Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sat Jun 22 16:44:02 2024
| Host         : qian running 64-bit Ubuntu 24.04 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pll_test_timing_summary_routed.rpt -pb pll_test_timing_summary_routed.pb -rpx pll_test_timing_summary_routed.rpx -warn_on_violation
| Design       : pll_test
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                             Violations  
---------  --------  ------------------------------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay                           2           
XDCC-1     Warning   Scoped Clock constraint overwritten with the same name  1           
XDCC-7     Warning   Scoped Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.739        0.000                      0                  212        0.097        0.000                      0                  212        2.000        0.000                       0                   120  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk               {0.000 10.000}       20.000          50.000          
  clk_out1_clk_wiz_0  {0.000 2.500}        5.000           200.000         
  clk_out2_clk_wiz_0  {0.000 5.000}        10.000          100.000         
  clk_out3_clk_wiz_0  {0.000 10.000}       20.000          50.000          
  clk_out4_clk_wiz_0  {0.000 20.000}       40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                 7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.739        0.000                      0                   53        0.103        0.000                      0                   53        2.000        0.000                       0                    29  
  clk_out2_clk_wiz_0        4.582        0.000                      0                   53        0.103        0.000                      0                   53        4.500        0.000                       0                    29  
  clk_out3_clk_wiz_0       14.085        0.000                      0                   53        0.155        0.000                      0                   53        9.500        0.000                       0                    29  
  clk_out4_clk_wiz_0       34.129        0.000                      0                   53        0.097        0.000                      0                   53       19.500        0.000                       0                    29  
  clkfbout_clk_wiz_0                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clk_out2_clk_wiz_0                      
(none)              clk_out3_clk_wiz_0                      
(none)              clk_out4_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  
(none)                                  clk_out2_clk_wiz_0  
(none)                                  clk_out3_clk_wiz_0  
(none)                                  clk_out4_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y0  clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.739ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.739ns  (required time - arrival time)
  Source:                 cnt1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cnt1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 0.952ns (26.538%)  route 2.635ns (73.462%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.749ns = ( 3.251 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.100ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.836    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.697 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.943    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.842 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.742    -2.100    clk_out1
    SLICE_X39Y52         FDRE                                         r  cnt1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.644 r  cnt1_reg[14]/Q
                         net (fo=2, routed)           0.639    -1.005    cnt1_reg[14]
    SLICE_X36Y52         LUT4 (Prop_lut4_I0_O)        0.124    -0.881 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.655    -0.226    cnt1[0]_i_7_n_0
    SLICE_X38Y53         LUT6 (Prop_lut6_I2_O)        0.124    -0.102 r  cnt1[0]_i_6/O
                         net (fo=1, routed)           0.288     0.187    cnt1[0]_i_6_n_0
    SLICE_X37Y53         LUT5 (Prop_lut5_I3_O)        0.124     0.311 r  cnt1[0]_i_3/O
                         net (fo=2, routed)           0.307     0.618    cnt1[0]_i_3_n_0
    SLICE_X38Y53         LUT2 (Prop_lut2_I0_O)        0.124     0.742 r  cnt1[0]_i_1/O
                         net (fo=26, routed)          0.746     1.487    cnt1[0]_i_1_n_0
    SLICE_X39Y49         FDRE                                         r  cnt1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    U18                                               0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     6.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    -0.011 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.584    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.675 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.576     3.251    clk_out1
    SLICE_X39Y49         FDRE                                         r  cnt1_reg[0]/C
                         clock pessimism             -0.516     2.735    
                         clock uncertainty           -0.079     2.655    
    SLICE_X39Y49         FDRE (Setup_fdre_C_R)       -0.429     2.226    cnt1_reg[0]
  -------------------------------------------------------------------
                         required time                          2.226    
                         arrival time                          -1.487    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.739ns  (required time - arrival time)
  Source:                 cnt1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cnt1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 0.952ns (26.538%)  route 2.635ns (73.462%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.749ns = ( 3.251 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.100ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.836    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.697 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.943    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.842 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.742    -2.100    clk_out1
    SLICE_X39Y52         FDRE                                         r  cnt1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.644 r  cnt1_reg[14]/Q
                         net (fo=2, routed)           0.639    -1.005    cnt1_reg[14]
    SLICE_X36Y52         LUT4 (Prop_lut4_I0_O)        0.124    -0.881 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.655    -0.226    cnt1[0]_i_7_n_0
    SLICE_X38Y53         LUT6 (Prop_lut6_I2_O)        0.124    -0.102 r  cnt1[0]_i_6/O
                         net (fo=1, routed)           0.288     0.187    cnt1[0]_i_6_n_0
    SLICE_X37Y53         LUT5 (Prop_lut5_I3_O)        0.124     0.311 r  cnt1[0]_i_3/O
                         net (fo=2, routed)           0.307     0.618    cnt1[0]_i_3_n_0
    SLICE_X38Y53         LUT2 (Prop_lut2_I0_O)        0.124     0.742 r  cnt1[0]_i_1/O
                         net (fo=26, routed)          0.746     1.487    cnt1[0]_i_1_n_0
    SLICE_X39Y49         FDRE                                         r  cnt1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    U18                                               0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     6.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    -0.011 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.584    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.675 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.576     3.251    clk_out1
    SLICE_X39Y49         FDRE                                         r  cnt1_reg[1]/C
                         clock pessimism             -0.516     2.735    
                         clock uncertainty           -0.079     2.655    
    SLICE_X39Y49         FDRE (Setup_fdre_C_R)       -0.429     2.226    cnt1_reg[1]
  -------------------------------------------------------------------
                         required time                          2.226    
                         arrival time                          -1.487    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.739ns  (required time - arrival time)
  Source:                 cnt1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cnt1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 0.952ns (26.538%)  route 2.635ns (73.462%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.749ns = ( 3.251 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.100ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.836    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.697 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.943    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.842 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.742    -2.100    clk_out1
    SLICE_X39Y52         FDRE                                         r  cnt1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.644 r  cnt1_reg[14]/Q
                         net (fo=2, routed)           0.639    -1.005    cnt1_reg[14]
    SLICE_X36Y52         LUT4 (Prop_lut4_I0_O)        0.124    -0.881 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.655    -0.226    cnt1[0]_i_7_n_0
    SLICE_X38Y53         LUT6 (Prop_lut6_I2_O)        0.124    -0.102 r  cnt1[0]_i_6/O
                         net (fo=1, routed)           0.288     0.187    cnt1[0]_i_6_n_0
    SLICE_X37Y53         LUT5 (Prop_lut5_I3_O)        0.124     0.311 r  cnt1[0]_i_3/O
                         net (fo=2, routed)           0.307     0.618    cnt1[0]_i_3_n_0
    SLICE_X38Y53         LUT2 (Prop_lut2_I0_O)        0.124     0.742 r  cnt1[0]_i_1/O
                         net (fo=26, routed)          0.746     1.487    cnt1[0]_i_1_n_0
    SLICE_X39Y49         FDRE                                         r  cnt1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    U18                                               0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     6.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    -0.011 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.584    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.675 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.576     3.251    clk_out1
    SLICE_X39Y49         FDRE                                         r  cnt1_reg[2]/C
                         clock pessimism             -0.516     2.735    
                         clock uncertainty           -0.079     2.655    
    SLICE_X39Y49         FDRE (Setup_fdre_C_R)       -0.429     2.226    cnt1_reg[2]
  -------------------------------------------------------------------
                         required time                          2.226    
                         arrival time                          -1.487    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.739ns  (required time - arrival time)
  Source:                 cnt1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cnt1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 0.952ns (26.538%)  route 2.635ns (73.462%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.749ns = ( 3.251 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.100ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.836    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.697 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.943    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.842 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.742    -2.100    clk_out1
    SLICE_X39Y52         FDRE                                         r  cnt1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.644 r  cnt1_reg[14]/Q
                         net (fo=2, routed)           0.639    -1.005    cnt1_reg[14]
    SLICE_X36Y52         LUT4 (Prop_lut4_I0_O)        0.124    -0.881 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.655    -0.226    cnt1[0]_i_7_n_0
    SLICE_X38Y53         LUT6 (Prop_lut6_I2_O)        0.124    -0.102 r  cnt1[0]_i_6/O
                         net (fo=1, routed)           0.288     0.187    cnt1[0]_i_6_n_0
    SLICE_X37Y53         LUT5 (Prop_lut5_I3_O)        0.124     0.311 r  cnt1[0]_i_3/O
                         net (fo=2, routed)           0.307     0.618    cnt1[0]_i_3_n_0
    SLICE_X38Y53         LUT2 (Prop_lut2_I0_O)        0.124     0.742 r  cnt1[0]_i_1/O
                         net (fo=26, routed)          0.746     1.487    cnt1[0]_i_1_n_0
    SLICE_X39Y49         FDRE                                         r  cnt1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    U18                                               0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     6.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    -0.011 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.584    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.675 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.576     3.251    clk_out1
    SLICE_X39Y49         FDRE                                         r  cnt1_reg[3]/C
                         clock pessimism             -0.516     2.735    
                         clock uncertainty           -0.079     2.655    
    SLICE_X39Y49         FDRE (Setup_fdre_C_R)       -0.429     2.226    cnt1_reg[3]
  -------------------------------------------------------------------
                         required time                          2.226    
                         arrival time                          -1.487    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.800ns  (required time - arrival time)
  Source:                 cnt1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cnt1_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.503ns  (logic 0.952ns (27.177%)  route 2.551ns (72.823%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.761ns = ( 3.239 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.089ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.836    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.697 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.943    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.842 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.753    -2.089    clk_out1
    SLICE_X39Y49         FDRE                                         r  cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.633 r  cnt1_reg[0]/Q
                         net (fo=2, routed)           0.674    -0.959    cnt1_reg[0]
    SLICE_X38Y51         LUT4 (Prop_lut4_I1_O)        0.124    -0.835 f  cnt1[0]_i_10/O
                         net (fo=1, routed)           0.594    -0.241    cnt1[0]_i_10_n_0
    SLICE_X38Y53         LUT6 (Prop_lut6_I5_O)        0.124    -0.117 r  cnt1[0]_i_6/O
                         net (fo=1, routed)           0.288     0.172    cnt1[0]_i_6_n_0
    SLICE_X37Y53         LUT5 (Prop_lut5_I3_O)        0.124     0.296 r  cnt1[0]_i_3/O
                         net (fo=2, routed)           0.307     0.603    cnt1[0]_i_3_n_0
    SLICE_X38Y53         LUT2 (Prop_lut2_I0_O)        0.124     0.727 r  cnt1[0]_i_1/O
                         net (fo=26, routed)          0.688     1.414    cnt1[0]_i_1_n_0
    SLICE_X39Y53         FDRE                                         r  cnt1_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    U18                                               0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     6.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    -0.011 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.584    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.675 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.565     3.239    clk_out1
    SLICE_X39Y53         FDRE                                         r  cnt1_reg[16]/C
                         clock pessimism             -0.516     2.723    
                         clock uncertainty           -0.079     2.643    
    SLICE_X39Y53         FDRE (Setup_fdre_C_R)       -0.429     2.214    cnt1_reg[16]
  -------------------------------------------------------------------
                         required time                          2.214    
                         arrival time                          -1.414    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.800ns  (required time - arrival time)
  Source:                 cnt1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cnt1_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.503ns  (logic 0.952ns (27.177%)  route 2.551ns (72.823%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.761ns = ( 3.239 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.089ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.836    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.697 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.943    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.842 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.753    -2.089    clk_out1
    SLICE_X39Y49         FDRE                                         r  cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.633 r  cnt1_reg[0]/Q
                         net (fo=2, routed)           0.674    -0.959    cnt1_reg[0]
    SLICE_X38Y51         LUT4 (Prop_lut4_I1_O)        0.124    -0.835 f  cnt1[0]_i_10/O
                         net (fo=1, routed)           0.594    -0.241    cnt1[0]_i_10_n_0
    SLICE_X38Y53         LUT6 (Prop_lut6_I5_O)        0.124    -0.117 r  cnt1[0]_i_6/O
                         net (fo=1, routed)           0.288     0.172    cnt1[0]_i_6_n_0
    SLICE_X37Y53         LUT5 (Prop_lut5_I3_O)        0.124     0.296 r  cnt1[0]_i_3/O
                         net (fo=2, routed)           0.307     0.603    cnt1[0]_i_3_n_0
    SLICE_X38Y53         LUT2 (Prop_lut2_I0_O)        0.124     0.727 r  cnt1[0]_i_1/O
                         net (fo=26, routed)          0.688     1.414    cnt1[0]_i_1_n_0
    SLICE_X39Y53         FDRE                                         r  cnt1_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    U18                                               0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     6.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    -0.011 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.584    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.675 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.565     3.239    clk_out1
    SLICE_X39Y53         FDRE                                         r  cnt1_reg[17]/C
                         clock pessimism             -0.516     2.723    
                         clock uncertainty           -0.079     2.643    
    SLICE_X39Y53         FDRE (Setup_fdre_C_R)       -0.429     2.214    cnt1_reg[17]
  -------------------------------------------------------------------
                         required time                          2.214    
                         arrival time                          -1.414    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.800ns  (required time - arrival time)
  Source:                 cnt1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cnt1_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.503ns  (logic 0.952ns (27.177%)  route 2.551ns (72.823%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.761ns = ( 3.239 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.089ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.836    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.697 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.943    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.842 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.753    -2.089    clk_out1
    SLICE_X39Y49         FDRE                                         r  cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.633 r  cnt1_reg[0]/Q
                         net (fo=2, routed)           0.674    -0.959    cnt1_reg[0]
    SLICE_X38Y51         LUT4 (Prop_lut4_I1_O)        0.124    -0.835 f  cnt1[0]_i_10/O
                         net (fo=1, routed)           0.594    -0.241    cnt1[0]_i_10_n_0
    SLICE_X38Y53         LUT6 (Prop_lut6_I5_O)        0.124    -0.117 r  cnt1[0]_i_6/O
                         net (fo=1, routed)           0.288     0.172    cnt1[0]_i_6_n_0
    SLICE_X37Y53         LUT5 (Prop_lut5_I3_O)        0.124     0.296 r  cnt1[0]_i_3/O
                         net (fo=2, routed)           0.307     0.603    cnt1[0]_i_3_n_0
    SLICE_X38Y53         LUT2 (Prop_lut2_I0_O)        0.124     0.727 r  cnt1[0]_i_1/O
                         net (fo=26, routed)          0.688     1.414    cnt1[0]_i_1_n_0
    SLICE_X39Y53         FDRE                                         r  cnt1_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    U18                                               0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     6.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    -0.011 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.584    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.675 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.565     3.239    clk_out1
    SLICE_X39Y53         FDRE                                         r  cnt1_reg[18]/C
                         clock pessimism             -0.516     2.723    
                         clock uncertainty           -0.079     2.643    
    SLICE_X39Y53         FDRE (Setup_fdre_C_R)       -0.429     2.214    cnt1_reg[18]
  -------------------------------------------------------------------
                         required time                          2.214    
                         arrival time                          -1.414    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.800ns  (required time - arrival time)
  Source:                 cnt1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cnt1_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.503ns  (logic 0.952ns (27.177%)  route 2.551ns (72.823%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.761ns = ( 3.239 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.089ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.836    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.697 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.943    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.842 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.753    -2.089    clk_out1
    SLICE_X39Y49         FDRE                                         r  cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.633 r  cnt1_reg[0]/Q
                         net (fo=2, routed)           0.674    -0.959    cnt1_reg[0]
    SLICE_X38Y51         LUT4 (Prop_lut4_I1_O)        0.124    -0.835 f  cnt1[0]_i_10/O
                         net (fo=1, routed)           0.594    -0.241    cnt1[0]_i_10_n_0
    SLICE_X38Y53         LUT6 (Prop_lut6_I5_O)        0.124    -0.117 r  cnt1[0]_i_6/O
                         net (fo=1, routed)           0.288     0.172    cnt1[0]_i_6_n_0
    SLICE_X37Y53         LUT5 (Prop_lut5_I3_O)        0.124     0.296 r  cnt1[0]_i_3/O
                         net (fo=2, routed)           0.307     0.603    cnt1[0]_i_3_n_0
    SLICE_X38Y53         LUT2 (Prop_lut2_I0_O)        0.124     0.727 r  cnt1[0]_i_1/O
                         net (fo=26, routed)          0.688     1.414    cnt1[0]_i_1_n_0
    SLICE_X39Y53         FDRE                                         r  cnt1_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    U18                                               0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     6.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    -0.011 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.584    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.675 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.565     3.239    clk_out1
    SLICE_X39Y53         FDRE                                         r  cnt1_reg[19]/C
                         clock pessimism             -0.516     2.723    
                         clock uncertainty           -0.079     2.643    
    SLICE_X39Y53         FDRE (Setup_fdre_C_R)       -0.429     2.214    cnt1_reg[19]
  -------------------------------------------------------------------
                         required time                          2.214    
                         arrival time                          -1.414    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.884ns  (required time - arrival time)
  Source:                 cnt1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cnt1_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.419ns  (logic 0.952ns (27.844%)  route 2.467ns (72.156%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.761ns = ( 3.239 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.089ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.836    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.697 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.943    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.842 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.753    -2.089    clk_out1
    SLICE_X39Y49         FDRE                                         r  cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.633 r  cnt1_reg[0]/Q
                         net (fo=2, routed)           0.674    -0.959    cnt1_reg[0]
    SLICE_X38Y51         LUT4 (Prop_lut4_I1_O)        0.124    -0.835 f  cnt1[0]_i_10/O
                         net (fo=1, routed)           0.594    -0.241    cnt1[0]_i_10_n_0
    SLICE_X38Y53         LUT6 (Prop_lut6_I5_O)        0.124    -0.117 r  cnt1[0]_i_6/O
                         net (fo=1, routed)           0.288     0.172    cnt1[0]_i_6_n_0
    SLICE_X37Y53         LUT5 (Prop_lut5_I3_O)        0.124     0.296 r  cnt1[0]_i_3/O
                         net (fo=2, routed)           0.307     0.603    cnt1[0]_i_3_n_0
    SLICE_X38Y53         LUT2 (Prop_lut2_I0_O)        0.124     0.727 r  cnt1[0]_i_1/O
                         net (fo=26, routed)          0.604     1.330    cnt1[0]_i_1_n_0
    SLICE_X39Y55         FDRE                                         r  cnt1_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    U18                                               0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     6.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    -0.011 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.584    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.675 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.565     3.239    clk_out1
    SLICE_X39Y55         FDRE                                         r  cnt1_reg[24]/C
                         clock pessimism             -0.516     2.723    
                         clock uncertainty           -0.079     2.643    
    SLICE_X39Y55         FDRE (Setup_fdre_C_R)       -0.429     2.214    cnt1_reg[24]
  -------------------------------------------------------------------
                         required time                          2.214    
                         arrival time                          -1.330    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.884ns  (required time - arrival time)
  Source:                 cnt1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cnt1_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.419ns  (logic 0.952ns (27.844%)  route 2.467ns (72.156%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.761ns = ( 3.239 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.089ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.836    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.697 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.943    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.842 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.753    -2.089    clk_out1
    SLICE_X39Y49         FDRE                                         r  cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.633 r  cnt1_reg[0]/Q
                         net (fo=2, routed)           0.674    -0.959    cnt1_reg[0]
    SLICE_X38Y51         LUT4 (Prop_lut4_I1_O)        0.124    -0.835 f  cnt1[0]_i_10/O
                         net (fo=1, routed)           0.594    -0.241    cnt1[0]_i_10_n_0
    SLICE_X38Y53         LUT6 (Prop_lut6_I5_O)        0.124    -0.117 r  cnt1[0]_i_6/O
                         net (fo=1, routed)           0.288     0.172    cnt1[0]_i_6_n_0
    SLICE_X37Y53         LUT5 (Prop_lut5_I3_O)        0.124     0.296 r  cnt1[0]_i_3/O
                         net (fo=2, routed)           0.307     0.603    cnt1[0]_i_3_n_0
    SLICE_X38Y53         LUT2 (Prop_lut2_I0_O)        0.124     0.727 r  cnt1[0]_i_1/O
                         net (fo=26, routed)          0.604     1.330    cnt1[0]_i_1_n_0
    SLICE_X39Y55         FDRE                                         r  cnt1_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    U18                                               0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     6.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    -0.011 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.584    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.675 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.565     3.239    clk_out1
    SLICE_X39Y55         FDRE                                         r  cnt1_reg[25]/C
                         clock pessimism             -0.516     2.723    
                         clock uncertainty           -0.079     2.643    
    SLICE_X39Y55         FDRE (Setup_fdre_C_R)       -0.429     2.214    cnt1_reg[25]
  -------------------------------------------------------------------
                         required time                          2.214    
                         arrival time                          -1.330    
  -------------------------------------------------------------------
                         slack                                  0.884    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 cnt1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cnt1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.147ns
    Source Clock Delay      (SCD):    -0.383ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.497 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.000    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.974 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.591    -0.383    clk_out1
    SLICE_X39Y49         FDRE                                         r  cnt1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.242 r  cnt1_reg[3]/Q
                         net (fo=2, routed)           0.120    -0.122    cnt1_reg[3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.038 r  cnt1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     0.039    cnt1_reg[0]_i_2_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.093 r  cnt1_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.093    cnt1_reg[4]_i_1_n_7
    SLICE_X39Y50         FDRE                                         r  cnt1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.859    -0.147    clk_out1
    SLICE_X39Y50         FDRE                                         r  cnt1_reg[4]/C
                         clock pessimism              0.032    -0.115    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105    -0.010    cnt1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 cnt1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cnt1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.147ns
    Source Clock Delay      (SCD):    -0.383ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.497 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.000    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.974 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.591    -0.383    clk_out1
    SLICE_X39Y49         FDRE                                         r  cnt1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.242 r  cnt1_reg[3]/Q
                         net (fo=2, routed)           0.120    -0.122    cnt1_reg[3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.038 r  cnt1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     0.039    cnt1_reg[0]_i_2_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.104 r  cnt1_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.104    cnt1_reg[4]_i_1_n_5
    SLICE_X39Y50         FDRE                                         r  cnt1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.859    -0.147    clk_out1
    SLICE_X39Y50         FDRE                                         r  cnt1_reg[6]/C
                         clock pessimism              0.032    -0.115    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105    -0.010    cnt1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 cnt1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cnt1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.147ns
    Source Clock Delay      (SCD):    -0.383ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.497 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.000    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.974 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.591    -0.383    clk_out1
    SLICE_X39Y49         FDRE                                         r  cnt1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.242 r  cnt1_reg[3]/Q
                         net (fo=2, routed)           0.120    -0.122    cnt1_reg[3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.038 r  cnt1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     0.039    cnt1_reg[0]_i_2_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.129 r  cnt1_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.129    cnt1_reg[4]_i_1_n_6
    SLICE_X39Y50         FDRE                                         r  cnt1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.859    -0.147    clk_out1
    SLICE_X39Y50         FDRE                                         r  cnt1_reg[5]/C
                         clock pessimism              0.032    -0.115    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105    -0.010    cnt1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 cnt1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cnt1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.147ns
    Source Clock Delay      (SCD):    -0.383ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.497 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.000    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.974 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.591    -0.383    clk_out1
    SLICE_X39Y49         FDRE                                         r  cnt1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.242 r  cnt1_reg[3]/Q
                         net (fo=2, routed)           0.120    -0.122    cnt1_reg[3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.038 r  cnt1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     0.039    cnt1_reg[0]_i_2_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.129 r  cnt1_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.129    cnt1_reg[4]_i_1_n_4
    SLICE_X39Y50         FDRE                                         r  cnt1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.859    -0.147    clk_out1
    SLICE_X39Y50         FDRE                                         r  cnt1_reg[7]/C
                         clock pessimism              0.032    -0.115    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105    -0.010    cnt1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 cnt1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cnt1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.147ns
    Source Clock Delay      (SCD):    -0.383ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.497 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.000    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.974 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.591    -0.383    clk_out1
    SLICE_X39Y49         FDRE                                         r  cnt1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.242 r  cnt1_reg[3]/Q
                         net (fo=2, routed)           0.120    -0.122    cnt1_reg[3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.038 r  cnt1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     0.039    cnt1_reg[0]_i_2_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.078 r  cnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.078    cnt1_reg[4]_i_1_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.132 r  cnt1_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.132    cnt1_reg[8]_i_1_n_7
    SLICE_X39Y51         FDRE                                         r  cnt1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.859    -0.147    clk_out1
    SLICE_X39Y51         FDRE                                         r  cnt1_reg[8]/C
                         clock pessimism              0.032    -0.115    
    SLICE_X39Y51         FDRE (Hold_fdre_C_D)         0.105    -0.010    cnt1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 cnt1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cnt1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.987%)  route 0.121ns (23.013%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.147ns
    Source Clock Delay      (SCD):    -0.383ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.497 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.000    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.974 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.591    -0.383    clk_out1
    SLICE_X39Y49         FDRE                                         r  cnt1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.242 r  cnt1_reg[3]/Q
                         net (fo=2, routed)           0.120    -0.122    cnt1_reg[3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.038 r  cnt1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     0.039    cnt1_reg[0]_i_2_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.078 r  cnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.078    cnt1_reg[4]_i_1_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.143 r  cnt1_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.143    cnt1_reg[8]_i_1_n_5
    SLICE_X39Y51         FDRE                                         r  cnt1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.859    -0.147    clk_out1
    SLICE_X39Y51         FDRE                                         r  cnt1_reg[10]/C
                         clock pessimism              0.032    -0.115    
    SLICE_X39Y51         FDRE (Hold_fdre_C_D)         0.105    -0.010    cnt1_reg[10]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.143    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 cnt1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cnt1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.031%)  route 0.121ns (21.969%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.147ns
    Source Clock Delay      (SCD):    -0.383ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.497 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.000    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.974 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.591    -0.383    clk_out1
    SLICE_X39Y49         FDRE                                         r  cnt1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.242 r  cnt1_reg[3]/Q
                         net (fo=2, routed)           0.120    -0.122    cnt1_reg[3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.038 r  cnt1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     0.039    cnt1_reg[0]_i_2_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.078 r  cnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.078    cnt1_reg[4]_i_1_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.168 r  cnt1_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.168    cnt1_reg[8]_i_1_n_4
    SLICE_X39Y51         FDRE                                         r  cnt1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.859    -0.147    clk_out1
    SLICE_X39Y51         FDRE                                         r  cnt1_reg[11]/C
                         clock pessimism              0.032    -0.115    
    SLICE_X39Y51         FDRE (Hold_fdre_C_D)         0.105    -0.010    cnt1_reg[11]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 cnt1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cnt1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.031%)  route 0.121ns (21.969%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.147ns
    Source Clock Delay      (SCD):    -0.383ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.497 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.000    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.974 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.591    -0.383    clk_out1
    SLICE_X39Y49         FDRE                                         r  cnt1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.242 r  cnt1_reg[3]/Q
                         net (fo=2, routed)           0.120    -0.122    cnt1_reg[3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.038 r  cnt1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     0.039    cnt1_reg[0]_i_2_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.078 r  cnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.078    cnt1_reg[4]_i_1_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.168 r  cnt1_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.168    cnt1_reg[8]_i_1_n_6
    SLICE_X39Y51         FDRE                                         r  cnt1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.859    -0.147    clk_out1
    SLICE_X39Y51         FDRE                                         r  cnt1_reg[9]/C
                         clock pessimism              0.032    -0.115    
    SLICE_X39Y51         FDRE (Hold_fdre_C_D)         0.105    -0.010    cnt1_reg[9]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 cnt1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cnt1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.433ns (78.150%)  route 0.121ns (21.850%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.147ns
    Source Clock Delay      (SCD):    -0.383ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.497 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.000    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.974 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.591    -0.383    clk_out1
    SLICE_X39Y49         FDRE                                         r  cnt1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.242 r  cnt1_reg[3]/Q
                         net (fo=2, routed)           0.120    -0.122    cnt1_reg[3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.038 r  cnt1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     0.039    cnt1_reg[0]_i_2_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.078 r  cnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.078    cnt1_reg[4]_i_1_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.117 r  cnt1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.117    cnt1_reg[8]_i_1_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.171 r  cnt1_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.171    cnt1_reg[12]_i_1_n_7
    SLICE_X39Y52         FDRE                                         r  cnt1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.859    -0.147    clk_out1
    SLICE_X39Y52         FDRE                                         r  cnt1_reg[12]/C
                         clock pessimism              0.032    -0.115    
    SLICE_X39Y52         FDRE (Hold_fdre_C_D)         0.105    -0.010    cnt1_reg[12]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.171    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 cnt1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cnt1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.444ns (78.575%)  route 0.121ns (21.425%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.147ns
    Source Clock Delay      (SCD):    -0.383ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.497 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.000    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.974 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.591    -0.383    clk_out1
    SLICE_X39Y49         FDRE                                         r  cnt1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.242 r  cnt1_reg[3]/Q
                         net (fo=2, routed)           0.120    -0.122    cnt1_reg[3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.038 r  cnt1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     0.039    cnt1_reg[0]_i_2_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.078 r  cnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.078    cnt1_reg[4]_i_1_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.117 r  cnt1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.117    cnt1_reg[8]_i_1_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.182 r  cnt1_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.182    cnt1_reg[12]_i_1_n_5
    SLICE_X39Y52         FDRE                                         r  cnt1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.859    -0.147    clk_out1
    SLICE_X39Y52         FDRE                                         r  cnt1_reg[14]/C
                         clock pessimism              0.032    -0.115    
    SLICE_X39Y52         FDRE (Hold_fdre_C_D)         0.105    -0.010    cnt1_reg[14]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0   clk_wiz_0_inst/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y0  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X39Y49    cnt1_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X39Y51    cnt1_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X39Y51    cnt1_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X39Y52    cnt1_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X39Y52    cnt1_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X39Y52    cnt1_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X39Y52    cnt1_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X39Y53    cnt1_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y0  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X39Y49    cnt1_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X39Y49    cnt1_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X39Y51    cnt1_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X39Y51    cnt1_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X39Y51    cnt1_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X39Y51    cnt1_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X39Y52    cnt1_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X39Y52    cnt1_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X39Y52    cnt1_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X39Y52    cnt1_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X39Y49    cnt1_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X39Y49    cnt1_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X39Y51    cnt1_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X39Y51    cnt1_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X39Y51    cnt1_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X39Y51    cnt1_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X39Y52    cnt1_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X39Y52    cnt1_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X39Y52    cnt1_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X39Y52    cnt1_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.582ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.582ns  (required time - arrival time)
  Source:                 cnt2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt2_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.488ns  (logic 0.945ns (21.057%)  route 3.543ns (78.943%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.759ns = ( 8.241 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.087ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.836    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.533    -5.697 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.943    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.842 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=27, routed)          1.755    -2.087    clk_out2
    SLICE_X41Y48         FDRE                                         r  cnt2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.456    -1.631 r  cnt2_reg[1]/Q
                         net (fo=2, routed)           0.828    -0.803    cnt2_reg[1]
    SLICE_X43Y49         LUT3 (Prop_lut3_I1_O)        0.124    -0.679 r  cnt2[0]_i_9/O
                         net (fo=1, routed)           0.809     0.130    cnt2[0]_i_9_n_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I4_O)        0.124     0.254 r  cnt2[0]_i_6/O
                         net (fo=1, routed)           0.517     0.771    cnt2[0]_i_6_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I3_O)        0.124     0.895 r  cnt2[0]_i_3/O
                         net (fo=2, routed)           0.505     1.400    cnt2[0]_i_3_n_0
    SLICE_X42Y53         LUT2 (Prop_lut2_I0_O)        0.117     1.517 r  cnt2[0]_i_1/O
                         net (fo=26, routed)          0.884     2.401    cnt2[0]_i_1_n_0
    SLICE_X41Y51         FDRE                                         r  cnt2_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    11.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650     4.989 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     6.584    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.675 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=27, routed)          1.567     8.241    clk_out2
    SLICE_X41Y51         FDRE                                         r  cnt2_reg[12]/C
                         clock pessimism             -0.516     7.725    
                         clock uncertainty           -0.088     7.636    
    SLICE_X41Y51         FDRE (Setup_fdre_C_R)       -0.653     6.983    cnt2_reg[12]
  -------------------------------------------------------------------
                         required time                          6.983    
                         arrival time                          -2.401    
  -------------------------------------------------------------------
                         slack                                  4.582    

Slack (MET) :             4.582ns  (required time - arrival time)
  Source:                 cnt2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt2_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.488ns  (logic 0.945ns (21.057%)  route 3.543ns (78.943%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.759ns = ( 8.241 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.087ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.836    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.533    -5.697 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.943    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.842 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=27, routed)          1.755    -2.087    clk_out2
    SLICE_X41Y48         FDRE                                         r  cnt2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.456    -1.631 r  cnt2_reg[1]/Q
                         net (fo=2, routed)           0.828    -0.803    cnt2_reg[1]
    SLICE_X43Y49         LUT3 (Prop_lut3_I1_O)        0.124    -0.679 r  cnt2[0]_i_9/O
                         net (fo=1, routed)           0.809     0.130    cnt2[0]_i_9_n_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I4_O)        0.124     0.254 r  cnt2[0]_i_6/O
                         net (fo=1, routed)           0.517     0.771    cnt2[0]_i_6_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I3_O)        0.124     0.895 r  cnt2[0]_i_3/O
                         net (fo=2, routed)           0.505     1.400    cnt2[0]_i_3_n_0
    SLICE_X42Y53         LUT2 (Prop_lut2_I0_O)        0.117     1.517 r  cnt2[0]_i_1/O
                         net (fo=26, routed)          0.884     2.401    cnt2[0]_i_1_n_0
    SLICE_X41Y51         FDRE                                         r  cnt2_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    11.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650     4.989 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     6.584    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.675 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=27, routed)          1.567     8.241    clk_out2
    SLICE_X41Y51         FDRE                                         r  cnt2_reg[13]/C
                         clock pessimism             -0.516     7.725    
                         clock uncertainty           -0.088     7.636    
    SLICE_X41Y51         FDRE (Setup_fdre_C_R)       -0.653     6.983    cnt2_reg[13]
  -------------------------------------------------------------------
                         required time                          6.983    
                         arrival time                          -2.401    
  -------------------------------------------------------------------
                         slack                                  4.582    

Slack (MET) :             4.582ns  (required time - arrival time)
  Source:                 cnt2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt2_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.488ns  (logic 0.945ns (21.057%)  route 3.543ns (78.943%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.759ns = ( 8.241 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.087ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.836    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.533    -5.697 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.943    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.842 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=27, routed)          1.755    -2.087    clk_out2
    SLICE_X41Y48         FDRE                                         r  cnt2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.456    -1.631 r  cnt2_reg[1]/Q
                         net (fo=2, routed)           0.828    -0.803    cnt2_reg[1]
    SLICE_X43Y49         LUT3 (Prop_lut3_I1_O)        0.124    -0.679 r  cnt2[0]_i_9/O
                         net (fo=1, routed)           0.809     0.130    cnt2[0]_i_9_n_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I4_O)        0.124     0.254 r  cnt2[0]_i_6/O
                         net (fo=1, routed)           0.517     0.771    cnt2[0]_i_6_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I3_O)        0.124     0.895 r  cnt2[0]_i_3/O
                         net (fo=2, routed)           0.505     1.400    cnt2[0]_i_3_n_0
    SLICE_X42Y53         LUT2 (Prop_lut2_I0_O)        0.117     1.517 r  cnt2[0]_i_1/O
                         net (fo=26, routed)          0.884     2.401    cnt2[0]_i_1_n_0
    SLICE_X41Y51         FDRE                                         r  cnt2_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    11.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650     4.989 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     6.584    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.675 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=27, routed)          1.567     8.241    clk_out2
    SLICE_X41Y51         FDRE                                         r  cnt2_reg[14]/C
                         clock pessimism             -0.516     7.725    
                         clock uncertainty           -0.088     7.636    
    SLICE_X41Y51         FDRE (Setup_fdre_C_R)       -0.653     6.983    cnt2_reg[14]
  -------------------------------------------------------------------
                         required time                          6.983    
                         arrival time                          -2.401    
  -------------------------------------------------------------------
                         slack                                  4.582    

Slack (MET) :             4.582ns  (required time - arrival time)
  Source:                 cnt2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt2_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.488ns  (logic 0.945ns (21.057%)  route 3.543ns (78.943%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.759ns = ( 8.241 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.087ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.836    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.533    -5.697 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.943    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.842 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=27, routed)          1.755    -2.087    clk_out2
    SLICE_X41Y48         FDRE                                         r  cnt2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.456    -1.631 r  cnt2_reg[1]/Q
                         net (fo=2, routed)           0.828    -0.803    cnt2_reg[1]
    SLICE_X43Y49         LUT3 (Prop_lut3_I1_O)        0.124    -0.679 r  cnt2[0]_i_9/O
                         net (fo=1, routed)           0.809     0.130    cnt2[0]_i_9_n_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I4_O)        0.124     0.254 r  cnt2[0]_i_6/O
                         net (fo=1, routed)           0.517     0.771    cnt2[0]_i_6_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I3_O)        0.124     0.895 r  cnt2[0]_i_3/O
                         net (fo=2, routed)           0.505     1.400    cnt2[0]_i_3_n_0
    SLICE_X42Y53         LUT2 (Prop_lut2_I0_O)        0.117     1.517 r  cnt2[0]_i_1/O
                         net (fo=26, routed)          0.884     2.401    cnt2[0]_i_1_n_0
    SLICE_X41Y51         FDRE                                         r  cnt2_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    11.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650     4.989 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     6.584    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.675 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=27, routed)          1.567     8.241    clk_out2
    SLICE_X41Y51         FDRE                                         r  cnt2_reg[15]/C
                         clock pessimism             -0.516     7.725    
                         clock uncertainty           -0.088     7.636    
    SLICE_X41Y51         FDRE (Setup_fdre_C_R)       -0.653     6.983    cnt2_reg[15]
  -------------------------------------------------------------------
                         required time                          6.983    
                         arrival time                          -2.401    
  -------------------------------------------------------------------
                         slack                                  4.582    

Slack (MET) :             4.622ns  (required time - arrival time)
  Source:                 cnt2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt2_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.448ns  (logic 0.945ns (21.246%)  route 3.503ns (78.754%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.759ns = ( 8.241 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.087ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.836    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.533    -5.697 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.943    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.842 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=27, routed)          1.755    -2.087    clk_out2
    SLICE_X41Y48         FDRE                                         r  cnt2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.456    -1.631 r  cnt2_reg[1]/Q
                         net (fo=2, routed)           0.828    -0.803    cnt2_reg[1]
    SLICE_X43Y49         LUT3 (Prop_lut3_I1_O)        0.124    -0.679 r  cnt2[0]_i_9/O
                         net (fo=1, routed)           0.809     0.130    cnt2[0]_i_9_n_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I4_O)        0.124     0.254 r  cnt2[0]_i_6/O
                         net (fo=1, routed)           0.517     0.771    cnt2[0]_i_6_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I3_O)        0.124     0.895 r  cnt2[0]_i_3/O
                         net (fo=2, routed)           0.505     1.400    cnt2[0]_i_3_n_0
    SLICE_X42Y53         LUT2 (Prop_lut2_I0_O)        0.117     1.517 r  cnt2[0]_i_1/O
                         net (fo=26, routed)          0.844     2.361    cnt2[0]_i_1_n_0
    SLICE_X41Y52         FDRE                                         r  cnt2_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    11.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650     4.989 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     6.584    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.675 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=27, routed)          1.567     8.241    clk_out2
    SLICE_X41Y52         FDRE                                         r  cnt2_reg[16]/C
                         clock pessimism             -0.516     7.725    
                         clock uncertainty           -0.088     7.636    
    SLICE_X41Y52         FDRE (Setup_fdre_C_R)       -0.653     6.983    cnt2_reg[16]
  -------------------------------------------------------------------
                         required time                          6.983    
                         arrival time                          -2.361    
  -------------------------------------------------------------------
                         slack                                  4.622    

Slack (MET) :             4.622ns  (required time - arrival time)
  Source:                 cnt2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt2_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.448ns  (logic 0.945ns (21.246%)  route 3.503ns (78.754%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.759ns = ( 8.241 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.087ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.836    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.533    -5.697 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.943    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.842 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=27, routed)          1.755    -2.087    clk_out2
    SLICE_X41Y48         FDRE                                         r  cnt2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.456    -1.631 r  cnt2_reg[1]/Q
                         net (fo=2, routed)           0.828    -0.803    cnt2_reg[1]
    SLICE_X43Y49         LUT3 (Prop_lut3_I1_O)        0.124    -0.679 r  cnt2[0]_i_9/O
                         net (fo=1, routed)           0.809     0.130    cnt2[0]_i_9_n_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I4_O)        0.124     0.254 r  cnt2[0]_i_6/O
                         net (fo=1, routed)           0.517     0.771    cnt2[0]_i_6_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I3_O)        0.124     0.895 r  cnt2[0]_i_3/O
                         net (fo=2, routed)           0.505     1.400    cnt2[0]_i_3_n_0
    SLICE_X42Y53         LUT2 (Prop_lut2_I0_O)        0.117     1.517 r  cnt2[0]_i_1/O
                         net (fo=26, routed)          0.844     2.361    cnt2[0]_i_1_n_0
    SLICE_X41Y52         FDRE                                         r  cnt2_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    11.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650     4.989 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     6.584    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.675 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=27, routed)          1.567     8.241    clk_out2
    SLICE_X41Y52         FDRE                                         r  cnt2_reg[17]/C
                         clock pessimism             -0.516     7.725    
                         clock uncertainty           -0.088     7.636    
    SLICE_X41Y52         FDRE (Setup_fdre_C_R)       -0.653     6.983    cnt2_reg[17]
  -------------------------------------------------------------------
                         required time                          6.983    
                         arrival time                          -2.361    
  -------------------------------------------------------------------
                         slack                                  4.622    

Slack (MET) :             4.622ns  (required time - arrival time)
  Source:                 cnt2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt2_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.448ns  (logic 0.945ns (21.246%)  route 3.503ns (78.754%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.759ns = ( 8.241 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.087ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.836    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.533    -5.697 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.943    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.842 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=27, routed)          1.755    -2.087    clk_out2
    SLICE_X41Y48         FDRE                                         r  cnt2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.456    -1.631 r  cnt2_reg[1]/Q
                         net (fo=2, routed)           0.828    -0.803    cnt2_reg[1]
    SLICE_X43Y49         LUT3 (Prop_lut3_I1_O)        0.124    -0.679 r  cnt2[0]_i_9/O
                         net (fo=1, routed)           0.809     0.130    cnt2[0]_i_9_n_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I4_O)        0.124     0.254 r  cnt2[0]_i_6/O
                         net (fo=1, routed)           0.517     0.771    cnt2[0]_i_6_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I3_O)        0.124     0.895 r  cnt2[0]_i_3/O
                         net (fo=2, routed)           0.505     1.400    cnt2[0]_i_3_n_0
    SLICE_X42Y53         LUT2 (Prop_lut2_I0_O)        0.117     1.517 r  cnt2[0]_i_1/O
                         net (fo=26, routed)          0.844     2.361    cnt2[0]_i_1_n_0
    SLICE_X41Y52         FDRE                                         r  cnt2_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    11.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650     4.989 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     6.584    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.675 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=27, routed)          1.567     8.241    clk_out2
    SLICE_X41Y52         FDRE                                         r  cnt2_reg[18]/C
                         clock pessimism             -0.516     7.725    
                         clock uncertainty           -0.088     7.636    
    SLICE_X41Y52         FDRE (Setup_fdre_C_R)       -0.653     6.983    cnt2_reg[18]
  -------------------------------------------------------------------
                         required time                          6.983    
                         arrival time                          -2.361    
  -------------------------------------------------------------------
                         slack                                  4.622    

Slack (MET) :             4.622ns  (required time - arrival time)
  Source:                 cnt2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt2_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.448ns  (logic 0.945ns (21.246%)  route 3.503ns (78.754%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.759ns = ( 8.241 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.087ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.836    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.533    -5.697 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.943    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.842 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=27, routed)          1.755    -2.087    clk_out2
    SLICE_X41Y48         FDRE                                         r  cnt2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.456    -1.631 r  cnt2_reg[1]/Q
                         net (fo=2, routed)           0.828    -0.803    cnt2_reg[1]
    SLICE_X43Y49         LUT3 (Prop_lut3_I1_O)        0.124    -0.679 r  cnt2[0]_i_9/O
                         net (fo=1, routed)           0.809     0.130    cnt2[0]_i_9_n_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I4_O)        0.124     0.254 r  cnt2[0]_i_6/O
                         net (fo=1, routed)           0.517     0.771    cnt2[0]_i_6_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I3_O)        0.124     0.895 r  cnt2[0]_i_3/O
                         net (fo=2, routed)           0.505     1.400    cnt2[0]_i_3_n_0
    SLICE_X42Y53         LUT2 (Prop_lut2_I0_O)        0.117     1.517 r  cnt2[0]_i_1/O
                         net (fo=26, routed)          0.844     2.361    cnt2[0]_i_1_n_0
    SLICE_X41Y52         FDRE                                         r  cnt2_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    11.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650     4.989 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     6.584    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.675 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=27, routed)          1.567     8.241    clk_out2
    SLICE_X41Y52         FDRE                                         r  cnt2_reg[19]/C
                         clock pessimism             -0.516     7.725    
                         clock uncertainty           -0.088     7.636    
    SLICE_X41Y52         FDRE (Setup_fdre_C_R)       -0.653     6.983    cnt2_reg[19]
  -------------------------------------------------------------------
                         required time                          6.983    
                         arrival time                          -2.361    
  -------------------------------------------------------------------
                         slack                                  4.622    

Slack (MET) :             4.721ns  (required time - arrival time)
  Source:                 cnt2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt2_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 0.945ns (21.727%)  route 3.404ns (78.273%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.759ns = ( 8.241 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.087ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.836    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.533    -5.697 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.943    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.842 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=27, routed)          1.755    -2.087    clk_out2
    SLICE_X41Y48         FDRE                                         r  cnt2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.456    -1.631 r  cnt2_reg[1]/Q
                         net (fo=2, routed)           0.828    -0.803    cnt2_reg[1]
    SLICE_X43Y49         LUT3 (Prop_lut3_I1_O)        0.124    -0.679 r  cnt2[0]_i_9/O
                         net (fo=1, routed)           0.809     0.130    cnt2[0]_i_9_n_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I4_O)        0.124     0.254 r  cnt2[0]_i_6/O
                         net (fo=1, routed)           0.517     0.771    cnt2[0]_i_6_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I3_O)        0.124     0.895 r  cnt2[0]_i_3/O
                         net (fo=2, routed)           0.505     1.400    cnt2[0]_i_3_n_0
    SLICE_X42Y53         LUT2 (Prop_lut2_I0_O)        0.117     1.517 r  cnt2[0]_i_1/O
                         net (fo=26, routed)          0.745     2.263    cnt2[0]_i_1_n_0
    SLICE_X41Y50         FDRE                                         r  cnt2_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    11.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650     4.989 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     6.584    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.675 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=27, routed)          1.567     8.241    clk_out2
    SLICE_X41Y50         FDRE                                         r  cnt2_reg[10]/C
                         clock pessimism             -0.516     7.725    
                         clock uncertainty           -0.088     7.636    
    SLICE_X41Y50         FDRE (Setup_fdre_C_R)       -0.653     6.983    cnt2_reg[10]
  -------------------------------------------------------------------
                         required time                          6.983    
                         arrival time                          -2.263    
  -------------------------------------------------------------------
                         slack                                  4.721    

Slack (MET) :             4.721ns  (required time - arrival time)
  Source:                 cnt2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt2_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 0.945ns (21.727%)  route 3.404ns (78.273%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.759ns = ( 8.241 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.087ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.836    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.533    -5.697 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.943    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.842 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=27, routed)          1.755    -2.087    clk_out2
    SLICE_X41Y48         FDRE                                         r  cnt2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.456    -1.631 r  cnt2_reg[1]/Q
                         net (fo=2, routed)           0.828    -0.803    cnt2_reg[1]
    SLICE_X43Y49         LUT3 (Prop_lut3_I1_O)        0.124    -0.679 r  cnt2[0]_i_9/O
                         net (fo=1, routed)           0.809     0.130    cnt2[0]_i_9_n_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I4_O)        0.124     0.254 r  cnt2[0]_i_6/O
                         net (fo=1, routed)           0.517     0.771    cnt2[0]_i_6_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I3_O)        0.124     0.895 r  cnt2[0]_i_3/O
                         net (fo=2, routed)           0.505     1.400    cnt2[0]_i_3_n_0
    SLICE_X42Y53         LUT2 (Prop_lut2_I0_O)        0.117     1.517 r  cnt2[0]_i_1/O
                         net (fo=26, routed)          0.745     2.263    cnt2[0]_i_1_n_0
    SLICE_X41Y50         FDRE                                         r  cnt2_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    11.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650     4.989 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     6.584    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.675 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=27, routed)          1.567     8.241    clk_out2
    SLICE_X41Y50         FDRE                                         r  cnt2_reg[11]/C
                         clock pessimism             -0.516     7.725    
                         clock uncertainty           -0.088     7.636    
    SLICE_X41Y50         FDRE (Setup_fdre_C_R)       -0.653     6.983    cnt2_reg[11]
  -------------------------------------------------------------------
                         required time                          6.983    
                         arrival time                          -2.263    
  -------------------------------------------------------------------
                         slack                                  4.721    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 cnt2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.145ns
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.234    -1.497 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.000    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.974 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=27, routed)          0.593    -0.381    clk_out2
    SLICE_X41Y49         FDRE                                         r  cnt2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.240 r  cnt2_reg[7]/Q
                         net (fo=2, routed)           0.120    -0.120    cnt2_reg[7]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.040 r  cnt2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.041    cnt2_reg[4]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.095 r  cnt2_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.095    cnt2_reg[8]_i_1_n_7
    SLICE_X41Y50         FDRE                                         r  cnt2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=27, routed)          0.861    -0.145    clk_out2
    SLICE_X41Y50         FDRE                                         r  cnt2_reg[8]/C
                         clock pessimism              0.032    -0.113    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105    -0.008    cnt2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.095    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 cnt2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.154%)  route 0.121ns (24.846%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.145ns
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.234    -1.497 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.000    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.974 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=27, routed)          0.593    -0.381    clk_out2
    SLICE_X41Y49         FDRE                                         r  cnt2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.240 r  cnt2_reg[7]/Q
                         net (fo=2, routed)           0.120    -0.120    cnt2_reg[7]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.040 r  cnt2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.041    cnt2_reg[4]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.106 r  cnt2_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.106    cnt2_reg[8]_i_1_n_5
    SLICE_X41Y50         FDRE                                         r  cnt2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=27, routed)          0.861    -0.145    clk_out2
    SLICE_X41Y50         FDRE                                         r  cnt2_reg[10]/C
                         clock pessimism              0.032    -0.113    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105    -0.008    cnt2_reg[10]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 cnt2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.367%)  route 0.121ns (23.633%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.145ns
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.234    -1.497 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.000    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.974 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=27, routed)          0.593    -0.381    clk_out2
    SLICE_X41Y49         FDRE                                         r  cnt2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.240 r  cnt2_reg[7]/Q
                         net (fo=2, routed)           0.120    -0.120    cnt2_reg[7]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.040 r  cnt2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.041    cnt2_reg[4]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.131 r  cnt2_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.131    cnt2_reg[8]_i_1_n_4
    SLICE_X41Y50         FDRE                                         r  cnt2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=27, routed)          0.861    -0.145    clk_out2
    SLICE_X41Y50         FDRE                                         r  cnt2_reg[11]/C
                         clock pessimism              0.032    -0.113    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105    -0.008    cnt2_reg[11]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 cnt2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.367%)  route 0.121ns (23.633%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.145ns
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.234    -1.497 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.000    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.974 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=27, routed)          0.593    -0.381    clk_out2
    SLICE_X41Y49         FDRE                                         r  cnt2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.240 r  cnt2_reg[7]/Q
                         net (fo=2, routed)           0.120    -0.120    cnt2_reg[7]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.040 r  cnt2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.041    cnt2_reg[4]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.131 r  cnt2_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.131    cnt2_reg[8]_i_1_n_6
    SLICE_X41Y50         FDRE                                         r  cnt2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=27, routed)          0.861    -0.145    clk_out2
    SLICE_X41Y50         FDRE                                         r  cnt2_reg[9]/C
                         clock pessimism              0.032    -0.113    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105    -0.008    cnt2_reg[9]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 cnt2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.505%)  route 0.121ns (23.495%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.145ns
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.234    -1.497 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.000    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.974 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=27, routed)          0.593    -0.381    clk_out2
    SLICE_X41Y49         FDRE                                         r  cnt2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.240 r  cnt2_reg[7]/Q
                         net (fo=2, routed)           0.120    -0.120    cnt2_reg[7]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.040 r  cnt2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.041    cnt2_reg[4]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.080 r  cnt2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.080    cnt2_reg[8]_i_1_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.134 r  cnt2_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.134    cnt2_reg[12]_i_1_n_7
    SLICE_X41Y51         FDRE                                         r  cnt2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=27, routed)          0.861    -0.145    clk_out2
    SLICE_X41Y51         FDRE                                         r  cnt2_reg[12]/C
                         clock pessimism              0.032    -0.113    
    SLICE_X41Y51         FDRE (Hold_fdre_C_D)         0.105    -0.008    cnt2_reg[12]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 cnt2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.996%)  route 0.121ns (23.004%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.145ns
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.234    -1.497 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.000    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.974 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=27, routed)          0.593    -0.381    clk_out2
    SLICE_X41Y49         FDRE                                         r  cnt2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.240 r  cnt2_reg[7]/Q
                         net (fo=2, routed)           0.120    -0.120    cnt2_reg[7]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.040 r  cnt2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.041    cnt2_reg[4]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.080 r  cnt2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.080    cnt2_reg[8]_i_1_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.145 r  cnt2_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.145    cnt2_reg[12]_i_1_n_5
    SLICE_X41Y51         FDRE                                         r  cnt2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=27, routed)          0.861    -0.145    clk_out2
    SLICE_X41Y51         FDRE                                         r  cnt2_reg[14]/C
                         clock pessimism              0.032    -0.113    
    SLICE_X41Y51         FDRE (Hold_fdre_C_D)         0.105    -0.008    cnt2_reg[14]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.145    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 cnt2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.040%)  route 0.121ns (21.960%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.145ns
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.234    -1.497 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.000    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.974 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=27, routed)          0.593    -0.381    clk_out2
    SLICE_X41Y49         FDRE                                         r  cnt2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.240 r  cnt2_reg[7]/Q
                         net (fo=2, routed)           0.120    -0.120    cnt2_reg[7]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.040 r  cnt2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.041    cnt2_reg[4]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.080 r  cnt2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.080    cnt2_reg[8]_i_1_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.170 r  cnt2_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.170    cnt2_reg[12]_i_1_n_6
    SLICE_X41Y51         FDRE                                         r  cnt2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=27, routed)          0.861    -0.145    clk_out2
    SLICE_X41Y51         FDRE                                         r  cnt2_reg[13]/C
                         clock pessimism              0.032    -0.113    
    SLICE_X41Y51         FDRE (Hold_fdre_C_D)         0.105    -0.008    cnt2_reg[13]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.170    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 cnt2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.040%)  route 0.121ns (21.960%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.145ns
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.234    -1.497 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.000    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.974 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=27, routed)          0.593    -0.381    clk_out2
    SLICE_X41Y49         FDRE                                         r  cnt2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.240 r  cnt2_reg[7]/Q
                         net (fo=2, routed)           0.120    -0.120    cnt2_reg[7]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.040 r  cnt2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.041    cnt2_reg[4]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.080 r  cnt2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.080    cnt2_reg[8]_i_1_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.170 r  cnt2_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.170    cnt2_reg[12]_i_1_n_4
    SLICE_X41Y51         FDRE                                         r  cnt2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=27, routed)          0.861    -0.145    clk_out2
    SLICE_X41Y51         FDRE                                         r  cnt2_reg[15]/C
                         clock pessimism              0.032    -0.113    
    SLICE_X41Y51         FDRE (Hold_fdre_C_D)         0.105    -0.008    cnt2_reg[15]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.170    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 cnt2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.433ns (78.159%)  route 0.121ns (21.841%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.145ns
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.234    -1.497 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.000    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.974 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=27, routed)          0.593    -0.381    clk_out2
    SLICE_X41Y49         FDRE                                         r  cnt2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.240 r  cnt2_reg[7]/Q
                         net (fo=2, routed)           0.120    -0.120    cnt2_reg[7]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.040 r  cnt2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.041    cnt2_reg[4]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.080 r  cnt2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.080    cnt2_reg[8]_i_1_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.119 r  cnt2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.119    cnt2_reg[12]_i_1_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.173 r  cnt2_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.173    cnt2_reg[16]_i_1_n_7
    SLICE_X41Y52         FDRE                                         r  cnt2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=27, routed)          0.861    -0.145    clk_out2
    SLICE_X41Y52         FDRE                                         r  cnt2_reg[16]/C
                         clock pessimism              0.032    -0.113    
    SLICE_X41Y52         FDRE (Hold_fdre_C_D)         0.105    -0.008    cnt2_reg[16]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.173    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 cnt2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt2_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.444ns (78.584%)  route 0.121ns (21.416%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.145ns
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.234    -1.497 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.000    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.974 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=27, routed)          0.593    -0.381    clk_out2
    SLICE_X41Y49         FDRE                                         r  cnt2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.240 r  cnt2_reg[7]/Q
                         net (fo=2, routed)           0.120    -0.120    cnt2_reg[7]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.040 r  cnt2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.041    cnt2_reg[4]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.080 r  cnt2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.080    cnt2_reg[8]_i_1_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.119 r  cnt2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.119    cnt2_reg[12]_i_1_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.184 r  cnt2_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.184    cnt2_reg[16]_i_1_n_5
    SLICE_X41Y52         FDRE                                         r  cnt2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=27, routed)          0.861    -0.145    clk_out2
    SLICE_X41Y52         FDRE                                         r  cnt2_reg[18]/C
                         clock pessimism              0.032    -0.113    
    SLICE_X41Y52         FDRE (Hold_fdre_C_D)         0.105    -0.008    cnt2_reg[18]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   clk_wiz_0_inst/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X41Y48    cnt2_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X41Y50    cnt2_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X41Y50    cnt2_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X41Y51    cnt2_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X41Y51    cnt2_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X41Y51    cnt2_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X41Y51    cnt2_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X41Y52    cnt2_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X41Y48    cnt2_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X41Y48    cnt2_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X41Y50    cnt2_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X41Y50    cnt2_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X41Y50    cnt2_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X41Y50    cnt2_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X41Y51    cnt2_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X41Y51    cnt2_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X41Y51    cnt2_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X41Y51    cnt2_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X41Y48    cnt2_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X41Y48    cnt2_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X41Y50    cnt2_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X41Y50    cnt2_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X41Y50    cnt2_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X41Y50    cnt2_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X41Y51    cnt2_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X41Y51    cnt2_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X41Y51    cnt2_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X41Y51    cnt2_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.085ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.085ns  (required time - arrival time)
  Source:                 cnt3_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt3_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.358ns  (logic 0.952ns (17.768%)  route 4.406ns (82.232%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.749ns = ( 18.251 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.087ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.836    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.533    -5.697 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754    -3.943    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -3.842 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=27, routed)          1.755    -2.087    clk_out3
    SLICE_X40Y49         FDRE                                         r  cnt3_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.631 r  cnt3_reg[13]/Q
                         net (fo=2, routed)           0.648    -0.983    cnt3_reg[13]
    SLICE_X43Y49         LUT4 (Prop_lut4_I3_O)        0.124    -0.859 f  cnt3[0]_i_7/O
                         net (fo=1, routed)           0.967     0.108    cnt3[0]_i_7_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.232 r  cnt3[0]_i_6/O
                         net (fo=1, routed)           0.843     1.075    cnt3[0]_i_6_n_0
    SLICE_X40Y53         LUT5 (Prop_lut5_I3_O)        0.124     1.199 r  cnt3[0]_i_3/O
                         net (fo=2, routed)           0.796     1.995    cnt3[0]_i_3_n_0
    SLICE_X42Y53         LUT2 (Prop_lut2_I0_O)        0.124     2.119 r  cnt3[0]_i_1/O
                         net (fo=26, routed)          1.152     3.271    cnt3[0]_i_1_n_0
    SLICE_X40Y46         FDRE                                         r  cnt3_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    14.989 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594    16.584    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.675 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=27, routed)          1.576    18.251    clk_out3
    SLICE_X40Y46         FDRE                                         r  cnt3_reg[0]/C
                         clock pessimism             -0.364    17.887    
                         clock uncertainty           -0.102    17.785    
    SLICE_X40Y46         FDRE (Setup_fdre_C_R)       -0.429    17.356    cnt3_reg[0]
  -------------------------------------------------------------------
                         required time                         17.356    
                         arrival time                          -3.271    
  -------------------------------------------------------------------
                         slack                                 14.085    

Slack (MET) :             14.085ns  (required time - arrival time)
  Source:                 cnt3_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt3_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.358ns  (logic 0.952ns (17.768%)  route 4.406ns (82.232%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.749ns = ( 18.251 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.087ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.836    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.533    -5.697 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754    -3.943    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -3.842 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=27, routed)          1.755    -2.087    clk_out3
    SLICE_X40Y49         FDRE                                         r  cnt3_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.631 r  cnt3_reg[13]/Q
                         net (fo=2, routed)           0.648    -0.983    cnt3_reg[13]
    SLICE_X43Y49         LUT4 (Prop_lut4_I3_O)        0.124    -0.859 f  cnt3[0]_i_7/O
                         net (fo=1, routed)           0.967     0.108    cnt3[0]_i_7_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.232 r  cnt3[0]_i_6/O
                         net (fo=1, routed)           0.843     1.075    cnt3[0]_i_6_n_0
    SLICE_X40Y53         LUT5 (Prop_lut5_I3_O)        0.124     1.199 r  cnt3[0]_i_3/O
                         net (fo=2, routed)           0.796     1.995    cnt3[0]_i_3_n_0
    SLICE_X42Y53         LUT2 (Prop_lut2_I0_O)        0.124     2.119 r  cnt3[0]_i_1/O
                         net (fo=26, routed)          1.152     3.271    cnt3[0]_i_1_n_0
    SLICE_X40Y46         FDRE                                         r  cnt3_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    14.989 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594    16.584    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.675 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=27, routed)          1.576    18.251    clk_out3
    SLICE_X40Y46         FDRE                                         r  cnt3_reg[1]/C
                         clock pessimism             -0.364    17.887    
                         clock uncertainty           -0.102    17.785    
    SLICE_X40Y46         FDRE (Setup_fdre_C_R)       -0.429    17.356    cnt3_reg[1]
  -------------------------------------------------------------------
                         required time                         17.356    
                         arrival time                          -3.271    
  -------------------------------------------------------------------
                         slack                                 14.085    

Slack (MET) :             14.085ns  (required time - arrival time)
  Source:                 cnt3_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt3_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.358ns  (logic 0.952ns (17.768%)  route 4.406ns (82.232%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.749ns = ( 18.251 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.087ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.836    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.533    -5.697 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754    -3.943    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -3.842 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=27, routed)          1.755    -2.087    clk_out3
    SLICE_X40Y49         FDRE                                         r  cnt3_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.631 r  cnt3_reg[13]/Q
                         net (fo=2, routed)           0.648    -0.983    cnt3_reg[13]
    SLICE_X43Y49         LUT4 (Prop_lut4_I3_O)        0.124    -0.859 f  cnt3[0]_i_7/O
                         net (fo=1, routed)           0.967     0.108    cnt3[0]_i_7_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.232 r  cnt3[0]_i_6/O
                         net (fo=1, routed)           0.843     1.075    cnt3[0]_i_6_n_0
    SLICE_X40Y53         LUT5 (Prop_lut5_I3_O)        0.124     1.199 r  cnt3[0]_i_3/O
                         net (fo=2, routed)           0.796     1.995    cnt3[0]_i_3_n_0
    SLICE_X42Y53         LUT2 (Prop_lut2_I0_O)        0.124     2.119 r  cnt3[0]_i_1/O
                         net (fo=26, routed)          1.152     3.271    cnt3[0]_i_1_n_0
    SLICE_X40Y46         FDRE                                         r  cnt3_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    14.989 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594    16.584    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.675 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=27, routed)          1.576    18.251    clk_out3
    SLICE_X40Y46         FDRE                                         r  cnt3_reg[2]/C
                         clock pessimism             -0.364    17.887    
                         clock uncertainty           -0.102    17.785    
    SLICE_X40Y46         FDRE (Setup_fdre_C_R)       -0.429    17.356    cnt3_reg[2]
  -------------------------------------------------------------------
                         required time                         17.356    
                         arrival time                          -3.271    
  -------------------------------------------------------------------
                         slack                                 14.085    

Slack (MET) :             14.085ns  (required time - arrival time)
  Source:                 cnt3_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt3_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.358ns  (logic 0.952ns (17.768%)  route 4.406ns (82.232%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.749ns = ( 18.251 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.087ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.836    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.533    -5.697 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754    -3.943    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -3.842 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=27, routed)          1.755    -2.087    clk_out3
    SLICE_X40Y49         FDRE                                         r  cnt3_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.631 r  cnt3_reg[13]/Q
                         net (fo=2, routed)           0.648    -0.983    cnt3_reg[13]
    SLICE_X43Y49         LUT4 (Prop_lut4_I3_O)        0.124    -0.859 f  cnt3[0]_i_7/O
                         net (fo=1, routed)           0.967     0.108    cnt3[0]_i_7_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.232 r  cnt3[0]_i_6/O
                         net (fo=1, routed)           0.843     1.075    cnt3[0]_i_6_n_0
    SLICE_X40Y53         LUT5 (Prop_lut5_I3_O)        0.124     1.199 r  cnt3[0]_i_3/O
                         net (fo=2, routed)           0.796     1.995    cnt3[0]_i_3_n_0
    SLICE_X42Y53         LUT2 (Prop_lut2_I0_O)        0.124     2.119 r  cnt3[0]_i_1/O
                         net (fo=26, routed)          1.152     3.271    cnt3[0]_i_1_n_0
    SLICE_X40Y46         FDRE                                         r  cnt3_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    14.989 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594    16.584    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.675 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=27, routed)          1.576    18.251    clk_out3
    SLICE_X40Y46         FDRE                                         r  cnt3_reg[3]/C
                         clock pessimism             -0.364    17.887    
                         clock uncertainty           -0.102    17.785    
    SLICE_X40Y46         FDRE (Setup_fdre_C_R)       -0.429    17.356    cnt3_reg[3]
  -------------------------------------------------------------------
                         required time                         17.356    
                         arrival time                          -3.271    
  -------------------------------------------------------------------
                         slack                                 14.085    

Slack (MET) :             14.135ns  (required time - arrival time)
  Source:                 cnt3_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt3_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.309ns  (logic 0.952ns (17.932%)  route 4.357ns (82.068%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.748ns = ( 18.252 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.087ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.836    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.533    -5.697 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754    -3.943    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -3.842 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=27, routed)          1.755    -2.087    clk_out3
    SLICE_X40Y49         FDRE                                         r  cnt3_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.631 r  cnt3_reg[13]/Q
                         net (fo=2, routed)           0.648    -0.983    cnt3_reg[13]
    SLICE_X43Y49         LUT4 (Prop_lut4_I3_O)        0.124    -0.859 f  cnt3[0]_i_7/O
                         net (fo=1, routed)           0.967     0.108    cnt3[0]_i_7_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.232 r  cnt3[0]_i_6/O
                         net (fo=1, routed)           0.843     1.075    cnt3[0]_i_6_n_0
    SLICE_X40Y53         LUT5 (Prop_lut5_I3_O)        0.124     1.199 r  cnt3[0]_i_3/O
                         net (fo=2, routed)           0.796     1.995    cnt3[0]_i_3_n_0
    SLICE_X42Y53         LUT2 (Prop_lut2_I0_O)        0.124     2.119 r  cnt3[0]_i_1/O
                         net (fo=26, routed)          1.103     3.222    cnt3[0]_i_1_n_0
    SLICE_X40Y47         FDRE                                         r  cnt3_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    14.989 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594    16.584    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.675 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=27, routed)          1.577    18.252    clk_out3
    SLICE_X40Y47         FDRE                                         r  cnt3_reg[4]/C
                         clock pessimism             -0.364    17.888    
                         clock uncertainty           -0.102    17.786    
    SLICE_X40Y47         FDRE (Setup_fdre_C_R)       -0.429    17.357    cnt3_reg[4]
  -------------------------------------------------------------------
                         required time                         17.357    
                         arrival time                          -3.222    
  -------------------------------------------------------------------
                         slack                                 14.135    

Slack (MET) :             14.135ns  (required time - arrival time)
  Source:                 cnt3_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt3_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.309ns  (logic 0.952ns (17.932%)  route 4.357ns (82.068%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.748ns = ( 18.252 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.087ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.836    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.533    -5.697 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754    -3.943    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -3.842 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=27, routed)          1.755    -2.087    clk_out3
    SLICE_X40Y49         FDRE                                         r  cnt3_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.631 r  cnt3_reg[13]/Q
                         net (fo=2, routed)           0.648    -0.983    cnt3_reg[13]
    SLICE_X43Y49         LUT4 (Prop_lut4_I3_O)        0.124    -0.859 f  cnt3[0]_i_7/O
                         net (fo=1, routed)           0.967     0.108    cnt3[0]_i_7_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.232 r  cnt3[0]_i_6/O
                         net (fo=1, routed)           0.843     1.075    cnt3[0]_i_6_n_0
    SLICE_X40Y53         LUT5 (Prop_lut5_I3_O)        0.124     1.199 r  cnt3[0]_i_3/O
                         net (fo=2, routed)           0.796     1.995    cnt3[0]_i_3_n_0
    SLICE_X42Y53         LUT2 (Prop_lut2_I0_O)        0.124     2.119 r  cnt3[0]_i_1/O
                         net (fo=26, routed)          1.103     3.222    cnt3[0]_i_1_n_0
    SLICE_X40Y47         FDRE                                         r  cnt3_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    14.989 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594    16.584    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.675 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=27, routed)          1.577    18.252    clk_out3
    SLICE_X40Y47         FDRE                                         r  cnt3_reg[5]/C
                         clock pessimism             -0.364    17.888    
                         clock uncertainty           -0.102    17.786    
    SLICE_X40Y47         FDRE (Setup_fdre_C_R)       -0.429    17.357    cnt3_reg[5]
  -------------------------------------------------------------------
                         required time                         17.357    
                         arrival time                          -3.222    
  -------------------------------------------------------------------
                         slack                                 14.135    

Slack (MET) :             14.135ns  (required time - arrival time)
  Source:                 cnt3_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt3_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.309ns  (logic 0.952ns (17.932%)  route 4.357ns (82.068%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.748ns = ( 18.252 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.087ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.836    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.533    -5.697 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754    -3.943    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -3.842 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=27, routed)          1.755    -2.087    clk_out3
    SLICE_X40Y49         FDRE                                         r  cnt3_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.631 r  cnt3_reg[13]/Q
                         net (fo=2, routed)           0.648    -0.983    cnt3_reg[13]
    SLICE_X43Y49         LUT4 (Prop_lut4_I3_O)        0.124    -0.859 f  cnt3[0]_i_7/O
                         net (fo=1, routed)           0.967     0.108    cnt3[0]_i_7_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.232 r  cnt3[0]_i_6/O
                         net (fo=1, routed)           0.843     1.075    cnt3[0]_i_6_n_0
    SLICE_X40Y53         LUT5 (Prop_lut5_I3_O)        0.124     1.199 r  cnt3[0]_i_3/O
                         net (fo=2, routed)           0.796     1.995    cnt3[0]_i_3_n_0
    SLICE_X42Y53         LUT2 (Prop_lut2_I0_O)        0.124     2.119 r  cnt3[0]_i_1/O
                         net (fo=26, routed)          1.103     3.222    cnt3[0]_i_1_n_0
    SLICE_X40Y47         FDRE                                         r  cnt3_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    14.989 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594    16.584    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.675 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=27, routed)          1.577    18.252    clk_out3
    SLICE_X40Y47         FDRE                                         r  cnt3_reg[6]/C
                         clock pessimism             -0.364    17.888    
                         clock uncertainty           -0.102    17.786    
    SLICE_X40Y47         FDRE (Setup_fdre_C_R)       -0.429    17.357    cnt3_reg[6]
  -------------------------------------------------------------------
                         required time                         17.357    
                         arrival time                          -3.222    
  -------------------------------------------------------------------
                         slack                                 14.135    

Slack (MET) :             14.135ns  (required time - arrival time)
  Source:                 cnt3_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt3_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.309ns  (logic 0.952ns (17.932%)  route 4.357ns (82.068%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.748ns = ( 18.252 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.087ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.836    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.533    -5.697 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754    -3.943    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -3.842 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=27, routed)          1.755    -2.087    clk_out3
    SLICE_X40Y49         FDRE                                         r  cnt3_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.631 r  cnt3_reg[13]/Q
                         net (fo=2, routed)           0.648    -0.983    cnt3_reg[13]
    SLICE_X43Y49         LUT4 (Prop_lut4_I3_O)        0.124    -0.859 f  cnt3[0]_i_7/O
                         net (fo=1, routed)           0.967     0.108    cnt3[0]_i_7_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.232 r  cnt3[0]_i_6/O
                         net (fo=1, routed)           0.843     1.075    cnt3[0]_i_6_n_0
    SLICE_X40Y53         LUT5 (Prop_lut5_I3_O)        0.124     1.199 r  cnt3[0]_i_3/O
                         net (fo=2, routed)           0.796     1.995    cnt3[0]_i_3_n_0
    SLICE_X42Y53         LUT2 (Prop_lut2_I0_O)        0.124     2.119 r  cnt3[0]_i_1/O
                         net (fo=26, routed)          1.103     3.222    cnt3[0]_i_1_n_0
    SLICE_X40Y47         FDRE                                         r  cnt3_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    14.989 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594    16.584    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.675 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=27, routed)          1.577    18.252    clk_out3
    SLICE_X40Y47         FDRE                                         r  cnt3_reg[7]/C
                         clock pessimism             -0.364    17.888    
                         clock uncertainty           -0.102    17.786    
    SLICE_X40Y47         FDRE (Setup_fdre_C_R)       -0.429    17.357    cnt3_reg[7]
  -------------------------------------------------------------------
                         required time                         17.357    
                         arrival time                          -3.222    
  -------------------------------------------------------------------
                         slack                                 14.135    

Slack (MET) :             14.236ns  (required time - arrival time)
  Source:                 cnt3_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt3_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.208ns  (logic 0.952ns (18.280%)  route 4.256ns (81.720%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.748ns = ( 18.252 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.087ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.836    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.533    -5.697 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754    -3.943    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -3.842 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=27, routed)          1.755    -2.087    clk_out3
    SLICE_X40Y49         FDRE                                         r  cnt3_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.631 r  cnt3_reg[13]/Q
                         net (fo=2, routed)           0.648    -0.983    cnt3_reg[13]
    SLICE_X43Y49         LUT4 (Prop_lut4_I3_O)        0.124    -0.859 f  cnt3[0]_i_7/O
                         net (fo=1, routed)           0.967     0.108    cnt3[0]_i_7_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.232 r  cnt3[0]_i_6/O
                         net (fo=1, routed)           0.843     1.075    cnt3[0]_i_6_n_0
    SLICE_X40Y53         LUT5 (Prop_lut5_I3_O)        0.124     1.199 r  cnt3[0]_i_3/O
                         net (fo=2, routed)           0.796     1.995    cnt3[0]_i_3_n_0
    SLICE_X42Y53         LUT2 (Prop_lut2_I0_O)        0.124     2.119 r  cnt3[0]_i_1/O
                         net (fo=26, routed)          1.002     3.121    cnt3[0]_i_1_n_0
    SLICE_X40Y48         FDRE                                         r  cnt3_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    14.989 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594    16.584    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.675 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=27, routed)          1.577    18.252    clk_out3
    SLICE_X40Y48         FDRE                                         r  cnt3_reg[10]/C
                         clock pessimism             -0.364    17.888    
                         clock uncertainty           -0.102    17.786    
    SLICE_X40Y48         FDRE (Setup_fdre_C_R)       -0.429    17.357    cnt3_reg[10]
  -------------------------------------------------------------------
                         required time                         17.357    
                         arrival time                          -3.121    
  -------------------------------------------------------------------
                         slack                                 14.236    

Slack (MET) :             14.236ns  (required time - arrival time)
  Source:                 cnt3_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt3_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.208ns  (logic 0.952ns (18.280%)  route 4.256ns (81.720%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.748ns = ( 18.252 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.087ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.836    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.533    -5.697 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754    -3.943    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -3.842 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=27, routed)          1.755    -2.087    clk_out3
    SLICE_X40Y49         FDRE                                         r  cnt3_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.631 r  cnt3_reg[13]/Q
                         net (fo=2, routed)           0.648    -0.983    cnt3_reg[13]
    SLICE_X43Y49         LUT4 (Prop_lut4_I3_O)        0.124    -0.859 f  cnt3[0]_i_7/O
                         net (fo=1, routed)           0.967     0.108    cnt3[0]_i_7_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.232 r  cnt3[0]_i_6/O
                         net (fo=1, routed)           0.843     1.075    cnt3[0]_i_6_n_0
    SLICE_X40Y53         LUT5 (Prop_lut5_I3_O)        0.124     1.199 r  cnt3[0]_i_3/O
                         net (fo=2, routed)           0.796     1.995    cnt3[0]_i_3_n_0
    SLICE_X42Y53         LUT2 (Prop_lut2_I0_O)        0.124     2.119 r  cnt3[0]_i_1/O
                         net (fo=26, routed)          1.002     3.121    cnt3[0]_i_1_n_0
    SLICE_X40Y48         FDRE                                         r  cnt3_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    14.989 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594    16.584    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.675 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=27, routed)          1.577    18.252    clk_out3
    SLICE_X40Y48         FDRE                                         r  cnt3_reg[11]/C
                         clock pessimism             -0.364    17.888    
                         clock uncertainty           -0.102    17.786    
    SLICE_X40Y48         FDRE (Setup_fdre_C_R)       -0.429    17.357    cnt3_reg[11]
  -------------------------------------------------------------------
                         required time                         17.357    
                         arrival time                          -3.121    
  -------------------------------------------------------------------
                         slack                                 14.236    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 cnt3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt3_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.394ns (74.581%)  route 0.134ns (25.419%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.145ns
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.234    -1.497 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497    -1.000    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.974 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=27, routed)          0.593    -0.381    clk_out3
    SLICE_X40Y48         FDRE                                         r  cnt3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.240 r  cnt3_reg[10]/Q
                         net (fo=2, routed)           0.134    -0.107    cnt3_reg[10]
    SLICE_X40Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     0.053 r  cnt3_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.053    cnt3_reg[8]_i_1_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.092 r  cnt3_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.093    cnt3_reg[12]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.147 r  cnt3_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.147    cnt3_reg[16]_i_1_n_7
    SLICE_X40Y50         FDRE                                         r  cnt3_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=27, routed)          0.861    -0.145    clk_out3
    SLICE_X40Y50         FDRE                                         r  cnt3_reg[16]/C
                         clock pessimism              0.032    -0.113    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105    -0.008    cnt3_reg[16]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 cnt3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt3_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.405ns (75.099%)  route 0.134ns (24.901%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.145ns
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.234    -1.497 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497    -1.000    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.974 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=27, routed)          0.593    -0.381    clk_out3
    SLICE_X40Y48         FDRE                                         r  cnt3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.240 r  cnt3_reg[10]/Q
                         net (fo=2, routed)           0.134    -0.107    cnt3_reg[10]
    SLICE_X40Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     0.053 r  cnt3_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.053    cnt3_reg[8]_i_1_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.092 r  cnt3_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.093    cnt3_reg[12]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.158 r  cnt3_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.158    cnt3_reg[16]_i_1_n_5
    SLICE_X40Y50         FDRE                                         r  cnt3_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=27, routed)          0.861    -0.145    clk_out3
    SLICE_X40Y50         FDRE                                         r  cnt3_reg[18]/C
                         clock pessimism              0.032    -0.113    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105    -0.008    cnt3_reg[18]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 cnt3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt3_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.430ns (76.203%)  route 0.134ns (23.797%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.145ns
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.234    -1.497 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497    -1.000    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.974 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=27, routed)          0.593    -0.381    clk_out3
    SLICE_X40Y48         FDRE                                         r  cnt3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.240 r  cnt3_reg[10]/Q
                         net (fo=2, routed)           0.134    -0.107    cnt3_reg[10]
    SLICE_X40Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     0.053 r  cnt3_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.053    cnt3_reg[8]_i_1_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.092 r  cnt3_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.093    cnt3_reg[12]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.183 r  cnt3_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.183    cnt3_reg[16]_i_1_n_6
    SLICE_X40Y50         FDRE                                         r  cnt3_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=27, routed)          0.861    -0.145    clk_out3
    SLICE_X40Y50         FDRE                                         r  cnt3_reg[17]/C
                         clock pessimism              0.032    -0.113    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105    -0.008    cnt3_reg[17]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.183    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 cnt3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt3_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.430ns (76.203%)  route 0.134ns (23.797%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.145ns
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.234    -1.497 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497    -1.000    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.974 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=27, routed)          0.593    -0.381    clk_out3
    SLICE_X40Y48         FDRE                                         r  cnt3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.240 r  cnt3_reg[10]/Q
                         net (fo=2, routed)           0.134    -0.107    cnt3_reg[10]
    SLICE_X40Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     0.053 r  cnt3_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.053    cnt3_reg[8]_i_1_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.092 r  cnt3_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.093    cnt3_reg[12]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.183 r  cnt3_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.183    cnt3_reg[16]_i_1_n_4
    SLICE_X40Y50         FDRE                                         r  cnt3_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=27, routed)          0.861    -0.145    clk_out3
    SLICE_X40Y50         FDRE                                         r  cnt3_reg[19]/C
                         clock pessimism              0.032    -0.113    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105    -0.008    cnt3_reg[19]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.183    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 cnt3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt3_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.433ns (76.328%)  route 0.134ns (23.672%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.145ns
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.234    -1.497 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497    -1.000    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.974 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=27, routed)          0.593    -0.381    clk_out3
    SLICE_X40Y48         FDRE                                         r  cnt3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.240 r  cnt3_reg[10]/Q
                         net (fo=2, routed)           0.134    -0.107    cnt3_reg[10]
    SLICE_X40Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     0.053 r  cnt3_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.053    cnt3_reg[8]_i_1_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.092 r  cnt3_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.093    cnt3_reg[12]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.132 r  cnt3_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.132    cnt3_reg[16]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.186 r  cnt3_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.186    cnt3_reg[20]_i_1_n_7
    SLICE_X40Y51         FDRE                                         r  cnt3_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=27, routed)          0.861    -0.145    clk_out3
    SLICE_X40Y51         FDRE                                         r  cnt3_reg[20]/C
                         clock pessimism              0.032    -0.113    
    SLICE_X40Y51         FDRE (Hold_fdre_C_D)         0.105    -0.008    cnt3_reg[20]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.186    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 cnt3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt3_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.444ns (76.779%)  route 0.134ns (23.221%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.145ns
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.234    -1.497 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497    -1.000    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.974 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=27, routed)          0.593    -0.381    clk_out3
    SLICE_X40Y48         FDRE                                         r  cnt3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.240 r  cnt3_reg[10]/Q
                         net (fo=2, routed)           0.134    -0.107    cnt3_reg[10]
    SLICE_X40Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     0.053 r  cnt3_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.053    cnt3_reg[8]_i_1_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.092 r  cnt3_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.093    cnt3_reg[12]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.132 r  cnt3_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.132    cnt3_reg[16]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.197 r  cnt3_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.197    cnt3_reg[20]_i_1_n_5
    SLICE_X40Y51         FDRE                                         r  cnt3_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=27, routed)          0.861    -0.145    clk_out3
    SLICE_X40Y51         FDRE                                         r  cnt3_reg[22]/C
                         clock pessimism              0.032    -0.113    
    SLICE_X40Y51         FDRE (Hold_fdre_C_D)         0.105    -0.008    cnt3_reg[22]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.197    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 cnt3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt3_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.469ns (77.741%)  route 0.134ns (22.259%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.145ns
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.234    -1.497 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497    -1.000    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.974 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=27, routed)          0.593    -0.381    clk_out3
    SLICE_X40Y48         FDRE                                         r  cnt3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.240 r  cnt3_reg[10]/Q
                         net (fo=2, routed)           0.134    -0.107    cnt3_reg[10]
    SLICE_X40Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     0.053 r  cnt3_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.053    cnt3_reg[8]_i_1_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.092 r  cnt3_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.093    cnt3_reg[12]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.132 r  cnt3_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.132    cnt3_reg[16]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.222 r  cnt3_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.222    cnt3_reg[20]_i_1_n_6
    SLICE_X40Y51         FDRE                                         r  cnt3_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=27, routed)          0.861    -0.145    clk_out3
    SLICE_X40Y51         FDRE                                         r  cnt3_reg[21]/C
                         clock pessimism              0.032    -0.113    
    SLICE_X40Y51         FDRE (Hold_fdre_C_D)         0.105    -0.008    cnt3_reg[21]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 cnt3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt3_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.469ns (77.741%)  route 0.134ns (22.259%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.145ns
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.234    -1.497 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497    -1.000    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.974 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=27, routed)          0.593    -0.381    clk_out3
    SLICE_X40Y48         FDRE                                         r  cnt3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.240 r  cnt3_reg[10]/Q
                         net (fo=2, routed)           0.134    -0.107    cnt3_reg[10]
    SLICE_X40Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     0.053 r  cnt3_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.053    cnt3_reg[8]_i_1_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.092 r  cnt3_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.093    cnt3_reg[12]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.132 r  cnt3_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.132    cnt3_reg[16]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.222 r  cnt3_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.222    cnt3_reg[20]_i_1_n_4
    SLICE_X40Y51         FDRE                                         r  cnt3_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=27, routed)          0.861    -0.145    clk_out3
    SLICE_X40Y51         FDRE                                         r  cnt3_reg[23]/C
                         clock pessimism              0.032    -0.113    
    SLICE_X40Y51         FDRE (Hold_fdre_C_D)         0.105    -0.008    cnt3_reg[23]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 cnt3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt3_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.472ns (77.851%)  route 0.134ns (22.149%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.145ns
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.234    -1.497 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497    -1.000    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.974 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=27, routed)          0.593    -0.381    clk_out3
    SLICE_X40Y48         FDRE                                         r  cnt3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.240 r  cnt3_reg[10]/Q
                         net (fo=2, routed)           0.134    -0.107    cnt3_reg[10]
    SLICE_X40Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     0.053 r  cnt3_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.053    cnt3_reg[8]_i_1_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.092 r  cnt3_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.093    cnt3_reg[12]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.132 r  cnt3_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.132    cnt3_reg[16]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.171 r  cnt3_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.171    cnt3_reg[20]_i_1_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.225 r  cnt3_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.225    cnt3_reg[24]_i_1_n_7
    SLICE_X40Y52         FDRE                                         r  cnt3_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=27, routed)          0.861    -0.145    clk_out3
    SLICE_X40Y52         FDRE                                         r  cnt3_reg[24]/C
                         clock pessimism              0.032    -0.113    
    SLICE_X40Y52         FDRE (Hold_fdre_C_D)         0.105    -0.008    cnt3_reg[24]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 led3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led3_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.146ns
    Source Clock Delay      (SCD):    -0.384ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.234    -1.497 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497    -1.000    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.974 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=27, routed)          0.590    -0.384    clk_out3
    SLICE_X43Y53         FDRE                                         r  led3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.243 r  led3_reg/Q
                         net (fo=2, routed)           0.168    -0.075    led3_OBUF
    SLICE_X43Y53         LUT3 (Prop_lut3_I0_O)        0.045    -0.030 r  led3_i_1/O
                         net (fo=1, routed)           0.000    -0.030    led3_i_1_n_0
    SLICE_X43Y53         FDRE                                         r  led3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=27, routed)          0.860    -0.146    clk_out3
    SLICE_X43Y53         FDRE                                         r  led3_reg/C
                         clock pessimism             -0.238    -0.384    
    SLICE_X43Y53         FDRE (Hold_fdre_C_D)         0.091    -0.293    led3_reg
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2   clk_wiz_0_inst/inst/clkout3_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X40Y46    cnt3_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X40Y48    cnt3_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X40Y48    cnt3_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X40Y49    cnt3_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X40Y49    cnt3_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X40Y49    cnt3_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X40Y49    cnt3_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X40Y50    cnt3_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y0  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X40Y46    cnt3_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X40Y46    cnt3_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X40Y48    cnt3_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X40Y48    cnt3_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X40Y48    cnt3_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X40Y48    cnt3_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X40Y49    cnt3_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X40Y49    cnt3_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X40Y49    cnt3_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X40Y49    cnt3_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X40Y46    cnt3_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X40Y46    cnt3_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X40Y48    cnt3_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X40Y48    cnt3_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X40Y48    cnt3_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X40Y48    cnt3_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X40Y49    cnt3_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X40Y49    cnt3_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X40Y49    cnt3_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X40Y49    cnt3_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.129ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.129ns  (required time - arrival time)
  Source:                 cnt4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cnt4_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out4_clk_wiz_0 rise@40.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.224ns  (logic 1.014ns (19.411%)  route 4.210ns (80.589%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.749ns = ( 38.251 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.088ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.836    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.533    -5.697 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.754    -3.943    clk_wiz_0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -3.842 r  clk_wiz_0_inst/inst/clkout4_buf/O
                         net (fo=27, routed)          1.754    -2.088    clk_out4
    SLICE_X42Y46         FDRE                                         r  cnt4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.518    -1.570 r  cnt4_reg[3]/Q
                         net (fo=2, routed)           0.810    -0.760    cnt4_reg[3]
    SLICE_X43Y47         LUT3 (Prop_lut3_I2_O)        0.124    -0.636 r  cnt4[0]_i_9/O
                         net (fo=1, routed)           0.946     0.310    cnt4[0]_i_9_n_0
    SLICE_X43Y48         LUT6 (Prop_lut6_I4_O)        0.124     0.434 r  cnt4[0]_i_6/O
                         net (fo=1, routed)           0.784     1.218    cnt4[0]_i_6_n_0
    SLICE_X43Y51         LUT5 (Prop_lut5_I3_O)        0.124     1.342 r  cnt4[0]_i_3/O
                         net (fo=2, routed)           0.647     1.989    cnt4[0]_i_3_n_0
    SLICE_X43Y52         LUT2 (Prop_lut2_I0_O)        0.124     2.113 r  cnt4[0]_i_1/O
                         net (fo=26, routed)          1.023     3.136    cnt4[0]_i_1_n_0
    SLICE_X42Y46         FDRE                                         r  cnt4_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    41.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.650    34.989 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.594    36.584    clk_wiz_0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.675 r  clk_wiz_0_inst/inst/clkout4_buf/O
                         net (fo=27, routed)          1.576    38.251    clk_out4
    SLICE_X42Y46         FDRE                                         r  cnt4_reg[0]/C
                         clock pessimism             -0.339    37.912    
                         clock uncertainty           -0.123    37.789    
    SLICE_X42Y46         FDRE (Setup_fdre_C_R)       -0.524    37.265    cnt4_reg[0]
  -------------------------------------------------------------------
                         required time                         37.265    
                         arrival time                          -3.136    
  -------------------------------------------------------------------
                         slack                                 34.129    

Slack (MET) :             34.129ns  (required time - arrival time)
  Source:                 cnt4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cnt4_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out4_clk_wiz_0 rise@40.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.224ns  (logic 1.014ns (19.411%)  route 4.210ns (80.589%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.749ns = ( 38.251 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.088ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.836    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.533    -5.697 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.754    -3.943    clk_wiz_0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -3.842 r  clk_wiz_0_inst/inst/clkout4_buf/O
                         net (fo=27, routed)          1.754    -2.088    clk_out4
    SLICE_X42Y46         FDRE                                         r  cnt4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.518    -1.570 r  cnt4_reg[3]/Q
                         net (fo=2, routed)           0.810    -0.760    cnt4_reg[3]
    SLICE_X43Y47         LUT3 (Prop_lut3_I2_O)        0.124    -0.636 r  cnt4[0]_i_9/O
                         net (fo=1, routed)           0.946     0.310    cnt4[0]_i_9_n_0
    SLICE_X43Y48         LUT6 (Prop_lut6_I4_O)        0.124     0.434 r  cnt4[0]_i_6/O
                         net (fo=1, routed)           0.784     1.218    cnt4[0]_i_6_n_0
    SLICE_X43Y51         LUT5 (Prop_lut5_I3_O)        0.124     1.342 r  cnt4[0]_i_3/O
                         net (fo=2, routed)           0.647     1.989    cnt4[0]_i_3_n_0
    SLICE_X43Y52         LUT2 (Prop_lut2_I0_O)        0.124     2.113 r  cnt4[0]_i_1/O
                         net (fo=26, routed)          1.023     3.136    cnt4[0]_i_1_n_0
    SLICE_X42Y46         FDRE                                         r  cnt4_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    41.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.650    34.989 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.594    36.584    clk_wiz_0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.675 r  clk_wiz_0_inst/inst/clkout4_buf/O
                         net (fo=27, routed)          1.576    38.251    clk_out4
    SLICE_X42Y46         FDRE                                         r  cnt4_reg[1]/C
                         clock pessimism             -0.339    37.912    
                         clock uncertainty           -0.123    37.789    
    SLICE_X42Y46         FDRE (Setup_fdre_C_R)       -0.524    37.265    cnt4_reg[1]
  -------------------------------------------------------------------
                         required time                         37.265    
                         arrival time                          -3.136    
  -------------------------------------------------------------------
                         slack                                 34.129    

Slack (MET) :             34.129ns  (required time - arrival time)
  Source:                 cnt4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cnt4_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out4_clk_wiz_0 rise@40.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.224ns  (logic 1.014ns (19.411%)  route 4.210ns (80.589%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.749ns = ( 38.251 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.088ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.836    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.533    -5.697 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.754    -3.943    clk_wiz_0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -3.842 r  clk_wiz_0_inst/inst/clkout4_buf/O
                         net (fo=27, routed)          1.754    -2.088    clk_out4
    SLICE_X42Y46         FDRE                                         r  cnt4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.518    -1.570 r  cnt4_reg[3]/Q
                         net (fo=2, routed)           0.810    -0.760    cnt4_reg[3]
    SLICE_X43Y47         LUT3 (Prop_lut3_I2_O)        0.124    -0.636 r  cnt4[0]_i_9/O
                         net (fo=1, routed)           0.946     0.310    cnt4[0]_i_9_n_0
    SLICE_X43Y48         LUT6 (Prop_lut6_I4_O)        0.124     0.434 r  cnt4[0]_i_6/O
                         net (fo=1, routed)           0.784     1.218    cnt4[0]_i_6_n_0
    SLICE_X43Y51         LUT5 (Prop_lut5_I3_O)        0.124     1.342 r  cnt4[0]_i_3/O
                         net (fo=2, routed)           0.647     1.989    cnt4[0]_i_3_n_0
    SLICE_X43Y52         LUT2 (Prop_lut2_I0_O)        0.124     2.113 r  cnt4[0]_i_1/O
                         net (fo=26, routed)          1.023     3.136    cnt4[0]_i_1_n_0
    SLICE_X42Y46         FDRE                                         r  cnt4_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    41.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.650    34.989 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.594    36.584    clk_wiz_0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.675 r  clk_wiz_0_inst/inst/clkout4_buf/O
                         net (fo=27, routed)          1.576    38.251    clk_out4
    SLICE_X42Y46         FDRE                                         r  cnt4_reg[2]/C
                         clock pessimism             -0.339    37.912    
                         clock uncertainty           -0.123    37.789    
    SLICE_X42Y46         FDRE (Setup_fdre_C_R)       -0.524    37.265    cnt4_reg[2]
  -------------------------------------------------------------------
                         required time                         37.265    
                         arrival time                          -3.136    
  -------------------------------------------------------------------
                         slack                                 34.129    

Slack (MET) :             34.129ns  (required time - arrival time)
  Source:                 cnt4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cnt4_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out4_clk_wiz_0 rise@40.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.224ns  (logic 1.014ns (19.411%)  route 4.210ns (80.589%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.749ns = ( 38.251 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.088ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.836    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.533    -5.697 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.754    -3.943    clk_wiz_0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -3.842 r  clk_wiz_0_inst/inst/clkout4_buf/O
                         net (fo=27, routed)          1.754    -2.088    clk_out4
    SLICE_X42Y46         FDRE                                         r  cnt4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.518    -1.570 r  cnt4_reg[3]/Q
                         net (fo=2, routed)           0.810    -0.760    cnt4_reg[3]
    SLICE_X43Y47         LUT3 (Prop_lut3_I2_O)        0.124    -0.636 r  cnt4[0]_i_9/O
                         net (fo=1, routed)           0.946     0.310    cnt4[0]_i_9_n_0
    SLICE_X43Y48         LUT6 (Prop_lut6_I4_O)        0.124     0.434 r  cnt4[0]_i_6/O
                         net (fo=1, routed)           0.784     1.218    cnt4[0]_i_6_n_0
    SLICE_X43Y51         LUT5 (Prop_lut5_I3_O)        0.124     1.342 r  cnt4[0]_i_3/O
                         net (fo=2, routed)           0.647     1.989    cnt4[0]_i_3_n_0
    SLICE_X43Y52         LUT2 (Prop_lut2_I0_O)        0.124     2.113 r  cnt4[0]_i_1/O
                         net (fo=26, routed)          1.023     3.136    cnt4[0]_i_1_n_0
    SLICE_X42Y46         FDRE                                         r  cnt4_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    41.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.650    34.989 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.594    36.584    clk_wiz_0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.675 r  clk_wiz_0_inst/inst/clkout4_buf/O
                         net (fo=27, routed)          1.576    38.251    clk_out4
    SLICE_X42Y46         FDRE                                         r  cnt4_reg[3]/C
                         clock pessimism             -0.339    37.912    
                         clock uncertainty           -0.123    37.789    
    SLICE_X42Y46         FDRE (Setup_fdre_C_R)       -0.524    37.265    cnt4_reg[3]
  -------------------------------------------------------------------
                         required time                         37.265    
                         arrival time                          -3.136    
  -------------------------------------------------------------------
                         slack                                 34.129    

Slack (MET) :             34.154ns  (required time - arrival time)
  Source:                 cnt4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cnt4_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out4_clk_wiz_0 rise@40.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.175ns  (logic 1.014ns (19.595%)  route 4.161ns (80.405%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.748ns = ( 38.252 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.088ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.836    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.533    -5.697 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.754    -3.943    clk_wiz_0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -3.842 r  clk_wiz_0_inst/inst/clkout4_buf/O
                         net (fo=27, routed)          1.754    -2.088    clk_out4
    SLICE_X42Y46         FDRE                                         r  cnt4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.518    -1.570 r  cnt4_reg[3]/Q
                         net (fo=2, routed)           0.810    -0.760    cnt4_reg[3]
    SLICE_X43Y47         LUT3 (Prop_lut3_I2_O)        0.124    -0.636 r  cnt4[0]_i_9/O
                         net (fo=1, routed)           0.946     0.310    cnt4[0]_i_9_n_0
    SLICE_X43Y48         LUT6 (Prop_lut6_I4_O)        0.124     0.434 r  cnt4[0]_i_6/O
                         net (fo=1, routed)           0.784     1.218    cnt4[0]_i_6_n_0
    SLICE_X43Y51         LUT5 (Prop_lut5_I3_O)        0.124     1.342 r  cnt4[0]_i_3/O
                         net (fo=2, routed)           0.647     1.989    cnt4[0]_i_3_n_0
    SLICE_X43Y52         LUT2 (Prop_lut2_I0_O)        0.124     2.113 r  cnt4[0]_i_1/O
                         net (fo=26, routed)          0.974     3.087    cnt4[0]_i_1_n_0
    SLICE_X42Y47         FDRE                                         r  cnt4_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    41.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.650    34.989 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.594    36.584    clk_wiz_0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.675 r  clk_wiz_0_inst/inst/clkout4_buf/O
                         net (fo=27, routed)          1.577    38.252    clk_out4
    SLICE_X42Y47         FDRE                                         r  cnt4_reg[4]/C
                         clock pessimism             -0.364    37.888    
                         clock uncertainty           -0.123    37.765    
    SLICE_X42Y47         FDRE (Setup_fdre_C_R)       -0.524    37.241    cnt4_reg[4]
  -------------------------------------------------------------------
                         required time                         37.241    
                         arrival time                          -3.087    
  -------------------------------------------------------------------
                         slack                                 34.154    

Slack (MET) :             34.154ns  (required time - arrival time)
  Source:                 cnt4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cnt4_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out4_clk_wiz_0 rise@40.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.175ns  (logic 1.014ns (19.595%)  route 4.161ns (80.405%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.748ns = ( 38.252 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.088ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.836    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.533    -5.697 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.754    -3.943    clk_wiz_0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -3.842 r  clk_wiz_0_inst/inst/clkout4_buf/O
                         net (fo=27, routed)          1.754    -2.088    clk_out4
    SLICE_X42Y46         FDRE                                         r  cnt4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.518    -1.570 r  cnt4_reg[3]/Q
                         net (fo=2, routed)           0.810    -0.760    cnt4_reg[3]
    SLICE_X43Y47         LUT3 (Prop_lut3_I2_O)        0.124    -0.636 r  cnt4[0]_i_9/O
                         net (fo=1, routed)           0.946     0.310    cnt4[0]_i_9_n_0
    SLICE_X43Y48         LUT6 (Prop_lut6_I4_O)        0.124     0.434 r  cnt4[0]_i_6/O
                         net (fo=1, routed)           0.784     1.218    cnt4[0]_i_6_n_0
    SLICE_X43Y51         LUT5 (Prop_lut5_I3_O)        0.124     1.342 r  cnt4[0]_i_3/O
                         net (fo=2, routed)           0.647     1.989    cnt4[0]_i_3_n_0
    SLICE_X43Y52         LUT2 (Prop_lut2_I0_O)        0.124     2.113 r  cnt4[0]_i_1/O
                         net (fo=26, routed)          0.974     3.087    cnt4[0]_i_1_n_0
    SLICE_X42Y47         FDRE                                         r  cnt4_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    41.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.650    34.989 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.594    36.584    clk_wiz_0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.675 r  clk_wiz_0_inst/inst/clkout4_buf/O
                         net (fo=27, routed)          1.577    38.252    clk_out4
    SLICE_X42Y47         FDRE                                         r  cnt4_reg[5]/C
                         clock pessimism             -0.364    37.888    
                         clock uncertainty           -0.123    37.765    
    SLICE_X42Y47         FDRE (Setup_fdre_C_R)       -0.524    37.241    cnt4_reg[5]
  -------------------------------------------------------------------
                         required time                         37.241    
                         arrival time                          -3.087    
  -------------------------------------------------------------------
                         slack                                 34.154    

Slack (MET) :             34.154ns  (required time - arrival time)
  Source:                 cnt4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cnt4_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out4_clk_wiz_0 rise@40.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.175ns  (logic 1.014ns (19.595%)  route 4.161ns (80.405%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.748ns = ( 38.252 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.088ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.836    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.533    -5.697 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.754    -3.943    clk_wiz_0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -3.842 r  clk_wiz_0_inst/inst/clkout4_buf/O
                         net (fo=27, routed)          1.754    -2.088    clk_out4
    SLICE_X42Y46         FDRE                                         r  cnt4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.518    -1.570 r  cnt4_reg[3]/Q
                         net (fo=2, routed)           0.810    -0.760    cnt4_reg[3]
    SLICE_X43Y47         LUT3 (Prop_lut3_I2_O)        0.124    -0.636 r  cnt4[0]_i_9/O
                         net (fo=1, routed)           0.946     0.310    cnt4[0]_i_9_n_0
    SLICE_X43Y48         LUT6 (Prop_lut6_I4_O)        0.124     0.434 r  cnt4[0]_i_6/O
                         net (fo=1, routed)           0.784     1.218    cnt4[0]_i_6_n_0
    SLICE_X43Y51         LUT5 (Prop_lut5_I3_O)        0.124     1.342 r  cnt4[0]_i_3/O
                         net (fo=2, routed)           0.647     1.989    cnt4[0]_i_3_n_0
    SLICE_X43Y52         LUT2 (Prop_lut2_I0_O)        0.124     2.113 r  cnt4[0]_i_1/O
                         net (fo=26, routed)          0.974     3.087    cnt4[0]_i_1_n_0
    SLICE_X42Y47         FDRE                                         r  cnt4_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    41.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.650    34.989 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.594    36.584    clk_wiz_0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.675 r  clk_wiz_0_inst/inst/clkout4_buf/O
                         net (fo=27, routed)          1.577    38.252    clk_out4
    SLICE_X42Y47         FDRE                                         r  cnt4_reg[6]/C
                         clock pessimism             -0.364    37.888    
                         clock uncertainty           -0.123    37.765    
    SLICE_X42Y47         FDRE (Setup_fdre_C_R)       -0.524    37.241    cnt4_reg[6]
  -------------------------------------------------------------------
                         required time                         37.241    
                         arrival time                          -3.087    
  -------------------------------------------------------------------
                         slack                                 34.154    

Slack (MET) :             34.154ns  (required time - arrival time)
  Source:                 cnt4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cnt4_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out4_clk_wiz_0 rise@40.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.175ns  (logic 1.014ns (19.595%)  route 4.161ns (80.405%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.748ns = ( 38.252 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.088ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.836    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.533    -5.697 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.754    -3.943    clk_wiz_0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -3.842 r  clk_wiz_0_inst/inst/clkout4_buf/O
                         net (fo=27, routed)          1.754    -2.088    clk_out4
    SLICE_X42Y46         FDRE                                         r  cnt4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.518    -1.570 r  cnt4_reg[3]/Q
                         net (fo=2, routed)           0.810    -0.760    cnt4_reg[3]
    SLICE_X43Y47         LUT3 (Prop_lut3_I2_O)        0.124    -0.636 r  cnt4[0]_i_9/O
                         net (fo=1, routed)           0.946     0.310    cnt4[0]_i_9_n_0
    SLICE_X43Y48         LUT6 (Prop_lut6_I4_O)        0.124     0.434 r  cnt4[0]_i_6/O
                         net (fo=1, routed)           0.784     1.218    cnt4[0]_i_6_n_0
    SLICE_X43Y51         LUT5 (Prop_lut5_I3_O)        0.124     1.342 r  cnt4[0]_i_3/O
                         net (fo=2, routed)           0.647     1.989    cnt4[0]_i_3_n_0
    SLICE_X43Y52         LUT2 (Prop_lut2_I0_O)        0.124     2.113 r  cnt4[0]_i_1/O
                         net (fo=26, routed)          0.974     3.087    cnt4[0]_i_1_n_0
    SLICE_X42Y47         FDRE                                         r  cnt4_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    41.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.650    34.989 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.594    36.584    clk_wiz_0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.675 r  clk_wiz_0_inst/inst/clkout4_buf/O
                         net (fo=27, routed)          1.577    38.252    clk_out4
    SLICE_X42Y47         FDRE                                         r  cnt4_reg[7]/C
                         clock pessimism             -0.364    37.888    
                         clock uncertainty           -0.123    37.765    
    SLICE_X42Y47         FDRE (Setup_fdre_C_R)       -0.524    37.241    cnt4_reg[7]
  -------------------------------------------------------------------
                         required time                         37.241    
                         arrival time                          -3.087    
  -------------------------------------------------------------------
                         slack                                 34.154    

Slack (MET) :             34.255ns  (required time - arrival time)
  Source:                 cnt4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cnt4_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out4_clk_wiz_0 rise@40.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.074ns  (logic 1.014ns (19.985%)  route 4.060ns (80.015%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.748ns = ( 38.252 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.088ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.836    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.533    -5.697 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.754    -3.943    clk_wiz_0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -3.842 r  clk_wiz_0_inst/inst/clkout4_buf/O
                         net (fo=27, routed)          1.754    -2.088    clk_out4
    SLICE_X42Y46         FDRE                                         r  cnt4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.518    -1.570 r  cnt4_reg[3]/Q
                         net (fo=2, routed)           0.810    -0.760    cnt4_reg[3]
    SLICE_X43Y47         LUT3 (Prop_lut3_I2_O)        0.124    -0.636 r  cnt4[0]_i_9/O
                         net (fo=1, routed)           0.946     0.310    cnt4[0]_i_9_n_0
    SLICE_X43Y48         LUT6 (Prop_lut6_I4_O)        0.124     0.434 r  cnt4[0]_i_6/O
                         net (fo=1, routed)           0.784     1.218    cnt4[0]_i_6_n_0
    SLICE_X43Y51         LUT5 (Prop_lut5_I3_O)        0.124     1.342 r  cnt4[0]_i_3/O
                         net (fo=2, routed)           0.647     1.989    cnt4[0]_i_3_n_0
    SLICE_X43Y52         LUT2 (Prop_lut2_I0_O)        0.124     2.113 r  cnt4[0]_i_1/O
                         net (fo=26, routed)          0.873     2.986    cnt4[0]_i_1_n_0
    SLICE_X42Y48         FDRE                                         r  cnt4_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    41.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.650    34.989 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.594    36.584    clk_wiz_0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.675 r  clk_wiz_0_inst/inst/clkout4_buf/O
                         net (fo=27, routed)          1.577    38.252    clk_out4
    SLICE_X42Y48         FDRE                                         r  cnt4_reg[10]/C
                         clock pessimism             -0.364    37.888    
                         clock uncertainty           -0.123    37.765    
    SLICE_X42Y48         FDRE (Setup_fdre_C_R)       -0.524    37.241    cnt4_reg[10]
  -------------------------------------------------------------------
                         required time                         37.241    
                         arrival time                          -2.986    
  -------------------------------------------------------------------
                         slack                                 34.255    

Slack (MET) :             34.255ns  (required time - arrival time)
  Source:                 cnt4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cnt4_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out4_clk_wiz_0 rise@40.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.074ns  (logic 1.014ns (19.985%)  route 4.060ns (80.015%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.748ns = ( 38.252 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.088ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.836    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.533    -5.697 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.754    -3.943    clk_wiz_0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -3.842 r  clk_wiz_0_inst/inst/clkout4_buf/O
                         net (fo=27, routed)          1.754    -2.088    clk_out4
    SLICE_X42Y46         FDRE                                         r  cnt4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.518    -1.570 r  cnt4_reg[3]/Q
                         net (fo=2, routed)           0.810    -0.760    cnt4_reg[3]
    SLICE_X43Y47         LUT3 (Prop_lut3_I2_O)        0.124    -0.636 r  cnt4[0]_i_9/O
                         net (fo=1, routed)           0.946     0.310    cnt4[0]_i_9_n_0
    SLICE_X43Y48         LUT6 (Prop_lut6_I4_O)        0.124     0.434 r  cnt4[0]_i_6/O
                         net (fo=1, routed)           0.784     1.218    cnt4[0]_i_6_n_0
    SLICE_X43Y51         LUT5 (Prop_lut5_I3_O)        0.124     1.342 r  cnt4[0]_i_3/O
                         net (fo=2, routed)           0.647     1.989    cnt4[0]_i_3_n_0
    SLICE_X43Y52         LUT2 (Prop_lut2_I0_O)        0.124     2.113 r  cnt4[0]_i_1/O
                         net (fo=26, routed)          0.873     2.986    cnt4[0]_i_1_n_0
    SLICE_X42Y48         FDRE                                         r  cnt4_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    41.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.650    34.989 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.594    36.584    clk_wiz_0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.675 r  clk_wiz_0_inst/inst/clkout4_buf/O
                         net (fo=27, routed)          1.577    38.252    clk_out4
    SLICE_X42Y48         FDRE                                         r  cnt4_reg[11]/C
                         clock pessimism             -0.364    37.888    
                         clock uncertainty           -0.123    37.765    
    SLICE_X42Y48         FDRE (Setup_fdre_C_R)       -0.524    37.241    cnt4_reg[11]
  -------------------------------------------------------------------
                         required time                         37.241    
                         arrival time                          -2.986    
  -------------------------------------------------------------------
                         slack                                 34.255    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 cnt4_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cnt4_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.145ns
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.234    -1.497 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.497    -1.000    clk_wiz_0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.974 r  clk_wiz_0_inst/inst/clkout4_buf/O
                         net (fo=27, routed)          0.593    -0.381    clk_out4
    SLICE_X42Y49         FDRE                                         r  cnt4_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.217 r  cnt4_reg[14]/Q
                         net (fo=2, routed)           0.125    -0.092    cnt4_reg[14]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     0.064 r  cnt4_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.065    cnt4_reg[12]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.118 r  cnt4_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.118    cnt4_reg[16]_i_1_n_7
    SLICE_X42Y50         FDRE                                         r  cnt4_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout4_buf/O
                         net (fo=27, routed)          0.861    -0.145    clk_out4
    SLICE_X42Y50         FDRE                                         r  cnt4_reg[16]/C
                         clock pessimism              0.032    -0.113    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     0.021    cnt4_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 cnt4_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cnt4_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.386ns (75.365%)  route 0.126ns (24.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.145ns
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.234    -1.497 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.497    -1.000    clk_wiz_0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.974 r  clk_wiz_0_inst/inst/clkout4_buf/O
                         net (fo=27, routed)          0.593    -0.381    clk_out4
    SLICE_X42Y49         FDRE                                         r  cnt4_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.217 r  cnt4_reg[14]/Q
                         net (fo=2, routed)           0.125    -0.092    cnt4_reg[14]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     0.064 r  cnt4_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.065    cnt4_reg[12]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.131 r  cnt4_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.131    cnt4_reg[16]_i_1_n_5
    SLICE_X42Y50         FDRE                                         r  cnt4_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout4_buf/O
                         net (fo=27, routed)          0.861    -0.145    clk_out4
    SLICE_X42Y50         FDRE                                         r  cnt4_reg[18]/C
                         clock pessimism              0.032    -0.113    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     0.021    cnt4_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 cnt4_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cnt4_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.409ns (76.423%)  route 0.126ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.145ns
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.234    -1.497 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.497    -1.000    clk_wiz_0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.974 r  clk_wiz_0_inst/inst/clkout4_buf/O
                         net (fo=27, routed)          0.593    -0.381    clk_out4
    SLICE_X42Y49         FDRE                                         r  cnt4_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.217 r  cnt4_reg[14]/Q
                         net (fo=2, routed)           0.125    -0.092    cnt4_reg[14]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     0.064 r  cnt4_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.065    cnt4_reg[12]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.154 r  cnt4_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.154    cnt4_reg[16]_i_1_n_6
    SLICE_X42Y50         FDRE                                         r  cnt4_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout4_buf/O
                         net (fo=27, routed)          0.861    -0.145    clk_out4
    SLICE_X42Y50         FDRE                                         r  cnt4_reg[17]/C
                         clock pessimism              0.032    -0.113    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     0.021    cnt4_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.154    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 cnt4_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cnt4_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.411ns (76.511%)  route 0.126ns (23.489%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.145ns
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.234    -1.497 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.497    -1.000    clk_wiz_0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.974 r  clk_wiz_0_inst/inst/clkout4_buf/O
                         net (fo=27, routed)          0.593    -0.381    clk_out4
    SLICE_X42Y49         FDRE                                         r  cnt4_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.217 r  cnt4_reg[14]/Q
                         net (fo=2, routed)           0.125    -0.092    cnt4_reg[14]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     0.064 r  cnt4_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.065    cnt4_reg[12]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     0.156 r  cnt4_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.156    cnt4_reg[16]_i_1_n_4
    SLICE_X42Y50         FDRE                                         r  cnt4_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout4_buf/O
                         net (fo=27, routed)          0.861    -0.145    clk_out4
    SLICE_X42Y50         FDRE                                         r  cnt4_reg[19]/C
                         clock pessimism              0.032    -0.113    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     0.021    cnt4_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 cnt4_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cnt4_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.413ns (76.598%)  route 0.126ns (23.402%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.145ns
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.234    -1.497 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.497    -1.000    clk_wiz_0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.974 r  clk_wiz_0_inst/inst/clkout4_buf/O
                         net (fo=27, routed)          0.593    -0.381    clk_out4
    SLICE_X42Y49         FDRE                                         r  cnt4_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.217 r  cnt4_reg[14]/Q
                         net (fo=2, routed)           0.125    -0.092    cnt4_reg[14]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     0.064 r  cnt4_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.065    cnt4_reg[12]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.105 r  cnt4_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.105    cnt4_reg[16]_i_1_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.158 r  cnt4_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.158    cnt4_reg[20]_i_1_n_7
    SLICE_X42Y51         FDRE                                         r  cnt4_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout4_buf/O
                         net (fo=27, routed)          0.861    -0.145    clk_out4
    SLICE_X42Y51         FDRE                                         r  cnt4_reg[20]/C
                         clock pessimism              0.032    -0.113    
    SLICE_X42Y51         FDRE (Hold_fdre_C_D)         0.134     0.021    cnt4_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 cnt4_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cnt4_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.426ns (77.149%)  route 0.126ns (22.851%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.145ns
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.234    -1.497 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.497    -1.000    clk_wiz_0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.974 r  clk_wiz_0_inst/inst/clkout4_buf/O
                         net (fo=27, routed)          0.593    -0.381    clk_out4
    SLICE_X42Y49         FDRE                                         r  cnt4_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.217 r  cnt4_reg[14]/Q
                         net (fo=2, routed)           0.125    -0.092    cnt4_reg[14]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     0.064 r  cnt4_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.065    cnt4_reg[12]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.105 r  cnt4_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.105    cnt4_reg[16]_i_1_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.171 r  cnt4_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.171    cnt4_reg[20]_i_1_n_5
    SLICE_X42Y51         FDRE                                         r  cnt4_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout4_buf/O
                         net (fo=27, routed)          0.861    -0.145    clk_out4
    SLICE_X42Y51         FDRE                                         r  cnt4_reg[22]/C
                         clock pessimism              0.032    -0.113    
    SLICE_X42Y51         FDRE (Hold_fdre_C_D)         0.134     0.021    cnt4_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.171    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 cnt4_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cnt4_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.449ns (78.063%)  route 0.126ns (21.937%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.145ns
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.234    -1.497 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.497    -1.000    clk_wiz_0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.974 r  clk_wiz_0_inst/inst/clkout4_buf/O
                         net (fo=27, routed)          0.593    -0.381    clk_out4
    SLICE_X42Y49         FDRE                                         r  cnt4_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.217 r  cnt4_reg[14]/Q
                         net (fo=2, routed)           0.125    -0.092    cnt4_reg[14]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     0.064 r  cnt4_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.065    cnt4_reg[12]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.105 r  cnt4_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.105    cnt4_reg[16]_i_1_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.194 r  cnt4_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.194    cnt4_reg[20]_i_1_n_6
    SLICE_X42Y51         FDRE                                         r  cnt4_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout4_buf/O
                         net (fo=27, routed)          0.861    -0.145    clk_out4
    SLICE_X42Y51         FDRE                                         r  cnt4_reg[21]/C
                         clock pessimism              0.032    -0.113    
    SLICE_X42Y51         FDRE (Hold_fdre_C_D)         0.134     0.021    cnt4_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 cnt4_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cnt4_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.451ns (78.139%)  route 0.126ns (21.861%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.145ns
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.234    -1.497 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.497    -1.000    clk_wiz_0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.974 r  clk_wiz_0_inst/inst/clkout4_buf/O
                         net (fo=27, routed)          0.593    -0.381    clk_out4
    SLICE_X42Y49         FDRE                                         r  cnt4_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.217 r  cnt4_reg[14]/Q
                         net (fo=2, routed)           0.125    -0.092    cnt4_reg[14]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     0.064 r  cnt4_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.065    cnt4_reg[12]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.105 r  cnt4_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.105    cnt4_reg[16]_i_1_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     0.196 r  cnt4_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.196    cnt4_reg[20]_i_1_n_4
    SLICE_X42Y51         FDRE                                         r  cnt4_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout4_buf/O
                         net (fo=27, routed)          0.861    -0.145    clk_out4
    SLICE_X42Y51         FDRE                                         r  cnt4_reg[23]/C
                         clock pessimism              0.032    -0.113    
    SLICE_X42Y51         FDRE (Hold_fdre_C_D)         0.134     0.021    cnt4_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 cnt4_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cnt4_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.453ns (78.214%)  route 0.126ns (21.786%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.145ns
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.234    -1.497 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.497    -1.000    clk_wiz_0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.974 r  clk_wiz_0_inst/inst/clkout4_buf/O
                         net (fo=27, routed)          0.593    -0.381    clk_out4
    SLICE_X42Y49         FDRE                                         r  cnt4_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.217 r  cnt4_reg[14]/Q
                         net (fo=2, routed)           0.125    -0.092    cnt4_reg[14]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     0.064 r  cnt4_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.065    cnt4_reg[12]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.105 r  cnt4_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.105    cnt4_reg[16]_i_1_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.145 r  cnt4_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.145    cnt4_reg[20]_i_1_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.198 r  cnt4_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.198    cnt4_reg[24]_i_1_n_7
    SLICE_X42Y52         FDRE                                         r  cnt4_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout4_buf/O
                         net (fo=27, routed)          0.861    -0.145    clk_out4
    SLICE_X42Y52         FDRE                                         r  cnt4_reg[24]/C
                         clock pessimism              0.032    -0.113    
    SLICE_X42Y52         FDRE (Hold_fdre_C_D)         0.134     0.021    cnt4_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 cnt4_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cnt4_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.489ns (79.489%)  route 0.126ns (20.511%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.145ns
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.234    -1.497 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.497    -1.000    clk_wiz_0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.974 r  clk_wiz_0_inst/inst/clkout4_buf/O
                         net (fo=27, routed)          0.593    -0.381    clk_out4
    SLICE_X42Y49         FDRE                                         r  cnt4_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.217 r  cnt4_reg[14]/Q
                         net (fo=2, routed)           0.125    -0.092    cnt4_reg[14]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     0.064 r  cnt4_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.065    cnt4_reg[12]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.105 r  cnt4_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.105    cnt4_reg[16]_i_1_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.145 r  cnt4_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.145    cnt4_reg[20]_i_1_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.234 r  cnt4_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.234    cnt4_reg[24]_i_1_n_6
    SLICE_X42Y52         FDRE                                         r  cnt4_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout4_buf/O
                         net (fo=27, routed)          0.861    -0.145    clk_out4
    SLICE_X42Y52         FDRE                                         r  cnt4_reg[25]/C
                         clock pessimism              0.032    -0.113    
    SLICE_X42Y52         FDRE (Hold_fdre_C_D)         0.134     0.021    cnt4_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.234    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y3   clk_wiz_0_inst/inst/clkout4_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y0  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X42Y46    cnt4_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X42Y48    cnt4_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X42Y48    cnt4_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X42Y49    cnt4_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X42Y49    cnt4_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X42Y49    cnt4_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X42Y49    cnt4_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X42Y50    cnt4_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y0  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X42Y46    cnt4_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X42Y46    cnt4_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X42Y48    cnt4_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X42Y48    cnt4_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X42Y48    cnt4_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X42Y48    cnt4_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X42Y49    cnt4_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X42Y49    cnt4_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X42Y49    cnt4_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X42Y49    cnt4_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X42Y46    cnt4_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X42Y46    cnt4_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X42Y48    cnt4_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X42Y48    cnt4_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X42Y48    cnt4_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X42Y48    cnt4_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X42Y49    cnt4_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X42Y49    cnt4_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X42Y49    cnt4_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X42Y49    cnt4_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y4   clk_wiz_0_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y0  clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y0  clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.811ns  (logic 3.987ns (68.611%)  route 1.824ns (31.389%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.836    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.697 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.943    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.842 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.743    -2.099    clk_out1
    SLICE_X40Y53         FDRE                                         r  led1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.456    -1.643 r  led1_reg/Q
                         net (fo=2, routed)           1.824     0.181    led1_OBUF
    M14                  OBUF (Prop_obuf_I_O)         3.531     3.712 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000     3.712    led1
    M14                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.763ns  (logic 1.373ns (77.875%)  route 0.390ns (22.125%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.497 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.000    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.974 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.590    -0.384    clk_out1
    SLICE_X40Y53         FDRE                                         r  led1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.243 r  led1_reg/Q
                         net (fo=2, routed)           0.390     0.147    led1_OBUF
    M14                  OBUF (Prop_obuf_I_O)         1.232     1.379 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000     1.379    led1
    M14                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.734ns  (logic 4.057ns (70.761%)  route 1.676ns (29.239%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.836    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.533    -5.697 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.943    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.842 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=27, routed)          1.743    -2.099    clk_out2
    SLICE_X42Y53         FDRE                                         r  led2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.518    -1.581 r  led2_reg/Q
                         net (fo=2, routed)           1.676     0.096    led2_OBUF
    M15                  OBUF (Prop_obuf_I_O)         3.539     3.635 r  led2_OBUF_inst/O
                         net (fo=0)                   0.000     3.635    led2
    M15                                                               r  led2 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.747ns  (logic 1.404ns (80.347%)  route 0.343ns (19.653%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.234    -1.497 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.000    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.974 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=27, routed)          0.590    -0.384    clk_out2
    SLICE_X42Y53         FDRE                                         r  led2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.220 r  led2_reg/Q
                         net (fo=2, routed)           0.343     0.123    led2_OBUF
    M15                  OBUF (Prop_obuf_I_O)         1.240     1.363 r  led2_OBUF_inst/O
                         net (fo=0)                   0.000     1.363    led2
    M15                                                               r  led2 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out3_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.657ns  (logic 3.969ns (70.159%)  route 1.688ns (29.841%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.836    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.533    -5.697 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754    -3.943    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -3.842 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=27, routed)          1.743    -2.099    clk_out3
    SLICE_X43Y53         FDRE                                         r  led3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.456    -1.643 r  led3_reg/Q
                         net (fo=2, routed)           1.688     0.045    led3_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.513     3.558 r  led3_OBUF_inst/O
                         net (fo=0)                   0.000     3.558    led3
    K16                                                               r  led3 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.694ns  (logic 1.355ns (79.981%)  route 0.339ns (20.019%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.234    -1.497 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497    -1.000    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.974 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=27, routed)          0.590    -0.384    clk_out3
    SLICE_X43Y53         FDRE                                         r  led3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.243 r  led3_reg/Q
                         net (fo=2, routed)           0.339     0.096    led3_OBUF
    K16                  OBUF (Prop_obuf_I_O)         1.214     1.310 r  led3_OBUF_inst/O
                         net (fo=0)                   0.000     1.310    led3
    K16                                                               r  led3 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out4_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.664ns  (logic 3.977ns (70.215%)  route 1.687ns (29.785%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.836    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.533    -5.697 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.754    -3.943    clk_wiz_0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -3.842 r  clk_wiz_0_inst/inst/clkout4_buf/O
                         net (fo=27, routed)          1.744    -2.098    clk_out4
    SLICE_X43Y52         FDRE                                         r  led4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.642 r  led4_reg/Q
                         net (fo=2, routed)           1.687     0.045    led4_OBUF
    J16                  OBUF (Prop_obuf_I_O)         3.521     3.566 r  led4_OBUF_inst/O
                         net (fo=0)                   0.000     3.566    led4
    J16                                                               r  led4 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.701ns  (logic 1.363ns (80.126%)  route 0.338ns (19.874%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.234    -1.497 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.497    -1.000    clk_wiz_0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.974 r  clk_wiz_0_inst/inst/clkout4_buf/O
                         net (fo=27, routed)          0.591    -0.383    clk_out4
    SLICE_X43Y52         FDRE                                         r  led4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.242 r  led4_reg/Q
                         net (fo=2, routed)           0.338     0.096    led4_OBUF
    J16                  OBUF (Prop_obuf_I_O)         1.222     1.318 r  led4_OBUF_inst/O
                         net (fo=0)                   0.000     1.318    led4
    J16                                                               r  led4 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.390ns  (logic 0.029ns (2.086%)  route 1.361ns (97.914%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    U18                                               0.000    10.000 f  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486    10.486 f  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.546     8.421 f  clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     8.965    clk_wiz_0_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     8.994 f  clk_wiz_0_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     9.811    clk_wiz_0_inst/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    f  clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.194ns  (logic 0.091ns (2.849%)  route 3.103ns (97.151%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.650    -5.011 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.594    -3.416    clk_wiz_0_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.325 r  clk_wiz_0_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.509    -1.816    clk_wiz_0_inst/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.845ns  (logic 1.601ns (41.630%)  route 2.244ns (58.370%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.749ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.749ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.499     2.975    rst_n_IBUF
    SLICE_X38Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.099 r  cnt1[0]_i_1/O
                         net (fo=26, routed)          0.746     3.845    cnt1[0]_i_1_n_0
    SLICE_X39Y49         FDRE                                         r  cnt1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    -5.011 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.416    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.325 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.576    -1.749    clk_out1
    SLICE_X39Y49         FDRE                                         r  cnt1_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.845ns  (logic 1.601ns (41.630%)  route 2.244ns (58.370%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.749ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.749ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.499     2.975    rst_n_IBUF
    SLICE_X38Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.099 r  cnt1[0]_i_1/O
                         net (fo=26, routed)          0.746     3.845    cnt1[0]_i_1_n_0
    SLICE_X39Y49         FDRE                                         r  cnt1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    -5.011 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.416    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.325 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.576    -1.749    clk_out1
    SLICE_X39Y49         FDRE                                         r  cnt1_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.845ns  (logic 1.601ns (41.630%)  route 2.244ns (58.370%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.749ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.749ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.499     2.975    rst_n_IBUF
    SLICE_X38Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.099 r  cnt1[0]_i_1/O
                         net (fo=26, routed)          0.746     3.845    cnt1[0]_i_1_n_0
    SLICE_X39Y49         FDRE                                         r  cnt1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    -5.011 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.416    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.325 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.576    -1.749    clk_out1
    SLICE_X39Y49         FDRE                                         r  cnt1_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.845ns  (logic 1.601ns (41.630%)  route 2.244ns (58.370%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.749ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.749ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.499     2.975    rst_n_IBUF
    SLICE_X38Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.099 r  cnt1[0]_i_1/O
                         net (fo=26, routed)          0.746     3.845    cnt1[0]_i_1_n_0
    SLICE_X39Y49         FDRE                                         r  cnt1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    -5.011 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.416    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.325 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.576    -1.749    clk_out1
    SLICE_X39Y49         FDRE                                         r  cnt1_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt1_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.787ns  (logic 1.601ns (42.270%)  route 2.186ns (57.730%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.761ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.761ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.499     2.975    rst_n_IBUF
    SLICE_X38Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.099 r  cnt1[0]_i_1/O
                         net (fo=26, routed)          0.688     3.787    cnt1[0]_i_1_n_0
    SLICE_X39Y53         FDRE                                         r  cnt1_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    -5.011 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.416    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.325 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.565    -1.761    clk_out1
    SLICE_X39Y53         FDRE                                         r  cnt1_reg[16]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt1_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.787ns  (logic 1.601ns (42.270%)  route 2.186ns (57.730%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.761ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.761ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.499     2.975    rst_n_IBUF
    SLICE_X38Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.099 r  cnt1[0]_i_1/O
                         net (fo=26, routed)          0.688     3.787    cnt1[0]_i_1_n_0
    SLICE_X39Y53         FDRE                                         r  cnt1_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    -5.011 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.416    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.325 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.565    -1.761    clk_out1
    SLICE_X39Y53         FDRE                                         r  cnt1_reg[17]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt1_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.787ns  (logic 1.601ns (42.270%)  route 2.186ns (57.730%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.761ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.761ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.499     2.975    rst_n_IBUF
    SLICE_X38Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.099 r  cnt1[0]_i_1/O
                         net (fo=26, routed)          0.688     3.787    cnt1[0]_i_1_n_0
    SLICE_X39Y53         FDRE                                         r  cnt1_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    -5.011 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.416    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.325 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.565    -1.761    clk_out1
    SLICE_X39Y53         FDRE                                         r  cnt1_reg[18]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt1_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.787ns  (logic 1.601ns (42.270%)  route 2.186ns (57.730%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.761ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.761ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.499     2.975    rst_n_IBUF
    SLICE_X38Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.099 r  cnt1[0]_i_1/O
                         net (fo=26, routed)          0.688     3.787    cnt1[0]_i_1_n_0
    SLICE_X39Y53         FDRE                                         r  cnt1_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    -5.011 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.416    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.325 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.565    -1.761    clk_out1
    SLICE_X39Y53         FDRE                                         r  cnt1_reg[19]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt1_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.703ns  (logic 1.601ns (43.228%)  route 2.102ns (56.772%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.761ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.761ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.499     2.975    rst_n_IBUF
    SLICE_X38Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.099 r  cnt1[0]_i_1/O
                         net (fo=26, routed)          0.604     3.703    cnt1[0]_i_1_n_0
    SLICE_X39Y55         FDRE                                         r  cnt1_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    -5.011 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.416    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.325 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.565    -1.761    clk_out1
    SLICE_X39Y55         FDRE                                         r  cnt1_reg[24]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt1_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.703ns  (logic 1.601ns (43.228%)  route 2.102ns (56.772%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.761ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.761ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.499     2.975    rst_n_IBUF
    SLICE_X38Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.099 r  cnt1[0]_i_1/O
                         net (fo=26, routed)          0.604     3.703    cnt1[0]_i_1_n_0
    SLICE_X39Y55         FDRE                                         r  cnt1_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    -5.011 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.416    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.325 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.565    -1.761    clk_out1
    SLICE_X39Y55         FDRE                                         r  cnt1_reg[25]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            led1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.862ns  (logic 0.290ns (33.585%)  route 0.573ns (66.415%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.146ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_n_IBUF_inst/O
                         net (fo=9, routed)           0.573     0.817    rst_n_IBUF
    SLICE_X40Y53         LUT3 (Prop_lut3_I2_O)        0.045     0.862 r  led1_i_1/O
                         net (fo=1, routed)           0.000     0.862    led1_i_1_n_0
    SLICE_X40Y53         FDRE                                         r  led1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.860    -0.146    clk_out1
    SLICE_X40Y53         FDRE                                         r  led1_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt1_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.095ns  (logic 0.290ns (26.454%)  route 0.805ns (73.546%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.147ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           0.615     0.859    rst_n_IBUF
    SLICE_X38Y53         LUT2 (Prop_lut2_I1_O)        0.045     0.904 r  cnt1[0]_i_1/O
                         net (fo=26, routed)          0.191     1.095    cnt1[0]_i_1_n_0
    SLICE_X39Y52         FDRE                                         r  cnt1_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.859    -0.147    clk_out1
    SLICE_X39Y52         FDRE                                         r  cnt1_reg[12]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt1_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.095ns  (logic 0.290ns (26.454%)  route 0.805ns (73.546%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.147ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           0.615     0.859    rst_n_IBUF
    SLICE_X38Y53         LUT2 (Prop_lut2_I1_O)        0.045     0.904 r  cnt1[0]_i_1/O
                         net (fo=26, routed)          0.191     1.095    cnt1[0]_i_1_n_0
    SLICE_X39Y52         FDRE                                         r  cnt1_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.859    -0.147    clk_out1
    SLICE_X39Y52         FDRE                                         r  cnt1_reg[13]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt1_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.095ns  (logic 0.290ns (26.454%)  route 0.805ns (73.546%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.147ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           0.615     0.859    rst_n_IBUF
    SLICE_X38Y53         LUT2 (Prop_lut2_I1_O)        0.045     0.904 r  cnt1[0]_i_1/O
                         net (fo=26, routed)          0.191     1.095    cnt1[0]_i_1_n_0
    SLICE_X39Y52         FDRE                                         r  cnt1_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.859    -0.147    clk_out1
    SLICE_X39Y52         FDRE                                         r  cnt1_reg[14]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt1_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.095ns  (logic 0.290ns (26.454%)  route 0.805ns (73.546%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.147ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           0.615     0.859    rst_n_IBUF
    SLICE_X38Y53         LUT2 (Prop_lut2_I1_O)        0.045     0.904 r  cnt1[0]_i_1/O
                         net (fo=26, routed)          0.191     1.095    cnt1[0]_i_1_n_0
    SLICE_X39Y52         FDRE                                         r  cnt1_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.859    -0.147    clk_out1
    SLICE_X39Y52         FDRE                                         r  cnt1_reg[15]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.149ns  (logic 0.290ns (25.214%)  route 0.859ns (74.786%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.147ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           0.615     0.859    rst_n_IBUF
    SLICE_X38Y53         LUT2 (Prop_lut2_I1_O)        0.045     0.904 r  cnt1[0]_i_1/O
                         net (fo=26, routed)          0.244     1.149    cnt1[0]_i_1_n_0
    SLICE_X39Y51         FDRE                                         r  cnt1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.859    -0.147    clk_out1
    SLICE_X39Y51         FDRE                                         r  cnt1_reg[10]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt1_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.149ns  (logic 0.290ns (25.214%)  route 0.859ns (74.786%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.147ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           0.615     0.859    rst_n_IBUF
    SLICE_X38Y53         LUT2 (Prop_lut2_I1_O)        0.045     0.904 r  cnt1[0]_i_1/O
                         net (fo=26, routed)          0.244     1.149    cnt1[0]_i_1_n_0
    SLICE_X39Y51         FDRE                                         r  cnt1_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.859    -0.147    clk_out1
    SLICE_X39Y51         FDRE                                         r  cnt1_reg[11]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt1_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.149ns  (logic 0.290ns (25.214%)  route 0.859ns (74.786%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.147ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           0.615     0.859    rst_n_IBUF
    SLICE_X38Y53         LUT2 (Prop_lut2_I1_O)        0.045     0.904 r  cnt1[0]_i_1/O
                         net (fo=26, routed)          0.244     1.149    cnt1[0]_i_1_n_0
    SLICE_X39Y51         FDRE                                         r  cnt1_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.859    -0.147    clk_out1
    SLICE_X39Y51         FDRE                                         r  cnt1_reg[8]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt1_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.149ns  (logic 0.290ns (25.214%)  route 0.859ns (74.786%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.147ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           0.615     0.859    rst_n_IBUF
    SLICE_X38Y53         LUT2 (Prop_lut2_I1_O)        0.045     0.904 r  cnt1[0]_i_1/O
                         net (fo=26, routed)          0.244     1.149    cnt1[0]_i_1_n_0
    SLICE_X39Y51         FDRE                                         r  cnt1_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.859    -0.147    clk_out1
    SLICE_X39Y51         FDRE                                         r  cnt1_reg[9]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.155ns  (logic 0.290ns (25.078%)  route 0.865ns (74.922%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.147ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           0.615     0.859    rst_n_IBUF
    SLICE_X38Y53         LUT2 (Prop_lut2_I1_O)        0.045     0.904 r  cnt1[0]_i_1/O
                         net (fo=26, routed)          0.251     1.155    cnt1[0]_i_1_n_0
    SLICE_X39Y50         FDRE                                         r  cnt1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.859    -0.147    clk_out1
    SLICE_X39Y50         FDRE                                         r  cnt1_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_clk_wiz_0

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt2_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.857ns  (logic 1.627ns (42.179%)  route 2.230ns (57.821%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.759ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.346     2.823    rst_n_IBUF
    SLICE_X42Y53         LUT2 (Prop_lut2_I1_O)        0.150     2.973 r  cnt2[0]_i_1/O
                         net (fo=26, routed)          0.884     3.857    cnt2[0]_i_1_n_0
    SLICE_X41Y51         FDRE                                         r  cnt2_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650    -5.011 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    -3.416    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.325 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=27, routed)          1.567    -1.759    clk_out2
    SLICE_X41Y51         FDRE                                         r  cnt2_reg[12]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt2_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.857ns  (logic 1.627ns (42.179%)  route 2.230ns (57.821%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.759ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.346     2.823    rst_n_IBUF
    SLICE_X42Y53         LUT2 (Prop_lut2_I1_O)        0.150     2.973 r  cnt2[0]_i_1/O
                         net (fo=26, routed)          0.884     3.857    cnt2[0]_i_1_n_0
    SLICE_X41Y51         FDRE                                         r  cnt2_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650    -5.011 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    -3.416    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.325 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=27, routed)          1.567    -1.759    clk_out2
    SLICE_X41Y51         FDRE                                         r  cnt2_reg[13]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt2_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.857ns  (logic 1.627ns (42.179%)  route 2.230ns (57.821%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.759ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.346     2.823    rst_n_IBUF
    SLICE_X42Y53         LUT2 (Prop_lut2_I1_O)        0.150     2.973 r  cnt2[0]_i_1/O
                         net (fo=26, routed)          0.884     3.857    cnt2[0]_i_1_n_0
    SLICE_X41Y51         FDRE                                         r  cnt2_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650    -5.011 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    -3.416    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.325 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=27, routed)          1.567    -1.759    clk_out2
    SLICE_X41Y51         FDRE                                         r  cnt2_reg[14]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt2_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.857ns  (logic 1.627ns (42.179%)  route 2.230ns (57.821%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.759ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.346     2.823    rst_n_IBUF
    SLICE_X42Y53         LUT2 (Prop_lut2_I1_O)        0.150     2.973 r  cnt2[0]_i_1/O
                         net (fo=26, routed)          0.884     3.857    cnt2[0]_i_1_n_0
    SLICE_X41Y51         FDRE                                         r  cnt2_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650    -5.011 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    -3.416    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.325 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=27, routed)          1.567    -1.759    clk_out2
    SLICE_X41Y51         FDRE                                         r  cnt2_reg[15]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt2_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.817ns  (logic 1.627ns (42.620%)  route 2.190ns (57.380%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.759ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.346     2.823    rst_n_IBUF
    SLICE_X42Y53         LUT2 (Prop_lut2_I1_O)        0.150     2.973 r  cnt2[0]_i_1/O
                         net (fo=26, routed)          0.844     3.817    cnt2[0]_i_1_n_0
    SLICE_X41Y52         FDRE                                         r  cnt2_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650    -5.011 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    -3.416    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.325 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=27, routed)          1.567    -1.759    clk_out2
    SLICE_X41Y52         FDRE                                         r  cnt2_reg[16]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt2_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.817ns  (logic 1.627ns (42.620%)  route 2.190ns (57.380%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.759ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.346     2.823    rst_n_IBUF
    SLICE_X42Y53         LUT2 (Prop_lut2_I1_O)        0.150     2.973 r  cnt2[0]_i_1/O
                         net (fo=26, routed)          0.844     3.817    cnt2[0]_i_1_n_0
    SLICE_X41Y52         FDRE                                         r  cnt2_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650    -5.011 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    -3.416    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.325 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=27, routed)          1.567    -1.759    clk_out2
    SLICE_X41Y52         FDRE                                         r  cnt2_reg[17]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt2_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.817ns  (logic 1.627ns (42.620%)  route 2.190ns (57.380%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.759ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.346     2.823    rst_n_IBUF
    SLICE_X42Y53         LUT2 (Prop_lut2_I1_O)        0.150     2.973 r  cnt2[0]_i_1/O
                         net (fo=26, routed)          0.844     3.817    cnt2[0]_i_1_n_0
    SLICE_X41Y52         FDRE                                         r  cnt2_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650    -5.011 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    -3.416    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.325 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=27, routed)          1.567    -1.759    clk_out2
    SLICE_X41Y52         FDRE                                         r  cnt2_reg[18]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt2_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.817ns  (logic 1.627ns (42.620%)  route 2.190ns (57.380%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.759ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.346     2.823    rst_n_IBUF
    SLICE_X42Y53         LUT2 (Prop_lut2_I1_O)        0.150     2.973 r  cnt2[0]_i_1/O
                         net (fo=26, routed)          0.844     3.817    cnt2[0]_i_1_n_0
    SLICE_X41Y52         FDRE                                         r  cnt2_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650    -5.011 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    -3.416    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.325 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=27, routed)          1.567    -1.759    clk_out2
    SLICE_X41Y52         FDRE                                         r  cnt2_reg[19]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.724ns  (logic 1.627ns (43.679%)  route 2.098ns (56.321%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.346     2.823    rst_n_IBUF
    SLICE_X42Y53         LUT2 (Prop_lut2_I1_O)        0.150     2.973 r  cnt2[0]_i_1/O
                         net (fo=26, routed)          0.751     3.724    cnt2[0]_i_1_n_0
    SLICE_X41Y49         FDRE                                         r  cnt2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650    -5.011 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    -3.416    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.325 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=27, routed)          1.577    -1.748    clk_out2
    SLICE_X41Y49         FDRE                                         r  cnt2_reg[4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.724ns  (logic 1.627ns (43.679%)  route 2.098ns (56.321%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.346     2.823    rst_n_IBUF
    SLICE_X42Y53         LUT2 (Prop_lut2_I1_O)        0.150     2.973 r  cnt2[0]_i_1/O
                         net (fo=26, routed)          0.751     3.724    cnt2[0]_i_1_n_0
    SLICE_X41Y49         FDRE                                         r  cnt2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650    -5.011 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    -3.416    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.325 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=27, routed)          1.577    -1.748    clk_out2
    SLICE_X41Y49         FDRE                                         r  cnt2_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            led2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.767ns  (logic 0.290ns (37.759%)  route 0.477ns (62.241%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.146ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_n_IBUF_inst/O
                         net (fo=9, routed)           0.477     0.722    rst_n_IBUF
    SLICE_X42Y53         LUT3 (Prop_lut3_I2_O)        0.045     0.767 r  led2_i_1/O
                         net (fo=1, routed)           0.000     0.767    led2_i_1_n_0
    SLICE_X42Y53         FDRE                                         r  led2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=27, routed)          0.860    -0.146    clk_out2
    SLICE_X42Y53         FDRE                                         r  led2_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt2_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.051ns  (logic 0.288ns (27.373%)  route 0.763ns (72.627%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.146ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           0.553     0.798    rst_n_IBUF
    SLICE_X42Y53         LUT2 (Prop_lut2_I1_O)        0.043     0.841 r  cnt2[0]_i_1/O
                         net (fo=26, routed)          0.210     1.051    cnt2[0]_i_1_n_0
    SLICE_X41Y53         FDRE                                         r  cnt2_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=27, routed)          0.860    -0.146    clk_out2
    SLICE_X41Y53         FDRE                                         r  cnt2_reg[20]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt2_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.051ns  (logic 0.288ns (27.373%)  route 0.763ns (72.627%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.146ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           0.553     0.798    rst_n_IBUF
    SLICE_X42Y53         LUT2 (Prop_lut2_I1_O)        0.043     0.841 r  cnt2[0]_i_1/O
                         net (fo=26, routed)          0.210     1.051    cnt2[0]_i_1_n_0
    SLICE_X41Y53         FDRE                                         r  cnt2_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=27, routed)          0.860    -0.146    clk_out2
    SLICE_X41Y53         FDRE                                         r  cnt2_reg[21]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt2_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.051ns  (logic 0.288ns (27.373%)  route 0.763ns (72.627%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.146ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           0.553     0.798    rst_n_IBUF
    SLICE_X42Y53         LUT2 (Prop_lut2_I1_O)        0.043     0.841 r  cnt2[0]_i_1/O
                         net (fo=26, routed)          0.210     1.051    cnt2[0]_i_1_n_0
    SLICE_X41Y53         FDRE                                         r  cnt2_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=27, routed)          0.860    -0.146    clk_out2
    SLICE_X41Y53         FDRE                                         r  cnt2_reg[22]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt2_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.051ns  (logic 0.288ns (27.373%)  route 0.763ns (72.627%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.146ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           0.553     0.798    rst_n_IBUF
    SLICE_X42Y53         LUT2 (Prop_lut2_I1_O)        0.043     0.841 r  cnt2[0]_i_1/O
                         net (fo=26, routed)          0.210     1.051    cnt2[0]_i_1_n_0
    SLICE_X41Y53         FDRE                                         r  cnt2_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=27, routed)          0.860    -0.146    clk_out2
    SLICE_X41Y53         FDRE                                         r  cnt2_reg[23]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt2_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.054ns  (logic 0.288ns (27.290%)  route 0.766ns (72.710%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.146ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           0.553     0.798    rst_n_IBUF
    SLICE_X42Y53         LUT2 (Prop_lut2_I1_O)        0.043     0.841 r  cnt2[0]_i_1/O
                         net (fo=26, routed)          0.213     1.054    cnt2[0]_i_1_n_0
    SLICE_X41Y54         FDRE                                         r  cnt2_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=27, routed)          0.860    -0.146    clk_out2
    SLICE_X41Y54         FDRE                                         r  cnt2_reg[24]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt2_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.054ns  (logic 0.288ns (27.290%)  route 0.766ns (72.710%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.146ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           0.553     0.798    rst_n_IBUF
    SLICE_X42Y53         LUT2 (Prop_lut2_I1_O)        0.043     0.841 r  cnt2[0]_i_1/O
                         net (fo=26, routed)          0.213     1.054    cnt2[0]_i_1_n_0
    SLICE_X41Y54         FDRE                                         r  cnt2_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=27, routed)          0.860    -0.146    clk_out2
    SLICE_X41Y54         FDRE                                         r  cnt2_reg[25]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.092ns  (logic 0.288ns (26.345%)  route 0.804ns (73.655%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.144ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           0.553     0.798    rst_n_IBUF
    SLICE_X42Y53         LUT2 (Prop_lut2_I1_O)        0.043     0.841 r  cnt2[0]_i_1/O
                         net (fo=26, routed)          0.251     1.092    cnt2[0]_i_1_n_0
    SLICE_X41Y48         FDRE                                         r  cnt2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=27, routed)          0.862    -0.144    clk_out2
    SLICE_X41Y48         FDRE                                         r  cnt2_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.092ns  (logic 0.288ns (26.345%)  route 0.804ns (73.655%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.144ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           0.553     0.798    rst_n_IBUF
    SLICE_X42Y53         LUT2 (Prop_lut2_I1_O)        0.043     0.841 r  cnt2[0]_i_1/O
                         net (fo=26, routed)          0.251     1.092    cnt2[0]_i_1_n_0
    SLICE_X41Y48         FDRE                                         r  cnt2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=27, routed)          0.862    -0.144    clk_out2
    SLICE_X41Y48         FDRE                                         r  cnt2_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.092ns  (logic 0.288ns (26.345%)  route 0.804ns (73.655%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.144ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           0.553     0.798    rst_n_IBUF
    SLICE_X42Y53         LUT2 (Prop_lut2_I1_O)        0.043     0.841 r  cnt2[0]_i_1/O
                         net (fo=26, routed)          0.251     1.092    cnt2[0]_i_1_n_0
    SLICE_X41Y48         FDRE                                         r  cnt2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=27, routed)          0.862    -0.144    clk_out2
    SLICE_X41Y48         FDRE                                         r  cnt2_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out3_clk_wiz_0

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt3_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.099ns  (logic 1.601ns (39.053%)  route 2.498ns (60.947%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.749ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.749ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.346     2.823    rst_n_IBUF
    SLICE_X42Y53         LUT2 (Prop_lut2_I1_O)        0.124     2.947 r  cnt3[0]_i_1/O
                         net (fo=26, routed)          1.152     4.099    cnt3[0]_i_1_n_0
    SLICE_X40Y46         FDRE                                         r  cnt3_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -5.011 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594    -3.416    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.325 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=27, routed)          1.576    -1.749    clk_out3
    SLICE_X40Y46         FDRE                                         r  cnt3_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt3_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.099ns  (logic 1.601ns (39.053%)  route 2.498ns (60.947%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.749ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.749ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.346     2.823    rst_n_IBUF
    SLICE_X42Y53         LUT2 (Prop_lut2_I1_O)        0.124     2.947 r  cnt3[0]_i_1/O
                         net (fo=26, routed)          1.152     4.099    cnt3[0]_i_1_n_0
    SLICE_X40Y46         FDRE                                         r  cnt3_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -5.011 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594    -3.416    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.325 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=27, routed)          1.576    -1.749    clk_out3
    SLICE_X40Y46         FDRE                                         r  cnt3_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt3_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.099ns  (logic 1.601ns (39.053%)  route 2.498ns (60.947%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.749ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.749ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.346     2.823    rst_n_IBUF
    SLICE_X42Y53         LUT2 (Prop_lut2_I1_O)        0.124     2.947 r  cnt3[0]_i_1/O
                         net (fo=26, routed)          1.152     4.099    cnt3[0]_i_1_n_0
    SLICE_X40Y46         FDRE                                         r  cnt3_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -5.011 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594    -3.416    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.325 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=27, routed)          1.576    -1.749    clk_out3
    SLICE_X40Y46         FDRE                                         r  cnt3_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt3_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.099ns  (logic 1.601ns (39.053%)  route 2.498ns (60.947%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.749ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.749ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.346     2.823    rst_n_IBUF
    SLICE_X42Y53         LUT2 (Prop_lut2_I1_O)        0.124     2.947 r  cnt3[0]_i_1/O
                         net (fo=26, routed)          1.152     4.099    cnt3[0]_i_1_n_0
    SLICE_X40Y46         FDRE                                         r  cnt3_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -5.011 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594    -3.416    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.325 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=27, routed)          1.576    -1.749    clk_out3
    SLICE_X40Y46         FDRE                                         r  cnt3_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt3_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.050ns  (logic 1.601ns (39.525%)  route 2.449ns (60.475%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.346     2.823    rst_n_IBUF
    SLICE_X42Y53         LUT2 (Prop_lut2_I1_O)        0.124     2.947 r  cnt3[0]_i_1/O
                         net (fo=26, routed)          1.103     4.050    cnt3[0]_i_1_n_0
    SLICE_X40Y47         FDRE                                         r  cnt3_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -5.011 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594    -3.416    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.325 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=27, routed)          1.577    -1.748    clk_out3
    SLICE_X40Y47         FDRE                                         r  cnt3_reg[4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt3_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.050ns  (logic 1.601ns (39.525%)  route 2.449ns (60.475%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.346     2.823    rst_n_IBUF
    SLICE_X42Y53         LUT2 (Prop_lut2_I1_O)        0.124     2.947 r  cnt3[0]_i_1/O
                         net (fo=26, routed)          1.103     4.050    cnt3[0]_i_1_n_0
    SLICE_X40Y47         FDRE                                         r  cnt3_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -5.011 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594    -3.416    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.325 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=27, routed)          1.577    -1.748    clk_out3
    SLICE_X40Y47         FDRE                                         r  cnt3_reg[5]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt3_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.050ns  (logic 1.601ns (39.525%)  route 2.449ns (60.475%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.346     2.823    rst_n_IBUF
    SLICE_X42Y53         LUT2 (Prop_lut2_I1_O)        0.124     2.947 r  cnt3[0]_i_1/O
                         net (fo=26, routed)          1.103     4.050    cnt3[0]_i_1_n_0
    SLICE_X40Y47         FDRE                                         r  cnt3_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -5.011 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594    -3.416    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.325 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=27, routed)          1.577    -1.748    clk_out3
    SLICE_X40Y47         FDRE                                         r  cnt3_reg[6]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt3_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.050ns  (logic 1.601ns (39.525%)  route 2.449ns (60.475%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.346     2.823    rst_n_IBUF
    SLICE_X42Y53         LUT2 (Prop_lut2_I1_O)        0.124     2.947 r  cnt3[0]_i_1/O
                         net (fo=26, routed)          1.103     4.050    cnt3[0]_i_1_n_0
    SLICE_X40Y47         FDRE                                         r  cnt3_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -5.011 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594    -3.416    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.325 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=27, routed)          1.577    -1.748    clk_out3
    SLICE_X40Y47         FDRE                                         r  cnt3_reg[7]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt3_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.949ns  (logic 1.601ns (40.537%)  route 2.348ns (59.463%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.346     2.823    rst_n_IBUF
    SLICE_X42Y53         LUT2 (Prop_lut2_I1_O)        0.124     2.947 r  cnt3[0]_i_1/O
                         net (fo=26, routed)          1.002     3.949    cnt3[0]_i_1_n_0
    SLICE_X40Y48         FDRE                                         r  cnt3_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -5.011 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594    -3.416    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.325 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=27, routed)          1.577    -1.748    clk_out3
    SLICE_X40Y48         FDRE                                         r  cnt3_reg[10]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt3_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.949ns  (logic 1.601ns (40.537%)  route 2.348ns (59.463%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.346     2.823    rst_n_IBUF
    SLICE_X42Y53         LUT2 (Prop_lut2_I1_O)        0.124     2.947 r  cnt3[0]_i_1/O
                         net (fo=26, routed)          1.002     3.949    cnt3[0]_i_1_n_0
    SLICE_X40Y48         FDRE                                         r  cnt3_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -5.011 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594    -3.416    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.325 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=27, routed)          1.577    -1.748    clk_out3
    SLICE_X40Y48         FDRE                                         r  cnt3_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            led3_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.762ns  (logic 0.290ns (38.007%)  route 0.472ns (61.993%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.146ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_n_IBUF_inst/O
                         net (fo=9, routed)           0.472     0.717    rst_n_IBUF
    SLICE_X43Y53         LUT3 (Prop_lut3_I2_O)        0.045     0.762 r  led3_i_1/O
                         net (fo=1, routed)           0.000     0.762    led3_i_1_n_0
    SLICE_X43Y53         FDRE                                         r  led3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=27, routed)          0.860    -0.146    clk_out3
    SLICE_X43Y53         FDRE                                         r  led3_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt3_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.043ns  (logic 0.290ns (27.767%)  route 0.754ns (72.233%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.145ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           0.553     0.798    rst_n_IBUF
    SLICE_X42Y53         LUT2 (Prop_lut2_I1_O)        0.045     0.843 r  cnt3[0]_i_1/O
                         net (fo=26, routed)          0.200     1.043    cnt3[0]_i_1_n_0
    SLICE_X40Y51         FDRE                                         r  cnt3_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=27, routed)          0.861    -0.145    clk_out3
    SLICE_X40Y51         FDRE                                         r  cnt3_reg[20]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt3_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.043ns  (logic 0.290ns (27.767%)  route 0.754ns (72.233%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.145ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           0.553     0.798    rst_n_IBUF
    SLICE_X42Y53         LUT2 (Prop_lut2_I1_O)        0.045     0.843 r  cnt3[0]_i_1/O
                         net (fo=26, routed)          0.200     1.043    cnt3[0]_i_1_n_0
    SLICE_X40Y51         FDRE                                         r  cnt3_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=27, routed)          0.861    -0.145    clk_out3
    SLICE_X40Y51         FDRE                                         r  cnt3_reg[21]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt3_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.043ns  (logic 0.290ns (27.767%)  route 0.754ns (72.233%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.145ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           0.553     0.798    rst_n_IBUF
    SLICE_X42Y53         LUT2 (Prop_lut2_I1_O)        0.045     0.843 r  cnt3[0]_i_1/O
                         net (fo=26, routed)          0.200     1.043    cnt3[0]_i_1_n_0
    SLICE_X40Y51         FDRE                                         r  cnt3_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=27, routed)          0.861    -0.145    clk_out3
    SLICE_X40Y51         FDRE                                         r  cnt3_reg[22]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt3_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.043ns  (logic 0.290ns (27.767%)  route 0.754ns (72.233%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.145ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           0.553     0.798    rst_n_IBUF
    SLICE_X42Y53         LUT2 (Prop_lut2_I1_O)        0.045     0.843 r  cnt3[0]_i_1/O
                         net (fo=26, routed)          0.200     1.043    cnt3[0]_i_1_n_0
    SLICE_X40Y51         FDRE                                         r  cnt3_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=27, routed)          0.861    -0.145    clk_out3
    SLICE_X40Y51         FDRE                                         r  cnt3_reg[23]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt3_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.045ns  (logic 0.290ns (27.723%)  route 0.755ns (72.277%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.145ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           0.553     0.798    rst_n_IBUF
    SLICE_X42Y53         LUT2 (Prop_lut2_I1_O)        0.045     0.843 r  cnt3[0]_i_1/O
                         net (fo=26, routed)          0.202     1.045    cnt3[0]_i_1_n_0
    SLICE_X40Y52         FDRE                                         r  cnt3_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=27, routed)          0.861    -0.145    clk_out3
    SLICE_X40Y52         FDRE                                         r  cnt3_reg[24]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt3_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.045ns  (logic 0.290ns (27.723%)  route 0.755ns (72.277%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.145ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           0.553     0.798    rst_n_IBUF
    SLICE_X42Y53         LUT2 (Prop_lut2_I1_O)        0.045     0.843 r  cnt3[0]_i_1/O
                         net (fo=26, routed)          0.202     1.045    cnt3[0]_i_1_n_0
    SLICE_X40Y52         FDRE                                         r  cnt3_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=27, routed)          0.861    -0.145    clk_out3
    SLICE_X40Y52         FDRE                                         r  cnt3_reg[25]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt3_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.073ns  (logic 0.290ns (27.002%)  route 0.783ns (72.998%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.144ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           0.553     0.798    rst_n_IBUF
    SLICE_X42Y53         LUT2 (Prop_lut2_I1_O)        0.045     0.843 r  cnt3[0]_i_1/O
                         net (fo=26, routed)          0.230     1.073    cnt3[0]_i_1_n_0
    SLICE_X40Y49         FDRE                                         r  cnt3_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=27, routed)          0.862    -0.144    clk_out3
    SLICE_X40Y49         FDRE                                         r  cnt3_reg[12]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt3_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.073ns  (logic 0.290ns (27.002%)  route 0.783ns (72.998%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.144ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           0.553     0.798    rst_n_IBUF
    SLICE_X42Y53         LUT2 (Prop_lut2_I1_O)        0.045     0.843 r  cnt3[0]_i_1/O
                         net (fo=26, routed)          0.230     1.073    cnt3[0]_i_1_n_0
    SLICE_X40Y49         FDRE                                         r  cnt3_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=27, routed)          0.862    -0.144    clk_out3
    SLICE_X40Y49         FDRE                                         r  cnt3_reg[13]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt3_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.073ns  (logic 0.290ns (27.002%)  route 0.783ns (72.998%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.144ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           0.553     0.798    rst_n_IBUF
    SLICE_X42Y53         LUT2 (Prop_lut2_I1_O)        0.045     0.843 r  cnt3[0]_i_1/O
                         net (fo=26, routed)          0.230     1.073    cnt3[0]_i_1_n_0
    SLICE_X40Y49         FDRE                                         r  cnt3_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=27, routed)          0.862    -0.144    clk_out3
    SLICE_X40Y49         FDRE                                         r  cnt3_reg[14]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out4_clk_wiz_0

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt4_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.866ns  (logic 1.601ns (41.409%)  route 2.265ns (58.591%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.749ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.749ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.242     2.718    rst_n_IBUF
    SLICE_X43Y52         LUT2 (Prop_lut2_I1_O)        0.124     2.842 r  cnt4[0]_i_1/O
                         net (fo=26, routed)          1.023     3.866    cnt4[0]_i_1_n_0
    SLICE_X42Y46         FDRE                                         r  cnt4_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.650    -5.011 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.594    -3.416    clk_wiz_0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.325 r  clk_wiz_0_inst/inst/clkout4_buf/O
                         net (fo=27, routed)          1.576    -1.749    clk_out4
    SLICE_X42Y46         FDRE                                         r  cnt4_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt4_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.866ns  (logic 1.601ns (41.409%)  route 2.265ns (58.591%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.749ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.749ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.242     2.718    rst_n_IBUF
    SLICE_X43Y52         LUT2 (Prop_lut2_I1_O)        0.124     2.842 r  cnt4[0]_i_1/O
                         net (fo=26, routed)          1.023     3.866    cnt4[0]_i_1_n_0
    SLICE_X42Y46         FDRE                                         r  cnt4_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.650    -5.011 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.594    -3.416    clk_wiz_0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.325 r  clk_wiz_0_inst/inst/clkout4_buf/O
                         net (fo=27, routed)          1.576    -1.749    clk_out4
    SLICE_X42Y46         FDRE                                         r  cnt4_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt4_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.866ns  (logic 1.601ns (41.409%)  route 2.265ns (58.591%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.749ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.749ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.242     2.718    rst_n_IBUF
    SLICE_X43Y52         LUT2 (Prop_lut2_I1_O)        0.124     2.842 r  cnt4[0]_i_1/O
                         net (fo=26, routed)          1.023     3.866    cnt4[0]_i_1_n_0
    SLICE_X42Y46         FDRE                                         r  cnt4_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.650    -5.011 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.594    -3.416    clk_wiz_0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.325 r  clk_wiz_0_inst/inst/clkout4_buf/O
                         net (fo=27, routed)          1.576    -1.749    clk_out4
    SLICE_X42Y46         FDRE                                         r  cnt4_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt4_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.866ns  (logic 1.601ns (41.409%)  route 2.265ns (58.591%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.749ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.749ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.242     2.718    rst_n_IBUF
    SLICE_X43Y52         LUT2 (Prop_lut2_I1_O)        0.124     2.842 r  cnt4[0]_i_1/O
                         net (fo=26, routed)          1.023     3.866    cnt4[0]_i_1_n_0
    SLICE_X42Y46         FDRE                                         r  cnt4_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.650    -5.011 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.594    -3.416    clk_wiz_0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.325 r  clk_wiz_0_inst/inst/clkout4_buf/O
                         net (fo=27, routed)          1.576    -1.749    clk_out4
    SLICE_X42Y46         FDRE                                         r  cnt4_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt4_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.817ns  (logic 1.601ns (41.941%)  route 2.216ns (58.059%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.242     2.718    rst_n_IBUF
    SLICE_X43Y52         LUT2 (Prop_lut2_I1_O)        0.124     2.842 r  cnt4[0]_i_1/O
                         net (fo=26, routed)          0.974     3.817    cnt4[0]_i_1_n_0
    SLICE_X42Y47         FDRE                                         r  cnt4_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.650    -5.011 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.594    -3.416    clk_wiz_0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.325 r  clk_wiz_0_inst/inst/clkout4_buf/O
                         net (fo=27, routed)          1.577    -1.748    clk_out4
    SLICE_X42Y47         FDRE                                         r  cnt4_reg[4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt4_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.817ns  (logic 1.601ns (41.941%)  route 2.216ns (58.059%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.242     2.718    rst_n_IBUF
    SLICE_X43Y52         LUT2 (Prop_lut2_I1_O)        0.124     2.842 r  cnt4[0]_i_1/O
                         net (fo=26, routed)          0.974     3.817    cnt4[0]_i_1_n_0
    SLICE_X42Y47         FDRE                                         r  cnt4_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.650    -5.011 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.594    -3.416    clk_wiz_0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.325 r  clk_wiz_0_inst/inst/clkout4_buf/O
                         net (fo=27, routed)          1.577    -1.748    clk_out4
    SLICE_X42Y47         FDRE                                         r  cnt4_reg[5]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt4_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.817ns  (logic 1.601ns (41.941%)  route 2.216ns (58.059%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.242     2.718    rst_n_IBUF
    SLICE_X43Y52         LUT2 (Prop_lut2_I1_O)        0.124     2.842 r  cnt4[0]_i_1/O
                         net (fo=26, routed)          0.974     3.817    cnt4[0]_i_1_n_0
    SLICE_X42Y47         FDRE                                         r  cnt4_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.650    -5.011 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.594    -3.416    clk_wiz_0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.325 r  clk_wiz_0_inst/inst/clkout4_buf/O
                         net (fo=27, routed)          1.577    -1.748    clk_out4
    SLICE_X42Y47         FDRE                                         r  cnt4_reg[6]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt4_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.817ns  (logic 1.601ns (41.941%)  route 2.216ns (58.059%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.242     2.718    rst_n_IBUF
    SLICE_X43Y52         LUT2 (Prop_lut2_I1_O)        0.124     2.842 r  cnt4[0]_i_1/O
                         net (fo=26, routed)          0.974     3.817    cnt4[0]_i_1_n_0
    SLICE_X42Y47         FDRE                                         r  cnt4_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.650    -5.011 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.594    -3.416    clk_wiz_0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.325 r  clk_wiz_0_inst/inst/clkout4_buf/O
                         net (fo=27, routed)          1.577    -1.748    clk_out4
    SLICE_X42Y47         FDRE                                         r  cnt4_reg[7]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt4_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.716ns  (logic 1.601ns (43.082%)  route 2.115ns (56.918%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.242     2.718    rst_n_IBUF
    SLICE_X43Y52         LUT2 (Prop_lut2_I1_O)        0.124     2.842 r  cnt4[0]_i_1/O
                         net (fo=26, routed)          0.873     3.716    cnt4[0]_i_1_n_0
    SLICE_X42Y48         FDRE                                         r  cnt4_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.650    -5.011 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.594    -3.416    clk_wiz_0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.325 r  clk_wiz_0_inst/inst/clkout4_buf/O
                         net (fo=27, routed)          1.577    -1.748    clk_out4
    SLICE_X42Y48         FDRE                                         r  cnt4_reg[10]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt4_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.716ns  (logic 1.601ns (43.082%)  route 2.115ns (56.918%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.242     2.718    rst_n_IBUF
    SLICE_X43Y52         LUT2 (Prop_lut2_I1_O)        0.124     2.842 r  cnt4[0]_i_1/O
                         net (fo=26, routed)          0.873     3.716    cnt4[0]_i_1_n_0
    SLICE_X42Y48         FDRE                                         r  cnt4_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.640    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.650    -5.011 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.594    -3.416    clk_wiz_0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.325 r  clk_wiz_0_inst/inst/clkout4_buf/O
                         net (fo=27, routed)          1.577    -1.748    clk_out4
    SLICE_X42Y48         FDRE                                         r  cnt4_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            led4_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.824ns  (logic 0.290ns (35.144%)  route 0.535ns (64.856%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.145ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_n_IBUF_inst/O
                         net (fo=9, routed)           0.535     0.779    rst_n_IBUF
    SLICE_X43Y52         LUT3 (Prop_lut3_I2_O)        0.045     0.824 r  led4_i_1/O
                         net (fo=1, routed)           0.000     0.824    led4_i_1_n_0
    SLICE_X43Y52         FDRE                                         r  led4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout4_buf/O
                         net (fo=27, routed)          0.861    -0.145    clk_out4
    SLICE_X43Y52         FDRE                                         r  led4_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt4_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.967ns  (logic 0.290ns (29.961%)  route 0.677ns (70.039%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.145ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           0.536     0.780    rst_n_IBUF
    SLICE_X43Y52         LUT2 (Prop_lut2_I1_O)        0.045     0.825 r  cnt4[0]_i_1/O
                         net (fo=26, routed)          0.142     0.967    cnt4[0]_i_1_n_0
    SLICE_X42Y51         FDRE                                         r  cnt4_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout4_buf/O
                         net (fo=27, routed)          0.861    -0.145    clk_out4
    SLICE_X42Y51         FDRE                                         r  cnt4_reg[20]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt4_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.967ns  (logic 0.290ns (29.961%)  route 0.677ns (70.039%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.145ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           0.536     0.780    rst_n_IBUF
    SLICE_X43Y52         LUT2 (Prop_lut2_I1_O)        0.045     0.825 r  cnt4[0]_i_1/O
                         net (fo=26, routed)          0.142     0.967    cnt4[0]_i_1_n_0
    SLICE_X42Y51         FDRE                                         r  cnt4_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout4_buf/O
                         net (fo=27, routed)          0.861    -0.145    clk_out4
    SLICE_X42Y51         FDRE                                         r  cnt4_reg[21]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt4_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.967ns  (logic 0.290ns (29.961%)  route 0.677ns (70.039%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.145ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           0.536     0.780    rst_n_IBUF
    SLICE_X43Y52         LUT2 (Prop_lut2_I1_O)        0.045     0.825 r  cnt4[0]_i_1/O
                         net (fo=26, routed)          0.142     0.967    cnt4[0]_i_1_n_0
    SLICE_X42Y51         FDRE                                         r  cnt4_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout4_buf/O
                         net (fo=27, routed)          0.861    -0.145    clk_out4
    SLICE_X42Y51         FDRE                                         r  cnt4_reg[22]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt4_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.967ns  (logic 0.290ns (29.961%)  route 0.677ns (70.039%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.145ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           0.536     0.780    rst_n_IBUF
    SLICE_X43Y52         LUT2 (Prop_lut2_I1_O)        0.045     0.825 r  cnt4[0]_i_1/O
                         net (fo=26, routed)          0.142     0.967    cnt4[0]_i_1_n_0
    SLICE_X42Y51         FDRE                                         r  cnt4_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout4_buf/O
                         net (fo=27, routed)          0.861    -0.145    clk_out4
    SLICE_X42Y51         FDRE                                         r  cnt4_reg[23]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt4_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.031ns  (logic 0.290ns (28.106%)  route 0.741ns (71.894%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.145ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           0.536     0.780    rst_n_IBUF
    SLICE_X43Y52         LUT2 (Prop_lut2_I1_O)        0.045     0.825 r  cnt4[0]_i_1/O
                         net (fo=26, routed)          0.205     1.031    cnt4[0]_i_1_n_0
    SLICE_X42Y50         FDRE                                         r  cnt4_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout4_buf/O
                         net (fo=27, routed)          0.861    -0.145    clk_out4
    SLICE_X42Y50         FDRE                                         r  cnt4_reg[16]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt4_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.031ns  (logic 0.290ns (28.106%)  route 0.741ns (71.894%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.145ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           0.536     0.780    rst_n_IBUF
    SLICE_X43Y52         LUT2 (Prop_lut2_I1_O)        0.045     0.825 r  cnt4[0]_i_1/O
                         net (fo=26, routed)          0.205     1.031    cnt4[0]_i_1_n_0
    SLICE_X42Y50         FDRE                                         r  cnt4_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout4_buf/O
                         net (fo=27, routed)          0.861    -0.145    clk_out4
    SLICE_X42Y50         FDRE                                         r  cnt4_reg[17]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt4_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.031ns  (logic 0.290ns (28.106%)  route 0.741ns (71.894%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.145ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           0.536     0.780    rst_n_IBUF
    SLICE_X43Y52         LUT2 (Prop_lut2_I1_O)        0.045     0.825 r  cnt4[0]_i_1/O
                         net (fo=26, routed)          0.205     1.031    cnt4[0]_i_1_n_0
    SLICE_X42Y50         FDRE                                         r  cnt4_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout4_buf/O
                         net (fo=27, routed)          0.861    -0.145    clk_out4
    SLICE_X42Y50         FDRE                                         r  cnt4_reg[18]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt4_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.031ns  (logic 0.290ns (28.106%)  route 0.741ns (71.894%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.145ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           0.536     0.780    rst_n_IBUF
    SLICE_X43Y52         LUT2 (Prop_lut2_I1_O)        0.045     0.825 r  cnt4[0]_i_1/O
                         net (fo=26, routed)          0.205     1.031    cnt4[0]_i_1_n_0
    SLICE_X42Y50         FDRE                                         r  cnt4_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout4_buf/O
                         net (fo=27, routed)          0.861    -0.145    clk_out4
    SLICE_X42Y50         FDRE                                         r  cnt4_reg[19]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt4_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.164ns  (logic 0.290ns (24.895%)  route 0.874ns (75.105%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.144ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           0.536     0.780    rst_n_IBUF
    SLICE_X43Y52         LUT2 (Prop_lut2_I1_O)        0.045     0.825 r  cnt4[0]_i_1/O
                         net (fo=26, routed)          0.338     1.164    cnt4[0]_i_1_n_0
    SLICE_X42Y49         FDRE                                         r  cnt4_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.546    -1.579 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.035    clk_wiz_0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  clk_wiz_0_inst/inst/clkout4_buf/O
                         net (fo=27, routed)          0.862    -0.144    clk_out4
    SLICE_X42Y49         FDRE                                         r  cnt4_reg[12]/C





