// Seed: 1419966605
module module_0 (
    output tri id_0
);
  wire id_2;
endmodule
module module_1 (
    input uwire id_0,
    output tri0 id_1,
    input wor id_2,
    input wand id_3,
    input uwire id_4,
    output wand id_5,
    input wire id_6,
    input supply0 id_7,
    input tri id_8,
    output supply0 id_9
    , id_13,
    input wire id_10,
    input tri id_11
);
  parameter id_14 = 1;
  module_0 modCall_1 (id_5);
  logic id_15;
endmodule
module module_2 #(
    parameter id_7 = 32'd29
) (
    input tri0 id_0,
    input wire id_1,
    output logic id_2,
    input supply0 id_3,
    output logic id_4,
    output wire id_5,
    input wire id_6,
    input wire _id_7,
    output logic id_8,
    output tri0 id_9,
    output wor id_10,
    input tri0 id_11
);
  initial id_4 <= id_3;
  task id_13();
    begin : LABEL_0
      if (1) id_2 <= id_1;
      else
        assume (1'h0) begin : LABEL_1
          id_8 <= -1;
          $signed(87);
          ;
          id_2 <= (id_3);
        end
    end
  endtask
  assign (pull1, supply0) id_4 = id_11;
  module_0 modCall_1 (id_10);
  parameter id_14 = 1;
  assign id_8 = id_11;
  assign id_5 = 1 && id_13[id_7] - ("") ^ -1;
endmodule
