--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml i2c_use_preroute.twx i2c_use_map.ncd -o
i2c_use_preroute.twr i2c_use.pcf

Design file:              i2c_use_map.ncd
Physical constraint file: i2c_use.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RST         |   -1.637(R)|      SLOW  |    2.999(R)|      FAST  |Clk_BUFGP         |   0.000|
SDA         |   -2.732(R)|      FAST  |    3.256(R)|      SLOW  |Clk_BUFGP         |   0.000|
START       |   -2.380(R)|      FAST  |    2.911(R)|      SLOW  |Clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock Clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
SCL         |         8.570(R)|      SLOW  |         6.245(R)|      FAST  |Clk_BUFGP         |   0.000|
SDA         |         7.554(R)|      SLOW  |         5.229(R)|      FAST  |Clk_BUFGP         |   0.000|
sygnal<0>   |         7.558(R)|      SLOW  |         5.552(R)|      FAST  |Clk_BUFGP         |   0.000|
sygnal<1>   |         8.138(R)|      SLOW  |         6.132(R)|      FAST  |Clk_BUFGP         |   0.000|
sygnal<2>   |         8.564(R)|      SLOW  |         6.558(R)|      FAST  |Clk_BUFGP         |   0.000|
sygnal<3>   |         8.156(R)|      SLOW  |         6.150(R)|      FAST  |Clk_BUFGP         |   0.000|
sygnal<4>   |         8.649(R)|      SLOW  |         6.643(R)|      FAST  |Clk_BUFGP         |   0.000|
sygnal<5>   |         7.472(R)|      SLOW  |         5.466(R)|      FAST  |Clk_BUFGP         |   0.000|
sygnal<6>   |         8.709(R)|      SLOW  |         6.703(R)|      FAST  |Clk_BUFGP         |   0.000|
sygnal<7>   |         8.637(R)|      SLOW  |         6.631(R)|      FAST  |Clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    3.054|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu May 28 15:37:24 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5003 MB



