--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 16.073 ns
From           : A8
To             : UART_MODULE_TX_1k_RX_1k:inst46|UART_TXHEAD_BLOCK:inst14|o_TxHead[31]
From Clock     : --
To Clock       : CLK_25MHz2
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 24.296 ns
From           : UART_MODULE_TX_4k_RX_05k:inst49|UART_RXDATA_BLOCK_05K:inst25|r_RxHead[0]
To             : D0
From Clock     : CLK_25MHz2
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 30.332 ns
From           : A6
To             : D9
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 1.635 ns
From           : A2
To             : UART_MODULE_TX_4k_RX_05k:inst49|UART_RXDATA_BLOCK_05K:inst25|r_RxHead[2]
From Clock     : --
To Clock       : CLK_25MHz2
Failed Paths   : 0

Type           : Clock Setup: 'CLK_25MHz2'
Slack          : N/A
Required Time  : None
Actual Time    : 81.95 MHz ( period = 12.202 ns )
From           : UART_MODULE_TX_4k_RX_05k:inst41|UART_RX_BLOCK:inst22|r_CntClk[4]
To             : UART_MODULE_TX_4k_RX_05k:inst41|UART_RX_BLOCK:inst22|r_RxDataValid
From Clock     : CLK_25MHz2
To Clock       : CLK_25MHz2
Failed Paths   : 0

Type           : Clock Setup: 'A1_MARK_SEC'
Slack          : N/A
Required Time  : None
Actual Time    : 310.66 MHz ( period = 3.219 ns )
From           : SEC_MET_CNT:inst77|lpm_counter:lpm_counter_component|cntr_bmh:auto_generated|safe_q[0]
To             : SEC_MET_CNT:inst77|lpm_counter:lpm_counter_component|cntr_bmh:auto_generated|safe_q[15]
From Clock     : A1_MARK_SEC
To Clock       : A1_MARK_SEC
Failed Paths   : 0

Type           : Clock Setup: 'A0_MARK_SEC'
Slack          : N/A
Required Time  : None
Actual Time    : 310.66 MHz ( period = 3.219 ns )
From           : SEC_MET_CNT:inst77|lpm_counter:lpm_counter_component|cntr_bmh:auto_generated|safe_q[0]
To             : SEC_MET_CNT:inst77|lpm_counter:lpm_counter_component|cntr_bmh:auto_generated|safe_q[15]
From Clock     : A0_MARK_SEC
To Clock       : A0_MARK_SEC
Failed Paths   : 0

Type           : Clock Hold: 'CLK_25MHz2'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : UART_MODULE_TX_4k_RX_05k:inst49|UART_CTRL_BLOCK:inst3|o_Channel
To             : UART_MODULE_TX_4k_RX_05k:inst49|UART_RX_BLOCK:inst22|r_RX
From Clock     : CLK_25MHz2
To Clock       : CLK_25MHz2
Failed Paths   : 562

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 562

--------------------------------------------------------------------------------------

