#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon May 23 23:28:09 2022
# Process ID: 4488
# Current directory: E:/FPGA/VGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7328 E:\FPGA\VGA\VGA.xpr
# Log file: E:/FPGA/VGA/vivado.log
# Journal file: E:/FPGA/VGA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/FPGA/VGA/VGA.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 799.875 ; gain = 161.246
update_compile_order -fileset sources_1
set_property top test_trial1 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/FPGA/VGA/VGA.srcs/sources_1/new/trial_2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/FPGA/VGA/VGA.srcs/sources_1/new/trial_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/FPGA/VGA/VGA.srcs/sources_1/new/trial_4.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/FPGA/VGA/VGA.srcs/sources_1/new/trial_3.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/FPGA/VGA/VGA.srcs/sources_1/new/mux4_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/FPGA/VGA/VGA.srcs/sources_1/new/VGA_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/FPGA/VGA/VGA.srcs/sources_1/new/trial_2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/FPGA/VGA/VGA.srcs/sources_1/new/trial_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/FPGA/VGA/VGA.srcs/sources_1/new/trial_4.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/FPGA/VGA/VGA.srcs/sources_1/new/trial_3.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/FPGA/VGA/VGA.srcs/sources_1/new/mux4_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/FPGA/VGA/VGA.srcs/sources_1/new/VGA_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/FPGA/VGA/VGA.srcs/sources_1/new/trial_2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/FPGA/VGA/VGA.srcs/sources_1/new/trial_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/FPGA/VGA/VGA.srcs/sources_1/new/trial_4.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/FPGA/VGA/VGA.srcs/sources_1/new/trial_3.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/FPGA/VGA/VGA.srcs/sources_1/new/mux4_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/FPGA/VGA/VGA.srcs/sources_1/new/VGA_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/FPGA/VGA/VGA.srcs/sources_1/new/trial_2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/FPGA/VGA/VGA.srcs/sources_1/new/trial_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/FPGA/VGA/VGA.srcs/sources_1/new/trial_4.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/FPGA/VGA/VGA.srcs/sources_1/new/trial_3.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/FPGA/VGA/VGA.srcs/sources_1/new/mux4_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/FPGA/VGA/VGA.srcs/sources_1/new/VGA_top.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/FPGA/VGA/VGA.srcs/sources_1/new/trial_2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/FPGA/VGA/VGA.srcs/sources_1/new/trial_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/FPGA/VGA/VGA.srcs/sources_1/new/trial_4.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/FPGA/VGA/VGA.srcs/sources_1/new/trial_3.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/FPGA/VGA/VGA.srcs/sources_1/new/mux4_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/FPGA/VGA/VGA.srcs/sources_1/new/VGA_top.v:]
ERROR: [Common 17-180] Spawn failed: No error
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcsg324-1
Top: VGA_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1047.516 ; gain = 34.219
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'VGA_top' [E:/FPGA/VGA/VGA.srcs/sources_1/new/VGA_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'trial_1' [E:/FPGA/VGA/VGA.srcs/sources_1/new/trial_1.v:23]
	Parameter hsync_end bound to: 10'b0001011111 
	Parameter hdat_begin bound to: 10'b0010001111 
	Parameter hdat_end bound to: 10'b1100001111 
	Parameter hpixel_end bound to: 10'b1100011111 
	Parameter vsync_end bound to: 10'b0000000001 
	Parameter vdat_begin bound to: 10'b0000100010 
	Parameter vdat_end bound to: 10'b1000000010 
	Parameter vline_end bound to: 10'b1000001100 
INFO: [Synth 8-6155] done synthesizing module 'trial_1' (1#1) [E:/FPGA/VGA/VGA.srcs/sources_1/new/trial_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'trial_2' [E:/FPGA/VGA/VGA.srcs/sources_1/new/trial_2.v:23]
	Parameter hsync_end bound to: 10'b0001011111 
	Parameter hdat_begin bound to: 10'b0010001111 
	Parameter hdat_end bound to: 10'b1100001111 
	Parameter hpixel_end bound to: 10'b1100011111 
	Parameter vsync_end bound to: 10'b0000000001 
	Parameter vdat_begin bound to: 10'b0000100010 
	Parameter vdat_end bound to: 10'b1000000010 
	Parameter vline_end bound to: 10'b1000001100 
INFO: [Synth 8-6155] done synthesizing module 'trial_2' (2#1) [E:/FPGA/VGA/VGA.srcs/sources_1/new/trial_2.v:23]
INFO: [Synth 8-6157] synthesizing module 'trial_3' [E:/FPGA/VGA/VGA.srcs/sources_1/new/trial_3.v:23]
	Parameter hsync_end bound to: 10'b0001011111 
	Parameter hdat_begin bound to: 10'b0010001111 
	Parameter hdat_end bound to: 10'b1100001111 
	Parameter hpixel_end bound to: 10'b1100011111 
	Parameter vsync_end bound to: 10'b0000000001 
	Parameter vdat_begin bound to: 10'b0000100010 
	Parameter vdat_end bound to: 10'b1000000010 
	Parameter vline_end bound to: 10'b1000001100 
	Parameter char_line00 bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter char_line01 bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter char_line02 bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter char_line03 bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter char_line04 bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter char_line05 bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter char_line06 bound to: 96'b111111111111100000001111111111100000000000011111111110011000000000000000000000111100000000000000 
	Parameter char_line07 bound to: 96'b000111111100000000000001111100000000000001110000000001111100000000000000000001111100000000000000 
	Parameter char_line08 bound to: 96'b000011111100000000000001111000000000000111000000000000011100000000000000000001111110000000000000 
	Parameter char_line09 bound to: 96'b000001111100000000000001110000000000011110000000000000001100000000000000000011001110000000000000 
	Parameter char_line10 bound to: 96'b000001111110000000000011110000000000111100000000000000000110000000000000000011001111000000000000 
	Parameter char_line11 bound to: 96'b000000111110000000000011100000000000111100000000000000000110000000000000000110000111000000000000 
	Parameter char_line12 bound to: 96'b000000111111000000000111100000000001111000000000000000000000000000000000000110000111100000000000 
	Parameter char_line13 bound to: 96'b000000011111000000000111000000000011111000000000000000000000000000000000001100000111100000000000 
	Parameter char_line14 bound to: 96'b000000011111100000001111000000000011110000000000000000000000000000000000001100000011110000000000 
	Parameter char_line15 bound to: 96'b000000001111100000001110000000000011110000000000000000000000000000000000011000000011110000000000 
	Parameter char_line16 bound to: 96'b000000001111110000011100000000000011110000000000000000000000000000000000011000000001111000000000 
	Parameter char_line17 bound to: 96'b000000000111110000011100000000000011110000000000000000000000000000000000110000000001111000000000 
	Parameter char_line18 bound to: 96'b000000000111111000111000000000000011110000000000001111111111111000000000110000000000111100000000 
	Parameter char_line19 bound to: 96'b000000000011111000111000000000000011111000000000000000111110000000000001111111111111111100000000 
	Parameter char_line20 bound to: 96'b000000000011111101110000000000000011111000000000000000011110000000000011100000000000011110000000 
	Parameter char_line21 bound to: 96'b000000000001111111110000000000000001111000000000000000011110000000000011000000000000011110000000 
	Parameter char_line22 bound to: 96'b000000000001111111100000000000000000111100000000000000011110000000000111000000000000001111000000 
	Parameter char_line23 bound to: 96'b000000000000111111100000000000000000111100000000000000011110000000000110000000000000001111000000 
	Parameter char_line24 bound to: 96'b000000000000111111000000000000000000011110000000000000011110000000001110000000000000000111100000 
	Parameter char_line25 bound to: 96'b000000000000011111000000000000000000000111100000000000111110000000001110000000000000000111100000 
	Parameter char_line26 bound to: 96'b000000000000011110000000000000000000000001111000000011100000000000011110000000000000000111110000 
	Parameter char_line27 bound to: 96'b000000000000011110000000000000000000000000001111111100000000000011111111110000000000111111111110 
	Parameter char_line28 bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter char_line29 bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter char_line30 bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter char_line31 bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
WARNING: [Synth 8-5788] Register cnt_clk_reg in module trial_3 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/FPGA/VGA/VGA.srcs/sources_1/new/trial_3.v:45]
INFO: [Synth 8-6155] done synthesizing module 'trial_3' (3#1) [E:/FPGA/VGA/VGA.srcs/sources_1/new/trial_3.v:23]
INFO: [Synth 8-6157] synthesizing module 'trial_4' [E:/FPGA/VGA/VGA.srcs/sources_1/new/trial_4.v:23]
	Parameter hsync_end bound to: 10'b0001011111 
	Parameter hdat_begin bound to: 10'b0010001111 
	Parameter hdat_end bound to: 10'b1100001111 
	Parameter hpixel_end bound to: 10'b1100011111 
	Parameter vsync_end bound to: 10'b0000000001 
	Parameter vdat_begin bound to: 10'b0000100010 
	Parameter vdat_end bound to: 10'b1000000010 
	Parameter vline_end bound to: 10'b1000001100 
	Parameter wideth bound to: 10 - type: integer 
	Parameter length bound to: 10 - type: integer 
WARNING: [Synth 8-5788] Register cnt_clk_reg in module trial_4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/FPGA/VGA/VGA.srcs/sources_1/new/trial_4.v:45]
WARNING: [Synth 8-5788] Register move_enable_reg in module trial_4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/FPGA/VGA/VGA.srcs/sources_1/new/trial_4.v:100]
INFO: [Synth 8-6155] done synthesizing module 'trial_4' (4#1) [E:/FPGA/VGA/VGA.srcs/sources_1/new/trial_4.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux4_1' [E:/FPGA/VGA/VGA.srcs/sources_1/new/mux4_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux4_1' (5#1) [E:/FPGA/VGA/VGA.srcs/sources_1/new/mux4_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'VGA_top' (6#1) [E:/FPGA/VGA/VGA.srcs/sources_1/new/VGA_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1094.914 ; gain = 81.617
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1094.914 ; gain = 81.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1094.914 ; gain = 81.617
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/FPGA/VGA/VGA.srcs/constrs_1/new/trial1.xdc]
Finished Parsing XDC File [E:/FPGA/VGA/VGA.srcs/constrs_1/new/trial1.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1413.137 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1446.719 ; gain = 433.422
16 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1446.719 ; gain = 433.422
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 24 00:04:38 2022...
