Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Mon Oct 23 01:50:25 2017
| Host         : ad-ubuntu running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_control_sets -verbose -file lab8_elevator_control_control_sets_placed.rpt
| Design       : lab8_elevator_control
| Device       : xc7a35t
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    24 |
| Unused register locations in slices containing registers |   131 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              62 |           38 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              34 |           16 |
| Yes          | No                    | No                     |               7 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             174 |           50 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------+--------------------------------------+----------------------------------------+------------------+----------------+
|           Clock Signal          |             Enable Signal            |            Set/Reset Signal            | Slice Load Count | Bel Load Count |
+---------------------------------+--------------------------------------+----------------------------------------+------------------+----------------+
|  l2_control/l2_status_reg[0]/G0 |                                      |                                        |                1 |              1 |
|  clk_IBUF_BUFG                  | l2_control/p_11_out[0]               | reset_IBUF                             |                1 |              1 |
|  clk_IBUF_BUFG                  | l2_control/p_11_out[1]               | reset_IBUF                             |                1 |              1 |
|  clk_IBUF_BUFG                  | l2_control/p_11_out[2]               | reset_IBUF                             |                1 |              1 |
|  clk_IBUF_BUFG                  | l2_control/p_11_out[3]               | reset_IBUF                             |                1 |              1 |
|  clk_IBUF_BUFG                  | l1_control/p_11_out[3]               | reset_IBUF                             |                1 |              1 |
|  clk_IBUF_BUFG                  | l1_control/p_11_out[0]               | reset_IBUF                             |                1 |              1 |
|  clk_IBUF_BUFG                  | l1_control/p_11_out[1]               | reset_IBUF                             |                1 |              1 |
|  clk_IBUF_BUFG                  | l1_control/p_11_out[2]               | reset_IBUF                             |                1 |              1 |
|  l2_control/l2_status_reg[1]/G0 |                                      |                                        |                1 |              1 |
|  l1_control/l1_status_reg[0]/G0 |                                      |                                        |                1 |              1 |
|  l1_control/l1_status_reg[1]/G0 |                                      |                                        |                1 |              1 |
|  l2_control/lift_status         |                                      |                                        |                1 |              2 |
|  display/clock                  | display/cath[6]_inv_i_1_n_0          |                                        |                4 |              7 |
|  display/clock                  |                                      |                                        |                3 |              7 |
|  clk_IBUF_BUFG                  |                                      | reset_IBUF                             |               11 |             14 |
|  clk_IBUF_BUFG                  |                                      | display/clear                          |                5 |             20 |
|  clk_IBUF_BUFG                  | l2_control/counter1sec               | l2_control/counter1sec[0]_i_1__0_n_0   |                7 |             27 |
|  clk_IBUF_BUFG                  | l1_control/counter1sec               | l1_control/counter1sec[0]_i_1_n_0      |                7 |             27 |
|  clk_IBUF_BUFG                  | l1_control/counter0_5sec             | l1_control/counter0_5sec[0]_i_1_n_0    |                7 |             28 |
|  clk_IBUF_BUFG                  | l2_control/counter0_5sec             | l2_control/counter0_5sec[0]_i_1__0_n_0 |                7 |             28 |
|  clk_IBUF_BUFG                  | l1_control/counter2sec[0]_i_2_n_0    | l1_control/counter2sec[0]_i_1_n_0      |                7 |             28 |
|  clk_IBUF_BUFG                  | l2_control/counter2sec[0]_i_2__0_n_0 | l2_control/counter2sec[0]_i_1__0_n_0   |                7 |             28 |
|  clk_IBUF_BUFG                  |                                      |                                        |               30 |             49 |
+---------------------------------+--------------------------------------+----------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    12 |
| 2      |                     1 |
| 7      |                     2 |
| 14     |                     1 |
| 16+    |                     8 |
+--------+-----------------------+


