
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000359                       # Number of seconds simulated
sim_ticks                                   358905500                       # Number of ticks simulated
final_tick                               2259635610000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              201035331                       # Simulator instruction rate (inst/s)
host_op_rate                                201026819                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              680305150                       # Simulator tick rate (ticks/s)
host_mem_usage                                 730240                       # Number of bytes of host memory used
host_seconds                                     0.53                       # Real time elapsed on the host
sim_insts                                   106050320                       # Number of instructions simulated
sim_ops                                     106050320                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus1.inst       241280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       853888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1095168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       241280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        241280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       555968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          555968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         3770                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data        13342                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17112                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          8687                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               8687                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus1.inst    672266098                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data   2379144371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3051410469                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst    672266098                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        672266098                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1549065144                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1549065144                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1549065144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst    672266098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data   2379144371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4600475613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               358710500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 173500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           358884000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                     1                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements                0                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          373.149212                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   371.433287                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data     1.715925                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.725456                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.003351                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.728807                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          367                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          367                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.716797                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses              312                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses             312                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data           81                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total             81                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data           61                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total            61                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data            2                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data            1                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data          142                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total             142                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data          142                       # number of overall hits
system.cpu0.dcache.overall_hits::total            142                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total            2                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data            4                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total            4                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data            1                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data            6                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total             6                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data            6                       # number of overall misses
system.cpu0.dcache.overall_misses::total            6                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data           83                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total           83                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data           65                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total           65                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data          148                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total          148                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data          148                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total          148                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.024096                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.024096                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.061538                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.061538                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.040541                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.040541                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.040541                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.040541                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements                0                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 511                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst          511                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.998047                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998047                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          511                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses              776                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses             776                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst          388                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total            388                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst          388                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total             388                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst          388                       # number of overall hits
system.cpu0.icache.overall_hits::total            388                       # number of overall hits
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst          388                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total          388                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst          388                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total          388                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst          388                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total          388                       # number of overall (read+write) accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      2366                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     476     49.22%     49.22% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    491     50.78%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 967                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      474     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     474     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  948                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               336390500     93.70%     93.70% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               22615500      6.30%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           359006000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.995798                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.965377                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.980352                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1      5.56%      5.56% # number of syscalls executed
system.cpu1.kern.syscall::3                         2     11.11%     16.67% # number of syscalls executed
system.cpu1.kern.syscall::6                         2     11.11%     27.78% # number of syscalls executed
system.cpu1.kern.syscall::17                        1      5.56%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::19                        1      5.56%     38.89% # number of syscalls executed
system.cpu1.kern.syscall::33                        1      5.56%     44.44% # number of syscalls executed
system.cpu1.kern.syscall::45                        3     16.67%     61.11% # number of syscalls executed
system.cpu1.kern.syscall::48                        1      5.56%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1      5.56%     72.22% # number of syscalls executed
system.cpu1.kern.syscall::71                        4     22.22%     94.44% # number of syscalls executed
system.cpu1.kern.syscall::74                        1      5.56%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    18                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.09%      0.09% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  112      9.96%     10.05% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      0.44%     10.50% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  793     70.55%     81.05% # number of callpals executed
system.cpu1.kern.callpal::rdps                      2      0.18%     81.23% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     1      0.09%     81.32% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.09%     81.41% # number of callpals executed
system.cpu1.kern.callpal::rti                     174     15.48%     96.89% # number of callpals executed
system.cpu1.kern.callpal::callsys                  31      2.76%     99.64% # number of callpals executed
system.cpu1.kern.callpal::imb                       4      0.36%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  1124                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              286                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                172                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                172                      
system.cpu1.kern.mode_good::user                  172                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel     0.601399                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.751092                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         257517500     71.73%     71.73% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           101488500     28.27%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     112                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements            18815                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          511.990970                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             240782                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            18815                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.797343                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    24.153631                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   487.837339                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.047175                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.952807                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          454                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           537911                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          537911                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       122311                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         122311                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       114071                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        114071                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2037                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2037                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         2247                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         2247                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       236382                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          236382                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       236382                       # number of overall hits
system.cpu1.dcache.overall_hits::total         236382                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         9322                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9322                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         9320                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         9320                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          227                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          227                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           10                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        18642                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         18642                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        18642                       # number of overall misses
system.cpu1.dcache.overall_misses::total        18642                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       131633                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       131633                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       123391                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       123391                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2264                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2264                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         2257                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         2257                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       255024                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       255024                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       255024                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       255024                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.070818                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.070818                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.075532                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.075532                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.100265                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.100265                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.004431                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.004431                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.073099                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.073099                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.073099                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.073099                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        12130                       # number of writebacks
system.cpu1.dcache.writebacks::total            12130                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             7398                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.966664                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             710873                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             7398                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            96.089889                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    24.912267                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   487.054397                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.048657                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.951278                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999935                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          130                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          326                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1442361                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1442361                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       710079                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         710079                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       710079                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          710079                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       710079                       # number of overall hits
system.cpu1.icache.overall_hits::total         710079                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         7401                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         7401                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         7401                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          7401                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         7401                       # number of overall misses
system.cpu1.icache.overall_misses::total         7401                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       717480                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       717480                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       717480                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       717480                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       717480                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       717480                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.010315                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.010315                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.010315                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.010315                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.010315                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.010315                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         7398                       # number of writebacks
system.cpu1.icache.writebacks::total             7398                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                   2                       # Transaction distribution
system.iobus.trans_dist::WriteResp                  2                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                       4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           16                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           16                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                       16                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     17924                       # number of replacements
system.l2.tags.tagsinuse                  3993.697982                       # Cycle average of tags in use
system.l2.tags.total_refs                       22412                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     17924                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.250391                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1796.229347                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         8.811588                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         3.221604                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        17.237026                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data        47.494598                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   892.008270                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  1228.695548                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.438533                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.002151                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000787                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.004208                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.011595                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.217775                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.299974                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.975024                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3997                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0         1010                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2898                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           86                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.975830                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    428066                       # Number of tag accesses
system.l2.tags.data_accesses                   428066                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        12130                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12130                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         5943                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5943                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus1.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus1.data         1111                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1111                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst         3631                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3631                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data         4139                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4140                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.data            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         3631                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         5250                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8882                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         3631                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         5250                       # number of overall hits
system.l2.overall_hits::total                    8882                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  3                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         8137                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8137                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         3770                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3770                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data         5205                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5205                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus1.inst         3770                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        13342                       # number of demand (read+write) misses
system.l2.demand_misses::total                  17112                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus1.inst         3770                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        13342                       # number of overall misses
system.l2.overall_misses::total                 17112                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        12130                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12130                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         5943                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5943                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                4                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         9248                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9248                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         7401                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           7401                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         9344                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          9345                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         7401                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        18592                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25994                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         7401                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        18592                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25994                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.750000                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.879866                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.879866                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.509391                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.509391                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.557042                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.556982                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.509391                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.717620                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.658306                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.509391                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.717620                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.658306                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8687                       # number of writebacks
system.l2.writebacks::total                      8687                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               8975                       # Transaction distribution
system.membus.trans_dist::WriteReq                  2                       # Transaction distribution
system.membus.trans_dist::WriteResp                 2                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         8687                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7817                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               50                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             12                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               3                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8162                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8137                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8975                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        50818                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        50822                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  50822                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave           16                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1651136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1651152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1651152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             33705                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   33705    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               33705                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits                  86                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits                 69                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits                 155                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              4518860950                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts                388                       # Number of instructions committed
system.switch_cpus0.committedOps                  388                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses          364                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts           32                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts                 364                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads          488                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes          261                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                  156                       # number of memory refs
system.switch_cpus0.num_load_insts                 86                       # Number of load instructions
system.switch_cpus0.num_store_insts                70                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      4516424655.233303                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      2436294.766697                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.000539                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.999461                       # Percentage of idle cycles
system.switch_cpus0.Branches                       48                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass            7      1.80%      1.80% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu              198     51.03%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::IntMult               0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::MemRead              95     24.48%     77.32% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite             71     18.30%     95.62% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess            17      4.38%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total               388                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits              132860                       # DTB read hits
system.switch_cpus1.dtb.read_misses               736                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           43402                       # DTB read accesses
system.switch_cpus1.dtb.write_hits             125486                       # DTB write hits
system.switch_cpus1.dtb.write_misses              149                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  14                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          20619                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              258346                       # DTB hits
system.switch_cpus1.dtb.data_misses               885                       # DTB misses
system.switch_cpus1.dtb.data_acv                   26                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           64021                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             222333                       # ITB hits
system.switch_cpus1.itb.fetch_misses              331                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         222664                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                  717811                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             716569                       # Number of instructions committed
system.switch_cpus1.committedOps               716569                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       689857                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses          3891                       # Number of float alu accesses
system.switch_cpus1.num_func_calls              14413                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        76402                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              689857                       # number of integer instructions
system.switch_cpus1.num_fp_insts                 3891                       # number of float instructions
system.switch_cpus1.num_int_register_reads       971424                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       481437                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads         2507                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes         2473                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               260631                       # number of memory refs
system.switch_cpus1.num_load_insts             134645                       # Number of load instructions
system.switch_cpus1.num_store_insts            125986                       # Number of store instructions
system.switch_cpus1.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles            717811                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus1.Branches                    95642                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass        14762      2.06%      2.06% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           418290     58.30%     60.36% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             720      0.10%     60.46% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     60.46% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd           1218      0.17%     60.63% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     60.63% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     60.63% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     60.63% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv            230      0.03%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          138695     19.33%     79.99% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite         126332     17.61%     97.60% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         17233      2.40%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            717480                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        52502                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        26297                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         2163                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1446                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1144                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          302                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             16953                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 2                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12130                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5943                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            6046                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              51                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            12                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             63                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9273                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9273                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          7401                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         9552                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        20745                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        55936                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 76701                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       854016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      1980872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2835152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           17924                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            70428                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.086627                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.296718                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  64641     91.78%     91.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5473      7.77%     99.55% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    314      0.45%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              70428                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.017135                       # Number of seconds simulated
sim_ticks                                 17135157500                       # Number of ticks simulated
final_tick                               2277144079500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                6441424                       # Simulator instruction rate (inst/s)
host_op_rate                                  6441418                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              786234275                       # Simulator tick rate (ticks/s)
host_mem_usage                                 740608                       # Number of bytes of host memory used
host_seconds                                    21.79                       # Real time elapsed on the host
sim_insts                                   140383855                       # Number of instructions simulated
sim_ops                                     140383855                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst      2384960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data     12865664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        94336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       229376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15574336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst      2384960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        94336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2479296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     15526656                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        15526656                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst        37265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data       201026                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         1474                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         3584                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              243349                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        242604                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             242604                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst    139185181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    750834301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      5505406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     13386279                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             908911167                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst    139185181                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      5505406                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        144690587                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       906128584                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            906128584                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       906128584                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst    139185181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    750834301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      5505406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     13386279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1815039751                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     414                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     62701                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    6916     40.39%     40.39% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    211      1.23%     41.62% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     17      0.10%     41.72% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.01%     41.73% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   9977     58.27%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               17122                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     6545     49.14%     49.14% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     211      1.58%     50.73% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      17      0.13%     50.86% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.01%     50.86% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    6544     49.14%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                13318                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             15845518000     92.47%     92.47% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               15408500      0.09%     92.56% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                 833000      0.00%     92.57% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 112000      0.00%     92.57% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             1273496500      7.43%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         17135368000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.946356                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.655909                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.777830                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::3                       397     88.03%     88.03% # number of syscalls executed
system.cpu0.kern.syscall::4                         3      0.67%     88.69% # number of syscalls executed
system.cpu0.kern.syscall::6                         6      1.33%     90.02% # number of syscalls executed
system.cpu0.kern.syscall::17                       17      3.77%     93.79% # number of syscalls executed
system.cpu0.kern.syscall::45                        6      1.33%     95.12% # number of syscalls executed
system.cpu0.kern.syscall::48                        1      0.22%     95.34% # number of syscalls executed
system.cpu0.kern.syscall::54                        1      0.22%     95.57% # number of syscalls executed
system.cpu0.kern.syscall::59                        1      0.22%     95.79% # number of syscalls executed
system.cpu0.kern.syscall::71                       10      2.22%     98.00% # number of syscalls executed
system.cpu0.kern.syscall::73                        5      1.11%     99.11% # number of syscalls executed
system.cpu0.kern.syscall::144                       2      0.44%     99.56% # number of syscalls executed
system.cpu0.kern.syscall::256                       1      0.22%     99.78% # number of syscalls executed
system.cpu0.kern.syscall::257                       1      0.22%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                   451                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    2      0.00%      0.00% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  350      0.63%      0.63% # number of callpals executed
system.cpu0.kern.callpal::tbi                       9      0.02%      0.65% # number of callpals executed
system.cpu0.kern.callpal::swpipl                15275     27.41%     28.05% # number of callpals executed
system.cpu0.kern.callpal::rdps                    636      1.14%     29.19% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.00%     29.20% # number of callpals executed
system.cpu0.kern.callpal::rti                    1618      2.90%     32.10% # number of callpals executed
system.cpu0.kern.callpal::callsys                 476      0.85%     32.95% # number of callpals executed
system.cpu0.kern.callpal::imb                       3      0.01%     32.96% # number of callpals executed
system.cpu0.kern.callpal::rdunique              37367     67.04%    100.00% # number of callpals executed
system.cpu0.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 55738                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             1968                       # number of protection mode switches
system.cpu0.kern.mode_switch::user               1038                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel               1038                      
system.cpu0.kern.mode_good::user                 1038                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.527439                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.690619                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel        6045556500     35.28%     35.28% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user         11089811500     64.72%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     350                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements           327963                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          511.642552                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            8878717                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           327963                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            27.072313                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   511.642552                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.999302                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999302                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          387                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           69                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         18849386                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        18849386                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      4794122                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        4794122                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      3925683                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3925683                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data       104446                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       104446                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data       108064                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       108064                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      8719805                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         8719805                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      8719805                       # number of overall hits
system.cpu0.dcache.overall_hits::total        8719805                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       193908                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       193908                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data       130528                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       130528                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         3811                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         3811                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           45                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           45                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       324436                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        324436                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       324436                       # number of overall misses
system.cpu0.dcache.overall_misses::total       324436                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      4988030                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      4988030                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4056211                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4056211                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data       108257                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       108257                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data       108109                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       108109                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      9044241                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      9044241                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      9044241                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      9044241                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.038875                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.038875                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.032180                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.032180                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.035203                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.035203                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.000416                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000416                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.035872                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.035872                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.035872                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.035872                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       182765                       # number of writebacks
system.cpu0.dcache.writebacks::total           182765                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements           216945                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           33131063                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           216945                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           152.716417                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst     0.001268                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.998732                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.000002                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          132                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          350                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         66755083                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        66755083                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     33052124                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       33052124                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     33052124                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        33052124                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     33052124                       # number of overall hits
system.cpu0.icache.overall_hits::total       33052124                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst       216945                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       216945                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst       216945                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        216945                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst       216945                       # number of overall misses
system.cpu0.icache.overall_misses::total       216945                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     33269069                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     33269069                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     33269069                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     33269069                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     33269069                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     33269069                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.006521                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006521                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.006521                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006521                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.006521                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006521                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks       216945                       # number of writebacks
system.cpu0.icache.writebacks::total           216945                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      19                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      1019                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     292     39.73%     39.73% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     17      2.31%     42.04% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      2      0.27%     42.31% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    424     57.69%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 735                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      292     48.59%     48.59% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      17      2.83%     51.41% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       2      0.33%     51.75% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     290     48.25%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  601                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             16547309000     99.88%     99.88% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                 833000      0.01%     99.89% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 285500      0.00%     99.89% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               18572500      0.11%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         16567000000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.683962                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.817687                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.13%      0.13% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   11      1.42%      1.55% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.26%      1.81% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  679     87.73%     89.53% # number of callpals executed
system.cpu1.kern.callpal::rdps                     34      4.39%     93.93% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.13%     94.06% # number of callpals executed
system.cpu1.kern.callpal::rti                      37      4.78%     98.84% # number of callpals executed
system.cpu1.kern.callpal::callsys                   8      1.03%     99.87% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.13%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   774                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               28                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 18                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 20                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 19                      
system.cpu1.kern.mode_good::user                   18                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.678571                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.050000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.575758                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          45419500     12.28%     12.28% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            83159500     22.48%     34.76% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle           241376500     65.24%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      11                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             4722                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          467.631235                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             103266                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             4722                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            21.869123                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   467.631235                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.913342                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.913342                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          472                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          454                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           230584                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          230584                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        62058                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          62058                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        44823                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         44823                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          327                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          327                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          389                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          389                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       106881                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          106881                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       106881                       # number of overall hits
system.cpu1.dcache.overall_hits::total         106881                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         2881                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         2881                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2169                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2169                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           98                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           98                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           36                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           36                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         5050                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          5050                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         5050                       # number of overall misses
system.cpu1.dcache.overall_misses::total         5050                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        64939                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        64939                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        46992                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        46992                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          425                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          425                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          425                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          425                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       111931                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       111931                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       111931                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       111931                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.044365                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.044365                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.046157                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.046157                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.230588                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.230588                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.084706                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.084706                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.045117                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.045117                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.045117                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.045117                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2761                       # number of writebacks
system.cpu1.dcache.writebacks::total             2761                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             2471                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.999707                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             267820                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2471                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           108.385269                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.999707                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999999                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          495                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           601574                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          601574                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       297079                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         297079                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       297079                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          297079                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       297079                       # number of overall hits
system.cpu1.icache.overall_hits::total         297079                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         2472                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2472                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         2472                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2472                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         2472                       # number of overall misses
system.cpu1.icache.overall_misses::total         2472                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       299551                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       299551                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       299551                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       299551                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       299551                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       299551                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.008252                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.008252                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.008252                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.008252                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.008252                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.008252                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         2471                       # number of writebacks
system.cpu1.icache.writebacks::total             2471                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                1014                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  8372224                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                       1030                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 2079                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2079                       # Transaction distribution
system.iobus.trans_dist::WriteReq              133299                       # Transaction distribution
system.iobus.trans_dist::WriteResp             133299                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          978                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          160                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          736                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          944                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         8530                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  270756                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3912                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          640                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1012                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          472                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3213                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         9249                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  8383849                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements               131113                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               131113                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::1           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1180017                       # Number of tag accesses
system.iocache.tags.data_accesses             1180017                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          297                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              297                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       130816                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide          297                       # number of demand (read+write) misses
system.iocache.demand_misses::total               297                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          297                       # number of overall misses
system.iocache.overall_misses::total              297                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide          297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            297                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          297                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             297                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          297                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            297                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks          130816                       # number of writebacks
system.iocache.writebacks::total               130816                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    256761                       # number of replacements
system.l2.tags.tagsinuse                  3984.479762                       # Cycle average of tags in use
system.l2.tags.total_refs                      592005                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    256761                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.305666                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1535.031843                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         0.365258                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         0.633799                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         0.011947                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         0.639821                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   636.256580                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  1777.028520                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    12.800565                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data    21.711428                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.374764                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.000089                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000155                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000156                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.155336                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.433845                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.003125                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.005301                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.972773                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4056                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          147                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          759                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1623                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1527                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   8945357                       # Number of tag accesses
system.l2.tags.data_accesses                  8945357                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks       185526                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           185526                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       196504                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           196504                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data           17                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data           65                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   82                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data        34806                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          171                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 34977                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst       179668                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst          998                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             180666                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data        91992                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data         1140                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             93132                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst       179668                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data       126798                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst          998                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         1311                       # number of demand (read+write) hits
system.l2.demand_hits::total                   308775                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst       179668                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data       126798                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst          998                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         1311                       # number of overall hits
system.l2.overall_hits::total                  308775                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data           15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           31                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 46                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               17                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data        95644                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         1853                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               97497                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst        37277                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         1474                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            38751                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data       105465                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data         1731                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          107196                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst        37277                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data       201109                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         1474                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         3584                       # number of demand (read+write) misses
system.l2.demand_misses::total                 243444                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst        37277                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data       201109                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         1474                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         3584                       # number of overall misses
system.l2.overall_misses::total                243444                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks       185526                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       185526                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       196504                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       196504                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           32                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           96                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              128                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data       130450                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         2024                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            132474                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst       216945                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         2472                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         219417                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data       197457                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         2871                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        200328                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst       216945                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data       327907                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         2472                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4895                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               552219                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst       216945                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data       327907                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         2472                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4895                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              552219                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.468750                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.322917                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.359375                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.888889                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.809524                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.733185                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.915514                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.735971                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.171827                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.596278                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.176609                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.534116                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.602926                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.535102                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.171827                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.613311                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.596278                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.732176                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.440847                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.171827                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.613311                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.596278                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.732176                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.440847                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               111788                       # number of writebacks
system.l2.writebacks::total                    111788                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1782                       # Transaction distribution
system.membus.trans_dist::ReadResp             148026                       # Transaction distribution
system.membus.trans_dist::WriteReq               2483                       # Transaction distribution
system.membus.trans_dist::WriteResp              2483                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       242604                       # Transaction distribution
system.membus.trans_dist::CleanEvict           124820                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              199                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             77                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             143                       # Transaction distribution
system.membus.trans_dist::ReadExReq             97439                       # Transaction distribution
system.membus.trans_dist::ReadExResp            97417                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        146244                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        130816                       # Transaction distribution
system.membus.trans_dist::InvalidateResp       130816                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       393042                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       393042                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         8530                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       723777                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       732307                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1125349                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      8391232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      8391232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         9249                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     22729728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     22738977                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                31130209                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples            746761                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  746761    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              746761                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits             5057378                       # DTB read hits
system.switch_cpus0.dtb.read_misses              3757                       # DTB read misses
system.switch_cpus0.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses         3250822                       # DTB read accesses
system.switch_cpus0.dtb.write_hits            4167330                       # DTB write hits
system.switch_cpus0.dtb.write_misses              965                       # DTB write misses
system.switch_cpus0.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses        2773725                       # DTB write accesses
system.switch_cpus0.dtb.data_hits             9224708                       # DTB hits
system.switch_cpus0.dtb.data_misses              4722                       # DTB misses
system.switch_cpus0.dtb.data_acv                   24                       # DTB access violations
system.switch_cpus0.dtb.data_accesses         6024547                       # DTB accesses
system.switch_cpus0.itb.fetch_hits           22421775                       # ITB hits
system.switch_cpus0.itb.fetch_misses             1988                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses       22423763                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                34270729                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts           33264323                       # Number of instructions committed
system.switch_cpus0.committedOps             33264323                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses     29038966                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses       3851710                       # Number of float alu accesses
system.switch_cpus0.num_func_calls            1058394                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts      3016249                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts            29038966                       # number of integer instructions
system.switch_cpus0.num_fp_insts              3851710                       # number of float instructions
system.switch_cpus0.num_int_register_reads     42160336                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes     20404513                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads      2564736                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes      2564220                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs              9271216                       # number of memory refs
system.switch_cpus0.num_load_insts            5101838                       # Number of load instructions
system.switch_cpus0.num_store_insts           4169378                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      999642.699905                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      33271086.300095                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.970831                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.029169                       # Percentage of idle cycles
system.switch_cpus0.Branches                  4254899                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass      2322693      6.98%      6.98% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu         18522338     55.67%     62.66% # Class of executed instruction
system.switch_cpus0.op_class::IntMult          533604      1.60%     64.26% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     64.26% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd        1282199      3.85%     68.11% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp             48      0.00%     68.11% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt         767567      2.31%     70.42% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult            51      0.00%     70.42% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv         255850      0.77%     71.19% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     71.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     71.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     71.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     71.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     71.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     71.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     71.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     71.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     71.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     71.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     71.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     71.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     71.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     71.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     71.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     71.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     71.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     71.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     71.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     71.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     71.19% # Class of executed instruction
system.switch_cpus0.op_class::MemRead         5231456     15.72%     86.91% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite        4172523     12.54%     99.46% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess        180740      0.54%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total          33269069                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               65263                       # DTB read hits
system.switch_cpus1.dtb.read_misses               103                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           37288                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              47421                       # DTB write hits
system.switch_cpus1.dtb.write_misses               14                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  10                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          21849                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              112684                       # DTB hits
system.switch_cpus1.dtb.data_misses               117                       # DTB misses
system.switch_cpus1.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           59137                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             175113                       # ITB hits
system.switch_cpus1.itb.fetch_misses               99                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         175212                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                33134019                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             299424                       # Number of instructions committed
system.switch_cpus1.committedOps               299424                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       289545                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           372                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               8116                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        30479                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              289545                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  372                       # number of float instructions
system.switch_cpus1.num_int_register_reads       396641                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       208052                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          208                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               112965                       # number of memory refs
system.switch_cpus1.num_load_insts              65467                       # Number of load instructions
system.switch_cpus1.num_store_insts             47498                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      32844322.822815                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      289696.177185                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.008743                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.991257                       # Percentage of idle cycles
system.switch_cpus1.Branches                    41340                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         5370      1.79%      1.79% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           174875     58.38%     60.17% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             242      0.08%     60.25% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     60.25% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             45      0.02%     60.27% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     60.27% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     60.27% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     60.27% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     60.27% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     60.27% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     60.27% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     60.27% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     60.27% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     60.27% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     60.27% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     60.27% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     60.27% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     60.27% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     60.27% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     60.27% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     60.27% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     60.27% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     60.27% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     60.27% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     60.27% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     60.27% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     60.27% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     60.27% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     60.27% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     60.27% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           66130     22.08%     82.34% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          47777     15.95%     98.29% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          5109      1.71%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            299551                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests      1104994                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       552422                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        35289                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          21371                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        18714                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         2657                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq               1782                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            421897                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              2483                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             2483                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       185526                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       196504                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          135066                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             201                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            81                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            282                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           132496                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          132496                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        219417                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       200698                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       628435                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       981299                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         6903                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        14775                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1631412                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     26335360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     32709057                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       283584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       498272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               59826273                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          518987                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          1628246                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.058131                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.240894                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1536264     94.35%     94.35% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  89313      5.49%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2669      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1628246                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.760334                       # Number of seconds simulated
sim_ticks                                760334110500                       # Number of ticks simulated
final_tick                               3037478190000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1817667                       # Simulator instruction rate (inst/s)
host_op_rate                                  1817667                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              503113070                       # Simulator tick rate (ticks/s)
host_mem_usage                                 746916                       # Number of bytes of host memory used
host_seconds                                  1511.26                       # Real time elapsed on the host
sim_insts                                  2746964921                       # Number of instructions simulated
sim_ops                                    2746964921                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst     10287040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data    177254016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst      3068416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data     73385728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          263995200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst     10287040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst      3068416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      13355456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    158910208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       158910208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst       160735                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data      2769594                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst        47944                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data      1146652                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4124925                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       2482972                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2482972                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst     13529631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    233126482                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      4035615                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     96517737                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             347209465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     13529631                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      4035615                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         17565246                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       209000498                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            209000498                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       209000498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     13529631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    233126482                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      4035615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     96517737                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            556209964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     282                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                    386368                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                   14388     37.88%     37.88% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    158      0.42%     38.30% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    779      2.05%     40.35% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     16      0.04%     40.39% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  22640     59.61%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               37981                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                    14384     48.40%     48.40% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     158      0.53%     48.93% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     779      2.62%     51.56% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      16      0.05%     51.61% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                   14380     48.39%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                29717                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            758305412000     99.73%     99.73% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               11752000      0.00%     99.73% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               38171000      0.01%     99.74% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                2090000      0.00%     99.74% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             1976677000      0.26%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        760334102000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999722                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.635159                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.782418                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         3      0.78%      0.78% # number of syscalls executed
system.cpu0.kern.syscall::3                       114     29.61%     30.39% # number of syscalls executed
system.cpu0.kern.syscall::6                        33      8.57%     38.96% # number of syscalls executed
system.cpu0.kern.syscall::17                       79     20.52%     59.48% # number of syscalls executed
system.cpu0.kern.syscall::19                       32      8.31%     67.79% # number of syscalls executed
system.cpu0.kern.syscall::45                       32      8.31%     76.10% # number of syscalls executed
system.cpu0.kern.syscall::71                       46     11.95%     88.05% # number of syscalls executed
system.cpu0.kern.syscall::73                       36      9.35%     97.40% # number of syscalls executed
system.cpu0.kern.syscall::74                       10      2.60%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                   385                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                  166      0.09%      0.09% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  327      0.17%      0.26% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.00%      0.26% # number of callpals executed
system.cpu0.kern.callpal::swpipl                32570     17.23%     17.49% # number of callpals executed
system.cpu0.kern.callpal::rdps                   1973      1.04%     18.54% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     3      0.00%     18.54% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     3      0.00%     18.54% # number of callpals executed
system.cpu0.kern.callpal::rti                    4458      2.36%     20.90% # number of callpals executed
system.cpu0.kern.callpal::callsys                 869      0.46%     21.36% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.00%     21.36% # number of callpals executed
system.cpu0.kern.callpal::rdunique             148633     78.64%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                189005                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             4785                       # number of protection mode switches
system.cpu0.kern.mode_switch::user               4131                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel               4131                      
system.cpu0.kern.mode_good::user                 4131                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.863323                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.926649                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      173979376500     22.88%     22.88% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        586354725500     77.12%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     327                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements          6293062                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          507.473287                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          303869415                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          6293062                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            48.286417                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   507.473287                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.991159                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.991159                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          181                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          320                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        626523620                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       626523620                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data    229811072                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      229811072                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     73722875                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      73722875                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data       137223                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       137223                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data       143463                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       143463                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data    303533947                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       303533947                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data    303533947                       # number of overall hits
system.cpu0.dcache.overall_hits::total      303533947                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data      3959814                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3959814                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data      2331129                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2331129                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         7417                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         7417                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data          879                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          879                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data      6290943                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       6290943                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data      6290943                       # number of overall misses
system.cpu0.dcache.overall_misses::total      6290943                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data    233770886                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    233770886                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     76054004                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     76054004                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data       144640                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       144640                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data       144342                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       144342                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data    309824890                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    309824890                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data    309824890                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    309824890                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.016939                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.016939                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.030651                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.030651                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.051279                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.051279                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.006090                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.006090                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.020305                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020305                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.020305                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020305                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks      4291641                       # number of writebacks
system.cpu0.dcache.writebacks::total          4291641                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements           519334                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         1184408421                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           519334                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          2280.629462                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          252                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          197                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           63                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       2371009874                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      2371009874                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst   1184725936                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     1184725936                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst   1184725936                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      1184725936                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst   1184725936                       # number of overall hits
system.cpu0.icache.overall_hits::total     1184725936                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst       519334                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       519334                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst       519334                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        519334                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst       519334                       # number of overall misses
system.cpu0.icache.overall_misses::total       519334                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst   1185245270                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   1185245270                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst   1185245270                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   1185245270                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst   1185245270                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   1185245270                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000438                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000438                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000438                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000438                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000438                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000438                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks       519334                       # number of writebacks
system.cpu0.icache.writebacks::total           519334                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     181                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                    427174                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    4678     29.16%     29.16% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    779      4.86%     34.01% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                    166      1.03%     35.05% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                  10421     64.95%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               16044                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     4675     45.99%     45.99% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     779      7.66%     53.65% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                     166      1.63%     55.28% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    4546     44.72%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                10166                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            760395026000     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               38171000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               31643500      0.00%     99.92% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              645415000      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        761110255500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.999359                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.436235                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.633633                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::4                        17     65.38%     65.38% # number of syscalls executed
system.cpu1.kern.syscall::45                        1      3.85%     69.23% # number of syscalls executed
system.cpu1.kern.syscall::71                        4     15.38%     84.62% # number of syscalls executed
system.cpu1.kern.syscall::73                        2      7.69%     92.31% # number of syscalls executed
system.cpu1.kern.syscall::74                        1      3.85%     96.15% # number of syscalls executed
system.cpu1.kern.syscall::92                        1      3.85%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    26                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                   16      0.07%      0.07% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  334      1.44%      1.51% # number of callpals executed
system.cpu1.kern.callpal::tbi                       1      0.00%      1.51% # number of callpals executed
system.cpu1.kern.callpal::swpipl                13658     58.79%     60.30% # number of callpals executed
system.cpu1.kern.callpal::rdps                   1586      6.83%     67.12% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     3      0.01%     67.14% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     3      0.01%     67.15% # number of callpals executed
system.cpu1.kern.callpal::rti                    1441      6.20%     73.35% # number of callpals executed
system.cpu1.kern.callpal::callsys                 304      1.31%     74.66% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.00%     74.67% # number of callpals executed
system.cpu1.kern.callpal::rdunique               5886     25.33%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 23233                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel             1470                       # number of protection mode switches
system.cpu1.kern.mode_switch::user               1259                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                305                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel               1272                      
system.cpu1.kern.mode_good::user                 1259                      
system.cpu1.kern.mode_good::idle                   12                      
system.cpu1.kern.mode_switch_good::kernel     0.865306                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.039344                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.838167                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        1080797500      0.14%      0.14% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        709814022000     91.32%     91.45% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         66423287000      8.55%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     334                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements          7280106                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          508.202449                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          351800297                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          7280106                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            48.323513                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   508.202449                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.992583                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.992583                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          495                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          396                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.966797                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        725454864                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       725454864                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data    286559192                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      286559192                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     65218346                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      65218346                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10033                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10033                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        11234                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        11234                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data    351777538                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       351777538                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data    351777538                       # number of overall hits
system.cpu1.dcache.overall_hits::total      351777538                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data      2368548                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2368548                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data      4915459                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4915459                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data         1896                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1896                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data          635                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          635                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data      7284007                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       7284007                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data      7284007                       # number of overall misses
system.cpu1.dcache.overall_misses::total      7284007                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data    288927740                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    288927740                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     70133805                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     70133805                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        11929                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        11929                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        11869                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        11869                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data    359061545                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    359061545                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data    359061545                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    359061545                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008198                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008198                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.070087                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.070087                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.158940                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.158940                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.053501                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.053501                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.020286                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.020286                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.020286                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.020286                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks      6643503                       # number of writebacks
system.cpu1.dcache.writebacks::total          6643503                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements           161531                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         1420169767                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           161531                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          8791.933233                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          258                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          171                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       2844016109                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      2844016109                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst   1421765758                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     1421765758                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst   1421765758                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      1421765758                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst   1421765758                       # number of overall hits
system.cpu1.icache.overall_hits::total     1421765758                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst       161531                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       161531                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst       161531                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        161531                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst       161531                       # number of overall misses
system.cpu1.icache.overall_misses::total       161531                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst   1421927289                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   1421927289                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst   1421927289                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   1421927289                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst   1421927289                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   1421927289                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000114                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000114                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000114                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000114                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000114                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000114                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks       161531                       # number of writebacks
system.cpu1.icache.writebacks::total           161531                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 100                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   868352                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        112                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1123                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1123                       # Transaction distribution
system.iobus.trans_dist::WriteReq               16537                       # Transaction distribution
system.iobus.trans_dist::WriteResp              16537                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         4272                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           76                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio         1040                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1364                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1344                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         8096                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        27224                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        27224                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   35320                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        17088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          304                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1430                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          682                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          756                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        20260                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       868704                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       868704                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   888964                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                13612                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                13612                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               122508                       # Number of tag accesses
system.iocache.tags.data_accesses              122508                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           44                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               44                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        13568                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        13568                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide           44                       # number of demand (read+write) misses
system.iocache.demand_misses::total                44                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           44                       # number of overall misses
system.iocache.overall_misses::total               44                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           44                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             44                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        13568                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        13568                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           44                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              44                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           44                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             44                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           13568                       # number of writebacks
system.iocache.writebacks::total                13568                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   4272834                       # number of replacements
system.l2.tags.tagsinuse                  3768.772228                       # Cycle average of tags in use
system.l2.tags.total_refs                    16820510                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4272834                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.936617                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2007.793398                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   111.518616                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   917.974109                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    95.197372                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   636.288733                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.490184                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.027226                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.224115                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.023242                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.155344                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.920110                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3962                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          200                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2073                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1668                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           21                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.967285                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 238129194                       # Number of tag accesses
system.l2.tags.data_accesses                238129194                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks     10935144                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         10935144                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       559608                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           559608                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data          649                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data          142                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  791                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data           57                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data           22                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 79                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data      1360997                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data      4072906                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               5433903                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst       358588                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst       113587                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             472175                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data      2161360                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data      2060520                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4221880                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst       358588                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data      3522357                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst       113587                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data      6133426                       # number of demand (read+write) hits
system.l2.demand_hits::total                 10127958                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst       358588                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data      3522357                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst       113587                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data      6133426                       # number of overall hits
system.l2.overall_hits::total                10127958                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data          561                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data          466                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1027                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data          115                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           41                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              156                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data       967048                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data       840247                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1807295                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst       160746                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst        47944                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           208690                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data      1802616                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data       306407                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2109023                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst       160746                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data      2769664                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst        47944                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data      1146654                       # number of demand (read+write) misses
system.l2.demand_misses::total                4125008                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst       160746                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data      2769664                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst        47944                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data      1146654                       # number of overall misses
system.l2.overall_misses::total               4125008                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks     10935144                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     10935144                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       559608                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       559608                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data         1210                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data          608                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1818                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data          172                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data           63                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            235                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data      2328045                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data      4913153                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7241198                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst       519334                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst       161531                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         680865                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data      3963976                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data      2366927                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       6330903                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst       519334                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data      6292021                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst       161531                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data      7280080                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             14252966                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst       519334                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data      6292021                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst       161531                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data      7280080                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            14252966                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.463636                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.766447                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.564906                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.668605                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.650794                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.663830                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.415391                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.171020                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.249585                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.309523                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.296810                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.306507                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.454749                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.129454                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.333131                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.309523                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.440187                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.296810                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.157506                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.289414                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.309523                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.440187                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.296810                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.157506                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.289414                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              2469404                       # number of writebacks
system.l2.writebacks::total                   2469404                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1079                       # Transaction distribution
system.membus.trans_dist::ReadResp            2318836                       # Transaction distribution
system.membus.trans_dist::WriteReq               2969                       # Transaction distribution
system.membus.trans_dist::WriteResp              2969                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2482972                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1616454                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             3460                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1435                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            1225                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1808434                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1807253                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2317757                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         13568                       # Transaction distribution
system.membus.trans_dist::InvalidateResp        13568                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        40792                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        40792                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         8096                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     12343091                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     12351187                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12391979                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       871168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       871168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        20260                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    422039680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    422059940                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               422931108                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           8248212                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 8248212    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             8248212                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits           233747993                       # DTB read hits
system.switch_cpus0.dtb.read_misses            133777                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses       232077605                       # DTB read accesses
system.switch_cpus0.dtb.write_hits           76202843                       # DTB write hits
system.switch_cpus0.dtb.write_misses            55403                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   1                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses       72587625                       # DTB write accesses
system.switch_cpus0.dtb.data_hits           309950836                       # DTB hits
system.switch_cpus0.dtb.data_misses            189180                       # DTB misses
system.switch_cpus0.dtb.data_acv                    1                       # DTB access violations
system.switch_cpus0.dtb.data_accesses       304665230                       # DTB accesses
system.switch_cpus0.itb.fetch_hits         1173229816                       # ITB hits
system.switch_cpus0.itb.fetch_misses             7229                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses     1173237045                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              1520668503                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts         1185056089                       # Number of instructions committed
system.switch_cpus0.committedOps           1185056089                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses    930654908                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses     269016635                       # Number of float alu accesses
system.switch_cpus0.num_func_calls           10977520                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts    110292689                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts           930654908                       # number of integer instructions
system.switch_cpus0.num_fp_insts            269016635                       # number of float instructions
system.switch_cpus0.num_int_register_reads   1560991799                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    678727476                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads    316751371                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes    229063204                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs            310310567                       # number of memory refs
system.switch_cpus0.num_load_insts          234050378                       # Number of load instructions
system.switch_cpus0.num_store_insts          76260189                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      335416045.448706                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      1185252457.551294                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.779429                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.220571                       # Percentage of idle cycles
system.switch_cpus0.Branches                126131020                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass     75923329      6.41%      6.41% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        613852264     51.79%     58.20% # Class of executed instruction
system.switch_cpus0.op_class::IntMult         3356913      0.28%     58.48% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     58.48% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd      118149814      9.97%     68.45% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp       30167969      2.55%     70.99% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt        4899719      0.41%     71.41% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult      23321188      1.97%     73.37% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv        2187467      0.18%     73.56% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt        611577      0.05%     73.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     73.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     73.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     73.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     73.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     73.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     73.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     73.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     73.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     73.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     73.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     73.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     73.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     73.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     73.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     73.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     73.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     73.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     73.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     73.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     73.61% # Class of executed instruction
system.switch_cpus0.op_class::MemRead       234233797     19.76%     93.37% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite       76265082      6.43%     99.81% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess       2276151      0.19%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total        1185245270                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits           288894927                       # DTB read hits
system.switch_cpus1.dtb.read_misses            159588                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses       288609861                       # DTB read accesses
system.switch_cpus1.dtb.write_hits           70146145                       # DTB write hits
system.switch_cpus1.dtb.write_misses           242724                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses       69928224                       # DTB write accesses
system.switch_cpus1.dtb.data_hits           359041072                       # DTB hits
system.switch_cpus1.dtb.data_misses            402312                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses       358538085                       # DTB accesses
system.switch_cpus1.itb.fetch_hits         1419855752                       # ITB hits
system.switch_cpus1.itb.fetch_misses              684                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses     1419856436                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              1522220894                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts         1421524977                       # Number of instructions committed
system.switch_cpus1.committedOps           1421524977                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses   1158032428                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses     296514710                       # Number of float alu accesses
system.switch_cpus1.num_func_calls            5940472                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts    160014059                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts          1158032428                       # number of integer instructions
system.switch_cpus1.num_fp_insts            296514710                       # number of float instructions
system.switch_cpus1.num_int_register_reads   1876947667                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    841960040                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads    313720918                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes    249360557                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs            359490093                       # number of memory refs
system.switch_cpus1.num_load_insts          289099261                       # Number of load instructions
system.switch_cpus1.num_store_insts          70390832                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      98841248.572621                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      1423379645.427379                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.935068                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.064932                       # Percentage of idle cycles
system.switch_cpus1.Branches                170672398                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass     86250802      6.07%      6.07% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        799087576     56.20%     62.26% # Class of executed instruction
system.switch_cpus1.op_class::IntMult          429812      0.03%     62.29% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     62.29% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd      118786468      8.35%     70.65% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp       37233693      2.62%     73.27% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt          12743      0.00%     73.27% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult      15277879      1.07%     74.34% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv         289646      0.02%     74.36% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt        934165      0.07%     74.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     74.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     74.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     74.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     74.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     74.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     74.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     74.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     74.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     74.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     74.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     74.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     74.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     74.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     74.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     74.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     74.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     74.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     74.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     74.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     74.43% # Class of executed instruction
system.switch_cpus1.op_class::MemRead       289116554     20.33%     94.76% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite       70391370      4.95%     99.71% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess       4116581      0.29%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total        1421927289                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests     28520675                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     14261395                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       188439                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         237870                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       210922                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        26948                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq               1079                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           7019619                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              2969                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             2969                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10935144                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       559608                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2576839                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            4209                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1514                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           5723                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7242379                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7242379                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        680865                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      6337675                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1483344                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     18863699                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       437994                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     21827934                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              42612971                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     61696640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    677613624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     17693632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    891379308                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1648383204                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4300058                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         32824781                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.019599                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.144419                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               32208394     98.12%     98.12% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 589439      1.80%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  26948      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           32824781                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.006090                       # Number of seconds simulated
sim_ticks                                  6089883500                       # Number of ticks simulated
final_tick                               3043568073500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              359719522                       # Simulator instruction rate (inst/s)
host_op_rate                                359718465                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              793895611                       # Simulator tick rate (ticks/s)
host_mem_usage                                 747940                       # Number of bytes of host memory used
host_seconds                                     7.67                       # Real time elapsed on the host
sim_insts                                  2759351773                       # Number of instructions simulated
sim_ops                                    2759351773                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       408640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data      1567104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       160768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       716096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2852608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       408640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       160768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        569408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1670208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1670208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         6385                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data        24486                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         2512                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data        11189                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               44572                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         26097                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              26097                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst     67101448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    257329061                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     26399191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    117587800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             468417499                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     67101448                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     26399191                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         93500639                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       274259434                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            274259434                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       274259434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     67101448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    257329061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     26399191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    117587800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            742676933                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       5                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     86320                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    1882     45.49%     45.49% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    120      2.90%     48.39% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      6      0.15%     48.54% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.02%     48.56% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   2128     51.44%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                4137                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     1881     48.38%     48.38% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     120      3.09%     51.47% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       6      0.15%     51.62% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.03%     51.65% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    1880     48.35%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 3888                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0              5553836500     94.42%     94.42% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                8996500      0.15%     94.57% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                 294000      0.00%     94.57% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 173500      0.00%     94.58% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              318942500      5.42%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          5882243000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999469                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.883459                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.939811                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1      6.25%      6.25% # number of syscalls executed
system.cpu0.kern.syscall::3                         1      6.25%     12.50% # number of syscalls executed
system.cpu0.kern.syscall::4                         6     37.50%     50.00% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      6.25%     56.25% # number of syscalls executed
system.cpu0.kern.syscall::19                        1      6.25%     62.50% # number of syscalls executed
system.cpu0.kern.syscall::54                        1      6.25%     68.75% # number of syscalls executed
system.cpu0.kern.syscall::71                        1      6.25%     75.00% # number of syscalls executed
system.cpu0.kern.syscall::73                        4     25.00%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    16                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                   11      0.01%      0.01% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   31      0.04%      0.05% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.00%      0.05% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 3837      4.55%      4.60% # number of callpals executed
system.cpu0.kern.callpal::rdps                     45      0.05%      4.65% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.00%      4.66% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     2      0.00%      4.66% # number of callpals executed
system.cpu0.kern.callpal::rti                     173      0.21%      4.86% # number of callpals executed
system.cpu0.kern.callpal::callsys                  29      0.03%      4.90% # number of callpals executed
system.cpu0.kern.callpal::imb                       5      0.01%      4.90% # number of callpals executed
system.cpu0.kern.callpal::rdunique              80204     95.10%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 84340                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              205                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 52                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 53                      
system.cpu0.kern.mode_good::user                   52                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.258537                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.408560                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel         624560500     10.74%     10.74% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user          5193147500     89.26%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      31                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements            44494                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          507.805255                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            3722438                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            44854                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            82.990101                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   507.805255                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.991807                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.991807                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          360                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          360                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.703125                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          7548982                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         7548982                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2358418                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2358418                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      1249204                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1249204                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        49601                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        49601                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        49964                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        49964                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      3607622                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3607622                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      3607622                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3607622                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        38866                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        38866                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         5451                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         5451                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          563                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          563                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           84                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           84                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        44317                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         44317                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        44317                       # number of overall misses
system.cpu0.dcache.overall_misses::total        44317                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2397284                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2397284                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      1254655                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1254655                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        50164                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        50164                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        50048                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        50048                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      3651939                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      3651939                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      3651939                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      3651939                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.016213                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.016213                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.004345                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.004345                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.011223                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.011223                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.001678                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.001678                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.012135                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.012135                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.012135                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.012135                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        32275                       # number of writebacks
system.cpu0.dcache.writebacks::total            32275                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements            10881                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.994785                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           12030049                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            11393                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1055.915826                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.994785                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999990                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999990                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         23275896                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        23275896                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11621619                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11621619                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11621619                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11621619                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11621619                       # number of overall hits
system.cpu0.icache.overall_hits::total       11621619                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst        10886                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        10886                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst        10886                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         10886                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst        10886                       # number of overall misses
system.cpu0.icache.overall_misses::total        10886                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11632505                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11632505                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11632505                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11632505                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11632505                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11632505                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000936                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000936                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000936                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000936                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000936                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000936                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks        10881                       # number of writebacks
system.cpu0.icache.writebacks::total            10881                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      17                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      2495                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     474     44.84%     44.84% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      6      0.57%     45.41% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     11      1.04%     46.45% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    566     53.55%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                1057                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      470     49.74%     49.74% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       6      0.63%     50.37% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      11      1.16%     51.53% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     458     48.47%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  945                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0              6055560500     99.44%     99.44% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                 294000      0.00%     99.44% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                2076000      0.03%     99.48% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               31857500      0.52%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total          6089788000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.991561                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.809187                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.894040                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         3     16.67%     16.67% # number of syscalls executed
system.cpu1.kern.syscall::3                         1      5.56%     22.22% # number of syscalls executed
system.cpu1.kern.syscall::6                         2     11.11%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::17                        1      5.56%     38.89% # number of syscalls executed
system.cpu1.kern.syscall::33                        1      5.56%     44.44% # number of syscalls executed
system.cpu1.kern.syscall::45                        3     16.67%     61.11% # number of syscalls executed
system.cpu1.kern.syscall::48                        1      5.56%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1      5.56%     72.22% # number of syscalls executed
system.cpu1.kern.syscall::71                        4     22.22%     94.44% # number of syscalls executed
system.cpu1.kern.syscall::74                        1      5.56%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    18                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.08%      0.08% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  128      9.88%      9.96% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      0.39%     10.35% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  849     65.56%     75.91% # number of callpals executed
system.cpu1.kern.callpal::rdps                     17      1.31%     77.22% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     3      0.23%     77.45% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     2      0.15%     77.61% # number of callpals executed
system.cpu1.kern.callpal::rti                     191     14.75%     92.36% # number of callpals executed
system.cpu1.kern.callpal::callsys                  32      2.47%     94.83% # number of callpals executed
system.cpu1.kern.callpal::imb                       4      0.31%     95.14% # number of callpals executed
system.cpu1.kern.callpal::rdunique                 63      4.86%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  1295                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              289                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                172                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 29                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                175                      
system.cpu1.kern.mode_good::user                  172                      
system.cpu1.kern.mode_good::idle                    4                      
system.cpu1.kern.mode_switch_good::kernel     0.605536                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.137931                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.716327                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         226720500      3.72%      3.72% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           141233500      2.32%      6.04% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          5722158500     93.96%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     128                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements            16104                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          496.202744                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             257652                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            16616                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.506259                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   496.202744                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.969146                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.969146                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          459                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           531716                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          531716                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       125831                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         125831                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       111236                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        111236                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1903                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1903                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         2053                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         2053                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       237067                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          237067                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       237067                       # number of overall hits
system.cpu1.dcache.overall_hits::total         237067                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         8295                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         8295                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         8028                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         8028                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          226                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          226                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           63                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           63                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        16323                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         16323                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        16323                       # number of overall misses
system.cpu1.dcache.overall_misses::total        16323                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       134126                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       134126                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       119264                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       119264                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2129                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2129                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         2116                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         2116                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       253390                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       253390                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       253390                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       253390                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.061845                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.061845                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.067313                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.067313                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.106153                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.106153                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.029773                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.029773                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.064418                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.064418                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.064418                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.064418                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10339                       # number of writebacks
system.cpu1.dcache.writebacks::total            10339                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             8106                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.992087                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2417377                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             8617                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           280.535801                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.992087                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999985                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          323                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1521475                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1521475                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       748577                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         748577                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       748577                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          748577                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       748577                       # number of overall hits
system.cpu1.icache.overall_hits::total         748577                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         8107                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         8107                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         8107                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          8107                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         8107                       # number of overall misses
system.cpu1.icache.overall_misses::total         8107                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       756684                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       756684                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       756684                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       756684                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       756684                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       756684                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.010714                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.010714                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.010714                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.010714                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.010714                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.010714                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         8106                       # number of writebacks
system.cpu1.icache.writebacks::total             8106                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  15                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   122880                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         15                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  728                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 728                       # Transaction distribution
system.iobus.trans_dist::WriteReq                2469                       # Transaction distribution
system.iobus.trans_dist::WriteResp               2469                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          316                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          952                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1230                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2546                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         3848                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         3848                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    6394                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1309                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          615                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           27                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3215                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       122912                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       122912                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   126127                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                 1924                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1940                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                17316                       # Number of tag accesses
system.iocache.tags.data_accesses               17316                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            4                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                4                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide         1920                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total         1920                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide            4                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 4                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            4                       # number of overall misses
system.iocache.overall_misses::total                4                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide            4                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              4                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide         1920                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total         1920                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            4                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               4                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            4                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              4                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            1920                       # number of writebacks
system.iocache.writebacks::total                 1920                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     46899                       # number of replacements
system.l2.tags.tagsinuse                  4034.931051                       # Cycle average of tags in use
system.l2.tags.total_refs                      124428                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     50852                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.446865                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      647.562746                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst  1022.961666                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  2163.623177                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    94.079668                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   106.703794                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.158096                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.249747                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.528228                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.022969                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.026051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.985091                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3953                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          954                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2790                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          205                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.965088                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1292726                       # Number of tag accesses
system.l2.tags.data_accesses                  1292726                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        42614                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            42614                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        15341                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            15341                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data           91                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data           19                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  110                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  9                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data         1888                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data         1004                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2892                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst         4501                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst         5595                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              10096                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data        18099                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data         4027                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             22126                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst         4501                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        19987                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         5595                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         5031                       # number of demand (read+write) hits
system.l2.demand_hits::total                    35114                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         4501                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        19987                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         5595                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         5031                       # number of overall hits
system.l2.overall_hits::total                   35114                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data           33                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           21                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 54                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               13                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         3346                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         6892                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10238                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         6385                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         2512                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             8897                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data        21145                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data         4301                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           25446                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         6385                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        24491                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         2512                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        11193                       # number of demand (read+write) misses
system.l2.demand_misses::total                  44581                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         6385                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        24491                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         2512                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        11193                       # number of overall misses
system.l2.overall_misses::total                 44581                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        42614                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        42614                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        15341                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        15341                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          124                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           40                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              164                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data           17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         5234                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         7896                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             13130                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst        10886                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         8107                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          18993                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data        39244                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         8328                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         47572                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst        10886                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        44478                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         8107                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        16224                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                79695                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst        10886                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        44478                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         8107                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        16224                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               79695                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.266129                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.525000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.329268                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.647059                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.400000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.590909                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.639282                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.872847                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.779741                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.586533                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.309856                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.468436                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.538808                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.516451                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.534894                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.586533                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.550632                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.309856                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.689904                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.559395                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.586533                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.550632                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.309856                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.689904                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.559395                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                24177                       # number of writebacks
system.l2.writebacks::total                     24177                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 724                       # Transaction distribution
system.membus.trans_dist::ReadResp              35071                       # Transaction distribution
system.membus.trans_dist::WriteReq                549                       # Transaction distribution
system.membus.trans_dist::WriteResp               549                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        26097                       # Transaction distribution
system.membus.trans_dist::CleanEvict            18014                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              202                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            138                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              76                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10275                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10229                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         34347                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1920                       # Transaction distribution
system.membus.trans_dist::InvalidateResp         1920                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         5768                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         5768                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2546                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       131797                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       134343                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 140111                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       123136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       123136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         3215                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      4399936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      4403151                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4526287                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             92272                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   92272    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               92272                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits             2367408                       # DTB read hits
system.switch_cpus0.dtb.read_misses              1399                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses         2149021                       # DTB read accesses
system.switch_cpus0.dtb.write_hits            1305296                       # DTB write hits
system.switch_cpus0.dtb.write_misses               33                       # DTB write misses
system.switch_cpus0.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses        1185999                       # DTB write accesses
system.switch_cpus0.dtb.data_hits             3672704                       # DTB hits
system.switch_cpus0.dtb.data_misses              1432                       # DTB misses
system.switch_cpus0.dtb.data_acv                   12                       # DTB access violations
system.switch_cpus0.dtb.data_accesses         3335020                       # DTB accesses
system.switch_cpus0.itb.fetch_hits           10436006                       # ITB hits
system.switch_cpus0.itb.fetch_misses              409                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses       10436415                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                11764447                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts           11631061                       # Number of instructions committed
system.switch_cpus0.committedOps             11631061                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses     10450395                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses          1450                       # Number of float alu accesses
system.switch_cpus0.num_func_calls             644142                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts      1412336                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts            10450395                       # number of integer instructions
system.switch_cpus0.num_fp_insts                 1450                       # number of float instructions
system.switch_cpus0.num_int_register_reads     13920781                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes      7516853                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads          806                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          675                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs              3755023                       # number of memory refs
system.switch_cpus0.num_load_insts            2449571                       # Number of load instructions
system.switch_cpus0.num_store_insts           1305452                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      528209.629589                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      11236237.370411                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.955101                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.044899                       # Percentage of idle cycles
system.switch_cpus0.Branches                  2381416                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass       740788      6.37%      6.37% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu          6961786     59.85%     66.22% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            3597      0.03%     66.25% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     66.25% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd            186      0.00%     66.25% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              2      0.00%     66.25% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              4      0.00%     66.25% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             2      0.00%     66.25% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv             15      0.00%     66.25% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     66.25% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     66.25% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     66.25% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     66.25% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     66.25% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     66.25% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     66.25% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     66.25% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     66.25% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     66.25% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     66.25% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     66.25% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     66.25% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     66.25% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     66.25% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     66.25% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     66.25% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     66.25% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     66.25% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     66.25% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     66.25% # Class of executed instruction
system.switch_cpus0.op_class::MemRead         2505171     21.54%     87.78% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite        1305819     11.23%     99.01% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess        115135      0.99%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total          11632505                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits              135085                       # DTB read hits
system.switch_cpus1.dtb.read_misses               716                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           53042                       # DTB read accesses
system.switch_cpus1.dtb.write_hits             121187                       # DTB write hits
system.switch_cpus1.dtb.write_misses              151                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  14                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          28284                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              256272                       # DTB hits
system.switch_cpus1.dtb.data_misses               867                       # DTB misses
system.switch_cpus1.dtb.data_acv                   26                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           81326                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             305025                       # ITB hits
system.switch_cpus1.itb.fetch_misses              290                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         305315                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                12179784                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             755791                       # Number of instructions committed
system.switch_cpus1.committedOps               755791                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       722538                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses          4833                       # Number of float alu accesses
system.switch_cpus1.num_func_calls              15642                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        80955                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              722538                       # number of integer instructions
system.switch_cpus1.num_fp_insts                 4833                       # number of float instructions
system.switch_cpus1.num_int_register_reads      1008858                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       511241                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads         3004                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes         2943                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               258737                       # number of memory refs
system.switch_cpus1.num_load_insts             136983                       # Number of load instructions
system.switch_cpus1.num_store_insts            121754                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      11422825.941596                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      756958.058404                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.062149                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.937851                       # Percentage of idle cycles
system.switch_cpus1.Branches                   105517                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass        18681      2.47%      2.47% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           455104     60.14%     62.61% # Class of executed instruction
system.switch_cpus1.op_class::IntMult            1166      0.15%     62.77% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     62.77% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd           1221      0.16%     62.93% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     62.93% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     62.93% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     62.93% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv            230      0.03%     62.96% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     62.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     62.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     62.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     62.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     62.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     62.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     62.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     62.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     62.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          140856     18.61%     81.57% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite         121843     16.10%     97.68% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         17583      2.32%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            756684                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests       160154                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        80017                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         5902                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           5094                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         4437                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          657                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                724                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             67667                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               549                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              549                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        42614                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        15341                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           16221                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             303                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           147                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            450                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            13176                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           13176                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         18993                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        47950                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        30540                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       135720                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        22787                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        48813                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                237860                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1257856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      4928191                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       939520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      1714384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                8839951                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           50747                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           212174                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.082677                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.286583                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 195299     92.05%     92.05% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  16208      7.64%     99.69% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    667      0.31%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             212174                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
