Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun May 12 14:47:15 2024
| Host         : DESKTOP-H9C91L2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file display_demo_dvi_timing_summary_routed.rpt -pb display_demo_dvi_timing_summary_routed.pb -rpx display_demo_dvi_timing_summary_routed.rpx -warn_on_violation
| Design       : display_demo_dvi
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                       Violations  
---------  --------  --------------------------------  ----------  
HPDR-1     Warning   Port pin direction inconsistency  1           
SYNTH-10   Warning   Wide multiplier                   270         
TIMING-18  Warning   Missing input or output delay     6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.115        0.000                      0               220767        0.024        0.000                      0               220767        0.538        0.000                       0                136432  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)         Period(ns)      Frequency(MHz)
-----         ------------         ----------      --------------
sys_clk_pin   {0.000 5.000}        10.000          100.000         
  clk_1x_pre  {0.000 6.734}        13.468          74.250          
  clk_5x_pre  {0.000 1.347}        2.694           371.250         
  clk_fb      {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.115        0.000                      0               217885        0.024        0.000                      0               217885        3.000        0.000                       0                136164  
  clk_1x_pre        1.221        0.000                      0                 2882        0.122        0.000                      0                 2882        6.234        0.000                       0                   256  
  clk_5x_pre                                                                                                                                                    0.538        0.000                       0                    10  
  clk_fb                                                                                                                                                       48.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_5x_pre                  
(none)        clk_fb                      
(none)                      clk_1x_pre    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 raymarcher/ss/msdi_3/tc/tc/sc1/out_valid_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/msdi_3/tc/tc/sc2/res_reg[5][34]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.158ns  (logic 0.419ns (4.575%)  route 8.739ns (95.425%))
  Logic Levels:           0  
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.532ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.847     5.532    raymarcher/ss/msdi_3/tc/tc/sc1/CLK_IBUF_BUFG
    SLICE_X117Y79        FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc1/out_valid_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y79        FDRE (Prop_fdre_C_Q)         0.419     5.951 r  raymarcher/ss/msdi_3/tc/tc/sc1/out_valid_reg_reg[41]/Q
                         net (fo=5208, routed)        8.739    14.690    raymarcher/ss/msdi_3/tc/tc/sc2/valid1_0
    SLICE_X49Y163        FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc2/res_reg[5][34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.536    15.035    raymarcher/ss/msdi_3/tc/tc/sc2/CLK_IBUF_BUFG
    SLICE_X49Y163        FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc2/res_reg[5][34]/C
                         clock pessimism              0.185    15.220    
                         clock uncertainty           -0.035    15.185    
    SLICE_X49Y163        FDRE (Setup_fdre_C_CE)      -0.380    14.805    raymarcher/ss/msdi_3/tc/tc/sc2/res_reg[5][34]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -14.690    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 raymarcher/ss/msdi_3/tc/tc/sc1/out_valid_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/msdi_3/tc/tc/sc2/res_reg[5][7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.158ns  (logic 0.419ns (4.575%)  route 8.739ns (95.425%))
  Logic Levels:           0  
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.532ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.847     5.532    raymarcher/ss/msdi_3/tc/tc/sc1/CLK_IBUF_BUFG
    SLICE_X117Y79        FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc1/out_valid_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y79        FDRE (Prop_fdre_C_Q)         0.419     5.951 r  raymarcher/ss/msdi_3/tc/tc/sc1/out_valid_reg_reg[41]/Q
                         net (fo=5208, routed)        8.739    14.690    raymarcher/ss/msdi_3/tc/tc/sc2/valid1_0
    SLICE_X49Y163        FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc2/res_reg[5][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.536    15.035    raymarcher/ss/msdi_3/tc/tc/sc2/CLK_IBUF_BUFG
    SLICE_X49Y163        FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc2/res_reg[5][7]/C
                         clock pessimism              0.185    15.220    
                         clock uncertainty           -0.035    15.185    
    SLICE_X49Y163        FDRE (Setup_fdre_C_CE)      -0.380    14.805    raymarcher/ss/msdi_3/tc/tc/sc2/res_reg[5][7]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -14.690    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 raymarcher/ss/msdi_3/tp/tp/act2/out_valid_reg_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/msdi_3/tp/res_reg[rayd_z][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.713ns  (logic 0.456ns (4.695%)  route 9.257ns (95.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.373ns = ( 15.373 - 10.000 ) 
    Source Clock Delay      (SCD):    5.522ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.837     5.522    raymarcher/ss/msdi_3/tp/tp/act2/CLK_IBUF_BUFG
    SLICE_X0Y128         FDRE                                         r  raymarcher/ss/msdi_3/tp/tp/act2/out_valid_reg_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.456     5.978 r  raymarcher/ss/msdi_3/tp/tp/act2/out_valid_reg_reg[36]/Q
                         net (fo=969, routed)         9.257    15.235    raymarcher/ss/msdi_3/tp/valid1
    SLICE_X162Y85        FDRE                                         r  raymarcher/ss/msdi_3/tp/res_reg[rayd_z][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.873    15.373    raymarcher/ss/msdi_3/tp/CLK_IBUF_BUFG
    SLICE_X162Y85        FDRE                                         r  raymarcher/ss/msdi_3/tp/res_reg[rayd_z][5]/C
                         clock pessimism              0.193    15.566    
                         clock uncertainty           -0.035    15.530    
    SLICE_X162Y85        FDRE (Setup_fdre_C_CE)      -0.169    15.361    raymarcher/ss/msdi_3/tp/res_reg[rayd_z][5]
  -------------------------------------------------------------------
                         required time                         15.361    
                         arrival time                         -15.235    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (required time - arrival time)
  Source:                 raymarcher/ss/msdi_3/tc/tc/sc1/out_valid_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/msdi_3/tc/tc/sc2/res_reg[5][10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.167ns  (logic 0.419ns (4.571%)  route 8.748ns (95.429%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 15.050 - 10.000 ) 
    Source Clock Delay      (SCD):    5.532ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.847     5.532    raymarcher/ss/msdi_3/tc/tc/sc1/CLK_IBUF_BUFG
    SLICE_X117Y79        FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc1/out_valid_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y79        FDRE (Prop_fdre_C_Q)         0.419     5.951 r  raymarcher/ss/msdi_3/tc/tc/sc1/out_valid_reg_reg[41]/Q
                         net (fo=5208, routed)        8.748    14.699    raymarcher/ss/msdi_3/tc/tc/sc2/valid1_0
    SLICE_X54Y149        FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc2/res_reg[5][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.550    15.050    raymarcher/ss/msdi_3/tc/tc/sc2/CLK_IBUF_BUFG
    SLICE_X54Y149        FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc2/res_reg[5][10]/C
                         clock pessimism              0.193    15.243    
                         clock uncertainty           -0.035    15.208    
    SLICE_X54Y149        FDRE (Setup_fdre_C_CE)      -0.380    14.828    raymarcher/ss/msdi_3/tc/tc/sc2/res_reg[5][10]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                         -14.699    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (required time - arrival time)
  Source:                 raymarcher/ss/msdi_3/tc/tc/sc1/out_valid_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/msdi_3/tc/tc/sc2/res_reg[5][21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.167ns  (logic 0.419ns (4.571%)  route 8.748ns (95.429%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 15.050 - 10.000 ) 
    Source Clock Delay      (SCD):    5.532ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.847     5.532    raymarcher/ss/msdi_3/tc/tc/sc1/CLK_IBUF_BUFG
    SLICE_X117Y79        FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc1/out_valid_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y79        FDRE (Prop_fdre_C_Q)         0.419     5.951 r  raymarcher/ss/msdi_3/tc/tc/sc1/out_valid_reg_reg[41]/Q
                         net (fo=5208, routed)        8.748    14.699    raymarcher/ss/msdi_3/tc/tc/sc2/valid1_0
    SLICE_X54Y149        FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc2/res_reg[5][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.550    15.050    raymarcher/ss/msdi_3/tc/tc/sc2/CLK_IBUF_BUFG
    SLICE_X54Y149        FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc2/res_reg[5][21]/C
                         clock pessimism              0.193    15.243    
                         clock uncertainty           -0.035    15.208    
    SLICE_X54Y149        FDRE (Setup_fdre_C_CE)      -0.380    14.828    raymarcher/ss/msdi_3/tc/tc/sc2/res_reg[5][21]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                         -14.699    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (required time - arrival time)
  Source:                 raymarcher/ss/msdi_3/tc/tc/sc1/out_valid_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/msdi_3/tc/tc/sc2/res_reg[5][26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.167ns  (logic 0.419ns (4.571%)  route 8.748ns (95.429%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 15.050 - 10.000 ) 
    Source Clock Delay      (SCD):    5.532ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.847     5.532    raymarcher/ss/msdi_3/tc/tc/sc1/CLK_IBUF_BUFG
    SLICE_X117Y79        FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc1/out_valid_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y79        FDRE (Prop_fdre_C_Q)         0.419     5.951 r  raymarcher/ss/msdi_3/tc/tc/sc1/out_valid_reg_reg[41]/Q
                         net (fo=5208, routed)        8.748    14.699    raymarcher/ss/msdi_3/tc/tc/sc2/valid1_0
    SLICE_X54Y149        FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc2/res_reg[5][26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.550    15.050    raymarcher/ss/msdi_3/tc/tc/sc2/CLK_IBUF_BUFG
    SLICE_X54Y149        FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc2/res_reg[5][26]/C
                         clock pessimism              0.193    15.243    
                         clock uncertainty           -0.035    15.208    
    SLICE_X54Y149        FDRE (Setup_fdre_C_CE)      -0.380    14.828    raymarcher/ss/msdi_3/tc/tc/sc2/res_reg[5][26]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                         -14.699    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (required time - arrival time)
  Source:                 raymarcher/ss/msdi_3/tc/tc/sc1/out_valid_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/msdi_3/tc/tc/sc2/res_reg[5][39]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.167ns  (logic 0.419ns (4.571%)  route 8.748ns (95.429%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 15.050 - 10.000 ) 
    Source Clock Delay      (SCD):    5.532ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.847     5.532    raymarcher/ss/msdi_3/tc/tc/sc1/CLK_IBUF_BUFG
    SLICE_X117Y79        FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc1/out_valid_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y79        FDRE (Prop_fdre_C_Q)         0.419     5.951 r  raymarcher/ss/msdi_3/tc/tc/sc1/out_valid_reg_reg[41]/Q
                         net (fo=5208, routed)        8.748    14.699    raymarcher/ss/msdi_3/tc/tc/sc2/valid1_0
    SLICE_X54Y149        FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc2/res_reg[5][39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.550    15.050    raymarcher/ss/msdi_3/tc/tc/sc2/CLK_IBUF_BUFG
    SLICE_X54Y149        FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc2/res_reg[5][39]/C
                         clock pessimism              0.193    15.243    
                         clock uncertainty           -0.035    15.208    
    SLICE_X54Y149        FDRE (Setup_fdre_C_CE)      -0.380    14.828    raymarcher/ss/msdi_3/tc/tc/sc2/res_reg[5][39]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                         -14.699    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (required time - arrival time)
  Source:                 raymarcher/ss/msdi_3/tc/tc/sc1/out_valid_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/msdi_3/tc/tc/sc2/y_reg[19][60]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.129ns  (logic 0.419ns (4.590%)  route 8.710ns (95.410%))
  Logic Levels:           0  
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.532ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.847     5.532    raymarcher/ss/msdi_3/tc/tc/sc1/CLK_IBUF_BUFG
    SLICE_X117Y79        FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc1/out_valid_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y79        FDRE (Prop_fdre_C_Q)         0.419     5.951 r  raymarcher/ss/msdi_3/tc/tc/sc1/out_valid_reg_reg[41]/Q
                         net (fo=5208, routed)        8.710    14.661    raymarcher/ss/msdi_3/tc/tc/sc2/valid1_0
    SLICE_X71Y164        FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc2/y_reg[19][60]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.523    15.022    raymarcher/ss/msdi_3/tc/tc/sc2/CLK_IBUF_BUFG
    SLICE_X71Y164        FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc2/y_reg[19][60]/C
                         clock pessimism              0.185    15.207    
                         clock uncertainty           -0.035    15.172    
    SLICE_X71Y164        FDRE (Setup_fdre_C_CE)      -0.380    14.792    raymarcher/ss/msdi_3/tc/tc/sc2/y_reg[19][60]
  -------------------------------------------------------------------
                         required time                         14.792    
                         arrival time                         -14.661    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (required time - arrival time)
  Source:                 raymarcher/ss/msdi_3/tc/tc/sc1/out_valid_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/msdi_3/tc/tc/sc2/y_reg[19][61]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.129ns  (logic 0.419ns (4.590%)  route 8.710ns (95.410%))
  Logic Levels:           0  
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.532ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.847     5.532    raymarcher/ss/msdi_3/tc/tc/sc1/CLK_IBUF_BUFG
    SLICE_X117Y79        FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc1/out_valid_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y79        FDRE (Prop_fdre_C_Q)         0.419     5.951 r  raymarcher/ss/msdi_3/tc/tc/sc1/out_valid_reg_reg[41]/Q
                         net (fo=5208, routed)        8.710    14.661    raymarcher/ss/msdi_3/tc/tc/sc2/valid1_0
    SLICE_X71Y164        FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc2/y_reg[19][61]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.523    15.022    raymarcher/ss/msdi_3/tc/tc/sc2/CLK_IBUF_BUFG
    SLICE_X71Y164        FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc2/y_reg[19][61]/C
                         clock pessimism              0.185    15.207    
                         clock uncertainty           -0.035    15.172    
    SLICE_X71Y164        FDRE (Setup_fdre_C_CE)      -0.380    14.792    raymarcher/ss/msdi_3/tc/tc/sc2/y_reg[19][61]
  -------------------------------------------------------------------
                         required time                         14.792    
                         arrival time                         -14.661    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (required time - arrival time)
  Source:                 raymarcher/ss/msdi_3/tc/tc/sc1/out_valid_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/msdi_3/tc/tc/sc2/y_reg[19][62]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.129ns  (logic 0.419ns (4.590%)  route 8.710ns (95.410%))
  Logic Levels:           0  
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.532ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.847     5.532    raymarcher/ss/msdi_3/tc/tc/sc1/CLK_IBUF_BUFG
    SLICE_X117Y79        FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc1/out_valid_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y79        FDRE (Prop_fdre_C_Q)         0.419     5.951 r  raymarcher/ss/msdi_3/tc/tc/sc1/out_valid_reg_reg[41]/Q
                         net (fo=5208, routed)        8.710    14.661    raymarcher/ss/msdi_3/tc/tc/sc2/valid1_0
    SLICE_X71Y164        FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc2/y_reg[19][62]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.523    15.022    raymarcher/ss/msdi_3/tc/tc/sc2/CLK_IBUF_BUFG
    SLICE_X71Y164        FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc2/y_reg[19][62]/C
                         clock pessimism              0.185    15.207    
                         clock uncertainty           -0.035    15.172    
    SLICE_X71Y164        FDRE (Setup_fdre_C_CE)      -0.380    14.792    raymarcher/ss/msdi_3/tc/tc/sc2/y_reg[19][62]
  -------------------------------------------------------------------
                         required time                         14.792    
                         arrival time                         -14.661    
  -------------------------------------------------------------------
                         slack                                  0.131    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 raymarcher/ss/msdi_4/tc/tc/sc1/res_reg[0][33]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/msdi_4/tc/tc/sc1/res_reg[1][33]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.238%)  route 0.145ns (50.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      0.763     1.708    raymarcher/ss/msdi_4/tc/tc/sc1/CLK_IBUF_BUFG
    SLICE_X149Y49        FDRE                                         r  raymarcher/ss/msdi_4/tc/tc/sc1/res_reg[0][33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y49        FDRE (Prop_fdre_C_Q)         0.141     1.849 r  raymarcher/ss/msdi_4/tc/tc/sc1/res_reg[0][33]/Q
                         net (fo=1, routed)           0.145     1.994    raymarcher/ss/msdi_4/tc/tc/sc1/res_reg[0]_1037[33]
    SLICE_X149Y50        FDRE                                         r  raymarcher/ss/msdi_4/tc/tc/sc1/res_reg[1][33]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      0.963     2.156    raymarcher/ss/msdi_4/tc/tc/sc1/CLK_IBUF_BUFG
    SLICE_X149Y50        FDRE                                         r  raymarcher/ss/msdi_4/tc/tc/sc1/res_reg[1][33]/C
                         clock pessimism             -0.257     1.899    
    SLICE_X149Y50        FDRE (Hold_fdre_C_D)         0.071     1.970    raymarcher/ss/msdi_4/tc/tc/sc1/res_reg[1][33]
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 raymarcher/ss/msdi_2/tp/tp/act2/y_reg[8][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/msdi_2/tp/tp/act2/y_reg[9][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.268ns (57.116%)  route 0.201ns (42.884%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      0.587     1.532    raymarcher/ss/msdi_2/tp/tp/act2/CLK_IBUF_BUFG
    SLICE_X47Y100        FDRE                                         r  raymarcher/ss/msdi_2/tp/tp/act2/y_reg[8][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.141     1.673 r  raymarcher/ss/msdi_2/tp/tp/act2/y_reg[8][2]/Q
                         net (fo=2, routed)           0.201     1.874    raymarcher/ss/msdi_2/tp/tp/act2/y_reg_n_0_[8][2]
    SLICE_X49Y95         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     2.001 r  raymarcher/ss/msdi_2/tp/tp/act2/y_reg[9][3]_i_1__4/O[3]
                         net (fo=1, routed)           0.000     2.001    raymarcher/ss/msdi_2/tp/tp/act2/y_reg[9][3]_i_1__4_n_4
    SLICE_X49Y95         FDRE                                         r  raymarcher/ss/msdi_2/tp/tp/act2/y_reg[9][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      0.926     2.119    raymarcher/ss/msdi_2/tp/tp/act2/CLK_IBUF_BUFG
    SLICE_X49Y95         FDRE                                         r  raymarcher/ss/msdi_2/tp/tp/act2/y_reg[9][3]/C
                         clock pessimism             -0.253     1.866    
    SLICE_X49Y95         FDRE (Hold_fdre_C_D)         0.105     1.971    raymarcher/ss/msdi_2/tp/tp/act2/y_reg[9][3]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 raymarcher/ss/msdi_2/tp/tp/act2/z_reg[8][56]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/msdi_2/tp/tp/act2/z_reg[9][42]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.252ns (50.859%)  route 0.243ns (49.141%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      0.624     1.569    raymarcher/ss/msdi_2/tp/tp/act2/CLK_IBUF_BUFG
    SLICE_X17Y198        FDRE                                         r  raymarcher/ss/msdi_2/tp/tp/act2/z_reg[8][56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y198        FDRE (Prop_fdre_C_Q)         0.141     1.710 r  raymarcher/ss/msdi_2/tp/tp/act2/z_reg[8][56]/Q
                         net (fo=1, routed)           0.243     1.953    raymarcher/ss/msdi_2/tp/tp/act2/z_reg[8]_207[56]
    SLICE_X19Y204        LUT2 (Prop_lut2_I1_O)        0.045     1.998 r  raymarcher/ss/msdi_2/tp/tp/act2/z[9][57]_i_2__2/O
                         net (fo=1, routed)           0.000     1.998    raymarcher/ss/msdi_2/tp/tp/act2/z[9][57]_i_2__2_n_0
    SLICE_X19Y204        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.064 r  raymarcher/ss/msdi_2/tp/tp/act2/z_reg[9][57]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     2.064    raymarcher/ss/msdi_2/tp/tp/act2/z_reg[9][57]_i_1__2_n_5
    SLICE_X19Y204        FDRE                                         r  raymarcher/ss/msdi_2/tp/tp/act2/z_reg[9][42]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      0.988     2.182    raymarcher/ss/msdi_2/tp/tp/act2/CLK_IBUF_BUFG
    SLICE_X19Y204        FDRE                                         r  raymarcher/ss/msdi_2/tp/tp/act2/z_reg[9][42]/C
                         clock pessimism             -0.253     1.928    
    SLICE_X19Y204        FDRE (Hold_fdre_C_D)         0.105     2.033    raymarcher/ss/msdi_2/tp/tp/act2/z_reg[9][42]
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 raymarcher/ss/msdi_4/tc/res_reg[march_depth][9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/res_reg[31][march_depth][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.969%)  route 0.227ns (58.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      0.682     1.627    raymarcher/ss/msdi_4/tc/CLK_IBUF_BUFG
    SLICE_X120Y201       FDRE                                         r  raymarcher/ss/msdi_4/tc/res_reg[march_depth][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y201       FDRE (Prop_fdre_C_Q)         0.164     1.791 r  raymarcher/ss/msdi_4/tc/res_reg[march_depth][9]/Q
                         net (fo=1, routed)           0.227     2.018    raymarcher/ss/msg_out2[march_depth]_43[9]
    SLICE_X112Y199       SRLC32E                                      r  raymarcher/ss/res_reg[31][march_depth][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      0.862     2.055    raymarcher/ss/CLK_IBUF_BUFG
    SLICE_X112Y199       SRLC32E                                      r  raymarcher/ss/res_reg[31][march_depth][9]_srl32/CLK
                         clock pessimism             -0.253     1.802    
    SLICE_X112Y199       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.985    raymarcher/ss/res_reg[31][march_depth][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 raymarcher/ss/msdi_4/tp/tp/act1/y_reg[26][31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/msdi_4/tp/tp/act1/x_reg[27][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.274ns (57.970%)  route 0.199ns (42.030%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      0.577     1.522    raymarcher/ss/msdi_4/tp/tp/act1/CLK_IBUF_BUFG
    SLICE_X90Y102        FDRE                                         r  raymarcher/ss/msdi_4/tp/tp/act1/y_reg[26][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y102        FDRE (Prop_fdre_C_Q)         0.164     1.686 r  raymarcher/ss/msdi_4/tp/tp/act1/y_reg[26][31]/Q
                         net (fo=1, routed)           0.199     1.884    raymarcher/ss/msdi_4/tp/tp/act1/fmatan2scale/y_reg[26]_311[5]
    SLICE_X91Y99         LUT3 (Prop_lut3_I0_O)        0.045     1.929 r  raymarcher/ss/msdi_4/tp/tp/act1/fmatan2scale/x[27][7]_i_4__11/O
                         net (fo=1, routed)           0.000     1.929    raymarcher/ss/msdi_4/tp/tp/act1/fmatan2scale/x[27][7]_i_4__11_n_0
    SLICE_X91Y99         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.994 r  raymarcher/ss/msdi_4/tp/tp/act1/fmatan2scale/x_reg[27][7]_i_1__11/O[1]
                         net (fo=3, routed)           0.000     1.994    raymarcher/ss/msdi_4/tp/tp/act1/fmatan2scale_n_90
    SLICE_X91Y99         FDRE                                         r  raymarcher/ss/msdi_4/tp/tp/act1/x_reg[27][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      0.918     2.111    raymarcher/ss/msdi_4/tp/tp/act1/CLK_IBUF_BUFG
    SLICE_X91Y99         FDRE                                         r  raymarcher/ss/msdi_4/tp/tp/act1/x_reg[27][5]/C
                         clock pessimism             -0.253     1.858    
    SLICE_X91Y99         FDRE (Hold_fdre_C_D)         0.102     1.960    raymarcher/ss/msdi_4/tp/tp/act1/x_reg[27][5]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 raymarcher/ss/ld/lg2/y_reg[26][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/ld/lg2/y_reg[27][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.231%)  route 0.158ns (52.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      0.789     1.734    raymarcher/ss/ld/lg2/CLK_IBUF_BUFG
    SLICE_X159Y48        FDRE                                         r  raymarcher/ss/ld/lg2/y_reg[26][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y48        FDRE (Prop_fdre_C_Q)         0.141     1.875 r  raymarcher/ss/ld/lg2/y_reg[26][0]/Q
                         net (fo=1, routed)           0.158     2.032    raymarcher/ss/ld/lg2/y_reg[26]_637[0]
    SLICE_X157Y50        FDRE                                         r  raymarcher/ss/ld/lg2/y_reg[27][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      0.991     2.184    raymarcher/ss/ld/lg2/CLK_IBUF_BUFG
    SLICE_X157Y50        FDRE                                         r  raymarcher/ss/ld/lg2/y_reg[27][0]/C
                         clock pessimism             -0.257     1.927    
    SLICE_X157Y50        FDRE (Hold_fdre_C_D)         0.070     1.997    raymarcher/ss/ld/lg2/y_reg[27][0]
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 raymarcher/ss/msdi_4/tp/tp/act1/x_reg[17][13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/msdi_4/tp/tp/act1/x_reg[18][14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.287ns (60.476%)  route 0.188ns (39.524%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      0.584     1.529    raymarcher/ss/msdi_4/tp/tp/act1/CLK_IBUF_BUFG
    SLICE_X101Y100       FDRE                                         r  raymarcher/ss/msdi_4/tp/tp/act1/x_reg[17][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y100       FDRE (Prop_fdre_C_Q)         0.141     1.670 r  raymarcher/ss/msdi_4/tp/tp/act1/x_reg[17][13]/Q
                         net (fo=2, routed)           0.188     1.857    raymarcher/ss/msdi_4/tp/tp/act1/x_reg[17]_488[13]
    SLICE_X97Y99         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     2.003 r  raymarcher/ss/msdi_4/tp/tp/act1/x_reg[18][15]_i_1__11/O[2]
                         net (fo=1, routed)           0.000     2.003    raymarcher/ss/msdi_4/tp/tp/act1/x_reg[18][15]_i_1__11_n_5
    SLICE_X97Y99         FDRE                                         r  raymarcher/ss/msdi_4/tp/tp/act1/x_reg[18][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      0.923     2.116    raymarcher/ss/msdi_4/tp/tp/act1/CLK_IBUF_BUFG
    SLICE_X97Y99         FDRE                                         r  raymarcher/ss/msdi_4/tp/tp/act1/x_reg[18][14]/C
                         clock pessimism             -0.253     1.863    
    SLICE_X97Y99         FDRE (Hold_fdre_C_D)         0.105     1.968    raymarcher/ss/msdi_4/tp/tp/act1/x_reg[18][14]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 raymarcher/ss/ld/lg2/y_reg[26][3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/ld/lg2/y_reg[27][3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.105%)  route 0.158ns (52.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      0.789     1.734    raymarcher/ss/ld/lg2/CLK_IBUF_BUFG
    SLICE_X159Y48        FDSE                                         r  raymarcher/ss/ld/lg2/y_reg[26][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y48        FDSE (Prop_fdse_C_Q)         0.141     1.875 r  raymarcher/ss/ld/lg2/y_reg[26][3]/Q
                         net (fo=1, routed)           0.158     2.033    raymarcher/ss/ld/lg2/y_reg[26]_637[3]
    SLICE_X157Y50        FDSE                                         r  raymarcher/ss/ld/lg2/y_reg[27][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      0.991     2.184    raymarcher/ss/ld/lg2/CLK_IBUF_BUFG
    SLICE_X157Y50        FDSE                                         r  raymarcher/ss/ld/lg2/y_reg[27][3]/C
                         clock pessimism             -0.257     1.927    
    SLICE_X157Y50        FDSE (Hold_fdse_C_D)         0.070     1.997    raymarcher/ss/ld/lg2/y_reg[27][3]
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 raymarcher/ss/msdi_4/tc/res_reg[z_iter][63]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/res_reg[31][z_iter][63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.049%)  route 0.115ns (44.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      0.585     1.530    raymarcher/ss/msdi_4/tc/CLK_IBUF_BUFG
    SLICE_X131Y129       FDRE                                         r  raymarcher/ss/msdi_4/tc/res_reg[z_iter][63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y129       FDRE (Prop_fdre_C_Q)         0.141     1.671 r  raymarcher/ss/msdi_4/tc/res_reg[z_iter][63]/Q
                         net (fo=1, routed)           0.115     1.786    raymarcher/ss/msg_out2[z_iter]_48[63]
    SLICE_X132Y130       SRLC32E                                      r  raymarcher/ss/res_reg[31][z_iter][63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      0.856     2.049    raymarcher/ss/CLK_IBUF_BUFG
    SLICE_X132Y130       SRLC32E                                      r  raymarcher/ss/res_reg[31][z_iter][63]_srl32/CLK
                         clock pessimism             -0.482     1.567    
    SLICE_X132Y130       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.750    raymarcher/ss/res_reg[31][z_iter][63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 raymarcher/ss/msdi_2/tp/tp/act2/z_reg[8][38]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/msdi_2/tp/tp/act2/z_reg[9][38]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.252ns (50.327%)  route 0.249ns (49.673%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      0.624     1.569    raymarcher/ss/msdi_2/tp/tp/act2/CLK_IBUF_BUFG
    SLICE_X17Y197        FDRE                                         r  raymarcher/ss/msdi_2/tp/tp/act2/z_reg[8][38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y197        FDRE (Prop_fdre_C_Q)         0.141     1.710 r  raymarcher/ss/msdi_2/tp/tp/act2/z_reg[8][38]/Q
                         net (fo=3, routed)           0.249     1.959    raymarcher/ss/msdi_2/tp/tp/act2/z_reg[8]_207[38]
    SLICE_X19Y203        LUT2 (Prop_lut2_I1_O)        0.045     2.004 r  raymarcher/ss/msdi_2/tp/tp/act2/z[9][39]_i_3__4/O
                         net (fo=1, routed)           0.000     2.004    raymarcher/ss/msdi_2/tp/tp/act2/z[9][39]_i_3__4_n_0
    SLICE_X19Y203        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.070 r  raymarcher/ss/msdi_2/tp/tp/act2/z_reg[9][39]_i_1__4/O[2]
                         net (fo=1, routed)           0.000     2.070    raymarcher/ss/msdi_2/tp/tp/act2/z_reg[9][39]_i_1__4_n_5
    SLICE_X19Y203        FDRE                                         r  raymarcher/ss/msdi_2/tp/tp/act2/z_reg[9][38]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      0.988     2.182    raymarcher/ss/msdi_2/tp/tp/act2/CLK_IBUF_BUFG
    SLICE_X19Y203        FDRE                                         r  raymarcher/ss/msdi_2/tp/tp/act2/z_reg[9][38]/C
                         clock pessimism             -0.253     1.928    
    SLICE_X19Y203        FDRE (Hold_fdre_C_D)         0.105     2.033    raymarcher/ss/msdi_2/tp/tp/act2/z_reg[9][38]
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK        n/a            3.884         10.000      6.116      DSP48_X1Y80      raymarcher/fm1/M_reg[0]/CLK
Min Period        n/a     DSP48E1/CLK        n/a            3.884         10.000      6.116      DSP48_X4Y72      raymarcher/fm1/M_reg[0]__0/CLK
Min Period        n/a     DSP48E1/CLK        n/a            3.884         10.000      6.116      DSP48_X3Y72      raymarcher/fm2/M_reg[0]/CLK
Min Period        n/a     DSP48E1/CLK        n/a            3.884         10.000      6.116      DSP48_X6Y72      raymarcher/fm2/M_reg[0]__0/CLK
Min Period        n/a     DSP48E1/CLK        n/a            3.884         10.000      6.116      DSP48_X2Y80      raymarcher/fm3/M_reg[0]/CLK
Min Period        n/a     DSP48E1/CLK        n/a            3.884         10.000      6.116      DSP48_X5Y72      raymarcher/fm3/M_reg[0]__0/CLK
Min Period        n/a     DSP48E1/CLK        n/a            3.884         10.000      6.116      DSP48_X7Y18      raymarcher/ss/ld/approxmult_dst1/fm/M_reg[0]/CLK
Min Period        n/a     DSP48E1/CLK        n/a            3.884         10.000      6.116      DSP48_X8Y20      raymarcher/ss/ld/approxmult_dst1/fm/M_reg[0]__0/CLK
Min Period        n/a     DSP48E1/CLK        n/a            3.884         10.000      6.116      DSP48_X8Y44      raymarcher/ss/ld/approxmult_dst2/fm/M_reg[0]/CLK
Min Period        n/a     DSP48E1/CLK        n/a            3.884         10.000      6.116      DSP48_X7Y42      raymarcher/ss/ld/approxmult_dst2/fm/M_reg[0]__0/CLK
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X44Y170    raymarcher/msg_out_reg[7][epsilon][0]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X44Y170    raymarcher/msg_out_reg[7][epsilon][0]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X36Y171    raymarcher/msg_out_reg[7][epsilon][10]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X36Y171    raymarcher/msg_out_reg[7][epsilon][10]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X36Y171    raymarcher/msg_out_reg[7][epsilon][11]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X36Y171    raymarcher/msg_out_reg[7][epsilon][11]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X36Y171    raymarcher/msg_out_reg[7][epsilon][12]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X36Y171    raymarcher/msg_out_reg[7][epsilon][12]_srl7/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X44Y170    raymarcher/msg_out_reg[7][epsilon][0]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X44Y170    raymarcher/msg_out_reg[7][epsilon][0]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X36Y171    raymarcher/msg_out_reg[7][epsilon][10]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X36Y171    raymarcher/msg_out_reg[7][epsilon][10]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X36Y171    raymarcher/msg_out_reg[7][epsilon][11]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X36Y171    raymarcher/msg_out_reg[7][epsilon][11]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X36Y171    raymarcher/msg_out_reg[7][epsilon][12]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X36Y171    raymarcher/msg_out_reg[7][epsilon][12]_srl7/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_1x_pre
  To Clock:  clk_1x_pre

Setup :            0  Failing Endpoints,  Worst Slack        1.221ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.221ns  (required time - arrival time)
  Source:                 bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            dvi_out/encode_ch0/bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        12.207ns  (logic 2.366ns (19.382%)  route 9.841ns (80.618%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.276ns = ( 23.744 - 13.468 ) 
    Source Clock Delay      (SCD):    10.726ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      2.106     5.791    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.879 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.697     8.576    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.672 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         2.053    10.726    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X125Y48        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y48        FDRE (Prop_fdre_C_Q)         0.456    11.182 r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[4]/Q
                         net (fo=8, routed)           1.816    12.998    bth/doutb[4]
    SLICE_X157Y45        LUT5 (Prop_lut5_I4_O)        0.152    13.150 r  bth/g0_b5/O
                         net (fo=17, routed)          1.193    14.343    bth/blue[5]
    SLICE_X161Y37        LUT3 (Prop_lut3_I1_O)        0.354    14.697 r  bth/bias[1]_i_5/O
                         net (fo=2, routed)           1.497    16.194    bth/bias[1]_i_5_n_0
    SLICE_X161Y22        LUT6 (Prop_lut6_I4_O)        0.326    16.520 r  bth/bias[1]_i_2/O
                         net (fo=83, routed)          1.436    17.956    bth/bias[1]_i_6_0
    SLICE_X161Y37        LUT4 (Prop_lut4_I2_O)        0.124    18.080 r  bth/bias[3]_i_13/O
                         net (fo=2, routed)           1.280    19.360    bth/bias[3]_i_13_n_0
    SLICE_X160Y15        LUT6 (Prop_lut6_I5_O)        0.124    19.484 r  bth/bias[3]_i_8/O
                         net (fo=9, routed)           0.849    20.333    bth/bias[3]_i_8_n_0
    SLICE_X160Y14        LUT5 (Prop_lut5_I0_O)        0.152    20.485 r  bth/bias[4]_i_16__1/O
                         net (fo=3, routed)           0.849    21.335    bth/bias[4]_i_16__1_n_0
    SLICE_X160Y13        LUT3 (Prop_lut3_I0_O)        0.352    21.687 r  bth/bias[3]_i_3/O
                         net (fo=1, routed)           0.921    22.607    bth/bias[3]_i_3_n_0
    SLICE_X160Y11        LUT6 (Prop_lut6_I2_O)        0.326    22.933 r  bth/bias[3]_i_1/O
                         net (fo=1, routed)           0.000    22.933    dvi_out/encode_ch0/D[1]
    SLICE_X160Y11        FDRE                                         r  dvi_out/encode_ch0/bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    14.873 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    16.877    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.968 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.972    18.939    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    19.022 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574    21.596    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.687 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         2.057    23.744    dvi_out/encode_ch0/o_clk_1x
    SLICE_X160Y11        FDRE                                         r  dvi_out/encode_ch0/bias_reg[3]/C
                         clock pessimism              0.550    24.294    
                         clock uncertainty           -0.168    24.126    
    SLICE_X160Y11        FDRE (Setup_fdre_C_D)        0.029    24.155    dvi_out/encode_ch0/bias_reg[3]
  -------------------------------------------------------------------
                         required time                         24.155    
                         arrival time                         -22.933    
  -------------------------------------------------------------------
                         slack                                  1.221    

Slack (MET) :             1.265ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.351ns  (logic 4.683ns (41.256%)  route 6.668ns (58.744%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.812ns = ( 23.280 - 13.468 ) 
    Source Clock Delay      (SCD):    10.514ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      2.106     5.791    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.879 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.697     8.576    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.672 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.841    10.514    display_timings_inst/o_clk_1x
    SLICE_X95Y58         FDSE                                         r  display_timings_inst/o_sy_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y58         FDSE (Prop_fdse_C_Q)         0.419    10.933 r  display_timings_inst/o_sy_reg[15]/Q
                         net (fo=62, routed)          0.990    11.923    bth/Q[15]
    DSP48_X5Y24          DSP48E1 (Prop_dsp48e1_A[28]_P[19])
                                                      4.016    15.939 r  bth/addrb0/P[19]
                         net (fo=1, routed)           0.628    16.567    display_timings_inst/P[19]
    SLICE_X90Y64         LUT5 (Prop_lut5_I0_O)        0.124    16.691 r  display_timings_inst/framebuffer_i_1/O
                         net (fo=17, routed)          1.554    18.245    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addrb[19]
    SLICE_X77Y68         LUT4 (Prop_lut4_I2_O)        0.124    18.369 r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_enb/O
                         net (fo=10, routed)          3.496    21.865    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/ENB
    RAMB36_X6Y29         RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    14.873 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    16.877    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.968 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.972    18.939    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    19.022 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574    21.596    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.687 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.593    23.280    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/clkb
    RAMB36_X6Y29         RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.461    23.741    
                         clock uncertainty           -0.168    23.573    
    RAMB36_X6Y29         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    23.130    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         23.130    
                         arrival time                         -21.865    
  -------------------------------------------------------------------
                         slack                                  1.265    

Slack (MET) :             1.298ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.228ns  (logic 4.559ns (40.604%)  route 6.669ns (59.396%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.802ns = ( 23.270 - 13.468 ) 
    Source Clock Delay      (SCD):    10.514ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      2.106     5.791    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.879 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.697     8.576    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.672 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.841    10.514    display_timings_inst/o_clk_1x
    SLICE_X95Y58         FDSE                                         r  display_timings_inst/o_sy_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y58         FDSE (Prop_fdse_C_Q)         0.419    10.933 r  display_timings_inst/o_sy_reg[15]/Q
                         net (fo=62, routed)          0.990    11.923    bth/Q[15]
    DSP48_X5Y24          DSP48E1 (Prop_dsp48e1_A[28]_P[15])
                                                      4.016    15.939 r  bth/addrb0/P[15]
                         net (fo=1, routed)           0.901    16.840    display_timings_inst/P[15]
    SLICE_X82Y63         LUT5 (Prop_lut5_I0_O)        0.124    16.964 r  display_timings_inst/framebuffer_i_5/O
                         net (fo=152, routed)         4.778    21.742    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/addrb[15]
    RAMB36_X6Y30         RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    14.873 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    16.877    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.968 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.972    18.939    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    19.022 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574    21.596    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.687 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.583    23.270    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/clkb
    RAMB36_X6Y30         RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.453    23.723    
                         clock uncertainty           -0.168    23.555    
    RAMB36_X6Y30         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    23.040    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         23.040    
                         arrival time                         -21.742    
  -------------------------------------------------------------------
                         slack                                  1.298    

Slack (MET) :             1.346ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.252ns  (logic 4.683ns (41.618%)  route 6.569ns (58.382%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.802ns = ( 23.270 - 13.468 ) 
    Source Clock Delay      (SCD):    10.514ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      2.106     5.791    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.879 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.697     8.576    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.672 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.841    10.514    display_timings_inst/o_clk_1x
    SLICE_X95Y58         FDSE                                         r  display_timings_inst/o_sy_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y58         FDSE (Prop_fdse_C_Q)         0.419    10.933 r  display_timings_inst/o_sy_reg[15]/Q
                         net (fo=62, routed)          0.990    11.923    bth/Q[15]
    DSP48_X5Y24          DSP48E1 (Prop_dsp48e1_A[28]_P[19])
                                                      4.016    15.939 r  bth/addrb0/P[19]
                         net (fo=1, routed)           0.628    16.567    display_timings_inst/P[19]
    SLICE_X90Y64         LUT5 (Prop_lut5_I0_O)        0.124    16.691 r  display_timings_inst/framebuffer_i_1/O
                         net (fo=17, routed)          1.554    18.245    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addrb[19]
    SLICE_X77Y68         LUT4 (Prop_lut4_I2_O)        0.124    18.369 r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_enb/O
                         net (fo=10, routed)          3.397    21.766    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/ENB
    RAMB36_X6Y30         RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    14.873 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    16.877    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.968 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.972    18.939    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    19.022 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574    21.596    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.687 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.583    23.270    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/clkb
    RAMB36_X6Y30         RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.453    23.723    
                         clock uncertainty           -0.168    23.555    
    RAMB36_X6Y30         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    23.112    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         23.112    
                         arrival time                         -21.766    
  -------------------------------------------------------------------
                         slack                                  1.346    

Slack (MET) :             1.350ns  (required time - arrival time)
  Source:                 bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            dvi_out/encode_ch1/bias_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        12.084ns  (logic 2.374ns (19.646%)  route 9.710ns (80.354%))
  Logic Levels:           8  (LUT4=4 LUT5=2 LUT6=2)
  Clock Path Skew:        0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.279ns = ( 23.747 - 13.468 ) 
    Source Clock Delay      (SCD):    10.726ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      2.106     5.791    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.879 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.697     8.576    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.672 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         2.053    10.726    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X125Y48        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y48        FDRE (Prop_fdre_C_Q)         0.456    11.182 r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[4]/Q
                         net (fo=8, routed)           1.939    13.121    bth/doutb[4]
    SLICE_X160Y46        LUT5 (Prop_lut5_I4_O)        0.152    13.273 r  bth/g0_b3/O
                         net (fo=8, routed)           1.240    14.513    bth/blue[3]
    SLICE_X160Y41        LUT4 (Prop_lut4_I0_O)        0.354    14.867 r  bth/o_tmds[4]_i_2__0/O
                         net (fo=14, routed)          1.691    16.558    bth/g0_b0_0
    SLICE_X158Y20        LUT4 (Prop_lut4_I3_O)        0.352    16.910 r  bth/o_tmds[6]_i_2/O
                         net (fo=6, routed)           0.851    17.762    bth/o_tmds[4]_i_2__0_0
    SLICE_X162Y17        LUT5 (Prop_lut5_I4_O)        0.328    18.090 r  bth/bias[4]_i_29/O
                         net (fo=13, routed)          1.236    19.326    bth/bias[4]_i_29_n_0
    SLICE_X160Y8         LUT4 (Prop_lut4_I2_O)        0.152    19.478 r  bth/bias[2]_i_6/O
                         net (fo=6, routed)           0.740    20.218    bth/bias[2]_i_6_n_0
    SLICE_X159Y12        LUT4 (Prop_lut4_I0_O)        0.332    20.550 r  bth/bias[2]_i_3__0/O
                         net (fo=3, routed)           1.203    21.752    bth/bias[2]_i_3__0_n_0
    SLICE_X158Y3         LUT6 (Prop_lut6_I1_O)        0.124    21.876 r  bth/bias[4]_i_7__0/O
                         net (fo=1, routed)           0.809    22.685    bth/bias[4]_i_7__0_n_0
    SLICE_X160Y6         LUT6 (Prop_lut6_I5_O)        0.124    22.809 r  bth/bias[4]_i_1__0/O
                         net (fo=1, routed)           0.000    22.809    dvi_out/encode_ch1/bias_reg[4]_3[2]
    SLICE_X160Y6         FDRE                                         r  dvi_out/encode_ch1/bias_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    14.873 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    16.877    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.968 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.972    18.939    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    19.022 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574    21.596    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.687 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         2.060    23.747    dvi_out/encode_ch1/o_clk_1x
    SLICE_X160Y6         FDRE                                         r  dvi_out/encode_ch1/bias_reg[4]/C
                         clock pessimism              0.550    24.297    
                         clock uncertainty           -0.168    24.129    
    SLICE_X160Y6         FDRE (Setup_fdre_C_D)        0.031    24.160    dvi_out/encode_ch1/bias_reg[4]
  -------------------------------------------------------------------
                         required time                         24.160    
                         arrival time                         -22.809    
  -------------------------------------------------------------------
                         slack                                  1.350    

Slack (MET) :             1.354ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.116ns  (logic 4.559ns (41.015%)  route 6.557ns (58.985%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.788ns = ( 23.256 - 13.468 ) 
    Source Clock Delay      (SCD):    10.514ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      2.106     5.791    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.879 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.697     8.576    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.672 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.841    10.514    display_timings_inst/o_clk_1x
    SLICE_X95Y58         FDSE                                         r  display_timings_inst/o_sy_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y58         FDSE (Prop_fdse_C_Q)         0.419    10.933 r  display_timings_inst/o_sy_reg[15]/Q
                         net (fo=62, routed)          0.990    11.923    bth/Q[15]
    DSP48_X5Y24          DSP48E1 (Prop_dsp48e1_A[28]_P[5])
                                                      4.016    15.939 r  bth/addrb0/P[5]
                         net (fo=1, routed)           0.876    16.815    display_timings_inst/P[5]
    SLICE_X102Y62        LUT5 (Prop_lut5_I0_O)        0.124    16.939 r  display_timings_inst/framebuffer_i_15/O
                         net (fo=155, routed)         4.690    21.629    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/addrb[5]
    RAMB36_X4Y29         RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    14.873 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    16.877    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.968 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.972    18.939    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    19.022 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574    21.596    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.687 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.569    23.256    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/clkb
    RAMB36_X4Y29         RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.461    23.717    
                         clock uncertainty           -0.168    23.549    
    RAMB36_X4Y29         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    22.983    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         22.983    
                         arrival time                         -21.629    
  -------------------------------------------------------------------
                         slack                                  1.354    

Slack (MET) :             1.355ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.217ns  (logic 4.559ns (40.644%)  route 6.658ns (59.356%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.891ns = ( 23.359 - 13.468 ) 
    Source Clock Delay      (SCD):    10.514ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      2.106     5.791    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.879 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.697     8.576    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.672 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.841    10.514    display_timings_inst/o_clk_1x
    SLICE_X95Y58         FDSE                                         r  display_timings_inst/o_sy_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y58         FDSE (Prop_fdse_C_Q)         0.419    10.933 r  display_timings_inst/o_sy_reg[15]/Q
                         net (fo=62, routed)          0.990    11.923    bth/Q[15]
    DSP48_X5Y24          DSP48E1 (Prop_dsp48e1_A[28]_P[10])
                                                      4.016    15.939 r  bth/addrb0/P[10]
                         net (fo=1, routed)           0.899    16.838    display_timings_inst/P[10]
    SLICE_X82Y62         LUT5 (Prop_lut5_I0_O)        0.124    16.962 r  display_timings_inst/framebuffer_i_10/O
                         net (fo=155, routed)         4.769    21.731    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/addrb[10]
    RAMB36_X8Y22         RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    14.873 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    16.877    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.968 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.972    18.939    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    19.022 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574    21.596    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.687 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.672    23.359    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/clkb
    RAMB36_X8Y22         RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.461    23.820    
                         clock uncertainty           -0.168    23.652    
    RAMB36_X8Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.086    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         23.086    
                         arrival time                         -21.731    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.376ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.008ns  (logic 4.711ns (42.796%)  route 6.297ns (57.204%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.788ns = ( 23.256 - 13.468 ) 
    Source Clock Delay      (SCD):    10.514ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      2.106     5.791    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.879 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.697     8.576    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.672 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.841    10.514    display_timings_inst/o_clk_1x
    SLICE_X95Y58         FDSE                                         r  display_timings_inst/o_sy_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y58         FDSE (Prop_fdse_C_Q)         0.419    10.933 r  display_timings_inst/o_sy_reg[15]/Q
                         net (fo=62, routed)          0.990    11.923    bth/Q[15]
    DSP48_X5Y24          DSP48E1 (Prop_dsp48e1_A[28]_P[19])
                                                      4.016    15.939 r  bth/addrb0/P[19]
                         net (fo=1, routed)           0.628    16.567    display_timings_inst/P[19]
    SLICE_X90Y64         LUT5 (Prop_lut5_I0_O)        0.124    16.691 r  display_timings_inst/framebuffer_i_1/O
                         net (fo=17, routed)          1.394    18.085    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addrb[19]
    SLICE_X78Y65         LUT4 (Prop_lut4_I3_O)        0.152    18.237 r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_enb/O
                         net (fo=10, routed)          3.285    21.522    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/ENB
    RAMB36_X4Y29         RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    14.873 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    16.877    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.968 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.972    18.939    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    19.022 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574    21.596    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.687 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.569    23.256    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/clkb
    RAMB36_X4Y29         RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.461    23.717    
                         clock uncertainty           -0.168    23.549    
    RAMB36_X4Y29         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.651    22.898    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         22.898    
                         arrival time                         -21.522    
  -------------------------------------------------------------------
                         slack                                  1.376    

Slack (MET) :             1.392ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.176ns  (logic 4.559ns (40.794%)  route 6.617ns (59.206%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.887ns = ( 23.355 - 13.468 ) 
    Source Clock Delay      (SCD):    10.514ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      2.106     5.791    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.879 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.697     8.576    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.672 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.841    10.514    display_timings_inst/o_clk_1x
    SLICE_X95Y58         FDSE                                         r  display_timings_inst/o_sy_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y58         FDSE (Prop_fdse_C_Q)         0.419    10.933 r  display_timings_inst/o_sy_reg[15]/Q
                         net (fo=62, routed)          0.990    11.923    bth/Q[15]
    DSP48_X5Y24          DSP48E1 (Prop_dsp48e1_A[28]_P[10])
                                                      4.016    15.939 r  bth/addrb0/P[10]
                         net (fo=1, routed)           0.899    16.838    display_timings_inst/P[10]
    SLICE_X82Y62         LUT5 (Prop_lut5_I0_O)        0.124    16.962 r  display_timings_inst/framebuffer_i_10/O
                         net (fo=155, routed)         4.728    21.690    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/addrb[10]
    RAMB36_X8Y23         RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    14.873 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    16.877    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.968 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.972    18.939    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    19.022 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574    21.596    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.687 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.668    23.355    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/clkb
    RAMB36_X8Y23         RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.461    23.816    
                         clock uncertainty           -0.168    23.648    
    RAMB36_X8Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.082    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         23.082    
                         arrival time                         -21.690    
  -------------------------------------------------------------------
                         slack                                  1.392    

Slack (MET) :             1.423ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.035ns  (logic 4.559ns (41.313%)  route 6.476ns (58.687%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.777ns = ( 23.245 - 13.468 ) 
    Source Clock Delay      (SCD):    10.514ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      2.106     5.791    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.879 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.697     8.576    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.672 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.841    10.514    display_timings_inst/o_clk_1x
    SLICE_X95Y58         FDSE                                         r  display_timings_inst/o_sy_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y58         FDSE (Prop_fdse_C_Q)         0.419    10.933 r  display_timings_inst/o_sy_reg[15]/Q
                         net (fo=62, routed)          0.990    11.923    bth/Q[15]
    DSP48_X5Y24          DSP48E1 (Prop_dsp48e1_A[28]_P[13])
                                                      4.016    15.939 r  bth/addrb0/P[13]
                         net (fo=1, routed)           0.876    16.815    display_timings_inst/P[13]
    SLICE_X102Y64        LUT5 (Prop_lut5_I0_O)        0.124    16.939 r  display_timings_inst/framebuffer_i_7/O
                         net (fo=155, routed)         4.610    21.549    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/addrb[13]
    RAMB36_X4Y26         RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    14.873 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    16.877    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.968 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.972    18.939    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    19.022 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574    21.596    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.687 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.558    23.245    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/clkb
    RAMB36_X4Y26         RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.461    23.706    
                         clock uncertainty           -0.168    23.538    
    RAMB36_X4Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    22.972    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         22.972    
                         arrival time                         -21.549    
  -------------------------------------------------------------------
                         slack                                  1.423    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dvi_out/async_reset_instance/rst_shf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            dvi_out/async_reset_instance/rst_shf_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.268ns
    Source Clock Delay      (SCD):    3.385ns
    Clock Pessimism Removal (CPR):    0.883ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.912     2.652    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.678 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.707     3.385    dvi_out/async_reset_instance/o_clk_1x
    SLICE_X163Y81        FDPE                                         r  dvi_out/async_reset_instance/rst_shf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y81        FDPE (Prop_fdpe_C_Q)         0.141     3.526 r  dvi_out/async_reset_instance/rst_shf_reg[0]/Q
                         net (fo=1, routed)           0.056     3.582    dvi_out/async_reset_instance/rst_shf[0]
    SLICE_X163Y81        FDPE                                         r  dvi_out/async_reset_instance/rst_shf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.982     4.268    dvi_out/async_reset_instance/o_clk_1x
    SLICE_X163Y81        FDPE                                         r  dvi_out/async_reset_instance/rst_shf_reg[1]/C
                         clock pessimism             -0.883     3.385    
    SLICE_X163Y81        FDPE (Hold_fdpe_C_D)         0.075     3.460    dvi_out/async_reset_instance/rst_shf_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.460    
                         arrival time                           3.582    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.405%)  route 0.150ns (44.595%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.301ns
    Source Clock Delay      (SCD):    3.413ns
    Clock Pessimism Removal (CPR):    0.887ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.912     2.652    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.678 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.736     3.413    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X125Y48        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y48        FDRE (Prop_fdre_C_Q)         0.141     3.554 r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/Q
                         net (fo=5, routed)           0.150     3.704    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg_n_0_[4]
    SLICE_X125Y48        LUT6 (Prop_lut6_I4_O)        0.045     3.749 r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i[4]_i_1/O
                         net (fo=1, routed)           0.000     3.749    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[63]_1[4]
    SLICE_X125Y48        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.015     4.301    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X125Y48        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[4]/C
                         clock pessimism             -0.887     3.413    
    SLICE_X125Y48        FDRE (Hold_fdre_C_D)         0.092     3.505    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.505    
                         arrival time                           3.749    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 display_timings_inst/o_sx_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_timings_inst/o_sx_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.249ns (62.899%)  route 0.147ns (37.101%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.206ns
    Source Clock Delay      (SCD):    3.324ns
    Clock Pessimism Removal (CPR):    0.882ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.912     2.652    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.678 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.646     3.324    display_timings_inst/o_clk_1x
    SLICE_X95Y54         FDSE                                         r  display_timings_inst/o_sx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y54         FDSE (Prop_fdse_C_Q)         0.141     3.465 r  display_timings_inst/o_sx_reg[3]/Q
                         net (fo=6, routed)           0.147     3.612    display_timings_inst/out[3]
    SLICE_X95Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     3.720 r  display_timings_inst/o_sx_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     3.720    display_timings_inst/o_sx_reg[0]_i_2_n_4
    SLICE_X95Y54         FDSE                                         r  display_timings_inst/o_sx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.920     4.206    display_timings_inst/o_clk_1x
    SLICE_X95Y54         FDSE                                         r  display_timings_inst/o_sx_reg[3]/C
                         clock pessimism             -0.882     3.324    
    SLICE_X95Y54         FDSE (Hold_fdse_C_D)         0.105     3.429    display_timings_inst/o_sx_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.429    
                         arrival time                           3.720    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 display_timings_inst/o_sx_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_timings_inst/o_sx_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.249ns (62.899%)  route 0.147ns (37.101%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.206ns
    Source Clock Delay      (SCD):    3.324ns
    Clock Pessimism Removal (CPR):    0.882ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.912     2.652    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.678 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.646     3.324    display_timings_inst/o_clk_1x
    SLICE_X95Y55         FDSE                                         r  display_timings_inst/o_sx_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y55         FDSE (Prop_fdse_C_Q)         0.141     3.465 r  display_timings_inst/o_sx_reg[7]/Q
                         net (fo=5, routed)           0.147     3.612    display_timings_inst/out[7]
    SLICE_X95Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     3.720 r  display_timings_inst/o_sx_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.720    display_timings_inst/o_sx_reg[4]_i_1_n_4
    SLICE_X95Y55         FDSE                                         r  display_timings_inst/o_sx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.920     4.206    display_timings_inst/o_clk_1x
    SLICE_X95Y55         FDSE                                         r  display_timings_inst/o_sx_reg[7]/C
                         clock pessimism             -0.882     3.324    
    SLICE_X95Y55         FDSE (Hold_fdse_C_D)         0.105     3.429    display_timings_inst/o_sx_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.429    
                         arrival time                           3.720    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 display_timings_inst/o_sx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_timings_inst/o_sx_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.256ns (64.380%)  route 0.142ns (35.620%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.206ns
    Source Clock Delay      (SCD):    3.324ns
    Clock Pessimism Removal (CPR):    0.882ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.912     2.652    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.678 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.646     3.324    display_timings_inst/o_clk_1x
    SLICE_X95Y55         FDRE                                         r  display_timings_inst/o_sx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y55         FDRE (Prop_fdre_C_Q)         0.141     3.465 r  display_timings_inst/o_sx_reg[4]/Q
                         net (fo=5, routed)           0.142     3.606    display_timings_inst/out[4]
    SLICE_X95Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     3.721 r  display_timings_inst/o_sx_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.721    display_timings_inst/o_sx_reg[4]_i_1_n_7
    SLICE_X95Y55         FDRE                                         r  display_timings_inst/o_sx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.920     4.206    display_timings_inst/o_clk_1x
    SLICE_X95Y55         FDRE                                         r  display_timings_inst/o_sx_reg[4]/C
                         clock pessimism             -0.882     3.324    
    SLICE_X95Y55         FDRE (Hold_fdre_C_D)         0.105     3.429    display_timings_inst/o_sx_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.429    
                         arrival time                           3.721    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 dvi_out/async_reset_instance/rst_shf_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            dvi_out/async_reset_instance/o_rst_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.602%)  route 0.180ns (58.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.268ns
    Source Clock Delay      (SCD):    3.385ns
    Clock Pessimism Removal (CPR):    0.883ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.912     2.652    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.678 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.707     3.385    dvi_out/async_reset_instance/o_clk_1x
    SLICE_X163Y81        FDPE                                         r  dvi_out/async_reset_instance/rst_shf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y81        FDPE (Prop_fdpe_C_Q)         0.128     3.513 r  dvi_out/async_reset_instance/rst_shf_reg[1]/Q
                         net (fo=1, routed)           0.180     3.692    dvi_out/async_reset_instance/rst_shf[1]
    SLICE_X163Y81        FDPE                                         r  dvi_out/async_reset_instance/o_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.982     4.268    dvi_out/async_reset_instance/o_clk_1x
    SLICE_X163Y81        FDPE                                         r  dvi_out/async_reset_instance/o_rst_reg/C
                         clock pessimism             -0.883     3.385    
    SLICE_X163Y81        FDPE (Hold_fdpe_C_D)         0.012     3.397    dvi_out/async_reset_instance/o_rst_reg
  -------------------------------------------------------------------
                         required time                         -3.397    
                         arrival time                           3.692    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 display_timings_inst/o_sx_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_timings_inst/o_sx_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.135%)  route 0.156ns (37.865%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.205ns
    Source Clock Delay      (SCD):    3.323ns
    Clock Pessimism Removal (CPR):    0.882ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.912     2.652    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.678 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.645     3.323    display_timings_inst/o_clk_1x
    SLICE_X95Y57         FDSE                                         r  display_timings_inst/o_sx_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y57         FDSE (Prop_fdse_C_Q)         0.141     3.464 r  display_timings_inst/o_sx_reg[12]/Q
                         net (fo=7, routed)           0.156     3.620    display_timings_inst/out[12]
    SLICE_X95Y57         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     3.735 r  display_timings_inst/o_sx_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.735    display_timings_inst/o_sx_reg[12]_i_1_n_7
    SLICE_X95Y57         FDSE                                         r  display_timings_inst/o_sx_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.919     4.205    display_timings_inst/o_clk_1x
    SLICE_X95Y57         FDSE                                         r  display_timings_inst/o_sx_reg[12]/C
                         clock pessimism             -0.882     3.323    
    SLICE_X95Y57         FDSE (Hold_fdse_C_D)         0.105     3.428    display_timings_inst/o_sx_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.428    
                         arrival time                           3.735    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 display_timings_inst/o_sx_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_timings_inst/o_sx_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.125%)  route 0.156ns (37.875%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.206ns
    Source Clock Delay      (SCD):    3.324ns
    Clock Pessimism Removal (CPR):    0.882ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.912     2.652    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.678 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.646     3.324    display_timings_inst/o_clk_1x
    SLICE_X95Y56         FDRE                                         r  display_timings_inst/o_sx_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDRE (Prop_fdre_C_Q)         0.141     3.465 r  display_timings_inst/o_sx_reg[8]/Q
                         net (fo=9, routed)           0.156     3.621    display_timings_inst/out[8]
    SLICE_X95Y56         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     3.736 r  display_timings_inst/o_sx_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.736    display_timings_inst/o_sx_reg[8]_i_1_n_7
    SLICE_X95Y56         FDRE                                         r  display_timings_inst/o_sx_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.920     4.206    display_timings_inst/o_clk_1x
    SLICE_X95Y56         FDRE                                         r  display_timings_inst/o_sx_reg[8]/C
                         clock pessimism             -0.882     3.324    
    SLICE_X95Y56         FDRE (Hold_fdre_C_D)         0.105     3.429    display_timings_inst/o_sx_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.429    
                         arrival time                           3.736    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 display_timings_inst/o_sx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_timings_inst/o_sx_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.292ns (67.337%)  route 0.142ns (32.663%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.206ns
    Source Clock Delay      (SCD):    3.324ns
    Clock Pessimism Removal (CPR):    0.882ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.912     2.652    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.678 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.646     3.324    display_timings_inst/o_clk_1x
    SLICE_X95Y55         FDRE                                         r  display_timings_inst/o_sx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y55         FDRE (Prop_fdre_C_Q)         0.141     3.465 r  display_timings_inst/o_sx_reg[4]/Q
                         net (fo=5, routed)           0.142     3.606    display_timings_inst/out[4]
    SLICE_X95Y55         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     3.757 r  display_timings_inst/o_sx_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.757    display_timings_inst/o_sx_reg[4]_i_1_n_6
    SLICE_X95Y55         FDRE                                         r  display_timings_inst/o_sx_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.920     4.206    display_timings_inst/o_clk_1x
    SLICE_X95Y55         FDRE                                         r  display_timings_inst/o_sx_reg[5]/C
                         clock pessimism             -0.882     3.324    
    SLICE_X95Y55         FDRE (Hold_fdre_C_D)         0.105     3.429    display_timings_inst/o_sx_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.429    
                         arrival time                           3.757    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 display_timings_inst/o_sy_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_timings_inst/o_sy_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.423%)  route 0.242ns (56.577%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.205ns
    Source Clock Delay      (SCD):    3.323ns
    Clock Pessimism Removal (CPR):    0.882ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.912     2.652    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.678 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.645     3.323    display_timings_inst/o_clk_1x
    SLICE_X93Y59         FDRE                                         r  display_timings_inst/o_sy_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y59         FDRE (Prop_fdre_C_Q)         0.141     3.464 f  display_timings_inst/o_sy_reg[0]/Q
                         net (fo=5, routed)           0.242     3.706    display_timings_inst/Q[0]
    SLICE_X93Y59         LUT1 (Prop_lut1_I0_O)        0.045     3.751 r  display_timings_inst/o_sy[0]_i_1/O
                         net (fo=1, routed)           0.000     3.751    display_timings_inst/o_sy[0]_i_1_n_0
    SLICE_X93Y59         FDRE                                         r  display_timings_inst/o_sy_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.919     4.205    display_timings_inst/o_clk_1x
    SLICE_X93Y59         FDRE                                         r  display_timings_inst/o_sy_reg[0]/C
                         clock pessimism             -0.882     3.323    
    SLICE_X93Y59         FDRE (Hold_fdre_C_D)         0.092     3.415    display_timings_inst/o_sy_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.415    
                         arrival time                           3.751    
  -------------------------------------------------------------------
                         slack                                  0.336    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_1x_pre
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { display_clocks_inst/MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         13.468      10.576     RAMB36_X2Y16     bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         13.468      10.576     RAMB36_X2Y17     bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         13.468      10.576     RAMB36_X7Y17     bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         13.468      10.576     RAMB36_X7Y18     bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         13.468      10.576     RAMB36_X8Y16     bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         13.468      10.576     RAMB36_X8Y17     bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         13.468      10.576     RAMB36_X5Y14     bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         13.468      10.576     RAMB36_X5Y15     bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         13.468      10.576     RAMB36_X5Y26     bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         13.468      10.576     RAMB36_X5Y27     bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X160Y49    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X160Y49    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X147Y51    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X147Y51    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X147Y51    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X147Y51    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X147Y51    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X147Y51    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X125Y48    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X125Y48    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X160Y49    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X160Y49    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X147Y51    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X147Y51    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X147Y51    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X147Y51    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X147Y51    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X147Y51    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X125Y48    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X125Y48    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_5x_pre
  To Clock:  clk_5x_pre

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_5x_pre
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { display_clocks_inst/MMCME2_BASE_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538      BUFGCTRL_X0Y1    display_clocks_inst/bufg_clk_pix_5x/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y140    dvi_out/serialize_ch0/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y139    dvi_out/serialize_ch0/slave10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y136    dvi_out/serialize_ch1/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y135    dvi_out/serialize_ch1/slave10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y134    dvi_out/serialize_ch2/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y133    dvi_out/serialize_ch2/slave10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y148    dvi_out/serialize_chc/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y147    dvi_out/serialize_chc/slave10/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.694       1.445      MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.694       210.666    MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_5x_pre
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dvi_out/serialize_ch2/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.370ns  (logic 2.369ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      2.106     5.791    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.879 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.697     8.576    display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.672 r  display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           1.831    10.503    dvi_out/serialize_ch2/i_clk_hs
    OLOGIC_X1Y134        OSERDESE2                                    r  dvi_out/serialize_ch2/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    10.975 r  dvi_out/serialize_ch2/master10/OQ
                         net (fo=1, routed)           0.001    10.976    tmds_ch2_serial
    AB3                  OBUFDS (Prop_obufds_I_OB)    1.897    12.874 r  tmds_buf_ch2/OB
                         net (fo=0)                   0.000    12.874    hdmi_tx_n[2]
    AB2                                                               r  hdmi_tx_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi_out/serialize_ch1/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      2.106     5.791    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.879 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.697     8.576    display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.672 r  display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           1.832    10.504    dvi_out/serialize_ch1/i_clk_hs
    OLOGIC_X1Y136        OSERDESE2                                    r  dvi_out/serialize_ch1/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    10.976 r  dvi_out/serialize_ch1/master10/OQ
                         net (fo=1, routed)           0.001    10.977    tmds_ch1_serial
    AA1                  OBUFDS (Prop_obufds_I_OB)    1.896    12.873 r  tmds_buf_ch1/OB
                         net (fo=0)                   0.000    12.873    hdmi_tx_n[1]
    AB1                                                               r  hdmi_tx_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi_out/serialize_ch2/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      2.106     5.791    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.879 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.697     8.576    display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.672 r  display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           1.831    10.503    dvi_out/serialize_ch2/i_clk_hs
    OLOGIC_X1Y134        OSERDESE2                                    r  dvi_out/serialize_ch2/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    10.975 r  dvi_out/serialize_ch2/master10/OQ
                         net (fo=1, routed)           0.001    10.976    tmds_ch2_serial
    AB3                  OBUFDS (Prop_obufds_I_O)     1.896    12.873 r  tmds_buf_ch2/O
                         net (fo=0)                   0.000    12.873    hdmi_tx_p[2]
    AB3                                                               r  hdmi_tx_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi_out/serialize_ch1/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.368ns  (logic 2.367ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      2.106     5.791    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.879 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.697     8.576    display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.672 r  display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           1.832    10.504    dvi_out/serialize_ch1/i_clk_hs
    OLOGIC_X1Y136        OSERDESE2                                    r  dvi_out/serialize_ch1/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    10.976 r  dvi_out/serialize_ch1/master10/OQ
                         net (fo=1, routed)           0.001    10.977    tmds_ch1_serial
    AA1                  OBUFDS (Prop_obufds_I_O)     1.895    12.872 r  tmds_buf_ch1/O
                         net (fo=0)                   0.000    12.872    hdmi_tx_p[1]
    AA1                                                               r  hdmi_tx_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi_out/serialize_ch0/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.358ns  (logic 2.357ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      2.106     5.791    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.879 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.697     8.576    display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.672 r  display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           1.835    10.507    dvi_out/serialize_ch0/i_clk_hs
    OLOGIC_X1Y140        OSERDESE2                                    r  dvi_out/serialize_ch0/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    10.979 r  dvi_out/serialize_ch0/master10/OQ
                         net (fo=1, routed)           0.001    10.980    tmds_ch0_serial
    W1                   OBUFDS (Prop_obufds_I_OB)    1.885    12.865 r  tmds_buf_ch0/OB
                         net (fo=0)                   0.000    12.865    hdmi_tx_n[0]
    Y1                                                                r  hdmi_tx_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi_out/serialize_ch0/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.357ns  (logic 2.356ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      2.106     5.791    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.879 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.697     8.576    display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.672 r  display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           1.835    10.507    dvi_out/serialize_ch0/i_clk_hs
    OLOGIC_X1Y140        OSERDESE2                                    r  dvi_out/serialize_ch0/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    10.979 r  dvi_out/serialize_ch0/master10/OQ
                         net (fo=1, routed)           0.001    10.980    tmds_ch0_serial
    W1                   OBUFDS (Prop_obufds_I_O)     1.884    12.864 r  tmds_buf_ch0/O
                         net (fo=0)                   0.000    12.864    hdmi_tx_p[0]
    W1                                                                r  hdmi_tx_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi_out/serialize_chc/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.341ns  (logic 2.340ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      2.106     5.791    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.879 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.697     8.576    display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.672 r  display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           1.838    10.510    dvi_out/serialize_chc/i_clk_hs
    OLOGIC_X1Y148        OSERDESE2                                    r  dvi_out/serialize_chc/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    10.982 r  dvi_out/serialize_chc/master10/OQ
                         net (fo=1, routed)           0.001    10.983    tmds_chc_serial
    T1                   OBUFDS (Prop_obufds_I_OB)    1.868    12.851 r  tmds_buf_chc/OB
                         net (fo=0)                   0.000    12.851    hdmi_tx_clk_n
    U1                                                                r  hdmi_tx_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi_out/serialize_chc/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.340ns  (logic 2.339ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      2.106     5.791    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.879 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.697     8.576    display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.672 r  display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           1.838    10.510    dvi_out/serialize_chc/i_clk_hs
    OLOGIC_X1Y148        OSERDESE2                                    r  dvi_out/serialize_chc/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    10.982 r  dvi_out/serialize_chc/master10/OQ
                         net (fo=1, routed)           0.001    10.983    tmds_chc_serial
    T1                   OBUFDS (Prop_obufds_I_O)     1.867    12.850 r  tmds_buf_chc/O
                         net (fo=0)                   0.000    12.850    hdmi_tx_clk_p
    T1                                                                r  hdmi_tx_clk_p (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dvi_out/serialize_chc/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.994ns  (logic 0.993ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.912     2.652    display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.678 r  display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           0.640     3.317    dvi_out/serialize_chc/i_clk_hs
    OLOGIC_X1Y148        OSERDESE2                                    r  dvi_out/serialize_chc/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     3.494 r  dvi_out/serialize_chc/master10/OQ
                         net (fo=1, routed)           0.001     3.495    tmds_chc_serial
    T1                   OBUFDS (Prop_obufds_I_O)     0.816     4.311 r  tmds_buf_chc/O
                         net (fo=0)                   0.000     4.311    hdmi_tx_clk_p
    T1                                                                r  hdmi_tx_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi_out/serialize_chc/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.995ns  (logic 0.994ns (99.900%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.912     2.652    display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.678 r  display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           0.640     3.317    dvi_out/serialize_chc/i_clk_hs
    OLOGIC_X1Y148        OSERDESE2                                    r  dvi_out/serialize_chc/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     3.494 r  dvi_out/serialize_chc/master10/OQ
                         net (fo=1, routed)           0.001     3.495    tmds_chc_serial
    T1                   OBUFDS (Prop_obufds_I_OB)    0.817     4.312 r  tmds_buf_chc/OB
                         net (fo=0)                   0.000     4.312    hdmi_tx_clk_n
    U1                                                                r  hdmi_tx_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi_out/serialize_ch0/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.010ns  (logic 1.009ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.912     2.652    display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.678 r  display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           0.638     3.315    dvi_out/serialize_ch0/i_clk_hs
    OLOGIC_X1Y140        OSERDESE2                                    r  dvi_out/serialize_ch0/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     3.492 r  dvi_out/serialize_ch0/master10/OQ
                         net (fo=1, routed)           0.001     3.493    tmds_ch0_serial
    W1                   OBUFDS (Prop_obufds_I_O)     0.832     4.326 r  tmds_buf_ch0/O
                         net (fo=0)                   0.000     4.326    hdmi_tx_p[0]
    W1                                                                r  hdmi_tx_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi_out/serialize_ch0/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.011ns  (logic 1.010ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.912     2.652    display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.678 r  display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           0.638     3.315    dvi_out/serialize_ch0/i_clk_hs
    OLOGIC_X1Y140        OSERDESE2                                    r  dvi_out/serialize_ch0/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     3.492 r  dvi_out/serialize_ch0/master10/OQ
                         net (fo=1, routed)           0.001     3.493    tmds_ch0_serial
    W1                   OBUFDS (Prop_obufds_I_OB)    0.833     4.327 r  tmds_buf_ch0/OB
                         net (fo=0)                   0.000     4.327    hdmi_tx_n[0]
    Y1                                                                r  hdmi_tx_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi_out/serialize_ch1/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.022ns  (logic 1.021ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.912     2.652    display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.678 r  display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           0.636     3.313    dvi_out/serialize_ch1/i_clk_hs
    OLOGIC_X1Y136        OSERDESE2                                    r  dvi_out/serialize_ch1/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     3.490 r  dvi_out/serialize_ch1/master10/OQ
                         net (fo=1, routed)           0.001     3.491    tmds_ch1_serial
    AA1                  OBUFDS (Prop_obufds_I_O)     0.844     4.335 r  tmds_buf_ch1/O
                         net (fo=0)                   0.000     4.335    hdmi_tx_p[1]
    AA1                                                               r  hdmi_tx_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi_out/serialize_ch1/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.023ns  (logic 1.022ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.912     2.652    display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.678 r  display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           0.636     3.313    dvi_out/serialize_ch1/i_clk_hs
    OLOGIC_X1Y136        OSERDESE2                                    r  dvi_out/serialize_ch1/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     3.490 r  dvi_out/serialize_ch1/master10/OQ
                         net (fo=1, routed)           0.001     3.491    tmds_ch1_serial
    AA1                  OBUFDS (Prop_obufds_I_OB)    0.845     4.336 r  tmds_buf_ch1/OB
                         net (fo=0)                   0.000     4.336    hdmi_tx_n[1]
    AB1                                                               r  hdmi_tx_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi_out/serialize_ch2/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.023ns  (logic 1.022ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.912     2.652    display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.678 r  display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           0.636     3.313    dvi_out/serialize_ch2/i_clk_hs
    OLOGIC_X1Y134        OSERDESE2                                    r  dvi_out/serialize_ch2/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     3.490 r  dvi_out/serialize_ch2/master10/OQ
                         net (fo=1, routed)           0.001     3.491    tmds_ch2_serial
    AB3                  OBUFDS (Prop_obufds_I_O)     0.845     4.336 r  tmds_buf_ch2/O
                         net (fo=0)                   0.000     4.336    hdmi_tx_p[2]
    AB3                                                               r  hdmi_tx_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi_out/serialize_ch2/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.024ns  (logic 1.023ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.912     2.652    display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.678 r  display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           0.636     3.313    dvi_out/serialize_ch2/i_clk_hs
    OLOGIC_X1Y134        OSERDESE2                                    r  dvi_out/serialize_ch2/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     3.490 r  dvi_out/serialize_ch2/master10/OQ
                         net (fo=1, routed)           0.001     3.491    tmds_ch2_serial
    AB3                  OBUFDS (Prop_obufds_I_OB)    0.846     4.337 r  tmds_buf_ch2/OB
                         net (fo=0)                   0.000     4.337    hdmi_tx_n[2]
    AB2                                                               r  hdmi_tx_n[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT
                            (clock source 'clk_fb'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            display_clocks_inst/MMCME2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.991%))
  Logic Levels:           0  
  Clock Uncertainty:      0.439ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fb fall edge)    25.000    25.000 f  
    R4                                                0.000    25.000 f  CLK (IN)
                         net (fo=0)                   0.000    25.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475    26.475 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114    28.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    28.685 f  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      2.106    30.791    display_clocks_inst/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.088    30.879 f  display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.014    30.893    display_clocks_inst/clk_fb
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  display_clocks_inst/MMCME2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT
                            (clock source 'clk_fb'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            display_clocks_inst/MMCME2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.439ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fb rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     1.745    display_clocks_inst/clk_fb
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  display_clocks_inst/MMCME2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_1x_pre

Max Delay            76 Endpoints
Min Delay            76 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            display_timings_inst/o_sy_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.511ns  (logic 0.124ns (1.457%)  route 8.387ns (98.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           1.679     1.679    display_clocks_inst/o_locked
    SLICE_X160Y16        LUT1 (Prop_lut1_I0_O)        0.124     1.803 r  display_clocks_inst/o_sy[15]_i_1/O
                         net (fo=45, routed)          6.707     8.511    display_timings_inst/o_sy_reg[15]_7[0]
    SLICE_X82Y62         FDSE                                         r  display_timings_inst/o_sy_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.972     5.471    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.554 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574     8.128    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.219 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.680     9.899    display_timings_inst/o_clk_1x
    SLICE_X82Y62         FDSE                                         r  display_timings_inst/o_sy_reg[1]/C

Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            display_timings_inst/o_sy_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.511ns  (logic 0.124ns (1.457%)  route 8.387ns (98.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           1.679     1.679    display_clocks_inst/o_locked
    SLICE_X160Y16        LUT1 (Prop_lut1_I0_O)        0.124     1.803 r  display_clocks_inst/o_sy[15]_i_1/O
                         net (fo=45, routed)          6.707     8.511    display_timings_inst/o_sy_reg[15]_7[0]
    SLICE_X82Y62         FDSE                                         r  display_timings_inst/o_sy_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.972     5.471    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.554 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574     8.128    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.219 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.680     9.899    display_timings_inst/o_clk_1x
    SLICE_X82Y62         FDSE                                         r  display_timings_inst/o_sy_reg[5]/C

Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            display_timings_inst/o_sy_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.226ns  (logic 0.124ns (1.507%)  route 8.102ns (98.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           1.679     1.679    display_clocks_inst/o_locked
    SLICE_X160Y16        LUT1 (Prop_lut1_I0_O)        0.124     1.803 r  display_clocks_inst/o_sy[15]_i_1/O
                         net (fo=45, routed)          6.422     8.226    display_timings_inst/o_sy_reg[15]_7[0]
    SLICE_X82Y63         FDSE                                         r  display_timings_inst/o_sy_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.972     5.471    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.554 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574     8.128    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.219 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.679     9.898    display_timings_inst/o_clk_1x
    SLICE_X82Y63         FDSE                                         r  display_timings_inst/o_sy_reg[10]/C

Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            display_timings_inst/o_sy_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.226ns  (logic 0.124ns (1.507%)  route 8.102ns (98.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           1.679     1.679    display_clocks_inst/o_locked
    SLICE_X160Y16        LUT1 (Prop_lut1_I0_O)        0.124     1.803 r  display_clocks_inst/o_sy[15]_i_1/O
                         net (fo=45, routed)          6.422     8.226    display_timings_inst/o_sy_reg[15]_7[0]
    SLICE_X82Y63         FDSE                                         r  display_timings_inst/o_sy_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.972     5.471    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.554 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574     8.128    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.219 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.679     9.898    display_timings_inst/o_clk_1x
    SLICE_X82Y63         FDSE                                         r  display_timings_inst/o_sy_reg[13]/C

Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            display_timings_inst/o_sy_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.615ns  (logic 0.124ns (1.628%)  route 7.491ns (98.372%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           1.679     1.679    display_clocks_inst/o_locked
    SLICE_X160Y16        LUT1 (Prop_lut1_I0_O)        0.124     1.803 r  display_clocks_inst/o_sy[15]_i_1/O
                         net (fo=45, routed)          5.811     7.615    display_timings_inst/o_sy_reg[15]_7[0]
    SLICE_X93Y59         FDRE                                         r  display_timings_inst/o_sy_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.972     5.471    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.554 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574     8.128    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.219 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.710     9.929    display_timings_inst/o_clk_1x
    SLICE_X93Y59         FDRE                                         r  display_timings_inst/o_sy_reg[0]/C

Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            display_timings_inst/o_sy_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.615ns  (logic 0.124ns (1.628%)  route 7.491ns (98.372%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           1.679     1.679    display_clocks_inst/o_locked
    SLICE_X160Y16        LUT1 (Prop_lut1_I0_O)        0.124     1.803 r  display_clocks_inst/o_sy[15]_i_1/O
                         net (fo=45, routed)          5.811     7.615    display_timings_inst/o_sy_reg[15]_7[0]
    SLICE_X93Y59         FDRE                                         r  display_timings_inst/o_sy_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.972     5.471    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.554 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574     8.128    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.219 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.710     9.929    display_timings_inst/o_clk_1x
    SLICE_X93Y59         FDRE                                         r  display_timings_inst/o_sy_reg[2]/C

Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            display_timings_inst/o_sy_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.615ns  (logic 0.124ns (1.628%)  route 7.491ns (98.372%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           1.679     1.679    display_clocks_inst/o_locked
    SLICE_X160Y16        LUT1 (Prop_lut1_I0_O)        0.124     1.803 r  display_clocks_inst/o_sy[15]_i_1/O
                         net (fo=45, routed)          5.811     7.615    display_timings_inst/o_sy_reg[15]_7[0]
    SLICE_X93Y59         FDRE                                         r  display_timings_inst/o_sy_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.972     5.471    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.554 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574     8.128    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.219 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.710     9.929    display_timings_inst/o_clk_1x
    SLICE_X93Y59         FDRE                                         r  display_timings_inst/o_sy_reg[4]/C

Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            display_timings_inst/o_sy_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.428ns  (logic 0.124ns (1.669%)  route 7.304ns (98.331%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           1.679     1.679    display_clocks_inst/o_locked
    SLICE_X160Y16        LUT1 (Prop_lut1_I0_O)        0.124     1.803 r  display_clocks_inst/o_sy[15]_i_1/O
                         net (fo=45, routed)          5.624     7.428    display_timings_inst/o_sy_reg[15]_7[0]
    SLICE_X95Y58         FDSE                                         r  display_timings_inst/o_sy_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.972     5.471    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.554 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574     8.128    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.219 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.711     9.930    display_timings_inst/o_clk_1x
    SLICE_X95Y58         FDSE                                         r  display_timings_inst/o_sy_reg[14]/C

Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            display_timings_inst/o_sy_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.428ns  (logic 0.124ns (1.669%)  route 7.304ns (98.331%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           1.679     1.679    display_clocks_inst/o_locked
    SLICE_X160Y16        LUT1 (Prop_lut1_I0_O)        0.124     1.803 r  display_clocks_inst/o_sy[15]_i_1/O
                         net (fo=45, routed)          5.624     7.428    display_timings_inst/o_sy_reg[15]_7[0]
    SLICE_X95Y58         FDSE                                         r  display_timings_inst/o_sy_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.972     5.471    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.554 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574     8.128    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.219 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.711     9.930    display_timings_inst/o_clk_1x
    SLICE_X95Y58         FDSE                                         r  display_timings_inst/o_sy_reg[15]/C

Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            display_timings_inst/o_sy_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.428ns  (logic 0.124ns (1.669%)  route 7.304ns (98.331%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           1.679     1.679    display_clocks_inst/o_locked
    SLICE_X160Y16        LUT1 (Prop_lut1_I0_O)        0.124     1.803 r  display_clocks_inst/o_sy[15]_i_1/O
                         net (fo=45, routed)          5.624     7.428    display_timings_inst/o_sy_reg[15]_7[0]
    SLICE_X95Y58         FDRE                                         r  display_timings_inst/o_sy_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.972     5.471    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.554 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574     8.128    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.219 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.711     9.930    display_timings_inst/o_clk_1x
    SLICE_X95Y58         FDRE                                         r  display_timings_inst/o_sy_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            dvi_out/encode_ch0/o_tmds_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.872ns  (logic 0.045ns (5.160%)  route 0.827ns (94.840%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           0.680     0.680    display_clocks_inst/o_locked
    SLICE_X160Y16        LUT1 (Prop_lut1_I0_O)        0.045     0.725 r  display_clocks_inst/o_sy[15]_i_1/O
                         net (fo=45, routed)          0.147     0.872    dvi_out/encode_ch0/AS[0]
    SLICE_X160Y15        FDSE                                         r  dvi_out/encode_ch0/o_tmds_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.065     4.351    dvi_out/encode_ch0/o_clk_1x
    SLICE_X160Y15        FDSE                                         r  dvi_out/encode_ch0/o_tmds_reg[2]/C

Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            dvi_out/encode_ch0/o_tmds_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.967ns  (logic 0.045ns (4.655%)  route 0.922ns (95.345%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           0.680     0.680    display_clocks_inst/o_locked
    SLICE_X160Y16        LUT1 (Prop_lut1_I0_O)        0.045     0.725 r  display_clocks_inst/o_sy[15]_i_1/O
                         net (fo=45, routed)          0.241     0.967    dvi_out/encode_ch0/AS[0]
    SLICE_X161Y18        FDRE                                         r  dvi_out/encode_ch0/o_tmds_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.062     4.348    dvi_out/encode_ch0/o_clk_1x
    SLICE_X161Y18        FDRE                                         r  dvi_out/encode_ch0/o_tmds_reg[3]/C

Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            dvi_out/encode_ch1/o_tmds_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.967ns  (logic 0.045ns (4.655%)  route 0.922ns (95.345%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           0.680     0.680    display_clocks_inst/o_locked
    SLICE_X160Y16        LUT1 (Prop_lut1_I0_O)        0.045     0.725 r  display_clocks_inst/o_sy[15]_i_1/O
                         net (fo=45, routed)          0.241     0.967    dvi_out/encode_ch1/AS[0]
    SLICE_X161Y18        FDSE                                         r  dvi_out/encode_ch1/o_tmds_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.062     4.348    dvi_out/encode_ch1/o_clk_1x
    SLICE_X161Y18        FDSE                                         r  dvi_out/encode_ch1/o_tmds_reg[6]/C

Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            dvi_out/encode_ch2/o_tmds_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.967ns  (logic 0.045ns (4.655%)  route 0.922ns (95.345%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           0.680     0.680    display_clocks_inst/o_locked
    SLICE_X160Y16        LUT1 (Prop_lut1_I0_O)        0.045     0.725 r  display_clocks_inst/o_sy[15]_i_1/O
                         net (fo=45, routed)          0.241     0.967    dvi_out/encode_ch2/AS[0]
    SLICE_X161Y18        FDRE                                         r  dvi_out/encode_ch2/o_tmds_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.062     4.348    dvi_out/encode_ch2/o_clk_1x
    SLICE_X161Y18        FDRE                                         r  dvi_out/encode_ch2/o_tmds_reg[0]/C

Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            dvi_out/encode_ch0/bias_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.232ns  (logic 0.045ns (3.652%)  route 1.187ns (96.348%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           0.829     0.829    display_timings_inst/o_locked
    SLICE_X158Y35        LUT3 (Prop_lut3_I0_O)        0.045     0.874 r  display_timings_inst/bias[4]_i_1/O
                         net (fo=12, routed)          0.358     1.232    dvi_out/encode_ch0/SR[0]
    SLICE_X160Y30        FDRE                                         r  dvi_out/encode_ch0/bias_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.061     4.347    dvi_out/encode_ch0/o_clk_1x
    SLICE_X160Y30        FDRE                                         r  dvi_out/encode_ch0/bias_reg[1]/C

Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            dvi_out/encode_ch0/o_tmds_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.292ns  (logic 0.045ns (3.484%)  route 1.247ns (96.516%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           0.680     0.680    display_clocks_inst/o_locked
    SLICE_X160Y16        LUT1 (Prop_lut1_I0_O)        0.045     0.725 r  display_clocks_inst/o_sy[15]_i_1/O
                         net (fo=45, routed)          0.566     1.292    dvi_out/encode_ch0/AS[0]
    SLICE_X160Y9         FDRE                                         r  dvi_out/encode_ch0/o_tmds_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.070     4.356    dvi_out/encode_ch0/o_clk_1x
    SLICE_X160Y9         FDRE                                         r  dvi_out/encode_ch0/o_tmds_reg[5]/C

Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            dvi_out/encode_ch0/o_tmds_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.324ns  (logic 0.045ns (3.399%)  route 1.279ns (96.601%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           1.279     1.279    display_timings_inst/o_locked
    SLICE_X151Y40        LUT6 (Prop_lut6_I5_O)        0.045     1.324 r  display_timings_inst/o_tmds[9]_i_1/O
                         net (fo=1, routed)           0.000     1.324    dvi_out/encode_ch0/o_tmds_reg[9]_0
    SLICE_X151Y40        FDRE                                         r  dvi_out/encode_ch0/o_tmds_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.040     4.326    dvi_out/encode_ch0/o_clk_1x
    SLICE_X151Y40        FDRE                                         r  dvi_out/encode_ch0/o_tmds_reg[9]/C

Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            dvi_out/encode_ch0/o_tmds_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.525ns  (logic 0.045ns (2.951%)  route 1.480ns (97.049%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           0.680     0.680    display_clocks_inst/o_locked
    SLICE_X160Y16        LUT1 (Prop_lut1_I0_O)        0.045     0.725 r  display_clocks_inst/o_sy[15]_i_1/O
                         net (fo=45, routed)          0.799     1.525    dvi_out/encode_ch0/AS[0]
    SLICE_X161Y44        FDRE                                         r  dvi_out/encode_ch0/o_tmds_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.071     4.357    dvi_out/encode_ch0/o_clk_1x
    SLICE_X161Y44        FDRE                                         r  dvi_out/encode_ch0/o_tmds_reg[1]/C

Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            dvi_out/encode_ch0/o_tmds_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.525ns  (logic 0.045ns (2.951%)  route 1.480ns (97.049%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           0.680     0.680    display_clocks_inst/o_locked
    SLICE_X160Y16        LUT1 (Prop_lut1_I0_O)        0.045     0.725 r  display_clocks_inst/o_sy[15]_i_1/O
                         net (fo=45, routed)          0.799     1.525    dvi_out/encode_ch0/AS[0]
    SLICE_X161Y44        FDSE                                         r  dvi_out/encode_ch0/o_tmds_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.071     4.357    dvi_out/encode_ch0/o_clk_1x
    SLICE_X161Y44        FDSE                                         r  dvi_out/encode_ch0/o_tmds_reg[6]/C

Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            dvi_out/encode_ch0/o_tmds_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.525ns  (logic 0.045ns (2.951%)  route 1.480ns (97.049%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           0.680     0.680    display_clocks_inst/o_locked
    SLICE_X160Y16        LUT1 (Prop_lut1_I0_O)        0.045     0.725 r  display_clocks_inst/o_sy[15]_i_1/O
                         net (fo=45, routed)          0.799     1.525    dvi_out/encode_ch0/AS[0]
    SLICE_X161Y44        FDRE                                         r  dvi_out/encode_ch0/o_tmds_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.071     4.357    dvi_out/encode_ch0/o_clk_1x
    SLICE_X161Y44        FDRE                                         r  dvi_out/encode_ch0/o_tmds_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          1682 Endpoints
Min Delay          1682 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnu
                            (input port)
  Destination:            raymarcher/camera_x_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.203ns  (logic 3.633ns (27.519%)  route 9.570ns (72.481%))
  Logic Levels:           19  (CARRY4=17 IBUF=1 LUT5=1)
  Clock Path Skew:        5.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 f  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 f  btnu_IBUF_inst/O
                         net (fo=68, routed)          9.021    10.091    raymarcher/btnu_IBUF
    SLICE_X90Y183        LUT5 (Prop_lut5_I0_O)        0.124    10.215 r  raymarcher/camera_x[0]_i_2/O
                         net (fo=3, routed)           0.549    10.763    raymarcher/p_1_out[5]
    SLICE_X89Y183        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.270 r  raymarcher/camera_x_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.270    raymarcher/camera_x_reg[0]_i_1_n_0
    SLICE_X89Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.384 r  raymarcher/camera_x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.384    raymarcher/camera_x_reg[4]_i_1_n_0
    SLICE_X89Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.498 r  raymarcher/camera_x_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.498    raymarcher/camera_x_reg[8]_i_1_n_0
    SLICE_X89Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.612 r  raymarcher/camera_x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.612    raymarcher/camera_x_reg[12]_i_1_n_0
    SLICE_X89Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.726 r  raymarcher/camera_x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.726    raymarcher/camera_x_reg[16]_i_1_n_0
    SLICE_X89Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.840 r  raymarcher/camera_x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.840    raymarcher/camera_x_reg[20]_i_1_n_0
    SLICE_X89Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.954 r  raymarcher/camera_x_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.954    raymarcher/camera_x_reg[24]_i_1_n_0
    SLICE_X89Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.068 r  raymarcher/camera_x_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.068    raymarcher/camera_x_reg[28]_i_1_n_0
    SLICE_X89Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.182 r  raymarcher/camera_x_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.182    raymarcher/camera_x_reg[32]_i_1_n_0
    SLICE_X89Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.296 r  raymarcher/camera_x_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.296    raymarcher/camera_x_reg[36]_i_1_n_0
    SLICE_X89Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.410 r  raymarcher/camera_x_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.410    raymarcher/camera_x_reg[40]_i_1_n_0
    SLICE_X89Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.524 r  raymarcher/camera_x_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.524    raymarcher/camera_x_reg[44]_i_1_n_0
    SLICE_X89Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.638 r  raymarcher/camera_x_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.638    raymarcher/camera_x_reg[48]_i_1_n_0
    SLICE_X89Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.752 r  raymarcher/camera_x_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.752    raymarcher/camera_x_reg[52]_i_1_n_0
    SLICE_X89Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.866 r  raymarcher/camera_x_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.866    raymarcher/camera_x_reg[56]_i_1_n_0
    SLICE_X89Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.980 r  raymarcher/camera_x_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.980    raymarcher/camera_x_reg[60]_i_1_n_0
    SLICE_X89Y199        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.203 r  raymarcher/camera_x_reg[64]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.203    raymarcher/camera_x_reg[64]_i_1_n_7
    SLICE_X89Y199        FDRE                                         r  raymarcher/camera_x_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.531     5.030    raymarcher/CLK_IBUF_BUFG
    SLICE_X89Y199        FDRE                                         r  raymarcher/camera_x_reg[64]/C

Slack:                    inf
  Source:                 btnu
                            (input port)
  Destination:            raymarcher/camera_x_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.200ns  (logic 3.630ns (27.502%)  route 9.570ns (72.497%))
  Logic Levels:           18  (CARRY4=16 IBUF=1 LUT5=1)
  Clock Path Skew:        5.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 f  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 f  btnu_IBUF_inst/O
                         net (fo=68, routed)          9.021    10.091    raymarcher/btnu_IBUF
    SLICE_X90Y183        LUT5 (Prop_lut5_I0_O)        0.124    10.215 r  raymarcher/camera_x[0]_i_2/O
                         net (fo=3, routed)           0.549    10.763    raymarcher/p_1_out[5]
    SLICE_X89Y183        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.270 r  raymarcher/camera_x_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.270    raymarcher/camera_x_reg[0]_i_1_n_0
    SLICE_X89Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.384 r  raymarcher/camera_x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.384    raymarcher/camera_x_reg[4]_i_1_n_0
    SLICE_X89Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.498 r  raymarcher/camera_x_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.498    raymarcher/camera_x_reg[8]_i_1_n_0
    SLICE_X89Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.612 r  raymarcher/camera_x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.612    raymarcher/camera_x_reg[12]_i_1_n_0
    SLICE_X89Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.726 r  raymarcher/camera_x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.726    raymarcher/camera_x_reg[16]_i_1_n_0
    SLICE_X89Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.840 r  raymarcher/camera_x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.840    raymarcher/camera_x_reg[20]_i_1_n_0
    SLICE_X89Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.954 r  raymarcher/camera_x_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.954    raymarcher/camera_x_reg[24]_i_1_n_0
    SLICE_X89Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.068 r  raymarcher/camera_x_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.068    raymarcher/camera_x_reg[28]_i_1_n_0
    SLICE_X89Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.182 r  raymarcher/camera_x_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.182    raymarcher/camera_x_reg[32]_i_1_n_0
    SLICE_X89Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.296 r  raymarcher/camera_x_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.296    raymarcher/camera_x_reg[36]_i_1_n_0
    SLICE_X89Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.410 r  raymarcher/camera_x_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.410    raymarcher/camera_x_reg[40]_i_1_n_0
    SLICE_X89Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.524 r  raymarcher/camera_x_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.524    raymarcher/camera_x_reg[44]_i_1_n_0
    SLICE_X89Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.638 r  raymarcher/camera_x_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.638    raymarcher/camera_x_reg[48]_i_1_n_0
    SLICE_X89Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.752 r  raymarcher/camera_x_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.752    raymarcher/camera_x_reg[52]_i_1_n_0
    SLICE_X89Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.866 r  raymarcher/camera_x_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.866    raymarcher/camera_x_reg[56]_i_1_n_0
    SLICE_X89Y198        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.200 r  raymarcher/camera_x_reg[60]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.200    raymarcher/camera_x_reg[60]_i_1_n_6
    SLICE_X89Y198        FDRE                                         r  raymarcher/camera_x_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.531     5.030    raymarcher/CLK_IBUF_BUFG
    SLICE_X89Y198        FDRE                                         r  raymarcher/camera_x_reg[61]/C

Slack:                    inf
  Source:                 btnu
                            (input port)
  Destination:            raymarcher/camera_x_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.179ns  (logic 3.609ns (27.387%)  route 9.570ns (72.613%))
  Logic Levels:           18  (CARRY4=16 IBUF=1 LUT5=1)
  Clock Path Skew:        5.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 f  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 f  btnu_IBUF_inst/O
                         net (fo=68, routed)          9.021    10.091    raymarcher/btnu_IBUF
    SLICE_X90Y183        LUT5 (Prop_lut5_I0_O)        0.124    10.215 r  raymarcher/camera_x[0]_i_2/O
                         net (fo=3, routed)           0.549    10.763    raymarcher/p_1_out[5]
    SLICE_X89Y183        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.270 r  raymarcher/camera_x_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.270    raymarcher/camera_x_reg[0]_i_1_n_0
    SLICE_X89Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.384 r  raymarcher/camera_x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.384    raymarcher/camera_x_reg[4]_i_1_n_0
    SLICE_X89Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.498 r  raymarcher/camera_x_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.498    raymarcher/camera_x_reg[8]_i_1_n_0
    SLICE_X89Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.612 r  raymarcher/camera_x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.612    raymarcher/camera_x_reg[12]_i_1_n_0
    SLICE_X89Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.726 r  raymarcher/camera_x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.726    raymarcher/camera_x_reg[16]_i_1_n_0
    SLICE_X89Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.840 r  raymarcher/camera_x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.840    raymarcher/camera_x_reg[20]_i_1_n_0
    SLICE_X89Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.954 r  raymarcher/camera_x_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.954    raymarcher/camera_x_reg[24]_i_1_n_0
    SLICE_X89Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.068 r  raymarcher/camera_x_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.068    raymarcher/camera_x_reg[28]_i_1_n_0
    SLICE_X89Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.182 r  raymarcher/camera_x_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.182    raymarcher/camera_x_reg[32]_i_1_n_0
    SLICE_X89Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.296 r  raymarcher/camera_x_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.296    raymarcher/camera_x_reg[36]_i_1_n_0
    SLICE_X89Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.410 r  raymarcher/camera_x_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.410    raymarcher/camera_x_reg[40]_i_1_n_0
    SLICE_X89Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.524 r  raymarcher/camera_x_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.524    raymarcher/camera_x_reg[44]_i_1_n_0
    SLICE_X89Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.638 r  raymarcher/camera_x_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.638    raymarcher/camera_x_reg[48]_i_1_n_0
    SLICE_X89Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.752 r  raymarcher/camera_x_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.752    raymarcher/camera_x_reg[52]_i_1_n_0
    SLICE_X89Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.866 r  raymarcher/camera_x_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.866    raymarcher/camera_x_reg[56]_i_1_n_0
    SLICE_X89Y198        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.179 r  raymarcher/camera_x_reg[60]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.179    raymarcher/camera_x_reg[60]_i_1_n_4
    SLICE_X89Y198        FDRE                                         r  raymarcher/camera_x_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.531     5.030    raymarcher/CLK_IBUF_BUFG
    SLICE_X89Y198        FDRE                                         r  raymarcher/camera_x_reg[63]/C

Slack:                    inf
  Source:                 btnu
                            (input port)
  Destination:            raymarcher/camera_x_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.105ns  (logic 3.535ns (26.977%)  route 9.570ns (73.023%))
  Logic Levels:           18  (CARRY4=16 IBUF=1 LUT5=1)
  Clock Path Skew:        5.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 f  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 f  btnu_IBUF_inst/O
                         net (fo=68, routed)          9.021    10.091    raymarcher/btnu_IBUF
    SLICE_X90Y183        LUT5 (Prop_lut5_I0_O)        0.124    10.215 r  raymarcher/camera_x[0]_i_2/O
                         net (fo=3, routed)           0.549    10.763    raymarcher/p_1_out[5]
    SLICE_X89Y183        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.270 r  raymarcher/camera_x_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.270    raymarcher/camera_x_reg[0]_i_1_n_0
    SLICE_X89Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.384 r  raymarcher/camera_x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.384    raymarcher/camera_x_reg[4]_i_1_n_0
    SLICE_X89Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.498 r  raymarcher/camera_x_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.498    raymarcher/camera_x_reg[8]_i_1_n_0
    SLICE_X89Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.612 r  raymarcher/camera_x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.612    raymarcher/camera_x_reg[12]_i_1_n_0
    SLICE_X89Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.726 r  raymarcher/camera_x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.726    raymarcher/camera_x_reg[16]_i_1_n_0
    SLICE_X89Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.840 r  raymarcher/camera_x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.840    raymarcher/camera_x_reg[20]_i_1_n_0
    SLICE_X89Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.954 r  raymarcher/camera_x_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.954    raymarcher/camera_x_reg[24]_i_1_n_0
    SLICE_X89Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.068 r  raymarcher/camera_x_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.068    raymarcher/camera_x_reg[28]_i_1_n_0
    SLICE_X89Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.182 r  raymarcher/camera_x_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.182    raymarcher/camera_x_reg[32]_i_1_n_0
    SLICE_X89Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.296 r  raymarcher/camera_x_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.296    raymarcher/camera_x_reg[36]_i_1_n_0
    SLICE_X89Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.410 r  raymarcher/camera_x_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.410    raymarcher/camera_x_reg[40]_i_1_n_0
    SLICE_X89Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.524 r  raymarcher/camera_x_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.524    raymarcher/camera_x_reg[44]_i_1_n_0
    SLICE_X89Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.638 r  raymarcher/camera_x_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.638    raymarcher/camera_x_reg[48]_i_1_n_0
    SLICE_X89Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.752 r  raymarcher/camera_x_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.752    raymarcher/camera_x_reg[52]_i_1_n_0
    SLICE_X89Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.866 r  raymarcher/camera_x_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.866    raymarcher/camera_x_reg[56]_i_1_n_0
    SLICE_X89Y198        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.105 r  raymarcher/camera_x_reg[60]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.105    raymarcher/camera_x_reg[60]_i_1_n_5
    SLICE_X89Y198        FDRE                                         r  raymarcher/camera_x_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.531     5.030    raymarcher/CLK_IBUF_BUFG
    SLICE_X89Y198        FDRE                                         r  raymarcher/camera_x_reg[62]/C

Slack:                    inf
  Source:                 btnu
                            (input port)
  Destination:            raymarcher/camera_x_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.089ns  (logic 3.519ns (26.888%)  route 9.570ns (73.112%))
  Logic Levels:           18  (CARRY4=16 IBUF=1 LUT5=1)
  Clock Path Skew:        5.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 f  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 f  btnu_IBUF_inst/O
                         net (fo=68, routed)          9.021    10.091    raymarcher/btnu_IBUF
    SLICE_X90Y183        LUT5 (Prop_lut5_I0_O)        0.124    10.215 r  raymarcher/camera_x[0]_i_2/O
                         net (fo=3, routed)           0.549    10.763    raymarcher/p_1_out[5]
    SLICE_X89Y183        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.270 r  raymarcher/camera_x_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.270    raymarcher/camera_x_reg[0]_i_1_n_0
    SLICE_X89Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.384 r  raymarcher/camera_x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.384    raymarcher/camera_x_reg[4]_i_1_n_0
    SLICE_X89Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.498 r  raymarcher/camera_x_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.498    raymarcher/camera_x_reg[8]_i_1_n_0
    SLICE_X89Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.612 r  raymarcher/camera_x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.612    raymarcher/camera_x_reg[12]_i_1_n_0
    SLICE_X89Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.726 r  raymarcher/camera_x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.726    raymarcher/camera_x_reg[16]_i_1_n_0
    SLICE_X89Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.840 r  raymarcher/camera_x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.840    raymarcher/camera_x_reg[20]_i_1_n_0
    SLICE_X89Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.954 r  raymarcher/camera_x_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.954    raymarcher/camera_x_reg[24]_i_1_n_0
    SLICE_X89Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.068 r  raymarcher/camera_x_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.068    raymarcher/camera_x_reg[28]_i_1_n_0
    SLICE_X89Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.182 r  raymarcher/camera_x_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.182    raymarcher/camera_x_reg[32]_i_1_n_0
    SLICE_X89Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.296 r  raymarcher/camera_x_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.296    raymarcher/camera_x_reg[36]_i_1_n_0
    SLICE_X89Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.410 r  raymarcher/camera_x_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.410    raymarcher/camera_x_reg[40]_i_1_n_0
    SLICE_X89Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.524 r  raymarcher/camera_x_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.524    raymarcher/camera_x_reg[44]_i_1_n_0
    SLICE_X89Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.638 r  raymarcher/camera_x_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.638    raymarcher/camera_x_reg[48]_i_1_n_0
    SLICE_X89Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.752 r  raymarcher/camera_x_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.752    raymarcher/camera_x_reg[52]_i_1_n_0
    SLICE_X89Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.866 r  raymarcher/camera_x_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.866    raymarcher/camera_x_reg[56]_i_1_n_0
    SLICE_X89Y198        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.089 r  raymarcher/camera_x_reg[60]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.089    raymarcher/camera_x_reg[60]_i_1_n_7
    SLICE_X89Y198        FDRE                                         r  raymarcher/camera_x_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.531     5.030    raymarcher/CLK_IBUF_BUFG
    SLICE_X89Y198        FDRE                                         r  raymarcher/camera_x_reg[60]/C

Slack:                    inf
  Source:                 btnu
                            (input port)
  Destination:            raymarcher/camera_x_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.086ns  (logic 3.516ns (26.871%)  route 9.570ns (73.129%))
  Logic Levels:           17  (CARRY4=15 IBUF=1 LUT5=1)
  Clock Path Skew:        5.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 f  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 f  btnu_IBUF_inst/O
                         net (fo=68, routed)          9.021    10.091    raymarcher/btnu_IBUF
    SLICE_X90Y183        LUT5 (Prop_lut5_I0_O)        0.124    10.215 r  raymarcher/camera_x[0]_i_2/O
                         net (fo=3, routed)           0.549    10.763    raymarcher/p_1_out[5]
    SLICE_X89Y183        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.270 r  raymarcher/camera_x_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.270    raymarcher/camera_x_reg[0]_i_1_n_0
    SLICE_X89Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.384 r  raymarcher/camera_x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.384    raymarcher/camera_x_reg[4]_i_1_n_0
    SLICE_X89Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.498 r  raymarcher/camera_x_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.498    raymarcher/camera_x_reg[8]_i_1_n_0
    SLICE_X89Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.612 r  raymarcher/camera_x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.612    raymarcher/camera_x_reg[12]_i_1_n_0
    SLICE_X89Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.726 r  raymarcher/camera_x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.726    raymarcher/camera_x_reg[16]_i_1_n_0
    SLICE_X89Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.840 r  raymarcher/camera_x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.840    raymarcher/camera_x_reg[20]_i_1_n_0
    SLICE_X89Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.954 r  raymarcher/camera_x_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.954    raymarcher/camera_x_reg[24]_i_1_n_0
    SLICE_X89Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.068 r  raymarcher/camera_x_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.068    raymarcher/camera_x_reg[28]_i_1_n_0
    SLICE_X89Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.182 r  raymarcher/camera_x_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.182    raymarcher/camera_x_reg[32]_i_1_n_0
    SLICE_X89Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.296 r  raymarcher/camera_x_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.296    raymarcher/camera_x_reg[36]_i_1_n_0
    SLICE_X89Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.410 r  raymarcher/camera_x_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.410    raymarcher/camera_x_reg[40]_i_1_n_0
    SLICE_X89Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.524 r  raymarcher/camera_x_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.524    raymarcher/camera_x_reg[44]_i_1_n_0
    SLICE_X89Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.638 r  raymarcher/camera_x_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.638    raymarcher/camera_x_reg[48]_i_1_n_0
    SLICE_X89Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.752 r  raymarcher/camera_x_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.752    raymarcher/camera_x_reg[52]_i_1_n_0
    SLICE_X89Y197        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.086 r  raymarcher/camera_x_reg[56]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.086    raymarcher/camera_x_reg[56]_i_1_n_6
    SLICE_X89Y197        FDRE                                         r  raymarcher/camera_x_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.531     5.030    raymarcher/CLK_IBUF_BUFG
    SLICE_X89Y197        FDRE                                         r  raymarcher/camera_x_reg[57]/C

Slack:                    inf
  Source:                 btnu
                            (input port)
  Destination:            raymarcher/camera_x_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.065ns  (logic 3.495ns (26.753%)  route 9.570ns (73.247%))
  Logic Levels:           17  (CARRY4=15 IBUF=1 LUT5=1)
  Clock Path Skew:        5.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 f  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 f  btnu_IBUF_inst/O
                         net (fo=68, routed)          9.021    10.091    raymarcher/btnu_IBUF
    SLICE_X90Y183        LUT5 (Prop_lut5_I0_O)        0.124    10.215 r  raymarcher/camera_x[0]_i_2/O
                         net (fo=3, routed)           0.549    10.763    raymarcher/p_1_out[5]
    SLICE_X89Y183        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.270 r  raymarcher/camera_x_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.270    raymarcher/camera_x_reg[0]_i_1_n_0
    SLICE_X89Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.384 r  raymarcher/camera_x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.384    raymarcher/camera_x_reg[4]_i_1_n_0
    SLICE_X89Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.498 r  raymarcher/camera_x_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.498    raymarcher/camera_x_reg[8]_i_1_n_0
    SLICE_X89Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.612 r  raymarcher/camera_x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.612    raymarcher/camera_x_reg[12]_i_1_n_0
    SLICE_X89Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.726 r  raymarcher/camera_x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.726    raymarcher/camera_x_reg[16]_i_1_n_0
    SLICE_X89Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.840 r  raymarcher/camera_x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.840    raymarcher/camera_x_reg[20]_i_1_n_0
    SLICE_X89Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.954 r  raymarcher/camera_x_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.954    raymarcher/camera_x_reg[24]_i_1_n_0
    SLICE_X89Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.068 r  raymarcher/camera_x_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.068    raymarcher/camera_x_reg[28]_i_1_n_0
    SLICE_X89Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.182 r  raymarcher/camera_x_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.182    raymarcher/camera_x_reg[32]_i_1_n_0
    SLICE_X89Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.296 r  raymarcher/camera_x_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.296    raymarcher/camera_x_reg[36]_i_1_n_0
    SLICE_X89Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.410 r  raymarcher/camera_x_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.410    raymarcher/camera_x_reg[40]_i_1_n_0
    SLICE_X89Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.524 r  raymarcher/camera_x_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.524    raymarcher/camera_x_reg[44]_i_1_n_0
    SLICE_X89Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.638 r  raymarcher/camera_x_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.638    raymarcher/camera_x_reg[48]_i_1_n_0
    SLICE_X89Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.752 r  raymarcher/camera_x_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.752    raymarcher/camera_x_reg[52]_i_1_n_0
    SLICE_X89Y197        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.065 r  raymarcher/camera_x_reg[56]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.065    raymarcher/camera_x_reg[56]_i_1_n_4
    SLICE_X89Y197        FDRE                                         r  raymarcher/camera_x_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.531     5.030    raymarcher/CLK_IBUF_BUFG
    SLICE_X89Y197        FDRE                                         r  raymarcher/camera_x_reg[59]/C

Slack:                    inf
  Source:                 btnu
                            (input port)
  Destination:            raymarcher/camera_x_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.991ns  (logic 3.421ns (26.336%)  route 9.570ns (73.664%))
  Logic Levels:           17  (CARRY4=15 IBUF=1 LUT5=1)
  Clock Path Skew:        5.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 f  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 f  btnu_IBUF_inst/O
                         net (fo=68, routed)          9.021    10.091    raymarcher/btnu_IBUF
    SLICE_X90Y183        LUT5 (Prop_lut5_I0_O)        0.124    10.215 r  raymarcher/camera_x[0]_i_2/O
                         net (fo=3, routed)           0.549    10.763    raymarcher/p_1_out[5]
    SLICE_X89Y183        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.270 r  raymarcher/camera_x_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.270    raymarcher/camera_x_reg[0]_i_1_n_0
    SLICE_X89Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.384 r  raymarcher/camera_x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.384    raymarcher/camera_x_reg[4]_i_1_n_0
    SLICE_X89Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.498 r  raymarcher/camera_x_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.498    raymarcher/camera_x_reg[8]_i_1_n_0
    SLICE_X89Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.612 r  raymarcher/camera_x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.612    raymarcher/camera_x_reg[12]_i_1_n_0
    SLICE_X89Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.726 r  raymarcher/camera_x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.726    raymarcher/camera_x_reg[16]_i_1_n_0
    SLICE_X89Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.840 r  raymarcher/camera_x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.840    raymarcher/camera_x_reg[20]_i_1_n_0
    SLICE_X89Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.954 r  raymarcher/camera_x_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.954    raymarcher/camera_x_reg[24]_i_1_n_0
    SLICE_X89Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.068 r  raymarcher/camera_x_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.068    raymarcher/camera_x_reg[28]_i_1_n_0
    SLICE_X89Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.182 r  raymarcher/camera_x_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.182    raymarcher/camera_x_reg[32]_i_1_n_0
    SLICE_X89Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.296 r  raymarcher/camera_x_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.296    raymarcher/camera_x_reg[36]_i_1_n_0
    SLICE_X89Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.410 r  raymarcher/camera_x_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.410    raymarcher/camera_x_reg[40]_i_1_n_0
    SLICE_X89Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.524 r  raymarcher/camera_x_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.524    raymarcher/camera_x_reg[44]_i_1_n_0
    SLICE_X89Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.638 r  raymarcher/camera_x_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.638    raymarcher/camera_x_reg[48]_i_1_n_0
    SLICE_X89Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.752 r  raymarcher/camera_x_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.752    raymarcher/camera_x_reg[52]_i_1_n_0
    SLICE_X89Y197        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.991 r  raymarcher/camera_x_reg[56]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.991    raymarcher/camera_x_reg[56]_i_1_n_5
    SLICE_X89Y197        FDRE                                         r  raymarcher/camera_x_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.531     5.030    raymarcher/CLK_IBUF_BUFG
    SLICE_X89Y197        FDRE                                         r  raymarcher/camera_x_reg[58]/C

Slack:                    inf
  Source:                 btnu
                            (input port)
  Destination:            raymarcher/camera_x_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.975ns  (logic 3.405ns (26.245%)  route 9.570ns (73.755%))
  Logic Levels:           17  (CARRY4=15 IBUF=1 LUT5=1)
  Clock Path Skew:        5.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 f  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 f  btnu_IBUF_inst/O
                         net (fo=68, routed)          9.021    10.091    raymarcher/btnu_IBUF
    SLICE_X90Y183        LUT5 (Prop_lut5_I0_O)        0.124    10.215 r  raymarcher/camera_x[0]_i_2/O
                         net (fo=3, routed)           0.549    10.763    raymarcher/p_1_out[5]
    SLICE_X89Y183        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.270 r  raymarcher/camera_x_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.270    raymarcher/camera_x_reg[0]_i_1_n_0
    SLICE_X89Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.384 r  raymarcher/camera_x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.384    raymarcher/camera_x_reg[4]_i_1_n_0
    SLICE_X89Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.498 r  raymarcher/camera_x_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.498    raymarcher/camera_x_reg[8]_i_1_n_0
    SLICE_X89Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.612 r  raymarcher/camera_x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.612    raymarcher/camera_x_reg[12]_i_1_n_0
    SLICE_X89Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.726 r  raymarcher/camera_x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.726    raymarcher/camera_x_reg[16]_i_1_n_0
    SLICE_X89Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.840 r  raymarcher/camera_x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.840    raymarcher/camera_x_reg[20]_i_1_n_0
    SLICE_X89Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.954 r  raymarcher/camera_x_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.954    raymarcher/camera_x_reg[24]_i_1_n_0
    SLICE_X89Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.068 r  raymarcher/camera_x_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.068    raymarcher/camera_x_reg[28]_i_1_n_0
    SLICE_X89Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.182 r  raymarcher/camera_x_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.182    raymarcher/camera_x_reg[32]_i_1_n_0
    SLICE_X89Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.296 r  raymarcher/camera_x_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.296    raymarcher/camera_x_reg[36]_i_1_n_0
    SLICE_X89Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.410 r  raymarcher/camera_x_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.410    raymarcher/camera_x_reg[40]_i_1_n_0
    SLICE_X89Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.524 r  raymarcher/camera_x_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.524    raymarcher/camera_x_reg[44]_i_1_n_0
    SLICE_X89Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.638 r  raymarcher/camera_x_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.638    raymarcher/camera_x_reg[48]_i_1_n_0
    SLICE_X89Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.752 r  raymarcher/camera_x_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.752    raymarcher/camera_x_reg[52]_i_1_n_0
    SLICE_X89Y197        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.975 r  raymarcher/camera_x_reg[56]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.975    raymarcher/camera_x_reg[56]_i_1_n_7
    SLICE_X89Y197        FDRE                                         r  raymarcher/camera_x_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.531     5.030    raymarcher/CLK_IBUF_BUFG
    SLICE_X89Y197        FDRE                                         r  raymarcher/camera_x_reg[56]/C

Slack:                    inf
  Source:                 btnu
                            (input port)
  Destination:            raymarcher/camera_x_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.972ns  (logic 3.402ns (26.228%)  route 9.570ns (73.772%))
  Logic Levels:           16  (CARRY4=14 IBUF=1 LUT5=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 f  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 f  btnu_IBUF_inst/O
                         net (fo=68, routed)          9.021    10.091    raymarcher/btnu_IBUF
    SLICE_X90Y183        LUT5 (Prop_lut5_I0_O)        0.124    10.215 r  raymarcher/camera_x[0]_i_2/O
                         net (fo=3, routed)           0.549    10.763    raymarcher/p_1_out[5]
    SLICE_X89Y183        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.270 r  raymarcher/camera_x_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.270    raymarcher/camera_x_reg[0]_i_1_n_0
    SLICE_X89Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.384 r  raymarcher/camera_x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.384    raymarcher/camera_x_reg[4]_i_1_n_0
    SLICE_X89Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.498 r  raymarcher/camera_x_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.498    raymarcher/camera_x_reg[8]_i_1_n_0
    SLICE_X89Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.612 r  raymarcher/camera_x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.612    raymarcher/camera_x_reg[12]_i_1_n_0
    SLICE_X89Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.726 r  raymarcher/camera_x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.726    raymarcher/camera_x_reg[16]_i_1_n_0
    SLICE_X89Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.840 r  raymarcher/camera_x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.840    raymarcher/camera_x_reg[20]_i_1_n_0
    SLICE_X89Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.954 r  raymarcher/camera_x_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.954    raymarcher/camera_x_reg[24]_i_1_n_0
    SLICE_X89Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.068 r  raymarcher/camera_x_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.068    raymarcher/camera_x_reg[28]_i_1_n_0
    SLICE_X89Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.182 r  raymarcher/camera_x_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.182    raymarcher/camera_x_reg[32]_i_1_n_0
    SLICE_X89Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.296 r  raymarcher/camera_x_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.296    raymarcher/camera_x_reg[36]_i_1_n_0
    SLICE_X89Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.410 r  raymarcher/camera_x_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.410    raymarcher/camera_x_reg[40]_i_1_n_0
    SLICE_X89Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.524 r  raymarcher/camera_x_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.524    raymarcher/camera_x_reg[44]_i_1_n_0
    SLICE_X89Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.638 r  raymarcher/camera_x_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.638    raymarcher/camera_x_reg[48]_i_1_n_0
    SLICE_X89Y196        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.972 r  raymarcher/camera_x_reg[52]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.972    raymarcher/camera_x_reg[52]_i_1_n_6
    SLICE_X89Y196        FDRE                                         r  raymarcher/camera_x_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.530     5.029    raymarcher/CLK_IBUF_BUFG
    SLICE_X89Y196        FDRE                                         r  raymarcher/camera_x_reg[53]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[0]
                            (internal pin)
  Destination:            raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y52          DSP48E1                      0.000     0.000 r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0_n_53
    DSP48_X7Y53          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.836     5.521    raymarcher/ss/ld/approxmult_dst3/fm/CLK_IBUF_BUFG
    DSP48_X7Y53          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/CLK

Slack:                    inf
  Source:                 raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[10]
                            (internal pin)
  Destination:            raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y52          DSP48E1                      0.000     0.000 r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0_n_43
    DSP48_X7Y53          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.836     5.521    raymarcher/ss/ld/approxmult_dst3/fm/CLK_IBUF_BUFG
    DSP48_X7Y53          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/CLK

Slack:                    inf
  Source:                 raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[11]
                            (internal pin)
  Destination:            raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y52          DSP48E1                      0.000     0.000 r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0_n_42
    DSP48_X7Y53          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.836     5.521    raymarcher/ss/ld/approxmult_dst3/fm/CLK_IBUF_BUFG
    DSP48_X7Y53          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/CLK

Slack:                    inf
  Source:                 raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[12]
                            (internal pin)
  Destination:            raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y52          DSP48E1                      0.000     0.000 r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0_n_41
    DSP48_X7Y53          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.836     5.521    raymarcher/ss/ld/approxmult_dst3/fm/CLK_IBUF_BUFG
    DSP48_X7Y53          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/CLK

Slack:                    inf
  Source:                 raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[13]
                            (internal pin)
  Destination:            raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y52          DSP48E1                      0.000     0.000 r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0_n_40
    DSP48_X7Y53          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.836     5.521    raymarcher/ss/ld/approxmult_dst3/fm/CLK_IBUF_BUFG
    DSP48_X7Y53          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/CLK

Slack:                    inf
  Source:                 raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[14]
                            (internal pin)
  Destination:            raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y52          DSP48E1                      0.000     0.000 r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0_n_39
    DSP48_X7Y53          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.836     5.521    raymarcher/ss/ld/approxmult_dst3/fm/CLK_IBUF_BUFG
    DSP48_X7Y53          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/CLK

Slack:                    inf
  Source:                 raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[15]
                            (internal pin)
  Destination:            raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y52          DSP48E1                      0.000     0.000 r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0_n_38
    DSP48_X7Y53          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.836     5.521    raymarcher/ss/ld/approxmult_dst3/fm/CLK_IBUF_BUFG
    DSP48_X7Y53          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/CLK

Slack:                    inf
  Source:                 raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[16]
                            (internal pin)
  Destination:            raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y52          DSP48E1                      0.000     0.000 r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0_n_37
    DSP48_X7Y53          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.836     5.521    raymarcher/ss/ld/approxmult_dst3/fm/CLK_IBUF_BUFG
    DSP48_X7Y53          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/CLK

Slack:                    inf
  Source:                 raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[17]
                            (internal pin)
  Destination:            raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y52          DSP48E1                      0.000     0.000 r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0_n_36
    DSP48_X7Y53          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.836     5.521    raymarcher/ss/ld/approxmult_dst3/fm/CLK_IBUF_BUFG
    DSP48_X7Y53          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/CLK

Slack:                    inf
  Source:                 raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[18]
                            (internal pin)
  Destination:            raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y52          DSP48E1                      0.000     0.000 r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0_n_35
    DSP48_X7Y53          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=136163, routed)      1.836     5.521    raymarcher/ss/ld/approxmult_dst3/fm/CLK_IBUF_BUFG
    DSP48_X7Y53          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/CLK





