var searchData=
[
  ['o_20setting_20in_20standby_20shutdown_20mode_0',['GPIO bit number for I/O setting in standby/shutdown mode',['../group___p_w_r_ex___g_p_i_o___bit___number.html',1,'']]],
  ['oar1_1',['OAR1',['../struct_i2_c___type_def.html#ae8269169fcbdc2ecb580208d99c2f89f',1,'I2C_TypeDef']]],
  ['oar2_2',['OAR2',['../struct_i2_c___type_def.html#a73988a218be320999c74a641b3d6e3c1',1,'I2C_TypeDef']]],
  ['ob_5fboot1_5fsram_3',['OB_BOOT1_SRAM',['../group___f_l_a_s_h___o_b___u_s_e_r__n_b_o_o_t1.html#gab7a107055cc822c0dbd3f89d1aaf5033',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fboot1_5fsystem_4',['OB_BOOT1_SYSTEM',['../group___f_l_a_s_h___o_b___u_s_e_r__n_b_o_o_t1.html#ga700c5e9893e6f29f90dc3fd4ba1c4406',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fbor_5flevel_5f0_5',['OB_BOR_LEVEL_0',['../group___f_l_a_s_h___o_b___u_s_e_r___b_o_r___l_e_v_e_l.html#ga5c53aae131ee67d58ed63b104758c23e',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fbor_5flevel_5f1_6',['OB_BOR_LEVEL_1',['../group___f_l_a_s_h___o_b___u_s_e_r___b_o_r___l_e_v_e_l.html#ga1ba8f79464d15e3a70367bcdec8c192c',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fbor_5flevel_5f2_7',['OB_BOR_LEVEL_2',['../group___f_l_a_s_h___o_b___u_s_e_r___b_o_r___l_e_v_e_l.html#gaa11a6dc81e575c99d60f18d78c4c2a28',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fbor_5flevel_5f3_8',['OB_BOR_LEVEL_3',['../group___f_l_a_s_h___o_b___u_s_e_r___b_o_r___l_e_v_e_l.html#gaca4220c096c1c217e070d1dba7fee72f',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fbor_5flevel_5f4_9',['OB_BOR_LEVEL_4',['../group___f_l_a_s_h___o_b___u_s_e_r___b_o_r___l_e_v_e_l.html#gaa4b60691eb133ef36d3882d935158d36',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fiwdg_5fhw_10',['OB_IWDG_HW',['../group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_w.html#gadfcbfa963d79c339ec8e2d5a7734e47a',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fiwdg_5fstdby_5ffreeze_11',['OB_IWDG_STDBY_FREEZE',['../group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_t_a_n_d_b_y.html#ga2033b993c192a55757fc3fb0d8cfebc9',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fiwdg_5fstdby_5frun_12',['OB_IWDG_STDBY_RUN',['../group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_t_a_n_d_b_y.html#gaed53e663482a87712d6424ef921167cb',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fiwdg_5fstop_5ffreeze_13',['OB_IWDG_STOP_FREEZE',['../group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_t_o_p.html#gae0c882a6f14ebe5d1969b50d5a2dbb17',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fiwdg_5fstop_5frun_14',['OB_IWDG_STOP_RUN',['../group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_t_o_p.html#ga987e1a1bee2772467b010a71888b0047',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fiwdg_5fsw_15',['OB_IWDG_SW',['../group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_w.html#ga5a357e232c955444c3f2ccb9a937ffce',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fpcrop_5frdp_5ferase_16',['OB_PCROP_RDP_ERASE',['../group___f_l_a_s_h___o_b___p_c_r_o_p___r_d_p.html#gadc1d319505606fc82937702a2baf1bd3',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fpcrop_5frdp_5fnot_5ferase_17',['OB_PCROP_RDP_NOT_ERASE',['../group___f_l_a_s_h___o_b___p_c_r_o_p___r_d_p.html#gaa64bfd8f4fa303d49e40d21a865bfe4b',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5frdp_5flevel_5f2_18',['OB_RDP_LEVEL_2',['../group___f_l_a_s_h___o_b___read___protection.html#ga2262afca565429ce2808d835c49e5ee6',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fshutdown_5fnorst_19',['OB_SHUTDOWN_NORST',['../group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_h_u_t_d_o_w_n.html#gafd6dec6b1ab10bd65d9dcd16f6f34895',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fshutdown_5frst_20',['OB_SHUTDOWN_RST',['../group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_h_u_t_d_o_w_n.html#gad16c5bc6433d84c3c138eb16144ed2cc',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fsram2_5fparity_5fdisable_21',['OB_SRAM2_PARITY_DISABLE',['../group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m2___p_e.html#ga388861d528db5d266dab3d9bcae3a50f',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fsram2_5fparity_5fenable_22',['OB_SRAM2_PARITY_ENABLE',['../group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m2___p_e.html#gae38da2c33e7c1b90b2f8f24038d86660',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fsram2_5frst_5ferase_23',['OB_SRAM2_RST_ERASE',['../group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m2___r_s_t.html#gaf65832da6eefaa0b1430dcb650d368e5',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fsram2_5frst_5fnot_5ferase_24',['OB_SRAM2_RST_NOT_ERASE',['../group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m2___r_s_t.html#gac206b0b8007e4442cd2887dbf328efd2',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fstandby_5fnorst_25',['OB_STANDBY_NORST',['../group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_t_a_n_d_b_y.html#ga5909d7b439118a4d5ae9fed62ff7b272',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fstandby_5frst_26',['OB_STANDBY_RST',['../group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_t_a_n_d_b_y.html#ga7e5c8a161424cc9ce917e0a97e7bc809',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fstop_5fnorst_27',['OB_STOP_NORST',['../group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_t_o_p.html#gac440badc145bc62ab85e1cbca9483584',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fstop_5frst_28',['OB_STOP_RST',['../group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_t_o_p.html#gaef92c03b1f279c532bfa13d3bb074b57',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fuser_5fbor_5flev_29',['OB_USER_BOR_LEV',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga59ac2734e4058c4194db96ba23e26ed5',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fuser_5fiwdg_5fstdby_30',['OB_USER_IWDG_STDBY',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#gab0b376afa9327bc01686d5f868e78296',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fuser_5fiwdg_5fstop_31',['OB_USER_IWDG_STOP',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga1a7ae96d361bcb5605777881c47241f8',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fuser_5fiwdg_5fsw_32',['OB_USER_IWDG_SW',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#gadd91fcb984de1a1208bac3d6b50641db',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fuser_5fnboot1_33',['OB_USER_nBOOT1',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga69b5cfc52df7f7ce2f6fc6d8d7437260',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fuser_5fnrst_5fshdw_34',['OB_USER_nRST_SHDW',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga56725ddf6d66a0330a031dc86c3149f8',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fuser_5fnrst_5fstdby_35',['OB_USER_nRST_STDBY',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga230f52c0bc901b7e136d94818c63cda2',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fuser_5fnrst_5fstop_36',['OB_USER_nRST_STOP',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga9a7ab63ef27620c1cefe24ddf5b98c9d',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fuser_5fsram2_5fpe_37',['OB_USER_SRAM2_PE',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#gaf7f61a276da546daed9962abcbc1e2ce',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fuser_5fsram2_5frst_38',['OB_USER_SRAM2_RST',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga9420352b617155df9663675807d06750',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fuser_5fwwdg_5fsw_39',['OB_USER_WWDG_SW',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga352689fac3e55f95629dba2dac135756',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fwrparea_5fbank1_5fareaa_40',['OB_WRPAREA_BANK1_AREAA',['../group___f_l_a_s_h___o_b___w_r_p___area.html#gaafeefc14205e2819477a720c372c6b91',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fwrparea_5fbank1_5fareab_41',['OB_WRPAREA_BANK1_AREAB',['../group___f_l_a_s_h___o_b___w_r_p___area.html#ga03abdb9bf97227b9e4ea570d6e658aca',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fwwdg_5fhw_42',['OB_WWDG_HW',['../group___f_l_a_s_h___o_b___u_s_e_r___w_w_d_g___s_w.html#ga32aa93fb6a71b73966b2bf934927835f',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fwwdg_5fsw_43',['OB_WWDG_SW',['../group___f_l_a_s_h___o_b___u_s_e_r___w_w_d_g___s_w.html#ga1e5f3b6d137856b1acc34e7dbc81ffd9',1,'stm32l4xx_hal_flash.h']]],
  ['oc_5fdelayelapsedcallback_44',['OC_DelayElapsedCallback',['../struct_____t_i_m___handle_type_def.html#a45456ba1402b3f87d7017cc2cbf1ac0f',1,'__TIM_HandleTypeDef']]],
  ['oc_5fmspdeinitcallback_45',['OC_MspDeInitCallback',['../struct_____t_i_m___handle_type_def.html#a59f834f89702896b8874f9ce4139f9dc',1,'__TIM_HandleTypeDef']]],
  ['oc_5fmspinitcallback_46',['OC_MspInitCallback',['../struct_____t_i_m___handle_type_def.html#aabe04080d6da958bcfa4a0a76fa02f64',1,'__TIM_HandleTypeDef']]],
  ['ocfastmode_47',['OCFastMode',['../struct_t_i_m___o_c___init_type_def.html#a4c4203c5ed779ac86fb793bb9d628e55',1,'TIM_OC_InitTypeDef']]],
  ['ocidlestate_48',['OCIdleState',['../struct_t_i_m___o_c___init_type_def.html#ace3e2b76ca2fca0f4961585ed9ebecf5',1,'TIM_OC_InitTypeDef::OCIdleState'],['../struct_t_i_m___one_pulse___init_type_def.html#aef11bcea1dbf3e3ddf2a4bbc2846bb1e',1,'TIM_OnePulse_InitTypeDef::OCIdleState']]],
  ['ocmode_49',['OCMode',['../struct_t_i_m___o_c___init_type_def.html#ae5faa1cba0b3f1ab6179cc54e1015ee8',1,'TIM_OC_InitTypeDef::OCMode'],['../struct_t_i_m___one_pulse___init_type_def.html#af127f01162853e39ae616b43cc52b674',1,'TIM_OnePulse_InitTypeDef::OCMode']]],
  ['ocnidlestate_50',['OCNIdleState',['../struct_t_i_m___o_c___init_type_def.html#a0d70cc51990d7433fd76cc6ed1d06237',1,'TIM_OC_InitTypeDef::OCNIdleState'],['../struct_t_i_m___one_pulse___init_type_def.html#a37bc0a680d53458bf4c42ebb277b0c2c',1,'TIM_OnePulse_InitTypeDef::OCNIdleState']]],
  ['ocnpolarity_51',['OCNPolarity',['../struct_t_i_m___o_c___init_type_def.html#a21922d8e2fee659d081c4be4c500d1d4',1,'TIM_OC_InitTypeDef::OCNPolarity'],['../struct_t_i_m___one_pulse___init_type_def.html#a00deac6c3347b0482955d936351c6388',1,'TIM_OnePulse_InitTypeDef::OCNPolarity']]],
  ['ocpolarity_52',['OCPolarity',['../struct_t_i_m___o_c___init_type_def.html#a556b7137d041aceed3e45c87cbfb39cd',1,'TIM_OC_InitTypeDef::OCPolarity'],['../struct_t_i_m___one_pulse___init_type_def.html#a3028787ad41698072cbf70ddf1b6c984',1,'TIM_OnePulse_InitTypeDef::OCPolarity']]],
  ['odr_53',['ODR',['../struct_g_p_i_o___type_def.html#a6fb78f4a978a36032cdeac93ac3c9c8b',1,'GPIO_TypeDef']]],
  ['of_20stop_20bits_54',['UART Number of Stop Bits',['../group___u_a_r_t___stop___bits.html',1,'']]],
  ['of_20view_55',['I2C Transfer Direction Master Point of View',['../group___i2_c___x_f_e_r_d_i_r_e_c_t_i_o_n.html',1,'']]],
  ['offset_56',['SAI Block FS Offset',['../group___s_a_i___block___f_s___offset.html',1,'']]],
  ['offstate_20selection_20for_20idle_20mode_20state_57',['TIM OSSI OffState Selection for Idle mode state',['../group___t_i_m___o_s_s_i___off___state___selection__for___idle__mode__state.html',1,'']]],
  ['offstate_20selection_20for_20run_20mode_20state_58',['TIM OSSR OffState Selection for Run mode state',['../group___t_i_m___o_s_s_r___off___state___selection__for___run__mode__state.html',1,'']]],
  ['offstateidlemode_59',['OffStateIDLEMode',['../struct_t_i_m___break_dead_time_config_type_def.html#a49f39e31ac019b9b7a20751bfd01c6c4',1,'TIM_BreakDeadTimeConfigTypeDef']]],
  ['offstaterunmode_60',['OffStateRunMode',['../struct_t_i_m___break_dead_time_config_type_def.html#a5e97751b5e397414e2a5120eb5cef7c6',1,'TIM_BreakDeadTimeConfigTypeDef']]],
  ['ofr1_61',['OFR1',['../struct_a_d_c___type_def.html#a97988c41c381690e8a38fec8d2d24ca5',1,'ADC_TypeDef']]],
  ['ofr2_62',['OFR2',['../struct_a_d_c___type_def.html#ae446fdae782b6dd059e348fc877681a6',1,'ADC_TypeDef']]],
  ['ofr3_63',['OFR3',['../struct_a_d_c___type_def.html#a23083f97baee16e0002366547c8cb5ea',1,'ADC_TypeDef']]],
  ['ofr4_64',['OFR4',['../struct_a_d_c___type_def.html#a232fcdf46374a9c267c2a6533a777fac',1,'ADC_TypeDef']]],
  ['on_20gpio_65',['Fast-mode Plus on GPIO',['../group___s_y_s_c_f_g___fast_mode_plus___g_p_i_o.html',1,'']]],
  ['on_20rdp_20level_20type_66',['FLASH Option Bytes PCROP On RDP Level Type',['../group___f_l_a_s_h___o_b___p_c_r_o_p___r_d_p.html',1,'']]],
  ['on_20reset_20type_67',['FLASH Option Bytes User SRAM2 Erase On Reset Type',['../group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m2___r_s_t.html',1,'']]],
  ['on_20rx_20error_68',['UART Advanced Feature DMA Disable On Rx Error',['../group___u_a_r_t___d_m_a___disable__on___rx___error.html',1,'']]],
  ['on_20shutdown_69',['FLASH Option Bytes User Reset On Shutdown',['../group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_h_u_t_d_o_w_n.html',1,'']]],
  ['on_20standby_70',['On Standby',['../group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_t_a_n_d_b_y.html',1,'FLASH Option Bytes User IWDG Mode On Standby'],['../group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_t_a_n_d_b_y.html',1,'FLASH Option Bytes User Reset On Standby']]],
  ['on_20stop_71',['On Stop',['../group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_t_o_p.html',1,'FLASH Option Bytes User IWDG Mode On Stop'],['../group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_t_o_p.html',1,'FLASH Option Bytes User Reset On Stop']]],
  ['one_20bit_20sampling_20method_72',['UART One Bit Sampling Method',['../group___u_a_r_t___one_bit___sampling.html',1,'']]],
  ['one_20pulse_20functions_73',['One Pulse functions',['../group___t_i_m_ex___exported___functions___group4.html',1,'Extended Timer Complementary One Pulse functions'],['../group___t_i_m___exported___functions___group5.html',1,'TIM One Pulse functions']]],
  ['one_20pulse_20mode_74',['TIM One Pulse Mode',['../group___t_i_m___one___pulse___mode.html',1,'']]],
  ['onebitsampling_75',['OneBitSampling',['../struct_u_a_r_t___init_type_def.html#a1662b82dc43d9137c3a4485794c94388',1,'UART_InitTypeDef']]],
  ['onepulse_5fmspdeinitcallback_76',['OnePulse_MspDeInitCallback',['../struct_____t_i_m___handle_type_def.html#a06f7ceec3d962916e2ac37276f09062d',1,'__TIM_HandleTypeDef']]],
  ['onepulse_5fmspinitcallback_77',['OnePulse_MspInitCallback',['../struct_____t_i_m___handle_type_def.html#ae382932aa6137bfd1fa10a43701d28b8',1,'__TIM_HandleTypeDef']]],
  ['opamp_20aliased_20defines_20maintained_20for_20legacy_20purpose_78',['HAL OPAMP Aliased Defines maintained for legacy purpose',['../group___h_a_l___o_p_a_m_p___aliased___defines.html',1,'']]],
  ['opamp_20aliased_20macros_20maintained_20for_20legacy_20purpose_79',['HAL OPAMP Aliased Macros maintained for legacy purpose',['../group___h_a_l___o_p_a_m_p___aliased___macros.html',1,'']]],
  ['opamp1_5fcsr_5fcalon_80',['OPAMP1_CSR_CALON',['../group___peripheral___registers___bits___definition.html#ga881edbd6128ecfd2d2d847efa0a4f474',1,'stm32l476xx.h']]],
  ['opamp1_5fcsr_5fcalon_5fmsk_81',['OPAMP1_CSR_CALON_Msk',['../group___peripheral___registers___bits___definition.html#gab92e7f86f5e42bcc666a65a4de962ab3',1,'stm32l476xx.h']]],
  ['opamp1_5fcsr_5fcalout_82',['OPAMP1_CSR_CALOUT',['../group___peripheral___registers___bits___definition.html#ga2e6b10a105915d63752a8b3a63431b55',1,'stm32l476xx.h']]],
  ['opamp1_5fcsr_5fcalout_5fmsk_83',['OPAMP1_CSR_CALOUT_Msk',['../group___peripheral___registers___bits___definition.html#ga799a85e4c65cd1c83a371583e19ff5af',1,'stm32l476xx.h']]],
  ['opamp1_5fcsr_5fcalsel_84',['OPAMP1_CSR_CALSEL',['../group___peripheral___registers___bits___definition.html#ga8bb40e20f70ede081630648396036a1c',1,'stm32l476xx.h']]],
  ['opamp1_5fcsr_5fcalsel_5fmsk_85',['OPAMP1_CSR_CALSEL_Msk',['../group___peripheral___registers___bits___definition.html#ga6875a32091a2423091132cecb4033300',1,'stm32l476xx.h']]],
  ['opamp1_5fcsr_5fopaen_86',['OPAMP1_CSR_OPAEN',['../group___peripheral___registers___bits___definition.html#gacd85605b59f2ee6480eb2827aaef113c',1,'stm32l476xx.h']]],
  ['opamp1_5fcsr_5fopaen_5fmsk_87',['OPAMP1_CSR_OPAEN_Msk',['../group___peripheral___registers___bits___definition.html#ga328414fe6c71a3165eda6150246776d2',1,'stm32l476xx.h']]],
  ['opamp1_5fcsr_5fopalpm_88',['OPAMP1_CSR_OPALPM',['../group___peripheral___registers___bits___definition.html#ga14957d15dd5e94d6b25b76d33648aa59',1,'stm32l476xx.h']]],
  ['opamp1_5fcsr_5fopalpm_5fmsk_89',['OPAMP1_CSR_OPALPM_Msk',['../group___peripheral___registers___bits___definition.html#ga6389025343878e6afceb54420dd2d567',1,'stm32l476xx.h']]],
  ['opamp1_5fcsr_5fopamode_90',['OPAMP1_CSR_OPAMODE',['../group___peripheral___registers___bits___definition.html#gae788656b37f651432c5bcef6bee7ac62',1,'stm32l476xx.h']]],
  ['opamp1_5fcsr_5fopamode_5f0_91',['OPAMP1_CSR_OPAMODE_0',['../group___peripheral___registers___bits___definition.html#ga5db163e9159eee63ff22c65f2b3c8122',1,'stm32l476xx.h']]],
  ['opamp1_5fcsr_5fopamode_5f1_92',['OPAMP1_CSR_OPAMODE_1',['../group___peripheral___registers___bits___definition.html#gaae2b36dc8b6de131b84834851e196c96',1,'stm32l476xx.h']]],
  ['opamp1_5fcsr_5fopamode_5fmsk_93',['OPAMP1_CSR_OPAMODE_Msk',['../group___peripheral___registers___bits___definition.html#ga260dc269ea3d948dbb77914341a94cc2',1,'stm32l476xx.h']]],
  ['opamp1_5fcsr_5foparange_94',['OPAMP1_CSR_OPARANGE',['../group___peripheral___registers___bits___definition.html#ga2033f5185fa86838448591b767fe2905',1,'stm32l476xx.h']]],
  ['opamp1_5fcsr_5foparange_5fmsk_95',['OPAMP1_CSR_OPARANGE_Msk',['../group___peripheral___registers___bits___definition.html#ga59d012fc3998782688ad57c89040fafc',1,'stm32l476xx.h']]],
  ['opamp1_5fcsr_5fpgagain_96',['OPAMP1_CSR_PGAGAIN',['../group___peripheral___registers___bits___definition.html#ga62c2680694266755ad0385ba97b373a7',1,'stm32l476xx.h']]],
  ['opamp1_5fcsr_5fpgagain_5f0_97',['OPAMP1_CSR_PGAGAIN_0',['../group___peripheral___registers___bits___definition.html#gae55a237bd750afb8c20f34830fde796e',1,'stm32l476xx.h']]],
  ['opamp1_5fcsr_5fpgagain_5f1_98',['OPAMP1_CSR_PGAGAIN_1',['../group___peripheral___registers___bits___definition.html#ga4f4298e902251bd492922d21b34e647e',1,'stm32l476xx.h']]],
  ['opamp1_5fcsr_5fpgagain_5fmsk_99',['OPAMP1_CSR_PGAGAIN_Msk',['../group___peripheral___registers___bits___definition.html#ga0c1a92fe0af3e9f5c203019c0c1e36d9',1,'stm32l476xx.h']]],
  ['opamp1_5fcsr_5fusertrim_100',['OPAMP1_CSR_USERTRIM',['../group___peripheral___registers___bits___definition.html#gac5f5e943c33c5ba322326443eef14e60',1,'stm32l476xx.h']]],
  ['opamp1_5fcsr_5fusertrim_5fmsk_101',['OPAMP1_CSR_USERTRIM_Msk',['../group___peripheral___registers___bits___definition.html#gab28c9db62603b3e6c9f4a27d3ab345cd',1,'stm32l476xx.h']]],
  ['opamp1_5fcsr_5fvmsel_102',['OPAMP1_CSR_VMSEL',['../group___peripheral___registers___bits___definition.html#gac959fd04fc7c379ba199deb057de149a',1,'stm32l476xx.h']]],
  ['opamp1_5fcsr_5fvmsel_5f0_103',['OPAMP1_CSR_VMSEL_0',['../group___peripheral___registers___bits___definition.html#gaae85543e740bfa45a368fb0f1b19bb84',1,'stm32l476xx.h']]],
  ['opamp1_5fcsr_5fvmsel_5f1_104',['OPAMP1_CSR_VMSEL_1',['../group___peripheral___registers___bits___definition.html#gab519fb03bd18cb416f6236f7ef46ab6e',1,'stm32l476xx.h']]],
  ['opamp1_5fcsr_5fvmsel_5fmsk_105',['OPAMP1_CSR_VMSEL_Msk',['../group___peripheral___registers___bits___definition.html#ga3dcb65d95398dda89e0f22d4df4777e0',1,'stm32l476xx.h']]],
  ['opamp1_5fcsr_5fvpsel_106',['OPAMP1_CSR_VPSEL',['../group___peripheral___registers___bits___definition.html#gabc8b31cce17c2748b8e4fe9a28961772',1,'stm32l476xx.h']]],
  ['opamp1_5fcsr_5fvpsel_5fmsk_107',['OPAMP1_CSR_VPSEL_Msk',['../group___peripheral___registers___bits___definition.html#ga46af5e984dd50b8329c899c7613aa6af',1,'stm32l476xx.h']]],
  ['opamp1_5flpotr_5ftrimlpoffsetn_108',['OPAMP1_LPOTR_TRIMLPOFFSETN',['../group___peripheral___registers___bits___definition.html#ga675d86cb0a8d96bcfdc764eb3477d7b8',1,'stm32l476xx.h']]],
  ['opamp1_5flpotr_5ftrimlpoffsetn_5fmsk_109',['OPAMP1_LPOTR_TRIMLPOFFSETN_Msk',['../group___peripheral___registers___bits___definition.html#ga9feea1690d227c4d99bd26059bf9f3f6',1,'stm32l476xx.h']]],
  ['opamp1_5flpotr_5ftrimlpoffsetp_110',['OPAMP1_LPOTR_TRIMLPOFFSETP',['../group___peripheral___registers___bits___definition.html#ga8b1b9c0d64c2a227fb97a5fec2258164',1,'stm32l476xx.h']]],
  ['opamp1_5flpotr_5ftrimlpoffsetp_5fmsk_111',['OPAMP1_LPOTR_TRIMLPOFFSETP_Msk',['../group___peripheral___registers___bits___definition.html#gaa639befa5c64622bb55fe5a7a43f7f1d',1,'stm32l476xx.h']]],
  ['opamp1_5fotr_5ftrimoffsetn_112',['OPAMP1_OTR_TRIMOFFSETN',['../group___peripheral___registers___bits___definition.html#gae8f8d0998d2220a73ee802943dcfaa9c',1,'stm32l476xx.h']]],
  ['opamp1_5fotr_5ftrimoffsetn_5fmsk_113',['OPAMP1_OTR_TRIMOFFSETN_Msk',['../group___peripheral___registers___bits___definition.html#gab1ee6afd2becb687feb39cf27510a784',1,'stm32l476xx.h']]],
  ['opamp1_5fotr_5ftrimoffsetp_114',['OPAMP1_OTR_TRIMOFFSETP',['../group___peripheral___registers___bits___definition.html#gae0c77514dae780fb3473a9c000a91f55',1,'stm32l476xx.h']]],
  ['opamp1_5fotr_5ftrimoffsetp_5fmsk_115',['OPAMP1_OTR_TRIMOFFSETP_Msk',['../group___peripheral___registers___bits___definition.html#ga359afd4ec85dd0439573ef8888e0a5eb',1,'stm32l476xx.h']]],
  ['opamp2_5fcsr_5fcalon_116',['OPAMP2_CSR_CALON',['../group___peripheral___registers___bits___definition.html#ga4759e9791164fc2981f9c7ea01f26130',1,'stm32l476xx.h']]],
  ['opamp2_5fcsr_5fcalon_5fmsk_117',['OPAMP2_CSR_CALON_Msk',['../group___peripheral___registers___bits___definition.html#gae3e47bb9b3b238748e012b72f56eed47',1,'stm32l476xx.h']]],
  ['opamp2_5fcsr_5fcalout_118',['OPAMP2_CSR_CALOUT',['../group___peripheral___registers___bits___definition.html#ga2b918288dea1ddce23ebe682f8f5dda7',1,'stm32l476xx.h']]],
  ['opamp2_5fcsr_5fcalout_5fmsk_119',['OPAMP2_CSR_CALOUT_Msk',['../group___peripheral___registers___bits___definition.html#ga9d9cec22aaafc3a8922b53b90970bc5b',1,'stm32l476xx.h']]],
  ['opamp2_5fcsr_5fcalsel_120',['OPAMP2_CSR_CALSEL',['../group___peripheral___registers___bits___definition.html#gaa298f782dc28b6efb7154619bed7928f',1,'stm32l476xx.h']]],
  ['opamp2_5fcsr_5fcalsel_5fmsk_121',['OPAMP2_CSR_CALSEL_Msk',['../group___peripheral___registers___bits___definition.html#ga572569d99f2fb9dab693ceb50e08b5a0',1,'stm32l476xx.h']]],
  ['opamp2_5fcsr_5fopaen_122',['OPAMP2_CSR_OPAEN',['../group___peripheral___registers___bits___definition.html#ga989826bfe4bd293f5ee6e9816fb19ce6',1,'stm32l476xx.h']]],
  ['opamp2_5fcsr_5fopaen_5fmsk_123',['OPAMP2_CSR_OPAEN_Msk',['../group___peripheral___registers___bits___definition.html#ga60b6654f0c0541272970cda438b44c08',1,'stm32l476xx.h']]],
  ['opamp2_5fcsr_5fopalpm_124',['OPAMP2_CSR_OPALPM',['../group___peripheral___registers___bits___definition.html#gab9655c1723d266efe45afd2d4104edee',1,'stm32l476xx.h']]],
  ['opamp2_5fcsr_5fopalpm_5fmsk_125',['OPAMP2_CSR_OPALPM_Msk',['../group___peripheral___registers___bits___definition.html#ga0f27931eaa9192671edae5606cfa42a9',1,'stm32l476xx.h']]],
  ['opamp2_5fcsr_5fopamode_126',['OPAMP2_CSR_OPAMODE',['../group___peripheral___registers___bits___definition.html#ga9a14681f8b51e020ec028b9fd8799cec',1,'stm32l476xx.h']]],
  ['opamp2_5fcsr_5fopamode_5f0_127',['OPAMP2_CSR_OPAMODE_0',['../group___peripheral___registers___bits___definition.html#ga8558ced1ded8967308e18f95fceb2348',1,'stm32l476xx.h']]],
  ['opamp2_5fcsr_5fopamode_5f1_128',['OPAMP2_CSR_OPAMODE_1',['../group___peripheral___registers___bits___definition.html#gad4aaee5846c725d65cda56f7cc1ff320',1,'stm32l476xx.h']]],
  ['opamp2_5fcsr_5fopamode_5fmsk_129',['OPAMP2_CSR_OPAMODE_Msk',['../group___peripheral___registers___bits___definition.html#ga78edb2456481540f8d87f495010df932',1,'stm32l476xx.h']]],
  ['opamp2_5fcsr_5fpgagain_130',['OPAMP2_CSR_PGAGAIN',['../group___peripheral___registers___bits___definition.html#ga43352f64323d276cf241016401694d25',1,'stm32l476xx.h']]],
  ['opamp2_5fcsr_5fpgagain_5f0_131',['OPAMP2_CSR_PGAGAIN_0',['../group___peripheral___registers___bits___definition.html#ga000ff3b227857cd7792d4942ff67e8bd',1,'stm32l476xx.h']]],
  ['opamp2_5fcsr_5fpgagain_5f1_132',['OPAMP2_CSR_PGAGAIN_1',['../group___peripheral___registers___bits___definition.html#gaebe5b2940ee5c72cb6cd5661831d5647',1,'stm32l476xx.h']]],
  ['opamp2_5fcsr_5fpgagain_5fmsk_133',['OPAMP2_CSR_PGAGAIN_Msk',['../group___peripheral___registers___bits___definition.html#ga3c84f6eae3947d76bf774307b339662f',1,'stm32l476xx.h']]],
  ['opamp2_5fcsr_5fusertrim_134',['OPAMP2_CSR_USERTRIM',['../group___peripheral___registers___bits___definition.html#ga1c3c842e7589141e6fb1d9d047595341',1,'stm32l476xx.h']]],
  ['opamp2_5fcsr_5fusertrim_5fmsk_135',['OPAMP2_CSR_USERTRIM_Msk',['../group___peripheral___registers___bits___definition.html#gaddb953ae136cbd3d5404a452d713d5be',1,'stm32l476xx.h']]],
  ['opamp2_5fcsr_5fvmsel_136',['OPAMP2_CSR_VMSEL',['../group___peripheral___registers___bits___definition.html#ga992aee87662e9ce16f20d8b8e1e4aa41',1,'stm32l476xx.h']]],
  ['opamp2_5fcsr_5fvmsel_5f0_137',['OPAMP2_CSR_VMSEL_0',['../group___peripheral___registers___bits___definition.html#ga342d1c6cab886eda343ea75523c12260',1,'stm32l476xx.h']]],
  ['opamp2_5fcsr_5fvmsel_5f1_138',['OPAMP2_CSR_VMSEL_1',['../group___peripheral___registers___bits___definition.html#ga2ce54682cf57c873d8d16049024925d2',1,'stm32l476xx.h']]],
  ['opamp2_5fcsr_5fvmsel_5fmsk_139',['OPAMP2_CSR_VMSEL_Msk',['../group___peripheral___registers___bits___definition.html#ga10b20a570f5e07676fd2034616e5e494',1,'stm32l476xx.h']]],
  ['opamp2_5fcsr_5fvpsel_140',['OPAMP2_CSR_VPSEL',['../group___peripheral___registers___bits___definition.html#ga77246620071c627adfd6b8b57f37b1b6',1,'stm32l476xx.h']]],
  ['opamp2_5fcsr_5fvpsel_5fmsk_141',['OPAMP2_CSR_VPSEL_Msk',['../group___peripheral___registers___bits___definition.html#ga33f6d503ad7dc06aad619d1075428ae5',1,'stm32l476xx.h']]],
  ['opamp2_5flpotr_5ftrimlpoffsetn_142',['OPAMP2_LPOTR_TRIMLPOFFSETN',['../group___peripheral___registers___bits___definition.html#ga5ca6ee5e9aad37b23598141b8181895e',1,'stm32l476xx.h']]],
  ['opamp2_5flpotr_5ftrimlpoffsetn_5fmsk_143',['OPAMP2_LPOTR_TRIMLPOFFSETN_Msk',['../group___peripheral___registers___bits___definition.html#ga9d4ef8d544386719bb25679b1ef7a484',1,'stm32l476xx.h']]],
  ['opamp2_5flpotr_5ftrimlpoffsetp_144',['OPAMP2_LPOTR_TRIMLPOFFSETP',['../group___peripheral___registers___bits___definition.html#gab2149494af32d1cb3eb70b44de56130c',1,'stm32l476xx.h']]],
  ['opamp2_5flpotr_5ftrimlpoffsetp_5fmsk_145',['OPAMP2_LPOTR_TRIMLPOFFSETP_Msk',['../group___peripheral___registers___bits___definition.html#ga8e2be8e9cb74da2ac40f8721674a3360',1,'stm32l476xx.h']]],
  ['opamp2_5fotr_5ftrimoffsetn_146',['OPAMP2_OTR_TRIMOFFSETN',['../group___peripheral___registers___bits___definition.html#ga2d28d7a551f1d768fed19ee8f5c5ef8a',1,'stm32l476xx.h']]],
  ['opamp2_5fotr_5ftrimoffsetn_5fmsk_147',['OPAMP2_OTR_TRIMOFFSETN_Msk',['../group___peripheral___registers___bits___definition.html#ga158824342911959b698a3488b95a1a0a',1,'stm32l476xx.h']]],
  ['opamp2_5fotr_5ftrimoffsetp_148',['OPAMP2_OTR_TRIMOFFSETP',['../group___peripheral___registers___bits___definition.html#ga73bd03c39731a0847da6a983cda5bd05',1,'stm32l476xx.h']]],
  ['opamp2_5fotr_5ftrimoffsetp_5fmsk_149',['OPAMP2_OTR_TRIMOFFSETP_Msk',['../group___peripheral___registers___bits___definition.html#ga62651728968a537c2c1d2fecedf800fb',1,'stm32l476xx.h']]],
  ['opamp_5fcommon_5ftypedef_150',['OPAMP_Common_TypeDef',['../struct_o_p_a_m_p___common___type_def.html',1,'']]],
  ['opamp_5fcsr_5fcalon_151',['OPAMP_CSR_CALON',['../group___peripheral___registers___bits___definition.html#gad7956ed2599bdd9e6527507e543dd687',1,'stm32l476xx.h']]],
  ['opamp_5fcsr_5fcalon_5fmsk_152',['OPAMP_CSR_CALON_Msk',['../group___peripheral___registers___bits___definition.html#ga585abc89695eadf5e9ead9daf6f6e505',1,'stm32l476xx.h']]],
  ['opamp_5fcsr_5fcalout_153',['OPAMP_CSR_CALOUT',['../group___peripheral___registers___bits___definition.html#gab43dfcde7f913ed8ad5e35b80c520e37',1,'stm32l476xx.h']]],
  ['opamp_5fcsr_5fcalout_5fmsk_154',['OPAMP_CSR_CALOUT_Msk',['../group___peripheral___registers___bits___definition.html#gacd0d384b28dddc30c24a83de506bc7e7',1,'stm32l476xx.h']]],
  ['opamp_5fcsr_5fcalsel_155',['OPAMP_CSR_CALSEL',['../group___peripheral___registers___bits___definition.html#gac544abc19652bb44e316ffbbbb9e0a40',1,'stm32l476xx.h']]],
  ['opamp_5fcsr_5fcalsel_5fmsk_156',['OPAMP_CSR_CALSEL_Msk',['../group___peripheral___registers___bits___definition.html#ga63d1aeb331c459803aa9d4e036946d7a',1,'stm32l476xx.h']]],
  ['opamp_5fcsr_5fopalpm_157',['OPAMP_CSR_OPALPM',['../group___peripheral___registers___bits___definition.html#gab6d33d2ae8024a1a502bb78b95541e7d',1,'stm32l476xx.h']]],
  ['opamp_5fcsr_5fopalpm_5fmsk_158',['OPAMP_CSR_OPALPM_Msk',['../group___peripheral___registers___bits___definition.html#ga6329d12755634c84a3c320992866b692',1,'stm32l476xx.h']]],
  ['opamp_5fcsr_5fopamode_159',['OPAMP_CSR_OPAMODE',['../group___peripheral___registers___bits___definition.html#gace4143795b876dea67e4192fa697c8eb',1,'stm32l476xx.h']]],
  ['opamp_5fcsr_5fopamode_5f0_160',['OPAMP_CSR_OPAMODE_0',['../group___peripheral___registers___bits___definition.html#gaa72fbae5aa1316f31bb3561bfee66a39',1,'stm32l476xx.h']]],
  ['opamp_5fcsr_5fopamode_5f1_161',['OPAMP_CSR_OPAMODE_1',['../group___peripheral___registers___bits___definition.html#ga43f43ef81f58ce9712cfb33753cba5db',1,'stm32l476xx.h']]],
  ['opamp_5fcsr_5fopamode_5fmsk_162',['OPAMP_CSR_OPAMODE_Msk',['../group___peripheral___registers___bits___definition.html#ga434bc9b735428da3ea876a899977e706',1,'stm32l476xx.h']]],
  ['opamp_5fcsr_5fopampxen_163',['OPAMP_CSR_OPAMPxEN',['../group___peripheral___registers___bits___definition.html#ga544aac1da6f16f4eb187e6851b7711f6',1,'stm32l476xx.h']]],
  ['opamp_5fcsr_5fopampxen_5fmsk_164',['OPAMP_CSR_OPAMPxEN_Msk',['../group___peripheral___registers___bits___definition.html#gad1add886109d22824bba50d8c8625fe6',1,'stm32l476xx.h']]],
  ['opamp_5fcsr_5fpggain_165',['OPAMP_CSR_PGGAIN',['../group___peripheral___registers___bits___definition.html#ga74ac9ae3fa7fe42f154d0daa42789b29',1,'stm32l476xx.h']]],
  ['opamp_5fcsr_5fpggain_5f0_166',['OPAMP_CSR_PGGAIN_0',['../group___peripheral___registers___bits___definition.html#gaf0d5b9c273620fd0b3c441d522c415e7',1,'stm32l476xx.h']]],
  ['opamp_5fcsr_5fpggain_5f1_167',['OPAMP_CSR_PGGAIN_1',['../group___peripheral___registers___bits___definition.html#gaa0fde506981f9a5a0d6a195e25b68d99',1,'stm32l476xx.h']]],
  ['opamp_5fcsr_5fpggain_5fmsk_168',['OPAMP_CSR_PGGAIN_Msk',['../group___peripheral___registers___bits___definition.html#gadbf5c45c8d658cc0f0a8f4838ca4fac2',1,'stm32l476xx.h']]],
  ['opamp_5fcsr_5fusertrim_169',['OPAMP_CSR_USERTRIM',['../group___peripheral___registers___bits___definition.html#ga3bcad44dbf70db471e1cdc52aa3875be',1,'stm32l476xx.h']]],
  ['opamp_5fcsr_5fusertrim_5fmsk_170',['OPAMP_CSR_USERTRIM_Msk',['../group___peripheral___registers___bits___definition.html#ga7a137cd44ef80f8a325c81a1ca3c0e07',1,'stm32l476xx.h']]],
  ['opamp_5fcsr_5fvmsel_171',['OPAMP_CSR_VMSEL',['../group___peripheral___registers___bits___definition.html#gae8d844900337686f187b0d8053dff917',1,'stm32l476xx.h']]],
  ['opamp_5fcsr_5fvmsel_5f0_172',['OPAMP_CSR_VMSEL_0',['../group___peripheral___registers___bits___definition.html#ga2a48fd6fc77e092ad4573e86fbeb8e1e',1,'stm32l476xx.h']]],
  ['opamp_5fcsr_5fvmsel_5f1_173',['OPAMP_CSR_VMSEL_1',['../group___peripheral___registers___bits___definition.html#ga46f1f7f5183b41b90fb25cfe3e920460',1,'stm32l476xx.h']]],
  ['opamp_5fcsr_5fvmsel_5fmsk_174',['OPAMP_CSR_VMSEL_Msk',['../group___peripheral___registers___bits___definition.html#gada380b084108367ad911b476c581f68d',1,'stm32l476xx.h']]],
  ['opamp_5fcsr_5fvpsel_175',['OPAMP_CSR_VPSEL',['../group___peripheral___registers___bits___definition.html#ga1adc457f5800c654905ebe4463082910',1,'stm32l476xx.h']]],
  ['opamp_5fcsr_5fvpsel_5fmsk_176',['OPAMP_CSR_VPSEL_Msk',['../group___peripheral___registers___bits___definition.html#gad1cc44b01594db558befcb0e66705480',1,'stm32l476xx.h']]],
  ['opamp_5flpotr_5ftrimlpoffsetn_177',['OPAMP_LPOTR_TRIMLPOFFSETN',['../group___peripheral___registers___bits___definition.html#ga9f0c334ecf44311827d064478bd696b5',1,'stm32l476xx.h']]],
  ['opamp_5flpotr_5ftrimlpoffsetn_5fmsk_178',['OPAMP_LPOTR_TRIMLPOFFSETN_Msk',['../group___peripheral___registers___bits___definition.html#gae23c3ec9c19dd7999df2612b1b2cbba2',1,'stm32l476xx.h']]],
  ['opamp_5flpotr_5ftrimlpoffsetp_179',['OPAMP_LPOTR_TRIMLPOFFSETP',['../group___peripheral___registers___bits___definition.html#gaacbe54c45d2ce7c1cf7452bb92b49850',1,'stm32l476xx.h']]],
  ['opamp_5flpotr_5ftrimlpoffsetp_5fmsk_180',['OPAMP_LPOTR_TRIMLPOFFSETP_Msk',['../group___peripheral___registers___bits___definition.html#gae1b0c2fe21b79f39290e1c6883e2ee0f',1,'stm32l476xx.h']]],
  ['opamp_5fotr_5ftrimoffsetn_181',['OPAMP_OTR_TRIMOFFSETN',['../group___peripheral___registers___bits___definition.html#ga8079cde9e7a527d9591c4dbb683efeb5',1,'stm32l476xx.h']]],
  ['opamp_5fotr_5ftrimoffsetn_5fmsk_182',['OPAMP_OTR_TRIMOFFSETN_Msk',['../group___peripheral___registers___bits___definition.html#gafe1ec1a4d9c84acf7cce79800144e474',1,'stm32l476xx.h']]],
  ['opamp_5fotr_5ftrimoffsetp_183',['OPAMP_OTR_TRIMOFFSETP',['../group___peripheral___registers___bits___definition.html#ga5c19df17a3c495840a7496397ae6f620',1,'stm32l476xx.h']]],
  ['opamp_5fotr_5ftrimoffsetp_5fmsk_184',['OPAMP_OTR_TRIMOFFSETP_Msk',['../group___peripheral___registers___bits___definition.html#ga6ce7b29d792d02895287ba75f26c3b6f',1,'stm32l476xx.h']]],
  ['opamp_5ftypedef_185',['OPAMP_TypeDef',['../struct_o_p_a_m_p___type_def.html',1,'']]],
  ['operation_20functions_186',['operation functions',['../group___i2_c___exported___functions___group2.html',1,'Input and Output operation functions'],['../group___e_x_t_i___exported___functions___group2.html',1,'IO operation functions'],['../group___g_p_i_o___exported___functions___group2.html',1,'IO operation functions'],['../group___u_a_r_t___exported___functions___group2.html',1,'IO operation functions']]],
  ['option_20bytes_20pcrop_20on_20rdp_20level_20type_187',['FLASH Option Bytes PCROP On RDP Level Type',['../group___f_l_a_s_h___o_b___p_c_r_o_p___r_d_p.html',1,'']]],
  ['option_20bytes_20read_20protection_188',['FLASH Option Bytes Read Protection',['../group___f_l_a_s_h___o_b___read___protection.html',1,'']]],
  ['option_20bytes_20type_189',['FLASH Option Bytes Type',['../group___f_l_a_s_h___o_b___type.html',1,'']]],
  ['option_20bytes_20user_20boot1_20type_190',['FLASH Option Bytes User BOOT1 Type',['../group___f_l_a_s_h___o_b___u_s_e_r__n_b_o_o_t1.html',1,'']]],
  ['option_20bytes_20user_20bor_20level_191',['FLASH Option Bytes User BOR Level',['../group___f_l_a_s_h___o_b___u_s_e_r___b_o_r___l_e_v_e_l.html',1,'']]],
  ['option_20bytes_20user_20iwdg_20mode_20on_20standby_192',['FLASH Option Bytes User IWDG Mode On Standby',['../group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_t_a_n_d_b_y.html',1,'']]],
  ['option_20bytes_20user_20iwdg_20mode_20on_20stop_193',['FLASH Option Bytes User IWDG Mode On Stop',['../group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_t_o_p.html',1,'']]],
  ['option_20bytes_20user_20iwdg_20type_194',['FLASH Option Bytes User IWDG Type',['../group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_w.html',1,'']]],
  ['option_20bytes_20user_20reset_20on_20shutdown_195',['FLASH Option Bytes User Reset On Shutdown',['../group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_h_u_t_d_o_w_n.html',1,'']]],
  ['option_20bytes_20user_20reset_20on_20standby_196',['FLASH Option Bytes User Reset On Standby',['../group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_t_a_n_d_b_y.html',1,'']]],
  ['option_20bytes_20user_20reset_20on_20stop_197',['FLASH Option Bytes User Reset On Stop',['../group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_t_o_p.html',1,'']]],
  ['option_20bytes_20user_20sram2_20erase_20on_20reset_20type_198',['FLASH Option Bytes User SRAM2 Erase On Reset Type',['../group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m2___r_s_t.html',1,'']]],
  ['option_20bytes_20user_20sram2_20parity_20check_20type_199',['FLASH Option Bytes User SRAM2 Parity Check Type',['../group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m2___p_e.html',1,'']]],
  ['option_20bytes_20user_20type_200',['FLASH Option Bytes User Type',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html',1,'']]],
  ['option_20bytes_20user_20wwdg_20type_201',['FLASH Option Bytes User WWDG Type',['../group___f_l_a_s_h___o_b___u_s_e_r___w_w_d_g___s_w.html',1,'']]],
  ['optionbyte_5fpcrop_202',['OPTIONBYTE_PCROP',['../group___f_l_a_s_h___o_b___type.html#gade16326e09bd923b54f1ec8622a7bc4b',1,'stm32l4xx_hal_flash.h']]],
  ['optionbyte_5frdp_203',['OPTIONBYTE_RDP',['../group___f_l_a_s_h___o_b___type.html#ga8f0bdb21ef13bae39d5d8b6619e2df06',1,'stm32l4xx_hal_flash.h']]],
  ['optionbyte_5fuser_204',['OPTIONBYTE_USER',['../group___f_l_a_s_h___o_b___type.html#gac7d843e666e15c79688a1914e8ffe7a5',1,'stm32l4xx_hal_flash.h']]],
  ['optionbyte_5fwrp_205',['OPTIONBYTE_WRP',['../group___f_l_a_s_h___o_b___type.html#ga48712a166ea192ddcda0f2653679f9ec',1,'stm32l4xx_hal_flash.h']]],
  ['options_206',['I2C Sequential Transfer Options',['../group___i2_c___x_f_e_r_o_p_t_i_o_n_s.html',1,'']]],
  ['optiontype_207',['OptionType',['../struct_f_l_a_s_h___o_b_program_init_type_def.html#a46bffc2a63ea02e15b9187856535d890',1,'FLASH_OBProgramInitTypeDef']]],
  ['optkeyr_208',['OPTKEYR',['../struct_f_l_a_s_h___type_def.html#a793cd13a4636c9785fdb99316f7fd7ab',1,'FLASH_TypeDef']]],
  ['optr_209',['OPTR',['../struct_f_l_a_s_h___type_def.html#ac52493cbf73d2f638b0c984521f9bdd8',1,'FLASH_TypeDef']]],
  ['or_210',['OR',['../struct_l_p_t_i_m___type_def.html#a4aa9c39c3cecccb9a1a3aab50fb0fb45',1,'LPTIM_TypeDef::OR'],['../struct_r_t_c___type_def.html#ac4ec213226146fa48aa9b29e0e80b3ad',1,'RTC_TypeDef::OR'],['../struct_s_w_p_m_i___type_def.html#aa70799e3ee75fd0a748b46139ee69d4f',1,'SWPMI_TypeDef::OR']]],
  ['or_203_211',['TIM Group Channel 5 and Channel 1, 2 or 3',['../group___t_i_m___group___channel5.html',1,'']]],
  ['or_20disabled_20status_212',['or Disabled Status',['../group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status.html',1,'AHB1 Peripheral Clock Enabled or Disabled Status'],['../group___r_c_c___a_h_b1___clock___sleep___enable___disable___status.html',1,'AHB1 Peripheral Clock Sleep Enabled or Disabled Status'],['../group___r_c_c___a_h_b2___clock___enable___disable___status.html',1,'AHB2 Peripheral Clock Enabled or Disabled Status'],['../group___r_c_c___a_h_b2___clock___sleep___enable___disable___status.html',1,'AHB2 Peripheral Clock Sleep Enabled or Disabled Status'],['../group___r_c_c___a_h_b3___clock___enable___disable___status.html',1,'AHB3 Peripheral Clock Enabled or Disabled Status'],['../group___r_c_c___a_h_b3___clock___sleep___enable___disable___status.html',1,'AHB3 Peripheral Clock Sleep Enabled or Disabled Status'],['../group___r_c_c___a_p_b1___clock___enable___disable___status.html',1,'APB1 Peripheral Clock Enabled or Disabled Status'],['../group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html',1,'APB1 Peripheral Clock Sleep Enabled or Disabled Status'],['../group___r_c_c___a_p_b2___clock___enable___disable___status.html',1,'APB2 Peripheral Clock Enabled or Disabled Status'],['../group___r_c_c___a_p_b2___clock___sleep___enable___disable___status.html',1,'APB2 Peripheral Clock Sleep Enabled or Disabled Status']]],
  ['or_20stop_20mode_213',['I2C Start or Stop Mode',['../group___i2_c___s_t_a_r_t___s_t_o_p___m_o_d_e.html',1,'']]],
  ['or1_214',['OR1',['../struct_t_i_m___type_def.html#ae20f3472f214a34e47db57afc06503fa',1,'TIM_TypeDef']]],
  ['or2_215',['OR2',['../struct_t_i_m___type_def.html#a44e77d51962874cde7654d2f39331251',1,'TIM_TypeDef']]],
  ['or3_216',['OR3',['../struct_t_i_m___type_def.html#aa2ebbc260533654b303fad8c6deb8d25',1,'TIM_TypeDef']]],
  ['os_5fmailq_5fcb_217',['os_mailQ_cb',['../structos__mail_q__cb.html',1,'']]],
  ['os_5fmailq_5fdef_218',['os_mailQ_def',['../structos__mail_q__def.html',1,'']]],
  ['os_5fmessageq_5fdef_219',['os_messageQ_def',['../structos__message_q__def.html',1,'']]],
  ['os_5fmutex_5fdef_220',['os_mutex_def',['../structos__mutex__def.html',1,'']]],
  ['os_5fpool_5fcb_221',['os_pool_cb',['../structos__pool__cb.html',1,'']]],
  ['os_5fpool_5fdef_222',['os_pool_def',['../structos__pool__def.html',1,'']]],
  ['os_5fsemaphore_5fdef_223',['os_semaphore_def',['../structos__semaphore__def.html',1,'']]],
  ['os_5fthread_5fdef_224',['os_thread_def',['../structos__thread__def.html',1,'']]],
  ['os_5ftimer_5fdef_225',['os_timer_def',['../structos__timer__def.html',1,'']]],
  ['oscillator_20type_226',['Oscillator Type',['../group___r_c_c___oscillator___type.html',1,'']]],
  ['oscillatortype_227',['OscillatorType',['../struct_r_c_c___osc_init_type_def.html#af9e7bc89cab81c1705d94c74c7a81088',1,'RCC_OscInitTypeDef']]],
  ['osevent_228',['osEvent',['../structos_event.html',1,'']]],
  ['ospeedr_229',['OSPEEDR',['../struct_g_p_i_o___type_def.html#a0d233d720f18ae2050f9131fa6faf7c6',1,'GPIO_TypeDef']]],
  ['ossi_20offstate_20selection_20for_20idle_20mode_20state_230',['TIM OSSI OffState Selection for Idle mode state',['../group___t_i_m___o_s_s_i___off___state___selection__for___idle__mode__state.html',1,'']]],
  ['ossr_20offstate_20selection_20for_20run_20mode_20state_231',['TIM OSSR OffState Selection for Run mode state',['../group___t_i_m___o_s_s_r___off___state___selection__for___run__mode__state.html',1,'']]],
  ['otg_5ffs_5firqn_232',['OTG_FS_IRQn',['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e',1,'stm32l476xx.h']]],
  ['otr_233',['OTR',['../struct_o_p_a_m_p___type_def.html#a6a80544bc693d9c51045b3652c43fd22',1,'OPAMP_TypeDef']]],
  ['otyper_234',['OTYPER',['../struct_g_p_i_o___type_def.html#a910885e4d881c3a459dd11640237107f',1,'GPIO_TypeDef']]],
  ['out_20value_235',['UART polling-based communications time-out value',['../group___u_a_r_t___time_out___value.html',1,'']]],
  ['output_236',['PLL Clock Output',['../group___r_c_c___p_l_l___clock___output.html',1,'']]],
  ['output_20compare_20and_20pwm_20modes_237',['TIM Output Compare and PWM Modes',['../group___t_i_m___output___compare__and___p_w_m__modes.html',1,'']]],
  ['output_20compare_20functions_238',['Output Compare functions',['../group___t_i_m_ex___exported___functions___group2.html',1,'Extended Timer Complementary Output Compare functions'],['../group___t_i_m___exported___functions___group2.html',1,'TIM Output Compare functions']]],
  ['output_20compare_20idle_20state_239',['Output Compare Idle State',['../group___t_i_m___output___compare___n___idle___state.html',1,'TIM Complementary Output Compare Idle State'],['../group___t_i_m___output___compare___idle___state.html',1,'TIM Output Compare Idle State']]],
  ['output_20compare_20polarity_240',['Output Compare Polarity',['../group___t_i_m___output___compare___n___polarity.html',1,'TIM Complementary Output Compare Polarity'],['../group___t_i_m___output___compare___polarity.html',1,'TIM Output Compare Polarity']]],
  ['output_20compare_20state_241',['Output Compare State',['../group___t_i_m___output___compare___n___state.html',1,'TIM Complementary Output Compare State'],['../group___t_i_m___output___compare___state.html',1,'TIM Output Compare State']]],
  ['output_20drive_242',['SAI Block Output Drive',['../group___s_a_i___block___output___drive.html',1,'']]],
  ['output_20enable_243',['TIM Automatic Output Enable',['../group___t_i_m___a_o_e___bit___set___reset.html',1,'']]],
  ['output_20fast_20state_244',['TIM Output Fast State',['../group___t_i_m___output___fast___state.html',1,'']]],
  ['output_20operation_20functions_245',['Input and Output operation functions',['../group___i2_c___exported___functions___group2.html',1,'']]],
  ['outputdrive_246',['OutputDrive',['../struct_s_a_i___init_type_def.html#a9f8ad868ab366713e8d812b2673dd5f8',1,'SAI_InitTypeDef']]],
  ['over_20sampling_247',['UART Over Sampling',['../group___u_a_r_t___over___sampling.html',1,'']]],
  ['overrun_20disable_248',['UART Advanced Feature Overrun Disable',['../group___u_a_r_t___overrun___disable.html',1,'']]],
  ['overrundisable_249',['OverrunDisable',['../struct_u_a_r_t___adv_feature_init_type_def.html#af2079d3cf82744589352950855551bbb',1,'UART_AdvFeatureInitTypeDef']]],
  ['oversampling_250',['OverSampling',['../struct_u_a_r_t___init_type_def.html#a77c2c86a2186e09cbf022e27c0c82324',1,'UART_InitTypeDef']]],
  ['own_20address2_20masks_251',['I2C Own Address2 Masks',['../group___i2_c___o_w_n___a_d_d_r_e_s_s2___m_a_s_k_s.html',1,'']]],
  ['ownaddress1_252',['OwnAddress1',['../struct_i2_c___init_type_def.html#abfb610317ea08e85c8feece82ccc9e16',1,'I2C_InitTypeDef']]],
  ['ownaddress2_253',['OwnAddress2',['../struct_i2_c___init_type_def.html#a8165caf61b7b52f903edd7517ddaa06b',1,'I2C_InitTypeDef']]],
  ['ownaddress2masks_254',['OwnAddress2Masks',['../struct_i2_c___init_type_def.html#a2ac60d8926224856693f49c068533ae1',1,'I2C_InitTypeDef']]]
];
