MODEL
MODEL_VERSION "1.0";
DESIGN "task3";
DATE "Tue Mar 11 13:14:05 2014";
VENDOR "Lattice Semiconductor Corporation";
PROGRAM "STAMP Model Generator";

/* port name and type */
INPUT binary_0;
INPUT binary_1;
INPUT binary_2;
INPUT binary_3;
INPUT binary_4;
INPUT binary_5;
OUTPUT seven_seg0_0;
OUTPUT seven_seg0_1;
OUTPUT seven_seg0_2;
OUTPUT seven_seg0_3;
OUTPUT seven_seg0_4;
OUTPUT seven_seg0_5;
OUTPUT seven_seg0_6;
OUTPUT seven_seg1_0;
OUTPUT seven_seg1_1;
OUTPUT seven_seg1_2;
OUTPUT seven_seg1_3;
OUTPUT seven_seg1_4;
OUTPUT seven_seg1_5;
OUTPUT seven_seg1_6;

/* timing arc definitions */
binary_2_seven_seg0_0_delay: DELAY binary_2 seven_seg0_0;
binary_2_seven_seg0_1_delay: DELAY binary_2 seven_seg0_1;
binary_2_seven_seg0_2_delay: DELAY binary_2 seven_seg0_2;
binary_2_seven_seg0_3_delay: DELAY binary_2 seven_seg0_3;
binary_2_seven_seg0_4_delay: DELAY binary_2 seven_seg0_4;
binary_2_seven_seg0_5_delay: DELAY binary_2 seven_seg0_5;
binary_2_seven_seg0_6_delay: DELAY binary_2 seven_seg0_6;
binary_3_seven_seg0_0_delay: DELAY binary_3 seven_seg0_0;
binary_3_seven_seg0_1_delay: DELAY binary_3 seven_seg0_1;
binary_3_seven_seg0_2_delay: DELAY binary_3 seven_seg0_2;
binary_3_seven_seg0_3_delay: DELAY binary_3 seven_seg0_3;
binary_3_seven_seg0_4_delay: DELAY binary_3 seven_seg0_4;
binary_3_seven_seg0_5_delay: DELAY binary_3 seven_seg0_5;
binary_3_seven_seg0_6_delay: DELAY binary_3 seven_seg0_6;
binary_4_seven_seg0_0_delay: DELAY binary_4 seven_seg0_0;
binary_4_seven_seg0_1_delay: DELAY binary_4 seven_seg0_1;
binary_4_seven_seg0_2_delay: DELAY binary_4 seven_seg0_2;
binary_4_seven_seg0_3_delay: DELAY binary_4 seven_seg0_3;
binary_4_seven_seg0_4_delay: DELAY binary_4 seven_seg0_4;
binary_4_seven_seg0_5_delay: DELAY binary_4 seven_seg0_5;
binary_4_seven_seg0_6_delay: DELAY binary_4 seven_seg0_6;
binary_5_seven_seg0_0_delay: DELAY binary_5 seven_seg0_0;
binary_5_seven_seg0_1_delay: DELAY binary_5 seven_seg0_1;
binary_5_seven_seg0_2_delay: DELAY binary_5 seven_seg0_2;
binary_5_seven_seg0_3_delay: DELAY binary_5 seven_seg0_3;
binary_5_seven_seg0_4_delay: DELAY binary_5 seven_seg0_4;
binary_5_seven_seg0_5_delay: DELAY binary_5 seven_seg0_5;
binary_5_seven_seg0_6_delay: DELAY binary_5 seven_seg0_6;
binary_1_seven_seg0_0_delay: DELAY binary_1 seven_seg0_0;
binary_1_seven_seg0_1_delay: DELAY binary_1 seven_seg0_1;
binary_1_seven_seg0_2_delay: DELAY binary_1 seven_seg0_2;
binary_1_seven_seg0_3_delay: DELAY binary_1 seven_seg0_3;
binary_1_seven_seg0_4_delay: DELAY binary_1 seven_seg0_4;
binary_1_seven_seg0_5_delay: DELAY binary_1 seven_seg0_5;
binary_1_seven_seg0_6_delay: DELAY binary_1 seven_seg0_6;
binary_2_seven_seg1_0_delay: DELAY binary_2 seven_seg1_0;
binary_2_seven_seg1_1_delay: DELAY binary_2 seven_seg1_1;
binary_2_seven_seg1_2_delay: DELAY binary_2 seven_seg1_2;
binary_2_seven_seg1_3_delay: DELAY binary_2 seven_seg1_3;
binary_2_seven_seg1_4_delay: DELAY binary_2 seven_seg1_4;
binary_2_seven_seg1_5_delay: DELAY binary_2 seven_seg1_5;
binary_3_seven_seg1_0_delay: DELAY binary_3 seven_seg1_0;
binary_3_seven_seg1_1_delay: DELAY binary_3 seven_seg1_1;
binary_3_seven_seg1_2_delay: DELAY binary_3 seven_seg1_2;
binary_3_seven_seg1_3_delay: DELAY binary_3 seven_seg1_3;
binary_3_seven_seg1_4_delay: DELAY binary_3 seven_seg1_4;
binary_3_seven_seg1_5_delay: DELAY binary_3 seven_seg1_5;
binary_4_seven_seg1_0_delay: DELAY binary_4 seven_seg1_0;
binary_4_seven_seg1_1_delay: DELAY binary_4 seven_seg1_1;
binary_4_seven_seg1_2_delay: DELAY binary_4 seven_seg1_2;
binary_4_seven_seg1_3_delay: DELAY binary_4 seven_seg1_3;
binary_4_seven_seg1_4_delay: DELAY binary_4 seven_seg1_4;
binary_4_seven_seg1_5_delay: DELAY binary_4 seven_seg1_5;
binary_5_seven_seg1_0_delay: DELAY binary_5 seven_seg1_0;
binary_5_seven_seg1_1_delay: DELAY binary_5 seven_seg1_1;
binary_5_seven_seg1_2_delay: DELAY binary_5 seven_seg1_2;
binary_5_seven_seg1_3_delay: DELAY binary_5 seven_seg1_3;
binary_5_seven_seg1_4_delay: DELAY binary_5 seven_seg1_4;
binary_5_seven_seg1_5_delay: DELAY binary_5 seven_seg1_5;
binary_0_seven_seg0_0_delay: DELAY binary_0 seven_seg0_0;
binary_0_seven_seg0_1_delay: DELAY binary_0 seven_seg0_1;
binary_0_seven_seg0_2_delay: DELAY binary_0 seven_seg0_2;
binary_0_seven_seg0_3_delay: DELAY binary_0 seven_seg0_3;
binary_0_seven_seg0_4_delay: DELAY binary_0 seven_seg0_4;
binary_0_seven_seg0_5_delay: DELAY binary_0 seven_seg0_5;
binary_0_seven_seg0_6_delay: DELAY binary_0 seven_seg0_6;
binary_1_seven_seg1_0_delay: DELAY binary_1 seven_seg1_0;
binary_1_seven_seg1_1_delay: DELAY binary_1 seven_seg1_1;
binary_1_seven_seg1_2_delay: DELAY binary_1 seven_seg1_2;
binary_1_seven_seg1_3_delay: DELAY binary_1 seven_seg1_3;
binary_1_seven_seg1_4_delay: DELAY binary_1 seven_seg1_4;
binary_1_seven_seg1_5_delay: DELAY binary_1 seven_seg1_5;
binary_2_seven_seg1_6_delay: DELAY binary_2 seven_seg1_6;
binary_3_seven_seg1_6_delay: DELAY binary_3 seven_seg1_6;
binary_4_seven_seg1_6_delay: DELAY binary_4 seven_seg1_6;
binary_5_seven_seg1_6_delay: DELAY binary_5 seven_seg1_6;

/* timing check arc definitions */

ENDMODEL
