
../repos/prog2/7.1:     file format elf32-littlearm


Disassembly of section .init:

00010e58 <.init>:
   10e58:	push	{r3, lr}
   10e5c:	bl	10f74 <_start@@Base+0x3c>
   10e60:	pop	{r3, pc}

Disassembly of section .plt:

00010e64 <strcmp@plt-0x14>:
   10e64:	push	{lr}		; (str lr, [sp, #-4]!)
   10e68:	ldr	lr, [pc, #4]	; 10e74 <strcmp@plt-0x4>
   10e6c:	add	lr, pc, lr
   10e70:	ldr	pc, [lr, #8]!
   10e74:	andeq	r1, r1, ip, lsl #3

00010e78 <strcmp@plt>:
   10e78:	add	ip, pc, #0, 12
   10e7c:	add	ip, ip, #69632	; 0x11000
   10e80:	ldr	pc, [ip, #396]!	; 0x18c

00010e84 <printf@plt>:
   10e84:	add	ip, pc, #0, 12
   10e88:	add	ip, ip, #69632	; 0x11000
   10e8c:	ldr	pc, [ip, #388]!	; 0x184

00010e90 <fopen@plt>:
   10e90:	add	ip, pc, #0, 12
   10e94:	add	ip, ip, #69632	; 0x11000
   10e98:	ldr	pc, [ip, #380]!	; 0x17c

00010e9c <free@plt>:
   10e9c:	add	ip, pc, #0, 12
   10ea0:	add	ip, ip, #69632	; 0x11000
   10ea4:	ldr	pc, [ip, #372]!	; 0x174

00010ea8 <realloc@plt>:
   10ea8:	add	ip, pc, #0, 12
   10eac:	add	ip, ip, #69632	; 0x11000
   10eb0:	ldr	pc, [ip, #364]!	; 0x16c

00010eb4 <strcpy@plt>:
   10eb4:	add	ip, pc, #0, 12
   10eb8:	add	ip, ip, #69632	; 0x11000
   10ebc:	ldr	pc, [ip, #356]!	; 0x164

00010ec0 <puts@plt>:
   10ec0:	add	ip, pc, #0, 12
   10ec4:	add	ip, ip, #69632	; 0x11000
   10ec8:	ldr	pc, [ip, #348]!	; 0x15c

00010ecc <malloc@plt>:
   10ecc:	add	ip, pc, #0, 12
   10ed0:	add	ip, ip, #69632	; 0x11000
   10ed4:	ldr	pc, [ip, #340]!	; 0x154

00010ed8 <__libc_start_main@plt>:
   10ed8:	add	ip, pc, #0, 12
   10edc:	add	ip, ip, #69632	; 0x11000
   10ee0:	ldr	pc, [ip, #332]!	; 0x14c

00010ee4 <__gmon_start__@plt>:
   10ee4:	add	ip, pc, #0, 12
   10ee8:	add	ip, ip, #69632	; 0x11000
   10eec:	ldr	pc, [ip, #324]!	; 0x144

00010ef0 <strlen@plt>:
   10ef0:	add	ip, pc, #0, 12
   10ef4:	add	ip, ip, #69632	; 0x11000
   10ef8:	ldr	pc, [ip, #316]!	; 0x13c

00010efc <putchar@plt>:
   10efc:	add	ip, pc, #0, 12
   10f00:	add	ip, ip, #69632	; 0x11000
   10f04:	ldr	pc, [ip, #308]!	; 0x134

00010f08 <fclose@plt>:
   10f08:	add	ip, pc, #0, 12
   10f0c:	add	ip, ip, #69632	; 0x11000
   10f10:	ldr	pc, [ip, #300]!	; 0x12c

00010f14 <strtok@plt>:
   10f14:	add	ip, pc, #0, 12
   10f18:	add	ip, ip, #69632	; 0x11000
   10f1c:	ldr	pc, [ip, #292]!	; 0x124

00010f20 <fgets_unlocked@plt>:
   10f20:	add	ip, pc, #0, 12
   10f24:	add	ip, ip, #69632	; 0x11000
   10f28:	ldr	pc, [ip, #284]!	; 0x11c

00010f2c <abort@plt>:
   10f2c:	add	ip, pc, #0, 12
   10f30:	add	ip, ip, #69632	; 0x11000
   10f34:	ldr	pc, [ip, #276]!	; 0x114

Disassembly of section .text:

00010f38 <_start@@Base>:
   10f38:	mov	fp, #0
   10f3c:	mov	lr, #0
   10f40:	pop	{r1}		; (ldr r1, [sp], #4)
   10f44:	mov	r2, sp
   10f48:	push	{r2}		; (str r2, [sp, #-4]!)
   10f4c:	push	{r0}		; (str r0, [sp, #-4]!)
   10f50:	ldr	ip, [pc, #16]	; 10f68 <_start@@Base+0x30>
   10f54:	push	{ip}		; (str ip, [sp, #-4]!)
   10f58:	ldr	r0, [pc, #12]	; 10f6c <_start@@Base+0x34>
   10f5c:	ldr	r3, [pc, #12]	; 10f70 <_start@@Base+0x38>
   10f60:	bl	10ed8 <__libc_start_main@plt>
   10f64:	bl	10f2c <abort@plt>
   10f68:	andeq	r1, r1, r0, asr #27
   10f6c:	andeq	r1, r1, r8, lsr #32
   10f70:	andeq	r1, r1, r0, ror #26
   10f74:	ldr	r3, [pc, #20]	; 10f90 <_start@@Base+0x58>
   10f78:	ldr	r2, [pc, #20]	; 10f94 <_start@@Base+0x5c>
   10f7c:	add	r3, pc, r3
   10f80:	ldr	r2, [r3, r2]
   10f84:	cmp	r2, #0
   10f88:	bxeq	lr
   10f8c:	b	10ee4 <__gmon_start__@plt>
   10f90:	andeq	r1, r1, ip, ror r0
   10f94:	andeq	r0, r0, ip, asr #32
   10f98:	ldr	r0, [pc, #24]	; 10fb8 <_start@@Base+0x80>
   10f9c:	ldr	r3, [pc, #24]	; 10fbc <_start@@Base+0x84>
   10fa0:	cmp	r3, r0
   10fa4:	bxeq	lr
   10fa8:	ldr	r3, [pc, #16]	; 10fc0 <_start@@Base+0x88>
   10fac:	cmp	r3, #0
   10fb0:	bxeq	lr
   10fb4:	bx	r3
   10fb8:	andeq	r2, r2, r8, asr r0
   10fbc:	andeq	r2, r2, r8, asr r0
   10fc0:	andeq	r0, r0, r0
   10fc4:	ldr	r0, [pc, #36]	; 10ff0 <_start@@Base+0xb8>
   10fc8:	ldr	r1, [pc, #36]	; 10ff4 <_start@@Base+0xbc>
   10fcc:	sub	r1, r1, r0
   10fd0:	asr	r1, r1, #2
   10fd4:	add	r1, r1, r1, lsr #31
   10fd8:	asrs	r1, r1, #1
   10fdc:	bxeq	lr
   10fe0:	ldr	r3, [pc, #16]	; 10ff8 <_start@@Base+0xc0>
   10fe4:	cmp	r3, #0
   10fe8:	bxeq	lr
   10fec:	bx	r3
   10ff0:	andeq	r2, r2, r8, asr r0
   10ff4:	andeq	r2, r2, r8, asr r0
   10ff8:	andeq	r0, r0, r0
   10ffc:	push	{r4, lr}
   11000:	ldr	r4, [pc, #24]	; 11020 <_start@@Base+0xe8>
   11004:	ldrb	r3, [r4]
   11008:	cmp	r3, #0
   1100c:	popne	{r4, pc}
   11010:	bl	10f98 <_start@@Base+0x60>
   11014:	mov	r3, #1
   11018:	strb	r3, [r4]
   1101c:	pop	{r4, pc}
   11020:	andeq	r2, r2, r8, asr r0
   11024:	b	10fc4 <_start@@Base+0x8c>

00011028 <main@@Base>:
   11028:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1102c:	add	fp, sp, #24
   11030:	sub	sp, sp, #104	; 0x68
   11034:	movw	r0, #7717	; 0x1e25
   11038:	movt	r0, #1
   1103c:	bl	10ec0 <puts@plt>
   11040:	mov	r5, #0
   11044:	bl	11904 <bst_nova@@Base>
   11048:	movw	r6, #7728	; 0x1e30
   1104c:	mov	r4, r0
   11050:	movt	r6, #1
   11054:	ldr	r1, [r6, r5, lsl #2]
   11058:	mov	r0, r4
   1105c:	bl	11b04 <bst_insere@@Base>
   11060:	add	r5, r5, #1
   11064:	cmp	r5, #10
   11068:	bne	11054 <main@@Base+0x2c>
   1106c:	ldr	r0, [r4]
   11070:	bl	11d14 <bst_altura@@Base>
   11074:	mov	r1, r0
   11078:	movw	r0, #7650	; 0x1de2
   1107c:	movt	r0, #1
   11080:	bl	10e84 <printf@plt>
   11084:	mov	r0, r4
   11088:	bl	11c58 <bst_imprime@@Base>
   1108c:	movw	r0, #7721	; 0x1e29
   11090:	movt	r0, #1
   11094:	bl	10ec0 <puts@plt>
   11098:	bl	111dc <avl_nova@@Base>
   1109c:	movw	r1, #7682	; 0x1e02
   110a0:	mov	r4, r0
   110a4:	movw	r0, #7670	; 0x1df6
   110a8:	movt	r0, #1
   110ac:	movt	r1, #1
   110b0:	bl	10e90 <fopen@plt>
   110b4:	mov	r5, r0
   110b8:	add	r6, sp, #4
   110bc:	mov	r1, #100	; 0x64
   110c0:	mov	r0, r6
   110c4:	mov	r2, r5
   110c8:	bl	10f20 <fgets_unlocked@plt>
   110cc:	cmp	r0, #0
   110d0:	beq	11144 <main@@Base+0x11c>
   110d4:	movw	r7, #7684	; 0x1e04
   110d8:	mov	r8, #0
   110dc:	movt	r7, #1
   110e0:	mov	r0, r6
   110e4:	mov	r1, r7
   110e8:	bl	10f14 <strtok@plt>
   110ec:	mov	r1, r0
   110f0:	mov	r0, r6
   110f4:	bl	10eb4 <strcpy@plt>
   110f8:	mov	r0, #0
   110fc:	mov	r1, r7
   11100:	bl	10f14 <strtok@plt>
   11104:	mov	r1, r0
   11108:	mov	r0, r6
   1110c:	bl	10eb4 <strcpy@plt>
   11110:	mov	r0, r6
   11114:	bl	10ef0 <strlen@plt>
   11118:	add	r0, r6, r0
   1111c:	mov	r1, r6
   11120:	strb	r8, [r0, #-1]
   11124:	mov	r0, r4
   11128:	bl	114d4 <avl_insere@@Base>
   1112c:	mov	r0, r6
   11130:	mov	r1, #100	; 0x64
   11134:	mov	r2, r5
   11138:	bl	10f20 <fgets_unlocked@plt>
   1113c:	cmp	r0, #0
   11140:	bne	110e0 <main@@Base+0xb8>
   11144:	mov	r0, r5
   11148:	bl	10f08 <fclose@plt>
   1114c:	movw	r1, #7686	; 0x1e06
   11150:	mov	r0, r4
   11154:	movt	r1, #1
   11158:	bl	11458 <avl_pesquisa@@Base>
   1115c:	cmp	r0, #0
   11160:	beq	11178 <main@@Base+0x150>
   11164:	ldr	r1, [r0]
   11168:	ldr	r2, [r0, #16]
   1116c:	movw	r0, #7695	; 0x1e0f
   11170:	movt	r0, #1
   11174:	bl	10e84 <printf@plt>
   11178:	movw	r1, #7704	; 0x1e18
   1117c:	mov	r0, r4
   11180:	movt	r1, #1
   11184:	bl	11458 <avl_pesquisa@@Base>
   11188:	cmp	r0, #0
   1118c:	beq	111a4 <main@@Base+0x17c>
   11190:	ldr	r1, [r0]
   11194:	ldr	r2, [r0, #16]
   11198:	movw	r0, #7695	; 0x1e0f
   1119c:	movt	r0, #1
   111a0:	bl	10e84 <printf@plt>
   111a4:	movw	r1, #7710	; 0x1e1e
   111a8:	mov	r0, r4
   111ac:	movt	r1, #1
   111b0:	bl	11458 <avl_pesquisa@@Base>
   111b4:	cmp	r0, #0
   111b8:	beq	111d0 <main@@Base+0x1a8>
   111bc:	ldr	r1, [r0]
   111c0:	ldr	r2, [r0, #16]
   111c4:	movw	r0, #7695	; 0x1e0f
   111c8:	movt	r0, #1
   111cc:	bl	10e84 <printf@plt>
   111d0:	mov	r0, #0
   111d4:	sub	sp, fp, #24
   111d8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}

000111dc <avl_nova@@Base>:
   111dc:	push	{fp, lr}
   111e0:	mov	fp, sp
   111e4:	mov	r0, #4
   111e8:	bl	10ecc <malloc@plt>
   111ec:	cmp	r0, #0
   111f0:	moveq	r0, #0
   111f4:	movne	r1, #0
   111f8:	strne	r1, [r0]
   111fc:	pop	{fp, pc}

00011200 <avl_apaga@@Base>:
   11200:	cmp	r0, #0
   11204:	bxeq	lr
   11208:	push	{r4, sl, fp, lr}
   1120c:	add	fp, sp, #8
   11210:	mov	r4, r0
   11214:	ldr	r0, [r0]
   11218:	b	11228 <avl_apaga@@Base+0x28>
   1121c:	ldr	r1, [r0]
   11220:	bl	1123c <avl_remove_impl@@Base>
   11224:	str	r0, [r4]
   11228:	cmp	r0, #0
   1122c:	bne	1121c <avl_apaga@@Base+0x1c>
   11230:	mov	r0, r4
   11234:	pop	{r4, sl, fp, lr}
   11238:	b	10e9c <free@plt>

0001123c <avl_remove_impl@@Base>:
   1123c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   11240:	add	fp, sp, #24
   11244:	mov	r8, #0
   11248:	cmp	r0, #0
   1124c:	beq	1138c <avl_remove_impl@@Base+0x150>
   11250:	ldr	r6, [r0]
   11254:	mov	r5, r0
   11258:	mov	r7, r1
   1125c:	mov	r0, r1
   11260:	mov	r1, r6
   11264:	bl	10e78 <strcmp@plt>
   11268:	mov	r4, r5
   1126c:	cmn	r0, #1
   11270:	bgt	1127c <avl_remove_impl@@Base+0x40>
   11274:	ldr	r0, [r4, #4]!
   11278:	b	11288 <avl_remove_impl@@Base+0x4c>
   1127c:	cmp	r0, #0
   11280:	beq	11394 <avl_remove_impl@@Base+0x158>
   11284:	ldr	r0, [r4, #8]!
   11288:	mov	r1, r7
   1128c:	bl	1123c <avl_remove_impl@@Base>
   11290:	str	r0, [r4]
   11294:	ldr	r0, [r5, #4]
   11298:	ldr	r1, [r5, #8]
   1129c:	cmp	r0, #0
   112a0:	ldrne	r2, [r0, #12]
   112a4:	mvneq	r2, #0
   112a8:	cmp	r1, #0
   112ac:	beq	112cc <avl_remove_impl@@Base+0x90>
   112b0:	ldr	r3, [r1, #12]
   112b4:	cmp	r2, r3
   112b8:	movgt	r3, r2
   112bc:	add	r2, r3, #1
   112c0:	str	r2, [r5, #12]
   112c4:	ldr	r2, [r1, #12]
   112c8:	b	112dc <avl_remove_impl@@Base+0xa0>
   112cc:	orr	r2, r2, r2, asr #31
   112d0:	add	r2, r2, #1
   112d4:	str	r2, [r5, #12]
   112d8:	mvn	r2, #0
   112dc:	cmp	r0, #0
   112e0:	ldrne	r3, [r0, #12]
   112e4:	mvneq	r3, #0
   112e8:	sub	r2, r2, r3
   112ec:	cmp	r2, #2
   112f0:	blt	1133c <avl_remove_impl@@Base+0x100>
   112f4:	cmp	r1, #0
   112f8:	beq	11330 <avl_remove_impl@@Base+0xf4>
   112fc:	ldr	r3, [r1, #8]
   11300:	mvn	r2, #0
   11304:	mvn	r0, #0
   11308:	cmp	r3, #0
   1130c:	ldrne	r2, [r3, #12]
   11310:	ldr	r3, [r1, #4]
   11314:	cmp	r3, #0
   11318:	ldrne	r0, [r3, #12]
   1131c:	cmp	r2, r0
   11320:	bge	11330 <avl_remove_impl@@Base+0xf4>
   11324:	mov	r0, r1
   11328:	bl	11800 <roda_direita@@Base>
   1132c:	str	r0, [r5, #8]
   11330:	mov	r0, r5
   11334:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   11338:	b	11864 <roda_esquerda@@Base>
   1133c:	cmn	r2, #2
   11340:	bgt	11388 <avl_remove_impl@@Base+0x14c>
   11344:	cmp	r0, #0
   11348:	beq	1137c <avl_remove_impl@@Base+0x140>
   1134c:	ldr	r3, [r0, #8]
   11350:	mvn	r2, #0
   11354:	mvn	r1, #0
   11358:	cmp	r3, #0
   1135c:	ldrne	r2, [r3, #12]
   11360:	ldr	r3, [r0, #4]
   11364:	cmp	r3, #0
   11368:	ldrne	r1, [r3, #12]
   1136c:	cmp	r2, r1
   11370:	ble	1137c <avl_remove_impl@@Base+0x140>
   11374:	bl	11864 <roda_esquerda@@Base>
   11378:	str	r0, [r5, #4]
   1137c:	mov	r0, r5
   11380:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   11384:	b	11800 <roda_direita@@Base>
   11388:	mov	r8, r5
   1138c:	mov	r0, r8
   11390:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   11394:	ldr	r0, [r4, #8]!
   11398:	ldr	r7, [r4, #-4]
   1139c:	cmp	r7, #0
   113a0:	beq	113e8 <avl_remove_impl@@Base+0x1ac>
   113a4:	cmp	r0, #0
   113a8:	beq	113f4 <avl_remove_impl@@Base+0x1b8>
   113ac:	mov	r7, r0
   113b0:	ldr	r0, [r0, #4]
   113b4:	cmp	r0, #0
   113b8:	bne	113ac <avl_remove_impl@@Base+0x170>
   113bc:	ldr	r0, [r7]
   113c0:	bl	10ef0 <strlen@plt>
   113c4:	add	r1, r0, #1
   113c8:	mov	r0, r6
   113cc:	bl	10ea8 <realloc@plt>
   113d0:	str	r0, [r5]
   113d4:	ldr	r1, [r7]
   113d8:	bl	10eb4 <strcpy@plt>
   113dc:	ldr	r0, [r5, #8]
   113e0:	ldr	r1, [r7]
   113e4:	b	1128c <avl_remove_impl@@Base+0x50>
   113e8:	cmp	r0, #0
   113ec:	mov	r7, r0
   113f0:	beq	11434 <avl_remove_impl@@Base+0x1f8>
   113f4:	ldr	r0, [r7]
   113f8:	bl	10ef0 <strlen@plt>
   113fc:	add	r1, r0, #1
   11400:	mov	r0, r6
   11404:	bl	10ea8 <realloc@plt>
   11408:	str	r0, [r5]
   1140c:	ldr	r1, [r7]
   11410:	bl	10eb4 <strcpy@plt>
   11414:	ldr	r0, [r7, #4]
   11418:	str	r0, [r5, #4]
   1141c:	ldr	r0, [r7, #8]
   11420:	str	r0, [r5, #8]
   11424:	ldr	r0, [r7, #12]
   11428:	str	r0, [r5, #12]
   1142c:	ldr	r6, [r7]
   11430:	b	1143c <avl_remove_impl@@Base+0x200>
   11434:	mov	r7, r5
   11438:	mov	r5, #0
   1143c:	mov	r0, r6
   11440:	bl	10e9c <free@plt>
   11444:	mov	r0, r7
   11448:	bl	10e9c <free@plt>
   1144c:	cmp	r5, #0
   11450:	bne	11294 <avl_remove_impl@@Base+0x58>
   11454:	b	1138c <avl_remove_impl@@Base+0x150>

00011458 <avl_pesquisa@@Base>:
   11458:	cmp	r0, #0
   1145c:	cmpne	r1, #0
   11460:	bne	1146c <avl_pesquisa@@Base+0x14>
   11464:	mov	r0, #0
   11468:	bx	lr
   1146c:	ldr	r0, [r0]
   11470:	b	11474 <avl_pesquisa_impl@@Base>

00011474 <avl_pesquisa_impl@@Base>:
   11474:	push	{r4, r5, r6, sl, fp, lr}
   11478:	add	fp, sp, #16
   1147c:	mov	r4, #0
   11480:	cmp	r0, #0
   11484:	beq	114cc <avl_pesquisa_impl@@Base+0x58>
   11488:	mov	r5, r1
   1148c:	mov	r6, r0
   11490:	ldr	r1, [r6]
   11494:	mov	r0, r5
   11498:	bl	10e78 <strcmp@plt>
   1149c:	cmn	r0, #1
   114a0:	bgt	114ac <avl_pesquisa_impl@@Base+0x38>
   114a4:	add	r0, r6, #4
   114a8:	b	114b8 <avl_pesquisa_impl@@Base+0x44>
   114ac:	cmp	r0, #0
   114b0:	beq	114c8 <avl_pesquisa_impl@@Base+0x54>
   114b4:	add	r0, r6, #8
   114b8:	ldr	r6, [r0]
   114bc:	cmp	r6, #0
   114c0:	bne	11490 <avl_pesquisa_impl@@Base+0x1c>
   114c4:	b	114cc <avl_pesquisa_impl@@Base+0x58>
   114c8:	mov	r4, r6
   114cc:	mov	r0, r4
   114d0:	pop	{r4, r5, r6, sl, fp, pc}

000114d4 <avl_insere@@Base>:
   114d4:	push	{r4, sl, fp, lr}
   114d8:	add	fp, sp, #8
   114dc:	mov	r4, r0
   114e0:	mvn	r0, #0
   114e4:	cmp	r4, #0
   114e8:	cmpne	r1, #0
   114ec:	bne	114f4 <avl_insere@@Base+0x20>
   114f0:	pop	{r4, sl, fp, pc}
   114f4:	ldr	r0, [r4]
   114f8:	bl	11508 <avl_insere_impl@@Base>
   114fc:	str	r0, [r4]
   11500:	mov	r0, #0
   11504:	pop	{r4, sl, fp, pc}

00011508 <avl_insere_impl@@Base>:
   11508:	push	{r4, r5, fp, lr}
   1150c:	add	fp, sp, #8
   11510:	mov	r5, r1
   11514:	cmp	r0, #0
   11518:	beq	11548 <avl_insere_impl@@Base+0x40>
   1151c:	ldr	r1, [r0]
   11520:	mov	r4, r0
   11524:	mov	r0, r5
   11528:	bl	10e78 <strcmp@plt>
   1152c:	cmn	r0, #1
   11530:	bgt	11554 <avl_insere_impl@@Base+0x4c>
   11534:	ldr	r0, [r4, #4]
   11538:	mov	r1, r5
   1153c:	bl	11508 <avl_insere_impl@@Base>
   11540:	str	r0, [r4, #4]
   11544:	b	11570 <avl_insere_impl@@Base+0x68>
   11548:	mov	r0, r5
   1154c:	pop	{r4, r5, fp, lr}
   11550:	b	117ac <avl_novo_no@@Base>
   11554:	cmp	r0, #0
   11558:	beq	11660 <avl_insere_impl@@Base+0x158>
   1155c:	ldr	r0, [r4, #8]
   11560:	mov	r1, r5
   11564:	bl	11508 <avl_insere_impl@@Base>
   11568:	str	r0, [r4, #8]
   1156c:	ldr	r0, [r4, #4]
   11570:	cmp	r0, #0
   11574:	ldr	r1, [r4, #8]
   11578:	ldrne	r2, [r0, #12]
   1157c:	mvneq	r2, #0
   11580:	cmp	r1, #0
   11584:	beq	115a4 <avl_insere_impl@@Base+0x9c>
   11588:	ldr	r3, [r1, #12]
   1158c:	cmp	r2, r3
   11590:	movgt	r3, r2
   11594:	add	r2, r3, #1
   11598:	str	r2, [r4, #12]
   1159c:	ldr	r2, [r1, #12]
   115a0:	b	115b4 <avl_insere_impl@@Base+0xac>
   115a4:	orr	r2, r2, r2, asr #31
   115a8:	add	r2, r2, #1
   115ac:	str	r2, [r4, #12]
   115b0:	mvn	r2, #0
   115b4:	cmp	r0, #0
   115b8:	ldrne	r3, [r0, #12]
   115bc:	mvneq	r3, #0
   115c0:	sub	r2, r2, r3
   115c4:	cmp	r2, #2
   115c8:	blt	11614 <avl_insere_impl@@Base+0x10c>
   115cc:	cmp	r1, #0
   115d0:	beq	11608 <avl_insere_impl@@Base+0x100>
   115d4:	ldr	r3, [r1, #8]
   115d8:	mvn	r2, #0
   115dc:	mvn	r0, #0
   115e0:	cmp	r3, #0
   115e4:	ldrne	r2, [r3, #12]
   115e8:	ldr	r3, [r1, #4]
   115ec:	cmp	r3, #0
   115f0:	ldrne	r0, [r3, #12]
   115f4:	cmp	r2, r0
   115f8:	bge	11608 <avl_insere_impl@@Base+0x100>
   115fc:	mov	r0, r1
   11600:	bl	11800 <roda_direita@@Base>
   11604:	str	r0, [r4, #8]
   11608:	mov	r0, r4
   1160c:	pop	{r4, r5, fp, lr}
   11610:	b	11864 <roda_esquerda@@Base>
   11614:	cmn	r2, #2
   11618:	bgt	1166c <avl_insere_impl@@Base+0x164>
   1161c:	cmp	r0, #0
   11620:	beq	11654 <avl_insere_impl@@Base+0x14c>
   11624:	ldr	r3, [r0, #8]
   11628:	mvn	r2, #0
   1162c:	mvn	r1, #0
   11630:	cmp	r3, #0
   11634:	ldrne	r2, [r3, #12]
   11638:	ldr	r3, [r0, #4]
   1163c:	cmp	r3, #0
   11640:	ldrne	r1, [r3, #12]
   11644:	cmp	r2, r1
   11648:	ble	11654 <avl_insere_impl@@Base+0x14c>
   1164c:	bl	11864 <roda_esquerda@@Base>
   11650:	str	r0, [r4, #4]
   11654:	mov	r0, r4
   11658:	pop	{r4, r5, fp, lr}
   1165c:	b	11800 <roda_direita@@Base>
   11660:	ldr	r0, [r4, #16]
   11664:	add	r0, r0, #1
   11668:	str	r0, [r4, #16]
   1166c:	mov	r0, r4
   11670:	pop	{r4, r5, fp, pc}

00011674 <avl_remove@@Base>:
   11674:	push	{r4, sl, fp, lr}
   11678:	add	fp, sp, #8
   1167c:	mov	r4, r0
   11680:	mvn	r0, #0
   11684:	cmp	r4, #0
   11688:	cmpne	r1, #0
   1168c:	bne	11694 <avl_remove@@Base+0x20>
   11690:	pop	{r4, sl, fp, pc}
   11694:	ldr	r0, [r4]
   11698:	bl	1123c <avl_remove_impl@@Base>
   1169c:	str	r0, [r4]
   116a0:	mov	r0, #0
   116a4:	pop	{r4, sl, fp, pc}

000116a8 <avl_min@@Base>:
   116a8:	cmp	r0, #0
   116ac:	moveq	r0, #0
   116b0:	bxeq	lr
   116b4:	ldr	r0, [r0]
   116b8:	mov	r1, r0
   116bc:	ldr	r0, [r0, #4]
   116c0:	cmp	r0, #0
   116c4:	bne	116b8 <avl_min@@Base+0x10>
   116c8:	ldr	r0, [r1]
   116cc:	bx	lr

000116d0 <avl_no_valormin@@Base>:
   116d0:	mov	r1, r0
   116d4:	ldr	r0, [r0, #4]
   116d8:	cmp	r0, #0
   116dc:	bne	116d0 <avl_no_valormin@@Base>
   116e0:	mov	r0, r1
   116e4:	bx	lr

000116e8 <avl_max@@Base>:
   116e8:	cmp	r0, #0
   116ec:	moveq	r0, #0
   116f0:	bxeq	lr
   116f4:	ldr	r0, [r0]
   116f8:	mov	r1, r0
   116fc:	ldr	r0, [r0, #8]
   11700:	cmp	r0, #0
   11704:	bne	116f8 <avl_max@@Base+0x10>
   11708:	ldr	r0, [r1]
   1170c:	bx	lr

00011710 <avl_no_valormax@@Base>:
   11710:	mov	r1, r0
   11714:	ldr	r0, [r0, #8]
   11718:	cmp	r0, #0
   1171c:	bne	11710 <avl_no_valormax@@Base>
   11720:	mov	r0, r1
   11724:	bx	lr

00011728 <avl_imprime@@Base>:
   11728:	cmp	r0, #0
   1172c:	bxeq	lr
   11730:	push	{fp, lr}
   11734:	mov	fp, sp
   11738:	ldr	r0, [r0]
   1173c:	bl	1174c <avl_preordem_impl@@Base>
   11740:	mov	r0, #10
   11744:	pop	{fp, lr}
   11748:	b	10efc <putchar@plt>

0001174c <avl_preordem_impl@@Base>:
   1174c:	push	{r4, r5, fp, lr}
   11750:	add	fp, sp, #8
   11754:	cmp	r0, #0
   11758:	popeq	{r4, r5, fp, pc}
   1175c:	movw	r5, #7768	; 0x1e58
   11760:	mov	r4, r0
   11764:	movt	r5, #1
   11768:	ldr	r1, [r4]
   1176c:	ldr	r2, [r4, #16]
   11770:	mov	r0, r5
   11774:	bl	10e84 <printf@plt>
   11778:	ldr	r0, [r4, #4]
   1177c:	bl	1174c <avl_preordem_impl@@Base>
   11780:	ldr	r4, [r4, #8]
   11784:	cmp	r4, #0
   11788:	bne	11768 <avl_preordem_impl@@Base+0x1c>
   1178c:	pop	{r4, r5, fp, pc}

00011790 <avl_altura@@Base>:
   11790:	cmp	r0, #0
   11794:	ldrne	r0, [r0, #12]
   11798:	mvneq	r0, #0
   1179c:	bx	lr

000117a0 <max@@Base>:
   117a0:	cmp	r0, r1
   117a4:	movle	r0, r1
   117a8:	bx	lr

000117ac <avl_novo_no@@Base>:
   117ac:	push	{r4, r5, fp, lr}
   117b0:	add	fp, sp, #8
   117b4:	mov	r4, r0
   117b8:	mov	r0, #20
   117bc:	bl	10ecc <malloc@plt>
   117c0:	mov	r5, r0
   117c4:	mov	r0, r4
   117c8:	bl	10ef0 <strlen@plt>
   117cc:	add	r0, r0, #1
   117d0:	bl	10ecc <malloc@plt>
   117d4:	mov	r1, r4
   117d8:	str	r0, [r5]
   117dc:	bl	10eb4 <strcpy@plt>
   117e0:	mov	r0, #0
   117e4:	mov	r1, #1
   117e8:	str	r0, [r5, #4]
   117ec:	str	r0, [r5, #8]
   117f0:	str	r0, [r5, #12]
   117f4:	mov	r0, r5
   117f8:	str	r1, [r5, #16]
   117fc:	pop	{r4, r5, fp, pc}

00011800 <roda_direita@@Base>:
   11800:	mov	r1, r0
   11804:	ldr	r0, [r0, #4]
   11808:	mvn	ip, #0
   1180c:	mvn	r2, #0
   11810:	ldr	r3, [r0, #8]
   11814:	str	r1, [r0, #8]
   11818:	str	r3, [r1, #4]
   1181c:	cmp	r3, #0
   11820:	ldrne	ip, [r3, #12]
   11824:	ldr	r3, [r1, #8]
   11828:	cmp	r3, #0
   1182c:	ldrne	r2, [r3, #12]
   11830:	cmp	ip, r2
   11834:	movgt	r2, ip
   11838:	add	r2, r2, #1
   1183c:	str	r2, [r1, #12]
   11840:	ldr	r1, [r0, #4]
   11844:	cmp	r1, #0
   11848:	ldrne	r1, [r1, #12]
   1184c:	mvneq	r1, #0
   11850:	cmp	r1, r2
   11854:	movgt	r2, r1
   11858:	add	r1, r2, #1
   1185c:	str	r1, [r0, #12]
   11860:	bx	lr

00011864 <roda_esquerda@@Base>:
   11864:	push	{fp, lr}
   11868:	mov	fp, sp
   1186c:	mov	r1, r0
   11870:	ldr	r0, [r0, #8]
   11874:	mvn	r3, #0
   11878:	mvn	r2, #0
   1187c:	ldr	ip, [r0, #4]
   11880:	str	r1, [r0, #4]
   11884:	str	ip, [r1, #8]
   11888:	ldr	lr, [r1, #4]
   1188c:	cmp	lr, #0
   11890:	ldrne	r3, [lr, #12]
   11894:	cmp	ip, #0
   11898:	ldrne	r2, [ip, #12]
   1189c:	cmp	r3, r2
   118a0:	movgt	r2, r3
   118a4:	add	r2, r2, #1
   118a8:	str	r2, [r1, #12]
   118ac:	ldr	r1, [r0, #8]
   118b0:	cmp	r1, #0
   118b4:	ldrne	r1, [r1, #12]
   118b8:	mvneq	r1, #0
   118bc:	cmp	r2, r1
   118c0:	movgt	r1, r2
   118c4:	add	r1, r1, #1
   118c8:	str	r1, [r0, #12]
   118cc:	pop	{fp, pc}

000118d0 <calc_balanceamento@@Base>:
   118d0:	cmp	r0, #0
   118d4:	moveq	r0, #0
   118d8:	bxeq	lr
   118dc:	ldr	r3, [r0, #8]
   118e0:	ldr	r0, [r0, #4]
   118e4:	mvn	r2, #0
   118e8:	mvn	r1, #0
   118ec:	cmp	r3, #0
   118f0:	ldrne	r2, [r3, #12]
   118f4:	cmp	r0, #0
   118f8:	ldrne	r1, [r0, #12]
   118fc:	sub	r0, r2, r1
   11900:	bx	lr

00011904 <bst_nova@@Base>:
   11904:	push	{fp, lr}
   11908:	mov	fp, sp
   1190c:	mov	r0, #4
   11910:	bl	10ecc <malloc@plt>
   11914:	cmp	r0, #0
   11918:	moveq	r0, #0
   1191c:	movne	r1, #0
   11920:	strne	r1, [r0]
   11924:	pop	{fp, pc}

00011928 <bst_apaga@@Base>:
   11928:	push	{r4, sl, fp, lr}
   1192c:	add	fp, sp, #8
   11930:	mov	r4, r0
   11934:	ldr	r0, [r0]
   11938:	b	11948 <bst_apaga@@Base+0x20>
   1193c:	ldr	r1, [r0]
   11940:	bl	1195c <bst_remove_impl@@Base>
   11944:	str	r0, [r4]
   11948:	cmp	r0, #0
   1194c:	bne	1193c <bst_apaga@@Base+0x14>
   11950:	mov	r0, r4
   11954:	pop	{r4, sl, fp, lr}
   11958:	b	10e9c <free@plt>

0001195c <bst_remove_impl@@Base>:
   1195c:	push	{r4, r5, r6, r7, fp, lr}
   11960:	add	fp, sp, #16
   11964:	cmp	r0, #0
   11968:	beq	119a4 <bst_remove_impl@@Base+0x48>
   1196c:	ldr	r5, [r0]
   11970:	mov	r4, r0
   11974:	mov	r6, r1
   11978:	mov	r0, r1
   1197c:	mov	r1, r5
   11980:	bl	10e78 <strcmp@plt>
   11984:	cmn	r0, #1
   11988:	bgt	119b0 <bst_remove_impl@@Base+0x54>
   1198c:	ldr	r0, [r4, #4]
   11990:	mov	r1, r6
   11994:	bl	1195c <bst_remove_impl@@Base>
   11998:	str	r0, [r4, #4]
   1199c:	mov	r0, r4
   119a0:	pop	{r4, r5, r6, r7, fp, pc}
   119a4:	mov	r7, #0
   119a8:	mov	r0, r7
   119ac:	pop	{r4, r5, r6, r7, fp, pc}
   119b0:	cmp	r0, #0
   119b4:	beq	119d0 <bst_remove_impl@@Base+0x74>
   119b8:	ldr	r0, [r4, #8]
   119bc:	mov	r1, r6
   119c0:	bl	1195c <bst_remove_impl@@Base>
   119c4:	str	r0, [r4, #8]
   119c8:	mov	r0, r4
   119cc:	pop	{r4, r5, r6, r7, fp, pc}
   119d0:	ldr	r6, [r4, #4]
   119d4:	ldr	r0, [r4, #8]
   119d8:	cmp	r6, #0
   119dc:	beq	11a24 <bst_remove_impl@@Base+0xc8>
   119e0:	cmp	r0, #0
   119e4:	beq	11a30 <bst_remove_impl@@Base+0xd4>
   119e8:	mov	r6, r0
   119ec:	ldr	r0, [r0, #4]
   119f0:	cmp	r0, #0
   119f4:	bne	119e8 <bst_remove_impl@@Base+0x8c>
   119f8:	ldr	r0, [r6]
   119fc:	bl	10ef0 <strlen@plt>
   11a00:	add	r1, r0, #1
   11a04:	mov	r0, r5
   11a08:	bl	10ea8 <realloc@plt>
   11a0c:	str	r0, [r4]
   11a10:	ldr	r1, [r6]
   11a14:	bl	10eb4 <strcpy@plt>
   11a18:	ldr	r0, [r4, #8]
   11a1c:	ldr	r1, [r6]
   11a20:	b	119c0 <bst_remove_impl@@Base+0x64>
   11a24:	cmp	r0, #0
   11a28:	mov	r6, r0
   11a2c:	beq	11a6c <bst_remove_impl@@Base+0x110>
   11a30:	ldr	r0, [r6]
   11a34:	bl	10ef0 <strlen@plt>
   11a38:	add	r1, r0, #1
   11a3c:	mov	r0, r5
   11a40:	bl	10ea8 <realloc@plt>
   11a44:	str	r0, [r4]
   11a48:	ldr	r1, [r6]
   11a4c:	bl	10eb4 <strcpy@plt>
   11a50:	ldr	r0, [r6, #4]
   11a54:	mov	r7, r4
   11a58:	str	r0, [r4, #4]
   11a5c:	ldr	r0, [r6, #8]
   11a60:	str	r0, [r4, #8]
   11a64:	ldr	r5, [r6]
   11a68:	b	11a74 <bst_remove_impl@@Base+0x118>
   11a6c:	mov	r7, #0
   11a70:	mov	r6, r4
   11a74:	mov	r0, r5
   11a78:	bl	10e9c <free@plt>
   11a7c:	mov	r0, r6
   11a80:	bl	10e9c <free@plt>
   11a84:	b	119a8 <bst_remove_impl@@Base+0x4c>

00011a88 <bst_pesquisa@@Base>:
   11a88:	cmp	r0, #0
   11a8c:	cmpne	r1, #0
   11a90:	bne	11a9c <bst_pesquisa@@Base+0x14>
   11a94:	mov	r0, #0
   11a98:	bx	lr
   11a9c:	ldr	r0, [r0]
   11aa0:	b	11aa4 <bst_pesquisa_impl@@Base>

00011aa4 <bst_pesquisa_impl@@Base>:
   11aa4:	push	{r4, r5, r6, sl, fp, lr}
   11aa8:	add	fp, sp, #16
   11aac:	mov	r4, #0
   11ab0:	cmp	r0, #0
   11ab4:	beq	11afc <bst_pesquisa_impl@@Base+0x58>
   11ab8:	mov	r5, r1
   11abc:	mov	r6, r0
   11ac0:	ldr	r1, [r6]
   11ac4:	mov	r0, r5
   11ac8:	bl	10e78 <strcmp@plt>
   11acc:	cmn	r0, #1
   11ad0:	bgt	11adc <bst_pesquisa_impl@@Base+0x38>
   11ad4:	add	r0, r6, #4
   11ad8:	b	11ae8 <bst_pesquisa_impl@@Base+0x44>
   11adc:	cmp	r0, #0
   11ae0:	beq	11af8 <bst_pesquisa_impl@@Base+0x54>
   11ae4:	add	r0, r6, #8
   11ae8:	ldr	r6, [r0]
   11aec:	cmp	r6, #0
   11af0:	bne	11ac0 <bst_pesquisa_impl@@Base+0x1c>
   11af4:	b	11afc <bst_pesquisa_impl@@Base+0x58>
   11af8:	mov	r4, r6
   11afc:	mov	r0, r4
   11b00:	pop	{r4, r5, r6, sl, fp, pc}

00011b04 <bst_insere@@Base>:
   11b04:	push	{r4, sl, fp, lr}
   11b08:	add	fp, sp, #8
   11b0c:	mov	r4, r0
   11b10:	mvn	r0, #0
   11b14:	cmp	r4, #0
   11b18:	cmpne	r1, #0
   11b1c:	bne	11b24 <bst_insere@@Base+0x20>
   11b20:	pop	{r4, sl, fp, pc}
   11b24:	ldr	r0, [r4]
   11b28:	bl	11b38 <bst_insere_impl@@Base>
   11b2c:	str	r0, [r4]
   11b30:	mov	r0, #0
   11b34:	pop	{r4, sl, fp, pc}

00011b38 <bst_insere_impl@@Base>:
   11b38:	push	{r4, r5, fp, lr}
   11b3c:	add	fp, sp, #8
   11b40:	mov	r5, r1
   11b44:	cmp	r0, #0
   11b48:	beq	11b78 <bst_insere_impl@@Base+0x40>
   11b4c:	ldr	r1, [r0]
   11b50:	mov	r4, r0
   11b54:	mov	r0, r5
   11b58:	bl	10e78 <strcmp@plt>
   11b5c:	cmn	r0, #1
   11b60:	bgt	11b84 <bst_insere_impl@@Base+0x4c>
   11b64:	ldr	r0, [r4, #4]
   11b68:	mov	r1, r5
   11b6c:	bl	11b38 <bst_insere_impl@@Base>
   11b70:	str	r0, [r4, #4]
   11b74:	b	11b9c <bst_insere_impl@@Base+0x64>
   11b78:	mov	r0, r5
   11b7c:	pop	{r4, r5, fp, lr}
   11b80:	b	11ccc <bst_novo_no@@Base>
   11b84:	cmp	r0, #0
   11b88:	beq	11b9c <bst_insere_impl@@Base+0x64>
   11b8c:	ldr	r0, [r4, #8]
   11b90:	mov	r1, r5
   11b94:	bl	11b38 <bst_insere_impl@@Base>
   11b98:	str	r0, [r4, #8]
   11b9c:	mov	r0, r4
   11ba0:	pop	{r4, r5, fp, pc}

00011ba4 <bst_remove@@Base>:
   11ba4:	push	{r4, sl, fp, lr}
   11ba8:	add	fp, sp, #8
   11bac:	mov	r4, r0
   11bb0:	mvn	r0, #0
   11bb4:	cmp	r4, #0
   11bb8:	cmpne	r1, #0
   11bbc:	bne	11bc4 <bst_remove@@Base+0x20>
   11bc0:	pop	{r4, sl, fp, pc}
   11bc4:	ldr	r0, [r4]
   11bc8:	bl	1195c <bst_remove_impl@@Base>
   11bcc:	str	r0, [r4]
   11bd0:	mov	r0, #0
   11bd4:	pop	{r4, sl, fp, pc}

00011bd8 <bst_min@@Base>:
   11bd8:	cmp	r0, #0
   11bdc:	moveq	r0, #0
   11be0:	bxeq	lr
   11be4:	ldr	r0, [r0]
   11be8:	mov	r1, r0
   11bec:	ldr	r0, [r0, #4]
   11bf0:	cmp	r0, #0
   11bf4:	bne	11be8 <bst_min@@Base+0x10>
   11bf8:	ldr	r0, [r1]
   11bfc:	bx	lr

00011c00 <bst_no_valormin@@Base>:
   11c00:	mov	r1, r0
   11c04:	ldr	r0, [r0, #4]
   11c08:	cmp	r0, #0
   11c0c:	bne	11c00 <bst_no_valormin@@Base>
   11c10:	mov	r0, r1
   11c14:	bx	lr

00011c18 <bst_max@@Base>:
   11c18:	cmp	r0, #0
   11c1c:	moveq	r0, #0
   11c20:	bxeq	lr
   11c24:	ldr	r0, [r0]
   11c28:	mov	r1, r0
   11c2c:	ldr	r0, [r0, #8]
   11c30:	cmp	r0, #0
   11c34:	bne	11c28 <bst_max@@Base+0x10>
   11c38:	ldr	r0, [r1]
   11c3c:	bx	lr

00011c40 <bst_no_valormax@@Base>:
   11c40:	mov	r1, r0
   11c44:	ldr	r0, [r0, #8]
   11c48:	cmp	r0, #0
   11c4c:	bne	11c40 <bst_no_valormax@@Base>
   11c50:	mov	r0, r1
   11c54:	bx	lr

00011c58 <bst_imprime@@Base>:
   11c58:	cmp	r0, #0
   11c5c:	bxeq	lr
   11c60:	push	{r4, sl, fp, lr}
   11c64:	add	fp, sp, #8
   11c68:	mov	r4, r0
   11c6c:	movw	r0, #7775	; 0x1e5f
   11c70:	movt	r0, #1
   11c74:	bl	10e84 <printf@plt>
   11c78:	ldr	r0, [r4]
   11c7c:	bl	11c8c <bst_preordem_impl@@Base>
   11c80:	mov	r0, #10
   11c84:	pop	{r4, sl, fp, lr}
   11c88:	b	10efc <putchar@plt>

00011c8c <bst_preordem_impl@@Base>:
   11c8c:	push	{r4, r5, fp, lr}
   11c90:	add	fp, sp, #8
   11c94:	cmp	r0, #0
   11c98:	popeq	{r4, r5, fp, pc}
   11c9c:	movw	r5, #7786	; 0x1e6a
   11ca0:	mov	r4, r0
   11ca4:	movt	r5, #1
   11ca8:	ldr	r1, [r4]
   11cac:	mov	r0, r5
   11cb0:	bl	10e84 <printf@plt>
   11cb4:	ldr	r0, [r4, #4]
   11cb8:	bl	11c8c <bst_preordem_impl@@Base>
   11cbc:	ldr	r4, [r4, #8]
   11cc0:	cmp	r4, #0
   11cc4:	bne	11ca8 <bst_preordem_impl@@Base+0x1c>
   11cc8:	pop	{r4, r5, fp, pc}

00011ccc <bst_novo_no@@Base>:
   11ccc:	push	{r4, r5, fp, lr}
   11cd0:	add	fp, sp, #8
   11cd4:	mov	r4, r0
   11cd8:	mov	r0, #12
   11cdc:	bl	10ecc <malloc@plt>
   11ce0:	mov	r5, r0
   11ce4:	mov	r0, r4
   11ce8:	bl	10ef0 <strlen@plt>
   11cec:	add	r0, r0, #1
   11cf0:	bl	10ecc <malloc@plt>
   11cf4:	mov	r1, r4
   11cf8:	str	r0, [r5]
   11cfc:	bl	10eb4 <strcpy@plt>
   11d00:	mov	r0, #0
   11d04:	str	r0, [r5, #4]
   11d08:	str	r0, [r5, #8]
   11d0c:	mov	r0, r5
   11d10:	pop	{r4, r5, fp, pc}

00011d14 <bst_altura@@Base>:
   11d14:	push	{r4, r5, fp, lr}
   11d18:	add	fp, sp, #8
   11d1c:	cmp	r0, #0
   11d20:	mvneq	r0, #0
   11d24:	popeq	{r4, r5, fp, pc}
   11d28:	ldmib	r0, {r1, r4}
   11d2c:	orrs	r0, r4, r1
   11d30:	mov	r0, #0
   11d34:	popeq	{r4, r5, fp, pc}
   11d38:	mov	r0, r1
   11d3c:	bl	11d14 <bst_altura@@Base>
   11d40:	mov	r5, r0
   11d44:	mov	r0, r4
   11d48:	bl	11d14 <bst_altura@@Base>
   11d4c:	cmp	r5, r0
   11d50:	addgt	r0, r5, #1
   11d54:	popgt	{r4, r5, fp, pc}
   11d58:	add	r0, r0, #1
   11d5c:	pop	{r4, r5, fp, pc}

00011d60 <__libc_csu_init@@Base>:
   11d60:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   11d64:	mov	r7, r0
   11d68:	ldr	r6, [pc, #72]	; 11db8 <__libc_csu_init@@Base+0x58>
   11d6c:	ldr	r5, [pc, #72]	; 11dbc <__libc_csu_init@@Base+0x5c>
   11d70:	add	r6, pc, r6
   11d74:	add	r5, pc, r5
   11d78:	sub	r6, r6, r5
   11d7c:	mov	r8, r1
   11d80:	mov	r9, r2
   11d84:	bl	10e58 <strcmp@plt-0x20>
   11d88:	asrs	r6, r6, #2
   11d8c:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   11d90:	mov	r4, #0
   11d94:	add	r4, r4, #1
   11d98:	ldr	r3, [r5], #4
   11d9c:	mov	r2, r9
   11da0:	mov	r1, r8
   11da4:	mov	r0, r7
   11da8:	blx	r3
   11dac:	cmp	r6, r4
   11db0:	bne	11d94 <__libc_csu_init@@Base+0x34>
   11db4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   11db8:	muleq	r1, r4, r1
   11dbc:	andeq	r0, r1, ip, lsl #3

00011dc0 <__libc_csu_fini@@Base>:
   11dc0:	bx	lr

Disassembly of section .fini:

00011dc4 <.fini>:
   11dc4:	push	{r3, lr}
   11dc8:	pop	{r3, pc}
