- 👋 Hi, I’m Adarsha A
- 👀 I’m interested in FPGA RTL designing
- 🌱 I’m currently learning Verilog code and system verilog
- 💞️ I’m looking to collaborate on VLSI field
- 📫 How to reach me @adarshaa300@gmail.com

<!---
adarshaa300/adarshaa300 is a ✨ special ✨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
