bram_171_da.v,verilog,xil_defaultlib,../../../../DecisionTree_ACL_10K.srcs/sources_1/ip/bram_171_da/sim/bram_171_da.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
