#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000017af7449df0 .scope module, "mips_tb" "mips_tb" 2 2;
 .timescale 0 0;
v0000017af74bf490_0 .var "clk", 0 0;
v0000017af74bf670_0 .var "reset", 0 0;
v0000017af74c06b0_0 .net "writedata", 31 0, L_0000017af751c510;  1 drivers
S_0000017af73cafc0 .scope module, "dut" "mips" 2 8, 3 3 0, S_0000017af7449df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "writedata";
v0000017af74be100_0 .net "aluen", 0 0, L_0000017af751b750;  1 drivers
v0000017af74be9c0_0 .net "alufunc", 3 0, L_0000017af751b9d0;  1 drivers
v0000017af74bd340_0 .net "aluout", 31 0, v0000017af74b2740_0;  1 drivers
v0000017af74bdb60_0 .net "alusel1", 0 0, L_0000017af751cab0;  1 drivers
v0000017af74bd5c0_0 .net "alusel2", 0 0, L_0000017af751c3d0;  1 drivers
v0000017af74beb00_0 .net "branch", 0 0, L_0000017af751b430;  1 drivers
v0000017af74bea60_0 .net "clk", 0 0, v0000017af74bf490_0;  1 drivers
v0000017af74be1a0_0 .net "irout", 31 0, v0000017af74b9710_0;  1 drivers
v0000017af74be240_0 .net "ldA", 0 0, L_0000017af751cd30;  1 drivers
v0000017af74bece0_0 .net "ldB", 0 0, L_0000017af751cb50;  1 drivers
v0000017af74be2e0_0 .net "ldaluout", 0 0, L_0000017af751cbf0;  1 drivers
v0000017af74bed80_0 .net "ldimm", 0 0, L_0000017af751cdd0;  1 drivers
v0000017af74bd0c0_0 .net "ldir", 0 0, L_0000017af751c330;  1 drivers
v0000017af74bee20_0 .net "ldlmd", 0 0, L_0000017af751bf70;  1 drivers
v0000017af74bd3e0_0 .net "ldnpc", 0 0, L_0000017af751b390;  1 drivers
v0000017af74bda20_0 .net "ldpc", 0 0, L_0000017af751c6f0;  1 drivers
v0000017af74bd840_0 .net "opcond", 1 0, L_0000017af751ca10;  1 drivers
v0000017af74bd480_0 .net "readdmem", 0 0, L_0000017af751bc50;  1 drivers
v0000017af74bd520_0 .net "readim", 0 0, L_0000017af751c290;  1 drivers
v0000017af74bd980_0 .net "regwrite", 0 0, L_0000017af751cc90;  1 drivers
v0000017af74bd660_0 .net "reset", 0 0, v0000017af74bf670_0;  1 drivers
v0000017af74bd8e0_0 .net "seldest", 0 0, L_0000017af751c5b0;  1 drivers
v0000017af74bdc00_0 .net "selwb", 0 0, L_0000017af751ce70;  1 drivers
v0000017af74bfc10_0 .net "writedata", 31 0, L_0000017af751c510;  alias, 1 drivers
v0000017af74bf350_0 .net "writedmem", 0 0, L_0000017af751b1b0;  1 drivers
S_0000017af73cb150 .scope module, "ctrl" "controller" 3 17, 4 1 0, S_0000017af73cafc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "irout";
    .port_info 3 /OUTPUT 1 "readim";
    .port_info 4 /OUTPUT 1 "ldir";
    .port_info 5 /OUTPUT 1 "ldnpc";
    .port_info 6 /OUTPUT 1 "ldA";
    .port_info 7 /OUTPUT 1 "ldB";
    .port_info 8 /OUTPUT 1 "ldimm";
    .port_info 9 /OUTPUT 2 "opcond";
    .port_info 10 /OUTPUT 1 "alusel1";
    .port_info 11 /OUTPUT 1 "alusel2";
    .port_info 12 /OUTPUT 1 "aluen";
    .port_info 13 /OUTPUT 1 "ldaluout";
    .port_info 14 /OUTPUT 4 "alufunc";
    .port_info 15 /OUTPUT 1 "seldest";
    .port_info 16 /OUTPUT 1 "regwrite";
    .port_info 17 /OUTPUT 1 "writedmem";
    .port_info 18 /OUTPUT 1 "readdmem";
    .port_info 19 /OUTPUT 1 "ldlmd";
    .port_info 20 /OUTPUT 1 "selwb";
    .port_info 21 /OUTPUT 1 "branch";
    .port_info 22 /OUTPUT 1 "ldpc";
P_0000017af73cb2e0 .param/l "EX" 0 4 14, C4<010>;
P_0000017af73cb318 .param/l "HLT" 0 4 14, C4<101>;
P_0000017af73cb350 .param/l "ID" 0 4 14, C4<001>;
P_0000017af73cb388 .param/l "IF" 0 4 14, C4<000>;
P_0000017af73cb3c0 .param/l "MEM" 0 4 14, C4<011>;
P_0000017af73cb3f8 .param/l "WB" 0 4 14, C4<100>;
v0000017af7433a70_0 .net *"_ivl_22", 23 0, v0000017af74b2240_0;  1 drivers
v0000017af74334d0_0 .net "aluen", 0 0, L_0000017af751b750;  alias, 1 drivers
v0000017af7433f70_0 .net "alufunc", 3 0, L_0000017af751b9d0;  alias, 1 drivers
v0000017af74276d0_0 .net "alusel1", 0 0, L_0000017af751cab0;  alias, 1 drivers
v0000017af7427bd0_0 .net "alusel2", 0 0, L_0000017af751c3d0;  alias, 1 drivers
v0000017af7427db0_0 .net "branch", 0 0, L_0000017af751b430;  alias, 1 drivers
v0000017af74b3aa0_0 .net "clk", 0 0, v0000017af74bf490_0;  alias, 1 drivers
v0000017af74b2240_0 .var "control_signals", 23 0;
v0000017af74b3e60_0 .net "irout", 31 0, v0000017af74b9710_0;  alias, 1 drivers
v0000017af74b3460_0 .net "ldA", 0 0, L_0000017af751cd30;  alias, 1 drivers
v0000017af74b36e0_0 .net "ldB", 0 0, L_0000017af751cb50;  alias, 1 drivers
v0000017af74b2d80_0 .net "ldaluout", 0 0, L_0000017af751cbf0;  alias, 1 drivers
v0000017af74b2c40_0 .net "ldimm", 0 0, L_0000017af751cdd0;  alias, 1 drivers
v0000017af74b2100_0 .net "ldir", 0 0, L_0000017af751c330;  alias, 1 drivers
v0000017af74b2880_0 .net "ldlmd", 0 0, L_0000017af751bf70;  alias, 1 drivers
v0000017af74b3780_0 .net "ldnpc", 0 0, L_0000017af751b390;  alias, 1 drivers
v0000017af74b3f00_0 .net "ldpc", 0 0, L_0000017af751c6f0;  alias, 1 drivers
v0000017af74b3c80_0 .net "opcond", 1 0, L_0000017af751ca10;  alias, 1 drivers
v0000017af74b2a60_0 .net "readdmem", 0 0, L_0000017af751bc50;  alias, 1 drivers
v0000017af74b3000_0 .net "readim", 0 0, L_0000017af751c290;  alias, 1 drivers
v0000017af74b2b00_0 .net "regwrite", 0 0, L_0000017af751cc90;  alias, 1 drivers
v0000017af74b3500_0 .net "reset", 0 0, v0000017af74bf670_0;  alias, 1 drivers
v0000017af74b2420_0 .net "seldest", 0 0, L_0000017af751c5b0;  alias, 1 drivers
v0000017af74b2ce0_0 .net "selwb", 0 0, L_0000017af751ce70;  alias, 1 drivers
v0000017af74b3820_0 .var "state", 2 0;
v0000017af74b2380_0 .net "writedmem", 0 0, L_0000017af751b1b0;  alias, 1 drivers
E_0000017af744a8a0/0 .event negedge, v0000017af74b3500_0;
E_0000017af744a8a0/1 .event posedge, v0000017af74b3aa0_0;
E_0000017af744a8a0 .event/or E_0000017af744a8a0/0, E_0000017af744a8a0/1;
L_0000017af751c290 .part v0000017af74b2240_0, 23, 1;
L_0000017af751c330 .part v0000017af74b2240_0, 22, 1;
L_0000017af751b390 .part v0000017af74b2240_0, 21, 1;
L_0000017af751cd30 .part v0000017af74b2240_0, 20, 1;
L_0000017af751cb50 .part v0000017af74b2240_0, 19, 1;
L_0000017af751cdd0 .part v0000017af74b2240_0, 18, 1;
L_0000017af751ca10 .part v0000017af74b2240_0, 16, 2;
L_0000017af751cab0 .part v0000017af74b2240_0, 15, 1;
L_0000017af751c3d0 .part v0000017af74b2240_0, 14, 1;
L_0000017af751b750 .part v0000017af74b2240_0, 13, 1;
L_0000017af751cbf0 .part v0000017af74b2240_0, 12, 1;
L_0000017af751b9d0 .part v0000017af74b2240_0, 8, 4;
L_0000017af751c5b0 .part v0000017af74b2240_0, 7, 1;
L_0000017af751cc90 .part v0000017af74b2240_0, 6, 1;
L_0000017af751b1b0 .part v0000017af74b2240_0, 5, 1;
L_0000017af751bc50 .part v0000017af74b2240_0, 4, 1;
L_0000017af751bf70 .part v0000017af74b2240_0, 3, 1;
L_0000017af751ce70 .part v0000017af74b2240_0, 2, 1;
L_0000017af751b430 .part v0000017af74b2240_0, 1, 1;
L_0000017af751c6f0 .part v0000017af74b2240_0, 0, 1;
S_0000017af72fd480 .scope module, "dpath" "datapath" 3 16, 5 11 0, S_0000017af73cafc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "readim";
    .port_info 3 /INPUT 1 "ldir";
    .port_info 4 /INPUT 1 "ldnpc";
    .port_info 5 /INPUT 1 "ldA";
    .port_info 6 /INPUT 1 "ldB";
    .port_info 7 /INPUT 1 "ldimm";
    .port_info 8 /INPUT 2 "opcond";
    .port_info 9 /INPUT 1 "alusel1";
    .port_info 10 /INPUT 1 "alusel2";
    .port_info 11 /INPUT 1 "aluen";
    .port_info 12 /INPUT 1 "ldaluout";
    .port_info 13 /INPUT 4 "alufunc";
    .port_info 14 /INPUT 1 "seldest";
    .port_info 15 /INPUT 1 "regwrite";
    .port_info 16 /INPUT 1 "writedmem";
    .port_info 17 /INPUT 1 "readdmem";
    .port_info 18 /INPUT 1 "ldlmd";
    .port_info 19 /INPUT 1 "selwb";
    .port_info 20 /INPUT 1 "branch";
    .port_info 21 /INPUT 1 "ldpc";
    .port_info 22 /OUTPUT 32 "irout";
    .port_info 23 /OUTPUT 32 "aluout";
    .port_info 24 /OUTPUT 32 "writedata";
v0000017af74bbdd0_0 .net "Ain", 31 0, L_0000017af743be30;  1 drivers
v0000017af74bc370_0 .net "Aout", 31 0, v0000017af74b2560_0;  1 drivers
v0000017af74bc410_0 .net "Bin", 31 0, L_0000017af743b9d0;  1 drivers
v0000017af74bce10_0 .net "Bout", 31 0, v0000017af74b26a0_0;  1 drivers
L_0000017af74c1170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017af74bc550_0 .net/2u *"_ivl_10", 1 0, L_0000017af74c1170;  1 drivers
L_0000017af74c11b8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017af74bc910_0 .net/2u *"_ivl_14", 26 0, L_0000017af74c11b8;  1 drivers
v0000017af74bc5f0_0 .net *"_ivl_17", 4 0, L_0000017af74bf170;  1 drivers
L_0000017af74c1200 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017af74bcf50_0 .net/2u *"_ivl_20", 26 0, L_0000017af74c1200;  1 drivers
v0000017af74bc9b0_0 .net *"_ivl_23", 4 0, L_0000017af74c0f70;  1 drivers
v0000017af74bc690_0 .net *"_ivl_5", 0 0, L_0000017af74c0250;  1 drivers
v0000017af74bb150_0 .net *"_ivl_6", 3 0, L_0000017af74c02f0;  1 drivers
v0000017af74bceb0_0 .net *"_ivl_9", 25 0, L_0000017af74bf8f0;  1 drivers
v0000017af74bb290_0 .net "aluen", 0 0, L_0000017af751b750;  alias, 1 drivers
v0000017af74bca50_0 .net "alufunc", 3 0, L_0000017af751b9d0;  alias, 1 drivers
v0000017af74bcc30_0 .net "aluin1", 31 0, L_0000017af74c0570;  1 drivers
v0000017af74bb1f0_0 .net "aluin2", 31 0, L_0000017af74c0750;  1 drivers
v0000017af74bb3d0_0 .net "aluout", 31 0, v0000017af74b2740_0;  alias, 1 drivers
v0000017af74bb470_0 .net "alusel1", 0 0, L_0000017af751cab0;  alias, 1 drivers
v0000017af74bb510_0 .net "alusel2", 0 0, L_0000017af751c3d0;  alias, 1 drivers
v0000017af74bb650_0 .net "branch", 0 0, L_0000017af751b430;  alias, 1 drivers
v0000017af74bb830_0 .net "clk", 0 0, v0000017af74bf490_0;  alias, 1 drivers
v0000017af74bb8d0_0 .net "destadd", 31 0, L_0000017af74c0ed0;  1 drivers
v0000017af74bb970_0 .net "dmemout", 31 0, L_0000017af74c0930;  1 drivers
v0000017af74bba10_0 .net "imm", 31 0, L_0000017af74bf530;  1 drivers
v0000017af74bbc90_0 .net "immout", 31 0, v0000017af74b86d0_0;  1 drivers
v0000017af74bbd30_0 .net "instr", 31 0, L_0000017af74bf0d0;  1 drivers
v0000017af74be6a0_0 .net "irout", 31 0, v0000017af74b9710_0;  alias, 1 drivers
v0000017af74be420_0 .net "ldA", 0 0, L_0000017af751cd30;  alias, 1 drivers
v0000017af74bdac0_0 .net "ldB", 0 0, L_0000017af751cb50;  alias, 1 drivers
v0000017af74bd160_0 .net "ldaluout", 0 0, L_0000017af751cbf0;  alias, 1 drivers
v0000017af74be740_0 .net "ldimm", 0 0, L_0000017af751cdd0;  alias, 1 drivers
v0000017af74beba0_0 .net "ldir", 0 0, L_0000017af751c330;  alias, 1 drivers
v0000017af74bec40_0 .net "ldlmd", 0 0, L_0000017af751bf70;  alias, 1 drivers
v0000017af74be4c0_0 .net "ldnpc", 0 0, L_0000017af751b390;  alias, 1 drivers
v0000017af74bdd40_0 .net "ldpc", 0 0, L_0000017af751c6f0;  alias, 1 drivers
v0000017af74be560_0 .net "lmdout", 31 0, v0000017af74b92b0_0;  1 drivers
v0000017af74be380_0 .net "memmuxout", 31 0, L_0000017af74c09d0;  1 drivers
v0000017af74bde80_0 .net "npcout", 31 0, v0000017af74b8810_0;  1 drivers
v0000017af74bd7a0_0 .net "opcond", 1 0, L_0000017af751ca10;  alias, 1 drivers
v0000017af74be060_0 .net "pcbranch", 31 0, L_0000017af74bff30;  1 drivers
v0000017af74bd2a0_0 .net "pcnext", 31 0, L_0000017af74c0e30;  1 drivers
v0000017af74beec0_0 .net "pcout", 31 0, v0000017af74b8bd0_0;  1 drivers
v0000017af74be600_0 .net "pcplus4", 31 0, L_0000017af74bf990;  1 drivers
v0000017af74be7e0_0 .net "readdmem", 0 0, L_0000017af751bc50;  alias, 1 drivers
v0000017af74bdde0_0 .net "readim", 0 0, L_0000017af751c290;  alias, 1 drivers
v0000017af74bdca0_0 .net "regwrite", 0 0, L_0000017af751cc90;  alias, 1 drivers
v0000017af74bd200_0 .net "reset", 0 0, v0000017af74bf670_0;  alias, 1 drivers
v0000017af74bdf20_0 .net "result", 31 0, L_0000017af743c0d0;  1 drivers
v0000017af74be880_0 .net "seldest", 0 0, L_0000017af751c5b0;  alias, 1 drivers
v0000017af74bef60_0 .net "selmem", 0 0, L_0000017af743c300;  1 drivers
v0000017af74be920_0 .net "selwb", 0 0, L_0000017af751ce70;  alias, 1 drivers
v0000017af74bdfc0_0 .net "writedata", 31 0, L_0000017af751c510;  alias, 1 drivers
v0000017af74bd700_0 .net "writedmem", 0 0, L_0000017af751b1b0;  alias, 1 drivers
L_0000017af74bfad0 .part v0000017af74b8bd0_0, 2, 6;
L_0000017af74c0250 .part v0000017af74b9710_0, 25, 1;
L_0000017af74c02f0 .concat [ 1 1 1 1], L_0000017af74c0250, L_0000017af74c0250, L_0000017af74c0250, L_0000017af74c0250;
L_0000017af74bf8f0 .part v0000017af74b9710_0, 0, 26;
L_0000017af74c0d90 .concat [ 2 26 4 0], L_0000017af74c1170, L_0000017af74bf8f0, L_0000017af74c02f0;
L_0000017af74bf170 .part v0000017af74b9710_0, 11, 5;
L_0000017af74bfa30 .concat [ 5 27 0 0], L_0000017af74bf170, L_0000017af74c11b8;
L_0000017af74c0f70 .part v0000017af74b9710_0, 16, 5;
L_0000017af74bfcb0 .concat [ 5 27 0 0], L_0000017af74c0f70, L_0000017af74c1200;
L_0000017af74bfe90 .part v0000017af74b9710_0, 21, 5;
L_0000017af74c0bb0 .part v0000017af74b9710_0, 16, 5;
L_0000017af74bffd0 .part L_0000017af74c0ed0, 0, 5;
L_0000017af74c01b0 .part L_0000017af74bf0d0, 0, 16;
S_0000017af746edf0 .scope module, "A" "register" 5 48, 6 1 0, S_0000017af72fd480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v0000017af74b22e0_0 .net "clk", 0 0, v0000017af74bf490_0;  alias, 1 drivers
v0000017af74b3640_0 .net/s "din", 31 0, L_0000017af743be30;  alias, 1 drivers
v0000017af74b2560_0 .var/s "dout", 31 0;
v0000017af74b3a00_0 .net "ld", 0 0, L_0000017af751cd30;  alias, 1 drivers
v0000017af74b24c0_0 .net "reset", 0 0, v0000017af74bf670_0;  alias, 1 drivers
E_0000017af744ad60 .event posedge, v0000017af74b3aa0_0;
S_0000017af73b59f0 .scope module, "B" "register" 5 49, 6 1 0, S_0000017af72fd480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v0000017af74b2600_0 .net "clk", 0 0, v0000017af74bf490_0;  alias, 1 drivers
v0000017af74b2e20_0 .net/s "din", 31 0, L_0000017af743b9d0;  alias, 1 drivers
v0000017af74b26a0_0 .var/s "dout", 31 0;
v0000017af74b2ec0_0 .net "ld", 0 0, L_0000017af751cb50;  alias, 1 drivers
v0000017af74b33c0_0 .net "reset", 0 0, v0000017af74bf670_0;  alias, 1 drivers
S_0000017af73b5b80 .scope module, "addpc" "adder" 5 39, 7 1 0, S_0000017af72fd480;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0000017af74b38c0_0 .net "a", 31 0, v0000017af74b8bd0_0;  alias, 1 drivers
L_0000017af74c1128 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000017af74b3960_0 .net "b", 31 0, L_0000017af74c1128;  1 drivers
v0000017af74b2ba0_0 .net "out", 31 0, L_0000017af74bf990;  alias, 1 drivers
L_0000017af74bf990 .arith/sum 32, v0000017af74b8bd0_0, L_0000017af74c1128;
S_0000017af74034d0 .scope module, "alu" "ALU" 5 56, 8 1 0, S_0000017af72fd480;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "mode";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 32 "out";
L_0000017af743c0d0 .functor BUFZ 32, v0000017af74b3b40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000017af74b3b40_0 .var/s "ALUout", 31 0;
v0000017af74b2f60_0 .net "en", 0 0, L_0000017af751b750;  alias, 1 drivers
v0000017af74b30a0_0 .net "mode", 3 0, L_0000017af751b9d0;  alias, 1 drivers
v0000017af74b3140_0 .net/s "operand1", 31 0, L_0000017af74c0570;  alias, 1 drivers
v0000017af74b31e0_0 .net/s "operand2", 31 0, L_0000017af74c0750;  alias, 1 drivers
v0000017af74b3280_0 .net/s "out", 31 0, L_0000017af743c0d0;  alias, 1 drivers
E_0000017af744aa60 .event anyedge, v0000017af74334d0_0, v0000017af7433f70_0, v0000017af74b3140_0, v0000017af74b31e0_0;
S_0000017af7403660 .scope module, "aluoutreg" "register" 5 57, 6 1 0, S_0000017af72fd480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v0000017af74b35a0_0 .net "clk", 0 0, v0000017af74bf490_0;  alias, 1 drivers
v0000017af74b3be0_0 .net/s "din", 31 0, L_0000017af743c0d0;  alias, 1 drivers
v0000017af74b2740_0 .var/s "dout", 31 0;
v0000017af74b3d20_0 .net "ld", 0 0, L_0000017af751cbf0;  alias, 1 drivers
v0000017af74b27e0_0 .net "reset", 0 0, v0000017af74bf670_0;  alias, 1 drivers
S_0000017af73f9e80 .scope module, "bradd" "adder" 5 41, 7 1 0, S_0000017af72fd480;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0000017af74b2920_0 .net "a", 31 0, v0000017af74b8810_0;  alias, 1 drivers
v0000017af74b3320_0 .net "b", 31 0, L_0000017af74c0d90;  1 drivers
v0000017af74b29c0_0 .net "out", 31 0, L_0000017af74bff30;  alias, 1 drivers
L_0000017af74bff30 .arith/sum 32, v0000017af74b8810_0, L_0000017af74c0d90;
S_0000017af73fa010 .scope module, "cond" "condition" 5 53, 9 11 0, S_0000017af72fd480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 2 "opcond";
    .port_info 2 /INPUT 32 "a";
L_0000017af743b500 .functor NOT 1, L_0000017af74bf850, C4<0>, C4<0>, C4<0>;
L_0000017af743b6c0 .functor NOT 1, L_0000017af74c0a70, C4<0>, C4<0>, C4<0>;
L_0000017af743ba40 .functor AND 1, L_0000017af743b500, L_0000017af743b6c0, C4<1>, C4<1>;
L_0000017af743b960 .functor AND 1, L_0000017af743ba40, L_0000017af74bf7b0, C4<1>, C4<1>;
L_0000017af743b7a0 .functor NOT 1, L_0000017af74c0c50, C4<0>, C4<0>, C4<0>;
L_0000017af743bea0 .functor AND 1, L_0000017af743b7a0, L_0000017af74c0390, C4<1>, C4<1>;
L_0000017af743bf80 .functor AND 1, L_0000017af743bea0, L_0000017af74bf710, C4<1>, C4<1>;
L_0000017af743bab0 .functor OR 1, L_0000017af743b960, L_0000017af743bf80, C4<0>, C4<0>;
L_0000017af743c290 .functor NOT 1, L_0000017af74bf210, C4<0>, C4<0>, C4<0>;
L_0000017af743bb20 .functor AND 1, L_0000017af74c0430, L_0000017af743c290, C4<1>, C4<1>;
L_0000017af743b810 .functor AND 1, L_0000017af743bb20, L_0000017af74c07f0, C4<1>, C4<1>;
L_0000017af743bff0 .functor OR 1, L_0000017af743bab0, L_0000017af743b810, C4<0>, C4<0>;
L_0000017af743c060 .functor AND 1, L_0000017af74c04d0, L_0000017af74bfb70, C4<1>, C4<1>;
L_0000017af74c1320 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017af743b880 .functor AND 1, L_0000017af743c060, L_0000017af74c1320, C4<1>, C4<1>;
L_0000017af743c300 .functor OR 1, L_0000017af743bff0, L_0000017af743b880, C4<0>, C4<0>;
v0000017af74b44d0_0 .net *"_ivl_10", 0 0, L_0000017af743ba40;  1 drivers
v0000017af74b5e70_0 .net *"_ivl_12", 0 0, L_0000017af743b960;  1 drivers
v0000017af74b47f0_0 .net *"_ivl_15", 0 0, L_0000017af74c0c50;  1 drivers
v0000017af74b5c90_0 .net *"_ivl_16", 0 0, L_0000017af743b7a0;  1 drivers
v0000017af74b5470_0 .net *"_ivl_19", 0 0, L_0000017af74c0390;  1 drivers
v0000017af74b5d30_0 .net *"_ivl_20", 0 0, L_0000017af743bea0;  1 drivers
v0000017af74b5970_0 .net *"_ivl_22", 0 0, L_0000017af743bf80;  1 drivers
v0000017af74b4ed0_0 .net *"_ivl_24", 0 0, L_0000017af743bab0;  1 drivers
v0000017af74b5790_0 .net *"_ivl_27", 0 0, L_0000017af74c0430;  1 drivers
v0000017af74b5a10_0 .net *"_ivl_29", 0 0, L_0000017af74bf210;  1 drivers
v0000017af74b4930_0 .net *"_ivl_3", 0 0, L_0000017af74bf850;  1 drivers
v0000017af74b5510_0 .net *"_ivl_30", 0 0, L_0000017af743c290;  1 drivers
v0000017af74b53d0_0 .net *"_ivl_32", 0 0, L_0000017af743bb20;  1 drivers
v0000017af74b51f0_0 .net *"_ivl_34", 0 0, L_0000017af743b810;  1 drivers
v0000017af74b50b0_0 .net *"_ivl_36", 0 0, L_0000017af743bff0;  1 drivers
v0000017af74b4cf0_0 .net *"_ivl_39", 0 0, L_0000017af74c04d0;  1 drivers
v0000017af74b4390_0 .net *"_ivl_4", 0 0, L_0000017af743b500;  1 drivers
v0000017af74b4570_0 .net *"_ivl_41", 0 0, L_0000017af74bfb70;  1 drivers
v0000017af74b5330_0 .net *"_ivl_42", 0 0, L_0000017af743c060;  1 drivers
v0000017af74b4610_0 .net/2u *"_ivl_44", 0 0, L_0000017af74c1320;  1 drivers
v0000017af74b46b0_0 .net *"_ivl_46", 0 0, L_0000017af743b880;  1 drivers
v0000017af74b5830_0 .net *"_ivl_7", 0 0, L_0000017af74c0a70;  1 drivers
v0000017af74b4890_0 .net *"_ivl_8", 0 0, L_0000017af743b6c0;  1 drivers
v0000017af74b5dd0_0 .net "a", 31 0, v0000017af74b2560_0;  alias, 1 drivers
v0000017af74b4c50_0 .net "eq", 0 0, L_0000017af74c07f0;  1 drivers
v0000017af74b5290_0 .net "gt", 0 0, L_0000017af74bf7b0;  1 drivers
v0000017af74b49d0_0 .net "lt", 0 0, L_0000017af74bf710;  1 drivers
v0000017af74b55b0_0 .net "opcond", 1 0, L_0000017af751ca10;  alias, 1 drivers
v0000017af74b58d0_0 .net "y", 0 0, L_0000017af743c300;  alias, 1 drivers
L_0000017af74bf850 .part L_0000017af751ca10, 1, 1;
L_0000017af74c0a70 .part L_0000017af751ca10, 0, 1;
L_0000017af74c0c50 .part L_0000017af751ca10, 1, 1;
L_0000017af74c0390 .part L_0000017af751ca10, 0, 1;
L_0000017af74c0430 .part L_0000017af751ca10, 1, 1;
L_0000017af74bf210 .part L_0000017af751ca10, 0, 1;
L_0000017af74c04d0 .part L_0000017af751ca10, 1, 1;
L_0000017af74bfb70 .part L_0000017af751ca10, 0, 1;
S_0000017af73bbe60 .scope module, "cmp" "COMPARE" 9 18, 9 1 0, S_0000017af73fa010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "lt";
    .port_info 1 /OUTPUT 1 "gt";
    .port_info 2 /OUTPUT 1 "eq";
    .port_info 3 /INPUT 32 "data1";
    .port_info 4 /INPUT 32 "data2";
v0000017af74b3dc0_0 .net/s "data1", 31 0, v0000017af74b2560_0;  alias, 1 drivers
L_0000017af74c12d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017af74b2060_0 .net/s "data2", 31 0, L_0000017af74c12d8;  1 drivers
v0000017af74b21a0_0 .net "eq", 0 0, L_0000017af74c07f0;  alias, 1 drivers
v0000017af74b5150_0 .net "gt", 0 0, L_0000017af74bf7b0;  alias, 1 drivers
v0000017af74b5bf0_0 .net "lt", 0 0, L_0000017af74bf710;  alias, 1 drivers
L_0000017af74bf710 .cmp/gt.s 32, L_0000017af74c12d8, v0000017af74b2560_0;
L_0000017af74bf7b0 .cmp/gt.s 32, v0000017af74b2560_0, L_0000017af74c12d8;
L_0000017af74c07f0 .cmp/eq 32, v0000017af74b2560_0, L_0000017af74c12d8;
S_0000017af73bbff0 .scope module, "destmux" "mux" 5 45, 10 1 0, S_0000017af72fd480;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000017af744a3e0 .param/l "N" 0 10 2, +C4<00000000000000000000000000100000>;
v0000017af74b5650_0 .net/s "a", 31 0, L_0000017af74bfa30;  1 drivers
v0000017af74b5f10_0 .net/s "b", 31 0, L_0000017af74bfcb0;  1 drivers
v0000017af74b4b10_0 .net/s "out", 31 0, L_0000017af74c0ed0;  alias, 1 drivers
v0000017af74b56f0_0 .net "s", 0 0, L_0000017af751c5b0;  alias, 1 drivers
L_0000017af74c0ed0 .functor MUXZ 32, L_0000017af74bfa30, L_0000017af74bfcb0, L_0000017af751c5b0, C4<>;
S_0000017af73be9a0 .scope module, "dmem" "data_mem" 5 60, 11 1 0, S_0000017af72fd480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write";
    .port_info 3 /INPUT 1 "read";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 32 "din";
    .port_info 6 /OUTPUT 32 "dout";
v0000017af74b4250_0 .net *"_ivl_0", 31 0, L_0000017af74bf3f0;  1 drivers
v0000017af74b4d90_0 .net *"_ivl_3", 9 0, L_0000017af74bf2b0;  1 drivers
v0000017af74b4070_0 .net *"_ivl_4", 11 0, L_0000017af74c0890;  1 drivers
L_0000017af74c1368 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017af74b5ab0_0 .net *"_ivl_7", 1 0, L_0000017af74c1368;  1 drivers
L_0000017af74c13b0 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0000017af74b5b50_0 .net *"_ivl_8", 31 0, L_0000017af74c13b0;  1 drivers
v0000017af74b4f70_0 .net "addr", 31 0, v0000017af74b2740_0;  alias, 1 drivers
v0000017af74b4110_0 .net "clk", 0 0, v0000017af74bf490_0;  alias, 1 drivers
v0000017af74b4750_0 .net "din", 31 0, v0000017af74b26a0_0;  alias, 1 drivers
v0000017af74b41b0 .array/s "dmem", 1023 0, 31 0;
v0000017af74b4a70_0 .net "dout", 31 0, L_0000017af74c0930;  alias, 1 drivers
v0000017af74b4bb0_0 .var/i "k", 31 0;
v0000017af74b4e30_0 .net "read", 0 0, L_0000017af751bc50;  alias, 1 drivers
v0000017af74b42f0_0 .net "reset", 0 0, v0000017af74bf670_0;  alias, 1 drivers
v0000017af74b4430_0 .net "write", 0 0, L_0000017af751b1b0;  alias, 1 drivers
L_0000017af74bf3f0 .array/port v0000017af74b41b0, L_0000017af74c0890;
L_0000017af74bf2b0 .part v0000017af74b2740_0, 0, 10;
L_0000017af74c0890 .concat [ 10 2 0 0], L_0000017af74bf2b0, L_0000017af74c1368;
L_0000017af74c0930 .functor MUXZ 32, L_0000017af74c13b0, L_0000017af74bf3f0, L_0000017af751bc50, C4<>;
S_0000017af73beb30 .scope module, "ext" "signext" 5 47, 12 1 0, S_0000017af72fd480;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 32 "y";
v0000017af74b5010_0 .net *"_ivl_1", 0 0, L_0000017af74c0070;  1 drivers
v0000017af74b9350_0 .net *"_ivl_2", 15 0, L_0000017af74c0110;  1 drivers
v0000017af74b9cb0_0 .net "a", 15 0, L_0000017af74c01b0;  1 drivers
v0000017af74b84f0_0 .net "y", 31 0, L_0000017af74bf530;  alias, 1 drivers
L_0000017af74c0070 .part L_0000017af74c01b0, 15, 1;
LS_0000017af74c0110_0_0 .concat [ 1 1 1 1], L_0000017af74c0070, L_0000017af74c0070, L_0000017af74c0070, L_0000017af74c0070;
LS_0000017af74c0110_0_4 .concat [ 1 1 1 1], L_0000017af74c0070, L_0000017af74c0070, L_0000017af74c0070, L_0000017af74c0070;
LS_0000017af74c0110_0_8 .concat [ 1 1 1 1], L_0000017af74c0070, L_0000017af74c0070, L_0000017af74c0070, L_0000017af74c0070;
LS_0000017af74c0110_0_12 .concat [ 1 1 1 1], L_0000017af74c0070, L_0000017af74c0070, L_0000017af74c0070, L_0000017af74c0070;
L_0000017af74c0110 .concat [ 4 4 4 4], LS_0000017af74c0110_0_0, LS_0000017af74c0110_0_4, LS_0000017af74c0110_0_8, LS_0000017af74c0110_0_12;
L_0000017af74bf530 .concat [ 16 16 0 0], L_0000017af74c01b0, L_0000017af74c0110;
S_0000017af73df300 .scope module, "imem" "instr_mem" 5 37, 13 1 0, S_0000017af72fd480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "read";
    .port_info 1 /INPUT 6 "addr";
    .port_info 2 /OUTPUT 32 "I";
v0000017af74b8a90_0 .net "I", 31 0, L_0000017af74bf0d0;  alias, 1 drivers
v0000017af74b83b0_0 .net *"_ivl_0", 31 0, L_0000017af74c0cf0;  1 drivers
v0000017af74b9030_0 .net *"_ivl_2", 7 0, L_0000017af74c0b10;  1 drivers
L_0000017af74c1098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017af74b8ef0_0 .net *"_ivl_5", 1 0, L_0000017af74c1098;  1 drivers
L_0000017af74c10e0 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0000017af74b8f90_0 .net *"_ivl_6", 31 0, L_0000017af74c10e0;  1 drivers
v0000017af74b9210_0 .net "addr", 5 0, L_0000017af74bfad0;  1 drivers
v0000017af74b8db0 .array "imem", 63 0, 31 0;
v0000017af74b8c70_0 .net "read", 0 0, L_0000017af751c290;  alias, 1 drivers
L_0000017af74c0cf0 .array/port v0000017af74b8db0, L_0000017af74c0b10;
L_0000017af74c0b10 .concat [ 6 2 0 0], L_0000017af74bfad0, L_0000017af74c1098;
L_0000017af74bf0d0 .functor MUXZ 32, L_0000017af74c10e0, L_0000017af74c0cf0, L_0000017af751c290, C4<>;
S_0000017af73df490 .scope module, "immreg" "register" 5 50, 6 1 0, S_0000017af72fd480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v0000017af74b9d50_0 .net "clk", 0 0, v0000017af74bf490_0;  alias, 1 drivers
v0000017af74b9df0_0 .net/s "din", 31 0, L_0000017af74bf530;  alias, 1 drivers
v0000017af74b86d0_0 .var/s "dout", 31 0;
v0000017af74b93f0_0 .net "ld", 0 0, L_0000017af751cdd0;  alias, 1 drivers
v0000017af74b8090_0 .net "reset", 0 0, v0000017af74bf670_0;  alias, 1 drivers
S_0000017af74ba550 .scope module, "irreg" "register" 5 38, 6 1 0, S_0000017af72fd480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v0000017af74b90d0_0 .net "clk", 0 0, v0000017af74bf490_0;  alias, 1 drivers
v0000017af74b8e50_0 .net/s "din", 31 0, L_0000017af74bf0d0;  alias, 1 drivers
v0000017af74b9710_0 .var/s "dout", 31 0;
v0000017af74b95d0_0 .net "ld", 0 0, L_0000017af751c330;  alias, 1 drivers
v0000017af74b8b30_0 .net "reset", 0 0, v0000017af74bf670_0;  alias, 1 drivers
S_0000017af74bad20 .scope module, "lmdreg" "register" 5 61, 6 1 0, S_0000017af72fd480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v0000017af74b8950_0 .net "clk", 0 0, v0000017af74bf490_0;  alias, 1 drivers
v0000017af74b9170_0 .net/s "din", 31 0, L_0000017af74c0930;  alias, 1 drivers
v0000017af74b92b0_0 .var/s "dout", 31 0;
v0000017af74b9490_0 .net "ld", 0 0, L_0000017af751bf70;  alias, 1 drivers
v0000017af74b9e90_0 .net "reset", 0 0, v0000017af74bf670_0;  alias, 1 drivers
S_0000017af74bab90 .scope module, "memmux" "mux" 5 62, 10 1 0, S_0000017af72fd480;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000017af744aaa0 .param/l "N" 0 10 2, +C4<00000000000000000000000000100000>;
v0000017af74b9530_0 .net/s "a", 31 0, v0000017af74b8810_0;  alias, 1 drivers
v0000017af74b8590_0 .net/s "b", 31 0, v0000017af74b2740_0;  alias, 1 drivers
v0000017af74b8130_0 .net/s "out", 31 0, L_0000017af74c09d0;  alias, 1 drivers
v0000017af74b9f30_0 .net "s", 0 0, L_0000017af743c300;  alias, 1 drivers
L_0000017af74c09d0 .functor MUXZ 32, v0000017af74b8810_0, v0000017af74b2740_0, L_0000017af743c300, C4<>;
S_0000017af74ba0a0 .scope module, "muxalu1" "mux" 5 54, 10 1 0, S_0000017af72fd480;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000017af744a4a0 .param/l "N" 0 10 2, +C4<00000000000000000000000000100000>;
v0000017af74b98f0_0 .net/s "a", 31 0, v0000017af74b8810_0;  alias, 1 drivers
v0000017af74b81d0_0 .net/s "b", 31 0, v0000017af74b2560_0;  alias, 1 drivers
v0000017af74b8d10_0 .net/s "out", 31 0, L_0000017af74c0570;  alias, 1 drivers
v0000017af74b9670_0 .net "s", 0 0, L_0000017af751cab0;  alias, 1 drivers
L_0000017af74c0570 .functor MUXZ 32, v0000017af74b8810_0, v0000017af74b2560_0, L_0000017af751cab0, C4<>;
S_0000017af74baeb0 .scope module, "muxalu2" "mux" 5 55, 10 1 0, S_0000017af72fd480;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000017af744a5e0 .param/l "N" 0 10 2, +C4<00000000000000000000000000100000>;
v0000017af74b97b0_0 .net/s "a", 31 0, v0000017af74b26a0_0;  alias, 1 drivers
v0000017af74b8270_0 .net/s "b", 31 0, v0000017af74b86d0_0;  alias, 1 drivers
v0000017af74b9850_0 .net/s "out", 31 0, L_0000017af74c0750;  alias, 1 drivers
v0000017af74b9990_0 .net "s", 0 0, L_0000017af751c3d0;  alias, 1 drivers
L_0000017af74c0750 .functor MUXZ 32, v0000017af74b26a0_0, v0000017af74b86d0_0, L_0000017af751c3d0, C4<>;
S_0000017af74ba6e0 .scope module, "muxbr" "mux" 5 42, 10 1 0, S_0000017af72fd480;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000017af744b220 .param/l "N" 0 10 2, +C4<00000000000000000000000000100000>;
v0000017af74b9a30_0 .net/s "a", 31 0, L_0000017af74c09d0;  alias, 1 drivers
v0000017af74b8310_0 .net/s "b", 31 0, L_0000017af74bff30;  alias, 1 drivers
v0000017af74b8450_0 .net/s "out", 31 0, L_0000017af74c0e30;  alias, 1 drivers
v0000017af74b8630_0 .net "s", 0 0, L_0000017af751b430;  alias, 1 drivers
L_0000017af74c0e30 .functor MUXZ 32, L_0000017af74c09d0, L_0000017af74bff30, L_0000017af751b430, C4<>;
S_0000017af74baa00 .scope module, "npcreg" "register" 5 40, 6 1 0, S_0000017af72fd480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v0000017af74b8770_0 .net "clk", 0 0, v0000017af74bf490_0;  alias, 1 drivers
v0000017af74b9ad0_0 .net/s "din", 31 0, L_0000017af74bf990;  alias, 1 drivers
v0000017af74b8810_0 .var/s "dout", 31 0;
v0000017af74b88b0_0 .net "ld", 0 0, L_0000017af751b390;  alias, 1 drivers
v0000017af74b9b70_0 .net "reset", 0 0, v0000017af74bf670_0;  alias, 1 drivers
S_0000017af74ba230 .scope module, "pcreg" "register" 5 36, 6 1 0, S_0000017af72fd480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v0000017af74b89f0_0 .net "clk", 0 0, v0000017af74bf490_0;  alias, 1 drivers
v0000017af74b9c10_0 .net/s "din", 31 0, L_0000017af74c0e30;  alias, 1 drivers
v0000017af74b8bd0_0 .var/s "dout", 31 0;
v0000017af74bc7d0_0 .net "ld", 0 0, L_0000017af751c6f0;  alias, 1 drivers
v0000017af74bb5b0_0 .net "reset", 0 0, v0000017af74bf670_0;  alias, 1 drivers
S_0000017af74ba3c0 .scope module, "rbank" "register_bank" 5 46, 14 1 0, S_0000017af72fd480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 5 "sr1";
    .port_info 4 /INPUT 5 "sr2";
    .port_info 5 /INPUT 5 "dr";
    .port_info 6 /INPUT 32 "wrData";
    .port_info 7 /OUTPUT 32 "rData1";
    .port_info 8 /OUTPUT 32 "rData2";
L_0000017af743be30 .functor BUFZ 32, L_0000017af74c0610, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000017af743b9d0 .functor BUFZ 32, L_0000017af74bfd50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000017af74bc0f0_0 .net *"_ivl_0", 31 0, L_0000017af74c0610;  1 drivers
v0000017af74bbfb0_0 .net *"_ivl_10", 6 0, L_0000017af74bfdf0;  1 drivers
L_0000017af74c1290 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017af74bb790_0 .net *"_ivl_13", 1 0, L_0000017af74c1290;  1 drivers
v0000017af74bcaf0_0 .net *"_ivl_2", 6 0, L_0000017af74bf5d0;  1 drivers
L_0000017af74c1248 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017af74bbf10_0 .net *"_ivl_5", 1 0, L_0000017af74c1248;  1 drivers
v0000017af74bc230_0 .net *"_ivl_8", 31 0, L_0000017af74bfd50;  1 drivers
v0000017af74bc2d0_0 .net "clk", 0 0, v0000017af74bf490_0;  alias, 1 drivers
v0000017af74bc730_0 .net "dr", 4 0, L_0000017af74bffd0;  1 drivers
v0000017af74bb330_0 .var/i "k", 31 0;
v0000017af74bbe70_0 .net/s "rData1", 31 0, L_0000017af743be30;  alias, 1 drivers
v0000017af74bc870_0 .net/s "rData2", 31 0, L_0000017af743b9d0;  alias, 1 drivers
v0000017af74bccd0 .array/s "regfile", 31 0, 31 0;
v0000017af74bcd70_0 .net "reset", 0 0, v0000017af74bf670_0;  alias, 1 drivers
v0000017af74bc050_0 .net "sr1", 4 0, L_0000017af74bfe90;  1 drivers
v0000017af74bb6f0_0 .net "sr2", 4 0, L_0000017af74c0bb0;  1 drivers
v0000017af74bbab0_0 .net/s "wrData", 31 0, L_0000017af751c510;  alias, 1 drivers
v0000017af74bb0b0_0 .net "write", 0 0, L_0000017af751cc90;  alias, 1 drivers
L_0000017af74c0610 .array/port v0000017af74bccd0, L_0000017af74bf5d0;
L_0000017af74bf5d0 .concat [ 5 2 0 0], L_0000017af74bfe90, L_0000017af74c1248;
L_0000017af74bfd50 .array/port v0000017af74bccd0, L_0000017af74bfdf0;
L_0000017af74bfdf0 .concat [ 5 2 0 0], L_0000017af74c0bb0, L_0000017af74c1290;
S_0000017af74ba870 .scope module, "wbmux" "mux" 5 65, 10 1 0, S_0000017af72fd480;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000017af744aa20 .param/l "N" 0 10 2, +C4<00000000000000000000000000100000>;
v0000017af74bc190_0 .net/s "a", 31 0, v0000017af74b92b0_0;  alias, 1 drivers
v0000017af74bbb50_0 .net/s "b", 31 0, v0000017af74b2740_0;  alias, 1 drivers
v0000017af74bbbf0_0 .net/s "out", 31 0, L_0000017af751c510;  alias, 1 drivers
v0000017af74bcb90_0 .net "s", 0 0, L_0000017af751ce70;  alias, 1 drivers
L_0000017af751c510 .functor MUXZ 32, v0000017af74b92b0_0, v0000017af74b2740_0, L_0000017af751ce70, C4<>;
    .scope S_0000017af74ba230;
T_0 ;
    %wait E_0000017af744ad60;
    %load/vec4 v0000017af74bb5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017af74b8bd0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000017af74bc7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000017af74b9c10_0;
    %assign/vec4 v0000017af74b8bd0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000017af74ba550;
T_1 ;
    %wait E_0000017af744ad60;
    %load/vec4 v0000017af74b8b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017af74b9710_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000017af74b95d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000017af74b8e50_0;
    %assign/vec4 v0000017af74b9710_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000017af74baa00;
T_2 ;
    %wait E_0000017af744ad60;
    %load/vec4 v0000017af74b9b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017af74b8810_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000017af74b88b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0000017af74b9ad0_0;
    %assign/vec4 v0000017af74b8810_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000017af74ba3c0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017af74bccd0, 0, 4;
    %end;
    .thread T_3;
    .scope S_0000017af74ba3c0;
T_4 ;
    %wait E_0000017af744ad60;
    %load/vec4 v0000017af74bcd70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017af74bb330_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000017af74bb330_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000017af74bb330_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017af74bccd0, 0, 4;
    %load/vec4 v0000017af74bb330_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017af74bb330_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000017af74bb0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000017af74bc730_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000017af74bc730_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017af74bccd0, 0, 4;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0000017af74bbab0_0;
    %load/vec4 v0000017af74bc730_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017af74bccd0, 0, 4;
T_4.7 ;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000017af746edf0;
T_5 ;
    %wait E_0000017af744ad60;
    %load/vec4 v0000017af74b24c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017af74b2560_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000017af74b3a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000017af74b3640_0;
    %assign/vec4 v0000017af74b2560_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000017af73b59f0;
T_6 ;
    %wait E_0000017af744ad60;
    %load/vec4 v0000017af74b33c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017af74b26a0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000017af74b2ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000017af74b2e20_0;
    %assign/vec4 v0000017af74b26a0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000017af73df490;
T_7 ;
    %wait E_0000017af744ad60;
    %load/vec4 v0000017af74b8090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017af74b86d0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000017af74b93f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000017af74b9df0_0;
    %assign/vec4 v0000017af74b86d0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000017af74034d0;
T_8 ;
    %wait E_0000017af744aa60;
    %load/vec4 v0000017af74b2f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0000017af74b30a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.2 ;
    %load/vec4 v0000017af74b3140_0;
    %load/vec4 v0000017af74b31e0_0;
    %add;
    %store/vec4 v0000017af74b3b40_0, 0, 32;
    %jmp T_8.13;
T_8.3 ;
    %load/vec4 v0000017af74b3140_0;
    %load/vec4 v0000017af74b31e0_0;
    %sub;
    %store/vec4 v0000017af74b3b40_0, 0, 32;
    %jmp T_8.13;
T_8.4 ;
    %load/vec4 v0000017af74b3140_0;
    %load/vec4 v0000017af74b31e0_0;
    %and;
    %store/vec4 v0000017af74b3b40_0, 0, 32;
    %jmp T_8.13;
T_8.5 ;
    %load/vec4 v0000017af74b3140_0;
    %load/vec4 v0000017af74b31e0_0;
    %or;
    %store/vec4 v0000017af74b3b40_0, 0, 32;
    %jmp T_8.13;
T_8.6 ;
    %load/vec4 v0000017af74b3140_0;
    %load/vec4 v0000017af74b31e0_0;
    %xor;
    %store/vec4 v0000017af74b3b40_0, 0, 32;
    %jmp T_8.13;
T_8.7 ;
    %load/vec4 v0000017af74b3140_0;
    %inv;
    %store/vec4 v0000017af74b3b40_0, 0, 32;
    %jmp T_8.13;
T_8.8 ;
    %load/vec4 v0000017af74b3140_0;
    %load/vec4 v0000017af74b31e0_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000017af74b3b40_0, 0, 32;
    %jmp T_8.13;
T_8.9 ;
    %load/vec4 v0000017af74b3140_0;
    %load/vec4 v0000017af74b31e0_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000017af74b3b40_0, 0, 32;
    %jmp T_8.13;
T_8.10 ;
    %load/vec4 v0000017af74b3140_0;
    %load/vec4 v0000017af74b31e0_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0000017af74b3b40_0, 0, 32;
    %jmp T_8.13;
T_8.11 ;
    %load/vec4 v0000017af74b3140_0;
    %load/vec4 v0000017af74b31e0_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000017af74b3b40_0, 0, 32;
    %jmp T_8.13;
T_8.12 ;
    %load/vec4 v0000017af74b3140_0;
    %load/vec4 v0000017af74b31e0_0;
    %parti/s 30, 0, 2;
    %concati/vec4 0, 0, 2;
    %add;
    %store/vec4 v0000017af74b3b40_0, 0, 32;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000017af7403660;
T_9 ;
    %wait E_0000017af744ad60;
    %load/vec4 v0000017af74b27e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017af74b2740_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000017af74b3d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0000017af74b3be0_0;
    %assign/vec4 v0000017af74b2740_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000017af73be9a0;
T_10 ;
    %wait E_0000017af744ad60;
    %load/vec4 v0000017af74b42f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017af74b4bb0_0, 0, 32;
T_10.2 ;
    %load/vec4 v0000017af74b4bb0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_10.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000017af74b4bb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017af74b41b0, 0, 4;
    %load/vec4 v0000017af74b4bb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017af74b4bb0_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000017af74b4430_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.4, 4;
    %load/vec4 v0000017af74b4750_0;
    %load/vec4 v0000017af74b4f70_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017af74b41b0, 0, 4;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000017af74bad20;
T_11 ;
    %wait E_0000017af744ad60;
    %load/vec4 v0000017af74b9e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017af74b92b0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000017af74b9490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000017af74b9170_0;
    %assign/vec4 v0000017af74b92b0_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000017af73cb150;
T_12 ;
    %wait E_0000017af744a8a0;
    %load/vec4 v0000017af74b3500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000017af74b2240_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000017af74b3820_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000017af74b3820_0, 0;
    %jmp T_12.9;
T_12.2 ;
    %delay 1, 0;
    %load/vec4 v0000017af74b3e60_0;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000017af74b2240_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000017af74b3820_0, 0;
    %jmp T_12.11;
T_12.10 ;
    %pushi/vec4 7, 0, 3;
    %ix/load 4, 21, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017af74b2240_0, 4, 5;
    %pushi/vec4 0, 0, 21;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017af74b2240_0, 4, 5;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000017af74b3820_0, 0;
T_12.11 ;
    %jmp T_12.9;
T_12.3 ;
    %delay 1, 0;
    %pushi/vec4 7, 0, 3;
    %ix/load 4, 18, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017af74b2240_0, 4, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000017af74b3820_0, 0;
    %jmp T_12.9;
T_12.4 ;
    %delay 1, 0;
    %load/vec4 v0000017af74b3e60_0;
    %parti/s 2, 30, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %jmp T_12.16;
T_12.12 ;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017af74b2240_0, 4, 5;
    %pushi/vec4 5, 0, 3;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017af74b2240_0, 4, 5;
    %load/vec4 v0000017af74b3e60_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_12.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_12.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_12.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_12.20, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_12.21, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_12.22, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_12.23, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_12.24, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_12.25, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_12.26, 6;
    %jmp T_12.27;
T_12.17 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017af74b2240_0, 4, 5;
    %jmp T_12.27;
T_12.18 ;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017af74b2240_0, 4, 5;
    %jmp T_12.27;
T_12.19 ;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017af74b2240_0, 4, 5;
    %jmp T_12.27;
T_12.20 ;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017af74b2240_0, 4, 5;
    %jmp T_12.27;
T_12.21 ;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017af74b2240_0, 4, 5;
    %jmp T_12.27;
T_12.22 ;
    %pushi/vec4 5, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017af74b2240_0, 4, 5;
    %jmp T_12.27;
T_12.23 ;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017af74b2240_0, 4, 5;
    %jmp T_12.27;
T_12.24 ;
    %pushi/vec4 7, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017af74b2240_0, 4, 5;
    %jmp T_12.27;
T_12.25 ;
    %pushi/vec4 8, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017af74b2240_0, 4, 5;
    %jmp T_12.27;
T_12.26 ;
    %pushi/vec4 9, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017af74b2240_0, 4, 5;
    %jmp T_12.27;
T_12.27 ;
    %pop/vec4 1;
    %jmp T_12.16;
T_12.13 ;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017af74b2240_0, 4, 5;
    %pushi/vec4 7, 0, 3;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017af74b2240_0, 4, 5;
    %load/vec4 v0000017af74b3e60_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_12.28, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_12.29, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_12.30, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_12.31, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_12.32, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_12.33, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_12.34, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_12.35, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_12.36, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_12.37, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_12.38, 6;
    %jmp T_12.39;
T_12.28 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017af74b2240_0, 4, 5;
    %jmp T_12.39;
T_12.29 ;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017af74b2240_0, 4, 5;
    %jmp T_12.39;
T_12.30 ;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017af74b2240_0, 4, 5;
    %jmp T_12.39;
T_12.31 ;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017af74b2240_0, 4, 5;
    %jmp T_12.39;
T_12.32 ;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017af74b2240_0, 4, 5;
    %jmp T_12.39;
T_12.33 ;
    %pushi/vec4 5, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017af74b2240_0, 4, 5;
    %jmp T_12.39;
T_12.34 ;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017af74b2240_0, 4, 5;
    %jmp T_12.39;
T_12.35 ;
    %pushi/vec4 7, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017af74b2240_0, 4, 5;
    %jmp T_12.39;
T_12.36 ;
    %pushi/vec4 8, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017af74b2240_0, 4, 5;
    %jmp T_12.39;
T_12.37 ;
    %pushi/vec4 9, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017af74b2240_0, 4, 5;
    %jmp T_12.39;
T_12.38 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017af74b2240_0, 4, 5;
    %jmp T_12.39;
T_12.39 ;
    %pop/vec4 1;
    %jmp T_12.16;
T_12.14 ;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017af74b2240_0, 4, 5;
    %pushi/vec4 7, 0, 3;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017af74b2240_0, 4, 5;
    %load/vec4 v0000017af74b3e60_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_12.40, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_12.41, 6;
    %jmp T_12.42;
T_12.40 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017af74b2240_0, 4, 5;
    %jmp T_12.42;
T_12.41 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017af74b2240_0, 4, 5;
    %jmp T_12.42;
T_12.42 ;
    %pop/vec4 1;
    %jmp T_12.16;
T_12.15 ;
    %pushi/vec4 3, 0, 3;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017af74b2240_0, 4, 5;
    %load/vec4 v0000017af74b3e60_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/u;
    %jmp/1 T_12.43, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 6;
    %cmp/u;
    %jmp/1 T_12.44, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 6;
    %cmp/u;
    %jmp/1 T_12.45, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 6;
    %cmp/u;
    %jmp/1 T_12.46, 6;
    %jmp T_12.47;
T_12.43 ;
    %pushi/vec4 58, 0, 6;
    %split/vec4 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017af74b2240_0, 4, 5;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017af74b2240_0, 4, 5;
    %jmp T_12.47;
T_12.44 ;
    %pushi/vec4 26, 0, 6;
    %split/vec4 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017af74b2240_0, 4, 5;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017af74b2240_0, 4, 5;
    %jmp T_12.47;
T_12.45 ;
    %pushi/vec4 10, 0, 6;
    %split/vec4 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017af74b2240_0, 4, 5;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017af74b2240_0, 4, 5;
    %jmp T_12.47;
T_12.46 ;
    %pushi/vec4 42, 0, 6;
    %split/vec4 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017af74b2240_0, 4, 5;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017af74b2240_0, 4, 5;
    %jmp T_12.47;
T_12.47 ;
    %pop/vec4 1;
    %jmp T_12.16;
T_12.16 ;
    %pop/vec4 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017af74b2240_0, 4, 5;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000017af74b3820_0, 0;
    %jmp T_12.9;
T_12.5 ;
    %delay 1, 0;
    %load/vec4 v0000017af74b3e60_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_12.48, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_12.49, 6;
    %jmp T_12.50;
T_12.48 ;
    %pushi/vec4 3, 0, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017af74b2240_0, 4, 5;
    %jmp T_12.50;
T_12.49 ;
    %pushi/vec4 4, 0, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017af74b2240_0, 4, 5;
    %jmp T_12.50;
T_12.50 ;
    %pop/vec4 1;
    %load/vec4 v0000017af74b3e60_0;
    %parti/s 6, 26, 6;
    %cmpi/e 48, 0, 6;
    %jmp/0xz  T_12.51, 4;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017af74b2240_0, 4, 5;
    %jmp T_12.52;
T_12.51 ;
    %pushi/vec4 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017af74b2240_0, 4, 5;
T_12.52 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000017af74b3820_0, 0;
    %jmp T_12.9;
T_12.6 ;
    %delay 1, 0;
    %load/vec4 v0000017af74b3e60_0;
    %parti/s 2, 30, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.53, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.54, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.55, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.56, 6;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017af74b2240_0, 4, 5;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017af74b2240_0, 4, 5;
    %jmp T_12.58;
T_12.53 ;
    %pushi/vec4 3, 0, 3;
    %split/vec4 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017af74b2240_0, 4, 5;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017af74b2240_0, 4, 5;
    %jmp T_12.58;
T_12.54 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017af74b2240_0, 4, 5;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017af74b2240_0, 4, 5;
    %jmp T_12.58;
T_12.55 ;
    %load/vec4 v0000017af74b3e60_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_12.59, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_12.60, 6;
    %jmp T_12.61;
T_12.59 ;
    %pushi/vec4 6, 0, 3;
    %split/vec4 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017af74b2240_0, 4, 5;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017af74b2240_0, 4, 5;
    %jmp T_12.61;
T_12.60 ;
    %pushi/vec4 1, 0, 3;
    %split/vec4 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017af74b2240_0, 4, 5;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017af74b2240_0, 4, 5;
    %jmp T_12.61;
T_12.61 ;
    %pop/vec4 1;
    %jmp T_12.58;
T_12.56 ;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017af74b2240_0, 4, 5;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017af74b2240_0, 4, 5;
    %jmp T_12.58;
T_12.58 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000017af74b3820_0, 0;
    %jmp T_12.9;
T_12.7 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000017af74b2240_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000017af74b3820_0, 0;
    %jmp T_12.9;
T_12.9 ;
    %pop/vec4 1;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000017af7449df0;
T_13 ;
    %delay 5, 0;
    %load/vec4 v0000017af74bf490_0;
    %inv;
    %store/vec4 v0000017af74bf490_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0000017af7449df0;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017af74bf490_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017af74bf670_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017af74bf670_0, 0, 1;
    %vpi_call 2 25 "$readmemh", "sorting_test.txt", v0000017af74b8db0 {0 0 0};
    %end;
    .thread T_14;
    .scope S_0000017af7449df0;
T_15 ;
    %vpi_call 2 32 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000017af7449df0 {0 0 0};
    %delay 20, 0;
    %pushi/vec4 20, 0, 32;
    %ix/load 4, 100, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017af74b41b0, 4, 0;
    %pushi/vec4 50, 0, 32;
    %ix/load 4, 101, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017af74b41b0, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 102, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017af74b41b0, 4, 0;
    %pushi/vec4 30, 0, 32;
    %ix/load 4, 103, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017af74b41b0, 4, 0;
    %pushi/vec4 70, 0, 32;
    %ix/load 4, 104, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017af74b41b0, 4, 0;
    %pushi/vec4 40, 0, 32;
    %ix/load 4, 105, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017af74b41b0, 4, 0;
    %pushi/vec4 60, 0, 32;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017af74b41b0, 4, 0;
    %pushi/vec4 80, 0, 32;
    %ix/load 4, 107, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017af74b41b0, 4, 0;
    %pushi/vec4 100, 0, 32;
    %ix/load 4, 108, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017af74b41b0, 4, 0;
    %pushi/vec4 90, 0, 32;
    %ix/load 4, 109, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017af74b41b0, 4, 0;
    %vpi_call 2 60 "$monitor", $time, " Array: %d %d %d %d %d %d %d %d %d %d ", &A<v0000017af74b41b0, 100>, &A<v0000017af74b41b0, 101>, &A<v0000017af74b41b0, 102>, &A<v0000017af74b41b0, 103>, &A<v0000017af74b41b0, 104>, &A<v0000017af74b41b0, 105>, &A<v0000017af74b41b0, 106>, &A<v0000017af74b41b0, 107>, &A<v0000017af74b41b0, 108>, &A<v0000017af74b41b0, 109> {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 66 "$finish" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "mips_tb.v";
    "./mips.v";
    "./controller.v";
    "./datapath.v";
    "./register.v";
    "./adder.v";
    "./ALU.v";
    "./condition.v";
    "./mux.v";
    "./data_mem.v";
    "./signext.v";
    "./instr_mem.v";
    "./register_bank.v";
