// Seed: 242860176
module module_0 (
    output tri  id_0,
    output wand id_1,
    output tri  id_2
);
  bit [1 : ""] id_4;
  always_comb id_4 <= -1;
  wire id_5, id_6;
endmodule
module module_1 (
    output supply0 id_0
    , id_22,
    output supply1 id_1,
    output uwire id_2,
    output supply1 id_3,
    input supply0 id_4,
    input wand id_5,
    output wire id_6,
    output wire id_7,
    output supply0 id_8,
    input tri0 id_9,
    input supply1 id_10,
    input tri0 id_11,
    output wor id_12,
    input wor id_13,
    input wire id_14,
    output tri1 id_15,
    input wand id_16
    , id_23,
    input uwire id_17,
    input supply1 id_18[1 : -1],
    output wand id_19,
    input uwire id_20
    , id_24
);
  wire id_25;
  wire id_26;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_8
  );
endmodule
