(function() {
  module.exports = {
    name: "Verilog",
    namespace: "verilog",

    /*
    Supported Grammars
     */
    grammars: ["Verilog"],

    /*
    Supported extensions
     */
    extensions: ["svh", "v", "sv"],
    options: {
      emacs_script_path: {
        type: 'string',
        "default": "",
        description: "Path to emacs init.el script with formatting settings. (Leave blank to use default one)"
      }
    }
  };

}).call(this);

//# sourceMappingURL=data:application/json;base64,eyJ2ZXJzaW9uIjozLCJmaWxlIjoiIiwic291cmNlUm9vdCI6IiIsInNvdXJjZXMiOlsiL1VzZXJzL0NyaXNGb3Juby9kb3RmaWxlcy8uYXRvbS9wYWNrYWdlcy9hdG9tLWJlYXV0aWZ5L3NyYy9sYW5ndWFnZXMvdmVyaWxvZy5jb2ZmZWUiXSwibmFtZXMiOltdLCJtYXBwaW5ncyI6IkFBQUE7RUFBQSxNQUFNLENBQUMsT0FBUCxHQUFpQjtJQUVmLElBQUEsRUFBTSxTQUZTO0lBR2YsU0FBQSxFQUFXLFNBSEk7O0FBS2Y7OztJQUdBLFFBQUEsRUFBVSxDQUNSLFNBRFEsQ0FSSzs7QUFZZjs7O0lBR0EsVUFBQSxFQUFZLENBQ1YsS0FEVSxFQUVWLEdBRlUsRUFHVixJQUhVLENBZkc7SUFxQmYsT0FBQSxFQUNFO01BQUEsaUJBQUEsRUFDRTtRQUFBLElBQUEsRUFBTSxRQUFOO1FBQ0EsQ0FBQSxPQUFBLENBQUEsRUFBUyxFQURUO1FBRUEsV0FBQSxFQUFhLHlGQUZiO09BREY7S0F0QmE7O0FBQWpCIiwic291cmNlc0NvbnRlbnQiOlsibW9kdWxlLmV4cG9ydHMgPSB7XG5cbiAgbmFtZTogXCJWZXJpbG9nXCJcbiAgbmFtZXNwYWNlOiBcInZlcmlsb2dcIlxuXG4gICMjI1xuICBTdXBwb3J0ZWQgR3JhbW1hcnNcbiAgIyMjXG4gIGdyYW1tYXJzOiBbXG4gICAgXCJWZXJpbG9nXCJcbiAgXVxuXG4gICMjI1xuICBTdXBwb3J0ZWQgZXh0ZW5zaW9uc1xuICAjIyNcbiAgZXh0ZW5zaW9uczogW1xuICAgIFwic3ZoXCJcbiAgICBcInZcIlxuICAgIFwic3ZcIlxuICBdXG5cbiAgb3B0aW9uczpcbiAgICBlbWFjc19zY3JpcHRfcGF0aDpcbiAgICAgIHR5cGU6ICdzdHJpbmcnXG4gICAgICBkZWZhdWx0OiBcIlwiXG4gICAgICBkZXNjcmlwdGlvbjogXCJQYXRoIHRvIGVtYWNzIGluaXQuZWwgc2NyaXB0IHdpdGggZm9ybWF0dGluZyBzZXR0aW5ncy4gKExlYXZlIGJsYW5rIHRvIHVzZSBkZWZhdWx0IG9uZSlcIlxuXG59XG4iXX0=
