ModuleName bit4Adder
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 67
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: b0
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 64 ,Y1: 80 ,X2: 96 ,Y2: 80
Edge X1: 96 ,Y1: 80 ,X2: 96 ,Y2: 400
End
Branches
Branch Left: 96 ,Top: 88
BranchStrList
0
End
Branch Left: 96 ,Top: 176
BranchStrList
1
End
Branch Left: 96 ,Top: 256
BranchStrList
2
End
Branch Left: 96 ,Top: 336
BranchStrList
3
End
End
Wire Name: w1
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 96 ,Y1: 88 ,X2: 160 ,Y2: 88
Edge X1: 160 ,Y1: 80 ,X2: 160 ,Y2: 88
Edge X1: 160 ,Y1: 80 ,X2: 240 ,Y2: 80
End
Branches
End
Wire Name: w2
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 96 ,Y1: 176 ,X2: 240 ,Y2: 176
End
Branches
End
Wire Name: w3
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 96 ,Y1: 256 ,X2: 240 ,Y2: 256
End
Branches
End
Wire Name: w4
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 96 ,Y1: 336 ,X2: 240 ,Y2: 336
End
Branches
End
Wire Name: b5
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 16 ,Y1: 80 ,X2: 24 ,Y2: 80
Edge X1: 24 ,Y1: 80 ,X2: 24 ,Y2: 432
End
Branches
Branch Left: 24 ,Top: 96
BranchStrList
0
End
Branch Left: 24 ,Top: 192
BranchStrList
1
End
Branch Left: 24 ,Top: 272
BranchStrList
2
End
Branch Left: 24 ,Top: 352
BranchStrList
3
End
End
Wire Name: w6
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 24 ,Y1: 96 ,X2: 240 ,Y2: 96
End
Branches
End
Wire Name: w7
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 24 ,Y1: 192 ,X2: 240 ,Y2: 192
End
Branches
End
Wire Name: w9
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 24 ,Y1: 272 ,X2: 240 ,Y2: 272
End
Branches
End
Wire Name: w10
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 24 ,Y1: 352 ,X2: 240 ,Y2: 352
End
Branches
End
Wire Name: w11
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 152 ,Y1: 112 ,X2: 240 ,Y2: 112
End
Branches
End
Wire Name: w13
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 392 ,Y1: 96 ,X2: 424 ,Y2: 96
Edge X1: 424 ,Y1: 96 ,X2: 424 ,Y2: 144
Edge X1: 208 ,Y1: 144 ,X2: 424 ,Y2: 144
Edge X1: 208 ,Y1: 144 ,X2: 208 ,Y2: 208
Edge X1: 208 ,Y1: 208 ,X2: 240 ,Y2: 208
End
Branches
End
Wire Name: w14
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 392 ,Y1: 192 ,X2: 424 ,Y2: 192
Edge X1: 424 ,Y1: 192 ,X2: 424 ,Y2: 224
Edge X1: 208 ,Y1: 224 ,X2: 424 ,Y2: 224
Edge X1: 208 ,Y1: 224 ,X2: 208 ,Y2: 288
Edge X1: 208 ,Y1: 288 ,X2: 240 ,Y2: 288
End
Branches
End
Wire Name: w15
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 392 ,Y1: 272 ,X2: 424 ,Y2: 272
Edge X1: 424 ,Y1: 272 ,X2: 424 ,Y2: 312
Edge X1: 208 ,Y1: 312 ,X2: 424 ,Y2: 312
Edge X1: 208 ,Y1: 312 ,X2: 208 ,Y2: 368
Edge X1: 208 ,Y1: 368 ,X2: 240 ,Y2: 368
End
Branches
End
Wire Name: w19
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 392 ,Y1: 80 ,X2: 680 ,Y2: 80
End
Branches
End
Wire Name: w20
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 392 ,Y1: 176 ,X2: 680 ,Y2: 176
End
Branches
End
Wire Name: w21
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 392 ,Y1: 256 ,X2: 680 ,Y2: 256
End
Branches
End
Wire Name: w18
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 392 ,Y1: 336 ,X2: 680 ,Y2: 336
End
Branches
End
Wire Name: w22
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 392 ,Y1: 352 ,X2: 432 ,Y2: 352
End
Branches
End
Wire Name: b19
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 648 ,Y1: 56 ,X2: 680 ,Y2: 56
Edge X1: 648 ,Y1: 32 ,X2: 648 ,Y2: 56
Edge X1: 680 ,Y1: 56 ,X2: 680 ,Y2: 408
Edge X1: 648 ,Y1: 32 ,X2: 720 ,Y2: 32
Edge X1: 720 ,Y1: 32 ,X2: 720 ,Y2: 56
Edge X1: 720 ,Y1: 56 ,X2: 784 ,Y2: 56
End
Branches
Branch Left: 680 ,Top: 80
BranchStrList
0
End
Branch Left: 680 ,Top: 176
BranchStrList
1
End
Branch Left: 680 ,Top: 256
BranchStrList
2
End
Branch Left: 680 ,Top: 336
BranchStrList
3
End
End
End
Ports
Port Left: 64 Top: 80 ,Orientation: 0
Portname: A ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
Port Left: 16 Top: 80 ,Orientation: 0
Portname: B ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
Port Left: 152 Top: 112 ,Orientation: 0
Portname: Cin ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 784 Top: 56 ,Orientation: 0
Portname: Sout ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
3
,Width:
4
,RV:
0
Port Left: 432 Top: 352 ,Orientation: 0
Portname: Cout ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
End
Symbols
Symbol Left: 264 Top: 72
Name: s0
LibraryName: (NoLibraryName)
IpName: FullAdder
SymbolParameters
End
Symbol Left: 264 Top: 168
Name: s1
LibraryName: (NoLibraryName)
IpName: FullAdder
SymbolParameters
End
Symbol Left: 264 Top: 248
Name: s2
LibraryName: (NoLibraryName)
IpName: FullAdder
SymbolParameters
End
Symbol Left: 264 Top: 328
Name: s3
LibraryName: (NoLibraryName)
IpName: FullAdder
SymbolParameters
End
End
Texts
End
Links
End
