0.7
2020.2
May  7 2023
15:10:42
/home/thejoey/Projects/simple_cpus/rv32-multi/rv32-multi.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
/home/thejoey/Projects/simple_cpus/rv32-multi/rv32-multi.srcs/sources_1/new/alu.v,1701717683,verilog,,/home/thejoey/Projects/simple_cpus/rv32-multi/rv32-multi.srcs/sources_1/new/alu_control.v,/home/thejoey/Projects/simple_cpus/rv32-multi/rv32-multi.srcs/sources_1/new/defines.v,alu,,,../../../../rv32-multi.srcs/sources_1/new,,,,,
/home/thejoey/Projects/simple_cpus/rv32-multi/rv32-multi.srcs/sources_1/new/alu_control.v,1701728101,verilog,,/home/thejoey/Projects/simple_cpus/rv32-multi/rv32-multi.srcs/sources_1/new/control_unit.v,,alu_control,,,../../../../rv32-multi.srcs/sources_1/new,,,,,
/home/thejoey/Projects/simple_cpus/rv32-multi/rv32-multi.srcs/sources_1/new/control_unit.v,1701804971,verilog,,/home/thejoey/Projects/simple_cpus/rv32-multi/rv32-multi.srcs/sources_1/new/immediate_generator.v,/home/thejoey/Projects/simple_cpus/rv32-multi/rv32-multi.srcs/sources_1/new/defines.v,control_unit,,,../../../../rv32-multi.srcs/sources_1/new,,,,,
/home/thejoey/Projects/simple_cpus/rv32-multi/rv32-multi.srcs/sources_1/new/control_unit_tb.v,1701804354,verilog,,,/home/thejoey/Projects/simple_cpus/rv32-multi/rv32-multi.srcs/sources_1/new/defines.v,control_unit_tb,,,../../../../rv32-multi.srcs/sources_1/new,,,,,
/home/thejoey/Projects/simple_cpus/rv32-multi/rv32-multi.srcs/sources_1/new/defines.v,1701705328,verilog,,/home/thejoey/Projects/simple_cpus/rv32-multi/rv32-multi.srcs/sources_1/new/alu.v,,,,,../../../../rv32-multi.srcs/sources_1/new,,,,,
/home/thejoey/Projects/simple_cpus/rv32-multi/rv32-multi.srcs/sources_1/new/immediate_generator.v,1701717703,verilog,,/home/thejoey/Projects/simple_cpus/rv32-multi/rv32-multi.srcs/sources_1/new/memory.v,/home/thejoey/Projects/simple_cpus/rv32-multi/rv32-multi.srcs/sources_1/new/defines.v,immediate_generator,,,../../../../rv32-multi.srcs/sources_1/new,,,,,
/home/thejoey/Projects/simple_cpus/rv32-multi/rv32-multi.srcs/sources_1/new/memory.v,1701808972,verilog,,/home/thejoey/Projects/simple_cpus/rv32-multi/rv32-multi.srcs/sources_1/new/register_file.v,,memory,,,../../../../rv32-multi.srcs/sources_1/new,,,,,
/home/thejoey/Projects/simple_cpus/rv32-multi/rv32-multi.srcs/sources_1/new/register_file.v,1701717745,verilog,,/home/thejoey/Projects/simple_cpus/rv32-multi/rv32-multi.srcs/sources_1/new/riscv_cpu.v,,register_file,,,../../../../rv32-multi.srcs/sources_1/new,,,,,
/home/thejoey/Projects/simple_cpus/rv32-multi/rv32-multi.srcs/sources_1/new/riscv_cpu.v,1701807251,verilog,,/home/thejoey/Projects/simple_cpus/rv32-multi/rv32-multi.srcs/sources_1/new/riscv_cpu_tb.v,,riscv_cpu,,,../../../../rv32-multi.srcs/sources_1/new,,,,,
/home/thejoey/Projects/simple_cpus/rv32-multi/rv32-multi.srcs/sources_1/new/riscv_cpu_tb.v,1701731035,verilog,,,,riscv_cpu_tb,,,../../../../rv32-multi.srcs/sources_1/new,,,,,
