#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fecf4d010c0 .scope module, "test_bench" "test_bench" 2 46;
 .timescale -9 -9;
v0x7fecf4d1f0f0_0 .var "access_complete", 0 0;
v0x7fecf4d1f180_0 .var "clock", 0 0;
v0x7fecf4d1f210_0 .net "dataadr", 31 0, v0x7fecf4d15f70_0;  1 drivers
v0x7fecf4d1f2a0_0 .var/i "idx", 31 0;
v0x7fecf4d1f330_0 .net "memwrite", 0 0, L_0x7fecf4d1fa90;  1 drivers
v0x7fecf4d1f3c0_0 .var/i "play_time", 31 0;
v0x7fecf4d1f450_0 .var "printing", 0 0;
v0x7fecf4d1f4e0_0 .var "reset", 0 0;
v0x7fecf4d1f5f0_0 .var "sim_success", 0 0;
v0x7fecf4d1f700_0 .net "writedata", 31 0, L_0x7fecf4e0bee0;  1 drivers
E_0x7fecf4d01f30 .event negedge, v0x7fecf4d12970_0;
S_0x7fecf4d02360 .scope module, "DUT" "m_main" 2 53, 2 201 0, S_0x7fecf4d010c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "writedata";
    .port_info 3 /OUTPUT 32 "dataadr";
    .port_info 4 /OUTPUT 1 "memwrite";
v0x7fecf4d1eaf0_0 .net "clock", 0 0, v0x7fecf4d1f180_0;  1 drivers
v0x7fecf4d1eb80_0 .net "dataadr", 31 0, v0x7fecf4d15f70_0;  alias, 1 drivers
v0x7fecf4d1ec10_0 .net "instr", 31 0, L_0x7fecf4e20840;  1 drivers
v0x7fecf4d1eca0_0 .net "memwrite", 0 0, L_0x7fecf4d1fa90;  alias, 1 drivers
v0x7fecf4d1edb0_0 .net "pc", 31 0, v0x7fecf4d1add0_0;  1 drivers
v0x7fecf4d1eec0_0 .net "readdata", 31 0, L_0x7fecf4e20c50;  1 drivers
v0x7fecf4d1efd0_0 .net "reset", 0 0, v0x7fecf4d1f4e0_0;  1 drivers
v0x7fecf4d1f060_0 .net "writedata", 31 0, L_0x7fecf4e0bee0;  alias, 1 drivers
L_0x7fecf4e208f0 .part v0x7fecf4d1add0_0, 2, 6;
S_0x7fecf4d02550 .scope module, "dmem" "dynamic_memory" 2 216, 2 401 0, S_0x7fecf4d02360;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_0x7fecf4e20c50 .functor BUFZ 32, L_0x7fecf4e209d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fecf4d02740 .array "RAM", 0 63, 31 0;
v0x7fecf4d027d0_0 .net *"_ivl_0", 31 0, L_0x7fecf4e209d0;  1 drivers
v0x7fecf4d12800_0 .net *"_ivl_3", 29 0, L_0x7fecf4e20a70;  1 drivers
v0x7fecf4d128c0_0 .net "a", 31 0, v0x7fecf4d15f70_0;  alias, 1 drivers
v0x7fecf4d12970_0 .net "clock", 0 0, v0x7fecf4d1f180_0;  alias, 1 drivers
v0x7fecf4d12a50_0 .net "rd", 31 0, L_0x7fecf4e20c50;  alias, 1 drivers
v0x7fecf4d12b00_0 .net "wd", 31 0, L_0x7fecf4e0bee0;  alias, 1 drivers
v0x7fecf4d12bb0_0 .net "we", 0 0, L_0x7fecf4d1fa90;  alias, 1 drivers
E_0x7fecf4d01cc0 .event posedge, v0x7fecf4d12970_0;
L_0x7fecf4e209d0 .array/port v0x7fecf4d02740, L_0x7fecf4e20a70;
L_0x7fecf4e20a70 .part v0x7fecf4d15f70_0, 2, 30;
S_0x7fecf4d12cd0 .scope module, "imem" "instruction_memory" 2 215, 2 341 0, S_0x7fecf4d02360;
 .timescale -9 -9;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_0x7fecf4e20840 .functor BUFZ 32, L_0x7fecf4e206c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fecf4d12e90 .array "RAM", 0 63, 31 0;
v0x7fecf4d12f30_0 .net *"_ivl_0", 31 0, L_0x7fecf4e206c0;  1 drivers
v0x7fecf4d12fe0_0 .net *"_ivl_2", 7 0, L_0x7fecf4e20760;  1 drivers
L_0x10bf0c3b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fecf4d130a0_0 .net *"_ivl_5", 1 0, L_0x10bf0c3b0;  1 drivers
v0x7fecf4d13150_0 .net "a", 5 0, L_0x7fecf4e208f0;  1 drivers
v0x7fecf4d13240_0 .net "rd", 31 0, L_0x7fecf4e20840;  alias, 1 drivers
L_0x7fecf4e206c0 .array/port v0x7fecf4d12e90, L_0x7fecf4e20760;
L_0x7fecf4e20760 .concat [ 6 2 0 0], L_0x7fecf4e208f0, L_0x10bf0c3b0;
S_0x7fecf4d13320 .scope module, "mips" "mips_dp_cu" 2 214, 2 231 0, S_0x7fecf4d02360;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "pc";
    .port_info 3 /INPUT 32 "instr";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 32 "aluout";
    .port_info 6 /OUTPUT 32 "writedata";
    .port_info 7 /INPUT 32 "readdata";
v0x7fecf4d15970_0 .net "alucontrol", 2 0, v0x7fecf4d13bd0_0;  1 drivers
v0x7fecf4d1db50_0 .net "aluout", 31 0, v0x7fecf4d15f70_0;  alias, 1 drivers
v0x7fecf4d1dc70_0 .net "alusrc", 0 0, L_0x7fecf4d1f8d0;  1 drivers
v0x7fecf4d1dd80_0 .net "clock", 0 0, v0x7fecf4d1f180_0;  alias, 1 drivers
v0x7fecf4d1de90_0 .net "instr", 31 0, L_0x7fecf4e20840;  alias, 1 drivers
v0x7fecf4d1df20_0 .net "jump", 0 0, L_0x7fecf4d1fc70;  1 drivers
v0x7fecf4d1e030_0 .net "memtoreg", 0 0, L_0x7fecf4d1fb30;  1 drivers
v0x7fecf4d1e140_0 .net "memwrite", 0 0, L_0x7fecf4d1fa90;  alias, 1 drivers
v0x7fecf4d1e1d0_0 .net "pc", 31 0, v0x7fecf4d1add0_0;  alias, 1 drivers
v0x7fecf4d1e2e0_0 .net "pcsrc", 0 0, L_0x7fecf4d1ffa0;  1 drivers
v0x7fecf4d1e370_0 .net "readdata", 31 0, L_0x7fecf4e20c50;  alias, 1 drivers
v0x7fecf4d1e400_0 .net "regdst", 0 0, L_0x7fecf4d1f830;  1 drivers
v0x7fecf4d1e510_0 .net "regwrite", 0 0, L_0x7fecf4d1f790;  1 drivers
v0x7fecf4d1e620_0 .net "reset", 0 0, v0x7fecf4d1f4e0_0;  alias, 1 drivers
v0x7fecf4d1e6b0_0 .net "sig_jr", 0 0, L_0x7fecf4d1ff00;  1 drivers
v0x7fecf4d1e7c0_0 .net "sig_ori", 0 0, L_0x7fecf4d1fe10;  1 drivers
v0x7fecf4d1e8d0_0 .net "writedata", 31 0, L_0x7fecf4e0bee0;  alias, 1 drivers
v0x7fecf4d1ea60_0 .net "zero", 0 0, v0x7fecf4d16110_0;  1 drivers
L_0x7fecf4d20110 .part L_0x7fecf4e20840, 26, 6;
L_0x7fecf4d20230 .part L_0x7fecf4e20840, 0, 6;
S_0x7fecf4d135e0 .scope module, "CU" "control_unit" 2 254, 2 440 0, S_0x7fecf4d13320;
 .timescale -9 -9;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "zero";
    .port_info 3 /OUTPUT 1 "memtoreg";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 1 "pcsrc";
    .port_info 6 /OUTPUT 1 "alusrc";
    .port_info 7 /OUTPUT 1 "regdst";
    .port_info 8 /OUTPUT 1 "regwrite";
    .port_info 9 /OUTPUT 1 "jump";
    .port_info 10 /OUTPUT 1 "sig_ori";
    .port_info 11 /OUTPUT 1 "sig_jr";
    .port_info 12 /OUTPUT 3 "alucontrol";
L_0x7fecf4d1ffa0 .functor AND 1, L_0x7fecf4d1f970, v0x7fecf4d16110_0, C4<1>, C4<1>;
v0x7fecf4d14c70_0 .net "alucontrol", 2 0, v0x7fecf4d13bd0_0;  alias, 1 drivers
v0x7fecf4d14d40_0 .net "aluop", 1 0, L_0x7fecf4d1fbd0;  1 drivers
v0x7fecf4d14dd0_0 .net "alusrc", 0 0, L_0x7fecf4d1f8d0;  alias, 1 drivers
v0x7fecf4d14e60_0 .net "branch", 0 0, L_0x7fecf4d1f970;  1 drivers
v0x7fecf4d14f10_0 .net "funct", 5 0, L_0x7fecf4d20230;  1 drivers
v0x7fecf4d15020_0 .net "jump", 0 0, L_0x7fecf4d1fc70;  alias, 1 drivers
v0x7fecf4d150b0_0 .net "memtoreg", 0 0, L_0x7fecf4d1fb30;  alias, 1 drivers
v0x7fecf4d15140_0 .net "memwrite", 0 0, L_0x7fecf4d1fa90;  alias, 1 drivers
v0x7fecf4d15210_0 .net "op", 5 0, L_0x7fecf4d20110;  1 drivers
v0x7fecf4d15320_0 .net "pcsrc", 0 0, L_0x7fecf4d1ffa0;  alias, 1 drivers
v0x7fecf4d153b0_0 .net "regdst", 0 0, L_0x7fecf4d1f830;  alias, 1 drivers
v0x7fecf4d15440_0 .net "regwrite", 0 0, L_0x7fecf4d1f790;  alias, 1 drivers
v0x7fecf4d154d0_0 .net "sig_jr", 0 0, L_0x7fecf4d1ff00;  alias, 1 drivers
v0x7fecf4d15580_0 .net "sig_ori", 0 0, L_0x7fecf4d1fe10;  alias, 1 drivers
v0x7fecf4d15610_0 .net "zero", 0 0, v0x7fecf4d16110_0;  alias, 1 drivers
S_0x7fecf4d13950 .scope module, "AD" "aludec" 2 474, 2 541 0, S_0x7fecf4d135e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 6 "funct";
    .port_info 1 /INPUT 2 "aluop";
    .port_info 2 /OUTPUT 3 "alucontrol";
v0x7fecf4d13bd0_0 .var "alucontrol", 2 0;
v0x7fecf4d13c90_0 .net "aluop", 1 0, L_0x7fecf4d1fbd0;  alias, 1 drivers
v0x7fecf4d13d40_0 .net "funct", 5 0, L_0x7fecf4d20230;  alias, 1 drivers
E_0x7fecf4d13b80 .event edge, v0x7fecf4d13c90_0, v0x7fecf4d13d40_0;
S_0x7fecf4d13e50 .scope module, "MD" "maindec" 2 459, 2 488 0, S_0x7fecf4d135e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 1 "memtoreg";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "branch";
    .port_info 5 /OUTPUT 1 "alusrc";
    .port_info 6 /OUTPUT 1 "regdst";
    .port_info 7 /OUTPUT 1 "regwrite";
    .port_info 8 /OUTPUT 1 "jump";
    .port_info 9 /OUTPUT 1 "sig_ori";
    .port_info 10 /OUTPUT 1 "sig_jr";
    .port_info 11 /OUTPUT 2 "aluop";
v0x7fecf4d141d0_0 .net *"_ivl_12", 10 0, v0x7fecf4d14480_0;  1 drivers
v0x7fecf4d14280_0 .net "aluop", 1 0, L_0x7fecf4d1fbd0;  alias, 1 drivers
v0x7fecf4d14340_0 .net "alusrc", 0 0, L_0x7fecf4d1f8d0;  alias, 1 drivers
v0x7fecf4d143f0_0 .net "branch", 0 0, L_0x7fecf4d1f970;  alias, 1 drivers
v0x7fecf4d14480_0 .var "controls", 10 0;
v0x7fecf4d14570_0 .net "funct", 5 0, L_0x7fecf4d20230;  alias, 1 drivers
v0x7fecf4d14610_0 .net "jump", 0 0, L_0x7fecf4d1fc70;  alias, 1 drivers
v0x7fecf4d146a0_0 .net "memtoreg", 0 0, L_0x7fecf4d1fb30;  alias, 1 drivers
v0x7fecf4d14740_0 .net "memwrite", 0 0, L_0x7fecf4d1fa90;  alias, 1 drivers
v0x7fecf4d14870_0 .net "op", 5 0, L_0x7fecf4d20110;  alias, 1 drivers
v0x7fecf4d14900_0 .net "regdst", 0 0, L_0x7fecf4d1f830;  alias, 1 drivers
v0x7fecf4d14990_0 .net "regwrite", 0 0, L_0x7fecf4d1f790;  alias, 1 drivers
v0x7fecf4d14a20_0 .net "sig_jr", 0 0, L_0x7fecf4d1ff00;  alias, 1 drivers
v0x7fecf4d14ab0_0 .net "sig_ori", 0 0, L_0x7fecf4d1fe10;  alias, 1 drivers
E_0x7fecf4d141a0 .event edge, v0x7fecf4d14870_0, v0x7fecf4d13d40_0;
L_0x7fecf4d1f790 .part v0x7fecf4d14480_0, 10, 1;
L_0x7fecf4d1f830 .part v0x7fecf4d14480_0, 9, 1;
L_0x7fecf4d1f8d0 .part v0x7fecf4d14480_0, 8, 1;
L_0x7fecf4d1f970 .part v0x7fecf4d14480_0, 7, 1;
L_0x7fecf4d1fa90 .part v0x7fecf4d14480_0, 6, 1;
L_0x7fecf4d1fb30 .part v0x7fecf4d14480_0, 5, 1;
L_0x7fecf4d1fbd0 .part v0x7fecf4d14480_0, 3, 2;
L_0x7fecf4d1fc70 .part v0x7fecf4d14480_0, 2, 1;
L_0x7fecf4d1fe10 .part v0x7fecf4d14480_0, 1, 1;
L_0x7fecf4d1ff00 .part v0x7fecf4d14480_0, 0, 1;
S_0x7fecf4d157a0 .scope module, "DP" "data_path" 2 270, 2 578 0, S_0x7fecf4d13320;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "memtoreg";
    .port_info 3 /INPUT 1 "pcsrc";
    .port_info 4 /INPUT 1 "alusrc";
    .port_info 5 /INPUT 1 "regdst";
    .port_info 6 /INPUT 1 "regwrite";
    .port_info 7 /INPUT 1 "jump";
    .port_info 8 /INPUT 1 "sig_ori";
    .port_info 9 /INPUT 1 "sig_jr";
    .port_info 10 /INPUT 3 "alucontrol";
    .port_info 11 /OUTPUT 1 "zero";
    .port_info 12 /OUTPUT 32 "pc";
    .port_info 13 /INPUT 32 "instr";
    .port_info 14 /OUTPUT 32 "aluout";
    .port_info 15 /OUTPUT 32 "writedata";
    .port_info 16 /INPUT 32 "readdata";
v0x7fecf4d1c130_0 .net *"_ivl_3", 3 0, L_0x7fecf4e0f730;  1 drivers
v0x7fecf4d1c1f0_0 .net *"_ivl_5", 25 0, L_0x7fecf4e0e8a0;  1 drivers
L_0x10bf0c0e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fecf4d1c290_0 .net/2u *"_ivl_6", 1 0, L_0x10bf0c0e0;  1 drivers
v0x7fecf4d1c340_0 .net "alucontrol", 2 0, v0x7fecf4d13bd0_0;  alias, 1 drivers
v0x7fecf4d1c3e0_0 .net "aluout", 31 0, v0x7fecf4d15f70_0;  alias, 1 drivers
v0x7fecf4d1c4c0_0 .net "alusrc", 0 0, L_0x7fecf4d1f8d0;  alias, 1 drivers
v0x7fecf4d1c550_0 .net "clock", 0 0, v0x7fecf4d1f180_0;  alias, 1 drivers
v0x7fecf4d1c5e0_0 .net "extend_mux_out", 31 0, L_0x7fecf4e17870;  1 drivers
v0x7fecf4d1c6c0_0 .net "instr", 31 0, L_0x7fecf4e20840;  alias, 1 drivers
v0x7fecf4d1c7d0_0 .net "jr_mux_out", 31 0, L_0x7fecf4e158c0;  1 drivers
v0x7fecf4d1c860_0 .net "jump", 0 0, L_0x7fecf4d1fc70;  alias, 1 drivers
v0x7fecf4d1c8f0_0 .net "memtoreg", 0 0, L_0x7fecf4d1fb30;  alias, 1 drivers
v0x7fecf4d1c980_0 .net "pc", 31 0, v0x7fecf4d1add0_0;  alias, 1 drivers
v0x7fecf4d1ca50_0 .net "pcbranch", 31 0, L_0x7fecf4e1ab10;  1 drivers
v0x7fecf4d1cb20_0 .net "pcnext", 31 0, L_0x7fecf4e179e0;  1 drivers
v0x7fecf4d1cbf0_0 .net "pcnextbr", 31 0, L_0x7fecf4e16df0;  1 drivers
v0x7fecf4d1ccc0_0 .net "pcplus4", 31 0, L_0x7fecf4d202d0;  1 drivers
v0x7fecf4d1ce50_0 .net "pcsrc", 0 0, L_0x7fecf4d1ffa0;  alias, 1 drivers
v0x7fecf4d1cf20_0 .net "readdata", 31 0, L_0x7fecf4e20c50;  alias, 1 drivers
v0x7fecf4d1cfb0_0 .net "regdst", 0 0, L_0x7fecf4d1f830;  alias, 1 drivers
v0x7fecf4d1d040_0 .net "regwrite", 0 0, L_0x7fecf4d1f790;  alias, 1 drivers
v0x7fecf4d1d0d0_0 .net "reset", 0 0, v0x7fecf4d1f4e0_0;  alias, 1 drivers
v0x7fecf4d1d160_0 .net "result", 31 0, L_0x7fecf4e0e210;  1 drivers
v0x7fecf4d1d1f0_0 .net "sig_jr", 0 0, L_0x7fecf4d1ff00;  alias, 1 drivers
v0x7fecf4d1d280_0 .net "sig_ori", 0 0, L_0x7fecf4d1fe10;  alias, 1 drivers
v0x7fecf4d1d310_0 .net "signimm", 31 0, L_0x7fecf4e121d0;  1 drivers
v0x7fecf4d1d3a0_0 .net "signimmsh", 31 0, L_0x7fecf4e1e190;  1 drivers
v0x7fecf4d1d470_0 .net "srca", 31 0, L_0x7fecf4e14ba0;  1 drivers
v0x7fecf4d1d500_0 .net "srcb", 31 0, L_0x7fecf4e1b2c0;  1 drivers
v0x7fecf4d1d5d0_0 .net "writedata", 31 0, L_0x7fecf4e0bee0;  alias, 1 drivers
v0x7fecf4d1d660_0 .net "writereg", 4 0, L_0x7fecf4e15650;  1 drivers
v0x7fecf4d1d730_0 .net "zero", 0 0, v0x7fecf4d16110_0;  alias, 1 drivers
v0x7fecf4d1d800_0 .net "zeroXimm", 31 0, L_0x7fecf4e1a340;  1 drivers
L_0x7fecf4e0f730 .part L_0x7fecf4d202d0, 28, 4;
L_0x7fecf4e0e8a0 .part L_0x7fecf4e20840, 0, 26;
L_0x7fecf4e0d060 .concat [ 2 26 4 0], L_0x10bf0c0e0, L_0x7fecf4e0e8a0, L_0x7fecf4e0f730;
L_0x7fecf4e0bf80 .part L_0x7fecf4e20840, 21, 5;
L_0x7fecf4e155b0 .part L_0x7fecf4e20840, 16, 5;
L_0x7fecf4e105c0 .part L_0x7fecf4e20840, 16, 5;
L_0x7fecf4e10660 .part L_0x7fecf4e20840, 11, 5;
L_0x7fecf4e14130 .part L_0x7fecf4e20840, 0, 16;
L_0x7fecf4e1a3e0 .part L_0x7fecf4e20840, 0, 16;
S_0x7fecf4d15ba0 .scope module, "ALU" "alu" 2 634, 2 772 0, S_0x7fecf4d157a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "sel";
    .port_info 3 /OUTPUT 32 "out";
    .port_info 4 /OUTPUT 1 "zero";
v0x7fecf4d15e10_0 .net "a", 31 0, L_0x7fecf4e14ba0;  alias, 1 drivers
v0x7fecf4d15ec0_0 .net "b", 31 0, L_0x7fecf4e1b2c0;  alias, 1 drivers
v0x7fecf4d15f70_0 .var "out", 31 0;
v0x7fecf4d16040_0 .net "sel", 2 0, v0x7fecf4d13bd0_0;  alias, 1 drivers
v0x7fecf4d16110_0 .var "zero", 0 0;
E_0x7fecf4d15dc0 .event edge, v0x7fecf4d13bd0_0, v0x7fecf4d15e10_0, v0x7fecf4d15ec0_0, v0x7fecf4d128c0_0;
S_0x7fecf4d16230 .scope module, "RF" "register_file" 2 623, 2 724 0, S_0x7fecf4d157a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "ra1";
    .port_info 3 /INPUT 5 "ra2";
    .port_info 4 /INPUT 5 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v0x7fecf4d16500_0 .net *"_ivl_0", 31 0, L_0x7fecf4e0f250;  1 drivers
v0x7fecf4d16590_0 .net *"_ivl_10", 6 0, L_0x7fecf4e0d590;  1 drivers
L_0x10bf0c1b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fecf4d16630_0 .net *"_ivl_13", 1 0, L_0x10bf0c1b8;  1 drivers
L_0x10bf0c200 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fecf4d166f0_0 .net/2u *"_ivl_14", 31 0, L_0x10bf0c200;  1 drivers
v0x7fecf4d167a0_0 .net *"_ivl_18", 31 0, L_0x7fecf4e14e50;  1 drivers
L_0x10bf0c248 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fecf4d16890_0 .net *"_ivl_21", 26 0, L_0x10bf0c248;  1 drivers
L_0x10bf0c290 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fecf4d16940_0 .net/2u *"_ivl_22", 31 0, L_0x10bf0c290;  1 drivers
v0x7fecf4d169f0_0 .net *"_ivl_24", 0 0, L_0x7fecf4e14ef0;  1 drivers
v0x7fecf4d16a90_0 .net *"_ivl_26", 31 0, L_0x7fecf4e0ed90;  1 drivers
v0x7fecf4d16ba0_0 .net *"_ivl_28", 6 0, L_0x7fecf4e0ee30;  1 drivers
L_0x10bf0c128 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fecf4d16c50_0 .net *"_ivl_3", 26 0, L_0x10bf0c128;  1 drivers
L_0x10bf0c2d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fecf4d16d00_0 .net *"_ivl_31", 1 0, L_0x10bf0c2d8;  1 drivers
L_0x10bf0c320 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fecf4d16db0_0 .net/2u *"_ivl_32", 31 0, L_0x10bf0c320;  1 drivers
L_0x10bf0c170 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fecf4d16e60_0 .net/2u *"_ivl_4", 31 0, L_0x10bf0c170;  1 drivers
v0x7fecf4d16f10_0 .net *"_ivl_6", 0 0, L_0x7fecf4e17e40;  1 drivers
v0x7fecf4d16fb0_0 .net *"_ivl_8", 31 0, L_0x7fecf4e0c570;  1 drivers
v0x7fecf4d17060_0 .net "clock", 0 0, v0x7fecf4d1f180_0;  alias, 1 drivers
v0x7fecf4d171f0_0 .net "ra1", 4 0, L_0x7fecf4e0bf80;  1 drivers
v0x7fecf4d17280_0 .net "ra2", 4 0, L_0x7fecf4e155b0;  1 drivers
v0x7fecf4d17310_0 .net "rd1", 31 0, L_0x7fecf4e14ba0;  alias, 1 drivers
v0x7fecf4d173a0_0 .net "rd2", 31 0, L_0x7fecf4e0bee0;  alias, 1 drivers
v0x7fecf4d17430 .array "rf", 0 31, 31 0;
v0x7fecf4d174c0_0 .net "wa3", 4 0, L_0x7fecf4e15650;  alias, 1 drivers
v0x7fecf4d17550_0 .net "wd3", 31 0, L_0x7fecf4e0e210;  alias, 1 drivers
v0x7fecf4d17600_0 .net "we3", 0 0, L_0x7fecf4d1f790;  alias, 1 drivers
L_0x7fecf4e0f250 .concat [ 5 27 0 0], L_0x7fecf4e0bf80, L_0x10bf0c128;
L_0x7fecf4e17e40 .cmp/ne 32, L_0x7fecf4e0f250, L_0x10bf0c170;
L_0x7fecf4e0c570 .array/port v0x7fecf4d17430, L_0x7fecf4e0d590;
L_0x7fecf4e0d590 .concat [ 5 2 0 0], L_0x7fecf4e0bf80, L_0x10bf0c1b8;
L_0x7fecf4e14ba0 .functor MUXZ 32, L_0x10bf0c200, L_0x7fecf4e0c570, L_0x7fecf4e17e40, C4<>;
L_0x7fecf4e14e50 .concat [ 5 27 0 0], L_0x7fecf4e155b0, L_0x10bf0c248;
L_0x7fecf4e14ef0 .cmp/ne 32, L_0x7fecf4e14e50, L_0x10bf0c290;
L_0x7fecf4e0ed90 .array/port v0x7fecf4d17430, L_0x7fecf4e0ee30;
L_0x7fecf4e0ee30 .concat [ 5 2 0 0], L_0x7fecf4e155b0, L_0x10bf0c2d8;
L_0x7fecf4e0bee0 .functor MUXZ 32, L_0x10bf0c320, L_0x7fecf4e0ed90, L_0x7fecf4e14ef0, C4<>;
S_0x7fecf4d17790 .scope module, "SE" "sign_extend" 2 627, 2 756 0, S_0x7fecf4d157a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 32 "y";
v0x7fecf4d17950_0 .net *"_ivl_1", 0 0, L_0x7fecf4e16840;  1 drivers
v0x7fecf4d17a00_0 .net *"_ivl_2", 15 0, L_0x7fecf4e168e0;  1 drivers
v0x7fecf4d17ab0_0 .net "a", 15 0, L_0x7fecf4e14130;  1 drivers
v0x7fecf4d17b70_0 .net "y", 31 0, L_0x7fecf4e121d0;  alias, 1 drivers
L_0x7fecf4e16840 .part L_0x7fecf4e14130, 15, 1;
LS_0x7fecf4e168e0_0_0 .concat [ 1 1 1 1], L_0x7fecf4e16840, L_0x7fecf4e16840, L_0x7fecf4e16840, L_0x7fecf4e16840;
LS_0x7fecf4e168e0_0_4 .concat [ 1 1 1 1], L_0x7fecf4e16840, L_0x7fecf4e16840, L_0x7fecf4e16840, L_0x7fecf4e16840;
LS_0x7fecf4e168e0_0_8 .concat [ 1 1 1 1], L_0x7fecf4e16840, L_0x7fecf4e16840, L_0x7fecf4e16840, L_0x7fecf4e16840;
LS_0x7fecf4e168e0_0_12 .concat [ 1 1 1 1], L_0x7fecf4e16840, L_0x7fecf4e16840, L_0x7fecf4e16840, L_0x7fecf4e16840;
L_0x7fecf4e168e0 .concat [ 4 4 4 4], LS_0x7fecf4e168e0_0_0, LS_0x7fecf4e168e0_0_4, LS_0x7fecf4e168e0_0_8, LS_0x7fecf4e168e0_0_12;
L_0x7fecf4e121d0 .concat [ 16 16 0 0], L_0x7fecf4e14130, L_0x7fecf4e168e0;
S_0x7fecf4d17c50 .scope module, "ZE" "zero_extend" 2 628, 2 829 0, S_0x7fecf4d157a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 32 "y";
L_0x10bf0c368 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fecf4d17e40_0 .net/2u *"_ivl_0", 15 0, L_0x10bf0c368;  1 drivers
v0x7fecf4d17f00_0 .net "a", 15 0, L_0x7fecf4e1a3e0;  1 drivers
v0x7fecf4d17fb0_0 .net "y", 31 0, L_0x7fecf4e1a340;  alias, 1 drivers
L_0x7fecf4e1a340 .concat [ 16 16 0 0], L_0x7fecf4e1a3e0, L_0x10bf0c368;
S_0x7fecf4d180a0 .scope module, "extend_mux" "mux_2_to_1" 2 633, 2 703 0, S_0x7fecf4d157a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x7fecf4d182a0 .param/l "WIDTH" 0 2 703, +C4<00000000000000000000000000100000>;
v0x7fecf4d18420_0 .net "d0", 31 0, L_0x7fecf4e121d0;  alias, 1 drivers
v0x7fecf4d184e0_0 .net "d1", 31 0, L_0x7fecf4e1a340;  alias, 1 drivers
v0x7fecf4d18570_0 .net "s", 0 0, L_0x7fecf4d1fe10;  alias, 1 drivers
v0x7fecf4d18600_0 .net "y", 31 0, L_0x7fecf4e17870;  alias, 1 drivers
L_0x7fecf4e17870 .functor MUXZ 32, L_0x7fecf4e121d0, L_0x7fecf4e1a340, L_0x7fecf4d1fe10, C4<>;
S_0x7fecf4d186d0 .scope module, "immsh" "shift_left_2" 2 615, 2 684 0, S_0x7fecf4d157a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "y";
v0x7fecf4d188d0_0 .net *"_ivl_1", 25 0, L_0x7fecf4e14730;  1 drivers
L_0x10bf0c050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fecf4d18990_0 .net/2u *"_ivl_2", 1 0, L_0x10bf0c050;  1 drivers
v0x7fecf4d18a30_0 .net *"_ivl_4", 27 0, L_0x7fecf4e20350;  1 drivers
L_0x10bf0c098 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fecf4d18ae0_0 .net *"_ivl_9", 3 0, L_0x10bf0c098;  1 drivers
v0x7fecf4d18b90_0 .net "a", 31 0, L_0x7fecf4e121d0;  alias, 1 drivers
v0x7fecf4d18cb0_0 .net "y", 31 0, L_0x7fecf4e1e190;  alias, 1 drivers
L_0x7fecf4e14730 .part L_0x7fecf4e121d0, 0, 26;
L_0x7fecf4e20350 .concat [ 2 26 0 0], L_0x10bf0c050, L_0x7fecf4e14730;
L_0x7fecf4e1e190 .concat [ 28 4 0 0], L_0x7fecf4e20350, L_0x10bf0c098;
S_0x7fecf4d18d70 .scope module, "jr_mux" "mux_2_to_1" 2 618, 2 703 0, S_0x7fecf4d157a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x7fecf4d18f30 .param/l "WIDTH" 0 2 703, +C4<00000000000000000000000000100000>;
v0x7fecf4d190b0_0 .net "d0", 31 0, L_0x7fecf4e16df0;  alias, 1 drivers
v0x7fecf4d19160_0 .net "d1", 31 0, L_0x7fecf4e14ba0;  alias, 1 drivers
v0x7fecf4d19200_0 .net "s", 0 0, L_0x7fecf4d1ff00;  alias, 1 drivers
v0x7fecf4d19290_0 .net "y", 31 0, L_0x7fecf4e158c0;  alias, 1 drivers
L_0x7fecf4e158c0 .functor MUXZ 32, L_0x7fecf4e16df0, L_0x7fecf4e14ba0, L_0x7fecf4d1ff00, C4<>;
S_0x7fecf4d19370 .scope module, "pcadd1" "adder" 2 614, 2 665 0, S_0x7fecf4d157a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v0x7fecf4d19580_0 .net "a", 31 0, v0x7fecf4d1add0_0;  alias, 1 drivers
L_0x10bf0c008 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fecf4d19640_0 .net "b", 31 0, L_0x10bf0c008;  1 drivers
v0x7fecf4d196f0_0 .net "y", 31 0, L_0x7fecf4d202d0;  alias, 1 drivers
L_0x7fecf4d202d0 .arith/sum 32, v0x7fecf4d1add0_0, L_0x10bf0c008;
S_0x7fecf4d19800 .scope module, "pcadd2" "adder" 2 616, 2 665 0, S_0x7fecf4d157a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v0x7fecf4d19a90_0 .net "a", 31 0, L_0x7fecf4d202d0;  alias, 1 drivers
v0x7fecf4d19b60_0 .net "b", 31 0, L_0x7fecf4e1e190;  alias, 1 drivers
v0x7fecf4d19bf0_0 .net "y", 31 0, L_0x7fecf4e1ab10;  alias, 1 drivers
L_0x7fecf4e1ab10 .arith/sum 32, L_0x7fecf4d202d0, L_0x7fecf4e1e190;
S_0x7fecf4d19cd0 .scope module, "pcbrmux" "mux_2_to_1" 2 617, 2 703 0, S_0x7fecf4d157a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x7fecf4d19e90 .param/l "WIDTH" 0 2 703, +C4<00000000000000000000000000100000>;
v0x7fecf4d1a010_0 .net "d0", 31 0, L_0x7fecf4d202d0;  alias, 1 drivers
v0x7fecf4d1a100_0 .net "d1", 31 0, L_0x7fecf4e1ab10;  alias, 1 drivers
v0x7fecf4d1a190_0 .net "s", 0 0, L_0x7fecf4d1ffa0;  alias, 1 drivers
v0x7fecf4d1a220_0 .net "y", 31 0, L_0x7fecf4e16df0;  alias, 1 drivers
L_0x7fecf4e16df0 .functor MUXZ 32, L_0x7fecf4d202d0, L_0x7fecf4e1ab10, L_0x7fecf4d1ffa0, C4<>;
S_0x7fecf4d1a2d0 .scope module, "pcmux" "mux_2_to_1" 2 620, 2 703 0, S_0x7fecf4d157a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x7fecf4d1a490 .param/l "WIDTH" 0 2 703, +C4<00000000000000000000000000100000>;
v0x7fecf4d1a610_0 .net "d0", 31 0, L_0x7fecf4e158c0;  alias, 1 drivers
v0x7fecf4d1a6e0_0 .net "d1", 31 0, L_0x7fecf4e0d060;  1 drivers
v0x7fecf4d1a770_0 .net "s", 0 0, L_0x7fecf4d1fc70;  alias, 1 drivers
v0x7fecf4d1a800_0 .net "y", 31 0, L_0x7fecf4e179e0;  alias, 1 drivers
L_0x7fecf4e179e0 .functor MUXZ 32, L_0x7fecf4e158c0, L_0x7fecf4e0d060, L_0x7fecf4d1fc70, C4<>;
S_0x7fecf4d1a8d0 .scope module, "pcreg" "program_counter" 2 613, 2 645 0, S_0x7fecf4d157a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x7fecf4d1aa90 .param/l "WIDTH" 0 2 645, +C4<00000000000000000000000000100000>;
v0x7fecf4d1ac60_0 .net "clock", 0 0, v0x7fecf4d1f180_0;  alias, 1 drivers
v0x7fecf4d1ad40_0 .net "d", 31 0, L_0x7fecf4e179e0;  alias, 1 drivers
v0x7fecf4d1add0_0 .var "q", 31 0;
v0x7fecf4d1ae60_0 .net "reset", 0 0, v0x7fecf4d1f4e0_0;  alias, 1 drivers
E_0x7fecf4d1ac10 .event posedge, v0x7fecf4d1ae60_0, v0x7fecf4d12970_0;
S_0x7fecf4d1af10 .scope module, "resmux" "mux_2_to_1" 2 626, 2 703 0, S_0x7fecf4d157a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x7fecf4d1b0d0 .param/l "WIDTH" 0 2 703, +C4<00000000000000000000000000100000>;
v0x7fecf4d1b250_0 .net "d0", 31 0, v0x7fecf4d15f70_0;  alias, 1 drivers
v0x7fecf4d1b340_0 .net "d1", 31 0, L_0x7fecf4e20c50;  alias, 1 drivers
v0x7fecf4d1b3d0_0 .net "s", 0 0, L_0x7fecf4d1fb30;  alias, 1 drivers
v0x7fecf4d1b460_0 .net "y", 31 0, L_0x7fecf4e0e210;  alias, 1 drivers
L_0x7fecf4e0e210 .functor MUXZ 32, v0x7fecf4d15f70_0, L_0x7fecf4e20c50, L_0x7fecf4d1fb30, C4<>;
S_0x7fecf4d1b520 .scope module, "srcbmux" "mux_2_to_1" 2 632, 2 703 0, S_0x7fecf4d157a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x7fecf4d1b6e0 .param/l "WIDTH" 0 2 703, +C4<00000000000000000000000000100000>;
v0x7fecf4d1b860_0 .net "d0", 31 0, L_0x7fecf4e0bee0;  alias, 1 drivers
v0x7fecf4d1b950_0 .net "d1", 31 0, L_0x7fecf4e17870;  alias, 1 drivers
v0x7fecf4d1b9e0_0 .net "s", 0 0, L_0x7fecf4d1f8d0;  alias, 1 drivers
v0x7fecf4d1ba70_0 .net "y", 31 0, L_0x7fecf4e1b2c0;  alias, 1 drivers
L_0x7fecf4e1b2c0 .functor MUXZ 32, L_0x7fecf4e0bee0, L_0x7fecf4e17870, L_0x7fecf4d1f8d0, C4<>;
S_0x7fecf4d1bb30 .scope module, "wrmux" "mux_2_to_1" 2 625, 2 703 0, S_0x7fecf4d157a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 5 "d0";
    .port_info 1 /INPUT 5 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "y";
P_0x7fecf4d1bcf0 .param/l "WIDTH" 0 2 703, +C4<00000000000000000000000000000101>;
v0x7fecf4d1be70_0 .net "d0", 4 0, L_0x7fecf4e105c0;  1 drivers
v0x7fecf4d1bf30_0 .net "d1", 4 0, L_0x7fecf4e10660;  1 drivers
v0x7fecf4d1bfd0_0 .net "s", 0 0, L_0x7fecf4d1f830;  alias, 1 drivers
v0x7fecf4d1c060_0 .net "y", 4 0, L_0x7fecf4e15650;  alias, 1 drivers
L_0x7fecf4e15650 .functor MUXZ 5, L_0x7fecf4e105c0, L_0x7fecf4e10660, L_0x7fecf4d1f830, C4<>;
    .scope S_0x7fecf4d13e50;
T_0 ;
    %wait E_0x7fecf4d141a0;
    %load/vec4 v0x7fecf4d14870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %pushi/vec4 2047, 2047, 11;
    %assign/vec4 v0x7fecf4d14480_0, 0;
    %jmp T_0.8;
T_0.0 ;
    %load/vec4 v0x7fecf4d14570_0;
    %cmpi/e 8, 0, 6;
    %jmp/0xz  T_0.9, 4;
    %pushi/vec4 17, 0, 11;
    %assign/vec4 v0x7fecf4d14480_0, 0;
    %jmp T_0.10;
T_0.9 ;
    %pushi/vec4 1552, 0, 11;
    %assign/vec4 v0x7fecf4d14480_0, 0;
T_0.10 ;
    %jmp T_0.8;
T_0.1 ;
    %pushi/vec4 1312, 0, 11;
    %assign/vec4 v0x7fecf4d14480_0, 0;
    %jmp T_0.8;
T_0.2 ;
    %pushi/vec4 320, 0, 11;
    %assign/vec4 v0x7fecf4d14480_0, 0;
    %jmp T_0.8;
T_0.3 ;
    %pushi/vec4 136, 0, 11;
    %assign/vec4 v0x7fecf4d14480_0, 0;
    %jmp T_0.8;
T_0.4 ;
    %pushi/vec4 1280, 0, 11;
    %assign/vec4 v0x7fecf4d14480_0, 0;
    %jmp T_0.8;
T_0.5 ;
    %pushi/vec4 4, 0, 11;
    %assign/vec4 v0x7fecf4d14480_0, 0;
    %jmp T_0.8;
T_0.6 ;
    %pushi/vec4 1306, 0, 11;
    %assign/vec4 v0x7fecf4d14480_0, 0;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fecf4d13950;
T_1 ;
    %wait E_0x7fecf4d13b80;
    %load/vec4 v0x7fecf4d13c90_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fecf4d13bd0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fecf4d13c90_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x7fecf4d13bd0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7fecf4d13c90_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fecf4d13bd0_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x7fecf4d13d40_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x7fecf4d13bd0_0, 0;
    %jmp T_1.12;
T_1.6 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fecf4d13bd0_0, 0;
    %jmp T_1.12;
T_1.7 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x7fecf4d13bd0_0, 0;
    %jmp T_1.12;
T_1.8 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fecf4d13bd0_0, 0;
    %jmp T_1.12;
T_1.9 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fecf4d13bd0_0, 0;
    %jmp T_1.12;
T_1.10 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x7fecf4d13bd0_0, 0;
    %jmp T_1.12;
T_1.12 ;
    %pop/vec4 1;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fecf4d1a8d0;
T_2 ;
    %wait E_0x7fecf4d1ac10;
    %load/vec4 v0x7fecf4d1ae60_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %load/vec4 v0x7fecf4d1ad40_0;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %assign/vec4 v0x7fecf4d1add0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fecf4d16230;
T_3 ;
    %wait E_0x7fecf4d01cc0;
    %load/vec4 v0x7fecf4d17600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7fecf4d17550_0;
    %load/vec4 v0x7fecf4d174c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fecf4d17430, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fecf4d15ba0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fecf4d15f70_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fecf4d16110_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x7fecf4d15ba0;
T_5 ;
    %wait E_0x7fecf4d15dc0;
    %load/vec4 v0x7fecf4d16040_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %jmp T_5.5;
T_5.0 ;
    %load/vec4 v0x7fecf4d15e10_0;
    %load/vec4 v0x7fecf4d15ec0_0;
    %and;
    %store/vec4 v0x7fecf4d15f70_0, 0, 32;
    %load/vec4 v0x7fecf4d15f70_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fecf4d16110_0, 0, 1;
    %jmp T_5.7;
T_5.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fecf4d16110_0, 0, 1;
T_5.7 ;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v0x7fecf4d15e10_0;
    %load/vec4 v0x7fecf4d15ec0_0;
    %or;
    %store/vec4 v0x7fecf4d15f70_0, 0, 32;
    %load/vec4 v0x7fecf4d15f70_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fecf4d16110_0, 0, 1;
    %jmp T_5.9;
T_5.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fecf4d16110_0, 0, 1;
T_5.9 ;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0x7fecf4d15e10_0;
    %load/vec4 v0x7fecf4d15ec0_0;
    %sub;
    %store/vec4 v0x7fecf4d15f70_0, 0, 32;
    %load/vec4 v0x7fecf4d15f70_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.10, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fecf4d16110_0, 0, 1;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fecf4d16110_0, 0, 1;
T_5.11 ;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0x7fecf4d15e10_0;
    %load/vec4 v0x7fecf4d15ec0_0;
    %add;
    %store/vec4 v0x7fecf4d15f70_0, 0, 32;
    %load/vec4 v0x7fecf4d15f70_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fecf4d16110_0, 0, 1;
    %jmp T_5.13;
T_5.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fecf4d16110_0, 0, 1;
T_5.13 ;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x7fecf4d15e10_0;
    %load/vec4 v0x7fecf4d15ec0_0;
    %cmp/u;
    %jmp/0xz  T_5.14, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fecf4d15f70_0, 0, 32;
    %jmp T_5.15;
T_5.14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fecf4d15f70_0, 0, 32;
T_5.15 ;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fecf4d12cd0;
T_6 ;
    %vpi_call 2 360 "$readmemh", "base_test_2.dat", v0x7fecf4d12e90 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x7fecf4d02550;
T_7 ;
    %wait E_0x7fecf4d01cc0;
    %load/vec4 v0x7fecf4d12bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x7fecf4d12b00_0;
    %load/vec4 v0x7fecf4d128c0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fecf4d02740, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fecf4d010c0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fecf4d1f450_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fecf4d1f2a0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fecf4d1f5f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fecf4d1f0f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fecf4d1f3c0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fecf4d1f4e0_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fecf4d1f4e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fecf4d1f450_0, 0, 1;
    %vpi_call 2 79 "$write", "\012         PC      |    instr    | mw  |  data addr  |  data\012" {0 0 0};
    %vpi_call 2 80 "$write", " --------------------------------------------------------------\012" {0 0 0};
    %vpi_func 2 88 "$time" 64 {0 0 0};
    %subi 1, 0, 64;
    %vpi_call 2 81 "$write", " %2d)  %4H_%4H  |  %4H_%4H  |  %1b  |  %4H_%4H  |  %4H_%4H        %6t ns\012", v0x7fecf4d1f2a0_0, &PV<v0x7fecf4d1edb0_0, 16, 16>, &PV<v0x7fecf4d1edb0_0, 0, 16>, &PV<v0x7fecf4d1ec10_0, 16, 16>, &PV<v0x7fecf4d1ec10_0, 0, 16>, v0x7fecf4d1f330_0, &PV<v0x7fecf4d1f210_0, 16, 16>, &PV<v0x7fecf4d1f210_0, 0, 16>, &PV<v0x7fecf4d1f700_0, 16, 16>, &PV<v0x7fecf4d1f700_0, 0, 16>, S<0,vec4,u64> {1 0 0};
    %end;
    .thread T_8;
    .scope S_0x7fecf4d010c0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fecf4d1f180_0, 0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fecf4d1f180_0, 0;
    %delay 5, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fecf4d010c0;
T_10 ;
    %wait E_0x7fecf4d01f30;
    %load/vec4 v0x7fecf4d1f330_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fecf4d1f0f0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x7fecf4d1f210_0;
    %pushi/vec4 84, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x7fecf4d1f700_0;
    %pushi/vec4 22, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fecf4d1f5f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fecf4d1f0f0_0, 0, 1;
    %jmp T_10.3;
T_10.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fecf4d1f5f0_0, 0, 1;
T_10.3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fecf4d010c0;
T_11 ;
    %wait E_0x7fecf4d01f30;
    %delay 1, 0;
    %load/vec4 v0x7fecf4d1f450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x7fecf4d1f2a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fecf4d1f2a0_0, 0, 32;
    %vpi_func 2 171 "$time" 64 {0 0 0};
    %subi 1, 0, 64;
    %vpi_call 2 164 "$write", " %2d)  %4H_%4H  |  %4H_%4H  |  %1b  |  %4H_%4H  |  %4H_%4H        %6t ns\012", v0x7fecf4d1f2a0_0, &PV<v0x7fecf4d1edb0_0, 16, 16>, &PV<v0x7fecf4d1edb0_0, 0, 16>, &PV<v0x7fecf4d1ec10_0, 16, 16>, &PV<v0x7fecf4d1ec10_0, 0, 16>, v0x7fecf4d1f330_0, &PV<v0x7fecf4d1f210_0, 16, 16>, &PV<v0x7fecf4d1f210_0, 0, 16>, &PV<v0x7fecf4d1f700_0, 16, 16>, &PV<v0x7fecf4d1f700_0, 0, 16>, S<0,vec4,u64> {1 0 0};
T_11.0 ;
    %load/vec4 v0x7fecf4d1f0f0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_11.2, 8;
    %load/vec4 v0x7fecf4d1f3c0_0;
    %subi 1, 0, 32;
    %jmp/1 T_11.3, 8;
T_11.2 ; End of true expr.
    %load/vec4 v0x7fecf4d1f3c0_0;
    %jmp/0 T_11.3, 8;
 ; End of false expr.
    %blend;
T_11.3;
    %store/vec4 v0x7fecf4d1f3c0_0, 0, 32;
    %load/vec4 v0x7fecf4d1f3c0_0;
    %cmpi/s 0, 0, 32;
    %flag_mov 8, 5;
    %load/vec4 v0x7fecf4d1f2a0_0;
    %cmpi/s 26, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_or 5, 8;
    %jmp/0xz  T_11.4, 5;
    %load/vec4 v0x7fecf4d1f5f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.6, 4;
    %vpi_call 2 180 "$write", "\012\012\011Simulation SUCCESS\012" {0 0 0};
    %jmp T_11.7;
T_11.6 ;
    %vpi_call 2 183 "$write", "\012\012\011Simulation FAIL\012" {0 0 0};
T_11.7 ;
    %vpi_call 2 185 "$write", "\012\012\011\011 ~ ~ ~ TEST COMPLETE ~ ~ ~    %9t ns\012\012", $time {0 0 0};
    %vpi_call 2 187 "$finish" {0 0 0};
T_11.4 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "mips_single.v";
