# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Test_PG.srcs/sources_1/ip/counter/sim/counter.vhd" \
"../../../../Test_PG.srcs/sources_1/new/PG_CORE.vhd" \
"../../../../Test_PG.srcs/sim_1/new/PG_CORE_TB.vhd" \

# Do not sort compile order
nosort
