{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Init"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "import yaml, pprint\n",
    "\n",
    "try:\n",
    "    reload(stdcell)\n",
    "except NameError:\n",
    "    import stdcell\n",
    "from stdcell import *"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Read source YAML file"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Load nsxlib YAML file\n",
    "with open(\"../nsxlib/nsxlib.yaml\",\"r\") as f:\n",
    "    nsxlib = yaml.load(f, Loader=yaml.FullLoader)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Support code"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [],
   "source": [
    "def elem_from_comp(comp, cell_width):\n",
    "    comp_layer = comp[\"layer\"]\n",
    "    comp_net = comp[\"net\"]\n",
    "    comp_type = comp[\"type\"]\n",
    "\n",
    "    # Skip template components\n",
    "    if ((comp_net in (\"vss\", \"vdd\"))\n",
    "        and (comp_type == \"Horizontal\")\n",
    "        and (comp[\"layer\"] == \"METAL1\")\n",
    "       ):\n",
    "        y = comp[\"y\"]\n",
    "        if ((comp[\"width\"] != 2400)\n",
    "            or (comp[\"dx\"][\"source\"] != 0)\n",
    "            or (comp[\"dx\"][\"target\"] != cell_width)\n",
    "            or ((comp_net == \"vss\") and (y != 1200))\n",
    "            or ((comp_net == \"vdd\") and (y != 18800))\n",
    "           ):\n",
    "            raise ValueError(\"Wrong DC rail dimension\")\n",
    "        return comp_net, None\n",
    "    elif comp_layer == \"NWELL\":\n",
    "        if ((comp_type != \"Horizontal\")\n",
    "            or (comp[\"width\"] != 12000)\n",
    "            or (comp[\"y\"] != 15600)\n",
    "            or (comp[\"dx\"][\"source\"] != -600)\n",
    "            or (comp[\"dx\"][\"target\"] != (cell_width + 600))\n",
    "           ):\n",
    "            raise ValueError(\"Wrong NWELL dimensions\")\n",
    "        return comp_net, None\n",
    "\n",
    "    # Add type specific kwargs\n",
    "    if comp_layer in Wire.layers:\n",
    "        if comp_type == \"Horizontal\":\n",
    "            start = comp[\"dx\"][\"source\"]\n",
    "            end = comp[\"dx\"][\"target\"]\n",
    "            x = (min(start, end), max(start, end))\n",
    "            y = comp[\"y\"]\n",
    "        elif comp_type == \"Vertical\":\n",
    "            start = comp[\"dy\"][\"source\"]\n",
    "            end = comp[\"dy\"][\"target\"]\n",
    "            x = comp[\"x\"]\n",
    "            y = (min(start, end), max(start, end))\n",
    "        else:\n",
    "            raise ValueError(\"Unknown component type {}\".format(comp_type))\n",
    "        width = comp[\"width\"]\n",
    "\n",
    "        elem = Wire(comp_layer, x, y, comp[\"width\"], external=comp[\"external\"])\n",
    "    elif comp_layer in Via.layer2bottom:\n",
    "        elem = Via(Via.layer2bottom[comp_layer], Via.layer2top[comp_layer], comp[\"x\"], comp[\"y\"], comp[\"width\"])\n",
    "    elif comp_layer in Device.layer2type:\n",
    "        assert comp[\"type\"] == \"Vertical\"\n",
    "\n",
    "        dy_source = comp[\"dy\"][\"source\"]\n",
    "        dy_target = comp[\"dy\"][\"target\"]\n",
    "        elem = Device(\n",
    "            type_=Device.layer2type[comp_layer],\n",
    "            x=comp[\"x\"], y=(dy_source + dy_target)//2, l=comp[\"width\"], w=abs(dy_target - dy_source),\n",
    "            direction=\"vertical\",\n",
    "        )\n",
    "    else:\n",
    "        raise ValueError(\"Unsupported layer {}\".format(comp_layer))\n",
    "\n",
    "    return comp_net, elem"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [],
   "source": [
    "class CellConverter:\n",
    "    def __init__(self, name, celldata, print_name=False):\n",
    "        if print_name:\n",
    "            print(name)\n",
    "        self.name = name\n",
    "\n",
    "        boundarydata = celldata[\"boundary\"]\n",
    "        assert (boundarydata[\"x1\"] == 0) and (boundarydata[\"y1\"] == 0)\n",
    "        netsdata = celldata[\"nets\"]\n",
    "        ports = set(filter(lambda net: netsdata[net][\"external\"], netsdata.keys()))\n",
    "        self.cell = cell = StdCell(name, boundarydata[\"x2\"], boundarydata[\"y2\"])\n",
    "        \n",
    "        # Create Elem for each component\n",
    "        unhandled = []\n",
    "        netelems = []\n",
    "        for comp in celldata[\"components\"]:\n",
    "            try:\n",
    "                net, elem = elem_from_comp(comp, boundarydata[\"x2\"])\n",
    "            except ValueError as e:\n",
    "                unhandled.append((e, comp))\n",
    "            else:\n",
    "                if elem:\n",
    "                    cell.add_elem(elem, net)\n",
    "\n",
    "        if len(unhandled) != 0:\n",
    "            print(\"Unhandled components for {}:\".format(name))\n",
    "            for e, comp in unhandled:\n",
    "                print(\"- {} ({})\".format(comp, str(e)))\n",
    "\n",
    "        # Get final net names\n",
    "        self.merged = cell.finalize()[\"merged\"]\n",
    "\n",
    "        assert ports == cell.ports\n",
    "\n",
    "    def to_dict(self):\n",
    "        cell = self.cell\n",
    "        return {\n",
    "            \"width\": cell.width,\n",
    "            \"height\": cell.height,\n",
    "            \"ports\": cell.ports,\n",
    "            \"nets\": cell.nets,\n",
    "            \"nmerged\": self.merged,\n",
    "        }"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Convert cells"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[('a2_x2', 3),\n",
      " ('a2_x4', 3),\n",
      " ('a3_x2', 4),\n",
      " ('a3_x4', 4),\n",
      " ('a4_x2', 5),\n",
      " ('a4_x4', 6),\n",
      " ('an12_x1', 4),\n",
      " ('an12_x4', 4),\n",
      " ('ao22_x2', 4),\n",
      " ('ao22_x4', 4),\n",
      " ('ao2o22_x2', 5),\n",
      " ('ao2o22_x4', 5),\n",
      " ('buf_x2', 2),\n",
      " ('buf_x4', 2),\n",
      " ('buf_x8', 2),\n",
      " ('inv_x1', 2),\n",
      " ('inv_x2', 2),\n",
      " ('inv_x4', 2),\n",
      " ('inv_x8', 2),\n",
      " ('mx2_x2', 4),\n",
      " ('mx2_x4', 4),\n",
      " ('mx3_x2', 5),\n",
      " ('mx3_x4', 5),\n",
      " ('na2_x1', 3),\n",
      " ('na2_x4', 5),\n",
      " ('na3_x1', 4),\n",
      " ('na3_x4', 6),\n",
      " ('na4_x1', 5),\n",
      " ('na4_x4', 5),\n",
      " ('nao22_x1', 4),\n",
      " ('nao22_x4', 4),\n",
      " ('nao2o22_x1', 5),\n",
      " ('nao2o22_x4', 5),\n",
      " ('nmx2_x1', 5),\n",
      " ('nmx2_x4', 4),\n",
      " ('nmx3_x1', 3),\n",
      " ('no2_x1', 4),\n",
      " ('no2_x4', 3),\n",
      " ('no3_x1', 4),\n",
      " ('no3_x4', 5),\n",
      " ('no4_x1', 5),\n",
      " ('no4_x4', 8),\n",
      " ('noa22_x1', 4),\n",
      " ('noa22_x4', 4),\n",
      " ('noa2a22_x1', 5),\n",
      " ('noa2a22_x4', 6),\n",
      " ('noa2a2a23_x1', 7),\n",
      " ('noa2a2a23_x4', 8),\n",
      " ('noa2a2a2a24_x1', 9),\n",
      " ('noa2a2a2a24_x4', 9),\n",
      " ('noa2ao222_x1', 7),\n",
      " ('noa2ao222_x4', 7),\n",
      " ('noa3ao322_x1', 9),\n",
      " ('noa3ao322_x4', 9),\n",
      " ('nts_x1', 3),\n",
      " ('nts_x2', 3),\n",
      " ('nxr2_x1', 3),\n",
      " ('nxr2_x4', 3),\n",
      " ('o2_x2', 3),\n",
      " ('o2_x4', 3),\n",
      " ('o3_x2', 4),\n",
      " ('o3_x4', 4),\n",
      " ('o4_x2', 5),\n",
      " ('o4_x4', 7),\n",
      " ('oa22_x2', 4),\n",
      " ('oa22_x4', 4),\n",
      " ('oa2a22_x2', 5),\n",
      " ('oa2a22_x4', 5),\n",
      " ('oa2a2a23_x2', 7),\n",
      " ('oa2a2a23_x4', 7),\n",
      " ('oa2a2a2a24_x2', 9),\n",
      " ('oa2a2a2a24_x4', 9),\n",
      " ('oa2ao222_x2', 6),\n",
      " ('oa2ao222_x4', 7),\n",
      " ('oa3ao322_x2', 10),\n",
      " ('oa3ao322_x4', 11),\n",
      " ('on12_x1', 3),\n",
      " ('on12_x4', 3),\n",
      " ('one_x0', 2),\n",
      " ('powmid_x0', 0),\n",
      " ('rowend_x0', 0),\n",
      " ('sff1_x4', 7),\n",
      " ('sff1r_x4', 7),\n",
      " ('sff2_x4', 5),\n",
      " ('tie_x0', 0),\n",
      " ('ts_x4', 3),\n",
      " ('ts_x8', 4),\n",
      " ('xr2_x1', 3),\n",
      " ('xr2_x4', 3),\n",
      " ('zero_x0', 1)]\n"
     ]
    }
   ],
   "source": [
    "convcells = [CellConverter(name, data, print_name=False) for name, data in nsxlib.items()]\n",
    "c4mlib = {\n",
    "    \"trackpitch\": {\"horizontal\": 2000, \"vertical\": 2000},\n",
    "    \"cellheight\": 10,\n",
    "    \"cells\": [convcell.cell for convcell in convcells],\n",
    "}\n",
    "merged = [(convcell.cell.name, convcell.merged) for convcell in convcells]\n",
    "merged.sort()\n",
    "pprint.pprint(merged)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Write python source code"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [],
   "source": [
    "with open(\"flexlib.py\", \"w\") as fpy:\n",
    "    fpy.write(\"from celllib import StdCell, Wire, Via, Device\\n\\n\")\n",
    "    fpy.write(\"flexlib = [\\n\")\n",
    "    for cell in c4mlib[\"cells\"]:\n",
    "        fpy.write(cell.python_code(level=1) + \",\\n\")\n",
    "    fpy.write(\"]\\n\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Playground"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Merged: 3\n",
      "Ports:\n",
      "- i1\n",
      "- nq\n",
      "- vss\n",
      "- vdd\n",
      "- i0\n",
      "Net vss:\n",
      "+ METAL1((1600,2400)-(2400,4200))\n",
      "| + NDIF<->METAL1((2000,4000))\n",
      "| | + NDIF((1000,3200)-(2200,6800))\n",
      "+ PTIE<->METAL1((5000,1400))\n",
      "| + PTIE((4400,600)-(6600,2200))\n",
      "Net i0:\n",
      "+ EXT_METAL1((1700,6000)-(2300,14000))\n",
      "| + POLY<->METAL1((2000,10000))\n",
      "| | + POLY((2600,7400)-(3000,13200))\n",
      "| | | + pmos((2800,15000),l=400,w=4000)\n",
      "| | | + nmos((2800,5000),l=400,w=4000)\n",
      "| | + POLY((2300,9400)-(2900,10600))\n",
      "| | + POLY((1800,9800)-(3000,10200))\n",
      "Net i1:\n",
      "+ EXT_METAL1((5700,6000)-(6300,14000))\n",
      "| + POLY<->METAL1((6000,8000))\n",
      "| | + POLY((5000,7800)-(6200,8600))\n",
      "| | + POLY((5000,7800)-(5400,12600))\n",
      "| | | + pmos((5200,15000),l=400,w=4000)\n",
      "| | + POLY((4400,7600)-(6200,8000))\n",
      "| | | + POLY((4400,7200)-(4800,8000))\n",
      "| | | | + nmos((4600,5000),l=400,w=4000)\n",
      "Net vdd:\n",
      "+ METAL1((1600,15800)-(2400,17600))\n",
      "| + PDIF<->METAL1((2000,16000))\n",
      "| | + PDIF((1000,13200)-(2200,16800))\n",
      "+ METAL1((5600,15800)-(6400,17600))\n",
      "| + PDIF<->METAL1((6000,16000))\n",
      "| | + PDIF((5800,13200)-(7000,16800))\n",
      "+ NTIE<->METAL1((1800,18600))\n",
      "+ NTIE<->METAL1((6000,18600))\n",
      "Net nq:\n",
      "+ EXT_METAL1((3700,3800)-(4300,16000))\n",
      "| + PDIF<->METAL1((4000,16000))\n",
      "| | + PDIF((3200,13200)-(4800,16800))\n",
      "| + PDIF<->METAL1((4000,14000))\n",
      "| + METAL1((4000,3700)-(5600,4300))\n",
      "| | + NDIF<->METAL1((5600,4000))\n",
      "| | | + NDIF((4800,3200)-(6400,6800))\n"
     ]
    }
   ],
   "source": [
    "#cellname = \"inv_x1\"\n",
    "#cellname = \"sff1r_x4\"\n",
    "#cellname = \"a2_x2\"\n",
    "cellname = \"na2_x1\"\n",
    "#cellname = \"sff1_x4\"\n",
    "#cellname = \"nxr2_x1\"\n",
    "#cellname = \"noa2a22_x1\"\n",
    "conv = CellConverter(cellname, nsxlib[cellname])\n",
    "c4mcell = conv.cell\n",
    "print(\"Merged: {}\".format(conv.merged))\n",
    "print(\"Ports:\")\n",
    "for port in c4mcell.ports:\n",
    "    print(\"- {}\".format(port))\n",
    "for net, elems in c4mcell.nets.items():\n",
    "    print(\"Net {}:\".format(net))\n",
    "    for elem in elems:\n",
    "        print(\"{}\".format(elem.str_indent(0, \"+ \", level_str=\"| \", net=net)))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "StdCell(\n",
      "    name='a2_x2', width=10000, height=20000,\n",
      "    nets={\n",
      "        '_net0': [\n",
      "            Wire('NDIF', 3600, (1600, 4600), 1200, False),\n",
      "        ],\n",
      "        '_net1': [\n",
      "            Wire('METAL1', 3800, (4200, 16000), 600, False),\n",
      "            Via('PDIF', 'METAL1', 3400, 16000, 200),\n",
      "            Wire('METAL1', (1600, 3600), 4000, 600, False),\n",
      "            Via('POLY', 'METAL1', 4000, 8000, 200),\n",
      "            Wire('POLY', (4000, 7200), 8000, 400, False),\n",
      "            Wire('POLY', 7200, (5600, 10400), 400, False),\n",
      "            Device('pmos', 7200, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='q'),\n",
      "            Device('nmos', 7200, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='q'),\n",
      "            Via('NDIF', 'METAL1', 1600, 4000, 200),\n",
      "            Wire('NDIF', 1600, (1600, 4600), 1200, False),\n",
      "            Wire('PDIF', 3600, (13400, 16600), 1200, False),\n",
      "        ],\n",
      "        'i0': [\n",
      "            Wire('METAL1', 2000, (6200, 13800), 600, True),\n",
      "            Via('POLY', 'METAL1', 2000, 12000, 200),\n",
      "            Via('POLY', 'METAL1', 2000, 8000, 200),\n",
      "            Wire('POLY', 2400, (5400, 8200), 400, False),\n",
      "            Device('nmos', 2400, 3100, 400, 3800, 'vertical', source_net='_net1', drain_net='_net0'),\n",
      "            Device('pmos', 2400, 15000, 400, 4000, 'vertical', source_net='vdd', drain_net='_net1'),\n",
      "            Wire('POLY', 2400, (11800, 12600), 400, False),\n",
      "        ],\n",
      "        'i1': [\n",
      "            Wire('METAL1', 6000, (4200, 15800), 600, True),\n",
      "            Via('POLY', 'METAL1', 6000, 10000, 200),\n",
      "            Via('POLY', 'METAL1', 6000, 6000, 200),\n",
      "            Wire('POLY', (4800, 6000), 6000, 400, False),\n",
      "            Wire('POLY', 4800, (5400, 6000), 400, False),\n",
      "            Device('nmos', 4800, 3100, 400, 3800, 'vertical', source_net='_net0', drain_net='vss'),\n",
      "            Wire('POLY', (4800, 6000), 10000, 400, False),\n",
      "            Wire('POLY', 4800, (10000, 12400), 400, False),\n",
      "            Device('pmos', 4800, 15000, 400, 4000, 'vertical', source_net='_net1', drain_net='vdd'),\n",
      "        ],\n",
      "        'q': [\n",
      "            Wire('METAL1', 8000, (4000, 16000), 600, True),\n",
      "            Via('PDIF', 'METAL1', 8000, 14000, 200),\n",
      "            Via('PDIF', 'METAL1', 8000, 16000, 200),\n",
      "            Via('PDIF', 'METAL1', 8000, 12000, 200),\n",
      "            Via('NDIF', 'METAL1', 8000, 4000, 200),\n",
      "            Wire('NDIF', 8200, (1600, 4600), 1200, False),\n",
      "            Wire('PDIF', 8400, (11400, 18600), 1200, False),\n",
      "        ],\n",
      "        'vdd': [\n",
      "            Wire('METAL1', 1600, (16200, 17800), 600, False),\n",
      "            Via('PDIF', 'METAL1', 1600, 16000, 200),\n",
      "            Wire('PDIF', 1400, (13400, 16600), 1200, False),\n",
      "            Via('PDIF', 'METAL1', 6400, 18200, 200),\n",
      "            Wire('PDIF', 6000, (11400, 18600), 1000, False),\n",
      "            Via('NTIE', 'METAL1', 1600, 18600, 200),\n",
      "        ],\n",
      "        'vss': [\n",
      "            Via('NDIF', 'METAL1', 6000, 1800, 200),\n",
      "            Wire('NDIF', 6000, (1600, 4600), 1200, False),\n",
      "        ],\n",
      "    },\n",
      "    finalize=True,\n",
      ")\n"
     ]
    }
   ],
   "source": [
    "cell = c4mlib[\"cells\"][0]\n",
    "print(cell.python_code())"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 2",
   "language": "python",
   "name": "python2"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 2
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython2",
   "version": "2.7.17"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
