<HTML>
<HEAD><TITLE>Lattice Map TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Map TRACE Report</big></U></B>

Loading design for application trce from file counter_impl1_map.ncd.
Design name: Counter
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 6
Loading device for application trce from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Map_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Mon Jul 18 20:43:58 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -c -u 0 -gt -mapchkpnt 0 -sethld -o Counter_impl1.tw1 -gui -msgset C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/promote.xml Counter_impl1_map.ncd Counter_impl1.prf 
Design file:     counter_impl1_map.ncd
Preference file: counter_impl1.prf
Device,speed:    LFXP2-5E,6
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#map_twr_pref_0_0' Target='right'>FREQUENCY PORT "ipClk" 50.000000 MHz (0 errors)</A></LI>            3528 items scored, 0 timing errors detected.
Report:  138.504MHz is the maximum frequency for this preference.

<LI><A href='#map_twr_pref_0_1' Target='right'>Unconstrained: CLOCK_DOMAIN</A></LI>            0 unconstrained paths found

<LI><A href='#map_twr_pref_0_2' Target='right'>Unconstrained: INPUT_SETUP</A></LI>            279 unconstrained paths found

<LI><A href='#map_twr_pref_0_3' Target='right'>Unconstrained: CLOCK_TO_OUT</A></LI>            10 unconstrained paths found

<LI><A href='#map_twr_pref_0_4' Target='right'>Unconstrained: MAXDELAY</A></LI>            0 unconstrained paths found

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_0_0"></A>Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            3528 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 12.780ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/opRxStream.Destination[6]  (from ipClk_c +)
   Destination:    FF         Data in        Streamer1/wUpper  (to ipClk_c +)

   Delay:               6.795ns  (26.4% logic, 73.6% route), 7 logic levels.

 Constraint Details:

      6.795ns physical path delay Packetiser/SLICE_233 to Streamer1/SLICE_223 meets
     20.000ns delay constraint less
      0.425ns LSR_SET requirement (totaling 19.575ns) by 12.780ns

 Physical Path Details:

      Data path Packetiser/SLICE_233 to Streamer1/SLICE_223:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_233.CLK to */SLICE_233.Q0 Packetiser/SLICE_233 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_233.Q0 to */SLICE_301.C0 opRxStream.Destination_Q[6]
CTOF_DEL    ---     0.238 */SLICE_301.C0 to */SLICE_301.F0 Streamer1/SLICE_301
ROUTE         1   e 0.908 */SLICE_301.F0 to   SLICE_263.A0 Streamer1/m10_0_o2_3
CTOF_DEL    ---     0.238   SLICE_263.A0 to   SLICE_263.F0 SLICE_263
ROUTE         2   e 0.232   SLICE_263.F0 to   SLICE_263.A1 N_401
CTOF_DEL    ---     0.238   SLICE_263.A1 to   SLICE_263.F1 SLICE_263
ROUTE         3   e 0.908   SLICE_263.F1 to */SLICE_262.A1 N_402
CTOF_DEL    ---     0.238 */SLICE_262.A1 to */SLICE_262.F1 Streamer1/SLICE_262
ROUTE         3   e 0.908 */SLICE_262.F1 to */SLICE_261.A1 Streamer1/N_404
CTOF_DEL    ---     0.238 */SLICE_261.A1 to */SLICE_261.F1 Streamer1/SLICE_261
ROUTE         1   e 0.232 */SLICE_261.F1 to */SLICE_261.A0 Streamer1/N_187
CTOF_DEL    ---     0.238 */SLICE_261.A0 to */SLICE_261.F0 Streamer1/SLICE_261
ROUTE         1   e 0.908 */SLICE_261.F0 to *SLICE_223.LSR Streamer1/fb (to ipClk_c)
                  --------
                    6.795   (26.4% logic, 73.6% route), 7 logic levels.

Report:  138.504MHz is the maximum frequency for this preference.


================================================================================
<A name="map_twr_pref_0_1"></A>Preference: Unconstrained: CLOCK_DOMAIN
            0 unconstrained paths found
--------------------------------------------------------------------------------


================================================================================
<A name="map_twr_pref_0_2"></A>Preference: Unconstrained: INPUT_SETUP
            279 unconstrained paths found
--------------------------------------------------------------------------------

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.469ns delay ipReset to Packetiser/SLICE_175 (4.392ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_280.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_280.C1 to */SLICE_280.F1 Packetiser/SLICE_280
ROUTE         6   e 0.908 */SLICE_280.F1 to */SLICE_294.A0 Packetiser/N_639
CTOF_DEL    ---     0.238 */SLICE_294.A0 to */SLICE_294.F0 Packetiser/SLICE_294
ROUTE         1   e 0.908 */SLICE_294.F0 to */SLICE_175.C0 Packetiser/UART_TxData_13_0_iv_0_0_1[4]
CTOF_DEL    ---     0.238 */SLICE_175.C0 to */SLICE_175.F0 Packetiser/SLICE_175
ROUTE         1   e 0.001 */SLICE_175.F0 to *SLICE_175.DI0 Packetiser/UART_TxData_13[4] (to ipClk_c)
                  --------
                    4.392   (38.0% logic, 62.0% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.469ns delay ipReset to Packetiser/SLICE_176 (4.392ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_280.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_280.C1 to */SLICE_280.F1 Packetiser/SLICE_280
ROUTE         6   e 0.908 */SLICE_280.F1 to */SLICE_294.A1 Packetiser/N_639
CTOF_DEL    ---     0.238 */SLICE_294.A1 to */SLICE_294.F1 Packetiser/SLICE_294
ROUTE         1   e 0.908 */SLICE_294.F1 to */SLICE_176.C0 Packetiser/UART_TxData_13_0_iv_0_0_1[6]
CTOF_DEL    ---     0.238 */SLICE_176.C0 to */SLICE_176.F0 Packetiser/SLICE_176
ROUTE         1   e 0.001 */SLICE_176.F0 to *SLICE_176.DI0 Packetiser/UART_TxData_13[6] (to ipClk_c)
                  --------
                    4.392   (38.0% logic, 62.0% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.469ns delay ipReset to Packetiser/SLICE_174 (4.392ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_280.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_280.C1 to */SLICE_280.F1 Packetiser/SLICE_280
ROUTE         6   e 0.908 */SLICE_280.F1 to */SLICE_293.A1 Packetiser/N_639
CTOF_DEL    ---     0.238 */SLICE_293.A1 to */SLICE_293.F1 Packetiser/SLICE_293
ROUTE         1   e 0.908 */SLICE_293.F1 to */SLICE_174.B1 Packetiser/UART_TxData_13_0_iv_0_0[3]
CTOF_DEL    ---     0.238 */SLICE_174.B1 to */SLICE_174.F1 Packetiser/SLICE_174
ROUTE         1   e 0.001 */SLICE_174.F1 to *SLICE_174.DI1 Packetiser/UART_TxData_13[3] (to ipClk_c)
                  --------
                    4.392   (38.0% logic, 62.0% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.469ns delay ipReset to Packetiser/SLICE_176 (4.392ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_280.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_280.C1 to */SLICE_280.F1 Packetiser/SLICE_280
ROUTE         6   e 0.908 */SLICE_280.F1 to */SLICE_293.A0 Packetiser/N_639
CTOF_DEL    ---     0.238 */SLICE_293.A0 to */SLICE_293.F0 Packetiser/SLICE_293
ROUTE         1   e 0.908 */SLICE_293.F0 to */SLICE_176.B1 Packetiser/UART_TxData_13_0_iv_0_0[7]
CTOF_DEL    ---     0.238 */SLICE_176.B1 to */SLICE_176.F1 Packetiser/SLICE_176
ROUTE         1   e 0.001 */SLICE_176.F1 to *SLICE_176.DI1 Packetiser/UART_TxData_13[7] (to ipClk_c)
                  --------
                    4.392   (38.0% logic, 62.0% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.469ns delay ipReset to Packetiser/SLICE_173 (4.392ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_281.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_281.C1 to */SLICE_281.F1 Packetiser/SLICE_281
ROUTE         6   e 0.908 */SLICE_281.F1 to */SLICE_280.B0 Packetiser/N_640
CTOF_DEL    ---     0.238 */SLICE_280.B0 to */SLICE_280.F0 Packetiser/SLICE_280
ROUTE         1   e 0.908 */SLICE_280.F0 to */SLICE_173.B1 Packetiser/UART_TxData_13_0_iv_0_0[1]
CTOF_DEL    ---     0.238 */SLICE_173.B1 to */SLICE_173.F1 Packetiser/SLICE_173
ROUTE         1   e 0.001 */SLICE_173.F1 to *SLICE_173.DI1 Packetiser/UART_TxData_13[1] (to ipClk_c)
                  --------
                    4.392   (38.0% logic, 62.0% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.469ns delay ipReset to Packetiser/SLICE_175 (4.392ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_280.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_280.C1 to */SLICE_280.F1 Packetiser/SLICE_280
ROUTE         6   e 0.908 */SLICE_280.F1 to */SLICE_281.A0 Packetiser/N_639
CTOF_DEL    ---     0.238 */SLICE_281.A0 to */SLICE_281.F0 Packetiser/SLICE_281
ROUTE         1   e 0.908 */SLICE_281.F0 to */SLICE_175.B1 Packetiser/UART_TxData_13_0_iv_0_0[5]
CTOF_DEL    ---     0.238 */SLICE_175.B1 to */SLICE_175.F1 Packetiser/SLICE_175
ROUTE         1   e 0.001 */SLICE_175.F1 to *SLICE_175.DI1 Packetiser/UART_TxData_13[5] (to ipClk_c)
                  --------
                    4.392   (38.0% logic, 62.0% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.379ns delay ipReset to Control/SLICE_92 (4.153ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_267.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_267.C1 to */SLICE_267.F1 Control/SLICE_267
ROUTE         2   e 0.908 */SLICE_267.F1 to */SLICE_320.A0 Control/opAddress_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_320.A0 to */SLICE_320.F0 Control/SLICE_320
ROUTE         4   e 0.908 */SLICE_320.F0 to *l/SLICE_92.CE Control/opAddress_0_sqmuxa (to ipClk_c)
                  --------
                    4.153   (34.4% logic, 65.6% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.379ns delay ipReset to Control/SLICE_89 (4.153ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_267.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_267.C1 to */SLICE_267.F1 Control/SLICE_267
ROUTE         2   e 0.908 */SLICE_267.F1 to */SLICE_320.A0 Control/opAddress_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_320.A0 to */SLICE_320.F0 Control/SLICE_320
ROUTE         4   e 0.908 */SLICE_320.F0 to *l/SLICE_89.CE Control/opAddress_0_sqmuxa (to ipClk_c)
                  --------
                    4.153   (34.4% logic, 65.6% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.379ns delay ipReset to Control/SLICE_90 (4.153ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_267.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_267.C1 to */SLICE_267.F1 Control/SLICE_267
ROUTE         2   e 0.908 */SLICE_267.F1 to */SLICE_320.A0 Control/opAddress_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_320.A0 to */SLICE_320.F0 Control/SLICE_320
ROUTE         4   e 0.908 */SLICE_320.F0 to *l/SLICE_90.CE Control/opAddress_0_sqmuxa (to ipClk_c)
                  --------
                    4.153   (34.4% logic, 65.6% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.379ns delay ipReset to Control/SLICE_91 (4.153ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_267.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_267.C1 to */SLICE_267.F1 Control/SLICE_267
ROUTE         2   e 0.908 */SLICE_267.F1 to */SLICE_320.A0 Control/opAddress_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_320.A0 to */SLICE_320.F0 Control/SLICE_320
ROUTE         4   e 0.908 */SLICE_320.F0 to *l/SLICE_91.CE Control/opAddress_0_sqmuxa (to ipClk_c)
                  --------
                    4.153   (34.4% logic, 65.6% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.150ns delay ipReset to Packetiser/UART_Inst/SLICE_161 (4.073ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to *t/SLICE_64.B0 ipReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_64.B0 to */SLICE_64.FCO Packetiser/UART_Inst/SLICE_64
ROUTE         1   e 0.001 */SLICE_64.FCO to */SLICE_63.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 */SLICE_63.FCI to */SLICE_63.FCO Packetiser/UART_Inst/SLICE_63
ROUTE         1   e 0.001 */SLICE_63.FCO to */SLICE_62.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOFCO_D  ---     0.067 */SLICE_62.FCI to */SLICE_62.FCO Packetiser/UART_Inst/SLICE_62
ROUTE         1   e 0.001 */SLICE_62.FCO to */SLICE_61.FCI Packetiser/UART_Inst/txClkCount_4_cry_4
FCITOFCO_D  ---     0.067 */SLICE_61.FCI to */SLICE_61.FCO Packetiser/UART_Inst/SLICE_61
ROUTE         1   e 0.001 */SLICE_61.FCO to */SLICE_60.FCI Packetiser/UART_Inst/txClkCount_4_cry_6
FCITOF1_DE  ---     0.310 */SLICE_60.FCI to *t/SLICE_60.F1 Packetiser/UART_Inst/SLICE_60
ROUTE         1   e 0.908 *t/SLICE_60.F1 to */SLICE_161.A0 Packetiser/UART_Inst/txClkCount_4[8]
CTOF_DEL    ---     0.238 */SLICE_161.A0 to */SLICE_161.F0 Packetiser/UART_Inst/SLICE_161
ROUTE         1   e 0.001 */SLICE_161.F0 to *SLICE_161.DI0 Packetiser/UART_Inst/txClkCount_RNO[8] (to ipClk_c)
                  --------
                    4.073   (55.3% logic, 44.7% route), 7 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.148ns delay ipReset to Packetiser/UART_Inst/SLICE_161 (4.071ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to *t/SLICE_64.B0 ipReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_64.B0 to */SLICE_64.FCO Packetiser/UART_Inst/SLICE_64
ROUTE         1   e 0.001 */SLICE_64.FCO to */SLICE_63.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 */SLICE_63.FCI to */SLICE_63.FCO Packetiser/UART_Inst/SLICE_63
ROUTE         1   e 0.001 */SLICE_63.FCO to */SLICE_62.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOFCO_D  ---     0.067 */SLICE_62.FCI to */SLICE_62.FCO Packetiser/UART_Inst/SLICE_62
ROUTE         1   e 0.001 */SLICE_62.FCO to */SLICE_61.FCI Packetiser/UART_Inst/txClkCount_4_cry_4
FCITOFCO_D  ---     0.067 */SLICE_61.FCI to */SLICE_61.FCO Packetiser/UART_Inst/SLICE_61
ROUTE         1   e 0.001 */SLICE_61.FCO to */SLICE_60.FCI Packetiser/UART_Inst/txClkCount_4_cry_6
FCITOFCO_D  ---     0.067 */SLICE_60.FCI to */SLICE_60.FCO Packetiser/UART_Inst/SLICE_60
ROUTE         1   e 0.001 */SLICE_60.FCO to */SLICE_59.FCI Packetiser/UART_Inst/txClkCount_4_cry_8
FCITOF0_DE  ---     0.240 */SLICE_59.FCI to *t/SLICE_59.F0 Packetiser/UART_Inst/SLICE_59
ROUTE         1   e 0.908 *t/SLICE_59.F0 to */SLICE_161.A1 Packetiser/UART_Inst/txClkCount_4[9]
CTOF_DEL    ---     0.238 */SLICE_161.A1 to */SLICE_161.F1 Packetiser/UART_Inst/SLICE_161
ROUTE         1   e 0.001 */SLICE_161.F1 to *SLICE_161.DI1 Packetiser/UART_Inst/txClkCount_RNO[9] (to ipClk_c)
                  --------
                    4.071   (55.2% logic, 44.8% route), 8 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.082ns delay ipReset to Packetiser/UART_Inst/SLICE_160 (4.005ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to *t/SLICE_64.B0 ipReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_64.B0 to */SLICE_64.FCO Packetiser/UART_Inst/SLICE_64
ROUTE         1   e 0.001 */SLICE_64.FCO to */SLICE_63.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 */SLICE_63.FCI to */SLICE_63.FCO Packetiser/UART_Inst/SLICE_63
ROUTE         1   e 0.001 */SLICE_63.FCO to */SLICE_62.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOFCO_D  ---     0.067 */SLICE_62.FCI to */SLICE_62.FCO Packetiser/UART_Inst/SLICE_62
ROUTE         1   e 0.001 */SLICE_62.FCO to */SLICE_61.FCI Packetiser/UART_Inst/txClkCount_4_cry_4
FCITOF1_DE  ---     0.310 */SLICE_61.FCI to *t/SLICE_61.F1 Packetiser/UART_Inst/SLICE_61
ROUTE         1   e 0.908 *t/SLICE_61.F1 to */SLICE_160.A0 Packetiser/UART_Inst/txClkCount_4[6]
CTOF_DEL    ---     0.238 */SLICE_160.A0 to */SLICE_160.F0 Packetiser/UART_Inst/SLICE_160
ROUTE         1   e 0.001 */SLICE_160.F0 to *SLICE_160.DI0 Packetiser/UART_Inst/txClkCount_RNO[6] (to ipClk_c)
                  --------
                    4.005   (54.6% logic, 45.4% route), 6 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.080ns delay ipReset to Packetiser/UART_Inst/SLICE_160 (4.003ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to *t/SLICE_64.B0 ipReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_64.B0 to */SLICE_64.FCO Packetiser/UART_Inst/SLICE_64
ROUTE         1   e 0.001 */SLICE_64.FCO to */SLICE_63.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 */SLICE_63.FCI to */SLICE_63.FCO Packetiser/UART_Inst/SLICE_63
ROUTE         1   e 0.001 */SLICE_63.FCO to */SLICE_62.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOFCO_D  ---     0.067 */SLICE_62.FCI to */SLICE_62.FCO Packetiser/UART_Inst/SLICE_62
ROUTE         1   e 0.001 */SLICE_62.FCO to */SLICE_61.FCI Packetiser/UART_Inst/txClkCount_4_cry_4
FCITOFCO_D  ---     0.067 */SLICE_61.FCI to */SLICE_61.FCO Packetiser/UART_Inst/SLICE_61
ROUTE         1   e 0.001 */SLICE_61.FCO to */SLICE_60.FCI Packetiser/UART_Inst/txClkCount_4_cry_6
FCITOF0_DE  ---     0.240 */SLICE_60.FCI to *t/SLICE_60.F0 Packetiser/UART_Inst/SLICE_60
ROUTE         1   e 0.908 *t/SLICE_60.F0 to */SLICE_160.A1 Packetiser/UART_Inst/txClkCount_4[7]
CTOF_DEL    ---     0.238 */SLICE_160.A1 to */SLICE_160.F1 Packetiser/UART_Inst/SLICE_160
ROUTE         1   e 0.001 */SLICE_160.F1 to *SLICE_160.DI1 Packetiser/UART_Inst/txClkCount_RNO[7] (to ipClk_c)
                  --------
                    4.003   (54.5% logic, 45.5% route), 7 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.014ns delay ipReset to Packetiser/UART_Inst/SLICE_159 (3.937ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to *t/SLICE_64.B0 ipReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_64.B0 to */SLICE_64.FCO Packetiser/UART_Inst/SLICE_64
ROUTE         1   e 0.001 */SLICE_64.FCO to */SLICE_63.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 */SLICE_63.FCI to */SLICE_63.FCO Packetiser/UART_Inst/SLICE_63
ROUTE         1   e 0.001 */SLICE_63.FCO to */SLICE_62.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOF1_DE  ---     0.310 */SLICE_62.FCI to *t/SLICE_62.F1 Packetiser/UART_Inst/SLICE_62
ROUTE         1   e 0.908 *t/SLICE_62.F1 to */SLICE_159.A0 Packetiser/UART_Inst/txClkCount_4[4]
CTOF_DEL    ---     0.238 */SLICE_159.A0 to */SLICE_159.F0 Packetiser/UART_Inst/SLICE_159
ROUTE         1   e 0.001 */SLICE_159.F0 to *SLICE_159.DI0 Packetiser/UART_Inst/txClkCount_RNO[4] (to ipClk_c)
                  --------
                    3.937   (53.8% logic, 46.2% route), 5 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.012ns delay ipReset to Packetiser/UART_Inst/SLICE_159 (3.935ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to *t/SLICE_64.B0 ipReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_64.B0 to */SLICE_64.FCO Packetiser/UART_Inst/SLICE_64
ROUTE         1   e 0.001 */SLICE_64.FCO to */SLICE_63.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 */SLICE_63.FCI to */SLICE_63.FCO Packetiser/UART_Inst/SLICE_63
ROUTE         1   e 0.001 */SLICE_63.FCO to */SLICE_62.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOFCO_D  ---     0.067 */SLICE_62.FCI to */SLICE_62.FCO Packetiser/UART_Inst/SLICE_62
ROUTE         1   e 0.001 */SLICE_62.FCO to */SLICE_61.FCI Packetiser/UART_Inst/txClkCount_4_cry_4
FCITOF0_DE  ---     0.240 */SLICE_61.FCI to *t/SLICE_61.F0 Packetiser/UART_Inst/SLICE_61
ROUTE         1   e 0.908 *t/SLICE_61.F0 to */SLICE_159.A1 Packetiser/UART_Inst/txClkCount_4[5]
CTOF_DEL    ---     0.238 */SLICE_159.A1 to */SLICE_159.F1 Packetiser/UART_Inst/SLICE_159
ROUTE         1   e 0.001 */SLICE_159.F1 to *SLICE_159.DI1 Packetiser/UART_Inst/txClkCount_RNO[5] (to ipClk_c)
                  --------
                    3.935   (53.7% logic, 46.3% route), 6 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.946ns delay ipReset to Packetiser/UART_Inst/SLICE_158 (3.869ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to *t/SLICE_64.B0 ipReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_64.B0 to */SLICE_64.FCO Packetiser/UART_Inst/SLICE_64
ROUTE         1   e 0.001 */SLICE_64.FCO to */SLICE_63.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOF1_DE  ---     0.310 */SLICE_63.FCI to *t/SLICE_63.F1 Packetiser/UART_Inst/SLICE_63
ROUTE         1   e 0.908 *t/SLICE_63.F1 to */SLICE_158.A0 Packetiser/UART_Inst/txClkCount_4[2]
CTOF_DEL    ---     0.238 */SLICE_158.A0 to */SLICE_158.F0 Packetiser/UART_Inst/SLICE_158
ROUTE         1   e 0.001 */SLICE_158.F0 to *SLICE_158.DI0 Packetiser/UART_Inst/txClkCount_RNO[2] (to ipClk_c)
                  --------
                    3.869   (53.0% logic, 47.0% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.944ns delay ipReset to Packetiser/UART_Inst/SLICE_158 (3.867ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to *t/SLICE_64.B0 ipReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_64.B0 to */SLICE_64.FCO Packetiser/UART_Inst/SLICE_64
ROUTE         1   e 0.001 */SLICE_64.FCO to */SLICE_63.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 */SLICE_63.FCI to */SLICE_63.FCO Packetiser/UART_Inst/SLICE_63
ROUTE         1   e 0.001 */SLICE_63.FCO to */SLICE_62.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOF0_DE  ---     0.240 */SLICE_62.FCI to *t/SLICE_62.F0 Packetiser/UART_Inst/SLICE_62
ROUTE         1   e 0.908 *t/SLICE_62.F0 to */SLICE_158.A1 Packetiser/UART_Inst/txClkCount_4[3]
CTOF_DEL    ---     0.238 */SLICE_158.A1 to */SLICE_158.F1 Packetiser/UART_Inst/SLICE_158
ROUTE         1   e 0.001 */SLICE_158.F1 to *SLICE_158.DI1 Packetiser/UART_Inst/txClkCount_RNO[3] (to ipClk_c)
                  --------
                    3.867   (53.0% logic, 47.0% route), 5 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.902ns delay ipReset to Streamer1/SLICE_222 (3.477ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_258.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_258.D1 to */SLICE_258.F1 Streamer1/SLICE_258
ROUTE         1   e 0.232 */SLICE_258.F1 to */SLICE_258.C0 Streamer1/txClkCount_0_sqmuxa_4
CTOF_DEL    ---     0.238 */SLICE_258.C0 to */SLICE_258.F0 Streamer1/SLICE_258
ROUTE         7   e 0.908 */SLICE_258.F0 to *SLICE_222.LSR Streamer1/txClkCount_0_sqmuxa_2_RNI0ERU (to ipClk_c)
                  --------
                    3.477   (41.1% logic, 58.9% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.902ns delay ipReset to Streamer1/SLICE_43 (3.477ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_258.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_258.D1 to */SLICE_258.F1 Streamer1/SLICE_258
ROUTE         1   e 0.232 */SLICE_258.F1 to */SLICE_258.C0 Streamer1/txClkCount_0_sqmuxa_4
CTOF_DEL    ---     0.238 */SLICE_258.C0 to */SLICE_258.F0 Streamer1/SLICE_258
ROUTE         7   e 0.908 */SLICE_258.F0 to */SLICE_43.LSR Streamer1/txClkCount_0_sqmuxa_2_RNI0ERU (to ipClk_c)
                  --------
                    3.477   (41.1% logic, 58.9% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.902ns delay ipReset to Streamer1/SLICE_46 (3.477ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_258.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_258.D1 to */SLICE_258.F1 Streamer1/SLICE_258
ROUTE         1   e 0.232 */SLICE_258.F1 to */SLICE_258.C0 Streamer1/txClkCount_0_sqmuxa_4
CTOF_DEL    ---     0.238 */SLICE_258.C0 to */SLICE_258.F0 Streamer1/SLICE_258
ROUTE         7   e 0.908 */SLICE_258.F0 to */SLICE_46.LSR Streamer1/txClkCount_0_sqmuxa_2_RNI0ERU (to ipClk_c)
                  --------
                    3.477   (41.1% logic, 58.9% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.902ns delay ipReset to Streamer1/SLICE_223 (3.477ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_261.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_261.C1 to */SLICE_261.F1 Streamer1/SLICE_261
ROUTE         1   e 0.232 */SLICE_261.F1 to */SLICE_261.A0 Streamer1/N_187
CTOF_DEL    ---     0.238 */SLICE_261.A0 to */SLICE_261.F0 Streamer1/SLICE_261
ROUTE         1   e 0.908 */SLICE_261.F0 to *SLICE_223.LSR Streamer1/fb (to ipClk_c)
                  --------
                    3.477   (41.1% logic, 58.9% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.902ns delay ipReset to Streamer1/SLICE_42 (3.477ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_258.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_258.D1 to */SLICE_258.F1 Streamer1/SLICE_258
ROUTE         1   e 0.232 */SLICE_258.F1 to */SLICE_258.C0 Streamer1/txClkCount_0_sqmuxa_4
CTOF_DEL    ---     0.238 */SLICE_258.C0 to */SLICE_258.F0 Streamer1/SLICE_258
ROUTE         7   e 0.908 */SLICE_258.F0 to */SLICE_42.LSR Streamer1/txClkCount_0_sqmuxa_2_RNI0ERU (to ipClk_c)
                  --------
                    3.477   (41.1% logic, 58.9% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.902ns delay ipReset to Streamer1/SLICE_44 (3.477ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_258.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_258.D1 to */SLICE_258.F1 Streamer1/SLICE_258
ROUTE         1   e 0.232 */SLICE_258.F1 to */SLICE_258.C0 Streamer1/txClkCount_0_sqmuxa_4
CTOF_DEL    ---     0.238 */SLICE_258.C0 to */SLICE_258.F0 Streamer1/SLICE_258
ROUTE         7   e 0.908 */SLICE_258.F0 to */SLICE_44.LSR Streamer1/txClkCount_0_sqmuxa_2_RNI0ERU (to ipClk_c)
                  --------
                    3.477   (41.1% logic, 58.9% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.902ns delay ipReset to Streamer1/SLICE_45 (3.477ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_258.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_258.D1 to */SLICE_258.F1 Streamer1/SLICE_258
ROUTE         1   e 0.232 */SLICE_258.F1 to */SLICE_258.C0 Streamer1/txClkCount_0_sqmuxa_4
CTOF_DEL    ---     0.238 */SLICE_258.C0 to */SLICE_258.F0 Streamer1/SLICE_258
ROUTE         7   e 0.908 */SLICE_258.F0 to */SLICE_45.LSR Streamer1/txClkCount_0_sqmuxa_2_RNI0ERU (to ipClk_c)
                  --------
                    3.477   (41.1% logic, 58.9% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.902ns delay ipReset to Streamer1/SLICE_41 (3.477ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_258.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_258.D1 to */SLICE_258.F1 Streamer1/SLICE_258
ROUTE         1   e 0.232 */SLICE_258.F1 to */SLICE_258.C0 Streamer1/txClkCount_0_sqmuxa_4
CTOF_DEL    ---     0.238 */SLICE_258.C0 to */SLICE_258.F0 Streamer1/SLICE_258
ROUTE         7   e 0.908 */SLICE_258.F0 to */SLICE_41.LSR Streamer1/txClkCount_0_sqmuxa_2_RNI0ERU (to ipClk_c)
                  --------
                    3.477   (41.1% logic, 58.9% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.876ns delay ipReset to Packetiser/UART_Inst/SLICE_157 (3.799ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to *t/SLICE_64.B0 ipReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_64.B0 to */SLICE_64.FCO Packetiser/UART_Inst/SLICE_64
ROUTE         1   e 0.001 */SLICE_64.FCO to */SLICE_63.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOF0_DE  ---     0.240 */SLICE_63.FCI to *t/SLICE_63.F0 Packetiser/UART_Inst/SLICE_63
ROUTE         1   e 0.908 *t/SLICE_63.F0 to */SLICE_157.A1 Packetiser/UART_Inst/txClkCount_4[1]
CTOF_DEL    ---     0.238 */SLICE_157.A1 to */SLICE_157.F1 Packetiser/UART_Inst/SLICE_157
ROUTE         1   e 0.001 */SLICE_157.F1 to *SLICE_157.DI1 Packetiser/UART_Inst/txClkCount_RNO[1] (to ipClk_c)
                  --------
                    3.799   (52.1% logic, 47.9% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.793ns delay ipReset to Control/SLICE_110 (3.716ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_267.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_267.C1 to */SLICE_267.F1 Control/SLICE_267
ROUTE         2   e 0.232 */SLICE_267.F1 to */SLICE_267.A0 Control/opAddress_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_267.A0 to */SLICE_267.F0 Control/SLICE_267
ROUTE         1   e 0.908 */SLICE_267.F0 to */SLICE_110.C1 Control/N_591
CTOF_DEL    ---     0.238 */SLICE_110.C1 to */SLICE_110.F1 Control/SLICE_110
ROUTE         1   e 0.001 */SLICE_110.F1 to *SLICE_110.DI1 Control/State_nss[1] (to ipClk_c)
                  --------
                    3.716   (44.9% logic, 55.1% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.793ns delay ipReset to Packetiser/SLICE_178 (3.716ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_125.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_125.B0 to */SLICE_125.F0 Packetiser/SLICE_125
ROUTE         4   e 0.232 */SLICE_125.F0 to */SLICE_125.B1 Packetiser.opRxStream.EoP_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_125.B1 to */SLICE_125.F1 Packetiser/SLICE_125
ROUTE         2   e 0.908 */SLICE_125.F1 to */SLICE_178.B0 Packetiser/N_114
CTOF_DEL    ---     0.238 */SLICE_178.B0 to */SLICE_178.F0 Packetiser/SLICE_178
ROUTE         1   e 0.001 */SLICE_178.F0 to *SLICE_178.DI0 Packetiser/N_83_i (to ipClk_c)
                  --------
                    3.716   (44.9% logic, 55.1% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.793ns delay ipReset to Packetiser/SLICE_177 (3.716ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_279.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_279.D0 to */SLICE_279.F0 Packetiser/SLICE_279
ROUTE         5   e 0.908 */SLICE_279.F0 to */SLICE_177.A1 Packetiser/UART_TxSend_0_sqmuxa_1_i_o3_4_o2
CTOF_DEL    ---     0.238 */SLICE_177.A1 to */SLICE_177.F1 Packetiser/SLICE_177
ROUTE         1   e 0.232 */SLICE_177.F1 to */SLICE_177.A0 Packetiser/UART_TxSend_0_sqmuxa_1_i_0_0
CTOF_DEL    ---     0.238 */SLICE_177.A0 to */SLICE_177.F0 Packetiser/SLICE_177
ROUTE         1   e 0.001 */SLICE_177.F0 to *SLICE_177.DI0 Packetiser/fb_0 (to ipClk_c)
                  --------
                    3.716   (44.9% logic, 55.1% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.793ns delay ipReset to Packetiser/SLICE_178 (3.716ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_125.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_125.B0 to */SLICE_125.F0 Packetiser/SLICE_125
ROUTE         4   e 0.232 */SLICE_125.F0 to */SLICE_125.B1 Packetiser.opRxStream.EoP_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_125.B1 to */SLICE_125.F1 Packetiser/SLICE_125
ROUTE         2   e 0.908 */SLICE_125.F1 to */SLICE_178.A1 Packetiser/N_114
CTOF_DEL    ---     0.238 */SLICE_178.A1 to */SLICE_178.F1 Packetiser/SLICE_178
ROUTE         1   e 0.001 */SLICE_178.F1 to *SLICE_178.DI1 Packetiser/N_41s (to ipClk_c)
                  --------
                    3.716   (44.9% logic, 55.1% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.452ns delay ipReset to Packetiser/UART_Inst/SLICE_157 (3.375ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to *t/SLICE_64.B0 ipReset_c
CTOF1_DEL   ---     0.367 *t/SLICE_64.B0 to *t/SLICE_64.F1 Packetiser/UART_Inst/SLICE_64
ROUTE         1   e 0.908 *t/SLICE_64.F1 to */SLICE_157.A0 Packetiser/UART_Inst/txClkCount_4[0]
CTOF_DEL    ---     0.238 */SLICE_157.A0 to */SLICE_157.F0 Packetiser/UART_Inst/SLICE_157
ROUTE         1   e 0.001 */SLICE_157.F0 to *SLICE_157.DI0 Packetiser/UART_Inst/txClkCount_RNO[0] (to ipClk_c)
                  --------
                    3.375   (46.2% logic, 53.8% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipReset to Packetiser/UART_Inst/SLICE_143 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_290.A1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_290.A1 to */SLICE_290.F1 Packetiser/UART_Inst/SLICE_290
ROUTE         2   e 0.908 */SLICE_290.F1 to *SLICE_143.LSR Packetiser/UART_Inst/un1_ipReset_1 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipReset to Packetiser/SLICE_70 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_328.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_328.A0 to */SLICE_328.F0 Packetiser/SLICE_328
ROUTE         4   e 0.908 */SLICE_328.F0 to */SLICE_70.LSR Packetiser/rxState_RNIS5KH[0] (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipReset to Control/SLICE_50 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_284.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_284.A0 to */SLICE_284.F0 Control/SLICE_284
ROUTE         5   e 0.908 */SLICE_284.F0 to */SLICE_50.LSR Control/State_RNI12SL[1] (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipReset to Packetiser/SLICE_125 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_340.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_340.B0 to */SLICE_340.F0 Packetiser/SLICE_340
ROUTE         1   e 0.908 */SLICE_340.F0 to *SLICE_125.LSR Packetiser/BytesReceived_5[0] (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipReset to Control/SLICE_52 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_284.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_284.A0 to */SLICE_284.F0 Control/SLICE_284
ROUTE         5   e 0.908 */SLICE_284.F0 to */SLICE_52.LSR Control/State_RNI12SL[1] (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipReset to Packetiser/UART_Inst/SLICE_145 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_274.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_274.C0 to */SLICE_274.F0 Packetiser/UART_Inst/SLICE_274
ROUTE         2   e 0.908 */SLICE_274.F0 to *SLICE_145.LSR Packetiser/UART_Inst/un1_ipReset_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipReset to Packetiser/SLICE_68 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_328.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_328.A0 to */SLICE_328.F0 Packetiser/SLICE_328
ROUTE         4   e 0.908 */SLICE_328.F0 to */SLICE_68.LSR Packetiser/rxState_RNIS5KH[0] (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipReset to Packetiser/SLICE_224 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_260.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_260.B0 to */SLICE_260.F0 Packetiser/SLICE_260
ROUTE         1   e 0.908 */SLICE_260.F0 to *SLICE_224.LSR Packetiser/fb (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipReset to Packetiser/SLICE_239 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_125.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_125.B0 to */SLICE_125.F0 Packetiser/SLICE_125
ROUTE         4   e 0.908 */SLICE_125.F0 to *SLICE_239.LSR Packetiser.opRxStream.EoP_0_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipReset to Packetiser/UART_Inst/SLICE_146 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_274.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_274.C0 to */SLICE_274.F0 Packetiser/UART_Inst/SLICE_274
ROUTE         2   e 0.908 */SLICE_274.F0 to *SLICE_146.LSR Packetiser/UART_Inst/un1_ipReset_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipReset to Control/SLICE_48 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_284.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_284.A0 to */SLICE_284.F0 Control/SLICE_284
ROUTE         5   e 0.908 */SLICE_284.F0 to */SLICE_48.LSR Control/State_RNI12SL[1] (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipReset to Control/SLICE_49 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_284.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_284.A0 to */SLICE_284.F0 Control/SLICE_284
ROUTE         5   e 0.908 */SLICE_284.F0 to */SLICE_49.LSR Control/State_RNI12SL[1] (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipReset to Control/SLICE_51 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_284.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_284.A0 to */SLICE_284.F0 Control/SLICE_284
ROUTE         5   e 0.908 */SLICE_284.F0 to */SLICE_51.LSR Control/State_RNI12SL[1] (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipReset to Packetiser/UART_Inst/SLICE_171 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_275.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_275.C0 to */SLICE_275.F0 Packetiser/UART_Inst/SLICE_275
ROUTE         1   e 0.908 */SLICE_275.F0 to *SLICE_171.LSR Packetiser/UART_Inst/opRxValid_0_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipReset to Packetiser/UART_Inst/SLICE_144 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_290.A1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_290.A1 to */SLICE_290.F1 Packetiser/UART_Inst/SLICE_290
ROUTE         2   e 0.908 */SLICE_290.F1 to *SLICE_144.LSR Packetiser/UART_Inst/un1_ipReset_1 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipReset to Packetiser/SLICE_71 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_328.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_328.A0 to */SLICE_328.F0 Packetiser/SLICE_328
ROUTE         4   e 0.908 */SLICE_328.F0 to */SLICE_71.LSR Packetiser/rxState_RNIS5KH[0] (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipReset to Packetiser/SLICE_69 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_328.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_328.A0 to */SLICE_328.F0 Packetiser/SLICE_328
ROUTE         4   e 0.908 */SLICE_328.F0 to */SLICE_69.LSR Packetiser/rxState_RNIS5KH[0] (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.323ns delay ipReset to Packetiser/SLICE_173 (3.246ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_277.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_277.D1 to */SLICE_277.F1 Packetiser/SLICE_277
ROUTE         1   e 0.908 */SLICE_277.F1 to */SLICE_173.B0 Packetiser/UART_TxData_13_0_iv_0_1[0]
CTOF_DEL    ---     0.238 */SLICE_173.B0 to */SLICE_173.F0 Packetiser/SLICE_173
ROUTE         1   e 0.001 */SLICE_173.F0 to *SLICE_173.DI0 Packetiser/UART_TxData_13_0_iv_i[0] (to ipClk_c)
                  --------
                    3.246   (44.0% logic, 56.0% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.323ns delay ipReset to Packetiser/SLICE_174 (3.246ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_276.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_276.D1 to */SLICE_276.F1 Packetiser/SLICE_276
ROUTE         1   e 0.908 */SLICE_276.F1 to */SLICE_174.B0 Packetiser/UART_TxData_13_0_iv_0_0_1[2]
CTOF_DEL    ---     0.238 */SLICE_174.B0 to */SLICE_174.F0 Packetiser/SLICE_174
ROUTE         1   e 0.001 */SLICE_174.F0 to *SLICE_174.DI0 Packetiser/UART_TxData_13_0_iv_i[2] (to ipClk_c)
                  --------
                    3.246   (44.0% logic, 56.0% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/UART_Inst/SLICE_152 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_272.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_272.B0 to */SLICE_272.F0 Packetiser/UART_Inst/SLICE_272
ROUTE         4   e 0.908 */SLICE_272.F0 to */SLICE_152.CE Packetiser/UART_Inst/rxData_0_sqmuxa_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_142 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_270.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_270.C1 to */SLICE_270.F1 Packetiser/SLICE_270
ROUTE        13   e 0.908 */SLICE_270.F1 to */SLICE_142.CE Packetiser/N_70_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_99 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to   SLICE_295.D1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_295.D1 to   SLICE_295.F1 SLICE_295
ROUTE        17   e 0.908   SLICE_295.F1 to *l/SLICE_99.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_135 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_334.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_334.C0 to */SLICE_334.F0 Packetiser/SLICE_334
ROUTE         4   e 0.908 */SLICE_334.F0 to */SLICE_135.CE Packetiser/Length_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_279 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_288.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_288.C1 to */SLICE_288.F1 Packetiser/UART_Inst/SLICE_288
ROUTE         1   e 0.908 */SLICE_288.F1 to */SLICE_279.CE Packetiser/UART_Inst/N_301 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_227 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_319.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_319.A0 to */SLICE_319.F0 Control/SLICE_319
ROUTE        16   e 0.908 */SLICE_319.F0 to */SLICE_227.CE Control/N_222_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/UART_Inst/SLICE_170 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_171.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_171.D0 to */SLICE_171.F0 Packetiser/UART_Inst/SLICE_171
ROUTE         5   e 0.908 */SLICE_171.F0 to */SLICE_170.CE Packetiser/UART_Inst/rxState_3_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_129 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_270.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_270.C1 to */SLICE_270.F1 Packetiser/SLICE_270
ROUTE        13   e 0.908 */SLICE_270.F1 to */SLICE_129.CE Packetiser/N_70_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_103 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to   SLICE_295.D1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_295.D1 to   SLICE_295.F1 SLICE_295
ROUTE        17   e 0.908   SLICE_295.F1 to */SLICE_103.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_247 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_318.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_318.A0 to */SLICE_318.F0 Control/SLICE_318
ROUTE         8   e 0.908 */SLICE_318.F0 to */SLICE_247.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_107 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to   SLICE_295.D1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_295.D1 to   SLICE_295.F1 SLICE_295
ROUTE        17   e 0.908   SLICE_295.F1 to */SLICE_107.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_255 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_332.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_332.C0 to */SLICE_332.F0 Packetiser/SLICE_332
ROUTE         4   e 0.908 */SLICE_332.F0 to */SLICE_255.CE Packetiser/Data_0_sqmuxa_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_174 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_279.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_279.D0 to */SLICE_279.F0 Packetiser/SLICE_279
ROUTE         5   e 0.908 */SLICE_279.F0 to */SLICE_174.CE Packetiser/UART_TxSend_0_sqmuxa_1_i_o3_4_o2 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/UART_Inst/SLICE_162 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_289.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_289.C1 to */SLICE_289.F1 Packetiser/UART_Inst/SLICE_289
ROUTE         4   e 0.908 */SLICE_289.F1 to */SLICE_162.CE Packetiser/UART_Inst/N_159 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_95 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to   SLICE_295.D1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_295.D1 to   SLICE_295.F1 SLICE_295
ROUTE        17   e 0.908   SLICE_295.F1 to *l/SLICE_95.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_133 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_270.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_270.C1 to */SLICE_270.F1 Packetiser/SLICE_270
ROUTE        13   e 0.908 */SLICE_270.F1 to */SLICE_133.CE Packetiser/N_70_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Streamer1/SLICE_215 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_296.B1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_296.B1 to */SLICE_296.F1 Streamer1/SLICE_296
ROUTE         4   e 0.908 */SLICE_296.F1 to */SLICE_215.CE Streamer1/N_53_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_235 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_286.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_286.C1 to */SLICE_286.F1 Packetiser/SLICE_286
ROUTE         4   e 0.908 */SLICE_286.F1 to */SLICE_235.CE Packetiser/Source_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_242 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_318.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_318.A0 to */SLICE_318.F0 Control/SLICE_318
ROUTE         8   e 0.908 */SLICE_318.F0 to */SLICE_242.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Streamer1/SLICE_219 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_212.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_212.C1 to */SLICE_212.F1 Streamer1/SLICE_212
ROUTE         4   e 0.908 */SLICE_212.F1 to */SLICE_219.CE Streamer1/ipDatace[8] (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_117 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_319.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_319.A0 to */SLICE_319.F0 Control/SLICE_319
ROUTE        16   e 0.908 */SLICE_319.F0 to */SLICE_117.CE Control/N_222_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_230 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_333.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_333.C0 to */SLICE_333.F0 Packetiser/SLICE_333
ROUTE         4   e 0.908 */SLICE_333.F0 to */SLICE_230.CE Packetiser/Destination_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_113 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_319.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_319.A0 to */SLICE_319.F0 Control/SLICE_319
ROUTE        16   e 0.908 */SLICE_319.F0 to */SLICE_113.CE Control/N_222_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_121 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_319.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_319.A0 to */SLICE_319.F0 Control/SLICE_319
ROUTE        16   e 0.908 */SLICE_319.F0 to */SLICE_121.CE Control/N_222_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_252 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_268.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_268.D0 to */SLICE_268.F0 Control/SLICE_268
ROUTE         4   e 0.908 */SLICE_268.F0 to */SLICE_252.CE Control/N_74_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Streamer1/SLICE_220 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_212.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_212.C1 to */SLICE_212.F1 Streamer1/SLICE_212
ROUTE         4   e 0.908 */SLICE_212.F1 to */SLICE_220.CE Streamer1/ipDatace[8] (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Streamer1/SLICE_218 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_212.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_212.C1 to */SLICE_212.F1 Streamer1/SLICE_212
ROUTE         4   e 0.908 */SLICE_212.F1 to */SLICE_218.CE Streamer1/ipDatace[8] (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_241 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_318.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_318.A0 to */SLICE_318.F0 Control/SLICE_318
ROUTE         8   e 0.908 */SLICE_318.F0 to */SLICE_241.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_246 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_318.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_318.A0 to */SLICE_318.F0 Control/SLICE_318
ROUTE         8   e 0.908 */SLICE_318.F0 to */SLICE_246.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_112 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_319.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_319.A0 to */SLICE_319.F0 Control/SLICE_319
ROUTE        16   e 0.908 */SLICE_319.F0 to */SLICE_112.CE Control/N_222_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_94 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to   SLICE_295.D1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_295.D1 to   SLICE_295.F1 SLICE_295
ROUTE        17   e 0.908   SLICE_295.F1 to *l/SLICE_94.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_243 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_318.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_318.A0 to */SLICE_318.F0 Control/SLICE_318
ROUTE         8   e 0.908 */SLICE_318.F0 to */SLICE_243.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_118 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_319.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_319.A0 to */SLICE_319.F0 Control/SLICE_319
ROUTE        16   e 0.908 */SLICE_319.F0 to */SLICE_118.CE Control/N_222_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_96 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to   SLICE_295.D1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_295.D1 to   SLICE_295.F1 SLICE_295
ROUTE        17   e 0.908   SLICE_295.F1 to *l/SLICE_96.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_101 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to   SLICE_295.D1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_295.D1 to   SLICE_295.F1 SLICE_295
ROUTE        17   e 0.908   SLICE_295.F1 to */SLICE_101.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_226 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_319.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_319.A0 to */SLICE_319.F0 Control/SLICE_319
ROUTE        16   e 0.908 */SLICE_319.F0 to */SLICE_226.CE Control/N_222_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_102 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to   SLICE_295.D1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_295.D1 to   SLICE_295.F1 SLICE_295
ROUTE        17   e 0.908   SLICE_295.F1 to */SLICE_102.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_114 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_319.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_319.A0 to */SLICE_319.F0 Control/SLICE_319
ROUTE        16   e 0.908 */SLICE_319.F0 to */SLICE_114.CE Control/N_222_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_253 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_268.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_268.D0 to */SLICE_268.F0 Control/SLICE_268
ROUTE         4   e 0.908 */SLICE_268.F0 to */SLICE_253.CE Control/N_74_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_100 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to   SLICE_295.D1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_295.D1 to   SLICE_295.F1 SLICE_295
ROUTE        17   e 0.908   SLICE_295.F1 to */SLICE_100.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_104 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to   SLICE_295.D1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_295.D1 to   SLICE_295.F1 SLICE_295
ROUTE        17   e 0.908   SLICE_295.F1 to */SLICE_104.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_105 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to   SLICE_295.D1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_295.D1 to   SLICE_295.F1 SLICE_295
ROUTE        17   e 0.908   SLICE_295.F1 to */SLICE_105.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_106 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to   SLICE_295.D1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_295.D1 to   SLICE_295.F1 SLICE_295
ROUTE        17   e 0.908   SLICE_295.F1 to */SLICE_106.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_254 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_332.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_332.C0 to */SLICE_332.F0 Packetiser/SLICE_332
ROUTE         4   e 0.908 */SLICE_332.F0 to */SLICE_254.CE Packetiser/Data_0_sqmuxa_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_173 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_279.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_279.D0 to */SLICE_279.F0 Packetiser/SLICE_279
ROUTE         5   e 0.908 */SLICE_279.F0 to */SLICE_173.CE Packetiser/UART_TxSend_0_sqmuxa_1_i_o3_4_o2 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_175 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_279.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_279.D0 to */SLICE_279.F0 Packetiser/SLICE_279
ROUTE         5   e 0.908 */SLICE_279.F0 to */SLICE_175.CE Packetiser/UART_TxSend_0_sqmuxa_1_i_o3_4_o2 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_111 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_319.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_319.A0 to */SLICE_319.F0 Control/SLICE_319
ROUTE        16   e 0.908 */SLICE_319.F0 to */SLICE_111.CE Control/N_222_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_115 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_319.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_319.A0 to */SLICE_319.F0 Control/SLICE_319
ROUTE        16   e 0.908 */SLICE_319.F0 to */SLICE_115.CE Control/N_222_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_116 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_319.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_319.A0 to */SLICE_319.F0 Control/SLICE_319
ROUTE        16   e 0.908 */SLICE_319.F0 to */SLICE_116.CE Control/N_222_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Streamer1/SLICE_217 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_212.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_212.C1 to */SLICE_212.F1 Streamer1/SLICE_212
ROUTE         4   e 0.908 */SLICE_212.F1 to */SLICE_217.CE Streamer1/ipDatace[8] (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_119 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_319.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_319.A0 to */SLICE_319.F0 Control/SLICE_319
ROUTE        16   e 0.908 */SLICE_319.F0 to */SLICE_119.CE Control/N_222_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_120 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_319.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_319.A0 to */SLICE_319.F0 Control/SLICE_319
ROUTE        16   e 0.908 */SLICE_319.F0 to */SLICE_120.CE Control/N_222_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_240 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_318.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_318.A0 to */SLICE_318.F0 Control/SLICE_318
ROUTE         8   e 0.908 */SLICE_318.F0 to */SLICE_240.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_256 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_332.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_332.C0 to */SLICE_332.F0 Packetiser/SLICE_332
ROUTE         4   e 0.908 */SLICE_332.F0 to */SLICE_256.CE Packetiser/Data_0_sqmuxa_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/UART_Inst/SLICE_163 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_289.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_289.C1 to */SLICE_289.F1 Packetiser/UART_Inst/SLICE_289
ROUTE         4   e 0.908 */SLICE_289.F1 to */SLICE_163.CE Packetiser/UART_Inst/N_159 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/UART_Inst/SLICE_155 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_272.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_272.B0 to */SLICE_272.F0 Packetiser/UART_Inst/SLICE_272
ROUTE         4   e 0.908 */SLICE_272.F0 to */SLICE_155.CE Packetiser/UART_Inst/rxData_0_sqmuxa_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_108 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to   SLICE_295.D1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_295.D1 to   SLICE_295.F1 SLICE_295
ROUTE        17   e 0.908   SLICE_295.F1 to */SLICE_108.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/UART_Inst/SLICE_167 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_171.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_171.D0 to */SLICE_171.F0 Packetiser/UART_Inst/SLICE_171
ROUTE         5   e 0.908 */SLICE_171.F0 to */SLICE_167.CE Packetiser/UART_Inst/rxState_3_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_127 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_270.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_270.C1 to */SLICE_270.F1 Packetiser/SLICE_270
ROUTE        13   e 0.908 */SLICE_270.F1 to */SLICE_127.CE Packetiser/N_70_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_128 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_270.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_270.C1 to */SLICE_270.F1 Packetiser/SLICE_270
ROUTE        13   e 0.908 */SLICE_270.F1 to */SLICE_128.CE Packetiser/N_70_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Streamer1/SLICE_213 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_296.B1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_296.B1 to */SLICE_296.F1 Streamer1/SLICE_296
ROUTE         4   e 0.908 */SLICE_296.F1 to */SLICE_213.CE Streamer1/N_53_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Streamer1/SLICE_214 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_296.B1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_296.B1 to */SLICE_296.F1 Streamer1/SLICE_296
ROUTE         4   e 0.908 */SLICE_296.F1 to */SLICE_214.CE Streamer1/N_53_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_132 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_270.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_270.C1 to */SLICE_270.F1 Packetiser/SLICE_270
ROUTE        13   e 0.908 */SLICE_270.F1 to */SLICE_132.CE Packetiser/N_70_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_245 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_318.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_318.A0 to */SLICE_318.F0 Control/SLICE_318
ROUTE         8   e 0.908 */SLICE_318.F0 to */SLICE_245.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/UART_Inst/SLICE_154 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_272.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_272.B0 to */SLICE_272.F0 Packetiser/UART_Inst/SLICE_272
ROUTE         4   e 0.908 */SLICE_272.F0 to */SLICE_154.CE Packetiser/UART_Inst/rxData_0_sqmuxa_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/UART_Inst/SLICE_153 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_272.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_272.B0 to */SLICE_272.F0 Packetiser/UART_Inst/SLICE_272
ROUTE         4   e 0.908 */SLICE_272.F0 to */SLICE_153.CE Packetiser/UART_Inst/rxData_0_sqmuxa_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_126 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_270.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_270.C1 to */SLICE_270.F1 Packetiser/SLICE_270
ROUTE        13   e 0.908 */SLICE_270.F1 to */SLICE_126.CE Packetiser/N_70_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_130 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_270.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_270.C1 to */SLICE_270.F1 Packetiser/SLICE_270
ROUTE        13   e 0.908 */SLICE_270.F1 to */SLICE_130.CE Packetiser/N_70_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_139 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_270.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_270.C1 to */SLICE_270.F1 Packetiser/SLICE_270
ROUTE        13   e 0.908 */SLICE_270.F1 to */SLICE_139.CE Packetiser/N_70_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_97 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to   SLICE_295.D1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_295.D1 to   SLICE_295.F1 SLICE_295
ROUTE        17   e 0.908   SLICE_295.F1 to *l/SLICE_97.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_109 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to   SLICE_295.D1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_295.D1 to   SLICE_295.F1 SLICE_295
ROUTE        17   e 0.908   SLICE_295.F1 to */SLICE_109.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_257 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_332.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_332.C0 to */SLICE_332.F0 Packetiser/SLICE_332
ROUTE         4   e 0.908 */SLICE_332.F0 to */SLICE_257.CE Packetiser/Data_0_sqmuxa_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_176 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_279.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_279.D0 to */SLICE_279.F0 Packetiser/SLICE_279
ROUTE         5   e 0.908 */SLICE_279.F0 to */SLICE_176.CE Packetiser/UART_TxSend_0_sqmuxa_1_i_o3_4_o2 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_140 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_270.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_270.C1 to */SLICE_270.F1 Packetiser/SLICE_270
ROUTE        13   e 0.908 */SLICE_270.F1 to */SLICE_140.CE Packetiser/N_70_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_122 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_319.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_319.A0 to */SLICE_319.F0 Control/SLICE_319
ROUTE        16   e 0.908 */SLICE_319.F0 to */SLICE_122.CE Control/N_222_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_228 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_319.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_319.A0 to */SLICE_319.F0 Control/SLICE_319
ROUTE        16   e 0.908 */SLICE_319.F0 to */SLICE_228.CE Control/N_222_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_236 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_286.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_286.C1 to */SLICE_286.F1 Packetiser/SLICE_286
ROUTE         4   e 0.908 */SLICE_286.F1 to */SLICE_236.CE Packetiser/Source_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_136 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_334.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_334.C0 to */SLICE_334.F0 Packetiser/SLICE_334
ROUTE         4   e 0.908 */SLICE_334.F0 to */SLICE_136.CE Packetiser/Length_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/UART_Inst/SLICE_164 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_289.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_289.C1 to */SLICE_289.F1 Packetiser/UART_Inst/SLICE_289
ROUTE         4   e 0.908 */SLICE_289.F1 to */SLICE_164.CE Packetiser/UART_Inst/N_159 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/UART_Inst/SLICE_168 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_171.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_171.D0 to */SLICE_171.F0 Packetiser/UART_Inst/SLICE_171
ROUTE         5   e 0.908 */SLICE_171.F0 to */SLICE_168.CE Packetiser/UART_Inst/rxState_3_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_234 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_331.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_331.B0 to */SLICE_331.F0 Packetiser/SLICE_331
ROUTE         2   e 0.908 */SLICE_331.F0 to */SLICE_234.CE Packetiser/N_120_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_237 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_286.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_286.C1 to */SLICE_286.F1 Packetiser/SLICE_286
ROUTE         4   e 0.908 */SLICE_286.F1 to */SLICE_237.CE Packetiser/Source_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_137 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_334.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_334.C0 to */SLICE_334.F0 Packetiser/SLICE_334
ROUTE         4   e 0.908 */SLICE_334.F0 to */SLICE_137.CE Packetiser/Length_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_98 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to   SLICE_295.D1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_295.D1 to   SLICE_295.F1 SLICE_295
ROUTE        17   e 0.908   SLICE_295.F1 to *l/SLICE_98.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/UART_Inst/SLICE_171 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_271.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_271.A0 to */SLICE_271.F0 Packetiser/UART_Inst/SLICE_271
ROUTE         1   e 0.908 */SLICE_271.F0 to */SLICE_171.CE Packetiser/UART_Inst/opRxValid_1_sqmuxa_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/UART_Inst/SLICE_165 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_289.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_289.C1 to */SLICE_289.F1 Packetiser/UART_Inst/SLICE_289
ROUTE         4   e 0.908 */SLICE_289.F1 to */SLICE_165.CE Packetiser/UART_Inst/N_159 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/UART_Inst/SLICE_169 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_171.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_171.D0 to */SLICE_171.F0 Packetiser/UART_Inst/SLICE_171
ROUTE         5   e 0.908 */SLICE_171.F0 to */SLICE_169.CE Packetiser/UART_Inst/rxState_3_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_141 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_270.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_270.C1 to */SLICE_270.F1 Packetiser/SLICE_270
ROUTE        13   e 0.908 */SLICE_270.F1 to */SLICE_141.CE Packetiser/N_70_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_225 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_319.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_319.A0 to */SLICE_319.F0 Control/SLICE_319
ROUTE        16   e 0.908 */SLICE_319.F0 to */SLICE_225.CE Control/N_222_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_250 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_268.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_268.D0 to */SLICE_268.F0 Control/SLICE_268
ROUTE         4   e 0.908 */SLICE_268.F0 to */SLICE_250.CE Control/N_74_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_251 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_268.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_268.D0 to */SLICE_268.F0 Control/SLICE_268
ROUTE         4   e 0.908 */SLICE_268.F0 to */SLICE_251.CE Control/N_74_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Streamer1/SLICE_216 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_296.B1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_296.B1 to */SLICE_296.F1 Streamer1/SLICE_296
ROUTE         4   e 0.908 */SLICE_296.F1 to */SLICE_216.CE Streamer1/N_53_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_330 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_270.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_270.C1 to */SLICE_270.F1 Packetiser/SLICE_270
ROUTE        13   e 0.908 */SLICE_270.F1 to */SLICE_330.CE Packetiser/N_70_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_231 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_333.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_333.C0 to */SLICE_333.F0 Packetiser/SLICE_333
ROUTE         4   e 0.908 */SLICE_333.F0 to */SLICE_231.CE Packetiser/Destination_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_232 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_333.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_333.C0 to */SLICE_333.F0 Packetiser/SLICE_333
ROUTE         4   e 0.908 */SLICE_333.F0 to */SLICE_232.CE Packetiser/Destination_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_239 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_331.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_331.B0 to */SLICE_331.F0 Packetiser/SLICE_331
ROUTE         2   e 0.908 */SLICE_331.F0 to */SLICE_239.CE Packetiser/N_120_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_238 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_286.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_286.C1 to */SLICE_286.F1 Packetiser/SLICE_286
ROUTE         4   e 0.908 */SLICE_286.F1 to */SLICE_238.CE Packetiser/Source_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_233 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_333.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_333.C0 to */SLICE_333.F0 Packetiser/SLICE_333
ROUTE         4   e 0.908 */SLICE_333.F0 to */SLICE_233.CE Packetiser/Destination_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_131 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_270.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_270.C1 to */SLICE_270.F1 Packetiser/SLICE_270
ROUTE        13   e 0.908 */SLICE_270.F1 to */SLICE_131.CE Packetiser/N_70_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_248 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_318.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_318.A0 to */SLICE_318.F0 Control/SLICE_318
ROUTE         8   e 0.908 */SLICE_318.F0 to */SLICE_248.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_93 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to   SLICE_295.D1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_295.D1 to   SLICE_295.F1 SLICE_295
ROUTE        17   e 0.908   SLICE_295.F1 to *l/SLICE_93.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_138 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_334.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_334.C0 to */SLICE_334.F0 Packetiser/SLICE_334
ROUTE         4   e 0.908 */SLICE_334.F0 to */SLICE_138.CE Packetiser/Length_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.211ns delay ipReset to opUART_Tx_MGIOL (3.007ns delay and 0.204ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_273.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_273.C0 to */SLICE_273.F0 Packetiser/UART_Inst/SLICE_273
ROUTE         1   e 0.908 */SLICE_273.F0 to *_Tx_MGIOL.LSR N_164_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.208ns delay ipReset to ipReset_MGIOL (3.007ns delay and 0.201ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_125.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_125.B0 to */SLICE_125.F0 Packetiser/SLICE_125
ROUTE         4   e 0.908 */SLICE_125.F0 to *set_MGIOL.LSR Packetiser.opRxStream.EoP_0_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.107ns delay ipReset to opUART_Tx_MGIOL (3.007ns delay and 0.100ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_325.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_325.C0 to */SLICE_325.F0 Packetiser/UART_Inst/SLICE_325
ROUTE         1   e 0.908 */SLICE_325.F0 to *x_MGIOL.ONEG0 Packetiser.UART_Inst.opTx_7 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.049ns delay ipReset to opUART_Tx_MGIOL (3.007ns delay and 0.042ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_324.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_324.B0 to */SLICE_324.F0 Packetiser/UART_Inst/SLICE_324
ROUTE         1   e 0.908 */SLICE_324.F0 to *T_Tx_MGIOL.CE Packetiser.UART_Inst.txClkCount_1_sqmuxa_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.044ns delay ipReset to ipReset_MGIOL (3.007ns delay and 0.037ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_278.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_278.A0 to */SLICE_278.F0 Packetiser/SLICE_278
ROUTE         1   e 0.908 */SLICE_278.F0 to *eset_MGIOL.CE Packetiser.N_113_1_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.754ns delay ipReset to ipReset_MGIOL (1.861ns delay and 0.893ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to *eset_MGIOL.DI ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipUART_Rx" CLKPORT "ipClk" 

Report:    2.754ns delay ipUART_Rx to ipUART_Rx_MGIOL (1.861ns delay and 0.893ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953        110.PAD to      110.PADDI ipUART_Rx
ROUTE         1   e 0.908      110.PADDI to *T_Rx_MGIOL.DI ipUART_Rx_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.647ns delay ipReset to Streamer1/SLICE_223 (2.570ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_223.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_223.C1 to */SLICE_223.F1 Streamer1/SLICE_223
ROUTE         1   e 0.232 */SLICE_223.F1 to */SLICE_223.B0 Streamer1/N_552
CTOF_DEL    ---     0.238 */SLICE_223.B0 to */SLICE_223.F0 Streamer1/SLICE_223
ROUTE         1   e 0.001 */SLICE_223.F0 to *SLICE_223.DI0 Streamer1/wUpper_0_sqmuxa_1 (to ipClk_c)
                  --------
                    2.570   (55.6% logic, 44.4% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.647ns delay ipReset to Packetiser/SLICE_180 (2.570ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_180.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_180.D1 to */SLICE_180.F1 Packetiser/SLICE_180
ROUTE         1   e 0.232 */SLICE_180.F1 to */SLICE_180.D0 Packetiser/rxState_srsts_i_0[4]
CTOF_DEL    ---     0.238 */SLICE_180.D0 to */SLICE_180.F0 Packetiser/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F0 to *SLICE_180.DI0 Packetiser/N_90_i (to ipClk_c)
                  --------
                    2.570   (55.6% logic, 44.4% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipBtn[0]" CLKPORT "ipClk" 

Report:    2.338ns delay ipBtn[0] to Register/SLICE_184 (2.261ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         54.PAD to       54.PADDI ipBtn[0]
ROUTE         1   e 0.908       54.PADDI to */SLICE_184.C0 ipBtn_c[0]
CTOOFX_DEL  ---     0.399 */SLICE_184.C0 to *LICE_184.OFX0 Register/SLICE_184
ROUTE         1   e 0.001 *LICE_184.OFX0 to *SLICE_184.DI0 Register/N_463 (to ipClk_c)
                  --------
                    2.261   (59.8% logic, 40.2% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipBtn[1]" CLKPORT "ipClk" 

Report:    2.338ns delay ipBtn[1] to Register/SLICE_185 (2.261ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         52.PAD to       52.PADDI ipBtn[1]
ROUTE         1   e 0.908       52.PADDI to */SLICE_185.C0 ipBtn_c[1]
CTOOFX_DEL  ---     0.399 */SLICE_185.C0 to *LICE_185.OFX0 Register/SLICE_185
ROUTE         1   e 0.001 *LICE_185.OFX0 to *SLICE_185.DI0 Register/N_464 (to ipClk_c)
                  --------
                    2.261   (59.8% logic, 40.2% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipBtn[2]" CLKPORT "ipClk" 

Report:    2.338ns delay ipBtn[2] to Register/SLICE_186 (2.261ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         53.PAD to       53.PADDI ipBtn[2]
ROUTE         1   e 0.908       53.PADDI to */SLICE_186.C0 ipBtn_c[2]
CTOOFX_DEL  ---     0.399 */SLICE_186.C0 to *LICE_186.OFX0 Register/SLICE_186
ROUTE         1   e 0.001 *LICE_186.OFX0 to *SLICE_186.DI0 Register/N_465 (to ipClk_c)
                  --------
                    2.261   (59.8% logic, 40.2% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipBtn[3]" CLKPORT "ipClk" 

Report:    2.338ns delay ipBtn[3] to Register/SLICE_187 (2.261ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         50.PAD to       50.PADDI ipBtn[3]
ROUTE         1   e 0.908       50.PADDI to */SLICE_187.C0 ipBtn_c[3]
CTOOFX_DEL  ---     0.399 */SLICE_187.C0 to *LICE_187.OFX0 Register/SLICE_187
ROUTE         1   e 0.001 *LICE_187.OFX0 to *SLICE_187.DI0 Register/N_466 (to ipClk_c)
                  --------
                    2.261   (59.8% logic, 40.2% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_203 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to  SLICE_203.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_73 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to   SLICE_73.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_74 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to   SLICE_74.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_75 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to   SLICE_75.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_76 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to   SLICE_76.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_77 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to   SLICE_77.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_78 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to   SLICE_78.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_79 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to   SLICE_79.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_80 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to   SLICE_80.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_81 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to   SLICE_81.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_82 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to   SLICE_82.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_83 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to   SLICE_83.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_84 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to   SLICE_84.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_85 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to   SLICE_85.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_86 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to   SLICE_86.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_87 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to   SLICE_87.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_88 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to   SLICE_88.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Control/SLICE_95 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_95.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Packetiser/SLICE_135 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to *SLICE_135.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Packetiser/SLICE_177 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to *SLICE_177.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Packetiser/SLICE_231 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to *SLICE_231.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Packetiser/SLICE_236 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to *SLICE_236.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to PWM1/SLICE_6 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to *1/SLICE_6.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Control/SLICE_99 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_99.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Packetiser/SLICE_255 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to *SLICE_255.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Control/SLICE_103 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to *SLICE_103.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to PWM1/SLICE_9 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to *1/SLICE_9.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Streamer1/SLICE_211 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to *SLICE_211.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Packetiser/SLICE_237 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to *SLICE_237.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Streamer1/SLICE_212 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to *SLICE_212.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Packetiser/SLICE_235 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to *SLICE_235.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Control/SLICE_105 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to *SLICE_105.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Packetiser/SLICE_136 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to *SLICE_136.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to PWM1/SLICE_8 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to *1/SLICE_8.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Packetiser/SLICE_138 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to *SLICE_138.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Packetiser/SLICE_257 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to *SLICE_257.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Packetiser/SLICE_279 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to *SLICE_279.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to PWM1/SLICE_7 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to *1/SLICE_7.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Control/SLICE_100 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to *SLICE_100.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Control/SLICE_97 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_97.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Control/SLICE_101 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to *SLICE_101.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Control/SLICE_98 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_98.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Control/SLICE_102 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to *SLICE_102.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Packetiser/SLICE_256 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to *SLICE_256.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Packetiser/SLICE_233 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to *SLICE_233.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to PWM1/SLICE_124 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to *SLICE_124.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Packetiser/SLICE_230 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to *SLICE_230.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Packetiser/SLICE_232 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to *SLICE_232.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Control/SLICE_104 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to *SLICE_104.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Packetiser/SLICE_238 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to *SLICE_238.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Packetiser/SLICE_137 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to *SLICE_137.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Packetiser/SLICE_254 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to *SLICE_254.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Control/SLICE_96 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_96.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to SLICE_208 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to   SLICE_208.A0 ipReset_c
CTOF_DEL    ---     0.238   SLICE_208.A0 to   SLICE_208.F0 SLICE_208
ROUTE         1   e 0.001   SLICE_208.F0 to  SLICE_208.DI0 ipReset_c_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_171 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_171.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_171.D0 to */SLICE_171.F0 Packetiser/UART_Inst/SLICE_171
ROUTE         5   e 0.001 */SLICE_171.F0 to *SLICE_171.DI0 Packetiser/UART_Inst/rxState_3_sqmuxa (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/SLICE_182 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_182.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_182.D1 to */SLICE_182.F1 Packetiser/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F1 to *SLICE_182.DI1 Packetiser/N_207_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Control/SLICE_123 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_123.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_123.D1 to */SLICE_123.F1 Control/SLICE_123
ROUTE         1   e 0.001 */SLICE_123.F1 to *SLICE_123.DI1 Control/N_33s (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_154 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_154.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_154.C0 to */SLICE_154.F0 Packetiser/UART_Inst/SLICE_154
ROUTE         1   e 0.001 */SLICE_154.F0 to *SLICE_154.DI0 Packetiser/UART_Inst/rxData_7[4] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_162 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_162.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_162.D1 to */SLICE_162.F1 Packetiser/UART_Inst/SLICE_162
ROUTE         1   e 0.001 */SLICE_162.F1 to *SLICE_162.DI1 Packetiser/UART_Inst/txData_8[1] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/SLICE_179 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_179.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_179.D1 to */SLICE_179.F1 Packetiser/SLICE_179
ROUTE         1   e 0.001 */SLICE_179.F1 to *SLICE_179.DI1 Packetiser/N_88_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Control/SLICE_109 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_109.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_109.C1 to */SLICE_109.F1 Control/SLICE_109
ROUTE         1   e 0.001 */SLICE_109.F1 to *SLICE_109.DI1 Control/N_614 (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Control/SLICE_94 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to *l/SLICE_94.D0 ipReset_c
CTOF_DEL    ---     0.238 *l/SLICE_94.D0 to *l/SLICE_94.F0 Control/SLICE_94
ROUTE         1   e 0.001 *l/SLICE_94.F0 to */SLICE_94.DI0 Control/N_324_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_164 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_164.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_164.D1 to */SLICE_164.F1 Packetiser/UART_Inst/SLICE_164
ROUTE         1   e 0.001 */SLICE_164.F1 to *SLICE_164.DI1 Packetiser/UART_Inst/txData_8[5] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_152 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_152.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_152.C0 to */SLICE_152.F0 Packetiser/UART_Inst/SLICE_152
ROUTE         1   e 0.001 */SLICE_152.F0 to *SLICE_152.DI0 Packetiser/UART_Inst/rxData_7[0] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Control/SLICE_107 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_107.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_107.C1 to */SLICE_107.F1 Control/SLICE_107
ROUTE         1   e 0.001 */SLICE_107.F1 to *SLICE_107.DI1 Control/N_586 (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Control/SLICE_106 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_106.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_106.C1 to */SLICE_106.F1 Control/SLICE_106
ROUTE         1   e 0.001 */SLICE_106.F1 to *SLICE_106.DI1 Control/N_572 (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_164 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_164.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_164.D0 to */SLICE_164.F0 Packetiser/UART_Inst/SLICE_164
ROUTE         1   e 0.001 */SLICE_164.F0 to *SLICE_164.DI0 Packetiser/UART_Inst/txData_8[4] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_163 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_163.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_163.D1 to */SLICE_163.F1 Packetiser/UART_Inst/SLICE_163
ROUTE         1   e 0.001 */SLICE_163.F1 to *SLICE_163.DI1 Packetiser/UART_Inst/txData_8[3] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_153 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_153.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_153.C0 to */SLICE_153.F0 Packetiser/UART_Inst/SLICE_153
ROUTE         1   e 0.001 */SLICE_153.F0 to *SLICE_153.DI0 Packetiser/UART_Inst/rxData_7[2] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_162 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_162.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_162.D0 to */SLICE_162.F0 Packetiser/UART_Inst/SLICE_162
ROUTE         1   e 0.001 */SLICE_162.F0 to *SLICE_162.DI0 Packetiser/UART_Inst/txData_8[0] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_153 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_153.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_153.C1 to */SLICE_153.F1 Packetiser/UART_Inst/SLICE_153
ROUTE         1   e 0.001 */SLICE_153.F1 to *SLICE_153.DI1 Packetiser/UART_Inst/rxData_7[3] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Streamer1/SLICE_221 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_221.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_221.C0 to */SLICE_221.F0 Streamer1/SLICE_221
ROUTE         1   e 0.001 */SLICE_221.F0 to *SLICE_221.DI0 Streamer1/N_21s (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Control/SLICE_93 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to *l/SLICE_93.D0 ipReset_c
CTOF_DEL    ---     0.238 *l/SLICE_93.D0 to *l/SLICE_93.F0 Control/SLICE_93
ROUTE         1   e 0.001 *l/SLICE_93.F0 to */SLICE_93.DI0 Control/N_302_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Control/SLICE_108 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_108.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_108.C1 to */SLICE_108.F1 Control/SLICE_108
ROUTE         1   e 0.001 */SLICE_108.F1 to *SLICE_108.DI1 Control/N_600 (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Control/SLICE_109 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_109.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_109.C0 to */SLICE_109.F0 Control/SLICE_109
ROUTE         1   e 0.001 */SLICE_109.F0 to *SLICE_109.DI0 Control/N_607 (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_163 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_163.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_163.D0 to */SLICE_163.F0 Packetiser/UART_Inst/SLICE_163
ROUTE         1   e 0.001 */SLICE_163.F0 to *SLICE_163.DI0 Packetiser/UART_Inst/txData_8[2] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_165 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_165.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_165.D0 to */SLICE_165.F0 Packetiser/UART_Inst/SLICE_165
ROUTE         1   e 0.001 */SLICE_165.F0 to *SLICE_165.DI0 Packetiser/UART_Inst/txData_8[6] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_152 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_152.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_152.C1 to */SLICE_152.F1 Packetiser/UART_Inst/SLICE_152
ROUTE         1   e 0.001 */SLICE_152.F1 to *SLICE_152.DI1 Packetiser/UART_Inst/rxData_7[1] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_154 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_154.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_154.C1 to */SLICE_154.F1 Packetiser/UART_Inst/SLICE_154
ROUTE         1   e 0.001 */SLICE_154.F1 to *SLICE_154.DI1 Packetiser/UART_Inst/rxData_7[5] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/SLICE_181 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_181.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_181.C0 to */SLICE_181.F0 Packetiser/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F0 to *SLICE_181.DI0 Packetiser/txState_nss[0] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Streamer1/SLICE_212 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_212.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_212.C0 to */SLICE_212.F0 Streamer1/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F0 to *SLICE_212.DI0 Streamer1/N_183_i_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_155 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_155.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_155.C0 to */SLICE_155.F0 Packetiser/UART_Inst/SLICE_155
ROUTE         1   e 0.001 */SLICE_155.F0 to *SLICE_155.DI0 Packetiser/UART_Inst/rxData_7[6] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Control/SLICE_107 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_107.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_107.C0 to */SLICE_107.F0 Control/SLICE_107
ROUTE         1   e 0.001 */SLICE_107.F0 to *SLICE_107.DI0 Control/N_579 (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_155 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_155.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_155.C1 to */SLICE_155.F1 Packetiser/UART_Inst/SLICE_155
ROUTE         1   e 0.001 */SLICE_155.F1 to *SLICE_155.DI1 Packetiser/UART_Inst/rxData_7[7] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/SLICE_182 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_182.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_182.D0 to */SLICE_182.F0 Packetiser/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F0 to *SLICE_182.DI0 Packetiser/N_209_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/SLICE_179 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_179.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_179.D0 to */SLICE_179.F0 Packetiser/SLICE_179
ROUTE         1   e 0.001 */SLICE_179.F0 to *SLICE_179.DI0 Packetiser/N_86_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Control/SLICE_106 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_106.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_106.C0 to */SLICE_106.F0 Control/SLICE_106
ROUTE         1   e 0.001 */SLICE_106.F0 to *SLICE_106.DI0 Control/N_565 (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Control/SLICE_108 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_108.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_108.C0 to */SLICE_108.F0 Control/SLICE_108
ROUTE         1   e 0.001 */SLICE_108.F0 to *SLICE_108.DI0 Control/N_593 (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/SLICE_183 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_183.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_183.D0 to */SLICE_183.F0 Packetiser/SLICE_183
ROUTE         1   e 0.001 */SLICE_183.F0 to *SLICE_183.DI0 Packetiser/N_205_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/SLICE_224 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_224.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_224.C0 to */SLICE_224.F0 Packetiser/SLICE_224
ROUTE         1   e 0.001 */SLICE_224.F0 to *SLICE_224.DI0 Packetiser/N_27_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_156 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_156.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_156.D0 to */SLICE_156.F0 Packetiser/UART_Inst/SLICE_156
ROUTE         1   e 0.001 */SLICE_156.F0 to *SLICE_156.DI0 Packetiser/UART_Inst/N_55s (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/SLICE_234 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_234.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_234.D0 to */SLICE_234.F0 Packetiser/SLICE_234
ROUTE         1   e 0.001 */SLICE_234.F0 to *SLICE_234.DI0 Packetiser/N_131_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/SLICE_125 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_125.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_125.B0 to */SLICE_125.F0 Packetiser/SLICE_125
ROUTE         4   e 0.001 */SLICE_125.F0 to *SLICE_125.DI0 Packetiser.opRxStream.EoP_0_sqmuxa (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_166 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_166.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_166.D0 to */SLICE_166.F0 Packetiser/UART_Inst/SLICE_166
ROUTE         1   e 0.001 */SLICE_166.F0 to *SLICE_166.DI0 Packetiser/UART_Inst/N_81s (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_165 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_165.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_165.C1 to */SLICE_165.F1 Packetiser/UART_Inst/SLICE_165
ROUTE         1   e 0.001 */SLICE_165.F1 to *SLICE_165.DI1 Packetiser/UART_Inst/txData_RNO[7] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/SLICE_183 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_183.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_183.D1 to */SLICE_183.F1 Packetiser/SLICE_183
ROUTE         1   e 0.001 */SLICE_183.F1 to *SLICE_183.DI1 Packetiser/N_203_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/SLICE_239 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_239.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_239.C0 to */SLICE_239.F0 Packetiser/SLICE_239
ROUTE         1   e 0.001 */SLICE_239.F0 to *SLICE_239.DI0 Packetiser/SoP_1_sqmuxa (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Control/SLICE_93 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to *l/SLICE_93.D1 ipReset_c
CTOF_DEL    ---     0.238 *l/SLICE_93.D1 to *l/SLICE_93.F1 Control/SLICE_93
ROUTE         1   e 0.001 *l/SLICE_93.F1 to */SLICE_93.DI1 Control/N_313_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Control/SLICE_110 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_110.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_110.D0 to */SLICE_110.F0 Control/SLICE_110
ROUTE         1   e 0.001 */SLICE_110.F0 to *SLICE_110.DI0 Control/State_nss[0] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/SLICE_181 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_181.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_181.D1 to */SLICE_181.F1 Packetiser/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F1 to *SLICE_181.DI1 Packetiser/N_211_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Control/SLICE_123 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_123.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_123.D0 to */SLICE_123.F0 Control/SLICE_123
ROUTE         1   e 0.001 */SLICE_123.F0 to *SLICE_123.DI0 Control/N_32s (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.152ns delay ipReset to Streamer1/FIFOBLOCK/pdp_ram_0_0_0 (1.861ns delay and 0.291ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to *am_0_0_0.RSTB ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.152ns delay ipReset to Streamer1/FIFOBLOCK/pdp_ram_0_0_0 (1.861ns delay and 0.291ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to *am_0_0_0.RSTA ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.087ns delay ipReset to Packetiser/UART_Inst/SLICE_148 (1.861ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_148.CE ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.087ns delay ipReset to Control/SLICE_229 (1.861ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_229.CE ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.087ns delay ipReset to Control/SLICE_249 (1.861ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_249.CE ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.087ns delay ipReset to Packetiser/UART_Inst/SLICE_147 (1.861ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_147.CE ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.087ns delay ipReset to Packetiser/UART_Inst/SLICE_151 (1.861ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_151.CE ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.087ns delay ipReset to Packetiser/UART_Inst/SLICE_150 (1.861ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_150.CE ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.087ns delay ipReset to Control/SLICE_244 (1.861ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_244.CE ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.087ns delay ipReset to Packetiser/UART_Inst/SLICE_149 (1.861ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to */SLICE_149.CE ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.062ns delay ipReset to ipUART_Rx_MGIOL (1.861ns delay and 0.201ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to *_Rx_MGIOL.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.903ns delay ipReset to opPWM_MGIOL (1.861ns delay and 0.042ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       180   e 0.908       19.PADDI to opPWM_MGIOL.CE ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.


================================================================================
<A name="map_twr_pref_0_3"></A>Preference: Unconstrained: CLOCK_TO_OUT
            10 unconstrained paths found
--------------------------------------------------------------------------------

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[0]" CLKPORT "ipClk" 

Report:    3.534ns delay Register/SLICE_204 to opLED[0]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_204.CLK to */SLICE_204.Q0 Register/SLICE_204 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_204.Q0 to */SLICE_310.A0 Register/LEDs[0]
CTOF_DEL    ---     0.238 */SLICE_310.A0 to */SLICE_310.F0 Register/SLICE_310
ROUTE         1   e 0.908 */SLICE_310.F0 to       46.PADDO WrRegisters.LEDs_i[0]
DOPAD_DEL   ---     1.117       46.PADDO to         46.PAD opLED[0]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[1]" CLKPORT "ipClk" 

Report:    3.534ns delay Register/SLICE_204 to opLED[1]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_204.CLK to */SLICE_204.Q1 Register/SLICE_204 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_204.Q1 to */SLICE_311.A0 Register/LEDs[1]
CTOF_DEL    ---     0.238 */SLICE_311.A0 to */SLICE_311.F0 Register/SLICE_311
ROUTE         1   e 0.908 */SLICE_311.F0 to       45.PADDO WrRegisters.LEDs_i[1]
DOPAD_DEL   ---     1.117       45.PADDO to         45.PAD opLED[1]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[4]" CLKPORT "ipClk" 

Report:    3.534ns delay Register/SLICE_206 to opLED[4]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_206.CLK to */SLICE_206.Q0 Register/SLICE_206 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_206.Q0 to */SLICE_314.A0 Register/LEDs[4]
CTOF_DEL    ---     0.238 */SLICE_314.A0 to */SLICE_314.F0 Register/SLICE_314
ROUTE         1   e 0.908 */SLICE_314.F0 to       40.PADDO WrRegisters.LEDs_i[4]
DOPAD_DEL   ---     1.117       40.PADDO to         40.PAD opLED[4]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[5]" CLKPORT "ipClk" 

Report:    3.534ns delay Register/SLICE_206 to opLED[5]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_206.CLK to */SLICE_206.Q1 Register/SLICE_206 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_206.Q1 to */SLICE_315.A0 Register/LEDs[5]
CTOF_DEL    ---     0.238 */SLICE_315.A0 to */SLICE_315.F0 Register/SLICE_315
ROUTE         1   e 0.908 */SLICE_315.F0 to       39.PADDO WrRegisters.LEDs_i[5]
DOPAD_DEL   ---     1.117       39.PADDO to         39.PAD opLED[5]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[2]" CLKPORT "ipClk" 

Report:    3.534ns delay Register/SLICE_205 to opLED[2]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_205.CLK to */SLICE_205.Q0 Register/SLICE_205 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_205.Q0 to */SLICE_312.A0 Register/LEDs[2]
CTOF_DEL    ---     0.238 */SLICE_312.A0 to */SLICE_312.F0 Register/SLICE_312
ROUTE         1   e 0.908 */SLICE_312.F0 to       44.PADDO WrRegisters.LEDs_i[2]
DOPAD_DEL   ---     1.117       44.PADDO to         44.PAD opLED[2]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[3]" CLKPORT "ipClk" 

Report:    3.534ns delay Register/SLICE_205 to opLED[3]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_205.CLK to */SLICE_205.Q1 Register/SLICE_205 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_205.Q1 to */SLICE_313.A0 Register/LEDs[3]
CTOF_DEL    ---     0.238 */SLICE_313.A0 to */SLICE_313.F0 Register/SLICE_313
ROUTE         1   e 0.908 */SLICE_313.F0 to       43.PADDO WrRegisters.LEDs_i[3]
DOPAD_DEL   ---     1.117       43.PADDO to         43.PAD opLED[3]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[6]" CLKPORT "ipClk" 

Report:    3.534ns delay Register/SLICE_207 to opLED[6]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_207.CLK to */SLICE_207.Q0 Register/SLICE_207 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_207.Q0 to */SLICE_316.A0 Register/LEDs[6]
CTOF_DEL    ---     0.238 */SLICE_316.A0 to */SLICE_316.F0 Register/SLICE_316
ROUTE         1   e 0.908 */SLICE_316.F0 to       38.PADDO WrRegisters.LEDs_i[6]
DOPAD_DEL   ---     1.117       38.PADDO to         38.PAD opLED[6]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[7]" CLKPORT "ipClk" 

Report:    3.534ns delay Register/SLICE_207 to opLED[7]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_207.CLK to */SLICE_207.Q1 Register/SLICE_207 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_207.Q1 to */SLICE_317.A0 Register/LEDs[7]
CTOF_DEL    ---     0.238 */SLICE_317.A0 to */SLICE_317.F0 Register/SLICE_317
ROUTE         1   e 0.908 */SLICE_317.F0 to       37.PADDO WrRegisters.LEDs_i[7]
DOPAD_DEL   ---     1.117       37.PADDO to         37.PAD opLED[7]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opPWM" CLKPORT "ipClk" 

Report:    3.171ns delay opPWM_MGIOL to opPWM

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     1.367 *PWM_MGIOL.CLK to *M_MGIOL.IOLDO opPWM_MGIOL (from ipClk_c)
ROUTE         1   e 0.908 *M_MGIOL.IOLDO to      103.IOLDO opPWM_c
DOPAD_DEL   ---     0.896      103.IOLDO to        103.PAD opPWM
                  --------
                    3.171   (71.4% logic, 28.6% route), 2 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opUART_Tx" CLKPORT "ipClk" 

Report:    3.146ns delay opUART_Tx_MGIOL to opUART_Tx

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     1.367 *_Tx_MGIOL.CLK to *x_MGIOL.IOLDO opUART_Tx_MGIOL (from ipClk_c)
ROUTE         1   e 0.908 *x_MGIOL.IOLDO to      109.IOLDO opUART_Tx_c
DOPAD_DEL   ---     0.871      109.IOLDO to        109.PAD opUART_Tx
                  --------
                    3.146   (71.1% logic, 28.9% route), 2 logic levels.


================================================================================
<A name="map_twr_pref_0_4"></A>Preference: Unconstrained: MAXDELAY
            0 unconstrained paths found
--------------------------------------------------------------------------------

<A name="mtw1_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |   50.000 MHz|  138.504 MHz|   7  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="mtw1_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 225
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


--------------------------------------------------------------------------------
<A name="mtw1_set_uncoverconns"></A><B><U><big>                Connections not covered by the preferences</big></U></B>
--------------------------------------------------------------------------------

     Delay                        Element                 Net

  e 0.908ns pUART_Tx_MGIOL.IOLDO to      opUART_Tx.IOLDO opUART_Tx_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_0_0.CLKA ipClk_c
  e 0.001ns         SLICE_208.F0 to        SLICE_208.DI0 ipReset_c_i
  e 0.908ns      ipUART_Rx.PADDI to   ipUART_Rx_MGIOL.DI ipUART_Rx_c
  e 0.908ns        ipReset.PADDI to     PWM1/SLICE_6.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to     PWM1/SLICE_7.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to     PWM1/SLICE_8.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to     PWM1/SLICE_9.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_59.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_60.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_60.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_61.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_61.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_62.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_62.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_63.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_63.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_64.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_64.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_73.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_74.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_75.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_76.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_77.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_78.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_79.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_80.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_81.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_82.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_83.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_84.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_85.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_86.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_87.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_88.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to  Control/SLICE_93.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to  Control/SLICE_93.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to  Control/SLICE_94.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_95.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_96.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_97.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_98.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_99.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_100.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_101.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_102.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_103.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_104.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_105.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_106.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_106.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_107.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_107.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_108.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_108.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_109.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_109.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_110.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_123.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_123.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to   PWM1/SLICE_124.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_125.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_135.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_136.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_137.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_138.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_147.CE ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_148.CE ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_149.CE ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_150.CE ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_151.CE ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_152.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_152.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_153.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_153.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_154.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_154.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_155.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_155.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_156.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_157.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_157.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_158.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_158.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_159.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_159.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_160.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_160.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_161.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_161.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_162.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_162.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_163.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_163.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_164.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_164.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_165.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_165.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_166.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_171.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_177.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_178.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_179.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_179.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_180.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_181.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_181.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_182.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_182.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_183.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_183.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_203.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_208.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to eamer1/SLICE_211.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to reamer1/SLICE_212.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to reamer1/SLICE_212.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to eamer1/SLICE_212.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to reamer1/SLICE_221.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to reamer1/SLICE_223.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to reamer1/SLICE_223.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_224.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_229.CE ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_230.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_231.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_232.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_233.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_234.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_235.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_236.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_237.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_238.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_239.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_239.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_244.CE ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_249.CE ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_254.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_255.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_256.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_257.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to reamer1/SLICE_258.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to reamer1/SLICE_258.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_260.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to reamer1/SLICE_261.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_267.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_268.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_270.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_271.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_272.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_273.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_274.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_275.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_276.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_277.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_278.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_279.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_279.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_280.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_281.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_284.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_284.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_286.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_288.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_289.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_290.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_295.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to reamer1/SLICE_296.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_318.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_319.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_324.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_325.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_328.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_331.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_332.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_333.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_334.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_336.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_337.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_340.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to       opPWM_MGIOL.CE ipReset_c
  e 0.908ns        ipReset.PADDI to  ipUART_Rx_MGIOL.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to     ipReset_MGIOL.DI ipReset_c
  e 0.908ns        ipReset.PADDI to K/pdp_ram_0_0_0.RSTA ipReset_c
  e 0.908ns        ipReset.PADDI to K/pdp_ram_0_0_0.RSTB ipReset_c
  e 0.908ns    opPWM_MGIOL.IOLDO to          opPWM.IOLDO opPWM_c
  e 0.908ns egister/SLICE_204.Q0 to egister/SLICE_310.A0 Register/LEDs[0]
  e 0.908ns egister/SLICE_204.Q1 to egister/SLICE_311.A0 Register/LEDs[1]
  e 0.908ns egister/SLICE_205.Q0 to egister/SLICE_312.A0 Register/LEDs[2]
  e 0.908ns egister/SLICE_205.Q1 to egister/SLICE_313.A0 Register/LEDs[3]
  e 0.908ns egister/SLICE_206.Q0 to egister/SLICE_314.A0 Register/LEDs[4]
  e 0.908ns egister/SLICE_206.Q1 to egister/SLICE_315.A0 Register/LEDs[5]
  e 0.908ns egister/SLICE_207.Q0 to egister/SLICE_316.A0 Register/LEDs[6]
  e 0.908ns egister/SLICE_207.Q1 to egister/SLICE_317.A0 Register/LEDs[7]
  e 0.908ns       ipBtn[3].PADDI to egister/SLICE_187.C0 ipBtn_c[3]
  e 0.908ns       ipBtn[2].PADDI to egister/SLICE_186.C0 ipBtn_c[2]
  e 0.908ns       ipBtn[1].PADDI to egister/SLICE_185.C0 ipBtn_c[1]
  e 0.908ns       ipBtn[0].PADDI to egister/SLICE_184.C0 ipBtn_c[0]
  e 0.908ns egister/SLICE_310.F0 to       opLED[0].PADDO WrRegisters.LEDs_i[0]
  e 0.908ns egister/SLICE_311.F0 to       opLED[1].PADDO WrRegisters.LEDs_i[1]
  e 0.908ns egister/SLICE_312.F0 to       opLED[2].PADDO WrRegisters.LEDs_i[2]
  e 0.908ns egister/SLICE_313.F0 to       opLED[3].PADDO WrRegisters.LEDs_i[3]
  e 0.908ns egister/SLICE_314.F0 to       opLED[4].PADDO WrRegisters.LEDs_i[4]
  e 0.908ns egister/SLICE_315.F0 to       opLED[5].PADDO WrRegisters.LEDs_i[5]
  e 0.908ns egister/SLICE_316.F0 to       opLED[6].PADDO WrRegisters.LEDs_i[6]
  e 0.908ns egister/SLICE_317.F0 to       opLED[7].PADDO WrRegisters.LEDs_i[7]

--------------------------------------------------------------------------------


<A name="mtw1_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 3528 paths, 1 nets, and 2006 connections (90.77% coverage)

--------------------------------------------------------------------------------
<A name="Map_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Mon Jul 18 20:43:58 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -c -u 0 -gt -mapchkpnt 0 -sethld -o Counter_impl1.tw1 -gui -msgset C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/promote.xml Counter_impl1_map.ncd Counter_impl1.prf 
Design file:     counter_impl1_map.ncd
Preference file: counter_impl1.prf
Device,speed:    LFXP2-5E,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#map_twr_pref_1_0' Target='right'>FREQUENCY PORT "ipClk" 50.000000 MHz (0 errors)</A></LI>            3528 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_1_0"></A>Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            3528 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.282ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/UART_Inst/BitsReceived[2]  (from ipClk_c +)
   Destination:    FF         Data in        Packetiser/UART_Inst/BitsReceived[3]  (to ipClk_c +)

   Delay:               0.283ns  (63.3% logic, 36.7% route), 2 logic levels.

 Constraint Details:

      0.283ns physical path delay Packetiser/UART_Inst/SLICE_144 to Packetiser/UART_Inst/SLICE_144 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint requirement (totaling 0.001ns) by 0.282ns

 Physical Path Details:

      Data path Packetiser/UART_Inst/SLICE_144 to Packetiser/UART_Inst/SLICE_144:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120 *SLICE_144.CLK to */SLICE_144.Q0 Packetiser/UART_Inst/SLICE_144 (from ipClk_c)
ROUTE         3   e 0.103 */SLICE_144.Q0 to */SLICE_144.B1 Packetiser/UART_Inst/BitsReceived[2]
CTOF_DEL    ---     0.059 */SLICE_144.B1 to */SLICE_144.F1 Packetiser/UART_Inst/SLICE_144
ROUTE         1   e 0.001 */SLICE_144.F1 to *SLICE_144.DI1 Packetiser/UART_Inst/un1_BitsReceived_4_axbxc3 (to ipClk_c)
                  --------
                    0.283   (63.3% logic, 36.7% route), 2 logic levels.

<A name="mtw1_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |            -|            -|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="mtw1_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 225
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


--------------------------------------------------------------------------------
<A name="mtw1_hold_uncoverconns"></A><B><U><big>                Connections not covered by the preferences</big></U></B>
--------------------------------------------------------------------------------

     Delay                        Element                 Net

  e 0.450ns pUART_Tx_MGIOL.IOLDO to      opUART_Tx.IOLDO opUART_Tx_c
  e 0.450ns          ipClk.PADDI to K/pdp_ram_0_0_0.CLKA ipClk_c
  e 0.001ns         SLICE_208.F0 to        SLICE_208.DI0 ipReset_c_i
  e 0.450ns      ipUART_Rx.PADDI to   ipUART_Rx_MGIOL.DI ipUART_Rx_c
  e 0.450ns        ipReset.PADDI to     PWM1/SLICE_6.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to     PWM1/SLICE_7.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to     PWM1/SLICE_8.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to     PWM1/SLICE_9.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_59.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_60.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_60.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_61.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_61.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_62.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_62.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_63.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_63.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_64.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_64.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_73.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_74.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_75.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_76.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_77.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_78.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_79.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_80.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_81.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_82.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_83.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_84.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_85.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_86.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_87.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_88.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to  Control/SLICE_93.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to  Control/SLICE_93.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to  Control/SLICE_94.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_95.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_96.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_97.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_98.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_99.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_100.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_101.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_102.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_103.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_104.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_105.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_106.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_106.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_107.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_107.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_108.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_108.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_109.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_109.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_110.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_123.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_123.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to   PWM1/SLICE_124.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_125.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_135.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_136.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_137.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_138.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_147.CE ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_148.CE ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_149.CE ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_150.CE ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_151.CE ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_152.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_152.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_153.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_153.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_154.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_154.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_155.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_155.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_156.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_157.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_157.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_158.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_158.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_159.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_159.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_160.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_160.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_161.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_161.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_162.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_162.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_163.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_163.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_164.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_164.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_165.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_165.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_166.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_171.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_177.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_178.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_179.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_179.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_180.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_181.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_181.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_182.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_182.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_183.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_183.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_203.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_208.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to eamer1/SLICE_211.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to reamer1/SLICE_212.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to reamer1/SLICE_212.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to eamer1/SLICE_212.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to reamer1/SLICE_221.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to reamer1/SLICE_223.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to reamer1/SLICE_223.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_224.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_229.CE ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_230.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_231.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_232.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_233.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_234.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_235.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_236.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_237.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_238.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_239.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_239.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_244.CE ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_249.CE ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_254.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_255.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_256.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_257.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to reamer1/SLICE_258.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to reamer1/SLICE_258.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_260.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to reamer1/SLICE_261.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_267.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_268.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_270.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_271.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_272.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_273.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_274.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_275.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_276.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_277.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_278.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_279.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_279.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_280.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_281.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_284.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_284.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_286.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_288.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_289.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_290.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_295.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to reamer1/SLICE_296.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_318.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_319.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_324.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_325.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_328.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_331.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_332.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_333.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_334.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_336.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_337.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_340.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to       opPWM_MGIOL.CE ipReset_c
  e 0.450ns        ipReset.PADDI to  ipUART_Rx_MGIOL.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to     ipReset_MGIOL.DI ipReset_c
  e 0.450ns        ipReset.PADDI to K/pdp_ram_0_0_0.RSTA ipReset_c
  e 0.450ns        ipReset.PADDI to K/pdp_ram_0_0_0.RSTB ipReset_c
  e 0.450ns    opPWM_MGIOL.IOLDO to          opPWM.IOLDO opPWM_c
  e 0.450ns egister/SLICE_204.Q0 to egister/SLICE_310.A0 Register/LEDs[0]
  e 0.450ns egister/SLICE_204.Q1 to egister/SLICE_311.A0 Register/LEDs[1]
  e 0.450ns egister/SLICE_205.Q0 to egister/SLICE_312.A0 Register/LEDs[2]
  e 0.450ns egister/SLICE_205.Q1 to egister/SLICE_313.A0 Register/LEDs[3]
  e 0.450ns egister/SLICE_206.Q0 to egister/SLICE_314.A0 Register/LEDs[4]
  e 0.450ns egister/SLICE_206.Q1 to egister/SLICE_315.A0 Register/LEDs[5]
  e 0.450ns egister/SLICE_207.Q0 to egister/SLICE_316.A0 Register/LEDs[6]
  e 0.450ns egister/SLICE_207.Q1 to egister/SLICE_317.A0 Register/LEDs[7]
  e 0.450ns       ipBtn[3].PADDI to egister/SLICE_187.C0 ipBtn_c[3]
  e 0.450ns       ipBtn[2].PADDI to egister/SLICE_186.C0 ipBtn_c[2]
  e 0.450ns       ipBtn[1].PADDI to egister/SLICE_185.C0 ipBtn_c[1]
  e 0.450ns       ipBtn[0].PADDI to egister/SLICE_184.C0 ipBtn_c[0]
  e 0.450ns egister/SLICE_310.F0 to       opLED[0].PADDO WrRegisters.LEDs_i[0]
  e 0.450ns egister/SLICE_311.F0 to       opLED[1].PADDO WrRegisters.LEDs_i[1]
  e 0.450ns egister/SLICE_312.F0 to       opLED[2].PADDO WrRegisters.LEDs_i[2]
  e 0.450ns egister/SLICE_313.F0 to       opLED[3].PADDO WrRegisters.LEDs_i[3]
  e 0.450ns egister/SLICE_314.F0 to       opLED[4].PADDO WrRegisters.LEDs_i[4]
  e 0.450ns egister/SLICE_315.F0 to       opLED[5].PADDO WrRegisters.LEDs_i[5]
  e 0.450ns egister/SLICE_316.F0 to       opLED[6].PADDO WrRegisters.LEDs_i[6]
  e 0.450ns egister/SLICE_317.F0 to       opLED[7].PADDO WrRegisters.LEDs_i[7]

--------------------------------------------------------------------------------


<A name="mtw1_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 3528 paths, 1 nets, and 2006 connections (90.77% coverage)



<A name="mtw1_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
