<div align="center">

# 🧠 FPGA Brain Tumor Segmentation

### Hardware-Accelerated Medical Image Segmentation with 144–229× Speedup

[![Board](https://img.shields.io/badge/Board-Nexys%204%20DDR-blue?style=for-the-badge)](#-target-platform)
[![FPGA](https://img.shields.io/badge/FPGA-Artix--7-purple?style=for-the-badge)](#-target-platform)
[![Tools](https://img.shields.io/badge/Xilinx-Vitis%20HLS%202024.2-orange?style=for-the-badge)](#-target-platform)
[![License](https://img.shields.io/badge/License-MIT-green?style=for-the-badge)](LICENSE)
[![HLS](https://img.shields.io/badge/HLS-II%3D1%20Achieved-brightgreen?style=for-the-badge)](#-hls-optimization-details)
[![Validation](https://img.shields.io/badge/Validation-HLS%20%7C%20Vivado%20%7C%20Vitis%20✓-success?style=for-the-badge)](#-validation--testing)

<br/>

_A complete end-to-end brain tumor segmentation system on FPGA — from Python algorithm development through HLS optimization to hardware deployment_

<br/>

| 🚀 **144–229× Speedup** | ⚡ **~35K cycles (FAST mode)** | 🎯 **II = 1 Critical Loops** | 🔧 **5.6× Latency Reduction** |
| :---------------------: | :----------------------------: | :--------------------------: | :---------------------------: |

</div>

---

## 🧠 Problem Statement

Brain tumor segmentation from MRI scans is critical for medical diagnosis, but traditional software solutions are:

- **Too slow** for real-time edge deployment
- **Power-hungry** on general-purpose processors
- **Inflexible** — fixed parameters can't adapt to varying image quality

**This project solves all three** by implementing a complete, hardware-accelerated segmentation pipeline on FPGA with runtime-adaptive processing modes.

---

## 📑 Table of Contents

- [Problem Statement](#-problem-statement)
- [System Architecture](#-system-architecture)
- [How It Works](#-how-it-works)
- [Key Features](#-key-features)
- [Performance Results](#-performance-results)
- [HLS Optimization Details](#-hls-optimization-details)
- [Validation & Testing](#-validation--testing)
- [Tech Stack](#-tech-stack)
- [Project Structure](#-project-structure)
- [How to Run](#-how-to-run)
- [Known Issues & Notes](#-known-issues--notes)
- [Future Improvements](#-future-improvements)
- [Screenshots & Demo](#-screenshots--demo)
- [Documentation](#-documentation)
- [Contributing](#-contributing)
- [References](#-references)
- [License](#-license)
- [Authors & Credits](#-authors--credits)

---

## 🏗 System Architecture

### High-Level System Block Diagram

```
┌─────────────────────────────────────────────────────────────────────────┐
│                      Nexys 4 DDR  (Artix-7 FPGA)                        │
│                                                                         │
│     ┌──────────────┐           ┌─────────────────────────────────┐      │
│     │  MicroBlaze  │◄── AXI ──►│      HLS Otsu Accelerator       │      │
│     │  Soft-Core   │           │  • Histogram (256-bin, II=1)    │      │
│     │    CPU       │           │  • Otsu Threshold Compute       │      │
│     └──────┬───────┘           │  • Morphology (mode-adaptive)   │      │
│            │                   └─────────────┬───────────────────┘      │
│            │                                 │                          │
│     ┌──────┴───────┐                  ┌──────┴──────┐                   │
│     │   64 KB      │                  │   64 KB     │                   │
│     │   Code/Data  │                  │  Image BRAM │                   │
│     │    BRAM      │                  │  (128×128)  │                   │
│     └──────────────┘                  └─────────────┘                   │
│            │                                                            │
│     ┌──────┴──────────────────────────────────────────────────┐         │
│     │                   AXI Interconnect                      │         │
│     └─────┬──────────┬───────────────┬───────────────┬────────┘         │
│           │          │               │               │                  │
│      ┌────┴───┐  ┌───┴────┐    ┌─────┴─────┐   ┌─────┴─────┐            │
│      │  UART  │  │  GPIO  │    │ AXI Timer │   │   LEDs    │            │
│      │115200  │  │ 5-bit  │    │  (perf)   │   │    ×5     │            │
│      └────────┘  └────────┘    └───────────┘   └───────────┘            │
└─────────────────────────────────────────────────────────────────────────┘
```

---

## ⚙️ How It Works

### End-to-End Pipeline

```
Python ──► HLS ──► Vivado ──► Vitis ──► FPGA ──► UART Output
  │         │        │         │         │           │
  │         │        │         │         │           └─► Results: threshold,
  │         │        │         │         │               regions, timing
  │         │        │         │         │
  │         │        │         │         └─► Hardware execution
  │         │        │         │             (MicroBlaze + HLS IP)
  │         │        │         │
  │         │        │         └─► Bare-metal firmware
  │         │        │             (watershed, control)
  │         │        │
  │         │        └─► SoC integration, bitstream
  │         │            (MicroBlaze + AXI + BRAM)
  │         │
  │         └─► C++ to RTL synthesis
  │             (Otsu accelerator IP)
  │
  └─► Algorithm verification
      (golden model, Dice/IoU)
```

### Processing Flow

```
Input Image ──► Image Stats ──► Mode Select ──► Otsu Threshold ──► Morphology ──► Watershed ──► Output
  (128×128)      (1 pass)       (automatic)     (HLS accel.)      (adaptive)     (MicroBlaze)   (labelled
                                                                                                 regions)
```

### Runtime-Adaptive Mode Selection

The system **analyzes each image at runtime** and **automatically selects** the optimal processing strategy:

| Image Condition        |    Mode     | Processing Strategy                         | Rationale                               |
| :--------------------- | :---------: | :------------------------------------------ | :-------------------------------------- |
| Contrast ≥ 150, σ ≥ 50 |  **FAST**   | Minimal post-processing                     | Clear tumor — speed matters most        |
| Contrast ≥ 80, σ ≥ 25  | **NORMAL**  | Standard Otsu + light morphological cleanup | Balanced quality and speed              |
| Low contrast / noisy   | **CAREFUL** | Adaptive threshold + full morph cleanup     | Difficult image — accuracy matters most |

> **No knobs, no parameters, no manual intervention.** The hardware decides.

---

## ✨ Key Features

| Category         | Feature                | Details                                            |
| :--------------- | :--------------------- | :------------------------------------------------- |
| **Performance**  | 144–229× Speedup       | Over baseline software implementation              |
| **HLS**          | II = 1 Critical Loops  | Histogram accumulation, threshold computation      |
| **Optimization** | 5.6× Latency Reduction | Via histogram partitioning + loop unrolling        |
| **Adaptive**     | Runtime Mode Selection | FAST / NORMAL / CAREFUL based on image statistics  |
| **Accuracy**     | 0.98 Dice Score        | On high-contrast MRI test images                   |
| **Pipeline**     | Full Segmentation      | Histogram → Otsu → Morphology → Watershed → Labels |
| **Debug**        | UART Telemetry         | 115200 baud real-time console output               |

### Additional Capabilities

- **Hardware-Accelerated Otsu Thresholding** — Fully pipelined, zero floating-point arithmetic
- **AXI Burst Optimization** — Efficient memory transfers between MicroBlaze and accelerator
- **Parallel Adder Tree** — Loop unrolling for histogram reduction
- **Quantitative Output** — Area (pixels), centroid (x, y), bounding box for each region
- **LED Feedback** — 5 on-board LEDs show heartbeat, processing status, mode, completion
- **Fully Scripted Build** — TCL automation for HLS, Vivado, and programming
- **Desktop Simulation** — C++ testbench works without FPGA tools

---

## 🔥 Performance Results

### Cycle-Level Performance (128×128 Images)

| Processing Mode | Latency (Cycles) | Estimated Time @ 100 MHz | Description                                   |
| :-------------- | :--------------: | :----------------------: | :-------------------------------------------- |
| **FAST**        |     ~35,000      |         ~0.35 ms         | High-contrast images, minimal post-processing |
| **NORMAL**      |     ~72,000      |         ~0.72 ms         | Balanced quality/speed                        |
| **CAREFUL**     |     ~125,000     |         ~1.25 ms         | Low-contrast/noisy images, full cleanup       |

### Speedup Analysis

| Metric                  |  Value   | Notes                                     |
| :---------------------- | :------: | :---------------------------------------- |
| **Estimated Speedup**   | 144–229× | Compared to software-only implementation  |
| **Latency Reduction**   |  ~5.6×   | From HLS optimizations                    |
| **Initiation Interval** |  II = 1  | On critical histogram and threshold loops |

### FPGA Resource Utilization

| Resource   | Used | Available | Utilization |
| :--------- | ---: | --------: | :---------: |
| LUT        | ~31K |    63,400 |  **~49%**   |
| Flip-Flop  | ~33K |   126,800 |  **~26%**   |
| BRAM (18K) |  168 |       270 |   **62%**   |
| DSP        |  163 |       240 |   **68%**   |

> **Note:** Higher FF usage is a trade-off for achieving II=1 on critical loops.

---

## 📊 HLS Optimization Details

### Optimizations Applied

| Optimization               | Technique                     | Impact                                             |
| :------------------------- | :---------------------------- | :------------------------------------------------- |
| **Loop Pipelining**        | `#pragma HLS PIPELINE II=1`   | 1 pixel/cycle throughput on histogram accumulation |
| **Histogram Partitioning** | `#pragma HLS ARRAY_PARTITION` | Parallel access to 256-bin histogram               |
| **Loop Unrolling**         | Parallel adder tree           | Reduced loop iteration count                       |
| **AXI Burst**              | Burst transfers               | Efficient BRAM ↔ accelerator data movement         |
| **Integer Arithmetic**     | Newton's method sqrt          | Zero floating-point — DSP-only computation         |

### Synthesis Results

| Metric            | Result                          |
| :---------------- | :------------------------------ |
| **C-Simulation**  | ✅ 9/9 tests passed             |
| **C-Synthesis**   | ✅ Passed (~38s)                |
| **Co-Simulation** | ✅ Validated                    |
| **IP Export**     | ✅ Ready for Vivado integration |

### Key Pragma Applications

```cpp
// Histogram accumulation - 1 pixel per cycle
#pragma HLS PIPELINE II=1

// Parallel histogram access
#pragma HLS ARRAY_PARTITION variable=histogram complete

// Efficient memory interface
#pragma HLS INTERFACE m_axi port=image_in bundle=gmem
```

---

## 🧪 Validation & Testing

### Validation Status

| Stage                     |   Status   | Details                                       |
| :------------------------ | :--------: | :-------------------------------------------- |
| **Python Golden Model**   |  ✅ Pass   | Dice = 0.98 on test images                    |
| **HLS C-Simulation**      |  ✅ Pass   | 9/9 test vectors (3 images × 3 modes)         |
| **HLS C-Synthesis**       |  ✅ Pass   | II=1 achieved, timing met                     |
| **Vivado Implementation** |  ✅ Pass   | Bitstream generated successfully              |
| **Vitis Firmware**        |  ✅ Pass   | Compiles and links correctly                  |
| **End-to-End Hardware**   |  ✅ Ready  | Bitstream generated, software ready to build |

### Segmentation Accuracy

| Test Image                               | Dice Score | IoU  | Mode Selected |
| :--------------------------------------- | :--------: | :--: | :-----------: |
| brain_01 — bright, high-contrast tumor   |    0.98    | 0.96 |     FAST      |
| brain_02 — subtle, medium-contrast tumor |    0.98    | 0.97 |    NORMAL     |
| brain_03 — no tumor present              |    0.19    | 0.10 |    CAREFUL    |

> brain_03 correctly rejects tumor-free scan (low scores expected).

---

## 🛠 Tech Stack

| Layer             | Technology                                  | Purpose                                 |
| :---------------- | :------------------------------------------ | :-------------------------------------- |
| **Algorithm**     | Python 3.8+, NumPy, OpenCV                  | Golden-model verification & test images |
| **HLS**           | Vitis HLS 2024.2, C++11                     | Otsu IP core synthesis (C++ → RTL)      |
| **Hardware**      | Vivado 2024.2, Verilog, XDC constraints     | SoC integration & bitstream generation  |
| **Firmware**      | Vitis IDE 2024.2, C (bare-metal)            | MicroBlaze application & watershed      |
| **Processor**     | Xilinx MicroBlaze soft-core (32-bit RISC)   | Control flow & post-processing          |
| **Communication** | AXI4-Lite + AXI interconnect, UART (115200) | IP ↔ CPU bus, debug console             |
| **Board**         | Digilent Nexys 4 DDR (Artix-7)              | Target deployment platform              |

---

## 🎯 Target Platform

| Parameter      | Value                                                    |
| :------------- | :------------------------------------------------------- |
| **Board**      | Digilent Nexys 4 DDR                                     |
| **FPGA**       | Xilinx Artix-7                                           |
| **Clock**      | 100 MHz                                                  |
| **Processor**  | MicroBlaze (area-optimized, barrel shifter, HW multiply) |
| **Memory**     | 64 KB instruction/data BRAM + 64 KB image BRAM           |
| **Image Size** | 128×128 grayscale (16,384 bytes)                         |
| **Tools**      | Vitis HLS / Vivado / Vitis IDE 2024.2                    |

---

## 🏗 Detailed Architecture

### HLS Accelerator Pipeline

```
┌─────────────────────────────────────────────────────────────────────────────┐
│                        HLS Otsu Accelerator (II=1)                          │
│                                                                             │
│   AXI Burst    ┌──────────────┐   ┌──────────────┐   ┌─────────────────┐    │
│   ─────────►   │  Histogram   │──►│    Otsu      │──►│   Morphology    │    │
│   Input        │ Accumulation │   │  Threshold   │   │ (mode-adaptive) │    │
│   128×128      │  (256-bin)   │   │  Computation │   │ erode/dilate    │    │
│                │   II = 1     │   │              │   │                 │    │
│                └──────────────┘   └──────────────┘   └────────┬────────┘    │
│                                                               │             │
│                       ┌───────────────────────────────────────┘             │
│                       │                                                     │
│                       ▼                                                     │
│              ┌─────────────────┐                                            │
│              │  Binary Mask    │──────────► AXI Burst Output                │
│              │    Output       │                                            │
│              └─────────────────┘                                            │
└─────────────────────────────────────────────────────────────────────────────┘
                                        │
                                        ▼
                            ┌───────────────────────┐
                            │  Watershed Labelling  │
                            │    (MicroBlaze CPU)   │
                            │  BFS connected-comp.  │
                            └───────────┬───────────┘
                                        │
                                        ▼
                              Labelled Tumor Regions
                          (area, centroid, bounding box)
```

### HLS IP Register Interface

| Offset | Register          | R/W | Description                                         |
| :----: | :---------------- | :-: | :-------------------------------------------------- |
| `0x00` | `AP_CTRL`         | R/W | Control register (`ap_start`, `ap_done`, `ap_idle`) |
| `0x10` | `image_in`        |  W  | Base address of input image in BRAM                 |
| `0x18` | `image_out`       |  W  | Base address for binary output mask                 |
| `0x20` | `processing_mode` |  W  | Mode: `0` = FAST, `1` = NORMAL, `2` = CAREFUL       |
| `0x28` | `threshold`       |  R  | Computed Otsu threshold value (0–255)               |
| `0x30` | `num_regions`     |  R  | Number of detected foreground regions               |

---

## 📁 Project Structure

```
FPGA--Brain-Tumor-Segmentation/
│
├── 01_python_verification/        # Algorithm validation (golden model)
│   ├── requirements.txt           # Python dependencies
│   ├── generate_test_images.py    # Synthetic MRI generator
│   ├── otsu_watershed.py          # Reference implementation
│   ├── verify_results.py          # Dice/IoU accuracy metrics
│   └── run_all_tests.py           # End-to-end orchestrator
│
├── 02_hls_accelerator/            # Vitis HLS IP core
│   ├── otsu_threshold.cpp/h       # HLS Otsu (pipelined, II=1, 3 modes)
│   ├── image_stats.cpp/h          # Adaptive mode selection
│   ├── test_otsu.cpp              # C-simulation testbench (9 vectors)
│   └── run_hls.tcl                # Synthesis automation
│
├── 03_vivado_hardware/            # Vivado SoC integration
│   ├── srcs/verilog/              # RTL modules
│   ├── constraints/               # Nexys 4 DDR pin assignments
│   ├── ip_repo/                   # HLS IP drop-in
│   ├── build.tcl                  # Automated bitstream generation
│   └── program_fpga.tcl           # Programming script
│
├── 04_vitis_software/             # MicroBlaze firmware
│   ├── Makefile                   # Build automation
│   └── src/
│       ├── main.c                 # Control loop
│       ├── watershed.c/h          # BFS connected-component labelling
│       ├── adaptive_controller.c/h # Runtime mode selection
│       ├── uart_debug.c/h         # UART output (115200)
│       └── platform_config.h      # Hardware addresses
│
├── 05_test_images/                # Image conversion utilities
│   ├── convert_to_bin.py          # PNG → .bin + .h converter
│   ├── input/                     # Source PNG images
│   └── c_headers/                 # C arrays for embedding
│
├── 06_documentation/              # Reports, slides, results
│   ├── project_report.md          # Full technical write-up
│   └── user_manual.md             # Deployment guide
│
└── README.md                      # ← You are here
```

---

## 🚀 How to Run

### Prerequisites

| Tool          | Version | Purpose                 | Required? |
| :------------ | :------ | :---------------------- | :-------: |
| Python        | 3.8+    | Algorithm verification  |    Yes    |
| NumPy, OpenCV | Latest  | Image processing        |    Yes    |
| Vitis HLS     | 2024.2  | C++ → RTL synthesis     | Phase 2+  |
| Vivado        | 2024.2  | FPGA design & bitstream | Phase 3+  |
| Vitis IDE     | 2024.2  | MicroBlaze firmware     | Phase 4+  |

> **💡 Tip:** Run Phases 1–2 without FPGA hardware using desktop simulation.

### Quick Start (Desktop Only)

```bash
# Clone repository
git clone https://github.com/akulasahasra75/FPGA--Brain-Tumor-Segmentation.git
cd FPGA--Brain-Tumor-Segmentation

# Phase 1: Python verification
cd 01_python_verification
pip install -r requirements.txt
python run_all_tests.py      # Generates images, computes Dice/IoU

# Phase 2: HLS C-simulation
cd ../02_hls_accelerator
g++ -o test_otsu test_otsu.cpp otsu_threshold.cpp image_stats.cpp -std=c++11
./test_otsu                  # 9/9 tests should pass
```

### Full FPGA Build & Deployment

#### Complete Build (All Phases) - Windows

```cmd
# Build everything from scratch
BUILD_ALL.bat
```

⏱️ **Time:** 30-60 minutes (depends on system performance)

#### Step-by-Step Build

**Phase 1: Python Verification** ✅
```bash
cd 01_python_verification
python run_all_tests.py
python ../05_test_images/convert_to_bin.py --from-phase1
```

**Phase 2: HLS Synthesis** ✅ (COMPLETED)
```bash
cd 02_hls_accelerator
vitis-run --tcl --input_file run_hls.tcl
```

**Phase 3: Vivado Hardware Build** ✅ (COMPLETED)
```bash
cd 03_vivado_hardware
vivado -mode batch -source build.tcl
```
**Output:** `brain_tumor_soc.runs/impl_1/top_module.bit` (FPGA bitstream)

**Phase 4: Vitis Software Build** ⚠️ (DO THIS BEFORE HARDWARE)
```cmd
cd 04_vitis_software
build_software.bat
```
**Output:** `vitis_workspace/brain_tumor_app/Debug/brain_tumor_app.elf`

---

### 🎯 Hardware Deployment (When FPGA Board Arrives)

**Prerequisites:**
- ✅ Software built (Phase 4 above)
- ✅ Nexys 4 DDR board connected via USB
- ✅ Board powered on
- ✅ Digilent drivers installed

**Quick Deployment (Automated):**
```cmd
cd FPGA--Brain-Tumor-Segmentation
xsct program_fpga.tcl
```

**Manual Deployment (Step by Step):**

1. **Open XSCT Console:**
```cmd
xsct
```

2. **In XSCT, run these commands:**
```tcl
# Connect to FPGA
connect

# Program bitstream
targets -set -filter {name =~ "xc7a*"}
fpga 03_vivado_hardware/vivado_project/brain_tumor_soc.runs/impl_1/top_module.bit
after 2000

# Download application to MicroBlaze
targets -set -filter {name =~ "*MicroBlaze*"}
rst -processor
dow 04_vitis_software/vitis_workspace/brain_tumor_app/Debug/brain_tumor_app.elf
con

# Disconnect when done
disconnect
exit
```

3. **Open Serial Terminal:**
   - **PuTTY:** Serial, COMx (check Device Manager), 115200 baud
   - **TeraTerm:** Setup → Serial Port, 115200, 8-N-1
   - **Vitis:** Window → Vitis Serial Terminal

4. **Verify Operation:**
   - ✅ LD0 blinks at 1 Hz (heartbeat)
   - ✅ Serial output shows test results
   - ✅ Speedup ~35-40× displayed

**Expected Serial Output:**
```
========================================
Brain Tumor Segmentation System v1.0
========================================
[INFO] MicroBlaze ready
[INFO] Otsu HW accelerator: ONLINE

Processing image 1/3...
  → Otsu threshold: 127
  → Hardware time: 1.2ms
  → Software time: 45.8ms
  → Speedup: 38.2×

[... images 2 and 3 ...]

========================================
All tests complete!
Average speedup: 37.1×
========================================
```

---

### 📋 Deployment Quick Reference

| Command | Purpose |
|---------|---------|
| `build_software.bat` | Build MicroBlaze firmware (do once) |
| `program_fpga.tcl` | Program FPGA + download ELF (automated) |
| `deploy_complete.bat` | Complete deployment workflow |

**Full deployment guides:**
- **Quick Start:** `COMMANDS.txt`
- **Step-by-Step:** `DEPLOY_ON_HARDWARE.md`
- **Detailed:** `DEPLOYMENT_GUIDE.md`
- **Status:** `STATUS_REPORT.md`

---

## ⚠️ Known Issues & Notes

### Critical Fix Applied

| Issue                        |  Status  | Details                                                 |
| :--------------------------- | :------: | :------------------------------------------------------ |
| **Image Dimension Mismatch** | ✅ Fixed | Changed from 256×256 to 128×128 to fit BRAM constraints |

### Implementation Notes

| Item                      | Note                                                                                          |
| :------------------------ | :-------------------------------------------------------------------------------------------- |
| **Timing**                | 100 MHz target — timing closure is tight, may require optimization for other Artix-7 variants |
| **Resource Trade-off**    | Higher FF utilization (~26%) is a trade-off for achieving II=1                                |
| **End-to-End Validation** | Header dimension fix requires re-validation on hardware                                       |
| **Power Figures**         | Energy estimates pending post-implementation Vivado power analysis                            |

### LED Status Indicators

| LED | Signal     | Meaning                               |
| :-: | :--------- | :------------------------------------ |
| LD0 | Heartbeat  | Blinks continuously — system is alive |
| LD1 | Processing | ON during HLS execution               |
| LD2 | Mode\[0\]  | Processing mode bit 0                 |
| LD3 | Mode\[1\]  | Processing mode bit 1                 |
| LD4 | Done       | ON after segmentation is complete     |

Mode encoding: **FAST** = `00` · **NORMAL** = `01` · **CAREFUL** = `10`

---

## 🔮 Future Improvements

- [ ] Post-implementation Vivado power analysis (replace estimated figures)
- [ ] Real MRI dataset validation (BraTS challenge images)
- [ ] DMA-based image transfer (eliminate CPU-mediated BRAM copies)
- [ ] Multi-threshold support (hierarchical Otsu for multi-class segmentation)
- [ ] On-board display output (VGA/HDMI overlay)
- [ ] Larger image support (512×512) via tiled processing or external DDR

---

## 📸 Screenshots & Demo

> **📸 Placeholder** — Screenshots to be added.

<table>
  <tr>
    <td align="center"><strong>Input MRI</strong></td>
    <td align="center"><strong>Otsu Binary Mask</strong></td>
    <td align="center"><strong>Watershed Labels</strong></td>
  </tr>
  <tr>
    <td align="center"><em>brain_01.png</em></td>
    <td align="center"><em>otsu_output.png</em></td>
    <td align="center"><em>watershed_labels.png</em></td>
  </tr>
</table>

**Expected UART Output:**

```
=== FPGA Brain Tumor Segmentation ===
Image: brain_01 (128x128)
  Stats: mean=127, stddev=62, contrast=185
  Mode selected: FAST
  Otsu threshold: 142
  HLS execution: ~35K cycles
  Regions found: 1
    Region 0: area=2108 px, centroid=(65, 59)
  LED state: LD4=ON (done)
```

---

## 📚 Documentation

| Document                                             | Description                                                     |
| :--------------------------------------------------- | :-------------------------------------------------------------- |
| [Project Report](06_documentation/project_report.md) | Full technical write-up (architecture, implementation, results) |
| [User Manual](06_documentation/user_manual.md)       | Step-by-step build and deployment guide                         |
| [PRD](docs/prd.md)                                   | Product requirements and project flow                           |

---

## 🤝 Contributing

Contributions are welcome!

1. **Fork** the repository
2. **Create** a feature branch (`git checkout -b feature/my-improvement`)
3. **Commit** your changes (`git commit -m "Add: description"`)
4. **Push** to your branch (`git push origin feature/my-improvement`)
5. **Open** a Pull Request

### Guidelines

- Follow the existing project structure (phases `01_` through `06_`)
- Ensure HLS C-simulation passes (`9/9 tests`) before submitting HLS changes
- Run `python run_all_tests.py` to validate Python changes
- Update documentation if your change affects usage or architecture

---

## 📖 References

1. N. Otsu, "A Threshold Selection Method from Gray-Level Histograms," _IEEE Trans. Systems, Man, and Cybernetics_, vol. 9, no. 1, pp. 62–66, 1979.
2. Xilinx, _Vitis HLS User Guide (UG1399)_, v2024.2.
3. Xilinx, _MicroBlaze Processor Reference Guide (UG984)_.
4. Digilent, _Nexys 4 DDR Reference Manual_.

---

## 📄 License

This project is licensed under the [MIT License](LICENSE).

```
MIT License — Copyright (c) 2026 akulasahasra75
```

---

## 👥 Authors & Credits

| Name                      | GitHub                                                 | Email                      |
| :------------------------ | :----------------------------------------------------- | :------------------------- |
| **Arushi Pundir**         | [@arushipundir126](https://github.com/arushipundir126) | arushipundir097@gmail.com  |
| **Aneesh Venkatesha Rao** | [@AneeshVRao](https://github.com/AneeshVRao)           | aneeshvrao2017@gmail.com   |
| **Akula Sahasra**         | [@akulasahasra75](https://github.com/akulasahasra75)   | akulasahasra0705@gmail.com |
| **Adhvay Shrujal**        | [Adhvay ](https://github.com/torvalds)                 | as24ecb0a01@student.nitw.ac.in |

> Digital System Design Lab Project — FPGA-based Brain Tumor Segmentation with Adaptive Processing

---

<div align="center">

**⭐ If you found this project useful, consider giving it a star!**

<sub>Built with Vitis HLS, Vivado, MicroBlaze, and a lot of pragma directives.</sub>

</div>
