
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>hw/ip/prim/rtl/prim_diff_decode.sv Cov: 26% </h3>
<pre style="margin:0; padding:0 ">// Copyright lowRISC contributors.</pre>
<pre style="margin:0; padding:0 ">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</pre>
<pre style="margin:0; padding:0 ">// SPDX-License-Identifier: Apache-2.0</pre>
<pre style="margin:0; padding:0 ">//</pre>
<pre style="margin:0; padding:0 ">// This module decodes a differentially encoded signal and detects</pre>
<pre style="margin:0; padding:0 ">// incorrectly encoded differential states.</pre>
<pre style="margin:0; padding:0 ">//</pre>
<pre style="margin:0; padding:0 ">// In case the differential pair crosses an asynchronous boundary, it has</pre>
<pre style="margin:0; padding:0 ">// to be re-synchronized to the local clock. This can be achieved by</pre>
<pre style="margin:0; padding:0 ">// setting the AsyncOn parameter to 1'b1. In that case, two additional</pre>
<pre style="margin:0; padding:0 ">// input registers are added (to counteract metastability), and</pre>
<pre style="margin:0; padding:0 ">// a pattern detector is instantiated that detects skewed level changes on</pre>
<pre style="margin:0; padding:0 ">// the differential pair (i.e., when level changes on the diff pair are</pre>
<pre style="margin:0; padding:0 ">// sampled one cycle apart due to a timing skew between the two wires).</pre>
<pre style="margin:0; padding:0 ">//</pre>
<pre style="margin:0; padding:0 ">// See also: prim_alert_sender, prim_alert_receiver, alert_handler</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">`include "prim_assert.sv"</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">module prim_diff_decode #(</pre>
<pre style="margin:0; padding:0 ">  // enables additional synchronization logic</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter bit AsyncOn = 1'b0</pre>
<pre style="margin:0; padding:0 ">) (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input        clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input        rst_ni,</pre>
<pre style="margin:0; padding:0 ">  // input diff pair</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input        diff_pi,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input        diff_ni,</pre>
<pre style="margin:0; padding:0 ">  // logical level and</pre>
<pre style="margin:0; padding:0 ">  // detected edges</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic level_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic rise_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic fall_o,</pre>
<pre style="margin:0; padding:0 ">  // either rise or fall</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic event_o,</pre>
<pre style="margin:0; padding:0 ">  //signal integrity issue detected</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic sigint_o</pre>
<pre style="margin:0; padding:0 ">);</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic level_d, level_q;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  ///////////////////////////////////////////////////////////////</pre>
<pre style="margin:0; padding:0 ">  // synchronization regs for incoming diff pair (if required) //</pre>
<pre style="margin:0; padding:0 ">  ///////////////////////////////////////////////////////////////</pre>
<pre id="id45" style="background-color: #FFB6C1; margin:0; padding:0 ">  if (AsyncOn) begin : gen_async</pre>
<pre style="margin:0; padding:0 "></pre>
<pre id="id47" style="background-color: #FFB6C1; margin:0; padding:0 ">    typedef enum logic [1:0] {IsStd, IsSkewed, SigInt} state_e;</pre>
<pre id="id48" style="background-color: #FFB6C1; margin:0; padding:0 ">    state_e state_d, state_q;</pre>
<pre id="id49" style="background-color: #FFB6C1; margin:0; padding:0 ">    logic diff_p_edge, diff_n_edge, diff_check_ok, level;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // 2 sync regs, one reg for edge detection</pre>
<pre id="id52" style="background-color: #FFB6C1; margin:0; padding:0 ">    logic diff_pq, diff_nq, diff_pd, diff_nd;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre id="id54" style="background-color: #FFB6C1; margin:0; padding:0 ">    prim_flop_2sync #(</pre>
<pre id="id55" style="background-color: #FFB6C1; margin:0; padding:0 ">      .Width(1),</pre>
<pre id="id56" style="background-color: #FFB6C1; margin:0; padding:0 ">      .ResetValue(0)</pre>
<pre id="id57" style="background-color: #FFB6C1; margin:0; padding:0 ">    ) i_sync_p (</pre>
<pre id="id58" style="background-color: #FFB6C1; margin:0; padding:0 ">      .clk_i,</pre>
<pre id="id59" style="background-color: #FFB6C1; margin:0; padding:0 ">      .rst_ni,</pre>
<pre id="id60" style="background-color: #FFB6C1; margin:0; padding:0 ">      .d(diff_pi),</pre>
<pre id="id61" style="background-color: #FFB6C1; margin:0; padding:0 ">      .q(diff_pd)</pre>
<pre style="margin:0; padding:0 ">    );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre id="id64" style="background-color: #FFB6C1; margin:0; padding:0 ">    prim_flop_2sync #(</pre>
<pre id="id65" style="background-color: #FFB6C1; margin:0; padding:0 ">      .Width(1),</pre>
<pre id="id66" style="background-color: #FFB6C1; margin:0; padding:0 ">      .ResetValue(1)</pre>
<pre id="id67" style="background-color: #FFB6C1; margin:0; padding:0 ">    ) i_sync_n (</pre>
<pre id="id68" style="background-color: #FFB6C1; margin:0; padding:0 ">      .clk_i,</pre>
<pre id="id69" style="background-color: #FFB6C1; margin:0; padding:0 ">      .rst_ni,</pre>
<pre id="id70" style="background-color: #FFB6C1; margin:0; padding:0 ">      .d(diff_ni),</pre>
<pre id="id71" style="background-color: #FFB6C1; margin:0; padding:0 ">      .q(diff_nd)</pre>
<pre style="margin:0; padding:0 ">    );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // detect level transitions</pre>
<pre id="id75" style="background-color: #FFB6C1; margin:0; padding:0 ">    assign diff_p_edge   = diff_pq ^ diff_pd;</pre>
<pre id="id76" style="background-color: #FFB6C1; margin:0; padding:0 ">    assign diff_n_edge   = diff_nq ^ diff_nd;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // detect sigint issue</pre>
<pre id="id79" style="background-color: #FFB6C1; margin:0; padding:0 ">    assign diff_check_ok = diff_pd ^ diff_nd;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // this is the current logical level</pre>
<pre id="id82" style="background-color: #FFB6C1; margin:0; padding:0 ">    assign level         = diff_pd;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // outputs</pre>
<pre id="id85" style="background-color: #FFB6C1; margin:0; padding:0 ">    assign level_o  = level_d;</pre>
<pre id="id86" style="background-color: #FFB6C1; margin:0; padding:0 ">    assign event_o = rise_o | fall_o;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // sigint detection is a bit more involved in async case since</pre>
<pre style="margin:0; padding:0 ">    // we might have skew on the diff pair, which can result in a</pre>
<pre style="margin:0; padding:0 ">    // one cycle sampling delay between the two wires</pre>
<pre style="margin:0; padding:0 ">    // so we need a simple pattern matcher</pre>
<pre style="margin:0; padding:0 ">    // the following waves are legal</pre>
<pre style="margin:0; padding:0 ">    // clk    |   |   |   |   |   |   |   |</pre>
<pre style="margin:0; padding:0 ">    //           _______     _______</pre>
<pre style="margin:0; padding:0 ">    // p _______/        ...        \________</pre>
<pre style="margin:0; padding:0 ">    //   _______                     ________</pre>
<pre style="margin:0; padding:0 ">    // n        \_______ ... _______/</pre>
<pre style="margin:0; padding:0 ">    //              ____     ___</pre>
<pre style="margin:0; padding:0 ">    // p __________/     ...    \________</pre>
<pre style="margin:0; padding:0 ">    //   _______                     ________</pre>
<pre style="margin:0; padding:0 ">    // n        \_______ ... _______/</pre>
<pre style="margin:0; padding:0 ">    //</pre>
<pre style="margin:0; padding:0 ">    // i.e., level changes may be off by one cycle - which is permissible</pre>
<pre style="margin:0; padding:0 ">    // as long as this condition is only one cycle long.</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre id="id107" style="background-color: #FFB6C1; margin:0; padding:0 ">    always_comb begin : p_diff_fsm</pre>
<pre style="margin:0; padding:0 ">      // default</pre>
<pre id="id109" style="background-color: #FFB6C1; margin:0; padding:0 ">      state_d  = state_q;</pre>
<pre id="id110" style="background-color: #FFB6C1; margin:0; padding:0 ">      level_d  = level_q;</pre>
<pre id="id111" style="background-color: #FFB6C1; margin:0; padding:0 ">      rise_o   = 1'b0;</pre>
<pre id="id112" style="background-color: #FFB6C1; margin:0; padding:0 ">      fall_o   = 1'b0;</pre>
<pre id="id113" style="background-color: #FFB6C1; margin:0; padding:0 ">      sigint_o = 1'b0;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre id="id115" style="background-color: #FFB6C1; margin:0; padding:0 ">      unique case (state_q)</pre>
<pre style="margin:0; padding:0 ">        // we remain here as long as</pre>
<pre style="margin:0; padding:0 ">        // the diff pair is correctly encoded</pre>
<pre id="id118" style="background-color: #FFB6C1; margin:0; padding:0 ">        IsStd: begin</pre>
<pre id="id119" style="background-color: #FFB6C1; margin:0; padding:0 ">          if (diff_check_ok) begin</pre>
<pre id="id120" style="background-color: #FFB6C1; margin:0; padding:0 ">            level_d = level;</pre>
<pre id="id121" style="background-color: #FFB6C1; margin:0; padding:0 ">            if (diff_p_edge && diff_n_edge) begin</pre>
<pre id="id122" style="background-color: #FFB6C1; margin:0; padding:0 ">              if (level) begin</pre>
<pre id="id123" style="background-color: #FFB6C1; margin:0; padding:0 ">                rise_o = 1'b1;</pre>
<pre id="id124" style="background-color: #FFB6C1; margin:0; padding:0 ">              end else begin</pre>
<pre id="id125" style="background-color: #FFB6C1; margin:0; padding:0 ">                fall_o = 1'b1;</pre>
<pre style="margin:0; padding:0 ">              end</pre>
<pre style="margin:0; padding:0 ">            end</pre>
<pre id="id128" style="background-color: #FFB6C1; margin:0; padding:0 ">          end else begin</pre>
<pre id="id129" style="background-color: #FFB6C1; margin:0; padding:0 ">            if (diff_p_edge || diff_n_edge) begin</pre>
<pre id="id130" style="background-color: #FFB6C1; margin:0; padding:0 ">              state_d = IsSkewed;</pre>
<pre id="id131" style="background-color: #FFB6C1; margin:0; padding:0 ">            end else begin</pre>
<pre id="id132" style="background-color: #FFB6C1; margin:0; padding:0 ">              state_d = SigInt;</pre>
<pre id="id133" style="background-color: #FFB6C1; margin:0; padding:0 ">              sigint_o = 1'b1;</pre>
<pre style="margin:0; padding:0 ">            end</pre>
<pre style="margin:0; padding:0 ">          end</pre>
<pre style="margin:0; padding:0 ">        end</pre>
<pre style="margin:0; padding:0 ">        // diff pair must be correctly encoded, otherwise we got a sigint</pre>
<pre id="id138" style="background-color: #FFB6C1; margin:0; padding:0 ">        IsSkewed: begin</pre>
<pre id="id139" style="background-color: #FFB6C1; margin:0; padding:0 ">          if (diff_check_ok) begin</pre>
<pre id="id140" style="background-color: #FFB6C1; margin:0; padding:0 ">            state_d = IsStd;</pre>
<pre id="id141" style="background-color: #FFB6C1; margin:0; padding:0 ">            level_d = level;</pre>
<pre id="id142" style="background-color: #FFB6C1; margin:0; padding:0 ">            if (level) rise_o = 1'b1;</pre>
<pre id="id143" style="background-color: #FFB6C1; margin:0; padding:0 ">            else       fall_o = 1'b1;</pre>
<pre id="id144" style="background-color: #FFB6C1; margin:0; padding:0 ">          end else begin</pre>
<pre id="id145" style="background-color: #FFB6C1; margin:0; padding:0 ">            state_d  = SigInt;</pre>
<pre id="id146" style="background-color: #FFB6C1; margin:0; padding:0 ">            sigint_o = 1'b1;</pre>
<pre style="margin:0; padding:0 ">          end</pre>
<pre style="margin:0; padding:0 ">        end</pre>
<pre style="margin:0; padding:0 ">        // Signal integrity issue detected, remain here</pre>
<pre style="margin:0; padding:0 ">        // until resolved</pre>
<pre id="id151" style="background-color: #FFB6C1; margin:0; padding:0 ">        SigInt: begin</pre>
<pre id="id152" style="background-color: #FFB6C1; margin:0; padding:0 ">          sigint_o = 1'b1;</pre>
<pre id="id153" style="background-color: #FFB6C1; margin:0; padding:0 ">          if (diff_check_ok) begin</pre>
<pre id="id154" style="background-color: #FFB6C1; margin:0; padding:0 ">            state_d  = IsStd;</pre>
<pre id="id155" style="background-color: #FFB6C1; margin:0; padding:0 ">            sigint_o = 1'b0;</pre>
<pre style="margin:0; padding:0 ">          end</pre>
<pre style="margin:0; padding:0 ">        end</pre>
<pre id="id158" style="background-color: #FFB6C1; margin:0; padding:0 ">        default : ;</pre>
<pre style="margin:0; padding:0 ">      endcase</pre>
<pre style="margin:0; padding:0 ">    end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre id="id162" style="background-color: #FFB6C1; margin:0; padding:0 ">    always_ff @(posedge clk_i or negedge rst_ni) begin : p_sync_reg</pre>
<pre id="id163" style="background-color: #FFB6C1; margin:0; padding:0 ">      if (!rst_ni) begin</pre>
<pre id="id164" style="background-color: #FFB6C1; margin:0; padding:0 ">        state_q  <= IsStd;</pre>
<pre id="id165" style="background-color: #FFB6C1; margin:0; padding:0 ">        diff_pq  <= 1'b0;</pre>
<pre id="id166" style="background-color: #FFB6C1; margin:0; padding:0 ">        diff_nq  <= 1'b1;</pre>
<pre id="id167" style="background-color: #FFB6C1; margin:0; padding:0 ">        level_q  <= 1'b0;</pre>
<pre id="id168" style="background-color: #FFB6C1; margin:0; padding:0 ">      end else begin</pre>
<pre id="id169" style="background-color: #FFB6C1; margin:0; padding:0 ">        state_q  <= state_d;</pre>
<pre id="id170" style="background-color: #FFB6C1; margin:0; padding:0 ">        diff_pq  <= diff_pd;</pre>
<pre id="id171" style="background-color: #FFB6C1; margin:0; padding:0 ">        diff_nq  <= diff_nd;</pre>
<pre id="id172" style="background-color: #FFB6C1; margin:0; padding:0 ">        level_q  <= level_d;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 ">    end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //////////////////////////////////////////////////////////</pre>
<pre style="margin:0; padding:0 ">  // fully synchronous case, no skew present in this case //</pre>
<pre style="margin:0; padding:0 ">  //////////////////////////////////////////////////////////</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  end else begin : gen_no_async</pre>
<pre id="id180" style="background-color: #FFB6C1; margin:0; padding:0 ">    logic diff_pq, diff_pd;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // one reg for edge detection</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    assign diff_pd = diff_pi;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // incorrect encoding -> signal integrity issue</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    assign sigint_o = ~(diff_pi ^ diff_ni);</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    assign level_o = (sigint_o) ? level_q : diff_pi;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    assign level_d = level_o;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // detect level transitions</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    assign rise_o  = (~diff_pq &  diff_pi) & ~sigint_o;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    assign fall_o  = ( diff_pq & ~diff_pi) & ~sigint_o;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    assign event_o = rise_o | fall_o;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    always_ff @(posedge clk_i or negedge rst_ni) begin : p_edge_reg</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      if (!rst_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        diff_pq  <= 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        level_q  <= 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      end else begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        diff_pq  <= diff_pd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        level_q  <= level_d;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 ">    end</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  ////////////////</pre>
<pre style="margin:0; padding:0 ">  // assertions //</pre>
<pre style="margin:0; padding:0 ">  ////////////////</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // shared assertions</pre>
<pre style="margin:0; padding:0 ">  // sigint -> level stays the same during sigint</pre>
<pre style="margin:0; padding:0 ">  // $isunknown is needed to avoid false assertion in first clock cycle</pre>
<pre style="margin:0; padding:0 ">  `ASSERT(SigintLevelCheck_A, ##1 sigint_o |-> $stable(level_o))</pre>
<pre style="margin:0; padding:0 ">  // sigint -> no additional events asserted at output</pre>
<pre style="margin:0; padding:0 ">  `ASSERT(SigintEventCheck_A, sigint_o |-> !event_o)</pre>
<pre style="margin:0; padding:0 ">  `ASSERT(SigintRiseCheck_A,  sigint_o |-> !rise_o)</pre>
<pre style="margin:0; padding:0 ">  `ASSERT(SigintFallCheck_A,  sigint_o |-> !fall_o)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  if (AsyncOn) begin : gen_async_assert</pre>
<pre id="id221" style="background-color: #FFB6C1; margin:0; padding:0 ">    // assertions for asynchronous case</pre>
<pre style="margin:0; padding:0 ">    // correctly detect sigint issue (only one transition cycle of permissible due to skew)</pre>
<pre style="margin:0; padding:0 ">    `ASSERT(SigintCheck0_A, diff_pi == diff_ni [*2] |-> ##[1:2] sigint_o)</pre>
<pre style="margin:0; padding:0 ">    // the synchronizer adds 2 cycles of latency</pre>
<pre style="margin:0; padding:0 ">    `ASSERT(SigintCheck1_A, ##1 (diff_pi ^ diff_ni) && $stable(diff_pi) && $stable(diff_ni) ##1</pre>
<pre style="margin:0; padding:0 ">        $rose(diff_pi) && $stable(diff_ni) ##1 $stable(diff_pi) && $fell(diff_ni) |-></pre>
<pre style="margin:0; padding:0 ">        ##2 rise_o)</pre>
<pre style="margin:0; padding:0 ">    `ASSERT(SigintCheck2_A, ##1 (diff_pi ^ diff_ni) && $stable(diff_pi) && $stable(diff_ni) ##1</pre>
<pre style="margin:0; padding:0 ">        $fell(diff_pi) && $stable(diff_ni) ##1 $stable(diff_pi) && $rose(diff_ni) |-></pre>
<pre style="margin:0; padding:0 ">        ##2 fall_o)</pre>
<pre style="margin:0; padding:0 ">    `ASSERT(SigintCheck3_A, ##1 (diff_pi ^ diff_ni) && $stable(diff_pi) && $stable(diff_ni) ##1</pre>
<pre style="margin:0; padding:0 ">        $rose(diff_ni) && $stable(diff_pi) ##1 $stable(diff_ni) && $fell(diff_pi) |-></pre>
<pre style="margin:0; padding:0 ">        ##2 fall_o)</pre>
<pre style="margin:0; padding:0 ">    `ASSERT(SigintCheck4_A, ##1 (diff_pi ^ diff_ni) && $stable(diff_pi) && $stable(diff_ni) ##1</pre>
<pre style="margin:0; padding:0 ">        $fell(diff_ni) && $stable(diff_pi) ##1 $stable(diff_ni) && $rose(diff_pi) |-></pre>
<pre style="margin:0; padding:0 ">        ##2 rise_o)</pre>
<pre style="margin:0; padding:0 ">    // correctly detect edges</pre>
<pre style="margin:0; padding:0 ">    `ASSERT(RiseCheck_A,  ##1 $rose(diff_pi)     && (diff_pi ^ diff_ni) |-></pre>
<pre style="margin:0; padding:0 ">        ##[2:3] rise_o,  clk_i, !rst_ni || sigint_o)</pre>
<pre style="margin:0; padding:0 ">    `ASSERT(FallCheck_A,  ##1 $fell(diff_pi)     && (diff_pi ^ diff_ni) |-></pre>
<pre style="margin:0; padding:0 ">        ##[2:3] fall_o,  clk_i, !rst_ni || sigint_o)</pre>
<pre style="margin:0; padding:0 ">    `ASSERT(EventCheck_A, ##1 $changed(diff_pi)  && (diff_pi ^ diff_ni) |-></pre>
<pre style="margin:0; padding:0 ">        ##[2:3] event_o, clk_i, !rst_ni || sigint_o)</pre>
<pre style="margin:0; padding:0 ">    // correctly detect level</pre>
<pre style="margin:0; padding:0 ">    `ASSERT(LevelCheck0_A, !sigint_o && (diff_pi ^ diff_ni) [*3] |=> $past(diff_pi, 2) == level_o,</pre>
<pre style="margin:0; padding:0 ">        clk_i, !rst_ni || sigint_o)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  end else begin : gen_sync_assert</pre>
<pre style="margin:0; padding:0 ">    // assertions for synchronous case</pre>
<pre style="margin:0; padding:0 ">    // correctly detect sigint issue</pre>
<pre style="margin:0; padding:0 ">    `ASSERT(SigintCheck_A, diff_pi == diff_ni |-> sigint_o)</pre>
<pre style="margin:0; padding:0 ">    // correctly detect edges</pre>
<pre style="margin:0; padding:0 ">    `ASSERT(RiseCheck_A,  ##1 $rose(diff_pi)    && (diff_pi ^ diff_ni) |->  rise_o)</pre>
<pre style="margin:0; padding:0 ">    `ASSERT(FallCheck_A,  ##1 $fell(diff_pi)    && (diff_pi ^ diff_ni) |->  fall_o)</pre>
<pre style="margin:0; padding:0 ">    `ASSERT(EventCheck_A, ##1 $changed(diff_pi) && (diff_pi ^ diff_ni) |-> event_o)</pre>
<pre style="margin:0; padding:0 ">    // correctly detect level</pre>
<pre style="margin:0; padding:0 ">    `ASSERT(LevelCheck_A, (diff_pi ^ diff_ni) |-> diff_pi == level_o)</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">endmodule : prim_diff_decode</pre>
<pre id="id261" style="background-color: #FFB6C1; margin:0; padding:0 "></pre>
</body>
</html>
