# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.srcs/sources_1/new/booth_multiplier.vhd" \
"../../../../../src/full_adder.vhd" \
"../../../../../src/ripple_carry_adder.vhd" \
"../../../../project_1.srcs/sim_1/new/tb_booth_multiplier.vhd" \

# Do not sort compile order
nosort
