// Seed: 1574637766
module module_0 (
    input  tri1  id_0,
    input  tri   id_1,
    input  uwire id_2,
    output uwire id_3,
    input  tri   id_4,
    input  tri0  id_5,
    output wand  id_6
);
  integer id_8 (
      .id_0(1'b0 == id_4),
      .id_1(1)
  );
endmodule
module module_0 (
    output tri0 id_0,
    input logic id_1,
    input supply1 id_2,
    input tri1 id_3,
    input wor id_4,
    input uwire id_5,
    output logic id_6,
    input tri id_7,
    input logic id_8,
    input tri1 id_9,
    input wor id_10,
    output wand id_11,
    input supply1 id_12,
    input supply0 id_13,
    output logic id_14
);
  always id_14 <= #1 1;
  tri0 id_16;
  logic [7:0] id_17;
  assign id_14 = id_8;
  assign id_16 = id_7 ^ id_17[1];
  always @(posedge module_1 or 1) id_6 <= #1 id_1;
  module_0(
      id_4, id_5, id_3, id_0, id_4, id_5, id_0
  );
endmodule
