
FR2_project_5.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000006  00800100  00000504  00000598  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000504  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000000c  00800106  00800106  0000059e  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  0000059e  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000005d0  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000070  00000000  00000000  00000610  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000d98  00000000  00000000  00000680  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000ad2  00000000  00000000  00001418  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000721  00000000  00000000  00001eea  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000000e4  00000000  00000000  0000260c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000632  00000000  00000000  000026f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000000b1  00000000  00000000  00002d22  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000050  00000000  00000000  00002dd3  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	49 c0       	rjmp	.+146    	; 0x94 <__ctors_end>
   2:	00 00       	nop
   4:	64 c0       	rjmp	.+200    	; 0xce <__bad_interrupt>
   6:	00 00       	nop
   8:	62 c0       	rjmp	.+196    	; 0xce <__bad_interrupt>
   a:	00 00       	nop
   c:	60 c0       	rjmp	.+192    	; 0xce <__bad_interrupt>
   e:	00 00       	nop
  10:	5e c0       	rjmp	.+188    	; 0xce <__bad_interrupt>
  12:	00 00       	nop
  14:	5c c0       	rjmp	.+184    	; 0xce <__bad_interrupt>
  16:	00 00       	nop
  18:	5a c0       	rjmp	.+180    	; 0xce <__bad_interrupt>
  1a:	00 00       	nop
  1c:	58 c0       	rjmp	.+176    	; 0xce <__bad_interrupt>
  1e:	00 00       	nop
  20:	56 c0       	rjmp	.+172    	; 0xce <__bad_interrupt>
  22:	00 00       	nop
  24:	54 c0       	rjmp	.+168    	; 0xce <__bad_interrupt>
  26:	00 00       	nop
  28:	52 c0       	rjmp	.+164    	; 0xce <__bad_interrupt>
  2a:	00 00       	nop
  2c:	50 c0       	rjmp	.+160    	; 0xce <__bad_interrupt>
  2e:	00 00       	nop
  30:	4e c0       	rjmp	.+156    	; 0xce <__bad_interrupt>
  32:	00 00       	nop
  34:	4c c0       	rjmp	.+152    	; 0xce <__bad_interrupt>
  36:	00 00       	nop
  38:	4a c0       	rjmp	.+148    	; 0xce <__bad_interrupt>
  3a:	00 00       	nop
  3c:	48 c0       	rjmp	.+144    	; 0xce <__bad_interrupt>
  3e:	00 00       	nop
  40:	c6 c1       	rjmp	.+908    	; 0x3ce <__vector_16>
  42:	00 00       	nop
  44:	44 c0       	rjmp	.+136    	; 0xce <__bad_interrupt>
  46:	00 00       	nop
  48:	42 c0       	rjmp	.+132    	; 0xce <__bad_interrupt>
  4a:	00 00       	nop
  4c:	40 c0       	rjmp	.+128    	; 0xce <__bad_interrupt>
  4e:	00 00       	nop
  50:	3e c0       	rjmp	.+124    	; 0xce <__bad_interrupt>
  52:	00 00       	nop
  54:	3c c0       	rjmp	.+120    	; 0xce <__bad_interrupt>
  56:	00 00       	nop
  58:	3a c0       	rjmp	.+116    	; 0xce <__bad_interrupt>
  5a:	00 00       	nop
  5c:	38 c0       	rjmp	.+112    	; 0xce <__bad_interrupt>
  5e:	00 00       	nop
  60:	36 c0       	rjmp	.+108    	; 0xce <__bad_interrupt>
  62:	00 00       	nop
  64:	34 c0       	rjmp	.+104    	; 0xce <__bad_interrupt>
  66:	00 00       	nop
  68:	32 c0       	rjmp	.+100    	; 0xce <__bad_interrupt>
  6a:	00 00       	nop
  6c:	30 c0       	rjmp	.+96     	; 0xce <__bad_interrupt>
  6e:	00 00       	nop
  70:	2e c0       	rjmp	.+92     	; 0xce <__bad_interrupt>
  72:	00 00       	nop
  74:	2c c0       	rjmp	.+88     	; 0xce <__bad_interrupt>
  76:	00 00       	nop
  78:	2a c0       	rjmp	.+84     	; 0xce <__bad_interrupt>
  7a:	00 00       	nop
  7c:	28 c0       	rjmp	.+80     	; 0xce <__bad_interrupt>
  7e:	00 00       	nop
  80:	26 c0       	rjmp	.+76     	; 0xce <__bad_interrupt>
  82:	00 00       	nop
  84:	24 c0       	rjmp	.+72     	; 0xce <__bad_interrupt>
  86:	00 00       	nop
  88:	22 c0       	rjmp	.+68     	; 0xce <__bad_interrupt>
  8a:	00 00       	nop
  8c:	20 c0       	rjmp	.+64     	; 0xce <__bad_interrupt>
  8e:	00 00       	nop
  90:	1e c0       	rjmp	.+60     	; 0xce <__bad_interrupt>
	...

00000094 <__ctors_end>:
  94:	11 24       	eor	r1, r1
  96:	1f be       	out	0x3f, r1	; 63
  98:	cf ef       	ldi	r28, 0xFF	; 255
  9a:	d0 e1       	ldi	r29, 0x10	; 16
  9c:	de bf       	out	0x3e, r29	; 62
  9e:	cd bf       	out	0x3d, r28	; 61

000000a0 <__do_copy_data>:
  a0:	11 e0       	ldi	r17, 0x01	; 1
  a2:	a0 e0       	ldi	r26, 0x00	; 0
  a4:	b1 e0       	ldi	r27, 0x01	; 1
  a6:	e4 e0       	ldi	r30, 0x04	; 4
  a8:	f5 e0       	ldi	r31, 0x05	; 5
  aa:	00 e0       	ldi	r16, 0x00	; 0
  ac:	0b bf       	out	0x3b, r16	; 59
  ae:	02 c0       	rjmp	.+4      	; 0xb4 <__do_copy_data+0x14>
  b0:	07 90       	elpm	r0, Z+
  b2:	0d 92       	st	X+, r0
  b4:	a6 30       	cpi	r26, 0x06	; 6
  b6:	b1 07       	cpc	r27, r17
  b8:	d9 f7       	brne	.-10     	; 0xb0 <__do_copy_data+0x10>

000000ba <__do_clear_bss>:
  ba:	21 e0       	ldi	r18, 0x01	; 1
  bc:	a6 e0       	ldi	r26, 0x06	; 6
  be:	b1 e0       	ldi	r27, 0x01	; 1
  c0:	01 c0       	rjmp	.+2      	; 0xc4 <.do_clear_bss_start>

000000c2 <.do_clear_bss_loop>:
  c2:	1d 92       	st	X+, r1

000000c4 <.do_clear_bss_start>:
  c4:	a2 31       	cpi	r26, 0x12	; 18
  c6:	b2 07       	cpc	r27, r18
  c8:	e1 f7       	brne	.-8      	; 0xc2 <.do_clear_bss_loop>
  ca:	7a d0       	rcall	.+244    	; 0x1c0 <main>
  cc:	19 c2       	rjmp	.+1074   	; 0x500 <_exit>

000000ce <__bad_interrupt>:
  ce:	98 cf       	rjmp	.-208    	; 0x0 <__vectors>

000000d0 <port_init>:
/******************************************************************************
* Local Function Definitions
******************************************************************************/
void port_init(void)
{
      DDRA = 0xff;
  d0:	8f ef       	ldi	r24, 0xFF	; 255
  d2:	81 b9       	out	0x01, r24	; 1
      DDRD = 0xff;
  d4:	8a b9       	out	0x0a, r24	; 10
      
	
	DDRB = (0<<PB0) | (0<<PB1) | (0 << PB2);
  d6:	14 b8       	out	0x04, r1	; 4
	PORTB = (1<<PB0) | (1<<PB1) | (1 << PB2);
  d8:	87 e0       	ldi	r24, 0x07	; 7
  da:	85 b9       	out	0x05, r24	; 5
  dc:	08 95       	ret

000000de <jobb_index>:
}

void jobb_index(void)
{	
	
	if (pos1 >= 0 ) PORTA = PORTA | (1<<pos1);
  de:	20 91 01 01 	lds	r18, 0x0101	; 0x800101 <pos1>
  e2:	22 23       	and	r18, r18
  e4:	54 f0       	brlt	.+20     	; 0xfa <jobb_index+0x1c>
  e6:	32 b1       	in	r19, 0x02	; 2
  e8:	81 e0       	ldi	r24, 0x01	; 1
  ea:	90 e0       	ldi	r25, 0x00	; 0
  ec:	02 c0       	rjmp	.+4      	; 0xf2 <jobb_index+0x14>
  ee:	88 0f       	add	r24, r24
  f0:	99 1f       	adc	r25, r25
  f2:	2a 95       	dec	r18
  f4:	e2 f7       	brpl	.-8      	; 0xee <jobb_index+0x10>
  f6:	83 2b       	or	r24, r19
  f8:	82 b9       	out	0x02, r24	; 2
	if (pos1 == -1) PORTA = PORTA & 0xf0;
  fa:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <pos1>
  fe:	8f 3f       	cpi	r24, 0xFF	; 255
 100:	19 f4       	brne	.+6      	; 0x108 <jobb_index+0x2a>
 102:	82 b1       	in	r24, 0x02	; 2
 104:	80 7f       	andi	r24, 0xF0	; 240
 106:	82 b9       	out	0x02, r24	; 2
	
	if (pos1 >= 0 ) PORTD = PORTD | (1<<pos1);
 108:	20 91 01 01 	lds	r18, 0x0101	; 0x800101 <pos1>
 10c:	22 23       	and	r18, r18
 10e:	54 f0       	brlt	.+20     	; 0x124 <jobb_index+0x46>
 110:	3b b1       	in	r19, 0x0b	; 11
 112:	81 e0       	ldi	r24, 0x01	; 1
 114:	90 e0       	ldi	r25, 0x00	; 0
 116:	02 c0       	rjmp	.+4      	; 0x11c <jobb_index+0x3e>
 118:	88 0f       	add	r24, r24
 11a:	99 1f       	adc	r25, r25
 11c:	2a 95       	dec	r18
 11e:	e2 f7       	brpl	.-8      	; 0x118 <jobb_index+0x3a>
 120:	83 2b       	or	r24, r19
 122:	8b b9       	out	0x0b, r24	; 11
	if (pos1 == -1) PORTD = PORTD & 0xf0;
 124:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <pos1>
 128:	8f 3f       	cpi	r24, 0xFF	; 255
 12a:	19 f4       	brne	.+6      	; 0x132 <jobb_index+0x54>
 12c:	8b b1       	in	r24, 0x0b	; 11
 12e:	80 7f       	andi	r24, 0xF0	; 240
 130:	8b b9       	out	0x0b, r24	; 11
	
	if (pos1 == -2) pos1 = 4;
 132:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <pos1>
 136:	8e 3f       	cpi	r24, 0xFE	; 254
 138:	19 f4       	brne	.+6      	; 0x140 <jobb_index+0x62>
 13a:	84 e0       	ldi	r24, 0x04	; 4
 13c:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <pos1>
	pos1--;
 140:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <pos1>
 144:	81 50       	subi	r24, 0x01	; 1
 146:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <pos1>
 14a:	08 95       	ret

0000014c <bal_index>:
	
}

void bal_index(void)
{
	if (pos2 <= 7 ) PORTA = PORTA | (1<<pos2);
 14c:	20 91 00 01 	lds	r18, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
 150:	28 30       	cpi	r18, 0x08	; 8
 152:	50 f4       	brcc	.+20     	; 0x168 <bal_index+0x1c>
 154:	32 b1       	in	r19, 0x02	; 2
 156:	81 e0       	ldi	r24, 0x01	; 1
 158:	90 e0       	ldi	r25, 0x00	; 0
 15a:	02 c0       	rjmp	.+4      	; 0x160 <bal_index+0x14>
 15c:	88 0f       	add	r24, r24
 15e:	99 1f       	adc	r25, r25
 160:	2a 95       	dec	r18
 162:	e2 f7       	brpl	.-8      	; 0x15c <bal_index+0x10>
 164:	83 2b       	or	r24, r19
 166:	82 b9       	out	0x02, r24	; 2
	if (pos2 == 8) PORTA = PORTA & 0x0f;
 168:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
 16c:	88 30       	cpi	r24, 0x08	; 8
 16e:	19 f4       	brne	.+6      	; 0x176 <bal_index+0x2a>
 170:	82 b1       	in	r24, 0x02	; 2
 172:	8f 70       	andi	r24, 0x0F	; 15
 174:	82 b9       	out	0x02, r24	; 2
	
	if (pos2 <= 7 ) PORTD = PORTD | (1<<pos2);
 176:	20 91 00 01 	lds	r18, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
 17a:	28 30       	cpi	r18, 0x08	; 8
 17c:	50 f4       	brcc	.+20     	; 0x192 <bal_index+0x46>
 17e:	3b b1       	in	r19, 0x0b	; 11
 180:	81 e0       	ldi	r24, 0x01	; 1
 182:	90 e0       	ldi	r25, 0x00	; 0
 184:	02 c0       	rjmp	.+4      	; 0x18a <bal_index+0x3e>
 186:	88 0f       	add	r24, r24
 188:	99 1f       	adc	r25, r25
 18a:	2a 95       	dec	r18
 18c:	e2 f7       	brpl	.-8      	; 0x186 <bal_index+0x3a>
 18e:	83 2b       	or	r24, r19
 190:	8b b9       	out	0x0b, r24	; 11
	if (pos2 == 8) PORTD = PORTD & 0x0f;
 192:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
 196:	88 30       	cpi	r24, 0x08	; 8
 198:	19 f4       	brne	.+6      	; 0x1a0 <bal_index+0x54>
 19a:	8b b1       	in	r24, 0x0b	; 11
 19c:	8f 70       	andi	r24, 0x0F	; 15
 19e:	8b b9       	out	0x0b, r24	; 11
	
	if (pos2 == 9) pos2 = 3;
 1a0:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
 1a4:	89 30       	cpi	r24, 0x09	; 9
 1a6:	19 f4       	brne	.+6      	; 0x1ae <bal_index+0x62>
 1a8:	83 e0       	ldi	r24, 0x03	; 3
 1aa:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
	pos2++;
 1ae:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
 1b2:	8f 5f       	subi	r24, 0xFF	; 255
 1b4:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
 1b8:	08 95       	ret

000001ba <veszvillogo>:
}

void veszvillogo(void)
{
	bal_index();
 1ba:	c8 df       	rcall	.-112    	; 0x14c <bal_index>
	jobb_index();
 1bc:	90 cf       	rjmp	.-224    	; 0xde <jobb_index>
 1be:	08 95       	ret

000001c0 <main>:
 1c0:	87 df       	rcall	.-242    	; 0xd0 <port_init>
* Notes:            
******************************************************************************/
int main(void)
{
	port_init();
	timer_init();
 1c2:	87 d1       	rcall	.+782    	; 0x4d2 <timer_init>
 1c4:	78 94       	sei
	sei();
 1c6:	80 91 0f 01 	lds	r24, 0x010F	; 0x80010f <timer_task_10ms>
	
	while(1)
	{
		if(timer_task_10ms)
 1ca:	81 11       	cpse	r24, r1
 1cc:	10 92 0f 01 	sts	0x010F, r1	; 0x80010f <timer_task_10ms>
		{
		
			timer_task_10ms=FALSE;
 1d0:	80 91 0e 01 	lds	r24, 0x010E	; 0x80010e <timer_task_50ms>
		}
		
		if(timer_task_50ms)
 1d4:	88 23       	and	r24, r24
 1d6:	09 f4       	brne	.+2      	; 0x1da <main+0x1a>
 1d8:	9a c0       	rjmp	.+308    	; 0x30e <main+0x14e>
 1da:	18 99       	sbic	0x03, 0	; 3
		{

			//PB0	***********************************************************************************************************	
			if((PINB & (1<<PB0)) == 0 && PB0_pushed == FALSE && PB0_re_enable_cnt==BTN_ENA_DELAY)
 1dc:	0d c0       	rjmp	.+26     	; 0x1f8 <main+0x38>
 1de:	80 91 0a 01 	lds	r24, 0x010A	; 0x80010a <PB0_pushed>
 1e2:	81 11       	cpse	r24, r1
 1e4:	09 c0       	rjmp	.+18     	; 0x1f8 <main+0x38>
 1e6:	80 91 04 01 	lds	r24, 0x0104	; 0x800104 <PB0_re_enable_cnt>
 1ea:	82 33       	cpi	r24, 0x32	; 50
 1ec:	29 f4       	brne	.+10     	; 0x1f8 <main+0x38>
 1ee:	81 e0       	ldi	r24, 0x01	; 1
			{
						
				PB0_pushed = TRUE;
 1f0:	80 93 0a 01 	sts	0x010A, r24	; 0x80010a <PB0_pushed>
 1f4:	10 92 04 01 	sts	0x0104, r1	; 0x800104 <PB0_re_enable_cnt>
				PB0_re_enable_cnt = 0;
 1f8:	18 9b       	sbis	0x03, 0	; 3
			}
			if((PINB & (1<<PB0)) == (1<<PB0) && PB0_pushed == TRUE && PB0_re_enable_cnt==BTN_ENA_DELAY)
 1fa:	15 c0       	rjmp	.+42     	; 0x226 <main+0x66>
 1fc:	80 91 0a 01 	lds	r24, 0x010A	; 0x80010a <PB0_pushed>
 200:	81 30       	cpi	r24, 0x01	; 1
 202:	89 f4       	brne	.+34     	; 0x226 <main+0x66>
 204:	80 91 04 01 	lds	r24, 0x0104	; 0x800104 <PB0_re_enable_cnt>
 208:	82 33       	cpi	r24, 0x32	; 50
 20a:	69 f4       	brne	.+26     	; 0x226 <main+0x66>
 20c:	10 92 0a 01 	sts	0x010A, r1	; 0x80010a <PB0_pushed>
			{
				PB0_pushed=FALSE;
 210:	12 b8       	out	0x02, r1	; 2
				PORTA = 0;
 212:	1b b8       	out	0x0b, r1	; 11
				PORTD = 0;
 214:	83 e0       	ldi	r24, 0x03	; 3
				pos1 = 3;
 216:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <pos1>
 21a:	84 e0       	ldi	r24, 0x04	; 4
				pos2 = 4;
 21c:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
 220:	88 e2       	ldi	r24, 0x28	; 40
				
				PB0_re_enable_cnt = 40;
 222:	80 93 04 01 	sts	0x0104, r24	; 0x800104 <PB0_re_enable_cnt>
 226:	19 99       	sbic	0x03, 1	; 3
			}
			//*****************************************************************************************************************							
					
			// PB1
			if((PINB & (1<<PB1)) == 0 && PB1_pushed == FALSE && PB1_re_enable_cnt == PB1_ENA_DELAY)
 228:	1f c0       	rjmp	.+62     	; 0x268 <main+0xa8>
 22a:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <PB1_pushed>
 22e:	81 11       	cpse	r24, r1
 230:	1b c0       	rjmp	.+54     	; 0x268 <main+0xa8>
 232:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <PB1_re_enable_cnt>
 236:	85 30       	cpi	r24, 0x05	; 5
 238:	b9 f4       	brne	.+46     	; 0x268 <main+0xa8>
 23a:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <__data_end>
			{
				if( vesz_toggle == FALSE )
 23e:	81 11       	cpse	r24, r1
 240:	04 c0       	rjmp	.+8      	; 0x24a <main+0x8a>
 242:	81 e0       	ldi	r24, 0x01	; 1
				{
					vesz_toggle = TRUE;
 244:	80 93 06 01 	sts	0x0106, r24	; 0x800106 <__data_end>
 248:	02 c0       	rjmp	.+4      	; 0x24e <main+0x8e>
 24a:	10 92 06 01 	sts	0x0106, r1	; 0x800106 <__data_end>
				}
				
				else
				{
					vesz_toggle = FALSE;
 24e:	12 b8       	out	0x02, r1	; 2
				}
				
				PORTA = 0;
 250:	1b b8       	out	0x0b, r1	; 11
				PORTD = 0;
 252:	83 e0       	ldi	r24, 0x03	; 3
				pos1 = 3;
 254:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <pos1>
 258:	84 e0       	ldi	r24, 0x04	; 4
				pos2 = 4;
 25a:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
 25e:	10 92 03 01 	sts	0x0103, r1	; 0x800103 <PB1_re_enable_cnt>
				PB1_re_enable_cnt = 0;
 262:	81 e0       	ldi	r24, 0x01	; 1
				PB1_pushed = TRUE;
 264:	80 93 09 01 	sts	0x0109, r24	; 0x800109 <PB1_pushed>
 268:	19 9b       	sbis	0x03, 1	; 3
				
			}
				
			if((PINB & (1<<PB1)) == (1<<PB1) && PB1_pushed == TRUE && PB1_re_enable_cnt == PB1_ENA_DELAY)
 26a:	14 c0       	rjmp	.+40     	; 0x294 <main+0xd4>
 26c:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <PB1_pushed>
 270:	81 30       	cpi	r24, 0x01	; 1
 272:	81 f4       	brne	.+32     	; 0x294 <main+0xd4>
 274:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <PB1_re_enable_cnt>
 278:	85 30       	cpi	r24, 0x05	; 5
 27a:	61 f4       	brne	.+24     	; 0x294 <main+0xd4>
 27c:	12 b8       	out	0x02, r1	; 2
			{
				PORTA = 0;
 27e:	1b b8       	out	0x0b, r1	; 11
				PORTD = 0;
 280:	83 e0       	ldi	r24, 0x03	; 3
				pos1 = 3;
 282:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <pos1>
 286:	84 e0       	ldi	r24, 0x04	; 4
				pos2 = 4;
 288:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
 28c:	10 92 03 01 	sts	0x0103, r1	; 0x800103 <PB1_re_enable_cnt>
				PB1_re_enable_cnt = 0;
 290:	10 92 09 01 	sts	0x0109, r1	; 0x800109 <PB1_pushed>
				PB1_pushed=FALSE;
 294:	1a 99       	sbic	0x03, 2	; 3
			}
			
			//*****************************************************************************************************************		
			// PB2
			if((PINB & (1<<PB2)) == 0 && PB2_pushed == FALSE && PB2_re_enable_cnt==BTN_ENA_DELAY)
 296:	0d c0       	rjmp	.+26     	; 0x2b2 <main+0xf2>
 298:	80 91 08 01 	lds	r24, 0x0108	; 0x800108 <PB2_pushed>
 29c:	81 11       	cpse	r24, r1
 29e:	09 c0       	rjmp	.+18     	; 0x2b2 <main+0xf2>
 2a0:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <PB2_re_enable_cnt>
 2a4:	82 33       	cpi	r24, 0x32	; 50
 2a6:	29 f4       	brne	.+10     	; 0x2b2 <main+0xf2>
 2a8:	81 e0       	ldi	r24, 0x01	; 1
			{
				
				PB2_pushed = TRUE;
 2aa:	80 93 08 01 	sts	0x0108, r24	; 0x800108 <PB2_pushed>
 2ae:	10 92 02 01 	sts	0x0102, r1	; 0x800102 <PB2_re_enable_cnt>
				PB2_re_enable_cnt = 0;
 2b2:	1a 9b       	sbis	0x03, 2	; 3
			}
			if((PINB & (1<<PB2)) == (1<<PB2) && PB2_pushed == TRUE && PB2_re_enable_cnt==BTN_ENA_DELAY)
 2b4:	15 c0       	rjmp	.+42     	; 0x2e0 <main+0x120>
 2b6:	80 91 08 01 	lds	r24, 0x0108	; 0x800108 <PB2_pushed>
 2ba:	81 30       	cpi	r24, 0x01	; 1
 2bc:	89 f4       	brne	.+34     	; 0x2e0 <main+0x120>
 2be:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <PB2_re_enable_cnt>
 2c2:	82 33       	cpi	r24, 0x32	; 50
 2c4:	69 f4       	brne	.+26     	; 0x2e0 <main+0x120>
 2c6:	12 b8       	out	0x02, r1	; 2
			{
				PORTA = 0;
 2c8:	1b b8       	out	0x0b, r1	; 11
				PORTD = 0;
 2ca:	83 e0       	ldi	r24, 0x03	; 3
				pos1 = 3;
 2cc:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <pos1>
 2d0:	84 e0       	ldi	r24, 0x04	; 4
				pos2 = 4;
 2d2:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
 2d6:	10 92 08 01 	sts	0x0108, r1	; 0x800108 <PB2_pushed>
				
				PB2_pushed=FALSE;
 2da:	88 e2       	ldi	r24, 0x28	; 40
				PB2_re_enable_cnt = 40;
 2dc:	80 93 02 01 	sts	0x0102, r24	; 0x800102 <PB2_re_enable_cnt>
 2e0:	80 91 04 01 	lds	r24, 0x0104	; 0x800104 <PB0_re_enable_cnt>
			}
			//*****************************************************************************************************************		
			
			//gomb tiltasok
			if(PB0_re_enable_cnt<BTN_ENA_DELAY) PB0_re_enable_cnt += 1;
 2e4:	82 33       	cpi	r24, 0x32	; 50
 2e6:	18 f4       	brcc	.+6      	; 0x2ee <main+0x12e>
 2e8:	8f 5f       	subi	r24, 0xFF	; 255
 2ea:	80 93 04 01 	sts	0x0104, r24	; 0x800104 <PB0_re_enable_cnt>
 2ee:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <PB1_re_enable_cnt>
			if(PB1_re_enable_cnt<PB1_ENA_DELAY) PB1_re_enable_cnt += 1;
 2f2:	85 30       	cpi	r24, 0x05	; 5
 2f4:	18 f4       	brcc	.+6      	; 0x2fc <main+0x13c>
 2f6:	8f 5f       	subi	r24, 0xFF	; 255
 2f8:	80 93 03 01 	sts	0x0103, r24	; 0x800103 <PB1_re_enable_cnt>
 2fc:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <PB2_re_enable_cnt>
			if(PB2_re_enable_cnt<BTN_ENA_DELAY) PB2_re_enable_cnt += 1;
 300:	82 33       	cpi	r24, 0x32	; 50
 302:	18 f4       	brcc	.+6      	; 0x30a <main+0x14a>
 304:	8f 5f       	subi	r24, 0xFF	; 255
 306:	80 93 02 01 	sts	0x0102, r24	; 0x800102 <PB2_re_enable_cnt>
 30a:	10 92 0e 01 	sts	0x010E, r1	; 0x80010e <timer_task_50ms>
			
			timer_task_50ms=FALSE;
 30e:	80 91 0d 01 	lds	r24, 0x010D	; 0x80010d <timer_task_150ms>
			}
		
	//*****************************************************************************************************************		
			
			//150 ms timer	
		if(timer_task_150ms)
 312:	88 23       	and	r24, r24
 314:	01 f1       	breq	.+64     	; 0x356 <main+0x196>
 316:	80 91 0a 01 	lds	r24, 0x010A	; 0x80010a <PB0_pushed>
		{
			if (PB0_pushed && !vesz_toggle && PB2_re_enable_cnt == BTN_ENA_DELAY) jobb_index();
 31a:	88 23       	and	r24, r24
 31c:	49 f0       	breq	.+18     	; 0x330 <main+0x170>
 31e:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <__data_end>
 322:	81 11       	cpse	r24, r1
 324:	05 c0       	rjmp	.+10     	; 0x330 <main+0x170>
 326:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <PB2_re_enable_cnt>
 32a:	82 33       	cpi	r24, 0x32	; 50
 32c:	09 f4       	brne	.+2      	; 0x330 <main+0x170>
 32e:	d7 de       	rcall	.-594    	; 0xde <jobb_index>
 330:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <__data_end>
			
			if (vesz_toggle) veszvillogo();
 334:	81 11       	cpse	r24, r1
 336:	41 df       	rcall	.-382    	; 0x1ba <veszvillogo>
 338:	80 91 08 01 	lds	r24, 0x0108	; 0x800108 <PB2_pushed>
			
			if(PB2_pushed && !vesz_toggle && PB0_re_enable_cnt == BTN_ENA_DELAY) bal_index();
 33c:	88 23       	and	r24, r24
 33e:	49 f0       	breq	.+18     	; 0x352 <main+0x192>
 340:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <__data_end>
 344:	81 11       	cpse	r24, r1
 346:	05 c0       	rjmp	.+10     	; 0x352 <main+0x192>
 348:	80 91 04 01 	lds	r24, 0x0104	; 0x800104 <PB0_re_enable_cnt>
 34c:	82 33       	cpi	r24, 0x32	; 50
 34e:	09 f4       	brne	.+2      	; 0x352 <main+0x192>
 350:	fd de       	rcall	.-518    	; 0x14c <bal_index>
 352:	10 92 0d 01 	sts	0x010D, r1	; 0x80010d <timer_task_150ms>
			
			
			timer_task_150ms=FALSE;
 356:	80 91 0c 01 	lds	r24, 0x010C	; 0x80010c <timer_task_450ms>
		}
//*****************************************************************************************************************		
			
			//450 ms timer			
		if(timer_task_450ms)
 35a:	88 23       	and	r24, r24
 35c:	c9 f0       	breq	.+50     	; 0x390 <main+0x1d0>
 35e:	80 91 0a 01 	lds	r24, 0x010A	; 0x80010a <PB0_pushed>
		{
			if(PB0_pushed || PB1_pushed || PB2_pushed)
 362:	81 11       	cpse	r24, r1
 364:	08 c0       	rjmp	.+16     	; 0x376 <main+0x1b6>
 366:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <PB1_pushed>
 36a:	81 11       	cpse	r24, r1
 36c:	04 c0       	rjmp	.+8      	; 0x376 <main+0x1b6>
 36e:	80 91 08 01 	lds	r24, 0x0108	; 0x800108 <PB2_pushed>
 372:	88 23       	and	r24, r24
 374:	29 f0       	breq	.+10     	; 0x380 <main+0x1c0>
 376:	80 91 07 01 	lds	r24, 0x0107	; 0x800107 <ciklus>
			{
				ciklus++;
 37a:	8f 5f       	subi	r24, 0xFF	; 255
 37c:	80 93 07 01 	sts	0x0107, r24	; 0x800107 <ciklus>
 380:	80 91 07 01 	lds	r24, 0x0107	; 0x800107 <ciklus>
			}
			
			if(ciklus == 1) ciklus = 0;
 384:	81 30       	cpi	r24, 0x01	; 1
 386:	11 f4       	brne	.+4      	; 0x38c <main+0x1cc>
 388:	10 92 07 01 	sts	0x0107, r1	; 0x800107 <ciklus>
 38c:	10 92 0c 01 	sts	0x010C, r1	; 0x80010c <timer_task_450ms>
			timer_task_450ms=FALSE;
 390:	80 91 0b 01 	lds	r24, 0x010B	; 0x80010b <timer_task_1s>
		}
		
//*****************************************************************************************************************		
			
			//1000 ms timer	
		if(timer_task_1s)
 394:	88 23       	and	r24, r24
 396:	09 f4       	brne	.+2      	; 0x39a <main+0x1da>
 398:	16 cf       	rjmp	.-468    	; 0x1c6 <main+0x6>
 39a:	80 91 0a 01 	lds	r24, 0x010A	; 0x80010a <PB0_pushed>
		{
			if(PB0_pushed || PB1_pushed || PB2_pushed)
 39e:	81 11       	cpse	r24, r1
 3a0:	08 c0       	rjmp	.+16     	; 0x3b2 <main+0x1f2>
 3a2:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <PB1_pushed>
 3a6:	81 11       	cpse	r24, r1
 3a8:	04 c0       	rjmp	.+8      	; 0x3b2 <main+0x1f2>
 3aa:	80 91 08 01 	lds	r24, 0x0108	; 0x800108 <PB2_pushed>
 3ae:	88 23       	and	r24, r24
 3b0:	29 f0       	breq	.+10     	; 0x3bc <main+0x1fc>
 3b2:	80 91 07 01 	lds	r24, 0x0107	; 0x800107 <ciklus>
			{
				ciklus++;
 3b6:	8f 5f       	subi	r24, 0xFF	; 255
 3b8:	80 93 07 01 	sts	0x0107, r24	; 0x800107 <ciklus>
 3bc:	80 91 07 01 	lds	r24, 0x0107	; 0x800107 <ciklus>
			}
			
			if(ciklus == 1) ciklus = 0;
 3c0:	81 30       	cpi	r24, 0x01	; 1
 3c2:	11 f4       	brne	.+4      	; 0x3c8 <main+0x208>
 3c4:	10 92 07 01 	sts	0x0107, r1	; 0x800107 <ciklus>
 3c8:	10 92 0b 01 	sts	0x010B, r1	; 0x80010b <timer_task_1s>
			
			timer_task_1s=FALSE;
 3cc:	fc ce       	rjmp	.-520    	; 0x1c6 <main+0x6>

000003ce <__vector_16>:
 3ce:	1f 92       	push	r1

/******************************************************************************
* Interrupt Routines
******************************************************************************/
ISR(TIMER0_COMP_vect)
{
 3d0:	0f 92       	push	r0
 3d2:	0f b6       	in	r0, 0x3f	; 63
 3d4:	0f 92       	push	r0
 3d6:	11 24       	eor	r1, r1
 3d8:	2f 93       	push	r18
 3da:	3f 93       	push	r19
 3dc:	4f 93       	push	r20
 3de:	5f 93       	push	r21
 3e0:	6f 93       	push	r22
 3e2:	7f 93       	push	r23
 3e4:	8f 93       	push	r24
 3e6:	9f 93       	push	r25
 3e8:	af 93       	push	r26
 3ea:	bf 93       	push	r27
	timer_cnt++;
 3ec:	40 91 10 01 	lds	r20, 0x0110	; 0x800110 <timer_cnt>
 3f0:	50 91 11 01 	lds	r21, 0x0111	; 0x800111 <timer_cnt+0x1>
 3f4:	4f 5f       	subi	r20, 0xFF	; 255
 3f6:	5f 4f       	sbci	r21, 0xFF	; 255
 3f8:	50 93 11 01 	sts	0x0111, r21	; 0x800111 <timer_cnt+0x1>
 3fc:	40 93 10 01 	sts	0x0110, r20	; 0x800110 <timer_cnt>
	if((timer_cnt % 1) == 0) timer_task_10ms = TRUE;
 400:	81 e0       	ldi	r24, 0x01	; 1
 402:	80 93 0f 01 	sts	0x010F, r24	; 0x80010f <timer_task_10ms>
	if((timer_cnt % 5) == 0) timer_task_50ms = TRUE;
 406:	9a 01       	movw	r18, r20
 408:	ad ec       	ldi	r26, 0xCD	; 205
 40a:	bc ec       	ldi	r27, 0xCC	; 204
 40c:	6a d0       	rcall	.+212    	; 0x4e2 <__umulhisi3>
 40e:	96 95       	lsr	r25
 410:	87 95       	ror	r24
 412:	96 95       	lsr	r25
 414:	87 95       	ror	r24
 416:	9c 01       	movw	r18, r24
 418:	22 0f       	add	r18, r18
 41a:	33 1f       	adc	r19, r19
 41c:	22 0f       	add	r18, r18
 41e:	33 1f       	adc	r19, r19
 420:	82 0f       	add	r24, r18
 422:	93 1f       	adc	r25, r19
 424:	48 17       	cp	r20, r24
 426:	59 07       	cpc	r21, r25
 428:	19 f4       	brne	.+6      	; 0x430 <__LOCK_REGION_LENGTH__+0x30>
 42a:	81 e0       	ldi	r24, 0x01	; 1
 42c:	80 93 0e 01 	sts	0x010E, r24	; 0x80010e <timer_task_50ms>
 	if((timer_cnt % 15) == 0) timer_task_150ms = TRUE;
 430:	9a 01       	movw	r18, r20
 432:	a9 e8       	ldi	r26, 0x89	; 137
 434:	b8 e8       	ldi	r27, 0x88	; 136
 436:	55 d0       	rcall	.+170    	; 0x4e2 <__umulhisi3>
 438:	96 95       	lsr	r25
 43a:	87 95       	ror	r24
 43c:	96 95       	lsr	r25
 43e:	87 95       	ror	r24
 440:	96 95       	lsr	r25
 442:	87 95       	ror	r24
 444:	6f e0       	ldi	r22, 0x0F	; 15
 446:	68 9f       	mul	r22, r24
 448:	90 01       	movw	r18, r0
 44a:	69 9f       	mul	r22, r25
 44c:	30 0d       	add	r19, r0
 44e:	11 24       	eor	r1, r1
 450:	42 17       	cp	r20, r18
 452:	53 07       	cpc	r21, r19
 454:	19 f4       	brne	.+6      	; 0x45c <__LOCK_REGION_LENGTH__+0x5c>
 456:	81 e0       	ldi	r24, 0x01	; 1
 458:	80 93 0d 01 	sts	0x010D, r24	; 0x80010d <timer_task_150ms>
 	if((timer_cnt % 45) == 0) timer_task_450ms = TRUE;
 45c:	9a 01       	movw	r18, r20
 45e:	a3 e8       	ldi	r26, 0x83	; 131
 460:	bd e2       	ldi	r27, 0x2D	; 45
 462:	3f d0       	rcall	.+126    	; 0x4e2 <__umulhisi3>
 464:	96 95       	lsr	r25
 466:	87 95       	ror	r24
 468:	96 95       	lsr	r25
 46a:	87 95       	ror	r24
 46c:	96 95       	lsr	r25
 46e:	87 95       	ror	r24
 470:	6d e2       	ldi	r22, 0x2D	; 45
 472:	68 9f       	mul	r22, r24
 474:	90 01       	movw	r18, r0
 476:	69 9f       	mul	r22, r25
 478:	30 0d       	add	r19, r0
 47a:	11 24       	eor	r1, r1
 47c:	42 17       	cp	r20, r18
 47e:	53 07       	cpc	r21, r19
 480:	19 f4       	brne	.+6      	; 0x488 <__LOCK_REGION_LENGTH__+0x88>
 482:	81 e0       	ldi	r24, 0x01	; 1
 484:	80 93 0c 01 	sts	0x010C, r24	; 0x80010c <timer_task_450ms>
	if((timer_cnt % 100) == 0) timer_task_1s = TRUE;
 488:	9a 01       	movw	r18, r20
 48a:	36 95       	lsr	r19
 48c:	27 95       	ror	r18
 48e:	36 95       	lsr	r19
 490:	27 95       	ror	r18
 492:	ab e7       	ldi	r26, 0x7B	; 123
 494:	b4 e1       	ldi	r27, 0x14	; 20
 496:	25 d0       	rcall	.+74     	; 0x4e2 <__umulhisi3>
 498:	96 95       	lsr	r25
 49a:	87 95       	ror	r24
 49c:	64 e6       	ldi	r22, 0x64	; 100
 49e:	68 9f       	mul	r22, r24
 4a0:	90 01       	movw	r18, r0
 4a2:	69 9f       	mul	r22, r25
 4a4:	30 0d       	add	r19, r0
 4a6:	11 24       	eor	r1, r1
 4a8:	42 17       	cp	r20, r18
 4aa:	53 07       	cpc	r21, r19
 4ac:	19 f4       	brne	.+6      	; 0x4b4 <__LOCK_REGION_LENGTH__+0xb4>
 4ae:	81 e0       	ldi	r24, 0x01	; 1
 4b0:	80 93 0b 01 	sts	0x010B, r24	; 0x80010b <timer_task_1s>
}
 4b4:	bf 91       	pop	r27
 4b6:	af 91       	pop	r26
 4b8:	9f 91       	pop	r25
 4ba:	8f 91       	pop	r24
 4bc:	7f 91       	pop	r23
 4be:	6f 91       	pop	r22
 4c0:	5f 91       	pop	r21
 4c2:	4f 91       	pop	r20
 4c4:	3f 91       	pop	r19
 4c6:	2f 91       	pop	r18
 4c8:	0f 90       	pop	r0
 4ca:	0f be       	out	0x3f, r0	; 63
 4cc:	0f 90       	pop	r0
 4ce:	1f 90       	pop	r1
 4d0:	18 95       	reti

000004d2 <timer_init>:
* Notes:
******************************************************************************/
void timer_init(void)
{
	//Timer0 100Hz, 10 ms
	TCCR0A = (0<<WGM00) | (1<<WGM01) | (1<<CS02) | (0<<CS01) | (1<<CS00);
 4d2:	8d e0       	ldi	r24, 0x0D	; 13
 4d4:	84 bd       	out	0x24, r24	; 36
	OCR0A = 77;
 4d6:	8d e4       	ldi	r24, 0x4D	; 77
 4d8:	87 bd       	out	0x27, r24	; 39
	TIMSK0 = (1<<OCIE0A);
 4da:	82 e0       	ldi	r24, 0x02	; 2
 4dc:	80 93 6e 00 	sts	0x006E, r24	; 0x80006e <__TEXT_REGION_LENGTH__+0x7e006e>
 4e0:	08 95       	ret

000004e2 <__umulhisi3>:
 4e2:	a2 9f       	mul	r26, r18
 4e4:	b0 01       	movw	r22, r0
 4e6:	b3 9f       	mul	r27, r19
 4e8:	c0 01       	movw	r24, r0
 4ea:	a3 9f       	mul	r26, r19
 4ec:	70 0d       	add	r23, r0
 4ee:	81 1d       	adc	r24, r1
 4f0:	11 24       	eor	r1, r1
 4f2:	91 1d       	adc	r25, r1
 4f4:	b2 9f       	mul	r27, r18
 4f6:	70 0d       	add	r23, r0
 4f8:	81 1d       	adc	r24, r1
 4fa:	11 24       	eor	r1, r1
 4fc:	91 1d       	adc	r25, r1
 4fe:	08 95       	ret

00000500 <_exit>:
 500:	f8 94       	cli

00000502 <__stop_program>:
 502:	ff cf       	rjmp	.-2      	; 0x502 <__stop_program>
