# Verilog-learnings
As an Example<br>
(Full_adder)â†´
 <img src="https://cdn.discordapp.com/attachments/830664223259885621/1063765204355260427/image.png" />
