Reading OpenROAD database at '/home/amostafa/CMP/VLSI/runs/RUN_2024-11-27_12-57-59/09-openroad-globalrouting/generic_simple_adder.odb'…
Reading library file at '/home/amostafa/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/giv9dbfir1g36hiqrccwznrmafdg2jhb-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[WARNING STA-0366] port 'clk' not found.
[INFO] Using clock clk…
[INFO] Setting output delay to: 2.0
[INFO] Setting input delay to: 2.0
[WARNING STA-0366] port 'clk' not found.
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[WARNING STA-0419] transition time can not be specified for virtual clocks.
[INFO] Setting timing derate to: 5%
[WARNING STA-0450] virtual clock clk can not be propagated.
[INFO ORD-0030] Using 8 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   generic_simple_adder
Die area:                 ( 0 0 ) ( 37745 48465 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     65
Number of terminals:      25
Number of snets:          2
Number of nets:           81

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 38.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 1088.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 130.
[INFO DRT-0033] via shape region query size = 0.
[INFO DRT-0033] met2 shape region query size = 5.
[INFO DRT-0033] via2 shape region query size = 0.
[INFO DRT-0033] met3 shape region query size = 20.
[INFO DRT-0033] via3 shape region query size = 0.
[INFO DRT-0033] met4 shape region query size = 0.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 123 pins.
[INFO DRT-0081]   Complete 38 unique inst patterns.
[INFO DRT-0084]   Complete 27 groups.
#scanned instances     = 65
#unique  instances     = 38
#stdCellGenAp          = 900
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 747
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 187
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 136.16 (MB), peak = 136.16 (MB)

[INFO DRT-0157] Number of guides:     392

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 5 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 7 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 135.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 93.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 52.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 20.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 187 vertical wires in 1 frboxes and 113 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 9 vertical wires in 1 frboxes and 24 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 136.91 (MB), peak = 136.91 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 136.91 (MB), peak = 136.91 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 141.73 (MB).
[INFO DRT-0199]   Number of violations = 5.
Viol/Layer        met1
Short                5
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 504.11 (MB), peak = 504.11 (MB)
Total wire length = 662 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 297 um.
Total wire length on LAYER met2 = 289 um.
Total wire length on LAYER met3 = 76 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 349.
Up-via summary (total 349):

----------------------
 FR_MASTERSLICE      0
            li1    187
           met1    142
           met2     20
           met3      0
           met4      0
----------------------
                   349


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 5 violations.
    elapsed time = 00:00:00, memory = 517.61 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 517.61 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer        met1
Short                2
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:00, memory = 518.61 (MB), peak = 518.61 (MB)
Total wire length = 666 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 298 um.
Total wire length on LAYER met2 = 292 um.
Total wire length on LAYER met3 = 76 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 351.
Up-via summary (total 351):

----------------------
 FR_MASTERSLICE      0
            li1    187
           met1    144
           met2     20
           met3      0
           met4      0
----------------------
                   351


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 518.61 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 520.73 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 520.73 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 528.48 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer        met1
Metal Spacing        1
Short                1
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 528.48 (MB), peak = 528.48 (MB)
Total wire length = 663 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 296 um.
Total wire length on LAYER met2 = 290 um.
Total wire length on LAYER met3 = 76 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 352.
Up-via summary (total 352):

----------------------
 FR_MASTERSLICE      0
            li1    187
           met1    145
           met2     20
           met3      0
           met4      0
----------------------
                   352


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 542.23 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 542.23 (MB), peak = 542.23 (MB)
Total wire length = 666 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 293 um.
Total wire length on LAYER met2 = 296 um.
Total wire length on LAYER met3 = 76 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 362.
Up-via summary (total 362):

----------------------
 FR_MASTERSLICE      0
            li1    187
           met1    155
           met2     20
           met3      0
           met4      0
----------------------
                   362


[INFO DRT-0198] Complete detail routing.
Total wire length = 666 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 293 um.
Total wire length on LAYER met2 = 296 um.
Total wire length on LAYER met3 = 76 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 362.
Up-via summary (total 362):

----------------------
 FR_MASTERSLICE      0
            li1    187
           met1    155
           met2     20
           met3      0
           met4      0
----------------------
                   362


[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:01, memory = 542.23 (MB), peak = 542.23 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Timing Repair Buffer                     25     105.10
  Multi-Input combinational cell           40     252.74
  Total                                    65     357.84
Writing OpenROAD database to '/home/amostafa/CMP/VLSI/runs/RUN_2024-11-27_12-57-59/10-openroad-detailedrouting/generic_simple_adder.odb'…
Writing netlist to '/home/amostafa/CMP/VLSI/runs/RUN_2024-11-27_12-57-59/10-openroad-detailedrouting/generic_simple_adder.nl.v'…
Writing powered netlist to '/home/amostafa/CMP/VLSI/runs/RUN_2024-11-27_12-57-59/10-openroad-detailedrouting/generic_simple_adder.pnl.v'…
Writing layout to '/home/amostafa/CMP/VLSI/runs/RUN_2024-11-27_12-57-59/10-openroad-detailedrouting/generic_simple_adder.def'…
Writing timing constraints to '/home/amostafa/CMP/VLSI/runs/RUN_2024-11-27_12-57-59/10-openroad-detailedrouting/generic_simple_adder.sdc'…
