// Seed: 1496877457
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  wire id_3;
  assign module_1.type_5 = 0;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    input  logic id_0,
    input  tri   id_1,
    output logic id_2,
    output logic id_3
);
  initial id_3 <= 1;
  assign id_3 = 1 - 1'b0;
  assign id_2 = 1;
  tri1 id_5;
  initial id_2 = #1 id_0;
  module_0 modCall_1 (
      id_5,
      id_5
  );
  assign id_5 = 1;
  assign id_5 = 1;
  wire id_6;
endmodule
