This patch adds the option to route a clock out on TCK/TDO.

The ratio between these clocks can be adjusted by changing the Verilog source & resynthesizing.