# Steps Followed

1. Edited the `syn_script` file to synthesize the Verilog design.  
2. Used the `const.tcl` file to apply constraints (clock timing, input delay, output load) on the design.  
3. Ran the synthesis tool to produce an output netlist that includes gates from the standard library along with their respective delays.  
4. Reviewed the power, area, and Static Timing Analysis (STA) reports generated by the synthesis tool.  
5. Confirmed that there are no setup or hold violations and that the slack time is sufficient.  
6. Verified that power consumption and chip area meet the design requirements.  
7. Used the Synopsys Formality Equivalence Checking tool to compare the output netlist with the input RTL code.  

# Schematic
<img src="img/Screenshot 2024-12-15 231946.png" alt="alt text" style="max-width: 600px;">
<img src="img/Screenshot 2024-12-15 232044.png" alt="alt text" style="max-width: 600px;">

# Synthesis Log
<img src="img/err_log.png" alt="alt text" style="max-width: 600px;">

# Constraints Report
<img src="img/const_rpt.png" alt="alt text" style="max-width: 600px;">

# Synthesis Script
<img src="img/syn_script.png" alt="alt text" style="max-width: 600px;">

# Output Netlist
<img src="img/netlist.png" alt="alt text" style="max-width: 600px;">

# Formal Verification Reports
<img src="img/fm_rep2.png" alt="alt text" style="max-width: 600px;">
<img src="img/fm_rep1.png" alt="alt text" style="max-width: 600px;">
<img src="img/fm_rep2.png" alt="alt text" style="max-width: 600px;">
<img src="img/fm_rep3.png" alt="alt text" style="max-width: 600px;">

# RTL vs Netlist
<img src="img/rtl_vs_netlist.png" alt="alt text" style="max-width: 600px;">
