Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Tue May 15 14:25:40 2018
| Host         : alex-warc running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   122 |
| Unused register locations in slices containing registers |   312 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             185 |           68 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              69 |           32 |
| Yes          | No                    | No                     |            4298 |          895 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             816 |          270 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  Clock Signal  |                                                                                                 Enable Signal                                                                                                |                                                                    Set/Reset Signal                                                                    | Slice Load Count | Bel Load Count |
+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  CLK_IBUF_BUFG | design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted2_out                                                                                                                      | design_1_i/Pilot_Insertion_0/inst/frame/SR[0]                                                                                                          |                1 |              1 |
|  CLK_IBUF_BUFG |                                                                                                                                                                                                              | design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_3/need_sclr_lut.real_shift_ram.FF_gen[0].reg |                1 |              1 |
|  CLK_IBUF_BUFG |                                                                                                                                                                                                              | design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[2].delay_reset_pe/reset_sustained_raw[0]    |                1 |              1 |
|  CLK_IBUF_BUFG |                                                                                                                                                                                                              | design_1_i/Preamble_0/inst/pre/valid_out_i_1_n_0                                                                                                       |                1 |              1 |
|  CLK_IBUF_BUFG |                                                                                                                                                                                                              | design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[1].delay_reset_pe/reset_sustained_raw[0]    |                1 |              1 |
|  CLK_IBUF_BUFG |                                                                                                                                                                                                              | design_1_i/QAM_Modulator_1/inst/qam/ready_out_i_1_n_0                                                                                                  |                1 |              1 |
|  CLK_IBUF_BUFG |                                                                                                                                                                                                              | design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[0].delay_reset_pe/reset_sustained_raw[0]    |                1 |              1 |
|  CLK_IBUF_BUFG |                                                                                                                                                                                                              | design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/blk_event_tlast_unexpected.event_tlast_unexpected_reg                                    |                1 |              1 |
|  CLK_IBUF_BUFG |                                                                                                                                                                                                              | design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[3].delay_reset_pe/reset_sustained_raw[0]    |                1 |              1 |
|  CLK_IBUF_BUFG |                                                                                                                                                                                                              | design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[4].delay_reset_pe/reset_sustained_raw[0]    |                1 |              1 |
|  CLK_IBUF_BUFG |                                                                                                                                                                                                              | design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_7/need_sclr_lut.real_shift_ram.FF_gen[0].reg |                2 |              2 |
|  CLK_IBUF_BUFG | design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_addr_gen.bf2_addr_gen/has_scale_pipelining.has_tw_scale_reg.tw_scale_reg_gen[0].tw_scale_reg |                                                                                                                                                        |                2 |              3 |
|  CLK_IBUF_BUFG | design_1_i/xfft_0/U0/i_synth/axi_wrapper/count_ce_0                                                                                                                                                          | design_1_i/xfft_0/U0/i_synth/axi_wrapper/reset                                                                                                         |                2 |              4 |
|  CLK_IBUF_BUFG | design_1_i/xfft_0/U0/i_synth/axi_wrapper/count_ce                                                                                                                                                            | design_1_i/xfft_0/U0/i_synth/axi_wrapper/reset                                                                                                         |                1 |              4 |
|  CLK_IBUF_BUFG | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                              | design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                    |                3 |              4 |
|  CLK_IBUF_BUFG | design_1_i/xfft_0/U0/i_synth/axi_wrapper/count_ce_1                                                                                                                                                          | design_1_i/xfft_0/U0/i_synth/axi_wrapper/reset                                                                                                         |                2 |              5 |
|  CLK_IBUF_BUFG | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                              | design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                 |                5 |              5 |
|  CLK_IBUF_BUFG | design_1_i/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                  | design_1_i/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                 |                2 |              5 |
|  CLK_IBUF_BUFG | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                              | design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                 |                3 |              5 |
|  CLK_IBUF_BUFG | design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/current_nfft_0                                                                                                                                 |                                                                                                                                                        |                2 |              5 |
|  CLK_IBUF_BUFG | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                              | design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                 |                3 |              5 |
|  CLK_IBUF_BUFG | design_1_i/xfft_0/U0/i_synth/axi_wrapper/tw_scale_reg_ce_7                                                                                                                                                   |                                                                                                                                                        |                3 |              6 |
|  CLK_IBUF_BUFG | design_1_i/xfft_0/U0/i_synth/axi_wrapper/count_ce_5                                                                                                                                                          | design_1_i/xfft_0/U0/i_synth/axi_wrapper/reset                                                                                                         |                3 |              6 |
|  CLK_IBUF_BUFG | design_1_i/xfft_0/U0/i_synth/axi_wrapper/count_ce_4                                                                                                                                                          | design_1_i/xfft_0/U0/i_synth/axi_wrapper/reset                                                                                                         |                3 |              6 |
|  CLK_IBUF_BUFG | design_1_i/xfft_0/U0/i_synth/axi_wrapper/count_ce_2                                                                                                                                                          | design_1_i/xfft_0/U0/i_synth/axi_wrapper/reset                                                                                                         |                3 |              6 |
|  CLK_IBUF_BUFG | design_1_i/xfft_0/U0/i_synth/axi_wrapper/count_ce_3                                                                                                                                                          | design_1_i/xfft_0/U0/i_synth/axi_wrapper/reset                                                                                                         |                3 |              7 |
|  CLK_IBUF_BUFG | design_1_i/Preamble_0/inst/Preamble_v0_1_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                    | design_1_i/Preamble_0/inst/Preamble_v0_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                              |                4 |              8 |
|  CLK_IBUF_BUFG | design_1_i/Preamble_0/inst/Preamble_v0_1_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                   | design_1_i/Preamble_0/inst/Preamble_v0_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                              |                3 |              8 |
|  CLK_IBUF_BUFG | design_1_i/QAM_Modulator_1/inst/QAM_Modulator_v0_1_S00_AXI_inst/p_1_in[23]                                                                                                                                   | design_1_i/QAM_Modulator_1/inst/QAM_Modulator_v0_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                1 |              8 |
|  CLK_IBUF_BUFG | design_1_i/Preamble_0/inst/Preamble_v0_1_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                   | design_1_i/Preamble_0/inst/Preamble_v0_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                              |                3 |              8 |
|  CLK_IBUF_BUFG | design_1_i/QAM_Modulator_1/inst/QAM_Modulator_v0_1_S00_AXI_inst/p_1_in[31]                                                                                                                                   | design_1_i/QAM_Modulator_1/inst/QAM_Modulator_v0_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                1 |              8 |
|  CLK_IBUF_BUFG | design_1_i/Preamble_0/inst/Preamble_v0_1_S00_AXI_inst/p_1_in[15]                                                                                                                                             | design_1_i/Preamble_0/inst/Preamble_v0_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                              |                3 |              8 |
|  CLK_IBUF_BUFG | design_1_i/Preamble_0/inst/Preamble_v0_1_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                   | design_1_i/Preamble_0/inst/Preamble_v0_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                              |                3 |              8 |
|  CLK_IBUF_BUFG | design_1_i/Preamble_0/inst/Preamble_v0_1_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                   | design_1_i/Preamble_0/inst/Preamble_v0_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                              |                3 |              8 |
|  CLK_IBUF_BUFG | design_1_i/Preamble_0/inst/Preamble_v0_1_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                   | design_1_i/Preamble_0/inst/Preamble_v0_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                              |                2 |              8 |
|  CLK_IBUF_BUFG | design_1_i/Preamble_0/inst/Preamble_v0_1_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                    | design_1_i/Preamble_0/inst/Preamble_v0_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                              |                4 |              8 |
|  CLK_IBUF_BUFG | design_1_i/Preamble_0/inst/Preamble_v0_1_S00_AXI_inst/p_1_in[7]                                                                                                                                              | design_1_i/Preamble_0/inst/Preamble_v0_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                              |                4 |              8 |
|  CLK_IBUF_BUFG | design_1_i/Preamble_0/inst/Preamble_v0_1_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                   | design_1_i/Preamble_0/inst/Preamble_v0_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                              |                2 |              8 |
|  CLK_IBUF_BUFG | design_1_i/QAM_Modulator_1/inst/QAM_Modulator_v0_1_S00_AXI_inst/p_1_in[15]                                                                                                                                   | design_1_i/QAM_Modulator_1/inst/QAM_Modulator_v0_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                4 |              8 |
|  CLK_IBUF_BUFG | design_1_i/QAM_Modulator_1/inst/QAM_Modulator_v0_1_S00_AXI_inst/p_1_in[2]                                                                                                                                    | design_1_i/QAM_Modulator_1/inst/QAM_Modulator_v0_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                1 |              8 |
|  CLK_IBUF_BUFG | design_1_i/QAM_Modulator_1/inst/QAM_Modulator_v0_1_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                          | design_1_i/QAM_Modulator_1/inst/QAM_Modulator_v0_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                3 |              8 |
|  CLK_IBUF_BUFG | design_1_i/QAM_Modulator_1/inst/QAM_Modulator_v0_1_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                         | design_1_i/QAM_Modulator_1/inst/QAM_Modulator_v0_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                1 |              8 |
|  CLK_IBUF_BUFG | design_1_i/QAM_Modulator_1/inst/QAM_Modulator_v0_1_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                         | design_1_i/QAM_Modulator_1/inst/QAM_Modulator_v0_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                1 |              8 |
|  CLK_IBUF_BUFG | design_1_i/QAM_Modulator_1/inst/QAM_Modulator_v0_1_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                         | design_1_i/QAM_Modulator_1/inst/QAM_Modulator_v0_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                3 |              8 |
|  CLK_IBUF_BUFG | design_1_i/QAM_Modulator_1/inst/QAM_Modulator_v0_1_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                          | design_1_i/QAM_Modulator_1/inst/QAM_Modulator_v0_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                1 |              8 |
|  CLK_IBUF_BUFG | design_1_i/QAM_Modulator_1/inst/QAM_Modulator_v0_1_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                         | design_1_i/QAM_Modulator_1/inst/QAM_Modulator_v0_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                1 |              8 |
|  CLK_IBUF_BUFG | design_1_i/QAM_Modulator_1/inst/QAM_Modulator_v0_1_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                         | design_1_i/QAM_Modulator_1/inst/QAM_Modulator_v0_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                3 |              8 |
|  CLK_IBUF_BUFG | design_1_i/QAM_Modulator_1/inst/QAM_Modulator_v0_1_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                         | design_1_i/QAM_Modulator_1/inst/QAM_Modulator_v0_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                3 |              8 |
|  CLK_IBUF_BUFG | design_1_i/xfft_0/U0/i_synth/axi_wrapper/tw_scale_reg_ce_6                                                                                                                                                   |                                                                                                                                                        |                2 |              8 |
|  CLK_IBUF_BUFG | design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                      | design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                |                3 |              8 |
|  CLK_IBUF_BUFG | design_1_i/FFT_Controller_0/inst/FFT_Controller_v0_1_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                       | design_1_i/FFT_Controller_0/inst/FFT_Controller_v0_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                1 |              8 |
|  CLK_IBUF_BUFG | design_1_i/FFT_Controller_0/inst/FFT_Controller_v0_1_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                       | design_1_i/FFT_Controller_0/inst/FFT_Controller_v0_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                3 |              8 |
|  CLK_IBUF_BUFG | design_1_i/FFT_Controller_0/inst/FFT_Controller_v0_1_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                        | design_1_i/FFT_Controller_0/inst/FFT_Controller_v0_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                2 |              8 |
|  CLK_IBUF_BUFG | design_1_i/FFT_Controller_0/inst/FFT_Controller_v0_1_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                       | design_1_i/FFT_Controller_0/inst/FFT_Controller_v0_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                2 |              8 |
|  CLK_IBUF_BUFG | design_1_i/FFT_Controller_0/inst/FFT_Controller_v0_1_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                        | design_1_i/FFT_Controller_0/inst/FFT_Controller_v0_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                4 |              8 |
|  CLK_IBUF_BUFG | design_1_i/FFT_Controller_0/inst/FFT_Controller_v0_1_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                       | design_1_i/FFT_Controller_0/inst/FFT_Controller_v0_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                1 |              8 |
|  CLK_IBUF_BUFG | design_1_i/FFT_Controller_0/inst/FFT_Controller_v0_1_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                       | design_1_i/FFT_Controller_0/inst/FFT_Controller_v0_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                1 |              8 |
|  CLK_IBUF_BUFG | design_1_i/FFT_Controller_0/inst/FFT_Controller_v0_1_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                       | design_1_i/FFT_Controller_0/inst/FFT_Controller_v0_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                1 |              8 |
|  CLK_IBUF_BUFG | design_1_i/FFT_Controller_0/inst/FFT_Controller_v0_1_S00_AXI_inst/p_1_in[7]                                                                                                                                  | design_1_i/FFT_Controller_0/inst/FFT_Controller_v0_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                3 |              8 |
|  CLK_IBUF_BUFG | design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                      | design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                |                3 |              8 |
|  CLK_IBUF_BUFG | design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                     | design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                |                1 |              8 |
|  CLK_IBUF_BUFG | design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                     | design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                |                1 |              8 |
|  CLK_IBUF_BUFG | design_1_i/FFT_Controller_0/inst/FFT_Controller_v0_1_S00_AXI_inst/p_1_in[15]                                                                                                                                 | design_1_i/FFT_Controller_0/inst/FFT_Controller_v0_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                1 |              8 |
|  CLK_IBUF_BUFG | design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                     | design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                |                1 |              8 |
|  CLK_IBUF_BUFG | design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/p_1_in[31]                                                                                                                               | design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                |                1 |              8 |
|  CLK_IBUF_BUFG | design_1_i/Preamble_0/inst/Preamble_v0_1_S00_AXI_inst/p_1_in[31]                                                                                                                                             | design_1_i/Preamble_0/inst/Preamble_v0_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                              |                2 |              8 |
|  CLK_IBUF_BUFG | design_1_i/Preamble_0/inst/Preamble_v0_1_S00_AXI_inst/p_1_in[23]                                                                                                                                             | design_1_i/Preamble_0/inst/Preamble_v0_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                              |                2 |              8 |
|  CLK_IBUF_BUFG | design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/p_1_in[7]                                                                                                                                | design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                |                3 |              8 |
|  CLK_IBUF_BUFG | design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/p_1_in[15]                                                                                                                               | design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                |                1 |              8 |
|  CLK_IBUF_BUFG | design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/p_1_in[23]                                                                                                                               | design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                |                1 |              8 |
|  CLK_IBUF_BUFG | design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                     | design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                |                2 |              8 |
|  CLK_IBUF_BUFG | design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                     | design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                |                3 |              8 |
|  CLK_IBUF_BUFG | design_1_i/FFT_Controller_0/inst/FFT_Controller_v0_1_S00_AXI_inst/p_1_in[31]                                                                                                                                 | design_1_i/FFT_Controller_0/inst/FFT_Controller_v0_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                1 |              8 |
|  CLK_IBUF_BUFG | design_1_i/FFT_Controller_0/inst/FFT_Controller_v0_1_S00_AXI_inst/p_1_in[23]                                                                                                                                 | design_1_i/FFT_Controller_0/inst/FFT_Controller_v0_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                1 |              8 |
|  CLK_IBUF_BUFG | design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                     | design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                |                1 |              8 |
|  CLK_IBUF_BUFG | design_1_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining                                                                                                                                               |                                                                                                                                                        |                4 |              9 |
|  CLK_IBUF_BUFG |                                                                                                                                                                                                              | design_1_i/QAM_Modulator_1/inst/QAM_Modulator_v0_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                4 |              9 |
|  CLK_IBUF_BUFG |                                                                                                                                                                                                              | design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_3/reset_3_raw1                               |                3 |              9 |
|  CLK_IBUF_BUFG |                                                                                                                                                                                                              | design_1_i/Preamble_0/inst/Preamble_v0_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                              |                4 |              9 |
|  CLK_IBUF_BUFG |                                                                                                                                                                                                              | design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                |                2 |              9 |
|  CLK_IBUF_BUFG |                                                                                                                                                                                                              | design_1_i/FFT_Controller_0/inst/FFT_Controller_v0_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                3 |              9 |
|  CLK_IBUF_BUFG | design_1_i/QAM_Modulator_1/inst/qam/bit_counter                                                                                                                                                              | design_1_i/QAM_Modulator_1/inst/qam/ready_out_i_1_n_0                                                                                                  |                5 |              9 |
|  CLK_IBUF_BUFG | design_1_i/xfft_0/U0/i_synth/axi_wrapper/has_scale_sch_buffer.scale_sch_int_reg[0][0]                                                                                                                        |                                                                                                                                                        |                2 |             10 |
|  CLK_IBUF_BUFG | design_1_i/xfft_0/U0/i_synth/axi_wrapper/E[0]                                                                                                                                                                |                                                                                                                                                        |                2 |             10 |
|  CLK_IBUF_BUFG | design_1_i/xfft_0/U0/i_synth/axi_wrapper/tw_scale_reg_ce                                                                                                                                                     |                                                                                                                                                        |                3 |             10 |
|  CLK_IBUF_BUFG | design_1_i/xfft_0/U0/i_synth/axi_wrapper/reset                                                                                                                                                               |                                                                                                                                                        |                2 |             10 |
|  CLK_IBUF_BUFG | design_1_i/xfft_0/U0/i_synth/axi_wrapper/i_tc_compare_reg                                                                                                                                                    | design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                    |                4 |             11 |
|  CLK_IBUF_BUFG | design_1_i/xfft_0/U0/i_synth/axi_wrapper/i_tc_compare_reg_0                                                                                                                                                  | design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                    |                4 |             11 |
|  CLK_IBUF_BUFG | design_1_i/xfft_0/U0/i_synth/axi_wrapper/i_tc_compare_reg_1                                                                                                                                                  | design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                 |                4 |             11 |
|  CLK_IBUF_BUFG | design_1_i/xfft_0/U0/i_synth/axi_wrapper/i_tc_compare_reg_2                                                                                                                                                  | design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                 |                4 |             11 |
|  CLK_IBUF_BUFG | design_1_i/xfft_0/U0/i_synth/axi_wrapper/i_tc_compare_reg_3                                                                                                                                                  | design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                 |                4 |             11 |
|  CLK_IBUF_BUFG | design_1_i/xfft_0/U0/i_synth/axi_wrapper/i_tc_compare_reg_4                                                                                                                                                  | design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                 |                4 |             11 |
|  CLK_IBUF_BUFG | design_1_i/xfft_0/U0/i_synth/axi_wrapper/i_tc_compare_reg_5                                                                                                                                                  | design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                 |                5 |             11 |
|  CLK_IBUF_BUFG | design_1_i/xfft_0/U0/i_synth/axi_wrapper/i_tc_compare_reg_6                                                                                                                                                  | design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                 |                4 |             11 |
|  CLK_IBUF_BUFG | design_1_i/xfft_0/U0/i_synth/axi_wrapper/i_tc_reg                                                                                                                                                            | design_1_i/xfft_0/U0/i_synth/axi_wrapper/reset                                                                                                         |                4 |             11 |
|  CLK_IBUF_BUFG | design_1_i/xfft_0/U0/i_synth/axi_wrapper/CE                                                                                                                                                                  | design_1_i/xfft_0/U0/i_synth/axi_wrapper/reset                                                                                                         |                4 |             11 |
|  CLK_IBUF_BUFG | design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/load_cnt_ce                                                                                                    | design_1_i/xfft_0/U0/i_synth/axi_wrapper/reset                                                                                                         |                4 |             11 |
|  CLK_IBUF_BUFG | design_1_i/Preamble_0/inst/pre/init_store_1                                                                                                                                                                  |                                                                                                                                                        |                5 |             12 |
|  CLK_IBUF_BUFG | design_1_i/Preamble_0/inst/pre/cnt_0                                                                                                                                                                         | design_1_i/Preamble_0/inst/pre/cnt[13]                                                                                                                 |                4 |             13 |
|  CLK_IBUF_BUFG |                                                                                                                                                                                                              | design_1_i/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                 |                5 |             13 |
|  CLK_IBUF_BUFG | design_1_i/Pilot_Insertion_0/inst/pilot/cnt_pilot[0]_i_2_n_0                                                                                                                                                 | design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/cnt_pilot_reg_0__s_net_1                                                           |                4 |             13 |
|  CLK_IBUF_BUFG | design_1_i/Pilot_Insertion_0/inst/pilot/start_frame_reg                                                                                                                                                      | design_1_i/Pilot_Insertion_0/inst/frame/SR[0]                                                                                                          |                3 |             14 |
|  CLK_IBUF_BUFG | design_1_i/xfft_0/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/s_axis_config_tready                                                                                         | design_1_i/FFT_Controller_0/inst/axi/data_out[0]                                                                                                       |                3 |             14 |
|  CLK_IBUF_BUFG | design_1_i/xfft_0/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                                                                    |                                                                                                                                                        |                2 |             15 |
|  CLK_IBUF_BUFG | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                              | design_1_i/xfft_0/U0/i_synth/axi_wrapper/reset                                                                                                         |               10 |             25 |
|  CLK_IBUF_BUFG | design_1_i/QAM_Modulator_1/inst/QAM_Modulator_v0_1_S00_AXI_inst/slv_reg_rden__0                                                                                                                              | design_1_i/QAM_Modulator_1/inst/QAM_Modulator_v0_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |               16 |             32 |
|  CLK_IBUF_BUFG | design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/slv_reg_rden__0                                                                                                                          | design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                |               12 |             32 |
|  CLK_IBUF_BUFG | design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/E[0]                                                                                                                                     |                                                                                                                                                        |                9 |             32 |
|  CLK_IBUF_BUFG | design_1_i/Preamble_0/inst/pre/__0/i__n_0                                                                                                                                                                    |                                                                                                                                                        |               10 |             32 |
|  CLK_IBUF_BUFG | design_1_i/FFT_Controller_0/inst/FFT_Controller_v0_1_S00_AXI_inst/slv_reg_rden__0                                                                                                                            | design_1_i/FFT_Controller_0/inst/FFT_Controller_v0_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |               13 |             32 |
|  CLK_IBUF_BUFG | design_1_i/QAM_Modulator_1/inst/qam/signal_in_mod[31]_i_1_n_0                                                                                                                                                |                                                                                                                                                        |               18 |             32 |
|  CLK_IBUF_BUFG | design_1_i/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                         |                                                                                                                                                        |               10 |             32 |
|  CLK_IBUF_BUFG | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                              | design_1_i/xfft_0/U0/i_synth/axi_wrapper/SR[0]                                                                                                         |                8 |             32 |
|  CLK_IBUF_BUFG | design_1_i/Preamble_0/inst/Preamble_v0_1_S00_AXI_inst/slv_reg_rden__0                                                                                                                                        | design_1_i/Preamble_0/inst/Preamble_v0_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                              |               13 |             32 |
|  CLK_IBUF_BUFG | design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/wr_enable                                                                                                                         |                                                                                                                                                        |                5 |             33 |
|  CLK_IBUF_BUFG | design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2[32]_i_1_n_0                                                                                                    |                                                                                                                                                        |                5 |             33 |
|  CLK_IBUF_BUFG | design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/p_4_out5_out                                                                                                |                                                                                                                                                        |                6 |             33 |
|  CLK_IBUF_BUFG | design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/p_8_out                                                                                                     |                                                                                                                                                        |                7 |             33 |
|  CLK_IBUF_BUFG | design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                                                                   |                                                                                                                                                        |                5 |             33 |
|  CLK_IBUF_BUFG | design_1_i/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                        |                                                                                                                                                        |                5 |             34 |
|  CLK_IBUF_BUFG |                                                                                                                                                                                                              |                                                                                                                                                        |               68 |            185 |
|  CLK_IBUF_BUFG | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                              |                                                                                                                                                        |              998 |           5045 |
+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    10 |
| 2      |                     1 |
| 3      |                     1 |
| 4      |                     3 |
| 5      |                     6 |
| 6      |                     4 |
| 7      |                     1 |
| 8      |                    49 |
| 9      |                     7 |
| 10     |                     4 |
| 11     |                    11 |
| 12     |                     1 |
| 13     |                     3 |
| 14     |                     2 |
| 15     |                     1 |
| 16+    |                    18 |
+--------+-----------------------+


