<!DOCTYPE html>

<html>
<!-- Styles -->
<style>
    #chartdiv {
      width: 100%;
      height: 1000px;
    }
</style>

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=utf-8">
  <title>OPTraceViewer</title>
  <script src="https://www.amcharts.com/lib/3/amcharts.js">
  </script>
  <script src="https://www.amcharts.com/lib/3/serial.js">
  </script>
  <script src="https://www.amcharts.com/lib/3/gantt.js">
  </script>
  <script src="https://www.amcharts.com/lib/3/themes/light.js">
  </script>
  <script src="https://www.amcharts.com/lib/3/plugins/export/export.min.js">
  </script>
  <link rel="stylesheet" href="https://www.amcharts.com/lib/3/plugins/export/export.css" type="text/css" media="all"/>

  <form name="userInputForm" action="javascript:userInputFormCallback()">
    <fieldset>
    <legend>Graph Filters:</legend>
    <table style="width:100%">
      <col width="50"></col>
      <col width="20"></col>
      <col width="60"></col>
      <tr>
        <td style="text-align: center"; colspan="3"><input type="number" name="userDurationFilterSecInput" id="userDurationFilterSecInput" value="2" min="0" max="6000" step="1"> sec</td>
        <td>Filter out run durations lower than this value</td>
      </tr>
      <tr>
        <td></td>
        <td></td>
        <td style="text-align: center"><input type="checkbox" name="userGroupPidSortSelected" id="userGroupPidSortSelected"></td>
        <td>Group sort by process ID</td>
      </tr>
      <tr>
        <td></td>
        <td bgcolor="#0099ff"></td>
        <td style="text-align: center"><input type="checkbox" name="userRollupSelected" id="userRollupSelected"></td>
        <td>Show rollup entries</td>
      </tr>
      <tr>
        <td></td>
        <td bgcolor="#8dc49f"></td>
        <td style="text-align: center"><input type="checkbox" name="userIndividualEntrySelected" id="userIndividualEntrySelected"></td>
        <td>Show individual entries</td>
      </tr>
      <tr>
        <td></td>
        <td bgcolor="#cd82ad"></td>
        <td style="text-align: center"><input type="checkbox" name="userCheckpointEntrySelected" id="userCheckpointEntrySelected"></td>
        <td>Show checkpoints entry</td>
      </tr>
       <tr>
        <td></td>
        <td bgcolor="#b9783f"></td>
        <td style="text-align: center"><input type="checkbox" name="userReportEntrySelected" id="userReportEntrySelected"></td>
        <td>Show report entry</td>
      </tr>

    </table>
    <br>
    <input name="Submit" type="submit" value="Update Graph">
    </fieldset>
  </form> 

  <div id="chartdiv">
  </div>

  <script>
  </script>

</head>


<body>
<table id="myDynamicTable" cellpadding="2" cellspacing="2" border="1" onclick="tester()">
  <tr>
  <td>Task</td>
  <td>Start</td>
  <td>Duration</td>
  </tr>
</table>
<script>
  // Default User Selected variables
  var m_secondFilter = 1;
  var m_groupPidSort = true;
  var m_showRollup = true;
  var m_showIndividualEntry = false;
  var m_showCheckpointEntry = false;
  var m_showReportEntry = false;

  function SetDefaultUserValues()
  {
    document.getElementById("userDurationFilterSecInput").value = m_secondFilter;
    document.getElementById("userGroupPidSortSelected").checked = m_groupPidSort;
    document.getElementById("userRollupSelected").checked = m_showRollup;
    document.getElementById("userIndividualEntrySelected").checked = m_showIndividualEntry;
    document.getElementById("userCheckpointEntrySelected").checked = m_showCheckpointEntry;
    document.getElementById("userReportEntrySelected").checked = m_showReportEntry;
  }

  window.onload = function(){
    SetDefaultUserValues();
  }




  // Header
  var header = "Keyword|pid|Entry|SrcFile|Catagory|TimeStampMSec|Action|Task|Tags|Misc";
                         
  // Insert Raw Data Here
  // Note: Do not change the following signature. 
  var csvData =    [
      "[OPTRACE]|114982|10|run|cpp|1694033918645|START|OCL_LINK|",
      "[OPTRACE]|114982|11|setupBinaryForLink|cpp|1694033918645|START|Create Binary|",
      "[OPTRACE]|114982|12||cpp|1694033918645|END|Create Binary|",
      "[OPTRACE]|114982|13|setupBinaryForLink|cpp|1694033918645|START|Extract Kernels|",
      "[OPTRACE]|114982|14||cpp|1694034019071|END|Extract Kernels|",
      "[OPTRACE]|114982|15|launchStep_|cpp|1694034020869|START|Launch Step: system_link|",
      "[OPTRACE]|114982|16||cpp|1694034054438|END|Launch Step: system_link|",
      "[OPTRACE]|114982|17|launchStep_|cpp|1694034054441|START|Launch Step: cf2sw|",
      "[OPTRACE]|114982|1866||cpp|1694065480831|END|Launch Step: vpl|",
      "[OPTRACE]|114982|1867||cpp|1694065480832|END|OCL_LINK|",
      "[OPTRACE]|114982|1868||cpp|1694065481006|END|v++|",
      "[OPTRACE]|114982|18||cpp|1694034062894|END|Launch Step: cf2sw|",
      "[OPTRACE]|114982|19|launchStep_|cpp|1694034062901|START|Launch Step: rtd2_system_diagram|",
      "[OPTRACE]|114982|1|main|cpp|1694033898916|START|v++|ROLLUP_0",
      "[OPTRACE]|114982|20||cpp|1694034064462|END|Launch Step: rtd2_system_diagram|",
      "[OPTRACE]|114982|21|launchStep_|cpp|1694034064465|START|Launch Step: vpl|",
      "[OPTRACE]|114982|2|run|cpp|1694033898916|START|Validate Kernels|",
      "[OPTRACE]|114982|3||cpp|1694033899514|END|Validate Kernels|",
      "[OPTRACE]|114982|4|prepareProject|cpp|1694033899540|START|Create Solution|",
      "[OPTRACE]|114982|5||cpp|1694033911774|END|Create Solution|",
      "[OPTRACE]|114982|6|prepareProject|cpp|1694033911774|START|Add Device|",
      "[OPTRACE]|114982|7|addDevice|cpp|1694033911775|START|Find & Load Device|",
      "[OPTRACE]|114982|8||cpp|1694033916442|END|Find & Load Device|",
      "[OPTRACE]|114982|9||cpp|1694033918626|END|Add Device|",
      "[OPTRACE]|11778|1520|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1694035256993|START|ulp_axi_gpio_null_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|11778|1522|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1694035256994|START|Creating in-memory project|",
      "[OPTRACE]|11778|1530|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1694035264268|END|Creating in-memory project|",
      "[OPTRACE]|11778|1532|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1694035264268|START|Adding files|",
      "[OPTRACE]|11778|1538|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1694035264501|END|Adding files|",
      "[OPTRACE]|11778|1539|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1694035264503|START|Configure IP Cache|",
      "[OPTRACE]|11778|1540|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1694035264507|END|Configure IP Cache|",
      "[OPTRACE]|11778|1541|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1694035264508|START|synth_design|",
      "[OPTRACE]|11778|1596|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1694035328197|END|synth_design|",
      "[OPTRACE]|11778|1597|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1694035328197|START|Write IP Cache|",
      "[OPTRACE]|11778|1600|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1694035329653|END|Write IP Cache|",
      "[OPTRACE]|11778|1601|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1694035329654|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|11778|1604|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1694035330234|END|write_checkpoint|",
      "[OPTRACE]|11778|1605|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1694035330235|START|synth reports|REPORT",
      "[OPTRACE]|11778|1607|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1694035330766|END|synth reports|",
      "[OPTRACE]|11778|1609|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1694035331574|END|ulp_axi_gpio_null_0_synth_1|",
      "[OPTRACE]|118345|1862|runPlatformLinker|cpp|1694065480772|START|Generate Resource Availability Report|",
      "[OPTRACE]|118345|1863||cpp|1694065480772|END|Generate Resource Availability Report|",
      "[OPTRACE]|118345|1864||cpp|1694065480772|END|runPlatformLinker|",
      "[OPTRACE]|118345|1865||cpp|1694065480773|END|vpl|",
      "[OPTRACE]|118345|22|main|cpp|1694034066519|START|vpl|",
      "[OPTRACE]|118345|23|runPlatformLinker|cpp|1694034066551|START|runPlatformLinker|",
      "[OPTRACE]|118345|24|setupBinaryForLink|cpp|1694034066551|START|Create Solution|",
      "[OPTRACE]|118345|25||cpp|1694034066558|END|Create Solution|",
      "[OPTRACE]|118345|26|setupBinaryForLink|cpp|1694034066558|START|Add platform|",
      "[OPTRACE]|118345|27||cpp|1694034074274|END|Add platform|",
      "[OPTRACE]|118345|28|setupBinaryForLink|cpp|1694034074274|START|Create Binary|",
      "[OPTRACE]|118345|29||cpp|1694034074275|END|Create Binary|",
      "[OPTRACE]|118345|30|setupBinaryForLink|cpp|1694034074275|START|Create Kernels|",
      "[OPTRACE]|118345|31||cpp|1694034074645|END|Create Kernels|",
      "[OPTRACE]|118345|32|runPlatformLinker|cpp|1694034074742|START|Process Kernels|",
      "[OPTRACE]|118345|33|runPlatformLinker|cpp|1694034074743|START|Set Board Repo Paths and Connections|",
      "[OPTRACE]|118345|34||cpp|1694034074743|END|Set Board Repo Paths and Connections|",
      "[OPTRACE]|118345|35|runPlatformLinker|cpp|1694034074743|START|Process Kernel Profiles|",
      "[OPTRACE]|118345|36||cpp|1694034074743|END|Process Kernel Profiles|",
      "[OPTRACE]|118345|37|runPlatformLinker|cpp|1694034074743|START|Process Trace Memory|",
      "[OPTRACE]|118345|38||cpp|1694034074743|END|Process Trace Memory|",
      "[OPTRACE]|118345|39||cpp|1694034074743|END|Process Kernels|",
      "[OPTRACE]|118345|40|runPlatformLinker|cpp|1694034074743|START|Process Kernel Debug|",
      "[OPTRACE]|118345|41||cpp|1694034074744|END|Process Kernel Debug|",
      "[OPTRACE]|118345|42|runPlatformLinker|cpp|1694034074744|START|Set Kernel Debug|",
      "[OPTRACE]|118345|43||cpp|1694034074744|END|Set Kernel Debug|",
      "[OPTRACE]|118345|44|runPlatformLinker|cpp|1694034074744|START|Set Miscellaneous|",
      "[OPTRACE]|118345|45||cpp|1694034074744|END|Set Miscellaneous|",
      "[OPTRACE]|118345|46|run|cpp|1694034074744|START|Extract Platform|",
      "[OPTRACE]|118345|47||cpp|1694034075283|END|Extract Platform|",
      "[OPTRACE]|118663|1790|ipirun.tcl|vpl|1694038219429|END|Synthesis|",
      "[OPTRACE]|118663|1861|ipirun.tcl|vpl|1694065478710|END|Implementation|",
      "[OPTRACE]|118663|48|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/vpl.tcl|vivado_impl|1694034089809|START|Implementation|ROLLUP_1",
      "[OPTRACE]|118663|49|ipirun.tcl|vpl|1694034089849|START|ipirun|ROLLUP_0",
      "[OPTRACE]|118663|50|ipirun.tcl|vpl|1694034089850|END|ipirun|",
      "[OPTRACE]|118663|51|ipirun.tcl|vpl|1694034089871|START|Source pre_sys_link Tcl script|",
      "[OPTRACE]|118663|52|ipirun.tcl|vpl|1694034089872|END|Source pre_sys_link Tcl script|",
      "[OPTRACE]|118663|53|ipirun.tcl|vpl|1694034089872|START|Create project|",
      "[OPTRACE]|118663|54|ipirun.tcl|vpl|1694034095036|END|Create project|",
      "[OPTRACE]|118663|55|ipirun.tcl|vpl|1694034095043|START|Create IP caching environment|",
      "[OPTRACE]|118663|56|ipirun.tcl|vpl|1694034097176|END|Create IP caching environment|",
      "[OPTRACE]|118663|57|ipirun.tcl|vpl|1694034097176|START|Import/add dynamic BD|",
      "[OPTRACE]|118663|58|ipirun.tcl|vpl|1694034105549|END|Import/add dynamic BD|",
      "[OPTRACE]|118663|59|ipirun.tcl|vpl|1694034105549|START|Open BD and insert kernels|",
      "[OPTRACE]|118663|60|ipirun.tcl|vpl|1694034136287|END|Open BD and insert kernels|",
      "[OPTRACE]|118663|61|ipirun.tcl|vpl|1694034136289|START|Add debug/profiling support|",
      "[OPTRACE]|118663|62|ipirun.tcl|vpl|1694034136534|END|Add debug/profiling support|",
      "[OPTRACE]|118663|63|ipirun.tcl|vpl|1694034136535|START|IPI address assignments|",
      "[OPTRACE]|118663|64|ipirun.tcl|vpl|1694034136560|END|IPI address assignments|",
      "[OPTRACE]|118663|65|ipirun.tcl|vpl|1694034136560|START|Source hardware platform post_sys_link Tcl script|",
      "[OPTRACE]|118663|66|ipirun.tcl|vpl|1694034136713|END|Source hardware platform post_sys_link Tcl script|",
      "[OPTRACE]|118663|67|ipirun.tcl|vpl|1694034136719|START|Save BD|",
      "[OPTRACE]|118663|68|ipirun.tcl|vpl|1694034136918|END|Save BD|",
      "[OPTRACE]|118663|69|ipirun.tcl|vpl|1694034136918|START|Create address map and debug IP profile files|",
      "[OPTRACE]|118663|70|ipirun.tcl|vpl|1694034136942|END|Create address map and debug IP profile files|",
      "[OPTRACE]|118663|71|ipirun.tcl|vpl|1694034136943|START|Collect BD interface connectivity and write automation summary report|",
      "[OPTRACE]|118663|72|ipirun.tcl|vpl|1694034136952|END|Collect BD interface connectivity and write automation summary report|",
      "[OPTRACE]|118663|73|ipirun.tcl|vpl|1694034136953|START|Generate output products|",
      "[OPTRACE]|118663|74|ipirun.tcl|vpl|1694034190673|END|Generate output products|",
      "[OPTRACE]|118663|75|ipirun.tcl|vpl|1694034190679|START|Source report_commands_tcl|",
      "[OPTRACE]|118663|76|ipirun.tcl|vpl|1694034190885|END|Source report_commands_tcl|",
      "[OPTRACE]|118663|77|ipirun.tcl|vpl|1694034190885|START|Source synth_props_tcl|",
      "[OPTRACE]|118663|78|ipirun.tcl|vpl|1694034235778|END|Source synth_props_tcl|",
      "[OPTRACE]|118663|79|ipirun.tcl|vpl|1694034235873|START|Source impl_props_tcl|",
      "[OPTRACE]|118663|80|ipirun.tcl|vpl|1694034236428|END|Source impl_props_tcl|",
      "[OPTRACE]|118663|81|ipirun.tcl|vpl|1694034236434|START|Synthesis|ROLLUP_1,SYNTH",
      "[OPTRACE]|12097|1521|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1694035256994|START|ulp_axi_vip_ctrl_userpf_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|12097|1523|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1694035256995|START|Creating in-memory project|",
      "[OPTRACE]|12097|1531|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1694035264268|END|Creating in-memory project|",
      "[OPTRACE]|12097|1533|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1694035264268|START|Adding files|",
      "[OPTRACE]|12097|1534|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1694035264469|END|Adding files|",
      "[OPTRACE]|12097|1535|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1694035264471|START|Configure IP Cache|",
      "[OPTRACE]|12097|1536|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1694035264473|END|Configure IP Cache|",
      "[OPTRACE]|12097|1537|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1694035264474|START|synth_design|",
      "[OPTRACE]|12097|1594|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1694035328063|END|synth_design|",
      "[OPTRACE]|12097|1595|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1694035328063|START|Write IP Cache|",
      "[OPTRACE]|12097|1598|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1694035329583|END|Write IP Cache|",
      "[OPTRACE]|12097|1599|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1694035329584|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|12097|1602|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1694035330110|END|write_checkpoint|",
      "[OPTRACE]|12097|1603|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1694035330111|START|synth reports|REPORT",
      "[OPTRACE]|12097|1606|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1694035330594|END|synth reports|",
      "[OPTRACE]|12097|1608|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1694035331397|END|ulp_axi_vip_ctrl_userpf_0_synth_1|",
      "[OPTRACE]|122108|108|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_build_info_0_synth_1/bd_097b_build_info_0.tcl|vivado_synth|1694034266591|END|Creating in-memory project|",
      "[OPTRACE]|122108|109|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_build_info_0_synth_1/bd_097b_build_info_0.tcl|vivado_synth|1694034266591|START|Adding files|",
      "[OPTRACE]|122108|118|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_build_info_0_synth_1/bd_097b_build_info_0.tcl|vivado_synth|1694034266765|END|Adding files|",
      "[OPTRACE]|122108|119|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_build_info_0_synth_1/bd_097b_build_info_0.tcl|vivado_synth|1694034266767|START|Configure IP Cache|",
      "[OPTRACE]|122108|120|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_build_info_0_synth_1/bd_097b_build_info_0.tcl|vivado_synth|1694034266768|END|Configure IP Cache|",
      "[OPTRACE]|122108|122|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_build_info_0_synth_1/bd_097b_build_info_0.tcl|vivado_synth|1694034266769|START|synth_design|",
      "[OPTRACE]|122108|164|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_build_info_0_synth_1/bd_097b_build_info_0.tcl|vivado_synth|1694034331457|END|synth_design|",
      "[OPTRACE]|122108|165|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_build_info_0_synth_1/bd_097b_build_info_0.tcl|vivado_synth|1694034331458|START|Write IP Cache|",
      "[OPTRACE]|122108|168|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_build_info_0_synth_1/bd_097b_build_info_0.tcl|vivado_synth|1694034333020|END|Write IP Cache|",
      "[OPTRACE]|122108|169|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_build_info_0_synth_1/bd_097b_build_info_0.tcl|vivado_synth|1694034333021|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|122108|175|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_build_info_0_synth_1/bd_097b_build_info_0.tcl|vivado_synth|1694034333607|END|write_checkpoint|",
      "[OPTRACE]|122108|176|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_build_info_0_synth_1/bd_097b_build_info_0.tcl|vivado_synth|1694034333607|START|synth reports|REPORT",
      "[OPTRACE]|122108|177|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_build_info_0_synth_1/bd_097b_build_info_0.tcl|vivado_synth|1694034334246|END|synth reports|",
      "[OPTRACE]|122108|181|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_build_info_0_synth_1/bd_097b_build_info_0.tcl|vivado_synth|1694034335147|END|bd_097b_build_info_0_synth_1|",
      "[OPTRACE]|122108|90|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_build_info_0_synth_1/bd_097b_build_info_0.tcl|vivado_synth|1694034259152|START|bd_097b_build_info_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|122108|91|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_build_info_0_synth_1/bd_097b_build_info_0.tcl|vivado_synth|1694034259155|START|Creating in-memory project|",
      "[OPTRACE]|122109|100|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1694034266570|END|Creating in-memory project|",
      "[OPTRACE]|122109|101|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1694034266571|START|Adding files|",
      "[OPTRACE]|122109|134|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1694034266843|END|Adding files|",
      "[OPTRACE]|122109|135|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1694034266845|START|Configure IP Cache|",
      "[OPTRACE]|122109|136|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1694034266847|END|Configure IP Cache|",
      "[OPTRACE]|122109|137|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1694034266848|START|synth_design|",
      "[OPTRACE]|122109|172|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1694034333531|END|synth_design|",
      "[OPTRACE]|122109|173|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1694034333531|START|Write IP Cache|",
      "[OPTRACE]|122109|182|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1694034335335|END|Write IP Cache|",
      "[OPTRACE]|122109|183|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1694034335336|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|122109|184|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1694034336095|END|write_checkpoint|",
      "[OPTRACE]|122109|185|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1694034336095|START|synth reports|REPORT",
      "[OPTRACE]|122109|188|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1694034336650|END|synth reports|",
      "[OPTRACE]|122109|192|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1694034337673|END|bd_85ad_slice1_0_0_synth_1|",
      "[OPTRACE]|122109|88|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1694034259151|START|bd_85ad_slice1_0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|122109|89|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1694034259152|START|Creating in-memory project|",
      "[OPTRACE]|122110|106|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_lut_buffer_0_synth_1/bd_58f6_lut_buffer_0.tcl|vivado_synth|1694034266590|END|Creating in-memory project|",
      "[OPTRACE]|122110|107|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_lut_buffer_0_synth_1/bd_58f6_lut_buffer_0.tcl|vivado_synth|1694034266590|START|Adding files|",
      "[OPTRACE]|122110|126|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_lut_buffer_0_synth_1/bd_58f6_lut_buffer_0.tcl|vivado_synth|1694034266777|END|Adding files|",
      "[OPTRACE]|122110|127|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_lut_buffer_0_synth_1/bd_58f6_lut_buffer_0.tcl|vivado_synth|1694034266778|START|Configure IP Cache|",
      "[OPTRACE]|122110|128|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_lut_buffer_0_synth_1/bd_58f6_lut_buffer_0.tcl|vivado_synth|1694034266779|END|Configure IP Cache|",
      "[OPTRACE]|122110|129|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_lut_buffer_0_synth_1/bd_58f6_lut_buffer_0.tcl|vivado_synth|1694034266780|START|synth_design|",
      "[OPTRACE]|122110|146|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_lut_buffer_0_synth_1/bd_58f6_lut_buffer_0.tcl|vivado_synth|1694034324641|END|synth_design|",
      "[OPTRACE]|122110|147|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_lut_buffer_0_synth_1/bd_58f6_lut_buffer_0.tcl|vivado_synth|1694034324641|START|Write IP Cache|",
      "[OPTRACE]|122110|148|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_lut_buffer_0_synth_1/bd_58f6_lut_buffer_0.tcl|vivado_synth|1694034326115|END|Write IP Cache|",
      "[OPTRACE]|122110|149|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_lut_buffer_0_synth_1/bd_58f6_lut_buffer_0.tcl|vivado_synth|1694034326116|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|122110|152|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_lut_buffer_0_synth_1/bd_58f6_lut_buffer_0.tcl|vivado_synth|1694034326562|END|write_checkpoint|",
      "[OPTRACE]|122110|153|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_lut_buffer_0_synth_1/bd_58f6_lut_buffer_0.tcl|vivado_synth|1694034326562|START|synth reports|REPORT",
      "[OPTRACE]|122110|154|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_lut_buffer_0_synth_1/bd_58f6_lut_buffer_0.tcl|vivado_synth|1694034327053|END|synth reports|",
      "[OPTRACE]|122110|157|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_lut_buffer_0_synth_1/bd_58f6_lut_buffer_0.tcl|vivado_synth|1694034328066|END|bd_58f6_lut_buffer_0_synth_1|",
      "[OPTRACE]|122110|84|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_lut_buffer_0_synth_1/bd_58f6_lut_buffer_0.tcl|vivado_synth|1694034259149|START|bd_58f6_lut_buffer_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|122110|87|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_lut_buffer_0_synth_1/bd_58f6_lut_buffer_0.tcl|vivado_synth|1694034259150|START|Creating in-memory project|",
      "[OPTRACE]|122111|104|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_xsdbm_0_synth_1/bd_58f6_xsdbm_0.tcl|vivado_synth|1694034266589|END|Creating in-memory project|",
      "[OPTRACE]|122111|105|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_xsdbm_0_synth_1/bd_58f6_xsdbm_0.tcl|vivado_synth|1694034266589|START|Adding files|",
      "[OPTRACE]|122111|138|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_xsdbm_0_synth_1/bd_58f6_xsdbm_0.tcl|vivado_synth|1694034266927|END|Adding files|",
      "[OPTRACE]|122111|139|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_xsdbm_0_synth_1/bd_58f6_xsdbm_0.tcl|vivado_synth|1694034266929|START|Configure IP Cache|",
      "[OPTRACE]|122111|140|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_xsdbm_0_synth_1/bd_58f6_xsdbm_0.tcl|vivado_synth|1694034266982|END|Configure IP Cache|",
      "[OPTRACE]|122111|141|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_xsdbm_0_synth_1/bd_58f6_xsdbm_0.tcl|vivado_synth|1694034266983|START|synth_design|",
      "[OPTRACE]|122111|194|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_xsdbm_0_synth_1/bd_58f6_xsdbm_0.tcl|vivado_synth|1694034339235|END|synth_design|",
      "[OPTRACE]|122111|195|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_xsdbm_0_synth_1/bd_58f6_xsdbm_0.tcl|vivado_synth|1694034339236|START|Write IP Cache|",
      "[OPTRACE]|122111|196|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_xsdbm_0_synth_1/bd_58f6_xsdbm_0.tcl|vivado_synth|1694034341143|END|Write IP Cache|",
      "[OPTRACE]|122111|197|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_xsdbm_0_synth_1/bd_58f6_xsdbm_0.tcl|vivado_synth|1694034341144|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|122111|198|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_xsdbm_0_synth_1/bd_58f6_xsdbm_0.tcl|vivado_synth|1694034341780|END|write_checkpoint|",
      "[OPTRACE]|122111|199|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_xsdbm_0_synth_1/bd_58f6_xsdbm_0.tcl|vivado_synth|1694034341780|START|synth reports|REPORT",
      "[OPTRACE]|122111|200|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_xsdbm_0_synth_1/bd_58f6_xsdbm_0.tcl|vivado_synth|1694034342347|END|synth reports|",
      "[OPTRACE]|122111|203|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_xsdbm_0_synth_1/bd_58f6_xsdbm_0.tcl|vivado_synth|1694034343616|END|bd_58f6_xsdbm_0_synth_1|",
      "[OPTRACE]|122111|92|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_xsdbm_0_synth_1/bd_58f6_xsdbm_0.tcl|vivado_synth|1694034259156|START|bd_58f6_xsdbm_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|122111|93|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_xsdbm_0_synth_1/bd_58f6_xsdbm_0.tcl|vivado_synth|1694034259157|START|Creating in-memory project|",
      "[OPTRACE]|122112|102|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bsip_0_synth_1/bd_7cf0_bsip_0.tcl|vivado_synth|1694034266574|END|Creating in-memory project|",
      "[OPTRACE]|122112|103|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bsip_0_synth_1/bd_7cf0_bsip_0.tcl|vivado_synth|1694034266574|START|Adding files|",
      "[OPTRACE]|122112|114|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bsip_0_synth_1/bd_7cf0_bsip_0.tcl|vivado_synth|1694034266751|END|Adding files|",
      "[OPTRACE]|122112|115|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bsip_0_synth_1/bd_7cf0_bsip_0.tcl|vivado_synth|1694034266753|START|Configure IP Cache|",
      "[OPTRACE]|122112|116|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bsip_0_synth_1/bd_7cf0_bsip_0.tcl|vivado_synth|1694034266754|END|Configure IP Cache|",
      "[OPTRACE]|122112|117|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bsip_0_synth_1/bd_7cf0_bsip_0.tcl|vivado_synth|1694034266755|START|synth_design|",
      "[OPTRACE]|122112|162|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bsip_0_synth_1/bd_7cf0_bsip_0.tcl|vivado_synth|1694034330971|END|synth_design|",
      "[OPTRACE]|122112|163|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bsip_0_synth_1/bd_7cf0_bsip_0.tcl|vivado_synth|1694034330971|START|Write IP Cache|",
      "[OPTRACE]|122112|166|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bsip_0_synth_1/bd_7cf0_bsip_0.tcl|vivado_synth|1694034332486|END|Write IP Cache|",
      "[OPTRACE]|122112|167|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bsip_0_synth_1/bd_7cf0_bsip_0.tcl|vivado_synth|1694034332487|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|122112|170|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bsip_0_synth_1/bd_7cf0_bsip_0.tcl|vivado_synth|1694034333027|END|write_checkpoint|",
      "[OPTRACE]|122112|171|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bsip_0_synth_1/bd_7cf0_bsip_0.tcl|vivado_synth|1694034333027|START|synth reports|REPORT",
      "[OPTRACE]|122112|174|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bsip_0_synth_1/bd_7cf0_bsip_0.tcl|vivado_synth|1694034333555|END|synth reports|",
      "[OPTRACE]|122112|180|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bsip_0_synth_1/bd_7cf0_bsip_0.tcl|vivado_synth|1694034334510|END|bd_7cf0_bsip_0_synth_1|",
      "[OPTRACE]|122112|94|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bsip_0_synth_1/bd_7cf0_bsip_0.tcl|vivado_synth|1694034259170|START|bd_7cf0_bsip_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|122112|95|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bsip_0_synth_1/bd_7cf0_bsip_0.tcl|vivado_synth|1694034259172|START|Creating in-memory project|",
      "[OPTRACE]|122113|110|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1694034266592|END|Creating in-memory project|",
      "[OPTRACE]|122113|111|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1694034266593|START|Adding files|",
      "[OPTRACE]|122113|142|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1694034268294|END|Adding files|",
      "[OPTRACE]|122113|143|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1694034268296|START|Configure IP Cache|",
      "[OPTRACE]|122113|144|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1694034268298|END|Configure IP Cache|",
      "[OPTRACE]|122113|145|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1694034268298|START|synth_design|",
      "[OPTRACE]|122113|201|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1694034343509|END|synth_design|",
      "[OPTRACE]|122113|202|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1694034343509|START|Write IP Cache|",
      "[OPTRACE]|122113|204|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1694034348073|END|Write IP Cache|",
      "[OPTRACE]|122113|205|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1694034348075|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|122113|206|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1694034350019|END|write_checkpoint|",
      "[OPTRACE]|122113|207|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1694034350019|START|synth reports|REPORT",
      "[OPTRACE]|122113|208|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1694034350521|END|synth reports|",
      "[OPTRACE]|122113|213|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1694034352823|END|ulp_ii_level0_wire_0_synth_1|",
      "[OPTRACE]|122113|82|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1694034259148|START|ulp_ii_level0_wire_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|122113|85|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1694034259149|START|Creating in-memory project|",
      "[OPTRACE]|122114|112|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_axi_jtag_0_synth_1/bd_7cf0_axi_jtag_0.tcl|vivado_synth|1694034266673|END|Creating in-memory project|",
      "[OPTRACE]|122114|113|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_axi_jtag_0_synth_1/bd_7cf0_axi_jtag_0.tcl|vivado_synth|1694034266674|START|Adding files|",
      "[OPTRACE]|122114|130|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_axi_jtag_0_synth_1/bd_7cf0_axi_jtag_0.tcl|vivado_synth|1694034266833|END|Adding files|",
      "[OPTRACE]|122114|131|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_axi_jtag_0_synth_1/bd_7cf0_axi_jtag_0.tcl|vivado_synth|1694034266835|START|Configure IP Cache|",
      "[OPTRACE]|122114|132|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_axi_jtag_0_synth_1/bd_7cf0_axi_jtag_0.tcl|vivado_synth|1694034266836|END|Configure IP Cache|",
      "[OPTRACE]|122114|133|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_axi_jtag_0_synth_1/bd_7cf0_axi_jtag_0.tcl|vivado_synth|1694034266836|START|synth_design|",
      "[OPTRACE]|122114|178|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_axi_jtag_0_synth_1/bd_7cf0_axi_jtag_0.tcl|vivado_synth|1694034334346|END|synth_design|",
      "[OPTRACE]|122114|179|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_axi_jtag_0_synth_1/bd_7cf0_axi_jtag_0.tcl|vivado_synth|1694034334346|START|Write IP Cache|",
      "[OPTRACE]|122114|186|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_axi_jtag_0_synth_1/bd_7cf0_axi_jtag_0.tcl|vivado_synth|1694034336208|END|Write IP Cache|",
      "[OPTRACE]|122114|187|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_axi_jtag_0_synth_1/bd_7cf0_axi_jtag_0.tcl|vivado_synth|1694034336209|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|122114|189|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_axi_jtag_0_synth_1/bd_7cf0_axi_jtag_0.tcl|vivado_synth|1694034336850|END|write_checkpoint|",
      "[OPTRACE]|122114|190|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_axi_jtag_0_synth_1/bd_7cf0_axi_jtag_0.tcl|vivado_synth|1694034336851|START|synth reports|REPORT",
      "[OPTRACE]|122114|191|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_axi_jtag_0_synth_1/bd_7cf0_axi_jtag_0.tcl|vivado_synth|1694034337394|END|synth reports|",
      "[OPTRACE]|122114|193|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_axi_jtag_0_synth_1/bd_7cf0_axi_jtag_0.tcl|vivado_synth|1694034338660|END|bd_7cf0_axi_jtag_0_synth_1|",
      "[OPTRACE]|122114|83|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_axi_jtag_0_synth_1/bd_7cf0_axi_jtag_0.tcl|vivado_synth|1694034259148|START|bd_7cf0_axi_jtag_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|122114|86|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_axi_jtag_0_synth_1/bd_7cf0_axi_jtag_0.tcl|vivado_synth|1694034259150|START|Creating in-memory project|",
      "[OPTRACE]|122115|121|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/bd_7cf0_bs_switch_1_0.tcl|vivado_synth|1694034266769|END|Adding files|",
      "[OPTRACE]|122115|123|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/bd_7cf0_bs_switch_1_0.tcl|vivado_synth|1694034266770|START|Configure IP Cache|",
      "[OPTRACE]|122115|124|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/bd_7cf0_bs_switch_1_0.tcl|vivado_synth|1694034266773|END|Configure IP Cache|",
      "[OPTRACE]|122115|125|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/bd_7cf0_bs_switch_1_0.tcl|vivado_synth|1694034266774|START|synth_design|",
      "[OPTRACE]|122115|150|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/bd_7cf0_bs_switch_1_0.tcl|vivado_synth|1694034326146|END|synth_design|",
      "[OPTRACE]|122115|151|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/bd_7cf0_bs_switch_1_0.tcl|vivado_synth|1694034326147|START|Write IP Cache|",
      "[OPTRACE]|122115|155|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/bd_7cf0_bs_switch_1_0.tcl|vivado_synth|1694034327957|END|Write IP Cache|",
      "[OPTRACE]|122115|156|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/bd_7cf0_bs_switch_1_0.tcl|vivado_synth|1694034327959|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|122115|158|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/bd_7cf0_bs_switch_1_0.tcl|vivado_synth|1694034328522|END|write_checkpoint|",
      "[OPTRACE]|122115|159|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/bd_7cf0_bs_switch_1_0.tcl|vivado_synth|1694034328523|START|synth reports|REPORT",
      "[OPTRACE]|122115|160|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/bd_7cf0_bs_switch_1_0.tcl|vivado_synth|1694034329031|END|synth reports|",
      "[OPTRACE]|122115|161|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/bd_7cf0_bs_switch_1_0.tcl|vivado_synth|1694034330164|END|bd_7cf0_bs_switch_1_0_synth_1|",
      "[OPTRACE]|122115|96|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/bd_7cf0_bs_switch_1_0.tcl|vivado_synth|1694034259182|START|bd_7cf0_bs_switch_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|122115|97|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/bd_7cf0_bs_switch_1_0.tcl|vivado_synth|1694034259184|START|Creating in-memory project|",
      "[OPTRACE]|122115|98|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/bd_7cf0_bs_switch_1_0.tcl|vivado_synth|1694034266570|END|Creating in-memory project|",
      "[OPTRACE]|122115|99|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/bd_7cf0_bs_switch_1_0.tcl|vivado_synth|1694034266570|START|Adding files|",
      "[OPTRACE]|126304|209|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR2_0_synth_1/bd_85ad_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1694034351907|START|bd_85ad_hbm_reset_sync_SLR2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|126304|211|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR2_0_synth_1/bd_85ad_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1694034351909|START|Creating in-memory project|",
      "[OPTRACE]|126304|222|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR2_0_synth_1/bd_85ad_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1694034359503|END|Creating in-memory project|",
      "[OPTRACE]|126304|223|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR2_0_synth_1/bd_85ad_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1694034359503|START|Adding files|",
      "[OPTRACE]|126304|228|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR2_0_synth_1/bd_85ad_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1694034359695|END|Adding files|",
      "[OPTRACE]|126304|229|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR2_0_synth_1/bd_85ad_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1694034359696|START|Configure IP Cache|",
      "[OPTRACE]|126304|230|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR2_0_synth_1/bd_85ad_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1694034359699|END|Configure IP Cache|",
      "[OPTRACE]|126304|231|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR2_0_synth_1/bd_85ad_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1694034359699|START|synth_design|",
      "[OPTRACE]|126304|274|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR2_0_synth_1/bd_85ad_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1694034421259|END|synth_design|",
      "[OPTRACE]|126304|275|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR2_0_synth_1/bd_85ad_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1694034421259|START|Write IP Cache|",
      "[OPTRACE]|126304|276|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR2_0_synth_1/bd_85ad_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1694034422729|END|Write IP Cache|",
      "[OPTRACE]|126304|277|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR2_0_synth_1/bd_85ad_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1694034422731|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|126304|278|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR2_0_synth_1/bd_85ad_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1694034423279|END|write_checkpoint|",
      "[OPTRACE]|126304|279|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR2_0_synth_1/bd_85ad_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1694034423279|START|synth reports|REPORT",
      "[OPTRACE]|126304|282|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR2_0_synth_1/bd_85ad_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1694034423808|END|synth reports|",
      "[OPTRACE]|126304|285|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR2_0_synth_1/bd_85ad_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1694034424620|END|bd_85ad_hbm_reset_sync_SLR2_0_synth_1|",
      "[OPTRACE]|126651|210|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1694034351907|START|bd_85ad_axi_apb_bridge_inst_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|126651|212|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1694034351909|START|Creating in-memory project|",
      "[OPTRACE]|126651|220|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1694034359491|END|Creating in-memory project|",
      "[OPTRACE]|126651|221|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1694034359491|START|Adding files|",
      "[OPTRACE]|126651|224|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1694034359676|END|Adding files|",
      "[OPTRACE]|126651|225|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1694034359678|START|Configure IP Cache|",
      "[OPTRACE]|126651|226|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1694034359681|END|Configure IP Cache|",
      "[OPTRACE]|126651|227|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1694034359681|START|synth_design|",
      "[OPTRACE]|126651|280|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1694034423307|END|synth_design|",
      "[OPTRACE]|126651|281|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1694034423307|START|Write IP Cache|",
      "[OPTRACE]|126651|286|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1694034424814|END|Write IP Cache|",
      "[OPTRACE]|126651|287|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1694034424816|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|126651|288|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1694034425399|END|write_checkpoint|",
      "[OPTRACE]|126651|289|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1694034425399|START|synth reports|REPORT",
      "[OPTRACE]|126651|290|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1694034425873|END|synth reports|",
      "[OPTRACE]|126651|295|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1694034426722|END|bd_85ad_axi_apb_bridge_inst_0_synth_1|",
      "[OPTRACE]|127125|214|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1694034355637|START|bd_85ad_interconnect1_0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|127125|215|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1694034355638|START|Creating in-memory project|",
      "[OPTRACE]|127125|234|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1694034362623|END|Creating in-memory project|",
      "[OPTRACE]|127125|235|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1694034362624|START|Adding files|",
      "[OPTRACE]|127125|242|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1694034363576|END|Adding files|",
      "[OPTRACE]|127125|243|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1694034363578|START|Configure IP Cache|",
      "[OPTRACE]|127125|244|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1694034363644|END|Configure IP Cache|",
      "[OPTRACE]|127125|245|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1694034363645|START|synth_design|",
      "[OPTRACE]|127125|368|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1694034482747|END|synth_design|",
      "[OPTRACE]|127125|369|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1694034482748|START|Write IP Cache|",
      "[OPTRACE]|127125|387|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1694034488901|END|Write IP Cache|",
      "[OPTRACE]|127125|388|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1694034488907|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|127125|390|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1694034491465|END|write_checkpoint|",
      "[OPTRACE]|127125|391|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1694034491466|START|synth reports|REPORT",
      "[OPTRACE]|127125|392|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1694034492069|END|synth reports|",
      "[OPTRACE]|127125|393|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1694034495586|END|bd_85ad_interconnect1_0_0_synth_1|",
      "[OPTRACE]|127278|216|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1694034356279|START|bd_85ad_vip_S00_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|127278|217|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1694034356280|START|Creating in-memory project|",
      "[OPTRACE]|127278|236|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1694034363127|END|Creating in-memory project|",
      "[OPTRACE]|127278|237|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1694034363127|START|Adding files|",
      "[OPTRACE]|127278|238|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1694034363391|END|Adding files|",
      "[OPTRACE]|127278|239|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1694034363393|START|Configure IP Cache|",
      "[OPTRACE]|127278|240|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1694034363395|END|Configure IP Cache|",
      "[OPTRACE]|127278|241|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1694034363396|START|synth_design|",
      "[OPTRACE]|127278|283|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1694034424510|END|synth_design|",
      "[OPTRACE]|127278|284|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1694034424511|START|Write IP Cache|",
      "[OPTRACE]|127278|291|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1694034425959|END|Write IP Cache|",
      "[OPTRACE]|127278|292|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1694034425960|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|127278|293|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1694034426466|END|write_checkpoint|",
      "[OPTRACE]|127278|294|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1694034426466|START|synth reports|REPORT",
      "[OPTRACE]|127278|296|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1694034426946|END|synth reports|",
      "[OPTRACE]|127278|299|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1694034427851|END|bd_85ad_vip_S00_0_synth_1|",
      "[OPTRACE]|127437|218|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1694034358490|START|bd_85ad_hbm_inst_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|127437|219|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1694034358492|START|Creating in-memory project|",
      "[OPTRACE]|127437|248|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1694034365820|END|Creating in-memory project|",
      "[OPTRACE]|127437|249|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1694034365820|START|Adding files|",
      "[OPTRACE]|127437|256|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1694034367340|END|Adding files|",
      "[OPTRACE]|127437|257|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1694034367342|START|Configure IP Cache|",
      "[OPTRACE]|127437|258|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1694034367346|END|Configure IP Cache|",
      "[OPTRACE]|127437|259|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1694034367347|START|synth_design|",
      "[OPTRACE]|127437|354|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1694034473834|END|synth_design|",
      "[OPTRACE]|127437|355|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1694034473834|START|Write IP Cache|",
      "[OPTRACE]|127437|356|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1694034477917|END|Write IP Cache|",
      "[OPTRACE]|127437|357|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1694034477918|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|127437|362|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1694034479189|END|write_checkpoint|",
      "[OPTRACE]|127437|363|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1694034479190|START|synth reports|REPORT",
      "[OPTRACE]|127437|364|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1694034479707|END|synth reports|",
      "[OPTRACE]|127437|367|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1694034482412|END|bd_85ad_hbm_inst_0_synth_1|",
      "[OPTRACE]|127694|232|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_bridge_0_synth_1/bd_097b_user_debug_bridge_0.tcl|vivado_synth|1694034359842|START|bd_097b_user_debug_bridge_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|127694|233|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_bridge_0_synth_1/bd_097b_user_debug_bridge_0.tcl|vivado_synth|1694034359843|START|Creating in-memory project|",
      "[OPTRACE]|127694|250|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_bridge_0_synth_1/bd_097b_user_debug_bridge_0.tcl|vivado_synth|1694034366589|END|Creating in-memory project|",
      "[OPTRACE]|127694|251|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_bridge_0_synth_1/bd_097b_user_debug_bridge_0.tcl|vivado_synth|1694034366589|START|Adding files|",
      "[OPTRACE]|127694|252|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_bridge_0_synth_1/bd_097b_user_debug_bridge_0.tcl|vivado_synth|1694034366852|END|Adding files|",
      "[OPTRACE]|127694|253|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_bridge_0_synth_1/bd_097b_user_debug_bridge_0.tcl|vivado_synth|1694034366854|START|Configure IP Cache|",
      "[OPTRACE]|127694|254|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_bridge_0_synth_1/bd_097b_user_debug_bridge_0.tcl|vivado_synth|1694034366927|END|Configure IP Cache|",
      "[OPTRACE]|127694|255|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_bridge_0_synth_1/bd_097b_user_debug_bridge_0.tcl|vivado_synth|1694034366927|START|synth_design|",
      "[OPTRACE]|127694|297|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_bridge_0_synth_1/bd_097b_user_debug_bridge_0.tcl|vivado_synth|1694034427380|END|synth_design|",
      "[OPTRACE]|127694|298|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_bridge_0_synth_1/bd_097b_user_debug_bridge_0.tcl|vivado_synth|1694034427381|START|Write IP Cache|",
      "[OPTRACE]|127694|300|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_bridge_0_synth_1/bd_097b_user_debug_bridge_0.tcl|vivado_synth|1694034428817|END|Write IP Cache|",
      "[OPTRACE]|127694|301|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_bridge_0_synth_1/bd_097b_user_debug_bridge_0.tcl|vivado_synth|1694034428819|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|127694|302|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_bridge_0_synth_1/bd_097b_user_debug_bridge_0.tcl|vivado_synth|1694034429367|END|write_checkpoint|",
      "[OPTRACE]|127694|303|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_bridge_0_synth_1/bd_097b_user_debug_bridge_0.tcl|vivado_synth|1694034429368|START|synth reports|REPORT",
      "[OPTRACE]|127694|304|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_bridge_0_synth_1/bd_097b_user_debug_bridge_0.tcl|vivado_synth|1694034429908|END|synth reports|",
      "[OPTRACE]|127694|305|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_bridge_0_synth_1/bd_097b_user_debug_bridge_0.tcl|vivado_synth|1694034430755|END|bd_097b_user_debug_bridge_0_synth_1|",
      "[OPTRACE]|127876|246|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_hub_0_synth_1/bd_097b_user_debug_hub_0.tcl|vivado_synth|1694034365037|START|bd_097b_user_debug_hub_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|127876|247|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_hub_0_synth_1/bd_097b_user_debug_hub_0.tcl|vivado_synth|1694034365039|START|Creating in-memory project|",
      "[OPTRACE]|127876|260|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_hub_0_synth_1/bd_097b_user_debug_hub_0.tcl|vivado_synth|1694034372078|END|Creating in-memory project|",
      "[OPTRACE]|127876|261|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_hub_0_synth_1/bd_097b_user_debug_hub_0.tcl|vivado_synth|1694034372078|START|Adding files|",
      "[OPTRACE]|127876|262|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_hub_0_synth_1/bd_097b_user_debug_hub_0.tcl|vivado_synth|1694034372427|END|Adding files|",
      "[OPTRACE]|127876|263|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_hub_0_synth_1/bd_097b_user_debug_hub_0.tcl|vivado_synth|1694034372429|START|Configure IP Cache|",
      "[OPTRACE]|127876|264|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_hub_0_synth_1/bd_097b_user_debug_hub_0.tcl|vivado_synth|1694034372457|END|Configure IP Cache|",
      "[OPTRACE]|127876|265|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_hub_0_synth_1/bd_097b_user_debug_hub_0.tcl|vivado_synth|1694034372458|START|synth_design|",
      "[OPTRACE]|127876|306|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_hub_0_synth_1/bd_097b_user_debug_hub_0.tcl|vivado_synth|1694034432414|END|synth_design|",
      "[OPTRACE]|127876|307|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_hub_0_synth_1/bd_097b_user_debug_hub_0.tcl|vivado_synth|1694034432414|START|Write IP Cache|",
      "[OPTRACE]|127876|308|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_hub_0_synth_1/bd_097b_user_debug_hub_0.tcl|vivado_synth|1694034433914|END|Write IP Cache|",
      "[OPTRACE]|127876|309|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_hub_0_synth_1/bd_097b_user_debug_hub_0.tcl|vivado_synth|1694034433916|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|127876|310|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_hub_0_synth_1/bd_097b_user_debug_hub_0.tcl|vivado_synth|1694034434472|END|write_checkpoint|",
      "[OPTRACE]|127876|311|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_hub_0_synth_1/bd_097b_user_debug_hub_0.tcl|vivado_synth|1694034434472|START|synth reports|REPORT",
      "[OPTRACE]|127876|312|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_hub_0_synth_1/bd_097b_user_debug_hub_0.tcl|vivado_synth|1694034434996|END|synth reports|",
      "[OPTRACE]|127876|313|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_hub_0_synth_1/bd_097b_user_debug_hub_0.tcl|vivado_synth|1694034435922|END|bd_097b_user_debug_hub_0_synth_1|",
      "[OPTRACE]|12789|1526|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_2_synth_1/ulp_regslice_control_userpf_2.tcl|vivado_synth|1694035262332|START|ulp_regslice_control_userpf_2_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|12789|1527|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_2_synth_1/ulp_regslice_control_userpf_2.tcl|vivado_synth|1694035262334|START|Creating in-memory project|",
      "[OPTRACE]|12789|1552|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_2_synth_1/ulp_regslice_control_userpf_2.tcl|vivado_synth|1694035269368|END|Creating in-memory project|",
      "[OPTRACE]|12789|1553|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_2_synth_1/ulp_regslice_control_userpf_2.tcl|vivado_synth|1694035269368|START|Adding files|",
      "[OPTRACE]|12789|1554|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_2_synth_1/ulp_regslice_control_userpf_2.tcl|vivado_synth|1694035269570|END|Adding files|",
      "[OPTRACE]|12789|1555|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_2_synth_1/ulp_regslice_control_userpf_2.tcl|vivado_synth|1694035269571|START|Configure IP Cache|",
      "[OPTRACE]|12789|1556|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_2_synth_1/ulp_regslice_control_userpf_2.tcl|vivado_synth|1694035269574|END|Configure IP Cache|",
      "[OPTRACE]|12789|1557|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_2_synth_1/ulp_regslice_control_userpf_2.tcl|vivado_synth|1694035269574|START|synth_design|",
      "[OPTRACE]|12789|1610|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_2_synth_1/ulp_regslice_control_userpf_2.tcl|vivado_synth|1694035333167|END|synth_design|",
      "[OPTRACE]|12789|1611|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_2_synth_1/ulp_regslice_control_userpf_2.tcl|vivado_synth|1694035333167|START|Write IP Cache|",
      "[OPTRACE]|12789|1612|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_2_synth_1/ulp_regslice_control_userpf_2.tcl|vivado_synth|1694035334720|END|Write IP Cache|",
      "[OPTRACE]|12789|1613|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_2_synth_1/ulp_regslice_control_userpf_2.tcl|vivado_synth|1694035334722|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|12789|1614|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_2_synth_1/ulp_regslice_control_userpf_2.tcl|vivado_synth|1694035335314|END|write_checkpoint|",
      "[OPTRACE]|12789|1615|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_2_synth_1/ulp_regslice_control_userpf_2.tcl|vivado_synth|1694035335314|START|synth reports|REPORT",
      "[OPTRACE]|12789|1616|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_2_synth_1/ulp_regslice_control_userpf_2.tcl|vivado_synth|1694035335856|END|synth reports|",
      "[OPTRACE]|12789|1617|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_2_synth_1/ulp_regslice_control_userpf_2.tcl|vivado_synth|1694035336809|END|ulp_regslice_control_userpf_2_synth_1|",
      "[OPTRACE]|128107|266|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1694034374021|START|bd_85ad_slice0_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|128107|267|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1694034374022|START|Creating in-memory project|",
      "[OPTRACE]|128107|268|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1694034381115|END|Creating in-memory project|",
      "[OPTRACE]|128107|269|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1694034381115|START|Adding files|",
      "[OPTRACE]|128107|270|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1694034381391|END|Adding files|",
      "[OPTRACE]|128107|271|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1694034381393|START|Configure IP Cache|",
      "[OPTRACE]|128107|272|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1694034381396|END|Configure IP Cache|",
      "[OPTRACE]|128107|273|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1694034381396|START|synth_design|",
      "[OPTRACE]|128107|365|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1694034481772|END|synth_design|",
      "[OPTRACE]|128107|366|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1694034481773|START|Write IP Cache|",
      "[OPTRACE]|128107|382|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1694034485892|END|Write IP Cache|",
      "[OPTRACE]|128107|383|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1694034485900|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|128107|384|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1694034487683|END|write_checkpoint|",
      "[OPTRACE]|128107|385|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1694034487684|START|synth reports|REPORT",
      "[OPTRACE]|128107|386|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1694034488281|END|synth reports|",
      "[OPTRACE]|128107|389|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1694034490700|END|bd_85ad_slice0_1_0_synth_1|",
      "[OPTRACE]|131551|314|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR0_0_synth_1/bd_85ad_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1694034448568|START|bd_85ad_hbm_reset_sync_SLR0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|131551|315|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR0_0_synth_1/bd_85ad_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1694034448569|START|Creating in-memory project|",
      "[OPTRACE]|131551|328|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR0_0_synth_1/bd_85ad_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1694034458556|END|Creating in-memory project|",
      "[OPTRACE]|131551|329|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR0_0_synth_1/bd_85ad_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1694034458556|START|Adding files|",
      "[OPTRACE]|131551|333|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR0_0_synth_1/bd_85ad_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1694034458714|END|Adding files|",
      "[OPTRACE]|131551|334|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR0_0_synth_1/bd_85ad_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1694034458716|START|Configure IP Cache|",
      "[OPTRACE]|131551|336|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR0_0_synth_1/bd_85ad_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1694034458725|END|Configure IP Cache|",
      "[OPTRACE]|131551|337|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR0_0_synth_1/bd_85ad_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1694034458728|END|bd_85ad_hbm_reset_sync_SLR0_0_synth_1|",
      "[OPTRACE]|131676|316|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1694034448613|START|bd_85ad_init_reduce_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|131676|317|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1694034448614|START|Creating in-memory project|",
      "[OPTRACE]|131676|324|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1694034458554|END|Creating in-memory project|",
      "[OPTRACE]|131676|326|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1694034458554|START|Adding files|",
      "[OPTRACE]|131676|330|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1694034458711|END|Adding files|",
      "[OPTRACE]|131676|331|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1694034458713|START|Configure IP Cache|",
      "[OPTRACE]|131676|332|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1694034458714|END|Configure IP Cache|",
      "[OPTRACE]|131676|335|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1694034458717|START|synth_design|",
      "[OPTRACE]|131676|404|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1694034515937|END|synth_design|",
      "[OPTRACE]|131676|405|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1694034515937|START|Write IP Cache|",
      "[OPTRACE]|131676|408|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1694034517359|END|Write IP Cache|",
      "[OPTRACE]|131676|409|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1694034517360|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|131676|410|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1694034517903|END|write_checkpoint|",
      "[OPTRACE]|131676|411|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1694034517904|START|synth reports|REPORT",
      "[OPTRACE]|131676|412|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1694034518431|END|synth reports|",
      "[OPTRACE]|131676|413|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1694034519278|END|bd_85ad_init_reduce_0_synth_1|",
      "[OPTRACE]|131782|318|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S01_0_synth_1/bd_85ad_vip_S01_0.tcl|vivado_synth|1694034448831|START|bd_85ad_vip_S01_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|131782|319|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S01_0_synth_1/bd_85ad_vip_S01_0.tcl|vivado_synth|1694034448832|START|Creating in-memory project|",
      "[OPTRACE]|131782|325|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S01_0_synth_1/bd_85ad_vip_S01_0.tcl|vivado_synth|1694034458554|END|Creating in-memory project|",
      "[OPTRACE]|131782|327|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S01_0_synth_1/bd_85ad_vip_S01_0.tcl|vivado_synth|1694034458554|START|Adding files|",
      "[OPTRACE]|131782|338|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S01_0_synth_1/bd_85ad_vip_S01_0.tcl|vivado_synth|1694034458757|END|Adding files|",
      "[OPTRACE]|131782|339|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S01_0_synth_1/bd_85ad_vip_S01_0.tcl|vivado_synth|1694034458759|START|Configure IP Cache|",
      "[OPTRACE]|131782|340|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S01_0_synth_1/bd_85ad_vip_S01_0.tcl|vivado_synth|1694034458775|END|Configure IP Cache|",
      "[OPTRACE]|131782|341|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S01_0_synth_1/bd_85ad_vip_S01_0.tcl|vivado_synth|1694034458776|END|bd_85ad_vip_S01_0_synth_1|",
      "[OPTRACE]|131925|320|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1694034454497|START|bd_85ad_interconnect0_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|131925|321|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1694034454499|START|Creating in-memory project|",
      "[OPTRACE]|131925|342|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1694034461818|END|Creating in-memory project|",
      "[OPTRACE]|131925|343|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1694034461818|START|Adding files|",
      "[OPTRACE]|131925|344|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1694034462806|END|Adding files|",
      "[OPTRACE]|131925|345|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1694034462808|START|Configure IP Cache|",
      "[OPTRACE]|131925|346|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1694034462874|END|Configure IP Cache|",
      "[OPTRACE]|131925|347|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1694034462875|START|synth_design|",
      "[OPTRACE]|131925|476|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1694034577003|END|synth_design|",
      "[OPTRACE]|131925|477|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1694034577003|START|Write IP Cache|",
      "[OPTRACE]|131925|486|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1694034582589|END|Write IP Cache|",
      "[OPTRACE]|131925|487|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1694034582592|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|131925|488|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1694034584906|END|write_checkpoint|",
      "[OPTRACE]|131925|489|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1694034584906|START|synth reports|REPORT",
      "[OPTRACE]|131925|496|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1694034585453|END|synth reports|",
      "[OPTRACE]|131925|504|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1694034588670|END|bd_85ad_interconnect0_1_0_synth_1|",
      "[OPTRACE]|132079|322|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/ulp_ulp_cmp_0.tcl|vivado_synth|1694034457916|START|ulp_ulp_cmp_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|132079|323|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/ulp_ulp_cmp_0.tcl|vivado_synth|1694034457918|START|Creating in-memory project|",
      "[OPTRACE]|132079|348|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/ulp_ulp_cmp_0.tcl|vivado_synth|1694034464706|END|Creating in-memory project|",
      "[OPTRACE]|132079|349|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/ulp_ulp_cmp_0.tcl|vivado_synth|1694034464706|START|Adding files|",
      "[OPTRACE]|132079|350|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/ulp_ulp_cmp_0.tcl|vivado_synth|1694034466116|END|Adding files|",
      "[OPTRACE]|132079|351|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/ulp_ulp_cmp_0.tcl|vivado_synth|1694034466118|START|Configure IP Cache|",
      "[OPTRACE]|132079|352|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/ulp_ulp_cmp_0.tcl|vivado_synth|1694034466120|END|Configure IP Cache|",
      "[OPTRACE]|132079|353|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/ulp_ulp_cmp_0.tcl|vivado_synth|1694034466121|START|synth_design|",
      "[OPTRACE]|132079|426|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/ulp_ulp_cmp_0.tcl|vivado_synth|1694034528187|END|synth_design|",
      "[OPTRACE]|132079|427|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/ulp_ulp_cmp_0.tcl|vivado_synth|1694034528188|START|Write IP Cache|",
      "[OPTRACE]|132079|428|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/ulp_ulp_cmp_0.tcl|vivado_synth|1694034529692|END|Write IP Cache|",
      "[OPTRACE]|132079|429|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/ulp_ulp_cmp_0.tcl|vivado_synth|1694034529693|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|132079|430|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/ulp_ulp_cmp_0.tcl|vivado_synth|1694034530223|END|write_checkpoint|",
      "[OPTRACE]|132079|431|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/ulp_ulp_cmp_0.tcl|vivado_synth|1694034530223|START|synth reports|REPORT",
      "[OPTRACE]|132079|432|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/ulp_ulp_cmp_0.tcl|vivado_synth|1694034530732|END|synth reports|",
      "[OPTRACE]|132079|433|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/ulp_ulp_cmp_0.tcl|vivado_synth|1694034531588|END|ulp_ulp_cmp_0_synth_1|",
      "[OPTRACE]|132554|358|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1694034478303|START|ulp_axi_vip_data_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|132554|359|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1694034478304|START|Creating in-memory project|",
      "[OPTRACE]|132554|370|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1694034485333|END|Creating in-memory project|",
      "[OPTRACE]|132554|371|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1694034485334|START|Adding files|",
      "[OPTRACE]|132554|372|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1694034485522|END|Adding files|",
      "[OPTRACE]|132554|373|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1694034485523|START|Configure IP Cache|",
      "[OPTRACE]|132554|374|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1694034485526|END|Configure IP Cache|",
      "[OPTRACE]|132554|375|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1694034485526|START|synth_design|",
      "[OPTRACE]|132554|436|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1694034546122|END|synth_design|",
      "[OPTRACE]|132554|437|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1694034546123|START|Write IP Cache|",
      "[OPTRACE]|132554|440|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1694034547678|END|Write IP Cache|",
      "[OPTRACE]|132554|441|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1694034547679|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|132554|446|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1694034548350|END|write_checkpoint|",
      "[OPTRACE]|132554|447|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1694034548351|START|synth reports|REPORT",
      "[OPTRACE]|132554|448|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1694034548863|END|synth reports|",
      "[OPTRACE]|132554|449|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1694034549780|END|ulp_axi_vip_data_0_synth_1|",
      "[OPTRACE]|132555|360|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1694034478527|START|bd_22c0_gpio_gapping_demand_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|132555|361|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1694034478529|START|Creating in-memory project|",
      "[OPTRACE]|132555|376|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1694034485589|END|Creating in-memory project|",
      "[OPTRACE]|132555|377|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1694034485589|START|Adding files|",
      "[OPTRACE]|132555|378|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1694034485761|END|Adding files|",
      "[OPTRACE]|132555|379|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1694034485763|START|Configure IP Cache|",
      "[OPTRACE]|132555|380|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1694034485766|END|Configure IP Cache|",
      "[OPTRACE]|132555|381|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1694034485767|START|synth_design|",
      "[OPTRACE]|132555|450|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1694034550159|END|synth_design|",
      "[OPTRACE]|132555|451|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1694034550159|START|Write IP Cache|",
      "[OPTRACE]|132555|452|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1694034551796|END|Write IP Cache|",
      "[OPTRACE]|132555|453|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1694034551797|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|132555|454|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1694034552398|END|write_checkpoint|",
      "[OPTRACE]|132555|455|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1694034552398|START|synth reports|REPORT",
      "[OPTRACE]|132555|456|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1694034552901|END|synth reports|",
      "[OPTRACE]|132555|459|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1694034553760|END|bd_22c0_gpio_gapping_demand_0_synth_1|",
      "[OPTRACE]|13315|1547|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1694035267405|START|ulp_xbar_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|13315|1548|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1694035267406|START|Creating in-memory project|",
      "[OPTRACE]|13315|1560|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1694035274387|END|Creating in-memory project|",
      "[OPTRACE]|13315|1561|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1694035274387|START|Adding files|",
      "[OPTRACE]|13315|1562|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1694035274994|END|Adding files|",
      "[OPTRACE]|13315|1563|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1694035274996|START|Configure IP Cache|",
      "[OPTRACE]|13315|1564|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1694035275066|END|Configure IP Cache|",
      "[OPTRACE]|13315|1565|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1694035275067|START|synth_design|",
      "[OPTRACE]|13315|1620|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1694035346871|END|synth_design|",
      "[OPTRACE]|13315|1621|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1694035346871|START|Write IP Cache|",
      "[OPTRACE]|13315|1624|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1694035348298|END|Write IP Cache|",
      "[OPTRACE]|13315|1625|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1694035348299|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|13315|1628|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1694035348855|END|write_checkpoint|",
      "[OPTRACE]|13315|1629|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1694035348855|START|synth reports|REPORT",
      "[OPTRACE]|13315|1631|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1694035349331|END|synth reports|",
      "[OPTRACE]|13315|1633|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1694035350169|END|ulp_xbar_0_synth_1|",
      "[OPTRACE]|13433|1550|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_1_synth_1/ulp_xbar_1.tcl|vivado_synth|1694035269210|START|ulp_xbar_1_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|13433|1551|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_1_synth_1/ulp_xbar_1.tcl|vivado_synth|1694035269211|START|Creating in-memory project|",
      "[OPTRACE]|13433|1566|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_1_synth_1/ulp_xbar_1.tcl|vivado_synth|1694035276258|END|Creating in-memory project|",
      "[OPTRACE]|13433|1567|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_1_synth_1/ulp_xbar_1.tcl|vivado_synth|1694035276259|START|Adding files|",
      "[OPTRACE]|13433|1568|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_1_synth_1/ulp_xbar_1.tcl|vivado_synth|1694035276854|END|Adding files|",
      "[OPTRACE]|13433|1569|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_1_synth_1/ulp_xbar_1.tcl|vivado_synth|1694035276856|START|Configure IP Cache|",
      "[OPTRACE]|13433|1570|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_1_synth_1/ulp_xbar_1.tcl|vivado_synth|1694035276925|END|Configure IP Cache|",
      "[OPTRACE]|13433|1571|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_1_synth_1/ulp_xbar_1.tcl|vivado_synth|1694035276926|START|synth_design|",
      "[OPTRACE]|13433|1618|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_1_synth_1/ulp_xbar_1.tcl|vivado_synth|1694035346438|END|synth_design|",
      "[OPTRACE]|13433|1619|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_1_synth_1/ulp_xbar_1.tcl|vivado_synth|1694035346439|START|Write IP Cache|",
      "[OPTRACE]|13433|1622|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_1_synth_1/ulp_xbar_1.tcl|vivado_synth|1694035347907|END|Write IP Cache|",
      "[OPTRACE]|13433|1623|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_1_synth_1/ulp_xbar_1.tcl|vivado_synth|1694035347908|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|13433|1626|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_1_synth_1/ulp_xbar_1.tcl|vivado_synth|1694035348514|END|write_checkpoint|",
      "[OPTRACE]|13433|1627|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_1_synth_1/ulp_xbar_1.tcl|vivado_synth|1694035348515|START|synth reports|REPORT",
      "[OPTRACE]|13433|1630|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_1_synth_1/ulp_xbar_1.tcl|vivado_synth|1694035349020|END|synth reports|",
      "[OPTRACE]|13433|1632|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_1_synth_1/ulp_xbar_1.tcl|vivado_synth|1694035349828|END|ulp_xbar_1_synth_1|",
      "[OPTRACE]|134385|394|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_00_0_synth_1/bd_22c0_psreset_kernel_00_0.tcl|vivado_synth|1694034503333|START|bd_22c0_psreset_kernel_00_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|134385|395|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_00_0_synth_1/bd_22c0_psreset_kernel_00_0.tcl|vivado_synth|1694034503334|START|Creating in-memory project|",
      "[OPTRACE]|134385|396|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_00_0_synth_1/bd_22c0_psreset_kernel_00_0.tcl|vivado_synth|1694034510457|END|Creating in-memory project|",
      "[OPTRACE]|134385|397|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_00_0_synth_1/bd_22c0_psreset_kernel_00_0.tcl|vivado_synth|1694034510457|START|Adding files|",
      "[OPTRACE]|134385|398|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_00_0_synth_1/bd_22c0_psreset_kernel_00_0.tcl|vivado_synth|1694034510654|END|Adding files|",
      "[OPTRACE]|134385|399|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_00_0_synth_1/bd_22c0_psreset_kernel_00_0.tcl|vivado_synth|1694034510656|START|Configure IP Cache|",
      "[OPTRACE]|134385|400|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_00_0_synth_1/bd_22c0_psreset_kernel_00_0.tcl|vivado_synth|1694034510659|END|Configure IP Cache|",
      "[OPTRACE]|134385|401|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_00_0_synth_1/bd_22c0_psreset_kernel_00_0.tcl|vivado_synth|1694034510660|START|synth_design|",
      "[OPTRACE]|134385|466|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_00_0_synth_1/bd_22c0_psreset_kernel_00_0.tcl|vivado_synth|1694034572107|END|synth_design|",
      "[OPTRACE]|134385|467|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_00_0_synth_1/bd_22c0_psreset_kernel_00_0.tcl|vivado_synth|1694034572107|START|Write IP Cache|",
      "[OPTRACE]|134385|470|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_00_0_synth_1/bd_22c0_psreset_kernel_00_0.tcl|vivado_synth|1694034573437|END|Write IP Cache|",
      "[OPTRACE]|134385|471|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_00_0_synth_1/bd_22c0_psreset_kernel_00_0.tcl|vivado_synth|1694034573438|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|134385|472|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_00_0_synth_1/bd_22c0_psreset_kernel_00_0.tcl|vivado_synth|1694034573916|END|write_checkpoint|",
      "[OPTRACE]|134385|473|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_00_0_synth_1/bd_22c0_psreset_kernel_00_0.tcl|vivado_synth|1694034573916|START|synth reports|REPORT",
      "[OPTRACE]|134385|474|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_00_0_synth_1/bd_22c0_psreset_kernel_00_0.tcl|vivado_synth|1694034574398|END|synth reports|",
      "[OPTRACE]|134385|475|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_00_0_synth_1/bd_22c0_psreset_kernel_00_0.tcl|vivado_synth|1694034575199|END|bd_22c0_psreset_kernel_00_0_synth_1|",
      "[OPTRACE]|134773|402|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_00_0_synth_1/bd_22c0_clkwiz_aclk_kernel_00_0.tcl|vivado_synth|1694034514998|START|bd_22c0_clkwiz_aclk_kernel_00_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|134773|403|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_00_0_synth_1/bd_22c0_clkwiz_aclk_kernel_00_0.tcl|vivado_synth|1694034515000|START|Creating in-memory project|",
      "[OPTRACE]|134773|414|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_00_0_synth_1/bd_22c0_clkwiz_aclk_kernel_00_0.tcl|vivado_synth|1694034522155|END|Creating in-memory project|",
      "[OPTRACE]|134773|415|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_00_0_synth_1/bd_22c0_clkwiz_aclk_kernel_00_0.tcl|vivado_synth|1694034522155|START|Adding files|",
      "[OPTRACE]|134773|416|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_00_0_synth_1/bd_22c0_clkwiz_aclk_kernel_00_0.tcl|vivado_synth|1694034522487|END|Adding files|",
      "[OPTRACE]|134773|417|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_00_0_synth_1/bd_22c0_clkwiz_aclk_kernel_00_0.tcl|vivado_synth|1694034522489|START|Configure IP Cache|",
      "[OPTRACE]|134773|418|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_00_0_synth_1/bd_22c0_clkwiz_aclk_kernel_00_0.tcl|vivado_synth|1694034522491|END|Configure IP Cache|",
      "[OPTRACE]|134773|419|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_00_0_synth_1/bd_22c0_clkwiz_aclk_kernel_00_0.tcl|vivado_synth|1694034522491|START|synth_design|",
      "[OPTRACE]|134773|598|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_00_0_synth_1/bd_22c0_clkwiz_aclk_kernel_00_0.tcl|vivado_synth|1694034671961|END|synth_design|",
      "[OPTRACE]|134773|599|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_00_0_synth_1/bd_22c0_clkwiz_aclk_kernel_00_0.tcl|vivado_synth|1694034671961|START|Write IP Cache|",
      "[OPTRACE]|134773|600|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_00_0_synth_1/bd_22c0_clkwiz_aclk_kernel_00_0.tcl|vivado_synth|1694034673814|END|Write IP Cache|",
      "[OPTRACE]|134773|601|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_00_0_synth_1/bd_22c0_clkwiz_aclk_kernel_00_0.tcl|vivado_synth|1694034673815|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|134773|602|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_00_0_synth_1/bd_22c0_clkwiz_aclk_kernel_00_0.tcl|vivado_synth|1694034674469|END|write_checkpoint|",
      "[OPTRACE]|134773|603|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_00_0_synth_1/bd_22c0_clkwiz_aclk_kernel_00_0.tcl|vivado_synth|1694034674469|START|synth reports|REPORT",
      "[OPTRACE]|134773|610|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_00_0_synth_1/bd_22c0_clkwiz_aclk_kernel_00_0.tcl|vivado_synth|1694034674997|END|synth reports|",
      "[OPTRACE]|134773|613|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_00_0_synth_1/bd_22c0_clkwiz_aclk_kernel_00_0.tcl|vivado_synth|1694034676117|END|bd_22c0_clkwiz_aclk_kernel_00_0_synth_1|",
      "[OPTRACE]|134925|406|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_00_0.tcl|vivado_synth|1694034516837|START|bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|134925|407|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_00_0.tcl|vivado_synth|1694034516838|START|Creating in-memory project|",
      "[OPTRACE]|134925|420|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_00_0.tcl|vivado_synth|1694034523955|END|Creating in-memory project|",
      "[OPTRACE]|134925|421|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_00_0.tcl|vivado_synth|1694034523955|START|Adding files|",
      "[OPTRACE]|134925|422|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_00_0.tcl|vivado_synth|1694034524109|END|Adding files|",
      "[OPTRACE]|134925|423|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_00_0.tcl|vivado_synth|1694034524111|START|Configure IP Cache|",
      "[OPTRACE]|134925|424|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_00_0.tcl|vivado_synth|1694034524112|END|Configure IP Cache|",
      "[OPTRACE]|134925|425|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_00_0.tcl|vivado_synth|1694034524112|START|synth_design|",
      "[OPTRACE]|134925|497|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_00_0.tcl|vivado_synth|1694034585679|END|synth_design|",
      "[OPTRACE]|134925|498|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_00_0.tcl|vivado_synth|1694034585679|START|Write IP Cache|",
      "[OPTRACE]|134925|499|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_00_0.tcl|vivado_synth|1694034587106|END|Write IP Cache|",
      "[OPTRACE]|134925|500|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_00_0.tcl|vivado_synth|1694034587108|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|134925|501|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_00_0.tcl|vivado_synth|1694034587654|END|write_checkpoint|",
      "[OPTRACE]|134925|502|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_00_0.tcl|vivado_synth|1694034587655|START|synth reports|REPORT",
      "[OPTRACE]|134925|503|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_00_0.tcl|vivado_synth|1694034588176|END|synth reports|",
      "[OPTRACE]|134925|505|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_00_0.tcl|vivado_synth|1694034588951|END|bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1|",
      "[OPTRACE]|13567|1558|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/ulp_Bert_layer_1_0.tcl|vivado_synth|1694035271820|START|ulp_Bert_layer_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|13567|1559|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/ulp_Bert_layer_1_0.tcl|vivado_synth|1694035271822|START|Creating in-memory project|",
      "[OPTRACE]|13567|1574|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/ulp_Bert_layer_1_0.tcl|vivado_synth|1694035278989|END|Creating in-memory project|",
      "[OPTRACE]|13567|1575|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/ulp_Bert_layer_1_0.tcl|vivado_synth|1694035278989|START|Adding files|",
      "[OPTRACE]|13567|1576|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/ulp_Bert_layer_1_0.tcl|vivado_synth|1694035281089|END|Adding files|",
      "[OPTRACE]|13567|1577|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/ulp_Bert_layer_1_0.tcl|vivado_synth|1694035281095|START|Configure IP Cache|",
      "[OPTRACE]|13567|1578|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/ulp_Bert_layer_1_0.tcl|vivado_synth|1694035281097|END|Configure IP Cache|",
      "[OPTRACE]|13567|1579|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/ulp_Bert_layer_1_0.tcl|vivado_synth|1694035281098|START|synth_design|",
      "[OPTRACE]|13567|1770|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/ulp_Bert_layer_1_0.tcl|vivado_synth|1694037903581|END|synth_design|",
      "[OPTRACE]|13567|1771|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/ulp_Bert_layer_1_0.tcl|vivado_synth|1694037903581|START|Write IP Cache|",
      "[OPTRACE]|13567|1772|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/ulp_Bert_layer_1_0.tcl|vivado_synth|1694038000200|END|Write IP Cache|",
      "[OPTRACE]|13567|1773|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/ulp_Bert_layer_1_0.tcl|vivado_synth|1694038000334|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|13567|1774|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/ulp_Bert_layer_1_0.tcl|vivado_synth|1694038053368|END|write_checkpoint|",
      "[OPTRACE]|13567|1775|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/ulp_Bert_layer_1_0.tcl|vivado_synth|1694038053368|START|synth reports|REPORT",
      "[OPTRACE]|13567|1776|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/ulp_Bert_layer_1_0.tcl|vivado_synth|1694038056412|END|synth reports|",
      "[OPTRACE]|13567|1777|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/ulp_Bert_layer_1_0.tcl|vivado_synth|1694038099206|END|ulp_Bert_layer_1_0_synth_1|",
      "[OPTRACE]|136142|434|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0.tcl|vivado_synth|1694034540626|START|bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|136142|435|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0.tcl|vivado_synth|1694034540627|START|Creating in-memory project|",
      "[OPTRACE]|136142|438|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0.tcl|vivado_synth|1694034547592|END|Creating in-memory project|",
      "[OPTRACE]|136142|439|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0.tcl|vivado_synth|1694034547592|START|Adding files|",
      "[OPTRACE]|136142|442|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0.tcl|vivado_synth|1694034547741|END|Adding files|",
      "[OPTRACE]|136142|443|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0.tcl|vivado_synth|1694034547742|START|Configure IP Cache|",
      "[OPTRACE]|136142|444|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0.tcl|vivado_synth|1694034547743|END|Configure IP Cache|",
      "[OPTRACE]|136142|445|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0.tcl|vivado_synth|1694034547743|START|synth_design|",
      "[OPTRACE]|136142|514|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0.tcl|vivado_synth|1694034603941|END|synth_design|",
      "[OPTRACE]|136142|515|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0.tcl|vivado_synth|1694034603942|START|Write IP Cache|",
      "[OPTRACE]|136142|516|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0.tcl|vivado_synth|1694034605390|END|Write IP Cache|",
      "[OPTRACE]|136142|517|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0.tcl|vivado_synth|1694034605391|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|136142|518|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0.tcl|vivado_synth|1694034605931|END|write_checkpoint|",
      "[OPTRACE]|136142|519|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0.tcl|vivado_synth|1694034605931|START|synth reports|REPORT",
      "[OPTRACE]|136142|520|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0.tcl|vivado_synth|1694034606403|END|synth reports|",
      "[OPTRACE]|136142|521|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0.tcl|vivado_synth|1694034607240|END|bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1|",
      "[OPTRACE]|136582|457|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_adapt_0_synth_1/bd_22c0_aclk_kernel_01_adapt_0.tcl|vivado_synth|1694034553328|START|bd_22c0_aclk_kernel_01_adapt_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|136582|458|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_adapt_0_synth_1/bd_22c0_aclk_kernel_01_adapt_0.tcl|vivado_synth|1694034553329|START|Creating in-memory project|",
      "[OPTRACE]|136582|460|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_adapt_0_synth_1/bd_22c0_aclk_kernel_01_adapt_0.tcl|vivado_synth|1694034560063|END|Creating in-memory project|",
      "[OPTRACE]|136582|461|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_adapt_0_synth_1/bd_22c0_aclk_kernel_01_adapt_0.tcl|vivado_synth|1694034560063|START|Adding files|",
      "[OPTRACE]|136582|462|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_adapt_0_synth_1/bd_22c0_aclk_kernel_01_adapt_0.tcl|vivado_synth|1694034560211|END|Adding files|",
      "[OPTRACE]|136582|463|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_adapt_0_synth_1/bd_22c0_aclk_kernel_01_adapt_0.tcl|vivado_synth|1694034560213|START|Configure IP Cache|",
      "[OPTRACE]|136582|464|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_adapt_0_synth_1/bd_22c0_aclk_kernel_01_adapt_0.tcl|vivado_synth|1694034560214|END|Configure IP Cache|",
      "[OPTRACE]|136582|465|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_adapt_0_synth_1/bd_22c0_aclk_kernel_01_adapt_0.tcl|vivado_synth|1694034560215|START|synth_design|",
      "[OPTRACE]|136582|526|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_adapt_0_synth_1/bd_22c0_aclk_kernel_01_adapt_0.tcl|vivado_synth|1694034616001|END|synth_design|",
      "[OPTRACE]|136582|527|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_adapt_0_synth_1/bd_22c0_aclk_kernel_01_adapt_0.tcl|vivado_synth|1694034616002|START|Write IP Cache|",
      "[OPTRACE]|136582|536|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_adapt_0_synth_1/bd_22c0_aclk_kernel_01_adapt_0.tcl|vivado_synth|1694034617451|END|Write IP Cache|",
      "[OPTRACE]|136582|537|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_adapt_0_synth_1/bd_22c0_aclk_kernel_01_adapt_0.tcl|vivado_synth|1694034617451|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|136582|538|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_adapt_0_synth_1/bd_22c0_aclk_kernel_01_adapt_0.tcl|vivado_synth|1694034617968|END|write_checkpoint|",
      "[OPTRACE]|136582|539|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_adapt_0_synth_1/bd_22c0_aclk_kernel_01_adapt_0.tcl|vivado_synth|1694034617968|START|synth reports|REPORT",
      "[OPTRACE]|136582|540|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_adapt_0_synth_1/bd_22c0_aclk_kernel_01_adapt_0.tcl|vivado_synth|1694034618472|END|synth reports|",
      "[OPTRACE]|136582|541|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_adapt_0_synth_1/bd_22c0_aclk_kernel_01_adapt_0.tcl|vivado_synth|1694034619279|END|bd_22c0_aclk_kernel_01_adapt_0_synth_1|",
      "[OPTRACE]|137713|468|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1694034572171|START|bd_22c0_clock_throttling_avg_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|137713|469|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1694034572172|START|Creating in-memory project|",
      "[OPTRACE]|137713|480|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1694034579341|END|Creating in-memory project|",
      "[OPTRACE]|137713|481|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1694034579342|START|Adding files|",
      "[OPTRACE]|137713|482|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1694034579484|END|Adding files|",
      "[OPTRACE]|137713|483|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1694034579485|START|Configure IP Cache|",
      "[OPTRACE]|137713|484|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1694034579486|END|Configure IP Cache|",
      "[OPTRACE]|137713|485|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1694034579487|START|synth_design|",
      "[OPTRACE]|137713|556|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1694034642938|END|synth_design|",
      "[OPTRACE]|137713|557|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1694034642938|START|Write IP Cache|",
      "[OPTRACE]|137713|558|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1694034644446|END|Write IP Cache|",
      "[OPTRACE]|137713|559|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1694034644447|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|137713|560|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1694034645056|END|write_checkpoint|",
      "[OPTRACE]|137713|561|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1694034645056|START|synth reports|REPORT",
      "[OPTRACE]|137713|562|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1694034645496|END|synth reports|",
      "[OPTRACE]|137713|563|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1694034646341|END|bd_22c0_clock_throttling_avg_0_synth_1|",
      "[OPTRACE]|137870|478|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1694034577681|START|bd_22c0_gpio_ucs_control_status_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|137870|479|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1694034577682|START|Creating in-memory project|",
      "[OPTRACE]|137870|490|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1694034585164|END|Creating in-memory project|",
      "[OPTRACE]|137870|491|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1694034585164|START|Adding files|",
      "[OPTRACE]|137870|492|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1694034585378|END|Adding files|",
      "[OPTRACE]|137870|493|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1694034585380|START|Configure IP Cache|",
      "[OPTRACE]|137870|494|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1694034585387|END|Configure IP Cache|",
      "[OPTRACE]|137870|495|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1694034585388|START|synth_design|",
      "[OPTRACE]|137870|570|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1694034650423|END|synth_design|",
      "[OPTRACE]|137870|571|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1694034650423|START|Write IP Cache|",
      "[OPTRACE]|137870|572|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1694034652134|END|Write IP Cache|",
      "[OPTRACE]|137870|573|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1694034652136|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|137870|574|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1694034652768|END|write_checkpoint|",
      "[OPTRACE]|137870|575|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1694034652769|START|synth reports|REPORT",
      "[OPTRACE]|137870|576|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1694034653306|END|synth reports|",
      "[OPTRACE]|137870|577|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1694034654296|END|bd_22c0_gpio_ucs_control_status_0_synth_1|",
      "[OPTRACE]|139262|506|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_shutdown_latch_0_synth_1/bd_22c0_clock_shutdown_latch_0.tcl|vivado_synth|1694034596445|START|bd_22c0_clock_shutdown_latch_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|139262|507|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_shutdown_latch_0_synth_1/bd_22c0_clock_shutdown_latch_0.tcl|vivado_synth|1694034596446|START|Creating in-memory project|",
      "[OPTRACE]|139262|508|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_shutdown_latch_0_synth_1/bd_22c0_clock_shutdown_latch_0.tcl|vivado_synth|1694034603228|END|Creating in-memory project|",
      "[OPTRACE]|139262|509|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_shutdown_latch_0_synth_1/bd_22c0_clock_shutdown_latch_0.tcl|vivado_synth|1694034603228|START|Adding files|",
      "[OPTRACE]|139262|510|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_shutdown_latch_0_synth_1/bd_22c0_clock_shutdown_latch_0.tcl|vivado_synth|1694034603374|END|Adding files|",
      "[OPTRACE]|139262|511|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_shutdown_latch_0_synth_1/bd_22c0_clock_shutdown_latch_0.tcl|vivado_synth|1694034603376|START|Configure IP Cache|",
      "[OPTRACE]|139262|512|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_shutdown_latch_0_synth_1/bd_22c0_clock_shutdown_latch_0.tcl|vivado_synth|1694034603377|END|Configure IP Cache|",
      "[OPTRACE]|139262|513|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_shutdown_latch_0_synth_1/bd_22c0_clock_shutdown_latch_0.tcl|vivado_synth|1694034603377|START|synth_design|",
      "[OPTRACE]|139262|586|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_shutdown_latch_0_synth_1/bd_22c0_clock_shutdown_latch_0.tcl|vivado_synth|1694034664934|END|synth_design|",
      "[OPTRACE]|139262|587|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_shutdown_latch_0_synth_1/bd_22c0_clock_shutdown_latch_0.tcl|vivado_synth|1694034664934|START|Write IP Cache|",
      "[OPTRACE]|139262|588|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_shutdown_latch_0_synth_1/bd_22c0_clock_shutdown_latch_0.tcl|vivado_synth|1694034666310|END|Write IP Cache|",
      "[OPTRACE]|139262|589|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_shutdown_latch_0_synth_1/bd_22c0_clock_shutdown_latch_0.tcl|vivado_synth|1694034666311|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|139262|590|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_shutdown_latch_0_synth_1/bd_22c0_clock_shutdown_latch_0.tcl|vivado_synth|1694034666830|END|write_checkpoint|",
      "[OPTRACE]|139262|591|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_shutdown_latch_0_synth_1/bd_22c0_clock_shutdown_latch_0.tcl|vivado_synth|1694034666830|START|synth reports|REPORT",
      "[OPTRACE]|139262|592|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_shutdown_latch_0_synth_1/bd_22c0_clock_shutdown_latch_0.tcl|vivado_synth|1694034667304|END|synth reports|",
      "[OPTRACE]|139262|595|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_shutdown_latch_0_synth_1/bd_22c0_clock_shutdown_latch_0.tcl|vivado_synth|1694034668046|END|bd_22c0_clock_shutdown_latch_0_synth_1|",
      "[OPTRACE]|140056|524|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1694034609907|START|ulp_hmss_0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|140056|525|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1694034609909|START|Creating in-memory project|",
      "[OPTRACE]|140056|530|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1694034616947|END|Creating in-memory project|",
      "[OPTRACE]|140056|531|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1694034616947|START|Adding files|",
      "[OPTRACE]|140056|542|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1694034620485|END|Adding files|",
      "[OPTRACE]|140056|543|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1694034620489|START|Configure IP Cache|",
      "[OPTRACE]|140056|544|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1694034620553|END|Configure IP Cache|",
      "[OPTRACE]|140056|545|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1694034620554|START|synth_design|",
      "[OPTRACE]|140056|634|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1694034684274|END|synth_design|",
      "[OPTRACE]|140056|635|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1694034684275|START|Write IP Cache|",
      "[OPTRACE]|140056|636|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1694034686418|END|Write IP Cache|",
      "[OPTRACE]|140056|637|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1694034686420|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|140056|638|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1694034687311|END|write_checkpoint|",
      "[OPTRACE]|140056|639|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1694034687312|START|synth reports|REPORT",
      "[OPTRACE]|140056|640|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1694034687785|END|synth reports|",
      "[OPTRACE]|140056|643|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1694034688877|END|ulp_hmss_0_0_synth_1|",
      "[OPTRACE]|140078|522|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr2_0_synth_1/ulp_proc_sys_reset_kernel_slr2_0.tcl|vivado_synth|1694034609761|START|ulp_proc_sys_reset_kernel_slr2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|140078|523|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr2_0_synth_1/ulp_proc_sys_reset_kernel_slr2_0.tcl|vivado_synth|1694034609762|START|Creating in-memory project|",
      "[OPTRACE]|140078|528|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr2_0_synth_1/ulp_proc_sys_reset_kernel_slr2_0.tcl|vivado_synth|1694034616901|END|Creating in-memory project|",
      "[OPTRACE]|140078|529|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr2_0_synth_1/ulp_proc_sys_reset_kernel_slr2_0.tcl|vivado_synth|1694034616901|START|Adding files|",
      "[OPTRACE]|140078|532|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr2_0_synth_1/ulp_proc_sys_reset_kernel_slr2_0.tcl|vivado_synth|1694034617062|END|Adding files|",
      "[OPTRACE]|140078|533|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr2_0_synth_1/ulp_proc_sys_reset_kernel_slr2_0.tcl|vivado_synth|1694034617063|START|Configure IP Cache|",
      "[OPTRACE]|140078|534|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr2_0_synth_1/ulp_proc_sys_reset_kernel_slr2_0.tcl|vivado_synth|1694034617066|END|Configure IP Cache|",
      "[OPTRACE]|140078|535|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr2_0_synth_1/ulp_proc_sys_reset_kernel_slr2_0.tcl|vivado_synth|1694034617066|START|synth_design|",
      "[OPTRACE]|140078|620|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr2_0_synth_1/ulp_proc_sys_reset_kernel_slr2_0.tcl|vivado_synth|1694034678406|END|synth_design|",
      "[OPTRACE]|140078|621|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr2_0_synth_1/ulp_proc_sys_reset_kernel_slr2_0.tcl|vivado_synth|1694034678407|START|Write IP Cache|",
      "[OPTRACE]|140078|622|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr2_0_synth_1/ulp_proc_sys_reset_kernel_slr2_0.tcl|vivado_synth|1694034679916|END|Write IP Cache|",
      "[OPTRACE]|140078|623|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr2_0_synth_1/ulp_proc_sys_reset_kernel_slr2_0.tcl|vivado_synth|1694034679917|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|140078|624|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr2_0_synth_1/ulp_proc_sys_reset_kernel_slr2_0.tcl|vivado_synth|1694034680473|END|write_checkpoint|",
      "[OPTRACE]|140078|625|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr2_0_synth_1/ulp_proc_sys_reset_kernel_slr2_0.tcl|vivado_synth|1694034680474|START|synth reports|REPORT",
      "[OPTRACE]|140078|626|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr2_0_synth_1/ulp_proc_sys_reset_kernel_slr2_0.tcl|vivado_synth|1694034681018|END|synth reports|",
      "[OPTRACE]|140078|627|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr2_0_synth_1/ulp_proc_sys_reset_kernel_slr2_0.tcl|vivado_synth|1694034681918|END|ulp_proc_sys_reset_kernel_slr2_0_synth_1|",
      "[OPTRACE]|141325|546|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0.tcl|vivado_synth|1694034628849|START|bd_22c0_fanout_aresetn_kernel_00_slr0_2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|141325|547|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0.tcl|vivado_synth|1694034628851|START|Creating in-memory project|",
      "[OPTRACE]|141325|548|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0.tcl|vivado_synth|1694034635993|END|Creating in-memory project|",
      "[OPTRACE]|141325|549|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0.tcl|vivado_synth|1694034635993|START|Adding files|",
      "[OPTRACE]|141325|550|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0.tcl|vivado_synth|1694034636143|END|Adding files|",
      "[OPTRACE]|141325|551|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0.tcl|vivado_synth|1694034636144|START|Configure IP Cache|",
      "[OPTRACE]|141325|552|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0.tcl|vivado_synth|1694034636150|END|Configure IP Cache|",
      "[OPTRACE]|141325|553|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0.tcl|vivado_synth|1694034636152|END|bd_22c0_fanout_aresetn_kernel_00_slr0_2_0_synth_1|",
      "[OPTRACE]|14133|1572|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_3_synth_1/ulp_auto_cc_3.tcl|vivado_synth|1694035278629|START|ulp_auto_cc_3_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|14133|1573|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_3_synth_1/ulp_auto_cc_3.tcl|vivado_synth|1694035278631|START|Creating in-memory project|",
      "[OPTRACE]|14133|1580|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_3_synth_1/ulp_auto_cc_3.tcl|vivado_synth|1694035285602|END|Creating in-memory project|",
      "[OPTRACE]|14133|1581|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_3_synth_1/ulp_auto_cc_3.tcl|vivado_synth|1694035285602|START|Adding files|",
      "[OPTRACE]|14133|1582|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_3_synth_1/ulp_auto_cc_3.tcl|vivado_synth|1694035285825|END|Adding files|",
      "[OPTRACE]|14133|1583|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_3_synth_1/ulp_auto_cc_3.tcl|vivado_synth|1694035285826|START|Configure IP Cache|",
      "[OPTRACE]|14133|1584|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_3_synth_1/ulp_auto_cc_3.tcl|vivado_synth|1694035285872|END|Configure IP Cache|",
      "[OPTRACE]|14133|1585|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_3_synth_1/ulp_auto_cc_3.tcl|vivado_synth|1694035285873|START|synth_design|",
      "[OPTRACE]|14133|1642|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_3_synth_1/ulp_auto_cc_3.tcl|vivado_synth|1694035359994|END|synth_design|",
      "[OPTRACE]|14133|1643|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_3_synth_1/ulp_auto_cc_3.tcl|vivado_synth|1694035359995|START|Write IP Cache|",
      "[OPTRACE]|14133|1661|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_3_synth_1/ulp_auto_cc_3.tcl|vivado_synth|1694035361614|END|Write IP Cache|",
      "[OPTRACE]|14133|1662|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_3_synth_1/ulp_auto_cc_3.tcl|vivado_synth|1694035361616|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|14133|1664|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_3_synth_1/ulp_auto_cc_3.tcl|vivado_synth|1694035362205|END|write_checkpoint|",
      "[OPTRACE]|14133|1665|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_3_synth_1/ulp_auto_cc_3.tcl|vivado_synth|1694035362205|START|synth reports|REPORT",
      "[OPTRACE]|14133|1666|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_3_synth_1/ulp_auto_cc_3.tcl|vivado_synth|1694035362738|END|synth reports|",
      "[OPTRACE]|14133|1667|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_3_synth_1/ulp_auto_cc_3.tcl|vivado_synth|1694035363611|END|ulp_auto_cc_3_synth_1|",
      "[OPTRACE]|141679|554|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0.tcl|vivado_synth|1694034642631|START|bd_22c0_fanout_aresetn_kernel_00_slr0_3_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|141679|555|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0.tcl|vivado_synth|1694034642634|START|Creating in-memory project|",
      "[OPTRACE]|141679|564|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0.tcl|vivado_synth|1694034649934|END|Creating in-memory project|",
      "[OPTRACE]|141679|565|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0.tcl|vivado_synth|1694034649934|START|Adding files|",
      "[OPTRACE]|141679|566|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0.tcl|vivado_synth|1694034650081|END|Adding files|",
      "[OPTRACE]|141679|567|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0.tcl|vivado_synth|1694034650082|START|Configure IP Cache|",
      "[OPTRACE]|141679|568|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0.tcl|vivado_synth|1694034650088|END|Configure IP Cache|",
      "[OPTRACE]|141679|569|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0.tcl|vivado_synth|1694034650088|END|bd_22c0_fanout_aresetn_kernel_00_slr0_3_0_synth_1|",
      "[OPTRACE]|142392|578|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1694034655613|START|bd_22c0_clk_hbm_adapt_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|142392|579|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1694034655614|START|Creating in-memory project|",
      "[OPTRACE]|142392|580|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1694034662582|END|Creating in-memory project|",
      "[OPTRACE]|142392|581|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1694034662583|START|Adding files|",
      "[OPTRACE]|142392|582|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1694034662729|END|Adding files|",
      "[OPTRACE]|142392|583|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1694034662731|START|Configure IP Cache|",
      "[OPTRACE]|142392|584|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1694034662732|END|Configure IP Cache|",
      "[OPTRACE]|142392|585|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1694034662733|START|synth_design|",
      "[OPTRACE]|142392|700|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1694034717444|END|synth_design|",
      "[OPTRACE]|142392|701|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1694034717444|START|Write IP Cache|",
      "[OPTRACE]|142392|702|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1694034718886|END|Write IP Cache|",
      "[OPTRACE]|142392|703|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1694034718887|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|142392|704|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1694034719372|END|write_checkpoint|",
      "[OPTRACE]|142392|705|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1694034719372|START|synth reports|REPORT",
      "[OPTRACE]|142392|706|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1694034719889|END|synth reports|",
      "[OPTRACE]|142392|709|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1694034720805|END|bd_22c0_clk_hbm_adapt_0_synth_1|",
      "[OPTRACE]|142979|593|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0.tcl|vivado_synth|1694034667530|START|bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|142979|594|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0.tcl|vivado_synth|1694034667532|START|Creating in-memory project|",
      "[OPTRACE]|142979|604|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0.tcl|vivado_synth|1694034674495|END|Creating in-memory project|",
      "[OPTRACE]|142979|605|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0.tcl|vivado_synth|1694034674495|START|Adding files|",
      "[OPTRACE]|142979|606|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0.tcl|vivado_synth|1694034674639|END|Adding files|",
      "[OPTRACE]|142979|607|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0.tcl|vivado_synth|1694034674641|START|Configure IP Cache|",
      "[OPTRACE]|142979|608|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0.tcl|vivado_synth|1694034674646|END|Configure IP Cache|",
      "[OPTRACE]|142979|609|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0.tcl|vivado_synth|1694034674647|END|bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_synth_1|",
      "[OPTRACE]|143116|596|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0.tcl|vivado_synth|1694034669715|START|bd_22c0_fanout_aresetn_kernel_00_slr1_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|143116|597|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0.tcl|vivado_synth|1694034669717|START|Creating in-memory project|",
      "[OPTRACE]|143116|614|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0.tcl|vivado_synth|1694034676793|END|Creating in-memory project|",
      "[OPTRACE]|143116|615|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0.tcl|vivado_synth|1694034676793|START|Adding files|",
      "[OPTRACE]|143116|616|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0.tcl|vivado_synth|1694034676937|END|Adding files|",
      "[OPTRACE]|143116|617|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0.tcl|vivado_synth|1694034676938|START|Configure IP Cache|",
      "[OPTRACE]|143116|618|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0.tcl|vivado_synth|1694034676944|END|Configure IP Cache|",
      "[OPTRACE]|143116|619|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0.tcl|vivado_synth|1694034676945|END|bd_22c0_fanout_aresetn_kernel_00_slr1_1_0_synth_1|",
      "[OPTRACE]|143463|611|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0.tcl|vivado_synth|1694034675164|START|bd_22c0_fanout_aresetn_kernel_00_slr1_2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|143463|612|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0.tcl|vivado_synth|1694034675165|START|Creating in-memory project|",
      "[OPTRACE]|143463|628|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0.tcl|vivado_synth|1694034682031|END|Creating in-memory project|",
      "[OPTRACE]|143463|629|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0.tcl|vivado_synth|1694034682032|START|Adding files|",
      "[OPTRACE]|143463|630|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0.tcl|vivado_synth|1694034682175|END|Adding files|",
      "[OPTRACE]|143463|631|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0.tcl|vivado_synth|1694034682176|START|Configure IP Cache|",
      "[OPTRACE]|143463|632|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0.tcl|vivado_synth|1694034682182|END|Configure IP Cache|",
      "[OPTRACE]|143463|633|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0.tcl|vivado_synth|1694034682183|END|bd_22c0_fanout_aresetn_kernel_00_slr1_2_0_synth_1|",
      "[OPTRACE]|144532|641|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0.tcl|vivado_synth|1694034688487|START|bd_22c0_fanout_aresetn_kernel_00_slr1_3_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|144532|642|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0.tcl|vivado_synth|1694034688489|START|Creating in-memory project|",
      "[OPTRACE]|144532|646|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0.tcl|vivado_synth|1694034695797|END|Creating in-memory project|",
      "[OPTRACE]|144532|647|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0.tcl|vivado_synth|1694034695798|START|Adding files|",
      "[OPTRACE]|144532|648|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0.tcl|vivado_synth|1694034695946|END|Adding files|",
      "[OPTRACE]|144532|649|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0.tcl|vivado_synth|1694034695948|START|Configure IP Cache|",
      "[OPTRACE]|144532|650|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0.tcl|vivado_synth|1694034695954|END|Configure IP Cache|",
      "[OPTRACE]|144532|651|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0.tcl|vivado_synth|1694034695954|END|bd_22c0_fanout_aresetn_kernel_00_slr1_3_0_synth_1|",
      "[OPTRACE]|144934|644|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0.tcl|vivado_synth|1694034693756|START|bd_22c0_fanout_aresetn_kernel_00_slr1_4_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|144934|645|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0.tcl|vivado_synth|1694034693757|START|Creating in-memory project|",
      "[OPTRACE]|144934|656|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0.tcl|vivado_synth|1694034700933|END|Creating in-memory project|",
      "[OPTRACE]|144934|657|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0.tcl|vivado_synth|1694034700934|START|Adding files|",
      "[OPTRACE]|144934|658|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0.tcl|vivado_synth|1694034701078|END|Adding files|",
      "[OPTRACE]|144934|659|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0.tcl|vivado_synth|1694034701079|START|Configure IP Cache|",
      "[OPTRACE]|144934|660|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0.tcl|vivado_synth|1694034701087|END|Configure IP Cache|",
      "[OPTRACE]|144934|661|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0.tcl|vivado_synth|1694034701087|END|bd_22c0_fanout_aresetn_kernel_00_slr1_4_0_synth_1|",
      "[OPTRACE]|14519|1586|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_17_synth_1/ulp_s00_regslice_17.tcl|vivado_synth|1694035288794|START|ulp_s00_regslice_17_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|14519|1587|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_17_synth_1/ulp_s00_regslice_17.tcl|vivado_synth|1694035288795|START|Creating in-memory project|",
      "[OPTRACE]|14519|1588|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_17_synth_1/ulp_s00_regslice_17.tcl|vivado_synth|1694035296029|END|Creating in-memory project|",
      "[OPTRACE]|14519|1589|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_17_synth_1/ulp_s00_regslice_17.tcl|vivado_synth|1694035296030|START|Adding files|",
      "[OPTRACE]|14519|1590|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_17_synth_1/ulp_s00_regslice_17.tcl|vivado_synth|1694035296245|END|Adding files|",
      "[OPTRACE]|14519|1591|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_17_synth_1/ulp_s00_regslice_17.tcl|vivado_synth|1694035296246|START|Configure IP Cache|",
      "[OPTRACE]|14519|1592|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_17_synth_1/ulp_s00_regslice_17.tcl|vivado_synth|1694035296249|END|Configure IP Cache|",
      "[OPTRACE]|14519|1593|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_17_synth_1/ulp_s00_regslice_17.tcl|vivado_synth|1694035296250|START|synth_design|",
      "[OPTRACE]|14519|1640|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_17_synth_1/ulp_s00_regslice_17.tcl|vivado_synth|1694035358605|END|synth_design|",
      "[OPTRACE]|14519|1641|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_17_synth_1/ulp_s00_regslice_17.tcl|vivado_synth|1694035358605|START|Write IP Cache|",
      "[OPTRACE]|14519|1644|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_17_synth_1/ulp_s00_regslice_17.tcl|vivado_synth|1694035360081|END|Write IP Cache|",
      "[OPTRACE]|14519|1645|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_17_synth_1/ulp_s00_regslice_17.tcl|vivado_synth|1694035360083|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|14519|1646|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_17_synth_1/ulp_s00_regslice_17.tcl|vivado_synth|1694035360592|END|write_checkpoint|",
      "[OPTRACE]|14519|1647|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_17_synth_1/ulp_s00_regslice_17.tcl|vivado_synth|1694035360592|START|synth reports|REPORT",
      "[OPTRACE]|14519|1660|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_17_synth_1/ulp_s00_regslice_17.tcl|vivado_synth|1694035361137|END|synth reports|",
      "[OPTRACE]|14519|1663|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_17_synth_1/ulp_s00_regslice_17.tcl|vivado_synth|1694035361975|END|ulp_s00_regslice_17_synth_1|",
      "[OPTRACE]|145231|652|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0.tcl|vivado_synth|1694034696495|START|bd_22c0_fanout_aresetn_kernel_00_slr2_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|145231|653|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0.tcl|vivado_synth|1694034696496|START|Creating in-memory project|",
      "[OPTRACE]|145231|664|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0.tcl|vivado_synth|1694034703359|END|Creating in-memory project|",
      "[OPTRACE]|145231|665|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0.tcl|vivado_synth|1694034703360|START|Adding files|",
      "[OPTRACE]|145231|668|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0.tcl|vivado_synth|1694034703505|END|Adding files|",
      "[OPTRACE]|145231|669|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0.tcl|vivado_synth|1694034703506|START|Configure IP Cache|",
      "[OPTRACE]|145231|670|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0.tcl|vivado_synth|1694034703512|END|Configure IP Cache|",
      "[OPTRACE]|145231|671|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0.tcl|vivado_synth|1694034703514|END|bd_22c0_fanout_aresetn_kernel_00_slr2_1_0_synth_1|",
      "[OPTRACE]|145403|654|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0.tcl|vivado_synth|1694034696656|START|bd_22c0_fanout_aresetn_kernel_00_slr2_2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|145403|655|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0.tcl|vivado_synth|1694034696658|START|Creating in-memory project|",
      "[OPTRACE]|145403|672|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0.tcl|vivado_synth|1694034703556|END|Creating in-memory project|",
      "[OPTRACE]|145403|673|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0.tcl|vivado_synth|1694034703556|START|Adding files|",
      "[OPTRACE]|145403|674|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0.tcl|vivado_synth|1694034703707|END|Adding files|",
      "[OPTRACE]|145403|675|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0.tcl|vivado_synth|1694034703708|START|Configure IP Cache|",
      "[OPTRACE]|145403|676|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0.tcl|vivado_synth|1694034703714|END|Configure IP Cache|",
      "[OPTRACE]|145403|677|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0.tcl|vivado_synth|1694034703715|END|bd_22c0_fanout_aresetn_kernel_00_slr2_2_0_synth_1|",
      "[OPTRACE]|145653|662|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0.tcl|vivado_synth|1694034703288|START|bd_22c0_fanout_aresetn_kernel_00_slr2_4_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|145653|663|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0.tcl|vivado_synth|1694034703290|START|Creating in-memory project|",
      "[OPTRACE]|145653|680|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0.tcl|vivado_synth|1694034710450|END|Creating in-memory project|",
      "[OPTRACE]|145653|681|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0.tcl|vivado_synth|1694034710451|START|Adding files|",
      "[OPTRACE]|145653|684|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0.tcl|vivado_synth|1694034710601|END|Adding files|",
      "[OPTRACE]|145653|685|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0.tcl|vivado_synth|1694034710602|START|Configure IP Cache|",
      "[OPTRACE]|145653|686|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0.tcl|vivado_synth|1694034710614|END|Configure IP Cache|",
      "[OPTRACE]|145653|687|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0.tcl|vivado_synth|1694034710615|END|bd_22c0_fanout_aresetn_kernel_00_slr2_4_0_synth_1|",
      "[OPTRACE]|145777|666|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_1_0.tcl|vivado_synth|1694034703485|START|bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|145777|667|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_1_0.tcl|vivado_synth|1694034703488|START|Creating in-memory project|",
      "[OPTRACE]|145777|682|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_1_0.tcl|vivado_synth|1694034710499|END|Creating in-memory project|",
      "[OPTRACE]|145777|683|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_1_0.tcl|vivado_synth|1694034710499|START|Adding files|",
      "[OPTRACE]|145777|688|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_1_0.tcl|vivado_synth|1694034710643|END|Adding files|",
      "[OPTRACE]|145777|689|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_1_0.tcl|vivado_synth|1694034710645|START|Configure IP Cache|",
      "[OPTRACE]|145777|690|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_1_0.tcl|vivado_synth|1694034710646|END|Configure IP Cache|",
      "[OPTRACE]|145777|691|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_1_0.tcl|vivado_synth|1694034710647|START|synth_design|",
      "[OPTRACE]|145777|762|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_1_0.tcl|vivado_synth|1694034766543|END|synth_design|",
      "[OPTRACE]|145777|763|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_1_0.tcl|vivado_synth|1694034766544|START|Write IP Cache|",
      "[OPTRACE]|145777|764|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_1_0.tcl|vivado_synth|1694034767933|END|Write IP Cache|",
      "[OPTRACE]|145777|765|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_1_0.tcl|vivado_synth|1694034767934|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|145777|766|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_1_0.tcl|vivado_synth|1694034768415|END|write_checkpoint|",
      "[OPTRACE]|145777|767|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_1_0.tcl|vivado_synth|1694034768416|START|synth reports|REPORT",
      "[OPTRACE]|145777|768|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_1_0.tcl|vivado_synth|1694034768867|END|synth reports|",
      "[OPTRACE]|145777|769|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_1_0.tcl|vivado_synth|1694034769678|END|bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1|",
      "[OPTRACE]|145949|678|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1694034709894|START|ulp_proc_sys_reset_kernel2_slr1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|145949|679|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1694034709896|START|Creating in-memory project|",
      "[OPTRACE]|145949|694|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1694034717018|END|Creating in-memory project|",
      "[OPTRACE]|145949|695|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1694034717019|START|Adding files|",
      "[OPTRACE]|145949|696|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1694034717176|END|Adding files|",
      "[OPTRACE]|145949|697|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1694034717177|START|Configure IP Cache|",
      "[OPTRACE]|145949|698|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1694034717180|END|Configure IP Cache|",
      "[OPTRACE]|145949|699|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1694034717180|START|synth_design|",
      "[OPTRACE]|145949|770|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1694034780693|END|synth_design|",
      "[OPTRACE]|145949|771|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1694034780694|START|Write IP Cache|",
      "[OPTRACE]|145949|772|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1694034782202|END|Write IP Cache|",
      "[OPTRACE]|145949|773|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1694034782204|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|145949|774|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1694034782726|END|write_checkpoint|",
      "[OPTRACE]|145949|775|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1694034782726|START|synth reports|REPORT",
      "[OPTRACE]|145949|778|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1694034783227|END|synth reports|",
      "[OPTRACE]|145949|779|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1694034784103|END|ulp_proc_sys_reset_kernel2_slr1_0_synth_1|",
      "[OPTRACE]|146116|692|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0.tcl|vivado_synth|1694034715302|START|bd_22c0_fanout_aresetn_kernel_00_slr2_3_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|146116|693|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0.tcl|vivado_synth|1694034715304|START|Creating in-memory project|",
      "[OPTRACE]|146116|710|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0.tcl|vivado_synth|1694034722160|END|Creating in-memory project|",
      "[OPTRACE]|146116|711|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0.tcl|vivado_synth|1694034722160|START|Adding files|",
      "[OPTRACE]|146116|712|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0.tcl|vivado_synth|1694034722305|END|Adding files|",
      "[OPTRACE]|146116|713|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0.tcl|vivado_synth|1694034722306|START|Configure IP Cache|",
      "[OPTRACE]|146116|714|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0.tcl|vivado_synth|1694034722314|END|Configure IP Cache|",
      "[OPTRACE]|146116|715|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0.tcl|vivado_synth|1694034722315|END|bd_22c0_fanout_aresetn_kernel_00_slr2_3_0_synth_1|",
      "[OPTRACE]|146350|707|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_1_0.tcl|vivado_synth|1694034720441|START|bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|146350|708|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_1_0.tcl|vivado_synth|1694034720443|START|Creating in-memory project|",
      "[OPTRACE]|146350|720|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_1_0.tcl|vivado_synth|1694034727368|END|Creating in-memory project|",
      "[OPTRACE]|146350|721|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_1_0.tcl|vivado_synth|1694034727369|START|Adding files|",
      "[OPTRACE]|146350|722|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_1_0.tcl|vivado_synth|1694034727508|END|Adding files|",
      "[OPTRACE]|146350|723|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_1_0.tcl|vivado_synth|1694034727510|START|Configure IP Cache|",
      "[OPTRACE]|146350|724|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_1_0.tcl|vivado_synth|1694034727511|END|Configure IP Cache|",
      "[OPTRACE]|146350|725|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_1_0.tcl|vivado_synth|1694034727511|START|synth_design|",
      "[OPTRACE]|146350|776|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_1_0.tcl|vivado_synth|1694034782786|END|synth_design|",
      "[OPTRACE]|146350|777|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_1_0.tcl|vivado_synth|1694034782786|START|Write IP Cache|",
      "[OPTRACE]|146350|780|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_1_0.tcl|vivado_synth|1694034784135|END|Write IP Cache|",
      "[OPTRACE]|146350|781|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_1_0.tcl|vivado_synth|1694034784136|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|146350|782|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_1_0.tcl|vivado_synth|1694034784615|END|write_checkpoint|",
      "[OPTRACE]|146350|783|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_1_0.tcl|vivado_synth|1694034784615|START|synth reports|REPORT",
      "[OPTRACE]|146350|784|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_1_0.tcl|vivado_synth|1694034785053|END|synth reports|",
      "[OPTRACE]|146350|785|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_1_0.tcl|vivado_synth|1694034785802|END|bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1|",
      "[OPTRACE]|146488|716|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1694034722708|START|bd_22c0_gapping_demand_update_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|146488|717|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1694034722710|START|Creating in-memory project|",
      "[OPTRACE]|146488|728|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1694034730128|END|Creating in-memory project|",
      "[OPTRACE]|146488|729|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1694034730128|START|Adding files|",
      "[OPTRACE]|146488|734|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1694034730275|END|Adding files|",
      "[OPTRACE]|146488|735|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1694034730276|START|Configure IP Cache|",
      "[OPTRACE]|146488|736|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1694034730277|END|Configure IP Cache|",
      "[OPTRACE]|146488|737|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1694034730277|START|synth_design|",
      "[OPTRACE]|146488|786|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1694034788823|END|synth_design|",
      "[OPTRACE]|146488|787|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1694034788824|START|Write IP Cache|",
      "[OPTRACE]|146488|788|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1694034790237|END|Write IP Cache|",
      "[OPTRACE]|146488|789|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1694034790238|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|146488|790|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1694034790793|END|write_checkpoint|",
      "[OPTRACE]|146488|791|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1694034790793|START|synth reports|REPORT",
      "[OPTRACE]|146488|792|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1694034791324|END|synth reports|",
      "[OPTRACE]|146488|793|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1694034792121|END|bd_22c0_gapping_demand_update_0_synth_1|",
      "[OPTRACE]|146594|718|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1694034723253|START|bd_22c0_gapping_demand_toggle_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|146594|719|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1694034723254|START|Creating in-memory project|",
      "[OPTRACE]|146594|726|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1694034730098|END|Creating in-memory project|",
      "[OPTRACE]|146594|727|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1694034730099|START|Adding files|",
      "[OPTRACE]|146594|732|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1694034730262|END|Adding files|",
      "[OPTRACE]|146594|733|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1694034730264|START|Configure IP Cache|",
      "[OPTRACE]|146594|738|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1694034730293|END|Configure IP Cache|",
      "[OPTRACE]|146594|739|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1694034730294|START|synth_design|",
      "[OPTRACE]|146594|796|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1694034793554|END|synth_design|",
      "[OPTRACE]|146594|797|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1694034793554|START|Write IP Cache|",
      "[OPTRACE]|146594|798|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1694034795500|END|Write IP Cache|",
      "[OPTRACE]|146594|799|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1694034795501|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|146594|800|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1694034796044|END|write_checkpoint|",
      "[OPTRACE]|146594|801|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1694034796045|START|synth reports|REPORT",
      "[OPTRACE]|146594|802|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1694034796521|END|synth reports|",
      "[OPTRACE]|146594|803|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1694034797879|END|bd_22c0_gapping_demand_toggle_0_synth_1|",
      "[OPTRACE]|147135|730|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1694034730243|START|bd_22c0_build_info_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|147135|731|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1694034730245|START|Creating in-memory project|",
      "[OPTRACE]|147135|740|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1694034737756|END|Creating in-memory project|",
      "[OPTRACE]|147135|741|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1694034737756|START|Adding files|",
      "[OPTRACE]|147135|742|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1694034737984|END|Adding files|",
      "[OPTRACE]|147135|743|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1694034737986|START|Configure IP Cache|",
      "[OPTRACE]|147135|744|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1694034737988|END|Configure IP Cache|",
      "[OPTRACE]|147135|745|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1694034737990|START|synth_design|",
      "[OPTRACE]|147135|810|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1694034803062|END|synth_design|",
      "[OPTRACE]|147135|811|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1694034803062|START|Write IP Cache|",
      "[OPTRACE]|147135|812|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1694034804457|END|Write IP Cache|",
      "[OPTRACE]|147135|813|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1694034804458|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|147135|816|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1694034804944|END|write_checkpoint|",
      "[OPTRACE]|147135|817|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1694034804944|START|synth reports|REPORT",
      "[OPTRACE]|147135|818|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1694034805411|END|synth reports|",
      "[OPTRACE]|147135|819|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1694034806250|END|bd_22c0_build_info_0_synth_1|",
      "[OPTRACE]|147660|748|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1694034742085|START|bd_22c0_xbar_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|147660|749|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1694034742086|START|Creating in-memory project|",
      "[OPTRACE]|147660|750|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1694034749419|END|Creating in-memory project|",
      "[OPTRACE]|147660|751|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1694034749420|START|Adding files|",
      "[OPTRACE]|147660|758|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1694034750218|END|Adding files|",
      "[OPTRACE]|147660|759|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1694034750220|START|Configure IP Cache|",
      "[OPTRACE]|147660|760|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1694034750292|END|Configure IP Cache|",
      "[OPTRACE]|147660|761|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1694034750294|START|synth_design|",
      "[OPTRACE]|147660|854|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1694034825263|END|synth_design|",
      "[OPTRACE]|147660|855|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1694034825263|START|Write IP Cache|",
      "[OPTRACE]|147660|864|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1694034826973|END|Write IP Cache|",
      "[OPTRACE]|147660|865|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1694034826974|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|147660|872|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1694034827660|END|write_checkpoint|",
      "[OPTRACE]|147660|873|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1694034827661|START|synth reports|REPORT",
      "[OPTRACE]|147660|874|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1694034828202|END|synth reports|",
      "[OPTRACE]|147660|875|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1694034829212|END|bd_22c0_xbar_0_synth_1|",
      "[OPTRACE]|147708|746|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1694034741968|START|ulp_proc_sys_reset_kernel2_slr0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|147708|747|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1694034741969|START|Creating in-memory project|",
      "[OPTRACE]|147708|752|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1694034749424|END|Creating in-memory project|",
      "[OPTRACE]|147708|753|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1694034749424|START|Adding files|",
      "[OPTRACE]|147708|754|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1694034749595|END|Adding files|",
      "[OPTRACE]|147708|755|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1694034749597|START|Configure IP Cache|",
      "[OPTRACE]|147708|756|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1694034749599|END|Configure IP Cache|",
      "[OPTRACE]|147708|757|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1694034749600|START|synth_design|",
      "[OPTRACE]|147708|836|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1694034814508|END|synth_design|",
      "[OPTRACE]|147708|837|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1694034814509|START|Write IP Cache|",
      "[OPTRACE]|147708|838|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1694034816028|END|Write IP Cache|",
      "[OPTRACE]|147708|839|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1694034816030|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|147708|840|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1694034816600|END|write_checkpoint|",
      "[OPTRACE]|147708|841|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1694034816600|START|synth reports|REPORT",
      "[OPTRACE]|147708|842|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1694034817155|END|synth reports|",
      "[OPTRACE]|147708|843|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1694034817988|END|ulp_proc_sys_reset_kernel2_slr0_0_synth_1|",
      "[OPTRACE]|149519|794|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_2_0.tcl|vivado_synth|1694034793199|START|bd_22c0_fanout_aresetn_ctrl_slr0_2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|149519|795|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_2_0.tcl|vivado_synth|1694034793200|START|Creating in-memory project|",
      "[OPTRACE]|149519|804|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_2_0.tcl|vivado_synth|1694034800422|END|Creating in-memory project|",
      "[OPTRACE]|149519|805|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_2_0.tcl|vivado_synth|1694034800422|START|Adding files|",
      "[OPTRACE]|149519|806|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_2_0.tcl|vivado_synth|1694034800568|END|Adding files|",
      "[OPTRACE]|149519|807|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_2_0.tcl|vivado_synth|1694034800569|START|Configure IP Cache|",
      "[OPTRACE]|149519|808|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_2_0.tcl|vivado_synth|1694034800574|END|Configure IP Cache|",
      "[OPTRACE]|149519|809|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_2_0.tcl|vivado_synth|1694034800575|END|bd_22c0_fanout_aresetn_ctrl_slr0_2_0_synth_1|",
      "[OPTRACE]|151137|814|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_3_0.tcl|vivado_synth|1694034804667|START|bd_22c0_fanout_aresetn_ctrl_slr0_3_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|151137|815|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_3_0.tcl|vivado_synth|1694034804669|START|Creating in-memory project|",
      "[OPTRACE]|151137|822|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_3_0.tcl|vivado_synth|1694034811652|END|Creating in-memory project|",
      "[OPTRACE]|151137|823|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_3_0.tcl|vivado_synth|1694034811652|START|Adding files|",
      "[OPTRACE]|151137|824|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_3_0.tcl|vivado_synth|1694034811831|END|Adding files|",
      "[OPTRACE]|151137|825|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_3_0.tcl|vivado_synth|1694034811832|START|Configure IP Cache|",
      "[OPTRACE]|151137|826|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_3_0.tcl|vivado_synth|1694034811838|END|Configure IP Cache|",
      "[OPTRACE]|151137|827|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_3_0.tcl|vivado_synth|1694034811839|END|bd_22c0_fanout_aresetn_ctrl_slr0_3_0_synth_1|",
      "[OPTRACE]|151425|820|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_2_0.tcl|vivado_synth|1694034806438|START|bd_22c0_fanout_aresetn_pcie_slr0_2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|151425|821|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_2_0.tcl|vivado_synth|1694034806440|START|Creating in-memory project|",
      "[OPTRACE]|151425|830|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_2_0.tcl|vivado_synth|1694034813672|END|Creating in-memory project|",
      "[OPTRACE]|151425|831|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_2_0.tcl|vivado_synth|1694034813673|START|Adding files|",
      "[OPTRACE]|151425|832|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_2_0.tcl|vivado_synth|1694034813840|END|Adding files|",
      "[OPTRACE]|151425|833|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_2_0.tcl|vivado_synth|1694034813842|START|Configure IP Cache|",
      "[OPTRACE]|151425|834|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_2_0.tcl|vivado_synth|1694034813850|END|Configure IP Cache|",
      "[OPTRACE]|151425|835|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_2_0.tcl|vivado_synth|1694034813851|END|bd_22c0_fanout_aresetn_pcie_slr0_2_0_synth_1|",
      "[OPTRACE]|151712|828|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_3_0.tcl|vivado_synth|1694034813044|START|bd_22c0_fanout_aresetn_pcie_slr0_3_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|151712|829|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_3_0.tcl|vivado_synth|1694034813046|START|Creating in-memory project|",
      "[OPTRACE]|151712|848|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_3_0.tcl|vivado_synth|1694034820166|END|Creating in-memory project|",
      "[OPTRACE]|151712|849|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_3_0.tcl|vivado_synth|1694034820166|START|Adding files|",
      "[OPTRACE]|151712|850|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_3_0.tcl|vivado_synth|1694034820317|END|Adding files|",
      "[OPTRACE]|151712|851|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_3_0.tcl|vivado_synth|1694034820318|START|Configure IP Cache|",
      "[OPTRACE]|151712|852|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_3_0.tcl|vivado_synth|1694034820324|END|Configure IP Cache|",
      "[OPTRACE]|151712|853|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_3_0.tcl|vivado_synth|1694034820325|END|bd_22c0_fanout_aresetn_pcie_slr0_3_0_synth_1|",
      "[OPTRACE]|152181|844|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_4_0.tcl|vivado_synth|1694034818805|START|bd_22c0_fanout_aresetn_pcie_slr0_4_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|152181|845|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_4_0.tcl|vivado_synth|1694034818807|START|Creating in-memory project|",
      "[OPTRACE]|152181|856|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_4_0.tcl|vivado_synth|1694034826089|END|Creating in-memory project|",
      "[OPTRACE]|152181|857|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_4_0.tcl|vivado_synth|1694034826090|START|Adding files|",
      "[OPTRACE]|152181|858|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_4_0.tcl|vivado_synth|1694034826271|END|Adding files|",
      "[OPTRACE]|152181|859|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_4_0.tcl|vivado_synth|1694034826272|START|Configure IP Cache|",
      "[OPTRACE]|152181|860|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_4_0.tcl|vivado_synth|1694034826284|END|Configure IP Cache|",
      "[OPTRACE]|152181|861|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_4_0.tcl|vivado_synth|1694034826286|END|bd_22c0_fanout_aresetn_pcie_slr0_4_0_synth_1|",
      "[OPTRACE]|152305|846|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_1_0.tcl|vivado_synth|1694034819944|START|bd_22c0_fanout_aresetn_pcie_slr1_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|152305|847|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_1_0.tcl|vivado_synth|1694034819946|START|Creating in-memory project|",
      "[OPTRACE]|152305|862|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_1_0.tcl|vivado_synth|1694034826878|END|Creating in-memory project|",
      "[OPTRACE]|152305|863|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_1_0.tcl|vivado_synth|1694034826878|START|Adding files|",
      "[OPTRACE]|152305|866|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_1_0.tcl|vivado_synth|1694034827020|END|Adding files|",
      "[OPTRACE]|152305|867|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_1_0.tcl|vivado_synth|1694034827021|START|Configure IP Cache|",
      "[OPTRACE]|152305|868|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_1_0.tcl|vivado_synth|1694034827027|END|Configure IP Cache|",
      "[OPTRACE]|152305|869|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_1_0.tcl|vivado_synth|1694034827028|END|bd_22c0_fanout_aresetn_pcie_slr1_1_0_synth_1|",
      "[OPTRACE]|152852|870|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_2_0.tcl|vivado_synth|1694034827251|START|bd_22c0_fanout_aresetn_pcie_slr1_2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|152852|871|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_2_0.tcl|vivado_synth|1694034827252|START|Creating in-memory project|",
      "[OPTRACE]|152852|880|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_2_0.tcl|vivado_synth|1694034834220|END|Creating in-memory project|",
      "[OPTRACE]|152852|881|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_2_0.tcl|vivado_synth|1694034834220|START|Adding files|",
      "[OPTRACE]|152852|882|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_2_0.tcl|vivado_synth|1694034834397|END|Adding files|",
      "[OPTRACE]|152852|883|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_2_0.tcl|vivado_synth|1694034834398|START|Configure IP Cache|",
      "[OPTRACE]|152852|884|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_2_0.tcl|vivado_synth|1694034834405|END|Configure IP Cache|",
      "[OPTRACE]|152852|885|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_2_0.tcl|vivado_synth|1694034834405|END|bd_22c0_fanout_aresetn_pcie_slr1_2_0_synth_1|",
      "[OPTRACE]|153003|876|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_3_0.tcl|vivado_synth|1694034831525|START|bd_22c0_fanout_aresetn_pcie_slr1_3_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|153003|877|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_3_0.tcl|vivado_synth|1694034831527|START|Creating in-memory project|",
      "[OPTRACE]|153003|886|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_3_0.tcl|vivado_synth|1694034838488|END|Creating in-memory project|",
      "[OPTRACE]|153003|887|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_3_0.tcl|vivado_synth|1694034838488|START|Adding files|",
      "[OPTRACE]|153003|888|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_3_0.tcl|vivado_synth|1694034838635|END|Adding files|",
      "[OPTRACE]|153003|889|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_3_0.tcl|vivado_synth|1694034838636|START|Configure IP Cache|",
      "[OPTRACE]|153003|890|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_3_0.tcl|vivado_synth|1694034838641|END|Configure IP Cache|",
      "[OPTRACE]|153003|891|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_3_0.tcl|vivado_synth|1694034838642|END|bd_22c0_fanout_aresetn_pcie_slr1_3_0_synth_1|",
      "[OPTRACE]|153127|878|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_4_0.tcl|vivado_synth|1694034833032|START|bd_22c0_fanout_aresetn_pcie_slr1_4_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|153127|879|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_4_0.tcl|vivado_synth|1694034833034|START|Creating in-memory project|",
      "[OPTRACE]|153127|896|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_4_0.tcl|vivado_synth|1694034840144|END|Creating in-memory project|",
      "[OPTRACE]|153127|897|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_4_0.tcl|vivado_synth|1694034840144|START|Adding files|",
      "[OPTRACE]|153127|898|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_4_0.tcl|vivado_synth|1694034840295|END|Adding files|",
      "[OPTRACE]|153127|899|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_4_0.tcl|vivado_synth|1694034840296|START|Configure IP Cache|",
      "[OPTRACE]|153127|900|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_4_0.tcl|vivado_synth|1694034840303|END|Configure IP Cache|",
      "[OPTRACE]|153127|901|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_4_0.tcl|vivado_synth|1694034840305|END|bd_22c0_fanout_aresetn_pcie_slr1_4_0_synth_1|",
      "[OPTRACE]|153668|892|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_3_0.tcl|vivado_synth|1694034838862|START|bd_22c0_fanout_aresetn_pcie_slr2_3_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|153668|893|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_3_0.tcl|vivado_synth|1694034838863|START|Creating in-memory project|",
      "[OPTRACE]|153668|902|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_3_0.tcl|vivado_synth|1694034845450|END|Creating in-memory project|",
      "[OPTRACE]|153668|903|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_3_0.tcl|vivado_synth|1694034845451|START|Adding files|",
      "[OPTRACE]|153668|904|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_3_0.tcl|vivado_synth|1694034845601|END|Adding files|",
      "[OPTRACE]|153668|905|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_3_0.tcl|vivado_synth|1694034845602|START|Configure IP Cache|",
      "[OPTRACE]|153668|906|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_3_0.tcl|vivado_synth|1694034845607|END|Configure IP Cache|",
      "[OPTRACE]|153668|907|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_3_0.tcl|vivado_synth|1694034845608|END|bd_22c0_fanout_aresetn_pcie_slr2_3_0_synth_1|",
      "[OPTRACE]|153771|894|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_1_0.tcl|vivado_synth|1694034839665|START|bd_22c0_fanout_aresetn_pcie_slr2_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|153771|895|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_1_0.tcl|vivado_synth|1694034839666|START|Creating in-memory project|",
      "[OPTRACE]|153771|912|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_1_0.tcl|vivado_synth|1694034846905|END|Creating in-memory project|",
      "[OPTRACE]|153771|913|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_1_0.tcl|vivado_synth|1694034846905|START|Adding files|",
      "[OPTRACE]|153771|914|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_1_0.tcl|vivado_synth|1694034847064|END|Adding files|",
      "[OPTRACE]|153771|915|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_1_0.tcl|vivado_synth|1694034847065|START|Configure IP Cache|",
      "[OPTRACE]|153771|916|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_1_0.tcl|vivado_synth|1694034847071|END|Configure IP Cache|",
      "[OPTRACE]|153771|917|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_1_0.tcl|vivado_synth|1694034847073|END|bd_22c0_fanout_aresetn_pcie_slr2_1_0_synth_1|",
      "[OPTRACE]|153936|1060|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1694034916863|END|synth_design|",
      "[OPTRACE]|153936|1061|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1694034916864|START|Write IP Cache|",
      "[OPTRACE]|153936|1062|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1694034918250|END|Write IP Cache|",
      "[OPTRACE]|153936|1063|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1694034918251|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|153936|1064|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1694034918805|END|write_checkpoint|",
      "[OPTRACE]|153936|1065|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1694034918805|START|synth reports|REPORT",
      "[OPTRACE]|153936|1066|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1694034919316|END|synth reports|",
      "[OPTRACE]|153936|1073|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1694034920274|END|ulp_regslice_control_userpf_1_synth_1|",
      "[OPTRACE]|153936|908|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1694034845916|START|ulp_regslice_control_userpf_1_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|153936|909|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1694034845917|START|Creating in-memory project|",
      "[OPTRACE]|153936|920|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1694034852970|END|Creating in-memory project|",
      "[OPTRACE]|153936|921|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1694034852970|START|Adding files|",
      "[OPTRACE]|153936|922|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1694034853187|END|Adding files|",
      "[OPTRACE]|153936|923|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1694034853189|START|Configure IP Cache|",
      "[OPTRACE]|153936|924|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1694034853191|END|Configure IP Cache|",
      "[OPTRACE]|153936|925|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1694034853193|START|synth_design|",
      "[OPTRACE]|154053|910|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_2_0.tcl|vivado_synth|1694034846216|START|bd_22c0_fanout_aresetn_pcie_slr2_2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|154053|911|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_2_0.tcl|vivado_synth|1694034846217|START|Creating in-memory project|",
      "[OPTRACE]|154053|926|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_2_0.tcl|vivado_synth|1694034853473|END|Creating in-memory project|",
      "[OPTRACE]|154053|927|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_2_0.tcl|vivado_synth|1694034853473|START|Adding files|",
      "[OPTRACE]|154053|928|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_2_0.tcl|vivado_synth|1694034853623|END|Adding files|",
      "[OPTRACE]|154053|929|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_2_0.tcl|vivado_synth|1694034853624|START|Configure IP Cache|",
      "[OPTRACE]|154053|930|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_2_0.tcl|vivado_synth|1694034853635|END|Configure IP Cache|",
      "[OPTRACE]|154053|931|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_2_0.tcl|vivado_synth|1694034853636|END|bd_22c0_fanout_aresetn_pcie_slr2_2_0_synth_1|",
      "[OPTRACE]|154210|918|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_4_0.tcl|vivado_synth|1694034850085|START|bd_22c0_fanout_aresetn_pcie_slr2_4_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|154210|919|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_4_0.tcl|vivado_synth|1694034850087|START|Creating in-memory project|",
      "[OPTRACE]|154210|934|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_4_0.tcl|vivado_synth|1694034857085|END|Creating in-memory project|",
      "[OPTRACE]|154210|935|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_4_0.tcl|vivado_synth|1694034857085|START|Adding files|",
      "[OPTRACE]|154210|936|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_4_0.tcl|vivado_synth|1694034857233|END|Adding files|",
      "[OPTRACE]|154210|937|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_4_0.tcl|vivado_synth|1694034857234|START|Configure IP Cache|",
      "[OPTRACE]|154210|938|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_4_0.tcl|vivado_synth|1694034857246|END|Configure IP Cache|",
      "[OPTRACE]|154210|939|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_4_0.tcl|vivado_synth|1694034857248|END|bd_22c0_fanout_aresetn_pcie_slr2_4_0_synth_1|",
      "[OPTRACE]|154352|932|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_4_0.tcl|vivado_synth|1694034856423|START|bd_22c0_fanout_aresetn_ctrl_slr0_4_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|154352|933|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_4_0.tcl|vivado_synth|1694034856425|START|Creating in-memory project|",
      "[OPTRACE]|154352|944|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_4_0.tcl|vivado_synth|1694034863617|END|Creating in-memory project|",
      "[OPTRACE]|154352|945|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_4_0.tcl|vivado_synth|1694034863617|START|Adding files|",
      "[OPTRACE]|154352|946|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_4_0.tcl|vivado_synth|1694034863779|END|Adding files|",
      "[OPTRACE]|154352|947|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_4_0.tcl|vivado_synth|1694034863781|START|Configure IP Cache|",
      "[OPTRACE]|154352|948|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_4_0.tcl|vivado_synth|1694034863793|END|Configure IP Cache|",
      "[OPTRACE]|154352|949|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_4_0.tcl|vivado_synth|1694034863793|END|bd_22c0_fanout_aresetn_ctrl_slr0_4_0_synth_1|",
      "[OPTRACE]|154575|940|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_1_0.tcl|vivado_synth|1694034858737|START|bd_22c0_fanout_aresetn_ctrl_slr1_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|154575|941|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_1_0.tcl|vivado_synth|1694034858738|START|Creating in-memory project|",
      "[OPTRACE]|154575|952|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_1_0.tcl|vivado_synth|1694034865757|END|Creating in-memory project|",
      "[OPTRACE]|154575|953|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_1_0.tcl|vivado_synth|1694034865757|START|Adding files|",
      "[OPTRACE]|154575|954|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_1_0.tcl|vivado_synth|1694034865898|END|Adding files|",
      "[OPTRACE]|154575|955|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_1_0.tcl|vivado_synth|1694034865899|START|Configure IP Cache|",
      "[OPTRACE]|154575|956|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_1_0.tcl|vivado_synth|1694034865907|END|Configure IP Cache|",
      "[OPTRACE]|154575|957|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_1_0.tcl|vivado_synth|1694034865908|END|bd_22c0_fanout_aresetn_ctrl_slr1_1_0_synth_1|",
      "[OPTRACE]|154701|942|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_2_0.tcl|vivado_synth|1694034860036|START|bd_22c0_fanout_aresetn_ctrl_slr1_2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|154701|943|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_2_0.tcl|vivado_synth|1694034860037|START|Creating in-memory project|",
      "[OPTRACE]|154701|960|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_2_0.tcl|vivado_synth|1694034866868|END|Creating in-memory project|",
      "[OPTRACE]|154701|961|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_2_0.tcl|vivado_synth|1694034866869|START|Adding files|",
      "[OPTRACE]|154701|962|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_2_0.tcl|vivado_synth|1694034867017|END|Adding files|",
      "[OPTRACE]|154701|963|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_2_0.tcl|vivado_synth|1694034867018|START|Configure IP Cache|",
      "[OPTRACE]|154701|964|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_2_0.tcl|vivado_synth|1694034867030|END|Configure IP Cache|",
      "[OPTRACE]|154701|965|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_2_0.tcl|vivado_synth|1694034867033|END|bd_22c0_fanout_aresetn_ctrl_slr1_2_0_synth_1|",
      "[OPTRACE]|154858|950|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_3_0.tcl|vivado_synth|1694034865053|START|bd_22c0_fanout_aresetn_ctrl_slr1_3_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|154858|951|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_3_0.tcl|vivado_synth|1694034865055|START|Creating in-memory project|",
      "[OPTRACE]|154858|966|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_3_0.tcl|vivado_synth|1694034871904|END|Creating in-memory project|",
      "[OPTRACE]|154858|967|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_3_0.tcl|vivado_synth|1694034871905|START|Adding files|",
      "[OPTRACE]|154858|968|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_3_0.tcl|vivado_synth|1694034872053|END|Adding files|",
      "[OPTRACE]|154858|969|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_3_0.tcl|vivado_synth|1694034872054|START|Configure IP Cache|",
      "[OPTRACE]|154858|970|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_3_0.tcl|vivado_synth|1694034872060|END|Configure IP Cache|",
      "[OPTRACE]|154858|971|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_3_0.tcl|vivado_synth|1694034872061|END|bd_22c0_fanout_aresetn_ctrl_slr1_3_0_synth_1|",
      "[OPTRACE]|154973|958|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_4_0.tcl|vivado_synth|1694034866362|START|bd_22c0_fanout_aresetn_ctrl_slr1_4_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|154973|959|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_4_0.tcl|vivado_synth|1694034866364|START|Creating in-memory project|",
      "[OPTRACE]|154973|974|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_4_0.tcl|vivado_synth|1694034873574|END|Creating in-memory project|",
      "[OPTRACE]|154973|975|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_4_0.tcl|vivado_synth|1694034873575|START|Adding files|",
      "[OPTRACE]|154973|976|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_4_0.tcl|vivado_synth|1694034873724|END|Adding files|",
      "[OPTRACE]|154973|977|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_4_0.tcl|vivado_synth|1694034873725|START|Configure IP Cache|",
      "[OPTRACE]|154973|978|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_4_0.tcl|vivado_synth|1694034873731|END|Configure IP Cache|",
      "[OPTRACE]|154973|979|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_4_0.tcl|vivado_synth|1694034873732|END|bd_22c0_fanout_aresetn_ctrl_slr1_4_0_synth_1|",
      "[OPTRACE]|155237|972|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_1_0.tcl|vivado_synth|1694034872886|START|bd_22c0_fanout_aresetn_ctrl_slr2_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|155237|973|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_1_0.tcl|vivado_synth|1694034872887|START|Creating in-memory project|",
      "[OPTRACE]|155237|982|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_1_0.tcl|vivado_synth|1694034879611|END|Creating in-memory project|",
      "[OPTRACE]|155237|983|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_1_0.tcl|vivado_synth|1694034879611|START|Adding files|",
      "[OPTRACE]|155237|984|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_1_0.tcl|vivado_synth|1694034879749|END|Adding files|",
      "[OPTRACE]|155237|985|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_1_0.tcl|vivado_synth|1694034879751|START|Configure IP Cache|",
      "[OPTRACE]|155237|986|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_1_0.tcl|vivado_synth|1694034879756|END|Configure IP Cache|",
      "[OPTRACE]|155237|987|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_1_0.tcl|vivado_synth|1694034879757|END|bd_22c0_fanout_aresetn_ctrl_slr2_1_0_synth_1|",
      "[OPTRACE]|155387|980|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_2_0.tcl|vivado_synth|1694034876776|START|bd_22c0_fanout_aresetn_ctrl_slr2_2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|155387|981|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_2_0.tcl|vivado_synth|1694034876777|START|Creating in-memory project|",
      "[OPTRACE]|155387|990|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_2_0.tcl|vivado_synth|1694034883850|END|Creating in-memory project|",
      "[OPTRACE]|155387|991|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_2_0.tcl|vivado_synth|1694034883850|START|Adding files|",
      "[OPTRACE]|155387|992|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_2_0.tcl|vivado_synth|1694034884001|END|Adding files|",
      "[OPTRACE]|155387|993|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_2_0.tcl|vivado_synth|1694034884002|START|Configure IP Cache|",
      "[OPTRACE]|155387|994|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_2_0.tcl|vivado_synth|1694034884008|END|Configure IP Cache|",
      "[OPTRACE]|155387|995|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_2_0.tcl|vivado_synth|1694034884009|END|bd_22c0_fanout_aresetn_ctrl_slr2_2_0_synth_1|",
      "[OPTRACE]|155654|1000|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_3_0.tcl|vivado_synth|1694034890173|END|Creating in-memory project|",
      "[OPTRACE]|155654|1001|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_3_0.tcl|vivado_synth|1694034890173|START|Adding files|",
      "[OPTRACE]|155654|1002|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_3_0.tcl|vivado_synth|1694034890322|END|Adding files|",
      "[OPTRACE]|155654|1003|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_3_0.tcl|vivado_synth|1694034890323|START|Configure IP Cache|",
      "[OPTRACE]|155654|1004|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_3_0.tcl|vivado_synth|1694034890329|END|Configure IP Cache|",
      "[OPTRACE]|155654|1005|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_3_0.tcl|vivado_synth|1694034890330|END|bd_22c0_fanout_aresetn_ctrl_slr2_3_0_synth_1|",
      "[OPTRACE]|155654|988|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_3_0.tcl|vivado_synth|1694034883365|START|bd_22c0_fanout_aresetn_ctrl_slr2_3_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|155654|989|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_3_0.tcl|vivado_synth|1694034883366|START|Creating in-memory project|",
      "[OPTRACE]|155785|1008|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_4_0.tcl|vivado_synth|1694034892473|END|Creating in-memory project|",
      "[OPTRACE]|155785|1009|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_4_0.tcl|vivado_synth|1694034892473|START|Adding files|",
      "[OPTRACE]|155785|1010|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_4_0.tcl|vivado_synth|1694034892615|END|Adding files|",
      "[OPTRACE]|155785|1011|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_4_0.tcl|vivado_synth|1694034892616|START|Configure IP Cache|",
      "[OPTRACE]|155785|1012|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_4_0.tcl|vivado_synth|1694034892622|END|Configure IP Cache|",
      "[OPTRACE]|155785|1013|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_4_0.tcl|vivado_synth|1694034892623|END|bd_22c0_fanout_aresetn_ctrl_slr2_4_0_synth_1|",
      "[OPTRACE]|155785|996|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_4_0.tcl|vivado_synth|1694034885215|START|bd_22c0_fanout_aresetn_ctrl_slr2_4_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|155785|997|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_4_0.tcl|vivado_synth|1694034885216|START|Creating in-memory project|",
      "[OPTRACE]|155889|1016|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1694034893222|END|Creating in-memory project|",
      "[OPTRACE]|155889|1017|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1694034893222|START|Adding files|",
      "[OPTRACE]|155889|1018|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1694034893448|END|Adding files|",
      "[OPTRACE]|155889|1019|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1694034893450|START|Configure IP Cache|",
      "[OPTRACE]|155889|1020|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1694034893451|END|Configure IP Cache|",
      "[OPTRACE]|155889|1021|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1694034893453|START|synth_design|",
      "[OPTRACE]|155889|1196|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1694035041633|END|synth_design|",
      "[OPTRACE]|155889|1197|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1694035041633|START|Write IP Cache|",
      "[OPTRACE]|155889|1202|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1694035043463|END|Write IP Cache|",
      "[OPTRACE]|155889|1203|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1694035043464|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|155889|1206|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1694035044156|END|write_checkpoint|",
      "[OPTRACE]|155889|1207|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1694035044156|START|synth reports|REPORT",
      "[OPTRACE]|155889|1210|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1694035044680|END|synth reports|",
      "[OPTRACE]|155889|1219|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1694035045669|END|bd_22c0_clkwiz_hbm_0_synth_1|",
      "[OPTRACE]|155889|998|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1694034886091|START|bd_22c0_clkwiz_hbm_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|155889|999|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1694034886092|START|Creating in-memory project|",
      "[OPTRACE]|156057|1006|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1694034891705|START|bd_22c0_fanout_aresetn_hbm_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|156057|1007|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1694034891706|START|Creating in-memory project|",
      "[OPTRACE]|156057|1022|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1694034898706|END|Creating in-memory project|",
      "[OPTRACE]|156057|1023|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1694034898706|START|Adding files|",
      "[OPTRACE]|156057|1024|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1694034898911|END|Adding files|",
      "[OPTRACE]|156057|1025|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1694034898913|START|Configure IP Cache|",
      "[OPTRACE]|156057|1026|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1694034898914|END|Configure IP Cache|",
      "[OPTRACE]|156057|1027|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1694034898915|START|synth_design|",
      "[OPTRACE]|156057|1082|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1694034955349|END|synth_design|",
      "[OPTRACE]|156057|1083|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1694034955349|START|Write IP Cache|",
      "[OPTRACE]|156057|1084|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1694034956895|END|Write IP Cache|",
      "[OPTRACE]|156057|1085|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1694034956896|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|156057|1086|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1694034957420|END|write_checkpoint|",
      "[OPTRACE]|156057|1087|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1694034957420|START|synth reports|REPORT",
      "[OPTRACE]|156057|1088|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1694034957912|END|synth reports|",
      "[OPTRACE]|156057|1089|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1694034958734|END|bd_22c0_fanout_aresetn_hbm_0_synth_1|",
      "[OPTRACE]|156173|1014|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1694034892909|START|bd_22c0_psreset_hbm_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|156173|1015|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1694034892911|START|Creating in-memory project|",
      "[OPTRACE]|156173|1030|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1694034899777|END|Creating in-memory project|",
      "[OPTRACE]|156173|1031|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1694034899778|START|Adding files|",
      "[OPTRACE]|156173|1032|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1694034899937|END|Adding files|",
      "[OPTRACE]|156173|1033|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1694034899939|START|Configure IP Cache|",
      "[OPTRACE]|156173|1034|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1694034899941|END|Configure IP Cache|",
      "[OPTRACE]|156173|1035|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1694034899941|START|synth_design|",
      "[OPTRACE]|156173|1090|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1694034962183|END|synth_design|",
      "[OPTRACE]|156173|1091|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1694034962184|START|Write IP Cache|",
      "[OPTRACE]|156173|1092|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1694034963742|END|Write IP Cache|",
      "[OPTRACE]|156173|1093|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1694034963744|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|156173|1094|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1694034964261|END|write_checkpoint|",
      "[OPTRACE]|156173|1095|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1694034964261|START|synth reports|REPORT",
      "[OPTRACE]|156173|1096|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1694034964783|END|synth reports|",
      "[OPTRACE]|156173|1097|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1694034965662|END|bd_22c0_psreset_hbm_0_synth_1|",
      "[OPTRACE]|156333|1028|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1694034899134|START|bd_22c0_xbar_1_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|156333|1029|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1694034899135|START|Creating in-memory project|",
      "[OPTRACE]|156333|1038|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1694034906008|END|Creating in-memory project|",
      "[OPTRACE]|156333|1039|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1694034906009|START|Adding files|",
      "[OPTRACE]|156333|1040|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1694034906809|END|Adding files|",
      "[OPTRACE]|156333|1041|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1694034906811|START|Configure IP Cache|",
      "[OPTRACE]|156333|1042|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1694034906891|END|Configure IP Cache|",
      "[OPTRACE]|156333|1043|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1694034906892|START|synth_design|",
      "[OPTRACE]|156333|1104|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1694034977119|END|synth_design|",
      "[OPTRACE]|156333|1105|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1694034977119|START|Write IP Cache|",
      "[OPTRACE]|156333|1108|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1694034978646|END|Write IP Cache|",
      "[OPTRACE]|156333|1109|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1694034978647|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|156333|1110|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1694034979235|END|write_checkpoint|",
      "[OPTRACE]|156333|1111|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1694034979235|START|synth reports|REPORT",
      "[OPTRACE]|156333|1112|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1694034979716|END|synth reports|",
      "[OPTRACE]|156333|1115|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1694034980673|END|bd_22c0_xbar_1_synth_1|",
      "[OPTRACE]|156488|1036|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1694034903174|START|bd_22c0_frequency_counter_aclk_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|156488|1037|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1694034903175|START|Creating in-memory project|",
      "[OPTRACE]|156488|1046|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1694034910120|END|Creating in-memory project|",
      "[OPTRACE]|156488|1047|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1694034910121|START|Adding files|",
      "[OPTRACE]|156488|1048|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1694034910276|END|Adding files|",
      "[OPTRACE]|156488|1049|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1694034910278|START|Configure IP Cache|",
      "[OPTRACE]|156488|1050|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1694034910279|END|Configure IP Cache|",
      "[OPTRACE]|156488|1051|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1694034910279|START|synth_design|",
      "[OPTRACE]|156488|1098|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1694034974608|END|synth_design|",
      "[OPTRACE]|156488|1099|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1694034974608|START|Write IP Cache|",
      "[OPTRACE]|156488|1100|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1694034976225|END|Write IP Cache|",
      "[OPTRACE]|156488|1101|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1694034976226|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|156488|1102|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1694034976843|END|write_checkpoint|",
      "[OPTRACE]|156488|1103|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1694034976843|START|synth reports|REPORT",
      "[OPTRACE]|156488|1106|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1694034977367|END|synth reports|",
      "[OPTRACE]|156488|1107|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1694034978170|END|bd_22c0_frequency_counter_aclk_0_synth_1|",
      "[OPTRACE]|156661|1044|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_hbm_0_synth_1/bd_22c0_frequency_counter_aclk_hbm_0.tcl|vivado_synth|1694034909826|START|bd_22c0_frequency_counter_aclk_hbm_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|156661|1045|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_hbm_0_synth_1/bd_22c0_frequency_counter_aclk_hbm_0.tcl|vivado_synth|1694034909827|START|Creating in-memory project|",
      "[OPTRACE]|156661|1054|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_hbm_0_synth_1/bd_22c0_frequency_counter_aclk_hbm_0.tcl|vivado_synth|1694034916688|END|Creating in-memory project|",
      "[OPTRACE]|156661|1055|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_hbm_0_synth_1/bd_22c0_frequency_counter_aclk_hbm_0.tcl|vivado_synth|1694034916689|START|Adding files|",
      "[OPTRACE]|156661|1056|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_hbm_0_synth_1/bd_22c0_frequency_counter_aclk_hbm_0.tcl|vivado_synth|1694034916845|END|Adding files|",
      "[OPTRACE]|156661|1057|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_hbm_0_synth_1/bd_22c0_frequency_counter_aclk_hbm_0.tcl|vivado_synth|1694034916846|START|Configure IP Cache|",
      "[OPTRACE]|156661|1058|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_hbm_0_synth_1/bd_22c0_frequency_counter_aclk_hbm_0.tcl|vivado_synth|1694034916848|END|Configure IP Cache|",
      "[OPTRACE]|156661|1059|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_hbm_0_synth_1/bd_22c0_frequency_counter_aclk_hbm_0.tcl|vivado_synth|1694034916848|START|synth_design|",
      "[OPTRACE]|156661|1116|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_hbm_0_synth_1/bd_22c0_frequency_counter_aclk_hbm_0.tcl|vivado_synth|1694034982014|END|synth_design|",
      "[OPTRACE]|156661|1117|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_hbm_0_synth_1/bd_22c0_frequency_counter_aclk_hbm_0.tcl|vivado_synth|1694034982014|START|Write IP Cache|",
      "[OPTRACE]|156661|1118|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_hbm_0_synth_1/bd_22c0_frequency_counter_aclk_hbm_0.tcl|vivado_synth|1694034983665|END|Write IP Cache|",
      "[OPTRACE]|156661|1119|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_hbm_0_synth_1/bd_22c0_frequency_counter_aclk_hbm_0.tcl|vivado_synth|1694034983667|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|156661|1120|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_hbm_0_synth_1/bd_22c0_frequency_counter_aclk_hbm_0.tcl|vivado_synth|1694034984287|END|write_checkpoint|",
      "[OPTRACE]|156661|1121|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_hbm_0_synth_1/bd_22c0_frequency_counter_aclk_hbm_0.tcl|vivado_synth|1694034984287|START|synth reports|REPORT",
      "[OPTRACE]|156661|1122|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_hbm_0_synth_1/bd_22c0_frequency_counter_aclk_hbm_0.tcl|vivado_synth|1694034984839|END|synth reports|",
      "[OPTRACE]|156661|1125|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_hbm_0_synth_1/bd_22c0_frequency_counter_aclk_hbm_0.tcl|vivado_synth|1694034985790|END|bd_22c0_frequency_counter_aclk_hbm_0_synth_1|",
      "[OPTRACE]|156799|1052|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_00_0.tcl|vivado_synth|1694034912342|START|bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|156799|1053|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_00_0.tcl|vivado_synth|1694034912344|START|Creating in-memory project|",
      "[OPTRACE]|156799|1067|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_00_0.tcl|vivado_synth|1694034919323|END|Creating in-memory project|",
      "[OPTRACE]|156799|1068|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_00_0.tcl|vivado_synth|1694034919324|START|Adding files|",
      "[OPTRACE]|156799|1069|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_00_0.tcl|vivado_synth|1694034919485|END|Adding files|",
      "[OPTRACE]|156799|1070|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_00_0.tcl|vivado_synth|1694034919487|START|Configure IP Cache|",
      "[OPTRACE]|156799|1071|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_00_0.tcl|vivado_synth|1694034919488|END|Configure IP Cache|",
      "[OPTRACE]|156799|1072|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_00_0.tcl|vivado_synth|1694034919488|START|synth_design|",
      "[OPTRACE]|156799|1123|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_00_0.tcl|vivado_synth|1694034985563|END|synth_design|",
      "[OPTRACE]|156799|1124|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_00_0.tcl|vivado_synth|1694034985564|START|Write IP Cache|",
      "[OPTRACE]|156799|1128|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_00_0.tcl|vivado_synth|1694034987194|END|Write IP Cache|",
      "[OPTRACE]|156799|1129|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_00_0.tcl|vivado_synth|1694034987195|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|156799|1130|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_00_0.tcl|vivado_synth|1694034987772|END|write_checkpoint|",
      "[OPTRACE]|156799|1131|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_00_0.tcl|vivado_synth|1694034987772|START|synth reports|REPORT",
      "[OPTRACE]|156799|1138|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_00_0.tcl|vivado_synth|1694034988311|END|synth reports|",
      "[OPTRACE]|156799|1139|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_00_0.tcl|vivado_synth|1694034989274|END|bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1|",
      "[OPTRACE]|158248|1074|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_aclk_freerun_0_synth_1/bd_22c0_psreset_aclk_freerun_0.tcl|vivado_synth|1694034946269|START|bd_22c0_psreset_aclk_freerun_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|158248|1075|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_aclk_freerun_0_synth_1/bd_22c0_psreset_aclk_freerun_0.tcl|vivado_synth|1694034946270|START|Creating in-memory project|",
      "[OPTRACE]|158248|1076|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_aclk_freerun_0_synth_1/bd_22c0_psreset_aclk_freerun_0.tcl|vivado_synth|1694034953914|END|Creating in-memory project|",
      "[OPTRACE]|158248|1077|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_aclk_freerun_0_synth_1/bd_22c0_psreset_aclk_freerun_0.tcl|vivado_synth|1694034953914|START|Adding files|",
      "[OPTRACE]|158248|1078|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_aclk_freerun_0_synth_1/bd_22c0_psreset_aclk_freerun_0.tcl|vivado_synth|1694034954073|END|Adding files|",
      "[OPTRACE]|158248|1079|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_aclk_freerun_0_synth_1/bd_22c0_psreset_aclk_freerun_0.tcl|vivado_synth|1694034954074|START|Configure IP Cache|",
      "[OPTRACE]|158248|1080|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_aclk_freerun_0_synth_1/bd_22c0_psreset_aclk_freerun_0.tcl|vivado_synth|1694034954076|END|Configure IP Cache|",
      "[OPTRACE]|158248|1081|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_aclk_freerun_0_synth_1/bd_22c0_psreset_aclk_freerun_0.tcl|vivado_synth|1694034954077|START|synth_design|",
      "[OPTRACE]|158248|1174|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_aclk_freerun_0_synth_1/bd_22c0_psreset_aclk_freerun_0.tcl|vivado_synth|1694035017933|END|synth_design|",
      "[OPTRACE]|158248|1175|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_aclk_freerun_0_synth_1/bd_22c0_psreset_aclk_freerun_0.tcl|vivado_synth|1694035017934|START|Write IP Cache|",
      "[OPTRACE]|158248|1182|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_aclk_freerun_0_synth_1/bd_22c0_psreset_aclk_freerun_0.tcl|vivado_synth|1694035019391|END|Write IP Cache|",
      "[OPTRACE]|158248|1183|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_aclk_freerun_0_synth_1/bd_22c0_psreset_aclk_freerun_0.tcl|vivado_synth|1694035019392|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|158248|1184|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_aclk_freerun_0_synth_1/bd_22c0_psreset_aclk_freerun_0.tcl|vivado_synth|1694035019926|END|write_checkpoint|",
      "[OPTRACE]|158248|1185|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_aclk_freerun_0_synth_1/bd_22c0_psreset_aclk_freerun_0.tcl|vivado_synth|1694035019926|START|synth reports|REPORT",
      "[OPTRACE]|158248|1192|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_aclk_freerun_0_synth_1/bd_22c0_psreset_aclk_freerun_0.tcl|vivado_synth|1694035020407|END|synth reports|",
      "[OPTRACE]|158248|1193|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_aclk_freerun_0_synth_1/bd_22c0_psreset_aclk_freerun_0.tcl|vivado_synth|1694035021242|END|bd_22c0_psreset_aclk_freerun_0_synth_1|",
      "[OPTRACE]|1584|1228|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1694035066853|START|ulp_regslice_control_userpf_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|1584|1229|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1694035066854|START|Creating in-memory project|",
      "[OPTRACE]|1584|1247|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1694035073679|END|Creating in-memory project|",
      "[OPTRACE]|1584|1248|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1694035073679|START|Adding files|",
      "[OPTRACE]|1584|1250|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1694035073883|END|Adding files|",
      "[OPTRACE]|1584|1251|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1694035073884|START|Configure IP Cache|",
      "[OPTRACE]|1584|1252|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1694035073887|END|Configure IP Cache|",
      "[OPTRACE]|1584|1253|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1694035073887|START|synth_design|",
      "[OPTRACE]|1584|1332|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1694035135861|END|synth_design|",
      "[OPTRACE]|1584|1333|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1694035135861|START|Write IP Cache|",
      "[OPTRACE]|1584|1336|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1694035137460|END|Write IP Cache|",
      "[OPTRACE]|1584|1337|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1694035137461|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|1584|1338|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1694035138060|END|write_checkpoint|",
      "[OPTRACE]|1584|1339|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1694035138060|START|synth reports|REPORT",
      "[OPTRACE]|1584|1340|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1694035138586|END|synth reports|",
      "[OPTRACE]|1584|1341|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1694035139462|END|ulp_regslice_control_userpf_0_synth_1|",
      "[OPTRACE]|159688|1113|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_adapt_0_synth_1/bd_22c0_aclk_kernel_00_adapt_0.tcl|vivado_synth|1694034980324|START|bd_22c0_aclk_kernel_00_adapt_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|159688|1114|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_adapt_0_synth_1/bd_22c0_aclk_kernel_00_adapt_0.tcl|vivado_synth|1694034980325|START|Creating in-memory project|",
      "[OPTRACE]|159688|1132|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_adapt_0_synth_1/bd_22c0_aclk_kernel_00_adapt_0.tcl|vivado_synth|1694034987789|END|Creating in-memory project|",
      "[OPTRACE]|159688|1133|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_adapt_0_synth_1/bd_22c0_aclk_kernel_00_adapt_0.tcl|vivado_synth|1694034987789|START|Adding files|",
      "[OPTRACE]|159688|1134|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_adapt_0_synth_1/bd_22c0_aclk_kernel_00_adapt_0.tcl|vivado_synth|1694034987937|END|Adding files|",
      "[OPTRACE]|159688|1135|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_adapt_0_synth_1/bd_22c0_aclk_kernel_00_adapt_0.tcl|vivado_synth|1694034987939|START|Configure IP Cache|",
      "[OPTRACE]|159688|1136|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_adapt_0_synth_1/bd_22c0_aclk_kernel_00_adapt_0.tcl|vivado_synth|1694034987940|END|Configure IP Cache|",
      "[OPTRACE]|159688|1137|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_adapt_0_synth_1/bd_22c0_aclk_kernel_00_adapt_0.tcl|vivado_synth|1694034987940|START|synth_design|",
      "[OPTRACE]|159688|1198|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_adapt_0_synth_1/bd_22c0_aclk_kernel_00_adapt_0.tcl|vivado_synth|1694035042407|END|synth_design|",
      "[OPTRACE]|159688|1199|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_adapt_0_synth_1/bd_22c0_aclk_kernel_00_adapt_0.tcl|vivado_synth|1694035042407|START|Write IP Cache|",
      "[OPTRACE]|159688|1204|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_adapt_0_synth_1/bd_22c0_aclk_kernel_00_adapt_0.tcl|vivado_synth|1694035043775|END|Write IP Cache|",
      "[OPTRACE]|159688|1205|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_adapt_0_synth_1/bd_22c0_aclk_kernel_00_adapt_0.tcl|vivado_synth|1694035043775|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|159688|1208|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_adapt_0_synth_1/bd_22c0_aclk_kernel_00_adapt_0.tcl|vivado_synth|1694035044222|END|write_checkpoint|",
      "[OPTRACE]|159688|1209|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_adapt_0_synth_1/bd_22c0_aclk_kernel_00_adapt_0.tcl|vivado_synth|1694035044222|START|synth reports|REPORT",
      "[OPTRACE]|159688|1211|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_adapt_0_synth_1/bd_22c0_aclk_kernel_00_adapt_0.tcl|vivado_synth|1694035044710|END|synth reports|",
      "[OPTRACE]|159688|1218|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_adapt_0_synth_1/bd_22c0_aclk_kernel_00_adapt_0.tcl|vivado_synth|1694035045526|END|bd_22c0_aclk_kernel_00_adapt_0_synth_1|",
      "[OPTRACE]|160202|1126|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_cont_adapt_0_synth_1/bd_22c0_aclk_kernel_01_cont_adapt_0.tcl|vivado_synth|1694034986667|START|bd_22c0_aclk_kernel_01_cont_adapt_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|160202|1127|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_cont_adapt_0_synth_1/bd_22c0_aclk_kernel_01_cont_adapt_0.tcl|vivado_synth|1694034986669|START|Creating in-memory project|",
      "[OPTRACE]|160202|1140|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_cont_adapt_0_synth_1/bd_22c0_aclk_kernel_01_cont_adapt_0.tcl|vivado_synth|1694034993612|END|Creating in-memory project|",
      "[OPTRACE]|160202|1141|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_cont_adapt_0_synth_1/bd_22c0_aclk_kernel_01_cont_adapt_0.tcl|vivado_synth|1694034993613|START|Adding files|",
      "[OPTRACE]|160202|1142|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_cont_adapt_0_synth_1/bd_22c0_aclk_kernel_01_cont_adapt_0.tcl|vivado_synth|1694034993752|END|Adding files|",
      "[OPTRACE]|160202|1143|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_cont_adapt_0_synth_1/bd_22c0_aclk_kernel_01_cont_adapt_0.tcl|vivado_synth|1694034993753|START|Configure IP Cache|",
      "[OPTRACE]|160202|1144|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_cont_adapt_0_synth_1/bd_22c0_aclk_kernel_01_cont_adapt_0.tcl|vivado_synth|1694034993758|END|Configure IP Cache|",
      "[OPTRACE]|160202|1145|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_cont_adapt_0_synth_1/bd_22c0_aclk_kernel_01_cont_adapt_0.tcl|vivado_synth|1694034993759|END|bd_22c0_aclk_kernel_01_cont_adapt_0_synth_1|",
      "[OPTRACE]|161676|1146|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_01_0_synth_1/bd_22c0_clkwiz_aclk_kernel_01_0.tcl|vivado_synth|1694034999137|START|bd_22c0_clkwiz_aclk_kernel_01_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|161676|1147|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_01_0_synth_1/bd_22c0_clkwiz_aclk_kernel_01_0.tcl|vivado_synth|1694034999139|START|Creating in-memory project|",
      "[OPTRACE]|161676|1150|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_01_0_synth_1/bd_22c0_clkwiz_aclk_kernel_01_0.tcl|vivado_synth|1694035006595|END|Creating in-memory project|",
      "[OPTRACE]|161676|1151|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_01_0_synth_1/bd_22c0_clkwiz_aclk_kernel_01_0.tcl|vivado_synth|1694035006595|START|Adding files|",
      "[OPTRACE]|161676|1152|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_01_0_synth_1/bd_22c0_clkwiz_aclk_kernel_01_0.tcl|vivado_synth|1694035006838|END|Adding files|",
      "[OPTRACE]|161676|1153|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_01_0_synth_1/bd_22c0_clkwiz_aclk_kernel_01_0.tcl|vivado_synth|1694035006840|START|Configure IP Cache|",
      "[OPTRACE]|161676|1154|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_01_0_synth_1/bd_22c0_clkwiz_aclk_kernel_01_0.tcl|vivado_synth|1694035006842|END|Configure IP Cache|",
      "[OPTRACE]|161676|1155|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_01_0_synth_1/bd_22c0_clkwiz_aclk_kernel_01_0.tcl|vivado_synth|1694035006842|START|synth_design|",
      "[OPTRACE]|161676|1366|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_01_0_synth_1/bd_22c0_clkwiz_aclk_kernel_01_0.tcl|vivado_synth|1694035154155|END|synth_design|",
      "[OPTRACE]|161676|1367|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_01_0_synth_1/bd_22c0_clkwiz_aclk_kernel_01_0.tcl|vivado_synth|1694035154156|START|Write IP Cache|",
      "[OPTRACE]|161676|1374|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_01_0_synth_1/bd_22c0_clkwiz_aclk_kernel_01_0.tcl|vivado_synth|1694035156135|END|Write IP Cache|",
      "[OPTRACE]|161676|1375|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_01_0_synth_1/bd_22c0_clkwiz_aclk_kernel_01_0.tcl|vivado_synth|1694035156136|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|161676|1376|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_01_0_synth_1/bd_22c0_clkwiz_aclk_kernel_01_0.tcl|vivado_synth|1694035156966|END|write_checkpoint|",
      "[OPTRACE]|161676|1377|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_01_0_synth_1/bd_22c0_clkwiz_aclk_kernel_01_0.tcl|vivado_synth|1694035156967|START|synth reports|REPORT",
      "[OPTRACE]|161676|1380|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_01_0_synth_1/bd_22c0_clkwiz_aclk_kernel_01_0.tcl|vivado_synth|1694035157506|END|synth reports|",
      "[OPTRACE]|161676|1385|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_01_0_synth_1/bd_22c0_clkwiz_aclk_kernel_01_0.tcl|vivado_synth|1694035158690|END|bd_22c0_clkwiz_aclk_kernel_01_0_synth_1|",
      "[OPTRACE]|161803|1148|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_01_0.tcl|vivado_synth|1694035003149|START|bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|161803|1149|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_01_0.tcl|vivado_synth|1694035003150|START|Creating in-memory project|",
      "[OPTRACE]|161803|1158|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_01_0.tcl|vivado_synth|1694035010135|END|Creating in-memory project|",
      "[OPTRACE]|161803|1159|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_01_0.tcl|vivado_synth|1694035010135|START|Adding files|",
      "[OPTRACE]|161803|1160|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_01_0.tcl|vivado_synth|1694035010288|END|Adding files|",
      "[OPTRACE]|161803|1161|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_01_0.tcl|vivado_synth|1694035010290|START|Configure IP Cache|",
      "[OPTRACE]|161803|1162|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_01_0.tcl|vivado_synth|1694035010291|END|Configure IP Cache|",
      "[OPTRACE]|161803|1163|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_01_0.tcl|vivado_synth|1694035010291|START|synth_design|",
      "[OPTRACE]|161803|1234|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_01_0.tcl|vivado_synth|1694035072153|END|synth_design|",
      "[OPTRACE]|161803|1235|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_01_0.tcl|vivado_synth|1694035072153|START|Write IP Cache|",
      "[OPTRACE]|161803|1241|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_01_0.tcl|vivado_synth|1694035073608|END|Write IP Cache|",
      "[OPTRACE]|161803|1242|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_01_0.tcl|vivado_synth|1694035073609|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|161803|1254|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_01_0.tcl|vivado_synth|1694035074096|END|write_checkpoint|",
      "[OPTRACE]|161803|1255|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_01_0.tcl|vivado_synth|1694035074096|START|synth reports|REPORT",
      "[OPTRACE]|161803|1256|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_01_0.tcl|vivado_synth|1694035074579|END|synth reports|",
      "[OPTRACE]|161803|1257|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_01_0.tcl|vivado_synth|1694035075459|END|bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1|",
      "[OPTRACE]|161982|1156|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0.tcl|vivado_synth|1694035008196|START|bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|161982|1157|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0.tcl|vivado_synth|1694035008197|START|Creating in-memory project|",
      "[OPTRACE]|161982|1168|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0.tcl|vivado_synth|1694035015338|END|Creating in-memory project|",
      "[OPTRACE]|161982|1169|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0.tcl|vivado_synth|1694035015338|START|Adding files|",
      "[OPTRACE]|161982|1170|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0.tcl|vivado_synth|1694035015483|END|Adding files|",
      "[OPTRACE]|161982|1171|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0.tcl|vivado_synth|1694035015484|START|Configure IP Cache|",
      "[OPTRACE]|161982|1172|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0.tcl|vivado_synth|1694035015485|END|Configure IP Cache|",
      "[OPTRACE]|161982|1173|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0.tcl|vivado_synth|1694035015486|START|synth_design|",
      "[OPTRACE]|161982|1230|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0.tcl|vivado_synth|1694035070536|END|synth_design|",
      "[OPTRACE]|161982|1231|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0.tcl|vivado_synth|1694035070536|START|Write IP Cache|",
      "[OPTRACE]|161982|1232|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0.tcl|vivado_synth|1694035072016|END|Write IP Cache|",
      "[OPTRACE]|161982|1233|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0.tcl|vivado_synth|1694035072017|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|161982|1236|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0.tcl|vivado_synth|1694035072581|END|write_checkpoint|",
      "[OPTRACE]|161982|1237|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0.tcl|vivado_synth|1694035072581|START|synth reports|REPORT",
      "[OPTRACE]|161982|1238|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0.tcl|vivado_synth|1694035073098|END|synth reports|",
      "[OPTRACE]|161982|1249|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0.tcl|vivado_synth|1694035073835|END|bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1|",
      "[OPTRACE]|162209|1164|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_01_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_01_0.tcl|vivado_synth|1694035010894|START|bd_22c0_frequency_counter_aclk_kernel_01_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|162209|1165|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_01_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_01_0.tcl|vivado_synth|1694035010896|START|Creating in-memory project|",
      "[OPTRACE]|162209|1176|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_01_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_01_0.tcl|vivado_synth|1694035018268|END|Creating in-memory project|",
      "[OPTRACE]|162209|1177|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_01_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_01_0.tcl|vivado_synth|1694035018268|START|Adding files|",
      "[OPTRACE]|162209|1178|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_01_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_01_0.tcl|vivado_synth|1694035018432|END|Adding files|",
      "[OPTRACE]|162209|1179|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_01_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_01_0.tcl|vivado_synth|1694035018435|START|Configure IP Cache|",
      "[OPTRACE]|162209|1180|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_01_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_01_0.tcl|vivado_synth|1694035018472|END|Configure IP Cache|",
      "[OPTRACE]|162209|1181|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_01_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_01_0.tcl|vivado_synth|1694035018474|END|bd_22c0_frequency_counter_aclk_kernel_01_0_synth_1|",
      "[OPTRACE]|162347|1166|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_01_0_synth_1/bd_22c0_psreset_kernel_01_0.tcl|vivado_synth|1694035013199|START|bd_22c0_psreset_kernel_01_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|162347|1167|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_01_0_synth_1/bd_22c0_psreset_kernel_01_0.tcl|vivado_synth|1694035013201|START|Creating in-memory project|",
      "[OPTRACE]|162347|1186|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_01_0_synth_1/bd_22c0_psreset_kernel_01_0.tcl|vivado_synth|1694035020142|END|Creating in-memory project|",
      "[OPTRACE]|162347|1187|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_01_0_synth_1/bd_22c0_psreset_kernel_01_0.tcl|vivado_synth|1694035020142|START|Adding files|",
      "[OPTRACE]|162347|1188|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_01_0_synth_1/bd_22c0_psreset_kernel_01_0.tcl|vivado_synth|1694035020300|END|Adding files|",
      "[OPTRACE]|162347|1189|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_01_0_synth_1/bd_22c0_psreset_kernel_01_0.tcl|vivado_synth|1694035020302|START|Configure IP Cache|",
      "[OPTRACE]|162347|1190|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_01_0_synth_1/bd_22c0_psreset_kernel_01_0.tcl|vivado_synth|1694035020304|END|Configure IP Cache|",
      "[OPTRACE]|162347|1191|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_01_0_synth_1/bd_22c0_psreset_kernel_01_0.tcl|vivado_synth|1694035020304|START|synth_design|",
      "[OPTRACE]|162347|1258|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_01_0_synth_1/bd_22c0_psreset_kernel_01_0.tcl|vivado_synth|1694035081523|END|synth_design|",
      "[OPTRACE]|162347|1259|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_01_0_synth_1/bd_22c0_psreset_kernel_01_0.tcl|vivado_synth|1694035081523|START|Write IP Cache|",
      "[OPTRACE]|162347|1260|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_01_0_synth_1/bd_22c0_psreset_kernel_01_0.tcl|vivado_synth|1694035082988|END|Write IP Cache|",
      "[OPTRACE]|162347|1261|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_01_0_synth_1/bd_22c0_psreset_kernel_01_0.tcl|vivado_synth|1694035082990|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|162347|1262|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_01_0_synth_1/bd_22c0_psreset_kernel_01_0.tcl|vivado_synth|1694035083626|END|write_checkpoint|",
      "[OPTRACE]|162347|1263|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_01_0_synth_1/bd_22c0_psreset_kernel_01_0.tcl|vivado_synth|1694035083626|START|synth reports|REPORT",
      "[OPTRACE]|162347|1264|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_01_0_synth_1/bd_22c0_psreset_kernel_01_0.tcl|vivado_synth|1694035084159|END|synth reports|",
      "[OPTRACE]|162347|1265|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_01_0_synth_1/bd_22c0_psreset_kernel_01_0.tcl|vivado_synth|1694035084954|END|bd_22c0_psreset_kernel_01_0_synth_1|",
      "[OPTRACE]|163435|1194|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1694035037818|START|bd_22c0_auto_cc_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|163435|1195|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1694035037819|START|Creating in-memory project|",
      "[OPTRACE]|163435|1212|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1694035044736|END|Creating in-memory project|",
      "[OPTRACE]|163435|1213|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1694035044736|START|Adding files|",
      "[OPTRACE]|163435|1214|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1694035044950|END|Adding files|",
      "[OPTRACE]|163435|1215|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1694035044951|START|Configure IP Cache|",
      "[OPTRACE]|163435|1216|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1694035044998|END|Configure IP Cache|",
      "[OPTRACE]|163435|1217|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1694035044999|START|synth_design|",
      "[OPTRACE]|163435|1306|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1694035116416|END|synth_design|",
      "[OPTRACE]|163435|1307|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1694035116416|START|Write IP Cache|",
      "[OPTRACE]|163435|1308|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1694035118060|END|Write IP Cache|",
      "[OPTRACE]|163435|1309|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1694035118062|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|163435|1310|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1694035118629|END|write_checkpoint|",
      "[OPTRACE]|163435|1311|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1694035118630|START|synth reports|REPORT",
      "[OPTRACE]|163435|1312|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1694035119137|END|synth reports|",
      "[OPTRACE]|163435|1313|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1694035120141|END|bd_22c0_auto_cc_0_synth_1|",
      "[OPTRACE]|163681|1200|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1694035042650|START|ulp_proc_sys_reset_ctrl_slr0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|163681|1201|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1694035042651|START|Creating in-memory project|",
      "[OPTRACE]|163681|1220|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1694035049615|END|Creating in-memory project|",
      "[OPTRACE]|163681|1221|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1694035049616|START|Adding files|",
      "[OPTRACE]|163681|1222|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1694035049776|END|Adding files|",
      "[OPTRACE]|163681|1223|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1694035049778|START|Configure IP Cache|",
      "[OPTRACE]|163681|1224|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1694035049780|END|Configure IP Cache|",
      "[OPTRACE]|163681|1225|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1694035049781|START|synth_design|",
      "[OPTRACE]|163681|1292|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1694035112043|END|synth_design|",
      "[OPTRACE]|163681|1293|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1694035112044|START|Write IP Cache|",
      "[OPTRACE]|163681|1300|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1694035113501|END|Write IP Cache|",
      "[OPTRACE]|163681|1301|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1694035113502|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|163681|1302|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1694035114049|END|write_checkpoint|",
      "[OPTRACE]|163681|1303|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1694035114049|START|synth reports|REPORT",
      "[OPTRACE]|163681|1304|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1694035114593|END|synth reports|",
      "[OPTRACE]|163681|1305|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1694035115420|END|ulp_proc_sys_reset_ctrl_slr0_0_synth_1|",
      "[OPTRACE]|1695|1226|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_cont_adapt_0_synth_1/bd_22c0_aclk_kernel_00_cont_adapt_0.tcl|vivado_synth|1694035066787|START|bd_22c0_aclk_kernel_00_cont_adapt_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|1695|1227|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_cont_adapt_0_synth_1/bd_22c0_aclk_kernel_00_cont_adapt_0.tcl|vivado_synth|1694035066789|START|Creating in-memory project|",
      "[OPTRACE]|1695|1239|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_cont_adapt_0_synth_1/bd_22c0_aclk_kernel_00_cont_adapt_0.tcl|vivado_synth|1694035073478|END|Creating in-memory project|",
      "[OPTRACE]|1695|1240|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_cont_adapt_0_synth_1/bd_22c0_aclk_kernel_00_cont_adapt_0.tcl|vivado_synth|1694035073478|START|Adding files|",
      "[OPTRACE]|1695|1243|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_cont_adapt_0_synth_1/bd_22c0_aclk_kernel_00_cont_adapt_0.tcl|vivado_synth|1694035073635|END|Adding files|",
      "[OPTRACE]|1695|1244|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_cont_adapt_0_synth_1/bd_22c0_aclk_kernel_00_cont_adapt_0.tcl|vivado_synth|1694035073636|START|Configure IP Cache|",
      "[OPTRACE]|1695|1245|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_cont_adapt_0_synth_1/bd_22c0_aclk_kernel_00_cont_adapt_0.tcl|vivado_synth|1694035073641|END|Configure IP Cache|",
      "[OPTRACE]|1695|1246|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_cont_adapt_0_synth_1/bd_22c0_aclk_kernel_00_cont_adapt_0.tcl|vivado_synth|1694035073642|END|bd_22c0_aclk_kernel_00_cont_adapt_0_synth_1|",
      "[OPTRACE]|17061|1635|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_1_synth_1/ulp_axi_vip_ctrl_userpf_1.tcl|vivado_synth|1694035353400|START|ulp_axi_vip_ctrl_userpf_1_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|17061|1637|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_1_synth_1/ulp_axi_vip_ctrl_userpf_1.tcl|vivado_synth|1694035353401|START|Creating in-memory project|",
      "[OPTRACE]|17061|1648|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_1_synth_1/ulp_axi_vip_ctrl_userpf_1.tcl|vivado_synth|1694035360803|END|Creating in-memory project|",
      "[OPTRACE]|17061|1649|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_1_synth_1/ulp_axi_vip_ctrl_userpf_1.tcl|vivado_synth|1694035360804|START|Adding files|",
      "[OPTRACE]|17061|1654|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_1_synth_1/ulp_axi_vip_ctrl_userpf_1.tcl|vivado_synth|1694035361006|END|Adding files|",
      "[OPTRACE]|17061|1655|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_1_synth_1/ulp_axi_vip_ctrl_userpf_1.tcl|vivado_synth|1694035361007|START|Configure IP Cache|",
      "[OPTRACE]|17061|1657|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_1_synth_1/ulp_axi_vip_ctrl_userpf_1.tcl|vivado_synth|1694035361021|END|Configure IP Cache|",
      "[OPTRACE]|17061|1659|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_1_synth_1/ulp_axi_vip_ctrl_userpf_1.tcl|vivado_synth|1694035361024|END|ulp_axi_vip_ctrl_userpf_1_synth_1|",
      "[OPTRACE]|17062|1634|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_1_synth_1/ulp_axi_gpio_null_1.tcl|vivado_synth|1694035353399|START|ulp_axi_gpio_null_1_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|17062|1636|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_1_synth_1/ulp_axi_gpio_null_1.tcl|vivado_synth|1694035353401|START|Creating in-memory project|",
      "[OPTRACE]|17062|1650|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_1_synth_1/ulp_axi_gpio_null_1.tcl|vivado_synth|1694035360805|END|Creating in-memory project|",
      "[OPTRACE]|17062|1651|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_1_synth_1/ulp_axi_gpio_null_1.tcl|vivado_synth|1694035360805|START|Adding files|",
      "[OPTRACE]|17062|1652|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_1_synth_1/ulp_axi_gpio_null_1.tcl|vivado_synth|1694035360979|END|Adding files|",
      "[OPTRACE]|17062|1653|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_1_synth_1/ulp_axi_gpio_null_1.tcl|vivado_synth|1694035360980|START|Configure IP Cache|",
      "[OPTRACE]|17062|1656|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_1_synth_1/ulp_axi_gpio_null_1.tcl|vivado_synth|1694035361017|END|Configure IP Cache|",
      "[OPTRACE]|17062|1658|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_1_synth_1/ulp_axi_gpio_null_1.tcl|vivado_synth|1694035361024|END|ulp_axi_gpio_null_1_synth_1|",
      "[OPTRACE]|17626|1638|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_2_synth_1/ulp_axi_gpio_null_2.tcl|vivado_synth|1694035357442|START|ulp_axi_gpio_null_2_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|17626|1639|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_2_synth_1/ulp_axi_gpio_null_2.tcl|vivado_synth|1694035357444|START|Creating in-memory project|",
      "[OPTRACE]|17626|1668|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_2_synth_1/ulp_axi_gpio_null_2.tcl|vivado_synth|1694035364267|END|Creating in-memory project|",
      "[OPTRACE]|17626|1669|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_2_synth_1/ulp_axi_gpio_null_2.tcl|vivado_synth|1694035364267|START|Adding files|",
      "[OPTRACE]|17626|1670|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_2_synth_1/ulp_axi_gpio_null_2.tcl|vivado_synth|1694035364496|END|Adding files|",
      "[OPTRACE]|17626|1671|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_2_synth_1/ulp_axi_gpio_null_2.tcl|vivado_synth|1694035364497|START|Configure IP Cache|",
      "[OPTRACE]|17626|1672|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_2_synth_1/ulp_axi_gpio_null_2.tcl|vivado_synth|1694035364538|END|Configure IP Cache|",
      "[OPTRACE]|17626|1673|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_2_synth_1/ulp_axi_gpio_null_2.tcl|vivado_synth|1694035364539|END|ulp_axi_gpio_null_2_synth_1|",
      "[OPTRACE]|18700|1674|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_2_synth_1/ulp_axi_vip_ctrl_userpf_2.tcl|vivado_synth|1694035369869|START|ulp_axi_vip_ctrl_userpf_2_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|18700|1675|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_2_synth_1/ulp_axi_vip_ctrl_userpf_2.tcl|vivado_synth|1694035369871|START|Creating in-memory project|",
      "[OPTRACE]|18700|1678|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_2_synth_1/ulp_axi_vip_ctrl_userpf_2.tcl|vivado_synth|1694035376793|END|Creating in-memory project|",
      "[OPTRACE]|18700|1679|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_2_synth_1/ulp_axi_vip_ctrl_userpf_2.tcl|vivado_synth|1694035376794|START|Adding files|",
      "[OPTRACE]|18700|1680|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_2_synth_1/ulp_axi_vip_ctrl_userpf_2.tcl|vivado_synth|1694035377002|END|Adding files|",
      "[OPTRACE]|18700|1681|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_2_synth_1/ulp_axi_vip_ctrl_userpf_2.tcl|vivado_synth|1694035377003|START|Configure IP Cache|",
      "[OPTRACE]|18700|1682|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_2_synth_1/ulp_axi_vip_ctrl_userpf_2.tcl|vivado_synth|1694035377018|END|Configure IP Cache|",
      "[OPTRACE]|18700|1683|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_2_synth_1/ulp_axi_vip_ctrl_userpf_2.tcl|vivado_synth|1694035377024|END|ulp_axi_vip_ctrl_userpf_2_synth_1|",
      "[OPTRACE]|18871|1676|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_15_synth_1/ulp_s00_regslice_15.tcl|vivado_synth|1694035371057|START|ulp_s00_regslice_15_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|18871|1677|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_15_synth_1/ulp_s00_regslice_15.tcl|vivado_synth|1694035371059|START|Creating in-memory project|",
      "[OPTRACE]|18871|1684|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_15_synth_1/ulp_s00_regslice_15.tcl|vivado_synth|1694035378162|END|Creating in-memory project|",
      "[OPTRACE]|18871|1685|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_15_synth_1/ulp_s00_regslice_15.tcl|vivado_synth|1694035378163|START|Adding files|",
      "[OPTRACE]|18871|1686|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_15_synth_1/ulp_s00_regslice_15.tcl|vivado_synth|1694035378365|END|Adding files|",
      "[OPTRACE]|18871|1687|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_15_synth_1/ulp_s00_regslice_15.tcl|vivado_synth|1694035378367|START|Configure IP Cache|",
      "[OPTRACE]|18871|1688|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_15_synth_1/ulp_s00_regslice_15.tcl|vivado_synth|1694035378369|END|Configure IP Cache|",
      "[OPTRACE]|18871|1689|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_15_synth_1/ulp_s00_regslice_15.tcl|vivado_synth|1694035378371|START|synth_design|",
      "[OPTRACE]|18871|1738|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_15_synth_1/ulp_s00_regslice_15.tcl|vivado_synth|1694035440450|END|synth_design|",
      "[OPTRACE]|18871|1739|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_15_synth_1/ulp_s00_regslice_15.tcl|vivado_synth|1694035440450|START|Write IP Cache|",
      "[OPTRACE]|18871|1740|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_15_synth_1/ulp_s00_regslice_15.tcl|vivado_synth|1694035442140|END|Write IP Cache|",
      "[OPTRACE]|18871|1741|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_15_synth_1/ulp_s00_regslice_15.tcl|vivado_synth|1694035442142|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|18871|1742|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_15_synth_1/ulp_s00_regslice_15.tcl|vivado_synth|1694035442755|END|write_checkpoint|",
      "[OPTRACE]|18871|1743|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_15_synth_1/ulp_s00_regslice_15.tcl|vivado_synth|1694035442756|START|synth reports|REPORT",
      "[OPTRACE]|18871|1744|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_15_synth_1/ulp_s00_regslice_15.tcl|vivado_synth|1694035443297|END|synth reports|",
      "[OPTRACE]|18871|1745|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_15_synth_1/ulp_s00_regslice_15.tcl|vivado_synth|1694035444212|END|ulp_s00_regslice_15_synth_1|",
      "[OPTRACE]|19342|1691|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1694035380321|START|ulp_m00_regslice_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|19342|1692|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1694035380322|START|Creating in-memory project|",
      "[OPTRACE]|19342|1700|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1694035387378|END|Creating in-memory project|",
      "[OPTRACE]|19342|1701|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1694035387378|START|Adding files|",
      "[OPTRACE]|19342|1708|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1694035387663|END|Adding files|",
      "[OPTRACE]|19342|1709|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1694035387664|START|Configure IP Cache|",
      "[OPTRACE]|19342|1710|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1694035387667|END|Configure IP Cache|",
      "[OPTRACE]|19342|1711|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1694035387669|START|synth_design|",
      "[OPTRACE]|19342|1746|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1694035448485|END|synth_design|",
      "[OPTRACE]|19342|1747|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1694035448485|START|Write IP Cache|",
      "[OPTRACE]|19342|1748|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1694035450072|END|Write IP Cache|",
      "[OPTRACE]|19342|1749|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1694035450073|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|19342|1752|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1694035450660|END|write_checkpoint|",
      "[OPTRACE]|19342|1753|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1694035450661|START|synth reports|REPORT",
      "[OPTRACE]|19342|1754|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1694035451167|END|synth reports|",
      "[OPTRACE]|19342|1757|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1694035452014|END|ulp_m00_regslice_0_synth_1|",
      "[OPTRACE]|19343|1690|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1694035380186|START|ulp_m01_regslice_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|19343|1693|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1694035380328|START|Creating in-memory project|",
      "[OPTRACE]|19343|1702|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1694035387389|END|Creating in-memory project|",
      "[OPTRACE]|19343|1703|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1694035387389|START|Adding files|",
      "[OPTRACE]|19343|1704|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1694035387593|END|Adding files|",
      "[OPTRACE]|19343|1705|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1694035387594|START|Configure IP Cache|",
      "[OPTRACE]|19343|1706|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1694035387596|END|Configure IP Cache|",
      "[OPTRACE]|19343|1707|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1694035387597|START|synth_design|",
      "[OPTRACE]|19343|1750|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1694035450222|END|synth_design|",
      "[OPTRACE]|19343|1751|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1694035450222|START|Write IP Cache|",
      "[OPTRACE]|19343|1755|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1694035451663|END|Write IP Cache|",
      "[OPTRACE]|19343|1756|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1694035451664|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|19343|1758|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1694035452219|END|write_checkpoint|",
      "[OPTRACE]|19343|1759|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1694035452219|START|synth reports|REPORT",
      "[OPTRACE]|19343|1760|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1694035452754|END|synth reports|",
      "[OPTRACE]|19343|1761|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1694035453695|END|ulp_m01_regslice_0_synth_1|",
      "[OPTRACE]|19470|1694|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1694035383195|START|ulp_auto_cc_1_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|19470|1695|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1694035383196|START|Creating in-memory project|",
      "[OPTRACE]|19470|1712|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1694035390122|END|Creating in-memory project|",
      "[OPTRACE]|19470|1713|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1694035390122|START|Adding files|",
      "[OPTRACE]|19470|1714|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1694035390318|END|Adding files|",
      "[OPTRACE]|19470|1715|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1694035390319|START|Configure IP Cache|",
      "[OPTRACE]|19470|1716|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1694035390365|END|Configure IP Cache|",
      "[OPTRACE]|19470|1717|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1694035390366|START|synth_design|",
      "[OPTRACE]|19470|1762|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1694035458782|END|synth_design|",
      "[OPTRACE]|19470|1763|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1694035458782|START|Write IP Cache|",
      "[OPTRACE]|19470|1764|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1694035460350|END|Write IP Cache|",
      "[OPTRACE]|19470|1765|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1694035460351|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|19470|1766|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1694035460898|END|write_checkpoint|",
      "[OPTRACE]|19470|1767|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1694035460898|START|synth reports|REPORT",
      "[OPTRACE]|19470|1768|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1694035461389|END|synth reports|",
      "[OPTRACE]|19470|1769|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1694035462279|END|ulp_auto_cc_1_synth_1|",
      "[OPTRACE]|19589|1696|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_16_synth_1/ulp_s00_regslice_16.tcl|vivado_synth|1694035384041|START|ulp_s00_regslice_16_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|19589|1697|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_16_synth_1/ulp_s00_regslice_16.tcl|vivado_synth|1694035384043|START|Creating in-memory project|",
      "[OPTRACE]|19589|1718|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_16_synth_1/ulp_s00_regslice_16.tcl|vivado_synth|1694035391501|END|Creating in-memory project|",
      "[OPTRACE]|19589|1719|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_16_synth_1/ulp_s00_regslice_16.tcl|vivado_synth|1694035391501|START|Adding files|",
      "[OPTRACE]|19589|1722|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_16_synth_1/ulp_s00_regslice_16.tcl|vivado_synth|1694035391711|END|Adding files|",
      "[OPTRACE]|19589|1723|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_16_synth_1/ulp_s00_regslice_16.tcl|vivado_synth|1694035391713|START|Configure IP Cache|",
      "[OPTRACE]|19589|1724|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_16_synth_1/ulp_s00_regslice_16.tcl|vivado_synth|1694035391742|END|Configure IP Cache|",
      "[OPTRACE]|19589|1725|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_16_synth_1/ulp_s00_regslice_16.tcl|vivado_synth|1694035391749|END|ulp_s00_regslice_16_synth_1|",
      "[OPTRACE]|19694|1698|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_2_synth_1/ulp_auto_cc_2.tcl|vivado_synth|1694035384871|START|ulp_auto_cc_2_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|19694|1699|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_2_synth_1/ulp_auto_cc_2.tcl|vivado_synth|1694035384873|START|Creating in-memory project|",
      "[OPTRACE]|19694|1720|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_2_synth_1/ulp_auto_cc_2.tcl|vivado_synth|1694035391661|END|Creating in-memory project|",
      "[OPTRACE]|19694|1721|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_2_synth_1/ulp_auto_cc_2.tcl|vivado_synth|1694035391661|START|Adding files|",
      "[OPTRACE]|19694|1726|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_2_synth_1/ulp_auto_cc_2.tcl|vivado_synth|1694035391858|END|Adding files|",
      "[OPTRACE]|19694|1727|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_2_synth_1/ulp_auto_cc_2.tcl|vivado_synth|1694035391860|START|Configure IP Cache|",
      "[OPTRACE]|19694|1728|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_2_synth_1/ulp_auto_cc_2.tcl|vivado_synth|1694035391933|END|Configure IP Cache|",
      "[OPTRACE]|19694|1729|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_2_synth_1/ulp_auto_cc_2.tcl|vivado_synth|1694035391941|END|ulp_auto_cc_2_synth_1|",
      "[OPTRACE]|19938|1730|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1694035396208|START|ulp_auto_cc_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|19938|1731|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1694035396210|START|Creating in-memory project|",
      "[OPTRACE]|19938|1732|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1694035403303|END|Creating in-memory project|",
      "[OPTRACE]|19938|1733|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1694035403303|START|Adding files|",
      "[OPTRACE]|19938|1734|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1694035403501|END|Adding files|",
      "[OPTRACE]|19938|1735|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1694035403503|START|Configure IP Cache|",
      "[OPTRACE]|19938|1736|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1694035403565|END|Configure IP Cache|",
      "[OPTRACE]|19938|1737|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1694035403566|END|ulp_auto_cc_0_synth_1|",
      "[OPTRACE]|3293|1266|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1694035094398|START|ulp_proc_sys_reset_ctrl_slr1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|3293|1267|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1694035094399|START|Creating in-memory project|",
      "[OPTRACE]|3293|1274|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1694035102034|END|Creating in-memory project|",
      "[OPTRACE]|3293|1275|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1694035102035|START|Adding files|",
      "[OPTRACE]|3293|1280|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1694035102246|END|Adding files|",
      "[OPTRACE]|3293|1281|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1694035102248|START|Configure IP Cache|",
      "[OPTRACE]|3293|1282|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1694035102251|END|Configure IP Cache|",
      "[OPTRACE]|3293|1283|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1694035102253|START|synth_design|",
      "[OPTRACE]|3293|1392|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1694035163121|END|synth_design|",
      "[OPTRACE]|3293|1393|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1694035163122|START|Write IP Cache|",
      "[OPTRACE]|3293|1394|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1694035164684|END|Write IP Cache|",
      "[OPTRACE]|3293|1395|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1694035164685|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|3293|1396|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1694035165209|END|write_checkpoint|",
      "[OPTRACE]|3293|1397|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1694035165209|START|synth reports|REPORT",
      "[OPTRACE]|3293|1398|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1694035165728|END|synth reports|",
      "[OPTRACE]|3293|1399|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1694035166588|END|ulp_proc_sys_reset_ctrl_slr1_0_synth_1|",
      "[OPTRACE]|3589|1268|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0.tcl|vivado_synth|1694035094680|START|bd_22c0_fanout_aresetn_kernel_01_slr0_2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|3589|1269|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0.tcl|vivado_synth|1694035094682|START|Creating in-memory project|",
      "[OPTRACE]|3589|1272|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0.tcl|vivado_synth|1694035101901|END|Creating in-memory project|",
      "[OPTRACE]|3589|1273|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0.tcl|vivado_synth|1694035101901|START|Adding files|",
      "[OPTRACE]|3589|1276|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0.tcl|vivado_synth|1694035102045|END|Adding files|",
      "[OPTRACE]|3589|1277|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0.tcl|vivado_synth|1694035102046|START|Configure IP Cache|",
      "[OPTRACE]|3589|1278|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0.tcl|vivado_synth|1694035102052|END|Configure IP Cache|",
      "[OPTRACE]|3589|1279|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0.tcl|vivado_synth|1694035102052|END|bd_22c0_fanout_aresetn_kernel_01_slr0_2_0_synth_1|",
      "[OPTRACE]|3832|1270|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0.tcl|vivado_synth|1694035096513|START|bd_22c0_fanout_aresetn_kernel_01_slr0_3_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|3832|1271|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0.tcl|vivado_synth|1694035096514|START|Creating in-memory project|",
      "[OPTRACE]|3832|1284|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0.tcl|vivado_synth|1694035103335|END|Creating in-memory project|",
      "[OPTRACE]|3832|1285|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0.tcl|vivado_synth|1694035103336|START|Adding files|",
      "[OPTRACE]|3832|1286|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0.tcl|vivado_synth|1694035103479|END|Adding files|",
      "[OPTRACE]|3832|1287|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0.tcl|vivado_synth|1694035103480|START|Configure IP Cache|",
      "[OPTRACE]|3832|1288|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0.tcl|vivado_synth|1694035103486|END|Configure IP Cache|",
      "[OPTRACE]|3832|1289|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0.tcl|vivado_synth|1694035103486|END|bd_22c0_fanout_aresetn_kernel_01_slr0_3_0_synth_1|",
      "[OPTRACE]|4120|1290|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0.tcl|vivado_synth|1694035105795|START|bd_22c0_fanout_aresetn_kernel_01_slr0_4_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|4120|1291|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0.tcl|vivado_synth|1694035105796|START|Creating in-memory project|",
      "[OPTRACE]|4120|1294|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0.tcl|vivado_synth|1694035113128|END|Creating in-memory project|",
      "[OPTRACE]|4120|1295|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0.tcl|vivado_synth|1694035113129|START|Adding files|",
      "[OPTRACE]|4120|1296|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0.tcl|vivado_synth|1694035113306|END|Adding files|",
      "[OPTRACE]|4120|1297|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0.tcl|vivado_synth|1694035113307|START|Configure IP Cache|",
      "[OPTRACE]|4120|1298|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0.tcl|vivado_synth|1694035113320|END|Configure IP Cache|",
      "[OPTRACE]|4120|1299|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0.tcl|vivado_synth|1694035113322|END|bd_22c0_fanout_aresetn_kernel_01_slr0_4_0_synth_1|",
      "[OPTRACE]|4410|1314|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0.tcl|vivado_synth|1694035121754|START|bd_22c0_fanout_aresetn_kernel_01_slr1_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|4410|1315|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0.tcl|vivado_synth|1694035121756|START|Creating in-memory project|",
      "[OPTRACE]|4410|1318|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0.tcl|vivado_synth|1694035128747|END|Creating in-memory project|",
      "[OPTRACE]|4410|1319|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0.tcl|vivado_synth|1694035128747|START|Adding files|",
      "[OPTRACE]|4410|1320|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0.tcl|vivado_synth|1694035128904|END|Adding files|",
      "[OPTRACE]|4410|1321|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0.tcl|vivado_synth|1694035128905|START|Configure IP Cache|",
      "[OPTRACE]|4410|1322|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0.tcl|vivado_synth|1694035128911|END|Configure IP Cache|",
      "[OPTRACE]|4410|1323|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0.tcl|vivado_synth|1694035128913|END|bd_22c0_fanout_aresetn_kernel_01_slr1_1_0_synth_1|",
      "[OPTRACE]|4698|1316|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0.tcl|vivado_synth|1694035123390|START|bd_22c0_fanout_aresetn_kernel_01_slr1_2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|4698|1317|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0.tcl|vivado_synth|1694035123391|START|Creating in-memory project|",
      "[OPTRACE]|4698|1324|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0.tcl|vivado_synth|1694035130512|END|Creating in-memory project|",
      "[OPTRACE]|4698|1325|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0.tcl|vivado_synth|1694035130512|START|Adding files|",
      "[OPTRACE]|4698|1326|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0.tcl|vivado_synth|1694035130661|END|Adding files|",
      "[OPTRACE]|4698|1327|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0.tcl|vivado_synth|1694035130662|START|Configure IP Cache|",
      "[OPTRACE]|4698|1328|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0.tcl|vivado_synth|1694035130667|END|Configure IP Cache|",
      "[OPTRACE]|4698|1329|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0.tcl|vivado_synth|1694035130668|END|bd_22c0_fanout_aresetn_kernel_01_slr1_2_0_synth_1|",
      "[OPTRACE]|5545|1330|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0.tcl|vivado_synth|1694035134287|START|bd_22c0_fanout_aresetn_kernel_01_slr1_3_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|5545|1331|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0.tcl|vivado_synth|1694035134288|START|Creating in-memory project|",
      "[OPTRACE]|5545|1342|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0.tcl|vivado_synth|1694035141358|END|Creating in-memory project|",
      "[OPTRACE]|5545|1343|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0.tcl|vivado_synth|1694035141358|START|Adding files|",
      "[OPTRACE]|5545|1346|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0.tcl|vivado_synth|1694035141504|END|Adding files|",
      "[OPTRACE]|5545|1347|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0.tcl|vivado_synth|1694035141505|START|Configure IP Cache|",
      "[OPTRACE]|5545|1348|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0.tcl|vivado_synth|1694035141510|END|Configure IP Cache|",
      "[OPTRACE]|5545|1349|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0.tcl|vivado_synth|1694035141511|END|bd_22c0_fanout_aresetn_kernel_01_slr1_3_0_synth_1|",
      "[OPTRACE]|56563|1778|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.tcl|vivado_synth|1694038124623|START|my_rm_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|56563|1779|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.tcl|vivado_synth|1694038124626|START|Creating in-memory project|",
      "[OPTRACE]|56563|1780|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.tcl|vivado_synth|1694038131625|END|Creating in-memory project|",
      "[OPTRACE]|56563|1781|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.tcl|vivado_synth|1694038131626|START|Adding files|",
      "[OPTRACE]|56563|1782|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.tcl|vivado_synth|1694038142487|END|Adding files|",
      "[OPTRACE]|56563|1783|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.tcl|vivado_synth|1694038142520|START|synth_design|",
      "[OPTRACE]|56563|1784|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.tcl|vivado_synth|1694038204729|END|synth_design|",
      "[OPTRACE]|56563|1785|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.tcl|vivado_synth|1694038204745|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|56563|1786|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.tcl|vivado_synth|1694038205676|END|write_checkpoint|",
      "[OPTRACE]|56563|1787|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.tcl|vivado_synth|1694038205676|START|synth reports|REPORT",
      "[OPTRACE]|56563|1788|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.tcl|vivado_synth|1694038205676|END|synth reports|",
      "[OPTRACE]|56563|1789|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.tcl|vivado_synth|1694038206934|END|my_rm_synth_1|",
      "[OPTRACE]|5686|1334|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0.tcl|vivado_synth|1694035136540|START|bd_22c0_fanout_aresetn_kernel_01_slr1_4_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|5686|1335|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0.tcl|vivado_synth|1694035136542|START|Creating in-memory project|",
      "[OPTRACE]|5686|1350|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0.tcl|vivado_synth|1694035143604|END|Creating in-memory project|",
      "[OPTRACE]|5686|1351|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0.tcl|vivado_synth|1694035143605|START|Adding files|",
      "[OPTRACE]|5686|1352|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0.tcl|vivado_synth|1694035143749|END|Adding files|",
      "[OPTRACE]|5686|1353|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0.tcl|vivado_synth|1694035143750|START|Configure IP Cache|",
      "[OPTRACE]|5686|1354|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0.tcl|vivado_synth|1694035143762|END|Configure IP Cache|",
      "[OPTRACE]|5686|1355|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0.tcl|vivado_synth|1694035143764|END|bd_22c0_fanout_aresetn_kernel_01_slr1_4_0_synth_1|",
      "[OPTRACE]|58251|1791|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694038238475|START|impl_1|ROLLUP_1",
      "[OPTRACE]|58251|1792|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694038238475|START|Phase: Init Design|ROLLUP_AUTO",
      "[OPTRACE]|58251|1793|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694038238475|START|Design Initialization: pre hook|",
      "[OPTRACE]|58251|1794|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694038238505|END|Design Initialization: pre hook|",
      "[OPTRACE]|58251|1795|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694038238506|START|create in-memory project|",
      "[OPTRACE]|58251|1796|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694038243949|END|create in-memory project|",
      "[OPTRACE]|58251|1797|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694038243950|START|set parameters|",
      "[OPTRACE]|58251|1798|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694038246647|END|set parameters|",
      "[OPTRACE]|58251|1799|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694038246647|START|add files|",
      "[OPTRACE]|58251|1800|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694038259970|START|read constraints: implementation|",
      "[OPTRACE]|58251|1801|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694038259971|END|read constraints: implementation|",
      "[OPTRACE]|58251|1802|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694038259973|END|add files|",
      "[OPTRACE]|58251|1803|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694038259974|START|link_design|",
      "[OPTRACE]|58251|1804|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694038994745|END|link_design|",
      "[OPTRACE]|58251|1805|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694038994745|START|gray box cells|",
      "[OPTRACE]|58251|1806|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694038994745|END|gray box cells|",
      "[OPTRACE]|58251|1807|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694038994745|START|Design Initialization: post hook|",
      "[OPTRACE]|58251|1808|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694038994915|END|Design Initialization: post hook|",
      "[OPTRACE]|58251|1809|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694038994916|START|init_design_reports|REPORT",
      "[OPTRACE]|58251|1810|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694038994916|END|init_design_reports|",
      "[OPTRACE]|58251|1811|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694038994916|START|init_design_write_hwdef|",
      "[OPTRACE]|58251|1812|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694038994916|END|init_design_write_hwdef|",
      "[OPTRACE]|58251|1813|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694038994916|END|Phase: Init Design|",
      "[OPTRACE]|58251|1814|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694038994917|START|Phase: Opt Design|ROLLUP_AUTO",
      "[OPTRACE]|58251|1815|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694038994917|START|Opt Design: pre hook|",
      "[OPTRACE]|58251|1816|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694039083029|END|Opt Design: pre hook|",
      "[OPTRACE]|58251|1817|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694039083029|START|read constraints: opt_design|",
      "[OPTRACE]|58251|1818|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694039083029|END|read constraints: opt_design|",
      "[OPTRACE]|58251|1819|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694039083029|START|opt_design|",
      "[OPTRACE]|58251|1820|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694039402758|END|opt_design|",
      "[OPTRACE]|58251|1821|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694039402758|START|read constraints: opt_design_post|",
      "[OPTRACE]|58251|1822|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694039402758|END|read constraints: opt_design_post|",
      "[OPTRACE]|58251|1823|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694039402758|START|Opt Design: post hook|",
      "[OPTRACE]|58251|1824|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694039402788|END|Opt Design: post hook|",
      "[OPTRACE]|58251|1825|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694039402788|START|opt_design reports|REPORT",
      "[OPTRACE]|58251|1826|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694039402789|END|opt_design reports|",
      "[OPTRACE]|58251|1827|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694039402789|END|Phase: Opt Design|",
      "[OPTRACE]|58251|1828|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694039402789|START|Phase: Place Design|ROLLUP_AUTO",
      "[OPTRACE]|58251|1829|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694039402790|START|Place Design: pre hook|",
      "[OPTRACE]|58251|1830|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694039402832|END|Place Design: pre hook|",
      "[OPTRACE]|58251|1831|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694039402832|START|read constraints: place_design|",
      "[OPTRACE]|58251|1832|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694039402833|END|read constraints: place_design|",
      "[OPTRACE]|58251|1833|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694039402833|START|implement_debug_core|",
      "[OPTRACE]|58251|1834|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694039402876|END|implement_debug_core|",
      "[OPTRACE]|58251|1835|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694039402876|START|place_design|",
      "[OPTRACE]|58251|1836|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694044022454|END|place_design|",
      "[OPTRACE]|58251|1837|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694044022454|START|read constraints: place_design_post|",
      "[OPTRACE]|58251|1838|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694044022454|END|read constraints: place_design_post|",
      "[OPTRACE]|58251|1839|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694044022454|START|Place Design: post hook|",
      "[OPTRACE]|58251|1840|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694044169709|END|Place Design: post hook|",
      "[OPTRACE]|58251|1841|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694044169710|START|place_design reports|REPORT",
      "[OPTRACE]|58251|1842|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694044169710|END|place_design reports|",
      "[OPTRACE]|58251|1843|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694044169711|END|Phase: Place Design|",
      "[OPTRACE]|58251|1844|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694044169711|START|Phase: Physical Opt Design|ROLLUP_AUTO",
      "[OPTRACE]|58251|1845|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694044169711|START|read constraints: phys_opt_design|",
      "[OPTRACE]|58251|1846|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694044169712|END|read constraints: phys_opt_design|",
      "[OPTRACE]|58251|1847|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694044169712|START|phys_opt_design|",
      "[OPTRACE]|58251|1848|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694045289138|END|phys_opt_design|",
      "[OPTRACE]|58251|1849|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694045289139|START|read constraints: phys_opt_design_post|",
      "[OPTRACE]|58251|1850|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694045289139|END|read constraints: phys_opt_design_post|",
      "[OPTRACE]|58251|1851|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694045289139|START|phys_opt_design report|REPORT",
      "[OPTRACE]|58251|1852|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694045289139|END|phys_opt_design report|",
      "[OPTRACE]|58251|1853|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694045289140|END|Phase: Physical Opt Design|",
      "[OPTRACE]|58251|1854|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694045289140|START|Phase: Route Design|ROLLUP_AUTO",
      "[OPTRACE]|58251|1855|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694045289143|START|read constraints: route_design|",
      "[OPTRACE]|58251|1856|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694045289143|END|read constraints: route_design|",
      "[OPTRACE]|58251|1857|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694045289143|START|route_design|",
      "[OPTRACE]|58251|1858|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694065327963|START|route_design write_checkpoint|CHECKPOINT",
      "[OPTRACE]|58251|1859|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694065327963|END|route_design write_checkpoint|",
      "[OPTRACE]|58251|1860|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694065457679|END|impl_1|",
      "[OPTRACE]|5837|1344|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0.tcl|vivado_synth|1694035141366|START|bd_22c0_fanout_aresetn_kernel_01_slr2_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|5837|1345|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0.tcl|vivado_synth|1694035141367|START|Creating in-memory project|",
      "[OPTRACE]|5837|1356|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0.tcl|vivado_synth|1694035148091|END|Creating in-memory project|",
      "[OPTRACE]|5837|1357|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0.tcl|vivado_synth|1694035148091|START|Adding files|",
      "[OPTRACE]|5837|1358|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0.tcl|vivado_synth|1694035148243|END|Adding files|",
      "[OPTRACE]|5837|1359|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0.tcl|vivado_synth|1694035148245|START|Configure IP Cache|",
      "[OPTRACE]|5837|1360|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0.tcl|vivado_synth|1694035148250|END|Configure IP Cache|",
      "[OPTRACE]|5837|1361|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0.tcl|vivado_synth|1694035148252|END|bd_22c0_fanout_aresetn_kernel_01_slr2_1_0_synth_1|",
      "[OPTRACE]|6449|1362|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0.tcl|vivado_synth|1694035148857|START|bd_22c0_fanout_aresetn_kernel_01_slr2_2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|6449|1363|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0.tcl|vivado_synth|1694035148858|START|Creating in-memory project|",
      "[OPTRACE]|6449|1368|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0.tcl|vivado_synth|1694035155641|END|Creating in-memory project|",
      "[OPTRACE]|6449|1369|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0.tcl|vivado_synth|1694035155642|START|Adding files|",
      "[OPTRACE]|6449|1370|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0.tcl|vivado_synth|1694035155789|END|Adding files|",
      "[OPTRACE]|6449|1371|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0.tcl|vivado_synth|1694035155790|START|Configure IP Cache|",
      "[OPTRACE]|6449|1372|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0.tcl|vivado_synth|1694035155795|END|Configure IP Cache|",
      "[OPTRACE]|6449|1373|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0.tcl|vivado_synth|1694035155796|END|bd_22c0_fanout_aresetn_kernel_01_slr2_2_0_synth_1|",
      "[OPTRACE]|6569|1364|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0.tcl|vivado_synth|1694035150262|START|bd_22c0_fanout_aresetn_kernel_01_slr2_3_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|6569|1365|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0.tcl|vivado_synth|1694035150263|START|Creating in-memory project|",
      "[OPTRACE]|6569|1378|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0.tcl|vivado_synth|1694035157389|END|Creating in-memory project|",
      "[OPTRACE]|6569|1379|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0.tcl|vivado_synth|1694035157389|START|Adding files|",
      "[OPTRACE]|6569|1381|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0.tcl|vivado_synth|1694035157536|END|Adding files|",
      "[OPTRACE]|6569|1382|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0.tcl|vivado_synth|1694035157537|START|Configure IP Cache|",
      "[OPTRACE]|6569|1383|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0.tcl|vivado_synth|1694035157546|END|Configure IP Cache|",
      "[OPTRACE]|6569|1384|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0.tcl|vivado_synth|1694035157548|END|bd_22c0_fanout_aresetn_kernel_01_slr2_3_0_synth_1|",
      "[OPTRACE]|6859|1386|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0.tcl|vivado_synth|1694035161523|START|bd_22c0_fanout_aresetn_kernel_01_slr2_4_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|6859|1388|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0.tcl|vivado_synth|1694035161524|START|Creating in-memory project|",
      "[OPTRACE]|6859|1402|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0.tcl|vivado_synth|1694035168267|END|Creating in-memory project|",
      "[OPTRACE]|6859|1403|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0.tcl|vivado_synth|1694035168267|START|Adding files|",
      "[OPTRACE]|6859|1404|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0.tcl|vivado_synth|1694035168402|END|Adding files|",
      "[OPTRACE]|6859|1405|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0.tcl|vivado_synth|1694035168403|START|Configure IP Cache|",
      "[OPTRACE]|6859|1406|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0.tcl|vivado_synth|1694035168413|END|Configure IP Cache|",
      "[OPTRACE]|6859|1407|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0.tcl|vivado_synth|1694035168415|END|bd_22c0_fanout_aresetn_kernel_01_slr2_4_0_synth_1|",
      "[OPTRACE]|6959|1387|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr2_0_synth_1/ulp_proc_sys_reset_ctrl_slr2_0.tcl|vivado_synth|1694035161523|START|ulp_proc_sys_reset_ctrl_slr2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|6959|1389|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr2_0_synth_1/ulp_proc_sys_reset_ctrl_slr2_0.tcl|vivado_synth|1694035161524|START|Creating in-memory project|",
      "[OPTRACE]|6959|1408|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr2_0_synth_1/ulp_proc_sys_reset_ctrl_slr2_0.tcl|vivado_synth|1694035168506|END|Creating in-memory project|",
      "[OPTRACE]|6959|1409|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr2_0_synth_1/ulp_proc_sys_reset_ctrl_slr2_0.tcl|vivado_synth|1694035168506|START|Adding files|",
      "[OPTRACE]|6959|1410|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr2_0_synth_1/ulp_proc_sys_reset_ctrl_slr2_0.tcl|vivado_synth|1694035168671|END|Adding files|",
      "[OPTRACE]|6959|1411|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr2_0_synth_1/ulp_proc_sys_reset_ctrl_slr2_0.tcl|vivado_synth|1694035168673|START|Configure IP Cache|",
      "[OPTRACE]|6959|1412|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr2_0_synth_1/ulp_proc_sys_reset_ctrl_slr2_0.tcl|vivado_synth|1694035168676|END|Configure IP Cache|",
      "[OPTRACE]|6959|1413|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr2_0_synth_1/ulp_proc_sys_reset_ctrl_slr2_0.tcl|vivado_synth|1694035168676|START|synth_design|",
      "[OPTRACE]|6959|1466|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr2_0_synth_1/ulp_proc_sys_reset_ctrl_slr2_0.tcl|vivado_synth|1694035231106|END|synth_design|",
      "[OPTRACE]|6959|1467|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr2_0_synth_1/ulp_proc_sys_reset_ctrl_slr2_0.tcl|vivado_synth|1694035231106|START|Write IP Cache|",
      "[OPTRACE]|6959|1470|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr2_0_synth_1/ulp_proc_sys_reset_ctrl_slr2_0.tcl|vivado_synth|1694035232597|END|Write IP Cache|",
      "[OPTRACE]|6959|1471|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr2_0_synth_1/ulp_proc_sys_reset_ctrl_slr2_0.tcl|vivado_synth|1694035232599|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|6959|1472|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr2_0_synth_1/ulp_proc_sys_reset_ctrl_slr2_0.tcl|vivado_synth|1694035233091|END|write_checkpoint|",
      "[OPTRACE]|6959|1473|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr2_0_synth_1/ulp_proc_sys_reset_ctrl_slr2_0.tcl|vivado_synth|1694035233091|START|synth reports|REPORT",
      "[OPTRACE]|6959|1474|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr2_0_synth_1/ulp_proc_sys_reset_ctrl_slr2_0.tcl|vivado_synth|1694035233564|END|synth reports|",
      "[OPTRACE]|6959|1479|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr2_0_synth_1/ulp_proc_sys_reset_ctrl_slr2_0.tcl|vivado_synth|1694035234430|END|ulp_proc_sys_reset_ctrl_slr2_0_synth_1|",
      "[OPTRACE]|7091|1390|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1694035162851|START|ulp_proc_sys_reset_kernel_slr0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|7091|1391|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1694035162853|START|Creating in-memory project|",
      "[OPTRACE]|7091|1414|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1694035169956|END|Creating in-memory project|",
      "[OPTRACE]|7091|1415|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1694035169956|START|Adding files|",
      "[OPTRACE]|7091|1416|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1694035170112|END|Adding files|",
      "[OPTRACE]|7091|1417|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1694035170114|START|Configure IP Cache|",
      "[OPTRACE]|7091|1418|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1694035170116|END|Configure IP Cache|",
      "[OPTRACE]|7091|1419|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1694035170116|START|synth_design|",
      "[OPTRACE]|7091|1468|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1694035232398|END|synth_design|",
      "[OPTRACE]|7091|1469|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1694035232398|START|Write IP Cache|",
      "[OPTRACE]|7091|1475|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1694035233824|END|Write IP Cache|",
      "[OPTRACE]|7091|1476|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1694035233826|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|7091|1477|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1694035234361|END|write_checkpoint|",
      "[OPTRACE]|7091|1478|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1694035234362|START|synth reports|REPORT",
      "[OPTRACE]|7091|1480|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1694035234856|END|synth reports|",
      "[OPTRACE]|7091|1481|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1694035235667|END|ulp_proc_sys_reset_kernel_slr0_0_synth_1|",
      "[OPTRACE]|7595|1400|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1694035167767|START|ulp_proc_sys_reset_kernel_slr1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|7595|1401|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1694035167769|START|Creating in-memory project|",
      "[OPTRACE]|7595|1422|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1694035175039|END|Creating in-memory project|",
      "[OPTRACE]|7595|1423|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1694035175040|START|Adding files|",
      "[OPTRACE]|7595|1424|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1694035175215|END|Adding files|",
      "[OPTRACE]|7595|1425|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1694035175216|START|Configure IP Cache|",
      "[OPTRACE]|7595|1426|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1694035175218|END|Configure IP Cache|",
      "[OPTRACE]|7595|1427|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1694035175220|START|synth_design|",
      "[OPTRACE]|7595|1482|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1694035238007|END|synth_design|",
      "[OPTRACE]|7595|1483|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1694035238007|START|Write IP Cache|",
      "[OPTRACE]|7595|1484|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1694035239539|END|Write IP Cache|",
      "[OPTRACE]|7595|1485|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1694035239540|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|7595|1486|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1694035240098|END|write_checkpoint|",
      "[OPTRACE]|7595|1487|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1694035240099|START|synth reports|REPORT",
      "[OPTRACE]|7595|1488|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1694035240637|END|synth reports|",
      "[OPTRACE]|7595|1489|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1694035241541|END|ulp_proc_sys_reset_kernel_slr1_0_synth_1|",
      "[OPTRACE]|8127|1420|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr2_0_synth_1/ulp_proc_sys_reset_kernel2_slr2_0.tcl|vivado_synth|1694035175033|START|ulp_proc_sys_reset_kernel2_slr2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|8127|1421|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr2_0_synth_1/ulp_proc_sys_reset_kernel2_slr2_0.tcl|vivado_synth|1694035175034|START|Creating in-memory project|",
      "[OPTRACE]|8127|1432|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr2_0_synth_1/ulp_proc_sys_reset_kernel2_slr2_0.tcl|vivado_synth|1694035181915|END|Creating in-memory project|",
      "[OPTRACE]|8127|1433|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr2_0_synth_1/ulp_proc_sys_reset_kernel2_slr2_0.tcl|vivado_synth|1694035181915|START|Adding files|",
      "[OPTRACE]|8127|1434|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr2_0_synth_1/ulp_proc_sys_reset_kernel2_slr2_0.tcl|vivado_synth|1694035182127|END|Adding files|",
      "[OPTRACE]|8127|1435|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr2_0_synth_1/ulp_proc_sys_reset_kernel2_slr2_0.tcl|vivado_synth|1694035182128|START|Configure IP Cache|",
      "[OPTRACE]|8127|1436|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr2_0_synth_1/ulp_proc_sys_reset_kernel2_slr2_0.tcl|vivado_synth|1694035182131|END|Configure IP Cache|",
      "[OPTRACE]|8127|1437|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr2_0_synth_1/ulp_proc_sys_reset_kernel2_slr2_0.tcl|vivado_synth|1694035182133|START|synth_design|",
      "[OPTRACE]|8127|1490|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr2_0_synth_1/ulp_proc_sys_reset_kernel2_slr2_0.tcl|vivado_synth|1694035243339|END|synth_design|",
      "[OPTRACE]|8127|1491|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr2_0_synth_1/ulp_proc_sys_reset_kernel2_slr2_0.tcl|vivado_synth|1694035243340|START|Write IP Cache|",
      "[OPTRACE]|8127|1492|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr2_0_synth_1/ulp_proc_sys_reset_kernel2_slr2_0.tcl|vivado_synth|1694035244855|END|Write IP Cache|",
      "[OPTRACE]|8127|1493|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr2_0_synth_1/ulp_proc_sys_reset_kernel2_slr2_0.tcl|vivado_synth|1694035244856|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|8127|1494|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr2_0_synth_1/ulp_proc_sys_reset_kernel2_slr2_0.tcl|vivado_synth|1694035245424|END|write_checkpoint|",
      "[OPTRACE]|8127|1495|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr2_0_synth_1/ulp_proc_sys_reset_kernel2_slr2_0.tcl|vivado_synth|1694035245424|START|synth reports|REPORT",
      "[OPTRACE]|8127|1498|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr2_0_synth_1/ulp_proc_sys_reset_kernel2_slr2_0.tcl|vivado_synth|1694035245929|END|synth reports|",
      "[OPTRACE]|8127|1499|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr2_0_synth_1/ulp_proc_sys_reset_kernel2_slr2_0.tcl|vivado_synth|1694035246715|END|ulp_proc_sys_reset_kernel2_slr2_0_synth_1|",
      "[OPTRACE]|8268|1428|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr0_0_synth_1/ulp_proc_sys_reset_freerun_slr0_0.tcl|vivado_synth|1694035177221|START|ulp_proc_sys_reset_freerun_slr0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|8268|1429|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr0_0_synth_1/ulp_proc_sys_reset_freerun_slr0_0.tcl|vivado_synth|1694035177223|START|Creating in-memory project|",
      "[OPTRACE]|8268|1438|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr0_0_synth_1/ulp_proc_sys_reset_freerun_slr0_0.tcl|vivado_synth|1694035184253|END|Creating in-memory project|",
      "[OPTRACE]|8268|1439|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr0_0_synth_1/ulp_proc_sys_reset_freerun_slr0_0.tcl|vivado_synth|1694035184254|START|Adding files|",
      "[OPTRACE]|8268|1440|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr0_0_synth_1/ulp_proc_sys_reset_freerun_slr0_0.tcl|vivado_synth|1694035184459|END|Adding files|",
      "[OPTRACE]|8268|1441|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr0_0_synth_1/ulp_proc_sys_reset_freerun_slr0_0.tcl|vivado_synth|1694035184460|START|Configure IP Cache|",
      "[OPTRACE]|8268|1442|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr0_0_synth_1/ulp_proc_sys_reset_freerun_slr0_0.tcl|vivado_synth|1694035184463|END|Configure IP Cache|",
      "[OPTRACE]|8268|1443|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr0_0_synth_1/ulp_proc_sys_reset_freerun_slr0_0.tcl|vivado_synth|1694035184465|START|synth_design|",
      "[OPTRACE]|8268|1496|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr0_0_synth_1/ulp_proc_sys_reset_freerun_slr0_0.tcl|vivado_synth|1694035245476|END|synth_design|",
      "[OPTRACE]|8268|1497|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr0_0_synth_1/ulp_proc_sys_reset_freerun_slr0_0.tcl|vivado_synth|1694035245477|START|Write IP Cache|",
      "[OPTRACE]|8268|1500|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr0_0_synth_1/ulp_proc_sys_reset_freerun_slr0_0.tcl|vivado_synth|1694035246925|END|Write IP Cache|",
      "[OPTRACE]|8268|1501|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr0_0_synth_1/ulp_proc_sys_reset_freerun_slr0_0.tcl|vivado_synth|1694035246927|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|8268|1502|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr0_0_synth_1/ulp_proc_sys_reset_freerun_slr0_0.tcl|vivado_synth|1694035247489|END|write_checkpoint|",
      "[OPTRACE]|8268|1503|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr0_0_synth_1/ulp_proc_sys_reset_freerun_slr0_0.tcl|vivado_synth|1694035247489|START|synth reports|REPORT",
      "[OPTRACE]|8268|1506|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr0_0_synth_1/ulp_proc_sys_reset_freerun_slr0_0.tcl|vivado_synth|1694035248004|END|synth reports|",
      "[OPTRACE]|8268|1507|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr0_0_synth_1/ulp_proc_sys_reset_freerun_slr0_0.tcl|vivado_synth|1694035248778|END|ulp_proc_sys_reset_freerun_slr0_0_synth_1|",
      "[OPTRACE]|8394|1430|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr1_0_synth_1/ulp_proc_sys_reset_freerun_slr1_0.tcl|vivado_synth|1694035179748|START|ulp_proc_sys_reset_freerun_slr1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|8394|1431|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr1_0_synth_1/ulp_proc_sys_reset_freerun_slr1_0.tcl|vivado_synth|1694035179750|START|Creating in-memory project|",
      "[OPTRACE]|8394|1444|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr1_0_synth_1/ulp_proc_sys_reset_freerun_slr1_0.tcl|vivado_synth|1694035186712|END|Creating in-memory project|",
      "[OPTRACE]|8394|1445|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr1_0_synth_1/ulp_proc_sys_reset_freerun_slr1_0.tcl|vivado_synth|1694035186713|START|Adding files|",
      "[OPTRACE]|8394|1446|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr1_0_synth_1/ulp_proc_sys_reset_freerun_slr1_0.tcl|vivado_synth|1694035186924|END|Adding files|",
      "[OPTRACE]|8394|1447|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr1_0_synth_1/ulp_proc_sys_reset_freerun_slr1_0.tcl|vivado_synth|1694035186925|START|Configure IP Cache|",
      "[OPTRACE]|8394|1448|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr1_0_synth_1/ulp_proc_sys_reset_freerun_slr1_0.tcl|vivado_synth|1694035186928|END|Configure IP Cache|",
      "[OPTRACE]|8394|1449|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr1_0_synth_1/ulp_proc_sys_reset_freerun_slr1_0.tcl|vivado_synth|1694035186930|START|synth_design|",
      "[OPTRACE]|8394|1504|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr1_0_synth_1/ulp_proc_sys_reset_freerun_slr1_0.tcl|vivado_synth|1694035247524|END|synth_design|",
      "[OPTRACE]|8394|1505|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr1_0_synth_1/ulp_proc_sys_reset_freerun_slr1_0.tcl|vivado_synth|1694035247524|START|Write IP Cache|",
      "[OPTRACE]|8394|1508|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr1_0_synth_1/ulp_proc_sys_reset_freerun_slr1_0.tcl|vivado_synth|1694035248989|END|Write IP Cache|",
      "[OPTRACE]|8394|1509|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr1_0_synth_1/ulp_proc_sys_reset_freerun_slr1_0.tcl|vivado_synth|1694035248991|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|8394|1510|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr1_0_synth_1/ulp_proc_sys_reset_freerun_slr1_0.tcl|vivado_synth|1694035249541|END|write_checkpoint|",
      "[OPTRACE]|8394|1511|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr1_0_synth_1/ulp_proc_sys_reset_freerun_slr1_0.tcl|vivado_synth|1694035249541|START|synth reports|REPORT",
      "[OPTRACE]|8394|1512|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr1_0_synth_1/ulp_proc_sys_reset_freerun_slr1_0.tcl|vivado_synth|1694035250080|END|synth reports|",
      "[OPTRACE]|8394|1513|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr1_0_synth_1/ulp_proc_sys_reset_freerun_slr1_0.tcl|vivado_synth|1694035250978|END|ulp_proc_sys_reset_freerun_slr1_0_synth_1|",
      "[OPTRACE]|8590|1450|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr2_0_synth_1/ulp_proc_sys_reset_freerun_slr2_0.tcl|vivado_synth|1694035187692|START|ulp_proc_sys_reset_freerun_slr2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|8590|1451|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr2_0_synth_1/ulp_proc_sys_reset_freerun_slr2_0.tcl|vivado_synth|1694035187694|START|Creating in-memory project|",
      "[OPTRACE]|8590|1454|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr2_0_synth_1/ulp_proc_sys_reset_freerun_slr2_0.tcl|vivado_synth|1694035194448|END|Creating in-memory project|",
      "[OPTRACE]|8590|1455|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr2_0_synth_1/ulp_proc_sys_reset_freerun_slr2_0.tcl|vivado_synth|1694035194448|START|Adding files|",
      "[OPTRACE]|8590|1456|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr2_0_synth_1/ulp_proc_sys_reset_freerun_slr2_0.tcl|vivado_synth|1694035194606|END|Adding files|",
      "[OPTRACE]|8590|1457|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr2_0_synth_1/ulp_proc_sys_reset_freerun_slr2_0.tcl|vivado_synth|1694035194608|START|Configure IP Cache|",
      "[OPTRACE]|8590|1458|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr2_0_synth_1/ulp_proc_sys_reset_freerun_slr2_0.tcl|vivado_synth|1694035194610|END|Configure IP Cache|",
      "[OPTRACE]|8590|1459|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr2_0_synth_1/ulp_proc_sys_reset_freerun_slr2_0.tcl|vivado_synth|1694035194610|START|synth_design|",
      "[OPTRACE]|8590|1514|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr2_0_synth_1/ulp_proc_sys_reset_freerun_slr2_0.tcl|vivado_synth|1694035254879|END|synth_design|",
      "[OPTRACE]|8590|1515|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr2_0_synth_1/ulp_proc_sys_reset_freerun_slr2_0.tcl|vivado_synth|1694035254879|START|Write IP Cache|",
      "[OPTRACE]|8590|1516|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr2_0_synth_1/ulp_proc_sys_reset_freerun_slr2_0.tcl|vivado_synth|1694035256289|END|Write IP Cache|",
      "[OPTRACE]|8590|1517|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr2_0_synth_1/ulp_proc_sys_reset_freerun_slr2_0.tcl|vivado_synth|1694035256290|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|8590|1518|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr2_0_synth_1/ulp_proc_sys_reset_freerun_slr2_0.tcl|vivado_synth|1694035256841|END|write_checkpoint|",
      "[OPTRACE]|8590|1519|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr2_0_synth_1/ulp_proc_sys_reset_freerun_slr2_0.tcl|vivado_synth|1694035256841|START|synth reports|REPORT",
      "[OPTRACE]|8590|1524|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr2_0_synth_1/ulp_proc_sys_reset_freerun_slr2_0.tcl|vivado_synth|1694035257341|END|synth reports|",
      "[OPTRACE]|8590|1525|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr2_0_synth_1/ulp_proc_sys_reset_freerun_slr2_0.tcl|vivado_synth|1694035258181|END|ulp_proc_sys_reset_freerun_slr2_0_synth_1|",
      "[OPTRACE]|8691|1452|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1694035187951|START|ulp_ulp_ucs_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|8691|1453|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1694035187953|START|Creating in-memory project|",
      "[OPTRACE]|8691|1460|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1694035195034|END|Creating in-memory project|",
      "[OPTRACE]|8691|1461|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1694035195035|START|Adding files|",
      "[OPTRACE]|8691|1462|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1694035197959|END|Adding files|",
      "[OPTRACE]|8691|1463|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1694035197971|START|Configure IP Cache|",
      "[OPTRACE]|8691|1464|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1694035197973|END|Configure IP Cache|",
      "[OPTRACE]|8691|1465|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1694035197973|START|synth_design|",
      "[OPTRACE]|8691|1528|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1694035263690|END|synth_design|",
      "[OPTRACE]|8691|1529|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1694035263690|START|Write IP Cache|",
      "[OPTRACE]|8691|1542|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1694035265418|END|Write IP Cache|",
      "[OPTRACE]|8691|1543|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1694035265421|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|8691|1544|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1694035266054|END|write_checkpoint|",
      "[OPTRACE]|8691|1545|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1694035266055|START|synth reports|REPORT",
      "[OPTRACE]|8691|1546|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1694035266556|END|synth reports|",
      "[OPTRACE]|8691|1549|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1694035267422|END|ulp_ulp_ucs_0_synth_1|"
      ];

  var legendData = [
  { "title": "Report Generation",
    "color": "#b9783f"
  }, {
    "title": "Write Checkpoint",
    "color": "#cd82ad"
  },
  {
    "title": "Incomplete Data",
    "color": "#cc4748"
  } ];

  // -- Convert Raw data into something we can use ---------------------------
  console.log("Convert log data (%s entries) to Javascript 'JSON' objects...", csvData.length);
  var jsonData = csvArrayToJSON(header, csvData, "|");

  // -- Clean up the JSON objects --------------------------------------------
  for (var i = 0; i < jsonData.length; i++) {
    jsonData[i].Action = jsonData[i].Action.toUpperCase();
    jsonData[i].Tags = jsonData[i].Tags.toUpperCase();
    jsonData[i].Tags = jsonData[i].Tags.trim();
    jsonData[i].TimeStampMSec = parseInt(jsonData[i].TimeStampMSec, 10);
    jsonData[i].pid = parseInt(jsonData[i].pid, 10);
  }

  // -- Sort JSON array ------------------------------------------------------
  console.log("Sorting JSON objects (%s objects) according to timestamps...", jsonData.length);
  jsonData.sort(compareByTimeStamp);

  // Record the PID grouping order
  var pidOrder = new Map();
  for (var i = 0; i < jsonData.length; i++) {
    if (pidOrder.has(jsonData[i].pid) == false) {
      pidOrder.set(jsonData[i].pid, i);    // Simple ordering (lower is first)
    }
  }

  // -- Create secondary data array for the chart data array -----------------
  console.log("Preparing graph data...");

  // Task limits
  var m_startTS = 0;      // Earliest Timestamp
  var m_endTS = 0;        // Latest Timestamp

  if (jsonData.length > 0) {
    m_startTS = jsonData[0].TimeStampMSec;
    m_endTS = jsonData[jsonData.length - 1].TimeStampMSec;
  }


  var chartData = [ ];   // Empty JSON array


  populateChartData();
  tableCreate( chartData );

  filterChartEntries();

  // -- Search for "holes"
  // -- Sort by common PID
  // -- Create groupings by process

  console.log("done");

  var chart = AmCharts.makeChart("chartdiv", {
    "type": "gantt",
    "theme": "light",
    "titles": [
    { "text": "OPTrace", "size": 15}],
    "marginRight": 70,
    "period": "fff",                                     // X-Axis
    "balloonDateFormat": "JJ:NN:SS",
    "columnWidth": 0.5,                                 // Bar thickness
    "valueAxis": {
      "type": "numeric",
      "title": "Time [HH:MM:SS]",
      "duration": "ss",
      "durationUnits": { DD: 'd. ', hh: ':', mm: ':', ss: '' },
    },
    "brightnessStep": 10,
    "graph": {
      "fillAlphas": 1,
      "labelFunction": barLabelCallBack,
      "labelText": " ",
      "labelPosition": "right",
      "balloonFunction": ballonLabelCallBack,
      "balloonText": "<p align='left'> Task: [[task]]<br/>Start:[[start]]<br/>End:[[end]]<br/>Duration:[[duration]]</p>",
      "bulletField": "bullet",
      "bulletSize": 8
    },
    "rotate": true,
    "categoryField": "category",
    "segmentsField": "segments",
    "colorField": "color",
    "startDate": "2015-01-01 00:00:00",
    "startField": "start",
    "endField": "end",
    "durationField": "duration",
    "dataProvider": chartData,
    "valueScrollbar": {
      "autoGridCount": true
    },
    "chartScrollbar": {
      "enable": true
    },
    "chartCursor": {
      "cursorColor": "#55bb76",
      "valueBalloonsEnabled": false,
      "cursorAlpha": 0.1,
      "valueLineAlpha": 0.5,
      "valueLineBalloonEnabled": true,
      "valueLineEnabled": true,
      "zoomable": true,
      "valueZoomable": true,
      "fullWidth": true
    },
    "legend": {
      "data": legendData,
    },
    "export": {
      "enabled": true
    }
  });

  // =========================================================================
  // Call back methods
  // =========================================================================
function ballonLabelCallBack( _graphDataItem )
{
  var start = _graphDataItem.values.open;
  var end = _graphDataItem.values.value;
  var duration = end - start;

  var result = "<p align='left'>Task: " + _graphDataItem.category + "<br/>Start: " + secondsToHHMMSS(start) + "<br/>End: " + secondsToHHMMSS( end ) + "<br/>Duration: " + secondsToHHMMSS( duration ) + "</p>";
  return result;
}


function barLabelCallBack( _graphDataItem )
{
   var duration = _graphDataItem.values.value - _graphDataItem.values.open;

   return secondsToHHMMSS( duration);
}


function userInputFormCallback()
{
  // Second filter
  m_secondFilter = document.getElementById("userDurationFilterSecInput").value;
  console.log("Setting second filter to: " + m_secondFilter + " seconds");

  // Group PID Sort
  m_groupPidSort = document.getElementById("userGroupPidSortSelected").checked;
  console.log("Group PID filter is set to: " + m_groupPidSort);

  // Rollup filter
  m_showRollup = document.getElementById("userRollupSelected").checked;
  console.log("Rollup filter is set to: " + m_showRollup);

  // Individual filter
  m_showIndividualEntry = document.getElementById("userIndividualEntrySelected").checked;
  console.log("Individual filter is set to: " + m_showIndividualEntry);

  // Checkpoint Report Entries filter
  m_showCheckpointEntry = document.getElementById("userCheckpointEntrySelected").checked;
  console.log("Checkpoint Entry filter is set to: " + m_showCheckpointEntry);

  // Checkpoint Report Entries filter
  m_showReportEntry = document.getElementById("userReportEntrySelected").checked;
  console.log("Report Entry filter is set to: " + m_showReportEntry);

  populateChartData();
  filterChartEntries()
  chart.dataProvider = chartData;
  chart.validateData();
}

  // =========================================================================
  // Utilities
  // =========================================================================


function populateChartData()
{
  chartData = [ ];
  if (m_groupPidSort == false) {
    jsonData.sort(compareByTimeStamp);
  } else {
    jsonData.sort(compareByGroupTimeStamp);
  }

  for (var i = 0; i < jsonData.length; i++) {
    var timestamp = parseInt(jsonData[0].TimeStampMSec, 10);

    if (m_startTS > timestamp) m_startTS = timestamp;
    if (m_endTS < timestamp) m_endTS = timestamp;

    for (var i = 0; i < jsonData.length; i++) {
      switch (jsonData[i].Action) {
      case "START":
        var categoryEntry = { };
        categoryEntry["category"] = jsonData[i].Task;
        categoryEntry["pid"] = jsonData[i].pid;

        var segmentEntry = { };
        // Normalize entry and convert to seconds
        segmentEntry["start"] = (jsonData[i].TimeStampMSec - m_startTS) / 1000;
        segmentEntry["color"] = getTaskBarColor(jsonData[i].Tags)
        segmentEntry["task"] = jsonData[i].Task;
        segmentEntry["tags"] = jsonData[i].Tags;
        segmentEntry["duration"] = -1;

        categoryEntry["segments"] = [ ];
        categoryEntry["segments"].push(segmentEntry);
        chartData.push(categoryEntry);
        break;

      case "END":
        var catagory = findCatagory(jsonData[i].pid, jsonData[i].Task, chartData);
        if (catagory != null) {
          var segmentsEntry = catagory.segments[0];
          segmentsEntry["end"] = (jsonData[i].TimeStampMSec - m_startTS) / 1000;
          segmentsEntry["duration"] = segmentsEntry.end - segmentsEntry.start;
        } else {
          console.log("Null entry found: pid:%s, Task: %s", jsonData[i].pid, jsonData[i].Task);
        }

        break;

      default:
        console.log("Default");
        break;
      }
    }
  }
}

function filterChartEntries()
{
  for(var i = chartData.length - 1; i >= 0; i--) {
    var segment = chartData[i].segments[0];

    // -- Remove entries less than 1 seconds
    if ( segment["duration"] == -1) {
      segment["bullet"] = "xError";
      segment["color"] = "#cc4748";
      segment["duration"] = ((m_endTS - m_startTS) / 1000) - segment["start"];
    } else if (segment["duration"] <  m_secondFilter) {
      chartData.splice(i, 1);
      continue;
    }
  

    // Filter by tags
    var bHasRollup = false;
    var bHasCheckpoint = false;
    var bHasReport = false;

    var tags = segment["tags"];
    console.log("Tag: " + tags);
    if (tags.search(/ROLLUP_/i) != -1) { bHasRollup = true; }
    if (tags.search(/CHECKPOINT/i) != -1) { bHasCheckpoint = true; }
    if (tags.search(/REPORT/i) != -1) { bHasReport = true; }

    var bRemoveEntry = false;

    // Remove rollups
    if ((m_showRollup == false) && (bHasRollup == true)) {
      bRemoveEntry = true;
    }
    
    // Remove checkpoints    
    if ((m_showCheckpointEntry == false) && (bHasCheckpoint == true)) {
      bRemoveEntry = true;
    }

    // Remove reports
    if ((m_showReportEntry == false) && (bHasReport == true)) {
      bRemoveEntry = true;
    }

    // Remove individual entry
    if (((m_showIndividualEntry == false) && 
         ((bHasRollup == false) &&
          (bHasCheckpoint == false) &&
          (bHasReport == false)))) {
      bRemoveEntry = true;
    }

    if (bRemoveEntry == true) {
      chartData.splice(i, 1);
      continue;
    }
  }

  console.log("ChartData.length: " + chartData.length);
}


function getTaskBarColor( _tags )
{
  if (_tags == null)
    return "#8dc49f";

  if (_tags.search(/ROLLUP_AUTO/i) != -1){ return "#0099ff"; }
  if (_tags.search(/ROLLUP_0/i) != -1)   { return "#006699"; }
  if (_tags.search(/ROLLUP_1/i) != -1)   { return "#009933"; }
  if (_tags.search(/ROLLUP_2/i) != -1)   { return "#66ccff"; }
  if (_tags.search(/REPORT/i) != -1)     { return "#b9783f"; }
  if (_tags.search(/CHECKPOINT/i) != -1) { return "#cd82ad"; }

  return "#8dc49f"
}


function tableCreate( _chartData ){
    var myTableDiv = document.getElementById("myDynamicTable");


    for ( var i = 0; i < _chartData.length; i++) {
      var tr = myTableDiv.insertRow();

      var td_task = tr.insertCell();
      td_task.appendChild(document.createTextNode( _chartData[i].category ));

      var segmentEntry = _chartData[i].segments;
      var td_start = tr.insertCell();
      td_start.appendChild(document.createTextNode( secondsToHHMMSS(segmentEntry[0].start) ));

      var td_duration = tr.insertCell();
      td_duration.appendChild(document.createTextNode( secondsToHHMMSS(segmentEntry[0].duration) ));

    }
}

function secondsToHHMMSS( _seconds )
{
  var hours = Math.floor(_seconds / 3600);
  var minutes = Math.floor(_seconds % 3600 / 60);
  var seconds = Math.floor(_seconds % 3600 % 60);

  var result = hours + ":" + (minutes < 10 ? "0" : "") + minutes + ":" + (seconds < 10 ? "0" : "") + seconds; 

  return result;
}


  function findCatagory(_pid, _category, _catagoryArray) {
    for (var i = (_catagoryArray.length - 1); i >= 0; i--) {
      if (_pid == _catagoryArray[i].pid) {
        if (_catagoryArray[i].category == _category) {
          return  _catagoryArray[i];
        }
      }
    }
    return null;
  }


  // Compares the timestamps between to JSON objects
  function compareByTimeStamp(_a, _b) {
    if (_a.TimeStampMSec < _b.TimeStampMSec) return -1;
    if (_a.TimeStampMSec > _b.TimeStampMSec) return 1;

    if (_a.pid == _b.pid) {
      if ((_a.Action == "START") && (_b.Action == "END")) return -1;
      if ((_a.Action == "END") && (_b.Action == "START")) return 1;

      if(_a.Entry < _b.Entry) return -1;
      if(_a.Entry > _b.Entry) return 1;
    }

    return 0;
  }


  // Compares the timestamps between to JSON objects
  function compareByGroupTimeStamp(_a, _b) {
    if (pidOrder.get(_a.pid) < pidOrder.get(_b.pid)) return -1;

    if (pidOrder.get(_a.pid) > pidOrder.get(_b.pid)) return 1;

    return compareByTimeStamp(_a, _b);
  }


  // Return array of string values, or NULL if CSV string not well formed.
  function CSVtoArray(_text, _sep) {
    // Regex expressions
    var re_valid_default = /^\s*(?:'[^'\\]*(?:\\[\S\s][^'\\]*)*'|"[^"\\]*(?:\\[\S\s][^"\\]*)*"|[^,'"\s\\]*(?:\s+[^,'"\s\\]+)*)\s*(?:,\s*(?:'[^'\\]*(?:\\[\S\s][^'\\]*)*'|"[^"\\]*(?:\\[\S\s][^"\\]*)*"|[^,'"\s\\]*(?:\s+[^,'"\s\\]+)*)\s*)*$/;
    var re_value_default = /(?!\s*$)\s*(?:'([^'\\]*(?:\\[\S\s][^'\\]*)*)'|"([^"\\]*(?:\\[\S\s][^"\\]*)*)"|([^,'"\s\\]*(?:\s+[^,'"\s\\]+)*))\s*(?:,|$)/g;
    var re_special_default = /,\s*$/;

    // Algorithm:
    //   1) Convert regex expression to a string.
    //   2) Remove leading regex escape character (e.g., '\')
    //   3) Remove training regex escape character(s) (e.g., '\' or "\g")
    //   4) Replace the comma (',') character witht he new delimiter character
    //   5) Build the regex command

    // Check delimiter, if special insert escapes
    if (_sep == "|") _sep = "\\|";

    var re_valid = new RegExp(re_valid_default.toString().substr(1).slice(0, -1).replace(/,/g, _sep));
    var re_value = new RegExp(re_value_default.toString().substr(1).slice(0, -2).replace(/,/g, _sep), 'g');
    var re_special = new RegExp(re_special_default.toString().substr(1).slice(0, -1).replace(/,/g, _sep));

    // Validate the input string to determine if it is well formed
    if (!re_valid.test(_text)) return null;

    var a = [ ];                     // Initialize array to receive values.
    _text.replace(re_value,           // "Walk" the string using replace with callback.
                  function(m0, m1, m2, m3) {
                      // Remove backslash from \' in single quoted values.
                      if      (m1 !== undefined) a.push(m1.replace(/\\'/g, "'"));
                      // Remove backslash from \" in double quoted values.
                      else if (m2 !== undefined) a.push(m2.replace(/\\"/g, '"'));
                      else if (m3 !== undefined) a.push(m3);
                      return ''; // Return empty string.
                  });

    // Handle special case of empty last value.
    if (re_special.test(_text)) a.push('');

    return a;
  };


  // Converts the given CSV array & header into a JSON array
  function csvArrayToJSON(_header, _csvArray, _sep) {
    var result = [ ];
    var headers = CSVtoArray(_header, _sep);

    for (var i = 0; i < _csvArray.length; i++) {

      var obj = { };
      var currentline = CSVtoArray(_csvArray[i], _sep);

      for (var j = 0; j < headers.length; j++) {
        obj[headers[j]] = currentline[j];
      }

      result.push(obj);

    }

    return result; //JavaScript object
  }


</script>
</body>

</html>

