
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 3.90

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.27 source latency counter_reg[3]$_DFFE_PN0P_/CLK ^
  -0.26 target latency counter_reg[4]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
   0.01 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter_reg[0]$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net12 (net)
                  0.06    0.00    0.72 ^ input2/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.11    0.13    0.85 ^ input2/X (sky130_fd_sc_hd__clkbuf_1)
                                         net3 (net)
                  0.11    0.00    0.85 ^ counter_reg[0]$_DFFE_PN1P_/SET_B (sky130_fd_sc_hd__dfstp_1)
                                  0.85   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    0.12 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
     5    0.02    0.06    0.15    0.27 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_1__leaf_clk (net)
                  0.06    0.00    0.27 ^ counter_reg[0]$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_1)
                          0.00    0.27   clock reconvergence pessimism
                          0.15    0.42   library removal time
                                  0.42   data required time
-----------------------------------------------------------------------------
                                  0.42   data required time
                                 -0.85   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)


Startpoint: enable (input port clocked by core_clock)
Endpoint: counter_reg[7]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v enable (in)
                                         enable (net)
                  0.00    0.00    0.20 v input1/A (sky130_fd_sc_hd__clkbuf_2)
     6    0.02    0.09    0.14    0.34 v input1/X (sky130_fd_sc_hd__clkbuf_2)
                                         net2 (net)
                  0.09    0.00    0.34 v _42_/B (sky130_fd_sc_hd__nand2_1)
     1    0.00    0.05    0.09    0.43 ^ _42_/Y (sky130_fd_sc_hd__nand2_1)
                                         _21_ (net)
                  0.05    0.00    0.43 ^ _43_/A0 (sky130_fd_sc_hd__mux2i_1)
     1    0.00    0.04    0.06    0.49 v _43_/Y (sky130_fd_sc_hd__mux2i_1)
                                         _07_ (net)
                  0.04    0.00    0.49 v counter_reg[7]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_2)
                                  0.49   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    0.12 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.01    0.05    0.14    0.26 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00    0.26 ^ counter_reg[7]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    0.26   clock reconvergence pessimism
                         -0.04    0.22   library hold time
                                  0.22   data required time
-----------------------------------------------------------------------------
                                  0.22   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter_reg[7]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net12 (net)
                  0.06    0.00    0.72 ^ input2/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.11    0.13    0.85 ^ input2/X (sky130_fd_sc_hd__clkbuf_1)
                                         net3 (net)
                  0.11    0.00    0.85 ^ hold1/A (sky130_fd_sc_hd__buf_2)
     7    0.03    0.16    0.22    1.07 ^ hold1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    1.07 ^ counter_reg[7]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  1.07   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    5.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    5.12 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.01    0.05    0.14    5.26 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00    5.26 ^ counter_reg[7]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    5.26   clock reconvergence pessimism
                          0.19    5.44   library recovery time
                                  5.44   data required time
-----------------------------------------------------------------------------
                                  5.44   data required time
                                 -1.07   data arrival time
-----------------------------------------------------------------------------
                                  4.37   slack (MET)


Startpoint: counter_reg[0]$_DFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[0] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    0.12 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
     5    0.02    0.06    0.15    0.27 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_1__leaf_clk (net)
                  0.06    0.00    0.27 ^ counter_reg[0]$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_1)
     3    0.01    0.10    0.55    0.82 ^ counter_reg[0]$_DFFE_PN1P_/Q (sky130_fd_sc_hd__dfstp_1)
                                         net4 (net)
                  0.10    0.00    0.82 ^ output3/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.08    0.90 ^ output3/X (sky130_fd_sc_hd__clkbuf_1)
                                         count[0] (net)
                  0.03    0.00    0.90 ^ count[0] (out)
                                  0.90   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (propagated)
                          0.00    5.00   clock reconvergence pessimism
                         -0.20    4.80   output external delay
                                  4.80   data required time
-----------------------------------------------------------------------------
                                  4.80   data required time
                                 -0.90   data arrival time
-----------------------------------------------------------------------------
                                  3.90   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter_reg[7]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net12 (net)
                  0.06    0.00    0.72 ^ input2/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.11    0.13    0.85 ^ input2/X (sky130_fd_sc_hd__clkbuf_1)
                                         net3 (net)
                  0.11    0.00    0.85 ^ hold1/A (sky130_fd_sc_hd__buf_2)
     7    0.03    0.16    0.22    1.07 ^ hold1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    1.07 ^ counter_reg[7]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  1.07   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    5.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    5.12 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.01    0.05    0.14    5.26 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00    5.26 ^ counter_reg[7]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    5.26   clock reconvergence pessimism
                          0.19    5.44   library recovery time
                                  5.44   data required time
-----------------------------------------------------------------------------
                                  5.44   data required time
                                 -1.07   data arrival time
-----------------------------------------------------------------------------
                                  4.37   slack (MET)


Startpoint: counter_reg[0]$_DFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[0] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    0.12 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
     5    0.02    0.06    0.15    0.27 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_1__leaf_clk (net)
                  0.06    0.00    0.27 ^ counter_reg[0]$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_1)
     3    0.01    0.10    0.55    0.82 ^ counter_reg[0]$_DFFE_PN1P_/Q (sky130_fd_sc_hd__dfstp_1)
                                         net4 (net)
                  0.10    0.00    0.82 ^ output3/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.08    0.90 ^ output3/X (sky130_fd_sc_hd__clkbuf_1)
                                         count[0] (net)
                  0.03    0.00    0.90 ^ count[0] (out)
                                  0.90   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (propagated)
                          0.00    5.00   clock reconvergence pessimism
                         -0.20    4.80   output external delay
                                  4.80   data required time
-----------------------------------------------------------------------------
                                  4.80   data required time
                                 -0.90   data arrival time
-----------------------------------------------------------------------------
                                  3.90   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
1.313321590423584

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
1.48431396484375

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8848

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.0463125966489315

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.05036399886012077

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9196

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: counter_reg[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[0]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.14    0.26 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    0.26 ^ counter_reg[7]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
   0.45    0.71 v counter_reg[7]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_2)
   0.31    1.01 v _22_/X (sky130_fd_sc_hd__mux2_1)
   0.00    1.01 v counter_reg[0]$_DFFE_PN1P_/D (sky130_fd_sc_hd__dfstp_1)
           1.01   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.12    5.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.15    5.27 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    5.27 ^ counter_reg[0]$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_1)
   0.00    5.27   clock reconvergence pessimism
  -0.07    5.20   library setup time
           5.20   data required time
---------------------------------------------------------
           5.20   data required time
          -1.01   data arrival time
---------------------------------------------------------
           4.18   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: counter_reg[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.15    0.27 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    0.27 ^ counter_reg[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.37    0.64 ^ counter_reg[1]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.08    0.72 v _28_/Y (sky130_fd_sc_hd__nand3b_1)
   0.07    0.78 ^ _29_/Y (sky130_fd_sc_hd__o21ai_0)
   0.00    0.78 ^ counter_reg[2]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           0.78   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.15    0.27 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    0.27 ^ counter_reg[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    0.27   clock reconvergence pessimism
  -0.04    0.23   library hold time
           0.23   data required time
---------------------------------------------------------
           0.23   data required time
          -0.78   data arrival time
---------------------------------------------------------
           0.55   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.2561

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.2691

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.8997

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
3.9003

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
433.511170

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             7.85e-05   1.22e-05   1.06e-10   9.07e-05  52.2%
Combinational          1.58e-05   1.11e-05   5.78e-11   2.69e-05  15.5%
Clock                  3.07e-05   2.56e-05   1.50e-11   5.63e-05  32.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.25e-04   4.89e-05   1.79e-10   1.74e-04 100.0%
                          71.9%      28.1%       0.0%
