//! Clock control module.
//! NOTES :
//! 
//! ADC Clock max is 24 MHz
//! 
//! PLL1 reserved for main clock.






pub mod main;



/// Initializes the clocks of the device.
pub(crate) fn init() {
    // Ensure the FROs are running.


    // 
}
