{
  "module_name": "reg_aic.h",
  "hash_id": "8507cd2023ba855e753daf483e78356e93c0a961483d40325f311df483e88e48",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/ath/ath9k/reg_aic.h",
  "human_readable_source": " \n\n#ifndef REG_AIC_H\n#define REG_AIC_H\n\n#define AR_SM_BASE                              0xa200\n#define AR_SM1_BASE                             0xb200\n#define AR_AGC_BASE                             0x9e00\n\n#define AR_PHY_AIC_CTRL_0_B0                    (AR_SM_BASE + 0x4b0)\n#define AR_PHY_AIC_CTRL_1_B0                    (AR_SM_BASE + 0x4b4)\n#define AR_PHY_AIC_CTRL_2_B0                    (AR_SM_BASE + 0x4b8)\n#define AR_PHY_AIC_CTRL_3_B0                    (AR_SM_BASE + 0x4bc)\n#define AR_PHY_AIC_CTRL_4_B0                    (AR_SM_BASE + 0x4c0)\n\n#define AR_PHY_AIC_STAT_0_B0                    (AR_SM_BASE + 0x4c4)\n#define AR_PHY_AIC_STAT_1_B0                    (AR_SM_BASE + 0x4c8)\n#define AR_PHY_AIC_STAT_2_B0                    (AR_SM_BASE + 0x4cc)\n\n#define AR_PHY_AIC_CTRL_0_B1                    (AR_SM1_BASE + 0x4b0)\n#define AR_PHY_AIC_CTRL_1_B1                    (AR_SM1_BASE + 0x4b4)\n#define AR_PHY_AIC_CTRL_4_B1                    (AR_SM1_BASE + 0x4c0)\n\n#define AR_PHY_AIC_STAT_0_B1                    (AR_SM1_BASE + 0x4c4)\n#define AR_PHY_AIC_STAT_1_B1                    (AR_SM1_BASE + 0x4c8)\n#define AR_PHY_AIC_STAT_2_B1                    (AR_SM1_BASE + 0x4cc)\n\n#define AR_PHY_AIC_SRAM_ADDR_B0                 (AR_SM_BASE + 0x5f0)\n#define AR_PHY_AIC_SRAM_DATA_B0                 (AR_SM_BASE + 0x5f4)\n\n#define AR_PHY_AIC_SRAM_ADDR_B1                 (AR_SM1_BASE + 0x5f0)\n#define AR_PHY_AIC_SRAM_DATA_B1                 (AR_SM1_BASE + 0x5f4)\n\n#define AR_PHY_BT_COEX_4                        (AR_AGC_BASE + 0x60)\n#define AR_PHY_BT_COEX_5                        (AR_AGC_BASE + 0x64)\n\n \n#define AR_PHY_AIC_MON_ENABLE                   0x80000000\n#define AR_PHY_AIC_MON_ENABLE_S                 31\n#define AR_PHY_AIC_CAL_MAX_HOP_COUNT            0x7F000000\n#define AR_PHY_AIC_CAL_MAX_HOP_COUNT_S          24\n#define AR_PHY_AIC_CAL_MIN_VALID_COUNT          0x00FE0000\n#define AR_PHY_AIC_CAL_MIN_VALID_COUNT_S        17\n#define AR_PHY_AIC_F_WLAN                       0x0001FC00\n#define AR_PHY_AIC_F_WLAN_S                     10\n#define AR_PHY_AIC_CAL_CH_VALID_RESET           0x00000200\n#define AR_PHY_AIC_CAL_CH_VALID_RESET_S         9\n#define AR_PHY_AIC_CAL_ENABLE                   0x00000100\n#define AR_PHY_AIC_CAL_ENABLE_S                 8\n#define AR_PHY_AIC_BTTX_PWR_THR                 0x000000FE\n#define AR_PHY_AIC_BTTX_PWR_THR_S               1\n#define AR_PHY_AIC_ENABLE                       0x00000001\n#define AR_PHY_AIC_ENABLE_S                     0\n#define AR_PHY_AIC_CAL_BT_REF_DELAY             0x00F00000\n#define AR_PHY_AIC_CAL_BT_REF_DELAY_S           20\n#define AR_PHY_AIC_BT_IDLE_CFG                  0x00080000\n#define AR_PHY_AIC_BT_IDLE_CFG_S                19\n#define AR_PHY_AIC_STDBY_COND                   0x00060000\n#define AR_PHY_AIC_STDBY_COND_S                 17\n#define AR_PHY_AIC_STDBY_ROT_ATT_DB             0x0001F800\n#define AR_PHY_AIC_STDBY_ROT_ATT_DB_S           11\n#define AR_PHY_AIC_STDBY_COM_ATT_DB             0x00000700\n#define AR_PHY_AIC_STDBY_COM_ATT_DB_S           8\n#define AR_PHY_AIC_RSSI_MAX                     0x000000F0\n#define AR_PHY_AIC_RSSI_MAX_S                   4\n#define AR_PHY_AIC_RSSI_MIN                     0x0000000F\n#define AR_PHY_AIC_RSSI_MIN_S                   0\n#define AR_PHY_AIC_RADIO_DELAY                  0x7F000000\n#define AR_PHY_AIC_RADIO_DELAY_S                24\n#define AR_PHY_AIC_CAL_STEP_SIZE_CORR           0x00F00000\n#define AR_PHY_AIC_CAL_STEP_SIZE_CORR_S         20\n#define AR_PHY_AIC_CAL_ROT_IDX_CORR             0x000F8000\n#define AR_PHY_AIC_CAL_ROT_IDX_CORR_S           15\n#define AR_PHY_AIC_CAL_CONV_CHECK_FACTOR        0x00006000\n#define AR_PHY_AIC_CAL_CONV_CHECK_FACTOR_S      13\n#define AR_PHY_AIC_ROT_IDX_COUNT_MAX            0x00001C00\n#define AR_PHY_AIC_ROT_IDX_COUNT_MAX_S          10\n#define AR_PHY_AIC_CAL_SYNTH_TOGGLE             0x00000200\n#define AR_PHY_AIC_CAL_SYNTH_TOGGLE_S           9\n#define AR_PHY_AIC_CAL_SYNTH_AFTER_BTRX         0x00000100\n#define AR_PHY_AIC_CAL_SYNTH_AFTER_BTRX_S       8\n#define AR_PHY_AIC_CAL_SYNTH_SETTLING           0x000000FF\n#define AR_PHY_AIC_CAL_SYNTH_SETTLING_S         0\n#define AR_PHY_AIC_MON_MAX_HOP_COUNT            0x07F00000\n#define AR_PHY_AIC_MON_MAX_HOP_COUNT_S          20\n#define AR_PHY_AIC_MON_MIN_STALE_COUNT          0x000FE000\n#define AR_PHY_AIC_MON_MIN_STALE_COUNT_S        13\n#define AR_PHY_AIC_MON_PWR_EST_LONG             0x00001000\n#define AR_PHY_AIC_MON_PWR_EST_LONG_S           12\n#define AR_PHY_AIC_MON_PD_TALLY_SCALING         0x00000C00\n#define AR_PHY_AIC_MON_PD_TALLY_SCALING_S       10\n#define AR_PHY_AIC_MON_PERF_THR                 0x000003E0\n#define AR_PHY_AIC_MON_PERF_THR_S               5\n#define AR_PHY_AIC_CAL_TARGET_MAG_SETTING       0x00000018\n#define AR_PHY_AIC_CAL_TARGET_MAG_SETTING_S     3\n#define AR_PHY_AIC_CAL_PERF_CHECK_FACTOR        0x00000006\n#define AR_PHY_AIC_CAL_PERF_CHECK_FACTOR_S      1\n#define AR_PHY_AIC_CAL_PWR_EST_LONG             0x00000001\n#define AR_PHY_AIC_CAL_PWR_EST_LONG_S           0\n#define AR_PHY_AIC_MON_DONE                     0x80000000\n#define AR_PHY_AIC_MON_DONE_S                   31\n#define AR_PHY_AIC_MON_ACTIVE                   0x40000000\n#define AR_PHY_AIC_MON_ACTIVE_S                 30\n#define AR_PHY_AIC_MEAS_COUNT                   0x3F000000\n#define AR_PHY_AIC_MEAS_COUNT_S                 24\n#define AR_PHY_AIC_CAL_ANT_ISO_EST              0x00FC0000\n#define AR_PHY_AIC_CAL_ANT_ISO_EST_S            18\n#define AR_PHY_AIC_CAL_HOP_COUNT                0x0003F800\n#define AR_PHY_AIC_CAL_HOP_COUNT_S              11\n#define AR_PHY_AIC_CAL_VALID_COUNT              0x000007F0\n#define AR_PHY_AIC_CAL_VALID_COUNT_S            4\n#define AR_PHY_AIC_CAL_BT_TOO_WEAK_ERR          0x00000008\n#define AR_PHY_AIC_CAL_BT_TOO_WEAK_ERR_S        3\n#define AR_PHY_AIC_CAL_BT_TOO_STRONG_ERR        0x00000004\n#define AR_PHY_AIC_CAL_BT_TOO_STRONG_ERR_S      2\n#define AR_PHY_AIC_CAL_DONE                     0x00000002\n#define AR_PHY_AIC_CAL_DONE_S                   1\n#define AR_PHY_AIC_CAL_ACTIVE                   0x00000001\n#define AR_PHY_AIC_CAL_ACTIVE_S                 0\n\n#define AR_PHY_AIC_MEAS_MAG_MIN                 0xFFC00000\n#define AR_PHY_AIC_MEAS_MAG_MIN_S               22\n#define AR_PHY_AIC_MON_STALE_COUNT              0x003F8000\n#define AR_PHY_AIC_MON_STALE_COUNT_S            15\n#define AR_PHY_AIC_MON_HOP_COUNT                0x00007F00\n#define AR_PHY_AIC_MON_HOP_COUNT_S              8\n#define AR_PHY_AIC_CAL_AIC_SM                   0x000000F8\n#define AR_PHY_AIC_CAL_AIC_SM_S                 3\n#define AR_PHY_AIC_SM                           0x00000007\n#define AR_PHY_AIC_SM_S                         0\n#define AR_PHY_AIC_SRAM_VALID                   0x00000001\n#define AR_PHY_AIC_SRAM_VALID_S                 0\n#define AR_PHY_AIC_SRAM_ROT_QUAD_ATT_DB         0x0000007E\n#define AR_PHY_AIC_SRAM_ROT_QUAD_ATT_DB_S       1\n#define AR_PHY_AIC_SRAM_VGA_QUAD_SIGN           0x00000080\n#define AR_PHY_AIC_SRAM_VGA_QUAD_SIGN_S         7\n#define AR_PHY_AIC_SRAM_ROT_DIR_ATT_DB          0x00003F00\n#define AR_PHY_AIC_SRAM_ROT_DIR_ATT_DB_S        8\n#define AR_PHY_AIC_SRAM_VGA_DIR_SIGN            0x00004000\n#define AR_PHY_AIC_SRAM_VGA_DIR_SIGN_S          14\n#define AR_PHY_AIC_SRAM_COM_ATT_6DB             0x00038000\n#define AR_PHY_AIC_SRAM_COM_ATT_6DB_S           15\n#define AR_PHY_AIC_CAL_ROT_ATT_DB_EST_ISO       0x0000E000\n#define AR_PHY_AIC_CAL_ROT_ATT_DB_EST_ISO_S     13\n#define AR_PHY_AIC_CAL_COM_ATT_DB_EST_ISO       0x00001E00\n#define AR_PHY_AIC_CAL_COM_ATT_DB_EST_ISO_S     9\n#define AR_PHY_AIC_CAL_ISO_EST_INIT_SETTING     0x000001F8\n#define AR_PHY_AIC_CAL_ISO_EST_INIT_SETTING_S   3\n#define AR_PHY_AIC_CAL_COM_ATT_DB_BACKOFF       0x00000006\n#define AR_PHY_AIC_CAL_COM_ATT_DB_BACKOFF_S     1\n#define AR_PHY_AIC_CAL_COM_ATT_DB_FIXED         0x00000001\n#define AR_PHY_AIC_CAL_COM_ATT_DB_FIXED_S       0\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}