<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AArch64/AArch64AdvSIMDScalarPass.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;18.1.0rc</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_b69b85499a0be7bec9dbd65569a12909.html">AArch64</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle"><div class="title">AArch64AdvSIMDScalarPass.cpp File Reference</div></div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="AArch64_8h_source.html">AArch64.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64InstrInfo_8h_source.html">AArch64InstrInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64RegisterInfo_8h_source.html">AArch64RegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Statistic_8h_source.html">llvm/ADT/Statistic.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFunction_8h_source.html">llvm/CodeGen/MachineFunction.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFunctionPass_8h_source.html">llvm/CodeGen/MachineFunctionPass.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineInstr_8h_source.html">llvm/CodeGen/MachineInstr.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineInstrBuilder_8h_source.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineRegisterInfo_8h_source.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CommandLine_8h_source.html">llvm/Support/CommandLine.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Debug_8h_source.html">llvm/Support/Debug.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="raw__ostream_8h_source.html">llvm/Support/raw_ostream.h</a>&quot;</code><br />
</div>
<p><a href="AArch64AdvSIMDScalarPass_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;aarch64-simd-scalar&quot;</td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a155f0a0714da67eeb613f55cd5bff739"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a155f0a0714da67eeb613f55cd5bff739">AARCH64_ADVSIMD_NAME</a>&#160;&#160;&#160;&quot;AdvSIMD Scalar <a class="el" href="PPCReduceCRLogicals_8cpp.html#a5b2aa9d3f9f3a7b2d123fef7c5328b8f">Operation</a> Optimization&quot;</td></tr>
<tr class="separator:a155f0a0714da67eeb613f55cd5bff739"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:acac1bf58543704f4241435547bb846d7"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#acac1bf58543704f4241435547bb846d7">STATISTIC</a> (NumScalarInsnsUsed, &quot;Number of scalar <a class="el" href="InstructionSelect_8cpp.html#a474a9c43838a295e112a1f8864e03813">instructions</a> used&quot;)</td></tr>
<tr class="separator:acac1bf58543704f4241435547bb846d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fc7b14f41e8cf70fccd79f6c967fed9"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a7fc7b14f41e8cf70fccd79f6c967fed9">STATISTIC</a> (NumCopiesDeleted, &quot;Number of cross-class <a class="el" href="SIFixSGPRCopies_8cpp.html#a1d5e606e23fdf432583aa8dc1f17ff55">copies</a> deleted&quot;)</td></tr>
<tr class="separator:a7fc7b14f41e8cf70fccd79f6c967fed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a323a8da651b52638af71198c22c0df32"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a323a8da651b52638af71198c22c0df32">STATISTIC</a> (NumCopiesInserted, &quot;Number of cross-class <a class="el" href="SIFixSGPRCopies_8cpp.html#a1d5e606e23fdf432583aa8dc1f17ff55">copies</a> inserted&quot;)</td></tr>
<tr class="separator:a323a8da651b52638af71198c22c0df32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34f9183f21b42d44056b2dfb0a872d20"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a34f9183f21b42d44056b2dfb0a872d20">INITIALIZE_PASS</a> (AArch64AdvSIMDScalar, &quot;aarch64-simd-scalar&quot;, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a155f0a0714da67eeb613f55cd5bff739">AARCH64_ADVSIMD_NAME</a>, false, false) static <a class="el" href="classbool.html">bool</a> isGPR64(<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></td></tr>
<tr class="separator:a34f9183f21b42d44056b2dfb0a872d20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb944a33b354e4709fb99864f82b9c16"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#afb944a33b354e4709fb99864f82b9c16">if</a> (Register::isVirtualRegister(<a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)) return <a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> -&gt; <a class="el" href="AArch64InstrInfo_8cpp.html#a7907102e3fee77f3105915033fa318a8">getRegClass</a>(<a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) -&gt;hasSuperClassEq(&amp;AArch64::GPR64RegClass)</td></tr>
<tr class="separator:afb944a33b354e4709fb99864f82b9c16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1112b818386ec01ddfdf3a5d0024eb17"><td class="memItemLeft" align="right" valign="top">return AArch64::GPR64RegClass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a> (<a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</td></tr>
<tr class="separator:a1112b818386ec01ddfdf3a5d0024eb17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac67ddee154305e17ed2acb0303fe4f80"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#ac67ddee154305e17ed2acb0303fe4f80">isFPR64</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="separator:ac67ddee154305e17ed2acb0303fe4f80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2335bec8a3791c077504eda4ca8718b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#af2335bec8a3791c077504eda4ca8718b">getSrcFromCopy</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>)</td></tr>
<tr class="separator:af2335bec8a3791c077504eda4ca8718b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5e13637d0c20d7511db31722e34afd5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aa5e13637d0c20d7511db31722e34afd5">getTransformOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:aa5e13637d0c20d7511db31722e34afd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73b71ce362681a4722b85397b9b7e8c8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a73b71ce362681a4722b85397b9b7e8c8">isTransformable</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a73b71ce362681a4722b85397b9b7e8c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e158f6bc607637bde46f2974a2ecf88"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a4e158f6bc607637bde46f2974a2ecf88">insertCopy</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classunsigned.html">unsigned</a> Dst, <a class="el" href="classunsigned.html">unsigned</a> Src, <a class="el" href="classbool.html">bool</a> IsKill)</td></tr>
<tr class="separator:a4e158f6bc607637bde46f2974a2ecf88"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a50393ef1e907f83e77bd8001063ca87b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a50393ef1e907f83e77bd8001063ca87b">TransformAll</a> (&quot;aarch64-simd-scalar-force-all&quot;, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Force <a class="el" href="Localizer_8cpp.html#a428090a453f41a199ef67fc3f2179fbc">use</a> of AdvSIMD scalar <a class="el" href="InstructionSelect_8cpp.html#a474a9c43838a295e112a1f8864e03813">instructions</a> everywhere&quot;), cl::init(false), cl::Hidden)</td></tr>
<tr class="separator:a50393ef1e907f83e77bd8001063ca87b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92a6b0a9b7228d190b0a7d8ae3ef03c7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a></td></tr>
<tr class="separator:a92a6b0a9b7228d190b0a7d8ae3ef03c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacd2ab195054a3e6a74bfbb9d5d571c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></td></tr>
<tr class="separator:aacd2ab195054a3e6a74bfbb9d5d571c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a155f0a0714da67eeb613f55cd5bff739" name="a155f0a0714da67eeb613f55cd5bff739"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a155f0a0714da67eeb613f55cd5bff739">&#9670;&#160;</a></span>AARCH64_ADVSIMD_NAME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AARCH64_ADVSIMD_NAME&#160;&#160;&#160;&quot;AdvSIMD Scalar <a class="el" href="PPCReduceCRLogicals_8cpp.html#a5b2aa9d3f9f3a7b2d123fef7c5328b8f">Operation</a> Optimization&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00062">62</a> of file <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html">AArch64AdvSIMDScalarPass.cpp</a>.</p>

</div>
</div>
<a id="ad78e062f62e0d6e453941fb4ca843e4d" name="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78e062f62e0d6e453941fb4ca843e4d">&#9670;&#160;</a></span>DEBUG_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;aarch64-simd-scalar&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00049">49</a> of file <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html">AArch64AdvSIMDScalarPass.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a1112b818386ec01ddfdf3a5d0024eb17" name="a1112b818386ec01ddfdf3a5d0024eb17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1112b818386ec01ddfdf3a5d0024eb17">&#9670;&#160;</a></span>contains()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">return AArch64::GPR64RegClass contains </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00113">isFPR64()</a>.</p>

</div>
</div>
<a id="af2335bec8a3791c077504eda4ca8718b" name="af2335bec8a3791c077504eda4ca8718b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2335bec8a3791c077504eda4ca8718b">&#9670;&#160;</a></span>getSrcFromCopy()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> * getSrcFromCopy </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>SubReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00127">127</a> of file <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html">AArch64AdvSIMDScalarPass.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00113">isFPR64()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00112">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">SubReg</a>.</p>

</div>
</div>
<a id="aa5e13637d0c20d7511db31722e34afd5" name="aa5e13637d0c20d7511db31722e34afd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5e13637d0c20d7511db31722e34afd5">&#9670;&#160;</a></span>getTransformOpcode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> getTransformOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00164">164</a> of file <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html">AArch64AdvSIMDScalarPass.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00184">isTransformable()</a>.</p>

</div>
</div>
<a id="afb944a33b354e4709fb99864f82b9c16" name="afb944a33b354e4709fb99864f82b9c16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb944a33b354e4709fb99864f82b9c16">&#9670;&#160;</a></span>if()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">if </td>
          <td>(</td>
          <td class="paramtype">Register::isVirtualRegister(<a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> -&gt;  <a class="el" href="AArch64InstrInfo_8cpp.html#a7907102e3fee77f3105915033fa318a8">getRegClass</a>(<a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) -&gt;hasSuperClassEq(&amp;AArch64::GPR64RegClass)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a34f9183f21b42d44056b2dfb0a872d20" name="a34f9183f21b42d44056b2dfb0a872d20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34f9183f21b42d44056b2dfb0a872d20">&#9670;&#160;</a></span>INITIALIZE_PASS()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">INITIALIZE_PASS </td>
          <td>(</td>
          <td class="paramtype">AArch64AdvSIMDScalar&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;aarch64-simd-scalar&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a155f0a0714da67eeb613f55cd5bff739">AARCH64_ADVSIMD_NAME</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">false&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">false&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4e158f6bc607637bde46f2974a2ecf88" name="a4e158f6bc607637bde46f2974a2ecf88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e158f6bc607637bde46f2974a2ecf88">&#9670;&#160;</a></span>insertCopy()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * insertCopy </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *&#160;</td>
          <td class="paramname"><em>TII</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsKill</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00274">274</a> of file <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html">AArch64AdvSIMDScalarPass.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00098">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00363">llvm::BuildMI()</a>, <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00537">llvm::getKillRegState()</a>, <a class="el" href="Debug_8h_source.html#l00101">LLVM_DEBUG</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00112">MI</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>.</p>

</div>
</div>
<a id="ac67ddee154305e17ed2acb0303fe4f80" name="ac67ddee154305e17ed2acb0303fe4f80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac67ddee154305e17ed2acb0303fe4f80">&#9670;&#160;</a></span>isFPR64()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isFPR64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SubReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00113">113</a> of file <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html">AArch64AdvSIMDScalarPass.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains()</a>, <a class="el" href="Register_8h_source.html#l00071">llvm::Register::isVirtualRegister()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">SubReg</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00127">getSrcFromCopy()</a>.</p>

</div>
</div>
<a id="a73b71ce362681a4722b85397b9b7e8c8" name="a73b71ce362681a4722b85397b9b7e8c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73b71ce362681a4722b85397b9b7e8c8">&#9670;&#160;</a></span>isTransformable()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isTransformable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00184">184</a> of file <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html">AArch64AdvSIMDScalarPass.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00164">getTransformOpcode()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00112">MI</a>.</p>

</div>
</div>
<a id="a7fc7b14f41e8cf70fccd79f6c967fed9" name="a7fc7b14f41e8cf70fccd79f6c967fed9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fc7b14f41e8cf70fccd79f6c967fed9">&#9670;&#160;</a></span>STATISTIC() <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumCopiesDeleted&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number of cross-class <a class="el" href="SIFixSGPRCopies_8cpp.html#a1d5e606e23fdf432583aa8dc1f17ff55">copies</a> deleted&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a323a8da651b52638af71198c22c0df32" name="a323a8da651b52638af71198c22c0df32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a323a8da651b52638af71198c22c0df32">&#9670;&#160;</a></span>STATISTIC() <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumCopiesInserted&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number of cross-class <a class="el" href="SIFixSGPRCopies_8cpp.html#a1d5e606e23fdf432583aa8dc1f17ff55">copies</a> inserted&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acac1bf58543704f4241435547bb846d7" name="acac1bf58543704f4241435547bb846d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acac1bf58543704f4241435547bb846d7">&#9670;&#160;</a></span>STATISTIC() <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumScalarInsnsUsed&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number of scalar <a class="el" href="InstructionSelect_8cpp.html#a474a9c43838a295e112a1f8864e03813">instructions</a> used&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="aacd2ab195054a3e6a74bfbb9d5d571c8" name="aacd2ab195054a3e6a74bfbb9d5d571c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacd2ab195054a3e6a74bfbb9d5d571c8">&#9670;&#160;</a></span>MRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a>* MRI</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">{</div>
<div class="line">  <span class="keywordflow">if</span> (<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>)</div>
<div class="line">    <span class="keywordflow">return</span> <span class="keyword">false</span></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_a92a6b0a9b7228d190b0a7d8ae3ef03c7"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a></div><div class="ttdeci">unsigned SubReg</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">AArch64AdvSIMDScalarPass.cpp:104</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">105</a> of file <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html">AArch64AdvSIMDScalarPass.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AliasSetTracker_8cpp_source.html#l00375">llvm::AliasSetTracker::add()</a>, <a class="el" href="LivePhysRegs_8cpp_source.html#l00174">addCalleeSavedRegs()</a>, <a class="el" href="SPIRVPreLegalizer_8cpp_source.html#l00041">addConstantsToTrack()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00082">llvm::DstOp::addDefToMIB()</a>, <a class="el" href="SystemZRegisterInfo_8cpp_source.html#l00057">addHints()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l14804">llvm::SITargetLowering::AddIMGInit()</a>, <a class="el" href="WebAssemblyFixIrreducibleControlFlow_8cpp_source.html#l00504">addImplicitDefs()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l01007">llvm::RegsForValue::AddInlineAsmOperands()</a>, <a class="el" href="SPIRVModuleAnalysis_8cpp_source.html#l00681">addInstrRequirements()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00656">llvm::PressureDiffs::addInstruction()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00637">llvm::MachineBasicBlock::addLiveIn()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00710">llvm::MachineFunction::addLiveIn()</a>, <a class="el" href="LivePhysRegs_8cpp_source.html#l00259">llvm::addLiveIns()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00309">llvm::AMDGPURegisterBankInfo::addMappingFromTable()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00201">llvm::MachineInstr::addOperand()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00669">llvm::PressureDiff::addPressureChange()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05421">adjustAllocatableRegClass()</a>, <a class="el" href="ARMLoadStoreOptimizer_8cpp_source.html#l03016">AdjustBaseAndOffset()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l02975">llvm::ARMFrameLowering::adjustForSegmentedStacks()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l14891">llvm::SITargetLowering::AdjustInstrPostInstrSelection()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00598">llvm::RegisterOperands::adjustLaneLiveness()</a>, <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00190">llvm::RISCVRegisterInfo::adjustReg()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00945">llvm::RegPressureTracker::advance()</a>, <a class="el" href="LoadStoreOpt_8cpp_source.html#l00105">llvm::GISelAddressing::aliasIsKnownForLoadStore()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02375">llvm::SITargetLowering::allocateHSAUserSGPRs()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00456">allocateHSAUserSGPRs()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02179">llvm::SITargetLowering::allocateSpecialEntryInputVGPRs()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00440">llvm::SIMachineFunctionInfo::allocateVGPRSpillToAGPR()</a>, <a class="el" href="PHIElimination_8cpp_source.html#l00259">allPhiOperandsUndefined()</a>, <a class="el" href="AMDGPUCombinerHelper_8cpp_source.html#l00117">allUsesHaveSourceMods()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l06974">llvm::ARMBaseInstrInfo::analyzeLoopForPipelining()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l05428">llvm::PPCInstrInfo::analyzeLoopForPipelining()</a>, <a class="el" href="MachineInstrBundle_8cpp_source.html#l00309">llvm::AnalyzeVirtRegLanesInBundle()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00440">llvm::RegisterBankInfo::applyDefaultMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01448">llvm::AMDGPURegisterBankInfo::applyMappingBFE()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01170">llvm::AMDGPURegisterBankInfo::applyMappingDynStackAlloc()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02177">llvm::AMDGPURegisterBankInfo::applyMappingImpl()</a>, <a class="el" href="MipsRegisterBankInfo_8cpp_source.html#l00732">llvm::MipsRegisterBankInfo::applyMappingImpl()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01054">llvm::AMDGPURegisterBankInfo::applyMappingLoad()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01554">llvm::AMDGPURegisterBankInfo::applyMappingMAD_64_32()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01330">llvm::AMDGPURegisterBankInfo::applyMappingSBufferLoad()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02110">llvm::AMDGPURegisterBankInfo::applyMappingSMULU64()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l01038">llvm::AMDGPUCallLowering::areCalleeOutgoingArgsTailCallable()</a>, <a class="el" href="ARMAsmBackendDarwin_8h_source.html#l00023">llvm::ARMAsmBackendDarwin::ARMAsmBackendDarwin()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00854">llvm::LegalizationArtifactCombiner::ArtifactValueFinder::ArtifactValueFinder()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l02327">llvm::PPCFrameLowering::assignCalleeSavedSpillSlots()</a>, <a class="el" href="CallLowering_8cpp_source.html#l01268">llvm::CallLowering::IncomingValueHandler::assignValueToReg()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l12357">attachMEMCPYScratchRegs()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01332">attemptDebugCopyProp()</a>, <a class="el" href="LivePhysRegs_8cpp_source.html#l00141">llvm::LivePhysRegs::available()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00350">llvm::MIPatternMatch::bind_helper&lt; const ConstantFP * &gt;::bind()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00341">llvm::MIPatternMatch::bind_helper&lt; LLT &gt;::bind()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00326">llvm::MIPatternMatch::bind_helper&lt; MachineInstr * &gt;::bind()</a>, <a class="el" href="MachineSink_8cpp_source.html#l00285">blockPrologueInterferes()</a>, <a class="el" href="RDFGraph_8cpp_source.html#l00858">llvm::rdf::DataFlowGraph::build()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02799">llvm::AMDGPULegalizerInfo::buildAbsGlobalAddress()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l05087">buildAddr64RSrc()</a>, <a class="el" href="InlineAsmLowering_8cpp_source.html#l00182">buildAnyextOrCopy()</a>, <a class="el" href="SPIRVBuiltins_8cpp_source.html#l00531">llvm::buildAtomicCompareExchangeInst()</a>, <a class="el" href="SPIRVBuiltins_8cpp_source.html#l00669">llvm::buildAtomicFlagInst()</a>, <a class="el" href="SPIRVBuiltins_8cpp_source.html#l00637">llvm::buildAtomicRMWInst()</a>, <a class="el" href="SPIRVBuiltins_8cpp_source.html#l00701">llvm::buildBarrierInst()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00343">buildCopyFromRegs()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00526">buildCopyToRegs()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00525">buildDefCFAReg()</a>, <a class="el" href="SPIRVDuplicatesTracker_8cpp_source.html#l00033">llvm::SPIRVGeneralDuplicatesTracker::buildDepsGraph()</a>, <a class="el" href="SPIRVBuiltins_8cpp_source.html#l01615">llvm::buildEnqueueKernel()</a>, <a class="el" href="CallLowering_8cpp_source.html#l01227">llvm::CallLowering::IncomingValueHandler::buildExtensionHint()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05524">llvm::SIInstrInfo::buildExtractSubReg()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05553">llvm::SIInstrInfo::buildExtractSubRegOrImm()</a>, <a class="el" href="SPIRVGlobalRegistry_8cpp_source.html#l00463">llvm::SPIRVGlobalRegistry::buildGlobalVariable()</a>, <a class="el" href="SPIRVBuiltins_8cpp_source.html#l00323">llvm::buildLoadInst()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00079">buildLogBase2()</a>, <a class="el" href="SPIRVBuiltins_8cpp_source.html#l00439">llvm::buildMemSemanticsReg()</a>, <a class="el" href="SPIRVBuiltins_8cpp_source.html#l01468">llvm::buildNDRange()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l05096">buildOffsetSrc()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l08976">llvm::AArch64InstrInfo::buildOutlinedFrame()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00703">llvm::AMDGPURegisterBankInfo::buildReadFirstLane()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l03959">buildRegSequence()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l05044">buildRSRC()</a>, <a class="el" href="SPIRVBuiltins_8cpp_source.html#l00421">llvm::buildScopeReg()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00881">buildScratchExecCopy()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01842">llvm::AMDGPURegisterBankInfo::buildVCopy()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01281">llvm::RegPressureTracker::bumpDownwardPressure()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01040">llvm::RegPressureTracker::bumpUpwardPressure()</a>, <a class="el" href="LiveIntervalCalc_8cpp_source.html#l00042">llvm::LiveIntervalCalc::calculate()</a>, <a class="el" href="CalcSpillWeights_8cpp_source.html#l00033">llvm::VirtRegAuxInfo::calculateSpillWeightsAndHints()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05881">canCombine()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l01782">canCombineFPFusedMultiply()</a>, <a class="el" href="HexagonNewValueJump_8cpp_source.html#l00237">canCompareBeNewValueJump()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l04832">canEmitConjunction()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l01362">canFoldAsPredicatedOp()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00451">canFoldCopy()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00957">canFoldInAddressingMode()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02715">llvm::AArch64InstrInfo::canFoldIntoAddrMode()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00632">canFoldIntoCSel()</a>, <a class="el" href="LanaiInstrInfo_8cpp_source.html#l00456">canFoldIntoSelect()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00698">llvm::AArch64InstrInfo::canInsertSelect()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l01505">llvm::PPCInstrInfo::canInsertSelect()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00537">llvm::SystemZInstrInfo::canInsertSelect()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03993">llvm::X86InstrInfo::canInsertSelect()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03170">llvm::SIInstrInfo::canInsertSelect()</a>, <a class="el" href="CalcSpillWeights_8cpp_source.html#l00149">canMemFoldInlineAsm()</a>, <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l01492">canMutatePriorConfig()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00453">llvm::ARMBaseRegisterInfo::canRealignStack()</a>, <a class="el" href="LoongArchRegisterInfo_8cpp_source.html#l00199">llvm::LoongArchRegisterInfo::canRealignStack()</a>, <a class="el" href="M68kRegisterInfo_8cpp_source.html#l00243">llvm::M68kRegisterInfo::canRealignStack()</a>, <a class="el" href="X86RegisterInfo_8cpp_source.html#l00773">llvm::X86RegisterInfo::canRealignStack()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00199">llvm::canReplaceReg()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04302">llvm::SIInstrInfo::canShrink()</a>, <a class="el" href="LICM_8cpp_source.html#l01149">llvm::canSinkOrHoistInst()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l01040">llvm::AArch64FrameLowering::canUseAsPrologue()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l00501">castBufferRsrcFromV4I32()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l00542">castBufferRsrcToV4I32()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l02331">llvm::MachineInstr::changeDebugValuesDefReg()</a>, <a class="el" href="GISelChangeObserver_8cpp_source.html#l00018">llvm::GISelChangeObserver::changingAllUsesOfReg()</a>, <a class="el" href="X86VZeroUpper_8cpp_source.html#l00138">checkFnHasLiveInYmmOrZmm()</a>, <a class="el" href="GCNVOPDUtils_8cpp_source.html#l00037">llvm::checkVOPDRegConstraints()</a>, <a class="el" href="X86MCTargetDesc_8cpp_source.html#l00533">llvm::X86_MC::X86MCInstrAnalysis::clearsSuperRegisters()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00567">llvm::RegisterOperands::collect()</a>, <a class="el" href="ARMELFStreamer_8cpp_source.html#l01402">collectHWRegs()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00170">collectVirtualRegUses()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00985">llvm::AMDGPURegisterBankInfo::collectWaterfallOperands()</a>, <a class="el" href="NVPTXPeephole_8cpp_source.html#l00109">CombineCVTAToLocal()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l01886">combineFPFusedMultiply()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l03739">llvm::PPCInstrInfo::combineRLWINM()</a>, <a class="el" href="HexagonBlockRanges_8cpp_source.html#l00428">llvm::HexagonBlockRanges::computeDeadMap()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l03064">computeIndirectRegIndex()</a>, <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l00821">computeInfoForInstr()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l15519">llvm::SITargetLowering::computeKnownAlignForTargetInstr()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l15451">llvm::SITargetLowering::computeKnownBitsForTargetInstr()</a>, <a class="el" href="LivePhysRegs_8cpp_source.html#l00248">llvm::computeLiveIns()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l01973">computeLiveOuts()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l05798">llvm::AMDGPUTargetLowering::computeNumSignBitsForTargetInstr()</a>, <a class="el" href="LiveInterval_8cpp_source.html#l00965">llvm::LiveInterval::computeSubRangeUndefs()</a>, <a class="el" href="WebAssemblyRegColoring_8cpp_source.html#l00065">computeWeight()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00645">llvm::ConstantFoldBinOp()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00930">llvm::ConstantFoldCastOp()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00967">llvm::ConstantFoldCTLZ()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00913">llvm::ConstantFoldExtOp()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00711">llvm::ConstantFoldFPBinOp()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l01492">constantFoldFpUnary()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00954">llvm::ConstantFoldIntToFloat()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00765">llvm::ConstantFoldVectorBinop()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00134">llvm::RegisterBankInfo::constrainGenericRegister()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00054">llvm::constrainOperandRegClass()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01015">llvm::AMDGPURegisterBankInfo::constrainOpWithReadfirstlane()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00068">constrainRegClass()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02006">constrainRegToBank()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00044">llvm::constrainRegToClass()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00153">llvm::constrainSelectedInstRegOperands()</a>, <a class="el" href="Context_8h_source.html#l00057">llvm::mca::Context::Context()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00097">convertImplicitDefToConstZero()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l08648">llvm::SIInstrInfo::convertNonUniformIfRegion()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l08673">llvm::SIInstrInfo::convertNonUniformLoopRegion()</a>, <a class="el" href="SPIRVLegalizerInfo_8cpp_source.html#l00280">convertPtrToInt()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l03677">llvm::PPCInstrInfo::convertToImmediateForm()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03769">llvm::SIInstrInfo::convertToThreeAddress()</a>, <a class="el" href="CallLowering_8cpp_source.html#l01154">llvm::CallLowering::ValueHandler::copyArgumentMemory()</a>, <a class="el" href="CalcSpillWeights_8cpp_source.html#l00047">llvm::VirtRegAuxInfo::copyHint()</a>, <a class="el" href="NVPTXInstrInfo_8cpp_source.html#l00032">llvm::NVPTXInstrInfo::copyPhysReg()</a>, <a class="el" href="SPIRVInstrInfo_8cpp_source.html#l00230">llvm::SPIRVInstrInfo::copyPhysReg()</a>, <a class="el" href="WebAssemblyInstrInfo_8cpp_source.html#l00057">llvm::WebAssemblyInstrInfo::copyPhysReg()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00907">copySubReg()</a>, <a class="el" href="AArch64AsmBackend_8cpp_source.html#l00796">llvm::createAArch64leAsmBackend()</a>, <a class="el" href="AArch64MCTargetDesc_8cpp_source.html#l00342">createAArch64MCAsmInfo()</a>, <a class="el" href="AArch64MCTargetDesc_8cpp_source.html#l00365">createAArch64MCInstPrinter()</a>, <a class="el" href="AMDGPUMCTargetDesc_8cpp_source.html#l00084">createAMDGPUMCInstPrinter()</a>, <a class="el" href="ARCMCTargetDesc_8cpp_source.html#l00067">createARCMCInstPrinter()</a>, <a class="el" href="ARMAsmBackend_8cpp_source.html#l01336">createARMAsmBackend()</a>, <a class="el" href="ARMAsmBackend_8cpp_source.html#l01365">llvm::createARMBEAsmBackend()</a>, <a class="el" href="ARMAsmBackend_8cpp_source.html#l01358">llvm::createARMLEAsmBackend()</a>, <a class="el" href="ARMMCTargetDesc_8cpp_source.html#l00340">createARMMCAsmInfo()</a>, <a class="el" href="ARMMCTargetDesc_8cpp_source.html#l00379">createARMMCInstPrinter()</a>, <a class="el" href="AVRMCTargetDesc_8cpp_source.html#l00060">createAVRMCInstPrinter()</a>, <a class="el" href="AMDGPUMachineCFGStructurizer_8cpp_source.html#l00599">createBBSelectReg()</a>, <a class="el" href="BPFMCTargetDesc_8cpp_source.html#l00062">createBPFMCInstPrinter()</a>, <a class="el" href="CSKYMCTargetDesc_8cpp_source.html#l00040">createCSKYMCAsmInfo()</a>, <a class="el" href="CSKYMCTargetDesc_8cpp_source.html#l00058">createCSKYMCInstPrinter()</a>, <a class="el" href="LiveIntervalCalc_8cpp_source.html#l00123">llvm::LiveIntervalCalc::createDeadDefs()</a>, <a class="el" href="DirectXMCTargetDesc_8cpp_source.html#l00111">createDXILMCInstPrinter()</a>, <a class="el" href="HexagonMCTargetDesc_8cpp_source.html#l00317">createHexagonMCAsmInfo()</a>, <a class="el" href="HexagonMCTargetDesc_8cpp_source.html#l00330">createHexagonMCInstPrinter()</a>, <a class="el" href="LanaiMCTargetDesc_8cpp_source.html#l00075">createLanaiMCInstPrinter()</a>, <a class="el" href="SILowerI1Copies_8cpp_source.html#l00414">llvm::createLaneMaskReg()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l05237">llvm::AMDGPUTargetLowering::CreateLiveInRegister()</a>, <a class="el" href="LoongArchMCTargetDesc_8cpp_source.html#l00062">createLoongArchMCAsmInfo()</a>, <a class="el" href="LoongArchMCTargetDesc_8cpp_source.html#l00075">createLoongArchMCInstPrinter()</a>, <a class="el" href="M68kMCTargetDesc_8cpp_source.html#l00073">createM68kMCAsmInfo()</a>, <a class="el" href="M68kMCTargetDesc_8cpp_source.html#l00102">createM68kMCInstPrinter()</a>, <a class="el" href="TargetRegistry_8h_source.html#l00503">llvm::Target::createMCAsmBackend()</a>, <a class="el" href="TargetRegistry_8h_source.html#l00424">llvm::Target::createMCAsmInfo()</a>, <a class="el" href="WebAssemblyMCTargetDesc_8cpp_source.html#l00076">createMCInstPrinter()</a>, <a class="el" href="TargetRegistry_8h_source.html#l00540">llvm::Target::createMCInstPrinter()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00621">llvm::createMemLibcall()</a>, <a class="el" href="MipsAsmBackend_8cpp_source.html#l00599">llvm::createMipsAsmBackend()</a>, <a class="el" href="MipsMCTargetDesc_8cpp_source.html#l00084">createMipsMCAsmInfo()</a>, <a class="el" href="MipsMCTargetDesc_8cpp_source.html#l00096">createMipsMCInstPrinter()</a>, <a class="el" href="MSP430MCTargetDesc_8cpp_source.html#l00047">createMSP430MCAsmInfo()</a>, <a class="el" href="MSP430MCTargetDesc_8cpp_source.html#l00073">createMSP430MCInstPrinter()</a>, <a class="el" href="SPIRVPreLegalizer_8cpp_source.html#l00342">createNewIdReg()</a>, <a class="el" href="NVPTXMCTargetDesc_8cpp_source.html#l00053">createNVPTXMCInstPrinter()</a>, <a class="el" href="ARMLoadStoreOptimizer_8cpp_source.html#l03071">createPostIncLoadStore()</a>, <a class="el" href="PPCMCTargetDesc_8cpp_source.html#l00181">createPPCMCAsmInfo()</a>, <a class="el" href="PPCMCTargetDesc_8cpp_source.html#l00453">createPPCMCInstPrinter()</a>, <a class="el" href="RISCVMCTargetDesc_8cpp_source.html#l00060">createRISCVMCAsmInfo()</a>, <a class="el" href="RISCVMCTargetDesc_8cpp_source.html#l00088">createRISCVMCInstPrinter()</a>, <a class="el" href="SparcMCTargetDesc_8cpp_source.html#l00043">createSparcMCAsmInfo()</a>, <a class="el" href="SparcMCTargetDesc_8cpp_source.html#l00098">createSparcMCInstPrinter()</a>, <a class="el" href="SparcMCTargetDesc_8cpp_source.html#l00053">createSparcV9MCAsmInfo()</a>, <a class="el" href="SPIRVMCTargetDesc_8cpp_source.html#l00067">createSPIRVMCInstPrinter()</a>, <a class="el" href="SystemZMCTargetDesc_8cpp_source.html#l00153">createSystemZMCAsmInfo()</a>, <a class="el" href="SystemZMCTargetDesc_8cpp_source.html#l00184">createSystemZMCInstPrinter()</a>, <a class="el" href="SPIRVGlobalRegistry_8cpp_source.html#l00062">createTypeVReg()</a>, <a class="el" href="VEMCTargetDesc_8cpp_source.html#l00036">createVEMCAsmInfo()</a>, <a class="el" href="VEMCTargetDesc_8cpp_source.html#l00080">createVEMCInstPrinter()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02100">llvm::HexagonInstrInfo::createVR()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00711">llvm::RegisterBankInfo::OperandsMapper::createVRegs()</a>, <a class="el" href="X86AsmBackend_8cpp_source.html#l01494">llvm::createX86_32AsmBackend()</a>, <a class="el" href="X86AsmBackend_8cpp_source.html#l01513">llvm::createX86_64AsmBackend()</a>, <a class="el" href="X86MCTargetDesc_8cpp_source.html#l00433">createX86MCAsmInfo()</a>, <a class="el" href="X86MCTargetDesc_8cpp_source.html#l00482">createX86MCInstPrinter()</a>, <a class="el" href="XCoreMCTargetDesc_8cpp_source.html#l00070">createXCoreMCInstPrinter()</a>, <a class="el" href="XtensaMCTargetDesc_8cpp_source.html#l00047">createXtensaMCInstPrinter()</a>, <a class="el" href="DetectDeadLanes_8cpp_source.html#l00041">llvm::DeadLaneDetector::DeadLaneDetector()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00368">decodeOperand_AVLdSt_Any()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00064">decreaseSetPressure()</a>, <a class="el" href="TileShapeInfo_8h_source.html#l00066">llvm::ShapeT::deduceImm()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l05063">definedBySignExtendingOp()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l05110">definedByZeroExtendingOp()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l03226">llvm::AArch64FrameLowering::determineCalleeSaves()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l02262">llvm::ARMFrameLowering::determineCalleeSaves()</a>, <a class="el" href="CSKYFrameLowering_8cpp_source.html#l00357">llvm::CSKYFrameLowering::determineCalleeSaves()</a>, <a class="el" href="HexagonFrameLowering_8cpp_source.html#l02078">llvm::HexagonFrameLowering::determineCalleeSaves()</a>, <a class="el" href="TargetFrameLoweringImpl_8cpp_source.html#l00082">llvm::TargetFrameLowering::determineCalleeSaves()</a>, <a class="el" href="XCoreFrameLowering_8cpp_source.html#l00529">llvm::XCoreFrameLowering::determineCalleeSaves()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l01639">llvm::SIFrameLowering::determineCalleeSavesSGPR()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l01489">llvm::SIFrameLowering::determinePrologEpilogSGPRSaves()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00712">llvm::RegPressureTracker::discoverLiveInOrOut()</a>, <a class="el" href="LiveInterval_8cpp_source.html#l01349">llvm::ConnectedVNInfoEqClasses::Distribute()</a>, <a class="el" href="ARCOptAddrMode_8cpp_source.html#l00150">dominatesAllUsesOf()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01595">llvm::MachineInstr::dumpr()</a>, <a class="el" href="HexagonRegisterInfo_8cpp_source.html#l00208">llvm::HexagonRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="CSKYRegisterInfo_8cpp_source.html#l00182">llvm::CSKYRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="LoongArchRegisterInfo_8cpp_source.html#l00112">llvm::LoongArchRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00425">llvm::RISCVRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="WebAssemblyRegisterInfo_8cpp_source.html#l00053">llvm::WebAssemblyRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="MSP430FrameLowering_8cpp_source.html#l00057">llvm::MSP430FrameLowering::emitCalleeSavedFrameMoves()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l00482">llvm::X86FrameLowering::emitCalleeSavedFrameMoves()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l00461">llvm::X86FrameLowering::emitCalleeSavedFrameMovesFullCFA()</a>, <a class="el" href="Thumb1FrameLowering_8cpp_source.html#l00104">emitCallSPUpdate()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l12372">llvm::PPCTargetLowering::emitEHSjLjLongJmp()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l02308">llvm::VETargetLowering::emitEHSjLjLongJmp()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l12230">llvm::PPCTargetLowering::emitEHSjLjSetJmp()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l02177">llvm::VETargetLowering::emitEHSjLjSetJmp()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00594">llvm::SIFrameLowering::emitEntryFunctionPrologue()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l01221">llvm::SIFrameLowering::emitEpilogue()</a>, <a class="el" href="WebAssemblyFrameLowering_8cpp_source.html#l00331">llvm::WebAssemblyFrameLowering::emitEpilogue()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l17025">emitFROUND()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l04166">llvm::SITargetLowering::emitGWSMemViolTestLoop()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l04496">emitIndirectDst()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l04410">emitIndirectSrc()</a>, <a class="el" href="R600ISelLowering_8cpp_source.html#l00212">llvm::R600TargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l04714">llvm::SITargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l11968">llvm::ARMTargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l12665">llvm::PPCTargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l35960">llvm::X86TargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03391">llvm::AArch64InstrInfo::emitLdStWithAddr()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l04216">emitLoadM0FromVGPRLoop()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l06146">emitLoadScalarOpsFromVGPRLoop()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l12503">llvm::PPCTargetLowering::emitProbedAlloca()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l01069">llvm::SIFrameLowering::emitPrologue()</a>, <a class="el" href="ARCFrameLowering_8cpp_source.html#l00115">llvm::ARCFrameLowering::emitPrologue()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l00731">llvm::ARMFrameLowering::emitPrologue()</a>, <a class="el" href="Thumb1FrameLowering_8cpp_source.html#l00147">llvm::Thumb1FrameLowering::emitPrologue()</a>, <a class="el" href="AVRFrameLowering_8cpp_source.html#l00050">llvm::AVRFrameLowering::emitPrologue()</a>, <a class="el" href="CSKYFrameLowering_8cpp_source.html#l00078">llvm::CSKYFrameLowering::emitPrologue()</a>, <a class="el" href="Mips16FrameLowering_8cpp_source.html#l00041">llvm::Mips16FrameLowering::emitPrologue()</a>, <a class="el" href="MipsSEFrameLowering_8cpp_source.html#l00401">llvm::MipsSEFrameLowering::emitPrologue()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l00604">llvm::PPCFrameLowering::emitPrologue()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00539">llvm::SystemZELFFrameLowering::emitPrologue()</a>, <a class="el" href="WebAssemblyFrameLowering_8cpp_source.html#l00261">llvm::WebAssemblyFrameLowering::emitPrologue()</a>, <a class="el" href="XCoreFrameLowering_8cpp_source.html#l00223">llvm::XCoreFrameLowering::emitPrologue()</a>, <a class="el" href="Thumb1FrameLowering_8cpp_source.html#l00066">emitPrologueEpilogueSPUpdate()</a>, <a class="el" href="LoongArchISelLowering_8cpp_source.html#l03255">emitPseudoXVINSGR2VR()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l16695">emitQuietFCMP()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l02375">llvm::VETargetLowering::emitSjLjDispatchBlock()</a>, <a class="el" href="ThumbRegisterInfo_8cpp_source.html#l00251">llvm::emitThumbRegPlusImmediate()</a>, <a class="el" href="ThumbRegisterInfo_8cpp_source.html#l00124">emitThumbRegPlusImmInReg()</a>, <a class="el" href="LoongArchISelLowering_8cpp_source.html#l03130">emitVecCondBranchPseudo()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l16969">emitVFROUND_NOEXCEPT_MASK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l33924">emitXBegin()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l09789">llvm::SIInstrInfo::enforceOperandRCAlignment()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l01536">llvm::eraseInstr()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l01521">llvm::eraseInstrs()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l09280">llvm::execMayBeModifiedBeforeAnyUse()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l09247">llvm::execMayBeModifiedBeforeUse()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00775">llvm::AMDGPURegisterBankInfo::executeInWaterfallLoop()</a>, <a class="el" href="GIMatchTableExecutorImpl_8h_source.html#l00046">llvm::GIMatchTableExecutor::executeMatchTable()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02596">llvm::SIInstrInfo::expandMovDPP64()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01051">llvm::HexagonInstrInfo::expandPostRAPseudo()</a>, <a class="el" href="SPIRVInstrInfo_8cpp_source.html#l00247">llvm::SPIRVInstrInfo::expandPostRAPseudo()</a>, <a class="el" href="HexagonBlockRanges_8cpp_source.html#l00261">llvm::HexagonBlockRanges::expandToSubRegs()</a>, <a class="el" href="CallLowering_8cpp_source.html#l01177">llvm::CallLowering::ValueHandler::extendRegister()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00480">llvm::extractParts()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l06391">extractRsrcPtr()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00584">llvm::extractVectorParts()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l00526">llvm::PPCInstrInfo::finalizeInsInstrs()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l15335">llvm::SITargetLowering::finalizeLowering()</a>, <a class="el" href="RISCVRVVInitUndef_8cpp_source.html#l00138">findImplictDefMIFromReg()</a>, <a class="el" href="MVETPAndVPTOptimisationsPass_8cpp_source.html#l00111">findLoopComponents()</a>, <a class="el" href="PHIEliminationUtils_8cpp_source.html#l00021">llvm::findPHICopyInsertPoint()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l03147">llvm::SIRegisterInfo::findReachingDef()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l01018">findRedundantFlagInstr()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l01016">findScratchNonCalleeSaveRegister()</a>, <a class="el" href="SIPeepholeSDWA_8cpp_source.html#l00287">findSingleRegDef()</a>, <a class="el" href="SIPeepholeSDWA_8cpp_source.html#l00265">findSingleRegUse()</a>, <a class="el" href="WebAssemblyExplicitLocals_8cpp_source.html#l00184">findStartOfTree()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00128">findSurvivorBackwards()</a>, <a class="el" href="Thumb1FrameLowering_8cpp_source.html#l00613">findTemporariesForLR()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00901">llvm::LegalizationArtifactCombiner::ArtifactValueFinder::findUnmergeThatDefinesReg()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02950">llvm::SIRegisterInfo::findUnusedRegister()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00034">findUnusedRegister()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01221">findUseBetween()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l05573">llvm::AMDGPULegalizerInfo::fixStoreSourceType()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l07733">fixupPHIOpBanks()</a>, <a class="el" href="SPIRVPreLegalizer_8cpp_source.html#l00098">foldConstantsIntoIntrinsics()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l03468">llvm::PPCInstrInfo::foldFrameOffset()</a>, <a class="el" href="SPIRVInstructionSelector_8cpp_source.html#l01238">foldImm()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03354">llvm::SIInstrInfo::FoldImmediate()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03311">llvm::ARMBaseInstrInfo::FoldImmediate()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l02103">llvm::PPCInstrInfo::FoldImmediate()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00613">llvm::SystemZInstrInfo::FoldImmediate()</a>, <a class="el" href="VEInstrInfo_8cpp_source.html#l00578">llvm::VEInstrInfo::FoldImmediate()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l05829">llvm::X86InstrInfo::FoldImmediate()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l05672">llvm::X86InstrInfo::FoldImmediateImpl()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05465">llvm::AArch64InstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l09373">llvm::SIInstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l01006">llvm::SystemZInstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00264">foldVGPRCopyIntoRegSequence()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l12037">FollowCopyChain()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l07984">forceReg()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l01179">llvm::TargetInstrInfo::genAlternativeCodeSequence()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l06922">llvm::AArch64InstrInfo::genAlternativeCodeSequence()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l01928">llvm::RISCVInstrInfo::genAlternativeCodeSequence()</a>, <a class="el" href="SPIRVPreLegalizer_8cpp_source.html#l00251">generateAssignInstrs()</a>, <a class="el" href="SPIRVBuiltins_8cpp_source.html#l00841">llvm::generateGroupInst()</a>, <a class="el" href="SPIRVBuiltins_8cpp_source.html#l01857">llvm::generateLoadStoreInst()</a>, <a class="el" href="SPIRVBuiltins_8cpp_source.html#l01256">llvm::generateReadImageInst()</a>, <a class="el" href="SPIRVBuiltins_8cpp_source.html#l01350">llvm::generateSampleImageInst()</a>, <a class="el" href="SPIRVBuiltins_8cpp_source.html#l01412">llvm::generateSpecConstantInst()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l06667">genFNegatedMAD()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l06606">genFusedMultiply()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l06750">genFusedMultiplyAcc()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l06779">genFusedMultiplyAccNeg()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l06796">genFusedMultiplyIdx()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l06806">genFusedMultiplyIdxNeg()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l06709">genIndexedMultiply()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l06839">genMaddR()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l06760">genNeg()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l06876">genSubAdd2SubSub()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l11827">genTPEntry()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l11865">genTPLoopBody()</a>, <a class="el" href="SPIRVBuiltins_8cpp_source.html#l00929">llvm::genWorkgroupQuery()</a>, <a class="el" href="AArch64GlobalISelUtils_8cpp_source.html#l00021">llvm::AArch64GISelUtils::getAArch64VectorSplat()</a>, <a class="el" href="AArch64GlobalISelUtils_8cpp_source.html#l00035">llvm::AArch64GISelUtils::getAArch64VectorSplatScalar()</a>, <a class="el" href="LegalizerInfo_8cpp_source.html#l00332">llvm::LegalizerInfo::getAction()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l08821">llvm::SIInstrInfo::getAddNoCarry()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03710">llvm::AMDGPURegisterBankInfo::getAGPROpMapping()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00257">llvm::TargetRegisterInfo::getAllocatableSet()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00420">llvm::getAnyConstantVRegValWithLookThrough()</a>, <a class="el" href="X86ArgumentStackSlotRebase_8cpp_source.html#l00068">getArgBaseReg()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01783">getBaseWithConstantOffset()</a>, <a class="el" href="AMDGPUGlobalISelUtils_8cpp_source.html#l00020">llvm::AMDGPU::getBaseWithConstantOffset()</a>, <a class="el" href="SPIRVBuiltins_8cpp_source.html#l01537">llvm::getBlockStructInstr()</a>, <a class="el" href="SPIRVBuiltins_8cpp_source.html#l01584">llvm::getBlockStructType()</a>, <a class="el" href="FunctionLoweringInfo_8cpp_source.html#l00539">llvm::FunctionLoweringInfo::getCatchPadExceptionPointerVReg()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00439">llvm::getConstantFPVRegVal()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l00720">llvm::PPCInstrInfo::getConstantFromConstantPool()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l05316">getConstantZext32Val()</a>, <a class="el" href="SPIRVBuiltins_8cpp_source.html#l01559">llvm::getConstFromIntrinsic()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l03105">llvm::SIRegisterInfo::getConstrainedRegClassForOperand()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04439">llvm::X86InstrInfo::getConstValDefinedInReg()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00189">getCopyRegClasses()</a>, <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00669">getDataDeps()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03558">llvm::AMDGPURegisterBankInfo::getDefaultMappingAllVGPR()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03516">llvm::AMDGPURegisterBankInfo::getDefaultMappingSOP()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03534">llvm::AMDGPURegisterBankInfo::getDefaultMappingVOP()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00466">llvm::getDefIgnoringCopies()</a>, <a class="el" href="SPIRVUtils_8cpp_source.html#l00210">llvm::getDefInstrMaybeConstant()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00157">getDefRegMask()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00447">llvm::getDefSrcRegIgnoringCopies()</a>, <a class="el" href="X86DynAllocaExpander_8cpp_source.html#l00080">getDynAllocaAmount()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l01296">llvm::getFConstantSplat()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00428">llvm::getFConstantVRegValWithLookThrough()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l00351">llvm::PPCInstrInfo::getFMAPatterns()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l06319">getFMULPatterns()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l06372">getFNEGPatterns()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03734">getFoldableImm()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00880">llvm::getFunctionLiveInPhysReg()</a>, <a class="el" href="CSKYInstrInfo_8cpp_source.html#l00566">llvm::CSKYInstrInfo::getGlobalBaseReg()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l01281">llvm::getIConstantSplatSExtVal()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l01263">llvm::getIConstantSplatVal()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00305">llvm::getIConstantVRegSExtVal()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00293">llvm::getIConstantVRegVal()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00414">llvm::getIConstantVRegValWithLookThrough()</a>, <a class="el" href="SPIRVUtils_8cpp_source.html#l00225">llvm::getIConstVal()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03577">llvm::AMDGPURegisterBankInfo::getImageMapping()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00725">getImmedFromMO()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l05335">llvm::AMDGPULegalizerInfo::getImplicitArgPtr()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01153">llvm::R600InstrInfo::getIndirectIndexBegin()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l04391">getIndirectSGPRIdx()</a>, <a class="el" href="AArch64RegisterBankInfo_8cpp_source.html#l00292">llvm::AArch64RegisterBankInfo::getInstrAlternativeMappings()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00470">llvm::AMDGPURegisterBankInfo::getInstrAlternativeMappings()</a>, <a class="el" href="X86RegisterBankInfo_8cpp_source.html#l00280">llvm::X86RegisterBankInfo::getInstrAlternativeMappings()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00346">llvm::AMDGPURegisterBankInfo::getInstrAlternativeMappingsIntrinsic()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00386">llvm::AMDGPURegisterBankInfo::getInstrAlternativeMappingsIntrinsicWSideEffects()</a>, <a class="el" href="AArch64RegisterBankInfo_8cpp_source.html#l00649">llvm::AArch64RegisterBankInfo::getInstrMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03727">llvm::AMDGPURegisterBankInfo::getInstrMapping()</a>, <a class="el" href="ARMRegisterBankInfo_8cpp_source.html#l00217">llvm::ARMRegisterBankInfo::getInstrMapping()</a>, <a class="el" href="MipsRegisterBankInfo_8cpp_source.html#l00424">llvm::MipsRegisterBankInfo::getInstrMapping()</a>, <a class="el" href="PPCRegisterBankInfo_8cpp_source.html#l00069">llvm::PPCRegisterBankInfo::getInstrMapping()</a>, <a class="el" href="RISCVRegisterBankInfo_8cpp_source.html#l00219">llvm::RISCVRegisterBankInfo::getInstrMapping()</a>, <a class="el" href="X86RegisterBankInfo_8cpp_source.html#l00164">llvm::X86RegisterBankInfo::getInstrMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03636">llvm::AMDGPURegisterBankInfo::getInstrMappingForLoad()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00164">llvm::RegisterBankInfo::getInstrMappingImpl()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l09477">llvm::SIInstrInfo::getInstructionUniformity()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03810">llvm::X86InstrInfo::getJumpTableIndex()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03797">getJumpTableIndexFromReg()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00421">getLanesWithProperty()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01252">llvm::RegPressureTracker::getLastUsedLanes()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00206">llvm::getLiveLaneMask()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00449">getLiveLanesAt()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01242">llvm::RegPressureTracker::getLiveLanesAt()</a>, <a class="el" href="GCNRegPressure_8h_source.html#l00268">llvm::getLiveRegMap()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00227">llvm::getLiveRegs()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01263">llvm::RegPressureTracker::getLiveThroughAt()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00096">llvm::DstOp::getLLTTy()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00167">llvm::SrcOp::getLLTTy()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03482">llvm::AMDGPURegisterBankInfo::getMappingType()</a>, <a class="el" href="Context_8h_source.html#l00061">llvm::mca::Context::getMCRegisterInfo()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l08203">getMemsetValue()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00336">llvm::RegisterBankInfo::OperandsMapper::getMRI()</a>, <a class="el" href="PeepholeOptimizer_8cpp_source.html#l01175">getNewSource()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8h_source.html#l00274">llvm::getOpcodeDef()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l00168">llvm::PPCInstrInfo::getOperandLatency()</a>, <a class="el" href="RISCVInstructionSelector_8cpp_source.html#l00432">getOperandsForBranch()</a>, <a class="el" href="GCNDPPCombine_8cpp_source.html#l00194">getOperandSize()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05486">llvm::SIInstrInfo::getOpRegClass()</a>, <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00697">getPHIDeps()</a>, <a class="el" href="LoadStoreOpt_8cpp_source.html#l00083">llvm::GISelAddressing::getPointerInfo()</a>, <a class="el" href="MachineFrameInfo_8cpp_source.html#l00115">llvm::MachineFrameInfo::getPristineRegs()</a>, <a class="el" href="SystemZRegisterInfo_8cpp_source.html#l00027">getRC32()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00336">llvm::ARMBaseRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00561">llvm::PPCRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00751">llvm::RISCVRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="SystemZRegisterInfo_8cpp_source.html#l00074">llvm::SystemZRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="X86RegisterInfo_8cpp_source.html#l01068">llvm::X86RegisterInfo::getRegAllocationHints()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00423">llvm::TargetRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00084">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00114">llvm::RegisterBankInfo::getRegBankFromConstraints()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03683">llvm::AMDGPURegisterBankInfo::getRegBankID()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00933">getRegClassesForCopy()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02997">llvm::SIRegisterInfo::getRegClassForOperandReg()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02991">llvm::SIRegisterInfo::getRegClassForReg()</a>, <a class="el" href="LiveRangeCalc_8h_source.html#l00167">llvm::LiveRangeCalc::getRegInfo()</a>, <a class="el" href="VirtRegMap_8h_source.html#l00092">llvm::VirtRegMap::getRegInfo()</a>, <a class="el" href="MCContext_8h_source.html#l00448">llvm::MCContext::getRegisterInfo()</a>, <a class="el" href="lib_2MC_2MCDisassembler_2Disassembler_8h_source.html#l00112">llvm::LLVMDisasmContext::getRegisterInfo()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00515">getRegLiveThroughMask()</a>, <a class="el" href="SIFoldOperands_8cpp_source.html#l00147">getRegOpRC()</a>, <a class="el" href="GCNRegPressure_8h_source.html#l00318">llvm::getRegPressure()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00503">llvm::TargetRegisterInfo::getRegSizeInBits()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l00988">llvm::LiveIntervals::HMEditor::getRegUnitLI()</a>, <a class="el" href="CodeGenCommonISel_8cpp_source.html#l00217">getSalvageOpsForTrunc()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02105">llvm::AMDGPULegalizerInfo::getSegmentAperture()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03691">llvm::AMDGPURegisterBankInfo::getSGPROpMapping()</a>, <a class="el" href="X86FastPreTileConfig_8cpp_source.html#l00291">getShape()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00498">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00127">getSrcFromCopy()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00473">llvm::getSrcRegIgnoringCopies()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l01440">getTestBitReg()</a>, <a class="el" href="X86RegisterInfo_8cpp_source.html#l01030">getTileShape()</a>, <a class="el" href="LoadStoreOpt_8cpp_source.html#l00629">getTruncStoreByteOffset()</a>, <a class="el" href="LegalizerInfo_8cpp_source.html#l00256">getTypeFromTypeIdx()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01540">llvm::MachineInstr::getTypeToPrint()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03621">llvm::AMDGPURegisterBankInfo::getValueMappingForPtr()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05214">llvm::SIInstrInfo::getVALUOp()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l01833">getVectorShiftImm()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l01842">getVectorSHLImm()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l01316">llvm::getVectorSplat()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03702">llvm::AMDGPURegisterBankInfo::getVGPROpMapping()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l03058">llvm::RISCVInstrInfo::getVLENFactoredAmount()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00264">getVRegDef()</a>, <a class="el" href="MIParser_8cpp_source.html#l00320">llvm::PerFunctionMIParsingState::getVRegInfo()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l09212">llvm::getVRegSubRegDef()</a>, <a class="el" href="CSEInfo_8h_source.html#l00174">llvm::GISelInstProfileBuilder::GISelInstProfileBuilder()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00691">llvm::CallLowering::handleAssignments()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01757">llvm::AMDGPURegisterBankInfo::handleD16VData()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l05510">llvm::AMDGPULegalizerInfo::handleD16VData()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l01498">llvm::LiveIntervals::handleMove()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l01514">llvm::LiveIntervals::handleMoveIntoNewBundle()</a>, <a class="el" href="RISCVOptWInstrs_8cpp_source.html#l00108">hasAllNBitUsers()</a>, <a class="el" href="RISCVOptWInstrs_8cpp_source.html#l00333">hasAllWUsers()</a>, <a class="el" href="AMDGPUResourceUsageAnalysis_8cpp_source.html#l00073">hasAnyNonFlatUseOfReg()</a>, <a class="el" href="WebAssemblyFixIrreducibleControlFlow_8cpp_source.html#l00494">hasArgumentDef()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03092">llvm::X86InstrInfo::hasCommutePreference()</a>, <a class="el" href="MCInstrDesc_8cpp_source.html#l00032">llvm::MCInstrDesc::hasImplicitDefOfPhysReg()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l05400">hasMoreUses()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00282">hasOneNonDBGUse()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00833">llvm::TargetInstrInfo::hasReassociableOperands()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00857">llvm::TargetInstrInfo::hasReassociableSibling()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l01683">llvm::RISCVInstrInfo::hasReassociableSibling()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03987">hasSameNumEltsOnAllVectorOperands()</a>, <a class="el" href="EarlyIfConversion_8cpp_source.html#l00565">hasSameValue()</a>, <a class="el" href="ModuloSchedule_8cpp_source.html#l00351">hasUseAfterLoop()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00948">llvm::SIInstrInfo::hasVGPRUses()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l00978">llvm::LiveIntervals::HMEditor::HMEditor()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00437">hoistAndMergeSGPRInits()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00050">llvm::GCNRegPressure::inc()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00050">increaseSetPressure()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00225">llvm::LiveRegSet::init()</a>, <a class="el" href="DeadMachineInstructionElim_8cpp_source.html#l00058">INITIALIZE_PASS()</a>, <a class="el" href="MIRParser_8cpp_source.html#l00461">llvm::MIRParserImpl::initializeMachineFunction()</a>, <a class="el" href="ModuleSymbolTable_8cpp_source.html#l00070">initializeRecordStreamer()</a>, <a class="el" href="AArch64MCTargetDesc_8cpp_source.html#l00066">llvm::AArch64_MC::initLLVMToCVRegMapping()</a>, <a class="el" href="ARMMCTargetDesc_8cpp_source.html#l00223">llvm::ARM_MC::initLLVMToCVRegMapping()</a>, <a class="el" href="X86MCTargetDesc_8cpp_source.html#l00168">llvm::X86_MC::initLLVMToSEHAndCVRegMapping()</a>, <a class="el" href="WebAssemblyMachineFunctionInfo_8cpp_source.html#l00036">llvm::WebAssemblyFunctionInfo::initWARegs()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l01238">llvm::PPCFrameLowering::inlineStackProbe()</a>, <a class="el" href="SPIRVPreLegalizer_8cpp_source.html#l00218">llvm::insertAssignInstr()</a>, <a class="el" href="VEInstrInfo_8cpp_source.html#l00226">llvm::VEInstrInfo::insertBranch()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l25438">llvm::AArch64TargetLowering::insertCopiesSplitCSR()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02692">llvm::SITargetLowering::insertCopiesSplitCSR()</a>, <a class="el" href="SILowerSGPRSpills_8cpp_source.html#l00086">insertCSRSaves()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01353">llvm::SIInstrInfo::insertEQ()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02827">llvm::SIInstrInfo::insertIndirectBranch()</a>, <a class="el" href="LoongArchInstrInfo_8cpp_source.html#l00406">llvm::LoongArchInstrInfo::insertIndirectBranch()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l01094">llvm::RISCVInstrInfo::insertIndirectBranch()</a>, <a class="el" href="AVRISelLowering_8cpp_source.html#l01919">llvm::insertMultibyteShift()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01366">llvm::SIInstrInfo::insertNE()</a>, <a class="el" href="MachineSSAUpdater_8cpp_source.html#l00119">InsertNewDef()</a>, <a class="el" href="PeepholeOptimizer_8cpp_source.html#l00819">insertPHI()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03212">llvm::SIInstrInfo::insertSelect()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00747">llvm::AArch64InstrInfo::insertSelect()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l01551">llvm::PPCInstrInfo::insertSelect()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00571">llvm::SystemZInstrInfo::insertSelect()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04030">llvm::X86InstrInfo::insertSelect()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00936">llvm::CallLowering::insertSRetIncomingArgument()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00875">llvm::CallLowering::insertSRetLoads()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00906">llvm::CallLowering::insertSRetStores()</a>, <a class="el" href="SILowerI1Copies_8cpp_source.html#l00419">insertUndefLaneMask()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01227">llvm::SIInstrInfo::insertVectorSelect()</a>, <a class="el" href="LoadStoreOpt_8cpp_source.html#l00190">llvm::GISelAddressing::instMayAlias()</a>, <a class="el" href="ARMLoadStoreOptimizer_8cpp.html#a9ec9e669e8b929152d40662fb39717fa">InstReorderLimit()</a>, <a class="el" href="AArch64MIPeepholeOpt_8cpp_source.html#l00613">is64bitDefwithZeroHigh64bit()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l03010">llvm::SIRegisterInfo::isAGPR()</a>, <a class="el" href="SIFoldOperands_8cpp_source.html#l01814">isAGPRCopy()</a>, <a class="el" href="AMDGPUAsmParser_8cpp_source.html#l04541">IsAGPROperand()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l01416">llvm::isAllOnesOrAllOnesSplat()</a>, <a class="el" href="MachineCopyPropagation_8cpp_source.html#l00950">isBackwardPropagatableCopy()</a>, <a class="el" href="GIMatchTableExecutor_8cpp_source.html#l00045">llvm::GIMatchTableExecutor::isBaseWithConstantOffset()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l08798">llvm::SIInstrInfo::isBasicBlockPrologue()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l01309">llvm::isBuildVectorAllOnes()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l01303">llvm::isBuildVectorAllZeros()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l01247">llvm::isBuildVectorConstantSplat()</a>, <a class="el" href="MachineCSE_8cpp_source.html#l00268">isCallerPreservedOrConstPhysReg()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l12501">llvm::SITargetLowering::isCanonicalized()</a>, <a class="el" href="AArch64GlobalISelUtils_8cpp_source.html#l00043">llvm::AArch64GISelUtils::isCMN()</a>, <a class="el" href="AMDGPUCombinerHelper_8cpp_source.html#l00155">isConstantCostlierToNegate()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l01386">llvm::isConstantOrConstantSplatVector()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l01349">llvm::isConstantOrConstantVector()</a>, <a class="el" href="MachineLICM_8cpp_source.html#l00975">isCopyFeedingInvariantStore()</a>, <a class="el" href="DetectDeadLanes_8cpp_source.html#l00067">isCrossCopy()</a>, <a class="el" href="NVPTXPeephole_8cpp_source.html#l00075">isCVTAToLocalCombinationCandidate()</a>, <a class="el" href="MachineCycleAnalysis_8cpp_source.html#l00094">llvm::isCycleInvariant()</a>, <a class="el" href="SIMachineScheduler_8cpp_source.html#l00289">isDefBetween()</a>, <a class="el" href="TailDuplicator_8cpp_source.html#l00297">isDefLiveOut()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03439">llvm::SITargetLowering::isEligibleForTailCallOptimization()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l09390">llvm::AArch64InstrInfo::isExtendLikelyToBeFolded()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l02543">isExtractHiElt()</a>, <a class="el" href="AMDGPUCombinerHelper_8cpp_source.html#l00400">isFPExtFromF16OrConst()</a>, <a class="el" href="AArch64RegisterBankInfo_8cpp_source.html#l00494">isFPIntrinsic()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00113">isFPR64()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02268">llvm::AMDGPU::isHi()</a>, <a class="el" href="SPIRVInstructionSelector_8cpp_source.html#l01228">isImm()</a>, <a class="el" href="R600OptimizeVectorRegisters_8cpp_source.html#l00040">isImplicitlyDef()</a>, <a class="el" href="PHIElimination_8cpp_source.html#l00250">isImplicitlyDefined()</a>, <a class="el" href="MachineLICM_8cpp_source.html#l00941">isInvariantStore()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00787">llvm::isKnownNeverNaN()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8h_source.html#l00328">llvm::isKnownNeverSNaN()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02193">isKnownNonNull()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00997">llvm::isKnownToBeAPowerOfTwo()</a>, <a class="el" href="LegalizerInfo_8cpp_source.html#l00361">llvm::LegalizerInfo::isLegal()</a>, <a class="el" href="LegalizerInfo_8cpp_source.html#l00366">llvm::LegalizerInfo::isLegalOrCustom()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05579">llvm::SIInstrInfo::isLegalRegOperand()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05606">llvm::SIInstrInfo::isLegalVSrcOperand()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00779">llvm::LiveVariables::VarInfo::isLiveIn()</a>, <a class="el" href="LiveVariables_8h_source.html#l00280">llvm::LiveVariables::isLiveIn()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l03049">llvm::SMSchedule::isLoopCarried()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l03078">llvm::SMSchedule::isLoopCarriedDefOfUse()</a>, <a class="el" href="MachineLoopInfo_8cpp_source.html#l00201">llvm::MachineLoop::isLoopInvariant()</a>, <a class="el" href="ModRef_8h_source.html#l00045">llvm::isModAndRefSet()</a>, <a class="el" href="ModRef_8h_source.html#l00042">llvm::isModOrRefSet()</a>, <a class="el" href="ModRef_8h_source.html#l00048">llvm::isModSet()</a>, <a class="el" href="ModRef_8h_source.html#l00039">llvm::isNoModRef()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l06201">isNonZeroModBitWidthOrUndef()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04094">isNot()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l01398">llvm::isNullOrNullSplat()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l01366">llvm::isOfRegClass()</a>, <a class="el" href="GIMatchTableExecutor_8cpp_source.html#l00029">llvm::GIMatchTableExecutor::isOperandImmEqual()</a>, <a class="el" href="MachineLICM_8cpp_source.html#l00829">isOperandKill()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05617">llvm::SIInstrInfo::isOperandLegal()</a>, <a class="el" href="HexagonMCInstrInfo_8cpp_source.html#l00763">llvm::HexagonMCInstrInfo::isPredReg()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l01212">llvm::TargetInstrInfo::isReallyTriviallyReMaterializable()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l09458">llvm::AArch64InstrInfo::isReallyTriviallyReMaterializable()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l00775">llvm::X86InstrInfo::isReallyTriviallyReMaterializable()</a>, <a class="el" href="TargetLowering_8h_source.html#l03686">llvm::TargetLowering::isReassocProfitable()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l05949">llvm::AMDGPUTargetLowering::isReassocProfitable()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l16018">llvm::SITargetLowering::isReassocProfitable()</a>, <a class="el" href="ModRef_8h_source.html#l00051">llvm::isRefSet()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00312">isSafeToMove()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00193">llvm::SIInstrInfo::isSafeToSink()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03500">llvm::AMDGPURegisterBankInfo::isSALUMapping()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l15622">llvm::SITargetLowering::isSDNodeSourceOfDivergence()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00915">llvm::LegalizationArtifactCombiner::ArtifactValueFinder::isSequenceFromUnmerge()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02861">llvm::SIRegisterInfo::isSGPRReg()</a>, <a class="el" href="PPCInstrInfo_8h_source.html#l00603">llvm::PPCInstrInfo::isSignExtended()</a>, <a class="el" href="RISCVOptWInstrs_8cpp_source.html#l00384">isSignExtendedW()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l05186">llvm::PPCInstrInfo::isSignOrZeroExtended()</a>, <a class="el" href="SILowerControlFlow_8cpp_source.html#l00197">isSimpleIf()</a>, <a class="el" href="MIRParser_8cpp_source.html#l00342">isSSA()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l04022">isTerminalReg()</a>, <a class="el" href="X86FastPreTileConfig_8cpp_source.html#l00271">isTileDef()</a>, <a class="el" href="X86FastPreTileConfig_8cpp_source.html#l00425">isTileRegDef()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00220">llvm::isTriviallyDead()</a>, <a class="el" href="SPIRVInstrInfo_8cpp_source.html#l00049">llvm::SPIRVInstrInfo::isTypeDeclInstr()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02965">llvm::SIRegisterInfo::isUniformReg()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l02858">isVCmpResult()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00297">llvm::SIRegisterInfo::isVectorRegister()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l03003">llvm::SIRegisterInfo::isVGPR()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00940">llvm::SIInstrInfo::isVGPRCopy()</a>, <a class="el" href="SILowerI1Copies_8cpp_source.html#l00457">isVRegCompatibleReg()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00919">isXPLeafCandidate()</a>, <a class="el" href="PPCInstrInfo_8h_source.html#l00609">llvm::PPCInstrInfo::isZeroExtended()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00053">llvm::LegalizationArtifactCombiner::LegalizationArtifactCombiner()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02212">llvm::AMDGPULegalizerInfo::legalizeAddrSpaceCast()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03099">llvm::AMDGPULegalizerInfo::legalizeAtomicCmpXChg()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l05708">llvm::AMDGPULegalizerInfo::legalizeBufferLoad()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l05600">llvm::AMDGPULegalizerInfo::legalizeBufferStore()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03739">llvm::AMDGPULegalizerInfo::legalizeBuildVector()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l06702">llvm::AMDGPULegalizerInfo::legalizeBVHIntrinsic()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04075">llvm::AMDGPULegalizerInfo::legalizeCTLZ_CTTZ()</a>, <a class="el" href="AArch64LegalizerInfo_8cpp_source.html#l01186">llvm::AArch64LegalizerInfo::legalizeCustom()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02009">llvm::AMDGPULegalizerInfo::legalizeCustom()</a>, <a class="el" href="ARMLegalizerInfo_8cpp_source.html#l00365">llvm::ARMLegalizerInfo::legalizeCustom()</a>, <a class="el" href="MipsLegalizerInfo_8cpp_source.html#l00333">llvm::MipsLegalizerInfo::legalizeCustom()</a>, <a class="el" href="SPIRVLegalizerInfo_8cpp_source.html#l00292">llvm::SPIRVLegalizerInfo::legalizeCustom()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02605">llvm::AMDGPULegalizerInfo::legalizeExtractVectorElt()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04660">llvm::AMDGPULegalizerInfo::legalizeFastUnsafeFDIV()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04722">llvm::AMDGPULegalizerInfo::legalizeFastUnsafeFDIV64()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02351">llvm::AMDGPULegalizerInfo::legalizeFceil()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04333">llvm::AMDGPULegalizerInfo::legalizeFDIV()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04759">llvm::AMDGPULegalizerInfo::legalizeFDIV16()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04822">llvm::AMDGPULegalizerInfo::legalizeFDIV32()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04909">llvm::AMDGPULegalizerInfo::legalizeFDIV64()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03492">llvm::AMDGPULegalizerInfo::legalizeFExp()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03680">llvm::AMDGPULegalizerInfo::legalizeFFloor()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04990">llvm::AMDGPULegalizerInfo::legalizeFFREXP()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03245">llvm::AMDGPULegalizerInfo::legalizeFlogCommon()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03075">llvm::AMDGPULegalizerInfo::legalizeFMad()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02516">llvm::AMDGPULegalizerInfo::legalizeFPTOI()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02380">llvm::AMDGPULegalizerInfo::legalizeFrem()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02325">llvm::AMDGPULegalizerInfo::legalizeFroundeven()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l05242">llvm::AMDGPULegalizerInfo::legalizeFSQRT()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l05077">llvm::AMDGPULegalizerInfo::legalizeFSQRTF32()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l05158">llvm::AMDGPULegalizerInfo::legalizeFSQRTF64()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l06101">llvm::SIInstrInfo::legalizeGenericOperand()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02854">llvm::AMDGPULegalizerInfo::legalizeGlobalValue()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l06110">llvm::AMDGPULegalizerInfo::legalizeImageIntrinsic()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l05398">llvm::AMDGPULegalizerInfo::legalizeImplicitArgPtr()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02656">llvm::AMDGPULegalizerInfo::legalizeInsertVectorElt()</a>, <a class="el" href="AArch64LegalizerInfo_8cpp_source.html#l01365">llvm::AArch64LegalizerInfo::legalizeIntrinsic()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l06901">llvm::AMDGPULegalizerInfo::legalizeIntrinsic()</a>, <a class="el" href="RISCVLegalizerInfo_8cpp_source.html#l00378">llvm::RISCVLegalizerInfo::legalizeIntrinsic()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02414">llvm::AMDGPULegalizerInfo::legalizeIntrinsicTrunc()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l05444">llvm::AMDGPULegalizerInfo::legalizeIsAddrSpace()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02459">llvm::AMDGPULegalizerInfo::legalizeITOFP()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l05426">llvm::AMDGPULegalizerInfo::legalizeLDSKernelId()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02968">llvm::AMDGPULegalizerInfo::legalizeLoad()</a>, <a class="el" href="Legalizer_8cpp_source.html#l00177">llvm::Legalizer::legalizeMachineFunction()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04024">llvm::AMDGPULegalizerInfo::legalizeMul()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l06433">llvm::SIInstrInfo::legalizeOperands()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l06083">llvm::SIInstrInfo::legalizeOperandsFLAT()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05983">llvm::SIInstrInfo::legalizeOperandsSMRD()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05732">llvm::SIInstrInfo::legalizeOperandsVOP2()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05850">llvm::SIInstrInfo::legalizeOperandsVOP3()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05503">llvm::SIInstrInfo::legalizeOpWithMove()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l05358">llvm::AMDGPULegalizerInfo::legalizePointerAsRsrcIntrin()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l05261">llvm::AMDGPULegalizerInfo::legalizeRsqClampIntrinsic()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04592">llvm::AMDGPULegalizerInfo::legalizeSignedDIV_REM()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02717">llvm::AMDGPULegalizerInfo::legalizeSinCos()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03057">llvm::AMDGPULegalizerInfo::legalizeStore()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l14681">llvm::SITargetLowering::legalizeTargetIndependentNode()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l06613">llvm::AMDGPULegalizerInfo::legalizeTrapHsaQueuePtr()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l06573">llvm::AMDGPULegalizerInfo::legalizeTrapIntrinsic()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04552">llvm::AMDGPULegalizerInfo::legalizeUnsignedDIV_REM()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04257">llvm::AMDGPULegalizerInfo::legalizeWorkitemIDIntrinsic()</a>, <a class="el" href="LiveRangeEdit_8h_source.html#l00128">llvm::LiveRangeEdit::LiveRangeEdit()</a>, <a class="el" href="Disassembler_8cpp_source.html#l00045">LLVMCreateDisasmCPUFeatures()</a>, <a class="el" href="lib_2MC_2MCDisassembler_2Disassembler_8h_source.html#l00085">llvm::LLVMDisasmContext::LLVMDisasmContext()</a>, <a class="el" href="Disassembler_8cpp_source.html#l00303">LLVMSetDisasmOptions()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l01946">llvm::SystemZInstrInfo::loadImmediate()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l04308">loadM0FromVGPR()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l06289">loadMBUFScalarOperandsFromVGPR()</a>, <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00208">llvm::Thumb2InstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01943">llvm::SIInstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="MVETPAndVPTOptimisationsPass_8cpp_source.html#l00100">LookThroughCOPY()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00600">llvm::TargetRegisterInfo::lookThruCopyLike()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00622">llvm::TargetRegisterInfo::lookThruSingleUseCopyChain()</a>, <a class="el" href="WebAssemblyMCInstLower_8cpp_source.html#l00167">llvm::WebAssemblyMCInstLower::lower()</a>, <a class="el" href="AArch64CallLowering_8cpp_source.html#l01209">llvm::AArch64CallLowering::lowerCall()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l01386">llvm::AMDGPUCallLowering::lowerCall()</a>, <a class="el" href="ARMCallLowering_8cpp_source.html#l00456">llvm::ARMCallLowering::lowerCall()</a>, <a class="el" href="M68kCallLowering_8cpp_source.html#l00189">llvm::M68kCallLowering::lowerCall()</a>, <a class="el" href="SPIRVCallLowering_8cpp_source.html#l00402">llvm::SPIRVCallLowering::lowerCall()</a>, <a class="el" href="X86CallLowering_8cpp_source.html#l00307">llvm::X86CallLowering::lowerCall()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00090">llvm::CallLowering::lowerCall()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l00349">llvm::HexagonTargetLowering::LowerCallResult()</a>, <a class="el" href="WebAssemblyISelLowering_8cpp_source.html#l00542">LowerCallResults()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00581">llvm::AMDGPUCallLowering::lowerFormalArguments()</a>, <a class="el" href="AArch64CallLowering_8cpp_source.html#l00632">llvm::AArch64CallLowering::lowerFormalArguments()</a>, <a class="el" href="M68kCallLowering_8cpp_source.html#l00122">llvm::M68kCallLowering::lowerFormalArguments()</a>, <a class="el" href="PPCCallLowering_8cpp_source.html#l00114">llvm::PPCCallLowering::lowerFormalArguments()</a>, <a class="el" href="SPIRVCallLowering_8cpp_source.html#l00263">llvm::SPIRVCallLowering::lowerFormalArguments()</a>, <a class="el" href="X86CallLowering_8cpp_source.html#l00254">llvm::X86CallLowering::lowerFormalArguments()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02727">llvm::SITargetLowering::LowerFormalArguments()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l00773">llvm::HexagonTargetLowering::LowerFormalArguments()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l01577">llvm::SystemZTargetLowering::LowerFormalArguments()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00510">llvm::AMDGPUCallLowering::lowerFormalArgumentsKernel()</a>, <a class="el" href="WebAssemblyISelLowering_8cpp_source.html#l00448">LowerFPToInt()</a>, <a class="el" href="InlineAsmLowering_8cpp_source.html#l00215">llvm::InlineAsmLowering::lowerInlineAsm()</a>, <a class="el" href="X86CallLowering_8cpp_source.html#l00143">llvm::X86CallLowering::lowerReturn()</a>, <a class="el" href="AArch64CallLowering_8cpp_source.html#l00351">llvm::AArch64CallLowering::lowerReturn()</a>, <a class="el" href="M68kCallLowering_8cpp_source.html#l00093">llvm::M68kCallLowering::lowerReturn()</a>, <a class="el" href="PPCCallLowering_8cpp_source.html#l00074">llvm::PPCCallLowering::lowerReturn()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l01180">llvm::AMDGPUCallLowering::lowerTailCall()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l06373">llvm::LegalizerHelper::lowerTRUNC()</a>, <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00355">llvm::RISCVRegisterInfo::lowerVRELOAD()</a>, <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00278">llvm::RISCVRegisterInfo::lowerVSPILL()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l04600">lowerWaveReduce()</a>, <a class="el" href="LegalizerInfo_8cpp_source.html#l00427">llvm::machineFunctionIsIllegal()</a>, <a class="el" href="MachineUniformityAnalysis_8cpp_source.html#l00031">llvm::GenericUniformityAnalysisImpl&lt; ContextT &gt;::markDefsDivergent()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00364">llvm::MIPatternMatch::bind_ty&lt; Class &gt;::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00287">llvm::MIPatternMatch::And&lt; Pred, Preds... &gt;::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00305">llvm::MIPatternMatch::Or&lt; Pred, Preds... &gt;::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00398">llvm::MIPatternMatch::BinaryOp_match&lt; LHS_P, RHS_P, Opcode, Commutable &gt;::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00422">llvm::MIPatternMatch::BinaryOpc_match&lt; LHS_P, RHS_P, Commutable &gt;::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00558">llvm::MIPatternMatch::UnaryOp_match&lt; SrcTy, Opcode &gt;::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00652">llvm::MIPatternMatch::CompareOp_match&lt; Pred_P, LHS_P, RHS_P, Opcode, Commutable &gt;::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00735">llvm::MIPatternMatch::TernaryOp_match&lt; Src0Ty, Src1Ty, Src2Ty, Opcode &gt;::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00041">llvm::MIPatternMatch::OneUse_match&lt; SubPatternT &gt;::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00055">llvm::MIPatternMatch::OneNonDBGUse_match&lt; SubPatternT &gt;::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00084">llvm::MIPatternMatch::ConstantMatch&lt; ConstT &gt;::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00119">llvm::MIPatternMatch::ICstOrSplatMatch&lt; ConstT &gt;::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00145">llvm::MIPatternMatch::GCstAndRegMatch::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00159">llvm::MIPatternMatch::GFCstAndRegMatch::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00173">llvm::MIPatternMatch::GFCstOrSplatGFCstMatch::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00188">llvm::MIPatternMatch::SpecificConstantMatch::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00204">llvm::MIPatternMatch::SpecificConstantSplatMatch::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00220">llvm::MIPatternMatch::SpecificConstantOrSplatMatch::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00376">llvm::MIPatternMatch::ImplicitDefMatch::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00719">llvm::MIPatternMatch::CheckType::match()</a>, <a class="el" href="MCInstPrinter_8cpp_source.html#l00063">matchAliasCondition()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00070">llvm::MIPatternMatch::matchConstant()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00105">llvm::MIPatternMatch::matchConstantSplat()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l02952">MatchingStackOffset()</a>, <a class="el" href="AArch64LegalizerInfo_8cpp_source.html#l01568">matchLDPSTPAddrMode()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l03608">matchLoadAndBytePosition()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l01431">llvm::matchUnaryPredicate()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l03332">matchZeroExtendFromS32()</a>, <a class="el" href="AArch64RegisterInfo_8cpp_source.html#l00768">llvm::AArch64RegisterInfo::materializeFrameBaseRegister()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00817">llvm::SIRegisterInfo::materializeFrameBaseRegister()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00665">llvm::ARMBaseRegisterInfo::materializeFrameBaseRegister()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l01899">llvm::PPCRegisterInfo::materializeFrameBaseRegister()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01166">llvm::SIInstrInfo::materializeImmediate()</a>, <a class="el" href="WebAssemblyPeephole_8cpp_source.html#l00061">maybeRewriteToDrop()</a>, <a class="el" href="WebAssemblyPeephole_8cpp_source.html#l00075">maybeRewriteToFallthrough()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04086">llvm::SIInstrInfo::mayReadEXEC()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00297">mergeVectorRegsToResultRegs()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00025">llvm::MIPatternMatch::mi_match()</a>, <a class="el" href="ModuloSchedule_8h_source.html#l00265">llvm::ModuloScheduleExpander::ModuloScheduleExpander()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00632">moveAndTeeForMultiUse()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l06002">llvm::SIInstrInfo::moveFlatAddrToVGPR()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00520">moveForSingleUse()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00188">moveOperands()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l06849">llvm::SIInstrInfo::moveToVALUImpl()</a>, <a class="el" href="CSKYInstrInfo_8cpp_source.html#l00224">llvm::CSKYInstrInfo::movImm()</a>, <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00559">llvm::RISCVRegisterInfo::needsFrameBaseReg()</a>, <a class="el" href="HexagonFrameLowering_8cpp_source.html#l01527">needToReserveScavengingSpillSlots()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00434">oneUseDominatesOtherUses()</a>, <a class="el" href="AMDGPUCombinerHelper_8cpp_source.html#l00070">opMustUseVOP3Encoding()</a>, <a class="el" href="WebAssemblyMemIntrinsicResults_8cpp_source.html#l00148">optimizeCall()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l02746">llvm::PPCInstrInfo::optimizeCmpPostRA()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01515">llvm::AArch64InstrInfo::optimizeCompareInstr()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l09642">llvm::SIInstrInfo::optimizeCompareInstr()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03013">llvm::ARMBaseInstrInfo::optimizeCompareInstr()</a>, <a class="el" href="LanaiInstrInfo_8cpp_source.html#l00283">llvm::LanaiInstrInfo::optimizeCompareInstr()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l05098">llvm::X86InstrInfo::optimizeCompareInstr()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l02361">llvm::PPCInstrInfo::optimizeCompareInstr()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l07896">llvm::AArch64InstrInfo::optimizeCondBranch()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l01167">llvm::RISCVInstrInfo::optimizeCondBranch()</a>, <a class="el" href="BranchFolding_8cpp_source.html#l00182">llvm::BranchFolder::OptimizeFunction()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l05497">llvm::X86InstrInfo::optimizeLoadInstr()</a>, <a class="el" href="LanaiInstrInfo_8cpp_source.html#l00491">llvm::LanaiInstrInfo::optimizeSelect()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02340">llvm::ARMBaseInstrInfo::optimizeSelect()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l01425">llvm::RISCVInstrInfo::optimizeSelect()</a>, <a class="el" href="CallLowering_8cpp_source.html#l01025">llvm::CallLowering::parametersInCSRMatch()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l00082">llvm::TargetLowering::parametersInCSRMatch()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00750">llvm::AMDGPUCallLowering::passSpecialInputs()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l01953">peekThroughBitcast()</a>, <a class="el" href="MachineLoopUtils_8cpp_source.html#l00026">llvm::PeelSingleBlockLoop()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l14726">llvm::SITargetLowering::PostISelFolding()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01671">llvm::HexagonInstrInfo::PredicateInstruction()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l02022">llvm::VETargetLowering::prepareMBB()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l02071">llvm::VETargetLowering::prepareSymbol()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00485">llvm::print()</a>, <a class="el" href="MIRPrinter_8cpp_source.html#l00678">llvm::MIPrinter::print()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01620">llvm::MachineInstr::print()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00352">llvm::MachineBasicBlock::print()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00795">llvm::MachineOperand::print()</a>, <a class="el" href="SystemZAsmPrinter_8cpp_source.html#l00924">llvm::SystemZAsmPrinter::PrintAsmOperand()</a>, <a class="el" href="X86WinCOFFTargetStreamer_8cpp_source.html#l00291">printFPOReg()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00075">printLivenessInfo()</a>, <a class="el" href="RegAllocPBQP_8cpp_source.html#l00888">PrintNodeInfo()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00112">llvm::printReg()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00442">llvm::SystemZELFFrameLowering::processFunctionBeforeFrameFinalized()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l01327">llvm::SIFrameLowering::processFunctionBeforeFrameFinalized()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l01447">llvm::SIFrameLowering::processFunctionBeforeFrameIndicesReplaced()</a>, <a class="el" href="SPIRVPreLegalizer_8cpp_source.html#l00369">processInstr()</a>, <a class="el" href="SPIRVPreLegalizer_8cpp_source.html#l00393">processInstrsWithTypeFolding()</a>, <a class="el" href="SPIRVPreLegalizer_8cpp_source.html#l00429">processSwitches()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01860">llvm::ARMBaseInstrInfo::produceSameValue()</a>, <a class="el" href="MIRCanonicalizerPass_8cpp_source.html#l00290">propagateLocalCopies()</a>, <a class="el" href="SPIRVPreLegalizer_8cpp_source.html#l00168">propagateSPIRVType()</a>, <a class="el" href="SwiftErrorValueTracking_8cpp_source.html#l00147">llvm::SwiftErrorValueTracking::propagateVRegs()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l01240">llvm::PSetIterator::PSetIterator()</a>, <a class="el" href="Thumb1FrameLowering_8cpp_source.html#l00867">pushRegsToStack()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05941">llvm::SIInstrInfo::readlaneVGPRToSGPR()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l01056">llvm::TargetInstrInfo::reassociateOps()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00762">llvm::RegPressureTracker::recede()</a>, <a class="el" href="LivePhysRegs_8cpp_source.html#l00276">llvm::recomputeLivenessFlags()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l00758">regIsPICBase()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01877">reinsertVectorIndexAdd()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02509">llvm::SIInstrInfo::reMaterialize()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00569">rematerializeCheapDef()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00619">removeCopies()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00291">llvm::MachineInstr::removeOperand()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l01640">llvm::LiveIntervals::repairIntervalsInRange()</a>, <a class="el" href="WebAssemblyMemIntrinsicResults_8cpp_source.html#l00084">replaceDominatedUses()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00547">llvm::LegalizationArtifactCombiner::replaceRegOrBuildCopy()</a>, <a class="el" href="ModuloSchedule_8cpp_source.html#l00337">replaceRegUsesAfterLoop()</a>, <a class="el" href="MIRCanonicalizerPass_8cpp_source.html#l00124">rescheduleCanonically()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02593">reservePrivateMemoryRegs()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l01924">llvm::PPCRegisterInfo::resolveFrameIndex()</a>, <a class="el" href="M68kFrameLowering_8cpp_source.html#l00868">llvm::M68kFrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="AVRFrameLowering_8cpp_source.html#l00138">llvm::restoreStatusRegister()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00152">resultDependsOnExec()</a>, <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00532">llvm::rewriteT2FrameIndex()</a>, <a class="el" href="RegisterClassInfo_8cpp_source.html#l00042">llvm::RegisterClassInfo::runOnMachineFunction()</a>, <a class="el" href="ExecutionDomainFix_8cpp_source.html#l00413">llvm::ExecutionDomainFix::runOnMachineFunction()</a>, <a class="el" href="InstructionSelect_8cpp_source.html#l00087">llvm::InstructionSelect::runOnMachineFunction()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l00409">llvm::SelectionDAGISel::runOnMachineFunction()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00063">llvm::VirtRegMap::runOnMachineFunction()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00540">llvm::GCNRegPressurePrinter::runOnMachineFunction()</a>, <a class="el" href="WebAssemblyAsmPrinter_8h_source.html#l00055">llvm::WebAssemblyAsmPrinter::runOnMachineFunction()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l01006">llvm::MachineFunction::salvageCopySSAImpl()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l01541">llvm::salvageDebugInfo()</a>, <a class="el" href="CodeGenCommonISel_8cpp_source.html#l00249">llvm::salvageDebugInfoForDbgValue()</a>, <a class="el" href="CodeGenCommonISel_8cpp_source.html#l00236">salvageDebugInfoImpl()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l01507">llvm::saveUsesAndErase()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00466">llvm::scavengeFrameVirtualRegs()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00392">scavengeFrameVirtualRegsInBlock()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00339">scavengeVReg()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l03554">llvm::AMDGPUInstructionSelector::select()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00990">selectCopy()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00961">selectDebugInstr()</a>, <a class="el" href="ARMInstructionSelector_8cpp_source.html#l00231">selectMergeValues()</a>, <a class="el" href="ARMInstructionSelector_8cpp_source.html#l00262">selectUnmergeValues()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l03987">selectWMMAModsNegAbs()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01247">llvm::AMDGPURegisterBankInfo::setBufferOffsets()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00107">llvm::MachineOperand::setIsDef()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00061">llvm::MachineOperand::setReg()</a>, <a class="el" href="MipsRegisterBankInfo_8cpp_source.html#l00695">llvm::MipsRegisterBankInfo::setRegBank()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l00452">llvm::CoalescerPair::setRegisters()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00682">setRegsToType()</a>, <a class="el" href="MIRParser_8cpp_source.html#l00673">llvm::MIRParserImpl::setupRegisterInfo()</a>, <a class="el" href="TileShapeInfo_8h_source.html#l00031">llvm::ShapeT::ShapeT()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00315">llvm::SIMachineFunctionInfo::shiftSpillPhysVGPRsToLowestRange()</a>, <a class="el" href="AArch64RegisterInfo_8cpp_source.html#l01018">llvm::AArch64RegisterInfo::shouldCoalesce()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00877">llvm::ARMBaseRegisterInfo::shouldCoalesce()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l02377">llvm::TargetLoweringBase::shouldLocalize()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l00596">llvm::PPCInstrInfo::shouldReduceRegisterPressure()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00070">llvm::TargetRegisterInfo::shouldRegionSplitForVirtReg()</a>, <a class="el" href="MachinePipeliner_8h_source.html#l00561">llvm::SMSchedule::SMSchedule()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l02977">llvm::AArch64FrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="M68kFrameLowering_8cpp_source.html#l00833">llvm::M68kFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l02407">llvm::PPCFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l02893">llvm::X86FrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01203">spillVGPRtoAGPR()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00659">llvm::AMDGPURegisterBankInfo::split64BitValueForMapping()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l05464">llvm::AMDGPULegalizerInfo::splitBufferOffsets()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01132">llvm::MachineBasicBlock::SplitCriticalEdge()</a>, <a class="el" href="PPCReduceCRLogicals_8cpp_source.html#l00140">splitMBB()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l01728">llvm::LiveIntervals::splitSeparateComponents()</a>, <a class="el" href="MachineStableHash_8cpp_source.html#l00060">llvm::stableHashValue()</a>, <a class="el" href="WebAssemblyMachineFunctionInfo_8h_source.html#l00122">llvm::WebAssemblyFunctionInfo::stackifyVReg()</a>, <a class="el" href="DeadMachineInstructionElim_8cpp.html#afde57f4a5fcc01f129bcb9c29becdd90">STATISTIC()</a>, <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00163">llvm::Thumb2InstrInfo::storeRegToStackSlot()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01718">llvm::SIInstrInfo::storeRegToStackSlot()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03669">stripAnySourceMods()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l05377">stripBitCast()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00223">tryChangeVGPRtoSGPRinCopy()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00058">llvm::LegalizationArtifactCombiner::tryCombineAnyExt()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l01234">llvm::LegalizationArtifactCombiner::tryCombineExtract()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l01287">llvm::LegalizationArtifactCombiner::tryCombineInstruction()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00937">llvm::LegalizationArtifactCombiner::ArtifactValueFinder::tryCombineMergeLike()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00187">llvm::LegalizationArtifactCombiner::tryCombineSExt()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00244">llvm::LegalizationArtifactCombiner::tryCombineTrunc()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00872">llvm::LegalizationArtifactCombiner::ArtifactValueFinder::tryCombineUnmergeDefs()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l01037">llvm::LegalizationArtifactCombiner::tryCombineUnmergeValues()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00112">llvm::LegalizationArtifactCombiner::tryCombineZExt()</a>, <a class="el" href="AArch64GlobalISelUtils_8cpp_source.html#l00063">llvm::AArch64GISelUtils::tryEmitBZero()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00363">llvm::LegalizationArtifactCombiner::tryFoldImplicitDef()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00399">llvm::LegalizationArtifactCombiner::tryFoldUnmergeCast()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00073">tryToGetTargetInfo()</a>, <a class="el" href="WebAssemblyCFGStackify_8cpp_source.html#l00786">unstackifyVRegsUsedInSplitBB()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00752">unsupportedBinOp()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l00996">llvm::LiveIntervals::HMEditor::updateAllRanges()</a>, <a class="el" href="PrologEpilogInserter_8cpp_source.html#l00536">updateLiveness()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01233">UpdateOperandRegClass()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l07089">updateOperandRegConstraints()</a>, <a class="el" href="PPCReduceCRLogicals_8cpp_source.html#l00056">updatePHIs()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00391">llvm::ARMBaseRegisterInfo::updateRegAllocHint()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00784">llvm::SIMachineFunctionInfo::usesAGPRs()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04418">llvm::SIInstrInfo::usesConstantBus()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03125">valueIsKnownNeverF32Denorm()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00604">llvm::RegisterBankInfo::InstructionMapping::verify()</a>, <a class="el" href="LiveInterval_8cpp_source.html#l01074">llvm::LiveInterval::verify()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04103">verifyCFIntrinsic()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04500">llvm::SIInstrInfo::verifyInstruction()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l01954">llvm::RISCVInstrInfo::verifyInstruction()</a>, <a class="el" href="SparcFrameLowering_8cpp_source.html#l00309">verifyLeafProcRegUse()</a>, <a class="el" href="MIRVRegNamerUtils_8h_source.html#l00085">llvm::VRegRenamer::VRegRenamer()</a>, <a class="el" href="CalcSpillWeights_8cpp_source.html#l00160">llvm::VirtRegAuxInfo::weightCalcHelper()</a>, <a class="el" href="X86InstructionSelector_8cpp_source.html#l00523">X86SelectAddress()</a>, and <a class="el" href="LiveRangeEdit_8h_source.html#l00138">llvm::LiveRangeEdit::~LiveRangeEdit()</a>.</p>

</div>
</div>
<a id="a92a6b0a9b7228d190b0a7d8ae3ef03c7" name="a92a6b0a9b7228d190b0a7d8ae3ef03c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92a6b0a9b7228d190b0a7d8ae3ef03c7">&#9670;&#160;</a></span>SubReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> SubReg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">104</a> of file <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html">AArch64AdvSIMDScalarPass.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineInstrBuilder_8h_source.html#l00117">llvm::MachineInstrBuilder::addDef()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l14804">llvm::SITargetLowering::AddIMGInit()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l00686">llvm::LiveIntervals::addKillFlags()</a>, <a class="el" href="LivePhysRegs_8h_source.html#l00081">llvm::LivePhysRegs::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00098">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00124">llvm::MachineInstrBuilder::addUse()</a>, <a class="el" href="LiveRangeEdit_8cpp_source.html#l00106">llvm::LiveRangeEdit::allUsesAvailableAt()</a>, <a class="el" href="MachineInstrBundle_8cpp_source.html#l00309">llvm::AnalyzeVirtRegLanesInBundle()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05524">llvm::SIInstrInfo::buildExtractSubReg()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05553">llvm::SIInstrInfo::buildExtractSubRegOrImm()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01320">llvm::SIRegisterInfo::buildSpillLoadStore()</a>, <a class="el" href="LiveIntervalCalc_8cpp_source.html#l00042">llvm::LiveIntervalCalc::calculate()</a>, <a class="el" href="LiveInterval_8cpp_source.html#l00965">llvm::LiveInterval::computeSubRangeUndefs()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04367">llvm::AArch64InstrInfo::copyGPRRegTuple()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00795">llvm::SIInstrInfo::copyPhysReg()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04340">llvm::AArch64InstrInfo::copyPhysRegTuple()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00907">copySubReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00837">llvm::MachineOperand::CreateReg()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l04496">emitIndirectDst()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l04410">emitIndirectSrc()</a>, <a class="el" href="GIMatchTableExecutorImpl_8h_source.html#l00046">llvm::GIMatchTableExecutor::executeMatchTable()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02043">llvm::SIInstrInfo::expandPostRAPseudo()</a>, <a class="el" href="MachineInstrBundle_8cpp_source.html#l00123">llvm::finalizeBundle()</a>, <a class="el" href="BranchFolding_8cpp_source.html#l01814">findHoistingInsertPosAndDeps()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l03147">llvm::SIRegisterInfo::findReachingDef()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00634">llvm::TargetInstrInfo::foldMemoryOperand()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l07469">llvm::X86InstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00264">foldVGPRCopyIntoRegSequence()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00388">llvm::SIRegisterInfo::getChannelFromSubReg()</a>, <a class="el" href="RegAllocGreedy_8cpp_source.html#l01352">getInstReadLaneMask()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00376">llvm::ScheduleDAGInstrs::getLaneMaskForMO()</a>, <a class="el" href="HexagonFrameLowering_8cpp_source.html#l00248">getMax32BitSubRegister()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00393">llvm::SIRegisterInfo::getNumChannelsFromSubReg()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l01091">llvm::SIInstrInfo::getOpSize()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l09175">llvm::getRegSequenceSubReg()</a>, <a class="el" href="X86RegisterInfo_8cpp_source.html#l00532">llvm::X86RegisterInfo::getReservedRegs()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00127">getSrcFromCopy()</a>, <a class="el" href="AArch64RegisterInfo_8cpp_source.html#l00405">llvm::AArch64RegisterInfo::getStrictlyReservedRegs()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l01213">llvm::SuperRegClassIterator::getSubReg()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l03267">llvm::SIRegisterInfo::getSubRegAlignmentNumBits()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00634">getSubRegForClass()</a>, <a class="el" href="MCRegisterInfo_8cpp_source.html#l00046">llvm::MCRegisterInfo::getSubRegIndex()</a>, <a class="el" href="PeepholeOptimizer_8cpp_source.html#l00819">insertPHI()</a>, <a class="el" href="DetectDeadLanes_8cpp_source.html#l00067">isCrossCopy()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00113">isFPR64()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04490">isSubRegOf()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l01221">llvm::SuperRegClassIterator::operator++()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00795">llvm::MachineOperand::print()</a>, <a class="el" href="ARMAsmPrinter_8cpp_source.html#l00286">llvm::ARMAsmPrinter::PrintAsmOperand()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01875">llvm::SIRegisterInfo::restoreSGPR()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l01006">llvm::MachineFunction::salvageCopySSAImpl()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00990">selectCopy()</a>, <a class="el" href="HexagonISelDAGToDAG_8cpp_source.html#l00701">llvm::HexagonDAGToDAGISel::SelectExtractSubvector()</a>, <a class="el" href="HexagonISelDAGToDAGHVX_8cpp_source.html#l02573">llvm::HvxSelector::selectExtractSubvector()</a>, <a class="el" href="MipsOptionRecord_8cpp_source.html#l00073">llvm::MipsRegInfoRecord::SetPhysRegUsed()</a>, <a class="el" href="AArch64RegisterInfo_8cpp_source.html#l01018">llvm::AArch64RegisterInfo::shouldCoalesce()</a>, <a class="el" href="AVRRegisterInfo_8cpp_source.html#l00313">llvm::AVRRegisterInfo::shouldCoalesce()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l00546">llvm::LiveIntervals::shrinkToUses()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01955">llvm::SIRegisterInfo::spillEmergencySGPR()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01752">llvm::SIRegisterInfo::spillSGPR()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02688">swapRegAndNonRegOperand()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l00996">llvm::LiveIntervals::HMEditor::updateAllRanges()</a>, and <a class="el" href="AArch64RegisterInfo_8cpp_source.html#l00325">llvm::AArch64RegisterInfo::UpdateCustomCallPreservedMask()</a>.</p>

</div>
</div>
<a id="a50393ef1e907f83e77bd8001063ca87b" name="a50393ef1e907f83e77bd8001063ca87b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50393ef1e907f83e77bd8001063ca87b">&#9670;&#160;</a></span>TransformAll</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt; TransformAll(&quot;aarch64-simd-scalar-force-all&quot;, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Force <a class="el" href="Localizer_8cpp.html#a428090a453f41a199ef67fc3f2179fbc">use</a> of AdvSIMD scalar <a class="el" href="InstructionSelect_8cpp.html#a474a9c43838a295e112a1f8864e03813">instructions</a> everywhere&quot;), cl::init(false), cl::Hidden) </td>
          <td>(</td>
          <td class="paramtype">&quot;aarch64-simd-scalar-force-all&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Force <a class="el" href="Localizer_8cpp.html#a428090a453f41a199ef67fc3f2179fbc">use</a> of AdvSIMD scalar <a class="el" href="InstructionSelect_8cpp.html#a474a9c43838a295e112a1f8864e03813">instructions</a> everywhere&quot;)&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(false)&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Jul 8 2024 17:12:07 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
