INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GeorgeKaladzeAmperox/fpga/project_4/project_4.srcs/sources_1/new/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GeorgeKaladzeAmperox/fpga/project_4/project_4.srcs/sources_1/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GeorgeKaladzeAmperox/fpga/project_4/project_4.srcs/sources_1/new/rgb_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GeorgeKaladzeAmperox/fpga/project_4/project_4.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GeorgeKaladzeAmperox/fpga/project_4/project_4.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GeorgeKaladzeAmperox/fpga/project_4/project_4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
