#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue May 28 22:28:14 2019
# Process ID: 12032
# Current directory: D:/verilog2/Multicycles_CPU/Multicycles_CPU.runs/synth_1
# Command line: vivado.exe -log TOP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl
# Log file: D:/verilog2/Multicycles_CPU/Multicycles_CPU.runs/synth_1/TOP.vds
# Journal file: D:/verilog2/Multicycles_CPU/Multicycles_CPU.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TOP.tcl -notrace
Command: synth_design -top TOP -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31476 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 394.531 ; gain = 101.563
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP' [D:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/sources_1/new/TOP.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/verilog2/Multicycles_CPU/Multicycles_CPU.runs/synth_1/.Xil/Vivado-12032-DESKTOP-MBF5BR3/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [D:/verilog2/Multicycles_CPU/Multicycles_CPU.runs/synth_1/.Xil/Vivado-12032-DESKTOP-MBF5BR3/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'DDU' [D:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/sources_1/new/DDU.v:1]
INFO: [Synth 8-6157] synthesizing module 'Segdisplay32bit' [D:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/sources_1/new/Segdisplay32bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'Segdisplay' [D:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/sources_1/new/Segdisplay32bit.v:53]
INFO: [Synth 8-226] default block is never used [D:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/sources_1/new/Segdisplay32bit.v:58]
INFO: [Synth 8-6155] done synthesizing module 'Segdisplay' (2#1) [D:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/sources_1/new/Segdisplay32bit.v:53]
INFO: [Synth 8-226] default block is never used [D:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/sources_1/new/Segdisplay32bit.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Segdisplay32bit' (3#1) [D:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/sources_1/new/Segdisplay32bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DDU' (4#1) [D:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/sources_1/new/DDU.v:1]
INFO: [Synth 8-6157] synthesizing module 'Multicycles_CPU' [D:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/sources_1/new/Mutlicycles_CPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (5#1) [D:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'Memmux' [D:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/sources_1/new/Memmux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Memmux' (6#1) [D:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/sources_1/new/Memmux.v:23]
INFO: [Synth 8-6157] synthesizing module 'dist_mem_gen_0' [D:/verilog2/Multicycles_CPU/Multicycles_CPU.runs/synth_1/.Xil/Vivado-12032-DESKTOP-MBF5BR3/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_gen_0' (7#1) [D:/verilog2/Multicycles_CPU/Multicycles_CPU.runs/synth_1/.Xil/Vivado-12032-DESKTOP-MBF5BR3/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'InstructionReg' [D:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/sources_1/new/InstructionReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'InstructionReg' (8#1) [D:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/sources_1/new/InstructionReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'MDR' [D:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/sources_1/new/MDR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MDR' (9#1) [D:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/sources_1/new/MDR.v:23]
INFO: [Synth 8-6157] synthesizing module 'RFaddrmux' [D:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/sources_1/new/RFaddrmux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RFaddrmux' (10#1) [D:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/sources_1/new/RFaddrmux.v:23]
INFO: [Synth 8-6157] synthesizing module 'RFdatamux' [D:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/sources_1/new/RFdatamux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RFdatamux' (11#1) [D:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/sources_1/new/RFdatamux.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [D:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/sources_1/new/RegFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (12#1) [D:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/sources_1/new/RegFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'A' [D:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/sources_1/new/A.v:23]
INFO: [Synth 8-6155] done synthesizing module 'A' (13#1) [D:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/sources_1/new/A.v:23]
INFO: [Synth 8-6157] synthesizing module 'B' [D:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/sources_1/new/B.v:23]
INFO: [Synth 8-6155] done synthesizing module 'B' (14#1) [D:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/sources_1/new/B.v:23]
INFO: [Synth 8-6157] synthesizing module 'Sign_extend' [D:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/sources_1/new/Sign_extend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Sign_extend' (15#1) [D:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/sources_1/new/Sign_extend.v:23]
INFO: [Synth 8-6157] synthesizing module 'Shift_left_1' [D:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/sources_1/new/Shift_left_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Shift_left_1' (16#1) [D:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/sources_1/new/Shift_left_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUAmux' [D:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/sources_1/new/ALUAmux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUAmux' (17#1) [D:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/sources_1/new/ALUAmux.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUBmux' [D:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/sources_1/new/ALUBmux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUBmux' (18#1) [D:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/sources_1/new/ALUBmux.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/sources_1/new/ALU.v:32]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (19#1) [D:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUCtrl' [D:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/sources_1/new/ALUCtrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUCtrl' (20#1) [D:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/sources_1/new/ALUCtrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUout' [D:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/sources_1/new/ALUout.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUout' (21#1) [D:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/sources_1/new/ALUout.v:23]
INFO: [Synth 8-6157] synthesizing module 'Shift_left_2' [D:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/sources_1/new/Shift_left_2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Shift_left_2' (22#1) [D:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/sources_1/new/Shift_left_2.v:23]
INFO: [Synth 8-6157] synthesizing module 'PCmux' [D:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/sources_1/new/PCmux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PCmux' (23#1) [D:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/sources_1/new/PCmux.v:23]
INFO: [Synth 8-6157] synthesizing module 'Outputs_Control' [D:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/sources_1/new/Outputs_Control.v:23]
	Parameter p0 bound to: 5'b00000 
	Parameter p1 bound to: 5'b00001 
	Parameter p2 bound to: 5'b00010 
	Parameter p3 bound to: 5'b00011 
	Parameter p4 bound to: 5'b00100 
	Parameter p5 bound to: 5'b00101 
	Parameter p6 bound to: 5'b00110 
	Parameter p7 bound to: 5'b00111 
	Parameter p8 bound to: 5'b01000 
	Parameter p9 bound to: 5'b01001 
	Parameter p10 bound to: 5'b01010 
	Parameter p11 bound to: 5'b01011 
	Parameter p12 bound to: 5'b01100 
	Parameter p13 bound to: 5'b01101 
	Parameter p14 bound to: 5'b01110 
	Parameter p15 bound to: 5'b01111 
	Parameter p16 bound to: 5'b10000 
	Parameter p17 bound to: 5'b10001 
INFO: [Synth 8-155] case statement is not full and has no default [D:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/sources_1/new/Outputs_Control.v:75]
INFO: [Synth 8-155] case statement is not full and has no default [D:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/sources_1/new/Outputs_Control.v:164]
INFO: [Synth 8-6155] done synthesizing module 'Outputs_Control' (24#1) [D:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/sources_1/new/Outputs_Control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Multicycles_CPU' (25#1) [D:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/sources_1/new/Mutlicycles_CPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'VGA' [D:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/sources_1/new/VGA.v:23]
	Parameter HS_STA bound to: 56 - type: integer 
	Parameter HS_END bound to: 176 - type: integer 
	Parameter HA_STA bound to: 240 - type: integer 
	Parameter VS_STA bound to: 37 - type: integer 
	Parameter VS_END bound to: 43 - type: integer 
	Parameter VA_STA bound to: 66 - type: integer 
	Parameter LINE bound to: 1040 - type: integer 
	Parameter SCREEN bound to: 666 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'setRGB' [D:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/sources_1/new/VGA.v:94]
INFO: [Synth 8-226] default block is never used [D:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/sources_1/new/VGA.v:110]
INFO: [Synth 8-6155] done synthesizing module 'setRGB' (26#1) [D:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/sources_1/new/VGA.v:94]
INFO: [Synth 8-6155] done synthesizing module 'VGA' (27#1) [D:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/sources_1/new/VGA.v:23]
WARNING: [Synth 8-3848] Net rst in module/entity TOP does not have driver. [D:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/sources_1/new/TOP.v:42]
INFO: [Synth 8-6155] done synthesizing module 'TOP' (28#1) [D:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/sources_1/new/TOP.v:23]
WARNING: [Synth 8-3331] design setRGB has unconnected port data[31]
WARNING: [Synth 8-3331] design setRGB has unconnected port data[30]
WARNING: [Synth 8-3331] design setRGB has unconnected port data[29]
WARNING: [Synth 8-3331] design setRGB has unconnected port data[28]
WARNING: [Synth 8-3331] design setRGB has unconnected port data[27]
WARNING: [Synth 8-3331] design setRGB has unconnected port data[26]
WARNING: [Synth 8-3331] design setRGB has unconnected port data[25]
WARNING: [Synth 8-3331] design setRGB has unconnected port data[24]
WARNING: [Synth 8-3331] design setRGB has unconnected port data[23]
WARNING: [Synth 8-3331] design setRGB has unconnected port data[22]
WARNING: [Synth 8-3331] design setRGB has unconnected port data[21]
WARNING: [Synth 8-3331] design setRGB has unconnected port data[20]
WARNING: [Synth 8-3331] design setRGB has unconnected port data[19]
WARNING: [Synth 8-3331] design setRGB has unconnected port data[18]
WARNING: [Synth 8-3331] design setRGB has unconnected port data[17]
WARNING: [Synth 8-3331] design setRGB has unconnected port data[16]
WARNING: [Synth 8-3331] design setRGB has unconnected port data[15]
WARNING: [Synth 8-3331] design setRGB has unconnected port data[14]
WARNING: [Synth 8-3331] design setRGB has unconnected port data[13]
WARNING: [Synth 8-3331] design setRGB has unconnected port data[12]
WARNING: [Synth 8-3331] design setRGB has unconnected port data[11]
WARNING: [Synth 8-3331] design setRGB has unconnected port data[10]
WARNING: [Synth 8-3331] design setRGB has unconnected port data[9]
WARNING: [Synth 8-3331] design setRGB has unconnected port data[8]
WARNING: [Synth 8-3331] design setRGB has unconnected port data[7]
WARNING: [Synth 8-3331] design setRGB has unconnected port data[6]
WARNING: [Synth 8-3331] design setRGB has unconnected port data[5]
WARNING: [Synth 8-3331] design setRGB has unconnected port data[4]
WARNING: [Synth 8-3331] design Shift_left_2 has unconnected port PC[27]
WARNING: [Synth 8-3331] design Shift_left_2 has unconnected port PC[26]
WARNING: [Synth 8-3331] design Shift_left_2 has unconnected port PC[25]
WARNING: [Synth 8-3331] design Shift_left_2 has unconnected port PC[24]
WARNING: [Synth 8-3331] design Shift_left_2 has unconnected port PC[23]
WARNING: [Synth 8-3331] design Shift_left_2 has unconnected port PC[22]
WARNING: [Synth 8-3331] design Shift_left_2 has unconnected port PC[21]
WARNING: [Synth 8-3331] design Shift_left_2 has unconnected port PC[20]
WARNING: [Synth 8-3331] design Shift_left_2 has unconnected port PC[19]
WARNING: [Synth 8-3331] design Shift_left_2 has unconnected port PC[18]
WARNING: [Synth 8-3331] design Shift_left_2 has unconnected port PC[17]
WARNING: [Synth 8-3331] design Shift_left_2 has unconnected port PC[16]
WARNING: [Synth 8-3331] design Shift_left_2 has unconnected port PC[15]
WARNING: [Synth 8-3331] design Shift_left_2 has unconnected port PC[14]
WARNING: [Synth 8-3331] design Shift_left_2 has unconnected port PC[13]
WARNING: [Synth 8-3331] design Shift_left_2 has unconnected port PC[12]
WARNING: [Synth 8-3331] design Shift_left_2 has unconnected port PC[11]
WARNING: [Synth 8-3331] design Shift_left_2 has unconnected port PC[10]
WARNING: [Synth 8-3331] design Shift_left_2 has unconnected port PC[9]
WARNING: [Synth 8-3331] design Shift_left_2 has unconnected port PC[8]
WARNING: [Synth 8-3331] design Shift_left_2 has unconnected port PC[7]
WARNING: [Synth 8-3331] design Shift_left_2 has unconnected port PC[6]
WARNING: [Synth 8-3331] design Shift_left_2 has unconnected port PC[5]
WARNING: [Synth 8-3331] design Shift_left_2 has unconnected port PC[4]
WARNING: [Synth 8-3331] design Shift_left_2 has unconnected port PC[3]
WARNING: [Synth 8-3331] design Shift_left_2 has unconnected port PC[2]
WARNING: [Synth 8-3331] design Shift_left_2 has unconnected port PC[1]
WARNING: [Synth 8-3331] design Shift_left_2 has unconnected port PC[0]
WARNING: [Synth 8-3331] design Memmux has unconnected port pcaddr[31]
WARNING: [Synth 8-3331] design Memmux has unconnected port pcaddr[30]
WARNING: [Synth 8-3331] design Memmux has unconnected port pcaddr[29]
WARNING: [Synth 8-3331] design Memmux has unconnected port pcaddr[28]
WARNING: [Synth 8-3331] design Memmux has unconnected port pcaddr[27]
WARNING: [Synth 8-3331] design Memmux has unconnected port pcaddr[26]
WARNING: [Synth 8-3331] design Memmux has unconnected port pcaddr[25]
WARNING: [Synth 8-3331] design Memmux has unconnected port pcaddr[24]
WARNING: [Synth 8-3331] design Memmux has unconnected port pcaddr[23]
WARNING: [Synth 8-3331] design Memmux has unconnected port pcaddr[22]
WARNING: [Synth 8-3331] design Memmux has unconnected port pcaddr[21]
WARNING: [Synth 8-3331] design Memmux has unconnected port pcaddr[20]
WARNING: [Synth 8-3331] design Memmux has unconnected port pcaddr[19]
WARNING: [Synth 8-3331] design Memmux has unconnected port pcaddr[18]
WARNING: [Synth 8-3331] design Memmux has unconnected port pcaddr[17]
WARNING: [Synth 8-3331] design Memmux has unconnected port pcaddr[16]
WARNING: [Synth 8-3331] design Memmux has unconnected port pcaddr[15]
WARNING: [Synth 8-3331] design Memmux has unconnected port pcaddr[14]
WARNING: [Synth 8-3331] design Memmux has unconnected port pcaddr[13]
WARNING: [Synth 8-3331] design Memmux has unconnected port pcaddr[12]
WARNING: [Synth 8-3331] design Memmux has unconnected port pcaddr[11]
WARNING: [Synth 8-3331] design Memmux has unconnected port pcaddr[10]
WARNING: [Synth 8-3331] design Memmux has unconnected port pcaddr[1]
WARNING: [Synth 8-3331] design Memmux has unconnected port pcaddr[0]
WARNING: [Synth 8-3331] design Memmux has unconnected port dataaddr[31]
WARNING: [Synth 8-3331] design Memmux has unconnected port dataaddr[30]
WARNING: [Synth 8-3331] design Memmux has unconnected port dataaddr[29]
WARNING: [Synth 8-3331] design Memmux has unconnected port dataaddr[28]
WARNING: [Synth 8-3331] design Memmux has unconnected port dataaddr[27]
WARNING: [Synth 8-3331] design Memmux has unconnected port dataaddr[26]
WARNING: [Synth 8-3331] design Memmux has unconnected port dataaddr[25]
WARNING: [Synth 8-3331] design Memmux has unconnected port dataaddr[24]
WARNING: [Synth 8-3331] design Memmux has unconnected port dataaddr[23]
WARNING: [Synth 8-3331] design Memmux has unconnected port dataaddr[22]
WARNING: [Synth 8-3331] design Memmux has unconnected port dataaddr[21]
WARNING: [Synth 8-3331] design Memmux has unconnected port dataaddr[20]
WARNING: [Synth 8-3331] design Memmux has unconnected port dataaddr[19]
WARNING: [Synth 8-3331] design Memmux has unconnected port dataaddr[18]
WARNING: [Synth 8-3331] design Memmux has unconnected port dataaddr[17]
WARNING: [Synth 8-3331] design Memmux has unconnected port dataaddr[16]
WARNING: [Synth 8-3331] design Memmux has unconnected port dataaddr[15]
WARNING: [Synth 8-3331] design Memmux has unconnected port dataaddr[14]
WARNING: [Synth 8-3331] design Memmux has unconnected port dataaddr[13]
WARNING: [Synth 8-3331] design Memmux has unconnected port dataaddr[12]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 450.195 ; gain = 157.227
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin vga:rst to constant 0 [D:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/sources_1/new/TOP.v:82]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 450.195 ; gain = 157.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 450.195 ; gain = 157.227
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'MCPU/Mem'
Finished Parsing XDC File [d:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'MCPU/Mem'
Parsing XDC File [d:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'nolabel_line49'
Finished Parsing XDC File [d:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'nolabel_line49'
Parsing XDC File [D:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/constrs_1/imports/tutorial/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [D:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/constrs_1/imports/tutorial/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/constrs_1/imports/tutorial/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 814.250 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 814.250 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 814.250 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 814.250 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 814.250 ; gain = 521.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 814.250 ; gain = 521.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  d:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  d:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for MCPU/Mem. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line49. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 814.250 ; gain = 521.281
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/sources_1/new/DDU.v:69]
INFO: [Synth 8-5546] ROM "reg_file_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "result" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "ALUCtrlinput" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Outputs_Control'
INFO: [Synth 8-5546] ROM "nextstate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PCwriteCond1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IorD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemtoReg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "PCSource" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "ALUop" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "RegDst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "nextstate" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "v_count" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'result_reg' [D:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/sources_1/new/ALU.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_nextstate_reg' [D:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/sources_1/new/Outputs_Control.v:78]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_nextstate_reg' [D:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/sources_1/new/Outputs_Control.v:78]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      p0 |               000000000000000001 |                            00000
                      p1 |               000000000000000010 |                            00001
                      p2 |               000000000000000100 |                            00010
                      p3 |               000000000000001000 |                            00011
                     p13 |               000000000000010000 |                            01101
                     p16 |               000000000000100000 |                            10000
                     p14 |               000000000001000000 |                            01110
                      p4 |               000000000010000000 |                            00100
                     p15 |               000000000100000000 |                            01111
                      p5 |               000000001000000000 |                            00101
                      p6 |               000000010000000000 |                            00110
                      p7 |               000000100000000000 |                            00111
                      p8 |               000001000000000000 |                            01000
                      p9 |               000010000000000000 |                            01001
                     p10 |               000100000000000000 |                            01010
                     p11 |               001000000000000000 |                            01011
                     p12 |               010000000000000000 |                            01100
                     p17 |               100000000000000000 |                            10001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Outputs_Control'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_nextstate_reg' [D:/verilog2/Multicycles_CPU/Multicycles_CPU.srcs/sources_1/new/Outputs_Control.v:78]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 814.250 ; gain = 521.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 38    
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 2     
	  18 Input     18 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 8     
	  12 Input     18 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	  18 Input      5 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 1     
	  18 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  18 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 40    
	   8 Input      1 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Segdisplay32bit 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module DDU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module Memmux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module InstructionReg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module MDR 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module RFaddrmux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module RFdatamux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module RegFile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module A 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module B 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module Sign_extend 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ALUAmux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ALUBmux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
Module ALUCtrl 
Detailed RTL Component Info : 
+---Muxes : 
	  15 Input      3 Bit        Muxes := 1     
Module ALUout 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module PCmux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module Outputs_Control 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	  18 Input     18 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 8     
	  12 Input     18 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
	  18 Input      5 Bit        Muxes := 1     
	  18 Input      3 Bit        Muxes := 1     
	  18 Input      2 Bit        Muxes := 2     
	  18 Input      1 Bit        Muxes := 13    
Module setRGB 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
Module VGA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "MCPU/output_control/nextstate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MCPU/output_control/" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "MCPU/alu/zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "vga/v_count" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 814.250 ; gain = 521.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'nolabel_line49/clk_out1' to pin 'nolabel_line49/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 814.250 ; gain = 521.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 819.098 ; gain = 526.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MCPU/regfile/reg_file_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MCPU/regfile/reg_file_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MCPU/regfile/reg_file_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MCPU/regfile/reg_file_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MCPU/regfile/reg_file_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MCPU/regfile/reg_file_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MCPU/regfile/reg_file_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MCPU/regfile/reg_file_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MCPU/regfile/reg_file_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MCPU/regfile/reg_file_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MCPU/regfile/reg_file_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MCPU/regfile/reg_file_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MCPU/regfile/reg_file_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MCPU/regfile/reg_file_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MCPU/regfile/reg_file_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MCPU/regfile/reg_file_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MCPU/regfile/reg_file_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MCPU/regfile/reg_file_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MCPU/regfile/reg_file_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MCPU/regfile/reg_file_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MCPU/regfile/reg_file_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MCPU/regfile/reg_file_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MCPU/regfile/reg_file_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MCPU/regfile/reg_file_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MCPU/regfile/reg_file_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MCPU/regfile/reg_file_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MCPU/regfile/reg_file_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MCPU/regfile/reg_file_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MCPU/regfile/reg_file_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MCPU/regfile/reg_file_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MCPU/regfile/reg_file_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MCPU/regfile/reg_file_reg[0][27] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 834.934 ; gain = 541.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:41 . Memory (MB): peak = 834.934 ; gain = 541.965
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:41 . Memory (MB): peak = 834.934 ; gain = 541.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 834.934 ; gain = 541.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:42 . Memory (MB): peak = 834.934 ; gain = 541.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:42 . Memory (MB): peak = 834.934 ; gain = 541.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:42 . Memory (MB): peak = 834.934 ; gain = 541.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |clk_wiz_0      |         1|
|2     |dist_mem_gen_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |clk_wiz_0      |     1|
|2     |dist_mem_gen_0 |     1|
|3     |BUFG           |     1|
|4     |CARRY4         |    27|
|5     |LUT1           |     4|
|6     |LUT2           |    21|
|7     |LUT3           |   104|
|8     |LUT4           |    78|
|9     |LUT5           |   220|
|10    |LUT6           |   914|
|11    |MUXF7          |   424|
|12    |MUXF8          |    68|
|13    |FDCE           |  1059|
|14    |FDPE           |     1|
|15    |FDRE           |   224|
|16    |LD             |    50|
|17    |IBUF           |     8|
|18    |OBUF           |    45|
+------+---------------+------+

Report Instance Areas: 
+------+--------------------+----------------+------+
|      |Instance            |Module          |Cells |
+------+--------------------+----------------+------+
|1     |top                 |                |  3313|
|2     |  MCPU              |Multicycles_CPU |  3112|
|3     |    PCreg           |PC              |    32|
|4     |    a               |A               |    72|
|5     |    alu             |ALU             |    53|
|6     |    aluout          |ALUout          |    40|
|7     |    b               |B               |    32|
|8     |    instructionreg  |InstructionReg  |   130|
|9     |    mdr             |MDR             |    64|
|10    |    output_control  |Outputs_Control |   318|
|11    |    regfile         |RegFile         |  2307|
|12    |  ddu               |DDU             |    69|
|13    |    segdisplay32bit |Segdisplay32bit |    31|
|14    |  vga               |VGA             |    77|
+------+--------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:42 . Memory (MB): peak = 834.934 ; gain = 541.965
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 834.934 ; gain = 177.910
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:42 . Memory (MB): peak = 834.934 ; gain = 541.965
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 569 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 834.934 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 50 instances were transformed.
  LD => LDCE: 50 instances

INFO: [Common 17-83] Releasing license: Synthesis
160 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:47 . Memory (MB): peak = 834.934 ; gain = 553.438
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 834.934 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/verilog2/Multicycles_CPU/Multicycles_CPU.runs/synth_1/TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 28 22:29:07 2019...
