// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module run_runTestAfterInit (
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RFIFONUM,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        inputAOV,
        outcomeInRam_address0,
        outcomeInRam_ce0,
        outcomeInRam_d0,
        outcomeInRam_q0,
        outcomeInRam_we0,
        errorInTask_address0,
        errorInTask_ce0,
        errorInTask_d0,
        errorInTask_q0,
        errorInTask_we0,
        n_regions_V_address0,
        n_regions_V_ce0,
        n_regions_V_d0,
        n_regions_V_q0,
        n_regions_V_we0,
        n_regions_V_address1,
        n_regions_V_ce1,
        n_regions_V_d1,
        n_regions_V_q1,
        n_regions_V_we1,
        regions_address0,
        regions_ce0,
        regions_d0,
        regions_q0,
        regions_we0,
        regions_address1,
        regions_ce1,
        regions_d1,
        regions_q1,
        regions_we1,
        regions_1_address0,
        regions_1_ce0,
        regions_1_d0,
        regions_1_q0,
        regions_1_we0,
        regions_1_address1,
        regions_1_ce1,
        regions_1_d1,
        regions_1_q1,
        regions_1_we1,
        regions_2_address0,
        regions_2_ce0,
        regions_2_d0,
        regions_2_q0,
        regions_2_we0,
        regions_2_address1,
        regions_2_ce1,
        regions_2_d1,
        regions_2_q1,
        regions_2_we1,
        regions_3_address0,
        regions_3_ce0,
        regions_3_d0,
        regions_3_q0,
        regions_3_we0,
        regions_3_address1,
        regions_3_ce1,
        regions_3_d1,
        regions_3_q1,
        regions_3_we1,
        ap_clk,
        ap_rst,
        inputAOV_ap_vld,
        ap_start,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [63:0] m_axi_gmem_AWADDR;
output  [0:0] m_axi_gmem_AWID;
output  [31:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [0:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [511:0] m_axi_gmem_WDATA;
output  [63:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [0:0] m_axi_gmem_WID;
output  [0:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [63:0] m_axi_gmem_ARADDR;
output  [0:0] m_axi_gmem_ARID;
output  [31:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [0:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [511:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [0:0] m_axi_gmem_RID;
input  [8:0] m_axi_gmem_RFIFONUM;
input  [0:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [0:0] m_axi_gmem_BID;
input  [0:0] m_axi_gmem_BUSER;
input  [63:0] inputAOV;
output  [3:0] outcomeInRam_address0;
output   outcomeInRam_ce0;
output  [287:0] outcomeInRam_d0;
input  [287:0] outcomeInRam_q0;
output  [35:0] outcomeInRam_we0;
output  [3:0] errorInTask_address0;
output   errorInTask_ce0;
output  [7:0] errorInTask_d0;
input  [7:0] errorInTask_q0;
output   errorInTask_we0;
output  [5:0] n_regions_V_address0;
output   n_regions_V_ce0;
output  [7:0] n_regions_V_d0;
input  [7:0] n_regions_V_q0;
output   n_regions_V_we0;
output  [5:0] n_regions_V_address1;
output   n_regions_V_ce1;
output  [7:0] n_regions_V_d1;
input  [7:0] n_regions_V_q1;
output   n_regions_V_we1;
output  [11:0] regions_address0;
output   regions_ce0;
output  [31:0] regions_d0;
input  [31:0] regions_q0;
output   regions_we0;
output  [11:0] regions_address1;
output   regions_ce1;
output  [31:0] regions_d1;
input  [31:0] regions_q1;
output   regions_we1;
output  [11:0] regions_1_address0;
output   regions_1_ce0;
output  [31:0] regions_1_d0;
input  [31:0] regions_1_q0;
output   regions_1_we0;
output  [11:0] regions_1_address1;
output   regions_1_ce1;
output  [31:0] regions_1_d1;
input  [31:0] regions_1_q1;
output   regions_1_we1;
output  [11:0] regions_2_address0;
output   regions_2_ce0;
output  [31:0] regions_2_d0;
input  [31:0] regions_2_q0;
output   regions_2_we0;
output  [11:0] regions_2_address1;
output   regions_2_ce1;
output  [31:0] regions_2_d1;
input  [31:0] regions_2_q1;
output   regions_2_we1;
output  [11:0] regions_3_address0;
output   regions_3_ce0;
output  [31:0] regions_3_d0;
input  [31:0] regions_3_q0;
output   regions_3_we0;
output  [11:0] regions_3_address1;
output   regions_3_ce1;
output  [31:0] regions_3_d1;
input  [31:0] regions_3_q1;
output   regions_3_we1;
input   ap_clk;
input   ap_rst;
input   inputAOV_ap_vld;
input   ap_start;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    runTestAfterInit_Block_entry12_proc4_U0_ap_start;
wire    runTestAfterInit_Block_entry12_proc4_U0_ap_done;
wire    runTestAfterInit_Block_entry12_proc4_U0_ap_continue;
wire    runTestAfterInit_Block_entry12_proc4_U0_ap_idle;
wire    runTestAfterInit_Block_entry12_proc4_U0_ap_ready;
wire    runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_AWVALID;
wire   [63:0] runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_AWADDR;
wire   [0:0] runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_AWID;
wire   [31:0] runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_AWLEN;
wire   [2:0] runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_AWSIZE;
wire   [1:0] runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_AWBURST;
wire   [1:0] runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_AWLOCK;
wire   [3:0] runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_AWCACHE;
wire   [2:0] runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_AWPROT;
wire   [3:0] runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_AWQOS;
wire   [3:0] runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_AWREGION;
wire   [0:0] runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_AWUSER;
wire    runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_WVALID;
wire   [511:0] runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_WDATA;
wire   [63:0] runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_WSTRB;
wire    runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_WLAST;
wire   [0:0] runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_WID;
wire   [0:0] runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_WUSER;
wire    runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_ARVALID;
wire   [63:0] runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_ARADDR;
wire   [0:0] runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_ARID;
wire   [31:0] runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_ARLEN;
wire   [2:0] runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_ARSIZE;
wire   [1:0] runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_ARBURST;
wire   [1:0] runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_ARLOCK;
wire   [3:0] runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_ARCACHE;
wire   [2:0] runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_ARPROT;
wire   [3:0] runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_ARQOS;
wire   [3:0] runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_ARREGION;
wire   [0:0] runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_ARUSER;
wire    runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_RREADY;
wire    runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_BREADY;
wire   [3:0] runTestAfterInit_Block_entry12_proc4_U0_errorInTask_address0;
wire    runTestAfterInit_Block_entry12_proc4_U0_errorInTask_ce0;
wire    runTestAfterInit_Block_entry12_proc4_U0_errorInTask_we0;
wire   [7:0] runTestAfterInit_Block_entry12_proc4_U0_errorInTask_d0;
wire   [3:0] runTestAfterInit_Block_entry12_proc4_U0_outcomeInRam_address0;
wire    runTestAfterInit_Block_entry12_proc4_U0_outcomeInRam_ce0;
wire   [35:0] runTestAfterInit_Block_entry12_proc4_U0_outcomeInRam_we0;
wire   [287:0] runTestAfterInit_Block_entry12_proc4_U0_outcomeInRam_d0;
wire   [5:0] runTestAfterInit_Block_entry12_proc4_U0_n_regions_V_address0;
wire    runTestAfterInit_Block_entry12_proc4_U0_n_regions_V_ce0;
wire   [11:0] runTestAfterInit_Block_entry12_proc4_U0_regions_address0;
wire    runTestAfterInit_Block_entry12_proc4_U0_regions_ce0;
wire   [11:0] runTestAfterInit_Block_entry12_proc4_U0_regions_1_address0;
wire    runTestAfterInit_Block_entry12_proc4_U0_regions_1_ce0;
wire   [11:0] runTestAfterInit_Block_entry12_proc4_U0_regions_2_address0;
wire    runTestAfterInit_Block_entry12_proc4_U0_regions_2_ce0;
wire   [11:0] runTestAfterInit_Block_entry12_proc4_U0_regions_3_address0;
wire    runTestAfterInit_Block_entry12_proc4_U0_regions_3_ce0;

run_runTestAfterInit_Block_entry12_proc4 runTestAfterInit_Block_entry12_proc4_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(runTestAfterInit_Block_entry12_proc4_U0_ap_start),
    .ap_done(runTestAfterInit_Block_entry12_proc4_U0_ap_done),
    .ap_continue(runTestAfterInit_Block_entry12_proc4_U0_ap_continue),
    .ap_idle(runTestAfterInit_Block_entry12_proc4_U0_ap_idle),
    .ap_ready(runTestAfterInit_Block_entry12_proc4_U0_ap_ready),
    .inputAOV(inputAOV),
    .m_axi_gmem_AWVALID(runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(1'b0),
    .m_axi_gmem_AWADDR(runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(1'b0),
    .m_axi_gmem_WDATA(runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
    .m_axi_gmem_ARADDR(runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
    .m_axi_gmem_RREADY(runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(m_axi_gmem_RDATA),
    .m_axi_gmem_RLAST(m_axi_gmem_RLAST),
    .m_axi_gmem_RID(m_axi_gmem_RID),
    .m_axi_gmem_RFIFONUM(m_axi_gmem_RFIFONUM),
    .m_axi_gmem_RUSER(m_axi_gmem_RUSER),
    .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
    .m_axi_gmem_BVALID(1'b0),
    .m_axi_gmem_BREADY(runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .errorInTask_address0(runTestAfterInit_Block_entry12_proc4_U0_errorInTask_address0),
    .errorInTask_ce0(runTestAfterInit_Block_entry12_proc4_U0_errorInTask_ce0),
    .errorInTask_we0(runTestAfterInit_Block_entry12_proc4_U0_errorInTask_we0),
    .errorInTask_d0(runTestAfterInit_Block_entry12_proc4_U0_errorInTask_d0),
    .errorInTask_q0(errorInTask_q0),
    .outcomeInRam_address0(runTestAfterInit_Block_entry12_proc4_U0_outcomeInRam_address0),
    .outcomeInRam_ce0(runTestAfterInit_Block_entry12_proc4_U0_outcomeInRam_ce0),
    .outcomeInRam_we0(runTestAfterInit_Block_entry12_proc4_U0_outcomeInRam_we0),
    .outcomeInRam_d0(runTestAfterInit_Block_entry12_proc4_U0_outcomeInRam_d0),
    .n_regions_V_address0(runTestAfterInit_Block_entry12_proc4_U0_n_regions_V_address0),
    .n_regions_V_ce0(runTestAfterInit_Block_entry12_proc4_U0_n_regions_V_ce0),
    .n_regions_V_q0(n_regions_V_q0),
    .regions_address0(runTestAfterInit_Block_entry12_proc4_U0_regions_address0),
    .regions_ce0(runTestAfterInit_Block_entry12_proc4_U0_regions_ce0),
    .regions_q0(regions_q0),
    .regions_1_address0(runTestAfterInit_Block_entry12_proc4_U0_regions_1_address0),
    .regions_1_ce0(runTestAfterInit_Block_entry12_proc4_U0_regions_1_ce0),
    .regions_1_q0(regions_1_q0),
    .regions_2_address0(runTestAfterInit_Block_entry12_proc4_U0_regions_2_address0),
    .regions_2_ce0(runTestAfterInit_Block_entry12_proc4_U0_regions_2_ce0),
    .regions_2_q0(regions_2_q0),
    .regions_3_address0(runTestAfterInit_Block_entry12_proc4_U0_regions_3_address0),
    .regions_3_ce0(runTestAfterInit_Block_entry12_proc4_U0_regions_3_ce0),
    .regions_3_q0(regions_3_q0)
);

assign ap_done = runTestAfterInit_Block_entry12_proc4_U0_ap_done;

assign ap_idle = runTestAfterInit_Block_entry12_proc4_U0_ap_idle;

assign ap_ready = runTestAfterInit_Block_entry12_proc4_U0_ap_ready;

assign errorInTask_address0 = runTestAfterInit_Block_entry12_proc4_U0_errorInTask_address0;

assign errorInTask_ce0 = runTestAfterInit_Block_entry12_proc4_U0_errorInTask_ce0;

assign errorInTask_d0 = runTestAfterInit_Block_entry12_proc4_U0_errorInTask_d0;

assign errorInTask_we0 = runTestAfterInit_Block_entry12_proc4_U0_errorInTask_we0;

assign m_axi_gmem_ARADDR = runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_ARADDR;

assign m_axi_gmem_ARBURST = runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_ARBURST;

assign m_axi_gmem_ARCACHE = runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_ARCACHE;

assign m_axi_gmem_ARID = runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_ARID;

assign m_axi_gmem_ARLEN = runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_ARLEN;

assign m_axi_gmem_ARLOCK = runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_ARLOCK;

assign m_axi_gmem_ARPROT = runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_ARPROT;

assign m_axi_gmem_ARQOS = runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_ARQOS;

assign m_axi_gmem_ARREGION = runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_ARREGION;

assign m_axi_gmem_ARSIZE = runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_ARSIZE;

assign m_axi_gmem_ARUSER = runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_ARUSER;

assign m_axi_gmem_ARVALID = runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_ARVALID;

assign m_axi_gmem_AWADDR = 64'd0;

assign m_axi_gmem_AWBURST = 2'd0;

assign m_axi_gmem_AWCACHE = 4'd0;

assign m_axi_gmem_AWID = 1'd0;

assign m_axi_gmem_AWLEN = 32'd0;

assign m_axi_gmem_AWLOCK = 2'd0;

assign m_axi_gmem_AWPROT = 3'd0;

assign m_axi_gmem_AWQOS = 4'd0;

assign m_axi_gmem_AWREGION = 4'd0;

assign m_axi_gmem_AWSIZE = 3'd0;

assign m_axi_gmem_AWUSER = 1'd0;

assign m_axi_gmem_AWVALID = 1'b0;

assign m_axi_gmem_BREADY = 1'b0;

assign m_axi_gmem_RREADY = runTestAfterInit_Block_entry12_proc4_U0_m_axi_gmem_RREADY;

assign m_axi_gmem_WDATA = 512'd0;

assign m_axi_gmem_WID = 1'd0;

assign m_axi_gmem_WLAST = 1'b0;

assign m_axi_gmem_WSTRB = 64'd0;

assign m_axi_gmem_WUSER = 1'd0;

assign m_axi_gmem_WVALID = 1'b0;

assign n_regions_V_address0 = runTestAfterInit_Block_entry12_proc4_U0_n_regions_V_address0;

assign n_regions_V_address1 = 6'd0;

assign n_regions_V_ce0 = runTestAfterInit_Block_entry12_proc4_U0_n_regions_V_ce0;

assign n_regions_V_ce1 = 1'b0;

assign n_regions_V_d0 = 8'd0;

assign n_regions_V_d1 = 8'd0;

assign n_regions_V_we0 = 1'b0;

assign n_regions_V_we1 = 1'b0;

assign outcomeInRam_address0 = runTestAfterInit_Block_entry12_proc4_U0_outcomeInRam_address0;

assign outcomeInRam_ce0 = runTestAfterInit_Block_entry12_proc4_U0_outcomeInRam_ce0;

assign outcomeInRam_d0 = runTestAfterInit_Block_entry12_proc4_U0_outcomeInRam_d0;

assign outcomeInRam_we0 = runTestAfterInit_Block_entry12_proc4_U0_outcomeInRam_we0;

assign regions_1_address0 = runTestAfterInit_Block_entry12_proc4_U0_regions_1_address0;

assign regions_1_address1 = 12'd0;

assign regions_1_ce0 = runTestAfterInit_Block_entry12_proc4_U0_regions_1_ce0;

assign regions_1_ce1 = 1'b0;

assign regions_1_d0 = 32'd0;

assign regions_1_d1 = 32'd0;

assign regions_1_we0 = 1'b0;

assign regions_1_we1 = 1'b0;

assign regions_2_address0 = runTestAfterInit_Block_entry12_proc4_U0_regions_2_address0;

assign regions_2_address1 = 12'd0;

assign regions_2_ce0 = runTestAfterInit_Block_entry12_proc4_U0_regions_2_ce0;

assign regions_2_ce1 = 1'b0;

assign regions_2_d0 = 32'd0;

assign regions_2_d1 = 32'd0;

assign regions_2_we0 = 1'b0;

assign regions_2_we1 = 1'b0;

assign regions_3_address0 = runTestAfterInit_Block_entry12_proc4_U0_regions_3_address0;

assign regions_3_address1 = 12'd0;

assign regions_3_ce0 = runTestAfterInit_Block_entry12_proc4_U0_regions_3_ce0;

assign regions_3_ce1 = 1'b0;

assign regions_3_d0 = 32'd0;

assign regions_3_d1 = 32'd0;

assign regions_3_we0 = 1'b0;

assign regions_3_we1 = 1'b0;

assign regions_address0 = runTestAfterInit_Block_entry12_proc4_U0_regions_address0;

assign regions_address1 = 12'd0;

assign regions_ce0 = runTestAfterInit_Block_entry12_proc4_U0_regions_ce0;

assign regions_ce1 = 1'b0;

assign regions_d0 = 32'd0;

assign regions_d1 = 32'd0;

assign regions_we0 = 1'b0;

assign regions_we1 = 1'b0;

assign runTestAfterInit_Block_entry12_proc4_U0_ap_continue = ap_continue;

assign runTestAfterInit_Block_entry12_proc4_U0_ap_start = ap_start;

endmodule //run_runTestAfterInit
