/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [11:0] _01_;
  wire [2:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [17:0] celloutsig_0_13z;
  wire [6:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  reg [29:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [6:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [15:0] celloutsig_0_25z;
  wire [4:0] celloutsig_0_27z;
  wire [3:0] celloutsig_0_28z;
  wire [3:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [2:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire [10:0] celloutsig_0_36z;
  wire celloutsig_0_39z;
  wire [12:0] celloutsig_0_3z;
  wire [8:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [6:0] celloutsig_0_42z;
  wire [4:0] celloutsig_0_43z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_53z;
  wire celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_60z;
  wire celloutsig_0_63z;
  wire [14:0] celloutsig_0_64z;
  wire celloutsig_0_6z;
  wire celloutsig_0_78z;
  wire celloutsig_0_79z;
  wire [7:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_79z = !(celloutsig_0_46z ? celloutsig_0_41z : celloutsig_0_30z);
  assign celloutsig_1_13z = !(celloutsig_1_12z ? celloutsig_1_2z : celloutsig_1_5z[7]);
  assign celloutsig_0_46z = ~celloutsig_0_17z;
  assign celloutsig_0_47z = ~celloutsig_0_22z[4];
  assign celloutsig_0_53z = ~celloutsig_0_21z;
  assign celloutsig_1_2z = ~celloutsig_1_0z;
  assign celloutsig_0_30z = ~((_00_ | celloutsig_0_12z) & celloutsig_0_20z);
  assign celloutsig_0_1z = ~((in_data[29] | in_data[93]) & in_data[48]);
  assign celloutsig_0_18z = ~((celloutsig_0_4z | celloutsig_0_14z[0]) & celloutsig_0_0z);
  assign celloutsig_0_39z = ~((celloutsig_0_16z | celloutsig_0_17z) & (celloutsig_0_21z | celloutsig_0_32z[2]));
  assign celloutsig_0_48z = ~((celloutsig_0_16z | celloutsig_0_42z[4]) & (celloutsig_0_0z | celloutsig_0_7z[2]));
  assign celloutsig_0_50z = ~((celloutsig_0_32z[0] | celloutsig_0_3z[3]) & (celloutsig_0_47z | celloutsig_0_15z));
  assign celloutsig_1_7z = ~((celloutsig_1_0z | 1'h0) & (1'h0 | celloutsig_1_2z));
  assign celloutsig_0_12z = ~((celloutsig_0_4z | celloutsig_0_8z) & (celloutsig_0_10z | celloutsig_0_9z));
  assign celloutsig_0_23z = ~((celloutsig_0_14z[0] | celloutsig_0_8z) & (celloutsig_0_7z[6] | celloutsig_0_10z));
  assign celloutsig_0_41z = celloutsig_0_3z[10] ^ celloutsig_0_40z[1];
  assign celloutsig_1_8z = in_data[143] ^ celloutsig_1_0z;
  assign celloutsig_1_10z = celloutsig_1_0z ^ celloutsig_1_8z;
  assign celloutsig_1_16z = celloutsig_1_4z[2] ^ in_data[110];
  assign celloutsig_0_2z = in_data[74] ^ in_data[10];
  assign celloutsig_0_24z = celloutsig_0_22z[2] ^ celloutsig_0_11z;
  assign celloutsig_0_15z = ~(celloutsig_0_1z ^ celloutsig_0_13z[7]);
  always_ff @(posedge clkin_data[96], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 12'h000;
    else _01_ <= { in_data[119:117], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z };
  reg [2:0] _26_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _26_ <= 3'h0;
    else _26_ <= { celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_5z };
  assign { _02_[2], _00_, _02_[0] } = _26_;
  assign celloutsig_0_33z = celloutsig_0_19z[21:19] == { celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_24z };
  assign celloutsig_1_0z = in_data[147:142] == in_data[101:96];
  assign celloutsig_0_55z = { celloutsig_0_48z, celloutsig_0_20z, celloutsig_0_23z } === { celloutsig_0_43z[2], celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_1_18z = { celloutsig_1_16z, celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_17z, celloutsig_1_10z } === celloutsig_1_5z[8:4];
  assign celloutsig_0_49z = { celloutsig_0_32z[1], celloutsig_0_39z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_35z } >= { celloutsig_0_19z[17:14], celloutsig_0_46z };
  assign celloutsig_0_9z = { in_data[67:60], celloutsig_0_4z } >= celloutsig_0_3z[8:0];
  assign celloutsig_0_16z = { celloutsig_0_7z[5], celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_0z } >= { celloutsig_0_3z[6:4], celloutsig_0_12z };
  assign celloutsig_0_17z = { celloutsig_0_3z[11:2], celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_11z } >= { celloutsig_0_13z[14:0], celloutsig_0_5z };
  assign celloutsig_0_4z = celloutsig_0_3z[11:9] > in_data[76:74];
  assign celloutsig_0_5z = { in_data[68:65], celloutsig_0_2z } > celloutsig_0_3z[7:3];
  assign celloutsig_1_12z = { celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_1z } > { celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_10z };
  assign celloutsig_1_15z = { celloutsig_1_4z[1:0], celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_7z } > in_data[159:150];
  assign celloutsig_0_20z = { celloutsig_0_19z[14], celloutsig_0_1z, celloutsig_0_17z } <= { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_9z };
  assign celloutsig_0_31z = celloutsig_0_19z[12:4] && { celloutsig_0_27z[0], celloutsig_0_6z, celloutsig_0_14z };
  assign celloutsig_0_63z = { celloutsig_0_60z[2:0], celloutsig_0_23z, celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_50z, celloutsig_0_21z } && { celloutsig_0_42z[6:1], celloutsig_0_21z, celloutsig_0_20z };
  assign celloutsig_0_29z = celloutsig_0_7z[4:1] * { celloutsig_0_25z[11:9], celloutsig_0_24z };
  assign celloutsig_0_64z = celloutsig_0_32z[1] ? { celloutsig_0_14z[2], celloutsig_0_55z, celloutsig_0_3z } : { celloutsig_0_28z[1:0], 1'h1, celloutsig_0_27z, celloutsig_0_2z, celloutsig_0_50z, celloutsig_0_56z, celloutsig_0_46z, celloutsig_0_53z, celloutsig_0_63z, celloutsig_0_21z };
  assign celloutsig_1_5z = celloutsig_1_0z ? { in_data[132:129], celloutsig_1_1z, celloutsig_1_4z } : { in_data[123:118], 4'h0 };
  assign celloutsig_0_14z = celloutsig_0_6z ? { celloutsig_0_3z[11:6], celloutsig_0_0z } : { celloutsig_0_13z[6], celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_1z };
  assign celloutsig_0_22z = celloutsig_0_15z ? { celloutsig_0_3z[8:7], celloutsig_0_17z, 1'h1, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_10z } : { 2'h0, celloutsig_0_21z, celloutsig_0_8z, celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_5z };
  assign celloutsig_0_0z = in_data[24:6] != in_data[47:29];
  assign celloutsig_0_56z = celloutsig_0_19z[19:6] != { celloutsig_0_13z[12:0], celloutsig_0_48z };
  assign celloutsig_0_78z = { celloutsig_0_3z[10:7], celloutsig_0_2z, celloutsig_0_49z } != celloutsig_0_64z[6:1];
  assign celloutsig_1_17z = { celloutsig_1_2z, celloutsig_1_0z, 1'h0 } != _01_[3:1];
  assign celloutsig_0_11z = { celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_5z } != { celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_9z };
  assign celloutsig_0_36z = ~ { in_data[11], celloutsig_0_24z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_14z };
  assign celloutsig_1_1z = & in_data[126:122];
  assign celloutsig_0_35z = | { _02_[0], celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_18z, celloutsig_0_20z, celloutsig_0_7z, celloutsig_0_31z, celloutsig_0_17z, celloutsig_0_17z };
  assign celloutsig_0_6z = | { celloutsig_0_3z[12:1], celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_8z = | { in_data[35:30], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_32z = { celloutsig_0_5z, celloutsig_0_17z, celloutsig_0_15z } >> celloutsig_0_28z[2:0];
  assign celloutsig_1_4z = { _01_[3:0], celloutsig_1_1z } >> { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_13z = { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_4z } >> { celloutsig_0_3z[9:5], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_5z };
  assign celloutsig_0_27z = { celloutsig_0_24z, celloutsig_0_6z, _02_[2], _00_, _02_[0] } >> { celloutsig_0_25z[10:7], celloutsig_0_9z };
  assign celloutsig_0_28z = { celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_24z, celloutsig_0_9z } >> { _02_[2], _00_, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_3z = { in_data[75:68], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z } <<< { in_data[25:15], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_40z = { celloutsig_0_14z[2:0], celloutsig_0_11z, celloutsig_0_33z, celloutsig_0_29z } <<< { celloutsig_0_14z[3:1], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_8z };
  assign celloutsig_0_42z = { celloutsig_0_7z[5:0], celloutsig_0_11z } <<< { in_data[35:33], celloutsig_0_24z, celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_10z };
  assign celloutsig_0_43z = { celloutsig_0_27z[3:0], celloutsig_0_5z } <<< celloutsig_0_36z[8:4];
  assign celloutsig_1_19z = { celloutsig_1_18z, celloutsig_1_10z, celloutsig_1_15z, celloutsig_1_15z, celloutsig_1_1z } <<< { in_data[143:141], celloutsig_1_15z, celloutsig_1_1z };
  assign celloutsig_0_60z = { celloutsig_0_28z[2], celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_31z } ^ { celloutsig_0_40z[7:5], celloutsig_0_50z };
  assign celloutsig_0_7z = { in_data[31], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_6z } ^ { celloutsig_0_3z[12:8], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_25z = { in_data[87:85], celloutsig_0_3z } ^ { celloutsig_0_13z[7:5], celloutsig_0_24z, celloutsig_0_1z, celloutsig_0_23z, celloutsig_0_23z, celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_22z };
  always_latch
    if (clkin_data[32]) celloutsig_0_19z = 30'h00000000;
    else if (!clkin_data[0]) celloutsig_0_19z = { in_data[45:22], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_4z, celloutsig_0_10z };
  assign celloutsig_0_10z = ~((celloutsig_0_3z[0] & in_data[44]) | (celloutsig_0_5z & celloutsig_0_6z));
  assign celloutsig_0_21z = ~((celloutsig_0_15z & celloutsig_0_15z) | (celloutsig_0_2z & celloutsig_0_11z));
  assign _02_[1] = _00_;
  assign { out_data[128], out_data[100:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_78z, celloutsig_0_79z };
endmodule
