Active-HDL 15.0.261.9132 2024-11-12 14:39:42

Elaboration top modules:
Verilog Module                testbench_decoder


------------------------------------------------------------------------------------------------------
Verilog Module          | Library            | Info | Compiler Version          | Compilation Options
------------------------------------------------------------------------------------------------------
testbench_decoder       | bitcell_nand_latch |      | 15.0.261.9132 (Windows64) | -O2 -sv2k17
address_decoder         | bitcell_nand_latch |      | 15.0.261.9132 (Windows64) | -O2 -sv2k17
------------------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------------------
Library                 | Comment
------------------------------------------------------------------------------------------------------
bitcell_nand_latch      | None
------------------------------------------------------------------------------------------------------
