<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='sincos.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: sincos
    <br/>
    Created: Nov  5, 2010
    <br/>
    Updated: Feb 26, 2011
    <br/>
    SVN Updated: Apr  8, 2011
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Arithmetic core
    
    <br/>
    Language:
    
     VHDL
    
    <br/>
    Development status:
    
     Beta
    
    <br/>
    Additional info:
    
     Design done
    
    ,
    
     Specification done
    
    <br/>
    WishBone Compliant: No
    <br/>
    License: BSD
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     Sine and cosine table that can be synthesized. Pure VHDL, no other tools or
     <br/>
     silicon vendor macros. Pipeline delay can be selected from combinatorial
     <br/>
     to 10 stages at compile time via a generic.
     <br/>
     Phase input and sin/cos output widths are automatically determined by the
     <br/>
     connected bus. 16 bit phase/18 bit amplitude runs at 230 MHz in Spartan6-3
     <br/>
     without any optimization efforts. (Just setting 250 MHz as the goal)
     <br/>
     Also features a programmable pipeline register entity for most basic VHDL types.
     <br/>
     Pipeline delay can be set from 0 to MAXINT clocks
     <br/>
     Also a library for conversion between reals and integer/fractional signed and unsigned.
     <br/>
     The test bed can log the generated sinewaves to a file for inspection with matlab.
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
