--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Wed Apr 24 12:26:42 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     topModule
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets clockDivider_clk_4M]
            1437 items scored, 821 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 4.145ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             \fskModule_1/sampleCount_i11  (from clockDivider_clk_4M +)
   Destination:    FD1P3IX    SP             \fskModule_1/lastSym_53  (to clockDivider_clk_4M +)

   Delay:                   6.724ns  (15.3% logic, 84.7% route), 5 logic levels.

 Constraint Details:

      6.724ns data_path \fskModule_1/sampleCount_i11 to \fskModule_1/lastSym_53 violates
      2.500ns delay constraint less
     -0.079ns LCE_S requirement (totaling 2.579ns) by 4.145ns

 Path Details: \fskModule_1/sampleCount_i11 to \fskModule_1/lastSym_53

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \fskModule_1/sampleCount_i11 (from clockDivider_clk_4M)
Route         2   e 1.258                                  sampleCount[11]
LUT4        ---     0.166              B to Z              \fskModule_1/i1_4_lut_adj_25
Route         3   e 1.239                                  \fskModule_1/n17
LUT4        ---     0.166              C to Z              \fskModule_1/i1695_2_lut_3_lut
Route         1   e 1.020                                  \fskModule_1/n2534
LUT4        ---     0.166              A to Z              \fskModule_1/i1_4_lut
Route         2   e 1.158                                  \fskModule_1/lastSym_N_233
LUT4        ---     0.166              B to Z              \fskModule_1/i390_2_lut_2_lut
Route         1   e 1.020                                  \fskModule_1/clockDivider_clk_4M_enable_1
                  --------
                    6.724  (15.3% logic, 84.7% route), 5 logic levels.


Error:  The following path violates requirements by 4.145ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             \fskModule_1/sampleCount_i7  (from clockDivider_clk_4M +)
   Destination:    FD1P3IX    SP             \fskModule_1/lastSym_53  (to clockDivider_clk_4M +)

   Delay:                   6.724ns  (15.3% logic, 84.7% route), 5 logic levels.

 Constraint Details:

      6.724ns data_path \fskModule_1/sampleCount_i7 to \fskModule_1/lastSym_53 violates
      2.500ns delay constraint less
     -0.079ns LCE_S requirement (totaling 2.579ns) by 4.145ns

 Path Details: \fskModule_1/sampleCount_i7 to \fskModule_1/lastSym_53

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \fskModule_1/sampleCount_i7 (from clockDivider_clk_4M)
Route         2   e 1.258                                  sampleCount[7]
LUT4        ---     0.166              A to Z              \fskModule_1/i1_4_lut_adj_25
Route         3   e 1.239                                  \fskModule_1/n17
LUT4        ---     0.166              C to Z              \fskModule_1/i1695_2_lut_3_lut
Route         1   e 1.020                                  \fskModule_1/n2534
LUT4        ---     0.166              A to Z              \fskModule_1/i1_4_lut
Route         2   e 1.158                                  \fskModule_1/lastSym_N_233
LUT4        ---     0.166              B to Z              \fskModule_1/i390_2_lut_2_lut
Route         1   e 1.020                                  \fskModule_1/clockDivider_clk_4M_enable_1
                  --------
                    6.724  (15.3% logic, 84.7% route), 5 logic levels.


Error:  The following path violates requirements by 4.145ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             \fskModule_1/sampleCount_i6  (from clockDivider_clk_4M +)
   Destination:    FD1P3IX    SP             \fskModule_1/lastSym_53  (to clockDivider_clk_4M +)

   Delay:                   6.724ns  (15.3% logic, 84.7% route), 5 logic levels.

 Constraint Details:

      6.724ns data_path \fskModule_1/sampleCount_i6 to \fskModule_1/lastSym_53 violates
      2.500ns delay constraint less
     -0.079ns LCE_S requirement (totaling 2.579ns) by 4.145ns

 Path Details: \fskModule_1/sampleCount_i6 to \fskModule_1/lastSym_53

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \fskModule_1/sampleCount_i6 (from clockDivider_clk_4M)
Route         2   e 1.258                                  sampleCount[6]
LUT4        ---     0.166              C to Z              \fskModule_1/i1_4_lut_adj_25
Route         3   e 1.239                                  \fskModule_1/n17
LUT4        ---     0.166              C to Z              \fskModule_1/i1695_2_lut_3_lut
Route         1   e 1.020                                  \fskModule_1/n2534
LUT4        ---     0.166              A to Z              \fskModule_1/i1_4_lut
Route         2   e 1.158                                  \fskModule_1/lastSym_N_233
LUT4        ---     0.166              B to Z              \fskModule_1/i390_2_lut_2_lut
Route         1   e 1.020                                  \fskModule_1/clockDivider_clk_4M_enable_1
                  --------
                    6.724  (15.3% logic, 84.7% route), 5 logic levels.

Warning: 6.645 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets top_test2_c]
            218 items scored, 89 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 3.912ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \IQSerializer_1/QCounter_380__i1  (from top_test2_c +)
   Destination:    FD1S3IX    D              \IQSerializer_1/DEDFF_0/pose_edge_14  (to top_test2_c +)

   Delay:                   6.587ns  (15.6% logic, 84.4% route), 5 logic levels.

 Constraint Details:

      6.587ns data_path \IQSerializer_1/QCounter_380__i1 to \IQSerializer_1/DEDFF_0/pose_edge_14 violates
      2.500ns delay constraint less
     -0.175ns L_S requirement (totaling 2.675ns) by 3.912ns

 Path Details: \IQSerializer_1/QCounter_380__i1 to \IQSerializer_1/DEDFF_0/pose_edge_14

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \IQSerializer_1/QCounter_380__i1 (from top_test2_c)
Route         6   e 1.478                                  \IQSerializer_1/QCounter[1]
LUT4        ---     0.166              A to Z              \IQSerializer_1/fskModule_Q[11]_bdd_3_lut
Route         1   e 1.020                                  \IQSerializer_1/n2652
LUT4        ---     0.166              A to Z              \IQSerializer_1/n2652_bdd_3_lut
Route         1   e 1.020                                  \IQSerializer_1/n2653
LUT4        ---     0.166              A to Z              \IQSerializer_1/spi_miso_c_0_bdd_2_lut_4_lut
Route         1   e 1.020                                  \IQSerializer_1/n2655
LUT4        ---     0.166              B to Z              \IQSerializer_1/DEDFF_0/neg_edge_I_0_4_lut
Route         1   e 1.020                                  \IQSerializer_1/DEDFF_0/Q1
                  --------
                    6.587  (15.6% logic, 84.4% route), 5 logic levels.


Error:  The following path violates requirements by 2.919ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \IQSerializer_1/ICounter_377__i3  (from top_test2_c +)
   Destination:    FD1S3IX    D              \IQSerializer_1/DEDFF_0/pose_edge_14  (to top_test2_c +)

   Delay:                   5.594ns  (17.5% logic, 82.5% route), 5 logic levels.

 Constraint Details:

      5.594ns data_path \IQSerializer_1/ICounter_377__i3 to \IQSerializer_1/DEDFF_0/pose_edge_14 violates
      2.500ns delay constraint less
     -0.175ns L_S requirement (totaling 2.675ns) by 2.919ns

 Path Details: \IQSerializer_1/ICounter_377__i3 to \IQSerializer_1/DEDFF_0/pose_edge_14

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \IQSerializer_1/ICounter_377__i3 (from top_test2_c)
Route         8   e 1.535                                  ICounter[3]
LUT4        ---     0.166              C to Z              \IQSerializer_1/fskModule_I[4]_bdd_3_lut_1840
Route         1   e 0.020                                  \IQSerializer_1/n2645
MUXL5       ---     0.116           BLUT to Z              \IQSerializer_1/i1792
Route         1   e 1.020                                  \IQSerializer_1/n2646
LUT4        ---     0.166              A to Z              \IQSerializer_1/spi_miso_c_0_bdd_2_lut_1796_4_lut
Route         1   e 1.020                                  \IQSerializer_1/n2648
LUT4        ---     0.166              C to Z              \IQSerializer_1/DEDFF_0/neg_edge_I_0_4_lut
Route         1   e 1.020                                  \IQSerializer_1/DEDFF_0/Q1
                  --------
                    5.594  (17.5% logic, 82.5% route), 5 logic levels.


Error:  The following path violates requirements by 2.919ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \IQSerializer_1/ICounter_377__i3  (from top_test2_c +)
   Destination:    FD1S3IX    D              \IQSerializer_1/DEDFF_0/pose_edge_14  (to top_test2_c +)

   Delay:                   5.594ns  (17.5% logic, 82.5% route), 5 logic levels.

 Constraint Details:

      5.594ns data_path \IQSerializer_1/ICounter_377__i3 to \IQSerializer_1/DEDFF_0/pose_edge_14 violates
      2.500ns delay constraint less
     -0.175ns L_S requirement (totaling 2.675ns) by 2.919ns

 Path Details: \IQSerializer_1/ICounter_377__i3 to \IQSerializer_1/DEDFF_0/pose_edge_14

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \IQSerializer_1/ICounter_377__i3 (from top_test2_c)
Route         8   e 1.535                                  ICounter[3]
LUT4        ---     0.166              C to Z              \IQSerializer_1/fskModule_I[4]_bdd_3_lut_1791
Route         1   e 0.020                                  \IQSerializer_1/n2644
MUXL5       ---     0.116           ALUT to Z              \IQSerializer_1/i1792
Route         1   e 1.020                                  \IQSerializer_1/n2646
LUT4        ---     0.166              A to Z              \IQSerializer_1/spi_miso_c_0_bdd_2_lut_1796_4_lut
Route         1   e 1.020                                  \IQSerializer_1/n2648
LUT4        ---     0.166              C to Z              \IQSerializer_1/DEDFF_0/neg_edge_I_0_4_lut
Route         1   e 1.020                                  \IQSerializer_1/DEDFF_0/Q1
                  --------
                    5.594  (17.5% logic, 82.5% route), 5 logic levels.

Warning: 6.412 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets clockDivider_clk_4M]     |     5.000 ns|    13.290 ns|     5 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets top_test2_c]             |     5.000 ns|    12.824 ns|     5 *
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
\counter_0/n1596                        |      26|     546|     60.00%
                                        |        |        |
cout                                    |       1|     546|     60.00%
                                        |        |        |
n2189                                   |       1|     546|     60.00%
                                        |        |        |
n2188                                   |       1|     494|     54.29%
                                        |        |        |
n2187                                   |       1|     442|     48.57%
                                        |        |        |
n2186                                   |       1|     390|     42.86%
                                        |        |        |
n2185                                   |       1|     338|     37.14%
                                        |        |        |
n2184                                   |       1|     286|     31.43%
                                        |        |        |
n2183                                   |       1|     234|     25.71%
                                        |        |        |
n2182                                   |       1|     182|     20.00%
                                        |        |        |
n2181                                   |       1|     130|     14.29%
                                        |        |        |
\fskModule_1/n23                        |      12|     120|     13.19%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 910  Score: 868184

Constraints cover  1655 paths, 325 nets, and 771 connections (91.0% coverage)


Peak memory: 83890176 bytes, TRCE: 1449984 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
