D	CTC.FA_Wafer_Status	0
D	CTC.TA_Wafer_Status	0
D	CTC.TA_Wafer_Status2	0
D	CTC.TB_Wafer_Status	0
D	CTC.TB_Wafer_Status2	0
D	CTC.PM1_Wafer_Status	0
D	CTC.PM1_Wafer_Status2	0
D	CTC.PM2_Wafer_Status	0
D	CTC.PM2_Wafer_Status2	0
D	CTC.PM3_Wafer_Status	0
D	CTC.PM3_Wafer_Status2	0
D	CTC.PM4_Wafer_Status	0
D	CTC.PM4_Wafer_Status2	0
D	CTC.PM5_Wafer_Status	0
D	CTC.PM5_Wafer_Status2	0
D	CTC.BM1_Wafer_Status	0
D	CTC.BM1_Wafer_Status2	0
D	CTC.BM1_Wafer_Status3	0
D	CTC.BM1_Wafer_Status4	0
D	CTC.BM1_Wafer_Status5	0
D	CTC.BM1_Wafer_Status6	0
D	CTC.BM2_Wafer_Status	0
D	CTC.BM2_Wafer_Status2	0
D	CTC.BM2_Wafer_Status3	0
D	CTC.BM2_Wafer_Status4	0
D	CTC.BM2_Wafer_Status5	0
D	CTC.BM2_Wafer_Status6	0
D	CTC.FA_Wafer_Source	0
D	CTC.TA_Wafer_Source	0
D	CTC.TA_Wafer_Source2	0
D	CTC.TB_Wafer_Source	0
D	CTC.TB_Wafer_Source2	0
D	CTC.PM1_Wafer_Source	0
D	CTC.PM1_Wafer_Source2	0
D	CTC.PM2_Wafer_Source	1
D	CTC.PM2_Wafer_Source2	1
D	CTC.PM3_Wafer_Source	1
D	CTC.PM3_Wafer_Source2	1
D	CTC.PM4_Wafer_Source	0
D	CTC.PM4_Wafer_Source2	0
D	CTC.PM5_Wafer_Source	0
D	CTC.PM5_Wafer_Source2	0
D	CTC.BM1_Wafer_Source	0
D	CTC.BM1_Wafer_Source2	0
D	CTC.BM1_Wafer_Source3	0
D	CTC.BM1_Wafer_Source4	0
D	CTC.BM1_Wafer_Source5	0
D	CTC.BM1_Wafer_Source6	0
D	CTC.BM2_Wafer_Source	0
D	CTC.BM2_Wafer_Source2	0
D	CTC.BM2_Wafer_Source3	0
D	CTC.BM2_Wafer_Source4	0
D	CTC.BM2_Wafer_Source5	0
D	CTC.BM2_Wafer_Source6	0
D	CTC.CM1_PICK_COUNT	9281
D	CTC.CM2_PICK_COUNT	4325
D	CTC.CM3_PICK_COUNT	3537
D	CTC.CM4_PICK_COUNT	0
D	CTC.PM1_PICK_COUNT	3854
D	CTC.PM2_PICK_COUNT	5799
D	CTC.PM3_PICK_COUNT	6861
D	CTC.PM4_PICK_COUNT	3136
D	CTC.PM5_PICK_COUNT	2611
D	CTC.CM1_PLACE_COUNT	8906
D	CTC.CM2_PLACE_COUNT	4154
D	CTC.CM3_PLACE_COUNT	3442
D	CTC.CM4_PLACE_COUNT	0
D	CTC.PM1_PLACE_COUNT	3928
D	CTC.PM2_PLACE_COUNT	5871
D	CTC.PM3_PLACE_COUNT	6925
D	CTC.PM4_PLACE_COUNT	3153
D	CTC.PM5_PLACE_COUNT	2623
D	CTC.PM1_PROCESS_COUNT	3862
D	CTC.PM2_PROCESS_COUNT	5823
D	CTC.PM3_PROCESS_COUNT	6878
D	CTC.PM4_PROCESS_COUNT	3137
D	CTC.PM5_PROCESS_COUNT	2616
D	CTC.PM1_FAIL_COUNT	32
D	CTC.PM2_FAIL_COUNT	14
D	CTC.PM3_FAIL_COUNT	19
D	CTC.PM4_FAIL_COUNT	10
D	CTC.PM5_FAIL_COUNT	5
D	CTC.CM1_CASS_COUNT	413
D	CTC.CM2_CASS_COUNT	205
D	CTC.CM3_CASS_COUNT	168
D	CM1.C25_Wafer	0
D	CM1.C24_Wafer	0
D	CM1.C23_Wafer	0
D	CM1.C22_Wafer	0
D	CM1.C21_Wafer	0
D	CM1.C20_Wafer	0
D	CM1.C19_Wafer	0
D	CM1.C18_Wafer	0
D	CM1.C17_Wafer	0
D	CM1.C16_Wafer	0
D	CM1.C15_Wafer	0
D	CM1.C14_Wafer	0
D	CM1.C13_Wafer	0
D	CM1.C12_Wafer	0
D	CM1.C11_Wafer	0
D	CM1.C10_Wafer	0
D	CM1.C09_Wafer	0
D	CM1.C08_Wafer	0
D	CM1.C07_Wafer	0
D	CM1.C06_Wafer	0
D	CM1.C05_Wafer	0
D	CM1.C04_Wafer	0
D	CM1.C03_Wafer	0
D	CM1.C02_Wafer	0
D	CM1.C01_Wafer	0
D	CM2.C25_Wafer	0
D	CM2.C24_Wafer	0
D	CM2.C23_Wafer	0
D	CM2.C22_Wafer	0
D	CM2.C21_Wafer	0
D	CM2.C20_Wafer	0
D	CM2.C19_Wafer	0
D	CM2.C18_Wafer	0
D	CM2.C17_Wafer	0
D	CM2.C16_Wafer	0
D	CM2.C15_Wafer	0
D	CM2.C14_Wafer	0
D	CM2.C13_Wafer	0
D	CM2.C12_Wafer	0
D	CM2.C11_Wafer	0
D	CM2.C10_Wafer	0
D	CM2.C09_Wafer	0
D	CM2.C08_Wafer	0
D	CM2.C07_Wafer	0
D	CM2.C06_Wafer	0
D	CM2.C05_Wafer	0
D	CM2.C04_Wafer	0
D	CM2.C03_Wafer	0
D	CM2.C02_Wafer	0
D	CM2.C01_Wafer	0
D	CM3.C25_Wafer	0
D	CM3.C24_Wafer	0
D	CM3.C23_Wafer	0
D	CM3.C22_Wafer	0
D	CM3.C21_Wafer	0
D	CM3.C20_Wafer	0
D	CM3.C19_Wafer	0
D	CM3.C18_Wafer	0
D	CM3.C17_Wafer	0
D	CM3.C16_Wafer	0
D	CM3.C15_Wafer	0
D	CM3.C14_Wafer	0
D	CM3.C13_Wafer	0
D	CM3.C12_Wafer	0
D	CM3.C11_Wafer	0
D	CM3.C10_Wafer	0
D	CM3.C09_Wafer	0
D	CM3.C08_Wafer	0
D	CM3.C07_Wafer	0
D	CM3.C06_Wafer	0
D	CM3.C05_Wafer	0
D	CM3.C04_Wafer	0
D	CM3.C03_Wafer	0
D	CM3.C02_Wafer	0
D	CM3.C01_Wafer	0
