#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\FPGA\PANGOMICRO\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19045
#Hostname: FLY-TT-G14LAPTOP
Generated by Fabric Compiler (version 2022.1 build 99559) at Thu Aug 17 23:25:38 2023
#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\FPGA\PANGOMICRO\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19045
#Hostname: FLY-TT-G14LAPTOP
Generated by Fabric Compiler (version 2022.1 build 99559) at Thu Aug 17 23:25:11 2023
# pvf -action compile

pvf_reg_constant coms1_reg_config/clock_20k_cnt[15] 0

pvf_reg_constant coms1_reg_config/clock_20k_cnt[14] 0

pvf_reg_constant coms1_reg_config/clock_20k_cnt[13] 0

pvf_reg_constant coms1_reg_config/clock_20k_cnt[12] 0

pvf_reg_constant coms1_reg_config/clock_20k_cnt[11] 0

pvf_reg_constant coms2_reg_config/clock_20k_cnt[15] 0

pvf_reg_constant coms2_reg_config/clock_20k_cnt[14] 0

pvf_reg_constant coms2_reg_config/clock_20k_cnt[13] 0

pvf_reg_constant coms2_reg_config/clock_20k_cnt[12] 0

pvf_reg_constant coms2_reg_config/clock_20k_cnt[11] 0

pvf_reg_merging  -survived hdmi_video_zoom/r_ram0_rd_addr[10] -deleted hdmi_video_zoom/r_ram1_rd_addr[10]

pvf_reg_merging  -survived hdmi_video_zoom/r_ram0_rd_addr[9] -deleted hdmi_video_zoom/r_ram1_rd_addr[9]

pvf_reg_merging  -survived hdmi_video_zoom/r_ram0_rd_addr[8] -deleted hdmi_video_zoom/r_ram1_rd_addr[8]

pvf_reg_merging  -survived hdmi_video_zoom/r_ram0_rd_addr[7] -deleted hdmi_video_zoom/r_ram1_rd_addr[7]

pvf_reg_merging  -survived hdmi_video_zoom/r_ram0_rd_addr[6] -deleted hdmi_video_zoom/r_ram1_rd_addr[6]

pvf_reg_merging  -survived hdmi_video_zoom/r_ram0_rd_addr[5] -deleted hdmi_video_zoom/r_ram1_rd_addr[5]

pvf_reg_merging  -survived hdmi_video_zoom/r_ram0_rd_addr[4] -deleted hdmi_video_zoom/r_ram1_rd_addr[4]

pvf_reg_merging  -survived hdmi_video_zoom/r_ram0_rd_addr[3] -deleted hdmi_video_zoom/r_ram1_rd_addr[3]

pvf_reg_merging  -survived hdmi_video_zoom/r_ram0_rd_addr[2] -deleted hdmi_video_zoom/r_ram1_rd_addr[2]

pvf_reg_merging  -survived hdmi_video_zoom/r_ram0_rd_addr[1] -deleted hdmi_video_zoom/r_ram1_rd_addr[1]

pvf_reg_merging  -survived hdmi_video_zoom/r_ram0_rd_addr[0] -deleted hdmi_video_zoom/r_ram1_rd_addr[0]

pvf_reg_merging  -survived eth_video_zoom/r_ram0_rd_addr[10] -deleted eth_video_zoom/r_ram1_rd_addr[10]

pvf_reg_merging  -survived eth_video_zoom/r_ram0_rd_addr[9] -deleted eth_video_zoom/r_ram1_rd_addr[9]

pvf_reg_merging  -survived eth_video_zoom/r_ram0_rd_addr[8] -deleted eth_video_zoom/r_ram1_rd_addr[8]

pvf_reg_merging  -survived eth_video_zoom/r_ram0_rd_addr[7] -deleted eth_video_zoom/r_ram1_rd_addr[7]

pvf_reg_merging  -survived eth_video_zoom/r_ram0_rd_addr[6] -deleted eth_video_zoom/r_ram1_rd_addr[6]

pvf_reg_merging  -survived eth_video_zoom/r_ram0_rd_addr[5] -deleted eth_video_zoom/r_ram1_rd_addr[5]

pvf_reg_merging  -survived eth_video_zoom/r_ram0_rd_addr[4] -deleted eth_video_zoom/r_ram1_rd_addr[4]

pvf_reg_merging  -survived eth_video_zoom/r_ram0_rd_addr[3] -deleted eth_video_zoom/r_ram1_rd_addr[3]

pvf_reg_merging  -survived eth_video_zoom/r_ram0_rd_addr[2] -deleted eth_video_zoom/r_ram1_rd_addr[2]

pvf_reg_merging  -survived eth_video_zoom/r_ram0_rd_addr[1] -deleted eth_video_zoom/r_ram1_rd_addr[1]

pvf_reg_merging  -survived eth_video_zoom/r_ram0_rd_addr[0] -deleted eth_video_zoom/r_ram1_rd_addr[0]

pvf_reg_constant u_pcie_dam_ctrl/dma_addr_cfg_flag 0

pvf_reg_merging  -survived u_video_enhance/video_enhance_yuv2rgb/mult_y_for_b_18b[17] -deleted u_video_enhance/video_enhance_yuv2rgb/mult_y_for_g_18b[17]

pvf_reg_merging  -survived u_video_enhance/video_enhance_yuv2rgb/mult_y_for_b_18b[16] -deleted u_video_enhance/video_enhance_yuv2rgb/mult_y_for_g_18b[16]

pvf_reg_merging  -survived u_video_enhance/video_enhance_yuv2rgb/mult_y_for_b_18b[15] -deleted u_video_enhance/video_enhance_yuv2rgb/mult_y_for_g_18b[15]

pvf_reg_merging  -survived u_video_enhance/video_enhance_yuv2rgb/mult_y_for_b_18b[14] -deleted u_video_enhance/video_enhance_yuv2rgb/mult_y_for_g_18b[14]

pvf_reg_merging  -survived u_video_enhance/video_enhance_yuv2rgb/mult_y_for_b_18b[13] -deleted u_video_enhance/video_enhance_yuv2rgb/mult_y_for_g_18b[13]

pvf_reg_merging  -survived u_video_enhance/video_enhance_yuv2rgb/mult_y_for_b_18b[12] -deleted u_video_enhance/video_enhance_yuv2rgb/mult_y_for_g_18b[12]

pvf_reg_merging  -survived u_video_enhance/video_enhance_yuv2rgb/mult_y_for_b_18b[11] -deleted u_video_enhance/video_enhance_yuv2rgb/mult_y_for_g_18b[11]

pvf_reg_merging  -survived u_video_enhance/video_enhance_yuv2rgb/mult_y_for_b_18b[10] -deleted u_video_enhance/video_enhance_yuv2rgb/mult_y_for_g_18b[10]

pvf_reg_merging  -survived u_video_enhance/video_enhance_yuv2rgb/mult_y_for_b_18b[9] -deleted u_video_enhance/video_enhance_yuv2rgb/mult_y_for_g_18b[9]

pvf_reg_merging  -survived u_video_enhance/video_enhance_yuv2rgb/mult_y_for_b_18b[8] -deleted u_video_enhance/video_enhance_yuv2rgb/mult_y_for_g_18b[8]

pvf_reg_merging  -survived u_video_enhance/video_enhance_yuv2rgb/mult_y_for_b_18b[7] -deleted u_video_enhance/video_enhance_yuv2rgb/mult_y_for_g_18b[7]

pvf_reg_merging  -survived u_video_enhance/video_enhance_yuv2rgb/mult_y_for_b_18b[6] -deleted u_video_enhance/video_enhance_yuv2rgb/mult_y_for_g_18b[6]

pvf_reg_merging  -survived u_video_enhance/video_enhance_yuv2rgb/mult_y_for_b_18b[5] -deleted u_video_enhance/video_enhance_yuv2rgb/mult_y_for_g_18b[5]

pvf_reg_merging  -survived u_video_enhance/video_enhance_yuv2rgb/mult_y_for_b_18b[4] -deleted u_video_enhance/video_enhance_yuv2rgb/mult_y_for_g_18b[4]

pvf_reg_merging  -survived u_video_enhance/video_enhance_yuv2rgb/mult_y_for_b_18b[3] -deleted u_video_enhance/video_enhance_yuv2rgb/mult_y_for_g_18b[3]

pvf_reg_merging  -survived u_video_enhance/video_enhance_yuv2rgb/mult_y_for_b_18b[2] -deleted u_video_enhance/video_enhance_yuv2rgb/mult_y_for_g_18b[2]

pvf_reg_merging  -survived u_video_enhance/video_enhance_yuv2rgb/mult_y_for_b_18b[1] -deleted u_video_enhance/video_enhance_yuv2rgb/mult_y_for_g_18b[1]

pvf_reg_merging  -survived u_video_enhance/video_enhance_yuv2rgb/mult_y_for_b_18b[0] -deleted u_video_enhance/video_enhance_yuv2rgb/mult_y_for_g_18b[0]

pvf_reg_merging  -survived u_udp/u_udp_tx/crc_clr -deleted u_udp/u_udp_tx/tx_done

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/cnt[6] 0

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cas_n -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cs_n

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cas_n -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_we_n

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_cas_n -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_ras_n

pvf_reg_constant hdmi_video_zoom/video_data_out[1] 0

pvf_reg_constant hdmi_video_zoom/video_data_out[0] 0

pvf_reg_constant eth_video_zoom/video_data_out[1] 0

pvf_reg_constant eth_video_zoom/video_data_out[0] 0

pvf_reg_constant hdmi_video_zoom/r_ram0_wr_data[1] 0

pvf_reg_constant hdmi_video_zoom/r_ram0_wr_data[0] 0

pvf_reg_constant eth_video_zoom/r_ram0_wr_data[1] 0

pvf_reg_constant eth_video_zoom/r_ram0_wr_data[0] 0

pvf_reg_constant hdmi_video_zoom/r_ram1_wr_data[1] 0

pvf_reg_constant hdmi_video_zoom/r_ram1_wr_data[0] 0

pvf_reg_constant eth_video_zoom/r_ram1_wr_data[1] 0

pvf_reg_constant eth_video_zoom/r_ram1_wr_data[0] 0

pvf_reg_constant u_pcie_dam_ctrl/mwr32 0

pvf_reg_constant eth0_img_rec/skip_en 0

pvf_reg_constant eth0_img_rec/error_en 0

pvf_reg_constant u_video_enhance/video_enhance_yuv2rgb/mult_v_for_b_18b[17] 0

pvf_reg_constant u_video_enhance/video_enhance_yuv2rgb/mult_v_for_b_18b[16] 0

pvf_reg_constant u_video_enhance/video_enhance_yuv2rgb/mult_v_for_b_18b[15] 0

pvf_reg_constant u_video_enhance/video_enhance_yuv2rgb/mult_v_for_b_18b[14] 0

pvf_reg_constant u_video_enhance/video_enhance_yuv2rgb/mult_v_for_b_18b[13] 0

pvf_reg_constant u_video_enhance/video_enhance_yuv2rgb/mult_v_for_b_18b[12] 0

pvf_reg_constant u_video_enhance/video_enhance_yuv2rgb/mult_v_for_b_18b[11] 0

pvf_reg_constant u_video_enhance/video_enhance_yuv2rgb/mult_v_for_b_18b[10] 0

pvf_reg_constant u_video_enhance/video_enhance_yuv2rgb/mult_v_for_b_18b[9] 0

pvf_reg_constant u_video_enhance/video_enhance_yuv2rgb/mult_v_for_b_18b[8] 0

pvf_reg_constant u_video_enhance/video_enhance_yuv2rgb/mult_v_for_b_18b[7] 0

pvf_reg_constant u_video_enhance/video_enhance_yuv2rgb/mult_v_for_b_18b[6] 0

pvf_reg_constant u_video_enhance/video_enhance_yuv2rgb/mult_v_for_b_18b[5] 0

pvf_reg_constant u_video_enhance/video_enhance_yuv2rgb/mult_v_for_b_18b[4] 0

pvf_reg_constant u_video_enhance/video_enhance_yuv2rgb/mult_v_for_b_18b[3] 0

pvf_reg_constant u_video_enhance/video_enhance_yuv2rgb/mult_v_for_b_18b[2] 0

pvf_reg_constant u_video_enhance/video_enhance_yuv2rgb/mult_v_for_b_18b[1] 0

pvf_reg_constant u_video_enhance/video_enhance_yuv2rgb/mult_v_for_b_18b[0] 0

pvf_reg_constant u_video_enhance/video_enhance_yuv2rgb/mult_u_for_r_18b[17] 0

pvf_reg_constant u_video_enhance/video_enhance_yuv2rgb/mult_u_for_r_18b[16] 0

pvf_reg_constant u_video_enhance/video_enhance_yuv2rgb/mult_u_for_r_18b[15] 0

pvf_reg_constant u_video_enhance/video_enhance_yuv2rgb/mult_u_for_r_18b[14] 0

pvf_reg_constant u_video_enhance/video_enhance_yuv2rgb/mult_u_for_r_18b[13] 0

pvf_reg_constant u_video_enhance/video_enhance_yuv2rgb/mult_u_for_r_18b[12] 0

pvf_reg_constant u_video_enhance/video_enhance_yuv2rgb/mult_u_for_r_18b[11] 0

pvf_reg_constant u_video_enhance/video_enhance_yuv2rgb/mult_u_for_r_18b[10] 0

pvf_reg_constant u_video_enhance/video_enhance_yuv2rgb/mult_u_for_r_18b[9] 0

pvf_reg_constant u_video_enhance/video_enhance_yuv2rgb/mult_u_for_r_18b[8] 0

pvf_reg_constant u_video_enhance/video_enhance_yuv2rgb/mult_u_for_r_18b[7] 0

pvf_reg_constant u_video_enhance/video_enhance_yuv2rgb/mult_u_for_r_18b[6] 0

pvf_reg_constant u_video_enhance/video_enhance_yuv2rgb/mult_u_for_r_18b[5] 0

pvf_reg_constant u_video_enhance/video_enhance_yuv2rgb/mult_u_for_r_18b[4] 0

pvf_reg_constant u_video_enhance/video_enhance_yuv2rgb/mult_u_for_r_18b[3] 0

pvf_reg_constant u_video_enhance/video_enhance_yuv2rgb/mult_u_for_r_18b[2] 0

pvf_reg_constant u_video_enhance/video_enhance_yuv2rgb/mult_u_for_r_18b[1] 0

pvf_reg_constant u_video_enhance/video_enhance_yuv2rgb/mult_u_for_r_18b[0] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[0][16] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[0][17] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[0][18] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[0][19] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[0][20] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[0][21] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[0][22] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[0][23] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[0][24] 1

pvf_reg_constant u_udp/u_udp_tx/ip_head[0][25] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[0][26] 1

pvf_reg_constant u_udp/u_udp_tx/ip_head[0][27] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[0][28] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[0][29] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[0][30] 1

pvf_reg_constant u_udp/u_udp_tx/ip_head[0][31] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[1][0] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[1][1] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[1][2] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[1][3] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[1][4] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[1][5] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[1][6] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[1][7] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[1][8] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[1][9] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[1][10] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[1][11] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[1][12] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[1][13] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[1][14] 1

pvf_reg_constant u_udp/u_udp_tx/ip_head[1][15] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[2][16] 1

pvf_reg_constant u_udp/u_udp_tx/ip_head[2][17] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[2][18] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[2][19] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[2][20] 1

pvf_reg_constant u_udp/u_udp_tx/ip_head[2][21] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[2][22] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[2][23] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[2][24] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[2][25] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[2][26] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[2][27] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[2][28] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[2][29] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[2][30] 1

pvf_reg_constant u_udp/u_udp_tx/ip_head[2][31] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[3][16] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[3][17] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[3][18] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[3][19] 1

pvf_reg_constant u_udp/u_udp_tx/ip_head[3][20] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[3][21] 1

pvf_reg_constant u_udp/u_udp_tx/ip_head[3][22] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[3][23] 1

pvf_reg_constant u_udp/u_udp_tx/ip_head[3][24] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[3][25] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[3][26] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[3][27] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[3][28] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[3][29] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[3][30] 1

pvf_reg_constant u_udp/u_udp_tx/ip_head[3][31] 1

pvf_reg_constant u_udp/u_udp_tx/ip_head[3][0] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[3][1] 1

pvf_reg_constant u_udp/u_udp_tx/ip_head[3][2] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[3][3] 1

pvf_reg_constant u_udp/u_udp_tx/ip_head[3][4] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[3][5] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[3][6] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[3][7] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[3][8] 1

pvf_reg_constant u_udp/u_udp_tx/ip_head[3][9] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[3][10] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[3][11] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[3][12] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[3][13] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[3][14] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[3][15] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[5][0] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[5][1] 1

pvf_reg_constant u_udp/u_udp_tx/ip_head[5][2] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[5][3] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[5][4] 1

pvf_reg_constant u_udp/u_udp_tx/ip_head[5][5] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[5][6] 1

pvf_reg_constant u_udp/u_udp_tx/ip_head[5][7] 1

pvf_reg_constant u_udp/u_udp_tx/ip_head[5][8] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[5][9] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[5][10] 1

pvf_reg_constant u_udp/u_udp_tx/ip_head[5][11] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[5][12] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[5][13] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[5][14] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[5][15] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[5][16] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[5][17] 1

pvf_reg_constant u_udp/u_udp_tx/ip_head[5][18] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[5][19] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[5][20] 1

pvf_reg_constant u_udp/u_udp_tx/ip_head[5][21] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[5][22] 1

pvf_reg_constant u_udp/u_udp_tx/ip_head[5][23] 1

pvf_reg_constant u_udp/u_udp_tx/ip_head[5][24] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[5][25] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[5][26] 1

pvf_reg_constant u_udp/u_udp_tx/ip_head[5][27] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[5][28] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[5][29] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[5][30] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[5][31] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[6][0] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[6][1] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[6][2] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[6][3] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[6][4] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[6][5] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[6][6] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[6][7] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[6][8] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[6][9] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[6][10] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[6][11] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[6][12] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[6][13] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[6][14] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[6][15] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_ba[2] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_ba[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_ba[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_odt 0

pvf_reg_constant user_axi_m_arbitration/user_rw_fifo_ctrl3/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant user_axi_m_arbitration/user_rw_fifo_ctrl3/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant user_axi_m_arbitration/user_rw_fifo_ctrl3/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant user_axi_m_arbitration/user_rw_fifo_ctrl3/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant user_axi_m_arbitration/user_rw_fifo_ctrl3/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant user_axi_m_arbitration/user_rw_fifo_ctrl3/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/P_RX_PLL_RSTN 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/P_RX_PLL_RSTN 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/P_RX_PLL_RSTN 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/P_RX_PLL_RSTN 0

pvf_reg_merging  -survived hdmi_video_zoom/ram0_rd_oce -deleted hdmi_video_zoom/ram1_rd_oce

pvf_reg_merging  -survived eth_video_zoom/ram0_rd_oce -deleted eth_video_zoom/ram1_rd_oce

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/lp_cs_n[1] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/lp_ras_n[1]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/lp_cs_n[0] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/lp_ras_n[0]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/P_PMA_LANE_PD -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/P_PMA_TX_PD

# pvf -action synthesize

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[13] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[14]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_ba[1] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_ba[2]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[1]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[4]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[5]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[6]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[7]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[8]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[9]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[11]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[12]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[13]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[14]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_ba[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_ba[1]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[1]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[2]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[3]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[4]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[5]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[6]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[7]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[8]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[9]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[10]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[11]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[12]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[13]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[14]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[15]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[16]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[17]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[18]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[19]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[20]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[21]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[22]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[23]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[24]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[25]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[26]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[27]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[28]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[29]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[30]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[31]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[33]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[34]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[35]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[36]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[37]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[38]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[39]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[40]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[41]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[42]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[43]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[44]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[45]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[46]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[47]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[48]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[49]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[50]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[51]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[52]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[53]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[54]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[55]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[56]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[57]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[58]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[59]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[60]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[61]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[62]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[63]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[65]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[66]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[67]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[68]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[69]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[70]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[71]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[72]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[73]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[74]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[75]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[76]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[77]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[78]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[79]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[80]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[81]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[82]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[83]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[84]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[85]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[86]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[87]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[88]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[89]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[90]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[91]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[92]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[93]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[94]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[95]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[97]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[98]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[99]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[100]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[101]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[102]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[103]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[104]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[105]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[106]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[107]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[108]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[109]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[110]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[111]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[112]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[113]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[114]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[115]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[116]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[117]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[118]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[119]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[120]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[121]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[122]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[123]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[124]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[125]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[126]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[127]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[129]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[130]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[131]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[132]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[133]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[134]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[135]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[136]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[137]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[138]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[139]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[140]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[141]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[142]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[143]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[144]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[145]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[146]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[147]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[148]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[149]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[150]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[151]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[152]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[153]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[154]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[155]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[156]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[157]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[158]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[159]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[161]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[162]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[163]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[164]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[165]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[166]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[167]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[168]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[169]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[170]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[171]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[172]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[173]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[174]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[175]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[176]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[177]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[178]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[179]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[180]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[181]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[182]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[183]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[184]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[185]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[186]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[187]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[188]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[189]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[190]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[191]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[193]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[194]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[195]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[196]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[197]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[198]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[199]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[200]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[201]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[202]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[203]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[204]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[205]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[206]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[207]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[208]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[209]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[210]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[211]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[212]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[213]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[214]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[215]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[216]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[217]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[218]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[219]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[220]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[221]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[222]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[223]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[225]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[226]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[227]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[228]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[229]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[230]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[231]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[232]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[233]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[234]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[235]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[236]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[237]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[238]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[239]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[240]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[241]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[242]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[243]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[244]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[245]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[246]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[247]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[248]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[249]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[250]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[251]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[252]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[253]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[254]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[255]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_ba[1] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_ba[2]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[1]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[2]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[3]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[4]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[5]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[6]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[7]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[8]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[9]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[11]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[10] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[12]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[13]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[14]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ck[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ck[2]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ck[1] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ck[3]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[10] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[11]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[10] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[12]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[10] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[13]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[10] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[14]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_cs_n -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_ras_n

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/lp_cke[1] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/lp_cke[2]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/lp_cke[1] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/lp_cke[3]

pvf_reg_merging  -survived coms1_reg_config/i2c_data[24] -deleted coms1_reg_config/i2c_data[25]

pvf_reg_merging  -survived coms1_reg_config/i2c_data[24] -deleted coms1_reg_config/i2c_data[26]

pvf_reg_merging  -survived coms1_reg_config/i2c_data[27] -deleted coms1_reg_config/i2c_data[28]

pvf_reg_merging  -survived coms1_reg_config/i2c_data[27] -deleted coms1_reg_config/i2c_data[29]

pvf_reg_merging  -survived coms1_reg_config/i2c_data[27] -deleted coms1_reg_config/i2c_data[30]

pvf_reg_merging  -survived coms1_reg_config/i2c_data[24] -deleted coms1_reg_config/i2c_data[31]

pvf_reg_merging  -survived coms2_reg_config/i2c_data[24] -deleted coms2_reg_config/i2c_data[25]

pvf_reg_merging  -survived coms2_reg_config/i2c_data[24] -deleted coms2_reg_config/i2c_data[26]

pvf_reg_merging  -survived coms2_reg_config/i2c_data[27] -deleted coms2_reg_config/i2c_data[28]

pvf_reg_merging  -survived coms2_reg_config/i2c_data[27] -deleted coms2_reg_config/i2c_data[29]

pvf_reg_merging  -survived coms2_reg_config/i2c_data[27] -deleted coms2_reg_config/i2c_data[30]

pvf_reg_merging  -survived coms2_reg_config/i2c_data[24] -deleted coms2_reg_config/i2c_data[31]

pvf_reg_merging  -survived coms2_reg_config/reg_data[14] -deleted coms2_reg_config/reg_data[23]

pvf_reg_merging  -survived coms2_reg_config/i2c_data[14] -deleted coms2_reg_config/i2c_data[23]

pvf_reg_merging  -survived coms2_reg_config/i2c_data[23] -deleted coms2_reg_config/i2c_data[24]

pvf_reg_merging  -survived eth0_img_pkt/eth_delay_cnt[11] -deleted eth0_img_pkt/eth_delay_cnt[12]

pvf_reg_merging  -survived eth0_img_pkt/eth_delay_cnt[11] -deleted eth0_img_pkt/eth_delay_cnt[13]

pvf_reg_merging  -survived eth0_img_pkt/eth_delay_cnt[11] -deleted eth0_img_pkt/eth_delay_cnt[14]

pvf_reg_merging  -survived eth0_img_pkt/eth_delay_cnt[11] -deleted eth0_img_pkt/eth_delay_cnt[15]

pvf_reg_merging  -survived eth0_img_pkt/udp_tx_byte_num[0] -deleted eth0_img_pkt/udp_tx_byte_num[1]

pvf_reg_merging  -survived eth0_img_pkt/udp_tx_byte_num[0] -deleted eth0_img_pkt/udp_tx_byte_num[4]

pvf_reg_merging  -survived eth0_img_pkt/udp_tx_byte_num[0] -deleted eth0_img_pkt/udp_tx_byte_num[5]

pvf_reg_merging  -survived eth0_img_pkt/udp_tx_byte_num[2] -deleted eth0_img_pkt/udp_tx_byte_num[6]

pvf_reg_merging  -survived eth0_img_pkt/udp_tx_byte_num[2] -deleted eth0_img_pkt/udp_tx_byte_num[7]

pvf_reg_merging  -survived eth0_img_pkt/udp_tx_byte_num[2] -deleted eth0_img_pkt/udp_tx_byte_num[8]

pvf_reg_merging  -survived eth0_img_pkt/udp_tx_byte_num[2] -deleted eth0_img_pkt/udp_tx_byte_num[9]

pvf_reg_merging  -survived eth0_img_pkt/udp_tx_byte_num[0] -deleted eth0_img_pkt/udp_tx_byte_num[10]

pvf_reg_merging  -survived eth0_img_pkt/udp_tx_byte_num[0] -deleted eth0_img_pkt/udp_tx_byte_num[11]

pvf_reg_merging  -survived eth0_img_pkt/udp_tx_byte_num[0] -deleted eth0_img_pkt/udp_tx_byte_num[12]

pvf_reg_merging  -survived eth0_img_pkt/udp_tx_byte_num[0] -deleted eth0_img_pkt/udp_tx_byte_num[13]

pvf_reg_merging  -survived eth0_img_pkt/udp_tx_byte_num[0] -deleted eth0_img_pkt/udp_tx_byte_num[14]

pvf_reg_merging  -survived eth0_img_pkt/udp_tx_byte_num[0] -deleted eth0_img_pkt/udp_tx_byte_num[15]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_addr[0] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_addr[1]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_addr[0] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_addr[12]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_addr[0] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_addr[13]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_addr[0] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_addr[14]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_addr[0] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_addr[15]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_addr[0] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_addr[16]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_addr[0] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_addr[17]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_addr[0] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_addr[18]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_addr[0] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_addr[19]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_addr[0] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_addr[20]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_addr[0] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_addr[21]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_addr[0] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_addr[22]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_addr[0] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_addr[23]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_addr[0] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_addr[24]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_addr[0] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_addr[25]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_addr[0] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_addr[26]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_addr[0] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_addr[27]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_addr[0] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_addr[28]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_addr[0] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_addr[29]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_addr[0] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_addr[30]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_addr[0] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_addr[31]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/dbi_addr[1] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/dbi_addr[12]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/dbi_addr[1] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/dbi_addr[13]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/dbi_addr[1] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/dbi_addr[14]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/dbi_addr[1] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/dbi_addr[15]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/dbi_addr[1] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/dbi_addr[16]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/dbi_addr[1] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/dbi_addr[17]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/dbi_addr[1] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/dbi_addr[18]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/dbi_addr[1] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/dbi_addr[19]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/dbi_addr[1] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/dbi_addr[20]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/dbi_addr[1] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/dbi_addr[21]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/dbi_addr[1] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/dbi_addr[22]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/dbi_addr[1] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/dbi_addr[23]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/dbi_addr[1] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/dbi_addr[24]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/dbi_addr[1] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/dbi_addr[25]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/dbi_addr[1] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/dbi_addr[26]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/dbi_addr[1] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/dbi_addr[27]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/dbi_addr[1] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/dbi_addr[28]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/dbi_addr[1] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/dbi_addr[29]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/dbi_addr[1] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/dbi_addr[30]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/dbi_addr[1] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/dbi_addr[31]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/dbi_din[19] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/dbi_din[21]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/dbi_din[18] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/dbi_din[22]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/dbi_din[24] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/dbi_din[26]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/dbi_din[27] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/dbi_din[28]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/dbi_din[27] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/dbi_din[29]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/dbi_din[27] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/dbi_din[30]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/dbi_din[27] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/dbi_din[31]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/phy_mac_phystatus_misc[0] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/phy_mac_phystatus_misc[1]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/phy_mac_phystatus_misc[2] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/phy_mac_phystatus_misc[3]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/phy_mac_phystatus_pm[0] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/phy_mac_phystatus_pm[1]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/phy_mac_phystatus_pm[2] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/phy_mac_phystatus_pm[3]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/phy_mac_phystatus_reset[0] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/phy_mac_phystatus_reset[1]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/phy_mac_phystatus_reset[0] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/phy_mac_phystatus_reset[2]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/phy_mac_phystatus_reset[0] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/phy_mac_phystatus_reset[3]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/phy_mac_phystatus_misc[1] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/phy_mac_phystatus_misc[2]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/phy_mac_phystatus_pm[1] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/phy_mac_phystatus_pm[2]

pvf_reg_merging  -survived u_udp/u_udp_rx/ip_head_byte_num[0] -deleted u_udp/u_udp_rx/ip_head_byte_num[1]

pvf_reg_merging  -survived u_udp/u_udp_tx/check_buffer[20] -deleted u_udp/u_udp_tx/check_buffer[21]

pvf_reg_merging  -survived u_udp/u_udp_tx/check_buffer[20] -deleted u_udp/u_udp_tx/check_buffer[22]

pvf_reg_merging  -survived u_udp/u_udp_tx/check_buffer[20] -deleted u_udp/u_udp_tx/check_buffer[23]

pvf_reg_merging  -survived u_udp/u_udp_tx/check_buffer[20] -deleted u_udp/u_udp_tx/check_buffer[24]

pvf_reg_merging  -survived u_udp/u_udp_tx/check_buffer[20] -deleted u_udp/u_udp_tx/check_buffer[25]

pvf_reg_merging  -survived u_udp/u_udp_tx/check_buffer[20] -deleted u_udp/u_udp_tx/check_buffer[26]

pvf_reg_merging  -survived u_udp/u_udp_tx/check_buffer[20] -deleted u_udp/u_udp_tx/check_buffer[27]

pvf_reg_merging  -survived u_udp/u_udp_tx/check_buffer[20] -deleted u_udp/u_udp_tx/check_buffer[28]

pvf_reg_merging  -survived u_udp/u_udp_tx/check_buffer[20] -deleted u_udp/u_udp_tx/check_buffer[29]

pvf_reg_merging  -survived u_udp/u_udp_tx/check_buffer[20] -deleted u_udp/u_udp_tx/check_buffer[30]

pvf_reg_merging  -survived u_udp/u_udp_tx/check_buffer[20] -deleted u_udp/u_udp_tx/check_buffer[31]

pvf_reg_merging  -survived u_video_enhance/video_enhance_rgb2yuv/mult_b_for_u_16b[0] -deleted u_video_enhance/video_enhance_rgb2yuv/mult_b_for_u_16b[1]

pvf_reg_merging  -survived u_video_enhance/video_enhance_rgb2yuv/mult_b_for_u_16b[0] -deleted u_video_enhance/video_enhance_rgb2yuv/mult_b_for_u_16b[2]

pvf_reg_merging  -survived u_video_enhance/video_enhance_rgb2yuv/mult_b_for_u_16b[0] -deleted u_video_enhance/video_enhance_rgb2yuv/mult_b_for_u_16b[3]

pvf_reg_merging  -survived u_video_enhance/video_enhance_rgb2yuv/mult_b_for_u_16b[0] -deleted u_video_enhance/video_enhance_rgb2yuv/mult_b_for_u_16b[4]

pvf_reg_merging  -survived u_video_enhance/video_enhance_rgb2yuv/mult_b_for_u_16b[0] -deleted u_video_enhance/video_enhance_rgb2yuv/mult_b_for_u_16b[5]

pvf_reg_merging  -survived u_video_enhance/video_enhance_rgb2yuv/mult_b_for_u_16b[0] -deleted u_video_enhance/video_enhance_rgb2yuv/mult_b_for_u_16b[6]

pvf_reg_merging  -survived u_video_enhance/video_enhance_rgb2yuv/mult_b_for_u_16b[0] -deleted u_video_enhance/video_enhance_rgb2yuv/mult_b_for_u_16b[15]

pvf_reg_merging  -survived u_video_enhance/video_enhance_rgb2yuv/mult_b_for_v_16b[14] -deleted u_video_enhance/video_enhance_rgb2yuv/mult_b_for_v_16b[15]

pvf_reg_merging  -survived u_video_enhance/video_enhance_rgb2yuv/mult_r_for_v_16b[0] -deleted u_video_enhance/video_enhance_rgb2yuv/mult_r_for_v_16b[1]

pvf_reg_merging  -survived u_video_enhance/video_enhance_rgb2yuv/mult_r_for_v_16b[0] -deleted u_video_enhance/video_enhance_rgb2yuv/mult_r_for_v_16b[2]

pvf_reg_merging  -survived u_video_enhance/video_enhance_rgb2yuv/mult_r_for_v_16b[0] -deleted u_video_enhance/video_enhance_rgb2yuv/mult_r_for_v_16b[3]

pvf_reg_merging  -survived u_video_enhance/video_enhance_rgb2yuv/mult_r_for_v_16b[0] -deleted u_video_enhance/video_enhance_rgb2yuv/mult_r_for_v_16b[4]

pvf_reg_merging  -survived u_video_enhance/video_enhance_rgb2yuv/mult_r_for_v_16b[0] -deleted u_video_enhance/video_enhance_rgb2yuv/mult_r_for_v_16b[5]

pvf_reg_merging  -survived u_video_enhance/video_enhance_rgb2yuv/mult_r_for_v_16b[0] -deleted u_video_enhance/video_enhance_rgb2yuv/mult_r_for_v_16b[6]

pvf_reg_merging  -survived u_video_enhance/video_enhance_rgb2yuv/mult_r_for_v_16b[0] -deleted u_video_enhance/video_enhance_rgb2yuv/mult_r_for_v_16b[15]

pvf_reg_merging  -survived u_video_enhance/video_enhance_rgb2yuv/y_tmp[9] -deleted u_video_enhance/video_enhance_rgb2yuv/y_tmp[10]

pvf_reg_merging  -survived u_video_enhance/video_enhance_rgb2yuv/y_tmp[9] -deleted u_video_enhance/video_enhance_rgb2yuv/y_tmp[11]

pvf_reg_merging  -survived u_video_enhance/video_enhance_rgb2yuv/y_tmp[9] -deleted u_video_enhance/video_enhance_rgb2yuv/y_tmp[12]

pvf_reg_merging  -survived u_video_enhance/video_enhance_rgb2yuv/y_tmp[9] -deleted u_video_enhance/video_enhance_rgb2yuv/y_tmp[13]

pvf_reg_merging  -survived u_video_enhance/video_enhance_rgb2yuv/y_tmp[9] -deleted u_video_enhance/video_enhance_rgb2yuv/y_tmp[14]

pvf_reg_merging  -survived u_video_enhance/video_enhance_rgb2yuv/y_tmp[9] -deleted u_video_enhance/video_enhance_rgb2yuv/y_tmp[15]

pvf_reg_merging  -survived u_video_enhance/video_enhance_yuv2rgb/add_b_1_18b[1] -deleted u_video_enhance/video_enhance_yuv2rgb/add_b_1_18b[2]

pvf_reg_merging  -survived u_video_enhance/video_enhance_yuv2rgb/add_b_1_18b[1] -deleted u_video_enhance/video_enhance_yuv2rgb/add_b_1_18b[3]

pvf_reg_merging  -survived u_video_enhance/video_enhance_yuv2rgb/add_b_1_18b[0] -deleted u_video_enhance/video_enhance_yuv2rgb/add_b_1_18b[4]

pvf_reg_merging  -survived u_video_enhance/video_enhance_yuv2rgb/add_b_1_18b[1] -deleted u_video_enhance/video_enhance_yuv2rgb/add_b_1_18b[5]

pvf_reg_merging  -survived u_video_enhance/video_enhance_yuv2rgb/add_b_1_18b[0] -deleted u_video_enhance/video_enhance_yuv2rgb/add_b_1_18b[6]

pvf_reg_merging  -survived u_video_enhance/video_enhance_yuv2rgb/add_b_1_18b[0] -deleted u_video_enhance/video_enhance_yuv2rgb/add_b_1_18b[7]

pvf_reg_merging  -survived u_video_enhance/video_enhance_yuv2rgb/add_b_1_18b[1] -deleted u_video_enhance/video_enhance_yuv2rgb/add_b_1_18b[8]

pvf_reg_merging  -survived u_video_enhance/video_enhance_yuv2rgb/add_b_1_18b[0] -deleted u_video_enhance/video_enhance_yuv2rgb/add_b_1_18b[9]

pvf_reg_merging  -survived u_video_enhance/video_enhance_yuv2rgb/add_b_1_18b[1] -deleted u_video_enhance/video_enhance_yuv2rgb/add_b_1_18b[10]

pvf_reg_merging  -survived u_video_enhance/video_enhance_yuv2rgb/add_b_1_18b[1] -deleted u_video_enhance/video_enhance_yuv2rgb/add_b_1_18b[11]

pvf_reg_merging  -survived u_video_enhance/video_enhance_yuv2rgb/add_b_1_18b[1] -deleted u_video_enhance/video_enhance_yuv2rgb/add_b_1_18b[12]

pvf_reg_merging  -survived u_video_enhance/video_enhance_yuv2rgb/add_b_1_18b[0] -deleted u_video_enhance/video_enhance_yuv2rgb/add_b_1_18b[13]

pvf_reg_merging  -survived u_video_enhance/video_enhance_yuv2rgb/add_b_1_18b[0] -deleted u_video_enhance/video_enhance_yuv2rgb/add_b_1_18b[14]

pvf_reg_merging  -survived u_video_enhance/video_enhance_yuv2rgb/add_b_1_18b[0] -deleted u_video_enhance/video_enhance_yuv2rgb/add_b_1_18b[15]

pvf_reg_merging  -survived u_video_enhance/video_enhance_yuv2rgb/add_b_1_18b[1] -deleted u_video_enhance/video_enhance_yuv2rgb/add_b_1_18b[16]

pvf_reg_merging  -survived u_video_enhance/video_enhance_yuv2rgb/add_b_1_18b[1] -deleted u_video_enhance/video_enhance_yuv2rgb/add_b_1_18b[17]

pvf_reg_merging  -survived u_video_enhance/video_enhance_yuv2rgb/add_r_1_18b[0] -deleted u_video_enhance/video_enhance_yuv2rgb/add_r_1_18b[1]

pvf_reg_merging  -survived u_video_enhance/video_enhance_yuv2rgb/add_r_1_18b[0] -deleted u_video_enhance/video_enhance_yuv2rgb/add_r_1_18b[3]

pvf_reg_merging  -survived u_video_enhance/video_enhance_yuv2rgb/add_r_1_18b[2] -deleted u_video_enhance/video_enhance_yuv2rgb/add_r_1_18b[4]

pvf_reg_merging  -survived u_video_enhance/video_enhance_yuv2rgb/add_r_1_18b[2] -deleted u_video_enhance/video_enhance_yuv2rgb/add_r_1_18b[5]

pvf_reg_merging  -survived u_video_enhance/video_enhance_yuv2rgb/add_r_1_18b[2] -deleted u_video_enhance/video_enhance_yuv2rgb/add_r_1_18b[6]

pvf_reg_merging  -survived u_video_enhance/video_enhance_yuv2rgb/add_r_1_18b[0] -deleted u_video_enhance/video_enhance_yuv2rgb/add_r_1_18b[7]

pvf_reg_merging  -survived u_video_enhance/video_enhance_yuv2rgb/add_r_1_18b[2] -deleted u_video_enhance/video_enhance_yuv2rgb/add_r_1_18b[8]

pvf_reg_merging  -survived u_video_enhance/video_enhance_yuv2rgb/add_r_1_18b[2] -deleted u_video_enhance/video_enhance_yuv2rgb/add_r_1_18b[9]

pvf_reg_merging  -survived u_video_enhance/video_enhance_yuv2rgb/add_r_1_18b[0] -deleted u_video_enhance/video_enhance_yuv2rgb/add_r_1_18b[10]

pvf_reg_merging  -survived u_video_enhance/video_enhance_yuv2rgb/add_r_1_18b[0] -deleted u_video_enhance/video_enhance_yuv2rgb/add_r_1_18b[11]

pvf_reg_merging  -survived u_video_enhance/video_enhance_yuv2rgb/add_r_1_18b[2] -deleted u_video_enhance/video_enhance_yuv2rgb/add_r_1_18b[12]

pvf_reg_merging  -survived u_video_enhance/video_enhance_yuv2rgb/add_r_1_18b[2] -deleted u_video_enhance/video_enhance_yuv2rgb/add_r_1_18b[13]

pvf_reg_merging  -survived u_video_enhance/video_enhance_yuv2rgb/add_r_1_18b[0] -deleted u_video_enhance/video_enhance_yuv2rgb/add_r_1_18b[14]

pvf_reg_merging  -survived u_video_enhance/video_enhance_yuv2rgb/add_r_1_18b[2] -deleted u_video_enhance/video_enhance_yuv2rgb/add_r_1_18b[15]

pvf_reg_merging  -survived u_video_enhance/video_enhance_yuv2rgb/add_r_1_18b[0] -deleted u_video_enhance/video_enhance_yuv2rgb/add_r_1_18b[16]

pvf_reg_merging  -survived u_video_enhance/video_enhance_yuv2rgb/add_r_1_18b[0] -deleted u_video_enhance/video_enhance_yuv2rgb/add_r_1_18b[17]

pvf_reg_merging  -survived u_video_enhance/video_enhance_yuv2rgb/mult_u_for_g_18b[16] -deleted u_video_enhance/video_enhance_yuv2rgb/mult_u_for_g_18b[17]

pvf_reg_merging  -survived u_video_enhance/video_enhance_yuv2rgb/mult_y_for_b_18b[0] -deleted u_video_enhance/video_enhance_yuv2rgb/mult_y_for_b_18b[1]

pvf_reg_merging  -survived u_video_enhance/video_enhance_yuv2rgb/mult_y_for_b_18b[0] -deleted u_video_enhance/video_enhance_yuv2rgb/mult_y_for_b_18b[2]

pvf_reg_merging  -survived u_video_enhance/video_enhance_yuv2rgb/mult_y_for_b_18b[0] -deleted u_video_enhance/video_enhance_yuv2rgb/mult_y_for_b_18b[3]

pvf_reg_merging  -survived u_video_enhance/video_enhance_yuv2rgb/mult_y_for_b_18b[0] -deleted u_video_enhance/video_enhance_yuv2rgb/mult_y_for_b_18b[4]

pvf_reg_merging  -survived u_video_enhance/video_enhance_yuv2rgb/mult_y_for_b_18b[0] -deleted u_video_enhance/video_enhance_yuv2rgb/mult_y_for_b_18b[5]

pvf_reg_merging  -survived u_video_enhance/video_enhance_yuv2rgb/mult_y_for_b_18b[0] -deleted u_video_enhance/video_enhance_yuv2rgb/mult_y_for_b_18b[6]

pvf_reg_merging  -survived u_video_enhance/video_enhance_yuv2rgb/mult_y_for_b_18b[0] -deleted u_video_enhance/video_enhance_yuv2rgb/mult_y_for_b_18b[7]

pvf_reg_merging  -survived u_video_enhance/video_enhance_yuv2rgb/mult_y_for_b_18b[0] -deleted u_video_enhance/video_enhance_yuv2rgb/mult_y_for_b_18b[16]

pvf_reg_merging  -survived u_video_enhance/video_enhance_yuv2rgb/mult_y_for_b_18b[0] -deleted u_video_enhance/video_enhance_yuv2rgb/mult_y_for_b_18b[17]

pvf_reg_merging  -survived user_hdmi_ctrl/user_ms7200_ctrl/cmd_iic[16] -deleted user_hdmi_ctrl/user_ms7200_ctrl/cmd_iic[18]

pvf_reg_merging  -survived user_hdmi_ctrl/user_ms7200_ctrl/cmd_iic[16] -deleted user_hdmi_ctrl/user_ms7200_ctrl/cmd_iic[19]

pvf_reg_merging  -survived user_hdmi_ctrl/user_ms7200_ctrl/cmd_iic[22] -deleted user_hdmi_ctrl/user_ms7200_ctrl/cmd_iic[23]

pvf_reg_merging  -survived user_hdmi_ctrl/user_ms7200_ctrl/addr[8] -deleted user_hdmi_ctrl/user_ms7200_ctrl/addr[10]

pvf_reg_merging  -survived user_hdmi_ctrl/user_ms7200_ctrl/addr[8] -deleted user_hdmi_ctrl/user_ms7200_ctrl/addr[11]

pvf_reg_merging  -survived user_hdmi_ctrl/user_ms7200_ctrl/addr[14] -deleted user_hdmi_ctrl/user_ms7200_ctrl/addr[15]

pvf_reg_merging  -survived user_hdmi_ctrl/user_ms7200_ctrl/cmd_iic[18] -deleted user_hdmi_ctrl/user_ms7200_ctrl/cmd_iic[22]

pvf_reg_merging  -survived user_hdmi_ctrl/user_ms7210_ctrl/cmd_iic[17] -deleted user_hdmi_ctrl/user_ms7210_ctrl/cmd_iic[20]

pvf_reg_merging  -survived user_hdmi_ctrl/user_ms7210_ctrl/cmd_iic[21] -deleted user_hdmi_ctrl/user_ms7210_ctrl/cmd_iic[22]

pvf_reg_merging  -survived user_hdmi_ctrl/user_ms7210_ctrl/cmd_iic[21] -deleted user_hdmi_ctrl/user_ms7210_ctrl/cmd_iic[23]

pvf_reg_merging  -survived user_hdmi_ctrl/user_ms7210_ctrl/addr[9] -deleted user_hdmi_ctrl/user_ms7210_ctrl/addr[12]

pvf_reg_merging  -survived user_hdmi_ctrl/user_ms7210_ctrl/addr[13] -deleted user_hdmi_ctrl/user_ms7210_ctrl/addr[14]

pvf_reg_merging  -survived user_hdmi_ctrl/user_ms7210_ctrl/addr[13] -deleted user_hdmi_ctrl/user_ms7210_ctrl/addr[15]

pvf_reg_merging  -survived user_hdmi_ctrl/user_ms7210_ctrl/cmd_iic[20] -deleted user_hdmi_ctrl/user_ms7210_ctrl/cmd_iic[21]

.fromstates cmos1_de_in_state[3] cmos1_de_in_state[2] cmos1_de_in_state[1] cmos1_de_in_state[0]
.tostates cmos1_de_in_state_1 cmos1_de_in_state_0
.begin
0000 01
0001 10
.end


.fromstates de_in_state[3] de_in_state[2] de_in_state[1] de_in_state[0]
.tostates de_in_state_2 de_in_state_1 de_in_state_0
.begin
0000 001
0001 010
0010 100
.end


.fromstates de_out_state[3] de_out_state[2] de_out_state[1] de_out_state[0]
.tostates de_out_state_2 de_out_state_1 de_out_state_0
.begin
0000 001
0001 010
0010 100
.end


.fromstates out_state[2] out_state[1] out_state[0]
.tostates out_state_6 out_state_5 out_state_4 out_state_3 out_state_2 out_state_1 out_state_0
.begin
000 0000001
001 0000010
010 0000100
011 0001000
100 0010000
101 0100000
111 1000000
.end


.fromstates zoom_de_in_state[3] zoom_de_in_state[2] zoom_de_in_state[1] zoom_de_in_state[0]
.tostates zoom_de_in_state_2 zoom_de_in_state_1 zoom_de_in_state_0
.begin
0000 001
0001 010
0010 100
.end


.fromstates I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state[4] I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state[3] I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state[2] I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state[1] I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state[0]
.tostates I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_9 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_8 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_7 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_6 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_5 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_4 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_3 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_2 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_1 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_0
.begin
00000 0000000001
00001 0000000010
00010 0000000100
00011 0000001000
00100 0000010000
00101 0000100000
00110 0001000000
00111 0010000000
01000 0100000000
01001 1000000000
.end


.fromstates I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state[2] I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state[1] I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state[0]
.tostates I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_5 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_4 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_3 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_2 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_1 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_0
.begin
000 000001
001 000010
010 000100
011 001000
100 010000
101 100000
.end


.fromstates I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state[4] I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state[3] I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state[2] I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state[1] I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state[0]
.tostates I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_7 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_6 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_5 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_4 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_3 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_2 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_1 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_0
.begin
00000 00000001
00001 00000010
00010 00000100
00011 00001000
00100 00010000
00101 00100000
00110 01000000
01011 10000000
.end


.fromstates I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state[4] I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state[3] I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state[2] I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state[1] I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state[0]
.tostates I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_19 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_18 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_17 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_16 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_15 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_14 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_13 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_12 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_11 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_10 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_9 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_8 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_7 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_6 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_5 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_4 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_3 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_2 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_1 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_0
.begin
00000 00000000000000000001
00001 00000000000000000010
00010 00000000000000000100
00011 00000000000000001000
00100 00000000000000010000
00101 00000000000000100000
00110 00000000000001000000
00111 00000000000010000000
01000 00000000000100000000
01001 00000000001000000000
01010 00000000010000000000
01011 00000000100000000000
01100 00000001000000000000
01101 00000010000000000000
01110 00000100000000000000
01111 00001000000000000000
10000 00010000000000000000
10001 00100000000000000000
10010 01000000000000000000
10011 10000000000000000000
.end


.fromstates I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state[3] I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state[2] I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state[1] I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state[0]
.tostates I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_10 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_9 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_8 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_7 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_6 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_5 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_4 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_3 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_2 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_1 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_0
.begin
0000 00000000001
0001 00000000010
0010 00000000100
0011 00000001000
0100 00000010000
0101 00000100000
0110 00001000000
0111 00010000000
1000 00100000000
1001 01000000000
1010 10000000000
.end


.fromstates I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/state[1] I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/state[0]
.tostates I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/state_3 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/state_2 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/state_1 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/state_0
.begin
00 0001
01 0010
10 0100
11 1000
.end


.fromstates I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state[3] I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state[2] I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state[1] I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state[0]
.tostates I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_8 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_7 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_6 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_5 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_4 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_3 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_2 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_1 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_0
.begin
0000 000000001
0001 000000010
0010 000000100
0011 000001000
0100 000010000
0101 000100000
0110 001000000
0111 010000000
1000 100000000
.end


.fromstates I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[2] I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[1] I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[0]
.tostates I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_5 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_4 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_3 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_2 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_1 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_0
.begin
000 000001
001 000010
010 000100
011 001000
100 010000
101 100000
.end


.fromstates I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[2] I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[1] I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[0]
.tostates I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_6 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_5 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_4 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_3 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_2 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_1 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_0
.begin
000 0000001
001 0000010
010 0000100
011 0001000
100 0010000
101 0100000
110 1000000
.end


.fromstates I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[2] I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[1] I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[0]
.tostates I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_5 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_4 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_3 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_2 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_1 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_0
.begin
000 000001
001 000010
010 000100
011 001000
100 010000
101 100000
.end


.fromstates I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state[3] I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state[2] I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state[1] I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state[0]
.tostates I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_11 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_10 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_9 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_8 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_7 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_6 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_5 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_4 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_3 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_2 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_1 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_0
.begin
0000 000000000001
0001 000000000010
0010 000000000100
0011 000000001000
0100 000000010000
0101 000000100000
0110 000001000000
0111 000010000000
1000 000100000000
1001 001000000000
1010 010000000000
1011 100000000000
.end


.fromstates I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[2] I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[1] I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[0]
.tostates I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_5 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_4 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_3 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_2 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_1 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_0
.begin
000 000001
001 000010
010 000100
011 001000
100 010000
101 100000
.end


.fromstates I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[2] I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[1] I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[0]
.tostates I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_6 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_5 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_4 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_3 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_2 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_1 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_0
.begin
000 0000001
001 0000010
010 0000100
011 0001000
100 0010000
101 0100000
110 1000000
.end


.fromstates I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[2] I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[1] I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[0]
.tostates I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_5 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_4 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_3 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_2 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_1 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_0
.begin
000 000001
001 000010
010 000100
011 001000
100 010000
101 100000
.end


.fromstates I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state[3] I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state[2] I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state[1] I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state[0]
.tostates I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_11 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_10 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_9 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_8 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_7 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_6 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_5 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_4 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_3 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_2 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_1 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_0
.begin
0000 000000000001
0001 000000000010
0010 000000000100
0011 000000001000
0100 000000010000
0101 000000100000
0110 000001000000
0111 000010000000
1000 000100000000
1001 001000000000
1010 010000000000
1011 100000000000
.end


.fromstates I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[2] I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[1] I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[0]
.tostates I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_5 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_4 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_3 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_2 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_1 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_0
.begin
000 000001
001 000010
010 000100
011 001000
100 010000
101 100000
.end


.fromstates I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[2] I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[1] I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[0]
.tostates I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_6 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_5 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_4 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_3 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_2 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_1 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_0
.begin
000 0000001
001 0000010
010 0000100
011 0001000
100 0010000
101 0100000
110 1000000
.end


.fromstates I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[2] I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[1] I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[0]
.tostates I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_5 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_4 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_3 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_2 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_1 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_0
.begin
000 000001
001 000010
010 000100
011 001000
100 010000
101 100000
.end


.fromstates I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state[3] I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state[2] I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state[1] I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state[0]
.tostates I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_11 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_10 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_9 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_8 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_7 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_6 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_5 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_4 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_3 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_2 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_1 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_0
.begin
0000 000000000001
0001 000000000010
0010 000000000100
0011 000000001000
0100 000000010000
0101 000000100000
0110 000001000000
0111 000010000000
1000 000100000000
1001 001000000000
1010 010000000000
1011 100000000000
.end


.fromstates I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[2] I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[1] I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[0]
.tostates I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_5 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_4 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_3 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_2 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_1 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_0
.begin
000 000001
001 000010
010 000100
011 001000
100 010000
101 100000
.end


.fromstates I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[2] I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[1] I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[0]
.tostates I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_6 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_5 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_4 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_3 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_2 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_1 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_0
.begin
000 0000001
001 0000010
010 0000100
011 0001000
100 0010000
101 0100000
110 1000000
.end


.fromstates I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[2] I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[1] I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[0]
.tostates I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_5 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_4 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_3 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_2 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_1 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_0
.begin
000 000001
001 000010
010 000100
011 001000
100 010000
101 100000
.end


.fromstates I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state[3] I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state[2] I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state[1] I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state[0]
.tostates I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_11 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_10 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_9 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_8 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_7 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_6 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_5 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_4 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_3 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_2 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_1 I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_0
.begin
0000 000000000001
0001 000000000010
0010 000000000100
0011 000000001000
0100 000000010000
0101 000000100000
0110 000001000000
0111 000010000000
1000 000100000000
1001 001000000000
1010 010000000000
1011 100000000000
.end


.fromstates I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate[5] I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate[4] I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate[3] I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate[2] I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate[1] I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate[0]
.tostates I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_5 I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_4 I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_3 I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_2 I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_1 I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_0
.begin
000001 000001
000010 000010
000100 000100
001000 001000
010000 010000
100000 100000
.end


.fromstates I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state[1] I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state[0]
.tostates I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state_3 I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state_2 I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state_1 I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state_0
.begin
00 0001
01 0010
10 0100
11 1000
.end


.fromstates I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt[1] I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt[0]
.tostates I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt_1 I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt_0
.begin
00 01
11 10
.end


.fromstates I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt[3] I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt[2]
.tostates I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt_3 I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt_2
.begin
00 01
11 10
.end


pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_odt[0] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_odt[1]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_odt[2] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_odt[3]

.fromstates I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/state[9] I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/state[8] I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/state[7] I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/state[6] I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/state[5] I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/state[4] I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/state[3] I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/state[2] I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/state[1] I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/state[0]
.tostates I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/state_9 I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/state_8 I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/state_7 I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/state_6 I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/state_5 I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/state_4 I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/state_3 I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/state_2 I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/state_1 I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/state_0
.begin
0000000001 0000000001
0000000010 0000000010
0000000100 0000000100
0000001000 0000001000
0000010000 0000010000
0000100000 0000100000
0001000000 0001000000
0010000000 0010000000
0100000000 0100000000
1000000000 1000000000
.end


.fromstates I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/state[6] I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/state[5] I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/state[4] I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/state[3] I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/state[2] I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/state[1] I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/state[0]
.tostates I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/state_6 I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/state_5 I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/state_4 I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/state_3 I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/state_2 I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/state_1 I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/state_0
.begin
0000001 0000001
0000010 0000010
0000100 0000100
0001000 0001000
0010000 0010000
0100000 0100000
1000000 1000000
.end


.fromstates I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state[2] I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state[1] I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state[0]
.tostates I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_6 I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_5 I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_4 I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_3 I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_2 I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_1 I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_0
.begin
000 0000001
001 0000010
010 0000100
011 0001000
100 0010000
101 0100000
110 1000000
.end


.fromstates coms1_reg_config/config_step[1] coms1_reg_config/config_step[0]
.tostates coms1_reg_config/config_step_2 coms1_reg_config/config_step_1 coms1_reg_config/config_step_0
.begin
00 001
01 010
10 100
.end


.fromstates coms2_reg_config/config_step[1] coms2_reg_config/config_step[0]
.tostates coms2_reg_config/config_step_2 coms2_reg_config/config_step_1 coms2_reg_config/config_step_0
.begin
00 001
01 010
10 100
.end


.fromstates eth0_img_rec/eth_rx_state[3] eth0_img_rec/eth_rx_state[2] eth0_img_rec/eth_rx_state[1] eth0_img_rec/eth_rx_state[0]
.tostates eth0_img_rec/eth_rx_state_2 eth0_img_rec/eth_rx_state_1 eth0_img_rec/eth_rx_state_0
.begin
0000 001
0001 010
0010 100
.end


.fromstates eth_video_zoom/interpolation_cnt_state[1] eth_video_zoom/interpolation_cnt_state[0]
.tostates eth_video_zoom/interpolation_cnt_state_3 eth_video_zoom/interpolation_cnt_state_2 eth_video_zoom/interpolation_cnt_state_1 eth_video_zoom/interpolation_cnt_state_0
.begin
00 0001
01 0010
10 0100
11 1000
.end


.fromstates eth_video_zoom/interpolation_data_state[1] eth_video_zoom/interpolation_data_state[0]
.tostates eth_video_zoom/interpolation_data_state_3 eth_video_zoom/interpolation_data_state_2 eth_video_zoom/interpolation_data_state_1 eth_video_zoom/interpolation_data_state_0
.begin
00 0001
01 0010
10 0100
11 1000
.end


.fromstates hdmi_video_zoom/interpolation_cnt_state[1] hdmi_video_zoom/interpolation_cnt_state[0]
.tostates hdmi_video_zoom/interpolation_cnt_state_3 hdmi_video_zoom/interpolation_cnt_state_2 hdmi_video_zoom/interpolation_cnt_state_1 hdmi_video_zoom/interpolation_cnt_state_0
.begin
00 0001
01 0010
10 0100
11 1000
.end


.fromstates hdmi_video_zoom/interpolation_data_state[1] hdmi_video_zoom/interpolation_data_state[0]
.tostates hdmi_video_zoom/interpolation_data_state_3 hdmi_video_zoom/interpolation_data_state_2 hdmi_video_zoom/interpolation_data_state_1 hdmi_video_zoom/interpolation_data_state_0
.begin
00 0001
01 0010
10 0100
11 1000
.end


pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/dbi_din[21] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/dbi_din[27]

.fromstates u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_seio/seio_state[1] u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_seio/seio_state[0]
.tostates u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_seio/seio_state_2 u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_seio/seio_state_1 u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_seio/seio_state_0
.begin
00 001
01 010
10 100
.end


.fromstates u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/rx_main_fsm[3] u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/rx_main_fsm[2] u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/rx_main_fsm[1] u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/rx_main_fsm[0]
.tostates u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/rx_main_fsm_8 u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/rx_main_fsm_7 u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/rx_main_fsm_6 u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/rx_main_fsm_5 u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/rx_main_fsm_4 u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/rx_main_fsm_3 u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/rx_main_fsm_2 u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/rx_main_fsm_1 u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/rx_main_fsm_0
.begin
0000 000000001
0001 000000010
0010 000000100
0011 000001000
0100 000010000
0101 000100000
0110 001000000
0111 010000000
1000 100000000
.end


.fromstates u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_done[3] u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_done[2] u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_done[1] u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_done[0]
.tostates u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_done_3 u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_done_2 u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_done_1 u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_done_0
.begin
0000 0001
0001 0010
0011 0100
1111 1000
.end


.fromstates u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm[3] u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm[2] u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm[1] u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm[0]
.tostates u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_9 u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_8 u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_7 u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_6 u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_5 u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_4 u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_3 u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_2 u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_1 u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_0
.begin
0000 0000000001
0001 0000000010
0010 0000000100
0011 0000001000
0100 0000010000
0101 0000100000
0110 0001000000
0111 0010000000
1000 0100000000
1001 1000000000
.end


.fromstates u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm[3] u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm[2] u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm[1] u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm[0]
.tostates u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_9 u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_8 u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_7 u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_6 u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_5 u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_4 u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_3 u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_2 u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_1 u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_0
.begin
0000 0000000001
0001 0000000010
0010 0000000100
0011 0000001000
0100 0000010000
0101 0000100000
0110 0001000000
0111 0010000000
1000 0100000000
1001 1000000000
.end


.fromstates u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm[3] u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm[2] u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm[1] u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm[0]
.tostates u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_9 u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_8 u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_7 u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_6 u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_5 u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_4 u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_3 u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_2 u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_1 u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_0
.begin
0000 0000000001
0001 0000000010
0010 0000000100
0011 0000001000
0100 0000010000
0101 0000100000
0110 0001000000
0111 0010000000
1000 0100000000
1001 1000000000
.end


.fromstates u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm[3] u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm[2] u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm[1] u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm[0]
.tostates u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_9 u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_8 u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_7 u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_6 u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_5 u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_4 u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_3 u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_2 u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_1 u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_0
.begin
0000 0000000001
0001 0000000010
0010 0000000100
0011 0000001000
0100 0000010000
0101 0000100000
0110 0001000000
0111 0010000000
1000 0100000000
1001 1000000000
.end


.fromstates u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/hsst_fsm[3] u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/hsst_fsm[2] u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/hsst_fsm[1] u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/hsst_fsm[0]
.tostates u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/hsst_fsm_8 u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/hsst_fsm_7 u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/hsst_fsm_6 u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/hsst_fsm_5 u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/hsst_fsm_4 u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/hsst_fsm_3 u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/hsst_fsm_2 u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/hsst_fsm_1 u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/hsst_fsm_0
.begin
0000 000000001
0001 000000010
0010 000000100
0011 000001000
0100 000010000
0101 000100000
0110 001000000
0111 010000000
1000 100000000
.end


.fromstates u_pcie_dam_ctrl/alloc_addr_state[3] u_pcie_dam_ctrl/alloc_addr_state[2] u_pcie_dam_ctrl/alloc_addr_state[1] u_pcie_dam_ctrl/alloc_addr_state[0]
.tostates u_pcie_dam_ctrl/alloc_addr_state_3 u_pcie_dam_ctrl/alloc_addr_state_2 u_pcie_dam_ctrl/alloc_addr_state_1 u_pcie_dam_ctrl/alloc_addr_state_0
.begin
0001 0001
0010 0010
0011 0100
0100 1000
.end


.fromstates u_pcie_dam_ctrl/mwr_state[1] u_pcie_dam_ctrl/mwr_state[0]
.tostates u_pcie_dam_ctrl/mwr_state_2 u_pcie_dam_ctrl/mwr_state_1 u_pcie_dam_ctrl/mwr_state_0
.begin
00 001
01 010
10 100
.end


.fromstates u_udp/u_udp_rx/cur_state[6] u_udp/u_udp_rx/cur_state[5] u_udp/u_udp_rx/cur_state[4] u_udp/u_udp_rx/cur_state[3] u_udp/u_udp_rx/cur_state[2] u_udp/u_udp_rx/cur_state[1] u_udp/u_udp_rx/cur_state[0]
.tostates u_udp/u_udp_rx/cur_state_6 u_udp/u_udp_rx/cur_state_5 u_udp/u_udp_rx/cur_state_4 u_udp/u_udp_rx/cur_state_3 u_udp/u_udp_rx/cur_state_2 u_udp/u_udp_rx/cur_state_1 u_udp/u_udp_rx/cur_state_0
.begin
0000001 0000001
0000010 0000010
0000100 0000100
0001000 0001000
0010000 0010000
0100000 0100000
1000000 1000000
.end


.fromstates u_udp/u_udp_tx/cur_state[6] u_udp/u_udp_tx/cur_state[5] u_udp/u_udp_tx/cur_state[4] u_udp/u_udp_tx/cur_state[3] u_udp/u_udp_tx/cur_state[2] u_udp/u_udp_tx/cur_state[1] u_udp/u_udp_tx/cur_state[0]
.tostates u_udp/u_udp_tx/cur_state_6 u_udp/u_udp_tx/cur_state_5 u_udp/u_udp_tx/cur_state_4 u_udp/u_udp_tx/cur_state_3 u_udp/u_udp_tx/cur_state_2 u_udp/u_udp_tx/cur_state_1 u_udp/u_udp_tx/cur_state_0
.begin
0000001 0000001
0000010 0000010
0000100 0000100
0001000 0001000
0010000 0010000
0100000 0100000
1000000 1000000
.end


.fromstates user_axi_m_arbitration/arbitration_rd_state[2] user_axi_m_arbitration/arbitration_rd_state[1] user_axi_m_arbitration/arbitration_rd_state[0]
.tostates user_axi_m_arbitration/arbitration_rd_state_4 user_axi_m_arbitration/arbitration_rd_state_3 user_axi_m_arbitration/arbitration_rd_state_2 user_axi_m_arbitration/arbitration_rd_state_1 user_axi_m_arbitration/arbitration_rd_state_0
.begin
000 00001
001 00010
010 00100
011 01000
100 10000
.end


.fromstates user_axi_m_arbitration/arbitration_wr_state[4] user_axi_m_arbitration/arbitration_wr_state[3] user_axi_m_arbitration/arbitration_wr_state[2] user_axi_m_arbitration/arbitration_wr_state[1] user_axi_m_arbitration/arbitration_wr_state[0]
.tostates user_axi_m_arbitration/arbitration_wr_state_3 user_axi_m_arbitration/arbitration_wr_state_2 user_axi_m_arbitration/arbitration_wr_state_1 user_axi_m_arbitration/arbitration_wr_state_0
.begin
00000 0001
00001 0010
00010 0100
00011 1000
.end


.fromstates user_axi_m_arbitration/u_axi_full_m0/r_fifo_state[1] user_axi_m_arbitration/u_axi_full_m0/r_fifo_state[0]
.tostates user_axi_m_arbitration/u_axi_full_m0/r_fifo_state_3 user_axi_m_arbitration/u_axi_full_m0/r_fifo_state_2 user_axi_m_arbitration/u_axi_full_m0/r_fifo_state_1 user_axi_m_arbitration/u_axi_full_m0/r_fifo_state_0
.begin
00 0001
01 0010
10 0100
11 1000
.end


.fromstates user_axi_m_arbitration/u_axi_full_m0/w_fifo_state[1] user_axi_m_arbitration/u_axi_full_m0/w_fifo_state[0]
.tostates user_axi_m_arbitration/u_axi_full_m0/w_fifo_state_3 user_axi_m_arbitration/u_axi_full_m0/w_fifo_state_2 user_axi_m_arbitration/u_axi_full_m0/w_fifo_state_1 user_axi_m_arbitration/u_axi_full_m0/w_fifo_state_0
.begin
00 0001
01 0010
10 0100
11 1000
.end


.fromstates user_axi_m_arbitration/u_axi_full_m1/r_fifo_state[1] user_axi_m_arbitration/u_axi_full_m1/r_fifo_state[0]
.tostates user_axi_m_arbitration/u_axi_full_m1/r_fifo_state_3 user_axi_m_arbitration/u_axi_full_m1/r_fifo_state_2 user_axi_m_arbitration/u_axi_full_m1/r_fifo_state_1 user_axi_m_arbitration/u_axi_full_m1/r_fifo_state_0
.begin
00 0001
01 0010
10 0100
11 1000
.end


.fromstates user_axi_m_arbitration/u_axi_full_m1/w_fifo_state[1] user_axi_m_arbitration/u_axi_full_m1/w_fifo_state[0]
.tostates user_axi_m_arbitration/u_axi_full_m1/w_fifo_state_3 user_axi_m_arbitration/u_axi_full_m1/w_fifo_state_2 user_axi_m_arbitration/u_axi_full_m1/w_fifo_state_1 user_axi_m_arbitration/u_axi_full_m1/w_fifo_state_0
.begin
00 0001
01 0010
10 0100
11 1000
.end


.fromstates user_axi_m_arbitration/u_axi_full_m2/r_fifo_state[1] user_axi_m_arbitration/u_axi_full_m2/r_fifo_state[0]
.tostates user_axi_m_arbitration/u_axi_full_m2/r_fifo_state_3 user_axi_m_arbitration/u_axi_full_m2/r_fifo_state_2 user_axi_m_arbitration/u_axi_full_m2/r_fifo_state_1 user_axi_m_arbitration/u_axi_full_m2/r_fifo_state_0
.begin
00 0001
01 0010
10 0100
11 1000
.end


.fromstates user_axi_m_arbitration/u_axi_full_m2/w_fifo_state[1] user_axi_m_arbitration/u_axi_full_m2/w_fifo_state[0]
.tostates user_axi_m_arbitration/u_axi_full_m2/w_fifo_state_3 user_axi_m_arbitration/u_axi_full_m2/w_fifo_state_2 user_axi_m_arbitration/u_axi_full_m2/w_fifo_state_1 user_axi_m_arbitration/u_axi_full_m2/w_fifo_state_0
.begin
00 0001
01 0010
10 0100
11 1000
.end


.fromstates user_axi_m_arbitration/u_axi_full_m3/r_fifo_state[1] user_axi_m_arbitration/u_axi_full_m3/r_fifo_state[0]
.tostates user_axi_m_arbitration/u_axi_full_m3/r_fifo_state_3 user_axi_m_arbitration/u_axi_full_m3/r_fifo_state_2 user_axi_m_arbitration/u_axi_full_m3/r_fifo_state_1 user_axi_m_arbitration/u_axi_full_m3/r_fifo_state_0
.begin
00 0001
01 0010
10 0100
11 1000
.end


.fromstates user_axi_m_arbitration/u_axi_full_m3/w_fifo_state[1] user_axi_m_arbitration/u_axi_full_m3/w_fifo_state[0]
.tostates user_axi_m_arbitration/u_axi_full_m3/w_fifo_state_3 user_axi_m_arbitration/u_axi_full_m3/w_fifo_state_2 user_axi_m_arbitration/u_axi_full_m3/w_fifo_state_1 user_axi_m_arbitration/u_axi_full_m3/w_fifo_state_0
.begin
00 0001
01 0010
10 0100
11 1000
.end


.fromstates user_hdmi_ctrl/user_iic_rx_driver/state[2] user_hdmi_ctrl/user_iic_rx_driver/state[1] user_hdmi_ctrl/user_iic_rx_driver/state[0]
.tostates user_hdmi_ctrl/user_iic_rx_driver/state_6 user_hdmi_ctrl/user_iic_rx_driver/state_5 user_hdmi_ctrl/user_iic_rx_driver/state_4 user_hdmi_ctrl/user_iic_rx_driver/state_3 user_hdmi_ctrl/user_iic_rx_driver/state_2 user_hdmi_ctrl/user_iic_rx_driver/state_1 user_hdmi_ctrl/user_iic_rx_driver/state_0
.begin
000 0000001
001 0000010
010 0000100
011 0001000
100 0010000
101 0100000
110 1000000
.end


.fromstates user_hdmi_ctrl/user_iic_tx_driver/state[2] user_hdmi_ctrl/user_iic_tx_driver/state[1] user_hdmi_ctrl/user_iic_tx_driver/state[0]
.tostates user_hdmi_ctrl/user_iic_tx_driver/state_6 user_hdmi_ctrl/user_iic_tx_driver/state_5 user_hdmi_ctrl/user_iic_tx_driver/state_4 user_hdmi_ctrl/user_iic_tx_driver/state_3 user_hdmi_ctrl/user_iic_tx_driver/state_2 user_hdmi_ctrl/user_iic_tx_driver/state_1 user_hdmi_ctrl/user_iic_tx_driver/state_0
.begin
000 0000001
001 0000010
010 0000100
011 0001000
100 0010000
101 0100000
110 1000000
.end


.fromstates user_hdmi_ctrl/user_ms7200_ctrl/state[6] user_hdmi_ctrl/user_ms7200_ctrl/state[5] user_hdmi_ctrl/user_ms7200_ctrl/state[4] user_hdmi_ctrl/user_ms7200_ctrl/state[3] user_hdmi_ctrl/user_ms7200_ctrl/state[2] user_hdmi_ctrl/user_ms7200_ctrl/state[1] user_hdmi_ctrl/user_ms7200_ctrl/state[0]
.tostates user_hdmi_ctrl/user_ms7200_ctrl/state_4 user_hdmi_ctrl/user_ms7200_ctrl/state_3 user_hdmi_ctrl/user_ms7200_ctrl/state_2 user_hdmi_ctrl/user_ms7200_ctrl/state_1 user_hdmi_ctrl/user_ms7200_ctrl/state_0
.begin
0000001 00001
0000010 00010
0000100 00100
0010000 01000
0100000 10000
.end


.fromstates user_hdmi_ctrl/user_ms7210_ctrl/state[5] user_hdmi_ctrl/user_ms7210_ctrl/state[4] user_hdmi_ctrl/user_ms7210_ctrl/state[3] user_hdmi_ctrl/user_ms7210_ctrl/state[2] user_hdmi_ctrl/user_ms7210_ctrl/state[1] user_hdmi_ctrl/user_ms7210_ctrl/state[0]
.tostates user_hdmi_ctrl/user_ms7210_ctrl/state_5 user_hdmi_ctrl/user_ms7210_ctrl/state_4 user_hdmi_ctrl/user_ms7210_ctrl/state_3 user_hdmi_ctrl/user_ms7210_ctrl/state_2 user_hdmi_ctrl/user_ms7210_ctrl/state_1 user_hdmi_ctrl/user_ms7210_ctrl/state_0
.begin
000001 000001
000010 000010
000100 000100
001000 001000
010000 010000
100000 100000
.end


pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/u_dll_freeze_sync/sig_async_r1[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/u_dll_freeze_sync/sig_async_r2[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_ba[2] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[13] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_ba[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_ba[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ck[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/ddrphy_update_comp_val[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/ddrphy_update_comp_val[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/ddrphy_update_comp_val[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/ddrphy_update_comp_val[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr2_ddr3[15] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr3_ddr3[15] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[3] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[3] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[3] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[3] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[10] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_cmd_m[5] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cas_n[3] 1

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cs_n[3] 1

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_ras_n[3] 1

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_we_n[3] 1

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/lp_we_n[1] 1

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/mrs_bank[2] 0

pvf_reg_merging  -survived coms1_reg_config/i2c_data[0] -deleted coms1_reg_config/i2c_data[24]

pvf_reg_constant coms1_reg_config/i2c_data[0] 0

pvf_reg_constant coms1_reg_config/i2c_data[27] 1

pvf_reg_constant coms2_reg_config/i2c_data[23] 0

pvf_reg_constant coms2_reg_config/i2c_data[27] 1

pvf_reg_constant eth0_img_pkt/eth_delay_cnt[11] 0

pvf_reg_constant eth0_img_pkt/udp_tx_byte_num[0] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_addr[0] 0

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/dbi_din[0] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/dbi_din[21]

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/dbi_addr[1] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/dbi_din[0] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/lx_deemph[1] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/phy_mac_phystatus_misc[1] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/phy_mac_phystatus_pm[1] 0

pvf_reg_constant u_udp/u_udp_rx/ip_head_byte_num[0] 0

pvf_reg_constant u_udp/u_udp_tx/check_buffer[20] 0

pvf_reg_constant u_video_enhance/video_enhance_rgb2yuv/mult_b_for_u_16b[0] 0

pvf_reg_constant u_video_enhance/video_enhance_rgb2yuv/mult_b_for_v_16b[14] 0

pvf_reg_constant u_video_enhance/video_enhance_rgb2yuv/mult_b_for_y_16b[15] 0

pvf_reg_constant u_video_enhance/video_enhance_rgb2yuv/mult_r_for_v_16b[0] 0

pvf_reg_constant u_video_enhance/video_enhance_rgb2yuv/y_tmp[9] 0

pvf_reg_constant u_video_enhance/video_enhance_yuv2rgb/add_b_1_18b[1] 0

pvf_reg_constant u_video_enhance/video_enhance_yuv2rgb/add_r_1_18b[0] 0

pvf_reg_constant u_video_enhance/video_enhance_yuv2rgb/b_tmp[9] 0

pvf_reg_constant u_video_enhance/video_enhance_yuv2rgb/g_tmp[9] 0

pvf_reg_constant u_video_enhance/video_enhance_yuv2rgb/mult_u_for_g_18b[16] 0

pvf_reg_constant u_video_enhance/video_enhance_yuv2rgb/mult_y_for_b_18b[0] 0

pvf_reg_constant u_video_enhance/video_enhance_yuv2rgb/r_tmp[9] 0

pvf_reg_merging  -survived user_hdmi_ctrl/user_ms7200_ctrl/cmd_iic[0] -deleted user_hdmi_ctrl/user_ms7200_ctrl/cmd_iic[18]

pvf_reg_constant user_hdmi_ctrl/user_ms7200_ctrl/cmd_iic[0] 0

pvf_reg_merging  -survived user_hdmi_ctrl/user_ms7200_ctrl/addr[10] -deleted user_hdmi_ctrl/user_ms7200_ctrl/addr[14]

pvf_reg_constant user_hdmi_ctrl/user_ms7200_ctrl/addr[10] 0

pvf_reg_merging  -survived user_hdmi_ctrl/user_ms7210_ctrl/cmd_iic[0] -deleted user_hdmi_ctrl/user_ms7210_ctrl/cmd_iic[20]

pvf_reg_constant user_hdmi_ctrl/user_ms7210_ctrl/cmd_iic[0] 0

pvf_reg_merging  -survived user_hdmi_ctrl/user_ms7210_ctrl/addr[12] -deleted user_hdmi_ctrl/user_ms7210_ctrl/addr[13]

pvf_reg_constant user_hdmi_ctrl/user_ms7210_ctrl/addr[12] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/ddrphy_gate_update_en_d 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/rd_fake_stop_d 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/update_from_training 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_dly[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_dly[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_dly[2] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[2] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[3] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[4] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[5] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[6] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[7] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_sel 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[2] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[3] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[4] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[5] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[6] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[7] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[8] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[9] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[10] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[11] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[12] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[13] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[14] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_write 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[10] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[11] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[12] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[13] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[14] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_cmd_m[5] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/ddr_zqcs_req_d[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/ddr_zqcs_req_d[1] 0

pvf_reg_constant eth_video_zoom/pix_data0[0] 0

pvf_reg_constant eth_video_zoom/pix_data0[1] 0

pvf_reg_constant eth_video_zoom/pix_data0[2] 0

pvf_reg_constant eth_video_zoom/pix_data0[3] 0

pvf_reg_constant eth_video_zoom/pix_data0[12] 0

pvf_reg_constant eth_video_zoom/pix_data0[13] 0

pvf_reg_constant eth_video_zoom/pix_data0[22] 0

pvf_reg_constant eth_video_zoom/pix_data0[23] 0

pvf_reg_constant eth_video_zoom/pix_data1[0] 0

pvf_reg_constant eth_video_zoom/pix_data1[1] 0

pvf_reg_constant eth_video_zoom/pix_data1[2] 0

pvf_reg_constant eth_video_zoom/pix_data1[3] 0

pvf_reg_constant eth_video_zoom/pix_data1[12] 0

pvf_reg_constant eth_video_zoom/pix_data1[13] 0

pvf_reg_constant eth_video_zoom/pix_data1[22] 0

pvf_reg_constant eth_video_zoom/pix_data1[23] 0

pvf_reg_constant eth_video_zoom/pix_data2[0] 0

pvf_reg_constant eth_video_zoom/pix_data2[1] 0

pvf_reg_constant eth_video_zoom/pix_data2[2] 0

pvf_reg_constant eth_video_zoom/pix_data2[3] 0

pvf_reg_constant eth_video_zoom/pix_data2[12] 0

pvf_reg_constant eth_video_zoom/pix_data2[13] 0

pvf_reg_constant eth_video_zoom/pix_data2[22] 0

pvf_reg_constant eth_video_zoom/pix_data2[23] 0

pvf_reg_constant eth_video_zoom/pix_data3[0] 0

pvf_reg_constant eth_video_zoom/pix_data3[1] 0

pvf_reg_constant eth_video_zoom/pix_data3[2] 0

pvf_reg_constant eth_video_zoom/pix_data3[3] 0

pvf_reg_constant eth_video_zoom/pix_data3[12] 0

pvf_reg_constant eth_video_zoom/pix_data3[13] 0

pvf_reg_constant eth_video_zoom/pix_data3[22] 0

pvf_reg_constant eth_video_zoom/pix_data3[23] 0

pvf_reg_constant hdmi_video_zoom/pix_data0[0] 0

pvf_reg_constant hdmi_video_zoom/pix_data0[1] 0

pvf_reg_constant hdmi_video_zoom/pix_data0[2] 0

pvf_reg_constant hdmi_video_zoom/pix_data0[3] 0

pvf_reg_constant hdmi_video_zoom/pix_data0[12] 0

pvf_reg_constant hdmi_video_zoom/pix_data0[13] 0

pvf_reg_constant hdmi_video_zoom/pix_data0[22] 0

pvf_reg_constant hdmi_video_zoom/pix_data0[23] 0

pvf_reg_constant hdmi_video_zoom/pix_data1[0] 0

pvf_reg_constant hdmi_video_zoom/pix_data1[1] 0

pvf_reg_constant hdmi_video_zoom/pix_data1[2] 0

pvf_reg_constant hdmi_video_zoom/pix_data1[3] 0

pvf_reg_constant hdmi_video_zoom/pix_data1[12] 0

pvf_reg_constant hdmi_video_zoom/pix_data1[13] 0

pvf_reg_constant hdmi_video_zoom/pix_data1[22] 0

pvf_reg_constant hdmi_video_zoom/pix_data1[23] 0

pvf_reg_constant hdmi_video_zoom/pix_data2[0] 0

pvf_reg_constant hdmi_video_zoom/pix_data2[1] 0

pvf_reg_constant hdmi_video_zoom/pix_data2[2] 0

pvf_reg_constant hdmi_video_zoom/pix_data2[3] 0

pvf_reg_constant hdmi_video_zoom/pix_data2[12] 0

pvf_reg_constant hdmi_video_zoom/pix_data2[13] 0

pvf_reg_constant hdmi_video_zoom/pix_data2[22] 0

pvf_reg_constant hdmi_video_zoom/pix_data2[23] 0

pvf_reg_constant hdmi_video_zoom/pix_data3[0] 0

pvf_reg_constant hdmi_video_zoom/pix_data3[1] 0

pvf_reg_constant hdmi_video_zoom/pix_data3[2] 0

pvf_reg_constant hdmi_video_zoom/pix_data3[3] 0

pvf_reg_constant hdmi_video_zoom/pix_data3[12] 0

pvf_reg_constant hdmi_video_zoom/pix_data3[13] 0

pvf_reg_constant hdmi_video_zoom/pix_data3[22] 0

pvf_reg_constant hdmi_video_zoom/pix_data3[23] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/mac_clk_req_n_sync/sig_async_ff 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/link_num_sync/sig_async_ff 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/link_num_synced[0] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/link_num_synced[1] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/word_align_multi_sw_sync/sig_async_ff 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/cdr_align_multi_sw_sync/sig_async_ff 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/word_align_multi_sw_sync/sig_async_ff 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/cdr_align_multi_sw_sync/sig_async_ff 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[4][0] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[4][1] 1

pvf_reg_constant u_udp/u_udp_tx/ip_head[4][2] 1

pvf_reg_constant u_udp/u_udp_tx/ip_head[4][3] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[4][4] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[4][5] 1

pvf_reg_constant u_udp/u_udp_tx/ip_head[4][6] 1

pvf_reg_constant u_udp/u_udp_tx/ip_head[4][7] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[4][8] 1

pvf_reg_constant u_udp/u_udp_tx/ip_head[4][9] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[4][10] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[4][11] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[4][12] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[4][13] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[4][14] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[4][15] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[4][16] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[4][17] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[4][18] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[4][19] 1

pvf_reg_constant u_udp/u_udp_tx/ip_head[4][20] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[4][21] 1

pvf_reg_constant u_udp/u_udp_tx/ip_head[4][22] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[4][23] 1

pvf_reg_constant u_udp/u_udp_tx/ip_head[4][24] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[4][25] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[4][26] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[4][27] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[4][28] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[4][29] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[4][30] 1

pvf_reg_constant u_udp/u_udp_tx/ip_head[4][31] 1

pvf_reg_constant u_udp/u_udp_tx/tx_data_num[0] 0

pvf_reg_constant u_udp/u_udp_tx/tx_data_num[1] 0

pvf_reg_constant u_udp/u_udp_tx/tx_data_num[4] 0

pvf_reg_constant u_udp/u_udp_tx/tx_data_num[5] 0

pvf_reg_constant u_udp/u_udp_tx/tx_data_num[10] 0

pvf_reg_constant u_udp/u_udp_tx/tx_data_num[11] 0

pvf_reg_constant u_udp/u_udp_tx/tx_data_num[12] 0

pvf_reg_constant u_udp/u_udp_tx/tx_data_num[13] 0

pvf_reg_constant u_udp/u_udp_tx/tx_data_num[14] 0

pvf_reg_constant u_udp/u_udp_tx/tx_data_num[15] 0

pvf_reg_constant u_video_enhance/video_enhance_rgb2yuv/hs_r 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cs_n_d[3] 1

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[3] 1

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cas_n_d[3] 1

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[3] 1

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ba_d[3] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ba_d[4] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ba_d[5] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ba_d[9] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ba_d[10] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ba_d[11] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/ddrphy_gate_update_en_d1 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/rd_fake_stop_d1 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/sync_src_dly[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/sync_src_dly[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[2] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[3] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[4] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[5] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[6] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[7] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/sync_src_p_sel[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/sync_src_p_sel[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[2] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[3] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[4] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[5] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[6] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[7] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[8] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[9] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[10] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[11] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[12] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[13] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[14] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_write 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_bank[2] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[2] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[4] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[5] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[6] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[7] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[36] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[2] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[4] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[5] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[6] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[7] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[36] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/src_p_sel 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/src_p_strb[0] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/src_p_strb[1] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/src_p_strb[2] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/src_p_strb[3] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/src_p_addr[0] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/src_p_addr[1] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/src_p_addr[2] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/src_p_addr[3] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/src_p_addr[4] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/src_p_addr[5] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/src_p_addr[6] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/src_p_addr[7] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/src_p_addr[8] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/src_p_addr[9] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/src_p_addr[10] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/src_p_addr[11] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata[0] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata[1] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata[2] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata[3] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata[4] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata[5] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata[6] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata[7] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata[8] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata[9] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata[10] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata[11] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata[12] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata[13] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata[14] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata[15] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata[16] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata[17] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata[18] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata[19] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata[20] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata[21] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata[22] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata[23] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata[24] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata[25] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata[26] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata[27] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata[28] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata[29] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata[30] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata[31] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/src_p_we 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/mac_clk_req_n_sync/sig_synced 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/link_num_sync/sig_synced 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/word_align_multi_sw_sync/sig_synced 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/cdr_align_multi_sw_sync/sig_synced 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/word_align_multi_sw_sync/sig_synced 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/cdr_align_multi_sw_sync/sig_synced 0

pvf_reg_constant u_video_enhance/video_enhance_rgb2yuv/hs_r2 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cs_n[3] 1

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ras_n[3] 1

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cas_n[3] 1

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_we_n[3] 1

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ba[3] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ba[4] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ba[5] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ba[9] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ba[10] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ba[11] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/update_req_start 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_req[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_req[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[2] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[3] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[4] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[5] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[6] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[7] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[8] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[9] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[10] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[11] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[12] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[13] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[14] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[15] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[2] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[3] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[4] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[5] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[6] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[7] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[8] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[9] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[10] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[11] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[12] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[13] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[14] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[15] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/sync_src_p_sel[0] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/sync_src_p_sel[1] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_strb[0] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_strb[1] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_strb[2] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_strb[3] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_addr[0] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_addr[1] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_addr[2] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_addr[3] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_addr[4] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_addr[5] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_addr[6] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_addr[7] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_addr[8] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_addr[9] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_addr[10] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_addr[11] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_wdata[0] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_wdata[1] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_wdata[2] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_wdata[3] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_wdata[4] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_wdata[5] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_wdata[6] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_wdata[7] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_wdata[8] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_wdata[9] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_wdata[10] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_wdata[11] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_wdata[12] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_wdata[13] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_wdata[14] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_wdata[15] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_wdata[16] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_wdata[17] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_wdata[18] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_wdata[19] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_wdata[20] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_wdata[21] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_wdata[22] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_wdata[23] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_wdata[24] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_wdata[25] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_wdata[26] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_wdata[27] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_wdata[28] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_wdata[29] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_wdata[30] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_wdata[31] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_we 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/word_align_d 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/word_align_d 0

pvf_reg_constant u_video_enhance/video_enhance_rgb2yuv/hs_r3 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_ba_r[3] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_ba_r[7] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_ba_r[11] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/ddrphy_update_sync[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/ddrphy_update_sync[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/ddrphy_update_req_init 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/trig_en 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_addr[2] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_addr[3] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_addr[4] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_addr[5] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_addr[6] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_addr[7] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_addr[8] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_addr[9] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_addr[10] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_addr[11] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_din[0] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_din[1] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_din[2] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_din[3] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_din[4] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_din[5] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_din[6] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_din[7] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_din[8] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_din[9] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_din[10] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_din[11] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_din[12] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_din[13] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_din[14] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_din[15] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_din[16] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_din[17] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_din[18] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_din[19] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_din[20] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_din[21] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_din[22] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_din[23] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_din[24] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_din[25] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_din[26] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_din[27] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_din[28] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_din[29] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_din[30] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_din[31] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/des_dly[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/des_dly[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/ctrl_clear[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/ctrl_clear[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/ctrl_clear[2] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_trigger_bit[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_trigger_bit[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_trigger_bit[2] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_trigger_bit[3] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/des_dly[0] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/des_dly[1] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_wr[0] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_wr[1] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_wr[2] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_wr[3] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_cs2 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/app_dbi_ro_wr_disable 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_samp[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_samp[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_samp[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_samp[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_samp[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_samp[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_samp[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_samp[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/lp_pd_req 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mrs_req 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/norm_req 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/lp_sr_req 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/pd_en 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/sr_en 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/sr_en_dly 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/pd_en_dly 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_ap 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_id[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_id[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_id[2] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_id[3] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[4] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[5] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[6] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[7] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[36] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[4] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[5] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[6] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[7] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[36] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_ap 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_id[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_id[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_id[2] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_id[3] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_id[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_id[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_id[2] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_id[3] 0

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_ras_n_r[3:0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_we_n_r[3:0]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_cas_n_r[3:0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_ras_n_r[3:0]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_cas_n_r[3:0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_cs_n_r[3:0]

pvf_reg_merging  -survived hdmi_video_zoom/vs_in_d0 -deleted user_axi_m_arbitration/user_rw_fifo_ctrl0/r_vs_in_d0

pvf_reg_merging  -survived hdmi_video_zoom/vs_in_d0 -deleted user_axi_m_arbitration/user_rw_fifo_ctrl1/r_vs_in_d0

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/dqs_gate_vld_d

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_init_complete -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_start

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_init_complete -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_start

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_init_complete -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_start

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_init_complete -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_start

pvf_reg_merging  -survived user_axi_m_arbitration/u_axi_full_m0/r_vs_out_d0 -deleted user_axi_m_arbitration/u_axi_full_m1/r_vs_out_d0

pvf_reg_merging  -survived user_axi_m_arbitration/u_axi_full_m0/r_vs_out_d0 -deleted user_axi_m_arbitration/u_axi_full_m2/r_vs_out_d0

pvf_reg_merging  -survived user_axi_m_arbitration/u_axi_full_m0/r_vs_out_d0 -deleted user_axi_m_arbitration/u_axi_full_m3/r_vs_out_d0

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/reinit_adj_rdel_d -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/reinit_adj_rdel_d

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/reinit_adj_rdel_d -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/reinit_adj_rdel_d

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/reinit_adj_rdel_d -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/reinit_adj_rdel_d

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/dqs_gate_vld_d

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/loss_signal_multi_sw_sync/sig_async_ff -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/st_recvr_multi_sw_sync/sig_async_ff

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/loss_signal_multi_sw_sync/sig_async_ff -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/loss_signal_multi_sw_sync/sig_async_ff

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cke -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_cke

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cke -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_cke

pvf_reg_merging  -survived user_axi_m_arbitration/user_rw_fifo_ctrl0/r_vs_out_d0 -deleted user_axi_m_arbitration/user_rw_fifo_ctrl1/r_vs_out_d0

pvf_reg_merging  -survived user_axi_m_arbitration/user_rw_fifo_ctrl0/r_vs_out_d0 -deleted user_axi_m_arbitration/user_rw_fifo_ctrl2/r_vs_out_d0

pvf_reg_merging  -survived user_axi_m_arbitration/user_rw_fifo_ctrl0/r_vs_out_d0 -deleted user_axi_m_arbitration/user_rw_fifo_ctrl3/r_vs_out_d0

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[3:0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[3:0]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[3:0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[3:0]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[3:0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[3:0]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calibration_d -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calibration_d

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calibration_d -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calibration_d

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calibration_d -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calibration_d

pvf_reg_merging  -survived user_axi_m_arbitration/u_axi_full_m0/r_vs_in_d0 -deleted user_axi_m_arbitration/u_axi_full_m1/r_vs_in_d0

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/dqs_gate_vld_d

pvf_reg_merging  -survived u_core_clk_rst_sync/sig_async_r1[0] -deleted u_refclk_buttonrstn_debounce/rs1

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/dqs_gate_vld_d

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/loss_signal_multi_sw_sync/sig_synced -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/st_recvr_multi_sw_sync/sig_synced

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/loss_signal_multi_sw_sync/sig_synced -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/loss_signal_multi_sw_sync/sig_synced

pvf_reg_merging  -survived user_axi_m_arbitration/u_axi_full_m0/r_vs_out_d1 -deleted user_axi_m_arbitration/u_axi_full_m1/r_vs_out_d1

pvf_reg_merging  -survived user_axi_m_arbitration/u_axi_full_m0/r_vs_out_d1 -deleted user_axi_m_arbitration/u_axi_full_m2/r_vs_out_d1

pvf_reg_merging  -survived user_axi_m_arbitration/u_axi_full_m0/r_vs_out_d1 -deleted user_axi_m_arbitration/u_axi_full_m3/r_vs_out_d1

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r2[3:0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r2[3:0]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r2[3:0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r2[3:0]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r2[3:0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r2[3:0]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d1 -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d1

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d1 -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d1

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d1 -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d1

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d1 -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d1

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d1 -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d1

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d1 -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d1

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_done -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_done

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_done -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_done

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_done -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_done

pvf_reg_merging  -survived u_core_clk_rst_sync/sig_async_r2[0] -deleted u_refclk_buttonrstn_debounce/rs2

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_cal_vld -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_cal_vld

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_cal_vld -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_cal_vld

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_cal_vld -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_cal_vld

pvf_reg_merging  -survived user_axi_m_arbitration/u_axi_full_m0/r_vs_in_d1 -deleted user_axi_m_arbitration/u_axi_full_m1/r_vs_in_d1

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update1_done -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update1_done

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update1_done -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update1_done

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update1_done -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update1_done

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/update_comp -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/update_comp

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/update_comp -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/update_comp

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/update_comp -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/update_comp

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update2_done -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update2_done

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update2_done -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update2_done

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update2_done -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update2_done

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update2_falling -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update2_falling

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update2_falling -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update2_falling

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update2_falling -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update2_falling

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[16]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[17]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[18]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[19]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[20]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[21]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[22]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[23]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[24]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[25]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[26]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[27]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[28]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[29]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[45]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[46]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[47]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[48]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[49]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[50]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[51]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[52]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[53]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[54]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[55]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[56]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[57]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[58]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[59]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_odt_d[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_odt_d[1]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_odt_d[2] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_odt_d[3]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[1]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[2]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[3]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[4]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[5]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[6]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[7]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[8]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[9]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[1]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[2]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[3]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[4]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[5]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[6]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[7]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[8]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[9]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[1]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[2]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[3]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[4]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[5]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[6]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[7]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[8]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[9]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[17]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[18]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[19]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[20]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[21]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[22]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[23]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[24]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[25]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[26]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[27]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[28]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[29]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[30]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[31]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_wdin_en[2] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_wdin_en[3]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wdin_en_dly[2] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wdin_en_dly[3]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[17]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[18]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[19]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[20]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[21]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[22]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[23]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[24]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[25]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[26]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[27]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[28]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[29]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[30]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[31]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[27] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[28]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[27] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[29]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cke[1] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cke[2]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cke[1] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cke[3]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_align_wait_timr[0] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_align_wait_timr[1]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_align_wait_timr[0] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_align_wait_timr[2]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_align_wait_timr[0] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_align_wait_timr[3]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_align_wait_timr[0] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_align_wait_timr[4]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_align_wait_timr[0] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_align_wait_timr[5]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_align_wait_timr[0] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_align_wait_timr[6]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_align_wait_timr[0] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_align_wait_timr[7]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_align_wait_timr[0] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_align_wait_timr[1]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_align_wait_timr[0] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_align_wait_timr[2]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_align_wait_timr[0] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_align_wait_timr[3]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_align_wait_timr[0] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_align_wait_timr[4]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_align_wait_timr[0] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_align_wait_timr[5]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_align_wait_timr[0] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_align_wait_timr[6]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_align_wait_timr[0] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_align_wait_timr[7]

pvf_reg_merging  -survived u_udp/u_udp_tx/tx_data_num[2] -deleted u_udp/u_udp_tx/tx_data_num[6]

pvf_reg_merging  -survived u_udp/u_udp_tx/tx_data_num[2] -deleted u_udp/u_udp_tx/tx_data_num[7]

pvf_reg_merging  -survived u_udp/u_udp_tx/tx_data_num[2] -deleted u_udp/u_udp_tx/tx_data_num[8]

pvf_reg_merging  -survived u_udp/u_udp_tx/tx_data_num[2] -deleted u_udp/u_udp_tx/tx_data_num[9]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_6 -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_7

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_6 -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_8

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_6 -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_6

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_6 -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_7

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_6 -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_8

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/state_4 -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/state_7

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[16]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[17]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[18]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[19]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[20]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[21]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[22]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[23]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[24]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[25]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[26]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[27]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[28]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[29]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[45]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[46]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[47]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[48]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[49]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[50]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[51]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[52]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[53]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[54]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[55]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[56]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[57]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[58]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[59]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cke_d[1] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cke_d[2]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cke_d[1] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cke_d[3]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_odt[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_odt[1]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_odt[2] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_odt[3]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[1]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[2]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[3]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[4]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[5]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[6]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[7]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[8]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[9]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[7]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[11]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[15]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[19]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[23]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[27]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[31]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[35]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[39]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[43]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[47]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[51]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[55]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[59]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[8] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[9]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[8] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[10]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[8] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[11]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[8] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[12]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[8] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[13]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[8] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[14]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[8] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[15]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[16] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[17]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[16] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[18]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[16] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[19]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[16] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[20]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[16] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[21]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[16] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[22]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[16] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[23]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[24] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[25]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[24] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[26]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[24] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[27]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[24] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[28]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[24] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[29]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[24] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[30]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[24] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[31]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[8] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[9]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[8] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[10]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[8] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[11]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[8] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[12]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[8] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[13]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[8] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[14]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[8] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[15]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[27] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[28]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[27] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[29]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[0] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[32]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[0] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[33]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[0] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[34]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[0] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[35]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[0] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[32]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[0] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[33]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[0] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[34]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[0] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[35]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cke[1] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cke[2]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cke[1] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cke[3]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[0] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[1]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[0] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[2]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[0] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[3]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[0] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[4]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[0] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[5]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[0] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[6]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[0] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[7]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[42] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[43]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[42] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[44]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[42] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[43]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[42] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[44]

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_ba[2] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_we_n[1] 1

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/state_4 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[0] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_align_wait_timr[0] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_done 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_6 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_align_wait_timr[0] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_done 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[2] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[3] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[4] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[5] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[6] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[7] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[8] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[9] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[10] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[11] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[12] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[13] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[14] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[15] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[16] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[17] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[18] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[19] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[20] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[21] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[22] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[23] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[24] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[25] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[26] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[27] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[28] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[29] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[30] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[1] 1

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_we_n[1] 1

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_5 -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_5

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/lp_cas_n[1] 1

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/lp_cs_n[1] 1

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_5 0

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_3 -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_3

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cs_n[1] 1

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_ras_n[1] 1

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cas_n[1] 1

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_3 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cs_n_d[1] 1

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[1] 1

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cas_n_d[1] 1

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cs_n[1] 1

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ras_n[1] 1

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cas_n[1] 1

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[1] 0

pvf_reg_merging  -survived rstn_1ms[14] -deleted rstn_1ms[15]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[6]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[7]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[6]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[7]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[6]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[7]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_tx_driver/fre_cnt[5] -deleted user_hdmi_ctrl/user_iic_tx_driver/fre_cnt[6]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_tx_driver/fre_cnt[5] -deleted user_hdmi_ctrl/user_iic_tx_driver/fre_cnt[7]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_tx_driver/fre_cnt[5] -deleted user_hdmi_ctrl/user_iic_tx_driver/fre_cnt[8]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_tx_driver/fre_cnt[5] -deleted user_hdmi_ctrl/user_iic_tx_driver/fre_cnt[9]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_tx_driver/fre_cnt[5] -deleted user_hdmi_ctrl/user_iic_tx_driver/fre_cnt[10]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_tx_driver/fre_cnt[5] -deleted user_hdmi_ctrl/user_iic_tx_driver/fre_cnt[11]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_tx_driver/fre_cnt[5] -deleted user_hdmi_ctrl/user_iic_tx_driver/fre_cnt[12]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_tx_driver/fre_cnt[5] -deleted user_hdmi_ctrl/user_iic_tx_driver/fre_cnt[13]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_tx_driver/fre_cnt[5] -deleted user_hdmi_ctrl/user_iic_tx_driver/fre_cnt[14]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_tx_driver/fre_cnt[5] -deleted user_hdmi_ctrl/user_iic_tx_driver/fre_cnt[15]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_tx_driver/fre_cnt[5] -deleted user_hdmi_ctrl/user_iic_tx_driver/fre_cnt[16]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_tx_driver/fre_cnt[5] -deleted user_hdmi_ctrl/user_iic_tx_driver/fre_cnt[17]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_tx_driver/fre_cnt[5] -deleted user_hdmi_ctrl/user_iic_tx_driver/fre_cnt[18]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_tx_driver/fre_cnt[5] -deleted user_hdmi_ctrl/user_iic_tx_driver/fre_cnt[19]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_tx_driver/fre_cnt[5] -deleted user_hdmi_ctrl/user_iic_tx_driver/fre_cnt[20]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[6]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[7]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_rx_driver/fre_cnt[5] -deleted user_hdmi_ctrl/user_iic_rx_driver/fre_cnt[6]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_rx_driver/fre_cnt[5] -deleted user_hdmi_ctrl/user_iic_rx_driver/fre_cnt[7]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_rx_driver/fre_cnt[5] -deleted user_hdmi_ctrl/user_iic_rx_driver/fre_cnt[8]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_rx_driver/fre_cnt[5] -deleted user_hdmi_ctrl/user_iic_rx_driver/fre_cnt[9]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_rx_driver/fre_cnt[5] -deleted user_hdmi_ctrl/user_iic_rx_driver/fre_cnt[10]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_rx_driver/fre_cnt[5] -deleted user_hdmi_ctrl/user_iic_rx_driver/fre_cnt[11]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_rx_driver/fre_cnt[5] -deleted user_hdmi_ctrl/user_iic_rx_driver/fre_cnt[12]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_rx_driver/fre_cnt[5] -deleted user_hdmi_ctrl/user_iic_rx_driver/fre_cnt[13]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_rx_driver/fre_cnt[5] -deleted user_hdmi_ctrl/user_iic_rx_driver/fre_cnt[14]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_rx_driver/fre_cnt[5] -deleted user_hdmi_ctrl/user_iic_rx_driver/fre_cnt[15]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_rx_driver/fre_cnt[5] -deleted user_hdmi_ctrl/user_iic_rx_driver/fre_cnt[16]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_rx_driver/fre_cnt[5] -deleted user_hdmi_ctrl/user_iic_rx_driver/fre_cnt[17]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_rx_driver/fre_cnt[5] -deleted user_hdmi_ctrl/user_iic_rx_driver/fre_cnt[18]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_rx_driver/fre_cnt[5] -deleted user_hdmi_ctrl/user_iic_rx_driver/fre_cnt[19]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_rx_driver/fre_cnt[5] -deleted user_hdmi_ctrl/user_iic_rx_driver/fre_cnt[20]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_rx_driver/twr_cnt[4] -deleted user_hdmi_ctrl/user_iic_rx_driver/twr_cnt[5]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_rx_driver/twr_cnt[4] -deleted user_hdmi_ctrl/user_iic_rx_driver/twr_cnt[6]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_rx_driver/twr_cnt[4] -deleted user_hdmi_ctrl/user_iic_rx_driver/twr_cnt[7]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_rx_driver/twr_cnt[4] -deleted user_hdmi_ctrl/user_iic_rx_driver/twr_cnt[8]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_rx_driver/twr_cnt[4] -deleted user_hdmi_ctrl/user_iic_rx_driver/twr_cnt[9]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_rx_driver/twr_cnt[4] -deleted user_hdmi_ctrl/user_iic_rx_driver/twr_cnt[10]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_rx_driver/twr_cnt[4] -deleted user_hdmi_ctrl/user_iic_rx_driver/twr_cnt[11]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_rx_driver/twr_cnt[4] -deleted user_hdmi_ctrl/user_iic_rx_driver/twr_cnt[12]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_rx_driver/twr_cnt[4] -deleted user_hdmi_ctrl/user_iic_rx_driver/twr_cnt[13]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_rx_driver/twr_cnt[4] -deleted user_hdmi_ctrl/user_iic_rx_driver/twr_cnt[14]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_rx_driver/twr_cnt[4] -deleted user_hdmi_ctrl/user_iic_rx_driver/twr_cnt[15]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_rx_driver/twr_cnt[4] -deleted user_hdmi_ctrl/user_iic_rx_driver/twr_cnt[16]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_rx_driver/twr_cnt[4] -deleted user_hdmi_ctrl/user_iic_rx_driver/twr_cnt[17]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_rx_driver/twr_cnt[4] -deleted user_hdmi_ctrl/user_iic_rx_driver/twr_cnt[18]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_rx_driver/twr_cnt[4] -deleted user_hdmi_ctrl/user_iic_rx_driver/twr_cnt[19]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_rx_driver/twr_cnt[4] -deleted user_hdmi_ctrl/user_iic_rx_driver/twr_cnt[20]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_rx_driver/twr_cnt[4] -deleted user_hdmi_ctrl/user_iic_rx_driver/twr_cnt[21]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_rx_driver/twr_cnt[4] -deleted user_hdmi_ctrl/user_iic_rx_driver/twr_cnt[22]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_rx_driver/twr_cnt[4] -deleted user_hdmi_ctrl/user_iic_rx_driver/twr_cnt[23]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_rx_driver/twr_cnt[4] -deleted user_hdmi_ctrl/user_iic_rx_driver/twr_cnt[24]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_rx_driver/twr_cnt[4] -deleted user_hdmi_ctrl/user_iic_rx_driver/twr_cnt[25]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_rx_driver/twr_cnt[4] -deleted user_hdmi_ctrl/user_iic_rx_driver/twr_cnt[26]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/rom_raddr[6] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/rom_raddr[7]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/rom_raddr[6] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/rom_raddr[8]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/rom_raddr[6] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/rom_raddr[9]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[8] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[9]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[8] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[10]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[8] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[11]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[8] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[12]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[8] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[13]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[8] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[14]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[8] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[15]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[8] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[16]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[8] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[9]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[8] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[10]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[8] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[11]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[8] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[12]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[8] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[13]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[8] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[14]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[8] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[15]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[8] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[16]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[8] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[9]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[8] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[10]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[8] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[11]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[8] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[12]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[8] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[13]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[8] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[14]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[8] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[15]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[8] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[16]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[8] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[9]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[8] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[10]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[8] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[11]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[8] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[12]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[8] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[13]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[8] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[14]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[8] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[15]

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[8] -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[16]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_tx_driver/twr_cnt[4] -deleted user_hdmi_ctrl/user_iic_tx_driver/twr_cnt[5]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_tx_driver/twr_cnt[4] -deleted user_hdmi_ctrl/user_iic_tx_driver/twr_cnt[6]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_tx_driver/twr_cnt[4] -deleted user_hdmi_ctrl/user_iic_tx_driver/twr_cnt[7]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_tx_driver/twr_cnt[4] -deleted user_hdmi_ctrl/user_iic_tx_driver/twr_cnt[8]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_tx_driver/twr_cnt[4] -deleted user_hdmi_ctrl/user_iic_tx_driver/twr_cnt[9]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_tx_driver/twr_cnt[4] -deleted user_hdmi_ctrl/user_iic_tx_driver/twr_cnt[10]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_tx_driver/twr_cnt[4] -deleted user_hdmi_ctrl/user_iic_tx_driver/twr_cnt[11]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_tx_driver/twr_cnt[4] -deleted user_hdmi_ctrl/user_iic_tx_driver/twr_cnt[12]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_tx_driver/twr_cnt[4] -deleted user_hdmi_ctrl/user_iic_tx_driver/twr_cnt[13]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_tx_driver/twr_cnt[4] -deleted user_hdmi_ctrl/user_iic_tx_driver/twr_cnt[14]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_tx_driver/twr_cnt[4] -deleted user_hdmi_ctrl/user_iic_tx_driver/twr_cnt[15]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_tx_driver/twr_cnt[4] -deleted user_hdmi_ctrl/user_iic_tx_driver/twr_cnt[16]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_tx_driver/twr_cnt[4] -deleted user_hdmi_ctrl/user_iic_tx_driver/twr_cnt[17]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_tx_driver/twr_cnt[4] -deleted user_hdmi_ctrl/user_iic_tx_driver/twr_cnt[18]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_tx_driver/twr_cnt[4] -deleted user_hdmi_ctrl/user_iic_tx_driver/twr_cnt[19]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_tx_driver/twr_cnt[4] -deleted user_hdmi_ctrl/user_iic_tx_driver/twr_cnt[20]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_tx_driver/twr_cnt[4] -deleted user_hdmi_ctrl/user_iic_tx_driver/twr_cnt[21]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_tx_driver/twr_cnt[4] -deleted user_hdmi_ctrl/user_iic_tx_driver/twr_cnt[22]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_tx_driver/twr_cnt[4] -deleted user_hdmi_ctrl/user_iic_tx_driver/twr_cnt[23]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_tx_driver/twr_cnt[4] -deleted user_hdmi_ctrl/user_iic_tx_driver/twr_cnt[24]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_tx_driver/twr_cnt[4] -deleted user_hdmi_ctrl/user_iic_tx_driver/twr_cnt[25]

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_tx_driver/twr_cnt[4] -deleted user_hdmi_ctrl/user_iic_tx_driver/twr_cnt[26]

pvf_reg_constant rstn_1ms[14] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_phyupd_req 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/lp_status 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[33] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[34] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[35] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[36] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[33] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[34] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[35] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[36] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/zqcs_req 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_sel 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/rom_raddr[6] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[8] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[8] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[8] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[8] 0

pvf_reg_constant user_hdmi_ctrl/user_iic_rx_driver/fre_cnt[5] 0

pvf_reg_constant user_hdmi_ctrl/user_iic_rx_driver/twr_cnt[4] 0

pvf_reg_constant user_hdmi_ctrl/user_iic_tx_driver/fre_cnt[5] 0

pvf_reg_constant user_hdmi_ctrl/user_iic_tx_driver/twr_cnt[4] 0

pvf_reg_constant user_sync_gen/v_count[11] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/dfi_phyupd_ack 0

pvf_reg_constant u_udp/u_udp_tx/total_num[0] 0

pvf_reg_constant u_udp/u_udp_tx/udp_num[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/update_req 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/dbi_cs 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[0][0] 0

pvf_reg_constant u_udp/u_udp_tx/total_num[1] 0

pvf_reg_constant u_udp/u_udp_tx/total_num[11] 0

pvf_reg_constant u_udp/u_udp_tx/total_num[12] 0

pvf_reg_constant u_udp/u_udp_tx/total_num[13] 0

pvf_reg_constant u_udp/u_udp_tx/total_num[14] 0

pvf_reg_constant u_udp/u_udp_tx/total_num[15] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[6][16] 0

pvf_reg_constant u_udp/u_udp_tx/udp_num[1] 0

pvf_reg_constant u_udp/u_udp_tx/udp_num[5] 0

pvf_reg_constant u_udp/u_udp_tx/udp_num[11] 0

pvf_reg_constant u_udp/u_udp_tx/udp_num[12] 0

pvf_reg_constant u_udp/u_udp_tx/udp_num[13] 0

pvf_reg_constant u_udp/u_udp_tx/udp_num[14] 0

pvf_reg_constant u_udp/u_udp_tx/udp_num[15] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/update_req_r 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_apb2dbi/p_rdy 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[0][1] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[0][11] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[0][12] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[0][13] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[0][14] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[0][15] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[6][17] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[6][21] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[6][27] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[6][28] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[6][29] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[6][30] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[6][31] 0

pvf_reg_constant user_hdmi_ctrl/user_iic_rx_driver/trans_byte_max[3] 0

pvf_reg_constant user_hdmi_ctrl/user_iic_tx_driver/trans_byte_max[3] 0

pvf_reg_constant u_udp/u_udp_tx/total_num[10] 0

pvf_reg_constant u_udp/u_udp_tx/udp_num[10] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[0][10] 0

pvf_reg_constant u_udp/u_udp_tx/ip_head[6][26] 0

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cke[0] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cke[1]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[33] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[34]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[33] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[35]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[33] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[36]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[33] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[34]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[33] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[35]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[33] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[36]

pvf_reg_merging  -survived u_udp/u_udp_tx/total_num[6] -deleted u_udp/u_udp_tx/total_num[7]

pvf_reg_merging  -survived u_udp/u_udp_tx/total_num[6] -deleted u_udp/u_udp_tx/total_num[8]

pvf_reg_merging  -survived u_udp/u_udp_tx/total_num[6] -deleted u_udp/u_udp_tx/total_num[9]

pvf_reg_merging  -survived u_udp/u_udp_tx/udp_num[2] -deleted u_udp/u_udp_tx/udp_num[6]

pvf_reg_merging  -survived u_udp/u_udp_tx/udp_num[2] -deleted u_udp/u_udp_tx/udp_num[7]

pvf_reg_merging  -survived u_udp/u_udp_tx/udp_num[2] -deleted u_udp/u_udp_tx/udp_num[8]

pvf_reg_merging  -survived u_udp/u_udp_tx/udp_num[2] -deleted u_udp/u_udp_tx/udp_num[9]

pvf_reg_merging  -survived u_udp/u_udp_tx/ip_head[0][6] -deleted u_udp/u_udp_tx/ip_head[0][7]

pvf_reg_merging  -survived u_udp/u_udp_tx/ip_head[0][6] -deleted u_udp/u_udp_tx/ip_head[0][8]

pvf_reg_merging  -survived u_udp/u_udp_tx/ip_head[0][6] -deleted u_udp/u_udp_tx/ip_head[0][9]

pvf_reg_merging  -survived u_udp/u_udp_tx/ip_head[6][18] -deleted u_udp/u_udp_tx/ip_head[6][22]

pvf_reg_merging  -survived u_udp/u_udp_tx/ip_head[6][18] -deleted u_udp/u_udp_tx/ip_head[6][23]

pvf_reg_merging  -survived u_udp/u_udp_tx/ip_head[6][18] -deleted u_udp/u_udp_tx/ip_head[6][24]

pvf_reg_merging  -survived u_udp/u_udp_tx/ip_head[6][18] -deleted u_udp/u_udp_tx/ip_head[6][25]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cke_d[1]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[33] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[34]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[33] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[35]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[33] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[36]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_id[0] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_id[1]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_id[0] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_id[2]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_id[0] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_id[3]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cke[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cke[1]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_id_l[0] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_id_l[1]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_id_l[0] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_id_l[2]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_id_l[0] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_id_l[3]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_id_m[0] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_id_m[1]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_id_m[0] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_id_m[2]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_id_m[0] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_id_m[3]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rid[0] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rid[1]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rid[0] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rid[2]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rid[0] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rid[3]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_wid[0] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_wid[1]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_wid[0] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_wid[2]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_wid[0] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_wid[3]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d0[0] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d0[1]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d0[0] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d0[2]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d0[0] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d0[3]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d1[0] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d1[1]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d1[0] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d1[2]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d1[0] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d1[3]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d2[0] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d2[1]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d2[0] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d2[2]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d2[0] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d2[3]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d3[0] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d3[1]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d3[0] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d3[2]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d3[0] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d3[3]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d4[0] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d4[1]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d4[0] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d4[2]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d4[0] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d4[3]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d5[0] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d5[1]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d5[0] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d5[2]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d5[0] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d5[3]

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_5 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[33] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_zqcs 0

pvf_reg_constant user_hdmi_ctrl/user_iic_rx_driver/trans_byte_max[1] 0

pvf_reg_constant user_hdmi_ctrl/user_iic_tx_driver/trans_byte_max[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[33] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[33] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_id[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_id_l[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_id_m[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_wid[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rid[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d0[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d1[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d2[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d3[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d4[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d5[0] 0

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/o_wid[0] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/o_wid[1]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/o_wid[0] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/o_wid[2]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/o_wid[0] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/o_wid[3]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/wusro_id[0] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/wusro_id[1]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/wusro_id[0] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/wusro_id[2]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/wusro_id[0] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/wusro_id[3]

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/o_wid[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_6 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/wusro_id[0] 0

pvf_reg_merging  -survived user_axi_m_arbitration/user_rw_fifo_ctrl0/r_vs_in_d1[15:0] -deleted user_axi_m_arbitration/user_rw_fifo_ctrl1/r_vs_in_d1[15:0]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_inc_dec_n -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/adj_inc_dec_n

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[7:0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[7:0]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_inc_dec_n -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/adj_inc_dec_n

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[7:0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[7:0]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[7] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[7]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[7:0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[7:0]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[6:0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[6:0]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[7] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[7]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[7:0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[7:0]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[6:0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[6:0]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3:0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3:0]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3:0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3:0]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_comb_r[1:0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_comb_r[1:0]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3:0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3:0]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/ddrphy_rst_ack_r[1:0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_reset_ack_r[1:0]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_comb_r[1:0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_comb_r[1:0]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_comb_r[1:0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_comb_r[1:0]

pvf_reg_merging  -survived eth_video_zoom/de_in_state -deleted eth_video_zoom/de_out_state

pvf_reg_merging  -survived coms1_reg_config/clock_20k -deleted coms2_reg_config/clock_20k

pvf_reg_merging  -survived coms1_reg_config/clock_20k_cnt[10:0] -deleted coms2_reg_config/clock_20k_cnt[10:0]

pvf_reg_merging  -survived user_axi_m_arbitration/user_rw_fifo_ctrl3/r_rd_rst -deleted user_axi_m_arbitration/user_rw_fifo_ctrl1/r_rd_rst

pvf_reg_merging  -survived user_axi_m_arbitration/user_rw_fifo_ctrl3/r_vs_out_d1[15:0] -deleted user_axi_m_arbitration/user_rw_fifo_ctrl1/r_vs_out_d1[15:0]

pvf_reg_merging  -survived user_axi_m_arbitration/user_rw_fifo_ctrl3/r_rd_rst -deleted user_axi_m_arbitration/user_rw_fifo_ctrl2/r_rd_rst

pvf_reg_merging  -survived user_axi_m_arbitration/user_rw_fifo_ctrl3/r_vs_out_d1[15:0] -deleted user_axi_m_arbitration/user_rw_fifo_ctrl2/r_vs_out_d1[15:0]

pvf_reg_merging  -survived hdmi_video_zoom/de_in_state -deleted hdmi_video_zoom/de_out_state

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/ptr -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/wptr

pvf_reg_merging  -survived user_hdmi_ctrl/user_iic_tx_driver/fre_cnt[20:0] -deleted user_hdmi_ctrl/user_iic_rx_driver/fre_cnt[20:0]

pvf_reg_merging  -survived user_axi_m_arbitration/user_rw_fifo_ctrl3/r_vs_out_d1[15:0] -deleted user_axi_m_arbitration/user_rw_fifo_ctrl0/r_vs_out_d1[15:0]

pvf_reg_merging  -survived u_udp/u_udp_tx/eth_head[11][7:0] -deleted u_udp/u_udp_tx/preamble[0][7:0]

pvf_reg_merging  -survived u_udp/u_udp_tx/eth_head[11][7:0] -deleted u_udp/u_udp_tx/preamble[1][7:0]

pvf_reg_merging  -survived u_udp/u_udp_tx/eth_head[11][7:0] -deleted u_udp/u_udp_tx/preamble[2][7:0]

pvf_reg_merging  -survived u_udp/u_udp_tx/eth_head[11][7:0] -deleted u_udp/u_udp_tx/preamble[3][7:0]

pvf_reg_merging  -survived u_udp/u_udp_tx/eth_head[11][7:0] -deleted u_udp/u_udp_tx/preamble[4][7:0]

pvf_reg_merging  -survived u_udp/u_udp_tx/eth_head[11][7:0] -deleted u_udp/u_udp_tx/preamble[5][7:0]

pvf_reg_merging  -survived u_udp/u_udp_tx/eth_head[11][7:0] -deleted u_udp/u_udp_tx/preamble[6][7:0]

pvf_reg_merging  -survived u_udp/u_udp_tx/eth_head[6][7:0] -deleted u_udp/u_udp_tx/eth_head[13][7:0]

pvf_reg_merging  -survived user_axi_m_arbitration/user_rw_fifo_ctrl0/r_rd_rst -deleted user_axi_m_arbitration/user_rw_fifo_ctrl3/r_rd_rst

pvf_reg_merging  -survived user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst -deleted user_axi_m_arbitration/user_rw_fifo_ctrl1/r_wr_rst

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3:0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3:0]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3:0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3:0]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3:0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3:0]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3:0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3:0]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3:0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3:0]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3:0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3:0]

pvf_reg_constant eth_video_zoom/r_ram0_wr_data[2] 0

pvf_reg_constant eth_video_zoom/r_ram0_wr_data[12] 0

pvf_reg_constant eth_video_zoom/r_ram0_wr_data[22] 0

pvf_reg_constant eth_video_zoom/r_ram1_wr_data[2] 0

pvf_reg_constant eth_video_zoom/r_ram1_wr_data[12] 0

pvf_reg_constant eth_video_zoom/r_ram1_wr_data[22] 0

pvf_reg_constant hdmi_video_zoom/r_ram0_wr_data[2] 0

pvf_reg_constant hdmi_video_zoom/r_ram0_wr_data[12] 0

pvf_reg_constant hdmi_video_zoom/r_ram0_wr_data[22] 0

pvf_reg_constant hdmi_video_zoom/r_ram1_wr_data[2] 0

pvf_reg_constant hdmi_video_zoom/r_ram1_wr_data[12] 0

pvf_reg_constant hdmi_video_zoom/r_ram1_wr_data[22] 0

pvf_reg_constant u_video_enhance/video_enhance_rgb2yuv/mult_b_for_v_16b[13] 0

pvf_reg_constant u_video_enhance/video_enhance_rgb2yuv/mult_g_for_y_16b[0] 0

pvf_reg_constant u_video_enhance/video_enhance_yuv2rgb/mult_u_for_g_18b[0] 0

pvf_reg_constant u_video_enhance/video_enhance_yuv2rgb/mult_u_for_g_18b[1] 0

pvf_reg_constant u_video_enhance/video_enhance_yuv2rgb/mult_u_for_g_18b[2] 0

pvf_reg_constant u_video_enhance/video_enhance_yuv2rgb/mult_u_for_g_18b[15] 0

pvf_reg_constant u_video_enhance/video_enhance_yuv2rgb/add_g_0_18b[0] 0

pvf_reg_constant u_video_enhance/video_enhance_yuv2rgb/add_g_0_18b[3] 0

pvf_reg_constant u_video_enhance/video_enhance_yuv2rgb/add_g_0_18b[7] 0

pvf_reg_constant u_video_enhance/video_enhance_yuv2rgb/add_g_0_18b[17] 0

pvf_reg_constant u_video_enhance/video_enhance_yuv2rgb/mult_u_for_b_18b[0] 0

pvf_reg_constant u_video_enhance/video_enhance_yuv2rgb/add_b_0_18b[0] 0

pvf_reg_merging  -survived u_video_enhance/video_enhance_yuv2rgb/add_g_0_18b[1] -deleted u_video_enhance/video_enhance_yuv2rgb/add_g_0_18b[2]

pvf_reg_merging  -survived u_video_enhance/video_enhance_yuv2rgb/add_g_0_18b[1] -deleted u_video_enhance/video_enhance_yuv2rgb/add_g_0_18b[4]

pvf_reg_merging  -survived u_video_enhance/video_enhance_yuv2rgb/add_g_0_18b[1] -deleted u_video_enhance/video_enhance_yuv2rgb/add_g_0_18b[5]

pvf_reg_merging  -survived u_video_enhance/video_enhance_yuv2rgb/add_g_0_18b[1] -deleted u_video_enhance/video_enhance_yuv2rgb/add_g_0_18b[6]

pvf_reg_constant u_video_enhance/video_enhance_rgb2yuv/mult_b_for_y_16b[14] 0

pvf_reg_constant u_video_enhance/video_enhance_rgb2yuv/mult_r_for_u_16b[15] 0

pvf_reg_constant u_video_enhance/video_enhance_yuv2rgb/mult_v_for_g_18b[17] 0

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/rd_data_ff1[0] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/rd_data_ff1[1]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/rd_data_ff1[0] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/rd_data_ff1[2]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/rd_data_ff1[0] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/rd_data_ff1[3]

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/rd_data_ff1[0] 0

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[1]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[2]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[3]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[4]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[5]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[6]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[7]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[8] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[9]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[8] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[10]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[8] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[11]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[8] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[12]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[8] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[13]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[8] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[14]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[8] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[15]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[16] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[17]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[16] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[18]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[16] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[19]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[16] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[20]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[16] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[21]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[16] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[22]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[16] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[23]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[24] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[25]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[24] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[26]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[24] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[27]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[24] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[28]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[24] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[29]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[24] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[30]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[24] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[31]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[1]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[2]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[3]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[4]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[5]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[6]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[0] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[7]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[8] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[9]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[8] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[10]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[8] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[11]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[8] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[12]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[8] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[13]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[8] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[14]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[8] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[15]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[16] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[17]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[16] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[18]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[16] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[19]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[16] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[20]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[16] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[21]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[16] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[22]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[16] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[23]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[24] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[25]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[24] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[26]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[24] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[27]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[24] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[28]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[24] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[29]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[24] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[30]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[24] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[31]

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_18 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_0 1

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_1 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_2 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_3 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_4 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[2].mcdq_tfaw/timing_cnt[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[0].mcdq_tfaw/timing_cnt[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[1].mcdq_tfaw/timing_cnt[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[0].trc_timing/timing_cnt[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[0].trc_timing/timing_cnt[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[1].trc_timing/timing_cnt[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[1].trc_timing/timing_cnt[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[2].trc_timing/timing_cnt[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[2].trc_timing/timing_cnt[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[3].trc_timing/timing_cnt[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[3].trc_timing/timing_cnt[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[4].trc_timing/timing_cnt[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[4].trc_timing/timing_cnt[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[5].trc_timing/timing_cnt[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[5].trc_timing/timing_cnt[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[6].trc_timing/timing_cnt[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[6].trc_timing/timing_cnt[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[7].trc_timing/timing_cnt[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[7].trc_timing/timing_cnt[1] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_done_3 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_9 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_9 0

pvf_reg_constant u_udp/u_udp_tx/eth_head[6][0] 0

pvf_reg_constant u_udp/u_udp_tx/eth_head[6][1] 0

pvf_reg_constant u_udp/u_udp_tx/eth_head[6][2] 0

pvf_reg_constant u_udp/u_udp_tx/eth_head[6][3] 0

pvf_reg_constant u_udp/u_udp_tx/eth_head[6][4] 0

pvf_reg_constant u_udp/u_udp_tx/eth_head[6][5] 0

pvf_reg_constant u_udp/u_udp_tx/eth_head[6][6] 0

pvf_reg_constant u_udp/u_udp_tx/eth_head[6][7] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/cnt[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/cnt[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/cnt[2] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mrs_complete 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mrs_en 0

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/P_PCS_CB_RSTN -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/P_PCS_RX_RSTN

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/P_PCS_CB_RSTN -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/P_PCS_RX_RSTN

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/state_0 1

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/state_1 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/mr_addr[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/mr_addr[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/mr_addr[2] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/mrs_done 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/ref_tri_r 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/cnt_a[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/cnt_a[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/cnt_a[2] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/cnt_b[2] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/cnt_b[3] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/cnt_b[4] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/cnt_b[5] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/cnt_b[6] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mrs_status 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/state_2 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/state_3 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/state_4 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/state_5 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/state_6 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/mrs_cmd[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/mrs_cmd[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/mrs_cmd[2] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[2] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[3] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[4] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[5] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[6] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[7] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[8] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[9] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[11] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[12] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[13] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[14] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/mrs_bank[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/mrs_bank[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/update_cal_req 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/next_len[3] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt0[2] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt0[2] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt0[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt0[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[2] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[4] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[5] 1

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[6] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr1[3] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr1[4] 1

pvf_reg_constant u_udp/u_udp_tx/eth_head[0][0] 0

pvf_reg_constant u_udp/u_udp_tx/eth_head[0][1] 0

pvf_reg_constant u_udp/u_udp_tx/eth_head[0][2] 0

pvf_reg_constant u_udp/u_udp_tx/eth_head[0][3] 1

pvf_reg_constant u_udp/u_udp_tx/eth_head[0][4] 1

pvf_reg_constant u_udp/u_udp_tx/eth_head[0][5] 0

pvf_reg_constant u_udp/u_udp_tx/eth_head[0][6] 1

pvf_reg_constant u_udp/u_udp_tx/eth_head[0][7] 0

pvf_reg_constant u_udp/u_udp_tx/eth_head[1][0] 1

pvf_reg_constant u_udp/u_udp_tx/eth_head[1][1] 0

pvf_reg_constant u_udp/u_udp_tx/eth_head[1][2] 0

pvf_reg_constant u_udp/u_udp_tx/eth_head[1][3] 0

pvf_reg_constant u_udp/u_udp_tx/eth_head[1][4] 1

pvf_reg_constant u_udp/u_udp_tx/eth_head[1][5] 0

pvf_reg_constant u_udp/u_udp_tx/eth_head[1][6] 0

pvf_reg_constant u_udp/u_udp_tx/eth_head[1][7] 0

pvf_reg_constant u_udp/u_udp_tx/eth_head[2][0] 0

pvf_reg_constant u_udp/u_udp_tx/eth_head[2][1] 1

pvf_reg_constant u_udp/u_udp_tx/eth_head[2][2] 0

pvf_reg_constant u_udp/u_udp_tx/eth_head[2][3] 0

pvf_reg_constant u_udp/u_udp_tx/eth_head[2][4] 0

pvf_reg_constant u_udp/u_udp_tx/eth_head[2][5] 1

pvf_reg_constant u_udp/u_udp_tx/eth_head[2][6] 0

pvf_reg_constant u_udp/u_udp_tx/eth_head[2][7] 0

pvf_reg_constant u_udp/u_udp_tx/eth_head[3][0] 1

pvf_reg_constant u_udp/u_udp_tx/eth_head[3][1] 0

pvf_reg_constant u_udp/u_udp_tx/eth_head[3][2] 0

pvf_reg_constant u_udp/u_udp_tx/eth_head[3][3] 0

pvf_reg_constant u_udp/u_udp_tx/eth_head[3][4] 1

pvf_reg_constant u_udp/u_udp_tx/eth_head[3][5] 0

pvf_reg_constant u_udp/u_udp_tx/eth_head[3][6] 0

pvf_reg_constant u_udp/u_udp_tx/eth_head[3][7] 1

pvf_reg_constant u_udp/u_udp_tx/eth_head[4][0] 0

pvf_reg_constant u_udp/u_udp_tx/eth_head[4][1] 0

pvf_reg_constant u_udp/u_udp_tx/eth_head[4][2] 0

pvf_reg_constant u_udp/u_udp_tx/eth_head[4][3] 1

pvf_reg_constant u_udp/u_udp_tx/eth_head[4][4] 1

pvf_reg_constant u_udp/u_udp_tx/eth_head[4][5] 1

pvf_reg_constant u_udp/u_udp_tx/eth_head[4][6] 0

pvf_reg_constant u_udp/u_udp_tx/eth_head[4][7] 0

pvf_reg_constant u_udp/u_udp_tx/eth_head[5][0] 1

pvf_reg_constant u_udp/u_udp_tx/eth_head[5][1] 0

pvf_reg_constant u_udp/u_udp_tx/eth_head[5][2] 0

pvf_reg_constant u_udp/u_udp_tx/eth_head[5][3] 0

pvf_reg_constant u_udp/u_udp_tx/eth_head[5][4] 1

pvf_reg_constant u_udp/u_udp_tx/eth_head[5][5] 1

pvf_reg_constant u_udp/u_udp_tx/eth_head[5][6] 0

pvf_reg_constant u_udp/u_udp_tx/eth_head[5][7] 0

pvf_reg_constant u_udp/u_udp_tx/eth_head[7][0] 1

pvf_reg_constant u_udp/u_udp_tx/eth_head[7][1] 0

pvf_reg_constant u_udp/u_udp_tx/eth_head[7][2] 0

pvf_reg_constant u_udp/u_udp_tx/eth_head[7][3] 0

pvf_reg_constant u_udp/u_udp_tx/eth_head[7][4] 1

pvf_reg_constant u_udp/u_udp_tx/eth_head[7][5] 0

pvf_reg_constant u_udp/u_udp_tx/eth_head[7][6] 0

pvf_reg_constant u_udp/u_udp_tx/eth_head[7][7] 0

pvf_reg_constant u_udp/u_udp_tx/eth_head[8][0] 0

pvf_reg_constant u_udp/u_udp_tx/eth_head[8][1] 1

pvf_reg_constant u_udp/u_udp_tx/eth_head[8][2] 0

pvf_reg_constant u_udp/u_udp_tx/eth_head[8][3] 0

pvf_reg_constant u_udp/u_udp_tx/eth_head[8][4] 0

pvf_reg_constant u_udp/u_udp_tx/eth_head[8][5] 1

pvf_reg_constant u_udp/u_udp_tx/eth_head[8][6] 0

pvf_reg_constant u_udp/u_udp_tx/eth_head[8][7] 0

pvf_reg_constant u_udp/u_udp_tx/eth_head[9][0] 1

pvf_reg_constant u_udp/u_udp_tx/eth_head[9][1] 1

pvf_reg_constant u_udp/u_udp_tx/eth_head[9][2] 0

pvf_reg_constant u_udp/u_udp_tx/eth_head[9][3] 0

pvf_reg_constant u_udp/u_udp_tx/eth_head[9][4] 1

pvf_reg_constant u_udp/u_udp_tx/eth_head[9][5] 1

pvf_reg_constant u_udp/u_udp_tx/eth_head[9][6] 0

pvf_reg_constant u_udp/u_udp_tx/eth_head[9][7] 0

pvf_reg_constant u_udp/u_udp_tx/eth_head[10][0] 0

pvf_reg_constant u_udp/u_udp_tx/eth_head[10][1] 0

pvf_reg_constant u_udp/u_udp_tx/eth_head[10][2] 1

pvf_reg_constant u_udp/u_udp_tx/eth_head[10][3] 0

pvf_reg_constant u_udp/u_udp_tx/eth_head[10][4] 0

pvf_reg_constant u_udp/u_udp_tx/eth_head[10][5] 0

pvf_reg_constant u_udp/u_udp_tx/eth_head[10][6] 1

pvf_reg_constant u_udp/u_udp_tx/eth_head[10][7] 0

pvf_reg_constant u_udp/u_udp_tx/eth_head[11][0] 1

pvf_reg_constant u_udp/u_udp_tx/eth_head[11][1] 0

pvf_reg_constant u_udp/u_udp_tx/eth_head[11][2] 1

pvf_reg_constant u_udp/u_udp_tx/eth_head[11][3] 0

pvf_reg_constant u_udp/u_udp_tx/eth_head[11][4] 1

pvf_reg_constant u_udp/u_udp_tx/eth_head[11][5] 0

pvf_reg_constant u_udp/u_udp_tx/eth_head[11][6] 1

pvf_reg_constant u_udp/u_udp_tx/eth_head[11][7] 0

pvf_reg_constant u_udp/u_udp_tx/eth_head[12][0] 0

pvf_reg_constant u_udp/u_udp_tx/eth_head[12][1] 0

pvf_reg_constant u_udp/u_udp_tx/eth_head[12][2] 0

pvf_reg_constant u_udp/u_udp_tx/eth_head[12][3] 1

pvf_reg_constant u_udp/u_udp_tx/eth_head[12][4] 0

pvf_reg_constant u_udp/u_udp_tx/eth_head[12][5] 0

pvf_reg_constant u_udp/u_udp_tx/eth_head[12][6] 0

pvf_reg_constant u_udp/u_udp_tx/eth_head[12][7] 0

pvf_reg_constant u_udp/u_udp_tx/preamble[7][0] 1

pvf_reg_constant u_udp/u_udp_tx/preamble[7][1] 0

pvf_reg_constant u_udp/u_udp_tx/preamble[7][2] 1

pvf_reg_constant u_udp/u_udp_tx/preamble[7][3] 0

pvf_reg_constant u_udp/u_udp_tx/preamble[7][4] 1

pvf_reg_constant u_udp/u_udp_tx/preamble[7][5] 0

pvf_reg_constant u_udp/u_udp_tx/preamble[7][6] 1

pvf_reg_constant u_udp/u_udp_tx/preamble[7][7] 1

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_X2.P_TDATA_0[8] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_X2.P_TDATA_0[19] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_X2.P_TDATA_0[20] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_X2.P_TDATA_0[30] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_X2.P_TDATA_0[31] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_X2.P_TDATA_0[41] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_X2.P_TDATA_0[42] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_X2.P_TDATA_1[8] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_X2.P_TDATA_1[19] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_X2.P_TDATA_1[20] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_X2.P_TDATA_1[30] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_X2.P_TDATA_1[31] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_X2.P_TDATA_1[41] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_X2.P_TDATA_1[42] 0

pvf_reg_constant u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/P_PMA_TX_RATE[1] 1

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act2wr_pass/r_cnt_pass 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act2wr_pass/r_cnt_almost_pass 0

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[100] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[164]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[101] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[165]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[102] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[166]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[103] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[167]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[104] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[168]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[105] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[169]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[106] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[170]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[107] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[171]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[108] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[172]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[109] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[173]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[110] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[174]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[111] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[175]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[112] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[176]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[113] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[177]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[114] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[178]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[115] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[179]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[116] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[180]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[117] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[181]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[118] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[182]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[119] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[183]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[120] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[184]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[121] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[185]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[122] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[186]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[123] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[187]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[124] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[188]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[125] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[189]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[126] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[190]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[127] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[191]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[128] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[192]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[129] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[193]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[130] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[194]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[131] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[195]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[132] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[196]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[133] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[197]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[134] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[198]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[135] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[199]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[136] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[200]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[137] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[201]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[138] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[202]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[139] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[203]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[140] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[204]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[141] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[205]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[142] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[206]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[143] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[207]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[144] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[208]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[145] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[209]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[146] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[210]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[147] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[211]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[148] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[212]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[149] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[213]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[150] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[214]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[151] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[215]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[152] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[216]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[153] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[217]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[154] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[218]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[155] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[219]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[156] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[220]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[157] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[221]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[158] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[222]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[159] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[223]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[160] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[224]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[161] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[225]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[162] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[226]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[163] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[227]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[164] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[228]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[165] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[229]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[166] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[230]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[167] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[231]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[168] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[232]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[169] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[233]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[170] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[234]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[171] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[235]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[172] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[236]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[173] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[237]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[174] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[238]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[175] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[239]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[176] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[240]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[177] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[241]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[178] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[242]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[179] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[243]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[180] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[244]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[181] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[245]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[182] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[246]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[183] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[247]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[184] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[248]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[185] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[249]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[186] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[250]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[187] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[251]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[188] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[252]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[189] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[253]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[190] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[254]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[191] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[255]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[64] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[128]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[65] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[129]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[66] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[130]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[67] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[131]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[68] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[132]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[69] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[133]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[70] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[134]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[71] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[135]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[72] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[136]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[73] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[137]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[74] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[138]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[75] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[139]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[76] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[140]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[77] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[141]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[78] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[142]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[79] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[143]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[80] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[144]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[81] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[145]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[82] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[146]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[83] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[147]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[84] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[148]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[85] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[149]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[86] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[150]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[87] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[151]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[88] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[152]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[89] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[153]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[90] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[154]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[91] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[155]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[92] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[156]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[93] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[157]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[94] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[158]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[95] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[159]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[96] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[160]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[97] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[161]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[98] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[162]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[99] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[163]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cke -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ck[0]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cke -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_cas_n_r[3]

pvf_reg_merging  -survived u_video_enhance/video_enhance_yuv2rgb/add_g_0_18b[1] -deleted u_video_enhance/video_enhance_yuv2rgb/add_r_1_18b[2]

pvf_reg_merging  -survived u_video_enhance/video_enhance_yuv2rgb/add_b_1_18b[0] -deleted u_video_enhance/video_enhance_yuv2rgb/add_g_0_18b[1]

pvf_reg_merging  -survived u_pcie_dam_ctrl/cmd_reg_addr[0] -deleted u_pcie_dam_ctrl/mwr_addr[0]

pvf_reg_merging  -survived u_pcie_dam_ctrl/cmd_reg_addr[1] -deleted u_pcie_dam_ctrl/mwr_addr[1]

pvf_reg_merging  -survived u_pcie_dam_ctrl/cmd_reg_addr[2] -deleted u_pcie_dam_ctrl/mwr_addr[2]

pvf_reg_merging  -survived u_pcie_dam_ctrl/cmd_reg_addr[3] -deleted u_pcie_dam_ctrl/mwr_addr[3]

pvf_reg_merging  -survived u_pcie_dam_ctrl/cmd_reg_addr[4] -deleted u_pcie_dam_ctrl/mwr_addr[4]

pvf_reg_merging  -survived u_pcie_dam_ctrl/cmd_reg_addr[5] -deleted u_pcie_dam_ctrl/mwr_addr[5]

pvf_reg_merging  -survived u_pcie_dam_ctrl/cmd_reg_addr[6] -deleted u_pcie_dam_ctrl/mwr_addr[6]

pvf_reg_merging  -survived u_pcie_dam_ctrl/cmd_reg_addr[7] -deleted u_pcie_dam_ctrl/mwr_addr[7]

pvf_reg_merging  -survived u_pcie_dam_ctrl/cmd_reg_addr[8] -deleted u_pcie_dam_ctrl/mwr_addr[8]

pvf_reg_merging  -survived u_pcie_dam_ctrl/cmd_reg_addr[9] -deleted u_pcie_dam_ctrl/mwr_addr[9]

pvf_reg_merging  -survived u_pcie_dam_ctrl/cmd_reg_addr[10] -deleted u_pcie_dam_ctrl/mwr_addr[10]

pvf_reg_merging  -survived u_pcie_dam_ctrl/cmd_reg_addr[11] -deleted u_pcie_dam_ctrl/mwr_addr[11]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/calib_done_r -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cke[0] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/o_rdy -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[1]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata_en[3] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/wr_enable_d

pvf_reg_merging  -survived u_udp/u_udp_tx/total_num[6] -deleted u_udp/u_udp_tx/tx_data_num[2]

pvf_reg_merging  -survived u_udp/u_udp_tx/total_num[6] -deleted u_udp/u_udp_tx/udp_num[2]

pvf_reg_merging  -survived u_udp/u_udp_tx/tx_data_num[3] -deleted u_udp/u_udp_tx/udp_num[4]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[8] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[16]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[8] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[8]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/o_rlast -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_rlast[1]

pvf_reg_merging  -survived u_video_enhance/video_enhance_yuv2rgb/mult_u_for_b_18b[1] -deleted u_video_enhance/video_enhance_yuv2rgb/mult_u_for_g_18b[3]

pvf_reg_merging  -survived u_video_enhance/video_enhance_yuv2rgb/mult_v_for_g_18b[0] -deleted u_video_enhance/video_enhance_yuv2rgb/mult_v_for_r_18b[0]

pvf_reg_merging  -survived hdmi_video_zoom/vs_in_d1 -deleted user_axi_m_arbitration/user_rw_fifo_ctrl0/r_vs_in_d1[0]

pvf_reg_merging  -survived u_video_enhance/video_enhance_rgb2yuv/mult_b_for_u_16b[7] -deleted u_video_enhance/video_enhance_rgb2yuv/mult_b_for_v_16b[0]

pvf_reg_merging  -survived u_video_enhance/video_enhance_rgb2yuv/mult_b_for_u_16b[7] -deleted u_video_enhance/video_enhance_rgb2yuv/mult_b_for_y_16b[0]

pvf_reg_merging  -survived u_video_enhance/video_enhance_rgb2yuv/mult_b_for_u_16b[8] -deleted u_video_enhance/video_enhance_rgb2yuv/mult_b_for_v_16b[1]

pvf_reg_merging  -survived u_video_enhance/video_enhance_rgb2yuv/mult_b_for_u_16b[8] -deleted u_video_enhance/video_enhance_rgb2yuv/mult_b_for_y_16b[1]

pvf_reg_merging  -survived u_video_enhance/video_enhance_rgb2yuv/mult_g_for_u_16b[0] -deleted u_video_enhance/video_enhance_rgb2yuv/mult_g_for_v_16b[0]

pvf_reg_merging  -survived u_video_enhance/video_enhance_rgb2yuv/mult_g_for_u_16b[0] -deleted u_video_enhance/video_enhance_rgb2yuv/mult_g_for_y_16b[1]

pvf_reg_merging  -survived u_video_enhance/video_enhance_rgb2yuv/mult_r_for_u_16b[0] -deleted u_video_enhance/video_enhance_rgb2yuv/mult_r_for_v_16b[7]

pvf_reg_merging  -survived u_video_enhance/video_enhance_rgb2yuv/mult_r_for_u_16b[0] -deleted u_video_enhance/video_enhance_rgb2yuv/mult_r_for_y_16b[0]

pvf_reg_merging  -survived u_video_enhance/video_enhance_rgb2yuv/mult_r_for_v_16b[8] -deleted u_video_enhance/video_enhance_rgb2yuv/mult_r_for_y_16b[1]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[24] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wdin_en_dly[1] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata_en[1]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wdin_en_dly[1] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata_en[2]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wdin_en_dly[2] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata_en[3]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata_en[3] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/wr_enable_d

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[26] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[27]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[26] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[27]

pvf_reg_merging  -survived u_video_enhance/video_enhance_yuv2rgb/add_g_1_18b[0] -deleted u_video_enhance/video_enhance_yuv2rgb/add_r_0_18b[0]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[2] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/usr_wdp_rdy_dly

pvf_reg_merging  -survived u_udp/u_udp_tx/ip_head[0][6] -deleted u_udp/u_udp_tx/ip_head[6][18]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_rlast[2] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/wusro_last

pvf_reg_merging  -survived u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_0 -deleted u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_0

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[3] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_wdin_en[2]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[8] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[16]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[41] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[42]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[41] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[42]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[8] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[16]

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_4 0

pvf_reg_constant user_axi_m_arbitration/u_axi_full_m0/r_rd_addr_cnt[0] 0

pvf_reg_constant user_axi_m_arbitration/u_axi_full_m0/r_rd_addr_cnt[1] 0

pvf_reg_constant user_axi_m_arbitration/u_axi_full_m0/r_rd_addr_cnt[2] 0

pvf_reg_constant user_axi_m_arbitration/u_axi_full_m0/r_rd_addr_cnt[3] 0

pvf_reg_constant user_axi_m_arbitration/u_axi_full_m0/r_rd_addr_cnt[4] 0

pvf_reg_constant user_axi_m_arbitration/u_axi_full_m0/r_rd_addr_cnt[5] 0

pvf_reg_constant user_axi_m_arbitration/u_axi_full_m0/r_wr_addr_cnt[0] 0

pvf_reg_constant user_axi_m_arbitration/u_axi_full_m0/r_wr_addr_cnt[1] 0

pvf_reg_constant user_axi_m_arbitration/u_axi_full_m0/r_wr_addr_cnt[2] 0

pvf_reg_constant user_axi_m_arbitration/u_axi_full_m0/r_wr_addr_cnt[3] 0

pvf_reg_constant user_axi_m_arbitration/u_axi_full_m0/r_wr_addr_cnt[4] 0

pvf_reg_constant user_axi_m_arbitration/u_axi_full_m0/r_wr_addr_cnt[5] 0

pvf_reg_constant user_axi_m_arbitration/u_axi_full_m1/r_rd_addr_cnt[0] 0

pvf_reg_constant user_axi_m_arbitration/u_axi_full_m1/r_rd_addr_cnt[1] 0

pvf_reg_constant user_axi_m_arbitration/u_axi_full_m1/r_rd_addr_cnt[2] 0

pvf_reg_constant user_axi_m_arbitration/u_axi_full_m1/r_rd_addr_cnt[3] 0

pvf_reg_constant user_axi_m_arbitration/u_axi_full_m1/r_rd_addr_cnt[4] 0

pvf_reg_constant user_axi_m_arbitration/u_axi_full_m1/r_rd_addr_cnt[5] 0

pvf_reg_constant user_axi_m_arbitration/u_axi_full_m1/r_wr_addr_cnt[0] 0

pvf_reg_constant user_axi_m_arbitration/u_axi_full_m1/r_wr_addr_cnt[1] 0

pvf_reg_constant user_axi_m_arbitration/u_axi_full_m1/r_wr_addr_cnt[2] 0

pvf_reg_constant user_axi_m_arbitration/u_axi_full_m1/r_wr_addr_cnt[3] 0

pvf_reg_constant user_axi_m_arbitration/u_axi_full_m1/r_wr_addr_cnt[4] 0

pvf_reg_constant user_axi_m_arbitration/u_axi_full_m1/r_wr_addr_cnt[5] 0

pvf_reg_constant user_axi_m_arbitration/u_axi_full_m2/r_rd_addr_cnt[0] 0

pvf_reg_constant user_axi_m_arbitration/u_axi_full_m2/r_rd_addr_cnt[1] 0

pvf_reg_constant user_axi_m_arbitration/u_axi_full_m2/r_rd_addr_cnt[2] 0

pvf_reg_constant user_axi_m_arbitration/u_axi_full_m2/r_rd_addr_cnt[3] 0

pvf_reg_constant user_axi_m_arbitration/u_axi_full_m2/r_rd_addr_cnt[4] 0

pvf_reg_constant user_axi_m_arbitration/u_axi_full_m2/r_rd_addr_cnt[5] 0

pvf_reg_constant user_axi_m_arbitration/u_axi_full_m2/r_wr_addr_cnt[0] 0

pvf_reg_constant user_axi_m_arbitration/u_axi_full_m2/r_wr_addr_cnt[1] 0

pvf_reg_constant user_axi_m_arbitration/u_axi_full_m2/r_wr_addr_cnt[2] 0

pvf_reg_constant user_axi_m_arbitration/u_axi_full_m2/r_wr_addr_cnt[3] 0

pvf_reg_constant user_axi_m_arbitration/u_axi_full_m2/r_wr_addr_cnt[4] 0

pvf_reg_constant user_axi_m_arbitration/u_axi_full_m2/r_wr_addr_cnt[5] 0

pvf_reg_constant user_axi_m_arbitration/u_axi_full_m3/r_rd_addr_cnt[0] 0

pvf_reg_constant user_axi_m_arbitration/u_axi_full_m3/r_rd_addr_cnt[1] 0

pvf_reg_constant user_axi_m_arbitration/u_axi_full_m3/r_rd_addr_cnt[2] 0

pvf_reg_constant user_axi_m_arbitration/u_axi_full_m3/r_rd_addr_cnt[3] 0

pvf_reg_constant user_axi_m_arbitration/u_axi_full_m3/r_rd_addr_cnt[4] 0

pvf_reg_constant user_axi_m_arbitration/u_axi_full_m3/r_rd_addr_cnt[5] 0

pvf_reg_constant user_axi_m_arbitration/u_axi_full_m3/r_wr_addr_cnt[0] 0

pvf_reg_constant user_axi_m_arbitration/u_axi_full_m3/r_wr_addr_cnt[1] 0

pvf_reg_constant user_axi_m_arbitration/u_axi_full_m3/r_wr_addr_cnt[2] 0

pvf_reg_constant user_axi_m_arbitration/u_axi_full_m3/r_wr_addr_cnt[3] 0

pvf_reg_constant user_axi_m_arbitration/u_axi_full_m3/r_wr_addr_cnt[4] 0

pvf_reg_constant user_axi_m_arbitration/u_axi_full_m3/r_wr_addr_cnt[5] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_training_ctrl/dqs_rst_training_high_cnt[2] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt1[6] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt0[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt0[5] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt1[6] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt2[4] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/timing_cnt[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt1[5] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt0[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt0[5] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt1[6] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt2[4] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt0[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt0[5] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt1[6] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt2[4] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt0[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt0[5] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt1[6] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt2[4] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt0[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt0[5] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt1[6] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt2[4] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt0[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt0[5] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt1[6] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt2[4] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt0[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt0[5] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt1[6] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt2[4] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt0[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt0[5] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt1[6] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt2[4] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt0[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt0[5] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt1[6] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt2[4] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/timing_cnt[5] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/timing_cnt[5] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing/timing_cnt[5] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing/timing_cnt[5] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[4].trda2act_timing/timing_cnt[5] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing/timing_cnt[5] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/timing_cnt[5] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[7].trda2act_timing/timing_cnt[5] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/timing_cnt[6] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing/timing_cnt[6] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[2].twra2act_timing/timing_cnt[6] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[3].twra2act_timing/timing_cnt[6] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[4].twra2act_timing/timing_cnt[6] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing/timing_cnt[6] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[6].twra2act_timing/timing_cnt[6] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing/timing_cnt[6] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/update_start 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[8] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[8] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[9] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[9] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[10] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[10] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[11] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[11] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[12] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[12] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[13] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[13] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/next_len[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/next_len[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/next_len[2] 0

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_len[0] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_len[1]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_len[0] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_len[2]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[0] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[1]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[0] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[2]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[0] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[1]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[0] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[2]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_len[1] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_len[2]

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_len[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_0 1

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[2] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt1[5] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt0[4] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt1[5] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt1[4] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt0[4] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt1[5] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt0[4] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt1[5] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt0[4] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt1[5] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt0[4] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt1[5] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt0[4] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt1[5] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt0[4] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt1[5] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt0[4] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt1[5] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt0[4] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt1[5] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/timing_cnt[4] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/timing_cnt[4] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing/timing_cnt[4] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing/timing_cnt[4] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[4].trda2act_timing/timing_cnt[4] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing/timing_cnt[4] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/timing_cnt[4] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[7].trda2act_timing/timing_cnt[4] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/timing_cnt[5] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing/timing_cnt[5] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[2].twra2act_timing/timing_cnt[5] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[3].twra2act_timing/timing_cnt[5] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[4].twra2act_timing/timing_cnt[5] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing/timing_cnt[5] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[6].twra2act_timing/timing_cnt[5] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing/timing_cnt[5] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[8] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[8] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[9] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[9] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[10] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[10] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/rdata_rem_vld 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/rdata_rem_vld_d 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_reset_req 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/pre_cnt[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/pre_cnt[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/pre_cnt[2] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/pre_cnt[3] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/pre_cnt[4] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/rd_cnt[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/rd_cnt[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/rd_cnt[2] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/rd_cnt[3] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/dqs_gate_update1 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/dqs_gate_update2 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/act_cnt[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/act_cnt[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/act_cnt[2] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/act_cnt[3] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/update_done 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/ddrphy_update_done 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d1 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d1 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_done 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update1_done 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/wr_rem_flag 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update2_done 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_samp[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_samp[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_samp[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_samp[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last_samp[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last_samp[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last_samp[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last_samp[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[2] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[3] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[4] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[5] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[6] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[7] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[8] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[9] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_cnt[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_cnt[2] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_cnt[3] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_cnt[4] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_cnt[5] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_cnt[6] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_cnt[7] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_cnt[8] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_cnt[9] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last_cnt[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last_cnt[2] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last_cnt[3] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last_cnt[4] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last_cnt[5] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last_cnt[6] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last_cnt[7] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last_cnt[8] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last_cnt[9] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last_cnt[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last_cnt[2] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last_cnt[3] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last_cnt[4] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last_cnt[5] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last_cnt[6] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last_cnt[7] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last_cnt[8] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last_cnt[9] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_done 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/ddrphy_update_comp_val[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/ddrphy_update_comp_val[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_cnt[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_done 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/ddrphy_update_comp_val[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last_cnt[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last_done 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last_cnt[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last_done 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/ddrphy_update_comp_val[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[2] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[2] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update2_falling 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[2] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[3] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[4] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[5] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[6] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[7] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_right_1 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_left_2 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_left_1 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_right_2 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_right_1 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_left_2 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_left_1 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_right_2 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_right_1 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_left_2 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_left_1 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_right_2 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_right_1 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_left_2 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_left_1 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_right_2 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_4 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_5 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_5 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_5 0

pvf_reg_constant I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_5 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[2] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt1[4] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt0[3] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt1[3] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt0[3] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt0[3] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt0[3] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt0[3] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt0[3] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt0[3] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt0[3] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt0[3] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[5] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[5] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[6] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[6] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[7] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[7] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[5] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[6] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[7] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[5] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[6] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[7] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[5] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[6] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[7] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[2] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[2] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[0] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[1] 0

pvf_reg_constant I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[2] 0

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[16] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[26]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[16] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[17]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[15] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[16]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[15] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[16]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[15] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[17]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[15] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[26]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[30] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[31]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[30] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[32]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[30] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[41]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[30] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[31]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[30] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[32]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[30] -deleted I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[41]

pvf_reg_merging  -survived I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt0[2] -deleted I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt1[2]
