arrLoopLRU32

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.834676                       # Number of seconds simulated
sim_ticks                                834676116000                       # Number of ticks simulated
final_tick                               834676116000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 290805                       # Simulator instruction rate (inst/s)
host_op_rate                                   290805                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             5515422350                       # Simulator tick rate (ticks/s)
host_mem_usage                                8999424                       # Number of bytes of host memory used
host_seconds                                   151.34                       # Real time elapsed on the host
sim_insts                                    44008983                       # Number of instructions simulated
sim_ops                                      44008983                       # Number of ops (including micro ops) simulated



system.cache.pwrStateResidencyTicks::UNDEFINED 834676116000                       # Cumulative time (in ticks) in various power states
system.cache.hits                            25037620                       # Number of hits
system.cache.misses                          32975569                       # Number of misses
system.cache.missLatency::samples            32975569                       # Ticks for misses to the cache
system.cache.missLatency::mean           23552.677044                       # Ticks for misses to the cache
system.cache.missLatency::gmean          23322.247773                       # Ticks for misses to the cache
system.cache.missLatency::stdev           8429.921860                       # Ticks for misses to the cache
system.cache.missLatency::0-65535            32869898     99.68%     99.68% # Ticks for misses to the cache
system.cache.missLatency::65536-131071          92100      0.28%     99.96% # Ticks for misses to the cache
system.cache.missLatency::131072-196607          1450      0.00%     99.96% # Ticks for misses to the cache
system.cache.missLatency::196608-262143          6554      0.02%     99.98% # Ticks for misses to the cache
system.cache.missLatency::262144-327679           270      0.00%     99.98% # Ticks for misses to the cache
system.cache.missLatency::327680-393215           121      0.00%     99.98% # Ticks for misses to the cache
system.cache.missLatency::393216-458751             6      0.00%     99.98% # Ticks for misses to the cache
system.cache.missLatency::458752-524287            26      0.00%     99.98% # Ticks for misses to the cache
system.cache.missLatency::524288-589823             5      0.00%     99.98% # Ticks for misses to the cache
system.cache.missLatency::589824-655359          5139      0.02%    100.00% # Ticks for misses to the cache
system.cache.missLatency::655360-720895             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::720896-786431             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::786432-851967             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::851968-917503             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::917504-983039             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::983040-1.04858e+06            0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::total              32975569                       # Ticks for misses to the cache
system.cache.hitRatio                        0.431585                       # The ratio of hits to the total accesses to the cache
system.membus.pkt_count_system.cache.mem_side::system.mem_ctrl.port     98926195                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cache.mem_side::system.mem_ctrl.port   4220840064                       # Cumulative packet size per connected master and slave (bytes)
