# do UpDown.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:58:07 on Dec 07,2018
# vlog -work work UpDown.vo 
# -- Compiling module UpDown
# -- Compiling module hard_block
# 
# Top level modules:
# 	UpDown
# End time: 15:58:07 on Dec 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:58:07 on Dec 07,2018
# vlog -work work Waveform.vwf.vt 
# -- Compiling module UpDown_vlg_vec_tst
# 
# Top level modules:
# 	UpDown_vlg_vec_tst
# End time: 15:58:07 on Dec 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cycloneiv_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.UpDown_vlg_vec_tst 
# Start time: 15:58:09 on Dec 07,2018
# Loading work.UpDown_vlg_vec_tst
# Loading work.UpDown
# Loading work.hard_block
# Loading cycloneiv_ver.cycloneiv_io_obuf
# Loading cycloneiv_ver.cycloneiv_io_ibuf
# Loading cycloneiv_ver.cycloneiv_lcell_comb
# after#24
# ** Note: $finish    : Waveform.vwf.vt(50)
#    Time: 5 us  Iteration: 0  Instance: /UpDown_vlg_vec_tst
# End time: 15:58:10 on Dec 07,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
