digraph "CFG for '_Z9minus_onePfPjjj' function" {
	label="CFG for '_Z9minus_onePfPjjj' function";

	Node0x4a69110 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !4, !invariant.load !5\l  %10 = zext i16 %9 to i32\l  %11 = mul i32 %5, %10\l  %12 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %13 = add i32 %11, %12\l  %14 = icmp ult i32 %13, %2\l  br i1 %14, label %15, label %25\l|{<s0>T|<s1>F}}"];
	Node0x4a69110:s0 -> Node0x4a6b020;
	Node0x4a69110:s1 -> Node0x4a6b0b0;
	Node0x4a6b020 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%15:\l15:                                               \l  %16 = mul i32 %13, %3\l  %17 = sext i32 %13 to i64\l  %18 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %17\l  %19 = load i32, i32 addrspace(1)* %18, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %20 = add i32 %19, %16\l  %21 = zext i32 %20 to i64\l  %22 = getelementptr inbounds float, float addrspace(1)* %0, i64 %21\l  %23 = load float, float addrspace(1)* %22, align 4, !tbaa !11,\l... !amdgpu.noclobber !5\l  %24 = fadd contract float %23, -1.000000e+00\l  store float %24, float addrspace(1)* %22, align 4, !tbaa !11\l  br label %25\l}"];
	Node0x4a6b020 -> Node0x4a6b0b0;
	Node0x4a6b0b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%25:\l25:                                               \l  ret void\l}"];
}
