OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: 380 2800
[INFO GPL-0004] CoreAreaLxLy: 4180 5600
[INFO GPL-0005] CoreAreaUxUy: 692740 691600
[INFO GPL-0006] NumInstances: 31378
[INFO GPL-0007] NumPlaceInstances: 30641
[INFO GPL-0008] NumFixedInstances: 737
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 30845
[INFO GPL-0011] NumPins: 99488
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 696950 696950
[INFO GPL-0014] CoreAreaLxLy: 4180 5600
[INFO GPL-0015] CoreAreaUxUy: 692740 691600
[INFO GPL-0016] CoreArea: 472352160000
[INFO GPL-0017] NonPlaceInstsArea: 784168000
[INFO GPL-0018] PlaceInstsArea: 180074552000
[INFO GPL-0019] Util(%): 38.19
[INFO GPL-0020] StdInstsArea: 180074552000
[INFO GPL-0021] MacroInstsArea: 0
[InitialPlace]  Iter: 1 CG residual: 0.00702555 HPWL: 497327027
[InitialPlace]  Iter: 2 CG residual: 0.00664432 HPWL: 202963231
[InitialPlace]  Iter: 3 CG residual: 0.00456560 HPWL: 202531879
[InitialPlace]  Iter: 4 CG residual: 0.00140605 HPWL: 201865587
[InitialPlace]  Iter: 5 CG residual: 0.00020856 HPWL: 200660140
[InitialPlace]  Iter: 6 CG residual: 0.00024337 HPWL: 199619790
[InitialPlace]  Iter: 7 CG residual: 0.00022354 HPWL: 198762938
[InitialPlace]  Iter: 8 CG residual: 0.00018028 HPWL: 198158043
[InitialPlace]  Iter: 9 CG residual: 0.00021230 HPWL: 197571499
[InitialPlace]  Iter: 10 CG residual: 0.00022046 HPWL: 197159364
[InitialPlace]  Iter: 11 CG residual: 0.00021277 HPWL: 196556746
[InitialPlace]  Iter: 12 CG residual: 0.00021709 HPWL: 196165740
[InitialPlace]  Iter: 13 CG residual: 0.00016236 HPWL: 195660291
[InitialPlace]  Iter: 14 CG residual: 0.00013968 HPWL: 195296259
[InitialPlace]  Iter: 15 CG residual: 0.00010295 HPWL: 194809013
[InitialPlace]  Iter: 16 CG residual: 0.00009780 HPWL: 194499043
[InitialPlace]  Iter: 17 CG residual: 0.00007161 HPWL: 194101925
[InitialPlace]  Iter: 18 CG residual: 0.00006394 HPWL: 193872216
[InitialPlace]  Iter: 19 CG residual: 0.00007000 HPWL: 193590134
[InitialPlace]  Iter: 20 CG residual: 0.00006036 HPWL: 193464379
[INFO GPL-0031] FillerInit: NumGCells: 48694
[INFO GPL-0032] FillerInit: NumGNets: 30845
[INFO GPL-0033] FillerInit: NumGPins: 99488
[INFO GPL-0023] TargetDensity: 0.60
[INFO GPL-0024] AveragePlaceInstArea: 5876914
[INFO GPL-0025] IdealBinArea: 9794856
[INFO GPL-0026] IdealBinCnt: 48224
[INFO GPL-0027] TotalBinArea: 472352160000
[INFO GPL-0028] BinCnt: 128 128
[INFO GPL-0029] BinSize: 5380 5360
[INFO GPL-0030] NumBins: 16384
[NesterovSolve] Iter: 1 overflow: 0.991402 HPWL: 32352664
[NesterovSolve] Iter: 10 overflow: 0.984538 HPWL: 45595695
[NesterovSolve] Iter: 20 overflow: 0.982257 HPWL: 56082178
[NesterovSolve] Iter: 30 overflow: 0.981229 HPWL: 57345847
[NesterovSolve] Iter: 40 overflow: 0.980935 HPWL: 54989951
[NesterovSolve] Iter: 50 overflow: 0.980892 HPWL: 54333076
[NesterovSolve] Iter: 60 overflow: 0.980633 HPWL: 54654994
[NesterovSolve] Iter: 70 overflow: 0.980524 HPWL: 54554791
[NesterovSolve] Iter: 80 overflow: 0.980454 HPWL: 54061884
[NesterovSolve] Iter: 90 overflow: 0.980627 HPWL: 53560139
[NesterovSolve] Iter: 100 overflow: 0.980624 HPWL: 53229518
[NesterovSolve] Iter: 110 overflow: 0.980477 HPWL: 53113367
[NesterovSolve] Iter: 120 overflow: 0.980646 HPWL: 53110489
[NesterovSolve] Iter: 130 overflow: 0.980579 HPWL: 53301481
[NesterovSolve] Iter: 140 overflow: 0.980082 HPWL: 53880111
[NesterovSolve] Iter: 150 overflow: 0.979995 HPWL: 54948503
[NesterovSolve] Iter: 160 overflow: 0.979622 HPWL: 56858722
[NesterovSolve] Iter: 170 overflow: 0.978803 HPWL: 59502352
[NesterovSolve] Iter: 180 overflow: 0.976137 HPWL: 62153602
[NesterovSolve] Iter: 190 overflow: 0.97267 HPWL: 65146788
[NesterovSolve] Iter: 200 overflow: 0.967431 HPWL: 68276995
[NesterovSolve] Iter: 210 overflow: 0.960899 HPWL: 73210160
[NesterovSolve] Iter: 220 overflow: 0.954668 HPWL: 81645899
[NesterovSolve] Iter: 230 overflow: 0.945687 HPWL: 93011862
[NesterovSolve] Iter: 240 overflow: 0.934544 HPWL: 108338512
[NesterovSolve] Iter: 250 overflow: 0.921228 HPWL: 129736866
[NesterovSolve] Iter: 260 overflow: 0.903687 HPWL: 154003386
[NesterovSolve] Iter: 270 overflow: 0.886452 HPWL: 177189160
[NesterovSolve] Iter: 280 overflow: 0.871341 HPWL: 200047516
[NesterovSolve] Iter: 290 overflow: 0.844729 HPWL: 229016539
[NesterovSolve] Iter: 300 overflow: 0.817473 HPWL: 265909760
[NesterovSolve] Iter: 310 overflow: 0.787935 HPWL: 277442459
[INFO GPL-0100] worst slack -1.39e-17
[INFO GPL-0103] Weighted 3748 nets.
[NesterovSolve] Iter: 320 overflow: 0.76807 HPWL: 284891042
[NesterovSolve] Iter: 330 overflow: 0.735989 HPWL: 298079069
[NesterovSolve] Iter: 340 overflow: 0.697457 HPWL: 317746234
[NesterovSolve] Iter: 350 overflow: 0.663676 HPWL: 338753510
[INFO GPL-0100] worst slack -1.39e-17
[INFO GPL-0103] Weighted 3746 nets.
[NesterovSolve] Iter: 360 overflow: 0.62826 HPWL: 361709891
[NesterovSolve] Snapshot saved at iter = 368
[NesterovSolve] Iter: 370 overflow: 0.594155 HPWL: 380508990
[NesterovSolve] Iter: 380 overflow: 0.552882 HPWL: 395553771
[NesterovSolve] Iter: 390 overflow: 0.49985 HPWL: 404590138
[INFO GPL-0100] worst slack -1.39e-17
[INFO GPL-0103] Weighted 3748 nets.
[NesterovSolve] Iter: 400 overflow: 0.432441 HPWL: 402144974
[NesterovSolve] Iter: 410 overflow: 0.36668 HPWL: 392804965
[NesterovSolve] Iter: 420 overflow: 0.311978 HPWL: 381685313
[INFO GPL-0100] worst slack -1.39e-17
[INFO GPL-0103] Weighted 3748 nets.
[NesterovSolve] Iter: 430 overflow: 0.269641 HPWL: 372957030
[NesterovSolve] Iter: 440 overflow: 0.230387 HPWL: 366168845
[INFO GPL-0100] worst slack -1.39e-17
[INFO GPL-0103] Weighted 3748 nets.
[NesterovSolve] Iter: 450 overflow: 0.196868 HPWL: 361796479
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
[INFO GPL-0036] TileLxLy: 0 0
[INFO GPL-0037] TileSize: 4200 4200
[INFO GPL-0038] TileCnt: 165 165
[INFO GPL-0039] numRoutingLayers: 10
[INFO GPL-0040] NumTiles: 27225
[INFO GPL-0063] TotalRouteOverflowH2: 8.552382588386536
[INFO GPL-0064] TotalRouteOverflowV2: 0.4285714626312256
[INFO GPL-0065] OverflowTileCnt2: 47
[INFO GPL-0066] 0.5%RC: 1.0217617877567087
[INFO GPL-0067] 1.0%RC: 1.0108947548896643
[INFO GPL-0068] 2.0%RC: 1.0054473774448323
[INFO GPL-0069] 5.0%RC: 1.0021795062661536
[INFO GPL-0070] 0.5rcK: 1.0
[INFO GPL-0071] 1.0rcK: 1.0
[INFO GPL-0072] 2.0rcK: 0.0
[INFO GPL-0073] 5.0rcK: 0.0
[INFO GPL-0074] FinalRC: 1.0163282
[NesterovSolve] Iter: 460 overflow: 0.170854 HPWL: 357663645
[NesterovSolve] Iter: 470 overflow: 0.144751 HPWL: 354745231
[INFO GPL-0100] worst slack -1.39e-17
[INFO GPL-0103] Weighted 3748 nets.
[NesterovSolve] Iter: 480 overflow: 0.122772 HPWL: 352589068
[NesterovSolve] Iter: 490 overflow: 0.104586 HPWL: 351072372
[NesterovSolve] Finished with Overflow: 0.099745

==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
global place report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
lut/gen_sub_units_scm[2].sub_unit_i/_2403_/G ^
   0.46
_609_/CK ^
   0.00      0.00       0.46


==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: _592_ (removal check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.60    0.60 ^ input external delay
                  0.00    0.00    0.60 ^ rst_ni (in)
   103  258.18                           rst_ni (net)
                  0.05    0.04    0.64 ^ _592_/RN (DFFR_X1)
                                  0.64   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _592_/CK (DFFR_X1)
                          0.25    0.25   library removal time
                                  0.25   data required time
-----------------------------------------------------------------------------
                                  0.25   data required time
                                 -0.64   data arrival time
-----------------------------------------------------------------------------
                                  0.40   slack (MET)


Startpoint: lut/gen_sub_units_scm[15].sub_unit_i/_2789_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[15].sub_unit_i/_2401_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock network delay (ideal)
                  0.00    0.00    3.00 v lut/gen_sub_units_scm[15].sub_unit_i/_2789_/GN (DLL_X1)
                  0.01    0.04    3.04 ^ lut/gen_sub_units_scm[15].sub_unit_i/_2789_/Q (DLL_X1)
     1    1.01                           lut/gen_sub_units_scm[15].sub_unit_i/gen_cg_word_iter[0].cg_i.en_latch (net)
                  0.01    0.00    3.04 ^ lut/gen_sub_units_scm[15].sub_unit_i/_2401_/A2 (AND2_X1)
                                  3.04   data arrival time

                  0.00    3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 v lut/gen_sub_units_scm[15].sub_unit_i/_2401_/A1 (AND2_X1)
                          0.00    3.00   clock gating hold time
                                  3.00   data required time
-----------------------------------------------------------------------------
                                  3.00   data required time
                                 -3.04   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: _650_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: _650_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _650_/CK (DFFR_X1)
                  0.01    0.09    0.09 v _650_/Q (DFFR_X1)
     2    2.40                           result_o[6] (net)
                  0.01    0.00    0.09 v _504_/A2 (NAND2_X1)
                  0.01    0.02    0.10 ^ _504_/ZN (NAND2_X1)
     1    1.79                           _192_ (net)
                  0.01    0.00    0.10 ^ _506_/A1 (NAND2_X1)
                  0.01    0.01    0.11 v _506_/ZN (NAND2_X1)
     1    1.13                           _061_ (net)
                  0.01    0.00    0.11 v _650_/D (DFFR_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _650_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: fp_adder/adder/_143_ (recovery check against rising-edge clock clk_i')
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.60    0.60 ^ input external delay
                  0.00    0.00    0.60 ^ rst_ni (in)
   103  258.18                           rst_ni (net)
                  0.02    0.02    0.62 ^ _338_/A (INV_X2)
                  0.01    0.02    0.64 v _338_/ZN (INV_X2)
     1   23.02                           _000_ (net)
                  0.01    0.00    0.64 v fp_adder/adder/_109_/A (INV_X16)
                  0.02    0.03    0.67 ^ fp_adder/adder/_109_/ZN (INV_X16)
    64  137.13                           fp_adder/adder/_000_ (net)
                  0.02    0.01    0.68 ^ fp_adder/adder/_143_/RN (DFFR_X1)
                                  0.68   data arrival time

                  0.00    3.00    3.00   clock clk_i' (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ fp_adder/adder/_143_/CK (DFFR_X1)
                          0.05    3.05   library recovery time
                                  3.05   data required time
-----------------------------------------------------------------------------
                                  3.05   data required time
                                 -0.68   data arrival time
-----------------------------------------------------------------------------
                                  2.38   slack (MET)


Startpoint: lut/gen_sub_units_scm[8].sub_unit_i/_2784_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[8].sub_unit_i/_2398_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock network delay (ideal)
                  0.00    0.00    3.00 v lut/gen_sub_units_scm[8].sub_unit_i/_2784_/GN (DLL_X1)
                  0.01    0.07    3.07 v lut/gen_sub_units_scm[8].sub_unit_i/_2784_/Q (DLL_X1)
     1    3.77                           lut/gen_sub_units_scm[8].sub_unit_i/gen_cg_word_iter[31].cg_i.en_latch (net)
                  0.01    0.00    3.08 v lut/gen_sub_units_scm[8].sub_unit_i/_2398_/A2 (AND2_X1)
                                  3.08   data arrival time

                  0.00    6.00    6.00   clock clk_i (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                                  6.00 ^ lut/gen_sub_units_scm[8].sub_unit_i/_2398_/A1 (AND2_X1)
                          0.00    6.00   clock gating setup time
                                  6.00   data required time
-----------------------------------------------------------------------------
                                  6.00   data required time
                                 -3.08   data arrival time
-----------------------------------------------------------------------------
                                  2.92   slack (MET)


Startpoint: lut/_214_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[4].sub_unit_i/_2719_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ lut/_214_/CK (DFFR_X2)
                  0.82    0.90    0.90 ^ lut/_214_/Q (DFFR_X2)
   513  813.03                           lut/wdata_a_q[9] (net)
                  0.94    0.36    1.25 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2719_/D (DLH_X1)
                                  1.25   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2719_/G (DLH_X1)
                          1.25    1.25   time borrowed from endpoint
                                  1.25   data required time
-----------------------------------------------------------------------------
                                  1.25   data required time
                                 -1.25   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i pulse width                       3.00
library setup time                     -0.11
--------------------------------------------
max time borrow                         2.89
actual time borrow                      1.25
--------------------------------------------



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: fp_adder/adder/_143_ (recovery check against rising-edge clock clk_i')
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.60    0.60 ^ input external delay
                  0.00    0.00    0.60 ^ rst_ni (in)
   103  258.18                           rst_ni (net)
                  0.02    0.02    0.62 ^ _338_/A (INV_X2)
                  0.01    0.02    0.64 v _338_/ZN (INV_X2)
     1   23.02                           _000_ (net)
                  0.01    0.00    0.64 v fp_adder/adder/_109_/A (INV_X16)
                  0.02    0.03    0.67 ^ fp_adder/adder/_109_/ZN (INV_X16)
    64  137.13                           fp_adder/adder/_000_ (net)
                  0.02    0.01    0.68 ^ fp_adder/adder/_143_/RN (DFFR_X1)
                                  0.68   data arrival time

                  0.00    3.00    3.00   clock clk_i' (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ fp_adder/adder/_143_/CK (DFFR_X1)
                          0.05    3.05   library recovery time
                                  3.05   data required time
-----------------------------------------------------------------------------
                                  3.05   data required time
                                 -0.68   data arrival time
-----------------------------------------------------------------------------
                                  2.38   slack (MET)


Startpoint: lut/gen_sub_units_scm[8].sub_unit_i/_2784_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[8].sub_unit_i/_2398_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock network delay (ideal)
                  0.00    0.00    3.00 v lut/gen_sub_units_scm[8].sub_unit_i/_2784_/GN (DLL_X1)
                  0.01    0.07    3.07 v lut/gen_sub_units_scm[8].sub_unit_i/_2784_/Q (DLL_X1)
     1    3.77                           lut/gen_sub_units_scm[8].sub_unit_i/gen_cg_word_iter[31].cg_i.en_latch (net)
                  0.01    0.00    3.08 v lut/gen_sub_units_scm[8].sub_unit_i/_2398_/A2 (AND2_X1)
                                  3.08   data arrival time

                  0.00    6.00    6.00   clock clk_i (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                                  6.00 ^ lut/gen_sub_units_scm[8].sub_unit_i/_2398_/A1 (AND2_X1)
                          0.00    6.00   clock gating setup time
                                  6.00   data required time
-----------------------------------------------------------------------------
                                  6.00   data required time
                                 -3.08   data arrival time
-----------------------------------------------------------------------------
                                  2.92   slack (MET)


Startpoint: lut/_214_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[4].sub_unit_i/_2719_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ lut/_214_/CK (DFFR_X2)
                  0.82    0.90    0.90 ^ lut/_214_/Q (DFFR_X2)
   513  813.03                           lut/wdata_a_q[9] (net)
                  0.94    0.36    1.25 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2719_/D (DLH_X1)
                                  1.25   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2719_/G (DLH_X1)
                          1.25    1.25   time borrowed from endpoint
                                  1.25   data required time
-----------------------------------------------------------------------------
                                  1.25   data required time
                                 -1.25   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i pulse width                       3.00
library setup time                     -0.11
--------------------------------------------
max time borrow                         2.89
actual time borrow                      1.25
--------------------------------------------



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.03e-03   3.49e-04   2.79e-04   5.65e-03  50.0%
Combinational          1.49e-03   3.70e-03   4.61e-04   5.65e-03  50.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.51e-03   4.05e-03   7.40e-04   1.13e-02 100.0%
                          57.6%      35.8%       6.5%

==========================================================================
global place report_design_area
--------------------------------------------------------------------------
Design area 45215 u^2 38% utilization.

Elapsed time: 2:04.99[h:]min:sec. CPU time: user 124.62 sys 0.31 (99%). Peak memory: 419148KB.
