0.6
2018.2
Jun 14 2018
20:07:38
/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sim_2/sa_top_tb.vhd,1552927776,vhdl,,,,sa_top_tb,,,,,,,,
/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/fa.vhd,1552927821,vhdl,,,,fa,,,,,,,,
/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd,1552928700,vhdl,,,,op_sr,,,,,,,,
/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/sa_top.vhd,1552928501,vhdl,,,,sa_top,,,,,,,,
/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/sr.vhd,1552928252,vhdl,,,,sr,,,,,,,,
