Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Fri Aug 10 11:59:20 2018
| Host         : ubuntu-HP-Pavilion-Gaming-Notebook running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file soc_axi_lite_top_timing_summary_routed.rpt -pb soc_axi_lite_top_timing_summary_routed.pb -rpx soc_axi_lite_top_timing_summary_routed.rpx -warn_on_violation
| Design       : soc_axi_lite_top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: cpu_resetn_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/cp0_reg/cause_o_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/cp0_reg/cause_o_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/cp0_reg/status_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/cp0_reg/status_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/cp0_reg/status_o_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/cp0_reg/status_o_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u_cpu/exe_stage/alucontrolE_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/exe_stage/alucontrolE_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u_cpu/exe_stage/alucontrolE_reg[2]_rep/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/exe_stage/alucontrolE_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u_cpu/exe_stage/alucontrolE_reg[3]_rep/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u_cpu/exe_stage/alucontrolE_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u_cpu/mem_stage/aluoutM_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u_cpu/mem_stage/aluoutM_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/mem_stage/exception_codeM_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/mem_stage/exception_codeM_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/mem_stage/exception_codeM_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/mem_stage/exception_codeM_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/mem_stage/exception_codeM_reg[4]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: u_cpu/mem_stage/opM_reg[0]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: u_cpu/mem_stage/opM_reg[1]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: u_cpu/mem_stage/opM_reg[2]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: u_cpu/mem_stage/opM_reg[3]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: u_cpu/mem_stage/opM_reg[4]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: u_cpu/mem_stage/opM_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/mem_stage/pcM_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/mem_stage/pcM_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 194 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.195        0.000                      0                16570        0.088        0.000                      0                16570        3.000        0.000                       0                  3141  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
clk                  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_pll   {0.000 5.000}      10.000          100.000         
  cpu_clk_clk_pll    {0.000 10.000}     20.000          50.000          
  timer_clk_clk_pll  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_clk_pll                                                                                                                                                     8.408        0.000                       0                     3  
  cpu_clk_clk_pll          4.195        0.000                      0                16440        0.088        0.000                      0                16440        8.870        0.000                       0                  3036  
  timer_clk_clk_pll        6.365        0.000                      0                   66        0.096        0.000                      0                   66        4.500        0.000                       0                   101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  cpu_clk_clk_pll    cpu_clk_clk_pll          9.911        0.000                      0                   64        3.138        0.000                      0                   64  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y7   clk_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        4.195ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.195ns  (required time - arrival time)
  Source:                 u_cpu/exe_stage/rtE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/fetch_stage/inst_sram_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        15.649ns  (logic 5.127ns (32.762%)  route 10.522ns (67.238%))
  Logic Levels:           26  (CARRY4=12 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 18.625 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.394    -1.794    u_cpu/exe_stage/cpu_clk
    SLICE_X47Y126        FDRE                                         r  u_cpu/exe_stage/rtE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y126        FDRE (Prop_fdre_C_Q)         0.379    -1.415 r  u_cpu/exe_stage/rtE_reg[0]/Q
                         net (fo=6, routed)           0.828    -0.587    u_cpu/exe_stage/rtE[0]
    SLICE_X46Y128        LUT6 (Prop_lut6_I3_O)        0.105    -0.482 r  u_cpu/exe_stage/mem_write_dataM[31]_i_5/O
                         net (fo=1, routed)           0.222    -0.260    u_cpu/wb_stage/rtE_reg[2]
    SLICE_X46Y128        LUT6 (Prop_lut6_I4_O)        0.105    -0.155 r  u_cpu/wb_stage/mem_write_dataM[31]_i_2/O
                         net (fo=3, routed)           0.468     0.314    u_cpu/exe_stage/writereg_next_reg[3]_2
    SLICE_X48Y129        LUT3 (Prop_lut3_I0_O)        0.105     0.419 f  u_cpu/exe_stage/mem_write_dataM[30]_i_4/O
                         net (fo=31, routed)          1.098     1.517    u_cpu/exe_stage/mem_write_dataM[30]_i_4_n_5
    SLICE_X48Y120        LUT6 (Prop_lut6_I5_O)        0.105     1.622 f  u_cpu/exe_stage/mem_write_dataM[1]_i_1/O
                         net (fo=2, routed)           0.960     2.582    u_cpu/exe_stage/mem_write_dataM_reg[31]_0[1]
    SLICE_X69Y120        LUT3 (Prop_lut3_I2_O)        0.126     2.708 r  u_cpu/exe_stage/hilo_temp2_i_58/O
                         net (fo=29, routed)          0.472     3.180    u_cpu/exe_stage/p_0_in[1]
    SLICE_X69Y119        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.707     3.887 r  u_cpu/exe_stage/hilo_temp2_i_54/CO[3]
                         net (fo=1, routed)           0.000     3.887    u_cpu/exe_stage/hilo_temp2_i_54_n_5
    SLICE_X69Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.985 r  u_cpu/exe_stage/hilo_temp2_i_49/CO[3]
                         net (fo=1, routed)           0.000     3.985    u_cpu/exe_stage/hilo_temp2_i_49_n_5
    SLICE_X69Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.083 r  u_cpu/exe_stage/hilo_temp2_i_44/CO[3]
                         net (fo=1, routed)           0.000     4.083    u_cpu/exe_stage/hilo_temp2_i_44_n_5
    SLICE_X69Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.181 r  u_cpu/exe_stage/hilo_temp2_i_38/CO[3]
                         net (fo=1, routed)           0.000     4.181    u_cpu/exe_stage/hilo_temp2_i_38_n_5
    SLICE_X69Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.279 r  u_cpu/exe_stage/hilo_temp2__0_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.279    u_cpu/exe_stage/hilo_temp2__0_i_30_n_5
    SLICE_X69Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     4.460 r  u_cpu/exe_stage/hilo_temp2__0_i_25/O[0]
                         net (fo=2, routed)           0.461     4.921    u_cpu/exe_stage/bout0[21]
    SLICE_X72Y123        LUT4 (Prop_lut4_I3_O)        0.249     5.170 r  u_cpu/exe_stage/aluout_reg[23]_i_9/O
                         net (fo=1, routed)           0.000     5.170    u_cpu/exe_stage/aluout_reg[23]_i_9_n_5
    SLICE_X72Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     5.614 r  u_cpu/exe_stage/aluout_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.614    u_cpu/exe_stage/aluout_reg[23]_i_3_n_5
    SLICE_X72Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.714 r  u_cpu/exe_stage/aluout_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.008     5.722    u_cpu/exe_stage/aluout_reg[27]_i_3_n_5
    SLICE_X72Y125        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     5.984 r  u_cpu/exe_stage/aluout_reg[29]_i_3/O[3]
                         net (fo=5, routed)           0.372     6.356    u_cpu/exe_stage/p_2_in
    SLICE_X70Y126        LUT5 (Prop_lut5_I1_O)        0.250     6.606 r  u_cpu/exe_stage/controlsM[1]_i_1/O
                         net (fo=7, routed)           0.805     7.412    u_cpu/decode_stage/controlsE[0]
    SLICE_X48Y127        LUT6 (Prop_lut6_I4_O)        0.105     7.517 f  u_cpu/decode_stage/srcbE[31]_i_3/O
                         net (fo=35, routed)          0.715     8.231    u_cpu/decode_stage/forwardbD[0]
    SLICE_X46Y122        LUT2 (Prop_lut2_I1_O)        0.105     8.336 r  u_cpu/decode_stage/inst_sram_addr[31]_i_107/O
                         net (fo=32, routed)          0.962     9.298    u_cpu/decode_stage/inst_sram_addr_reg[31]
    SLICE_X56Y119        LUT6 (Prop_lut6_I3_O)        0.105     9.403 r  u_cpu/decode_stage/inst_sram_addr[31]_i_120/O
                         net (fo=2, routed)           0.950    10.353    u_cpu/decode_stage/inst_sram_addr[31]_i_120_n_5
    SLICE_X56Y122        LUT6 (Prop_lut6_I0_O)        0.105    10.458 r  u_cpu/decode_stage/inst_sram_addr[31]_i_92/O
                         net (fo=1, routed)           0.000    10.458    u_cpu/decode_stage/inst_sram_addr[31]_i_92_n_5
    SLICE_X56Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.902 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.000    10.902    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_45_n_5
    SLICE_X56Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.002 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.002    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_29_n_5
    SLICE_X56Y124        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    11.193 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_19/CO[2]
                         net (fo=1, routed)           0.838    12.031    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_19_n_6
    SLICE_X56Y118        LUT5 (Prop_lut5_I0_O)        0.252    12.283 r  u_cpu/decode_stage/inst_sram_addr[31]_i_14/O
                         net (fo=1, routed)           0.425    12.708    u_cpu/decode_stage/inst_sram_addr[31]_i_14_n_5
    SLICE_X55Y118        LUT6 (Prop_lut6_I2_O)        0.105    12.813 r  u_cpu/decode_stage/inst_sram_addr[31]_i_7/O
                         net (fo=32, routed)          0.540    13.353    u_cpu/decode_stage/branchD
    SLICE_X59Y117        LUT5 (Prop_lut5_I2_O)        0.105    13.458 r  u_cpu/decode_stage/inst_sram_addr[2]_i_1/O
                         net (fo=1, routed)           0.398    13.856    u_cpu/fetch_stage/D[2]
    SLICE_X59Y117        FDRE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.292    18.625    u_cpu/fetch_stage/cpu_clk
    SLICE_X59Y117        FDRE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[2]/C
                         clock pessimism             -0.455    18.170    
                         clock uncertainty           -0.087    18.083    
    SLICE_X59Y117        FDRE (Setup_fdre_C_D)       -0.032    18.051    u_cpu/fetch_stage/inst_sram_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         18.051    
                         arrival time                         -13.856    
  -------------------------------------------------------------------
                         slack                                  4.195    

Slack (MET) :             4.309ns  (required time - arrival time)
  Source:                 u_cpu/exe_stage/rtE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/fetch_stage/inst_sram_addr_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        15.595ns  (logic 5.127ns (32.877%)  route 10.468ns (67.123%))
  Logic Levels:           26  (CARRY4=12 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 18.622 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.394    -1.794    u_cpu/exe_stage/cpu_clk
    SLICE_X47Y126        FDRE                                         r  u_cpu/exe_stage/rtE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y126        FDRE (Prop_fdre_C_Q)         0.379    -1.415 r  u_cpu/exe_stage/rtE_reg[0]/Q
                         net (fo=6, routed)           0.828    -0.587    u_cpu/exe_stage/rtE[0]
    SLICE_X46Y128        LUT6 (Prop_lut6_I3_O)        0.105    -0.482 r  u_cpu/exe_stage/mem_write_dataM[31]_i_5/O
                         net (fo=1, routed)           0.222    -0.260    u_cpu/wb_stage/rtE_reg[2]
    SLICE_X46Y128        LUT6 (Prop_lut6_I4_O)        0.105    -0.155 r  u_cpu/wb_stage/mem_write_dataM[31]_i_2/O
                         net (fo=3, routed)           0.468     0.314    u_cpu/exe_stage/writereg_next_reg[3]_2
    SLICE_X48Y129        LUT3 (Prop_lut3_I0_O)        0.105     0.419 f  u_cpu/exe_stage/mem_write_dataM[30]_i_4/O
                         net (fo=31, routed)          1.098     1.517    u_cpu/exe_stage/mem_write_dataM[30]_i_4_n_5
    SLICE_X48Y120        LUT6 (Prop_lut6_I5_O)        0.105     1.622 f  u_cpu/exe_stage/mem_write_dataM[1]_i_1/O
                         net (fo=2, routed)           0.960     2.582    u_cpu/exe_stage/mem_write_dataM_reg[31]_0[1]
    SLICE_X69Y120        LUT3 (Prop_lut3_I2_O)        0.126     2.708 r  u_cpu/exe_stage/hilo_temp2_i_58/O
                         net (fo=29, routed)          0.472     3.180    u_cpu/exe_stage/p_0_in[1]
    SLICE_X69Y119        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.707     3.887 r  u_cpu/exe_stage/hilo_temp2_i_54/CO[3]
                         net (fo=1, routed)           0.000     3.887    u_cpu/exe_stage/hilo_temp2_i_54_n_5
    SLICE_X69Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.985 r  u_cpu/exe_stage/hilo_temp2_i_49/CO[3]
                         net (fo=1, routed)           0.000     3.985    u_cpu/exe_stage/hilo_temp2_i_49_n_5
    SLICE_X69Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.083 r  u_cpu/exe_stage/hilo_temp2_i_44/CO[3]
                         net (fo=1, routed)           0.000     4.083    u_cpu/exe_stage/hilo_temp2_i_44_n_5
    SLICE_X69Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.181 r  u_cpu/exe_stage/hilo_temp2_i_38/CO[3]
                         net (fo=1, routed)           0.000     4.181    u_cpu/exe_stage/hilo_temp2_i_38_n_5
    SLICE_X69Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.279 r  u_cpu/exe_stage/hilo_temp2__0_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.279    u_cpu/exe_stage/hilo_temp2__0_i_30_n_5
    SLICE_X69Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     4.460 r  u_cpu/exe_stage/hilo_temp2__0_i_25/O[0]
                         net (fo=2, routed)           0.461     4.921    u_cpu/exe_stage/bout0[21]
    SLICE_X72Y123        LUT4 (Prop_lut4_I3_O)        0.249     5.170 r  u_cpu/exe_stage/aluout_reg[23]_i_9/O
                         net (fo=1, routed)           0.000     5.170    u_cpu/exe_stage/aluout_reg[23]_i_9_n_5
    SLICE_X72Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     5.614 r  u_cpu/exe_stage/aluout_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.614    u_cpu/exe_stage/aluout_reg[23]_i_3_n_5
    SLICE_X72Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.714 r  u_cpu/exe_stage/aluout_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.008     5.722    u_cpu/exe_stage/aluout_reg[27]_i_3_n_5
    SLICE_X72Y125        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     5.984 r  u_cpu/exe_stage/aluout_reg[29]_i_3/O[3]
                         net (fo=5, routed)           0.372     6.356    u_cpu/exe_stage/p_2_in
    SLICE_X70Y126        LUT5 (Prop_lut5_I1_O)        0.250     6.606 r  u_cpu/exe_stage/controlsM[1]_i_1/O
                         net (fo=7, routed)           0.805     7.412    u_cpu/decode_stage/controlsE[0]
    SLICE_X48Y127        LUT6 (Prop_lut6_I4_O)        0.105     7.517 f  u_cpu/decode_stage/srcbE[31]_i_3/O
                         net (fo=35, routed)          0.715     8.231    u_cpu/decode_stage/forwardbD[0]
    SLICE_X46Y122        LUT2 (Prop_lut2_I1_O)        0.105     8.336 r  u_cpu/decode_stage/inst_sram_addr[31]_i_107/O
                         net (fo=32, routed)          0.962     9.298    u_cpu/decode_stage/inst_sram_addr_reg[31]
    SLICE_X56Y119        LUT6 (Prop_lut6_I3_O)        0.105     9.403 r  u_cpu/decode_stage/inst_sram_addr[31]_i_120/O
                         net (fo=2, routed)           0.950    10.353    u_cpu/decode_stage/inst_sram_addr[31]_i_120_n_5
    SLICE_X56Y122        LUT6 (Prop_lut6_I0_O)        0.105    10.458 r  u_cpu/decode_stage/inst_sram_addr[31]_i_92/O
                         net (fo=1, routed)           0.000    10.458    u_cpu/decode_stage/inst_sram_addr[31]_i_92_n_5
    SLICE_X56Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.902 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.000    10.902    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_45_n_5
    SLICE_X56Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.002 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.002    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_29_n_5
    SLICE_X56Y124        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    11.193 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_19/CO[2]
                         net (fo=1, routed)           0.838    12.031    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_19_n_6
    SLICE_X56Y118        LUT5 (Prop_lut5_I0_O)        0.252    12.283 r  u_cpu/decode_stage/inst_sram_addr[31]_i_14/O
                         net (fo=1, routed)           0.425    12.708    u_cpu/decode_stage/inst_sram_addr[31]_i_14_n_5
    SLICE_X55Y118        LUT6 (Prop_lut6_I2_O)        0.105    12.813 r  u_cpu/decode_stage/inst_sram_addr[31]_i_7/O
                         net (fo=32, routed)          0.883    13.696    u_cpu/decode_stage/branchD
    SLICE_X57Y128        LUT5 (Prop_lut5_I2_O)        0.105    13.801 r  u_cpu/decode_stage/inst_sram_addr[22]_i_1/O
                         net (fo=1, routed)           0.000    13.801    u_cpu/fetch_stage/D[22]
    SLICE_X57Y128        FDSE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.289    18.622    u_cpu/fetch_stage/cpu_clk
    SLICE_X57Y128        FDSE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[22]/C
                         clock pessimism             -0.455    18.167    
                         clock uncertainty           -0.087    18.080    
    SLICE_X57Y128        FDSE (Setup_fdse_C_D)        0.030    18.110    u_cpu/fetch_stage/inst_sram_addr_reg[22]
  -------------------------------------------------------------------
                         required time                         18.110    
                         arrival time                         -13.801    
  -------------------------------------------------------------------
                         slack                                  4.309    

Slack (MET) :             4.323ns  (required time - arrival time)
  Source:                 u_cpu/exe_stage/rtE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/fetch_stage/inst_sram_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        15.549ns  (logic 5.127ns (32.974%)  route 10.422ns (67.026%))
  Logic Levels:           26  (CARRY4=12 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 18.624 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.394    -1.794    u_cpu/exe_stage/cpu_clk
    SLICE_X47Y126        FDRE                                         r  u_cpu/exe_stage/rtE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y126        FDRE (Prop_fdre_C_Q)         0.379    -1.415 r  u_cpu/exe_stage/rtE_reg[0]/Q
                         net (fo=6, routed)           0.828    -0.587    u_cpu/exe_stage/rtE[0]
    SLICE_X46Y128        LUT6 (Prop_lut6_I3_O)        0.105    -0.482 r  u_cpu/exe_stage/mem_write_dataM[31]_i_5/O
                         net (fo=1, routed)           0.222    -0.260    u_cpu/wb_stage/rtE_reg[2]
    SLICE_X46Y128        LUT6 (Prop_lut6_I4_O)        0.105    -0.155 r  u_cpu/wb_stage/mem_write_dataM[31]_i_2/O
                         net (fo=3, routed)           0.468     0.314    u_cpu/exe_stage/writereg_next_reg[3]_2
    SLICE_X48Y129        LUT3 (Prop_lut3_I0_O)        0.105     0.419 f  u_cpu/exe_stage/mem_write_dataM[30]_i_4/O
                         net (fo=31, routed)          1.098     1.517    u_cpu/exe_stage/mem_write_dataM[30]_i_4_n_5
    SLICE_X48Y120        LUT6 (Prop_lut6_I5_O)        0.105     1.622 f  u_cpu/exe_stage/mem_write_dataM[1]_i_1/O
                         net (fo=2, routed)           0.960     2.582    u_cpu/exe_stage/mem_write_dataM_reg[31]_0[1]
    SLICE_X69Y120        LUT3 (Prop_lut3_I2_O)        0.126     2.708 r  u_cpu/exe_stage/hilo_temp2_i_58/O
                         net (fo=29, routed)          0.472     3.180    u_cpu/exe_stage/p_0_in[1]
    SLICE_X69Y119        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.707     3.887 r  u_cpu/exe_stage/hilo_temp2_i_54/CO[3]
                         net (fo=1, routed)           0.000     3.887    u_cpu/exe_stage/hilo_temp2_i_54_n_5
    SLICE_X69Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.985 r  u_cpu/exe_stage/hilo_temp2_i_49/CO[3]
                         net (fo=1, routed)           0.000     3.985    u_cpu/exe_stage/hilo_temp2_i_49_n_5
    SLICE_X69Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.083 r  u_cpu/exe_stage/hilo_temp2_i_44/CO[3]
                         net (fo=1, routed)           0.000     4.083    u_cpu/exe_stage/hilo_temp2_i_44_n_5
    SLICE_X69Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.181 r  u_cpu/exe_stage/hilo_temp2_i_38/CO[3]
                         net (fo=1, routed)           0.000     4.181    u_cpu/exe_stage/hilo_temp2_i_38_n_5
    SLICE_X69Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.279 r  u_cpu/exe_stage/hilo_temp2__0_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.279    u_cpu/exe_stage/hilo_temp2__0_i_30_n_5
    SLICE_X69Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     4.460 r  u_cpu/exe_stage/hilo_temp2__0_i_25/O[0]
                         net (fo=2, routed)           0.461     4.921    u_cpu/exe_stage/bout0[21]
    SLICE_X72Y123        LUT4 (Prop_lut4_I3_O)        0.249     5.170 r  u_cpu/exe_stage/aluout_reg[23]_i_9/O
                         net (fo=1, routed)           0.000     5.170    u_cpu/exe_stage/aluout_reg[23]_i_9_n_5
    SLICE_X72Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     5.614 r  u_cpu/exe_stage/aluout_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.614    u_cpu/exe_stage/aluout_reg[23]_i_3_n_5
    SLICE_X72Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.714 r  u_cpu/exe_stage/aluout_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.008     5.722    u_cpu/exe_stage/aluout_reg[27]_i_3_n_5
    SLICE_X72Y125        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     5.984 r  u_cpu/exe_stage/aluout_reg[29]_i_3/O[3]
                         net (fo=5, routed)           0.372     6.356    u_cpu/exe_stage/p_2_in
    SLICE_X70Y126        LUT5 (Prop_lut5_I1_O)        0.250     6.606 r  u_cpu/exe_stage/controlsM[1]_i_1/O
                         net (fo=7, routed)           0.805     7.412    u_cpu/decode_stage/controlsE[0]
    SLICE_X48Y127        LUT6 (Prop_lut6_I4_O)        0.105     7.517 f  u_cpu/decode_stage/srcbE[31]_i_3/O
                         net (fo=35, routed)          0.715     8.231    u_cpu/decode_stage/forwardbD[0]
    SLICE_X46Y122        LUT2 (Prop_lut2_I1_O)        0.105     8.336 r  u_cpu/decode_stage/inst_sram_addr[31]_i_107/O
                         net (fo=32, routed)          0.962     9.298    u_cpu/decode_stage/inst_sram_addr_reg[31]
    SLICE_X56Y119        LUT6 (Prop_lut6_I3_O)        0.105     9.403 r  u_cpu/decode_stage/inst_sram_addr[31]_i_120/O
                         net (fo=2, routed)           0.950    10.353    u_cpu/decode_stage/inst_sram_addr[31]_i_120_n_5
    SLICE_X56Y122        LUT6 (Prop_lut6_I0_O)        0.105    10.458 r  u_cpu/decode_stage/inst_sram_addr[31]_i_92/O
                         net (fo=1, routed)           0.000    10.458    u_cpu/decode_stage/inst_sram_addr[31]_i_92_n_5
    SLICE_X56Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.902 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.000    10.902    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_45_n_5
    SLICE_X56Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.002 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.002    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_29_n_5
    SLICE_X56Y124        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    11.193 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_19/CO[2]
                         net (fo=1, routed)           0.838    12.031    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_19_n_6
    SLICE_X56Y118        LUT5 (Prop_lut5_I0_O)        0.252    12.283 r  u_cpu/decode_stage/inst_sram_addr[31]_i_14/O
                         net (fo=1, routed)           0.425    12.708    u_cpu/decode_stage/inst_sram_addr[31]_i_14_n_5
    SLICE_X55Y118        LUT6 (Prop_lut6_I2_O)        0.105    12.813 r  u_cpu/decode_stage/inst_sram_addr[31]_i_7/O
                         net (fo=32, routed)          0.466    13.279    u_cpu/decode_stage/branchD
    SLICE_X60Y119        LUT5 (Prop_lut5_I2_O)        0.105    13.384 r  u_cpu/decode_stage/inst_sram_addr[6]_i_1/O
                         net (fo=1, routed)           0.371    13.755    u_cpu/fetch_stage/D[6]
    SLICE_X60Y118        FDRE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.291    18.624    u_cpu/fetch_stage/cpu_clk
    SLICE_X60Y118        FDRE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[6]/C
                         clock pessimism             -0.455    18.169    
                         clock uncertainty           -0.087    18.082    
    SLICE_X60Y118        FDRE (Setup_fdre_C_D)       -0.004    18.078    u_cpu/fetch_stage/inst_sram_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         18.078    
                         arrival time                         -13.755    
  -------------------------------------------------------------------
                         slack                                  4.323    

Slack (MET) :             4.356ns  (required time - arrival time)
  Source:                 u_cpu/exe_stage/rtE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/fetch_stage/inst_sram_addr_reg[31]/D
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        15.546ns  (logic 5.127ns (32.979%)  route 10.419ns (67.021%))
  Logic Levels:           26  (CARRY4=12 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 18.620 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.394    -1.794    u_cpu/exe_stage/cpu_clk
    SLICE_X47Y126        FDRE                                         r  u_cpu/exe_stage/rtE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y126        FDRE (Prop_fdre_C_Q)         0.379    -1.415 r  u_cpu/exe_stage/rtE_reg[0]/Q
                         net (fo=6, routed)           0.828    -0.587    u_cpu/exe_stage/rtE[0]
    SLICE_X46Y128        LUT6 (Prop_lut6_I3_O)        0.105    -0.482 r  u_cpu/exe_stage/mem_write_dataM[31]_i_5/O
                         net (fo=1, routed)           0.222    -0.260    u_cpu/wb_stage/rtE_reg[2]
    SLICE_X46Y128        LUT6 (Prop_lut6_I4_O)        0.105    -0.155 r  u_cpu/wb_stage/mem_write_dataM[31]_i_2/O
                         net (fo=3, routed)           0.468     0.314    u_cpu/exe_stage/writereg_next_reg[3]_2
    SLICE_X48Y129        LUT3 (Prop_lut3_I0_O)        0.105     0.419 f  u_cpu/exe_stage/mem_write_dataM[30]_i_4/O
                         net (fo=31, routed)          1.098     1.517    u_cpu/exe_stage/mem_write_dataM[30]_i_4_n_5
    SLICE_X48Y120        LUT6 (Prop_lut6_I5_O)        0.105     1.622 f  u_cpu/exe_stage/mem_write_dataM[1]_i_1/O
                         net (fo=2, routed)           0.960     2.582    u_cpu/exe_stage/mem_write_dataM_reg[31]_0[1]
    SLICE_X69Y120        LUT3 (Prop_lut3_I2_O)        0.126     2.708 r  u_cpu/exe_stage/hilo_temp2_i_58/O
                         net (fo=29, routed)          0.472     3.180    u_cpu/exe_stage/p_0_in[1]
    SLICE_X69Y119        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.707     3.887 r  u_cpu/exe_stage/hilo_temp2_i_54/CO[3]
                         net (fo=1, routed)           0.000     3.887    u_cpu/exe_stage/hilo_temp2_i_54_n_5
    SLICE_X69Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.985 r  u_cpu/exe_stage/hilo_temp2_i_49/CO[3]
                         net (fo=1, routed)           0.000     3.985    u_cpu/exe_stage/hilo_temp2_i_49_n_5
    SLICE_X69Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.083 r  u_cpu/exe_stage/hilo_temp2_i_44/CO[3]
                         net (fo=1, routed)           0.000     4.083    u_cpu/exe_stage/hilo_temp2_i_44_n_5
    SLICE_X69Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.181 r  u_cpu/exe_stage/hilo_temp2_i_38/CO[3]
                         net (fo=1, routed)           0.000     4.181    u_cpu/exe_stage/hilo_temp2_i_38_n_5
    SLICE_X69Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.279 r  u_cpu/exe_stage/hilo_temp2__0_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.279    u_cpu/exe_stage/hilo_temp2__0_i_30_n_5
    SLICE_X69Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     4.460 r  u_cpu/exe_stage/hilo_temp2__0_i_25/O[0]
                         net (fo=2, routed)           0.461     4.921    u_cpu/exe_stage/bout0[21]
    SLICE_X72Y123        LUT4 (Prop_lut4_I3_O)        0.249     5.170 r  u_cpu/exe_stage/aluout_reg[23]_i_9/O
                         net (fo=1, routed)           0.000     5.170    u_cpu/exe_stage/aluout_reg[23]_i_9_n_5
    SLICE_X72Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     5.614 r  u_cpu/exe_stage/aluout_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.614    u_cpu/exe_stage/aluout_reg[23]_i_3_n_5
    SLICE_X72Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.714 r  u_cpu/exe_stage/aluout_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.008     5.722    u_cpu/exe_stage/aluout_reg[27]_i_3_n_5
    SLICE_X72Y125        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     5.984 r  u_cpu/exe_stage/aluout_reg[29]_i_3/O[3]
                         net (fo=5, routed)           0.372     6.356    u_cpu/exe_stage/p_2_in
    SLICE_X70Y126        LUT5 (Prop_lut5_I1_O)        0.250     6.606 r  u_cpu/exe_stage/controlsM[1]_i_1/O
                         net (fo=7, routed)           0.805     7.412    u_cpu/decode_stage/controlsE[0]
    SLICE_X48Y127        LUT6 (Prop_lut6_I4_O)        0.105     7.517 f  u_cpu/decode_stage/srcbE[31]_i_3/O
                         net (fo=35, routed)          0.715     8.231    u_cpu/decode_stage/forwardbD[0]
    SLICE_X46Y122        LUT2 (Prop_lut2_I1_O)        0.105     8.336 r  u_cpu/decode_stage/inst_sram_addr[31]_i_107/O
                         net (fo=32, routed)          0.962     9.298    u_cpu/decode_stage/inst_sram_addr_reg[31]
    SLICE_X56Y119        LUT6 (Prop_lut6_I3_O)        0.105     9.403 r  u_cpu/decode_stage/inst_sram_addr[31]_i_120/O
                         net (fo=2, routed)           0.950    10.353    u_cpu/decode_stage/inst_sram_addr[31]_i_120_n_5
    SLICE_X56Y122        LUT6 (Prop_lut6_I0_O)        0.105    10.458 r  u_cpu/decode_stage/inst_sram_addr[31]_i_92/O
                         net (fo=1, routed)           0.000    10.458    u_cpu/decode_stage/inst_sram_addr[31]_i_92_n_5
    SLICE_X56Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.902 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.000    10.902    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_45_n_5
    SLICE_X56Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.002 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.002    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_29_n_5
    SLICE_X56Y124        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    11.193 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_19/CO[2]
                         net (fo=1, routed)           0.838    12.031    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_19_n_6
    SLICE_X56Y118        LUT5 (Prop_lut5_I0_O)        0.252    12.283 r  u_cpu/decode_stage/inst_sram_addr[31]_i_14/O
                         net (fo=1, routed)           0.425    12.708    u_cpu/decode_stage/inst_sram_addr[31]_i_14_n_5
    SLICE_X55Y118        LUT6 (Prop_lut6_I2_O)        0.105    12.813 r  u_cpu/decode_stage/inst_sram_addr[31]_i_7/O
                         net (fo=32, routed)          0.834    13.647    u_cpu/decode_stage/branchD
    SLICE_X58Y128        LUT5 (Prop_lut5_I2_O)        0.105    13.752 r  u_cpu/decode_stage/inst_sram_addr[31]_i_3/O
                         net (fo=1, routed)           0.000    13.752    u_cpu/fetch_stage/D[31]
    SLICE_X58Y128        FDSE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.287    18.620    u_cpu/fetch_stage/cpu_clk
    SLICE_X58Y128        FDSE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[31]/C
                         clock pessimism             -0.455    18.165    
                         clock uncertainty           -0.087    18.078    
    SLICE_X58Y128        FDSE (Setup_fdse_C_D)        0.030    18.108    u_cpu/fetch_stage/inst_sram_addr_reg[31]
  -------------------------------------------------------------------
                         required time                         18.108    
                         arrival time                         -13.752    
  -------------------------------------------------------------------
                         slack                                  4.356    

Slack (MET) :             4.362ns  (required time - arrival time)
  Source:                 u_cpu/exe_stage/rtE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/fetch_stage/inst_sram_addr_reg[25]/D
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        15.540ns  (logic 5.127ns (32.992%)  route 10.413ns (67.008%))
  Logic Levels:           26  (CARRY4=12 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 18.620 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.394    -1.794    u_cpu/exe_stage/cpu_clk
    SLICE_X47Y126        FDRE                                         r  u_cpu/exe_stage/rtE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y126        FDRE (Prop_fdre_C_Q)         0.379    -1.415 r  u_cpu/exe_stage/rtE_reg[0]/Q
                         net (fo=6, routed)           0.828    -0.587    u_cpu/exe_stage/rtE[0]
    SLICE_X46Y128        LUT6 (Prop_lut6_I3_O)        0.105    -0.482 r  u_cpu/exe_stage/mem_write_dataM[31]_i_5/O
                         net (fo=1, routed)           0.222    -0.260    u_cpu/wb_stage/rtE_reg[2]
    SLICE_X46Y128        LUT6 (Prop_lut6_I4_O)        0.105    -0.155 r  u_cpu/wb_stage/mem_write_dataM[31]_i_2/O
                         net (fo=3, routed)           0.468     0.314    u_cpu/exe_stage/writereg_next_reg[3]_2
    SLICE_X48Y129        LUT3 (Prop_lut3_I0_O)        0.105     0.419 f  u_cpu/exe_stage/mem_write_dataM[30]_i_4/O
                         net (fo=31, routed)          1.098     1.517    u_cpu/exe_stage/mem_write_dataM[30]_i_4_n_5
    SLICE_X48Y120        LUT6 (Prop_lut6_I5_O)        0.105     1.622 f  u_cpu/exe_stage/mem_write_dataM[1]_i_1/O
                         net (fo=2, routed)           0.960     2.582    u_cpu/exe_stage/mem_write_dataM_reg[31]_0[1]
    SLICE_X69Y120        LUT3 (Prop_lut3_I2_O)        0.126     2.708 r  u_cpu/exe_stage/hilo_temp2_i_58/O
                         net (fo=29, routed)          0.472     3.180    u_cpu/exe_stage/p_0_in[1]
    SLICE_X69Y119        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.707     3.887 r  u_cpu/exe_stage/hilo_temp2_i_54/CO[3]
                         net (fo=1, routed)           0.000     3.887    u_cpu/exe_stage/hilo_temp2_i_54_n_5
    SLICE_X69Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.985 r  u_cpu/exe_stage/hilo_temp2_i_49/CO[3]
                         net (fo=1, routed)           0.000     3.985    u_cpu/exe_stage/hilo_temp2_i_49_n_5
    SLICE_X69Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.083 r  u_cpu/exe_stage/hilo_temp2_i_44/CO[3]
                         net (fo=1, routed)           0.000     4.083    u_cpu/exe_stage/hilo_temp2_i_44_n_5
    SLICE_X69Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.181 r  u_cpu/exe_stage/hilo_temp2_i_38/CO[3]
                         net (fo=1, routed)           0.000     4.181    u_cpu/exe_stage/hilo_temp2_i_38_n_5
    SLICE_X69Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.279 r  u_cpu/exe_stage/hilo_temp2__0_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.279    u_cpu/exe_stage/hilo_temp2__0_i_30_n_5
    SLICE_X69Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     4.460 r  u_cpu/exe_stage/hilo_temp2__0_i_25/O[0]
                         net (fo=2, routed)           0.461     4.921    u_cpu/exe_stage/bout0[21]
    SLICE_X72Y123        LUT4 (Prop_lut4_I3_O)        0.249     5.170 r  u_cpu/exe_stage/aluout_reg[23]_i_9/O
                         net (fo=1, routed)           0.000     5.170    u_cpu/exe_stage/aluout_reg[23]_i_9_n_5
    SLICE_X72Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     5.614 r  u_cpu/exe_stage/aluout_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.614    u_cpu/exe_stage/aluout_reg[23]_i_3_n_5
    SLICE_X72Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.714 r  u_cpu/exe_stage/aluout_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.008     5.722    u_cpu/exe_stage/aluout_reg[27]_i_3_n_5
    SLICE_X72Y125        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     5.984 r  u_cpu/exe_stage/aluout_reg[29]_i_3/O[3]
                         net (fo=5, routed)           0.372     6.356    u_cpu/exe_stage/p_2_in
    SLICE_X70Y126        LUT5 (Prop_lut5_I1_O)        0.250     6.606 r  u_cpu/exe_stage/controlsM[1]_i_1/O
                         net (fo=7, routed)           0.805     7.412    u_cpu/decode_stage/controlsE[0]
    SLICE_X48Y127        LUT6 (Prop_lut6_I4_O)        0.105     7.517 f  u_cpu/decode_stage/srcbE[31]_i_3/O
                         net (fo=35, routed)          0.715     8.231    u_cpu/decode_stage/forwardbD[0]
    SLICE_X46Y122        LUT2 (Prop_lut2_I1_O)        0.105     8.336 r  u_cpu/decode_stage/inst_sram_addr[31]_i_107/O
                         net (fo=32, routed)          0.962     9.298    u_cpu/decode_stage/inst_sram_addr_reg[31]
    SLICE_X56Y119        LUT6 (Prop_lut6_I3_O)        0.105     9.403 r  u_cpu/decode_stage/inst_sram_addr[31]_i_120/O
                         net (fo=2, routed)           0.950    10.353    u_cpu/decode_stage/inst_sram_addr[31]_i_120_n_5
    SLICE_X56Y122        LUT6 (Prop_lut6_I0_O)        0.105    10.458 r  u_cpu/decode_stage/inst_sram_addr[31]_i_92/O
                         net (fo=1, routed)           0.000    10.458    u_cpu/decode_stage/inst_sram_addr[31]_i_92_n_5
    SLICE_X56Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.902 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.000    10.902    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_45_n_5
    SLICE_X56Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.002 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.002    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_29_n_5
    SLICE_X56Y124        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    11.193 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_19/CO[2]
                         net (fo=1, routed)           0.838    12.031    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_19_n_6
    SLICE_X56Y118        LUT5 (Prop_lut5_I0_O)        0.252    12.283 r  u_cpu/decode_stage/inst_sram_addr[31]_i_14/O
                         net (fo=1, routed)           0.425    12.708    u_cpu/decode_stage/inst_sram_addr[31]_i_14_n_5
    SLICE_X55Y118        LUT6 (Prop_lut6_I2_O)        0.105    12.813 r  u_cpu/decode_stage/inst_sram_addr[31]_i_7/O
                         net (fo=32, routed)          0.828    13.641    u_cpu/decode_stage/branchD
    SLICE_X59Y128        LUT5 (Prop_lut5_I2_O)        0.105    13.746 r  u_cpu/decode_stage/inst_sram_addr[25]_i_1/O
                         net (fo=1, routed)           0.000    13.746    u_cpu/fetch_stage/D[25]
    SLICE_X59Y128        FDSE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.287    18.620    u_cpu/fetch_stage/cpu_clk
    SLICE_X59Y128        FDSE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[25]/C
                         clock pessimism             -0.455    18.165    
                         clock uncertainty           -0.087    18.078    
    SLICE_X59Y128        FDSE (Setup_fdse_C_D)        0.030    18.108    u_cpu/fetch_stage/inst_sram_addr_reg[25]
  -------------------------------------------------------------------
                         required time                         18.108    
                         arrival time                         -13.746    
  -------------------------------------------------------------------
                         slack                                  4.362    

Slack (MET) :             4.367ns  (required time - arrival time)
  Source:                 u_cpu/exe_stage/rtE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/fetch_stage/inst_sram_addr_reg[27]/D
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        15.537ns  (logic 5.127ns (32.998%)  route 10.410ns (67.002%))
  Logic Levels:           26  (CARRY4=12 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 18.620 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.394    -1.794    u_cpu/exe_stage/cpu_clk
    SLICE_X47Y126        FDRE                                         r  u_cpu/exe_stage/rtE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y126        FDRE (Prop_fdre_C_Q)         0.379    -1.415 r  u_cpu/exe_stage/rtE_reg[0]/Q
                         net (fo=6, routed)           0.828    -0.587    u_cpu/exe_stage/rtE[0]
    SLICE_X46Y128        LUT6 (Prop_lut6_I3_O)        0.105    -0.482 r  u_cpu/exe_stage/mem_write_dataM[31]_i_5/O
                         net (fo=1, routed)           0.222    -0.260    u_cpu/wb_stage/rtE_reg[2]
    SLICE_X46Y128        LUT6 (Prop_lut6_I4_O)        0.105    -0.155 r  u_cpu/wb_stage/mem_write_dataM[31]_i_2/O
                         net (fo=3, routed)           0.468     0.314    u_cpu/exe_stage/writereg_next_reg[3]_2
    SLICE_X48Y129        LUT3 (Prop_lut3_I0_O)        0.105     0.419 f  u_cpu/exe_stage/mem_write_dataM[30]_i_4/O
                         net (fo=31, routed)          1.098     1.517    u_cpu/exe_stage/mem_write_dataM[30]_i_4_n_5
    SLICE_X48Y120        LUT6 (Prop_lut6_I5_O)        0.105     1.622 f  u_cpu/exe_stage/mem_write_dataM[1]_i_1/O
                         net (fo=2, routed)           0.960     2.582    u_cpu/exe_stage/mem_write_dataM_reg[31]_0[1]
    SLICE_X69Y120        LUT3 (Prop_lut3_I2_O)        0.126     2.708 r  u_cpu/exe_stage/hilo_temp2_i_58/O
                         net (fo=29, routed)          0.472     3.180    u_cpu/exe_stage/p_0_in[1]
    SLICE_X69Y119        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.707     3.887 r  u_cpu/exe_stage/hilo_temp2_i_54/CO[3]
                         net (fo=1, routed)           0.000     3.887    u_cpu/exe_stage/hilo_temp2_i_54_n_5
    SLICE_X69Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.985 r  u_cpu/exe_stage/hilo_temp2_i_49/CO[3]
                         net (fo=1, routed)           0.000     3.985    u_cpu/exe_stage/hilo_temp2_i_49_n_5
    SLICE_X69Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.083 r  u_cpu/exe_stage/hilo_temp2_i_44/CO[3]
                         net (fo=1, routed)           0.000     4.083    u_cpu/exe_stage/hilo_temp2_i_44_n_5
    SLICE_X69Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.181 r  u_cpu/exe_stage/hilo_temp2_i_38/CO[3]
                         net (fo=1, routed)           0.000     4.181    u_cpu/exe_stage/hilo_temp2_i_38_n_5
    SLICE_X69Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.279 r  u_cpu/exe_stage/hilo_temp2__0_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.279    u_cpu/exe_stage/hilo_temp2__0_i_30_n_5
    SLICE_X69Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     4.460 r  u_cpu/exe_stage/hilo_temp2__0_i_25/O[0]
                         net (fo=2, routed)           0.461     4.921    u_cpu/exe_stage/bout0[21]
    SLICE_X72Y123        LUT4 (Prop_lut4_I3_O)        0.249     5.170 r  u_cpu/exe_stage/aluout_reg[23]_i_9/O
                         net (fo=1, routed)           0.000     5.170    u_cpu/exe_stage/aluout_reg[23]_i_9_n_5
    SLICE_X72Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     5.614 r  u_cpu/exe_stage/aluout_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.614    u_cpu/exe_stage/aluout_reg[23]_i_3_n_5
    SLICE_X72Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.714 r  u_cpu/exe_stage/aluout_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.008     5.722    u_cpu/exe_stage/aluout_reg[27]_i_3_n_5
    SLICE_X72Y125        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     5.984 r  u_cpu/exe_stage/aluout_reg[29]_i_3/O[3]
                         net (fo=5, routed)           0.372     6.356    u_cpu/exe_stage/p_2_in
    SLICE_X70Y126        LUT5 (Prop_lut5_I1_O)        0.250     6.606 r  u_cpu/exe_stage/controlsM[1]_i_1/O
                         net (fo=7, routed)           0.805     7.412    u_cpu/decode_stage/controlsE[0]
    SLICE_X48Y127        LUT6 (Prop_lut6_I4_O)        0.105     7.517 f  u_cpu/decode_stage/srcbE[31]_i_3/O
                         net (fo=35, routed)          0.715     8.231    u_cpu/decode_stage/forwardbD[0]
    SLICE_X46Y122        LUT2 (Prop_lut2_I1_O)        0.105     8.336 r  u_cpu/decode_stage/inst_sram_addr[31]_i_107/O
                         net (fo=32, routed)          0.962     9.298    u_cpu/decode_stage/inst_sram_addr_reg[31]
    SLICE_X56Y119        LUT6 (Prop_lut6_I3_O)        0.105     9.403 r  u_cpu/decode_stage/inst_sram_addr[31]_i_120/O
                         net (fo=2, routed)           0.950    10.353    u_cpu/decode_stage/inst_sram_addr[31]_i_120_n_5
    SLICE_X56Y122        LUT6 (Prop_lut6_I0_O)        0.105    10.458 r  u_cpu/decode_stage/inst_sram_addr[31]_i_92/O
                         net (fo=1, routed)           0.000    10.458    u_cpu/decode_stage/inst_sram_addr[31]_i_92_n_5
    SLICE_X56Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.902 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.000    10.902    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_45_n_5
    SLICE_X56Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.002 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.002    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_29_n_5
    SLICE_X56Y124        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    11.193 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_19/CO[2]
                         net (fo=1, routed)           0.838    12.031    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_19_n_6
    SLICE_X56Y118        LUT5 (Prop_lut5_I0_O)        0.252    12.283 r  u_cpu/decode_stage/inst_sram_addr[31]_i_14/O
                         net (fo=1, routed)           0.425    12.708    u_cpu/decode_stage/inst_sram_addr[31]_i_14_n_5
    SLICE_X55Y118        LUT6 (Prop_lut6_I2_O)        0.105    12.813 r  u_cpu/decode_stage/inst_sram_addr[31]_i_7/O
                         net (fo=32, routed)          0.825    13.638    u_cpu/decode_stage/branchD
    SLICE_X59Y128        LUT5 (Prop_lut5_I2_O)        0.105    13.743 r  u_cpu/decode_stage/inst_sram_addr[27]_i_1/O
                         net (fo=1, routed)           0.000    13.743    u_cpu/fetch_stage/D[27]
    SLICE_X59Y128        FDSE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.287    18.620    u_cpu/fetch_stage/cpu_clk
    SLICE_X59Y128        FDSE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[27]/C
                         clock pessimism             -0.455    18.165    
                         clock uncertainty           -0.087    18.078    
    SLICE_X59Y128        FDSE (Setup_fdse_C_D)        0.032    18.110    u_cpu/fetch_stage/inst_sram_addr_reg[27]
  -------------------------------------------------------------------
                         required time                         18.110    
                         arrival time                         -13.743    
  -------------------------------------------------------------------
                         slack                                  4.367    

Slack (MET) :             4.430ns  (required time - arrival time)
  Source:                 u_cpu/exe_stage/rtE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/fetch_stage/inst_sram_addr_reg[29]/D
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        15.473ns  (logic 5.127ns (33.135%)  route 10.346ns (66.865%))
  Logic Levels:           26  (CARRY4=12 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 18.618 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.394    -1.794    u_cpu/exe_stage/cpu_clk
    SLICE_X47Y126        FDRE                                         r  u_cpu/exe_stage/rtE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y126        FDRE (Prop_fdre_C_Q)         0.379    -1.415 r  u_cpu/exe_stage/rtE_reg[0]/Q
                         net (fo=6, routed)           0.828    -0.587    u_cpu/exe_stage/rtE[0]
    SLICE_X46Y128        LUT6 (Prop_lut6_I3_O)        0.105    -0.482 r  u_cpu/exe_stage/mem_write_dataM[31]_i_5/O
                         net (fo=1, routed)           0.222    -0.260    u_cpu/wb_stage/rtE_reg[2]
    SLICE_X46Y128        LUT6 (Prop_lut6_I4_O)        0.105    -0.155 r  u_cpu/wb_stage/mem_write_dataM[31]_i_2/O
                         net (fo=3, routed)           0.468     0.314    u_cpu/exe_stage/writereg_next_reg[3]_2
    SLICE_X48Y129        LUT3 (Prop_lut3_I0_O)        0.105     0.419 f  u_cpu/exe_stage/mem_write_dataM[30]_i_4/O
                         net (fo=31, routed)          1.098     1.517    u_cpu/exe_stage/mem_write_dataM[30]_i_4_n_5
    SLICE_X48Y120        LUT6 (Prop_lut6_I5_O)        0.105     1.622 f  u_cpu/exe_stage/mem_write_dataM[1]_i_1/O
                         net (fo=2, routed)           0.960     2.582    u_cpu/exe_stage/mem_write_dataM_reg[31]_0[1]
    SLICE_X69Y120        LUT3 (Prop_lut3_I2_O)        0.126     2.708 r  u_cpu/exe_stage/hilo_temp2_i_58/O
                         net (fo=29, routed)          0.472     3.180    u_cpu/exe_stage/p_0_in[1]
    SLICE_X69Y119        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.707     3.887 r  u_cpu/exe_stage/hilo_temp2_i_54/CO[3]
                         net (fo=1, routed)           0.000     3.887    u_cpu/exe_stage/hilo_temp2_i_54_n_5
    SLICE_X69Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.985 r  u_cpu/exe_stage/hilo_temp2_i_49/CO[3]
                         net (fo=1, routed)           0.000     3.985    u_cpu/exe_stage/hilo_temp2_i_49_n_5
    SLICE_X69Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.083 r  u_cpu/exe_stage/hilo_temp2_i_44/CO[3]
                         net (fo=1, routed)           0.000     4.083    u_cpu/exe_stage/hilo_temp2_i_44_n_5
    SLICE_X69Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.181 r  u_cpu/exe_stage/hilo_temp2_i_38/CO[3]
                         net (fo=1, routed)           0.000     4.181    u_cpu/exe_stage/hilo_temp2_i_38_n_5
    SLICE_X69Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.279 r  u_cpu/exe_stage/hilo_temp2__0_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.279    u_cpu/exe_stage/hilo_temp2__0_i_30_n_5
    SLICE_X69Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     4.460 r  u_cpu/exe_stage/hilo_temp2__0_i_25/O[0]
                         net (fo=2, routed)           0.461     4.921    u_cpu/exe_stage/bout0[21]
    SLICE_X72Y123        LUT4 (Prop_lut4_I3_O)        0.249     5.170 r  u_cpu/exe_stage/aluout_reg[23]_i_9/O
                         net (fo=1, routed)           0.000     5.170    u_cpu/exe_stage/aluout_reg[23]_i_9_n_5
    SLICE_X72Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     5.614 r  u_cpu/exe_stage/aluout_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.614    u_cpu/exe_stage/aluout_reg[23]_i_3_n_5
    SLICE_X72Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.714 r  u_cpu/exe_stage/aluout_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.008     5.722    u_cpu/exe_stage/aluout_reg[27]_i_3_n_5
    SLICE_X72Y125        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     5.984 r  u_cpu/exe_stage/aluout_reg[29]_i_3/O[3]
                         net (fo=5, routed)           0.372     6.356    u_cpu/exe_stage/p_2_in
    SLICE_X70Y126        LUT5 (Prop_lut5_I1_O)        0.250     6.606 r  u_cpu/exe_stage/controlsM[1]_i_1/O
                         net (fo=7, routed)           0.805     7.412    u_cpu/decode_stage/controlsE[0]
    SLICE_X48Y127        LUT6 (Prop_lut6_I4_O)        0.105     7.517 f  u_cpu/decode_stage/srcbE[31]_i_3/O
                         net (fo=35, routed)          0.715     8.231    u_cpu/decode_stage/forwardbD[0]
    SLICE_X46Y122        LUT2 (Prop_lut2_I1_O)        0.105     8.336 r  u_cpu/decode_stage/inst_sram_addr[31]_i_107/O
                         net (fo=32, routed)          0.962     9.298    u_cpu/decode_stage/inst_sram_addr_reg[31]
    SLICE_X56Y119        LUT6 (Prop_lut6_I3_O)        0.105     9.403 r  u_cpu/decode_stage/inst_sram_addr[31]_i_120/O
                         net (fo=2, routed)           0.950    10.353    u_cpu/decode_stage/inst_sram_addr[31]_i_120_n_5
    SLICE_X56Y122        LUT6 (Prop_lut6_I0_O)        0.105    10.458 r  u_cpu/decode_stage/inst_sram_addr[31]_i_92/O
                         net (fo=1, routed)           0.000    10.458    u_cpu/decode_stage/inst_sram_addr[31]_i_92_n_5
    SLICE_X56Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.902 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.000    10.902    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_45_n_5
    SLICE_X56Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.002 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.002    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_29_n_5
    SLICE_X56Y124        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    11.193 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_19/CO[2]
                         net (fo=1, routed)           0.838    12.031    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_19_n_6
    SLICE_X56Y118        LUT5 (Prop_lut5_I0_O)        0.252    12.283 r  u_cpu/decode_stage/inst_sram_addr[31]_i_14/O
                         net (fo=1, routed)           0.425    12.708    u_cpu/decode_stage/inst_sram_addr[31]_i_14_n_5
    SLICE_X55Y118        LUT6 (Prop_lut6_I2_O)        0.105    12.813 r  u_cpu/decode_stage/inst_sram_addr[31]_i_7/O
                         net (fo=32, routed)          0.761    13.574    u_cpu/decode_stage/branchD
    SLICE_X59Y126        LUT5 (Prop_lut5_I2_O)        0.105    13.679 r  u_cpu/decode_stage/inst_sram_addr[29]_i_1/O
                         net (fo=1, routed)           0.000    13.679    u_cpu/fetch_stage/D[29]
    SLICE_X59Y126        FDSE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.285    18.618    u_cpu/fetch_stage/cpu_clk
    SLICE_X59Y126        FDSE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[29]/C
                         clock pessimism             -0.455    18.163    
                         clock uncertainty           -0.087    18.076    
    SLICE_X59Y126        FDSE (Setup_fdse_C_D)        0.033    18.109    u_cpu/fetch_stage/inst_sram_addr_reg[29]
  -------------------------------------------------------------------
                         required time                         18.109    
                         arrival time                         -13.679    
  -------------------------------------------------------------------
                         slack                                  4.430    

Slack (MET) :             4.433ns  (required time - arrival time)
  Source:                 u_cpu/exe_stage/rtE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/fetch_stage/inst_sram_addr_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        15.469ns  (logic 5.127ns (33.144%)  route 10.342ns (66.856%))
  Logic Levels:           26  (CARRY4=12 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 18.618 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.394    -1.794    u_cpu/exe_stage/cpu_clk
    SLICE_X47Y126        FDRE                                         r  u_cpu/exe_stage/rtE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y126        FDRE (Prop_fdre_C_Q)         0.379    -1.415 r  u_cpu/exe_stage/rtE_reg[0]/Q
                         net (fo=6, routed)           0.828    -0.587    u_cpu/exe_stage/rtE[0]
    SLICE_X46Y128        LUT6 (Prop_lut6_I3_O)        0.105    -0.482 r  u_cpu/exe_stage/mem_write_dataM[31]_i_5/O
                         net (fo=1, routed)           0.222    -0.260    u_cpu/wb_stage/rtE_reg[2]
    SLICE_X46Y128        LUT6 (Prop_lut6_I4_O)        0.105    -0.155 r  u_cpu/wb_stage/mem_write_dataM[31]_i_2/O
                         net (fo=3, routed)           0.468     0.314    u_cpu/exe_stage/writereg_next_reg[3]_2
    SLICE_X48Y129        LUT3 (Prop_lut3_I0_O)        0.105     0.419 f  u_cpu/exe_stage/mem_write_dataM[30]_i_4/O
                         net (fo=31, routed)          1.098     1.517    u_cpu/exe_stage/mem_write_dataM[30]_i_4_n_5
    SLICE_X48Y120        LUT6 (Prop_lut6_I5_O)        0.105     1.622 f  u_cpu/exe_stage/mem_write_dataM[1]_i_1/O
                         net (fo=2, routed)           0.960     2.582    u_cpu/exe_stage/mem_write_dataM_reg[31]_0[1]
    SLICE_X69Y120        LUT3 (Prop_lut3_I2_O)        0.126     2.708 r  u_cpu/exe_stage/hilo_temp2_i_58/O
                         net (fo=29, routed)          0.472     3.180    u_cpu/exe_stage/p_0_in[1]
    SLICE_X69Y119        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.707     3.887 r  u_cpu/exe_stage/hilo_temp2_i_54/CO[3]
                         net (fo=1, routed)           0.000     3.887    u_cpu/exe_stage/hilo_temp2_i_54_n_5
    SLICE_X69Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.985 r  u_cpu/exe_stage/hilo_temp2_i_49/CO[3]
                         net (fo=1, routed)           0.000     3.985    u_cpu/exe_stage/hilo_temp2_i_49_n_5
    SLICE_X69Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.083 r  u_cpu/exe_stage/hilo_temp2_i_44/CO[3]
                         net (fo=1, routed)           0.000     4.083    u_cpu/exe_stage/hilo_temp2_i_44_n_5
    SLICE_X69Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.181 r  u_cpu/exe_stage/hilo_temp2_i_38/CO[3]
                         net (fo=1, routed)           0.000     4.181    u_cpu/exe_stage/hilo_temp2_i_38_n_5
    SLICE_X69Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.279 r  u_cpu/exe_stage/hilo_temp2__0_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.279    u_cpu/exe_stage/hilo_temp2__0_i_30_n_5
    SLICE_X69Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     4.460 r  u_cpu/exe_stage/hilo_temp2__0_i_25/O[0]
                         net (fo=2, routed)           0.461     4.921    u_cpu/exe_stage/bout0[21]
    SLICE_X72Y123        LUT4 (Prop_lut4_I3_O)        0.249     5.170 r  u_cpu/exe_stage/aluout_reg[23]_i_9/O
                         net (fo=1, routed)           0.000     5.170    u_cpu/exe_stage/aluout_reg[23]_i_9_n_5
    SLICE_X72Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     5.614 r  u_cpu/exe_stage/aluout_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.614    u_cpu/exe_stage/aluout_reg[23]_i_3_n_5
    SLICE_X72Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.714 r  u_cpu/exe_stage/aluout_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.008     5.722    u_cpu/exe_stage/aluout_reg[27]_i_3_n_5
    SLICE_X72Y125        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     5.984 r  u_cpu/exe_stage/aluout_reg[29]_i_3/O[3]
                         net (fo=5, routed)           0.372     6.356    u_cpu/exe_stage/p_2_in
    SLICE_X70Y126        LUT5 (Prop_lut5_I1_O)        0.250     6.606 r  u_cpu/exe_stage/controlsM[1]_i_1/O
                         net (fo=7, routed)           0.805     7.412    u_cpu/decode_stage/controlsE[0]
    SLICE_X48Y127        LUT6 (Prop_lut6_I4_O)        0.105     7.517 f  u_cpu/decode_stage/srcbE[31]_i_3/O
                         net (fo=35, routed)          0.715     8.231    u_cpu/decode_stage/forwardbD[0]
    SLICE_X46Y122        LUT2 (Prop_lut2_I1_O)        0.105     8.336 r  u_cpu/decode_stage/inst_sram_addr[31]_i_107/O
                         net (fo=32, routed)          0.962     9.298    u_cpu/decode_stage/inst_sram_addr_reg[31]
    SLICE_X56Y119        LUT6 (Prop_lut6_I3_O)        0.105     9.403 r  u_cpu/decode_stage/inst_sram_addr[31]_i_120/O
                         net (fo=2, routed)           0.950    10.353    u_cpu/decode_stage/inst_sram_addr[31]_i_120_n_5
    SLICE_X56Y122        LUT6 (Prop_lut6_I0_O)        0.105    10.458 r  u_cpu/decode_stage/inst_sram_addr[31]_i_92/O
                         net (fo=1, routed)           0.000    10.458    u_cpu/decode_stage/inst_sram_addr[31]_i_92_n_5
    SLICE_X56Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.902 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.000    10.902    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_45_n_5
    SLICE_X56Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.002 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.002    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_29_n_5
    SLICE_X56Y124        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    11.193 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_19/CO[2]
                         net (fo=1, routed)           0.838    12.031    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_19_n_6
    SLICE_X56Y118        LUT5 (Prop_lut5_I0_O)        0.252    12.283 r  u_cpu/decode_stage/inst_sram_addr[31]_i_14/O
                         net (fo=1, routed)           0.425    12.708    u_cpu/decode_stage/inst_sram_addr[31]_i_14_n_5
    SLICE_X55Y118        LUT6 (Prop_lut6_I2_O)        0.105    12.813 r  u_cpu/decode_stage/inst_sram_addr[31]_i_7/O
                         net (fo=32, routed)          0.757    13.570    u_cpu/decode_stage/branchD
    SLICE_X59Y126        LUT5 (Prop_lut5_I2_O)        0.105    13.675 r  u_cpu/decode_stage/inst_sram_addr[26]_i_1/O
                         net (fo=1, routed)           0.000    13.675    u_cpu/fetch_stage/D[26]
    SLICE_X59Y126        FDSE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.285    18.618    u_cpu/fetch_stage/cpu_clk
    SLICE_X59Y126        FDSE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[26]/C
                         clock pessimism             -0.455    18.163    
                         clock uncertainty           -0.087    18.076    
    SLICE_X59Y126        FDSE (Setup_fdse_C_D)        0.032    18.108    u_cpu/fetch_stage/inst_sram_addr_reg[26]
  -------------------------------------------------------------------
                         required time                         18.108    
                         arrival time                         -13.675    
  -------------------------------------------------------------------
                         slack                                  4.433    

Slack (MET) :             4.434ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        15.183ns  (logic 0.379ns (2.496%)  route 14.804ns (97.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.952ns = ( 19.048 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.496ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.692    -1.496    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.379    -1.117 f  cpu_resetn_reg/Q
                         net (fo=333, routed)        14.804    13.687    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/s_aresetn
    RAMB36_X0Y0          RAMB36E1                                     r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.715    19.048    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/s_aclk
    RAMB36_X0Y0          RAMB36E1                                     r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.508    18.540    
                         clock uncertainty           -0.087    18.453    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.332    18.121    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.121    
                         arrival time                         -13.687    
  -------------------------------------------------------------------
                         slack                                  4.434    

Slack (MET) :             4.436ns  (required time - arrival time)
  Source:                 u_cpu/exe_stage/rtE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/fetch_stage/inst_sram_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        15.437ns  (logic 5.127ns (33.213%)  route 10.310ns (66.787%))
  Logic Levels:           26  (CARRY4=12 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 18.625 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.394    -1.794    u_cpu/exe_stage/cpu_clk
    SLICE_X47Y126        FDRE                                         r  u_cpu/exe_stage/rtE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y126        FDRE (Prop_fdre_C_Q)         0.379    -1.415 r  u_cpu/exe_stage/rtE_reg[0]/Q
                         net (fo=6, routed)           0.828    -0.587    u_cpu/exe_stage/rtE[0]
    SLICE_X46Y128        LUT6 (Prop_lut6_I3_O)        0.105    -0.482 r  u_cpu/exe_stage/mem_write_dataM[31]_i_5/O
                         net (fo=1, routed)           0.222    -0.260    u_cpu/wb_stage/rtE_reg[2]
    SLICE_X46Y128        LUT6 (Prop_lut6_I4_O)        0.105    -0.155 r  u_cpu/wb_stage/mem_write_dataM[31]_i_2/O
                         net (fo=3, routed)           0.468     0.314    u_cpu/exe_stage/writereg_next_reg[3]_2
    SLICE_X48Y129        LUT3 (Prop_lut3_I0_O)        0.105     0.419 f  u_cpu/exe_stage/mem_write_dataM[30]_i_4/O
                         net (fo=31, routed)          1.098     1.517    u_cpu/exe_stage/mem_write_dataM[30]_i_4_n_5
    SLICE_X48Y120        LUT6 (Prop_lut6_I5_O)        0.105     1.622 f  u_cpu/exe_stage/mem_write_dataM[1]_i_1/O
                         net (fo=2, routed)           0.960     2.582    u_cpu/exe_stage/mem_write_dataM_reg[31]_0[1]
    SLICE_X69Y120        LUT3 (Prop_lut3_I2_O)        0.126     2.708 r  u_cpu/exe_stage/hilo_temp2_i_58/O
                         net (fo=29, routed)          0.472     3.180    u_cpu/exe_stage/p_0_in[1]
    SLICE_X69Y119        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.707     3.887 r  u_cpu/exe_stage/hilo_temp2_i_54/CO[3]
                         net (fo=1, routed)           0.000     3.887    u_cpu/exe_stage/hilo_temp2_i_54_n_5
    SLICE_X69Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.985 r  u_cpu/exe_stage/hilo_temp2_i_49/CO[3]
                         net (fo=1, routed)           0.000     3.985    u_cpu/exe_stage/hilo_temp2_i_49_n_5
    SLICE_X69Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.083 r  u_cpu/exe_stage/hilo_temp2_i_44/CO[3]
                         net (fo=1, routed)           0.000     4.083    u_cpu/exe_stage/hilo_temp2_i_44_n_5
    SLICE_X69Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.181 r  u_cpu/exe_stage/hilo_temp2_i_38/CO[3]
                         net (fo=1, routed)           0.000     4.181    u_cpu/exe_stage/hilo_temp2_i_38_n_5
    SLICE_X69Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.279 r  u_cpu/exe_stage/hilo_temp2__0_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.279    u_cpu/exe_stage/hilo_temp2__0_i_30_n_5
    SLICE_X69Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     4.460 r  u_cpu/exe_stage/hilo_temp2__0_i_25/O[0]
                         net (fo=2, routed)           0.461     4.921    u_cpu/exe_stage/bout0[21]
    SLICE_X72Y123        LUT4 (Prop_lut4_I3_O)        0.249     5.170 r  u_cpu/exe_stage/aluout_reg[23]_i_9/O
                         net (fo=1, routed)           0.000     5.170    u_cpu/exe_stage/aluout_reg[23]_i_9_n_5
    SLICE_X72Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     5.614 r  u_cpu/exe_stage/aluout_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.614    u_cpu/exe_stage/aluout_reg[23]_i_3_n_5
    SLICE_X72Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.714 r  u_cpu/exe_stage/aluout_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.008     5.722    u_cpu/exe_stage/aluout_reg[27]_i_3_n_5
    SLICE_X72Y125        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     5.984 r  u_cpu/exe_stage/aluout_reg[29]_i_3/O[3]
                         net (fo=5, routed)           0.372     6.356    u_cpu/exe_stage/p_2_in
    SLICE_X70Y126        LUT5 (Prop_lut5_I1_O)        0.250     6.606 r  u_cpu/exe_stage/controlsM[1]_i_1/O
                         net (fo=7, routed)           0.805     7.412    u_cpu/decode_stage/controlsE[0]
    SLICE_X48Y127        LUT6 (Prop_lut6_I4_O)        0.105     7.517 f  u_cpu/decode_stage/srcbE[31]_i_3/O
                         net (fo=35, routed)          0.715     8.231    u_cpu/decode_stage/forwardbD[0]
    SLICE_X46Y122        LUT2 (Prop_lut2_I1_O)        0.105     8.336 r  u_cpu/decode_stage/inst_sram_addr[31]_i_107/O
                         net (fo=32, routed)          0.962     9.298    u_cpu/decode_stage/inst_sram_addr_reg[31]
    SLICE_X56Y119        LUT6 (Prop_lut6_I3_O)        0.105     9.403 r  u_cpu/decode_stage/inst_sram_addr[31]_i_120/O
                         net (fo=2, routed)           0.950    10.353    u_cpu/decode_stage/inst_sram_addr[31]_i_120_n_5
    SLICE_X56Y122        LUT6 (Prop_lut6_I0_O)        0.105    10.458 r  u_cpu/decode_stage/inst_sram_addr[31]_i_92/O
                         net (fo=1, routed)           0.000    10.458    u_cpu/decode_stage/inst_sram_addr[31]_i_92_n_5
    SLICE_X56Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.902 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.000    10.902    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_45_n_5
    SLICE_X56Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.002 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.002    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_29_n_5
    SLICE_X56Y124        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    11.193 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_19/CO[2]
                         net (fo=1, routed)           0.838    12.031    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_19_n_6
    SLICE_X56Y118        LUT5 (Prop_lut5_I0_O)        0.252    12.283 r  u_cpu/decode_stage/inst_sram_addr[31]_i_14/O
                         net (fo=1, routed)           0.425    12.708    u_cpu/decode_stage/inst_sram_addr[31]_i_14_n_5
    SLICE_X55Y118        LUT6 (Prop_lut6_I2_O)        0.105    12.813 r  u_cpu/decode_stage/inst_sram_addr[31]_i_7/O
                         net (fo=32, routed)          0.439    13.252    u_cpu/decode_stage/branchD
    SLICE_X57Y119        LUT5 (Prop_lut5_I2_O)        0.105    13.357 r  u_cpu/decode_stage/inst_sram_addr[7]_i_1/O
                         net (fo=1, routed)           0.286    13.643    u_cpu/fetch_stage/D[7]
    SLICE_X56Y119        FDRE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.292    18.625    u_cpu/fetch_stage/cpu_clk
    SLICE_X56Y119        FDRE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[7]/C
                         clock pessimism             -0.455    18.170    
                         clock uncertainty           -0.087    18.083    
    SLICE_X56Y119        FDRE (Setup_fdre_C_D)       -0.004    18.079    u_cpu/fetch_stage/inst_sram_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         18.079    
                         arrival time                         -13.643    
  -------------------------------------------------------------------
                         slack                                  4.436    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_cpu/mem_stage/aluoutM_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_tags_reg_0_63_7_7/SP/I
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.329%)  route 0.109ns (43.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.569    -0.551    u_cpu/mem_stage/cpu_clk
    SLICE_X67Y120        FDRE                                         r  u_cpu/mem_stage/aluoutM_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  u_cpu/mem_stage/aluoutM_reg[15]/Q
                         net (fo=5, routed)           0.109    -0.301    u_cpu/d_cache/d_tags_reg_0_63_7_7/D
    SLICE_X68Y119        RAMS64E                                      r  u_cpu/d_cache/d_tags_reg_0_63_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.839    -0.312    u_cpu/d_cache/d_tags_reg_0_63_7_7/WCLK
    SLICE_X68Y119        RAMS64E                                      r  u_cpu/d_cache/d_tags_reg_0_63_7_7/SP/CLK
                         clock pessimism             -0.224    -0.536    
    SLICE_X68Y119        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.147    -0.389    u_cpu/d_cache/d_tags_reg_0_63_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.094%)  route 0.312ns (68.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.576    -0.544    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
    SLICE_X75Y102        FDRE                                         r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[1]/Q
                         net (fo=9, routed)           0.312    -0.090    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/ADDRD1
    SLICE_X76Y102        RAMD32                                       r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.845    -0.306    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/WCLK
    SLICE_X76Y102        RAMD32                                       r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMA/CLK
                         clock pessimism             -0.203    -0.509    
    SLICE_X76Y102        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.200    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMA
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.094%)  route 0.312ns (68.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.576    -0.544    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
    SLICE_X75Y102        FDRE                                         r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[1]/Q
                         net (fo=9, routed)           0.312    -0.090    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/ADDRD1
    SLICE_X76Y102        RAMD32                                       r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.845    -0.306    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/WCLK
    SLICE_X76Y102        RAMD32                                       r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMA_D1/CLK
                         clock pessimism             -0.203    -0.509    
    SLICE_X76Y102        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.200    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.094%)  route 0.312ns (68.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.576    -0.544    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
    SLICE_X75Y102        FDRE                                         r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[1]/Q
                         net (fo=9, routed)           0.312    -0.090    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/ADDRD1
    SLICE_X76Y102        RAMD32                                       r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.845    -0.306    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/WCLK
    SLICE_X76Y102        RAMD32                                       r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMB/CLK
                         clock pessimism             -0.203    -0.509    
    SLICE_X76Y102        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.200    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMB
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.094%)  route 0.312ns (68.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.576    -0.544    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
    SLICE_X75Y102        FDRE                                         r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[1]/Q
                         net (fo=9, routed)           0.312    -0.090    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/ADDRD1
    SLICE_X76Y102        RAMD32                                       r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.845    -0.306    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/WCLK
    SLICE_X76Y102        RAMD32                                       r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMB_D1/CLK
                         clock pessimism             -0.203    -0.509    
    SLICE_X76Y102        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.200    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.094%)  route 0.312ns (68.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.576    -0.544    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
    SLICE_X75Y102        FDRE                                         r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[1]/Q
                         net (fo=9, routed)           0.312    -0.090    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/ADDRD1
    SLICE_X76Y102        RAMD32                                       r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.845    -0.306    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/WCLK
    SLICE_X76Y102        RAMD32                                       r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMC/CLK
                         clock pessimism             -0.203    -0.509    
    SLICE_X76Y102        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.200    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMC
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.094%)  route 0.312ns (68.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.576    -0.544    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
    SLICE_X75Y102        FDRE                                         r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[1]/Q
                         net (fo=9, routed)           0.312    -0.090    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/ADDRD1
    SLICE_X76Y102        RAMD32                                       r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.845    -0.306    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/WCLK
    SLICE_X76Y102        RAMD32                                       r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMC_D1/CLK
                         clock pessimism             -0.203    -0.509    
    SLICE_X76Y102        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.200    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.094%)  route 0.312ns (68.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.576    -0.544    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
    SLICE_X75Y102        FDRE                                         r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[1]/Q
                         net (fo=9, routed)           0.312    -0.090    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/ADDRD1
    SLICE_X76Y102        RAMS32                                       r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.845    -0.306    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/WCLK
    SLICE_X76Y102        RAMS32                                       r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMD/CLK
                         clock pessimism             -0.203    -0.509    
    SLICE_X76Y102        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.200    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMD
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.094%)  route 0.312ns (68.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.576    -0.544    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
    SLICE_X75Y102        FDRE                                         r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[1]/Q
                         net (fo=9, routed)           0.312    -0.090    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/ADDRD1
    SLICE_X76Y102        RAMS32                                       r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.845    -0.306    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/WCLK
    SLICE_X76Y102        RAMS32                                       r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMD_D1/CLK
                         clock pessimism             -0.203    -0.509    
    SLICE_X76Y102        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.200    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_r2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.652    -0.467    u_confreg/cpu_clk
    SLICE_X55Y97         FDRE                                         r  u_confreg/timer_r1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  u_confreg/timer_r1_reg[7]/Q
                         net (fo=1, routed)           0.055    -0.271    u_confreg/timer_r1[7]
    SLICE_X55Y97         FDRE                                         r  u_confreg/timer_r2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.927    -0.224    u_confreg/cpu_clk
    SLICE_X55Y97         FDRE                                         r  u_confreg/timer_r2_reg[7]/C
                         clock pessimism             -0.243    -0.467    
    SLICE_X55Y97         FDRE (Hold_fdre_C_D)         0.078    -0.389    u_confreg/timer_r2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X0Y11    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[120].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X0Y11    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[120].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X2Y24    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[144].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X2Y24    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[144].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X4Y30    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[168].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X4Y30    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[168].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X8Y3     u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[191].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X8Y3     u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[191].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X6Y23    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[214].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X6Y23    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[214].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X56Y111   u_cpu/i_cache/d_data4_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X56Y111   u_cpu/i_cache/d_data4_reg_0_63_1_1/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X56Y111   u_cpu/i_cache/d_data4_reg_0_63_2_2/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X56Y111   u_cpu/i_cache/d_data4_reg_0_63_3_3/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X60Y124   u_cpu/regfile/rf_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X60Y124   u_cpu/regfile/rf_reg_r1_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X60Y124   u_cpu/regfile/rf_reg_r1_0_31_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X60Y124   u_cpu/regfile/rf_reg_r1_0_31_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X60Y124   u_cpu/regfile/rf_reg_r1_0_31_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X60Y124   u_cpu/regfile/rf_reg_r1_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X76Y102   u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X76Y102   u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X76Y102   u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X76Y102   u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X76Y102   u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMC/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X56Y111   u_cpu/i_cache/d_data4_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X56Y111   u_cpu/i_cache/d_data4_reg_0_63_1_1/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X56Y111   u_cpu/i_cache/d_data4_reg_0_63_2_2/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X56Y111   u_cpu/i_cache/d_data4_reg_0_63_3_3/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X76Y102   u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  timer_clk_clk_pll
  To Clock:  timer_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        6.365ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.365ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 1.883ns (52.464%)  route 1.706ns (47.536%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 8.635 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.777ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.411    -1.777    u_confreg/timer_clk
    SLICE_X51Y106        FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y106        FDRE (Prop_fdre_C_Q)         0.348    -1.429 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.705     0.277    u_confreg/write_timer_begin_r2
    SLICE_X51Y98         LUT4 (Prop_lut4_I3_O)        0.242     0.519 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.519    u_confreg/timer[0]_i_6_n_5
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.959 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.959    u_confreg/timer_reg[0]_i_1_n_5
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.057 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.057    u_confreg/timer_reg[4]_i_1_n_5
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.155 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.155    u_confreg/timer_reg[8]_i_1_n_5
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.253 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.253    u_confreg/timer_reg[12]_i_1_n_5
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.351 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.351    u_confreg/timer_reg[16]_i_1_n_5
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.449 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.449    u_confreg/timer_reg[20]_i_1_n_5
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.547 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.547    u_confreg/timer_reg[24]_i_1_n_5
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.812 r  u_confreg/timer_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.812    u_confreg/timer_reg[28]_i_1_n_11
    SLICE_X51Y105        FDRE                                         r  u_confreg/timer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.302     8.635    u_confreg/timer_clk
    SLICE_X51Y105        FDRE                                         r  u_confreg/timer_reg[29]/C
                         clock pessimism             -0.439     8.196    
                         clock uncertainty           -0.077     8.119    
    SLICE_X51Y105        FDRE (Setup_fdre_C_D)        0.059     8.178    u_confreg/timer_reg[29]
  -------------------------------------------------------------------
                         required time                          8.178    
                         arrival time                          -1.812    
  -------------------------------------------------------------------
                         slack                                  6.365    

Slack (MET) :             6.370ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.584ns  (logic 1.878ns (52.398%)  route 1.706ns (47.602%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 8.635 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.777ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.411    -1.777    u_confreg/timer_clk
    SLICE_X51Y106        FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y106        FDRE (Prop_fdre_C_Q)         0.348    -1.429 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.705     0.277    u_confreg/write_timer_begin_r2
    SLICE_X51Y98         LUT4 (Prop_lut4_I3_O)        0.242     0.519 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.519    u_confreg/timer[0]_i_6_n_5
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.959 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.959    u_confreg/timer_reg[0]_i_1_n_5
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.057 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.057    u_confreg/timer_reg[4]_i_1_n_5
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.155 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.155    u_confreg/timer_reg[8]_i_1_n_5
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.253 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.253    u_confreg/timer_reg[12]_i_1_n_5
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.351 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.351    u_confreg/timer_reg[16]_i_1_n_5
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.449 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.449    u_confreg/timer_reg[20]_i_1_n_5
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.547 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.547    u_confreg/timer_reg[24]_i_1_n_5
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.807 r  u_confreg/timer_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.807    u_confreg/timer_reg[28]_i_1_n_9
    SLICE_X51Y105        FDRE                                         r  u_confreg/timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.302     8.635    u_confreg/timer_clk
    SLICE_X51Y105        FDRE                                         r  u_confreg/timer_reg[31]/C
                         clock pessimism             -0.439     8.196    
                         clock uncertainty           -0.077     8.119    
    SLICE_X51Y105        FDRE (Setup_fdre_C_D)        0.059     8.178    u_confreg/timer_reg[31]
  -------------------------------------------------------------------
                         required time                          8.178    
                         arrival time                          -1.807    
  -------------------------------------------------------------------
                         slack                                  6.370    

Slack (MET) :             6.430ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.524ns  (logic 1.818ns (51.587%)  route 1.706ns (48.413%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 8.635 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.777ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.411    -1.777    u_confreg/timer_clk
    SLICE_X51Y106        FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y106        FDRE (Prop_fdre_C_Q)         0.348    -1.429 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.705     0.277    u_confreg/write_timer_begin_r2
    SLICE_X51Y98         LUT4 (Prop_lut4_I3_O)        0.242     0.519 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.519    u_confreg/timer[0]_i_6_n_5
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.959 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.959    u_confreg/timer_reg[0]_i_1_n_5
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.057 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.057    u_confreg/timer_reg[4]_i_1_n_5
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.155 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.155    u_confreg/timer_reg[8]_i_1_n_5
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.253 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.253    u_confreg/timer_reg[12]_i_1_n_5
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.351 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.351    u_confreg/timer_reg[16]_i_1_n_5
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.449 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.449    u_confreg/timer_reg[20]_i_1_n_5
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.547 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.547    u_confreg/timer_reg[24]_i_1_n_5
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     1.747 r  u_confreg/timer_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.747    u_confreg/timer_reg[28]_i_1_n_10
    SLICE_X51Y105        FDRE                                         r  u_confreg/timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.302     8.635    u_confreg/timer_clk
    SLICE_X51Y105        FDRE                                         r  u_confreg/timer_reg[30]/C
                         clock pessimism             -0.439     8.196    
                         clock uncertainty           -0.077     8.119    
    SLICE_X51Y105        FDRE (Setup_fdre_C_D)        0.059     8.178    u_confreg/timer_reg[30]
  -------------------------------------------------------------------
                         required time                          8.178    
                         arrival time                          -1.747    
  -------------------------------------------------------------------
                         slack                                  6.430    

Slack (MET) :             6.449ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 1.799ns (51.325%)  route 1.706ns (48.675%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 8.635 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.777ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.411    -1.777    u_confreg/timer_clk
    SLICE_X51Y106        FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y106        FDRE (Prop_fdre_C_Q)         0.348    -1.429 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.705     0.277    u_confreg/write_timer_begin_r2
    SLICE_X51Y98         LUT4 (Prop_lut4_I3_O)        0.242     0.519 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.519    u_confreg/timer[0]_i_6_n_5
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.959 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.959    u_confreg/timer_reg[0]_i_1_n_5
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.057 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.057    u_confreg/timer_reg[4]_i_1_n_5
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.155 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.155    u_confreg/timer_reg[8]_i_1_n_5
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.253 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.253    u_confreg/timer_reg[12]_i_1_n_5
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.351 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.351    u_confreg/timer_reg[16]_i_1_n_5
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.449 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.449    u_confreg/timer_reg[20]_i_1_n_5
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.547 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.547    u_confreg/timer_reg[24]_i_1_n_5
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     1.728 r  u_confreg/timer_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.728    u_confreg/timer_reg[28]_i_1_n_12
    SLICE_X51Y105        FDRE                                         r  u_confreg/timer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.302     8.635    u_confreg/timer_clk
    SLICE_X51Y105        FDRE                                         r  u_confreg/timer_reg[28]/C
                         clock pessimism             -0.439     8.196    
                         clock uncertainty           -0.077     8.119    
    SLICE_X51Y105        FDRE (Setup_fdre_C_D)        0.059     8.178    u_confreg/timer_reg[28]
  -------------------------------------------------------------------
                         required time                          8.178    
                         arrival time                          -1.728    
  -------------------------------------------------------------------
                         slack                                  6.449    

Slack (MET) :             6.463ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.491ns  (logic 1.785ns (51.130%)  route 1.706ns (48.870%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 8.635 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.777ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.411    -1.777    u_confreg/timer_clk
    SLICE_X51Y106        FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y106        FDRE (Prop_fdre_C_Q)         0.348    -1.429 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.705     0.277    u_confreg/write_timer_begin_r2
    SLICE_X51Y98         LUT4 (Prop_lut4_I3_O)        0.242     0.519 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.519    u_confreg/timer[0]_i_6_n_5
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.959 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.959    u_confreg/timer_reg[0]_i_1_n_5
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.057 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.057    u_confreg/timer_reg[4]_i_1_n_5
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.155 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.155    u_confreg/timer_reg[8]_i_1_n_5
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.253 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.253    u_confreg/timer_reg[12]_i_1_n_5
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.351 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.351    u_confreg/timer_reg[16]_i_1_n_5
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.449 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.449    u_confreg/timer_reg[20]_i_1_n_5
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.714 r  u_confreg/timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.714    u_confreg/timer_reg[24]_i_1_n_11
    SLICE_X51Y104        FDRE                                         r  u_confreg/timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.302     8.635    u_confreg/timer_clk
    SLICE_X51Y104        FDRE                                         r  u_confreg/timer_reg[25]/C
                         clock pessimism             -0.439     8.196    
                         clock uncertainty           -0.077     8.119    
    SLICE_X51Y104        FDRE (Setup_fdre_C_D)        0.059     8.178    u_confreg/timer_reg[25]
  -------------------------------------------------------------------
                         required time                          8.178    
                         arrival time                          -1.714    
  -------------------------------------------------------------------
                         slack                                  6.463    

Slack (MET) :             6.468ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 1.780ns (51.060%)  route 1.706ns (48.940%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 8.635 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.777ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.411    -1.777    u_confreg/timer_clk
    SLICE_X51Y106        FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y106        FDRE (Prop_fdre_C_Q)         0.348    -1.429 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.705     0.277    u_confreg/write_timer_begin_r2
    SLICE_X51Y98         LUT4 (Prop_lut4_I3_O)        0.242     0.519 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.519    u_confreg/timer[0]_i_6_n_5
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.959 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.959    u_confreg/timer_reg[0]_i_1_n_5
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.057 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.057    u_confreg/timer_reg[4]_i_1_n_5
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.155 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.155    u_confreg/timer_reg[8]_i_1_n_5
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.253 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.253    u_confreg/timer_reg[12]_i_1_n_5
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.351 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.351    u_confreg/timer_reg[16]_i_1_n_5
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.449 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.449    u_confreg/timer_reg[20]_i_1_n_5
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.709 r  u_confreg/timer_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.709    u_confreg/timer_reg[24]_i_1_n_9
    SLICE_X51Y104        FDRE                                         r  u_confreg/timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.302     8.635    u_confreg/timer_clk
    SLICE_X51Y104        FDRE                                         r  u_confreg/timer_reg[27]/C
                         clock pessimism             -0.439     8.196    
                         clock uncertainty           -0.077     8.119    
    SLICE_X51Y104        FDRE (Setup_fdre_C_D)        0.059     8.178    u_confreg/timer_reg[27]
  -------------------------------------------------------------------
                         required time                          8.178    
                         arrival time                          -1.709    
  -------------------------------------------------------------------
                         slack                                  6.468    

Slack (MET) :             6.528ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.426ns  (logic 1.720ns (50.203%)  route 1.706ns (49.797%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 8.635 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.777ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.411    -1.777    u_confreg/timer_clk
    SLICE_X51Y106        FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y106        FDRE (Prop_fdre_C_Q)         0.348    -1.429 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.705     0.277    u_confreg/write_timer_begin_r2
    SLICE_X51Y98         LUT4 (Prop_lut4_I3_O)        0.242     0.519 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.519    u_confreg/timer[0]_i_6_n_5
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.959 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.959    u_confreg/timer_reg[0]_i_1_n_5
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.057 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.057    u_confreg/timer_reg[4]_i_1_n_5
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.155 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.155    u_confreg/timer_reg[8]_i_1_n_5
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.253 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.253    u_confreg/timer_reg[12]_i_1_n_5
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.351 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.351    u_confreg/timer_reg[16]_i_1_n_5
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.449 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.449    u_confreg/timer_reg[20]_i_1_n_5
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     1.649 r  u_confreg/timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.649    u_confreg/timer_reg[24]_i_1_n_10
    SLICE_X51Y104        FDRE                                         r  u_confreg/timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.302     8.635    u_confreg/timer_clk
    SLICE_X51Y104        FDRE                                         r  u_confreg/timer_reg[26]/C
                         clock pessimism             -0.439     8.196    
                         clock uncertainty           -0.077     8.119    
    SLICE_X51Y104        FDRE (Setup_fdre_C_D)        0.059     8.178    u_confreg/timer_reg[26]
  -------------------------------------------------------------------
                         required time                          8.178    
                         arrival time                          -1.649    
  -------------------------------------------------------------------
                         slack                                  6.528    

Slack (MET) :             6.547ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.407ns  (logic 1.701ns (49.925%)  route 1.706ns (50.075%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 8.635 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.777ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.411    -1.777    u_confreg/timer_clk
    SLICE_X51Y106        FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y106        FDRE (Prop_fdre_C_Q)         0.348    -1.429 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.705     0.277    u_confreg/write_timer_begin_r2
    SLICE_X51Y98         LUT4 (Prop_lut4_I3_O)        0.242     0.519 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.519    u_confreg/timer[0]_i_6_n_5
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.959 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.959    u_confreg/timer_reg[0]_i_1_n_5
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.057 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.057    u_confreg/timer_reg[4]_i_1_n_5
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.155 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.155    u_confreg/timer_reg[8]_i_1_n_5
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.253 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.253    u_confreg/timer_reg[12]_i_1_n_5
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.351 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.351    u_confreg/timer_reg[16]_i_1_n_5
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.449 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.449    u_confreg/timer_reg[20]_i_1_n_5
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     1.630 r  u_confreg/timer_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.630    u_confreg/timer_reg[24]_i_1_n_12
    SLICE_X51Y104        FDRE                                         r  u_confreg/timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.302     8.635    u_confreg/timer_clk
    SLICE_X51Y104        FDRE                                         r  u_confreg/timer_reg[24]/C
                         clock pessimism             -0.439     8.196    
                         clock uncertainty           -0.077     8.119    
    SLICE_X51Y104        FDRE (Setup_fdre_C_D)        0.059     8.178    u_confreg/timer_reg[24]
  -------------------------------------------------------------------
                         required time                          8.178    
                         arrival time                          -1.630    
  -------------------------------------------------------------------
                         slack                                  6.547    

Slack (MET) :             6.561ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.393ns  (logic 1.687ns (49.718%)  route 1.706ns (50.282%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 8.635 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.777ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.411    -1.777    u_confreg/timer_clk
    SLICE_X51Y106        FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y106        FDRE (Prop_fdre_C_Q)         0.348    -1.429 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.705     0.277    u_confreg/write_timer_begin_r2
    SLICE_X51Y98         LUT4 (Prop_lut4_I3_O)        0.242     0.519 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.519    u_confreg/timer[0]_i_6_n_5
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.959 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.959    u_confreg/timer_reg[0]_i_1_n_5
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.057 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.057    u_confreg/timer_reg[4]_i_1_n_5
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.155 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.155    u_confreg/timer_reg[8]_i_1_n_5
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.253 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.253    u_confreg/timer_reg[12]_i_1_n_5
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.351 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.351    u_confreg/timer_reg[16]_i_1_n_5
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.616 r  u_confreg/timer_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.616    u_confreg/timer_reg[20]_i_1_n_11
    SLICE_X51Y103        FDRE                                         r  u_confreg/timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.302     8.635    u_confreg/timer_clk
    SLICE_X51Y103        FDRE                                         r  u_confreg/timer_reg[21]/C
                         clock pessimism             -0.439     8.196    
                         clock uncertainty           -0.077     8.119    
    SLICE_X51Y103        FDRE (Setup_fdre_C_D)        0.059     8.178    u_confreg/timer_reg[21]
  -------------------------------------------------------------------
                         required time                          8.178    
                         arrival time                          -1.616    
  -------------------------------------------------------------------
                         slack                                  6.561    

Slack (MET) :             6.566ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.388ns  (logic 1.682ns (49.644%)  route 1.706ns (50.356%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 8.635 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.777ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.411    -1.777    u_confreg/timer_clk
    SLICE_X51Y106        FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y106        FDRE (Prop_fdre_C_Q)         0.348    -1.429 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.705     0.277    u_confreg/write_timer_begin_r2
    SLICE_X51Y98         LUT4 (Prop_lut4_I3_O)        0.242     0.519 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.519    u_confreg/timer[0]_i_6_n_5
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.959 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.959    u_confreg/timer_reg[0]_i_1_n_5
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.057 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.057    u_confreg/timer_reg[4]_i_1_n_5
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.155 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.155    u_confreg/timer_reg[8]_i_1_n_5
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.253 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.253    u_confreg/timer_reg[12]_i_1_n_5
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.351 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.351    u_confreg/timer_reg[16]_i_1_n_5
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.611 r  u_confreg/timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.611    u_confreg/timer_reg[20]_i_1_n_9
    SLICE_X51Y103        FDRE                                         r  u_confreg/timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.302     8.635    u_confreg/timer_clk
    SLICE_X51Y103        FDRE                                         r  u_confreg/timer_reg[23]/C
                         clock pessimism             -0.439     8.196    
                         clock uncertainty           -0.077     8.119    
    SLICE_X51Y103        FDRE (Setup_fdre_C_D)        0.059     8.178    u_confreg/timer_reg[23]
  -------------------------------------------------------------------
                         required time                          8.178    
                         arrival time                          -1.611    
  -------------------------------------------------------------------
                         slack                                  6.566    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.272ns (50.605%)  route 0.265ns (49.395%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.586    -0.534    u_confreg/timer_clk
    SLICE_X52Y103        FDRE                                         r  u_confreg/conf_wdata_r2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y103        FDRE (Prop_fdre_C_Q)         0.164    -0.370 r  u_confreg/conf_wdata_r2_reg[3]/Q
                         net (fo=1, routed)           0.265    -0.104    u_confreg/data[3]
    SLICE_X51Y98         LUT4 (Prop_lut4_I0_O)        0.045    -0.059 r  u_confreg/timer[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.059    u_confreg/timer[0]_i_3_n_5
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.004 r  u_confreg/timer_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.004    u_confreg/timer_reg[0]_i_1_n_9
    SLICE_X51Y98         FDRE                                         r  u_confreg/timer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.927    -0.224    u_confreg/timer_clk
    SLICE_X51Y98         FDRE                                         r  u_confreg/timer_reg[3]/C
                         clock pessimism              0.026    -0.198    
    SLICE_X51Y98         FDRE (Hold_fdre_C_D)         0.105    -0.093    u_confreg/timer_reg[3]
  -------------------------------------------------------------------
                         required time                          0.093    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.292ns (50.698%)  route 0.284ns (49.302%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.587    -0.533    u_confreg/timer_clk
    SLICE_X50Y101        FDRE                                         r  u_confreg/conf_wdata_r2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y101        FDRE (Prop_fdre_C_Q)         0.128    -0.405 r  u_confreg/conf_wdata_r2_reg[6]/Q
                         net (fo=1, routed)           0.284    -0.121    u_confreg/data[6]
    SLICE_X51Y99         LUT4 (Prop_lut4_I0_O)        0.098    -0.023 r  u_confreg/timer[4]_i_3/O
                         net (fo=1, routed)           0.000    -0.023    u_confreg/timer[4]_i_3_n_5
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.043 r  u_confreg/timer_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.043    u_confreg/timer_reg[4]_i_1_n_10
    SLICE_X51Y99         FDRE                                         r  u_confreg/timer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.927    -0.224    u_confreg/timer_clk
    SLICE_X51Y99         FDRE                                         r  u_confreg/timer_reg[6]/C
                         clock pessimism              0.026    -0.198    
    SLICE_X51Y99         FDRE (Hold_fdre_C_D)         0.105    -0.093    u_confreg/timer_reg[6]
  -------------------------------------------------------------------
                         required time                          0.093    
                         arrival time                           0.043    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.297ns (50.654%)  route 0.289ns (49.346%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.587    -0.533    u_confreg/timer_clk
    SLICE_X50Y101        FDRE                                         r  u_confreg/conf_wdata_r2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y101        FDRE (Prop_fdre_C_Q)         0.128    -0.405 r  u_confreg/conf_wdata_r2_reg[4]/Q
                         net (fo=1, routed)           0.289    -0.116    u_confreg/data[4]
    SLICE_X51Y99         LUT4 (Prop_lut4_I0_O)        0.099    -0.017 r  u_confreg/timer[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.017    u_confreg/timer[4]_i_5_n_5
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.053 r  u_confreg/timer_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.053    u_confreg/timer_reg[4]_i_1_n_12
    SLICE_X51Y99         FDRE                                         r  u_confreg/timer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.927    -0.224    u_confreg/timer_clk
    SLICE_X51Y99         FDRE                                         r  u_confreg/timer_reg[4]/C
                         clock pessimism              0.026    -0.198    
    SLICE_X51Y99         FDRE (Hold_fdre_C_D)         0.105    -0.093    u_confreg/timer_reg[4]
  -------------------------------------------------------------------
                         required time                          0.093    
                         arrival time                           0.053    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.141ns (25.245%)  route 0.418ns (74.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.587    -0.533    u_confreg/timer_clk
    SLICE_X50Y102        FDRE                                         r  u_confreg/conf_wdata_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  u_confreg/conf_wdata_r1_reg[0]/Q
                         net (fo=1, routed)           0.418     0.026    u_confreg/conf_wdata_r1[0]
    SLICE_X50Y98         FDRE                                         r  u_confreg/conf_wdata_r2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.927    -0.224    u_confreg/timer_clk
    SLICE_X50Y98         FDRE                                         r  u_confreg/conf_wdata_r2_reg[0]/C
                         clock pessimism              0.026    -0.198    
    SLICE_X50Y98         FDRE (Hold_fdre_C_D)         0.070    -0.128    u_confreg/conf_wdata_r2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.762%)  route 0.116ns (45.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.585    -0.535    u_confreg/timer_clk
    SLICE_X50Y108        FDRE                                         r  u_confreg/conf_wdata_r1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  u_confreg/conf_wdata_r1_reg[26]/Q
                         net (fo=1, routed)           0.116    -0.277    u_confreg/conf_wdata_r1[26]
    SLICE_X50Y106        FDRE                                         r  u_confreg/conf_wdata_r2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.856    -0.295    u_confreg/timer_clk
    SLICE_X50Y106        FDRE                                         r  u_confreg/conf_wdata_r2_reg[26]/C
                         clock pessimism             -0.223    -0.518    
    SLICE_X50Y106        FDRE (Hold_fdre_C_D)         0.076    -0.442    u_confreg/conf_wdata_r2_reg[26]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.325ns (53.369%)  route 0.284ns (46.631%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.587    -0.533    u_confreg/timer_clk
    SLICE_X50Y101        FDRE                                         r  u_confreg/conf_wdata_r2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y101        FDRE (Prop_fdre_C_Q)         0.128    -0.405 r  u_confreg/conf_wdata_r2_reg[6]/Q
                         net (fo=1, routed)           0.284    -0.121    u_confreg/data[6]
    SLICE_X51Y99         LUT4 (Prop_lut4_I0_O)        0.098    -0.023 r  u_confreg/timer[4]_i_3/O
                         net (fo=1, routed)           0.000    -0.023    u_confreg/timer[4]_i_3_n_5
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.076 r  u_confreg/timer_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.076    u_confreg/timer_reg[4]_i_1_n_9
    SLICE_X51Y99         FDRE                                         r  u_confreg/timer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.927    -0.224    u_confreg/timer_clk
    SLICE_X51Y99         FDRE                                         r  u_confreg/timer_reg[7]/C
                         clock pessimism              0.026    -0.198    
    SLICE_X51Y99         FDRE (Hold_fdre_C_D)         0.105    -0.093    u_confreg/timer_reg[7]
  -------------------------------------------------------------------
                         required time                          0.093    
                         arrival time                           0.076    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.252ns (41.149%)  route 0.360ns (58.851%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.587    -0.533    u_confreg/timer_clk
    SLICE_X50Y101        FDRE                                         r  u_confreg/conf_wdata_r2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  u_confreg/conf_wdata_r2_reg[2]/Q
                         net (fo=1, routed)           0.360    -0.032    u_confreg/data[2]
    SLICE_X51Y98         LUT4 (Prop_lut4_I0_O)        0.045     0.013 r  u_confreg/timer[0]_i_4/O
                         net (fo=1, routed)           0.000     0.013    u_confreg/timer[0]_i_4_n_5
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.079 r  u_confreg/timer_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.079    u_confreg/timer_reg[0]_i_1_n_10
    SLICE_X51Y98         FDRE                                         r  u_confreg/timer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.927    -0.224    u_confreg/timer_clk
    SLICE_X51Y98         FDRE                                         r  u_confreg/timer_reg[2]/C
                         clock pessimism              0.026    -0.198    
    SLICE_X51Y98         FDRE (Hold_fdre_C_D)         0.105    -0.093    u_confreg/timer_reg[2]
  -------------------------------------------------------------------
                         required time                          0.093    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.333ns (53.509%)  route 0.289ns (46.491%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.587    -0.533    u_confreg/timer_clk
    SLICE_X50Y101        FDRE                                         r  u_confreg/conf_wdata_r2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y101        FDRE (Prop_fdre_C_Q)         0.128    -0.405 r  u_confreg/conf_wdata_r2_reg[4]/Q
                         net (fo=1, routed)           0.289    -0.116    u_confreg/data[4]
    SLICE_X51Y99         LUT4 (Prop_lut4_I0_O)        0.099    -0.017 r  u_confreg/timer[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.017    u_confreg/timer[4]_i_5_n_5
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.089 r  u_confreg/timer_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.089    u_confreg/timer_reg[4]_i_1_n_11
    SLICE_X51Y99         FDRE                                         r  u_confreg/timer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.927    -0.224    u_confreg/timer_clk
    SLICE_X51Y99         FDRE                                         r  u_confreg/timer_reg[5]/C
                         clock pessimism              0.026    -0.198    
    SLICE_X51Y99         FDRE (Hold_fdre_C_D)         0.105    -0.093    u_confreg/timer_reg[5]
  -------------------------------------------------------------------
                         required time                          0.093    
                         arrival time                           0.089    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.100%)  route 0.146ns (50.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.585    -0.535    u_confreg/timer_clk
    SLICE_X50Y108        FDRE                                         r  u_confreg/conf_wdata_r1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  u_confreg/conf_wdata_r1_reg[27]/Q
                         net (fo=1, routed)           0.146    -0.248    u_confreg/conf_wdata_r1[27]
    SLICE_X50Y106        FDRE                                         r  u_confreg/conf_wdata_r2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.856    -0.295    u_confreg/timer_clk
    SLICE_X50Y106        FDRE                                         r  u_confreg/conf_wdata_r2_reg[27]/C
                         clock pessimism             -0.223    -0.518    
    SLICE_X50Y106        FDRE (Hold_fdre_C_D)         0.078    -0.440    u_confreg/conf_wdata_r2_reg[27]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.115%)  route 0.115ns (44.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.587    -0.533    u_confreg/timer_clk
    SLICE_X50Y102        FDRE                                         r  u_confreg/conf_wdata_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  u_confreg/conf_wdata_r1_reg[2]/Q
                         net (fo=1, routed)           0.115    -0.277    u_confreg/conf_wdata_r1[2]
    SLICE_X50Y101        FDRE                                         r  u_confreg/conf_wdata_r2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.857    -0.294    u_confreg/timer_clk
    SLICE_X50Y101        FDRE                                         r  u_confreg/conf_wdata_r2_reg[2]/C
                         clock pessimism             -0.223    -0.517    
    SLICE_X50Y101        FDRE (Hold_fdre_C_D)         0.047    -0.470    u_confreg/conf_wdata_r2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         timer_clk_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1   clk_pll/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X50Y102   u_confreg/conf_wdata_r1_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X48Y108   u_confreg/conf_wdata_r1_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X50Y106   u_confreg/conf_wdata_r1_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X50Y108   u_confreg/conf_wdata_r1_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X50Y108   u_confreg/conf_wdata_r1_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X49Y109   u_confreg/conf_wdata_r1_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X48Y108   u_confreg/conf_wdata_r1_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X48Y110   u_confreg/conf_wdata_r1_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y113   u_confreg/conf_wdata_r1_reg[18]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y113   u_confreg/conf_wdata_r1_reg[19]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y113   u_confreg/conf_wdata_r1_reg[20]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y113   u_confreg/conf_wdata_r1_reg[21]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X55Y111   u_confreg/conf_wdata_r1_reg[28]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X54Y111   u_confreg/conf_wdata_r1_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y98    u_confreg/conf_wdata_r2_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y98    u_confreg/timer_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y98    u_confreg/timer_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y98    u_confreg/timer_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y106   u_confreg/conf_wdata_r1_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X48Y110   u_confreg/conf_wdata_r1_reg[16]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X48Y110   u_confreg/conf_wdata_r1_reg[17]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y113   u_confreg/conf_wdata_r1_reg[18]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y113   u_confreg/conf_wdata_r1_reg[19]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y113   u_confreg/conf_wdata_r1_reg[20]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y113   u_confreg/conf_wdata_r1_reg[21]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X48Y110   u_confreg/conf_wdata_r1_reg[22]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X48Y110   u_confreg/conf_wdata_r1_reg[23]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X48Y110   u_confreg/conf_wdata_r1_reg[24]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  cpu_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        9.911ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.138ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.911ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[41]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        9.263ns  (logic 0.484ns (5.225%)  route 8.779ns (94.775%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 18.611 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.692    -1.496    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.379    -1.117 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         3.886     2.770    u_confreg/cpu_resetn
    SLICE_X96Y131        LUT1 (Prop_lut1_I0_O)        0.105     2.875 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        4.893     7.767    u_cpu/d_cache/clear
    SLICE_X85Y107        FDCE                                         f  u_cpu/d_cache/d_valid_reg[41]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.278    18.611    u_cpu/d_cache/cpu_clk
    SLICE_X85Y107        FDCE                                         r  u_cpu/d_cache/d_valid_reg[41]/C
                         clock pessimism             -0.515    18.096    
                         clock uncertainty           -0.087    18.009    
    SLICE_X85Y107        FDCE (Recov_fdce_C_CLR)     -0.331    17.678    u_cpu/d_cache/d_valid_reg[41]
  -------------------------------------------------------------------
                         required time                         17.678    
                         arrival time                          -7.767    
  -------------------------------------------------------------------
                         slack                                  9.911    

Slack (MET) :             9.911ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[42]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        9.263ns  (logic 0.484ns (5.225%)  route 8.779ns (94.775%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 18.611 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.692    -1.496    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.379    -1.117 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         3.886     2.770    u_confreg/cpu_resetn
    SLICE_X96Y131        LUT1 (Prop_lut1_I0_O)        0.105     2.875 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        4.893     7.767    u_cpu/d_cache/clear
    SLICE_X85Y107        FDCE                                         f  u_cpu/d_cache/d_valid_reg[42]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.278    18.611    u_cpu/d_cache/cpu_clk
    SLICE_X85Y107        FDCE                                         r  u_cpu/d_cache/d_valid_reg[42]/C
                         clock pessimism             -0.515    18.096    
                         clock uncertainty           -0.087    18.009    
    SLICE_X85Y107        FDCE (Recov_fdce_C_CLR)     -0.331    17.678    u_cpu/d_cache/d_valid_reg[42]
  -------------------------------------------------------------------
                         required time                         17.678    
                         arrival time                          -7.767    
  -------------------------------------------------------------------
                         slack                                  9.911    

Slack (MET) :             9.911ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[43]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        9.263ns  (logic 0.484ns (5.225%)  route 8.779ns (94.775%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 18.611 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.692    -1.496    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.379    -1.117 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         3.886     2.770    u_confreg/cpu_resetn
    SLICE_X96Y131        LUT1 (Prop_lut1_I0_O)        0.105     2.875 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        4.893     7.767    u_cpu/d_cache/clear
    SLICE_X85Y107        FDCE                                         f  u_cpu/d_cache/d_valid_reg[43]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.278    18.611    u_cpu/d_cache/cpu_clk
    SLICE_X85Y107        FDCE                                         r  u_cpu/d_cache/d_valid_reg[43]/C
                         clock pessimism             -0.515    18.096    
                         clock uncertainty           -0.087    18.009    
    SLICE_X85Y107        FDCE (Recov_fdce_C_CLR)     -0.331    17.678    u_cpu/d_cache/d_valid_reg[43]
  -------------------------------------------------------------------
                         required time                         17.678    
                         arrival time                          -7.767    
  -------------------------------------------------------------------
                         slack                                  9.911    

Slack (MET) :             9.911ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[45]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        9.263ns  (logic 0.484ns (5.225%)  route 8.779ns (94.775%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 18.611 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.692    -1.496    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.379    -1.117 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         3.886     2.770    u_confreg/cpu_resetn
    SLICE_X96Y131        LUT1 (Prop_lut1_I0_O)        0.105     2.875 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        4.893     7.767    u_cpu/d_cache/clear
    SLICE_X85Y107        FDCE                                         f  u_cpu/d_cache/d_valid_reg[45]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.278    18.611    u_cpu/d_cache/cpu_clk
    SLICE_X85Y107        FDCE                                         r  u_cpu/d_cache/d_valid_reg[45]/C
                         clock pessimism             -0.515    18.096    
                         clock uncertainty           -0.087    18.009    
    SLICE_X85Y107        FDCE (Recov_fdce_C_CLR)     -0.331    17.678    u_cpu/d_cache/d_valid_reg[45]
  -------------------------------------------------------------------
                         required time                         17.678    
                         arrival time                          -7.767    
  -------------------------------------------------------------------
                         slack                                  9.911    

Slack (MET) :             9.984ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[39]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        9.263ns  (logic 0.484ns (5.225%)  route 8.779ns (94.775%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 18.611 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.692    -1.496    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.379    -1.117 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         3.886     2.770    u_confreg/cpu_resetn
    SLICE_X96Y131        LUT1 (Prop_lut1_I0_O)        0.105     2.875 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        4.893     7.767    u_cpu/d_cache/clear
    SLICE_X84Y107        FDCE                                         f  u_cpu/d_cache/d_valid_reg[39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.278    18.611    u_cpu/d_cache/cpu_clk
    SLICE_X84Y107        FDCE                                         r  u_cpu/d_cache/d_valid_reg[39]/C
                         clock pessimism             -0.515    18.096    
                         clock uncertainty           -0.087    18.009    
    SLICE_X84Y107        FDCE (Recov_fdce_C_CLR)     -0.258    17.751    u_cpu/d_cache/d_valid_reg[39]
  -------------------------------------------------------------------
                         required time                         17.751    
                         arrival time                          -7.767    
  -------------------------------------------------------------------
                         slack                                  9.984    

Slack (MET) :             9.984ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[40]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        9.263ns  (logic 0.484ns (5.225%)  route 8.779ns (94.775%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 18.611 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.692    -1.496    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.379    -1.117 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         3.886     2.770    u_confreg/cpu_resetn
    SLICE_X96Y131        LUT1 (Prop_lut1_I0_O)        0.105     2.875 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        4.893     7.767    u_cpu/d_cache/clear
    SLICE_X84Y107        FDCE                                         f  u_cpu/d_cache/d_valid_reg[40]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.278    18.611    u_cpu/d_cache/cpu_clk
    SLICE_X84Y107        FDCE                                         r  u_cpu/d_cache/d_valid_reg[40]/C
                         clock pessimism             -0.515    18.096    
                         clock uncertainty           -0.087    18.009    
    SLICE_X84Y107        FDCE (Recov_fdce_C_CLR)     -0.258    17.751    u_cpu/d_cache/d_valid_reg[40]
  -------------------------------------------------------------------
                         required time                         17.751    
                         arrival time                          -7.767    
  -------------------------------------------------------------------
                         slack                                  9.984    

Slack (MET) :             10.137ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[16]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        9.030ns  (logic 0.484ns (5.360%)  route 8.546ns (94.640%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 18.604 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.692    -1.496    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.379    -1.117 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         3.886     2.770    u_confreg/cpu_resetn
    SLICE_X96Y131        LUT1 (Prop_lut1_I0_O)        0.105     2.875 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        4.659     7.534    u_cpu/d_cache/clear
    SLICE_X82Y107        FDCE                                         f  u_cpu/d_cache/d_valid_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.271    18.604    u_cpu/d_cache/cpu_clk
    SLICE_X82Y107        FDCE                                         r  u_cpu/d_cache/d_valid_reg[16]/C
                         clock pessimism             -0.515    18.089    
                         clock uncertainty           -0.087    18.002    
    SLICE_X82Y107        FDCE (Recov_fdce_C_CLR)     -0.331    17.671    u_cpu/d_cache/d_valid_reg[16]
  -------------------------------------------------------------------
                         required time                         17.671    
                         arrival time                          -7.534    
  -------------------------------------------------------------------
                         slack                                 10.137    

Slack (MET) :             10.137ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[17]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        9.030ns  (logic 0.484ns (5.360%)  route 8.546ns (94.640%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 18.604 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.692    -1.496    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.379    -1.117 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         3.886     2.770    u_confreg/cpu_resetn
    SLICE_X96Y131        LUT1 (Prop_lut1_I0_O)        0.105     2.875 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        4.659     7.534    u_cpu/d_cache/clear
    SLICE_X82Y107        FDCE                                         f  u_cpu/d_cache/d_valid_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.271    18.604    u_cpu/d_cache/cpu_clk
    SLICE_X82Y107        FDCE                                         r  u_cpu/d_cache/d_valid_reg[17]/C
                         clock pessimism             -0.515    18.089    
                         clock uncertainty           -0.087    18.002    
    SLICE_X82Y107        FDCE (Recov_fdce_C_CLR)     -0.331    17.671    u_cpu/d_cache/d_valid_reg[17]
  -------------------------------------------------------------------
                         required time                         17.671    
                         arrival time                          -7.534    
  -------------------------------------------------------------------
                         slack                                 10.137    

Slack (MET) :             10.137ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[33]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        9.030ns  (logic 0.484ns (5.360%)  route 8.546ns (94.640%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 18.604 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.692    -1.496    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.379    -1.117 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         3.886     2.770    u_confreg/cpu_resetn
    SLICE_X96Y131        LUT1 (Prop_lut1_I0_O)        0.105     2.875 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        4.659     7.534    u_cpu/d_cache/clear
    SLICE_X82Y107        FDCE                                         f  u_cpu/d_cache/d_valid_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.271    18.604    u_cpu/d_cache/cpu_clk
    SLICE_X82Y107        FDCE                                         r  u_cpu/d_cache/d_valid_reg[33]/C
                         clock pessimism             -0.515    18.089    
                         clock uncertainty           -0.087    18.002    
    SLICE_X82Y107        FDCE (Recov_fdce_C_CLR)     -0.331    17.671    u_cpu/d_cache/d_valid_reg[33]
  -------------------------------------------------------------------
                         required time                         17.671    
                         arrival time                          -7.534    
  -------------------------------------------------------------------
                         slack                                 10.137    

Slack (MET) :             10.141ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[31]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        9.026ns  (logic 0.484ns (5.362%)  route 8.542ns (94.638%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 18.604 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.692    -1.496    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.379    -1.117 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         3.886     2.770    u_confreg/cpu_resetn
    SLICE_X96Y131        LUT1 (Prop_lut1_I0_O)        0.105     2.875 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        4.656     7.530    u_cpu/d_cache/clear
    SLICE_X83Y107        FDCE                                         f  u_cpu/d_cache/d_valid_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.271    18.604    u_cpu/d_cache/cpu_clk
    SLICE_X83Y107        FDCE                                         r  u_cpu/d_cache/d_valid_reg[31]/C
                         clock pessimism             -0.515    18.089    
                         clock uncertainty           -0.087    18.002    
    SLICE_X83Y107        FDCE (Recov_fdce_C_CLR)     -0.331    17.671    u_cpu/d_cache/d_valid_reg[31]
  -------------------------------------------------------------------
                         required time                         17.671    
                         arrival time                          -7.530    
  -------------------------------------------------------------------
                         slack                                 10.141    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.138ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[24]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.190ns  (logic 0.186ns (5.831%)  route 3.004ns (94.169%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.711    -0.408    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.267 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         2.105     1.838    u_confreg/cpu_resetn
    SLICE_X96Y131        LUT1 (Prop_lut1_I0_O)        0.045     1.883 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        0.899     2.781    u_cpu/d_cache/clear
    SLICE_X84Y108        FDCE                                         f  u_cpu/d_cache/d_valid_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.835    -0.316    u_cpu/d_cache/cpu_clk
    SLICE_X84Y108        FDCE                                         r  u_cpu/d_cache/d_valid_reg[24]/C
                         clock pessimism              0.026    -0.290    
    SLICE_X84Y108        FDCE (Remov_fdce_C_CLR)     -0.067    -0.357    u_cpu/d_cache/d_valid_reg[24]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                           2.781    
  -------------------------------------------------------------------
                         slack                                  3.138    

Slack (MET) :             3.138ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[36]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.190ns  (logic 0.186ns (5.831%)  route 3.004ns (94.169%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.711    -0.408    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.267 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         2.105     1.838    u_confreg/cpu_resetn
    SLICE_X96Y131        LUT1 (Prop_lut1_I0_O)        0.045     1.883 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        0.899     2.781    u_cpu/d_cache/clear
    SLICE_X84Y108        FDCE                                         f  u_cpu/d_cache/d_valid_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.835    -0.316    u_cpu/d_cache/cpu_clk
    SLICE_X84Y108        FDCE                                         r  u_cpu/d_cache/d_valid_reg[36]/C
                         clock pessimism              0.026    -0.290    
    SLICE_X84Y108        FDCE (Remov_fdce_C_CLR)     -0.067    -0.357    u_cpu/d_cache/d_valid_reg[36]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                           2.781    
  -------------------------------------------------------------------
                         slack                                  3.138    

Slack (MET) :             3.163ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[27]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.190ns  (logic 0.186ns (5.831%)  route 3.004ns (94.169%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.711    -0.408    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.267 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         2.105     1.838    u_confreg/cpu_resetn
    SLICE_X96Y131        LUT1 (Prop_lut1_I0_O)        0.045     1.883 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        0.899     2.781    u_cpu/d_cache/clear
    SLICE_X85Y108        FDCE                                         f  u_cpu/d_cache/d_valid_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.835    -0.316    u_cpu/d_cache/cpu_clk
    SLICE_X85Y108        FDCE                                         r  u_cpu/d_cache/d_valid_reg[27]/C
                         clock pessimism              0.026    -0.290    
    SLICE_X85Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.382    u_cpu/d_cache/d_valid_reg[27]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                           2.781    
  -------------------------------------------------------------------
                         slack                                  3.163    

Slack (MET) :             3.163ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[46]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.190ns  (logic 0.186ns (5.831%)  route 3.004ns (94.169%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.711    -0.408    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.267 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         2.105     1.838    u_confreg/cpu_resetn
    SLICE_X96Y131        LUT1 (Prop_lut1_I0_O)        0.045     1.883 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        0.899     2.781    u_cpu/d_cache/clear
    SLICE_X85Y108        FDCE                                         f  u_cpu/d_cache/d_valid_reg[46]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.835    -0.316    u_cpu/d_cache/cpu_clk
    SLICE_X85Y108        FDCE                                         r  u_cpu/d_cache/d_valid_reg[46]/C
                         clock pessimism              0.026    -0.290    
    SLICE_X85Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.382    u_cpu/d_cache/d_valid_reg[46]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                           2.781    
  -------------------------------------------------------------------
                         slack                                  3.163    

Slack (MET) :             3.163ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[47]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.190ns  (logic 0.186ns (5.831%)  route 3.004ns (94.169%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.711    -0.408    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.267 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         2.105     1.838    u_confreg/cpu_resetn
    SLICE_X96Y131        LUT1 (Prop_lut1_I0_O)        0.045     1.883 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        0.899     2.781    u_cpu/d_cache/clear
    SLICE_X85Y108        FDCE                                         f  u_cpu/d_cache/d_valid_reg[47]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.835    -0.316    u_cpu/d_cache/cpu_clk
    SLICE_X85Y108        FDCE                                         r  u_cpu/d_cache/d_valid_reg[47]/C
                         clock pessimism              0.026    -0.290    
    SLICE_X85Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.382    u_cpu/d_cache/d_valid_reg[47]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                           2.781    
  -------------------------------------------------------------------
                         slack                                  3.163    

Slack (MET) :             4.492ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[10]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.518ns  (logic 0.186ns (4.116%)  route 4.332ns (95.884%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.711    -0.408    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.267 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         2.105     1.838    u_confreg/cpu_resetn
    SLICE_X96Y131        LUT1 (Prop_lut1_I0_O)        0.045     1.883 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        2.227     4.110    u_cpu/d_cache/clear
    SLICE_X81Y110        FDCE                                         f  u_cpu/d_cache/d_valid_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.835    -0.316    u_cpu/d_cache/cpu_clk
    SLICE_X81Y110        FDCE                                         r  u_cpu/d_cache/d_valid_reg[10]/C
                         clock pessimism              0.026    -0.290    
    SLICE_X81Y110        FDCE (Remov_fdce_C_CLR)     -0.092    -0.382    u_cpu/d_cache/d_valid_reg[10]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                           4.110    
  -------------------------------------------------------------------
                         slack                                  4.492    

Slack (MET) :             4.492ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[11]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.518ns  (logic 0.186ns (4.116%)  route 4.332ns (95.884%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.711    -0.408    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.267 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         2.105     1.838    u_confreg/cpu_resetn
    SLICE_X96Y131        LUT1 (Prop_lut1_I0_O)        0.045     1.883 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        2.227     4.110    u_cpu/d_cache/clear
    SLICE_X81Y110        FDCE                                         f  u_cpu/d_cache/d_valid_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.835    -0.316    u_cpu/d_cache/cpu_clk
    SLICE_X81Y110        FDCE                                         r  u_cpu/d_cache/d_valid_reg[11]/C
                         clock pessimism              0.026    -0.290    
    SLICE_X81Y110        FDCE (Remov_fdce_C_CLR)     -0.092    -0.382    u_cpu/d_cache/d_valid_reg[11]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                           4.110    
  -------------------------------------------------------------------
                         slack                                  4.492    

Slack (MET) :             4.492ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[9]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.518ns  (logic 0.186ns (4.116%)  route 4.332ns (95.884%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.711    -0.408    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.267 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         2.105     1.838    u_confreg/cpu_resetn
    SLICE_X96Y131        LUT1 (Prop_lut1_I0_O)        0.045     1.883 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        2.227     4.110    u_cpu/d_cache/clear
    SLICE_X81Y110        FDCE                                         f  u_cpu/d_cache/d_valid_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.835    -0.316    u_cpu/d_cache/cpu_clk
    SLICE_X81Y110        FDCE                                         r  u_cpu/d_cache/d_valid_reg[9]/C
                         clock pessimism              0.026    -0.290    
    SLICE_X81Y110        FDCE (Remov_fdce_C_CLR)     -0.092    -0.382    u_cpu/d_cache/d_valid_reg[9]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                           4.110    
  -------------------------------------------------------------------
                         slack                                  4.492    

Slack (MET) :             4.552ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[4]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.605ns  (logic 0.186ns (4.039%)  route 4.419ns (95.961%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.711    -0.408    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.267 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         2.105     1.838    u_confreg/cpu_resetn
    SLICE_X96Y131        LUT1 (Prop_lut1_I0_O)        0.045     1.883 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        2.314     4.197    u_cpu/d_cache/clear
    SLICE_X80Y109        FDCE                                         f  u_cpu/d_cache/d_valid_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.836    -0.315    u_cpu/d_cache/cpu_clk
    SLICE_X80Y109        FDCE                                         r  u_cpu/d_cache/d_valid_reg[4]/C
                         clock pessimism              0.026    -0.289    
    SLICE_X80Y109        FDCE (Remov_fdce_C_CLR)     -0.067    -0.356    u_cpu/d_cache/d_valid_reg[4]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                           4.197    
  -------------------------------------------------------------------
                         slack                                  4.552    

Slack (MET) :             4.552ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[6]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.605ns  (logic 0.186ns (4.039%)  route 4.419ns (95.961%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.711    -0.408    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.267 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         2.105     1.838    u_confreg/cpu_resetn
    SLICE_X96Y131        LUT1 (Prop_lut1_I0_O)        0.045     1.883 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        2.314     4.197    u_cpu/d_cache/clear
    SLICE_X80Y109        FDCE                                         f  u_cpu/d_cache/d_valid_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.836    -0.315    u_cpu/d_cache/cpu_clk
    SLICE_X80Y109        FDCE                                         r  u_cpu/d_cache/d_valid_reg[6]/C
                         clock pessimism              0.026    -0.289    
    SLICE_X80Y109        FDCE (Remov_fdce_C_CLR)     -0.067    -0.356    u_cpu/d_cache/d_valid_reg[6]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                           4.197    
  -------------------------------------------------------------------
                         slack                                  4.552    





