set tool_name "ModelSim (Verilog)"
set corner_file_list {
	{{"Slow Model"} {eeprom_byte_rd_wr.vo eeprom_byte_rd_wr_v.sdo}}
}
