// Seed: 4232858709
`define pp_7 0
`default_nettype wire `timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout id_7;
  output id_6;
  inout id_5;
  output id_4;
  inout id_3;
  input id_2;
  input id_1;
  assign id_6[1] = 1'd0;
  initial begin
    id_4 <= id_1;
    id_4 = id_3;
  end
  reg id_7;
  type_14(
      1, id_5[""]
  );
  logic id_9;
  logic id_10;
  type_17(
      1, id_1, 1, 1
  );
  initial begin
    id_7 <= 1;
  end
  logic id_11;
  logic id_12 = id_2;
endmodule
