{
  "module_name": "qcom,qdu1000-rpmh.h",
  "hash_id": "b763ebc37bdfc66a7966f79a3d200a5f638e9c9fc58dd4b53771928e41f3a505",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/interconnect/qcom,qdu1000-rpmh.h",
  "human_readable_source": " \n \n\n#ifndef __DT_BINDINGS_INTERCONNECT_QCOM_QDU1000_H\n#define __DT_BINDINGS_INTERCONNECT_QCOM_QDU1000_H\n\n#define MASTER_QUP_CORE_0\t\t\t0\n#define MASTER_QUP_CORE_1\t\t\t1\n#define SLAVE_QUP_CORE_0\t\t\t2\n#define SLAVE_QUP_CORE_1\t\t\t3\n\n#define MASTER_SYS_TCU\t\t\t\t0\n#define MASTER_APPSS_PROC\t\t\t1\n#define MASTER_GEMNOC_ECPRI_DMA\t\t\t2\n#define MASTER_FEC_2_GEMNOC\t\t\t3\n#define MASTER_ANOC_PCIE_GEM_NOC\t\t4\n#define MASTER_SNOC_GC_MEM_NOC\t\t\t5\n#define MASTER_SNOC_SF_MEM_NOC\t\t\t6\n#define MASTER_MSS_PROC\t\t\t\t7\n#define SLAVE_GEM_NOC_CNOC\t\t\t8\n#define SLAVE_LLCC\t\t\t\t9\n#define SLAVE_GEMNOC_MODEM_CNOC\t\t\t10\n#define SLAVE_MEM_NOC_PCIE_SNOC\t\t\t11\n\n#define MASTER_LLCC\t\t\t\t0\n#define SLAVE_EBI1\t\t\t\t1\n\n#define MASTER_GIC_AHB\t\t\t\t0\n#define MASTER_QDSS_BAM\t\t\t\t1\n#define MASTER_QPIC\t\t\t\t2\n#define MASTER_QSPI_0\t\t\t\t3\n#define MASTER_QUP_0\t\t\t\t4\n#define MASTER_QUP_1\t\t\t\t5\n#define MASTER_SNOC_CFG\t\t\t\t6\n#define MASTER_ANOC_SNOC\t\t\t7\n#define MASTER_ANOC_GSI\t\t\t\t8\n#define MASTER_GEM_NOC_CNOC\t\t\t9\n#define MASTER_GEMNOC_MODEM_CNOC\t\t10\n#define MASTER_GEM_NOC_PCIE_SNOC\t\t11\n#define MASTER_CRYPTO\t\t\t\t12\n#define MASTER_ECPRI_GSI\t\t\t13\n#define MASTER_PIMEM\t\t\t\t14\n#define MASTER_SNOC_ECPRI_DMA\t\t\t15\n#define MASTER_GIC\t\t\t\t16\n#define MASTER_PCIE\t\t\t\t17\n#define MASTER_QDSS_ETR\t\t\t\t18\n#define MASTER_QDSS_ETR_1\t\t\t19\n#define MASTER_SDCC_1\t\t\t\t20\n#define MASTER_USB3\t\t\t\t21\n#define SLAVE_AHB2PHY_SOUTH\t\t\t22\n#define SLAVE_AHB2PHY_NORTH\t\t\t23\n#define SLAVE_AHB2PHY_EAST\t\t\t24\n#define SLAVE_AOSS\t\t\t\t25\n#define SLAVE_CLK_CTL\t\t\t\t26\n#define SLAVE_RBCPR_CX_CFG\t\t\t27\n#define SLAVE_RBCPR_MX_CFG\t\t\t28\n#define SLAVE_CRYPTO_0_CFG\t\t\t29\n#define SLAVE_ECPRI_CFG\t\t\t\t30\n#define SLAVE_IMEM_CFG\t\t\t\t31\n#define SLAVE_IPC_ROUTER_CFG\t\t\t32\n#define SLAVE_CNOC_MSS\t\t\t\t33\n#define SLAVE_PCIE_CFG\t\t\t\t34\n#define SLAVE_PDM\t\t\t\t35\n#define SLAVE_PIMEM_CFG\t\t\t\t36\n#define SLAVE_PRNG\t\t\t\t37\n#define SLAVE_QDSS_CFG\t\t\t\t38\n#define SLAVE_QPIC\t\t\t\t40\n#define SLAVE_QSPI_0\t\t\t\t41\n#define SLAVE_QUP_0\t\t\t\t42\n#define SLAVE_QUP_1\t\t\t\t43\n#define SLAVE_SDCC_2\t\t\t\t44\n#define SLAVE_SMBUS_CFG\t\t\t\t45\n#define SLAVE_SNOC_CFG\t\t\t\t46\n#define SLAVE_TCSR\t\t\t\t47\n#define SLAVE_TLMM\t\t\t\t48\n#define SLAVE_TME_CFG\t\t\t\t49\n#define SLAVE_TSC_CFG\t\t\t\t50\n#define SLAVE_USB3_0\t\t\t\t51\n#define SLAVE_VSENSE_CTRL_CFG\t\t\t52\n#define SLAVE_A1NOC_SNOC\t\t\t53\n#define SLAVE_ANOC_SNOC_GSI\t\t\t54\n#define SLAVE_DDRSS_CFG\t\t\t\t55\n#define SLAVE_ECPRI_GEMNOC\t\t\t56\n#define SLAVE_SNOC_GEM_NOC_GC\t\t\t57\n#define SLAVE_SNOC_GEM_NOC_SF\t\t\t58\n#define SLAVE_MODEM_OFFLINE\t\t\t59\n#define SLAVE_ANOC_PCIE_GEM_NOC\t\t\t60\n#define SLAVE_IMEM\t\t\t\t61\n#define SLAVE_PIMEM\t\t\t\t62\n#define SLAVE_SERVICE_SNOC\t\t\t63\n#define SLAVE_ETHERNET_SS\t\t\t64\n#define SLAVE_PCIE_0\t\t\t\t65\n#define SLAVE_QDSS_STM\t\t\t\t66\n#define SLAVE_TCU\t\t\t\t67\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}