{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764810608115 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764810608115 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  4 10:10:08 2025 " "Processing started: Thu Dec  4 10:10:08 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764810608115 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764810608115 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off L11_Timer -c TopModule " "Command: quartus_map --read_settings_files=on --write_settings_files=off L11_Timer -c TopModule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764810608115 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1764810608245 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764810608245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TopModule.v 1 1 " "Found 1 design units, including 1 entities, in source file TopModule.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopModule " "Found entity 1: TopModule" {  } { { "TopModule.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764810612744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764810612744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SevenSegment.v 2 2 " "Found 2 design units, including 2 entities, in source file SevenSegment.v" { { "Info" "ISGN_ENTITY_NAME" "1 m_seven_segment " "Found entity 1: m_seven_segment" {  } { { "SevenSegment.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/SevenSegment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764810612744 ""} { "Info" "ISGN_ENTITY_NAME" "2 m_seven_segment_add_dot " "Found entity 2: m_seven_segment_add_dot" {  } { { "SevenSegment.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/SevenSegment.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764810612744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764810612744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Counter.v 4 4 " "Found 4 design units, including 4 entities, in source file Counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 m_10_counter_manual " "Found entity 1: m_10_counter_manual" {  } { { "Counter.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764810612745 ""} { "Info" "ISGN_ENTITY_NAME" "2 m_6_counter_manual " "Found entity 2: m_6_counter_manual" {  } { { "Counter.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Counter.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764810612745 ""} { "Info" "ISGN_ENTITY_NAME" "3 m_24_counter_manual " "Found entity 3: m_24_counter_manual" {  } { { "Counter.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Counter.v" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764810612745 ""} { "Info" "ISGN_ENTITY_NAME" "4 m_time_set " "Found entity 4: m_time_set" {  } { { "Counter.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Counter.v" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764810612745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764810612745 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "17 Timer.v(52) " "Verilog HDL Expression warning at Timer.v(52): truncated literal to match 17 bits" {  } { { "Timer.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Timer.v" 52 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1764810612745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Timer.v 5 5 " "Found 5 design units, including 5 entities, in source file Timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 m_prescale50M " "Found entity 1: m_prescale50M" {  } { { "Timer.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Timer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764810612745 ""} { "Info" "ISGN_ENTITY_NAME" "2 m_prescale5M " "Found entity 2: m_prescale5M" {  } { { "Timer.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Timer.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764810612745 ""} { "Info" "ISGN_ENTITY_NAME" "3 m_prescale_50M_60Hz " "Found entity 3: m_prescale_50M_60Hz" {  } { { "Timer.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Timer.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764810612745 ""} { "Info" "ISGN_ENTITY_NAME" "4 m_prescale_50M_3600Hz " "Found entity 4: m_prescale_50M_3600Hz" {  } { { "Timer.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Timer.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764810612745 ""} { "Info" "ISGN_ENTITY_NAME" "5 m_timer_decoder " "Found entity 5: m_timer_decoder" {  } { { "Timer.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Timer.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764810612745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764810612745 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopModule " "Elaborating entity \"TopModule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1764810612777 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_1s TopModule.v(32) " "Verilog HDL or VHDL warning at TopModule.v(32): object \"clk_1s\" assigned a value but never read" {  } { { "TopModule.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764810612777 "|TopModule"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TopModule.v(39) " "Verilog HDL assignment warning at TopModule.v(39): truncated value with size 32 to match size of target (4)" {  } { { "TopModule.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764810612777 "|TopModule"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_prescale5M m_prescale5M:u0 " "Elaborating entity \"m_prescale5M\" for hierarchy \"m_prescale5M:u0\"" {  } { { "TopModule.v" "u0" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764810612782 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Timer.v(29) " "Verilog HDL assignment warning at Timer.v(29): truncated value with size 32 to match size of target (23)" {  } { { "Timer.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Timer.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764810612782 "|TopModule|m_prescale5M:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_time_set m_time_set:u_set " "Elaborating entity \"m_time_set\" for hierarchy \"m_time_set:u_set\"" {  } { { "TopModule.v" "u_set" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764810612782 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Counter.v(159) " "Verilog HDL assignment warning at Counter.v(159): truncated value with size 32 to match size of target (5)" {  } { { "Counter.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Counter.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764810612783 "|TopModule|m_time_set:u_set"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Counter.v(166) " "Verilog HDL assignment warning at Counter.v(166): truncated value with size 32 to match size of target (5)" {  } { { "Counter.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Counter.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764810612783 "|TopModule|m_time_set:u_set"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_timer_decoder m_time_set:u_set\|m_timer_decoder:u_decoder " "Elaborating entity \"m_timer_decoder\" for hierarchy \"m_time_set:u_set\|m_timer_decoder:u_decoder\"" {  } { { "Counter.v" "u_decoder" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Counter.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764810612785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_10_counter_manual m_10_counter_manual:c_sec0 " "Elaborating entity \"m_10_counter_manual\" for hierarchy \"m_10_counter_manual:c_sec0\"" {  } { { "TopModule.v" "c_sec0" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764810612785 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Counter.v(18) " "Verilog HDL assignment warning at Counter.v(18): truncated value with size 32 to match size of target (4)" {  } { { "Counter.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Counter.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764810612786 "|TopModule|m_10_counter_manual:c_sec0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Counter.v(28) " "Verilog HDL assignment warning at Counter.v(28): truncated value with size 32 to match size of target (4)" {  } { { "Counter.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Counter.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764810612786 "|TopModule|m_10_counter_manual:c_sec0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Counter.v(37) " "Verilog HDL assignment warning at Counter.v(37): truncated value with size 32 to match size of target (4)" {  } { { "Counter.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Counter.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764810612786 "|TopModule|m_10_counter_manual:c_sec0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_6_counter_manual m_6_counter_manual:c_sec1 " "Elaborating entity \"m_6_counter_manual\" for hierarchy \"m_6_counter_manual:c_sec1\"" {  } { { "TopModule.v" "c_sec1" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764810612788 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Counter.v(63) " "Verilog HDL assignment warning at Counter.v(63): truncated value with size 32 to match size of target (3)" {  } { { "Counter.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Counter.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764810612788 "|TopModule|m_6_counter_manual:c_sec1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Counter.v(73) " "Verilog HDL assignment warning at Counter.v(73): truncated value with size 32 to match size of target (3)" {  } { { "Counter.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Counter.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764810612788 "|TopModule|m_6_counter_manual:c_sec1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Counter.v(82) " "Verilog HDL assignment warning at Counter.v(82): truncated value with size 32 to match size of target (3)" {  } { { "Counter.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Counter.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764810612788 "|TopModule|m_6_counter_manual:c_sec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_24_counter_manual m_24_counter_manual:c_hr " "Elaborating entity \"m_24_counter_manual\" for hierarchy \"m_24_counter_manual:c_hr\"" {  } { { "TopModule.v" "c_hr" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764810612790 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Counter.v(105) " "Verilog HDL assignment warning at Counter.v(105): truncated value with size 32 to match size of target (5)" {  } { { "Counter.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Counter.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764810612790 "|TopModule|m_24_counter_manual:c_hr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Counter.v(110) " "Verilog HDL assignment warning at Counter.v(110): truncated value with size 32 to match size of target (5)" {  } { { "Counter.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Counter.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764810612790 "|TopModule|m_24_counter_manual:c_hr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Counter.v(114) " "Verilog HDL assignment warning at Counter.v(114): truncated value with size 32 to match size of target (5)" {  } { { "Counter.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Counter.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764810612790 "|TopModule|m_24_counter_manual:c_hr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Counter.v(116) " "Verilog HDL assignment warning at Counter.v(116): truncated value with size 32 to match size of target (4)" {  } { { "Counter.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Counter.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764810612790 "|TopModule|m_24_counter_manual:c_hr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Counter.v(117) " "Verilog HDL assignment warning at Counter.v(117): truncated value with size 32 to match size of target (4)" {  } { { "Counter.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Counter.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764810612790 "|TopModule|m_24_counter_manual:c_hr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_seven_segment m_seven_segment:u2 " "Elaborating entity \"m_seven_segment\" for hierarchy \"m_seven_segment:u2\"" {  } { { "TopModule.v" "u2" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764810612792 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "min1\[3\] " "Net \"min1\[3\]\" is missing source, defaulting to GND" {  } { { "TopModule.v" "min1\[3\]" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1764810612800 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1764810612800 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "min1\[3\] " "Net \"min1\[3\]\" is missing source, defaulting to GND" {  } { { "TopModule.v" "min1\[3\]" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1764810612801 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1764810612801 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sec1\[3\] " "Net \"sec1\[3\]\" is missing source, defaulting to GND" {  } { { "TopModule.v" "sec1\[3\]" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1764810612801 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "min1\[3\] " "Net \"min1\[3\]\" is missing source, defaulting to GND" {  } { { "TopModule.v" "min1\[3\]" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1764810612801 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1764810612801 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sec1\[3\] " "Net \"sec1\[3\]\" is missing source, defaulting to GND" {  } { { "TopModule.v" "sec1\[3\]" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1764810612801 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "min1\[3\] " "Net \"min1\[3\]\" is missing source, defaulting to GND" {  } { { "TopModule.v" "min1\[3\]" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1764810612801 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1764810612801 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sec1\[3\] " "Net \"sec1\[3\]\" is missing source, defaulting to GND" {  } { { "TopModule.v" "sec1\[3\]" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1764810612801 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "min1\[3\] " "Net \"min1\[3\]\" is missing source, defaulting to GND" {  } { { "TopModule.v" "min1\[3\]" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1764810612801 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1764810612801 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sec1\[3\] " "Net \"sec1\[3\]\" is missing source, defaulting to GND" {  } { { "TopModule.v" "sec1\[3\]" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1764810612801 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "min1\[3\] " "Net \"min1\[3\]\" is missing source, defaulting to GND" {  } { { "TopModule.v" "min1\[3\]" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1764810612801 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1764810612801 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "m_24_counter_manual:c_hr\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"m_24_counter_manual:c_hr\|Mod0\"" {  } { { "Counter.v" "Mod0" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Counter.v" 117 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1764810612982 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "m_24_counter_manual:c_hr\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"m_24_counter_manual:c_hr\|Div0\"" {  } { { "Counter.v" "Div0" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Counter.v" 116 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1764810612982 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1764810612982 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "m_24_counter_manual:c_hr\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"m_24_counter_manual:c_hr\|lpm_divide:Mod0\"" {  } { { "Counter.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Counter.v" 117 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764810613012 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "m_24_counter_manual:c_hr\|lpm_divide:Mod0 " "Instantiated megafunction \"m_24_counter_manual:c_hr\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764810613012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764810613012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764810613012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764810613012 ""}  } { { "Counter.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Counter.v" 117 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764810613012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9kl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9kl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9kl " "Found entity 1: lpm_divide_9kl" {  } { { "db/lpm_divide_9kl.tdf" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/db/lpm_divide_9kl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764810613033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764810613033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/db/sign_div_unsign_8kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764810613035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764810613035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qee.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qee.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qee " "Found entity 1: alt_u_div_qee" {  } { { "db/alt_u_div_qee.tdf" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/db/alt_u_div_qee.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764810613038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764810613038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764810613058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764810613058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764810613078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764810613078 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "m_24_counter_manual:c_hr\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"m_24_counter_manual:c_hr\|lpm_divide:Div0\"" {  } { { "Counter.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Counter.v" 116 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764810613081 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "m_24_counter_manual:c_hr\|lpm_divide:Div0 " "Instantiated megafunction \"m_24_counter_manual:c_hr\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764810613081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764810613081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764810613081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764810613081 ""}  } { { "Counter.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Counter.v" 116 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764810613081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6sl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6sl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6sl " "Found entity 1: lpm_divide_6sl" {  } { { "db/lpm_divide_6sl.tdf" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/db/lpm_divide_6sl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764810613100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764810613100 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1764810613257 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "TopModule.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764810613289 "|TopModule|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "TopModule.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764810613289 "|TopModule|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "TopModule.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764810613289 "|TopModule|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "TopModule.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764810613289 "|TopModule|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "TopModule.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764810613289 "|TopModule|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "TopModule.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764810613289 "|TopModule|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "TopModule.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764810613289 "|TopModule|HEX5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1764810613289 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1764810613348 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1764810613718 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764810613718 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK2 " "No output dependent on input pin \"CLK2\"" {  } { { "TopModule.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764810613744 "|TopModule|CLK2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "TopModule.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764810613744 "|TopModule|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "TopModule.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764810613744 "|TopModule|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "TopModule.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764810613744 "|TopModule|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "TopModule.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764810613744 "|TopModule|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "TopModule.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764810613744 "|TopModule|SW[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1764810613744 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "299 " "Implemented 299 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1764810613744 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1764810613744 ""} { "Info" "ICUT_CUT_TM_LCELLS" "227 " "Implemented 227 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1764810613744 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1764810613744 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "481 " "Peak virtual memory: 481 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764810613749 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  4 10:10:13 2025 " "Processing ended: Thu Dec  4 10:10:13 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764810613749 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764810613749 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764810613749 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764810613749 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1764810614837 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764810614838 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  4 10:10:14 2025 " "Processing started: Thu Dec  4 10:10:14 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764810614838 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1764810614838 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off L11_Timer -c TopModule " "Command: quartus_fit --read_settings_files=off --write_settings_files=off L11_Timer -c TopModule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1764810614838 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1764810614861 ""}
{ "Info" "0" "" "Project  = L11_Timer" {  } {  } 0 0 "Project  = L11_Timer" 0 0 "Fitter" 0 0 1764810614861 ""}
{ "Info" "0" "" "Revision = TopModule" {  } {  } 0 0 "Revision = TopModule" 0 0 "Fitter" 0 0 1764810614862 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1764810614921 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1764810614921 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TopModule 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"TopModule\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1764810614926 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1764810614965 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1764810614965 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1764810615111 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1764810615114 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764810615141 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764810615141 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764810615141 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764810615141 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764810615141 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764810615141 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764810615141 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764810615141 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764810615141 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764810615141 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764810615141 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764810615141 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764810615141 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1764810615141 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/home/kazu/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kazu/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/kazu/school/HDL/report/data/L11_Timer/" { { 0 { 0 ""} 0 662 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1764810615143 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/home/kazu/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kazu/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/kazu/school/HDL/report/data/L11_Timer/" { { 0 { 0 ""} 0 664 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1764810615143 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "/home/kazu/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kazu/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/kazu/school/HDL/report/data/L11_Timer/" { { 0 { 0 ""} 0 666 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1764810615143 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "/home/kazu/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kazu/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/kazu/school/HDL/report/data/L11_Timer/" { { 0 { 0 ""} 0 668 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1764810615143 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "/home/kazu/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kazu/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/kazu/school/HDL/report/data/L11_Timer/" { { 0 { 0 ""} 0 670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1764810615143 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "/home/kazu/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kazu/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/kazu/school/HDL/report/data/L11_Timer/" { { 0 { 0 ""} 0 672 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1764810615143 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "/home/kazu/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kazu/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/kazu/school/HDL/report/data/L11_Timer/" { { 0 { 0 ""} 0 674 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1764810615143 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "/home/kazu/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kazu/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/kazu/school/HDL/report/data/L11_Timer/" { { 0 { 0 ""} 0 676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1764810615143 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1764810615143 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1764810615143 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1764810615143 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1764810615143 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1764810615143 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1764810615145 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TopModule.sdc " "Synopsys Design Constraints File file not found: 'TopModule.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1764810615613 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1764810615613 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1764810615616 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1764810615616 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1764810615616 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "m_prescale5M:u0\|Equal0  " "Automatically promoted node m_prescale5M:u0\|Equal0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1764810615637 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "m_prescale5M:u0\|cnt\[0\] " "Destination node m_prescale5M:u0\|cnt\[0\]" {  } { { "Timer.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Timer.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "/home/kazu/school/HDL/report/data/L11_Timer/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1764810615637 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "m_prescale5M:u0\|cnt\[1\] " "Destination node m_prescale5M:u0\|cnt\[1\]" {  } { { "Timer.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Timer.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "/home/kazu/school/HDL/report/data/L11_Timer/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1764810615637 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "m_prescale5M:u0\|cnt\[2\] " "Destination node m_prescale5M:u0\|cnt\[2\]" {  } { { "Timer.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Timer.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "/home/kazu/school/HDL/report/data/L11_Timer/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1764810615637 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "m_prescale5M:u0\|cnt\[3\] " "Destination node m_prescale5M:u0\|cnt\[3\]" {  } { { "Timer.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Timer.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "/home/kazu/school/HDL/report/data/L11_Timer/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1764810615637 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "m_prescale5M:u0\|cnt\[4\] " "Destination node m_prescale5M:u0\|cnt\[4\]" {  } { { "Timer.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Timer.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "/home/kazu/school/HDL/report/data/L11_Timer/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1764810615637 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "m_prescale5M:u0\|cnt\[5\] " "Destination node m_prescale5M:u0\|cnt\[5\]" {  } { { "Timer.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Timer.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "/home/kazu/school/HDL/report/data/L11_Timer/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1764810615637 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "m_prescale5M:u0\|cnt\[6\] " "Destination node m_prescale5M:u0\|cnt\[6\]" {  } { { "Timer.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Timer.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "/home/kazu/school/HDL/report/data/L11_Timer/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1764810615637 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "m_prescale5M:u0\|cnt\[7\] " "Destination node m_prescale5M:u0\|cnt\[7\]" {  } { { "Timer.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Timer.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "/home/kazu/school/HDL/report/data/L11_Timer/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1764810615637 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "m_prescale5M:u0\|cnt\[8\] " "Destination node m_prescale5M:u0\|cnt\[8\]" {  } { { "Timer.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Timer.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "/home/kazu/school/HDL/report/data/L11_Timer/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1764810615637 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "m_prescale5M:u0\|cnt\[9\] " "Destination node m_prescale5M:u0\|cnt\[9\]" {  } { { "Timer.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Timer.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "/home/kazu/school/HDL/report/data/L11_Timer/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1764810615637 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1764810615637 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1764810615637 ""}  } { { "Timer.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Timer.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/kazu/school/HDL/report/data/L11_Timer/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1764810615637 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "m_6_counter_manual:c_min1\|c  " "Automatically promoted node m_6_counter_manual:c_min1\|c " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1764810615637 ""}  } { { "Counter.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Counter.v" 53 -1 0 } } { "temporary_test_loc" "" { Generic "/home/kazu/school/HDL/report/data/L11_Timer/" { { 0 { 0 ""} 0 251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1764810615637 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "m_6_counter_manual:c_sec1\|c  " "Automatically promoted node m_6_counter_manual:c_sec1\|c " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1764810615637 ""}  } { { "Counter.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Counter.v" 53 -1 0 } } { "temporary_test_loc" "" { Generic "/home/kazu/school/HDL/report/data/L11_Timer/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1764810615637 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "m_10_counter_manual:c_min0\|c  " "Automatically promoted node m_10_counter_manual:c_min0\|c " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1764810615637 ""}  } { { "Counter.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Counter.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "/home/kazu/school/HDL/report/data/L11_Timer/" { { 0 { 0 ""} 0 260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1764810615637 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "m_10_counter_manual:c_sec0\|c  " "Automatically promoted node m_10_counter_manual:c_sec0\|c " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1764810615637 ""}  } { { "Counter.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Counter.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "/home/kazu/school/HDL/report/data/L11_Timer/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1764810615637 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1764810615888 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1764810615889 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1764810615889 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1764810615890 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1764810615890 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1764810615891 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1764810615891 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1764810615891 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1764810615903 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1764810615903 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1764810615903 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764810615948 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1764810615950 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1764810616665 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764810616740 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1764810616754 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1764810617796 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764810617796 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1764810618146 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X56_Y44 X66_Y54 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X56_Y44 to location X66_Y54" {  } { { "loc" "" { Generic "/home/kazu/school/HDL/report/data/L11_Timer/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X56_Y44 to location X66_Y54"} { { 12 { 0 ""} 56 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1764810619154 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1764810619154 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1764810619543 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1764810619543 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764810619545 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.16 " "Total time spent on timing analysis during the Fitter is 0.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1764810619660 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1764810619667 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1764810619877 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1764810619877 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1764810620168 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764810620535 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "14 MAX 10 " "14 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK2 3.3-V LVTTL N14 " "Pin CLK2 uses I/O standard 3.3-V LVTTL at N14" {  } { { "/home/kazu/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kazu/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { CLK2 } } } { "/home/kazu/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kazu/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLK2" } } } } { "TopModule.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "/home/kazu/school/HDL/report/data/L11_Timer/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764810620655 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "/home/kazu/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kazu/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { SW[3] } } } { "/home/kazu/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kazu/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "TopModule.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/kazu/school/HDL/report/data/L11_Timer/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764810620655 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "/home/kazu/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kazu/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { SW[4] } } } { "/home/kazu/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kazu/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "TopModule.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/kazu/school/HDL/report/data/L11_Timer/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764810620655 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "/home/kazu/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kazu/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { SW[5] } } } { "/home/kazu/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kazu/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "TopModule.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/kazu/school/HDL/report/data/L11_Timer/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764810620655 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "/home/kazu/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kazu/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { SW[6] } } } { "/home/kazu/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kazu/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "TopModule.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/kazu/school/HDL/report/data/L11_Timer/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764810620655 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "/home/kazu/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kazu/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { SW[7] } } } { "/home/kazu/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kazu/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "TopModule.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/kazu/school/HDL/report/data/L11_Timer/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764810620655 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "/home/kazu/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kazu/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { SW[0] } } } { "/home/kazu/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kazu/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "TopModule.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/kazu/school/HDL/report/data/L11_Timer/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764810620655 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "/home/kazu/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kazu/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { SW[9] } } } { "/home/kazu/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kazu/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "TopModule.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/kazu/school/HDL/report/data/L11_Timer/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764810620655 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "/home/kazu/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kazu/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { SW[1] } } } { "/home/kazu/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kazu/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "TopModule.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/kazu/school/HDL/report/data/L11_Timer/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764810620655 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "/home/kazu/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kazu/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { SW[2] } } } { "/home/kazu/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kazu/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "TopModule.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/kazu/school/HDL/report/data/L11_Timer/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764810620655 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BTN\[0\] 3.3-V LVTTL B8 " "Pin BTN\[0\] uses I/O standard 3.3-V LVTTL at B8" {  } { { "/home/kazu/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kazu/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { BTN[0] } } } { "/home/kazu/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kazu/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BTN\[0\]" } } } } { "TopModule.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/kazu/school/HDL/report/data/L11_Timer/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764810620655 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BTN\[1\] 3.3-V LVTTL A7 " "Pin BTN\[1\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "/home/kazu/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kazu/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { BTN[1] } } } { "/home/kazu/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kazu/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BTN\[1\]" } } } } { "TopModule.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/kazu/school/HDL/report/data/L11_Timer/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764810620655 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "/home/kazu/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kazu/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { SW[8] } } } { "/home/kazu/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kazu/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "TopModule.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/kazu/school/HDL/report/data/L11_Timer/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764810620655 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK1 3.3-V LVTTL P11 " "Pin CLK1 uses I/O standard 3.3-V LVTTL at P11" {  } { { "/home/kazu/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kazu/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { CLK1 } } } { "/home/kazu/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kazu/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLK1" } } } } { "TopModule.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "/home/kazu/school/HDL/report/data/L11_Timer/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764810620655 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1764810620655 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/kazu/school/HDL/report/data/L11_Timer/output_files/TopModule.fit.smsg " "Generated suppressed messages file /home/kazu/school/HDL/report/data/L11_Timer/output_files/TopModule.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1764810620686 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2045 " "Peak virtual memory: 2045 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764810620925 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  4 10:10:20 2025 " "Processing ended: Thu Dec  4 10:10:20 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764810620925 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764810620925 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764810620925 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1764810620925 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1764810622032 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764810622033 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  4 10:10:21 2025 " "Processing started: Thu Dec  4 10:10:21 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764810622033 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1764810622033 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off L11_Timer -c TopModule " "Command: quartus_asm --read_settings_files=off --write_settings_files=off L11_Timer -c TopModule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1764810622033 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1764810622169 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1764810623249 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1764810623282 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "370 " "Peak virtual memory: 370 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764810623665 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  4 10:10:23 2025 " "Processing ended: Thu Dec  4 10:10:23 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764810623665 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764810623665 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764810623665 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1764810623665 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1764810624321 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1764810624723 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764810624723 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  4 10:10:24 2025 " "Processing started: Thu Dec  4 10:10:24 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764810624723 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1764810624723 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta L11_Timer -c TopModule " "Command: quartus_sta L11_Timer -c TopModule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1764810624723 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1764810624748 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1764810624807 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1764810624807 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764810624851 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764810624851 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TopModule.sdc " "Synopsys Design Constraints File file not found: 'TopModule.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1764810625044 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1764810625044 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name m_6_counter_manual:c_min1\|c m_6_counter_manual:c_min1\|c " "create_clock -period 1.000 -name m_6_counter_manual:c_min1\|c m_6_counter_manual:c_min1\|c" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1764810625045 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name m_prescale5M:u0\|cnt\[0\] m_prescale5M:u0\|cnt\[0\] " "create_clock -period 1.000 -name m_prescale5M:u0\|cnt\[0\] m_prescale5M:u0\|cnt\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1764810625045 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK1 CLK1 " "create_clock -period 1.000 -name CLK1 CLK1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1764810625045 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name m_10_counter_manual:c_min0\|c m_10_counter_manual:c_min0\|c " "create_clock -period 1.000 -name m_10_counter_manual:c_min0\|c m_10_counter_manual:c_min0\|c" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1764810625045 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name m_6_counter_manual:c_sec1\|c m_6_counter_manual:c_sec1\|c " "create_clock -period 1.000 -name m_6_counter_manual:c_sec1\|c m_6_counter_manual:c_sec1\|c" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1764810625045 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name m_10_counter_manual:c_sec0\|c m_10_counter_manual:c_sec0\|c " "create_clock -period 1.000 -name m_10_counter_manual:c_sec0\|c m_10_counter_manual:c_sec0\|c" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1764810625045 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1764810625045 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1764810625047 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1764810625047 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1764810625048 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1764810625051 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1764810625054 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1764810625055 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.484 " "Worst-case setup slack is -4.484" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764810625055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764810625055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.484             -99.884 CLK1  " "   -4.484             -99.884 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764810625055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.542             -17.375 m_6_counter_manual:c_sec1\|c  " "   -3.542             -17.375 m_6_counter_manual:c_sec1\|c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764810625055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.267             -30.228 m_6_counter_manual:c_min1\|c  " "   -3.267             -30.228 m_6_counter_manual:c_min1\|c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764810625055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.108             -12.463 m_10_counter_manual:c_min0\|c  " "   -3.108             -12.463 m_10_counter_manual:c_min0\|c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764810625055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.993             -12.049 m_10_counter_manual:c_sec0\|c  " "   -2.993             -12.049 m_10_counter_manual:c_sec0\|c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764810625055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.686             -41.664 m_prescale5M:u0\|cnt\[0\]  " "   -1.686             -41.664 m_prescale5M:u0\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764810625055 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764810625055 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.347 " "Worst-case hold slack is 0.347" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764810625056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764810625056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 m_prescale5M:u0\|cnt\[0\]  " "    0.347               0.000 m_prescale5M:u0\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764810625056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 m_10_counter_manual:c_min0\|c  " "    0.348               0.000 m_10_counter_manual:c_min0\|c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764810625056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 m_10_counter_manual:c_sec0\|c  " "    0.348               0.000 m_10_counter_manual:c_sec0\|c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764810625056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 m_6_counter_manual:c_sec1\|c  " "    0.362               0.000 m_6_counter_manual:c_sec1\|c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764810625056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.625               0.000 m_6_counter_manual:c_min1\|c  " "    0.625               0.000 m_6_counter_manual:c_min1\|c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764810625056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.669               0.000 CLK1  " "    0.669               0.000 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764810625056 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764810625056 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1764810625057 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1764810625057 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764810625058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764810625058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -35.269 CLK1  " "   -3.000             -35.269 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764810625058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -54.717 m_prescale5M:u0\|cnt\[0\]  " "   -1.403             -54.717 m_prescale5M:u0\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764810625058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -15.433 m_6_counter_manual:c_min1\|c  " "   -1.403             -15.433 m_6_counter_manual:c_min1\|c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764810625058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -12.627 m_6_counter_manual:c_sec1\|c  " "   -1.403             -12.627 m_6_counter_manual:c_sec1\|c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764810625058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -9.821 m_10_counter_manual:c_min0\|c  " "   -1.403              -9.821 m_10_counter_manual:c_min0\|c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764810625058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -9.821 m_10_counter_manual:c_sec0\|c  " "   -1.403              -9.821 m_10_counter_manual:c_sec0\|c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764810625058 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764810625058 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1764810625069 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1764810625085 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1764810625407 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1764810625450 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1764810625453 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.107 " "Worst-case setup slack is -4.107" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764810625454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764810625454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.107             -91.415 CLK1  " "   -4.107             -91.415 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764810625454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.224             -15.502 m_6_counter_manual:c_sec1\|c  " "   -3.224             -15.502 m_6_counter_manual:c_sec1\|c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764810625454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.889             -26.828 m_6_counter_manual:c_min1\|c  " "   -2.889             -26.828 m_6_counter_manual:c_min1\|c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764810625454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.803             -11.212 m_10_counter_manual:c_min0\|c  " "   -2.803             -11.212 m_10_counter_manual:c_min0\|c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764810625454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.718             -10.872 m_10_counter_manual:c_sec0\|c  " "   -2.718             -10.872 m_10_counter_manual:c_sec0\|c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764810625454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.473             -35.233 m_prescale5M:u0\|cnt\[0\]  " "   -1.473             -35.233 m_prescale5M:u0\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764810625454 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764810625454 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764810625455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764810625455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 m_prescale5M:u0\|cnt\[0\]  " "    0.311               0.000 m_prescale5M:u0\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764810625455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 m_10_counter_manual:c_min0\|c  " "    0.312               0.000 m_10_counter_manual:c_min0\|c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764810625455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 m_10_counter_manual:c_sec0\|c  " "    0.313               0.000 m_10_counter_manual:c_sec0\|c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764810625455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.328               0.000 m_6_counter_manual:c_sec1\|c  " "    0.328               0.000 m_6_counter_manual:c_sec1\|c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764810625455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.569               0.000 m_6_counter_manual:c_min1\|c  " "    0.569               0.000 m_6_counter_manual:c_min1\|c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764810625455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.616               0.000 CLK1  " "    0.616               0.000 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764810625455 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764810625455 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1764810625455 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1764810625456 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764810625456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764810625456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -35.269 CLK1  " "   -3.000             -35.269 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764810625456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -54.717 m_prescale5M:u0\|cnt\[0\]  " "   -1.403             -54.717 m_prescale5M:u0\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764810625456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -15.433 m_6_counter_manual:c_min1\|c  " "   -1.403             -15.433 m_6_counter_manual:c_min1\|c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764810625456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -12.627 m_6_counter_manual:c_sec1\|c  " "   -1.403             -12.627 m_6_counter_manual:c_sec1\|c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764810625456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -9.821 m_10_counter_manual:c_min0\|c  " "   -1.403              -9.821 m_10_counter_manual:c_min0\|c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764810625456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -9.821 m_10_counter_manual:c_sec0\|c  " "   -1.403              -9.821 m_10_counter_manual:c_sec0\|c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764810625456 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764810625456 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1764810625467 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1764810625563 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1764810625564 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.456 " "Worst-case setup slack is -1.456" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764810625565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764810625565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.456             -31.878 CLK1  " "   -1.456             -31.878 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764810625565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.887              -3.903 m_6_counter_manual:c_sec1\|c  " "   -0.887              -3.903 m_6_counter_manual:c_sec1\|c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764810625565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.682              -2.728 m_10_counter_manual:c_min0\|c  " "   -0.682              -2.728 m_10_counter_manual:c_min0\|c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764810625565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.679              -6.261 m_6_counter_manual:c_min1\|c  " "   -0.679              -6.261 m_6_counter_manual:c_min1\|c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764810625565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.643              -2.572 m_10_counter_manual:c_sec0\|c  " "   -0.643              -2.572 m_10_counter_manual:c_sec0\|c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764810625565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.149              -0.843 m_prescale5M:u0\|cnt\[0\]  " "   -0.149              -0.843 m_prescale5M:u0\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764810625565 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764810625565 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.152 " "Worst-case hold slack is 0.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764810625566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764810625566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 m_10_counter_manual:c_min0\|c  " "    0.152               0.000 m_10_counter_manual:c_min0\|c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764810625566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 m_10_counter_manual:c_sec0\|c  " "    0.153               0.000 m_10_counter_manual:c_sec0\|c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764810625566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 m_prescale5M:u0\|cnt\[0\]  " "    0.153               0.000 m_prescale5M:u0\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764810625566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 m_6_counter_manual:c_sec1\|c  " "    0.156               0.000 m_6_counter_manual:c_sec1\|c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764810625566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250               0.000 m_6_counter_manual:c_min1\|c  " "    0.250               0.000 m_6_counter_manual:c_min1\|c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764810625566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.261               0.000 CLK1  " "    0.261               0.000 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764810625566 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764810625566 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1764810625567 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1764810625567 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764810625568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764810625568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -30.767 CLK1  " "   -3.000             -30.767 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764810625568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -39.000 m_prescale5M:u0\|cnt\[0\]  " "   -1.000             -39.000 m_prescale5M:u0\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764810625568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -11.000 m_6_counter_manual:c_min1\|c  " "   -1.000             -11.000 m_6_counter_manual:c_min1\|c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764810625568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -9.000 m_6_counter_manual:c_sec1\|c  " "   -1.000              -9.000 m_6_counter_manual:c_sec1\|c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764810625568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -7.000 m_10_counter_manual:c_min0\|c  " "   -1.000              -7.000 m_10_counter_manual:c_min0\|c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764810625568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -7.000 m_10_counter_manual:c_sec0\|c  " "   -1.000              -7.000 m_10_counter_manual:c_sec0\|c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764810625568 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764810625568 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1764810626134 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1764810626134 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "691 " "Peak virtual memory: 691 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764810626155 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  4 10:10:26 2025 " "Processing ended: Thu Dec  4 10:10:26 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764810626155 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764810626155 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764810626155 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1764810626155 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 61 s " "Quartus Prime Full Compilation was successful. 0 errors, 61 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1764810626826 ""}
