

================================================================
== Vitis HLS Report for 'load_stream_to_buffer'
================================================================
* Date:           Mon Sep 15 18:59:10 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  1.988 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       18|       18|  72.000 ns|  72.000 ns|   18|   18|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- read_data_loop  |       16|       16|         2|          1|          1|    16|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       97|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       68|    -|
|Register             |        -|     -|       44|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       44|      165|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln33_fu_553_p2         |         +|   0|  0|  12|           5|           1|
    |add_ln840_fu_641_p2        |         +|   0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln33_fu_547_p2        |      icmp|   0|  0|  10|           5|           6|
    |select_ln37_fu_647_p3      |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  97|          45|          43|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |A_stream3_blk_n                    |   9|          2|    1|          2|
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_sig_allocacmp_cur_row_0_load_1  |  14|          3|   32|         96|
    |ap_sig_allocacmp_i_2               |   9|          2|    5|         10|
    |cur_row_0_fu_182                   |   9|          2|   32|         64|
    |i_fu_178                           |   9|          2|    5|         10|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  68|         15|   77|        186|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |cur_row_0_fu_182         |  32|   0|   32|          0|
    |i_fu_178                 |   5|   0|    5|          0|
    |trunc_ln36_reg_681       |   4|   0|    4|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  44|   0|   44|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-----------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+----------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  load_stream_to_buffer|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  load_stream_to_buffer|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  load_stream_to_buffer|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  load_stream_to_buffer|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  load_stream_to_buffer|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  load_stream_to_buffer|  return value|
|ap_return                   |  out|   32|  ap_ctrl_hs|  load_stream_to_buffer|  return value|
|A_stream3_dout              |   in|   64|     ap_fifo|              A_stream3|       pointer|
|A_stream3_empty_n           |   in|    1|     ap_fifo|              A_stream3|       pointer|
|A_stream3_read              |  out|    1|     ap_fifo|              A_stream3|       pointer|
|sparse_buf_eor_0            |  out|    1|      ap_vld|       sparse_buf_eor_0|       pointer|
|sparse_buf_eor_0_ap_vld     |  out|    1|      ap_vld|       sparse_buf_eor_0|       pointer|
|sparse_buf_eor_1            |  out|    1|      ap_vld|       sparse_buf_eor_1|       pointer|
|sparse_buf_eor_1_ap_vld     |  out|    1|      ap_vld|       sparse_buf_eor_1|       pointer|
|sparse_buf_eor_2            |  out|    1|      ap_vld|       sparse_buf_eor_2|       pointer|
|sparse_buf_eor_2_ap_vld     |  out|    1|      ap_vld|       sparse_buf_eor_2|       pointer|
|sparse_buf_eor_3            |  out|    1|      ap_vld|       sparse_buf_eor_3|       pointer|
|sparse_buf_eor_3_ap_vld     |  out|    1|      ap_vld|       sparse_buf_eor_3|       pointer|
|sparse_buf_eor_4            |  out|    1|      ap_vld|       sparse_buf_eor_4|       pointer|
|sparse_buf_eor_4_ap_vld     |  out|    1|      ap_vld|       sparse_buf_eor_4|       pointer|
|sparse_buf_eor_5            |  out|    1|      ap_vld|       sparse_buf_eor_5|       pointer|
|sparse_buf_eor_5_ap_vld     |  out|    1|      ap_vld|       sparse_buf_eor_5|       pointer|
|sparse_buf_eor_6            |  out|    1|      ap_vld|       sparse_buf_eor_6|       pointer|
|sparse_buf_eor_6_ap_vld     |  out|    1|      ap_vld|       sparse_buf_eor_6|       pointer|
|sparse_buf_eor_7            |  out|    1|      ap_vld|       sparse_buf_eor_7|       pointer|
|sparse_buf_eor_7_ap_vld     |  out|    1|      ap_vld|       sparse_buf_eor_7|       pointer|
|sparse_buf_eor_8            |  out|    1|      ap_vld|       sparse_buf_eor_8|       pointer|
|sparse_buf_eor_8_ap_vld     |  out|    1|      ap_vld|       sparse_buf_eor_8|       pointer|
|sparse_buf_eor_9            |  out|    1|      ap_vld|       sparse_buf_eor_9|       pointer|
|sparse_buf_eor_9_ap_vld     |  out|    1|      ap_vld|       sparse_buf_eor_9|       pointer|
|sparse_buf_eor_10           |  out|    1|      ap_vld|      sparse_buf_eor_10|       pointer|
|sparse_buf_eor_10_ap_vld    |  out|    1|      ap_vld|      sparse_buf_eor_10|       pointer|
|sparse_buf_eor_11           |  out|    1|      ap_vld|      sparse_buf_eor_11|       pointer|
|sparse_buf_eor_11_ap_vld    |  out|    1|      ap_vld|      sparse_buf_eor_11|       pointer|
|sparse_buf_eor_12           |  out|    1|      ap_vld|      sparse_buf_eor_12|       pointer|
|sparse_buf_eor_12_ap_vld    |  out|    1|      ap_vld|      sparse_buf_eor_12|       pointer|
|sparse_buf_eor_13           |  out|    1|      ap_vld|      sparse_buf_eor_13|       pointer|
|sparse_buf_eor_13_ap_vld    |  out|    1|      ap_vld|      sparse_buf_eor_13|       pointer|
|sparse_buf_eor_14           |  out|    1|      ap_vld|      sparse_buf_eor_14|       pointer|
|sparse_buf_eor_14_ap_vld    |  out|    1|      ap_vld|      sparse_buf_eor_14|       pointer|
|sparse_buf_eor_15           |  out|    1|      ap_vld|      sparse_buf_eor_15|       pointer|
|sparse_buf_eor_15_ap_vld    |  out|    1|      ap_vld|      sparse_buf_eor_15|       pointer|
|sparse_buf_col_0            |  out|   31|      ap_vld|       sparse_buf_col_0|       pointer|
|sparse_buf_col_0_ap_vld     |  out|    1|      ap_vld|       sparse_buf_col_0|       pointer|
|sparse_buf_col_1            |  out|   31|      ap_vld|       sparse_buf_col_1|       pointer|
|sparse_buf_col_1_ap_vld     |  out|    1|      ap_vld|       sparse_buf_col_1|       pointer|
|sparse_buf_col_2            |  out|   31|      ap_vld|       sparse_buf_col_2|       pointer|
|sparse_buf_col_2_ap_vld     |  out|    1|      ap_vld|       sparse_buf_col_2|       pointer|
|sparse_buf_col_3            |  out|   31|      ap_vld|       sparse_buf_col_3|       pointer|
|sparse_buf_col_3_ap_vld     |  out|    1|      ap_vld|       sparse_buf_col_3|       pointer|
|sparse_buf_col_4            |  out|   31|      ap_vld|       sparse_buf_col_4|       pointer|
|sparse_buf_col_4_ap_vld     |  out|    1|      ap_vld|       sparse_buf_col_4|       pointer|
|sparse_buf_col_5            |  out|   31|      ap_vld|       sparse_buf_col_5|       pointer|
|sparse_buf_col_5_ap_vld     |  out|    1|      ap_vld|       sparse_buf_col_5|       pointer|
|sparse_buf_col_6            |  out|   31|      ap_vld|       sparse_buf_col_6|       pointer|
|sparse_buf_col_6_ap_vld     |  out|    1|      ap_vld|       sparse_buf_col_6|       pointer|
|sparse_buf_col_7            |  out|   31|      ap_vld|       sparse_buf_col_7|       pointer|
|sparse_buf_col_7_ap_vld     |  out|    1|      ap_vld|       sparse_buf_col_7|       pointer|
|sparse_buf_col_8            |  out|   31|      ap_vld|       sparse_buf_col_8|       pointer|
|sparse_buf_col_8_ap_vld     |  out|    1|      ap_vld|       sparse_buf_col_8|       pointer|
|sparse_buf_col_9            |  out|   31|      ap_vld|       sparse_buf_col_9|       pointer|
|sparse_buf_col_9_ap_vld     |  out|    1|      ap_vld|       sparse_buf_col_9|       pointer|
|sparse_buf_col_10           |  out|   31|      ap_vld|      sparse_buf_col_10|       pointer|
|sparse_buf_col_10_ap_vld    |  out|    1|      ap_vld|      sparse_buf_col_10|       pointer|
|sparse_buf_col_11           |  out|   31|      ap_vld|      sparse_buf_col_11|       pointer|
|sparse_buf_col_11_ap_vld    |  out|    1|      ap_vld|      sparse_buf_col_11|       pointer|
|sparse_buf_col_12           |  out|   31|      ap_vld|      sparse_buf_col_12|       pointer|
|sparse_buf_col_12_ap_vld    |  out|    1|      ap_vld|      sparse_buf_col_12|       pointer|
|sparse_buf_col_13           |  out|   31|      ap_vld|      sparse_buf_col_13|       pointer|
|sparse_buf_col_13_ap_vld    |  out|    1|      ap_vld|      sparse_buf_col_13|       pointer|
|sparse_buf_col_14           |  out|   31|      ap_vld|      sparse_buf_col_14|       pointer|
|sparse_buf_col_14_ap_vld    |  out|    1|      ap_vld|      sparse_buf_col_14|       pointer|
|sparse_buf_col_15           |  out|   31|      ap_vld|      sparse_buf_col_15|       pointer|
|sparse_buf_col_15_ap_vld    |  out|    1|      ap_vld|      sparse_buf_col_15|       pointer|
|sparse_buf_value_0          |  out|   32|      ap_vld|     sparse_buf_value_0|       pointer|
|sparse_buf_value_0_ap_vld   |  out|    1|      ap_vld|     sparse_buf_value_0|       pointer|
|sparse_buf_value_1          |  out|   32|      ap_vld|     sparse_buf_value_1|       pointer|
|sparse_buf_value_1_ap_vld   |  out|    1|      ap_vld|     sparse_buf_value_1|       pointer|
|sparse_buf_value_2          |  out|   32|      ap_vld|     sparse_buf_value_2|       pointer|
|sparse_buf_value_2_ap_vld   |  out|    1|      ap_vld|     sparse_buf_value_2|       pointer|
|sparse_buf_value_3          |  out|   32|      ap_vld|     sparse_buf_value_3|       pointer|
|sparse_buf_value_3_ap_vld   |  out|    1|      ap_vld|     sparse_buf_value_3|       pointer|
|sparse_buf_value_4          |  out|   32|      ap_vld|     sparse_buf_value_4|       pointer|
|sparse_buf_value_4_ap_vld   |  out|    1|      ap_vld|     sparse_buf_value_4|       pointer|
|sparse_buf_value_5          |  out|   32|      ap_vld|     sparse_buf_value_5|       pointer|
|sparse_buf_value_5_ap_vld   |  out|    1|      ap_vld|     sparse_buf_value_5|       pointer|
|sparse_buf_value_6          |  out|   32|      ap_vld|     sparse_buf_value_6|       pointer|
|sparse_buf_value_6_ap_vld   |  out|    1|      ap_vld|     sparse_buf_value_6|       pointer|
|sparse_buf_value_7          |  out|   32|      ap_vld|     sparse_buf_value_7|       pointer|
|sparse_buf_value_7_ap_vld   |  out|    1|      ap_vld|     sparse_buf_value_7|       pointer|
|sparse_buf_value_8          |  out|   32|      ap_vld|     sparse_buf_value_8|       pointer|
|sparse_buf_value_8_ap_vld   |  out|    1|      ap_vld|     sparse_buf_value_8|       pointer|
|sparse_buf_value_9          |  out|   32|      ap_vld|     sparse_buf_value_9|       pointer|
|sparse_buf_value_9_ap_vld   |  out|    1|      ap_vld|     sparse_buf_value_9|       pointer|
|sparse_buf_value_10         |  out|   32|      ap_vld|    sparse_buf_value_10|       pointer|
|sparse_buf_value_10_ap_vld  |  out|    1|      ap_vld|    sparse_buf_value_10|       pointer|
|sparse_buf_value_11         |  out|   32|      ap_vld|    sparse_buf_value_11|       pointer|
|sparse_buf_value_11_ap_vld  |  out|    1|      ap_vld|    sparse_buf_value_11|       pointer|
|sparse_buf_value_12         |  out|   32|      ap_vld|    sparse_buf_value_12|       pointer|
|sparse_buf_value_12_ap_vld  |  out|    1|      ap_vld|    sparse_buf_value_12|       pointer|
|sparse_buf_value_13         |  out|   32|      ap_vld|    sparse_buf_value_13|       pointer|
|sparse_buf_value_13_ap_vld  |  out|    1|      ap_vld|    sparse_buf_value_13|       pointer|
|sparse_buf_value_14         |  out|   32|      ap_vld|    sparse_buf_value_14|       pointer|
|sparse_buf_value_14_ap_vld  |  out|    1|      ap_vld|    sparse_buf_value_14|       pointer|
|sparse_buf_value_15         |  out|   32|      ap_vld|    sparse_buf_value_15|       pointer|
|sparse_buf_value_15_ap_vld  |  out|    1|      ap_vld|    sparse_buf_value_15|       pointer|
|p_read                      |   in|   32|     ap_none|                 p_read|        scalar|
+----------------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%cur_row_0 = alloca i32 1"   --->   Operation 6 'alloca' 'cur_row_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A_stream3, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_33 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read" [src/spmm_device_fpga.cpp:33]   --->   Operation 8 'read' 'p_read_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%store_ln33 = store i32 %p_read_33, i32 %cur_row_0" [src/spmm_device_fpga.cpp:33]   --->   Operation 9 'store' 'store_ln33' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln33 = store i5 0, i5 %i" [src/spmm_device_fpga.cpp:33]   --->   Operation 10 'store' 'store_ln33' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln33 = br void %for.body" [src/spmm_device_fpga.cpp:33]   --->   Operation 11 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_2 = load i5 %i" [src/spmm_device_fpga.cpp:36]   --->   Operation 12 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.63ns)   --->   "%icmp_ln33 = icmp_eq  i5 %i_2, i5 16" [src/spmm_device_fpga.cpp:33]   --->   Operation 13 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.70ns)   --->   "%add_ln33 = add i5 %i_2, i5 1" [src/spmm_device_fpga.cpp:33]   --->   Operation 15 'add' 'add_ln33' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %for.body.split, void %for.end" [src/spmm_device_fpga.cpp:33]   --->   Operation 16 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln36 = trunc i5 %i_2" [src/spmm_device_fpga.cpp:36]   --->   Operation 17 'trunc' 'trunc_ln36' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.34ns)   --->   "%switch_ln36 = switch i4 %trunc_ln36, void %arrayidx.27.case.15, i4 0, void %arrayidx.27.case.0, i4 1, void %arrayidx.27.case.1, i4 2, void %arrayidx.27.case.2, i4 3, void %arrayidx.27.case.3, i4 4, void %arrayidx.27.case.4, i4 5, void %arrayidx.27.case.5, i4 6, void %arrayidx.27.case.6, i4 7, void %arrayidx.27.case.7, i4 8, void %arrayidx.27.case.8, i4 9, void %arrayidx.27.case.9, i4 10, void %arrayidx.27.case.10, i4 11, void %arrayidx.27.case.11, i4 12, void %arrayidx.27.case.12, i4 13, void %arrayidx.27.case.13, i4 14, void %arrayidx.27.case.14" [src/spmm_device_fpga.cpp:36]   --->   Operation 18 'switch' 'switch_ln36' <Predicate = (!icmp_ln33)> <Delay = 0.34>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln33 = store i5 %add_ln33, i5 %i" [src/spmm_device_fpga.cpp:33]   --->   Operation 19 'store' 'store_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.38>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%cur_row_0_load_1 = load i32 %cur_row_0" [src/spmm_device_fpga.cpp:39]   --->   Operation 95 'load' 'cur_row_0_load_1' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%ret_ln39 = ret i32 %cur_row_0_load_1" [src/spmm_device_fpga.cpp:39]   --->   Operation 96 'ret' 'ret_ln39' <Predicate = (icmp_ln33)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.98>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln34 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [src/spmm_device_fpga.cpp:34]   --->   Operation 20 'specpipeline' 'specpipeline_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [src/spmm_device_fpga.cpp:33]   --->   Operation 21 'specloopname' 'specloopname_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.37ns)   --->   "%raw = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %A_stream3" [src/spmm_device_fpga.cpp:35]   --->   Operation 22 'read' 'raw' <Predicate = true> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %raw, i32 63"   --->   Operation 23 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%x_col_V = partselect i31 @_ssdm_op_PartSelect.i31.i64.i32.i32, i64 %raw, i32 32, i32 62"   --->   Operation 24 'partselect' 'x_col_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%x_value_V = trunc i64 %raw"   --->   Operation 25 'trunc' 'x_value_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %sparse_buf_eor_14, i1 %p_Result_s" [src/spmm_device_fpga.cpp:36]   --->   Operation 26 'write' 'write_ln36' <Predicate = (trunc_ln36 == 14)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i31P0A, i31 %sparse_buf_col_14, i31 %x_col_V" [src/spmm_device_fpga.cpp:36]   --->   Operation 27 'write' 'write_ln36' <Predicate = (trunc_ln36 == 14)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %sparse_buf_value_14, i32 %x_value_V" [src/spmm_device_fpga.cpp:36]   --->   Operation 28 'write' 'write_ln36' <Predicate = (trunc_ln36 == 14)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx.27.exit" [src/spmm_device_fpga.cpp:36]   --->   Operation 29 'br' 'br_ln36' <Predicate = (trunc_ln36 == 14)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %sparse_buf_eor_13, i1 %p_Result_s" [src/spmm_device_fpga.cpp:36]   --->   Operation 30 'write' 'write_ln36' <Predicate = (trunc_ln36 == 13)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i31P0A, i31 %sparse_buf_col_13, i31 %x_col_V" [src/spmm_device_fpga.cpp:36]   --->   Operation 31 'write' 'write_ln36' <Predicate = (trunc_ln36 == 13)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %sparse_buf_value_13, i32 %x_value_V" [src/spmm_device_fpga.cpp:36]   --->   Operation 32 'write' 'write_ln36' <Predicate = (trunc_ln36 == 13)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx.27.exit" [src/spmm_device_fpga.cpp:36]   --->   Operation 33 'br' 'br_ln36' <Predicate = (trunc_ln36 == 13)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %sparse_buf_eor_12, i1 %p_Result_s" [src/spmm_device_fpga.cpp:36]   --->   Operation 34 'write' 'write_ln36' <Predicate = (trunc_ln36 == 12)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i31P0A, i31 %sparse_buf_col_12, i31 %x_col_V" [src/spmm_device_fpga.cpp:36]   --->   Operation 35 'write' 'write_ln36' <Predicate = (trunc_ln36 == 12)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %sparse_buf_value_12, i32 %x_value_V" [src/spmm_device_fpga.cpp:36]   --->   Operation 36 'write' 'write_ln36' <Predicate = (trunc_ln36 == 12)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx.27.exit" [src/spmm_device_fpga.cpp:36]   --->   Operation 37 'br' 'br_ln36' <Predicate = (trunc_ln36 == 12)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %sparse_buf_eor_11, i1 %p_Result_s" [src/spmm_device_fpga.cpp:36]   --->   Operation 38 'write' 'write_ln36' <Predicate = (trunc_ln36 == 11)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i31P0A, i31 %sparse_buf_col_11, i31 %x_col_V" [src/spmm_device_fpga.cpp:36]   --->   Operation 39 'write' 'write_ln36' <Predicate = (trunc_ln36 == 11)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %sparse_buf_value_11, i32 %x_value_V" [src/spmm_device_fpga.cpp:36]   --->   Operation 40 'write' 'write_ln36' <Predicate = (trunc_ln36 == 11)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx.27.exit" [src/spmm_device_fpga.cpp:36]   --->   Operation 41 'br' 'br_ln36' <Predicate = (trunc_ln36 == 11)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %sparse_buf_eor_10, i1 %p_Result_s" [src/spmm_device_fpga.cpp:36]   --->   Operation 42 'write' 'write_ln36' <Predicate = (trunc_ln36 == 10)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i31P0A, i31 %sparse_buf_col_10, i31 %x_col_V" [src/spmm_device_fpga.cpp:36]   --->   Operation 43 'write' 'write_ln36' <Predicate = (trunc_ln36 == 10)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %sparse_buf_value_10, i32 %x_value_V" [src/spmm_device_fpga.cpp:36]   --->   Operation 44 'write' 'write_ln36' <Predicate = (trunc_ln36 == 10)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx.27.exit" [src/spmm_device_fpga.cpp:36]   --->   Operation 45 'br' 'br_ln36' <Predicate = (trunc_ln36 == 10)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %sparse_buf_eor_9, i1 %p_Result_s" [src/spmm_device_fpga.cpp:36]   --->   Operation 46 'write' 'write_ln36' <Predicate = (trunc_ln36 == 9)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i31P0A, i31 %sparse_buf_col_9, i31 %x_col_V" [src/spmm_device_fpga.cpp:36]   --->   Operation 47 'write' 'write_ln36' <Predicate = (trunc_ln36 == 9)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %sparse_buf_value_9, i32 %x_value_V" [src/spmm_device_fpga.cpp:36]   --->   Operation 48 'write' 'write_ln36' <Predicate = (trunc_ln36 == 9)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx.27.exit" [src/spmm_device_fpga.cpp:36]   --->   Operation 49 'br' 'br_ln36' <Predicate = (trunc_ln36 == 9)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %sparse_buf_eor_8, i1 %p_Result_s" [src/spmm_device_fpga.cpp:36]   --->   Operation 50 'write' 'write_ln36' <Predicate = (trunc_ln36 == 8)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i31P0A, i31 %sparse_buf_col_8, i31 %x_col_V" [src/spmm_device_fpga.cpp:36]   --->   Operation 51 'write' 'write_ln36' <Predicate = (trunc_ln36 == 8)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %sparse_buf_value_8, i32 %x_value_V" [src/spmm_device_fpga.cpp:36]   --->   Operation 52 'write' 'write_ln36' <Predicate = (trunc_ln36 == 8)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx.27.exit" [src/spmm_device_fpga.cpp:36]   --->   Operation 53 'br' 'br_ln36' <Predicate = (trunc_ln36 == 8)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %sparse_buf_eor_7, i1 %p_Result_s" [src/spmm_device_fpga.cpp:36]   --->   Operation 54 'write' 'write_ln36' <Predicate = (trunc_ln36 == 7)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i31P0A, i31 %sparse_buf_col_7, i31 %x_col_V" [src/spmm_device_fpga.cpp:36]   --->   Operation 55 'write' 'write_ln36' <Predicate = (trunc_ln36 == 7)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %sparse_buf_value_7, i32 %x_value_V" [src/spmm_device_fpga.cpp:36]   --->   Operation 56 'write' 'write_ln36' <Predicate = (trunc_ln36 == 7)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx.27.exit" [src/spmm_device_fpga.cpp:36]   --->   Operation 57 'br' 'br_ln36' <Predicate = (trunc_ln36 == 7)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %sparse_buf_eor_6, i1 %p_Result_s" [src/spmm_device_fpga.cpp:36]   --->   Operation 58 'write' 'write_ln36' <Predicate = (trunc_ln36 == 6)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i31P0A, i31 %sparse_buf_col_6, i31 %x_col_V" [src/spmm_device_fpga.cpp:36]   --->   Operation 59 'write' 'write_ln36' <Predicate = (trunc_ln36 == 6)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %sparse_buf_value_6, i32 %x_value_V" [src/spmm_device_fpga.cpp:36]   --->   Operation 60 'write' 'write_ln36' <Predicate = (trunc_ln36 == 6)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx.27.exit" [src/spmm_device_fpga.cpp:36]   --->   Operation 61 'br' 'br_ln36' <Predicate = (trunc_ln36 == 6)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %sparse_buf_eor_5, i1 %p_Result_s" [src/spmm_device_fpga.cpp:36]   --->   Operation 62 'write' 'write_ln36' <Predicate = (trunc_ln36 == 5)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i31P0A, i31 %sparse_buf_col_5, i31 %x_col_V" [src/spmm_device_fpga.cpp:36]   --->   Operation 63 'write' 'write_ln36' <Predicate = (trunc_ln36 == 5)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %sparse_buf_value_5, i32 %x_value_V" [src/spmm_device_fpga.cpp:36]   --->   Operation 64 'write' 'write_ln36' <Predicate = (trunc_ln36 == 5)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx.27.exit" [src/spmm_device_fpga.cpp:36]   --->   Operation 65 'br' 'br_ln36' <Predicate = (trunc_ln36 == 5)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %sparse_buf_eor_4, i1 %p_Result_s" [src/spmm_device_fpga.cpp:36]   --->   Operation 66 'write' 'write_ln36' <Predicate = (trunc_ln36 == 4)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i31P0A, i31 %sparse_buf_col_4, i31 %x_col_V" [src/spmm_device_fpga.cpp:36]   --->   Operation 67 'write' 'write_ln36' <Predicate = (trunc_ln36 == 4)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %sparse_buf_value_4, i32 %x_value_V" [src/spmm_device_fpga.cpp:36]   --->   Operation 68 'write' 'write_ln36' <Predicate = (trunc_ln36 == 4)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx.27.exit" [src/spmm_device_fpga.cpp:36]   --->   Operation 69 'br' 'br_ln36' <Predicate = (trunc_ln36 == 4)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %sparse_buf_eor_3, i1 %p_Result_s" [src/spmm_device_fpga.cpp:36]   --->   Operation 70 'write' 'write_ln36' <Predicate = (trunc_ln36 == 3)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i31P0A, i31 %sparse_buf_col_3, i31 %x_col_V" [src/spmm_device_fpga.cpp:36]   --->   Operation 71 'write' 'write_ln36' <Predicate = (trunc_ln36 == 3)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %sparse_buf_value_3, i32 %x_value_V" [src/spmm_device_fpga.cpp:36]   --->   Operation 72 'write' 'write_ln36' <Predicate = (trunc_ln36 == 3)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx.27.exit" [src/spmm_device_fpga.cpp:36]   --->   Operation 73 'br' 'br_ln36' <Predicate = (trunc_ln36 == 3)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %sparse_buf_eor_2, i1 %p_Result_s" [src/spmm_device_fpga.cpp:36]   --->   Operation 74 'write' 'write_ln36' <Predicate = (trunc_ln36 == 2)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i31P0A, i31 %sparse_buf_col_2, i31 %x_col_V" [src/spmm_device_fpga.cpp:36]   --->   Operation 75 'write' 'write_ln36' <Predicate = (trunc_ln36 == 2)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %sparse_buf_value_2, i32 %x_value_V" [src/spmm_device_fpga.cpp:36]   --->   Operation 76 'write' 'write_ln36' <Predicate = (trunc_ln36 == 2)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx.27.exit" [src/spmm_device_fpga.cpp:36]   --->   Operation 77 'br' 'br_ln36' <Predicate = (trunc_ln36 == 2)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %sparse_buf_eor_1, i1 %p_Result_s" [src/spmm_device_fpga.cpp:36]   --->   Operation 78 'write' 'write_ln36' <Predicate = (trunc_ln36 == 1)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i31P0A, i31 %sparse_buf_col_1, i31 %x_col_V" [src/spmm_device_fpga.cpp:36]   --->   Operation 79 'write' 'write_ln36' <Predicate = (trunc_ln36 == 1)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %sparse_buf_value_1, i32 %x_value_V" [src/spmm_device_fpga.cpp:36]   --->   Operation 80 'write' 'write_ln36' <Predicate = (trunc_ln36 == 1)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx.27.exit" [src/spmm_device_fpga.cpp:36]   --->   Operation 81 'br' 'br_ln36' <Predicate = (trunc_ln36 == 1)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %sparse_buf_eor_0, i1 %p_Result_s" [src/spmm_device_fpga.cpp:36]   --->   Operation 82 'write' 'write_ln36' <Predicate = (trunc_ln36 == 0)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i31P0A, i31 %sparse_buf_col_0, i31 %x_col_V" [src/spmm_device_fpga.cpp:36]   --->   Operation 83 'write' 'write_ln36' <Predicate = (trunc_ln36 == 0)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %sparse_buf_value_0, i32 %x_value_V" [src/spmm_device_fpga.cpp:36]   --->   Operation 84 'write' 'write_ln36' <Predicate = (trunc_ln36 == 0)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx.27.exit" [src/spmm_device_fpga.cpp:36]   --->   Operation 85 'br' 'br_ln36' <Predicate = (trunc_ln36 == 0)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %sparse_buf_eor_15, i1 %p_Result_s" [src/spmm_device_fpga.cpp:36]   --->   Operation 86 'write' 'write_ln36' <Predicate = (trunc_ln36 == 15)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i31P0A, i31 %sparse_buf_col_15, i31 %x_col_V" [src/spmm_device_fpga.cpp:36]   --->   Operation 87 'write' 'write_ln36' <Predicate = (trunc_ln36 == 15)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %sparse_buf_value_15, i32 %x_value_V" [src/spmm_device_fpga.cpp:36]   --->   Operation 88 'write' 'write_ln36' <Predicate = (trunc_ln36 == 15)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx.27.exit" [src/spmm_device_fpga.cpp:36]   --->   Operation 89 'br' 'br_ln36' <Predicate = (trunc_ln36 == 15)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%cur_row_0_load = load i32 %cur_row_0"   --->   Operation 90 'load' 'cur_row_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.88ns)   --->   "%add_ln840 = add i32 %cur_row_0_load, i32 1"   --->   Operation 91 'add' 'add_ln840' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.22ns)   --->   "%select_ln37 = select i1 %p_Result_s, i32 %add_ln840, i32 %cur_row_0_load" [src/spmm_device_fpga.cpp:37]   --->   Operation 92 'select' 'select_ln37' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.38ns)   --->   "%store_ln33 = store i32 %select_ln37, i32 %cur_row_0" [src/spmm_device_fpga.cpp:33]   --->   Operation 93 'store' 'store_ln33' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln33 = br void %for.body" [src/spmm_device_fpga.cpp:33]   --->   Operation 94 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_stream3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sparse_buf_eor_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sparse_buf_eor_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sparse_buf_eor_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sparse_buf_eor_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sparse_buf_eor_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sparse_buf_eor_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sparse_buf_eor_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sparse_buf_eor_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sparse_buf_eor_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sparse_buf_eor_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sparse_buf_eor_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sparse_buf_eor_11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sparse_buf_eor_12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sparse_buf_eor_13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sparse_buf_eor_14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sparse_buf_eor_15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sparse_buf_col_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sparse_buf_col_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sparse_buf_col_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sparse_buf_col_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sparse_buf_col_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sparse_buf_col_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sparse_buf_col_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sparse_buf_col_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sparse_buf_col_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sparse_buf_col_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sparse_buf_col_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sparse_buf_col_11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sparse_buf_col_12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sparse_buf_col_13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sparse_buf_col_14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sparse_buf_col_15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sparse_buf_value_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sparse_buf_value_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sparse_buf_value_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sparse_buf_value_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sparse_buf_value_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sparse_buf_value_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sparse_buf_value_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sparse_buf_value_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sparse_buf_value_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sparse_buf_value_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sparse_buf_value_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sparse_buf_value_11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sparse_buf_value_12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sparse_buf_value_13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sparse_buf_value_14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sparse_buf_value_15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 010]
cur_row_0         (alloca           ) [ 011]
specinterface_ln0 (specinterface    ) [ 000]
p_read_33         (read             ) [ 000]
store_ln33        (store            ) [ 000]
store_ln33        (store            ) [ 000]
br_ln33           (br               ) [ 000]
i_2               (load             ) [ 000]
icmp_ln33         (icmp             ) [ 010]
empty             (speclooptripcount) [ 000]
add_ln33          (add              ) [ 000]
br_ln33           (br               ) [ 000]
trunc_ln36        (trunc            ) [ 011]
switch_ln36       (switch           ) [ 000]
store_ln33        (store            ) [ 000]
specpipeline_ln34 (specpipeline     ) [ 000]
specloopname_ln33 (specloopname     ) [ 000]
raw               (read             ) [ 000]
p_Result_s        (bitselect        ) [ 000]
x_col_V           (partselect       ) [ 000]
x_value_V         (trunc            ) [ 000]
write_ln36        (write            ) [ 000]
write_ln36        (write            ) [ 000]
write_ln36        (write            ) [ 000]
br_ln36           (br               ) [ 000]
write_ln36        (write            ) [ 000]
write_ln36        (write            ) [ 000]
write_ln36        (write            ) [ 000]
br_ln36           (br               ) [ 000]
write_ln36        (write            ) [ 000]
write_ln36        (write            ) [ 000]
write_ln36        (write            ) [ 000]
br_ln36           (br               ) [ 000]
write_ln36        (write            ) [ 000]
write_ln36        (write            ) [ 000]
write_ln36        (write            ) [ 000]
br_ln36           (br               ) [ 000]
write_ln36        (write            ) [ 000]
write_ln36        (write            ) [ 000]
write_ln36        (write            ) [ 000]
br_ln36           (br               ) [ 000]
write_ln36        (write            ) [ 000]
write_ln36        (write            ) [ 000]
write_ln36        (write            ) [ 000]
br_ln36           (br               ) [ 000]
write_ln36        (write            ) [ 000]
write_ln36        (write            ) [ 000]
write_ln36        (write            ) [ 000]
br_ln36           (br               ) [ 000]
write_ln36        (write            ) [ 000]
write_ln36        (write            ) [ 000]
write_ln36        (write            ) [ 000]
br_ln36           (br               ) [ 000]
write_ln36        (write            ) [ 000]
write_ln36        (write            ) [ 000]
write_ln36        (write            ) [ 000]
br_ln36           (br               ) [ 000]
write_ln36        (write            ) [ 000]
write_ln36        (write            ) [ 000]
write_ln36        (write            ) [ 000]
br_ln36           (br               ) [ 000]
write_ln36        (write            ) [ 000]
write_ln36        (write            ) [ 000]
write_ln36        (write            ) [ 000]
br_ln36           (br               ) [ 000]
write_ln36        (write            ) [ 000]
write_ln36        (write            ) [ 000]
write_ln36        (write            ) [ 000]
br_ln36           (br               ) [ 000]
write_ln36        (write            ) [ 000]
write_ln36        (write            ) [ 000]
write_ln36        (write            ) [ 000]
br_ln36           (br               ) [ 000]
write_ln36        (write            ) [ 000]
write_ln36        (write            ) [ 000]
write_ln36        (write            ) [ 000]
br_ln36           (br               ) [ 000]
write_ln36        (write            ) [ 000]
write_ln36        (write            ) [ 000]
write_ln36        (write            ) [ 000]
br_ln36           (br               ) [ 000]
write_ln36        (write            ) [ 000]
write_ln36        (write            ) [ 000]
write_ln36        (write            ) [ 000]
br_ln36           (br               ) [ 000]
cur_row_0_load    (load             ) [ 000]
add_ln840         (add              ) [ 000]
select_ln37       (select           ) [ 000]
store_ln33        (store            ) [ 000]
br_ln33           (br               ) [ 000]
cur_row_0_load_1  (load             ) [ 000]
ret_ln39          (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_stream3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_stream3"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sparse_buf_eor_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sparse_buf_eor_0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sparse_buf_eor_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sparse_buf_eor_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sparse_buf_eor_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sparse_buf_eor_2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sparse_buf_eor_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sparse_buf_eor_3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sparse_buf_eor_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sparse_buf_eor_4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sparse_buf_eor_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sparse_buf_eor_5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sparse_buf_eor_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sparse_buf_eor_6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="sparse_buf_eor_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sparse_buf_eor_7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="sparse_buf_eor_8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sparse_buf_eor_8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="sparse_buf_eor_9">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sparse_buf_eor_9"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="sparse_buf_eor_10">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sparse_buf_eor_10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="sparse_buf_eor_11">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sparse_buf_eor_11"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="sparse_buf_eor_12">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sparse_buf_eor_12"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="sparse_buf_eor_13">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sparse_buf_eor_13"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="sparse_buf_eor_14">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sparse_buf_eor_14"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="sparse_buf_eor_15">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sparse_buf_eor_15"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="sparse_buf_col_0">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sparse_buf_col_0"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="sparse_buf_col_1">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sparse_buf_col_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="sparse_buf_col_2">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sparse_buf_col_2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="sparse_buf_col_3">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sparse_buf_col_3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="sparse_buf_col_4">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sparse_buf_col_4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="sparse_buf_col_5">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sparse_buf_col_5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="sparse_buf_col_6">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sparse_buf_col_6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="sparse_buf_col_7">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sparse_buf_col_7"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="sparse_buf_col_8">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sparse_buf_col_8"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="sparse_buf_col_9">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sparse_buf_col_9"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="sparse_buf_col_10">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sparse_buf_col_10"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="sparse_buf_col_11">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sparse_buf_col_11"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="sparse_buf_col_12">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sparse_buf_col_12"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="sparse_buf_col_13">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sparse_buf_col_13"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="sparse_buf_col_14">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sparse_buf_col_14"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="sparse_buf_col_15">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sparse_buf_col_15"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="sparse_buf_value_0">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sparse_buf_value_0"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="sparse_buf_value_1">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sparse_buf_value_1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="sparse_buf_value_2">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sparse_buf_value_2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="sparse_buf_value_3">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sparse_buf_value_3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="sparse_buf_value_4">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sparse_buf_value_4"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="sparse_buf_value_5">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sparse_buf_value_5"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="sparse_buf_value_6">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sparse_buf_value_6"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="sparse_buf_value_7">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sparse_buf_value_7"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="sparse_buf_value_8">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sparse_buf_value_8"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="sparse_buf_value_9">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sparse_buf_value_9"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="sparse_buf_value_10">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sparse_buf_value_10"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="sparse_buf_value_11">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sparse_buf_value_11"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="sparse_buf_value_12">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sparse_buf_value_12"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="sparse_buf_value_13">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sparse_buf_value_13"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="sparse_buf_value_14">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sparse_buf_value_14"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="sparse_buf_value_15">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sparse_buf_value_15"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="p_read">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i31P0A"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="178" class="1004" name="i_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="cur_row_0_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cur_row_0/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="p_read_33_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_33/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="raw_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="64" slack="0"/>
<pin id="194" dir="0" index="1" bw="64" slack="0"/>
<pin id="195" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="raw/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="write_ln36_write_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="0" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="1" slack="0"/>
<pin id="202" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="write_ln36_write_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="0" slack="0"/>
<pin id="207" dir="0" index="1" bw="31" slack="0"/>
<pin id="208" dir="0" index="2" bw="31" slack="0"/>
<pin id="209" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="write_ln36_write_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="0" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="0" index="2" bw="32" slack="0"/>
<pin id="216" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="write_ln36_write_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="0" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="1" slack="0"/>
<pin id="223" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="write_ln36_write_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="0" slack="0"/>
<pin id="228" dir="0" index="1" bw="31" slack="0"/>
<pin id="229" dir="0" index="2" bw="31" slack="0"/>
<pin id="230" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="write_ln36_write_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="0" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="0"/>
<pin id="236" dir="0" index="2" bw="32" slack="0"/>
<pin id="237" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="write_ln36_write_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="0" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="1" slack="0"/>
<pin id="244" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="write_ln36_write_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="0" slack="0"/>
<pin id="249" dir="0" index="1" bw="31" slack="0"/>
<pin id="250" dir="0" index="2" bw="31" slack="0"/>
<pin id="251" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="write_ln36_write_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="0" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="0" index="2" bw="32" slack="0"/>
<pin id="258" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="write_ln36_write_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="0" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="1" slack="0"/>
<pin id="265" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="write_ln36_write_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="0" slack="0"/>
<pin id="270" dir="0" index="1" bw="31" slack="0"/>
<pin id="271" dir="0" index="2" bw="31" slack="0"/>
<pin id="272" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="write_ln36_write_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="0" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="0"/>
<pin id="278" dir="0" index="2" bw="32" slack="0"/>
<pin id="279" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="write_ln36_write_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="0" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="0" index="2" bw="1" slack="0"/>
<pin id="286" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="write_ln36_write_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="0" slack="0"/>
<pin id="291" dir="0" index="1" bw="31" slack="0"/>
<pin id="292" dir="0" index="2" bw="31" slack="0"/>
<pin id="293" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="write_ln36_write_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="0" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="0"/>
<pin id="299" dir="0" index="2" bw="32" slack="0"/>
<pin id="300" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="write_ln36_write_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="0" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="0" index="2" bw="1" slack="0"/>
<pin id="307" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="write_ln36_write_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="0" slack="0"/>
<pin id="312" dir="0" index="1" bw="31" slack="0"/>
<pin id="313" dir="0" index="2" bw="31" slack="0"/>
<pin id="314" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="write_ln36_write_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="0" slack="0"/>
<pin id="319" dir="0" index="1" bw="32" slack="0"/>
<pin id="320" dir="0" index="2" bw="32" slack="0"/>
<pin id="321" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="write_ln36_write_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="0" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="0" index="2" bw="1" slack="0"/>
<pin id="328" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="write_ln36_write_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="0" slack="0"/>
<pin id="333" dir="0" index="1" bw="31" slack="0"/>
<pin id="334" dir="0" index="2" bw="31" slack="0"/>
<pin id="335" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="write_ln36_write_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="0" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="0"/>
<pin id="341" dir="0" index="2" bw="32" slack="0"/>
<pin id="342" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="write_ln36_write_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="0" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="0" index="2" bw="1" slack="0"/>
<pin id="349" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="write_ln36_write_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="0" slack="0"/>
<pin id="354" dir="0" index="1" bw="31" slack="0"/>
<pin id="355" dir="0" index="2" bw="31" slack="0"/>
<pin id="356" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="write_ln36_write_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="0" slack="0"/>
<pin id="361" dir="0" index="1" bw="32" slack="0"/>
<pin id="362" dir="0" index="2" bw="32" slack="0"/>
<pin id="363" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="write_ln36_write_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="0" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="0" index="2" bw="1" slack="0"/>
<pin id="370" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="write_ln36_write_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="0" slack="0"/>
<pin id="375" dir="0" index="1" bw="31" slack="0"/>
<pin id="376" dir="0" index="2" bw="31" slack="0"/>
<pin id="377" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="write_ln36_write_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="0" slack="0"/>
<pin id="382" dir="0" index="1" bw="32" slack="0"/>
<pin id="383" dir="0" index="2" bw="32" slack="0"/>
<pin id="384" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="write_ln36_write_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="0" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="0" index="2" bw="1" slack="0"/>
<pin id="391" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="write_ln36_write_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="0" slack="0"/>
<pin id="396" dir="0" index="1" bw="31" slack="0"/>
<pin id="397" dir="0" index="2" bw="31" slack="0"/>
<pin id="398" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="write_ln36_write_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="0" slack="0"/>
<pin id="403" dir="0" index="1" bw="32" slack="0"/>
<pin id="404" dir="0" index="2" bw="32" slack="0"/>
<pin id="405" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="write_ln36_write_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="0" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="0" index="2" bw="1" slack="0"/>
<pin id="412" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="write_ln36_write_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="0" slack="0"/>
<pin id="417" dir="0" index="1" bw="31" slack="0"/>
<pin id="418" dir="0" index="2" bw="31" slack="0"/>
<pin id="419" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="write_ln36_write_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="0" slack="0"/>
<pin id="424" dir="0" index="1" bw="32" slack="0"/>
<pin id="425" dir="0" index="2" bw="32" slack="0"/>
<pin id="426" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="write_ln36_write_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="0" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="0" index="2" bw="1" slack="0"/>
<pin id="433" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="write_ln36_write_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="0" slack="0"/>
<pin id="438" dir="0" index="1" bw="31" slack="0"/>
<pin id="439" dir="0" index="2" bw="31" slack="0"/>
<pin id="440" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="write_ln36_write_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="0" slack="0"/>
<pin id="445" dir="0" index="1" bw="32" slack="0"/>
<pin id="446" dir="0" index="2" bw="32" slack="0"/>
<pin id="447" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="write_ln36_write_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="0" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="0" index="2" bw="1" slack="0"/>
<pin id="454" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="write_ln36_write_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="0" slack="0"/>
<pin id="459" dir="0" index="1" bw="31" slack="0"/>
<pin id="460" dir="0" index="2" bw="31" slack="0"/>
<pin id="461" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="write_ln36_write_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="0" slack="0"/>
<pin id="466" dir="0" index="1" bw="32" slack="0"/>
<pin id="467" dir="0" index="2" bw="32" slack="0"/>
<pin id="468" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="write_ln36_write_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="0" slack="0"/>
<pin id="473" dir="0" index="1" bw="1" slack="0"/>
<pin id="474" dir="0" index="2" bw="1" slack="0"/>
<pin id="475" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="write_ln36_write_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="0" slack="0"/>
<pin id="480" dir="0" index="1" bw="31" slack="0"/>
<pin id="481" dir="0" index="2" bw="31" slack="0"/>
<pin id="482" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="write_ln36_write_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="0" slack="0"/>
<pin id="487" dir="0" index="1" bw="32" slack="0"/>
<pin id="488" dir="0" index="2" bw="32" slack="0"/>
<pin id="489" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="write_ln36_write_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="0" slack="0"/>
<pin id="494" dir="0" index="1" bw="1" slack="0"/>
<pin id="495" dir="0" index="2" bw="1" slack="0"/>
<pin id="496" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="write_ln36_write_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="0" slack="0"/>
<pin id="501" dir="0" index="1" bw="31" slack="0"/>
<pin id="502" dir="0" index="2" bw="31" slack="0"/>
<pin id="503" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="write_ln36_write_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="0" slack="0"/>
<pin id="508" dir="0" index="1" bw="32" slack="0"/>
<pin id="509" dir="0" index="2" bw="32" slack="0"/>
<pin id="510" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/2 "/>
</bind>
</comp>

<comp id="513" class="1004" name="write_ln36_write_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="0" slack="0"/>
<pin id="515" dir="0" index="1" bw="1" slack="0"/>
<pin id="516" dir="0" index="2" bw="1" slack="0"/>
<pin id="517" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="write_ln36_write_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="0" slack="0"/>
<pin id="522" dir="0" index="1" bw="31" slack="0"/>
<pin id="523" dir="0" index="2" bw="31" slack="0"/>
<pin id="524" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/2 "/>
</bind>
</comp>

<comp id="527" class="1004" name="write_ln36_write_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="0" slack="0"/>
<pin id="529" dir="0" index="1" bw="32" slack="0"/>
<pin id="530" dir="0" index="2" bw="32" slack="0"/>
<pin id="531" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/2 "/>
</bind>
</comp>

<comp id="534" class="1004" name="store_ln33_store_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="0"/>
<pin id="536" dir="0" index="1" bw="32" slack="0"/>
<pin id="537" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/1 "/>
</bind>
</comp>

<comp id="539" class="1004" name="store_ln33_store_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="0"/>
<pin id="541" dir="0" index="1" bw="5" slack="0"/>
<pin id="542" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/1 "/>
</bind>
</comp>

<comp id="544" class="1004" name="i_2_load_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="5" slack="0"/>
<pin id="546" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="547" class="1004" name="icmp_ln33_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="5" slack="0"/>
<pin id="549" dir="0" index="1" bw="5" slack="0"/>
<pin id="550" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/1 "/>
</bind>
</comp>

<comp id="553" class="1004" name="add_ln33_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="5" slack="0"/>
<pin id="555" dir="0" index="1" bw="1" slack="0"/>
<pin id="556" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/1 "/>
</bind>
</comp>

<comp id="559" class="1004" name="trunc_ln36_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="5" slack="0"/>
<pin id="561" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln36/1 "/>
</bind>
</comp>

<comp id="563" class="1004" name="store_ln33_store_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="5" slack="0"/>
<pin id="565" dir="0" index="1" bw="5" slack="0"/>
<pin id="566" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/1 "/>
</bind>
</comp>

<comp id="568" class="1004" name="p_Result_s_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="0"/>
<pin id="570" dir="0" index="1" bw="64" slack="0"/>
<pin id="571" dir="0" index="2" bw="7" slack="0"/>
<pin id="572" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="592" class="1004" name="x_col_V_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="31" slack="0"/>
<pin id="594" dir="0" index="1" bw="64" slack="0"/>
<pin id="595" dir="0" index="2" bw="7" slack="0"/>
<pin id="596" dir="0" index="3" bw="7" slack="0"/>
<pin id="597" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="x_col_V/2 "/>
</bind>
</comp>

<comp id="618" class="1004" name="x_value_V_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="64" slack="0"/>
<pin id="620" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="x_value_V/2 "/>
</bind>
</comp>

<comp id="638" class="1004" name="cur_row_0_load_load_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="1"/>
<pin id="640" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cur_row_0_load/2 "/>
</bind>
</comp>

<comp id="641" class="1004" name="add_ln840_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="32" slack="0"/>
<pin id="643" dir="0" index="1" bw="1" slack="0"/>
<pin id="644" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln840/2 "/>
</bind>
</comp>

<comp id="647" class="1004" name="select_ln37_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="0"/>
<pin id="649" dir="0" index="1" bw="32" slack="0"/>
<pin id="650" dir="0" index="2" bw="32" slack="0"/>
<pin id="651" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37/2 "/>
</bind>
</comp>

<comp id="655" class="1004" name="store_ln33_store_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="32" slack="0"/>
<pin id="657" dir="0" index="1" bw="32" slack="1"/>
<pin id="658" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="660" class="1004" name="cur_row_0_load_1_load_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="32" slack="0"/>
<pin id="662" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cur_row_0_load_1/1 "/>
</bind>
</comp>

<comp id="663" class="1005" name="i_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="5" slack="0"/>
<pin id="665" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="670" class="1005" name="cur_row_0_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="32" slack="0"/>
<pin id="672" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="cur_row_0 "/>
</bind>
</comp>

<comp id="681" class="1005" name="trunc_ln36_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="4" slack="1"/>
<pin id="683" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln36 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="181"><net_src comp="100" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="100" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="112" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="98" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="160" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="0" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="172" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="30" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="174" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="62" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="217"><net_src comp="176" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="94" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="172" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="28" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="231"><net_src comp="174" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="60" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="238"><net_src comp="176" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="92" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="245"><net_src comp="172" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="26" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="252"><net_src comp="174" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="58" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="259"><net_src comp="176" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="90" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="266"><net_src comp="172" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="24" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="273"><net_src comp="174" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="56" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="280"><net_src comp="176" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="88" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="287"><net_src comp="172" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="22" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="294"><net_src comp="174" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="54" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="301"><net_src comp="176" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="86" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="308"><net_src comp="172" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="20" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="315"><net_src comp="174" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="52" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="322"><net_src comp="176" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="84" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="329"><net_src comp="172" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="18" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="336"><net_src comp="174" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="50" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="343"><net_src comp="176" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="82" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="350"><net_src comp="172" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="16" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="357"><net_src comp="174" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="48" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="364"><net_src comp="176" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="80" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="371"><net_src comp="172" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="14" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="378"><net_src comp="174" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="46" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="385"><net_src comp="176" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="386"><net_src comp="78" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="392"><net_src comp="172" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="12" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="399"><net_src comp="174" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="44" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="406"><net_src comp="176" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="76" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="413"><net_src comp="172" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="10" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="420"><net_src comp="174" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="42" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="427"><net_src comp="176" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="74" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="434"><net_src comp="172" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="8" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="441"><net_src comp="174" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="40" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="448"><net_src comp="176" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="72" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="455"><net_src comp="172" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="6" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="462"><net_src comp="174" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="463"><net_src comp="38" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="469"><net_src comp="176" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="70" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="476"><net_src comp="172" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="4" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="483"><net_src comp="174" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="36" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="490"><net_src comp="176" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="491"><net_src comp="68" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="497"><net_src comp="172" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="498"><net_src comp="2" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="504"><net_src comp="174" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="505"><net_src comp="34" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="511"><net_src comp="176" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="512"><net_src comp="66" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="518"><net_src comp="172" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="519"><net_src comp="32" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="525"><net_src comp="174" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="526"><net_src comp="64" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="532"><net_src comp="176" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="533"><net_src comp="96" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="538"><net_src comp="186" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="543"><net_src comp="114" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="551"><net_src comp="544" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="116" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="557"><net_src comp="544" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="122" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="562"><net_src comp="544" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="567"><net_src comp="553" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="573"><net_src comp="162" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="574"><net_src comp="192" pin="2"/><net_sink comp="568" pin=1"/></net>

<net id="575"><net_src comp="164" pin="0"/><net_sink comp="568" pin=2"/></net>

<net id="576"><net_src comp="568" pin="3"/><net_sink comp="198" pin=2"/></net>

<net id="577"><net_src comp="568" pin="3"/><net_sink comp="219" pin=2"/></net>

<net id="578"><net_src comp="568" pin="3"/><net_sink comp="240" pin=2"/></net>

<net id="579"><net_src comp="568" pin="3"/><net_sink comp="261" pin=2"/></net>

<net id="580"><net_src comp="568" pin="3"/><net_sink comp="282" pin=2"/></net>

<net id="581"><net_src comp="568" pin="3"/><net_sink comp="303" pin=2"/></net>

<net id="582"><net_src comp="568" pin="3"/><net_sink comp="324" pin=2"/></net>

<net id="583"><net_src comp="568" pin="3"/><net_sink comp="345" pin=2"/></net>

<net id="584"><net_src comp="568" pin="3"/><net_sink comp="366" pin=2"/></net>

<net id="585"><net_src comp="568" pin="3"/><net_sink comp="387" pin=2"/></net>

<net id="586"><net_src comp="568" pin="3"/><net_sink comp="408" pin=2"/></net>

<net id="587"><net_src comp="568" pin="3"/><net_sink comp="429" pin=2"/></net>

<net id="588"><net_src comp="568" pin="3"/><net_sink comp="450" pin=2"/></net>

<net id="589"><net_src comp="568" pin="3"/><net_sink comp="471" pin=2"/></net>

<net id="590"><net_src comp="568" pin="3"/><net_sink comp="492" pin=2"/></net>

<net id="591"><net_src comp="568" pin="3"/><net_sink comp="513" pin=2"/></net>

<net id="598"><net_src comp="166" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="599"><net_src comp="192" pin="2"/><net_sink comp="592" pin=1"/></net>

<net id="600"><net_src comp="168" pin="0"/><net_sink comp="592" pin=2"/></net>

<net id="601"><net_src comp="170" pin="0"/><net_sink comp="592" pin=3"/></net>

<net id="602"><net_src comp="592" pin="4"/><net_sink comp="205" pin=2"/></net>

<net id="603"><net_src comp="592" pin="4"/><net_sink comp="226" pin=2"/></net>

<net id="604"><net_src comp="592" pin="4"/><net_sink comp="247" pin=2"/></net>

<net id="605"><net_src comp="592" pin="4"/><net_sink comp="268" pin=2"/></net>

<net id="606"><net_src comp="592" pin="4"/><net_sink comp="289" pin=2"/></net>

<net id="607"><net_src comp="592" pin="4"/><net_sink comp="310" pin=2"/></net>

<net id="608"><net_src comp="592" pin="4"/><net_sink comp="331" pin=2"/></net>

<net id="609"><net_src comp="592" pin="4"/><net_sink comp="352" pin=2"/></net>

<net id="610"><net_src comp="592" pin="4"/><net_sink comp="373" pin=2"/></net>

<net id="611"><net_src comp="592" pin="4"/><net_sink comp="394" pin=2"/></net>

<net id="612"><net_src comp="592" pin="4"/><net_sink comp="415" pin=2"/></net>

<net id="613"><net_src comp="592" pin="4"/><net_sink comp="436" pin=2"/></net>

<net id="614"><net_src comp="592" pin="4"/><net_sink comp="457" pin=2"/></net>

<net id="615"><net_src comp="592" pin="4"/><net_sink comp="478" pin=2"/></net>

<net id="616"><net_src comp="592" pin="4"/><net_sink comp="499" pin=2"/></net>

<net id="617"><net_src comp="592" pin="4"/><net_sink comp="520" pin=2"/></net>

<net id="621"><net_src comp="192" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="623"><net_src comp="618" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="624"><net_src comp="618" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="625"><net_src comp="618" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="626"><net_src comp="618" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="627"><net_src comp="618" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="628"><net_src comp="618" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="629"><net_src comp="618" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="630"><net_src comp="618" pin="1"/><net_sink comp="380" pin=2"/></net>

<net id="631"><net_src comp="618" pin="1"/><net_sink comp="401" pin=2"/></net>

<net id="632"><net_src comp="618" pin="1"/><net_sink comp="422" pin=2"/></net>

<net id="633"><net_src comp="618" pin="1"/><net_sink comp="443" pin=2"/></net>

<net id="634"><net_src comp="618" pin="1"/><net_sink comp="464" pin=2"/></net>

<net id="635"><net_src comp="618" pin="1"/><net_sink comp="485" pin=2"/></net>

<net id="636"><net_src comp="618" pin="1"/><net_sink comp="506" pin=2"/></net>

<net id="637"><net_src comp="618" pin="1"/><net_sink comp="527" pin=2"/></net>

<net id="645"><net_src comp="638" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="100" pin="0"/><net_sink comp="641" pin=1"/></net>

<net id="652"><net_src comp="568" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="653"><net_src comp="641" pin="2"/><net_sink comp="647" pin=1"/></net>

<net id="654"><net_src comp="638" pin="1"/><net_sink comp="647" pin=2"/></net>

<net id="659"><net_src comp="647" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="666"><net_src comp="178" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="668"><net_src comp="663" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="669"><net_src comp="663" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="673"><net_src comp="182" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="675"><net_src comp="670" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="676"><net_src comp="670" pin="1"/><net_sink comp="655" pin=1"/></net>

<net id="677"><net_src comp="670" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="684"><net_src comp="559" pin="1"/><net_sink comp="681" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sparse_buf_eor_0 | {2 }
	Port: sparse_buf_eor_1 | {2 }
	Port: sparse_buf_eor_2 | {2 }
	Port: sparse_buf_eor_3 | {2 }
	Port: sparse_buf_eor_4 | {2 }
	Port: sparse_buf_eor_5 | {2 }
	Port: sparse_buf_eor_6 | {2 }
	Port: sparse_buf_eor_7 | {2 }
	Port: sparse_buf_eor_8 | {2 }
	Port: sparse_buf_eor_9 | {2 }
	Port: sparse_buf_eor_10 | {2 }
	Port: sparse_buf_eor_11 | {2 }
	Port: sparse_buf_eor_12 | {2 }
	Port: sparse_buf_eor_13 | {2 }
	Port: sparse_buf_eor_14 | {2 }
	Port: sparse_buf_eor_15 | {2 }
	Port: sparse_buf_col_0 | {2 }
	Port: sparse_buf_col_1 | {2 }
	Port: sparse_buf_col_2 | {2 }
	Port: sparse_buf_col_3 | {2 }
	Port: sparse_buf_col_4 | {2 }
	Port: sparse_buf_col_5 | {2 }
	Port: sparse_buf_col_6 | {2 }
	Port: sparse_buf_col_7 | {2 }
	Port: sparse_buf_col_8 | {2 }
	Port: sparse_buf_col_9 | {2 }
	Port: sparse_buf_col_10 | {2 }
	Port: sparse_buf_col_11 | {2 }
	Port: sparse_buf_col_12 | {2 }
	Port: sparse_buf_col_13 | {2 }
	Port: sparse_buf_col_14 | {2 }
	Port: sparse_buf_col_15 | {2 }
	Port: sparse_buf_value_0 | {2 }
	Port: sparse_buf_value_1 | {2 }
	Port: sparse_buf_value_2 | {2 }
	Port: sparse_buf_value_3 | {2 }
	Port: sparse_buf_value_4 | {2 }
	Port: sparse_buf_value_5 | {2 }
	Port: sparse_buf_value_6 | {2 }
	Port: sparse_buf_value_7 | {2 }
	Port: sparse_buf_value_8 | {2 }
	Port: sparse_buf_value_9 | {2 }
	Port: sparse_buf_value_10 | {2 }
	Port: sparse_buf_value_11 | {2 }
	Port: sparse_buf_value_12 | {2 }
	Port: sparse_buf_value_13 | {2 }
	Port: sparse_buf_value_14 | {2 }
	Port: sparse_buf_value_15 | {2 }
 - Input state : 
	Port: load_stream_to_buffer : A_stream3 | {2 }
	Port: load_stream_to_buffer : p_read | {1 }
  - Chain level:
	State 1
		store_ln33 : 1
		i_2 : 1
		icmp_ln33 : 2
		add_ln33 : 2
		br_ln33 : 3
		trunc_ln36 : 2
		switch_ln36 : 3
		store_ln33 : 3
		cur_row_0_load_1 : 1
		ret_ln39 : 2
	State 2
		write_ln36 : 1
		write_ln36 : 1
		write_ln36 : 1
		write_ln36 : 1
		write_ln36 : 1
		write_ln36 : 1
		write_ln36 : 1
		write_ln36 : 1
		write_ln36 : 1
		write_ln36 : 1
		write_ln36 : 1
		write_ln36 : 1
		write_ln36 : 1
		write_ln36 : 1
		write_ln36 : 1
		write_ln36 : 1
		write_ln36 : 1
		write_ln36 : 1
		write_ln36 : 1
		write_ln36 : 1
		write_ln36 : 1
		write_ln36 : 1
		write_ln36 : 1
		write_ln36 : 1
		write_ln36 : 1
		write_ln36 : 1
		write_ln36 : 1
		write_ln36 : 1
		write_ln36 : 1
		write_ln36 : 1
		write_ln36 : 1
		write_ln36 : 1
		write_ln36 : 1
		write_ln36 : 1
		write_ln36 : 1
		write_ln36 : 1
		write_ln36 : 1
		write_ln36 : 1
		write_ln36 : 1
		write_ln36 : 1
		write_ln36 : 1
		write_ln36 : 1
		write_ln36 : 1
		write_ln36 : 1
		write_ln36 : 1
		write_ln36 : 1
		write_ln36 : 1
		write_ln36 : 1
		add_ln840 : 1
		select_ln37 : 2
		store_ln33 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    add   |     add_ln33_fu_553     |    0    |    12   |
|          |     add_ln840_fu_641    |    0    |    39   |
|----------|-------------------------|---------|---------|
|  select  |    select_ln37_fu_647   |    0    |    32   |
|----------|-------------------------|---------|---------|
|   icmp   |     icmp_ln33_fu_547    |    0    |    9    |
|----------|-------------------------|---------|---------|
|   read   |  p_read_33_read_fu_186  |    0    |    0    |
|          |     raw_read_fu_192     |    0    |    0    |
|----------|-------------------------|---------|---------|
|          | write_ln36_write_fu_198 |    0    |    0    |
|          | write_ln36_write_fu_205 |    0    |    0    |
|          | write_ln36_write_fu_212 |    0    |    0    |
|          | write_ln36_write_fu_219 |    0    |    0    |
|          | write_ln36_write_fu_226 |    0    |    0    |
|          | write_ln36_write_fu_233 |    0    |    0    |
|          | write_ln36_write_fu_240 |    0    |    0    |
|          | write_ln36_write_fu_247 |    0    |    0    |
|          | write_ln36_write_fu_254 |    0    |    0    |
|          | write_ln36_write_fu_261 |    0    |    0    |
|          | write_ln36_write_fu_268 |    0    |    0    |
|          | write_ln36_write_fu_275 |    0    |    0    |
|          | write_ln36_write_fu_282 |    0    |    0    |
|          | write_ln36_write_fu_289 |    0    |    0    |
|          | write_ln36_write_fu_296 |    0    |    0    |
|          | write_ln36_write_fu_303 |    0    |    0    |
|          | write_ln36_write_fu_310 |    0    |    0    |
|          | write_ln36_write_fu_317 |    0    |    0    |
|          | write_ln36_write_fu_324 |    0    |    0    |
|          | write_ln36_write_fu_331 |    0    |    0    |
|          | write_ln36_write_fu_338 |    0    |    0    |
|          | write_ln36_write_fu_345 |    0    |    0    |
|          | write_ln36_write_fu_352 |    0    |    0    |
|   write  | write_ln36_write_fu_359 |    0    |    0    |
|          | write_ln36_write_fu_366 |    0    |    0    |
|          | write_ln36_write_fu_373 |    0    |    0    |
|          | write_ln36_write_fu_380 |    0    |    0    |
|          | write_ln36_write_fu_387 |    0    |    0    |
|          | write_ln36_write_fu_394 |    0    |    0    |
|          | write_ln36_write_fu_401 |    0    |    0    |
|          | write_ln36_write_fu_408 |    0    |    0    |
|          | write_ln36_write_fu_415 |    0    |    0    |
|          | write_ln36_write_fu_422 |    0    |    0    |
|          | write_ln36_write_fu_429 |    0    |    0    |
|          | write_ln36_write_fu_436 |    0    |    0    |
|          | write_ln36_write_fu_443 |    0    |    0    |
|          | write_ln36_write_fu_450 |    0    |    0    |
|          | write_ln36_write_fu_457 |    0    |    0    |
|          | write_ln36_write_fu_464 |    0    |    0    |
|          | write_ln36_write_fu_471 |    0    |    0    |
|          | write_ln36_write_fu_478 |    0    |    0    |
|          | write_ln36_write_fu_485 |    0    |    0    |
|          | write_ln36_write_fu_492 |    0    |    0    |
|          | write_ln36_write_fu_499 |    0    |    0    |
|          | write_ln36_write_fu_506 |    0    |    0    |
|          | write_ln36_write_fu_513 |    0    |    0    |
|          | write_ln36_write_fu_520 |    0    |    0    |
|          | write_ln36_write_fu_527 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |    trunc_ln36_fu_559    |    0    |    0    |
|          |     x_value_V_fu_618    |    0    |    0    |
|----------|-------------------------|---------|---------|
| bitselect|    p_Result_s_fu_568    |    0    |    0    |
|----------|-------------------------|---------|---------|
|partselect|      x_col_V_fu_592     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    92   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| cur_row_0_reg_670|   32   |
|     i_reg_663    |    5   |
|trunc_ln36_reg_681|    4   |
+------------------+--------+
|       Total      |   41   |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   92   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   41   |    -   |
+-----------+--------+--------+
|   Total   |   41   |   92   |
+-----------+--------+--------+
