=======
Systems:
=======
System:  PChip
  Shared Resources:
    Caches:  L1d L1i L2 
  Locally-defined Cores:
    Name:  "P"
    Registers:
      Name:  "DEAR"
      Width:  32
      -------------------------------
      Name:  "L2CR"
      Usage:  field-read
      Width:  32
        EN[0]   
          Usage:  field-read
      -------------------------------
      Name:  "L2HitReg"
      Usage:  read, written
      Width:  32
      -------------------------------
      Name:  "L2MissReg"
      Usage:  read, written
      Width:  32
      -------------------------------
      Name:  "MSR"
      Width:  32
        PR[10]   
      -------------------------------
      Name:  "PID0"
      Width:  32
      -------------------------------
      Name:  "PID1"
      Width:  32
      -------------------------------
      Name:  "pc"
      Usage:  read, written
      Width:  32
      Attributes:  cia nia
      -------------------------------
    Current-instruction-address register:  pc
    Next-instruction-address register:  pc
    Real-address Mask:
      Initial mask:  0xffffffff (constant)
    Effective-address Mask:
      Initial mask:  0xffffffff (constant)
    Caches:
      L1i (level 1, instr)
        Size    :  32768 bytes
        Linesize:  256 bytes
        Sets    :  32 
        Ways    :  4 
      L1d (level 1, data)
        Size    :  32768 bytes
        Linesize:  256 bytes
        Sets    :  32 
        Ways    :  4 
      L2 (level 2, unified)
        Size    :  131072 bytes
        Linesize:  256 bytes
        Sets    :  256 
        Ways    :  2 
        Enable function:  func ( CacheAccess ca ) {
    return L2CR . EN == 1 ;
}

        Hit handler:  func ( CacheAccess ca , addr_t  ) {
    L2HitReg = L2HitReg + 1 ;
}

        Miss handler:  func ( CacheAccess ca , addr_t  ) {
    L2MissReg = L2MissReg + 1 ;
}

    -------------------------------
  Constituent Items:
    context0:  P
    context1:  P
    context2:  P
-------------------------------

