<stg><name>matprod_Pipeline_VITIS_LOOP_28_3</name>


<trans_list>

<trans id="54" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %phi_mul = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:2 %trunc_ln1_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %trunc_ln1

]]></Node>
<StgValue><ssdm name="trunc_ln1_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:3 %trunc_ln_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %trunc_ln

]]></Node>
<StgValue><ssdm name="trunc_ln_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:4 %mul_ln26_1_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %mul_ln26_1

]]></Node>
<StgValue><ssdm name="mul_ln26_1_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %N2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %N2

]]></Node>
<StgValue><ssdm name="N2_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i31 0, i31 %k

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i10 0, i10 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:8 %br_ln0 = br void %for.body16

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
for.body16:0 %k_1 = load i31 %k

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="31">
<![CDATA[
for.body16:1 %k_cast = zext i31 %k_1

]]></Node>
<StgValue><ssdm name="k_cast"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body16:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body16:3 %icmp_ln28 = icmp_slt  i32 %k_cast, i32 %N2_read

]]></Node>
<StgValue><ssdm name="icmp_ln28"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body16:4 %add_ln28 = add i31 %k_1, i31 1

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body16:5 %br_ln28 = br i1 %icmp_ln28, void %for.inc30.loopexit.exitStub, void %for.body16.split_ifconv

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body16.split_ifconv:0 %phi_mul_load = load i10 %phi_mul

]]></Node>
<StgValue><ssdm name="phi_mul_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="31">
<![CDATA[
for.body16.split_ifconv:1 %empty = trunc i31 %k_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body16.split_ifconv:3 %add_ln29 = add i10 %empty, i10 %mul_ln26_1_read

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="10">
<![CDATA[
for.body16.split_ifconv:4 %zext_ln29 = zext i10 %add_ln29

]]></Node>
<StgValue><ssdm name="zext_ln29"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="10" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body16.split_ifconv:5 %m1_buffer_addr = getelementptr i32 %m1_buffer, i32 0, i32 %zext_ln29

]]></Node>
<StgValue><ssdm name="m1_buffer_addr"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="10">
<![CDATA[
for.body16.split_ifconv:6 %m1_buffer_load = load i10 %m1_buffer_addr

]]></Node>
<StgValue><ssdm name="m1_buffer_load"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body16.split_ifconv:7 %add_ln29_2 = add i10 %phi_mul_load, i10 %trunc_ln_read

]]></Node>
<StgValue><ssdm name="add_ln29_2"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body16.split_ifconv:8 %add_ln29_1 = add i10 %phi_mul_load, i10 %trunc_ln1_read

]]></Node>
<StgValue><ssdm name="add_ln29_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="10">
<![CDATA[
for.body16.split_ifconv:9 %zext_ln29_1 = zext i10 %add_ln29_1

]]></Node>
<StgValue><ssdm name="zext_ln29_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body16.split_ifconv:10 %m2_buffer_addr = getelementptr i32 %m2_buffer, i32 0, i32 %zext_ln29_1

]]></Node>
<StgValue><ssdm name="m2_buffer_addr"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="10">
<![CDATA[
for.body16.split_ifconv:11 %m2_buffer_load = load i10 %m2_buffer_addr

]]></Node>
<StgValue><ssdm name="m2_buffer_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body16.split_ifconv:13 %icmp_ln30 = icmp_eq  i31 %k_1, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body16.split_ifconv:18 %store_ln28 = store i31 %add_ln28, i31 %k

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body16.split_ifconv:19 %store_ln28 = store i10 %add_ln29_2, i10 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="40" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="10">
<![CDATA[
for.body16.split_ifconv:6 %m1_buffer_load = load i10 %m1_buffer_addr

]]></Node>
<StgValue><ssdm name="m1_buffer_load"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="10">
<![CDATA[
for.body16.split_ifconv:11 %m2_buffer_load = load i10 %m2_buffer_addr

]]></Node>
<StgValue><ssdm name="m2_buffer_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="42" st_id="4" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body16.split_ifconv:12 %mul = fmul i32 %m1_buffer_load, i32 %m2_buffer_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="43" st_id="5" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body16.split_ifconv:12 %mul = fmul i32 %m1_buffer_load, i32 %m2_buffer_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="44" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32">
<![CDATA[
for.body16.split_ifconv:14 %regc_load = load i32 %regc

]]></Node>
<StgValue><ssdm name="regc_load"/></StgValue>
</operation>

<operation id="45" st_id="6" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body16.split_ifconv:15 %add = fadd i32 %regc_load, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0">
<![CDATA[
for.inc30.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="46" st_id="7" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body16.split_ifconv:15 %add = fadd i32 %regc_load, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="47" st_id="8" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body16.split_ifconv:15 %add = fadd i32 %regc_load, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="48" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body16.split_ifconv:2 %specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln28"/></StgValue>
</operation>

<operation id="49" st_id="9" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body16.split_ifconv:15 %add = fadd i32 %regc_load, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="50" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body16.split_ifconv:16 %select_ln30 = select i1 %icmp_ln30, i32 %mul, i32 %add

]]></Node>
<StgValue><ssdm name="select_ln30"/></StgValue>
</operation>

<operation id="51" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.body16.split_ifconv:17 %store_ln30 = store i32 %select_ln30, i32 %regc

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="52" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
for.body16.split_ifconv:20 %br_ln28 = br void %for.body16

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="76" name="N2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="N2"/></StgValue>
</port>
<port id="77" name="mul_ln26_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="mul_ln26_1"/></StgValue>
</port>
<port id="78" name="m1_buffer" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="m1_buffer"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="79" name="trunc_ln" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="trunc_ln"/></StgValue>
</port>
<port id="80" name="trunc_ln1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="trunc_ln1"/></StgValue>
</port>
<port id="81" name="m2_buffer" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="m2_buffer"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="82" name="regc" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="regc"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="84" from="StgValue_83" to="phi_mul" fromId="83" toId="11">
</dataflow>
<dataflow id="85" from="StgValue_83" to="k" fromId="83" toId="12">
</dataflow>
<dataflow id="87" from="_ssdm_op_Read.ap_auto.i10" to="trunc_ln1_read" fromId="86" toId="13">
</dataflow>
<dataflow id="88" from="trunc_ln1" to="trunc_ln1_read" fromId="80" toId="13">
</dataflow>
<dataflow id="89" from="_ssdm_op_Read.ap_auto.i10" to="trunc_ln_read" fromId="86" toId="14">
</dataflow>
<dataflow id="90" from="trunc_ln" to="trunc_ln_read" fromId="79" toId="14">
</dataflow>
<dataflow id="91" from="_ssdm_op_Read.ap_auto.i10" to="mul_ln26_1_read" fromId="86" toId="15">
</dataflow>
<dataflow id="92" from="mul_ln26_1" to="mul_ln26_1_read" fromId="77" toId="15">
</dataflow>
<dataflow id="94" from="_ssdm_op_Read.ap_auto.i32" to="N2_read" fromId="93" toId="16">
</dataflow>
<dataflow id="95" from="N2" to="N2_read" fromId="76" toId="16">
</dataflow>
<dataflow id="97" from="StgValue_96" to="store_ln0" fromId="96" toId="17">
</dataflow>
<dataflow id="98" from="k" to="store_ln0" fromId="12" toId="17">
</dataflow>
<dataflow id="100" from="StgValue_99" to="store_ln0" fromId="99" toId="18">
</dataflow>
<dataflow id="101" from="phi_mul" to="store_ln0" fromId="11" toId="18">
</dataflow>
<dataflow id="102" from="k" to="k_1" fromId="12" toId="20">
</dataflow>
<dataflow id="103" from="k_1" to="k_cast" fromId="20" toId="21">
</dataflow>
<dataflow id="105" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="104" toId="22">
</dataflow>
<dataflow id="107" from="StgValue_106" to="specpipeline_ln0" fromId="106" toId="22">
</dataflow>
<dataflow id="109" from="StgValue_108" to="specpipeline_ln0" fromId="108" toId="22">
</dataflow>
<dataflow id="110" from="StgValue_83" to="specpipeline_ln0" fromId="83" toId="22">
</dataflow>
<dataflow id="111" from="StgValue_108" to="specpipeline_ln0" fromId="108" toId="22">
</dataflow>
<dataflow id="113" from="p_str" to="specpipeline_ln0" fromId="112" toId="22">
</dataflow>
<dataflow id="114" from="k_cast" to="icmp_ln28" fromId="21" toId="23">
</dataflow>
<dataflow id="115" from="N2_read" to="icmp_ln28" fromId="16" toId="23">
</dataflow>
<dataflow id="116" from="k_1" to="add_ln28" fromId="20" toId="24">
</dataflow>
<dataflow id="118" from="StgValue_117" to="add_ln28" fromId="117" toId="24">
</dataflow>
<dataflow id="119" from="icmp_ln28" to="br_ln28" fromId="23" toId="25">
</dataflow>
<dataflow id="120" from="phi_mul" to="phi_mul_load" fromId="11" toId="26">
</dataflow>
<dataflow id="121" from="k_1" to="empty" fromId="20" toId="27">
</dataflow>
<dataflow id="122" from="empty" to="add_ln29" fromId="27" toId="28">
</dataflow>
<dataflow id="123" from="mul_ln26_1_read" to="add_ln29" fromId="15" toId="28">
</dataflow>
<dataflow id="124" from="add_ln29" to="zext_ln29" fromId="28" toId="29">
</dataflow>
<dataflow id="125" from="m1_buffer" to="m1_buffer_addr" fromId="78" toId="30">
</dataflow>
<dataflow id="126" from="StgValue_108" to="m1_buffer_addr" fromId="108" toId="30">
</dataflow>
<dataflow id="127" from="zext_ln29" to="m1_buffer_addr" fromId="29" toId="30">
</dataflow>
<dataflow id="128" from="m1_buffer_addr" to="m1_buffer_load" fromId="30" toId="31">
</dataflow>
<dataflow id="129" from="phi_mul_load" to="add_ln29_2" fromId="26" toId="32">
</dataflow>
<dataflow id="130" from="trunc_ln_read" to="add_ln29_2" fromId="14" toId="32">
</dataflow>
<dataflow id="131" from="phi_mul_load" to="add_ln29_1" fromId="26" toId="33">
</dataflow>
<dataflow id="132" from="trunc_ln1_read" to="add_ln29_1" fromId="13" toId="33">
</dataflow>
<dataflow id="133" from="add_ln29_1" to="zext_ln29_1" fromId="33" toId="34">
</dataflow>
<dataflow id="134" from="m2_buffer" to="m2_buffer_addr" fromId="81" toId="35">
</dataflow>
<dataflow id="135" from="StgValue_108" to="m2_buffer_addr" fromId="108" toId="35">
</dataflow>
<dataflow id="136" from="zext_ln29_1" to="m2_buffer_addr" fromId="34" toId="35">
</dataflow>
<dataflow id="137" from="m2_buffer_addr" to="m2_buffer_load" fromId="35" toId="36">
</dataflow>
<dataflow id="138" from="k_1" to="icmp_ln30" fromId="20" toId="37">
</dataflow>
<dataflow id="139" from="StgValue_96" to="icmp_ln30" fromId="96" toId="37">
</dataflow>
<dataflow id="140" from="add_ln28" to="store_ln28" fromId="24" toId="38">
</dataflow>
<dataflow id="141" from="k" to="store_ln28" fromId="12" toId="38">
</dataflow>
<dataflow id="142" from="add_ln29_2" to="store_ln28" fromId="32" toId="39">
</dataflow>
<dataflow id="143" from="phi_mul" to="store_ln28" fromId="11" toId="39">
</dataflow>
<dataflow id="144" from="m1_buffer_addr" to="m1_buffer_load" fromId="30" toId="40">
</dataflow>
<dataflow id="145" from="m2_buffer_addr" to="m2_buffer_load" fromId="35" toId="41">
</dataflow>
<dataflow id="146" from="m1_buffer_load" to="mul" fromId="40" toId="42">
</dataflow>
<dataflow id="147" from="m2_buffer_load" to="mul" fromId="41" toId="42">
</dataflow>
<dataflow id="148" from="m1_buffer_load" to="mul" fromId="40" toId="43">
</dataflow>
<dataflow id="149" from="m2_buffer_load" to="mul" fromId="41" toId="43">
</dataflow>
<dataflow id="150" from="regc" to="regc_load" fromId="82" toId="44">
</dataflow>
<dataflow id="151" from="regc_load" to="add" fromId="44" toId="45">
</dataflow>
<dataflow id="152" from="mul" to="add" fromId="43" toId="45">
</dataflow>
<dataflow id="153" from="regc_load" to="add" fromId="44" toId="46">
</dataflow>
<dataflow id="154" from="mul" to="add" fromId="43" toId="46">
</dataflow>
<dataflow id="155" from="regc_load" to="add" fromId="44" toId="47">
</dataflow>
<dataflow id="156" from="mul" to="add" fromId="43" toId="47">
</dataflow>
<dataflow id="158" from="_ssdm_op_SpecLoopName" to="specloopname_ln28" fromId="157" toId="48">
</dataflow>
<dataflow id="160" from="empty_14" to="specloopname_ln28" fromId="159" toId="48">
</dataflow>
<dataflow id="161" from="regc_load" to="add" fromId="44" toId="49">
</dataflow>
<dataflow id="162" from="mul" to="add" fromId="43" toId="49">
</dataflow>
<dataflow id="163" from="icmp_ln30" to="select_ln30" fromId="37" toId="50">
</dataflow>
<dataflow id="164" from="mul" to="select_ln30" fromId="43" toId="50">
</dataflow>
<dataflow id="165" from="add" to="select_ln30" fromId="49" toId="50">
</dataflow>
<dataflow id="166" from="select_ln30" to="store_ln30" fromId="50" toId="51">
</dataflow>
<dataflow id="167" from="regc" to="store_ln30" fromId="82" toId="51">
</dataflow>
<dataflow id="168" from="icmp_ln28" to="StgValue_2" fromId="23" toId="2">
</dataflow>
<dataflow id="169" from="icmp_ln28" to="StgValue_3" fromId="23" toId="3">
</dataflow>
<dataflow id="170" from="icmp_ln28" to="StgValue_4" fromId="23" toId="4">
</dataflow>
<dataflow id="171" from="icmp_ln30" to="StgValue_6" fromId="37" toId="6">
</dataflow>
<dataflow id="172" from="icmp_ln30" to="StgValue_7" fromId="37" toId="7">
</dataflow>
<dataflow id="173" from="icmp_ln30" to="StgValue_8" fromId="37" toId="8">
</dataflow>
<dataflow id="174" from="icmp_ln30" to="StgValue_9" fromId="37" toId="9">
</dataflow>
<dataflow id="175" from="icmp_ln28" to="StgValue_6" fromId="23" toId="6">
</dataflow>
</dataflows>


</stg>
