#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000008760f0 .scope module, "WB" "WB" 2 4;
 .timescale 0 0;
v00000000008d8fa0_0 .var "RD", 4 0;
v00000000008d80a0_0 .var "clock", 0 0;
v00000000008d86e0_0 .var "dadoLidoWB", 31 0;
v00000000008d8d20_0 .net "dado_lido1", 31 0, v00000000001a6840_0;  1 drivers
v00000000008d8140_0 .net "dado_lido2", 31 0, v00000000001a68e0_0;  1 drivers
v00000000008d8dc0_0 .var "memToRegWB", 0 0;
v00000000008d8c80_0 .var "r1", 4 0;
v00000000008d83c0_0 .var "r2", 4 0;
v00000000008d8e60_0 .var "regWrite", 0 0;
v00000000008d8b40_0 .var "resultadoALUWB", 31 0;
v00000000008d85a0_0 .net "saidaMUX", 31 0, v00000000008d8960_0;  1 drivers
S_0000000000876280 .scope module, "bancoReg" "banco_registradores" 2 41, 3 1 0, S_00000000008760f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "RegWrite";
    .port_info 2 /INPUT 5 "r1";
    .port_info 3 /INPUT 5 "r2";
    .port_info 4 /INPUT 5 "r3";
    .port_info 5 /INPUT 32 "dado_escrita";
    .port_info 6 /OUTPUT 32 "dado_lido1";
    .port_info 7 /OUTPUT 32 "dado_lido2";
v0000000000876410_0 .net "RegWrite", 0 0, v00000000008d8e60_0;  1 drivers
v000000000086f5c0_0 .net "clock", 0 0, v00000000008d80a0_0;  1 drivers
v000000000086f660_0 .net "dado_escrita", 31 0, v00000000008d8960_0;  alias, 1 drivers
v00000000001a6840_0 .var "dado_lido1", 31 0;
v00000000001a68e0_0 .var "dado_lido2", 31 0;
v00000000001a6980_0 .net "r1", 4 0, v00000000008d8c80_0;  1 drivers
v00000000001a6a20_0 .net "r2", 4 0, v00000000008d83c0_0;  1 drivers
v00000000001a6ac0_0 .net "r3", 4 0, v00000000008d8fa0_0;  1 drivers
v00000000001a6b60 .array "registradores", 0 31, 31 0;
E_0000000000868430 .event negedge, v000000000086f5c0_0;
E_00000000008690f0 .event posedge, v000000000086f5c0_0;
S_00000000008737e0 .scope module, "mux" "muxWB" 2 39, 4 1 0, S_00000000008760f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 32 "resultadoALU";
    .port_info 2 /INPUT 32 "dadoLido";
    .port_info 3 /OUTPUT 32 "resposta";
    .port_info 4 /INPUT 1 "MemtoReg";
v0000000000873970_0 .net "MemtoReg", 0 0, v00000000008d8dc0_0;  1 drivers
v0000000000873a10_0 .net "clock", 0 0, v00000000008d80a0_0;  alias, 1 drivers
v0000000000873ab0_0 .net "dadoLido", 31 0, v00000000008d86e0_0;  1 drivers
v00000000008d8960_0 .var "resposta", 31 0;
v00000000008d8640_0 .net "resultadoALU", 31 0, v00000000008d8b40_0;  1 drivers
E_0000000000868530/0 .event negedge, v000000000086f5c0_0;
E_0000000000868530/1 .event posedge, v000000000086f5c0_0;
E_0000000000868530 .event/or E_0000000000868530/0, E_0000000000868530/1;
    .scope S_00000000008737e0;
T_0 ;
    %wait E_0000000000868530;
    %load/vec4 v0000000000873970_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0000000000873ab0_0;
    %store/vec4 v00000000008d8960_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000000873970_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v00000000008d8640_0;
    %store/vec4 v00000000008d8960_0, 0, 32;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000000876280;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000001a6b60, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000001a6b60, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000001a6b60, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000001a6b60, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000001a6b60, 4, 0;
    %pushi/vec4 16, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000001a6b60, 4, 0;
    %pushi/vec4 32, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000001a6b60, 4, 0;
    %pushi/vec4 64, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000001a6b60, 4, 0;
    %pushi/vec4 128, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000001a6b60, 4, 0;
    %pushi/vec4 256, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000001a6b60, 4, 0;
    %pushi/vec4 257, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000001a6b60, 4, 0;
    %pushi/vec4 258, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000001a6b60, 4, 0;
    %pushi/vec4 260, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000001a6b60, 4, 0;
    %pushi/vec4 264, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000001a6b60, 4, 0;
    %pushi/vec4 272, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000001a6b60, 4, 0;
    %pushi/vec4 288, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000001a6b60, 4, 0;
    %pushi/vec4 320, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000001a6b60, 4, 0;
    %pushi/vec4 896, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000001a6b60, 4, 0;
    %pushi/vec4 259, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000001a6b60, 4, 0;
    %pushi/vec4 268, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000001a6b60, 4, 0;
    %pushi/vec4 280, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000001a6b60, 4, 0;
    %pushi/vec4 352, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000001a6b60, 4, 0;
    %pushi/vec4 480, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000001a6b60, 4, 0;
    %pushi/vec4 286, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000001a6b60, 4, 0;
    %pushi/vec4 524546, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000001a6b60, 4, 0;
    %pushi/vec4 557312, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000001a6b60, 4, 0;
    %pushi/vec4 98560, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000001a6b60, 4, 0;
    %pushi/vec4 229632, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000001a6b60, 4, 0;
    %pushi/vec4 4352, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000001a6b60, 4, 0;
    %pushi/vec4 12544, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000001a6b60, 4, 0;
    %pushi/vec4 28928, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000001a6b60, 4, 0;
    %pushi/vec4 4352, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000001a6b60, 4, 0;
    %end;
    .thread T_1;
    .scope S_0000000000876280;
T_2 ;
    %wait E_00000000008690f0;
    %load/vec4 v00000000001a6980_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000001a6b60, 4;
    %store/vec4 v00000000001a6840_0, 0, 32;
    %load/vec4 v00000000001a6a20_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000001a6b60, 4;
    %store/vec4 v00000000001a68e0_0, 0, 32;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000000876280;
T_3 ;
    %wait E_0000000000868430;
    %load/vec4 v0000000000876410_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v000000000086f660_0;
    %load/vec4 v00000000001a6ac0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000000001a6b60, 4, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000008760f0;
T_4 ;
    %vpi_call 2 21 "$monitor", "clock = %b\012resultadoAlu = %b\012dadoLido = %b\012resposta = %b\012memtoreg = %b\012regWrite = %b\012r1 = %b\012r2 = %b\012rd = %b\012dado1 = %b\012dado2 = %b\012", v00000000008d80a0_0, v00000000008d8b40_0, v00000000008d86e0_0, v00000000008d85a0_0, v00000000008d8dc0_0, v00000000008d8e60_0, v00000000008d8c80_0, v00000000008d83c0_0, v00000000008d8fa0_0, v00000000008d8d20_0, v00000000008d8140_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008d80a0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000008d8b40_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v00000000008d86e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008d8dc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008d8e60_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000000008d8c80_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v00000000008d83c0_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v00000000008d8fa0_0, 0, 5;
    %delay 15, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v00000000008d8c80_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v00000000008d83c0_0, 0, 5;
    %delay 20, 0;
    %vpi_call 2 32 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_00000000008760f0;
T_5 ;
    %delay 5, 0;
    %load/vec4 v00000000008d80a0_0;
    %inv;
    %store/vec4 v00000000008d80a0_0, 0, 1;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "WB.v";
    "./banco_registradores.v";
    "./muxWB.v";
