
Dsanghvi_assignemt_4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008fe4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004c4  08009178  08009178  00019178  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800963c  0800963c  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800963c  0800963c  0001963c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009644  08009644  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009644  08009644  00019644  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009648  08009648  00019648  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800964c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b0  200001dc  08009828  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000028c  08009828  0002028c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000cf30  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001eff  00000000  00000000  0002d13c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000a68  00000000  00000000  0002f040  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000978  00000000  00000000  0002faa8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000219da  00000000  00000000  00030420  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00009735  00000000  00000000  00051dfa  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c2855  00000000  00000000  0005b52f  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0011dd84  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003d3c  00000000  00000000  0011de00  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800915c 	.word	0x0800915c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	0800915c 	.word	0x0800915c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b972 	b.w	8000f84 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9e08      	ldr	r6, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	4688      	mov	r8, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d14b      	bne.n	8000d5e <__udivmoddi4+0xa6>
 8000cc6:	428a      	cmp	r2, r1
 8000cc8:	4615      	mov	r5, r2
 8000cca:	d967      	bls.n	8000d9c <__udivmoddi4+0xe4>
 8000ccc:	fab2 f282 	clz	r2, r2
 8000cd0:	b14a      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd2:	f1c2 0720 	rsb	r7, r2, #32
 8000cd6:	fa01 f302 	lsl.w	r3, r1, r2
 8000cda:	fa20 f707 	lsr.w	r7, r0, r7
 8000cde:	4095      	lsls	r5, r2
 8000ce0:	ea47 0803 	orr.w	r8, r7, r3
 8000ce4:	4094      	lsls	r4, r2
 8000ce6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cea:	0c23      	lsrs	r3, r4, #16
 8000cec:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cf0:	fa1f fc85 	uxth.w	ip, r5
 8000cf4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cf8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cfc:	fb07 f10c 	mul.w	r1, r7, ip
 8000d00:	4299      	cmp	r1, r3
 8000d02:	d909      	bls.n	8000d18 <__udivmoddi4+0x60>
 8000d04:	18eb      	adds	r3, r5, r3
 8000d06:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d0a:	f080 811b 	bcs.w	8000f44 <__udivmoddi4+0x28c>
 8000d0e:	4299      	cmp	r1, r3
 8000d10:	f240 8118 	bls.w	8000f44 <__udivmoddi4+0x28c>
 8000d14:	3f02      	subs	r7, #2
 8000d16:	442b      	add	r3, r5
 8000d18:	1a5b      	subs	r3, r3, r1
 8000d1a:	b2a4      	uxth	r4, r4
 8000d1c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d20:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d24:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d28:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d2c:	45a4      	cmp	ip, r4
 8000d2e:	d909      	bls.n	8000d44 <__udivmoddi4+0x8c>
 8000d30:	192c      	adds	r4, r5, r4
 8000d32:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d36:	f080 8107 	bcs.w	8000f48 <__udivmoddi4+0x290>
 8000d3a:	45a4      	cmp	ip, r4
 8000d3c:	f240 8104 	bls.w	8000f48 <__udivmoddi4+0x290>
 8000d40:	3802      	subs	r0, #2
 8000d42:	442c      	add	r4, r5
 8000d44:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d48:	eba4 040c 	sub.w	r4, r4, ip
 8000d4c:	2700      	movs	r7, #0
 8000d4e:	b11e      	cbz	r6, 8000d58 <__udivmoddi4+0xa0>
 8000d50:	40d4      	lsrs	r4, r2
 8000d52:	2300      	movs	r3, #0
 8000d54:	e9c6 4300 	strd	r4, r3, [r6]
 8000d58:	4639      	mov	r1, r7
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d909      	bls.n	8000d76 <__udivmoddi4+0xbe>
 8000d62:	2e00      	cmp	r6, #0
 8000d64:	f000 80eb 	beq.w	8000f3e <__udivmoddi4+0x286>
 8000d68:	2700      	movs	r7, #0
 8000d6a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d6e:	4638      	mov	r0, r7
 8000d70:	4639      	mov	r1, r7
 8000d72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d76:	fab3 f783 	clz	r7, r3
 8000d7a:	2f00      	cmp	r7, #0
 8000d7c:	d147      	bne.n	8000e0e <__udivmoddi4+0x156>
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d302      	bcc.n	8000d88 <__udivmoddi4+0xd0>
 8000d82:	4282      	cmp	r2, r0
 8000d84:	f200 80fa 	bhi.w	8000f7c <__udivmoddi4+0x2c4>
 8000d88:	1a84      	subs	r4, r0, r2
 8000d8a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d8e:	2001      	movs	r0, #1
 8000d90:	4698      	mov	r8, r3
 8000d92:	2e00      	cmp	r6, #0
 8000d94:	d0e0      	beq.n	8000d58 <__udivmoddi4+0xa0>
 8000d96:	e9c6 4800 	strd	r4, r8, [r6]
 8000d9a:	e7dd      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000d9c:	b902      	cbnz	r2, 8000da0 <__udivmoddi4+0xe8>
 8000d9e:	deff      	udf	#255	; 0xff
 8000da0:	fab2 f282 	clz	r2, r2
 8000da4:	2a00      	cmp	r2, #0
 8000da6:	f040 808f 	bne.w	8000ec8 <__udivmoddi4+0x210>
 8000daa:	1b49      	subs	r1, r1, r5
 8000dac:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000db0:	fa1f f885 	uxth.w	r8, r5
 8000db4:	2701      	movs	r7, #1
 8000db6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dba:	0c23      	lsrs	r3, r4, #16
 8000dbc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000dc0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dc4:	fb08 f10c 	mul.w	r1, r8, ip
 8000dc8:	4299      	cmp	r1, r3
 8000dca:	d907      	bls.n	8000ddc <__udivmoddi4+0x124>
 8000dcc:	18eb      	adds	r3, r5, r3
 8000dce:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000dd2:	d202      	bcs.n	8000dda <__udivmoddi4+0x122>
 8000dd4:	4299      	cmp	r1, r3
 8000dd6:	f200 80cd 	bhi.w	8000f74 <__udivmoddi4+0x2bc>
 8000dda:	4684      	mov	ip, r0
 8000ddc:	1a59      	subs	r1, r3, r1
 8000dde:	b2a3      	uxth	r3, r4
 8000de0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000de4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000de8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dec:	fb08 f800 	mul.w	r8, r8, r0
 8000df0:	45a0      	cmp	r8, r4
 8000df2:	d907      	bls.n	8000e04 <__udivmoddi4+0x14c>
 8000df4:	192c      	adds	r4, r5, r4
 8000df6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dfa:	d202      	bcs.n	8000e02 <__udivmoddi4+0x14a>
 8000dfc:	45a0      	cmp	r8, r4
 8000dfe:	f200 80b6 	bhi.w	8000f6e <__udivmoddi4+0x2b6>
 8000e02:	4618      	mov	r0, r3
 8000e04:	eba4 0408 	sub.w	r4, r4, r8
 8000e08:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e0c:	e79f      	b.n	8000d4e <__udivmoddi4+0x96>
 8000e0e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e12:	40bb      	lsls	r3, r7
 8000e14:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e18:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e1c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e20:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e24:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e28:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e2c:	4325      	orrs	r5, r4
 8000e2e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e32:	0c2c      	lsrs	r4, r5, #16
 8000e34:	fb08 3319 	mls	r3, r8, r9, r3
 8000e38:	fa1f fa8e 	uxth.w	sl, lr
 8000e3c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e40:	fb09 f40a 	mul.w	r4, r9, sl
 8000e44:	429c      	cmp	r4, r3
 8000e46:	fa02 f207 	lsl.w	r2, r2, r7
 8000e4a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e4e:	d90b      	bls.n	8000e68 <__udivmoddi4+0x1b0>
 8000e50:	eb1e 0303 	adds.w	r3, lr, r3
 8000e54:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e58:	f080 8087 	bcs.w	8000f6a <__udivmoddi4+0x2b2>
 8000e5c:	429c      	cmp	r4, r3
 8000e5e:	f240 8084 	bls.w	8000f6a <__udivmoddi4+0x2b2>
 8000e62:	f1a9 0902 	sub.w	r9, r9, #2
 8000e66:	4473      	add	r3, lr
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	b2ad      	uxth	r5, r5
 8000e6c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e70:	fb08 3310 	mls	r3, r8, r0, r3
 8000e74:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e78:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e7c:	45a2      	cmp	sl, r4
 8000e7e:	d908      	bls.n	8000e92 <__udivmoddi4+0x1da>
 8000e80:	eb1e 0404 	adds.w	r4, lr, r4
 8000e84:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e88:	d26b      	bcs.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8a:	45a2      	cmp	sl, r4
 8000e8c:	d969      	bls.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8e:	3802      	subs	r0, #2
 8000e90:	4474      	add	r4, lr
 8000e92:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e96:	fba0 8902 	umull	r8, r9, r0, r2
 8000e9a:	eba4 040a 	sub.w	r4, r4, sl
 8000e9e:	454c      	cmp	r4, r9
 8000ea0:	46c2      	mov	sl, r8
 8000ea2:	464b      	mov	r3, r9
 8000ea4:	d354      	bcc.n	8000f50 <__udivmoddi4+0x298>
 8000ea6:	d051      	beq.n	8000f4c <__udivmoddi4+0x294>
 8000ea8:	2e00      	cmp	r6, #0
 8000eaa:	d069      	beq.n	8000f80 <__udivmoddi4+0x2c8>
 8000eac:	ebb1 050a 	subs.w	r5, r1, sl
 8000eb0:	eb64 0403 	sbc.w	r4, r4, r3
 8000eb4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000eb8:	40fd      	lsrs	r5, r7
 8000eba:	40fc      	lsrs	r4, r7
 8000ebc:	ea4c 0505 	orr.w	r5, ip, r5
 8000ec0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ec4:	2700      	movs	r7, #0
 8000ec6:	e747      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000ec8:	f1c2 0320 	rsb	r3, r2, #32
 8000ecc:	fa20 f703 	lsr.w	r7, r0, r3
 8000ed0:	4095      	lsls	r5, r2
 8000ed2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ed6:	fa21 f303 	lsr.w	r3, r1, r3
 8000eda:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ede:	4338      	orrs	r0, r7
 8000ee0:	0c01      	lsrs	r1, r0, #16
 8000ee2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ee6:	fa1f f885 	uxth.w	r8, r5
 8000eea:	fb0e 3317 	mls	r3, lr, r7, r3
 8000eee:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef2:	fb07 f308 	mul.w	r3, r7, r8
 8000ef6:	428b      	cmp	r3, r1
 8000ef8:	fa04 f402 	lsl.w	r4, r4, r2
 8000efc:	d907      	bls.n	8000f0e <__udivmoddi4+0x256>
 8000efe:	1869      	adds	r1, r5, r1
 8000f00:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f04:	d22f      	bcs.n	8000f66 <__udivmoddi4+0x2ae>
 8000f06:	428b      	cmp	r3, r1
 8000f08:	d92d      	bls.n	8000f66 <__udivmoddi4+0x2ae>
 8000f0a:	3f02      	subs	r7, #2
 8000f0c:	4429      	add	r1, r5
 8000f0e:	1acb      	subs	r3, r1, r3
 8000f10:	b281      	uxth	r1, r0
 8000f12:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f16:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f1a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f1e:	fb00 f308 	mul.w	r3, r0, r8
 8000f22:	428b      	cmp	r3, r1
 8000f24:	d907      	bls.n	8000f36 <__udivmoddi4+0x27e>
 8000f26:	1869      	adds	r1, r5, r1
 8000f28:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f2c:	d217      	bcs.n	8000f5e <__udivmoddi4+0x2a6>
 8000f2e:	428b      	cmp	r3, r1
 8000f30:	d915      	bls.n	8000f5e <__udivmoddi4+0x2a6>
 8000f32:	3802      	subs	r0, #2
 8000f34:	4429      	add	r1, r5
 8000f36:	1ac9      	subs	r1, r1, r3
 8000f38:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f3c:	e73b      	b.n	8000db6 <__udivmoddi4+0xfe>
 8000f3e:	4637      	mov	r7, r6
 8000f40:	4630      	mov	r0, r6
 8000f42:	e709      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000f44:	4607      	mov	r7, r0
 8000f46:	e6e7      	b.n	8000d18 <__udivmoddi4+0x60>
 8000f48:	4618      	mov	r0, r3
 8000f4a:	e6fb      	b.n	8000d44 <__udivmoddi4+0x8c>
 8000f4c:	4541      	cmp	r1, r8
 8000f4e:	d2ab      	bcs.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f50:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f54:	eb69 020e 	sbc.w	r2, r9, lr
 8000f58:	3801      	subs	r0, #1
 8000f5a:	4613      	mov	r3, r2
 8000f5c:	e7a4      	b.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f5e:	4660      	mov	r0, ip
 8000f60:	e7e9      	b.n	8000f36 <__udivmoddi4+0x27e>
 8000f62:	4618      	mov	r0, r3
 8000f64:	e795      	b.n	8000e92 <__udivmoddi4+0x1da>
 8000f66:	4667      	mov	r7, ip
 8000f68:	e7d1      	b.n	8000f0e <__udivmoddi4+0x256>
 8000f6a:	4681      	mov	r9, r0
 8000f6c:	e77c      	b.n	8000e68 <__udivmoddi4+0x1b0>
 8000f6e:	3802      	subs	r0, #2
 8000f70:	442c      	add	r4, r5
 8000f72:	e747      	b.n	8000e04 <__udivmoddi4+0x14c>
 8000f74:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f78:	442b      	add	r3, r5
 8000f7a:	e72f      	b.n	8000ddc <__udivmoddi4+0x124>
 8000f7c:	4638      	mov	r0, r7
 8000f7e:	e708      	b.n	8000d92 <__udivmoddi4+0xda>
 8000f80:	4637      	mov	r7, r6
 8000f82:	e6e9      	b.n	8000d58 <__udivmoddi4+0xa0>

08000f84 <__aeabi_idiv0>:
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop

08000f88 <GPIO_SetBits>:
void HD44780_PutChar(unsigned char c);
void HD44780_GotoXY(unsigned char x, unsigned char y);
void HD44780_PutStr(char *str);
void HD44780_ClrScr(void);

void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin) {
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b082      	sub	sp, #8
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
 8000f90:	460b      	mov	r3, r1
 8000f92:	807b      	strh	r3, [r7, #2]
	HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_SET);
 8000f94:	887b      	ldrh	r3, [r7, #2]
 8000f96:	2201      	movs	r2, #1
 8000f98:	4619      	mov	r1, r3
 8000f9a:	6878      	ldr	r0, [r7, #4]
 8000f9c:	f001 fb0a 	bl	80025b4 <HAL_GPIO_WritePin>
}
 8000fa0:	bf00      	nop
 8000fa2:	3708      	adds	r7, #8
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bd80      	pop	{r7, pc}

08000fa8 <GPIO_ResetBits>:

void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin) {
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b082      	sub	sp, #8
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
 8000fb0:	460b      	mov	r3, r1
 8000fb2:	807b      	strh	r3, [r7, #2]
	HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_RESET);
 8000fb4:	887b      	ldrh	r3, [r7, #2]
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	4619      	mov	r1, r3
 8000fba:	6878      	ldr	r0, [r7, #4]
 8000fbc:	f001 fafa 	bl	80025b4 <HAL_GPIO_WritePin>
}
 8000fc0:	bf00      	nop
 8000fc2:	3708      	adds	r7, #8
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	bd80      	pop	{r7, pc}

08000fc8 <hd44780_wr_hi_nibble>:

/* Function used from the CooCox HD44780 library */
/********************************************************************************************/
void hd44780_wr_hi_nibble(unsigned char data) {
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b082      	sub	sp, #8
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	4603      	mov	r3, r0
 8000fd0:	71fb      	strb	r3, [r7, #7]
	if (data & 0x10) {
 8000fd2:	79fb      	ldrb	r3, [r7, #7]
 8000fd4:	f003 0310 	and.w	r3, r3, #16
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d004      	beq.n	8000fe6 <hd44780_wr_hi_nibble+0x1e>
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT4);
 8000fdc:	2110      	movs	r1, #16
 8000fde:	4821      	ldr	r0, [pc, #132]	; (8001064 <hd44780_wr_hi_nibble+0x9c>)
 8000fe0:	f7ff ffd2 	bl	8000f88 <GPIO_SetBits>
 8000fe4:	e003      	b.n	8000fee <hd44780_wr_hi_nibble+0x26>
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT4);
 8000fe6:	2110      	movs	r1, #16
 8000fe8:	481e      	ldr	r0, [pc, #120]	; (8001064 <hd44780_wr_hi_nibble+0x9c>)
 8000fea:	f7ff ffdd 	bl	8000fa8 <GPIO_ResetBits>
	}
	if (data & 0x20) {
 8000fee:	79fb      	ldrb	r3, [r7, #7]
 8000ff0:	f003 0320 	and.w	r3, r3, #32
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d004      	beq.n	8001002 <hd44780_wr_hi_nibble+0x3a>
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT5);
 8000ff8:	2120      	movs	r1, #32
 8000ffa:	481a      	ldr	r0, [pc, #104]	; (8001064 <hd44780_wr_hi_nibble+0x9c>)
 8000ffc:	f7ff ffc4 	bl	8000f88 <GPIO_SetBits>
 8001000:	e003      	b.n	800100a <hd44780_wr_hi_nibble+0x42>
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT5);
 8001002:	2120      	movs	r1, #32
 8001004:	4817      	ldr	r0, [pc, #92]	; (8001064 <hd44780_wr_hi_nibble+0x9c>)
 8001006:	f7ff ffcf 	bl	8000fa8 <GPIO_ResetBits>
	}
	if (data & 0x40) {
 800100a:	79fb      	ldrb	r3, [r7, #7]
 800100c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001010:	2b00      	cmp	r3, #0
 8001012:	d004      	beq.n	800101e <hd44780_wr_hi_nibble+0x56>
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT6);
 8001014:	2140      	movs	r1, #64	; 0x40
 8001016:	4813      	ldr	r0, [pc, #76]	; (8001064 <hd44780_wr_hi_nibble+0x9c>)
 8001018:	f7ff ffb6 	bl	8000f88 <GPIO_SetBits>
 800101c:	e003      	b.n	8001026 <hd44780_wr_hi_nibble+0x5e>
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT6);
 800101e:	2140      	movs	r1, #64	; 0x40
 8001020:	4810      	ldr	r0, [pc, #64]	; (8001064 <hd44780_wr_hi_nibble+0x9c>)
 8001022:	f7ff ffc1 	bl	8000fa8 <GPIO_ResetBits>
	}
	if (data & 0x80) {
 8001026:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800102a:	2b00      	cmp	r3, #0
 800102c:	da04      	bge.n	8001038 <hd44780_wr_hi_nibble+0x70>
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT7);
 800102e:	2180      	movs	r1, #128	; 0x80
 8001030:	480c      	ldr	r0, [pc, #48]	; (8001064 <hd44780_wr_hi_nibble+0x9c>)
 8001032:	f7ff ffa9 	bl	8000f88 <GPIO_SetBits>
 8001036:	e003      	b.n	8001040 <hd44780_wr_hi_nibble+0x78>
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT7);
 8001038:	2180      	movs	r1, #128	; 0x80
 800103a:	480a      	ldr	r0, [pc, #40]	; (8001064 <hd44780_wr_hi_nibble+0x9c>)
 800103c:	f7ff ffb4 	bl	8000fa8 <GPIO_ResetBits>
	}

	/* set the EN signal */
	hd44780_EN_On();
 8001040:	2201      	movs	r2, #1
 8001042:	2102      	movs	r1, #2
 8001044:	4807      	ldr	r0, [pc, #28]	; (8001064 <hd44780_wr_hi_nibble+0x9c>)
 8001046:	f001 fab5 	bl	80025b4 <HAL_GPIO_WritePin>

	/* wait */
	hd44780_EN_high_delay()
 800104a:	2002      	movs	r0, #2
 800104c:	f001 f828 	bl	80020a0 <HAL_Delay>
	;

	/* reset the EN signal */
	hd44780_EN_Off();
 8001050:	2200      	movs	r2, #0
 8001052:	2102      	movs	r1, #2
 8001054:	4803      	ldr	r0, [pc, #12]	; (8001064 <hd44780_wr_hi_nibble+0x9c>)
 8001056:	f001 faad 	bl	80025b4 <HAL_GPIO_WritePin>
}
 800105a:	bf00      	nop
 800105c:	3708      	adds	r7, #8
 800105e:	46bd      	mov	sp, r7
 8001060:	bd80      	pop	{r7, pc}
 8001062:	bf00      	nop
 8001064:	48000400 	.word	0x48000400

08001068 <hd44780_wr_lo_nibble>:

#if HD44780_CONF_BUS == HD44780_FUNC_BUS_4BIT

void hd44780_wr_lo_nibble(unsigned char data) {
 8001068:	b580      	push	{r7, lr}
 800106a:	b082      	sub	sp, #8
 800106c:	af00      	add	r7, sp, #0
 800106e:	4603      	mov	r3, r0
 8001070:	71fb      	strb	r3, [r7, #7]
	if (data & 0x01) {
 8001072:	79fb      	ldrb	r3, [r7, #7]
 8001074:	f003 0301 	and.w	r3, r3, #1
 8001078:	2b00      	cmp	r3, #0
 800107a:	d004      	beq.n	8001086 <hd44780_wr_lo_nibble+0x1e>
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT4);
 800107c:	2110      	movs	r1, #16
 800107e:	4821      	ldr	r0, [pc, #132]	; (8001104 <hd44780_wr_lo_nibble+0x9c>)
 8001080:	f7ff ff82 	bl	8000f88 <GPIO_SetBits>
 8001084:	e003      	b.n	800108e <hd44780_wr_lo_nibble+0x26>
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT4);
 8001086:	2110      	movs	r1, #16
 8001088:	481e      	ldr	r0, [pc, #120]	; (8001104 <hd44780_wr_lo_nibble+0x9c>)
 800108a:	f7ff ff8d 	bl	8000fa8 <GPIO_ResetBits>
	}
	if (data & 0x02) {
 800108e:	79fb      	ldrb	r3, [r7, #7]
 8001090:	f003 0302 	and.w	r3, r3, #2
 8001094:	2b00      	cmp	r3, #0
 8001096:	d004      	beq.n	80010a2 <hd44780_wr_lo_nibble+0x3a>
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT5);
 8001098:	2120      	movs	r1, #32
 800109a:	481a      	ldr	r0, [pc, #104]	; (8001104 <hd44780_wr_lo_nibble+0x9c>)
 800109c:	f7ff ff74 	bl	8000f88 <GPIO_SetBits>
 80010a0:	e003      	b.n	80010aa <hd44780_wr_lo_nibble+0x42>
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT5);
 80010a2:	2120      	movs	r1, #32
 80010a4:	4817      	ldr	r0, [pc, #92]	; (8001104 <hd44780_wr_lo_nibble+0x9c>)
 80010a6:	f7ff ff7f 	bl	8000fa8 <GPIO_ResetBits>
	}
	if (data & 0x04) {
 80010aa:	79fb      	ldrb	r3, [r7, #7]
 80010ac:	f003 0304 	and.w	r3, r3, #4
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d004      	beq.n	80010be <hd44780_wr_lo_nibble+0x56>
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT6);
 80010b4:	2140      	movs	r1, #64	; 0x40
 80010b6:	4813      	ldr	r0, [pc, #76]	; (8001104 <hd44780_wr_lo_nibble+0x9c>)
 80010b8:	f7ff ff66 	bl	8000f88 <GPIO_SetBits>
 80010bc:	e003      	b.n	80010c6 <hd44780_wr_lo_nibble+0x5e>
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT6);
 80010be:	2140      	movs	r1, #64	; 0x40
 80010c0:	4810      	ldr	r0, [pc, #64]	; (8001104 <hd44780_wr_lo_nibble+0x9c>)
 80010c2:	f7ff ff71 	bl	8000fa8 <GPIO_ResetBits>
	}
	if (data & 0x08) {
 80010c6:	79fb      	ldrb	r3, [r7, #7]
 80010c8:	f003 0308 	and.w	r3, r3, #8
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d004      	beq.n	80010da <hd44780_wr_lo_nibble+0x72>
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT7);
 80010d0:	2180      	movs	r1, #128	; 0x80
 80010d2:	480c      	ldr	r0, [pc, #48]	; (8001104 <hd44780_wr_lo_nibble+0x9c>)
 80010d4:	f7ff ff58 	bl	8000f88 <GPIO_SetBits>
 80010d8:	e003      	b.n	80010e2 <hd44780_wr_lo_nibble+0x7a>
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT7);
 80010da:	2180      	movs	r1, #128	; 0x80
 80010dc:	4809      	ldr	r0, [pc, #36]	; (8001104 <hd44780_wr_lo_nibble+0x9c>)
 80010de:	f7ff ff63 	bl	8000fa8 <GPIO_ResetBits>
	}

	/* set the EN signal */
	hd44780_EN_On();
 80010e2:	2201      	movs	r2, #1
 80010e4:	2102      	movs	r1, #2
 80010e6:	4807      	ldr	r0, [pc, #28]	; (8001104 <hd44780_wr_lo_nibble+0x9c>)
 80010e8:	f001 fa64 	bl	80025b4 <HAL_GPIO_WritePin>

	/* wait */
	hd44780_EN_high_delay()
 80010ec:	2002      	movs	r0, #2
 80010ee:	f000 ffd7 	bl	80020a0 <HAL_Delay>
	;

	/* reset the EN signal */
	hd44780_EN_Off();
 80010f2:	2200      	movs	r2, #0
 80010f4:	2102      	movs	r1, #2
 80010f6:	4803      	ldr	r0, [pc, #12]	; (8001104 <hd44780_wr_lo_nibble+0x9c>)
 80010f8:	f001 fa5c 	bl	80025b4 <HAL_GPIO_WritePin>
}
 80010fc:	bf00      	nop
 80010fe:	3708      	adds	r7, #8
 8001100:	46bd      	mov	sp, r7
 8001102:	bd80      	pop	{r7, pc}
 8001104:	48000400 	.word	0x48000400

08001108 <hd44780_write>:

/* 4bit bus version */
void hd44780_write(unsigned char data) {
 8001108:	b580      	push	{r7, lr}
 800110a:	b082      	sub	sp, #8
 800110c:	af00      	add	r7, sp, #0
 800110e:	4603      	mov	r3, r0
 8001110:	71fb      	strb	r3, [r7, #7]
	/* send the data bits - high nibble first */
	hd44780_wr_hi_nibble(data);
 8001112:	79fb      	ldrb	r3, [r7, #7]
 8001114:	4618      	mov	r0, r3
 8001116:	f7ff ff57 	bl	8000fc8 <hd44780_wr_hi_nibble>
	hd44780_wr_lo_nibble(data);
 800111a:	79fb      	ldrb	r3, [r7, #7]
 800111c:	4618      	mov	r0, r3
 800111e:	f7ff ffa3 	bl	8001068 <hd44780_wr_lo_nibble>
}
 8001122:	bf00      	nop
 8001124:	3708      	adds	r7, #8
 8001126:	46bd      	mov	sp, r7
 8001128:	bd80      	pop	{r7, pc}
	...

0800112c <hd44780_wr_cmd>:
	hd44780_init_end_delay();

}
#endif /* HD44780_CONF_BUS == HD44780_FUNC_BUS_8BIT */

void hd44780_wr_cmd(unsigned char cmd) {
 800112c:	b580      	push	{r7, lr}
 800112e:	b082      	sub	sp, #8
 8001130:	af00      	add	r7, sp, #0
 8001132:	4603      	mov	r3, r0
 8001134:	71fb      	strb	r3, [r7, #7]
	hd44780_RS_Off();
 8001136:	2200      	movs	r2, #0
 8001138:	2101      	movs	r1, #1
 800113a:	4805      	ldr	r0, [pc, #20]	; (8001150 <hd44780_wr_cmd+0x24>)
 800113c:	f001 fa3a 	bl	80025b4 <HAL_GPIO_WritePin>
	hd44780_write(cmd);
 8001140:	79fb      	ldrb	r3, [r7, #7]
 8001142:	4618      	mov	r0, r3
 8001144:	f7ff ffe0 	bl	8001108 <hd44780_write>
}
 8001148:	bf00      	nop
 800114a:	3708      	adds	r7, #8
 800114c:	46bd      	mov	sp, r7
 800114e:	bd80      	pop	{r7, pc}
 8001150:	48000400 	.word	0x48000400

08001154 <hd44780_wr_data>:

void hd44780_wr_data(unsigned char data) {
 8001154:	b580      	push	{r7, lr}
 8001156:	b082      	sub	sp, #8
 8001158:	af00      	add	r7, sp, #0
 800115a:	4603      	mov	r3, r0
 800115c:	71fb      	strb	r3, [r7, #7]
	hd44780_RS_On();
 800115e:	2201      	movs	r2, #1
 8001160:	2101      	movs	r1, #1
 8001162:	4805      	ldr	r0, [pc, #20]	; (8001178 <hd44780_wr_data+0x24>)
 8001164:	f001 fa26 	bl	80025b4 <HAL_GPIO_WritePin>
	hd44780_write(data);
 8001168:	79fb      	ldrb	r3, [r7, #7]
 800116a:	4618      	mov	r0, r3
 800116c:	f7ff ffcc 	bl	8001108 <hd44780_write>
}
 8001170:	bf00      	nop
 8001172:	3708      	adds	r7, #8
 8001174:	46bd      	mov	sp, r7
 8001176:	bd80      	pop	{r7, pc}
 8001178:	48000400 	.word	0x48000400

0800117c <HD44780_Init>:
 Special Note(s) : NONE

 Parameters			: NONE
 Return value		: NONE
 *********************************************************************************************/
void HD44780_Init(void) {
 800117c:	b580      	push	{r7, lr}
 800117e:	b086      	sub	sp, #24
 8001180:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;

	/* Configure the peripheral clocks for the HD44780 data and control lines */
	//RCC_AHBPeriphClockCmd(HD44780_RCC_AHBPeriph, ENABLE);
	__GPIOB_CLK_ENABLE()
 8001182:	4b2d      	ldr	r3, [pc, #180]	; (8001238 <HD44780_Init+0xbc>)
 8001184:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001186:	4a2c      	ldr	r2, [pc, #176]	; (8001238 <HD44780_Init+0xbc>)
 8001188:	f043 0302 	orr.w	r3, r3, #2
 800118c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800118e:	4b2a      	ldr	r3, [pc, #168]	; (8001238 <HD44780_Init+0xbc>)
 8001190:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001192:	f003 0302 	and.w	r3, r3, #2
 8001196:	603b      	str	r3, [r7, #0]
 8001198:	683b      	ldr	r3, [r7, #0]
	;

	/* Configure the HD44780 Data lines (DB7 - DB4) as outputs*/
	GPIO_InitStructure.Pin = HD44780_DATABIT7 | HD44780_DATABIT6
 800119a:	23f0      	movs	r3, #240	; 0xf0
 800119c:	607b      	str	r3, [r7, #4]
			| HD44780_DATABIT5 | HD44780_DATABIT4;
	GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 800119e:	2301      	movs	r3, #1
 80011a0:	60bb      	str	r3, [r7, #8]
	GPIO_InitStructure.Pull = GPIO_PULLUP;
 80011a2:	2301      	movs	r3, #1
 80011a4:	60fb      	str	r3, [r7, #12]
	GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 80011a6:	2303      	movs	r3, #3
 80011a8:	613b      	str	r3, [r7, #16]

	HAL_GPIO_Init(HD44780_DATAPORT, &GPIO_InitStructure);
 80011aa:	1d3b      	adds	r3, r7, #4
 80011ac:	4619      	mov	r1, r3
 80011ae:	4823      	ldr	r0, [pc, #140]	; (800123c <HD44780_Init+0xc0>)
 80011b0:	f001 f87e 	bl	80022b0 <HAL_GPIO_Init>

	/* Configure the HD44780 Control lines (RS, RW, EN) as outputs*/
	/* removed HD44780_RW_BIT from this declaration as we don't use
	 * R/~W on the LCD is grounded.
	 */
	GPIO_InitStructure.Pin = HD44780_RS_BIT |HD44780_RW_BIT| HD44780_EN_BIT;
 80011b4:	230b      	movs	r3, #11
 80011b6:	607b      	str	r3, [r7, #4]
	GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 80011b8:	2301      	movs	r3, #1
 80011ba:	60bb      	str	r3, [r7, #8]
	GPIO_InitStructure.Pull = GPIO_PULLUP;
 80011bc:	2301      	movs	r3, #1
 80011be:	60fb      	str	r3, [r7, #12]
	GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 80011c0:	2303      	movs	r3, #3
 80011c2:	613b      	str	r3, [r7, #16]

	HAL_GPIO_Init(HD44780_CONTROLPORT, &GPIO_InitStructure);
 80011c4:	1d3b      	adds	r3, r7, #4
 80011c6:	4619      	mov	r1, r3
 80011c8:	481c      	ldr	r0, [pc, #112]	; (800123c <HD44780_Init+0xc0>)
 80011ca:	f001 f871 	bl	80022b0 <HAL_GPIO_Init>

	/* clear control bits */
	hd44780_EN_Off();
 80011ce:	2200      	movs	r2, #0
 80011d0:	2102      	movs	r1, #2
 80011d2:	481a      	ldr	r0, [pc, #104]	; (800123c <HD44780_Init+0xc0>)
 80011d4:	f001 f9ee 	bl	80025b4 <HAL_GPIO_WritePin>
	hd44780_RS_Off();
 80011d8:	2200      	movs	r2, #0
 80011da:	2101      	movs	r1, #1
 80011dc:	4817      	ldr	r0, [pc, #92]	; (800123c <HD44780_Init+0xc0>)
 80011de:	f001 f9e9 	bl	80025b4 <HAL_GPIO_WritePin>
	hd44780_RW_Off();
 80011e2:	2200      	movs	r2, #0
 80011e4:	2108      	movs	r1, #8
 80011e6:	4815      	ldr	r0, [pc, #84]	; (800123c <HD44780_Init+0xc0>)
 80011e8:	f001 f9e4 	bl	80025b4 <HAL_GPIO_WritePin>

	/* wait initial delay for LCD to settle */
	//HAL_Delay(100);		//added as nothing here and spec'd as 100ms after power-on. R. Hofer
	/* reset procedure - 3 function calls resets the device */
	hd44780_init_delay();
 80011ec:	2010      	movs	r0, #16
 80011ee:	f000 ff57 	bl	80020a0 <HAL_Delay>
	hd44780_wr_hi_nibble( HD44780_CMD_RESET);
 80011f2:	2030      	movs	r0, #48	; 0x30
 80011f4:	f7ff fee8 	bl	8000fc8 <hd44780_wr_hi_nibble>
	hd44780_init_delay2();
 80011f8:	2005      	movs	r0, #5
 80011fa:	f000 ff51 	bl	80020a0 <HAL_Delay>
	hd44780_wr_hi_nibble( HD44780_CMD_RESET);
 80011fe:	2030      	movs	r0, #48	; 0x30
 8001200:	f7ff fee2 	bl	8000fc8 <hd44780_wr_hi_nibble>
	hd44780_init_delay3();
 8001204:	2001      	movs	r0, #1
 8001206:	f000 ff4b 	bl	80020a0 <HAL_Delay>
	hd44780_wr_hi_nibble( HD44780_CMD_RESET);
 800120a:	2030      	movs	r0, #48	; 0x30
 800120c:	f7ff fedc 	bl	8000fc8 <hd44780_wr_hi_nibble>

#if HD44780_CONF_BUS == HD44780_FUNC_BUS_4BIT
	/* 4bit interface */
	hd44780_wr_hi_nibble( HD44780_CMD_FUNCTION);
 8001210:	2020      	movs	r0, #32
 8001212:	f7ff fed9 	bl	8000fc8 <hd44780_wr_hi_nibble>
#endif /* HD44780_CONF_BUS == HD44780_FUNC_BUS_4BIT */

	/* sets the configured values - can be set again only after reset */
	hd44780_function(HD44780_CONF_BUS, HD44780_CONF_LINES, HD44780_CONF_FONT);
 8001216:	2028      	movs	r0, #40	; 0x28
 8001218:	f7ff ff88 	bl	800112c <hd44780_wr_cmd>

	/* turn the display on with no cursor or blinking */
	hd44780_display(HD44780_DISP_ON, HD44780_DISP_CURS_OFF,
 800121c:	200c      	movs	r0, #12
 800121e:	f7ff ff85 	bl	800112c <hd44780_wr_cmd>
			HD44780_DISP_BLINK_OFF);

	/* clear the display */
	hd44780_clear();
 8001222:	2001      	movs	r0, #1
 8001224:	f7ff ff82 	bl	800112c <hd44780_wr_cmd>

	/* addr increment, shift cursor */
	hd44780_entry(HD44780_ENTRY_ADDR_INC, HD44780_ENTRY_SHIFT_CURS);
 8001228:	2006      	movs	r0, #6
 800122a:	f7ff ff7f 	bl	800112c <hd44780_wr_cmd>

}
 800122e:	bf00      	nop
 8001230:	3718      	adds	r7, #24
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}
 8001236:	bf00      	nop
 8001238:	40021000 	.word	0x40021000
 800123c:	48000400 	.word	0x48000400

08001240 <HD44780_PutChar>:

 Parameters			: c				-	character to print

 Return value		: NONE
 *********************************************************************************************/
void HD44780_PutChar(unsigned char c) {
 8001240:	b580      	push	{r7, lr}
 8001242:	b082      	sub	sp, #8
 8001244:	af00      	add	r7, sp, #0
 8001246:	4603      	mov	r3, r0
 8001248:	71fb      	strb	r3, [r7, #7]
	hd44780_wr_data(c & 0xff);
 800124a:	79fb      	ldrb	r3, [r7, #7]
 800124c:	4618      	mov	r0, r3
 800124e:	f7ff ff81 	bl	8001154 <hd44780_wr_data>
}
 8001252:	bf00      	nop
 8001254:	3708      	adds	r7, #8
 8001256:	46bd      	mov	sp, r7
 8001258:	bd80      	pop	{r7, pc}
	...

0800125c <HD44780_GotoXY>:
 Parameters			: x				-	column position (0 - HD44780_DISP_LENGTH-1)
 y				-	row position (0 - HD44780_DISP_ROWS-1)

 Return value		: NONE
 *********************************************************************************************/
void HD44780_GotoXY(unsigned char x, unsigned char y) {
 800125c:	b580      	push	{r7, lr}
 800125e:	b084      	sub	sp, #16
 8001260:	af00      	add	r7, sp, #0
 8001262:	4603      	mov	r3, r0
 8001264:	460a      	mov	r2, r1
 8001266:	71fb      	strb	r3, [r7, #7]
 8001268:	4613      	mov	r3, r2
 800126a:	71bb      	strb	r3, [r7, #6]
	unsigned char copy_y = 0;
 800126c:	2300      	movs	r3, #0
 800126e:	73fb      	strb	r3, [r7, #15]

	if (x > (HD44780_DISP_LENGTH - 1))
 8001270:	79fb      	ldrb	r3, [r7, #7]
 8001272:	2b0f      	cmp	r3, #15
 8001274:	d901      	bls.n	800127a <HD44780_GotoXY+0x1e>
		x = 0;
 8001276:	2300      	movs	r3, #0
 8001278:	71fb      	strb	r3, [r7, #7]

	if (y > (HD44780_DISP_ROWS - 1))
 800127a:	79bb      	ldrb	r3, [r7, #6]
 800127c:	2b01      	cmp	r3, #1
 800127e:	d901      	bls.n	8001284 <HD44780_GotoXY+0x28>
		y = 0;
 8001280:	2300      	movs	r3, #0
 8001282:	71bb      	strb	r3, [r7, #6]

	switch (y) {
 8001284:	79bb      	ldrb	r3, [r7, #6]
 8001286:	2b03      	cmp	r3, #3
 8001288:	d816      	bhi.n	80012b8 <HD44780_GotoXY+0x5c>
 800128a:	a201      	add	r2, pc, #4	; (adr r2, 8001290 <HD44780_GotoXY+0x34>)
 800128c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001290:	080012a1 	.word	0x080012a1
 8001294:	080012a7 	.word	0x080012a7
 8001298:	080012ad 	.word	0x080012ad
 800129c:	080012b3 	.word	0x080012b3
	case 0:
		copy_y = 0x80;
 80012a0:	2380      	movs	r3, #128	; 0x80
 80012a2:	73fb      	strb	r3, [r7, #15]
		break;
 80012a4:	e008      	b.n	80012b8 <HD44780_GotoXY+0x5c>
	case 1:
		copy_y = 0xc0;
 80012a6:	23c0      	movs	r3, #192	; 0xc0
 80012a8:	73fb      	strb	r3, [r7, #15]
		break;
 80012aa:	e005      	b.n	80012b8 <HD44780_GotoXY+0x5c>
	case 2:
		copy_y = 0x94;
 80012ac:	2394      	movs	r3, #148	; 0x94
 80012ae:	73fb      	strb	r3, [r7, #15]
		break;
 80012b0:	e002      	b.n	80012b8 <HD44780_GotoXY+0x5c>
	case 3:
		copy_y = 0xd4;
 80012b2:	23d4      	movs	r3, #212	; 0xd4
 80012b4:	73fb      	strb	r3, [r7, #15]
		break;
 80012b6:	bf00      	nop
	}
	hd44780_wr_cmd(x + copy_y);
 80012b8:	79fa      	ldrb	r2, [r7, #7]
 80012ba:	7bfb      	ldrb	r3, [r7, #15]
 80012bc:	4413      	add	r3, r2
 80012be:	b2db      	uxtb	r3, r3
 80012c0:	4618      	mov	r0, r3
 80012c2:	f7ff ff33 	bl	800112c <hd44780_wr_cmd>
}
 80012c6:	bf00      	nop
 80012c8:	3710      	adds	r7, #16
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bd80      	pop	{r7, pc}
 80012ce:	bf00      	nop

080012d0 <HD44780_PutStr>:

 Parameters			: str			-	string (char array) to print

 Return value		: NONE
 *********************************************************************************************/
void HD44780_PutStr(char *str) {
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b084      	sub	sp, #16
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
	__IO unsigned int i = 0;
 80012d8:	2300      	movs	r3, #0
 80012da:	60fb      	str	r3, [r7, #12]

	do {
		HD44780_PutChar(str[i]);
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	687a      	ldr	r2, [r7, #4]
 80012e0:	4413      	add	r3, r2
 80012e2:	781b      	ldrb	r3, [r3, #0]
 80012e4:	4618      	mov	r0, r3
 80012e6:	f7ff ffab 	bl	8001240 <HD44780_PutChar>
		i++;
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	3301      	adds	r3, #1
 80012ee:	60fb      	str	r3, [r7, #12]
	} while (str[i] != '\0');
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	687a      	ldr	r2, [r7, #4]
 80012f4:	4413      	add	r3, r2
 80012f6:	781b      	ldrb	r3, [r3, #0]
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d1ef      	bne.n	80012dc <HD44780_PutStr+0xc>
}
 80012fc:	bf00      	nop
 80012fe:	3710      	adds	r7, #16
 8001300:	46bd      	mov	sp, r7
 8001302:	bd80      	pop	{r7, pc}

08001304 <HD44780_ClrScr>:
 Special Note(s) : NONE

 Parameters			: NONE
 Return value		: NONE
 *********************************************************************************************/
void HD44780_ClrScr(void) {
 8001304:	b580      	push	{r7, lr}
 8001306:	af00      	add	r7, sp, #0
	hd44780_wr_cmd(HD44780_CMD_CLEAR);
 8001308:	2001      	movs	r0, #1
 800130a:	f7ff ff0f 	bl	800112c <hd44780_wr_cmd>
}
 800130e:	bf00      	nop
 8001310:	bd80      	pop	{r7, pc}
	...

08001314 <deBounceInit>:

#include <stdint.h>
#include "stm32l4xx_hal.h"


void deBounceInit(uint16_t pin, char port, int8_t mode) {
 8001314:	b580      	push	{r7, lr}
 8001316:	b088      	sub	sp, #32
 8001318:	af00      	add	r7, sp, #0
 800131a:	4603      	mov	r3, r0
 800131c:	80fb      	strh	r3, [r7, #6]
 800131e:	460b      	mov	r3, r1
 8001320:	717b      	strb	r3, [r7, #5]
 8001322:	4613      	mov	r3, r2
 8001324:	713b      	strb	r3, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct;
	switch (pin) {
 8001326:	88fb      	ldrh	r3, [r7, #6]
 8001328:	2b0f      	cmp	r3, #15
 800132a:	d85b      	bhi.n	80013e4 <deBounceInit+0xd0>
 800132c:	a201      	add	r2, pc, #4	; (adr r2, 8001334 <deBounceInit+0x20>)
 800132e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001332:	bf00      	nop
 8001334:	08001375 	.word	0x08001375
 8001338:	0800137b 	.word	0x0800137b
 800133c:	08001381 	.word	0x08001381
 8001340:	08001387 	.word	0x08001387
 8001344:	0800138d 	.word	0x0800138d
 8001348:	08001393 	.word	0x08001393
 800134c:	08001399 	.word	0x08001399
 8001350:	0800139f 	.word	0x0800139f
 8001354:	080013a5 	.word	0x080013a5
 8001358:	080013ad 	.word	0x080013ad
 800135c:	080013b5 	.word	0x080013b5
 8001360:	080013bd 	.word	0x080013bd
 8001364:	080013c5 	.word	0x080013c5
 8001368:	080013cd 	.word	0x080013cd
 800136c:	080013d5 	.word	0x080013d5
 8001370:	080013dd 	.word	0x080013dd
	case 0:
		GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001374:	2301      	movs	r3, #1
 8001376:	60fb      	str	r3, [r7, #12]
		break;
 8001378:	e034      	b.n	80013e4 <deBounceInit+0xd0>
	case 1:
		GPIO_InitStruct.Pin = GPIO_PIN_1;
 800137a:	2302      	movs	r3, #2
 800137c:	60fb      	str	r3, [r7, #12]
		break;
 800137e:	e031      	b.n	80013e4 <deBounceInit+0xd0>
	case 2:
		GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001380:	2304      	movs	r3, #4
 8001382:	60fb      	str	r3, [r7, #12]
		break;
 8001384:	e02e      	b.n	80013e4 <deBounceInit+0xd0>
	case 3:
		GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001386:	2308      	movs	r3, #8
 8001388:	60fb      	str	r3, [r7, #12]
		break;
 800138a:	e02b      	b.n	80013e4 <deBounceInit+0xd0>
	case 4:
		GPIO_InitStruct.Pin = GPIO_PIN_4;
 800138c:	2310      	movs	r3, #16
 800138e:	60fb      	str	r3, [r7, #12]
		break;
 8001390:	e028      	b.n	80013e4 <deBounceInit+0xd0>
	case 5:
		GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001392:	2320      	movs	r3, #32
 8001394:	60fb      	str	r3, [r7, #12]
		break;
 8001396:	e025      	b.n	80013e4 <deBounceInit+0xd0>
	case 6:
		GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001398:	2340      	movs	r3, #64	; 0x40
 800139a:	60fb      	str	r3, [r7, #12]
		break;
 800139c:	e022      	b.n	80013e4 <deBounceInit+0xd0>
	case 7:
		GPIO_InitStruct.Pin = GPIO_PIN_7;
 800139e:	2380      	movs	r3, #128	; 0x80
 80013a0:	60fb      	str	r3, [r7, #12]
		break;
 80013a2:	e01f      	b.n	80013e4 <deBounceInit+0xd0>
	case 8:
		GPIO_InitStruct.Pin = GPIO_PIN_8;
 80013a4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80013a8:	60fb      	str	r3, [r7, #12]
		break;
 80013aa:	e01b      	b.n	80013e4 <deBounceInit+0xd0>
	case 9:
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 80013ac:	f44f 7300 	mov.w	r3, #512	; 0x200
 80013b0:	60fb      	str	r3, [r7, #12]
		break;
 80013b2:	e017      	b.n	80013e4 <deBounceInit+0xd0>
	case 10:
		GPIO_InitStruct.Pin = GPIO_PIN_10;
 80013b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80013b8:	60fb      	str	r3, [r7, #12]
		break;
 80013ba:	e013      	b.n	80013e4 <deBounceInit+0xd0>
	case 11:
		GPIO_InitStruct.Pin = GPIO_PIN_11;
 80013bc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80013c0:	60fb      	str	r3, [r7, #12]
		break;
 80013c2:	e00f      	b.n	80013e4 <deBounceInit+0xd0>
	case 12:
		GPIO_InitStruct.Pin = GPIO_PIN_12;
 80013c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013c8:	60fb      	str	r3, [r7, #12]
		break;
 80013ca:	e00b      	b.n	80013e4 <deBounceInit+0xd0>
	case 13:
		GPIO_InitStruct.Pin = GPIO_PIN_13;
 80013cc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80013d0:	60fb      	str	r3, [r7, #12]
		break;
 80013d2:	e007      	b.n	80013e4 <deBounceInit+0xd0>
	case 14:
		GPIO_InitStruct.Pin = GPIO_PIN_14;
 80013d4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80013d8:	60fb      	str	r3, [r7, #12]
		break;
 80013da:	e003      	b.n	80013e4 <deBounceInit+0xd0>
	case 15:
		GPIO_InitStruct.Pin = GPIO_PIN_15;
 80013dc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80013e0:	60fb      	str	r3, [r7, #12]
		break;
 80013e2:	bf00      	nop
	}
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013e4:	2300      	movs	r3, #0
 80013e6:	613b      	str	r3, [r7, #16]
	switch (mode) {
 80013e8:	f997 3004 	ldrsb.w	r3, [r7, #4]
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d002      	beq.n	80013f6 <deBounceInit+0xe2>
 80013f0:	2b01      	cmp	r3, #1
 80013f2:	d003      	beq.n	80013fc <deBounceInit+0xe8>
 80013f4:	e005      	b.n	8001402 <deBounceInit+0xee>
	case 0:
		GPIO_InitStruct.Pull = GPIO_PULLUP;
 80013f6:	2301      	movs	r3, #1
 80013f8:	617b      	str	r3, [r7, #20]
		break;
 80013fa:	e002      	b.n	8001402 <deBounceInit+0xee>
	case 1:
		GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80013fc:	2302      	movs	r3, #2
 80013fe:	617b      	str	r3, [r7, #20]
		break;
 8001400:	bf00      	nop
	}
	switch (port) {
 8001402:	797b      	ldrb	r3, [r7, #5]
 8001404:	2b42      	cmp	r3, #66	; 0x42
 8001406:	d00c      	beq.n	8001422 <deBounceInit+0x10e>
 8001408:	2b43      	cmp	r3, #67	; 0x43
 800140a:	d011      	beq.n	8001430 <deBounceInit+0x11c>
 800140c:	2b41      	cmp	r3, #65	; 0x41
 800140e:	d000      	beq.n	8001412 <deBounceInit+0xfe>
	case 'C':
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
		break;
	}

}
 8001410:	e015      	b.n	800143e <deBounceInit+0x12a>
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001412:	f107 030c 	add.w	r3, r7, #12
 8001416:	4619      	mov	r1, r3
 8001418:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800141c:	f000 ff48 	bl	80022b0 <HAL_GPIO_Init>
		break;
 8001420:	e00d      	b.n	800143e <deBounceInit+0x12a>
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001422:	f107 030c 	add.w	r3, r7, #12
 8001426:	4619      	mov	r1, r3
 8001428:	4807      	ldr	r0, [pc, #28]	; (8001448 <deBounceInit+0x134>)
 800142a:	f000 ff41 	bl	80022b0 <HAL_GPIO_Init>
		break;
 800142e:	e006      	b.n	800143e <deBounceInit+0x12a>
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001430:	f107 030c 	add.w	r3, r7, #12
 8001434:	4619      	mov	r1, r3
 8001436:	4805      	ldr	r0, [pc, #20]	; (800144c <deBounceInit+0x138>)
 8001438:	f000 ff3a 	bl	80022b0 <HAL_GPIO_Init>
		break;
 800143c:	bf00      	nop
}
 800143e:	bf00      	nop
 8001440:	3720      	adds	r7, #32
 8001442:	46bd      	mov	sp, r7
 8001444:	bd80      	pop	{r7, pc}
 8001446:	bf00      	nop
 8001448:	48000400 	.word	0x48000400
 800144c:	48000800 	.word	0x48000800

08001450 <deBounceReadPin>:

int8_t deBounceReadPin(uint16_t pin, char port, int8_t mode) {
 8001450:	b580      	push	{r7, lr}
 8001452:	b086      	sub	sp, #24
 8001454:	af00      	add	r7, sp, #0
 8001456:	4603      	mov	r3, r0
 8001458:	80fb      	strh	r3, [r7, #6]
 800145a:	460b      	mov	r3, r1
 800145c:	717b      	strb	r3, [r7, #5]
 800145e:	4613      	mov	r3, r2
 8001460:	713b      	strb	r3, [r7, #4]
	int8_t pinStateWeAreLookingFor;
	GPIO_PinState pinState = GPIO_PIN_RESET;
 8001462:	2300      	movs	r3, #0
 8001464:	75bb      	strb	r3, [r7, #22]
	int8_t stableInterval = 50;
 8001466:	2332      	movs	r3, #50	; 0x32
 8001468:	73fb      	strb	r3, [r7, #15]
	int32_t msTimeStamp=HAL_GetTick();
 800146a:	f000 fe0d 	bl	8002088 <HAL_GetTick>
 800146e:	4603      	mov	r3, r0
 8001470:	613b      	str	r3, [r7, #16]
	switch (port) {
 8001472:	797b      	ldrb	r3, [r7, #5]
 8001474:	2b42      	cmp	r3, #66	; 0x42
 8001476:	d00c      	beq.n	8001492 <deBounceReadPin+0x42>
 8001478:	2b43      	cmp	r3, #67	; 0x43
 800147a:	d012      	beq.n	80014a2 <deBounceReadPin+0x52>
 800147c:	2b41      	cmp	r3, #65	; 0x41
 800147e:	d118      	bne.n	80014b2 <deBounceReadPin+0x62>
	case 'A':
		pinState = HAL_GPIO_ReadPin(GPIOA, pin);
 8001480:	88fb      	ldrh	r3, [r7, #6]
 8001482:	4619      	mov	r1, r3
 8001484:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001488:	f001 f87c 	bl	8002584 <HAL_GPIO_ReadPin>
 800148c:	4603      	mov	r3, r0
 800148e:	75bb      	strb	r3, [r7, #22]
		break;
 8001490:	e00f      	b.n	80014b2 <deBounceReadPin+0x62>
	case 'B':
		pinState = HAL_GPIO_ReadPin(GPIOB, pin);
 8001492:	88fb      	ldrh	r3, [r7, #6]
 8001494:	4619      	mov	r1, r3
 8001496:	482b      	ldr	r0, [pc, #172]	; (8001544 <deBounceReadPin+0xf4>)
 8001498:	f001 f874 	bl	8002584 <HAL_GPIO_ReadPin>
 800149c:	4603      	mov	r3, r0
 800149e:	75bb      	strb	r3, [r7, #22]
		break;
 80014a0:	e007      	b.n	80014b2 <deBounceReadPin+0x62>
	case 'C':
		pinState = HAL_GPIO_ReadPin(GPIOC, pin);
 80014a2:	88fb      	ldrh	r3, [r7, #6]
 80014a4:	4619      	mov	r1, r3
 80014a6:	4828      	ldr	r0, [pc, #160]	; (8001548 <deBounceReadPin+0xf8>)
 80014a8:	f001 f86c 	bl	8002584 <HAL_GPIO_ReadPin>
 80014ac:	4603      	mov	r3, r0
 80014ae:	75bb      	strb	r3, [r7, #22]
		break;
 80014b0:	bf00      	nop
	}
	if (pinState == GPIO_PIN_RESET) {
 80014b2:	7dbb      	ldrb	r3, [r7, #22]
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d102      	bne.n	80014be <deBounceReadPin+0x6e>
		pinStateWeAreLookingFor = 0;
 80014b8:	2300      	movs	r3, #0
 80014ba:	75fb      	strb	r3, [r7, #23]
 80014bc:	e033      	b.n	8001526 <deBounceReadPin+0xd6>

	} else {
		pinStateWeAreLookingFor = 1;
 80014be:	2301      	movs	r3, #1
 80014c0:	75fb      	strb	r3, [r7, #23]

	}
	while(HAL_GetTick()<(msTimeStamp+stableInterval)){
 80014c2:	e030      	b.n	8001526 <deBounceReadPin+0xd6>
		switch (port) {
 80014c4:	797b      	ldrb	r3, [r7, #5]
 80014c6:	2b42      	cmp	r3, #66	; 0x42
 80014c8:	d00c      	beq.n	80014e4 <deBounceReadPin+0x94>
 80014ca:	2b43      	cmp	r3, #67	; 0x43
 80014cc:	d012      	beq.n	80014f4 <deBounceReadPin+0xa4>
 80014ce:	2b41      	cmp	r3, #65	; 0x41
 80014d0:	d118      	bne.n	8001504 <deBounceReadPin+0xb4>
		case 'A':
				pinState = HAL_GPIO_ReadPin(GPIOA, pin);
 80014d2:	88fb      	ldrh	r3, [r7, #6]
 80014d4:	4619      	mov	r1, r3
 80014d6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014da:	f001 f853 	bl	8002584 <HAL_GPIO_ReadPin>
 80014de:	4603      	mov	r3, r0
 80014e0:	75bb      	strb	r3, [r7, #22]
				break;
 80014e2:	e00f      	b.n	8001504 <deBounceReadPin+0xb4>
			case 'B':
				pinState = HAL_GPIO_ReadPin(GPIOB, pin);
 80014e4:	88fb      	ldrh	r3, [r7, #6]
 80014e6:	4619      	mov	r1, r3
 80014e8:	4816      	ldr	r0, [pc, #88]	; (8001544 <deBounceReadPin+0xf4>)
 80014ea:	f001 f84b 	bl	8002584 <HAL_GPIO_ReadPin>
 80014ee:	4603      	mov	r3, r0
 80014f0:	75bb      	strb	r3, [r7, #22]
				break;
 80014f2:	e007      	b.n	8001504 <deBounceReadPin+0xb4>
			case 'C':
				pinState = HAL_GPIO_ReadPin(GPIOC, pin);
 80014f4:	88fb      	ldrh	r3, [r7, #6]
 80014f6:	4619      	mov	r1, r3
 80014f8:	4813      	ldr	r0, [pc, #76]	; (8001548 <deBounceReadPin+0xf8>)
 80014fa:	f001 f843 	bl	8002584 <HAL_GPIO_ReadPin>
 80014fe:	4603      	mov	r3, r0
 8001500:	75bb      	strb	r3, [r7, #22]
				break;
 8001502:	bf00      	nop
		}
		if (pinState!=pinStateWeAreLookingFor) {
 8001504:	7dba      	ldrb	r2, [r7, #22]
 8001506:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800150a:	429a      	cmp	r2, r3
 800150c:	d00b      	beq.n	8001526 <deBounceReadPin+0xd6>
			pinStateWeAreLookingFor=!pinStateWeAreLookingFor;
 800150e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001512:	2b00      	cmp	r3, #0
 8001514:	bf0c      	ite	eq
 8001516:	2301      	moveq	r3, #1
 8001518:	2300      	movne	r3, #0
 800151a:	b2db      	uxtb	r3, r3
 800151c:	75fb      	strb	r3, [r7, #23]
			msTimeStamp=HAL_GetTick();
 800151e:	f000 fdb3 	bl	8002088 <HAL_GetTick>
 8001522:	4603      	mov	r3, r0
 8001524:	613b      	str	r3, [r7, #16]
	while(HAL_GetTick()<(msTimeStamp+stableInterval)){
 8001526:	f000 fdaf 	bl	8002088 <HAL_GetTick>
 800152a:	4601      	mov	r1, r0
 800152c:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8001530:	693b      	ldr	r3, [r7, #16]
 8001532:	4413      	add	r3, r2
 8001534:	4299      	cmp	r1, r3
 8001536:	d3c5      	bcc.n	80014c4 <deBounceReadPin+0x74>
		}
	}
	return (pinStateWeAreLookingFor);
 8001538:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 800153c:	4618      	mov	r0, r3
 800153e:	3718      	adds	r7, #24
 8001540:	46bd      	mov	sp, r7
 8001542:	bd80      	pop	{r7, pc}
 8001544:	48000400 	.word	0x48000400
 8001548:	48000800 	.word	0x48000800

0800154c <OKBTN>:
/**
 * @brief  The application entry point.
 * @retval int
 */

int OKBTN() {													//Function for OK button pressed
 800154c:	b580      	push	{r7, lr}
 800154e:	b084      	sub	sp, #16
 8001550:	af00      	add	r7, sp, #0
	int btn1 = 1, btn2 = 1;
 8001552:	2301      	movs	r3, #1
 8001554:	60fb      	str	r3, [r7, #12]
 8001556:	2301      	movs	r3, #1
 8001558:	60bb      	str	r3, [r7, #8]

	deBounceInit(GPIO_PIN_3, 'A', 1);							//Using debounce function for buttons
 800155a:	2201      	movs	r2, #1
 800155c:	2141      	movs	r1, #65	; 0x41
 800155e:	2008      	movs	r0, #8
 8001560:	f7ff fed8 	bl	8001314 <deBounceInit>
	deBounceInit(GPIO_PIN_4, 'A', 1);
 8001564:	2201      	movs	r2, #1
 8001566:	2141      	movs	r1, #65	; 0x41
 8001568:	2010      	movs	r0, #16
 800156a:	f7ff fed3 	bl	8001314 <deBounceInit>

	for (int var = 0; btn1 == 1 || btn2 == 1; var++) 			//for loop to check which button is pressed
 800156e:	2300      	movs	r3, #0
 8001570:	607b      	str	r3, [r7, #4]
 8001572:	e014      	b.n	800159e <OKBTN+0x52>
	{
		btn1 = deBounceReadPin(GPIO_PIN_3, 'A', 1);
 8001574:	2201      	movs	r2, #1
 8001576:	2141      	movs	r1, #65	; 0x41
 8001578:	2008      	movs	r0, #8
 800157a:	f7ff ff69 	bl	8001450 <deBounceReadPin>
 800157e:	60f8      	str	r0, [r7, #12]
		btn2 = deBounceReadPin(GPIO_PIN_4, 'A', 1);
 8001580:	2201      	movs	r2, #1
 8001582:	2141      	movs	r1, #65	; 0x41
 8001584:	2010      	movs	r0, #16
 8001586:	f7ff ff63 	bl	8001450 <deBounceReadPin>
 800158a:	60b8      	str	r0, [r7, #8]
		if (btn1 == 0 || btn2 == 0) 							//if else condition to perform action according to btn pressed
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	2b00      	cmp	r3, #0
 8001590:	d00b      	beq.n	80015aa <OKBTN+0x5e>
 8001592:	68bb      	ldr	r3, [r7, #8]
 8001594:	2b00      	cmp	r3, #0
 8001596:	d008      	beq.n	80015aa <OKBTN+0x5e>
	for (int var = 0; btn1 == 1 || btn2 == 1; var++) 			//for loop to check which button is pressed
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	3301      	adds	r3, #1
 800159c:	607b      	str	r3, [r7, #4]
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	2b01      	cmp	r3, #1
 80015a2:	d0e7      	beq.n	8001574 <OKBTN+0x28>
 80015a4:	68bb      	ldr	r3, [r7, #8]
 80015a6:	2b01      	cmp	r3, #1
 80015a8:	d0e4      	beq.n	8001574 <OKBTN+0x28>
		{
			break;
		}
	}if (btn1 == 0)
 80015aa:	68fb      	ldr	r3, [r7, #12]
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d101      	bne.n	80015b4 <OKBTN+0x68>
		return 1;
 80015b0:	2301      	movs	r3, #1
 80015b2:	e000      	b.n	80015b6 <OKBTN+0x6a>
	else
		return 0;
 80015b4:	2300      	movs	r3, #0
}
 80015b6:	4618      	mov	r0, r3
 80015b8:	3710      	adds	r7, #16
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bd80      	pop	{r7, pc}

080015be <CHKIN>:

int CHKIN() {													//Function to check for the account type
 80015be:	b580      	push	{r7, lr}
 80015c0:	b084      	sub	sp, #16
 80015c2:	af00      	add	r7, sp, #0
	int btn1 = 1, btn2 = 1;
 80015c4:	2301      	movs	r3, #1
 80015c6:	60fb      	str	r3, [r7, #12]
 80015c8:	2301      	movs	r3, #1
 80015ca:	60bb      	str	r3, [r7, #8]

	deBounceInit(GPIO_PIN_3, 'A', 1);
 80015cc:	2201      	movs	r2, #1
 80015ce:	2141      	movs	r1, #65	; 0x41
 80015d0:	2008      	movs	r0, #8
 80015d2:	f7ff fe9f 	bl	8001314 <deBounceInit>
	deBounceInit(GPIO_PIN_4, 'A', 1);
 80015d6:	2201      	movs	r2, #1
 80015d8:	2141      	movs	r1, #65	; 0x41
 80015da:	2010      	movs	r0, #16
 80015dc:	f7ff fe9a 	bl	8001314 <deBounceInit>

	for (int var = 0; btn1 == 1 || btn2 == 1; var++)			//for loop for keeping button off
 80015e0:	2300      	movs	r3, #0
 80015e2:	607b      	str	r3, [r7, #4]
 80015e4:	e014      	b.n	8001610 <CHKIN+0x52>
	{
		btn1 = deBounceReadPin(GPIO_PIN_3, 'A', 1);
 80015e6:	2201      	movs	r2, #1
 80015e8:	2141      	movs	r1, #65	; 0x41
 80015ea:	2008      	movs	r0, #8
 80015ec:	f7ff ff30 	bl	8001450 <deBounceReadPin>
 80015f0:	60f8      	str	r0, [r7, #12]
		btn2 = deBounceReadPin(GPIO_PIN_4, 'A', 1);
 80015f2:	2201      	movs	r2, #1
 80015f4:	2141      	movs	r1, #65	; 0x41
 80015f6:	2010      	movs	r0, #16
 80015f8:	f7ff ff2a 	bl	8001450 <deBounceReadPin>
 80015fc:	60b8      	str	r0, [r7, #8]

		if (btn1 == 0 || btn2 == 0) {							//if else condition to perform action according to btn pressed
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	2b00      	cmp	r3, #0
 8001602:	d00b      	beq.n	800161c <CHKIN+0x5e>
 8001604:	68bb      	ldr	r3, [r7, #8]
 8001606:	2b00      	cmp	r3, #0
 8001608:	d008      	beq.n	800161c <CHKIN+0x5e>
	for (int var = 0; btn1 == 1 || btn2 == 1; var++)			//for loop for keeping button off
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	3301      	adds	r3, #1
 800160e:	607b      	str	r3, [r7, #4]
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	2b01      	cmp	r3, #1
 8001614:	d0e7      	beq.n	80015e6 <CHKIN+0x28>
 8001616:	68bb      	ldr	r3, [r7, #8]
 8001618:	2b01      	cmp	r3, #1
 800161a:	d0e4      	beq.n	80015e6 <CHKIN+0x28>
			break;
		}
	}if (btn1 == 0)
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	2b00      	cmp	r3, #0
 8001620:	d101      	bne.n	8001626 <CHKIN+0x68>
		return 1;
 8001622:	2301      	movs	r3, #1
 8001624:	e000      	b.n	8001628 <CHKIN+0x6a>
	else
		return 0;
 8001626:	2300      	movs	r3, #0
}
 8001628:	4618      	mov	r0, r3
 800162a:	3710      	adds	r7, #16
 800162c:	46bd      	mov	sp, r7
 800162e:	bd80      	pop	{r7, pc}

08001630 <passcode>:

int passcode() {												//Function to check id passcode is correct or not
 8001630:	b580      	push	{r7, lr}
 8001632:	b084      	sub	sp, #16
 8001634:	af00      	add	r7, sp, #0
	int btn1 = 1, btn2 = 1, btn3 = 1;
 8001636:	2301      	movs	r3, #1
 8001638:	60fb      	str	r3, [r7, #12]
 800163a:	2301      	movs	r3, #1
 800163c:	60bb      	str	r3, [r7, #8]
 800163e:	2301      	movs	r3, #1
 8001640:	607b      	str	r3, [r7, #4]

	deBounceInit(GPIO_PIN_3, 'A', 1);
 8001642:	2201      	movs	r2, #1
 8001644:	2141      	movs	r1, #65	; 0x41
 8001646:	2008      	movs	r0, #8
 8001648:	f7ff fe64 	bl	8001314 <deBounceInit>
	deBounceInit(GPIO_PIN_4, 'A', 1);
 800164c:	2201      	movs	r2, #1
 800164e:	2141      	movs	r1, #65	; 0x41
 8001650:	2010      	movs	r0, #16
 8001652:	f7ff fe5f 	bl	8001314 <deBounceInit>
	deBounceInit(GPIO_PIN_5, 'A', 1);
 8001656:	2201      	movs	r2, #1
 8001658:	2141      	movs	r1, #65	; 0x41
 800165a:	2020      	movs	r0, #32
 800165c:	f7ff fe5a 	bl	8001314 <deBounceInit>

	for (int var = 0; btn1 == 1 || btn2 == 1 || btn3 == 1; var++)
 8001660:	2300      	movs	r3, #0
 8001662:	603b      	str	r3, [r7, #0]
 8001664:	e01d      	b.n	80016a2 <passcode+0x72>
	{
		btn1 = deBounceReadPin(GPIO_PIN_3, 'A', 1);
 8001666:	2201      	movs	r2, #1
 8001668:	2141      	movs	r1, #65	; 0x41
 800166a:	2008      	movs	r0, #8
 800166c:	f7ff fef0 	bl	8001450 <deBounceReadPin>
 8001670:	60f8      	str	r0, [r7, #12]
		btn2 = deBounceReadPin(GPIO_PIN_4, 'A', 1);
 8001672:	2201      	movs	r2, #1
 8001674:	2141      	movs	r1, #65	; 0x41
 8001676:	2010      	movs	r0, #16
 8001678:	f7ff feea 	bl	8001450 <deBounceReadPin>
 800167c:	60b8      	str	r0, [r7, #8]
		btn3 = deBounceReadPin(GPIO_PIN_5, 'A', 1);
 800167e:	2201      	movs	r2, #1
 8001680:	2141      	movs	r1, #65	; 0x41
 8001682:	2020      	movs	r0, #32
 8001684:	f7ff fee4 	bl	8001450 <deBounceReadPin>
 8001688:	6078      	str	r0, [r7, #4]

		if (btn1 == 0 || btn2 == 0 || btn3 == 0) {				//if else condition to perform action according to btn pressed
 800168a:	68fb      	ldr	r3, [r7, #12]
 800168c:	2b00      	cmp	r3, #0
 800168e:	d011      	beq.n	80016b4 <passcode+0x84>
 8001690:	68bb      	ldr	r3, [r7, #8]
 8001692:	2b00      	cmp	r3, #0
 8001694:	d00e      	beq.n	80016b4 <passcode+0x84>
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	2b00      	cmp	r3, #0
 800169a:	d00b      	beq.n	80016b4 <passcode+0x84>
	for (int var = 0; btn1 == 1 || btn2 == 1 || btn3 == 1; var++)
 800169c:	683b      	ldr	r3, [r7, #0]
 800169e:	3301      	adds	r3, #1
 80016a0:	603b      	str	r3, [r7, #0]
 80016a2:	68fb      	ldr	r3, [r7, #12]
 80016a4:	2b01      	cmp	r3, #1
 80016a6:	d0de      	beq.n	8001666 <passcode+0x36>
 80016a8:	68bb      	ldr	r3, [r7, #8]
 80016aa:	2b01      	cmp	r3, #1
 80016ac:	d0db      	beq.n	8001666 <passcode+0x36>
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	2b01      	cmp	r3, #1
 80016b2:	d0d8      	beq.n	8001666 <passcode+0x36>
			break;
		}
	}if (btn1 == 0) {
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d101      	bne.n	80016be <passcode+0x8e>
		return 1;
 80016ba:	2301      	movs	r3, #1
 80016bc:	e005      	b.n	80016ca <passcode+0x9a>
	} else if (btn2 == 0) {
 80016be:	68bb      	ldr	r3, [r7, #8]
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d101      	bne.n	80016c8 <passcode+0x98>
		return 2;
 80016c4:	2302      	movs	r3, #2
 80016c6:	e000      	b.n	80016ca <passcode+0x9a>
	} else {
		return 3;
 80016c8:	2303      	movs	r3, #3
	}
}
 80016ca:	4618      	mov	r0, r3
 80016cc:	3710      	adds	r7, #16
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}
	...

080016d4 <main>:
int main(void) {
 80016d4:	b590      	push	{r4, r7, lr}
 80016d6:	b099      	sub	sp, #100	; 0x64
 80016d8:	af00      	add	r7, sp, #0

	HAL_Init();
 80016da:	f000 fc70 	bl	8001fbe <HAL_Init>
	SystemClock_Config();
 80016de:	f000 f9b7 	bl	8001a50 <SystemClock_Config>
	MX_GPIO_Init();
 80016e2:	f000 fa67 	bl	8001bb4 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 80016e6:	f000 fa35 	bl	8001b54 <MX_USART2_UART_Init>
	HD44780_Init();
 80016ea:	f7ff fd47 	bl	800117c <HD44780_Init>

	int process = 0;
 80016ee:	2300      	movs	r3, #0
 80016f0:	65fb      	str	r3, [r7, #92]	; 0x5c
	int accounts[10] = { 1111, 1121, 1133, 1213, 2111, 2331, 3111, 3211, 3333 };	//array of passcodes
 80016f2:	f107 0318 	add.w	r3, r7, #24
 80016f6:	2228      	movs	r2, #40	; 0x28
 80016f8:	2100      	movs	r1, #0
 80016fa:	4618      	mov	r0, r3
 80016fc:	f002 ff1c 	bl	8004538 <memset>
 8001700:	f240 4357 	movw	r3, #1111	; 0x457
 8001704:	61bb      	str	r3, [r7, #24]
 8001706:	f240 4361 	movw	r3, #1121	; 0x461
 800170a:	61fb      	str	r3, [r7, #28]
 800170c:	f240 436d 	movw	r3, #1133	; 0x46d
 8001710:	623b      	str	r3, [r7, #32]
 8001712:	f240 43bd 	movw	r3, #1213	; 0x4bd
 8001716:	627b      	str	r3, [r7, #36]	; 0x24
 8001718:	f640 033f 	movw	r3, #2111	; 0x83f
 800171c:	62bb      	str	r3, [r7, #40]	; 0x28
 800171e:	f640 131b 	movw	r3, #2331	; 0x91b
 8001722:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001724:	f640 4327 	movw	r3, #3111	; 0xc27
 8001728:	633b      	str	r3, [r7, #48]	; 0x30
 800172a:	f640 438b 	movw	r3, #3211	; 0xc8b
 800172e:	637b      	str	r3, [r7, #52]	; 0x34
 8001730:	f640 5305 	movw	r3, #3333	; 0xd05
 8001734:	63bb      	str	r3, [r7, #56]	; 0x38
	float checking = 2000;
 8001736:	4bb3      	ldr	r3, [pc, #716]	; (8001a04 <main+0x330>)
 8001738:	65bb      	str	r3, [r7, #88]	; 0x58
	float savings = 1000;
 800173a:	4bb3      	ldr	r3, [pc, #716]	; (8001a08 <main+0x334>)
 800173c:	657b      	str	r3, [r7, #84]	; 0x54
	int chkin = 0, savin = 0;							//initialize to zero
 800173e:	2300      	movs	r3, #0
 8001740:	653b      	str	r3, [r7, #80]	; 0x50
 8001742:	2300      	movs	r3, #0
 8001744:	64fb      	str	r3, [r7, #76]	; 0x4c
	float acc = 0;										//initialize to 0
 8001746:	f04f 0300 	mov.w	r3, #0
 800174a:	617b      	str	r3, [r7, #20]
	int pin = 0;
 800174c:	2300      	movs	r3, #0
 800174e:	64bb      	str	r3, [r7, #72]	; 0x48

	while (1) {

		switch (process) {								//switch case for using each case of process
 8001750:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001752:	2b08      	cmp	r3, #8
 8001754:	d8fc      	bhi.n	8001750 <main+0x7c>
 8001756:	a201      	add	r2, pc, #4	; (adr r2, 800175c <main+0x88>)
 8001758:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800175c:	08001781 	.word	0x08001781
 8001760:	080017ab 	.word	0x080017ab
 8001764:	080017fb 	.word	0x080017fb
 8001768:	08001827 	.word	0x08001827
 800176c:	08001897 	.word	0x08001897
 8001770:	080018e5 	.word	0x080018e5
 8001774:	080019a3 	.word	0x080019a3
 8001778:	080019c9 	.word	0x080019c9
 800177c:	080019e9 	.word	0x080019e9

		case 0:
			HD44780_ClrScr();
 8001780:	f7ff fdc0 	bl	8001304 <HD44780_ClrScr>
			HD44780_GotoXY(0, 1);						//specify the position to be displayed on lcd
 8001784:	2101      	movs	r1, #1
 8001786:	2000      	movs	r0, #0
 8001788:	f7ff fd68 	bl	800125c <HD44780_GotoXY>
			HD44780_PutStr("Welcome");
 800178c:	489f      	ldr	r0, [pc, #636]	; (8001a0c <main+0x338>)
 800178e:	f7ff fd9f 	bl	80012d0 <HD44780_PutStr>
			printf("Welcome--> Enter the amount to continue  \r \n");				//welcome screen on putty
 8001792:	489f      	ldr	r0, [pc, #636]	; (8001a10 <main+0x33c>)
 8001794:	f003 fd72 	bl	800527c <puts>
			scanf("%f", &acc);
 8001798:	f107 0314 	add.w	r3, r7, #20
 800179c:	4619      	mov	r1, r3
 800179e:	489d      	ldr	r0, [pc, #628]	; (8001a14 <main+0x340>)
 80017a0:	f003 fd74 	bl	800528c <iscanf>
			process = 1;
 80017a4:	2301      	movs	r3, #1
 80017a6:	65fb      	str	r3, [r7, #92]	; 0x5c
		break;
 80017a8:	e12a      	b.n	8001a00 <main+0x32c>

		case 1:
				HD44780_ClrScr();
 80017aa:	f7ff fdab 	bl	8001304 <HD44780_ClrScr>
				char row[16];
				HD44780_GotoXY(0, 0);
 80017ae:	2100      	movs	r1, #0
 80017b0:	2000      	movs	r0, #0
 80017b2:	f7ff fd53 	bl	800125c <HD44780_GotoXY>
				sprintf(row, "%0.1f $", acc);
 80017b6:	697b      	ldr	r3, [r7, #20]
 80017b8:	4618      	mov	r0, r3
 80017ba:	f7fe fec5 	bl	8000548 <__aeabi_f2d>
 80017be:	4603      	mov	r3, r0
 80017c0:	460c      	mov	r4, r1
 80017c2:	1d38      	adds	r0, r7, #4
 80017c4:	461a      	mov	r2, r3
 80017c6:	4623      	mov	r3, r4
 80017c8:	4993      	ldr	r1, [pc, #588]	; (8001a18 <main+0x344>)
 80017ca:	f003 fd7d 	bl	80052c8 <siprintf>
				HD44780_PutStr(row);									//puts the values on one row
 80017ce:	1d3b      	adds	r3, r7, #4
 80017d0:	4618      	mov	r0, r3
 80017d2:	f7ff fd7d 	bl	80012d0 <HD44780_PutStr>
				HD44780_GotoXY(0, 1);
 80017d6:	2101      	movs	r1, #1
 80017d8:	2000      	movs	r0, #0
 80017da:	f7ff fd3f 	bl	800125c <HD44780_GotoXY>
				HD44780_PutStr("OK or Cancel ?");						//Press OK to continue and cancel to terminate
 80017de:	488f      	ldr	r0, [pc, #572]	; (8001a1c <main+0x348>)
 80017e0:	f7ff fd76 	bl	80012d0 <HD44780_PutStr>
				if (OKBTN()) {
 80017e4:	f7ff feb2 	bl	800154c <OKBTN>
 80017e8:	4603      	mov	r3, r0
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d002      	beq.n	80017f4 <main+0x120>
					process = 2;
 80017ee:	2302      	movs	r3, #2
 80017f0:	65fb      	str	r3, [r7, #92]	; 0x5c
				} else {
					process = 7;
				}
		break;
 80017f2:	e105      	b.n	8001a00 <main+0x32c>
					process = 7;
 80017f4:	2307      	movs	r3, #7
 80017f6:	65fb      	str	r3, [r7, #92]	; 0x5c
		break;
 80017f8:	e102      	b.n	8001a00 <main+0x32c>

		case 2:
				HD44780_ClrScr();
 80017fa:	f7ff fd83 	bl	8001304 <HD44780_ClrScr>
				HD44780_GotoXY(0, 0);
 80017fe:	2100      	movs	r1, #0
 8001800:	2000      	movs	r0, #0
 8001802:	f7ff fd2b 	bl	800125c <HD44780_GotoXY>
				HD44780_PutStr("CHK or SAV ?");							//select checking or savings account
 8001806:	4886      	ldr	r0, [pc, #536]	; (8001a20 <main+0x34c>)
 8001808:	f7ff fd62 	bl	80012d0 <HD44780_PutStr>
				if (CHKIN()) {
 800180c:	f7ff fed7 	bl	80015be <CHKIN>
 8001810:	4603      	mov	r3, r0
 8001812:	2b00      	cmp	r3, #0
 8001814:	d002      	beq.n	800181c <main+0x148>
					chkin = 1;
 8001816:	2301      	movs	r3, #1
 8001818:	653b      	str	r3, [r7, #80]	; 0x50
 800181a:	e001      	b.n	8001820 <main+0x14c>
				} else {
					savin = 1;
 800181c:	2301      	movs	r3, #1
 800181e:	64fb      	str	r3, [r7, #76]	; 0x4c
				}
				process = 3;
 8001820:	2303      	movs	r3, #3
 8001822:	65fb      	str	r3, [r7, #92]	; 0x5c
		break;
 8001824:	e0ec      	b.n	8001a00 <main+0x32c>

		case 3:
				HD44780_ClrScr();
 8001826:	f7ff fd6d 	bl	8001304 <HD44780_ClrScr>
				HD44780_GotoXY(0, 0);
 800182a:	2100      	movs	r1, #0
 800182c:	2000      	movs	r0, #0
 800182e:	f7ff fd15 	bl	800125c <HD44780_GotoXY>
				HD44780_PutStr("Enter pin...");			//check for the passcode
 8001832:	487c      	ldr	r0, [pc, #496]	; (8001a24 <main+0x350>)
 8001834:	f7ff fd4c 	bl	80012d0 <HD44780_PutStr>
				for (int i = 0; i <= 3; i++) {
 8001838:	2300      	movs	r3, #0
 800183a:	647b      	str	r3, [r7, #68]	; 0x44
 800183c:	e014      	b.n	8001868 <main+0x194>
					pin = pin * 10 + passcode();		//if passcode is correct go to next screen
 800183e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001840:	4613      	mov	r3, r2
 8001842:	009b      	lsls	r3, r3, #2
 8001844:	4413      	add	r3, r2
 8001846:	005b      	lsls	r3, r3, #1
 8001848:	461c      	mov	r4, r3
 800184a:	f7ff fef1 	bl	8001630 <passcode>
 800184e:	4603      	mov	r3, r0
 8001850:	4423      	add	r3, r4
 8001852:	64bb      	str	r3, [r7, #72]	; 0x48
					HD44780_GotoXY(i , 1);
 8001854:	2101      	movs	r1, #1
 8001856:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8001858:	f7ff fd00 	bl	800125c <HD44780_GotoXY>
					HD44780_PutStr("*");     			//puts * in place of password
 800185c:	4872      	ldr	r0, [pc, #456]	; (8001a28 <main+0x354>)
 800185e:	f7ff fd37 	bl	80012d0 <HD44780_PutStr>
				for (int i = 0; i <= 3; i++) {
 8001862:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001864:	3301      	adds	r3, #1
 8001866:	647b      	str	r3, [r7, #68]	; 0x44
 8001868:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800186a:	2b03      	cmp	r3, #3
 800186c:	dde7      	ble.n	800183e <main+0x16a>

				}
				HD44780_ClrScr();
 800186e:	f7ff fd49 	bl	8001304 <HD44780_ClrScr>
				HD44780_GotoXY(0, 0);
 8001872:	2100      	movs	r1, #0
 8001874:	2000      	movs	r0, #0
 8001876:	f7ff fcf1 	bl	800125c <HD44780_GotoXY>
				HD44780_PutStr("OK or Cancel ?");			//select ok or cancel button
 800187a:	4868      	ldr	r0, [pc, #416]	; (8001a1c <main+0x348>)
 800187c:	f7ff fd28 	bl	80012d0 <HD44780_PutStr>
				if (OKBTN()) {
 8001880:	f7ff fe64 	bl	800154c <OKBTN>
 8001884:	4603      	mov	r3, r0
 8001886:	2b00      	cmp	r3, #0
 8001888:	d002      	beq.n	8001890 <main+0x1bc>
					process = 4;
 800188a:	2304      	movs	r3, #4
 800188c:	65fb      	str	r3, [r7, #92]	; 0x5c
				} else {
					process = 7;
				}
		break;
 800188e:	e0b7      	b.n	8001a00 <main+0x32c>
					process = 7;
 8001890:	2307      	movs	r3, #7
 8001892:	65fb      	str	r3, [r7, #92]	; 0x5c
		break;
 8001894:	e0b4      	b.n	8001a00 <main+0x32c>

		case 4:
				HD44780_ClrScr();
 8001896:	f7ff fd35 	bl	8001304 <HD44780_ClrScr>
				HD44780_GotoXY(0, 1);
 800189a:	2101      	movs	r1, #1
 800189c:	2000      	movs	r0, #0
 800189e:	f7ff fcdd 	bl	800125c <HD44780_GotoXY>
				HD44780_PutStr("processing...");					//if passcode ok it will continue
 80018a2:	4862      	ldr	r0, [pc, #392]	; (8001a2c <main+0x358>)
 80018a4:	f7ff fd14 	bl	80012d0 <HD44780_PutStr>
				HAL_Delay(1000);
 80018a8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80018ac:	f000 fbf8 	bl	80020a0 <HAL_Delay>
				for (int j = 0; j < 10; j++) {						//for loop checking the array of passcodes
 80018b0:	2300      	movs	r3, #0
 80018b2:	643b      	str	r3, [r7, #64]	; 0x40
 80018b4:	e012      	b.n	80018dc <main+0x208>
					if (pin == accounts[j]) {
 80018b6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80018b8:	009b      	lsls	r3, r3, #2
 80018ba:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80018be:	4413      	add	r3, r2
 80018c0:	f853 3c48 	ldr.w	r3, [r3, #-72]
 80018c4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80018c6:	429a      	cmp	r2, r3
 80018c8:	d103      	bne.n	80018d2 <main+0x1fe>
						process = 5;
 80018ca:	2305      	movs	r3, #5
 80018cc:	65fb      	str	r3, [r7, #92]	; 0x5c
						break;
 80018ce:	bf00      	nop
					} else {
						process = 6;
					}
				}
		break;
 80018d0:	e096      	b.n	8001a00 <main+0x32c>
						process = 6;
 80018d2:	2306      	movs	r3, #6
 80018d4:	65fb      	str	r3, [r7, #92]	; 0x5c
				for (int j = 0; j < 10; j++) {						//for loop checking the array of passcodes
 80018d6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80018d8:	3301      	adds	r3, #1
 80018da:	643b      	str	r3, [r7, #64]	; 0x40
 80018dc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80018de:	2b09      	cmp	r3, #9
 80018e0:	dde9      	ble.n	80018b6 <main+0x1e2>
		break;
 80018e2:	e08d      	b.n	8001a00 <main+0x32c>

		case 5:
				if (chkin == 1 && checking >= acc && pin != 3333) {
 80018e4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80018e6:	2b01      	cmp	r3, #1
 80018e8:	d122      	bne.n	8001930 <main+0x25c>
 80018ea:	edd7 7a05 	vldr	s15, [r7, #20]
 80018ee:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 80018f2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80018f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018fa:	db19      	blt.n	8001930 <main+0x25c>
 80018fc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80018fe:	f640 5205 	movw	r2, #3333	; 0xd05
 8001902:	4293      	cmp	r3, r2
 8001904:	d014      	beq.n	8001930 <main+0x25c>
					checking = checking - acc;
 8001906:	edd7 7a05 	vldr	s15, [r7, #20]
 800190a:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 800190e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001912:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
					printf("Transaction Successful \r \n");
 8001916:	4846      	ldr	r0, [pc, #280]	; (8001a30 <main+0x35c>)
 8001918:	f003 fcb0 	bl	800527c <puts>
					HD44780_ClrScr();
 800191c:	f7ff fcf2 	bl	8001304 <HD44780_ClrScr>
					HD44780_GotoXY(0, 0);
 8001920:	2100      	movs	r1, #0
 8001922:	2000      	movs	r0, #0
 8001924:	f7ff fc9a 	bl	800125c <HD44780_GotoXY>
					HD44780_PutStr("Transaction Successful");			//if passcode ok transaction will be completed
 8001928:	4842      	ldr	r0, [pc, #264]	; (8001a34 <main+0x360>)
 800192a:	f7ff fcd1 	bl	80012d0 <HD44780_PutStr>
 800192e:	e031      	b.n	8001994 <main+0x2c0>
				} else if (savin == 1 && savings >= acc && pin != 3333) {
 8001930:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001932:	2b01      	cmp	r3, #1
 8001934:	d122      	bne.n	800197c <main+0x2a8>
 8001936:	edd7 7a05 	vldr	s15, [r7, #20]
 800193a:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 800193e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001942:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001946:	db19      	blt.n	800197c <main+0x2a8>
 8001948:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800194a:	f640 5205 	movw	r2, #3333	; 0xd05
 800194e:	4293      	cmp	r3, r2
 8001950:	d014      	beq.n	800197c <main+0x2a8>
					savings = savings - acc;
 8001952:	edd7 7a05 	vldr	s15, [r7, #20]
 8001956:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 800195a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800195e:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
					printf("Transaction Success \r \n");
 8001962:	4835      	ldr	r0, [pc, #212]	; (8001a38 <main+0x364>)
 8001964:	f003 fc8a 	bl	800527c <puts>
					HD44780_ClrScr();
 8001968:	f7ff fccc 	bl	8001304 <HD44780_ClrScr>
					HD44780_GotoXY(0, 0);
 800196c:	2100      	movs	r1, #0
 800196e:	2000      	movs	r0, #0
 8001970:	f7ff fc74 	bl	800125c <HD44780_GotoXY>
					HD44780_PutStr("Transaction Success");
 8001974:	4831      	ldr	r0, [pc, #196]	; (8001a3c <main+0x368>)
 8001976:	f7ff fcab 	bl	80012d0 <HD44780_PutStr>
 800197a:	e00b      	b.n	8001994 <main+0x2c0>
				} else {
					printf("Insufficient Balance \r \n");				//if balance is low error will be displayed
 800197c:	4830      	ldr	r0, [pc, #192]	; (8001a40 <main+0x36c>)
 800197e:	f003 fc7d 	bl	800527c <puts>
					HD44780_ClrScr();
 8001982:	f7ff fcbf 	bl	8001304 <HD44780_ClrScr>
					HD44780_GotoXY(0, 0);
 8001986:	2100      	movs	r1, #0
 8001988:	2000      	movs	r0, #0
 800198a:	f7ff fc67 	bl	800125c <HD44780_GotoXY>
					HD44780_PutStr("Transaction Declined");
 800198e:	482d      	ldr	r0, [pc, #180]	; (8001a44 <main+0x370>)
 8001990:	f7ff fc9e 	bl	80012d0 <HD44780_PutStr>
				}
				HAL_Delay(3200);
 8001994:	f44f 6048 	mov.w	r0, #3200	; 0xc80
 8001998:	f000 fb82 	bl	80020a0 <HAL_Delay>
				process=7;
 800199c:	2307      	movs	r3, #7
 800199e:	65fb      	str	r3, [r7, #92]	; 0x5c
		break;
 80019a0:	e02e      	b.n	8001a00 <main+0x32c>

		case 6:
				printf("Incorrect password \r \n");
 80019a2:	4829      	ldr	r0, [pc, #164]	; (8001a48 <main+0x374>)
 80019a4:	f003 fc6a 	bl	800527c <puts>
				HD44780_ClrScr();
 80019a8:	f7ff fcac 	bl	8001304 <HD44780_ClrScr>
				HD44780_GotoXY(0, 0);
 80019ac:	2100      	movs	r1, #0
 80019ae:	2000      	movs	r0, #0
 80019b0:	f7ff fc54 	bl	800125c <HD44780_GotoXY>
				HD44780_PutStr("Transaction Declined");				//if passcode incorrect it will terminate
 80019b4:	4823      	ldr	r0, [pc, #140]	; (8001a44 <main+0x370>)
 80019b6:	f7ff fc8b 	bl	80012d0 <HD44780_PutStr>
				HAL_Delay(3000);
 80019ba:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80019be:	f000 fb6f 	bl	80020a0 <HAL_Delay>
				process=7;
 80019c2:	2307      	movs	r3, #7
 80019c4:	65fb      	str	r3, [r7, #92]	; 0x5c
		break;
 80019c6:	e01b      	b.n	8001a00 <main+0x32c>

		case 7:
				HD44780_ClrScr();
 80019c8:	f7ff fc9c 	bl	8001304 <HD44780_ClrScr>
				HD44780_GotoXY(0, 0);
 80019cc:	2100      	movs	r1, #0
 80019ce:	2000      	movs	r0, #0
 80019d0:	f7ff fc44 	bl	800125c <HD44780_GotoXY>
				HD44780_PutStr("Thank You");						//display thankyou message
 80019d4:	481d      	ldr	r0, [pc, #116]	; (8001a4c <main+0x378>)
 80019d6:	f7ff fc7b 	bl	80012d0 <HD44780_PutStr>
				HAL_Delay(2000);
 80019da:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80019de:	f000 fb5f 	bl	80020a0 <HAL_Delay>
				process=8;
 80019e2:	2308      	movs	r3, #8
 80019e4:	65fb      	str	r3, [r7, #92]	; 0x5c
		break;
 80019e6:	e00b      	b.n	8001a00 <main+0x32c>

		case 8:
				chkin = 0;
 80019e8:	2300      	movs	r3, #0
 80019ea:	653b      	str	r3, [r7, #80]	; 0x50
				savin = 0;
 80019ec:	2300      	movs	r3, #0
 80019ee:	64fb      	str	r3, [r7, #76]	; 0x4c
				acc = 0;
 80019f0:	f04f 0300 	mov.w	r3, #0
 80019f4:	617b      	str	r3, [r7, #20]
				pin = 0;
 80019f6:	2300      	movs	r3, #0
 80019f8:	64bb      	str	r3, [r7, #72]	; 0x48
				process=0;
 80019fa:	2300      	movs	r3, #0
 80019fc:	65fb      	str	r3, [r7, #92]	; 0x5c
		break;
 80019fe:	bf00      	nop
		switch (process) {								//switch case for using each case of process
 8001a00:	e6a6      	b.n	8001750 <main+0x7c>
 8001a02:	bf00      	nop
 8001a04:	44fa0000 	.word	0x44fa0000
 8001a08:	447a0000 	.word	0x447a0000
 8001a0c:	08009178 	.word	0x08009178
 8001a10:	08009180 	.word	0x08009180
 8001a14:	080091ac 	.word	0x080091ac
 8001a18:	080091b0 	.word	0x080091b0
 8001a1c:	080091b8 	.word	0x080091b8
 8001a20:	080091c8 	.word	0x080091c8
 8001a24:	080091d8 	.word	0x080091d8
 8001a28:	080091e8 	.word	0x080091e8
 8001a2c:	080091ec 	.word	0x080091ec
 8001a30:	080091fc 	.word	0x080091fc
 8001a34:	08009218 	.word	0x08009218
 8001a38:	08009230 	.word	0x08009230
 8001a3c:	08009248 	.word	0x08009248
 8001a40:	0800925c 	.word	0x0800925c
 8001a44:	08009274 	.word	0x08009274
 8001a48:	0800928c 	.word	0x0800928c
 8001a4c:	080092a4 	.word	0x080092a4

08001a50 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b0ac      	sub	sp, #176	; 0xb0
 8001a54:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8001a56:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001a5a:	2244      	movs	r2, #68	; 0x44
 8001a5c:	2100      	movs	r1, #0
 8001a5e:	4618      	mov	r0, r3
 8001a60:	f002 fd6a 	bl	8004538 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001a64:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001a68:	2200      	movs	r2, #0
 8001a6a:	601a      	str	r2, [r3, #0]
 8001a6c:	605a      	str	r2, [r3, #4]
 8001a6e:	609a      	str	r2, [r3, #8]
 8001a70:	60da      	str	r2, [r3, #12]
 8001a72:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 8001a74:	1d3b      	adds	r3, r7, #4
 8001a76:	2254      	movs	r2, #84	; 0x54
 8001a78:	2100      	movs	r1, #0
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	f002 fd5c 	bl	8004538 <memset>

	/** Configure LSE Drive Capability
	 */
	HAL_PWR_EnableBkUpAccess();
 8001a80:	f000 fdb0 	bl	80025e4 <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001a84:	4b32      	ldr	r3, [pc, #200]	; (8001b50 <SystemClock_Config+0x100>)
 8001a86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a8a:	4a31      	ldr	r2, [pc, #196]	; (8001b50 <SystemClock_Config+0x100>)
 8001a8c:	f023 0318 	bic.w	r3, r3, #24
 8001a90:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE
 8001a94:	2314      	movs	r3, #20
 8001a96:	66fb      	str	r3, [r7, #108]	; 0x6c
			| RCC_OSCILLATORTYPE_MSI;
	RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001a98:	2301      	movs	r3, #1
 8001a9a:	677b      	str	r3, [r7, #116]	; 0x74
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001a9c:	2301      	movs	r3, #1
 8001a9e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	RCC_OscInitStruct.MSICalibrationValue = 0;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001aa8:	2360      	movs	r3, #96	; 0x60
 8001aaa:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001aae:	2302      	movs	r3, #2
 8001ab0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001ab4:	2301      	movs	r3, #1
 8001ab6:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	RCC_OscInitStruct.PLL.PLLM = 1;
 8001aba:	2301      	movs	r3, #1
 8001abc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	RCC_OscInitStruct.PLL.PLLN = 16;
 8001ac0:	2310      	movs	r3, #16
 8001ac2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001ac6:	2307      	movs	r3, #7
 8001ac8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001acc:	2302      	movs	r3, #2
 8001ace:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001ad2:	2302      	movs	r3, #2
 8001ad4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001ad8:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001adc:	4618      	mov	r0, r3
 8001ade:	f000 fdf5 	bl	80026cc <HAL_RCC_OscConfig>
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d001      	beq.n	8001aec <SystemClock_Config+0x9c>
		Error_Handler();
 8001ae8:	f000 f8bc 	bl	8001c64 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001aec:	230f      	movs	r3, #15
 8001aee:	65bb      	str	r3, [r7, #88]	; 0x58
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001af0:	2303      	movs	r3, #3
 8001af2:	65fb      	str	r3, [r7, #92]	; 0x5c
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001af4:	2300      	movs	r3, #0
 8001af6:	663b      	str	r3, [r7, #96]	; 0x60
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001af8:	2300      	movs	r3, #0
 8001afa:	667b      	str	r3, [r7, #100]	; 0x64
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001afc:	2300      	movs	r3, #0
 8001afe:	66bb      	str	r3, [r7, #104]	; 0x68

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 8001b00:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001b04:	2101      	movs	r1, #1
 8001b06:	4618      	mov	r0, r3
 8001b08:	f001 fa00 	bl	8002f0c <HAL_RCC_ClockConfig>
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d001      	beq.n	8001b16 <SystemClock_Config+0xc6>
		Error_Handler();
 8001b12:	f000 f8a7 	bl	8001c64 <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001b16:	2302      	movs	r3, #2
 8001b18:	607b      	str	r3, [r7, #4]
	PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	62bb      	str	r3, [r7, #40]	; 0x28
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 8001b1e:	1d3b      	adds	r3, r7, #4
 8001b20:	4618      	mov	r0, r3
 8001b22:	f001 fbf7 	bl	8003314 <HAL_RCCEx_PeriphCLKConfig>
 8001b26:	4603      	mov	r3, r0
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d001      	beq.n	8001b30 <SystemClock_Config+0xe0>
		Error_Handler();
 8001b2c:	f000 f89a 	bl	8001c64 <Error_Handler>
	}
	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1)
 8001b30:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001b34:	f000 fd74 	bl	8002620 <HAL_PWREx_ControlVoltageScaling>
 8001b38:	4603      	mov	r3, r0
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d001      	beq.n	8001b42 <SystemClock_Config+0xf2>
			!= HAL_OK) {
		Error_Handler();
 8001b3e:	f000 f891 	bl	8001c64 <Error_Handler>
	}
	/** Enable MSI Auto calibration
	 */
	HAL_RCCEx_EnableMSIPLLMode();
 8001b42:	f001 fdd9 	bl	80036f8 <HAL_RCCEx_EnableMSIPLLMode>
}
 8001b46:	bf00      	nop
 8001b48:	37b0      	adds	r7, #176	; 0xb0
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bd80      	pop	{r7, pc}
 8001b4e:	bf00      	nop
 8001b50:	40021000 	.word	0x40021000

08001b54 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 8001b54:	b580      	push	{r7, lr}
 8001b56:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8001b58:	4b14      	ldr	r3, [pc, #80]	; (8001bac <MX_USART2_UART_Init+0x58>)
 8001b5a:	4a15      	ldr	r2, [pc, #84]	; (8001bb0 <MX_USART2_UART_Init+0x5c>)
 8001b5c:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8001b5e:	4b13      	ldr	r3, [pc, #76]	; (8001bac <MX_USART2_UART_Init+0x58>)
 8001b60:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001b64:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001b66:	4b11      	ldr	r3, [pc, #68]	; (8001bac <MX_USART2_UART_Init+0x58>)
 8001b68:	2200      	movs	r2, #0
 8001b6a:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8001b6c:	4b0f      	ldr	r3, [pc, #60]	; (8001bac <MX_USART2_UART_Init+0x58>)
 8001b6e:	2200      	movs	r2, #0
 8001b70:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8001b72:	4b0e      	ldr	r3, [pc, #56]	; (8001bac <MX_USART2_UART_Init+0x58>)
 8001b74:	2200      	movs	r2, #0
 8001b76:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8001b78:	4b0c      	ldr	r3, [pc, #48]	; (8001bac <MX_USART2_UART_Init+0x58>)
 8001b7a:	220c      	movs	r2, #12
 8001b7c:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b7e:	4b0b      	ldr	r3, [pc, #44]	; (8001bac <MX_USART2_UART_Init+0x58>)
 8001b80:	2200      	movs	r2, #0
 8001b82:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b84:	4b09      	ldr	r3, [pc, #36]	; (8001bac <MX_USART2_UART_Init+0x58>)
 8001b86:	2200      	movs	r2, #0
 8001b88:	61da      	str	r2, [r3, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001b8a:	4b08      	ldr	r3, [pc, #32]	; (8001bac <MX_USART2_UART_Init+0x58>)
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	621a      	str	r2, [r3, #32]
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001b90:	4b06      	ldr	r3, [pc, #24]	; (8001bac <MX_USART2_UART_Init+0x58>)
 8001b92:	2200      	movs	r2, #0
 8001b94:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 8001b96:	4805      	ldr	r0, [pc, #20]	; (8001bac <MX_USART2_UART_Init+0x58>)
 8001b98:	f001 feae 	bl	80038f8 <HAL_UART_Init>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d001      	beq.n	8001ba6 <MX_USART2_UART_Init+0x52>
		Error_Handler();
 8001ba2:	f000 f85f 	bl	8001c64 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 8001ba6:	bf00      	nop
 8001ba8:	bd80      	pop	{r7, pc}
 8001baa:	bf00      	nop
 8001bac:	20000204 	.word	0x20000204
 8001bb0:	40004400 	.word	0x40004400

08001bb4 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b088      	sub	sp, #32
 8001bb8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001bba:	f107 030c 	add.w	r3, r7, #12
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	601a      	str	r2, [r3, #0]
 8001bc2:	605a      	str	r2, [r3, #4]
 8001bc4:	609a      	str	r2, [r3, #8]
 8001bc6:	60da      	str	r2, [r3, #12]
 8001bc8:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001bca:	4b24      	ldr	r3, [pc, #144]	; (8001c5c <MX_GPIO_Init+0xa8>)
 8001bcc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bce:	4a23      	ldr	r2, [pc, #140]	; (8001c5c <MX_GPIO_Init+0xa8>)
 8001bd0:	f043 0304 	orr.w	r3, r3, #4
 8001bd4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001bd6:	4b21      	ldr	r3, [pc, #132]	; (8001c5c <MX_GPIO_Init+0xa8>)
 8001bd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bda:	f003 0304 	and.w	r3, r3, #4
 8001bde:	60bb      	str	r3, [r7, #8]
 8001be0:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001be2:	4b1e      	ldr	r3, [pc, #120]	; (8001c5c <MX_GPIO_Init+0xa8>)
 8001be4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001be6:	4a1d      	ldr	r2, [pc, #116]	; (8001c5c <MX_GPIO_Init+0xa8>)
 8001be8:	f043 0301 	orr.w	r3, r3, #1
 8001bec:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001bee:	4b1b      	ldr	r3, [pc, #108]	; (8001c5c <MX_GPIO_Init+0xa8>)
 8001bf0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bf2:	f003 0301 	and.w	r3, r3, #1
 8001bf6:	607b      	str	r3, [r7, #4]
 8001bf8:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001bfa:	4b18      	ldr	r3, [pc, #96]	; (8001c5c <MX_GPIO_Init+0xa8>)
 8001bfc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bfe:	4a17      	ldr	r2, [pc, #92]	; (8001c5c <MX_GPIO_Init+0xa8>)
 8001c00:	f043 0302 	orr.w	r3, r3, #2
 8001c04:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c06:	4b15      	ldr	r3, [pc, #84]	; (8001c5c <MX_GPIO_Init+0xa8>)
 8001c08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c0a:	f003 0302 	and.w	r3, r3, #2
 8001c0e:	603b      	str	r3, [r7, #0]
 8001c10:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8001c12:	2200      	movs	r2, #0
 8001c14:	2108      	movs	r1, #8
 8001c16:	4812      	ldr	r0, [pc, #72]	; (8001c60 <MX_GPIO_Init+0xac>)
 8001c18:	f000 fccc 	bl	80025b4 <HAL_GPIO_WritePin>

	/*Configure GPIO pins : PA3 PA4 PA5 PA6 */
	GPIO_InitStruct.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6;
 8001c1c:	2378      	movs	r3, #120	; 0x78
 8001c1e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c20:	2300      	movs	r3, #0
 8001c22:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001c24:	2302      	movs	r3, #2
 8001c26:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c28:	f107 030c 	add.w	r3, r7, #12
 8001c2c:	4619      	mov	r1, r3
 8001c2e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c32:	f000 fb3d 	bl	80022b0 <HAL_GPIO_Init>

	/*Configure GPIO pin : LD3_Pin */
	GPIO_InitStruct.Pin = LD3_Pin;
 8001c36:	2308      	movs	r3, #8
 8001c38:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c3a:	2301      	movs	r3, #1
 8001c3c:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c42:	2300      	movs	r3, #0
 8001c44:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8001c46:	f107 030c 	add.w	r3, r7, #12
 8001c4a:	4619      	mov	r1, r3
 8001c4c:	4804      	ldr	r0, [pc, #16]	; (8001c60 <MX_GPIO_Init+0xac>)
 8001c4e:	f000 fb2f 	bl	80022b0 <HAL_GPIO_Init>

}
 8001c52:	bf00      	nop
 8001c54:	3720      	adds	r7, #32
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bd80      	pop	{r7, pc}
 8001c5a:	bf00      	nop
 8001c5c:	40021000 	.word	0x40021000
 8001c60:	48000400 	.word	0x48000400

08001c64 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001c64:	b480      	push	{r7}
 8001c66:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 8001c68:	bf00      	nop
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c70:	4770      	bx	lr
	...

08001c74 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c74:	b480      	push	{r7}
 8001c76:	b083      	sub	sp, #12
 8001c78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c7a:	4b0f      	ldr	r3, [pc, #60]	; (8001cb8 <HAL_MspInit+0x44>)
 8001c7c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c7e:	4a0e      	ldr	r2, [pc, #56]	; (8001cb8 <HAL_MspInit+0x44>)
 8001c80:	f043 0301 	orr.w	r3, r3, #1
 8001c84:	6613      	str	r3, [r2, #96]	; 0x60
 8001c86:	4b0c      	ldr	r3, [pc, #48]	; (8001cb8 <HAL_MspInit+0x44>)
 8001c88:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c8a:	f003 0301 	and.w	r3, r3, #1
 8001c8e:	607b      	str	r3, [r7, #4]
 8001c90:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c92:	4b09      	ldr	r3, [pc, #36]	; (8001cb8 <HAL_MspInit+0x44>)
 8001c94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c96:	4a08      	ldr	r2, [pc, #32]	; (8001cb8 <HAL_MspInit+0x44>)
 8001c98:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c9c:	6593      	str	r3, [r2, #88]	; 0x58
 8001c9e:	4b06      	ldr	r3, [pc, #24]	; (8001cb8 <HAL_MspInit+0x44>)
 8001ca0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ca2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ca6:	603b      	str	r3, [r7, #0]
 8001ca8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001caa:	bf00      	nop
 8001cac:	370c      	adds	r7, #12
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb4:	4770      	bx	lr
 8001cb6:	bf00      	nop
 8001cb8:	40021000 	.word	0x40021000

08001cbc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b08a      	sub	sp, #40	; 0x28
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cc4:	f107 0314 	add.w	r3, r7, #20
 8001cc8:	2200      	movs	r2, #0
 8001cca:	601a      	str	r2, [r3, #0]
 8001ccc:	605a      	str	r2, [r3, #4]
 8001cce:	609a      	str	r2, [r3, #8]
 8001cd0:	60da      	str	r2, [r3, #12]
 8001cd2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	4a20      	ldr	r2, [pc, #128]	; (8001d5c <HAL_UART_MspInit+0xa0>)
 8001cda:	4293      	cmp	r3, r2
 8001cdc:	d13a      	bne.n	8001d54 <HAL_UART_MspInit+0x98>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001cde:	4b20      	ldr	r3, [pc, #128]	; (8001d60 <HAL_UART_MspInit+0xa4>)
 8001ce0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ce2:	4a1f      	ldr	r2, [pc, #124]	; (8001d60 <HAL_UART_MspInit+0xa4>)
 8001ce4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ce8:	6593      	str	r3, [r2, #88]	; 0x58
 8001cea:	4b1d      	ldr	r3, [pc, #116]	; (8001d60 <HAL_UART_MspInit+0xa4>)
 8001cec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cf2:	613b      	str	r3, [r7, #16]
 8001cf4:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cf6:	4b1a      	ldr	r3, [pc, #104]	; (8001d60 <HAL_UART_MspInit+0xa4>)
 8001cf8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cfa:	4a19      	ldr	r2, [pc, #100]	; (8001d60 <HAL_UART_MspInit+0xa4>)
 8001cfc:	f043 0301 	orr.w	r3, r3, #1
 8001d00:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d02:	4b17      	ldr	r3, [pc, #92]	; (8001d60 <HAL_UART_MspInit+0xa4>)
 8001d04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d06:	f003 0301 	and.w	r3, r3, #1
 8001d0a:	60fb      	str	r3, [r7, #12]
 8001d0c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA15 (JTDI)     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001d0e:	2304      	movs	r3, #4
 8001d10:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d12:	2302      	movs	r3, #2
 8001d14:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d16:	2300      	movs	r3, #0
 8001d18:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d1a:	2303      	movs	r3, #3
 8001d1c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001d1e:	2307      	movs	r3, #7
 8001d20:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d22:	f107 0314 	add.w	r3, r7, #20
 8001d26:	4619      	mov	r1, r3
 8001d28:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d2c:	f000 fac0 	bl	80022b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8001d30:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001d34:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d36:	2302      	movs	r3, #2
 8001d38:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d3e:	2303      	movs	r3, #3
 8001d40:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 8001d42:	2303      	movs	r3, #3
 8001d44:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8001d46:	f107 0314 	add.w	r3, r7, #20
 8001d4a:	4619      	mov	r1, r3
 8001d4c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d50:	f000 faae 	bl	80022b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001d54:	bf00      	nop
 8001d56:	3728      	adds	r7, #40	; 0x28
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bd80      	pop	{r7, pc}
 8001d5c:	40004400 	.word	0x40004400
 8001d60:	40021000 	.word	0x40021000

08001d64 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d64:	b480      	push	{r7}
 8001d66:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001d68:	bf00      	nop
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d70:	4770      	bx	lr

08001d72 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d72:	b480      	push	{r7}
 8001d74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d76:	e7fe      	b.n	8001d76 <HardFault_Handler+0x4>

08001d78 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d78:	b480      	push	{r7}
 8001d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d7c:	e7fe      	b.n	8001d7c <MemManage_Handler+0x4>

08001d7e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d7e:	b480      	push	{r7}
 8001d80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d82:	e7fe      	b.n	8001d82 <BusFault_Handler+0x4>

08001d84 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d84:	b480      	push	{r7}
 8001d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d88:	e7fe      	b.n	8001d88 <UsageFault_Handler+0x4>

08001d8a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d8a:	b480      	push	{r7}
 8001d8c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d8e:	bf00      	nop
 8001d90:	46bd      	mov	sp, r7
 8001d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d96:	4770      	bx	lr

08001d98 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d9c:	bf00      	nop
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da4:	4770      	bx	lr

08001da6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001da6:	b480      	push	{r7}
 8001da8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001daa:	bf00      	nop
 8001dac:	46bd      	mov	sp, r7
 8001dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db2:	4770      	bx	lr

08001db4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001db8:	f000 f954 	bl	8002064 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001dbc:	bf00      	nop
 8001dbe:	bd80      	pop	{r7, pc}

08001dc0 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

int _read (int file, char *ptr, int len)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b084      	sub	sp, #16
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	60f8      	str	r0, [r7, #12]
 8001dc8:	60b9      	str	r1, [r7, #8]
 8001dca:	607a      	str	r2, [r7, #4]
//	}

	// Conestoga College implemented change to cause VCP to be used for stdin
	extern UART_HandleTypeDef huart2;

	len = 1;						// over ride the read and only get 1 char
 8001dcc:	2301      	movs	r3, #1
 8001dce:	607b      	str	r3, [r7, #4]
	if( HAL_UART_Receive(&huart2, (uint8_t *)ptr, len, HAL_MAX_DELAY) != HAL_OK )
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	b29a      	uxth	r2, r3
 8001dd4:	f04f 33ff 	mov.w	r3, #4294967295
 8001dd8:	68b9      	ldr	r1, [r7, #8]
 8001dda:	4807      	ldr	r0, [pc, #28]	; (8001df8 <_read+0x38>)
 8001ddc:	f001 fe6d 	bl	8003aba <HAL_UART_Receive>
 8001de0:	4603      	mov	r3, r0
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d002      	beq.n	8001dec <_read+0x2c>
		len = EOF;					// signal an issue with stream
 8001de6:	f04f 33ff 	mov.w	r3, #4294967295
 8001dea:	607b      	str	r3, [r7, #4]

	return len;
 8001dec:	687b      	ldr	r3, [r7, #4]
}
 8001dee:	4618      	mov	r0, r3
 8001df0:	3710      	adds	r7, #16
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bd80      	pop	{r7, pc}
 8001df6:	bf00      	nop
 8001df8:	20000204 	.word	0x20000204

08001dfc <_write>:

int _write(int file, char *ptr, int len)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b086      	sub	sp, #24
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	60f8      	str	r0, [r7, #12]
 8001e04:	60b9      	str	r1, [r7, #8]
 8001e06:	607a      	str	r2, [r7, #4]

	// Conestoga College implemented change to cause VCP to be used for stdin

	extern UART_HandleTypeDef huart2;

	HAL_StatusTypeDef result = HAL_OK;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	75fb      	strb	r3, [r7, #23]

	result = HAL_UART_Transmit(&huart2, (uint8_t *)ptr, len, HAL_MAX_DELAY);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	b29a      	uxth	r2, r3
 8001e10:	f04f 33ff 	mov.w	r3, #4294967295
 8001e14:	68b9      	ldr	r1, [r7, #8]
 8001e16:	4809      	ldr	r0, [pc, #36]	; (8001e3c <_write+0x40>)
 8001e18:	f001 fdbc 	bl	8003994 <HAL_UART_Transmit>
 8001e1c:	4603      	mov	r3, r0
 8001e1e:	75fb      	strb	r3, [r7, #23]
	if(result == HAL_ERROR || result == HAL_BUSY)
 8001e20:	7dfb      	ldrb	r3, [r7, #23]
 8001e22:	2b01      	cmp	r3, #1
 8001e24:	d002      	beq.n	8001e2c <_write+0x30>
 8001e26:	7dfb      	ldrb	r3, [r7, #23]
 8001e28:	2b02      	cmp	r3, #2
 8001e2a:	d101      	bne.n	8001e30 <_write+0x34>
	{
		Error_Handler();
 8001e2c:	f7ff ff1a 	bl	8001c64 <Error_Handler>
	}

	return len;
 8001e30:	687b      	ldr	r3, [r7, #4]
}
 8001e32:	4618      	mov	r0, r3
 8001e34:	3718      	adds	r7, #24
 8001e36:	46bd      	mov	sp, r7
 8001e38:	bd80      	pop	{r7, pc}
 8001e3a:	bf00      	nop
 8001e3c:	20000204 	.word	0x20000204

08001e40 <_close>:



int _close(int file)
{
 8001e40:	b480      	push	{r7}
 8001e42:	b083      	sub	sp, #12
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
	return -1;
 8001e48:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	370c      	adds	r7, #12
 8001e50:	46bd      	mov	sp, r7
 8001e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e56:	4770      	bx	lr

08001e58 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	b083      	sub	sp, #12
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
 8001e60:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001e68:	605a      	str	r2, [r3, #4]
	return 0;
 8001e6a:	2300      	movs	r3, #0
}
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	370c      	adds	r7, #12
 8001e70:	46bd      	mov	sp, r7
 8001e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e76:	4770      	bx	lr

08001e78 <_isatty>:

int _isatty(int file)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	b083      	sub	sp, #12
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
	return 1;
 8001e80:	2301      	movs	r3, #1
}
 8001e82:	4618      	mov	r0, r3
 8001e84:	370c      	adds	r7, #12
 8001e86:	46bd      	mov	sp, r7
 8001e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8c:	4770      	bx	lr

08001e8e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e8e:	b480      	push	{r7}
 8001e90:	b085      	sub	sp, #20
 8001e92:	af00      	add	r7, sp, #0
 8001e94:	60f8      	str	r0, [r7, #12]
 8001e96:	60b9      	str	r1, [r7, #8]
 8001e98:	607a      	str	r2, [r7, #4]
	return 0;
 8001e9a:	2300      	movs	r3, #0
}
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	3714      	adds	r7, #20
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea6:	4770      	bx	lr

08001ea8 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b084      	sub	sp, #16
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001eb0:	4b11      	ldr	r3, [pc, #68]	; (8001ef8 <_sbrk+0x50>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d102      	bne.n	8001ebe <_sbrk+0x16>
		heap_end = &end;
 8001eb8:	4b0f      	ldr	r3, [pc, #60]	; (8001ef8 <_sbrk+0x50>)
 8001eba:	4a10      	ldr	r2, [pc, #64]	; (8001efc <_sbrk+0x54>)
 8001ebc:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001ebe:	4b0e      	ldr	r3, [pc, #56]	; (8001ef8 <_sbrk+0x50>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001ec4:	4b0c      	ldr	r3, [pc, #48]	; (8001ef8 <_sbrk+0x50>)
 8001ec6:	681a      	ldr	r2, [r3, #0]
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	4413      	add	r3, r2
 8001ecc:	466a      	mov	r2, sp
 8001ece:	4293      	cmp	r3, r2
 8001ed0:	d907      	bls.n	8001ee2 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8001ed2:	f002 fb07 	bl	80044e4 <__errno>
 8001ed6:	4602      	mov	r2, r0
 8001ed8:	230c      	movs	r3, #12
 8001eda:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8001edc:	f04f 33ff 	mov.w	r3, #4294967295
 8001ee0:	e006      	b.n	8001ef0 <_sbrk+0x48>
	}

	heap_end += incr;
 8001ee2:	4b05      	ldr	r3, [pc, #20]	; (8001ef8 <_sbrk+0x50>)
 8001ee4:	681a      	ldr	r2, [r3, #0]
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	4413      	add	r3, r2
 8001eea:	4a03      	ldr	r2, [pc, #12]	; (8001ef8 <_sbrk+0x50>)
 8001eec:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001eee:	68fb      	ldr	r3, [r7, #12]
}
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	3710      	adds	r7, #16
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	bd80      	pop	{r7, pc}
 8001ef8:	200001f8 	.word	0x200001f8
 8001efc:	20000290 	.word	0x20000290

08001f00 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001f00:	b480      	push	{r7}
 8001f02:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001f04:	4b17      	ldr	r3, [pc, #92]	; (8001f64 <SystemInit+0x64>)
 8001f06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f0a:	4a16      	ldr	r2, [pc, #88]	; (8001f64 <SystemInit+0x64>)
 8001f0c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001f10:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001f14:	4b14      	ldr	r3, [pc, #80]	; (8001f68 <SystemInit+0x68>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	4a13      	ldr	r2, [pc, #76]	; (8001f68 <SystemInit+0x68>)
 8001f1a:	f043 0301 	orr.w	r3, r3, #1
 8001f1e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8001f20:	4b11      	ldr	r3, [pc, #68]	; (8001f68 <SystemInit+0x68>)
 8001f22:	2200      	movs	r2, #0
 8001f24:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8001f26:	4b10      	ldr	r3, [pc, #64]	; (8001f68 <SystemInit+0x68>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	4a0f      	ldr	r2, [pc, #60]	; (8001f68 <SystemInit+0x68>)
 8001f2c:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8001f30:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8001f34:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8001f36:	4b0c      	ldr	r3, [pc, #48]	; (8001f68 <SystemInit+0x68>)
 8001f38:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001f3c:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001f3e:	4b0a      	ldr	r3, [pc, #40]	; (8001f68 <SystemInit+0x68>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	4a09      	ldr	r2, [pc, #36]	; (8001f68 <SystemInit+0x68>)
 8001f44:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f48:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8001f4a:	4b07      	ldr	r3, [pc, #28]	; (8001f68 <SystemInit+0x68>)
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001f50:	4b04      	ldr	r3, [pc, #16]	; (8001f64 <SystemInit+0x64>)
 8001f52:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001f56:	609a      	str	r2, [r3, #8]
#endif
}
 8001f58:	bf00      	nop
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f60:	4770      	bx	lr
 8001f62:	bf00      	nop
 8001f64:	e000ed00 	.word	0xe000ed00
 8001f68:	40021000 	.word	0x40021000

08001f6c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001f6c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001fa4 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001f70:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001f72:	e003      	b.n	8001f7c <LoopCopyDataInit>

08001f74 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001f74:	4b0c      	ldr	r3, [pc, #48]	; (8001fa8 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001f76:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001f78:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001f7a:	3104      	adds	r1, #4

08001f7c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001f7c:	480b      	ldr	r0, [pc, #44]	; (8001fac <LoopForever+0xa>)
	ldr	r3, =_edata
 8001f7e:	4b0c      	ldr	r3, [pc, #48]	; (8001fb0 <LoopForever+0xe>)
	adds	r2, r0, r1
 8001f80:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001f82:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001f84:	d3f6      	bcc.n	8001f74 <CopyDataInit>
	ldr	r2, =_sbss
 8001f86:	4a0b      	ldr	r2, [pc, #44]	; (8001fb4 <LoopForever+0x12>)
	b	LoopFillZerobss
 8001f88:	e002      	b.n	8001f90 <LoopFillZerobss>

08001f8a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001f8a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001f8c:	f842 3b04 	str.w	r3, [r2], #4

08001f90 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001f90:	4b09      	ldr	r3, [pc, #36]	; (8001fb8 <LoopForever+0x16>)
	cmp	r2, r3
 8001f92:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001f94:	d3f9      	bcc.n	8001f8a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001f96:	f7ff ffb3 	bl	8001f00 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001f9a:	f002 faa9 	bl	80044f0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001f9e:	f7ff fb99 	bl	80016d4 <main>

08001fa2 <LoopForever>:

LoopForever:
    b LoopForever
 8001fa2:	e7fe      	b.n	8001fa2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001fa4:	20010000 	.word	0x20010000
	ldr	r3, =_sidata
 8001fa8:	0800964c 	.word	0x0800964c
	ldr	r0, =_sdata
 8001fac:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001fb0:	200001dc 	.word	0x200001dc
	ldr	r2, =_sbss
 8001fb4:	200001dc 	.word	0x200001dc
	ldr	r3, = _ebss
 8001fb8:	2000028c 	.word	0x2000028c

08001fbc <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001fbc:	e7fe      	b.n	8001fbc <ADC1_IRQHandler>

08001fbe <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fbe:	b580      	push	{r7, lr}
 8001fc0:	b082      	sub	sp, #8
 8001fc2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001fc8:	2003      	movs	r0, #3
 8001fca:	f000 f93d 	bl	8002248 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001fce:	2000      	movs	r0, #0
 8001fd0:	f000 f80e 	bl	8001ff0 <HAL_InitTick>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d002      	beq.n	8001fe0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001fda:	2301      	movs	r3, #1
 8001fdc:	71fb      	strb	r3, [r7, #7]
 8001fde:	e001      	b.n	8001fe4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001fe0:	f7ff fe48 	bl	8001c74 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001fe4:	79fb      	ldrb	r3, [r7, #7]
}
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	3708      	adds	r7, #8
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bd80      	pop	{r7, pc}
	...

08001ff0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b084      	sub	sp, #16
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001ffc:	4b16      	ldr	r3, [pc, #88]	; (8002058 <HAL_InitTick+0x68>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	2b00      	cmp	r3, #0
 8002002:	d022      	beq.n	800204a <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002004:	4b15      	ldr	r3, [pc, #84]	; (800205c <HAL_InitTick+0x6c>)
 8002006:	681a      	ldr	r2, [r3, #0]
 8002008:	4b13      	ldr	r3, [pc, #76]	; (8002058 <HAL_InitTick+0x68>)
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002010:	fbb1 f3f3 	udiv	r3, r1, r3
 8002014:	fbb2 f3f3 	udiv	r3, r2, r3
 8002018:	4618      	mov	r0, r3
 800201a:	f000 f93c 	bl	8002296 <HAL_SYSTICK_Config>
 800201e:	4603      	mov	r3, r0
 8002020:	2b00      	cmp	r3, #0
 8002022:	d10f      	bne.n	8002044 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	2b0f      	cmp	r3, #15
 8002028:	d809      	bhi.n	800203e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800202a:	2200      	movs	r2, #0
 800202c:	6879      	ldr	r1, [r7, #4]
 800202e:	f04f 30ff 	mov.w	r0, #4294967295
 8002032:	f000 f914 	bl	800225e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002036:	4a0a      	ldr	r2, [pc, #40]	; (8002060 <HAL_InitTick+0x70>)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	6013      	str	r3, [r2, #0]
 800203c:	e007      	b.n	800204e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800203e:	2301      	movs	r3, #1
 8002040:	73fb      	strb	r3, [r7, #15]
 8002042:	e004      	b.n	800204e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002044:	2301      	movs	r3, #1
 8002046:	73fb      	strb	r3, [r7, #15]
 8002048:	e001      	b.n	800204e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800204a:	2301      	movs	r3, #1
 800204c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800204e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002050:	4618      	mov	r0, r3
 8002052:	3710      	adds	r7, #16
 8002054:	46bd      	mov	sp, r7
 8002056:	bd80      	pop	{r7, pc}
 8002058:	20000008 	.word	0x20000008
 800205c:	20000000 	.word	0x20000000
 8002060:	20000004 	.word	0x20000004

08002064 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002064:	b480      	push	{r7}
 8002066:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002068:	4b05      	ldr	r3, [pc, #20]	; (8002080 <HAL_IncTick+0x1c>)
 800206a:	681a      	ldr	r2, [r3, #0]
 800206c:	4b05      	ldr	r3, [pc, #20]	; (8002084 <HAL_IncTick+0x20>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	4413      	add	r3, r2
 8002072:	4a03      	ldr	r2, [pc, #12]	; (8002080 <HAL_IncTick+0x1c>)
 8002074:	6013      	str	r3, [r2, #0]
}
 8002076:	bf00      	nop
 8002078:	46bd      	mov	sp, r7
 800207a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207e:	4770      	bx	lr
 8002080:	20000284 	.word	0x20000284
 8002084:	20000008 	.word	0x20000008

08002088 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002088:	b480      	push	{r7}
 800208a:	af00      	add	r7, sp, #0
  return uwTick;
 800208c:	4b03      	ldr	r3, [pc, #12]	; (800209c <HAL_GetTick+0x14>)
 800208e:	681b      	ldr	r3, [r3, #0]
}
 8002090:	4618      	mov	r0, r3
 8002092:	46bd      	mov	sp, r7
 8002094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002098:	4770      	bx	lr
 800209a:	bf00      	nop
 800209c:	20000284 	.word	0x20000284

080020a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b084      	sub	sp, #16
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80020a8:	f7ff ffee 	bl	8002088 <HAL_GetTick>
 80020ac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020b8:	d004      	beq.n	80020c4 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80020ba:	4b09      	ldr	r3, [pc, #36]	; (80020e0 <HAL_Delay+0x40>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	68fa      	ldr	r2, [r7, #12]
 80020c0:	4413      	add	r3, r2
 80020c2:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80020c4:	bf00      	nop
 80020c6:	f7ff ffdf 	bl	8002088 <HAL_GetTick>
 80020ca:	4602      	mov	r2, r0
 80020cc:	68bb      	ldr	r3, [r7, #8]
 80020ce:	1ad3      	subs	r3, r2, r3
 80020d0:	68fa      	ldr	r2, [r7, #12]
 80020d2:	429a      	cmp	r2, r3
 80020d4:	d8f7      	bhi.n	80020c6 <HAL_Delay+0x26>
  {
  }
}
 80020d6:	bf00      	nop
 80020d8:	3710      	adds	r7, #16
 80020da:	46bd      	mov	sp, r7
 80020dc:	bd80      	pop	{r7, pc}
 80020de:	bf00      	nop
 80020e0:	20000008 	.word	0x20000008

080020e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020e4:	b480      	push	{r7}
 80020e6:	b085      	sub	sp, #20
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	f003 0307 	and.w	r3, r3, #7
 80020f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80020f4:	4b0c      	ldr	r3, [pc, #48]	; (8002128 <__NVIC_SetPriorityGrouping+0x44>)
 80020f6:	68db      	ldr	r3, [r3, #12]
 80020f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80020fa:	68ba      	ldr	r2, [r7, #8]
 80020fc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002100:	4013      	ands	r3, r2
 8002102:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002108:	68bb      	ldr	r3, [r7, #8]
 800210a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800210c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002110:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002114:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002116:	4a04      	ldr	r2, [pc, #16]	; (8002128 <__NVIC_SetPriorityGrouping+0x44>)
 8002118:	68bb      	ldr	r3, [r7, #8]
 800211a:	60d3      	str	r3, [r2, #12]
}
 800211c:	bf00      	nop
 800211e:	3714      	adds	r7, #20
 8002120:	46bd      	mov	sp, r7
 8002122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002126:	4770      	bx	lr
 8002128:	e000ed00 	.word	0xe000ed00

0800212c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800212c:	b480      	push	{r7}
 800212e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002130:	4b04      	ldr	r3, [pc, #16]	; (8002144 <__NVIC_GetPriorityGrouping+0x18>)
 8002132:	68db      	ldr	r3, [r3, #12]
 8002134:	0a1b      	lsrs	r3, r3, #8
 8002136:	f003 0307 	and.w	r3, r3, #7
}
 800213a:	4618      	mov	r0, r3
 800213c:	46bd      	mov	sp, r7
 800213e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002142:	4770      	bx	lr
 8002144:	e000ed00 	.word	0xe000ed00

08002148 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002148:	b480      	push	{r7}
 800214a:	b083      	sub	sp, #12
 800214c:	af00      	add	r7, sp, #0
 800214e:	4603      	mov	r3, r0
 8002150:	6039      	str	r1, [r7, #0]
 8002152:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002154:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002158:	2b00      	cmp	r3, #0
 800215a:	db0a      	blt.n	8002172 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	b2da      	uxtb	r2, r3
 8002160:	490c      	ldr	r1, [pc, #48]	; (8002194 <__NVIC_SetPriority+0x4c>)
 8002162:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002166:	0112      	lsls	r2, r2, #4
 8002168:	b2d2      	uxtb	r2, r2
 800216a:	440b      	add	r3, r1
 800216c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002170:	e00a      	b.n	8002188 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002172:	683b      	ldr	r3, [r7, #0]
 8002174:	b2da      	uxtb	r2, r3
 8002176:	4908      	ldr	r1, [pc, #32]	; (8002198 <__NVIC_SetPriority+0x50>)
 8002178:	79fb      	ldrb	r3, [r7, #7]
 800217a:	f003 030f 	and.w	r3, r3, #15
 800217e:	3b04      	subs	r3, #4
 8002180:	0112      	lsls	r2, r2, #4
 8002182:	b2d2      	uxtb	r2, r2
 8002184:	440b      	add	r3, r1
 8002186:	761a      	strb	r2, [r3, #24]
}
 8002188:	bf00      	nop
 800218a:	370c      	adds	r7, #12
 800218c:	46bd      	mov	sp, r7
 800218e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002192:	4770      	bx	lr
 8002194:	e000e100 	.word	0xe000e100
 8002198:	e000ed00 	.word	0xe000ed00

0800219c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800219c:	b480      	push	{r7}
 800219e:	b089      	sub	sp, #36	; 0x24
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	60f8      	str	r0, [r7, #12]
 80021a4:	60b9      	str	r1, [r7, #8]
 80021a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	f003 0307 	and.w	r3, r3, #7
 80021ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80021b0:	69fb      	ldr	r3, [r7, #28]
 80021b2:	f1c3 0307 	rsb	r3, r3, #7
 80021b6:	2b04      	cmp	r3, #4
 80021b8:	bf28      	it	cs
 80021ba:	2304      	movcs	r3, #4
 80021bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021be:	69fb      	ldr	r3, [r7, #28]
 80021c0:	3304      	adds	r3, #4
 80021c2:	2b06      	cmp	r3, #6
 80021c4:	d902      	bls.n	80021cc <NVIC_EncodePriority+0x30>
 80021c6:	69fb      	ldr	r3, [r7, #28]
 80021c8:	3b03      	subs	r3, #3
 80021ca:	e000      	b.n	80021ce <NVIC_EncodePriority+0x32>
 80021cc:	2300      	movs	r3, #0
 80021ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021d0:	f04f 32ff 	mov.w	r2, #4294967295
 80021d4:	69bb      	ldr	r3, [r7, #24]
 80021d6:	fa02 f303 	lsl.w	r3, r2, r3
 80021da:	43da      	mvns	r2, r3
 80021dc:	68bb      	ldr	r3, [r7, #8]
 80021de:	401a      	ands	r2, r3
 80021e0:	697b      	ldr	r3, [r7, #20]
 80021e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021e4:	f04f 31ff 	mov.w	r1, #4294967295
 80021e8:	697b      	ldr	r3, [r7, #20]
 80021ea:	fa01 f303 	lsl.w	r3, r1, r3
 80021ee:	43d9      	mvns	r1, r3
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021f4:	4313      	orrs	r3, r2
         );
}
 80021f6:	4618      	mov	r0, r3
 80021f8:	3724      	adds	r7, #36	; 0x24
 80021fa:	46bd      	mov	sp, r7
 80021fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002200:	4770      	bx	lr
	...

08002204 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b082      	sub	sp, #8
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	3b01      	subs	r3, #1
 8002210:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002214:	d301      	bcc.n	800221a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002216:	2301      	movs	r3, #1
 8002218:	e00f      	b.n	800223a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800221a:	4a0a      	ldr	r2, [pc, #40]	; (8002244 <SysTick_Config+0x40>)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	3b01      	subs	r3, #1
 8002220:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002222:	210f      	movs	r1, #15
 8002224:	f04f 30ff 	mov.w	r0, #4294967295
 8002228:	f7ff ff8e 	bl	8002148 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800222c:	4b05      	ldr	r3, [pc, #20]	; (8002244 <SysTick_Config+0x40>)
 800222e:	2200      	movs	r2, #0
 8002230:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002232:	4b04      	ldr	r3, [pc, #16]	; (8002244 <SysTick_Config+0x40>)
 8002234:	2207      	movs	r2, #7
 8002236:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002238:	2300      	movs	r3, #0
}
 800223a:	4618      	mov	r0, r3
 800223c:	3708      	adds	r7, #8
 800223e:	46bd      	mov	sp, r7
 8002240:	bd80      	pop	{r7, pc}
 8002242:	bf00      	nop
 8002244:	e000e010 	.word	0xe000e010

08002248 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b082      	sub	sp, #8
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002250:	6878      	ldr	r0, [r7, #4]
 8002252:	f7ff ff47 	bl	80020e4 <__NVIC_SetPriorityGrouping>
}
 8002256:	bf00      	nop
 8002258:	3708      	adds	r7, #8
 800225a:	46bd      	mov	sp, r7
 800225c:	bd80      	pop	{r7, pc}

0800225e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800225e:	b580      	push	{r7, lr}
 8002260:	b086      	sub	sp, #24
 8002262:	af00      	add	r7, sp, #0
 8002264:	4603      	mov	r3, r0
 8002266:	60b9      	str	r1, [r7, #8]
 8002268:	607a      	str	r2, [r7, #4]
 800226a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800226c:	2300      	movs	r3, #0
 800226e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002270:	f7ff ff5c 	bl	800212c <__NVIC_GetPriorityGrouping>
 8002274:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002276:	687a      	ldr	r2, [r7, #4]
 8002278:	68b9      	ldr	r1, [r7, #8]
 800227a:	6978      	ldr	r0, [r7, #20]
 800227c:	f7ff ff8e 	bl	800219c <NVIC_EncodePriority>
 8002280:	4602      	mov	r2, r0
 8002282:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002286:	4611      	mov	r1, r2
 8002288:	4618      	mov	r0, r3
 800228a:	f7ff ff5d 	bl	8002148 <__NVIC_SetPriority>
}
 800228e:	bf00      	nop
 8002290:	3718      	adds	r7, #24
 8002292:	46bd      	mov	sp, r7
 8002294:	bd80      	pop	{r7, pc}

08002296 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002296:	b580      	push	{r7, lr}
 8002298:	b082      	sub	sp, #8
 800229a:	af00      	add	r7, sp, #0
 800229c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800229e:	6878      	ldr	r0, [r7, #4]
 80022a0:	f7ff ffb0 	bl	8002204 <SysTick_Config>
 80022a4:	4603      	mov	r3, r0
}
 80022a6:	4618      	mov	r0, r3
 80022a8:	3708      	adds	r7, #8
 80022aa:	46bd      	mov	sp, r7
 80022ac:	bd80      	pop	{r7, pc}
	...

080022b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80022b0:	b480      	push	{r7}
 80022b2:	b087      	sub	sp, #28
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
 80022b8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80022ba:	2300      	movs	r3, #0
 80022bc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80022be:	e148      	b.n	8002552 <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80022c0:	683b      	ldr	r3, [r7, #0]
 80022c2:	681a      	ldr	r2, [r3, #0]
 80022c4:	2101      	movs	r1, #1
 80022c6:	697b      	ldr	r3, [r7, #20]
 80022c8:	fa01 f303 	lsl.w	r3, r1, r3
 80022cc:	4013      	ands	r3, r2
 80022ce:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	f000 813a 	beq.w	800254c <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80022d8:	683b      	ldr	r3, [r7, #0]
 80022da:	685b      	ldr	r3, [r3, #4]
 80022dc:	2b01      	cmp	r3, #1
 80022de:	d00b      	beq.n	80022f8 <HAL_GPIO_Init+0x48>
 80022e0:	683b      	ldr	r3, [r7, #0]
 80022e2:	685b      	ldr	r3, [r3, #4]
 80022e4:	2b02      	cmp	r3, #2
 80022e6:	d007      	beq.n	80022f8 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80022ec:	2b11      	cmp	r3, #17
 80022ee:	d003      	beq.n	80022f8 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80022f0:	683b      	ldr	r3, [r7, #0]
 80022f2:	685b      	ldr	r3, [r3, #4]
 80022f4:	2b12      	cmp	r3, #18
 80022f6:	d130      	bne.n	800235a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	689b      	ldr	r3, [r3, #8]
 80022fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80022fe:	697b      	ldr	r3, [r7, #20]
 8002300:	005b      	lsls	r3, r3, #1
 8002302:	2203      	movs	r2, #3
 8002304:	fa02 f303 	lsl.w	r3, r2, r3
 8002308:	43db      	mvns	r3, r3
 800230a:	693a      	ldr	r2, [r7, #16]
 800230c:	4013      	ands	r3, r2
 800230e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002310:	683b      	ldr	r3, [r7, #0]
 8002312:	68da      	ldr	r2, [r3, #12]
 8002314:	697b      	ldr	r3, [r7, #20]
 8002316:	005b      	lsls	r3, r3, #1
 8002318:	fa02 f303 	lsl.w	r3, r2, r3
 800231c:	693a      	ldr	r2, [r7, #16]
 800231e:	4313      	orrs	r3, r2
 8002320:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	693a      	ldr	r2, [r7, #16]
 8002326:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	685b      	ldr	r3, [r3, #4]
 800232c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800232e:	2201      	movs	r2, #1
 8002330:	697b      	ldr	r3, [r7, #20]
 8002332:	fa02 f303 	lsl.w	r3, r2, r3
 8002336:	43db      	mvns	r3, r3
 8002338:	693a      	ldr	r2, [r7, #16]
 800233a:	4013      	ands	r3, r2
 800233c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	685b      	ldr	r3, [r3, #4]
 8002342:	091b      	lsrs	r3, r3, #4
 8002344:	f003 0201 	and.w	r2, r3, #1
 8002348:	697b      	ldr	r3, [r7, #20]
 800234a:	fa02 f303 	lsl.w	r3, r2, r3
 800234e:	693a      	ldr	r2, [r7, #16]
 8002350:	4313      	orrs	r3, r2
 8002352:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	693a      	ldr	r2, [r7, #16]
 8002358:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	68db      	ldr	r3, [r3, #12]
 800235e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002360:	697b      	ldr	r3, [r7, #20]
 8002362:	005b      	lsls	r3, r3, #1
 8002364:	2203      	movs	r2, #3
 8002366:	fa02 f303 	lsl.w	r3, r2, r3
 800236a:	43db      	mvns	r3, r3
 800236c:	693a      	ldr	r2, [r7, #16]
 800236e:	4013      	ands	r3, r2
 8002370:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002372:	683b      	ldr	r3, [r7, #0]
 8002374:	689a      	ldr	r2, [r3, #8]
 8002376:	697b      	ldr	r3, [r7, #20]
 8002378:	005b      	lsls	r3, r3, #1
 800237a:	fa02 f303 	lsl.w	r3, r2, r3
 800237e:	693a      	ldr	r2, [r7, #16]
 8002380:	4313      	orrs	r3, r2
 8002382:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	693a      	ldr	r2, [r7, #16]
 8002388:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800238a:	683b      	ldr	r3, [r7, #0]
 800238c:	685b      	ldr	r3, [r3, #4]
 800238e:	2b02      	cmp	r3, #2
 8002390:	d003      	beq.n	800239a <HAL_GPIO_Init+0xea>
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	685b      	ldr	r3, [r3, #4]
 8002396:	2b12      	cmp	r3, #18
 8002398:	d123      	bne.n	80023e2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800239a:	697b      	ldr	r3, [r7, #20]
 800239c:	08da      	lsrs	r2, r3, #3
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	3208      	adds	r2, #8
 80023a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80023a6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80023a8:	697b      	ldr	r3, [r7, #20]
 80023aa:	f003 0307 	and.w	r3, r3, #7
 80023ae:	009b      	lsls	r3, r3, #2
 80023b0:	220f      	movs	r2, #15
 80023b2:	fa02 f303 	lsl.w	r3, r2, r3
 80023b6:	43db      	mvns	r3, r3
 80023b8:	693a      	ldr	r2, [r7, #16]
 80023ba:	4013      	ands	r3, r2
 80023bc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	691a      	ldr	r2, [r3, #16]
 80023c2:	697b      	ldr	r3, [r7, #20]
 80023c4:	f003 0307 	and.w	r3, r3, #7
 80023c8:	009b      	lsls	r3, r3, #2
 80023ca:	fa02 f303 	lsl.w	r3, r2, r3
 80023ce:	693a      	ldr	r2, [r7, #16]
 80023d0:	4313      	orrs	r3, r2
 80023d2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80023d4:	697b      	ldr	r3, [r7, #20]
 80023d6:	08da      	lsrs	r2, r3, #3
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	3208      	adds	r2, #8
 80023dc:	6939      	ldr	r1, [r7, #16]
 80023de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80023e8:	697b      	ldr	r3, [r7, #20]
 80023ea:	005b      	lsls	r3, r3, #1
 80023ec:	2203      	movs	r2, #3
 80023ee:	fa02 f303 	lsl.w	r3, r2, r3
 80023f2:	43db      	mvns	r3, r3
 80023f4:	693a      	ldr	r2, [r7, #16]
 80023f6:	4013      	ands	r3, r2
 80023f8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80023fa:	683b      	ldr	r3, [r7, #0]
 80023fc:	685b      	ldr	r3, [r3, #4]
 80023fe:	f003 0203 	and.w	r2, r3, #3
 8002402:	697b      	ldr	r3, [r7, #20]
 8002404:	005b      	lsls	r3, r3, #1
 8002406:	fa02 f303 	lsl.w	r3, r2, r3
 800240a:	693a      	ldr	r2, [r7, #16]
 800240c:	4313      	orrs	r3, r2
 800240e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	693a      	ldr	r2, [r7, #16]
 8002414:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002416:	683b      	ldr	r3, [r7, #0]
 8002418:	685b      	ldr	r3, [r3, #4]
 800241a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800241e:	2b00      	cmp	r3, #0
 8002420:	f000 8094 	beq.w	800254c <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002424:	4b52      	ldr	r3, [pc, #328]	; (8002570 <HAL_GPIO_Init+0x2c0>)
 8002426:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002428:	4a51      	ldr	r2, [pc, #324]	; (8002570 <HAL_GPIO_Init+0x2c0>)
 800242a:	f043 0301 	orr.w	r3, r3, #1
 800242e:	6613      	str	r3, [r2, #96]	; 0x60
 8002430:	4b4f      	ldr	r3, [pc, #316]	; (8002570 <HAL_GPIO_Init+0x2c0>)
 8002432:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002434:	f003 0301 	and.w	r3, r3, #1
 8002438:	60bb      	str	r3, [r7, #8]
 800243a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800243c:	4a4d      	ldr	r2, [pc, #308]	; (8002574 <HAL_GPIO_Init+0x2c4>)
 800243e:	697b      	ldr	r3, [r7, #20]
 8002440:	089b      	lsrs	r3, r3, #2
 8002442:	3302      	adds	r3, #2
 8002444:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002448:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800244a:	697b      	ldr	r3, [r7, #20]
 800244c:	f003 0303 	and.w	r3, r3, #3
 8002450:	009b      	lsls	r3, r3, #2
 8002452:	220f      	movs	r2, #15
 8002454:	fa02 f303 	lsl.w	r3, r2, r3
 8002458:	43db      	mvns	r3, r3
 800245a:	693a      	ldr	r2, [r7, #16]
 800245c:	4013      	ands	r3, r2
 800245e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002466:	d00d      	beq.n	8002484 <HAL_GPIO_Init+0x1d4>
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	4a43      	ldr	r2, [pc, #268]	; (8002578 <HAL_GPIO_Init+0x2c8>)
 800246c:	4293      	cmp	r3, r2
 800246e:	d007      	beq.n	8002480 <HAL_GPIO_Init+0x1d0>
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	4a42      	ldr	r2, [pc, #264]	; (800257c <HAL_GPIO_Init+0x2cc>)
 8002474:	4293      	cmp	r3, r2
 8002476:	d101      	bne.n	800247c <HAL_GPIO_Init+0x1cc>
 8002478:	2302      	movs	r3, #2
 800247a:	e004      	b.n	8002486 <HAL_GPIO_Init+0x1d6>
 800247c:	2307      	movs	r3, #7
 800247e:	e002      	b.n	8002486 <HAL_GPIO_Init+0x1d6>
 8002480:	2301      	movs	r3, #1
 8002482:	e000      	b.n	8002486 <HAL_GPIO_Init+0x1d6>
 8002484:	2300      	movs	r3, #0
 8002486:	697a      	ldr	r2, [r7, #20]
 8002488:	f002 0203 	and.w	r2, r2, #3
 800248c:	0092      	lsls	r2, r2, #2
 800248e:	4093      	lsls	r3, r2
 8002490:	693a      	ldr	r2, [r7, #16]
 8002492:	4313      	orrs	r3, r2
 8002494:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002496:	4937      	ldr	r1, [pc, #220]	; (8002574 <HAL_GPIO_Init+0x2c4>)
 8002498:	697b      	ldr	r3, [r7, #20]
 800249a:	089b      	lsrs	r3, r3, #2
 800249c:	3302      	adds	r3, #2
 800249e:	693a      	ldr	r2, [r7, #16]
 80024a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80024a4:	4b36      	ldr	r3, [pc, #216]	; (8002580 <HAL_GPIO_Init+0x2d0>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	43db      	mvns	r3, r3
 80024ae:	693a      	ldr	r2, [r7, #16]
 80024b0:	4013      	ands	r3, r2
 80024b2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	685b      	ldr	r3, [r3, #4]
 80024b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d003      	beq.n	80024c8 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 80024c0:	693a      	ldr	r2, [r7, #16]
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	4313      	orrs	r3, r2
 80024c6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80024c8:	4a2d      	ldr	r2, [pc, #180]	; (8002580 <HAL_GPIO_Init+0x2d0>)
 80024ca:	693b      	ldr	r3, [r7, #16]
 80024cc:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 80024ce:	4b2c      	ldr	r3, [pc, #176]	; (8002580 <HAL_GPIO_Init+0x2d0>)
 80024d0:	685b      	ldr	r3, [r3, #4]
 80024d2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	43db      	mvns	r3, r3
 80024d8:	693a      	ldr	r2, [r7, #16]
 80024da:	4013      	ands	r3, r2
 80024dc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80024de:	683b      	ldr	r3, [r7, #0]
 80024e0:	685b      	ldr	r3, [r3, #4]
 80024e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d003      	beq.n	80024f2 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 80024ea:	693a      	ldr	r2, [r7, #16]
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	4313      	orrs	r3, r2
 80024f0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80024f2:	4a23      	ldr	r2, [pc, #140]	; (8002580 <HAL_GPIO_Init+0x2d0>)
 80024f4:	693b      	ldr	r3, [r7, #16]
 80024f6:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80024f8:	4b21      	ldr	r3, [pc, #132]	; (8002580 <HAL_GPIO_Init+0x2d0>)
 80024fa:	689b      	ldr	r3, [r3, #8]
 80024fc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	43db      	mvns	r3, r3
 8002502:	693a      	ldr	r2, [r7, #16]
 8002504:	4013      	ands	r3, r2
 8002506:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	685b      	ldr	r3, [r3, #4]
 800250c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002510:	2b00      	cmp	r3, #0
 8002512:	d003      	beq.n	800251c <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8002514:	693a      	ldr	r2, [r7, #16]
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	4313      	orrs	r3, r2
 800251a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800251c:	4a18      	ldr	r2, [pc, #96]	; (8002580 <HAL_GPIO_Init+0x2d0>)
 800251e:	693b      	ldr	r3, [r7, #16]
 8002520:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002522:	4b17      	ldr	r3, [pc, #92]	; (8002580 <HAL_GPIO_Init+0x2d0>)
 8002524:	68db      	ldr	r3, [r3, #12]
 8002526:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	43db      	mvns	r3, r3
 800252c:	693a      	ldr	r2, [r7, #16]
 800252e:	4013      	ands	r3, r2
 8002530:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002532:	683b      	ldr	r3, [r7, #0]
 8002534:	685b      	ldr	r3, [r3, #4]
 8002536:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800253a:	2b00      	cmp	r3, #0
 800253c:	d003      	beq.n	8002546 <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 800253e:	693a      	ldr	r2, [r7, #16]
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	4313      	orrs	r3, r2
 8002544:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002546:	4a0e      	ldr	r2, [pc, #56]	; (8002580 <HAL_GPIO_Init+0x2d0>)
 8002548:	693b      	ldr	r3, [r7, #16]
 800254a:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800254c:	697b      	ldr	r3, [r7, #20]
 800254e:	3301      	adds	r3, #1
 8002550:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	681a      	ldr	r2, [r3, #0]
 8002556:	697b      	ldr	r3, [r7, #20]
 8002558:	fa22 f303 	lsr.w	r3, r2, r3
 800255c:	2b00      	cmp	r3, #0
 800255e:	f47f aeaf 	bne.w	80022c0 <HAL_GPIO_Init+0x10>
  }
}
 8002562:	bf00      	nop
 8002564:	371c      	adds	r7, #28
 8002566:	46bd      	mov	sp, r7
 8002568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256c:	4770      	bx	lr
 800256e:	bf00      	nop
 8002570:	40021000 	.word	0x40021000
 8002574:	40010000 	.word	0x40010000
 8002578:	48000400 	.word	0x48000400
 800257c:	48000800 	.word	0x48000800
 8002580:	40010400 	.word	0x40010400

08002584 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002584:	b480      	push	{r7}
 8002586:	b085      	sub	sp, #20
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
 800258c:	460b      	mov	r3, r1
 800258e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	691a      	ldr	r2, [r3, #16]
 8002594:	887b      	ldrh	r3, [r7, #2]
 8002596:	4013      	ands	r3, r2
 8002598:	2b00      	cmp	r3, #0
 800259a:	d002      	beq.n	80025a2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800259c:	2301      	movs	r3, #1
 800259e:	73fb      	strb	r3, [r7, #15]
 80025a0:	e001      	b.n	80025a6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80025a2:	2300      	movs	r3, #0
 80025a4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80025a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80025a8:	4618      	mov	r0, r3
 80025aa:	3714      	adds	r7, #20
 80025ac:	46bd      	mov	sp, r7
 80025ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b2:	4770      	bx	lr

080025b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80025b4:	b480      	push	{r7}
 80025b6:	b083      	sub	sp, #12
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
 80025bc:	460b      	mov	r3, r1
 80025be:	807b      	strh	r3, [r7, #2]
 80025c0:	4613      	mov	r3, r2
 80025c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80025c4:	787b      	ldrb	r3, [r7, #1]
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d003      	beq.n	80025d2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80025ca:	887a      	ldrh	r2, [r7, #2]
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80025d0:	e002      	b.n	80025d8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80025d2:	887a      	ldrh	r2, [r7, #2]
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80025d8:	bf00      	nop
 80025da:	370c      	adds	r7, #12
 80025dc:	46bd      	mov	sp, r7
 80025de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e2:	4770      	bx	lr

080025e4 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80025e4:	b480      	push	{r7}
 80025e6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80025e8:	4b05      	ldr	r3, [pc, #20]	; (8002600 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	4a04      	ldr	r2, [pc, #16]	; (8002600 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80025ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80025f2:	6013      	str	r3, [r2, #0]
}
 80025f4:	bf00      	nop
 80025f6:	46bd      	mov	sp, r7
 80025f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fc:	4770      	bx	lr
 80025fe:	bf00      	nop
 8002600:	40007000 	.word	0x40007000

08002604 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002604:	b480      	push	{r7}
 8002606:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002608:	4b04      	ldr	r3, [pc, #16]	; (800261c <HAL_PWREx_GetVoltageRange+0x18>)
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002610:	4618      	mov	r0, r3
 8002612:	46bd      	mov	sp, r7
 8002614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002618:	4770      	bx	lr
 800261a:	bf00      	nop
 800261c:	40007000 	.word	0x40007000

08002620 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002620:	b480      	push	{r7}
 8002622:	b085      	sub	sp, #20
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800262e:	d130      	bne.n	8002692 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002630:	4b23      	ldr	r3, [pc, #140]	; (80026c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002638:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800263c:	d038      	beq.n	80026b0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800263e:	4b20      	ldr	r3, [pc, #128]	; (80026c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002646:	4a1e      	ldr	r2, [pc, #120]	; (80026c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002648:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800264c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800264e:	4b1d      	ldr	r3, [pc, #116]	; (80026c4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	2232      	movs	r2, #50	; 0x32
 8002654:	fb02 f303 	mul.w	r3, r2, r3
 8002658:	4a1b      	ldr	r2, [pc, #108]	; (80026c8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800265a:	fba2 2303 	umull	r2, r3, r2, r3
 800265e:	0c9b      	lsrs	r3, r3, #18
 8002660:	3301      	adds	r3, #1
 8002662:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002664:	e002      	b.n	800266c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	3b01      	subs	r3, #1
 800266a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800266c:	4b14      	ldr	r3, [pc, #80]	; (80026c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800266e:	695b      	ldr	r3, [r3, #20]
 8002670:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002674:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002678:	d102      	bne.n	8002680 <HAL_PWREx_ControlVoltageScaling+0x60>
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	2b00      	cmp	r3, #0
 800267e:	d1f2      	bne.n	8002666 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002680:	4b0f      	ldr	r3, [pc, #60]	; (80026c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002682:	695b      	ldr	r3, [r3, #20]
 8002684:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002688:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800268c:	d110      	bne.n	80026b0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800268e:	2303      	movs	r3, #3
 8002690:	e00f      	b.n	80026b2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002692:	4b0b      	ldr	r3, [pc, #44]	; (80026c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800269a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800269e:	d007      	beq.n	80026b0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80026a0:	4b07      	ldr	r3, [pc, #28]	; (80026c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80026a8:	4a05      	ldr	r2, [pc, #20]	; (80026c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80026aa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80026ae:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80026b0:	2300      	movs	r3, #0
}
 80026b2:	4618      	mov	r0, r3
 80026b4:	3714      	adds	r7, #20
 80026b6:	46bd      	mov	sp, r7
 80026b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026bc:	4770      	bx	lr
 80026be:	bf00      	nop
 80026c0:	40007000 	.word	0x40007000
 80026c4:	20000000 	.word	0x20000000
 80026c8:	431bde83 	.word	0x431bde83

080026cc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b088      	sub	sp, #32
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d102      	bne.n	80026e0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80026da:	2301      	movs	r3, #1
 80026dc:	f000 bc11 	b.w	8002f02 <HAL_RCC_OscConfig+0x836>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80026e0:	4ba0      	ldr	r3, [pc, #640]	; (8002964 <HAL_RCC_OscConfig+0x298>)
 80026e2:	689b      	ldr	r3, [r3, #8]
 80026e4:	f003 030c 	and.w	r3, r3, #12
 80026e8:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80026ea:	4b9e      	ldr	r3, [pc, #632]	; (8002964 <HAL_RCC_OscConfig+0x298>)
 80026ec:	68db      	ldr	r3, [r3, #12]
 80026ee:	f003 0303 	and.w	r3, r3, #3
 80026f2:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f003 0310 	and.w	r3, r3, #16
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	f000 80e4 	beq.w	80028ca <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002702:	69bb      	ldr	r3, [r7, #24]
 8002704:	2b00      	cmp	r3, #0
 8002706:	d007      	beq.n	8002718 <HAL_RCC_OscConfig+0x4c>
 8002708:	69bb      	ldr	r3, [r7, #24]
 800270a:	2b0c      	cmp	r3, #12
 800270c:	f040 808b 	bne.w	8002826 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002710:	697b      	ldr	r3, [r7, #20]
 8002712:	2b01      	cmp	r3, #1
 8002714:	f040 8087 	bne.w	8002826 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002718:	4b92      	ldr	r3, [pc, #584]	; (8002964 <HAL_RCC_OscConfig+0x298>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f003 0302 	and.w	r3, r3, #2
 8002720:	2b00      	cmp	r3, #0
 8002722:	d005      	beq.n	8002730 <HAL_RCC_OscConfig+0x64>
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	699b      	ldr	r3, [r3, #24]
 8002728:	2b00      	cmp	r3, #0
 800272a:	d101      	bne.n	8002730 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 800272c:	2301      	movs	r3, #1
 800272e:	e3e8      	b.n	8002f02 <HAL_RCC_OscConfig+0x836>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	6a1a      	ldr	r2, [r3, #32]
 8002734:	4b8b      	ldr	r3, [pc, #556]	; (8002964 <HAL_RCC_OscConfig+0x298>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f003 0308 	and.w	r3, r3, #8
 800273c:	2b00      	cmp	r3, #0
 800273e:	d004      	beq.n	800274a <HAL_RCC_OscConfig+0x7e>
 8002740:	4b88      	ldr	r3, [pc, #544]	; (8002964 <HAL_RCC_OscConfig+0x298>)
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002748:	e005      	b.n	8002756 <HAL_RCC_OscConfig+0x8a>
 800274a:	4b86      	ldr	r3, [pc, #536]	; (8002964 <HAL_RCC_OscConfig+0x298>)
 800274c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002750:	091b      	lsrs	r3, r3, #4
 8002752:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002756:	4293      	cmp	r3, r2
 8002758:	d223      	bcs.n	80027a2 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6a1b      	ldr	r3, [r3, #32]
 800275e:	4618      	mov	r0, r3
 8002760:	f000 fd78 	bl	8003254 <RCC_SetFlashLatencyFromMSIRange>
 8002764:	4603      	mov	r3, r0
 8002766:	2b00      	cmp	r3, #0
 8002768:	d001      	beq.n	800276e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800276a:	2301      	movs	r3, #1
 800276c:	e3c9      	b.n	8002f02 <HAL_RCC_OscConfig+0x836>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800276e:	4b7d      	ldr	r3, [pc, #500]	; (8002964 <HAL_RCC_OscConfig+0x298>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	4a7c      	ldr	r2, [pc, #496]	; (8002964 <HAL_RCC_OscConfig+0x298>)
 8002774:	f043 0308 	orr.w	r3, r3, #8
 8002778:	6013      	str	r3, [r2, #0]
 800277a:	4b7a      	ldr	r3, [pc, #488]	; (8002964 <HAL_RCC_OscConfig+0x298>)
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6a1b      	ldr	r3, [r3, #32]
 8002786:	4977      	ldr	r1, [pc, #476]	; (8002964 <HAL_RCC_OscConfig+0x298>)
 8002788:	4313      	orrs	r3, r2
 800278a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800278c:	4b75      	ldr	r3, [pc, #468]	; (8002964 <HAL_RCC_OscConfig+0x298>)
 800278e:	685b      	ldr	r3, [r3, #4]
 8002790:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	69db      	ldr	r3, [r3, #28]
 8002798:	021b      	lsls	r3, r3, #8
 800279a:	4972      	ldr	r1, [pc, #456]	; (8002964 <HAL_RCC_OscConfig+0x298>)
 800279c:	4313      	orrs	r3, r2
 800279e:	604b      	str	r3, [r1, #4]
 80027a0:	e025      	b.n	80027ee <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80027a2:	4b70      	ldr	r3, [pc, #448]	; (8002964 <HAL_RCC_OscConfig+0x298>)
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	4a6f      	ldr	r2, [pc, #444]	; (8002964 <HAL_RCC_OscConfig+0x298>)
 80027a8:	f043 0308 	orr.w	r3, r3, #8
 80027ac:	6013      	str	r3, [r2, #0]
 80027ae:	4b6d      	ldr	r3, [pc, #436]	; (8002964 <HAL_RCC_OscConfig+0x298>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	6a1b      	ldr	r3, [r3, #32]
 80027ba:	496a      	ldr	r1, [pc, #424]	; (8002964 <HAL_RCC_OscConfig+0x298>)
 80027bc:	4313      	orrs	r3, r2
 80027be:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80027c0:	4b68      	ldr	r3, [pc, #416]	; (8002964 <HAL_RCC_OscConfig+0x298>)
 80027c2:	685b      	ldr	r3, [r3, #4]
 80027c4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	69db      	ldr	r3, [r3, #28]
 80027cc:	021b      	lsls	r3, r3, #8
 80027ce:	4965      	ldr	r1, [pc, #404]	; (8002964 <HAL_RCC_OscConfig+0x298>)
 80027d0:	4313      	orrs	r3, r2
 80027d2:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80027d4:	69bb      	ldr	r3, [r7, #24]
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d109      	bne.n	80027ee <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6a1b      	ldr	r3, [r3, #32]
 80027de:	4618      	mov	r0, r3
 80027e0:	f000 fd38 	bl	8003254 <RCC_SetFlashLatencyFromMSIRange>
 80027e4:	4603      	mov	r3, r0
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d001      	beq.n	80027ee <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80027ea:	2301      	movs	r3, #1
 80027ec:	e389      	b.n	8002f02 <HAL_RCC_OscConfig+0x836>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80027ee:	f000 fc6f 	bl	80030d0 <HAL_RCC_GetSysClockFreq>
 80027f2:	4601      	mov	r1, r0
 80027f4:	4b5b      	ldr	r3, [pc, #364]	; (8002964 <HAL_RCC_OscConfig+0x298>)
 80027f6:	689b      	ldr	r3, [r3, #8]
 80027f8:	091b      	lsrs	r3, r3, #4
 80027fa:	f003 030f 	and.w	r3, r3, #15
 80027fe:	4a5a      	ldr	r2, [pc, #360]	; (8002968 <HAL_RCC_OscConfig+0x29c>)
 8002800:	5cd3      	ldrb	r3, [r2, r3]
 8002802:	f003 031f 	and.w	r3, r3, #31
 8002806:	fa21 f303 	lsr.w	r3, r1, r3
 800280a:	4a58      	ldr	r2, [pc, #352]	; (800296c <HAL_RCC_OscConfig+0x2a0>)
 800280c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800280e:	4b58      	ldr	r3, [pc, #352]	; (8002970 <HAL_RCC_OscConfig+0x2a4>)
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	4618      	mov	r0, r3
 8002814:	f7ff fbec 	bl	8001ff0 <HAL_InitTick>
 8002818:	4603      	mov	r3, r0
 800281a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800281c:	7bfb      	ldrb	r3, [r7, #15]
 800281e:	2b00      	cmp	r3, #0
 8002820:	d052      	beq.n	80028c8 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8002822:	7bfb      	ldrb	r3, [r7, #15]
 8002824:	e36d      	b.n	8002f02 <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	699b      	ldr	r3, [r3, #24]
 800282a:	2b00      	cmp	r3, #0
 800282c:	d032      	beq.n	8002894 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800282e:	4b4d      	ldr	r3, [pc, #308]	; (8002964 <HAL_RCC_OscConfig+0x298>)
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	4a4c      	ldr	r2, [pc, #304]	; (8002964 <HAL_RCC_OscConfig+0x298>)
 8002834:	f043 0301 	orr.w	r3, r3, #1
 8002838:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800283a:	f7ff fc25 	bl	8002088 <HAL_GetTick>
 800283e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002840:	e008      	b.n	8002854 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002842:	f7ff fc21 	bl	8002088 <HAL_GetTick>
 8002846:	4602      	mov	r2, r0
 8002848:	693b      	ldr	r3, [r7, #16]
 800284a:	1ad3      	subs	r3, r2, r3
 800284c:	2b02      	cmp	r3, #2
 800284e:	d901      	bls.n	8002854 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8002850:	2303      	movs	r3, #3
 8002852:	e356      	b.n	8002f02 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002854:	4b43      	ldr	r3, [pc, #268]	; (8002964 <HAL_RCC_OscConfig+0x298>)
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f003 0302 	and.w	r3, r3, #2
 800285c:	2b00      	cmp	r3, #0
 800285e:	d0f0      	beq.n	8002842 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002860:	4b40      	ldr	r3, [pc, #256]	; (8002964 <HAL_RCC_OscConfig+0x298>)
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	4a3f      	ldr	r2, [pc, #252]	; (8002964 <HAL_RCC_OscConfig+0x298>)
 8002866:	f043 0308 	orr.w	r3, r3, #8
 800286a:	6013      	str	r3, [r2, #0]
 800286c:	4b3d      	ldr	r3, [pc, #244]	; (8002964 <HAL_RCC_OscConfig+0x298>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6a1b      	ldr	r3, [r3, #32]
 8002878:	493a      	ldr	r1, [pc, #232]	; (8002964 <HAL_RCC_OscConfig+0x298>)
 800287a:	4313      	orrs	r3, r2
 800287c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800287e:	4b39      	ldr	r3, [pc, #228]	; (8002964 <HAL_RCC_OscConfig+0x298>)
 8002880:	685b      	ldr	r3, [r3, #4]
 8002882:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	69db      	ldr	r3, [r3, #28]
 800288a:	021b      	lsls	r3, r3, #8
 800288c:	4935      	ldr	r1, [pc, #212]	; (8002964 <HAL_RCC_OscConfig+0x298>)
 800288e:	4313      	orrs	r3, r2
 8002890:	604b      	str	r3, [r1, #4]
 8002892:	e01a      	b.n	80028ca <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002894:	4b33      	ldr	r3, [pc, #204]	; (8002964 <HAL_RCC_OscConfig+0x298>)
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	4a32      	ldr	r2, [pc, #200]	; (8002964 <HAL_RCC_OscConfig+0x298>)
 800289a:	f023 0301 	bic.w	r3, r3, #1
 800289e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80028a0:	f7ff fbf2 	bl	8002088 <HAL_GetTick>
 80028a4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80028a6:	e008      	b.n	80028ba <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80028a8:	f7ff fbee 	bl	8002088 <HAL_GetTick>
 80028ac:	4602      	mov	r2, r0
 80028ae:	693b      	ldr	r3, [r7, #16]
 80028b0:	1ad3      	subs	r3, r2, r3
 80028b2:	2b02      	cmp	r3, #2
 80028b4:	d901      	bls.n	80028ba <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80028b6:	2303      	movs	r3, #3
 80028b8:	e323      	b.n	8002f02 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80028ba:	4b2a      	ldr	r3, [pc, #168]	; (8002964 <HAL_RCC_OscConfig+0x298>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f003 0302 	and.w	r3, r3, #2
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d1f0      	bne.n	80028a8 <HAL_RCC_OscConfig+0x1dc>
 80028c6:	e000      	b.n	80028ca <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80028c8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f003 0301 	and.w	r3, r3, #1
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d073      	beq.n	80029be <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80028d6:	69bb      	ldr	r3, [r7, #24]
 80028d8:	2b08      	cmp	r3, #8
 80028da:	d005      	beq.n	80028e8 <HAL_RCC_OscConfig+0x21c>
 80028dc:	69bb      	ldr	r3, [r7, #24]
 80028de:	2b0c      	cmp	r3, #12
 80028e0:	d10e      	bne.n	8002900 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80028e2:	697b      	ldr	r3, [r7, #20]
 80028e4:	2b03      	cmp	r3, #3
 80028e6:	d10b      	bne.n	8002900 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028e8:	4b1e      	ldr	r3, [pc, #120]	; (8002964 <HAL_RCC_OscConfig+0x298>)
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d063      	beq.n	80029bc <HAL_RCC_OscConfig+0x2f0>
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	685b      	ldr	r3, [r3, #4]
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d15f      	bne.n	80029bc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80028fc:	2301      	movs	r3, #1
 80028fe:	e300      	b.n	8002f02 <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	685b      	ldr	r3, [r3, #4]
 8002904:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002908:	d106      	bne.n	8002918 <HAL_RCC_OscConfig+0x24c>
 800290a:	4b16      	ldr	r3, [pc, #88]	; (8002964 <HAL_RCC_OscConfig+0x298>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	4a15      	ldr	r2, [pc, #84]	; (8002964 <HAL_RCC_OscConfig+0x298>)
 8002910:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002914:	6013      	str	r3, [r2, #0]
 8002916:	e01d      	b.n	8002954 <HAL_RCC_OscConfig+0x288>
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	685b      	ldr	r3, [r3, #4]
 800291c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002920:	d10c      	bne.n	800293c <HAL_RCC_OscConfig+0x270>
 8002922:	4b10      	ldr	r3, [pc, #64]	; (8002964 <HAL_RCC_OscConfig+0x298>)
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	4a0f      	ldr	r2, [pc, #60]	; (8002964 <HAL_RCC_OscConfig+0x298>)
 8002928:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800292c:	6013      	str	r3, [r2, #0]
 800292e:	4b0d      	ldr	r3, [pc, #52]	; (8002964 <HAL_RCC_OscConfig+0x298>)
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	4a0c      	ldr	r2, [pc, #48]	; (8002964 <HAL_RCC_OscConfig+0x298>)
 8002934:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002938:	6013      	str	r3, [r2, #0]
 800293a:	e00b      	b.n	8002954 <HAL_RCC_OscConfig+0x288>
 800293c:	4b09      	ldr	r3, [pc, #36]	; (8002964 <HAL_RCC_OscConfig+0x298>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	4a08      	ldr	r2, [pc, #32]	; (8002964 <HAL_RCC_OscConfig+0x298>)
 8002942:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002946:	6013      	str	r3, [r2, #0]
 8002948:	4b06      	ldr	r3, [pc, #24]	; (8002964 <HAL_RCC_OscConfig+0x298>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	4a05      	ldr	r2, [pc, #20]	; (8002964 <HAL_RCC_OscConfig+0x298>)
 800294e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002952:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	685b      	ldr	r3, [r3, #4]
 8002958:	2b00      	cmp	r3, #0
 800295a:	d01b      	beq.n	8002994 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800295c:	f7ff fb94 	bl	8002088 <HAL_GetTick>
 8002960:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002962:	e010      	b.n	8002986 <HAL_RCC_OscConfig+0x2ba>
 8002964:	40021000 	.word	0x40021000
 8002968:	080092bc 	.word	0x080092bc
 800296c:	20000000 	.word	0x20000000
 8002970:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002974:	f7ff fb88 	bl	8002088 <HAL_GetTick>
 8002978:	4602      	mov	r2, r0
 800297a:	693b      	ldr	r3, [r7, #16]
 800297c:	1ad3      	subs	r3, r2, r3
 800297e:	2b64      	cmp	r3, #100	; 0x64
 8002980:	d901      	bls.n	8002986 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002982:	2303      	movs	r3, #3
 8002984:	e2bd      	b.n	8002f02 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002986:	4baf      	ldr	r3, [pc, #700]	; (8002c44 <HAL_RCC_OscConfig+0x578>)
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800298e:	2b00      	cmp	r3, #0
 8002990:	d0f0      	beq.n	8002974 <HAL_RCC_OscConfig+0x2a8>
 8002992:	e014      	b.n	80029be <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002994:	f7ff fb78 	bl	8002088 <HAL_GetTick>
 8002998:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800299a:	e008      	b.n	80029ae <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800299c:	f7ff fb74 	bl	8002088 <HAL_GetTick>
 80029a0:	4602      	mov	r2, r0
 80029a2:	693b      	ldr	r3, [r7, #16]
 80029a4:	1ad3      	subs	r3, r2, r3
 80029a6:	2b64      	cmp	r3, #100	; 0x64
 80029a8:	d901      	bls.n	80029ae <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80029aa:	2303      	movs	r3, #3
 80029ac:	e2a9      	b.n	8002f02 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80029ae:	4ba5      	ldr	r3, [pc, #660]	; (8002c44 <HAL_RCC_OscConfig+0x578>)
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d1f0      	bne.n	800299c <HAL_RCC_OscConfig+0x2d0>
 80029ba:	e000      	b.n	80029be <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f003 0302 	and.w	r3, r3, #2
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d060      	beq.n	8002a8c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80029ca:	69bb      	ldr	r3, [r7, #24]
 80029cc:	2b04      	cmp	r3, #4
 80029ce:	d005      	beq.n	80029dc <HAL_RCC_OscConfig+0x310>
 80029d0:	69bb      	ldr	r3, [r7, #24]
 80029d2:	2b0c      	cmp	r3, #12
 80029d4:	d119      	bne.n	8002a0a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80029d6:	697b      	ldr	r3, [r7, #20]
 80029d8:	2b02      	cmp	r3, #2
 80029da:	d116      	bne.n	8002a0a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80029dc:	4b99      	ldr	r3, [pc, #612]	; (8002c44 <HAL_RCC_OscConfig+0x578>)
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d005      	beq.n	80029f4 <HAL_RCC_OscConfig+0x328>
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	68db      	ldr	r3, [r3, #12]
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d101      	bne.n	80029f4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80029f0:	2301      	movs	r3, #1
 80029f2:	e286      	b.n	8002f02 <HAL_RCC_OscConfig+0x836>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029f4:	4b93      	ldr	r3, [pc, #588]	; (8002c44 <HAL_RCC_OscConfig+0x578>)
 80029f6:	685b      	ldr	r3, [r3, #4]
 80029f8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	691b      	ldr	r3, [r3, #16]
 8002a00:	061b      	lsls	r3, r3, #24
 8002a02:	4990      	ldr	r1, [pc, #576]	; (8002c44 <HAL_RCC_OscConfig+0x578>)
 8002a04:	4313      	orrs	r3, r2
 8002a06:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002a08:	e040      	b.n	8002a8c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	68db      	ldr	r3, [r3, #12]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d023      	beq.n	8002a5a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002a12:	4b8c      	ldr	r3, [pc, #560]	; (8002c44 <HAL_RCC_OscConfig+0x578>)
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	4a8b      	ldr	r2, [pc, #556]	; (8002c44 <HAL_RCC_OscConfig+0x578>)
 8002a18:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a1c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a1e:	f7ff fb33 	bl	8002088 <HAL_GetTick>
 8002a22:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a24:	e008      	b.n	8002a38 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a26:	f7ff fb2f 	bl	8002088 <HAL_GetTick>
 8002a2a:	4602      	mov	r2, r0
 8002a2c:	693b      	ldr	r3, [r7, #16]
 8002a2e:	1ad3      	subs	r3, r2, r3
 8002a30:	2b02      	cmp	r3, #2
 8002a32:	d901      	bls.n	8002a38 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002a34:	2303      	movs	r3, #3
 8002a36:	e264      	b.n	8002f02 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a38:	4b82      	ldr	r3, [pc, #520]	; (8002c44 <HAL_RCC_OscConfig+0x578>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d0f0      	beq.n	8002a26 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a44:	4b7f      	ldr	r3, [pc, #508]	; (8002c44 <HAL_RCC_OscConfig+0x578>)
 8002a46:	685b      	ldr	r3, [r3, #4]
 8002a48:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	691b      	ldr	r3, [r3, #16]
 8002a50:	061b      	lsls	r3, r3, #24
 8002a52:	497c      	ldr	r1, [pc, #496]	; (8002c44 <HAL_RCC_OscConfig+0x578>)
 8002a54:	4313      	orrs	r3, r2
 8002a56:	604b      	str	r3, [r1, #4]
 8002a58:	e018      	b.n	8002a8c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a5a:	4b7a      	ldr	r3, [pc, #488]	; (8002c44 <HAL_RCC_OscConfig+0x578>)
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	4a79      	ldr	r2, [pc, #484]	; (8002c44 <HAL_RCC_OscConfig+0x578>)
 8002a60:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002a64:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a66:	f7ff fb0f 	bl	8002088 <HAL_GetTick>
 8002a6a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002a6c:	e008      	b.n	8002a80 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a6e:	f7ff fb0b 	bl	8002088 <HAL_GetTick>
 8002a72:	4602      	mov	r2, r0
 8002a74:	693b      	ldr	r3, [r7, #16]
 8002a76:	1ad3      	subs	r3, r2, r3
 8002a78:	2b02      	cmp	r3, #2
 8002a7a:	d901      	bls.n	8002a80 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002a7c:	2303      	movs	r3, #3
 8002a7e:	e240      	b.n	8002f02 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002a80:	4b70      	ldr	r3, [pc, #448]	; (8002c44 <HAL_RCC_OscConfig+0x578>)
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d1f0      	bne.n	8002a6e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f003 0308 	and.w	r3, r3, #8
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d03c      	beq.n	8002b12 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	695b      	ldr	r3, [r3, #20]
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d01c      	beq.n	8002ada <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002aa0:	4b68      	ldr	r3, [pc, #416]	; (8002c44 <HAL_RCC_OscConfig+0x578>)
 8002aa2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002aa6:	4a67      	ldr	r2, [pc, #412]	; (8002c44 <HAL_RCC_OscConfig+0x578>)
 8002aa8:	f043 0301 	orr.w	r3, r3, #1
 8002aac:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ab0:	f7ff faea 	bl	8002088 <HAL_GetTick>
 8002ab4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002ab6:	e008      	b.n	8002aca <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ab8:	f7ff fae6 	bl	8002088 <HAL_GetTick>
 8002abc:	4602      	mov	r2, r0
 8002abe:	693b      	ldr	r3, [r7, #16]
 8002ac0:	1ad3      	subs	r3, r2, r3
 8002ac2:	2b02      	cmp	r3, #2
 8002ac4:	d901      	bls.n	8002aca <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002ac6:	2303      	movs	r3, #3
 8002ac8:	e21b      	b.n	8002f02 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002aca:	4b5e      	ldr	r3, [pc, #376]	; (8002c44 <HAL_RCC_OscConfig+0x578>)
 8002acc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002ad0:	f003 0302 	and.w	r3, r3, #2
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d0ef      	beq.n	8002ab8 <HAL_RCC_OscConfig+0x3ec>
 8002ad8:	e01b      	b.n	8002b12 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002ada:	4b5a      	ldr	r3, [pc, #360]	; (8002c44 <HAL_RCC_OscConfig+0x578>)
 8002adc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002ae0:	4a58      	ldr	r2, [pc, #352]	; (8002c44 <HAL_RCC_OscConfig+0x578>)
 8002ae2:	f023 0301 	bic.w	r3, r3, #1
 8002ae6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002aea:	f7ff facd 	bl	8002088 <HAL_GetTick>
 8002aee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002af0:	e008      	b.n	8002b04 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002af2:	f7ff fac9 	bl	8002088 <HAL_GetTick>
 8002af6:	4602      	mov	r2, r0
 8002af8:	693b      	ldr	r3, [r7, #16]
 8002afa:	1ad3      	subs	r3, r2, r3
 8002afc:	2b02      	cmp	r3, #2
 8002afe:	d901      	bls.n	8002b04 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002b00:	2303      	movs	r3, #3
 8002b02:	e1fe      	b.n	8002f02 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002b04:	4b4f      	ldr	r3, [pc, #316]	; (8002c44 <HAL_RCC_OscConfig+0x578>)
 8002b06:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002b0a:	f003 0302 	and.w	r3, r3, #2
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d1ef      	bne.n	8002af2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f003 0304 	and.w	r3, r3, #4
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	f000 80a6 	beq.w	8002c6c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b20:	2300      	movs	r3, #0
 8002b22:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002b24:	4b47      	ldr	r3, [pc, #284]	; (8002c44 <HAL_RCC_OscConfig+0x578>)
 8002b26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b28:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d10d      	bne.n	8002b4c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b30:	4b44      	ldr	r3, [pc, #272]	; (8002c44 <HAL_RCC_OscConfig+0x578>)
 8002b32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b34:	4a43      	ldr	r2, [pc, #268]	; (8002c44 <HAL_RCC_OscConfig+0x578>)
 8002b36:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b3a:	6593      	str	r3, [r2, #88]	; 0x58
 8002b3c:	4b41      	ldr	r3, [pc, #260]	; (8002c44 <HAL_RCC_OscConfig+0x578>)
 8002b3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b40:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b44:	60bb      	str	r3, [r7, #8]
 8002b46:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002b48:	2301      	movs	r3, #1
 8002b4a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002b4c:	4b3e      	ldr	r3, [pc, #248]	; (8002c48 <HAL_RCC_OscConfig+0x57c>)
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d118      	bne.n	8002b8a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002b58:	4b3b      	ldr	r3, [pc, #236]	; (8002c48 <HAL_RCC_OscConfig+0x57c>)
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	4a3a      	ldr	r2, [pc, #232]	; (8002c48 <HAL_RCC_OscConfig+0x57c>)
 8002b5e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b62:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b64:	f7ff fa90 	bl	8002088 <HAL_GetTick>
 8002b68:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002b6a:	e008      	b.n	8002b7e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b6c:	f7ff fa8c 	bl	8002088 <HAL_GetTick>
 8002b70:	4602      	mov	r2, r0
 8002b72:	693b      	ldr	r3, [r7, #16]
 8002b74:	1ad3      	subs	r3, r2, r3
 8002b76:	2b02      	cmp	r3, #2
 8002b78:	d901      	bls.n	8002b7e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002b7a:	2303      	movs	r3, #3
 8002b7c:	e1c1      	b.n	8002f02 <HAL_RCC_OscConfig+0x836>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002b7e:	4b32      	ldr	r3, [pc, #200]	; (8002c48 <HAL_RCC_OscConfig+0x57c>)
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d0f0      	beq.n	8002b6c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	689b      	ldr	r3, [r3, #8]
 8002b8e:	2b01      	cmp	r3, #1
 8002b90:	d108      	bne.n	8002ba4 <HAL_RCC_OscConfig+0x4d8>
 8002b92:	4b2c      	ldr	r3, [pc, #176]	; (8002c44 <HAL_RCC_OscConfig+0x578>)
 8002b94:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b98:	4a2a      	ldr	r2, [pc, #168]	; (8002c44 <HAL_RCC_OscConfig+0x578>)
 8002b9a:	f043 0301 	orr.w	r3, r3, #1
 8002b9e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002ba2:	e024      	b.n	8002bee <HAL_RCC_OscConfig+0x522>
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	689b      	ldr	r3, [r3, #8]
 8002ba8:	2b05      	cmp	r3, #5
 8002baa:	d110      	bne.n	8002bce <HAL_RCC_OscConfig+0x502>
 8002bac:	4b25      	ldr	r3, [pc, #148]	; (8002c44 <HAL_RCC_OscConfig+0x578>)
 8002bae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002bb2:	4a24      	ldr	r2, [pc, #144]	; (8002c44 <HAL_RCC_OscConfig+0x578>)
 8002bb4:	f043 0304 	orr.w	r3, r3, #4
 8002bb8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002bbc:	4b21      	ldr	r3, [pc, #132]	; (8002c44 <HAL_RCC_OscConfig+0x578>)
 8002bbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002bc2:	4a20      	ldr	r2, [pc, #128]	; (8002c44 <HAL_RCC_OscConfig+0x578>)
 8002bc4:	f043 0301 	orr.w	r3, r3, #1
 8002bc8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002bcc:	e00f      	b.n	8002bee <HAL_RCC_OscConfig+0x522>
 8002bce:	4b1d      	ldr	r3, [pc, #116]	; (8002c44 <HAL_RCC_OscConfig+0x578>)
 8002bd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002bd4:	4a1b      	ldr	r2, [pc, #108]	; (8002c44 <HAL_RCC_OscConfig+0x578>)
 8002bd6:	f023 0301 	bic.w	r3, r3, #1
 8002bda:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002bde:	4b19      	ldr	r3, [pc, #100]	; (8002c44 <HAL_RCC_OscConfig+0x578>)
 8002be0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002be4:	4a17      	ldr	r2, [pc, #92]	; (8002c44 <HAL_RCC_OscConfig+0x578>)
 8002be6:	f023 0304 	bic.w	r3, r3, #4
 8002bea:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	689b      	ldr	r3, [r3, #8]
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d016      	beq.n	8002c24 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bf6:	f7ff fa47 	bl	8002088 <HAL_GetTick>
 8002bfa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002bfc:	e00a      	b.n	8002c14 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002bfe:	f7ff fa43 	bl	8002088 <HAL_GetTick>
 8002c02:	4602      	mov	r2, r0
 8002c04:	693b      	ldr	r3, [r7, #16]
 8002c06:	1ad3      	subs	r3, r2, r3
 8002c08:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c0c:	4293      	cmp	r3, r2
 8002c0e:	d901      	bls.n	8002c14 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8002c10:	2303      	movs	r3, #3
 8002c12:	e176      	b.n	8002f02 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c14:	4b0b      	ldr	r3, [pc, #44]	; (8002c44 <HAL_RCC_OscConfig+0x578>)
 8002c16:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c1a:	f003 0302 	and.w	r3, r3, #2
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d0ed      	beq.n	8002bfe <HAL_RCC_OscConfig+0x532>
 8002c22:	e01a      	b.n	8002c5a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c24:	f7ff fa30 	bl	8002088 <HAL_GetTick>
 8002c28:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002c2a:	e00f      	b.n	8002c4c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c2c:	f7ff fa2c 	bl	8002088 <HAL_GetTick>
 8002c30:	4602      	mov	r2, r0
 8002c32:	693b      	ldr	r3, [r7, #16]
 8002c34:	1ad3      	subs	r3, r2, r3
 8002c36:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c3a:	4293      	cmp	r3, r2
 8002c3c:	d906      	bls.n	8002c4c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002c3e:	2303      	movs	r3, #3
 8002c40:	e15f      	b.n	8002f02 <HAL_RCC_OscConfig+0x836>
 8002c42:	bf00      	nop
 8002c44:	40021000 	.word	0x40021000
 8002c48:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002c4c:	4baa      	ldr	r3, [pc, #680]	; (8002ef8 <HAL_RCC_OscConfig+0x82c>)
 8002c4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c52:	f003 0302 	and.w	r3, r3, #2
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d1e8      	bne.n	8002c2c <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002c5a:	7ffb      	ldrb	r3, [r7, #31]
 8002c5c:	2b01      	cmp	r3, #1
 8002c5e:	d105      	bne.n	8002c6c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c60:	4ba5      	ldr	r3, [pc, #660]	; (8002ef8 <HAL_RCC_OscConfig+0x82c>)
 8002c62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c64:	4aa4      	ldr	r2, [pc, #656]	; (8002ef8 <HAL_RCC_OscConfig+0x82c>)
 8002c66:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002c6a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f003 0320 	and.w	r3, r3, #32
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d03c      	beq.n	8002cf2 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d01c      	beq.n	8002cba <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002c80:	4b9d      	ldr	r3, [pc, #628]	; (8002ef8 <HAL_RCC_OscConfig+0x82c>)
 8002c82:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002c86:	4a9c      	ldr	r2, [pc, #624]	; (8002ef8 <HAL_RCC_OscConfig+0x82c>)
 8002c88:	f043 0301 	orr.w	r3, r3, #1
 8002c8c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c90:	f7ff f9fa 	bl	8002088 <HAL_GetTick>
 8002c94:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002c96:	e008      	b.n	8002caa <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002c98:	f7ff f9f6 	bl	8002088 <HAL_GetTick>
 8002c9c:	4602      	mov	r2, r0
 8002c9e:	693b      	ldr	r3, [r7, #16]
 8002ca0:	1ad3      	subs	r3, r2, r3
 8002ca2:	2b02      	cmp	r3, #2
 8002ca4:	d901      	bls.n	8002caa <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8002ca6:	2303      	movs	r3, #3
 8002ca8:	e12b      	b.n	8002f02 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002caa:	4b93      	ldr	r3, [pc, #588]	; (8002ef8 <HAL_RCC_OscConfig+0x82c>)
 8002cac:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002cb0:	f003 0302 	and.w	r3, r3, #2
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d0ef      	beq.n	8002c98 <HAL_RCC_OscConfig+0x5cc>
 8002cb8:	e01b      	b.n	8002cf2 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002cba:	4b8f      	ldr	r3, [pc, #572]	; (8002ef8 <HAL_RCC_OscConfig+0x82c>)
 8002cbc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002cc0:	4a8d      	ldr	r2, [pc, #564]	; (8002ef8 <HAL_RCC_OscConfig+0x82c>)
 8002cc2:	f023 0301 	bic.w	r3, r3, #1
 8002cc6:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cca:	f7ff f9dd 	bl	8002088 <HAL_GetTick>
 8002cce:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002cd0:	e008      	b.n	8002ce4 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002cd2:	f7ff f9d9 	bl	8002088 <HAL_GetTick>
 8002cd6:	4602      	mov	r2, r0
 8002cd8:	693b      	ldr	r3, [r7, #16]
 8002cda:	1ad3      	subs	r3, r2, r3
 8002cdc:	2b02      	cmp	r3, #2
 8002cde:	d901      	bls.n	8002ce4 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8002ce0:	2303      	movs	r3, #3
 8002ce2:	e10e      	b.n	8002f02 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002ce4:	4b84      	ldr	r3, [pc, #528]	; (8002ef8 <HAL_RCC_OscConfig+0x82c>)
 8002ce6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002cea:	f003 0302 	and.w	r3, r3, #2
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d1ef      	bne.n	8002cd2 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	f000 8102 	beq.w	8002f00 <HAL_RCC_OscConfig+0x834>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d00:	2b02      	cmp	r3, #2
 8002d02:	f040 80c5 	bne.w	8002e90 <HAL_RCC_OscConfig+0x7c4>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002d06:	4b7c      	ldr	r3, [pc, #496]	; (8002ef8 <HAL_RCC_OscConfig+0x82c>)
 8002d08:	68db      	ldr	r3, [r3, #12]
 8002d0a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d0c:	697b      	ldr	r3, [r7, #20]
 8002d0e:	f003 0203 	and.w	r2, r3, #3
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d16:	429a      	cmp	r2, r3
 8002d18:	d12c      	bne.n	8002d74 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002d1a:	697b      	ldr	r3, [r7, #20]
 8002d1c:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d24:	3b01      	subs	r3, #1
 8002d26:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d28:	429a      	cmp	r2, r3
 8002d2a:	d123      	bne.n	8002d74 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002d2c:	697b      	ldr	r3, [r7, #20]
 8002d2e:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d36:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002d38:	429a      	cmp	r2, r3
 8002d3a:	d11b      	bne.n	8002d74 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002d3c:	697b      	ldr	r3, [r7, #20]
 8002d3e:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d46:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002d48:	429a      	cmp	r2, r3
 8002d4a:	d113      	bne.n	8002d74 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002d4c:	697b      	ldr	r3, [r7, #20]
 8002d4e:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d56:	085b      	lsrs	r3, r3, #1
 8002d58:	3b01      	subs	r3, #1
 8002d5a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002d5c:	429a      	cmp	r2, r3
 8002d5e:	d109      	bne.n	8002d74 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002d60:	697b      	ldr	r3, [r7, #20]
 8002d62:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d6a:	085b      	lsrs	r3, r3, #1
 8002d6c:	3b01      	subs	r3, #1
 8002d6e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002d70:	429a      	cmp	r2, r3
 8002d72:	d067      	beq.n	8002e44 <HAL_RCC_OscConfig+0x778>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002d74:	69bb      	ldr	r3, [r7, #24]
 8002d76:	2b0c      	cmp	r3, #12
 8002d78:	d062      	beq.n	8002e40 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002d7a:	4b5f      	ldr	r3, [pc, #380]	; (8002ef8 <HAL_RCC_OscConfig+0x82c>)
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d001      	beq.n	8002d8a <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8002d86:	2301      	movs	r3, #1
 8002d88:	e0bb      	b.n	8002f02 <HAL_RCC_OscConfig+0x836>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002d8a:	4b5b      	ldr	r3, [pc, #364]	; (8002ef8 <HAL_RCC_OscConfig+0x82c>)
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	4a5a      	ldr	r2, [pc, #360]	; (8002ef8 <HAL_RCC_OscConfig+0x82c>)
 8002d90:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002d94:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002d96:	f7ff f977 	bl	8002088 <HAL_GetTick>
 8002d9a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d9c:	e008      	b.n	8002db0 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d9e:	f7ff f973 	bl	8002088 <HAL_GetTick>
 8002da2:	4602      	mov	r2, r0
 8002da4:	693b      	ldr	r3, [r7, #16]
 8002da6:	1ad3      	subs	r3, r2, r3
 8002da8:	2b02      	cmp	r3, #2
 8002daa:	d901      	bls.n	8002db0 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8002dac:	2303      	movs	r3, #3
 8002dae:	e0a8      	b.n	8002f02 <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002db0:	4b51      	ldr	r3, [pc, #324]	; (8002ef8 <HAL_RCC_OscConfig+0x82c>)
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d1f0      	bne.n	8002d9e <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002dbc:	4b4e      	ldr	r3, [pc, #312]	; (8002ef8 <HAL_RCC_OscConfig+0x82c>)
 8002dbe:	68da      	ldr	r2, [r3, #12]
 8002dc0:	4b4e      	ldr	r3, [pc, #312]	; (8002efc <HAL_RCC_OscConfig+0x830>)
 8002dc2:	4013      	ands	r3, r2
 8002dc4:	687a      	ldr	r2, [r7, #4]
 8002dc6:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002dc8:	687a      	ldr	r2, [r7, #4]
 8002dca:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002dcc:	3a01      	subs	r2, #1
 8002dce:	0112      	lsls	r2, r2, #4
 8002dd0:	4311      	orrs	r1, r2
 8002dd2:	687a      	ldr	r2, [r7, #4]
 8002dd4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002dd6:	0212      	lsls	r2, r2, #8
 8002dd8:	4311      	orrs	r1, r2
 8002dda:	687a      	ldr	r2, [r7, #4]
 8002ddc:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002dde:	0852      	lsrs	r2, r2, #1
 8002de0:	3a01      	subs	r2, #1
 8002de2:	0552      	lsls	r2, r2, #21
 8002de4:	4311      	orrs	r1, r2
 8002de6:	687a      	ldr	r2, [r7, #4]
 8002de8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002dea:	0852      	lsrs	r2, r2, #1
 8002dec:	3a01      	subs	r2, #1
 8002dee:	0652      	lsls	r2, r2, #25
 8002df0:	4311      	orrs	r1, r2
 8002df2:	687a      	ldr	r2, [r7, #4]
 8002df4:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002df6:	06d2      	lsls	r2, r2, #27
 8002df8:	430a      	orrs	r2, r1
 8002dfa:	493f      	ldr	r1, [pc, #252]	; (8002ef8 <HAL_RCC_OscConfig+0x82c>)
 8002dfc:	4313      	orrs	r3, r2
 8002dfe:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002e00:	4b3d      	ldr	r3, [pc, #244]	; (8002ef8 <HAL_RCC_OscConfig+0x82c>)
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	4a3c      	ldr	r2, [pc, #240]	; (8002ef8 <HAL_RCC_OscConfig+0x82c>)
 8002e06:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002e0a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002e0c:	4b3a      	ldr	r3, [pc, #232]	; (8002ef8 <HAL_RCC_OscConfig+0x82c>)
 8002e0e:	68db      	ldr	r3, [r3, #12]
 8002e10:	4a39      	ldr	r2, [pc, #228]	; (8002ef8 <HAL_RCC_OscConfig+0x82c>)
 8002e12:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002e16:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002e18:	f7ff f936 	bl	8002088 <HAL_GetTick>
 8002e1c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e1e:	e008      	b.n	8002e32 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e20:	f7ff f932 	bl	8002088 <HAL_GetTick>
 8002e24:	4602      	mov	r2, r0
 8002e26:	693b      	ldr	r3, [r7, #16]
 8002e28:	1ad3      	subs	r3, r2, r3
 8002e2a:	2b02      	cmp	r3, #2
 8002e2c:	d901      	bls.n	8002e32 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8002e2e:	2303      	movs	r3, #3
 8002e30:	e067      	b.n	8002f02 <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e32:	4b31      	ldr	r3, [pc, #196]	; (8002ef8 <HAL_RCC_OscConfig+0x82c>)
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d0f0      	beq.n	8002e20 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002e3e:	e05f      	b.n	8002f00 <HAL_RCC_OscConfig+0x834>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002e40:	2301      	movs	r3, #1
 8002e42:	e05e      	b.n	8002f02 <HAL_RCC_OscConfig+0x836>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e44:	4b2c      	ldr	r3, [pc, #176]	; (8002ef8 <HAL_RCC_OscConfig+0x82c>)
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d157      	bne.n	8002f00 <HAL_RCC_OscConfig+0x834>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002e50:	4b29      	ldr	r3, [pc, #164]	; (8002ef8 <HAL_RCC_OscConfig+0x82c>)
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	4a28      	ldr	r2, [pc, #160]	; (8002ef8 <HAL_RCC_OscConfig+0x82c>)
 8002e56:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002e5a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002e5c:	4b26      	ldr	r3, [pc, #152]	; (8002ef8 <HAL_RCC_OscConfig+0x82c>)
 8002e5e:	68db      	ldr	r3, [r3, #12]
 8002e60:	4a25      	ldr	r2, [pc, #148]	; (8002ef8 <HAL_RCC_OscConfig+0x82c>)
 8002e62:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002e66:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002e68:	f7ff f90e 	bl	8002088 <HAL_GetTick>
 8002e6c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e6e:	e008      	b.n	8002e82 <HAL_RCC_OscConfig+0x7b6>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e70:	f7ff f90a 	bl	8002088 <HAL_GetTick>
 8002e74:	4602      	mov	r2, r0
 8002e76:	693b      	ldr	r3, [r7, #16]
 8002e78:	1ad3      	subs	r3, r2, r3
 8002e7a:	2b02      	cmp	r3, #2
 8002e7c:	d901      	bls.n	8002e82 <HAL_RCC_OscConfig+0x7b6>
            {
              return HAL_TIMEOUT;
 8002e7e:	2303      	movs	r3, #3
 8002e80:	e03f      	b.n	8002f02 <HAL_RCC_OscConfig+0x836>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e82:	4b1d      	ldr	r3, [pc, #116]	; (8002ef8 <HAL_RCC_OscConfig+0x82c>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d0f0      	beq.n	8002e70 <HAL_RCC_OscConfig+0x7a4>
 8002e8e:	e037      	b.n	8002f00 <HAL_RCC_OscConfig+0x834>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002e90:	69bb      	ldr	r3, [r7, #24]
 8002e92:	2b0c      	cmp	r3, #12
 8002e94:	d02d      	beq.n	8002ef2 <HAL_RCC_OscConfig+0x826>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e96:	4b18      	ldr	r3, [pc, #96]	; (8002ef8 <HAL_RCC_OscConfig+0x82c>)
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	4a17      	ldr	r2, [pc, #92]	; (8002ef8 <HAL_RCC_OscConfig+0x82c>)
 8002e9c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002ea0:	6013      	str	r3, [r2, #0]
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
        }
#elif defined(RCC_PLLSAI1_SUPPORT)
        if(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002ea2:	4b15      	ldr	r3, [pc, #84]	; (8002ef8 <HAL_RCC_OscConfig+0x82c>)
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d105      	bne.n	8002eba <HAL_RCC_OscConfig+0x7ee>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8002eae:	4b12      	ldr	r3, [pc, #72]	; (8002ef8 <HAL_RCC_OscConfig+0x82c>)
 8002eb0:	68db      	ldr	r3, [r3, #12]
 8002eb2:	4a11      	ldr	r2, [pc, #68]	; (8002ef8 <HAL_RCC_OscConfig+0x82c>)
 8002eb4:	f023 0303 	bic.w	r3, r3, #3
 8002eb8:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8002eba:	4b0f      	ldr	r3, [pc, #60]	; (8002ef8 <HAL_RCC_OscConfig+0x82c>)
 8002ebc:	68db      	ldr	r3, [r3, #12]
 8002ebe:	4a0e      	ldr	r2, [pc, #56]	; (8002ef8 <HAL_RCC_OscConfig+0x82c>)
 8002ec0:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8002ec4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ec8:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002eca:	f7ff f8dd 	bl	8002088 <HAL_GetTick>
 8002ece:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ed0:	e008      	b.n	8002ee4 <HAL_RCC_OscConfig+0x818>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ed2:	f7ff f8d9 	bl	8002088 <HAL_GetTick>
 8002ed6:	4602      	mov	r2, r0
 8002ed8:	693b      	ldr	r3, [r7, #16]
 8002eda:	1ad3      	subs	r3, r2, r3
 8002edc:	2b02      	cmp	r3, #2
 8002ede:	d901      	bls.n	8002ee4 <HAL_RCC_OscConfig+0x818>
          {
            return HAL_TIMEOUT;
 8002ee0:	2303      	movs	r3, #3
 8002ee2:	e00e      	b.n	8002f02 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ee4:	4b04      	ldr	r3, [pc, #16]	; (8002ef8 <HAL_RCC_OscConfig+0x82c>)
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d1f0      	bne.n	8002ed2 <HAL_RCC_OscConfig+0x806>
 8002ef0:	e006      	b.n	8002f00 <HAL_RCC_OscConfig+0x834>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	e005      	b.n	8002f02 <HAL_RCC_OscConfig+0x836>
 8002ef6:	bf00      	nop
 8002ef8:	40021000 	.word	0x40021000
 8002efc:	019d808c 	.word	0x019d808c
      }
    }
  }
  return HAL_OK;
 8002f00:	2300      	movs	r3, #0
}
 8002f02:	4618      	mov	r0, r3
 8002f04:	3720      	adds	r7, #32
 8002f06:	46bd      	mov	sp, r7
 8002f08:	bd80      	pop	{r7, pc}
 8002f0a:	bf00      	nop

08002f0c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b084      	sub	sp, #16
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
 8002f14:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d101      	bne.n	8002f20 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002f1c:	2301      	movs	r3, #1
 8002f1e:	e0c8      	b.n	80030b2 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002f20:	4b66      	ldr	r3, [pc, #408]	; (80030bc <HAL_RCC_ClockConfig+0x1b0>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f003 0307 	and.w	r3, r3, #7
 8002f28:	683a      	ldr	r2, [r7, #0]
 8002f2a:	429a      	cmp	r2, r3
 8002f2c:	d910      	bls.n	8002f50 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f2e:	4b63      	ldr	r3, [pc, #396]	; (80030bc <HAL_RCC_ClockConfig+0x1b0>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f023 0207 	bic.w	r2, r3, #7
 8002f36:	4961      	ldr	r1, [pc, #388]	; (80030bc <HAL_RCC_ClockConfig+0x1b0>)
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	4313      	orrs	r3, r2
 8002f3c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f3e:	4b5f      	ldr	r3, [pc, #380]	; (80030bc <HAL_RCC_ClockConfig+0x1b0>)
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f003 0307 	and.w	r3, r3, #7
 8002f46:	683a      	ldr	r2, [r7, #0]
 8002f48:	429a      	cmp	r2, r3
 8002f4a:	d001      	beq.n	8002f50 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002f4c:	2301      	movs	r3, #1
 8002f4e:	e0b0      	b.n	80030b2 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f003 0301 	and.w	r3, r3, #1
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d04c      	beq.n	8002ff6 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	685b      	ldr	r3, [r3, #4]
 8002f60:	2b03      	cmp	r3, #3
 8002f62:	d107      	bne.n	8002f74 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f64:	4b56      	ldr	r3, [pc, #344]	; (80030c0 <HAL_RCC_ClockConfig+0x1b4>)
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d121      	bne.n	8002fb4 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8002f70:	2301      	movs	r3, #1
 8002f72:	e09e      	b.n	80030b2 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	685b      	ldr	r3, [r3, #4]
 8002f78:	2b02      	cmp	r3, #2
 8002f7a:	d107      	bne.n	8002f8c <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002f7c:	4b50      	ldr	r3, [pc, #320]	; (80030c0 <HAL_RCC_ClockConfig+0x1b4>)
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d115      	bne.n	8002fb4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002f88:	2301      	movs	r3, #1
 8002f8a:	e092      	b.n	80030b2 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	685b      	ldr	r3, [r3, #4]
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d107      	bne.n	8002fa4 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002f94:	4b4a      	ldr	r3, [pc, #296]	; (80030c0 <HAL_RCC_ClockConfig+0x1b4>)
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f003 0302 	and.w	r3, r3, #2
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d109      	bne.n	8002fb4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002fa0:	2301      	movs	r3, #1
 8002fa2:	e086      	b.n	80030b2 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002fa4:	4b46      	ldr	r3, [pc, #280]	; (80030c0 <HAL_RCC_ClockConfig+0x1b4>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d101      	bne.n	8002fb4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002fb0:	2301      	movs	r3, #1
 8002fb2:	e07e      	b.n	80030b2 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002fb4:	4b42      	ldr	r3, [pc, #264]	; (80030c0 <HAL_RCC_ClockConfig+0x1b4>)
 8002fb6:	689b      	ldr	r3, [r3, #8]
 8002fb8:	f023 0203 	bic.w	r2, r3, #3
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	685b      	ldr	r3, [r3, #4]
 8002fc0:	493f      	ldr	r1, [pc, #252]	; (80030c0 <HAL_RCC_ClockConfig+0x1b4>)
 8002fc2:	4313      	orrs	r3, r2
 8002fc4:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002fc6:	f7ff f85f 	bl	8002088 <HAL_GetTick>
 8002fca:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fcc:	e00a      	b.n	8002fe4 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fce:	f7ff f85b 	bl	8002088 <HAL_GetTick>
 8002fd2:	4602      	mov	r2, r0
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	1ad3      	subs	r3, r2, r3
 8002fd8:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fdc:	4293      	cmp	r3, r2
 8002fde:	d901      	bls.n	8002fe4 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8002fe0:	2303      	movs	r3, #3
 8002fe2:	e066      	b.n	80030b2 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fe4:	4b36      	ldr	r3, [pc, #216]	; (80030c0 <HAL_RCC_ClockConfig+0x1b4>)
 8002fe6:	689b      	ldr	r3, [r3, #8]
 8002fe8:	f003 020c 	and.w	r2, r3, #12
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	685b      	ldr	r3, [r3, #4]
 8002ff0:	009b      	lsls	r3, r3, #2
 8002ff2:	429a      	cmp	r2, r3
 8002ff4:	d1eb      	bne.n	8002fce <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f003 0302 	and.w	r3, r3, #2
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d008      	beq.n	8003014 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003002:	4b2f      	ldr	r3, [pc, #188]	; (80030c0 <HAL_RCC_ClockConfig+0x1b4>)
 8003004:	689b      	ldr	r3, [r3, #8]
 8003006:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	689b      	ldr	r3, [r3, #8]
 800300e:	492c      	ldr	r1, [pc, #176]	; (80030c0 <HAL_RCC_ClockConfig+0x1b4>)
 8003010:	4313      	orrs	r3, r2
 8003012:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003014:	4b29      	ldr	r3, [pc, #164]	; (80030bc <HAL_RCC_ClockConfig+0x1b0>)
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f003 0307 	and.w	r3, r3, #7
 800301c:	683a      	ldr	r2, [r7, #0]
 800301e:	429a      	cmp	r2, r3
 8003020:	d210      	bcs.n	8003044 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003022:	4b26      	ldr	r3, [pc, #152]	; (80030bc <HAL_RCC_ClockConfig+0x1b0>)
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f023 0207 	bic.w	r2, r3, #7
 800302a:	4924      	ldr	r1, [pc, #144]	; (80030bc <HAL_RCC_ClockConfig+0x1b0>)
 800302c:	683b      	ldr	r3, [r7, #0]
 800302e:	4313      	orrs	r3, r2
 8003030:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003032:	4b22      	ldr	r3, [pc, #136]	; (80030bc <HAL_RCC_ClockConfig+0x1b0>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f003 0307 	and.w	r3, r3, #7
 800303a:	683a      	ldr	r2, [r7, #0]
 800303c:	429a      	cmp	r2, r3
 800303e:	d001      	beq.n	8003044 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8003040:	2301      	movs	r3, #1
 8003042:	e036      	b.n	80030b2 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f003 0304 	and.w	r3, r3, #4
 800304c:	2b00      	cmp	r3, #0
 800304e:	d008      	beq.n	8003062 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003050:	4b1b      	ldr	r3, [pc, #108]	; (80030c0 <HAL_RCC_ClockConfig+0x1b4>)
 8003052:	689b      	ldr	r3, [r3, #8]
 8003054:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	68db      	ldr	r3, [r3, #12]
 800305c:	4918      	ldr	r1, [pc, #96]	; (80030c0 <HAL_RCC_ClockConfig+0x1b4>)
 800305e:	4313      	orrs	r3, r2
 8003060:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f003 0308 	and.w	r3, r3, #8
 800306a:	2b00      	cmp	r3, #0
 800306c:	d009      	beq.n	8003082 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800306e:	4b14      	ldr	r3, [pc, #80]	; (80030c0 <HAL_RCC_ClockConfig+0x1b4>)
 8003070:	689b      	ldr	r3, [r3, #8]
 8003072:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	691b      	ldr	r3, [r3, #16]
 800307a:	00db      	lsls	r3, r3, #3
 800307c:	4910      	ldr	r1, [pc, #64]	; (80030c0 <HAL_RCC_ClockConfig+0x1b4>)
 800307e:	4313      	orrs	r3, r2
 8003080:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003082:	f000 f825 	bl	80030d0 <HAL_RCC_GetSysClockFreq>
 8003086:	4601      	mov	r1, r0
 8003088:	4b0d      	ldr	r3, [pc, #52]	; (80030c0 <HAL_RCC_ClockConfig+0x1b4>)
 800308a:	689b      	ldr	r3, [r3, #8]
 800308c:	091b      	lsrs	r3, r3, #4
 800308e:	f003 030f 	and.w	r3, r3, #15
 8003092:	4a0c      	ldr	r2, [pc, #48]	; (80030c4 <HAL_RCC_ClockConfig+0x1b8>)
 8003094:	5cd3      	ldrb	r3, [r2, r3]
 8003096:	f003 031f 	and.w	r3, r3, #31
 800309a:	fa21 f303 	lsr.w	r3, r1, r3
 800309e:	4a0a      	ldr	r2, [pc, #40]	; (80030c8 <HAL_RCC_ClockConfig+0x1bc>)
 80030a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80030a2:	4b0a      	ldr	r3, [pc, #40]	; (80030cc <HAL_RCC_ClockConfig+0x1c0>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	4618      	mov	r0, r3
 80030a8:	f7fe ffa2 	bl	8001ff0 <HAL_InitTick>
 80030ac:	4603      	mov	r3, r0
 80030ae:	72fb      	strb	r3, [r7, #11]

  return status;
 80030b0:	7afb      	ldrb	r3, [r7, #11]
}
 80030b2:	4618      	mov	r0, r3
 80030b4:	3710      	adds	r7, #16
 80030b6:	46bd      	mov	sp, r7
 80030b8:	bd80      	pop	{r7, pc}
 80030ba:	bf00      	nop
 80030bc:	40022000 	.word	0x40022000
 80030c0:	40021000 	.word	0x40021000
 80030c4:	080092bc 	.word	0x080092bc
 80030c8:	20000000 	.word	0x20000000
 80030cc:	20000004 	.word	0x20000004

080030d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80030d0:	b480      	push	{r7}
 80030d2:	b089      	sub	sp, #36	; 0x24
 80030d4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80030d6:	2300      	movs	r3, #0
 80030d8:	61fb      	str	r3, [r7, #28]
 80030da:	2300      	movs	r3, #0
 80030dc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80030de:	4b3d      	ldr	r3, [pc, #244]	; (80031d4 <HAL_RCC_GetSysClockFreq+0x104>)
 80030e0:	689b      	ldr	r3, [r3, #8]
 80030e2:	f003 030c 	and.w	r3, r3, #12
 80030e6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80030e8:	4b3a      	ldr	r3, [pc, #232]	; (80031d4 <HAL_RCC_GetSysClockFreq+0x104>)
 80030ea:	68db      	ldr	r3, [r3, #12]
 80030ec:	f003 0303 	and.w	r3, r3, #3
 80030f0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80030f2:	693b      	ldr	r3, [r7, #16]
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d005      	beq.n	8003104 <HAL_RCC_GetSysClockFreq+0x34>
 80030f8:	693b      	ldr	r3, [r7, #16]
 80030fa:	2b0c      	cmp	r3, #12
 80030fc:	d121      	bne.n	8003142 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	2b01      	cmp	r3, #1
 8003102:	d11e      	bne.n	8003142 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003104:	4b33      	ldr	r3, [pc, #204]	; (80031d4 <HAL_RCC_GetSysClockFreq+0x104>)
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f003 0308 	and.w	r3, r3, #8
 800310c:	2b00      	cmp	r3, #0
 800310e:	d107      	bne.n	8003120 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003110:	4b30      	ldr	r3, [pc, #192]	; (80031d4 <HAL_RCC_GetSysClockFreq+0x104>)
 8003112:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003116:	0a1b      	lsrs	r3, r3, #8
 8003118:	f003 030f 	and.w	r3, r3, #15
 800311c:	61fb      	str	r3, [r7, #28]
 800311e:	e005      	b.n	800312c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003120:	4b2c      	ldr	r3, [pc, #176]	; (80031d4 <HAL_RCC_GetSysClockFreq+0x104>)
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	091b      	lsrs	r3, r3, #4
 8003126:	f003 030f 	and.w	r3, r3, #15
 800312a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800312c:	4a2a      	ldr	r2, [pc, #168]	; (80031d8 <HAL_RCC_GetSysClockFreq+0x108>)
 800312e:	69fb      	ldr	r3, [r7, #28]
 8003130:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003134:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003136:	693b      	ldr	r3, [r7, #16]
 8003138:	2b00      	cmp	r3, #0
 800313a:	d10d      	bne.n	8003158 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800313c:	69fb      	ldr	r3, [r7, #28]
 800313e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003140:	e00a      	b.n	8003158 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003142:	693b      	ldr	r3, [r7, #16]
 8003144:	2b04      	cmp	r3, #4
 8003146:	d102      	bne.n	800314e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003148:	4b24      	ldr	r3, [pc, #144]	; (80031dc <HAL_RCC_GetSysClockFreq+0x10c>)
 800314a:	61bb      	str	r3, [r7, #24]
 800314c:	e004      	b.n	8003158 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800314e:	693b      	ldr	r3, [r7, #16]
 8003150:	2b08      	cmp	r3, #8
 8003152:	d101      	bne.n	8003158 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003154:	4b22      	ldr	r3, [pc, #136]	; (80031e0 <HAL_RCC_GetSysClockFreq+0x110>)
 8003156:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003158:	693b      	ldr	r3, [r7, #16]
 800315a:	2b0c      	cmp	r3, #12
 800315c:	d133      	bne.n	80031c6 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800315e:	4b1d      	ldr	r3, [pc, #116]	; (80031d4 <HAL_RCC_GetSysClockFreq+0x104>)
 8003160:	68db      	ldr	r3, [r3, #12]
 8003162:	f003 0303 	and.w	r3, r3, #3
 8003166:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003168:	68bb      	ldr	r3, [r7, #8]
 800316a:	2b02      	cmp	r3, #2
 800316c:	d002      	beq.n	8003174 <HAL_RCC_GetSysClockFreq+0xa4>
 800316e:	2b03      	cmp	r3, #3
 8003170:	d003      	beq.n	800317a <HAL_RCC_GetSysClockFreq+0xaa>
 8003172:	e005      	b.n	8003180 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003174:	4b19      	ldr	r3, [pc, #100]	; (80031dc <HAL_RCC_GetSysClockFreq+0x10c>)
 8003176:	617b      	str	r3, [r7, #20]
      break;
 8003178:	e005      	b.n	8003186 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800317a:	4b19      	ldr	r3, [pc, #100]	; (80031e0 <HAL_RCC_GetSysClockFreq+0x110>)
 800317c:	617b      	str	r3, [r7, #20]
      break;
 800317e:	e002      	b.n	8003186 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003180:	69fb      	ldr	r3, [r7, #28]
 8003182:	617b      	str	r3, [r7, #20]
      break;
 8003184:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003186:	4b13      	ldr	r3, [pc, #76]	; (80031d4 <HAL_RCC_GetSysClockFreq+0x104>)
 8003188:	68db      	ldr	r3, [r3, #12]
 800318a:	091b      	lsrs	r3, r3, #4
 800318c:	f003 0307 	and.w	r3, r3, #7
 8003190:	3301      	adds	r3, #1
 8003192:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003194:	4b0f      	ldr	r3, [pc, #60]	; (80031d4 <HAL_RCC_GetSysClockFreq+0x104>)
 8003196:	68db      	ldr	r3, [r3, #12]
 8003198:	0a1b      	lsrs	r3, r3, #8
 800319a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800319e:	697a      	ldr	r2, [r7, #20]
 80031a0:	fb02 f203 	mul.w	r2, r2, r3
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80031aa:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80031ac:	4b09      	ldr	r3, [pc, #36]	; (80031d4 <HAL_RCC_GetSysClockFreq+0x104>)
 80031ae:	68db      	ldr	r3, [r3, #12]
 80031b0:	0e5b      	lsrs	r3, r3, #25
 80031b2:	f003 0303 	and.w	r3, r3, #3
 80031b6:	3301      	adds	r3, #1
 80031b8:	005b      	lsls	r3, r3, #1
 80031ba:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80031bc:	697a      	ldr	r2, [r7, #20]
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80031c4:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80031c6:	69bb      	ldr	r3, [r7, #24]
}
 80031c8:	4618      	mov	r0, r3
 80031ca:	3724      	adds	r7, #36	; 0x24
 80031cc:	46bd      	mov	sp, r7
 80031ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d2:	4770      	bx	lr
 80031d4:	40021000 	.word	0x40021000
 80031d8:	080092d4 	.word	0x080092d4
 80031dc:	00f42400 	.word	0x00f42400
 80031e0:	007a1200 	.word	0x007a1200

080031e4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80031e4:	b480      	push	{r7}
 80031e6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80031e8:	4b03      	ldr	r3, [pc, #12]	; (80031f8 <HAL_RCC_GetHCLKFreq+0x14>)
 80031ea:	681b      	ldr	r3, [r3, #0]
}
 80031ec:	4618      	mov	r0, r3
 80031ee:	46bd      	mov	sp, r7
 80031f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f4:	4770      	bx	lr
 80031f6:	bf00      	nop
 80031f8:	20000000 	.word	0x20000000

080031fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003200:	f7ff fff0 	bl	80031e4 <HAL_RCC_GetHCLKFreq>
 8003204:	4601      	mov	r1, r0
 8003206:	4b06      	ldr	r3, [pc, #24]	; (8003220 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003208:	689b      	ldr	r3, [r3, #8]
 800320a:	0a1b      	lsrs	r3, r3, #8
 800320c:	f003 0307 	and.w	r3, r3, #7
 8003210:	4a04      	ldr	r2, [pc, #16]	; (8003224 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003212:	5cd3      	ldrb	r3, [r2, r3]
 8003214:	f003 031f 	and.w	r3, r3, #31
 8003218:	fa21 f303 	lsr.w	r3, r1, r3
}
 800321c:	4618      	mov	r0, r3
 800321e:	bd80      	pop	{r7, pc}
 8003220:	40021000 	.word	0x40021000
 8003224:	080092cc 	.word	0x080092cc

08003228 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800322c:	f7ff ffda 	bl	80031e4 <HAL_RCC_GetHCLKFreq>
 8003230:	4601      	mov	r1, r0
 8003232:	4b06      	ldr	r3, [pc, #24]	; (800324c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003234:	689b      	ldr	r3, [r3, #8]
 8003236:	0adb      	lsrs	r3, r3, #11
 8003238:	f003 0307 	and.w	r3, r3, #7
 800323c:	4a04      	ldr	r2, [pc, #16]	; (8003250 <HAL_RCC_GetPCLK2Freq+0x28>)
 800323e:	5cd3      	ldrb	r3, [r2, r3]
 8003240:	f003 031f 	and.w	r3, r3, #31
 8003244:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003248:	4618      	mov	r0, r3
 800324a:	bd80      	pop	{r7, pc}
 800324c:	40021000 	.word	0x40021000
 8003250:	080092cc 	.word	0x080092cc

08003254 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b086      	sub	sp, #24
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800325c:	2300      	movs	r3, #0
 800325e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003260:	4b2a      	ldr	r3, [pc, #168]	; (800330c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003262:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003264:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003268:	2b00      	cmp	r3, #0
 800326a:	d003      	beq.n	8003274 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800326c:	f7ff f9ca 	bl	8002604 <HAL_PWREx_GetVoltageRange>
 8003270:	6178      	str	r0, [r7, #20]
 8003272:	e014      	b.n	800329e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003274:	4b25      	ldr	r3, [pc, #148]	; (800330c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003276:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003278:	4a24      	ldr	r2, [pc, #144]	; (800330c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800327a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800327e:	6593      	str	r3, [r2, #88]	; 0x58
 8003280:	4b22      	ldr	r3, [pc, #136]	; (800330c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003282:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003284:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003288:	60fb      	str	r3, [r7, #12]
 800328a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800328c:	f7ff f9ba 	bl	8002604 <HAL_PWREx_GetVoltageRange>
 8003290:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003292:	4b1e      	ldr	r3, [pc, #120]	; (800330c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003294:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003296:	4a1d      	ldr	r2, [pc, #116]	; (800330c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003298:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800329c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800329e:	697b      	ldr	r3, [r7, #20]
 80032a0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80032a4:	d10b      	bne.n	80032be <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	2b80      	cmp	r3, #128	; 0x80
 80032aa:	d919      	bls.n	80032e0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2ba0      	cmp	r3, #160	; 0xa0
 80032b0:	d902      	bls.n	80032b8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80032b2:	2302      	movs	r3, #2
 80032b4:	613b      	str	r3, [r7, #16]
 80032b6:	e013      	b.n	80032e0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80032b8:	2301      	movs	r3, #1
 80032ba:	613b      	str	r3, [r7, #16]
 80032bc:	e010      	b.n	80032e0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	2b80      	cmp	r3, #128	; 0x80
 80032c2:	d902      	bls.n	80032ca <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80032c4:	2303      	movs	r3, #3
 80032c6:	613b      	str	r3, [r7, #16]
 80032c8:	e00a      	b.n	80032e0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	2b80      	cmp	r3, #128	; 0x80
 80032ce:	d102      	bne.n	80032d6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80032d0:	2302      	movs	r3, #2
 80032d2:	613b      	str	r3, [r7, #16]
 80032d4:	e004      	b.n	80032e0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	2b70      	cmp	r3, #112	; 0x70
 80032da:	d101      	bne.n	80032e0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80032dc:	2301      	movs	r3, #1
 80032de:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80032e0:	4b0b      	ldr	r3, [pc, #44]	; (8003310 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f023 0207 	bic.w	r2, r3, #7
 80032e8:	4909      	ldr	r1, [pc, #36]	; (8003310 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80032ea:	693b      	ldr	r3, [r7, #16]
 80032ec:	4313      	orrs	r3, r2
 80032ee:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80032f0:	4b07      	ldr	r3, [pc, #28]	; (8003310 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f003 0307 	and.w	r3, r3, #7
 80032f8:	693a      	ldr	r2, [r7, #16]
 80032fa:	429a      	cmp	r2, r3
 80032fc:	d001      	beq.n	8003302 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80032fe:	2301      	movs	r3, #1
 8003300:	e000      	b.n	8003304 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003302:	2300      	movs	r3, #0
}
 8003304:	4618      	mov	r0, r3
 8003306:	3718      	adds	r7, #24
 8003308:	46bd      	mov	sp, r7
 800330a:	bd80      	pop	{r7, pc}
 800330c:	40021000 	.word	0x40021000
 8003310:	40022000 	.word	0x40022000

08003314 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003314:	b580      	push	{r7, lr}
 8003316:	b086      	sub	sp, #24
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800331c:	2300      	movs	r3, #0
 800331e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003320:	2300      	movs	r3, #0
 8003322:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800332c:	2b00      	cmp	r3, #0
 800332e:	d02f      	beq.n	8003390 <HAL_RCCEx_PeriphCLKConfig+0x7c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003334:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003338:	d005      	beq.n	8003346 <HAL_RCCEx_PeriphCLKConfig+0x32>
 800333a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800333e:	d015      	beq.n	800336c <HAL_RCCEx_PeriphCLKConfig+0x58>
 8003340:	2b00      	cmp	r3, #0
 8003342:	d007      	beq.n	8003354 <HAL_RCCEx_PeriphCLKConfig+0x40>
 8003344:	e00f      	b.n	8003366 <HAL_RCCEx_PeriphCLKConfig+0x52>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8003346:	4bac      	ldr	r3, [pc, #688]	; (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8003348:	68db      	ldr	r3, [r3, #12]
 800334a:	4aab      	ldr	r2, [pc, #684]	; (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 800334c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003350:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003352:	e00c      	b.n	800336e <HAL_RCCEx_PeriphCLKConfig+0x5a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	3304      	adds	r3, #4
 8003358:	2100      	movs	r1, #0
 800335a:	4618      	mov	r0, r3
 800335c:	f000 f9dc 	bl	8003718 <RCCEx_PLLSAI1_Config>
 8003360:	4603      	mov	r3, r0
 8003362:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003364:	e003      	b.n	800336e <HAL_RCCEx_PeriphCLKConfig+0x5a>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003366:	2301      	movs	r3, #1
 8003368:	74fb      	strb	r3, [r7, #19]
      break;
 800336a:	e000      	b.n	800336e <HAL_RCCEx_PeriphCLKConfig+0x5a>
      break;
 800336c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800336e:	7cfb      	ldrb	r3, [r7, #19]
 8003370:	2b00      	cmp	r3, #0
 8003372:	d10b      	bne.n	800338c <HAL_RCCEx_PeriphCLKConfig+0x78>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003374:	4ba0      	ldr	r3, [pc, #640]	; (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8003376:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800337a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003382:	499d      	ldr	r1, [pc, #628]	; (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8003384:	4313      	orrs	r3, r2
 8003386:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800338a:	e001      	b.n	8003390 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800338c:	7cfb      	ldrb	r3, [r7, #19]
 800338e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003398:	2b00      	cmp	r3, #0
 800339a:	f000 8099 	beq.w	80034d0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    FlagStatus       pwrclkchanged = RESET;
 800339e:	2300      	movs	r3, #0
 80033a0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80033a2:	4b95      	ldr	r3, [pc, #596]	; (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80033a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d101      	bne.n	80033b2 <HAL_RCCEx_PeriphCLKConfig+0x9e>
 80033ae:	2301      	movs	r3, #1
 80033b0:	e000      	b.n	80033b4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
 80033b2:	2300      	movs	r3, #0
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d00d      	beq.n	80033d4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80033b8:	4b8f      	ldr	r3, [pc, #572]	; (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80033ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033bc:	4a8e      	ldr	r2, [pc, #568]	; (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80033be:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80033c2:	6593      	str	r3, [r2, #88]	; 0x58
 80033c4:	4b8c      	ldr	r3, [pc, #560]	; (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80033c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033cc:	60bb      	str	r3, [r7, #8]
 80033ce:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80033d0:	2301      	movs	r3, #1
 80033d2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80033d4:	4b89      	ldr	r3, [pc, #548]	; (80035fc <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	4a88      	ldr	r2, [pc, #544]	; (80035fc <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80033da:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80033de:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80033e0:	f7fe fe52 	bl	8002088 <HAL_GetTick>
 80033e4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80033e6:	e009      	b.n	80033fc <HAL_RCCEx_PeriphCLKConfig+0xe8>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033e8:	f7fe fe4e 	bl	8002088 <HAL_GetTick>
 80033ec:	4602      	mov	r2, r0
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	1ad3      	subs	r3, r2, r3
 80033f2:	2b02      	cmp	r3, #2
 80033f4:	d902      	bls.n	80033fc <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        ret = HAL_TIMEOUT;
 80033f6:	2303      	movs	r3, #3
 80033f8:	74fb      	strb	r3, [r7, #19]
        break;
 80033fa:	e005      	b.n	8003408 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80033fc:	4b7f      	ldr	r3, [pc, #508]	; (80035fc <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003404:	2b00      	cmp	r3, #0
 8003406:	d0ef      	beq.n	80033e8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      }
    }

    if(ret == HAL_OK)
 8003408:	7cfb      	ldrb	r3, [r7, #19]
 800340a:	2b00      	cmp	r3, #0
 800340c:	d155      	bne.n	80034ba <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800340e:	4b7a      	ldr	r3, [pc, #488]	; (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8003410:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003414:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003418:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800341a:	697b      	ldr	r3, [r7, #20]
 800341c:	2b00      	cmp	r3, #0
 800341e:	d01e      	beq.n	800345e <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003424:	697a      	ldr	r2, [r7, #20]
 8003426:	429a      	cmp	r2, r3
 8003428:	d019      	beq.n	800345e <HAL_RCCEx_PeriphCLKConfig+0x14a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800342a:	4b73      	ldr	r3, [pc, #460]	; (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 800342c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003430:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003434:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003436:	4b70      	ldr	r3, [pc, #448]	; (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8003438:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800343c:	4a6e      	ldr	r2, [pc, #440]	; (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 800343e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003442:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003446:	4b6c      	ldr	r3, [pc, #432]	; (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8003448:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800344c:	4a6a      	ldr	r2, [pc, #424]	; (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 800344e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003452:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003456:	4a68      	ldr	r2, [pc, #416]	; (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8003458:	697b      	ldr	r3, [r7, #20]
 800345a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800345e:	697b      	ldr	r3, [r7, #20]
 8003460:	f003 0301 	and.w	r3, r3, #1
 8003464:	2b00      	cmp	r3, #0
 8003466:	d016      	beq.n	8003496 <HAL_RCCEx_PeriphCLKConfig+0x182>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003468:	f7fe fe0e 	bl	8002088 <HAL_GetTick>
 800346c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800346e:	e00b      	b.n	8003488 <HAL_RCCEx_PeriphCLKConfig+0x174>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003470:	f7fe fe0a 	bl	8002088 <HAL_GetTick>
 8003474:	4602      	mov	r2, r0
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	1ad3      	subs	r3, r2, r3
 800347a:	f241 3288 	movw	r2, #5000	; 0x1388
 800347e:	4293      	cmp	r3, r2
 8003480:	d902      	bls.n	8003488 <HAL_RCCEx_PeriphCLKConfig+0x174>
          {
            ret = HAL_TIMEOUT;
 8003482:	2303      	movs	r3, #3
 8003484:	74fb      	strb	r3, [r7, #19]
            break;
 8003486:	e006      	b.n	8003496 <HAL_RCCEx_PeriphCLKConfig+0x182>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003488:	4b5b      	ldr	r3, [pc, #364]	; (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 800348a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800348e:	f003 0302 	and.w	r3, r3, #2
 8003492:	2b00      	cmp	r3, #0
 8003494:	d0ec      	beq.n	8003470 <HAL_RCCEx_PeriphCLKConfig+0x15c>
          }
        }
      }

      if(ret == HAL_OK)
 8003496:	7cfb      	ldrb	r3, [r7, #19]
 8003498:	2b00      	cmp	r3, #0
 800349a:	d10b      	bne.n	80034b4 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800349c:	4b56      	ldr	r3, [pc, #344]	; (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 800349e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034a2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80034aa:	4953      	ldr	r1, [pc, #332]	; (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80034ac:	4313      	orrs	r3, r2
 80034ae:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80034b2:	e004      	b.n	80034be <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80034b4:	7cfb      	ldrb	r3, [r7, #19]
 80034b6:	74bb      	strb	r3, [r7, #18]
 80034b8:	e001      	b.n	80034be <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034ba:	7cfb      	ldrb	r3, [r7, #19]
 80034bc:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80034be:	7c7b      	ldrb	r3, [r7, #17]
 80034c0:	2b01      	cmp	r3, #1
 80034c2:	d105      	bne.n	80034d0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034c4:	4b4c      	ldr	r3, [pc, #304]	; (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80034c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034c8:	4a4b      	ldr	r2, [pc, #300]	; (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80034ca:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80034ce:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f003 0301 	and.w	r3, r3, #1
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d00a      	beq.n	80034f2 <HAL_RCCEx_PeriphCLKConfig+0x1de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80034dc:	4b46      	ldr	r3, [pc, #280]	; (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80034de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034e2:	f023 0203 	bic.w	r2, r3, #3
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	6a1b      	ldr	r3, [r3, #32]
 80034ea:	4943      	ldr	r1, [pc, #268]	; (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80034ec:	4313      	orrs	r3, r2
 80034ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f003 0302 	and.w	r3, r3, #2
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d00a      	beq.n	8003514 <HAL_RCCEx_PeriphCLKConfig+0x200>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80034fe:	4b3e      	ldr	r3, [pc, #248]	; (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8003500:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003504:	f023 020c 	bic.w	r2, r3, #12
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800350c:	493a      	ldr	r1, [pc, #232]	; (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 800350e:	4313      	orrs	r3, r2
 8003510:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f003 0320 	and.w	r3, r3, #32
 800351c:	2b00      	cmp	r3, #0
 800351e:	d00a      	beq.n	8003536 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003520:	4b35      	ldr	r3, [pc, #212]	; (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8003522:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003526:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800352e:	4932      	ldr	r1, [pc, #200]	; (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8003530:	4313      	orrs	r3, r2
 8003532:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800353e:	2b00      	cmp	r3, #0
 8003540:	d00a      	beq.n	8003558 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003542:	4b2d      	ldr	r3, [pc, #180]	; (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8003544:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003548:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003550:	4929      	ldr	r1, [pc, #164]	; (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8003552:	4313      	orrs	r3, r2
 8003554:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003560:	2b00      	cmp	r3, #0
 8003562:	d00a      	beq.n	800357a <HAL_RCCEx_PeriphCLKConfig+0x266>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003564:	4b24      	ldr	r3, [pc, #144]	; (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8003566:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800356a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003572:	4921      	ldr	r1, [pc, #132]	; (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8003574:	4313      	orrs	r3, r2
 8003576:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003582:	2b00      	cmp	r3, #0
 8003584:	d00a      	beq.n	800359c <HAL_RCCEx_PeriphCLKConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003586:	4b1c      	ldr	r3, [pc, #112]	; (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8003588:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800358c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003594:	4918      	ldr	r1, [pc, #96]	; (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8003596:	4313      	orrs	r3, r2
 8003598:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d00a      	beq.n	80035be <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80035a8:	4b13      	ldr	r3, [pc, #76]	; (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80035aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035ae:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035b6:	4910      	ldr	r1, [pc, #64]	; (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80035b8:	4313      	orrs	r3, r2
 80035ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d02c      	beq.n	8003624 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80035ca:	4b0b      	ldr	r3, [pc, #44]	; (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80035cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035d0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035d8:	4907      	ldr	r1, [pc, #28]	; (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80035da:	4313      	orrs	r3, r2
 80035dc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035e4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80035e8:	d10a      	bne.n	8003600 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80035ea:	4b03      	ldr	r3, [pc, #12]	; (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80035ec:	68db      	ldr	r3, [r3, #12]
 80035ee:	4a02      	ldr	r2, [pc, #8]	; (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80035f0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80035f4:	60d3      	str	r3, [r2, #12]
 80035f6:	e015      	b.n	8003624 <HAL_RCCEx_PeriphCLKConfig+0x310>
 80035f8:	40021000 	.word	0x40021000
 80035fc:	40007000 	.word	0x40007000
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003604:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003608:	d10c      	bne.n	8003624 <HAL_RCCEx_PeriphCLKConfig+0x310>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	3304      	adds	r3, #4
 800360e:	2101      	movs	r1, #1
 8003610:	4618      	mov	r0, r3
 8003612:	f000 f881 	bl	8003718 <RCCEx_PLLSAI1_Config>
 8003616:	4603      	mov	r3, r0
 8003618:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800361a:	7cfb      	ldrb	r3, [r7, #19]
 800361c:	2b00      	cmp	r3, #0
 800361e:	d001      	beq.n	8003624 <HAL_RCCEx_PeriphCLKConfig+0x310>
        {
          /* set overall return value */
          status = ret;
 8003620:	7cfb      	ldrb	r3, [r7, #19]
 8003622:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800362c:	2b00      	cmp	r3, #0
 800362e:	d028      	beq.n	8003682 <HAL_RCCEx_PeriphCLKConfig+0x36e>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003630:	4b30      	ldr	r3, [pc, #192]	; (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003632:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003636:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800363e:	492d      	ldr	r1, [pc, #180]	; (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003640:	4313      	orrs	r3, r2
 8003642:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800364a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800364e:	d106      	bne.n	800365e <HAL_RCCEx_PeriphCLKConfig+0x34a>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003650:	4b28      	ldr	r3, [pc, #160]	; (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003652:	68db      	ldr	r3, [r3, #12]
 8003654:	4a27      	ldr	r2, [pc, #156]	; (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003656:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800365a:	60d3      	str	r3, [r2, #12]
 800365c:	e011      	b.n	8003682 <HAL_RCCEx_PeriphCLKConfig+0x36e>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003662:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003666:	d10c      	bne.n	8003682 <HAL_RCCEx_PeriphCLKConfig+0x36e>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	3304      	adds	r3, #4
 800366c:	2101      	movs	r1, #1
 800366e:	4618      	mov	r0, r3
 8003670:	f000 f852 	bl	8003718 <RCCEx_PLLSAI1_Config>
 8003674:	4603      	mov	r3, r0
 8003676:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003678:	7cfb      	ldrb	r3, [r7, #19]
 800367a:	2b00      	cmp	r3, #0
 800367c:	d001      	beq.n	8003682 <HAL_RCCEx_PeriphCLKConfig+0x36e>
      {
        /* set overall return value */
        status = ret;
 800367e:	7cfb      	ldrb	r3, [r7, #19]
 8003680:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800368a:	2b00      	cmp	r3, #0
 800368c:	d01c      	beq.n	80036c8 <HAL_RCCEx_PeriphCLKConfig+0x3b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800368e:	4b19      	ldr	r3, [pc, #100]	; (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003690:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003694:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800369c:	4915      	ldr	r1, [pc, #84]	; (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800369e:	4313      	orrs	r3, r2
 80036a0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80036a8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80036ac:	d10c      	bne.n	80036c8 <HAL_RCCEx_PeriphCLKConfig+0x3b4>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	3304      	adds	r3, #4
 80036b2:	2102      	movs	r1, #2
 80036b4:	4618      	mov	r0, r3
 80036b6:	f000 f82f 	bl	8003718 <RCCEx_PLLSAI1_Config>
 80036ba:	4603      	mov	r3, r0
 80036bc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80036be:	7cfb      	ldrb	r3, [r7, #19]
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d001      	beq.n	80036c8 <HAL_RCCEx_PeriphCLKConfig+0x3b4>
      {
        /* set overall return value */
        status = ret;
 80036c4:	7cfb      	ldrb	r3, [r7, #19]
 80036c6:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d00a      	beq.n	80036ea <HAL_RCCEx_PeriphCLKConfig+0x3d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80036d4:	4b07      	ldr	r3, [pc, #28]	; (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036da:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036e2:	4904      	ldr	r1, [pc, #16]	; (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036e4:	4313      	orrs	r3, r2
 80036e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80036ea:	7cbb      	ldrb	r3, [r7, #18]
}
 80036ec:	4618      	mov	r0, r3
 80036ee:	3718      	adds	r7, #24
 80036f0:	46bd      	mov	sp, r7
 80036f2:	bd80      	pop	{r7, pc}
 80036f4:	40021000 	.word	0x40021000

080036f8 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 80036f8:	b480      	push	{r7}
 80036fa:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 80036fc:	4b05      	ldr	r3, [pc, #20]	; (8003714 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	4a04      	ldr	r2, [pc, #16]	; (8003714 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8003702:	f043 0304 	orr.w	r3, r3, #4
 8003706:	6013      	str	r3, [r2, #0]
}
 8003708:	bf00      	nop
 800370a:	46bd      	mov	sp, r7
 800370c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003710:	4770      	bx	lr
 8003712:	bf00      	nop
 8003714:	40021000 	.word	0x40021000

08003718 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003718:	b580      	push	{r7, lr}
 800371a:	b084      	sub	sp, #16
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
 8003720:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003722:	2300      	movs	r3, #0
 8003724:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003726:	4b73      	ldr	r3, [pc, #460]	; (80038f4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003728:	68db      	ldr	r3, [r3, #12]
 800372a:	f003 0303 	and.w	r3, r3, #3
 800372e:	2b00      	cmp	r3, #0
 8003730:	d018      	beq.n	8003764 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003732:	4b70      	ldr	r3, [pc, #448]	; (80038f4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003734:	68db      	ldr	r3, [r3, #12]
 8003736:	f003 0203 	and.w	r2, r3, #3
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	429a      	cmp	r2, r3
 8003740:	d10d      	bne.n	800375e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
       ||
 8003746:	2b00      	cmp	r3, #0
 8003748:	d009      	beq.n	800375e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800374a:	4b6a      	ldr	r3, [pc, #424]	; (80038f4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800374c:	68db      	ldr	r3, [r3, #12]
 800374e:	091b      	lsrs	r3, r3, #4
 8003750:	f003 0307 	and.w	r3, r3, #7
 8003754:	1c5a      	adds	r2, r3, #1
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	685b      	ldr	r3, [r3, #4]
       ||
 800375a:	429a      	cmp	r2, r3
 800375c:	d044      	beq.n	80037e8 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 800375e:	2301      	movs	r3, #1
 8003760:	73fb      	strb	r3, [r7, #15]
 8003762:	e041      	b.n	80037e8 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	2b02      	cmp	r3, #2
 800376a:	d00c      	beq.n	8003786 <RCCEx_PLLSAI1_Config+0x6e>
 800376c:	2b03      	cmp	r3, #3
 800376e:	d013      	beq.n	8003798 <RCCEx_PLLSAI1_Config+0x80>
 8003770:	2b01      	cmp	r3, #1
 8003772:	d120      	bne.n	80037b6 <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003774:	4b5f      	ldr	r3, [pc, #380]	; (80038f4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f003 0302 	and.w	r3, r3, #2
 800377c:	2b00      	cmp	r3, #0
 800377e:	d11d      	bne.n	80037bc <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 8003780:	2301      	movs	r3, #1
 8003782:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003784:	e01a      	b.n	80037bc <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003786:	4b5b      	ldr	r3, [pc, #364]	; (80038f4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800378e:	2b00      	cmp	r3, #0
 8003790:	d116      	bne.n	80037c0 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 8003792:	2301      	movs	r3, #1
 8003794:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003796:	e013      	b.n	80037c0 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003798:	4b56      	ldr	r3, [pc, #344]	; (80038f4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d10f      	bne.n	80037c4 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80037a4:	4b53      	ldr	r3, [pc, #332]	; (80038f4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d109      	bne.n	80037c4 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 80037b0:	2301      	movs	r3, #1
 80037b2:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80037b4:	e006      	b.n	80037c4 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 80037b6:	2301      	movs	r3, #1
 80037b8:	73fb      	strb	r3, [r7, #15]
      break;
 80037ba:	e004      	b.n	80037c6 <RCCEx_PLLSAI1_Config+0xae>
      break;
 80037bc:	bf00      	nop
 80037be:	e002      	b.n	80037c6 <RCCEx_PLLSAI1_Config+0xae>
      break;
 80037c0:	bf00      	nop
 80037c2:	e000      	b.n	80037c6 <RCCEx_PLLSAI1_Config+0xae>
      break;
 80037c4:	bf00      	nop
    }

    if(status == HAL_OK)
 80037c6:	7bfb      	ldrb	r3, [r7, #15]
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d10d      	bne.n	80037e8 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80037cc:	4b49      	ldr	r3, [pc, #292]	; (80038f4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80037ce:	68db      	ldr	r3, [r3, #12]
 80037d0:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	6819      	ldr	r1, [r3, #0]
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	685b      	ldr	r3, [r3, #4]
 80037dc:	3b01      	subs	r3, #1
 80037de:	011b      	lsls	r3, r3, #4
 80037e0:	430b      	orrs	r3, r1
 80037e2:	4944      	ldr	r1, [pc, #272]	; (80038f4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80037e4:	4313      	orrs	r3, r2
 80037e6:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80037e8:	7bfb      	ldrb	r3, [r7, #15]
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d17c      	bne.n	80038e8 <RCCEx_PLLSAI1_Config+0x1d0>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80037ee:	4b41      	ldr	r3, [pc, #260]	; (80038f4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	4a40      	ldr	r2, [pc, #256]	; (80038f4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80037f4:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80037f8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80037fa:	f7fe fc45 	bl	8002088 <HAL_GetTick>
 80037fe:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003800:	e009      	b.n	8003816 <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003802:	f7fe fc41 	bl	8002088 <HAL_GetTick>
 8003806:	4602      	mov	r2, r0
 8003808:	68bb      	ldr	r3, [r7, #8]
 800380a:	1ad3      	subs	r3, r2, r3
 800380c:	2b02      	cmp	r3, #2
 800380e:	d902      	bls.n	8003816 <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8003810:	2303      	movs	r3, #3
 8003812:	73fb      	strb	r3, [r7, #15]
        break;
 8003814:	e005      	b.n	8003822 <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003816:	4b37      	ldr	r3, [pc, #220]	; (80038f4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800381e:	2b00      	cmp	r3, #0
 8003820:	d1ef      	bne.n	8003802 <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8003822:	7bfb      	ldrb	r3, [r7, #15]
 8003824:	2b00      	cmp	r3, #0
 8003826:	d15f      	bne.n	80038e8 <RCCEx_PLLSAI1_Config+0x1d0>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	2b00      	cmp	r3, #0
 800382c:	d110      	bne.n	8003850 <RCCEx_PLLSAI1_Config+0x138>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800382e:	4b31      	ldr	r3, [pc, #196]	; (80038f4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003830:	691b      	ldr	r3, [r3, #16]
 8003832:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8003836:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800383a:	687a      	ldr	r2, [r7, #4]
 800383c:	6892      	ldr	r2, [r2, #8]
 800383e:	0211      	lsls	r1, r2, #8
 8003840:	687a      	ldr	r2, [r7, #4]
 8003842:	68d2      	ldr	r2, [r2, #12]
 8003844:	06d2      	lsls	r2, r2, #27
 8003846:	430a      	orrs	r2, r1
 8003848:	492a      	ldr	r1, [pc, #168]	; (80038f4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800384a:	4313      	orrs	r3, r2
 800384c:	610b      	str	r3, [r1, #16]
 800384e:	e027      	b.n	80038a0 <RCCEx_PLLSAI1_Config+0x188>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003850:	683b      	ldr	r3, [r7, #0]
 8003852:	2b01      	cmp	r3, #1
 8003854:	d112      	bne.n	800387c <RCCEx_PLLSAI1_Config+0x164>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003856:	4b27      	ldr	r3, [pc, #156]	; (80038f4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003858:	691b      	ldr	r3, [r3, #16]
 800385a:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800385e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003862:	687a      	ldr	r2, [r7, #4]
 8003864:	6892      	ldr	r2, [r2, #8]
 8003866:	0211      	lsls	r1, r2, #8
 8003868:	687a      	ldr	r2, [r7, #4]
 800386a:	6912      	ldr	r2, [r2, #16]
 800386c:	0852      	lsrs	r2, r2, #1
 800386e:	3a01      	subs	r2, #1
 8003870:	0552      	lsls	r2, r2, #21
 8003872:	430a      	orrs	r2, r1
 8003874:	491f      	ldr	r1, [pc, #124]	; (80038f4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003876:	4313      	orrs	r3, r2
 8003878:	610b      	str	r3, [r1, #16]
 800387a:	e011      	b.n	80038a0 <RCCEx_PLLSAI1_Config+0x188>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800387c:	4b1d      	ldr	r3, [pc, #116]	; (80038f4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800387e:	691b      	ldr	r3, [r3, #16]
 8003880:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003884:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003888:	687a      	ldr	r2, [r7, #4]
 800388a:	6892      	ldr	r2, [r2, #8]
 800388c:	0211      	lsls	r1, r2, #8
 800388e:	687a      	ldr	r2, [r7, #4]
 8003890:	6952      	ldr	r2, [r2, #20]
 8003892:	0852      	lsrs	r2, r2, #1
 8003894:	3a01      	subs	r2, #1
 8003896:	0652      	lsls	r2, r2, #25
 8003898:	430a      	orrs	r2, r1
 800389a:	4916      	ldr	r1, [pc, #88]	; (80038f4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800389c:	4313      	orrs	r3, r2
 800389e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80038a0:	4b14      	ldr	r3, [pc, #80]	; (80038f4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	4a13      	ldr	r2, [pc, #76]	; (80038f4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80038a6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80038aa:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038ac:	f7fe fbec 	bl	8002088 <HAL_GetTick>
 80038b0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80038b2:	e009      	b.n	80038c8 <RCCEx_PLLSAI1_Config+0x1b0>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80038b4:	f7fe fbe8 	bl	8002088 <HAL_GetTick>
 80038b8:	4602      	mov	r2, r0
 80038ba:	68bb      	ldr	r3, [r7, #8]
 80038bc:	1ad3      	subs	r3, r2, r3
 80038be:	2b02      	cmp	r3, #2
 80038c0:	d902      	bls.n	80038c8 <RCCEx_PLLSAI1_Config+0x1b0>
        {
          status = HAL_TIMEOUT;
 80038c2:	2303      	movs	r3, #3
 80038c4:	73fb      	strb	r3, [r7, #15]
          break;
 80038c6:	e005      	b.n	80038d4 <RCCEx_PLLSAI1_Config+0x1bc>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80038c8:	4b0a      	ldr	r3, [pc, #40]	; (80038f4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d0ef      	beq.n	80038b4 <RCCEx_PLLSAI1_Config+0x19c>
        }
      }

      if(status == HAL_OK)
 80038d4:	7bfb      	ldrb	r3, [r7, #15]
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d106      	bne.n	80038e8 <RCCEx_PLLSAI1_Config+0x1d0>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80038da:	4b06      	ldr	r3, [pc, #24]	; (80038f4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80038dc:	691a      	ldr	r2, [r3, #16]
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	699b      	ldr	r3, [r3, #24]
 80038e2:	4904      	ldr	r1, [pc, #16]	; (80038f4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80038e4:	4313      	orrs	r3, r2
 80038e6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80038e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80038ea:	4618      	mov	r0, r3
 80038ec:	3710      	adds	r7, #16
 80038ee:	46bd      	mov	sp, r7
 80038f0:	bd80      	pop	{r7, pc}
 80038f2:	bf00      	nop
 80038f4:	40021000 	.word	0x40021000

080038f8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80038f8:	b580      	push	{r7, lr}
 80038fa:	b082      	sub	sp, #8
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	2b00      	cmp	r3, #0
 8003904:	d101      	bne.n	800390a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003906:	2301      	movs	r3, #1
 8003908:	e040      	b.n	800398c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800390e:	2b00      	cmp	r3, #0
 8003910:	d106      	bne.n	8003920 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	2200      	movs	r2, #0
 8003916:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800391a:	6878      	ldr	r0, [r7, #4]
 800391c:	f7fe f9ce 	bl	8001cbc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2224      	movs	r2, #36	; 0x24
 8003924:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	681a      	ldr	r2, [r3, #0]
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f022 0201 	bic.w	r2, r2, #1
 8003934:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003936:	6878      	ldr	r0, [r7, #4]
 8003938:	f000 f98c 	bl	8003c54 <UART_SetConfig>
 800393c:	4603      	mov	r3, r0
 800393e:	2b01      	cmp	r3, #1
 8003940:	d101      	bne.n	8003946 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003942:	2301      	movs	r3, #1
 8003944:	e022      	b.n	800398c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800394a:	2b00      	cmp	r3, #0
 800394c:	d002      	beq.n	8003954 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800394e:	6878      	ldr	r0, [r7, #4]
 8003950:	f000 fc66 	bl	8004220 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	685a      	ldr	r2, [r3, #4]
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003962:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	689a      	ldr	r2, [r3, #8]
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003972:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	681a      	ldr	r2, [r3, #0]
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f042 0201 	orr.w	r2, r2, #1
 8003982:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003984:	6878      	ldr	r0, [r7, #4]
 8003986:	f000 fced 	bl	8004364 <UART_CheckIdleState>
 800398a:	4603      	mov	r3, r0
}
 800398c:	4618      	mov	r0, r3
 800398e:	3708      	adds	r7, #8
 8003990:	46bd      	mov	sp, r7
 8003992:	bd80      	pop	{r7, pc}

08003994 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	b08a      	sub	sp, #40	; 0x28
 8003998:	af02      	add	r7, sp, #8
 800399a:	60f8      	str	r0, [r7, #12]
 800399c:	60b9      	str	r1, [r7, #8]
 800399e:	603b      	str	r3, [r7, #0]
 80039a0:	4613      	mov	r3, r2
 80039a2:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80039a8:	2b20      	cmp	r3, #32
 80039aa:	f040 8081 	bne.w	8003ab0 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 80039ae:	68bb      	ldr	r3, [r7, #8]
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d002      	beq.n	80039ba <HAL_UART_Transmit+0x26>
 80039b4:	88fb      	ldrh	r3, [r7, #6]
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d101      	bne.n	80039be <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80039ba:	2301      	movs	r3, #1
 80039bc:	e079      	b.n	8003ab2 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 80039c4:	2b01      	cmp	r3, #1
 80039c6:	d101      	bne.n	80039cc <HAL_UART_Transmit+0x38>
 80039c8:	2302      	movs	r3, #2
 80039ca:	e072      	b.n	8003ab2 <HAL_UART_Transmit+0x11e>
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	2201      	movs	r2, #1
 80039d0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	2200      	movs	r2, #0
 80039d8:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	2221      	movs	r2, #33	; 0x21
 80039de:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 80039e0:	f7fe fb52 	bl	8002088 <HAL_GetTick>
 80039e4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	88fa      	ldrh	r2, [r7, #6]
 80039ea:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	88fa      	ldrh	r2, [r7, #6]
 80039f2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	689b      	ldr	r3, [r3, #8]
 80039fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80039fe:	d108      	bne.n	8003a12 <HAL_UART_Transmit+0x7e>
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	691b      	ldr	r3, [r3, #16]
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d104      	bne.n	8003a12 <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 8003a08:	2300      	movs	r3, #0
 8003a0a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003a0c:	68bb      	ldr	r3, [r7, #8]
 8003a0e:	61bb      	str	r3, [r7, #24]
 8003a10:	e003      	b.n	8003a1a <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 8003a12:	68bb      	ldr	r3, [r7, #8]
 8003a14:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003a16:	2300      	movs	r3, #0
 8003a18:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 8003a22:	e02d      	b.n	8003a80 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003a24:	683b      	ldr	r3, [r7, #0]
 8003a26:	9300      	str	r3, [sp, #0]
 8003a28:	697b      	ldr	r3, [r7, #20]
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	2180      	movs	r1, #128	; 0x80
 8003a2e:	68f8      	ldr	r0, [r7, #12]
 8003a30:	f000 fcdd 	bl	80043ee <UART_WaitOnFlagUntilTimeout>
 8003a34:	4603      	mov	r3, r0
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d001      	beq.n	8003a3e <HAL_UART_Transmit+0xaa>
      {
        return HAL_TIMEOUT;
 8003a3a:	2303      	movs	r3, #3
 8003a3c:	e039      	b.n	8003ab2 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8003a3e:	69fb      	ldr	r3, [r7, #28]
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d10b      	bne.n	8003a5c <HAL_UART_Transmit+0xc8>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003a44:	69bb      	ldr	r3, [r7, #24]
 8003a46:	881a      	ldrh	r2, [r3, #0]
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003a50:	b292      	uxth	r2, r2
 8003a52:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003a54:	69bb      	ldr	r3, [r7, #24]
 8003a56:	3302      	adds	r3, #2
 8003a58:	61bb      	str	r3, [r7, #24]
 8003a5a:	e008      	b.n	8003a6e <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003a5c:	69fb      	ldr	r3, [r7, #28]
 8003a5e:	781a      	ldrb	r2, [r3, #0]
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	b292      	uxth	r2, r2
 8003a66:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003a68:	69fb      	ldr	r3, [r7, #28]
 8003a6a:	3301      	adds	r3, #1
 8003a6c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003a74:	b29b      	uxth	r3, r3
 8003a76:	3b01      	subs	r3, #1
 8003a78:	b29a      	uxth	r2, r3
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003a86:	b29b      	uxth	r3, r3
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d1cb      	bne.n	8003a24 <HAL_UART_Transmit+0x90>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003a8c:	683b      	ldr	r3, [r7, #0]
 8003a8e:	9300      	str	r3, [sp, #0]
 8003a90:	697b      	ldr	r3, [r7, #20]
 8003a92:	2200      	movs	r2, #0
 8003a94:	2140      	movs	r1, #64	; 0x40
 8003a96:	68f8      	ldr	r0, [r7, #12]
 8003a98:	f000 fca9 	bl	80043ee <UART_WaitOnFlagUntilTimeout>
 8003a9c:	4603      	mov	r3, r0
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d001      	beq.n	8003aa6 <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 8003aa2:	2303      	movs	r3, #3
 8003aa4:	e005      	b.n	8003ab2 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	2220      	movs	r2, #32
 8003aaa:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 8003aac:	2300      	movs	r3, #0
 8003aae:	e000      	b.n	8003ab2 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8003ab0:	2302      	movs	r3, #2
  }
}
 8003ab2:	4618      	mov	r0, r3
 8003ab4:	3720      	adds	r7, #32
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	bd80      	pop	{r7, pc}

08003aba <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003aba:	b580      	push	{r7, lr}
 8003abc:	b08a      	sub	sp, #40	; 0x28
 8003abe:	af02      	add	r7, sp, #8
 8003ac0:	60f8      	str	r0, [r7, #12]
 8003ac2:	60b9      	str	r1, [r7, #8]
 8003ac4:	603b      	str	r3, [r7, #0]
 8003ac6:	4613      	mov	r3, r2
 8003ac8:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003ace:	2b20      	cmp	r3, #32
 8003ad0:	f040 80bb 	bne.w	8003c4a <HAL_UART_Receive+0x190>
  {
    if ((pData == NULL) || (Size == 0U))
 8003ad4:	68bb      	ldr	r3, [r7, #8]
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d002      	beq.n	8003ae0 <HAL_UART_Receive+0x26>
 8003ada:	88fb      	ldrh	r3, [r7, #6]
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d101      	bne.n	8003ae4 <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 8003ae0:	2301      	movs	r3, #1
 8003ae2:	e0b3      	b.n	8003c4c <HAL_UART_Receive+0x192>
    }

    __HAL_LOCK(huart);
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8003aea:	2b01      	cmp	r3, #1
 8003aec:	d101      	bne.n	8003af2 <HAL_UART_Receive+0x38>
 8003aee:	2302      	movs	r3, #2
 8003af0:	e0ac      	b.n	8003c4c <HAL_UART_Receive+0x192>
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	2201      	movs	r2, #1
 8003af6:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	2200      	movs	r2, #0
 8003afe:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	2222      	movs	r2, #34	; 0x22
 8003b04:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8003b06:	f7fe fabf 	bl	8002088 <HAL_GetTick>
 8003b0a:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	88fa      	ldrh	r2, [r7, #6]
 8003b10:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	88fa      	ldrh	r2, [r7, #6]
 8003b18:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	689b      	ldr	r3, [r3, #8]
 8003b20:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003b24:	d10e      	bne.n	8003b44 <HAL_UART_Receive+0x8a>
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	691b      	ldr	r3, [r3, #16]
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d105      	bne.n	8003b3a <HAL_UART_Receive+0x80>
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	f240 12ff 	movw	r2, #511	; 0x1ff
 8003b34:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003b38:	e02d      	b.n	8003b96 <HAL_UART_Receive+0xdc>
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	22ff      	movs	r2, #255	; 0xff
 8003b3e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003b42:	e028      	b.n	8003b96 <HAL_UART_Receive+0xdc>
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	689b      	ldr	r3, [r3, #8]
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d10d      	bne.n	8003b68 <HAL_UART_Receive+0xae>
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	691b      	ldr	r3, [r3, #16]
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d104      	bne.n	8003b5e <HAL_UART_Receive+0xa4>
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	22ff      	movs	r2, #255	; 0xff
 8003b58:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003b5c:	e01b      	b.n	8003b96 <HAL_UART_Receive+0xdc>
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	227f      	movs	r2, #127	; 0x7f
 8003b62:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003b66:	e016      	b.n	8003b96 <HAL_UART_Receive+0xdc>
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	689b      	ldr	r3, [r3, #8]
 8003b6c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003b70:	d10d      	bne.n	8003b8e <HAL_UART_Receive+0xd4>
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	691b      	ldr	r3, [r3, #16]
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d104      	bne.n	8003b84 <HAL_UART_Receive+0xca>
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	227f      	movs	r2, #127	; 0x7f
 8003b7e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003b82:	e008      	b.n	8003b96 <HAL_UART_Receive+0xdc>
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	223f      	movs	r2, #63	; 0x3f
 8003b88:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003b8c:	e003      	b.n	8003b96 <HAL_UART_Receive+0xdc>
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	2200      	movs	r2, #0
 8003b92:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8003b9c:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	689b      	ldr	r3, [r3, #8]
 8003ba2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ba6:	d108      	bne.n	8003bba <HAL_UART_Receive+0x100>
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	691b      	ldr	r3, [r3, #16]
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d104      	bne.n	8003bba <HAL_UART_Receive+0x100>
    {
      pdata8bits  = NULL;
 8003bb0:	2300      	movs	r3, #0
 8003bb2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003bb4:	68bb      	ldr	r3, [r7, #8]
 8003bb6:	61bb      	str	r3, [r7, #24]
 8003bb8:	e003      	b.n	8003bc2 <HAL_UART_Receive+0x108>
    }
    else
    {
      pdata8bits  = pData;
 8003bba:	68bb      	ldr	r3, [r7, #8]
 8003bbc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8003bca:	e033      	b.n	8003c34 <HAL_UART_Receive+0x17a>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003bcc:	683b      	ldr	r3, [r7, #0]
 8003bce:	9300      	str	r3, [sp, #0]
 8003bd0:	697b      	ldr	r3, [r7, #20]
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	2120      	movs	r1, #32
 8003bd6:	68f8      	ldr	r0, [r7, #12]
 8003bd8:	f000 fc09 	bl	80043ee <UART_WaitOnFlagUntilTimeout>
 8003bdc:	4603      	mov	r3, r0
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d001      	beq.n	8003be6 <HAL_UART_Receive+0x12c>
      {
        return HAL_TIMEOUT;
 8003be2:	2303      	movs	r3, #3
 8003be4:	e032      	b.n	8003c4c <HAL_UART_Receive+0x192>
      }
      if (pdata8bits == NULL)
 8003be6:	69fb      	ldr	r3, [r7, #28]
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d10c      	bne.n	8003c06 <HAL_UART_Receive+0x14c>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8003bf2:	b29a      	uxth	r2, r3
 8003bf4:	8a7b      	ldrh	r3, [r7, #18]
 8003bf6:	4013      	ands	r3, r2
 8003bf8:	b29a      	uxth	r2, r3
 8003bfa:	69bb      	ldr	r3, [r7, #24]
 8003bfc:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8003bfe:	69bb      	ldr	r3, [r7, #24]
 8003c00:	3302      	adds	r3, #2
 8003c02:	61bb      	str	r3, [r7, #24]
 8003c04:	e00d      	b.n	8003c22 <HAL_UART_Receive+0x168>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8003c0c:	b29b      	uxth	r3, r3
 8003c0e:	b2da      	uxtb	r2, r3
 8003c10:	8a7b      	ldrh	r3, [r7, #18]
 8003c12:	b2db      	uxtb	r3, r3
 8003c14:	4013      	ands	r3, r2
 8003c16:	b2da      	uxtb	r2, r3
 8003c18:	69fb      	ldr	r3, [r7, #28]
 8003c1a:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8003c1c:	69fb      	ldr	r3, [r7, #28]
 8003c1e:	3301      	adds	r3, #1
 8003c20:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003c28:	b29b      	uxth	r3, r3
 8003c2a:	3b01      	subs	r3, #1
 8003c2c:	b29a      	uxth	r2, r3
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003c3a:	b29b      	uxth	r3, r3
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d1c5      	bne.n	8003bcc <HAL_UART_Receive+0x112>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	2220      	movs	r2, #32
 8003c44:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8003c46:	2300      	movs	r3, #0
 8003c48:	e000      	b.n	8003c4c <HAL_UART_Receive+0x192>
  }
  else
  {
    return HAL_BUSY;
 8003c4a:	2302      	movs	r3, #2
  }
}
 8003c4c:	4618      	mov	r0, r3
 8003c4e:	3720      	adds	r7, #32
 8003c50:	46bd      	mov	sp, r7
 8003c52:	bd80      	pop	{r7, pc}

08003c54 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003c54:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8003c58:	b08a      	sub	sp, #40	; 0x28
 8003c5a:	af00      	add	r7, sp, #0
 8003c5c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8003c5e:	2300      	movs	r3, #0
 8003c60:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef ret               = HAL_OK;
 8003c62:	2300      	movs	r3, #0
 8003c64:	76fb      	strb	r3, [r7, #27]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 8003c66:	2300      	movs	r3, #0
 8003c68:	617b      	str	r3, [r7, #20]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	689a      	ldr	r2, [r3, #8]
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	691b      	ldr	r3, [r3, #16]
 8003c72:	431a      	orrs	r2, r3
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	695b      	ldr	r3, [r3, #20]
 8003c78:	431a      	orrs	r2, r3
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	69db      	ldr	r3, [r3, #28]
 8003c7e:	4313      	orrs	r3, r2
 8003c80:	627b      	str	r3, [r7, #36]	; 0x24
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	681a      	ldr	r2, [r3, #0]
 8003c88:	4bb3      	ldr	r3, [pc, #716]	; (8003f58 <UART_SetConfig+0x304>)
 8003c8a:	4013      	ands	r3, r2
 8003c8c:	687a      	ldr	r2, [r7, #4]
 8003c8e:	6812      	ldr	r2, [r2, #0]
 8003c90:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003c92:	430b      	orrs	r3, r1
 8003c94:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	685b      	ldr	r3, [r3, #4]
 8003c9c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	68da      	ldr	r2, [r3, #12]
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	430a      	orrs	r2, r1
 8003caa:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	699b      	ldr	r3, [r3, #24]
 8003cb0:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	4aa9      	ldr	r2, [pc, #676]	; (8003f5c <UART_SetConfig+0x308>)
 8003cb8:	4293      	cmp	r3, r2
 8003cba:	d004      	beq.n	8003cc6 <UART_SetConfig+0x72>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	6a1b      	ldr	r3, [r3, #32]
 8003cc0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003cc2:	4313      	orrs	r3, r2
 8003cc4:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	689b      	ldr	r3, [r3, #8]
 8003ccc:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003cd6:	430a      	orrs	r2, r1
 8003cd8:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	4aa0      	ldr	r2, [pc, #640]	; (8003f60 <UART_SetConfig+0x30c>)
 8003ce0:	4293      	cmp	r3, r2
 8003ce2:	d126      	bne.n	8003d32 <UART_SetConfig+0xde>
 8003ce4:	4b9f      	ldr	r3, [pc, #636]	; (8003f64 <UART_SetConfig+0x310>)
 8003ce6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003cea:	f003 0303 	and.w	r3, r3, #3
 8003cee:	2b03      	cmp	r3, #3
 8003cf0:	d81a      	bhi.n	8003d28 <UART_SetConfig+0xd4>
 8003cf2:	a201      	add	r2, pc, #4	; (adr r2, 8003cf8 <UART_SetConfig+0xa4>)
 8003cf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cf8:	08003d09 	.word	0x08003d09
 8003cfc:	08003d19 	.word	0x08003d19
 8003d00:	08003d11 	.word	0x08003d11
 8003d04:	08003d21 	.word	0x08003d21
 8003d08:	2301      	movs	r3, #1
 8003d0a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003d0e:	e080      	b.n	8003e12 <UART_SetConfig+0x1be>
 8003d10:	2302      	movs	r3, #2
 8003d12:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003d16:	e07c      	b.n	8003e12 <UART_SetConfig+0x1be>
 8003d18:	2304      	movs	r3, #4
 8003d1a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003d1e:	e078      	b.n	8003e12 <UART_SetConfig+0x1be>
 8003d20:	2308      	movs	r3, #8
 8003d22:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003d26:	e074      	b.n	8003e12 <UART_SetConfig+0x1be>
 8003d28:	2310      	movs	r3, #16
 8003d2a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003d2e:	bf00      	nop
 8003d30:	e06f      	b.n	8003e12 <UART_SetConfig+0x1be>
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	4a8c      	ldr	r2, [pc, #560]	; (8003f68 <UART_SetConfig+0x314>)
 8003d38:	4293      	cmp	r3, r2
 8003d3a:	d138      	bne.n	8003dae <UART_SetConfig+0x15a>
 8003d3c:	4b89      	ldr	r3, [pc, #548]	; (8003f64 <UART_SetConfig+0x310>)
 8003d3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d42:	f003 030c 	and.w	r3, r3, #12
 8003d46:	2b0c      	cmp	r3, #12
 8003d48:	d82c      	bhi.n	8003da4 <UART_SetConfig+0x150>
 8003d4a:	a201      	add	r2, pc, #4	; (adr r2, 8003d50 <UART_SetConfig+0xfc>)
 8003d4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d50:	08003d85 	.word	0x08003d85
 8003d54:	08003da5 	.word	0x08003da5
 8003d58:	08003da5 	.word	0x08003da5
 8003d5c:	08003da5 	.word	0x08003da5
 8003d60:	08003d95 	.word	0x08003d95
 8003d64:	08003da5 	.word	0x08003da5
 8003d68:	08003da5 	.word	0x08003da5
 8003d6c:	08003da5 	.word	0x08003da5
 8003d70:	08003d8d 	.word	0x08003d8d
 8003d74:	08003da5 	.word	0x08003da5
 8003d78:	08003da5 	.word	0x08003da5
 8003d7c:	08003da5 	.word	0x08003da5
 8003d80:	08003d9d 	.word	0x08003d9d
 8003d84:	2300      	movs	r3, #0
 8003d86:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003d8a:	e042      	b.n	8003e12 <UART_SetConfig+0x1be>
 8003d8c:	2302      	movs	r3, #2
 8003d8e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003d92:	e03e      	b.n	8003e12 <UART_SetConfig+0x1be>
 8003d94:	2304      	movs	r3, #4
 8003d96:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003d9a:	e03a      	b.n	8003e12 <UART_SetConfig+0x1be>
 8003d9c:	2308      	movs	r3, #8
 8003d9e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003da2:	e036      	b.n	8003e12 <UART_SetConfig+0x1be>
 8003da4:	2310      	movs	r3, #16
 8003da6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003daa:	bf00      	nop
 8003dac:	e031      	b.n	8003e12 <UART_SetConfig+0x1be>
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	4a6a      	ldr	r2, [pc, #424]	; (8003f5c <UART_SetConfig+0x308>)
 8003db4:	4293      	cmp	r3, r2
 8003db6:	d129      	bne.n	8003e0c <UART_SetConfig+0x1b8>
 8003db8:	4b6a      	ldr	r3, [pc, #424]	; (8003f64 <UART_SetConfig+0x310>)
 8003dba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003dbe:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003dc2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003dc6:	d014      	beq.n	8003df2 <UART_SetConfig+0x19e>
 8003dc8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003dcc:	d802      	bhi.n	8003dd4 <UART_SetConfig+0x180>
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d007      	beq.n	8003de2 <UART_SetConfig+0x18e>
 8003dd2:	e016      	b.n	8003e02 <UART_SetConfig+0x1ae>
 8003dd4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003dd8:	d007      	beq.n	8003dea <UART_SetConfig+0x196>
 8003dda:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003dde:	d00c      	beq.n	8003dfa <UART_SetConfig+0x1a6>
 8003de0:	e00f      	b.n	8003e02 <UART_SetConfig+0x1ae>
 8003de2:	2300      	movs	r3, #0
 8003de4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003de8:	e013      	b.n	8003e12 <UART_SetConfig+0x1be>
 8003dea:	2302      	movs	r3, #2
 8003dec:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003df0:	e00f      	b.n	8003e12 <UART_SetConfig+0x1be>
 8003df2:	2304      	movs	r3, #4
 8003df4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003df8:	e00b      	b.n	8003e12 <UART_SetConfig+0x1be>
 8003dfa:	2308      	movs	r3, #8
 8003dfc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003e00:	e007      	b.n	8003e12 <UART_SetConfig+0x1be>
 8003e02:	2310      	movs	r3, #16
 8003e04:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003e08:	bf00      	nop
 8003e0a:	e002      	b.n	8003e12 <UART_SetConfig+0x1be>
 8003e0c:	2310      	movs	r3, #16
 8003e0e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	4a51      	ldr	r2, [pc, #324]	; (8003f5c <UART_SetConfig+0x308>)
 8003e18:	4293      	cmp	r3, r2
 8003e1a:	f040 80fa 	bne.w	8004012 <UART_SetConfig+0x3be>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003e1e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003e22:	2b08      	cmp	r3, #8
 8003e24:	d823      	bhi.n	8003e6e <UART_SetConfig+0x21a>
 8003e26:	a201      	add	r2, pc, #4	; (adr r2, 8003e2c <UART_SetConfig+0x1d8>)
 8003e28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e2c:	08003e51 	.word	0x08003e51
 8003e30:	08003e6f 	.word	0x08003e6f
 8003e34:	08003e59 	.word	0x08003e59
 8003e38:	08003e6f 	.word	0x08003e6f
 8003e3c:	08003e5f 	.word	0x08003e5f
 8003e40:	08003e6f 	.word	0x08003e6f
 8003e44:	08003e6f 	.word	0x08003e6f
 8003e48:	08003e6f 	.word	0x08003e6f
 8003e4c:	08003e67 	.word	0x08003e67
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8003e50:	f7ff f9d4 	bl	80031fc <HAL_RCC_GetPCLK1Freq>
 8003e54:	6178      	str	r0, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003e56:	e00d      	b.n	8003e74 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8003e58:	4b44      	ldr	r3, [pc, #272]	; (8003f6c <UART_SetConfig+0x318>)
 8003e5a:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003e5c:	e00a      	b.n	8003e74 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8003e5e:	f7ff f937 	bl	80030d0 <HAL_RCC_GetSysClockFreq>
 8003e62:	6178      	str	r0, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003e64:	e006      	b.n	8003e74 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8003e66:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003e6a:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003e6c:	e002      	b.n	8003e74 <UART_SetConfig+0x220>
      default:
        ret = HAL_ERROR;
 8003e6e:	2301      	movs	r3, #1
 8003e70:	76fb      	strb	r3, [r7, #27]
        break;
 8003e72:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 8003e74:	697b      	ldr	r3, [r7, #20]
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	f000 81c6 	beq.w	8004208 <UART_SetConfig+0x5b4>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	685a      	ldr	r2, [r3, #4]
 8003e80:	4613      	mov	r3, r2
 8003e82:	005b      	lsls	r3, r3, #1
 8003e84:	4413      	add	r3, r2
 8003e86:	697a      	ldr	r2, [r7, #20]
 8003e88:	429a      	cmp	r2, r3
 8003e8a:	d305      	bcc.n	8003e98 <UART_SetConfig+0x244>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	685b      	ldr	r3, [r3, #4]
 8003e90:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003e92:	697a      	ldr	r2, [r7, #20]
 8003e94:	429a      	cmp	r2, r3
 8003e96:	d902      	bls.n	8003e9e <UART_SetConfig+0x24a>
      {
        ret = HAL_ERROR;
 8003e98:	2301      	movs	r3, #1
 8003e9a:	76fb      	strb	r3, [r7, #27]
 8003e9c:	e1b4      	b.n	8004208 <UART_SetConfig+0x5b4>
      }
      else
      {
        switch (clocksource)
 8003e9e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003ea2:	2b08      	cmp	r3, #8
 8003ea4:	f200 80a2 	bhi.w	8003fec <UART_SetConfig+0x398>
 8003ea8:	a201      	add	r2, pc, #4	; (adr r2, 8003eb0 <UART_SetConfig+0x25c>)
 8003eaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003eae:	bf00      	nop
 8003eb0:	08003ed5 	.word	0x08003ed5
 8003eb4:	08003fed 	.word	0x08003fed
 8003eb8:	08003f23 	.word	0x08003f23
 8003ebc:	08003fed 	.word	0x08003fed
 8003ec0:	08003f75 	.word	0x08003f75
 8003ec4:	08003fed 	.word	0x08003fed
 8003ec8:	08003fed 	.word	0x08003fed
 8003ecc:	08003fed 	.word	0x08003fed
 8003ed0:	08003fc3 	.word	0x08003fc3
        {
          case UART_CLOCKSOURCE_PCLK1:
            pclk = HAL_RCC_GetPCLK1Freq();
 8003ed4:	f7ff f992 	bl	80031fc <HAL_RCC_GetPCLK1Freq>
 8003ed8:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8003eda:	693b      	ldr	r3, [r7, #16]
 8003edc:	4619      	mov	r1, r3
 8003ede:	f04f 0200 	mov.w	r2, #0
 8003ee2:	f04f 0300 	mov.w	r3, #0
 8003ee6:	f04f 0400 	mov.w	r4, #0
 8003eea:	0214      	lsls	r4, r2, #8
 8003eec:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8003ef0:	020b      	lsls	r3, r1, #8
 8003ef2:	687a      	ldr	r2, [r7, #4]
 8003ef4:	6852      	ldr	r2, [r2, #4]
 8003ef6:	0852      	lsrs	r2, r2, #1
 8003ef8:	4611      	mov	r1, r2
 8003efa:	f04f 0200 	mov.w	r2, #0
 8003efe:	eb13 0b01 	adds.w	fp, r3, r1
 8003f02:	eb44 0c02 	adc.w	ip, r4, r2
 8003f06:	4658      	mov	r0, fp
 8003f08:	4661      	mov	r1, ip
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	685b      	ldr	r3, [r3, #4]
 8003f0e:	f04f 0400 	mov.w	r4, #0
 8003f12:	461a      	mov	r2, r3
 8003f14:	4623      	mov	r3, r4
 8003f16:	f7fc feb7 	bl	8000c88 <__aeabi_uldivmod>
 8003f1a:	4603      	mov	r3, r0
 8003f1c:	460c      	mov	r4, r1
 8003f1e:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 8003f20:	e067      	b.n	8003ff2 <UART_SetConfig+0x39e>
          case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	685b      	ldr	r3, [r3, #4]
 8003f26:	085b      	lsrs	r3, r3, #1
 8003f28:	f04f 0400 	mov.w	r4, #0
 8003f2c:	4910      	ldr	r1, [pc, #64]	; (8003f70 <UART_SetConfig+0x31c>)
 8003f2e:	f04f 0200 	mov.w	r2, #0
 8003f32:	eb13 0b01 	adds.w	fp, r3, r1
 8003f36:	eb44 0c02 	adc.w	ip, r4, r2
 8003f3a:	4658      	mov	r0, fp
 8003f3c:	4661      	mov	r1, ip
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	685b      	ldr	r3, [r3, #4]
 8003f42:	f04f 0400 	mov.w	r4, #0
 8003f46:	461a      	mov	r2, r3
 8003f48:	4623      	mov	r3, r4
 8003f4a:	f7fc fe9d 	bl	8000c88 <__aeabi_uldivmod>
 8003f4e:	4603      	mov	r3, r0
 8003f50:	460c      	mov	r4, r1
 8003f52:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 8003f54:	e04d      	b.n	8003ff2 <UART_SetConfig+0x39e>
 8003f56:	bf00      	nop
 8003f58:	efff69f3 	.word	0xefff69f3
 8003f5c:	40008000 	.word	0x40008000
 8003f60:	40013800 	.word	0x40013800
 8003f64:	40021000 	.word	0x40021000
 8003f68:	40004400 	.word	0x40004400
 8003f6c:	00f42400 	.word	0x00f42400
 8003f70:	f4240000 	.word	0xf4240000
          case UART_CLOCKSOURCE_SYSCLK:
            pclk = HAL_RCC_GetSysClockFreq();
 8003f74:	f7ff f8ac 	bl	80030d0 <HAL_RCC_GetSysClockFreq>
 8003f78:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8003f7a:	693b      	ldr	r3, [r7, #16]
 8003f7c:	4619      	mov	r1, r3
 8003f7e:	f04f 0200 	mov.w	r2, #0
 8003f82:	f04f 0300 	mov.w	r3, #0
 8003f86:	f04f 0400 	mov.w	r4, #0
 8003f8a:	0214      	lsls	r4, r2, #8
 8003f8c:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8003f90:	020b      	lsls	r3, r1, #8
 8003f92:	687a      	ldr	r2, [r7, #4]
 8003f94:	6852      	ldr	r2, [r2, #4]
 8003f96:	0852      	lsrs	r2, r2, #1
 8003f98:	4611      	mov	r1, r2
 8003f9a:	f04f 0200 	mov.w	r2, #0
 8003f9e:	eb13 0b01 	adds.w	fp, r3, r1
 8003fa2:	eb44 0c02 	adc.w	ip, r4, r2
 8003fa6:	4658      	mov	r0, fp
 8003fa8:	4661      	mov	r1, ip
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	685b      	ldr	r3, [r3, #4]
 8003fae:	f04f 0400 	mov.w	r4, #0
 8003fb2:	461a      	mov	r2, r3
 8003fb4:	4623      	mov	r3, r4
 8003fb6:	f7fc fe67 	bl	8000c88 <__aeabi_uldivmod>
 8003fba:	4603      	mov	r3, r0
 8003fbc:	460c      	mov	r4, r1
 8003fbe:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 8003fc0:	e017      	b.n	8003ff2 <UART_SetConfig+0x39e>
          case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	685b      	ldr	r3, [r3, #4]
 8003fc6:	085b      	lsrs	r3, r3, #1
 8003fc8:	f04f 0400 	mov.w	r4, #0
 8003fcc:	f513 0000 	adds.w	r0, r3, #8388608	; 0x800000
 8003fd0:	f144 0100 	adc.w	r1, r4, #0
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	685b      	ldr	r3, [r3, #4]
 8003fd8:	f04f 0400 	mov.w	r4, #0
 8003fdc:	461a      	mov	r2, r3
 8003fde:	4623      	mov	r3, r4
 8003fe0:	f7fc fe52 	bl	8000c88 <__aeabi_uldivmod>
 8003fe4:	4603      	mov	r3, r0
 8003fe6:	460c      	mov	r4, r1
 8003fe8:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 8003fea:	e002      	b.n	8003ff2 <UART_SetConfig+0x39e>
          default:
            ret = HAL_ERROR;
 8003fec:	2301      	movs	r3, #1
 8003fee:	76fb      	strb	r3, [r7, #27]
            break;
 8003ff0:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003ff2:	69fb      	ldr	r3, [r7, #28]
 8003ff4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003ff8:	d308      	bcc.n	800400c <UART_SetConfig+0x3b8>
 8003ffa:	69fb      	ldr	r3, [r7, #28]
 8003ffc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004000:	d204      	bcs.n	800400c <UART_SetConfig+0x3b8>
        {
          huart->Instance->BRR = usartdiv;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	69fa      	ldr	r2, [r7, #28]
 8004008:	60da      	str	r2, [r3, #12]
 800400a:	e0fd      	b.n	8004208 <UART_SetConfig+0x5b4>
        }
        else
        {
          ret = HAL_ERROR;
 800400c:	2301      	movs	r3, #1
 800400e:	76fb      	strb	r3, [r7, #27]
 8004010:	e0fa      	b.n	8004208 <UART_SetConfig+0x5b4>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	69db      	ldr	r3, [r3, #28]
 8004016:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800401a:	f040 8083 	bne.w	8004124 <UART_SetConfig+0x4d0>
  {
    switch (clocksource)
 800401e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004022:	2b08      	cmp	r3, #8
 8004024:	d85e      	bhi.n	80040e4 <UART_SetConfig+0x490>
 8004026:	a201      	add	r2, pc, #4	; (adr r2, 800402c <UART_SetConfig+0x3d8>)
 8004028:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800402c:	08004051 	.word	0x08004051
 8004030:	08004071 	.word	0x08004071
 8004034:	08004091 	.word	0x08004091
 8004038:	080040e5 	.word	0x080040e5
 800403c:	080040ad 	.word	0x080040ad
 8004040:	080040e5 	.word	0x080040e5
 8004044:	080040e5 	.word	0x080040e5
 8004048:	080040e5 	.word	0x080040e5
 800404c:	080040cd 	.word	0x080040cd
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004050:	f7ff f8d4 	bl	80031fc <HAL_RCC_GetPCLK1Freq>
 8004054:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004056:	693b      	ldr	r3, [r7, #16]
 8004058:	005a      	lsls	r2, r3, #1
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	685b      	ldr	r3, [r3, #4]
 800405e:	085b      	lsrs	r3, r3, #1
 8004060:	441a      	add	r2, r3
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	685b      	ldr	r3, [r3, #4]
 8004066:	fbb2 f3f3 	udiv	r3, r2, r3
 800406a:	b29b      	uxth	r3, r3
 800406c:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 800406e:	e03c      	b.n	80040ea <UART_SetConfig+0x496>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004070:	f7ff f8da 	bl	8003228 <HAL_RCC_GetPCLK2Freq>
 8004074:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004076:	693b      	ldr	r3, [r7, #16]
 8004078:	005a      	lsls	r2, r3, #1
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	685b      	ldr	r3, [r3, #4]
 800407e:	085b      	lsrs	r3, r3, #1
 8004080:	441a      	add	r2, r3
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	685b      	ldr	r3, [r3, #4]
 8004086:	fbb2 f3f3 	udiv	r3, r2, r3
 800408a:	b29b      	uxth	r3, r3
 800408c:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 800408e:	e02c      	b.n	80040ea <UART_SetConfig+0x496>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	685b      	ldr	r3, [r3, #4]
 8004094:	085b      	lsrs	r3, r3, #1
 8004096:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 800409a:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 800409e:	687a      	ldr	r2, [r7, #4]
 80040a0:	6852      	ldr	r2, [r2, #4]
 80040a2:	fbb3 f3f2 	udiv	r3, r3, r2
 80040a6:	b29b      	uxth	r3, r3
 80040a8:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 80040aa:	e01e      	b.n	80040ea <UART_SetConfig+0x496>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80040ac:	f7ff f810 	bl	80030d0 <HAL_RCC_GetSysClockFreq>
 80040b0:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80040b2:	693b      	ldr	r3, [r7, #16]
 80040b4:	005a      	lsls	r2, r3, #1
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	685b      	ldr	r3, [r3, #4]
 80040ba:	085b      	lsrs	r3, r3, #1
 80040bc:	441a      	add	r2, r3
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	685b      	ldr	r3, [r3, #4]
 80040c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80040c6:	b29b      	uxth	r3, r3
 80040c8:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 80040ca:	e00e      	b.n	80040ea <UART_SetConfig+0x496>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	685b      	ldr	r3, [r3, #4]
 80040d0:	085b      	lsrs	r3, r3, #1
 80040d2:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	685b      	ldr	r3, [r3, #4]
 80040da:	fbb2 f3f3 	udiv	r3, r2, r3
 80040de:	b29b      	uxth	r3, r3
 80040e0:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 80040e2:	e002      	b.n	80040ea <UART_SetConfig+0x496>
      default:
        ret = HAL_ERROR;
 80040e4:	2301      	movs	r3, #1
 80040e6:	76fb      	strb	r3, [r7, #27]
        break;
 80040e8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80040ea:	69fb      	ldr	r3, [r7, #28]
 80040ec:	2b0f      	cmp	r3, #15
 80040ee:	d916      	bls.n	800411e <UART_SetConfig+0x4ca>
 80040f0:	69fb      	ldr	r3, [r7, #28]
 80040f2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80040f6:	d212      	bcs.n	800411e <UART_SetConfig+0x4ca>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80040f8:	69fb      	ldr	r3, [r7, #28]
 80040fa:	b29b      	uxth	r3, r3
 80040fc:	f023 030f 	bic.w	r3, r3, #15
 8004100:	81fb      	strh	r3, [r7, #14]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004102:	69fb      	ldr	r3, [r7, #28]
 8004104:	085b      	lsrs	r3, r3, #1
 8004106:	b29b      	uxth	r3, r3
 8004108:	f003 0307 	and.w	r3, r3, #7
 800410c:	b29a      	uxth	r2, r3
 800410e:	89fb      	ldrh	r3, [r7, #14]
 8004110:	4313      	orrs	r3, r2
 8004112:	81fb      	strh	r3, [r7, #14]
      huart->Instance->BRR = brrtemp;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	89fa      	ldrh	r2, [r7, #14]
 800411a:	60da      	str	r2, [r3, #12]
 800411c:	e074      	b.n	8004208 <UART_SetConfig+0x5b4>
    }
    else
    {
      ret = HAL_ERROR;
 800411e:	2301      	movs	r3, #1
 8004120:	76fb      	strb	r3, [r7, #27]
 8004122:	e071      	b.n	8004208 <UART_SetConfig+0x5b4>
    }
  }
  else
  {
    switch (clocksource)
 8004124:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004128:	2b08      	cmp	r3, #8
 800412a:	d85c      	bhi.n	80041e6 <UART_SetConfig+0x592>
 800412c:	a201      	add	r2, pc, #4	; (adr r2, 8004134 <UART_SetConfig+0x4e0>)
 800412e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004132:	bf00      	nop
 8004134:	08004159 	.word	0x08004159
 8004138:	08004177 	.word	0x08004177
 800413c:	08004195 	.word	0x08004195
 8004140:	080041e7 	.word	0x080041e7
 8004144:	080041b1 	.word	0x080041b1
 8004148:	080041e7 	.word	0x080041e7
 800414c:	080041e7 	.word	0x080041e7
 8004150:	080041e7 	.word	0x080041e7
 8004154:	080041cf 	.word	0x080041cf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004158:	f7ff f850 	bl	80031fc <HAL_RCC_GetPCLK1Freq>
 800415c:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	685b      	ldr	r3, [r3, #4]
 8004162:	085a      	lsrs	r2, r3, #1
 8004164:	693b      	ldr	r3, [r7, #16]
 8004166:	441a      	add	r2, r3
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	685b      	ldr	r3, [r3, #4]
 800416c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004170:	b29b      	uxth	r3, r3
 8004172:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004174:	e03a      	b.n	80041ec <UART_SetConfig+0x598>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004176:	f7ff f857 	bl	8003228 <HAL_RCC_GetPCLK2Freq>
 800417a:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	685b      	ldr	r3, [r3, #4]
 8004180:	085a      	lsrs	r2, r3, #1
 8004182:	693b      	ldr	r3, [r7, #16]
 8004184:	441a      	add	r2, r3
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	685b      	ldr	r3, [r3, #4]
 800418a:	fbb2 f3f3 	udiv	r3, r2, r3
 800418e:	b29b      	uxth	r3, r3
 8004190:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004192:	e02b      	b.n	80041ec <UART_SetConfig+0x598>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	685b      	ldr	r3, [r3, #4]
 8004198:	085b      	lsrs	r3, r3, #1
 800419a:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 800419e:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 80041a2:	687a      	ldr	r2, [r7, #4]
 80041a4:	6852      	ldr	r2, [r2, #4]
 80041a6:	fbb3 f3f2 	udiv	r3, r3, r2
 80041aa:	b29b      	uxth	r3, r3
 80041ac:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 80041ae:	e01d      	b.n	80041ec <UART_SetConfig+0x598>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80041b0:	f7fe ff8e 	bl	80030d0 <HAL_RCC_GetSysClockFreq>
 80041b4:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	685b      	ldr	r3, [r3, #4]
 80041ba:	085a      	lsrs	r2, r3, #1
 80041bc:	693b      	ldr	r3, [r7, #16]
 80041be:	441a      	add	r2, r3
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	685b      	ldr	r3, [r3, #4]
 80041c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80041c8:	b29b      	uxth	r3, r3
 80041ca:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 80041cc:	e00e      	b.n	80041ec <UART_SetConfig+0x598>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	685b      	ldr	r3, [r3, #4]
 80041d2:	085b      	lsrs	r3, r3, #1
 80041d4:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	685b      	ldr	r3, [r3, #4]
 80041dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80041e0:	b29b      	uxth	r3, r3
 80041e2:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 80041e4:	e002      	b.n	80041ec <UART_SetConfig+0x598>
      default:
        ret = HAL_ERROR;
 80041e6:	2301      	movs	r3, #1
 80041e8:	76fb      	strb	r3, [r7, #27]
        break;
 80041ea:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80041ec:	69fb      	ldr	r3, [r7, #28]
 80041ee:	2b0f      	cmp	r3, #15
 80041f0:	d908      	bls.n	8004204 <UART_SetConfig+0x5b0>
 80041f2:	69fb      	ldr	r3, [r7, #28]
 80041f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80041f8:	d204      	bcs.n	8004204 <UART_SetConfig+0x5b0>
    {
      huart->Instance->BRR = usartdiv;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	69fa      	ldr	r2, [r7, #28]
 8004200:	60da      	str	r2, [r3, #12]
 8004202:	e001      	b.n	8004208 <UART_SetConfig+0x5b4>
    }
    else
    {
      ret = HAL_ERROR;
 8004204:	2301      	movs	r3, #1
 8004206:	76fb      	strb	r3, [r7, #27]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2200      	movs	r2, #0
 800420c:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	2200      	movs	r2, #0
 8004212:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8004214:	7efb      	ldrb	r3, [r7, #27]
}
 8004216:	4618      	mov	r0, r3
 8004218:	3728      	adds	r7, #40	; 0x28
 800421a:	46bd      	mov	sp, r7
 800421c:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}

08004220 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004220:	b480      	push	{r7}
 8004222:	b083      	sub	sp, #12
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800422c:	f003 0301 	and.w	r3, r3, #1
 8004230:	2b00      	cmp	r3, #0
 8004232:	d00a      	beq.n	800424a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	685b      	ldr	r3, [r3, #4]
 800423a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	430a      	orrs	r2, r1
 8004248:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800424e:	f003 0302 	and.w	r3, r3, #2
 8004252:	2b00      	cmp	r3, #0
 8004254:	d00a      	beq.n	800426c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	685b      	ldr	r3, [r3, #4]
 800425c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	430a      	orrs	r2, r1
 800426a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004270:	f003 0304 	and.w	r3, r3, #4
 8004274:	2b00      	cmp	r3, #0
 8004276:	d00a      	beq.n	800428e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	685b      	ldr	r3, [r3, #4]
 800427e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	430a      	orrs	r2, r1
 800428c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004292:	f003 0308 	and.w	r3, r3, #8
 8004296:	2b00      	cmp	r3, #0
 8004298:	d00a      	beq.n	80042b0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	685b      	ldr	r3, [r3, #4]
 80042a0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	430a      	orrs	r2, r1
 80042ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042b4:	f003 0310 	and.w	r3, r3, #16
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d00a      	beq.n	80042d2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	689b      	ldr	r3, [r3, #8]
 80042c2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	430a      	orrs	r2, r1
 80042d0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042d6:	f003 0320 	and.w	r3, r3, #32
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d00a      	beq.n	80042f4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	689b      	ldr	r3, [r3, #8]
 80042e4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	430a      	orrs	r2, r1
 80042f2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d01a      	beq.n	8004336 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	685b      	ldr	r3, [r3, #4]
 8004306:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	430a      	orrs	r2, r1
 8004314:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800431a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800431e:	d10a      	bne.n	8004336 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	685b      	ldr	r3, [r3, #4]
 8004326:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	430a      	orrs	r2, r1
 8004334:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800433a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800433e:	2b00      	cmp	r3, #0
 8004340:	d00a      	beq.n	8004358 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	685b      	ldr	r3, [r3, #4]
 8004348:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	430a      	orrs	r2, r1
 8004356:	605a      	str	r2, [r3, #4]
  }
}
 8004358:	bf00      	nop
 800435a:	370c      	adds	r7, #12
 800435c:	46bd      	mov	sp, r7
 800435e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004362:	4770      	bx	lr

08004364 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004364:	b580      	push	{r7, lr}
 8004366:	b086      	sub	sp, #24
 8004368:	af02      	add	r7, sp, #8
 800436a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2200      	movs	r2, #0
 8004370:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8004372:	f7fd fe89 	bl	8002088 <HAL_GetTick>
 8004376:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f003 0308 	and.w	r3, r3, #8
 8004382:	2b08      	cmp	r3, #8
 8004384:	d10e      	bne.n	80043a4 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004386:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800438a:	9300      	str	r3, [sp, #0]
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	2200      	movs	r2, #0
 8004390:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004394:	6878      	ldr	r0, [r7, #4]
 8004396:	f000 f82a 	bl	80043ee <UART_WaitOnFlagUntilTimeout>
 800439a:	4603      	mov	r3, r0
 800439c:	2b00      	cmp	r3, #0
 800439e:	d001      	beq.n	80043a4 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80043a0:	2303      	movs	r3, #3
 80043a2:	e020      	b.n	80043e6 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f003 0304 	and.w	r3, r3, #4
 80043ae:	2b04      	cmp	r3, #4
 80043b0:	d10e      	bne.n	80043d0 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80043b2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80043b6:	9300      	str	r3, [sp, #0]
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	2200      	movs	r2, #0
 80043bc:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80043c0:	6878      	ldr	r0, [r7, #4]
 80043c2:	f000 f814 	bl	80043ee <UART_WaitOnFlagUntilTimeout>
 80043c6:	4603      	mov	r3, r0
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d001      	beq.n	80043d0 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80043cc:	2303      	movs	r3, #3
 80043ce:	e00a      	b.n	80043e6 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2220      	movs	r2, #32
 80043d4:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	2220      	movs	r2, #32
 80043da:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2200      	movs	r2, #0
 80043e0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 80043e4:	2300      	movs	r3, #0
}
 80043e6:	4618      	mov	r0, r3
 80043e8:	3710      	adds	r7, #16
 80043ea:	46bd      	mov	sp, r7
 80043ec:	bd80      	pop	{r7, pc}

080043ee <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80043ee:	b580      	push	{r7, lr}
 80043f0:	b084      	sub	sp, #16
 80043f2:	af00      	add	r7, sp, #0
 80043f4:	60f8      	str	r0, [r7, #12]
 80043f6:	60b9      	str	r1, [r7, #8]
 80043f8:	603b      	str	r3, [r7, #0]
 80043fa:	4613      	mov	r3, r2
 80043fc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80043fe:	e05d      	b.n	80044bc <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004400:	69bb      	ldr	r3, [r7, #24]
 8004402:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004406:	d059      	beq.n	80044bc <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004408:	f7fd fe3e 	bl	8002088 <HAL_GetTick>
 800440c:	4602      	mov	r2, r0
 800440e:	683b      	ldr	r3, [r7, #0]
 8004410:	1ad3      	subs	r3, r2, r3
 8004412:	69ba      	ldr	r2, [r7, #24]
 8004414:	429a      	cmp	r2, r3
 8004416:	d302      	bcc.n	800441e <UART_WaitOnFlagUntilTimeout+0x30>
 8004418:	69bb      	ldr	r3, [r7, #24]
 800441a:	2b00      	cmp	r3, #0
 800441c:	d11b      	bne.n	8004456 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	681a      	ldr	r2, [r3, #0]
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800442c:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	689a      	ldr	r2, [r3, #8]
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f022 0201 	bic.w	r2, r2, #1
 800443c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	2220      	movs	r2, #32
 8004442:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	2220      	movs	r2, #32
 8004448:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	2200      	movs	r2, #0
 800444e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8004452:	2303      	movs	r3, #3
 8004454:	e042      	b.n	80044dc <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f003 0304 	and.w	r3, r3, #4
 8004460:	2b00      	cmp	r3, #0
 8004462:	d02b      	beq.n	80044bc <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	69db      	ldr	r3, [r3, #28]
 800446a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800446e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004472:	d123      	bne.n	80044bc <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800447c:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	681a      	ldr	r2, [r3, #0]
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800448c:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	689a      	ldr	r2, [r3, #8]
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	f022 0201 	bic.w	r2, r2, #1
 800449c:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	2220      	movs	r2, #32
 80044a2:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	2220      	movs	r2, #32
 80044a8:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	2220      	movs	r2, #32
 80044ae:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	2200      	movs	r2, #0
 80044b4:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 80044b8:	2303      	movs	r3, #3
 80044ba:	e00f      	b.n	80044dc <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	69da      	ldr	r2, [r3, #28]
 80044c2:	68bb      	ldr	r3, [r7, #8]
 80044c4:	4013      	ands	r3, r2
 80044c6:	68ba      	ldr	r2, [r7, #8]
 80044c8:	429a      	cmp	r2, r3
 80044ca:	bf0c      	ite	eq
 80044cc:	2301      	moveq	r3, #1
 80044ce:	2300      	movne	r3, #0
 80044d0:	b2db      	uxtb	r3, r3
 80044d2:	461a      	mov	r2, r3
 80044d4:	79fb      	ldrb	r3, [r7, #7]
 80044d6:	429a      	cmp	r2, r3
 80044d8:	d092      	beq.n	8004400 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80044da:	2300      	movs	r3, #0
}
 80044dc:	4618      	mov	r0, r3
 80044de:	3710      	adds	r7, #16
 80044e0:	46bd      	mov	sp, r7
 80044e2:	bd80      	pop	{r7, pc}

080044e4 <__errno>:
 80044e4:	4b01      	ldr	r3, [pc, #4]	; (80044ec <__errno+0x8>)
 80044e6:	6818      	ldr	r0, [r3, #0]
 80044e8:	4770      	bx	lr
 80044ea:	bf00      	nop
 80044ec:	2000000c 	.word	0x2000000c

080044f0 <__libc_init_array>:
 80044f0:	b570      	push	{r4, r5, r6, lr}
 80044f2:	4e0d      	ldr	r6, [pc, #52]	; (8004528 <__libc_init_array+0x38>)
 80044f4:	4c0d      	ldr	r4, [pc, #52]	; (800452c <__libc_init_array+0x3c>)
 80044f6:	1ba4      	subs	r4, r4, r6
 80044f8:	10a4      	asrs	r4, r4, #2
 80044fa:	2500      	movs	r5, #0
 80044fc:	42a5      	cmp	r5, r4
 80044fe:	d109      	bne.n	8004514 <__libc_init_array+0x24>
 8004500:	4e0b      	ldr	r6, [pc, #44]	; (8004530 <__libc_init_array+0x40>)
 8004502:	4c0c      	ldr	r4, [pc, #48]	; (8004534 <__libc_init_array+0x44>)
 8004504:	f004 fe2a 	bl	800915c <_init>
 8004508:	1ba4      	subs	r4, r4, r6
 800450a:	10a4      	asrs	r4, r4, #2
 800450c:	2500      	movs	r5, #0
 800450e:	42a5      	cmp	r5, r4
 8004510:	d105      	bne.n	800451e <__libc_init_array+0x2e>
 8004512:	bd70      	pop	{r4, r5, r6, pc}
 8004514:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004518:	4798      	blx	r3
 800451a:	3501      	adds	r5, #1
 800451c:	e7ee      	b.n	80044fc <__libc_init_array+0xc>
 800451e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004522:	4798      	blx	r3
 8004524:	3501      	adds	r5, #1
 8004526:	e7f2      	b.n	800450e <__libc_init_array+0x1e>
 8004528:	08009644 	.word	0x08009644
 800452c:	08009644 	.word	0x08009644
 8004530:	08009644 	.word	0x08009644
 8004534:	08009648 	.word	0x08009648

08004538 <memset>:
 8004538:	4402      	add	r2, r0
 800453a:	4603      	mov	r3, r0
 800453c:	4293      	cmp	r3, r2
 800453e:	d100      	bne.n	8004542 <memset+0xa>
 8004540:	4770      	bx	lr
 8004542:	f803 1b01 	strb.w	r1, [r3], #1
 8004546:	e7f9      	b.n	800453c <memset+0x4>

08004548 <__cvt>:
 8004548:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800454c:	ec55 4b10 	vmov	r4, r5, d0
 8004550:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8004552:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004556:	2d00      	cmp	r5, #0
 8004558:	460e      	mov	r6, r1
 800455a:	4691      	mov	r9, r2
 800455c:	4619      	mov	r1, r3
 800455e:	bfb8      	it	lt
 8004560:	4622      	movlt	r2, r4
 8004562:	462b      	mov	r3, r5
 8004564:	f027 0720 	bic.w	r7, r7, #32
 8004568:	bfbb      	ittet	lt
 800456a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800456e:	461d      	movlt	r5, r3
 8004570:	2300      	movge	r3, #0
 8004572:	232d      	movlt	r3, #45	; 0x2d
 8004574:	bfb8      	it	lt
 8004576:	4614      	movlt	r4, r2
 8004578:	2f46      	cmp	r7, #70	; 0x46
 800457a:	700b      	strb	r3, [r1, #0]
 800457c:	d004      	beq.n	8004588 <__cvt+0x40>
 800457e:	2f45      	cmp	r7, #69	; 0x45
 8004580:	d100      	bne.n	8004584 <__cvt+0x3c>
 8004582:	3601      	adds	r6, #1
 8004584:	2102      	movs	r1, #2
 8004586:	e000      	b.n	800458a <__cvt+0x42>
 8004588:	2103      	movs	r1, #3
 800458a:	ab03      	add	r3, sp, #12
 800458c:	9301      	str	r3, [sp, #4]
 800458e:	ab02      	add	r3, sp, #8
 8004590:	9300      	str	r3, [sp, #0]
 8004592:	4632      	mov	r2, r6
 8004594:	4653      	mov	r3, sl
 8004596:	ec45 4b10 	vmov	d0, r4, r5
 800459a:	f001 feb1 	bl	8006300 <_dtoa_r>
 800459e:	2f47      	cmp	r7, #71	; 0x47
 80045a0:	4680      	mov	r8, r0
 80045a2:	d102      	bne.n	80045aa <__cvt+0x62>
 80045a4:	f019 0f01 	tst.w	r9, #1
 80045a8:	d026      	beq.n	80045f8 <__cvt+0xb0>
 80045aa:	2f46      	cmp	r7, #70	; 0x46
 80045ac:	eb08 0906 	add.w	r9, r8, r6
 80045b0:	d111      	bne.n	80045d6 <__cvt+0x8e>
 80045b2:	f898 3000 	ldrb.w	r3, [r8]
 80045b6:	2b30      	cmp	r3, #48	; 0x30
 80045b8:	d10a      	bne.n	80045d0 <__cvt+0x88>
 80045ba:	2200      	movs	r2, #0
 80045bc:	2300      	movs	r3, #0
 80045be:	4620      	mov	r0, r4
 80045c0:	4629      	mov	r1, r5
 80045c2:	f7fc fa81 	bl	8000ac8 <__aeabi_dcmpeq>
 80045c6:	b918      	cbnz	r0, 80045d0 <__cvt+0x88>
 80045c8:	f1c6 0601 	rsb	r6, r6, #1
 80045cc:	f8ca 6000 	str.w	r6, [sl]
 80045d0:	f8da 3000 	ldr.w	r3, [sl]
 80045d4:	4499      	add	r9, r3
 80045d6:	2200      	movs	r2, #0
 80045d8:	2300      	movs	r3, #0
 80045da:	4620      	mov	r0, r4
 80045dc:	4629      	mov	r1, r5
 80045de:	f7fc fa73 	bl	8000ac8 <__aeabi_dcmpeq>
 80045e2:	b938      	cbnz	r0, 80045f4 <__cvt+0xac>
 80045e4:	2230      	movs	r2, #48	; 0x30
 80045e6:	9b03      	ldr	r3, [sp, #12]
 80045e8:	454b      	cmp	r3, r9
 80045ea:	d205      	bcs.n	80045f8 <__cvt+0xb0>
 80045ec:	1c59      	adds	r1, r3, #1
 80045ee:	9103      	str	r1, [sp, #12]
 80045f0:	701a      	strb	r2, [r3, #0]
 80045f2:	e7f8      	b.n	80045e6 <__cvt+0x9e>
 80045f4:	f8cd 900c 	str.w	r9, [sp, #12]
 80045f8:	9b03      	ldr	r3, [sp, #12]
 80045fa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80045fc:	eba3 0308 	sub.w	r3, r3, r8
 8004600:	4640      	mov	r0, r8
 8004602:	6013      	str	r3, [r2, #0]
 8004604:	b004      	add	sp, #16
 8004606:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800460a <__exponent>:
 800460a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800460c:	2900      	cmp	r1, #0
 800460e:	4604      	mov	r4, r0
 8004610:	bfba      	itte	lt
 8004612:	4249      	neglt	r1, r1
 8004614:	232d      	movlt	r3, #45	; 0x2d
 8004616:	232b      	movge	r3, #43	; 0x2b
 8004618:	2909      	cmp	r1, #9
 800461a:	f804 2b02 	strb.w	r2, [r4], #2
 800461e:	7043      	strb	r3, [r0, #1]
 8004620:	dd20      	ble.n	8004664 <__exponent+0x5a>
 8004622:	f10d 0307 	add.w	r3, sp, #7
 8004626:	461f      	mov	r7, r3
 8004628:	260a      	movs	r6, #10
 800462a:	fb91 f5f6 	sdiv	r5, r1, r6
 800462e:	fb06 1115 	mls	r1, r6, r5, r1
 8004632:	3130      	adds	r1, #48	; 0x30
 8004634:	2d09      	cmp	r5, #9
 8004636:	f803 1c01 	strb.w	r1, [r3, #-1]
 800463a:	f103 32ff 	add.w	r2, r3, #4294967295
 800463e:	4629      	mov	r1, r5
 8004640:	dc09      	bgt.n	8004656 <__exponent+0x4c>
 8004642:	3130      	adds	r1, #48	; 0x30
 8004644:	3b02      	subs	r3, #2
 8004646:	f802 1c01 	strb.w	r1, [r2, #-1]
 800464a:	42bb      	cmp	r3, r7
 800464c:	4622      	mov	r2, r4
 800464e:	d304      	bcc.n	800465a <__exponent+0x50>
 8004650:	1a10      	subs	r0, r2, r0
 8004652:	b003      	add	sp, #12
 8004654:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004656:	4613      	mov	r3, r2
 8004658:	e7e7      	b.n	800462a <__exponent+0x20>
 800465a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800465e:	f804 2b01 	strb.w	r2, [r4], #1
 8004662:	e7f2      	b.n	800464a <__exponent+0x40>
 8004664:	2330      	movs	r3, #48	; 0x30
 8004666:	4419      	add	r1, r3
 8004668:	7083      	strb	r3, [r0, #2]
 800466a:	1d02      	adds	r2, r0, #4
 800466c:	70c1      	strb	r1, [r0, #3]
 800466e:	e7ef      	b.n	8004650 <__exponent+0x46>

08004670 <_printf_float>:
 8004670:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004674:	b08d      	sub	sp, #52	; 0x34
 8004676:	460c      	mov	r4, r1
 8004678:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800467c:	4616      	mov	r6, r2
 800467e:	461f      	mov	r7, r3
 8004680:	4605      	mov	r5, r0
 8004682:	f003 f8d7 	bl	8007834 <_localeconv_r>
 8004686:	6803      	ldr	r3, [r0, #0]
 8004688:	9304      	str	r3, [sp, #16]
 800468a:	4618      	mov	r0, r3
 800468c:	f7fb fda0 	bl	80001d0 <strlen>
 8004690:	2300      	movs	r3, #0
 8004692:	930a      	str	r3, [sp, #40]	; 0x28
 8004694:	f8d8 3000 	ldr.w	r3, [r8]
 8004698:	9005      	str	r0, [sp, #20]
 800469a:	3307      	adds	r3, #7
 800469c:	f023 0307 	bic.w	r3, r3, #7
 80046a0:	f103 0208 	add.w	r2, r3, #8
 80046a4:	f894 a018 	ldrb.w	sl, [r4, #24]
 80046a8:	f8d4 b000 	ldr.w	fp, [r4]
 80046ac:	f8c8 2000 	str.w	r2, [r8]
 80046b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046b4:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80046b8:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80046bc:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80046c0:	9307      	str	r3, [sp, #28]
 80046c2:	f8cd 8018 	str.w	r8, [sp, #24]
 80046c6:	f04f 32ff 	mov.w	r2, #4294967295
 80046ca:	4ba7      	ldr	r3, [pc, #668]	; (8004968 <_printf_float+0x2f8>)
 80046cc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80046d0:	f7fc fa2c 	bl	8000b2c <__aeabi_dcmpun>
 80046d4:	bb70      	cbnz	r0, 8004734 <_printf_float+0xc4>
 80046d6:	f04f 32ff 	mov.w	r2, #4294967295
 80046da:	4ba3      	ldr	r3, [pc, #652]	; (8004968 <_printf_float+0x2f8>)
 80046dc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80046e0:	f7fc fa06 	bl	8000af0 <__aeabi_dcmple>
 80046e4:	bb30      	cbnz	r0, 8004734 <_printf_float+0xc4>
 80046e6:	2200      	movs	r2, #0
 80046e8:	2300      	movs	r3, #0
 80046ea:	4640      	mov	r0, r8
 80046ec:	4649      	mov	r1, r9
 80046ee:	f7fc f9f5 	bl	8000adc <__aeabi_dcmplt>
 80046f2:	b110      	cbz	r0, 80046fa <_printf_float+0x8a>
 80046f4:	232d      	movs	r3, #45	; 0x2d
 80046f6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80046fa:	4a9c      	ldr	r2, [pc, #624]	; (800496c <_printf_float+0x2fc>)
 80046fc:	4b9c      	ldr	r3, [pc, #624]	; (8004970 <_printf_float+0x300>)
 80046fe:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8004702:	bf8c      	ite	hi
 8004704:	4690      	movhi	r8, r2
 8004706:	4698      	movls	r8, r3
 8004708:	2303      	movs	r3, #3
 800470a:	f02b 0204 	bic.w	r2, fp, #4
 800470e:	6123      	str	r3, [r4, #16]
 8004710:	6022      	str	r2, [r4, #0]
 8004712:	f04f 0900 	mov.w	r9, #0
 8004716:	9700      	str	r7, [sp, #0]
 8004718:	4633      	mov	r3, r6
 800471a:	aa0b      	add	r2, sp, #44	; 0x2c
 800471c:	4621      	mov	r1, r4
 800471e:	4628      	mov	r0, r5
 8004720:	f000 f9e6 	bl	8004af0 <_printf_common>
 8004724:	3001      	adds	r0, #1
 8004726:	f040 808d 	bne.w	8004844 <_printf_float+0x1d4>
 800472a:	f04f 30ff 	mov.w	r0, #4294967295
 800472e:	b00d      	add	sp, #52	; 0x34
 8004730:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004734:	4642      	mov	r2, r8
 8004736:	464b      	mov	r3, r9
 8004738:	4640      	mov	r0, r8
 800473a:	4649      	mov	r1, r9
 800473c:	f7fc f9f6 	bl	8000b2c <__aeabi_dcmpun>
 8004740:	b110      	cbz	r0, 8004748 <_printf_float+0xd8>
 8004742:	4a8c      	ldr	r2, [pc, #560]	; (8004974 <_printf_float+0x304>)
 8004744:	4b8c      	ldr	r3, [pc, #560]	; (8004978 <_printf_float+0x308>)
 8004746:	e7da      	b.n	80046fe <_printf_float+0x8e>
 8004748:	6861      	ldr	r1, [r4, #4]
 800474a:	1c4b      	adds	r3, r1, #1
 800474c:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8004750:	a80a      	add	r0, sp, #40	; 0x28
 8004752:	d13e      	bne.n	80047d2 <_printf_float+0x162>
 8004754:	2306      	movs	r3, #6
 8004756:	6063      	str	r3, [r4, #4]
 8004758:	2300      	movs	r3, #0
 800475a:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800475e:	ab09      	add	r3, sp, #36	; 0x24
 8004760:	9300      	str	r3, [sp, #0]
 8004762:	ec49 8b10 	vmov	d0, r8, r9
 8004766:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800476a:	6022      	str	r2, [r4, #0]
 800476c:	f8cd a004 	str.w	sl, [sp, #4]
 8004770:	6861      	ldr	r1, [r4, #4]
 8004772:	4628      	mov	r0, r5
 8004774:	f7ff fee8 	bl	8004548 <__cvt>
 8004778:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800477c:	2b47      	cmp	r3, #71	; 0x47
 800477e:	4680      	mov	r8, r0
 8004780:	d109      	bne.n	8004796 <_printf_float+0x126>
 8004782:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004784:	1cd8      	adds	r0, r3, #3
 8004786:	db02      	blt.n	800478e <_printf_float+0x11e>
 8004788:	6862      	ldr	r2, [r4, #4]
 800478a:	4293      	cmp	r3, r2
 800478c:	dd47      	ble.n	800481e <_printf_float+0x1ae>
 800478e:	f1aa 0a02 	sub.w	sl, sl, #2
 8004792:	fa5f fa8a 	uxtb.w	sl, sl
 8004796:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800479a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800479c:	d824      	bhi.n	80047e8 <_printf_float+0x178>
 800479e:	3901      	subs	r1, #1
 80047a0:	4652      	mov	r2, sl
 80047a2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80047a6:	9109      	str	r1, [sp, #36]	; 0x24
 80047a8:	f7ff ff2f 	bl	800460a <__exponent>
 80047ac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80047ae:	1813      	adds	r3, r2, r0
 80047b0:	2a01      	cmp	r2, #1
 80047b2:	4681      	mov	r9, r0
 80047b4:	6123      	str	r3, [r4, #16]
 80047b6:	dc02      	bgt.n	80047be <_printf_float+0x14e>
 80047b8:	6822      	ldr	r2, [r4, #0]
 80047ba:	07d1      	lsls	r1, r2, #31
 80047bc:	d501      	bpl.n	80047c2 <_printf_float+0x152>
 80047be:	3301      	adds	r3, #1
 80047c0:	6123      	str	r3, [r4, #16]
 80047c2:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d0a5      	beq.n	8004716 <_printf_float+0xa6>
 80047ca:	232d      	movs	r3, #45	; 0x2d
 80047cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80047d0:	e7a1      	b.n	8004716 <_printf_float+0xa6>
 80047d2:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 80047d6:	f000 8177 	beq.w	8004ac8 <_printf_float+0x458>
 80047da:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80047de:	d1bb      	bne.n	8004758 <_printf_float+0xe8>
 80047e0:	2900      	cmp	r1, #0
 80047e2:	d1b9      	bne.n	8004758 <_printf_float+0xe8>
 80047e4:	2301      	movs	r3, #1
 80047e6:	e7b6      	b.n	8004756 <_printf_float+0xe6>
 80047e8:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 80047ec:	d119      	bne.n	8004822 <_printf_float+0x1b2>
 80047ee:	2900      	cmp	r1, #0
 80047f0:	6863      	ldr	r3, [r4, #4]
 80047f2:	dd0c      	ble.n	800480e <_printf_float+0x19e>
 80047f4:	6121      	str	r1, [r4, #16]
 80047f6:	b913      	cbnz	r3, 80047fe <_printf_float+0x18e>
 80047f8:	6822      	ldr	r2, [r4, #0]
 80047fa:	07d2      	lsls	r2, r2, #31
 80047fc:	d502      	bpl.n	8004804 <_printf_float+0x194>
 80047fe:	3301      	adds	r3, #1
 8004800:	440b      	add	r3, r1
 8004802:	6123      	str	r3, [r4, #16]
 8004804:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004806:	65a3      	str	r3, [r4, #88]	; 0x58
 8004808:	f04f 0900 	mov.w	r9, #0
 800480c:	e7d9      	b.n	80047c2 <_printf_float+0x152>
 800480e:	b913      	cbnz	r3, 8004816 <_printf_float+0x1a6>
 8004810:	6822      	ldr	r2, [r4, #0]
 8004812:	07d0      	lsls	r0, r2, #31
 8004814:	d501      	bpl.n	800481a <_printf_float+0x1aa>
 8004816:	3302      	adds	r3, #2
 8004818:	e7f3      	b.n	8004802 <_printf_float+0x192>
 800481a:	2301      	movs	r3, #1
 800481c:	e7f1      	b.n	8004802 <_printf_float+0x192>
 800481e:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8004822:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8004826:	4293      	cmp	r3, r2
 8004828:	db05      	blt.n	8004836 <_printf_float+0x1c6>
 800482a:	6822      	ldr	r2, [r4, #0]
 800482c:	6123      	str	r3, [r4, #16]
 800482e:	07d1      	lsls	r1, r2, #31
 8004830:	d5e8      	bpl.n	8004804 <_printf_float+0x194>
 8004832:	3301      	adds	r3, #1
 8004834:	e7e5      	b.n	8004802 <_printf_float+0x192>
 8004836:	2b00      	cmp	r3, #0
 8004838:	bfd4      	ite	le
 800483a:	f1c3 0302 	rsble	r3, r3, #2
 800483e:	2301      	movgt	r3, #1
 8004840:	4413      	add	r3, r2
 8004842:	e7de      	b.n	8004802 <_printf_float+0x192>
 8004844:	6823      	ldr	r3, [r4, #0]
 8004846:	055a      	lsls	r2, r3, #21
 8004848:	d407      	bmi.n	800485a <_printf_float+0x1ea>
 800484a:	6923      	ldr	r3, [r4, #16]
 800484c:	4642      	mov	r2, r8
 800484e:	4631      	mov	r1, r6
 8004850:	4628      	mov	r0, r5
 8004852:	47b8      	blx	r7
 8004854:	3001      	adds	r0, #1
 8004856:	d12b      	bne.n	80048b0 <_printf_float+0x240>
 8004858:	e767      	b.n	800472a <_printf_float+0xba>
 800485a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800485e:	f240 80dc 	bls.w	8004a1a <_printf_float+0x3aa>
 8004862:	2200      	movs	r2, #0
 8004864:	2300      	movs	r3, #0
 8004866:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800486a:	f7fc f92d 	bl	8000ac8 <__aeabi_dcmpeq>
 800486e:	2800      	cmp	r0, #0
 8004870:	d033      	beq.n	80048da <_printf_float+0x26a>
 8004872:	2301      	movs	r3, #1
 8004874:	4a41      	ldr	r2, [pc, #260]	; (800497c <_printf_float+0x30c>)
 8004876:	4631      	mov	r1, r6
 8004878:	4628      	mov	r0, r5
 800487a:	47b8      	blx	r7
 800487c:	3001      	adds	r0, #1
 800487e:	f43f af54 	beq.w	800472a <_printf_float+0xba>
 8004882:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004886:	429a      	cmp	r2, r3
 8004888:	db02      	blt.n	8004890 <_printf_float+0x220>
 800488a:	6823      	ldr	r3, [r4, #0]
 800488c:	07d8      	lsls	r0, r3, #31
 800488e:	d50f      	bpl.n	80048b0 <_printf_float+0x240>
 8004890:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004894:	4631      	mov	r1, r6
 8004896:	4628      	mov	r0, r5
 8004898:	47b8      	blx	r7
 800489a:	3001      	adds	r0, #1
 800489c:	f43f af45 	beq.w	800472a <_printf_float+0xba>
 80048a0:	f04f 0800 	mov.w	r8, #0
 80048a4:	f104 091a 	add.w	r9, r4, #26
 80048a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80048aa:	3b01      	subs	r3, #1
 80048ac:	4543      	cmp	r3, r8
 80048ae:	dc09      	bgt.n	80048c4 <_printf_float+0x254>
 80048b0:	6823      	ldr	r3, [r4, #0]
 80048b2:	079b      	lsls	r3, r3, #30
 80048b4:	f100 8103 	bmi.w	8004abe <_printf_float+0x44e>
 80048b8:	68e0      	ldr	r0, [r4, #12]
 80048ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80048bc:	4298      	cmp	r0, r3
 80048be:	bfb8      	it	lt
 80048c0:	4618      	movlt	r0, r3
 80048c2:	e734      	b.n	800472e <_printf_float+0xbe>
 80048c4:	2301      	movs	r3, #1
 80048c6:	464a      	mov	r2, r9
 80048c8:	4631      	mov	r1, r6
 80048ca:	4628      	mov	r0, r5
 80048cc:	47b8      	blx	r7
 80048ce:	3001      	adds	r0, #1
 80048d0:	f43f af2b 	beq.w	800472a <_printf_float+0xba>
 80048d4:	f108 0801 	add.w	r8, r8, #1
 80048d8:	e7e6      	b.n	80048a8 <_printf_float+0x238>
 80048da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80048dc:	2b00      	cmp	r3, #0
 80048de:	dc2b      	bgt.n	8004938 <_printf_float+0x2c8>
 80048e0:	2301      	movs	r3, #1
 80048e2:	4a26      	ldr	r2, [pc, #152]	; (800497c <_printf_float+0x30c>)
 80048e4:	4631      	mov	r1, r6
 80048e6:	4628      	mov	r0, r5
 80048e8:	47b8      	blx	r7
 80048ea:	3001      	adds	r0, #1
 80048ec:	f43f af1d 	beq.w	800472a <_printf_float+0xba>
 80048f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80048f2:	b923      	cbnz	r3, 80048fe <_printf_float+0x28e>
 80048f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80048f6:	b913      	cbnz	r3, 80048fe <_printf_float+0x28e>
 80048f8:	6823      	ldr	r3, [r4, #0]
 80048fa:	07d9      	lsls	r1, r3, #31
 80048fc:	d5d8      	bpl.n	80048b0 <_printf_float+0x240>
 80048fe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004902:	4631      	mov	r1, r6
 8004904:	4628      	mov	r0, r5
 8004906:	47b8      	blx	r7
 8004908:	3001      	adds	r0, #1
 800490a:	f43f af0e 	beq.w	800472a <_printf_float+0xba>
 800490e:	f04f 0900 	mov.w	r9, #0
 8004912:	f104 0a1a 	add.w	sl, r4, #26
 8004916:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004918:	425b      	negs	r3, r3
 800491a:	454b      	cmp	r3, r9
 800491c:	dc01      	bgt.n	8004922 <_printf_float+0x2b2>
 800491e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004920:	e794      	b.n	800484c <_printf_float+0x1dc>
 8004922:	2301      	movs	r3, #1
 8004924:	4652      	mov	r2, sl
 8004926:	4631      	mov	r1, r6
 8004928:	4628      	mov	r0, r5
 800492a:	47b8      	blx	r7
 800492c:	3001      	adds	r0, #1
 800492e:	f43f aefc 	beq.w	800472a <_printf_float+0xba>
 8004932:	f109 0901 	add.w	r9, r9, #1
 8004936:	e7ee      	b.n	8004916 <_printf_float+0x2a6>
 8004938:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800493a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800493c:	429a      	cmp	r2, r3
 800493e:	bfa8      	it	ge
 8004940:	461a      	movge	r2, r3
 8004942:	2a00      	cmp	r2, #0
 8004944:	4691      	mov	r9, r2
 8004946:	dd07      	ble.n	8004958 <_printf_float+0x2e8>
 8004948:	4613      	mov	r3, r2
 800494a:	4631      	mov	r1, r6
 800494c:	4642      	mov	r2, r8
 800494e:	4628      	mov	r0, r5
 8004950:	47b8      	blx	r7
 8004952:	3001      	adds	r0, #1
 8004954:	f43f aee9 	beq.w	800472a <_printf_float+0xba>
 8004958:	f104 031a 	add.w	r3, r4, #26
 800495c:	f04f 0b00 	mov.w	fp, #0
 8004960:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004964:	9306      	str	r3, [sp, #24]
 8004966:	e015      	b.n	8004994 <_printf_float+0x324>
 8004968:	7fefffff 	.word	0x7fefffff
 800496c:	0800930c 	.word	0x0800930c
 8004970:	08009308 	.word	0x08009308
 8004974:	08009314 	.word	0x08009314
 8004978:	08009310 	.word	0x08009310
 800497c:	08009533 	.word	0x08009533
 8004980:	2301      	movs	r3, #1
 8004982:	9a06      	ldr	r2, [sp, #24]
 8004984:	4631      	mov	r1, r6
 8004986:	4628      	mov	r0, r5
 8004988:	47b8      	blx	r7
 800498a:	3001      	adds	r0, #1
 800498c:	f43f aecd 	beq.w	800472a <_printf_float+0xba>
 8004990:	f10b 0b01 	add.w	fp, fp, #1
 8004994:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8004998:	ebaa 0309 	sub.w	r3, sl, r9
 800499c:	455b      	cmp	r3, fp
 800499e:	dcef      	bgt.n	8004980 <_printf_float+0x310>
 80049a0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80049a4:	429a      	cmp	r2, r3
 80049a6:	44d0      	add	r8, sl
 80049a8:	db15      	blt.n	80049d6 <_printf_float+0x366>
 80049aa:	6823      	ldr	r3, [r4, #0]
 80049ac:	07da      	lsls	r2, r3, #31
 80049ae:	d412      	bmi.n	80049d6 <_printf_float+0x366>
 80049b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80049b2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80049b4:	eba3 020a 	sub.w	r2, r3, sl
 80049b8:	eba3 0a01 	sub.w	sl, r3, r1
 80049bc:	4592      	cmp	sl, r2
 80049be:	bfa8      	it	ge
 80049c0:	4692      	movge	sl, r2
 80049c2:	f1ba 0f00 	cmp.w	sl, #0
 80049c6:	dc0e      	bgt.n	80049e6 <_printf_float+0x376>
 80049c8:	f04f 0800 	mov.w	r8, #0
 80049cc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80049d0:	f104 091a 	add.w	r9, r4, #26
 80049d4:	e019      	b.n	8004a0a <_printf_float+0x39a>
 80049d6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80049da:	4631      	mov	r1, r6
 80049dc:	4628      	mov	r0, r5
 80049de:	47b8      	blx	r7
 80049e0:	3001      	adds	r0, #1
 80049e2:	d1e5      	bne.n	80049b0 <_printf_float+0x340>
 80049e4:	e6a1      	b.n	800472a <_printf_float+0xba>
 80049e6:	4653      	mov	r3, sl
 80049e8:	4642      	mov	r2, r8
 80049ea:	4631      	mov	r1, r6
 80049ec:	4628      	mov	r0, r5
 80049ee:	47b8      	blx	r7
 80049f0:	3001      	adds	r0, #1
 80049f2:	d1e9      	bne.n	80049c8 <_printf_float+0x358>
 80049f4:	e699      	b.n	800472a <_printf_float+0xba>
 80049f6:	2301      	movs	r3, #1
 80049f8:	464a      	mov	r2, r9
 80049fa:	4631      	mov	r1, r6
 80049fc:	4628      	mov	r0, r5
 80049fe:	47b8      	blx	r7
 8004a00:	3001      	adds	r0, #1
 8004a02:	f43f ae92 	beq.w	800472a <_printf_float+0xba>
 8004a06:	f108 0801 	add.w	r8, r8, #1
 8004a0a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004a0e:	1a9b      	subs	r3, r3, r2
 8004a10:	eba3 030a 	sub.w	r3, r3, sl
 8004a14:	4543      	cmp	r3, r8
 8004a16:	dcee      	bgt.n	80049f6 <_printf_float+0x386>
 8004a18:	e74a      	b.n	80048b0 <_printf_float+0x240>
 8004a1a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004a1c:	2a01      	cmp	r2, #1
 8004a1e:	dc01      	bgt.n	8004a24 <_printf_float+0x3b4>
 8004a20:	07db      	lsls	r3, r3, #31
 8004a22:	d53a      	bpl.n	8004a9a <_printf_float+0x42a>
 8004a24:	2301      	movs	r3, #1
 8004a26:	4642      	mov	r2, r8
 8004a28:	4631      	mov	r1, r6
 8004a2a:	4628      	mov	r0, r5
 8004a2c:	47b8      	blx	r7
 8004a2e:	3001      	adds	r0, #1
 8004a30:	f43f ae7b 	beq.w	800472a <_printf_float+0xba>
 8004a34:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004a38:	4631      	mov	r1, r6
 8004a3a:	4628      	mov	r0, r5
 8004a3c:	47b8      	blx	r7
 8004a3e:	3001      	adds	r0, #1
 8004a40:	f108 0801 	add.w	r8, r8, #1
 8004a44:	f43f ae71 	beq.w	800472a <_printf_float+0xba>
 8004a48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	f103 3aff 	add.w	sl, r3, #4294967295
 8004a50:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004a54:	2300      	movs	r3, #0
 8004a56:	f7fc f837 	bl	8000ac8 <__aeabi_dcmpeq>
 8004a5a:	b9c8      	cbnz	r0, 8004a90 <_printf_float+0x420>
 8004a5c:	4653      	mov	r3, sl
 8004a5e:	4642      	mov	r2, r8
 8004a60:	4631      	mov	r1, r6
 8004a62:	4628      	mov	r0, r5
 8004a64:	47b8      	blx	r7
 8004a66:	3001      	adds	r0, #1
 8004a68:	d10e      	bne.n	8004a88 <_printf_float+0x418>
 8004a6a:	e65e      	b.n	800472a <_printf_float+0xba>
 8004a6c:	2301      	movs	r3, #1
 8004a6e:	4652      	mov	r2, sl
 8004a70:	4631      	mov	r1, r6
 8004a72:	4628      	mov	r0, r5
 8004a74:	47b8      	blx	r7
 8004a76:	3001      	adds	r0, #1
 8004a78:	f43f ae57 	beq.w	800472a <_printf_float+0xba>
 8004a7c:	f108 0801 	add.w	r8, r8, #1
 8004a80:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004a82:	3b01      	subs	r3, #1
 8004a84:	4543      	cmp	r3, r8
 8004a86:	dcf1      	bgt.n	8004a6c <_printf_float+0x3fc>
 8004a88:	464b      	mov	r3, r9
 8004a8a:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004a8e:	e6de      	b.n	800484e <_printf_float+0x1de>
 8004a90:	f04f 0800 	mov.w	r8, #0
 8004a94:	f104 0a1a 	add.w	sl, r4, #26
 8004a98:	e7f2      	b.n	8004a80 <_printf_float+0x410>
 8004a9a:	2301      	movs	r3, #1
 8004a9c:	e7df      	b.n	8004a5e <_printf_float+0x3ee>
 8004a9e:	2301      	movs	r3, #1
 8004aa0:	464a      	mov	r2, r9
 8004aa2:	4631      	mov	r1, r6
 8004aa4:	4628      	mov	r0, r5
 8004aa6:	47b8      	blx	r7
 8004aa8:	3001      	adds	r0, #1
 8004aaa:	f43f ae3e 	beq.w	800472a <_printf_float+0xba>
 8004aae:	f108 0801 	add.w	r8, r8, #1
 8004ab2:	68e3      	ldr	r3, [r4, #12]
 8004ab4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004ab6:	1a9b      	subs	r3, r3, r2
 8004ab8:	4543      	cmp	r3, r8
 8004aba:	dcf0      	bgt.n	8004a9e <_printf_float+0x42e>
 8004abc:	e6fc      	b.n	80048b8 <_printf_float+0x248>
 8004abe:	f04f 0800 	mov.w	r8, #0
 8004ac2:	f104 0919 	add.w	r9, r4, #25
 8004ac6:	e7f4      	b.n	8004ab2 <_printf_float+0x442>
 8004ac8:	2900      	cmp	r1, #0
 8004aca:	f43f ae8b 	beq.w	80047e4 <_printf_float+0x174>
 8004ace:	2300      	movs	r3, #0
 8004ad0:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8004ad4:	ab09      	add	r3, sp, #36	; 0x24
 8004ad6:	9300      	str	r3, [sp, #0]
 8004ad8:	ec49 8b10 	vmov	d0, r8, r9
 8004adc:	6022      	str	r2, [r4, #0]
 8004ade:	f8cd a004 	str.w	sl, [sp, #4]
 8004ae2:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004ae6:	4628      	mov	r0, r5
 8004ae8:	f7ff fd2e 	bl	8004548 <__cvt>
 8004aec:	4680      	mov	r8, r0
 8004aee:	e648      	b.n	8004782 <_printf_float+0x112>

08004af0 <_printf_common>:
 8004af0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004af4:	4691      	mov	r9, r2
 8004af6:	461f      	mov	r7, r3
 8004af8:	688a      	ldr	r2, [r1, #8]
 8004afa:	690b      	ldr	r3, [r1, #16]
 8004afc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004b00:	4293      	cmp	r3, r2
 8004b02:	bfb8      	it	lt
 8004b04:	4613      	movlt	r3, r2
 8004b06:	f8c9 3000 	str.w	r3, [r9]
 8004b0a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004b0e:	4606      	mov	r6, r0
 8004b10:	460c      	mov	r4, r1
 8004b12:	b112      	cbz	r2, 8004b1a <_printf_common+0x2a>
 8004b14:	3301      	adds	r3, #1
 8004b16:	f8c9 3000 	str.w	r3, [r9]
 8004b1a:	6823      	ldr	r3, [r4, #0]
 8004b1c:	0699      	lsls	r1, r3, #26
 8004b1e:	bf42      	ittt	mi
 8004b20:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004b24:	3302      	addmi	r3, #2
 8004b26:	f8c9 3000 	strmi.w	r3, [r9]
 8004b2a:	6825      	ldr	r5, [r4, #0]
 8004b2c:	f015 0506 	ands.w	r5, r5, #6
 8004b30:	d107      	bne.n	8004b42 <_printf_common+0x52>
 8004b32:	f104 0a19 	add.w	sl, r4, #25
 8004b36:	68e3      	ldr	r3, [r4, #12]
 8004b38:	f8d9 2000 	ldr.w	r2, [r9]
 8004b3c:	1a9b      	subs	r3, r3, r2
 8004b3e:	42ab      	cmp	r3, r5
 8004b40:	dc28      	bgt.n	8004b94 <_printf_common+0xa4>
 8004b42:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004b46:	6822      	ldr	r2, [r4, #0]
 8004b48:	3300      	adds	r3, #0
 8004b4a:	bf18      	it	ne
 8004b4c:	2301      	movne	r3, #1
 8004b4e:	0692      	lsls	r2, r2, #26
 8004b50:	d42d      	bmi.n	8004bae <_printf_common+0xbe>
 8004b52:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004b56:	4639      	mov	r1, r7
 8004b58:	4630      	mov	r0, r6
 8004b5a:	47c0      	blx	r8
 8004b5c:	3001      	adds	r0, #1
 8004b5e:	d020      	beq.n	8004ba2 <_printf_common+0xb2>
 8004b60:	6823      	ldr	r3, [r4, #0]
 8004b62:	68e5      	ldr	r5, [r4, #12]
 8004b64:	f8d9 2000 	ldr.w	r2, [r9]
 8004b68:	f003 0306 	and.w	r3, r3, #6
 8004b6c:	2b04      	cmp	r3, #4
 8004b6e:	bf08      	it	eq
 8004b70:	1aad      	subeq	r5, r5, r2
 8004b72:	68a3      	ldr	r3, [r4, #8]
 8004b74:	6922      	ldr	r2, [r4, #16]
 8004b76:	bf0c      	ite	eq
 8004b78:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004b7c:	2500      	movne	r5, #0
 8004b7e:	4293      	cmp	r3, r2
 8004b80:	bfc4      	itt	gt
 8004b82:	1a9b      	subgt	r3, r3, r2
 8004b84:	18ed      	addgt	r5, r5, r3
 8004b86:	f04f 0900 	mov.w	r9, #0
 8004b8a:	341a      	adds	r4, #26
 8004b8c:	454d      	cmp	r5, r9
 8004b8e:	d11a      	bne.n	8004bc6 <_printf_common+0xd6>
 8004b90:	2000      	movs	r0, #0
 8004b92:	e008      	b.n	8004ba6 <_printf_common+0xb6>
 8004b94:	2301      	movs	r3, #1
 8004b96:	4652      	mov	r2, sl
 8004b98:	4639      	mov	r1, r7
 8004b9a:	4630      	mov	r0, r6
 8004b9c:	47c0      	blx	r8
 8004b9e:	3001      	adds	r0, #1
 8004ba0:	d103      	bne.n	8004baa <_printf_common+0xba>
 8004ba2:	f04f 30ff 	mov.w	r0, #4294967295
 8004ba6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004baa:	3501      	adds	r5, #1
 8004bac:	e7c3      	b.n	8004b36 <_printf_common+0x46>
 8004bae:	18e1      	adds	r1, r4, r3
 8004bb0:	1c5a      	adds	r2, r3, #1
 8004bb2:	2030      	movs	r0, #48	; 0x30
 8004bb4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004bb8:	4422      	add	r2, r4
 8004bba:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004bbe:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004bc2:	3302      	adds	r3, #2
 8004bc4:	e7c5      	b.n	8004b52 <_printf_common+0x62>
 8004bc6:	2301      	movs	r3, #1
 8004bc8:	4622      	mov	r2, r4
 8004bca:	4639      	mov	r1, r7
 8004bcc:	4630      	mov	r0, r6
 8004bce:	47c0      	blx	r8
 8004bd0:	3001      	adds	r0, #1
 8004bd2:	d0e6      	beq.n	8004ba2 <_printf_common+0xb2>
 8004bd4:	f109 0901 	add.w	r9, r9, #1
 8004bd8:	e7d8      	b.n	8004b8c <_printf_common+0x9c>
	...

08004bdc <_printf_i>:
 8004bdc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004be0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8004be4:	460c      	mov	r4, r1
 8004be6:	7e09      	ldrb	r1, [r1, #24]
 8004be8:	b085      	sub	sp, #20
 8004bea:	296e      	cmp	r1, #110	; 0x6e
 8004bec:	4617      	mov	r7, r2
 8004bee:	4606      	mov	r6, r0
 8004bf0:	4698      	mov	r8, r3
 8004bf2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004bf4:	f000 80b3 	beq.w	8004d5e <_printf_i+0x182>
 8004bf8:	d822      	bhi.n	8004c40 <_printf_i+0x64>
 8004bfa:	2963      	cmp	r1, #99	; 0x63
 8004bfc:	d036      	beq.n	8004c6c <_printf_i+0x90>
 8004bfe:	d80a      	bhi.n	8004c16 <_printf_i+0x3a>
 8004c00:	2900      	cmp	r1, #0
 8004c02:	f000 80b9 	beq.w	8004d78 <_printf_i+0x19c>
 8004c06:	2958      	cmp	r1, #88	; 0x58
 8004c08:	f000 8083 	beq.w	8004d12 <_printf_i+0x136>
 8004c0c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004c10:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8004c14:	e032      	b.n	8004c7c <_printf_i+0xa0>
 8004c16:	2964      	cmp	r1, #100	; 0x64
 8004c18:	d001      	beq.n	8004c1e <_printf_i+0x42>
 8004c1a:	2969      	cmp	r1, #105	; 0x69
 8004c1c:	d1f6      	bne.n	8004c0c <_printf_i+0x30>
 8004c1e:	6820      	ldr	r0, [r4, #0]
 8004c20:	6813      	ldr	r3, [r2, #0]
 8004c22:	0605      	lsls	r5, r0, #24
 8004c24:	f103 0104 	add.w	r1, r3, #4
 8004c28:	d52a      	bpl.n	8004c80 <_printf_i+0xa4>
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	6011      	str	r1, [r2, #0]
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	da03      	bge.n	8004c3a <_printf_i+0x5e>
 8004c32:	222d      	movs	r2, #45	; 0x2d
 8004c34:	425b      	negs	r3, r3
 8004c36:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8004c3a:	486f      	ldr	r0, [pc, #444]	; (8004df8 <_printf_i+0x21c>)
 8004c3c:	220a      	movs	r2, #10
 8004c3e:	e039      	b.n	8004cb4 <_printf_i+0xd8>
 8004c40:	2973      	cmp	r1, #115	; 0x73
 8004c42:	f000 809d 	beq.w	8004d80 <_printf_i+0x1a4>
 8004c46:	d808      	bhi.n	8004c5a <_printf_i+0x7e>
 8004c48:	296f      	cmp	r1, #111	; 0x6f
 8004c4a:	d020      	beq.n	8004c8e <_printf_i+0xb2>
 8004c4c:	2970      	cmp	r1, #112	; 0x70
 8004c4e:	d1dd      	bne.n	8004c0c <_printf_i+0x30>
 8004c50:	6823      	ldr	r3, [r4, #0]
 8004c52:	f043 0320 	orr.w	r3, r3, #32
 8004c56:	6023      	str	r3, [r4, #0]
 8004c58:	e003      	b.n	8004c62 <_printf_i+0x86>
 8004c5a:	2975      	cmp	r1, #117	; 0x75
 8004c5c:	d017      	beq.n	8004c8e <_printf_i+0xb2>
 8004c5e:	2978      	cmp	r1, #120	; 0x78
 8004c60:	d1d4      	bne.n	8004c0c <_printf_i+0x30>
 8004c62:	2378      	movs	r3, #120	; 0x78
 8004c64:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004c68:	4864      	ldr	r0, [pc, #400]	; (8004dfc <_printf_i+0x220>)
 8004c6a:	e055      	b.n	8004d18 <_printf_i+0x13c>
 8004c6c:	6813      	ldr	r3, [r2, #0]
 8004c6e:	1d19      	adds	r1, r3, #4
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	6011      	str	r1, [r2, #0]
 8004c74:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004c78:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004c7c:	2301      	movs	r3, #1
 8004c7e:	e08c      	b.n	8004d9a <_printf_i+0x1be>
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	6011      	str	r1, [r2, #0]
 8004c84:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004c88:	bf18      	it	ne
 8004c8a:	b21b      	sxthne	r3, r3
 8004c8c:	e7cf      	b.n	8004c2e <_printf_i+0x52>
 8004c8e:	6813      	ldr	r3, [r2, #0]
 8004c90:	6825      	ldr	r5, [r4, #0]
 8004c92:	1d18      	adds	r0, r3, #4
 8004c94:	6010      	str	r0, [r2, #0]
 8004c96:	0628      	lsls	r0, r5, #24
 8004c98:	d501      	bpl.n	8004c9e <_printf_i+0xc2>
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	e002      	b.n	8004ca4 <_printf_i+0xc8>
 8004c9e:	0668      	lsls	r0, r5, #25
 8004ca0:	d5fb      	bpl.n	8004c9a <_printf_i+0xbe>
 8004ca2:	881b      	ldrh	r3, [r3, #0]
 8004ca4:	4854      	ldr	r0, [pc, #336]	; (8004df8 <_printf_i+0x21c>)
 8004ca6:	296f      	cmp	r1, #111	; 0x6f
 8004ca8:	bf14      	ite	ne
 8004caa:	220a      	movne	r2, #10
 8004cac:	2208      	moveq	r2, #8
 8004cae:	2100      	movs	r1, #0
 8004cb0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004cb4:	6865      	ldr	r5, [r4, #4]
 8004cb6:	60a5      	str	r5, [r4, #8]
 8004cb8:	2d00      	cmp	r5, #0
 8004cba:	f2c0 8095 	blt.w	8004de8 <_printf_i+0x20c>
 8004cbe:	6821      	ldr	r1, [r4, #0]
 8004cc0:	f021 0104 	bic.w	r1, r1, #4
 8004cc4:	6021      	str	r1, [r4, #0]
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d13d      	bne.n	8004d46 <_printf_i+0x16a>
 8004cca:	2d00      	cmp	r5, #0
 8004ccc:	f040 808e 	bne.w	8004dec <_printf_i+0x210>
 8004cd0:	4665      	mov	r5, ip
 8004cd2:	2a08      	cmp	r2, #8
 8004cd4:	d10b      	bne.n	8004cee <_printf_i+0x112>
 8004cd6:	6823      	ldr	r3, [r4, #0]
 8004cd8:	07db      	lsls	r3, r3, #31
 8004cda:	d508      	bpl.n	8004cee <_printf_i+0x112>
 8004cdc:	6923      	ldr	r3, [r4, #16]
 8004cde:	6862      	ldr	r2, [r4, #4]
 8004ce0:	429a      	cmp	r2, r3
 8004ce2:	bfde      	ittt	le
 8004ce4:	2330      	movle	r3, #48	; 0x30
 8004ce6:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004cea:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004cee:	ebac 0305 	sub.w	r3, ip, r5
 8004cf2:	6123      	str	r3, [r4, #16]
 8004cf4:	f8cd 8000 	str.w	r8, [sp]
 8004cf8:	463b      	mov	r3, r7
 8004cfa:	aa03      	add	r2, sp, #12
 8004cfc:	4621      	mov	r1, r4
 8004cfe:	4630      	mov	r0, r6
 8004d00:	f7ff fef6 	bl	8004af0 <_printf_common>
 8004d04:	3001      	adds	r0, #1
 8004d06:	d14d      	bne.n	8004da4 <_printf_i+0x1c8>
 8004d08:	f04f 30ff 	mov.w	r0, #4294967295
 8004d0c:	b005      	add	sp, #20
 8004d0e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004d12:	4839      	ldr	r0, [pc, #228]	; (8004df8 <_printf_i+0x21c>)
 8004d14:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8004d18:	6813      	ldr	r3, [r2, #0]
 8004d1a:	6821      	ldr	r1, [r4, #0]
 8004d1c:	1d1d      	adds	r5, r3, #4
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	6015      	str	r5, [r2, #0]
 8004d22:	060a      	lsls	r2, r1, #24
 8004d24:	d50b      	bpl.n	8004d3e <_printf_i+0x162>
 8004d26:	07ca      	lsls	r2, r1, #31
 8004d28:	bf44      	itt	mi
 8004d2a:	f041 0120 	orrmi.w	r1, r1, #32
 8004d2e:	6021      	strmi	r1, [r4, #0]
 8004d30:	b91b      	cbnz	r3, 8004d3a <_printf_i+0x15e>
 8004d32:	6822      	ldr	r2, [r4, #0]
 8004d34:	f022 0220 	bic.w	r2, r2, #32
 8004d38:	6022      	str	r2, [r4, #0]
 8004d3a:	2210      	movs	r2, #16
 8004d3c:	e7b7      	b.n	8004cae <_printf_i+0xd2>
 8004d3e:	064d      	lsls	r5, r1, #25
 8004d40:	bf48      	it	mi
 8004d42:	b29b      	uxthmi	r3, r3
 8004d44:	e7ef      	b.n	8004d26 <_printf_i+0x14a>
 8004d46:	4665      	mov	r5, ip
 8004d48:	fbb3 f1f2 	udiv	r1, r3, r2
 8004d4c:	fb02 3311 	mls	r3, r2, r1, r3
 8004d50:	5cc3      	ldrb	r3, [r0, r3]
 8004d52:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8004d56:	460b      	mov	r3, r1
 8004d58:	2900      	cmp	r1, #0
 8004d5a:	d1f5      	bne.n	8004d48 <_printf_i+0x16c>
 8004d5c:	e7b9      	b.n	8004cd2 <_printf_i+0xf6>
 8004d5e:	6813      	ldr	r3, [r2, #0]
 8004d60:	6825      	ldr	r5, [r4, #0]
 8004d62:	6961      	ldr	r1, [r4, #20]
 8004d64:	1d18      	adds	r0, r3, #4
 8004d66:	6010      	str	r0, [r2, #0]
 8004d68:	0628      	lsls	r0, r5, #24
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	d501      	bpl.n	8004d72 <_printf_i+0x196>
 8004d6e:	6019      	str	r1, [r3, #0]
 8004d70:	e002      	b.n	8004d78 <_printf_i+0x19c>
 8004d72:	066a      	lsls	r2, r5, #25
 8004d74:	d5fb      	bpl.n	8004d6e <_printf_i+0x192>
 8004d76:	8019      	strh	r1, [r3, #0]
 8004d78:	2300      	movs	r3, #0
 8004d7a:	6123      	str	r3, [r4, #16]
 8004d7c:	4665      	mov	r5, ip
 8004d7e:	e7b9      	b.n	8004cf4 <_printf_i+0x118>
 8004d80:	6813      	ldr	r3, [r2, #0]
 8004d82:	1d19      	adds	r1, r3, #4
 8004d84:	6011      	str	r1, [r2, #0]
 8004d86:	681d      	ldr	r5, [r3, #0]
 8004d88:	6862      	ldr	r2, [r4, #4]
 8004d8a:	2100      	movs	r1, #0
 8004d8c:	4628      	mov	r0, r5
 8004d8e:	f7fb fa27 	bl	80001e0 <memchr>
 8004d92:	b108      	cbz	r0, 8004d98 <_printf_i+0x1bc>
 8004d94:	1b40      	subs	r0, r0, r5
 8004d96:	6060      	str	r0, [r4, #4]
 8004d98:	6863      	ldr	r3, [r4, #4]
 8004d9a:	6123      	str	r3, [r4, #16]
 8004d9c:	2300      	movs	r3, #0
 8004d9e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004da2:	e7a7      	b.n	8004cf4 <_printf_i+0x118>
 8004da4:	6923      	ldr	r3, [r4, #16]
 8004da6:	462a      	mov	r2, r5
 8004da8:	4639      	mov	r1, r7
 8004daa:	4630      	mov	r0, r6
 8004dac:	47c0      	blx	r8
 8004dae:	3001      	adds	r0, #1
 8004db0:	d0aa      	beq.n	8004d08 <_printf_i+0x12c>
 8004db2:	6823      	ldr	r3, [r4, #0]
 8004db4:	079b      	lsls	r3, r3, #30
 8004db6:	d413      	bmi.n	8004de0 <_printf_i+0x204>
 8004db8:	68e0      	ldr	r0, [r4, #12]
 8004dba:	9b03      	ldr	r3, [sp, #12]
 8004dbc:	4298      	cmp	r0, r3
 8004dbe:	bfb8      	it	lt
 8004dc0:	4618      	movlt	r0, r3
 8004dc2:	e7a3      	b.n	8004d0c <_printf_i+0x130>
 8004dc4:	2301      	movs	r3, #1
 8004dc6:	464a      	mov	r2, r9
 8004dc8:	4639      	mov	r1, r7
 8004dca:	4630      	mov	r0, r6
 8004dcc:	47c0      	blx	r8
 8004dce:	3001      	adds	r0, #1
 8004dd0:	d09a      	beq.n	8004d08 <_printf_i+0x12c>
 8004dd2:	3501      	adds	r5, #1
 8004dd4:	68e3      	ldr	r3, [r4, #12]
 8004dd6:	9a03      	ldr	r2, [sp, #12]
 8004dd8:	1a9b      	subs	r3, r3, r2
 8004dda:	42ab      	cmp	r3, r5
 8004ddc:	dcf2      	bgt.n	8004dc4 <_printf_i+0x1e8>
 8004dde:	e7eb      	b.n	8004db8 <_printf_i+0x1dc>
 8004de0:	2500      	movs	r5, #0
 8004de2:	f104 0919 	add.w	r9, r4, #25
 8004de6:	e7f5      	b.n	8004dd4 <_printf_i+0x1f8>
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d1ac      	bne.n	8004d46 <_printf_i+0x16a>
 8004dec:	7803      	ldrb	r3, [r0, #0]
 8004dee:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004df2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004df6:	e76c      	b.n	8004cd2 <_printf_i+0xf6>
 8004df8:	08009318 	.word	0x08009318
 8004dfc:	08009329 	.word	0x08009329

08004e00 <_scanf_float>:
 8004e00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e04:	469a      	mov	sl, r3
 8004e06:	688b      	ldr	r3, [r1, #8]
 8004e08:	4616      	mov	r6, r2
 8004e0a:	1e5a      	subs	r2, r3, #1
 8004e0c:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8004e10:	b087      	sub	sp, #28
 8004e12:	bf83      	ittte	hi
 8004e14:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 8004e18:	189b      	addhi	r3, r3, r2
 8004e1a:	9301      	strhi	r3, [sp, #4]
 8004e1c:	2300      	movls	r3, #0
 8004e1e:	bf86      	itte	hi
 8004e20:	f240 135d 	movwhi	r3, #349	; 0x15d
 8004e24:	608b      	strhi	r3, [r1, #8]
 8004e26:	9301      	strls	r3, [sp, #4]
 8004e28:	680b      	ldr	r3, [r1, #0]
 8004e2a:	4688      	mov	r8, r1
 8004e2c:	f04f 0b00 	mov.w	fp, #0
 8004e30:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8004e34:	f848 3b1c 	str.w	r3, [r8], #28
 8004e38:	e9cd bb03 	strd	fp, fp, [sp, #12]
 8004e3c:	4607      	mov	r7, r0
 8004e3e:	460c      	mov	r4, r1
 8004e40:	4645      	mov	r5, r8
 8004e42:	465a      	mov	r2, fp
 8004e44:	46d9      	mov	r9, fp
 8004e46:	f8cd b008 	str.w	fp, [sp, #8]
 8004e4a:	68a1      	ldr	r1, [r4, #8]
 8004e4c:	b181      	cbz	r1, 8004e70 <_scanf_float+0x70>
 8004e4e:	6833      	ldr	r3, [r6, #0]
 8004e50:	781b      	ldrb	r3, [r3, #0]
 8004e52:	2b49      	cmp	r3, #73	; 0x49
 8004e54:	d071      	beq.n	8004f3a <_scanf_float+0x13a>
 8004e56:	d84d      	bhi.n	8004ef4 <_scanf_float+0xf4>
 8004e58:	2b39      	cmp	r3, #57	; 0x39
 8004e5a:	d840      	bhi.n	8004ede <_scanf_float+0xde>
 8004e5c:	2b31      	cmp	r3, #49	; 0x31
 8004e5e:	f080 8088 	bcs.w	8004f72 <_scanf_float+0x172>
 8004e62:	2b2d      	cmp	r3, #45	; 0x2d
 8004e64:	f000 8090 	beq.w	8004f88 <_scanf_float+0x188>
 8004e68:	d815      	bhi.n	8004e96 <_scanf_float+0x96>
 8004e6a:	2b2b      	cmp	r3, #43	; 0x2b
 8004e6c:	f000 808c 	beq.w	8004f88 <_scanf_float+0x188>
 8004e70:	f1b9 0f00 	cmp.w	r9, #0
 8004e74:	d003      	beq.n	8004e7e <_scanf_float+0x7e>
 8004e76:	6823      	ldr	r3, [r4, #0]
 8004e78:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004e7c:	6023      	str	r3, [r4, #0]
 8004e7e:	3a01      	subs	r2, #1
 8004e80:	2a01      	cmp	r2, #1
 8004e82:	f200 80ea 	bhi.w	800505a <_scanf_float+0x25a>
 8004e86:	4545      	cmp	r5, r8
 8004e88:	f200 80dc 	bhi.w	8005044 <_scanf_float+0x244>
 8004e8c:	2601      	movs	r6, #1
 8004e8e:	4630      	mov	r0, r6
 8004e90:	b007      	add	sp, #28
 8004e92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e96:	2b2e      	cmp	r3, #46	; 0x2e
 8004e98:	f000 809f 	beq.w	8004fda <_scanf_float+0x1da>
 8004e9c:	2b30      	cmp	r3, #48	; 0x30
 8004e9e:	d1e7      	bne.n	8004e70 <_scanf_float+0x70>
 8004ea0:	6820      	ldr	r0, [r4, #0]
 8004ea2:	f410 7f80 	tst.w	r0, #256	; 0x100
 8004ea6:	d064      	beq.n	8004f72 <_scanf_float+0x172>
 8004ea8:	9b01      	ldr	r3, [sp, #4]
 8004eaa:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 8004eae:	6020      	str	r0, [r4, #0]
 8004eb0:	f109 0901 	add.w	r9, r9, #1
 8004eb4:	b11b      	cbz	r3, 8004ebe <_scanf_float+0xbe>
 8004eb6:	3b01      	subs	r3, #1
 8004eb8:	3101      	adds	r1, #1
 8004eba:	9301      	str	r3, [sp, #4]
 8004ebc:	60a1      	str	r1, [r4, #8]
 8004ebe:	68a3      	ldr	r3, [r4, #8]
 8004ec0:	3b01      	subs	r3, #1
 8004ec2:	60a3      	str	r3, [r4, #8]
 8004ec4:	6923      	ldr	r3, [r4, #16]
 8004ec6:	3301      	adds	r3, #1
 8004ec8:	6123      	str	r3, [r4, #16]
 8004eca:	6873      	ldr	r3, [r6, #4]
 8004ecc:	3b01      	subs	r3, #1
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	6073      	str	r3, [r6, #4]
 8004ed2:	f340 80ac 	ble.w	800502e <_scanf_float+0x22e>
 8004ed6:	6833      	ldr	r3, [r6, #0]
 8004ed8:	3301      	adds	r3, #1
 8004eda:	6033      	str	r3, [r6, #0]
 8004edc:	e7b5      	b.n	8004e4a <_scanf_float+0x4a>
 8004ede:	2b45      	cmp	r3, #69	; 0x45
 8004ee0:	f000 8085 	beq.w	8004fee <_scanf_float+0x1ee>
 8004ee4:	2b46      	cmp	r3, #70	; 0x46
 8004ee6:	d06a      	beq.n	8004fbe <_scanf_float+0x1be>
 8004ee8:	2b41      	cmp	r3, #65	; 0x41
 8004eea:	d1c1      	bne.n	8004e70 <_scanf_float+0x70>
 8004eec:	2a01      	cmp	r2, #1
 8004eee:	d1bf      	bne.n	8004e70 <_scanf_float+0x70>
 8004ef0:	2202      	movs	r2, #2
 8004ef2:	e046      	b.n	8004f82 <_scanf_float+0x182>
 8004ef4:	2b65      	cmp	r3, #101	; 0x65
 8004ef6:	d07a      	beq.n	8004fee <_scanf_float+0x1ee>
 8004ef8:	d818      	bhi.n	8004f2c <_scanf_float+0x12c>
 8004efa:	2b54      	cmp	r3, #84	; 0x54
 8004efc:	d066      	beq.n	8004fcc <_scanf_float+0x1cc>
 8004efe:	d811      	bhi.n	8004f24 <_scanf_float+0x124>
 8004f00:	2b4e      	cmp	r3, #78	; 0x4e
 8004f02:	d1b5      	bne.n	8004e70 <_scanf_float+0x70>
 8004f04:	2a00      	cmp	r2, #0
 8004f06:	d146      	bne.n	8004f96 <_scanf_float+0x196>
 8004f08:	f1b9 0f00 	cmp.w	r9, #0
 8004f0c:	d145      	bne.n	8004f9a <_scanf_float+0x19a>
 8004f0e:	6821      	ldr	r1, [r4, #0]
 8004f10:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8004f14:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8004f18:	d13f      	bne.n	8004f9a <_scanf_float+0x19a>
 8004f1a:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8004f1e:	6021      	str	r1, [r4, #0]
 8004f20:	2201      	movs	r2, #1
 8004f22:	e02e      	b.n	8004f82 <_scanf_float+0x182>
 8004f24:	2b59      	cmp	r3, #89	; 0x59
 8004f26:	d01e      	beq.n	8004f66 <_scanf_float+0x166>
 8004f28:	2b61      	cmp	r3, #97	; 0x61
 8004f2a:	e7de      	b.n	8004eea <_scanf_float+0xea>
 8004f2c:	2b6e      	cmp	r3, #110	; 0x6e
 8004f2e:	d0e9      	beq.n	8004f04 <_scanf_float+0x104>
 8004f30:	d815      	bhi.n	8004f5e <_scanf_float+0x15e>
 8004f32:	2b66      	cmp	r3, #102	; 0x66
 8004f34:	d043      	beq.n	8004fbe <_scanf_float+0x1be>
 8004f36:	2b69      	cmp	r3, #105	; 0x69
 8004f38:	d19a      	bne.n	8004e70 <_scanf_float+0x70>
 8004f3a:	f1bb 0f00 	cmp.w	fp, #0
 8004f3e:	d138      	bne.n	8004fb2 <_scanf_float+0x1b2>
 8004f40:	f1b9 0f00 	cmp.w	r9, #0
 8004f44:	d197      	bne.n	8004e76 <_scanf_float+0x76>
 8004f46:	6821      	ldr	r1, [r4, #0]
 8004f48:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8004f4c:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8004f50:	d195      	bne.n	8004e7e <_scanf_float+0x7e>
 8004f52:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8004f56:	6021      	str	r1, [r4, #0]
 8004f58:	f04f 0b01 	mov.w	fp, #1
 8004f5c:	e011      	b.n	8004f82 <_scanf_float+0x182>
 8004f5e:	2b74      	cmp	r3, #116	; 0x74
 8004f60:	d034      	beq.n	8004fcc <_scanf_float+0x1cc>
 8004f62:	2b79      	cmp	r3, #121	; 0x79
 8004f64:	d184      	bne.n	8004e70 <_scanf_float+0x70>
 8004f66:	f1bb 0f07 	cmp.w	fp, #7
 8004f6a:	d181      	bne.n	8004e70 <_scanf_float+0x70>
 8004f6c:	f04f 0b08 	mov.w	fp, #8
 8004f70:	e007      	b.n	8004f82 <_scanf_float+0x182>
 8004f72:	eb12 0f0b 	cmn.w	r2, fp
 8004f76:	f47f af7b 	bne.w	8004e70 <_scanf_float+0x70>
 8004f7a:	6821      	ldr	r1, [r4, #0]
 8004f7c:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 8004f80:	6021      	str	r1, [r4, #0]
 8004f82:	702b      	strb	r3, [r5, #0]
 8004f84:	3501      	adds	r5, #1
 8004f86:	e79a      	b.n	8004ebe <_scanf_float+0xbe>
 8004f88:	6821      	ldr	r1, [r4, #0]
 8004f8a:	0608      	lsls	r0, r1, #24
 8004f8c:	f57f af70 	bpl.w	8004e70 <_scanf_float+0x70>
 8004f90:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8004f94:	e7f4      	b.n	8004f80 <_scanf_float+0x180>
 8004f96:	2a02      	cmp	r2, #2
 8004f98:	d047      	beq.n	800502a <_scanf_float+0x22a>
 8004f9a:	f1bb 0f01 	cmp.w	fp, #1
 8004f9e:	d003      	beq.n	8004fa8 <_scanf_float+0x1a8>
 8004fa0:	f1bb 0f04 	cmp.w	fp, #4
 8004fa4:	f47f af64 	bne.w	8004e70 <_scanf_float+0x70>
 8004fa8:	f10b 0b01 	add.w	fp, fp, #1
 8004fac:	fa5f fb8b 	uxtb.w	fp, fp
 8004fb0:	e7e7      	b.n	8004f82 <_scanf_float+0x182>
 8004fb2:	f1bb 0f03 	cmp.w	fp, #3
 8004fb6:	d0f7      	beq.n	8004fa8 <_scanf_float+0x1a8>
 8004fb8:	f1bb 0f05 	cmp.w	fp, #5
 8004fbc:	e7f2      	b.n	8004fa4 <_scanf_float+0x1a4>
 8004fbe:	f1bb 0f02 	cmp.w	fp, #2
 8004fc2:	f47f af55 	bne.w	8004e70 <_scanf_float+0x70>
 8004fc6:	f04f 0b03 	mov.w	fp, #3
 8004fca:	e7da      	b.n	8004f82 <_scanf_float+0x182>
 8004fcc:	f1bb 0f06 	cmp.w	fp, #6
 8004fd0:	f47f af4e 	bne.w	8004e70 <_scanf_float+0x70>
 8004fd4:	f04f 0b07 	mov.w	fp, #7
 8004fd8:	e7d3      	b.n	8004f82 <_scanf_float+0x182>
 8004fda:	6821      	ldr	r1, [r4, #0]
 8004fdc:	0588      	lsls	r0, r1, #22
 8004fde:	f57f af47 	bpl.w	8004e70 <_scanf_float+0x70>
 8004fe2:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 8004fe6:	6021      	str	r1, [r4, #0]
 8004fe8:	f8cd 9008 	str.w	r9, [sp, #8]
 8004fec:	e7c9      	b.n	8004f82 <_scanf_float+0x182>
 8004fee:	6821      	ldr	r1, [r4, #0]
 8004ff0:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 8004ff4:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8004ff8:	d006      	beq.n	8005008 <_scanf_float+0x208>
 8004ffa:	0548      	lsls	r0, r1, #21
 8004ffc:	f57f af38 	bpl.w	8004e70 <_scanf_float+0x70>
 8005000:	f1b9 0f00 	cmp.w	r9, #0
 8005004:	f43f af3b 	beq.w	8004e7e <_scanf_float+0x7e>
 8005008:	0588      	lsls	r0, r1, #22
 800500a:	bf58      	it	pl
 800500c:	9802      	ldrpl	r0, [sp, #8]
 800500e:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8005012:	bf58      	it	pl
 8005014:	eba9 0000 	subpl.w	r0, r9, r0
 8005018:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 800501c:	bf58      	it	pl
 800501e:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 8005022:	6021      	str	r1, [r4, #0]
 8005024:	f04f 0900 	mov.w	r9, #0
 8005028:	e7ab      	b.n	8004f82 <_scanf_float+0x182>
 800502a:	2203      	movs	r2, #3
 800502c:	e7a9      	b.n	8004f82 <_scanf_float+0x182>
 800502e:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8005032:	9205      	str	r2, [sp, #20]
 8005034:	4631      	mov	r1, r6
 8005036:	4638      	mov	r0, r7
 8005038:	4798      	blx	r3
 800503a:	9a05      	ldr	r2, [sp, #20]
 800503c:	2800      	cmp	r0, #0
 800503e:	f43f af04 	beq.w	8004e4a <_scanf_float+0x4a>
 8005042:	e715      	b.n	8004e70 <_scanf_float+0x70>
 8005044:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005048:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800504c:	4632      	mov	r2, r6
 800504e:	4638      	mov	r0, r7
 8005050:	4798      	blx	r3
 8005052:	6923      	ldr	r3, [r4, #16]
 8005054:	3b01      	subs	r3, #1
 8005056:	6123      	str	r3, [r4, #16]
 8005058:	e715      	b.n	8004e86 <_scanf_float+0x86>
 800505a:	f10b 33ff 	add.w	r3, fp, #4294967295
 800505e:	2b06      	cmp	r3, #6
 8005060:	d80a      	bhi.n	8005078 <_scanf_float+0x278>
 8005062:	f1bb 0f02 	cmp.w	fp, #2
 8005066:	d968      	bls.n	800513a <_scanf_float+0x33a>
 8005068:	f1ab 0b03 	sub.w	fp, fp, #3
 800506c:	fa5f fb8b 	uxtb.w	fp, fp
 8005070:	eba5 0b0b 	sub.w	fp, r5, fp
 8005074:	455d      	cmp	r5, fp
 8005076:	d14b      	bne.n	8005110 <_scanf_float+0x310>
 8005078:	6823      	ldr	r3, [r4, #0]
 800507a:	05da      	lsls	r2, r3, #23
 800507c:	d51f      	bpl.n	80050be <_scanf_float+0x2be>
 800507e:	055b      	lsls	r3, r3, #21
 8005080:	d468      	bmi.n	8005154 <_scanf_float+0x354>
 8005082:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8005086:	6923      	ldr	r3, [r4, #16]
 8005088:	2965      	cmp	r1, #101	; 0x65
 800508a:	f103 33ff 	add.w	r3, r3, #4294967295
 800508e:	f105 3bff 	add.w	fp, r5, #4294967295
 8005092:	6123      	str	r3, [r4, #16]
 8005094:	d00d      	beq.n	80050b2 <_scanf_float+0x2b2>
 8005096:	2945      	cmp	r1, #69	; 0x45
 8005098:	d00b      	beq.n	80050b2 <_scanf_float+0x2b2>
 800509a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800509e:	4632      	mov	r2, r6
 80050a0:	4638      	mov	r0, r7
 80050a2:	4798      	blx	r3
 80050a4:	6923      	ldr	r3, [r4, #16]
 80050a6:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 80050aa:	3b01      	subs	r3, #1
 80050ac:	f1a5 0b02 	sub.w	fp, r5, #2
 80050b0:	6123      	str	r3, [r4, #16]
 80050b2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80050b6:	4632      	mov	r2, r6
 80050b8:	4638      	mov	r0, r7
 80050ba:	4798      	blx	r3
 80050bc:	465d      	mov	r5, fp
 80050be:	6826      	ldr	r6, [r4, #0]
 80050c0:	f016 0610 	ands.w	r6, r6, #16
 80050c4:	d17a      	bne.n	80051bc <_scanf_float+0x3bc>
 80050c6:	702e      	strb	r6, [r5, #0]
 80050c8:	6823      	ldr	r3, [r4, #0]
 80050ca:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80050ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80050d2:	d142      	bne.n	800515a <_scanf_float+0x35a>
 80050d4:	9b02      	ldr	r3, [sp, #8]
 80050d6:	eba9 0303 	sub.w	r3, r9, r3
 80050da:	425a      	negs	r2, r3
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d149      	bne.n	8005174 <_scanf_float+0x374>
 80050e0:	2200      	movs	r2, #0
 80050e2:	4641      	mov	r1, r8
 80050e4:	4638      	mov	r0, r7
 80050e6:	f000 ff1f 	bl	8005f28 <_strtod_r>
 80050ea:	6825      	ldr	r5, [r4, #0]
 80050ec:	f8da 3000 	ldr.w	r3, [sl]
 80050f0:	f015 0f02 	tst.w	r5, #2
 80050f4:	f103 0204 	add.w	r2, r3, #4
 80050f8:	ec59 8b10 	vmov	r8, r9, d0
 80050fc:	f8ca 2000 	str.w	r2, [sl]
 8005100:	d043      	beq.n	800518a <_scanf_float+0x38a>
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	e9c3 8900 	strd	r8, r9, [r3]
 8005108:	68e3      	ldr	r3, [r4, #12]
 800510a:	3301      	adds	r3, #1
 800510c:	60e3      	str	r3, [r4, #12]
 800510e:	e6be      	b.n	8004e8e <_scanf_float+0x8e>
 8005110:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005114:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8005118:	4632      	mov	r2, r6
 800511a:	4638      	mov	r0, r7
 800511c:	4798      	blx	r3
 800511e:	6923      	ldr	r3, [r4, #16]
 8005120:	3b01      	subs	r3, #1
 8005122:	6123      	str	r3, [r4, #16]
 8005124:	e7a6      	b.n	8005074 <_scanf_float+0x274>
 8005126:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800512a:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800512e:	4632      	mov	r2, r6
 8005130:	4638      	mov	r0, r7
 8005132:	4798      	blx	r3
 8005134:	6923      	ldr	r3, [r4, #16]
 8005136:	3b01      	subs	r3, #1
 8005138:	6123      	str	r3, [r4, #16]
 800513a:	4545      	cmp	r5, r8
 800513c:	d8f3      	bhi.n	8005126 <_scanf_float+0x326>
 800513e:	e6a5      	b.n	8004e8c <_scanf_float+0x8c>
 8005140:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005144:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8005148:	4632      	mov	r2, r6
 800514a:	4638      	mov	r0, r7
 800514c:	4798      	blx	r3
 800514e:	6923      	ldr	r3, [r4, #16]
 8005150:	3b01      	subs	r3, #1
 8005152:	6123      	str	r3, [r4, #16]
 8005154:	4545      	cmp	r5, r8
 8005156:	d8f3      	bhi.n	8005140 <_scanf_float+0x340>
 8005158:	e698      	b.n	8004e8c <_scanf_float+0x8c>
 800515a:	9b03      	ldr	r3, [sp, #12]
 800515c:	2b00      	cmp	r3, #0
 800515e:	d0bf      	beq.n	80050e0 <_scanf_float+0x2e0>
 8005160:	9904      	ldr	r1, [sp, #16]
 8005162:	230a      	movs	r3, #10
 8005164:	4632      	mov	r2, r6
 8005166:	3101      	adds	r1, #1
 8005168:	4638      	mov	r0, r7
 800516a:	f000 ff69 	bl	8006040 <_strtol_r>
 800516e:	9b03      	ldr	r3, [sp, #12]
 8005170:	9d04      	ldr	r5, [sp, #16]
 8005172:	1ac2      	subs	r2, r0, r3
 8005174:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8005178:	429d      	cmp	r5, r3
 800517a:	bf28      	it	cs
 800517c:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 8005180:	490f      	ldr	r1, [pc, #60]	; (80051c0 <_scanf_float+0x3c0>)
 8005182:	4628      	mov	r0, r5
 8005184:	f000 f8a0 	bl	80052c8 <siprintf>
 8005188:	e7aa      	b.n	80050e0 <_scanf_float+0x2e0>
 800518a:	f015 0504 	ands.w	r5, r5, #4
 800518e:	d1b8      	bne.n	8005102 <_scanf_float+0x302>
 8005190:	681f      	ldr	r7, [r3, #0]
 8005192:	ee10 2a10 	vmov	r2, s0
 8005196:	464b      	mov	r3, r9
 8005198:	ee10 0a10 	vmov	r0, s0
 800519c:	4649      	mov	r1, r9
 800519e:	f7fb fcc5 	bl	8000b2c <__aeabi_dcmpun>
 80051a2:	b128      	cbz	r0, 80051b0 <_scanf_float+0x3b0>
 80051a4:	4628      	mov	r0, r5
 80051a6:	f000 f889 	bl	80052bc <nanf>
 80051aa:	ed87 0a00 	vstr	s0, [r7]
 80051ae:	e7ab      	b.n	8005108 <_scanf_float+0x308>
 80051b0:	4640      	mov	r0, r8
 80051b2:	4649      	mov	r1, r9
 80051b4:	f7fb fd18 	bl	8000be8 <__aeabi_d2f>
 80051b8:	6038      	str	r0, [r7, #0]
 80051ba:	e7a5      	b.n	8005108 <_scanf_float+0x308>
 80051bc:	2600      	movs	r6, #0
 80051be:	e666      	b.n	8004e8e <_scanf_float+0x8e>
 80051c0:	0800933a 	.word	0x0800933a

080051c4 <_puts_r>:
 80051c4:	b570      	push	{r4, r5, r6, lr}
 80051c6:	460e      	mov	r6, r1
 80051c8:	4605      	mov	r5, r0
 80051ca:	b118      	cbz	r0, 80051d4 <_puts_r+0x10>
 80051cc:	6983      	ldr	r3, [r0, #24]
 80051ce:	b90b      	cbnz	r3, 80051d4 <_puts_r+0x10>
 80051d0:	f001 ff50 	bl	8007074 <__sinit>
 80051d4:	69ab      	ldr	r3, [r5, #24]
 80051d6:	68ac      	ldr	r4, [r5, #8]
 80051d8:	b913      	cbnz	r3, 80051e0 <_puts_r+0x1c>
 80051da:	4628      	mov	r0, r5
 80051dc:	f001 ff4a 	bl	8007074 <__sinit>
 80051e0:	4b23      	ldr	r3, [pc, #140]	; (8005270 <_puts_r+0xac>)
 80051e2:	429c      	cmp	r4, r3
 80051e4:	d117      	bne.n	8005216 <_puts_r+0x52>
 80051e6:	686c      	ldr	r4, [r5, #4]
 80051e8:	89a3      	ldrh	r3, [r4, #12]
 80051ea:	071b      	lsls	r3, r3, #28
 80051ec:	d51d      	bpl.n	800522a <_puts_r+0x66>
 80051ee:	6923      	ldr	r3, [r4, #16]
 80051f0:	b1db      	cbz	r3, 800522a <_puts_r+0x66>
 80051f2:	3e01      	subs	r6, #1
 80051f4:	68a3      	ldr	r3, [r4, #8]
 80051f6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80051fa:	3b01      	subs	r3, #1
 80051fc:	60a3      	str	r3, [r4, #8]
 80051fe:	b9e9      	cbnz	r1, 800523c <_puts_r+0x78>
 8005200:	2b00      	cmp	r3, #0
 8005202:	da2e      	bge.n	8005262 <_puts_r+0x9e>
 8005204:	4622      	mov	r2, r4
 8005206:	210a      	movs	r1, #10
 8005208:	4628      	mov	r0, r5
 800520a:	f000 ff2b 	bl	8006064 <__swbuf_r>
 800520e:	3001      	adds	r0, #1
 8005210:	d011      	beq.n	8005236 <_puts_r+0x72>
 8005212:	200a      	movs	r0, #10
 8005214:	e011      	b.n	800523a <_puts_r+0x76>
 8005216:	4b17      	ldr	r3, [pc, #92]	; (8005274 <_puts_r+0xb0>)
 8005218:	429c      	cmp	r4, r3
 800521a:	d101      	bne.n	8005220 <_puts_r+0x5c>
 800521c:	68ac      	ldr	r4, [r5, #8]
 800521e:	e7e3      	b.n	80051e8 <_puts_r+0x24>
 8005220:	4b15      	ldr	r3, [pc, #84]	; (8005278 <_puts_r+0xb4>)
 8005222:	429c      	cmp	r4, r3
 8005224:	bf08      	it	eq
 8005226:	68ec      	ldreq	r4, [r5, #12]
 8005228:	e7de      	b.n	80051e8 <_puts_r+0x24>
 800522a:	4621      	mov	r1, r4
 800522c:	4628      	mov	r0, r5
 800522e:	f000 ff6b 	bl	8006108 <__swsetup_r>
 8005232:	2800      	cmp	r0, #0
 8005234:	d0dd      	beq.n	80051f2 <_puts_r+0x2e>
 8005236:	f04f 30ff 	mov.w	r0, #4294967295
 800523a:	bd70      	pop	{r4, r5, r6, pc}
 800523c:	2b00      	cmp	r3, #0
 800523e:	da04      	bge.n	800524a <_puts_r+0x86>
 8005240:	69a2      	ldr	r2, [r4, #24]
 8005242:	429a      	cmp	r2, r3
 8005244:	dc06      	bgt.n	8005254 <_puts_r+0x90>
 8005246:	290a      	cmp	r1, #10
 8005248:	d004      	beq.n	8005254 <_puts_r+0x90>
 800524a:	6823      	ldr	r3, [r4, #0]
 800524c:	1c5a      	adds	r2, r3, #1
 800524e:	6022      	str	r2, [r4, #0]
 8005250:	7019      	strb	r1, [r3, #0]
 8005252:	e7cf      	b.n	80051f4 <_puts_r+0x30>
 8005254:	4622      	mov	r2, r4
 8005256:	4628      	mov	r0, r5
 8005258:	f000 ff04 	bl	8006064 <__swbuf_r>
 800525c:	3001      	adds	r0, #1
 800525e:	d1c9      	bne.n	80051f4 <_puts_r+0x30>
 8005260:	e7e9      	b.n	8005236 <_puts_r+0x72>
 8005262:	6823      	ldr	r3, [r4, #0]
 8005264:	200a      	movs	r0, #10
 8005266:	1c5a      	adds	r2, r3, #1
 8005268:	6022      	str	r2, [r4, #0]
 800526a:	7018      	strb	r0, [r3, #0]
 800526c:	e7e5      	b.n	800523a <_puts_r+0x76>
 800526e:	bf00      	nop
 8005270:	080093c0 	.word	0x080093c0
 8005274:	080093e0 	.word	0x080093e0
 8005278:	080093a0 	.word	0x080093a0

0800527c <puts>:
 800527c:	4b02      	ldr	r3, [pc, #8]	; (8005288 <puts+0xc>)
 800527e:	4601      	mov	r1, r0
 8005280:	6818      	ldr	r0, [r3, #0]
 8005282:	f7ff bf9f 	b.w	80051c4 <_puts_r>
 8005286:	bf00      	nop
 8005288:	2000000c 	.word	0x2000000c

0800528c <iscanf>:
 800528c:	b40f      	push	{r0, r1, r2, r3}
 800528e:	4b0a      	ldr	r3, [pc, #40]	; (80052b8 <iscanf+0x2c>)
 8005290:	b513      	push	{r0, r1, r4, lr}
 8005292:	681c      	ldr	r4, [r3, #0]
 8005294:	b124      	cbz	r4, 80052a0 <iscanf+0x14>
 8005296:	69a3      	ldr	r3, [r4, #24]
 8005298:	b913      	cbnz	r3, 80052a0 <iscanf+0x14>
 800529a:	4620      	mov	r0, r4
 800529c:	f001 feea 	bl	8007074 <__sinit>
 80052a0:	ab05      	add	r3, sp, #20
 80052a2:	9a04      	ldr	r2, [sp, #16]
 80052a4:	6861      	ldr	r1, [r4, #4]
 80052a6:	9301      	str	r3, [sp, #4]
 80052a8:	4620      	mov	r0, r4
 80052aa:	f003 fab1 	bl	8008810 <_vfiscanf_r>
 80052ae:	b002      	add	sp, #8
 80052b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80052b4:	b004      	add	sp, #16
 80052b6:	4770      	bx	lr
 80052b8:	2000000c 	.word	0x2000000c

080052bc <nanf>:
 80052bc:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80052c4 <nanf+0x8>
 80052c0:	4770      	bx	lr
 80052c2:	bf00      	nop
 80052c4:	7fc00000 	.word	0x7fc00000

080052c8 <siprintf>:
 80052c8:	b40e      	push	{r1, r2, r3}
 80052ca:	b500      	push	{lr}
 80052cc:	b09c      	sub	sp, #112	; 0x70
 80052ce:	ab1d      	add	r3, sp, #116	; 0x74
 80052d0:	9002      	str	r0, [sp, #8]
 80052d2:	9006      	str	r0, [sp, #24]
 80052d4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80052d8:	4809      	ldr	r0, [pc, #36]	; (8005300 <siprintf+0x38>)
 80052da:	9107      	str	r1, [sp, #28]
 80052dc:	9104      	str	r1, [sp, #16]
 80052de:	4909      	ldr	r1, [pc, #36]	; (8005304 <siprintf+0x3c>)
 80052e0:	f853 2b04 	ldr.w	r2, [r3], #4
 80052e4:	9105      	str	r1, [sp, #20]
 80052e6:	6800      	ldr	r0, [r0, #0]
 80052e8:	9301      	str	r3, [sp, #4]
 80052ea:	a902      	add	r1, sp, #8
 80052ec:	f003 f848 	bl	8008380 <_svfiprintf_r>
 80052f0:	9b02      	ldr	r3, [sp, #8]
 80052f2:	2200      	movs	r2, #0
 80052f4:	701a      	strb	r2, [r3, #0]
 80052f6:	b01c      	add	sp, #112	; 0x70
 80052f8:	f85d eb04 	ldr.w	lr, [sp], #4
 80052fc:	b003      	add	sp, #12
 80052fe:	4770      	bx	lr
 8005300:	2000000c 	.word	0x2000000c
 8005304:	ffff0208 	.word	0xffff0208

08005308 <sulp>:
 8005308:	b570      	push	{r4, r5, r6, lr}
 800530a:	4604      	mov	r4, r0
 800530c:	460d      	mov	r5, r1
 800530e:	ec45 4b10 	vmov	d0, r4, r5
 8005312:	4616      	mov	r6, r2
 8005314:	f002 fdf0 	bl	8007ef8 <__ulp>
 8005318:	ec51 0b10 	vmov	r0, r1, d0
 800531c:	b17e      	cbz	r6, 800533e <sulp+0x36>
 800531e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8005322:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005326:	2b00      	cmp	r3, #0
 8005328:	dd09      	ble.n	800533e <sulp+0x36>
 800532a:	051b      	lsls	r3, r3, #20
 800532c:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8005330:	2400      	movs	r4, #0
 8005332:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8005336:	4622      	mov	r2, r4
 8005338:	462b      	mov	r3, r5
 800533a:	f7fb f95d 	bl	80005f8 <__aeabi_dmul>
 800533e:	bd70      	pop	{r4, r5, r6, pc}

08005340 <_strtod_l>:
 8005340:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005344:	461f      	mov	r7, r3
 8005346:	b0a1      	sub	sp, #132	; 0x84
 8005348:	2300      	movs	r3, #0
 800534a:	4681      	mov	r9, r0
 800534c:	4638      	mov	r0, r7
 800534e:	460e      	mov	r6, r1
 8005350:	9217      	str	r2, [sp, #92]	; 0x5c
 8005352:	931c      	str	r3, [sp, #112]	; 0x70
 8005354:	f002 fa6c 	bl	8007830 <__localeconv_l>
 8005358:	4680      	mov	r8, r0
 800535a:	6800      	ldr	r0, [r0, #0]
 800535c:	f7fa ff38 	bl	80001d0 <strlen>
 8005360:	f04f 0a00 	mov.w	sl, #0
 8005364:	4604      	mov	r4, r0
 8005366:	f04f 0b00 	mov.w	fp, #0
 800536a:	961b      	str	r6, [sp, #108]	; 0x6c
 800536c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800536e:	781a      	ldrb	r2, [r3, #0]
 8005370:	2a0d      	cmp	r2, #13
 8005372:	d832      	bhi.n	80053da <_strtod_l+0x9a>
 8005374:	2a09      	cmp	r2, #9
 8005376:	d236      	bcs.n	80053e6 <_strtod_l+0xa6>
 8005378:	2a00      	cmp	r2, #0
 800537a:	d03e      	beq.n	80053fa <_strtod_l+0xba>
 800537c:	2300      	movs	r3, #0
 800537e:	930d      	str	r3, [sp, #52]	; 0x34
 8005380:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8005382:	782b      	ldrb	r3, [r5, #0]
 8005384:	2b30      	cmp	r3, #48	; 0x30
 8005386:	f040 80ac 	bne.w	80054e2 <_strtod_l+0x1a2>
 800538a:	786b      	ldrb	r3, [r5, #1]
 800538c:	2b58      	cmp	r3, #88	; 0x58
 800538e:	d001      	beq.n	8005394 <_strtod_l+0x54>
 8005390:	2b78      	cmp	r3, #120	; 0x78
 8005392:	d167      	bne.n	8005464 <_strtod_l+0x124>
 8005394:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005396:	9301      	str	r3, [sp, #4]
 8005398:	ab1c      	add	r3, sp, #112	; 0x70
 800539a:	9300      	str	r3, [sp, #0]
 800539c:	9702      	str	r7, [sp, #8]
 800539e:	ab1d      	add	r3, sp, #116	; 0x74
 80053a0:	4a88      	ldr	r2, [pc, #544]	; (80055c4 <_strtod_l+0x284>)
 80053a2:	a91b      	add	r1, sp, #108	; 0x6c
 80053a4:	4648      	mov	r0, r9
 80053a6:	f001 ff5a 	bl	800725e <__gethex>
 80053aa:	f010 0407 	ands.w	r4, r0, #7
 80053ae:	4606      	mov	r6, r0
 80053b0:	d005      	beq.n	80053be <_strtod_l+0x7e>
 80053b2:	2c06      	cmp	r4, #6
 80053b4:	d12b      	bne.n	800540e <_strtod_l+0xce>
 80053b6:	3501      	adds	r5, #1
 80053b8:	2300      	movs	r3, #0
 80053ba:	951b      	str	r5, [sp, #108]	; 0x6c
 80053bc:	930d      	str	r3, [sp, #52]	; 0x34
 80053be:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	f040 859a 	bne.w	8005efa <_strtod_l+0xbba>
 80053c6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80053c8:	b1e3      	cbz	r3, 8005404 <_strtod_l+0xc4>
 80053ca:	4652      	mov	r2, sl
 80053cc:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80053d0:	ec43 2b10 	vmov	d0, r2, r3
 80053d4:	b021      	add	sp, #132	; 0x84
 80053d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80053da:	2a2b      	cmp	r2, #43	; 0x2b
 80053dc:	d015      	beq.n	800540a <_strtod_l+0xca>
 80053de:	2a2d      	cmp	r2, #45	; 0x2d
 80053e0:	d004      	beq.n	80053ec <_strtod_l+0xac>
 80053e2:	2a20      	cmp	r2, #32
 80053e4:	d1ca      	bne.n	800537c <_strtod_l+0x3c>
 80053e6:	3301      	adds	r3, #1
 80053e8:	931b      	str	r3, [sp, #108]	; 0x6c
 80053ea:	e7bf      	b.n	800536c <_strtod_l+0x2c>
 80053ec:	2201      	movs	r2, #1
 80053ee:	920d      	str	r2, [sp, #52]	; 0x34
 80053f0:	1c5a      	adds	r2, r3, #1
 80053f2:	921b      	str	r2, [sp, #108]	; 0x6c
 80053f4:	785b      	ldrb	r3, [r3, #1]
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d1c2      	bne.n	8005380 <_strtod_l+0x40>
 80053fa:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80053fc:	961b      	str	r6, [sp, #108]	; 0x6c
 80053fe:	2b00      	cmp	r3, #0
 8005400:	f040 8579 	bne.w	8005ef6 <_strtod_l+0xbb6>
 8005404:	4652      	mov	r2, sl
 8005406:	465b      	mov	r3, fp
 8005408:	e7e2      	b.n	80053d0 <_strtod_l+0x90>
 800540a:	2200      	movs	r2, #0
 800540c:	e7ef      	b.n	80053ee <_strtod_l+0xae>
 800540e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8005410:	b13a      	cbz	r2, 8005422 <_strtod_l+0xe2>
 8005412:	2135      	movs	r1, #53	; 0x35
 8005414:	a81e      	add	r0, sp, #120	; 0x78
 8005416:	f002 fe67 	bl	80080e8 <__copybits>
 800541a:	991c      	ldr	r1, [sp, #112]	; 0x70
 800541c:	4648      	mov	r0, r9
 800541e:	f002 fad4 	bl	80079ca <_Bfree>
 8005422:	3c01      	subs	r4, #1
 8005424:	2c04      	cmp	r4, #4
 8005426:	d806      	bhi.n	8005436 <_strtod_l+0xf6>
 8005428:	e8df f004 	tbb	[pc, r4]
 800542c:	1714030a 	.word	0x1714030a
 8005430:	0a          	.byte	0x0a
 8005431:	00          	.byte	0x00
 8005432:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 8005436:	0730      	lsls	r0, r6, #28
 8005438:	d5c1      	bpl.n	80053be <_strtod_l+0x7e>
 800543a:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800543e:	e7be      	b.n	80053be <_strtod_l+0x7e>
 8005440:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 8005444:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8005446:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800544a:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800544e:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8005452:	e7f0      	b.n	8005436 <_strtod_l+0xf6>
 8005454:	f8df b170 	ldr.w	fp, [pc, #368]	; 80055c8 <_strtod_l+0x288>
 8005458:	e7ed      	b.n	8005436 <_strtod_l+0xf6>
 800545a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800545e:	f04f 3aff 	mov.w	sl, #4294967295
 8005462:	e7e8      	b.n	8005436 <_strtod_l+0xf6>
 8005464:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005466:	1c5a      	adds	r2, r3, #1
 8005468:	921b      	str	r2, [sp, #108]	; 0x6c
 800546a:	785b      	ldrb	r3, [r3, #1]
 800546c:	2b30      	cmp	r3, #48	; 0x30
 800546e:	d0f9      	beq.n	8005464 <_strtod_l+0x124>
 8005470:	2b00      	cmp	r3, #0
 8005472:	d0a4      	beq.n	80053be <_strtod_l+0x7e>
 8005474:	2301      	movs	r3, #1
 8005476:	2500      	movs	r5, #0
 8005478:	9306      	str	r3, [sp, #24]
 800547a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800547c:	9308      	str	r3, [sp, #32]
 800547e:	9507      	str	r5, [sp, #28]
 8005480:	9505      	str	r5, [sp, #20]
 8005482:	220a      	movs	r2, #10
 8005484:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8005486:	7807      	ldrb	r7, [r0, #0]
 8005488:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 800548c:	b2d9      	uxtb	r1, r3
 800548e:	2909      	cmp	r1, #9
 8005490:	d929      	bls.n	80054e6 <_strtod_l+0x1a6>
 8005492:	4622      	mov	r2, r4
 8005494:	f8d8 1000 	ldr.w	r1, [r8]
 8005498:	f003 fc55 	bl	8008d46 <strncmp>
 800549c:	2800      	cmp	r0, #0
 800549e:	d031      	beq.n	8005504 <_strtod_l+0x1c4>
 80054a0:	2000      	movs	r0, #0
 80054a2:	9c05      	ldr	r4, [sp, #20]
 80054a4:	9004      	str	r0, [sp, #16]
 80054a6:	463b      	mov	r3, r7
 80054a8:	4602      	mov	r2, r0
 80054aa:	2b65      	cmp	r3, #101	; 0x65
 80054ac:	d001      	beq.n	80054b2 <_strtod_l+0x172>
 80054ae:	2b45      	cmp	r3, #69	; 0x45
 80054b0:	d114      	bne.n	80054dc <_strtod_l+0x19c>
 80054b2:	b924      	cbnz	r4, 80054be <_strtod_l+0x17e>
 80054b4:	b910      	cbnz	r0, 80054bc <_strtod_l+0x17c>
 80054b6:	9b06      	ldr	r3, [sp, #24]
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d09e      	beq.n	80053fa <_strtod_l+0xba>
 80054bc:	2400      	movs	r4, #0
 80054be:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 80054c0:	1c73      	adds	r3, r6, #1
 80054c2:	931b      	str	r3, [sp, #108]	; 0x6c
 80054c4:	7873      	ldrb	r3, [r6, #1]
 80054c6:	2b2b      	cmp	r3, #43	; 0x2b
 80054c8:	d078      	beq.n	80055bc <_strtod_l+0x27c>
 80054ca:	2b2d      	cmp	r3, #45	; 0x2d
 80054cc:	d070      	beq.n	80055b0 <_strtod_l+0x270>
 80054ce:	f04f 0c00 	mov.w	ip, #0
 80054d2:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 80054d6:	2f09      	cmp	r7, #9
 80054d8:	d97c      	bls.n	80055d4 <_strtod_l+0x294>
 80054da:	961b      	str	r6, [sp, #108]	; 0x6c
 80054dc:	f04f 0e00 	mov.w	lr, #0
 80054e0:	e09a      	b.n	8005618 <_strtod_l+0x2d8>
 80054e2:	2300      	movs	r3, #0
 80054e4:	e7c7      	b.n	8005476 <_strtod_l+0x136>
 80054e6:	9905      	ldr	r1, [sp, #20]
 80054e8:	2908      	cmp	r1, #8
 80054ea:	bfdd      	ittte	le
 80054ec:	9907      	ldrle	r1, [sp, #28]
 80054ee:	fb02 3301 	mlale	r3, r2, r1, r3
 80054f2:	9307      	strle	r3, [sp, #28]
 80054f4:	fb02 3505 	mlagt	r5, r2, r5, r3
 80054f8:	9b05      	ldr	r3, [sp, #20]
 80054fa:	3001      	adds	r0, #1
 80054fc:	3301      	adds	r3, #1
 80054fe:	9305      	str	r3, [sp, #20]
 8005500:	901b      	str	r0, [sp, #108]	; 0x6c
 8005502:	e7bf      	b.n	8005484 <_strtod_l+0x144>
 8005504:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005506:	191a      	adds	r2, r3, r4
 8005508:	921b      	str	r2, [sp, #108]	; 0x6c
 800550a:	9a05      	ldr	r2, [sp, #20]
 800550c:	5d1b      	ldrb	r3, [r3, r4]
 800550e:	2a00      	cmp	r2, #0
 8005510:	d037      	beq.n	8005582 <_strtod_l+0x242>
 8005512:	9c05      	ldr	r4, [sp, #20]
 8005514:	4602      	mov	r2, r0
 8005516:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800551a:	2909      	cmp	r1, #9
 800551c:	d913      	bls.n	8005546 <_strtod_l+0x206>
 800551e:	2101      	movs	r1, #1
 8005520:	9104      	str	r1, [sp, #16]
 8005522:	e7c2      	b.n	80054aa <_strtod_l+0x16a>
 8005524:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005526:	1c5a      	adds	r2, r3, #1
 8005528:	921b      	str	r2, [sp, #108]	; 0x6c
 800552a:	785b      	ldrb	r3, [r3, #1]
 800552c:	3001      	adds	r0, #1
 800552e:	2b30      	cmp	r3, #48	; 0x30
 8005530:	d0f8      	beq.n	8005524 <_strtod_l+0x1e4>
 8005532:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8005536:	2a08      	cmp	r2, #8
 8005538:	f200 84e4 	bhi.w	8005f04 <_strtod_l+0xbc4>
 800553c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800553e:	9208      	str	r2, [sp, #32]
 8005540:	4602      	mov	r2, r0
 8005542:	2000      	movs	r0, #0
 8005544:	4604      	mov	r4, r0
 8005546:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 800554a:	f100 0101 	add.w	r1, r0, #1
 800554e:	d012      	beq.n	8005576 <_strtod_l+0x236>
 8005550:	440a      	add	r2, r1
 8005552:	eb00 0c04 	add.w	ip, r0, r4
 8005556:	4621      	mov	r1, r4
 8005558:	270a      	movs	r7, #10
 800555a:	458c      	cmp	ip, r1
 800555c:	d113      	bne.n	8005586 <_strtod_l+0x246>
 800555e:	1821      	adds	r1, r4, r0
 8005560:	2908      	cmp	r1, #8
 8005562:	f104 0401 	add.w	r4, r4, #1
 8005566:	4404      	add	r4, r0
 8005568:	dc19      	bgt.n	800559e <_strtod_l+0x25e>
 800556a:	9b07      	ldr	r3, [sp, #28]
 800556c:	210a      	movs	r1, #10
 800556e:	fb01 e303 	mla	r3, r1, r3, lr
 8005572:	9307      	str	r3, [sp, #28]
 8005574:	2100      	movs	r1, #0
 8005576:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005578:	1c58      	adds	r0, r3, #1
 800557a:	901b      	str	r0, [sp, #108]	; 0x6c
 800557c:	785b      	ldrb	r3, [r3, #1]
 800557e:	4608      	mov	r0, r1
 8005580:	e7c9      	b.n	8005516 <_strtod_l+0x1d6>
 8005582:	9805      	ldr	r0, [sp, #20]
 8005584:	e7d3      	b.n	800552e <_strtod_l+0x1ee>
 8005586:	2908      	cmp	r1, #8
 8005588:	f101 0101 	add.w	r1, r1, #1
 800558c:	dc03      	bgt.n	8005596 <_strtod_l+0x256>
 800558e:	9b07      	ldr	r3, [sp, #28]
 8005590:	437b      	muls	r3, r7
 8005592:	9307      	str	r3, [sp, #28]
 8005594:	e7e1      	b.n	800555a <_strtod_l+0x21a>
 8005596:	2910      	cmp	r1, #16
 8005598:	bfd8      	it	le
 800559a:	437d      	mulle	r5, r7
 800559c:	e7dd      	b.n	800555a <_strtod_l+0x21a>
 800559e:	2c10      	cmp	r4, #16
 80055a0:	bfdc      	itt	le
 80055a2:	210a      	movle	r1, #10
 80055a4:	fb01 e505 	mlale	r5, r1, r5, lr
 80055a8:	e7e4      	b.n	8005574 <_strtod_l+0x234>
 80055aa:	2301      	movs	r3, #1
 80055ac:	9304      	str	r3, [sp, #16]
 80055ae:	e781      	b.n	80054b4 <_strtod_l+0x174>
 80055b0:	f04f 0c01 	mov.w	ip, #1
 80055b4:	1cb3      	adds	r3, r6, #2
 80055b6:	931b      	str	r3, [sp, #108]	; 0x6c
 80055b8:	78b3      	ldrb	r3, [r6, #2]
 80055ba:	e78a      	b.n	80054d2 <_strtod_l+0x192>
 80055bc:	f04f 0c00 	mov.w	ip, #0
 80055c0:	e7f8      	b.n	80055b4 <_strtod_l+0x274>
 80055c2:	bf00      	nop
 80055c4:	08009340 	.word	0x08009340
 80055c8:	7ff00000 	.word	0x7ff00000
 80055cc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80055ce:	1c5f      	adds	r7, r3, #1
 80055d0:	971b      	str	r7, [sp, #108]	; 0x6c
 80055d2:	785b      	ldrb	r3, [r3, #1]
 80055d4:	2b30      	cmp	r3, #48	; 0x30
 80055d6:	d0f9      	beq.n	80055cc <_strtod_l+0x28c>
 80055d8:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 80055dc:	2f08      	cmp	r7, #8
 80055de:	f63f af7d 	bhi.w	80054dc <_strtod_l+0x19c>
 80055e2:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 80055e6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80055e8:	930a      	str	r3, [sp, #40]	; 0x28
 80055ea:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80055ec:	1c5f      	adds	r7, r3, #1
 80055ee:	971b      	str	r7, [sp, #108]	; 0x6c
 80055f0:	785b      	ldrb	r3, [r3, #1]
 80055f2:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 80055f6:	f1b8 0f09 	cmp.w	r8, #9
 80055fa:	d937      	bls.n	800566c <_strtod_l+0x32c>
 80055fc:	990a      	ldr	r1, [sp, #40]	; 0x28
 80055fe:	1a7f      	subs	r7, r7, r1
 8005600:	2f08      	cmp	r7, #8
 8005602:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8005606:	dc37      	bgt.n	8005678 <_strtod_l+0x338>
 8005608:	45be      	cmp	lr, r7
 800560a:	bfa8      	it	ge
 800560c:	46be      	movge	lr, r7
 800560e:	f1bc 0f00 	cmp.w	ip, #0
 8005612:	d001      	beq.n	8005618 <_strtod_l+0x2d8>
 8005614:	f1ce 0e00 	rsb	lr, lr, #0
 8005618:	2c00      	cmp	r4, #0
 800561a:	d151      	bne.n	80056c0 <_strtod_l+0x380>
 800561c:	2800      	cmp	r0, #0
 800561e:	f47f aece 	bne.w	80053be <_strtod_l+0x7e>
 8005622:	9a06      	ldr	r2, [sp, #24]
 8005624:	2a00      	cmp	r2, #0
 8005626:	f47f aeca 	bne.w	80053be <_strtod_l+0x7e>
 800562a:	9a04      	ldr	r2, [sp, #16]
 800562c:	2a00      	cmp	r2, #0
 800562e:	f47f aee4 	bne.w	80053fa <_strtod_l+0xba>
 8005632:	2b4e      	cmp	r3, #78	; 0x4e
 8005634:	d027      	beq.n	8005686 <_strtod_l+0x346>
 8005636:	dc21      	bgt.n	800567c <_strtod_l+0x33c>
 8005638:	2b49      	cmp	r3, #73	; 0x49
 800563a:	f47f aede 	bne.w	80053fa <_strtod_l+0xba>
 800563e:	49a0      	ldr	r1, [pc, #640]	; (80058c0 <_strtod_l+0x580>)
 8005640:	a81b      	add	r0, sp, #108	; 0x6c
 8005642:	f002 f83f 	bl	80076c4 <__match>
 8005646:	2800      	cmp	r0, #0
 8005648:	f43f aed7 	beq.w	80053fa <_strtod_l+0xba>
 800564c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800564e:	499d      	ldr	r1, [pc, #628]	; (80058c4 <_strtod_l+0x584>)
 8005650:	3b01      	subs	r3, #1
 8005652:	a81b      	add	r0, sp, #108	; 0x6c
 8005654:	931b      	str	r3, [sp, #108]	; 0x6c
 8005656:	f002 f835 	bl	80076c4 <__match>
 800565a:	b910      	cbnz	r0, 8005662 <_strtod_l+0x322>
 800565c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800565e:	3301      	adds	r3, #1
 8005660:	931b      	str	r3, [sp, #108]	; 0x6c
 8005662:	f8df b274 	ldr.w	fp, [pc, #628]	; 80058d8 <_strtod_l+0x598>
 8005666:	f04f 0a00 	mov.w	sl, #0
 800566a:	e6a8      	b.n	80053be <_strtod_l+0x7e>
 800566c:	210a      	movs	r1, #10
 800566e:	fb01 3e0e 	mla	lr, r1, lr, r3
 8005672:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8005676:	e7b8      	b.n	80055ea <_strtod_l+0x2aa>
 8005678:	46be      	mov	lr, r7
 800567a:	e7c8      	b.n	800560e <_strtod_l+0x2ce>
 800567c:	2b69      	cmp	r3, #105	; 0x69
 800567e:	d0de      	beq.n	800563e <_strtod_l+0x2fe>
 8005680:	2b6e      	cmp	r3, #110	; 0x6e
 8005682:	f47f aeba 	bne.w	80053fa <_strtod_l+0xba>
 8005686:	4990      	ldr	r1, [pc, #576]	; (80058c8 <_strtod_l+0x588>)
 8005688:	a81b      	add	r0, sp, #108	; 0x6c
 800568a:	f002 f81b 	bl	80076c4 <__match>
 800568e:	2800      	cmp	r0, #0
 8005690:	f43f aeb3 	beq.w	80053fa <_strtod_l+0xba>
 8005694:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005696:	781b      	ldrb	r3, [r3, #0]
 8005698:	2b28      	cmp	r3, #40	; 0x28
 800569a:	d10e      	bne.n	80056ba <_strtod_l+0x37a>
 800569c:	aa1e      	add	r2, sp, #120	; 0x78
 800569e:	498b      	ldr	r1, [pc, #556]	; (80058cc <_strtod_l+0x58c>)
 80056a0:	a81b      	add	r0, sp, #108	; 0x6c
 80056a2:	f002 f823 	bl	80076ec <__hexnan>
 80056a6:	2805      	cmp	r0, #5
 80056a8:	d107      	bne.n	80056ba <_strtod_l+0x37a>
 80056aa:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80056ac:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 80056b0:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 80056b4:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 80056b8:	e681      	b.n	80053be <_strtod_l+0x7e>
 80056ba:	f8df b224 	ldr.w	fp, [pc, #548]	; 80058e0 <_strtod_l+0x5a0>
 80056be:	e7d2      	b.n	8005666 <_strtod_l+0x326>
 80056c0:	ebae 0302 	sub.w	r3, lr, r2
 80056c4:	9306      	str	r3, [sp, #24]
 80056c6:	9b05      	ldr	r3, [sp, #20]
 80056c8:	9807      	ldr	r0, [sp, #28]
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	bf08      	it	eq
 80056ce:	4623      	moveq	r3, r4
 80056d0:	2c10      	cmp	r4, #16
 80056d2:	9305      	str	r3, [sp, #20]
 80056d4:	46a0      	mov	r8, r4
 80056d6:	bfa8      	it	ge
 80056d8:	f04f 0810 	movge.w	r8, #16
 80056dc:	f7fa ff12 	bl	8000504 <__aeabi_ui2d>
 80056e0:	2c09      	cmp	r4, #9
 80056e2:	4682      	mov	sl, r0
 80056e4:	468b      	mov	fp, r1
 80056e6:	dc13      	bgt.n	8005710 <_strtod_l+0x3d0>
 80056e8:	9b06      	ldr	r3, [sp, #24]
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	f43f ae67 	beq.w	80053be <_strtod_l+0x7e>
 80056f0:	9b06      	ldr	r3, [sp, #24]
 80056f2:	dd7a      	ble.n	80057ea <_strtod_l+0x4aa>
 80056f4:	2b16      	cmp	r3, #22
 80056f6:	dc61      	bgt.n	80057bc <_strtod_l+0x47c>
 80056f8:	4a75      	ldr	r2, [pc, #468]	; (80058d0 <_strtod_l+0x590>)
 80056fa:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 80056fe:	e9de 0100 	ldrd	r0, r1, [lr]
 8005702:	4652      	mov	r2, sl
 8005704:	465b      	mov	r3, fp
 8005706:	f7fa ff77 	bl	80005f8 <__aeabi_dmul>
 800570a:	4682      	mov	sl, r0
 800570c:	468b      	mov	fp, r1
 800570e:	e656      	b.n	80053be <_strtod_l+0x7e>
 8005710:	4b6f      	ldr	r3, [pc, #444]	; (80058d0 <_strtod_l+0x590>)
 8005712:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8005716:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800571a:	f7fa ff6d 	bl	80005f8 <__aeabi_dmul>
 800571e:	4606      	mov	r6, r0
 8005720:	4628      	mov	r0, r5
 8005722:	460f      	mov	r7, r1
 8005724:	f7fa feee 	bl	8000504 <__aeabi_ui2d>
 8005728:	4602      	mov	r2, r0
 800572a:	460b      	mov	r3, r1
 800572c:	4630      	mov	r0, r6
 800572e:	4639      	mov	r1, r7
 8005730:	f7fa fdac 	bl	800028c <__adddf3>
 8005734:	2c0f      	cmp	r4, #15
 8005736:	4682      	mov	sl, r0
 8005738:	468b      	mov	fp, r1
 800573a:	ddd5      	ble.n	80056e8 <_strtod_l+0x3a8>
 800573c:	9b06      	ldr	r3, [sp, #24]
 800573e:	eba4 0808 	sub.w	r8, r4, r8
 8005742:	4498      	add	r8, r3
 8005744:	f1b8 0f00 	cmp.w	r8, #0
 8005748:	f340 8096 	ble.w	8005878 <_strtod_l+0x538>
 800574c:	f018 030f 	ands.w	r3, r8, #15
 8005750:	d00a      	beq.n	8005768 <_strtod_l+0x428>
 8005752:	495f      	ldr	r1, [pc, #380]	; (80058d0 <_strtod_l+0x590>)
 8005754:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005758:	4652      	mov	r2, sl
 800575a:	465b      	mov	r3, fp
 800575c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005760:	f7fa ff4a 	bl	80005f8 <__aeabi_dmul>
 8005764:	4682      	mov	sl, r0
 8005766:	468b      	mov	fp, r1
 8005768:	f038 080f 	bics.w	r8, r8, #15
 800576c:	d073      	beq.n	8005856 <_strtod_l+0x516>
 800576e:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8005772:	dd47      	ble.n	8005804 <_strtod_l+0x4c4>
 8005774:	2400      	movs	r4, #0
 8005776:	46a0      	mov	r8, r4
 8005778:	9407      	str	r4, [sp, #28]
 800577a:	9405      	str	r4, [sp, #20]
 800577c:	2322      	movs	r3, #34	; 0x22
 800577e:	f8df b158 	ldr.w	fp, [pc, #344]	; 80058d8 <_strtod_l+0x598>
 8005782:	f8c9 3000 	str.w	r3, [r9]
 8005786:	f04f 0a00 	mov.w	sl, #0
 800578a:	9b07      	ldr	r3, [sp, #28]
 800578c:	2b00      	cmp	r3, #0
 800578e:	f43f ae16 	beq.w	80053be <_strtod_l+0x7e>
 8005792:	991c      	ldr	r1, [sp, #112]	; 0x70
 8005794:	4648      	mov	r0, r9
 8005796:	f002 f918 	bl	80079ca <_Bfree>
 800579a:	9905      	ldr	r1, [sp, #20]
 800579c:	4648      	mov	r0, r9
 800579e:	f002 f914 	bl	80079ca <_Bfree>
 80057a2:	4641      	mov	r1, r8
 80057a4:	4648      	mov	r0, r9
 80057a6:	f002 f910 	bl	80079ca <_Bfree>
 80057aa:	9907      	ldr	r1, [sp, #28]
 80057ac:	4648      	mov	r0, r9
 80057ae:	f002 f90c 	bl	80079ca <_Bfree>
 80057b2:	4621      	mov	r1, r4
 80057b4:	4648      	mov	r0, r9
 80057b6:	f002 f908 	bl	80079ca <_Bfree>
 80057ba:	e600      	b.n	80053be <_strtod_l+0x7e>
 80057bc:	9a06      	ldr	r2, [sp, #24]
 80057be:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 80057c2:	4293      	cmp	r3, r2
 80057c4:	dbba      	blt.n	800573c <_strtod_l+0x3fc>
 80057c6:	4d42      	ldr	r5, [pc, #264]	; (80058d0 <_strtod_l+0x590>)
 80057c8:	f1c4 040f 	rsb	r4, r4, #15
 80057cc:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 80057d0:	4652      	mov	r2, sl
 80057d2:	465b      	mov	r3, fp
 80057d4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80057d8:	f7fa ff0e 	bl	80005f8 <__aeabi_dmul>
 80057dc:	9b06      	ldr	r3, [sp, #24]
 80057de:	1b1c      	subs	r4, r3, r4
 80057e0:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 80057e4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80057e8:	e78d      	b.n	8005706 <_strtod_l+0x3c6>
 80057ea:	f113 0f16 	cmn.w	r3, #22
 80057ee:	dba5      	blt.n	800573c <_strtod_l+0x3fc>
 80057f0:	4a37      	ldr	r2, [pc, #220]	; (80058d0 <_strtod_l+0x590>)
 80057f2:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 80057f6:	e9d2 2300 	ldrd	r2, r3, [r2]
 80057fa:	4650      	mov	r0, sl
 80057fc:	4659      	mov	r1, fp
 80057fe:	f7fb f825 	bl	800084c <__aeabi_ddiv>
 8005802:	e782      	b.n	800570a <_strtod_l+0x3ca>
 8005804:	2300      	movs	r3, #0
 8005806:	4e33      	ldr	r6, [pc, #204]	; (80058d4 <_strtod_l+0x594>)
 8005808:	ea4f 1828 	mov.w	r8, r8, asr #4
 800580c:	4650      	mov	r0, sl
 800580e:	4659      	mov	r1, fp
 8005810:	461d      	mov	r5, r3
 8005812:	f1b8 0f01 	cmp.w	r8, #1
 8005816:	dc21      	bgt.n	800585c <_strtod_l+0x51c>
 8005818:	b10b      	cbz	r3, 800581e <_strtod_l+0x4de>
 800581a:	4682      	mov	sl, r0
 800581c:	468b      	mov	fp, r1
 800581e:	4b2d      	ldr	r3, [pc, #180]	; (80058d4 <_strtod_l+0x594>)
 8005820:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8005824:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8005828:	4652      	mov	r2, sl
 800582a:	465b      	mov	r3, fp
 800582c:	e9d5 0100 	ldrd	r0, r1, [r5]
 8005830:	f7fa fee2 	bl	80005f8 <__aeabi_dmul>
 8005834:	4b28      	ldr	r3, [pc, #160]	; (80058d8 <_strtod_l+0x598>)
 8005836:	460a      	mov	r2, r1
 8005838:	400b      	ands	r3, r1
 800583a:	4928      	ldr	r1, [pc, #160]	; (80058dc <_strtod_l+0x59c>)
 800583c:	428b      	cmp	r3, r1
 800583e:	4682      	mov	sl, r0
 8005840:	d898      	bhi.n	8005774 <_strtod_l+0x434>
 8005842:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8005846:	428b      	cmp	r3, r1
 8005848:	bf86      	itte	hi
 800584a:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 80058e4 <_strtod_l+0x5a4>
 800584e:	f04f 3aff 	movhi.w	sl, #4294967295
 8005852:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8005856:	2300      	movs	r3, #0
 8005858:	9304      	str	r3, [sp, #16]
 800585a:	e077      	b.n	800594c <_strtod_l+0x60c>
 800585c:	f018 0f01 	tst.w	r8, #1
 8005860:	d006      	beq.n	8005870 <_strtod_l+0x530>
 8005862:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 8005866:	e9d3 2300 	ldrd	r2, r3, [r3]
 800586a:	f7fa fec5 	bl	80005f8 <__aeabi_dmul>
 800586e:	2301      	movs	r3, #1
 8005870:	3501      	adds	r5, #1
 8005872:	ea4f 0868 	mov.w	r8, r8, asr #1
 8005876:	e7cc      	b.n	8005812 <_strtod_l+0x4d2>
 8005878:	d0ed      	beq.n	8005856 <_strtod_l+0x516>
 800587a:	f1c8 0800 	rsb	r8, r8, #0
 800587e:	f018 020f 	ands.w	r2, r8, #15
 8005882:	d00a      	beq.n	800589a <_strtod_l+0x55a>
 8005884:	4b12      	ldr	r3, [pc, #72]	; (80058d0 <_strtod_l+0x590>)
 8005886:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800588a:	4650      	mov	r0, sl
 800588c:	4659      	mov	r1, fp
 800588e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005892:	f7fa ffdb 	bl	800084c <__aeabi_ddiv>
 8005896:	4682      	mov	sl, r0
 8005898:	468b      	mov	fp, r1
 800589a:	ea5f 1828 	movs.w	r8, r8, asr #4
 800589e:	d0da      	beq.n	8005856 <_strtod_l+0x516>
 80058a0:	f1b8 0f1f 	cmp.w	r8, #31
 80058a4:	dd20      	ble.n	80058e8 <_strtod_l+0x5a8>
 80058a6:	2400      	movs	r4, #0
 80058a8:	46a0      	mov	r8, r4
 80058aa:	9407      	str	r4, [sp, #28]
 80058ac:	9405      	str	r4, [sp, #20]
 80058ae:	2322      	movs	r3, #34	; 0x22
 80058b0:	f04f 0a00 	mov.w	sl, #0
 80058b4:	f04f 0b00 	mov.w	fp, #0
 80058b8:	f8c9 3000 	str.w	r3, [r9]
 80058bc:	e765      	b.n	800578a <_strtod_l+0x44a>
 80058be:	bf00      	nop
 80058c0:	0800930d 	.word	0x0800930d
 80058c4:	08009393 	.word	0x08009393
 80058c8:	08009315 	.word	0x08009315
 80058cc:	08009354 	.word	0x08009354
 80058d0:	08009438 	.word	0x08009438
 80058d4:	08009410 	.word	0x08009410
 80058d8:	7ff00000 	.word	0x7ff00000
 80058dc:	7ca00000 	.word	0x7ca00000
 80058e0:	fff80000 	.word	0xfff80000
 80058e4:	7fefffff 	.word	0x7fefffff
 80058e8:	f018 0310 	ands.w	r3, r8, #16
 80058ec:	bf18      	it	ne
 80058ee:	236a      	movne	r3, #106	; 0x6a
 80058f0:	4da0      	ldr	r5, [pc, #640]	; (8005b74 <_strtod_l+0x834>)
 80058f2:	9304      	str	r3, [sp, #16]
 80058f4:	4650      	mov	r0, sl
 80058f6:	4659      	mov	r1, fp
 80058f8:	2300      	movs	r3, #0
 80058fa:	f1b8 0f00 	cmp.w	r8, #0
 80058fe:	f300 810a 	bgt.w	8005b16 <_strtod_l+0x7d6>
 8005902:	b10b      	cbz	r3, 8005908 <_strtod_l+0x5c8>
 8005904:	4682      	mov	sl, r0
 8005906:	468b      	mov	fp, r1
 8005908:	9b04      	ldr	r3, [sp, #16]
 800590a:	b1bb      	cbz	r3, 800593c <_strtod_l+0x5fc>
 800590c:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8005910:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005914:	2b00      	cmp	r3, #0
 8005916:	4659      	mov	r1, fp
 8005918:	dd10      	ble.n	800593c <_strtod_l+0x5fc>
 800591a:	2b1f      	cmp	r3, #31
 800591c:	f340 8107 	ble.w	8005b2e <_strtod_l+0x7ee>
 8005920:	2b34      	cmp	r3, #52	; 0x34
 8005922:	bfde      	ittt	le
 8005924:	3b20      	suble	r3, #32
 8005926:	f04f 32ff 	movle.w	r2, #4294967295
 800592a:	fa02 f303 	lslle.w	r3, r2, r3
 800592e:	f04f 0a00 	mov.w	sl, #0
 8005932:	bfcc      	ite	gt
 8005934:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8005938:	ea03 0b01 	andle.w	fp, r3, r1
 800593c:	2200      	movs	r2, #0
 800593e:	2300      	movs	r3, #0
 8005940:	4650      	mov	r0, sl
 8005942:	4659      	mov	r1, fp
 8005944:	f7fb f8c0 	bl	8000ac8 <__aeabi_dcmpeq>
 8005948:	2800      	cmp	r0, #0
 800594a:	d1ac      	bne.n	80058a6 <_strtod_l+0x566>
 800594c:	9b07      	ldr	r3, [sp, #28]
 800594e:	9300      	str	r3, [sp, #0]
 8005950:	9a05      	ldr	r2, [sp, #20]
 8005952:	9908      	ldr	r1, [sp, #32]
 8005954:	4623      	mov	r3, r4
 8005956:	4648      	mov	r0, r9
 8005958:	f002 f889 	bl	8007a6e <__s2b>
 800595c:	9007      	str	r0, [sp, #28]
 800595e:	2800      	cmp	r0, #0
 8005960:	f43f af08 	beq.w	8005774 <_strtod_l+0x434>
 8005964:	9a06      	ldr	r2, [sp, #24]
 8005966:	9b06      	ldr	r3, [sp, #24]
 8005968:	2a00      	cmp	r2, #0
 800596a:	f1c3 0300 	rsb	r3, r3, #0
 800596e:	bfa8      	it	ge
 8005970:	2300      	movge	r3, #0
 8005972:	930e      	str	r3, [sp, #56]	; 0x38
 8005974:	2400      	movs	r4, #0
 8005976:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800597a:	9316      	str	r3, [sp, #88]	; 0x58
 800597c:	46a0      	mov	r8, r4
 800597e:	9b07      	ldr	r3, [sp, #28]
 8005980:	4648      	mov	r0, r9
 8005982:	6859      	ldr	r1, [r3, #4]
 8005984:	f001 ffed 	bl	8007962 <_Balloc>
 8005988:	9005      	str	r0, [sp, #20]
 800598a:	2800      	cmp	r0, #0
 800598c:	f43f aef6 	beq.w	800577c <_strtod_l+0x43c>
 8005990:	9b07      	ldr	r3, [sp, #28]
 8005992:	691a      	ldr	r2, [r3, #16]
 8005994:	3202      	adds	r2, #2
 8005996:	f103 010c 	add.w	r1, r3, #12
 800599a:	0092      	lsls	r2, r2, #2
 800599c:	300c      	adds	r0, #12
 800599e:	f001 ffd5 	bl	800794c <memcpy>
 80059a2:	aa1e      	add	r2, sp, #120	; 0x78
 80059a4:	a91d      	add	r1, sp, #116	; 0x74
 80059a6:	ec4b ab10 	vmov	d0, sl, fp
 80059aa:	4648      	mov	r0, r9
 80059ac:	e9cd ab08 	strd	sl, fp, [sp, #32]
 80059b0:	f002 fb18 	bl	8007fe4 <__d2b>
 80059b4:	901c      	str	r0, [sp, #112]	; 0x70
 80059b6:	2800      	cmp	r0, #0
 80059b8:	f43f aee0 	beq.w	800577c <_strtod_l+0x43c>
 80059bc:	2101      	movs	r1, #1
 80059be:	4648      	mov	r0, r9
 80059c0:	f002 f8e1 	bl	8007b86 <__i2b>
 80059c4:	4680      	mov	r8, r0
 80059c6:	2800      	cmp	r0, #0
 80059c8:	f43f aed8 	beq.w	800577c <_strtod_l+0x43c>
 80059cc:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 80059ce:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80059d0:	2e00      	cmp	r6, #0
 80059d2:	bfab      	itete	ge
 80059d4:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 80059d6:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 80059d8:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 80059da:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 80059dc:	bfac      	ite	ge
 80059de:	18f7      	addge	r7, r6, r3
 80059e0:	1b9d      	sublt	r5, r3, r6
 80059e2:	9b04      	ldr	r3, [sp, #16]
 80059e4:	1af6      	subs	r6, r6, r3
 80059e6:	4416      	add	r6, r2
 80059e8:	4b63      	ldr	r3, [pc, #396]	; (8005b78 <_strtod_l+0x838>)
 80059ea:	3e01      	subs	r6, #1
 80059ec:	429e      	cmp	r6, r3
 80059ee:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80059f2:	f280 80af 	bge.w	8005b54 <_strtod_l+0x814>
 80059f6:	1b9b      	subs	r3, r3, r6
 80059f8:	2b1f      	cmp	r3, #31
 80059fa:	eba2 0203 	sub.w	r2, r2, r3
 80059fe:	f04f 0101 	mov.w	r1, #1
 8005a02:	f300 809b 	bgt.w	8005b3c <_strtod_l+0x7fc>
 8005a06:	fa01 f303 	lsl.w	r3, r1, r3
 8005a0a:	930f      	str	r3, [sp, #60]	; 0x3c
 8005a0c:	2300      	movs	r3, #0
 8005a0e:	930a      	str	r3, [sp, #40]	; 0x28
 8005a10:	18be      	adds	r6, r7, r2
 8005a12:	9b04      	ldr	r3, [sp, #16]
 8005a14:	42b7      	cmp	r7, r6
 8005a16:	4415      	add	r5, r2
 8005a18:	441d      	add	r5, r3
 8005a1a:	463b      	mov	r3, r7
 8005a1c:	bfa8      	it	ge
 8005a1e:	4633      	movge	r3, r6
 8005a20:	42ab      	cmp	r3, r5
 8005a22:	bfa8      	it	ge
 8005a24:	462b      	movge	r3, r5
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	bfc2      	ittt	gt
 8005a2a:	1af6      	subgt	r6, r6, r3
 8005a2c:	1aed      	subgt	r5, r5, r3
 8005a2e:	1aff      	subgt	r7, r7, r3
 8005a30:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005a32:	b1bb      	cbz	r3, 8005a64 <_strtod_l+0x724>
 8005a34:	4641      	mov	r1, r8
 8005a36:	461a      	mov	r2, r3
 8005a38:	4648      	mov	r0, r9
 8005a3a:	f002 f943 	bl	8007cc4 <__pow5mult>
 8005a3e:	4680      	mov	r8, r0
 8005a40:	2800      	cmp	r0, #0
 8005a42:	f43f ae9b 	beq.w	800577c <_strtod_l+0x43c>
 8005a46:	4601      	mov	r1, r0
 8005a48:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8005a4a:	4648      	mov	r0, r9
 8005a4c:	f002 f8a4 	bl	8007b98 <__multiply>
 8005a50:	900c      	str	r0, [sp, #48]	; 0x30
 8005a52:	2800      	cmp	r0, #0
 8005a54:	f43f ae92 	beq.w	800577c <_strtod_l+0x43c>
 8005a58:	991c      	ldr	r1, [sp, #112]	; 0x70
 8005a5a:	4648      	mov	r0, r9
 8005a5c:	f001 ffb5 	bl	80079ca <_Bfree>
 8005a60:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005a62:	931c      	str	r3, [sp, #112]	; 0x70
 8005a64:	2e00      	cmp	r6, #0
 8005a66:	dc7a      	bgt.n	8005b5e <_strtod_l+0x81e>
 8005a68:	9b06      	ldr	r3, [sp, #24]
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	dd08      	ble.n	8005a80 <_strtod_l+0x740>
 8005a6e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8005a70:	9905      	ldr	r1, [sp, #20]
 8005a72:	4648      	mov	r0, r9
 8005a74:	f002 f926 	bl	8007cc4 <__pow5mult>
 8005a78:	9005      	str	r0, [sp, #20]
 8005a7a:	2800      	cmp	r0, #0
 8005a7c:	f43f ae7e 	beq.w	800577c <_strtod_l+0x43c>
 8005a80:	2d00      	cmp	r5, #0
 8005a82:	dd08      	ble.n	8005a96 <_strtod_l+0x756>
 8005a84:	462a      	mov	r2, r5
 8005a86:	9905      	ldr	r1, [sp, #20]
 8005a88:	4648      	mov	r0, r9
 8005a8a:	f002 f969 	bl	8007d60 <__lshift>
 8005a8e:	9005      	str	r0, [sp, #20]
 8005a90:	2800      	cmp	r0, #0
 8005a92:	f43f ae73 	beq.w	800577c <_strtod_l+0x43c>
 8005a96:	2f00      	cmp	r7, #0
 8005a98:	dd08      	ble.n	8005aac <_strtod_l+0x76c>
 8005a9a:	4641      	mov	r1, r8
 8005a9c:	463a      	mov	r2, r7
 8005a9e:	4648      	mov	r0, r9
 8005aa0:	f002 f95e 	bl	8007d60 <__lshift>
 8005aa4:	4680      	mov	r8, r0
 8005aa6:	2800      	cmp	r0, #0
 8005aa8:	f43f ae68 	beq.w	800577c <_strtod_l+0x43c>
 8005aac:	9a05      	ldr	r2, [sp, #20]
 8005aae:	991c      	ldr	r1, [sp, #112]	; 0x70
 8005ab0:	4648      	mov	r0, r9
 8005ab2:	f002 f9c3 	bl	8007e3c <__mdiff>
 8005ab6:	4604      	mov	r4, r0
 8005ab8:	2800      	cmp	r0, #0
 8005aba:	f43f ae5f 	beq.w	800577c <_strtod_l+0x43c>
 8005abe:	68c3      	ldr	r3, [r0, #12]
 8005ac0:	930c      	str	r3, [sp, #48]	; 0x30
 8005ac2:	2300      	movs	r3, #0
 8005ac4:	60c3      	str	r3, [r0, #12]
 8005ac6:	4641      	mov	r1, r8
 8005ac8:	f002 f99e 	bl	8007e08 <__mcmp>
 8005acc:	2800      	cmp	r0, #0
 8005ace:	da55      	bge.n	8005b7c <_strtod_l+0x83c>
 8005ad0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005ad2:	b9e3      	cbnz	r3, 8005b0e <_strtod_l+0x7ce>
 8005ad4:	f1ba 0f00 	cmp.w	sl, #0
 8005ad8:	d119      	bne.n	8005b0e <_strtod_l+0x7ce>
 8005ada:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005ade:	b9b3      	cbnz	r3, 8005b0e <_strtod_l+0x7ce>
 8005ae0:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8005ae4:	0d1b      	lsrs	r3, r3, #20
 8005ae6:	051b      	lsls	r3, r3, #20
 8005ae8:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8005aec:	d90f      	bls.n	8005b0e <_strtod_l+0x7ce>
 8005aee:	6963      	ldr	r3, [r4, #20]
 8005af0:	b913      	cbnz	r3, 8005af8 <_strtod_l+0x7b8>
 8005af2:	6923      	ldr	r3, [r4, #16]
 8005af4:	2b01      	cmp	r3, #1
 8005af6:	dd0a      	ble.n	8005b0e <_strtod_l+0x7ce>
 8005af8:	4621      	mov	r1, r4
 8005afa:	2201      	movs	r2, #1
 8005afc:	4648      	mov	r0, r9
 8005afe:	f002 f92f 	bl	8007d60 <__lshift>
 8005b02:	4641      	mov	r1, r8
 8005b04:	4604      	mov	r4, r0
 8005b06:	f002 f97f 	bl	8007e08 <__mcmp>
 8005b0a:	2800      	cmp	r0, #0
 8005b0c:	dc67      	bgt.n	8005bde <_strtod_l+0x89e>
 8005b0e:	9b04      	ldr	r3, [sp, #16]
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d171      	bne.n	8005bf8 <_strtod_l+0x8b8>
 8005b14:	e63d      	b.n	8005792 <_strtod_l+0x452>
 8005b16:	f018 0f01 	tst.w	r8, #1
 8005b1a:	d004      	beq.n	8005b26 <_strtod_l+0x7e6>
 8005b1c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005b20:	f7fa fd6a 	bl	80005f8 <__aeabi_dmul>
 8005b24:	2301      	movs	r3, #1
 8005b26:	ea4f 0868 	mov.w	r8, r8, asr #1
 8005b2a:	3508      	adds	r5, #8
 8005b2c:	e6e5      	b.n	80058fa <_strtod_l+0x5ba>
 8005b2e:	f04f 32ff 	mov.w	r2, #4294967295
 8005b32:	fa02 f303 	lsl.w	r3, r2, r3
 8005b36:	ea03 0a0a 	and.w	sl, r3, sl
 8005b3a:	e6ff      	b.n	800593c <_strtod_l+0x5fc>
 8005b3c:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8005b40:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8005b44:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8005b48:	36e2      	adds	r6, #226	; 0xe2
 8005b4a:	fa01 f306 	lsl.w	r3, r1, r6
 8005b4e:	930a      	str	r3, [sp, #40]	; 0x28
 8005b50:	910f      	str	r1, [sp, #60]	; 0x3c
 8005b52:	e75d      	b.n	8005a10 <_strtod_l+0x6d0>
 8005b54:	2300      	movs	r3, #0
 8005b56:	930a      	str	r3, [sp, #40]	; 0x28
 8005b58:	2301      	movs	r3, #1
 8005b5a:	930f      	str	r3, [sp, #60]	; 0x3c
 8005b5c:	e758      	b.n	8005a10 <_strtod_l+0x6d0>
 8005b5e:	4632      	mov	r2, r6
 8005b60:	991c      	ldr	r1, [sp, #112]	; 0x70
 8005b62:	4648      	mov	r0, r9
 8005b64:	f002 f8fc 	bl	8007d60 <__lshift>
 8005b68:	901c      	str	r0, [sp, #112]	; 0x70
 8005b6a:	2800      	cmp	r0, #0
 8005b6c:	f47f af7c 	bne.w	8005a68 <_strtod_l+0x728>
 8005b70:	e604      	b.n	800577c <_strtod_l+0x43c>
 8005b72:	bf00      	nop
 8005b74:	08009368 	.word	0x08009368
 8005b78:	fffffc02 	.word	0xfffffc02
 8005b7c:	465d      	mov	r5, fp
 8005b7e:	f040 8086 	bne.w	8005c8e <_strtod_l+0x94e>
 8005b82:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005b84:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005b88:	b32a      	cbz	r2, 8005bd6 <_strtod_l+0x896>
 8005b8a:	4aaf      	ldr	r2, [pc, #700]	; (8005e48 <_strtod_l+0xb08>)
 8005b8c:	4293      	cmp	r3, r2
 8005b8e:	d153      	bne.n	8005c38 <_strtod_l+0x8f8>
 8005b90:	9b04      	ldr	r3, [sp, #16]
 8005b92:	4650      	mov	r0, sl
 8005b94:	b1d3      	cbz	r3, 8005bcc <_strtod_l+0x88c>
 8005b96:	4aad      	ldr	r2, [pc, #692]	; (8005e4c <_strtod_l+0xb0c>)
 8005b98:	402a      	ands	r2, r5
 8005b9a:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8005b9e:	f04f 31ff 	mov.w	r1, #4294967295
 8005ba2:	d816      	bhi.n	8005bd2 <_strtod_l+0x892>
 8005ba4:	0d12      	lsrs	r2, r2, #20
 8005ba6:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8005baa:	fa01 f303 	lsl.w	r3, r1, r3
 8005bae:	4298      	cmp	r0, r3
 8005bb0:	d142      	bne.n	8005c38 <_strtod_l+0x8f8>
 8005bb2:	4ba7      	ldr	r3, [pc, #668]	; (8005e50 <_strtod_l+0xb10>)
 8005bb4:	429d      	cmp	r5, r3
 8005bb6:	d102      	bne.n	8005bbe <_strtod_l+0x87e>
 8005bb8:	3001      	adds	r0, #1
 8005bba:	f43f addf 	beq.w	800577c <_strtod_l+0x43c>
 8005bbe:	4ba3      	ldr	r3, [pc, #652]	; (8005e4c <_strtod_l+0xb0c>)
 8005bc0:	402b      	ands	r3, r5
 8005bc2:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8005bc6:	f04f 0a00 	mov.w	sl, #0
 8005bca:	e7a0      	b.n	8005b0e <_strtod_l+0x7ce>
 8005bcc:	f04f 33ff 	mov.w	r3, #4294967295
 8005bd0:	e7ed      	b.n	8005bae <_strtod_l+0x86e>
 8005bd2:	460b      	mov	r3, r1
 8005bd4:	e7eb      	b.n	8005bae <_strtod_l+0x86e>
 8005bd6:	bb7b      	cbnz	r3, 8005c38 <_strtod_l+0x8f8>
 8005bd8:	f1ba 0f00 	cmp.w	sl, #0
 8005bdc:	d12c      	bne.n	8005c38 <_strtod_l+0x8f8>
 8005bde:	9904      	ldr	r1, [sp, #16]
 8005be0:	4a9a      	ldr	r2, [pc, #616]	; (8005e4c <_strtod_l+0xb0c>)
 8005be2:	465b      	mov	r3, fp
 8005be4:	b1f1      	cbz	r1, 8005c24 <_strtod_l+0x8e4>
 8005be6:	ea02 010b 	and.w	r1, r2, fp
 8005bea:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8005bee:	dc19      	bgt.n	8005c24 <_strtod_l+0x8e4>
 8005bf0:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8005bf4:	f77f ae5b 	ble.w	80058ae <_strtod_l+0x56e>
 8005bf8:	4a96      	ldr	r2, [pc, #600]	; (8005e54 <_strtod_l+0xb14>)
 8005bfa:	2300      	movs	r3, #0
 8005bfc:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8005c00:	4650      	mov	r0, sl
 8005c02:	4659      	mov	r1, fp
 8005c04:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8005c08:	f7fa fcf6 	bl	80005f8 <__aeabi_dmul>
 8005c0c:	4682      	mov	sl, r0
 8005c0e:	468b      	mov	fp, r1
 8005c10:	2900      	cmp	r1, #0
 8005c12:	f47f adbe 	bne.w	8005792 <_strtod_l+0x452>
 8005c16:	2800      	cmp	r0, #0
 8005c18:	f47f adbb 	bne.w	8005792 <_strtod_l+0x452>
 8005c1c:	2322      	movs	r3, #34	; 0x22
 8005c1e:	f8c9 3000 	str.w	r3, [r9]
 8005c22:	e5b6      	b.n	8005792 <_strtod_l+0x452>
 8005c24:	4013      	ands	r3, r2
 8005c26:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8005c2a:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8005c2e:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8005c32:	f04f 3aff 	mov.w	sl, #4294967295
 8005c36:	e76a      	b.n	8005b0e <_strtod_l+0x7ce>
 8005c38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005c3a:	b193      	cbz	r3, 8005c62 <_strtod_l+0x922>
 8005c3c:	422b      	tst	r3, r5
 8005c3e:	f43f af66 	beq.w	8005b0e <_strtod_l+0x7ce>
 8005c42:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005c44:	9a04      	ldr	r2, [sp, #16]
 8005c46:	4650      	mov	r0, sl
 8005c48:	4659      	mov	r1, fp
 8005c4a:	b173      	cbz	r3, 8005c6a <_strtod_l+0x92a>
 8005c4c:	f7ff fb5c 	bl	8005308 <sulp>
 8005c50:	4602      	mov	r2, r0
 8005c52:	460b      	mov	r3, r1
 8005c54:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005c58:	f7fa fb18 	bl	800028c <__adddf3>
 8005c5c:	4682      	mov	sl, r0
 8005c5e:	468b      	mov	fp, r1
 8005c60:	e755      	b.n	8005b0e <_strtod_l+0x7ce>
 8005c62:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005c64:	ea13 0f0a 	tst.w	r3, sl
 8005c68:	e7e9      	b.n	8005c3e <_strtod_l+0x8fe>
 8005c6a:	f7ff fb4d 	bl	8005308 <sulp>
 8005c6e:	4602      	mov	r2, r0
 8005c70:	460b      	mov	r3, r1
 8005c72:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005c76:	f7fa fb07 	bl	8000288 <__aeabi_dsub>
 8005c7a:	2200      	movs	r2, #0
 8005c7c:	2300      	movs	r3, #0
 8005c7e:	4682      	mov	sl, r0
 8005c80:	468b      	mov	fp, r1
 8005c82:	f7fa ff21 	bl	8000ac8 <__aeabi_dcmpeq>
 8005c86:	2800      	cmp	r0, #0
 8005c88:	f47f ae11 	bne.w	80058ae <_strtod_l+0x56e>
 8005c8c:	e73f      	b.n	8005b0e <_strtod_l+0x7ce>
 8005c8e:	4641      	mov	r1, r8
 8005c90:	4620      	mov	r0, r4
 8005c92:	f002 f9f6 	bl	8008082 <__ratio>
 8005c96:	ec57 6b10 	vmov	r6, r7, d0
 8005c9a:	2200      	movs	r2, #0
 8005c9c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005ca0:	ee10 0a10 	vmov	r0, s0
 8005ca4:	4639      	mov	r1, r7
 8005ca6:	f7fa ff23 	bl	8000af0 <__aeabi_dcmple>
 8005caa:	2800      	cmp	r0, #0
 8005cac:	d077      	beq.n	8005d9e <_strtod_l+0xa5e>
 8005cae:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d04a      	beq.n	8005d4a <_strtod_l+0xa0a>
 8005cb4:	4b68      	ldr	r3, [pc, #416]	; (8005e58 <_strtod_l+0xb18>)
 8005cb6:	2200      	movs	r2, #0
 8005cb8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8005cbc:	4f66      	ldr	r7, [pc, #408]	; (8005e58 <_strtod_l+0xb18>)
 8005cbe:	2600      	movs	r6, #0
 8005cc0:	4b62      	ldr	r3, [pc, #392]	; (8005e4c <_strtod_l+0xb0c>)
 8005cc2:	402b      	ands	r3, r5
 8005cc4:	930f      	str	r3, [sp, #60]	; 0x3c
 8005cc6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005cc8:	4b64      	ldr	r3, [pc, #400]	; (8005e5c <_strtod_l+0xb1c>)
 8005cca:	429a      	cmp	r2, r3
 8005ccc:	f040 80ce 	bne.w	8005e6c <_strtod_l+0xb2c>
 8005cd0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005cd4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005cd8:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 8005cdc:	ec4b ab10 	vmov	d0, sl, fp
 8005ce0:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8005ce4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005ce8:	f002 f906 	bl	8007ef8 <__ulp>
 8005cec:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005cf0:	ec53 2b10 	vmov	r2, r3, d0
 8005cf4:	f7fa fc80 	bl	80005f8 <__aeabi_dmul>
 8005cf8:	4652      	mov	r2, sl
 8005cfa:	465b      	mov	r3, fp
 8005cfc:	f7fa fac6 	bl	800028c <__adddf3>
 8005d00:	460b      	mov	r3, r1
 8005d02:	4952      	ldr	r1, [pc, #328]	; (8005e4c <_strtod_l+0xb0c>)
 8005d04:	4a56      	ldr	r2, [pc, #344]	; (8005e60 <_strtod_l+0xb20>)
 8005d06:	4019      	ands	r1, r3
 8005d08:	4291      	cmp	r1, r2
 8005d0a:	4682      	mov	sl, r0
 8005d0c:	d95b      	bls.n	8005dc6 <_strtod_l+0xa86>
 8005d0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d10:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8005d14:	4293      	cmp	r3, r2
 8005d16:	d103      	bne.n	8005d20 <_strtod_l+0x9e0>
 8005d18:	9b08      	ldr	r3, [sp, #32]
 8005d1a:	3301      	adds	r3, #1
 8005d1c:	f43f ad2e 	beq.w	800577c <_strtod_l+0x43c>
 8005d20:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8005e50 <_strtod_l+0xb10>
 8005d24:	f04f 3aff 	mov.w	sl, #4294967295
 8005d28:	991c      	ldr	r1, [sp, #112]	; 0x70
 8005d2a:	4648      	mov	r0, r9
 8005d2c:	f001 fe4d 	bl	80079ca <_Bfree>
 8005d30:	9905      	ldr	r1, [sp, #20]
 8005d32:	4648      	mov	r0, r9
 8005d34:	f001 fe49 	bl	80079ca <_Bfree>
 8005d38:	4641      	mov	r1, r8
 8005d3a:	4648      	mov	r0, r9
 8005d3c:	f001 fe45 	bl	80079ca <_Bfree>
 8005d40:	4621      	mov	r1, r4
 8005d42:	4648      	mov	r0, r9
 8005d44:	f001 fe41 	bl	80079ca <_Bfree>
 8005d48:	e619      	b.n	800597e <_strtod_l+0x63e>
 8005d4a:	f1ba 0f00 	cmp.w	sl, #0
 8005d4e:	d11a      	bne.n	8005d86 <_strtod_l+0xa46>
 8005d50:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005d54:	b9eb      	cbnz	r3, 8005d92 <_strtod_l+0xa52>
 8005d56:	2200      	movs	r2, #0
 8005d58:	4b3f      	ldr	r3, [pc, #252]	; (8005e58 <_strtod_l+0xb18>)
 8005d5a:	4630      	mov	r0, r6
 8005d5c:	4639      	mov	r1, r7
 8005d5e:	f7fa febd 	bl	8000adc <__aeabi_dcmplt>
 8005d62:	b9c8      	cbnz	r0, 8005d98 <_strtod_l+0xa58>
 8005d64:	4630      	mov	r0, r6
 8005d66:	4639      	mov	r1, r7
 8005d68:	2200      	movs	r2, #0
 8005d6a:	4b3e      	ldr	r3, [pc, #248]	; (8005e64 <_strtod_l+0xb24>)
 8005d6c:	f7fa fc44 	bl	80005f8 <__aeabi_dmul>
 8005d70:	4606      	mov	r6, r0
 8005d72:	460f      	mov	r7, r1
 8005d74:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8005d78:	9618      	str	r6, [sp, #96]	; 0x60
 8005d7a:	9319      	str	r3, [sp, #100]	; 0x64
 8005d7c:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8005d80:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8005d84:	e79c      	b.n	8005cc0 <_strtod_l+0x980>
 8005d86:	f1ba 0f01 	cmp.w	sl, #1
 8005d8a:	d102      	bne.n	8005d92 <_strtod_l+0xa52>
 8005d8c:	2d00      	cmp	r5, #0
 8005d8e:	f43f ad8e 	beq.w	80058ae <_strtod_l+0x56e>
 8005d92:	2200      	movs	r2, #0
 8005d94:	4b34      	ldr	r3, [pc, #208]	; (8005e68 <_strtod_l+0xb28>)
 8005d96:	e78f      	b.n	8005cb8 <_strtod_l+0x978>
 8005d98:	2600      	movs	r6, #0
 8005d9a:	4f32      	ldr	r7, [pc, #200]	; (8005e64 <_strtod_l+0xb24>)
 8005d9c:	e7ea      	b.n	8005d74 <_strtod_l+0xa34>
 8005d9e:	4b31      	ldr	r3, [pc, #196]	; (8005e64 <_strtod_l+0xb24>)
 8005da0:	4630      	mov	r0, r6
 8005da2:	4639      	mov	r1, r7
 8005da4:	2200      	movs	r2, #0
 8005da6:	f7fa fc27 	bl	80005f8 <__aeabi_dmul>
 8005daa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005dac:	4606      	mov	r6, r0
 8005dae:	460f      	mov	r7, r1
 8005db0:	b933      	cbnz	r3, 8005dc0 <_strtod_l+0xa80>
 8005db2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005db6:	9010      	str	r0, [sp, #64]	; 0x40
 8005db8:	9311      	str	r3, [sp, #68]	; 0x44
 8005dba:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005dbe:	e7df      	b.n	8005d80 <_strtod_l+0xa40>
 8005dc0:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8005dc4:	e7f9      	b.n	8005dba <_strtod_l+0xa7a>
 8005dc6:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8005dca:	9b04      	ldr	r3, [sp, #16]
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d1ab      	bne.n	8005d28 <_strtod_l+0x9e8>
 8005dd0:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8005dd4:	0d1b      	lsrs	r3, r3, #20
 8005dd6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005dd8:	051b      	lsls	r3, r3, #20
 8005dda:	429a      	cmp	r2, r3
 8005ddc:	465d      	mov	r5, fp
 8005dde:	d1a3      	bne.n	8005d28 <_strtod_l+0x9e8>
 8005de0:	4639      	mov	r1, r7
 8005de2:	4630      	mov	r0, r6
 8005de4:	f7fa feb8 	bl	8000b58 <__aeabi_d2iz>
 8005de8:	f7fa fb9c 	bl	8000524 <__aeabi_i2d>
 8005dec:	460b      	mov	r3, r1
 8005dee:	4602      	mov	r2, r0
 8005df0:	4639      	mov	r1, r7
 8005df2:	4630      	mov	r0, r6
 8005df4:	f7fa fa48 	bl	8000288 <__aeabi_dsub>
 8005df8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005dfa:	4606      	mov	r6, r0
 8005dfc:	460f      	mov	r7, r1
 8005dfe:	b933      	cbnz	r3, 8005e0e <_strtod_l+0xace>
 8005e00:	f1ba 0f00 	cmp.w	sl, #0
 8005e04:	d103      	bne.n	8005e0e <_strtod_l+0xace>
 8005e06:	f3cb 0513 	ubfx	r5, fp, #0, #20
 8005e0a:	2d00      	cmp	r5, #0
 8005e0c:	d06d      	beq.n	8005eea <_strtod_l+0xbaa>
 8005e0e:	a30a      	add	r3, pc, #40	; (adr r3, 8005e38 <_strtod_l+0xaf8>)
 8005e10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e14:	4630      	mov	r0, r6
 8005e16:	4639      	mov	r1, r7
 8005e18:	f7fa fe60 	bl	8000adc <__aeabi_dcmplt>
 8005e1c:	2800      	cmp	r0, #0
 8005e1e:	f47f acb8 	bne.w	8005792 <_strtod_l+0x452>
 8005e22:	a307      	add	r3, pc, #28	; (adr r3, 8005e40 <_strtod_l+0xb00>)
 8005e24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e28:	4630      	mov	r0, r6
 8005e2a:	4639      	mov	r1, r7
 8005e2c:	f7fa fe74 	bl	8000b18 <__aeabi_dcmpgt>
 8005e30:	2800      	cmp	r0, #0
 8005e32:	f43f af79 	beq.w	8005d28 <_strtod_l+0x9e8>
 8005e36:	e4ac      	b.n	8005792 <_strtod_l+0x452>
 8005e38:	94a03595 	.word	0x94a03595
 8005e3c:	3fdfffff 	.word	0x3fdfffff
 8005e40:	35afe535 	.word	0x35afe535
 8005e44:	3fe00000 	.word	0x3fe00000
 8005e48:	000fffff 	.word	0x000fffff
 8005e4c:	7ff00000 	.word	0x7ff00000
 8005e50:	7fefffff 	.word	0x7fefffff
 8005e54:	39500000 	.word	0x39500000
 8005e58:	3ff00000 	.word	0x3ff00000
 8005e5c:	7fe00000 	.word	0x7fe00000
 8005e60:	7c9fffff 	.word	0x7c9fffff
 8005e64:	3fe00000 	.word	0x3fe00000
 8005e68:	bff00000 	.word	0xbff00000
 8005e6c:	9b04      	ldr	r3, [sp, #16]
 8005e6e:	b333      	cbz	r3, 8005ebe <_strtod_l+0xb7e>
 8005e70:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005e72:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8005e76:	d822      	bhi.n	8005ebe <_strtod_l+0xb7e>
 8005e78:	a327      	add	r3, pc, #156	; (adr r3, 8005f18 <_strtod_l+0xbd8>)
 8005e7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e7e:	4630      	mov	r0, r6
 8005e80:	4639      	mov	r1, r7
 8005e82:	f7fa fe35 	bl	8000af0 <__aeabi_dcmple>
 8005e86:	b1a0      	cbz	r0, 8005eb2 <_strtod_l+0xb72>
 8005e88:	4639      	mov	r1, r7
 8005e8a:	4630      	mov	r0, r6
 8005e8c:	f7fa fe8c 	bl	8000ba8 <__aeabi_d2uiz>
 8005e90:	2800      	cmp	r0, #0
 8005e92:	bf08      	it	eq
 8005e94:	2001      	moveq	r0, #1
 8005e96:	f7fa fb35 	bl	8000504 <__aeabi_ui2d>
 8005e9a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005e9c:	4606      	mov	r6, r0
 8005e9e:	460f      	mov	r7, r1
 8005ea0:	bb03      	cbnz	r3, 8005ee4 <_strtod_l+0xba4>
 8005ea2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005ea6:	9012      	str	r0, [sp, #72]	; 0x48
 8005ea8:	9313      	str	r3, [sp, #76]	; 0x4c
 8005eaa:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8005eae:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8005eb2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005eb4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005eb6:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8005eba:	1a9b      	subs	r3, r3, r2
 8005ebc:	930b      	str	r3, [sp, #44]	; 0x2c
 8005ebe:	ed9d 0b08 	vldr	d0, [sp, #32]
 8005ec2:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 8005ec6:	f002 f817 	bl	8007ef8 <__ulp>
 8005eca:	4650      	mov	r0, sl
 8005ecc:	ec53 2b10 	vmov	r2, r3, d0
 8005ed0:	4659      	mov	r1, fp
 8005ed2:	f7fa fb91 	bl	80005f8 <__aeabi_dmul>
 8005ed6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005eda:	f7fa f9d7 	bl	800028c <__adddf3>
 8005ede:	4682      	mov	sl, r0
 8005ee0:	468b      	mov	fp, r1
 8005ee2:	e772      	b.n	8005dca <_strtod_l+0xa8a>
 8005ee4:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8005ee8:	e7df      	b.n	8005eaa <_strtod_l+0xb6a>
 8005eea:	a30d      	add	r3, pc, #52	; (adr r3, 8005f20 <_strtod_l+0xbe0>)
 8005eec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ef0:	f7fa fdf4 	bl	8000adc <__aeabi_dcmplt>
 8005ef4:	e79c      	b.n	8005e30 <_strtod_l+0xaf0>
 8005ef6:	2300      	movs	r3, #0
 8005ef8:	930d      	str	r3, [sp, #52]	; 0x34
 8005efa:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8005efc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005efe:	6013      	str	r3, [r2, #0]
 8005f00:	f7ff ba61 	b.w	80053c6 <_strtod_l+0x86>
 8005f04:	2b65      	cmp	r3, #101	; 0x65
 8005f06:	f04f 0200 	mov.w	r2, #0
 8005f0a:	f43f ab4e 	beq.w	80055aa <_strtod_l+0x26a>
 8005f0e:	2101      	movs	r1, #1
 8005f10:	4614      	mov	r4, r2
 8005f12:	9104      	str	r1, [sp, #16]
 8005f14:	f7ff bacb 	b.w	80054ae <_strtod_l+0x16e>
 8005f18:	ffc00000 	.word	0xffc00000
 8005f1c:	41dfffff 	.word	0x41dfffff
 8005f20:	94a03595 	.word	0x94a03595
 8005f24:	3fcfffff 	.word	0x3fcfffff

08005f28 <_strtod_r>:
 8005f28:	4b05      	ldr	r3, [pc, #20]	; (8005f40 <_strtod_r+0x18>)
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	b410      	push	{r4}
 8005f2e:	6a1b      	ldr	r3, [r3, #32]
 8005f30:	4c04      	ldr	r4, [pc, #16]	; (8005f44 <_strtod_r+0x1c>)
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	bf08      	it	eq
 8005f36:	4623      	moveq	r3, r4
 8005f38:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005f3c:	f7ff ba00 	b.w	8005340 <_strtod_l>
 8005f40:	2000000c 	.word	0x2000000c
 8005f44:	20000070 	.word	0x20000070

08005f48 <_strtol_l.isra.0>:
 8005f48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005f4c:	4680      	mov	r8, r0
 8005f4e:	4689      	mov	r9, r1
 8005f50:	4692      	mov	sl, r2
 8005f52:	461e      	mov	r6, r3
 8005f54:	460f      	mov	r7, r1
 8005f56:	463d      	mov	r5, r7
 8005f58:	9808      	ldr	r0, [sp, #32]
 8005f5a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005f5e:	f001 fc55 	bl	800780c <__locale_ctype_ptr_l>
 8005f62:	4420      	add	r0, r4
 8005f64:	7843      	ldrb	r3, [r0, #1]
 8005f66:	f013 0308 	ands.w	r3, r3, #8
 8005f6a:	d132      	bne.n	8005fd2 <_strtol_l.isra.0+0x8a>
 8005f6c:	2c2d      	cmp	r4, #45	; 0x2d
 8005f6e:	d132      	bne.n	8005fd6 <_strtol_l.isra.0+0x8e>
 8005f70:	787c      	ldrb	r4, [r7, #1]
 8005f72:	1cbd      	adds	r5, r7, #2
 8005f74:	2201      	movs	r2, #1
 8005f76:	2e00      	cmp	r6, #0
 8005f78:	d05d      	beq.n	8006036 <_strtol_l.isra.0+0xee>
 8005f7a:	2e10      	cmp	r6, #16
 8005f7c:	d109      	bne.n	8005f92 <_strtol_l.isra.0+0x4a>
 8005f7e:	2c30      	cmp	r4, #48	; 0x30
 8005f80:	d107      	bne.n	8005f92 <_strtol_l.isra.0+0x4a>
 8005f82:	782b      	ldrb	r3, [r5, #0]
 8005f84:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8005f88:	2b58      	cmp	r3, #88	; 0x58
 8005f8a:	d14f      	bne.n	800602c <_strtol_l.isra.0+0xe4>
 8005f8c:	786c      	ldrb	r4, [r5, #1]
 8005f8e:	2610      	movs	r6, #16
 8005f90:	3502      	adds	r5, #2
 8005f92:	2a00      	cmp	r2, #0
 8005f94:	bf14      	ite	ne
 8005f96:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8005f9a:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8005f9e:	2700      	movs	r7, #0
 8005fa0:	fbb1 fcf6 	udiv	ip, r1, r6
 8005fa4:	4638      	mov	r0, r7
 8005fa6:	fb06 1e1c 	mls	lr, r6, ip, r1
 8005faa:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8005fae:	2b09      	cmp	r3, #9
 8005fb0:	d817      	bhi.n	8005fe2 <_strtol_l.isra.0+0x9a>
 8005fb2:	461c      	mov	r4, r3
 8005fb4:	42a6      	cmp	r6, r4
 8005fb6:	dd23      	ble.n	8006000 <_strtol_l.isra.0+0xb8>
 8005fb8:	1c7b      	adds	r3, r7, #1
 8005fba:	d007      	beq.n	8005fcc <_strtol_l.isra.0+0x84>
 8005fbc:	4584      	cmp	ip, r0
 8005fbe:	d31c      	bcc.n	8005ffa <_strtol_l.isra.0+0xb2>
 8005fc0:	d101      	bne.n	8005fc6 <_strtol_l.isra.0+0x7e>
 8005fc2:	45a6      	cmp	lr, r4
 8005fc4:	db19      	blt.n	8005ffa <_strtol_l.isra.0+0xb2>
 8005fc6:	fb00 4006 	mla	r0, r0, r6, r4
 8005fca:	2701      	movs	r7, #1
 8005fcc:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005fd0:	e7eb      	b.n	8005faa <_strtol_l.isra.0+0x62>
 8005fd2:	462f      	mov	r7, r5
 8005fd4:	e7bf      	b.n	8005f56 <_strtol_l.isra.0+0xe>
 8005fd6:	2c2b      	cmp	r4, #43	; 0x2b
 8005fd8:	bf04      	itt	eq
 8005fda:	1cbd      	addeq	r5, r7, #2
 8005fdc:	787c      	ldrbeq	r4, [r7, #1]
 8005fde:	461a      	mov	r2, r3
 8005fe0:	e7c9      	b.n	8005f76 <_strtol_l.isra.0+0x2e>
 8005fe2:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8005fe6:	2b19      	cmp	r3, #25
 8005fe8:	d801      	bhi.n	8005fee <_strtol_l.isra.0+0xa6>
 8005fea:	3c37      	subs	r4, #55	; 0x37
 8005fec:	e7e2      	b.n	8005fb4 <_strtol_l.isra.0+0x6c>
 8005fee:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8005ff2:	2b19      	cmp	r3, #25
 8005ff4:	d804      	bhi.n	8006000 <_strtol_l.isra.0+0xb8>
 8005ff6:	3c57      	subs	r4, #87	; 0x57
 8005ff8:	e7dc      	b.n	8005fb4 <_strtol_l.isra.0+0x6c>
 8005ffa:	f04f 37ff 	mov.w	r7, #4294967295
 8005ffe:	e7e5      	b.n	8005fcc <_strtol_l.isra.0+0x84>
 8006000:	1c7b      	adds	r3, r7, #1
 8006002:	d108      	bne.n	8006016 <_strtol_l.isra.0+0xce>
 8006004:	2322      	movs	r3, #34	; 0x22
 8006006:	f8c8 3000 	str.w	r3, [r8]
 800600a:	4608      	mov	r0, r1
 800600c:	f1ba 0f00 	cmp.w	sl, #0
 8006010:	d107      	bne.n	8006022 <_strtol_l.isra.0+0xda>
 8006012:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006016:	b102      	cbz	r2, 800601a <_strtol_l.isra.0+0xd2>
 8006018:	4240      	negs	r0, r0
 800601a:	f1ba 0f00 	cmp.w	sl, #0
 800601e:	d0f8      	beq.n	8006012 <_strtol_l.isra.0+0xca>
 8006020:	b10f      	cbz	r7, 8006026 <_strtol_l.isra.0+0xde>
 8006022:	f105 39ff 	add.w	r9, r5, #4294967295
 8006026:	f8ca 9000 	str.w	r9, [sl]
 800602a:	e7f2      	b.n	8006012 <_strtol_l.isra.0+0xca>
 800602c:	2430      	movs	r4, #48	; 0x30
 800602e:	2e00      	cmp	r6, #0
 8006030:	d1af      	bne.n	8005f92 <_strtol_l.isra.0+0x4a>
 8006032:	2608      	movs	r6, #8
 8006034:	e7ad      	b.n	8005f92 <_strtol_l.isra.0+0x4a>
 8006036:	2c30      	cmp	r4, #48	; 0x30
 8006038:	d0a3      	beq.n	8005f82 <_strtol_l.isra.0+0x3a>
 800603a:	260a      	movs	r6, #10
 800603c:	e7a9      	b.n	8005f92 <_strtol_l.isra.0+0x4a>
	...

08006040 <_strtol_r>:
 8006040:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006042:	4c06      	ldr	r4, [pc, #24]	; (800605c <_strtol_r+0x1c>)
 8006044:	4d06      	ldr	r5, [pc, #24]	; (8006060 <_strtol_r+0x20>)
 8006046:	6824      	ldr	r4, [r4, #0]
 8006048:	6a24      	ldr	r4, [r4, #32]
 800604a:	2c00      	cmp	r4, #0
 800604c:	bf08      	it	eq
 800604e:	462c      	moveq	r4, r5
 8006050:	9400      	str	r4, [sp, #0]
 8006052:	f7ff ff79 	bl	8005f48 <_strtol_l.isra.0>
 8006056:	b003      	add	sp, #12
 8006058:	bd30      	pop	{r4, r5, pc}
 800605a:	bf00      	nop
 800605c:	2000000c 	.word	0x2000000c
 8006060:	20000070 	.word	0x20000070

08006064 <__swbuf_r>:
 8006064:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006066:	460e      	mov	r6, r1
 8006068:	4614      	mov	r4, r2
 800606a:	4605      	mov	r5, r0
 800606c:	b118      	cbz	r0, 8006076 <__swbuf_r+0x12>
 800606e:	6983      	ldr	r3, [r0, #24]
 8006070:	b90b      	cbnz	r3, 8006076 <__swbuf_r+0x12>
 8006072:	f000 ffff 	bl	8007074 <__sinit>
 8006076:	4b21      	ldr	r3, [pc, #132]	; (80060fc <__swbuf_r+0x98>)
 8006078:	429c      	cmp	r4, r3
 800607a:	d12a      	bne.n	80060d2 <__swbuf_r+0x6e>
 800607c:	686c      	ldr	r4, [r5, #4]
 800607e:	69a3      	ldr	r3, [r4, #24]
 8006080:	60a3      	str	r3, [r4, #8]
 8006082:	89a3      	ldrh	r3, [r4, #12]
 8006084:	071a      	lsls	r2, r3, #28
 8006086:	d52e      	bpl.n	80060e6 <__swbuf_r+0x82>
 8006088:	6923      	ldr	r3, [r4, #16]
 800608a:	b363      	cbz	r3, 80060e6 <__swbuf_r+0x82>
 800608c:	6923      	ldr	r3, [r4, #16]
 800608e:	6820      	ldr	r0, [r4, #0]
 8006090:	1ac0      	subs	r0, r0, r3
 8006092:	6963      	ldr	r3, [r4, #20]
 8006094:	b2f6      	uxtb	r6, r6
 8006096:	4283      	cmp	r3, r0
 8006098:	4637      	mov	r7, r6
 800609a:	dc04      	bgt.n	80060a6 <__swbuf_r+0x42>
 800609c:	4621      	mov	r1, r4
 800609e:	4628      	mov	r0, r5
 80060a0:	f000 ff6c 	bl	8006f7c <_fflush_r>
 80060a4:	bb28      	cbnz	r0, 80060f2 <__swbuf_r+0x8e>
 80060a6:	68a3      	ldr	r3, [r4, #8]
 80060a8:	3b01      	subs	r3, #1
 80060aa:	60a3      	str	r3, [r4, #8]
 80060ac:	6823      	ldr	r3, [r4, #0]
 80060ae:	1c5a      	adds	r2, r3, #1
 80060b0:	6022      	str	r2, [r4, #0]
 80060b2:	701e      	strb	r6, [r3, #0]
 80060b4:	6963      	ldr	r3, [r4, #20]
 80060b6:	3001      	adds	r0, #1
 80060b8:	4283      	cmp	r3, r0
 80060ba:	d004      	beq.n	80060c6 <__swbuf_r+0x62>
 80060bc:	89a3      	ldrh	r3, [r4, #12]
 80060be:	07db      	lsls	r3, r3, #31
 80060c0:	d519      	bpl.n	80060f6 <__swbuf_r+0x92>
 80060c2:	2e0a      	cmp	r6, #10
 80060c4:	d117      	bne.n	80060f6 <__swbuf_r+0x92>
 80060c6:	4621      	mov	r1, r4
 80060c8:	4628      	mov	r0, r5
 80060ca:	f000 ff57 	bl	8006f7c <_fflush_r>
 80060ce:	b190      	cbz	r0, 80060f6 <__swbuf_r+0x92>
 80060d0:	e00f      	b.n	80060f2 <__swbuf_r+0x8e>
 80060d2:	4b0b      	ldr	r3, [pc, #44]	; (8006100 <__swbuf_r+0x9c>)
 80060d4:	429c      	cmp	r4, r3
 80060d6:	d101      	bne.n	80060dc <__swbuf_r+0x78>
 80060d8:	68ac      	ldr	r4, [r5, #8]
 80060da:	e7d0      	b.n	800607e <__swbuf_r+0x1a>
 80060dc:	4b09      	ldr	r3, [pc, #36]	; (8006104 <__swbuf_r+0xa0>)
 80060de:	429c      	cmp	r4, r3
 80060e0:	bf08      	it	eq
 80060e2:	68ec      	ldreq	r4, [r5, #12]
 80060e4:	e7cb      	b.n	800607e <__swbuf_r+0x1a>
 80060e6:	4621      	mov	r1, r4
 80060e8:	4628      	mov	r0, r5
 80060ea:	f000 f80d 	bl	8006108 <__swsetup_r>
 80060ee:	2800      	cmp	r0, #0
 80060f0:	d0cc      	beq.n	800608c <__swbuf_r+0x28>
 80060f2:	f04f 37ff 	mov.w	r7, #4294967295
 80060f6:	4638      	mov	r0, r7
 80060f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80060fa:	bf00      	nop
 80060fc:	080093c0 	.word	0x080093c0
 8006100:	080093e0 	.word	0x080093e0
 8006104:	080093a0 	.word	0x080093a0

08006108 <__swsetup_r>:
 8006108:	4b32      	ldr	r3, [pc, #200]	; (80061d4 <__swsetup_r+0xcc>)
 800610a:	b570      	push	{r4, r5, r6, lr}
 800610c:	681d      	ldr	r5, [r3, #0]
 800610e:	4606      	mov	r6, r0
 8006110:	460c      	mov	r4, r1
 8006112:	b125      	cbz	r5, 800611e <__swsetup_r+0x16>
 8006114:	69ab      	ldr	r3, [r5, #24]
 8006116:	b913      	cbnz	r3, 800611e <__swsetup_r+0x16>
 8006118:	4628      	mov	r0, r5
 800611a:	f000 ffab 	bl	8007074 <__sinit>
 800611e:	4b2e      	ldr	r3, [pc, #184]	; (80061d8 <__swsetup_r+0xd0>)
 8006120:	429c      	cmp	r4, r3
 8006122:	d10f      	bne.n	8006144 <__swsetup_r+0x3c>
 8006124:	686c      	ldr	r4, [r5, #4]
 8006126:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800612a:	b29a      	uxth	r2, r3
 800612c:	0715      	lsls	r5, r2, #28
 800612e:	d42c      	bmi.n	800618a <__swsetup_r+0x82>
 8006130:	06d0      	lsls	r0, r2, #27
 8006132:	d411      	bmi.n	8006158 <__swsetup_r+0x50>
 8006134:	2209      	movs	r2, #9
 8006136:	6032      	str	r2, [r6, #0]
 8006138:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800613c:	81a3      	strh	r3, [r4, #12]
 800613e:	f04f 30ff 	mov.w	r0, #4294967295
 8006142:	e03e      	b.n	80061c2 <__swsetup_r+0xba>
 8006144:	4b25      	ldr	r3, [pc, #148]	; (80061dc <__swsetup_r+0xd4>)
 8006146:	429c      	cmp	r4, r3
 8006148:	d101      	bne.n	800614e <__swsetup_r+0x46>
 800614a:	68ac      	ldr	r4, [r5, #8]
 800614c:	e7eb      	b.n	8006126 <__swsetup_r+0x1e>
 800614e:	4b24      	ldr	r3, [pc, #144]	; (80061e0 <__swsetup_r+0xd8>)
 8006150:	429c      	cmp	r4, r3
 8006152:	bf08      	it	eq
 8006154:	68ec      	ldreq	r4, [r5, #12]
 8006156:	e7e6      	b.n	8006126 <__swsetup_r+0x1e>
 8006158:	0751      	lsls	r1, r2, #29
 800615a:	d512      	bpl.n	8006182 <__swsetup_r+0x7a>
 800615c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800615e:	b141      	cbz	r1, 8006172 <__swsetup_r+0x6a>
 8006160:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006164:	4299      	cmp	r1, r3
 8006166:	d002      	beq.n	800616e <__swsetup_r+0x66>
 8006168:	4630      	mov	r0, r6
 800616a:	f002 f807 	bl	800817c <_free_r>
 800616e:	2300      	movs	r3, #0
 8006170:	6363      	str	r3, [r4, #52]	; 0x34
 8006172:	89a3      	ldrh	r3, [r4, #12]
 8006174:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006178:	81a3      	strh	r3, [r4, #12]
 800617a:	2300      	movs	r3, #0
 800617c:	6063      	str	r3, [r4, #4]
 800617e:	6923      	ldr	r3, [r4, #16]
 8006180:	6023      	str	r3, [r4, #0]
 8006182:	89a3      	ldrh	r3, [r4, #12]
 8006184:	f043 0308 	orr.w	r3, r3, #8
 8006188:	81a3      	strh	r3, [r4, #12]
 800618a:	6923      	ldr	r3, [r4, #16]
 800618c:	b94b      	cbnz	r3, 80061a2 <__swsetup_r+0x9a>
 800618e:	89a3      	ldrh	r3, [r4, #12]
 8006190:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006194:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006198:	d003      	beq.n	80061a2 <__swsetup_r+0x9a>
 800619a:	4621      	mov	r1, r4
 800619c:	4630      	mov	r0, r6
 800619e:	f001 fb7b 	bl	8007898 <__smakebuf_r>
 80061a2:	89a2      	ldrh	r2, [r4, #12]
 80061a4:	f012 0301 	ands.w	r3, r2, #1
 80061a8:	d00c      	beq.n	80061c4 <__swsetup_r+0xbc>
 80061aa:	2300      	movs	r3, #0
 80061ac:	60a3      	str	r3, [r4, #8]
 80061ae:	6963      	ldr	r3, [r4, #20]
 80061b0:	425b      	negs	r3, r3
 80061b2:	61a3      	str	r3, [r4, #24]
 80061b4:	6923      	ldr	r3, [r4, #16]
 80061b6:	b953      	cbnz	r3, 80061ce <__swsetup_r+0xc6>
 80061b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80061bc:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80061c0:	d1ba      	bne.n	8006138 <__swsetup_r+0x30>
 80061c2:	bd70      	pop	{r4, r5, r6, pc}
 80061c4:	0792      	lsls	r2, r2, #30
 80061c6:	bf58      	it	pl
 80061c8:	6963      	ldrpl	r3, [r4, #20]
 80061ca:	60a3      	str	r3, [r4, #8]
 80061cc:	e7f2      	b.n	80061b4 <__swsetup_r+0xac>
 80061ce:	2000      	movs	r0, #0
 80061d0:	e7f7      	b.n	80061c2 <__swsetup_r+0xba>
 80061d2:	bf00      	nop
 80061d4:	2000000c 	.word	0x2000000c
 80061d8:	080093c0 	.word	0x080093c0
 80061dc:	080093e0 	.word	0x080093e0
 80061e0:	080093a0 	.word	0x080093a0

080061e4 <quorem>:
 80061e4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061e8:	6903      	ldr	r3, [r0, #16]
 80061ea:	690c      	ldr	r4, [r1, #16]
 80061ec:	42a3      	cmp	r3, r4
 80061ee:	4680      	mov	r8, r0
 80061f0:	f2c0 8082 	blt.w	80062f8 <quorem+0x114>
 80061f4:	3c01      	subs	r4, #1
 80061f6:	f101 0714 	add.w	r7, r1, #20
 80061fa:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 80061fe:	f100 0614 	add.w	r6, r0, #20
 8006202:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8006206:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800620a:	eb06 030c 	add.w	r3, r6, ip
 800620e:	3501      	adds	r5, #1
 8006210:	eb07 090c 	add.w	r9, r7, ip
 8006214:	9301      	str	r3, [sp, #4]
 8006216:	fbb0 f5f5 	udiv	r5, r0, r5
 800621a:	b395      	cbz	r5, 8006282 <quorem+0x9e>
 800621c:	f04f 0a00 	mov.w	sl, #0
 8006220:	4638      	mov	r0, r7
 8006222:	46b6      	mov	lr, r6
 8006224:	46d3      	mov	fp, sl
 8006226:	f850 2b04 	ldr.w	r2, [r0], #4
 800622a:	b293      	uxth	r3, r2
 800622c:	fb05 a303 	mla	r3, r5, r3, sl
 8006230:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006234:	b29b      	uxth	r3, r3
 8006236:	ebab 0303 	sub.w	r3, fp, r3
 800623a:	0c12      	lsrs	r2, r2, #16
 800623c:	f8de b000 	ldr.w	fp, [lr]
 8006240:	fb05 a202 	mla	r2, r5, r2, sl
 8006244:	fa13 f38b 	uxtah	r3, r3, fp
 8006248:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800624c:	fa1f fb82 	uxth.w	fp, r2
 8006250:	f8de 2000 	ldr.w	r2, [lr]
 8006254:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8006258:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800625c:	b29b      	uxth	r3, r3
 800625e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006262:	4581      	cmp	r9, r0
 8006264:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8006268:	f84e 3b04 	str.w	r3, [lr], #4
 800626c:	d2db      	bcs.n	8006226 <quorem+0x42>
 800626e:	f856 300c 	ldr.w	r3, [r6, ip]
 8006272:	b933      	cbnz	r3, 8006282 <quorem+0x9e>
 8006274:	9b01      	ldr	r3, [sp, #4]
 8006276:	3b04      	subs	r3, #4
 8006278:	429e      	cmp	r6, r3
 800627a:	461a      	mov	r2, r3
 800627c:	d330      	bcc.n	80062e0 <quorem+0xfc>
 800627e:	f8c8 4010 	str.w	r4, [r8, #16]
 8006282:	4640      	mov	r0, r8
 8006284:	f001 fdc0 	bl	8007e08 <__mcmp>
 8006288:	2800      	cmp	r0, #0
 800628a:	db25      	blt.n	80062d8 <quorem+0xf4>
 800628c:	3501      	adds	r5, #1
 800628e:	4630      	mov	r0, r6
 8006290:	f04f 0c00 	mov.w	ip, #0
 8006294:	f857 2b04 	ldr.w	r2, [r7], #4
 8006298:	f8d0 e000 	ldr.w	lr, [r0]
 800629c:	b293      	uxth	r3, r2
 800629e:	ebac 0303 	sub.w	r3, ip, r3
 80062a2:	0c12      	lsrs	r2, r2, #16
 80062a4:	fa13 f38e 	uxtah	r3, r3, lr
 80062a8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80062ac:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80062b0:	b29b      	uxth	r3, r3
 80062b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80062b6:	45b9      	cmp	r9, r7
 80062b8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80062bc:	f840 3b04 	str.w	r3, [r0], #4
 80062c0:	d2e8      	bcs.n	8006294 <quorem+0xb0>
 80062c2:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80062c6:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80062ca:	b92a      	cbnz	r2, 80062d8 <quorem+0xf4>
 80062cc:	3b04      	subs	r3, #4
 80062ce:	429e      	cmp	r6, r3
 80062d0:	461a      	mov	r2, r3
 80062d2:	d30b      	bcc.n	80062ec <quorem+0x108>
 80062d4:	f8c8 4010 	str.w	r4, [r8, #16]
 80062d8:	4628      	mov	r0, r5
 80062da:	b003      	add	sp, #12
 80062dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062e0:	6812      	ldr	r2, [r2, #0]
 80062e2:	3b04      	subs	r3, #4
 80062e4:	2a00      	cmp	r2, #0
 80062e6:	d1ca      	bne.n	800627e <quorem+0x9a>
 80062e8:	3c01      	subs	r4, #1
 80062ea:	e7c5      	b.n	8006278 <quorem+0x94>
 80062ec:	6812      	ldr	r2, [r2, #0]
 80062ee:	3b04      	subs	r3, #4
 80062f0:	2a00      	cmp	r2, #0
 80062f2:	d1ef      	bne.n	80062d4 <quorem+0xf0>
 80062f4:	3c01      	subs	r4, #1
 80062f6:	e7ea      	b.n	80062ce <quorem+0xea>
 80062f8:	2000      	movs	r0, #0
 80062fa:	e7ee      	b.n	80062da <quorem+0xf6>
 80062fc:	0000      	movs	r0, r0
	...

08006300 <_dtoa_r>:
 8006300:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006304:	ec57 6b10 	vmov	r6, r7, d0
 8006308:	b097      	sub	sp, #92	; 0x5c
 800630a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800630c:	9106      	str	r1, [sp, #24]
 800630e:	4604      	mov	r4, r0
 8006310:	920b      	str	r2, [sp, #44]	; 0x2c
 8006312:	9312      	str	r3, [sp, #72]	; 0x48
 8006314:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006318:	e9cd 6700 	strd	r6, r7, [sp]
 800631c:	b93d      	cbnz	r5, 800632e <_dtoa_r+0x2e>
 800631e:	2010      	movs	r0, #16
 8006320:	f001 fafa 	bl	8007918 <malloc>
 8006324:	6260      	str	r0, [r4, #36]	; 0x24
 8006326:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800632a:	6005      	str	r5, [r0, #0]
 800632c:	60c5      	str	r5, [r0, #12]
 800632e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006330:	6819      	ldr	r1, [r3, #0]
 8006332:	b151      	cbz	r1, 800634a <_dtoa_r+0x4a>
 8006334:	685a      	ldr	r2, [r3, #4]
 8006336:	604a      	str	r2, [r1, #4]
 8006338:	2301      	movs	r3, #1
 800633a:	4093      	lsls	r3, r2
 800633c:	608b      	str	r3, [r1, #8]
 800633e:	4620      	mov	r0, r4
 8006340:	f001 fb43 	bl	80079ca <_Bfree>
 8006344:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006346:	2200      	movs	r2, #0
 8006348:	601a      	str	r2, [r3, #0]
 800634a:	1e3b      	subs	r3, r7, #0
 800634c:	bfbb      	ittet	lt
 800634e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006352:	9301      	strlt	r3, [sp, #4]
 8006354:	2300      	movge	r3, #0
 8006356:	2201      	movlt	r2, #1
 8006358:	bfac      	ite	ge
 800635a:	f8c8 3000 	strge.w	r3, [r8]
 800635e:	f8c8 2000 	strlt.w	r2, [r8]
 8006362:	4baf      	ldr	r3, [pc, #700]	; (8006620 <_dtoa_r+0x320>)
 8006364:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8006368:	ea33 0308 	bics.w	r3, r3, r8
 800636c:	d114      	bne.n	8006398 <_dtoa_r+0x98>
 800636e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006370:	f242 730f 	movw	r3, #9999	; 0x270f
 8006374:	6013      	str	r3, [r2, #0]
 8006376:	9b00      	ldr	r3, [sp, #0]
 8006378:	b923      	cbnz	r3, 8006384 <_dtoa_r+0x84>
 800637a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800637e:	2800      	cmp	r0, #0
 8006380:	f000 8542 	beq.w	8006e08 <_dtoa_r+0xb08>
 8006384:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006386:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8006634 <_dtoa_r+0x334>
 800638a:	2b00      	cmp	r3, #0
 800638c:	f000 8544 	beq.w	8006e18 <_dtoa_r+0xb18>
 8006390:	f10b 0303 	add.w	r3, fp, #3
 8006394:	f000 bd3e 	b.w	8006e14 <_dtoa_r+0xb14>
 8006398:	e9dd 6700 	ldrd	r6, r7, [sp]
 800639c:	2200      	movs	r2, #0
 800639e:	2300      	movs	r3, #0
 80063a0:	4630      	mov	r0, r6
 80063a2:	4639      	mov	r1, r7
 80063a4:	f7fa fb90 	bl	8000ac8 <__aeabi_dcmpeq>
 80063a8:	4681      	mov	r9, r0
 80063aa:	b168      	cbz	r0, 80063c8 <_dtoa_r+0xc8>
 80063ac:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80063ae:	2301      	movs	r3, #1
 80063b0:	6013      	str	r3, [r2, #0]
 80063b2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	f000 8524 	beq.w	8006e02 <_dtoa_r+0xb02>
 80063ba:	4b9a      	ldr	r3, [pc, #616]	; (8006624 <_dtoa_r+0x324>)
 80063bc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80063be:	f103 3bff 	add.w	fp, r3, #4294967295
 80063c2:	6013      	str	r3, [r2, #0]
 80063c4:	f000 bd28 	b.w	8006e18 <_dtoa_r+0xb18>
 80063c8:	aa14      	add	r2, sp, #80	; 0x50
 80063ca:	a915      	add	r1, sp, #84	; 0x54
 80063cc:	ec47 6b10 	vmov	d0, r6, r7
 80063d0:	4620      	mov	r0, r4
 80063d2:	f001 fe07 	bl	8007fe4 <__d2b>
 80063d6:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80063da:	9004      	str	r0, [sp, #16]
 80063dc:	2d00      	cmp	r5, #0
 80063de:	d07c      	beq.n	80064da <_dtoa_r+0x1da>
 80063e0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80063e4:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 80063e8:	46b2      	mov	sl, r6
 80063ea:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 80063ee:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80063f2:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 80063f6:	2200      	movs	r2, #0
 80063f8:	4b8b      	ldr	r3, [pc, #556]	; (8006628 <_dtoa_r+0x328>)
 80063fa:	4650      	mov	r0, sl
 80063fc:	4659      	mov	r1, fp
 80063fe:	f7f9 ff43 	bl	8000288 <__aeabi_dsub>
 8006402:	a381      	add	r3, pc, #516	; (adr r3, 8006608 <_dtoa_r+0x308>)
 8006404:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006408:	f7fa f8f6 	bl	80005f8 <__aeabi_dmul>
 800640c:	a380      	add	r3, pc, #512	; (adr r3, 8006610 <_dtoa_r+0x310>)
 800640e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006412:	f7f9 ff3b 	bl	800028c <__adddf3>
 8006416:	4606      	mov	r6, r0
 8006418:	4628      	mov	r0, r5
 800641a:	460f      	mov	r7, r1
 800641c:	f7fa f882 	bl	8000524 <__aeabi_i2d>
 8006420:	a37d      	add	r3, pc, #500	; (adr r3, 8006618 <_dtoa_r+0x318>)
 8006422:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006426:	f7fa f8e7 	bl	80005f8 <__aeabi_dmul>
 800642a:	4602      	mov	r2, r0
 800642c:	460b      	mov	r3, r1
 800642e:	4630      	mov	r0, r6
 8006430:	4639      	mov	r1, r7
 8006432:	f7f9 ff2b 	bl	800028c <__adddf3>
 8006436:	4606      	mov	r6, r0
 8006438:	460f      	mov	r7, r1
 800643a:	f7fa fb8d 	bl	8000b58 <__aeabi_d2iz>
 800643e:	2200      	movs	r2, #0
 8006440:	4682      	mov	sl, r0
 8006442:	2300      	movs	r3, #0
 8006444:	4630      	mov	r0, r6
 8006446:	4639      	mov	r1, r7
 8006448:	f7fa fb48 	bl	8000adc <__aeabi_dcmplt>
 800644c:	b148      	cbz	r0, 8006462 <_dtoa_r+0x162>
 800644e:	4650      	mov	r0, sl
 8006450:	f7fa f868 	bl	8000524 <__aeabi_i2d>
 8006454:	4632      	mov	r2, r6
 8006456:	463b      	mov	r3, r7
 8006458:	f7fa fb36 	bl	8000ac8 <__aeabi_dcmpeq>
 800645c:	b908      	cbnz	r0, 8006462 <_dtoa_r+0x162>
 800645e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006462:	f1ba 0f16 	cmp.w	sl, #22
 8006466:	d859      	bhi.n	800651c <_dtoa_r+0x21c>
 8006468:	4970      	ldr	r1, [pc, #448]	; (800662c <_dtoa_r+0x32c>)
 800646a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800646e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006472:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006476:	f7fa fb4f 	bl	8000b18 <__aeabi_dcmpgt>
 800647a:	2800      	cmp	r0, #0
 800647c:	d050      	beq.n	8006520 <_dtoa_r+0x220>
 800647e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006482:	2300      	movs	r3, #0
 8006484:	930f      	str	r3, [sp, #60]	; 0x3c
 8006486:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006488:	1b5d      	subs	r5, r3, r5
 800648a:	f1b5 0801 	subs.w	r8, r5, #1
 800648e:	bf49      	itett	mi
 8006490:	f1c5 0301 	rsbmi	r3, r5, #1
 8006494:	2300      	movpl	r3, #0
 8006496:	9305      	strmi	r3, [sp, #20]
 8006498:	f04f 0800 	movmi.w	r8, #0
 800649c:	bf58      	it	pl
 800649e:	9305      	strpl	r3, [sp, #20]
 80064a0:	f1ba 0f00 	cmp.w	sl, #0
 80064a4:	db3e      	blt.n	8006524 <_dtoa_r+0x224>
 80064a6:	2300      	movs	r3, #0
 80064a8:	44d0      	add	r8, sl
 80064aa:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80064ae:	9307      	str	r3, [sp, #28]
 80064b0:	9b06      	ldr	r3, [sp, #24]
 80064b2:	2b09      	cmp	r3, #9
 80064b4:	f200 8090 	bhi.w	80065d8 <_dtoa_r+0x2d8>
 80064b8:	2b05      	cmp	r3, #5
 80064ba:	bfc4      	itt	gt
 80064bc:	3b04      	subgt	r3, #4
 80064be:	9306      	strgt	r3, [sp, #24]
 80064c0:	9b06      	ldr	r3, [sp, #24]
 80064c2:	f1a3 0302 	sub.w	r3, r3, #2
 80064c6:	bfcc      	ite	gt
 80064c8:	2500      	movgt	r5, #0
 80064ca:	2501      	movle	r5, #1
 80064cc:	2b03      	cmp	r3, #3
 80064ce:	f200 808f 	bhi.w	80065f0 <_dtoa_r+0x2f0>
 80064d2:	e8df f003 	tbb	[pc, r3]
 80064d6:	7f7d      	.short	0x7f7d
 80064d8:	7131      	.short	0x7131
 80064da:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 80064de:	441d      	add	r5, r3
 80064e0:	f205 4032 	addw	r0, r5, #1074	; 0x432
 80064e4:	2820      	cmp	r0, #32
 80064e6:	dd13      	ble.n	8006510 <_dtoa_r+0x210>
 80064e8:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 80064ec:	9b00      	ldr	r3, [sp, #0]
 80064ee:	fa08 f800 	lsl.w	r8, r8, r0
 80064f2:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80064f6:	fa23 f000 	lsr.w	r0, r3, r0
 80064fa:	ea48 0000 	orr.w	r0, r8, r0
 80064fe:	f7fa f801 	bl	8000504 <__aeabi_ui2d>
 8006502:	2301      	movs	r3, #1
 8006504:	4682      	mov	sl, r0
 8006506:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800650a:	3d01      	subs	r5, #1
 800650c:	9313      	str	r3, [sp, #76]	; 0x4c
 800650e:	e772      	b.n	80063f6 <_dtoa_r+0xf6>
 8006510:	9b00      	ldr	r3, [sp, #0]
 8006512:	f1c0 0020 	rsb	r0, r0, #32
 8006516:	fa03 f000 	lsl.w	r0, r3, r0
 800651a:	e7f0      	b.n	80064fe <_dtoa_r+0x1fe>
 800651c:	2301      	movs	r3, #1
 800651e:	e7b1      	b.n	8006484 <_dtoa_r+0x184>
 8006520:	900f      	str	r0, [sp, #60]	; 0x3c
 8006522:	e7b0      	b.n	8006486 <_dtoa_r+0x186>
 8006524:	9b05      	ldr	r3, [sp, #20]
 8006526:	eba3 030a 	sub.w	r3, r3, sl
 800652a:	9305      	str	r3, [sp, #20]
 800652c:	f1ca 0300 	rsb	r3, sl, #0
 8006530:	9307      	str	r3, [sp, #28]
 8006532:	2300      	movs	r3, #0
 8006534:	930e      	str	r3, [sp, #56]	; 0x38
 8006536:	e7bb      	b.n	80064b0 <_dtoa_r+0x1b0>
 8006538:	2301      	movs	r3, #1
 800653a:	930a      	str	r3, [sp, #40]	; 0x28
 800653c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800653e:	2b00      	cmp	r3, #0
 8006540:	dd59      	ble.n	80065f6 <_dtoa_r+0x2f6>
 8006542:	9302      	str	r3, [sp, #8]
 8006544:	4699      	mov	r9, r3
 8006546:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006548:	2200      	movs	r2, #0
 800654a:	6072      	str	r2, [r6, #4]
 800654c:	2204      	movs	r2, #4
 800654e:	f102 0014 	add.w	r0, r2, #20
 8006552:	4298      	cmp	r0, r3
 8006554:	6871      	ldr	r1, [r6, #4]
 8006556:	d953      	bls.n	8006600 <_dtoa_r+0x300>
 8006558:	4620      	mov	r0, r4
 800655a:	f001 fa02 	bl	8007962 <_Balloc>
 800655e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006560:	6030      	str	r0, [r6, #0]
 8006562:	f1b9 0f0e 	cmp.w	r9, #14
 8006566:	f8d3 b000 	ldr.w	fp, [r3]
 800656a:	f200 80e6 	bhi.w	800673a <_dtoa_r+0x43a>
 800656e:	2d00      	cmp	r5, #0
 8006570:	f000 80e3 	beq.w	800673a <_dtoa_r+0x43a>
 8006574:	ed9d 7b00 	vldr	d7, [sp]
 8006578:	f1ba 0f00 	cmp.w	sl, #0
 800657c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8006580:	dd74      	ble.n	800666c <_dtoa_r+0x36c>
 8006582:	4a2a      	ldr	r2, [pc, #168]	; (800662c <_dtoa_r+0x32c>)
 8006584:	f00a 030f 	and.w	r3, sl, #15
 8006588:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800658c:	ed93 7b00 	vldr	d7, [r3]
 8006590:	ea4f 162a 	mov.w	r6, sl, asr #4
 8006594:	06f0      	lsls	r0, r6, #27
 8006596:	ed8d 7b08 	vstr	d7, [sp, #32]
 800659a:	d565      	bpl.n	8006668 <_dtoa_r+0x368>
 800659c:	4b24      	ldr	r3, [pc, #144]	; (8006630 <_dtoa_r+0x330>)
 800659e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80065a2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80065a6:	f7fa f951 	bl	800084c <__aeabi_ddiv>
 80065aa:	e9cd 0100 	strd	r0, r1, [sp]
 80065ae:	f006 060f 	and.w	r6, r6, #15
 80065b2:	2503      	movs	r5, #3
 80065b4:	4f1e      	ldr	r7, [pc, #120]	; (8006630 <_dtoa_r+0x330>)
 80065b6:	e04c      	b.n	8006652 <_dtoa_r+0x352>
 80065b8:	2301      	movs	r3, #1
 80065ba:	930a      	str	r3, [sp, #40]	; 0x28
 80065bc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80065be:	4453      	add	r3, sl
 80065c0:	f103 0901 	add.w	r9, r3, #1
 80065c4:	9302      	str	r3, [sp, #8]
 80065c6:	464b      	mov	r3, r9
 80065c8:	2b01      	cmp	r3, #1
 80065ca:	bfb8      	it	lt
 80065cc:	2301      	movlt	r3, #1
 80065ce:	e7ba      	b.n	8006546 <_dtoa_r+0x246>
 80065d0:	2300      	movs	r3, #0
 80065d2:	e7b2      	b.n	800653a <_dtoa_r+0x23a>
 80065d4:	2300      	movs	r3, #0
 80065d6:	e7f0      	b.n	80065ba <_dtoa_r+0x2ba>
 80065d8:	2501      	movs	r5, #1
 80065da:	2300      	movs	r3, #0
 80065dc:	9306      	str	r3, [sp, #24]
 80065de:	950a      	str	r5, [sp, #40]	; 0x28
 80065e0:	f04f 33ff 	mov.w	r3, #4294967295
 80065e4:	9302      	str	r3, [sp, #8]
 80065e6:	4699      	mov	r9, r3
 80065e8:	2200      	movs	r2, #0
 80065ea:	2312      	movs	r3, #18
 80065ec:	920b      	str	r2, [sp, #44]	; 0x2c
 80065ee:	e7aa      	b.n	8006546 <_dtoa_r+0x246>
 80065f0:	2301      	movs	r3, #1
 80065f2:	930a      	str	r3, [sp, #40]	; 0x28
 80065f4:	e7f4      	b.n	80065e0 <_dtoa_r+0x2e0>
 80065f6:	2301      	movs	r3, #1
 80065f8:	9302      	str	r3, [sp, #8]
 80065fa:	4699      	mov	r9, r3
 80065fc:	461a      	mov	r2, r3
 80065fe:	e7f5      	b.n	80065ec <_dtoa_r+0x2ec>
 8006600:	3101      	adds	r1, #1
 8006602:	6071      	str	r1, [r6, #4]
 8006604:	0052      	lsls	r2, r2, #1
 8006606:	e7a2      	b.n	800654e <_dtoa_r+0x24e>
 8006608:	636f4361 	.word	0x636f4361
 800660c:	3fd287a7 	.word	0x3fd287a7
 8006610:	8b60c8b3 	.word	0x8b60c8b3
 8006614:	3fc68a28 	.word	0x3fc68a28
 8006618:	509f79fb 	.word	0x509f79fb
 800661c:	3fd34413 	.word	0x3fd34413
 8006620:	7ff00000 	.word	0x7ff00000
 8006624:	08009534 	.word	0x08009534
 8006628:	3ff80000 	.word	0x3ff80000
 800662c:	08009438 	.word	0x08009438
 8006630:	08009410 	.word	0x08009410
 8006634:	08009399 	.word	0x08009399
 8006638:	07f1      	lsls	r1, r6, #31
 800663a:	d508      	bpl.n	800664e <_dtoa_r+0x34e>
 800663c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006640:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006644:	f7f9 ffd8 	bl	80005f8 <__aeabi_dmul>
 8006648:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800664c:	3501      	adds	r5, #1
 800664e:	1076      	asrs	r6, r6, #1
 8006650:	3708      	adds	r7, #8
 8006652:	2e00      	cmp	r6, #0
 8006654:	d1f0      	bne.n	8006638 <_dtoa_r+0x338>
 8006656:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800665a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800665e:	f7fa f8f5 	bl	800084c <__aeabi_ddiv>
 8006662:	e9cd 0100 	strd	r0, r1, [sp]
 8006666:	e01a      	b.n	800669e <_dtoa_r+0x39e>
 8006668:	2502      	movs	r5, #2
 800666a:	e7a3      	b.n	80065b4 <_dtoa_r+0x2b4>
 800666c:	f000 80a0 	beq.w	80067b0 <_dtoa_r+0x4b0>
 8006670:	f1ca 0600 	rsb	r6, sl, #0
 8006674:	4b9f      	ldr	r3, [pc, #636]	; (80068f4 <_dtoa_r+0x5f4>)
 8006676:	4fa0      	ldr	r7, [pc, #640]	; (80068f8 <_dtoa_r+0x5f8>)
 8006678:	f006 020f 	and.w	r2, r6, #15
 800667c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006680:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006684:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006688:	f7f9 ffb6 	bl	80005f8 <__aeabi_dmul>
 800668c:	e9cd 0100 	strd	r0, r1, [sp]
 8006690:	1136      	asrs	r6, r6, #4
 8006692:	2300      	movs	r3, #0
 8006694:	2502      	movs	r5, #2
 8006696:	2e00      	cmp	r6, #0
 8006698:	d17f      	bne.n	800679a <_dtoa_r+0x49a>
 800669a:	2b00      	cmp	r3, #0
 800669c:	d1e1      	bne.n	8006662 <_dtoa_r+0x362>
 800669e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	f000 8087 	beq.w	80067b4 <_dtoa_r+0x4b4>
 80066a6:	e9dd 6700 	ldrd	r6, r7, [sp]
 80066aa:	2200      	movs	r2, #0
 80066ac:	4b93      	ldr	r3, [pc, #588]	; (80068fc <_dtoa_r+0x5fc>)
 80066ae:	4630      	mov	r0, r6
 80066b0:	4639      	mov	r1, r7
 80066b2:	f7fa fa13 	bl	8000adc <__aeabi_dcmplt>
 80066b6:	2800      	cmp	r0, #0
 80066b8:	d07c      	beq.n	80067b4 <_dtoa_r+0x4b4>
 80066ba:	f1b9 0f00 	cmp.w	r9, #0
 80066be:	d079      	beq.n	80067b4 <_dtoa_r+0x4b4>
 80066c0:	9b02      	ldr	r3, [sp, #8]
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	dd35      	ble.n	8006732 <_dtoa_r+0x432>
 80066c6:	f10a 33ff 	add.w	r3, sl, #4294967295
 80066ca:	9308      	str	r3, [sp, #32]
 80066cc:	4639      	mov	r1, r7
 80066ce:	2200      	movs	r2, #0
 80066d0:	4b8b      	ldr	r3, [pc, #556]	; (8006900 <_dtoa_r+0x600>)
 80066d2:	4630      	mov	r0, r6
 80066d4:	f7f9 ff90 	bl	80005f8 <__aeabi_dmul>
 80066d8:	e9cd 0100 	strd	r0, r1, [sp]
 80066dc:	9f02      	ldr	r7, [sp, #8]
 80066de:	3501      	adds	r5, #1
 80066e0:	4628      	mov	r0, r5
 80066e2:	f7f9 ff1f 	bl	8000524 <__aeabi_i2d>
 80066e6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80066ea:	f7f9 ff85 	bl	80005f8 <__aeabi_dmul>
 80066ee:	2200      	movs	r2, #0
 80066f0:	4b84      	ldr	r3, [pc, #528]	; (8006904 <_dtoa_r+0x604>)
 80066f2:	f7f9 fdcb 	bl	800028c <__adddf3>
 80066f6:	4605      	mov	r5, r0
 80066f8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80066fc:	2f00      	cmp	r7, #0
 80066fe:	d15d      	bne.n	80067bc <_dtoa_r+0x4bc>
 8006700:	2200      	movs	r2, #0
 8006702:	4b81      	ldr	r3, [pc, #516]	; (8006908 <_dtoa_r+0x608>)
 8006704:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006708:	f7f9 fdbe 	bl	8000288 <__aeabi_dsub>
 800670c:	462a      	mov	r2, r5
 800670e:	4633      	mov	r3, r6
 8006710:	e9cd 0100 	strd	r0, r1, [sp]
 8006714:	f7fa fa00 	bl	8000b18 <__aeabi_dcmpgt>
 8006718:	2800      	cmp	r0, #0
 800671a:	f040 8288 	bne.w	8006c2e <_dtoa_r+0x92e>
 800671e:	462a      	mov	r2, r5
 8006720:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8006724:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006728:	f7fa f9d8 	bl	8000adc <__aeabi_dcmplt>
 800672c:	2800      	cmp	r0, #0
 800672e:	f040 827c 	bne.w	8006c2a <_dtoa_r+0x92a>
 8006732:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006736:	e9cd 2300 	strd	r2, r3, [sp]
 800673a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800673c:	2b00      	cmp	r3, #0
 800673e:	f2c0 8150 	blt.w	80069e2 <_dtoa_r+0x6e2>
 8006742:	f1ba 0f0e 	cmp.w	sl, #14
 8006746:	f300 814c 	bgt.w	80069e2 <_dtoa_r+0x6e2>
 800674a:	4b6a      	ldr	r3, [pc, #424]	; (80068f4 <_dtoa_r+0x5f4>)
 800674c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006750:	ed93 7b00 	vldr	d7, [r3]
 8006754:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006756:	2b00      	cmp	r3, #0
 8006758:	ed8d 7b02 	vstr	d7, [sp, #8]
 800675c:	f280 80d8 	bge.w	8006910 <_dtoa_r+0x610>
 8006760:	f1b9 0f00 	cmp.w	r9, #0
 8006764:	f300 80d4 	bgt.w	8006910 <_dtoa_r+0x610>
 8006768:	f040 825e 	bne.w	8006c28 <_dtoa_r+0x928>
 800676c:	2200      	movs	r2, #0
 800676e:	4b66      	ldr	r3, [pc, #408]	; (8006908 <_dtoa_r+0x608>)
 8006770:	ec51 0b17 	vmov	r0, r1, d7
 8006774:	f7f9 ff40 	bl	80005f8 <__aeabi_dmul>
 8006778:	e9dd 2300 	ldrd	r2, r3, [sp]
 800677c:	f7fa f9c2 	bl	8000b04 <__aeabi_dcmpge>
 8006780:	464f      	mov	r7, r9
 8006782:	464e      	mov	r6, r9
 8006784:	2800      	cmp	r0, #0
 8006786:	f040 8234 	bne.w	8006bf2 <_dtoa_r+0x8f2>
 800678a:	2331      	movs	r3, #49	; 0x31
 800678c:	f10b 0501 	add.w	r5, fp, #1
 8006790:	f88b 3000 	strb.w	r3, [fp]
 8006794:	f10a 0a01 	add.w	sl, sl, #1
 8006798:	e22f      	b.n	8006bfa <_dtoa_r+0x8fa>
 800679a:	07f2      	lsls	r2, r6, #31
 800679c:	d505      	bpl.n	80067aa <_dtoa_r+0x4aa>
 800679e:	e9d7 2300 	ldrd	r2, r3, [r7]
 80067a2:	f7f9 ff29 	bl	80005f8 <__aeabi_dmul>
 80067a6:	3501      	adds	r5, #1
 80067a8:	2301      	movs	r3, #1
 80067aa:	1076      	asrs	r6, r6, #1
 80067ac:	3708      	adds	r7, #8
 80067ae:	e772      	b.n	8006696 <_dtoa_r+0x396>
 80067b0:	2502      	movs	r5, #2
 80067b2:	e774      	b.n	800669e <_dtoa_r+0x39e>
 80067b4:	f8cd a020 	str.w	sl, [sp, #32]
 80067b8:	464f      	mov	r7, r9
 80067ba:	e791      	b.n	80066e0 <_dtoa_r+0x3e0>
 80067bc:	4b4d      	ldr	r3, [pc, #308]	; (80068f4 <_dtoa_r+0x5f4>)
 80067be:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80067c2:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80067c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d047      	beq.n	800685c <_dtoa_r+0x55c>
 80067cc:	4602      	mov	r2, r0
 80067ce:	460b      	mov	r3, r1
 80067d0:	2000      	movs	r0, #0
 80067d2:	494e      	ldr	r1, [pc, #312]	; (800690c <_dtoa_r+0x60c>)
 80067d4:	f7fa f83a 	bl	800084c <__aeabi_ddiv>
 80067d8:	462a      	mov	r2, r5
 80067da:	4633      	mov	r3, r6
 80067dc:	f7f9 fd54 	bl	8000288 <__aeabi_dsub>
 80067e0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80067e4:	465d      	mov	r5, fp
 80067e6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80067ea:	f7fa f9b5 	bl	8000b58 <__aeabi_d2iz>
 80067ee:	4606      	mov	r6, r0
 80067f0:	f7f9 fe98 	bl	8000524 <__aeabi_i2d>
 80067f4:	4602      	mov	r2, r0
 80067f6:	460b      	mov	r3, r1
 80067f8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80067fc:	f7f9 fd44 	bl	8000288 <__aeabi_dsub>
 8006800:	3630      	adds	r6, #48	; 0x30
 8006802:	f805 6b01 	strb.w	r6, [r5], #1
 8006806:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800680a:	e9cd 0100 	strd	r0, r1, [sp]
 800680e:	f7fa f965 	bl	8000adc <__aeabi_dcmplt>
 8006812:	2800      	cmp	r0, #0
 8006814:	d163      	bne.n	80068de <_dtoa_r+0x5de>
 8006816:	e9dd 2300 	ldrd	r2, r3, [sp]
 800681a:	2000      	movs	r0, #0
 800681c:	4937      	ldr	r1, [pc, #220]	; (80068fc <_dtoa_r+0x5fc>)
 800681e:	f7f9 fd33 	bl	8000288 <__aeabi_dsub>
 8006822:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006826:	f7fa f959 	bl	8000adc <__aeabi_dcmplt>
 800682a:	2800      	cmp	r0, #0
 800682c:	f040 80b7 	bne.w	800699e <_dtoa_r+0x69e>
 8006830:	eba5 030b 	sub.w	r3, r5, fp
 8006834:	429f      	cmp	r7, r3
 8006836:	f77f af7c 	ble.w	8006732 <_dtoa_r+0x432>
 800683a:	2200      	movs	r2, #0
 800683c:	4b30      	ldr	r3, [pc, #192]	; (8006900 <_dtoa_r+0x600>)
 800683e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006842:	f7f9 fed9 	bl	80005f8 <__aeabi_dmul>
 8006846:	2200      	movs	r2, #0
 8006848:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800684c:	4b2c      	ldr	r3, [pc, #176]	; (8006900 <_dtoa_r+0x600>)
 800684e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006852:	f7f9 fed1 	bl	80005f8 <__aeabi_dmul>
 8006856:	e9cd 0100 	strd	r0, r1, [sp]
 800685a:	e7c4      	b.n	80067e6 <_dtoa_r+0x4e6>
 800685c:	462a      	mov	r2, r5
 800685e:	4633      	mov	r3, r6
 8006860:	f7f9 feca 	bl	80005f8 <__aeabi_dmul>
 8006864:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8006868:	eb0b 0507 	add.w	r5, fp, r7
 800686c:	465e      	mov	r6, fp
 800686e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006872:	f7fa f971 	bl	8000b58 <__aeabi_d2iz>
 8006876:	4607      	mov	r7, r0
 8006878:	f7f9 fe54 	bl	8000524 <__aeabi_i2d>
 800687c:	3730      	adds	r7, #48	; 0x30
 800687e:	4602      	mov	r2, r0
 8006880:	460b      	mov	r3, r1
 8006882:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006886:	f7f9 fcff 	bl	8000288 <__aeabi_dsub>
 800688a:	f806 7b01 	strb.w	r7, [r6], #1
 800688e:	42ae      	cmp	r6, r5
 8006890:	e9cd 0100 	strd	r0, r1, [sp]
 8006894:	f04f 0200 	mov.w	r2, #0
 8006898:	d126      	bne.n	80068e8 <_dtoa_r+0x5e8>
 800689a:	4b1c      	ldr	r3, [pc, #112]	; (800690c <_dtoa_r+0x60c>)
 800689c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80068a0:	f7f9 fcf4 	bl	800028c <__adddf3>
 80068a4:	4602      	mov	r2, r0
 80068a6:	460b      	mov	r3, r1
 80068a8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80068ac:	f7fa f934 	bl	8000b18 <__aeabi_dcmpgt>
 80068b0:	2800      	cmp	r0, #0
 80068b2:	d174      	bne.n	800699e <_dtoa_r+0x69e>
 80068b4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80068b8:	2000      	movs	r0, #0
 80068ba:	4914      	ldr	r1, [pc, #80]	; (800690c <_dtoa_r+0x60c>)
 80068bc:	f7f9 fce4 	bl	8000288 <__aeabi_dsub>
 80068c0:	4602      	mov	r2, r0
 80068c2:	460b      	mov	r3, r1
 80068c4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80068c8:	f7fa f908 	bl	8000adc <__aeabi_dcmplt>
 80068cc:	2800      	cmp	r0, #0
 80068ce:	f43f af30 	beq.w	8006732 <_dtoa_r+0x432>
 80068d2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80068d6:	2b30      	cmp	r3, #48	; 0x30
 80068d8:	f105 32ff 	add.w	r2, r5, #4294967295
 80068dc:	d002      	beq.n	80068e4 <_dtoa_r+0x5e4>
 80068de:	f8dd a020 	ldr.w	sl, [sp, #32]
 80068e2:	e04a      	b.n	800697a <_dtoa_r+0x67a>
 80068e4:	4615      	mov	r5, r2
 80068e6:	e7f4      	b.n	80068d2 <_dtoa_r+0x5d2>
 80068e8:	4b05      	ldr	r3, [pc, #20]	; (8006900 <_dtoa_r+0x600>)
 80068ea:	f7f9 fe85 	bl	80005f8 <__aeabi_dmul>
 80068ee:	e9cd 0100 	strd	r0, r1, [sp]
 80068f2:	e7bc      	b.n	800686e <_dtoa_r+0x56e>
 80068f4:	08009438 	.word	0x08009438
 80068f8:	08009410 	.word	0x08009410
 80068fc:	3ff00000 	.word	0x3ff00000
 8006900:	40240000 	.word	0x40240000
 8006904:	401c0000 	.word	0x401c0000
 8006908:	40140000 	.word	0x40140000
 800690c:	3fe00000 	.word	0x3fe00000
 8006910:	e9dd 6700 	ldrd	r6, r7, [sp]
 8006914:	465d      	mov	r5, fp
 8006916:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800691a:	4630      	mov	r0, r6
 800691c:	4639      	mov	r1, r7
 800691e:	f7f9 ff95 	bl	800084c <__aeabi_ddiv>
 8006922:	f7fa f919 	bl	8000b58 <__aeabi_d2iz>
 8006926:	4680      	mov	r8, r0
 8006928:	f7f9 fdfc 	bl	8000524 <__aeabi_i2d>
 800692c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006930:	f7f9 fe62 	bl	80005f8 <__aeabi_dmul>
 8006934:	4602      	mov	r2, r0
 8006936:	460b      	mov	r3, r1
 8006938:	4630      	mov	r0, r6
 800693a:	4639      	mov	r1, r7
 800693c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8006940:	f7f9 fca2 	bl	8000288 <__aeabi_dsub>
 8006944:	f805 6b01 	strb.w	r6, [r5], #1
 8006948:	eba5 060b 	sub.w	r6, r5, fp
 800694c:	45b1      	cmp	r9, r6
 800694e:	4602      	mov	r2, r0
 8006950:	460b      	mov	r3, r1
 8006952:	d139      	bne.n	80069c8 <_dtoa_r+0x6c8>
 8006954:	f7f9 fc9a 	bl	800028c <__adddf3>
 8006958:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800695c:	4606      	mov	r6, r0
 800695e:	460f      	mov	r7, r1
 8006960:	f7fa f8da 	bl	8000b18 <__aeabi_dcmpgt>
 8006964:	b9c8      	cbnz	r0, 800699a <_dtoa_r+0x69a>
 8006966:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800696a:	4630      	mov	r0, r6
 800696c:	4639      	mov	r1, r7
 800696e:	f7fa f8ab 	bl	8000ac8 <__aeabi_dcmpeq>
 8006972:	b110      	cbz	r0, 800697a <_dtoa_r+0x67a>
 8006974:	f018 0f01 	tst.w	r8, #1
 8006978:	d10f      	bne.n	800699a <_dtoa_r+0x69a>
 800697a:	9904      	ldr	r1, [sp, #16]
 800697c:	4620      	mov	r0, r4
 800697e:	f001 f824 	bl	80079ca <_Bfree>
 8006982:	2300      	movs	r3, #0
 8006984:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006986:	702b      	strb	r3, [r5, #0]
 8006988:	f10a 0301 	add.w	r3, sl, #1
 800698c:	6013      	str	r3, [r2, #0]
 800698e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006990:	2b00      	cmp	r3, #0
 8006992:	f000 8241 	beq.w	8006e18 <_dtoa_r+0xb18>
 8006996:	601d      	str	r5, [r3, #0]
 8006998:	e23e      	b.n	8006e18 <_dtoa_r+0xb18>
 800699a:	f8cd a020 	str.w	sl, [sp, #32]
 800699e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80069a2:	2a39      	cmp	r2, #57	; 0x39
 80069a4:	f105 33ff 	add.w	r3, r5, #4294967295
 80069a8:	d108      	bne.n	80069bc <_dtoa_r+0x6bc>
 80069aa:	459b      	cmp	fp, r3
 80069ac:	d10a      	bne.n	80069c4 <_dtoa_r+0x6c4>
 80069ae:	9b08      	ldr	r3, [sp, #32]
 80069b0:	3301      	adds	r3, #1
 80069b2:	9308      	str	r3, [sp, #32]
 80069b4:	2330      	movs	r3, #48	; 0x30
 80069b6:	f88b 3000 	strb.w	r3, [fp]
 80069ba:	465b      	mov	r3, fp
 80069bc:	781a      	ldrb	r2, [r3, #0]
 80069be:	3201      	adds	r2, #1
 80069c0:	701a      	strb	r2, [r3, #0]
 80069c2:	e78c      	b.n	80068de <_dtoa_r+0x5de>
 80069c4:	461d      	mov	r5, r3
 80069c6:	e7ea      	b.n	800699e <_dtoa_r+0x69e>
 80069c8:	2200      	movs	r2, #0
 80069ca:	4b9b      	ldr	r3, [pc, #620]	; (8006c38 <_dtoa_r+0x938>)
 80069cc:	f7f9 fe14 	bl	80005f8 <__aeabi_dmul>
 80069d0:	2200      	movs	r2, #0
 80069d2:	2300      	movs	r3, #0
 80069d4:	4606      	mov	r6, r0
 80069d6:	460f      	mov	r7, r1
 80069d8:	f7fa f876 	bl	8000ac8 <__aeabi_dcmpeq>
 80069dc:	2800      	cmp	r0, #0
 80069de:	d09a      	beq.n	8006916 <_dtoa_r+0x616>
 80069e0:	e7cb      	b.n	800697a <_dtoa_r+0x67a>
 80069e2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80069e4:	2a00      	cmp	r2, #0
 80069e6:	f000 808b 	beq.w	8006b00 <_dtoa_r+0x800>
 80069ea:	9a06      	ldr	r2, [sp, #24]
 80069ec:	2a01      	cmp	r2, #1
 80069ee:	dc6e      	bgt.n	8006ace <_dtoa_r+0x7ce>
 80069f0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80069f2:	2a00      	cmp	r2, #0
 80069f4:	d067      	beq.n	8006ac6 <_dtoa_r+0x7c6>
 80069f6:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80069fa:	9f07      	ldr	r7, [sp, #28]
 80069fc:	9d05      	ldr	r5, [sp, #20]
 80069fe:	9a05      	ldr	r2, [sp, #20]
 8006a00:	2101      	movs	r1, #1
 8006a02:	441a      	add	r2, r3
 8006a04:	4620      	mov	r0, r4
 8006a06:	9205      	str	r2, [sp, #20]
 8006a08:	4498      	add	r8, r3
 8006a0a:	f001 f8bc 	bl	8007b86 <__i2b>
 8006a0e:	4606      	mov	r6, r0
 8006a10:	2d00      	cmp	r5, #0
 8006a12:	dd0c      	ble.n	8006a2e <_dtoa_r+0x72e>
 8006a14:	f1b8 0f00 	cmp.w	r8, #0
 8006a18:	dd09      	ble.n	8006a2e <_dtoa_r+0x72e>
 8006a1a:	4545      	cmp	r5, r8
 8006a1c:	9a05      	ldr	r2, [sp, #20]
 8006a1e:	462b      	mov	r3, r5
 8006a20:	bfa8      	it	ge
 8006a22:	4643      	movge	r3, r8
 8006a24:	1ad2      	subs	r2, r2, r3
 8006a26:	9205      	str	r2, [sp, #20]
 8006a28:	1aed      	subs	r5, r5, r3
 8006a2a:	eba8 0803 	sub.w	r8, r8, r3
 8006a2e:	9b07      	ldr	r3, [sp, #28]
 8006a30:	b1eb      	cbz	r3, 8006a6e <_dtoa_r+0x76e>
 8006a32:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d067      	beq.n	8006b08 <_dtoa_r+0x808>
 8006a38:	b18f      	cbz	r7, 8006a5e <_dtoa_r+0x75e>
 8006a3a:	4631      	mov	r1, r6
 8006a3c:	463a      	mov	r2, r7
 8006a3e:	4620      	mov	r0, r4
 8006a40:	f001 f940 	bl	8007cc4 <__pow5mult>
 8006a44:	9a04      	ldr	r2, [sp, #16]
 8006a46:	4601      	mov	r1, r0
 8006a48:	4606      	mov	r6, r0
 8006a4a:	4620      	mov	r0, r4
 8006a4c:	f001 f8a4 	bl	8007b98 <__multiply>
 8006a50:	9904      	ldr	r1, [sp, #16]
 8006a52:	9008      	str	r0, [sp, #32]
 8006a54:	4620      	mov	r0, r4
 8006a56:	f000 ffb8 	bl	80079ca <_Bfree>
 8006a5a:	9b08      	ldr	r3, [sp, #32]
 8006a5c:	9304      	str	r3, [sp, #16]
 8006a5e:	9b07      	ldr	r3, [sp, #28]
 8006a60:	1bda      	subs	r2, r3, r7
 8006a62:	d004      	beq.n	8006a6e <_dtoa_r+0x76e>
 8006a64:	9904      	ldr	r1, [sp, #16]
 8006a66:	4620      	mov	r0, r4
 8006a68:	f001 f92c 	bl	8007cc4 <__pow5mult>
 8006a6c:	9004      	str	r0, [sp, #16]
 8006a6e:	2101      	movs	r1, #1
 8006a70:	4620      	mov	r0, r4
 8006a72:	f001 f888 	bl	8007b86 <__i2b>
 8006a76:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006a78:	4607      	mov	r7, r0
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	f000 81d0 	beq.w	8006e20 <_dtoa_r+0xb20>
 8006a80:	461a      	mov	r2, r3
 8006a82:	4601      	mov	r1, r0
 8006a84:	4620      	mov	r0, r4
 8006a86:	f001 f91d 	bl	8007cc4 <__pow5mult>
 8006a8a:	9b06      	ldr	r3, [sp, #24]
 8006a8c:	2b01      	cmp	r3, #1
 8006a8e:	4607      	mov	r7, r0
 8006a90:	dc40      	bgt.n	8006b14 <_dtoa_r+0x814>
 8006a92:	9b00      	ldr	r3, [sp, #0]
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d139      	bne.n	8006b0c <_dtoa_r+0x80c>
 8006a98:	9b01      	ldr	r3, [sp, #4]
 8006a9a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d136      	bne.n	8006b10 <_dtoa_r+0x810>
 8006aa2:	9b01      	ldr	r3, [sp, #4]
 8006aa4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006aa8:	0d1b      	lsrs	r3, r3, #20
 8006aaa:	051b      	lsls	r3, r3, #20
 8006aac:	b12b      	cbz	r3, 8006aba <_dtoa_r+0x7ba>
 8006aae:	9b05      	ldr	r3, [sp, #20]
 8006ab0:	3301      	adds	r3, #1
 8006ab2:	9305      	str	r3, [sp, #20]
 8006ab4:	f108 0801 	add.w	r8, r8, #1
 8006ab8:	2301      	movs	r3, #1
 8006aba:	9307      	str	r3, [sp, #28]
 8006abc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d12a      	bne.n	8006b18 <_dtoa_r+0x818>
 8006ac2:	2001      	movs	r0, #1
 8006ac4:	e030      	b.n	8006b28 <_dtoa_r+0x828>
 8006ac6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006ac8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006acc:	e795      	b.n	80069fa <_dtoa_r+0x6fa>
 8006ace:	9b07      	ldr	r3, [sp, #28]
 8006ad0:	f109 37ff 	add.w	r7, r9, #4294967295
 8006ad4:	42bb      	cmp	r3, r7
 8006ad6:	bfbf      	itttt	lt
 8006ad8:	9b07      	ldrlt	r3, [sp, #28]
 8006ada:	9707      	strlt	r7, [sp, #28]
 8006adc:	1afa      	sublt	r2, r7, r3
 8006ade:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8006ae0:	bfbb      	ittet	lt
 8006ae2:	189b      	addlt	r3, r3, r2
 8006ae4:	930e      	strlt	r3, [sp, #56]	; 0x38
 8006ae6:	1bdf      	subge	r7, r3, r7
 8006ae8:	2700      	movlt	r7, #0
 8006aea:	f1b9 0f00 	cmp.w	r9, #0
 8006aee:	bfb5      	itete	lt
 8006af0:	9b05      	ldrlt	r3, [sp, #20]
 8006af2:	9d05      	ldrge	r5, [sp, #20]
 8006af4:	eba3 0509 	sublt.w	r5, r3, r9
 8006af8:	464b      	movge	r3, r9
 8006afa:	bfb8      	it	lt
 8006afc:	2300      	movlt	r3, #0
 8006afe:	e77e      	b.n	80069fe <_dtoa_r+0x6fe>
 8006b00:	9f07      	ldr	r7, [sp, #28]
 8006b02:	9d05      	ldr	r5, [sp, #20]
 8006b04:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8006b06:	e783      	b.n	8006a10 <_dtoa_r+0x710>
 8006b08:	9a07      	ldr	r2, [sp, #28]
 8006b0a:	e7ab      	b.n	8006a64 <_dtoa_r+0x764>
 8006b0c:	2300      	movs	r3, #0
 8006b0e:	e7d4      	b.n	8006aba <_dtoa_r+0x7ba>
 8006b10:	9b00      	ldr	r3, [sp, #0]
 8006b12:	e7d2      	b.n	8006aba <_dtoa_r+0x7ba>
 8006b14:	2300      	movs	r3, #0
 8006b16:	9307      	str	r3, [sp, #28]
 8006b18:	693b      	ldr	r3, [r7, #16]
 8006b1a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8006b1e:	6918      	ldr	r0, [r3, #16]
 8006b20:	f000 ffe3 	bl	8007aea <__hi0bits>
 8006b24:	f1c0 0020 	rsb	r0, r0, #32
 8006b28:	4440      	add	r0, r8
 8006b2a:	f010 001f 	ands.w	r0, r0, #31
 8006b2e:	d047      	beq.n	8006bc0 <_dtoa_r+0x8c0>
 8006b30:	f1c0 0320 	rsb	r3, r0, #32
 8006b34:	2b04      	cmp	r3, #4
 8006b36:	dd3b      	ble.n	8006bb0 <_dtoa_r+0x8b0>
 8006b38:	9b05      	ldr	r3, [sp, #20]
 8006b3a:	f1c0 001c 	rsb	r0, r0, #28
 8006b3e:	4403      	add	r3, r0
 8006b40:	9305      	str	r3, [sp, #20]
 8006b42:	4405      	add	r5, r0
 8006b44:	4480      	add	r8, r0
 8006b46:	9b05      	ldr	r3, [sp, #20]
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	dd05      	ble.n	8006b58 <_dtoa_r+0x858>
 8006b4c:	461a      	mov	r2, r3
 8006b4e:	9904      	ldr	r1, [sp, #16]
 8006b50:	4620      	mov	r0, r4
 8006b52:	f001 f905 	bl	8007d60 <__lshift>
 8006b56:	9004      	str	r0, [sp, #16]
 8006b58:	f1b8 0f00 	cmp.w	r8, #0
 8006b5c:	dd05      	ble.n	8006b6a <_dtoa_r+0x86a>
 8006b5e:	4639      	mov	r1, r7
 8006b60:	4642      	mov	r2, r8
 8006b62:	4620      	mov	r0, r4
 8006b64:	f001 f8fc 	bl	8007d60 <__lshift>
 8006b68:	4607      	mov	r7, r0
 8006b6a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006b6c:	b353      	cbz	r3, 8006bc4 <_dtoa_r+0x8c4>
 8006b6e:	4639      	mov	r1, r7
 8006b70:	9804      	ldr	r0, [sp, #16]
 8006b72:	f001 f949 	bl	8007e08 <__mcmp>
 8006b76:	2800      	cmp	r0, #0
 8006b78:	da24      	bge.n	8006bc4 <_dtoa_r+0x8c4>
 8006b7a:	2300      	movs	r3, #0
 8006b7c:	220a      	movs	r2, #10
 8006b7e:	9904      	ldr	r1, [sp, #16]
 8006b80:	4620      	mov	r0, r4
 8006b82:	f000 ff39 	bl	80079f8 <__multadd>
 8006b86:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b88:	9004      	str	r0, [sp, #16]
 8006b8a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	f000 814d 	beq.w	8006e2e <_dtoa_r+0xb2e>
 8006b94:	2300      	movs	r3, #0
 8006b96:	4631      	mov	r1, r6
 8006b98:	220a      	movs	r2, #10
 8006b9a:	4620      	mov	r0, r4
 8006b9c:	f000 ff2c 	bl	80079f8 <__multadd>
 8006ba0:	9b02      	ldr	r3, [sp, #8]
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	4606      	mov	r6, r0
 8006ba6:	dc4f      	bgt.n	8006c48 <_dtoa_r+0x948>
 8006ba8:	9b06      	ldr	r3, [sp, #24]
 8006baa:	2b02      	cmp	r3, #2
 8006bac:	dd4c      	ble.n	8006c48 <_dtoa_r+0x948>
 8006bae:	e011      	b.n	8006bd4 <_dtoa_r+0x8d4>
 8006bb0:	d0c9      	beq.n	8006b46 <_dtoa_r+0x846>
 8006bb2:	9a05      	ldr	r2, [sp, #20]
 8006bb4:	331c      	adds	r3, #28
 8006bb6:	441a      	add	r2, r3
 8006bb8:	9205      	str	r2, [sp, #20]
 8006bba:	441d      	add	r5, r3
 8006bbc:	4498      	add	r8, r3
 8006bbe:	e7c2      	b.n	8006b46 <_dtoa_r+0x846>
 8006bc0:	4603      	mov	r3, r0
 8006bc2:	e7f6      	b.n	8006bb2 <_dtoa_r+0x8b2>
 8006bc4:	f1b9 0f00 	cmp.w	r9, #0
 8006bc8:	dc38      	bgt.n	8006c3c <_dtoa_r+0x93c>
 8006bca:	9b06      	ldr	r3, [sp, #24]
 8006bcc:	2b02      	cmp	r3, #2
 8006bce:	dd35      	ble.n	8006c3c <_dtoa_r+0x93c>
 8006bd0:	f8cd 9008 	str.w	r9, [sp, #8]
 8006bd4:	9b02      	ldr	r3, [sp, #8]
 8006bd6:	b963      	cbnz	r3, 8006bf2 <_dtoa_r+0x8f2>
 8006bd8:	4639      	mov	r1, r7
 8006bda:	2205      	movs	r2, #5
 8006bdc:	4620      	mov	r0, r4
 8006bde:	f000 ff0b 	bl	80079f8 <__multadd>
 8006be2:	4601      	mov	r1, r0
 8006be4:	4607      	mov	r7, r0
 8006be6:	9804      	ldr	r0, [sp, #16]
 8006be8:	f001 f90e 	bl	8007e08 <__mcmp>
 8006bec:	2800      	cmp	r0, #0
 8006bee:	f73f adcc 	bgt.w	800678a <_dtoa_r+0x48a>
 8006bf2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006bf4:	465d      	mov	r5, fp
 8006bf6:	ea6f 0a03 	mvn.w	sl, r3
 8006bfa:	f04f 0900 	mov.w	r9, #0
 8006bfe:	4639      	mov	r1, r7
 8006c00:	4620      	mov	r0, r4
 8006c02:	f000 fee2 	bl	80079ca <_Bfree>
 8006c06:	2e00      	cmp	r6, #0
 8006c08:	f43f aeb7 	beq.w	800697a <_dtoa_r+0x67a>
 8006c0c:	f1b9 0f00 	cmp.w	r9, #0
 8006c10:	d005      	beq.n	8006c1e <_dtoa_r+0x91e>
 8006c12:	45b1      	cmp	r9, r6
 8006c14:	d003      	beq.n	8006c1e <_dtoa_r+0x91e>
 8006c16:	4649      	mov	r1, r9
 8006c18:	4620      	mov	r0, r4
 8006c1a:	f000 fed6 	bl	80079ca <_Bfree>
 8006c1e:	4631      	mov	r1, r6
 8006c20:	4620      	mov	r0, r4
 8006c22:	f000 fed2 	bl	80079ca <_Bfree>
 8006c26:	e6a8      	b.n	800697a <_dtoa_r+0x67a>
 8006c28:	2700      	movs	r7, #0
 8006c2a:	463e      	mov	r6, r7
 8006c2c:	e7e1      	b.n	8006bf2 <_dtoa_r+0x8f2>
 8006c2e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8006c32:	463e      	mov	r6, r7
 8006c34:	e5a9      	b.n	800678a <_dtoa_r+0x48a>
 8006c36:	bf00      	nop
 8006c38:	40240000 	.word	0x40240000
 8006c3c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c3e:	f8cd 9008 	str.w	r9, [sp, #8]
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	f000 80fa 	beq.w	8006e3c <_dtoa_r+0xb3c>
 8006c48:	2d00      	cmp	r5, #0
 8006c4a:	dd05      	ble.n	8006c58 <_dtoa_r+0x958>
 8006c4c:	4631      	mov	r1, r6
 8006c4e:	462a      	mov	r2, r5
 8006c50:	4620      	mov	r0, r4
 8006c52:	f001 f885 	bl	8007d60 <__lshift>
 8006c56:	4606      	mov	r6, r0
 8006c58:	9b07      	ldr	r3, [sp, #28]
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d04c      	beq.n	8006cf8 <_dtoa_r+0x9f8>
 8006c5e:	6871      	ldr	r1, [r6, #4]
 8006c60:	4620      	mov	r0, r4
 8006c62:	f000 fe7e 	bl	8007962 <_Balloc>
 8006c66:	6932      	ldr	r2, [r6, #16]
 8006c68:	3202      	adds	r2, #2
 8006c6a:	4605      	mov	r5, r0
 8006c6c:	0092      	lsls	r2, r2, #2
 8006c6e:	f106 010c 	add.w	r1, r6, #12
 8006c72:	300c      	adds	r0, #12
 8006c74:	f000 fe6a 	bl	800794c <memcpy>
 8006c78:	2201      	movs	r2, #1
 8006c7a:	4629      	mov	r1, r5
 8006c7c:	4620      	mov	r0, r4
 8006c7e:	f001 f86f 	bl	8007d60 <__lshift>
 8006c82:	9b00      	ldr	r3, [sp, #0]
 8006c84:	f8cd b014 	str.w	fp, [sp, #20]
 8006c88:	f003 0301 	and.w	r3, r3, #1
 8006c8c:	46b1      	mov	r9, r6
 8006c8e:	9307      	str	r3, [sp, #28]
 8006c90:	4606      	mov	r6, r0
 8006c92:	4639      	mov	r1, r7
 8006c94:	9804      	ldr	r0, [sp, #16]
 8006c96:	f7ff faa5 	bl	80061e4 <quorem>
 8006c9a:	4649      	mov	r1, r9
 8006c9c:	4605      	mov	r5, r0
 8006c9e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8006ca2:	9804      	ldr	r0, [sp, #16]
 8006ca4:	f001 f8b0 	bl	8007e08 <__mcmp>
 8006ca8:	4632      	mov	r2, r6
 8006caa:	9000      	str	r0, [sp, #0]
 8006cac:	4639      	mov	r1, r7
 8006cae:	4620      	mov	r0, r4
 8006cb0:	f001 f8c4 	bl	8007e3c <__mdiff>
 8006cb4:	68c3      	ldr	r3, [r0, #12]
 8006cb6:	4602      	mov	r2, r0
 8006cb8:	bb03      	cbnz	r3, 8006cfc <_dtoa_r+0x9fc>
 8006cba:	4601      	mov	r1, r0
 8006cbc:	9008      	str	r0, [sp, #32]
 8006cbe:	9804      	ldr	r0, [sp, #16]
 8006cc0:	f001 f8a2 	bl	8007e08 <__mcmp>
 8006cc4:	9a08      	ldr	r2, [sp, #32]
 8006cc6:	4603      	mov	r3, r0
 8006cc8:	4611      	mov	r1, r2
 8006cca:	4620      	mov	r0, r4
 8006ccc:	9308      	str	r3, [sp, #32]
 8006cce:	f000 fe7c 	bl	80079ca <_Bfree>
 8006cd2:	9b08      	ldr	r3, [sp, #32]
 8006cd4:	b9a3      	cbnz	r3, 8006d00 <_dtoa_r+0xa00>
 8006cd6:	9a06      	ldr	r2, [sp, #24]
 8006cd8:	b992      	cbnz	r2, 8006d00 <_dtoa_r+0xa00>
 8006cda:	9a07      	ldr	r2, [sp, #28]
 8006cdc:	b982      	cbnz	r2, 8006d00 <_dtoa_r+0xa00>
 8006cde:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8006ce2:	d029      	beq.n	8006d38 <_dtoa_r+0xa38>
 8006ce4:	9b00      	ldr	r3, [sp, #0]
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	dd01      	ble.n	8006cee <_dtoa_r+0x9ee>
 8006cea:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8006cee:	9b05      	ldr	r3, [sp, #20]
 8006cf0:	1c5d      	adds	r5, r3, #1
 8006cf2:	f883 8000 	strb.w	r8, [r3]
 8006cf6:	e782      	b.n	8006bfe <_dtoa_r+0x8fe>
 8006cf8:	4630      	mov	r0, r6
 8006cfa:	e7c2      	b.n	8006c82 <_dtoa_r+0x982>
 8006cfc:	2301      	movs	r3, #1
 8006cfe:	e7e3      	b.n	8006cc8 <_dtoa_r+0x9c8>
 8006d00:	9a00      	ldr	r2, [sp, #0]
 8006d02:	2a00      	cmp	r2, #0
 8006d04:	db04      	blt.n	8006d10 <_dtoa_r+0xa10>
 8006d06:	d125      	bne.n	8006d54 <_dtoa_r+0xa54>
 8006d08:	9a06      	ldr	r2, [sp, #24]
 8006d0a:	bb1a      	cbnz	r2, 8006d54 <_dtoa_r+0xa54>
 8006d0c:	9a07      	ldr	r2, [sp, #28]
 8006d0e:	bb0a      	cbnz	r2, 8006d54 <_dtoa_r+0xa54>
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	ddec      	ble.n	8006cee <_dtoa_r+0x9ee>
 8006d14:	2201      	movs	r2, #1
 8006d16:	9904      	ldr	r1, [sp, #16]
 8006d18:	4620      	mov	r0, r4
 8006d1a:	f001 f821 	bl	8007d60 <__lshift>
 8006d1e:	4639      	mov	r1, r7
 8006d20:	9004      	str	r0, [sp, #16]
 8006d22:	f001 f871 	bl	8007e08 <__mcmp>
 8006d26:	2800      	cmp	r0, #0
 8006d28:	dc03      	bgt.n	8006d32 <_dtoa_r+0xa32>
 8006d2a:	d1e0      	bne.n	8006cee <_dtoa_r+0x9ee>
 8006d2c:	f018 0f01 	tst.w	r8, #1
 8006d30:	d0dd      	beq.n	8006cee <_dtoa_r+0x9ee>
 8006d32:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8006d36:	d1d8      	bne.n	8006cea <_dtoa_r+0x9ea>
 8006d38:	9b05      	ldr	r3, [sp, #20]
 8006d3a:	9a05      	ldr	r2, [sp, #20]
 8006d3c:	1c5d      	adds	r5, r3, #1
 8006d3e:	2339      	movs	r3, #57	; 0x39
 8006d40:	7013      	strb	r3, [r2, #0]
 8006d42:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006d46:	2b39      	cmp	r3, #57	; 0x39
 8006d48:	f105 32ff 	add.w	r2, r5, #4294967295
 8006d4c:	d04f      	beq.n	8006dee <_dtoa_r+0xaee>
 8006d4e:	3301      	adds	r3, #1
 8006d50:	7013      	strb	r3, [r2, #0]
 8006d52:	e754      	b.n	8006bfe <_dtoa_r+0x8fe>
 8006d54:	9a05      	ldr	r2, [sp, #20]
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	f102 0501 	add.w	r5, r2, #1
 8006d5c:	dd06      	ble.n	8006d6c <_dtoa_r+0xa6c>
 8006d5e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8006d62:	d0e9      	beq.n	8006d38 <_dtoa_r+0xa38>
 8006d64:	f108 0801 	add.w	r8, r8, #1
 8006d68:	9b05      	ldr	r3, [sp, #20]
 8006d6a:	e7c2      	b.n	8006cf2 <_dtoa_r+0x9f2>
 8006d6c:	9a02      	ldr	r2, [sp, #8]
 8006d6e:	f805 8c01 	strb.w	r8, [r5, #-1]
 8006d72:	eba5 030b 	sub.w	r3, r5, fp
 8006d76:	4293      	cmp	r3, r2
 8006d78:	d021      	beq.n	8006dbe <_dtoa_r+0xabe>
 8006d7a:	2300      	movs	r3, #0
 8006d7c:	220a      	movs	r2, #10
 8006d7e:	9904      	ldr	r1, [sp, #16]
 8006d80:	4620      	mov	r0, r4
 8006d82:	f000 fe39 	bl	80079f8 <__multadd>
 8006d86:	45b1      	cmp	r9, r6
 8006d88:	9004      	str	r0, [sp, #16]
 8006d8a:	f04f 0300 	mov.w	r3, #0
 8006d8e:	f04f 020a 	mov.w	r2, #10
 8006d92:	4649      	mov	r1, r9
 8006d94:	4620      	mov	r0, r4
 8006d96:	d105      	bne.n	8006da4 <_dtoa_r+0xaa4>
 8006d98:	f000 fe2e 	bl	80079f8 <__multadd>
 8006d9c:	4681      	mov	r9, r0
 8006d9e:	4606      	mov	r6, r0
 8006da0:	9505      	str	r5, [sp, #20]
 8006da2:	e776      	b.n	8006c92 <_dtoa_r+0x992>
 8006da4:	f000 fe28 	bl	80079f8 <__multadd>
 8006da8:	4631      	mov	r1, r6
 8006daa:	4681      	mov	r9, r0
 8006dac:	2300      	movs	r3, #0
 8006dae:	220a      	movs	r2, #10
 8006db0:	4620      	mov	r0, r4
 8006db2:	f000 fe21 	bl	80079f8 <__multadd>
 8006db6:	4606      	mov	r6, r0
 8006db8:	e7f2      	b.n	8006da0 <_dtoa_r+0xaa0>
 8006dba:	f04f 0900 	mov.w	r9, #0
 8006dbe:	2201      	movs	r2, #1
 8006dc0:	9904      	ldr	r1, [sp, #16]
 8006dc2:	4620      	mov	r0, r4
 8006dc4:	f000 ffcc 	bl	8007d60 <__lshift>
 8006dc8:	4639      	mov	r1, r7
 8006dca:	9004      	str	r0, [sp, #16]
 8006dcc:	f001 f81c 	bl	8007e08 <__mcmp>
 8006dd0:	2800      	cmp	r0, #0
 8006dd2:	dcb6      	bgt.n	8006d42 <_dtoa_r+0xa42>
 8006dd4:	d102      	bne.n	8006ddc <_dtoa_r+0xadc>
 8006dd6:	f018 0f01 	tst.w	r8, #1
 8006dda:	d1b2      	bne.n	8006d42 <_dtoa_r+0xa42>
 8006ddc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006de0:	2b30      	cmp	r3, #48	; 0x30
 8006de2:	f105 32ff 	add.w	r2, r5, #4294967295
 8006de6:	f47f af0a 	bne.w	8006bfe <_dtoa_r+0x8fe>
 8006dea:	4615      	mov	r5, r2
 8006dec:	e7f6      	b.n	8006ddc <_dtoa_r+0xadc>
 8006dee:	4593      	cmp	fp, r2
 8006df0:	d105      	bne.n	8006dfe <_dtoa_r+0xafe>
 8006df2:	2331      	movs	r3, #49	; 0x31
 8006df4:	f10a 0a01 	add.w	sl, sl, #1
 8006df8:	f88b 3000 	strb.w	r3, [fp]
 8006dfc:	e6ff      	b.n	8006bfe <_dtoa_r+0x8fe>
 8006dfe:	4615      	mov	r5, r2
 8006e00:	e79f      	b.n	8006d42 <_dtoa_r+0xa42>
 8006e02:	f8df b064 	ldr.w	fp, [pc, #100]	; 8006e68 <_dtoa_r+0xb68>
 8006e06:	e007      	b.n	8006e18 <_dtoa_r+0xb18>
 8006e08:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006e0a:	f8df b060 	ldr.w	fp, [pc, #96]	; 8006e6c <_dtoa_r+0xb6c>
 8006e0e:	b11b      	cbz	r3, 8006e18 <_dtoa_r+0xb18>
 8006e10:	f10b 0308 	add.w	r3, fp, #8
 8006e14:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006e16:	6013      	str	r3, [r2, #0]
 8006e18:	4658      	mov	r0, fp
 8006e1a:	b017      	add	sp, #92	; 0x5c
 8006e1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e20:	9b06      	ldr	r3, [sp, #24]
 8006e22:	2b01      	cmp	r3, #1
 8006e24:	f77f ae35 	ble.w	8006a92 <_dtoa_r+0x792>
 8006e28:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006e2a:	9307      	str	r3, [sp, #28]
 8006e2c:	e649      	b.n	8006ac2 <_dtoa_r+0x7c2>
 8006e2e:	9b02      	ldr	r3, [sp, #8]
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	dc03      	bgt.n	8006e3c <_dtoa_r+0xb3c>
 8006e34:	9b06      	ldr	r3, [sp, #24]
 8006e36:	2b02      	cmp	r3, #2
 8006e38:	f73f aecc 	bgt.w	8006bd4 <_dtoa_r+0x8d4>
 8006e3c:	465d      	mov	r5, fp
 8006e3e:	4639      	mov	r1, r7
 8006e40:	9804      	ldr	r0, [sp, #16]
 8006e42:	f7ff f9cf 	bl	80061e4 <quorem>
 8006e46:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8006e4a:	f805 8b01 	strb.w	r8, [r5], #1
 8006e4e:	9a02      	ldr	r2, [sp, #8]
 8006e50:	eba5 030b 	sub.w	r3, r5, fp
 8006e54:	429a      	cmp	r2, r3
 8006e56:	ddb0      	ble.n	8006dba <_dtoa_r+0xaba>
 8006e58:	2300      	movs	r3, #0
 8006e5a:	220a      	movs	r2, #10
 8006e5c:	9904      	ldr	r1, [sp, #16]
 8006e5e:	4620      	mov	r0, r4
 8006e60:	f000 fdca 	bl	80079f8 <__multadd>
 8006e64:	9004      	str	r0, [sp, #16]
 8006e66:	e7ea      	b.n	8006e3e <_dtoa_r+0xb3e>
 8006e68:	08009533 	.word	0x08009533
 8006e6c:	08009390 	.word	0x08009390

08006e70 <__sflush_r>:
 8006e70:	898a      	ldrh	r2, [r1, #12]
 8006e72:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e76:	4605      	mov	r5, r0
 8006e78:	0710      	lsls	r0, r2, #28
 8006e7a:	460c      	mov	r4, r1
 8006e7c:	d458      	bmi.n	8006f30 <__sflush_r+0xc0>
 8006e7e:	684b      	ldr	r3, [r1, #4]
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	dc05      	bgt.n	8006e90 <__sflush_r+0x20>
 8006e84:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	dc02      	bgt.n	8006e90 <__sflush_r+0x20>
 8006e8a:	2000      	movs	r0, #0
 8006e8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006e90:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006e92:	2e00      	cmp	r6, #0
 8006e94:	d0f9      	beq.n	8006e8a <__sflush_r+0x1a>
 8006e96:	2300      	movs	r3, #0
 8006e98:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006e9c:	682f      	ldr	r7, [r5, #0]
 8006e9e:	6a21      	ldr	r1, [r4, #32]
 8006ea0:	602b      	str	r3, [r5, #0]
 8006ea2:	d032      	beq.n	8006f0a <__sflush_r+0x9a>
 8006ea4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006ea6:	89a3      	ldrh	r3, [r4, #12]
 8006ea8:	075a      	lsls	r2, r3, #29
 8006eaa:	d505      	bpl.n	8006eb8 <__sflush_r+0x48>
 8006eac:	6863      	ldr	r3, [r4, #4]
 8006eae:	1ac0      	subs	r0, r0, r3
 8006eb0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006eb2:	b10b      	cbz	r3, 8006eb8 <__sflush_r+0x48>
 8006eb4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006eb6:	1ac0      	subs	r0, r0, r3
 8006eb8:	2300      	movs	r3, #0
 8006eba:	4602      	mov	r2, r0
 8006ebc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006ebe:	6a21      	ldr	r1, [r4, #32]
 8006ec0:	4628      	mov	r0, r5
 8006ec2:	47b0      	blx	r6
 8006ec4:	1c43      	adds	r3, r0, #1
 8006ec6:	89a3      	ldrh	r3, [r4, #12]
 8006ec8:	d106      	bne.n	8006ed8 <__sflush_r+0x68>
 8006eca:	6829      	ldr	r1, [r5, #0]
 8006ecc:	291d      	cmp	r1, #29
 8006ece:	d848      	bhi.n	8006f62 <__sflush_r+0xf2>
 8006ed0:	4a29      	ldr	r2, [pc, #164]	; (8006f78 <__sflush_r+0x108>)
 8006ed2:	40ca      	lsrs	r2, r1
 8006ed4:	07d6      	lsls	r6, r2, #31
 8006ed6:	d544      	bpl.n	8006f62 <__sflush_r+0xf2>
 8006ed8:	2200      	movs	r2, #0
 8006eda:	6062      	str	r2, [r4, #4]
 8006edc:	04d9      	lsls	r1, r3, #19
 8006ede:	6922      	ldr	r2, [r4, #16]
 8006ee0:	6022      	str	r2, [r4, #0]
 8006ee2:	d504      	bpl.n	8006eee <__sflush_r+0x7e>
 8006ee4:	1c42      	adds	r2, r0, #1
 8006ee6:	d101      	bne.n	8006eec <__sflush_r+0x7c>
 8006ee8:	682b      	ldr	r3, [r5, #0]
 8006eea:	b903      	cbnz	r3, 8006eee <__sflush_r+0x7e>
 8006eec:	6560      	str	r0, [r4, #84]	; 0x54
 8006eee:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006ef0:	602f      	str	r7, [r5, #0]
 8006ef2:	2900      	cmp	r1, #0
 8006ef4:	d0c9      	beq.n	8006e8a <__sflush_r+0x1a>
 8006ef6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006efa:	4299      	cmp	r1, r3
 8006efc:	d002      	beq.n	8006f04 <__sflush_r+0x94>
 8006efe:	4628      	mov	r0, r5
 8006f00:	f001 f93c 	bl	800817c <_free_r>
 8006f04:	2000      	movs	r0, #0
 8006f06:	6360      	str	r0, [r4, #52]	; 0x34
 8006f08:	e7c0      	b.n	8006e8c <__sflush_r+0x1c>
 8006f0a:	2301      	movs	r3, #1
 8006f0c:	4628      	mov	r0, r5
 8006f0e:	47b0      	blx	r6
 8006f10:	1c41      	adds	r1, r0, #1
 8006f12:	d1c8      	bne.n	8006ea6 <__sflush_r+0x36>
 8006f14:	682b      	ldr	r3, [r5, #0]
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d0c5      	beq.n	8006ea6 <__sflush_r+0x36>
 8006f1a:	2b1d      	cmp	r3, #29
 8006f1c:	d001      	beq.n	8006f22 <__sflush_r+0xb2>
 8006f1e:	2b16      	cmp	r3, #22
 8006f20:	d101      	bne.n	8006f26 <__sflush_r+0xb6>
 8006f22:	602f      	str	r7, [r5, #0]
 8006f24:	e7b1      	b.n	8006e8a <__sflush_r+0x1a>
 8006f26:	89a3      	ldrh	r3, [r4, #12]
 8006f28:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006f2c:	81a3      	strh	r3, [r4, #12]
 8006f2e:	e7ad      	b.n	8006e8c <__sflush_r+0x1c>
 8006f30:	690f      	ldr	r7, [r1, #16]
 8006f32:	2f00      	cmp	r7, #0
 8006f34:	d0a9      	beq.n	8006e8a <__sflush_r+0x1a>
 8006f36:	0793      	lsls	r3, r2, #30
 8006f38:	680e      	ldr	r6, [r1, #0]
 8006f3a:	bf08      	it	eq
 8006f3c:	694b      	ldreq	r3, [r1, #20]
 8006f3e:	600f      	str	r7, [r1, #0]
 8006f40:	bf18      	it	ne
 8006f42:	2300      	movne	r3, #0
 8006f44:	eba6 0807 	sub.w	r8, r6, r7
 8006f48:	608b      	str	r3, [r1, #8]
 8006f4a:	f1b8 0f00 	cmp.w	r8, #0
 8006f4e:	dd9c      	ble.n	8006e8a <__sflush_r+0x1a>
 8006f50:	4643      	mov	r3, r8
 8006f52:	463a      	mov	r2, r7
 8006f54:	6a21      	ldr	r1, [r4, #32]
 8006f56:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006f58:	4628      	mov	r0, r5
 8006f5a:	47b0      	blx	r6
 8006f5c:	2800      	cmp	r0, #0
 8006f5e:	dc06      	bgt.n	8006f6e <__sflush_r+0xfe>
 8006f60:	89a3      	ldrh	r3, [r4, #12]
 8006f62:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006f66:	81a3      	strh	r3, [r4, #12]
 8006f68:	f04f 30ff 	mov.w	r0, #4294967295
 8006f6c:	e78e      	b.n	8006e8c <__sflush_r+0x1c>
 8006f6e:	4407      	add	r7, r0
 8006f70:	eba8 0800 	sub.w	r8, r8, r0
 8006f74:	e7e9      	b.n	8006f4a <__sflush_r+0xda>
 8006f76:	bf00      	nop
 8006f78:	20400001 	.word	0x20400001

08006f7c <_fflush_r>:
 8006f7c:	b538      	push	{r3, r4, r5, lr}
 8006f7e:	690b      	ldr	r3, [r1, #16]
 8006f80:	4605      	mov	r5, r0
 8006f82:	460c      	mov	r4, r1
 8006f84:	b1db      	cbz	r3, 8006fbe <_fflush_r+0x42>
 8006f86:	b118      	cbz	r0, 8006f90 <_fflush_r+0x14>
 8006f88:	6983      	ldr	r3, [r0, #24]
 8006f8a:	b90b      	cbnz	r3, 8006f90 <_fflush_r+0x14>
 8006f8c:	f000 f872 	bl	8007074 <__sinit>
 8006f90:	4b0c      	ldr	r3, [pc, #48]	; (8006fc4 <_fflush_r+0x48>)
 8006f92:	429c      	cmp	r4, r3
 8006f94:	d109      	bne.n	8006faa <_fflush_r+0x2e>
 8006f96:	686c      	ldr	r4, [r5, #4]
 8006f98:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f9c:	b17b      	cbz	r3, 8006fbe <_fflush_r+0x42>
 8006f9e:	4621      	mov	r1, r4
 8006fa0:	4628      	mov	r0, r5
 8006fa2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006fa6:	f7ff bf63 	b.w	8006e70 <__sflush_r>
 8006faa:	4b07      	ldr	r3, [pc, #28]	; (8006fc8 <_fflush_r+0x4c>)
 8006fac:	429c      	cmp	r4, r3
 8006fae:	d101      	bne.n	8006fb4 <_fflush_r+0x38>
 8006fb0:	68ac      	ldr	r4, [r5, #8]
 8006fb2:	e7f1      	b.n	8006f98 <_fflush_r+0x1c>
 8006fb4:	4b05      	ldr	r3, [pc, #20]	; (8006fcc <_fflush_r+0x50>)
 8006fb6:	429c      	cmp	r4, r3
 8006fb8:	bf08      	it	eq
 8006fba:	68ec      	ldreq	r4, [r5, #12]
 8006fbc:	e7ec      	b.n	8006f98 <_fflush_r+0x1c>
 8006fbe:	2000      	movs	r0, #0
 8006fc0:	bd38      	pop	{r3, r4, r5, pc}
 8006fc2:	bf00      	nop
 8006fc4:	080093c0 	.word	0x080093c0
 8006fc8:	080093e0 	.word	0x080093e0
 8006fcc:	080093a0 	.word	0x080093a0

08006fd0 <fflush>:
 8006fd0:	4601      	mov	r1, r0
 8006fd2:	b920      	cbnz	r0, 8006fde <fflush+0xe>
 8006fd4:	4b04      	ldr	r3, [pc, #16]	; (8006fe8 <fflush+0x18>)
 8006fd6:	4905      	ldr	r1, [pc, #20]	; (8006fec <fflush+0x1c>)
 8006fd8:	6818      	ldr	r0, [r3, #0]
 8006fda:	f000 b8d3 	b.w	8007184 <_fwalk_reent>
 8006fde:	4b04      	ldr	r3, [pc, #16]	; (8006ff0 <fflush+0x20>)
 8006fe0:	6818      	ldr	r0, [r3, #0]
 8006fe2:	f7ff bfcb 	b.w	8006f7c <_fflush_r>
 8006fe6:	bf00      	nop
 8006fe8:	08009304 	.word	0x08009304
 8006fec:	08006f7d 	.word	0x08006f7d
 8006ff0:	2000000c 	.word	0x2000000c

08006ff4 <std>:
 8006ff4:	2300      	movs	r3, #0
 8006ff6:	b510      	push	{r4, lr}
 8006ff8:	4604      	mov	r4, r0
 8006ffa:	e9c0 3300 	strd	r3, r3, [r0]
 8006ffe:	6083      	str	r3, [r0, #8]
 8007000:	8181      	strh	r1, [r0, #12]
 8007002:	6643      	str	r3, [r0, #100]	; 0x64
 8007004:	81c2      	strh	r2, [r0, #14]
 8007006:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800700a:	6183      	str	r3, [r0, #24]
 800700c:	4619      	mov	r1, r3
 800700e:	2208      	movs	r2, #8
 8007010:	305c      	adds	r0, #92	; 0x5c
 8007012:	f7fd fa91 	bl	8004538 <memset>
 8007016:	4b05      	ldr	r3, [pc, #20]	; (800702c <std+0x38>)
 8007018:	6263      	str	r3, [r4, #36]	; 0x24
 800701a:	4b05      	ldr	r3, [pc, #20]	; (8007030 <std+0x3c>)
 800701c:	62a3      	str	r3, [r4, #40]	; 0x28
 800701e:	4b05      	ldr	r3, [pc, #20]	; (8007034 <std+0x40>)
 8007020:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007022:	4b05      	ldr	r3, [pc, #20]	; (8007038 <std+0x44>)
 8007024:	6224      	str	r4, [r4, #32]
 8007026:	6323      	str	r3, [r4, #48]	; 0x30
 8007028:	bd10      	pop	{r4, pc}
 800702a:	bf00      	nop
 800702c:	08008cc1 	.word	0x08008cc1
 8007030:	08008ce3 	.word	0x08008ce3
 8007034:	08008d1b 	.word	0x08008d1b
 8007038:	08008d3f 	.word	0x08008d3f

0800703c <_cleanup_r>:
 800703c:	4901      	ldr	r1, [pc, #4]	; (8007044 <_cleanup_r+0x8>)
 800703e:	f000 b8a1 	b.w	8007184 <_fwalk_reent>
 8007042:	bf00      	nop
 8007044:	08006f7d 	.word	0x08006f7d

08007048 <__sfmoreglue>:
 8007048:	b570      	push	{r4, r5, r6, lr}
 800704a:	1e4a      	subs	r2, r1, #1
 800704c:	2568      	movs	r5, #104	; 0x68
 800704e:	4355      	muls	r5, r2
 8007050:	460e      	mov	r6, r1
 8007052:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007056:	f001 f8df 	bl	8008218 <_malloc_r>
 800705a:	4604      	mov	r4, r0
 800705c:	b140      	cbz	r0, 8007070 <__sfmoreglue+0x28>
 800705e:	2100      	movs	r1, #0
 8007060:	e9c0 1600 	strd	r1, r6, [r0]
 8007064:	300c      	adds	r0, #12
 8007066:	60a0      	str	r0, [r4, #8]
 8007068:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800706c:	f7fd fa64 	bl	8004538 <memset>
 8007070:	4620      	mov	r0, r4
 8007072:	bd70      	pop	{r4, r5, r6, pc}

08007074 <__sinit>:
 8007074:	6983      	ldr	r3, [r0, #24]
 8007076:	b510      	push	{r4, lr}
 8007078:	4604      	mov	r4, r0
 800707a:	bb33      	cbnz	r3, 80070ca <__sinit+0x56>
 800707c:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8007080:	6503      	str	r3, [r0, #80]	; 0x50
 8007082:	4b12      	ldr	r3, [pc, #72]	; (80070cc <__sinit+0x58>)
 8007084:	4a12      	ldr	r2, [pc, #72]	; (80070d0 <__sinit+0x5c>)
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	6282      	str	r2, [r0, #40]	; 0x28
 800708a:	4298      	cmp	r0, r3
 800708c:	bf04      	itt	eq
 800708e:	2301      	moveq	r3, #1
 8007090:	6183      	streq	r3, [r0, #24]
 8007092:	f000 f81f 	bl	80070d4 <__sfp>
 8007096:	6060      	str	r0, [r4, #4]
 8007098:	4620      	mov	r0, r4
 800709a:	f000 f81b 	bl	80070d4 <__sfp>
 800709e:	60a0      	str	r0, [r4, #8]
 80070a0:	4620      	mov	r0, r4
 80070a2:	f000 f817 	bl	80070d4 <__sfp>
 80070a6:	2200      	movs	r2, #0
 80070a8:	60e0      	str	r0, [r4, #12]
 80070aa:	2104      	movs	r1, #4
 80070ac:	6860      	ldr	r0, [r4, #4]
 80070ae:	f7ff ffa1 	bl	8006ff4 <std>
 80070b2:	2201      	movs	r2, #1
 80070b4:	2109      	movs	r1, #9
 80070b6:	68a0      	ldr	r0, [r4, #8]
 80070b8:	f7ff ff9c 	bl	8006ff4 <std>
 80070bc:	2202      	movs	r2, #2
 80070be:	2112      	movs	r1, #18
 80070c0:	68e0      	ldr	r0, [r4, #12]
 80070c2:	f7ff ff97 	bl	8006ff4 <std>
 80070c6:	2301      	movs	r3, #1
 80070c8:	61a3      	str	r3, [r4, #24]
 80070ca:	bd10      	pop	{r4, pc}
 80070cc:	08009304 	.word	0x08009304
 80070d0:	0800703d 	.word	0x0800703d

080070d4 <__sfp>:
 80070d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070d6:	4b1b      	ldr	r3, [pc, #108]	; (8007144 <__sfp+0x70>)
 80070d8:	681e      	ldr	r6, [r3, #0]
 80070da:	69b3      	ldr	r3, [r6, #24]
 80070dc:	4607      	mov	r7, r0
 80070de:	b913      	cbnz	r3, 80070e6 <__sfp+0x12>
 80070e0:	4630      	mov	r0, r6
 80070e2:	f7ff ffc7 	bl	8007074 <__sinit>
 80070e6:	3648      	adds	r6, #72	; 0x48
 80070e8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80070ec:	3b01      	subs	r3, #1
 80070ee:	d503      	bpl.n	80070f8 <__sfp+0x24>
 80070f0:	6833      	ldr	r3, [r6, #0]
 80070f2:	b133      	cbz	r3, 8007102 <__sfp+0x2e>
 80070f4:	6836      	ldr	r6, [r6, #0]
 80070f6:	e7f7      	b.n	80070e8 <__sfp+0x14>
 80070f8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80070fc:	b16d      	cbz	r5, 800711a <__sfp+0x46>
 80070fe:	3468      	adds	r4, #104	; 0x68
 8007100:	e7f4      	b.n	80070ec <__sfp+0x18>
 8007102:	2104      	movs	r1, #4
 8007104:	4638      	mov	r0, r7
 8007106:	f7ff ff9f 	bl	8007048 <__sfmoreglue>
 800710a:	6030      	str	r0, [r6, #0]
 800710c:	2800      	cmp	r0, #0
 800710e:	d1f1      	bne.n	80070f4 <__sfp+0x20>
 8007110:	230c      	movs	r3, #12
 8007112:	603b      	str	r3, [r7, #0]
 8007114:	4604      	mov	r4, r0
 8007116:	4620      	mov	r0, r4
 8007118:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800711a:	4b0b      	ldr	r3, [pc, #44]	; (8007148 <__sfp+0x74>)
 800711c:	6665      	str	r5, [r4, #100]	; 0x64
 800711e:	e9c4 5500 	strd	r5, r5, [r4]
 8007122:	60a5      	str	r5, [r4, #8]
 8007124:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8007128:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800712c:	2208      	movs	r2, #8
 800712e:	4629      	mov	r1, r5
 8007130:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007134:	f7fd fa00 	bl	8004538 <memset>
 8007138:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800713c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007140:	e7e9      	b.n	8007116 <__sfp+0x42>
 8007142:	bf00      	nop
 8007144:	08009304 	.word	0x08009304
 8007148:	ffff0001 	.word	0xffff0001

0800714c <_fwalk>:
 800714c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007150:	4688      	mov	r8, r1
 8007152:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007156:	2600      	movs	r6, #0
 8007158:	b914      	cbnz	r4, 8007160 <_fwalk+0x14>
 800715a:	4630      	mov	r0, r6
 800715c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007160:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8007164:	3f01      	subs	r7, #1
 8007166:	d501      	bpl.n	800716c <_fwalk+0x20>
 8007168:	6824      	ldr	r4, [r4, #0]
 800716a:	e7f5      	b.n	8007158 <_fwalk+0xc>
 800716c:	89ab      	ldrh	r3, [r5, #12]
 800716e:	2b01      	cmp	r3, #1
 8007170:	d906      	bls.n	8007180 <_fwalk+0x34>
 8007172:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007176:	3301      	adds	r3, #1
 8007178:	d002      	beq.n	8007180 <_fwalk+0x34>
 800717a:	4628      	mov	r0, r5
 800717c:	47c0      	blx	r8
 800717e:	4306      	orrs	r6, r0
 8007180:	3568      	adds	r5, #104	; 0x68
 8007182:	e7ef      	b.n	8007164 <_fwalk+0x18>

08007184 <_fwalk_reent>:
 8007184:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007188:	4680      	mov	r8, r0
 800718a:	4689      	mov	r9, r1
 800718c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007190:	2600      	movs	r6, #0
 8007192:	b914      	cbnz	r4, 800719a <_fwalk_reent+0x16>
 8007194:	4630      	mov	r0, r6
 8007196:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800719a:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800719e:	3f01      	subs	r7, #1
 80071a0:	d501      	bpl.n	80071a6 <_fwalk_reent+0x22>
 80071a2:	6824      	ldr	r4, [r4, #0]
 80071a4:	e7f5      	b.n	8007192 <_fwalk_reent+0xe>
 80071a6:	89ab      	ldrh	r3, [r5, #12]
 80071a8:	2b01      	cmp	r3, #1
 80071aa:	d907      	bls.n	80071bc <_fwalk_reent+0x38>
 80071ac:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80071b0:	3301      	adds	r3, #1
 80071b2:	d003      	beq.n	80071bc <_fwalk_reent+0x38>
 80071b4:	4629      	mov	r1, r5
 80071b6:	4640      	mov	r0, r8
 80071b8:	47c8      	blx	r9
 80071ba:	4306      	orrs	r6, r0
 80071bc:	3568      	adds	r5, #104	; 0x68
 80071be:	e7ee      	b.n	800719e <_fwalk_reent+0x1a>

080071c0 <rshift>:
 80071c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80071c2:	6906      	ldr	r6, [r0, #16]
 80071c4:	114b      	asrs	r3, r1, #5
 80071c6:	429e      	cmp	r6, r3
 80071c8:	f100 0414 	add.w	r4, r0, #20
 80071cc:	dd30      	ble.n	8007230 <rshift+0x70>
 80071ce:	f011 011f 	ands.w	r1, r1, #31
 80071d2:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 80071d6:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 80071da:	d108      	bne.n	80071ee <rshift+0x2e>
 80071dc:	4621      	mov	r1, r4
 80071de:	42b2      	cmp	r2, r6
 80071e0:	460b      	mov	r3, r1
 80071e2:	d211      	bcs.n	8007208 <rshift+0x48>
 80071e4:	f852 3b04 	ldr.w	r3, [r2], #4
 80071e8:	f841 3b04 	str.w	r3, [r1], #4
 80071ec:	e7f7      	b.n	80071de <rshift+0x1e>
 80071ee:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 80071f2:	f1c1 0c20 	rsb	ip, r1, #32
 80071f6:	40cd      	lsrs	r5, r1
 80071f8:	3204      	adds	r2, #4
 80071fa:	4623      	mov	r3, r4
 80071fc:	42b2      	cmp	r2, r6
 80071fe:	4617      	mov	r7, r2
 8007200:	d30c      	bcc.n	800721c <rshift+0x5c>
 8007202:	601d      	str	r5, [r3, #0]
 8007204:	b105      	cbz	r5, 8007208 <rshift+0x48>
 8007206:	3304      	adds	r3, #4
 8007208:	1b1a      	subs	r2, r3, r4
 800720a:	42a3      	cmp	r3, r4
 800720c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007210:	bf08      	it	eq
 8007212:	2300      	moveq	r3, #0
 8007214:	6102      	str	r2, [r0, #16]
 8007216:	bf08      	it	eq
 8007218:	6143      	streq	r3, [r0, #20]
 800721a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800721c:	683f      	ldr	r7, [r7, #0]
 800721e:	fa07 f70c 	lsl.w	r7, r7, ip
 8007222:	433d      	orrs	r5, r7
 8007224:	f843 5b04 	str.w	r5, [r3], #4
 8007228:	f852 5b04 	ldr.w	r5, [r2], #4
 800722c:	40cd      	lsrs	r5, r1
 800722e:	e7e5      	b.n	80071fc <rshift+0x3c>
 8007230:	4623      	mov	r3, r4
 8007232:	e7e9      	b.n	8007208 <rshift+0x48>

08007234 <__hexdig_fun>:
 8007234:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8007238:	2b09      	cmp	r3, #9
 800723a:	d802      	bhi.n	8007242 <__hexdig_fun+0xe>
 800723c:	3820      	subs	r0, #32
 800723e:	b2c0      	uxtb	r0, r0
 8007240:	4770      	bx	lr
 8007242:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8007246:	2b05      	cmp	r3, #5
 8007248:	d801      	bhi.n	800724e <__hexdig_fun+0x1a>
 800724a:	3847      	subs	r0, #71	; 0x47
 800724c:	e7f7      	b.n	800723e <__hexdig_fun+0xa>
 800724e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8007252:	2b05      	cmp	r3, #5
 8007254:	d801      	bhi.n	800725a <__hexdig_fun+0x26>
 8007256:	3827      	subs	r0, #39	; 0x27
 8007258:	e7f1      	b.n	800723e <__hexdig_fun+0xa>
 800725a:	2000      	movs	r0, #0
 800725c:	4770      	bx	lr

0800725e <__gethex>:
 800725e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007262:	b08b      	sub	sp, #44	; 0x2c
 8007264:	468a      	mov	sl, r1
 8007266:	9002      	str	r0, [sp, #8]
 8007268:	9816      	ldr	r0, [sp, #88]	; 0x58
 800726a:	9306      	str	r3, [sp, #24]
 800726c:	4690      	mov	r8, r2
 800726e:	f000 fadf 	bl	8007830 <__localeconv_l>
 8007272:	6803      	ldr	r3, [r0, #0]
 8007274:	9303      	str	r3, [sp, #12]
 8007276:	4618      	mov	r0, r3
 8007278:	f7f8 ffaa 	bl	80001d0 <strlen>
 800727c:	9b03      	ldr	r3, [sp, #12]
 800727e:	9001      	str	r0, [sp, #4]
 8007280:	4403      	add	r3, r0
 8007282:	f04f 0b00 	mov.w	fp, #0
 8007286:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800728a:	9307      	str	r3, [sp, #28]
 800728c:	f8da 3000 	ldr.w	r3, [sl]
 8007290:	3302      	adds	r3, #2
 8007292:	461f      	mov	r7, r3
 8007294:	f813 0b01 	ldrb.w	r0, [r3], #1
 8007298:	2830      	cmp	r0, #48	; 0x30
 800729a:	d06c      	beq.n	8007376 <__gethex+0x118>
 800729c:	f7ff ffca 	bl	8007234 <__hexdig_fun>
 80072a0:	4604      	mov	r4, r0
 80072a2:	2800      	cmp	r0, #0
 80072a4:	d16a      	bne.n	800737c <__gethex+0x11e>
 80072a6:	9a01      	ldr	r2, [sp, #4]
 80072a8:	9903      	ldr	r1, [sp, #12]
 80072aa:	4638      	mov	r0, r7
 80072ac:	f001 fd4b 	bl	8008d46 <strncmp>
 80072b0:	2800      	cmp	r0, #0
 80072b2:	d166      	bne.n	8007382 <__gethex+0x124>
 80072b4:	9b01      	ldr	r3, [sp, #4]
 80072b6:	5cf8      	ldrb	r0, [r7, r3]
 80072b8:	18fe      	adds	r6, r7, r3
 80072ba:	f7ff ffbb 	bl	8007234 <__hexdig_fun>
 80072be:	2800      	cmp	r0, #0
 80072c0:	d062      	beq.n	8007388 <__gethex+0x12a>
 80072c2:	4633      	mov	r3, r6
 80072c4:	7818      	ldrb	r0, [r3, #0]
 80072c6:	2830      	cmp	r0, #48	; 0x30
 80072c8:	461f      	mov	r7, r3
 80072ca:	f103 0301 	add.w	r3, r3, #1
 80072ce:	d0f9      	beq.n	80072c4 <__gethex+0x66>
 80072d0:	f7ff ffb0 	bl	8007234 <__hexdig_fun>
 80072d4:	fab0 f580 	clz	r5, r0
 80072d8:	096d      	lsrs	r5, r5, #5
 80072da:	4634      	mov	r4, r6
 80072dc:	f04f 0b01 	mov.w	fp, #1
 80072e0:	463a      	mov	r2, r7
 80072e2:	4616      	mov	r6, r2
 80072e4:	3201      	adds	r2, #1
 80072e6:	7830      	ldrb	r0, [r6, #0]
 80072e8:	f7ff ffa4 	bl	8007234 <__hexdig_fun>
 80072ec:	2800      	cmp	r0, #0
 80072ee:	d1f8      	bne.n	80072e2 <__gethex+0x84>
 80072f0:	9a01      	ldr	r2, [sp, #4]
 80072f2:	9903      	ldr	r1, [sp, #12]
 80072f4:	4630      	mov	r0, r6
 80072f6:	f001 fd26 	bl	8008d46 <strncmp>
 80072fa:	b950      	cbnz	r0, 8007312 <__gethex+0xb4>
 80072fc:	b954      	cbnz	r4, 8007314 <__gethex+0xb6>
 80072fe:	9b01      	ldr	r3, [sp, #4]
 8007300:	18f4      	adds	r4, r6, r3
 8007302:	4622      	mov	r2, r4
 8007304:	4616      	mov	r6, r2
 8007306:	3201      	adds	r2, #1
 8007308:	7830      	ldrb	r0, [r6, #0]
 800730a:	f7ff ff93 	bl	8007234 <__hexdig_fun>
 800730e:	2800      	cmp	r0, #0
 8007310:	d1f8      	bne.n	8007304 <__gethex+0xa6>
 8007312:	b10c      	cbz	r4, 8007318 <__gethex+0xba>
 8007314:	1ba4      	subs	r4, r4, r6
 8007316:	00a4      	lsls	r4, r4, #2
 8007318:	7833      	ldrb	r3, [r6, #0]
 800731a:	2b50      	cmp	r3, #80	; 0x50
 800731c:	d001      	beq.n	8007322 <__gethex+0xc4>
 800731e:	2b70      	cmp	r3, #112	; 0x70
 8007320:	d140      	bne.n	80073a4 <__gethex+0x146>
 8007322:	7873      	ldrb	r3, [r6, #1]
 8007324:	2b2b      	cmp	r3, #43	; 0x2b
 8007326:	d031      	beq.n	800738c <__gethex+0x12e>
 8007328:	2b2d      	cmp	r3, #45	; 0x2d
 800732a:	d033      	beq.n	8007394 <__gethex+0x136>
 800732c:	1c71      	adds	r1, r6, #1
 800732e:	f04f 0900 	mov.w	r9, #0
 8007332:	7808      	ldrb	r0, [r1, #0]
 8007334:	f7ff ff7e 	bl	8007234 <__hexdig_fun>
 8007338:	1e43      	subs	r3, r0, #1
 800733a:	b2db      	uxtb	r3, r3
 800733c:	2b18      	cmp	r3, #24
 800733e:	d831      	bhi.n	80073a4 <__gethex+0x146>
 8007340:	f1a0 0210 	sub.w	r2, r0, #16
 8007344:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8007348:	f7ff ff74 	bl	8007234 <__hexdig_fun>
 800734c:	1e43      	subs	r3, r0, #1
 800734e:	b2db      	uxtb	r3, r3
 8007350:	2b18      	cmp	r3, #24
 8007352:	d922      	bls.n	800739a <__gethex+0x13c>
 8007354:	f1b9 0f00 	cmp.w	r9, #0
 8007358:	d000      	beq.n	800735c <__gethex+0xfe>
 800735a:	4252      	negs	r2, r2
 800735c:	4414      	add	r4, r2
 800735e:	f8ca 1000 	str.w	r1, [sl]
 8007362:	b30d      	cbz	r5, 80073a8 <__gethex+0x14a>
 8007364:	f1bb 0f00 	cmp.w	fp, #0
 8007368:	bf0c      	ite	eq
 800736a:	2706      	moveq	r7, #6
 800736c:	2700      	movne	r7, #0
 800736e:	4638      	mov	r0, r7
 8007370:	b00b      	add	sp, #44	; 0x2c
 8007372:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007376:	f10b 0b01 	add.w	fp, fp, #1
 800737a:	e78a      	b.n	8007292 <__gethex+0x34>
 800737c:	2500      	movs	r5, #0
 800737e:	462c      	mov	r4, r5
 8007380:	e7ae      	b.n	80072e0 <__gethex+0x82>
 8007382:	463e      	mov	r6, r7
 8007384:	2501      	movs	r5, #1
 8007386:	e7c7      	b.n	8007318 <__gethex+0xba>
 8007388:	4604      	mov	r4, r0
 800738a:	e7fb      	b.n	8007384 <__gethex+0x126>
 800738c:	f04f 0900 	mov.w	r9, #0
 8007390:	1cb1      	adds	r1, r6, #2
 8007392:	e7ce      	b.n	8007332 <__gethex+0xd4>
 8007394:	f04f 0901 	mov.w	r9, #1
 8007398:	e7fa      	b.n	8007390 <__gethex+0x132>
 800739a:	230a      	movs	r3, #10
 800739c:	fb03 0202 	mla	r2, r3, r2, r0
 80073a0:	3a10      	subs	r2, #16
 80073a2:	e7cf      	b.n	8007344 <__gethex+0xe6>
 80073a4:	4631      	mov	r1, r6
 80073a6:	e7da      	b.n	800735e <__gethex+0x100>
 80073a8:	1bf3      	subs	r3, r6, r7
 80073aa:	3b01      	subs	r3, #1
 80073ac:	4629      	mov	r1, r5
 80073ae:	2b07      	cmp	r3, #7
 80073b0:	dc49      	bgt.n	8007446 <__gethex+0x1e8>
 80073b2:	9802      	ldr	r0, [sp, #8]
 80073b4:	f000 fad5 	bl	8007962 <_Balloc>
 80073b8:	9b01      	ldr	r3, [sp, #4]
 80073ba:	f100 0914 	add.w	r9, r0, #20
 80073be:	f04f 0b00 	mov.w	fp, #0
 80073c2:	f1c3 0301 	rsb	r3, r3, #1
 80073c6:	4605      	mov	r5, r0
 80073c8:	f8cd 9010 	str.w	r9, [sp, #16]
 80073cc:	46da      	mov	sl, fp
 80073ce:	9308      	str	r3, [sp, #32]
 80073d0:	42b7      	cmp	r7, r6
 80073d2:	d33b      	bcc.n	800744c <__gethex+0x1ee>
 80073d4:	9804      	ldr	r0, [sp, #16]
 80073d6:	f840 ab04 	str.w	sl, [r0], #4
 80073da:	eba0 0009 	sub.w	r0, r0, r9
 80073de:	1080      	asrs	r0, r0, #2
 80073e0:	6128      	str	r0, [r5, #16]
 80073e2:	0147      	lsls	r7, r0, #5
 80073e4:	4650      	mov	r0, sl
 80073e6:	f000 fb80 	bl	8007aea <__hi0bits>
 80073ea:	f8d8 6000 	ldr.w	r6, [r8]
 80073ee:	1a3f      	subs	r7, r7, r0
 80073f0:	42b7      	cmp	r7, r6
 80073f2:	dd64      	ble.n	80074be <__gethex+0x260>
 80073f4:	1bbf      	subs	r7, r7, r6
 80073f6:	4639      	mov	r1, r7
 80073f8:	4628      	mov	r0, r5
 80073fa:	f000 fe8f 	bl	800811c <__any_on>
 80073fe:	4682      	mov	sl, r0
 8007400:	b178      	cbz	r0, 8007422 <__gethex+0x1c4>
 8007402:	1e7b      	subs	r3, r7, #1
 8007404:	1159      	asrs	r1, r3, #5
 8007406:	f003 021f 	and.w	r2, r3, #31
 800740a:	f04f 0a01 	mov.w	sl, #1
 800740e:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8007412:	fa0a f202 	lsl.w	r2, sl, r2
 8007416:	420a      	tst	r2, r1
 8007418:	d003      	beq.n	8007422 <__gethex+0x1c4>
 800741a:	4553      	cmp	r3, sl
 800741c:	dc46      	bgt.n	80074ac <__gethex+0x24e>
 800741e:	f04f 0a02 	mov.w	sl, #2
 8007422:	4639      	mov	r1, r7
 8007424:	4628      	mov	r0, r5
 8007426:	f7ff fecb 	bl	80071c0 <rshift>
 800742a:	443c      	add	r4, r7
 800742c:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007430:	42a3      	cmp	r3, r4
 8007432:	da52      	bge.n	80074da <__gethex+0x27c>
 8007434:	4629      	mov	r1, r5
 8007436:	9802      	ldr	r0, [sp, #8]
 8007438:	f000 fac7 	bl	80079ca <_Bfree>
 800743c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800743e:	2300      	movs	r3, #0
 8007440:	6013      	str	r3, [r2, #0]
 8007442:	27a3      	movs	r7, #163	; 0xa3
 8007444:	e793      	b.n	800736e <__gethex+0x110>
 8007446:	3101      	adds	r1, #1
 8007448:	105b      	asrs	r3, r3, #1
 800744a:	e7b0      	b.n	80073ae <__gethex+0x150>
 800744c:	1e73      	subs	r3, r6, #1
 800744e:	9305      	str	r3, [sp, #20]
 8007450:	9a07      	ldr	r2, [sp, #28]
 8007452:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007456:	4293      	cmp	r3, r2
 8007458:	d018      	beq.n	800748c <__gethex+0x22e>
 800745a:	f1bb 0f20 	cmp.w	fp, #32
 800745e:	d107      	bne.n	8007470 <__gethex+0x212>
 8007460:	9b04      	ldr	r3, [sp, #16]
 8007462:	f8c3 a000 	str.w	sl, [r3]
 8007466:	3304      	adds	r3, #4
 8007468:	f04f 0a00 	mov.w	sl, #0
 800746c:	9304      	str	r3, [sp, #16]
 800746e:	46d3      	mov	fp, sl
 8007470:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8007474:	f7ff fede 	bl	8007234 <__hexdig_fun>
 8007478:	f000 000f 	and.w	r0, r0, #15
 800747c:	fa00 f00b 	lsl.w	r0, r0, fp
 8007480:	ea4a 0a00 	orr.w	sl, sl, r0
 8007484:	f10b 0b04 	add.w	fp, fp, #4
 8007488:	9b05      	ldr	r3, [sp, #20]
 800748a:	e00d      	b.n	80074a8 <__gethex+0x24a>
 800748c:	9b05      	ldr	r3, [sp, #20]
 800748e:	9a08      	ldr	r2, [sp, #32]
 8007490:	4413      	add	r3, r2
 8007492:	42bb      	cmp	r3, r7
 8007494:	d3e1      	bcc.n	800745a <__gethex+0x1fc>
 8007496:	4618      	mov	r0, r3
 8007498:	9a01      	ldr	r2, [sp, #4]
 800749a:	9903      	ldr	r1, [sp, #12]
 800749c:	9309      	str	r3, [sp, #36]	; 0x24
 800749e:	f001 fc52 	bl	8008d46 <strncmp>
 80074a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80074a4:	2800      	cmp	r0, #0
 80074a6:	d1d8      	bne.n	800745a <__gethex+0x1fc>
 80074a8:	461e      	mov	r6, r3
 80074aa:	e791      	b.n	80073d0 <__gethex+0x172>
 80074ac:	1eb9      	subs	r1, r7, #2
 80074ae:	4628      	mov	r0, r5
 80074b0:	f000 fe34 	bl	800811c <__any_on>
 80074b4:	2800      	cmp	r0, #0
 80074b6:	d0b2      	beq.n	800741e <__gethex+0x1c0>
 80074b8:	f04f 0a03 	mov.w	sl, #3
 80074bc:	e7b1      	b.n	8007422 <__gethex+0x1c4>
 80074be:	da09      	bge.n	80074d4 <__gethex+0x276>
 80074c0:	1bf7      	subs	r7, r6, r7
 80074c2:	4629      	mov	r1, r5
 80074c4:	463a      	mov	r2, r7
 80074c6:	9802      	ldr	r0, [sp, #8]
 80074c8:	f000 fc4a 	bl	8007d60 <__lshift>
 80074cc:	1be4      	subs	r4, r4, r7
 80074ce:	4605      	mov	r5, r0
 80074d0:	f100 0914 	add.w	r9, r0, #20
 80074d4:	f04f 0a00 	mov.w	sl, #0
 80074d8:	e7a8      	b.n	800742c <__gethex+0x1ce>
 80074da:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80074de:	42a0      	cmp	r0, r4
 80074e0:	dd6a      	ble.n	80075b8 <__gethex+0x35a>
 80074e2:	1b04      	subs	r4, r0, r4
 80074e4:	42a6      	cmp	r6, r4
 80074e6:	dc2e      	bgt.n	8007546 <__gethex+0x2e8>
 80074e8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80074ec:	2b02      	cmp	r3, #2
 80074ee:	d022      	beq.n	8007536 <__gethex+0x2d8>
 80074f0:	2b03      	cmp	r3, #3
 80074f2:	d024      	beq.n	800753e <__gethex+0x2e0>
 80074f4:	2b01      	cmp	r3, #1
 80074f6:	d115      	bne.n	8007524 <__gethex+0x2c6>
 80074f8:	42a6      	cmp	r6, r4
 80074fa:	d113      	bne.n	8007524 <__gethex+0x2c6>
 80074fc:	2e01      	cmp	r6, #1
 80074fe:	dc0b      	bgt.n	8007518 <__gethex+0x2ba>
 8007500:	9a06      	ldr	r2, [sp, #24]
 8007502:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8007506:	6013      	str	r3, [r2, #0]
 8007508:	2301      	movs	r3, #1
 800750a:	612b      	str	r3, [r5, #16]
 800750c:	f8c9 3000 	str.w	r3, [r9]
 8007510:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007512:	2762      	movs	r7, #98	; 0x62
 8007514:	601d      	str	r5, [r3, #0]
 8007516:	e72a      	b.n	800736e <__gethex+0x110>
 8007518:	1e71      	subs	r1, r6, #1
 800751a:	4628      	mov	r0, r5
 800751c:	f000 fdfe 	bl	800811c <__any_on>
 8007520:	2800      	cmp	r0, #0
 8007522:	d1ed      	bne.n	8007500 <__gethex+0x2a2>
 8007524:	4629      	mov	r1, r5
 8007526:	9802      	ldr	r0, [sp, #8]
 8007528:	f000 fa4f 	bl	80079ca <_Bfree>
 800752c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800752e:	2300      	movs	r3, #0
 8007530:	6013      	str	r3, [r2, #0]
 8007532:	2750      	movs	r7, #80	; 0x50
 8007534:	e71b      	b.n	800736e <__gethex+0x110>
 8007536:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007538:	2b00      	cmp	r3, #0
 800753a:	d0e1      	beq.n	8007500 <__gethex+0x2a2>
 800753c:	e7f2      	b.n	8007524 <__gethex+0x2c6>
 800753e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007540:	2b00      	cmp	r3, #0
 8007542:	d1dd      	bne.n	8007500 <__gethex+0x2a2>
 8007544:	e7ee      	b.n	8007524 <__gethex+0x2c6>
 8007546:	1e67      	subs	r7, r4, #1
 8007548:	f1ba 0f00 	cmp.w	sl, #0
 800754c:	d131      	bne.n	80075b2 <__gethex+0x354>
 800754e:	b127      	cbz	r7, 800755a <__gethex+0x2fc>
 8007550:	4639      	mov	r1, r7
 8007552:	4628      	mov	r0, r5
 8007554:	f000 fde2 	bl	800811c <__any_on>
 8007558:	4682      	mov	sl, r0
 800755a:	117a      	asrs	r2, r7, #5
 800755c:	2301      	movs	r3, #1
 800755e:	f007 071f 	and.w	r7, r7, #31
 8007562:	fa03 f707 	lsl.w	r7, r3, r7
 8007566:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 800756a:	4621      	mov	r1, r4
 800756c:	421f      	tst	r7, r3
 800756e:	4628      	mov	r0, r5
 8007570:	bf18      	it	ne
 8007572:	f04a 0a02 	orrne.w	sl, sl, #2
 8007576:	1b36      	subs	r6, r6, r4
 8007578:	f7ff fe22 	bl	80071c0 <rshift>
 800757c:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8007580:	2702      	movs	r7, #2
 8007582:	f1ba 0f00 	cmp.w	sl, #0
 8007586:	d048      	beq.n	800761a <__gethex+0x3bc>
 8007588:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800758c:	2b02      	cmp	r3, #2
 800758e:	d015      	beq.n	80075bc <__gethex+0x35e>
 8007590:	2b03      	cmp	r3, #3
 8007592:	d017      	beq.n	80075c4 <__gethex+0x366>
 8007594:	2b01      	cmp	r3, #1
 8007596:	d109      	bne.n	80075ac <__gethex+0x34e>
 8007598:	f01a 0f02 	tst.w	sl, #2
 800759c:	d006      	beq.n	80075ac <__gethex+0x34e>
 800759e:	f8d9 3000 	ldr.w	r3, [r9]
 80075a2:	ea4a 0a03 	orr.w	sl, sl, r3
 80075a6:	f01a 0f01 	tst.w	sl, #1
 80075aa:	d10e      	bne.n	80075ca <__gethex+0x36c>
 80075ac:	f047 0710 	orr.w	r7, r7, #16
 80075b0:	e033      	b.n	800761a <__gethex+0x3bc>
 80075b2:	f04f 0a01 	mov.w	sl, #1
 80075b6:	e7d0      	b.n	800755a <__gethex+0x2fc>
 80075b8:	2701      	movs	r7, #1
 80075ba:	e7e2      	b.n	8007582 <__gethex+0x324>
 80075bc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80075be:	f1c3 0301 	rsb	r3, r3, #1
 80075c2:	9315      	str	r3, [sp, #84]	; 0x54
 80075c4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d0f0      	beq.n	80075ac <__gethex+0x34e>
 80075ca:	f8d5 9010 	ldr.w	r9, [r5, #16]
 80075ce:	f105 0314 	add.w	r3, r5, #20
 80075d2:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 80075d6:	eb03 010a 	add.w	r1, r3, sl
 80075da:	f04f 0c00 	mov.w	ip, #0
 80075de:	4618      	mov	r0, r3
 80075e0:	f853 2b04 	ldr.w	r2, [r3], #4
 80075e4:	f1b2 3fff 	cmp.w	r2, #4294967295
 80075e8:	d01c      	beq.n	8007624 <__gethex+0x3c6>
 80075ea:	3201      	adds	r2, #1
 80075ec:	6002      	str	r2, [r0, #0]
 80075ee:	2f02      	cmp	r7, #2
 80075f0:	f105 0314 	add.w	r3, r5, #20
 80075f4:	d138      	bne.n	8007668 <__gethex+0x40a>
 80075f6:	f8d8 2000 	ldr.w	r2, [r8]
 80075fa:	3a01      	subs	r2, #1
 80075fc:	42b2      	cmp	r2, r6
 80075fe:	d10a      	bne.n	8007616 <__gethex+0x3b8>
 8007600:	1171      	asrs	r1, r6, #5
 8007602:	2201      	movs	r2, #1
 8007604:	f006 061f 	and.w	r6, r6, #31
 8007608:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800760c:	fa02 f606 	lsl.w	r6, r2, r6
 8007610:	421e      	tst	r6, r3
 8007612:	bf18      	it	ne
 8007614:	4617      	movne	r7, r2
 8007616:	f047 0720 	orr.w	r7, r7, #32
 800761a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800761c:	601d      	str	r5, [r3, #0]
 800761e:	9b06      	ldr	r3, [sp, #24]
 8007620:	601c      	str	r4, [r3, #0]
 8007622:	e6a4      	b.n	800736e <__gethex+0x110>
 8007624:	4299      	cmp	r1, r3
 8007626:	f843 cc04 	str.w	ip, [r3, #-4]
 800762a:	d8d8      	bhi.n	80075de <__gethex+0x380>
 800762c:	68ab      	ldr	r3, [r5, #8]
 800762e:	4599      	cmp	r9, r3
 8007630:	db12      	blt.n	8007658 <__gethex+0x3fa>
 8007632:	6869      	ldr	r1, [r5, #4]
 8007634:	9802      	ldr	r0, [sp, #8]
 8007636:	3101      	adds	r1, #1
 8007638:	f000 f993 	bl	8007962 <_Balloc>
 800763c:	692a      	ldr	r2, [r5, #16]
 800763e:	3202      	adds	r2, #2
 8007640:	f105 010c 	add.w	r1, r5, #12
 8007644:	4683      	mov	fp, r0
 8007646:	0092      	lsls	r2, r2, #2
 8007648:	300c      	adds	r0, #12
 800764a:	f000 f97f 	bl	800794c <memcpy>
 800764e:	4629      	mov	r1, r5
 8007650:	9802      	ldr	r0, [sp, #8]
 8007652:	f000 f9ba 	bl	80079ca <_Bfree>
 8007656:	465d      	mov	r5, fp
 8007658:	692b      	ldr	r3, [r5, #16]
 800765a:	1c5a      	adds	r2, r3, #1
 800765c:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8007660:	612a      	str	r2, [r5, #16]
 8007662:	2201      	movs	r2, #1
 8007664:	615a      	str	r2, [r3, #20]
 8007666:	e7c2      	b.n	80075ee <__gethex+0x390>
 8007668:	692a      	ldr	r2, [r5, #16]
 800766a:	454a      	cmp	r2, r9
 800766c:	dd0b      	ble.n	8007686 <__gethex+0x428>
 800766e:	2101      	movs	r1, #1
 8007670:	4628      	mov	r0, r5
 8007672:	f7ff fda5 	bl	80071c0 <rshift>
 8007676:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800767a:	3401      	adds	r4, #1
 800767c:	42a3      	cmp	r3, r4
 800767e:	f6ff aed9 	blt.w	8007434 <__gethex+0x1d6>
 8007682:	2701      	movs	r7, #1
 8007684:	e7c7      	b.n	8007616 <__gethex+0x3b8>
 8007686:	f016 061f 	ands.w	r6, r6, #31
 800768a:	d0fa      	beq.n	8007682 <__gethex+0x424>
 800768c:	449a      	add	sl, r3
 800768e:	f1c6 0620 	rsb	r6, r6, #32
 8007692:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8007696:	f000 fa28 	bl	8007aea <__hi0bits>
 800769a:	42b0      	cmp	r0, r6
 800769c:	dbe7      	blt.n	800766e <__gethex+0x410>
 800769e:	e7f0      	b.n	8007682 <__gethex+0x424>

080076a0 <L_shift>:
 80076a0:	f1c2 0208 	rsb	r2, r2, #8
 80076a4:	0092      	lsls	r2, r2, #2
 80076a6:	b570      	push	{r4, r5, r6, lr}
 80076a8:	f1c2 0620 	rsb	r6, r2, #32
 80076ac:	6843      	ldr	r3, [r0, #4]
 80076ae:	6804      	ldr	r4, [r0, #0]
 80076b0:	fa03 f506 	lsl.w	r5, r3, r6
 80076b4:	432c      	orrs	r4, r5
 80076b6:	40d3      	lsrs	r3, r2
 80076b8:	6004      	str	r4, [r0, #0]
 80076ba:	f840 3f04 	str.w	r3, [r0, #4]!
 80076be:	4288      	cmp	r0, r1
 80076c0:	d3f4      	bcc.n	80076ac <L_shift+0xc>
 80076c2:	bd70      	pop	{r4, r5, r6, pc}

080076c4 <__match>:
 80076c4:	b530      	push	{r4, r5, lr}
 80076c6:	6803      	ldr	r3, [r0, #0]
 80076c8:	3301      	adds	r3, #1
 80076ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 80076ce:	b914      	cbnz	r4, 80076d6 <__match+0x12>
 80076d0:	6003      	str	r3, [r0, #0]
 80076d2:	2001      	movs	r0, #1
 80076d4:	bd30      	pop	{r4, r5, pc}
 80076d6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80076da:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80076de:	2d19      	cmp	r5, #25
 80076e0:	bf98      	it	ls
 80076e2:	3220      	addls	r2, #32
 80076e4:	42a2      	cmp	r2, r4
 80076e6:	d0f0      	beq.n	80076ca <__match+0x6>
 80076e8:	2000      	movs	r0, #0
 80076ea:	e7f3      	b.n	80076d4 <__match+0x10>

080076ec <__hexnan>:
 80076ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076f0:	680b      	ldr	r3, [r1, #0]
 80076f2:	6801      	ldr	r1, [r0, #0]
 80076f4:	115f      	asrs	r7, r3, #5
 80076f6:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 80076fa:	f013 031f 	ands.w	r3, r3, #31
 80076fe:	b087      	sub	sp, #28
 8007700:	bf18      	it	ne
 8007702:	3704      	addne	r7, #4
 8007704:	2500      	movs	r5, #0
 8007706:	1f3e      	subs	r6, r7, #4
 8007708:	4682      	mov	sl, r0
 800770a:	4690      	mov	r8, r2
 800770c:	9301      	str	r3, [sp, #4]
 800770e:	f847 5c04 	str.w	r5, [r7, #-4]
 8007712:	46b1      	mov	r9, r6
 8007714:	4634      	mov	r4, r6
 8007716:	9502      	str	r5, [sp, #8]
 8007718:	46ab      	mov	fp, r5
 800771a:	784a      	ldrb	r2, [r1, #1]
 800771c:	1c4b      	adds	r3, r1, #1
 800771e:	9303      	str	r3, [sp, #12]
 8007720:	b342      	cbz	r2, 8007774 <__hexnan+0x88>
 8007722:	4610      	mov	r0, r2
 8007724:	9105      	str	r1, [sp, #20]
 8007726:	9204      	str	r2, [sp, #16]
 8007728:	f7ff fd84 	bl	8007234 <__hexdig_fun>
 800772c:	2800      	cmp	r0, #0
 800772e:	d143      	bne.n	80077b8 <__hexnan+0xcc>
 8007730:	9a04      	ldr	r2, [sp, #16]
 8007732:	9905      	ldr	r1, [sp, #20]
 8007734:	2a20      	cmp	r2, #32
 8007736:	d818      	bhi.n	800776a <__hexnan+0x7e>
 8007738:	9b02      	ldr	r3, [sp, #8]
 800773a:	459b      	cmp	fp, r3
 800773c:	dd13      	ble.n	8007766 <__hexnan+0x7a>
 800773e:	454c      	cmp	r4, r9
 8007740:	d206      	bcs.n	8007750 <__hexnan+0x64>
 8007742:	2d07      	cmp	r5, #7
 8007744:	dc04      	bgt.n	8007750 <__hexnan+0x64>
 8007746:	462a      	mov	r2, r5
 8007748:	4649      	mov	r1, r9
 800774a:	4620      	mov	r0, r4
 800774c:	f7ff ffa8 	bl	80076a0 <L_shift>
 8007750:	4544      	cmp	r4, r8
 8007752:	d944      	bls.n	80077de <__hexnan+0xf2>
 8007754:	2300      	movs	r3, #0
 8007756:	f1a4 0904 	sub.w	r9, r4, #4
 800775a:	f844 3c04 	str.w	r3, [r4, #-4]
 800775e:	f8cd b008 	str.w	fp, [sp, #8]
 8007762:	464c      	mov	r4, r9
 8007764:	461d      	mov	r5, r3
 8007766:	9903      	ldr	r1, [sp, #12]
 8007768:	e7d7      	b.n	800771a <__hexnan+0x2e>
 800776a:	2a29      	cmp	r2, #41	; 0x29
 800776c:	d14a      	bne.n	8007804 <__hexnan+0x118>
 800776e:	3102      	adds	r1, #2
 8007770:	f8ca 1000 	str.w	r1, [sl]
 8007774:	f1bb 0f00 	cmp.w	fp, #0
 8007778:	d044      	beq.n	8007804 <__hexnan+0x118>
 800777a:	454c      	cmp	r4, r9
 800777c:	d206      	bcs.n	800778c <__hexnan+0xa0>
 800777e:	2d07      	cmp	r5, #7
 8007780:	dc04      	bgt.n	800778c <__hexnan+0xa0>
 8007782:	462a      	mov	r2, r5
 8007784:	4649      	mov	r1, r9
 8007786:	4620      	mov	r0, r4
 8007788:	f7ff ff8a 	bl	80076a0 <L_shift>
 800778c:	4544      	cmp	r4, r8
 800778e:	d928      	bls.n	80077e2 <__hexnan+0xf6>
 8007790:	4643      	mov	r3, r8
 8007792:	f854 2b04 	ldr.w	r2, [r4], #4
 8007796:	f843 2b04 	str.w	r2, [r3], #4
 800779a:	42a6      	cmp	r6, r4
 800779c:	d2f9      	bcs.n	8007792 <__hexnan+0xa6>
 800779e:	2200      	movs	r2, #0
 80077a0:	f843 2b04 	str.w	r2, [r3], #4
 80077a4:	429e      	cmp	r6, r3
 80077a6:	d2fb      	bcs.n	80077a0 <__hexnan+0xb4>
 80077a8:	6833      	ldr	r3, [r6, #0]
 80077aa:	b91b      	cbnz	r3, 80077b4 <__hexnan+0xc8>
 80077ac:	4546      	cmp	r6, r8
 80077ae:	d127      	bne.n	8007800 <__hexnan+0x114>
 80077b0:	2301      	movs	r3, #1
 80077b2:	6033      	str	r3, [r6, #0]
 80077b4:	2005      	movs	r0, #5
 80077b6:	e026      	b.n	8007806 <__hexnan+0x11a>
 80077b8:	3501      	adds	r5, #1
 80077ba:	2d08      	cmp	r5, #8
 80077bc:	f10b 0b01 	add.w	fp, fp, #1
 80077c0:	dd06      	ble.n	80077d0 <__hexnan+0xe4>
 80077c2:	4544      	cmp	r4, r8
 80077c4:	d9cf      	bls.n	8007766 <__hexnan+0x7a>
 80077c6:	2300      	movs	r3, #0
 80077c8:	f844 3c04 	str.w	r3, [r4, #-4]
 80077cc:	2501      	movs	r5, #1
 80077ce:	3c04      	subs	r4, #4
 80077d0:	6822      	ldr	r2, [r4, #0]
 80077d2:	f000 000f 	and.w	r0, r0, #15
 80077d6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80077da:	6020      	str	r0, [r4, #0]
 80077dc:	e7c3      	b.n	8007766 <__hexnan+0x7a>
 80077de:	2508      	movs	r5, #8
 80077e0:	e7c1      	b.n	8007766 <__hexnan+0x7a>
 80077e2:	9b01      	ldr	r3, [sp, #4]
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d0df      	beq.n	80077a8 <__hexnan+0xbc>
 80077e8:	f04f 32ff 	mov.w	r2, #4294967295
 80077ec:	f1c3 0320 	rsb	r3, r3, #32
 80077f0:	fa22 f303 	lsr.w	r3, r2, r3
 80077f4:	f857 2c04 	ldr.w	r2, [r7, #-4]
 80077f8:	401a      	ands	r2, r3
 80077fa:	f847 2c04 	str.w	r2, [r7, #-4]
 80077fe:	e7d3      	b.n	80077a8 <__hexnan+0xbc>
 8007800:	3e04      	subs	r6, #4
 8007802:	e7d1      	b.n	80077a8 <__hexnan+0xbc>
 8007804:	2004      	movs	r0, #4
 8007806:	b007      	add	sp, #28
 8007808:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800780c <__locale_ctype_ptr_l>:
 800780c:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8007810:	4770      	bx	lr
	...

08007814 <__locale_ctype_ptr>:
 8007814:	4b04      	ldr	r3, [pc, #16]	; (8007828 <__locale_ctype_ptr+0x14>)
 8007816:	4a05      	ldr	r2, [pc, #20]	; (800782c <__locale_ctype_ptr+0x18>)
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	6a1b      	ldr	r3, [r3, #32]
 800781c:	2b00      	cmp	r3, #0
 800781e:	bf08      	it	eq
 8007820:	4613      	moveq	r3, r2
 8007822:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 8007826:	4770      	bx	lr
 8007828:	2000000c 	.word	0x2000000c
 800782c:	20000070 	.word	0x20000070

08007830 <__localeconv_l>:
 8007830:	30f0      	adds	r0, #240	; 0xf0
 8007832:	4770      	bx	lr

08007834 <_localeconv_r>:
 8007834:	4b04      	ldr	r3, [pc, #16]	; (8007848 <_localeconv_r+0x14>)
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	6a18      	ldr	r0, [r3, #32]
 800783a:	4b04      	ldr	r3, [pc, #16]	; (800784c <_localeconv_r+0x18>)
 800783c:	2800      	cmp	r0, #0
 800783e:	bf08      	it	eq
 8007840:	4618      	moveq	r0, r3
 8007842:	30f0      	adds	r0, #240	; 0xf0
 8007844:	4770      	bx	lr
 8007846:	bf00      	nop
 8007848:	2000000c 	.word	0x2000000c
 800784c:	20000070 	.word	0x20000070

08007850 <__swhatbuf_r>:
 8007850:	b570      	push	{r4, r5, r6, lr}
 8007852:	460e      	mov	r6, r1
 8007854:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007858:	2900      	cmp	r1, #0
 800785a:	b096      	sub	sp, #88	; 0x58
 800785c:	4614      	mov	r4, r2
 800785e:	461d      	mov	r5, r3
 8007860:	da07      	bge.n	8007872 <__swhatbuf_r+0x22>
 8007862:	2300      	movs	r3, #0
 8007864:	602b      	str	r3, [r5, #0]
 8007866:	89b3      	ldrh	r3, [r6, #12]
 8007868:	061a      	lsls	r2, r3, #24
 800786a:	d410      	bmi.n	800788e <__swhatbuf_r+0x3e>
 800786c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007870:	e00e      	b.n	8007890 <__swhatbuf_r+0x40>
 8007872:	466a      	mov	r2, sp
 8007874:	f001 fbe2 	bl	800903c <_fstat_r>
 8007878:	2800      	cmp	r0, #0
 800787a:	dbf2      	blt.n	8007862 <__swhatbuf_r+0x12>
 800787c:	9a01      	ldr	r2, [sp, #4]
 800787e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007882:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007886:	425a      	negs	r2, r3
 8007888:	415a      	adcs	r2, r3
 800788a:	602a      	str	r2, [r5, #0]
 800788c:	e7ee      	b.n	800786c <__swhatbuf_r+0x1c>
 800788e:	2340      	movs	r3, #64	; 0x40
 8007890:	2000      	movs	r0, #0
 8007892:	6023      	str	r3, [r4, #0]
 8007894:	b016      	add	sp, #88	; 0x58
 8007896:	bd70      	pop	{r4, r5, r6, pc}

08007898 <__smakebuf_r>:
 8007898:	898b      	ldrh	r3, [r1, #12]
 800789a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800789c:	079d      	lsls	r5, r3, #30
 800789e:	4606      	mov	r6, r0
 80078a0:	460c      	mov	r4, r1
 80078a2:	d507      	bpl.n	80078b4 <__smakebuf_r+0x1c>
 80078a4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80078a8:	6023      	str	r3, [r4, #0]
 80078aa:	6123      	str	r3, [r4, #16]
 80078ac:	2301      	movs	r3, #1
 80078ae:	6163      	str	r3, [r4, #20]
 80078b0:	b002      	add	sp, #8
 80078b2:	bd70      	pop	{r4, r5, r6, pc}
 80078b4:	ab01      	add	r3, sp, #4
 80078b6:	466a      	mov	r2, sp
 80078b8:	f7ff ffca 	bl	8007850 <__swhatbuf_r>
 80078bc:	9900      	ldr	r1, [sp, #0]
 80078be:	4605      	mov	r5, r0
 80078c0:	4630      	mov	r0, r6
 80078c2:	f000 fca9 	bl	8008218 <_malloc_r>
 80078c6:	b948      	cbnz	r0, 80078dc <__smakebuf_r+0x44>
 80078c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80078cc:	059a      	lsls	r2, r3, #22
 80078ce:	d4ef      	bmi.n	80078b0 <__smakebuf_r+0x18>
 80078d0:	f023 0303 	bic.w	r3, r3, #3
 80078d4:	f043 0302 	orr.w	r3, r3, #2
 80078d8:	81a3      	strh	r3, [r4, #12]
 80078da:	e7e3      	b.n	80078a4 <__smakebuf_r+0xc>
 80078dc:	4b0d      	ldr	r3, [pc, #52]	; (8007914 <__smakebuf_r+0x7c>)
 80078de:	62b3      	str	r3, [r6, #40]	; 0x28
 80078e0:	89a3      	ldrh	r3, [r4, #12]
 80078e2:	6020      	str	r0, [r4, #0]
 80078e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80078e8:	81a3      	strh	r3, [r4, #12]
 80078ea:	9b00      	ldr	r3, [sp, #0]
 80078ec:	6163      	str	r3, [r4, #20]
 80078ee:	9b01      	ldr	r3, [sp, #4]
 80078f0:	6120      	str	r0, [r4, #16]
 80078f2:	b15b      	cbz	r3, 800790c <__smakebuf_r+0x74>
 80078f4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80078f8:	4630      	mov	r0, r6
 80078fa:	f001 fbb1 	bl	8009060 <_isatty_r>
 80078fe:	b128      	cbz	r0, 800790c <__smakebuf_r+0x74>
 8007900:	89a3      	ldrh	r3, [r4, #12]
 8007902:	f023 0303 	bic.w	r3, r3, #3
 8007906:	f043 0301 	orr.w	r3, r3, #1
 800790a:	81a3      	strh	r3, [r4, #12]
 800790c:	89a3      	ldrh	r3, [r4, #12]
 800790e:	431d      	orrs	r5, r3
 8007910:	81a5      	strh	r5, [r4, #12]
 8007912:	e7cd      	b.n	80078b0 <__smakebuf_r+0x18>
 8007914:	0800703d 	.word	0x0800703d

08007918 <malloc>:
 8007918:	4b02      	ldr	r3, [pc, #8]	; (8007924 <malloc+0xc>)
 800791a:	4601      	mov	r1, r0
 800791c:	6818      	ldr	r0, [r3, #0]
 800791e:	f000 bc7b 	b.w	8008218 <_malloc_r>
 8007922:	bf00      	nop
 8007924:	2000000c 	.word	0x2000000c

08007928 <__ascii_mbtowc>:
 8007928:	b082      	sub	sp, #8
 800792a:	b901      	cbnz	r1, 800792e <__ascii_mbtowc+0x6>
 800792c:	a901      	add	r1, sp, #4
 800792e:	b142      	cbz	r2, 8007942 <__ascii_mbtowc+0x1a>
 8007930:	b14b      	cbz	r3, 8007946 <__ascii_mbtowc+0x1e>
 8007932:	7813      	ldrb	r3, [r2, #0]
 8007934:	600b      	str	r3, [r1, #0]
 8007936:	7812      	ldrb	r2, [r2, #0]
 8007938:	1c10      	adds	r0, r2, #0
 800793a:	bf18      	it	ne
 800793c:	2001      	movne	r0, #1
 800793e:	b002      	add	sp, #8
 8007940:	4770      	bx	lr
 8007942:	4610      	mov	r0, r2
 8007944:	e7fb      	b.n	800793e <__ascii_mbtowc+0x16>
 8007946:	f06f 0001 	mvn.w	r0, #1
 800794a:	e7f8      	b.n	800793e <__ascii_mbtowc+0x16>

0800794c <memcpy>:
 800794c:	b510      	push	{r4, lr}
 800794e:	1e43      	subs	r3, r0, #1
 8007950:	440a      	add	r2, r1
 8007952:	4291      	cmp	r1, r2
 8007954:	d100      	bne.n	8007958 <memcpy+0xc>
 8007956:	bd10      	pop	{r4, pc}
 8007958:	f811 4b01 	ldrb.w	r4, [r1], #1
 800795c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007960:	e7f7      	b.n	8007952 <memcpy+0x6>

08007962 <_Balloc>:
 8007962:	b570      	push	{r4, r5, r6, lr}
 8007964:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007966:	4604      	mov	r4, r0
 8007968:	460e      	mov	r6, r1
 800796a:	b93d      	cbnz	r5, 800797c <_Balloc+0x1a>
 800796c:	2010      	movs	r0, #16
 800796e:	f7ff ffd3 	bl	8007918 <malloc>
 8007972:	6260      	str	r0, [r4, #36]	; 0x24
 8007974:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007978:	6005      	str	r5, [r0, #0]
 800797a:	60c5      	str	r5, [r0, #12]
 800797c:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800797e:	68eb      	ldr	r3, [r5, #12]
 8007980:	b183      	cbz	r3, 80079a4 <_Balloc+0x42>
 8007982:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007984:	68db      	ldr	r3, [r3, #12]
 8007986:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800798a:	b9b8      	cbnz	r0, 80079bc <_Balloc+0x5a>
 800798c:	2101      	movs	r1, #1
 800798e:	fa01 f506 	lsl.w	r5, r1, r6
 8007992:	1d6a      	adds	r2, r5, #5
 8007994:	0092      	lsls	r2, r2, #2
 8007996:	4620      	mov	r0, r4
 8007998:	f000 fbe1 	bl	800815e <_calloc_r>
 800799c:	b160      	cbz	r0, 80079b8 <_Balloc+0x56>
 800799e:	e9c0 6501 	strd	r6, r5, [r0, #4]
 80079a2:	e00e      	b.n	80079c2 <_Balloc+0x60>
 80079a4:	2221      	movs	r2, #33	; 0x21
 80079a6:	2104      	movs	r1, #4
 80079a8:	4620      	mov	r0, r4
 80079aa:	f000 fbd8 	bl	800815e <_calloc_r>
 80079ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80079b0:	60e8      	str	r0, [r5, #12]
 80079b2:	68db      	ldr	r3, [r3, #12]
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	d1e4      	bne.n	8007982 <_Balloc+0x20>
 80079b8:	2000      	movs	r0, #0
 80079ba:	bd70      	pop	{r4, r5, r6, pc}
 80079bc:	6802      	ldr	r2, [r0, #0]
 80079be:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80079c2:	2300      	movs	r3, #0
 80079c4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80079c8:	e7f7      	b.n	80079ba <_Balloc+0x58>

080079ca <_Bfree>:
 80079ca:	b570      	push	{r4, r5, r6, lr}
 80079cc:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80079ce:	4606      	mov	r6, r0
 80079d0:	460d      	mov	r5, r1
 80079d2:	b93c      	cbnz	r4, 80079e4 <_Bfree+0x1a>
 80079d4:	2010      	movs	r0, #16
 80079d6:	f7ff ff9f 	bl	8007918 <malloc>
 80079da:	6270      	str	r0, [r6, #36]	; 0x24
 80079dc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80079e0:	6004      	str	r4, [r0, #0]
 80079e2:	60c4      	str	r4, [r0, #12]
 80079e4:	b13d      	cbz	r5, 80079f6 <_Bfree+0x2c>
 80079e6:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80079e8:	686a      	ldr	r2, [r5, #4]
 80079ea:	68db      	ldr	r3, [r3, #12]
 80079ec:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80079f0:	6029      	str	r1, [r5, #0]
 80079f2:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80079f6:	bd70      	pop	{r4, r5, r6, pc}

080079f8 <__multadd>:
 80079f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80079fc:	690d      	ldr	r5, [r1, #16]
 80079fe:	461f      	mov	r7, r3
 8007a00:	4606      	mov	r6, r0
 8007a02:	460c      	mov	r4, r1
 8007a04:	f101 0c14 	add.w	ip, r1, #20
 8007a08:	2300      	movs	r3, #0
 8007a0a:	f8dc 0000 	ldr.w	r0, [ip]
 8007a0e:	b281      	uxth	r1, r0
 8007a10:	fb02 7101 	mla	r1, r2, r1, r7
 8007a14:	0c0f      	lsrs	r7, r1, #16
 8007a16:	0c00      	lsrs	r0, r0, #16
 8007a18:	fb02 7000 	mla	r0, r2, r0, r7
 8007a1c:	b289      	uxth	r1, r1
 8007a1e:	3301      	adds	r3, #1
 8007a20:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8007a24:	429d      	cmp	r5, r3
 8007a26:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8007a2a:	f84c 1b04 	str.w	r1, [ip], #4
 8007a2e:	dcec      	bgt.n	8007a0a <__multadd+0x12>
 8007a30:	b1d7      	cbz	r7, 8007a68 <__multadd+0x70>
 8007a32:	68a3      	ldr	r3, [r4, #8]
 8007a34:	42ab      	cmp	r3, r5
 8007a36:	dc12      	bgt.n	8007a5e <__multadd+0x66>
 8007a38:	6861      	ldr	r1, [r4, #4]
 8007a3a:	4630      	mov	r0, r6
 8007a3c:	3101      	adds	r1, #1
 8007a3e:	f7ff ff90 	bl	8007962 <_Balloc>
 8007a42:	6922      	ldr	r2, [r4, #16]
 8007a44:	3202      	adds	r2, #2
 8007a46:	f104 010c 	add.w	r1, r4, #12
 8007a4a:	4680      	mov	r8, r0
 8007a4c:	0092      	lsls	r2, r2, #2
 8007a4e:	300c      	adds	r0, #12
 8007a50:	f7ff ff7c 	bl	800794c <memcpy>
 8007a54:	4621      	mov	r1, r4
 8007a56:	4630      	mov	r0, r6
 8007a58:	f7ff ffb7 	bl	80079ca <_Bfree>
 8007a5c:	4644      	mov	r4, r8
 8007a5e:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007a62:	3501      	adds	r5, #1
 8007a64:	615f      	str	r7, [r3, #20]
 8007a66:	6125      	str	r5, [r4, #16]
 8007a68:	4620      	mov	r0, r4
 8007a6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08007a6e <__s2b>:
 8007a6e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007a72:	460c      	mov	r4, r1
 8007a74:	4615      	mov	r5, r2
 8007a76:	461f      	mov	r7, r3
 8007a78:	2209      	movs	r2, #9
 8007a7a:	3308      	adds	r3, #8
 8007a7c:	4606      	mov	r6, r0
 8007a7e:	fb93 f3f2 	sdiv	r3, r3, r2
 8007a82:	2100      	movs	r1, #0
 8007a84:	2201      	movs	r2, #1
 8007a86:	429a      	cmp	r2, r3
 8007a88:	db20      	blt.n	8007acc <__s2b+0x5e>
 8007a8a:	4630      	mov	r0, r6
 8007a8c:	f7ff ff69 	bl	8007962 <_Balloc>
 8007a90:	9b08      	ldr	r3, [sp, #32]
 8007a92:	6143      	str	r3, [r0, #20]
 8007a94:	2d09      	cmp	r5, #9
 8007a96:	f04f 0301 	mov.w	r3, #1
 8007a9a:	6103      	str	r3, [r0, #16]
 8007a9c:	dd19      	ble.n	8007ad2 <__s2b+0x64>
 8007a9e:	f104 0809 	add.w	r8, r4, #9
 8007aa2:	46c1      	mov	r9, r8
 8007aa4:	442c      	add	r4, r5
 8007aa6:	f819 3b01 	ldrb.w	r3, [r9], #1
 8007aaa:	4601      	mov	r1, r0
 8007aac:	3b30      	subs	r3, #48	; 0x30
 8007aae:	220a      	movs	r2, #10
 8007ab0:	4630      	mov	r0, r6
 8007ab2:	f7ff ffa1 	bl	80079f8 <__multadd>
 8007ab6:	45a1      	cmp	r9, r4
 8007ab8:	d1f5      	bne.n	8007aa6 <__s2b+0x38>
 8007aba:	eb08 0405 	add.w	r4, r8, r5
 8007abe:	3c08      	subs	r4, #8
 8007ac0:	1b2d      	subs	r5, r5, r4
 8007ac2:	1963      	adds	r3, r4, r5
 8007ac4:	42bb      	cmp	r3, r7
 8007ac6:	db07      	blt.n	8007ad8 <__s2b+0x6a>
 8007ac8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007acc:	0052      	lsls	r2, r2, #1
 8007ace:	3101      	adds	r1, #1
 8007ad0:	e7d9      	b.n	8007a86 <__s2b+0x18>
 8007ad2:	340a      	adds	r4, #10
 8007ad4:	2509      	movs	r5, #9
 8007ad6:	e7f3      	b.n	8007ac0 <__s2b+0x52>
 8007ad8:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007adc:	4601      	mov	r1, r0
 8007ade:	3b30      	subs	r3, #48	; 0x30
 8007ae0:	220a      	movs	r2, #10
 8007ae2:	4630      	mov	r0, r6
 8007ae4:	f7ff ff88 	bl	80079f8 <__multadd>
 8007ae8:	e7eb      	b.n	8007ac2 <__s2b+0x54>

08007aea <__hi0bits>:
 8007aea:	0c02      	lsrs	r2, r0, #16
 8007aec:	0412      	lsls	r2, r2, #16
 8007aee:	4603      	mov	r3, r0
 8007af0:	b9b2      	cbnz	r2, 8007b20 <__hi0bits+0x36>
 8007af2:	0403      	lsls	r3, r0, #16
 8007af4:	2010      	movs	r0, #16
 8007af6:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8007afa:	bf04      	itt	eq
 8007afc:	021b      	lsleq	r3, r3, #8
 8007afe:	3008      	addeq	r0, #8
 8007b00:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8007b04:	bf04      	itt	eq
 8007b06:	011b      	lsleq	r3, r3, #4
 8007b08:	3004      	addeq	r0, #4
 8007b0a:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8007b0e:	bf04      	itt	eq
 8007b10:	009b      	lsleq	r3, r3, #2
 8007b12:	3002      	addeq	r0, #2
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	db06      	blt.n	8007b26 <__hi0bits+0x3c>
 8007b18:	005b      	lsls	r3, r3, #1
 8007b1a:	d503      	bpl.n	8007b24 <__hi0bits+0x3a>
 8007b1c:	3001      	adds	r0, #1
 8007b1e:	4770      	bx	lr
 8007b20:	2000      	movs	r0, #0
 8007b22:	e7e8      	b.n	8007af6 <__hi0bits+0xc>
 8007b24:	2020      	movs	r0, #32
 8007b26:	4770      	bx	lr

08007b28 <__lo0bits>:
 8007b28:	6803      	ldr	r3, [r0, #0]
 8007b2a:	f013 0207 	ands.w	r2, r3, #7
 8007b2e:	4601      	mov	r1, r0
 8007b30:	d00b      	beq.n	8007b4a <__lo0bits+0x22>
 8007b32:	07da      	lsls	r2, r3, #31
 8007b34:	d423      	bmi.n	8007b7e <__lo0bits+0x56>
 8007b36:	0798      	lsls	r0, r3, #30
 8007b38:	bf49      	itett	mi
 8007b3a:	085b      	lsrmi	r3, r3, #1
 8007b3c:	089b      	lsrpl	r3, r3, #2
 8007b3e:	2001      	movmi	r0, #1
 8007b40:	600b      	strmi	r3, [r1, #0]
 8007b42:	bf5c      	itt	pl
 8007b44:	600b      	strpl	r3, [r1, #0]
 8007b46:	2002      	movpl	r0, #2
 8007b48:	4770      	bx	lr
 8007b4a:	b298      	uxth	r0, r3
 8007b4c:	b9a8      	cbnz	r0, 8007b7a <__lo0bits+0x52>
 8007b4e:	0c1b      	lsrs	r3, r3, #16
 8007b50:	2010      	movs	r0, #16
 8007b52:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007b56:	bf04      	itt	eq
 8007b58:	0a1b      	lsreq	r3, r3, #8
 8007b5a:	3008      	addeq	r0, #8
 8007b5c:	071a      	lsls	r2, r3, #28
 8007b5e:	bf04      	itt	eq
 8007b60:	091b      	lsreq	r3, r3, #4
 8007b62:	3004      	addeq	r0, #4
 8007b64:	079a      	lsls	r2, r3, #30
 8007b66:	bf04      	itt	eq
 8007b68:	089b      	lsreq	r3, r3, #2
 8007b6a:	3002      	addeq	r0, #2
 8007b6c:	07da      	lsls	r2, r3, #31
 8007b6e:	d402      	bmi.n	8007b76 <__lo0bits+0x4e>
 8007b70:	085b      	lsrs	r3, r3, #1
 8007b72:	d006      	beq.n	8007b82 <__lo0bits+0x5a>
 8007b74:	3001      	adds	r0, #1
 8007b76:	600b      	str	r3, [r1, #0]
 8007b78:	4770      	bx	lr
 8007b7a:	4610      	mov	r0, r2
 8007b7c:	e7e9      	b.n	8007b52 <__lo0bits+0x2a>
 8007b7e:	2000      	movs	r0, #0
 8007b80:	4770      	bx	lr
 8007b82:	2020      	movs	r0, #32
 8007b84:	4770      	bx	lr

08007b86 <__i2b>:
 8007b86:	b510      	push	{r4, lr}
 8007b88:	460c      	mov	r4, r1
 8007b8a:	2101      	movs	r1, #1
 8007b8c:	f7ff fee9 	bl	8007962 <_Balloc>
 8007b90:	2201      	movs	r2, #1
 8007b92:	6144      	str	r4, [r0, #20]
 8007b94:	6102      	str	r2, [r0, #16]
 8007b96:	bd10      	pop	{r4, pc}

08007b98 <__multiply>:
 8007b98:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b9c:	4614      	mov	r4, r2
 8007b9e:	690a      	ldr	r2, [r1, #16]
 8007ba0:	6923      	ldr	r3, [r4, #16]
 8007ba2:	429a      	cmp	r2, r3
 8007ba4:	bfb8      	it	lt
 8007ba6:	460b      	movlt	r3, r1
 8007ba8:	4688      	mov	r8, r1
 8007baa:	bfbc      	itt	lt
 8007bac:	46a0      	movlt	r8, r4
 8007bae:	461c      	movlt	r4, r3
 8007bb0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007bb4:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8007bb8:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007bbc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007bc0:	eb07 0609 	add.w	r6, r7, r9
 8007bc4:	42b3      	cmp	r3, r6
 8007bc6:	bfb8      	it	lt
 8007bc8:	3101      	addlt	r1, #1
 8007bca:	f7ff feca 	bl	8007962 <_Balloc>
 8007bce:	f100 0514 	add.w	r5, r0, #20
 8007bd2:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8007bd6:	462b      	mov	r3, r5
 8007bd8:	2200      	movs	r2, #0
 8007bda:	4573      	cmp	r3, lr
 8007bdc:	d316      	bcc.n	8007c0c <__multiply+0x74>
 8007bde:	f104 0214 	add.w	r2, r4, #20
 8007be2:	f108 0114 	add.w	r1, r8, #20
 8007be6:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8007bea:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8007bee:	9300      	str	r3, [sp, #0]
 8007bf0:	9b00      	ldr	r3, [sp, #0]
 8007bf2:	9201      	str	r2, [sp, #4]
 8007bf4:	4293      	cmp	r3, r2
 8007bf6:	d80c      	bhi.n	8007c12 <__multiply+0x7a>
 8007bf8:	2e00      	cmp	r6, #0
 8007bfa:	dd03      	ble.n	8007c04 <__multiply+0x6c>
 8007bfc:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d05d      	beq.n	8007cc0 <__multiply+0x128>
 8007c04:	6106      	str	r6, [r0, #16]
 8007c06:	b003      	add	sp, #12
 8007c08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c0c:	f843 2b04 	str.w	r2, [r3], #4
 8007c10:	e7e3      	b.n	8007bda <__multiply+0x42>
 8007c12:	f8b2 b000 	ldrh.w	fp, [r2]
 8007c16:	f1bb 0f00 	cmp.w	fp, #0
 8007c1a:	d023      	beq.n	8007c64 <__multiply+0xcc>
 8007c1c:	4689      	mov	r9, r1
 8007c1e:	46ac      	mov	ip, r5
 8007c20:	f04f 0800 	mov.w	r8, #0
 8007c24:	f859 4b04 	ldr.w	r4, [r9], #4
 8007c28:	f8dc a000 	ldr.w	sl, [ip]
 8007c2c:	b2a3      	uxth	r3, r4
 8007c2e:	fa1f fa8a 	uxth.w	sl, sl
 8007c32:	fb0b a303 	mla	r3, fp, r3, sl
 8007c36:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8007c3a:	f8dc 4000 	ldr.w	r4, [ip]
 8007c3e:	4443      	add	r3, r8
 8007c40:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8007c44:	fb0b 840a 	mla	r4, fp, sl, r8
 8007c48:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8007c4c:	46e2      	mov	sl, ip
 8007c4e:	b29b      	uxth	r3, r3
 8007c50:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8007c54:	454f      	cmp	r7, r9
 8007c56:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8007c5a:	f84a 3b04 	str.w	r3, [sl], #4
 8007c5e:	d82b      	bhi.n	8007cb8 <__multiply+0x120>
 8007c60:	f8cc 8004 	str.w	r8, [ip, #4]
 8007c64:	9b01      	ldr	r3, [sp, #4]
 8007c66:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8007c6a:	3204      	adds	r2, #4
 8007c6c:	f1ba 0f00 	cmp.w	sl, #0
 8007c70:	d020      	beq.n	8007cb4 <__multiply+0x11c>
 8007c72:	682b      	ldr	r3, [r5, #0]
 8007c74:	4689      	mov	r9, r1
 8007c76:	46a8      	mov	r8, r5
 8007c78:	f04f 0b00 	mov.w	fp, #0
 8007c7c:	f8b9 c000 	ldrh.w	ip, [r9]
 8007c80:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8007c84:	fb0a 440c 	mla	r4, sl, ip, r4
 8007c88:	445c      	add	r4, fp
 8007c8a:	46c4      	mov	ip, r8
 8007c8c:	b29b      	uxth	r3, r3
 8007c8e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8007c92:	f84c 3b04 	str.w	r3, [ip], #4
 8007c96:	f859 3b04 	ldr.w	r3, [r9], #4
 8007c9a:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8007c9e:	0c1b      	lsrs	r3, r3, #16
 8007ca0:	fb0a b303 	mla	r3, sl, r3, fp
 8007ca4:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8007ca8:	454f      	cmp	r7, r9
 8007caa:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8007cae:	d805      	bhi.n	8007cbc <__multiply+0x124>
 8007cb0:	f8c8 3004 	str.w	r3, [r8, #4]
 8007cb4:	3504      	adds	r5, #4
 8007cb6:	e79b      	b.n	8007bf0 <__multiply+0x58>
 8007cb8:	46d4      	mov	ip, sl
 8007cba:	e7b3      	b.n	8007c24 <__multiply+0x8c>
 8007cbc:	46e0      	mov	r8, ip
 8007cbe:	e7dd      	b.n	8007c7c <__multiply+0xe4>
 8007cc0:	3e01      	subs	r6, #1
 8007cc2:	e799      	b.n	8007bf8 <__multiply+0x60>

08007cc4 <__pow5mult>:
 8007cc4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007cc8:	4615      	mov	r5, r2
 8007cca:	f012 0203 	ands.w	r2, r2, #3
 8007cce:	4606      	mov	r6, r0
 8007cd0:	460f      	mov	r7, r1
 8007cd2:	d007      	beq.n	8007ce4 <__pow5mult+0x20>
 8007cd4:	3a01      	subs	r2, #1
 8007cd6:	4c21      	ldr	r4, [pc, #132]	; (8007d5c <__pow5mult+0x98>)
 8007cd8:	2300      	movs	r3, #0
 8007cda:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007cde:	f7ff fe8b 	bl	80079f8 <__multadd>
 8007ce2:	4607      	mov	r7, r0
 8007ce4:	10ad      	asrs	r5, r5, #2
 8007ce6:	d035      	beq.n	8007d54 <__pow5mult+0x90>
 8007ce8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007cea:	b93c      	cbnz	r4, 8007cfc <__pow5mult+0x38>
 8007cec:	2010      	movs	r0, #16
 8007cee:	f7ff fe13 	bl	8007918 <malloc>
 8007cf2:	6270      	str	r0, [r6, #36]	; 0x24
 8007cf4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007cf8:	6004      	str	r4, [r0, #0]
 8007cfa:	60c4      	str	r4, [r0, #12]
 8007cfc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007d00:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007d04:	b94c      	cbnz	r4, 8007d1a <__pow5mult+0x56>
 8007d06:	f240 2171 	movw	r1, #625	; 0x271
 8007d0a:	4630      	mov	r0, r6
 8007d0c:	f7ff ff3b 	bl	8007b86 <__i2b>
 8007d10:	2300      	movs	r3, #0
 8007d12:	f8c8 0008 	str.w	r0, [r8, #8]
 8007d16:	4604      	mov	r4, r0
 8007d18:	6003      	str	r3, [r0, #0]
 8007d1a:	f04f 0800 	mov.w	r8, #0
 8007d1e:	07eb      	lsls	r3, r5, #31
 8007d20:	d50a      	bpl.n	8007d38 <__pow5mult+0x74>
 8007d22:	4639      	mov	r1, r7
 8007d24:	4622      	mov	r2, r4
 8007d26:	4630      	mov	r0, r6
 8007d28:	f7ff ff36 	bl	8007b98 <__multiply>
 8007d2c:	4639      	mov	r1, r7
 8007d2e:	4681      	mov	r9, r0
 8007d30:	4630      	mov	r0, r6
 8007d32:	f7ff fe4a 	bl	80079ca <_Bfree>
 8007d36:	464f      	mov	r7, r9
 8007d38:	106d      	asrs	r5, r5, #1
 8007d3a:	d00b      	beq.n	8007d54 <__pow5mult+0x90>
 8007d3c:	6820      	ldr	r0, [r4, #0]
 8007d3e:	b938      	cbnz	r0, 8007d50 <__pow5mult+0x8c>
 8007d40:	4622      	mov	r2, r4
 8007d42:	4621      	mov	r1, r4
 8007d44:	4630      	mov	r0, r6
 8007d46:	f7ff ff27 	bl	8007b98 <__multiply>
 8007d4a:	6020      	str	r0, [r4, #0]
 8007d4c:	f8c0 8000 	str.w	r8, [r0]
 8007d50:	4604      	mov	r4, r0
 8007d52:	e7e4      	b.n	8007d1e <__pow5mult+0x5a>
 8007d54:	4638      	mov	r0, r7
 8007d56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007d5a:	bf00      	nop
 8007d5c:	08009500 	.word	0x08009500

08007d60 <__lshift>:
 8007d60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d64:	460c      	mov	r4, r1
 8007d66:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007d6a:	6923      	ldr	r3, [r4, #16]
 8007d6c:	6849      	ldr	r1, [r1, #4]
 8007d6e:	eb0a 0903 	add.w	r9, sl, r3
 8007d72:	68a3      	ldr	r3, [r4, #8]
 8007d74:	4607      	mov	r7, r0
 8007d76:	4616      	mov	r6, r2
 8007d78:	f109 0501 	add.w	r5, r9, #1
 8007d7c:	42ab      	cmp	r3, r5
 8007d7e:	db32      	blt.n	8007de6 <__lshift+0x86>
 8007d80:	4638      	mov	r0, r7
 8007d82:	f7ff fdee 	bl	8007962 <_Balloc>
 8007d86:	2300      	movs	r3, #0
 8007d88:	4680      	mov	r8, r0
 8007d8a:	f100 0114 	add.w	r1, r0, #20
 8007d8e:	461a      	mov	r2, r3
 8007d90:	4553      	cmp	r3, sl
 8007d92:	db2b      	blt.n	8007dec <__lshift+0x8c>
 8007d94:	6920      	ldr	r0, [r4, #16]
 8007d96:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007d9a:	f104 0314 	add.w	r3, r4, #20
 8007d9e:	f016 021f 	ands.w	r2, r6, #31
 8007da2:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007da6:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007daa:	d025      	beq.n	8007df8 <__lshift+0x98>
 8007dac:	f1c2 0e20 	rsb	lr, r2, #32
 8007db0:	2000      	movs	r0, #0
 8007db2:	681e      	ldr	r6, [r3, #0]
 8007db4:	468a      	mov	sl, r1
 8007db6:	4096      	lsls	r6, r2
 8007db8:	4330      	orrs	r0, r6
 8007dba:	f84a 0b04 	str.w	r0, [sl], #4
 8007dbe:	f853 0b04 	ldr.w	r0, [r3], #4
 8007dc2:	459c      	cmp	ip, r3
 8007dc4:	fa20 f00e 	lsr.w	r0, r0, lr
 8007dc8:	d814      	bhi.n	8007df4 <__lshift+0x94>
 8007dca:	6048      	str	r0, [r1, #4]
 8007dcc:	b108      	cbz	r0, 8007dd2 <__lshift+0x72>
 8007dce:	f109 0502 	add.w	r5, r9, #2
 8007dd2:	3d01      	subs	r5, #1
 8007dd4:	4638      	mov	r0, r7
 8007dd6:	f8c8 5010 	str.w	r5, [r8, #16]
 8007dda:	4621      	mov	r1, r4
 8007ddc:	f7ff fdf5 	bl	80079ca <_Bfree>
 8007de0:	4640      	mov	r0, r8
 8007de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007de6:	3101      	adds	r1, #1
 8007de8:	005b      	lsls	r3, r3, #1
 8007dea:	e7c7      	b.n	8007d7c <__lshift+0x1c>
 8007dec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8007df0:	3301      	adds	r3, #1
 8007df2:	e7cd      	b.n	8007d90 <__lshift+0x30>
 8007df4:	4651      	mov	r1, sl
 8007df6:	e7dc      	b.n	8007db2 <__lshift+0x52>
 8007df8:	3904      	subs	r1, #4
 8007dfa:	f853 2b04 	ldr.w	r2, [r3], #4
 8007dfe:	f841 2f04 	str.w	r2, [r1, #4]!
 8007e02:	459c      	cmp	ip, r3
 8007e04:	d8f9      	bhi.n	8007dfa <__lshift+0x9a>
 8007e06:	e7e4      	b.n	8007dd2 <__lshift+0x72>

08007e08 <__mcmp>:
 8007e08:	6903      	ldr	r3, [r0, #16]
 8007e0a:	690a      	ldr	r2, [r1, #16]
 8007e0c:	1a9b      	subs	r3, r3, r2
 8007e0e:	b530      	push	{r4, r5, lr}
 8007e10:	d10c      	bne.n	8007e2c <__mcmp+0x24>
 8007e12:	0092      	lsls	r2, r2, #2
 8007e14:	3014      	adds	r0, #20
 8007e16:	3114      	adds	r1, #20
 8007e18:	1884      	adds	r4, r0, r2
 8007e1a:	4411      	add	r1, r2
 8007e1c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007e20:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007e24:	4295      	cmp	r5, r2
 8007e26:	d003      	beq.n	8007e30 <__mcmp+0x28>
 8007e28:	d305      	bcc.n	8007e36 <__mcmp+0x2e>
 8007e2a:	2301      	movs	r3, #1
 8007e2c:	4618      	mov	r0, r3
 8007e2e:	bd30      	pop	{r4, r5, pc}
 8007e30:	42a0      	cmp	r0, r4
 8007e32:	d3f3      	bcc.n	8007e1c <__mcmp+0x14>
 8007e34:	e7fa      	b.n	8007e2c <__mcmp+0x24>
 8007e36:	f04f 33ff 	mov.w	r3, #4294967295
 8007e3a:	e7f7      	b.n	8007e2c <__mcmp+0x24>

08007e3c <__mdiff>:
 8007e3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e40:	460d      	mov	r5, r1
 8007e42:	4607      	mov	r7, r0
 8007e44:	4611      	mov	r1, r2
 8007e46:	4628      	mov	r0, r5
 8007e48:	4614      	mov	r4, r2
 8007e4a:	f7ff ffdd 	bl	8007e08 <__mcmp>
 8007e4e:	1e06      	subs	r6, r0, #0
 8007e50:	d108      	bne.n	8007e64 <__mdiff+0x28>
 8007e52:	4631      	mov	r1, r6
 8007e54:	4638      	mov	r0, r7
 8007e56:	f7ff fd84 	bl	8007962 <_Balloc>
 8007e5a:	2301      	movs	r3, #1
 8007e5c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8007e60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e64:	bfa4      	itt	ge
 8007e66:	4623      	movge	r3, r4
 8007e68:	462c      	movge	r4, r5
 8007e6a:	4638      	mov	r0, r7
 8007e6c:	6861      	ldr	r1, [r4, #4]
 8007e6e:	bfa6      	itte	ge
 8007e70:	461d      	movge	r5, r3
 8007e72:	2600      	movge	r6, #0
 8007e74:	2601      	movlt	r6, #1
 8007e76:	f7ff fd74 	bl	8007962 <_Balloc>
 8007e7a:	692b      	ldr	r3, [r5, #16]
 8007e7c:	60c6      	str	r6, [r0, #12]
 8007e7e:	6926      	ldr	r6, [r4, #16]
 8007e80:	f105 0914 	add.w	r9, r5, #20
 8007e84:	f104 0214 	add.w	r2, r4, #20
 8007e88:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8007e8c:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8007e90:	f100 0514 	add.w	r5, r0, #20
 8007e94:	f04f 0e00 	mov.w	lr, #0
 8007e98:	f852 ab04 	ldr.w	sl, [r2], #4
 8007e9c:	f859 4b04 	ldr.w	r4, [r9], #4
 8007ea0:	fa1e f18a 	uxtah	r1, lr, sl
 8007ea4:	b2a3      	uxth	r3, r4
 8007ea6:	1ac9      	subs	r1, r1, r3
 8007ea8:	0c23      	lsrs	r3, r4, #16
 8007eaa:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8007eae:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8007eb2:	b289      	uxth	r1, r1
 8007eb4:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8007eb8:	45c8      	cmp	r8, r9
 8007eba:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8007ebe:	4694      	mov	ip, r2
 8007ec0:	f845 3b04 	str.w	r3, [r5], #4
 8007ec4:	d8e8      	bhi.n	8007e98 <__mdiff+0x5c>
 8007ec6:	45bc      	cmp	ip, r7
 8007ec8:	d304      	bcc.n	8007ed4 <__mdiff+0x98>
 8007eca:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8007ece:	b183      	cbz	r3, 8007ef2 <__mdiff+0xb6>
 8007ed0:	6106      	str	r6, [r0, #16]
 8007ed2:	e7c5      	b.n	8007e60 <__mdiff+0x24>
 8007ed4:	f85c 1b04 	ldr.w	r1, [ip], #4
 8007ed8:	fa1e f381 	uxtah	r3, lr, r1
 8007edc:	141a      	asrs	r2, r3, #16
 8007ede:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007ee2:	b29b      	uxth	r3, r3
 8007ee4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007ee8:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8007eec:	f845 3b04 	str.w	r3, [r5], #4
 8007ef0:	e7e9      	b.n	8007ec6 <__mdiff+0x8a>
 8007ef2:	3e01      	subs	r6, #1
 8007ef4:	e7e9      	b.n	8007eca <__mdiff+0x8e>
	...

08007ef8 <__ulp>:
 8007ef8:	4b12      	ldr	r3, [pc, #72]	; (8007f44 <__ulp+0x4c>)
 8007efa:	ee10 2a90 	vmov	r2, s1
 8007efe:	401a      	ands	r2, r3
 8007f00:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	dd04      	ble.n	8007f12 <__ulp+0x1a>
 8007f08:	2000      	movs	r0, #0
 8007f0a:	4619      	mov	r1, r3
 8007f0c:	ec41 0b10 	vmov	d0, r0, r1
 8007f10:	4770      	bx	lr
 8007f12:	425b      	negs	r3, r3
 8007f14:	151b      	asrs	r3, r3, #20
 8007f16:	2b13      	cmp	r3, #19
 8007f18:	f04f 0000 	mov.w	r0, #0
 8007f1c:	f04f 0100 	mov.w	r1, #0
 8007f20:	dc04      	bgt.n	8007f2c <__ulp+0x34>
 8007f22:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8007f26:	fa42 f103 	asr.w	r1, r2, r3
 8007f2a:	e7ef      	b.n	8007f0c <__ulp+0x14>
 8007f2c:	3b14      	subs	r3, #20
 8007f2e:	2b1e      	cmp	r3, #30
 8007f30:	f04f 0201 	mov.w	r2, #1
 8007f34:	bfda      	itte	le
 8007f36:	f1c3 031f 	rsble	r3, r3, #31
 8007f3a:	fa02 f303 	lslle.w	r3, r2, r3
 8007f3e:	4613      	movgt	r3, r2
 8007f40:	4618      	mov	r0, r3
 8007f42:	e7e3      	b.n	8007f0c <__ulp+0x14>
 8007f44:	7ff00000 	.word	0x7ff00000

08007f48 <__b2d>:
 8007f48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f4a:	6905      	ldr	r5, [r0, #16]
 8007f4c:	f100 0714 	add.w	r7, r0, #20
 8007f50:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8007f54:	1f2e      	subs	r6, r5, #4
 8007f56:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8007f5a:	4620      	mov	r0, r4
 8007f5c:	f7ff fdc5 	bl	8007aea <__hi0bits>
 8007f60:	f1c0 0320 	rsb	r3, r0, #32
 8007f64:	280a      	cmp	r0, #10
 8007f66:	600b      	str	r3, [r1, #0]
 8007f68:	f8df c074 	ldr.w	ip, [pc, #116]	; 8007fe0 <__b2d+0x98>
 8007f6c:	dc14      	bgt.n	8007f98 <__b2d+0x50>
 8007f6e:	f1c0 0e0b 	rsb	lr, r0, #11
 8007f72:	fa24 f10e 	lsr.w	r1, r4, lr
 8007f76:	42b7      	cmp	r7, r6
 8007f78:	ea41 030c 	orr.w	r3, r1, ip
 8007f7c:	bf34      	ite	cc
 8007f7e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8007f82:	2100      	movcs	r1, #0
 8007f84:	3015      	adds	r0, #21
 8007f86:	fa04 f000 	lsl.w	r0, r4, r0
 8007f8a:	fa21 f10e 	lsr.w	r1, r1, lr
 8007f8e:	ea40 0201 	orr.w	r2, r0, r1
 8007f92:	ec43 2b10 	vmov	d0, r2, r3
 8007f96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007f98:	42b7      	cmp	r7, r6
 8007f9a:	bf3a      	itte	cc
 8007f9c:	f1a5 0608 	subcc.w	r6, r5, #8
 8007fa0:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8007fa4:	2100      	movcs	r1, #0
 8007fa6:	380b      	subs	r0, #11
 8007fa8:	d015      	beq.n	8007fd6 <__b2d+0x8e>
 8007faa:	4084      	lsls	r4, r0
 8007fac:	f1c0 0520 	rsb	r5, r0, #32
 8007fb0:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 8007fb4:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 8007fb8:	42be      	cmp	r6, r7
 8007fba:	fa21 fc05 	lsr.w	ip, r1, r5
 8007fbe:	ea44 030c 	orr.w	r3, r4, ip
 8007fc2:	bf8c      	ite	hi
 8007fc4:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8007fc8:	2400      	movls	r4, #0
 8007fca:	fa01 f000 	lsl.w	r0, r1, r0
 8007fce:	40ec      	lsrs	r4, r5
 8007fd0:	ea40 0204 	orr.w	r2, r0, r4
 8007fd4:	e7dd      	b.n	8007f92 <__b2d+0x4a>
 8007fd6:	ea44 030c 	orr.w	r3, r4, ip
 8007fda:	460a      	mov	r2, r1
 8007fdc:	e7d9      	b.n	8007f92 <__b2d+0x4a>
 8007fde:	bf00      	nop
 8007fe0:	3ff00000 	.word	0x3ff00000

08007fe4 <__d2b>:
 8007fe4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007fe8:	460e      	mov	r6, r1
 8007fea:	2101      	movs	r1, #1
 8007fec:	ec59 8b10 	vmov	r8, r9, d0
 8007ff0:	4615      	mov	r5, r2
 8007ff2:	f7ff fcb6 	bl	8007962 <_Balloc>
 8007ff6:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8007ffa:	4607      	mov	r7, r0
 8007ffc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008000:	bb34      	cbnz	r4, 8008050 <__d2b+0x6c>
 8008002:	9301      	str	r3, [sp, #4]
 8008004:	f1b8 0300 	subs.w	r3, r8, #0
 8008008:	d027      	beq.n	800805a <__d2b+0x76>
 800800a:	a802      	add	r0, sp, #8
 800800c:	f840 3d08 	str.w	r3, [r0, #-8]!
 8008010:	f7ff fd8a 	bl	8007b28 <__lo0bits>
 8008014:	9900      	ldr	r1, [sp, #0]
 8008016:	b1f0      	cbz	r0, 8008056 <__d2b+0x72>
 8008018:	9a01      	ldr	r2, [sp, #4]
 800801a:	f1c0 0320 	rsb	r3, r0, #32
 800801e:	fa02 f303 	lsl.w	r3, r2, r3
 8008022:	430b      	orrs	r3, r1
 8008024:	40c2      	lsrs	r2, r0
 8008026:	617b      	str	r3, [r7, #20]
 8008028:	9201      	str	r2, [sp, #4]
 800802a:	9b01      	ldr	r3, [sp, #4]
 800802c:	61bb      	str	r3, [r7, #24]
 800802e:	2b00      	cmp	r3, #0
 8008030:	bf14      	ite	ne
 8008032:	2102      	movne	r1, #2
 8008034:	2101      	moveq	r1, #1
 8008036:	6139      	str	r1, [r7, #16]
 8008038:	b1c4      	cbz	r4, 800806c <__d2b+0x88>
 800803a:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800803e:	4404      	add	r4, r0
 8008040:	6034      	str	r4, [r6, #0]
 8008042:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008046:	6028      	str	r0, [r5, #0]
 8008048:	4638      	mov	r0, r7
 800804a:	b003      	add	sp, #12
 800804c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008050:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008054:	e7d5      	b.n	8008002 <__d2b+0x1e>
 8008056:	6179      	str	r1, [r7, #20]
 8008058:	e7e7      	b.n	800802a <__d2b+0x46>
 800805a:	a801      	add	r0, sp, #4
 800805c:	f7ff fd64 	bl	8007b28 <__lo0bits>
 8008060:	9b01      	ldr	r3, [sp, #4]
 8008062:	617b      	str	r3, [r7, #20]
 8008064:	2101      	movs	r1, #1
 8008066:	6139      	str	r1, [r7, #16]
 8008068:	3020      	adds	r0, #32
 800806a:	e7e5      	b.n	8008038 <__d2b+0x54>
 800806c:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8008070:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008074:	6030      	str	r0, [r6, #0]
 8008076:	6918      	ldr	r0, [r3, #16]
 8008078:	f7ff fd37 	bl	8007aea <__hi0bits>
 800807c:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8008080:	e7e1      	b.n	8008046 <__d2b+0x62>

08008082 <__ratio>:
 8008082:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008086:	4688      	mov	r8, r1
 8008088:	4669      	mov	r1, sp
 800808a:	4681      	mov	r9, r0
 800808c:	f7ff ff5c 	bl	8007f48 <__b2d>
 8008090:	a901      	add	r1, sp, #4
 8008092:	4640      	mov	r0, r8
 8008094:	ec57 6b10 	vmov	r6, r7, d0
 8008098:	f7ff ff56 	bl	8007f48 <__b2d>
 800809c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80080a0:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80080a4:	eba3 0c02 	sub.w	ip, r3, r2
 80080a8:	e9dd 3200 	ldrd	r3, r2, [sp]
 80080ac:	1a9b      	subs	r3, r3, r2
 80080ae:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80080b2:	ec5b ab10 	vmov	sl, fp, d0
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	bfce      	itee	gt
 80080ba:	463a      	movgt	r2, r7
 80080bc:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80080c0:	465a      	movle	r2, fp
 80080c2:	4659      	mov	r1, fp
 80080c4:	463d      	mov	r5, r7
 80080c6:	bfd4      	ite	le
 80080c8:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 80080cc:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 80080d0:	4630      	mov	r0, r6
 80080d2:	ee10 2a10 	vmov	r2, s0
 80080d6:	460b      	mov	r3, r1
 80080d8:	4629      	mov	r1, r5
 80080da:	f7f8 fbb7 	bl	800084c <__aeabi_ddiv>
 80080de:	ec41 0b10 	vmov	d0, r0, r1
 80080e2:	b003      	add	sp, #12
 80080e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080080e8 <__copybits>:
 80080e8:	3901      	subs	r1, #1
 80080ea:	b510      	push	{r4, lr}
 80080ec:	1149      	asrs	r1, r1, #5
 80080ee:	6914      	ldr	r4, [r2, #16]
 80080f0:	3101      	adds	r1, #1
 80080f2:	f102 0314 	add.w	r3, r2, #20
 80080f6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80080fa:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80080fe:	42a3      	cmp	r3, r4
 8008100:	4602      	mov	r2, r0
 8008102:	d303      	bcc.n	800810c <__copybits+0x24>
 8008104:	2300      	movs	r3, #0
 8008106:	428a      	cmp	r2, r1
 8008108:	d305      	bcc.n	8008116 <__copybits+0x2e>
 800810a:	bd10      	pop	{r4, pc}
 800810c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008110:	f840 2b04 	str.w	r2, [r0], #4
 8008114:	e7f3      	b.n	80080fe <__copybits+0x16>
 8008116:	f842 3b04 	str.w	r3, [r2], #4
 800811a:	e7f4      	b.n	8008106 <__copybits+0x1e>

0800811c <__any_on>:
 800811c:	f100 0214 	add.w	r2, r0, #20
 8008120:	6900      	ldr	r0, [r0, #16]
 8008122:	114b      	asrs	r3, r1, #5
 8008124:	4298      	cmp	r0, r3
 8008126:	b510      	push	{r4, lr}
 8008128:	db11      	blt.n	800814e <__any_on+0x32>
 800812a:	dd0a      	ble.n	8008142 <__any_on+0x26>
 800812c:	f011 011f 	ands.w	r1, r1, #31
 8008130:	d007      	beq.n	8008142 <__any_on+0x26>
 8008132:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008136:	fa24 f001 	lsr.w	r0, r4, r1
 800813a:	fa00 f101 	lsl.w	r1, r0, r1
 800813e:	428c      	cmp	r4, r1
 8008140:	d10b      	bne.n	800815a <__any_on+0x3e>
 8008142:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008146:	4293      	cmp	r3, r2
 8008148:	d803      	bhi.n	8008152 <__any_on+0x36>
 800814a:	2000      	movs	r0, #0
 800814c:	bd10      	pop	{r4, pc}
 800814e:	4603      	mov	r3, r0
 8008150:	e7f7      	b.n	8008142 <__any_on+0x26>
 8008152:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008156:	2900      	cmp	r1, #0
 8008158:	d0f5      	beq.n	8008146 <__any_on+0x2a>
 800815a:	2001      	movs	r0, #1
 800815c:	e7f6      	b.n	800814c <__any_on+0x30>

0800815e <_calloc_r>:
 800815e:	b538      	push	{r3, r4, r5, lr}
 8008160:	fb02 f401 	mul.w	r4, r2, r1
 8008164:	4621      	mov	r1, r4
 8008166:	f000 f857 	bl	8008218 <_malloc_r>
 800816a:	4605      	mov	r5, r0
 800816c:	b118      	cbz	r0, 8008176 <_calloc_r+0x18>
 800816e:	4622      	mov	r2, r4
 8008170:	2100      	movs	r1, #0
 8008172:	f7fc f9e1 	bl	8004538 <memset>
 8008176:	4628      	mov	r0, r5
 8008178:	bd38      	pop	{r3, r4, r5, pc}
	...

0800817c <_free_r>:
 800817c:	b538      	push	{r3, r4, r5, lr}
 800817e:	4605      	mov	r5, r0
 8008180:	2900      	cmp	r1, #0
 8008182:	d045      	beq.n	8008210 <_free_r+0x94>
 8008184:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008188:	1f0c      	subs	r4, r1, #4
 800818a:	2b00      	cmp	r3, #0
 800818c:	bfb8      	it	lt
 800818e:	18e4      	addlt	r4, r4, r3
 8008190:	f000 ffa1 	bl	80090d6 <__malloc_lock>
 8008194:	4a1f      	ldr	r2, [pc, #124]	; (8008214 <_free_r+0x98>)
 8008196:	6813      	ldr	r3, [r2, #0]
 8008198:	4610      	mov	r0, r2
 800819a:	b933      	cbnz	r3, 80081aa <_free_r+0x2e>
 800819c:	6063      	str	r3, [r4, #4]
 800819e:	6014      	str	r4, [r2, #0]
 80081a0:	4628      	mov	r0, r5
 80081a2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80081a6:	f000 bf97 	b.w	80090d8 <__malloc_unlock>
 80081aa:	42a3      	cmp	r3, r4
 80081ac:	d90c      	bls.n	80081c8 <_free_r+0x4c>
 80081ae:	6821      	ldr	r1, [r4, #0]
 80081b0:	1862      	adds	r2, r4, r1
 80081b2:	4293      	cmp	r3, r2
 80081b4:	bf04      	itt	eq
 80081b6:	681a      	ldreq	r2, [r3, #0]
 80081b8:	685b      	ldreq	r3, [r3, #4]
 80081ba:	6063      	str	r3, [r4, #4]
 80081bc:	bf04      	itt	eq
 80081be:	1852      	addeq	r2, r2, r1
 80081c0:	6022      	streq	r2, [r4, #0]
 80081c2:	6004      	str	r4, [r0, #0]
 80081c4:	e7ec      	b.n	80081a0 <_free_r+0x24>
 80081c6:	4613      	mov	r3, r2
 80081c8:	685a      	ldr	r2, [r3, #4]
 80081ca:	b10a      	cbz	r2, 80081d0 <_free_r+0x54>
 80081cc:	42a2      	cmp	r2, r4
 80081ce:	d9fa      	bls.n	80081c6 <_free_r+0x4a>
 80081d0:	6819      	ldr	r1, [r3, #0]
 80081d2:	1858      	adds	r0, r3, r1
 80081d4:	42a0      	cmp	r0, r4
 80081d6:	d10b      	bne.n	80081f0 <_free_r+0x74>
 80081d8:	6820      	ldr	r0, [r4, #0]
 80081da:	4401      	add	r1, r0
 80081dc:	1858      	adds	r0, r3, r1
 80081de:	4282      	cmp	r2, r0
 80081e0:	6019      	str	r1, [r3, #0]
 80081e2:	d1dd      	bne.n	80081a0 <_free_r+0x24>
 80081e4:	6810      	ldr	r0, [r2, #0]
 80081e6:	6852      	ldr	r2, [r2, #4]
 80081e8:	605a      	str	r2, [r3, #4]
 80081ea:	4401      	add	r1, r0
 80081ec:	6019      	str	r1, [r3, #0]
 80081ee:	e7d7      	b.n	80081a0 <_free_r+0x24>
 80081f0:	d902      	bls.n	80081f8 <_free_r+0x7c>
 80081f2:	230c      	movs	r3, #12
 80081f4:	602b      	str	r3, [r5, #0]
 80081f6:	e7d3      	b.n	80081a0 <_free_r+0x24>
 80081f8:	6820      	ldr	r0, [r4, #0]
 80081fa:	1821      	adds	r1, r4, r0
 80081fc:	428a      	cmp	r2, r1
 80081fe:	bf04      	itt	eq
 8008200:	6811      	ldreq	r1, [r2, #0]
 8008202:	6852      	ldreq	r2, [r2, #4]
 8008204:	6062      	str	r2, [r4, #4]
 8008206:	bf04      	itt	eq
 8008208:	1809      	addeq	r1, r1, r0
 800820a:	6021      	streq	r1, [r4, #0]
 800820c:	605c      	str	r4, [r3, #4]
 800820e:	e7c7      	b.n	80081a0 <_free_r+0x24>
 8008210:	bd38      	pop	{r3, r4, r5, pc}
 8008212:	bf00      	nop
 8008214:	200001fc 	.word	0x200001fc

08008218 <_malloc_r>:
 8008218:	b570      	push	{r4, r5, r6, lr}
 800821a:	1ccd      	adds	r5, r1, #3
 800821c:	f025 0503 	bic.w	r5, r5, #3
 8008220:	3508      	adds	r5, #8
 8008222:	2d0c      	cmp	r5, #12
 8008224:	bf38      	it	cc
 8008226:	250c      	movcc	r5, #12
 8008228:	2d00      	cmp	r5, #0
 800822a:	4606      	mov	r6, r0
 800822c:	db01      	blt.n	8008232 <_malloc_r+0x1a>
 800822e:	42a9      	cmp	r1, r5
 8008230:	d903      	bls.n	800823a <_malloc_r+0x22>
 8008232:	230c      	movs	r3, #12
 8008234:	6033      	str	r3, [r6, #0]
 8008236:	2000      	movs	r0, #0
 8008238:	bd70      	pop	{r4, r5, r6, pc}
 800823a:	f000 ff4c 	bl	80090d6 <__malloc_lock>
 800823e:	4a21      	ldr	r2, [pc, #132]	; (80082c4 <_malloc_r+0xac>)
 8008240:	6814      	ldr	r4, [r2, #0]
 8008242:	4621      	mov	r1, r4
 8008244:	b991      	cbnz	r1, 800826c <_malloc_r+0x54>
 8008246:	4c20      	ldr	r4, [pc, #128]	; (80082c8 <_malloc_r+0xb0>)
 8008248:	6823      	ldr	r3, [r4, #0]
 800824a:	b91b      	cbnz	r3, 8008254 <_malloc_r+0x3c>
 800824c:	4630      	mov	r0, r6
 800824e:	f000 fcf5 	bl	8008c3c <_sbrk_r>
 8008252:	6020      	str	r0, [r4, #0]
 8008254:	4629      	mov	r1, r5
 8008256:	4630      	mov	r0, r6
 8008258:	f000 fcf0 	bl	8008c3c <_sbrk_r>
 800825c:	1c43      	adds	r3, r0, #1
 800825e:	d124      	bne.n	80082aa <_malloc_r+0x92>
 8008260:	230c      	movs	r3, #12
 8008262:	6033      	str	r3, [r6, #0]
 8008264:	4630      	mov	r0, r6
 8008266:	f000 ff37 	bl	80090d8 <__malloc_unlock>
 800826a:	e7e4      	b.n	8008236 <_malloc_r+0x1e>
 800826c:	680b      	ldr	r3, [r1, #0]
 800826e:	1b5b      	subs	r3, r3, r5
 8008270:	d418      	bmi.n	80082a4 <_malloc_r+0x8c>
 8008272:	2b0b      	cmp	r3, #11
 8008274:	d90f      	bls.n	8008296 <_malloc_r+0x7e>
 8008276:	600b      	str	r3, [r1, #0]
 8008278:	50cd      	str	r5, [r1, r3]
 800827a:	18cc      	adds	r4, r1, r3
 800827c:	4630      	mov	r0, r6
 800827e:	f000 ff2b 	bl	80090d8 <__malloc_unlock>
 8008282:	f104 000b 	add.w	r0, r4, #11
 8008286:	1d23      	adds	r3, r4, #4
 8008288:	f020 0007 	bic.w	r0, r0, #7
 800828c:	1ac3      	subs	r3, r0, r3
 800828e:	d0d3      	beq.n	8008238 <_malloc_r+0x20>
 8008290:	425a      	negs	r2, r3
 8008292:	50e2      	str	r2, [r4, r3]
 8008294:	e7d0      	b.n	8008238 <_malloc_r+0x20>
 8008296:	428c      	cmp	r4, r1
 8008298:	684b      	ldr	r3, [r1, #4]
 800829a:	bf16      	itet	ne
 800829c:	6063      	strne	r3, [r4, #4]
 800829e:	6013      	streq	r3, [r2, #0]
 80082a0:	460c      	movne	r4, r1
 80082a2:	e7eb      	b.n	800827c <_malloc_r+0x64>
 80082a4:	460c      	mov	r4, r1
 80082a6:	6849      	ldr	r1, [r1, #4]
 80082a8:	e7cc      	b.n	8008244 <_malloc_r+0x2c>
 80082aa:	1cc4      	adds	r4, r0, #3
 80082ac:	f024 0403 	bic.w	r4, r4, #3
 80082b0:	42a0      	cmp	r0, r4
 80082b2:	d005      	beq.n	80082c0 <_malloc_r+0xa8>
 80082b4:	1a21      	subs	r1, r4, r0
 80082b6:	4630      	mov	r0, r6
 80082b8:	f000 fcc0 	bl	8008c3c <_sbrk_r>
 80082bc:	3001      	adds	r0, #1
 80082be:	d0cf      	beq.n	8008260 <_malloc_r+0x48>
 80082c0:	6025      	str	r5, [r4, #0]
 80082c2:	e7db      	b.n	800827c <_malloc_r+0x64>
 80082c4:	200001fc 	.word	0x200001fc
 80082c8:	20000200 	.word	0x20000200

080082cc <__ssputs_r>:
 80082cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80082d0:	688e      	ldr	r6, [r1, #8]
 80082d2:	429e      	cmp	r6, r3
 80082d4:	4682      	mov	sl, r0
 80082d6:	460c      	mov	r4, r1
 80082d8:	4690      	mov	r8, r2
 80082da:	4699      	mov	r9, r3
 80082dc:	d837      	bhi.n	800834e <__ssputs_r+0x82>
 80082de:	898a      	ldrh	r2, [r1, #12]
 80082e0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80082e4:	d031      	beq.n	800834a <__ssputs_r+0x7e>
 80082e6:	6825      	ldr	r5, [r4, #0]
 80082e8:	6909      	ldr	r1, [r1, #16]
 80082ea:	1a6f      	subs	r7, r5, r1
 80082ec:	6965      	ldr	r5, [r4, #20]
 80082ee:	2302      	movs	r3, #2
 80082f0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80082f4:	fb95 f5f3 	sdiv	r5, r5, r3
 80082f8:	f109 0301 	add.w	r3, r9, #1
 80082fc:	443b      	add	r3, r7
 80082fe:	429d      	cmp	r5, r3
 8008300:	bf38      	it	cc
 8008302:	461d      	movcc	r5, r3
 8008304:	0553      	lsls	r3, r2, #21
 8008306:	d530      	bpl.n	800836a <__ssputs_r+0x9e>
 8008308:	4629      	mov	r1, r5
 800830a:	f7ff ff85 	bl	8008218 <_malloc_r>
 800830e:	4606      	mov	r6, r0
 8008310:	b950      	cbnz	r0, 8008328 <__ssputs_r+0x5c>
 8008312:	230c      	movs	r3, #12
 8008314:	f8ca 3000 	str.w	r3, [sl]
 8008318:	89a3      	ldrh	r3, [r4, #12]
 800831a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800831e:	81a3      	strh	r3, [r4, #12]
 8008320:	f04f 30ff 	mov.w	r0, #4294967295
 8008324:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008328:	463a      	mov	r2, r7
 800832a:	6921      	ldr	r1, [r4, #16]
 800832c:	f7ff fb0e 	bl	800794c <memcpy>
 8008330:	89a3      	ldrh	r3, [r4, #12]
 8008332:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008336:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800833a:	81a3      	strh	r3, [r4, #12]
 800833c:	6126      	str	r6, [r4, #16]
 800833e:	6165      	str	r5, [r4, #20]
 8008340:	443e      	add	r6, r7
 8008342:	1bed      	subs	r5, r5, r7
 8008344:	6026      	str	r6, [r4, #0]
 8008346:	60a5      	str	r5, [r4, #8]
 8008348:	464e      	mov	r6, r9
 800834a:	454e      	cmp	r6, r9
 800834c:	d900      	bls.n	8008350 <__ssputs_r+0x84>
 800834e:	464e      	mov	r6, r9
 8008350:	4632      	mov	r2, r6
 8008352:	4641      	mov	r1, r8
 8008354:	6820      	ldr	r0, [r4, #0]
 8008356:	f000 fea5 	bl	80090a4 <memmove>
 800835a:	68a3      	ldr	r3, [r4, #8]
 800835c:	1b9b      	subs	r3, r3, r6
 800835e:	60a3      	str	r3, [r4, #8]
 8008360:	6823      	ldr	r3, [r4, #0]
 8008362:	441e      	add	r6, r3
 8008364:	6026      	str	r6, [r4, #0]
 8008366:	2000      	movs	r0, #0
 8008368:	e7dc      	b.n	8008324 <__ssputs_r+0x58>
 800836a:	462a      	mov	r2, r5
 800836c:	f000 feb5 	bl	80090da <_realloc_r>
 8008370:	4606      	mov	r6, r0
 8008372:	2800      	cmp	r0, #0
 8008374:	d1e2      	bne.n	800833c <__ssputs_r+0x70>
 8008376:	6921      	ldr	r1, [r4, #16]
 8008378:	4650      	mov	r0, sl
 800837a:	f7ff feff 	bl	800817c <_free_r>
 800837e:	e7c8      	b.n	8008312 <__ssputs_r+0x46>

08008380 <_svfiprintf_r>:
 8008380:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008384:	461d      	mov	r5, r3
 8008386:	898b      	ldrh	r3, [r1, #12]
 8008388:	061f      	lsls	r7, r3, #24
 800838a:	b09d      	sub	sp, #116	; 0x74
 800838c:	4680      	mov	r8, r0
 800838e:	460c      	mov	r4, r1
 8008390:	4616      	mov	r6, r2
 8008392:	d50f      	bpl.n	80083b4 <_svfiprintf_r+0x34>
 8008394:	690b      	ldr	r3, [r1, #16]
 8008396:	b96b      	cbnz	r3, 80083b4 <_svfiprintf_r+0x34>
 8008398:	2140      	movs	r1, #64	; 0x40
 800839a:	f7ff ff3d 	bl	8008218 <_malloc_r>
 800839e:	6020      	str	r0, [r4, #0]
 80083a0:	6120      	str	r0, [r4, #16]
 80083a2:	b928      	cbnz	r0, 80083b0 <_svfiprintf_r+0x30>
 80083a4:	230c      	movs	r3, #12
 80083a6:	f8c8 3000 	str.w	r3, [r8]
 80083aa:	f04f 30ff 	mov.w	r0, #4294967295
 80083ae:	e0c8      	b.n	8008542 <_svfiprintf_r+0x1c2>
 80083b0:	2340      	movs	r3, #64	; 0x40
 80083b2:	6163      	str	r3, [r4, #20]
 80083b4:	2300      	movs	r3, #0
 80083b6:	9309      	str	r3, [sp, #36]	; 0x24
 80083b8:	2320      	movs	r3, #32
 80083ba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80083be:	2330      	movs	r3, #48	; 0x30
 80083c0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80083c4:	9503      	str	r5, [sp, #12]
 80083c6:	f04f 0b01 	mov.w	fp, #1
 80083ca:	4637      	mov	r7, r6
 80083cc:	463d      	mov	r5, r7
 80083ce:	f815 3b01 	ldrb.w	r3, [r5], #1
 80083d2:	b10b      	cbz	r3, 80083d8 <_svfiprintf_r+0x58>
 80083d4:	2b25      	cmp	r3, #37	; 0x25
 80083d6:	d13e      	bne.n	8008456 <_svfiprintf_r+0xd6>
 80083d8:	ebb7 0a06 	subs.w	sl, r7, r6
 80083dc:	d00b      	beq.n	80083f6 <_svfiprintf_r+0x76>
 80083de:	4653      	mov	r3, sl
 80083e0:	4632      	mov	r2, r6
 80083e2:	4621      	mov	r1, r4
 80083e4:	4640      	mov	r0, r8
 80083e6:	f7ff ff71 	bl	80082cc <__ssputs_r>
 80083ea:	3001      	adds	r0, #1
 80083ec:	f000 80a4 	beq.w	8008538 <_svfiprintf_r+0x1b8>
 80083f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80083f2:	4453      	add	r3, sl
 80083f4:	9309      	str	r3, [sp, #36]	; 0x24
 80083f6:	783b      	ldrb	r3, [r7, #0]
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	f000 809d 	beq.w	8008538 <_svfiprintf_r+0x1b8>
 80083fe:	2300      	movs	r3, #0
 8008400:	f04f 32ff 	mov.w	r2, #4294967295
 8008404:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008408:	9304      	str	r3, [sp, #16]
 800840a:	9307      	str	r3, [sp, #28]
 800840c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008410:	931a      	str	r3, [sp, #104]	; 0x68
 8008412:	462f      	mov	r7, r5
 8008414:	2205      	movs	r2, #5
 8008416:	f817 1b01 	ldrb.w	r1, [r7], #1
 800841a:	4850      	ldr	r0, [pc, #320]	; (800855c <_svfiprintf_r+0x1dc>)
 800841c:	f7f7 fee0 	bl	80001e0 <memchr>
 8008420:	9b04      	ldr	r3, [sp, #16]
 8008422:	b9d0      	cbnz	r0, 800845a <_svfiprintf_r+0xda>
 8008424:	06d9      	lsls	r1, r3, #27
 8008426:	bf44      	itt	mi
 8008428:	2220      	movmi	r2, #32
 800842a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800842e:	071a      	lsls	r2, r3, #28
 8008430:	bf44      	itt	mi
 8008432:	222b      	movmi	r2, #43	; 0x2b
 8008434:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008438:	782a      	ldrb	r2, [r5, #0]
 800843a:	2a2a      	cmp	r2, #42	; 0x2a
 800843c:	d015      	beq.n	800846a <_svfiprintf_r+0xea>
 800843e:	9a07      	ldr	r2, [sp, #28]
 8008440:	462f      	mov	r7, r5
 8008442:	2000      	movs	r0, #0
 8008444:	250a      	movs	r5, #10
 8008446:	4639      	mov	r1, r7
 8008448:	f811 3b01 	ldrb.w	r3, [r1], #1
 800844c:	3b30      	subs	r3, #48	; 0x30
 800844e:	2b09      	cmp	r3, #9
 8008450:	d94d      	bls.n	80084ee <_svfiprintf_r+0x16e>
 8008452:	b1b8      	cbz	r0, 8008484 <_svfiprintf_r+0x104>
 8008454:	e00f      	b.n	8008476 <_svfiprintf_r+0xf6>
 8008456:	462f      	mov	r7, r5
 8008458:	e7b8      	b.n	80083cc <_svfiprintf_r+0x4c>
 800845a:	4a40      	ldr	r2, [pc, #256]	; (800855c <_svfiprintf_r+0x1dc>)
 800845c:	1a80      	subs	r0, r0, r2
 800845e:	fa0b f000 	lsl.w	r0, fp, r0
 8008462:	4318      	orrs	r0, r3
 8008464:	9004      	str	r0, [sp, #16]
 8008466:	463d      	mov	r5, r7
 8008468:	e7d3      	b.n	8008412 <_svfiprintf_r+0x92>
 800846a:	9a03      	ldr	r2, [sp, #12]
 800846c:	1d11      	adds	r1, r2, #4
 800846e:	6812      	ldr	r2, [r2, #0]
 8008470:	9103      	str	r1, [sp, #12]
 8008472:	2a00      	cmp	r2, #0
 8008474:	db01      	blt.n	800847a <_svfiprintf_r+0xfa>
 8008476:	9207      	str	r2, [sp, #28]
 8008478:	e004      	b.n	8008484 <_svfiprintf_r+0x104>
 800847a:	4252      	negs	r2, r2
 800847c:	f043 0302 	orr.w	r3, r3, #2
 8008480:	9207      	str	r2, [sp, #28]
 8008482:	9304      	str	r3, [sp, #16]
 8008484:	783b      	ldrb	r3, [r7, #0]
 8008486:	2b2e      	cmp	r3, #46	; 0x2e
 8008488:	d10c      	bne.n	80084a4 <_svfiprintf_r+0x124>
 800848a:	787b      	ldrb	r3, [r7, #1]
 800848c:	2b2a      	cmp	r3, #42	; 0x2a
 800848e:	d133      	bne.n	80084f8 <_svfiprintf_r+0x178>
 8008490:	9b03      	ldr	r3, [sp, #12]
 8008492:	1d1a      	adds	r2, r3, #4
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	9203      	str	r2, [sp, #12]
 8008498:	2b00      	cmp	r3, #0
 800849a:	bfb8      	it	lt
 800849c:	f04f 33ff 	movlt.w	r3, #4294967295
 80084a0:	3702      	adds	r7, #2
 80084a2:	9305      	str	r3, [sp, #20]
 80084a4:	4d2e      	ldr	r5, [pc, #184]	; (8008560 <_svfiprintf_r+0x1e0>)
 80084a6:	7839      	ldrb	r1, [r7, #0]
 80084a8:	2203      	movs	r2, #3
 80084aa:	4628      	mov	r0, r5
 80084ac:	f7f7 fe98 	bl	80001e0 <memchr>
 80084b0:	b138      	cbz	r0, 80084c2 <_svfiprintf_r+0x142>
 80084b2:	2340      	movs	r3, #64	; 0x40
 80084b4:	1b40      	subs	r0, r0, r5
 80084b6:	fa03 f000 	lsl.w	r0, r3, r0
 80084ba:	9b04      	ldr	r3, [sp, #16]
 80084bc:	4303      	orrs	r3, r0
 80084be:	3701      	adds	r7, #1
 80084c0:	9304      	str	r3, [sp, #16]
 80084c2:	7839      	ldrb	r1, [r7, #0]
 80084c4:	4827      	ldr	r0, [pc, #156]	; (8008564 <_svfiprintf_r+0x1e4>)
 80084c6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80084ca:	2206      	movs	r2, #6
 80084cc:	1c7e      	adds	r6, r7, #1
 80084ce:	f7f7 fe87 	bl	80001e0 <memchr>
 80084d2:	2800      	cmp	r0, #0
 80084d4:	d038      	beq.n	8008548 <_svfiprintf_r+0x1c8>
 80084d6:	4b24      	ldr	r3, [pc, #144]	; (8008568 <_svfiprintf_r+0x1e8>)
 80084d8:	bb13      	cbnz	r3, 8008520 <_svfiprintf_r+0x1a0>
 80084da:	9b03      	ldr	r3, [sp, #12]
 80084dc:	3307      	adds	r3, #7
 80084de:	f023 0307 	bic.w	r3, r3, #7
 80084e2:	3308      	adds	r3, #8
 80084e4:	9303      	str	r3, [sp, #12]
 80084e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80084e8:	444b      	add	r3, r9
 80084ea:	9309      	str	r3, [sp, #36]	; 0x24
 80084ec:	e76d      	b.n	80083ca <_svfiprintf_r+0x4a>
 80084ee:	fb05 3202 	mla	r2, r5, r2, r3
 80084f2:	2001      	movs	r0, #1
 80084f4:	460f      	mov	r7, r1
 80084f6:	e7a6      	b.n	8008446 <_svfiprintf_r+0xc6>
 80084f8:	2300      	movs	r3, #0
 80084fa:	3701      	adds	r7, #1
 80084fc:	9305      	str	r3, [sp, #20]
 80084fe:	4619      	mov	r1, r3
 8008500:	250a      	movs	r5, #10
 8008502:	4638      	mov	r0, r7
 8008504:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008508:	3a30      	subs	r2, #48	; 0x30
 800850a:	2a09      	cmp	r2, #9
 800850c:	d903      	bls.n	8008516 <_svfiprintf_r+0x196>
 800850e:	2b00      	cmp	r3, #0
 8008510:	d0c8      	beq.n	80084a4 <_svfiprintf_r+0x124>
 8008512:	9105      	str	r1, [sp, #20]
 8008514:	e7c6      	b.n	80084a4 <_svfiprintf_r+0x124>
 8008516:	fb05 2101 	mla	r1, r5, r1, r2
 800851a:	2301      	movs	r3, #1
 800851c:	4607      	mov	r7, r0
 800851e:	e7f0      	b.n	8008502 <_svfiprintf_r+0x182>
 8008520:	ab03      	add	r3, sp, #12
 8008522:	9300      	str	r3, [sp, #0]
 8008524:	4622      	mov	r2, r4
 8008526:	4b11      	ldr	r3, [pc, #68]	; (800856c <_svfiprintf_r+0x1ec>)
 8008528:	a904      	add	r1, sp, #16
 800852a:	4640      	mov	r0, r8
 800852c:	f7fc f8a0 	bl	8004670 <_printf_float>
 8008530:	f1b0 3fff 	cmp.w	r0, #4294967295
 8008534:	4681      	mov	r9, r0
 8008536:	d1d6      	bne.n	80084e6 <_svfiprintf_r+0x166>
 8008538:	89a3      	ldrh	r3, [r4, #12]
 800853a:	065b      	lsls	r3, r3, #25
 800853c:	f53f af35 	bmi.w	80083aa <_svfiprintf_r+0x2a>
 8008540:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008542:	b01d      	add	sp, #116	; 0x74
 8008544:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008548:	ab03      	add	r3, sp, #12
 800854a:	9300      	str	r3, [sp, #0]
 800854c:	4622      	mov	r2, r4
 800854e:	4b07      	ldr	r3, [pc, #28]	; (800856c <_svfiprintf_r+0x1ec>)
 8008550:	a904      	add	r1, sp, #16
 8008552:	4640      	mov	r0, r8
 8008554:	f7fc fb42 	bl	8004bdc <_printf_i>
 8008558:	e7ea      	b.n	8008530 <_svfiprintf_r+0x1b0>
 800855a:	bf00      	nop
 800855c:	0800950c 	.word	0x0800950c
 8008560:	08009512 	.word	0x08009512
 8008564:	08009516 	.word	0x08009516
 8008568:	08004671 	.word	0x08004671
 800856c:	080082cd 	.word	0x080082cd

08008570 <__svfiscanf_r>:
 8008570:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008574:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 8008578:	460c      	mov	r4, r1
 800857a:	2100      	movs	r1, #0
 800857c:	9144      	str	r1, [sp, #272]	; 0x110
 800857e:	9145      	str	r1, [sp, #276]	; 0x114
 8008580:	499f      	ldr	r1, [pc, #636]	; (8008800 <__svfiscanf_r+0x290>)
 8008582:	91a0      	str	r1, [sp, #640]	; 0x280
 8008584:	f10d 0804 	add.w	r8, sp, #4
 8008588:	499e      	ldr	r1, [pc, #632]	; (8008804 <__svfiscanf_r+0x294>)
 800858a:	f8df 927c 	ldr.w	r9, [pc, #636]	; 8008808 <__svfiscanf_r+0x298>
 800858e:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8008592:	4606      	mov	r6, r0
 8008594:	4692      	mov	sl, r2
 8008596:	91a1      	str	r1, [sp, #644]	; 0x284
 8008598:	9300      	str	r3, [sp, #0]
 800859a:	270a      	movs	r7, #10
 800859c:	f89a 3000 	ldrb.w	r3, [sl]
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	f000 812a 	beq.w	80087fa <__svfiscanf_r+0x28a>
 80085a6:	4655      	mov	r5, sl
 80085a8:	f7ff f934 	bl	8007814 <__locale_ctype_ptr>
 80085ac:	f815 bb01 	ldrb.w	fp, [r5], #1
 80085b0:	4458      	add	r0, fp
 80085b2:	7843      	ldrb	r3, [r0, #1]
 80085b4:	f013 0308 	ands.w	r3, r3, #8
 80085b8:	d01c      	beq.n	80085f4 <__svfiscanf_r+0x84>
 80085ba:	6863      	ldr	r3, [r4, #4]
 80085bc:	2b00      	cmp	r3, #0
 80085be:	dd12      	ble.n	80085e6 <__svfiscanf_r+0x76>
 80085c0:	f7ff f928 	bl	8007814 <__locale_ctype_ptr>
 80085c4:	6823      	ldr	r3, [r4, #0]
 80085c6:	781a      	ldrb	r2, [r3, #0]
 80085c8:	4410      	add	r0, r2
 80085ca:	7842      	ldrb	r2, [r0, #1]
 80085cc:	0712      	lsls	r2, r2, #28
 80085ce:	d401      	bmi.n	80085d4 <__svfiscanf_r+0x64>
 80085d0:	46aa      	mov	sl, r5
 80085d2:	e7e3      	b.n	800859c <__svfiscanf_r+0x2c>
 80085d4:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80085d6:	3201      	adds	r2, #1
 80085d8:	9245      	str	r2, [sp, #276]	; 0x114
 80085da:	6862      	ldr	r2, [r4, #4]
 80085dc:	3301      	adds	r3, #1
 80085de:	3a01      	subs	r2, #1
 80085e0:	6062      	str	r2, [r4, #4]
 80085e2:	6023      	str	r3, [r4, #0]
 80085e4:	e7e9      	b.n	80085ba <__svfiscanf_r+0x4a>
 80085e6:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80085e8:	4621      	mov	r1, r4
 80085ea:	4630      	mov	r0, r6
 80085ec:	4798      	blx	r3
 80085ee:	2800      	cmp	r0, #0
 80085f0:	d0e6      	beq.n	80085c0 <__svfiscanf_r+0x50>
 80085f2:	e7ed      	b.n	80085d0 <__svfiscanf_r+0x60>
 80085f4:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 80085f8:	f040 8082 	bne.w	8008700 <__svfiscanf_r+0x190>
 80085fc:	9343      	str	r3, [sp, #268]	; 0x10c
 80085fe:	9341      	str	r3, [sp, #260]	; 0x104
 8008600:	f89a 3001 	ldrb.w	r3, [sl, #1]
 8008604:	2b2a      	cmp	r3, #42	; 0x2a
 8008606:	d103      	bne.n	8008610 <__svfiscanf_r+0xa0>
 8008608:	2310      	movs	r3, #16
 800860a:	9341      	str	r3, [sp, #260]	; 0x104
 800860c:	f10a 0502 	add.w	r5, sl, #2
 8008610:	46aa      	mov	sl, r5
 8008612:	f815 1b01 	ldrb.w	r1, [r5], #1
 8008616:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 800861a:	2a09      	cmp	r2, #9
 800861c:	d922      	bls.n	8008664 <__svfiscanf_r+0xf4>
 800861e:	2203      	movs	r2, #3
 8008620:	4879      	ldr	r0, [pc, #484]	; (8008808 <__svfiscanf_r+0x298>)
 8008622:	f7f7 fddd 	bl	80001e0 <memchr>
 8008626:	b138      	cbz	r0, 8008638 <__svfiscanf_r+0xc8>
 8008628:	eba0 0309 	sub.w	r3, r0, r9
 800862c:	2001      	movs	r0, #1
 800862e:	4098      	lsls	r0, r3
 8008630:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8008632:	4318      	orrs	r0, r3
 8008634:	9041      	str	r0, [sp, #260]	; 0x104
 8008636:	46aa      	mov	sl, r5
 8008638:	f89a 3000 	ldrb.w	r3, [sl]
 800863c:	2b67      	cmp	r3, #103	; 0x67
 800863e:	f10a 0501 	add.w	r5, sl, #1
 8008642:	d82b      	bhi.n	800869c <__svfiscanf_r+0x12c>
 8008644:	2b65      	cmp	r3, #101	; 0x65
 8008646:	f080 809f 	bcs.w	8008788 <__svfiscanf_r+0x218>
 800864a:	2b47      	cmp	r3, #71	; 0x47
 800864c:	d810      	bhi.n	8008670 <__svfiscanf_r+0x100>
 800864e:	2b45      	cmp	r3, #69	; 0x45
 8008650:	f080 809a 	bcs.w	8008788 <__svfiscanf_r+0x218>
 8008654:	2b00      	cmp	r3, #0
 8008656:	d06c      	beq.n	8008732 <__svfiscanf_r+0x1c2>
 8008658:	2b25      	cmp	r3, #37	; 0x25
 800865a:	d051      	beq.n	8008700 <__svfiscanf_r+0x190>
 800865c:	2303      	movs	r3, #3
 800865e:	9347      	str	r3, [sp, #284]	; 0x11c
 8008660:	9742      	str	r7, [sp, #264]	; 0x108
 8008662:	e027      	b.n	80086b4 <__svfiscanf_r+0x144>
 8008664:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8008666:	fb07 1303 	mla	r3, r7, r3, r1
 800866a:	3b30      	subs	r3, #48	; 0x30
 800866c:	9343      	str	r3, [sp, #268]	; 0x10c
 800866e:	e7cf      	b.n	8008610 <__svfiscanf_r+0xa0>
 8008670:	2b5b      	cmp	r3, #91	; 0x5b
 8008672:	d06a      	beq.n	800874a <__svfiscanf_r+0x1da>
 8008674:	d80c      	bhi.n	8008690 <__svfiscanf_r+0x120>
 8008676:	2b58      	cmp	r3, #88	; 0x58
 8008678:	d1f0      	bne.n	800865c <__svfiscanf_r+0xec>
 800867a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800867c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008680:	9241      	str	r2, [sp, #260]	; 0x104
 8008682:	2210      	movs	r2, #16
 8008684:	9242      	str	r2, [sp, #264]	; 0x108
 8008686:	2b6e      	cmp	r3, #110	; 0x6e
 8008688:	bf8c      	ite	hi
 800868a:	2304      	movhi	r3, #4
 800868c:	2303      	movls	r3, #3
 800868e:	e010      	b.n	80086b2 <__svfiscanf_r+0x142>
 8008690:	2b63      	cmp	r3, #99	; 0x63
 8008692:	d065      	beq.n	8008760 <__svfiscanf_r+0x1f0>
 8008694:	2b64      	cmp	r3, #100	; 0x64
 8008696:	d1e1      	bne.n	800865c <__svfiscanf_r+0xec>
 8008698:	9742      	str	r7, [sp, #264]	; 0x108
 800869a:	e7f4      	b.n	8008686 <__svfiscanf_r+0x116>
 800869c:	2b70      	cmp	r3, #112	; 0x70
 800869e:	d04b      	beq.n	8008738 <__svfiscanf_r+0x1c8>
 80086a0:	d826      	bhi.n	80086f0 <__svfiscanf_r+0x180>
 80086a2:	2b6e      	cmp	r3, #110	; 0x6e
 80086a4:	d062      	beq.n	800876c <__svfiscanf_r+0x1fc>
 80086a6:	d84c      	bhi.n	8008742 <__svfiscanf_r+0x1d2>
 80086a8:	2b69      	cmp	r3, #105	; 0x69
 80086aa:	d1d7      	bne.n	800865c <__svfiscanf_r+0xec>
 80086ac:	2300      	movs	r3, #0
 80086ae:	9342      	str	r3, [sp, #264]	; 0x108
 80086b0:	2303      	movs	r3, #3
 80086b2:	9347      	str	r3, [sp, #284]	; 0x11c
 80086b4:	6863      	ldr	r3, [r4, #4]
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	dd68      	ble.n	800878c <__svfiscanf_r+0x21c>
 80086ba:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80086bc:	0659      	lsls	r1, r3, #25
 80086be:	d407      	bmi.n	80086d0 <__svfiscanf_r+0x160>
 80086c0:	f7ff f8a8 	bl	8007814 <__locale_ctype_ptr>
 80086c4:	6823      	ldr	r3, [r4, #0]
 80086c6:	781a      	ldrb	r2, [r3, #0]
 80086c8:	4410      	add	r0, r2
 80086ca:	7842      	ldrb	r2, [r0, #1]
 80086cc:	0712      	lsls	r2, r2, #28
 80086ce:	d464      	bmi.n	800879a <__svfiscanf_r+0x22a>
 80086d0:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 80086d2:	2b02      	cmp	r3, #2
 80086d4:	dc73      	bgt.n	80087be <__svfiscanf_r+0x24e>
 80086d6:	466b      	mov	r3, sp
 80086d8:	4622      	mov	r2, r4
 80086da:	a941      	add	r1, sp, #260	; 0x104
 80086dc:	4630      	mov	r0, r6
 80086de:	f000 f8bf 	bl	8008860 <_scanf_chars>
 80086e2:	2801      	cmp	r0, #1
 80086e4:	f000 8089 	beq.w	80087fa <__svfiscanf_r+0x28a>
 80086e8:	2802      	cmp	r0, #2
 80086ea:	f47f af71 	bne.w	80085d0 <__svfiscanf_r+0x60>
 80086ee:	e01d      	b.n	800872c <__svfiscanf_r+0x1bc>
 80086f0:	2b75      	cmp	r3, #117	; 0x75
 80086f2:	d0d1      	beq.n	8008698 <__svfiscanf_r+0x128>
 80086f4:	2b78      	cmp	r3, #120	; 0x78
 80086f6:	d0c0      	beq.n	800867a <__svfiscanf_r+0x10a>
 80086f8:	2b73      	cmp	r3, #115	; 0x73
 80086fa:	d1af      	bne.n	800865c <__svfiscanf_r+0xec>
 80086fc:	2302      	movs	r3, #2
 80086fe:	e7d8      	b.n	80086b2 <__svfiscanf_r+0x142>
 8008700:	6863      	ldr	r3, [r4, #4]
 8008702:	2b00      	cmp	r3, #0
 8008704:	dd0c      	ble.n	8008720 <__svfiscanf_r+0x1b0>
 8008706:	6823      	ldr	r3, [r4, #0]
 8008708:	781a      	ldrb	r2, [r3, #0]
 800870a:	455a      	cmp	r2, fp
 800870c:	d175      	bne.n	80087fa <__svfiscanf_r+0x28a>
 800870e:	3301      	adds	r3, #1
 8008710:	6862      	ldr	r2, [r4, #4]
 8008712:	6023      	str	r3, [r4, #0]
 8008714:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8008716:	3a01      	subs	r2, #1
 8008718:	3301      	adds	r3, #1
 800871a:	6062      	str	r2, [r4, #4]
 800871c:	9345      	str	r3, [sp, #276]	; 0x114
 800871e:	e757      	b.n	80085d0 <__svfiscanf_r+0x60>
 8008720:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8008722:	4621      	mov	r1, r4
 8008724:	4630      	mov	r0, r6
 8008726:	4798      	blx	r3
 8008728:	2800      	cmp	r0, #0
 800872a:	d0ec      	beq.n	8008706 <__svfiscanf_r+0x196>
 800872c:	9844      	ldr	r0, [sp, #272]	; 0x110
 800872e:	2800      	cmp	r0, #0
 8008730:	d159      	bne.n	80087e6 <__svfiscanf_r+0x276>
 8008732:	f04f 30ff 	mov.w	r0, #4294967295
 8008736:	e05c      	b.n	80087f2 <__svfiscanf_r+0x282>
 8008738:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800873a:	f042 0220 	orr.w	r2, r2, #32
 800873e:	9241      	str	r2, [sp, #260]	; 0x104
 8008740:	e79b      	b.n	800867a <__svfiscanf_r+0x10a>
 8008742:	2308      	movs	r3, #8
 8008744:	9342      	str	r3, [sp, #264]	; 0x108
 8008746:	2304      	movs	r3, #4
 8008748:	e7b3      	b.n	80086b2 <__svfiscanf_r+0x142>
 800874a:	4629      	mov	r1, r5
 800874c:	4640      	mov	r0, r8
 800874e:	f000 fa85 	bl	8008c5c <__sccl>
 8008752:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8008754:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008758:	9341      	str	r3, [sp, #260]	; 0x104
 800875a:	4605      	mov	r5, r0
 800875c:	2301      	movs	r3, #1
 800875e:	e7a8      	b.n	80086b2 <__svfiscanf_r+0x142>
 8008760:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8008762:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008766:	9341      	str	r3, [sp, #260]	; 0x104
 8008768:	2300      	movs	r3, #0
 800876a:	e7a2      	b.n	80086b2 <__svfiscanf_r+0x142>
 800876c:	9841      	ldr	r0, [sp, #260]	; 0x104
 800876e:	06c3      	lsls	r3, r0, #27
 8008770:	f53f af2e 	bmi.w	80085d0 <__svfiscanf_r+0x60>
 8008774:	9b00      	ldr	r3, [sp, #0]
 8008776:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8008778:	1d19      	adds	r1, r3, #4
 800877a:	9100      	str	r1, [sp, #0]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	07c0      	lsls	r0, r0, #31
 8008780:	bf4c      	ite	mi
 8008782:	801a      	strhmi	r2, [r3, #0]
 8008784:	601a      	strpl	r2, [r3, #0]
 8008786:	e723      	b.n	80085d0 <__svfiscanf_r+0x60>
 8008788:	2305      	movs	r3, #5
 800878a:	e792      	b.n	80086b2 <__svfiscanf_r+0x142>
 800878c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800878e:	4621      	mov	r1, r4
 8008790:	4630      	mov	r0, r6
 8008792:	4798      	blx	r3
 8008794:	2800      	cmp	r0, #0
 8008796:	d090      	beq.n	80086ba <__svfiscanf_r+0x14a>
 8008798:	e7c8      	b.n	800872c <__svfiscanf_r+0x1bc>
 800879a:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800879c:	3201      	adds	r2, #1
 800879e:	9245      	str	r2, [sp, #276]	; 0x114
 80087a0:	6862      	ldr	r2, [r4, #4]
 80087a2:	3a01      	subs	r2, #1
 80087a4:	2a00      	cmp	r2, #0
 80087a6:	6062      	str	r2, [r4, #4]
 80087a8:	dd02      	ble.n	80087b0 <__svfiscanf_r+0x240>
 80087aa:	3301      	adds	r3, #1
 80087ac:	6023      	str	r3, [r4, #0]
 80087ae:	e787      	b.n	80086c0 <__svfiscanf_r+0x150>
 80087b0:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80087b2:	4621      	mov	r1, r4
 80087b4:	4630      	mov	r0, r6
 80087b6:	4798      	blx	r3
 80087b8:	2800      	cmp	r0, #0
 80087ba:	d081      	beq.n	80086c0 <__svfiscanf_r+0x150>
 80087bc:	e7b6      	b.n	800872c <__svfiscanf_r+0x1bc>
 80087be:	2b04      	cmp	r3, #4
 80087c0:	dc06      	bgt.n	80087d0 <__svfiscanf_r+0x260>
 80087c2:	466b      	mov	r3, sp
 80087c4:	4622      	mov	r2, r4
 80087c6:	a941      	add	r1, sp, #260	; 0x104
 80087c8:	4630      	mov	r0, r6
 80087ca:	f000 f8ad 	bl	8008928 <_scanf_i>
 80087ce:	e788      	b.n	80086e2 <__svfiscanf_r+0x172>
 80087d0:	4b0e      	ldr	r3, [pc, #56]	; (800880c <__svfiscanf_r+0x29c>)
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	f43f aefc 	beq.w	80085d0 <__svfiscanf_r+0x60>
 80087d8:	466b      	mov	r3, sp
 80087da:	4622      	mov	r2, r4
 80087dc:	a941      	add	r1, sp, #260	; 0x104
 80087de:	4630      	mov	r0, r6
 80087e0:	f7fc fb0e 	bl	8004e00 <_scanf_float>
 80087e4:	e77d      	b.n	80086e2 <__svfiscanf_r+0x172>
 80087e6:	89a3      	ldrh	r3, [r4, #12]
 80087e8:	f013 0f40 	tst.w	r3, #64	; 0x40
 80087ec:	bf18      	it	ne
 80087ee:	f04f 30ff 	movne.w	r0, #4294967295
 80087f2:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 80087f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087fa:	9844      	ldr	r0, [sp, #272]	; 0x110
 80087fc:	e7f9      	b.n	80087f2 <__svfiscanf_r+0x282>
 80087fe:	bf00      	nop
 8008800:	08008ef9 	.word	0x08008ef9
 8008804:	08008b25 	.word	0x08008b25
 8008808:	08009512 	.word	0x08009512
 800880c:	08004e01 	.word	0x08004e01

08008810 <_vfiscanf_r>:
 8008810:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008814:	460c      	mov	r4, r1
 8008816:	4616      	mov	r6, r2
 8008818:	461f      	mov	r7, r3
 800881a:	4605      	mov	r5, r0
 800881c:	b118      	cbz	r0, 8008826 <_vfiscanf_r+0x16>
 800881e:	6983      	ldr	r3, [r0, #24]
 8008820:	b90b      	cbnz	r3, 8008826 <_vfiscanf_r+0x16>
 8008822:	f7fe fc27 	bl	8007074 <__sinit>
 8008826:	4b0b      	ldr	r3, [pc, #44]	; (8008854 <_vfiscanf_r+0x44>)
 8008828:	429c      	cmp	r4, r3
 800882a:	d108      	bne.n	800883e <_vfiscanf_r+0x2e>
 800882c:	686c      	ldr	r4, [r5, #4]
 800882e:	463b      	mov	r3, r7
 8008830:	4632      	mov	r2, r6
 8008832:	4621      	mov	r1, r4
 8008834:	4628      	mov	r0, r5
 8008836:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800883a:	f7ff be99 	b.w	8008570 <__svfiscanf_r>
 800883e:	4b06      	ldr	r3, [pc, #24]	; (8008858 <_vfiscanf_r+0x48>)
 8008840:	429c      	cmp	r4, r3
 8008842:	d101      	bne.n	8008848 <_vfiscanf_r+0x38>
 8008844:	68ac      	ldr	r4, [r5, #8]
 8008846:	e7f2      	b.n	800882e <_vfiscanf_r+0x1e>
 8008848:	4b04      	ldr	r3, [pc, #16]	; (800885c <_vfiscanf_r+0x4c>)
 800884a:	429c      	cmp	r4, r3
 800884c:	bf08      	it	eq
 800884e:	68ec      	ldreq	r4, [r5, #12]
 8008850:	e7ed      	b.n	800882e <_vfiscanf_r+0x1e>
 8008852:	bf00      	nop
 8008854:	080093c0 	.word	0x080093c0
 8008858:	080093e0 	.word	0x080093e0
 800885c:	080093a0 	.word	0x080093a0

08008860 <_scanf_chars>:
 8008860:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008864:	4615      	mov	r5, r2
 8008866:	688a      	ldr	r2, [r1, #8]
 8008868:	4680      	mov	r8, r0
 800886a:	460c      	mov	r4, r1
 800886c:	b932      	cbnz	r2, 800887c <_scanf_chars+0x1c>
 800886e:	698a      	ldr	r2, [r1, #24]
 8008870:	2a00      	cmp	r2, #0
 8008872:	bf14      	ite	ne
 8008874:	f04f 32ff 	movne.w	r2, #4294967295
 8008878:	2201      	moveq	r2, #1
 800887a:	608a      	str	r2, [r1, #8]
 800887c:	6822      	ldr	r2, [r4, #0]
 800887e:	06d1      	lsls	r1, r2, #27
 8008880:	bf5f      	itttt	pl
 8008882:	681a      	ldrpl	r2, [r3, #0]
 8008884:	1d11      	addpl	r1, r2, #4
 8008886:	6019      	strpl	r1, [r3, #0]
 8008888:	6817      	ldrpl	r7, [r2, #0]
 800888a:	2600      	movs	r6, #0
 800888c:	69a3      	ldr	r3, [r4, #24]
 800888e:	b1db      	cbz	r3, 80088c8 <_scanf_chars+0x68>
 8008890:	2b01      	cmp	r3, #1
 8008892:	d107      	bne.n	80088a4 <_scanf_chars+0x44>
 8008894:	682b      	ldr	r3, [r5, #0]
 8008896:	6962      	ldr	r2, [r4, #20]
 8008898:	781b      	ldrb	r3, [r3, #0]
 800889a:	5cd3      	ldrb	r3, [r2, r3]
 800889c:	b9a3      	cbnz	r3, 80088c8 <_scanf_chars+0x68>
 800889e:	2e00      	cmp	r6, #0
 80088a0:	d132      	bne.n	8008908 <_scanf_chars+0xa8>
 80088a2:	e006      	b.n	80088b2 <_scanf_chars+0x52>
 80088a4:	2b02      	cmp	r3, #2
 80088a6:	d007      	beq.n	80088b8 <_scanf_chars+0x58>
 80088a8:	2e00      	cmp	r6, #0
 80088aa:	d12d      	bne.n	8008908 <_scanf_chars+0xa8>
 80088ac:	69a3      	ldr	r3, [r4, #24]
 80088ae:	2b01      	cmp	r3, #1
 80088b0:	d12a      	bne.n	8008908 <_scanf_chars+0xa8>
 80088b2:	2001      	movs	r0, #1
 80088b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80088b8:	f7fe ffac 	bl	8007814 <__locale_ctype_ptr>
 80088bc:	682b      	ldr	r3, [r5, #0]
 80088be:	781b      	ldrb	r3, [r3, #0]
 80088c0:	4418      	add	r0, r3
 80088c2:	7843      	ldrb	r3, [r0, #1]
 80088c4:	071b      	lsls	r3, r3, #28
 80088c6:	d4ef      	bmi.n	80088a8 <_scanf_chars+0x48>
 80088c8:	6823      	ldr	r3, [r4, #0]
 80088ca:	06da      	lsls	r2, r3, #27
 80088cc:	bf5e      	ittt	pl
 80088ce:	682b      	ldrpl	r3, [r5, #0]
 80088d0:	781b      	ldrbpl	r3, [r3, #0]
 80088d2:	703b      	strbpl	r3, [r7, #0]
 80088d4:	682a      	ldr	r2, [r5, #0]
 80088d6:	686b      	ldr	r3, [r5, #4]
 80088d8:	f102 0201 	add.w	r2, r2, #1
 80088dc:	602a      	str	r2, [r5, #0]
 80088de:	68a2      	ldr	r2, [r4, #8]
 80088e0:	f103 33ff 	add.w	r3, r3, #4294967295
 80088e4:	f102 32ff 	add.w	r2, r2, #4294967295
 80088e8:	606b      	str	r3, [r5, #4]
 80088ea:	f106 0601 	add.w	r6, r6, #1
 80088ee:	bf58      	it	pl
 80088f0:	3701      	addpl	r7, #1
 80088f2:	60a2      	str	r2, [r4, #8]
 80088f4:	b142      	cbz	r2, 8008908 <_scanf_chars+0xa8>
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	dcc8      	bgt.n	800888c <_scanf_chars+0x2c>
 80088fa:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80088fe:	4629      	mov	r1, r5
 8008900:	4640      	mov	r0, r8
 8008902:	4798      	blx	r3
 8008904:	2800      	cmp	r0, #0
 8008906:	d0c1      	beq.n	800888c <_scanf_chars+0x2c>
 8008908:	6823      	ldr	r3, [r4, #0]
 800890a:	f013 0310 	ands.w	r3, r3, #16
 800890e:	d105      	bne.n	800891c <_scanf_chars+0xbc>
 8008910:	68e2      	ldr	r2, [r4, #12]
 8008912:	3201      	adds	r2, #1
 8008914:	60e2      	str	r2, [r4, #12]
 8008916:	69a2      	ldr	r2, [r4, #24]
 8008918:	b102      	cbz	r2, 800891c <_scanf_chars+0xbc>
 800891a:	703b      	strb	r3, [r7, #0]
 800891c:	6923      	ldr	r3, [r4, #16]
 800891e:	441e      	add	r6, r3
 8008920:	6126      	str	r6, [r4, #16]
 8008922:	2000      	movs	r0, #0
 8008924:	e7c6      	b.n	80088b4 <_scanf_chars+0x54>
	...

08008928 <_scanf_i>:
 8008928:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800892c:	469a      	mov	sl, r3
 800892e:	4b74      	ldr	r3, [pc, #464]	; (8008b00 <_scanf_i+0x1d8>)
 8008930:	460c      	mov	r4, r1
 8008932:	4683      	mov	fp, r0
 8008934:	4616      	mov	r6, r2
 8008936:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800893a:	b087      	sub	sp, #28
 800893c:	ab03      	add	r3, sp, #12
 800893e:	68a7      	ldr	r7, [r4, #8]
 8008940:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8008944:	4b6f      	ldr	r3, [pc, #444]	; (8008b04 <_scanf_i+0x1dc>)
 8008946:	69a1      	ldr	r1, [r4, #24]
 8008948:	4a6f      	ldr	r2, [pc, #444]	; (8008b08 <_scanf_i+0x1e0>)
 800894a:	2903      	cmp	r1, #3
 800894c:	bf08      	it	eq
 800894e:	461a      	moveq	r2, r3
 8008950:	1e7b      	subs	r3, r7, #1
 8008952:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 8008956:	bf84      	itt	hi
 8008958:	f240 135d 	movwhi	r3, #349	; 0x15d
 800895c:	60a3      	strhi	r3, [r4, #8]
 800895e:	6823      	ldr	r3, [r4, #0]
 8008960:	9200      	str	r2, [sp, #0]
 8008962:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8008966:	bf88      	it	hi
 8008968:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800896c:	f104 091c 	add.w	r9, r4, #28
 8008970:	6023      	str	r3, [r4, #0]
 8008972:	bf8c      	ite	hi
 8008974:	197f      	addhi	r7, r7, r5
 8008976:	2700      	movls	r7, #0
 8008978:	464b      	mov	r3, r9
 800897a:	f04f 0800 	mov.w	r8, #0
 800897e:	9301      	str	r3, [sp, #4]
 8008980:	6831      	ldr	r1, [r6, #0]
 8008982:	ab03      	add	r3, sp, #12
 8008984:	2202      	movs	r2, #2
 8008986:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800898a:	7809      	ldrb	r1, [r1, #0]
 800898c:	f7f7 fc28 	bl	80001e0 <memchr>
 8008990:	9b01      	ldr	r3, [sp, #4]
 8008992:	b330      	cbz	r0, 80089e2 <_scanf_i+0xba>
 8008994:	f1b8 0f01 	cmp.w	r8, #1
 8008998:	d15a      	bne.n	8008a50 <_scanf_i+0x128>
 800899a:	6862      	ldr	r2, [r4, #4]
 800899c:	b92a      	cbnz	r2, 80089aa <_scanf_i+0x82>
 800899e:	6822      	ldr	r2, [r4, #0]
 80089a0:	2108      	movs	r1, #8
 80089a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80089a6:	6061      	str	r1, [r4, #4]
 80089a8:	6022      	str	r2, [r4, #0]
 80089aa:	6822      	ldr	r2, [r4, #0]
 80089ac:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 80089b0:	6022      	str	r2, [r4, #0]
 80089b2:	68a2      	ldr	r2, [r4, #8]
 80089b4:	1e51      	subs	r1, r2, #1
 80089b6:	60a1      	str	r1, [r4, #8]
 80089b8:	b19a      	cbz	r2, 80089e2 <_scanf_i+0xba>
 80089ba:	6832      	ldr	r2, [r6, #0]
 80089bc:	1c51      	adds	r1, r2, #1
 80089be:	6031      	str	r1, [r6, #0]
 80089c0:	7812      	ldrb	r2, [r2, #0]
 80089c2:	701a      	strb	r2, [r3, #0]
 80089c4:	1c5d      	adds	r5, r3, #1
 80089c6:	6873      	ldr	r3, [r6, #4]
 80089c8:	3b01      	subs	r3, #1
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	6073      	str	r3, [r6, #4]
 80089ce:	dc07      	bgt.n	80089e0 <_scanf_i+0xb8>
 80089d0:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80089d4:	4631      	mov	r1, r6
 80089d6:	4658      	mov	r0, fp
 80089d8:	4798      	blx	r3
 80089da:	2800      	cmp	r0, #0
 80089dc:	f040 8086 	bne.w	8008aec <_scanf_i+0x1c4>
 80089e0:	462b      	mov	r3, r5
 80089e2:	f108 0801 	add.w	r8, r8, #1
 80089e6:	f1b8 0f03 	cmp.w	r8, #3
 80089ea:	d1c8      	bne.n	800897e <_scanf_i+0x56>
 80089ec:	6862      	ldr	r2, [r4, #4]
 80089ee:	b90a      	cbnz	r2, 80089f4 <_scanf_i+0xcc>
 80089f0:	220a      	movs	r2, #10
 80089f2:	6062      	str	r2, [r4, #4]
 80089f4:	6862      	ldr	r2, [r4, #4]
 80089f6:	4945      	ldr	r1, [pc, #276]	; (8008b0c <_scanf_i+0x1e4>)
 80089f8:	6960      	ldr	r0, [r4, #20]
 80089fa:	9301      	str	r3, [sp, #4]
 80089fc:	1a89      	subs	r1, r1, r2
 80089fe:	f000 f92d 	bl	8008c5c <__sccl>
 8008a02:	9b01      	ldr	r3, [sp, #4]
 8008a04:	f04f 0800 	mov.w	r8, #0
 8008a08:	461d      	mov	r5, r3
 8008a0a:	68a3      	ldr	r3, [r4, #8]
 8008a0c:	6822      	ldr	r2, [r4, #0]
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d03a      	beq.n	8008a88 <_scanf_i+0x160>
 8008a12:	6831      	ldr	r1, [r6, #0]
 8008a14:	6960      	ldr	r0, [r4, #20]
 8008a16:	f891 c000 	ldrb.w	ip, [r1]
 8008a1a:	f810 000c 	ldrb.w	r0, [r0, ip]
 8008a1e:	2800      	cmp	r0, #0
 8008a20:	d032      	beq.n	8008a88 <_scanf_i+0x160>
 8008a22:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8008a26:	d121      	bne.n	8008a6c <_scanf_i+0x144>
 8008a28:	0510      	lsls	r0, r2, #20
 8008a2a:	d51f      	bpl.n	8008a6c <_scanf_i+0x144>
 8008a2c:	f108 0801 	add.w	r8, r8, #1
 8008a30:	b117      	cbz	r7, 8008a38 <_scanf_i+0x110>
 8008a32:	3301      	adds	r3, #1
 8008a34:	3f01      	subs	r7, #1
 8008a36:	60a3      	str	r3, [r4, #8]
 8008a38:	6873      	ldr	r3, [r6, #4]
 8008a3a:	3b01      	subs	r3, #1
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	6073      	str	r3, [r6, #4]
 8008a40:	dd1b      	ble.n	8008a7a <_scanf_i+0x152>
 8008a42:	6833      	ldr	r3, [r6, #0]
 8008a44:	3301      	adds	r3, #1
 8008a46:	6033      	str	r3, [r6, #0]
 8008a48:	68a3      	ldr	r3, [r4, #8]
 8008a4a:	3b01      	subs	r3, #1
 8008a4c:	60a3      	str	r3, [r4, #8]
 8008a4e:	e7dc      	b.n	8008a0a <_scanf_i+0xe2>
 8008a50:	f1b8 0f02 	cmp.w	r8, #2
 8008a54:	d1ad      	bne.n	80089b2 <_scanf_i+0x8a>
 8008a56:	6822      	ldr	r2, [r4, #0]
 8008a58:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8008a5c:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8008a60:	d1bf      	bne.n	80089e2 <_scanf_i+0xba>
 8008a62:	2110      	movs	r1, #16
 8008a64:	6061      	str	r1, [r4, #4]
 8008a66:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008a6a:	e7a1      	b.n	80089b0 <_scanf_i+0x88>
 8008a6c:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8008a70:	6022      	str	r2, [r4, #0]
 8008a72:	780b      	ldrb	r3, [r1, #0]
 8008a74:	702b      	strb	r3, [r5, #0]
 8008a76:	3501      	adds	r5, #1
 8008a78:	e7de      	b.n	8008a38 <_scanf_i+0x110>
 8008a7a:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8008a7e:	4631      	mov	r1, r6
 8008a80:	4658      	mov	r0, fp
 8008a82:	4798      	blx	r3
 8008a84:	2800      	cmp	r0, #0
 8008a86:	d0df      	beq.n	8008a48 <_scanf_i+0x120>
 8008a88:	6823      	ldr	r3, [r4, #0]
 8008a8a:	05d9      	lsls	r1, r3, #23
 8008a8c:	d50c      	bpl.n	8008aa8 <_scanf_i+0x180>
 8008a8e:	454d      	cmp	r5, r9
 8008a90:	d908      	bls.n	8008aa4 <_scanf_i+0x17c>
 8008a92:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8008a96:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008a9a:	4632      	mov	r2, r6
 8008a9c:	4658      	mov	r0, fp
 8008a9e:	4798      	blx	r3
 8008aa0:	1e6f      	subs	r7, r5, #1
 8008aa2:	463d      	mov	r5, r7
 8008aa4:	454d      	cmp	r5, r9
 8008aa6:	d029      	beq.n	8008afc <_scanf_i+0x1d4>
 8008aa8:	6822      	ldr	r2, [r4, #0]
 8008aaa:	f012 0210 	ands.w	r2, r2, #16
 8008aae:	d113      	bne.n	8008ad8 <_scanf_i+0x1b0>
 8008ab0:	702a      	strb	r2, [r5, #0]
 8008ab2:	6863      	ldr	r3, [r4, #4]
 8008ab4:	9e00      	ldr	r6, [sp, #0]
 8008ab6:	4649      	mov	r1, r9
 8008ab8:	4658      	mov	r0, fp
 8008aba:	47b0      	blx	r6
 8008abc:	f8da 3000 	ldr.w	r3, [sl]
 8008ac0:	6821      	ldr	r1, [r4, #0]
 8008ac2:	1d1a      	adds	r2, r3, #4
 8008ac4:	f8ca 2000 	str.w	r2, [sl]
 8008ac8:	f011 0f20 	tst.w	r1, #32
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	d010      	beq.n	8008af2 <_scanf_i+0x1ca>
 8008ad0:	6018      	str	r0, [r3, #0]
 8008ad2:	68e3      	ldr	r3, [r4, #12]
 8008ad4:	3301      	adds	r3, #1
 8008ad6:	60e3      	str	r3, [r4, #12]
 8008ad8:	eba5 0509 	sub.w	r5, r5, r9
 8008adc:	44a8      	add	r8, r5
 8008ade:	6925      	ldr	r5, [r4, #16]
 8008ae0:	4445      	add	r5, r8
 8008ae2:	6125      	str	r5, [r4, #16]
 8008ae4:	2000      	movs	r0, #0
 8008ae6:	b007      	add	sp, #28
 8008ae8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008aec:	f04f 0800 	mov.w	r8, #0
 8008af0:	e7ca      	b.n	8008a88 <_scanf_i+0x160>
 8008af2:	07ca      	lsls	r2, r1, #31
 8008af4:	bf4c      	ite	mi
 8008af6:	8018      	strhmi	r0, [r3, #0]
 8008af8:	6018      	strpl	r0, [r3, #0]
 8008afa:	e7ea      	b.n	8008ad2 <_scanf_i+0x1aa>
 8008afc:	2001      	movs	r0, #1
 8008afe:	e7f2      	b.n	8008ae6 <_scanf_i+0x1be>
 8008b00:	080092b0 	.word	0x080092b0
 8008b04:	08006041 	.word	0x08006041
 8008b08:	08008e61 	.word	0x08008e61
 8008b0c:	0800952d 	.word	0x0800952d

08008b10 <lflush>:
 8008b10:	8983      	ldrh	r3, [r0, #12]
 8008b12:	f003 0309 	and.w	r3, r3, #9
 8008b16:	2b09      	cmp	r3, #9
 8008b18:	d101      	bne.n	8008b1e <lflush+0xe>
 8008b1a:	f7fe ba59 	b.w	8006fd0 <fflush>
 8008b1e:	2000      	movs	r0, #0
 8008b20:	4770      	bx	lr
	...

08008b24 <__srefill_r>:
 8008b24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b26:	460c      	mov	r4, r1
 8008b28:	4605      	mov	r5, r0
 8008b2a:	b118      	cbz	r0, 8008b34 <__srefill_r+0x10>
 8008b2c:	6983      	ldr	r3, [r0, #24]
 8008b2e:	b90b      	cbnz	r3, 8008b34 <__srefill_r+0x10>
 8008b30:	f7fe faa0 	bl	8007074 <__sinit>
 8008b34:	4b3c      	ldr	r3, [pc, #240]	; (8008c28 <__srefill_r+0x104>)
 8008b36:	429c      	cmp	r4, r3
 8008b38:	d10a      	bne.n	8008b50 <__srefill_r+0x2c>
 8008b3a:	686c      	ldr	r4, [r5, #4]
 8008b3c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008b40:	2300      	movs	r3, #0
 8008b42:	6063      	str	r3, [r4, #4]
 8008b44:	b293      	uxth	r3, r2
 8008b46:	069e      	lsls	r6, r3, #26
 8008b48:	d50c      	bpl.n	8008b64 <__srefill_r+0x40>
 8008b4a:	f04f 30ff 	mov.w	r0, #4294967295
 8008b4e:	e067      	b.n	8008c20 <__srefill_r+0xfc>
 8008b50:	4b36      	ldr	r3, [pc, #216]	; (8008c2c <__srefill_r+0x108>)
 8008b52:	429c      	cmp	r4, r3
 8008b54:	d101      	bne.n	8008b5a <__srefill_r+0x36>
 8008b56:	68ac      	ldr	r4, [r5, #8]
 8008b58:	e7f0      	b.n	8008b3c <__srefill_r+0x18>
 8008b5a:	4b35      	ldr	r3, [pc, #212]	; (8008c30 <__srefill_r+0x10c>)
 8008b5c:	429c      	cmp	r4, r3
 8008b5e:	bf08      	it	eq
 8008b60:	68ec      	ldreq	r4, [r5, #12]
 8008b62:	e7eb      	b.n	8008b3c <__srefill_r+0x18>
 8008b64:	0758      	lsls	r0, r3, #29
 8008b66:	d449      	bmi.n	8008bfc <__srefill_r+0xd8>
 8008b68:	06d9      	lsls	r1, r3, #27
 8008b6a:	d405      	bmi.n	8008b78 <__srefill_r+0x54>
 8008b6c:	2309      	movs	r3, #9
 8008b6e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008b72:	602b      	str	r3, [r5, #0]
 8008b74:	81a2      	strh	r2, [r4, #12]
 8008b76:	e7e8      	b.n	8008b4a <__srefill_r+0x26>
 8008b78:	071a      	lsls	r2, r3, #28
 8008b7a:	d50b      	bpl.n	8008b94 <__srefill_r+0x70>
 8008b7c:	4621      	mov	r1, r4
 8008b7e:	4628      	mov	r0, r5
 8008b80:	f7fe f9fc 	bl	8006f7c <_fflush_r>
 8008b84:	2800      	cmp	r0, #0
 8008b86:	d1e0      	bne.n	8008b4a <__srefill_r+0x26>
 8008b88:	89a3      	ldrh	r3, [r4, #12]
 8008b8a:	60a0      	str	r0, [r4, #8]
 8008b8c:	f023 0308 	bic.w	r3, r3, #8
 8008b90:	81a3      	strh	r3, [r4, #12]
 8008b92:	61a0      	str	r0, [r4, #24]
 8008b94:	89a3      	ldrh	r3, [r4, #12]
 8008b96:	f043 0304 	orr.w	r3, r3, #4
 8008b9a:	81a3      	strh	r3, [r4, #12]
 8008b9c:	6923      	ldr	r3, [r4, #16]
 8008b9e:	b91b      	cbnz	r3, 8008ba8 <__srefill_r+0x84>
 8008ba0:	4621      	mov	r1, r4
 8008ba2:	4628      	mov	r0, r5
 8008ba4:	f7fe fe78 	bl	8007898 <__smakebuf_r>
 8008ba8:	f9b4 700c 	ldrsh.w	r7, [r4, #12]
 8008bac:	b2be      	uxth	r6, r7
 8008bae:	07b3      	lsls	r3, r6, #30
 8008bb0:	d00f      	beq.n	8008bd2 <__srefill_r+0xae>
 8008bb2:	2301      	movs	r3, #1
 8008bb4:	81a3      	strh	r3, [r4, #12]
 8008bb6:	4b1f      	ldr	r3, [pc, #124]	; (8008c34 <__srefill_r+0x110>)
 8008bb8:	491f      	ldr	r1, [pc, #124]	; (8008c38 <__srefill_r+0x114>)
 8008bba:	6818      	ldr	r0, [r3, #0]
 8008bbc:	f006 0609 	and.w	r6, r6, #9
 8008bc0:	f7fe fac4 	bl	800714c <_fwalk>
 8008bc4:	2e09      	cmp	r6, #9
 8008bc6:	81a7      	strh	r7, [r4, #12]
 8008bc8:	d103      	bne.n	8008bd2 <__srefill_r+0xae>
 8008bca:	4621      	mov	r1, r4
 8008bcc:	4628      	mov	r0, r5
 8008bce:	f7fe f94f 	bl	8006e70 <__sflush_r>
 8008bd2:	6922      	ldr	r2, [r4, #16]
 8008bd4:	6022      	str	r2, [r4, #0]
 8008bd6:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008bd8:	6963      	ldr	r3, [r4, #20]
 8008bda:	6a21      	ldr	r1, [r4, #32]
 8008bdc:	4628      	mov	r0, r5
 8008bde:	47b0      	blx	r6
 8008be0:	2800      	cmp	r0, #0
 8008be2:	6060      	str	r0, [r4, #4]
 8008be4:	dc1d      	bgt.n	8008c22 <__srefill_r+0xfe>
 8008be6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008bea:	bf17      	itett	ne
 8008bec:	2200      	movne	r2, #0
 8008bee:	f043 0320 	orreq.w	r3, r3, #32
 8008bf2:	f043 0340 	orrne.w	r3, r3, #64	; 0x40
 8008bf6:	6062      	strne	r2, [r4, #4]
 8008bf8:	81a3      	strh	r3, [r4, #12]
 8008bfa:	e7a6      	b.n	8008b4a <__srefill_r+0x26>
 8008bfc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008bfe:	2900      	cmp	r1, #0
 8008c00:	d0cc      	beq.n	8008b9c <__srefill_r+0x78>
 8008c02:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008c06:	4299      	cmp	r1, r3
 8008c08:	d002      	beq.n	8008c10 <__srefill_r+0xec>
 8008c0a:	4628      	mov	r0, r5
 8008c0c:	f7ff fab6 	bl	800817c <_free_r>
 8008c10:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008c12:	6063      	str	r3, [r4, #4]
 8008c14:	2000      	movs	r0, #0
 8008c16:	6360      	str	r0, [r4, #52]	; 0x34
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	d0bf      	beq.n	8008b9c <__srefill_r+0x78>
 8008c1c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8008c1e:	6023      	str	r3, [r4, #0]
 8008c20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008c22:	2000      	movs	r0, #0
 8008c24:	e7fc      	b.n	8008c20 <__srefill_r+0xfc>
 8008c26:	bf00      	nop
 8008c28:	080093c0 	.word	0x080093c0
 8008c2c:	080093e0 	.word	0x080093e0
 8008c30:	080093a0 	.word	0x080093a0
 8008c34:	08009304 	.word	0x08009304
 8008c38:	08008b11 	.word	0x08008b11

08008c3c <_sbrk_r>:
 8008c3c:	b538      	push	{r3, r4, r5, lr}
 8008c3e:	4c06      	ldr	r4, [pc, #24]	; (8008c58 <_sbrk_r+0x1c>)
 8008c40:	2300      	movs	r3, #0
 8008c42:	4605      	mov	r5, r0
 8008c44:	4608      	mov	r0, r1
 8008c46:	6023      	str	r3, [r4, #0]
 8008c48:	f7f9 f92e 	bl	8001ea8 <_sbrk>
 8008c4c:	1c43      	adds	r3, r0, #1
 8008c4e:	d102      	bne.n	8008c56 <_sbrk_r+0x1a>
 8008c50:	6823      	ldr	r3, [r4, #0]
 8008c52:	b103      	cbz	r3, 8008c56 <_sbrk_r+0x1a>
 8008c54:	602b      	str	r3, [r5, #0]
 8008c56:	bd38      	pop	{r3, r4, r5, pc}
 8008c58:	20000288 	.word	0x20000288

08008c5c <__sccl>:
 8008c5c:	b570      	push	{r4, r5, r6, lr}
 8008c5e:	780b      	ldrb	r3, [r1, #0]
 8008c60:	2b5e      	cmp	r3, #94	; 0x5e
 8008c62:	bf13      	iteet	ne
 8008c64:	1c4a      	addne	r2, r1, #1
 8008c66:	1c8a      	addeq	r2, r1, #2
 8008c68:	784b      	ldrbeq	r3, [r1, #1]
 8008c6a:	2100      	movne	r1, #0
 8008c6c:	bf08      	it	eq
 8008c6e:	2101      	moveq	r1, #1
 8008c70:	1e44      	subs	r4, r0, #1
 8008c72:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 8008c76:	f804 1f01 	strb.w	r1, [r4, #1]!
 8008c7a:	42ac      	cmp	r4, r5
 8008c7c:	d1fb      	bne.n	8008c76 <__sccl+0x1a>
 8008c7e:	b913      	cbnz	r3, 8008c86 <__sccl+0x2a>
 8008c80:	3a01      	subs	r2, #1
 8008c82:	4610      	mov	r0, r2
 8008c84:	bd70      	pop	{r4, r5, r6, pc}
 8008c86:	f081 0401 	eor.w	r4, r1, #1
 8008c8a:	54c4      	strb	r4, [r0, r3]
 8008c8c:	1c51      	adds	r1, r2, #1
 8008c8e:	f811 5c01 	ldrb.w	r5, [r1, #-1]
 8008c92:	2d2d      	cmp	r5, #45	; 0x2d
 8008c94:	f101 36ff 	add.w	r6, r1, #4294967295
 8008c98:	460a      	mov	r2, r1
 8008c9a:	d006      	beq.n	8008caa <__sccl+0x4e>
 8008c9c:	2d5d      	cmp	r5, #93	; 0x5d
 8008c9e:	d0f0      	beq.n	8008c82 <__sccl+0x26>
 8008ca0:	b90d      	cbnz	r5, 8008ca6 <__sccl+0x4a>
 8008ca2:	4632      	mov	r2, r6
 8008ca4:	e7ed      	b.n	8008c82 <__sccl+0x26>
 8008ca6:	462b      	mov	r3, r5
 8008ca8:	e7ef      	b.n	8008c8a <__sccl+0x2e>
 8008caa:	780e      	ldrb	r6, [r1, #0]
 8008cac:	2e5d      	cmp	r6, #93	; 0x5d
 8008cae:	d0fa      	beq.n	8008ca6 <__sccl+0x4a>
 8008cb0:	42b3      	cmp	r3, r6
 8008cb2:	dcf8      	bgt.n	8008ca6 <__sccl+0x4a>
 8008cb4:	3301      	adds	r3, #1
 8008cb6:	429e      	cmp	r6, r3
 8008cb8:	54c4      	strb	r4, [r0, r3]
 8008cba:	dcfb      	bgt.n	8008cb4 <__sccl+0x58>
 8008cbc:	3102      	adds	r1, #2
 8008cbe:	e7e6      	b.n	8008c8e <__sccl+0x32>

08008cc0 <__sread>:
 8008cc0:	b510      	push	{r4, lr}
 8008cc2:	460c      	mov	r4, r1
 8008cc4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008cc8:	f000 fa2e 	bl	8009128 <_read_r>
 8008ccc:	2800      	cmp	r0, #0
 8008cce:	bfab      	itete	ge
 8008cd0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008cd2:	89a3      	ldrhlt	r3, [r4, #12]
 8008cd4:	181b      	addge	r3, r3, r0
 8008cd6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008cda:	bfac      	ite	ge
 8008cdc:	6563      	strge	r3, [r4, #84]	; 0x54
 8008cde:	81a3      	strhlt	r3, [r4, #12]
 8008ce0:	bd10      	pop	{r4, pc}

08008ce2 <__swrite>:
 8008ce2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ce6:	461f      	mov	r7, r3
 8008ce8:	898b      	ldrh	r3, [r1, #12]
 8008cea:	05db      	lsls	r3, r3, #23
 8008cec:	4605      	mov	r5, r0
 8008cee:	460c      	mov	r4, r1
 8008cf0:	4616      	mov	r6, r2
 8008cf2:	d505      	bpl.n	8008d00 <__swrite+0x1e>
 8008cf4:	2302      	movs	r3, #2
 8008cf6:	2200      	movs	r2, #0
 8008cf8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008cfc:	f000 f9c0 	bl	8009080 <_lseek_r>
 8008d00:	89a3      	ldrh	r3, [r4, #12]
 8008d02:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008d06:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008d0a:	81a3      	strh	r3, [r4, #12]
 8008d0c:	4632      	mov	r2, r6
 8008d0e:	463b      	mov	r3, r7
 8008d10:	4628      	mov	r0, r5
 8008d12:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008d16:	f000 b96f 	b.w	8008ff8 <_write_r>

08008d1a <__sseek>:
 8008d1a:	b510      	push	{r4, lr}
 8008d1c:	460c      	mov	r4, r1
 8008d1e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d22:	f000 f9ad 	bl	8009080 <_lseek_r>
 8008d26:	1c43      	adds	r3, r0, #1
 8008d28:	89a3      	ldrh	r3, [r4, #12]
 8008d2a:	bf15      	itete	ne
 8008d2c:	6560      	strne	r0, [r4, #84]	; 0x54
 8008d2e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008d32:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008d36:	81a3      	strheq	r3, [r4, #12]
 8008d38:	bf18      	it	ne
 8008d3a:	81a3      	strhne	r3, [r4, #12]
 8008d3c:	bd10      	pop	{r4, pc}

08008d3e <__sclose>:
 8008d3e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d42:	f000 b96b 	b.w	800901c <_close_r>

08008d46 <strncmp>:
 8008d46:	b510      	push	{r4, lr}
 8008d48:	b16a      	cbz	r2, 8008d66 <strncmp+0x20>
 8008d4a:	3901      	subs	r1, #1
 8008d4c:	1884      	adds	r4, r0, r2
 8008d4e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008d52:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8008d56:	4293      	cmp	r3, r2
 8008d58:	d103      	bne.n	8008d62 <strncmp+0x1c>
 8008d5a:	42a0      	cmp	r0, r4
 8008d5c:	d001      	beq.n	8008d62 <strncmp+0x1c>
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	d1f5      	bne.n	8008d4e <strncmp+0x8>
 8008d62:	1a98      	subs	r0, r3, r2
 8008d64:	bd10      	pop	{r4, pc}
 8008d66:	4610      	mov	r0, r2
 8008d68:	e7fc      	b.n	8008d64 <strncmp+0x1e>

08008d6a <_strtoul_l.isra.0>:
 8008d6a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008d6e:	4680      	mov	r8, r0
 8008d70:	4689      	mov	r9, r1
 8008d72:	4692      	mov	sl, r2
 8008d74:	461e      	mov	r6, r3
 8008d76:	460f      	mov	r7, r1
 8008d78:	463d      	mov	r5, r7
 8008d7a:	9808      	ldr	r0, [sp, #32]
 8008d7c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008d80:	f7fe fd44 	bl	800780c <__locale_ctype_ptr_l>
 8008d84:	4420      	add	r0, r4
 8008d86:	7843      	ldrb	r3, [r0, #1]
 8008d88:	f013 0308 	ands.w	r3, r3, #8
 8008d8c:	d130      	bne.n	8008df0 <_strtoul_l.isra.0+0x86>
 8008d8e:	2c2d      	cmp	r4, #45	; 0x2d
 8008d90:	d130      	bne.n	8008df4 <_strtoul_l.isra.0+0x8a>
 8008d92:	787c      	ldrb	r4, [r7, #1]
 8008d94:	1cbd      	adds	r5, r7, #2
 8008d96:	2101      	movs	r1, #1
 8008d98:	2e00      	cmp	r6, #0
 8008d9a:	d05c      	beq.n	8008e56 <_strtoul_l.isra.0+0xec>
 8008d9c:	2e10      	cmp	r6, #16
 8008d9e:	d109      	bne.n	8008db4 <_strtoul_l.isra.0+0x4a>
 8008da0:	2c30      	cmp	r4, #48	; 0x30
 8008da2:	d107      	bne.n	8008db4 <_strtoul_l.isra.0+0x4a>
 8008da4:	782b      	ldrb	r3, [r5, #0]
 8008da6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008daa:	2b58      	cmp	r3, #88	; 0x58
 8008dac:	d14e      	bne.n	8008e4c <_strtoul_l.isra.0+0xe2>
 8008dae:	786c      	ldrb	r4, [r5, #1]
 8008db0:	2610      	movs	r6, #16
 8008db2:	3502      	adds	r5, #2
 8008db4:	f04f 32ff 	mov.w	r2, #4294967295
 8008db8:	2300      	movs	r3, #0
 8008dba:	fbb2 f2f6 	udiv	r2, r2, r6
 8008dbe:	fb06 fc02 	mul.w	ip, r6, r2
 8008dc2:	ea6f 0c0c 	mvn.w	ip, ip
 8008dc6:	4618      	mov	r0, r3
 8008dc8:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8008dcc:	2f09      	cmp	r7, #9
 8008dce:	d817      	bhi.n	8008e00 <_strtoul_l.isra.0+0x96>
 8008dd0:	463c      	mov	r4, r7
 8008dd2:	42a6      	cmp	r6, r4
 8008dd4:	dd23      	ble.n	8008e1e <_strtoul_l.isra.0+0xb4>
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	db1e      	blt.n	8008e18 <_strtoul_l.isra.0+0xae>
 8008dda:	4282      	cmp	r2, r0
 8008ddc:	d31c      	bcc.n	8008e18 <_strtoul_l.isra.0+0xae>
 8008dde:	d101      	bne.n	8008de4 <_strtoul_l.isra.0+0x7a>
 8008de0:	45a4      	cmp	ip, r4
 8008de2:	db19      	blt.n	8008e18 <_strtoul_l.isra.0+0xae>
 8008de4:	fb00 4006 	mla	r0, r0, r6, r4
 8008de8:	2301      	movs	r3, #1
 8008dea:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008dee:	e7eb      	b.n	8008dc8 <_strtoul_l.isra.0+0x5e>
 8008df0:	462f      	mov	r7, r5
 8008df2:	e7c1      	b.n	8008d78 <_strtoul_l.isra.0+0xe>
 8008df4:	2c2b      	cmp	r4, #43	; 0x2b
 8008df6:	bf04      	itt	eq
 8008df8:	1cbd      	addeq	r5, r7, #2
 8008dfa:	787c      	ldrbeq	r4, [r7, #1]
 8008dfc:	4619      	mov	r1, r3
 8008dfe:	e7cb      	b.n	8008d98 <_strtoul_l.isra.0+0x2e>
 8008e00:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8008e04:	2f19      	cmp	r7, #25
 8008e06:	d801      	bhi.n	8008e0c <_strtoul_l.isra.0+0xa2>
 8008e08:	3c37      	subs	r4, #55	; 0x37
 8008e0a:	e7e2      	b.n	8008dd2 <_strtoul_l.isra.0+0x68>
 8008e0c:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8008e10:	2f19      	cmp	r7, #25
 8008e12:	d804      	bhi.n	8008e1e <_strtoul_l.isra.0+0xb4>
 8008e14:	3c57      	subs	r4, #87	; 0x57
 8008e16:	e7dc      	b.n	8008dd2 <_strtoul_l.isra.0+0x68>
 8008e18:	f04f 33ff 	mov.w	r3, #4294967295
 8008e1c:	e7e5      	b.n	8008dea <_strtoul_l.isra.0+0x80>
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	da09      	bge.n	8008e36 <_strtoul_l.isra.0+0xcc>
 8008e22:	2322      	movs	r3, #34	; 0x22
 8008e24:	f8c8 3000 	str.w	r3, [r8]
 8008e28:	f04f 30ff 	mov.w	r0, #4294967295
 8008e2c:	f1ba 0f00 	cmp.w	sl, #0
 8008e30:	d107      	bne.n	8008e42 <_strtoul_l.isra.0+0xd8>
 8008e32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e36:	b101      	cbz	r1, 8008e3a <_strtoul_l.isra.0+0xd0>
 8008e38:	4240      	negs	r0, r0
 8008e3a:	f1ba 0f00 	cmp.w	sl, #0
 8008e3e:	d0f8      	beq.n	8008e32 <_strtoul_l.isra.0+0xc8>
 8008e40:	b10b      	cbz	r3, 8008e46 <_strtoul_l.isra.0+0xdc>
 8008e42:	f105 39ff 	add.w	r9, r5, #4294967295
 8008e46:	f8ca 9000 	str.w	r9, [sl]
 8008e4a:	e7f2      	b.n	8008e32 <_strtoul_l.isra.0+0xc8>
 8008e4c:	2430      	movs	r4, #48	; 0x30
 8008e4e:	2e00      	cmp	r6, #0
 8008e50:	d1b0      	bne.n	8008db4 <_strtoul_l.isra.0+0x4a>
 8008e52:	2608      	movs	r6, #8
 8008e54:	e7ae      	b.n	8008db4 <_strtoul_l.isra.0+0x4a>
 8008e56:	2c30      	cmp	r4, #48	; 0x30
 8008e58:	d0a4      	beq.n	8008da4 <_strtoul_l.isra.0+0x3a>
 8008e5a:	260a      	movs	r6, #10
 8008e5c:	e7aa      	b.n	8008db4 <_strtoul_l.isra.0+0x4a>
	...

08008e60 <_strtoul_r>:
 8008e60:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008e62:	4c06      	ldr	r4, [pc, #24]	; (8008e7c <_strtoul_r+0x1c>)
 8008e64:	4d06      	ldr	r5, [pc, #24]	; (8008e80 <_strtoul_r+0x20>)
 8008e66:	6824      	ldr	r4, [r4, #0]
 8008e68:	6a24      	ldr	r4, [r4, #32]
 8008e6a:	2c00      	cmp	r4, #0
 8008e6c:	bf08      	it	eq
 8008e6e:	462c      	moveq	r4, r5
 8008e70:	9400      	str	r4, [sp, #0]
 8008e72:	f7ff ff7a 	bl	8008d6a <_strtoul_l.isra.0>
 8008e76:	b003      	add	sp, #12
 8008e78:	bd30      	pop	{r4, r5, pc}
 8008e7a:	bf00      	nop
 8008e7c:	2000000c 	.word	0x2000000c
 8008e80:	20000070 	.word	0x20000070

08008e84 <__submore>:
 8008e84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e88:	460c      	mov	r4, r1
 8008e8a:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8008e8c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008e90:	4299      	cmp	r1, r3
 8008e92:	d11d      	bne.n	8008ed0 <__submore+0x4c>
 8008e94:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8008e98:	f7ff f9be 	bl	8008218 <_malloc_r>
 8008e9c:	b918      	cbnz	r0, 8008ea6 <__submore+0x22>
 8008e9e:	f04f 30ff 	mov.w	r0, #4294967295
 8008ea2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008ea6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008eaa:	63a3      	str	r3, [r4, #56]	; 0x38
 8008eac:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8008eb0:	6360      	str	r0, [r4, #52]	; 0x34
 8008eb2:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8008eb6:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8008eba:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8008ebe:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8008ec2:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8008ec6:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8008eca:	6020      	str	r0, [r4, #0]
 8008ecc:	2000      	movs	r0, #0
 8008ece:	e7e8      	b.n	8008ea2 <__submore+0x1e>
 8008ed0:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8008ed2:	0077      	lsls	r7, r6, #1
 8008ed4:	463a      	mov	r2, r7
 8008ed6:	f000 f900 	bl	80090da <_realloc_r>
 8008eda:	4605      	mov	r5, r0
 8008edc:	2800      	cmp	r0, #0
 8008ede:	d0de      	beq.n	8008e9e <__submore+0x1a>
 8008ee0:	eb00 0806 	add.w	r8, r0, r6
 8008ee4:	4601      	mov	r1, r0
 8008ee6:	4632      	mov	r2, r6
 8008ee8:	4640      	mov	r0, r8
 8008eea:	f7fe fd2f 	bl	800794c <memcpy>
 8008eee:	f8c4 8000 	str.w	r8, [r4]
 8008ef2:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8008ef6:	e7e9      	b.n	8008ecc <__submore+0x48>

08008ef8 <_ungetc_r>:
 8008ef8:	1c4b      	adds	r3, r1, #1
 8008efa:	b570      	push	{r4, r5, r6, lr}
 8008efc:	4606      	mov	r6, r0
 8008efe:	460d      	mov	r5, r1
 8008f00:	4614      	mov	r4, r2
 8008f02:	d103      	bne.n	8008f0c <_ungetc_r+0x14>
 8008f04:	f04f 35ff 	mov.w	r5, #4294967295
 8008f08:	4628      	mov	r0, r5
 8008f0a:	bd70      	pop	{r4, r5, r6, pc}
 8008f0c:	b118      	cbz	r0, 8008f16 <_ungetc_r+0x1e>
 8008f0e:	6983      	ldr	r3, [r0, #24]
 8008f10:	b90b      	cbnz	r3, 8008f16 <_ungetc_r+0x1e>
 8008f12:	f7fe f8af 	bl	8007074 <__sinit>
 8008f16:	4b2e      	ldr	r3, [pc, #184]	; (8008fd0 <_ungetc_r+0xd8>)
 8008f18:	429c      	cmp	r4, r3
 8008f1a:	d12c      	bne.n	8008f76 <_ungetc_r+0x7e>
 8008f1c:	6874      	ldr	r4, [r6, #4]
 8008f1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008f22:	f023 0320 	bic.w	r3, r3, #32
 8008f26:	81a3      	strh	r3, [r4, #12]
 8008f28:	b29b      	uxth	r3, r3
 8008f2a:	0759      	lsls	r1, r3, #29
 8008f2c:	d413      	bmi.n	8008f56 <_ungetc_r+0x5e>
 8008f2e:	06da      	lsls	r2, r3, #27
 8008f30:	d5e8      	bpl.n	8008f04 <_ungetc_r+0xc>
 8008f32:	071b      	lsls	r3, r3, #28
 8008f34:	d50b      	bpl.n	8008f4e <_ungetc_r+0x56>
 8008f36:	4621      	mov	r1, r4
 8008f38:	4630      	mov	r0, r6
 8008f3a:	f7fe f81f 	bl	8006f7c <_fflush_r>
 8008f3e:	2800      	cmp	r0, #0
 8008f40:	d1e0      	bne.n	8008f04 <_ungetc_r+0xc>
 8008f42:	89a3      	ldrh	r3, [r4, #12]
 8008f44:	60a0      	str	r0, [r4, #8]
 8008f46:	f023 0308 	bic.w	r3, r3, #8
 8008f4a:	81a3      	strh	r3, [r4, #12]
 8008f4c:	61a0      	str	r0, [r4, #24]
 8008f4e:	89a3      	ldrh	r3, [r4, #12]
 8008f50:	f043 0304 	orr.w	r3, r3, #4
 8008f54:	81a3      	strh	r3, [r4, #12]
 8008f56:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008f58:	6862      	ldr	r2, [r4, #4]
 8008f5a:	b2ed      	uxtb	r5, r5
 8008f5c:	b1e3      	cbz	r3, 8008f98 <_ungetc_r+0xa0>
 8008f5e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8008f60:	4293      	cmp	r3, r2
 8008f62:	dd12      	ble.n	8008f8a <_ungetc_r+0x92>
 8008f64:	6823      	ldr	r3, [r4, #0]
 8008f66:	1e5a      	subs	r2, r3, #1
 8008f68:	6022      	str	r2, [r4, #0]
 8008f6a:	f803 5c01 	strb.w	r5, [r3, #-1]
 8008f6e:	6863      	ldr	r3, [r4, #4]
 8008f70:	3301      	adds	r3, #1
 8008f72:	6063      	str	r3, [r4, #4]
 8008f74:	e7c8      	b.n	8008f08 <_ungetc_r+0x10>
 8008f76:	4b17      	ldr	r3, [pc, #92]	; (8008fd4 <_ungetc_r+0xdc>)
 8008f78:	429c      	cmp	r4, r3
 8008f7a:	d101      	bne.n	8008f80 <_ungetc_r+0x88>
 8008f7c:	68b4      	ldr	r4, [r6, #8]
 8008f7e:	e7ce      	b.n	8008f1e <_ungetc_r+0x26>
 8008f80:	4b15      	ldr	r3, [pc, #84]	; (8008fd8 <_ungetc_r+0xe0>)
 8008f82:	429c      	cmp	r4, r3
 8008f84:	bf08      	it	eq
 8008f86:	68f4      	ldreq	r4, [r6, #12]
 8008f88:	e7c9      	b.n	8008f1e <_ungetc_r+0x26>
 8008f8a:	4621      	mov	r1, r4
 8008f8c:	4630      	mov	r0, r6
 8008f8e:	f7ff ff79 	bl	8008e84 <__submore>
 8008f92:	2800      	cmp	r0, #0
 8008f94:	d0e6      	beq.n	8008f64 <_ungetc_r+0x6c>
 8008f96:	e7b5      	b.n	8008f04 <_ungetc_r+0xc>
 8008f98:	6921      	ldr	r1, [r4, #16]
 8008f9a:	6823      	ldr	r3, [r4, #0]
 8008f9c:	b151      	cbz	r1, 8008fb4 <_ungetc_r+0xbc>
 8008f9e:	4299      	cmp	r1, r3
 8008fa0:	d208      	bcs.n	8008fb4 <_ungetc_r+0xbc>
 8008fa2:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8008fa6:	42a9      	cmp	r1, r5
 8008fa8:	d104      	bne.n	8008fb4 <_ungetc_r+0xbc>
 8008faa:	3b01      	subs	r3, #1
 8008fac:	3201      	adds	r2, #1
 8008fae:	6023      	str	r3, [r4, #0]
 8008fb0:	6062      	str	r2, [r4, #4]
 8008fb2:	e7a9      	b.n	8008f08 <_ungetc_r+0x10>
 8008fb4:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8008fb8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008fbc:	6363      	str	r3, [r4, #52]	; 0x34
 8008fbe:	2303      	movs	r3, #3
 8008fc0:	63a3      	str	r3, [r4, #56]	; 0x38
 8008fc2:	4623      	mov	r3, r4
 8008fc4:	f803 5f46 	strb.w	r5, [r3, #70]!
 8008fc8:	6023      	str	r3, [r4, #0]
 8008fca:	2301      	movs	r3, #1
 8008fcc:	e7d1      	b.n	8008f72 <_ungetc_r+0x7a>
 8008fce:	bf00      	nop
 8008fd0:	080093c0 	.word	0x080093c0
 8008fd4:	080093e0 	.word	0x080093e0
 8008fd8:	080093a0 	.word	0x080093a0

08008fdc <__ascii_wctomb>:
 8008fdc:	b149      	cbz	r1, 8008ff2 <__ascii_wctomb+0x16>
 8008fde:	2aff      	cmp	r2, #255	; 0xff
 8008fe0:	bf85      	ittet	hi
 8008fe2:	238a      	movhi	r3, #138	; 0x8a
 8008fe4:	6003      	strhi	r3, [r0, #0]
 8008fe6:	700a      	strbls	r2, [r1, #0]
 8008fe8:	f04f 30ff 	movhi.w	r0, #4294967295
 8008fec:	bf98      	it	ls
 8008fee:	2001      	movls	r0, #1
 8008ff0:	4770      	bx	lr
 8008ff2:	4608      	mov	r0, r1
 8008ff4:	4770      	bx	lr
	...

08008ff8 <_write_r>:
 8008ff8:	b538      	push	{r3, r4, r5, lr}
 8008ffa:	4c07      	ldr	r4, [pc, #28]	; (8009018 <_write_r+0x20>)
 8008ffc:	4605      	mov	r5, r0
 8008ffe:	4608      	mov	r0, r1
 8009000:	4611      	mov	r1, r2
 8009002:	2200      	movs	r2, #0
 8009004:	6022      	str	r2, [r4, #0]
 8009006:	461a      	mov	r2, r3
 8009008:	f7f8 fef8 	bl	8001dfc <_write>
 800900c:	1c43      	adds	r3, r0, #1
 800900e:	d102      	bne.n	8009016 <_write_r+0x1e>
 8009010:	6823      	ldr	r3, [r4, #0]
 8009012:	b103      	cbz	r3, 8009016 <_write_r+0x1e>
 8009014:	602b      	str	r3, [r5, #0]
 8009016:	bd38      	pop	{r3, r4, r5, pc}
 8009018:	20000288 	.word	0x20000288

0800901c <_close_r>:
 800901c:	b538      	push	{r3, r4, r5, lr}
 800901e:	4c06      	ldr	r4, [pc, #24]	; (8009038 <_close_r+0x1c>)
 8009020:	2300      	movs	r3, #0
 8009022:	4605      	mov	r5, r0
 8009024:	4608      	mov	r0, r1
 8009026:	6023      	str	r3, [r4, #0]
 8009028:	f7f8 ff0a 	bl	8001e40 <_close>
 800902c:	1c43      	adds	r3, r0, #1
 800902e:	d102      	bne.n	8009036 <_close_r+0x1a>
 8009030:	6823      	ldr	r3, [r4, #0]
 8009032:	b103      	cbz	r3, 8009036 <_close_r+0x1a>
 8009034:	602b      	str	r3, [r5, #0]
 8009036:	bd38      	pop	{r3, r4, r5, pc}
 8009038:	20000288 	.word	0x20000288

0800903c <_fstat_r>:
 800903c:	b538      	push	{r3, r4, r5, lr}
 800903e:	4c07      	ldr	r4, [pc, #28]	; (800905c <_fstat_r+0x20>)
 8009040:	2300      	movs	r3, #0
 8009042:	4605      	mov	r5, r0
 8009044:	4608      	mov	r0, r1
 8009046:	4611      	mov	r1, r2
 8009048:	6023      	str	r3, [r4, #0]
 800904a:	f7f8 ff05 	bl	8001e58 <_fstat>
 800904e:	1c43      	adds	r3, r0, #1
 8009050:	d102      	bne.n	8009058 <_fstat_r+0x1c>
 8009052:	6823      	ldr	r3, [r4, #0]
 8009054:	b103      	cbz	r3, 8009058 <_fstat_r+0x1c>
 8009056:	602b      	str	r3, [r5, #0]
 8009058:	bd38      	pop	{r3, r4, r5, pc}
 800905a:	bf00      	nop
 800905c:	20000288 	.word	0x20000288

08009060 <_isatty_r>:
 8009060:	b538      	push	{r3, r4, r5, lr}
 8009062:	4c06      	ldr	r4, [pc, #24]	; (800907c <_isatty_r+0x1c>)
 8009064:	2300      	movs	r3, #0
 8009066:	4605      	mov	r5, r0
 8009068:	4608      	mov	r0, r1
 800906a:	6023      	str	r3, [r4, #0]
 800906c:	f7f8 ff04 	bl	8001e78 <_isatty>
 8009070:	1c43      	adds	r3, r0, #1
 8009072:	d102      	bne.n	800907a <_isatty_r+0x1a>
 8009074:	6823      	ldr	r3, [r4, #0]
 8009076:	b103      	cbz	r3, 800907a <_isatty_r+0x1a>
 8009078:	602b      	str	r3, [r5, #0]
 800907a:	bd38      	pop	{r3, r4, r5, pc}
 800907c:	20000288 	.word	0x20000288

08009080 <_lseek_r>:
 8009080:	b538      	push	{r3, r4, r5, lr}
 8009082:	4c07      	ldr	r4, [pc, #28]	; (80090a0 <_lseek_r+0x20>)
 8009084:	4605      	mov	r5, r0
 8009086:	4608      	mov	r0, r1
 8009088:	4611      	mov	r1, r2
 800908a:	2200      	movs	r2, #0
 800908c:	6022      	str	r2, [r4, #0]
 800908e:	461a      	mov	r2, r3
 8009090:	f7f8 fefd 	bl	8001e8e <_lseek>
 8009094:	1c43      	adds	r3, r0, #1
 8009096:	d102      	bne.n	800909e <_lseek_r+0x1e>
 8009098:	6823      	ldr	r3, [r4, #0]
 800909a:	b103      	cbz	r3, 800909e <_lseek_r+0x1e>
 800909c:	602b      	str	r3, [r5, #0]
 800909e:	bd38      	pop	{r3, r4, r5, pc}
 80090a0:	20000288 	.word	0x20000288

080090a4 <memmove>:
 80090a4:	4288      	cmp	r0, r1
 80090a6:	b510      	push	{r4, lr}
 80090a8:	eb01 0302 	add.w	r3, r1, r2
 80090ac:	d807      	bhi.n	80090be <memmove+0x1a>
 80090ae:	1e42      	subs	r2, r0, #1
 80090b0:	4299      	cmp	r1, r3
 80090b2:	d00a      	beq.n	80090ca <memmove+0x26>
 80090b4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80090b8:	f802 4f01 	strb.w	r4, [r2, #1]!
 80090bc:	e7f8      	b.n	80090b0 <memmove+0xc>
 80090be:	4283      	cmp	r3, r0
 80090c0:	d9f5      	bls.n	80090ae <memmove+0xa>
 80090c2:	1881      	adds	r1, r0, r2
 80090c4:	1ad2      	subs	r2, r2, r3
 80090c6:	42d3      	cmn	r3, r2
 80090c8:	d100      	bne.n	80090cc <memmove+0x28>
 80090ca:	bd10      	pop	{r4, pc}
 80090cc:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80090d0:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80090d4:	e7f7      	b.n	80090c6 <memmove+0x22>

080090d6 <__malloc_lock>:
 80090d6:	4770      	bx	lr

080090d8 <__malloc_unlock>:
 80090d8:	4770      	bx	lr

080090da <_realloc_r>:
 80090da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090dc:	4607      	mov	r7, r0
 80090de:	4614      	mov	r4, r2
 80090e0:	460e      	mov	r6, r1
 80090e2:	b921      	cbnz	r1, 80090ee <_realloc_r+0x14>
 80090e4:	4611      	mov	r1, r2
 80090e6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80090ea:	f7ff b895 	b.w	8008218 <_malloc_r>
 80090ee:	b922      	cbnz	r2, 80090fa <_realloc_r+0x20>
 80090f0:	f7ff f844 	bl	800817c <_free_r>
 80090f4:	4625      	mov	r5, r4
 80090f6:	4628      	mov	r0, r5
 80090f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80090fa:	f000 f827 	bl	800914c <_malloc_usable_size_r>
 80090fe:	42a0      	cmp	r0, r4
 8009100:	d20f      	bcs.n	8009122 <_realloc_r+0x48>
 8009102:	4621      	mov	r1, r4
 8009104:	4638      	mov	r0, r7
 8009106:	f7ff f887 	bl	8008218 <_malloc_r>
 800910a:	4605      	mov	r5, r0
 800910c:	2800      	cmp	r0, #0
 800910e:	d0f2      	beq.n	80090f6 <_realloc_r+0x1c>
 8009110:	4631      	mov	r1, r6
 8009112:	4622      	mov	r2, r4
 8009114:	f7fe fc1a 	bl	800794c <memcpy>
 8009118:	4631      	mov	r1, r6
 800911a:	4638      	mov	r0, r7
 800911c:	f7ff f82e 	bl	800817c <_free_r>
 8009120:	e7e9      	b.n	80090f6 <_realloc_r+0x1c>
 8009122:	4635      	mov	r5, r6
 8009124:	e7e7      	b.n	80090f6 <_realloc_r+0x1c>
	...

08009128 <_read_r>:
 8009128:	b538      	push	{r3, r4, r5, lr}
 800912a:	4c07      	ldr	r4, [pc, #28]	; (8009148 <_read_r+0x20>)
 800912c:	4605      	mov	r5, r0
 800912e:	4608      	mov	r0, r1
 8009130:	4611      	mov	r1, r2
 8009132:	2200      	movs	r2, #0
 8009134:	6022      	str	r2, [r4, #0]
 8009136:	461a      	mov	r2, r3
 8009138:	f7f8 fe42 	bl	8001dc0 <_read>
 800913c:	1c43      	adds	r3, r0, #1
 800913e:	d102      	bne.n	8009146 <_read_r+0x1e>
 8009140:	6823      	ldr	r3, [r4, #0]
 8009142:	b103      	cbz	r3, 8009146 <_read_r+0x1e>
 8009144:	602b      	str	r3, [r5, #0]
 8009146:	bd38      	pop	{r3, r4, r5, pc}
 8009148:	20000288 	.word	0x20000288

0800914c <_malloc_usable_size_r>:
 800914c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009150:	1f18      	subs	r0, r3, #4
 8009152:	2b00      	cmp	r3, #0
 8009154:	bfbc      	itt	lt
 8009156:	580b      	ldrlt	r3, [r1, r0]
 8009158:	18c0      	addlt	r0, r0, r3
 800915a:	4770      	bx	lr

0800915c <_init>:
 800915c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800915e:	bf00      	nop
 8009160:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009162:	bc08      	pop	{r3}
 8009164:	469e      	mov	lr, r3
 8009166:	4770      	bx	lr

08009168 <_fini>:
 8009168:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800916a:	bf00      	nop
 800916c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800916e:	bc08      	pop	{r3}
 8009170:	469e      	mov	lr, r3
 8009172:	4770      	bx	lr
