<h1 align="center">Hi, I'm Sachin Khanna</h1>
<h3 align="center">I am a Computer Engineering student at the University of Illinois at Urbana-Champaign with a strong focus on low-latency digital system design, particularly across FPGA and ASIC development, computer architecture, AI acceleration, and embedded systems. My technical interests center on hardware/software co-design, RTL design and verification using SystemVerilog, VHDL, and UVM, and architecting platforms optimized for real-time, latency-critical workloads. I am driven to design and deliver high-performance digital systems that push the boundaries of efficiency, scalability, and speed.</h3>

- ðŸ“« How to reach me **sachin.khanna135@gmail.com**

<h3 align="left">Connect with me:</h3>
<p align="left">
<a href="https://linkedin.com/in/www.linkedin.com/in/sachin-khanna-5a428922a" target="blank"><img align="center" src="https://raw.githubusercontent.com/rahuldkjain/github-profile-readme-generator/master/src/images/icons/Social/linked-in-alt.svg" alt="www.linkedin.com/in/sachin-khanna-5a428922a" height="30" width="40" /></a>
</p>


