
@Article{	  Alioto2012,
  author	= {Alioto, M.},
  doi		= {10.1109/TCSI.2011.2177004},
  issn		= {1549-8328},
  journal	= {IEEE Trans. Circuits Syst. I Regul. Pap.},
  month		= jan,
  number	= {1},
  pages		= {3--29},
  title		= {{Ultra-Low Power VLSI Circuit Design Demystified and
		  Explained: A Tutorial}},
  url		= {http://ieeexplore.ieee.org/document/6121919/},
  volume	= {59},
  year		= {2012}
}

@InProceedings{	  Makipaa2013,
  author	= {Makipaa, Jani and Billoint, Olivier},
  booktitle	= {2013 IEEE Int. Symp. Circuits Syst.},
  doi		= {10.1109/ISCAS.2013.6571903},
  isbn		= {978-1-4673-5762-3},
  month		= may,
  pages		= {554--557},
  publisher	= {IEEE},
  title		= {{FDSOI versus BULK CMOS at 28 nm node which technology for
		  ultra-low power design?}},
  url		= {http://ieeexplore.ieee.org/document/6571903/},
  year		= {2013}
}

@Misc{		  Morris2017a,
  author	= {Morris, Jordan},
  title		= {{Unconventional Layout Techniques for a High Performance,
		  Low Variability Subthreshold Standard Cell Library}},
  year		= {2017}
}

@Article{	  Singh2011,
  author	= {Singh, Rajesh and Bhatnagar, Pulkit and Sahu, Debasis and
		  {Kr Shukla}, Neeraj and Goel, Ankit},
  journal	= {Int. J. Comput. Appl.},
  number	= {5},
  pages		= {975--8887},
  title		= {{Analysis of the Effect of Temperature Variations on
		  Sub-threshold Leakage Current in P3 and P4 SRAM Cells at
		  Deep Sub-micron CMOS Technology}},
  url		= {https://pdfs.semanticscholar.org/94cc/d53c9e25c6946e9eced300af762e959b97bc.pdf},
  volume	= {35},
  year		= {2011}
}
