$date
	Thu Mar 27 22:55:00 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 4 ! sum [3:0] $end
$var wire 1 " c_out $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 1 % cin $end
$scope module uut $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 % cin $end
$var wire 4 ( sum [3:0] $end
$var wire 1 " c_out $end
$var wire 1 ) c3 $end
$var wire 1 * c2 $end
$var wire 1 + c1 $end
$scope module f0 $end
$var wire 1 , a $end
$var wire 1 - b $end
$var wire 1 . c1 $end
$var wire 1 / c2 $end
$var wire 1 + c_out $end
$var wire 1 % cin $end
$var wire 1 0 s1 $end
$var wire 1 1 sum $end
$upscope $end
$scope module f1 $end
$var wire 1 2 a $end
$var wire 1 3 b $end
$var wire 1 4 c1 $end
$var wire 1 5 c2 $end
$var wire 1 * c_out $end
$var wire 1 + cin $end
$var wire 1 6 s1 $end
$var wire 1 7 sum $end
$upscope $end
$scope module f2 $end
$var wire 1 8 a $end
$var wire 1 9 b $end
$var wire 1 : c1 $end
$var wire 1 ; c2 $end
$var wire 1 ) c_out $end
$var wire 1 * cin $end
$var wire 1 < s1 $end
$var wire 1 = sum $end
$upscope $end
$scope module f3 $end
$var wire 1 > a $end
$var wire 1 ? b $end
$var wire 1 @ c1 $end
$var wire 1 A c2 $end
$var wire 1 " c_out $end
$var wire 1 ) cin $end
$var wire 1 B s1 $end
$var wire 1 C sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
b0 (
b0 '
b0 &
0%
b0 $
b0 #
0"
b0 !
$end
#5
1=
11
b111 !
b111 (
17
1<
10
16
19
1,
12
b100 $
b100 '
b11 #
b11 &
#10
1-
0,
b101 $
b101 '
b10 #
b10 &
#15
0=
01
1+
b10 !
b10 (
17
1"
0<
00
1.
06
1@
09
1?
1,
02
1>
b1001 $
b1001 '
b1001 #
b1001 &
#20
1C
1)
07
1;
b1001 !
b1001 (
11
0+
1*
1<
10
0.
14
13
19
0,
12
b1111 $
b1111 '
b1010 #
b1010 &
#25
1)
0=
1;
15
1*
0C
1A
1"
1+
16
04
1B
0@
b0 !
b0 (
01
1/
03
0?
1%
b101 $
b101 '
