{"columns": ["Rank", "Passage", "Score", "Relevant"], "data": [[1, "A Design Procedure for All-Digital Phase-Locked Loops Based on a Charge-Pump Phase-Locked-Loop Analogy", "-1.8543", "\u2713"], [2, "Analysis of charge-pump phase-locked loops", "-2.3666", "\u2713"], [3, "All-digital PLL and transmitter for mobile phones", "-2.4193", "\u2713"], [4, "Digitally Controlled Oscillator ( DCO )-Based Architecture for RF Frequency Synthesis in a Deep-Submicrometer CMOS Process", "-2.6059", "\u2713"], [5, "Scalable knowledge harvesting with high precision and high recall", "-2.7555", "\u2717"], [6, "AutoSVD++: An Efficient Hybrid Collaborative Filtering Model via Contractive Auto-encoders", "-2.7897", "\u2717"], [7, "Analysis and modeling of bang-bang clock and data recovery circuits", "-2.8923", "\u2713"], [8, "Digital Dead Time Auto-Tuning for Maximum Efficiency Operation of Isolated DC-DC Converters", "-3.0239", "\u2717"], [9, "Multi-clip video editing from a single viewpoint", "-3.0343", "\u2717"], [10, "CORONET: Fault tolerance for Software Defined Networks", "-3.0776", "\u2717"]]}