Welcome to Xilinx CORE Generator.
Help system initialized.
The IP Catalog has been reloaded.
Opening project file /home/mj/git-src/repo/wilkes/ipcore_dir/coregen.cgp.
Customize and GenerateINFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'jam_test_clock_1'...
Applying external generics to 'jam_test_clock_1'...
Delivering associated files for 'jam_test_clock_1'...
WARNING:sim - Component clk_wiz_v3_6 does not have a valid model name for VHDL
   synthesis
Delivering EJava files for 'jam_test_clock_1'...
Delivered 3 files into directory
/home/mj/git-src/repo/wilkes/ipcore_dir/tmp/_cg/jam_test_clock_1
Delivered 1 file into directory
/home/mj/git-src/repo/wilkes/ipcore_dir/tmp/_cg/jam_test_clock_1
Generating ASY schematic symbol...
Loading device for application Rf_Device from file '6slx16.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/.
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating ISE project...
XCO file found: jam_test_clock_1.xco
XMDF file found: jam_test_clock_1_xmdf.tcl
Adding /home/mj/git-src/repo/wilkes/ipcore_dir/tmp/_cg/jam_test_clock_1.asy
-view all -origin_type imported
Adding /home/mj/git-src/repo/wilkes/ipcore_dir/tmp/_cg/jam_test_clock_1.ucf
-view all -origin_type created
Adding /home/mj/git-src/repo/wilkes/ipcore_dir/tmp/_cg/jam_test_clock_1.vhd
-view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/mj/git-src/repo/wilkes/ipcore_dir/tmp/_cg/jam_test_clock_1.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/mj/git-src/repo/wilkes/ipcore_dir/tmp/_cg/jam_test_clock_1.vho
-view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/jam_test_clock_1"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Closed project file.
