{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680972513295 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680972513295 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 09 01:48:33 2023 " "Processing started: Sun Apr 09 01:48:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680972513295 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1680972513295 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FSM -c FSM --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off FSM -c FSM --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1680972513295 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1680972513830 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1680972513830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.v" "" { Text "C:/intelFPGA_lite/20.1/Project_Quartus/Practice/FSM.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680972523059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1680972523059 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FSM " "Elaborating entity \"FSM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1680972523090 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "FSM.v(35) " "Verilog HDL Case Statement warning at FSM.v(35): incomplete case statement has no default case item" {  } { { "FSM.v" "" { Text "C:/intelFPGA_lite/20.1/Project_Quartus/Practice/FSM.v" 35 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1680972523092 "|FSM"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "FSM.v(35) " "Verilog HDL Case Statement information at FSM.v(35): all case item expressions in this case statement are onehot" {  } { { "FSM.v" "" { Text "C:/intelFPGA_lite/20.1/Project_Quartus/Practice/FSM.v" 35 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1680972523092 "|FSM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextState FSM.v(34) " "Verilog HDL Always Construct warning at FSM.v(34): inferring latch(es) for variable \"nextState\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM.v" "" { Text "C:/intelFPGA_lite/20.1/Project_Quartus/Practice/FSM.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1680972523093 "|FSM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o FSM.v(34) " "Verilog HDL Always Construct warning at FSM.v(34): inferring latch(es) for variable \"o\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM.v" "" { Text "C:/intelFPGA_lite/20.1/Project_Quartus/Practice/FSM.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1680972523093 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o FSM.v(34) " "Inferred latch for \"o\" at FSM.v(34)" {  } { { "FSM.v" "" { Text "C:/intelFPGA_lite/20.1/Project_Quartus/Practice/FSM.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1680972523094 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.10 FSM.v(34) " "Inferred latch for \"nextState.10\" at FSM.v(34)" {  } { { "FSM.v" "" { Text "C:/intelFPGA_lite/20.1/Project_Quartus/Practice/FSM.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1680972523094 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.01 FSM.v(34) " "Inferred latch for \"nextState.01\" at FSM.v(34)" {  } { { "FSM.v" "" { Text "C:/intelFPGA_lite/20.1/Project_Quartus/Practice/FSM.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1680972523094 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.00 FSM.v(34) " "Inferred latch for \"nextState.00\" at FSM.v(34)" {  } { { "FSM.v" "" { Text "C:/intelFPGA_lite/20.1/Project_Quartus/Practice/FSM.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1680972523094 "|FSM"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680972523149 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 09 01:48:43 2023 " "Processing ended: Sun Apr 09 01:48:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680972523149 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680972523149 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680972523149 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1680972523149 ""}
