module wideexpr_00978(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = -(2'b10);
  assign y1 = (ctrl[1]?6'sb000001:+((ctrl[5]?$signed((ctrl[7]?s5:s4)):4'sb1011)));
  assign y2 = ((+(^(6'b110100)))^($signed(~^({({(ctrl[1]?6'b000001:3'sb110),s6})>>>(-(6'sb011110)),(ctrl[6]?s7:6'sb011000)}))))>>>(((s4)>>((ctrl[6]?1'sb0:(2'sb10)-(5'sb11010))))<<(|((1'sb0)<<<(({^(3'sb010),((ctrl[6]?1'sb1:s4))>>>((5'sb10001)^~(4'sb1010)),s6,s0})+({$signed((6'b101111)<<<(1'sb0)),s6})))));
  assign y3 = $signed(+($signed(5'b01010)));
  assign y4 = (ctrl[1]?{4{(ctrl[3]?{+(5'sb00100),{s1},((s2)<<(s5))<<<(s3)}:{{1{(s6)<<<($signed(s2))}},+($unsigned((ctrl[0]?s2:s5)))})}}:5'sb01111);
  assign y5 = (1'sb1)-(-((+(3'sb111))>>>({3{({(ctrl[0]?3'sb011:u5),(s6)>(4'sb0111),5'sb00000})<<(($signed(u1))<=(4'sb1111))}})));
  assign y6 = 4'sb0100;
  assign y7 = s0;
endmodule
