An analytical approach for fast and accurate design space exploration of instruction caches