// Seed: 2937872974
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  parameter id_5 = 1;
  id_6 :
  assert property (@(posedge 1) id_5)
  else $clog2(49);
  ;
endmodule
module module_1 (
    output tri0 id_0,
    output wand id_1
);
  buf primCall (id_0, id_3);
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
  assign modCall_1.id_6 = 0;
  logic id_4;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4;
  ;
endmodule
module module_3 (
    id_1,
    id_2
);
  output wire id_2;
  module_2 modCall_1 (
      id_2,
      id_1,
      id_1
  );
  output wire id_1;
  logic [7:0] id_3;
  assign id_3[1 : 1] = id_3[-1'b0];
  logic [-1 : -1] id_4;
  ;
  logic id_5;
  ;
endmodule
