/////////////////////////////////////////////////////////////
// Created by: Synopsys DC Expert(TM) in wire load mode
// Version   : K-2015.06
// Date      : Wed Oct  1 01:50:12 2025
/////////////////////////////////////////////////////////////


module RST_SYNC_NUM_STAGES2_0 ( RST, CLK, SYNC_RST );
  input RST, CLK;
  output SYNC_RST;
  wire   \rst_reg[0] ;

  DFFRQX2M \rst_reg_reg[1]  ( .D(\rst_reg[0] ), .CK(CLK), .RN(RST), .Q(
        SYNC_RST) );
  DFFRQX2M \rst_reg_reg[0]  ( .D(1'b1), .CK(CLK), .RN(RST), .Q(\rst_reg[0] )
         );
endmodule


module RST_SYNC_NUM_STAGES2_1 ( RST, CLK, SYNC_RST );
  input RST, CLK;
  output SYNC_RST;
  wire   \rst_reg[0] ;

  DFFRQX2M \rst_reg_reg[1]  ( .D(\rst_reg[0] ), .CK(CLK), .RN(RST), .Q(
        SYNC_RST) );
  DFFRQX2M \rst_reg_reg[0]  ( .D(1'b1), .CK(CLK), .RN(RST), .Q(\rst_reg[0] )
         );
endmodule


module DATA_SYNC_NUM_STAGES2_BUS_WIDTH8 ( CLK, RST, unsync_bus, bus_enable, 
        sync_bus, enable_pulse_d );
  input [7:0] unsync_bus;
  output [7:0] sync_bus;
  input CLK, RST, bus_enable;
  output enable_pulse_d;
  wire   enable_flop, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10;
  wire   [1:0] sync_reg;

  DFFRQX2M enable_flop_reg ( .D(sync_reg[1]), .CK(CLK), .RN(RST), .Q(
        enable_flop) );
  DFFRQX2M \sync_reg_reg[1]  ( .D(sync_reg[0]), .CK(CLK), .RN(RST), .Q(
        sync_reg[1]) );
  DFFRQX2M \sync_bus_reg[7]  ( .D(n9), .CK(CLK), .RN(RST), .Q(sync_bus[7]) );
  DFFRQX2M \sync_bus_reg[4]  ( .D(n6), .CK(CLK), .RN(RST), .Q(sync_bus[4]) );
  DFFRQX2M \sync_bus_reg[3]  ( .D(n5), .CK(CLK), .RN(RST), .Q(sync_bus[3]) );
  DFFRQX2M \sync_bus_reg[6]  ( .D(n8), .CK(CLK), .RN(RST), .Q(sync_bus[6]) );
  DFFRQX2M \sync_bus_reg[5]  ( .D(n7), .CK(CLK), .RN(RST), .Q(sync_bus[5]) );
  DFFRQX2M \sync_bus_reg[2]  ( .D(n4), .CK(CLK), .RN(RST), .Q(sync_bus[2]) );
  DFFRQX2M \sync_bus_reg[1]  ( .D(n3), .CK(CLK), .RN(RST), .Q(sync_bus[1]) );
  DFFRQX2M \sync_bus_reg[0]  ( .D(n2), .CK(CLK), .RN(RST), .Q(sync_bus[0]) );
  DFFRQX2M enable_pulse_d_reg ( .D(n10), .CK(CLK), .RN(RST), .Q(enable_pulse_d) );
  DFFRQX2M \sync_reg_reg[0]  ( .D(bus_enable), .CK(CLK), .RN(RST), .Q(
        sync_reg[0]) );
  INVX2M U3 ( .A(n1), .Y(n10) );
  NAND2BX2M U4 ( .AN(enable_flop), .B(sync_reg[1]), .Y(n1) );
  AO22X1M U5 ( .A0(unsync_bus[0]), .A1(n10), .B0(sync_bus[0]), .B1(n1), .Y(n2)
         );
  AO22X1M U6 ( .A0(unsync_bus[1]), .A1(n10), .B0(sync_bus[1]), .B1(n1), .Y(n3)
         );
  AO22X1M U7 ( .A0(unsync_bus[2]), .A1(n10), .B0(sync_bus[2]), .B1(n1), .Y(n4)
         );
  AO22X1M U8 ( .A0(unsync_bus[3]), .A1(n10), .B0(sync_bus[3]), .B1(n1), .Y(n5)
         );
  AO22X1M U9 ( .A0(unsync_bus[4]), .A1(n10), .B0(sync_bus[4]), .B1(n1), .Y(n6)
         );
  AO22X1M U10 ( .A0(unsync_bus[5]), .A1(n10), .B0(sync_bus[5]), .B1(n1), .Y(n7) );
  AO22X1M U11 ( .A0(unsync_bus[6]), .A1(n10), .B0(sync_bus[6]), .B1(n1), .Y(n8) );
  AO22X1M U12 ( .A0(unsync_bus[7]), .A1(n10), .B0(sync_bus[7]), .B1(n1), .Y(n9) );
endmodule


module FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8 ( wdata, wclken, wrst_n, 
        waddr, wclk, raddr, rdata );
  input [7:0] wdata;
  input [2:0] waddr;
  input [2:0] raddr;
  output [7:0] rdata;
  input wclken, wrst_n, wclk;
  wire   N10, N11, N12, \FIFO_REG[7][7] , \FIFO_REG[7][6] , \FIFO_REG[7][5] ,
         \FIFO_REG[7][4] , \FIFO_REG[7][3] , \FIFO_REG[7][2] ,
         \FIFO_REG[7][1] , \FIFO_REG[7][0] , \FIFO_REG[6][7] ,
         \FIFO_REG[6][6] , \FIFO_REG[6][5] , \FIFO_REG[6][4] ,
         \FIFO_REG[6][3] , \FIFO_REG[6][2] , \FIFO_REG[6][1] ,
         \FIFO_REG[6][0] , \FIFO_REG[5][7] , \FIFO_REG[5][6] ,
         \FIFO_REG[5][5] , \FIFO_REG[5][4] , \FIFO_REG[5][3] ,
         \FIFO_REG[5][2] , \FIFO_REG[5][1] , \FIFO_REG[5][0] ,
         \FIFO_REG[4][7] , \FIFO_REG[4][6] , \FIFO_REG[4][5] ,
         \FIFO_REG[4][4] , \FIFO_REG[4][3] , \FIFO_REG[4][2] ,
         \FIFO_REG[4][1] , \FIFO_REG[4][0] , \FIFO_REG[3][7] ,
         \FIFO_REG[3][6] , \FIFO_REG[3][5] , \FIFO_REG[3][4] ,
         \FIFO_REG[3][3] , \FIFO_REG[3][2] , \FIFO_REG[3][1] ,
         \FIFO_REG[3][0] , \FIFO_REG[2][7] , \FIFO_REG[2][6] ,
         \FIFO_REG[2][5] , \FIFO_REG[2][4] , \FIFO_REG[2][3] ,
         \FIFO_REG[2][2] , \FIFO_REG[2][1] , \FIFO_REG[2][0] ,
         \FIFO_REG[1][7] , \FIFO_REG[1][6] , \FIFO_REG[1][5] ,
         \FIFO_REG[1][4] , \FIFO_REG[1][3] , \FIFO_REG[1][2] ,
         \FIFO_REG[1][1] , \FIFO_REG[1][0] , \FIFO_REG[0][7] ,
         \FIFO_REG[0][6] , \FIFO_REG[0][5] , \FIFO_REG[0][4] ,
         \FIFO_REG[0][3] , \FIFO_REG[0][2] , \FIFO_REG[0][1] ,
         \FIFO_REG[0][0] , n11, n12, n13, n14, n15, n16, n17, n18, n19, n20,
         n21, n22, n23, n24, n25, n26, n27, n28, n29, n30, n31, n32, n33, n34,
         n35, n36, n37, n38, n39, n40, n41, n42, n43, n44, n45, n46, n47, n48,
         n49, n50, n51, n52, n53, n54, n55, n56, n57, n58, n59, n60, n61, n62,
         n63, n64, n65, n66, n67, n68, n69, n70, n71, n72, n73, n74, n75, n76,
         n77, n78, n79, n80, n81, n82, n83, n84, n1, n2, n3, n4, n5, n6, n7,
         n8, n9, n10, n85, n86, n87, n88, n89, n90, n91, n92, n93, n94, n95,
         n96, n97, n98, n99, n100, n101, n102, n103, n104, n105, n106, n107,
         n108, n109;
  assign N10 = raddr[0];
  assign N11 = raddr[1];
  assign N12 = raddr[2];

  DFFRQX2M \FIFO_REG_reg[5][7]  ( .D(n68), .CK(wclk), .RN(n96), .Q(
        \FIFO_REG[5][7] ) );
  DFFRQX2M \FIFO_REG_reg[5][6]  ( .D(n67), .CK(wclk), .RN(n96), .Q(
        \FIFO_REG[5][6] ) );
  DFFRQX2M \FIFO_REG_reg[5][5]  ( .D(n66), .CK(wclk), .RN(n96), .Q(
        \FIFO_REG[5][5] ) );
  DFFRQX2M \FIFO_REG_reg[5][4]  ( .D(n65), .CK(wclk), .RN(n96), .Q(
        \FIFO_REG[5][4] ) );
  DFFRQX2M \FIFO_REG_reg[5][3]  ( .D(n64), .CK(wclk), .RN(n96), .Q(
        \FIFO_REG[5][3] ) );
  DFFRQX2M \FIFO_REG_reg[5][2]  ( .D(n63), .CK(wclk), .RN(n96), .Q(
        \FIFO_REG[5][2] ) );
  DFFRQX2M \FIFO_REG_reg[5][1]  ( .D(n62), .CK(wclk), .RN(n96), .Q(
        \FIFO_REG[5][1] ) );
  DFFRQX2M \FIFO_REG_reg[5][0]  ( .D(n61), .CK(wclk), .RN(n96), .Q(
        \FIFO_REG[5][0] ) );
  DFFRQX2M \FIFO_REG_reg[1][7]  ( .D(n36), .CK(wclk), .RN(n98), .Q(
        \FIFO_REG[1][7] ) );
  DFFRQX2M \FIFO_REG_reg[1][6]  ( .D(n35), .CK(wclk), .RN(n98), .Q(
        \FIFO_REG[1][6] ) );
  DFFRQX2M \FIFO_REG_reg[1][5]  ( .D(n34), .CK(wclk), .RN(n98), .Q(
        \FIFO_REG[1][5] ) );
  DFFRQX2M \FIFO_REG_reg[1][4]  ( .D(n33), .CK(wclk), .RN(n98), .Q(
        \FIFO_REG[1][4] ) );
  DFFRQX2M \FIFO_REG_reg[1][3]  ( .D(n32), .CK(wclk), .RN(n99), .Q(
        \FIFO_REG[1][3] ) );
  DFFRQX2M \FIFO_REG_reg[1][2]  ( .D(n31), .CK(wclk), .RN(n99), .Q(
        \FIFO_REG[1][2] ) );
  DFFRQX2M \FIFO_REG_reg[1][1]  ( .D(n30), .CK(wclk), .RN(n99), .Q(
        \FIFO_REG[1][1] ) );
  DFFRQX2M \FIFO_REG_reg[1][0]  ( .D(n29), .CK(wclk), .RN(n99), .Q(
        \FIFO_REG[1][0] ) );
  DFFRQX2M \FIFO_REG_reg[7][7]  ( .D(n84), .CK(wclk), .RN(n95), .Q(
        \FIFO_REG[7][7] ) );
  DFFRQX2M \FIFO_REG_reg[7][6]  ( .D(n83), .CK(wclk), .RN(n95), .Q(
        \FIFO_REG[7][6] ) );
  DFFRQX2M \FIFO_REG_reg[7][5]  ( .D(n82), .CK(wclk), .RN(n95), .Q(
        \FIFO_REG[7][5] ) );
  DFFRQX2M \FIFO_REG_reg[7][4]  ( .D(n81), .CK(wclk), .RN(n95), .Q(
        \FIFO_REG[7][4] ) );
  DFFRQX2M \FIFO_REG_reg[7][3]  ( .D(n80), .CK(wclk), .RN(n95), .Q(
        \FIFO_REG[7][3] ) );
  DFFRQX2M \FIFO_REG_reg[7][2]  ( .D(n79), .CK(wclk), .RN(n95), .Q(
        \FIFO_REG[7][2] ) );
  DFFRQX2M \FIFO_REG_reg[7][1]  ( .D(n78), .CK(wclk), .RN(n95), .Q(
        \FIFO_REG[7][1] ) );
  DFFRQX2M \FIFO_REG_reg[7][0]  ( .D(n77), .CK(wclk), .RN(n95), .Q(
        \FIFO_REG[7][0] ) );
  DFFRQX2M \FIFO_REG_reg[3][7]  ( .D(n52), .CK(wclk), .RN(n97), .Q(
        \FIFO_REG[3][7] ) );
  DFFRQX2M \FIFO_REG_reg[3][6]  ( .D(n51), .CK(wclk), .RN(n97), .Q(
        \FIFO_REG[3][6] ) );
  DFFRQX2M \FIFO_REG_reg[3][5]  ( .D(n50), .CK(wclk), .RN(n97), .Q(
        \FIFO_REG[3][5] ) );
  DFFRQX2M \FIFO_REG_reg[3][4]  ( .D(n49), .CK(wclk), .RN(n97), .Q(
        \FIFO_REG[3][4] ) );
  DFFRQX2M \FIFO_REG_reg[3][3]  ( .D(n48), .CK(wclk), .RN(n97), .Q(
        \FIFO_REG[3][3] ) );
  DFFRQX2M \FIFO_REG_reg[3][2]  ( .D(n47), .CK(wclk), .RN(n97), .Q(
        \FIFO_REG[3][2] ) );
  DFFRQX2M \FIFO_REG_reg[3][1]  ( .D(n46), .CK(wclk), .RN(n97), .Q(
        \FIFO_REG[3][1] ) );
  DFFRQX2M \FIFO_REG_reg[3][0]  ( .D(n45), .CK(wclk), .RN(n98), .Q(
        \FIFO_REG[3][0] ) );
  DFFRQX2M \FIFO_REG_reg[6][7]  ( .D(n76), .CK(wclk), .RN(n95), .Q(
        \FIFO_REG[6][7] ) );
  DFFRQX2M \FIFO_REG_reg[6][6]  ( .D(n75), .CK(wclk), .RN(n95), .Q(
        \FIFO_REG[6][6] ) );
  DFFRQX2M \FIFO_REG_reg[6][5]  ( .D(n74), .CK(wclk), .RN(n95), .Q(
        \FIFO_REG[6][5] ) );
  DFFRQX2M \FIFO_REG_reg[6][4]  ( .D(n73), .CK(wclk), .RN(n95), .Q(
        \FIFO_REG[6][4] ) );
  DFFRQX2M \FIFO_REG_reg[6][3]  ( .D(n72), .CK(wclk), .RN(n95), .Q(
        \FIFO_REG[6][3] ) );
  DFFRQX2M \FIFO_REG_reg[6][2]  ( .D(n71), .CK(wclk), .RN(n96), .Q(
        \FIFO_REG[6][2] ) );
  DFFRQX2M \FIFO_REG_reg[6][1]  ( .D(n70), .CK(wclk), .RN(n96), .Q(
        \FIFO_REG[6][1] ) );
  DFFRQX2M \FIFO_REG_reg[6][0]  ( .D(n69), .CK(wclk), .RN(n96), .Q(
        \FIFO_REG[6][0] ) );
  DFFRQX2M \FIFO_REG_reg[2][7]  ( .D(n44), .CK(wclk), .RN(n98), .Q(
        \FIFO_REG[2][7] ) );
  DFFRQX2M \FIFO_REG_reg[2][6]  ( .D(n43), .CK(wclk), .RN(n98), .Q(
        \FIFO_REG[2][6] ) );
  DFFRQX2M \FIFO_REG_reg[2][5]  ( .D(n42), .CK(wclk), .RN(n98), .Q(
        \FIFO_REG[2][5] ) );
  DFFRQX2M \FIFO_REG_reg[2][4]  ( .D(n41), .CK(wclk), .RN(n98), .Q(
        \FIFO_REG[2][4] ) );
  DFFRQX2M \FIFO_REG_reg[2][3]  ( .D(n40), .CK(wclk), .RN(n98), .Q(
        \FIFO_REG[2][3] ) );
  DFFRQX2M \FIFO_REG_reg[2][2]  ( .D(n39), .CK(wclk), .RN(n98), .Q(
        \FIFO_REG[2][2] ) );
  DFFRQX2M \FIFO_REG_reg[2][1]  ( .D(n38), .CK(wclk), .RN(n98), .Q(
        \FIFO_REG[2][1] ) );
  DFFRQX2M \FIFO_REG_reg[2][0]  ( .D(n37), .CK(wclk), .RN(n98), .Q(
        \FIFO_REG[2][0] ) );
  DFFRQX2M \FIFO_REG_reg[4][7]  ( .D(n60), .CK(wclk), .RN(n96), .Q(
        \FIFO_REG[4][7] ) );
  DFFRQX2M \FIFO_REG_reg[4][6]  ( .D(n59), .CK(wclk), .RN(n96), .Q(
        \FIFO_REG[4][6] ) );
  DFFRQX2M \FIFO_REG_reg[4][5]  ( .D(n58), .CK(wclk), .RN(n97), .Q(
        \FIFO_REG[4][5] ) );
  DFFRQX2M \FIFO_REG_reg[4][4]  ( .D(n57), .CK(wclk), .RN(n97), .Q(
        \FIFO_REG[4][4] ) );
  DFFRQX2M \FIFO_REG_reg[4][3]  ( .D(n56), .CK(wclk), .RN(n97), .Q(
        \FIFO_REG[4][3] ) );
  DFFRQX2M \FIFO_REG_reg[4][2]  ( .D(n55), .CK(wclk), .RN(n97), .Q(
        \FIFO_REG[4][2] ) );
  DFFRQX2M \FIFO_REG_reg[4][1]  ( .D(n54), .CK(wclk), .RN(n97), .Q(
        \FIFO_REG[4][1] ) );
  DFFRQX2M \FIFO_REG_reg[4][0]  ( .D(n53), .CK(wclk), .RN(n97), .Q(
        \FIFO_REG[4][0] ) );
  DFFRQX2M \FIFO_REG_reg[0][7]  ( .D(n28), .CK(wclk), .RN(n99), .Q(
        \FIFO_REG[0][7] ) );
  DFFRQX2M \FIFO_REG_reg[0][6]  ( .D(n27), .CK(wclk), .RN(n99), .Q(
        \FIFO_REG[0][6] ) );
  DFFRQX2M \FIFO_REG_reg[0][5]  ( .D(n26), .CK(wclk), .RN(n99), .Q(
        \FIFO_REG[0][5] ) );
  DFFRQX2M \FIFO_REG_reg[0][4]  ( .D(n25), .CK(wclk), .RN(n99), .Q(
        \FIFO_REG[0][4] ) );
  DFFRQX2M \FIFO_REG_reg[0][3]  ( .D(n24), .CK(wclk), .RN(n99), .Q(
        \FIFO_REG[0][3] ) );
  DFFRQX2M \FIFO_REG_reg[0][2]  ( .D(n23), .CK(wclk), .RN(n99), .Q(
        \FIFO_REG[0][2] ) );
  DFFRQX2M \FIFO_REG_reg[0][1]  ( .D(n22), .CK(wclk), .RN(n99), .Q(
        \FIFO_REG[0][1] ) );
  DFFRQX2M \FIFO_REG_reg[0][0]  ( .D(n21), .CK(wclk), .RN(n99), .Q(
        \FIFO_REG[0][0] ) );
  BUFX2M U2 ( .A(n93), .Y(n97) );
  BUFX2M U3 ( .A(n93), .Y(n96) );
  BUFX2M U4 ( .A(n93), .Y(n95) );
  BUFX2M U5 ( .A(n94), .Y(n98) );
  BUFX2M U6 ( .A(n94), .Y(n99) );
  BUFX2M U7 ( .A(wrst_n), .Y(n93) );
  BUFX2M U8 ( .A(wrst_n), .Y(n94) );
  NAND3X2M U9 ( .A(n109), .B(n108), .C(n17), .Y(n16) );
  NAND3X2M U10 ( .A(n109), .B(n108), .C(n12), .Y(n11) );
  NAND3X2M U11 ( .A(waddr[0]), .B(n108), .C(n17), .Y(n18) );
  NAND3X2M U12 ( .A(waddr[1]), .B(n109), .C(n17), .Y(n19) );
  NAND3X2M U13 ( .A(waddr[1]), .B(waddr[0]), .C(n17), .Y(n20) );
  NAND3X2M U14 ( .A(n12), .B(n108), .C(waddr[0]), .Y(n13) );
  NAND3X2M U15 ( .A(n12), .B(n109), .C(waddr[1]), .Y(n14) );
  NAND3X2M U16 ( .A(waddr[0]), .B(n12), .C(waddr[1]), .Y(n15) );
  NOR2BX2M U17 ( .AN(wclken), .B(waddr[2]), .Y(n12) );
  AND2X1M U18 ( .A(waddr[2]), .B(wclken), .Y(n17) );
  OAI2BB2X1M U19 ( .B0(n11), .B1(n100), .A0N(\FIFO_REG[0][0] ), .A1N(n11), .Y(
        n21) );
  OAI2BB2X1M U20 ( .B0(n11), .B1(n101), .A0N(\FIFO_REG[0][1] ), .A1N(n11), .Y(
        n22) );
  OAI2BB2X1M U21 ( .B0(n11), .B1(n102), .A0N(\FIFO_REG[0][2] ), .A1N(n11), .Y(
        n23) );
  OAI2BB2X1M U22 ( .B0(n11), .B1(n103), .A0N(\FIFO_REG[0][3] ), .A1N(n11), .Y(
        n24) );
  OAI2BB2X1M U23 ( .B0(n11), .B1(n104), .A0N(\FIFO_REG[0][4] ), .A1N(n11), .Y(
        n25) );
  OAI2BB2X1M U24 ( .B0(n11), .B1(n105), .A0N(\FIFO_REG[0][5] ), .A1N(n11), .Y(
        n26) );
  OAI2BB2X1M U25 ( .B0(n11), .B1(n106), .A0N(\FIFO_REG[0][6] ), .A1N(n11), .Y(
        n27) );
  OAI2BB2X1M U26 ( .B0(n11), .B1(n107), .A0N(\FIFO_REG[0][7] ), .A1N(n11), .Y(
        n28) );
  OAI2BB2X1M U27 ( .B0(n100), .B1(n15), .A0N(\FIFO_REG[3][0] ), .A1N(n15), .Y(
        n45) );
  OAI2BB2X1M U28 ( .B0(n101), .B1(n15), .A0N(\FIFO_REG[3][1] ), .A1N(n15), .Y(
        n46) );
  OAI2BB2X1M U29 ( .B0(n102), .B1(n15), .A0N(\FIFO_REG[3][2] ), .A1N(n15), .Y(
        n47) );
  OAI2BB2X1M U30 ( .B0(n103), .B1(n15), .A0N(\FIFO_REG[3][3] ), .A1N(n15), .Y(
        n48) );
  OAI2BB2X1M U31 ( .B0(n104), .B1(n15), .A0N(\FIFO_REG[3][4] ), .A1N(n15), .Y(
        n49) );
  OAI2BB2X1M U32 ( .B0(n105), .B1(n15), .A0N(\FIFO_REG[3][5] ), .A1N(n15), .Y(
        n50) );
  OAI2BB2X1M U33 ( .B0(n106), .B1(n15), .A0N(\FIFO_REG[3][6] ), .A1N(n15), .Y(
        n51) );
  OAI2BB2X1M U34 ( .B0(n107), .B1(n15), .A0N(\FIFO_REG[3][7] ), .A1N(n15), .Y(
        n52) );
  OAI2BB2X1M U35 ( .B0(n100), .B1(n13), .A0N(\FIFO_REG[1][0] ), .A1N(n13), .Y(
        n29) );
  OAI2BB2X1M U36 ( .B0(n101), .B1(n13), .A0N(\FIFO_REG[1][1] ), .A1N(n13), .Y(
        n30) );
  OAI2BB2X1M U37 ( .B0(n102), .B1(n13), .A0N(\FIFO_REG[1][2] ), .A1N(n13), .Y(
        n31) );
  OAI2BB2X1M U38 ( .B0(n103), .B1(n13), .A0N(\FIFO_REG[1][3] ), .A1N(n13), .Y(
        n32) );
  OAI2BB2X1M U39 ( .B0(n104), .B1(n13), .A0N(\FIFO_REG[1][4] ), .A1N(n13), .Y(
        n33) );
  OAI2BB2X1M U40 ( .B0(n105), .B1(n13), .A0N(\FIFO_REG[1][5] ), .A1N(n13), .Y(
        n34) );
  OAI2BB2X1M U41 ( .B0(n106), .B1(n13), .A0N(\FIFO_REG[1][6] ), .A1N(n13), .Y(
        n35) );
  OAI2BB2X1M U42 ( .B0(n107), .B1(n13), .A0N(\FIFO_REG[1][7] ), .A1N(n13), .Y(
        n36) );
  OAI2BB2X1M U43 ( .B0(n100), .B1(n14), .A0N(\FIFO_REG[2][0] ), .A1N(n14), .Y(
        n37) );
  OAI2BB2X1M U44 ( .B0(n101), .B1(n14), .A0N(\FIFO_REG[2][1] ), .A1N(n14), .Y(
        n38) );
  OAI2BB2X1M U45 ( .B0(n102), .B1(n14), .A0N(\FIFO_REG[2][2] ), .A1N(n14), .Y(
        n39) );
  OAI2BB2X1M U46 ( .B0(n103), .B1(n14), .A0N(\FIFO_REG[2][3] ), .A1N(n14), .Y(
        n40) );
  OAI2BB2X1M U47 ( .B0(n104), .B1(n14), .A0N(\FIFO_REG[2][4] ), .A1N(n14), .Y(
        n41) );
  OAI2BB2X1M U48 ( .B0(n105), .B1(n14), .A0N(\FIFO_REG[2][5] ), .A1N(n14), .Y(
        n42) );
  OAI2BB2X1M U49 ( .B0(n106), .B1(n14), .A0N(\FIFO_REG[2][6] ), .A1N(n14), .Y(
        n43) );
  OAI2BB2X1M U50 ( .B0(n107), .B1(n14), .A0N(\FIFO_REG[2][7] ), .A1N(n14), .Y(
        n44) );
  OAI2BB2X1M U51 ( .B0(n100), .B1(n20), .A0N(\FIFO_REG[7][0] ), .A1N(n20), .Y(
        n77) );
  OAI2BB2X1M U52 ( .B0(n101), .B1(n20), .A0N(\FIFO_REG[7][1] ), .A1N(n20), .Y(
        n78) );
  OAI2BB2X1M U53 ( .B0(n102), .B1(n20), .A0N(\FIFO_REG[7][2] ), .A1N(n20), .Y(
        n79) );
  OAI2BB2X1M U54 ( .B0(n103), .B1(n20), .A0N(\FIFO_REG[7][3] ), .A1N(n20), .Y(
        n80) );
  OAI2BB2X1M U55 ( .B0(n104), .B1(n20), .A0N(\FIFO_REG[7][4] ), .A1N(n20), .Y(
        n81) );
  OAI2BB2X1M U56 ( .B0(n105), .B1(n20), .A0N(\FIFO_REG[7][5] ), .A1N(n20), .Y(
        n82) );
  OAI2BB2X1M U57 ( .B0(n106), .B1(n20), .A0N(\FIFO_REG[7][6] ), .A1N(n20), .Y(
        n83) );
  OAI2BB2X1M U58 ( .B0(n107), .B1(n20), .A0N(\FIFO_REG[7][7] ), .A1N(n20), .Y(
        n84) );
  OAI2BB2X1M U59 ( .B0(n100), .B1(n18), .A0N(\FIFO_REG[5][0] ), .A1N(n18), .Y(
        n61) );
  OAI2BB2X1M U60 ( .B0(n101), .B1(n18), .A0N(\FIFO_REG[5][1] ), .A1N(n18), .Y(
        n62) );
  OAI2BB2X1M U61 ( .B0(n102), .B1(n18), .A0N(\FIFO_REG[5][2] ), .A1N(n18), .Y(
        n63) );
  OAI2BB2X1M U62 ( .B0(n103), .B1(n18), .A0N(\FIFO_REG[5][3] ), .A1N(n18), .Y(
        n64) );
  OAI2BB2X1M U63 ( .B0(n104), .B1(n18), .A0N(\FIFO_REG[5][4] ), .A1N(n18), .Y(
        n65) );
  OAI2BB2X1M U64 ( .B0(n105), .B1(n18), .A0N(\FIFO_REG[5][5] ), .A1N(n18), .Y(
        n66) );
  OAI2BB2X1M U65 ( .B0(n106), .B1(n18), .A0N(\FIFO_REG[5][6] ), .A1N(n18), .Y(
        n67) );
  OAI2BB2X1M U66 ( .B0(n107), .B1(n18), .A0N(\FIFO_REG[5][7] ), .A1N(n18), .Y(
        n68) );
  OAI2BB2X1M U67 ( .B0(n100), .B1(n19), .A0N(\FIFO_REG[6][0] ), .A1N(n19), .Y(
        n69) );
  OAI2BB2X1M U68 ( .B0(n101), .B1(n19), .A0N(\FIFO_REG[6][1] ), .A1N(n19), .Y(
        n70) );
  OAI2BB2X1M U69 ( .B0(n102), .B1(n19), .A0N(\FIFO_REG[6][2] ), .A1N(n19), .Y(
        n71) );
  OAI2BB2X1M U70 ( .B0(n103), .B1(n19), .A0N(\FIFO_REG[6][3] ), .A1N(n19), .Y(
        n72) );
  OAI2BB2X1M U71 ( .B0(n104), .B1(n19), .A0N(\FIFO_REG[6][4] ), .A1N(n19), .Y(
        n73) );
  OAI2BB2X1M U72 ( .B0(n105), .B1(n19), .A0N(\FIFO_REG[6][5] ), .A1N(n19), .Y(
        n74) );
  OAI2BB2X1M U73 ( .B0(n106), .B1(n19), .A0N(\FIFO_REG[6][6] ), .A1N(n19), .Y(
        n75) );
  OAI2BB2X1M U74 ( .B0(n107), .B1(n19), .A0N(\FIFO_REG[6][7] ), .A1N(n19), .Y(
        n76) );
  OAI2BB2X1M U75 ( .B0(n100), .B1(n16), .A0N(\FIFO_REG[4][0] ), .A1N(n16), .Y(
        n53) );
  OAI2BB2X1M U76 ( .B0(n101), .B1(n16), .A0N(\FIFO_REG[4][1] ), .A1N(n16), .Y(
        n54) );
  OAI2BB2X1M U77 ( .B0(n102), .B1(n16), .A0N(\FIFO_REG[4][2] ), .A1N(n16), .Y(
        n55) );
  OAI2BB2X1M U78 ( .B0(n103), .B1(n16), .A0N(\FIFO_REG[4][3] ), .A1N(n16), .Y(
        n56) );
  OAI2BB2X1M U79 ( .B0(n104), .B1(n16), .A0N(\FIFO_REG[4][4] ), .A1N(n16), .Y(
        n57) );
  OAI2BB2X1M U80 ( .B0(n105), .B1(n16), .A0N(\FIFO_REG[4][5] ), .A1N(n16), .Y(
        n58) );
  OAI2BB2X1M U81 ( .B0(n106), .B1(n16), .A0N(\FIFO_REG[4][6] ), .A1N(n16), .Y(
        n59) );
  OAI2BB2X1M U82 ( .B0(n107), .B1(n16), .A0N(\FIFO_REG[4][7] ), .A1N(n16), .Y(
        n60) );
  INVX2M U83 ( .A(wdata[0]), .Y(n100) );
  INVX2M U84 ( .A(wdata[1]), .Y(n101) );
  INVX2M U85 ( .A(wdata[2]), .Y(n102) );
  INVX2M U86 ( .A(wdata[3]), .Y(n103) );
  INVX2M U87 ( .A(wdata[4]), .Y(n104) );
  INVX2M U88 ( .A(wdata[5]), .Y(n105) );
  INVX2M U89 ( .A(wdata[6]), .Y(n106) );
  INVX2M U90 ( .A(wdata[7]), .Y(n107) );
  INVX2M U91 ( .A(waddr[0]), .Y(n109) );
  INVX2M U92 ( .A(waddr[1]), .Y(n108) );
  MX2X2M U93 ( .A(n88), .B(n87), .S0(N12), .Y(rdata[6]) );
  MX4X1M U94 ( .A(\FIFO_REG[4][6] ), .B(\FIFO_REG[5][6] ), .C(\FIFO_REG[6][6] ), .D(\FIFO_REG[7][6] ), .S0(n91), .S1(N11), .Y(n87) );
  MX4X1M U95 ( .A(\FIFO_REG[0][6] ), .B(\FIFO_REG[1][6] ), .C(\FIFO_REG[2][6] ), .D(\FIFO_REG[3][6] ), .S0(n92), .S1(N11), .Y(n88) );
  MX2X2M U96 ( .A(n90), .B(n89), .S0(N12), .Y(rdata[7]) );
  MX4X1M U97 ( .A(\FIFO_REG[4][7] ), .B(\FIFO_REG[5][7] ), .C(\FIFO_REG[6][7] ), .D(\FIFO_REG[7][7] ), .S0(n91), .S1(N11), .Y(n89) );
  MX4X1M U98 ( .A(\FIFO_REG[0][7] ), .B(\FIFO_REG[1][7] ), .C(\FIFO_REG[2][7] ), .D(\FIFO_REG[3][7] ), .S0(n92), .S1(N11), .Y(n90) );
  MX2X2M U99 ( .A(n10), .B(n9), .S0(N12), .Y(rdata[4]) );
  MX4X1M U100 ( .A(\FIFO_REG[4][4] ), .B(\FIFO_REG[5][4] ), .C(
        \FIFO_REG[6][4] ), .D(\FIFO_REG[7][4] ), .S0(n91), .S1(N11), .Y(n9) );
  MX4X1M U101 ( .A(\FIFO_REG[0][4] ), .B(\FIFO_REG[1][4] ), .C(
        \FIFO_REG[2][4] ), .D(\FIFO_REG[3][4] ), .S0(n92), .S1(N11), .Y(n10)
         );
  MX2X2M U102 ( .A(n86), .B(n85), .S0(N12), .Y(rdata[5]) );
  MX4X1M U103 ( .A(\FIFO_REG[4][5] ), .B(\FIFO_REG[5][5] ), .C(
        \FIFO_REG[6][5] ), .D(\FIFO_REG[7][5] ), .S0(n91), .S1(N11), .Y(n85)
         );
  MX4X1M U104 ( .A(\FIFO_REG[0][5] ), .B(\FIFO_REG[1][5] ), .C(
        \FIFO_REG[2][5] ), .D(\FIFO_REG[3][5] ), .S0(n92), .S1(N11), .Y(n86)
         );
  BUFX2M U105 ( .A(N10), .Y(n92) );
  BUFX2M U106 ( .A(N10), .Y(n91) );
  MX2X2M U107 ( .A(n2), .B(n1), .S0(N12), .Y(rdata[0]) );
  MX4X1M U108 ( .A(\FIFO_REG[4][0] ), .B(\FIFO_REG[5][0] ), .C(
        \FIFO_REG[6][0] ), .D(\FIFO_REG[7][0] ), .S0(n91), .S1(N11), .Y(n1) );
  MX4X1M U109 ( .A(\FIFO_REG[0][0] ), .B(\FIFO_REG[1][0] ), .C(
        \FIFO_REG[2][0] ), .D(\FIFO_REG[3][0] ), .S0(n92), .S1(N11), .Y(n2) );
  MX2X2M U110 ( .A(n6), .B(n5), .S0(N12), .Y(rdata[2]) );
  MX4X1M U111 ( .A(\FIFO_REG[4][2] ), .B(\FIFO_REG[5][2] ), .C(
        \FIFO_REG[6][2] ), .D(\FIFO_REG[7][2] ), .S0(n91), .S1(N11), .Y(n5) );
  MX4X1M U112 ( .A(\FIFO_REG[0][2] ), .B(\FIFO_REG[1][2] ), .C(
        \FIFO_REG[2][2] ), .D(\FIFO_REG[3][2] ), .S0(n92), .S1(N11), .Y(n6) );
  MX2X2M U113 ( .A(n8), .B(n7), .S0(N12), .Y(rdata[3]) );
  MX4X1M U114 ( .A(\FIFO_REG[4][3] ), .B(\FIFO_REG[5][3] ), .C(
        \FIFO_REG[6][3] ), .D(\FIFO_REG[7][3] ), .S0(n91), .S1(N11), .Y(n7) );
  MX4X1M U115 ( .A(\FIFO_REG[0][3] ), .B(\FIFO_REG[1][3] ), .C(
        \FIFO_REG[2][3] ), .D(\FIFO_REG[3][3] ), .S0(n92), .S1(N11), .Y(n8) );
  MX2X2M U116 ( .A(n4), .B(n3), .S0(N12), .Y(rdata[1]) );
  MX4X1M U117 ( .A(\FIFO_REG[4][1] ), .B(\FIFO_REG[5][1] ), .C(
        \FIFO_REG[6][1] ), .D(\FIFO_REG[7][1] ), .S0(n91), .S1(N11), .Y(n3) );
  MX4X1M U118 ( .A(\FIFO_REG[0][1] ), .B(\FIFO_REG[1][1] ), .C(
        \FIFO_REG[2][1] ), .D(\FIFO_REG[3][1] ), .S0(n92), .S1(N11), .Y(n4) );
endmodule


module FIFO_RD_addr3 ( rinc, rrst_n, rclk, rq2_wptr, raddr, rptr, rempty );
  input [3:0] rq2_wptr;
  output [2:0] raddr;
  output [3:0] rptr;
  input rinc, rrst_n, rclk;
  output rempty;
  wire   \rptr_bin[3] , n2, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15,
         n16, n17, n18, n19, n20, n21, n22, n23, n24, n25, n26, n1, n3, n4;
  wire   [3:0] wptr_gray;

  DFFRQX2M \rptr_bin_reg[3]  ( .D(n22), .CK(rclk), .RN(rrst_n), .Q(
        \rptr_bin[3] ) );
  DFFRQX2M \wptr_gray_reg[3]  ( .D(rq2_wptr[3]), .CK(rclk), .RN(rrst_n), .Q(
        wptr_gray[3]) );
  DFFRQX2M \wptr_gray_reg[2]  ( .D(rq2_wptr[2]), .CK(rclk), .RN(rrst_n), .Q(
        wptr_gray[2]) );
  DFFRQX2M \wptr_gray_reg[1]  ( .D(rq2_wptr[1]), .CK(rclk), .RN(rrst_n), .Q(
        wptr_gray[1]) );
  DFFRQX2M \wptr_gray_reg[0]  ( .D(rq2_wptr[0]), .CK(rclk), .RN(rrst_n), .Q(
        wptr_gray[0]) );
  DFFRQX2M \rptr_reg[0]  ( .D(n26), .CK(rclk), .RN(rrst_n), .Q(rptr[0]) );
  DFFRQX2M \rptr_reg[3]  ( .D(n19), .CK(rclk), .RN(rrst_n), .Q(rptr[3]) );
  DFFRQX2M \rptr_reg[2]  ( .D(n20), .CK(rclk), .RN(rrst_n), .Q(rptr[2]) );
  DFFRQX2M \rptr_reg[1]  ( .D(n21), .CK(rclk), .RN(rrst_n), .Q(rptr[1]) );
  DFFRX1M \rptr_bin_reg[2]  ( .D(n23), .CK(rclk), .RN(rrst_n), .Q(raddr[2]), 
        .QN(n2) );
  DFFRQX2M \rptr_bin_reg[0]  ( .D(n25), .CK(rclk), .RN(rrst_n), .Q(raddr[0])
         );
  DFFRQX2M \rptr_bin_reg[1]  ( .D(n24), .CK(rclk), .RN(rrst_n), .Q(raddr[1])
         );
  INVX2M U3 ( .A(n7), .Y(n1) );
  INVX2M U4 ( .A(n10), .Y(n4) );
  INVX2M U5 ( .A(n5), .Y(rempty) );
  XNOR2X2M U6 ( .A(\rptr_bin[3] ), .B(n12), .Y(n6) );
  NOR2X2M U7 ( .A(n13), .B(n2), .Y(n12) );
  XNOR2X2M U8 ( .A(raddr[1]), .B(n3), .Y(n11) );
  NAND2X2M U9 ( .A(rinc), .B(n5), .Y(n7) );
  XNOR2X2M U10 ( .A(rptr[1]), .B(wptr_gray[1]), .Y(n15) );
  OAI22X1M U11 ( .A0(n1), .A1(n2), .B0(n4), .B1(n7), .Y(n23) );
  NAND4X2M U12 ( .A(n15), .B(n16), .C(n17), .D(n18), .Y(n5) );
  XNOR2X2M U13 ( .A(rptr[3]), .B(wptr_gray[3]), .Y(n17) );
  XNOR2X2M U14 ( .A(rptr[2]), .B(wptr_gray[2]), .Y(n18) );
  XNOR2X2M U15 ( .A(rptr[0]), .B(wptr_gray[0]), .Y(n16) );
  NAND2X2M U16 ( .A(raddr[1]), .B(raddr[0]), .Y(n13) );
  OAI2BB2X1M U17 ( .B0(n7), .B1(n14), .A0N(n7), .A1N(rptr[0]), .Y(n26) );
  XNOR2X2M U18 ( .A(n3), .B(n11), .Y(n14) );
  OAI2BB2X1M U19 ( .B0(n9), .B1(n7), .A0N(n7), .A1N(rptr[1]), .Y(n21) );
  XNOR2X2M U20 ( .A(n10), .B(n11), .Y(n9) );
  OAI2BB2X1M U21 ( .B0(n6), .B1(n7), .A0N(n7), .A1N(\rptr_bin[3] ), .Y(n22) );
  OAI2BB2X1M U22 ( .B0(n8), .B1(n7), .A0N(n7), .A1N(rptr[2]), .Y(n20) );
  XNOR2X2M U23 ( .A(n6), .B(n4), .Y(n8) );
  OAI2BB2X1M U24 ( .B0(n6), .B1(n7), .A0N(n7), .A1N(rptr[3]), .Y(n19) );
  CLKXOR2X2M U25 ( .A(n13), .B(n2), .Y(n10) );
  AO22X1M U26 ( .A0(n11), .A1(n1), .B0(n7), .B1(raddr[1]), .Y(n24) );
  XNOR2X2M U27 ( .A(raddr[0]), .B(n7), .Y(n25) );
  INVX2M U28 ( .A(raddr[0]), .Y(n3) );
endmodule


module FIFO_WR_addr3 ( winc, wclk, wrst_n, wq2_rptr, wptr, waddr, wfull, 
        wclken );
  input [3:0] wq2_rptr;
  output [3:0] wptr;
  output [2:0] waddr;
  input winc, wclk, wrst_n;
  output wfull, wclken;
  wire   last_pulse, N6, N7, N8, N9, N17, n2, n3, n4, n5, n7, n8, n10, n12,
         n14, n15, n16, n17, n18, n19, n20, n21, n22, n23, n24, n25, n26, n27,
         n28, \r60/carry[3] , \r60/carry[2] , n1, n6, n9, n11;
  wire   [3:0] wptr_bin;
  wire   [3:0] rptr_gray;

  DFFRQX2M \waddr_reg[2]  ( .D(n20), .CK(wclk), .RN(wrst_n), .Q(waddr[2]) );
  DFFRQX2M \wptr_bin_reg[3]  ( .D(n25), .CK(wclk), .RN(wrst_n), .Q(wptr_bin[3]) );
  DFFRQX2M \wptr_bin_reg[2]  ( .D(n26), .CK(wclk), .RN(wrst_n), .Q(wptr_bin[2]) );
  DFFRQX2M \wptr_bin_reg[1]  ( .D(n27), .CK(wclk), .RN(wrst_n), .Q(wptr_bin[1]) );
  DFFRQX2M \wptr_bin_reg[0]  ( .D(n28), .CK(wclk), .RN(wrst_n), .Q(wptr_bin[0]) );
  DFFRQX2M \waddr_reg[1]  ( .D(n19), .CK(wclk), .RN(wrst_n), .Q(waddr[1]) );
  DFFRQX2M \waddr_reg[0]  ( .D(n18), .CK(wclk), .RN(wrst_n), .Q(waddr[0]) );
  DFFRQX2M last_pulse_reg ( .D(winc), .CK(wclk), .RN(wrst_n), .Q(last_pulse)
         );
  DFFRQX2M \rptr_gray_reg[0]  ( .D(wq2_rptr[0]), .CK(wclk), .RN(wrst_n), .Q(
        rptr_gray[0]) );
  DFFRQX2M \rptr_gray_reg[3]  ( .D(wq2_rptr[3]), .CK(wclk), .RN(wrst_n), .Q(
        rptr_gray[3]) );
  DFFRQX2M \rptr_gray_reg[2]  ( .D(wq2_rptr[2]), .CK(wclk), .RN(wrst_n), .Q(
        rptr_gray[2]) );
  DFFRQX2M \rptr_gray_reg[1]  ( .D(wq2_rptr[1]), .CK(wclk), .RN(wrst_n), .Q(
        rptr_gray[1]) );
  DFFRQX2M \wptr_reg[0]  ( .D(n21), .CK(wclk), .RN(wrst_n), .Q(wptr[0]) );
  DFFRQX2M \wptr_reg[1]  ( .D(n22), .CK(wclk), .RN(wrst_n), .Q(wptr[1]) );
  DFFRQX2M \wptr_reg[3]  ( .D(n24), .CK(wclk), .RN(wrst_n), .Q(wptr[3]) );
  DFFRQX2M \wptr_reg[2]  ( .D(n23), .CK(wclk), .RN(wrst_n), .Q(wptr[2]) );
  NOR3BX2M U3 ( .AN(winc), .B(last_pulse), .C(wfull), .Y(wclken) );
  OAI222X1M U4 ( .A0(N7), .A1(n8), .B0(N8), .B1(n7), .C0(wclken), .C1(n11), 
        .Y(n22) );
  INVX2M U5 ( .A(wclken), .Y(n1) );
  NAND2X2M U6 ( .A(N7), .B(wclken), .Y(n7) );
  NAND2X2M U7 ( .A(N9), .B(wclken), .Y(n10) );
  NAND2XLM U8 ( .A(N8), .B(wclken), .Y(n8) );
  OAI222XLM U9 ( .A0(N8), .A1(n10), .B0(N9), .B1(n8), .C0(wclken), .C1(n9), 
        .Y(n23) );
  INVX2M U10 ( .A(wptr[2]), .Y(n9) );
  AND4X2M U11 ( .A(n14), .B(n15), .C(n16), .D(n17), .Y(wfull) );
  XNOR2X2M U12 ( .A(wptr[0]), .B(rptr_gray[0]), .Y(n14) );
  CLKXOR2X2M U13 ( .A(n11), .B(rptr_gray[1]), .Y(n15) );
  CLKXOR2X2M U14 ( .A(wptr[2]), .B(rptr_gray[2]), .Y(n16) );
  OAI2BB2X1M U15 ( .B0(n1), .B1(wptr_bin[0]), .A0N(n1), .A1N(wptr_bin[0]), .Y(
        n28) );
  OAI2BB2X1M U16 ( .B0(wptr_bin[0]), .B1(n1), .A0N(waddr[0]), .A1N(n1), .Y(n18) );
  OAI2BB2X1M U17 ( .B0(n2), .B1(n1), .A0N(waddr[1]), .A1N(n1), .Y(n19) );
  XNOR2X2M U18 ( .A(wptr_bin[1]), .B(wptr_bin[0]), .Y(n2) );
  OAI2BB2X1M U19 ( .B0(n3), .B1(n1), .A0N(waddr[2]), .A1N(n1), .Y(n20) );
  CLKXOR2X2M U20 ( .A(n4), .B(wptr_bin[2]), .Y(n3) );
  NAND2X2M U21 ( .A(wptr_bin[0]), .B(wptr_bin[1]), .Y(n4) );
  OAI2BB1X2M U22 ( .A0N(n1), .A1N(wptr_bin[1]), .B0(n7), .Y(n27) );
  OAI2BB1X2M U23 ( .A0N(wptr_bin[3]), .A1N(n1), .B0(n10), .Y(n25) );
  OAI2BB1X2M U24 ( .A0N(n1), .A1N(wptr_bin[2]), .B0(n8), .Y(n26) );
  CLKXOR2X2M U25 ( .A(wptr[3]), .B(rptr_gray[3]), .Y(n17) );
  INVX2M U26 ( .A(wptr[1]), .Y(n11) );
  AO21XLM U27 ( .A0(n1), .A1(wptr[0]), .B0(n5), .Y(n21) );
  OAI32X1M U28 ( .A0(n1), .A1(N7), .A2(wptr_bin[0]), .B0(n7), .B1(N6), .Y(n5)
         );
  AO21XLM U29 ( .A0(n1), .A1(wptr[3]), .B0(n12), .Y(n24) );
  OAI32X1M U30 ( .A0(n1), .A1(N9), .A2(n6), .B0(n10), .B1(N17), .Y(n12) );
  INVX2M U31 ( .A(N17), .Y(n6) );
  ADDHX1M U32 ( .A(wptr_bin[3]), .B(\r60/carry[3] ), .CO(N17), .S(N9) );
  ADDHX1M U33 ( .A(wptr_bin[1]), .B(wptr_bin[0]), .CO(\r60/carry[2] ), .S(N7)
         );
  ADDHX1M U34 ( .A(wptr_bin[2]), .B(\r60/carry[2] ), .CO(\r60/carry[3] ), .S(
        N8) );
  CLKINVX1M U35 ( .A(wptr_bin[0]), .Y(N6) );
endmodule


module DF_SYNC_NUM_STAGES2_ptr_adr4_0 ( CLK, RST, ASYNC, SYNC );
  input [3:0] ASYNC;
  output [3:0] SYNC;
  input CLK, RST;
  wire   \sync_reg[3][1] , \sync_reg[3][0] , \sync_reg[2][1] ,
         \sync_reg[2][0] , \sync_reg[1][1] , \sync_reg[1][0] ,
         \sync_reg[0][1] , \sync_reg[0][0] ;

  DFFRQX2M \sync_reg_reg[3][0]  ( .D(ASYNC[3]), .CK(CLK), .RN(RST), .Q(
        \sync_reg[3][0] ) );
  DFFRQX2M \sync_reg_reg[3][1]  ( .D(\sync_reg[3][0] ), .CK(CLK), .RN(RST), 
        .Q(\sync_reg[3][1] ) );
  DFFRQX2M \SYNC_reg[3]  ( .D(\sync_reg[3][1] ), .CK(CLK), .RN(RST), .Q(
        SYNC[3]) );
  DFFRQX2M \sync_reg_reg[2][0]  ( .D(ASYNC[2]), .CK(CLK), .RN(RST), .Q(
        \sync_reg[2][0] ) );
  DFFRQX2M \sync_reg_reg[2][1]  ( .D(\sync_reg[2][0] ), .CK(CLK), .RN(RST), 
        .Q(\sync_reg[2][1] ) );
  DFFRQX2M \SYNC_reg[2]  ( .D(\sync_reg[2][1] ), .CK(CLK), .RN(RST), .Q(
        SYNC[2]) );
  DFFRQX2M \sync_reg_reg[1][0]  ( .D(ASYNC[1]), .CK(CLK), .RN(RST), .Q(
        \sync_reg[1][0] ) );
  DFFRQX2M \sync_reg_reg[1][1]  ( .D(\sync_reg[1][0] ), .CK(CLK), .RN(RST), 
        .Q(\sync_reg[1][1] ) );
  DFFRQX2M \SYNC_reg[1]  ( .D(\sync_reg[1][1] ), .CK(CLK), .RN(RST), .Q(
        SYNC[1]) );
  DFFRQX2M \sync_reg_reg[0][0]  ( .D(ASYNC[0]), .CK(CLK), .RN(RST), .Q(
        \sync_reg[0][0] ) );
  DFFRQX2M \sync_reg_reg[0][1]  ( .D(\sync_reg[0][0] ), .CK(CLK), .RN(RST), 
        .Q(\sync_reg[0][1] ) );
  DFFRQX2M \SYNC_reg[0]  ( .D(\sync_reg[0][1] ), .CK(CLK), .RN(RST), .Q(
        SYNC[0]) );
endmodule


module DF_SYNC_NUM_STAGES2_ptr_adr4_1 ( CLK, RST, ASYNC, SYNC );
  input [3:0] ASYNC;
  output [3:0] SYNC;
  input CLK, RST;
  wire   \sync_reg[3][1] , \sync_reg[3][0] , \sync_reg[2][1] ,
         \sync_reg[2][0] , \sync_reg[1][1] , \sync_reg[1][0] ,
         \sync_reg[0][1] , \sync_reg[0][0] ;

  DFFRQX2M \sync_reg_reg[3][0]  ( .D(ASYNC[3]), .CK(CLK), .RN(RST), .Q(
        \sync_reg[3][0] ) );
  DFFRQX2M \sync_reg_reg[3][1]  ( .D(\sync_reg[3][0] ), .CK(CLK), .RN(RST), 
        .Q(\sync_reg[3][1] ) );
  DFFRQX2M \SYNC_reg[3]  ( .D(\sync_reg[3][1] ), .CK(CLK), .RN(RST), .Q(
        SYNC[3]) );
  DFFRQX2M \sync_reg_reg[2][0]  ( .D(ASYNC[2]), .CK(CLK), .RN(RST), .Q(
        \sync_reg[2][0] ) );
  DFFRQX2M \sync_reg_reg[2][1]  ( .D(\sync_reg[2][0] ), .CK(CLK), .RN(RST), 
        .Q(\sync_reg[2][1] ) );
  DFFRQX2M \SYNC_reg[2]  ( .D(\sync_reg[2][1] ), .CK(CLK), .RN(RST), .Q(
        SYNC[2]) );
  DFFRQX2M \sync_reg_reg[1][0]  ( .D(ASYNC[1]), .CK(CLK), .RN(RST), .Q(
        \sync_reg[1][0] ) );
  DFFRQX2M \sync_reg_reg[1][1]  ( .D(\sync_reg[1][0] ), .CK(CLK), .RN(RST), 
        .Q(\sync_reg[1][1] ) );
  DFFRQX2M \SYNC_reg[1]  ( .D(\sync_reg[1][1] ), .CK(CLK), .RN(RST), .Q(
        SYNC[1]) );
  DFFRQX2M \sync_reg_reg[0][0]  ( .D(ASYNC[0]), .CK(CLK), .RN(RST), .Q(
        \sync_reg[0][0] ) );
  DFFRQX2M \sync_reg_reg[0][1]  ( .D(\sync_reg[0][0] ), .CK(CLK), .RN(RST), 
        .Q(\sync_reg[0][1] ) );
  DFFRQX2M \SYNC_reg[0]  ( .D(\sync_reg[0][1] ), .CK(CLK), .RN(RST), .Q(
        SYNC[0]) );
endmodule


module ASYNC_FIFO_DATA_WIDTH8_addr3 ( wclk, wrst_n, winc, rclk, rinc, rrst_n, 
        wdata, wfull, rempty, rdata );
  input [7:0] wdata;
  output [7:0] rdata;
  input wclk, wrst_n, winc, rclk, rinc, rrst_n;
  output wfull, rempty;
  wire   wclken, n1, n2, n3, n4;
  wire   [2:0] waddr;
  wire   [2:0] raddr;
  wire   [3:0] rq2_wptr;
  wire   [3:0] rptr;
  wire   [3:0] wq2_rptr;
  wire   [3:0] wptr;

  FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8 FIFO ( .wdata(wdata), .wclken(
        wclken), .wrst_n(n1), .waddr(waddr), .wclk(wclk), .raddr(raddr), 
        .rdata(rdata) );
  FIFO_RD_addr3 fifo_rd ( .rinc(rinc), .rrst_n(n3), .rclk(rclk), .rq2_wptr(
        rq2_wptr), .raddr(raddr), .rptr(rptr), .rempty(rempty) );
  FIFO_WR_addr3 fifo_wr ( .winc(winc), .wclk(wclk), .wrst_n(n1), .wq2_rptr(
        wq2_rptr), .wptr(wptr), .waddr(waddr), .wfull(wfull), .wclken(wclken)
         );
  DF_SYNC_NUM_STAGES2_ptr_adr4_0 DF1 ( .CLK(rclk), .RST(n3), .ASYNC(wptr), 
        .SYNC(rq2_wptr) );
  DF_SYNC_NUM_STAGES2_ptr_adr4_1 DF2 ( .CLK(wclk), .RST(n1), .ASYNC(rptr), 
        .SYNC(wq2_rptr) );
  INVX2M U1 ( .A(n2), .Y(n1) );
  INVX2M U2 ( .A(wrst_n), .Y(n2) );
  INVX2M U3 ( .A(n4), .Y(n3) );
  INVX2M U4 ( .A(rrst_n), .Y(n4) );
endmodule


module PULSE_GEN ( clk, rst, lvl_sig, pulse_sig );
  input clk, rst, lvl_sig;
  output pulse_sig;
  wire   pls_flop, rcv_flop;

  DFFRQX2M rcv_flop_reg ( .D(lvl_sig), .CK(clk), .RN(rst), .Q(rcv_flop) );
  DFFRQX2M pls_flop_reg ( .D(rcv_flop), .CK(clk), .RN(rst), .Q(pls_flop) );
  NOR2BX2M U3 ( .AN(rcv_flop), .B(pls_flop), .Y(pulse_sig) );
endmodule


module clkdiv_0_DW01_inc_0 ( A, SUM );
  input [7:0] A;
  output [7:0] SUM;

  wire   [7:2] carry;

  ADDHX1M U1_1_6 ( .A(A[6]), .B(carry[6]), .CO(carry[7]), .S(SUM[6]) );
  ADDHX1M U1_1_2 ( .A(A[2]), .B(carry[2]), .CO(carry[3]), .S(SUM[2]) );
  ADDHX1M U1_1_4 ( .A(A[4]), .B(carry[4]), .CO(carry[5]), .S(SUM[4]) );
  ADDHX1M U1_1_3 ( .A(A[3]), .B(carry[3]), .CO(carry[4]), .S(SUM[3]) );
  ADDHX1M U1_1_5 ( .A(A[5]), .B(carry[5]), .CO(carry[6]), .S(SUM[5]) );
  ADDHX1M U1_1_1 ( .A(A[1]), .B(A[0]), .CO(carry[2]), .S(SUM[1]) );
  CLKXOR2X2M U1 ( .A(carry[7]), .B(A[7]), .Y(SUM[7]) );
  CLKINVX1M U2 ( .A(A[0]), .Y(SUM[0]) );
endmodule


module clkdiv_0_DW01_inc_1 ( A, SUM );
  input [7:0] A;
  output [7:0] SUM;

  wire   [7:2] carry;

  ADDHX1M U1_1_6 ( .A(A[6]), .B(carry[6]), .CO(carry[7]), .S(SUM[6]) );
  ADDHX1M U1_1_1 ( .A(A[1]), .B(A[0]), .CO(carry[2]), .S(SUM[1]) );
  ADDHX1M U1_1_4 ( .A(A[4]), .B(carry[4]), .CO(carry[5]), .S(SUM[4]) );
  ADDHX1M U1_1_3 ( .A(A[3]), .B(carry[3]), .CO(carry[4]), .S(SUM[3]) );
  ADDHX1M U1_1_2 ( .A(A[2]), .B(carry[2]), .CO(carry[3]), .S(SUM[2]) );
  ADDHX1M U1_1_5 ( .A(A[5]), .B(carry[5]), .CO(carry[6]), .S(SUM[5]) );
  CLKXOR2X2M U1 ( .A(carry[7]), .B(A[7]), .Y(SUM[7]) );
  CLKINVX1M U2 ( .A(A[0]), .Y(SUM[0]) );
endmodule


module clkdiv_0 ( i_ref_clk, i_rst_n, i_clk_en, i_div_ratio, o_div_clk );
  input [7:0] i_div_ratio;
  input i_ref_clk, i_rst_n, i_clk_en;
  output o_div_clk;
  wire   N3, clk_reg, N19, N20, N21, N22, N23, N24, N25, N26, N41, N42, N43,
         N44, N45, N46, N47, N48, n24, n25, n1, n2, n3, n4, n5, n6, n7, n8, n9,
         n10, n11, n12, n13, n14, n15, n16, n17, n18, n19, n20, n21, n22, n23,
         n26, n27, n28, n29, n30, n31, n32, n33, n34, n35, n36, n37, n38, n39,
         n40, n41, n42, n43, n44, n45, n46, n47, n48, n49, n50, n51, n52, n53,
         n54, n55, n56, n57;
  wire   [7:0] counter;
  wire   [7:0] half_togg;
  wire   [7:0] half_togg_p1;

  clkdiv_0_DW01_inc_0 add_41 ( .A(counter), .SUM({N26, N25, N24, N23, N22, N21, 
        N20, N19}) );
  clkdiv_0_DW01_inc_1 add_59 ( .A(half_togg), .SUM(half_togg_p1) );
  DFFRQX2M clk_reg_reg ( .D(n25), .CK(i_ref_clk), .RN(i_rst_n), .Q(clk_reg) );
  DFFRQX2M \counter_reg[7]  ( .D(N48), .CK(i_ref_clk), .RN(i_rst_n), .Q(
        counter[7]) );
  DFFRQX2M \counter_reg[3]  ( .D(N44), .CK(i_ref_clk), .RN(i_rst_n), .Q(
        counter[3]) );
  DFFRQX2M \counter_reg[4]  ( .D(N45), .CK(i_ref_clk), .RN(i_rst_n), .Q(
        counter[4]) );
  DFFRQX2M \counter_reg[6]  ( .D(N47), .CK(i_ref_clk), .RN(i_rst_n), .Q(
        counter[6]) );
  DFFRQX2M \counter_reg[5]  ( .D(N46), .CK(i_ref_clk), .RN(i_rst_n), .Q(
        counter[5]) );
  DFFRQX2M \counter_reg[0]  ( .D(N41), .CK(i_ref_clk), .RN(i_rst_n), .Q(
        counter[0]) );
  DFFRQX2M \counter_reg[2]  ( .D(N43), .CK(i_ref_clk), .RN(i_rst_n), .Q(
        counter[2]) );
  DFFRQX2M \counter_reg[1]  ( .D(N42), .CK(i_ref_clk), .RN(i_rst_n), .Q(
        counter[1]) );
  DFFSQX2M toggle_reg ( .D(n24), .CK(i_ref_clk), .SN(i_rst_n), .Q(n57) );
  MX2X2M U3 ( .A(i_ref_clk), .B(clk_reg), .S0(N3), .Y(o_div_clk) );
  AND3X2M U4 ( .A(n10), .B(n11), .C(n7), .Y(n14) );
  OR2X2M U5 ( .A(i_div_ratio[2]), .B(i_div_ratio[1]), .Y(n1) );
  CLKINVX1M U6 ( .A(i_div_ratio[1]), .Y(half_togg[0]) );
  OAI2BB1X1M U7 ( .A0N(i_div_ratio[1]), .A1N(i_div_ratio[2]), .B0(n1), .Y(
        half_togg[1]) );
  OR2X1M U8 ( .A(n1), .B(i_div_ratio[3]), .Y(n2) );
  OAI2BB1X1M U9 ( .A0N(n1), .A1N(i_div_ratio[3]), .B0(n2), .Y(half_togg[2]) );
  OR2X1M U10 ( .A(n2), .B(i_div_ratio[4]), .Y(n3) );
  OAI2BB1X1M U11 ( .A0N(n2), .A1N(i_div_ratio[4]), .B0(n3), .Y(half_togg[3])
         );
  OR2X1M U12 ( .A(n3), .B(i_div_ratio[5]), .Y(n4) );
  OAI2BB1X1M U13 ( .A0N(n3), .A1N(i_div_ratio[5]), .B0(n4), .Y(half_togg[4])
         );
  XNOR2X1M U14 ( .A(i_div_ratio[6]), .B(n4), .Y(half_togg[5]) );
  NOR3X1M U15 ( .A(i_div_ratio[6]), .B(i_div_ratio[7]), .C(n4), .Y(
        half_togg[7]) );
  OAI21X1M U16 ( .A0(i_div_ratio[6]), .A1(n4), .B0(i_div_ratio[7]), .Y(n5) );
  NAND2BX1M U17 ( .AN(half_togg[7]), .B(n5), .Y(half_togg[6]) );
  CLKXOR2X2M U18 ( .A(clk_reg), .B(n6), .Y(n25) );
  NOR2X1M U19 ( .A(n7), .B(n8), .Y(n6) );
  NAND4X1M U20 ( .A(n9), .B(n10), .C(n11), .D(n12), .Y(n24) );
  MXI2X1M U21 ( .A(n13), .B(n14), .S0(n57), .Y(n9) );
  AND2X1M U22 ( .A(N26), .B(n14), .Y(N48) );
  AND2X1M U23 ( .A(N25), .B(n14), .Y(N47) );
  AND2X1M U24 ( .A(N24), .B(n14), .Y(N46) );
  AND2X1M U25 ( .A(N23), .B(n14), .Y(N45) );
  AND2X1M U26 ( .A(N22), .B(n14), .Y(N44) );
  AND2X1M U27 ( .A(N21), .B(n14), .Y(N43) );
  AND2X1M U28 ( .A(N20), .B(n14), .Y(N42) );
  AND2X1M U29 ( .A(N19), .B(n14), .Y(N41) );
  NOR2BX1M U30 ( .AN(n12), .B(n13), .Y(n7) );
  AND2X1M U31 ( .A(n15), .B(i_div_ratio[0]), .Y(n13) );
  MXI2X1M U32 ( .A(n16), .B(n17), .S0(n57), .Y(n15) );
  CLKNAND2X2M U33 ( .A(n18), .B(n19), .Y(n16) );
  NOR4X1M U34 ( .A(n20), .B(n21), .C(n22), .D(n23), .Y(n19) );
  CLKXOR2X2M U35 ( .A(half_togg_p1[3]), .B(counter[3]), .Y(n23) );
  CLKXOR2X2M U36 ( .A(half_togg_p1[2]), .B(counter[2]), .Y(n22) );
  CLKXOR2X2M U37 ( .A(half_togg_p1[1]), .B(counter[1]), .Y(n21) );
  CLKXOR2X2M U38 ( .A(half_togg_p1[0]), .B(counter[0]), .Y(n20) );
  NOR4X1M U39 ( .A(n26), .B(n27), .C(n28), .D(n29), .Y(n18) );
  CLKXOR2X2M U40 ( .A(half_togg_p1[7]), .B(counter[7]), .Y(n29) );
  CLKXOR2X2M U41 ( .A(half_togg_p1[6]), .B(counter[6]), .Y(n28) );
  CLKXOR2X2M U42 ( .A(half_togg_p1[5]), .B(counter[5]), .Y(n27) );
  CLKXOR2X2M U43 ( .A(half_togg_p1[4]), .B(counter[4]), .Y(n26) );
  OR2X1M U44 ( .A(n17), .B(i_div_ratio[0]), .Y(n12) );
  NAND4X1M U45 ( .A(n11), .B(n30), .C(n31), .D(n32), .Y(n17) );
  NOR4BX1M U46 ( .AN(n33), .B(n34), .C(n35), .D(n36), .Y(n32) );
  OAI22X1M U47 ( .A0(counter[1]), .A1(n37), .B0(counter[0]), .B1(
        i_div_ratio[1]), .Y(n34) );
  AOI2BB2XLM U48 ( .B0(half_togg[6]), .B1(n38), .A0N(n39), .A1N(counter[5]), 
        .Y(n31) );
  CLKNAND2X2M U49 ( .A(half_togg[2]), .B(n40), .Y(n30) );
  OA21X1M U50 ( .A0(half_togg[7]), .A1(n41), .B0(n42), .Y(n11) );
  OAI2B11X1M U51 ( .A1N(half_togg[6]), .A0(counter[6]), .B0(n43), .C0(n33), 
        .Y(n42) );
  CLKNAND2X2M U52 ( .A(half_togg[7]), .B(n41), .Y(n33) );
  OAI22X1M U53 ( .A0(n44), .A1(n45), .B0(half_togg[6]), .B1(n38), .Y(n43) );
  CLKINVX1M U54 ( .A(counter[6]), .Y(n38) );
  AOI221XLM U55 ( .A0(counter[5]), .A1(n39), .B0(counter[4]), .B1(n46), .C0(
        n47), .Y(n45) );
  NOR3X1M U56 ( .A(n36), .B(n48), .C(n35), .Y(n47) );
  NOR2X1M U57 ( .A(n46), .B(counter[4]), .Y(n35) );
  AOI221XLM U58 ( .A0(counter[3]), .A1(n49), .B0(counter[2]), .B1(n50), .C0(
        n51), .Y(n48) );
  AOI221XLM U59 ( .A0(half_togg[2]), .A1(n40), .B0(n52), .B1(n53), .C0(n54), 
        .Y(n51) );
  AOI2B1X1M U60 ( .A1N(n52), .A0(counter[1]), .B0(n37), .Y(n54) );
  CLKINVX1M U61 ( .A(half_togg[1]), .Y(n37) );
  CLKINVX1M U62 ( .A(counter[1]), .Y(n53) );
  CLKNAND2X2M U63 ( .A(counter[0]), .B(i_div_ratio[1]), .Y(n52) );
  CLKINVX1M U64 ( .A(counter[2]), .Y(n40) );
  CLKINVX1M U65 ( .A(half_togg[2]), .Y(n50) );
  NOR2X1M U66 ( .A(n49), .B(counter[3]), .Y(n36) );
  CLKINVX1M U67 ( .A(half_togg[3]), .Y(n49) );
  CLKINVX1M U68 ( .A(half_togg[4]), .Y(n46) );
  NOR2X1M U69 ( .A(counter[5]), .B(n39), .Y(n44) );
  CLKINVX1M U70 ( .A(half_togg[5]), .Y(n39) );
  CLKINVX1M U71 ( .A(counter[7]), .Y(n41) );
  CLKINVX1M U72 ( .A(n8), .Y(n10) );
  NOR2BX1M U73 ( .AN(i_rst_n), .B(n8), .Y(N3) );
  OAI2BB1X1M U74 ( .A0N(n55), .A1N(n56), .B0(i_clk_en), .Y(n8) );
  NOR4X1M U75 ( .A(i_div_ratio[7]), .B(i_div_ratio[6]), .C(i_div_ratio[5]), 
        .D(i_div_ratio[4]), .Y(n56) );
  NOR3X1M U76 ( .A(i_div_ratio[1]), .B(i_div_ratio[3]), .C(i_div_ratio[2]), 
        .Y(n55) );
endmodule


module CLKDIV_MUX ( IN, OUT );
  input [5:0] IN;
  output [7:0] OUT;
  wire   n5, n6, n7, n8, n9, n14, n15, n16, n17;

  INVX2M U3 ( .A(1'b1), .Y(OUT[4]) );
  INVX2M U5 ( .A(1'b1), .Y(OUT[5]) );
  INVX2M U7 ( .A(1'b1), .Y(OUT[6]) );
  INVX2M U9 ( .A(1'b1), .Y(OUT[7]) );
  NAND4BX1M U11 ( .AN(IN[4]), .B(IN[3]), .C(n15), .D(n14), .Y(n6) );
  NAND4BX1M U12 ( .AN(IN[3]), .B(IN[4]), .C(n15), .D(n14), .Y(n7) );
  NOR3X2M U13 ( .A(n7), .B(IN[1]), .C(IN[0]), .Y(OUT[1]) );
  NOR3X2M U14 ( .A(n6), .B(IN[1]), .C(IN[0]), .Y(OUT[2]) );
  NOR4X1M U15 ( .A(n5), .B(IN[3]), .C(IN[5]), .D(IN[4]), .Y(OUT[3]) );
  NAND3X2M U16 ( .A(n17), .B(n16), .C(IN[2]), .Y(n5) );
  OAI211X2M U17 ( .A0(n8), .A1(n9), .B0(n17), .C0(n16), .Y(OUT[0]) );
  NAND2X2M U18 ( .A(n7), .B(n6), .Y(n9) );
  NOR4X1M U19 ( .A(IN[5]), .B(IN[4]), .C(IN[3]), .D(n15), .Y(n8) );
  INVX2M U20 ( .A(IN[0]), .Y(n17) );
  INVX2M U21 ( .A(IN[2]), .Y(n15) );
  INVX2M U22 ( .A(IN[1]), .Y(n16) );
  INVX2M U23 ( .A(IN[5]), .Y(n14) );
endmodule


module clkdiv_1_DW01_inc_0 ( A, SUM );
  input [7:0] A;
  output [7:0] SUM;

  wire   [7:2] carry;

  ADDHX1M U1_1_6 ( .A(A[6]), .B(carry[6]), .CO(carry[7]), .S(SUM[6]) );
  ADDHX1M U1_1_2 ( .A(A[2]), .B(carry[2]), .CO(carry[3]), .S(SUM[2]) );
  ADDHX1M U1_1_4 ( .A(A[4]), .B(carry[4]), .CO(carry[5]), .S(SUM[4]) );
  ADDHX1M U1_1_3 ( .A(A[3]), .B(carry[3]), .CO(carry[4]), .S(SUM[3]) );
  ADDHX1M U1_1_5 ( .A(A[5]), .B(carry[5]), .CO(carry[6]), .S(SUM[5]) );
  ADDHX1M U1_1_1 ( .A(A[1]), .B(A[0]), .CO(carry[2]), .S(SUM[1]) );
  CLKXOR2X2M U1 ( .A(carry[7]), .B(A[7]), .Y(SUM[7]) );
  CLKINVX1M U2 ( .A(A[0]), .Y(SUM[0]) );
endmodule


module clkdiv_1_DW01_inc_1 ( A, SUM );
  input [7:0] A;
  output [7:0] SUM;

  wire   [7:2] carry;

  ADDHX1M U1_1_6 ( .A(A[6]), .B(carry[6]), .CO(carry[7]), .S(SUM[6]) );
  ADDHX1M U1_1_4 ( .A(A[4]), .B(carry[4]), .CO(carry[5]), .S(SUM[4]) );
  ADDHX1M U1_1_3 ( .A(A[3]), .B(carry[3]), .CO(carry[4]), .S(SUM[3]) );
  ADDHX1M U1_1_5 ( .A(A[5]), .B(carry[5]), .CO(carry[6]), .S(SUM[5]) );
  ADDHX1M U1_1_1 ( .A(A[1]), .B(A[0]), .CO(carry[2]), .S(SUM[1]) );
  ADDHX1M U1_1_2 ( .A(A[2]), .B(carry[2]), .CO(carry[3]), .S(SUM[2]) );
  CLKXOR2X2M U1 ( .A(carry[7]), .B(A[7]), .Y(SUM[7]) );
  CLKINVX1M U2 ( .A(A[0]), .Y(SUM[0]) );
endmodule


module clkdiv_1 ( i_ref_clk, i_rst_n, i_clk_en, i_div_ratio, o_div_clk );
  input [7:0] i_div_ratio;
  input i_ref_clk, i_rst_n, i_clk_en;
  output o_div_clk;
  wire   N3, clk_reg, N19, N20, N21, N22, N23, N24, N25, N26, N41, N42, N43,
         N44, N45, N46, N47, N48, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11,
         n12, n13, n14, n15, n16, n17, n18, n19, n20, n21, n22, n23, n26, n27,
         n28, n29, n30, n31, n32, n33, n34, n35, n36, n37, n38, n39, n40, n41,
         n42, n43, n44, n45, n46, n47, n48, n49, n50, n51, n52, n53, n54, n55,
         n56, n57, n58, n59;
  wire   [7:0] counter;
  wire   [7:0] half_togg;
  wire   [7:0] half_togg_p1;

  clkdiv_1_DW01_inc_0 add_41 ( .A(counter), .SUM({N26, N25, N24, N23, N22, N21, 
        N20, N19}) );
  clkdiv_1_DW01_inc_1 add_59 ( .A(half_togg), .SUM(half_togg_p1) );
  DFFRQX2M clk_reg_reg ( .D(n58), .CK(i_ref_clk), .RN(i_rst_n), .Q(clk_reg) );
  DFFRQX2M \counter_reg[7]  ( .D(N48), .CK(i_ref_clk), .RN(i_rst_n), .Q(
        counter[7]) );
  DFFRQX2M \counter_reg[3]  ( .D(N44), .CK(i_ref_clk), .RN(i_rst_n), .Q(
        counter[3]) );
  DFFRQX2M \counter_reg[4]  ( .D(N45), .CK(i_ref_clk), .RN(i_rst_n), .Q(
        counter[4]) );
  DFFRQX2M \counter_reg[6]  ( .D(N47), .CK(i_ref_clk), .RN(i_rst_n), .Q(
        counter[6]) );
  DFFRQX2M \counter_reg[5]  ( .D(N46), .CK(i_ref_clk), .RN(i_rst_n), .Q(
        counter[5]) );
  DFFRQX2M \counter_reg[0]  ( .D(N41), .CK(i_ref_clk), .RN(i_rst_n), .Q(
        counter[0]) );
  DFFRQX2M \counter_reg[2]  ( .D(N43), .CK(i_ref_clk), .RN(i_rst_n), .Q(
        counter[2]) );
  DFFRQX2M \counter_reg[1]  ( .D(N42), .CK(i_ref_clk), .RN(i_rst_n), .Q(
        counter[1]) );
  DFFSQX2M toggle_reg ( .D(n59), .CK(i_ref_clk), .SN(i_rst_n), .Q(n57) );
  MX2X2M U3 ( .A(i_ref_clk), .B(clk_reg), .S0(N3), .Y(o_div_clk) );
  AND3X2M U4 ( .A(n10), .B(n11), .C(n7), .Y(n14) );
  OR2X2M U5 ( .A(i_div_ratio[2]), .B(i_div_ratio[1]), .Y(n1) );
  CLKINVX1M U6 ( .A(i_div_ratio[1]), .Y(half_togg[0]) );
  OAI2BB1X1M U7 ( .A0N(i_div_ratio[1]), .A1N(i_div_ratio[2]), .B0(n1), .Y(
        half_togg[1]) );
  OR2X1M U8 ( .A(n1), .B(i_div_ratio[3]), .Y(n2) );
  OAI2BB1X1M U9 ( .A0N(n1), .A1N(i_div_ratio[3]), .B0(n2), .Y(half_togg[2]) );
  OR2X1M U10 ( .A(n2), .B(i_div_ratio[4]), .Y(n3) );
  OAI2BB1X1M U11 ( .A0N(n2), .A1N(i_div_ratio[4]), .B0(n3), .Y(half_togg[3])
         );
  OR2X1M U12 ( .A(n3), .B(i_div_ratio[5]), .Y(n4) );
  OAI2BB1X1M U13 ( .A0N(n3), .A1N(i_div_ratio[5]), .B0(n4), .Y(half_togg[4])
         );
  XNOR2X1M U14 ( .A(i_div_ratio[6]), .B(n4), .Y(half_togg[5]) );
  NOR3X1M U15 ( .A(i_div_ratio[6]), .B(i_div_ratio[7]), .C(n4), .Y(
        half_togg[7]) );
  OAI21X1M U16 ( .A0(i_div_ratio[6]), .A1(n4), .B0(i_div_ratio[7]), .Y(n5) );
  NAND2BX1M U17 ( .AN(half_togg[7]), .B(n5), .Y(half_togg[6]) );
  CLKXOR2X2M U18 ( .A(clk_reg), .B(n6), .Y(n58) );
  NOR2X1M U19 ( .A(n7), .B(n8), .Y(n6) );
  NAND4X1M U20 ( .A(n9), .B(n10), .C(n11), .D(n12), .Y(n59) );
  MXI2X1M U21 ( .A(n13), .B(n14), .S0(n57), .Y(n9) );
  AND2X1M U22 ( .A(N26), .B(n14), .Y(N48) );
  AND2X1M U23 ( .A(N25), .B(n14), .Y(N47) );
  AND2X1M U24 ( .A(N24), .B(n14), .Y(N46) );
  AND2X1M U25 ( .A(N23), .B(n14), .Y(N45) );
  AND2X1M U26 ( .A(N22), .B(n14), .Y(N44) );
  AND2X1M U27 ( .A(N21), .B(n14), .Y(N43) );
  AND2X1M U28 ( .A(N20), .B(n14), .Y(N42) );
  AND2X1M U29 ( .A(N19), .B(n14), .Y(N41) );
  NOR2BX1M U30 ( .AN(n12), .B(n13), .Y(n7) );
  AND2X1M U31 ( .A(n15), .B(i_div_ratio[0]), .Y(n13) );
  MXI2X1M U32 ( .A(n16), .B(n17), .S0(n57), .Y(n15) );
  CLKNAND2X2M U33 ( .A(n18), .B(n19), .Y(n16) );
  NOR4X1M U34 ( .A(n20), .B(n21), .C(n22), .D(n23), .Y(n19) );
  CLKXOR2X2M U35 ( .A(half_togg_p1[3]), .B(counter[3]), .Y(n23) );
  CLKXOR2X2M U36 ( .A(half_togg_p1[2]), .B(counter[2]), .Y(n22) );
  CLKXOR2X2M U37 ( .A(half_togg_p1[1]), .B(counter[1]), .Y(n21) );
  CLKXOR2X2M U38 ( .A(half_togg_p1[0]), .B(counter[0]), .Y(n20) );
  NOR4X1M U39 ( .A(n26), .B(n27), .C(n28), .D(n29), .Y(n18) );
  CLKXOR2X2M U40 ( .A(half_togg_p1[7]), .B(counter[7]), .Y(n29) );
  CLKXOR2X2M U41 ( .A(half_togg_p1[6]), .B(counter[6]), .Y(n28) );
  CLKXOR2X2M U42 ( .A(half_togg_p1[5]), .B(counter[5]), .Y(n27) );
  CLKXOR2X2M U43 ( .A(half_togg_p1[4]), .B(counter[4]), .Y(n26) );
  OR2X1M U44 ( .A(n17), .B(i_div_ratio[0]), .Y(n12) );
  NAND4X1M U45 ( .A(n11), .B(n30), .C(n31), .D(n32), .Y(n17) );
  NOR4BX1M U46 ( .AN(n33), .B(n34), .C(n35), .D(n36), .Y(n32) );
  OAI22X1M U47 ( .A0(counter[1]), .A1(n37), .B0(counter[0]), .B1(
        i_div_ratio[1]), .Y(n34) );
  AOI2BB2XLM U48 ( .B0(half_togg[6]), .B1(n38), .A0N(n39), .A1N(counter[5]), 
        .Y(n31) );
  CLKNAND2X2M U49 ( .A(half_togg[2]), .B(n40), .Y(n30) );
  OA21X1M U50 ( .A0(half_togg[7]), .A1(n41), .B0(n42), .Y(n11) );
  OAI2B11X1M U51 ( .A1N(half_togg[6]), .A0(counter[6]), .B0(n43), .C0(n33), 
        .Y(n42) );
  CLKNAND2X2M U52 ( .A(half_togg[7]), .B(n41), .Y(n33) );
  OAI22X1M U53 ( .A0(n44), .A1(n45), .B0(half_togg[6]), .B1(n38), .Y(n43) );
  CLKINVX1M U54 ( .A(counter[6]), .Y(n38) );
  AOI221XLM U55 ( .A0(counter[5]), .A1(n39), .B0(counter[4]), .B1(n46), .C0(
        n47), .Y(n45) );
  NOR3X1M U56 ( .A(n36), .B(n48), .C(n35), .Y(n47) );
  NOR2X1M U57 ( .A(n46), .B(counter[4]), .Y(n35) );
  AOI221XLM U58 ( .A0(counter[3]), .A1(n49), .B0(counter[2]), .B1(n50), .C0(
        n51), .Y(n48) );
  AOI221XLM U59 ( .A0(half_togg[2]), .A1(n40), .B0(n52), .B1(n53), .C0(n54), 
        .Y(n51) );
  AOI2B1X1M U60 ( .A1N(n52), .A0(counter[1]), .B0(n37), .Y(n54) );
  CLKINVX1M U61 ( .A(half_togg[1]), .Y(n37) );
  CLKINVX1M U62 ( .A(counter[1]), .Y(n53) );
  CLKNAND2X2M U63 ( .A(counter[0]), .B(i_div_ratio[1]), .Y(n52) );
  CLKINVX1M U64 ( .A(counter[2]), .Y(n40) );
  CLKINVX1M U65 ( .A(half_togg[2]), .Y(n50) );
  NOR2X1M U66 ( .A(n49), .B(counter[3]), .Y(n36) );
  CLKINVX1M U67 ( .A(half_togg[3]), .Y(n49) );
  CLKINVX1M U68 ( .A(half_togg[4]), .Y(n46) );
  NOR2X1M U69 ( .A(counter[5]), .B(n39), .Y(n44) );
  CLKINVX1M U70 ( .A(half_togg[5]), .Y(n39) );
  CLKINVX1M U71 ( .A(counter[7]), .Y(n41) );
  CLKINVX1M U72 ( .A(n8), .Y(n10) );
  NOR2BX1M U73 ( .AN(i_rst_n), .B(n8), .Y(N3) );
  OAI2BB1X1M U74 ( .A0N(n55), .A1N(n56), .B0(i_clk_en), .Y(n8) );
  NOR4X1M U75 ( .A(i_div_ratio[7]), .B(i_div_ratio[6]), .C(i_div_ratio[5]), 
        .D(i_div_ratio[4]), .Y(n56) );
  NOR3X1M U76 ( .A(i_div_ratio[1]), .B(i_div_ratio[3]), .C(i_div_ratio[2]), 
        .Y(n55) );
endmodule


module FSM_tx ( Data_Valid, PAR_EN, ser_done, clk, rst_n, ser_en, mux_sel, 
        par_en, busy );
  output [1:0] mux_sel;
  input Data_Valid, PAR_EN, ser_done, clk, rst_n;
  output ser_en, par_en, busy;
  wire   n3, n4, n5, n6, n1, n2;
  wire   [2:0] current_state;
  wire   [2:0] next_state;

  DFFRQX2M \current_state_reg[2]  ( .D(next_state[2]), .CK(clk), .RN(rst_n), 
        .Q(current_state[2]) );
  DFFRQX2M \current_state_reg[0]  ( .D(next_state[0]), .CK(clk), .RN(rst_n), 
        .Q(current_state[0]) );
  DFFRQX2M \current_state_reg[1]  ( .D(next_state[1]), .CK(clk), .RN(rst_n), 
        .Q(current_state[1]) );
  INVX2M U3 ( .A(mux_sel[0]), .Y(ser_en) );
  NOR2X2M U4 ( .A(n1), .B(mux_sel[0]), .Y(n4) );
  OAI21X2M U5 ( .A0(n1), .A1(n2), .B0(mux_sel[0]), .Y(busy) );
  NAND2X2M U6 ( .A(n3), .B(mux_sel[0]), .Y(next_state[1]) );
  INVX2M U7 ( .A(n3), .Y(mux_sel[1]) );
  NAND2X2M U8 ( .A(current_state[0]), .B(n2), .Y(mux_sel[0]) );
  NAND2X2M U9 ( .A(current_state[1]), .B(current_state[0]), .Y(n3) );
  INVX2M U10 ( .A(current_state[2]), .Y(n2) );
  NAND2X2M U11 ( .A(n5), .B(n6), .Y(next_state[0]) );
  OAI2B1X2M U12 ( .A1N(ser_done), .A0(PAR_EN), .B0(n4), .Y(n6) );
  OAI21X2M U13 ( .A0(Data_Valid), .A1(current_state[0]), .B0(par_en), .Y(n5)
         );
  NOR2X2M U14 ( .A(current_state[1]), .B(current_state[2]), .Y(par_en) );
  OAI2BB2X1M U15 ( .B0(n3), .B1(n2), .A0N(n4), .A1N(ser_done), .Y(
        next_state[2]) );
  INVX2M U16 ( .A(current_state[1]), .Y(n1) );
endmodule


module Parity_Calc ( P_DATA, Data_Valid, PAR_TYP, par_en, clk, PAR_bit );
  input [7:0] P_DATA;
  input Data_Valid, PAR_TYP, par_en, clk;
  output PAR_bit;
  wire   N3, N6, n1, n2, n3, n4;

  EDFFHQX2M PAR_bit_reg ( .D(N6), .E(N3), .CK(clk), .Q(PAR_bit) );
  XNOR2X2M U2 ( .A(P_DATA[7]), .B(P_DATA[6]), .Y(n4) );
  AND2X2M U3 ( .A(par_en), .B(Data_Valid), .Y(N3) );
  XOR3XLM U4 ( .A(PAR_TYP), .B(n1), .C(n2), .Y(N6) );
  XOR3XLM U5 ( .A(P_DATA[1]), .B(P_DATA[0]), .C(n3), .Y(n2) );
  XOR3XLM U6 ( .A(P_DATA[5]), .B(P_DATA[4]), .C(n4), .Y(n1) );
  XNOR2X2M U7 ( .A(P_DATA[3]), .B(P_DATA[2]), .Y(n3) );
endmodule


module MUX ( mux_sel, ser_data, PAR_bit, TX_OUT );
  input [1:0] mux_sel;
  input ser_data, PAR_bit;
  output TX_OUT;
  wire   n2, n3, n1;

  INVX2M U3 ( .A(mux_sel[0]), .Y(n1) );
  OAI21X4M U4 ( .A0(n2), .A1(n1), .B0(n3), .Y(TX_OUT) );
  NAND3X2M U5 ( .A(mux_sel[1]), .B(n1), .C(ser_data), .Y(n3) );
  NOR2BX2M U6 ( .AN(mux_sel[1]), .B(PAR_bit), .Y(n2) );
endmodule


module serializer ( P_DATA, ser_en, clk, rst_n, ser_done, ser_data );
  input [7:0] P_DATA;
  input ser_en, clk, rst_n;
  output ser_done, ser_data;
  wire   N5, N6, N7, N20, N41, n14, n15, n16, n18, n19, n20, n21, n22, n23,
         n24, n25, n26, n27, n28, n29, n30, n31, n32, n33, n1, n2, n3, n4, n5,
         n6, n7, n8;
  wire   [7:0] Register;

  DFFRQX2M ser_done_reg ( .D(N41), .CK(clk), .RN(rst_n), .Q(ser_done) );
  DFFRQX2M \Register_reg[5]  ( .D(n25), .CK(clk), .RN(rst_n), .Q(Register[5])
         );
  DFFRQX2M \Register_reg[1]  ( .D(n29), .CK(clk), .RN(rst_n), .Q(Register[1])
         );
  DFFRQX2M \Register_reg[7]  ( .D(n23), .CK(clk), .RN(rst_n), .Q(Register[7])
         );
  DFFRQX2M \Register_reg[3]  ( .D(n27), .CK(clk), .RN(rst_n), .Q(Register[3])
         );
  DFFRQX2M \Register_reg[6]  ( .D(n24), .CK(clk), .RN(rst_n), .Q(Register[6])
         );
  DFFRQX2M \Register_reg[2]  ( .D(n28), .CK(clk), .RN(rst_n), .Q(Register[2])
         );
  DFFRQX2M \Register_reg[4]  ( .D(n26), .CK(clk), .RN(rst_n), .Q(Register[4])
         );
  DFFRQX2M \Register_reg[0]  ( .D(n30), .CK(clk), .RN(rst_n), .Q(Register[0])
         );
  DFFRQX2M \Counter_reg[1]  ( .D(n32), .CK(clk), .RN(rst_n), .Q(N6) );
  DFFRQX2M \Counter_reg[2]  ( .D(n31), .CK(clk), .RN(rst_n), .Q(N7) );
  DFFRQX2M \Counter_reg[0]  ( .D(n33), .CK(clk), .RN(rst_n), .Q(N5) );
  DFFSQX2M ser_data_reg ( .D(n22), .CK(clk), .SN(rst_n), .Q(ser_data) );
  INVX2M U3 ( .A(n16), .Y(n3) );
  NAND2X2M U4 ( .A(ser_en), .B(n4), .Y(n16) );
  INVX2M U5 ( .A(n15), .Y(n4) );
  INVX2M U6 ( .A(n19), .Y(n5) );
  NOR2X2M U7 ( .A(n8), .B(n6), .Y(n18) );
  NAND3X2M U8 ( .A(n8), .B(n7), .C(n6), .Y(n15) );
  NAND2X2M U9 ( .A(n21), .B(ser_en), .Y(n19) );
  OAI2BB2X1M U10 ( .B0(n19), .B1(n7), .A0N(n18), .A1N(n5), .Y(n31) );
  NOR2BX2M U11 ( .AN(ser_en), .B(n21), .Y(N41) );
  OAI32X1M U12 ( .A0(n19), .A1(N6), .A2(n6), .B0(n20), .B1(n8), .Y(n32) );
  NAND2X2M U13 ( .A(n5), .B(n6), .Y(n20) );
  NAND2X2M U14 ( .A(n18), .B(N7), .Y(n21) );
  INVX2M U15 ( .A(N5), .Y(n6) );
  MX4X1M U16 ( .A(Register[0]), .B(Register[1]), .C(Register[2]), .D(
        Register[3]), .S0(N5), .S1(N6), .Y(n2) );
  INVX2M U17 ( .A(N6), .Y(n8) );
  INVX2M U18 ( .A(N7), .Y(n7) );
  NAND2X2M U19 ( .A(ser_en), .B(n14), .Y(n22) );
  MXI2X1M U20 ( .A(P_DATA[0]), .B(N20), .S0(n15), .Y(n14) );
  MX2X2M U21 ( .A(n2), .B(n1), .S0(N7), .Y(N20) );
  MX4X1M U22 ( .A(Register[4]), .B(Register[5]), .C(Register[6]), .D(
        Register[7]), .S0(N5), .S1(N6), .Y(n1) );
  AO22X1M U23 ( .A0(P_DATA[0]), .A1(n3), .B0(Register[0]), .B1(n16), .Y(n30)
         );
  AO22X1M U24 ( .A0(P_DATA[1]), .A1(n3), .B0(Register[1]), .B1(n16), .Y(n29)
         );
  AO22X1M U25 ( .A0(P_DATA[2]), .A1(n3), .B0(Register[2]), .B1(n16), .Y(n28)
         );
  AO22X1M U26 ( .A0(P_DATA[3]), .A1(n3), .B0(Register[3]), .B1(n16), .Y(n27)
         );
  AO22X1M U27 ( .A0(P_DATA[4]), .A1(n3), .B0(Register[4]), .B1(n16), .Y(n26)
         );
  AO22X1M U28 ( .A0(P_DATA[5]), .A1(n3), .B0(Register[5]), .B1(n16), .Y(n25)
         );
  AO22X1M U29 ( .A0(P_DATA[6]), .A1(n3), .B0(Register[6]), .B1(n16), .Y(n24)
         );
  AO22X1M U30 ( .A0(P_DATA[7]), .A1(n3), .B0(Register[7]), .B1(n16), .Y(n23)
         );
  NOR2X2M U31 ( .A(N5), .B(n19), .Y(n33) );
endmodule


module UART_tx ( P_DATA, Data_Valid, clk, rst_n, PAR_TYP, PAR_EN, TX_OUT, busy
 );
  input [7:0] P_DATA;
  input Data_Valid, clk, rst_n, PAR_TYP, PAR_EN;
  output TX_OUT, busy;
  wire   ser_done, ser_en, par_en, PAR_bit, ser_data;
  wire   [1:0] mux_sel;

  FSM_tx fsm_dut ( .Data_Valid(Data_Valid), .PAR_EN(PAR_EN), .ser_done(
        ser_done), .clk(clk), .rst_n(rst_n), .ser_en(ser_en), .mux_sel(mux_sel), .par_en(par_en), .busy(busy) );
  Parity_Calc parity_dut ( .P_DATA(P_DATA), .Data_Valid(Data_Valid), .PAR_TYP(
        PAR_TYP), .par_en(par_en), .clk(clk), .PAR_bit(PAR_bit) );
  MUX mux_dut ( .mux_sel(mux_sel), .ser_data(ser_data), .PAR_bit(PAR_bit), 
        .TX_OUT(TX_OUT) );
  serializer serializer_dut ( .P_DATA(P_DATA), .ser_en(ser_en), .clk(clk), 
        .rst_n(rst_n), .ser_done(ser_done), .ser_data(ser_data) );
endmodule


module data_sampling ( dat_samp_en, edge_cnt, prescale, RX_IN, clk, rst_n, 
        sampled_bit );
  input [4:0] edge_cnt;
  input [5:0] prescale;
  input dat_samp_en, RX_IN, clk, rst_n;
  output sampled_bit;
  wire   N12, N13, N14, N15, N16, N18, N19, N20, N21, N22, N23, N24, N25, N26,
         n30, n31, n32, n33, n34, n35, n36, n37, n38, n39, n40, n41, n42, n43,
         \sub_20/carry[4] , \sub_20/carry[3] , n1, n2, n3, n4, n5, n6, n7, n8,
         n9, n10, n11, n12, n13, n14, n15, n16, n17, n18, n19, n20, n21, n22,
         n23, n24, n25, n26, n27, n28, n29, n44, n45, n46, n47, n48, n49, n50,
         n51;
  wire   [1:0] counter;
  wire   [1:0] data;
  assign N12 = prescale[1];

  DFFRQX2M \data_reg[1]  ( .D(n44), .CK(clk), .RN(rst_n), .Q(data[1]) );
  DFFRQX2M \counter_reg[1]  ( .D(n42), .CK(clk), .RN(rst_n), .Q(counter[1]) );
  DFFRQX2M \data_reg[0]  ( .D(n41), .CK(clk), .RN(rst_n), .Q(data[0]) );
  DFFRQX2M \counter_reg[0]  ( .D(n43), .CK(clk), .RN(rst_n), .Q(counter[0]) );
  DFFRQX2M sampled_bit_reg ( .D(n40), .CK(clk), .RN(rst_n), .Q(sampled_bit) );
  NOR2X2M U3 ( .A(prescale[5]), .B(\sub_20/carry[4] ), .Y(n1) );
  NAND3X2M U4 ( .A(dat_samp_en), .B(n48), .C(n36), .Y(n38) );
  INVX2M U5 ( .A(dat_samp_en), .Y(n46) );
  INVX2M U6 ( .A(RX_IN), .Y(n51) );
  NOR3X2M U7 ( .A(N26), .B(N25), .C(N18), .Y(n36) );
  OAI22X1M U8 ( .A0(n49), .A1(n38), .B0(n47), .B1(n39), .Y(n42) );
  NAND3X2M U9 ( .A(n38), .B(n49), .C(dat_samp_en), .Y(n39) );
  INVX2M U10 ( .A(n31), .Y(n48) );
  OAI32X1M U11 ( .A0(n46), .A1(n29), .A2(n51), .B0(n50), .B1(n37), .Y(n41) );
  INVX2M U12 ( .A(n37), .Y(n29) );
  OAI31X1M U13 ( .A0(n36), .A1(counter[1]), .A2(counter[0]), .B0(dat_samp_en), 
        .Y(n37) );
  NOR2X2M U14 ( .A(n30), .B(n46), .Y(n40) );
  AOI22X1M U15 ( .A0(n31), .A1(n32), .B0(sampled_bit), .B1(n48), .Y(n30) );
  OAI21X2M U16 ( .A0(n51), .A1(n50), .B0(n33), .Y(n32) );
  OAI21X2M U17 ( .A0(RX_IN), .A1(data[0]), .B0(data[1]), .Y(n33) );
  INVX2M U18 ( .A(n34), .Y(n44) );
  AOI32X1M U19 ( .A0(dat_samp_en), .A1(n35), .A2(RX_IN), .B0(data[1]), .B1(n45), .Y(n34) );
  INVX2M U20 ( .A(n35), .Y(n45) );
  OAI31X1M U21 ( .A0(n47), .A1(counter[1]), .A2(n36), .B0(dat_samp_en), .Y(n35) );
  OAI22X1M U22 ( .A0(n47), .A1(n38), .B0(counter[0]), .B1(n39), .Y(n43) );
  NOR2X2M U23 ( .A(n49), .B(counter[0]), .Y(n31) );
  INVX2M U24 ( .A(counter[1]), .Y(n49) );
  INVX2M U25 ( .A(counter[0]), .Y(n47) );
  INVX2M U26 ( .A(data[0]), .Y(n50) );
  OR2X2M U27 ( .A(prescale[2]), .B(N12), .Y(n2) );
  INVX2M U28 ( .A(prescale[2]), .Y(N13) );
  XNOR2X1M U29 ( .A(\sub_20/carry[4] ), .B(prescale[5]), .Y(N16) );
  OR2X1M U30 ( .A(prescale[4]), .B(\sub_20/carry[3] ), .Y(\sub_20/carry[4] )
         );
  XNOR2X1M U31 ( .A(\sub_20/carry[3] ), .B(prescale[4]), .Y(N15) );
  OR2X1M U32 ( .A(prescale[3]), .B(prescale[2]), .Y(\sub_20/carry[3] ) );
  XNOR2X1M U33 ( .A(prescale[2]), .B(prescale[3]), .Y(N14) );
  CLKINVX1M U34 ( .A(N12), .Y(N19) );
  OAI2BB1X1M U35 ( .A0N(N12), .A1N(prescale[2]), .B0(n2), .Y(N20) );
  OR2X1M U36 ( .A(n2), .B(prescale[3]), .Y(n3) );
  OAI2BB1X1M U37 ( .A0N(n2), .A1N(prescale[3]), .B0(n3), .Y(N21) );
  XNOR2X1M U38 ( .A(prescale[4]), .B(n3), .Y(N22) );
  NOR3X1M U39 ( .A(prescale[4]), .B(prescale[5]), .C(n3), .Y(N24) );
  OAI21X1M U40 ( .A0(prescale[4]), .A1(n3), .B0(prescale[5]), .Y(n4) );
  NAND2BX1M U41 ( .AN(N24), .B(n4), .Y(N23) );
  NOR2BX1M U42 ( .AN(N12), .B(edge_cnt[0]), .Y(n5) );
  OAI2B2X1M U43 ( .A1N(edge_cnt[1]), .A0(n5), .B0(N13), .B1(n5), .Y(n8) );
  NOR2BX1M U44 ( .AN(edge_cnt[0]), .B(N12), .Y(n6) );
  OAI2B2X1M U45 ( .A1N(N13), .A0(n6), .B0(edge_cnt[1]), .B1(n6), .Y(n7) );
  NAND3BX1M U46 ( .AN(n1), .B(n8), .C(n7), .Y(n12) );
  CLKXOR2X2M U47 ( .A(N16), .B(edge_cnt[4]), .Y(n11) );
  CLKXOR2X2M U48 ( .A(N14), .B(edge_cnt[2]), .Y(n10) );
  CLKXOR2X2M U49 ( .A(N15), .B(edge_cnt[3]), .Y(n9) );
  NOR4X1M U50 ( .A(n12), .B(n11), .C(n10), .D(n9), .Y(N18) );
  NOR2BX1M U51 ( .AN(N19), .B(edge_cnt[0]), .Y(n13) );
  OAI2B2X1M U52 ( .A1N(edge_cnt[1]), .A0(n13), .B0(N20), .B1(n13), .Y(n16) );
  NOR2BX1M U53 ( .AN(edge_cnt[0]), .B(N19), .Y(n14) );
  OAI2B2X1M U54 ( .A1N(N20), .A0(n14), .B0(edge_cnt[1]), .B1(n14), .Y(n15) );
  NAND3BX1M U55 ( .AN(N24), .B(n16), .C(n15), .Y(n20) );
  CLKXOR2X2M U56 ( .A(N23), .B(edge_cnt[4]), .Y(n19) );
  CLKXOR2X2M U57 ( .A(N21), .B(edge_cnt[2]), .Y(n18) );
  CLKXOR2X2M U58 ( .A(N22), .B(edge_cnt[3]), .Y(n17) );
  NOR4X1M U59 ( .A(n20), .B(n19), .C(n18), .D(n17), .Y(N25) );
  CLKXOR2X2M U60 ( .A(prescale[3]), .B(edge_cnt[2]), .Y(n28) );
  NOR2BX1M U61 ( .AN(N12), .B(edge_cnt[0]), .Y(n21) );
  OAI2B2X1M U62 ( .A1N(edge_cnt[1]), .A0(n21), .B0(prescale[2]), .B1(n21), .Y(
        n24) );
  NOR2BX1M U63 ( .AN(edge_cnt[0]), .B(N12), .Y(n22) );
  OAI2B2X1M U64 ( .A1N(prescale[2]), .A0(n22), .B0(edge_cnt[1]), .B1(n22), .Y(
        n23) );
  CLKNAND2X2M U65 ( .A(n24), .B(n23), .Y(n27) );
  CLKXOR2X2M U66 ( .A(prescale[4]), .B(edge_cnt[3]), .Y(n26) );
  CLKXOR2X2M U67 ( .A(prescale[5]), .B(edge_cnt[4]), .Y(n25) );
  NOR4X1M U68 ( .A(n28), .B(n27), .C(n26), .D(n25), .Y(N26) );
endmodule


module edge_bit_counter ( enable, prescale, clk, rst_n, start_frame, bit_cnt, 
        edge_cnt );
  input [5:0] prescale;
  output [3:0] bit_cnt;
  output [4:0] edge_cnt;
  input enable, clk, rst_n, start_frame;
  wire   N7, N8, N9, N10, N11, N12, N13, N14, N20, N21, N22, N23, N24, N35,
         N36, N37, N38, N39, n10, n11, n12, n13, n14, n15, n16, n17, n18, n19,
         n20, \add_25/carry[4] , \add_25/carry[3] , \add_25/carry[2] , n1, n2,
         n3, n4, n5, n6, n7, n8, n9, n21, n22, n23, n24, n25, n26, n27, n28;

  DFFRQX2M \bit_cnt_reg[3]  ( .D(n17), .CK(clk), .RN(rst_n), .Q(bit_cnt[3]) );
  DFFRQX2M \bit_cnt_reg[2]  ( .D(n18), .CK(clk), .RN(rst_n), .Q(bit_cnt[2]) );
  DFFRQX2M \bit_cnt_reg[1]  ( .D(n19), .CK(clk), .RN(rst_n), .Q(bit_cnt[1]) );
  DFFRQX2M \bit_cnt_reg[0]  ( .D(n20), .CK(clk), .RN(rst_n), .Q(bit_cnt[0]) );
  DFFRQX2M \edge_cnt_reg[4]  ( .D(N39), .CK(clk), .RN(rst_n), .Q(edge_cnt[4])
         );
  DFFRQX2M \edge_cnt_reg[3]  ( .D(N38), .CK(clk), .RN(rst_n), .Q(edge_cnt[3])
         );
  DFFRQX2M \edge_cnt_reg[2]  ( .D(N37), .CK(clk), .RN(rst_n), .Q(edge_cnt[2])
         );
  DFFRQX2M \edge_cnt_reg[0]  ( .D(N35), .CK(clk), .RN(rst_n), .Q(edge_cnt[0])
         );
  DFFRQX2M \edge_cnt_reg[1]  ( .D(N36), .CK(clk), .RN(rst_n), .Q(edge_cnt[1])
         );
  INVX2M U3 ( .A(n16), .Y(n24) );
  NOR2X2M U4 ( .A(n25), .B(N14), .Y(n16) );
  AOI21X2M U5 ( .A0(n26), .A1(n15), .B0(n16), .Y(n14) );
  INVX2M U6 ( .A(n15), .Y(n25) );
  AND2X2M U7 ( .A(N21), .B(n16), .Y(N36) );
  AND2X2M U8 ( .A(N22), .B(n16), .Y(N37) );
  AND2X2M U9 ( .A(N23), .B(n16), .Y(N38) );
  OAI32X1M U10 ( .A0(n25), .A1(bit_cnt[0]), .A2(n16), .B0(n26), .B1(n24), .Y(
        n20) );
  OAI32X1M U11 ( .A0(n12), .A1(bit_cnt[2]), .A2(n27), .B0(n13), .B1(n28), .Y(
        n18) );
  INVX2M U12 ( .A(bit_cnt[2]), .Y(n28) );
  OA21X2M U13 ( .A0(n25), .A1(bit_cnt[1]), .B0(n14), .Y(n13) );
  NOR2BX2M U14 ( .AN(enable), .B(start_frame), .Y(n15) );
  OAI22X1M U15 ( .A0(n14), .A1(n27), .B0(bit_cnt[1]), .B1(n12), .Y(n19) );
  NAND3X2M U16 ( .A(bit_cnt[0]), .B(n24), .C(n15), .Y(n12) );
  NOR2X2M U17 ( .A(n10), .B(n25), .Y(n17) );
  CLKXOR2X2M U18 ( .A(n11), .B(bit_cnt[3]), .Y(n10) );
  NAND4X2M U19 ( .A(bit_cnt[2]), .B(N14), .C(bit_cnt[1]), .D(bit_cnt[0]), .Y(
        n11) );
  AND2X2M U20 ( .A(N24), .B(n16), .Y(N39) );
  AND2X2M U21 ( .A(N20), .B(n16), .Y(N35) );
  INVX2M U22 ( .A(bit_cnt[0]), .Y(n26) );
  INVX2M U23 ( .A(bit_cnt[1]), .Y(n27) );
  ADDHX1M U24 ( .A(edge_cnt[1]), .B(edge_cnt[0]), .CO(\add_25/carry[2] ), .S(
        N21) );
  ADDHX1M U25 ( .A(edge_cnt[2]), .B(\add_25/carry[2] ), .CO(\add_25/carry[3] ), 
        .S(N22) );
  ADDHX1M U26 ( .A(edge_cnt[3]), .B(\add_25/carry[3] ), .CO(\add_25/carry[4] ), 
        .S(N23) );
  OR2X2M U27 ( .A(prescale[1]), .B(prescale[0]), .Y(n1) );
  CLKINVX1M U28 ( .A(prescale[0]), .Y(N7) );
  OAI2BB1X1M U29 ( .A0N(prescale[0]), .A1N(prescale[1]), .B0(n1), .Y(N8) );
  OR2X1M U30 ( .A(n1), .B(prescale[2]), .Y(n2) );
  OAI2BB1X1M U31 ( .A0N(n1), .A1N(prescale[2]), .B0(n2), .Y(N9) );
  OR2X1M U32 ( .A(n2), .B(prescale[3]), .Y(n3) );
  OAI2BB1X1M U33 ( .A0N(n2), .A1N(prescale[3]), .B0(n3), .Y(N10) );
  OR2X1M U34 ( .A(n3), .B(prescale[4]), .Y(n4) );
  OAI2BB1X1M U35 ( .A0N(n3), .A1N(prescale[4]), .B0(n4), .Y(N11) );
  NOR2X1M U36 ( .A(n4), .B(prescale[5]), .Y(N13) );
  AO21XLM U37 ( .A0(n4), .A1(prescale[5]), .B0(N13), .Y(N12) );
  CLKINVX1M U38 ( .A(edge_cnt[0]), .Y(N20) );
  CLKXOR2X2M U39 ( .A(\add_25/carry[4] ), .B(edge_cnt[4]), .Y(N24) );
  NOR2BX1M U40 ( .AN(edge_cnt[0]), .B(N7), .Y(n5) );
  OAI2B2X1M U41 ( .A1N(N8), .A0(n5), .B0(edge_cnt[1]), .B1(n5), .Y(n8) );
  NOR2BX1M U42 ( .AN(N7), .B(edge_cnt[0]), .Y(n6) );
  OAI2B2X1M U43 ( .A1N(edge_cnt[1]), .A0(n6), .B0(N8), .B1(n6), .Y(n7) );
  NAND4BBX1M U44 ( .AN(N13), .BN(N12), .C(n8), .D(n7), .Y(n23) );
  CLKXOR2X2M U45 ( .A(N11), .B(edge_cnt[4]), .Y(n22) );
  CLKXOR2X2M U46 ( .A(N9), .B(edge_cnt[2]), .Y(n21) );
  CLKXOR2X2M U47 ( .A(N10), .B(edge_cnt[3]), .Y(n9) );
  NOR4X1M U48 ( .A(n23), .B(n22), .C(n21), .D(n9), .Y(N14) );
endmodule


module deserializer ( deser_en, sampled_bit, clk, rst_n, error_happened, 
        P_DATA );
  output [7:0] P_DATA;
  input deser_en, sampled_bit, clk, rst_n, error_happened;
  wire   n7, n8, n9, n10, n11, n12, n13, n14, n15, n16, n17, n18, n19, n20,
         n21, n22, n23, n24, n25, n26, n27, n28, n29, n30, n31, n32, n33, n34,
         n1, n2, n3, n4, n5, n6;
  wire   [2:0] counter;

  DFFRQX2M \P_DATA_reg[5]  ( .D(n26), .CK(clk), .RN(rst_n), .Q(P_DATA[5]) );
  DFFRQX2M \P_DATA_reg[1]  ( .D(n30), .CK(clk), .RN(rst_n), .Q(P_DATA[1]) );
  DFFRQX2M \P_DATA_reg[0]  ( .D(n31), .CK(clk), .RN(rst_n), .Q(P_DATA[0]) );
  DFFRQX2M \P_DATA_reg[4]  ( .D(n27), .CK(clk), .RN(rst_n), .Q(P_DATA[4]) );
  DFFRQX2M \P_DATA_reg[3]  ( .D(n28), .CK(clk), .RN(rst_n), .Q(P_DATA[3]) );
  DFFRQX2M \P_DATA_reg[6]  ( .D(n25), .CK(clk), .RN(rst_n), .Q(P_DATA[6]) );
  DFFRQX2M \P_DATA_reg[2]  ( .D(n29), .CK(clk), .RN(rst_n), .Q(P_DATA[2]) );
  DFFRQX2M \counter_reg[1]  ( .D(n33), .CK(clk), .RN(rst_n), .Q(counter[1]) );
  DFFRQX2M \P_DATA_reg[7]  ( .D(n24), .CK(clk), .RN(rst_n), .Q(P_DATA[7]) );
  DFFRQX2M \counter_reg[2]  ( .D(n32), .CK(clk), .RN(rst_n), .Q(counter[2]) );
  DFFRQX2M \counter_reg[0]  ( .D(n34), .CK(clk), .RN(rst_n), .Q(counter[0]) );
  NAND2X2M U3 ( .A(n2), .B(n22), .Y(n23) );
  INVX2M U4 ( .A(n22), .Y(n1) );
  NAND2X2M U5 ( .A(deser_en), .B(n2), .Y(n22) );
  NOR2BX2M U6 ( .AN(n23), .B(n12), .Y(n20) );
  OAI21BX1M U7 ( .A0(n23), .A1(n4), .B0N(n12), .Y(n34) );
  OAI21X2M U8 ( .A0(n20), .A1(n5), .B0(n14), .Y(n33) );
  INVX2M U9 ( .A(error_happened), .Y(n2) );
  NOR2X2M U10 ( .A(n5), .B(n4), .Y(n10) );
  OAI31X1M U11 ( .A0(n6), .A1(n3), .A2(n7), .B0(n8), .Y(n24) );
  INVX2M U12 ( .A(n10), .Y(n3) );
  NAND2X2M U13 ( .A(n9), .B(P_DATA[7]), .Y(n8) );
  AOI31X2M U14 ( .A0(n10), .A1(deser_en), .A2(counter[2]), .B0(error_happened), 
        .Y(n9) );
  NOR2X2M U15 ( .A(n22), .B(counter[0]), .Y(n12) );
  NAND2X2M U16 ( .A(sampled_bit), .B(n1), .Y(n7) );
  OAI22X1M U17 ( .A0(n20), .A1(n6), .B0(n21), .B1(n22), .Y(n32) );
  AOI22X1M U18 ( .A0(n10), .A1(n6), .B0(counter[2]), .B1(n5), .Y(n21) );
  OAI2BB2X1M U19 ( .B0(n17), .B1(n7), .A0N(P_DATA[2]), .A1N(n17), .Y(n29) );
  AOI31X2M U20 ( .A0(n12), .A1(n6), .A2(counter[1]), .B0(error_happened), .Y(
        n17) );
  OAI2BB2X1M U21 ( .B0(n11), .B1(n7), .A0N(P_DATA[6]), .A1N(n11), .Y(n25) );
  AOI31X2M U22 ( .A0(n12), .A1(counter[1]), .A2(counter[2]), .B0(
        error_happened), .Y(n11) );
  OAI2BB2X1M U23 ( .B0(n15), .B1(n7), .A0N(P_DATA[4]), .A1N(n15), .Y(n27) );
  AOI31X2M U24 ( .A0(n12), .A1(n5), .A2(counter[2]), .B0(error_happened), .Y(
        n15) );
  OAI2BB2X1M U25 ( .B0(n19), .B1(n7), .A0N(P_DATA[0]), .A1N(n19), .Y(n31) );
  AOI31X2M U26 ( .A0(n12), .A1(n6), .A2(n5), .B0(error_happened), .Y(n19) );
  OAI2BB2X1M U27 ( .B0(n16), .B1(n7), .A0N(P_DATA[3]), .A1N(n16), .Y(n28) );
  AOI31X2M U28 ( .A0(n10), .A1(n6), .A2(n1), .B0(error_happened), .Y(n16) );
  OAI2BB2X1M U29 ( .B0(n18), .B1(n7), .A0N(P_DATA[1]), .A1N(n18), .Y(n30) );
  AOI2B1X1M U30 ( .A1N(n14), .A0(n6), .B0(error_happened), .Y(n18) );
  OAI2BB2X1M U31 ( .B0(n13), .B1(n7), .A0N(P_DATA[5]), .A1N(n13), .Y(n26) );
  AOI2B1X1M U32 ( .A1N(n14), .A0(counter[2]), .B0(error_happened), .Y(n13) );
  NAND3X2M U33 ( .A(n1), .B(n5), .C(counter[0]), .Y(n14) );
  INVX2M U34 ( .A(counter[1]), .Y(n5) );
  INVX2M U35 ( .A(counter[2]), .Y(n6) );
  INVX2M U36 ( .A(counter[0]), .Y(n4) );
endmodule


module parity_check ( par_chk_en, PAR_TYP, clk, rst_n, P_DATA, sampled_bit, 
        PAR_EN, par_err );
  input [7:0] P_DATA;
  input par_chk_en, PAR_TYP, clk, rst_n, sampled_bit, PAR_EN;
  output par_err;
  wire   n2, n3, n4, n5, n6, n7, n8, n9, n1;

  DFFRQX2M par_err_reg ( .D(n9), .CK(clk), .RN(rst_n), .Q(par_err) );
  XOR3XLM U3 ( .A(P_DATA[1]), .B(P_DATA[0]), .C(n7), .Y(n6) );
  XNOR2X2M U4 ( .A(P_DATA[3]), .B(P_DATA[2]), .Y(n7) );
  XOR3XLM U5 ( .A(P_DATA[5]), .B(P_DATA[4]), .C(n8), .Y(n5) );
  XNOR2X2M U6 ( .A(P_DATA[7]), .B(P_DATA[6]), .Y(n8) );
  NOR2BX2M U7 ( .AN(PAR_EN), .B(n2), .Y(n9) );
  AOI22X1M U8 ( .A0(par_chk_en), .A1(n3), .B0(par_err), .B1(n1), .Y(n2) );
  INVX2M U9 ( .A(par_chk_en), .Y(n1) );
  XOR3XLM U10 ( .A(n4), .B(n5), .C(n6), .Y(n3) );
  CLKXOR2X2M U11 ( .A(sampled_bit), .B(PAR_TYP), .Y(n4) );
endmodule


module start_check ( strt_chk_en, sampled_bit, clk, rst_n, strt_glitch );
  input strt_chk_en, sampled_bit, clk, rst_n;
  output strt_glitch;
  wire   n1;

  DFFRQX2M strt_glitch_reg ( .D(n1), .CK(clk), .RN(rst_n), .Q(strt_glitch) );
  AO2B2X2M U2 ( .B0(strt_chk_en), .B1(sampled_bit), .A0(strt_glitch), .A1N(
        strt_chk_en), .Y(n1) );
endmodule


module stop_check ( stp_chk_en, clk, rst_n, sampled_bit, stp_err );
  input stp_chk_en, clk, rst_n, sampled_bit;
  output stp_err;
  wire   n2, n1;

  DFFRQX2M stp_err_reg ( .D(n2), .CK(clk), .RN(rst_n), .Q(stp_err) );
  OAI2BB2X1M U2 ( .B0(sampled_bit), .B1(n1), .A0N(stp_err), .A1N(n1), .Y(n2)
         );
  INVX2M U3 ( .A(stp_chk_en), .Y(n1) );
endmodule


module FSM ( RX_IN, bit_cnt, edge_cnt, PAR_EN, par_err, strt_glitch, stp_err, 
        clk, rst_n, prescale, dat_samp_en, enable, deser_en, data_valid, 
        par_chk_en, strt_chk_en, stp_chk_en, error_happened, start_frame );
  input [3:0] bit_cnt;
  input [4:0] edge_cnt;
  input [5:0] prescale;
  input RX_IN, PAR_EN, par_err, strt_glitch, stp_err, clk, rst_n;
  output dat_samp_en, enable, deser_en, data_valid, par_chk_en, strt_chk_en,
         stp_chk_en, error_happened, start_frame;
  wire   N19, N20, N21, N22, N23, N24, N25, last_edge, N27, n11, n12, n13, n14,
         n15, n16, n17, n18, n19, n20, n21, n22, n23, n24, n1, n2, n3, n4, n5,
         n6, n7, n8, n9, n10, n25, n26, n27, n28, n29, n30, n31, n32;
  wire   [2:0] current_state;
  wire   [2:0] next_state;

  DFFRQX2M start_frame_reg ( .D(N27), .CK(clk), .RN(rst_n), .Q(start_frame) );
  DFFRQX2M \current_state_reg[2]  ( .D(next_state[2]), .CK(clk), .RN(rst_n), 
        .Q(current_state[2]) );
  DFFRQX2M \current_state_reg[1]  ( .D(next_state[1]), .CK(clk), .RN(rst_n), 
        .Q(current_state[1]) );
  DFFRQX2M \current_state_reg[0]  ( .D(n28), .CK(clk), .RN(rst_n), .Q(
        current_state[0]) );
  NOR3BX2M U3 ( .AN(current_state[1]), .B(current_state[0]), .C(n30), .Y(
        stp_chk_en) );
  AOI221XLM U4 ( .A0(n32), .A1(par_chk_en), .B0(n31), .B1(strt_chk_en), .C0(
        n19), .Y(n16) );
  NOR3X2M U5 ( .A(n32), .B(next_state[1]), .C(n16), .Y(N27) );
  INVX2M U6 ( .A(n16), .Y(n28) );
  INVX2M U7 ( .A(last_edge), .Y(n32) );
  NAND3X2M U8 ( .A(n18), .B(n14), .C(n27), .Y(dat_samp_en) );
  INVX2M U9 ( .A(stp_chk_en), .Y(n27) );
  NOR2X2M U10 ( .A(n14), .B(n30), .Y(par_chk_en) );
  NAND3BX2M U11 ( .AN(stp_err), .B(last_edge), .C(stp_chk_en), .Y(n17) );
  NOR2X2M U12 ( .A(par_err), .B(n17), .Y(data_valid) );
  OR2X2M U13 ( .A(prescale[1]), .B(prescale[0]), .Y(n1) );
  NOR3X8M U14 ( .A(current_state[0]), .B(current_state[1]), .C(n30), .Y(
        error_happened) );
  OAI2BB2X1M U15 ( .B0(n17), .B1(RX_IN), .A0N(n20), .A1N(n30), .Y(n19) );
  OAI32X1M U16 ( .A0(RX_IN), .A1(current_state[1]), .A2(current_state[0]), 
        .B0(n21), .B1(n14), .Y(n20) );
  NOR4BX1M U17 ( .AN(bit_cnt[3]), .B(n22), .C(n32), .D(PAR_EN), .Y(n21) );
  INVX2M U18 ( .A(current_state[2]), .Y(n30) );
  OAI21XLM U19 ( .A0(last_edge), .A1(n27), .B0(n23), .Y(next_state[1]) );
  AOI31XLM U20 ( .A0(n29), .A1(n31), .A2(last_edge), .B0(n24), .Y(n23) );
  INVX2M U21 ( .A(n18), .Y(n29) );
  AOI31XLM U22 ( .A0(last_edge), .A1(current_state[2]), .A2(par_err), .B0(n14), 
        .Y(n24) );
  NOR3X2M U23 ( .A(n32), .B(current_state[2]), .C(n14), .Y(deser_en) );
  NAND4BX1M U24 ( .AN(par_chk_en), .B(n11), .C(n12), .D(n13), .Y(next_state[2]) );
  AOI22X1M U25 ( .A0(stp_err), .A1(stp_chk_en), .B0(strt_glitch), .B1(
        strt_chk_en), .Y(n13) );
  NAND4BXLM U26 ( .AN(n14), .B(bit_cnt[3]), .C(last_edge), .D(n15), .Y(n11) );
  OAI21X2M U27 ( .A0(stp_chk_en), .A1(error_happened), .B0(n32), .Y(n12) );
  OR2X2M U28 ( .A(error_happened), .B(dat_samp_en), .Y(enable) );
  NAND2X2M U29 ( .A(current_state[1]), .B(current_state[0]), .Y(n14) );
  NOR3X2M U30 ( .A(bit_cnt[0]), .B(bit_cnt[2]), .C(bit_cnt[1]), .Y(n15) );
  NAND2X2M U31 ( .A(current_state[0]), .B(n30), .Y(n18) );
  NOR2X2M U32 ( .A(n18), .B(current_state[1]), .Y(strt_chk_en) );
  OR3X2M U33 ( .A(bit_cnt[1]), .B(bit_cnt[2]), .C(bit_cnt[0]), .Y(n22) );
  INVX2M U34 ( .A(strt_glitch), .Y(n31) );
  CLKINVX1M U35 ( .A(prescale[0]), .Y(N19) );
  OAI2BB1X1M U36 ( .A0N(prescale[0]), .A1N(prescale[1]), .B0(n1), .Y(N20) );
  OR2X1M U37 ( .A(n1), .B(prescale[2]), .Y(n2) );
  OAI2BB1X1M U38 ( .A0N(n1), .A1N(prescale[2]), .B0(n2), .Y(N21) );
  OR2X1M U39 ( .A(n2), .B(prescale[3]), .Y(n3) );
  OAI2BB1X1M U40 ( .A0N(n2), .A1N(prescale[3]), .B0(n3), .Y(N22) );
  OR2X1M U41 ( .A(n3), .B(prescale[4]), .Y(n4) );
  OAI2BB1X1M U42 ( .A0N(n3), .A1N(prescale[4]), .B0(n4), .Y(N23) );
  NOR2X1M U43 ( .A(n4), .B(prescale[5]), .Y(N25) );
  AO21XLM U44 ( .A0(n4), .A1(prescale[5]), .B0(N25), .Y(N24) );
  NOR2BX1M U45 ( .AN(edge_cnt[0]), .B(N19), .Y(n5) );
  OAI2B2X1M U46 ( .A1N(N20), .A0(n5), .B0(edge_cnt[1]), .B1(n5), .Y(n8) );
  NOR2BX1M U47 ( .AN(N19), .B(edge_cnt[0]), .Y(n6) );
  OAI2B2X1M U48 ( .A1N(edge_cnt[1]), .A0(n6), .B0(N20), .B1(n6), .Y(n7) );
  NAND4BBX1M U49 ( .AN(N25), .BN(N24), .C(n8), .D(n7), .Y(n26) );
  CLKXOR2X2M U50 ( .A(N23), .B(edge_cnt[4]), .Y(n25) );
  CLKXOR2X2M U51 ( .A(N21), .B(edge_cnt[2]), .Y(n10) );
  CLKXOR2X2M U52 ( .A(N22), .B(edge_cnt[3]), .Y(n9) );
  NOR4X1M U53 ( .A(n26), .B(n25), .C(n10), .D(n9), .Y(last_edge) );
endmodule


module UART_RX ( RX_IN, prescale, PAR_EN, PAR_TYP, clk, rst_n, data_valid, 
        error_happened, P_DATA );
  input [5:0] prescale;
  output [7:0] P_DATA;
  input RX_IN, PAR_EN, PAR_TYP, clk, rst_n;
  output data_valid, error_happened;
  wire   dat_samp_en, sampled_bit, enable, start_frame, deser_en, par_chk_en,
         par_err, strt_chk_en, strt_glitch, stp_chk_en, stp_err, n1, n2;
  wire   [4:0] edge_cnt;
  wire   [3:0] bit_cnt;

  data_sampling dat_samp_dut ( .dat_samp_en(dat_samp_en), .edge_cnt(edge_cnt), 
        .prescale(prescale), .RX_IN(RX_IN), .clk(clk), .rst_n(n1), 
        .sampled_bit(sampled_bit) );
  edge_bit_counter edge_dut ( .enable(enable), .prescale(prescale), .clk(clk), 
        .rst_n(n1), .start_frame(start_frame), .bit_cnt(bit_cnt), .edge_cnt(
        edge_cnt) );
  deserializer deserializer_dut ( .deser_en(deser_en), .sampled_bit(
        sampled_bit), .clk(clk), .rst_n(n1), .error_happened(error_happened), 
        .P_DATA(P_DATA) );
  parity_check parity_chk_dut ( .par_chk_en(par_chk_en), .PAR_TYP(PAR_TYP), 
        .clk(clk), .rst_n(n1), .P_DATA(P_DATA), .sampled_bit(sampled_bit), 
        .PAR_EN(PAR_EN), .par_err(par_err) );
  start_check strt_dut ( .strt_chk_en(strt_chk_en), .sampled_bit(sampled_bit), 
        .clk(clk), .rst_n(n1), .strt_glitch(strt_glitch) );
  stop_check stop_dut ( .stp_chk_en(stp_chk_en), .clk(clk), .rst_n(n1), 
        .sampled_bit(sampled_bit), .stp_err(stp_err) );
  FSM FSM_dut ( .RX_IN(RX_IN), .bit_cnt(bit_cnt), .edge_cnt(edge_cnt), 
        .PAR_EN(PAR_EN), .par_err(par_err), .strt_glitch(strt_glitch), 
        .stp_err(stp_err), .clk(clk), .rst_n(n1), .prescale(prescale), 
        .dat_samp_en(dat_samp_en), .enable(enable), .deser_en(deser_en), 
        .data_valid(data_valid), .par_chk_en(par_chk_en), .strt_chk_en(
        strt_chk_en), .stp_chk_en(stp_chk_en), .error_happened(error_happened), 
        .start_frame(start_frame) );
  INVX2M U1 ( .A(n2), .Y(n1) );
  INVX2M U2 ( .A(rst_n), .Y(n2) );
endmodule


module UART ( TX_CLK, TX_IN_P, TX_IN_V, RST, RX_IN_S, prescale, RX_CLK, 
        PAR_TYP, PAR_EN, TX_OUT_S, TX_OUT_V, RX_OUT_P, RX_OUT_V, RX_Error );
  input [7:0] TX_IN_P;
  input [5:0] prescale;
  output [7:0] RX_OUT_P;
  input TX_CLK, TX_IN_V, RST, RX_IN_S, RX_CLK, PAR_TYP, PAR_EN;
  output TX_OUT_S, TX_OUT_V, RX_OUT_V, RX_Error;
  wire   n1, n2;

  UART_tx Uart_tx ( .P_DATA(TX_IN_P), .Data_Valid(TX_IN_V), .clk(TX_CLK), 
        .rst_n(n1), .PAR_TYP(PAR_TYP), .PAR_EN(PAR_EN), .TX_OUT(TX_OUT_S), 
        .busy(TX_OUT_V) );
  UART_RX uart_rx ( .RX_IN(RX_IN_S), .prescale(prescale), .PAR_EN(PAR_EN), 
        .PAR_TYP(PAR_TYP), .clk(RX_CLK), .rst_n(n1), .data_valid(RX_OUT_V), 
        .error_happened(RX_Error), .P_DATA(RX_OUT_P) );
  INVX2M U1 ( .A(n2), .Y(n1) );
  INVX2M U2 ( .A(RST), .Y(n2) );
endmodule


module SYS_CTRL ( CLK, RST, ALU_OUT, OUT_VALID, RdData, RdData_Valid, 
        RX_P_DATA, RX_D_VLD, FIFO_FULL, WR_INC, WR_DATA, ALU_FUN, EN, CLK_EN, 
        Address, WrEn, RdEn, WrData, clk_div_en );
  input [15:0] ALU_OUT;
  input [7:0] RdData;
  input [7:0] RX_P_DATA;
  output [7:0] WR_DATA;
  output [3:0] ALU_FUN;
  output [3:0] Address;
  output [7:0] WrData;
  input CLK, RST, OUT_VALID, RdData_Valid, RX_D_VLD, FIFO_FULL;
  output WR_INC, EN, CLK_EN, WrEn, RdEn, clk_div_en;
  wire   input_counter, N207, N208, N209, N210, n1, n2, n17, n18, n19, n20,
         n21, n22, n23, n24, n25, n26, n27, n28, n29, n30, n31, n32, n35, n36,
         n37, n38, n41, n44, n60, n61, n62, n63, n64, n65, n66, n67, n68, n69,
         n70, n71, n72, n73, n74, n75, n76, n77, n78, n79, n80, n81, n82, n83,
         n84, n85, n86, n87, n88, n89, n90, n91, n92, n93, n94, n95, n96, n97,
         n98, n99, n100, n101, n102, n103, n104, n105, n106, n107, n108, n109,
         n110, n111, n112, n113, n114, n115, n116, n117, n118, n119, n120,
         n121, n122, n123, n124, n125, n126, n127, n128, n129, n130, n131,
         n132, n133, n134, n135, n136, n137, n138, n139, n140, n141, n142,
         n143, n144, n145, n146, n147, n148, n149, n6, n7, n8, n9, n10, n11,
         n12, n13, n14, n15, n16, n33, n34, n39, n40, n42, n43, n45, n46, n47,
         n48, n49, n50, n51, n52, n53, n54, n55, n56, n57, n58, n59, n150,
         n151, n152, n153, n154, n155;
  wire   [2:0] current_state;
  wire   [2:0] next_state;
  wire   [7:0] cmd;
  wire   [1:0] output_counter;
  wire   [3:0] Address_reg;

  DFFRX1M \result_reg[7]  ( .D(n127), .CK(CLK), .RN(RST), .QN(n25) );
  DFFRX1M \result_reg[6]  ( .D(n128), .CK(CLK), .RN(RST), .QN(n26) );
  DFFRX1M \result_reg[5]  ( .D(n129), .CK(CLK), .RN(RST), .QN(n27) );
  DFFRX1M \result_reg[4]  ( .D(n130), .CK(CLK), .RN(RST), .QN(n28) );
  DFFRX1M \result_reg[3]  ( .D(n131), .CK(CLK), .RN(RST), .QN(n29) );
  DFFRX1M \result_reg[2]  ( .D(n132), .CK(CLK), .RN(RST), .QN(n30) );
  DFFRX1M \result_reg[1]  ( .D(n133), .CK(CLK), .RN(RST), .QN(n31) );
  DFFRX1M \result_reg[0]  ( .D(n134), .CK(CLK), .RN(RST), .QN(n32) );
  DFFRX1M \result_reg[15]  ( .D(n119), .CK(CLK), .RN(RST), .QN(n17) );
  DFFRX1M \result_reg[14]  ( .D(n120), .CK(CLK), .RN(RST), .QN(n18) );
  DFFRX1M \result_reg[13]  ( .D(n121), .CK(CLK), .RN(RST), .QN(n19) );
  DFFRX1M \result_reg[12]  ( .D(n122), .CK(CLK), .RN(RST), .QN(n20) );
  DFFRX1M \result_reg[11]  ( .D(n123), .CK(CLK), .RN(RST), .QN(n21) );
  DFFRX1M \result_reg[10]  ( .D(n124), .CK(CLK), .RN(RST), .QN(n22) );
  DFFRX1M \result_reg[9]  ( .D(n125), .CK(CLK), .RN(RST), .QN(n23) );
  DFFRX1M \result_reg[8]  ( .D(n126), .CK(CLK), .RN(RST), .QN(n24) );
  DFFRX1M \Address_reg_reg[3]  ( .D(n135), .CK(CLK), .RN(RST), .Q(
        Address_reg[3]), .QN(n35) );
  DFFRX1M \Address_reg_reg[2]  ( .D(n136), .CK(CLK), .RN(RST), .Q(
        Address_reg[2]), .QN(n36) );
  DFFRX1M \Address_reg_reg[1]  ( .D(n137), .CK(CLK), .RN(RST), .Q(
        Address_reg[1]), .QN(n37) );
  DFFRX1M \Address_reg_reg[0]  ( .D(n138), .CK(CLK), .RN(RST), .Q(
        Address_reg[0]), .QN(n38) );
  DFFRQX2M input_counter_reg ( .D(n139), .CK(CLK), .RN(RST), .Q(input_counter)
         );
  DFFRQX2M \output_counter_reg[1]  ( .D(n141), .CK(CLK), .RN(RST), .Q(
        output_counter[1]) );
  DFFRQX2M \current_state_reg[2]  ( .D(next_state[2]), .CK(CLK), .RN(RST), .Q(
        current_state[2]) );
  DFFRQX2M \cmd_reg[6]  ( .D(n143), .CK(CLK), .RN(RST), .Q(cmd[6]) );
  DFFRQX2M \cmd_reg[5]  ( .D(n144), .CK(CLK), .RN(RST), .Q(cmd[5]) );
  DFFRQX2M \cmd_reg[2]  ( .D(n147), .CK(CLK), .RN(RST), .Q(cmd[2]) );
  DFFRQX2M \cmd_reg[1]  ( .D(n148), .CK(CLK), .RN(RST), .Q(cmd[1]) );
  DFFRQX2M \output_counter_reg[0]  ( .D(n140), .CK(CLK), .RN(RST), .Q(
        output_counter[0]) );
  DFFRQX2M \cmd_reg[0]  ( .D(n149), .CK(CLK), .RN(RST), .Q(cmd[0]) );
  DFFRQX2M \cmd_reg[4]  ( .D(n145), .CK(CLK), .RN(RST), .Q(cmd[4]) );
  DFFRQX2M \current_state_reg[1]  ( .D(next_state[1]), .CK(CLK), .RN(RST), .Q(
        current_state[1]) );
  DFFRQX2M \current_state_reg[0]  ( .D(next_state[0]), .CK(CLK), .RN(RST), .Q(
        current_state[0]) );
  DFFRX1M \cmd_reg[7]  ( .D(n142), .CK(CLK), .RN(RST), .QN(n41) );
  DFFRX1M \cmd_reg[3]  ( .D(n146), .CK(CLK), .RN(RST), .QN(n44) );
  INVX2M U3 ( .A(1'b0), .Y(clk_div_en) );
  NOR2X2M U5 ( .A(n153), .B(n118), .Y(ALU_FUN[1]) );
  NOR2X2M U6 ( .A(n154), .B(n118), .Y(ALU_FUN[0]) );
  NOR2X2M U7 ( .A(n152), .B(n118), .Y(ALU_FUN[2]) );
  NOR2X2M U8 ( .A(n151), .B(n118), .Y(ALU_FUN[3]) );
  NOR4X1M U9 ( .A(n49), .B(n51), .C(cmd[1]), .D(cmd[5]), .Y(n88) );
  NOR4X1M U10 ( .A(n41), .B(n44), .C(cmd[0]), .D(cmd[4]), .Y(n90) );
  NOR3X2M U11 ( .A(current_state[0]), .B(n6), .C(n47), .Y(n109) );
  BUFX2M U12 ( .A(n79), .Y(n7) );
  NOR2BX2M U13 ( .AN(n8), .B(n102), .Y(n94) );
  INVX2M U14 ( .A(WrEn), .Y(n33) );
  INVX2M U15 ( .A(n74), .Y(n34) );
  INVX2M U16 ( .A(n65), .Y(n15) );
  NOR2X2M U17 ( .A(n65), .B(n155), .Y(n117) );
  NAND2X2M U18 ( .A(n109), .B(n54), .Y(n106) );
  NAND2X2M U19 ( .A(n88), .B(n90), .Y(n65) );
  OR2X2M U20 ( .A(n62), .B(n155), .Y(n118) );
  NAND2X2M U21 ( .A(n6), .B(n72), .Y(n62) );
  NOR2X2M U22 ( .A(FIFO_FULL), .B(n106), .Y(WR_INC) );
  INVX2M U23 ( .A(n75), .Y(n43) );
  INVX2M U24 ( .A(n6), .Y(n48) );
  OAI31X1M U25 ( .A0(n45), .A1(FIFO_FULL), .A2(n77), .B0(n46), .Y(n105) );
  OAI222X1M U26 ( .A0(n46), .A1(n83), .B0(n84), .B1(n34), .C0(n68), .C1(n46), 
        .Y(n73) );
  NOR2X2M U27 ( .A(n155), .B(n66), .Y(n84) );
  NOR3BX2M U28 ( .AN(n85), .B(n151), .C(n56), .Y(n68) );
  NAND4X2M U29 ( .A(n81), .B(n83), .C(n82), .D(n67), .Y(n85) );
  NOR3X2M U30 ( .A(n40), .B(n6), .C(n47), .Y(n74) );
  NOR2X2M U31 ( .A(n34), .B(n155), .Y(WrEn) );
  NOR2X2M U32 ( .A(n154), .B(n33), .Y(WrData[0]) );
  NOR2X2M U33 ( .A(n152), .B(n33), .Y(WrData[2]) );
  NOR2X2M U34 ( .A(n150), .B(n33), .Y(WrData[4]) );
  NOR2X2M U35 ( .A(n57), .B(n33), .Y(WrData[6]) );
  NAND3X2M U36 ( .A(n114), .B(n10), .C(n115), .Y(n111) );
  AOI21X2M U37 ( .A0(n55), .A1(n54), .B0(n45), .Y(n115) );
  OAI2B2X1M U38 ( .A1N(n105), .A0(n106), .B0(n105), .B1(n54), .Y(n140) );
  OAI211X2M U39 ( .A0(n34), .A1(n65), .B0(n16), .C0(n78), .Y(next_state[0]) );
  AOI211X2M U40 ( .A0(n58), .A1(n7), .B0(n61), .C0(n80), .Y(n78) );
  INVX2M U41 ( .A(n73), .Y(n16) );
  INVX2M U42 ( .A(n82), .Y(n58) );
  NOR2X2M U43 ( .A(n155), .B(n102), .Y(RdEn) );
  NAND3X2M U44 ( .A(n40), .B(n47), .C(n6), .Y(n102) );
  AND2X2M U45 ( .A(n9), .B(n75), .Y(n92) );
  NOR2X2M U46 ( .A(n33), .B(n153), .Y(WrData[1]) );
  NOR2X2M U47 ( .A(n33), .B(n151), .Y(WrData[3]) );
  NOR2X2M U48 ( .A(n33), .B(n59), .Y(WrData[5]) );
  NOR2X2M U49 ( .A(n33), .B(n56), .Y(WrData[7]) );
  NAND3X2M U50 ( .A(n154), .B(n150), .C(n86), .Y(n82) );
  NAND3X2M U51 ( .A(n154), .B(n150), .C(n87), .Y(n83) );
  INVX2M U52 ( .A(n109), .Y(n45) );
  BUFX2M U53 ( .A(n91), .Y(n8) );
  BUFX2M U54 ( .A(n91), .Y(n9) );
  OAI21X2M U55 ( .A0(n88), .A1(n89), .B0(n90), .Y(n66) );
  OAI22X1M U56 ( .A0(n46), .A1(n153), .B0(n7), .B1(n52), .Y(n148) );
  OAI22X1M U57 ( .A0(n152), .A1(n46), .B0(n7), .B1(n51), .Y(n147) );
  OAI22X1M U58 ( .A0(n46), .A1(n59), .B0(n7), .B1(n50), .Y(n144) );
  OAI22X1M U59 ( .A0(n57), .A1(n46), .B0(n7), .B1(n49), .Y(n143) );
  OAI22X1M U60 ( .A0(n154), .A1(n46), .B0(n7), .B1(n13), .Y(n149) );
  NOR2X2M U61 ( .A(n46), .B(n81), .Y(n61) );
  INVX2M U62 ( .A(n7), .Y(n46) );
  INVX2M U63 ( .A(n103), .Y(n39) );
  INVX2M U64 ( .A(FIFO_FULL), .Y(n10) );
  OA21X2M U65 ( .A0(n48), .A1(n155), .B0(n72), .Y(n80) );
  NOR3X2M U66 ( .A(n48), .B(current_state[0]), .C(n47), .Y(n75) );
  NOR2X2M U67 ( .A(n40), .B(current_state[1]), .Y(n72) );
  INVX2M U68 ( .A(RX_D_VLD), .Y(n155) );
  INVX2M U69 ( .A(current_state[1]), .Y(n47) );
  OAI2BB2X1M U70 ( .B0(n117), .B1(n38), .A0N(input_counter), .A1N(n117), .Y(
        N207) );
  INVX2M U71 ( .A(current_state[0]), .Y(n40) );
  BUFX2M U72 ( .A(current_state[2]), .Y(n6) );
  INVX2M U73 ( .A(output_counter[0]), .Y(n54) );
  INVX2M U74 ( .A(cmd[2]), .Y(n51) );
  INVX2M U75 ( .A(cmd[6]), .Y(n49) );
  MX2X2M U76 ( .A(Address_reg[1]), .B(N208), .S0(n42), .Y(Address[1]) );
  NOR2X2M U77 ( .A(n117), .B(n37), .Y(N208) );
  MX2X2M U78 ( .A(Address_reg[0]), .B(N207), .S0(n1), .Y(Address[0]) );
  NOR3BX2M U79 ( .AN(current_state[1]), .B(n40), .C(n6), .Y(n1) );
  OAI31X1M U80 ( .A0(n113), .A1(FIFO_FULL), .A2(n12), .B0(n109), .Y(n112) );
  NOR2X2M U81 ( .A(output_counter[1]), .B(output_counter[0]), .Y(n113) );
  INVX2M U82 ( .A(n114), .Y(n12) );
  OAI32X1M U83 ( .A0(n34), .A1(input_counter), .A2(n104), .B0(n53), .B1(n14), 
        .Y(n139) );
  INVX2M U84 ( .A(n104), .Y(n14) );
  AOI21X2M U85 ( .A0(n15), .A1(WrEn), .B0(n7), .Y(n104) );
  MX2X2M U86 ( .A(Address_reg[3]), .B(N210), .S0(n42), .Y(Address[3]) );
  NOR2X2M U87 ( .A(n117), .B(n35), .Y(N210) );
  AOI31X2M U88 ( .A0(n110), .A1(cmd[0]), .A2(cmd[4]), .B0(n15), .Y(n77) );
  NOR3BX2M U89 ( .AN(n88), .B(n41), .C(n44), .Y(n110) );
  NOR4X1M U90 ( .A(n57), .B(n152), .C(RX_P_DATA[1]), .D(RX_P_DATA[5]), .Y(n87)
         );
  NOR4X1M U91 ( .A(n59), .B(n153), .C(RX_P_DATA[2]), .D(RX_P_DATA[6]), .Y(n86)
         );
  NOR4X1M U92 ( .A(n50), .B(n52), .C(cmd[2]), .D(cmd[6]), .Y(n89) );
  MX2X2M U93 ( .A(Address_reg[2]), .B(N209), .S0(n42), .Y(Address[2]) );
  NOR2X2M U94 ( .A(n117), .B(n36), .Y(N209) );
  OAI2BB2X1M U95 ( .B0(n11), .B1(n102), .A0N(n75), .A1N(OUT_VALID), .Y(n91) );
  OAI211X2M U96 ( .A0(current_state[0]), .A1(n69), .B0(n70), .C0(n71), .Y(
        next_state[1]) );
  AOI31X2M U97 ( .A0(n74), .A1(n53), .A2(n15), .B0(n75), .Y(n70) );
  AOI22X1M U98 ( .A0(current_state[1]), .A1(n76), .B0(RdData_Valid), .B1(n6), 
        .Y(n69) );
  AOI21X2M U99 ( .A0(n72), .A1(RX_D_VLD), .B0(n73), .Y(n71) );
  OAI22X1M U100 ( .A0(n24), .A1(n111), .B0(n32), .B1(n112), .Y(WR_DATA[0]) );
  OAI22X1M U101 ( .A0(n23), .A1(n111), .B0(n31), .B1(n112), .Y(WR_DATA[1]) );
  OAI22X1M U102 ( .A0(n22), .A1(n111), .B0(n30), .B1(n112), .Y(WR_DATA[2]) );
  OAI22X1M U103 ( .A0(n21), .A1(n111), .B0(n29), .B1(n112), .Y(WR_DATA[3]) );
  OAI22X1M U104 ( .A0(n20), .A1(n111), .B0(n28), .B1(n112), .Y(WR_DATA[4]) );
  OAI22X1M U105 ( .A0(n19), .A1(n111), .B0(n27), .B1(n112), .Y(WR_DATA[5]) );
  OAI22XLM U106 ( .A0(n18), .A1(n111), .B0(n26), .B1(n112), .Y(WR_DATA[6]) );
  OAI22XLM U107 ( .A0(n17), .A1(n111), .B0(n25), .B1(n112), .Y(WR_DATA[7]) );
  INVX2M U108 ( .A(n2), .Y(n42) );
  NAND3BX2M U109 ( .AN(n6), .B(current_state[1]), .C(current_state[0]), .Y(n2)
         );
  INVX2M U110 ( .A(RX_P_DATA[0]), .Y(n154) );
  NAND3X2M U111 ( .A(n89), .B(cmd[4]), .C(n116), .Y(n114) );
  NOR3X2M U112 ( .A(n13), .B(n44), .C(n41), .Y(n116) );
  INVX2M U113 ( .A(RX_P_DATA[2]), .Y(n152) );
  NAND3X2M U114 ( .A(RX_P_DATA[0]), .B(n87), .C(RX_P_DATA[4]), .Y(n81) );
  INVX2M U115 ( .A(RX_P_DATA[1]), .Y(n153) );
  OAI2BB2X1M U116 ( .B0(n8), .B1(n24), .A0N(ALU_OUT[8]), .A1N(n92), .Y(n126)
         );
  OAI2BB2X1M U117 ( .B0(n9), .B1(n23), .A0N(ALU_OUT[9]), .A1N(n92), .Y(n125)
         );
  OAI2BB2X1M U118 ( .B0(n8), .B1(n22), .A0N(ALU_OUT[10]), .A1N(n92), .Y(n124)
         );
  OAI2BB2X1M U119 ( .B0(n9), .B1(n21), .A0N(ALU_OUT[11]), .A1N(n92), .Y(n123)
         );
  OAI2BB2X1M U120 ( .B0(n8), .B1(n20), .A0N(ALU_OUT[12]), .A1N(n92), .Y(n122)
         );
  OAI2BB2X1M U121 ( .B0(n9), .B1(n19), .A0N(ALU_OUT[13]), .A1N(n92), .Y(n121)
         );
  OAI2BB2X1M U122 ( .B0(n8), .B1(n18), .A0N(ALU_OUT[14]), .A1N(n92), .Y(n120)
         );
  OAI2BB2X1M U123 ( .B0(n9), .B1(n17), .A0N(ALU_OUT[15]), .A1N(n92), .Y(n119)
         );
  OAI21X2M U124 ( .A0(n107), .A1(n55), .B0(n108), .Y(n141) );
  NAND4X2M U125 ( .A(output_counter[0]), .B(n109), .C(n105), .D(n55), .Y(n108)
         );
  AND2X2M U126 ( .A(n106), .B(n105), .Y(n107) );
  OAI21X2M U127 ( .A0(n8), .A1(n32), .B0(n101), .Y(n134) );
  AOI22X1M U128 ( .A0(RdData[0]), .A1(n94), .B0(ALU_OUT[0]), .B1(n92), .Y(n101) );
  OAI21X2M U129 ( .A0(n9), .A1(n31), .B0(n100), .Y(n133) );
  AOI22X1M U130 ( .A0(RdData[1]), .A1(n94), .B0(ALU_OUT[1]), .B1(n92), .Y(n100) );
  OAI21X2M U131 ( .A0(n8), .A1(n30), .B0(n99), .Y(n132) );
  AOI22X1M U132 ( .A0(RdData[2]), .A1(n94), .B0(ALU_OUT[2]), .B1(n92), .Y(n99)
         );
  OAI21X2M U133 ( .A0(n9), .A1(n29), .B0(n98), .Y(n131) );
  AOI22X1M U134 ( .A0(RdData[3]), .A1(n94), .B0(ALU_OUT[3]), .B1(n92), .Y(n98)
         );
  OAI21X2M U135 ( .A0(n8), .A1(n28), .B0(n97), .Y(n130) );
  AOI22X1M U136 ( .A0(RdData[4]), .A1(n94), .B0(ALU_OUT[4]), .B1(n92), .Y(n97)
         );
  OAI21X2M U137 ( .A0(n9), .A1(n27), .B0(n96), .Y(n129) );
  AOI22X1M U138 ( .A0(RdData[5]), .A1(n94), .B0(ALU_OUT[5]), .B1(n92), .Y(n96)
         );
  OAI21X2M U139 ( .A0(n8), .A1(n26), .B0(n95), .Y(n128) );
  AOI22X1M U140 ( .A0(RdData[6]), .A1(n94), .B0(ALU_OUT[6]), .B1(n92), .Y(n95)
         );
  OAI21X2M U141 ( .A0(n9), .A1(n25), .B0(n93), .Y(n127) );
  AOI22X1M U142 ( .A0(RdData[7]), .A1(n94), .B0(ALU_OUT[7]), .B1(n92), .Y(n93)
         );
  NAND3X2M U143 ( .A(RX_P_DATA[4]), .B(RX_P_DATA[0]), .C(n86), .Y(n67) );
  NAND4BBX1M U144 ( .AN(n60), .BN(n61), .C(n62), .D(n63), .Y(next_state[2]) );
  AOI32X1M U145 ( .A0(n11), .A1(n47), .A2(n6), .B0(WrEn), .B1(n64), .Y(n63) );
  OAI222X1M U146 ( .A0(n43), .A1(OUT_VALID), .B0(n67), .B1(n46), .C0(n46), 
        .C1(n68), .Y(n60) );
  OAI21BX1M U147 ( .A0(n65), .A1(n53), .B0N(n66), .Y(n64) );
  INVX2M U148 ( .A(RX_P_DATA[6]), .Y(n57) );
  INVX2M U149 ( .A(RX_P_DATA[5]), .Y(n59) );
  INVX2M U150 ( .A(RX_P_DATA[3]), .Y(n151) );
  INVX2M U151 ( .A(cmd[1]), .Y(n52) );
  INVX2M U152 ( .A(cmd[5]), .Y(n50) );
  INVX2M U153 ( .A(cmd[0]), .Y(n13) );
  OAI22X1M U154 ( .A0(n46), .A1(n151), .B0(n7), .B1(n44), .Y(n146) );
  OAI22X1M U155 ( .A0(n46), .A1(n56), .B0(n7), .B1(n41), .Y(n142) );
  OAI22X1M U156 ( .A0(n153), .A1(n103), .B0(n39), .B1(n37), .Y(n137) );
  OAI22X1M U157 ( .A0(n152), .A1(n103), .B0(n39), .B1(n36), .Y(n136) );
  OAI22X1M U158 ( .A0(n151), .A1(n103), .B0(n39), .B1(n35), .Y(n135) );
  OAI22X1M U159 ( .A0(n154), .A1(n103), .B0(n39), .B1(n38), .Y(n138) );
  NAND3X2M U160 ( .A(RX_D_VLD), .B(n48), .C(n72), .Y(n103) );
  OAI21X2M U161 ( .A0(output_counter[1]), .A1(n77), .B0(n10), .Y(n76) );
  OAI2BB2X1M U162 ( .B0(n150), .B1(n46), .A0N(n46), .A1N(cmd[4]), .Y(n145) );
  NOR4X1M U163 ( .A(n155), .B(current_state[0]), .C(current_state[1]), .D(n6), 
        .Y(n79) );
  INVX2M U164 ( .A(RX_P_DATA[4]), .Y(n150) );
  INVX2M U165 ( .A(output_counter[1]), .Y(n55) );
  INVX2M U166 ( .A(RX_P_DATA[7]), .Y(n56) );
  INVX2M U167 ( .A(input_counter), .Y(n53) );
  INVX2M U168 ( .A(RdData_Valid), .Y(n11) );
  BUFX2M U169 ( .A(EN), .Y(CLK_EN) );
  NAND2X2M U170 ( .A(n62), .B(n43), .Y(EN) );
endmodule


module Register_file ( WrData, Address, WrEn, RdEn, CLK, RST, RdData, 
        RdData_VLD, REG0, REG1, REG2, REG3 );
  input [7:0] WrData;
  input [3:0] Address;
  output [7:0] RdData;
  output [7:0] REG0;
  output [7:0] REG1;
  output [7:0] REG2;
  output [7:0] REG3;
  input WrEn, RdEn, CLK, RST;
  output RdData_VLD;
  wire   N11, N12, N13, N14, \Reg_file[15][7] , \Reg_file[15][6] ,
         \Reg_file[15][5] , \Reg_file[15][4] , \Reg_file[15][3] ,
         \Reg_file[15][2] , \Reg_file[15][1] , \Reg_file[15][0] ,
         \Reg_file[14][7] , \Reg_file[14][6] , \Reg_file[14][5] ,
         \Reg_file[14][4] , \Reg_file[14][3] , \Reg_file[14][2] ,
         \Reg_file[14][1] , \Reg_file[14][0] , \Reg_file[13][7] ,
         \Reg_file[13][6] , \Reg_file[13][5] , \Reg_file[13][4] ,
         \Reg_file[13][3] , \Reg_file[13][2] , \Reg_file[13][1] ,
         \Reg_file[13][0] , \Reg_file[12][7] , \Reg_file[12][6] ,
         \Reg_file[12][5] , \Reg_file[12][4] , \Reg_file[12][3] ,
         \Reg_file[12][2] , \Reg_file[12][1] , \Reg_file[12][0] ,
         \Reg_file[11][7] , \Reg_file[11][6] , \Reg_file[11][5] ,
         \Reg_file[11][4] , \Reg_file[11][3] , \Reg_file[11][2] ,
         \Reg_file[11][1] , \Reg_file[11][0] , \Reg_file[10][7] ,
         \Reg_file[10][6] , \Reg_file[10][5] , \Reg_file[10][4] ,
         \Reg_file[10][3] , \Reg_file[10][2] , \Reg_file[10][1] ,
         \Reg_file[10][0] , \Reg_file[9][7] , \Reg_file[9][6] ,
         \Reg_file[9][5] , \Reg_file[9][4] , \Reg_file[9][3] ,
         \Reg_file[9][2] , \Reg_file[9][1] , \Reg_file[9][0] ,
         \Reg_file[8][7] , \Reg_file[8][6] , \Reg_file[8][5] ,
         \Reg_file[8][4] , \Reg_file[8][3] , \Reg_file[8][2] ,
         \Reg_file[8][1] , \Reg_file[8][0] , \Reg_file[7][7] ,
         \Reg_file[7][6] , \Reg_file[7][5] , \Reg_file[7][4] ,
         \Reg_file[7][3] , \Reg_file[7][2] , \Reg_file[7][1] ,
         \Reg_file[7][0] , \Reg_file[6][7] , \Reg_file[6][6] ,
         \Reg_file[6][5] , \Reg_file[6][4] , \Reg_file[6][3] ,
         \Reg_file[6][2] , \Reg_file[6][1] , \Reg_file[6][0] ,
         \Reg_file[5][7] , \Reg_file[5][6] , \Reg_file[5][5] ,
         \Reg_file[5][4] , \Reg_file[5][3] , \Reg_file[5][2] ,
         \Reg_file[5][1] , \Reg_file[5][0] , \Reg_file[4][7] ,
         \Reg_file[4][6] , \Reg_file[4][5] , \Reg_file[4][4] ,
         \Reg_file[4][3] , \Reg_file[4][2] , \Reg_file[4][1] ,
         \Reg_file[4][0] , N36, N37, N38, N39, N40, N41, N42, N43, n11, n12,
         n13, n14, n15, n16, n17, n18, n19, n20, n21, n22, n23, n24, n25, n26,
         n27, n28, n29, n30, n31, n32, n33, n34, n35, n36, n37, n38, n39, n40,
         n41, n42, n43, n44, n45, n46, n47, n48, n49, n50, n51, n52, n53, n54,
         n55, n56, n57, n58, n59, n60, n61, n62, n63, n64, n65, n66, n67, n68,
         n69, n70, n71, n72, n73, n74, n75, n76, n77, n78, n79, n80, n81, n82,
         n83, n84, n85, n86, n87, n88, n89, n90, n91, n92, n93, n94, n95, n96,
         n97, n98, n99, n100, n101, n102, n103, n104, n105, n106, n107, n108,
         n109, n110, n111, n112, n113, n114, n115, n116, n117, n118, n119,
         n120, n121, n122, n123, n124, n125, n126, n127, n128, n129, n130,
         n131, n132, n133, n134, n135, n136, n137, n138, n139, n140, n141,
         n142, n143, n144, n145, n146, n147, n148, n149, n150, n151, n152,
         n153, n154, n155, n156, n157, n158, n159, n160, n161, n162, n163,
         n164, n165, n166, n167, n168, n169, n170, n171, n172, n173, n174,
         n175, n176, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n177, n178, n179,
         n180, n181, n182, n183, n184, n185, n186, n187, n188, n189, n190,
         n191, n192, n193, n194, n195, n196, n197, n198, n199, n200, n201,
         n202, n203, n204, n205, n206, n207, n208, n209, n210, n211, n212,
         n213, n214, n215, n216, n217, n218, n219, n220, n221, n222, n223,
         n224, n225, n226, n227, n228;
  assign N11 = Address[0];
  assign N12 = Address[1];
  assign N13 = Address[2];
  assign N14 = Address[3];

  DFFRQX2M \RdData_reg[7]  ( .D(n47), .CK(CLK), .RN(n206), .Q(RdData[7]) );
  DFFRQX2M \RdData_reg[6]  ( .D(n46), .CK(CLK), .RN(n206), .Q(RdData[6]) );
  DFFRQX2M \RdData_reg[5]  ( .D(n45), .CK(CLK), .RN(n206), .Q(RdData[5]) );
  DFFRQX2M \RdData_reg[4]  ( .D(n44), .CK(CLK), .RN(n206), .Q(RdData[4]) );
  DFFRQX2M \RdData_reg[3]  ( .D(n43), .CK(CLK), .RN(n206), .Q(RdData[3]) );
  DFFRQX2M \RdData_reg[2]  ( .D(n42), .CK(CLK), .RN(n206), .Q(RdData[2]) );
  DFFRQX2M \RdData_reg[1]  ( .D(n41), .CK(CLK), .RN(n206), .Q(RdData[1]) );
  DFFRQX2M \RdData_reg[0]  ( .D(n40), .CK(CLK), .RN(n210), .Q(RdData[0]) );
  DFFSQX2M \Reg_file_reg[3][5]  ( .D(n78), .CK(CLK), .SN(n206), .Q(REG3[5]) );
  DFFRQX2M \Reg_file_reg[13][7]  ( .D(n160), .CK(CLK), .RN(n214), .Q(
        \Reg_file[13][7] ) );
  DFFRQX2M \Reg_file_reg[13][6]  ( .D(n159), .CK(CLK), .RN(n214), .Q(
        \Reg_file[13][6] ) );
  DFFRQX2M \Reg_file_reg[13][5]  ( .D(n158), .CK(CLK), .RN(n213), .Q(
        \Reg_file[13][5] ) );
  DFFRQX2M \Reg_file_reg[13][4]  ( .D(n157), .CK(CLK), .RN(n213), .Q(
        \Reg_file[13][4] ) );
  DFFRQX2M \Reg_file_reg[13][3]  ( .D(n156), .CK(CLK), .RN(n213), .Q(
        \Reg_file[13][3] ) );
  DFFRQX2M \Reg_file_reg[13][2]  ( .D(n155), .CK(CLK), .RN(n213), .Q(
        \Reg_file[13][2] ) );
  DFFRQX2M \Reg_file_reg[13][1]  ( .D(n154), .CK(CLK), .RN(n213), .Q(
        \Reg_file[13][1] ) );
  DFFRQX2M \Reg_file_reg[13][0]  ( .D(n153), .CK(CLK), .RN(n213), .Q(
        \Reg_file[13][0] ) );
  DFFRQX2M \Reg_file_reg[9][7]  ( .D(n128), .CK(CLK), .RN(n211), .Q(
        \Reg_file[9][7] ) );
  DFFRQX2M \Reg_file_reg[9][6]  ( .D(n127), .CK(CLK), .RN(n211), .Q(
        \Reg_file[9][6] ) );
  DFFRQX2M \Reg_file_reg[9][5]  ( .D(n126), .CK(CLK), .RN(n211), .Q(
        \Reg_file[9][5] ) );
  DFFRQX2M \Reg_file_reg[9][4]  ( .D(n125), .CK(CLK), .RN(n211), .Q(
        \Reg_file[9][4] ) );
  DFFRQX2M \Reg_file_reg[9][3]  ( .D(n124), .CK(CLK), .RN(n211), .Q(
        \Reg_file[9][3] ) );
  DFFRQX2M \Reg_file_reg[9][2]  ( .D(n123), .CK(CLK), .RN(n211), .Q(
        \Reg_file[9][2] ) );
  DFFRQX2M \Reg_file_reg[9][1]  ( .D(n122), .CK(CLK), .RN(n211), .Q(
        \Reg_file[9][1] ) );
  DFFRQX2M \Reg_file_reg[9][0]  ( .D(n121), .CK(CLK), .RN(n211), .Q(
        \Reg_file[9][0] ) );
  DFFRQX2M \Reg_file_reg[5][7]  ( .D(n96), .CK(CLK), .RN(n209), .Q(
        \Reg_file[5][7] ) );
  DFFRQX2M \Reg_file_reg[5][6]  ( .D(n95), .CK(CLK), .RN(n209), .Q(
        \Reg_file[5][6] ) );
  DFFRQX2M \Reg_file_reg[5][5]  ( .D(n94), .CK(CLK), .RN(n209), .Q(
        \Reg_file[5][5] ) );
  DFFRQX2M \Reg_file_reg[5][4]  ( .D(n93), .CK(CLK), .RN(n209), .Q(
        \Reg_file[5][4] ) );
  DFFRQX2M \Reg_file_reg[5][3]  ( .D(n92), .CK(CLK), .RN(n209), .Q(
        \Reg_file[5][3] ) );
  DFFRQX2M \Reg_file_reg[5][2]  ( .D(n91), .CK(CLK), .RN(n209), .Q(
        \Reg_file[5][2] ) );
  DFFRQX2M \Reg_file_reg[5][1]  ( .D(n90), .CK(CLK), .RN(n209), .Q(
        \Reg_file[5][1] ) );
  DFFRQX2M \Reg_file_reg[5][0]  ( .D(n89), .CK(CLK), .RN(n209), .Q(
        \Reg_file[5][0] ) );
  DFFRQX2M \Reg_file_reg[15][7]  ( .D(n176), .CK(CLK), .RN(n206), .Q(
        \Reg_file[15][7] ) );
  DFFRQX2M \Reg_file_reg[15][6]  ( .D(n175), .CK(CLK), .RN(n215), .Q(
        \Reg_file[15][6] ) );
  DFFRQX2M \Reg_file_reg[15][5]  ( .D(n174), .CK(CLK), .RN(n215), .Q(
        \Reg_file[15][5] ) );
  DFFRQX2M \Reg_file_reg[15][4]  ( .D(n173), .CK(CLK), .RN(n214), .Q(
        \Reg_file[15][4] ) );
  DFFRQX2M \Reg_file_reg[15][3]  ( .D(n172), .CK(CLK), .RN(n214), .Q(
        \Reg_file[15][3] ) );
  DFFRQX2M \Reg_file_reg[15][2]  ( .D(n171), .CK(CLK), .RN(n214), .Q(
        \Reg_file[15][2] ) );
  DFFRQX2M \Reg_file_reg[15][1]  ( .D(n170), .CK(CLK), .RN(n214), .Q(
        \Reg_file[15][1] ) );
  DFFRQX2M \Reg_file_reg[15][0]  ( .D(n169), .CK(CLK), .RN(n214), .Q(
        \Reg_file[15][0] ) );
  DFFRQX2M \Reg_file_reg[11][7]  ( .D(n144), .CK(CLK), .RN(n213), .Q(
        \Reg_file[11][7] ) );
  DFFRQX2M \Reg_file_reg[11][6]  ( .D(n143), .CK(CLK), .RN(n212), .Q(
        \Reg_file[11][6] ) );
  DFFRQX2M \Reg_file_reg[11][5]  ( .D(n142), .CK(CLK), .RN(n212), .Q(
        \Reg_file[11][5] ) );
  DFFRQX2M \Reg_file_reg[11][4]  ( .D(n141), .CK(CLK), .RN(n212), .Q(
        \Reg_file[11][4] ) );
  DFFRQX2M \Reg_file_reg[11][3]  ( .D(n140), .CK(CLK), .RN(n212), .Q(
        \Reg_file[11][3] ) );
  DFFRQX2M \Reg_file_reg[11][2]  ( .D(n139), .CK(CLK), .RN(n212), .Q(
        \Reg_file[11][2] ) );
  DFFRQX2M \Reg_file_reg[11][1]  ( .D(n138), .CK(CLK), .RN(n212), .Q(
        \Reg_file[11][1] ) );
  DFFRQX2M \Reg_file_reg[11][0]  ( .D(n137), .CK(CLK), .RN(n212), .Q(
        \Reg_file[11][0] ) );
  DFFRQX2M \Reg_file_reg[7][7]  ( .D(n112), .CK(CLK), .RN(n210), .Q(
        \Reg_file[7][7] ) );
  DFFRQX2M \Reg_file_reg[7][6]  ( .D(n111), .CK(CLK), .RN(n210), .Q(
        \Reg_file[7][6] ) );
  DFFRQX2M \Reg_file_reg[7][5]  ( .D(n110), .CK(CLK), .RN(n210), .Q(
        \Reg_file[7][5] ) );
  DFFRQX2M \Reg_file_reg[7][4]  ( .D(n109), .CK(CLK), .RN(n210), .Q(
        \Reg_file[7][4] ) );
  DFFRQX2M \Reg_file_reg[7][3]  ( .D(n108), .CK(CLK), .RN(n210), .Q(
        \Reg_file[7][3] ) );
  DFFRQX2M \Reg_file_reg[7][2]  ( .D(n107), .CK(CLK), .RN(n210), .Q(
        \Reg_file[7][2] ) );
  DFFRQX2M \Reg_file_reg[7][1]  ( .D(n106), .CK(CLK), .RN(n210), .Q(
        \Reg_file[7][1] ) );
  DFFRQX2M \Reg_file_reg[7][0]  ( .D(n105), .CK(CLK), .RN(n210), .Q(
        \Reg_file[7][0] ) );
  DFFRQX2M \Reg_file_reg[14][7]  ( .D(n168), .CK(CLK), .RN(n214), .Q(
        \Reg_file[14][7] ) );
  DFFRQX2M \Reg_file_reg[14][6]  ( .D(n167), .CK(CLK), .RN(n214), .Q(
        \Reg_file[14][6] ) );
  DFFRQX2M \Reg_file_reg[14][5]  ( .D(n166), .CK(CLK), .RN(n214), .Q(
        \Reg_file[14][5] ) );
  DFFRQX2M \Reg_file_reg[14][4]  ( .D(n165), .CK(CLK), .RN(n214), .Q(
        \Reg_file[14][4] ) );
  DFFRQX2M \Reg_file_reg[14][3]  ( .D(n164), .CK(CLK), .RN(n214), .Q(
        \Reg_file[14][3] ) );
  DFFRQX2M \Reg_file_reg[14][2]  ( .D(n163), .CK(CLK), .RN(n214), .Q(
        \Reg_file[14][2] ) );
  DFFRQX2M \Reg_file_reg[14][1]  ( .D(n162), .CK(CLK), .RN(n214), .Q(
        \Reg_file[14][1] ) );
  DFFRQX2M \Reg_file_reg[14][0]  ( .D(n161), .CK(CLK), .RN(n214), .Q(
        \Reg_file[14][0] ) );
  DFFRQX2M \Reg_file_reg[10][7]  ( .D(n136), .CK(CLK), .RN(n212), .Q(
        \Reg_file[10][7] ) );
  DFFRQX2M \Reg_file_reg[10][6]  ( .D(n135), .CK(CLK), .RN(n212), .Q(
        \Reg_file[10][6] ) );
  DFFRQX2M \Reg_file_reg[10][5]  ( .D(n134), .CK(CLK), .RN(n212), .Q(
        \Reg_file[10][5] ) );
  DFFRQX2M \Reg_file_reg[10][4]  ( .D(n133), .CK(CLK), .RN(n212), .Q(
        \Reg_file[10][4] ) );
  DFFRQX2M \Reg_file_reg[10][3]  ( .D(n132), .CK(CLK), .RN(n212), .Q(
        \Reg_file[10][3] ) );
  DFFRQX2M \Reg_file_reg[10][2]  ( .D(n131), .CK(CLK), .RN(n212), .Q(
        \Reg_file[10][2] ) );
  DFFRQX2M \Reg_file_reg[10][1]  ( .D(n130), .CK(CLK), .RN(n212), .Q(
        \Reg_file[10][1] ) );
  DFFRQX2M \Reg_file_reg[10][0]  ( .D(n129), .CK(CLK), .RN(n212), .Q(
        \Reg_file[10][0] ) );
  DFFRQX2M \Reg_file_reg[6][7]  ( .D(n104), .CK(CLK), .RN(n210), .Q(
        \Reg_file[6][7] ) );
  DFFRQX2M \Reg_file_reg[6][6]  ( .D(n103), .CK(CLK), .RN(n210), .Q(
        \Reg_file[6][6] ) );
  DFFRQX2M \Reg_file_reg[6][5]  ( .D(n102), .CK(CLK), .RN(n210), .Q(
        \Reg_file[6][5] ) );
  DFFRQX2M \Reg_file_reg[6][4]  ( .D(n101), .CK(CLK), .RN(n210), .Q(
        \Reg_file[6][4] ) );
  DFFRQX2M \Reg_file_reg[6][3]  ( .D(n100), .CK(CLK), .RN(n210), .Q(
        \Reg_file[6][3] ) );
  DFFRQX2M \Reg_file_reg[6][2]  ( .D(n99), .CK(CLK), .RN(n209), .Q(
        \Reg_file[6][2] ) );
  DFFRQX2M \Reg_file_reg[6][1]  ( .D(n98), .CK(CLK), .RN(n209), .Q(
        \Reg_file[6][1] ) );
  DFFRQX2M \Reg_file_reg[6][0]  ( .D(n97), .CK(CLK), .RN(n209), .Q(
        \Reg_file[6][0] ) );
  DFFRQX2M \Reg_file_reg[12][7]  ( .D(n152), .CK(CLK), .RN(n213), .Q(
        \Reg_file[12][7] ) );
  DFFRQX2M \Reg_file_reg[12][6]  ( .D(n151), .CK(CLK), .RN(n213), .Q(
        \Reg_file[12][6] ) );
  DFFRQX2M \Reg_file_reg[12][5]  ( .D(n150), .CK(CLK), .RN(n213), .Q(
        \Reg_file[12][5] ) );
  DFFRQX2M \Reg_file_reg[12][4]  ( .D(n149), .CK(CLK), .RN(n213), .Q(
        \Reg_file[12][4] ) );
  DFFRQX2M \Reg_file_reg[12][3]  ( .D(n148), .CK(CLK), .RN(n213), .Q(
        \Reg_file[12][3] ) );
  DFFRQX2M \Reg_file_reg[12][2]  ( .D(n147), .CK(CLK), .RN(n213), .Q(
        \Reg_file[12][2] ) );
  DFFRQX2M \Reg_file_reg[12][1]  ( .D(n146), .CK(CLK), .RN(n213), .Q(
        \Reg_file[12][1] ) );
  DFFRQX2M \Reg_file_reg[12][0]  ( .D(n145), .CK(CLK), .RN(n213), .Q(
        \Reg_file[12][0] ) );
  DFFRQX2M \Reg_file_reg[8][7]  ( .D(n120), .CK(CLK), .RN(n211), .Q(
        \Reg_file[8][7] ) );
  DFFRQX2M \Reg_file_reg[8][6]  ( .D(n119), .CK(CLK), .RN(n211), .Q(
        \Reg_file[8][6] ) );
  DFFRQX2M \Reg_file_reg[8][5]  ( .D(n118), .CK(CLK), .RN(n211), .Q(
        \Reg_file[8][5] ) );
  DFFRQX2M \Reg_file_reg[8][4]  ( .D(n117), .CK(CLK), .RN(n211), .Q(
        \Reg_file[8][4] ) );
  DFFRQX2M \Reg_file_reg[8][3]  ( .D(n116), .CK(CLK), .RN(n211), .Q(
        \Reg_file[8][3] ) );
  DFFRQX2M \Reg_file_reg[8][2]  ( .D(n115), .CK(CLK), .RN(n211), .Q(
        \Reg_file[8][2] ) );
  DFFRQX2M \Reg_file_reg[8][1]  ( .D(n114), .CK(CLK), .RN(n211), .Q(
        \Reg_file[8][1] ) );
  DFFRQX2M \Reg_file_reg[8][0]  ( .D(n113), .CK(CLK), .RN(n210), .Q(
        \Reg_file[8][0] ) );
  DFFRQX2M \Reg_file_reg[4][7]  ( .D(n88), .CK(CLK), .RN(n209), .Q(
        \Reg_file[4][7] ) );
  DFFRQX2M \Reg_file_reg[4][6]  ( .D(n87), .CK(CLK), .RN(n209), .Q(
        \Reg_file[4][6] ) );
  DFFRQX2M \Reg_file_reg[4][5]  ( .D(n86), .CK(CLK), .RN(n209), .Q(
        \Reg_file[4][5] ) );
  DFFRQX2M \Reg_file_reg[4][4]  ( .D(n85), .CK(CLK), .RN(n209), .Q(
        \Reg_file[4][4] ) );
  DFFRQX2M \Reg_file_reg[4][3]  ( .D(n84), .CK(CLK), .RN(n208), .Q(
        \Reg_file[4][3] ) );
  DFFRQX2M \Reg_file_reg[4][2]  ( .D(n83), .CK(CLK), .RN(n208), .Q(
        \Reg_file[4][2] ) );
  DFFRQX2M \Reg_file_reg[4][1]  ( .D(n82), .CK(CLK), .RN(n208), .Q(
        \Reg_file[4][1] ) );
  DFFRQX2M \Reg_file_reg[4][0]  ( .D(n81), .CK(CLK), .RN(n208), .Q(
        \Reg_file[4][0] ) );
  DFFRQX2M \Reg_file_reg[3][0]  ( .D(n73), .CK(CLK), .RN(n208), .Q(REG3[0]) );
  DFFRQX2M \Reg_file_reg[3][2]  ( .D(n75), .CK(CLK), .RN(n208), .Q(REG3[2]) );
  DFFRQX2M \Reg_file_reg[3][3]  ( .D(n76), .CK(CLK), .RN(n208), .Q(REG3[3]) );
  DFFRQX2M \Reg_file_reg[3][4]  ( .D(n77), .CK(CLK), .RN(n208), .Q(REG3[4]) );
  DFFRQX2M \Reg_file_reg[3][7]  ( .D(n80), .CK(CLK), .RN(n208), .Q(REG3[7]) );
  DFFRQX2M \Reg_file_reg[3][6]  ( .D(n79), .CK(CLK), .RN(n208), .Q(REG3[6]) );
  DFFSQX2M \Reg_file_reg[2][0]  ( .D(n65), .CK(CLK), .SN(n206), .Q(REG2[0]) );
  DFFRQX2M \Reg_file_reg[2][1]  ( .D(n66), .CK(CLK), .RN(n207), .Q(REG2[1]) );
  DFFRQX2M RdData_VLD_reg ( .D(n48), .CK(CLK), .RN(n206), .Q(RdData_VLD) );
  DFFRQX2M \Reg_file_reg[3][1]  ( .D(n74), .CK(CLK), .RN(n208), .Q(REG3[1]) );
  DFFSQX2M \Reg_file_reg[2][7]  ( .D(n72), .CK(CLK), .SN(n206), .Q(REG2[7]) );
  DFFRQX2M \Reg_file_reg[2][5]  ( .D(n70), .CK(CLK), .RN(n208), .Q(REG2[5]) );
  DFFRQX2M \Reg_file_reg[2][6]  ( .D(n71), .CK(CLK), .RN(n208), .Q(REG2[6]) );
  DFFRQX2M \Reg_file_reg[2][4]  ( .D(n69), .CK(CLK), .RN(n208), .Q(REG2[4]) );
  DFFRQX2M \Reg_file_reg[2][3]  ( .D(n68), .CK(CLK), .RN(n207), .Q(REG2[3]) );
  DFFRQX2M \Reg_file_reg[2][2]  ( .D(n67), .CK(CLK), .RN(n208), .Q(REG2[2]) );
  DFFRQX2M \Reg_file_reg[0][1]  ( .D(n50), .CK(CLK), .RN(n206), .Q(REG0[1]) );
  DFFRQX2M \Reg_file_reg[0][0]  ( .D(n49), .CK(CLK), .RN(n206), .Q(REG0[0]) );
  DFFRQX2M \Reg_file_reg[0][2]  ( .D(n51), .CK(CLK), .RN(n206), .Q(REG0[2]) );
  DFFRQX2M \Reg_file_reg[0][3]  ( .D(n52), .CK(CLK), .RN(n207), .Q(REG0[3]) );
  DFFRQX2M \Reg_file_reg[0][4]  ( .D(n53), .CK(CLK), .RN(n207), .Q(REG0[4]) );
  DFFRQX2M \Reg_file_reg[0][5]  ( .D(n54), .CK(CLK), .RN(n207), .Q(REG0[5]) );
  DFFRQX2M \Reg_file_reg[0][6]  ( .D(n55), .CK(CLK), .RN(n207), .Q(REG0[6]) );
  DFFRQX2M \Reg_file_reg[1][6]  ( .D(n63), .CK(CLK), .RN(n207), .Q(REG1[6]) );
  DFFRQX2M \Reg_file_reg[1][1]  ( .D(n58), .CK(CLK), .RN(n207), .Q(REG1[1]) );
  DFFRQX2M \Reg_file_reg[0][7]  ( .D(n56), .CK(CLK), .RN(n207), .Q(REG0[7]) );
  DFFRQX2M \Reg_file_reg[1][5]  ( .D(n62), .CK(CLK), .RN(n207), .Q(REG1[5]) );
  DFFRQX2M \Reg_file_reg[1][4]  ( .D(n61), .CK(CLK), .RN(n207), .Q(REG1[4]) );
  DFFRQX2M \Reg_file_reg[1][7]  ( .D(n64), .CK(CLK), .RN(n207), .Q(REG1[7]) );
  DFFRQX2M \Reg_file_reg[1][3]  ( .D(n60), .CK(CLK), .RN(n207), .Q(REG1[3]) );
  DFFRQX2M \Reg_file_reg[1][2]  ( .D(n59), .CK(CLK), .RN(n207), .Q(REG1[2]) );
  DFFRQX2M \Reg_file_reg[1][0]  ( .D(n57), .CK(CLK), .RN(n207), .Q(REG1[0]) );
  NOR2X2M U3 ( .A(n205), .B(N13), .Y(n20) );
  NOR2X2M U4 ( .A(n200), .B(N13), .Y(n15) );
  INVX2M U5 ( .A(n201), .Y(n202) );
  INVX2M U6 ( .A(n199), .Y(n200) );
  INVX2M U7 ( .A(n201), .Y(n203) );
  BUFX2M U8 ( .A(n204), .Y(n201) );
  BUFX2M U9 ( .A(n205), .Y(n199) );
  NOR2X2M U10 ( .A(n13), .B(n12), .Y(n11) );
  NOR2BX2M U11 ( .AN(RdEn), .B(WrEn), .Y(n12) );
  NAND2X2M U12 ( .A(n18), .B(n15), .Y(n17) );
  NAND2X2M U13 ( .A(n30), .B(n15), .Y(n29) );
  NAND2X2M U14 ( .A(n32), .B(n15), .Y(n31) );
  NAND2X2M U15 ( .A(n30), .B(n20), .Y(n33) );
  NAND2X2M U16 ( .A(n32), .B(n20), .Y(n34) );
  NAND2X2M U17 ( .A(n20), .B(n16), .Y(n19) );
  NAND2X2M U18 ( .A(n20), .B(n18), .Y(n21) );
  NAND2X2M U19 ( .A(n23), .B(n16), .Y(n22) );
  NAND2X2M U20 ( .A(n23), .B(n18), .Y(n24) );
  NAND2X2M U21 ( .A(n26), .B(n16), .Y(n25) );
  NAND2X2M U22 ( .A(n26), .B(n18), .Y(n28) );
  NAND2X2M U23 ( .A(n30), .B(n23), .Y(n35) );
  NAND2X2M U24 ( .A(n32), .B(n23), .Y(n36) );
  NAND2X2M U25 ( .A(n30), .B(n26), .Y(n37) );
  NAND2X2M U26 ( .A(n32), .B(n26), .Y(n39) );
  NAND2X2M U27 ( .A(n15), .B(n16), .Y(n14) );
  NOR2BX2M U28 ( .AN(WrEn), .B(RdEn), .Y(n13) );
  AND2X2M U29 ( .A(n27), .B(N11), .Y(n18) );
  AND2X2M U30 ( .A(n38), .B(N11), .Y(n32) );
  BUFX2M U31 ( .A(n220), .Y(n206) );
  BUFX2M U32 ( .A(n220), .Y(n207) );
  BUFX2M U33 ( .A(n219), .Y(n208) );
  BUFX2M U34 ( .A(n219), .Y(n209) );
  BUFX2M U35 ( .A(n218), .Y(n210) );
  BUFX2M U36 ( .A(n218), .Y(n211) );
  BUFX2M U37 ( .A(n217), .Y(n212) );
  BUFX2M U38 ( .A(n217), .Y(n213) );
  BUFX2M U39 ( .A(n216), .Y(n214) );
  BUFX2M U40 ( .A(n216), .Y(n215) );
  INVX2M U41 ( .A(WrData[0]), .Y(n228) );
  INVX2M U42 ( .A(WrData[2]), .Y(n226) );
  INVX2M U43 ( .A(WrData[4]), .Y(n224) );
  INVX2M U44 ( .A(WrData[6]), .Y(n222) );
  INVX2M U45 ( .A(WrData[1]), .Y(n227) );
  INVX2M U46 ( .A(WrData[3]), .Y(n225) );
  INVX2M U47 ( .A(WrData[5]), .Y(n223) );
  INVX2M U48 ( .A(WrData[7]), .Y(n221) );
  NOR2BX2M U49 ( .AN(n13), .B(N14), .Y(n27) );
  AND2X2M U50 ( .A(N13), .B(n205), .Y(n23) );
  AND2X2M U51 ( .A(N13), .B(n200), .Y(n26) );
  AND2X2M U52 ( .A(n27), .B(n204), .Y(n16) );
  AND2X2M U53 ( .A(n38), .B(n204), .Y(n30) );
  AND2X2M U54 ( .A(N14), .B(n13), .Y(n38) );
  BUFX2M U55 ( .A(RST), .Y(n219) );
  BUFX2M U56 ( .A(RST), .Y(n218) );
  BUFX2M U57 ( .A(RST), .Y(n217) );
  BUFX2M U58 ( .A(RST), .Y(n216) );
  BUFX2M U59 ( .A(RST), .Y(n220) );
  MX4X1M U60 ( .A(REG0[1]), .B(REG1[1]), .C(REG2[1]), .D(REG3[1]), .S0(n202), 
        .S1(n200), .Y(n8) );
  MX4X1M U61 ( .A(\Reg_file[4][0] ), .B(\Reg_file[5][0] ), .C(\Reg_file[6][0] ), .D(\Reg_file[7][0] ), .S0(N11), .S1(n200), .Y(n3) );
  MX4X1M U62 ( .A(\Reg_file[4][1] ), .B(\Reg_file[5][1] ), .C(\Reg_file[6][1] ), .D(\Reg_file[7][1] ), .S0(n202), .S1(n200), .Y(n7) );
  MX4X1M U63 ( .A(\Reg_file[4][2] ), .B(\Reg_file[5][2] ), .C(\Reg_file[6][2] ), .D(\Reg_file[7][2] ), .S0(n202), .S1(N12), .Y(n177) );
  MX4X1M U64 ( .A(\Reg_file[4][3] ), .B(\Reg_file[5][3] ), .C(\Reg_file[6][3] ), .D(\Reg_file[7][3] ), .S0(n202), .S1(N12), .Y(n181) );
  MX4X1M U65 ( .A(\Reg_file[4][4] ), .B(\Reg_file[5][4] ), .C(\Reg_file[6][4] ), .D(\Reg_file[7][4] ), .S0(n202), .S1(N12), .Y(n185) );
  MX4X1M U66 ( .A(\Reg_file[4][5] ), .B(\Reg_file[5][5] ), .C(\Reg_file[6][5] ), .D(\Reg_file[7][5] ), .S0(n203), .S1(N12), .Y(n189) );
  MX4X1M U67 ( .A(\Reg_file[4][6] ), .B(\Reg_file[5][6] ), .C(\Reg_file[6][6] ), .D(\Reg_file[7][6] ), .S0(n203), .S1(n200), .Y(n193) );
  MX4X1M U68 ( .A(\Reg_file[4][7] ), .B(\Reg_file[5][7] ), .C(\Reg_file[6][7] ), .D(\Reg_file[7][7] ), .S0(n203), .S1(N12), .Y(n197) );
  MX4X1M U69 ( .A(\Reg_file[12][0] ), .B(\Reg_file[13][0] ), .C(
        \Reg_file[14][0] ), .D(\Reg_file[15][0] ), .S0(n203), .S1(n200), .Y(n1) );
  MX4X1M U70 ( .A(\Reg_file[12][2] ), .B(\Reg_file[13][2] ), .C(
        \Reg_file[14][2] ), .D(\Reg_file[15][2] ), .S0(n202), .S1(n200), .Y(n9) );
  MX4X1M U71 ( .A(\Reg_file[12][3] ), .B(\Reg_file[13][3] ), .C(
        \Reg_file[14][3] ), .D(\Reg_file[15][3] ), .S0(n202), .S1(n200), .Y(
        n179) );
  MX4X1M U72 ( .A(\Reg_file[12][4] ), .B(\Reg_file[13][4] ), .C(
        \Reg_file[14][4] ), .D(\Reg_file[15][4] ), .S0(n202), .S1(n200), .Y(
        n183) );
  MX4X1M U73 ( .A(\Reg_file[12][5] ), .B(\Reg_file[13][5] ), .C(
        \Reg_file[14][5] ), .D(\Reg_file[15][5] ), .S0(n203), .S1(n200), .Y(
        n187) );
  MX4X1M U74 ( .A(\Reg_file[12][6] ), .B(\Reg_file[13][6] ), .C(
        \Reg_file[14][6] ), .D(\Reg_file[15][6] ), .S0(n203), .S1(n200), .Y(
        n191) );
  MX4X1M U75 ( .A(\Reg_file[12][7] ), .B(\Reg_file[13][7] ), .C(
        \Reg_file[14][7] ), .D(\Reg_file[15][7] ), .S0(n203), .S1(n200), .Y(
        n195) );
  AO22X1M U76 ( .A0(RdData[0]), .A1(n11), .B0(N43), .B1(n12), .Y(n40) );
  MX4X1M U77 ( .A(n4), .B(n2), .C(n3), .D(n1), .S0(N14), .S1(N13), .Y(N43) );
  MX4X1M U78 ( .A(REG0[0]), .B(REG1[0]), .C(REG2[0]), .D(REG3[0]), .S0(N11), 
        .S1(n200), .Y(n4) );
  MX4X1M U79 ( .A(\Reg_file[8][0] ), .B(\Reg_file[9][0] ), .C(
        \Reg_file[10][0] ), .D(\Reg_file[11][0] ), .S0(N11), .S1(n200), .Y(n2)
         );
  AO22X1M U80 ( .A0(RdData[1]), .A1(n11), .B0(N42), .B1(n12), .Y(n41) );
  MX4X1M U81 ( .A(n8), .B(n6), .C(n7), .D(n5), .S0(N14), .S1(N13), .Y(N42) );
  MX4X1M U82 ( .A(\Reg_file[8][1] ), .B(\Reg_file[9][1] ), .C(
        \Reg_file[10][1] ), .D(\Reg_file[11][1] ), .S0(N11), .S1(n200), .Y(n6)
         );
  MX4X1M U83 ( .A(\Reg_file[12][1] ), .B(\Reg_file[13][1] ), .C(
        \Reg_file[14][1] ), .D(\Reg_file[15][1] ), .S0(n202), .S1(n200), .Y(n5) );
  AO22X1M U84 ( .A0(RdData[2]), .A1(n11), .B0(N41), .B1(n12), .Y(n42) );
  MX4X1M U85 ( .A(n178), .B(n10), .C(n177), .D(n9), .S0(N14), .S1(N13), .Y(N41) );
  MX4X1M U86 ( .A(REG0[2]), .B(REG1[2]), .C(REG2[2]), .D(REG3[2]), .S0(n202), 
        .S1(N12), .Y(n178) );
  MX4X1M U87 ( .A(\Reg_file[8][2] ), .B(\Reg_file[9][2] ), .C(
        \Reg_file[10][2] ), .D(\Reg_file[11][2] ), .S0(n202), .S1(N12), .Y(n10) );
  AO22X1M U88 ( .A0(RdData[3]), .A1(n11), .B0(N40), .B1(n12), .Y(n43) );
  MX4X1M U89 ( .A(n182), .B(n180), .C(n181), .D(n179), .S0(N14), .S1(N13), .Y(
        N40) );
  MX4X1M U90 ( .A(REG0[3]), .B(REG1[3]), .C(REG2[3]), .D(REG3[3]), .S0(n202), 
        .S1(N12), .Y(n182) );
  MX4X1M U91 ( .A(\Reg_file[8][3] ), .B(\Reg_file[9][3] ), .C(
        \Reg_file[10][3] ), .D(\Reg_file[11][3] ), .S0(n202), .S1(N12), .Y(
        n180) );
  AO22X1M U92 ( .A0(RdData[4]), .A1(n11), .B0(N39), .B1(n12), .Y(n44) );
  MX4X1M U93 ( .A(n186), .B(n184), .C(n185), .D(n183), .S0(N14), .S1(N13), .Y(
        N39) );
  MX4X1M U94 ( .A(REG0[4]), .B(REG1[4]), .C(REG2[4]), .D(REG3[4]), .S0(n203), 
        .S1(N12), .Y(n186) );
  MX4X1M U95 ( .A(\Reg_file[8][4] ), .B(\Reg_file[9][4] ), .C(
        \Reg_file[10][4] ), .D(\Reg_file[11][4] ), .S0(n202), .S1(N12), .Y(
        n184) );
  AO22X1M U96 ( .A0(RdData[5]), .A1(n11), .B0(N38), .B1(n12), .Y(n45) );
  MX4X1M U97 ( .A(n190), .B(n188), .C(n189), .D(n187), .S0(N14), .S1(N13), .Y(
        N38) );
  MX4X1M U98 ( .A(REG0[5]), .B(REG1[5]), .C(REG2[5]), .D(REG3[5]), .S0(n203), 
        .S1(N12), .Y(n190) );
  MX4X1M U99 ( .A(\Reg_file[8][5] ), .B(\Reg_file[9][5] ), .C(
        \Reg_file[10][5] ), .D(\Reg_file[11][5] ), .S0(n203), .S1(N12), .Y(
        n188) );
  AO22X1M U100 ( .A0(RdData[6]), .A1(n11), .B0(N37), .B1(n12), .Y(n46) );
  MX4X1M U101 ( .A(n194), .B(n192), .C(n193), .D(n191), .S0(N14), .S1(N13), 
        .Y(N37) );
  MX4X1M U102 ( .A(REG0[6]), .B(REG1[6]), .C(REG2[6]), .D(REG3[6]), .S0(n203), 
        .S1(N12), .Y(n194) );
  MX4X1M U103 ( .A(\Reg_file[8][6] ), .B(\Reg_file[9][6] ), .C(
        \Reg_file[10][6] ), .D(\Reg_file[11][6] ), .S0(n203), .S1(N12), .Y(
        n192) );
  AO22X1M U104 ( .A0(RdData[7]), .A1(n11), .B0(N36), .B1(n12), .Y(n47) );
  MX4X1M U105 ( .A(n198), .B(n196), .C(n197), .D(n195), .S0(N14), .S1(N13), 
        .Y(N36) );
  MX4X1M U106 ( .A(REG0[7]), .B(REG1[7]), .C(REG2[7]), .D(REG3[7]), .S0(n203), 
        .S1(N12), .Y(n198) );
  MX4X1M U107 ( .A(\Reg_file[8][7] ), .B(\Reg_file[9][7] ), .C(
        \Reg_file[10][7] ), .D(\Reg_file[11][7] ), .S0(n203), .S1(N12), .Y(
        n196) );
  INVX2M U108 ( .A(N12), .Y(n205) );
  INVX2M U109 ( .A(N11), .Y(n204) );
  OAI2BB2X1M U110 ( .B0(n14), .B1(n228), .A0N(REG0[0]), .A1N(n14), .Y(n49) );
  OAI2BB2X1M U111 ( .B0(n14), .B1(n227), .A0N(REG0[1]), .A1N(n14), .Y(n50) );
  OAI2BB2X1M U112 ( .B0(n14), .B1(n226), .A0N(REG0[2]), .A1N(n14), .Y(n51) );
  OAI2BB2X1M U113 ( .B0(n14), .B1(n225), .A0N(REG0[3]), .A1N(n14), .Y(n52) );
  OAI2BB2X1M U114 ( .B0(n14), .B1(n224), .A0N(REG0[4]), .A1N(n14), .Y(n53) );
  OAI2BB2X1M U115 ( .B0(n14), .B1(n223), .A0N(REG0[5]), .A1N(n14), .Y(n54) );
  OAI2BB2X1M U116 ( .B0(n14), .B1(n222), .A0N(REG0[6]), .A1N(n14), .Y(n55) );
  OAI2BB2X1M U117 ( .B0(n14), .B1(n221), .A0N(REG0[7]), .A1N(n14), .Y(n56) );
  OAI2BB2X1M U118 ( .B0(n227), .B1(n19), .A0N(REG2[1]), .A1N(n19), .Y(n66) );
  OAI2BB2X1M U119 ( .B0(n226), .B1(n19), .A0N(REG2[2]), .A1N(n19), .Y(n67) );
  OAI2BB2X1M U120 ( .B0(n225), .B1(n19), .A0N(REG2[3]), .A1N(n19), .Y(n68) );
  OAI2BB2X1M U121 ( .B0(n224), .B1(n19), .A0N(REG2[4]), .A1N(n19), .Y(n69) );
  OAI2BB2X1M U122 ( .B0(n223), .B1(n19), .A0N(REG2[5]), .A1N(n19), .Y(n70) );
  OAI2BB2X1M U123 ( .B0(n222), .B1(n19), .A0N(REG2[6]), .A1N(n19), .Y(n71) );
  OAI2BB2X1M U124 ( .B0(n228), .B1(n21), .A0N(REG3[0]), .A1N(n21), .Y(n73) );
  OAI2BB2X1M U125 ( .B0(n227), .B1(n21), .A0N(REG3[1]), .A1N(n21), .Y(n74) );
  OAI2BB2X1M U126 ( .B0(n226), .B1(n21), .A0N(REG3[2]), .A1N(n21), .Y(n75) );
  OAI2BB2X1M U127 ( .B0(n225), .B1(n21), .A0N(REG3[3]), .A1N(n21), .Y(n76) );
  OAI2BB2X1M U128 ( .B0(n224), .B1(n21), .A0N(REG3[4]), .A1N(n21), .Y(n77) );
  OAI2BB2X1M U129 ( .B0(n222), .B1(n21), .A0N(REG3[6]), .A1N(n21), .Y(n79) );
  OAI2BB2X1M U130 ( .B0(n221), .B1(n21), .A0N(REG3[7]), .A1N(n21), .Y(n80) );
  OAI2BB2X1M U131 ( .B0(n228), .B1(n17), .A0N(REG1[0]), .A1N(n17), .Y(n57) );
  OAI2BB2X1M U132 ( .B0(n227), .B1(n17), .A0N(REG1[1]), .A1N(n17), .Y(n58) );
  OAI2BB2X1M U133 ( .B0(n226), .B1(n17), .A0N(REG1[2]), .A1N(n17), .Y(n59) );
  OAI2BB2X1M U134 ( .B0(n225), .B1(n17), .A0N(REG1[3]), .A1N(n17), .Y(n60) );
  OAI2BB2X1M U135 ( .B0(n224), .B1(n17), .A0N(REG1[4]), .A1N(n17), .Y(n61) );
  OAI2BB2X1M U136 ( .B0(n223), .B1(n17), .A0N(REG1[5]), .A1N(n17), .Y(n62) );
  OAI2BB2X1M U137 ( .B0(n222), .B1(n17), .A0N(REG1[6]), .A1N(n17), .Y(n63) );
  OAI2BB2X1M U138 ( .B0(n221), .B1(n17), .A0N(REG1[7]), .A1N(n17), .Y(n64) );
  OAI2BB2X1M U139 ( .B0(n228), .B1(n29), .A0N(\Reg_file[8][0] ), .A1N(n29), 
        .Y(n113) );
  OAI2BB2X1M U140 ( .B0(n227), .B1(n29), .A0N(\Reg_file[8][1] ), .A1N(n29), 
        .Y(n114) );
  OAI2BB2X1M U141 ( .B0(n226), .B1(n29), .A0N(\Reg_file[8][2] ), .A1N(n29), 
        .Y(n115) );
  OAI2BB2X1M U142 ( .B0(n225), .B1(n29), .A0N(\Reg_file[8][3] ), .A1N(n29), 
        .Y(n116) );
  OAI2BB2X1M U143 ( .B0(n224), .B1(n29), .A0N(\Reg_file[8][4] ), .A1N(n29), 
        .Y(n117) );
  OAI2BB2X1M U144 ( .B0(n223), .B1(n29), .A0N(\Reg_file[8][5] ), .A1N(n29), 
        .Y(n118) );
  OAI2BB2X1M U145 ( .B0(n222), .B1(n29), .A0N(\Reg_file[8][6] ), .A1N(n29), 
        .Y(n119) );
  OAI2BB2X1M U146 ( .B0(n221), .B1(n29), .A0N(\Reg_file[8][7] ), .A1N(n29), 
        .Y(n120) );
  OAI2BB2X1M U147 ( .B0(n228), .B1(n31), .A0N(\Reg_file[9][0] ), .A1N(n31), 
        .Y(n121) );
  OAI2BB2X1M U148 ( .B0(n227), .B1(n31), .A0N(\Reg_file[9][1] ), .A1N(n31), 
        .Y(n122) );
  OAI2BB2X1M U149 ( .B0(n226), .B1(n31), .A0N(\Reg_file[9][2] ), .A1N(n31), 
        .Y(n123) );
  OAI2BB2X1M U150 ( .B0(n225), .B1(n31), .A0N(\Reg_file[9][3] ), .A1N(n31), 
        .Y(n124) );
  OAI2BB2X1M U151 ( .B0(n224), .B1(n31), .A0N(\Reg_file[9][4] ), .A1N(n31), 
        .Y(n125) );
  OAI2BB2X1M U152 ( .B0(n223), .B1(n31), .A0N(\Reg_file[9][5] ), .A1N(n31), 
        .Y(n126) );
  OAI2BB2X1M U153 ( .B0(n222), .B1(n31), .A0N(\Reg_file[9][6] ), .A1N(n31), 
        .Y(n127) );
  OAI2BB2X1M U154 ( .B0(n221), .B1(n31), .A0N(\Reg_file[9][7] ), .A1N(n31), 
        .Y(n128) );
  OAI2BB2X1M U155 ( .B0(n228), .B1(n33), .A0N(\Reg_file[10][0] ), .A1N(n33), 
        .Y(n129) );
  OAI2BB2X1M U156 ( .B0(n227), .B1(n33), .A0N(\Reg_file[10][1] ), .A1N(n33), 
        .Y(n130) );
  OAI2BB2X1M U157 ( .B0(n226), .B1(n33), .A0N(\Reg_file[10][2] ), .A1N(n33), 
        .Y(n131) );
  OAI2BB2X1M U158 ( .B0(n225), .B1(n33), .A0N(\Reg_file[10][3] ), .A1N(n33), 
        .Y(n132) );
  OAI2BB2X1M U159 ( .B0(n224), .B1(n33), .A0N(\Reg_file[10][4] ), .A1N(n33), 
        .Y(n133) );
  OAI2BB2X1M U160 ( .B0(n223), .B1(n33), .A0N(\Reg_file[10][5] ), .A1N(n33), 
        .Y(n134) );
  OAI2BB2X1M U161 ( .B0(n222), .B1(n33), .A0N(\Reg_file[10][6] ), .A1N(n33), 
        .Y(n135) );
  OAI2BB2X1M U162 ( .B0(n221), .B1(n33), .A0N(\Reg_file[10][7] ), .A1N(n33), 
        .Y(n136) );
  OAI2BB2X1M U163 ( .B0(n228), .B1(n34), .A0N(\Reg_file[11][0] ), .A1N(n34), 
        .Y(n137) );
  OAI2BB2X1M U164 ( .B0(n227), .B1(n34), .A0N(\Reg_file[11][1] ), .A1N(n34), 
        .Y(n138) );
  OAI2BB2X1M U165 ( .B0(n226), .B1(n34), .A0N(\Reg_file[11][2] ), .A1N(n34), 
        .Y(n139) );
  OAI2BB2X1M U166 ( .B0(n225), .B1(n34), .A0N(\Reg_file[11][3] ), .A1N(n34), 
        .Y(n140) );
  OAI2BB2X1M U167 ( .B0(n224), .B1(n34), .A0N(\Reg_file[11][4] ), .A1N(n34), 
        .Y(n141) );
  OAI2BB2X1M U168 ( .B0(n223), .B1(n34), .A0N(\Reg_file[11][5] ), .A1N(n34), 
        .Y(n142) );
  OAI2BB2X1M U169 ( .B0(n222), .B1(n34), .A0N(\Reg_file[11][6] ), .A1N(n34), 
        .Y(n143) );
  OAI2BB2X1M U170 ( .B0(n221), .B1(n34), .A0N(\Reg_file[11][7] ), .A1N(n34), 
        .Y(n144) );
  OAI2BB2X1M U171 ( .B0(n228), .B1(n22), .A0N(\Reg_file[4][0] ), .A1N(n22), 
        .Y(n81) );
  OAI2BB2X1M U172 ( .B0(n227), .B1(n22), .A0N(\Reg_file[4][1] ), .A1N(n22), 
        .Y(n82) );
  OAI2BB2X1M U173 ( .B0(n226), .B1(n22), .A0N(\Reg_file[4][2] ), .A1N(n22), 
        .Y(n83) );
  OAI2BB2X1M U174 ( .B0(n225), .B1(n22), .A0N(\Reg_file[4][3] ), .A1N(n22), 
        .Y(n84) );
  OAI2BB2X1M U175 ( .B0(n224), .B1(n22), .A0N(\Reg_file[4][4] ), .A1N(n22), 
        .Y(n85) );
  OAI2BB2X1M U176 ( .B0(n223), .B1(n22), .A0N(\Reg_file[4][5] ), .A1N(n22), 
        .Y(n86) );
  OAI2BB2X1M U177 ( .B0(n222), .B1(n22), .A0N(\Reg_file[4][6] ), .A1N(n22), 
        .Y(n87) );
  OAI2BB2X1M U178 ( .B0(n221), .B1(n22), .A0N(\Reg_file[4][7] ), .A1N(n22), 
        .Y(n88) );
  OAI2BB2X1M U179 ( .B0(n228), .B1(n24), .A0N(\Reg_file[5][0] ), .A1N(n24), 
        .Y(n89) );
  OAI2BB2X1M U180 ( .B0(n227), .B1(n24), .A0N(\Reg_file[5][1] ), .A1N(n24), 
        .Y(n90) );
  OAI2BB2X1M U181 ( .B0(n226), .B1(n24), .A0N(\Reg_file[5][2] ), .A1N(n24), 
        .Y(n91) );
  OAI2BB2X1M U182 ( .B0(n225), .B1(n24), .A0N(\Reg_file[5][3] ), .A1N(n24), 
        .Y(n92) );
  OAI2BB2X1M U183 ( .B0(n224), .B1(n24), .A0N(\Reg_file[5][4] ), .A1N(n24), 
        .Y(n93) );
  OAI2BB2X1M U184 ( .B0(n223), .B1(n24), .A0N(\Reg_file[5][5] ), .A1N(n24), 
        .Y(n94) );
  OAI2BB2X1M U185 ( .B0(n222), .B1(n24), .A0N(\Reg_file[5][6] ), .A1N(n24), 
        .Y(n95) );
  OAI2BB2X1M U186 ( .B0(n221), .B1(n24), .A0N(\Reg_file[5][7] ), .A1N(n24), 
        .Y(n96) );
  OAI2BB2X1M U187 ( .B0(n228), .B1(n25), .A0N(\Reg_file[6][0] ), .A1N(n25), 
        .Y(n97) );
  OAI2BB2X1M U188 ( .B0(n227), .B1(n25), .A0N(\Reg_file[6][1] ), .A1N(n25), 
        .Y(n98) );
  OAI2BB2X1M U189 ( .B0(n226), .B1(n25), .A0N(\Reg_file[6][2] ), .A1N(n25), 
        .Y(n99) );
  OAI2BB2X1M U190 ( .B0(n225), .B1(n25), .A0N(\Reg_file[6][3] ), .A1N(n25), 
        .Y(n100) );
  OAI2BB2X1M U191 ( .B0(n224), .B1(n25), .A0N(\Reg_file[6][4] ), .A1N(n25), 
        .Y(n101) );
  OAI2BB2X1M U192 ( .B0(n223), .B1(n25), .A0N(\Reg_file[6][5] ), .A1N(n25), 
        .Y(n102) );
  OAI2BB2X1M U193 ( .B0(n222), .B1(n25), .A0N(\Reg_file[6][6] ), .A1N(n25), 
        .Y(n103) );
  OAI2BB2X1M U194 ( .B0(n221), .B1(n25), .A0N(\Reg_file[6][7] ), .A1N(n25), 
        .Y(n104) );
  OAI2BB2X1M U195 ( .B0(n228), .B1(n28), .A0N(\Reg_file[7][0] ), .A1N(n28), 
        .Y(n105) );
  OAI2BB2X1M U196 ( .B0(n227), .B1(n28), .A0N(\Reg_file[7][1] ), .A1N(n28), 
        .Y(n106) );
  OAI2BB2X1M U197 ( .B0(n226), .B1(n28), .A0N(\Reg_file[7][2] ), .A1N(n28), 
        .Y(n107) );
  OAI2BB2X1M U198 ( .B0(n225), .B1(n28), .A0N(\Reg_file[7][3] ), .A1N(n28), 
        .Y(n108) );
  OAI2BB2X1M U199 ( .B0(n224), .B1(n28), .A0N(\Reg_file[7][4] ), .A1N(n28), 
        .Y(n109) );
  OAI2BB2X1M U200 ( .B0(n223), .B1(n28), .A0N(\Reg_file[7][5] ), .A1N(n28), 
        .Y(n110) );
  OAI2BB2X1M U201 ( .B0(n222), .B1(n28), .A0N(\Reg_file[7][6] ), .A1N(n28), 
        .Y(n111) );
  OAI2BB2X1M U202 ( .B0(n221), .B1(n28), .A0N(\Reg_file[7][7] ), .A1N(n28), 
        .Y(n112) );
  OAI2BB2X1M U203 ( .B0(n228), .B1(n35), .A0N(\Reg_file[12][0] ), .A1N(n35), 
        .Y(n145) );
  OAI2BB2X1M U204 ( .B0(n227), .B1(n35), .A0N(\Reg_file[12][1] ), .A1N(n35), 
        .Y(n146) );
  OAI2BB2X1M U205 ( .B0(n226), .B1(n35), .A0N(\Reg_file[12][2] ), .A1N(n35), 
        .Y(n147) );
  OAI2BB2X1M U206 ( .B0(n225), .B1(n35), .A0N(\Reg_file[12][3] ), .A1N(n35), 
        .Y(n148) );
  OAI2BB2X1M U207 ( .B0(n224), .B1(n35), .A0N(\Reg_file[12][4] ), .A1N(n35), 
        .Y(n149) );
  OAI2BB2X1M U208 ( .B0(n223), .B1(n35), .A0N(\Reg_file[12][5] ), .A1N(n35), 
        .Y(n150) );
  OAI2BB2X1M U209 ( .B0(n222), .B1(n35), .A0N(\Reg_file[12][6] ), .A1N(n35), 
        .Y(n151) );
  OAI2BB2X1M U210 ( .B0(n221), .B1(n35), .A0N(\Reg_file[12][7] ), .A1N(n35), 
        .Y(n152) );
  OAI2BB2X1M U211 ( .B0(n228), .B1(n36), .A0N(\Reg_file[13][0] ), .A1N(n36), 
        .Y(n153) );
  OAI2BB2X1M U212 ( .B0(n227), .B1(n36), .A0N(\Reg_file[13][1] ), .A1N(n36), 
        .Y(n154) );
  OAI2BB2X1M U213 ( .B0(n226), .B1(n36), .A0N(\Reg_file[13][2] ), .A1N(n36), 
        .Y(n155) );
  OAI2BB2X1M U214 ( .B0(n225), .B1(n36), .A0N(\Reg_file[13][3] ), .A1N(n36), 
        .Y(n156) );
  OAI2BB2X1M U215 ( .B0(n224), .B1(n36), .A0N(\Reg_file[13][4] ), .A1N(n36), 
        .Y(n157) );
  OAI2BB2X1M U216 ( .B0(n223), .B1(n36), .A0N(\Reg_file[13][5] ), .A1N(n36), 
        .Y(n158) );
  OAI2BB2X1M U217 ( .B0(n222), .B1(n36), .A0N(\Reg_file[13][6] ), .A1N(n36), 
        .Y(n159) );
  OAI2BB2X1M U218 ( .B0(n221), .B1(n36), .A0N(\Reg_file[13][7] ), .A1N(n36), 
        .Y(n160) );
  OAI2BB2X1M U219 ( .B0(n228), .B1(n37), .A0N(\Reg_file[14][0] ), .A1N(n37), 
        .Y(n161) );
  OAI2BB2X1M U220 ( .B0(n227), .B1(n37), .A0N(\Reg_file[14][1] ), .A1N(n37), 
        .Y(n162) );
  OAI2BB2X1M U221 ( .B0(n226), .B1(n37), .A0N(\Reg_file[14][2] ), .A1N(n37), 
        .Y(n163) );
  OAI2BB2X1M U222 ( .B0(n225), .B1(n37), .A0N(\Reg_file[14][3] ), .A1N(n37), 
        .Y(n164) );
  OAI2BB2X1M U223 ( .B0(n224), .B1(n37), .A0N(\Reg_file[14][4] ), .A1N(n37), 
        .Y(n165) );
  OAI2BB2X1M U224 ( .B0(n223), .B1(n37), .A0N(\Reg_file[14][5] ), .A1N(n37), 
        .Y(n166) );
  OAI2BB2X1M U225 ( .B0(n222), .B1(n37), .A0N(\Reg_file[14][6] ), .A1N(n37), 
        .Y(n167) );
  OAI2BB2X1M U226 ( .B0(n221), .B1(n37), .A0N(\Reg_file[14][7] ), .A1N(n37), 
        .Y(n168) );
  OAI2BB2X1M U227 ( .B0(n228), .B1(n39), .A0N(\Reg_file[15][0] ), .A1N(n39), 
        .Y(n169) );
  OAI2BB2X1M U228 ( .B0(n227), .B1(n39), .A0N(\Reg_file[15][1] ), .A1N(n39), 
        .Y(n170) );
  OAI2BB2X1M U229 ( .B0(n226), .B1(n39), .A0N(\Reg_file[15][2] ), .A1N(n39), 
        .Y(n171) );
  OAI2BB2X1M U230 ( .B0(n225), .B1(n39), .A0N(\Reg_file[15][3] ), .A1N(n39), 
        .Y(n172) );
  OAI2BB2X1M U231 ( .B0(n224), .B1(n39), .A0N(\Reg_file[15][4] ), .A1N(n39), 
        .Y(n173) );
  OAI2BB2X1M U232 ( .B0(n223), .B1(n39), .A0N(\Reg_file[15][5] ), .A1N(n39), 
        .Y(n174) );
  OAI2BB2X1M U233 ( .B0(n222), .B1(n39), .A0N(\Reg_file[15][6] ), .A1N(n39), 
        .Y(n175) );
  OAI2BB2X1M U234 ( .B0(n221), .B1(n39), .A0N(\Reg_file[15][7] ), .A1N(n39), 
        .Y(n176) );
  OAI2BB2X1M U235 ( .B0(n228), .B1(n19), .A0N(REG2[0]), .A1N(n19), .Y(n65) );
  OAI2BB2X1M U236 ( .B0(n221), .B1(n19), .A0N(REG2[7]), .A1N(n19), .Y(n72) );
  OAI2BB2X1M U237 ( .B0(n223), .B1(n21), .A0N(REG3[5]), .A1N(n21), .Y(n78) );
  AO21XLM U238 ( .A0(RdData_VLD), .A1(n13), .B0(n12), .Y(n48) );
endmodule


module ALU_16B_DW_div_uns_0 ( a, b, quotient, remainder, divide_by_0 );
  input [7:0] a;
  input [7:0] b;
  output [7:0] quotient;
  output [7:0] remainder;
  output divide_by_0;
  wire   \u_div/SumTmp[1][0] , \u_div/SumTmp[1][1] , \u_div/SumTmp[1][2] ,
         \u_div/SumTmp[1][3] , \u_div/SumTmp[1][4] , \u_div/SumTmp[1][5] ,
         \u_div/SumTmp[1][6] , \u_div/SumTmp[2][0] , \u_div/SumTmp[2][1] ,
         \u_div/SumTmp[2][2] , \u_div/SumTmp[2][3] , \u_div/SumTmp[2][4] ,
         \u_div/SumTmp[2][5] , \u_div/SumTmp[3][0] , \u_div/SumTmp[3][1] ,
         \u_div/SumTmp[3][2] , \u_div/SumTmp[3][3] , \u_div/SumTmp[3][4] ,
         \u_div/SumTmp[4][0] , \u_div/SumTmp[4][1] , \u_div/SumTmp[4][2] ,
         \u_div/SumTmp[4][3] , \u_div/SumTmp[5][0] , \u_div/SumTmp[5][1] ,
         \u_div/SumTmp[5][2] , \u_div/SumTmp[6][0] , \u_div/SumTmp[6][1] ,
         \u_div/SumTmp[7][0] , \u_div/CryTmp[0][1] , \u_div/CryTmp[0][2] ,
         \u_div/CryTmp[0][3] , \u_div/CryTmp[0][4] , \u_div/CryTmp[0][5] ,
         \u_div/CryTmp[0][6] , \u_div/CryTmp[0][7] , \u_div/CryTmp[1][1] ,
         \u_div/CryTmp[1][2] , \u_div/CryTmp[1][3] , \u_div/CryTmp[1][4] ,
         \u_div/CryTmp[1][5] , \u_div/CryTmp[1][6] , \u_div/CryTmp[1][7] ,
         \u_div/CryTmp[2][1] , \u_div/CryTmp[2][2] , \u_div/CryTmp[2][3] ,
         \u_div/CryTmp[2][4] , \u_div/CryTmp[2][5] , \u_div/CryTmp[2][6] ,
         \u_div/CryTmp[3][1] , \u_div/CryTmp[3][2] , \u_div/CryTmp[3][3] ,
         \u_div/CryTmp[3][4] , \u_div/CryTmp[3][5] , \u_div/CryTmp[4][1] ,
         \u_div/CryTmp[4][2] , \u_div/CryTmp[4][3] , \u_div/CryTmp[4][4] ,
         \u_div/CryTmp[5][1] , \u_div/CryTmp[5][2] , \u_div/CryTmp[5][3] ,
         \u_div/CryTmp[6][1] , \u_div/CryTmp[6][2] , \u_div/CryTmp[7][1] ,
         \u_div/PartRem[1][1] , \u_div/PartRem[1][2] , \u_div/PartRem[1][3] ,
         \u_div/PartRem[1][4] , \u_div/PartRem[1][5] , \u_div/PartRem[1][6] ,
         \u_div/PartRem[1][7] , \u_div/PartRem[2][1] , \u_div/PartRem[2][2] ,
         \u_div/PartRem[2][3] , \u_div/PartRem[2][4] , \u_div/PartRem[2][5] ,
         \u_div/PartRem[2][6] , \u_div/PartRem[3][1] , \u_div/PartRem[3][2] ,
         \u_div/PartRem[3][3] , \u_div/PartRem[3][4] , \u_div/PartRem[3][5] ,
         \u_div/PartRem[4][1] , \u_div/PartRem[4][2] , \u_div/PartRem[4][3] ,
         \u_div/PartRem[4][4] , \u_div/PartRem[5][1] , \u_div/PartRem[5][2] ,
         \u_div/PartRem[5][3] , \u_div/PartRem[6][1] , \u_div/PartRem[6][2] ,
         \u_div/PartRem[7][1] , n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11,
         n12, n13, n14, n15, n16, n17, n18, n19, n20, n21, n22;

  ADDFX2M \u_div/u_fa_PartRem_0_2_5  ( .A(\u_div/PartRem[3][5] ), .B(n14), 
        .CI(\u_div/CryTmp[2][5] ), .CO(\u_div/CryTmp[2][6] ), .S(
        \u_div/SumTmp[2][5] ) );
  ADDFX2M \u_div/u_fa_PartRem_0_4_3  ( .A(\u_div/PartRem[5][3] ), .B(n16), 
        .CI(\u_div/CryTmp[4][3] ), .CO(\u_div/CryTmp[4][4] ), .S(
        \u_div/SumTmp[4][3] ) );
  ADDFX2M \u_div/u_fa_PartRem_0_5_2  ( .A(\u_div/PartRem[6][2] ), .B(n17), 
        .CI(\u_div/CryTmp[5][2] ), .CO(\u_div/CryTmp[5][3] ), .S(
        \u_div/SumTmp[5][2] ) );
  ADDFX2M \u_div/u_fa_PartRem_0_6_1  ( .A(\u_div/PartRem[7][1] ), .B(n18), 
        .CI(\u_div/CryTmp[6][1] ), .CO(\u_div/CryTmp[6][2] ), .S(
        \u_div/SumTmp[6][1] ) );
  ADDFX2M \u_div/u_fa_PartRem_0_3_4  ( .A(\u_div/PartRem[4][4] ), .B(n15), 
        .CI(\u_div/CryTmp[3][4] ), .CO(\u_div/CryTmp[3][5] ), .S(
        \u_div/SumTmp[3][4] ) );
  ADDFX2M \u_div/u_fa_PartRem_0_0_1  ( .A(\u_div/PartRem[1][1] ), .B(n18), 
        .CI(\u_div/CryTmp[0][1] ), .CO(\u_div/CryTmp[0][2] ) );
  ADDFX2M \u_div/u_fa_PartRem_0_0_2  ( .A(\u_div/PartRem[1][2] ), .B(n17), 
        .CI(\u_div/CryTmp[0][2] ), .CO(\u_div/CryTmp[0][3] ) );
  ADDFX2M \u_div/u_fa_PartRem_0_1_1  ( .A(\u_div/PartRem[2][1] ), .B(n18), 
        .CI(\u_div/CryTmp[1][1] ), .CO(\u_div/CryTmp[1][2] ), .S(
        \u_div/SumTmp[1][1] ) );
  ADDFX2M \u_div/u_fa_PartRem_0_2_1  ( .A(\u_div/PartRem[3][1] ), .B(n18), 
        .CI(\u_div/CryTmp[2][1] ), .CO(\u_div/CryTmp[2][2] ), .S(
        \u_div/SumTmp[2][1] ) );
  ADDFX2M \u_div/u_fa_PartRem_0_3_1  ( .A(\u_div/PartRem[4][1] ), .B(n18), 
        .CI(\u_div/CryTmp[3][1] ), .CO(\u_div/CryTmp[3][2] ), .S(
        \u_div/SumTmp[3][1] ) );
  ADDFX2M \u_div/u_fa_PartRem_0_4_1  ( .A(\u_div/PartRem[5][1] ), .B(n18), 
        .CI(\u_div/CryTmp[4][1] ), .CO(\u_div/CryTmp[4][2] ), .S(
        \u_div/SumTmp[4][1] ) );
  ADDFX2M \u_div/u_fa_PartRem_0_5_1  ( .A(\u_div/PartRem[6][1] ), .B(n18), 
        .CI(\u_div/CryTmp[5][1] ), .CO(\u_div/CryTmp[5][2] ), .S(
        \u_div/SumTmp[5][1] ) );
  ADDFX2M \u_div/u_fa_PartRem_0_0_5  ( .A(\u_div/PartRem[1][5] ), .B(n14), 
        .CI(\u_div/CryTmp[0][5] ), .CO(\u_div/CryTmp[0][6] ) );
  ADDFX2M \u_div/u_fa_PartRem_0_0_6  ( .A(\u_div/PartRem[1][6] ), .B(n13), 
        .CI(\u_div/CryTmp[0][6] ), .CO(\u_div/CryTmp[0][7] ) );
  ADDFX2M \u_div/u_fa_PartRem_0_1_5  ( .A(\u_div/PartRem[2][5] ), .B(n14), 
        .CI(\u_div/CryTmp[1][5] ), .CO(\u_div/CryTmp[1][6] ), .S(
        \u_div/SumTmp[1][5] ) );
  ADDFX2M \u_div/u_fa_PartRem_0_0_3  ( .A(\u_div/PartRem[1][3] ), .B(n16), 
        .CI(\u_div/CryTmp[0][3] ), .CO(\u_div/CryTmp[0][4] ) );
  ADDFX2M \u_div/u_fa_PartRem_0_0_4  ( .A(\u_div/PartRem[1][4] ), .B(n15), 
        .CI(\u_div/CryTmp[0][4] ), .CO(\u_div/CryTmp[0][5] ) );
  ADDFX2M \u_div/u_fa_PartRem_0_1_4  ( .A(\u_div/PartRem[2][4] ), .B(n15), 
        .CI(\u_div/CryTmp[1][4] ), .CO(\u_div/CryTmp[1][5] ), .S(
        \u_div/SumTmp[1][4] ) );
  ADDFX2M \u_div/u_fa_PartRem_0_1_3  ( .A(\u_div/PartRem[2][3] ), .B(n16), 
        .CI(\u_div/CryTmp[1][3] ), .CO(\u_div/CryTmp[1][4] ), .S(
        \u_div/SumTmp[1][3] ) );
  ADDFX2M \u_div/u_fa_PartRem_0_1_2  ( .A(\u_div/PartRem[2][2] ), .B(n17), 
        .CI(\u_div/CryTmp[1][2] ), .CO(\u_div/CryTmp[1][3] ), .S(
        \u_div/SumTmp[1][2] ) );
  ADDFX2M \u_div/u_fa_PartRem_0_2_4  ( .A(\u_div/PartRem[3][4] ), .B(n15), 
        .CI(\u_div/CryTmp[2][4] ), .CO(\u_div/CryTmp[2][5] ), .S(
        \u_div/SumTmp[2][4] ) );
  ADDFX2M \u_div/u_fa_PartRem_0_2_3  ( .A(\u_div/PartRem[3][3] ), .B(n16), 
        .CI(\u_div/CryTmp[2][3] ), .CO(\u_div/CryTmp[2][4] ), .S(
        \u_div/SumTmp[2][3] ) );
  ADDFX2M \u_div/u_fa_PartRem_0_2_2  ( .A(\u_div/PartRem[3][2] ), .B(n17), 
        .CI(\u_div/CryTmp[2][2] ), .CO(\u_div/CryTmp[2][3] ), .S(
        \u_div/SumTmp[2][2] ) );
  ADDFX2M \u_div/u_fa_PartRem_0_3_3  ( .A(\u_div/PartRem[4][3] ), .B(n16), 
        .CI(\u_div/CryTmp[3][3] ), .CO(\u_div/CryTmp[3][4] ), .S(
        \u_div/SumTmp[3][3] ) );
  ADDFX2M \u_div/u_fa_PartRem_0_3_2  ( .A(\u_div/PartRem[4][2] ), .B(n17), 
        .CI(\u_div/CryTmp[3][2] ), .CO(\u_div/CryTmp[3][3] ), .S(
        \u_div/SumTmp[3][2] ) );
  ADDFX2M \u_div/u_fa_PartRem_0_4_2  ( .A(\u_div/PartRem[5][2] ), .B(n17), 
        .CI(\u_div/CryTmp[4][2] ), .CO(\u_div/CryTmp[4][3] ), .S(
        \u_div/SumTmp[4][2] ) );
  ADDFX2M \u_div/u_fa_PartRem_0_0_7  ( .A(\u_div/PartRem[1][7] ), .B(n12), 
        .CI(\u_div/CryTmp[0][7] ), .CO(quotient[0]) );
  ADDFX2M \u_div/u_fa_PartRem_0_1_6  ( .A(\u_div/PartRem[2][6] ), .B(n13), 
        .CI(\u_div/CryTmp[1][6] ), .CO(\u_div/CryTmp[1][7] ), .S(
        \u_div/SumTmp[1][6] ) );
  INVX2M U1 ( .A(b[0]), .Y(n19) );
  XNOR2X2M U2 ( .A(n19), .B(a[7]), .Y(\u_div/SumTmp[7][0] ) );
  XNOR2X2M U3 ( .A(n19), .B(a[6]), .Y(\u_div/SumTmp[6][0] ) );
  XNOR2X2M U4 ( .A(n19), .B(a[5]), .Y(\u_div/SumTmp[5][0] ) );
  XNOR2X2M U5 ( .A(n19), .B(a[4]), .Y(\u_div/SumTmp[4][0] ) );
  XNOR2X2M U6 ( .A(n19), .B(a[3]), .Y(\u_div/SumTmp[3][0] ) );
  XNOR2X2M U7 ( .A(n19), .B(a[2]), .Y(\u_div/SumTmp[2][0] ) );
  XNOR2X2M U8 ( .A(n19), .B(a[1]), .Y(\u_div/SumTmp[1][0] ) );
  OR2X2M U9 ( .A(n19), .B(a[7]), .Y(\u_div/CryTmp[7][1] ) );
  INVX2M U10 ( .A(b[1]), .Y(n18) );
  NAND2X2M U11 ( .A(n3), .B(n4), .Y(\u_div/CryTmp[5][1] ) );
  INVX2M U12 ( .A(a[5]), .Y(n4) );
  INVX2M U13 ( .A(n19), .Y(n3) );
  NAND2X2M U14 ( .A(n5), .B(n6), .Y(\u_div/CryTmp[4][1] ) );
  INVX2M U15 ( .A(a[4]), .Y(n6) );
  INVX2M U16 ( .A(n19), .Y(n5) );
  NAND2X2M U17 ( .A(n7), .B(n8), .Y(\u_div/CryTmp[3][1] ) );
  INVX2M U18 ( .A(a[3]), .Y(n8) );
  INVX2M U19 ( .A(n19), .Y(n7) );
  NAND2X2M U20 ( .A(n7), .B(n9), .Y(\u_div/CryTmp[2][1] ) );
  INVX2M U21 ( .A(a[2]), .Y(n9) );
  NAND2X2M U22 ( .A(n7), .B(n10), .Y(\u_div/CryTmp[1][1] ) );
  INVX2M U23 ( .A(a[1]), .Y(n10) );
  NAND2X2M U24 ( .A(n7), .B(n11), .Y(\u_div/CryTmp[0][1] ) );
  NAND2X2M U25 ( .A(n1), .B(n2), .Y(\u_div/CryTmp[6][1] ) );
  INVX2M U26 ( .A(a[6]), .Y(n2) );
  INVX2M U27 ( .A(n19), .Y(n1) );
  INVX2M U28 ( .A(b[6]), .Y(n13) );
  INVX2M U29 ( .A(a[0]), .Y(n11) );
  INVX2M U30 ( .A(b[2]), .Y(n17) );
  INVX2M U31 ( .A(b[3]), .Y(n16) );
  INVX2M U32 ( .A(b[4]), .Y(n15) );
  INVX2M U33 ( .A(b[5]), .Y(n14) );
  INVX2M U34 ( .A(b[7]), .Y(n12) );
  CLKMX2X2M U35 ( .A(\u_div/PartRem[2][6] ), .B(\u_div/SumTmp[1][6] ), .S0(
        quotient[1]), .Y(\u_div/PartRem[1][7] ) );
  CLKMX2X2M U36 ( .A(\u_div/PartRem[3][5] ), .B(\u_div/SumTmp[2][5] ), .S0(
        quotient[2]), .Y(\u_div/PartRem[2][6] ) );
  CLKMX2X2M U37 ( .A(\u_div/PartRem[4][4] ), .B(\u_div/SumTmp[3][4] ), .S0(
        quotient[3]), .Y(\u_div/PartRem[3][5] ) );
  CLKMX2X2M U38 ( .A(\u_div/PartRem[5][3] ), .B(\u_div/SumTmp[4][3] ), .S0(
        quotient[4]), .Y(\u_div/PartRem[4][4] ) );
  CLKMX2X2M U39 ( .A(\u_div/PartRem[6][2] ), .B(\u_div/SumTmp[5][2] ), .S0(
        quotient[5]), .Y(\u_div/PartRem[5][3] ) );
  CLKMX2X2M U40 ( .A(\u_div/PartRem[7][1] ), .B(\u_div/SumTmp[6][1] ), .S0(
        quotient[6]), .Y(\u_div/PartRem[6][2] ) );
  CLKMX2X2M U41 ( .A(a[7]), .B(\u_div/SumTmp[7][0] ), .S0(quotient[7]), .Y(
        \u_div/PartRem[7][1] ) );
  CLKMX2X2M U42 ( .A(\u_div/PartRem[2][5] ), .B(\u_div/SumTmp[1][5] ), .S0(
        quotient[1]), .Y(\u_div/PartRem[1][6] ) );
  CLKMX2X2M U43 ( .A(\u_div/PartRem[3][4] ), .B(\u_div/SumTmp[2][4] ), .S0(
        quotient[2]), .Y(\u_div/PartRem[2][5] ) );
  CLKMX2X2M U44 ( .A(\u_div/PartRem[4][3] ), .B(\u_div/SumTmp[3][3] ), .S0(
        quotient[3]), .Y(\u_div/PartRem[3][4] ) );
  CLKMX2X2M U45 ( .A(\u_div/PartRem[5][2] ), .B(\u_div/SumTmp[4][2] ), .S0(
        quotient[4]), .Y(\u_div/PartRem[4][3] ) );
  CLKMX2X2M U46 ( .A(\u_div/PartRem[6][1] ), .B(\u_div/SumTmp[5][1] ), .S0(
        quotient[5]), .Y(\u_div/PartRem[5][2] ) );
  CLKMX2X2M U47 ( .A(a[6]), .B(\u_div/SumTmp[6][0] ), .S0(quotient[6]), .Y(
        \u_div/PartRem[6][1] ) );
  CLKMX2X2M U48 ( .A(\u_div/PartRem[2][4] ), .B(\u_div/SumTmp[1][4] ), .S0(
        quotient[1]), .Y(\u_div/PartRem[1][5] ) );
  CLKMX2X2M U49 ( .A(\u_div/PartRem[3][3] ), .B(\u_div/SumTmp[2][3] ), .S0(
        quotient[2]), .Y(\u_div/PartRem[2][4] ) );
  CLKMX2X2M U50 ( .A(\u_div/PartRem[4][2] ), .B(\u_div/SumTmp[3][2] ), .S0(
        quotient[3]), .Y(\u_div/PartRem[3][3] ) );
  CLKMX2X2M U51 ( .A(\u_div/PartRem[5][1] ), .B(\u_div/SumTmp[4][1] ), .S0(
        quotient[4]), .Y(\u_div/PartRem[4][2] ) );
  CLKMX2X2M U52 ( .A(a[5]), .B(\u_div/SumTmp[5][0] ), .S0(quotient[5]), .Y(
        \u_div/PartRem[5][1] ) );
  CLKMX2X2M U53 ( .A(\u_div/PartRem[2][3] ), .B(\u_div/SumTmp[1][3] ), .S0(
        quotient[1]), .Y(\u_div/PartRem[1][4] ) );
  CLKMX2X2M U54 ( .A(\u_div/PartRem[3][2] ), .B(\u_div/SumTmp[2][2] ), .S0(
        quotient[2]), .Y(\u_div/PartRem[2][3] ) );
  CLKMX2X2M U55 ( .A(\u_div/PartRem[4][1] ), .B(\u_div/SumTmp[3][1] ), .S0(
        quotient[3]), .Y(\u_div/PartRem[3][2] ) );
  CLKMX2X2M U56 ( .A(a[4]), .B(\u_div/SumTmp[4][0] ), .S0(quotient[4]), .Y(
        \u_div/PartRem[4][1] ) );
  CLKMX2X2M U57 ( .A(\u_div/PartRem[2][2] ), .B(\u_div/SumTmp[1][2] ), .S0(
        quotient[1]), .Y(\u_div/PartRem[1][3] ) );
  CLKMX2X2M U58 ( .A(\u_div/PartRem[3][1] ), .B(\u_div/SumTmp[2][1] ), .S0(
        quotient[2]), .Y(\u_div/PartRem[2][2] ) );
  CLKMX2X2M U59 ( .A(a[3]), .B(\u_div/SumTmp[3][0] ), .S0(quotient[3]), .Y(
        \u_div/PartRem[3][1] ) );
  CLKMX2X2M U60 ( .A(\u_div/PartRem[2][1] ), .B(\u_div/SumTmp[1][1] ), .S0(
        quotient[1]), .Y(\u_div/PartRem[1][2] ) );
  CLKMX2X2M U61 ( .A(a[2]), .B(\u_div/SumTmp[2][0] ), .S0(quotient[2]), .Y(
        \u_div/PartRem[2][1] ) );
  CLKMX2X2M U62 ( .A(a[1]), .B(\u_div/SumTmp[1][0] ), .S0(quotient[1]), .Y(
        \u_div/PartRem[1][1] ) );
  AND4X1M U63 ( .A(\u_div/CryTmp[7][1] ), .B(n20), .C(n18), .D(n17), .Y(
        quotient[7]) );
  AND3X1M U64 ( .A(n20), .B(n17), .C(\u_div/CryTmp[6][2] ), .Y(quotient[6]) );
  AND2X1M U65 ( .A(\u_div/CryTmp[5][3] ), .B(n20), .Y(quotient[5]) );
  AND2X1M U66 ( .A(n21), .B(n16), .Y(n20) );
  AND2X1M U67 ( .A(\u_div/CryTmp[4][4] ), .B(n21), .Y(quotient[4]) );
  AND3X1M U68 ( .A(n22), .B(n15), .C(n14), .Y(n21) );
  AND3X1M U69 ( .A(n22), .B(n14), .C(\u_div/CryTmp[3][5] ), .Y(quotient[3]) );
  AND2X1M U70 ( .A(\u_div/CryTmp[2][6] ), .B(n22), .Y(quotient[2]) );
  NOR2X1M U71 ( .A(b[6]), .B(b[7]), .Y(n22) );
  AND2X1M U72 ( .A(\u_div/CryTmp[1][7] ), .B(n12), .Y(quotient[1]) );
endmodule


module ALU_16B_DW01_sub_0 ( A, B, CI, DIFF, CO );
  input [8:0] A;
  input [8:0] B;
  output [8:0] DIFF;
  input CI;
  output CO;
  wire   n1, n2, n3, n4, n5, n6, n7, n8, n9;
  wire   [9:0] carry;

  ADDFX2M U2_7 ( .A(A[7]), .B(n2), .CI(carry[7]), .CO(carry[8]), .S(DIFF[7])
         );
  ADDFX2M U2_5 ( .A(A[5]), .B(n4), .CI(carry[5]), .CO(carry[6]), .S(DIFF[5])
         );
  ADDFX2M U2_4 ( .A(A[4]), .B(n5), .CI(carry[4]), .CO(carry[5]), .S(DIFF[4])
         );
  ADDFX2M U2_3 ( .A(A[3]), .B(n6), .CI(carry[3]), .CO(carry[4]), .S(DIFF[3])
         );
  ADDFX2M U2_2 ( .A(A[2]), .B(n7), .CI(carry[2]), .CO(carry[3]), .S(DIFF[2])
         );
  ADDFX2M U2_1 ( .A(A[1]), .B(n8), .CI(carry[1]), .CO(carry[2]), .S(DIFF[1])
         );
  ADDFX2M U2_6 ( .A(A[6]), .B(n3), .CI(carry[6]), .CO(carry[7]), .S(DIFF[6])
         );
  INVX2M U1 ( .A(B[6]), .Y(n3) );
  INVX2M U2 ( .A(B[1]), .Y(n8) );
  NAND2X2M U3 ( .A(B[0]), .B(n1), .Y(carry[1]) );
  INVX2M U4 ( .A(A[0]), .Y(n1) );
  XNOR2X2M U5 ( .A(n9), .B(A[0]), .Y(DIFF[0]) );
  INVX2M U6 ( .A(B[0]), .Y(n9) );
  INVX2M U7 ( .A(B[2]), .Y(n7) );
  INVX2M U8 ( .A(B[3]), .Y(n6) );
  INVX2M U9 ( .A(B[4]), .Y(n5) );
  INVX2M U10 ( .A(B[5]), .Y(n4) );
  INVX2M U11 ( .A(B[7]), .Y(n2) );
  CLKINVX1M U12 ( .A(carry[8]), .Y(DIFF[8]) );
endmodule


module ALU_16B_DW01_add_0 ( A, B, CI, SUM, CO );
  input [8:0] A;
  input [8:0] B;
  output [8:0] SUM;
  input CI;
  output CO;
  wire   n1;
  wire   [8:1] carry;

  ADDFX2M U1_7 ( .A(A[7]), .B(B[7]), .CI(carry[7]), .CO(SUM[8]), .S(SUM[7]) );
  ADDFX2M U1_1 ( .A(A[1]), .B(B[1]), .CI(n1), .CO(carry[2]), .S(SUM[1]) );
  ADDFX2M U1_5 ( .A(A[5]), .B(B[5]), .CI(carry[5]), .CO(carry[6]), .S(SUM[5])
         );
  ADDFX2M U1_4 ( .A(A[4]), .B(B[4]), .CI(carry[4]), .CO(carry[5]), .S(SUM[4])
         );
  ADDFX2M U1_3 ( .A(A[3]), .B(B[3]), .CI(carry[3]), .CO(carry[4]), .S(SUM[3])
         );
  ADDFX2M U1_2 ( .A(A[2]), .B(B[2]), .CI(carry[2]), .CO(carry[3]), .S(SUM[2])
         );
  ADDFX2M U1_6 ( .A(A[6]), .B(B[6]), .CI(carry[6]), .CO(carry[7]), .S(SUM[6])
         );
  AND2X2M U1 ( .A(B[0]), .B(A[0]), .Y(n1) );
  CLKXOR2X2M U2 ( .A(B[0]), .B(A[0]), .Y(SUM[0]) );
endmodule


module ALU_16B_DW01_add_1 ( A, B, CI, SUM, CO );
  input [13:0] A;
  input [13:0] B;
  output [13:0] SUM;
  input CI;
  output CO;
  wire   n1, n8, n9, n10, n11, n12, n13, n14, n15, n16, n17, n18, n19, n20,
         n21, n22, n23, n24, n25, n26, n27;

  NAND2X2M U2 ( .A(A[7]), .B(B[7]), .Y(n15) );
  AOI21BX2M U3 ( .A0(n18), .A1(A[12]), .B0N(n19), .Y(n1) );
  INVX2M U4 ( .A(A[6]), .Y(n9) );
  XNOR2X2M U5 ( .A(B[13]), .B(n1), .Y(SUM[13]) );
  INVX2M U6 ( .A(n9), .Y(SUM[6]) );
  XNOR2X2M U7 ( .A(A[7]), .B(n8), .Y(SUM[7]) );
  INVX2M U8 ( .A(B[7]), .Y(n8) );
  BUFX2M U9 ( .A(A[0]), .Y(SUM[0]) );
  BUFX2M U10 ( .A(A[1]), .Y(SUM[1]) );
  BUFX2M U11 ( .A(A[2]), .Y(SUM[2]) );
  BUFX2M U12 ( .A(A[3]), .Y(SUM[3]) );
  BUFX2M U13 ( .A(A[4]), .Y(SUM[4]) );
  BUFX2M U14 ( .A(A[5]), .Y(SUM[5]) );
  XNOR2X1M U15 ( .A(n10), .B(n11), .Y(SUM[9]) );
  NOR2X1M U16 ( .A(n12), .B(n13), .Y(n11) );
  CLKXOR2X2M U17 ( .A(n14), .B(n15), .Y(SUM[8]) );
  NAND2BX1M U18 ( .AN(n16), .B(n17), .Y(n14) );
  OAI21X1M U19 ( .A0(A[12]), .A1(n18), .B0(B[12]), .Y(n19) );
  XOR3XLM U20 ( .A(B[12]), .B(A[12]), .C(n18), .Y(SUM[12]) );
  OAI21BX1M U21 ( .A0(n20), .A1(n21), .B0N(n22), .Y(n18) );
  XNOR2X1M U22 ( .A(n21), .B(n23), .Y(SUM[11]) );
  NOR2X1M U23 ( .A(n22), .B(n20), .Y(n23) );
  NOR2X1M U24 ( .A(B[11]), .B(A[11]), .Y(n20) );
  AND2X1M U25 ( .A(B[11]), .B(A[11]), .Y(n22) );
  OA21X1M U26 ( .A0(n24), .A1(n25), .B0(n26), .Y(n21) );
  CLKXOR2X2M U27 ( .A(n27), .B(n25), .Y(SUM[10]) );
  AOI2BB1X1M U28 ( .A0N(n10), .A1N(n13), .B0(n12), .Y(n25) );
  AND2X1M U29 ( .A(B[9]), .B(A[9]), .Y(n12) );
  NOR2X1M U30 ( .A(B[9]), .B(A[9]), .Y(n13) );
  OA21X1M U31 ( .A0(n15), .A1(n16), .B0(n17), .Y(n10) );
  CLKNAND2X2M U32 ( .A(B[8]), .B(A[8]), .Y(n17) );
  NOR2X1M U33 ( .A(B[8]), .B(A[8]), .Y(n16) );
  NAND2BX1M U34 ( .AN(n24), .B(n26), .Y(n27) );
  CLKNAND2X2M U35 ( .A(B[10]), .B(A[10]), .Y(n26) );
  NOR2X1M U36 ( .A(B[10]), .B(A[10]), .Y(n24) );
endmodule


module ALU_16B_DW02_mult_0 ( A, B, TC, PRODUCT );
  input [7:0] A;
  input [7:0] B;
  output [15:0] PRODUCT;
  input TC;
  wire   \ab[7][7] , \ab[7][6] , \ab[7][5] , \ab[7][4] , \ab[7][3] ,
         \ab[7][2] , \ab[7][1] , \ab[7][0] , \ab[6][7] , \ab[6][6] ,
         \ab[6][5] , \ab[6][4] , \ab[6][3] , \ab[6][2] , \ab[6][1] ,
         \ab[6][0] , \ab[5][7] , \ab[5][6] , \ab[5][5] , \ab[5][4] ,
         \ab[5][3] , \ab[5][2] , \ab[5][1] , \ab[5][0] , \ab[4][7] ,
         \ab[4][6] , \ab[4][5] , \ab[4][4] , \ab[4][3] , \ab[4][2] ,
         \ab[4][1] , \ab[4][0] , \ab[3][7] , \ab[3][6] , \ab[3][5] ,
         \ab[3][4] , \ab[3][3] , \ab[3][2] , \ab[3][1] , \ab[3][0] ,
         \ab[2][7] , \ab[2][6] , \ab[2][5] , \ab[2][4] , \ab[2][3] ,
         \ab[2][2] , \ab[2][1] , \ab[2][0] , \ab[1][7] , \ab[1][6] ,
         \ab[1][5] , \ab[1][4] , \ab[1][3] , \ab[1][2] , \ab[1][1] ,
         \ab[1][0] , \ab[0][7] , \ab[0][6] , \ab[0][5] , \ab[0][4] ,
         \ab[0][3] , \ab[0][2] , \ab[0][1] , \CARRYB[7][6] , \CARRYB[7][5] ,
         \CARRYB[7][4] , \CARRYB[7][3] , \CARRYB[7][2] , \CARRYB[7][1] ,
         \CARRYB[7][0] , \CARRYB[6][6] , \CARRYB[6][5] , \CARRYB[6][4] ,
         \CARRYB[6][3] , \CARRYB[6][2] , \CARRYB[6][1] , \CARRYB[6][0] ,
         \CARRYB[5][6] , \CARRYB[5][5] , \CARRYB[5][4] , \CARRYB[5][3] ,
         \CARRYB[5][2] , \CARRYB[5][1] , \CARRYB[5][0] , \CARRYB[4][6] ,
         \CARRYB[4][5] , \CARRYB[4][4] , \CARRYB[4][3] , \CARRYB[4][2] ,
         \CARRYB[4][1] , \CARRYB[4][0] , \CARRYB[3][6] , \CARRYB[3][5] ,
         \CARRYB[3][4] , \CARRYB[3][3] , \CARRYB[3][2] , \CARRYB[3][1] ,
         \CARRYB[3][0] , \CARRYB[2][6] , \CARRYB[2][5] , \CARRYB[2][4] ,
         \CARRYB[2][3] , \CARRYB[2][2] , \CARRYB[2][1] , \CARRYB[2][0] ,
         \SUMB[7][6] , \SUMB[7][5] , \SUMB[7][4] , \SUMB[7][3] , \SUMB[7][2] ,
         \SUMB[7][1] , \SUMB[7][0] , \SUMB[6][6] , \SUMB[6][5] , \SUMB[6][4] ,
         \SUMB[6][3] , \SUMB[6][2] , \SUMB[6][1] , \SUMB[5][6] , \SUMB[5][5] ,
         \SUMB[5][4] , \SUMB[5][3] , \SUMB[5][2] , \SUMB[5][1] , \SUMB[4][6] ,
         \SUMB[4][5] , \SUMB[4][4] , \SUMB[4][3] , \SUMB[4][2] , \SUMB[4][1] ,
         \SUMB[3][6] , \SUMB[3][5] , \SUMB[3][4] , \SUMB[3][3] , \SUMB[3][2] ,
         \SUMB[3][1] , \SUMB[2][6] , \SUMB[2][5] , \SUMB[2][4] , \SUMB[2][3] ,
         \SUMB[2][2] , \SUMB[2][1] , \SUMB[1][6] , \SUMB[1][5] , \SUMB[1][4] ,
         \SUMB[1][3] , \SUMB[1][2] , \SUMB[1][1] , \A1[12] , \A1[11] ,
         \A1[10] , \A1[9] , \A1[8] , \A1[7] , \A1[6] , \A1[4] , \A1[3] ,
         \A1[2] , \A1[1] , \A1[0] , n3, n4, n5, n6, n7, n8, n9, n10, n11, n12,
         n13, n14, n15, n16, n17, n18, n19, n20, n21, n22, n23, n24, n25, n26,
         n27, n28, n29, n30, n31, n32, n33, n34, n35, n36, n37, n38, n39, n40;

  ALU_16B_DW01_add_1 FS_1 ( .A({1'b0, \A1[12] , \A1[11] , \A1[10] , \A1[9] , 
        \A1[8] , \A1[7] , \A1[6] , \SUMB[7][0] , \A1[4] , \A1[3] , \A1[2] , 
        \A1[1] , \A1[0] }), .B({n10, n16, n14, n15, n13, n11, n12, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .CI(1'b0), .SUM(PRODUCT[15:2]) );
  ADDFX2M S1_4_0 ( .A(\ab[4][0] ), .B(\CARRYB[3][0] ), .CI(\SUMB[3][1] ), .CO(
        \CARRYB[4][0] ), .S(\A1[2] ) );
  ADDFX2M S1_3_0 ( .A(\ab[3][0] ), .B(\CARRYB[2][0] ), .CI(\SUMB[2][1] ), .CO(
        \CARRYB[3][0] ), .S(\A1[1] ) );
  ADDFX2M S1_2_0 ( .A(\ab[2][0] ), .B(n7), .CI(\SUMB[1][1] ), .CO(
        \CARRYB[2][0] ), .S(\A1[0] ) );
  ADDFX2M S3_6_6 ( .A(\ab[6][6] ), .B(\CARRYB[5][6] ), .CI(\ab[5][7] ), .CO(
        \CARRYB[6][6] ), .S(\SUMB[6][6] ) );
  ADDFX2M S3_5_6 ( .A(\ab[5][6] ), .B(\CARRYB[4][6] ), .CI(\ab[4][7] ), .CO(
        \CARRYB[5][6] ), .S(\SUMB[5][6] ) );
  ADDFX2M S5_6 ( .A(\ab[7][6] ), .B(\CARRYB[6][6] ), .CI(\ab[6][7] ), .CO(
        \CARRYB[7][6] ), .S(\SUMB[7][6] ) );
  ADDFX2M S4_5 ( .A(\ab[7][5] ), .B(\CARRYB[6][5] ), .CI(\SUMB[6][6] ), .CO(
        \CARRYB[7][5] ), .S(\SUMB[7][5] ) );
  ADDFX2M S1_6_0 ( .A(\ab[6][0] ), .B(\CARRYB[5][0] ), .CI(\SUMB[5][1] ), .CO(
        \CARRYB[6][0] ), .S(\A1[4] ) );
  ADDFX2M S2_6_2 ( .A(\ab[6][2] ), .B(\CARRYB[5][2] ), .CI(\SUMB[5][3] ), .CO(
        \CARRYB[6][2] ), .S(\SUMB[6][2] ) );
  ADDFX2M S1_5_0 ( .A(\ab[5][0] ), .B(\CARRYB[4][0] ), .CI(\SUMB[4][1] ), .CO(
        \CARRYB[5][0] ), .S(\A1[3] ) );
  ADDFX2M S2_5_3 ( .A(\ab[5][3] ), .B(\CARRYB[4][3] ), .CI(\SUMB[4][4] ), .CO(
        \CARRYB[5][3] ), .S(\SUMB[5][3] ) );
  ADDFX2M S2_5_2 ( .A(\ab[5][2] ), .B(\CARRYB[4][2] ), .CI(\SUMB[4][3] ), .CO(
        \CARRYB[5][2] ), .S(\SUMB[5][2] ) );
  ADDFX2M S2_4_4 ( .A(\ab[4][4] ), .B(\CARRYB[3][4] ), .CI(\SUMB[3][5] ), .CO(
        \CARRYB[4][4] ), .S(\SUMB[4][4] ) );
  ADDFX2M S2_4_2 ( .A(\ab[4][2] ), .B(\CARRYB[3][2] ), .CI(\SUMB[3][3] ), .CO(
        \CARRYB[4][2] ), .S(\SUMB[4][2] ) );
  ADDFX2M S2_3_4 ( .A(\ab[3][4] ), .B(\CARRYB[2][4] ), .CI(\SUMB[2][5] ), .CO(
        \CARRYB[3][4] ), .S(\SUMB[3][4] ) );
  ADDFX2M S2_3_2 ( .A(\ab[3][2] ), .B(\CARRYB[2][2] ), .CI(\SUMB[2][3] ), .CO(
        \CARRYB[3][2] ), .S(\SUMB[3][2] ) );
  ADDFX2M S2_3_5 ( .A(\ab[3][5] ), .B(\CARRYB[2][5] ), .CI(\SUMB[2][6] ), .CO(
        \CARRYB[3][5] ), .S(\SUMB[3][5] ) );
  ADDFX2M S2_6_4 ( .A(\ab[6][4] ), .B(\CARRYB[5][4] ), .CI(\SUMB[5][5] ), .CO(
        \CARRYB[6][4] ), .S(\SUMB[6][4] ) );
  ADDFX2M S2_6_3 ( .A(\ab[6][3] ), .B(\CARRYB[5][3] ), .CI(\SUMB[5][4] ), .CO(
        \CARRYB[6][3] ), .S(\SUMB[6][3] ) );
  ADDFX2M S2_6_5 ( .A(\ab[6][5] ), .B(\CARRYB[5][5] ), .CI(\SUMB[5][6] ), .CO(
        \CARRYB[6][5] ), .S(\SUMB[6][5] ) );
  ADDFX2M S2_5_4 ( .A(\ab[5][4] ), .B(\CARRYB[4][4] ), .CI(\SUMB[4][5] ), .CO(
        \CARRYB[5][4] ), .S(\SUMB[5][4] ) );
  ADDFX2M S2_5_5 ( .A(\ab[5][5] ), .B(\CARRYB[4][5] ), .CI(\SUMB[4][6] ), .CO(
        \CARRYB[5][5] ), .S(\SUMB[5][5] ) );
  ADDFX2M S2_4_3 ( .A(\ab[4][3] ), .B(\CARRYB[3][3] ), .CI(\SUMB[3][4] ), .CO(
        \CARRYB[4][3] ), .S(\SUMB[4][3] ) );
  ADDFX2M S3_4_6 ( .A(\ab[4][6] ), .B(\CARRYB[3][6] ), .CI(\ab[3][7] ), .CO(
        \CARRYB[4][6] ), .S(\SUMB[4][6] ) );
  ADDFX2M S2_4_5 ( .A(\ab[4][5] ), .B(\CARRYB[3][5] ), .CI(\SUMB[3][6] ), .CO(
        \CARRYB[4][5] ), .S(\SUMB[4][5] ) );
  ADDFX2M S2_3_3 ( .A(\ab[3][3] ), .B(\CARRYB[2][3] ), .CI(\SUMB[2][4] ), .CO(
        \CARRYB[3][3] ), .S(\SUMB[3][3] ) );
  ADDFX2M S3_3_6 ( .A(\ab[3][6] ), .B(\CARRYB[2][6] ), .CI(\ab[2][7] ), .CO(
        \CARRYB[3][6] ), .S(\SUMB[3][6] ) );
  ADDFX2M S2_2_4 ( .A(\ab[2][4] ), .B(n6), .CI(\SUMB[1][5] ), .CO(
        \CARRYB[2][4] ), .S(\SUMB[2][4] ) );
  ADDFX2M S2_2_3 ( .A(\ab[2][3] ), .B(n5), .CI(\SUMB[1][4] ), .CO(
        \CARRYB[2][3] ), .S(\SUMB[2][3] ) );
  ADDFX2M S3_2_6 ( .A(\ab[2][6] ), .B(n9), .CI(\ab[1][7] ), .CO(\CARRYB[2][6] ), .S(\SUMB[2][6] ) );
  ADDFX2M S2_2_5 ( .A(\ab[2][5] ), .B(n8), .CI(\SUMB[1][6] ), .CO(
        \CARRYB[2][5] ), .S(\SUMB[2][5] ) );
  ADDFX2M S4_0 ( .A(\ab[7][0] ), .B(\CARRYB[6][0] ), .CI(\SUMB[6][1] ), .CO(
        \CARRYB[7][0] ), .S(\SUMB[7][0] ) );
  ADDFX2M S4_4 ( .A(\ab[7][4] ), .B(\CARRYB[6][4] ), .CI(\SUMB[6][5] ), .CO(
        \CARRYB[7][4] ), .S(\SUMB[7][4] ) );
  ADDFX2M S4_3 ( .A(\ab[7][3] ), .B(\CARRYB[6][3] ), .CI(\SUMB[6][4] ), .CO(
        \CARRYB[7][3] ), .S(\SUMB[7][3] ) );
  ADDFX2M S4_2 ( .A(\ab[7][2] ), .B(\CARRYB[6][2] ), .CI(\SUMB[6][3] ), .CO(
        \CARRYB[7][2] ), .S(\SUMB[7][2] ) );
  ADDFX2M S2_2_2 ( .A(\ab[2][2] ), .B(n4), .CI(\SUMB[1][3] ), .CO(
        \CARRYB[2][2] ), .S(\SUMB[2][2] ) );
  ADDFX2M S2_6_1 ( .A(\ab[6][1] ), .B(\CARRYB[5][1] ), .CI(\SUMB[5][2] ), .CO(
        \CARRYB[6][1] ), .S(\SUMB[6][1] ) );
  ADDFX2M S2_5_1 ( .A(\ab[5][1] ), .B(\CARRYB[4][1] ), .CI(\SUMB[4][2] ), .CO(
        \CARRYB[5][1] ), .S(\SUMB[5][1] ) );
  ADDFX2M S2_4_1 ( .A(\ab[4][1] ), .B(\CARRYB[3][1] ), .CI(\SUMB[3][2] ), .CO(
        \CARRYB[4][1] ), .S(\SUMB[4][1] ) );
  ADDFX2M S2_3_1 ( .A(\ab[3][1] ), .B(\CARRYB[2][1] ), .CI(\SUMB[2][2] ), .CO(
        \CARRYB[3][1] ), .S(\SUMB[3][1] ) );
  ADDFX2M S4_1 ( .A(\ab[7][1] ), .B(\CARRYB[6][1] ), .CI(\SUMB[6][2] ), .CO(
        \CARRYB[7][1] ), .S(\SUMB[7][1] ) );
  ADDFX2M S2_2_1 ( .A(\ab[2][1] ), .B(n3), .CI(\SUMB[1][2] ), .CO(
        \CARRYB[2][1] ), .S(\SUMB[2][1] ) );
  AND2X2M U2 ( .A(\ab[0][2] ), .B(\ab[1][1] ), .Y(n3) );
  AND2X2M U3 ( .A(\ab[0][3] ), .B(\ab[1][2] ), .Y(n4) );
  AND2X2M U4 ( .A(\ab[0][4] ), .B(\ab[1][3] ), .Y(n5) );
  AND2X2M U5 ( .A(\ab[0][5] ), .B(\ab[1][4] ), .Y(n6) );
  AND2X2M U6 ( .A(\ab[0][1] ), .B(\ab[1][0] ), .Y(n7) );
  AND2X2M U7 ( .A(\ab[0][6] ), .B(\ab[1][5] ), .Y(n8) );
  AND2X2M U8 ( .A(\ab[0][7] ), .B(\ab[1][6] ), .Y(n9) );
  AND2X2M U9 ( .A(\CARRYB[7][6] ), .B(\ab[7][7] ), .Y(n10) );
  INVX2M U10 ( .A(\ab[0][6] ), .Y(n23) );
  CLKXOR2X2M U11 ( .A(\CARRYB[7][1] ), .B(\SUMB[7][2] ), .Y(\A1[7] ) );
  XNOR2X2M U12 ( .A(\ab[1][2] ), .B(n20), .Y(\SUMB[1][2] ) );
  CLKXOR2X2M U13 ( .A(\CARRYB[7][2] ), .B(\SUMB[7][3] ), .Y(\A1[8] ) );
  INVX2M U14 ( .A(\ab[0][7] ), .Y(n24) );
  INVX2M U15 ( .A(\ab[0][4] ), .Y(n21) );
  INVX2M U16 ( .A(\ab[0][5] ), .Y(n22) );
  INVX2M U17 ( .A(\ab[0][3] ), .Y(n20) );
  AND2X2M U18 ( .A(\CARRYB[7][1] ), .B(\SUMB[7][2] ), .Y(n11) );
  AND2X2M U19 ( .A(\CARRYB[7][0] ), .B(\SUMB[7][1] ), .Y(n12) );
  CLKXOR2X2M U20 ( .A(\CARRYB[7][3] ), .B(\SUMB[7][4] ), .Y(\A1[9] ) );
  CLKXOR2X2M U21 ( .A(\CARRYB[7][4] ), .B(\SUMB[7][5] ), .Y(\A1[10] ) );
  CLKXOR2X2M U22 ( .A(\CARRYB[7][5] ), .B(\SUMB[7][6] ), .Y(\A1[11] ) );
  INVX2M U23 ( .A(\ab[0][2] ), .Y(n19) );
  AND2X2M U24 ( .A(\CARRYB[7][2] ), .B(\SUMB[7][3] ), .Y(n13) );
  AND2X2M U25 ( .A(\CARRYB[7][4] ), .B(\SUMB[7][5] ), .Y(n14) );
  AND2X2M U26 ( .A(\CARRYB[7][3] ), .B(\SUMB[7][4] ), .Y(n15) );
  CLKXOR2X2M U27 ( .A(\CARRYB[7][6] ), .B(\ab[7][7] ), .Y(\A1[12] ) );
  XNOR2X2M U28 ( .A(\CARRYB[7][0] ), .B(n17), .Y(\A1[6] ) );
  INVX2M U29 ( .A(\SUMB[7][1] ), .Y(n17) );
  AND2X2M U30 ( .A(\CARRYB[7][5] ), .B(\SUMB[7][6] ), .Y(n16) );
  XNOR2X2M U31 ( .A(\ab[1][0] ), .B(n18), .Y(PRODUCT[1]) );
  INVX2M U32 ( .A(\ab[0][1] ), .Y(n18) );
  XNOR2X2M U33 ( .A(\ab[1][3] ), .B(n21), .Y(\SUMB[1][3] ) );
  XNOR2X2M U34 ( .A(\ab[1][6] ), .B(n24), .Y(\SUMB[1][6] ) );
  XNOR2X2M U35 ( .A(\ab[1][4] ), .B(n22), .Y(\SUMB[1][4] ) );
  XNOR2X2M U36 ( .A(\ab[1][5] ), .B(n23), .Y(\SUMB[1][5] ) );
  INVX2M U37 ( .A(A[1]), .Y(n39) );
  INVX2M U38 ( .A(A[0]), .Y(n40) );
  INVX2M U39 ( .A(A[2]), .Y(n38) );
  INVX2M U40 ( .A(B[6]), .Y(n26) );
  XNOR2X2M U41 ( .A(\ab[1][1] ), .B(n19), .Y(\SUMB[1][1] ) );
  INVX2M U42 ( .A(A[3]), .Y(n37) );
  INVX2M U43 ( .A(A[4]), .Y(n36) );
  INVX2M U44 ( .A(A[5]), .Y(n35) );
  INVX2M U45 ( .A(B[1]), .Y(n31) );
  INVX2M U46 ( .A(A[6]), .Y(n34) );
  INVX2M U47 ( .A(A[7]), .Y(n33) );
  INVX2M U48 ( .A(B[2]), .Y(n30) );
  INVX2M U49 ( .A(B[3]), .Y(n29) );
  INVX2M U50 ( .A(B[7]), .Y(n25) );
  INVX2M U51 ( .A(B[5]), .Y(n27) );
  INVX2M U52 ( .A(B[4]), .Y(n28) );
  INVX2M U53 ( .A(B[0]), .Y(n32) );
  NOR2X1M U55 ( .A(n33), .B(n25), .Y(\ab[7][7] ) );
  NOR2X1M U56 ( .A(n33), .B(n26), .Y(\ab[7][6] ) );
  NOR2X1M U57 ( .A(n33), .B(n27), .Y(\ab[7][5] ) );
  NOR2X1M U58 ( .A(n33), .B(n28), .Y(\ab[7][4] ) );
  NOR2X1M U59 ( .A(n33), .B(n29), .Y(\ab[7][3] ) );
  NOR2X1M U60 ( .A(n33), .B(n30), .Y(\ab[7][2] ) );
  NOR2X1M U61 ( .A(n33), .B(n31), .Y(\ab[7][1] ) );
  NOR2X1M U62 ( .A(n33), .B(n32), .Y(\ab[7][0] ) );
  NOR2X1M U63 ( .A(n25), .B(n34), .Y(\ab[6][7] ) );
  NOR2X1M U64 ( .A(n26), .B(n34), .Y(\ab[6][6] ) );
  NOR2X1M U65 ( .A(n27), .B(n34), .Y(\ab[6][5] ) );
  NOR2X1M U66 ( .A(n28), .B(n34), .Y(\ab[6][4] ) );
  NOR2X1M U67 ( .A(n29), .B(n34), .Y(\ab[6][3] ) );
  NOR2X1M U68 ( .A(n30), .B(n34), .Y(\ab[6][2] ) );
  NOR2X1M U69 ( .A(n31), .B(n34), .Y(\ab[6][1] ) );
  NOR2X1M U70 ( .A(n32), .B(n34), .Y(\ab[6][0] ) );
  NOR2X1M U71 ( .A(n25), .B(n35), .Y(\ab[5][7] ) );
  NOR2X1M U72 ( .A(n26), .B(n35), .Y(\ab[5][6] ) );
  NOR2X1M U73 ( .A(n27), .B(n35), .Y(\ab[5][5] ) );
  NOR2X1M U74 ( .A(n28), .B(n35), .Y(\ab[5][4] ) );
  NOR2X1M U75 ( .A(n29), .B(n35), .Y(\ab[5][3] ) );
  NOR2X1M U76 ( .A(n30), .B(n35), .Y(\ab[5][2] ) );
  NOR2X1M U77 ( .A(n31), .B(n35), .Y(\ab[5][1] ) );
  NOR2X1M U78 ( .A(n32), .B(n35), .Y(\ab[5][0] ) );
  NOR2X1M U79 ( .A(n25), .B(n36), .Y(\ab[4][7] ) );
  NOR2X1M U80 ( .A(n26), .B(n36), .Y(\ab[4][6] ) );
  NOR2X1M U81 ( .A(n27), .B(n36), .Y(\ab[4][5] ) );
  NOR2X1M U82 ( .A(n28), .B(n36), .Y(\ab[4][4] ) );
  NOR2X1M U83 ( .A(n29), .B(n36), .Y(\ab[4][3] ) );
  NOR2X1M U84 ( .A(n30), .B(n36), .Y(\ab[4][2] ) );
  NOR2X1M U85 ( .A(n31), .B(n36), .Y(\ab[4][1] ) );
  NOR2X1M U86 ( .A(n32), .B(n36), .Y(\ab[4][0] ) );
  NOR2X1M U87 ( .A(n25), .B(n37), .Y(\ab[3][7] ) );
  NOR2X1M U88 ( .A(n26), .B(n37), .Y(\ab[3][6] ) );
  NOR2X1M U89 ( .A(n27), .B(n37), .Y(\ab[3][5] ) );
  NOR2X1M U90 ( .A(n28), .B(n37), .Y(\ab[3][4] ) );
  NOR2X1M U91 ( .A(n29), .B(n37), .Y(\ab[3][3] ) );
  NOR2X1M U92 ( .A(n30), .B(n37), .Y(\ab[3][2] ) );
  NOR2X1M U93 ( .A(n31), .B(n37), .Y(\ab[3][1] ) );
  NOR2X1M U94 ( .A(n32), .B(n37), .Y(\ab[3][0] ) );
  NOR2X1M U95 ( .A(n25), .B(n38), .Y(\ab[2][7] ) );
  NOR2X1M U96 ( .A(n26), .B(n38), .Y(\ab[2][6] ) );
  NOR2X1M U97 ( .A(n27), .B(n38), .Y(\ab[2][5] ) );
  NOR2X1M U98 ( .A(n28), .B(n38), .Y(\ab[2][4] ) );
  NOR2X1M U99 ( .A(n29), .B(n38), .Y(\ab[2][3] ) );
  NOR2X1M U100 ( .A(n30), .B(n38), .Y(\ab[2][2] ) );
  NOR2X1M U101 ( .A(n31), .B(n38), .Y(\ab[2][1] ) );
  NOR2X1M U102 ( .A(n32), .B(n38), .Y(\ab[2][0] ) );
  NOR2X1M U103 ( .A(n25), .B(n39), .Y(\ab[1][7] ) );
  NOR2X1M U104 ( .A(n26), .B(n39), .Y(\ab[1][6] ) );
  NOR2X1M U105 ( .A(n27), .B(n39), .Y(\ab[1][5] ) );
  NOR2X1M U106 ( .A(n28), .B(n39), .Y(\ab[1][4] ) );
  NOR2X1M U107 ( .A(n29), .B(n39), .Y(\ab[1][3] ) );
  NOR2X1M U108 ( .A(n30), .B(n39), .Y(\ab[1][2] ) );
  NOR2X1M U109 ( .A(n31), .B(n39), .Y(\ab[1][1] ) );
  NOR2X1M U110 ( .A(n32), .B(n39), .Y(\ab[1][0] ) );
  NOR2X1M U111 ( .A(n25), .B(n40), .Y(\ab[0][7] ) );
  NOR2X1M U112 ( .A(n26), .B(n40), .Y(\ab[0][6] ) );
  NOR2X1M U113 ( .A(n27), .B(n40), .Y(\ab[0][5] ) );
  NOR2X1M U114 ( .A(n28), .B(n40), .Y(\ab[0][4] ) );
  NOR2X1M U115 ( .A(n29), .B(n40), .Y(\ab[0][3] ) );
  NOR2X1M U116 ( .A(n30), .B(n40), .Y(\ab[0][2] ) );
  NOR2X1M U117 ( .A(n31), .B(n40), .Y(\ab[0][1] ) );
  NOR2X1M U118 ( .A(n32), .B(n40), .Y(PRODUCT[0]) );
endmodule


module ALU_16B ( A, B, ALU_FUN, EN, RST, CLK, ALU_OUT, OUT_VALID );
  input [7:0] A;
  input [7:0] B;
  input [3:0] ALU_FUN;
  output [15:0] ALU_OUT;
  input EN, RST, CLK;
  output OUT_VALID;
  wire   N90, N91, N92, N93, N94, N95, N96, N97, N98, N99, N100, N101, N102,
         N103, N104, N105, N106, N107, N108, N109, N110, N111, N112, N113,
         N114, N115, N116, N117, N118, N119, N120, N121, N122, N123, N126,
         N127, N128, N129, N130, N131, N132, N133, N166, N167, N168, n11, n12,
         n13, n14, n15, n16, n17, n19, n20, n21, n24, n26, n27, n28, n29, n31,
         n32, n36, n37, n38, n39, n40, n41, n42, n43, n45, n46, n47, n48, n49,
         n50, n51, n53, n54, n55, n56, n58, n60, n63, n64, n65, n66, n67, n69,
         n71, n72, n73, n74, n75, n77, n79, n80, n81, n82, n83, n85, n87, n88,
         n89, n90, n91, n93, n95, n96, n97, n98, n99, n100, n101, n102, n103,
         n104, n107, n108, n109, n112, n113, n114, n115, n116, n117, n118,
         n119, n120, n121, n122, n123, n124, n125, n126, n127, n128, n129,
         n130, n131, n132, n133, n134, n135, n136, n137, n138, n139, n3, n4,
         n5, n6, n7, n8, n9, n10, n18, n22, n23, n25, n30, n33, n34, n35, n44,
         n52, n57, n59, n61, n62, n68, n70, n76, n78, n84, n86, n92, n94, n105,
         n106, n110, n111, n140, n141, n142, n143, n144, n145, n146, n147,
         n148, n149, n150, n151, n152, n153, n154, n155, n156, n157, n158,
         n159, n160, n161, n162, n163, n164, n165, n166, n167, n168, n169,
         n170, n171, n172;

  ALU_16B_DW_div_uns_0 div_26 ( .a({n25, n23, n22, n18, n10, n9, n8, n7}), .b(
        {B[7], n6, B[5:2], n5, B[0]}), .quotient({N133, N132, N131, N130, N129, 
        N128, N127, N126}) );
  ALU_16B_DW01_sub_0 sub_24 ( .A({1'b0, n25, n23, n22, n18, n10, n9, n8, n7}), 
        .B({1'b0, B[7], n6, B[5:2], n5, B[0]}), .CI(1'b0), .DIFF({N107, N106, 
        N105, N104, N103, N102, N101, N100, N99}) );
  ALU_16B_DW01_add_0 add_23 ( .A({1'b0, n25, n23, n22, n18, n10, n9, n8, n7}), 
        .B({1'b0, B[7], n6, B[5:2], n5, B[0]}), .CI(1'b0), .SUM({N98, N97, N96, 
        N95, N94, N93, N92, N91, N90}) );
  ALU_16B_DW02_mult_0 mult_25 ( .A({n25, n23, n22, n18, n10, n9, n8, n7}), .B(
        {B[7], n6, B[5:2], n5, B[0]}), .TC(1'b0), .PRODUCT({N123, N122, N121, 
        N120, N119, N118, N117, N116, N115, N114, N113, N112, N111, N110, N109, 
        N108}) );
  DFFRQX2M \ALU_OUT_reg[8]  ( .D(n132), .CK(CLK), .RN(RST), .Q(ALU_OUT[8]) );
  DFFRQX2M \ALU_OUT_reg[15]  ( .D(n139), .CK(CLK), .RN(RST), .Q(ALU_OUT[15])
         );
  DFFRQX2M \ALU_OUT_reg[14]  ( .D(n138), .CK(CLK), .RN(RST), .Q(ALU_OUT[14])
         );
  DFFRQX2M \ALU_OUT_reg[13]  ( .D(n137), .CK(CLK), .RN(RST), .Q(ALU_OUT[13])
         );
  DFFRQX2M \ALU_OUT_reg[12]  ( .D(n136), .CK(CLK), .RN(RST), .Q(ALU_OUT[12])
         );
  DFFRQX2M \ALU_OUT_reg[11]  ( .D(n135), .CK(CLK), .RN(RST), .Q(ALU_OUT[11])
         );
  DFFRQX2M \ALU_OUT_reg[10]  ( .D(n134), .CK(CLK), .RN(RST), .Q(ALU_OUT[10])
         );
  DFFRQX2M \ALU_OUT_reg[9]  ( .D(n133), .CK(CLK), .RN(RST), .Q(ALU_OUT[9]) );
  DFFRQX2M \ALU_OUT_reg[7]  ( .D(n131), .CK(CLK), .RN(RST), .Q(ALU_OUT[7]) );
  DFFRQX2M \ALU_OUT_reg[6]  ( .D(n130), .CK(CLK), .RN(RST), .Q(ALU_OUT[6]) );
  DFFRQX2M \ALU_OUT_reg[5]  ( .D(n129), .CK(CLK), .RN(RST), .Q(ALU_OUT[5]) );
  DFFRQX2M \ALU_OUT_reg[4]  ( .D(n128), .CK(CLK), .RN(RST), .Q(ALU_OUT[4]) );
  DFFRQX2M \ALU_OUT_reg[3]  ( .D(n127), .CK(CLK), .RN(RST), .Q(ALU_OUT[3]) );
  DFFRQX2M \ALU_OUT_reg[2]  ( .D(n126), .CK(CLK), .RN(RST), .Q(ALU_OUT[2]) );
  DFFRQX2M \ALU_OUT_reg[1]  ( .D(n125), .CK(CLK), .RN(RST), .Q(ALU_OUT[1]) );
  DFFRQX2M \ALU_OUT_reg[0]  ( .D(n124), .CK(CLK), .RN(RST), .Q(ALU_OUT[0]) );
  DFFRQX2M OUT_VALID_reg ( .D(n123), .CK(CLK), .RN(RST), .Q(OUT_VALID) );
  BUFX2M U3 ( .A(A[6]), .Y(n23) );
  BUFX2M U4 ( .A(A[1]), .Y(n8) );
  INVX2M U5 ( .A(n31), .Y(n163) );
  INVX2M U8 ( .A(n29), .Y(n165) );
  NOR3X2M U9 ( .A(n45), .B(n172), .C(n166), .Y(n95) );
  NAND3X2M U10 ( .A(n170), .B(n171), .C(EN), .Y(n104) );
  INVX2M U11 ( .A(EN), .Y(n172) );
  NOR2X2M U12 ( .A(n172), .B(n47), .Y(n26) );
  NOR2X2M U13 ( .A(n107), .B(n168), .Y(n41) );
  NAND2X2M U14 ( .A(EN), .B(n50), .Y(n29) );
  NAND2X2M U15 ( .A(n95), .B(n171), .Y(n31) );
  NOR2X2M U16 ( .A(n104), .B(n166), .Y(n103) );
  INVX2M U17 ( .A(n19), .Y(n168) );
  AND2X2M U18 ( .A(n115), .B(n166), .Y(n15) );
  INVX2M U19 ( .A(n51), .Y(n164) );
  INVX2M U20 ( .A(n4), .Y(n167) );
  AOI222X1M U21 ( .A0(n28), .A1(n160), .B0(N128), .B1(n150), .C0(N110), .C1(n3), .Y(n56) );
  AOI222X1M U22 ( .A0(n28), .A1(n159), .B0(N129), .B1(n150), .C0(N111), .C1(n3), .Y(n66) );
  AOI222X1M U23 ( .A0(n28), .A1(n158), .B0(N130), .B1(n150), .C0(N112), .C1(n3), .Y(n74) );
  AOI222X1M U24 ( .A0(n28), .A1(n157), .B0(N131), .B1(n150), .C0(N113), .C1(n3), .Y(n82) );
  AOI222X1M U25 ( .A0(n28), .A1(n156), .B0(N132), .B1(n150), .C0(N114), .C1(n3), .Y(n90) );
  AOI222X1M U26 ( .A0(n28), .A1(n145), .B0(N133), .B1(n150), .C0(N115), .C1(n3), .Y(n99) );
  NOR4X2M U27 ( .A(n107), .B(n172), .C(ALU_FUN[0]), .D(ALU_FUN[3]), .Y(n28) );
  NOR3X2M U28 ( .A(n171), .B(ALU_FUN[2]), .C(n166), .Y(n49) );
  NOR3X2M U29 ( .A(n171), .B(ALU_FUN[0]), .C(n172), .Y(n19) );
  NOR3BX2M U30 ( .AN(N168), .B(n168), .C(n45), .Y(n16) );
  OAI2BB2X1M U31 ( .B0(ALU_FUN[3]), .B1(n45), .A0N(n169), .A1N(n49), .Y(n50)
         );
  NAND2X2M U32 ( .A(ALU_FUN[1]), .B(ALU_FUN[2]), .Y(n107) );
  AOI2BB2XLM U33 ( .B0(n169), .B1(n49), .A0N(ALU_FUN[3]), .A1N(n107), .Y(n47)
         );
  NAND2X2M U34 ( .A(n95), .B(ALU_FUN[3]), .Y(n51) );
  INVX2M U35 ( .A(ALU_FUN[0]), .Y(n166) );
  NAND2X2M U36 ( .A(ALU_FUN[2]), .B(n169), .Y(n45) );
  INVX2M U37 ( .A(ALU_FUN[3]), .Y(n171) );
  INVX2M U38 ( .A(ALU_FUN[1]), .Y(n169) );
  NOR2X2M U39 ( .A(n104), .B(ALU_FUN[1]), .Y(n115) );
  AND2X2M U40 ( .A(n115), .B(ALU_FUN[0]), .Y(n21) );
  INVX2M U41 ( .A(ALU_FUN[2]), .Y(n170) );
  BUFX2M U42 ( .A(n27), .Y(n4) );
  NOR3X2M U43 ( .A(ALU_FUN[1]), .B(ALU_FUN[2]), .C(n168), .Y(n27) );
  AND4X2M U44 ( .A(N166), .B(n170), .C(n19), .D(ALU_FUN[1]), .Y(n17) );
  BUFX2M U45 ( .A(n32), .Y(n3) );
  NOR3X2M U46 ( .A(n169), .B(ALU_FUN[0]), .C(n104), .Y(n32) );
  AOI222X1M U47 ( .A0(N108), .A1(n3), .B0(n8), .B1(n164), .C0(N126), .C1(n150), 
        .Y(n12) );
  AOI222X1M U48 ( .A0(N109), .A1(n3), .B0(n9), .B1(n164), .C0(N127), .C1(n150), 
        .Y(n37) );
  AOI221XLM U49 ( .A0(n4), .A1(n145), .B0(n25), .B1(n165), .C0(n163), .Y(n108)
         );
  AOI221XLM U50 ( .A0(n25), .A1(n4), .B0(n26), .B1(n145), .C0(n28), .Y(n109)
         );
  AOI221XLM U51 ( .A0(n4), .A1(n160), .B0(n9), .B1(n165), .C0(n163), .Y(n58)
         );
  AOI221XLM U52 ( .A0(n4), .A1(n159), .B0(n10), .B1(n165), .C0(n163), .Y(n67)
         );
  AOI221XLM U53 ( .A0(n4), .A1(n158), .B0(n18), .B1(n165), .C0(n163), .Y(n75)
         );
  AOI221XLM U54 ( .A0(n4), .A1(n157), .B0(n22), .B1(n165), .C0(n163), .Y(n83)
         );
  AOI221XLM U55 ( .A0(n4), .A1(n156), .B0(n23), .B1(n165), .C0(n163), .Y(n91)
         );
  AOI221XLM U56 ( .A0(n9), .A1(n4), .B0(n26), .B1(n160), .C0(n28), .Y(n60) );
  AOI221XLM U57 ( .A0(n10), .A1(n4), .B0(n26), .B1(n159), .C0(n28), .Y(n69) );
  AOI221XLM U58 ( .A0(n18), .A1(n4), .B0(n26), .B1(n158), .C0(n28), .Y(n77) );
  AOI221XLM U59 ( .A0(n22), .A1(n4), .B0(n26), .B1(n157), .C0(n28), .Y(n85) );
  AOI221XLM U60 ( .A0(n23), .A1(n4), .B0(n26), .B1(n156), .C0(n28), .Y(n93) );
  OAI31X1M U61 ( .A0(n47), .A1(n5), .A2(n8), .B0(n48), .Y(n46) );
  AOI33X2M U62 ( .A0(n49), .A1(ALU_FUN[1]), .A2(N167), .B0(n8), .B1(n50), .B2(
        n5), .Y(n48) );
  OAI221X1M U63 ( .A0(n162), .A1(n29), .B0(n7), .B1(n167), .C0(n31), .Y(n20)
         );
  AOI21X2M U64 ( .A0(N107), .A1(n21), .B0(n26), .Y(n112) );
  INVX2M U65 ( .A(n30), .Y(n147) );
  OAI21BX1M U66 ( .A0(n5), .A1(n43), .B0N(n16), .Y(n42) );
  AOI21X2M U67 ( .A0(n8), .A1(n4), .B0(n28), .Y(n43) );
  INVX2M U68 ( .A(n70), .Y(n148) );
  OAI21X2M U69 ( .A0(n8), .A1(n167), .B0(n31), .Y(n40) );
  INVX2M U70 ( .A(n100), .Y(n150) );
  OAI211X2M U71 ( .A0(n101), .A1(n102), .B0(ALU_FUN[1]), .C0(n103), .Y(n100)
         );
  NAND4X2M U72 ( .A(n154), .B(n153), .C(n152), .D(n151), .Y(n101) );
  NAND4BX1M U73 ( .AN(n5), .B(n146), .C(n155), .D(n149), .Y(n102) );
  INVX2M U74 ( .A(n24), .Y(n161) );
  AOI221XLM U75 ( .A0(n162), .A1(n26), .B0(n4), .B1(n7), .C0(n28), .Y(n24) );
  INVX2M U76 ( .A(n8), .Y(n144) );
  INVX2M U77 ( .A(n6), .Y(n152) );
  INVX2M U78 ( .A(n7), .Y(n162) );
  INVX2M U79 ( .A(n25), .Y(n145) );
  INVX2M U80 ( .A(n23), .Y(n156) );
  INVX2M U81 ( .A(n10), .Y(n159) );
  INVX2M U82 ( .A(n18), .Y(n158) );
  INVX2M U83 ( .A(n22), .Y(n157) );
  INVX2M U84 ( .A(n9), .Y(n160) );
  NAND4X2M U85 ( .A(n11), .B(n12), .C(n13), .D(n14), .Y(n124) );
  AOI222X1M U86 ( .A0(ALU_OUT[0]), .A1(n172), .B0(n28), .B1(n162), .C0(n163), 
        .C1(n7), .Y(n11) );
  AOI222X1M U87 ( .A0(B[0]), .A1(n20), .B0(N99), .B1(n21), .C0(n161), .C1(n146), .Y(n13) );
  AOI211X2M U88 ( .A0(N90), .A1(n15), .B0(n16), .C0(n17), .Y(n14) );
  BUFX2M U89 ( .A(A[7]), .Y(n25) );
  BUFX2M U90 ( .A(B[6]), .Y(n6) );
  BUFX2M U91 ( .A(B[1]), .Y(n5) );
  NAND4X2M U92 ( .A(n36), .B(n37), .C(n38), .D(n39), .Y(n125) );
  AOI222X1M U93 ( .A0(ALU_OUT[1]), .A1(n172), .B0(n28), .B1(n144), .C0(n163), 
        .C1(n8), .Y(n36) );
  AOI221XLM U94 ( .A0(n5), .A1(n40), .B0(n41), .B1(n7), .C0(n42), .Y(n39) );
  AOI222X1M U95 ( .A0(EN), .A1(n46), .B0(N91), .B1(n15), .C0(N100), .C1(n21), 
        .Y(n38) );
  BUFX2M U96 ( .A(A[5]), .Y(n22) );
  NAND4BX1M U97 ( .AN(n53), .B(n54), .C(n55), .D(n56), .Y(n126) );
  AOI22X1M U98 ( .A0(n9), .A1(n163), .B0(ALU_OUT[2]), .B1(n172), .Y(n55) );
  AOI222X1M U99 ( .A0(N101), .A1(n21), .B0(n41), .B1(n8), .C0(N92), .C1(n15), 
        .Y(n54) );
  OAI222X1M U100 ( .A0(n58), .A1(n155), .B0(B[2]), .B1(n60), .C0(n51), .C1(
        n159), .Y(n53) );
  BUFX2M U101 ( .A(A[4]), .Y(n18) );
  BUFX2M U102 ( .A(A[3]), .Y(n10) );
  NAND4BX1M U103 ( .AN(n63), .B(n64), .C(n65), .D(n66), .Y(n127) );
  AOI22X1M U104 ( .A0(n10), .A1(n163), .B0(ALU_OUT[3]), .B1(n172), .Y(n65) );
  AOI222X1M U105 ( .A0(N102), .A1(n21), .B0(n9), .B1(n41), .C0(N93), .C1(n15), 
        .Y(n64) );
  OAI222X1M U106 ( .A0(n67), .A1(n149), .B0(B[3]), .B1(n69), .C0(n51), .C1(
        n158), .Y(n63) );
  BUFX2M U107 ( .A(A[2]), .Y(n9) );
  NAND2X2M U108 ( .A(n121), .B(n112), .Y(n138) );
  AOI22X1M U109 ( .A0(N122), .A1(n3), .B0(ALU_OUT[14]), .B1(n172), .Y(n121) );
  NAND2X2M U110 ( .A(n122), .B(n112), .Y(n139) );
  AOI22X1M U111 ( .A0(N123), .A1(n3), .B0(ALU_OUT[15]), .B1(n172), .Y(n122) );
  NAND4BX1M U112 ( .AN(n71), .B(n72), .C(n73), .D(n74), .Y(n128) );
  AOI22X1M U113 ( .A0(n18), .A1(n163), .B0(ALU_OUT[4]), .B1(n172), .Y(n73) );
  AOI222X1M U114 ( .A0(N103), .A1(n21), .B0(n10), .B1(n41), .C0(N94), .C1(n15), 
        .Y(n72) );
  OAI222X1M U115 ( .A0(n75), .A1(n154), .B0(B[4]), .B1(n77), .C0(n51), .C1(
        n157), .Y(n71) );
  BUFX2M U116 ( .A(A[0]), .Y(n7) );
  NAND2X2M U117 ( .A(n117), .B(n112), .Y(n134) );
  AOI22X1M U118 ( .A0(N118), .A1(n3), .B0(ALU_OUT[10]), .B1(n172), .Y(n117) );
  NAND2X2M U119 ( .A(n118), .B(n112), .Y(n135) );
  AOI22X1M U120 ( .A0(N119), .A1(n3), .B0(ALU_OUT[11]), .B1(n172), .Y(n118) );
  NAND2X2M U121 ( .A(n119), .B(n112), .Y(n136) );
  AOI22X1M U122 ( .A0(N120), .A1(n3), .B0(ALU_OUT[12]), .B1(n172), .Y(n119) );
  NAND2X2M U123 ( .A(n120), .B(n112), .Y(n137) );
  AOI22X1M U124 ( .A0(N121), .A1(n3), .B0(ALU_OUT[13]), .B1(n172), .Y(n120) );
  OAI2B11X2M U125 ( .A1N(ALU_OUT[8]), .A0(EN), .B0(n112), .C0(n113), .Y(n132)
         );
  AOI221XLM U126 ( .A0(N116), .A1(n3), .B0(N98), .B1(n15), .C0(n114), .Y(n113)
         );
  NOR4X1M U127 ( .A(ALU_FUN[0]), .B(n172), .C(n107), .D(n145), .Y(n114) );
  NAND2X2M U128 ( .A(n116), .B(n112), .Y(n133) );
  AOI22X1M U129 ( .A0(N117), .A1(n3), .B0(ALU_OUT[9]), .B1(n172), .Y(n116) );
  NAND4BX1M U130 ( .AN(n79), .B(n80), .C(n81), .D(n82), .Y(n129) );
  AOI22X1M U131 ( .A0(n22), .A1(n163), .B0(ALU_OUT[5]), .B1(n172), .Y(n81) );
  AOI222X1M U132 ( .A0(N104), .A1(n21), .B0(n18), .B1(n41), .C0(N95), .C1(n15), 
        .Y(n80) );
  OAI222X1M U133 ( .A0(n83), .A1(n153), .B0(B[5]), .B1(n85), .C0(n51), .C1(
        n156), .Y(n79) );
  NAND4BX1M U134 ( .AN(n87), .B(n88), .C(n89), .D(n90), .Y(n130) );
  AOI22X1M U135 ( .A0(n23), .A1(n163), .B0(ALU_OUT[6]), .B1(n172), .Y(n89) );
  AOI222X1M U136 ( .A0(N105), .A1(n21), .B0(n22), .B1(n41), .C0(N96), .C1(n15), 
        .Y(n88) );
  OAI222X1M U137 ( .A0(n91), .A1(n152), .B0(n6), .B1(n93), .C0(n51), .C1(n145), 
        .Y(n87) );
  NAND4BX1M U138 ( .AN(n96), .B(n97), .C(n98), .D(n99), .Y(n131) );
  AOI22X1M U139 ( .A0(n25), .A1(n163), .B0(ALU_OUT[7]), .B1(n172), .Y(n98) );
  AOI222X1M U140 ( .A0(N106), .A1(n21), .B0(n23), .B1(n41), .C0(N97), .C1(n15), 
        .Y(n97) );
  OAI22X1M U141 ( .A0(n108), .A1(n151), .B0(B[7]), .B1(n109), .Y(n96) );
  INVX2M U142 ( .A(B[0]), .Y(n146) );
  INVX2M U143 ( .A(B[3]), .Y(n149) );
  INVX2M U144 ( .A(B[7]), .Y(n151) );
  INVX2M U145 ( .A(B[5]), .Y(n153) );
  NAND2BX2M U146 ( .AN(OUT_VALID), .B(n172), .Y(n123) );
  INVX2M U147 ( .A(B[2]), .Y(n155) );
  INVX2M U148 ( .A(B[4]), .Y(n154) );
  NOR2X1M U149 ( .A(n145), .B(B[7]), .Y(n140) );
  NAND2BX1M U150 ( .AN(B[4]), .B(n18), .Y(n86) );
  NAND2BX1M U151 ( .AN(n18), .B(B[4]), .Y(n44) );
  CLKNAND2X2M U152 ( .A(n86), .B(n44), .Y(n94) );
  NOR2X1M U153 ( .A(n149), .B(n10), .Y(n76) );
  NOR2X1M U154 ( .A(n155), .B(n9), .Y(n35) );
  NOR2X1M U155 ( .A(n146), .B(n7), .Y(n30) );
  CLKNAND2X2M U156 ( .A(n9), .B(n155), .Y(n84) );
  NAND2BX1M U157 ( .AN(n35), .B(n84), .Y(n62) );
  AOI21X1M U158 ( .A0(n30), .A1(n144), .B0(n5), .Y(n33) );
  AOI211X1M U159 ( .A0(n8), .A1(n147), .B0(n62), .C0(n33), .Y(n34) );
  CLKNAND2X2M U160 ( .A(n10), .B(n149), .Y(n78) );
  OAI31X1M U161 ( .A0(n76), .A1(n35), .A2(n34), .B0(n78), .Y(n52) );
  NAND2BX1M U162 ( .AN(n22), .B(B[5]), .Y(n110) );
  OAI211X1M U163 ( .A0(n94), .A1(n52), .B0(n44), .C0(n110), .Y(n57) );
  NAND2BX1M U164 ( .AN(B[5]), .B(n22), .Y(n92) );
  XNOR2X1M U165 ( .A(n23), .B(n6), .Y(n106) );
  AOI32X1M U166 ( .A0(n57), .A1(n92), .A2(n106), .B0(n6), .B1(n156), .Y(n59)
         );
  CLKNAND2X2M U167 ( .A(B[7]), .B(n145), .Y(n141) );
  OAI21X1M U168 ( .A0(n140), .A1(n59), .B0(n141), .Y(N168) );
  CLKNAND2X2M U169 ( .A(n7), .B(n146), .Y(n68) );
  OA21X1M U170 ( .A0(n68), .A1(n144), .B0(n5), .Y(n61) );
  AOI211X1M U171 ( .A0(n68), .A1(n144), .B0(n62), .C0(n61), .Y(n70) );
  AOI31X1M U172 ( .A0(n148), .A1(n84), .A2(n78), .B0(n76), .Y(n105) );
  OAI2B11X1M U173 ( .A1N(n105), .A0(n94), .B0(n92), .C0(n86), .Y(n111) );
  AOI32X1M U174 ( .A0(n111), .A1(n110), .A2(n106), .B0(n23), .B1(n152), .Y(
        n142) );
  AOI2B1X1M U175 ( .A1N(n142), .A0(n141), .B0(n140), .Y(n143) );
  CLKINVX1M U176 ( .A(n143), .Y(N167) );
  NOR2X1M U177 ( .A(N168), .B(N167), .Y(N166) );
endmodule


module CLK_GATE ( CLK_EN, CLK, GATED_CLK );
  input CLK_EN, CLK;
  output GATED_CLK;


  TLATNCAX12M U0_TLATNCAX12M ( .E(CLK_EN), .CK(CLK), .ECK(GATED_CLK) );
endmodule


module SYS_TOP ( RST_N, UART_CLK, REF_CLK, UART_RX_IN, UART_TX_O, RX_Error );
  input RST_N, UART_CLK, REF_CLK, UART_RX_IN;
  output UART_TX_O, RX_Error;
  wire   SYNC_UART_RST, SYNC_REF_RST, UART_RX_V_OUT, UART_RX_V_SYNC,
         UART_TX_VLD, UART_TX_CLK, UART_TX_Busy_PULSE, FIFO_FULL,
         UART_TX_V_SYNC, UART_TX_Busy, UART_RX_CLK, RF_RdData_VLD, RF_WrEn,
         RF_RdEn, ALU_EN, ALU_OUT_VLD, CLKG_EN, ALU_CLK, n1, n2, n3, n4, n5,
         n6, n7, n8;
  wire   [7:0] UART_RX_OUT;
  wire   [7:0] UART_RX_SYNC;
  wire   [7:0] UART_TX_IN;
  wire   [7:0] UART_TX_SYNC;
  wire   [7:0] DIV_RATIO;
  wire   [7:0] UART_Config;
  wire   [7:0] DIV_RATIO_RX;
  wire   [7:0] RF_RdData;
  wire   [3:0] RF_Address;
  wire   [7:0] RF_WrData;
  wire   [3:0] ALU_FUN;
  wire   [15:0] ALU_OUT;
  wire   [7:0] Operand_A;
  wire   [7:0] Operand_B;
  wire   SYNOPSYS_UNCONNECTED__0, SYNOPSYS_UNCONNECTED__1, 
        SYNOPSYS_UNCONNECTED__2, SYNOPSYS_UNCONNECTED__3;

  RST_SYNC_NUM_STAGES2_0 U0_RST_SYNC ( .RST(RST_N), .CLK(UART_CLK), .SYNC_RST(
        SYNC_UART_RST) );
  RST_SYNC_NUM_STAGES2_1 U1_RST_SYNC ( .RST(RST_N), .CLK(REF_CLK), .SYNC_RST(
        SYNC_REF_RST) );
  DATA_SYNC_NUM_STAGES2_BUS_WIDTH8 U0_ref_sync ( .CLK(REF_CLK), .RST(n5), 
        .unsync_bus(UART_RX_OUT), .bus_enable(UART_RX_V_OUT), .sync_bus(
        UART_RX_SYNC), .enable_pulse_d(UART_RX_V_SYNC) );
  ASYNC_FIFO_DATA_WIDTH8_addr3 U0_UART_FIFO ( .wclk(REF_CLK), .wrst_n(n5), 
        .winc(UART_TX_VLD), .rclk(UART_TX_CLK), .rinc(UART_TX_Busy_PULSE), 
        .rrst_n(n7), .wdata(UART_TX_IN), .wfull(FIFO_FULL), .rempty(
        UART_TX_V_SYNC), .rdata(UART_TX_SYNC) );
  PULSE_GEN U0_PULSE_GEN ( .clk(UART_TX_CLK), .rst(n7), .lvl_sig(UART_TX_Busy), 
        .pulse_sig(UART_TX_Busy_PULSE) );
  clkdiv_0 U0_ClkDiv ( .i_ref_clk(UART_CLK), .i_rst_n(n7), .i_clk_en(1'b1), 
        .i_div_ratio(DIV_RATIO), .o_div_clk(UART_TX_CLK) );
  CLKDIV_MUX U0_CLKDIV_MUX ( .IN(UART_Config[7:2]), .OUT({
        SYNOPSYS_UNCONNECTED__0, SYNOPSYS_UNCONNECTED__1, 
        SYNOPSYS_UNCONNECTED__2, SYNOPSYS_UNCONNECTED__3, DIV_RATIO_RX[3:0]})
         );
  clkdiv_1 U1_ClkDiv ( .i_ref_clk(UART_CLK), .i_rst_n(n7), .i_clk_en(1'b1), 
        .i_div_ratio({1'b0, 1'b0, 1'b0, 1'b0, DIV_RATIO_RX[3:0]}), .o_div_clk(
        UART_RX_CLK) );
  UART U0_UART ( .TX_CLK(UART_TX_CLK), .TX_IN_P(UART_TX_SYNC), .TX_IN_V(n1), 
        .RST(n7), .RX_IN_S(n2), .prescale(UART_Config[7:2]), .RX_CLK(
        UART_RX_CLK), .PAR_TYP(UART_Config[1]), .PAR_EN(UART_Config[0]), 
        .TX_OUT_S(UART_TX_O), .TX_OUT_V(UART_TX_Busy), .RX_OUT_P(UART_RX_OUT), 
        .RX_OUT_V(UART_RX_V_OUT), .RX_Error(RX_Error) );
  SYS_CTRL U0_SYS_CTRL ( .CLK(REF_CLK), .RST(n5), .ALU_OUT(ALU_OUT), 
        .OUT_VALID(ALU_OUT_VLD), .RdData(RF_RdData), .RdData_Valid(
        RF_RdData_VLD), .RX_P_DATA(UART_RX_SYNC), .RX_D_VLD(UART_RX_V_SYNC), 
        .FIFO_FULL(FIFO_FULL), .WR_INC(UART_TX_VLD), .WR_DATA(UART_TX_IN), 
        .ALU_FUN(ALU_FUN), .EN(ALU_EN), .CLK_EN(CLKG_EN), .Address(RF_Address), 
        .WrEn(RF_WrEn), .RdEn(RF_RdEn), .WrData(RF_WrData) );
  Register_file U0_RegFile ( .WrData(RF_WrData), .Address({RF_Address[3:2], n4, 
        n3}), .WrEn(RF_WrEn), .RdEn(RF_RdEn), .CLK(REF_CLK), .RST(n5), 
        .RdData(RF_RdData), .RdData_VLD(RF_RdData_VLD), .REG0(Operand_A), 
        .REG1(Operand_B), .REG2(UART_Config), .REG3(DIV_RATIO) );
  ALU_16B U0_ALU ( .A(Operand_A), .B(Operand_B), .ALU_FUN(ALU_FUN), .EN(ALU_EN), .RST(n5), .CLK(ALU_CLK), .ALU_OUT(ALU_OUT), .OUT_VALID(ALU_OUT_VLD) );
  CLK_GATE U0_CLK_GATE ( .CLK_EN(CLKG_EN), .CLK(REF_CLK), .GATED_CLK(ALU_CLK)
         );
  INVX2M U2 ( .A(n8), .Y(n7) );
  INVX2M U3 ( .A(UART_TX_V_SYNC), .Y(n1) );
  BUFX2M U4 ( .A(RF_Address[1]), .Y(n4) );
  BUFX2M U5 ( .A(RF_Address[0]), .Y(n3) );
  BUFX2M U6 ( .A(UART_RX_IN), .Y(n2) );
  INVX4M U7 ( .A(n6), .Y(n5) );
  INVX2M U8 ( .A(SYNC_REF_RST), .Y(n6) );
  INVX2M U9 ( .A(SYNC_UART_RST), .Y(n8) );
endmodule

