{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575549736266 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575549736267 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 05 09:42:16 2019 " "Processing started: Thu Dec 05 09:42:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575549736267 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575549736267 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processador_Pipeline -c Processador_Pipeline " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processador_Pipeline -c Processador_Pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575549736268 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1575549736645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-behave " "Found design unit 1: adder-behave" {  } { { "adder.vhd" "" { Text "C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575549737278 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.vhd" "" { Text "C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/adder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575549737278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575549737278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main_controller-arch_main_controller " "Found design unit 1: main_controller-arch_main_controller" {  } { { "main_controller.vhd" "" { Text "C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/main_controller.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575549737282 ""} { "Info" "ISGN_ENTITY_NAME" "1 main_controller " "Found entity 1: main_controller" {  } { { "main_controller.vhd" "" { Text "C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/main_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575549737282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575549737282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor_sinal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extensor_sinal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extensor_sinal-ext_comp " "Found design unit 1: extensor_sinal-ext_comp" {  } { { "extensor_sinal.vhd" "" { Text "C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/extensor_sinal.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575549737285 ""} { "Info" "ISGN_ENTITY_NAME" "1 extensor_sinal " "Found entity 1: extensor_sinal" {  } { { "extensor_sinal.vhd" "" { Text "C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/extensor_sinal.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575549737285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575549737285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_instr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_instr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mem_Instr-acesso " "Found design unit 1: Mem_Instr-acesso" {  } { { "Mem_Instr.vhd" "" { Text "C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/Mem_Instr.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575549737288 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mem_Instr " "Found entity 1: Mem_Instr" {  } { { "Mem_Instr.vhd" "" { Text "C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/Mem_Instr.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575549737288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575549737288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_decoder-arch_ALU_decoder " "Found design unit 1: ALU_decoder-arch_ALU_decoder" {  } { { "ALU_decoder.vhd" "" { Text "C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/ALU_decoder.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575549737291 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_decoder " "Found entity 1: ALU_decoder" {  } { { "ALU_decoder.vhd" "" { Text "C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/ALU_decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575549737291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575549737291 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mult4 mult4.vhd " "Entity \"mult4\" obtained from \"mult4.vhd\" instead of from Quartus II megafunction library" {  } { { "mult4.vhd" "" { Text "C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/mult4.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1575549737293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mult4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult4-multiplica " "Found design unit 1: mult4-multiplica" {  } { { "mult4.vhd" "" { Text "C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/mult4.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575549737294 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult4 " "Found entity 1: mult4" {  } { { "mult4.vhd" "" { Text "C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/mult4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575549737294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575549737294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 banco_reg-comp_banco " "Found design unit 1: banco_reg-comp_banco" {  } { { "banco_reg.vhd" "" { Text "C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/banco_reg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575549737297 ""} { "Info" "ISGN_ENTITY_NAME" "1 banco_reg " "Found entity 1: banco_reg" {  } { { "banco_reg.vhd" "" { Text "C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/banco_reg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575549737297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575549737297 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus II megafunction library" {  } { { "mux.vhd" "" { Text "C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/mux.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1575549737300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-sistema " "Found design unit 1: mux-sistema" {  } { { "mux.vhd" "" { Text "C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/mux.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575549737300 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575549737300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575549737300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-funcao " "Found design unit 1: ALU-funcao" {  } { { "ALU.vhd" "" { Text "C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/ALU.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575549737303 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575549737303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575549737303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_mem-acesso_memoria " "Found design unit 1: Data_mem-acesso_memoria" {  } { { "Data_mem.vhd" "" { Text "C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/Data_mem.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575549737306 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_mem " "Found entity 1: Data_mem" {  } { { "Data_mem.vhd" "" { Text "C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/Data_mem.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575549737306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575549737306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_1-reg_1_comp " "Found design unit 1: reg_1-reg_1_comp" {  } { { "reg_1.vhd" "" { Text "C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/reg_1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575549737309 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_1 " "Found entity 1: reg_1" {  } { { "reg_1.vhd" "" { Text "C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/reg_1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575549737309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575549737309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_2-reg_2_comp " "Found design unit 1: reg_2-reg_2_comp" {  } { { "reg_2.vhd" "" { Text "C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/reg_2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575549737313 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_2 " "Found entity 1: reg_2" {  } { { "reg_2.vhd" "" { Text "C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/reg_2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575549737313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575549737313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_13-reg_13_comp " "Found design unit 1: reg_13-reg_13_comp" {  } { { "reg_13.vhd" "" { Text "C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/reg_13.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575549737316 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_13 " "Found entity 1: reg_13" {  } { { "reg_13.vhd" "" { Text "C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/reg_13.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575549737316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575549737316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_9-reg_9_comp " "Found design unit 1: reg_9-reg_9_comp" {  } { { "reg_9.vhd" "" { Text "C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/reg_9.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575549737319 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_9 " "Found entity 1: reg_9" {  } { { "reg_9.vhd" "" { Text "C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/reg_9.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575549737319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575549737319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_5-reg_5_comp " "Found design unit 1: reg_5-reg_5_comp" {  } { { "reg_5.vhd" "" { Text "C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/reg_5.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575549737322 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_5 " "Found entity 1: reg_5" {  } { { "reg_5.vhd" "" { Text "C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/reg_5.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575549737322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575549737322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador_pipeline.bdf 1 1 " "Found 1 design units, including 1 entities, in source file processador_pipeline.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Processador_Pipeline " "Found entity 1: Processador_Pipeline" {  } { { "Processador_Pipeline.bdf" "" { Schematic "C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/Processador_Pipeline.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575549737325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575549737325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder4-behave " "Found design unit 1: adder4-behave" {  } { { "adder4.vhd" "" { Text "C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/adder4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575549737328 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder4 " "Found entity 1: adder4" {  } { { "adder4.vhd" "" { Text "C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/adder4.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575549737328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575549737328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux5-sistema " "Found design unit 1: mux5-sistema" {  } { { "mux5.vhd" "" { Text "C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/mux5.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575549737331 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux5 " "Found entity 1: mux5" {  } { { "mux5.vhd" "" { Text "C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/mux5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575549737331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575549737331 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processador_Pipeline " "Elaborating entity \"Processador_Pipeline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1575549737374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:inst " "Elaborating entity \"mux\" for hierarchy \"mux:inst\"" {  } { { "Processador_Pipeline.bdf" "inst" { Schematic "C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/Processador_Pipeline.bdf" { { 208 24 200 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575549737469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_9 reg_9:inst7 " "Elaborating entity \"reg_9\" for hierarchy \"reg_9:inst7\"" {  } { { "Processador_Pipeline.bdf" "inst7" { Schematic "C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/Processador_Pipeline.bdf" { { -440 2232 2384 784 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575549737471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_13 reg_13:inst17 " "Elaborating entity \"reg_13\" for hierarchy \"reg_13:inst17\"" {  } { { "Processador_Pipeline.bdf" "inst17" { Schematic "C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/Processador_Pipeline.bdf" { { -264 1328 1472 784 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575549737474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_controller main_controller:inst2 " "Elaborating entity \"main_controller\" for hierarchy \"main_controller:inst2\"" {  } { { "Processador_Pipeline.bdf" "inst2" { Schematic "C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/Processador_Pipeline.bdf" { { -256 944 1144 -72 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575549737477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_2 reg_2:inst4 " "Elaborating entity \"reg_2\" for hierarchy \"reg_2:inst4\"" {  } { { "Processador_Pipeline.bdf" "inst4" { Schematic "C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/Processador_Pipeline.bdf" { { 176 664 848 760 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575549737480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem_Instr Mem_Instr:inst3 " "Elaborating entity \"Mem_Instr\" for hierarchy \"Mem_Instr:inst3\"" {  } { { "Processador_Pipeline.bdf" "inst3" { Schematic "C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/Processador_Pipeline.bdf" { { 200 456 624 280 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575549737484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_1 reg_1:inst1 " "Elaborating entity \"reg_1\" for hierarchy \"reg_1:inst1\"" {  } { { "Processador_Pipeline.bdf" "inst1" { Schematic "C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/Processador_Pipeline.bdf" { { 176 256 400 304 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575549737487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder4 adder4:inst18 " "Elaborating entity \"adder4\" for hierarchy \"adder4:inst18\"" {  } { { "Processador_Pipeline.bdf" "inst18" { Schematic "C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/Processador_Pipeline.bdf" { { 328 416 544 392 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575549737491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensor_sinal extensor_sinal:SIGN_EXTEND " "Elaborating entity \"extensor_sinal\" for hierarchy \"extensor_sinal:SIGN_EXTEND\"" {  } { { "Processador_Pipeline.bdf" "SIGN_EXTEND" { Schematic "C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/Processador_Pipeline.bdf" { { 544 1168 1328 624 "SIGN_EXTEND" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575549737494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_decoder ALU_decoder:inst5 " "Elaborating entity \"ALU_decoder\" for hierarchy \"ALU_decoder:inst5\"" {  } { { "Processador_Pipeline.bdf" "inst5" { Schematic "C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/Processador_Pipeline.bdf" { { -48 944 1144 112 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575549737497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "banco_reg banco_reg:REGISTER_FILE " "Elaborating entity \"banco_reg\" for hierarchy \"banco_reg:REGISTER_FILE\"" {  } { { "Processador_Pipeline.bdf" "REGISTER_FILE" { Schematic "C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/Processador_Pipeline.bdf" { { 192 1120 1312 440 "REGISTER_FILE" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575549737500 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registros banco_reg.vhd(52) " "VHDL Process Statement warning at banco_reg.vhd(52): signal \"registros\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "banco_reg.vhd" "" { Text "C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/banco_reg.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575549737501 "|Processador_Pipeline|banco_reg:REGISTER_FILE"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registros banco_reg.vhd(55) " "VHDL Process Statement warning at banco_reg.vhd(55): signal \"registros\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "banco_reg.vhd" "" { Text "C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/banco_reg.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575549737501 "|Processador_Pipeline|banco_reg:REGISTER_FILE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_5 reg_5:inst14 " "Elaborating entity \"reg_5\" for hierarchy \"reg_5:inst14\"" {  } { { "Processador_Pipeline.bdf" "inst14" { Schematic "C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/Processador_Pipeline.bdf" { { -424 2752 2904 736 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575549737503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_mem Data_mem:inst10 " "Elaborating entity \"Data_mem\" for hierarchy \"Data_mem:inst10\"" {  } { { "Processador_Pipeline.bdf" "inst10" { Schematic "C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/Processador_Pipeline.bdf" { { 200 2528 2712 368 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575549737506 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Data_m Data_mem.vhd(43) " "VHDL Process Statement warning at Data_mem.vhd(43): signal \"Data_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Data_mem.vhd" "" { Text "C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/Data_mem.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575549737507 "|Data_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst12 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst12\"" {  } { { "Processador_Pipeline.bdf" "inst12" { Schematic "C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/Processador_Pipeline.bdf" { { 152 1960 2168 304 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575549737509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5 mux5:inst9 " "Elaborating entity \"mux5\" for hierarchy \"mux5:inst9\"" {  } { { "Processador_Pipeline.bdf" "inst9" { Schematic "C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/Processador_Pipeline.bdf" { { 424 1528 1696 520 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575549737513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:inst6 " "Elaborating entity \"adder\" for hierarchy \"adder:inst6\"" {  } { { "Processador_Pipeline.bdf" "inst6" { Schematic "C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/Processador_Pipeline.bdf" { { 704 1992 2152 784 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575549737516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult4 mult4:inst8 " "Elaborating entity \"mult4\" for hierarchy \"mult4:inst8\"" {  } { { "Processador_Pipeline.bdf" "inst8" { Schematic "C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/Processador_Pipeline.bdf" { { 544 1784 1912 624 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575549737518 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1575549738114 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575549738114 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "Processador_Pipeline.bdf" "" { Schematic "C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/Processador_Pipeline.bdf" { { -384 184 352 -368 "CLK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575549738366 "|Processador_Pipeline|CLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1575549738366 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1575549738366 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1575549738366 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1575549738366 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4632 " "Peak virtual memory: 4632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575549738496 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 05 09:42:18 2019 " "Processing ended: Thu Dec 05 09:42:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575549738496 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575549738496 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575549738496 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575549738496 ""}
