-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity exp_generic_double_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    x : IN STD_LOGIC_VECTOR (63 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (63 downto 0) );
end;


architecture behav of exp_generic_double_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv11_7FF : STD_LOGIC_VECTOR (10 downto 0) := "11111111111";
    constant ap_const_lv52_0 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000000000000000";
    constant ap_const_lv12_C01 : STD_LOGIC_VECTOR (11 downto 0) := "110000000001";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv54_0 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv11_3FF : STD_LOGIC_VECTOR (10 downto 0) := "01111111111";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_46 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000110";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv18_20000 : STD_LOGIC_VECTOR (17 downto 0) := "100000000000000000";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv18_0 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv84_58B90BFBE8E7BCD5E4 : STD_LOGIC_VECTOR (83 downto 0) := "000000000000010110001011100100001011111110111110100011100111101111001101010111100100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_53 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010011";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv32_3A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111010";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv32_4E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001110";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_39 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111001";
    constant ap_const_lv32_5C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011100";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv59_10 : STD_LOGIC_VECTOR (58 downto 0) := "00000000000000000000000000000000000000000000000000000010000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv49_0 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_6A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101010";
    constant ap_const_lv13_1FFF : STD_LOGIC_VECTOR (12 downto 0) := "1111111111111";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv13_1C02 : STD_LOGIC_VECTOR (12 downto 0) := "1110000000010";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_69 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101001";
    constant ap_const_lv32_68 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101000";
    constant ap_const_lv64_7FF0000000000000 : STD_LOGIC_VECTOR (63 downto 0) := "0111111111110000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_7FFFFFFFFFFFFFFF : STD_LOGIC_VECTOR (63 downto 0) := "0111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv31_5C55 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000101110001010101";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal table_exp_Z1_array_s_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal table_exp_Z1_array_s_ce0 : STD_LOGIC;
    signal table_exp_Z1_array_s_q0 : STD_LOGIC_VECTOR (57 downto 0);
    signal table_f_Z3_array_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal table_f_Z3_array_V_ce0 : STD_LOGIC;
    signal table_f_Z3_array_V_q0 : STD_LOGIC_VECTOR (25 downto 0);
    signal table_f_Z3_array_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal table_f_Z3_array_V_ce1 : STD_LOGIC;
    signal table_f_Z3_array_V_q1 : STD_LOGIC_VECTOR (25 downto 0);
    signal table_f_Z2_array_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal table_f_Z2_array_V_ce0 : STD_LOGIC;
    signal table_f_Z2_array_V_q0 : STD_LOGIC_VECTOR (41 downto 0);
    signal p_Result_23_fu_265_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_23_reg_1189 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_23_reg_1189_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_23_reg_1189_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_23_reg_1189_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_23_reg_1189_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_23_reg_1189_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_23_reg_1189_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_23_reg_1189_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_23_reg_1189_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_23_reg_1189_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_23_reg_1189_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_23_reg_1189_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal not_demorgan_fu_299_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_demorgan_reg_1196 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_demorgan_reg_1196_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal not_demorgan_reg_1196_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal not_demorgan_reg_1196_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal not_demorgan_reg_1196_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal not_demorgan_reg_1196_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal not_demorgan_reg_1196_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal not_demorgan_reg_1196_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal not_demorgan_reg_1196_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal not_demorgan_reg_1196_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal not_demorgan_reg_1196_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_i_fu_311_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_i_reg_1202 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_i_reg_1202_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_i_reg_1202_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_i_reg_1202_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_i_reg_1202_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_i_reg_1202_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_i_reg_1202_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_i_reg_1202_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_i_reg_1202_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_i_reg_1202_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_i_reg_1202_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_i_reg_1202_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal m_frac_l_V_2_cast_fu_357_p1 : STD_LOGIC_VECTOR (70 downto 0);
    signal m_frac_l_V_2_cast_reg_1209 : STD_LOGIC_VECTOR (70 downto 0);
    signal isNeg_fu_361_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal isNeg_reg_1214 : STD_LOGIC_VECTOR (0 downto 0);
    signal m_exp_1_cast_fu_387_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal m_exp_1_cast_reg_1219 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_13_fu_415_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal r_V_13_reg_1224 : STD_LOGIC_VECTOR (70 downto 0);
    signal r_V_13_reg_1224_pp0_iter1_reg : STD_LOGIC_VECTOR (70 downto 0);
    signal r_V_13_reg_1224_pp0_iter2_reg : STD_LOGIC_VECTOR (70 downto 0);
    signal r_V_13_reg_1224_pp0_iter3_reg : STD_LOGIC_VECTOR (70 downto 0);
    signal m_fix_l_V_reg_1229 : STD_LOGIC_VECTOR (63 downto 0);
    signal m_fix_hi_V_reg_1235 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_24_reg_1240 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_fu_451_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_reg_1245 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_reg_1245_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_reg_1245_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_reg_1245_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_reg_1245_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_reg_1245_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_reg_1245_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_reg_1245_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_reg_1245_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_reg_1245_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_reg_1245_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_reg_1253 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_reg_1253_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_reg_1253_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_reg_1253_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_reg_1253_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_reg_1253_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_reg_1253_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_reg_1253_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_reg_1253_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_reg_1253_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_reg_1253_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_reg_1253_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_exp_V_3_fu_531_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_exp_V_3_reg_1259 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_exp_V_3_reg_1259_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal r_exp_V_3_reg_1259_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal r_exp_V_3_reg_1259_pp0_iter4_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal r_exp_V_3_reg_1259_pp0_iter5_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal r_exp_V_3_reg_1259_pp0_iter6_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal r_exp_V_3_reg_1259_pp0_iter7_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal r_exp_V_3_reg_1259_pp0_iter8_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal r_exp_V_3_reg_1259_pp0_iter9_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal r_exp_V_3_reg_1259_pp0_iter10_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_25_fu_554_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_reg_1266 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_reg_1266_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_reg_1266_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_reg_1266_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_reg_1266_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_reg_1266_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_reg_1266_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_reg_1266_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_reg_1266_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_reg_1266_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_reg_1276 : STD_LOGIC_VECTOR (70 downto 0);
    signal m_diff_hi_V_reg_1281 : STD_LOGIC_VECTOR (7 downto 0);
    signal m_diff_hi_V_reg_1281_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal m_diff_hi_V_reg_1281_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal m_diff_hi_V_reg_1281_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal Z2_V_reg_1286 : STD_LOGIC_VECTOR (7 downto 0);
    signal Z2_V_reg_1286_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal Z2_V_reg_1286_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal Z2_V_reg_1286_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal Z2_V_reg_1286_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal Z3_V_fu_618_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal Z3_V_reg_1293 : STD_LOGIC_VECTOR (7 downto 0);
    signal Z3_V_reg_1293_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal Z4_V_fu_628_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal Z4_V_reg_1298 : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_5_fu_669_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal ret_V_5_reg_1313 : STD_LOGIC_VECTOR (35 downto 0);
    signal ret_V_5_reg_1313_pp0_iter6_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal p_Val2_19_reg_1319 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_1_i1_fu_675_p4 : STD_LOGIC_VECTOR (42 downto 0);
    signal tmp_1_i1_reg_1324 : STD_LOGIC_VECTOR (42 downto 0);
    signal tmp_3_reg_1329 : STD_LOGIC_VECTOR (19 downto 0);
    signal exp_Z2P_m_1_V_fu_725_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal exp_Z2P_m_1_V_reg_1339 : STD_LOGIC_VECTOR (43 downto 0);
    signal exp_Z2P_m_1_V_reg_1339_pp0_iter8_reg : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_4_reg_1345 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_4_reg_1345_pp0_iter8_reg : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_5_reg_1356 : STD_LOGIC_VECTOR (35 downto 0);
    signal exp_Z1_V_reg_1361 : STD_LOGIC_VECTOR (57 downto 0);
    signal exp_Z1P_m_1_V_reg_1366 : STD_LOGIC_VECTOR (49 downto 0);
    signal exp_Z1_hi_V_reg_1371 : STD_LOGIC_VECTOR (49 downto 0);
    signal ret_V_7_fu_831_p2 : STD_LOGIC_VECTOR (58 downto 0);
    signal ret_V_7_reg_1376 : STD_LOGIC_VECTOR (58 downto 0);
    signal r_V_18_fu_843_p2 : STD_LOGIC_VECTOR (99 downto 0);
    signal r_V_18_reg_1381 : STD_LOGIC_VECTOR (99 downto 0);
    signal tmp_44_fu_849_p1 : STD_LOGIC_VECTOR (57 downto 0);
    signal tmp_44_reg_1387 : STD_LOGIC_VECTOR (57 downto 0);
    signal sel_tmp1_fu_985_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_reg_1392 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp9_fu_1017_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp9_reg_1398 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp13_fu_1051_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp13_reg_1404 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_fu_1074_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_32_reg_1409 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal tmp_16_i_fu_642_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_17_i_fu_647_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_23_i_fu_706_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_19_fu_741_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Val2_s_fu_261_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_V_fu_273_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_V_3_fu_283_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal tmp_i_fu_287_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_i_fu_293_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_i_fu_305_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i1_cast_fu_317_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Result_s_fu_327_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal e_frac_V_fu_335_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_1_fu_341_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal m_frac_l_V_fu_349_p3 : STD_LOGIC_VECTOR (60 downto 0);
    signal m_exp_fu_321_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_s_fu_369_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_cast_fu_375_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal m_exp_2_fu_379_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_13_cast_fu_395_p1 : STD_LOGIC_VECTOR (60 downto 0);
    signal r_V_fu_399_p2 : STD_LOGIC_VECTOR (60 downto 0);
    signal tmp_13_fu_391_p1 : STD_LOGIC_VECTOR (70 downto 0);
    signal r_V_cast_fu_405_p1 : STD_LOGIC_VECTOR (70 downto 0);
    signal r_V_1_fu_409_p2 : STD_LOGIC_VECTOR (70 downto 0);
    signal tmp_14_fu_465_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal rhs_V_fu_481_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_1178_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_42_fu_508_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_15_fu_492_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_16_fu_511_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_fu_517_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_Result_16_fu_501_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_fu_523_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_3_fu_468_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal r_V_4_fu_473_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_8_fu_539_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_24_fu_546_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal grp_fu_562_p0 : STD_LOGIC_VECTOR (71 downto 0);
    signal grp_fu_562_p2 : STD_LOGIC_VECTOR (83 downto 0);
    signal rhs_V_1_fu_581_p3 : STD_LOGIC_VECTOR (71 downto 0);
    signal lhs_V_fu_578_p1 : STD_LOGIC_VECTOR (72 downto 0);
    signal rhs_V_3_cast_fu_588_p1 : STD_LOGIC_VECTOR (72 downto 0);
    signal ret_V_4_fu_592_p2 : STD_LOGIC_VECTOR (72 downto 0);
    signal Z4_ind_V_fu_632_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal f_Z4_V_fu_652_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal rhs_V_2_fu_665_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal lhs_V_1_fu_662_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal r_V_16_fu_690_p0 : STD_LOGIC_VECTOR (35 downto 0);
    signal r_V_16_fu_690_p1 : STD_LOGIC_VECTOR (42 downto 0);
    signal r_V_16_fu_690_p2 : STD_LOGIC_VECTOR (78 downto 0);
    signal tmp_21_i_cast_fu_713_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp_fu_716_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal ret_V_6_fu_710_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_cast_31_fu_721_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_24_i_fu_745_p4 : STD_LOGIC_VECTOR (48 downto 0);
    signal r_V_17_fu_760_p0 : STD_LOGIC_VECTOR (43 downto 0);
    signal r_V_17_fu_760_p1 : STD_LOGIC_VECTOR (48 downto 0);
    signal r_V_17_fu_760_p2 : STD_LOGIC_VECTOR (92 downto 0);
    signal lhs_V_2_fu_776_p5 : STD_LOGIC_VECTOR (50 downto 0);
    signal tmp_27_i_cast_fu_790_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp6_fu_793_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal lhs_V_7_cast_fu_786_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal tmp51_cast_fu_798_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal exp_Z1P_m_1_l_V_fu_802_p2 : STD_LOGIC_VECTOR (51 downto 0);
    signal lhs_V_3_fu_828_p1 : STD_LOGIC_VECTOR (58 downto 0);
    signal r_V_18_fu_843_p0 : STD_LOGIC_VECTOR (49 downto 0);
    signal r_V_18_fu_843_p1 : STD_LOGIC_VECTOR (49 downto 0);
    signal rhs_V_5_cast_fu_865_p1 : STD_LOGIC_VECTOR (107 downto 0);
    signal lhs_V_4_fu_858_p3 : STD_LOGIC_VECTOR (107 downto 0);
    signal tmp_22_fu_871_p3 : STD_LOGIC_VECTOR (106 downto 0);
    signal tmp_21_fu_868_p1 : STD_LOGIC_VECTOR (106 downto 0);
    signal ret_V_20_cast_fu_884_p2 : STD_LOGIC_VECTOR (106 downto 0);
    signal tmp_45_fu_890_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_exp_V_fu_898_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_exp_V_2_fu_903_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_46_fu_910_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_fu_920_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_8_fu_878_p2 : STD_LOGIC_VECTOR (107 downto 0);
    signal tmp_27_fu_937_p4 : STD_LOGIC_VECTOR (51 downto 0);
    signal tmp_28_fu_947_p4 : STD_LOGIC_VECTOR (51 downto 0);
    signal tmp_48_fu_965_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal out_exp_V_fu_969_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_V_4_fu_957_p3 : STD_LOGIC_VECTOR (51 downto 0);
    signal not_Val2_i_fu_853_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp9_fu_990_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_fu_926_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp6_fu_1006_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp5_fu_1001_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp8_fu_1011_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp11_fu_1023_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp44_demorgan_fu_1034_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp12_fu_1029_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp13_fu_1039_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_fu_931_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp14_fu_1045_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_25_fu_975_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal sel_tmp2_fu_996_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_fu_1069_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_fu_1061_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_29_fu_1057_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal x_is_ninf_fu_1082_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_i_not_fu_1096_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp3_fu_1106_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp10_fu_1112_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp_fu_1101_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev_fu_1086_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp11_fu_1123_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp4_fu_1117_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp10_fu_1128_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp7_fu_1091_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_fu_1146_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_fu_1138_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp12_fu_1134_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp15_fu_1159_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_fu_1164_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_fu_1152_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1178_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to11 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal r_V_16_fu_690_p00 : STD_LOGIC_VECTOR (78 downto 0);
    signal r_V_16_fu_690_p10 : STD_LOGIC_VECTOR (78 downto 0);
    signal r_V_17_fu_760_p00 : STD_LOGIC_VECTOR (92 downto 0);
    signal r_V_17_fu_760_p10 : STD_LOGIC_VECTOR (92 downto 0);
    signal r_V_18_fu_843_p00 : STD_LOGIC_VECTOR (99 downto 0);
    signal r_V_18_fu_843_p10 : STD_LOGIC_VECTOR (99 downto 0);

    component GELU_mul_72ns_13seOg IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (71 downto 0);
        din1 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (83 downto 0) );
    end component;


    component GELU_mac_muladd_1fYi IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (18 downto 0);
        dout : OUT STD_LOGIC_VECTOR (30 downto 0) );
    end component;


    component exp_generic_doublbkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (57 downto 0) );
    end component;


    component exp_generic_doublcud IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (25 downto 0);
        address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component exp_generic_doubldEe IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (41 downto 0) );
    end component;



begin
    table_exp_Z1_array_s_U : component exp_generic_doublbkb
    generic map (
        DataWidth => 58,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => table_exp_Z1_array_s_address0,
        ce0 => table_exp_Z1_array_s_ce0,
        q0 => table_exp_Z1_array_s_q0);

    table_f_Z3_array_V_U : component exp_generic_doublcud
    generic map (
        DataWidth => 26,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => table_f_Z3_array_V_address0,
        ce0 => table_f_Z3_array_V_ce0,
        q0 => table_f_Z3_array_V_q0,
        address1 => table_f_Z3_array_V_address1,
        ce1 => table_f_Z3_array_V_ce1,
        q1 => table_f_Z3_array_V_q1);

    table_f_Z2_array_V_U : component exp_generic_doubldEe
    generic map (
        DataWidth => 42,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => table_f_Z2_array_V_address0,
        ce0 => table_f_Z2_array_V_ce0,
        q0 => table_f_Z2_array_V_q0);

    GELU_mul_72ns_13seOg_U1 : component GELU_mul_72ns_13seOg
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 72,
        din1_WIDTH => 13,
        dout_WIDTH => 84)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_562_p0,
        din1 => r_exp_V_3_reg_1259,
        ce => ap_const_logic_1,
        dout => grp_fu_562_p2);

    GELU_mac_muladd_1fYi_U2 : component GELU_mac_muladd_1fYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 19,
        dout_WIDTH => 31)
    port map (
        din0 => grp_fu_1178_p0,
        din1 => m_fix_hi_V_reg_1235,
        din2 => rhs_V_fu_481_p3,
        dout => grp_fu_1178_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                Z2_V_reg_1286 <= ret_V_4_fu_592_p2(50 downto 43);
                Z2_V_reg_1286_pp0_iter5_reg <= Z2_V_reg_1286;
                Z2_V_reg_1286_pp0_iter6_reg <= Z2_V_reg_1286_pp0_iter5_reg;
                Z2_V_reg_1286_pp0_iter7_reg <= Z2_V_reg_1286_pp0_iter6_reg;
                Z2_V_reg_1286_pp0_iter8_reg <= Z2_V_reg_1286_pp0_iter7_reg;
                Z3_V_reg_1293 <= ret_V_4_fu_592_p2(42 downto 35);
                Z3_V_reg_1293_pp0_iter5_reg <= Z3_V_reg_1293;
                Z4_V_reg_1298 <= Z4_V_fu_628_p1;
                exp_Z1P_m_1_V_reg_1366 <= exp_Z1P_m_1_l_V_fu_802_p2(51 downto 2);
                exp_Z1_V_reg_1361 <= table_exp_Z1_array_s_q0;
                exp_Z1_hi_V_reg_1371 <= table_exp_Z1_array_s_q0(57 downto 8);
                exp_Z2P_m_1_V_reg_1339 <= exp_Z2P_m_1_V_fu_725_p2;
                exp_Z2P_m_1_V_reg_1339_pp0_iter8_reg <= exp_Z2P_m_1_V_reg_1339;
                m_diff_hi_V_reg_1281 <= ret_V_4_fu_592_p2(58 downto 51);
                m_diff_hi_V_reg_1281_pp0_iter5_reg <= m_diff_hi_V_reg_1281;
                m_diff_hi_V_reg_1281_pp0_iter6_reg <= m_diff_hi_V_reg_1281_pp0_iter5_reg;
                m_diff_hi_V_reg_1281_pp0_iter7_reg <= m_diff_hi_V_reg_1281_pp0_iter6_reg;
                not_demorgan_reg_1196_pp0_iter10_reg <= not_demorgan_reg_1196_pp0_iter9_reg;
                not_demorgan_reg_1196_pp0_iter2_reg <= not_demorgan_reg_1196_pp0_iter1_reg;
                not_demorgan_reg_1196_pp0_iter3_reg <= not_demorgan_reg_1196_pp0_iter2_reg;
                not_demorgan_reg_1196_pp0_iter4_reg <= not_demorgan_reg_1196_pp0_iter3_reg;
                not_demorgan_reg_1196_pp0_iter5_reg <= not_demorgan_reg_1196_pp0_iter4_reg;
                not_demorgan_reg_1196_pp0_iter6_reg <= not_demorgan_reg_1196_pp0_iter5_reg;
                not_demorgan_reg_1196_pp0_iter7_reg <= not_demorgan_reg_1196_pp0_iter6_reg;
                not_demorgan_reg_1196_pp0_iter8_reg <= not_demorgan_reg_1196_pp0_iter7_reg;
                not_demorgan_reg_1196_pp0_iter9_reg <= not_demorgan_reg_1196_pp0_iter8_reg;
                p_Result_23_reg_1189_pp0_iter10_reg <= p_Result_23_reg_1189_pp0_iter9_reg;
                p_Result_23_reg_1189_pp0_iter11_reg <= p_Result_23_reg_1189_pp0_iter10_reg;
                p_Result_23_reg_1189_pp0_iter2_reg <= p_Result_23_reg_1189_pp0_iter1_reg;
                p_Result_23_reg_1189_pp0_iter3_reg <= p_Result_23_reg_1189_pp0_iter2_reg;
                p_Result_23_reg_1189_pp0_iter4_reg <= p_Result_23_reg_1189_pp0_iter3_reg;
                p_Result_23_reg_1189_pp0_iter5_reg <= p_Result_23_reg_1189_pp0_iter4_reg;
                p_Result_23_reg_1189_pp0_iter6_reg <= p_Result_23_reg_1189_pp0_iter5_reg;
                p_Result_23_reg_1189_pp0_iter7_reg <= p_Result_23_reg_1189_pp0_iter6_reg;
                p_Result_23_reg_1189_pp0_iter8_reg <= p_Result_23_reg_1189_pp0_iter7_reg;
                p_Result_23_reg_1189_pp0_iter9_reg <= p_Result_23_reg_1189_pp0_iter8_reg;
                r_V_13_reg_1224_pp0_iter2_reg <= r_V_13_reg_1224_pp0_iter1_reg;
                r_V_13_reg_1224_pp0_iter3_reg <= r_V_13_reg_1224_pp0_iter2_reg;
                r_V_18_reg_1381 <= r_V_18_fu_843_p2;
                r_exp_V_3_reg_1259_pp0_iter10_reg <= r_exp_V_3_reg_1259_pp0_iter9_reg;
                r_exp_V_3_reg_1259_pp0_iter2_reg <= r_exp_V_3_reg_1259;
                r_exp_V_3_reg_1259_pp0_iter3_reg <= r_exp_V_3_reg_1259_pp0_iter2_reg;
                r_exp_V_3_reg_1259_pp0_iter4_reg <= r_exp_V_3_reg_1259_pp0_iter3_reg;
                r_exp_V_3_reg_1259_pp0_iter5_reg <= r_exp_V_3_reg_1259_pp0_iter4_reg;
                r_exp_V_3_reg_1259_pp0_iter6_reg <= r_exp_V_3_reg_1259_pp0_iter5_reg;
                r_exp_V_3_reg_1259_pp0_iter7_reg <= r_exp_V_3_reg_1259_pp0_iter6_reg;
                r_exp_V_3_reg_1259_pp0_iter8_reg <= r_exp_V_3_reg_1259_pp0_iter7_reg;
                r_exp_V_3_reg_1259_pp0_iter9_reg <= r_exp_V_3_reg_1259_pp0_iter8_reg;
                ret_V_5_reg_1313 <= ret_V_5_fu_669_p2;
                ret_V_5_reg_1313_pp0_iter6_reg <= ret_V_5_reg_1313;
                ret_V_7_reg_1376 <= ret_V_7_fu_831_p2;
                sel_tmp1_reg_1392 <= sel_tmp1_fu_985_p2;
                sel_tmp9_reg_1398 <= sel_tmp9_fu_1017_p2;
                tmp13_reg_1404 <= tmp13_fu_1051_p2;
                    tmp_1_i1_reg_1324(25 downto 0) <= tmp_1_i1_fu_675_p4(25 downto 0);    tmp_1_i1_reg_1324(42 downto 35) <= tmp_1_i1_fu_675_p4(42 downto 35);
                tmp_23_reg_1245_pp0_iter10_reg <= tmp_23_reg_1245_pp0_iter9_reg;
                tmp_23_reg_1245_pp0_iter2_reg <= tmp_23_reg_1245_pp0_iter1_reg;
                tmp_23_reg_1245_pp0_iter3_reg <= tmp_23_reg_1245_pp0_iter2_reg;
                tmp_23_reg_1245_pp0_iter4_reg <= tmp_23_reg_1245_pp0_iter3_reg;
                tmp_23_reg_1245_pp0_iter5_reg <= tmp_23_reg_1245_pp0_iter4_reg;
                tmp_23_reg_1245_pp0_iter6_reg <= tmp_23_reg_1245_pp0_iter5_reg;
                tmp_23_reg_1245_pp0_iter7_reg <= tmp_23_reg_1245_pp0_iter6_reg;
                tmp_23_reg_1245_pp0_iter8_reg <= tmp_23_reg_1245_pp0_iter7_reg;
                tmp_23_reg_1245_pp0_iter9_reg <= tmp_23_reg_1245_pp0_iter8_reg;
                tmp_25_reg_1266_pp0_iter10_reg <= tmp_25_reg_1266_pp0_iter9_reg;
                tmp_25_reg_1266_pp0_iter2_reg <= tmp_25_reg_1266;
                tmp_25_reg_1266_pp0_iter3_reg <= tmp_25_reg_1266_pp0_iter2_reg;
                tmp_25_reg_1266_pp0_iter4_reg <= tmp_25_reg_1266_pp0_iter3_reg;
                tmp_25_reg_1266_pp0_iter5_reg <= tmp_25_reg_1266_pp0_iter4_reg;
                tmp_25_reg_1266_pp0_iter6_reg <= tmp_25_reg_1266_pp0_iter5_reg;
                tmp_25_reg_1266_pp0_iter7_reg <= tmp_25_reg_1266_pp0_iter6_reg;
                tmp_25_reg_1266_pp0_iter8_reg <= tmp_25_reg_1266_pp0_iter7_reg;
                tmp_25_reg_1266_pp0_iter9_reg <= tmp_25_reg_1266_pp0_iter8_reg;
                tmp_2_reg_1276 <= grp_fu_562_p2(83 downto 13);
                    tmp_32_reg_1409(62 downto 0) <= tmp_32_fu_1074_p3(62 downto 0);
                tmp_3_reg_1329 <= r_V_16_fu_690_p2(78 downto 59);
                tmp_44_reg_1387 <= tmp_44_fu_849_p1;
                tmp_47_reg_1253_pp0_iter10_reg <= tmp_47_reg_1253_pp0_iter9_reg;
                tmp_47_reg_1253_pp0_iter11_reg <= tmp_47_reg_1253_pp0_iter10_reg;
                tmp_47_reg_1253_pp0_iter2_reg <= tmp_47_reg_1253_pp0_iter1_reg;
                tmp_47_reg_1253_pp0_iter3_reg <= tmp_47_reg_1253_pp0_iter2_reg;
                tmp_47_reg_1253_pp0_iter4_reg <= tmp_47_reg_1253_pp0_iter3_reg;
                tmp_47_reg_1253_pp0_iter5_reg <= tmp_47_reg_1253_pp0_iter4_reg;
                tmp_47_reg_1253_pp0_iter6_reg <= tmp_47_reg_1253_pp0_iter5_reg;
                tmp_47_reg_1253_pp0_iter7_reg <= tmp_47_reg_1253_pp0_iter6_reg;
                tmp_47_reg_1253_pp0_iter8_reg <= tmp_47_reg_1253_pp0_iter7_reg;
                tmp_47_reg_1253_pp0_iter9_reg <= tmp_47_reg_1253_pp0_iter8_reg;
                tmp_4_i_reg_1202_pp0_iter10_reg <= tmp_4_i_reg_1202_pp0_iter9_reg;
                tmp_4_i_reg_1202_pp0_iter11_reg <= tmp_4_i_reg_1202_pp0_iter10_reg;
                tmp_4_i_reg_1202_pp0_iter2_reg <= tmp_4_i_reg_1202_pp0_iter1_reg;
                tmp_4_i_reg_1202_pp0_iter3_reg <= tmp_4_i_reg_1202_pp0_iter2_reg;
                tmp_4_i_reg_1202_pp0_iter4_reg <= tmp_4_i_reg_1202_pp0_iter3_reg;
                tmp_4_i_reg_1202_pp0_iter5_reg <= tmp_4_i_reg_1202_pp0_iter4_reg;
                tmp_4_i_reg_1202_pp0_iter6_reg <= tmp_4_i_reg_1202_pp0_iter5_reg;
                tmp_4_i_reg_1202_pp0_iter7_reg <= tmp_4_i_reg_1202_pp0_iter6_reg;
                tmp_4_i_reg_1202_pp0_iter8_reg <= tmp_4_i_reg_1202_pp0_iter7_reg;
                tmp_4_i_reg_1202_pp0_iter9_reg <= tmp_4_i_reg_1202_pp0_iter8_reg;
                tmp_4_reg_1345 <= table_f_Z2_array_V_q0(41 downto 2);
                tmp_4_reg_1345_pp0_iter8_reg <= tmp_4_reg_1345;
                tmp_5_reg_1356 <= r_V_17_fu_760_p2(92 downto 57);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                isNeg_reg_1214 <= m_exp_fu_321_p2(11 downto 11);
                m_exp_1_cast_reg_1219 <= m_exp_1_cast_fu_387_p1;
                m_fix_hi_V_reg_1235 <= r_V_13_fu_415_p3(70 downto 55);
                m_fix_l_V_reg_1229 <= r_V_13_fu_415_p3(70 downto 7);
                    m_frac_l_V_2_cast_reg_1209(70 downto 7) <= m_frac_l_V_2_cast_fu_357_p1(70 downto 7);
                not_demorgan_reg_1196 <= not_demorgan_fu_299_p2;
                not_demorgan_reg_1196_pp0_iter1_reg <= not_demorgan_reg_1196;
                p_Result_23_reg_1189 <= p_Val2_s_fu_261_p1(63 downto 63);
                p_Result_23_reg_1189_pp0_iter1_reg <= p_Result_23_reg_1189;
                p_Result_24_reg_1240 <= r_V_13_fu_415_p3(70 downto 70);
                r_V_13_reg_1224 <= r_V_13_fu_415_p3;
                r_V_13_reg_1224_pp0_iter1_reg <= r_V_13_reg_1224;
                r_exp_V_3_reg_1259 <= r_exp_V_3_fu_531_p3;
                tmp_23_reg_1245 <= tmp_23_fu_451_p2;
                tmp_23_reg_1245_pp0_iter1_reg <= tmp_23_reg_1245;
                tmp_25_reg_1266 <= tmp_25_fu_554_p2;
                tmp_47_reg_1253 <= tmp_1_fu_341_p3(53 downto 53);
                tmp_47_reg_1253_pp0_iter1_reg <= tmp_47_reg_1253;
                tmp_4_i_reg_1202 <= tmp_4_i_fu_311_p2;
                tmp_4_i_reg_1202_pp0_iter1_reg <= tmp_4_i_reg_1202;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then
                p_Val2_19_reg_1319 <= table_f_Z3_array_V_q1;
            end if;
        end if;
    end process;
    m_frac_l_V_2_cast_reg_1209(6 downto 0) <= "0000000";
    tmp_1_i1_reg_1324(34 downto 26) <= "000000000";
    tmp_32_reg_1409(63) <= '0';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    Z3_V_fu_618_p4 <= ret_V_4_fu_592_p2(42 downto 35);
    Z4_V_fu_628_p1 <= ret_V_4_fu_592_p2(35 - 1 downto 0);
    Z4_ind_V_fu_632_p4 <= ret_V_4_fu_592_p2(34 downto 27);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_start)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_start = ap_const_logic_0) and (ap_start = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_start = ap_const_logic_0) and (ap_start = ap_const_logic_1));
    end process;

        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start = ap_const_logic_0);
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to11_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to11 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to11 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to11)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to11 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= 
        ap_const_lv64_0 when (tmp_36_fu_1164_p2(0) = '1') else 
        tmp_35_fu_1152_p3;
    e_frac_V_fu_335_p2 <= std_logic_vector(unsigned(ap_const_lv54_0) - unsigned(p_Result_s_fu_327_p3));
    exp_Z1P_m_1_l_V_fu_802_p2 <= std_logic_vector(unsigned(lhs_V_7_cast_fu_786_p1) + unsigned(tmp51_cast_fu_798_p1));
    exp_Z2P_m_1_V_fu_725_p2 <= std_logic_vector(unsigned(ret_V_6_fu_710_p1) + unsigned(tmp_cast_31_fu_721_p1));
    f_Z4_V_fu_652_p4 <= table_f_Z3_array_V_q0(25 downto 16);
    grp_fu_1178_p0 <= ap_const_lv31_5C55(16 - 1 downto 0);
    grp_fu_562_p0 <= ap_const_lv84_58B90BFBE8E7BCD5E4(72 - 1 downto 0);
    icmp_fu_920_p2 <= "1" when (signed(tmp_46_fu_910_p4) > signed(ap_const_lv3_0)) else "0";
    isNeg_fu_361_p3 <= m_exp_fu_321_p2(11 downto 11);
    lhs_V_1_fu_662_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Z4_V_reg_1298),36));
    lhs_V_2_fu_776_p5 <= (((Z2_V_reg_1286_pp0_iter8_reg & ap_const_lv1_0) & tmp_4_reg_1345_pp0_iter8_reg) & ap_const_lv2_0);
    lhs_V_3_fu_828_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_Z1_V_reg_1361),59));
    lhs_V_4_fu_858_p3 <= (ret_V_7_reg_1376 & ap_const_lv49_0);
    lhs_V_7_cast_fu_786_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lhs_V_2_fu_776_p5),52));
        lhs_V_fu_578_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_13_reg_1224_pp0_iter3_reg),73));

        m_exp_1_cast_fu_387_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(m_exp_2_fu_379_p3),32));

    m_exp_2_fu_379_p3 <= 
        tmp_cast_fu_375_p1 when (isNeg_fu_361_p3(0) = '1') else 
        m_exp_fu_321_p2;
    m_exp_fu_321_p2 <= std_logic_vector(signed(ap_const_lv12_C01) + signed(tmp_i1_cast_fu_317_p1));
        m_frac_l_V_2_cast_fu_357_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(m_frac_l_V_fu_349_p3),71));

    m_frac_l_V_fu_349_p3 <= (tmp_1_fu_341_p3 & ap_const_lv7_0);
    not_Val2_i_fu_853_p2 <= (p_Result_23_reg_1189_pp0_iter10_reg xor ap_const_lv1_1);
    not_demorgan_fu_299_p2 <= (tmp_i_fu_287_p2 and tmp_1_i_fu_293_p2);
    or_cond_fu_926_p2 <= (tmp_25_reg_1266_pp0_iter10_reg or icmp_fu_920_p2);
    out_exp_V_fu_969_p2 <= std_logic_vector(unsigned(ap_const_lv11_3FF) + unsigned(tmp_48_fu_965_p1));
    p_Result_16_fu_501_p3 <= grp_fu_1178_p3(30 downto 30);
    p_Result_23_fu_265_p3 <= p_Val2_s_fu_261_p1(63 downto 63);
    p_Result_25_fu_975_p4 <= ((ap_const_lv1_0 & out_exp_V_fu_969_p2) & tmp_V_4_fu_957_p3);
    p_Result_s_fu_327_p3 <= (ap_const_lv2_1 & tmp_V_3_fu_283_p1);
    p_Val2_s_fu_261_p1 <= x;
    r_V_13_fu_415_p3 <= 
        r_V_cast_fu_405_p1 when (isNeg_fu_361_p3(0) = '1') else 
        r_V_1_fu_409_p2;
    r_V_16_fu_690_p0 <= r_V_16_fu_690_p00(36 - 1 downto 0);
    r_V_16_fu_690_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_5_reg_1313),79));
    r_V_16_fu_690_p1 <= r_V_16_fu_690_p10(43 - 1 downto 0);
    r_V_16_fu_690_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_i1_fu_675_p4),79));
    r_V_16_fu_690_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_16_fu_690_p0) * unsigned(r_V_16_fu_690_p1), 79));
    r_V_17_fu_760_p0 <= r_V_17_fu_760_p00(44 - 1 downto 0);
    r_V_17_fu_760_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_Z2P_m_1_V_reg_1339),93));
    r_V_17_fu_760_p1 <= r_V_17_fu_760_p10(49 - 1 downto 0);
    r_V_17_fu_760_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_24_i_fu_745_p4),93));
    r_V_17_fu_760_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_17_fu_760_p0) * unsigned(r_V_17_fu_760_p1), 93));
    r_V_18_fu_843_p0 <= r_V_18_fu_843_p00(50 - 1 downto 0);
    r_V_18_fu_843_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_Z1P_m_1_V_reg_1366),100));
    r_V_18_fu_843_p1 <= r_V_18_fu_843_p10(50 - 1 downto 0);
    r_V_18_fu_843_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_Z1_hi_V_reg_1371),100));
    r_V_18_fu_843_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_18_fu_843_p0) * unsigned(r_V_18_fu_843_p1), 100));
    r_V_1_fu_409_p2 <= std_logic_vector(shift_left(unsigned(m_frac_l_V_2_cast_fu_357_p1),to_integer(unsigned('0' & tmp_13_fu_391_p1(31-1 downto 0)))));
    r_V_3_fu_468_p2 <= std_logic_vector(shift_left(unsigned(m_fix_l_V_reg_1229),to_integer(unsigned('0' & tmp_14_fu_465_p1(31-1 downto 0)))));
    r_V_4_fu_473_p2 <= std_logic_vector(shift_right(signed(m_fix_l_V_reg_1229),to_integer(unsigned('0' & tmp_14_fu_465_p1(31-1 downto 0)))));
        r_V_cast_fu_405_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_fu_399_p2),71));

    r_V_fu_399_p2 <= std_logic_vector(shift_right(signed(m_frac_l_V_fu_349_p3),to_integer(unsigned('0' & tmp_13_cast_fu_395_p1(31-1 downto 0)))));
    r_exp_V_2_fu_903_p3 <= 
        r_exp_V_3_reg_1259_pp0_iter10_reg when (tmp_45_fu_890_p3(0) = '1') else 
        r_exp_V_fu_898_p2;
    r_exp_V_3_fu_531_p3 <= 
        tmp_18_fu_523_p3 when (p_Result_16_fu_501_p3(0) = '1') else 
        tmp_15_fu_492_p4;
    r_exp_V_fu_898_p2 <= std_logic_vector(signed(ap_const_lv13_1FFF) + signed(r_exp_V_3_reg_1259_pp0_iter10_reg));
    ret_V_20_cast_fu_884_p2 <= std_logic_vector(unsigned(tmp_22_fu_871_p3) + unsigned(tmp_21_fu_868_p1));
    ret_V_4_fu_592_p2 <= std_logic_vector(signed(lhs_V_fu_578_p1) - signed(rhs_V_3_cast_fu_588_p1));
    ret_V_5_fu_669_p2 <= std_logic_vector(unsigned(rhs_V_2_fu_665_p1) + unsigned(lhs_V_1_fu_662_p1));
    ret_V_6_fu_710_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_i1_reg_1324),44));
    ret_V_7_fu_831_p2 <= std_logic_vector(unsigned(ap_const_lv59_10) + unsigned(lhs_V_3_fu_828_p1));
    ret_V_8_fu_878_p2 <= std_logic_vector(unsigned(rhs_V_5_cast_fu_865_p1) + unsigned(lhs_V_4_fu_858_p3));
    rev_fu_1086_p2 <= (tmp_47_reg_1253_pp0_iter11_reg xor ap_const_lv1_1);
    rhs_V_1_fu_581_p3 <= (tmp_2_reg_1276 & ap_const_lv1_0);
    rhs_V_2_fu_665_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(f_Z4_V_fu_652_p4),36));
        rhs_V_3_cast_fu_588_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_V_1_fu_581_p3),73));

    rhs_V_5_cast_fu_865_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_18_reg_1381),108));
    rhs_V_fu_481_p3 <= (p_Result_24_reg_1240 & ap_const_lv18_20000);
    sel_tmp10_fu_1128_p2 <= (tmp11_fu_1123_p2 and sel_tmp4_fu_1117_p2);
    sel_tmp11_fu_1023_p2 <= (or_cond_fu_926_p2 xor ap_const_lv1_1);
    sel_tmp12_fu_1029_p2 <= (tmp_23_reg_1245_pp0_iter10_reg and sel_tmp11_fu_1023_p2);
    sel_tmp13_fu_1039_p2 <= (sel_tmp44_demorgan_fu_1034_p2 xor ap_const_lv1_1);
    sel_tmp14_fu_1045_p2 <= (sel_tmp13_fu_1039_p2 or sel_tmp12_fu_1029_p2);
    sel_tmp15_fu_1159_p2 <= (tmp13_reg_1404 or tmp12_fu_1134_p2);
    sel_tmp1_fu_985_p2 <= (not_demorgan_reg_1196_pp0_iter10_reg xor ap_const_lv1_1);
    sel_tmp2_fu_996_p2 <= (tmp_4_i_reg_1202_pp0_iter10_reg and tmp9_fu_990_p2);
    sel_tmp3_fu_1106_p2 <= (x_is_ninf_fu_1082_p2 xor ap_const_lv1_1);
    sel_tmp44_demorgan_fu_1034_p2 <= (tmp_23_reg_1245_pp0_iter10_reg or icmp_fu_920_p2);
    sel_tmp4_fu_1117_p2 <= (tmp10_fu_1112_p2 and sel_tmp_fu_1101_p2);
    sel_tmp5_fu_1001_p2 <= (tmp_23_reg_1245_pp0_iter10_reg and or_cond_fu_926_p2);
    sel_tmp6_fu_1006_p2 <= (tmp_23_reg_1245_pp0_iter10_reg xor ap_const_lv1_1);
    sel_tmp7_fu_1091_p2 <= (x_is_ninf_fu_1082_p2 and sel_tmp1_reg_1392);
    sel_tmp8_fu_1011_p2 <= (sel_tmp6_fu_1006_p2 and icmp_fu_920_p2);
    sel_tmp9_fu_1017_p2 <= (sel_tmp8_fu_1011_p2 or sel_tmp5_fu_1001_p2);
    sel_tmp_fu_1101_p2 <= (tmp_4_i_not_fu_1096_p2 or p_Result_23_reg_1189_pp0_iter11_reg);
    table_exp_Z1_array_s_address0 <= tmp_19_fu_741_p1(8 - 1 downto 0);

    table_exp_Z1_array_s_ce0_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            table_exp_Z1_array_s_ce0 <= ap_const_logic_1;
        else 
            table_exp_Z1_array_s_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    table_f_Z2_array_V_address0 <= tmp_23_i_fu_706_p1(8 - 1 downto 0);

    table_f_Z2_array_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            table_f_Z2_array_V_ce0 <= ap_const_logic_1;
        else 
            table_f_Z2_array_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    table_f_Z3_array_V_address0 <= tmp_16_i_fu_642_p1(8 - 1 downto 0);
    table_f_Z3_array_V_address1 <= tmp_17_i_fu_647_p1(8 - 1 downto 0);

    table_f_Z3_array_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            table_f_Z3_array_V_ce0 <= ap_const_logic_1;
        else 
            table_f_Z3_array_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    table_f_Z3_array_V_ce1_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            table_f_Z3_array_V_ce1 <= ap_const_logic_1;
        else 
            table_f_Z3_array_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    tmp10_fu_1112_p2 <= (sel_tmp3_fu_1106_p2 and sel_tmp1_reg_1392);
    tmp11_fu_1123_p2 <= (sel_tmp9_reg_1398 and rev_fu_1086_p2);
    tmp12_fu_1134_p2 <= (tmp_47_reg_1253_pp0_iter11_reg and sel_tmp9_reg_1398);
    tmp13_fu_1051_p2 <= (tmp_26_fu_931_p2 and sel_tmp14_fu_1045_p2);
    tmp51_cast_fu_798_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp6_fu_793_p2),52));
    tmp6_fu_793_p2 <= std_logic_vector(unsigned(tmp_27_i_cast_fu_790_p1) + unsigned(exp_Z2P_m_1_V_reg_1339_pp0_iter8_reg));
    tmp9_fu_990_p2 <= (sel_tmp1_fu_985_p2 and not_Val2_i_fu_853_p2);
    tmp_13_cast_fu_395_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(m_exp_1_cast_fu_387_p1),61));
    tmp_13_fu_391_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(m_exp_1_cast_fu_387_p1),71));
    tmp_14_fu_465_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(m_exp_1_cast_reg_1219),64));
    tmp_15_fu_492_p4 <= grp_fu_1178_p3(30 downto 18);
    tmp_16_fu_511_p2 <= "1" when (tmp_42_fu_508_p1 = ap_const_lv18_0) else "0";
    tmp_16_i_fu_642_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Z4_ind_V_fu_632_p4),64));
    tmp_17_fu_517_p2 <= std_logic_vector(unsigned(ap_const_lv13_1) + unsigned(tmp_15_fu_492_p4));
    tmp_17_i_fu_647_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Z3_V_fu_618_p4),64));
    tmp_18_fu_523_p3 <= 
        tmp_15_fu_492_p4 when (tmp_16_fu_511_p2(0) = '1') else 
        tmp_17_fu_517_p2;
    tmp_19_fu_741_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(m_diff_hi_V_reg_1281_pp0_iter7_reg),64));
    tmp_1_fu_341_p3 <= 
        e_frac_V_fu_335_p2 when (p_Result_23_fu_265_p3(0) = '1') else 
        p_Result_s_fu_327_p3;
    tmp_1_i1_fu_675_p4 <= ((Z3_V_reg_1293_pp0_iter5_reg & ap_const_lv9_0) & p_Val2_19_reg_1319);
    tmp_1_i_fu_293_p2 <= "0" when (tmp_V_3_fu_283_p1 = ap_const_lv52_0) else "1";
    tmp_21_fu_868_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_18_reg_1381),107));
    tmp_21_i_cast_fu_713_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_reg_1329),36));
    tmp_22_fu_871_p3 <= (tmp_44_reg_1387 & ap_const_lv49_0);
    tmp_23_fu_451_p2 <= "1" when (signed(m_exp_fu_321_p2) > signed(ap_const_lv12_0)) else "0";
    tmp_23_i_fu_706_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Z2_V_reg_1286_pp0_iter5_reg),64));
    tmp_24_fu_546_p3 <= (tmp_8_fu_539_p3 & ap_const_lv7_0);
    tmp_24_i_fu_745_p4 <= ((Z2_V_reg_1286_pp0_iter7_reg & ap_const_lv1_0) & tmp_4_reg_1345);
    tmp_25_fu_554_p2 <= "0" when (tmp_24_fu_546_p3 = m_frac_l_V_2_cast_reg_1209) else "1";
    tmp_26_fu_931_p2 <= "1" when (signed(r_exp_V_2_fu_903_p3) < signed(ap_const_lv13_1C02)) else "0";
    tmp_27_fu_937_p4 <= ret_V_8_fu_878_p2(105 downto 54);
    tmp_27_i_cast_fu_790_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_reg_1356),44));
    tmp_28_fu_947_p4 <= ret_V_8_fu_878_p2(104 downto 53);
    tmp_29_fu_1057_p1 <= p_Result_25_fu_975_p4;
    tmp_30_fu_1061_p3 <= 
        ap_const_lv64_7FF0000000000000 when (sel_tmp2_fu_996_p2(0) = '1') else 
        ap_const_lv64_7FFFFFFFFFFFFFFF;
    tmp_31_fu_1069_p2 <= (sel_tmp2_fu_996_p2 or not_demorgan_reg_1196_pp0_iter10_reg);
    tmp_32_fu_1074_p3 <= 
        tmp_30_fu_1061_p3 when (tmp_31_fu_1069_p2(0) = '1') else 
        tmp_29_fu_1057_p1;
    tmp_33_fu_1138_p3 <= 
        ap_const_lv64_7FF0000000000000 when (sel_tmp10_fu_1128_p2(0) = '1') else 
        ap_const_lv64_0;
    tmp_34_fu_1146_p2 <= (sel_tmp7_fu_1091_p2 or sel_tmp10_fu_1128_p2);
    tmp_35_fu_1152_p3 <= 
        tmp_33_fu_1138_p3 when (tmp_34_fu_1146_p2(0) = '1') else 
        tmp_32_reg_1409;
    tmp_36_fu_1164_p2 <= (sel_tmp4_fu_1117_p2 and sel_tmp15_fu_1159_p2);
    tmp_3_i_fu_305_p2 <= "1" when (tmp_V_3_fu_283_p1 = ap_const_lv52_0) else "0";
    tmp_42_fu_508_p1 <= grp_fu_1178_p3(18 - 1 downto 0);
    tmp_44_fu_849_p1 <= ret_V_7_fu_831_p2(58 - 1 downto 0);
    tmp_45_fu_890_p3 <= ret_V_20_cast_fu_884_p2(106 downto 106);
    tmp_46_fu_910_p4 <= r_exp_V_2_fu_903_p3(12 downto 10);
    tmp_48_fu_965_p1 <= r_exp_V_2_fu_903_p3(11 - 1 downto 0);
    tmp_4_i_fu_311_p2 <= (tmp_i_fu_287_p2 and tmp_3_i_fu_305_p2);
    tmp_4_i_not_fu_1096_p2 <= (tmp_4_i_reg_1202_pp0_iter11_reg xor ap_const_lv1_1);
    tmp_8_fu_539_p3 <= 
        r_V_3_fu_468_p2 when (isNeg_reg_1214(0) = '1') else 
        r_V_4_fu_473_p2;
    tmp_V_3_fu_283_p1 <= p_Val2_s_fu_261_p1(52 - 1 downto 0);
    tmp_V_4_fu_957_p3 <= 
        tmp_27_fu_937_p4 when (tmp_45_fu_890_p3(0) = '1') else 
        tmp_28_fu_947_p4;
    tmp_V_fu_273_p4 <= p_Val2_s_fu_261_p1(62 downto 52);
    tmp_cast_31_fu_721_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_716_p2),44));
        tmp_cast_fu_375_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_s_fu_369_p2),12));

    tmp_fu_716_p2 <= std_logic_vector(unsigned(tmp_21_i_cast_fu_713_p1) + unsigned(ret_V_5_reg_1313_pp0_iter6_reg));
    tmp_i1_cast_fu_317_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_V_fu_273_p4),12));
    tmp_i_fu_287_p2 <= "1" when (tmp_V_fu_273_p4 = ap_const_lv11_7FF) else "0";
    tmp_s_fu_369_p2 <= std_logic_vector(unsigned(ap_const_lv11_3FF) - unsigned(tmp_V_fu_273_p4));
    x_is_ninf_fu_1082_p2 <= (tmp_4_i_reg_1202_pp0_iter11_reg and p_Result_23_reg_1189_pp0_iter11_reg);
end behav;
