# Note
```
guid: x+C9sLtX6C
notetype: Basic
```

### Tags
```
```

## Front
Verilog: X and Z

## Back
1 & z = 1
1 & x = x
x & x = z
z & z = x
0 & z = 0
o & x = 0

