set_max_delay 4.0 -rise -from [get_clocks {core_clk}] -rise_from [get_ports clk1] -fall_from ff1 -through * -rise_through [get_pins flop_Q] -fall_through {net1, net2} -rise_to * -fall_to clk2 -ignore_clock_latency -reset_path
