//Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
//Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
//--------------------------------------------------------------------------------
//Tool Version: Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
//Date        : Fri Jun 19 14:41:14 2026
//Host        : Tarik running 64-bit major release  (build 9200)
//Command     : generate_target DDS_Block_wrapper.bd
//Design      : DDS_Block_wrapper
//Purpose     : IP block netlist
//--------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module DDS_Block_wrapper
   (ABS_FFT,
    enable_0,
    frame_size_0,
    tuning_word_0);
  output [31:0]ABS_FFT;
  input enable_0;
  input [15:0]frame_size_0;
  input [15:0]tuning_word_0;

  wire [31:0]ABS_FFT;
  wire enable_0;
  wire [15:0]frame_size_0;
  wire [15:0]tuning_word_0;

  DDS_Block DDS_Block_i
       (.ABS_FFT(ABS_FFT),
        .enable_0(enable_0),
        .frame_size_0(frame_size_0),
        .tuning_word_0(tuning_word_0));
endmodule
