
Palenish_RC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b5ec  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002da8  0800b6fc  0800b6fc  0000c6fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e4a4  0800e4a4  00010138  2**0
                  CONTENTS
  4 .ARM          00000000  0800e4a4  0800e4a4  00010138  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800e4a4  0800e4a4  00010138  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e4a4  0800e4a4  0000f4a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e4a8  0800e4a8  0000f4a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000138  20000000  0800e4ac  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000880  20000138  0800e5e4  00010138  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200009b8  0800e5e4  000109b8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00010138  2**0
                  CONTENTS, READONLY
 12 .debug_info   000152d7  00000000  00000000  00010161  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000046bc  00000000  00000000  00025438  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001338  00000000  00000000  00029af8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e77  00000000  00000000  0002ae30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001f3d1  00000000  00000000  0002bca7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ff07  00000000  00000000  0004b078  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00091c3e  00000000  00000000  0006af7f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fcbbd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005240  00000000  00000000  000fcc00  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000054  00000000  00000000  00101e40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000138 	.word	0x20000138
 800012c:	00000000 	.word	0x00000000
 8000130:	0800b6e4 	.word	0x0800b6e4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000013c 	.word	0x2000013c
 800014c:	0800b6e4 	.word	0x0800b6e4

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	@ 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__aeabi_d2uiz>:
 80008ec:	004a      	lsls	r2, r1, #1
 80008ee:	d211      	bcs.n	8000914 <__aeabi_d2uiz+0x28>
 80008f0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80008f4:	d211      	bcs.n	800091a <__aeabi_d2uiz+0x2e>
 80008f6:	d50d      	bpl.n	8000914 <__aeabi_d2uiz+0x28>
 80008f8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80008fc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000900:	d40e      	bmi.n	8000920 <__aeabi_d2uiz+0x34>
 8000902:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000906:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800090a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800090e:	fa23 f002 	lsr.w	r0, r3, r2
 8000912:	4770      	bx	lr
 8000914:	f04f 0000 	mov.w	r0, #0
 8000918:	4770      	bx	lr
 800091a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800091e:	d102      	bne.n	8000926 <__aeabi_d2uiz+0x3a>
 8000920:	f04f 30ff 	mov.w	r0, #4294967295
 8000924:	4770      	bx	lr
 8000926:	f04f 0000 	mov.w	r0, #0
 800092a:	4770      	bx	lr

0800092c <__aeabi_frsub>:
 800092c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000930:	e002      	b.n	8000938 <__addsf3>
 8000932:	bf00      	nop

08000934 <__aeabi_fsub>:
 8000934:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000938 <__addsf3>:
 8000938:	0042      	lsls	r2, r0, #1
 800093a:	bf1f      	itttt	ne
 800093c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000940:	ea92 0f03 	teqne	r2, r3
 8000944:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000948:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800094c:	d06a      	beq.n	8000a24 <__addsf3+0xec>
 800094e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000952:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000956:	bfc1      	itttt	gt
 8000958:	18d2      	addgt	r2, r2, r3
 800095a:	4041      	eorgt	r1, r0
 800095c:	4048      	eorgt	r0, r1
 800095e:	4041      	eorgt	r1, r0
 8000960:	bfb8      	it	lt
 8000962:	425b      	neglt	r3, r3
 8000964:	2b19      	cmp	r3, #25
 8000966:	bf88      	it	hi
 8000968:	4770      	bxhi	lr
 800096a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 800096e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000972:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000976:	bf18      	it	ne
 8000978:	4240      	negne	r0, r0
 800097a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800097e:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000982:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000986:	bf18      	it	ne
 8000988:	4249      	negne	r1, r1
 800098a:	ea92 0f03 	teq	r2, r3
 800098e:	d03f      	beq.n	8000a10 <__addsf3+0xd8>
 8000990:	f1a2 0201 	sub.w	r2, r2, #1
 8000994:	fa41 fc03 	asr.w	ip, r1, r3
 8000998:	eb10 000c 	adds.w	r0, r0, ip
 800099c:	f1c3 0320 	rsb	r3, r3, #32
 80009a0:	fa01 f103 	lsl.w	r1, r1, r3
 80009a4:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80009a8:	d502      	bpl.n	80009b0 <__addsf3+0x78>
 80009aa:	4249      	negs	r1, r1
 80009ac:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80009b0:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80009b4:	d313      	bcc.n	80009de <__addsf3+0xa6>
 80009b6:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80009ba:	d306      	bcc.n	80009ca <__addsf3+0x92>
 80009bc:	0840      	lsrs	r0, r0, #1
 80009be:	ea4f 0131 	mov.w	r1, r1, rrx
 80009c2:	f102 0201 	add.w	r2, r2, #1
 80009c6:	2afe      	cmp	r2, #254	@ 0xfe
 80009c8:	d251      	bcs.n	8000a6e <__addsf3+0x136>
 80009ca:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 80009ce:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80009d2:	bf08      	it	eq
 80009d4:	f020 0001 	biceq.w	r0, r0, #1
 80009d8:	ea40 0003 	orr.w	r0, r0, r3
 80009dc:	4770      	bx	lr
 80009de:	0049      	lsls	r1, r1, #1
 80009e0:	eb40 0000 	adc.w	r0, r0, r0
 80009e4:	3a01      	subs	r2, #1
 80009e6:	bf28      	it	cs
 80009e8:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 80009ec:	d2ed      	bcs.n	80009ca <__addsf3+0x92>
 80009ee:	fab0 fc80 	clz	ip, r0
 80009f2:	f1ac 0c08 	sub.w	ip, ip, #8
 80009f6:	ebb2 020c 	subs.w	r2, r2, ip
 80009fa:	fa00 f00c 	lsl.w	r0, r0, ip
 80009fe:	bfaa      	itet	ge
 8000a00:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000a04:	4252      	neglt	r2, r2
 8000a06:	4318      	orrge	r0, r3
 8000a08:	bfbc      	itt	lt
 8000a0a:	40d0      	lsrlt	r0, r2
 8000a0c:	4318      	orrlt	r0, r3
 8000a0e:	4770      	bx	lr
 8000a10:	f092 0f00 	teq	r2, #0
 8000a14:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000a18:	bf06      	itte	eq
 8000a1a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000a1e:	3201      	addeq	r2, #1
 8000a20:	3b01      	subne	r3, #1
 8000a22:	e7b5      	b.n	8000990 <__addsf3+0x58>
 8000a24:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000a28:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000a2c:	bf18      	it	ne
 8000a2e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a32:	d021      	beq.n	8000a78 <__addsf3+0x140>
 8000a34:	ea92 0f03 	teq	r2, r3
 8000a38:	d004      	beq.n	8000a44 <__addsf3+0x10c>
 8000a3a:	f092 0f00 	teq	r2, #0
 8000a3e:	bf08      	it	eq
 8000a40:	4608      	moveq	r0, r1
 8000a42:	4770      	bx	lr
 8000a44:	ea90 0f01 	teq	r0, r1
 8000a48:	bf1c      	itt	ne
 8000a4a:	2000      	movne	r0, #0
 8000a4c:	4770      	bxne	lr
 8000a4e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000a52:	d104      	bne.n	8000a5e <__addsf3+0x126>
 8000a54:	0040      	lsls	r0, r0, #1
 8000a56:	bf28      	it	cs
 8000a58:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000a5c:	4770      	bx	lr
 8000a5e:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000a62:	bf3c      	itt	cc
 8000a64:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000a68:	4770      	bxcc	lr
 8000a6a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000a6e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000a72:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a76:	4770      	bx	lr
 8000a78:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000a7c:	bf16      	itet	ne
 8000a7e:	4608      	movne	r0, r1
 8000a80:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000a84:	4601      	movne	r1, r0
 8000a86:	0242      	lsls	r2, r0, #9
 8000a88:	bf06      	itte	eq
 8000a8a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000a8e:	ea90 0f01 	teqeq	r0, r1
 8000a92:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000a96:	4770      	bx	lr

08000a98 <__aeabi_ui2f>:
 8000a98:	f04f 0300 	mov.w	r3, #0
 8000a9c:	e004      	b.n	8000aa8 <__aeabi_i2f+0x8>
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_i2f>:
 8000aa0:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000aa4:	bf48      	it	mi
 8000aa6:	4240      	negmi	r0, r0
 8000aa8:	ea5f 0c00 	movs.w	ip, r0
 8000aac:	bf08      	it	eq
 8000aae:	4770      	bxeq	lr
 8000ab0:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000ab4:	4601      	mov	r1, r0
 8000ab6:	f04f 0000 	mov.w	r0, #0
 8000aba:	e01c      	b.n	8000af6 <__aeabi_l2f+0x2a>

08000abc <__aeabi_ul2f>:
 8000abc:	ea50 0201 	orrs.w	r2, r0, r1
 8000ac0:	bf08      	it	eq
 8000ac2:	4770      	bxeq	lr
 8000ac4:	f04f 0300 	mov.w	r3, #0
 8000ac8:	e00a      	b.n	8000ae0 <__aeabi_l2f+0x14>
 8000aca:	bf00      	nop

08000acc <__aeabi_l2f>:
 8000acc:	ea50 0201 	orrs.w	r2, r0, r1
 8000ad0:	bf08      	it	eq
 8000ad2:	4770      	bxeq	lr
 8000ad4:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000ad8:	d502      	bpl.n	8000ae0 <__aeabi_l2f+0x14>
 8000ada:	4240      	negs	r0, r0
 8000adc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ae0:	ea5f 0c01 	movs.w	ip, r1
 8000ae4:	bf02      	ittt	eq
 8000ae6:	4684      	moveq	ip, r0
 8000ae8:	4601      	moveq	r1, r0
 8000aea:	2000      	moveq	r0, #0
 8000aec:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000af0:	bf08      	it	eq
 8000af2:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000af6:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000afa:	fabc f28c 	clz	r2, ip
 8000afe:	3a08      	subs	r2, #8
 8000b00:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000b04:	db10      	blt.n	8000b28 <__aeabi_l2f+0x5c>
 8000b06:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b0a:	4463      	add	r3, ip
 8000b0c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000b10:	f1c2 0220 	rsb	r2, r2, #32
 8000b14:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000b18:	fa20 f202 	lsr.w	r2, r0, r2
 8000b1c:	eb43 0002 	adc.w	r0, r3, r2
 8000b20:	bf08      	it	eq
 8000b22:	f020 0001 	biceq.w	r0, r0, #1
 8000b26:	4770      	bx	lr
 8000b28:	f102 0220 	add.w	r2, r2, #32
 8000b2c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b30:	f1c2 0220 	rsb	r2, r2, #32
 8000b34:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000b38:	fa21 f202 	lsr.w	r2, r1, r2
 8000b3c:	eb43 0002 	adc.w	r0, r3, r2
 8000b40:	bf08      	it	eq
 8000b42:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000b46:	4770      	bx	lr

08000b48 <__aeabi_fmul>:
 8000b48:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000b4c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000b50:	bf1e      	ittt	ne
 8000b52:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000b56:	ea92 0f0c 	teqne	r2, ip
 8000b5a:	ea93 0f0c 	teqne	r3, ip
 8000b5e:	d06f      	beq.n	8000c40 <__aeabi_fmul+0xf8>
 8000b60:	441a      	add	r2, r3
 8000b62:	ea80 0c01 	eor.w	ip, r0, r1
 8000b66:	0240      	lsls	r0, r0, #9
 8000b68:	bf18      	it	ne
 8000b6a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000b6e:	d01e      	beq.n	8000bae <__aeabi_fmul+0x66>
 8000b70:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000b74:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000b78:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000b7c:	fba0 3101 	umull	r3, r1, r0, r1
 8000b80:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000b84:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000b88:	bf3e      	ittt	cc
 8000b8a:	0049      	lslcc	r1, r1, #1
 8000b8c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000b90:	005b      	lslcc	r3, r3, #1
 8000b92:	ea40 0001 	orr.w	r0, r0, r1
 8000b96:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000b9a:	2afd      	cmp	r2, #253	@ 0xfd
 8000b9c:	d81d      	bhi.n	8000bda <__aeabi_fmul+0x92>
 8000b9e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000ba2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ba6:	bf08      	it	eq
 8000ba8:	f020 0001 	biceq.w	r0, r0, #1
 8000bac:	4770      	bx	lr
 8000bae:	f090 0f00 	teq	r0, #0
 8000bb2:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000bb6:	bf08      	it	eq
 8000bb8:	0249      	lsleq	r1, r1, #9
 8000bba:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000bbe:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000bc2:	3a7f      	subs	r2, #127	@ 0x7f
 8000bc4:	bfc2      	ittt	gt
 8000bc6:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000bca:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000bce:	4770      	bxgt	lr
 8000bd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bd4:	f04f 0300 	mov.w	r3, #0
 8000bd8:	3a01      	subs	r2, #1
 8000bda:	dc5d      	bgt.n	8000c98 <__aeabi_fmul+0x150>
 8000bdc:	f112 0f19 	cmn.w	r2, #25
 8000be0:	bfdc      	itt	le
 8000be2:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000be6:	4770      	bxle	lr
 8000be8:	f1c2 0200 	rsb	r2, r2, #0
 8000bec:	0041      	lsls	r1, r0, #1
 8000bee:	fa21 f102 	lsr.w	r1, r1, r2
 8000bf2:	f1c2 0220 	rsb	r2, r2, #32
 8000bf6:	fa00 fc02 	lsl.w	ip, r0, r2
 8000bfa:	ea5f 0031 	movs.w	r0, r1, rrx
 8000bfe:	f140 0000 	adc.w	r0, r0, #0
 8000c02:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000c06:	bf08      	it	eq
 8000c08:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c0c:	4770      	bx	lr
 8000c0e:	f092 0f00 	teq	r2, #0
 8000c12:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000c16:	bf02      	ittt	eq
 8000c18:	0040      	lsleq	r0, r0, #1
 8000c1a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000c1e:	3a01      	subeq	r2, #1
 8000c20:	d0f9      	beq.n	8000c16 <__aeabi_fmul+0xce>
 8000c22:	ea40 000c 	orr.w	r0, r0, ip
 8000c26:	f093 0f00 	teq	r3, #0
 8000c2a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c2e:	bf02      	ittt	eq
 8000c30:	0049      	lsleq	r1, r1, #1
 8000c32:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000c36:	3b01      	subeq	r3, #1
 8000c38:	d0f9      	beq.n	8000c2e <__aeabi_fmul+0xe6>
 8000c3a:	ea41 010c 	orr.w	r1, r1, ip
 8000c3e:	e78f      	b.n	8000b60 <__aeabi_fmul+0x18>
 8000c40:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000c44:	ea92 0f0c 	teq	r2, ip
 8000c48:	bf18      	it	ne
 8000c4a:	ea93 0f0c 	teqne	r3, ip
 8000c4e:	d00a      	beq.n	8000c66 <__aeabi_fmul+0x11e>
 8000c50:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000c54:	bf18      	it	ne
 8000c56:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000c5a:	d1d8      	bne.n	8000c0e <__aeabi_fmul+0xc6>
 8000c5c:	ea80 0001 	eor.w	r0, r0, r1
 8000c60:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000c64:	4770      	bx	lr
 8000c66:	f090 0f00 	teq	r0, #0
 8000c6a:	bf17      	itett	ne
 8000c6c:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000c70:	4608      	moveq	r0, r1
 8000c72:	f091 0f00 	teqne	r1, #0
 8000c76:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000c7a:	d014      	beq.n	8000ca6 <__aeabi_fmul+0x15e>
 8000c7c:	ea92 0f0c 	teq	r2, ip
 8000c80:	d101      	bne.n	8000c86 <__aeabi_fmul+0x13e>
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	d10f      	bne.n	8000ca6 <__aeabi_fmul+0x15e>
 8000c86:	ea93 0f0c 	teq	r3, ip
 8000c8a:	d103      	bne.n	8000c94 <__aeabi_fmul+0x14c>
 8000c8c:	024b      	lsls	r3, r1, #9
 8000c8e:	bf18      	it	ne
 8000c90:	4608      	movne	r0, r1
 8000c92:	d108      	bne.n	8000ca6 <__aeabi_fmul+0x15e>
 8000c94:	ea80 0001 	eor.w	r0, r0, r1
 8000c98:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000caa:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000cae:	4770      	bx	lr

08000cb0 <__aeabi_fdiv>:
 8000cb0:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000cb4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cb8:	bf1e      	ittt	ne
 8000cba:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cbe:	ea92 0f0c 	teqne	r2, ip
 8000cc2:	ea93 0f0c 	teqne	r3, ip
 8000cc6:	d069      	beq.n	8000d9c <__aeabi_fdiv+0xec>
 8000cc8:	eba2 0203 	sub.w	r2, r2, r3
 8000ccc:	ea80 0c01 	eor.w	ip, r0, r1
 8000cd0:	0249      	lsls	r1, r1, #9
 8000cd2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000cd6:	d037      	beq.n	8000d48 <__aeabi_fdiv+0x98>
 8000cd8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000cdc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ce0:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ce4:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ce8:	428b      	cmp	r3, r1
 8000cea:	bf38      	it	cc
 8000cec:	005b      	lslcc	r3, r3, #1
 8000cee:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000cf2:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000cf6:	428b      	cmp	r3, r1
 8000cf8:	bf24      	itt	cs
 8000cfa:	1a5b      	subcs	r3, r3, r1
 8000cfc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000d00:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000d04:	bf24      	itt	cs
 8000d06:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000d0a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000d0e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000d12:	bf24      	itt	cs
 8000d14:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000d18:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000d1c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000d20:	bf24      	itt	cs
 8000d22:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000d26:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000d2a:	011b      	lsls	r3, r3, #4
 8000d2c:	bf18      	it	ne
 8000d2e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000d32:	d1e0      	bne.n	8000cf6 <__aeabi_fdiv+0x46>
 8000d34:	2afd      	cmp	r2, #253	@ 0xfd
 8000d36:	f63f af50 	bhi.w	8000bda <__aeabi_fmul+0x92>
 8000d3a:	428b      	cmp	r3, r1
 8000d3c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d40:	bf08      	it	eq
 8000d42:	f020 0001 	biceq.w	r0, r0, #1
 8000d46:	4770      	bx	lr
 8000d48:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000d4c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d50:	327f      	adds	r2, #127	@ 0x7f
 8000d52:	bfc2      	ittt	gt
 8000d54:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000d58:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d5c:	4770      	bxgt	lr
 8000d5e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d62:	f04f 0300 	mov.w	r3, #0
 8000d66:	3a01      	subs	r2, #1
 8000d68:	e737      	b.n	8000bda <__aeabi_fmul+0x92>
 8000d6a:	f092 0f00 	teq	r2, #0
 8000d6e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000d72:	bf02      	ittt	eq
 8000d74:	0040      	lsleq	r0, r0, #1
 8000d76:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000d7a:	3a01      	subeq	r2, #1
 8000d7c:	d0f9      	beq.n	8000d72 <__aeabi_fdiv+0xc2>
 8000d7e:	ea40 000c 	orr.w	r0, r0, ip
 8000d82:	f093 0f00 	teq	r3, #0
 8000d86:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000d8a:	bf02      	ittt	eq
 8000d8c:	0049      	lsleq	r1, r1, #1
 8000d8e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000d92:	3b01      	subeq	r3, #1
 8000d94:	d0f9      	beq.n	8000d8a <__aeabi_fdiv+0xda>
 8000d96:	ea41 010c 	orr.w	r1, r1, ip
 8000d9a:	e795      	b.n	8000cc8 <__aeabi_fdiv+0x18>
 8000d9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000da0:	ea92 0f0c 	teq	r2, ip
 8000da4:	d108      	bne.n	8000db8 <__aeabi_fdiv+0x108>
 8000da6:	0242      	lsls	r2, r0, #9
 8000da8:	f47f af7d 	bne.w	8000ca6 <__aeabi_fmul+0x15e>
 8000dac:	ea93 0f0c 	teq	r3, ip
 8000db0:	f47f af70 	bne.w	8000c94 <__aeabi_fmul+0x14c>
 8000db4:	4608      	mov	r0, r1
 8000db6:	e776      	b.n	8000ca6 <__aeabi_fmul+0x15e>
 8000db8:	ea93 0f0c 	teq	r3, ip
 8000dbc:	d104      	bne.n	8000dc8 <__aeabi_fdiv+0x118>
 8000dbe:	024b      	lsls	r3, r1, #9
 8000dc0:	f43f af4c 	beq.w	8000c5c <__aeabi_fmul+0x114>
 8000dc4:	4608      	mov	r0, r1
 8000dc6:	e76e      	b.n	8000ca6 <__aeabi_fmul+0x15e>
 8000dc8:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000dcc:	bf18      	it	ne
 8000dce:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000dd2:	d1ca      	bne.n	8000d6a <__aeabi_fdiv+0xba>
 8000dd4:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000dd8:	f47f af5c 	bne.w	8000c94 <__aeabi_fmul+0x14c>
 8000ddc:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000de0:	f47f af3c 	bne.w	8000c5c <__aeabi_fmul+0x114>
 8000de4:	e75f      	b.n	8000ca6 <__aeabi_fmul+0x15e>
 8000de6:	bf00      	nop

08000de8 <__gesf2>:
 8000de8:	f04f 3cff 	mov.w	ip, #4294967295
 8000dec:	e006      	b.n	8000dfc <__cmpsf2+0x4>
 8000dee:	bf00      	nop

08000df0 <__lesf2>:
 8000df0:	f04f 0c01 	mov.w	ip, #1
 8000df4:	e002      	b.n	8000dfc <__cmpsf2+0x4>
 8000df6:	bf00      	nop

08000df8 <__cmpsf2>:
 8000df8:	f04f 0c01 	mov.w	ip, #1
 8000dfc:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000e00:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000e04:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000e08:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000e0c:	bf18      	it	ne
 8000e0e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000e12:	d011      	beq.n	8000e38 <__cmpsf2+0x40>
 8000e14:	b001      	add	sp, #4
 8000e16:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000e1a:	bf18      	it	ne
 8000e1c:	ea90 0f01 	teqne	r0, r1
 8000e20:	bf58      	it	pl
 8000e22:	ebb2 0003 	subspl.w	r0, r2, r3
 8000e26:	bf88      	it	hi
 8000e28:	17c8      	asrhi	r0, r1, #31
 8000e2a:	bf38      	it	cc
 8000e2c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000e30:	bf18      	it	ne
 8000e32:	f040 0001 	orrne.w	r0, r0, #1
 8000e36:	4770      	bx	lr
 8000e38:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000e3c:	d102      	bne.n	8000e44 <__cmpsf2+0x4c>
 8000e3e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000e42:	d105      	bne.n	8000e50 <__cmpsf2+0x58>
 8000e44:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000e48:	d1e4      	bne.n	8000e14 <__cmpsf2+0x1c>
 8000e4a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000e4e:	d0e1      	beq.n	8000e14 <__cmpsf2+0x1c>
 8000e50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000e54:	4770      	bx	lr
 8000e56:	bf00      	nop

08000e58 <__aeabi_cfrcmple>:
 8000e58:	4684      	mov	ip, r0
 8000e5a:	4608      	mov	r0, r1
 8000e5c:	4661      	mov	r1, ip
 8000e5e:	e7ff      	b.n	8000e60 <__aeabi_cfcmpeq>

08000e60 <__aeabi_cfcmpeq>:
 8000e60:	b50f      	push	{r0, r1, r2, r3, lr}
 8000e62:	f7ff ffc9 	bl	8000df8 <__cmpsf2>
 8000e66:	2800      	cmp	r0, #0
 8000e68:	bf48      	it	mi
 8000e6a:	f110 0f00 	cmnmi.w	r0, #0
 8000e6e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000e70 <__aeabi_fcmpeq>:
 8000e70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000e74:	f7ff fff4 	bl	8000e60 <__aeabi_cfcmpeq>
 8000e78:	bf0c      	ite	eq
 8000e7a:	2001      	moveq	r0, #1
 8000e7c:	2000      	movne	r0, #0
 8000e7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000e82:	bf00      	nop

08000e84 <__aeabi_fcmplt>:
 8000e84:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000e88:	f7ff ffea 	bl	8000e60 <__aeabi_cfcmpeq>
 8000e8c:	bf34      	ite	cc
 8000e8e:	2001      	movcc	r0, #1
 8000e90:	2000      	movcs	r0, #0
 8000e92:	f85d fb08 	ldr.w	pc, [sp], #8
 8000e96:	bf00      	nop

08000e98 <__aeabi_fcmple>:
 8000e98:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000e9c:	f7ff ffe0 	bl	8000e60 <__aeabi_cfcmpeq>
 8000ea0:	bf94      	ite	ls
 8000ea2:	2001      	movls	r0, #1
 8000ea4:	2000      	movhi	r0, #0
 8000ea6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000eaa:	bf00      	nop

08000eac <__aeabi_fcmpge>:
 8000eac:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000eb0:	f7ff ffd2 	bl	8000e58 <__aeabi_cfrcmple>
 8000eb4:	bf94      	ite	ls
 8000eb6:	2001      	movls	r0, #1
 8000eb8:	2000      	movhi	r0, #0
 8000eba:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ebe:	bf00      	nop

08000ec0 <__aeabi_fcmpgt>:
 8000ec0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ec4:	f7ff ffc8 	bl	8000e58 <__aeabi_cfrcmple>
 8000ec8:	bf34      	ite	cc
 8000eca:	2001      	movcc	r0, #1
 8000ecc:	2000      	movcs	r0, #0
 8000ece:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ed2:	bf00      	nop

08000ed4 <__aeabi_f2iz>:
 8000ed4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000ed8:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000edc:	d30f      	bcc.n	8000efe <__aeabi_f2iz+0x2a>
 8000ede:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000ee2:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000ee6:	d90d      	bls.n	8000f04 <__aeabi_f2iz+0x30>
 8000ee8:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000eec:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ef0:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000ef4:	fa23 f002 	lsr.w	r0, r3, r2
 8000ef8:	bf18      	it	ne
 8000efa:	4240      	negne	r0, r0
 8000efc:	4770      	bx	lr
 8000efe:	f04f 0000 	mov.w	r0, #0
 8000f02:	4770      	bx	lr
 8000f04:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000f08:	d101      	bne.n	8000f0e <__aeabi_f2iz+0x3a>
 8000f0a:	0242      	lsls	r2, r0, #9
 8000f0c:	d105      	bne.n	8000f1a <__aeabi_f2iz+0x46>
 8000f0e:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000f12:	bf08      	it	eq
 8000f14:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000f18:	4770      	bx	lr
 8000f1a:	f04f 0000 	mov.w	r0, #0
 8000f1e:	4770      	bx	lr

08000f20 <InitADCStick>:
int32_t ConvPerSec = 0;

//   .
float BattCrarg = 0;

void InitADCStick(ADC_HandleTypeDef* hadc){
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b082      	sub	sp, #8
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
	  HAL_ADCEx_Calibration_Start(hadc);
 8000f28:	6878      	ldr	r0, [r7, #4]
 8000f2a:	f001 faab 	bl	8002484 <HAL_ADCEx_Calibration_Start>
	  StickCal(Adc1Value,hadc,Adc1Null);
 8000f2e:	4a04      	ldr	r2, [pc, #16]	@ (8000f40 <InitADCStick+0x20>)
 8000f30:	6879      	ldr	r1, [r7, #4]
 8000f32:	4804      	ldr	r0, [pc, #16]	@ (8000f44 <InitADCStick+0x24>)
 8000f34:	f000 f808 	bl	8000f48 <StickCal>
}
 8000f38:	bf00      	nop
 8000f3a:	3708      	adds	r7, #8
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	bd80      	pop	{r7, pc}
 8000f40:	20000168 	.word	0x20000168
 8000f44:	20000154 	.word	0x20000154

08000f48 <StickCal>:

//This function sets the neutral position of the sticks
void StickCal(uint32_t* Adc1Value,ADC_HandleTypeDef* hadc, uint32_t* Adc1Null) {
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b084      	sub	sp, #16
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	60f8      	str	r0, [r7, #12]
 8000f50:	60b9      	str	r1, [r7, #8]
 8000f52:	607a      	str	r2, [r7, #4]
	HAL_ADC_Start_DMA(hadc, Adc1Value, 5);
 8000f54:	2205      	movs	r2, #5
 8000f56:	68f9      	ldr	r1, [r7, #12]
 8000f58:	68b8      	ldr	r0, [r7, #8]
 8000f5a:	f000 ffa9 	bl	8001eb0 <HAL_ADC_Start_DMA>
	HAL_NVIC_DisableIRQ(DMA1_Channel1_IRQn);
 8000f5e:	200b      	movs	r0, #11
 8000f60:	f001 fc63 	bl	800282a <HAL_NVIC_DisableIRQ>
	HAL_Delay(100);
 8000f64:	2064      	movs	r0, #100	@ 0x64
 8000f66:	f000 fea7 	bl	8001cb8 <HAL_Delay>

	Adc1Null[0] = Adc1Value[0] ;
 8000f6a:	68fb      	ldr	r3, [r7, #12]
 8000f6c:	681a      	ldr	r2, [r3, #0]
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	601a      	str	r2, [r3, #0]
	Adc1Null[1] = Adc1Value[1] ;
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	3304      	adds	r3, #4
 8000f76:	68fa      	ldr	r2, [r7, #12]
 8000f78:	6852      	ldr	r2, [r2, #4]
 8000f7a:	601a      	str	r2, [r3, #0]
	Adc1Null[2] = Adc1Value[2] ;
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	3308      	adds	r3, #8
 8000f80:	68fa      	ldr	r2, [r7, #12]
 8000f82:	6892      	ldr	r2, [r2, #8]
 8000f84:	601a      	str	r2, [r3, #0]
	Adc1Null[3] = Adc1Value[3] ;
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	330c      	adds	r3, #12
 8000f8a:	68fa      	ldr	r2, [r7, #12]
 8000f8c:	68d2      	ldr	r2, [r2, #12]
 8000f8e:	601a      	str	r2, [r3, #0]
	HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000f90:	200b      	movs	r0, #11
 8000f92:	f001 fc3c 	bl	800280e <HAL_NVIC_EnableIRQ>
}
 8000f96:	bf00      	nop
 8000f98:	3710      	adds	r7, #16
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bd80      	pop	{r7, pc}
	...

08000fa0 <StickCalc>:

//The procedure calculates the values that will be sent
//The function calculates the current value to which the potentiometer is turned.
void StickCalc(uint32_t* Adc1Value,ADC_HandleTypeDef* hadc, uint32_t* Adc1Null){
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b084      	sub	sp, #16
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	60f8      	str	r0, [r7, #12]
 8000fa8:	60b9      	str	r1, [r7, #8]
 8000faa:	607a      	str	r2, [r7, #4]
		static int32_t AdcSqr[4];
		static int32_t i=0;
		HAL_ADC_Start_DMA(hadc, Adc1Value, 5);
 8000fac:	2205      	movs	r2, #5
 8000fae:	68f9      	ldr	r1, [r7, #12]
 8000fb0:	68b8      	ldr	r0, [r7, #8]
 8000fb2:	f000 ff7d 	bl	8001eb0 <HAL_ADC_Start_DMA>

		if(i>150){
 8000fb6:	4b3b      	ldr	r3, [pc, #236]	@ (80010a4 <StickCalc+0x104>)
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	2b96      	cmp	r3, #150	@ 0x96
 8000fbc:	dd32      	ble.n	8001024 <StickCalc+0x84>
			// add here the use of calibration coefficients.
			Adc1Calc[0] = (int8_t)(AdcSqr[0]/i);
 8000fbe:	4b3a      	ldr	r3, [pc, #232]	@ (80010a8 <StickCalc+0x108>)
 8000fc0:	681a      	ldr	r2, [r3, #0]
 8000fc2:	4b38      	ldr	r3, [pc, #224]	@ (80010a4 <StickCalc+0x104>)
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	fb92 f3f3 	sdiv	r3, r2, r3
 8000fca:	b25a      	sxtb	r2, r3
 8000fcc:	4b37      	ldr	r3, [pc, #220]	@ (80010ac <StickCalc+0x10c>)
 8000fce:	701a      	strb	r2, [r3, #0]
			Adc1Calc[1] = (int8_t)(AdcSqr[1]/i);
 8000fd0:	4b35      	ldr	r3, [pc, #212]	@ (80010a8 <StickCalc+0x108>)
 8000fd2:	685a      	ldr	r2, [r3, #4]
 8000fd4:	4b33      	ldr	r3, [pc, #204]	@ (80010a4 <StickCalc+0x104>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	fb92 f3f3 	sdiv	r3, r2, r3
 8000fdc:	b25a      	sxtb	r2, r3
 8000fde:	4b33      	ldr	r3, [pc, #204]	@ (80010ac <StickCalc+0x10c>)
 8000fe0:	705a      	strb	r2, [r3, #1]
			Adc1Calc[2] = (int8_t)(AdcSqr[2]/i);
 8000fe2:	4b31      	ldr	r3, [pc, #196]	@ (80010a8 <StickCalc+0x108>)
 8000fe4:	689a      	ldr	r2, [r3, #8]
 8000fe6:	4b2f      	ldr	r3, [pc, #188]	@ (80010a4 <StickCalc+0x104>)
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	fb92 f3f3 	sdiv	r3, r2, r3
 8000fee:	b25a      	sxtb	r2, r3
 8000ff0:	4b2e      	ldr	r3, [pc, #184]	@ (80010ac <StickCalc+0x10c>)
 8000ff2:	709a      	strb	r2, [r3, #2]
			Adc1Calc[3] = (int8_t)(AdcSqr[3]/i);
 8000ff4:	4b2c      	ldr	r3, [pc, #176]	@ (80010a8 <StickCalc+0x108>)
 8000ff6:	68da      	ldr	r2, [r3, #12]
 8000ff8:	4b2a      	ldr	r3, [pc, #168]	@ (80010a4 <StickCalc+0x104>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	fb92 f3f3 	sdiv	r3, r2, r3
 8001000:	b25a      	sxtb	r2, r3
 8001002:	4b2a      	ldr	r3, [pc, #168]	@ (80010ac <StickCalc+0x10c>)
 8001004:	70da      	strb	r2, [r3, #3]
			i=0;
 8001006:	4b27      	ldr	r3, [pc, #156]	@ (80010a4 <StickCalc+0x104>)
 8001008:	2200      	movs	r2, #0
 800100a:	601a      	str	r2, [r3, #0]
			AdcSqr[0] = 0;
 800100c:	4b26      	ldr	r3, [pc, #152]	@ (80010a8 <StickCalc+0x108>)
 800100e:	2200      	movs	r2, #0
 8001010:	601a      	str	r2, [r3, #0]
			AdcSqr[1] = 0;
 8001012:	4b25      	ldr	r3, [pc, #148]	@ (80010a8 <StickCalc+0x108>)
 8001014:	2200      	movs	r2, #0
 8001016:	605a      	str	r2, [r3, #4]
			AdcSqr[2] = 0;
 8001018:	4b23      	ldr	r3, [pc, #140]	@ (80010a8 <StickCalc+0x108>)
 800101a:	2200      	movs	r2, #0
 800101c:	609a      	str	r2, [r3, #8]
			AdcSqr[3] = 0;
 800101e:	4b22      	ldr	r3, [pc, #136]	@ (80010a8 <StickCalc+0x108>)
 8001020:	2200      	movs	r2, #0
 8001022:	60da      	str	r2, [r3, #12]
		}
		i++;
 8001024:	4b1f      	ldr	r3, [pc, #124]	@ (80010a4 <StickCalc+0x104>)
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	3301      	adds	r3, #1
 800102a:	4a1e      	ldr	r2, [pc, #120]	@ (80010a4 <StickCalc+0x104>)
 800102c:	6013      	str	r3, [r2, #0]

		AdcSqr[0] += ((int32_t)(Adc1Value[0] - Adc1Null[0]) >> 3);
 800102e:	4b1e      	ldr	r3, [pc, #120]	@ (80010a8 <StickCalc+0x108>)
 8001030:	681a      	ldr	r2, [r3, #0]
 8001032:	68fb      	ldr	r3, [r7, #12]
 8001034:	6819      	ldr	r1, [r3, #0]
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	1acb      	subs	r3, r1, r3
 800103c:	10db      	asrs	r3, r3, #3
 800103e:	4413      	add	r3, r2
 8001040:	4a19      	ldr	r2, [pc, #100]	@ (80010a8 <StickCalc+0x108>)
 8001042:	6013      	str	r3, [r2, #0]
		AdcSqr[1] += ((int32_t)(Adc1Value[1] - Adc1Null[1]) >> 3);
 8001044:	4b18      	ldr	r3, [pc, #96]	@ (80010a8 <StickCalc+0x108>)
 8001046:	685a      	ldr	r2, [r3, #4]
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	3304      	adds	r3, #4
 800104c:	6819      	ldr	r1, [r3, #0]
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	3304      	adds	r3, #4
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	1acb      	subs	r3, r1, r3
 8001056:	10db      	asrs	r3, r3, #3
 8001058:	4413      	add	r3, r2
 800105a:	4a13      	ldr	r2, [pc, #76]	@ (80010a8 <StickCalc+0x108>)
 800105c:	6053      	str	r3, [r2, #4]
		AdcSqr[2] += ((int32_t)(Adc1Value[2] - Adc1Null[2]) >> 3);
 800105e:	4b12      	ldr	r3, [pc, #72]	@ (80010a8 <StickCalc+0x108>)
 8001060:	689a      	ldr	r2, [r3, #8]
 8001062:	68fb      	ldr	r3, [r7, #12]
 8001064:	3308      	adds	r3, #8
 8001066:	6819      	ldr	r1, [r3, #0]
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	3308      	adds	r3, #8
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	1acb      	subs	r3, r1, r3
 8001070:	10db      	asrs	r3, r3, #3
 8001072:	4413      	add	r3, r2
 8001074:	4a0c      	ldr	r2, [pc, #48]	@ (80010a8 <StickCalc+0x108>)
 8001076:	6093      	str	r3, [r2, #8]
		AdcSqr[3] += ((int32_t)(Adc1Value[3] - Adc1Null[3]) >> 3);
 8001078:	4b0b      	ldr	r3, [pc, #44]	@ (80010a8 <StickCalc+0x108>)
 800107a:	68da      	ldr	r2, [r3, #12]
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	330c      	adds	r3, #12
 8001080:	6819      	ldr	r1, [r3, #0]
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	330c      	adds	r3, #12
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	1acb      	subs	r3, r1, r3
 800108a:	10db      	asrs	r3, r3, #3
 800108c:	4413      	add	r3, r2
 800108e:	4a06      	ldr	r2, [pc, #24]	@ (80010a8 <StickCalc+0x108>)
 8001090:	60d3      	str	r3, [r2, #12]
		ConvPerSec ++;
 8001092:	4b07      	ldr	r3, [pc, #28]	@ (80010b0 <StickCalc+0x110>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	3301      	adds	r3, #1
 8001098:	4a05      	ldr	r2, [pc, #20]	@ (80010b0 <StickCalc+0x110>)
 800109a:	6013      	str	r3, [r2, #0]
}
 800109c:	bf00      	nop
 800109e:	3710      	adds	r7, #16
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bd80      	pop	{r7, pc}
 80010a4:	20000180 	.word	0x20000180
 80010a8:	20000184 	.word	0x20000184
 80010ac:	20000178 	.word	0x20000178
 80010b0:	2000017c 	.word	0x2000017c

080010b4 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b082      	sub	sp, #8
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
	//calculate potentiometer position
	StickCalc(Adc1Value, hadc, Adc1Null);
 80010bc:	4a04      	ldr	r2, [pc, #16]	@ (80010d0 <HAL_ADC_ConvCpltCallback+0x1c>)
 80010be:	6879      	ldr	r1, [r7, #4]
 80010c0:	4804      	ldr	r0, [pc, #16]	@ (80010d4 <HAL_ADC_ConvCpltCallback+0x20>)
 80010c2:	f7ff ff6d 	bl	8000fa0 <StickCalc>
}
 80010c6:	bf00      	nop
 80010c8:	3708      	adds	r7, #8
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}
 80010ce:	bf00      	nop
 80010d0:	20000168 	.word	0x20000168
 80010d4:	20000154 	.word	0x20000154

080010d8 <BufFormStick>:
//	sprintf(AsciiSymb, "%3d",(int)BattCharge(Adc1Value[4]));
	disp1color_printf(1, 0, FONTID_6X8M, "BatCharge: %d %%",(uint32_t)BattCharge(Adc1Value[4]));
}

//frame buffer stick formation
void BufFormStick(){
 80010d8:	b580      	push	{r7, lr}
 80010da:	b082      	sub	sp, #8
 80010dc:	af02      	add	r7, sp, #8
	disp1color_printf(1, 18, FONTID_6X8M, "StickA A1:%d ",Adc1Calc[0]);
 80010de:	4b15      	ldr	r3, [pc, #84]	@ (8001134 <BufFormStick+0x5c>)
 80010e0:	f993 3000 	ldrsb.w	r3, [r3]
 80010e4:	9300      	str	r3, [sp, #0]
 80010e6:	4b14      	ldr	r3, [pc, #80]	@ (8001138 <BufFormStick+0x60>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	2112      	movs	r1, #18
 80010ec:	2001      	movs	r0, #1
 80010ee:	f009 fa61 	bl	800a5b4 <disp1color_printf>
	disp1color_printf(80, 18, FONTID_6X8M, " A2:%d ",Adc1Calc[1]);
 80010f2:	4b10      	ldr	r3, [pc, #64]	@ (8001134 <BufFormStick+0x5c>)
 80010f4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80010f8:	9300      	str	r3, [sp, #0]
 80010fa:	4b10      	ldr	r3, [pc, #64]	@ (800113c <BufFormStick+0x64>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	2112      	movs	r1, #18
 8001100:	2050      	movs	r0, #80	@ 0x50
 8001102:	f009 fa57 	bl	800a5b4 <disp1color_printf>

	disp1color_printf(1, 34, FONTID_6X8M, "StickB B1:%d ",Adc1Calc[3]);
 8001106:	4b0b      	ldr	r3, [pc, #44]	@ (8001134 <BufFormStick+0x5c>)
 8001108:	f993 3003 	ldrsb.w	r3, [r3, #3]
 800110c:	9300      	str	r3, [sp, #0]
 800110e:	4b0c      	ldr	r3, [pc, #48]	@ (8001140 <BufFormStick+0x68>)
 8001110:	2200      	movs	r2, #0
 8001112:	2122      	movs	r1, #34	@ 0x22
 8001114:	2001      	movs	r0, #1
 8001116:	f009 fa4d 	bl	800a5b4 <disp1color_printf>
	disp1color_printf(80, 34, FONTID_6X8M, " B2:%d ",Adc1Calc[2]);
 800111a:	4b06      	ldr	r3, [pc, #24]	@ (8001134 <BufFormStick+0x5c>)
 800111c:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8001120:	9300      	str	r3, [sp, #0]
 8001122:	4b08      	ldr	r3, [pc, #32]	@ (8001144 <BufFormStick+0x6c>)
 8001124:	2200      	movs	r2, #0
 8001126:	2122      	movs	r1, #34	@ 0x22
 8001128:	2050      	movs	r0, #80	@ 0x50
 800112a:	f009 fa43 	bl	800a5b4 <disp1color_printf>
}
 800112e:	bf00      	nop
 8001130:	46bd      	mov	sp, r7
 8001132:	bd80      	pop	{r7, pc}
 8001134:	20000178 	.word	0x20000178
 8001138:	0800b710 	.word	0x0800b710
 800113c:	0800b720 	.word	0x0800b720
 8001140:	0800b728 	.word	0x0800b728
 8001144:	0800b738 	.word	0x0800b738

08001148 <BufFormNumbConv>:

//      RTC      .
void BufFormNumbConv(){
 8001148:	b580      	push	{r7, lr}
 800114a:	b082      	sub	sp, #8
 800114c:	af02      	add	r7, sp, #8
	disp1color_printf(1, 50, FONTID_6X8M, "Convers :%d ",ConvPerSec);
 800114e:	4b07      	ldr	r3, [pc, #28]	@ (800116c <BufFormNumbConv+0x24>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	9300      	str	r3, [sp, #0]
 8001154:	4b06      	ldr	r3, [pc, #24]	@ (8001170 <BufFormNumbConv+0x28>)
 8001156:	2200      	movs	r2, #0
 8001158:	2132      	movs	r1, #50	@ 0x32
 800115a:	2001      	movs	r0, #1
 800115c:	f009 fa2a 	bl	800a5b4 <disp1color_printf>
	ConvPerSec = 0;
 8001160:	4b02      	ldr	r3, [pc, #8]	@ (800116c <BufFormNumbConv+0x24>)
 8001162:	2200      	movs	r2, #0
 8001164:	601a      	str	r2, [r3, #0]
}
 8001166:	bf00      	nop
 8001168:	46bd      	mov	sp, r7
 800116a:	bd80      	pop	{r7, pc}
 800116c:	2000017c 	.word	0x2000017c
 8001170:	0800b740 	.word	0x0800b740

08001174 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001178:	f000 fd3c 	bl	8001bf4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800117c:	f000 f824 	bl	80011c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001180:	f000 f9fc 	bl	800157c <MX_GPIO_Init>
  MX_DMA_Init();
 8001184:	f000 f9dc 	bl	8001540 <MX_DMA_Init>
  MX_ADC1_Init();
 8001188:	f000 f87e 	bl	8001288 <MX_ADC1_Init>
  MX_I2C1_Init();
 800118c:	f000 f8f4 	bl	8001378 <MX_I2C1_Init>
  MX_I2C2_Init();
 8001190:	f000 f920 	bl	80013d4 <MX_I2C2_Init>
  MX_RTC_Init();
 8001194:	f000 f94c 	bl	8001430 <MX_RTC_Init>
  MX_SPI2_Init();
 8001198:	f000 f99c 	bl	80014d4 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */

  StartInitCalValues(&CalibrValues);
 800119c:	4807      	ldr	r0, [pc, #28]	@ (80011bc <main+0x48>)
 800119e:	f008 fbcf 	bl	8009940 <StartInitCalValues>

  MatrixConfig8418(&hi2c1);
 80011a2:	4807      	ldr	r0, [pc, #28]	@ (80011c0 <main+0x4c>)
 80011a4:	f007 fe20 	bl	8008de8 <MatrixConfig8418>
  disp1color_Init();
 80011a8:	f009 f9c8 	bl	800a53c <disp1color_Init>
  LoRaMenuInit();
 80011ac:	f007 fefa 	bl	8008fa4 <LoRaMenuInit>

  MenuHandl(&MenuStructOld);
 80011b0:	4804      	ldr	r0, [pc, #16]	@ (80011c4 <main+0x50>)
 80011b2:	f007 fb41 	bl	8008838 <MenuHandl>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80011b6:	bf00      	nop
 80011b8:	e7fd      	b.n	80011b6 <main+0x42>
 80011ba:	bf00      	nop
 80011bc:	20000370 	.word	0x20000370
 80011c0:	20000208 	.word	0x20000208
 80011c4:	20000348 	.word	0x20000348

080011c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b094      	sub	sp, #80	@ 0x50
 80011cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011ce:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80011d2:	2228      	movs	r2, #40	@ 0x28
 80011d4:	2100      	movs	r1, #0
 80011d6:	4618      	mov	r0, r3
 80011d8:	f009 fdf4 	bl	800adc4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011dc:	f107 0314 	add.w	r3, r7, #20
 80011e0:	2200      	movs	r2, #0
 80011e2:	601a      	str	r2, [r3, #0]
 80011e4:	605a      	str	r2, [r3, #4]
 80011e6:	609a      	str	r2, [r3, #8]
 80011e8:	60da      	str	r2, [r3, #12]
 80011ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80011ec:	1d3b      	adds	r3, r7, #4
 80011ee:	2200      	movs	r2, #0
 80011f0:	601a      	str	r2, [r3, #0]
 80011f2:	605a      	str	r2, [r3, #4]
 80011f4:	609a      	str	r2, [r3, #8]
 80011f6:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 80011f8:	2309      	movs	r3, #9
 80011fa:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80011fc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001200:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001202:	2300      	movs	r3, #0
 8001204:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001206:	2301      	movs	r3, #1
 8001208:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800120a:	2301      	movs	r3, #1
 800120c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800120e:	2302      	movs	r3, #2
 8001210:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001212:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001216:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001218:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 800121c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800121e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001222:	4618      	mov	r0, r3
 8001224:	f004 fffe 	bl	8006224 <HAL_RCC_OscConfig>
 8001228:	4603      	mov	r3, r0
 800122a:	2b00      	cmp	r3, #0
 800122c:	d001      	beq.n	8001232 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 800122e:	f000 fa4b 	bl	80016c8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001232:	230f      	movs	r3, #15
 8001234:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001236:	2302      	movs	r3, #2
 8001238:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800123a:	2300      	movs	r3, #0
 800123c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800123e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001242:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001244:	2300      	movs	r3, #0
 8001246:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001248:	f107 0314 	add.w	r3, r7, #20
 800124c:	2102      	movs	r1, #2
 800124e:	4618      	mov	r0, r3
 8001250:	f005 fa6a 	bl	8006728 <HAL_RCC_ClockConfig>
 8001254:	4603      	mov	r3, r0
 8001256:	2b00      	cmp	r3, #0
 8001258:	d001      	beq.n	800125e <SystemClock_Config+0x96>
  {
    Error_Handler();
 800125a:	f000 fa35 	bl	80016c8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_ADC;
 800125e:	2303      	movs	r3, #3
 8001260:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001262:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001266:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV8;
 8001268:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800126c:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800126e:	1d3b      	adds	r3, r7, #4
 8001270:	4618      	mov	r0, r3
 8001272:	f005 fbe7 	bl	8006a44 <HAL_RCCEx_PeriphCLKConfig>
 8001276:	4603      	mov	r3, r0
 8001278:	2b00      	cmp	r3, #0
 800127a:	d001      	beq.n	8001280 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 800127c:	f000 fa24 	bl	80016c8 <Error_Handler>
  }
}
 8001280:	bf00      	nop
 8001282:	3750      	adds	r7, #80	@ 0x50
 8001284:	46bd      	mov	sp, r7
 8001286:	bd80      	pop	{r7, pc}

08001288 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b084      	sub	sp, #16
 800128c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800128e:	1d3b      	adds	r3, r7, #4
 8001290:	2200      	movs	r2, #0
 8001292:	601a      	str	r2, [r3, #0]
 8001294:	605a      	str	r2, [r3, #4]
 8001296:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001298:	4b35      	ldr	r3, [pc, #212]	@ (8001370 <MX_ADC1_Init+0xe8>)
 800129a:	4a36      	ldr	r2, [pc, #216]	@ (8001374 <MX_ADC1_Init+0xec>)
 800129c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800129e:	4b34      	ldr	r3, [pc, #208]	@ (8001370 <MX_ADC1_Init+0xe8>)
 80012a0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80012a4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80012a6:	4b32      	ldr	r3, [pc, #200]	@ (8001370 <MX_ADC1_Init+0xe8>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80012ac:	4b30      	ldr	r3, [pc, #192]	@ (8001370 <MX_ADC1_Init+0xe8>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80012b2:	4b2f      	ldr	r3, [pc, #188]	@ (8001370 <MX_ADC1_Init+0xe8>)
 80012b4:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 80012b8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80012ba:	4b2d      	ldr	r3, [pc, #180]	@ (8001370 <MX_ADC1_Init+0xe8>)
 80012bc:	2200      	movs	r2, #0
 80012be:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 5;
 80012c0:	4b2b      	ldr	r3, [pc, #172]	@ (8001370 <MX_ADC1_Init+0xe8>)
 80012c2:	2205      	movs	r2, #5
 80012c4:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80012c6:	482a      	ldr	r0, [pc, #168]	@ (8001370 <MX_ADC1_Init+0xe8>)
 80012c8:	f000 fd1a 	bl	8001d00 <HAL_ADC_Init>
 80012cc:	4603      	mov	r3, r0
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d001      	beq.n	80012d6 <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 80012d2:	f000 f9f9 	bl	80016c8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80012d6:	2300      	movs	r3, #0
 80012d8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80012da:	2301      	movs	r3, #1
 80012dc:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 80012de:	2307      	movs	r3, #7
 80012e0:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012e2:	1d3b      	adds	r3, r7, #4
 80012e4:	4619      	mov	r1, r3
 80012e6:	4822      	ldr	r0, [pc, #136]	@ (8001370 <MX_ADC1_Init+0xe8>)
 80012e8:	f000 fed2 	bl	8002090 <HAL_ADC_ConfigChannel>
 80012ec:	4603      	mov	r3, r0
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d001      	beq.n	80012f6 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80012f2:	f000 f9e9 	bl	80016c8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80012f6:	2301      	movs	r3, #1
 80012f8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80012fa:	2302      	movs	r3, #2
 80012fc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012fe:	1d3b      	adds	r3, r7, #4
 8001300:	4619      	mov	r1, r3
 8001302:	481b      	ldr	r0, [pc, #108]	@ (8001370 <MX_ADC1_Init+0xe8>)
 8001304:	f000 fec4 	bl	8002090 <HAL_ADC_ConfigChannel>
 8001308:	4603      	mov	r3, r0
 800130a:	2b00      	cmp	r3, #0
 800130c:	d001      	beq.n	8001312 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 800130e:	f000 f9db 	bl	80016c8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001312:	2302      	movs	r3, #2
 8001314:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001316:	2303      	movs	r3, #3
 8001318:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800131a:	1d3b      	adds	r3, r7, #4
 800131c:	4619      	mov	r1, r3
 800131e:	4814      	ldr	r0, [pc, #80]	@ (8001370 <MX_ADC1_Init+0xe8>)
 8001320:	f000 feb6 	bl	8002090 <HAL_ADC_ConfigChannel>
 8001324:	4603      	mov	r3, r0
 8001326:	2b00      	cmp	r3, #0
 8001328:	d001      	beq.n	800132e <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 800132a:	f000 f9cd 	bl	80016c8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800132e:	2303      	movs	r3, #3
 8001330:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8001332:	2304      	movs	r3, #4
 8001334:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001336:	1d3b      	adds	r3, r7, #4
 8001338:	4619      	mov	r1, r3
 800133a:	480d      	ldr	r0, [pc, #52]	@ (8001370 <MX_ADC1_Init+0xe8>)
 800133c:	f000 fea8 	bl	8002090 <HAL_ADC_ConfigChannel>
 8001340:	4603      	mov	r3, r0
 8001342:	2b00      	cmp	r3, #0
 8001344:	d001      	beq.n	800134a <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 8001346:	f000 f9bf 	bl	80016c8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800134a:	2304      	movs	r3, #4
 800134c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 800134e:	2305      	movs	r3, #5
 8001350:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001352:	1d3b      	adds	r3, r7, #4
 8001354:	4619      	mov	r1, r3
 8001356:	4806      	ldr	r0, [pc, #24]	@ (8001370 <MX_ADC1_Init+0xe8>)
 8001358:	f000 fe9a 	bl	8002090 <HAL_ADC_ConfigChannel>
 800135c:	4603      	mov	r3, r0
 800135e:	2b00      	cmp	r3, #0
 8001360:	d001      	beq.n	8001366 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8001362:	f000 f9b1 	bl	80016c8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001366:	bf00      	nop
 8001368:	3710      	adds	r7, #16
 800136a:	46bd      	mov	sp, r7
 800136c:	bd80      	pop	{r7, pc}
 800136e:	bf00      	nop
 8001370:	20000194 	.word	0x20000194
 8001374:	40012400 	.word	0x40012400

08001378 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800137c:	4b12      	ldr	r3, [pc, #72]	@ (80013c8 <MX_I2C1_Init+0x50>)
 800137e:	4a13      	ldr	r2, [pc, #76]	@ (80013cc <MX_I2C1_Init+0x54>)
 8001380:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001382:	4b11      	ldr	r3, [pc, #68]	@ (80013c8 <MX_I2C1_Init+0x50>)
 8001384:	4a12      	ldr	r2, [pc, #72]	@ (80013d0 <MX_I2C1_Init+0x58>)
 8001386:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001388:	4b0f      	ldr	r3, [pc, #60]	@ (80013c8 <MX_I2C1_Init+0x50>)
 800138a:	2200      	movs	r2, #0
 800138c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800138e:	4b0e      	ldr	r3, [pc, #56]	@ (80013c8 <MX_I2C1_Init+0x50>)
 8001390:	2200      	movs	r2, #0
 8001392:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001394:	4b0c      	ldr	r3, [pc, #48]	@ (80013c8 <MX_I2C1_Init+0x50>)
 8001396:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800139a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800139c:	4b0a      	ldr	r3, [pc, #40]	@ (80013c8 <MX_I2C1_Init+0x50>)
 800139e:	2200      	movs	r2, #0
 80013a0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80013a2:	4b09      	ldr	r3, [pc, #36]	@ (80013c8 <MX_I2C1_Init+0x50>)
 80013a4:	2200      	movs	r2, #0
 80013a6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80013a8:	4b07      	ldr	r3, [pc, #28]	@ (80013c8 <MX_I2C1_Init+0x50>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80013ae:	4b06      	ldr	r3, [pc, #24]	@ (80013c8 <MX_I2C1_Init+0x50>)
 80013b0:	2200      	movs	r2, #0
 80013b2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80013b4:	4804      	ldr	r0, [pc, #16]	@ (80013c8 <MX_I2C1_Init+0x50>)
 80013b6:	f002 f96b 	bl	8003690 <HAL_I2C_Init>
 80013ba:	4603      	mov	r3, r0
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d001      	beq.n	80013c4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80013c0:	f000 f982 	bl	80016c8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80013c4:	bf00      	nop
 80013c6:	bd80      	pop	{r7, pc}
 80013c8:	20000208 	.word	0x20000208
 80013cc:	40005400 	.word	0x40005400
 80013d0:	000186a0 	.word	0x000186a0

080013d4 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80013d8:	4b12      	ldr	r3, [pc, #72]	@ (8001424 <MX_I2C2_Init+0x50>)
 80013da:	4a13      	ldr	r2, [pc, #76]	@ (8001428 <MX_I2C2_Init+0x54>)
 80013dc:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80013de:	4b11      	ldr	r3, [pc, #68]	@ (8001424 <MX_I2C2_Init+0x50>)
 80013e0:	4a12      	ldr	r2, [pc, #72]	@ (800142c <MX_I2C2_Init+0x58>)
 80013e2:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80013e4:	4b0f      	ldr	r3, [pc, #60]	@ (8001424 <MX_I2C2_Init+0x50>)
 80013e6:	2200      	movs	r2, #0
 80013e8:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80013ea:	4b0e      	ldr	r3, [pc, #56]	@ (8001424 <MX_I2C2_Init+0x50>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80013f0:	4b0c      	ldr	r3, [pc, #48]	@ (8001424 <MX_I2C2_Init+0x50>)
 80013f2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80013f6:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80013f8:	4b0a      	ldr	r3, [pc, #40]	@ (8001424 <MX_I2C2_Init+0x50>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80013fe:	4b09      	ldr	r3, [pc, #36]	@ (8001424 <MX_I2C2_Init+0x50>)
 8001400:	2200      	movs	r2, #0
 8001402:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001404:	4b07      	ldr	r3, [pc, #28]	@ (8001424 <MX_I2C2_Init+0x50>)
 8001406:	2200      	movs	r2, #0
 8001408:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_ENABLE;
 800140a:	4b06      	ldr	r3, [pc, #24]	@ (8001424 <MX_I2C2_Init+0x50>)
 800140c:	2280      	movs	r2, #128	@ 0x80
 800140e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001410:	4804      	ldr	r0, [pc, #16]	@ (8001424 <MX_I2C2_Init+0x50>)
 8001412:	f002 f93d 	bl	8003690 <HAL_I2C_Init>
 8001416:	4603      	mov	r3, r0
 8001418:	2b00      	cmp	r3, #0
 800141a:	d001      	beq.n	8001420 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 800141c:	f000 f954 	bl	80016c8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001420:	bf00      	nop
 8001422:	bd80      	pop	{r7, pc}
 8001424:	2000025c 	.word	0x2000025c
 8001428:	40005800 	.word	0x40005800
 800142c:	000186a0 	.word	0x000186a0

08001430 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b082      	sub	sp, #8
 8001434:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001436:	1d3b      	adds	r3, r7, #4
 8001438:	2100      	movs	r1, #0
 800143a:	460a      	mov	r2, r1
 800143c:	801a      	strh	r2, [r3, #0]
 800143e:	460a      	mov	r2, r1
 8001440:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 8001442:	2300      	movs	r3, #0
 8001444:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001446:	4b21      	ldr	r3, [pc, #132]	@ (80014cc <MX_RTC_Init+0x9c>)
 8001448:	4a21      	ldr	r2, [pc, #132]	@ (80014d0 <MX_RTC_Init+0xa0>)
 800144a:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 800144c:	4b1f      	ldr	r3, [pc, #124]	@ (80014cc <MX_RTC_Init+0x9c>)
 800144e:	f04f 32ff 	mov.w	r2, #4294967295
 8001452:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_NONE;
 8001454:	4b1d      	ldr	r3, [pc, #116]	@ (80014cc <MX_RTC_Init+0x9c>)
 8001456:	2200      	movs	r2, #0
 8001458:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800145a:	481c      	ldr	r0, [pc, #112]	@ (80014cc <MX_RTC_Init+0x9c>)
 800145c:	f005 fc5e 	bl	8006d1c <HAL_RTC_Init>
 8001460:	4603      	mov	r3, r0
 8001462:	2b00      	cmp	r3, #0
 8001464:	d001      	beq.n	800146a <MX_RTC_Init+0x3a>
  {
    Error_Handler();
 8001466:	f000 f92f 	bl	80016c8 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 800146a:	2300      	movs	r3, #0
 800146c:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 800146e:	2300      	movs	r3, #0
 8001470:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8001472:	2300      	movs	r3, #0
 8001474:	71bb      	strb	r3, [r7, #6]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001476:	1d3b      	adds	r3, r7, #4
 8001478:	2201      	movs	r2, #1
 800147a:	4619      	mov	r1, r3
 800147c:	4813      	ldr	r0, [pc, #76]	@ (80014cc <MX_RTC_Init+0x9c>)
 800147e:	f005 fcd9 	bl	8006e34 <HAL_RTC_SetTime>
 8001482:	4603      	mov	r3, r0
 8001484:	2b00      	cmp	r3, #0
 8001486:	d001      	beq.n	800148c <MX_RTC_Init+0x5c>
  {
    Error_Handler();
 8001488:	f000 f91e 	bl	80016c8 <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_MONDAY;
 800148c:	2301      	movs	r3, #1
 800148e:	703b      	strb	r3, [r7, #0]
  DateToUpdate.Month = RTC_MONTH_JANUARY;
 8001490:	2301      	movs	r3, #1
 8001492:	707b      	strb	r3, [r7, #1]
  DateToUpdate.Date = 0x1;
 8001494:	2301      	movs	r3, #1
 8001496:	70bb      	strb	r3, [r7, #2]
  DateToUpdate.Year = 0x0;
 8001498:	2300      	movs	r3, #0
 800149a:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 800149c:	463b      	mov	r3, r7
 800149e:	2201      	movs	r2, #1
 80014a0:	4619      	mov	r1, r3
 80014a2:	480a      	ldr	r0, [pc, #40]	@ (80014cc <MX_RTC_Init+0x9c>)
 80014a4:	f005 fd5e 	bl	8006f64 <HAL_RTC_SetDate>
 80014a8:	4603      	mov	r3, r0
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d001      	beq.n	80014b2 <MX_RTC_Init+0x82>
  {
    Error_Handler();
 80014ae:	f000 f90b 	bl	80016c8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */
  SET_BIT(hrtc.Instance->CRH, RTC_CRH_SECIE);
 80014b2:	4b06      	ldr	r3, [pc, #24]	@ (80014cc <MX_RTC_Init+0x9c>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	681a      	ldr	r2, [r3, #0]
 80014b8:	4b04      	ldr	r3, [pc, #16]	@ (80014cc <MX_RTC_Init+0x9c>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	f042 0201 	orr.w	r2, r2, #1
 80014c0:	601a      	str	r2, [r3, #0]
  /* USER CODE END RTC_Init 2 */

}
 80014c2:	bf00      	nop
 80014c4:	3708      	adds	r7, #8
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	bf00      	nop
 80014cc:	200002b0 	.word	0x200002b0
 80014d0:	40002800 	.word	0x40002800

080014d4 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80014d8:	4b17      	ldr	r3, [pc, #92]	@ (8001538 <MX_SPI2_Init+0x64>)
 80014da:	4a18      	ldr	r2, [pc, #96]	@ (800153c <MX_SPI2_Init+0x68>)
 80014dc:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80014de:	4b16      	ldr	r3, [pc, #88]	@ (8001538 <MX_SPI2_Init+0x64>)
 80014e0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80014e4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80014e6:	4b14      	ldr	r3, [pc, #80]	@ (8001538 <MX_SPI2_Init+0x64>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80014ec:	4b12      	ldr	r3, [pc, #72]	@ (8001538 <MX_SPI2_Init+0x64>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80014f2:	4b11      	ldr	r3, [pc, #68]	@ (8001538 <MX_SPI2_Init+0x64>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80014f8:	4b0f      	ldr	r3, [pc, #60]	@ (8001538 <MX_SPI2_Init+0x64>)
 80014fa:	2200      	movs	r2, #0
 80014fc:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80014fe:	4b0e      	ldr	r3, [pc, #56]	@ (8001538 <MX_SPI2_Init+0x64>)
 8001500:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001504:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001506:	4b0c      	ldr	r3, [pc, #48]	@ (8001538 <MX_SPI2_Init+0x64>)
 8001508:	2218      	movs	r2, #24
 800150a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800150c:	4b0a      	ldr	r3, [pc, #40]	@ (8001538 <MX_SPI2_Init+0x64>)
 800150e:	2200      	movs	r2, #0
 8001510:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001512:	4b09      	ldr	r3, [pc, #36]	@ (8001538 <MX_SPI2_Init+0x64>)
 8001514:	2200      	movs	r2, #0
 8001516:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001518:	4b07      	ldr	r3, [pc, #28]	@ (8001538 <MX_SPI2_Init+0x64>)
 800151a:	2200      	movs	r2, #0
 800151c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 800151e:	4b06      	ldr	r3, [pc, #24]	@ (8001538 <MX_SPI2_Init+0x64>)
 8001520:	220a      	movs	r2, #10
 8001522:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001524:	4804      	ldr	r0, [pc, #16]	@ (8001538 <MX_SPI2_Init+0x64>)
 8001526:	f005 ffbd 	bl	80074a4 <HAL_SPI_Init>
 800152a:	4603      	mov	r3, r0
 800152c:	2b00      	cmp	r3, #0
 800152e:	d001      	beq.n	8001534 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001530:	f000 f8ca 	bl	80016c8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001534:	bf00      	nop
 8001536:	bd80      	pop	{r7, pc}
 8001538:	200002c4 	.word	0x200002c4
 800153c:	40003800 	.word	0x40003800

08001540 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b082      	sub	sp, #8
 8001544:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001546:	4b0c      	ldr	r3, [pc, #48]	@ (8001578 <MX_DMA_Init+0x38>)
 8001548:	695b      	ldr	r3, [r3, #20]
 800154a:	4a0b      	ldr	r2, [pc, #44]	@ (8001578 <MX_DMA_Init+0x38>)
 800154c:	f043 0301 	orr.w	r3, r3, #1
 8001550:	6153      	str	r3, [r2, #20]
 8001552:	4b09      	ldr	r3, [pc, #36]	@ (8001578 <MX_DMA_Init+0x38>)
 8001554:	695b      	ldr	r3, [r3, #20]
 8001556:	f003 0301 	and.w	r3, r3, #1
 800155a:	607b      	str	r3, [r7, #4]
 800155c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 800155e:	2200      	movs	r2, #0
 8001560:	2101      	movs	r1, #1
 8001562:	200b      	movs	r0, #11
 8001564:	f001 f937 	bl	80027d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001568:	200b      	movs	r0, #11
 800156a:	f001 f950 	bl	800280e <HAL_NVIC_EnableIRQ>

}
 800156e:	bf00      	nop
 8001570:	3708      	adds	r7, #8
 8001572:	46bd      	mov	sp, r7
 8001574:	bd80      	pop	{r7, pc}
 8001576:	bf00      	nop
 8001578:	40021000 	.word	0x40021000

0800157c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b088      	sub	sp, #32
 8001580:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001582:	f107 0310 	add.w	r3, r7, #16
 8001586:	2200      	movs	r2, #0
 8001588:	601a      	str	r2, [r3, #0]
 800158a:	605a      	str	r2, [r3, #4]
 800158c:	609a      	str	r2, [r3, #8]
 800158e:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001590:	4b48      	ldr	r3, [pc, #288]	@ (80016b4 <MX_GPIO_Init+0x138>)
 8001592:	699b      	ldr	r3, [r3, #24]
 8001594:	4a47      	ldr	r2, [pc, #284]	@ (80016b4 <MX_GPIO_Init+0x138>)
 8001596:	f043 0310 	orr.w	r3, r3, #16
 800159a:	6193      	str	r3, [r2, #24]
 800159c:	4b45      	ldr	r3, [pc, #276]	@ (80016b4 <MX_GPIO_Init+0x138>)
 800159e:	699b      	ldr	r3, [r3, #24]
 80015a0:	f003 0310 	and.w	r3, r3, #16
 80015a4:	60fb      	str	r3, [r7, #12]
 80015a6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80015a8:	4b42      	ldr	r3, [pc, #264]	@ (80016b4 <MX_GPIO_Init+0x138>)
 80015aa:	699b      	ldr	r3, [r3, #24]
 80015ac:	4a41      	ldr	r2, [pc, #260]	@ (80016b4 <MX_GPIO_Init+0x138>)
 80015ae:	f043 0320 	orr.w	r3, r3, #32
 80015b2:	6193      	str	r3, [r2, #24]
 80015b4:	4b3f      	ldr	r3, [pc, #252]	@ (80016b4 <MX_GPIO_Init+0x138>)
 80015b6:	699b      	ldr	r3, [r3, #24]
 80015b8:	f003 0320 	and.w	r3, r3, #32
 80015bc:	60bb      	str	r3, [r7, #8]
 80015be:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015c0:	4b3c      	ldr	r3, [pc, #240]	@ (80016b4 <MX_GPIO_Init+0x138>)
 80015c2:	699b      	ldr	r3, [r3, #24]
 80015c4:	4a3b      	ldr	r2, [pc, #236]	@ (80016b4 <MX_GPIO_Init+0x138>)
 80015c6:	f043 0304 	orr.w	r3, r3, #4
 80015ca:	6193      	str	r3, [r2, #24]
 80015cc:	4b39      	ldr	r3, [pc, #228]	@ (80016b4 <MX_GPIO_Init+0x138>)
 80015ce:	699b      	ldr	r3, [r3, #24]
 80015d0:	f003 0304 	and.w	r3, r3, #4
 80015d4:	607b      	str	r3, [r7, #4]
 80015d6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015d8:	4b36      	ldr	r3, [pc, #216]	@ (80016b4 <MX_GPIO_Init+0x138>)
 80015da:	699b      	ldr	r3, [r3, #24]
 80015dc:	4a35      	ldr	r2, [pc, #212]	@ (80016b4 <MX_GPIO_Init+0x138>)
 80015de:	f043 0308 	orr.w	r3, r3, #8
 80015e2:	6193      	str	r3, [r2, #24]
 80015e4:	4b33      	ldr	r3, [pc, #204]	@ (80016b4 <MX_GPIO_Init+0x138>)
 80015e6:	699b      	ldr	r3, [r3, #24]
 80015e8:	f003 0308 	and.w	r3, r3, #8
 80015ec:	603b      	str	r3, [r7, #0]
 80015ee:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_RESET);
 80015f0:	2200      	movs	r2, #0
 80015f2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80015f6:	4830      	ldr	r0, [pc, #192]	@ (80016b8 <MX_GPIO_Init+0x13c>)
 80015f8:	f002 f81a 	bl	8003630 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Reset_GPIO_Port, Reset_Pin, GPIO_PIN_RESET);
 80015fc:	2200      	movs	r2, #0
 80015fe:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001602:	482e      	ldr	r0, [pc, #184]	@ (80016bc <MX_GPIO_Init+0x140>)
 8001604:	f002 f814 	bl	8003630 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RESET_TCA_GPIO_Port, RESET_TCA_Pin, GPIO_PIN_SET);
 8001608:	2201      	movs	r2, #1
 800160a:	2110      	movs	r1, #16
 800160c:	482a      	ldr	r0, [pc, #168]	@ (80016b8 <MX_GPIO_Init+0x13c>)
 800160e:	f002 f80f 	bl	8003630 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : NSS_Pin RESET_TCA_Pin */
  GPIO_InitStruct.Pin = NSS_Pin|RESET_TCA_Pin;
 8001612:	f241 0310 	movw	r3, #4112	@ 0x1010
 8001616:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001618:	2301      	movs	r3, #1
 800161a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800161c:	2301      	movs	r3, #1
 800161e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001620:	2302      	movs	r3, #2
 8001622:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001624:	f107 0310 	add.w	r3, r7, #16
 8001628:	4619      	mov	r1, r3
 800162a:	4823      	ldr	r0, [pc, #140]	@ (80016b8 <MX_GPIO_Init+0x13c>)
 800162c:	f001 fe7c 	bl	8003328 <HAL_GPIO_Init>

  /*Configure GPIO pin : Reset_Pin */
  GPIO_InitStruct.Pin = Reset_Pin;
 8001630:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001634:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001636:	2301      	movs	r3, #1
 8001638:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800163a:	2301      	movs	r3, #1
 800163c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800163e:	2302      	movs	r3, #2
 8001640:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Reset_GPIO_Port, &GPIO_InitStruct);
 8001642:	f107 0310 	add.w	r3, r7, #16
 8001646:	4619      	mov	r1, r3
 8001648:	481c      	ldr	r0, [pc, #112]	@ (80016bc <MX_GPIO_Init+0x140>)
 800164a:	f001 fe6d 	bl	8003328 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIO0_Pin */
  GPIO_InitStruct.Pin = DIO0_Pin;
 800164e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001652:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001654:	4b1a      	ldr	r3, [pc, #104]	@ (80016c0 <MX_GPIO_Init+0x144>)
 8001656:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001658:	2302      	movs	r3, #2
 800165a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DIO0_GPIO_Port, &GPIO_InitStruct);
 800165c:	f107 0310 	add.w	r3, r7, #16
 8001660:	4619      	mov	r1, r3
 8001662:	4816      	ldr	r0, [pc, #88]	@ (80016bc <MX_GPIO_Init+0x140>)
 8001664:	f001 fe60 	bl	8003328 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIO1_Pin DIO2_Pin DIO3_Pin */
  GPIO_InitStruct.Pin = DIO1_Pin|DIO2_Pin|DIO3_Pin;
 8001668:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800166c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800166e:	2300      	movs	r3, #0
 8001670:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001672:	2302      	movs	r3, #2
 8001674:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001676:	f107 0310 	add.w	r3, r7, #16
 800167a:	4619      	mov	r1, r3
 800167c:	480f      	ldr	r0, [pc, #60]	@ (80016bc <MX_GPIO_Init+0x140>)
 800167e:	f001 fe53 	bl	8003328 <HAL_GPIO_Init>

  /*Configure GPIO pin : INT_TCA_Pin */
  GPIO_InitStruct.Pin = INT_TCA_Pin;
 8001682:	2320      	movs	r3, #32
 8001684:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001686:	4b0f      	ldr	r3, [pc, #60]	@ (80016c4 <MX_GPIO_Init+0x148>)
 8001688:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800168a:	2302      	movs	r3, #2
 800168c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(INT_TCA_GPIO_Port, &GPIO_InitStruct);
 800168e:	f107 0310 	add.w	r3, r7, #16
 8001692:	4619      	mov	r1, r3
 8001694:	4808      	ldr	r0, [pc, #32]	@ (80016b8 <MX_GPIO_Init+0x13c>)
 8001696:	f001 fe47 	bl	8003328 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 3, 0);
 800169a:	2200      	movs	r2, #0
 800169c:	2103      	movs	r1, #3
 800169e:	2017      	movs	r0, #23
 80016a0:	f001 f899 	bl	80027d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80016a4:	2017      	movs	r0, #23
 80016a6:	f001 f8b2 	bl	800280e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80016aa:	bf00      	nop
 80016ac:	3720      	adds	r7, #32
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bd80      	pop	{r7, pc}
 80016b2:	bf00      	nop
 80016b4:	40021000 	.word	0x40021000
 80016b8:	40010c00 	.word	0x40010c00
 80016bc:	40010800 	.word	0x40010800
 80016c0:	10110000 	.word	0x10110000
 80016c4:	10210000 	.word	0x10210000

080016c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016c8:	b480      	push	{r7}
 80016ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016cc:	b672      	cpsid	i
}
 80016ce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80016d0:	bf00      	nop
 80016d2:	e7fd      	b.n	80016d0 <Error_Handler+0x8>

080016d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b084      	sub	sp, #16
 80016d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80016da:	4b1d      	ldr	r3, [pc, #116]	@ (8001750 <HAL_MspInit+0x7c>)
 80016dc:	699b      	ldr	r3, [r3, #24]
 80016de:	4a1c      	ldr	r2, [pc, #112]	@ (8001750 <HAL_MspInit+0x7c>)
 80016e0:	f043 0301 	orr.w	r3, r3, #1
 80016e4:	6193      	str	r3, [r2, #24]
 80016e6:	4b1a      	ldr	r3, [pc, #104]	@ (8001750 <HAL_MspInit+0x7c>)
 80016e8:	699b      	ldr	r3, [r3, #24]
 80016ea:	f003 0301 	and.w	r3, r3, #1
 80016ee:	60bb      	str	r3, [r7, #8]
 80016f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016f2:	4b17      	ldr	r3, [pc, #92]	@ (8001750 <HAL_MspInit+0x7c>)
 80016f4:	69db      	ldr	r3, [r3, #28]
 80016f6:	4a16      	ldr	r2, [pc, #88]	@ (8001750 <HAL_MspInit+0x7c>)
 80016f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016fc:	61d3      	str	r3, [r2, #28]
 80016fe:	4b14      	ldr	r3, [pc, #80]	@ (8001750 <HAL_MspInit+0x7c>)
 8001700:	69db      	ldr	r3, [r3, #28]
 8001702:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001706:	607b      	str	r3, [r7, #4]
 8001708:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* FLASH_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FLASH_IRQn, 0, 0);
 800170a:	2200      	movs	r2, #0
 800170c:	2100      	movs	r1, #0
 800170e:	2004      	movs	r0, #4
 8001710:	f001 f861 	bl	80027d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FLASH_IRQn);
 8001714:	2004      	movs	r0, #4
 8001716:	f001 f87a 	bl	800280e <HAL_NVIC_EnableIRQ>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 800171a:	2200      	movs	r2, #0
 800171c:	2100      	movs	r1, #0
 800171e:	2005      	movs	r0, #5
 8001720:	f001 f859 	bl	80027d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8001724:	2005      	movs	r0, #5
 8001726:	f001 f872 	bl	800280e <HAL_NVIC_EnableIRQ>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800172a:	4b0a      	ldr	r3, [pc, #40]	@ (8001754 <HAL_MspInit+0x80>)
 800172c:	685b      	ldr	r3, [r3, #4]
 800172e:	60fb      	str	r3, [r7, #12]
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001736:	60fb      	str	r3, [r7, #12]
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800173e:	60fb      	str	r3, [r7, #12]
 8001740:	4a04      	ldr	r2, [pc, #16]	@ (8001754 <HAL_MspInit+0x80>)
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001746:	bf00      	nop
 8001748:	3710      	adds	r7, #16
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}
 800174e:	bf00      	nop
 8001750:	40021000 	.word	0x40021000
 8001754:	40010000 	.word	0x40010000

08001758 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b088      	sub	sp, #32
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001760:	f107 0310 	add.w	r3, r7, #16
 8001764:	2200      	movs	r2, #0
 8001766:	601a      	str	r2, [r3, #0]
 8001768:	605a      	str	r2, [r3, #4]
 800176a:	609a      	str	r2, [r3, #8]
 800176c:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	4a28      	ldr	r2, [pc, #160]	@ (8001814 <HAL_ADC_MspInit+0xbc>)
 8001774:	4293      	cmp	r3, r2
 8001776:	d149      	bne.n	800180c <HAL_ADC_MspInit+0xb4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001778:	4b27      	ldr	r3, [pc, #156]	@ (8001818 <HAL_ADC_MspInit+0xc0>)
 800177a:	699b      	ldr	r3, [r3, #24]
 800177c:	4a26      	ldr	r2, [pc, #152]	@ (8001818 <HAL_ADC_MspInit+0xc0>)
 800177e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001782:	6193      	str	r3, [r2, #24]
 8001784:	4b24      	ldr	r3, [pc, #144]	@ (8001818 <HAL_ADC_MspInit+0xc0>)
 8001786:	699b      	ldr	r3, [r3, #24]
 8001788:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800178c:	60fb      	str	r3, [r7, #12]
 800178e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001790:	4b21      	ldr	r3, [pc, #132]	@ (8001818 <HAL_ADC_MspInit+0xc0>)
 8001792:	699b      	ldr	r3, [r3, #24]
 8001794:	4a20      	ldr	r2, [pc, #128]	@ (8001818 <HAL_ADC_MspInit+0xc0>)
 8001796:	f043 0304 	orr.w	r3, r3, #4
 800179a:	6193      	str	r3, [r2, #24]
 800179c:	4b1e      	ldr	r3, [pc, #120]	@ (8001818 <HAL_ADC_MspInit+0xc0>)
 800179e:	699b      	ldr	r3, [r3, #24]
 80017a0:	f003 0304 	and.w	r3, r3, #4
 80017a4:	60bb      	str	r3, [r7, #8]
 80017a6:	68bb      	ldr	r3, [r7, #8]
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80017a8:	231f      	movs	r3, #31
 80017aa:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_4;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017ac:	2303      	movs	r3, #3
 80017ae:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017b0:	f107 0310 	add.w	r3, r7, #16
 80017b4:	4619      	mov	r1, r3
 80017b6:	4819      	ldr	r0, [pc, #100]	@ (800181c <HAL_ADC_MspInit+0xc4>)
 80017b8:	f001 fdb6 	bl	8003328 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80017bc:	4b18      	ldr	r3, [pc, #96]	@ (8001820 <HAL_ADC_MspInit+0xc8>)
 80017be:	4a19      	ldr	r2, [pc, #100]	@ (8001824 <HAL_ADC_MspInit+0xcc>)
 80017c0:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80017c2:	4b17      	ldr	r3, [pc, #92]	@ (8001820 <HAL_ADC_MspInit+0xc8>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80017c8:	4b15      	ldr	r3, [pc, #84]	@ (8001820 <HAL_ADC_MspInit+0xc8>)
 80017ca:	2200      	movs	r2, #0
 80017cc:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80017ce:	4b14      	ldr	r3, [pc, #80]	@ (8001820 <HAL_ADC_MspInit+0xc8>)
 80017d0:	2280      	movs	r2, #128	@ 0x80
 80017d2:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80017d4:	4b12      	ldr	r3, [pc, #72]	@ (8001820 <HAL_ADC_MspInit+0xc8>)
 80017d6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80017da:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80017dc:	4b10      	ldr	r3, [pc, #64]	@ (8001820 <HAL_ADC_MspInit+0xc8>)
 80017de:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80017e2:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 80017e4:	4b0e      	ldr	r3, [pc, #56]	@ (8001820 <HAL_ADC_MspInit+0xc8>)
 80017e6:	2200      	movs	r2, #0
 80017e8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80017ea:	4b0d      	ldr	r3, [pc, #52]	@ (8001820 <HAL_ADC_MspInit+0xc8>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80017f0:	480b      	ldr	r0, [pc, #44]	@ (8001820 <HAL_ADC_MspInit+0xc8>)
 80017f2:	f001 f835 	bl	8002860 <HAL_DMA_Init>
 80017f6:	4603      	mov	r3, r0
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d001      	beq.n	8001800 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 80017fc:	f7ff ff64 	bl	80016c8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	4a07      	ldr	r2, [pc, #28]	@ (8001820 <HAL_ADC_MspInit+0xc8>)
 8001804:	621a      	str	r2, [r3, #32]
 8001806:	4a06      	ldr	r2, [pc, #24]	@ (8001820 <HAL_ADC_MspInit+0xc8>)
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 800180c:	bf00      	nop
 800180e:	3720      	adds	r7, #32
 8001810:	46bd      	mov	sp, r7
 8001812:	bd80      	pop	{r7, pc}
 8001814:	40012400 	.word	0x40012400
 8001818:	40021000 	.word	0x40021000
 800181c:	40010800 	.word	0x40010800
 8001820:	200001c4 	.word	0x200001c4
 8001824:	40020008 	.word	0x40020008

08001828 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b08a      	sub	sp, #40	@ 0x28
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001830:	f107 0318 	add.w	r3, r7, #24
 8001834:	2200      	movs	r2, #0
 8001836:	601a      	str	r2, [r3, #0]
 8001838:	605a      	str	r2, [r3, #4]
 800183a:	609a      	str	r2, [r3, #8]
 800183c:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	4a37      	ldr	r2, [pc, #220]	@ (8001920 <HAL_I2C_MspInit+0xf8>)
 8001844:	4293      	cmp	r3, r2
 8001846:	d134      	bne.n	80018b2 <HAL_I2C_MspInit+0x8a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001848:	4b36      	ldr	r3, [pc, #216]	@ (8001924 <HAL_I2C_MspInit+0xfc>)
 800184a:	699b      	ldr	r3, [r3, #24]
 800184c:	4a35      	ldr	r2, [pc, #212]	@ (8001924 <HAL_I2C_MspInit+0xfc>)
 800184e:	f043 0308 	orr.w	r3, r3, #8
 8001852:	6193      	str	r3, [r2, #24]
 8001854:	4b33      	ldr	r3, [pc, #204]	@ (8001924 <HAL_I2C_MspInit+0xfc>)
 8001856:	699b      	ldr	r3, [r3, #24]
 8001858:	f003 0308 	and.w	r3, r3, #8
 800185c:	617b      	str	r3, [r7, #20]
 800185e:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001860:	23c0      	movs	r3, #192	@ 0xc0
 8001862:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001864:	2312      	movs	r3, #18
 8001866:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001868:	2303      	movs	r3, #3
 800186a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800186c:	f107 0318 	add.w	r3, r7, #24
 8001870:	4619      	mov	r1, r3
 8001872:	482d      	ldr	r0, [pc, #180]	@ (8001928 <HAL_I2C_MspInit+0x100>)
 8001874:	f001 fd58 	bl	8003328 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001878:	4b2a      	ldr	r3, [pc, #168]	@ (8001924 <HAL_I2C_MspInit+0xfc>)
 800187a:	69db      	ldr	r3, [r3, #28]
 800187c:	4a29      	ldr	r2, [pc, #164]	@ (8001924 <HAL_I2C_MspInit+0xfc>)
 800187e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001882:	61d3      	str	r3, [r2, #28]
 8001884:	4b27      	ldr	r3, [pc, #156]	@ (8001924 <HAL_I2C_MspInit+0xfc>)
 8001886:	69db      	ldr	r3, [r3, #28]
 8001888:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800188c:	613b      	str	r3, [r7, #16]
 800188e:	693b      	ldr	r3, [r7, #16]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 15, 0);
 8001890:	2200      	movs	r2, #0
 8001892:	210f      	movs	r1, #15
 8001894:	201f      	movs	r0, #31
 8001896:	f000 ff9e 	bl	80027d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800189a:	201f      	movs	r0, #31
 800189c:	f000 ffb7 	bl	800280e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 15, 0);
 80018a0:	2200      	movs	r2, #0
 80018a2:	210f      	movs	r1, #15
 80018a4:	2020      	movs	r0, #32
 80018a6:	f000 ff96 	bl	80027d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80018aa:	2020      	movs	r0, #32
 80018ac:	f000 ffaf 	bl	800280e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80018b0:	e031      	b.n	8001916 <HAL_I2C_MspInit+0xee>
  else if(hi2c->Instance==I2C2)
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	4a1d      	ldr	r2, [pc, #116]	@ (800192c <HAL_I2C_MspInit+0x104>)
 80018b8:	4293      	cmp	r3, r2
 80018ba:	d12c      	bne.n	8001916 <HAL_I2C_MspInit+0xee>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018bc:	4b19      	ldr	r3, [pc, #100]	@ (8001924 <HAL_I2C_MspInit+0xfc>)
 80018be:	699b      	ldr	r3, [r3, #24]
 80018c0:	4a18      	ldr	r2, [pc, #96]	@ (8001924 <HAL_I2C_MspInit+0xfc>)
 80018c2:	f043 0308 	orr.w	r3, r3, #8
 80018c6:	6193      	str	r3, [r2, #24]
 80018c8:	4b16      	ldr	r3, [pc, #88]	@ (8001924 <HAL_I2C_MspInit+0xfc>)
 80018ca:	699b      	ldr	r3, [r3, #24]
 80018cc:	f003 0308 	and.w	r3, r3, #8
 80018d0:	60fb      	str	r3, [r7, #12]
 80018d2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80018d4:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80018d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80018da:	2312      	movs	r3, #18
 80018dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80018de:	2303      	movs	r3, #3
 80018e0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018e2:	f107 0318 	add.w	r3, r7, #24
 80018e6:	4619      	mov	r1, r3
 80018e8:	480f      	ldr	r0, [pc, #60]	@ (8001928 <HAL_I2C_MspInit+0x100>)
 80018ea:	f001 fd1d 	bl	8003328 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80018ee:	4b0d      	ldr	r3, [pc, #52]	@ (8001924 <HAL_I2C_MspInit+0xfc>)
 80018f0:	69db      	ldr	r3, [r3, #28]
 80018f2:	4a0c      	ldr	r2, [pc, #48]	@ (8001924 <HAL_I2C_MspInit+0xfc>)
 80018f4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80018f8:	61d3      	str	r3, [r2, #28]
 80018fa:	4b0a      	ldr	r3, [pc, #40]	@ (8001924 <HAL_I2C_MspInit+0xfc>)
 80018fc:	69db      	ldr	r3, [r3, #28]
 80018fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001902:	60bb      	str	r3, [r7, #8]
 8001904:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 2, 0);
 8001906:	2200      	movs	r2, #0
 8001908:	2102      	movs	r1, #2
 800190a:	2021      	movs	r0, #33	@ 0x21
 800190c:	f000 ff63 	bl	80027d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 8001910:	2021      	movs	r0, #33	@ 0x21
 8001912:	f000 ff7c 	bl	800280e <HAL_NVIC_EnableIRQ>
}
 8001916:	bf00      	nop
 8001918:	3728      	adds	r7, #40	@ 0x28
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}
 800191e:	bf00      	nop
 8001920:	40005400 	.word	0x40005400
 8001924:	40021000 	.word	0x40021000
 8001928:	40010c00 	.word	0x40010c00
 800192c:	40005800 	.word	0x40005800

08001930 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b084      	sub	sp, #16
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	4a0f      	ldr	r2, [pc, #60]	@ (800197c <HAL_RTC_MspInit+0x4c>)
 800193e:	4293      	cmp	r3, r2
 8001940:	d118      	bne.n	8001974 <HAL_RTC_MspInit+0x44>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 8001942:	f004 fc63 	bl	800620c <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 8001946:	4b0e      	ldr	r3, [pc, #56]	@ (8001980 <HAL_RTC_MspInit+0x50>)
 8001948:	69db      	ldr	r3, [r3, #28]
 800194a:	4a0d      	ldr	r2, [pc, #52]	@ (8001980 <HAL_RTC_MspInit+0x50>)
 800194c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001950:	61d3      	str	r3, [r2, #28]
 8001952:	4b0b      	ldr	r3, [pc, #44]	@ (8001980 <HAL_RTC_MspInit+0x50>)
 8001954:	69db      	ldr	r3, [r3, #28]
 8001956:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800195a:	60fb      	str	r3, [r7, #12]
 800195c:	68fb      	ldr	r3, [r7, #12]
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800195e:	4b09      	ldr	r3, [pc, #36]	@ (8001984 <HAL_RTC_MspInit+0x54>)
 8001960:	2201      	movs	r2, #1
 8001962:	601a      	str	r2, [r3, #0]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 5, 0);
 8001964:	2200      	movs	r2, #0
 8001966:	2105      	movs	r1, #5
 8001968:	2003      	movs	r0, #3
 800196a:	f000 ff34 	bl	80027d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 800196e:	2003      	movs	r0, #3
 8001970:	f000 ff4d 	bl	800280e <HAL_NVIC_EnableIRQ>

  /* USER CODE END RTC_MspInit 1 */

  }

}
 8001974:	bf00      	nop
 8001976:	3710      	adds	r7, #16
 8001978:	46bd      	mov	sp, r7
 800197a:	bd80      	pop	{r7, pc}
 800197c:	40002800 	.word	0x40002800
 8001980:	40021000 	.word	0x40021000
 8001984:	4242043c 	.word	0x4242043c

08001988 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b088      	sub	sp, #32
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001990:	f107 0310 	add.w	r3, r7, #16
 8001994:	2200      	movs	r2, #0
 8001996:	601a      	str	r2, [r3, #0]
 8001998:	605a      	str	r2, [r3, #4]
 800199a:	609a      	str	r2, [r3, #8]
 800199c:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI2)
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	4a20      	ldr	r2, [pc, #128]	@ (8001a24 <HAL_SPI_MspInit+0x9c>)
 80019a4:	4293      	cmp	r3, r2
 80019a6:	d139      	bne.n	8001a1c <HAL_SPI_MspInit+0x94>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80019a8:	4b1f      	ldr	r3, [pc, #124]	@ (8001a28 <HAL_SPI_MspInit+0xa0>)
 80019aa:	69db      	ldr	r3, [r3, #28]
 80019ac:	4a1e      	ldr	r2, [pc, #120]	@ (8001a28 <HAL_SPI_MspInit+0xa0>)
 80019ae:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80019b2:	61d3      	str	r3, [r2, #28]
 80019b4:	4b1c      	ldr	r3, [pc, #112]	@ (8001a28 <HAL_SPI_MspInit+0xa0>)
 80019b6:	69db      	ldr	r3, [r3, #28]
 80019b8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80019bc:	60fb      	str	r3, [r7, #12]
 80019be:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019c0:	4b19      	ldr	r3, [pc, #100]	@ (8001a28 <HAL_SPI_MspInit+0xa0>)
 80019c2:	699b      	ldr	r3, [r3, #24]
 80019c4:	4a18      	ldr	r2, [pc, #96]	@ (8001a28 <HAL_SPI_MspInit+0xa0>)
 80019c6:	f043 0308 	orr.w	r3, r3, #8
 80019ca:	6193      	str	r3, [r2, #24]
 80019cc:	4b16      	ldr	r3, [pc, #88]	@ (8001a28 <HAL_SPI_MspInit+0xa0>)
 80019ce:	699b      	ldr	r3, [r3, #24]
 80019d0:	f003 0308 	and.w	r3, r3, #8
 80019d4:	60bb      	str	r3, [r7, #8]
 80019d6:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 80019d8:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 80019dc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019de:	2302      	movs	r3, #2
 80019e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80019e2:	2303      	movs	r3, #3
 80019e4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019e6:	f107 0310 	add.w	r3, r7, #16
 80019ea:	4619      	mov	r1, r3
 80019ec:	480f      	ldr	r0, [pc, #60]	@ (8001a2c <HAL_SPI_MspInit+0xa4>)
 80019ee:	f001 fc9b 	bl	8003328 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80019f2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80019f6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019f8:	2300      	movs	r3, #0
 80019fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019fc:	2300      	movs	r3, #0
 80019fe:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a00:	f107 0310 	add.w	r3, r7, #16
 8001a04:	4619      	mov	r1, r3
 8001a06:	4809      	ldr	r0, [pc, #36]	@ (8001a2c <HAL_SPI_MspInit+0xa4>)
 8001a08:	f001 fc8e 	bl	8003328 <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 2, 0);
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	2102      	movs	r1, #2
 8001a10:	2024      	movs	r0, #36	@ 0x24
 8001a12:	f000 fee0 	bl	80027d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8001a16:	2024      	movs	r0, #36	@ 0x24
 8001a18:	f000 fef9 	bl	800280e <HAL_NVIC_EnableIRQ>

  /* USER CODE END SPI2_MspInit 1 */

  }

}
 8001a1c:	bf00      	nop
 8001a1e:	3720      	adds	r7, #32
 8001a20:	46bd      	mov	sp, r7
 8001a22:	bd80      	pop	{r7, pc}
 8001a24:	40003800 	.word	0x40003800
 8001a28:	40021000 	.word	0x40021000
 8001a2c:	40010c00 	.word	0x40010c00

08001a30 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a30:	b480      	push	{r7}
 8001a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a34:	bf00      	nop
 8001a36:	e7fd      	b.n	8001a34 <NMI_Handler+0x4>

08001a38 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a38:	b480      	push	{r7}
 8001a3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a3c:	bf00      	nop
 8001a3e:	e7fd      	b.n	8001a3c <HardFault_Handler+0x4>

08001a40 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a40:	b480      	push	{r7}
 8001a42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a44:	bf00      	nop
 8001a46:	e7fd      	b.n	8001a44 <MemManage_Handler+0x4>

08001a48 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a4c:	bf00      	nop
 8001a4e:	e7fd      	b.n	8001a4c <BusFault_Handler+0x4>

08001a50 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a50:	b480      	push	{r7}
 8001a52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a54:	bf00      	nop
 8001a56:	e7fd      	b.n	8001a54 <UsageFault_Handler+0x4>

08001a58 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a5c:	bf00      	nop
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bc80      	pop	{r7}
 8001a62:	4770      	bx	lr

08001a64 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a64:	b480      	push	{r7}
 8001a66:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a68:	bf00      	nop
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bc80      	pop	{r7}
 8001a6e:	4770      	bx	lr

08001a70 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a70:	b480      	push	{r7}
 8001a72:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a74:	bf00      	nop
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bc80      	pop	{r7}
 8001a7a:	4770      	bx	lr

08001a7c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a80:	f000 f8fe 	bl	8001c80 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a84:	bf00      	nop
 8001a86:	bd80      	pop	{r7, pc}

08001a88 <RTC_IRQHandler>:

/**
  * @brief This function handles RTC global interrupt.
  */
void RTC_IRQHandler(void)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_IRQn 0 */

  /* USER CODE END RTC_IRQn 0 */
  HAL_RTCEx_RTCIRQHandler(&hrtc);
 8001a8c:	4802      	ldr	r0, [pc, #8]	@ (8001a98 <RTC_IRQHandler+0x10>)
 8001a8e:	f005 fcc9 	bl	8007424 <HAL_RTCEx_RTCIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 8001a92:	bf00      	nop
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	200002b0 	.word	0x200002b0

08001a9c <FLASH_IRQHandler>:

/**
  * @brief This function handles Flash global interrupt.
  */
void FLASH_IRQHandler(void)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FLASH_IRQn 0 */

  /* USER CODE END FLASH_IRQn 0 */
  HAL_FLASH_IRQHandler();
 8001aa0:	f001 f9c0 	bl	8002e24 <HAL_FLASH_IRQHandler>
  /* USER CODE BEGIN FLASH_IRQn 1 */

  /* USER CODE END FLASH_IRQn 1 */
}
 8001aa4:	bf00      	nop
 8001aa6:	bd80      	pop	{r7, pc}

08001aa8 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8001aac:	bf00      	nop
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bc80      	pop	{r7}
 8001ab2:	4770      	bx	lr

08001ab4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001ab8:	4802      	ldr	r0, [pc, #8]	@ (8001ac4 <DMA1_Channel1_IRQHandler+0x10>)
 8001aba:	f001 f803 	bl	8002ac4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001abe:	bf00      	nop
 8001ac0:	bd80      	pop	{r7, pc}
 8001ac2:	bf00      	nop
 8001ac4:	200001c4 	.word	0x200001c4

08001ac8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(INT_TCA_Pin);
 8001acc:	2020      	movs	r0, #32
 8001ace:	f001 fdc7 	bl	8003660 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(DIO0_Pin);
 8001ad2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001ad6:	f001 fdc3 	bl	8003660 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001ada:	bf00      	nop
 8001adc:	bd80      	pop	{r7, pc}
	...

08001ae0 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001ae4:	4802      	ldr	r0, [pc, #8]	@ (8001af0 <I2C1_EV_IRQHandler+0x10>)
 8001ae6:	f002 fb35 	bl	8004154 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8001aea:	bf00      	nop
 8001aec:	bd80      	pop	{r7, pc}
 8001aee:	bf00      	nop
 8001af0:	20000208 	.word	0x20000208

08001af4 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8001af8:	4802      	ldr	r0, [pc, #8]	@ (8001b04 <I2C1_ER_IRQHandler+0x10>)
 8001afa:	f002 fc7e 	bl	80043fa <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8001afe:	bf00      	nop
 8001b00:	bd80      	pop	{r7, pc}
 8001b02:	bf00      	nop
 8001b04:	20000208 	.word	0x20000208

08001b08 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8001b0c:	4802      	ldr	r0, [pc, #8]	@ (8001b18 <I2C2_EV_IRQHandler+0x10>)
 8001b0e:	f002 fb21 	bl	8004154 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 8001b12:	bf00      	nop
 8001b14:	bd80      	pop	{r7, pc}
 8001b16:	bf00      	nop
 8001b18:	2000025c 	.word	0x2000025c

08001b1c <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8001b20:	4802      	ldr	r0, [pc, #8]	@ (8001b2c <SPI2_IRQHandler+0x10>)
 8001b22:	f006 f949 	bl	8007db8 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8001b26:	bf00      	nop
 8001b28:	bd80      	pop	{r7, pc}
 8001b2a:	bf00      	nop
 8001b2c:	200002c4 	.word	0x200002c4

08001b30 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b086      	sub	sp, #24
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b38:	4a14      	ldr	r2, [pc, #80]	@ (8001b8c <_sbrk+0x5c>)
 8001b3a:	4b15      	ldr	r3, [pc, #84]	@ (8001b90 <_sbrk+0x60>)
 8001b3c:	1ad3      	subs	r3, r2, r3
 8001b3e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b40:	697b      	ldr	r3, [r7, #20]
 8001b42:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b44:	4b13      	ldr	r3, [pc, #76]	@ (8001b94 <_sbrk+0x64>)
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d102      	bne.n	8001b52 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b4c:	4b11      	ldr	r3, [pc, #68]	@ (8001b94 <_sbrk+0x64>)
 8001b4e:	4a12      	ldr	r2, [pc, #72]	@ (8001b98 <_sbrk+0x68>)
 8001b50:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b52:	4b10      	ldr	r3, [pc, #64]	@ (8001b94 <_sbrk+0x64>)
 8001b54:	681a      	ldr	r2, [r3, #0]
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	4413      	add	r3, r2
 8001b5a:	693a      	ldr	r2, [r7, #16]
 8001b5c:	429a      	cmp	r2, r3
 8001b5e:	d207      	bcs.n	8001b70 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b60:	f009 f938 	bl	800add4 <__errno>
 8001b64:	4603      	mov	r3, r0
 8001b66:	220c      	movs	r2, #12
 8001b68:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b6a:	f04f 33ff 	mov.w	r3, #4294967295
 8001b6e:	e009      	b.n	8001b84 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b70:	4b08      	ldr	r3, [pc, #32]	@ (8001b94 <_sbrk+0x64>)
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b76:	4b07      	ldr	r3, [pc, #28]	@ (8001b94 <_sbrk+0x64>)
 8001b78:	681a      	ldr	r2, [r3, #0]
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	4413      	add	r3, r2
 8001b7e:	4a05      	ldr	r2, [pc, #20]	@ (8001b94 <_sbrk+0x64>)
 8001b80:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b82:	68fb      	ldr	r3, [r7, #12]
}
 8001b84:	4618      	mov	r0, r3
 8001b86:	3718      	adds	r7, #24
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	bd80      	pop	{r7, pc}
 8001b8c:	20005000 	.word	0x20005000
 8001b90:	00000400 	.word	0x00000400
 8001b94:	2000031c 	.word	0x2000031c
 8001b98:	200009b8 	.word	0x200009b8

08001b9c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ba0:	bf00      	nop
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bc80      	pop	{r7}
 8001ba6:	4770      	bx	lr

08001ba8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001ba8:	f7ff fff8 	bl	8001b9c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001bac:	480b      	ldr	r0, [pc, #44]	@ (8001bdc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001bae:	490c      	ldr	r1, [pc, #48]	@ (8001be0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001bb0:	4a0c      	ldr	r2, [pc, #48]	@ (8001be4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001bb2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001bb4:	e002      	b.n	8001bbc <LoopCopyDataInit>

08001bb6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001bb6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001bb8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001bba:	3304      	adds	r3, #4

08001bbc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001bbc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001bbe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001bc0:	d3f9      	bcc.n	8001bb6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bc2:	4a09      	ldr	r2, [pc, #36]	@ (8001be8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001bc4:	4c09      	ldr	r4, [pc, #36]	@ (8001bec <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001bc6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001bc8:	e001      	b.n	8001bce <LoopFillZerobss>

08001bca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001bca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001bcc:	3204      	adds	r2, #4

08001bce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001bce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001bd0:	d3fb      	bcc.n	8001bca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001bd2:	f009 f905 	bl	800ade0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001bd6:	f7ff facd 	bl	8001174 <main>
  bx lr
 8001bda:	4770      	bx	lr
  ldr r0, =_sdata
 8001bdc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001be0:	20000138 	.word	0x20000138
  ldr r2, =_sidata
 8001be4:	0800e4ac 	.word	0x0800e4ac
  ldr r2, =_sbss
 8001be8:	20000138 	.word	0x20000138
  ldr r4, =_ebss
 8001bec:	200009b8 	.word	0x200009b8

08001bf0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001bf0:	e7fe      	b.n	8001bf0 <ADC1_2_IRQHandler>
	...

08001bf4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001bf8:	4b08      	ldr	r3, [pc, #32]	@ (8001c1c <HAL_Init+0x28>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	4a07      	ldr	r2, [pc, #28]	@ (8001c1c <HAL_Init+0x28>)
 8001bfe:	f043 0310 	orr.w	r3, r3, #16
 8001c02:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c04:	2003      	movs	r0, #3
 8001c06:	f000 fddb 	bl	80027c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c0a:	2002      	movs	r0, #2
 8001c0c:	f000 f808 	bl	8001c20 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c10:	f7ff fd60 	bl	80016d4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c14:	2300      	movs	r3, #0
}
 8001c16:	4618      	mov	r0, r3
 8001c18:	bd80      	pop	{r7, pc}
 8001c1a:	bf00      	nop
 8001c1c:	40022000 	.word	0x40022000

08001c20 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b082      	sub	sp, #8
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c28:	4b12      	ldr	r3, [pc, #72]	@ (8001c74 <HAL_InitTick+0x54>)
 8001c2a:	681a      	ldr	r2, [r3, #0]
 8001c2c:	4b12      	ldr	r3, [pc, #72]	@ (8001c78 <HAL_InitTick+0x58>)
 8001c2e:	781b      	ldrb	r3, [r3, #0]
 8001c30:	4619      	mov	r1, r3
 8001c32:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c36:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c3e:	4618      	mov	r0, r3
 8001c40:	f000 fe01 	bl	8002846 <HAL_SYSTICK_Config>
 8001c44:	4603      	mov	r3, r0
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d001      	beq.n	8001c4e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c4a:	2301      	movs	r3, #1
 8001c4c:	e00e      	b.n	8001c6c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	2b0f      	cmp	r3, #15
 8001c52:	d80a      	bhi.n	8001c6a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c54:	2200      	movs	r2, #0
 8001c56:	6879      	ldr	r1, [r7, #4]
 8001c58:	f04f 30ff 	mov.w	r0, #4294967295
 8001c5c:	f000 fdbb 	bl	80027d6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c60:	4a06      	ldr	r2, [pc, #24]	@ (8001c7c <HAL_InitTick+0x5c>)
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c66:	2300      	movs	r3, #0
 8001c68:	e000      	b.n	8001c6c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c6a:	2301      	movs	r3, #1
}
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	3708      	adds	r7, #8
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bd80      	pop	{r7, pc}
 8001c74:	20000000 	.word	0x20000000
 8001c78:	20000008 	.word	0x20000008
 8001c7c:	20000004 	.word	0x20000004

08001c80 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c80:	b480      	push	{r7}
 8001c82:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c84:	4b05      	ldr	r3, [pc, #20]	@ (8001c9c <HAL_IncTick+0x1c>)
 8001c86:	781b      	ldrb	r3, [r3, #0]
 8001c88:	461a      	mov	r2, r3
 8001c8a:	4b05      	ldr	r3, [pc, #20]	@ (8001ca0 <HAL_IncTick+0x20>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	4413      	add	r3, r2
 8001c90:	4a03      	ldr	r2, [pc, #12]	@ (8001ca0 <HAL_IncTick+0x20>)
 8001c92:	6013      	str	r3, [r2, #0]
}
 8001c94:	bf00      	nop
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bc80      	pop	{r7}
 8001c9a:	4770      	bx	lr
 8001c9c:	20000008 	.word	0x20000008
 8001ca0:	20000320 	.word	0x20000320

08001ca4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	af00      	add	r7, sp, #0
  return uwTick;
 8001ca8:	4b02      	ldr	r3, [pc, #8]	@ (8001cb4 <HAL_GetTick+0x10>)
 8001caa:	681b      	ldr	r3, [r3, #0]
}
 8001cac:	4618      	mov	r0, r3
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bc80      	pop	{r7}
 8001cb2:	4770      	bx	lr
 8001cb4:	20000320 	.word	0x20000320

08001cb8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b084      	sub	sp, #16
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001cc0:	f7ff fff0 	bl	8001ca4 <HAL_GetTick>
 8001cc4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001cd0:	d005      	beq.n	8001cde <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001cd2:	4b0a      	ldr	r3, [pc, #40]	@ (8001cfc <HAL_Delay+0x44>)
 8001cd4:	781b      	ldrb	r3, [r3, #0]
 8001cd6:	461a      	mov	r2, r3
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	4413      	add	r3, r2
 8001cdc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001cde:	bf00      	nop
 8001ce0:	f7ff ffe0 	bl	8001ca4 <HAL_GetTick>
 8001ce4:	4602      	mov	r2, r0
 8001ce6:	68bb      	ldr	r3, [r7, #8]
 8001ce8:	1ad3      	subs	r3, r2, r3
 8001cea:	68fa      	ldr	r2, [r7, #12]
 8001cec:	429a      	cmp	r2, r3
 8001cee:	d8f7      	bhi.n	8001ce0 <HAL_Delay+0x28>
  {
  }
}
 8001cf0:	bf00      	nop
 8001cf2:	bf00      	nop
 8001cf4:	3710      	adds	r7, #16
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bd80      	pop	{r7, pc}
 8001cfa:	bf00      	nop
 8001cfc:	20000008 	.word	0x20000008

08001d00 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b086      	sub	sp, #24
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001d10:	2300      	movs	r3, #0
 8001d12:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001d14:	2300      	movs	r3, #0
 8001d16:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d101      	bne.n	8001d22 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001d1e:	2301      	movs	r3, #1
 8001d20:	e0be      	b.n	8001ea0 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	689b      	ldr	r3, [r3, #8]
 8001d26:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d109      	bne.n	8001d44 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	2200      	movs	r2, #0
 8001d34:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	2200      	movs	r2, #0
 8001d3a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001d3e:	6878      	ldr	r0, [r7, #4]
 8001d40:	f7ff fd0a 	bl	8001758 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001d44:	6878      	ldr	r0, [r7, #4]
 8001d46:	f000 faf5 	bl	8002334 <ADC_ConversionStop_Disable>
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d52:	f003 0310 	and.w	r3, r3, #16
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	f040 8099 	bne.w	8001e8e <HAL_ADC_Init+0x18e>
 8001d5c:	7dfb      	ldrb	r3, [r7, #23]
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	f040 8095 	bne.w	8001e8e <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d68:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001d6c:	f023 0302 	bic.w	r3, r3, #2
 8001d70:	f043 0202 	orr.w	r2, r3, #2
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001d80:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	7b1b      	ldrb	r3, [r3, #12]
 8001d86:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001d88:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001d8a:	68ba      	ldr	r2, [r7, #8]
 8001d8c:	4313      	orrs	r3, r2
 8001d8e:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	689b      	ldr	r3, [r3, #8]
 8001d94:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001d98:	d003      	beq.n	8001da2 <HAL_ADC_Init+0xa2>
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	689b      	ldr	r3, [r3, #8]
 8001d9e:	2b01      	cmp	r3, #1
 8001da0:	d102      	bne.n	8001da8 <HAL_ADC_Init+0xa8>
 8001da2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001da6:	e000      	b.n	8001daa <HAL_ADC_Init+0xaa>
 8001da8:	2300      	movs	r3, #0
 8001daa:	693a      	ldr	r2, [r7, #16]
 8001dac:	4313      	orrs	r3, r2
 8001dae:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	7d1b      	ldrb	r3, [r3, #20]
 8001db4:	2b01      	cmp	r3, #1
 8001db6:	d119      	bne.n	8001dec <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	7b1b      	ldrb	r3, [r3, #12]
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d109      	bne.n	8001dd4 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	699b      	ldr	r3, [r3, #24]
 8001dc4:	3b01      	subs	r3, #1
 8001dc6:	035a      	lsls	r2, r3, #13
 8001dc8:	693b      	ldr	r3, [r7, #16]
 8001dca:	4313      	orrs	r3, r2
 8001dcc:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001dd0:	613b      	str	r3, [r7, #16]
 8001dd2:	e00b      	b.n	8001dec <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dd8:	f043 0220 	orr.w	r2, r3, #32
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001de4:	f043 0201 	orr.w	r2, r3, #1
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	685b      	ldr	r3, [r3, #4]
 8001df2:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	693a      	ldr	r2, [r7, #16]
 8001dfc:	430a      	orrs	r2, r1
 8001dfe:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	689a      	ldr	r2, [r3, #8]
 8001e06:	4b28      	ldr	r3, [pc, #160]	@ (8001ea8 <HAL_ADC_Init+0x1a8>)
 8001e08:	4013      	ands	r3, r2
 8001e0a:	687a      	ldr	r2, [r7, #4]
 8001e0c:	6812      	ldr	r2, [r2, #0]
 8001e0e:	68b9      	ldr	r1, [r7, #8]
 8001e10:	430b      	orrs	r3, r1
 8001e12:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	689b      	ldr	r3, [r3, #8]
 8001e18:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001e1c:	d003      	beq.n	8001e26 <HAL_ADC_Init+0x126>
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	689b      	ldr	r3, [r3, #8]
 8001e22:	2b01      	cmp	r3, #1
 8001e24:	d104      	bne.n	8001e30 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	691b      	ldr	r3, [r3, #16]
 8001e2a:	3b01      	subs	r3, #1
 8001e2c:	051b      	lsls	r3, r3, #20
 8001e2e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e36:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	68fa      	ldr	r2, [r7, #12]
 8001e40:	430a      	orrs	r2, r1
 8001e42:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	689a      	ldr	r2, [r3, #8]
 8001e4a:	4b18      	ldr	r3, [pc, #96]	@ (8001eac <HAL_ADC_Init+0x1ac>)
 8001e4c:	4013      	ands	r3, r2
 8001e4e:	68ba      	ldr	r2, [r7, #8]
 8001e50:	429a      	cmp	r2, r3
 8001e52:	d10b      	bne.n	8001e6c <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	2200      	movs	r2, #0
 8001e58:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e5e:	f023 0303 	bic.w	r3, r3, #3
 8001e62:	f043 0201 	orr.w	r2, r3, #1
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001e6a:	e018      	b.n	8001e9e <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e70:	f023 0312 	bic.w	r3, r3, #18
 8001e74:	f043 0210 	orr.w	r2, r3, #16
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e80:	f043 0201 	orr.w	r2, r3, #1
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001e88:	2301      	movs	r3, #1
 8001e8a:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001e8c:	e007      	b.n	8001e9e <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e92:	f043 0210 	orr.w	r2, r3, #16
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001e9a:	2301      	movs	r3, #1
 8001e9c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001e9e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	3718      	adds	r7, #24
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	bd80      	pop	{r7, pc}
 8001ea8:	ffe1f7fd 	.word	0xffe1f7fd
 8001eac:	ff1f0efe 	.word	0xff1f0efe

08001eb0 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b086      	sub	sp, #24
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	60f8      	str	r0, [r7, #12]
 8001eb8:	60b9      	str	r1, [r7, #8]
 8001eba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	4a64      	ldr	r2, [pc, #400]	@ (8002058 <HAL_ADC_Start_DMA+0x1a8>)
 8001ec6:	4293      	cmp	r3, r2
 8001ec8:	d004      	beq.n	8001ed4 <HAL_ADC_Start_DMA+0x24>
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	4a63      	ldr	r2, [pc, #396]	@ (800205c <HAL_ADC_Start_DMA+0x1ac>)
 8001ed0:	4293      	cmp	r3, r2
 8001ed2:	d106      	bne.n	8001ee2 <HAL_ADC_Start_DMA+0x32>
 8001ed4:	4b60      	ldr	r3, [pc, #384]	@ (8002058 <HAL_ADC_Start_DMA+0x1a8>)
 8001ed6:	685b      	ldr	r3, [r3, #4]
 8001ed8:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	f040 80b3 	bne.w	8002048 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001ee8:	2b01      	cmp	r3, #1
 8001eea:	d101      	bne.n	8001ef0 <HAL_ADC_Start_DMA+0x40>
 8001eec:	2302      	movs	r3, #2
 8001eee:	e0ae      	b.n	800204e <HAL_ADC_Start_DMA+0x19e>
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	2201      	movs	r2, #1
 8001ef4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001ef8:	68f8      	ldr	r0, [r7, #12]
 8001efa:	f000 f9c1 	bl	8002280 <ADC_Enable>
 8001efe:	4603      	mov	r3, r0
 8001f00:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001f02:	7dfb      	ldrb	r3, [r7, #23]
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	f040 809a 	bne.w	800203e <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f0e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001f12:	f023 0301 	bic.w	r3, r3, #1
 8001f16:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	4a4e      	ldr	r2, [pc, #312]	@ (800205c <HAL_ADC_Start_DMA+0x1ac>)
 8001f24:	4293      	cmp	r3, r2
 8001f26:	d105      	bne.n	8001f34 <HAL_ADC_Start_DMA+0x84>
 8001f28:	4b4b      	ldr	r3, [pc, #300]	@ (8002058 <HAL_ADC_Start_DMA+0x1a8>)
 8001f2a:	685b      	ldr	r3, [r3, #4]
 8001f2c:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d115      	bne.n	8001f60 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f38:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	685b      	ldr	r3, [r3, #4]
 8001f46:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d026      	beq.n	8001f9c <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f52:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001f56:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001f5e:	e01d      	b.n	8001f9c <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f64:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	4a39      	ldr	r2, [pc, #228]	@ (8002058 <HAL_ADC_Start_DMA+0x1a8>)
 8001f72:	4293      	cmp	r3, r2
 8001f74:	d004      	beq.n	8001f80 <HAL_ADC_Start_DMA+0xd0>
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	4a38      	ldr	r2, [pc, #224]	@ (800205c <HAL_ADC_Start_DMA+0x1ac>)
 8001f7c:	4293      	cmp	r3, r2
 8001f7e:	d10d      	bne.n	8001f9c <HAL_ADC_Start_DMA+0xec>
 8001f80:	4b35      	ldr	r3, [pc, #212]	@ (8002058 <HAL_ADC_Start_DMA+0x1a8>)
 8001f82:	685b      	ldr	r3, [r3, #4]
 8001f84:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d007      	beq.n	8001f9c <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f90:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001f94:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fa0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d006      	beq.n	8001fb6 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fac:	f023 0206 	bic.w	r2, r3, #6
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001fb4:	e002      	b.n	8001fbc <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	2200      	movs	r2, #0
 8001fba:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	6a1b      	ldr	r3, [r3, #32]
 8001fc8:	4a25      	ldr	r2, [pc, #148]	@ (8002060 <HAL_ADC_Start_DMA+0x1b0>)
 8001fca:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	6a1b      	ldr	r3, [r3, #32]
 8001fd0:	4a24      	ldr	r2, [pc, #144]	@ (8002064 <HAL_ADC_Start_DMA+0x1b4>)
 8001fd2:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	6a1b      	ldr	r3, [r3, #32]
 8001fd8:	4a23      	ldr	r2, [pc, #140]	@ (8002068 <HAL_ADC_Start_DMA+0x1b8>)
 8001fda:	631a      	str	r2, [r3, #48]	@ 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	f06f 0202 	mvn.w	r2, #2
 8001fe4:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	689a      	ldr	r2, [r3, #8]
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001ff4:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	6a18      	ldr	r0, [r3, #32]
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	334c      	adds	r3, #76	@ 0x4c
 8002000:	4619      	mov	r1, r3
 8002002:	68ba      	ldr	r2, [r7, #8]
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	f000 fc85 	bl	8002914 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	689b      	ldr	r3, [r3, #8]
 8002010:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002014:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002018:	d108      	bne.n	800202c <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	689a      	ldr	r2, [r3, #8]
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8002028:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 800202a:	e00f      	b.n	800204c <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	689a      	ldr	r2, [r3, #8]
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 800203a:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 800203c:	e006      	b.n	800204c <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	2200      	movs	r2, #0
 8002042:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    if (tmp_hal_status == HAL_OK)
 8002046:	e001      	b.n	800204c <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002048:	2301      	movs	r3, #1
 800204a:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800204c:	7dfb      	ldrb	r3, [r7, #23]
}
 800204e:	4618      	mov	r0, r3
 8002050:	3718      	adds	r7, #24
 8002052:	46bd      	mov	sp, r7
 8002054:	bd80      	pop	{r7, pc}
 8002056:	bf00      	nop
 8002058:	40012400 	.word	0x40012400
 800205c:	40012800 	.word	0x40012800
 8002060:	080023b7 	.word	0x080023b7
 8002064:	08002433 	.word	0x08002433
 8002068:	0800244f 	.word	0x0800244f

0800206c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800206c:	b480      	push	{r7}
 800206e:	b083      	sub	sp, #12
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002074:	bf00      	nop
 8002076:	370c      	adds	r7, #12
 8002078:	46bd      	mov	sp, r7
 800207a:	bc80      	pop	{r7}
 800207c:	4770      	bx	lr

0800207e <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800207e:	b480      	push	{r7}
 8002080:	b083      	sub	sp, #12
 8002082:	af00      	add	r7, sp, #0
 8002084:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002086:	bf00      	nop
 8002088:	370c      	adds	r7, #12
 800208a:	46bd      	mov	sp, r7
 800208c:	bc80      	pop	{r7}
 800208e:	4770      	bx	lr

08002090 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002090:	b480      	push	{r7}
 8002092:	b085      	sub	sp, #20
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
 8002098:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800209a:	2300      	movs	r3, #0
 800209c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800209e:	2300      	movs	r3, #0
 80020a0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80020a8:	2b01      	cmp	r3, #1
 80020aa:	d101      	bne.n	80020b0 <HAL_ADC_ConfigChannel+0x20>
 80020ac:	2302      	movs	r3, #2
 80020ae:	e0dc      	b.n	800226a <HAL_ADC_ConfigChannel+0x1da>
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	2201      	movs	r2, #1
 80020b4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80020b8:	683b      	ldr	r3, [r7, #0]
 80020ba:	685b      	ldr	r3, [r3, #4]
 80020bc:	2b06      	cmp	r3, #6
 80020be:	d81c      	bhi.n	80020fa <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	685a      	ldr	r2, [r3, #4]
 80020ca:	4613      	mov	r3, r2
 80020cc:	009b      	lsls	r3, r3, #2
 80020ce:	4413      	add	r3, r2
 80020d0:	3b05      	subs	r3, #5
 80020d2:	221f      	movs	r2, #31
 80020d4:	fa02 f303 	lsl.w	r3, r2, r3
 80020d8:	43db      	mvns	r3, r3
 80020da:	4019      	ands	r1, r3
 80020dc:	683b      	ldr	r3, [r7, #0]
 80020de:	6818      	ldr	r0, [r3, #0]
 80020e0:	683b      	ldr	r3, [r7, #0]
 80020e2:	685a      	ldr	r2, [r3, #4]
 80020e4:	4613      	mov	r3, r2
 80020e6:	009b      	lsls	r3, r3, #2
 80020e8:	4413      	add	r3, r2
 80020ea:	3b05      	subs	r3, #5
 80020ec:	fa00 f203 	lsl.w	r2, r0, r3
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	430a      	orrs	r2, r1
 80020f6:	635a      	str	r2, [r3, #52]	@ 0x34
 80020f8:	e03c      	b.n	8002174 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80020fa:	683b      	ldr	r3, [r7, #0]
 80020fc:	685b      	ldr	r3, [r3, #4]
 80020fe:	2b0c      	cmp	r3, #12
 8002100:	d81c      	bhi.n	800213c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002108:	683b      	ldr	r3, [r7, #0]
 800210a:	685a      	ldr	r2, [r3, #4]
 800210c:	4613      	mov	r3, r2
 800210e:	009b      	lsls	r3, r3, #2
 8002110:	4413      	add	r3, r2
 8002112:	3b23      	subs	r3, #35	@ 0x23
 8002114:	221f      	movs	r2, #31
 8002116:	fa02 f303 	lsl.w	r3, r2, r3
 800211a:	43db      	mvns	r3, r3
 800211c:	4019      	ands	r1, r3
 800211e:	683b      	ldr	r3, [r7, #0]
 8002120:	6818      	ldr	r0, [r3, #0]
 8002122:	683b      	ldr	r3, [r7, #0]
 8002124:	685a      	ldr	r2, [r3, #4]
 8002126:	4613      	mov	r3, r2
 8002128:	009b      	lsls	r3, r3, #2
 800212a:	4413      	add	r3, r2
 800212c:	3b23      	subs	r3, #35	@ 0x23
 800212e:	fa00 f203 	lsl.w	r2, r0, r3
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	430a      	orrs	r2, r1
 8002138:	631a      	str	r2, [r3, #48]	@ 0x30
 800213a:	e01b      	b.n	8002174 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002142:	683b      	ldr	r3, [r7, #0]
 8002144:	685a      	ldr	r2, [r3, #4]
 8002146:	4613      	mov	r3, r2
 8002148:	009b      	lsls	r3, r3, #2
 800214a:	4413      	add	r3, r2
 800214c:	3b41      	subs	r3, #65	@ 0x41
 800214e:	221f      	movs	r2, #31
 8002150:	fa02 f303 	lsl.w	r3, r2, r3
 8002154:	43db      	mvns	r3, r3
 8002156:	4019      	ands	r1, r3
 8002158:	683b      	ldr	r3, [r7, #0]
 800215a:	6818      	ldr	r0, [r3, #0]
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	685a      	ldr	r2, [r3, #4]
 8002160:	4613      	mov	r3, r2
 8002162:	009b      	lsls	r3, r3, #2
 8002164:	4413      	add	r3, r2
 8002166:	3b41      	subs	r3, #65	@ 0x41
 8002168:	fa00 f203 	lsl.w	r2, r0, r3
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	430a      	orrs	r2, r1
 8002172:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002174:	683b      	ldr	r3, [r7, #0]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	2b09      	cmp	r3, #9
 800217a:	d91c      	bls.n	80021b6 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	68d9      	ldr	r1, [r3, #12]
 8002182:	683b      	ldr	r3, [r7, #0]
 8002184:	681a      	ldr	r2, [r3, #0]
 8002186:	4613      	mov	r3, r2
 8002188:	005b      	lsls	r3, r3, #1
 800218a:	4413      	add	r3, r2
 800218c:	3b1e      	subs	r3, #30
 800218e:	2207      	movs	r2, #7
 8002190:	fa02 f303 	lsl.w	r3, r2, r3
 8002194:	43db      	mvns	r3, r3
 8002196:	4019      	ands	r1, r3
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	6898      	ldr	r0, [r3, #8]
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	681a      	ldr	r2, [r3, #0]
 80021a0:	4613      	mov	r3, r2
 80021a2:	005b      	lsls	r3, r3, #1
 80021a4:	4413      	add	r3, r2
 80021a6:	3b1e      	subs	r3, #30
 80021a8:	fa00 f203 	lsl.w	r2, r0, r3
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	430a      	orrs	r2, r1
 80021b2:	60da      	str	r2, [r3, #12]
 80021b4:	e019      	b.n	80021ea <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	6919      	ldr	r1, [r3, #16]
 80021bc:	683b      	ldr	r3, [r7, #0]
 80021be:	681a      	ldr	r2, [r3, #0]
 80021c0:	4613      	mov	r3, r2
 80021c2:	005b      	lsls	r3, r3, #1
 80021c4:	4413      	add	r3, r2
 80021c6:	2207      	movs	r2, #7
 80021c8:	fa02 f303 	lsl.w	r3, r2, r3
 80021cc:	43db      	mvns	r3, r3
 80021ce:	4019      	ands	r1, r3
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	6898      	ldr	r0, [r3, #8]
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	681a      	ldr	r2, [r3, #0]
 80021d8:	4613      	mov	r3, r2
 80021da:	005b      	lsls	r3, r3, #1
 80021dc:	4413      	add	r3, r2
 80021de:	fa00 f203 	lsl.w	r2, r0, r3
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	430a      	orrs	r2, r1
 80021e8:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80021ea:	683b      	ldr	r3, [r7, #0]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	2b10      	cmp	r3, #16
 80021f0:	d003      	beq.n	80021fa <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80021f2:	683b      	ldr	r3, [r7, #0]
 80021f4:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80021f6:	2b11      	cmp	r3, #17
 80021f8:	d132      	bne.n	8002260 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	4a1d      	ldr	r2, [pc, #116]	@ (8002274 <HAL_ADC_ConfigChannel+0x1e4>)
 8002200:	4293      	cmp	r3, r2
 8002202:	d125      	bne.n	8002250 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	689b      	ldr	r3, [r3, #8]
 800220a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800220e:	2b00      	cmp	r3, #0
 8002210:	d126      	bne.n	8002260 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	689a      	ldr	r2, [r3, #8]
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8002220:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002222:	683b      	ldr	r3, [r7, #0]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	2b10      	cmp	r3, #16
 8002228:	d11a      	bne.n	8002260 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800222a:	4b13      	ldr	r3, [pc, #76]	@ (8002278 <HAL_ADC_ConfigChannel+0x1e8>)
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	4a13      	ldr	r2, [pc, #76]	@ (800227c <HAL_ADC_ConfigChannel+0x1ec>)
 8002230:	fba2 2303 	umull	r2, r3, r2, r3
 8002234:	0c9a      	lsrs	r2, r3, #18
 8002236:	4613      	mov	r3, r2
 8002238:	009b      	lsls	r3, r3, #2
 800223a:	4413      	add	r3, r2
 800223c:	005b      	lsls	r3, r3, #1
 800223e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002240:	e002      	b.n	8002248 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002242:	68bb      	ldr	r3, [r7, #8]
 8002244:	3b01      	subs	r3, #1
 8002246:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002248:	68bb      	ldr	r3, [r7, #8]
 800224a:	2b00      	cmp	r3, #0
 800224c:	d1f9      	bne.n	8002242 <HAL_ADC_ConfigChannel+0x1b2>
 800224e:	e007      	b.n	8002260 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002254:	f043 0220 	orr.w	r2, r3, #32
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 800225c:	2301      	movs	r3, #1
 800225e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	2200      	movs	r2, #0
 8002264:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002268:	7bfb      	ldrb	r3, [r7, #15]
}
 800226a:	4618      	mov	r0, r3
 800226c:	3714      	adds	r7, #20
 800226e:	46bd      	mov	sp, r7
 8002270:	bc80      	pop	{r7}
 8002272:	4770      	bx	lr
 8002274:	40012400 	.word	0x40012400
 8002278:	20000000 	.word	0x20000000
 800227c:	431bde83 	.word	0x431bde83

08002280 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b084      	sub	sp, #16
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002288:	2300      	movs	r3, #0
 800228a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 800228c:	2300      	movs	r3, #0
 800228e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	689b      	ldr	r3, [r3, #8]
 8002296:	f003 0301 	and.w	r3, r3, #1
 800229a:	2b01      	cmp	r3, #1
 800229c:	d040      	beq.n	8002320 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	689a      	ldr	r2, [r3, #8]
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f042 0201 	orr.w	r2, r2, #1
 80022ac:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80022ae:	4b1f      	ldr	r3, [pc, #124]	@ (800232c <ADC_Enable+0xac>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	4a1f      	ldr	r2, [pc, #124]	@ (8002330 <ADC_Enable+0xb0>)
 80022b4:	fba2 2303 	umull	r2, r3, r2, r3
 80022b8:	0c9b      	lsrs	r3, r3, #18
 80022ba:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80022bc:	e002      	b.n	80022c4 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80022be:	68bb      	ldr	r3, [r7, #8]
 80022c0:	3b01      	subs	r3, #1
 80022c2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80022c4:	68bb      	ldr	r3, [r7, #8]
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d1f9      	bne.n	80022be <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80022ca:	f7ff fceb 	bl	8001ca4 <HAL_GetTick>
 80022ce:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80022d0:	e01f      	b.n	8002312 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80022d2:	f7ff fce7 	bl	8001ca4 <HAL_GetTick>
 80022d6:	4602      	mov	r2, r0
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	1ad3      	subs	r3, r2, r3
 80022dc:	2b02      	cmp	r3, #2
 80022de:	d918      	bls.n	8002312 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	689b      	ldr	r3, [r3, #8]
 80022e6:	f003 0301 	and.w	r3, r3, #1
 80022ea:	2b01      	cmp	r3, #1
 80022ec:	d011      	beq.n	8002312 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022f2:	f043 0210 	orr.w	r2, r3, #16
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022fe:	f043 0201 	orr.w	r2, r3, #1
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	2200      	movs	r2, #0
 800230a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 800230e:	2301      	movs	r3, #1
 8002310:	e007      	b.n	8002322 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	689b      	ldr	r3, [r3, #8]
 8002318:	f003 0301 	and.w	r3, r3, #1
 800231c:	2b01      	cmp	r3, #1
 800231e:	d1d8      	bne.n	80022d2 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002320:	2300      	movs	r3, #0
}
 8002322:	4618      	mov	r0, r3
 8002324:	3710      	adds	r7, #16
 8002326:	46bd      	mov	sp, r7
 8002328:	bd80      	pop	{r7, pc}
 800232a:	bf00      	nop
 800232c:	20000000 	.word	0x20000000
 8002330:	431bde83 	.word	0x431bde83

08002334 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b084      	sub	sp, #16
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800233c:	2300      	movs	r3, #0
 800233e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	689b      	ldr	r3, [r3, #8]
 8002346:	f003 0301 	and.w	r3, r3, #1
 800234a:	2b01      	cmp	r3, #1
 800234c:	d12e      	bne.n	80023ac <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	689a      	ldr	r2, [r3, #8]
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	f022 0201 	bic.w	r2, r2, #1
 800235c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800235e:	f7ff fca1 	bl	8001ca4 <HAL_GetTick>
 8002362:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002364:	e01b      	b.n	800239e <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002366:	f7ff fc9d 	bl	8001ca4 <HAL_GetTick>
 800236a:	4602      	mov	r2, r0
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	1ad3      	subs	r3, r2, r3
 8002370:	2b02      	cmp	r3, #2
 8002372:	d914      	bls.n	800239e <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	689b      	ldr	r3, [r3, #8]
 800237a:	f003 0301 	and.w	r3, r3, #1
 800237e:	2b01      	cmp	r3, #1
 8002380:	d10d      	bne.n	800239e <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002386:	f043 0210 	orr.w	r2, r3, #16
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002392:	f043 0201 	orr.w	r2, r3, #1
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 800239a:	2301      	movs	r3, #1
 800239c:	e007      	b.n	80023ae <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	689b      	ldr	r3, [r3, #8]
 80023a4:	f003 0301 	and.w	r3, r3, #1
 80023a8:	2b01      	cmp	r3, #1
 80023aa:	d0dc      	beq.n	8002366 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80023ac:	2300      	movs	r3, #0
}
 80023ae:	4618      	mov	r0, r3
 80023b0:	3710      	adds	r7, #16
 80023b2:	46bd      	mov	sp, r7
 80023b4:	bd80      	pop	{r7, pc}

080023b6 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80023b6:	b580      	push	{r7, lr}
 80023b8:	b084      	sub	sp, #16
 80023ba:	af00      	add	r7, sp, #0
 80023bc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023c2:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023c8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d127      	bne.n	8002420 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023d4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	689b      	ldr	r3, [r3, #8]
 80023e2:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80023e6:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80023ea:	d115      	bne.n	8002418 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d111      	bne.n	8002418 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023f8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	629a      	str	r2, [r3, #40]	@ 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002404:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002408:	2b00      	cmp	r3, #0
 800240a:	d105      	bne.n	8002418 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002410:	f043 0201 	orr.w	r2, r3, #1
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002418:	68f8      	ldr	r0, [r7, #12]
 800241a:	f7fe fe4b 	bl	80010b4 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 800241e:	e004      	b.n	800242a <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	6a1b      	ldr	r3, [r3, #32]
 8002424:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002426:	6878      	ldr	r0, [r7, #4]
 8002428:	4798      	blx	r3
}
 800242a:	bf00      	nop
 800242c:	3710      	adds	r7, #16
 800242e:	46bd      	mov	sp, r7
 8002430:	bd80      	pop	{r7, pc}

08002432 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002432:	b580      	push	{r7, lr}
 8002434:	b084      	sub	sp, #16
 8002436:	af00      	add	r7, sp, #0
 8002438:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800243e:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002440:	68f8      	ldr	r0, [r7, #12]
 8002442:	f7ff fe13 	bl	800206c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002446:	bf00      	nop
 8002448:	3710      	adds	r7, #16
 800244a:	46bd      	mov	sp, r7
 800244c:	bd80      	pop	{r7, pc}

0800244e <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800244e:	b580      	push	{r7, lr}
 8002450:	b084      	sub	sp, #16
 8002452:	af00      	add	r7, sp, #0
 8002454:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800245a:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002460:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800246c:	f043 0204 	orr.w	r2, r3, #4
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002474:	68f8      	ldr	r0, [r7, #12]
 8002476:	f7ff fe02 	bl	800207e <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800247a:	bf00      	nop
 800247c:	3710      	adds	r7, #16
 800247e:	46bd      	mov	sp, r7
 8002480:	bd80      	pop	{r7, pc}
	...

08002484 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8002484:	b590      	push	{r4, r7, lr}
 8002486:	b087      	sub	sp, #28
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800248c:	2300      	movs	r3, #0
 800248e:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8002490:	2300      	movs	r3, #0
 8002492:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800249a:	2b01      	cmp	r3, #1
 800249c:	d101      	bne.n	80024a2 <HAL_ADCEx_Calibration_Start+0x1e>
 800249e:	2302      	movs	r3, #2
 80024a0:	e097      	b.n	80025d2 <HAL_ADCEx_Calibration_Start+0x14e>
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	2201      	movs	r2, #1
 80024a6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80024aa:	6878      	ldr	r0, [r7, #4]
 80024ac:	f7ff ff42 	bl	8002334 <ADC_ConversionStop_Disable>
 80024b0:	4603      	mov	r3, r0
 80024b2:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 80024b4:	6878      	ldr	r0, [r7, #4]
 80024b6:	f7ff fee3 	bl	8002280 <ADC_Enable>
 80024ba:	4603      	mov	r3, r0
 80024bc:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 80024be:	7dfb      	ldrb	r3, [r7, #23]
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	f040 8081 	bne.w	80025c8 <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024ca:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80024ce:	f023 0302 	bic.w	r3, r3, #2
 80024d2:	f043 0202 	orr.w	r2, r3, #2
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80024da:	4b40      	ldr	r3, [pc, #256]	@ (80025dc <HAL_ADCEx_Calibration_Start+0x158>)
 80024dc:	681c      	ldr	r4, [r3, #0]
 80024de:	2002      	movs	r0, #2
 80024e0:	f004 fb66 	bl	8006bb0 <HAL_RCCEx_GetPeriphCLKFreq>
 80024e4:	4603      	mov	r3, r0
 80024e6:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 80024ea:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 80024ec:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 80024ee:	e002      	b.n	80024f6 <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	3b01      	subs	r3, #1
 80024f4:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d1f9      	bne.n	80024f0 <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	689a      	ldr	r2, [r3, #8]
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f042 0208 	orr.w	r2, r2, #8
 800250a:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 800250c:	f7ff fbca 	bl	8001ca4 <HAL_GetTick>
 8002510:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002512:	e01b      	b.n	800254c <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002514:	f7ff fbc6 	bl	8001ca4 <HAL_GetTick>
 8002518:	4602      	mov	r2, r0
 800251a:	693b      	ldr	r3, [r7, #16]
 800251c:	1ad3      	subs	r3, r2, r3
 800251e:	2b0a      	cmp	r3, #10
 8002520:	d914      	bls.n	800254c <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	689b      	ldr	r3, [r3, #8]
 8002528:	f003 0308 	and.w	r3, r3, #8
 800252c:	2b00      	cmp	r3, #0
 800252e:	d00d      	beq.n	800254c <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002534:	f023 0312 	bic.w	r3, r3, #18
 8002538:	f043 0210 	orr.w	r2, r3, #16
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	2200      	movs	r2, #0
 8002544:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002548:	2301      	movs	r3, #1
 800254a:	e042      	b.n	80025d2 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	689b      	ldr	r3, [r3, #8]
 8002552:	f003 0308 	and.w	r3, r3, #8
 8002556:	2b00      	cmp	r3, #0
 8002558:	d1dc      	bne.n	8002514 <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	689a      	ldr	r2, [r3, #8]
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	f042 0204 	orr.w	r2, r2, #4
 8002568:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 800256a:	f7ff fb9b 	bl	8001ca4 <HAL_GetTick>
 800256e:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002570:	e01b      	b.n	80025aa <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002572:	f7ff fb97 	bl	8001ca4 <HAL_GetTick>
 8002576:	4602      	mov	r2, r0
 8002578:	693b      	ldr	r3, [r7, #16]
 800257a:	1ad3      	subs	r3, r2, r3
 800257c:	2b0a      	cmp	r3, #10
 800257e:	d914      	bls.n	80025aa <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	689b      	ldr	r3, [r3, #8]
 8002586:	f003 0304 	and.w	r3, r3, #4
 800258a:	2b00      	cmp	r3, #0
 800258c:	d00d      	beq.n	80025aa <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002592:	f023 0312 	bic.w	r3, r3, #18
 8002596:	f043 0210 	orr.w	r2, r3, #16
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	2200      	movs	r2, #0
 80025a2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 80025a6:	2301      	movs	r3, #1
 80025a8:	e013      	b.n	80025d2 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	689b      	ldr	r3, [r3, #8]
 80025b0:	f003 0304 	and.w	r3, r3, #4
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d1dc      	bne.n	8002572 <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025bc:	f023 0303 	bic.w	r3, r3, #3
 80025c0:	f043 0201 	orr.w	r2, r3, #1
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	2200      	movs	r2, #0
 80025cc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80025d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80025d2:	4618      	mov	r0, r3
 80025d4:	371c      	adds	r7, #28
 80025d6:	46bd      	mov	sp, r7
 80025d8:	bd90      	pop	{r4, r7, pc}
 80025da:	bf00      	nop
 80025dc:	20000000 	.word	0x20000000

080025e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025e0:	b480      	push	{r7}
 80025e2:	b085      	sub	sp, #20
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	f003 0307 	and.w	r3, r3, #7
 80025ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025f0:	4b0c      	ldr	r3, [pc, #48]	@ (8002624 <__NVIC_SetPriorityGrouping+0x44>)
 80025f2:	68db      	ldr	r3, [r3, #12]
 80025f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80025f6:	68ba      	ldr	r2, [r7, #8]
 80025f8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80025fc:	4013      	ands	r3, r2
 80025fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002604:	68bb      	ldr	r3, [r7, #8]
 8002606:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002608:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800260c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002610:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002612:	4a04      	ldr	r2, [pc, #16]	@ (8002624 <__NVIC_SetPriorityGrouping+0x44>)
 8002614:	68bb      	ldr	r3, [r7, #8]
 8002616:	60d3      	str	r3, [r2, #12]
}
 8002618:	bf00      	nop
 800261a:	3714      	adds	r7, #20
 800261c:	46bd      	mov	sp, r7
 800261e:	bc80      	pop	{r7}
 8002620:	4770      	bx	lr
 8002622:	bf00      	nop
 8002624:	e000ed00 	.word	0xe000ed00

08002628 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002628:	b480      	push	{r7}
 800262a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800262c:	4b04      	ldr	r3, [pc, #16]	@ (8002640 <__NVIC_GetPriorityGrouping+0x18>)
 800262e:	68db      	ldr	r3, [r3, #12]
 8002630:	0a1b      	lsrs	r3, r3, #8
 8002632:	f003 0307 	and.w	r3, r3, #7
}
 8002636:	4618      	mov	r0, r3
 8002638:	46bd      	mov	sp, r7
 800263a:	bc80      	pop	{r7}
 800263c:	4770      	bx	lr
 800263e:	bf00      	nop
 8002640:	e000ed00 	.word	0xe000ed00

08002644 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002644:	b480      	push	{r7}
 8002646:	b083      	sub	sp, #12
 8002648:	af00      	add	r7, sp, #0
 800264a:	4603      	mov	r3, r0
 800264c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800264e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002652:	2b00      	cmp	r3, #0
 8002654:	db0b      	blt.n	800266e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002656:	79fb      	ldrb	r3, [r7, #7]
 8002658:	f003 021f 	and.w	r2, r3, #31
 800265c:	4906      	ldr	r1, [pc, #24]	@ (8002678 <__NVIC_EnableIRQ+0x34>)
 800265e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002662:	095b      	lsrs	r3, r3, #5
 8002664:	2001      	movs	r0, #1
 8002666:	fa00 f202 	lsl.w	r2, r0, r2
 800266a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800266e:	bf00      	nop
 8002670:	370c      	adds	r7, #12
 8002672:	46bd      	mov	sp, r7
 8002674:	bc80      	pop	{r7}
 8002676:	4770      	bx	lr
 8002678:	e000e100 	.word	0xe000e100

0800267c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800267c:	b480      	push	{r7}
 800267e:	b083      	sub	sp, #12
 8002680:	af00      	add	r7, sp, #0
 8002682:	4603      	mov	r3, r0
 8002684:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002686:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800268a:	2b00      	cmp	r3, #0
 800268c:	db12      	blt.n	80026b4 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800268e:	79fb      	ldrb	r3, [r7, #7]
 8002690:	f003 021f 	and.w	r2, r3, #31
 8002694:	490a      	ldr	r1, [pc, #40]	@ (80026c0 <__NVIC_DisableIRQ+0x44>)
 8002696:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800269a:	095b      	lsrs	r3, r3, #5
 800269c:	2001      	movs	r0, #1
 800269e:	fa00 f202 	lsl.w	r2, r0, r2
 80026a2:	3320      	adds	r3, #32
 80026a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80026a8:	f3bf 8f4f 	dsb	sy
}
 80026ac:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80026ae:	f3bf 8f6f 	isb	sy
}
 80026b2:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80026b4:	bf00      	nop
 80026b6:	370c      	adds	r7, #12
 80026b8:	46bd      	mov	sp, r7
 80026ba:	bc80      	pop	{r7}
 80026bc:	4770      	bx	lr
 80026be:	bf00      	nop
 80026c0:	e000e100 	.word	0xe000e100

080026c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80026c4:	b480      	push	{r7}
 80026c6:	b083      	sub	sp, #12
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	4603      	mov	r3, r0
 80026cc:	6039      	str	r1, [r7, #0]
 80026ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	db0a      	blt.n	80026ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	b2da      	uxtb	r2, r3
 80026dc:	490c      	ldr	r1, [pc, #48]	@ (8002710 <__NVIC_SetPriority+0x4c>)
 80026de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026e2:	0112      	lsls	r2, r2, #4
 80026e4:	b2d2      	uxtb	r2, r2
 80026e6:	440b      	add	r3, r1
 80026e8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80026ec:	e00a      	b.n	8002704 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026ee:	683b      	ldr	r3, [r7, #0]
 80026f0:	b2da      	uxtb	r2, r3
 80026f2:	4908      	ldr	r1, [pc, #32]	@ (8002714 <__NVIC_SetPriority+0x50>)
 80026f4:	79fb      	ldrb	r3, [r7, #7]
 80026f6:	f003 030f 	and.w	r3, r3, #15
 80026fa:	3b04      	subs	r3, #4
 80026fc:	0112      	lsls	r2, r2, #4
 80026fe:	b2d2      	uxtb	r2, r2
 8002700:	440b      	add	r3, r1
 8002702:	761a      	strb	r2, [r3, #24]
}
 8002704:	bf00      	nop
 8002706:	370c      	adds	r7, #12
 8002708:	46bd      	mov	sp, r7
 800270a:	bc80      	pop	{r7}
 800270c:	4770      	bx	lr
 800270e:	bf00      	nop
 8002710:	e000e100 	.word	0xe000e100
 8002714:	e000ed00 	.word	0xe000ed00

08002718 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002718:	b480      	push	{r7}
 800271a:	b089      	sub	sp, #36	@ 0x24
 800271c:	af00      	add	r7, sp, #0
 800271e:	60f8      	str	r0, [r7, #12]
 8002720:	60b9      	str	r1, [r7, #8]
 8002722:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	f003 0307 	and.w	r3, r3, #7
 800272a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800272c:	69fb      	ldr	r3, [r7, #28]
 800272e:	f1c3 0307 	rsb	r3, r3, #7
 8002732:	2b04      	cmp	r3, #4
 8002734:	bf28      	it	cs
 8002736:	2304      	movcs	r3, #4
 8002738:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800273a:	69fb      	ldr	r3, [r7, #28]
 800273c:	3304      	adds	r3, #4
 800273e:	2b06      	cmp	r3, #6
 8002740:	d902      	bls.n	8002748 <NVIC_EncodePriority+0x30>
 8002742:	69fb      	ldr	r3, [r7, #28]
 8002744:	3b03      	subs	r3, #3
 8002746:	e000      	b.n	800274a <NVIC_EncodePriority+0x32>
 8002748:	2300      	movs	r3, #0
 800274a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800274c:	f04f 32ff 	mov.w	r2, #4294967295
 8002750:	69bb      	ldr	r3, [r7, #24]
 8002752:	fa02 f303 	lsl.w	r3, r2, r3
 8002756:	43da      	mvns	r2, r3
 8002758:	68bb      	ldr	r3, [r7, #8]
 800275a:	401a      	ands	r2, r3
 800275c:	697b      	ldr	r3, [r7, #20]
 800275e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002760:	f04f 31ff 	mov.w	r1, #4294967295
 8002764:	697b      	ldr	r3, [r7, #20]
 8002766:	fa01 f303 	lsl.w	r3, r1, r3
 800276a:	43d9      	mvns	r1, r3
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002770:	4313      	orrs	r3, r2
         );
}
 8002772:	4618      	mov	r0, r3
 8002774:	3724      	adds	r7, #36	@ 0x24
 8002776:	46bd      	mov	sp, r7
 8002778:	bc80      	pop	{r7}
 800277a:	4770      	bx	lr

0800277c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	b082      	sub	sp, #8
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	3b01      	subs	r3, #1
 8002788:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800278c:	d301      	bcc.n	8002792 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800278e:	2301      	movs	r3, #1
 8002790:	e00f      	b.n	80027b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002792:	4a0a      	ldr	r2, [pc, #40]	@ (80027bc <SysTick_Config+0x40>)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	3b01      	subs	r3, #1
 8002798:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800279a:	210f      	movs	r1, #15
 800279c:	f04f 30ff 	mov.w	r0, #4294967295
 80027a0:	f7ff ff90 	bl	80026c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80027a4:	4b05      	ldr	r3, [pc, #20]	@ (80027bc <SysTick_Config+0x40>)
 80027a6:	2200      	movs	r2, #0
 80027a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80027aa:	4b04      	ldr	r3, [pc, #16]	@ (80027bc <SysTick_Config+0x40>)
 80027ac:	2207      	movs	r2, #7
 80027ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80027b0:	2300      	movs	r3, #0
}
 80027b2:	4618      	mov	r0, r3
 80027b4:	3708      	adds	r7, #8
 80027b6:	46bd      	mov	sp, r7
 80027b8:	bd80      	pop	{r7, pc}
 80027ba:	bf00      	nop
 80027bc:	e000e010 	.word	0xe000e010

080027c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	b082      	sub	sp, #8
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80027c8:	6878      	ldr	r0, [r7, #4]
 80027ca:	f7ff ff09 	bl	80025e0 <__NVIC_SetPriorityGrouping>
}
 80027ce:	bf00      	nop
 80027d0:	3708      	adds	r7, #8
 80027d2:	46bd      	mov	sp, r7
 80027d4:	bd80      	pop	{r7, pc}

080027d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80027d6:	b580      	push	{r7, lr}
 80027d8:	b086      	sub	sp, #24
 80027da:	af00      	add	r7, sp, #0
 80027dc:	4603      	mov	r3, r0
 80027de:	60b9      	str	r1, [r7, #8]
 80027e0:	607a      	str	r2, [r7, #4]
 80027e2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80027e4:	2300      	movs	r3, #0
 80027e6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80027e8:	f7ff ff1e 	bl	8002628 <__NVIC_GetPriorityGrouping>
 80027ec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80027ee:	687a      	ldr	r2, [r7, #4]
 80027f0:	68b9      	ldr	r1, [r7, #8]
 80027f2:	6978      	ldr	r0, [r7, #20]
 80027f4:	f7ff ff90 	bl	8002718 <NVIC_EncodePriority>
 80027f8:	4602      	mov	r2, r0
 80027fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027fe:	4611      	mov	r1, r2
 8002800:	4618      	mov	r0, r3
 8002802:	f7ff ff5f 	bl	80026c4 <__NVIC_SetPriority>
}
 8002806:	bf00      	nop
 8002808:	3718      	adds	r7, #24
 800280a:	46bd      	mov	sp, r7
 800280c:	bd80      	pop	{r7, pc}

0800280e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800280e:	b580      	push	{r7, lr}
 8002810:	b082      	sub	sp, #8
 8002812:	af00      	add	r7, sp, #0
 8002814:	4603      	mov	r3, r0
 8002816:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002818:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800281c:	4618      	mov	r0, r3
 800281e:	f7ff ff11 	bl	8002644 <__NVIC_EnableIRQ>
}
 8002822:	bf00      	nop
 8002824:	3708      	adds	r7, #8
 8002826:	46bd      	mov	sp, r7
 8002828:	bd80      	pop	{r7, pc}

0800282a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))  
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800282a:	b580      	push	{r7, lr}
 800282c:	b082      	sub	sp, #8
 800282e:	af00      	add	r7, sp, #0
 8002830:	4603      	mov	r3, r0
 8002832:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8002834:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002838:	4618      	mov	r0, r3
 800283a:	f7ff ff1f 	bl	800267c <__NVIC_DisableIRQ>
}
 800283e:	bf00      	nop
 8002840:	3708      	adds	r7, #8
 8002842:	46bd      	mov	sp, r7
 8002844:	bd80      	pop	{r7, pc}

08002846 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002846:	b580      	push	{r7, lr}
 8002848:	b082      	sub	sp, #8
 800284a:	af00      	add	r7, sp, #0
 800284c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800284e:	6878      	ldr	r0, [r7, #4]
 8002850:	f7ff ff94 	bl	800277c <SysTick_Config>
 8002854:	4603      	mov	r3, r0
}
 8002856:	4618      	mov	r0, r3
 8002858:	3708      	adds	r7, #8
 800285a:	46bd      	mov	sp, r7
 800285c:	bd80      	pop	{r7, pc}
	...

08002860 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002860:	b480      	push	{r7}
 8002862:	b085      	sub	sp, #20
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002868:	2300      	movs	r3, #0
 800286a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	2b00      	cmp	r3, #0
 8002870:	d101      	bne.n	8002876 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002872:	2301      	movs	r3, #1
 8002874:	e043      	b.n	80028fe <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	461a      	mov	r2, r3
 800287c:	4b22      	ldr	r3, [pc, #136]	@ (8002908 <HAL_DMA_Init+0xa8>)
 800287e:	4413      	add	r3, r2
 8002880:	4a22      	ldr	r2, [pc, #136]	@ (800290c <HAL_DMA_Init+0xac>)
 8002882:	fba2 2303 	umull	r2, r3, r2, r3
 8002886:	091b      	lsrs	r3, r3, #4
 8002888:	009a      	lsls	r2, r3, #2
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	4a1f      	ldr	r2, [pc, #124]	@ (8002910 <HAL_DMA_Init+0xb0>)
 8002892:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	2202      	movs	r2, #2
 8002898:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80028aa:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80028ae:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80028b8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	68db      	ldr	r3, [r3, #12]
 80028be:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028c4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	695b      	ldr	r3, [r3, #20]
 80028ca:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028d0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	69db      	ldr	r3, [r3, #28]
 80028d6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80028d8:	68fa      	ldr	r2, [r7, #12]
 80028da:	4313      	orrs	r3, r2
 80028dc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	68fa      	ldr	r2, [r7, #12]
 80028e4:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	2200      	movs	r2, #0
 80028ea:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2201      	movs	r2, #1
 80028f0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	2200      	movs	r2, #0
 80028f8:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80028fc:	2300      	movs	r3, #0
}
 80028fe:	4618      	mov	r0, r3
 8002900:	3714      	adds	r7, #20
 8002902:	46bd      	mov	sp, r7
 8002904:	bc80      	pop	{r7}
 8002906:	4770      	bx	lr
 8002908:	bffdfff8 	.word	0xbffdfff8
 800290c:	cccccccd 	.word	0xcccccccd
 8002910:	40020000 	.word	0x40020000

08002914 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	b086      	sub	sp, #24
 8002918:	af00      	add	r7, sp, #0
 800291a:	60f8      	str	r0, [r7, #12]
 800291c:	60b9      	str	r1, [r7, #8]
 800291e:	607a      	str	r2, [r7, #4]
 8002920:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002922:	2300      	movs	r3, #0
 8002924:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	f893 3020 	ldrb.w	r3, [r3, #32]
 800292c:	2b01      	cmp	r3, #1
 800292e:	d101      	bne.n	8002934 <HAL_DMA_Start_IT+0x20>
 8002930:	2302      	movs	r3, #2
 8002932:	e04b      	b.n	80029cc <HAL_DMA_Start_IT+0xb8>
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	2201      	movs	r2, #1
 8002938:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002942:	b2db      	uxtb	r3, r3
 8002944:	2b01      	cmp	r3, #1
 8002946:	d13a      	bne.n	80029be <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	2202      	movs	r2, #2
 800294c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	2200      	movs	r2, #0
 8002954:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	681a      	ldr	r2, [r3, #0]
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f022 0201 	bic.w	r2, r2, #1
 8002964:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002966:	683b      	ldr	r3, [r7, #0]
 8002968:	687a      	ldr	r2, [r7, #4]
 800296a:	68b9      	ldr	r1, [r7, #8]
 800296c:	68f8      	ldr	r0, [r7, #12]
 800296e:	f000 f9bc 	bl	8002cea <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002976:	2b00      	cmp	r3, #0
 8002978:	d008      	beq.n	800298c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	681a      	ldr	r2, [r3, #0]
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f042 020e 	orr.w	r2, r2, #14
 8002988:	601a      	str	r2, [r3, #0]
 800298a:	e00f      	b.n	80029ac <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	681a      	ldr	r2, [r3, #0]
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f022 0204 	bic.w	r2, r2, #4
 800299a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	681a      	ldr	r2, [r3, #0]
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f042 020a 	orr.w	r2, r2, #10
 80029aa:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	681a      	ldr	r2, [r3, #0]
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f042 0201 	orr.w	r2, r2, #1
 80029ba:	601a      	str	r2, [r3, #0]
 80029bc:	e005      	b.n	80029ca <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	2200      	movs	r2, #0
 80029c2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80029c6:	2302      	movs	r3, #2
 80029c8:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80029ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80029cc:	4618      	mov	r0, r3
 80029ce:	3718      	adds	r7, #24
 80029d0:	46bd      	mov	sp, r7
 80029d2:	bd80      	pop	{r7, pc}

080029d4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b084      	sub	sp, #16
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80029dc:	2300      	movs	r3, #0
 80029de:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80029e6:	b2db      	uxtb	r3, r3
 80029e8:	2b02      	cmp	r3, #2
 80029ea:	d005      	beq.n	80029f8 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2204      	movs	r2, #4
 80029f0:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 80029f2:	2301      	movs	r3, #1
 80029f4:	73fb      	strb	r3, [r7, #15]
 80029f6:	e051      	b.n	8002a9c <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	681a      	ldr	r2, [r3, #0]
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f022 020e 	bic.w	r2, r2, #14
 8002a06:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	681a      	ldr	r2, [r3, #0]
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f022 0201 	bic.w	r2, r2, #1
 8002a16:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	4a22      	ldr	r2, [pc, #136]	@ (8002aa8 <HAL_DMA_Abort_IT+0xd4>)
 8002a1e:	4293      	cmp	r3, r2
 8002a20:	d029      	beq.n	8002a76 <HAL_DMA_Abort_IT+0xa2>
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	4a21      	ldr	r2, [pc, #132]	@ (8002aac <HAL_DMA_Abort_IT+0xd8>)
 8002a28:	4293      	cmp	r3, r2
 8002a2a:	d022      	beq.n	8002a72 <HAL_DMA_Abort_IT+0x9e>
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	4a1f      	ldr	r2, [pc, #124]	@ (8002ab0 <HAL_DMA_Abort_IT+0xdc>)
 8002a32:	4293      	cmp	r3, r2
 8002a34:	d01a      	beq.n	8002a6c <HAL_DMA_Abort_IT+0x98>
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	4a1e      	ldr	r2, [pc, #120]	@ (8002ab4 <HAL_DMA_Abort_IT+0xe0>)
 8002a3c:	4293      	cmp	r3, r2
 8002a3e:	d012      	beq.n	8002a66 <HAL_DMA_Abort_IT+0x92>
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	4a1c      	ldr	r2, [pc, #112]	@ (8002ab8 <HAL_DMA_Abort_IT+0xe4>)
 8002a46:	4293      	cmp	r3, r2
 8002a48:	d00a      	beq.n	8002a60 <HAL_DMA_Abort_IT+0x8c>
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	4a1b      	ldr	r2, [pc, #108]	@ (8002abc <HAL_DMA_Abort_IT+0xe8>)
 8002a50:	4293      	cmp	r3, r2
 8002a52:	d102      	bne.n	8002a5a <HAL_DMA_Abort_IT+0x86>
 8002a54:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002a58:	e00e      	b.n	8002a78 <HAL_DMA_Abort_IT+0xa4>
 8002a5a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002a5e:	e00b      	b.n	8002a78 <HAL_DMA_Abort_IT+0xa4>
 8002a60:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002a64:	e008      	b.n	8002a78 <HAL_DMA_Abort_IT+0xa4>
 8002a66:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002a6a:	e005      	b.n	8002a78 <HAL_DMA_Abort_IT+0xa4>
 8002a6c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002a70:	e002      	b.n	8002a78 <HAL_DMA_Abort_IT+0xa4>
 8002a72:	2310      	movs	r3, #16
 8002a74:	e000      	b.n	8002a78 <HAL_DMA_Abort_IT+0xa4>
 8002a76:	2301      	movs	r3, #1
 8002a78:	4a11      	ldr	r2, [pc, #68]	@ (8002ac0 <HAL_DMA_Abort_IT+0xec>)
 8002a7a:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	2201      	movs	r2, #1
 8002a80:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2200      	movs	r2, #0
 8002a88:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d003      	beq.n	8002a9c <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a98:	6878      	ldr	r0, [r7, #4]
 8002a9a:	4798      	blx	r3
    } 
  }
  return status;
 8002a9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	3710      	adds	r7, #16
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	bd80      	pop	{r7, pc}
 8002aa6:	bf00      	nop
 8002aa8:	40020008 	.word	0x40020008
 8002aac:	4002001c 	.word	0x4002001c
 8002ab0:	40020030 	.word	0x40020030
 8002ab4:	40020044 	.word	0x40020044
 8002ab8:	40020058 	.word	0x40020058
 8002abc:	4002006c 	.word	0x4002006c
 8002ac0:	40020000 	.word	0x40020000

08002ac4 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b084      	sub	sp, #16
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ae0:	2204      	movs	r2, #4
 8002ae2:	409a      	lsls	r2, r3
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	4013      	ands	r3, r2
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d04f      	beq.n	8002b8c <HAL_DMA_IRQHandler+0xc8>
 8002aec:	68bb      	ldr	r3, [r7, #8]
 8002aee:	f003 0304 	and.w	r3, r3, #4
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d04a      	beq.n	8002b8c <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f003 0320 	and.w	r3, r3, #32
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d107      	bne.n	8002b14 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	681a      	ldr	r2, [r3, #0]
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f022 0204 	bic.w	r2, r2, #4
 8002b12:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4a66      	ldr	r2, [pc, #408]	@ (8002cb4 <HAL_DMA_IRQHandler+0x1f0>)
 8002b1a:	4293      	cmp	r3, r2
 8002b1c:	d029      	beq.n	8002b72 <HAL_DMA_IRQHandler+0xae>
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	4a65      	ldr	r2, [pc, #404]	@ (8002cb8 <HAL_DMA_IRQHandler+0x1f4>)
 8002b24:	4293      	cmp	r3, r2
 8002b26:	d022      	beq.n	8002b6e <HAL_DMA_IRQHandler+0xaa>
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	4a63      	ldr	r2, [pc, #396]	@ (8002cbc <HAL_DMA_IRQHandler+0x1f8>)
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	d01a      	beq.n	8002b68 <HAL_DMA_IRQHandler+0xa4>
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	4a62      	ldr	r2, [pc, #392]	@ (8002cc0 <HAL_DMA_IRQHandler+0x1fc>)
 8002b38:	4293      	cmp	r3, r2
 8002b3a:	d012      	beq.n	8002b62 <HAL_DMA_IRQHandler+0x9e>
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	4a60      	ldr	r2, [pc, #384]	@ (8002cc4 <HAL_DMA_IRQHandler+0x200>)
 8002b42:	4293      	cmp	r3, r2
 8002b44:	d00a      	beq.n	8002b5c <HAL_DMA_IRQHandler+0x98>
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	4a5f      	ldr	r2, [pc, #380]	@ (8002cc8 <HAL_DMA_IRQHandler+0x204>)
 8002b4c:	4293      	cmp	r3, r2
 8002b4e:	d102      	bne.n	8002b56 <HAL_DMA_IRQHandler+0x92>
 8002b50:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002b54:	e00e      	b.n	8002b74 <HAL_DMA_IRQHandler+0xb0>
 8002b56:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8002b5a:	e00b      	b.n	8002b74 <HAL_DMA_IRQHandler+0xb0>
 8002b5c:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8002b60:	e008      	b.n	8002b74 <HAL_DMA_IRQHandler+0xb0>
 8002b62:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002b66:	e005      	b.n	8002b74 <HAL_DMA_IRQHandler+0xb0>
 8002b68:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002b6c:	e002      	b.n	8002b74 <HAL_DMA_IRQHandler+0xb0>
 8002b6e:	2340      	movs	r3, #64	@ 0x40
 8002b70:	e000      	b.n	8002b74 <HAL_DMA_IRQHandler+0xb0>
 8002b72:	2304      	movs	r3, #4
 8002b74:	4a55      	ldr	r2, [pc, #340]	@ (8002ccc <HAL_DMA_IRQHandler+0x208>)
 8002b76:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	f000 8094 	beq.w	8002caa <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b86:	6878      	ldr	r0, [r7, #4]
 8002b88:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002b8a:	e08e      	b.n	8002caa <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b90:	2202      	movs	r2, #2
 8002b92:	409a      	lsls	r2, r3
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	4013      	ands	r3, r2
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d056      	beq.n	8002c4a <HAL_DMA_IRQHandler+0x186>
 8002b9c:	68bb      	ldr	r3, [r7, #8]
 8002b9e:	f003 0302 	and.w	r3, r3, #2
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d051      	beq.n	8002c4a <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f003 0320 	and.w	r3, r3, #32
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d10b      	bne.n	8002bcc <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	681a      	ldr	r2, [r3, #0]
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f022 020a 	bic.w	r2, r2, #10
 8002bc2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	2201      	movs	r2, #1
 8002bc8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	4a38      	ldr	r2, [pc, #224]	@ (8002cb4 <HAL_DMA_IRQHandler+0x1f0>)
 8002bd2:	4293      	cmp	r3, r2
 8002bd4:	d029      	beq.n	8002c2a <HAL_DMA_IRQHandler+0x166>
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	4a37      	ldr	r2, [pc, #220]	@ (8002cb8 <HAL_DMA_IRQHandler+0x1f4>)
 8002bdc:	4293      	cmp	r3, r2
 8002bde:	d022      	beq.n	8002c26 <HAL_DMA_IRQHandler+0x162>
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	4a35      	ldr	r2, [pc, #212]	@ (8002cbc <HAL_DMA_IRQHandler+0x1f8>)
 8002be6:	4293      	cmp	r3, r2
 8002be8:	d01a      	beq.n	8002c20 <HAL_DMA_IRQHandler+0x15c>
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	4a34      	ldr	r2, [pc, #208]	@ (8002cc0 <HAL_DMA_IRQHandler+0x1fc>)
 8002bf0:	4293      	cmp	r3, r2
 8002bf2:	d012      	beq.n	8002c1a <HAL_DMA_IRQHandler+0x156>
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	4a32      	ldr	r2, [pc, #200]	@ (8002cc4 <HAL_DMA_IRQHandler+0x200>)
 8002bfa:	4293      	cmp	r3, r2
 8002bfc:	d00a      	beq.n	8002c14 <HAL_DMA_IRQHandler+0x150>
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	4a31      	ldr	r2, [pc, #196]	@ (8002cc8 <HAL_DMA_IRQHandler+0x204>)
 8002c04:	4293      	cmp	r3, r2
 8002c06:	d102      	bne.n	8002c0e <HAL_DMA_IRQHandler+0x14a>
 8002c08:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002c0c:	e00e      	b.n	8002c2c <HAL_DMA_IRQHandler+0x168>
 8002c0e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002c12:	e00b      	b.n	8002c2c <HAL_DMA_IRQHandler+0x168>
 8002c14:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002c18:	e008      	b.n	8002c2c <HAL_DMA_IRQHandler+0x168>
 8002c1a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002c1e:	e005      	b.n	8002c2c <HAL_DMA_IRQHandler+0x168>
 8002c20:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002c24:	e002      	b.n	8002c2c <HAL_DMA_IRQHandler+0x168>
 8002c26:	2320      	movs	r3, #32
 8002c28:	e000      	b.n	8002c2c <HAL_DMA_IRQHandler+0x168>
 8002c2a:	2302      	movs	r3, #2
 8002c2c:	4a27      	ldr	r2, [pc, #156]	@ (8002ccc <HAL_DMA_IRQHandler+0x208>)
 8002c2e:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	2200      	movs	r2, #0
 8002c34:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d034      	beq.n	8002caa <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c44:	6878      	ldr	r0, [r7, #4]
 8002c46:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002c48:	e02f      	b.n	8002caa <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c4e:	2208      	movs	r2, #8
 8002c50:	409a      	lsls	r2, r3
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	4013      	ands	r3, r2
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d028      	beq.n	8002cac <HAL_DMA_IRQHandler+0x1e8>
 8002c5a:	68bb      	ldr	r3, [r7, #8]
 8002c5c:	f003 0308 	and.w	r3, r3, #8
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d023      	beq.n	8002cac <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	681a      	ldr	r2, [r3, #0]
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f022 020e 	bic.w	r2, r2, #14
 8002c72:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c7c:	2101      	movs	r1, #1
 8002c7e:	fa01 f202 	lsl.w	r2, r1, r2
 8002c82:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	2201      	movs	r2, #1
 8002c88:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	2201      	movs	r2, #1
 8002c8e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	2200      	movs	r2, #0
 8002c96:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d004      	beq.n	8002cac <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ca6:	6878      	ldr	r0, [r7, #4]
 8002ca8:	4798      	blx	r3
    }
  }
  return;
 8002caa:	bf00      	nop
 8002cac:	bf00      	nop
}
 8002cae:	3710      	adds	r7, #16
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	bd80      	pop	{r7, pc}
 8002cb4:	40020008 	.word	0x40020008
 8002cb8:	4002001c 	.word	0x4002001c
 8002cbc:	40020030 	.word	0x40020030
 8002cc0:	40020044 	.word	0x40020044
 8002cc4:	40020058 	.word	0x40020058
 8002cc8:	4002006c 	.word	0x4002006c
 8002ccc:	40020000 	.word	0x40020000

08002cd0 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002cd0:	b480      	push	{r7}
 8002cd2:	b083      	sub	sp, #12
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002cde:	b2db      	uxtb	r3, r3
}
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	370c      	adds	r7, #12
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	bc80      	pop	{r7}
 8002ce8:	4770      	bx	lr

08002cea <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002cea:	b480      	push	{r7}
 8002cec:	b085      	sub	sp, #20
 8002cee:	af00      	add	r7, sp, #0
 8002cf0:	60f8      	str	r0, [r7, #12]
 8002cf2:	60b9      	str	r1, [r7, #8]
 8002cf4:	607a      	str	r2, [r7, #4]
 8002cf6:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d00:	2101      	movs	r1, #1
 8002d02:	fa01 f202 	lsl.w	r2, r1, r2
 8002d06:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	683a      	ldr	r2, [r7, #0]
 8002d0e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	685b      	ldr	r3, [r3, #4]
 8002d14:	2b10      	cmp	r3, #16
 8002d16:	d108      	bne.n	8002d2a <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	687a      	ldr	r2, [r7, #4]
 8002d1e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	68ba      	ldr	r2, [r7, #8]
 8002d26:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002d28:	e007      	b.n	8002d3a <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	68ba      	ldr	r2, [r7, #8]
 8002d30:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	687a      	ldr	r2, [r7, #4]
 8002d38:	60da      	str	r2, [r3, #12]
}
 8002d3a:	bf00      	nop
 8002d3c:	3714      	adds	r7, #20
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	bc80      	pop	{r7}
 8002d42:	4770      	bx	lr

08002d44 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8002d44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002d46:	b087      	sub	sp, #28
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	60f8      	str	r0, [r7, #12]
 8002d4c:	60b9      	str	r1, [r7, #8]
 8002d4e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002d52:	2301      	movs	r3, #1
 8002d54:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 8002d56:	2300      	movs	r3, #0
 8002d58:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002d5e:	4b2f      	ldr	r3, [pc, #188]	@ (8002e1c <HAL_FLASH_Program+0xd8>)
 8002d60:	7e1b      	ldrb	r3, [r3, #24]
 8002d62:	2b01      	cmp	r3, #1
 8002d64:	d101      	bne.n	8002d6a <HAL_FLASH_Program+0x26>
 8002d66:	2302      	movs	r3, #2
 8002d68:	e054      	b.n	8002e14 <HAL_FLASH_Program+0xd0>
 8002d6a:	4b2c      	ldr	r3, [pc, #176]	@ (8002e1c <HAL_FLASH_Program+0xd8>)
 8002d6c:	2201      	movs	r2, #1
 8002d6e:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8002d70:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002d74:	f000 f99a 	bl	80030ac <FLASH_WaitForLastOperation>
 8002d78:	4603      	mov	r3, r0
 8002d7a:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 8002d7c:	7dfb      	ldrb	r3, [r7, #23]
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d144      	bne.n	8002e0c <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	2b01      	cmp	r3, #1
 8002d86:	d102      	bne.n	8002d8e <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8002d88:	2301      	movs	r3, #1
 8002d8a:	757b      	strb	r3, [r7, #21]
 8002d8c:	e007      	b.n	8002d9e <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	2b02      	cmp	r3, #2
 8002d92:	d102      	bne.n	8002d9a <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8002d94:	2302      	movs	r3, #2
 8002d96:	757b      	strb	r3, [r7, #21]
 8002d98:	e001      	b.n	8002d9e <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 8002d9a:	2304      	movs	r3, #4
 8002d9c:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 8002d9e:	2300      	movs	r3, #0
 8002da0:	75bb      	strb	r3, [r7, #22]
 8002da2:	e02d      	b.n	8002e00 <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8002da4:	7dbb      	ldrb	r3, [r7, #22]
 8002da6:	005a      	lsls	r2, r3, #1
 8002da8:	68bb      	ldr	r3, [r7, #8]
 8002daa:	eb02 0c03 	add.w	ip, r2, r3
 8002dae:	7dbb      	ldrb	r3, [r7, #22]
 8002db0:	0119      	lsls	r1, r3, #4
 8002db2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002db6:	f1c1 0620 	rsb	r6, r1, #32
 8002dba:	f1a1 0020 	sub.w	r0, r1, #32
 8002dbe:	fa22 f401 	lsr.w	r4, r2, r1
 8002dc2:	fa03 f606 	lsl.w	r6, r3, r6
 8002dc6:	4334      	orrs	r4, r6
 8002dc8:	fa23 f000 	lsr.w	r0, r3, r0
 8002dcc:	4304      	orrs	r4, r0
 8002dce:	fa23 f501 	lsr.w	r5, r3, r1
 8002dd2:	b2a3      	uxth	r3, r4
 8002dd4:	4619      	mov	r1, r3
 8002dd6:	4660      	mov	r0, ip
 8002dd8:	f000 f94c 	bl	8003074 <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8002ddc:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002de0:	f000 f964 	bl	80030ac <FLASH_WaitForLastOperation>
 8002de4:	4603      	mov	r3, r0
 8002de6:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8002de8:	4b0d      	ldr	r3, [pc, #52]	@ (8002e20 <HAL_FLASH_Program+0xdc>)
 8002dea:	691b      	ldr	r3, [r3, #16]
 8002dec:	4a0c      	ldr	r2, [pc, #48]	@ (8002e20 <HAL_FLASH_Program+0xdc>)
 8002dee:	f023 0301 	bic.w	r3, r3, #1
 8002df2:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 8002df4:	7dfb      	ldrb	r3, [r7, #23]
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d107      	bne.n	8002e0a <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 8002dfa:	7dbb      	ldrb	r3, [r7, #22]
 8002dfc:	3301      	adds	r3, #1
 8002dfe:	75bb      	strb	r3, [r7, #22]
 8002e00:	7dba      	ldrb	r2, [r7, #22]
 8002e02:	7d7b      	ldrb	r3, [r7, #21]
 8002e04:	429a      	cmp	r2, r3
 8002e06:	d3cd      	bcc.n	8002da4 <HAL_FLASH_Program+0x60>
 8002e08:	e000      	b.n	8002e0c <HAL_FLASH_Program+0xc8>
      {
        break;
 8002e0a:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002e0c:	4b03      	ldr	r3, [pc, #12]	@ (8002e1c <HAL_FLASH_Program+0xd8>)
 8002e0e:	2200      	movs	r2, #0
 8002e10:	761a      	strb	r2, [r3, #24]

  return status;
 8002e12:	7dfb      	ldrb	r3, [r7, #23]
}
 8002e14:	4618      	mov	r0, r3
 8002e16:	371c      	adds	r7, #28
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002e1c:	20000328 	.word	0x20000328
 8002e20:	40022000 	.word	0x40022000

08002e24 <HAL_FLASH_IRQHandler>:
/**
  * @brief This function handles FLASH interrupt request.
  * @retval None
  */
void HAL_FLASH_IRQHandler(void)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b082      	sub	sp, #8
 8002e28:	af00      	add	r7, sp, #0
  uint32_t addresstmp = 0U;
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	607b      	str	r3, [r7, #4]
  /* Check FLASH operation error flags */
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK1) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK1) || \
    (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2)))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) ||__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8002e2e:	4b6b      	ldr	r3, [pc, #428]	@ (8002fdc <HAL_FLASH_IRQHandler+0x1b8>)
 8002e30:	68db      	ldr	r3, [r3, #12]
 8002e32:	f003 0310 	and.w	r3, r3, #16
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d105      	bne.n	8002e46 <HAL_FLASH_IRQHandler+0x22>
 8002e3a:	4b68      	ldr	r3, [pc, #416]	@ (8002fdc <HAL_FLASH_IRQHandler+0x1b8>)
 8002e3c:	68db      	ldr	r3, [r3, #12]
 8002e3e:	f003 0304 	and.w	r3, r3, #4
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d00e      	beq.n	8002e64 <HAL_FLASH_IRQHandler+0x40>
#endif /* FLASH_BANK2_END */
  {
    /* Return the faulty address */
    addresstmp = pFlash.Address;
 8002e46:	4b66      	ldr	r3, [pc, #408]	@ (8002fe0 <HAL_FLASH_IRQHandler+0x1bc>)
 8002e48:	689b      	ldr	r3, [r3, #8]
 8002e4a:	607b      	str	r3, [r7, #4]
    /* Reset address */
    pFlash.Address = 0xFFFFFFFFU;
 8002e4c:	4b64      	ldr	r3, [pc, #400]	@ (8002fe0 <HAL_FLASH_IRQHandler+0x1bc>)
 8002e4e:	f04f 32ff 	mov.w	r2, #4294967295
 8002e52:	609a      	str	r2, [r3, #8]
  
    /* Save the Error code */
    FLASH_SetErrorCode();
 8002e54:	f000 f970 	bl	8003138 <FLASH_SetErrorCode>
    
    /* FLASH error interrupt user callback */
    HAL_FLASH_OperationErrorCallback(addresstmp);
 8002e58:	6878      	ldr	r0, [r7, #4]
 8002e5a:	f000 f8cc 	bl	8002ff6 <HAL_FLASH_OperationErrorCallback>

    /* Stop the procedure ongoing */
    pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8002e5e:	4b60      	ldr	r3, [pc, #384]	@ (8002fe0 <HAL_FLASH_IRQHandler+0x1bc>)
 8002e60:	2200      	movs	r2, #0
 8002e62:	701a      	strb	r2, [r3, #0]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP_BANK1))
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP_BANK1);
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8002e64:	4b5d      	ldr	r3, [pc, #372]	@ (8002fdc <HAL_FLASH_IRQHandler+0x1b8>)
 8002e66:	68db      	ldr	r3, [r3, #12]
 8002e68:	f003 0320 	and.w	r3, r3, #32
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	f000 80a0 	beq.w	8002fb2 <HAL_FLASH_IRQHandler+0x18e>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8002e72:	4b5a      	ldr	r3, [pc, #360]	@ (8002fdc <HAL_FLASH_IRQHandler+0x1b8>)
 8002e74:	2220      	movs	r2, #32
 8002e76:	60da      	str	r2, [r3, #12]
#endif /* FLASH_BANK2_END */
    
    /* Process can continue only if no error detected */
    if(pFlash.ProcedureOnGoing != FLASH_PROC_NONE)
 8002e78:	4b59      	ldr	r3, [pc, #356]	@ (8002fe0 <HAL_FLASH_IRQHandler+0x1bc>)
 8002e7a:	781b      	ldrb	r3, [r3, #0]
 8002e7c:	b2db      	uxtb	r3, r3
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	f000 8097 	beq.w	8002fb2 <HAL_FLASH_IRQHandler+0x18e>
    {
      if(pFlash.ProcedureOnGoing == FLASH_PROC_PAGEERASE)
 8002e84:	4b56      	ldr	r3, [pc, #344]	@ (8002fe0 <HAL_FLASH_IRQHandler+0x1bc>)
 8002e86:	781b      	ldrb	r3, [r3, #0]
 8002e88:	b2db      	uxtb	r3, r3
 8002e8a:	2b01      	cmp	r3, #1
 8002e8c:	d12d      	bne.n	8002eea <HAL_FLASH_IRQHandler+0xc6>
      {
        /* Nb of pages to erased can be decreased */
        pFlash.DataRemaining--;
 8002e8e:	4b54      	ldr	r3, [pc, #336]	@ (8002fe0 <HAL_FLASH_IRQHandler+0x1bc>)
 8002e90:	685b      	ldr	r3, [r3, #4]
 8002e92:	3b01      	subs	r3, #1
 8002e94:	4a52      	ldr	r2, [pc, #328]	@ (8002fe0 <HAL_FLASH_IRQHandler+0x1bc>)
 8002e96:	6053      	str	r3, [r2, #4]

        /* Check if there are still pages to erase */
        if(pFlash.DataRemaining != 0U)
 8002e98:	4b51      	ldr	r3, [pc, #324]	@ (8002fe0 <HAL_FLASH_IRQHandler+0x1bc>)
 8002e9a:	685b      	ldr	r3, [r3, #4]
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d017      	beq.n	8002ed0 <HAL_FLASH_IRQHandler+0xac>
        {
          addresstmp = pFlash.Address;
 8002ea0:	4b4f      	ldr	r3, [pc, #316]	@ (8002fe0 <HAL_FLASH_IRQHandler+0x1bc>)
 8002ea2:	689b      	ldr	r3, [r3, #8]
 8002ea4:	607b      	str	r3, [r7, #4]
          /*Indicate user which sector has been erased */
          HAL_FLASH_EndOfOperationCallback(addresstmp);
 8002ea6:	6878      	ldr	r0, [r7, #4]
 8002ea8:	f000 f89c 	bl	8002fe4 <HAL_FLASH_EndOfOperationCallback>

          /*Increment sector number*/
          addresstmp = pFlash.Address + FLASH_PAGE_SIZE;
 8002eac:	4b4c      	ldr	r3, [pc, #304]	@ (8002fe0 <HAL_FLASH_IRQHandler+0x1bc>)
 8002eae:	689b      	ldr	r3, [r3, #8]
 8002eb0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002eb4:	607b      	str	r3, [r7, #4]
          pFlash.Address = addresstmp;
 8002eb6:	4a4a      	ldr	r2, [pc, #296]	@ (8002fe0 <HAL_FLASH_IRQHandler+0x1bc>)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6093      	str	r3, [r2, #8]

          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8002ebc:	4b47      	ldr	r3, [pc, #284]	@ (8002fdc <HAL_FLASH_IRQHandler+0x1b8>)
 8002ebe:	691b      	ldr	r3, [r3, #16]
 8002ec0:	4a46      	ldr	r2, [pc, #280]	@ (8002fdc <HAL_FLASH_IRQHandler+0x1b8>)
 8002ec2:	f023 0302 	bic.w	r3, r3, #2
 8002ec6:	6113      	str	r3, [r2, #16]

          FLASH_PageErase(addresstmp);
 8002ec8:	6878      	ldr	r0, [r7, #4]
 8002eca:	f000 fa0d 	bl	80032e8 <FLASH_PageErase>
 8002ece:	e070      	b.n	8002fb2 <HAL_FLASH_IRQHandler+0x18e>
        }
        else
        {
          /* No more pages to Erase, user callback can be called. */
          /* Reset Sector and stop Erase pages procedure */
          pFlash.Address = addresstmp = 0xFFFFFFFFU;
 8002ed0:	f04f 33ff 	mov.w	r3, #4294967295
 8002ed4:	607b      	str	r3, [r7, #4]
 8002ed6:	4a42      	ldr	r2, [pc, #264]	@ (8002fe0 <HAL_FLASH_IRQHandler+0x1bc>)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	6093      	str	r3, [r2, #8]
          pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8002edc:	4b40      	ldr	r3, [pc, #256]	@ (8002fe0 <HAL_FLASH_IRQHandler+0x1bc>)
 8002ede:	2200      	movs	r2, #0
 8002ee0:	701a      	strb	r2, [r3, #0]
          /* FLASH EOP interrupt user callback */
          HAL_FLASH_EndOfOperationCallback(addresstmp);
 8002ee2:	6878      	ldr	r0, [r7, #4]
 8002ee4:	f000 f87e 	bl	8002fe4 <HAL_FLASH_EndOfOperationCallback>
 8002ee8:	e063      	b.n	8002fb2 <HAL_FLASH_IRQHandler+0x18e>
        }
      }
      else if(pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE)
 8002eea:	4b3d      	ldr	r3, [pc, #244]	@ (8002fe0 <HAL_FLASH_IRQHandler+0x1bc>)
 8002eec:	781b      	ldrb	r3, [r3, #0]
 8002eee:	b2db      	uxtb	r3, r3
 8002ef0:	2b02      	cmp	r3, #2
 8002ef2:	d10c      	bne.n	8002f0e <HAL_FLASH_IRQHandler+0xea>
      {
        /* Operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8002ef4:	4b39      	ldr	r3, [pc, #228]	@ (8002fdc <HAL_FLASH_IRQHandler+0x1b8>)
 8002ef6:	691b      	ldr	r3, [r3, #16]
 8002ef8:	4a38      	ldr	r2, [pc, #224]	@ (8002fdc <HAL_FLASH_IRQHandler+0x1b8>)
 8002efa:	f023 0304 	bic.w	r3, r3, #4
 8002efe:	6113      	str	r3, [r2, #16]
        if (HAL_IS_BIT_CLR(FLASH->CR2, FLASH_CR2_MER))
        {
#endif /* FLASH_BANK2_END */
          /* MassErase ended. Return the selected bank */
          /* FLASH EOP interrupt user callback */
          HAL_FLASH_EndOfOperationCallback(0U);
 8002f00:	2000      	movs	r0, #0
 8002f02:	f000 f86f 	bl	8002fe4 <HAL_FLASH_EndOfOperationCallback>

          /* Stop Mass Erase procedure*/
          pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8002f06:	4b36      	ldr	r3, [pc, #216]	@ (8002fe0 <HAL_FLASH_IRQHandler+0x1bc>)
 8002f08:	2200      	movs	r2, #0
 8002f0a:	701a      	strb	r2, [r3, #0]
 8002f0c:	e051      	b.n	8002fb2 <HAL_FLASH_IRQHandler+0x18e>
      }
#endif /* FLASH_BANK2_END */
      else
      {
        /* Nb of 16-bit data to program can be decreased */
        pFlash.DataRemaining--;
 8002f0e:	4b34      	ldr	r3, [pc, #208]	@ (8002fe0 <HAL_FLASH_IRQHandler+0x1bc>)
 8002f10:	685b      	ldr	r3, [r3, #4]
 8002f12:	3b01      	subs	r3, #1
 8002f14:	4a32      	ldr	r2, [pc, #200]	@ (8002fe0 <HAL_FLASH_IRQHandler+0x1bc>)
 8002f16:	6053      	str	r3, [r2, #4]
        
        /* Check if there are still 16-bit data to program */
        if(pFlash.DataRemaining != 0U)
 8002f18:	4b31      	ldr	r3, [pc, #196]	@ (8002fe0 <HAL_FLASH_IRQHandler+0x1bc>)
 8002f1a:	685b      	ldr	r3, [r3, #4]
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d024      	beq.n	8002f6a <HAL_FLASH_IRQHandler+0x146>
        {
          /* Increment address to 16-bit */
          pFlash.Address += 2U;
 8002f20:	4b2f      	ldr	r3, [pc, #188]	@ (8002fe0 <HAL_FLASH_IRQHandler+0x1bc>)
 8002f22:	689b      	ldr	r3, [r3, #8]
 8002f24:	3302      	adds	r3, #2
 8002f26:	4a2e      	ldr	r2, [pc, #184]	@ (8002fe0 <HAL_FLASH_IRQHandler+0x1bc>)
 8002f28:	6093      	str	r3, [r2, #8]
          addresstmp = pFlash.Address;
 8002f2a:	4b2d      	ldr	r3, [pc, #180]	@ (8002fe0 <HAL_FLASH_IRQHandler+0x1bc>)
 8002f2c:	689b      	ldr	r3, [r3, #8]
 8002f2e:	607b      	str	r3, [r7, #4]
          
          /* Shift to have next 16-bit data */
          pFlash.Data = (pFlash.Data >> 16U);
 8002f30:	4b2b      	ldr	r3, [pc, #172]	@ (8002fe0 <HAL_FLASH_IRQHandler+0x1bc>)
 8002f32:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8002f36:	f04f 0200 	mov.w	r2, #0
 8002f3a:	f04f 0300 	mov.w	r3, #0
 8002f3e:	0c02      	lsrs	r2, r0, #16
 8002f40:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8002f44:	0c0b      	lsrs	r3, r1, #16
 8002f46:	4926      	ldr	r1, [pc, #152]	@ (8002fe0 <HAL_FLASH_IRQHandler+0x1bc>)
 8002f48:	e9c1 2304 	strd	r2, r3, [r1, #16]
          
          /* Operation is completed, disable the PG Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8002f4c:	4b23      	ldr	r3, [pc, #140]	@ (8002fdc <HAL_FLASH_IRQHandler+0x1b8>)
 8002f4e:	691b      	ldr	r3, [r3, #16]
 8002f50:	4a22      	ldr	r2, [pc, #136]	@ (8002fdc <HAL_FLASH_IRQHandler+0x1b8>)
 8002f52:	f023 0301 	bic.w	r3, r3, #1
 8002f56:	6113      	str	r3, [r2, #16]

          /*Program halfword (16-bit) at a specified address.*/
          FLASH_Program_HalfWord(addresstmp, (uint16_t)pFlash.Data);
 8002f58:	4b21      	ldr	r3, [pc, #132]	@ (8002fe0 <HAL_FLASH_IRQHandler+0x1bc>)
 8002f5a:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8002f5e:	b293      	uxth	r3, r2
 8002f60:	4619      	mov	r1, r3
 8002f62:	6878      	ldr	r0, [r7, #4]
 8002f64:	f000 f886 	bl	8003074 <FLASH_Program_HalfWord>
 8002f68:	e023      	b.n	8002fb2 <HAL_FLASH_IRQHandler+0x18e>
        }
        else
        {
          /* Program ended. Return the selected address */
          /* FLASH EOP interrupt user callback */
          if (pFlash.ProcedureOnGoing == FLASH_PROC_PROGRAMHALFWORD)
 8002f6a:	4b1d      	ldr	r3, [pc, #116]	@ (8002fe0 <HAL_FLASH_IRQHandler+0x1bc>)
 8002f6c:	781b      	ldrb	r3, [r3, #0]
 8002f6e:	b2db      	uxtb	r3, r3
 8002f70:	2b03      	cmp	r3, #3
 8002f72:	d105      	bne.n	8002f80 <HAL_FLASH_IRQHandler+0x15c>
          {
            HAL_FLASH_EndOfOperationCallback(pFlash.Address);
 8002f74:	4b1a      	ldr	r3, [pc, #104]	@ (8002fe0 <HAL_FLASH_IRQHandler+0x1bc>)
 8002f76:	689b      	ldr	r3, [r3, #8]
 8002f78:	4618      	mov	r0, r3
 8002f7a:	f000 f833 	bl	8002fe4 <HAL_FLASH_EndOfOperationCallback>
 8002f7e:	e011      	b.n	8002fa4 <HAL_FLASH_IRQHandler+0x180>
          }
          else if (pFlash.ProcedureOnGoing == FLASH_PROC_PROGRAMWORD)
 8002f80:	4b17      	ldr	r3, [pc, #92]	@ (8002fe0 <HAL_FLASH_IRQHandler+0x1bc>)
 8002f82:	781b      	ldrb	r3, [r3, #0]
 8002f84:	b2db      	uxtb	r3, r3
 8002f86:	2b04      	cmp	r3, #4
 8002f88:	d106      	bne.n	8002f98 <HAL_FLASH_IRQHandler+0x174>
          {
            HAL_FLASH_EndOfOperationCallback(pFlash.Address - 2U);
 8002f8a:	4b15      	ldr	r3, [pc, #84]	@ (8002fe0 <HAL_FLASH_IRQHandler+0x1bc>)
 8002f8c:	689b      	ldr	r3, [r3, #8]
 8002f8e:	3b02      	subs	r3, #2
 8002f90:	4618      	mov	r0, r3
 8002f92:	f000 f827 	bl	8002fe4 <HAL_FLASH_EndOfOperationCallback>
 8002f96:	e005      	b.n	8002fa4 <HAL_FLASH_IRQHandler+0x180>
          }
          else 
          {
            HAL_FLASH_EndOfOperationCallback(pFlash.Address - 6U);
 8002f98:	4b11      	ldr	r3, [pc, #68]	@ (8002fe0 <HAL_FLASH_IRQHandler+0x1bc>)
 8002f9a:	689b      	ldr	r3, [r3, #8]
 8002f9c:	3b06      	subs	r3, #6
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	f000 f820 	bl	8002fe4 <HAL_FLASH_EndOfOperationCallback>
          }
        
          /* Reset Address and stop Program procedure */
          pFlash.Address = 0xFFFFFFFFU;
 8002fa4:	4b0e      	ldr	r3, [pc, #56]	@ (8002fe0 <HAL_FLASH_IRQHandler+0x1bc>)
 8002fa6:	f04f 32ff 	mov.w	r2, #4294967295
 8002faa:	609a      	str	r2, [r3, #8]
          pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8002fac:	4b0c      	ldr	r3, [pc, #48]	@ (8002fe0 <HAL_FLASH_IRQHandler+0x1bc>)
 8002fae:	2200      	movs	r2, #0
 8002fb0:	701a      	strb	r2, [r3, #0]
      }
    }
  }
#endif 

  if(pFlash.ProcedureOnGoing == FLASH_PROC_NONE)
 8002fb2:	4b0b      	ldr	r3, [pc, #44]	@ (8002fe0 <HAL_FLASH_IRQHandler+0x1bc>)
 8002fb4:	781b      	ldrb	r3, [r3, #0]
 8002fb6:	b2db      	uxtb	r3, r3
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d10b      	bne.n	8002fd4 <HAL_FLASH_IRQHandler+0x1b0>
  
    /* Disable End of FLASH Operation and Error source interrupts for both banks */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_EOP_BANK1 | FLASH_IT_ERR_BANK1 | FLASH_IT_EOP_BANK2 | FLASH_IT_ERR_BANK2);
#else
    /* Operation is completed, disable the PG, PER and MER Bits */
    CLEAR_BIT(FLASH->CR, (FLASH_CR_PG | FLASH_CR_PER | FLASH_CR_MER));
 8002fbc:	4b07      	ldr	r3, [pc, #28]	@ (8002fdc <HAL_FLASH_IRQHandler+0x1b8>)
 8002fbe:	691b      	ldr	r3, [r3, #16]
 8002fc0:	4a06      	ldr	r2, [pc, #24]	@ (8002fdc <HAL_FLASH_IRQHandler+0x1b8>)
 8002fc2:	f023 0307 	bic.w	r3, r3, #7
 8002fc6:	6113      	str	r3, [r2, #16]

    /* Disable End of FLASH Operation and Error source interrupts */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_EOP | FLASH_IT_ERR);
 8002fc8:	4b04      	ldr	r3, [pc, #16]	@ (8002fdc <HAL_FLASH_IRQHandler+0x1b8>)
 8002fca:	691b      	ldr	r3, [r3, #16]
 8002fcc:	4a03      	ldr	r2, [pc, #12]	@ (8002fdc <HAL_FLASH_IRQHandler+0x1b8>)
 8002fce:	f423 53a0 	bic.w	r3, r3, #5120	@ 0x1400
 8002fd2:	6113      	str	r3, [r2, #16]
#endif /* FLASH_BANK2_END */

  }
}
 8002fd4:	bf00      	nop
 8002fd6:	3708      	adds	r7, #8
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	bd80      	pop	{r7, pc}
 8002fdc:	40022000 	.word	0x40022000
 8002fe0:	20000328 	.word	0x20000328

08002fe4 <HAL_FLASH_EndOfOperationCallback>:
  *                    (if 0xFFFFFFFF, it means that all the selected pages have been erased)
  *                 - Program: Address which was selected for data program
  * @retval none
  */
__weak void HAL_FLASH_EndOfOperationCallback(uint32_t ReturnValue)
{
 8002fe4:	b480      	push	{r7}
 8002fe6:	b083      	sub	sp, #12
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
  UNUSED(ReturnValue);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_EndOfOperationCallback could be implemented in the user file
   */ 
}
 8002fec:	bf00      	nop
 8002fee:	370c      	adds	r7, #12
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	bc80      	pop	{r7}
 8002ff4:	4770      	bx	lr

08002ff6 <HAL_FLASH_OperationErrorCallback>:
  *                 - Pages Erase: Address of the page which returned an error
  *                 - Program: Address which was selected for data program
  * @retval none
  */
__weak void HAL_FLASH_OperationErrorCallback(uint32_t ReturnValue)
{
 8002ff6:	b480      	push	{r7}
 8002ff8:	b083      	sub	sp, #12
 8002ffa:	af00      	add	r7, sp, #0
 8002ffc:	6078      	str	r0, [r7, #4]
  UNUSED(ReturnValue);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_OperationErrorCallback could be implemented in the user file
   */ 
}
 8002ffe:	bf00      	nop
 8003000:	370c      	adds	r7, #12
 8003002:	46bd      	mov	sp, r7
 8003004:	bc80      	pop	{r7}
 8003006:	4770      	bx	lr

08003008 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8003008:	b480      	push	{r7}
 800300a:	b083      	sub	sp, #12
 800300c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800300e:	2300      	movs	r3, #0
 8003010:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8003012:	4b0d      	ldr	r3, [pc, #52]	@ (8003048 <HAL_FLASH_Unlock+0x40>)
 8003014:	691b      	ldr	r3, [r3, #16]
 8003016:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800301a:	2b00      	cmp	r3, #0
 800301c:	d00d      	beq.n	800303a <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800301e:	4b0a      	ldr	r3, [pc, #40]	@ (8003048 <HAL_FLASH_Unlock+0x40>)
 8003020:	4a0a      	ldr	r2, [pc, #40]	@ (800304c <HAL_FLASH_Unlock+0x44>)
 8003022:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8003024:	4b08      	ldr	r3, [pc, #32]	@ (8003048 <HAL_FLASH_Unlock+0x40>)
 8003026:	4a0a      	ldr	r2, [pc, #40]	@ (8003050 <HAL_FLASH_Unlock+0x48>)
 8003028:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800302a:	4b07      	ldr	r3, [pc, #28]	@ (8003048 <HAL_FLASH_Unlock+0x40>)
 800302c:	691b      	ldr	r3, [r3, #16]
 800302e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003032:	2b00      	cmp	r3, #0
 8003034:	d001      	beq.n	800303a <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8003036:	2301      	movs	r3, #1
 8003038:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 800303a:	79fb      	ldrb	r3, [r7, #7]
}
 800303c:	4618      	mov	r0, r3
 800303e:	370c      	adds	r7, #12
 8003040:	46bd      	mov	sp, r7
 8003042:	bc80      	pop	{r7}
 8003044:	4770      	bx	lr
 8003046:	bf00      	nop
 8003048:	40022000 	.word	0x40022000
 800304c:	45670123 	.word	0x45670123
 8003050:	cdef89ab 	.word	0xcdef89ab

08003054 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8003054:	b480      	push	{r7}
 8003056:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8003058:	4b05      	ldr	r3, [pc, #20]	@ (8003070 <HAL_FLASH_Lock+0x1c>)
 800305a:	691b      	ldr	r3, [r3, #16]
 800305c:	4a04      	ldr	r2, [pc, #16]	@ (8003070 <HAL_FLASH_Lock+0x1c>)
 800305e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003062:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 8003064:	2300      	movs	r3, #0
}
 8003066:	4618      	mov	r0, r3
 8003068:	46bd      	mov	sp, r7
 800306a:	bc80      	pop	{r7}
 800306c:	4770      	bx	lr
 800306e:	bf00      	nop
 8003070:	40022000 	.word	0x40022000

08003074 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8003074:	b480      	push	{r7}
 8003076:	b083      	sub	sp, #12
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]
 800307c:	460b      	mov	r3, r1
 800307e:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003080:	4b08      	ldr	r3, [pc, #32]	@ (80030a4 <FLASH_Program_HalfWord+0x30>)
 8003082:	2200      	movs	r2, #0
 8003084:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8003086:	4b08      	ldr	r3, [pc, #32]	@ (80030a8 <FLASH_Program_HalfWord+0x34>)
 8003088:	691b      	ldr	r3, [r3, #16]
 800308a:	4a07      	ldr	r2, [pc, #28]	@ (80030a8 <FLASH_Program_HalfWord+0x34>)
 800308c:	f043 0301 	orr.w	r3, r3, #1
 8003090:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	887a      	ldrh	r2, [r7, #2]
 8003096:	801a      	strh	r2, [r3, #0]
}
 8003098:	bf00      	nop
 800309a:	370c      	adds	r7, #12
 800309c:	46bd      	mov	sp, r7
 800309e:	bc80      	pop	{r7}
 80030a0:	4770      	bx	lr
 80030a2:	bf00      	nop
 80030a4:	20000328 	.word	0x20000328
 80030a8:	40022000 	.word	0x40022000

080030ac <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b084      	sub	sp, #16
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 80030b4:	f7fe fdf6 	bl	8001ca4 <HAL_GetTick>
 80030b8:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80030ba:	e010      	b.n	80030de <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030c2:	d00c      	beq.n	80030de <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d007      	beq.n	80030da <FLASH_WaitForLastOperation+0x2e>
 80030ca:	f7fe fdeb 	bl	8001ca4 <HAL_GetTick>
 80030ce:	4602      	mov	r2, r0
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	1ad3      	subs	r3, r2, r3
 80030d4:	687a      	ldr	r2, [r7, #4]
 80030d6:	429a      	cmp	r2, r3
 80030d8:	d201      	bcs.n	80030de <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 80030da:	2303      	movs	r3, #3
 80030dc:	e025      	b.n	800312a <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80030de:	4b15      	ldr	r3, [pc, #84]	@ (8003134 <FLASH_WaitForLastOperation+0x88>)
 80030e0:	68db      	ldr	r3, [r3, #12]
 80030e2:	f003 0301 	and.w	r3, r3, #1
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d1e8      	bne.n	80030bc <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 80030ea:	4b12      	ldr	r3, [pc, #72]	@ (8003134 <FLASH_WaitForLastOperation+0x88>)
 80030ec:	68db      	ldr	r3, [r3, #12]
 80030ee:	f003 0320 	and.w	r3, r3, #32
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d002      	beq.n	80030fc <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80030f6:	4b0f      	ldr	r3, [pc, #60]	@ (8003134 <FLASH_WaitForLastOperation+0x88>)
 80030f8:	2220      	movs	r2, #32
 80030fa:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 80030fc:	4b0d      	ldr	r3, [pc, #52]	@ (8003134 <FLASH_WaitForLastOperation+0x88>)
 80030fe:	68db      	ldr	r3, [r3, #12]
 8003100:	f003 0310 	and.w	r3, r3, #16
 8003104:	2b00      	cmp	r3, #0
 8003106:	d10b      	bne.n	8003120 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8003108:	4b0a      	ldr	r3, [pc, #40]	@ (8003134 <FLASH_WaitForLastOperation+0x88>)
 800310a:	69db      	ldr	r3, [r3, #28]
 800310c:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8003110:	2b00      	cmp	r3, #0
 8003112:	d105      	bne.n	8003120 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8003114:	4b07      	ldr	r3, [pc, #28]	@ (8003134 <FLASH_WaitForLastOperation+0x88>)
 8003116:	68db      	ldr	r3, [r3, #12]
 8003118:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 800311c:	2b00      	cmp	r3, #0
 800311e:	d003      	beq.n	8003128 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8003120:	f000 f80a 	bl	8003138 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8003124:	2301      	movs	r3, #1
 8003126:	e000      	b.n	800312a <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8003128:	2300      	movs	r3, #0
}
 800312a:	4618      	mov	r0, r3
 800312c:	3710      	adds	r7, #16
 800312e:	46bd      	mov	sp, r7
 8003130:	bd80      	pop	{r7, pc}
 8003132:	bf00      	nop
 8003134:	40022000 	.word	0x40022000

08003138 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8003138:	b480      	push	{r7}
 800313a:	b083      	sub	sp, #12
 800313c:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 800313e:	2300      	movs	r3, #0
 8003140:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8003142:	4b23      	ldr	r3, [pc, #140]	@ (80031d0 <FLASH_SetErrorCode+0x98>)
 8003144:	68db      	ldr	r3, [r3, #12]
 8003146:	f003 0310 	and.w	r3, r3, #16
 800314a:	2b00      	cmp	r3, #0
 800314c:	d009      	beq.n	8003162 <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800314e:	4b21      	ldr	r3, [pc, #132]	@ (80031d4 <FLASH_SetErrorCode+0x9c>)
 8003150:	69db      	ldr	r3, [r3, #28]
 8003152:	f043 0302 	orr.w	r3, r3, #2
 8003156:	4a1f      	ldr	r2, [pc, #124]	@ (80031d4 <FLASH_SetErrorCode+0x9c>)
 8003158:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	f043 0310 	orr.w	r3, r3, #16
 8003160:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8003162:	4b1b      	ldr	r3, [pc, #108]	@ (80031d0 <FLASH_SetErrorCode+0x98>)
 8003164:	68db      	ldr	r3, [r3, #12]
 8003166:	f003 0304 	and.w	r3, r3, #4
 800316a:	2b00      	cmp	r3, #0
 800316c:	d009      	beq.n	8003182 <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 800316e:	4b19      	ldr	r3, [pc, #100]	@ (80031d4 <FLASH_SetErrorCode+0x9c>)
 8003170:	69db      	ldr	r3, [r3, #28]
 8003172:	f043 0301 	orr.w	r3, r3, #1
 8003176:	4a17      	ldr	r2, [pc, #92]	@ (80031d4 <FLASH_SetErrorCode+0x9c>)
 8003178:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	f043 0304 	orr.w	r3, r3, #4
 8003180:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8003182:	4b13      	ldr	r3, [pc, #76]	@ (80031d0 <FLASH_SetErrorCode+0x98>)
 8003184:	69db      	ldr	r3, [r3, #28]
 8003186:	f003 0301 	and.w	r3, r3, #1
 800318a:	2b00      	cmp	r3, #0
 800318c:	d00b      	beq.n	80031a6 <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 800318e:	4b11      	ldr	r3, [pc, #68]	@ (80031d4 <FLASH_SetErrorCode+0x9c>)
 8003190:	69db      	ldr	r3, [r3, #28]
 8003192:	f043 0304 	orr.w	r3, r3, #4
 8003196:	4a0f      	ldr	r2, [pc, #60]	@ (80031d4 <FLASH_SetErrorCode+0x9c>)
 8003198:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 800319a:	4b0d      	ldr	r3, [pc, #52]	@ (80031d0 <FLASH_SetErrorCode+0x98>)
 800319c:	69db      	ldr	r3, [r3, #28]
 800319e:	4a0c      	ldr	r2, [pc, #48]	@ (80031d0 <FLASH_SetErrorCode+0x98>)
 80031a0:	f023 0301 	bic.w	r3, r3, #1
 80031a4:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	f240 1201 	movw	r2, #257	@ 0x101
 80031ac:	4293      	cmp	r3, r2
 80031ae:	d106      	bne.n	80031be <FLASH_SetErrorCode+0x86>
 80031b0:	4b07      	ldr	r3, [pc, #28]	@ (80031d0 <FLASH_SetErrorCode+0x98>)
 80031b2:	69db      	ldr	r3, [r3, #28]
 80031b4:	4a06      	ldr	r2, [pc, #24]	@ (80031d0 <FLASH_SetErrorCode+0x98>)
 80031b6:	f023 0301 	bic.w	r3, r3, #1
 80031ba:	61d3      	str	r3, [r2, #28]
}  
 80031bc:	e002      	b.n	80031c4 <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 80031be:	4a04      	ldr	r2, [pc, #16]	@ (80031d0 <FLASH_SetErrorCode+0x98>)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	60d3      	str	r3, [r2, #12]
}  
 80031c4:	bf00      	nop
 80031c6:	370c      	adds	r7, #12
 80031c8:	46bd      	mov	sp, r7
 80031ca:	bc80      	pop	{r7}
 80031cc:	4770      	bx	lr
 80031ce:	bf00      	nop
 80031d0:	40022000 	.word	0x40022000
 80031d4:	20000328 	.word	0x20000328

080031d8 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	b084      	sub	sp, #16
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
 80031e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 80031e2:	2301      	movs	r3, #1
 80031e4:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 80031e6:	2300      	movs	r3, #0
 80031e8:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80031ea:	4b2f      	ldr	r3, [pc, #188]	@ (80032a8 <HAL_FLASHEx_Erase+0xd0>)
 80031ec:	7e1b      	ldrb	r3, [r3, #24]
 80031ee:	2b01      	cmp	r3, #1
 80031f0:	d101      	bne.n	80031f6 <HAL_FLASHEx_Erase+0x1e>
 80031f2:	2302      	movs	r3, #2
 80031f4:	e053      	b.n	800329e <HAL_FLASHEx_Erase+0xc6>
 80031f6:	4b2c      	ldr	r3, [pc, #176]	@ (80032a8 <HAL_FLASHEx_Erase+0xd0>)
 80031f8:	2201      	movs	r2, #1
 80031fa:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	2b02      	cmp	r3, #2
 8003202:	d116      	bne.n	8003232 <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8003204:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8003208:	f7ff ff50 	bl	80030ac <FLASH_WaitForLastOperation>
 800320c:	4603      	mov	r3, r0
 800320e:	2b00      	cmp	r3, #0
 8003210:	d141      	bne.n	8003296 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 8003212:	2001      	movs	r0, #1
 8003214:	f000 f84c 	bl	80032b0 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003218:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800321c:	f7ff ff46 	bl	80030ac <FLASH_WaitForLastOperation>
 8003220:	4603      	mov	r3, r0
 8003222:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8003224:	4b21      	ldr	r3, [pc, #132]	@ (80032ac <HAL_FLASHEx_Erase+0xd4>)
 8003226:	691b      	ldr	r3, [r3, #16]
 8003228:	4a20      	ldr	r2, [pc, #128]	@ (80032ac <HAL_FLASHEx_Erase+0xd4>)
 800322a:	f023 0304 	bic.w	r3, r3, #4
 800322e:	6113      	str	r3, [r2, #16]
 8003230:	e031      	b.n	8003296 <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8003232:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8003236:	f7ff ff39 	bl	80030ac <FLASH_WaitForLastOperation>
 800323a:	4603      	mov	r3, r0
 800323c:	2b00      	cmp	r3, #0
 800323e:	d12a      	bne.n	8003296 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 8003240:	683b      	ldr	r3, [r7, #0]
 8003242:	f04f 32ff 	mov.w	r2, #4294967295
 8003246:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	689b      	ldr	r3, [r3, #8]
 800324c:	60bb      	str	r3, [r7, #8]
 800324e:	e019      	b.n	8003284 <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 8003250:	68b8      	ldr	r0, [r7, #8]
 8003252:	f000 f849 	bl	80032e8 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003256:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800325a:	f7ff ff27 	bl	80030ac <FLASH_WaitForLastOperation>
 800325e:	4603      	mov	r3, r0
 8003260:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8003262:	4b12      	ldr	r3, [pc, #72]	@ (80032ac <HAL_FLASHEx_Erase+0xd4>)
 8003264:	691b      	ldr	r3, [r3, #16]
 8003266:	4a11      	ldr	r2, [pc, #68]	@ (80032ac <HAL_FLASHEx_Erase+0xd4>)
 8003268:	f023 0302 	bic.w	r3, r3, #2
 800326c:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 800326e:	7bfb      	ldrb	r3, [r7, #15]
 8003270:	2b00      	cmp	r3, #0
 8003272:	d003      	beq.n	800327c <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 8003274:	683b      	ldr	r3, [r7, #0]
 8003276:	68ba      	ldr	r2, [r7, #8]
 8003278:	601a      	str	r2, [r3, #0]
            break;
 800327a:	e00c      	b.n	8003296 <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 800327c:	68bb      	ldr	r3, [r7, #8]
 800327e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003282:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	68db      	ldr	r3, [r3, #12]
 8003288:	029a      	lsls	r2, r3, #10
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	689b      	ldr	r3, [r3, #8]
 800328e:	4413      	add	r3, r2
 8003290:	68ba      	ldr	r2, [r7, #8]
 8003292:	429a      	cmp	r2, r3
 8003294:	d3dc      	bcc.n	8003250 <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8003296:	4b04      	ldr	r3, [pc, #16]	@ (80032a8 <HAL_FLASHEx_Erase+0xd0>)
 8003298:	2200      	movs	r2, #0
 800329a:	761a      	strb	r2, [r3, #24]

  return status;
 800329c:	7bfb      	ldrb	r3, [r7, #15]
}
 800329e:	4618      	mov	r0, r3
 80032a0:	3710      	adds	r7, #16
 80032a2:	46bd      	mov	sp, r7
 80032a4:	bd80      	pop	{r7, pc}
 80032a6:	bf00      	nop
 80032a8:	20000328 	.word	0x20000328
 80032ac:	40022000 	.word	0x40022000

080032b0 <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 80032b0:	b480      	push	{r7}
 80032b2:	b083      	sub	sp, #12
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80032b8:	4b09      	ldr	r3, [pc, #36]	@ (80032e0 <FLASH_MassErase+0x30>)
 80032ba:	2200      	movs	r2, #0
 80032bc:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 80032be:	4b09      	ldr	r3, [pc, #36]	@ (80032e4 <FLASH_MassErase+0x34>)
 80032c0:	691b      	ldr	r3, [r3, #16]
 80032c2:	4a08      	ldr	r2, [pc, #32]	@ (80032e4 <FLASH_MassErase+0x34>)
 80032c4:	f043 0304 	orr.w	r3, r3, #4
 80032c8:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80032ca:	4b06      	ldr	r3, [pc, #24]	@ (80032e4 <FLASH_MassErase+0x34>)
 80032cc:	691b      	ldr	r3, [r3, #16]
 80032ce:	4a05      	ldr	r2, [pc, #20]	@ (80032e4 <FLASH_MassErase+0x34>)
 80032d0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80032d4:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 80032d6:	bf00      	nop
 80032d8:	370c      	adds	r7, #12
 80032da:	46bd      	mov	sp, r7
 80032dc:	bc80      	pop	{r7}
 80032de:	4770      	bx	lr
 80032e0:	20000328 	.word	0x20000328
 80032e4:	40022000 	.word	0x40022000

080032e8 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 80032e8:	b480      	push	{r7}
 80032ea:	b083      	sub	sp, #12
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80032f0:	4b0b      	ldr	r3, [pc, #44]	@ (8003320 <FLASH_PageErase+0x38>)
 80032f2:	2200      	movs	r2, #0
 80032f4:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 80032f6:	4b0b      	ldr	r3, [pc, #44]	@ (8003324 <FLASH_PageErase+0x3c>)
 80032f8:	691b      	ldr	r3, [r3, #16]
 80032fa:	4a0a      	ldr	r2, [pc, #40]	@ (8003324 <FLASH_PageErase+0x3c>)
 80032fc:	f043 0302 	orr.w	r3, r3, #2
 8003300:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8003302:	4a08      	ldr	r2, [pc, #32]	@ (8003324 <FLASH_PageErase+0x3c>)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8003308:	4b06      	ldr	r3, [pc, #24]	@ (8003324 <FLASH_PageErase+0x3c>)
 800330a:	691b      	ldr	r3, [r3, #16]
 800330c:	4a05      	ldr	r2, [pc, #20]	@ (8003324 <FLASH_PageErase+0x3c>)
 800330e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003312:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8003314:	bf00      	nop
 8003316:	370c      	adds	r7, #12
 8003318:	46bd      	mov	sp, r7
 800331a:	bc80      	pop	{r7}
 800331c:	4770      	bx	lr
 800331e:	bf00      	nop
 8003320:	20000328 	.word	0x20000328
 8003324:	40022000 	.word	0x40022000

08003328 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003328:	b480      	push	{r7}
 800332a:	b08b      	sub	sp, #44	@ 0x2c
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
 8003330:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003332:	2300      	movs	r3, #0
 8003334:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003336:	2300      	movs	r3, #0
 8003338:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800333a:	e169      	b.n	8003610 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800333c:	2201      	movs	r2, #1
 800333e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003340:	fa02 f303 	lsl.w	r3, r2, r3
 8003344:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003346:	683b      	ldr	r3, [r7, #0]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	69fa      	ldr	r2, [r7, #28]
 800334c:	4013      	ands	r3, r2
 800334e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003350:	69ba      	ldr	r2, [r7, #24]
 8003352:	69fb      	ldr	r3, [r7, #28]
 8003354:	429a      	cmp	r2, r3
 8003356:	f040 8158 	bne.w	800360a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800335a:	683b      	ldr	r3, [r7, #0]
 800335c:	685b      	ldr	r3, [r3, #4]
 800335e:	4a9a      	ldr	r2, [pc, #616]	@ (80035c8 <HAL_GPIO_Init+0x2a0>)
 8003360:	4293      	cmp	r3, r2
 8003362:	d05e      	beq.n	8003422 <HAL_GPIO_Init+0xfa>
 8003364:	4a98      	ldr	r2, [pc, #608]	@ (80035c8 <HAL_GPIO_Init+0x2a0>)
 8003366:	4293      	cmp	r3, r2
 8003368:	d875      	bhi.n	8003456 <HAL_GPIO_Init+0x12e>
 800336a:	4a98      	ldr	r2, [pc, #608]	@ (80035cc <HAL_GPIO_Init+0x2a4>)
 800336c:	4293      	cmp	r3, r2
 800336e:	d058      	beq.n	8003422 <HAL_GPIO_Init+0xfa>
 8003370:	4a96      	ldr	r2, [pc, #600]	@ (80035cc <HAL_GPIO_Init+0x2a4>)
 8003372:	4293      	cmp	r3, r2
 8003374:	d86f      	bhi.n	8003456 <HAL_GPIO_Init+0x12e>
 8003376:	4a96      	ldr	r2, [pc, #600]	@ (80035d0 <HAL_GPIO_Init+0x2a8>)
 8003378:	4293      	cmp	r3, r2
 800337a:	d052      	beq.n	8003422 <HAL_GPIO_Init+0xfa>
 800337c:	4a94      	ldr	r2, [pc, #592]	@ (80035d0 <HAL_GPIO_Init+0x2a8>)
 800337e:	4293      	cmp	r3, r2
 8003380:	d869      	bhi.n	8003456 <HAL_GPIO_Init+0x12e>
 8003382:	4a94      	ldr	r2, [pc, #592]	@ (80035d4 <HAL_GPIO_Init+0x2ac>)
 8003384:	4293      	cmp	r3, r2
 8003386:	d04c      	beq.n	8003422 <HAL_GPIO_Init+0xfa>
 8003388:	4a92      	ldr	r2, [pc, #584]	@ (80035d4 <HAL_GPIO_Init+0x2ac>)
 800338a:	4293      	cmp	r3, r2
 800338c:	d863      	bhi.n	8003456 <HAL_GPIO_Init+0x12e>
 800338e:	4a92      	ldr	r2, [pc, #584]	@ (80035d8 <HAL_GPIO_Init+0x2b0>)
 8003390:	4293      	cmp	r3, r2
 8003392:	d046      	beq.n	8003422 <HAL_GPIO_Init+0xfa>
 8003394:	4a90      	ldr	r2, [pc, #576]	@ (80035d8 <HAL_GPIO_Init+0x2b0>)
 8003396:	4293      	cmp	r3, r2
 8003398:	d85d      	bhi.n	8003456 <HAL_GPIO_Init+0x12e>
 800339a:	2b12      	cmp	r3, #18
 800339c:	d82a      	bhi.n	80033f4 <HAL_GPIO_Init+0xcc>
 800339e:	2b12      	cmp	r3, #18
 80033a0:	d859      	bhi.n	8003456 <HAL_GPIO_Init+0x12e>
 80033a2:	a201      	add	r2, pc, #4	@ (adr r2, 80033a8 <HAL_GPIO_Init+0x80>)
 80033a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033a8:	08003423 	.word	0x08003423
 80033ac:	080033fd 	.word	0x080033fd
 80033b0:	0800340f 	.word	0x0800340f
 80033b4:	08003451 	.word	0x08003451
 80033b8:	08003457 	.word	0x08003457
 80033bc:	08003457 	.word	0x08003457
 80033c0:	08003457 	.word	0x08003457
 80033c4:	08003457 	.word	0x08003457
 80033c8:	08003457 	.word	0x08003457
 80033cc:	08003457 	.word	0x08003457
 80033d0:	08003457 	.word	0x08003457
 80033d4:	08003457 	.word	0x08003457
 80033d8:	08003457 	.word	0x08003457
 80033dc:	08003457 	.word	0x08003457
 80033e0:	08003457 	.word	0x08003457
 80033e4:	08003457 	.word	0x08003457
 80033e8:	08003457 	.word	0x08003457
 80033ec:	08003405 	.word	0x08003405
 80033f0:	08003419 	.word	0x08003419
 80033f4:	4a79      	ldr	r2, [pc, #484]	@ (80035dc <HAL_GPIO_Init+0x2b4>)
 80033f6:	4293      	cmp	r3, r2
 80033f8:	d013      	beq.n	8003422 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80033fa:	e02c      	b.n	8003456 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	68db      	ldr	r3, [r3, #12]
 8003400:	623b      	str	r3, [r7, #32]
          break;
 8003402:	e029      	b.n	8003458 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003404:	683b      	ldr	r3, [r7, #0]
 8003406:	68db      	ldr	r3, [r3, #12]
 8003408:	3304      	adds	r3, #4
 800340a:	623b      	str	r3, [r7, #32]
          break;
 800340c:	e024      	b.n	8003458 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800340e:	683b      	ldr	r3, [r7, #0]
 8003410:	68db      	ldr	r3, [r3, #12]
 8003412:	3308      	adds	r3, #8
 8003414:	623b      	str	r3, [r7, #32]
          break;
 8003416:	e01f      	b.n	8003458 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003418:	683b      	ldr	r3, [r7, #0]
 800341a:	68db      	ldr	r3, [r3, #12]
 800341c:	330c      	adds	r3, #12
 800341e:	623b      	str	r3, [r7, #32]
          break;
 8003420:	e01a      	b.n	8003458 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003422:	683b      	ldr	r3, [r7, #0]
 8003424:	689b      	ldr	r3, [r3, #8]
 8003426:	2b00      	cmp	r3, #0
 8003428:	d102      	bne.n	8003430 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800342a:	2304      	movs	r3, #4
 800342c:	623b      	str	r3, [r7, #32]
          break;
 800342e:	e013      	b.n	8003458 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	689b      	ldr	r3, [r3, #8]
 8003434:	2b01      	cmp	r3, #1
 8003436:	d105      	bne.n	8003444 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003438:	2308      	movs	r3, #8
 800343a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	69fa      	ldr	r2, [r7, #28]
 8003440:	611a      	str	r2, [r3, #16]
          break;
 8003442:	e009      	b.n	8003458 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003444:	2308      	movs	r3, #8
 8003446:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	69fa      	ldr	r2, [r7, #28]
 800344c:	615a      	str	r2, [r3, #20]
          break;
 800344e:	e003      	b.n	8003458 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003450:	2300      	movs	r3, #0
 8003452:	623b      	str	r3, [r7, #32]
          break;
 8003454:	e000      	b.n	8003458 <HAL_GPIO_Init+0x130>
          break;
 8003456:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003458:	69bb      	ldr	r3, [r7, #24]
 800345a:	2bff      	cmp	r3, #255	@ 0xff
 800345c:	d801      	bhi.n	8003462 <HAL_GPIO_Init+0x13a>
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	e001      	b.n	8003466 <HAL_GPIO_Init+0x13e>
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	3304      	adds	r3, #4
 8003466:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003468:	69bb      	ldr	r3, [r7, #24]
 800346a:	2bff      	cmp	r3, #255	@ 0xff
 800346c:	d802      	bhi.n	8003474 <HAL_GPIO_Init+0x14c>
 800346e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003470:	009b      	lsls	r3, r3, #2
 8003472:	e002      	b.n	800347a <HAL_GPIO_Init+0x152>
 8003474:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003476:	3b08      	subs	r3, #8
 8003478:	009b      	lsls	r3, r3, #2
 800347a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800347c:	697b      	ldr	r3, [r7, #20]
 800347e:	681a      	ldr	r2, [r3, #0]
 8003480:	210f      	movs	r1, #15
 8003482:	693b      	ldr	r3, [r7, #16]
 8003484:	fa01 f303 	lsl.w	r3, r1, r3
 8003488:	43db      	mvns	r3, r3
 800348a:	401a      	ands	r2, r3
 800348c:	6a39      	ldr	r1, [r7, #32]
 800348e:	693b      	ldr	r3, [r7, #16]
 8003490:	fa01 f303 	lsl.w	r3, r1, r3
 8003494:	431a      	orrs	r2, r3
 8003496:	697b      	ldr	r3, [r7, #20]
 8003498:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800349a:	683b      	ldr	r3, [r7, #0]
 800349c:	685b      	ldr	r3, [r3, #4]
 800349e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	f000 80b1 	beq.w	800360a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80034a8:	4b4d      	ldr	r3, [pc, #308]	@ (80035e0 <HAL_GPIO_Init+0x2b8>)
 80034aa:	699b      	ldr	r3, [r3, #24]
 80034ac:	4a4c      	ldr	r2, [pc, #304]	@ (80035e0 <HAL_GPIO_Init+0x2b8>)
 80034ae:	f043 0301 	orr.w	r3, r3, #1
 80034b2:	6193      	str	r3, [r2, #24]
 80034b4:	4b4a      	ldr	r3, [pc, #296]	@ (80035e0 <HAL_GPIO_Init+0x2b8>)
 80034b6:	699b      	ldr	r3, [r3, #24]
 80034b8:	f003 0301 	and.w	r3, r3, #1
 80034bc:	60bb      	str	r3, [r7, #8]
 80034be:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80034c0:	4a48      	ldr	r2, [pc, #288]	@ (80035e4 <HAL_GPIO_Init+0x2bc>)
 80034c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034c4:	089b      	lsrs	r3, r3, #2
 80034c6:	3302      	adds	r3, #2
 80034c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80034cc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80034ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034d0:	f003 0303 	and.w	r3, r3, #3
 80034d4:	009b      	lsls	r3, r3, #2
 80034d6:	220f      	movs	r2, #15
 80034d8:	fa02 f303 	lsl.w	r3, r2, r3
 80034dc:	43db      	mvns	r3, r3
 80034de:	68fa      	ldr	r2, [r7, #12]
 80034e0:	4013      	ands	r3, r2
 80034e2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	4a40      	ldr	r2, [pc, #256]	@ (80035e8 <HAL_GPIO_Init+0x2c0>)
 80034e8:	4293      	cmp	r3, r2
 80034ea:	d013      	beq.n	8003514 <HAL_GPIO_Init+0x1ec>
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	4a3f      	ldr	r2, [pc, #252]	@ (80035ec <HAL_GPIO_Init+0x2c4>)
 80034f0:	4293      	cmp	r3, r2
 80034f2:	d00d      	beq.n	8003510 <HAL_GPIO_Init+0x1e8>
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	4a3e      	ldr	r2, [pc, #248]	@ (80035f0 <HAL_GPIO_Init+0x2c8>)
 80034f8:	4293      	cmp	r3, r2
 80034fa:	d007      	beq.n	800350c <HAL_GPIO_Init+0x1e4>
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	4a3d      	ldr	r2, [pc, #244]	@ (80035f4 <HAL_GPIO_Init+0x2cc>)
 8003500:	4293      	cmp	r3, r2
 8003502:	d101      	bne.n	8003508 <HAL_GPIO_Init+0x1e0>
 8003504:	2303      	movs	r3, #3
 8003506:	e006      	b.n	8003516 <HAL_GPIO_Init+0x1ee>
 8003508:	2304      	movs	r3, #4
 800350a:	e004      	b.n	8003516 <HAL_GPIO_Init+0x1ee>
 800350c:	2302      	movs	r3, #2
 800350e:	e002      	b.n	8003516 <HAL_GPIO_Init+0x1ee>
 8003510:	2301      	movs	r3, #1
 8003512:	e000      	b.n	8003516 <HAL_GPIO_Init+0x1ee>
 8003514:	2300      	movs	r3, #0
 8003516:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003518:	f002 0203 	and.w	r2, r2, #3
 800351c:	0092      	lsls	r2, r2, #2
 800351e:	4093      	lsls	r3, r2
 8003520:	68fa      	ldr	r2, [r7, #12]
 8003522:	4313      	orrs	r3, r2
 8003524:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003526:	492f      	ldr	r1, [pc, #188]	@ (80035e4 <HAL_GPIO_Init+0x2bc>)
 8003528:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800352a:	089b      	lsrs	r3, r3, #2
 800352c:	3302      	adds	r3, #2
 800352e:	68fa      	ldr	r2, [r7, #12]
 8003530:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003534:	683b      	ldr	r3, [r7, #0]
 8003536:	685b      	ldr	r3, [r3, #4]
 8003538:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800353c:	2b00      	cmp	r3, #0
 800353e:	d006      	beq.n	800354e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003540:	4b2d      	ldr	r3, [pc, #180]	@ (80035f8 <HAL_GPIO_Init+0x2d0>)
 8003542:	689a      	ldr	r2, [r3, #8]
 8003544:	492c      	ldr	r1, [pc, #176]	@ (80035f8 <HAL_GPIO_Init+0x2d0>)
 8003546:	69bb      	ldr	r3, [r7, #24]
 8003548:	4313      	orrs	r3, r2
 800354a:	608b      	str	r3, [r1, #8]
 800354c:	e006      	b.n	800355c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800354e:	4b2a      	ldr	r3, [pc, #168]	@ (80035f8 <HAL_GPIO_Init+0x2d0>)
 8003550:	689a      	ldr	r2, [r3, #8]
 8003552:	69bb      	ldr	r3, [r7, #24]
 8003554:	43db      	mvns	r3, r3
 8003556:	4928      	ldr	r1, [pc, #160]	@ (80035f8 <HAL_GPIO_Init+0x2d0>)
 8003558:	4013      	ands	r3, r2
 800355a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800355c:	683b      	ldr	r3, [r7, #0]
 800355e:	685b      	ldr	r3, [r3, #4]
 8003560:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003564:	2b00      	cmp	r3, #0
 8003566:	d006      	beq.n	8003576 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003568:	4b23      	ldr	r3, [pc, #140]	@ (80035f8 <HAL_GPIO_Init+0x2d0>)
 800356a:	68da      	ldr	r2, [r3, #12]
 800356c:	4922      	ldr	r1, [pc, #136]	@ (80035f8 <HAL_GPIO_Init+0x2d0>)
 800356e:	69bb      	ldr	r3, [r7, #24]
 8003570:	4313      	orrs	r3, r2
 8003572:	60cb      	str	r3, [r1, #12]
 8003574:	e006      	b.n	8003584 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003576:	4b20      	ldr	r3, [pc, #128]	@ (80035f8 <HAL_GPIO_Init+0x2d0>)
 8003578:	68da      	ldr	r2, [r3, #12]
 800357a:	69bb      	ldr	r3, [r7, #24]
 800357c:	43db      	mvns	r3, r3
 800357e:	491e      	ldr	r1, [pc, #120]	@ (80035f8 <HAL_GPIO_Init+0x2d0>)
 8003580:	4013      	ands	r3, r2
 8003582:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003584:	683b      	ldr	r3, [r7, #0]
 8003586:	685b      	ldr	r3, [r3, #4]
 8003588:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800358c:	2b00      	cmp	r3, #0
 800358e:	d006      	beq.n	800359e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003590:	4b19      	ldr	r3, [pc, #100]	@ (80035f8 <HAL_GPIO_Init+0x2d0>)
 8003592:	685a      	ldr	r2, [r3, #4]
 8003594:	4918      	ldr	r1, [pc, #96]	@ (80035f8 <HAL_GPIO_Init+0x2d0>)
 8003596:	69bb      	ldr	r3, [r7, #24]
 8003598:	4313      	orrs	r3, r2
 800359a:	604b      	str	r3, [r1, #4]
 800359c:	e006      	b.n	80035ac <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800359e:	4b16      	ldr	r3, [pc, #88]	@ (80035f8 <HAL_GPIO_Init+0x2d0>)
 80035a0:	685a      	ldr	r2, [r3, #4]
 80035a2:	69bb      	ldr	r3, [r7, #24]
 80035a4:	43db      	mvns	r3, r3
 80035a6:	4914      	ldr	r1, [pc, #80]	@ (80035f8 <HAL_GPIO_Init+0x2d0>)
 80035a8:	4013      	ands	r3, r2
 80035aa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80035ac:	683b      	ldr	r3, [r7, #0]
 80035ae:	685b      	ldr	r3, [r3, #4]
 80035b0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d021      	beq.n	80035fc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80035b8:	4b0f      	ldr	r3, [pc, #60]	@ (80035f8 <HAL_GPIO_Init+0x2d0>)
 80035ba:	681a      	ldr	r2, [r3, #0]
 80035bc:	490e      	ldr	r1, [pc, #56]	@ (80035f8 <HAL_GPIO_Init+0x2d0>)
 80035be:	69bb      	ldr	r3, [r7, #24]
 80035c0:	4313      	orrs	r3, r2
 80035c2:	600b      	str	r3, [r1, #0]
 80035c4:	e021      	b.n	800360a <HAL_GPIO_Init+0x2e2>
 80035c6:	bf00      	nop
 80035c8:	10320000 	.word	0x10320000
 80035cc:	10310000 	.word	0x10310000
 80035d0:	10220000 	.word	0x10220000
 80035d4:	10210000 	.word	0x10210000
 80035d8:	10120000 	.word	0x10120000
 80035dc:	10110000 	.word	0x10110000
 80035e0:	40021000 	.word	0x40021000
 80035e4:	40010000 	.word	0x40010000
 80035e8:	40010800 	.word	0x40010800
 80035ec:	40010c00 	.word	0x40010c00
 80035f0:	40011000 	.word	0x40011000
 80035f4:	40011400 	.word	0x40011400
 80035f8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80035fc:	4b0b      	ldr	r3, [pc, #44]	@ (800362c <HAL_GPIO_Init+0x304>)
 80035fe:	681a      	ldr	r2, [r3, #0]
 8003600:	69bb      	ldr	r3, [r7, #24]
 8003602:	43db      	mvns	r3, r3
 8003604:	4909      	ldr	r1, [pc, #36]	@ (800362c <HAL_GPIO_Init+0x304>)
 8003606:	4013      	ands	r3, r2
 8003608:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800360a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800360c:	3301      	adds	r3, #1
 800360e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	681a      	ldr	r2, [r3, #0]
 8003614:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003616:	fa22 f303 	lsr.w	r3, r2, r3
 800361a:	2b00      	cmp	r3, #0
 800361c:	f47f ae8e 	bne.w	800333c <HAL_GPIO_Init+0x14>
  }
}
 8003620:	bf00      	nop
 8003622:	bf00      	nop
 8003624:	372c      	adds	r7, #44	@ 0x2c
 8003626:	46bd      	mov	sp, r7
 8003628:	bc80      	pop	{r7}
 800362a:	4770      	bx	lr
 800362c:	40010400 	.word	0x40010400

08003630 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003630:	b480      	push	{r7}
 8003632:	b083      	sub	sp, #12
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]
 8003638:	460b      	mov	r3, r1
 800363a:	807b      	strh	r3, [r7, #2]
 800363c:	4613      	mov	r3, r2
 800363e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003640:	787b      	ldrb	r3, [r7, #1]
 8003642:	2b00      	cmp	r3, #0
 8003644:	d003      	beq.n	800364e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003646:	887a      	ldrh	r2, [r7, #2]
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800364c:	e003      	b.n	8003656 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800364e:	887b      	ldrh	r3, [r7, #2]
 8003650:	041a      	lsls	r2, r3, #16
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	611a      	str	r2, [r3, #16]
}
 8003656:	bf00      	nop
 8003658:	370c      	adds	r7, #12
 800365a:	46bd      	mov	sp, r7
 800365c:	bc80      	pop	{r7}
 800365e:	4770      	bx	lr

08003660 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003660:	b580      	push	{r7, lr}
 8003662:	b082      	sub	sp, #8
 8003664:	af00      	add	r7, sp, #0
 8003666:	4603      	mov	r3, r0
 8003668:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800366a:	4b08      	ldr	r3, [pc, #32]	@ (800368c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800366c:	695a      	ldr	r2, [r3, #20]
 800366e:	88fb      	ldrh	r3, [r7, #6]
 8003670:	4013      	ands	r3, r2
 8003672:	2b00      	cmp	r3, #0
 8003674:	d006      	beq.n	8003684 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003676:	4a05      	ldr	r2, [pc, #20]	@ (800368c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003678:	88fb      	ldrh	r3, [r7, #6]
 800367a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800367c:	88fb      	ldrh	r3, [r7, #6]
 800367e:	4618      	mov	r0, r3
 8003680:	f004 fdda 	bl	8008238 <HAL_GPIO_EXTI_Callback>
  }
}
 8003684:	bf00      	nop
 8003686:	3708      	adds	r7, #8
 8003688:	46bd      	mov	sp, r7
 800368a:	bd80      	pop	{r7, pc}
 800368c:	40010400 	.word	0x40010400

08003690 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	b084      	sub	sp, #16
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	2b00      	cmp	r3, #0
 800369c:	d101      	bne.n	80036a2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800369e:	2301      	movs	r3, #1
 80036a0:	e12b      	b.n	80038fa <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80036a8:	b2db      	uxtb	r3, r3
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d106      	bne.n	80036bc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	2200      	movs	r2, #0
 80036b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80036b6:	6878      	ldr	r0, [r7, #4]
 80036b8:	f7fe f8b6 	bl	8001828 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	2224      	movs	r2, #36	@ 0x24
 80036c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	681a      	ldr	r2, [r3, #0]
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f022 0201 	bic.w	r2, r2, #1
 80036d2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	681a      	ldr	r2, [r3, #0]
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80036e2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	681a      	ldr	r2, [r3, #0]
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80036f2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80036f4:	f003 f960 	bl	80069b8 <HAL_RCC_GetPCLK1Freq>
 80036f8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	685b      	ldr	r3, [r3, #4]
 80036fe:	4a81      	ldr	r2, [pc, #516]	@ (8003904 <HAL_I2C_Init+0x274>)
 8003700:	4293      	cmp	r3, r2
 8003702:	d807      	bhi.n	8003714 <HAL_I2C_Init+0x84>
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	4a80      	ldr	r2, [pc, #512]	@ (8003908 <HAL_I2C_Init+0x278>)
 8003708:	4293      	cmp	r3, r2
 800370a:	bf94      	ite	ls
 800370c:	2301      	movls	r3, #1
 800370e:	2300      	movhi	r3, #0
 8003710:	b2db      	uxtb	r3, r3
 8003712:	e006      	b.n	8003722 <HAL_I2C_Init+0x92>
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	4a7d      	ldr	r2, [pc, #500]	@ (800390c <HAL_I2C_Init+0x27c>)
 8003718:	4293      	cmp	r3, r2
 800371a:	bf94      	ite	ls
 800371c:	2301      	movls	r3, #1
 800371e:	2300      	movhi	r3, #0
 8003720:	b2db      	uxtb	r3, r3
 8003722:	2b00      	cmp	r3, #0
 8003724:	d001      	beq.n	800372a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003726:	2301      	movs	r3, #1
 8003728:	e0e7      	b.n	80038fa <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	4a78      	ldr	r2, [pc, #480]	@ (8003910 <HAL_I2C_Init+0x280>)
 800372e:	fba2 2303 	umull	r2, r3, r2, r3
 8003732:	0c9b      	lsrs	r3, r3, #18
 8003734:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	685b      	ldr	r3, [r3, #4]
 800373c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	68ba      	ldr	r2, [r7, #8]
 8003746:	430a      	orrs	r2, r1
 8003748:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	6a1b      	ldr	r3, [r3, #32]
 8003750:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	685b      	ldr	r3, [r3, #4]
 8003758:	4a6a      	ldr	r2, [pc, #424]	@ (8003904 <HAL_I2C_Init+0x274>)
 800375a:	4293      	cmp	r3, r2
 800375c:	d802      	bhi.n	8003764 <HAL_I2C_Init+0xd4>
 800375e:	68bb      	ldr	r3, [r7, #8]
 8003760:	3301      	adds	r3, #1
 8003762:	e009      	b.n	8003778 <HAL_I2C_Init+0xe8>
 8003764:	68bb      	ldr	r3, [r7, #8]
 8003766:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800376a:	fb02 f303 	mul.w	r3, r2, r3
 800376e:	4a69      	ldr	r2, [pc, #420]	@ (8003914 <HAL_I2C_Init+0x284>)
 8003770:	fba2 2303 	umull	r2, r3, r2, r3
 8003774:	099b      	lsrs	r3, r3, #6
 8003776:	3301      	adds	r3, #1
 8003778:	687a      	ldr	r2, [r7, #4]
 800377a:	6812      	ldr	r2, [r2, #0]
 800377c:	430b      	orrs	r3, r1
 800377e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	69db      	ldr	r3, [r3, #28]
 8003786:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800378a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	685b      	ldr	r3, [r3, #4]
 8003792:	495c      	ldr	r1, [pc, #368]	@ (8003904 <HAL_I2C_Init+0x274>)
 8003794:	428b      	cmp	r3, r1
 8003796:	d819      	bhi.n	80037cc <HAL_I2C_Init+0x13c>
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	1e59      	subs	r1, r3, #1
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	685b      	ldr	r3, [r3, #4]
 80037a0:	005b      	lsls	r3, r3, #1
 80037a2:	fbb1 f3f3 	udiv	r3, r1, r3
 80037a6:	1c59      	adds	r1, r3, #1
 80037a8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80037ac:	400b      	ands	r3, r1
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d00a      	beq.n	80037c8 <HAL_I2C_Init+0x138>
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	1e59      	subs	r1, r3, #1
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	685b      	ldr	r3, [r3, #4]
 80037ba:	005b      	lsls	r3, r3, #1
 80037bc:	fbb1 f3f3 	udiv	r3, r1, r3
 80037c0:	3301      	adds	r3, #1
 80037c2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80037c6:	e051      	b.n	800386c <HAL_I2C_Init+0x1dc>
 80037c8:	2304      	movs	r3, #4
 80037ca:	e04f      	b.n	800386c <HAL_I2C_Init+0x1dc>
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	689b      	ldr	r3, [r3, #8]
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d111      	bne.n	80037f8 <HAL_I2C_Init+0x168>
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	1e58      	subs	r0, r3, #1
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	6859      	ldr	r1, [r3, #4]
 80037dc:	460b      	mov	r3, r1
 80037de:	005b      	lsls	r3, r3, #1
 80037e0:	440b      	add	r3, r1
 80037e2:	fbb0 f3f3 	udiv	r3, r0, r3
 80037e6:	3301      	adds	r3, #1
 80037e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	bf0c      	ite	eq
 80037f0:	2301      	moveq	r3, #1
 80037f2:	2300      	movne	r3, #0
 80037f4:	b2db      	uxtb	r3, r3
 80037f6:	e012      	b.n	800381e <HAL_I2C_Init+0x18e>
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	1e58      	subs	r0, r3, #1
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	6859      	ldr	r1, [r3, #4]
 8003800:	460b      	mov	r3, r1
 8003802:	009b      	lsls	r3, r3, #2
 8003804:	440b      	add	r3, r1
 8003806:	0099      	lsls	r1, r3, #2
 8003808:	440b      	add	r3, r1
 800380a:	fbb0 f3f3 	udiv	r3, r0, r3
 800380e:	3301      	adds	r3, #1
 8003810:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003814:	2b00      	cmp	r3, #0
 8003816:	bf0c      	ite	eq
 8003818:	2301      	moveq	r3, #1
 800381a:	2300      	movne	r3, #0
 800381c:	b2db      	uxtb	r3, r3
 800381e:	2b00      	cmp	r3, #0
 8003820:	d001      	beq.n	8003826 <HAL_I2C_Init+0x196>
 8003822:	2301      	movs	r3, #1
 8003824:	e022      	b.n	800386c <HAL_I2C_Init+0x1dc>
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	689b      	ldr	r3, [r3, #8]
 800382a:	2b00      	cmp	r3, #0
 800382c:	d10e      	bne.n	800384c <HAL_I2C_Init+0x1bc>
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	1e58      	subs	r0, r3, #1
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	6859      	ldr	r1, [r3, #4]
 8003836:	460b      	mov	r3, r1
 8003838:	005b      	lsls	r3, r3, #1
 800383a:	440b      	add	r3, r1
 800383c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003840:	3301      	adds	r3, #1
 8003842:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003846:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800384a:	e00f      	b.n	800386c <HAL_I2C_Init+0x1dc>
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	1e58      	subs	r0, r3, #1
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	6859      	ldr	r1, [r3, #4]
 8003854:	460b      	mov	r3, r1
 8003856:	009b      	lsls	r3, r3, #2
 8003858:	440b      	add	r3, r1
 800385a:	0099      	lsls	r1, r3, #2
 800385c:	440b      	add	r3, r1
 800385e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003862:	3301      	adds	r3, #1
 8003864:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003868:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800386c:	6879      	ldr	r1, [r7, #4]
 800386e:	6809      	ldr	r1, [r1, #0]
 8003870:	4313      	orrs	r3, r2
 8003872:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	69da      	ldr	r2, [r3, #28]
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6a1b      	ldr	r3, [r3, #32]
 8003886:	431a      	orrs	r2, r3
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	430a      	orrs	r2, r1
 800388e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	689b      	ldr	r3, [r3, #8]
 8003896:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800389a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800389e:	687a      	ldr	r2, [r7, #4]
 80038a0:	6911      	ldr	r1, [r2, #16]
 80038a2:	687a      	ldr	r2, [r7, #4]
 80038a4:	68d2      	ldr	r2, [r2, #12]
 80038a6:	4311      	orrs	r1, r2
 80038a8:	687a      	ldr	r2, [r7, #4]
 80038aa:	6812      	ldr	r2, [r2, #0]
 80038ac:	430b      	orrs	r3, r1
 80038ae:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	68db      	ldr	r3, [r3, #12]
 80038b6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	695a      	ldr	r2, [r3, #20]
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	699b      	ldr	r3, [r3, #24]
 80038c2:	431a      	orrs	r2, r3
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	430a      	orrs	r2, r1
 80038ca:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	681a      	ldr	r2, [r3, #0]
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f042 0201 	orr.w	r2, r2, #1
 80038da:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	2200      	movs	r2, #0
 80038e0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	2220      	movs	r2, #32
 80038e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	2200      	movs	r2, #0
 80038ee:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2200      	movs	r2, #0
 80038f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80038f8:	2300      	movs	r3, #0
}
 80038fa:	4618      	mov	r0, r3
 80038fc:	3710      	adds	r7, #16
 80038fe:	46bd      	mov	sp, r7
 8003900:	bd80      	pop	{r7, pc}
 8003902:	bf00      	nop
 8003904:	000186a0 	.word	0x000186a0
 8003908:	001e847f 	.word	0x001e847f
 800390c:	003d08ff 	.word	0x003d08ff
 8003910:	431bde83 	.word	0x431bde83
 8003914:	10624dd3 	.word	0x10624dd3

08003918 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8003918:	b480      	push	{r7}
 800391a:	b083      	sub	sp, #12
 800391c:	af00      	add	r7, sp, #0
 800391e:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	695b      	ldr	r3, [r3, #20]
 8003926:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800392a:	2b80      	cmp	r3, #128	@ 0x80
 800392c:	d103      	bne.n	8003936 <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	2200      	movs	r2, #0
 8003934:	611a      	str	r2, [r3, #16]
  }
}
 8003936:	bf00      	nop
 8003938:	370c      	adds	r7, #12
 800393a:	46bd      	mov	sp, r7
 800393c:	bc80      	pop	{r7}
 800393e:	4770      	bx	lr

08003940 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003940:	b580      	push	{r7, lr}
 8003942:	b088      	sub	sp, #32
 8003944:	af02      	add	r7, sp, #8
 8003946:	60f8      	str	r0, [r7, #12]
 8003948:	607a      	str	r2, [r7, #4]
 800394a:	461a      	mov	r2, r3
 800394c:	460b      	mov	r3, r1
 800394e:	817b      	strh	r3, [r7, #10]
 8003950:	4613      	mov	r3, r2
 8003952:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003954:	f7fe f9a6 	bl	8001ca4 <HAL_GetTick>
 8003958:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003960:	b2db      	uxtb	r3, r3
 8003962:	2b20      	cmp	r3, #32
 8003964:	f040 80e0 	bne.w	8003b28 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003968:	697b      	ldr	r3, [r7, #20]
 800396a:	9300      	str	r3, [sp, #0]
 800396c:	2319      	movs	r3, #25
 800396e:	2201      	movs	r2, #1
 8003970:	4970      	ldr	r1, [pc, #448]	@ (8003b34 <HAL_I2C_Master_Transmit+0x1f4>)
 8003972:	68f8      	ldr	r0, [r7, #12]
 8003974:	f002 f9c8 	bl	8005d08 <I2C_WaitOnFlagUntilTimeout>
 8003978:	4603      	mov	r3, r0
 800397a:	2b00      	cmp	r3, #0
 800397c:	d001      	beq.n	8003982 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800397e:	2302      	movs	r3, #2
 8003980:	e0d3      	b.n	8003b2a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003988:	2b01      	cmp	r3, #1
 800398a:	d101      	bne.n	8003990 <HAL_I2C_Master_Transmit+0x50>
 800398c:	2302      	movs	r3, #2
 800398e:	e0cc      	b.n	8003b2a <HAL_I2C_Master_Transmit+0x1ea>
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	2201      	movs	r2, #1
 8003994:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f003 0301 	and.w	r3, r3, #1
 80039a2:	2b01      	cmp	r3, #1
 80039a4:	d007      	beq.n	80039b6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	681a      	ldr	r2, [r3, #0]
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f042 0201 	orr.w	r2, r2, #1
 80039b4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	681a      	ldr	r2, [r3, #0]
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80039c4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	2221      	movs	r2, #33	@ 0x21
 80039ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	2210      	movs	r2, #16
 80039d2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	2200      	movs	r2, #0
 80039da:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	687a      	ldr	r2, [r7, #4]
 80039e0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	893a      	ldrh	r2, [r7, #8]
 80039e6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039ec:	b29a      	uxth	r2, r3
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	4a50      	ldr	r2, [pc, #320]	@ (8003b38 <HAL_I2C_Master_Transmit+0x1f8>)
 80039f6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80039f8:	8979      	ldrh	r1, [r7, #10]
 80039fa:	697b      	ldr	r3, [r7, #20]
 80039fc:	6a3a      	ldr	r2, [r7, #32]
 80039fe:	68f8      	ldr	r0, [r7, #12]
 8003a00:	f001 ff8a 	bl	8005918 <I2C_MasterRequestWrite>
 8003a04:	4603      	mov	r3, r0
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d001      	beq.n	8003a0e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	e08d      	b.n	8003b2a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a0e:	2300      	movs	r3, #0
 8003a10:	613b      	str	r3, [r7, #16]
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	695b      	ldr	r3, [r3, #20]
 8003a18:	613b      	str	r3, [r7, #16]
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	699b      	ldr	r3, [r3, #24]
 8003a20:	613b      	str	r3, [r7, #16]
 8003a22:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003a24:	e066      	b.n	8003af4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a26:	697a      	ldr	r2, [r7, #20]
 8003a28:	6a39      	ldr	r1, [r7, #32]
 8003a2a:	68f8      	ldr	r0, [r7, #12]
 8003a2c:	f002 fa86 	bl	8005f3c <I2C_WaitOnTXEFlagUntilTimeout>
 8003a30:	4603      	mov	r3, r0
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d00d      	beq.n	8003a52 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a3a:	2b04      	cmp	r3, #4
 8003a3c:	d107      	bne.n	8003a4e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	681a      	ldr	r2, [r3, #0]
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a4c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003a4e:	2301      	movs	r3, #1
 8003a50:	e06b      	b.n	8003b2a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a56:	781a      	ldrb	r2, [r3, #0]
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a62:	1c5a      	adds	r2, r3, #1
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a6c:	b29b      	uxth	r3, r3
 8003a6e:	3b01      	subs	r3, #1
 8003a70:	b29a      	uxth	r2, r3
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a7a:	3b01      	subs	r3, #1
 8003a7c:	b29a      	uxth	r2, r3
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	695b      	ldr	r3, [r3, #20]
 8003a88:	f003 0304 	and.w	r3, r3, #4
 8003a8c:	2b04      	cmp	r3, #4
 8003a8e:	d11b      	bne.n	8003ac8 <HAL_I2C_Master_Transmit+0x188>
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d017      	beq.n	8003ac8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a9c:	781a      	ldrb	r2, [r3, #0]
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aa8:	1c5a      	adds	r2, r3, #1
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ab2:	b29b      	uxth	r3, r3
 8003ab4:	3b01      	subs	r3, #1
 8003ab6:	b29a      	uxth	r2, r3
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ac0:	3b01      	subs	r3, #1
 8003ac2:	b29a      	uxth	r2, r3
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ac8:	697a      	ldr	r2, [r7, #20]
 8003aca:	6a39      	ldr	r1, [r7, #32]
 8003acc:	68f8      	ldr	r0, [r7, #12]
 8003ace:	f002 fa7d 	bl	8005fcc <I2C_WaitOnBTFFlagUntilTimeout>
 8003ad2:	4603      	mov	r3, r0
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d00d      	beq.n	8003af4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003adc:	2b04      	cmp	r3, #4
 8003ade:	d107      	bne.n	8003af0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	681a      	ldr	r2, [r3, #0]
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003aee:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003af0:	2301      	movs	r3, #1
 8003af2:	e01a      	b.n	8003b2a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d194      	bne.n	8003a26 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	681a      	ldr	r2, [r3, #0]
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b0a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	2220      	movs	r2, #32
 8003b10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	2200      	movs	r2, #0
 8003b18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	2200      	movs	r2, #0
 8003b20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003b24:	2300      	movs	r3, #0
 8003b26:	e000      	b.n	8003b2a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003b28:	2302      	movs	r3, #2
  }
}
 8003b2a:	4618      	mov	r0, r3
 8003b2c:	3718      	adds	r7, #24
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	bd80      	pop	{r7, pc}
 8003b32:	bf00      	nop
 8003b34:	00100002 	.word	0x00100002
 8003b38:	ffff0000 	.word	0xffff0000

08003b3c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b08c      	sub	sp, #48	@ 0x30
 8003b40:	af02      	add	r7, sp, #8
 8003b42:	60f8      	str	r0, [r7, #12]
 8003b44:	607a      	str	r2, [r7, #4]
 8003b46:	461a      	mov	r2, r3
 8003b48:	460b      	mov	r3, r1
 8003b4a:	817b      	strh	r3, [r7, #10]
 8003b4c:	4613      	mov	r3, r2
 8003b4e:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8003b50:	2300      	movs	r3, #0
 8003b52:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003b54:	f7fe f8a6 	bl	8001ca4 <HAL_GetTick>
 8003b58:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b60:	b2db      	uxtb	r3, r3
 8003b62:	2b20      	cmp	r3, #32
 8003b64:	f040 824b 	bne.w	8003ffe <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003b68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b6a:	9300      	str	r3, [sp, #0]
 8003b6c:	2319      	movs	r3, #25
 8003b6e:	2201      	movs	r2, #1
 8003b70:	497f      	ldr	r1, [pc, #508]	@ (8003d70 <HAL_I2C_Master_Receive+0x234>)
 8003b72:	68f8      	ldr	r0, [r7, #12]
 8003b74:	f002 f8c8 	bl	8005d08 <I2C_WaitOnFlagUntilTimeout>
 8003b78:	4603      	mov	r3, r0
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d001      	beq.n	8003b82 <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8003b7e:	2302      	movs	r3, #2
 8003b80:	e23e      	b.n	8004000 <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003b88:	2b01      	cmp	r3, #1
 8003b8a:	d101      	bne.n	8003b90 <HAL_I2C_Master_Receive+0x54>
 8003b8c:	2302      	movs	r3, #2
 8003b8e:	e237      	b.n	8004000 <HAL_I2C_Master_Receive+0x4c4>
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	2201      	movs	r2, #1
 8003b94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f003 0301 	and.w	r3, r3, #1
 8003ba2:	2b01      	cmp	r3, #1
 8003ba4:	d007      	beq.n	8003bb6 <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	681a      	ldr	r2, [r3, #0]
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f042 0201 	orr.w	r2, r2, #1
 8003bb4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	681a      	ldr	r2, [r3, #0]
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003bc4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	2222      	movs	r2, #34	@ 0x22
 8003bca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	2210      	movs	r2, #16
 8003bd2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	2200      	movs	r2, #0
 8003bda:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	687a      	ldr	r2, [r7, #4]
 8003be0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	893a      	ldrh	r2, [r7, #8]
 8003be6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bec:	b29a      	uxth	r2, r3
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	4a5f      	ldr	r2, [pc, #380]	@ (8003d74 <HAL_I2C_Master_Receive+0x238>)
 8003bf6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003bf8:	8979      	ldrh	r1, [r7, #10]
 8003bfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bfc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003bfe:	68f8      	ldr	r0, [r7, #12]
 8003c00:	f001 ff0c 	bl	8005a1c <I2C_MasterRequestRead>
 8003c04:	4603      	mov	r3, r0
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d001      	beq.n	8003c0e <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 8003c0a:	2301      	movs	r3, #1
 8003c0c:	e1f8      	b.n	8004000 <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d113      	bne.n	8003c3e <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c16:	2300      	movs	r3, #0
 8003c18:	61fb      	str	r3, [r7, #28]
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	695b      	ldr	r3, [r3, #20]
 8003c20:	61fb      	str	r3, [r7, #28]
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	699b      	ldr	r3, [r3, #24]
 8003c28:	61fb      	str	r3, [r7, #28]
 8003c2a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	681a      	ldr	r2, [r3, #0]
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c3a:	601a      	str	r2, [r3, #0]
 8003c3c:	e1cc      	b.n	8003fd8 <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c42:	2b01      	cmp	r3, #1
 8003c44:	d11e      	bne.n	8003c84 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	681a      	ldr	r2, [r3, #0]
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003c54:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003c56:	b672      	cpsid	i
}
 8003c58:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c5a:	2300      	movs	r3, #0
 8003c5c:	61bb      	str	r3, [r7, #24]
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	695b      	ldr	r3, [r3, #20]
 8003c64:	61bb      	str	r3, [r7, #24]
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	699b      	ldr	r3, [r3, #24]
 8003c6c:	61bb      	str	r3, [r7, #24]
 8003c6e:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	681a      	ldr	r2, [r3, #0]
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c7e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003c80:	b662      	cpsie	i
}
 8003c82:	e035      	b.n	8003cf0 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c88:	2b02      	cmp	r3, #2
 8003c8a:	d11e      	bne.n	8003cca <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	681a      	ldr	r2, [r3, #0]
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003c9a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003c9c:	b672      	cpsid	i
}
 8003c9e:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	617b      	str	r3, [r7, #20]
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	695b      	ldr	r3, [r3, #20]
 8003caa:	617b      	str	r3, [r7, #20]
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	699b      	ldr	r3, [r3, #24]
 8003cb2:	617b      	str	r3, [r7, #20]
 8003cb4:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	681a      	ldr	r2, [r3, #0]
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003cc4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003cc6:	b662      	cpsie	i
}
 8003cc8:	e012      	b.n	8003cf0 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	681a      	ldr	r2, [r3, #0]
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003cd8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003cda:	2300      	movs	r3, #0
 8003cdc:	613b      	str	r3, [r7, #16]
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	695b      	ldr	r3, [r3, #20]
 8003ce4:	613b      	str	r3, [r7, #16]
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	699b      	ldr	r3, [r3, #24]
 8003cec:	613b      	str	r3, [r7, #16]
 8003cee:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8003cf0:	e172      	b.n	8003fd8 <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003cf6:	2b03      	cmp	r3, #3
 8003cf8:	f200 811f 	bhi.w	8003f3a <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d00:	2b01      	cmp	r3, #1
 8003d02:	d123      	bne.n	8003d4c <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003d04:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d06:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003d08:	68f8      	ldr	r0, [r7, #12]
 8003d0a:	f002 f9d9 	bl	80060c0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003d0e:	4603      	mov	r3, r0
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d001      	beq.n	8003d18 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8003d14:	2301      	movs	r3, #1
 8003d16:	e173      	b.n	8004000 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	691a      	ldr	r2, [r3, #16]
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d22:	b2d2      	uxtb	r2, r2
 8003d24:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d2a:	1c5a      	adds	r2, r3, #1
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d34:	3b01      	subs	r3, #1
 8003d36:	b29a      	uxth	r2, r3
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d40:	b29b      	uxth	r3, r3
 8003d42:	3b01      	subs	r3, #1
 8003d44:	b29a      	uxth	r2, r3
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003d4a:	e145      	b.n	8003fd8 <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d50:	2b02      	cmp	r3, #2
 8003d52:	d152      	bne.n	8003dfa <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003d54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d56:	9300      	str	r3, [sp, #0]
 8003d58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d5a:	2200      	movs	r2, #0
 8003d5c:	4906      	ldr	r1, [pc, #24]	@ (8003d78 <HAL_I2C_Master_Receive+0x23c>)
 8003d5e:	68f8      	ldr	r0, [r7, #12]
 8003d60:	f001 ffd2 	bl	8005d08 <I2C_WaitOnFlagUntilTimeout>
 8003d64:	4603      	mov	r3, r0
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d008      	beq.n	8003d7c <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 8003d6a:	2301      	movs	r3, #1
 8003d6c:	e148      	b.n	8004000 <HAL_I2C_Master_Receive+0x4c4>
 8003d6e:	bf00      	nop
 8003d70:	00100002 	.word	0x00100002
 8003d74:	ffff0000 	.word	0xffff0000
 8003d78:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8003d7c:	b672      	cpsid	i
}
 8003d7e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	681a      	ldr	r2, [r3, #0]
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d8e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	691a      	ldr	r2, [r3, #16]
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d9a:	b2d2      	uxtb	r2, r2
 8003d9c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003da2:	1c5a      	adds	r2, r3, #1
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dac:	3b01      	subs	r3, #1
 8003dae:	b29a      	uxth	r2, r3
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003db8:	b29b      	uxth	r3, r3
 8003dba:	3b01      	subs	r3, #1
 8003dbc:	b29a      	uxth	r2, r3
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003dc2:	b662      	cpsie	i
}
 8003dc4:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	691a      	ldr	r2, [r3, #16]
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dd0:	b2d2      	uxtb	r2, r2
 8003dd2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dd8:	1c5a      	adds	r2, r3, #1
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003de2:	3b01      	subs	r3, #1
 8003de4:	b29a      	uxth	r2, r3
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003dee:	b29b      	uxth	r3, r3
 8003df0:	3b01      	subs	r3, #1
 8003df2:	b29a      	uxth	r2, r3
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003df8:	e0ee      	b.n	8003fd8 <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003dfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dfc:	9300      	str	r3, [sp, #0]
 8003dfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e00:	2200      	movs	r2, #0
 8003e02:	4981      	ldr	r1, [pc, #516]	@ (8004008 <HAL_I2C_Master_Receive+0x4cc>)
 8003e04:	68f8      	ldr	r0, [r7, #12]
 8003e06:	f001 ff7f 	bl	8005d08 <I2C_WaitOnFlagUntilTimeout>
 8003e0a:	4603      	mov	r3, r0
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d001      	beq.n	8003e14 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8003e10:	2301      	movs	r3, #1
 8003e12:	e0f5      	b.n	8004000 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	681a      	ldr	r2, [r3, #0]
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003e22:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003e24:	b672      	cpsid	i
}
 8003e26:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	691a      	ldr	r2, [r3, #16]
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e32:	b2d2      	uxtb	r2, r2
 8003e34:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e3a:	1c5a      	adds	r2, r3, #1
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e44:	3b01      	subs	r3, #1
 8003e46:	b29a      	uxth	r2, r3
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e50:	b29b      	uxth	r3, r3
 8003e52:	3b01      	subs	r3, #1
 8003e54:	b29a      	uxth	r2, r3
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003e5a:	4b6c      	ldr	r3, [pc, #432]	@ (800400c <HAL_I2C_Master_Receive+0x4d0>)
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	08db      	lsrs	r3, r3, #3
 8003e60:	4a6b      	ldr	r2, [pc, #428]	@ (8004010 <HAL_I2C_Master_Receive+0x4d4>)
 8003e62:	fba2 2303 	umull	r2, r3, r2, r3
 8003e66:	0a1a      	lsrs	r2, r3, #8
 8003e68:	4613      	mov	r3, r2
 8003e6a:	009b      	lsls	r3, r3, #2
 8003e6c:	4413      	add	r3, r2
 8003e6e:	00da      	lsls	r2, r3, #3
 8003e70:	1ad3      	subs	r3, r2, r3
 8003e72:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8003e74:	6a3b      	ldr	r3, [r7, #32]
 8003e76:	3b01      	subs	r3, #1
 8003e78:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8003e7a:	6a3b      	ldr	r3, [r7, #32]
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d118      	bne.n	8003eb2 <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	2200      	movs	r2, #0
 8003e84:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	2220      	movs	r2, #32
 8003e8a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	2200      	movs	r2, #0
 8003e92:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e9a:	f043 0220 	orr.w	r2, r3, #32
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8003ea2:	b662      	cpsie	i
}
 8003ea4:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 8003eae:	2301      	movs	r3, #1
 8003eb0:	e0a6      	b.n	8004000 <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	695b      	ldr	r3, [r3, #20]
 8003eb8:	f003 0304 	and.w	r3, r3, #4
 8003ebc:	2b04      	cmp	r3, #4
 8003ebe:	d1d9      	bne.n	8003e74 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	681a      	ldr	r2, [r3, #0]
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ece:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	691a      	ldr	r2, [r3, #16]
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eda:	b2d2      	uxtb	r2, r2
 8003edc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ee2:	1c5a      	adds	r2, r3, #1
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003eec:	3b01      	subs	r3, #1
 8003eee:	b29a      	uxth	r2, r3
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ef8:	b29b      	uxth	r3, r3
 8003efa:	3b01      	subs	r3, #1
 8003efc:	b29a      	uxth	r2, r3
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003f02:	b662      	cpsie	i
}
 8003f04:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	691a      	ldr	r2, [r3, #16]
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f10:	b2d2      	uxtb	r2, r2
 8003f12:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f18:	1c5a      	adds	r2, r3, #1
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f22:	3b01      	subs	r3, #1
 8003f24:	b29a      	uxth	r2, r3
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f2e:	b29b      	uxth	r3, r3
 8003f30:	3b01      	subs	r3, #1
 8003f32:	b29a      	uxth	r2, r3
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003f38:	e04e      	b.n	8003fd8 <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003f3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f3c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003f3e:	68f8      	ldr	r0, [r7, #12]
 8003f40:	f002 f8be 	bl	80060c0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003f44:	4603      	mov	r3, r0
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d001      	beq.n	8003f4e <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 8003f4a:	2301      	movs	r3, #1
 8003f4c:	e058      	b.n	8004000 <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	691a      	ldr	r2, [r3, #16]
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f58:	b2d2      	uxtb	r2, r2
 8003f5a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f60:	1c5a      	adds	r2, r3, #1
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f6a:	3b01      	subs	r3, #1
 8003f6c:	b29a      	uxth	r2, r3
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f76:	b29b      	uxth	r3, r3
 8003f78:	3b01      	subs	r3, #1
 8003f7a:	b29a      	uxth	r2, r3
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	695b      	ldr	r3, [r3, #20]
 8003f86:	f003 0304 	and.w	r3, r3, #4
 8003f8a:	2b04      	cmp	r3, #4
 8003f8c:	d124      	bne.n	8003fd8 <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f92:	2b03      	cmp	r3, #3
 8003f94:	d107      	bne.n	8003fa6 <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	681a      	ldr	r2, [r3, #0]
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003fa4:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	691a      	ldr	r2, [r3, #16]
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fb0:	b2d2      	uxtb	r2, r2
 8003fb2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fb8:	1c5a      	adds	r2, r3, #1
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fc2:	3b01      	subs	r3, #1
 8003fc4:	b29a      	uxth	r2, r3
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fce:	b29b      	uxth	r3, r3
 8003fd0:	3b01      	subs	r3, #1
 8003fd2:	b29a      	uxth	r2, r3
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	f47f ae88 	bne.w	8003cf2 <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	2220      	movs	r2, #32
 8003fe6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	2200      	movs	r2, #0
 8003fee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	e000      	b.n	8004000 <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 8003ffe:	2302      	movs	r3, #2
  }
}
 8004000:	4618      	mov	r0, r3
 8004002:	3728      	adds	r7, #40	@ 0x28
 8004004:	46bd      	mov	sp, r7
 8004006:	bd80      	pop	{r7, pc}
 8004008:	00010004 	.word	0x00010004
 800400c:	20000000 	.word	0x20000000
 8004010:	14f8b589 	.word	0x14f8b589

08004014 <HAL_I2C_Master_Transmit_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 8004014:	b480      	push	{r7}
 8004016:	b087      	sub	sp, #28
 8004018:	af00      	add	r7, sp, #0
 800401a:	60f8      	str	r0, [r7, #12]
 800401c:	607a      	str	r2, [r7, #4]
 800401e:	461a      	mov	r2, r3
 8004020:	460b      	mov	r3, r1
 8004022:	817b      	strh	r3, [r7, #10]
 8004024:	4613      	mov	r3, r2
 8004026:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8004028:	2300      	movs	r3, #0
 800402a:	617b      	str	r3, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004032:	b2db      	uxtb	r3, r3
 8004034:	2b20      	cmp	r3, #32
 8004036:	f040 8081 	bne.w	800413c <HAL_I2C_Master_Transmit_IT+0x128>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 800403a:	4b43      	ldr	r3, [pc, #268]	@ (8004148 <HAL_I2C_Master_Transmit_IT+0x134>)
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	08db      	lsrs	r3, r3, #3
 8004040:	4a42      	ldr	r2, [pc, #264]	@ (800414c <HAL_I2C_Master_Transmit_IT+0x138>)
 8004042:	fba2 2303 	umull	r2, r3, r2, r3
 8004046:	0a1a      	lsrs	r2, r3, #8
 8004048:	4613      	mov	r3, r2
 800404a:	009b      	lsls	r3, r3, #2
 800404c:	4413      	add	r3, r2
 800404e:	009a      	lsls	r2, r3, #2
 8004050:	4413      	add	r3, r2
 8004052:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 8004054:	697b      	ldr	r3, [r7, #20]
 8004056:	3b01      	subs	r3, #1
 8004058:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 800405a:	697b      	ldr	r3, [r7, #20]
 800405c:	2b00      	cmp	r3, #0
 800405e:	d112      	bne.n	8004086 <HAL_I2C_Master_Transmit_IT+0x72>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	2200      	movs	r2, #0
 8004064:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	2220      	movs	r2, #32
 800406a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	2200      	movs	r2, #0
 8004072:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800407a:	f043 0220 	orr.w	r2, r3, #32
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 8004082:	2302      	movs	r3, #2
 8004084:	e05b      	b.n	800413e <HAL_I2C_Master_Transmit_IT+0x12a>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	699b      	ldr	r3, [r3, #24]
 800408c:	f003 0302 	and.w	r3, r3, #2
 8004090:	2b02      	cmp	r3, #2
 8004092:	d0df      	beq.n	8004054 <HAL_I2C_Master_Transmit_IT+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800409a:	2b01      	cmp	r3, #1
 800409c:	d101      	bne.n	80040a2 <HAL_I2C_Master_Transmit_IT+0x8e>
 800409e:	2302      	movs	r3, #2
 80040a0:	e04d      	b.n	800413e <HAL_I2C_Master_Transmit_IT+0x12a>
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	2201      	movs	r2, #1
 80040a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f003 0301 	and.w	r3, r3, #1
 80040b4:	2b01      	cmp	r3, #1
 80040b6:	d007      	beq.n	80040c8 <HAL_I2C_Master_Transmit_IT+0xb4>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	681a      	ldr	r2, [r3, #0]
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f042 0201 	orr.w	r2, r2, #1
 80040c6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	681a      	ldr	r2, [r3, #0]
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80040d6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	2221      	movs	r2, #33	@ 0x21
 80040dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	2210      	movs	r2, #16
 80040e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	2200      	movs	r2, #0
 80040ec:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	687a      	ldr	r2, [r7, #4]
 80040f2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	893a      	ldrh	r2, [r7, #8]
 80040f8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040fe:	b29a      	uxth	r2, r3
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	4a12      	ldr	r2, [pc, #72]	@ (8004150 <HAL_I2C_Master_Transmit_IT+0x13c>)
 8004108:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 800410a:	897a      	ldrh	r2, [r7, #10]
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	2200      	movs	r2, #0
 8004114:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Note : The I2C interrupts must be enabled after unlocking current process
              to avoid the risk of I2C interrupt handle execution before current
              process unlock */
    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	685a      	ldr	r2, [r3, #4]
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 8004126:	605a      	str	r2, [r3, #4]

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	681a      	ldr	r2, [r3, #0]
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004136:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8004138:	2300      	movs	r3, #0
 800413a:	e000      	b.n	800413e <HAL_I2C_Master_Transmit_IT+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800413c:	2302      	movs	r3, #2
  }
}
 800413e:	4618      	mov	r0, r3
 8004140:	371c      	adds	r7, #28
 8004142:	46bd      	mov	sp, r7
 8004144:	bc80      	pop	{r7}
 8004146:	4770      	bx	lr
 8004148:	20000000 	.word	0x20000000
 800414c:	14f8b589 	.word	0x14f8b589
 8004150:	ffff0000 	.word	0xffff0000

08004154 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004154:	b580      	push	{r7, lr}
 8004156:	b088      	sub	sp, #32
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 800415c:	2300      	movs	r3, #0
 800415e:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	685b      	ldr	r3, [r3, #4]
 8004166:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800416c:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004174:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800417c:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800417e:	7bfb      	ldrb	r3, [r7, #15]
 8004180:	2b10      	cmp	r3, #16
 8004182:	d003      	beq.n	800418c <HAL_I2C_EV_IRQHandler+0x38>
 8004184:	7bfb      	ldrb	r3, [r7, #15]
 8004186:	2b40      	cmp	r3, #64	@ 0x40
 8004188:	f040 80b1 	bne.w	80042ee <HAL_I2C_EV_IRQHandler+0x19a>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	699b      	ldr	r3, [r3, #24]
 8004192:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	695b      	ldr	r3, [r3, #20]
 800419a:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 800419c:	69fb      	ldr	r3, [r7, #28]
 800419e:	f003 0301 	and.w	r3, r3, #1
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d10d      	bne.n	80041c2 <HAL_I2C_EV_IRQHandler+0x6e>
 80041a6:	693b      	ldr	r3, [r7, #16]
 80041a8:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 80041ac:	d003      	beq.n	80041b6 <HAL_I2C_EV_IRQHandler+0x62>
 80041ae:	693b      	ldr	r3, [r7, #16]
 80041b0:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80041b4:	d101      	bne.n	80041ba <HAL_I2C_EV_IRQHandler+0x66>
 80041b6:	2301      	movs	r3, #1
 80041b8:	e000      	b.n	80041bc <HAL_I2C_EV_IRQHandler+0x68>
 80041ba:	2300      	movs	r3, #0
 80041bc:	2b01      	cmp	r3, #1
 80041be:	f000 8114 	beq.w	80043ea <HAL_I2C_EV_IRQHandler+0x296>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80041c2:	69fb      	ldr	r3, [r7, #28]
 80041c4:	f003 0301 	and.w	r3, r3, #1
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d00b      	beq.n	80041e4 <HAL_I2C_EV_IRQHandler+0x90>
 80041cc:	697b      	ldr	r3, [r7, #20]
 80041ce:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d006      	beq.n	80041e4 <HAL_I2C_EV_IRQHandler+0x90>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 80041d6:	6878      	ldr	r0, [r7, #4]
 80041d8:	f001 fffd 	bl	80061d6 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 80041dc:	6878      	ldr	r0, [r7, #4]
 80041de:	f000 fd78 	bl	8004cd2 <I2C_Master_SB>
 80041e2:	e083      	b.n	80042ec <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80041e4:	69fb      	ldr	r3, [r7, #28]
 80041e6:	f003 0308 	and.w	r3, r3, #8
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d008      	beq.n	8004200 <HAL_I2C_EV_IRQHandler+0xac>
 80041ee:	697b      	ldr	r3, [r7, #20]
 80041f0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d003      	beq.n	8004200 <HAL_I2C_EV_IRQHandler+0xac>
    {
      I2C_Master_ADD10(hi2c);
 80041f8:	6878      	ldr	r0, [r7, #4]
 80041fa:	f000 fdef 	bl	8004ddc <I2C_Master_ADD10>
 80041fe:	e075      	b.n	80042ec <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004200:	69fb      	ldr	r3, [r7, #28]
 8004202:	f003 0302 	and.w	r3, r3, #2
 8004206:	2b00      	cmp	r3, #0
 8004208:	d008      	beq.n	800421c <HAL_I2C_EV_IRQHandler+0xc8>
 800420a:	697b      	ldr	r3, [r7, #20]
 800420c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004210:	2b00      	cmp	r3, #0
 8004212:	d003      	beq.n	800421c <HAL_I2C_EV_IRQHandler+0xc8>
    {
      I2C_Master_ADDR(hi2c);
 8004214:	6878      	ldr	r0, [r7, #4]
 8004216:	f000 fe0a 	bl	8004e2e <I2C_Master_ADDR>
 800421a:	e067      	b.n	80042ec <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 800421c:	69bb      	ldr	r3, [r7, #24]
 800421e:	f003 0304 	and.w	r3, r3, #4
 8004222:	2b00      	cmp	r3, #0
 8004224:	d036      	beq.n	8004294 <HAL_I2C_EV_IRQHandler+0x140>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	685b      	ldr	r3, [r3, #4]
 800422c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004230:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004234:	f000 80db 	beq.w	80043ee <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004238:	69fb      	ldr	r3, [r7, #28]
 800423a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800423e:	2b00      	cmp	r3, #0
 8004240:	d00d      	beq.n	800425e <HAL_I2C_EV_IRQHandler+0x10a>
 8004242:	697b      	ldr	r3, [r7, #20]
 8004244:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004248:	2b00      	cmp	r3, #0
 800424a:	d008      	beq.n	800425e <HAL_I2C_EV_IRQHandler+0x10a>
 800424c:	69fb      	ldr	r3, [r7, #28]
 800424e:	f003 0304 	and.w	r3, r3, #4
 8004252:	2b00      	cmp	r3, #0
 8004254:	d103      	bne.n	800425e <HAL_I2C_EV_IRQHandler+0x10a>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8004256:	6878      	ldr	r0, [r7, #4]
 8004258:	f000 f9d8 	bl	800460c <I2C_MasterTransmit_TXE>
 800425c:	e046      	b.n	80042ec <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800425e:	69fb      	ldr	r3, [r7, #28]
 8004260:	f003 0304 	and.w	r3, r3, #4
 8004264:	2b00      	cmp	r3, #0
 8004266:	f000 80c2 	beq.w	80043ee <HAL_I2C_EV_IRQHandler+0x29a>
 800426a:	697b      	ldr	r3, [r7, #20]
 800426c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004270:	2b00      	cmp	r3, #0
 8004272:	f000 80bc 	beq.w	80043ee <HAL_I2C_EV_IRQHandler+0x29a>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8004276:	7bbb      	ldrb	r3, [r7, #14]
 8004278:	2b21      	cmp	r3, #33	@ 0x21
 800427a:	d103      	bne.n	8004284 <HAL_I2C_EV_IRQHandler+0x130>
          {
            I2C_MasterTransmit_BTF(hi2c);
 800427c:	6878      	ldr	r0, [r7, #4]
 800427e:	f000 fa61 	bl	8004744 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004282:	e0b4      	b.n	80043ee <HAL_I2C_EV_IRQHandler+0x29a>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8004284:	7bfb      	ldrb	r3, [r7, #15]
 8004286:	2b40      	cmp	r3, #64	@ 0x40
 8004288:	f040 80b1 	bne.w	80043ee <HAL_I2C_EV_IRQHandler+0x29a>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 800428c:	6878      	ldr	r0, [r7, #4]
 800428e:	f000 facf 	bl	8004830 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004292:	e0ac      	b.n	80043ee <HAL_I2C_EV_IRQHandler+0x29a>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	685b      	ldr	r3, [r3, #4]
 800429a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800429e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80042a2:	f000 80a4 	beq.w	80043ee <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80042a6:	69fb      	ldr	r3, [r7, #28]
 80042a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d00d      	beq.n	80042cc <HAL_I2C_EV_IRQHandler+0x178>
 80042b0:	697b      	ldr	r3, [r7, #20]
 80042b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d008      	beq.n	80042cc <HAL_I2C_EV_IRQHandler+0x178>
 80042ba:	69fb      	ldr	r3, [r7, #28]
 80042bc:	f003 0304 	and.w	r3, r3, #4
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d103      	bne.n	80042cc <HAL_I2C_EV_IRQHandler+0x178>
        {
          I2C_MasterReceive_RXNE(hi2c);
 80042c4:	6878      	ldr	r0, [r7, #4]
 80042c6:	f000 fb4b 	bl	8004960 <I2C_MasterReceive_RXNE>
 80042ca:	e00f      	b.n	80042ec <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80042cc:	69fb      	ldr	r3, [r7, #28]
 80042ce:	f003 0304 	and.w	r3, r3, #4
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	f000 808b 	beq.w	80043ee <HAL_I2C_EV_IRQHandler+0x29a>
 80042d8:	697b      	ldr	r3, [r7, #20]
 80042da:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80042de:	2b00      	cmp	r3, #0
 80042e0:	f000 8085 	beq.w	80043ee <HAL_I2C_EV_IRQHandler+0x29a>
        {
          I2C_MasterReceive_BTF(hi2c);
 80042e4:	6878      	ldr	r0, [r7, #4]
 80042e6:	f000 fc03 	bl	8004af0 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80042ea:	e080      	b.n	80043ee <HAL_I2C_EV_IRQHandler+0x29a>
 80042ec:	e07f      	b.n	80043ee <HAL_I2C_EV_IRQHandler+0x29a>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d004      	beq.n	8004300 <HAL_I2C_EV_IRQHandler+0x1ac>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	695b      	ldr	r3, [r3, #20]
 80042fc:	61fb      	str	r3, [r7, #28]
 80042fe:	e007      	b.n	8004310 <HAL_I2C_EV_IRQHandler+0x1bc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	699b      	ldr	r3, [r3, #24]
 8004306:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	695b      	ldr	r3, [r3, #20]
 800430e:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004310:	69fb      	ldr	r3, [r7, #28]
 8004312:	f003 0302 	and.w	r3, r3, #2
 8004316:	2b00      	cmp	r3, #0
 8004318:	d011      	beq.n	800433e <HAL_I2C_EV_IRQHandler+0x1ea>
 800431a:	697b      	ldr	r3, [r7, #20]
 800431c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004320:	2b00      	cmp	r3, #0
 8004322:	d00c      	beq.n	800433e <HAL_I2C_EV_IRQHandler+0x1ea>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004328:	2b00      	cmp	r3, #0
 800432a:	d003      	beq.n	8004334 <HAL_I2C_EV_IRQHandler+0x1e0>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	699b      	ldr	r3, [r3, #24]
 8004332:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8004334:	69b9      	ldr	r1, [r7, #24]
 8004336:	6878      	ldr	r0, [r7, #4]
 8004338:	f000 ffd0 	bl	80052dc <I2C_Slave_ADDR>
 800433c:	e05a      	b.n	80043f4 <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800433e:	69fb      	ldr	r3, [r7, #28]
 8004340:	f003 0310 	and.w	r3, r3, #16
 8004344:	2b00      	cmp	r3, #0
 8004346:	d008      	beq.n	800435a <HAL_I2C_EV_IRQHandler+0x206>
 8004348:	697b      	ldr	r3, [r7, #20]
 800434a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800434e:	2b00      	cmp	r3, #0
 8004350:	d003      	beq.n	800435a <HAL_I2C_EV_IRQHandler+0x206>
    {
      I2C_Slave_STOPF(hi2c);
 8004352:	6878      	ldr	r0, [r7, #4]
 8004354:	f001 f80a 	bl	800536c <I2C_Slave_STOPF>
 8004358:	e04c      	b.n	80043f4 <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800435a:	7bbb      	ldrb	r3, [r7, #14]
 800435c:	2b21      	cmp	r3, #33	@ 0x21
 800435e:	d002      	beq.n	8004366 <HAL_I2C_EV_IRQHandler+0x212>
 8004360:	7bbb      	ldrb	r3, [r7, #14]
 8004362:	2b29      	cmp	r3, #41	@ 0x29
 8004364:	d120      	bne.n	80043a8 <HAL_I2C_EV_IRQHandler+0x254>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004366:	69fb      	ldr	r3, [r7, #28]
 8004368:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800436c:	2b00      	cmp	r3, #0
 800436e:	d00d      	beq.n	800438c <HAL_I2C_EV_IRQHandler+0x238>
 8004370:	697b      	ldr	r3, [r7, #20]
 8004372:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004376:	2b00      	cmp	r3, #0
 8004378:	d008      	beq.n	800438c <HAL_I2C_EV_IRQHandler+0x238>
 800437a:	69fb      	ldr	r3, [r7, #28]
 800437c:	f003 0304 	and.w	r3, r3, #4
 8004380:	2b00      	cmp	r3, #0
 8004382:	d103      	bne.n	800438c <HAL_I2C_EV_IRQHandler+0x238>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8004384:	6878      	ldr	r0, [r7, #4]
 8004386:	f000 feed 	bl	8005164 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800438a:	e032      	b.n	80043f2 <HAL_I2C_EV_IRQHandler+0x29e>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800438c:	69fb      	ldr	r3, [r7, #28]
 800438e:	f003 0304 	and.w	r3, r3, #4
 8004392:	2b00      	cmp	r3, #0
 8004394:	d02d      	beq.n	80043f2 <HAL_I2C_EV_IRQHandler+0x29e>
 8004396:	697b      	ldr	r3, [r7, #20]
 8004398:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800439c:	2b00      	cmp	r3, #0
 800439e:	d028      	beq.n	80043f2 <HAL_I2C_EV_IRQHandler+0x29e>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 80043a0:	6878      	ldr	r0, [r7, #4]
 80043a2:	f000 ff1c 	bl	80051de <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80043a6:	e024      	b.n	80043f2 <HAL_I2C_EV_IRQHandler+0x29e>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80043a8:	69fb      	ldr	r3, [r7, #28]
 80043aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d00d      	beq.n	80043ce <HAL_I2C_EV_IRQHandler+0x27a>
 80043b2:	697b      	ldr	r3, [r7, #20]
 80043b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d008      	beq.n	80043ce <HAL_I2C_EV_IRQHandler+0x27a>
 80043bc:	69fb      	ldr	r3, [r7, #28]
 80043be:	f003 0304 	and.w	r3, r3, #4
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d103      	bne.n	80043ce <HAL_I2C_EV_IRQHandler+0x27a>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 80043c6:	6878      	ldr	r0, [r7, #4]
 80043c8:	f000 ff29 	bl	800521e <I2C_SlaveReceive_RXNE>
 80043cc:	e012      	b.n	80043f4 <HAL_I2C_EV_IRQHandler+0x2a0>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80043ce:	69fb      	ldr	r3, [r7, #28]
 80043d0:	f003 0304 	and.w	r3, r3, #4
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d00d      	beq.n	80043f4 <HAL_I2C_EV_IRQHandler+0x2a0>
 80043d8:	697b      	ldr	r3, [r7, #20]
 80043da:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d008      	beq.n	80043f4 <HAL_I2C_EV_IRQHandler+0x2a0>
      {
        I2C_SlaveReceive_BTF(hi2c);
 80043e2:	6878      	ldr	r0, [r7, #4]
 80043e4:	f000 ff59 	bl	800529a <I2C_SlaveReceive_BTF>
 80043e8:	e004      	b.n	80043f4 <HAL_I2C_EV_IRQHandler+0x2a0>
      return;
 80043ea:	bf00      	nop
 80043ec:	e002      	b.n	80043f4 <HAL_I2C_EV_IRQHandler+0x2a0>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80043ee:	bf00      	nop
 80043f0:	e000      	b.n	80043f4 <HAL_I2C_EV_IRQHandler+0x2a0>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80043f2:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 80043f4:	3720      	adds	r7, #32
 80043f6:	46bd      	mov	sp, r7
 80043f8:	bd80      	pop	{r7, pc}

080043fa <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80043fa:	b580      	push	{r7, lr}
 80043fc:	b08a      	sub	sp, #40	@ 0x28
 80043fe:	af00      	add	r7, sp, #0
 8004400:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	695b      	ldr	r3, [r3, #20]
 8004408:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	685b      	ldr	r3, [r3, #4]
 8004410:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8004412:	2300      	movs	r3, #0
 8004414:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800441c:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800441e:	6a3b      	ldr	r3, [r7, #32]
 8004420:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004424:	2b00      	cmp	r3, #0
 8004426:	d015      	beq.n	8004454 <HAL_I2C_ER_IRQHandler+0x5a>
 8004428:	69fb      	ldr	r3, [r7, #28]
 800442a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800442e:	2b00      	cmp	r3, #0
 8004430:	d010      	beq.n	8004454 <HAL_I2C_ER_IRQHandler+0x5a>
  {
    error |= HAL_I2C_ERROR_BERR;
 8004432:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004434:	f043 0301 	orr.w	r3, r3, #1
 8004438:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004442:	615a      	str	r2, [r3, #20]

    /* Workaround: Start cannot be generated after a misplaced Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	681a      	ldr	r2, [r3, #0]
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004452:	601a      	str	r2, [r3, #0]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004454:	6a3b      	ldr	r3, [r7, #32]
 8004456:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800445a:	2b00      	cmp	r3, #0
 800445c:	d00d      	beq.n	800447a <HAL_I2C_ER_IRQHandler+0x80>
 800445e:	69fb      	ldr	r3, [r7, #28]
 8004460:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004464:	2b00      	cmp	r3, #0
 8004466:	d008      	beq.n	800447a <HAL_I2C_ER_IRQHandler+0x80>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8004468:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800446a:	f043 0302 	orr.w	r3, r3, #2
 800446e:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 8004478:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800447a:	6a3b      	ldr	r3, [r7, #32]
 800447c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004480:	2b00      	cmp	r3, #0
 8004482:	d03e      	beq.n	8004502 <HAL_I2C_ER_IRQHandler+0x108>
 8004484:	69fb      	ldr	r3, [r7, #28]
 8004486:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800448a:	2b00      	cmp	r3, #0
 800448c:	d039      	beq.n	8004502 <HAL_I2C_ER_IRQHandler+0x108>
  {
    tmp1 = CurrentMode;
 800448e:	7efb      	ldrb	r3, [r7, #27]
 8004490:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004496:	b29b      	uxth	r3, r3
 8004498:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80044a0:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044a6:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 80044a8:	7ebb      	ldrb	r3, [r7, #26]
 80044aa:	2b20      	cmp	r3, #32
 80044ac:	d112      	bne.n	80044d4 <HAL_I2C_ER_IRQHandler+0xda>
 80044ae:	697b      	ldr	r3, [r7, #20]
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d10f      	bne.n	80044d4 <HAL_I2C_ER_IRQHandler+0xda>
 80044b4:	7cfb      	ldrb	r3, [r7, #19]
 80044b6:	2b21      	cmp	r3, #33	@ 0x21
 80044b8:	d008      	beq.n	80044cc <HAL_I2C_ER_IRQHandler+0xd2>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 80044ba:	7cfb      	ldrb	r3, [r7, #19]
 80044bc:	2b29      	cmp	r3, #41	@ 0x29
 80044be:	d005      	beq.n	80044cc <HAL_I2C_ER_IRQHandler+0xd2>
 80044c0:	7cfb      	ldrb	r3, [r7, #19]
 80044c2:	2b28      	cmp	r3, #40	@ 0x28
 80044c4:	d106      	bne.n	80044d4 <HAL_I2C_ER_IRQHandler+0xda>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	2b21      	cmp	r3, #33	@ 0x21
 80044ca:	d103      	bne.n	80044d4 <HAL_I2C_ER_IRQHandler+0xda>
    {
      I2C_Slave_AF(hi2c);
 80044cc:	6878      	ldr	r0, [r7, #4]
 80044ce:	f001 f87d 	bl	80055cc <I2C_Slave_AF>
 80044d2:	e016      	b.n	8004502 <HAL_I2C_ER_IRQHandler+0x108>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80044dc:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 80044de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044e0:	f043 0304 	orr.w	r3, r3, #4
 80044e4:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80044e6:	7efb      	ldrb	r3, [r7, #27]
 80044e8:	2b10      	cmp	r3, #16
 80044ea:	d002      	beq.n	80044f2 <HAL_I2C_ER_IRQHandler+0xf8>
 80044ec:	7efb      	ldrb	r3, [r7, #27]
 80044ee:	2b40      	cmp	r3, #64	@ 0x40
 80044f0:	d107      	bne.n	8004502 <HAL_I2C_ER_IRQHandler+0x108>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	681a      	ldr	r2, [r3, #0]
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004500:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004502:	6a3b      	ldr	r3, [r7, #32]
 8004504:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004508:	2b00      	cmp	r3, #0
 800450a:	d00d      	beq.n	8004528 <HAL_I2C_ER_IRQHandler+0x12e>
 800450c:	69fb      	ldr	r3, [r7, #28]
 800450e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004512:	2b00      	cmp	r3, #0
 8004514:	d008      	beq.n	8004528 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8004516:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004518:	f043 0308 	orr.w	r3, r3, #8
 800451c:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 8004526:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8004528:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800452a:	2b00      	cmp	r3, #0
 800452c:	d008      	beq.n	8004540 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004532:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004534:	431a      	orrs	r2, r3
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 800453a:	6878      	ldr	r0, [r7, #4]
 800453c:	f001 f8ba 	bl	80056b4 <I2C_ITError>
  }
}
 8004540:	bf00      	nop
 8004542:	3728      	adds	r7, #40	@ 0x28
 8004544:	46bd      	mov	sp, r7
 8004546:	bd80      	pop	{r7, pc}

08004548 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004548:	b480      	push	{r7}
 800454a:	b083      	sub	sp, #12
 800454c:	af00      	add	r7, sp, #0
 800454e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8004550:	bf00      	nop
 8004552:	370c      	adds	r7, #12
 8004554:	46bd      	mov	sp, r7
 8004556:	bc80      	pop	{r7}
 8004558:	4770      	bx	lr

0800455a <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800455a:	b480      	push	{r7}
 800455c:	b083      	sub	sp, #12
 800455e:	af00      	add	r7, sp, #0
 8004560:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8004562:	bf00      	nop
 8004564:	370c      	adds	r7, #12
 8004566:	46bd      	mov	sp, r7
 8004568:	bc80      	pop	{r7}
 800456a:	4770      	bx	lr

0800456c <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800456c:	b480      	push	{r7}
 800456e:	b083      	sub	sp, #12
 8004570:	af00      	add	r7, sp, #0
 8004572:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8004574:	bf00      	nop
 8004576:	370c      	adds	r7, #12
 8004578:	46bd      	mov	sp, r7
 800457a:	bc80      	pop	{r7}
 800457c:	4770      	bx	lr

0800457e <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800457e:	b480      	push	{r7}
 8004580:	b083      	sub	sp, #12
 8004582:	af00      	add	r7, sp, #0
 8004584:	6078      	str	r0, [r7, #4]
 8004586:	460b      	mov	r3, r1
 8004588:	70fb      	strb	r3, [r7, #3]
 800458a:	4613      	mov	r3, r2
 800458c:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800458e:	bf00      	nop
 8004590:	370c      	adds	r7, #12
 8004592:	46bd      	mov	sp, r7
 8004594:	bc80      	pop	{r7}
 8004596:	4770      	bx	lr

08004598 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004598:	b480      	push	{r7}
 800459a:	b083      	sub	sp, #12
 800459c:	af00      	add	r7, sp, #0
 800459e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 80045a0:	bf00      	nop
 80045a2:	370c      	adds	r7, #12
 80045a4:	46bd      	mov	sp, r7
 80045a6:	bc80      	pop	{r7}
 80045a8:	4770      	bx	lr

080045aa <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80045aa:	b480      	push	{r7}
 80045ac:	b083      	sub	sp, #12
 80045ae:	af00      	add	r7, sp, #0
 80045b0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80045b2:	bf00      	nop
 80045b4:	370c      	adds	r7, #12
 80045b6:	46bd      	mov	sp, r7
 80045b8:	bc80      	pop	{r7}
 80045ba:	4770      	bx	lr

080045bc <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80045bc:	b480      	push	{r7}
 80045be:	b083      	sub	sp, #12
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80045c4:	bf00      	nop
 80045c6:	370c      	adds	r7, #12
 80045c8:	46bd      	mov	sp, r7
 80045ca:	bc80      	pop	{r7}
 80045cc:	4770      	bx	lr

080045ce <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80045ce:	b480      	push	{r7}
 80045d0:	b083      	sub	sp, #12
 80045d2:	af00      	add	r7, sp, #0
 80045d4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80045d6:	bf00      	nop
 80045d8:	370c      	adds	r7, #12
 80045da:	46bd      	mov	sp, r7
 80045dc:	bc80      	pop	{r7}
 80045de:	4770      	bx	lr

080045e0 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80045e0:	b480      	push	{r7}
 80045e2:	b083      	sub	sp, #12
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80045e8:	bf00      	nop
 80045ea:	370c      	adds	r7, #12
 80045ec:	46bd      	mov	sp, r7
 80045ee:	bc80      	pop	{r7}
 80045f0:	4770      	bx	lr

080045f2 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 80045f2:	b480      	push	{r7}
 80045f4:	b083      	sub	sp, #12
 80045f6:	af00      	add	r7, sp, #0
 80045f8:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004600:	b2db      	uxtb	r3, r3
}
 8004602:	4618      	mov	r0, r3
 8004604:	370c      	adds	r7, #12
 8004606:	46bd      	mov	sp, r7
 8004608:	bc80      	pop	{r7}
 800460a:	4770      	bx	lr

0800460c <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800460c:	b580      	push	{r7, lr}
 800460e:	b084      	sub	sp, #16
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800461a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004622:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004628:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800462e:	2b00      	cmp	r3, #0
 8004630:	d150      	bne.n	80046d4 <I2C_MasterTransmit_TXE+0xc8>
 8004632:	7bfb      	ldrb	r3, [r7, #15]
 8004634:	2b21      	cmp	r3, #33	@ 0x21
 8004636:	d14d      	bne.n	80046d4 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004638:	68bb      	ldr	r3, [r7, #8]
 800463a:	2b08      	cmp	r3, #8
 800463c:	d01d      	beq.n	800467a <I2C_MasterTransmit_TXE+0x6e>
 800463e:	68bb      	ldr	r3, [r7, #8]
 8004640:	2b20      	cmp	r3, #32
 8004642:	d01a      	beq.n	800467a <I2C_MasterTransmit_TXE+0x6e>
 8004644:	68bb      	ldr	r3, [r7, #8]
 8004646:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800464a:	d016      	beq.n	800467a <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	685a      	ldr	r2, [r3, #4]
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800465a:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2211      	movs	r2, #17
 8004660:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	2200      	movs	r2, #0
 8004666:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	2220      	movs	r2, #32
 800466e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8004672:	6878      	ldr	r0, [r7, #4]
 8004674:	f006 fa20 	bl	800aab8 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004678:	e060      	b.n	800473c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	685a      	ldr	r2, [r3, #4]
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004688:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	681a      	ldr	r2, [r3, #0]
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004698:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	2200      	movs	r2, #0
 800469e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2220      	movs	r2, #32
 80046a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80046ae:	b2db      	uxtb	r3, r3
 80046b0:	2b40      	cmp	r3, #64	@ 0x40
 80046b2:	d107      	bne.n	80046c4 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2200      	movs	r2, #0
 80046b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 80046bc:	6878      	ldr	r0, [r7, #4]
 80046be:	f7ff ff74 	bl	80045aa <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80046c2:	e03b      	b.n	800473c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2200      	movs	r2, #0
 80046c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80046cc:	6878      	ldr	r0, [r7, #4]
 80046ce:	f006 f9f3 	bl	800aab8 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80046d2:	e033      	b.n	800473c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 80046d4:	7bfb      	ldrb	r3, [r7, #15]
 80046d6:	2b21      	cmp	r3, #33	@ 0x21
 80046d8:	d005      	beq.n	80046e6 <I2C_MasterTransmit_TXE+0xda>
 80046da:	7bbb      	ldrb	r3, [r7, #14]
 80046dc:	2b40      	cmp	r3, #64	@ 0x40
 80046de:	d12d      	bne.n	800473c <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80046e0:	7bfb      	ldrb	r3, [r7, #15]
 80046e2:	2b22      	cmp	r3, #34	@ 0x22
 80046e4:	d12a      	bne.n	800473c <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046ea:	b29b      	uxth	r3, r3
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d108      	bne.n	8004702 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	685a      	ldr	r2, [r3, #4]
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80046fe:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8004700:	e01c      	b.n	800473c <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004708:	b2db      	uxtb	r3, r3
 800470a:	2b40      	cmp	r3, #64	@ 0x40
 800470c:	d103      	bne.n	8004716 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 800470e:	6878      	ldr	r0, [r7, #4]
 8004710:	f000 f88e 	bl	8004830 <I2C_MemoryTransmit_TXE_BTF>
}
 8004714:	e012      	b.n	800473c <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800471a:	781a      	ldrb	r2, [r3, #0]
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004726:	1c5a      	adds	r2, r3, #1
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004730:	b29b      	uxth	r3, r3
 8004732:	3b01      	subs	r3, #1
 8004734:	b29a      	uxth	r2, r3
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800473a:	e7ff      	b.n	800473c <I2C_MasterTransmit_TXE+0x130>
 800473c:	bf00      	nop
 800473e:	3710      	adds	r7, #16
 8004740:	46bd      	mov	sp, r7
 8004742:	bd80      	pop	{r7, pc}

08004744 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8004744:	b580      	push	{r7, lr}
 8004746:	b084      	sub	sp, #16
 8004748:	af00      	add	r7, sp, #0
 800474a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004750:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004758:	b2db      	uxtb	r3, r3
 800475a:	2b21      	cmp	r3, #33	@ 0x21
 800475c:	d164      	bne.n	8004828 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004762:	b29b      	uxth	r3, r3
 8004764:	2b00      	cmp	r3, #0
 8004766:	d012      	beq.n	800478e <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800476c:	781a      	ldrb	r2, [r3, #0]
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004778:	1c5a      	adds	r2, r3, #1
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004782:	b29b      	uxth	r3, r3
 8004784:	3b01      	subs	r3, #1
 8004786:	b29a      	uxth	r2, r3
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 800478c:	e04c      	b.n	8004828 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	2b08      	cmp	r3, #8
 8004792:	d01d      	beq.n	80047d0 <I2C_MasterTransmit_BTF+0x8c>
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	2b20      	cmp	r3, #32
 8004798:	d01a      	beq.n	80047d0 <I2C_MasterTransmit_BTF+0x8c>
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80047a0:	d016      	beq.n	80047d0 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	685a      	ldr	r2, [r3, #4]
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80047b0:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	2211      	movs	r2, #17
 80047b6:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2200      	movs	r2, #0
 80047bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2220      	movs	r2, #32
 80047c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80047c8:	6878      	ldr	r0, [r7, #4]
 80047ca:	f006 f975 	bl	800aab8 <HAL_I2C_MasterTxCpltCallback>
}
 80047ce:	e02b      	b.n	8004828 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	685a      	ldr	r2, [r3, #4]
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80047de:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	681a      	ldr	r2, [r3, #0]
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80047ee:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2200      	movs	r2, #0
 80047f4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	2220      	movs	r2, #32
 80047fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004804:	b2db      	uxtb	r3, r3
 8004806:	2b40      	cmp	r3, #64	@ 0x40
 8004808:	d107      	bne.n	800481a <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	2200      	movs	r2, #0
 800480e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8004812:	6878      	ldr	r0, [r7, #4]
 8004814:	f7ff fec9 	bl	80045aa <HAL_I2C_MemTxCpltCallback>
}
 8004818:	e006      	b.n	8004828 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	2200      	movs	r2, #0
 800481e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8004822:	6878      	ldr	r0, [r7, #4]
 8004824:	f006 f948 	bl	800aab8 <HAL_I2C_MasterTxCpltCallback>
}
 8004828:	bf00      	nop
 800482a:	3710      	adds	r7, #16
 800482c:	46bd      	mov	sp, r7
 800482e:	bd80      	pop	{r7, pc}

08004830 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8004830:	b580      	push	{r7, lr}
 8004832:	b084      	sub	sp, #16
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800483e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004844:	2b00      	cmp	r3, #0
 8004846:	d11d      	bne.n	8004884 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800484c:	2b01      	cmp	r3, #1
 800484e:	d10b      	bne.n	8004868 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004854:	b2da      	uxtb	r2, r3
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004860:	1c9a      	adds	r2, r3, #2
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8004866:	e077      	b.n	8004958 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800486c:	b29b      	uxth	r3, r3
 800486e:	121b      	asrs	r3, r3, #8
 8004870:	b2da      	uxtb	r2, r3
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800487c:	1c5a      	adds	r2, r3, #1
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004882:	e069      	b.n	8004958 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004888:	2b01      	cmp	r3, #1
 800488a:	d10b      	bne.n	80048a4 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004890:	b2da      	uxtb	r2, r3
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800489c:	1c5a      	adds	r2, r3, #1
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80048a2:	e059      	b.n	8004958 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80048a8:	2b02      	cmp	r3, #2
 80048aa:	d152      	bne.n	8004952 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 80048ac:	7bfb      	ldrb	r3, [r7, #15]
 80048ae:	2b22      	cmp	r3, #34	@ 0x22
 80048b0:	d10d      	bne.n	80048ce <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	681a      	ldr	r2, [r3, #0]
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80048c0:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80048c6:	1c5a      	adds	r2, r3, #1
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80048cc:	e044      	b.n	8004958 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048d2:	b29b      	uxth	r3, r3
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d015      	beq.n	8004904 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 80048d8:	7bfb      	ldrb	r3, [r7, #15]
 80048da:	2b21      	cmp	r3, #33	@ 0x21
 80048dc:	d112      	bne.n	8004904 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048e2:	781a      	ldrb	r2, [r3, #0]
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048ee:	1c5a      	adds	r2, r3, #1
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048f8:	b29b      	uxth	r3, r3
 80048fa:	3b01      	subs	r3, #1
 80048fc:	b29a      	uxth	r2, r3
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004902:	e029      	b.n	8004958 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004908:	b29b      	uxth	r3, r3
 800490a:	2b00      	cmp	r3, #0
 800490c:	d124      	bne.n	8004958 <I2C_MemoryTransmit_TXE_BTF+0x128>
 800490e:	7bfb      	ldrb	r3, [r7, #15]
 8004910:	2b21      	cmp	r3, #33	@ 0x21
 8004912:	d121      	bne.n	8004958 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	685a      	ldr	r2, [r3, #4]
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004922:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	681a      	ldr	r2, [r3, #0]
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004932:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	2200      	movs	r2, #0
 8004938:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	2220      	movs	r2, #32
 800493e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	2200      	movs	r2, #0
 8004946:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 800494a:	6878      	ldr	r0, [r7, #4]
 800494c:	f7ff fe2d 	bl	80045aa <HAL_I2C_MemTxCpltCallback>
}
 8004950:	e002      	b.n	8004958 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8004952:	6878      	ldr	r0, [r7, #4]
 8004954:	f7fe ffe0 	bl	8003918 <I2C_Flush_DR>
}
 8004958:	bf00      	nop
 800495a:	3710      	adds	r7, #16
 800495c:	46bd      	mov	sp, r7
 800495e:	bd80      	pop	{r7, pc}

08004960 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004960:	b580      	push	{r7, lr}
 8004962:	b084      	sub	sp, #16
 8004964:	af00      	add	r7, sp, #0
 8004966:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800496e:	b2db      	uxtb	r3, r3
 8004970:	2b22      	cmp	r3, #34	@ 0x22
 8004972:	f040 80b9 	bne.w	8004ae8 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800497a:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004980:	b29b      	uxth	r3, r3
 8004982:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8004984:	68bb      	ldr	r3, [r7, #8]
 8004986:	2b03      	cmp	r3, #3
 8004988:	d921      	bls.n	80049ce <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	691a      	ldr	r2, [r3, #16]
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004994:	b2d2      	uxtb	r2, r2
 8004996:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800499c:	1c5a      	adds	r2, r3, #1
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049a6:	b29b      	uxth	r3, r3
 80049a8:	3b01      	subs	r3, #1
 80049aa:	b29a      	uxth	r2, r3
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049b4:	b29b      	uxth	r3, r3
 80049b6:	2b03      	cmp	r3, #3
 80049b8:	f040 8096 	bne.w	8004ae8 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	685a      	ldr	r2, [r3, #4]
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80049ca:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 80049cc:	e08c      	b.n	8004ae8 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049d2:	2b02      	cmp	r3, #2
 80049d4:	d07f      	beq.n	8004ad6 <I2C_MasterReceive_RXNE+0x176>
 80049d6:	68bb      	ldr	r3, [r7, #8]
 80049d8:	2b01      	cmp	r3, #1
 80049da:	d002      	beq.n	80049e2 <I2C_MasterReceive_RXNE+0x82>
 80049dc:	68bb      	ldr	r3, [r7, #8]
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d179      	bne.n	8004ad6 <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80049e2:	6878      	ldr	r0, [r7, #4]
 80049e4:	f001 fb3a 	bl	800605c <I2C_WaitOnSTOPRequestThroughIT>
 80049e8:	4603      	mov	r3, r0
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d14c      	bne.n	8004a88 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	681a      	ldr	r2, [r3, #0]
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80049fc:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	685a      	ldr	r2, [r3, #4]
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004a0c:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	691a      	ldr	r2, [r3, #16]
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a18:	b2d2      	uxtb	r2, r2
 8004a1a:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a20:	1c5a      	adds	r2, r3, #1
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a2a:	b29b      	uxth	r3, r3
 8004a2c:	3b01      	subs	r3, #1
 8004a2e:	b29a      	uxth	r2, r3
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2220      	movs	r2, #32
 8004a38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004a42:	b2db      	uxtb	r3, r3
 8004a44:	2b40      	cmp	r3, #64	@ 0x40
 8004a46:	d10a      	bne.n	8004a5e <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2200      	movs	r2, #0
 8004a54:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8004a56:	6878      	ldr	r0, [r7, #4]
 8004a58:	f7ff fdb0 	bl	80045bc <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004a5c:	e044      	b.n	8004ae8 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2200      	movs	r2, #0
 8004a62:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	2b08      	cmp	r3, #8
 8004a6a:	d002      	beq.n	8004a72 <I2C_MasterReceive_RXNE+0x112>
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	2b20      	cmp	r3, #32
 8004a70:	d103      	bne.n	8004a7a <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	2200      	movs	r2, #0
 8004a76:	631a      	str	r2, [r3, #48]	@ 0x30
 8004a78:	e002      	b.n	8004a80 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	2212      	movs	r2, #18
 8004a7e:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8004a80:	6878      	ldr	r0, [r7, #4]
 8004a82:	f7ff fd61 	bl	8004548 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004a86:	e02f      	b.n	8004ae8 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	685a      	ldr	r2, [r3, #4]
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004a96:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	691a      	ldr	r2, [r3, #16]
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004aa2:	b2d2      	uxtb	r2, r2
 8004aa4:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004aaa:	1c5a      	adds	r2, r3, #1
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ab4:	b29b      	uxth	r3, r3
 8004ab6:	3b01      	subs	r3, #1
 8004ab8:	b29a      	uxth	r2, r3
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	2220      	movs	r2, #32
 8004ac2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	2200      	movs	r2, #0
 8004aca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8004ace:	6878      	ldr	r0, [r7, #4]
 8004ad0:	f7ff fd7d 	bl	80045ce <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004ad4:	e008      	b.n	8004ae8 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	685a      	ldr	r2, [r3, #4]
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ae4:	605a      	str	r2, [r3, #4]
}
 8004ae6:	e7ff      	b.n	8004ae8 <I2C_MasterReceive_RXNE+0x188>
 8004ae8:	bf00      	nop
 8004aea:	3710      	adds	r7, #16
 8004aec:	46bd      	mov	sp, r7
 8004aee:	bd80      	pop	{r7, pc}

08004af0 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004af0:	b580      	push	{r7, lr}
 8004af2:	b084      	sub	sp, #16
 8004af4:	af00      	add	r7, sp, #0
 8004af6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004afc:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b02:	b29b      	uxth	r3, r3
 8004b04:	2b04      	cmp	r3, #4
 8004b06:	d11b      	bne.n	8004b40 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	685a      	ldr	r2, [r3, #4]
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004b16:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	691a      	ldr	r2, [r3, #16]
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b22:	b2d2      	uxtb	r2, r2
 8004b24:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b2a:	1c5a      	adds	r2, r3, #1
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b34:	b29b      	uxth	r3, r3
 8004b36:	3b01      	subs	r3, #1
 8004b38:	b29a      	uxth	r2, r3
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8004b3e:	e0c4      	b.n	8004cca <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b44:	b29b      	uxth	r3, r3
 8004b46:	2b03      	cmp	r3, #3
 8004b48:	d129      	bne.n	8004b9e <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	685a      	ldr	r2, [r3, #4]
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004b58:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	2b04      	cmp	r3, #4
 8004b5e:	d00a      	beq.n	8004b76 <I2C_MasterReceive_BTF+0x86>
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	2b02      	cmp	r3, #2
 8004b64:	d007      	beq.n	8004b76 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	681a      	ldr	r2, [r3, #0]
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004b74:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	691a      	ldr	r2, [r3, #16]
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b80:	b2d2      	uxtb	r2, r2
 8004b82:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b88:	1c5a      	adds	r2, r3, #1
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b92:	b29b      	uxth	r3, r3
 8004b94:	3b01      	subs	r3, #1
 8004b96:	b29a      	uxth	r2, r3
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004b9c:	e095      	b.n	8004cca <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ba2:	b29b      	uxth	r3, r3
 8004ba4:	2b02      	cmp	r3, #2
 8004ba6:	d17d      	bne.n	8004ca4 <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	2b01      	cmp	r3, #1
 8004bac:	d002      	beq.n	8004bb4 <I2C_MasterReceive_BTF+0xc4>
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	2b10      	cmp	r3, #16
 8004bb2:	d108      	bne.n	8004bc6 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	681a      	ldr	r2, [r3, #0]
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004bc2:	601a      	str	r2, [r3, #0]
 8004bc4:	e016      	b.n	8004bf4 <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	2b04      	cmp	r3, #4
 8004bca:	d002      	beq.n	8004bd2 <I2C_MasterReceive_BTF+0xe2>
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	2b02      	cmp	r3, #2
 8004bd0:	d108      	bne.n	8004be4 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	681a      	ldr	r2, [r3, #0]
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004be0:	601a      	str	r2, [r3, #0]
 8004be2:	e007      	b.n	8004bf4 <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	681a      	ldr	r2, [r3, #0]
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004bf2:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	691a      	ldr	r2, [r3, #16]
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bfe:	b2d2      	uxtb	r2, r2
 8004c00:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c06:	1c5a      	adds	r2, r3, #1
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c10:	b29b      	uxth	r3, r3
 8004c12:	3b01      	subs	r3, #1
 8004c14:	b29a      	uxth	r2, r3
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	691a      	ldr	r2, [r3, #16]
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c24:	b2d2      	uxtb	r2, r2
 8004c26:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c2c:	1c5a      	adds	r2, r3, #1
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c36:	b29b      	uxth	r3, r3
 8004c38:	3b01      	subs	r3, #1
 8004c3a:	b29a      	uxth	r2, r3
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	685a      	ldr	r2, [r3, #4]
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8004c4e:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2220      	movs	r2, #32
 8004c54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004c5e:	b2db      	uxtb	r3, r3
 8004c60:	2b40      	cmp	r3, #64	@ 0x40
 8004c62:	d10a      	bne.n	8004c7a <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	2200      	movs	r2, #0
 8004c68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	2200      	movs	r2, #0
 8004c70:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8004c72:	6878      	ldr	r0, [r7, #4]
 8004c74:	f7ff fca2 	bl	80045bc <HAL_I2C_MemRxCpltCallback>
}
 8004c78:	e027      	b.n	8004cca <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	2200      	movs	r2, #0
 8004c7e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	2b08      	cmp	r3, #8
 8004c86:	d002      	beq.n	8004c8e <I2C_MasterReceive_BTF+0x19e>
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	2b20      	cmp	r3, #32
 8004c8c:	d103      	bne.n	8004c96 <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	2200      	movs	r2, #0
 8004c92:	631a      	str	r2, [r3, #48]	@ 0x30
 8004c94:	e002      	b.n	8004c9c <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	2212      	movs	r2, #18
 8004c9a:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8004c9c:	6878      	ldr	r0, [r7, #4]
 8004c9e:	f7ff fc53 	bl	8004548 <HAL_I2C_MasterRxCpltCallback>
}
 8004ca2:	e012      	b.n	8004cca <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	691a      	ldr	r2, [r3, #16]
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cae:	b2d2      	uxtb	r2, r2
 8004cb0:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cb6:	1c5a      	adds	r2, r3, #1
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004cc0:	b29b      	uxth	r3, r3
 8004cc2:	3b01      	subs	r3, #1
 8004cc4:	b29a      	uxth	r2, r3
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004cca:	bf00      	nop
 8004ccc:	3710      	adds	r7, #16
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	bd80      	pop	{r7, pc}

08004cd2 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8004cd2:	b480      	push	{r7}
 8004cd4:	b083      	sub	sp, #12
 8004cd6:	af00      	add	r7, sp, #0
 8004cd8:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004ce0:	b2db      	uxtb	r3, r3
 8004ce2:	2b40      	cmp	r3, #64	@ 0x40
 8004ce4:	d117      	bne.n	8004d16 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d109      	bne.n	8004d02 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cf2:	b2db      	uxtb	r3, r3
 8004cf4:	461a      	mov	r2, r3
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004cfe:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8004d00:	e067      	b.n	8004dd2 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d06:	b2db      	uxtb	r3, r3
 8004d08:	f043 0301 	orr.w	r3, r3, #1
 8004d0c:	b2da      	uxtb	r2, r3
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	611a      	str	r2, [r3, #16]
}
 8004d14:	e05d      	b.n	8004dd2 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	691b      	ldr	r3, [r3, #16]
 8004d1a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004d1e:	d133      	bne.n	8004d88 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d26:	b2db      	uxtb	r3, r3
 8004d28:	2b21      	cmp	r3, #33	@ 0x21
 8004d2a:	d109      	bne.n	8004d40 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d30:	b2db      	uxtb	r3, r3
 8004d32:	461a      	mov	r2, r3
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004d3c:	611a      	str	r2, [r3, #16]
 8004d3e:	e008      	b.n	8004d52 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d44:	b2db      	uxtb	r3, r3
 8004d46:	f043 0301 	orr.w	r3, r3, #1
 8004d4a:	b2da      	uxtb	r2, r3
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d004      	beq.n	8004d64 <I2C_Master_SB+0x92>
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d108      	bne.n	8004d76 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d032      	beq.n	8004dd2 <I2C_Master_SB+0x100>
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d02d      	beq.n	8004dd2 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	685a      	ldr	r2, [r3, #4]
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004d84:	605a      	str	r2, [r3, #4]
}
 8004d86:	e024      	b.n	8004dd2 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d10e      	bne.n	8004dae <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d94:	b29b      	uxth	r3, r3
 8004d96:	11db      	asrs	r3, r3, #7
 8004d98:	b2db      	uxtb	r3, r3
 8004d9a:	f003 0306 	and.w	r3, r3, #6
 8004d9e:	b2db      	uxtb	r3, r3
 8004da0:	f063 030f 	orn	r3, r3, #15
 8004da4:	b2da      	uxtb	r2, r3
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	611a      	str	r2, [r3, #16]
}
 8004dac:	e011      	b.n	8004dd2 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004db2:	2b01      	cmp	r3, #1
 8004db4:	d10d      	bne.n	8004dd2 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004dba:	b29b      	uxth	r3, r3
 8004dbc:	11db      	asrs	r3, r3, #7
 8004dbe:	b2db      	uxtb	r3, r3
 8004dc0:	f003 0306 	and.w	r3, r3, #6
 8004dc4:	b2db      	uxtb	r3, r3
 8004dc6:	f063 030e 	orn	r3, r3, #14
 8004dca:	b2da      	uxtb	r2, r3
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	611a      	str	r2, [r3, #16]
}
 8004dd2:	bf00      	nop
 8004dd4:	370c      	adds	r7, #12
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	bc80      	pop	{r7}
 8004dda:	4770      	bx	lr

08004ddc <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8004ddc:	b480      	push	{r7}
 8004dde:	b083      	sub	sp, #12
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004de8:	b2da      	uxtb	r2, r3
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d004      	beq.n	8004e02 <I2C_Master_ADD10+0x26>
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004dfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d108      	bne.n	8004e14 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d00c      	beq.n	8004e24 <I2C_Master_ADD10+0x48>
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d007      	beq.n	8004e24 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	685a      	ldr	r2, [r3, #4]
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004e22:	605a      	str	r2, [r3, #4]
  }
}
 8004e24:	bf00      	nop
 8004e26:	370c      	adds	r7, #12
 8004e28:	46bd      	mov	sp, r7
 8004e2a:	bc80      	pop	{r7}
 8004e2c:	4770      	bx	lr

08004e2e <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8004e2e:	b480      	push	{r7}
 8004e30:	b091      	sub	sp, #68	@ 0x44
 8004e32:	af00      	add	r7, sp, #0
 8004e34:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004e3c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e44:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e4a:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e52:	b2db      	uxtb	r3, r3
 8004e54:	2b22      	cmp	r3, #34	@ 0x22
 8004e56:	f040 8174 	bne.w	8005142 <I2C_Master_ADDR+0x314>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d10f      	bne.n	8004e82 <I2C_Master_ADDR+0x54>
 8004e62:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8004e66:	2b40      	cmp	r3, #64	@ 0x40
 8004e68:	d10b      	bne.n	8004e82 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e6a:	2300      	movs	r3, #0
 8004e6c:	633b      	str	r3, [r7, #48]	@ 0x30
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	695b      	ldr	r3, [r3, #20]
 8004e74:	633b      	str	r3, [r7, #48]	@ 0x30
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	699b      	ldr	r3, [r3, #24]
 8004e7c:	633b      	str	r3, [r7, #48]	@ 0x30
 8004e7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e80:	e16b      	b.n	800515a <I2C_Master_ADDR+0x32c>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d11d      	bne.n	8004ec6 <I2C_Master_ADDR+0x98>
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	691b      	ldr	r3, [r3, #16]
 8004e8e:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004e92:	d118      	bne.n	8004ec6 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e94:	2300      	movs	r3, #0
 8004e96:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	695b      	ldr	r3, [r3, #20]
 8004e9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	699b      	ldr	r3, [r3, #24]
 8004ea6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004ea8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	681a      	ldr	r2, [r3, #0]
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004eb8:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ebe:	1c5a      	adds	r2, r3, #1
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	651a      	str	r2, [r3, #80]	@ 0x50
 8004ec4:	e149      	b.n	800515a <I2C_Master_ADDR+0x32c>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004eca:	b29b      	uxth	r3, r3
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d113      	bne.n	8004ef8 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ed0:	2300      	movs	r3, #0
 8004ed2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	695b      	ldr	r3, [r3, #20]
 8004eda:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	699b      	ldr	r3, [r3, #24]
 8004ee2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004ee4:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	681a      	ldr	r2, [r3, #0]
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004ef4:	601a      	str	r2, [r3, #0]
 8004ef6:	e120      	b.n	800513a <I2C_Master_ADDR+0x30c>
      }
      else if (hi2c->XferCount == 1U)
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004efc:	b29b      	uxth	r3, r3
 8004efe:	2b01      	cmp	r3, #1
 8004f00:	f040 808a 	bne.w	8005018 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8004f04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f06:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004f0a:	d137      	bne.n	8004f7c <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	681a      	ldr	r2, [r3, #0]
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f1a:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	685b      	ldr	r3, [r3, #4]
 8004f22:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004f26:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004f2a:	d113      	bne.n	8004f54 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	681a      	ldr	r2, [r3, #0]
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f3a:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f3c:	2300      	movs	r3, #0
 8004f3e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	695b      	ldr	r3, [r3, #20]
 8004f46:	627b      	str	r3, [r7, #36]	@ 0x24
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	699b      	ldr	r3, [r3, #24]
 8004f4e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004f50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f52:	e0f2      	b.n	800513a <I2C_Master_ADDR+0x30c>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f54:	2300      	movs	r3, #0
 8004f56:	623b      	str	r3, [r7, #32]
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	695b      	ldr	r3, [r3, #20]
 8004f5e:	623b      	str	r3, [r7, #32]
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	699b      	ldr	r3, [r3, #24]
 8004f66:	623b      	str	r3, [r7, #32]
 8004f68:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	681a      	ldr	r2, [r3, #0]
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004f78:	601a      	str	r2, [r3, #0]
 8004f7a:	e0de      	b.n	800513a <I2C_Master_ADDR+0x30c>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8004f7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f7e:	2b08      	cmp	r3, #8
 8004f80:	d02e      	beq.n	8004fe0 <I2C_Master_ADDR+0x1b2>
 8004f82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f84:	2b20      	cmp	r3, #32
 8004f86:	d02b      	beq.n	8004fe0 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8004f88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f8a:	2b12      	cmp	r3, #18
 8004f8c:	d102      	bne.n	8004f94 <I2C_Master_ADDR+0x166>
 8004f8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f90:	2b01      	cmp	r3, #1
 8004f92:	d125      	bne.n	8004fe0 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004f94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f96:	2b04      	cmp	r3, #4
 8004f98:	d00e      	beq.n	8004fb8 <I2C_Master_ADDR+0x18a>
 8004f9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f9c:	2b02      	cmp	r3, #2
 8004f9e:	d00b      	beq.n	8004fb8 <I2C_Master_ADDR+0x18a>
 8004fa0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fa2:	2b10      	cmp	r3, #16
 8004fa4:	d008      	beq.n	8004fb8 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	681a      	ldr	r2, [r3, #0]
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004fb4:	601a      	str	r2, [r3, #0]
 8004fb6:	e007      	b.n	8004fc8 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	681a      	ldr	r2, [r3, #0]
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004fc6:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004fc8:	2300      	movs	r3, #0
 8004fca:	61fb      	str	r3, [r7, #28]
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	695b      	ldr	r3, [r3, #20]
 8004fd2:	61fb      	str	r3, [r7, #28]
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	699b      	ldr	r3, [r3, #24]
 8004fda:	61fb      	str	r3, [r7, #28]
 8004fdc:	69fb      	ldr	r3, [r7, #28]
 8004fde:	e0ac      	b.n	800513a <I2C_Master_ADDR+0x30c>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	681a      	ldr	r2, [r3, #0]
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004fee:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ff0:	2300      	movs	r3, #0
 8004ff2:	61bb      	str	r3, [r7, #24]
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	695b      	ldr	r3, [r3, #20]
 8004ffa:	61bb      	str	r3, [r7, #24]
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	699b      	ldr	r3, [r3, #24]
 8005002:	61bb      	str	r3, [r7, #24]
 8005004:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	681a      	ldr	r2, [r3, #0]
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005014:	601a      	str	r2, [r3, #0]
 8005016:	e090      	b.n	800513a <I2C_Master_ADDR+0x30c>
        }
      }
      else if (hi2c->XferCount == 2U)
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800501c:	b29b      	uxth	r3, r3
 800501e:	2b02      	cmp	r3, #2
 8005020:	d158      	bne.n	80050d4 <I2C_Master_ADDR+0x2a6>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8005022:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005024:	2b04      	cmp	r3, #4
 8005026:	d021      	beq.n	800506c <I2C_Master_ADDR+0x23e>
 8005028:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800502a:	2b02      	cmp	r3, #2
 800502c:	d01e      	beq.n	800506c <I2C_Master_ADDR+0x23e>
 800502e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005030:	2b10      	cmp	r3, #16
 8005032:	d01b      	beq.n	800506c <I2C_Master_ADDR+0x23e>
        {
          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	681a      	ldr	r2, [r3, #0]
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005042:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005044:	2300      	movs	r3, #0
 8005046:	617b      	str	r3, [r7, #20]
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	695b      	ldr	r3, [r3, #20]
 800504e:	617b      	str	r3, [r7, #20]
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	699b      	ldr	r3, [r3, #24]
 8005056:	617b      	str	r3, [r7, #20]
 8005058:	697b      	ldr	r3, [r7, #20]

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	681a      	ldr	r2, [r3, #0]
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005068:	601a      	str	r2, [r3, #0]
 800506a:	e012      	b.n	8005092 <I2C_Master_ADDR+0x264>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	681a      	ldr	r2, [r3, #0]
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800507a:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800507c:	2300      	movs	r3, #0
 800507e:	613b      	str	r3, [r7, #16]
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	695b      	ldr	r3, [r3, #20]
 8005086:	613b      	str	r3, [r7, #16]
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	699b      	ldr	r3, [r3, #24]
 800508e:	613b      	str	r3, [r7, #16]
 8005090:	693b      	ldr	r3, [r7, #16]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	685b      	ldr	r3, [r3, #4]
 8005098:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800509c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80050a0:	d14b      	bne.n	800513a <I2C_Master_ADDR+0x30c>
 80050a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050a4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80050a8:	d00b      	beq.n	80050c2 <I2C_Master_ADDR+0x294>
 80050aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050ac:	2b01      	cmp	r3, #1
 80050ae:	d008      	beq.n	80050c2 <I2C_Master_ADDR+0x294>
 80050b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050b2:	2b08      	cmp	r3, #8
 80050b4:	d005      	beq.n	80050c2 <I2C_Master_ADDR+0x294>
 80050b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050b8:	2b10      	cmp	r3, #16
 80050ba:	d002      	beq.n	80050c2 <I2C_Master_ADDR+0x294>
 80050bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050be:	2b20      	cmp	r3, #32
 80050c0:	d13b      	bne.n	800513a <I2C_Master_ADDR+0x30c>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	685a      	ldr	r2, [r3, #4]
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80050d0:	605a      	str	r2, [r3, #4]
 80050d2:	e032      	b.n	800513a <I2C_Master_ADDR+0x30c>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	681a      	ldr	r2, [r3, #0]
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80050e2:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	685b      	ldr	r3, [r3, #4]
 80050ea:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80050ee:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80050f2:	d117      	bne.n	8005124 <I2C_Master_ADDR+0x2f6>
 80050f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050f6:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80050fa:	d00b      	beq.n	8005114 <I2C_Master_ADDR+0x2e6>
 80050fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050fe:	2b01      	cmp	r3, #1
 8005100:	d008      	beq.n	8005114 <I2C_Master_ADDR+0x2e6>
 8005102:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005104:	2b08      	cmp	r3, #8
 8005106:	d005      	beq.n	8005114 <I2C_Master_ADDR+0x2e6>
 8005108:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800510a:	2b10      	cmp	r3, #16
 800510c:	d002      	beq.n	8005114 <I2C_Master_ADDR+0x2e6>
 800510e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005110:	2b20      	cmp	r3, #32
 8005112:	d107      	bne.n	8005124 <I2C_Master_ADDR+0x2f6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	685a      	ldr	r2, [r3, #4]
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005122:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005124:	2300      	movs	r3, #0
 8005126:	60fb      	str	r3, [r7, #12]
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	695b      	ldr	r3, [r3, #20]
 800512e:	60fb      	str	r3, [r7, #12]
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	699b      	ldr	r3, [r3, #24]
 8005136:	60fb      	str	r3, [r7, #12]
 8005138:	68fb      	ldr	r3, [r7, #12]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	2200      	movs	r2, #0
 800513e:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8005140:	e00b      	b.n	800515a <I2C_Master_ADDR+0x32c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005142:	2300      	movs	r3, #0
 8005144:	60bb      	str	r3, [r7, #8]
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	695b      	ldr	r3, [r3, #20]
 800514c:	60bb      	str	r3, [r7, #8]
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	699b      	ldr	r3, [r3, #24]
 8005154:	60bb      	str	r3, [r7, #8]
 8005156:	68bb      	ldr	r3, [r7, #8]
}
 8005158:	e7ff      	b.n	800515a <I2C_Master_ADDR+0x32c>
 800515a:	bf00      	nop
 800515c:	3744      	adds	r7, #68	@ 0x44
 800515e:	46bd      	mov	sp, r7
 8005160:	bc80      	pop	{r7}
 8005162:	4770      	bx	lr

08005164 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8005164:	b580      	push	{r7, lr}
 8005166:	b084      	sub	sp, #16
 8005168:	af00      	add	r7, sp, #0
 800516a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005172:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005178:	b29b      	uxth	r3, r3
 800517a:	2b00      	cmp	r3, #0
 800517c:	d02b      	beq.n	80051d6 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005182:	781a      	ldrb	r2, [r3, #0]
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800518e:	1c5a      	adds	r2, r3, #1
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005198:	b29b      	uxth	r3, r3
 800519a:	3b01      	subs	r3, #1
 800519c:	b29a      	uxth	r2, r3
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051a6:	b29b      	uxth	r3, r3
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d114      	bne.n	80051d6 <I2C_SlaveTransmit_TXE+0x72>
 80051ac:	7bfb      	ldrb	r3, [r7, #15]
 80051ae:	2b29      	cmp	r3, #41	@ 0x29
 80051b0:	d111      	bne.n	80051d6 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	685a      	ldr	r2, [r3, #4]
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80051c0:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	2221      	movs	r2, #33	@ 0x21
 80051c6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	2228      	movs	r2, #40	@ 0x28
 80051cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80051d0:	6878      	ldr	r0, [r7, #4]
 80051d2:	f7ff f9c2 	bl	800455a <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80051d6:	bf00      	nop
 80051d8:	3710      	adds	r7, #16
 80051da:	46bd      	mov	sp, r7
 80051dc:	bd80      	pop	{r7, pc}

080051de <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80051de:	b480      	push	{r7}
 80051e0:	b083      	sub	sp, #12
 80051e2:	af00      	add	r7, sp, #0
 80051e4:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051ea:	b29b      	uxth	r3, r3
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d011      	beq.n	8005214 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051f4:	781a      	ldrb	r2, [r3, #0]
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005200:	1c5a      	adds	r2, r3, #1
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800520a:	b29b      	uxth	r3, r3
 800520c:	3b01      	subs	r3, #1
 800520e:	b29a      	uxth	r2, r3
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8005214:	bf00      	nop
 8005216:	370c      	adds	r7, #12
 8005218:	46bd      	mov	sp, r7
 800521a:	bc80      	pop	{r7}
 800521c:	4770      	bx	lr

0800521e <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800521e:	b580      	push	{r7, lr}
 8005220:	b084      	sub	sp, #16
 8005222:	af00      	add	r7, sp, #0
 8005224:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800522c:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005232:	b29b      	uxth	r3, r3
 8005234:	2b00      	cmp	r3, #0
 8005236:	d02c      	beq.n	8005292 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	691a      	ldr	r2, [r3, #16]
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005242:	b2d2      	uxtb	r2, r2
 8005244:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800524a:	1c5a      	adds	r2, r3, #1
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005254:	b29b      	uxth	r3, r3
 8005256:	3b01      	subs	r3, #1
 8005258:	b29a      	uxth	r2, r3
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005262:	b29b      	uxth	r3, r3
 8005264:	2b00      	cmp	r3, #0
 8005266:	d114      	bne.n	8005292 <I2C_SlaveReceive_RXNE+0x74>
 8005268:	7bfb      	ldrb	r3, [r7, #15]
 800526a:	2b2a      	cmp	r3, #42	@ 0x2a
 800526c:	d111      	bne.n	8005292 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	685a      	ldr	r2, [r3, #4]
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800527c:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	2222      	movs	r2, #34	@ 0x22
 8005282:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	2228      	movs	r2, #40	@ 0x28
 8005288:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800528c:	6878      	ldr	r0, [r7, #4]
 800528e:	f7ff f96d 	bl	800456c <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8005292:	bf00      	nop
 8005294:	3710      	adds	r7, #16
 8005296:	46bd      	mov	sp, r7
 8005298:	bd80      	pop	{r7, pc}

0800529a <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800529a:	b480      	push	{r7}
 800529c:	b083      	sub	sp, #12
 800529e:	af00      	add	r7, sp, #0
 80052a0:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80052a6:	b29b      	uxth	r3, r3
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d012      	beq.n	80052d2 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	691a      	ldr	r2, [r3, #16]
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052b6:	b2d2      	uxtb	r2, r2
 80052b8:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052be:	1c5a      	adds	r2, r3, #1
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80052c8:	b29b      	uxth	r3, r3
 80052ca:	3b01      	subs	r3, #1
 80052cc:	b29a      	uxth	r2, r3
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 80052d2:	bf00      	nop
 80052d4:	370c      	adds	r7, #12
 80052d6:	46bd      	mov	sp, r7
 80052d8:	bc80      	pop	{r7}
 80052da:	4770      	bx	lr

080052dc <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 80052dc:	b580      	push	{r7, lr}
 80052de:	b084      	sub	sp, #16
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	6078      	str	r0, [r7, #4]
 80052e4:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 80052e6:	2300      	movs	r3, #0
 80052e8:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80052f0:	b2db      	uxtb	r3, r3
 80052f2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80052f6:	2b28      	cmp	r3, #40	@ 0x28
 80052f8:	d125      	bne.n	8005346 <I2C_Slave_ADDR+0x6a>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	685a      	ldr	r2, [r3, #4]
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005308:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 800530a:	683b      	ldr	r3, [r7, #0]
 800530c:	f003 0304 	and.w	r3, r3, #4
 8005310:	2b00      	cmp	r3, #0
 8005312:	d101      	bne.n	8005318 <I2C_Slave_ADDR+0x3c>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8005314:	2301      	movs	r3, #1
 8005316:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8005318:	683b      	ldr	r3, [r7, #0]
 800531a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800531e:	2b00      	cmp	r3, #0
 8005320:	d103      	bne.n	800532a <I2C_Slave_ADDR+0x4e>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	68db      	ldr	r3, [r3, #12]
 8005326:	81bb      	strh	r3, [r7, #12]
 8005328:	e002      	b.n	8005330 <I2C_Slave_ADDR+0x54>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	699b      	ldr	r3, [r3, #24]
 800532e:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2200      	movs	r2, #0
 8005334:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8005338:	89ba      	ldrh	r2, [r7, #12]
 800533a:	7bfb      	ldrb	r3, [r7, #15]
 800533c:	4619      	mov	r1, r3
 800533e:	6878      	ldr	r0, [r7, #4]
 8005340:	f7ff f91d 	bl	800457e <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8005344:	e00e      	b.n	8005364 <I2C_Slave_ADDR+0x88>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005346:	2300      	movs	r3, #0
 8005348:	60bb      	str	r3, [r7, #8]
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	695b      	ldr	r3, [r3, #20]
 8005350:	60bb      	str	r3, [r7, #8]
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	699b      	ldr	r3, [r3, #24]
 8005358:	60bb      	str	r3, [r7, #8]
 800535a:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	2200      	movs	r2, #0
 8005360:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8005364:	bf00      	nop
 8005366:	3710      	adds	r7, #16
 8005368:	46bd      	mov	sp, r7
 800536a:	bd80      	pop	{r7, pc}

0800536c <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 800536c:	b580      	push	{r7, lr}
 800536e:	b084      	sub	sp, #16
 8005370:	af00      	add	r7, sp, #0
 8005372:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800537a:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	685a      	ldr	r2, [r3, #4]
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800538a:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 800538c:	2300      	movs	r3, #0
 800538e:	60bb      	str	r3, [r7, #8]
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	695b      	ldr	r3, [r3, #20]
 8005396:	60bb      	str	r3, [r7, #8]
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	681a      	ldr	r2, [r3, #0]
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	f042 0201 	orr.w	r2, r2, #1
 80053a6:	601a      	str	r2, [r3, #0]
 80053a8:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	681a      	ldr	r2, [r3, #0]
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80053b8:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	685b      	ldr	r3, [r3, #4]
 80053c0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80053c4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80053c8:	d172      	bne.n	80054b0 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80053ca:	7bfb      	ldrb	r3, [r7, #15]
 80053cc:	2b22      	cmp	r3, #34	@ 0x22
 80053ce:	d002      	beq.n	80053d6 <I2C_Slave_STOPF+0x6a>
 80053d0:	7bfb      	ldrb	r3, [r7, #15]
 80053d2:	2b2a      	cmp	r3, #42	@ 0x2a
 80053d4:	d135      	bne.n	8005442 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	685b      	ldr	r3, [r3, #4]
 80053de:	b29a      	uxth	r2, r3
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053e8:	b29b      	uxth	r3, r3
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d005      	beq.n	80053fa <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053f2:	f043 0204 	orr.w	r2, r3, #4
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	685a      	ldr	r2, [r3, #4]
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005408:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800540e:	4618      	mov	r0, r3
 8005410:	f7fd fc5e 	bl	8002cd0 <HAL_DMA_GetState>
 8005414:	4603      	mov	r3, r0
 8005416:	2b01      	cmp	r3, #1
 8005418:	d049      	beq.n	80054ae <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800541e:	4a69      	ldr	r2, [pc, #420]	@ (80055c4 <I2C_Slave_STOPF+0x258>)
 8005420:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005426:	4618      	mov	r0, r3
 8005428:	f7fd fad4 	bl	80029d4 <HAL_DMA_Abort_IT>
 800542c:	4603      	mov	r3, r0
 800542e:	2b00      	cmp	r3, #0
 8005430:	d03d      	beq.n	80054ae <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005436:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005438:	687a      	ldr	r2, [r7, #4]
 800543a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800543c:	4610      	mov	r0, r2
 800543e:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005440:	e035      	b.n	80054ae <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	685b      	ldr	r3, [r3, #4]
 800544a:	b29a      	uxth	r2, r3
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005454:	b29b      	uxth	r3, r3
 8005456:	2b00      	cmp	r3, #0
 8005458:	d005      	beq.n	8005466 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800545e:	f043 0204 	orr.w	r2, r3, #4
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	685a      	ldr	r2, [r3, #4]
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005474:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800547a:	4618      	mov	r0, r3
 800547c:	f7fd fc28 	bl	8002cd0 <HAL_DMA_GetState>
 8005480:	4603      	mov	r3, r0
 8005482:	2b01      	cmp	r3, #1
 8005484:	d014      	beq.n	80054b0 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800548a:	4a4e      	ldr	r2, [pc, #312]	@ (80055c4 <I2C_Slave_STOPF+0x258>)
 800548c:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005492:	4618      	mov	r0, r3
 8005494:	f7fd fa9e 	bl	80029d4 <HAL_DMA_Abort_IT>
 8005498:	4603      	mov	r3, r0
 800549a:	2b00      	cmp	r3, #0
 800549c:	d008      	beq.n	80054b0 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80054a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80054a4:	687a      	ldr	r2, [r7, #4]
 80054a6:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80054a8:	4610      	mov	r0, r2
 80054aa:	4798      	blx	r3
 80054ac:	e000      	b.n	80054b0 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80054ae:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80054b4:	b29b      	uxth	r3, r3
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d03e      	beq.n	8005538 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	695b      	ldr	r3, [r3, #20]
 80054c0:	f003 0304 	and.w	r3, r3, #4
 80054c4:	2b04      	cmp	r3, #4
 80054c6:	d112      	bne.n	80054ee <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	691a      	ldr	r2, [r3, #16]
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054d2:	b2d2      	uxtb	r2, r2
 80054d4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054da:	1c5a      	adds	r2, r3, #1
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80054e4:	b29b      	uxth	r3, r3
 80054e6:	3b01      	subs	r3, #1
 80054e8:	b29a      	uxth	r2, r3
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	695b      	ldr	r3, [r3, #20]
 80054f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054f8:	2b40      	cmp	r3, #64	@ 0x40
 80054fa:	d112      	bne.n	8005522 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	691a      	ldr	r2, [r3, #16]
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005506:	b2d2      	uxtb	r2, r2
 8005508:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800550e:	1c5a      	adds	r2, r3, #1
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005518:	b29b      	uxth	r3, r3
 800551a:	3b01      	subs	r3, #1
 800551c:	b29a      	uxth	r2, r3
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005526:	b29b      	uxth	r3, r3
 8005528:	2b00      	cmp	r3, #0
 800552a:	d005      	beq.n	8005538 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005530:	f043 0204 	orr.w	r2, r3, #4
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800553c:	2b00      	cmp	r3, #0
 800553e:	d003      	beq.n	8005548 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8005540:	6878      	ldr	r0, [r7, #4]
 8005542:	f000 f8b7 	bl	80056b4 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8005546:	e039      	b.n	80055bc <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8005548:	7bfb      	ldrb	r3, [r7, #15]
 800554a:	2b2a      	cmp	r3, #42	@ 0x2a
 800554c:	d109      	bne.n	8005562 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	2200      	movs	r2, #0
 8005552:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	2228      	movs	r2, #40	@ 0x28
 8005558:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800555c:	6878      	ldr	r0, [r7, #4]
 800555e:	f7ff f805 	bl	800456c <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005568:	b2db      	uxtb	r3, r3
 800556a:	2b28      	cmp	r3, #40	@ 0x28
 800556c:	d111      	bne.n	8005592 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	4a15      	ldr	r2, [pc, #84]	@ (80055c8 <I2C_Slave_STOPF+0x25c>)
 8005572:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2200      	movs	r2, #0
 8005578:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	2220      	movs	r2, #32
 800557e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	2200      	movs	r2, #0
 8005586:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 800558a:	6878      	ldr	r0, [r7, #4]
 800558c:	f7ff f804 	bl	8004598 <HAL_I2C_ListenCpltCallback>
}
 8005590:	e014      	b.n	80055bc <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005596:	2b22      	cmp	r3, #34	@ 0x22
 8005598:	d002      	beq.n	80055a0 <I2C_Slave_STOPF+0x234>
 800559a:	7bfb      	ldrb	r3, [r7, #15]
 800559c:	2b22      	cmp	r3, #34	@ 0x22
 800559e:	d10d      	bne.n	80055bc <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	2200      	movs	r2, #0
 80055a4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	2220      	movs	r2, #32
 80055aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	2200      	movs	r2, #0
 80055b2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 80055b6:	6878      	ldr	r0, [r7, #4]
 80055b8:	f7fe ffd8 	bl	800456c <HAL_I2C_SlaveRxCpltCallback>
}
 80055bc:	bf00      	nop
 80055be:	3710      	adds	r7, #16
 80055c0:	46bd      	mov	sp, r7
 80055c2:	bd80      	pop	{r7, pc}
 80055c4:	08005bb9 	.word	0x08005bb9
 80055c8:	ffff0000 	.word	0xffff0000

080055cc <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 80055cc:	b580      	push	{r7, lr}
 80055ce:	b084      	sub	sp, #16
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80055da:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055e0:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 80055e2:	68bb      	ldr	r3, [r7, #8]
 80055e4:	2b08      	cmp	r3, #8
 80055e6:	d002      	beq.n	80055ee <I2C_Slave_AF+0x22>
 80055e8:	68bb      	ldr	r3, [r7, #8]
 80055ea:	2b20      	cmp	r3, #32
 80055ec:	d129      	bne.n	8005642 <I2C_Slave_AF+0x76>
 80055ee:	7bfb      	ldrb	r3, [r7, #15]
 80055f0:	2b28      	cmp	r3, #40	@ 0x28
 80055f2:	d126      	bne.n	8005642 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	4a2e      	ldr	r2, [pc, #184]	@ (80056b0 <I2C_Slave_AF+0xe4>)
 80055f8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	685a      	ldr	r2, [r3, #4]
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005608:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005612:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	681a      	ldr	r2, [r3, #0]
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005622:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2200      	movs	r2, #0
 8005628:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	2220      	movs	r2, #32
 800562e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	2200      	movs	r2, #0
 8005636:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800563a:	6878      	ldr	r0, [r7, #4]
 800563c:	f7fe ffac 	bl	8004598 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8005640:	e031      	b.n	80056a6 <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8005642:	7bfb      	ldrb	r3, [r7, #15]
 8005644:	2b21      	cmp	r3, #33	@ 0x21
 8005646:	d129      	bne.n	800569c <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	4a19      	ldr	r2, [pc, #100]	@ (80056b0 <I2C_Slave_AF+0xe4>)
 800564c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	2221      	movs	r2, #33	@ 0x21
 8005652:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2220      	movs	r2, #32
 8005658:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	2200      	movs	r2, #0
 8005660:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	685a      	ldr	r2, [r3, #4]
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005672:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800567c:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	681a      	ldr	r2, [r3, #0]
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800568c:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 800568e:	6878      	ldr	r0, [r7, #4]
 8005690:	f7fe f942 	bl	8003918 <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005694:	6878      	ldr	r0, [r7, #4]
 8005696:	f7fe ff60 	bl	800455a <HAL_I2C_SlaveTxCpltCallback>
}
 800569a:	e004      	b.n	80056a6 <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80056a4:	615a      	str	r2, [r3, #20]
}
 80056a6:	bf00      	nop
 80056a8:	3710      	adds	r7, #16
 80056aa:	46bd      	mov	sp, r7
 80056ac:	bd80      	pop	{r7, pc}
 80056ae:	bf00      	nop
 80056b0:	ffff0000 	.word	0xffff0000

080056b4 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 80056b4:	b580      	push	{r7, lr}
 80056b6:	b084      	sub	sp, #16
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80056c2:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80056ca:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80056cc:	7bbb      	ldrb	r3, [r7, #14]
 80056ce:	2b10      	cmp	r3, #16
 80056d0:	d002      	beq.n	80056d8 <I2C_ITError+0x24>
 80056d2:	7bbb      	ldrb	r3, [r7, #14]
 80056d4:	2b40      	cmp	r3, #64	@ 0x40
 80056d6:	d10a      	bne.n	80056ee <I2C_ITError+0x3a>
 80056d8:	7bfb      	ldrb	r3, [r7, #15]
 80056da:	2b22      	cmp	r3, #34	@ 0x22
 80056dc:	d107      	bne.n	80056ee <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	681a      	ldr	r2, [r3, #0]
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80056ec:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80056ee:	7bfb      	ldrb	r3, [r7, #15]
 80056f0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80056f4:	2b28      	cmp	r3, #40	@ 0x28
 80056f6:	d107      	bne.n	8005708 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	2200      	movs	r2, #0
 80056fc:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	2228      	movs	r2, #40	@ 0x28
 8005702:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8005706:	e015      	b.n	8005734 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	685b      	ldr	r3, [r3, #4]
 800570e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005712:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005716:	d00a      	beq.n	800572e <I2C_ITError+0x7a>
 8005718:	7bfb      	ldrb	r3, [r7, #15]
 800571a:	2b60      	cmp	r3, #96	@ 0x60
 800571c:	d007      	beq.n	800572e <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	2220      	movs	r2, #32
 8005722:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	2200      	movs	r2, #0
 800572a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	2200      	movs	r2, #0
 8005732:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	685b      	ldr	r3, [r3, #4]
 800573a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800573e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005742:	d162      	bne.n	800580a <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	685a      	ldr	r2, [r3, #4]
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005752:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005758:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800575c:	b2db      	uxtb	r3, r3
 800575e:	2b01      	cmp	r3, #1
 8005760:	d020      	beq.n	80057a4 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005766:	4a6a      	ldr	r2, [pc, #424]	@ (8005910 <I2C_ITError+0x25c>)
 8005768:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800576e:	4618      	mov	r0, r3
 8005770:	f7fd f930 	bl	80029d4 <HAL_DMA_Abort_IT>
 8005774:	4603      	mov	r3, r0
 8005776:	2b00      	cmp	r3, #0
 8005778:	f000 8089 	beq.w	800588e <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	681a      	ldr	r2, [r3, #0]
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f022 0201 	bic.w	r2, r2, #1
 800578a:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2220      	movs	r2, #32
 8005790:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005798:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800579a:	687a      	ldr	r2, [r7, #4]
 800579c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800579e:	4610      	mov	r0, r2
 80057a0:	4798      	blx	r3
 80057a2:	e074      	b.n	800588e <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057a8:	4a59      	ldr	r2, [pc, #356]	@ (8005910 <I2C_ITError+0x25c>)
 80057aa:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057b0:	4618      	mov	r0, r3
 80057b2:	f7fd f90f 	bl	80029d4 <HAL_DMA_Abort_IT>
 80057b6:	4603      	mov	r3, r0
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d068      	beq.n	800588e <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	695b      	ldr	r3, [r3, #20]
 80057c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057c6:	2b40      	cmp	r3, #64	@ 0x40
 80057c8:	d10b      	bne.n	80057e2 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	691a      	ldr	r2, [r3, #16]
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057d4:	b2d2      	uxtb	r2, r2
 80057d6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057dc:	1c5a      	adds	r2, r3, #1
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	681a      	ldr	r2, [r3, #0]
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	f022 0201 	bic.w	r2, r2, #1
 80057f0:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	2220      	movs	r2, #32
 80057f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005800:	687a      	ldr	r2, [r7, #4]
 8005802:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005804:	4610      	mov	r0, r2
 8005806:	4798      	blx	r3
 8005808:	e041      	b.n	800588e <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005810:	b2db      	uxtb	r3, r3
 8005812:	2b60      	cmp	r3, #96	@ 0x60
 8005814:	d125      	bne.n	8005862 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	2220      	movs	r2, #32
 800581a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	2200      	movs	r2, #0
 8005822:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	695b      	ldr	r3, [r3, #20]
 800582a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800582e:	2b40      	cmp	r3, #64	@ 0x40
 8005830:	d10b      	bne.n	800584a <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	691a      	ldr	r2, [r3, #16]
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800583c:	b2d2      	uxtb	r2, r2
 800583e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005844:	1c5a      	adds	r2, r3, #1
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	681a      	ldr	r2, [r3, #0]
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	f022 0201 	bic.w	r2, r2, #1
 8005858:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800585a:	6878      	ldr	r0, [r7, #4]
 800585c:	f7fe fec0 	bl	80045e0 <HAL_I2C_AbortCpltCallback>
 8005860:	e015      	b.n	800588e <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	695b      	ldr	r3, [r3, #20]
 8005868:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800586c:	2b40      	cmp	r3, #64	@ 0x40
 800586e:	d10b      	bne.n	8005888 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	691a      	ldr	r2, [r3, #16]
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800587a:	b2d2      	uxtb	r2, r2
 800587c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005882:	1c5a      	adds	r2, r3, #1
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8005888:	6878      	ldr	r0, [r7, #4]
 800588a:	f7fe fea0 	bl	80045ce <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005892:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8005894:	68bb      	ldr	r3, [r7, #8]
 8005896:	f003 0301 	and.w	r3, r3, #1
 800589a:	2b00      	cmp	r3, #0
 800589c:	d10e      	bne.n	80058bc <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800589e:	68bb      	ldr	r3, [r7, #8]
 80058a0:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d109      	bne.n	80058bc <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80058a8:	68bb      	ldr	r3, [r7, #8]
 80058aa:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d104      	bne.n	80058bc <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 80058b2:	68bb      	ldr	r3, [r7, #8]
 80058b4:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d007      	beq.n	80058cc <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	685a      	ldr	r2, [r3, #4]
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80058ca:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80058d2:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058d8:	f003 0304 	and.w	r3, r3, #4
 80058dc:	2b04      	cmp	r3, #4
 80058de:	d113      	bne.n	8005908 <I2C_ITError+0x254>
 80058e0:	7bfb      	ldrb	r3, [r7, #15]
 80058e2:	2b28      	cmp	r3, #40	@ 0x28
 80058e4:	d110      	bne.n	8005908 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	4a0a      	ldr	r2, [pc, #40]	@ (8005914 <I2C_ITError+0x260>)
 80058ea:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	2200      	movs	r2, #0
 80058f0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	2220      	movs	r2, #32
 80058f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	2200      	movs	r2, #0
 80058fe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8005902:	6878      	ldr	r0, [r7, #4]
 8005904:	f7fe fe48 	bl	8004598 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005908:	bf00      	nop
 800590a:	3710      	adds	r7, #16
 800590c:	46bd      	mov	sp, r7
 800590e:	bd80      	pop	{r7, pc}
 8005910:	08005bb9 	.word	0x08005bb9
 8005914:	ffff0000 	.word	0xffff0000

08005918 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005918:	b580      	push	{r7, lr}
 800591a:	b088      	sub	sp, #32
 800591c:	af02      	add	r7, sp, #8
 800591e:	60f8      	str	r0, [r7, #12]
 8005920:	607a      	str	r2, [r7, #4]
 8005922:	603b      	str	r3, [r7, #0]
 8005924:	460b      	mov	r3, r1
 8005926:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800592c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800592e:	697b      	ldr	r3, [r7, #20]
 8005930:	2b08      	cmp	r3, #8
 8005932:	d006      	beq.n	8005942 <I2C_MasterRequestWrite+0x2a>
 8005934:	697b      	ldr	r3, [r7, #20]
 8005936:	2b01      	cmp	r3, #1
 8005938:	d003      	beq.n	8005942 <I2C_MasterRequestWrite+0x2a>
 800593a:	697b      	ldr	r3, [r7, #20]
 800593c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005940:	d108      	bne.n	8005954 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	681a      	ldr	r2, [r3, #0]
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005950:	601a      	str	r2, [r3, #0]
 8005952:	e00b      	b.n	800596c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005958:	2b12      	cmp	r3, #18
 800595a:	d107      	bne.n	800596c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	681a      	ldr	r2, [r3, #0]
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800596a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800596c:	683b      	ldr	r3, [r7, #0]
 800596e:	9300      	str	r3, [sp, #0]
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	2200      	movs	r2, #0
 8005974:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005978:	68f8      	ldr	r0, [r7, #12]
 800597a:	f000 f9c5 	bl	8005d08 <I2C_WaitOnFlagUntilTimeout>
 800597e:	4603      	mov	r3, r0
 8005980:	2b00      	cmp	r3, #0
 8005982:	d00d      	beq.n	80059a0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800598e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005992:	d103      	bne.n	800599c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800599a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800599c:	2303      	movs	r3, #3
 800599e:	e035      	b.n	8005a0c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	691b      	ldr	r3, [r3, #16]
 80059a4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80059a8:	d108      	bne.n	80059bc <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80059aa:	897b      	ldrh	r3, [r7, #10]
 80059ac:	b2db      	uxtb	r3, r3
 80059ae:	461a      	mov	r2, r3
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80059b8:	611a      	str	r2, [r3, #16]
 80059ba:	e01b      	b.n	80059f4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80059bc:	897b      	ldrh	r3, [r7, #10]
 80059be:	11db      	asrs	r3, r3, #7
 80059c0:	b2db      	uxtb	r3, r3
 80059c2:	f003 0306 	and.w	r3, r3, #6
 80059c6:	b2db      	uxtb	r3, r3
 80059c8:	f063 030f 	orn	r3, r3, #15
 80059cc:	b2da      	uxtb	r2, r3
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80059d4:	683b      	ldr	r3, [r7, #0]
 80059d6:	687a      	ldr	r2, [r7, #4]
 80059d8:	490e      	ldr	r1, [pc, #56]	@ (8005a14 <I2C_MasterRequestWrite+0xfc>)
 80059da:	68f8      	ldr	r0, [r7, #12]
 80059dc:	f000 fa0e 	bl	8005dfc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80059e0:	4603      	mov	r3, r0
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d001      	beq.n	80059ea <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80059e6:	2301      	movs	r3, #1
 80059e8:	e010      	b.n	8005a0c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80059ea:	897b      	ldrh	r3, [r7, #10]
 80059ec:	b2da      	uxtb	r2, r3
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80059f4:	683b      	ldr	r3, [r7, #0]
 80059f6:	687a      	ldr	r2, [r7, #4]
 80059f8:	4907      	ldr	r1, [pc, #28]	@ (8005a18 <I2C_MasterRequestWrite+0x100>)
 80059fa:	68f8      	ldr	r0, [r7, #12]
 80059fc:	f000 f9fe 	bl	8005dfc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005a00:	4603      	mov	r3, r0
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d001      	beq.n	8005a0a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8005a06:	2301      	movs	r3, #1
 8005a08:	e000      	b.n	8005a0c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8005a0a:	2300      	movs	r3, #0
}
 8005a0c:	4618      	mov	r0, r3
 8005a0e:	3718      	adds	r7, #24
 8005a10:	46bd      	mov	sp, r7
 8005a12:	bd80      	pop	{r7, pc}
 8005a14:	00010008 	.word	0x00010008
 8005a18:	00010002 	.word	0x00010002

08005a1c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005a1c:	b580      	push	{r7, lr}
 8005a1e:	b088      	sub	sp, #32
 8005a20:	af02      	add	r7, sp, #8
 8005a22:	60f8      	str	r0, [r7, #12]
 8005a24:	607a      	str	r2, [r7, #4]
 8005a26:	603b      	str	r3, [r7, #0]
 8005a28:	460b      	mov	r3, r1
 8005a2a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a30:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	681a      	ldr	r2, [r3, #0]
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005a40:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005a42:	697b      	ldr	r3, [r7, #20]
 8005a44:	2b08      	cmp	r3, #8
 8005a46:	d006      	beq.n	8005a56 <I2C_MasterRequestRead+0x3a>
 8005a48:	697b      	ldr	r3, [r7, #20]
 8005a4a:	2b01      	cmp	r3, #1
 8005a4c:	d003      	beq.n	8005a56 <I2C_MasterRequestRead+0x3a>
 8005a4e:	697b      	ldr	r3, [r7, #20]
 8005a50:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005a54:	d108      	bne.n	8005a68 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	681a      	ldr	r2, [r3, #0]
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005a64:	601a      	str	r2, [r3, #0]
 8005a66:	e00b      	b.n	8005a80 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a6c:	2b11      	cmp	r3, #17
 8005a6e:	d107      	bne.n	8005a80 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	681a      	ldr	r2, [r3, #0]
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005a7e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005a80:	683b      	ldr	r3, [r7, #0]
 8005a82:	9300      	str	r3, [sp, #0]
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2200      	movs	r2, #0
 8005a88:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005a8c:	68f8      	ldr	r0, [r7, #12]
 8005a8e:	f000 f93b 	bl	8005d08 <I2C_WaitOnFlagUntilTimeout>
 8005a92:	4603      	mov	r3, r0
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d00d      	beq.n	8005ab4 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005aa2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005aa6:	d103      	bne.n	8005ab0 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005aae:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005ab0:	2303      	movs	r3, #3
 8005ab2:	e079      	b.n	8005ba8 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	691b      	ldr	r3, [r3, #16]
 8005ab8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005abc:	d108      	bne.n	8005ad0 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005abe:	897b      	ldrh	r3, [r7, #10]
 8005ac0:	b2db      	uxtb	r3, r3
 8005ac2:	f043 0301 	orr.w	r3, r3, #1
 8005ac6:	b2da      	uxtb	r2, r3
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	611a      	str	r2, [r3, #16]
 8005ace:	e05f      	b.n	8005b90 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005ad0:	897b      	ldrh	r3, [r7, #10]
 8005ad2:	11db      	asrs	r3, r3, #7
 8005ad4:	b2db      	uxtb	r3, r3
 8005ad6:	f003 0306 	and.w	r3, r3, #6
 8005ada:	b2db      	uxtb	r3, r3
 8005adc:	f063 030f 	orn	r3, r3, #15
 8005ae0:	b2da      	uxtb	r2, r3
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005ae8:	683b      	ldr	r3, [r7, #0]
 8005aea:	687a      	ldr	r2, [r7, #4]
 8005aec:	4930      	ldr	r1, [pc, #192]	@ (8005bb0 <I2C_MasterRequestRead+0x194>)
 8005aee:	68f8      	ldr	r0, [r7, #12]
 8005af0:	f000 f984 	bl	8005dfc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005af4:	4603      	mov	r3, r0
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d001      	beq.n	8005afe <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8005afa:	2301      	movs	r3, #1
 8005afc:	e054      	b.n	8005ba8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005afe:	897b      	ldrh	r3, [r7, #10]
 8005b00:	b2da      	uxtb	r2, r3
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005b08:	683b      	ldr	r3, [r7, #0]
 8005b0a:	687a      	ldr	r2, [r7, #4]
 8005b0c:	4929      	ldr	r1, [pc, #164]	@ (8005bb4 <I2C_MasterRequestRead+0x198>)
 8005b0e:	68f8      	ldr	r0, [r7, #12]
 8005b10:	f000 f974 	bl	8005dfc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005b14:	4603      	mov	r3, r0
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d001      	beq.n	8005b1e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8005b1a:	2301      	movs	r3, #1
 8005b1c:	e044      	b.n	8005ba8 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b1e:	2300      	movs	r3, #0
 8005b20:	613b      	str	r3, [r7, #16]
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	695b      	ldr	r3, [r3, #20]
 8005b28:	613b      	str	r3, [r7, #16]
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	699b      	ldr	r3, [r3, #24]
 8005b30:	613b      	str	r3, [r7, #16]
 8005b32:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	681a      	ldr	r2, [r3, #0]
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005b42:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005b44:	683b      	ldr	r3, [r7, #0]
 8005b46:	9300      	str	r3, [sp, #0]
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005b50:	68f8      	ldr	r0, [r7, #12]
 8005b52:	f000 f8d9 	bl	8005d08 <I2C_WaitOnFlagUntilTimeout>
 8005b56:	4603      	mov	r3, r0
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d00d      	beq.n	8005b78 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b66:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005b6a:	d103      	bne.n	8005b74 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005b72:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8005b74:	2303      	movs	r3, #3
 8005b76:	e017      	b.n	8005ba8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8005b78:	897b      	ldrh	r3, [r7, #10]
 8005b7a:	11db      	asrs	r3, r3, #7
 8005b7c:	b2db      	uxtb	r3, r3
 8005b7e:	f003 0306 	and.w	r3, r3, #6
 8005b82:	b2db      	uxtb	r3, r3
 8005b84:	f063 030e 	orn	r3, r3, #14
 8005b88:	b2da      	uxtb	r2, r3
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005b90:	683b      	ldr	r3, [r7, #0]
 8005b92:	687a      	ldr	r2, [r7, #4]
 8005b94:	4907      	ldr	r1, [pc, #28]	@ (8005bb4 <I2C_MasterRequestRead+0x198>)
 8005b96:	68f8      	ldr	r0, [r7, #12]
 8005b98:	f000 f930 	bl	8005dfc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005b9c:	4603      	mov	r3, r0
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d001      	beq.n	8005ba6 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8005ba2:	2301      	movs	r3, #1
 8005ba4:	e000      	b.n	8005ba8 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8005ba6:	2300      	movs	r3, #0
}
 8005ba8:	4618      	mov	r0, r3
 8005baa:	3718      	adds	r7, #24
 8005bac:	46bd      	mov	sp, r7
 8005bae:	bd80      	pop	{r7, pc}
 8005bb0:	00010008 	.word	0x00010008
 8005bb4:	00010002 	.word	0x00010002

08005bb8 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8005bb8:	b580      	push	{r7, lr}
 8005bba:	b086      	sub	sp, #24
 8005bbc:	af00      	add	r7, sp, #0
 8005bbe:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005bc0:	2300      	movs	r3, #0
 8005bc2:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bc8:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005bca:	697b      	ldr	r3, [r7, #20]
 8005bcc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005bd0:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8005bd2:	4b4b      	ldr	r3, [pc, #300]	@ (8005d00 <I2C_DMAAbort+0x148>)
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	08db      	lsrs	r3, r3, #3
 8005bd8:	4a4a      	ldr	r2, [pc, #296]	@ (8005d04 <I2C_DMAAbort+0x14c>)
 8005bda:	fba2 2303 	umull	r2, r3, r2, r3
 8005bde:	0a1a      	lsrs	r2, r3, #8
 8005be0:	4613      	mov	r3, r2
 8005be2:	009b      	lsls	r3, r3, #2
 8005be4:	4413      	add	r3, r2
 8005be6:	00da      	lsls	r2, r3, #3
 8005be8:	1ad3      	subs	r3, r2, r3
 8005bea:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d106      	bne.n	8005c00 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005bf2:	697b      	ldr	r3, [r7, #20]
 8005bf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bf6:	f043 0220 	orr.w	r2, r3, #32
 8005bfa:	697b      	ldr	r3, [r7, #20]
 8005bfc:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8005bfe:	e00a      	b.n	8005c16 <I2C_DMAAbort+0x5e>
    }
    count--;
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	3b01      	subs	r3, #1
 8005c04:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8005c06:	697b      	ldr	r3, [r7, #20]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005c10:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005c14:	d0ea      	beq.n	8005bec <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8005c16:	697b      	ldr	r3, [r7, #20]
 8005c18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d003      	beq.n	8005c26 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8005c1e:	697b      	ldr	r3, [r7, #20]
 8005c20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c22:	2200      	movs	r2, #0
 8005c24:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 8005c26:	697b      	ldr	r3, [r7, #20]
 8005c28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d003      	beq.n	8005c36 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8005c2e:	697b      	ldr	r3, [r7, #20]
 8005c30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c32:	2200      	movs	r2, #0
 8005c34:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005c36:	697b      	ldr	r3, [r7, #20]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	681a      	ldr	r2, [r3, #0]
 8005c3c:	697b      	ldr	r3, [r7, #20]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005c44:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8005c46:	697b      	ldr	r3, [r7, #20]
 8005c48:	2200      	movs	r2, #0
 8005c4a:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8005c4c:	697b      	ldr	r3, [r7, #20]
 8005c4e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d003      	beq.n	8005c5c <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8005c54:	697b      	ldr	r3, [r7, #20]
 8005c56:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c58:	2200      	movs	r2, #0
 8005c5a:	635a      	str	r2, [r3, #52]	@ 0x34
  }
  if (hi2c->hdmarx != NULL)
 8005c5c:	697b      	ldr	r3, [r7, #20]
 8005c5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d003      	beq.n	8005c6c <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8005c64:	697b      	ldr	r3, [r7, #20]
 8005c66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c68:	2200      	movs	r2, #0
 8005c6a:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8005c6c:	697b      	ldr	r3, [r7, #20]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	681a      	ldr	r2, [r3, #0]
 8005c72:	697b      	ldr	r3, [r7, #20]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	f022 0201 	bic.w	r2, r2, #1
 8005c7a:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005c7c:	697b      	ldr	r3, [r7, #20]
 8005c7e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c82:	b2db      	uxtb	r3, r3
 8005c84:	2b60      	cmp	r3, #96	@ 0x60
 8005c86:	d10e      	bne.n	8005ca6 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8005c88:	697b      	ldr	r3, [r7, #20]
 8005c8a:	2220      	movs	r2, #32
 8005c8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005c90:	697b      	ldr	r3, [r7, #20]
 8005c92:	2200      	movs	r2, #0
 8005c94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8005c98:	697b      	ldr	r3, [r7, #20]
 8005c9a:	2200      	movs	r2, #0
 8005c9c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8005c9e:	6978      	ldr	r0, [r7, #20]
 8005ca0:	f7fe fc9e 	bl	80045e0 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005ca4:	e027      	b.n	8005cf6 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005ca6:	7cfb      	ldrb	r3, [r7, #19]
 8005ca8:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005cac:	2b28      	cmp	r3, #40	@ 0x28
 8005cae:	d117      	bne.n	8005ce0 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8005cb0:	697b      	ldr	r3, [r7, #20]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	681a      	ldr	r2, [r3, #0]
 8005cb6:	697b      	ldr	r3, [r7, #20]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	f042 0201 	orr.w	r2, r2, #1
 8005cbe:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005cc0:	697b      	ldr	r3, [r7, #20]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	681a      	ldr	r2, [r3, #0]
 8005cc6:	697b      	ldr	r3, [r7, #20]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005cce:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8005cd0:	697b      	ldr	r3, [r7, #20]
 8005cd2:	2200      	movs	r2, #0
 8005cd4:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005cd6:	697b      	ldr	r3, [r7, #20]
 8005cd8:	2228      	movs	r2, #40	@ 0x28
 8005cda:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8005cde:	e007      	b.n	8005cf0 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8005ce0:	697b      	ldr	r3, [r7, #20]
 8005ce2:	2220      	movs	r2, #32
 8005ce4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ce8:	697b      	ldr	r3, [r7, #20]
 8005cea:	2200      	movs	r2, #0
 8005cec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8005cf0:	6978      	ldr	r0, [r7, #20]
 8005cf2:	f7fe fc6c 	bl	80045ce <HAL_I2C_ErrorCallback>
}
 8005cf6:	bf00      	nop
 8005cf8:	3718      	adds	r7, #24
 8005cfa:	46bd      	mov	sp, r7
 8005cfc:	bd80      	pop	{r7, pc}
 8005cfe:	bf00      	nop
 8005d00:	20000000 	.word	0x20000000
 8005d04:	14f8b589 	.word	0x14f8b589

08005d08 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005d08:	b580      	push	{r7, lr}
 8005d0a:	b084      	sub	sp, #16
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	60f8      	str	r0, [r7, #12]
 8005d10:	60b9      	str	r1, [r7, #8]
 8005d12:	603b      	str	r3, [r7, #0]
 8005d14:	4613      	mov	r3, r2
 8005d16:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005d18:	e048      	b.n	8005dac <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005d1a:	683b      	ldr	r3, [r7, #0]
 8005d1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d20:	d044      	beq.n	8005dac <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005d22:	f7fb ffbf 	bl	8001ca4 <HAL_GetTick>
 8005d26:	4602      	mov	r2, r0
 8005d28:	69bb      	ldr	r3, [r7, #24]
 8005d2a:	1ad3      	subs	r3, r2, r3
 8005d2c:	683a      	ldr	r2, [r7, #0]
 8005d2e:	429a      	cmp	r2, r3
 8005d30:	d302      	bcc.n	8005d38 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005d32:	683b      	ldr	r3, [r7, #0]
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d139      	bne.n	8005dac <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005d38:	68bb      	ldr	r3, [r7, #8]
 8005d3a:	0c1b      	lsrs	r3, r3, #16
 8005d3c:	b2db      	uxtb	r3, r3
 8005d3e:	2b01      	cmp	r3, #1
 8005d40:	d10d      	bne.n	8005d5e <I2C_WaitOnFlagUntilTimeout+0x56>
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	695b      	ldr	r3, [r3, #20]
 8005d48:	43da      	mvns	r2, r3
 8005d4a:	68bb      	ldr	r3, [r7, #8]
 8005d4c:	4013      	ands	r3, r2
 8005d4e:	b29b      	uxth	r3, r3
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	bf0c      	ite	eq
 8005d54:	2301      	moveq	r3, #1
 8005d56:	2300      	movne	r3, #0
 8005d58:	b2db      	uxtb	r3, r3
 8005d5a:	461a      	mov	r2, r3
 8005d5c:	e00c      	b.n	8005d78 <I2C_WaitOnFlagUntilTimeout+0x70>
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	699b      	ldr	r3, [r3, #24]
 8005d64:	43da      	mvns	r2, r3
 8005d66:	68bb      	ldr	r3, [r7, #8]
 8005d68:	4013      	ands	r3, r2
 8005d6a:	b29b      	uxth	r3, r3
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	bf0c      	ite	eq
 8005d70:	2301      	moveq	r3, #1
 8005d72:	2300      	movne	r3, #0
 8005d74:	b2db      	uxtb	r3, r3
 8005d76:	461a      	mov	r2, r3
 8005d78:	79fb      	ldrb	r3, [r7, #7]
 8005d7a:	429a      	cmp	r2, r3
 8005d7c:	d116      	bne.n	8005dac <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	2200      	movs	r2, #0
 8005d82:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	2220      	movs	r2, #32
 8005d88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	2200      	movs	r2, #0
 8005d90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d98:	f043 0220 	orr.w	r2, r3, #32
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	2200      	movs	r2, #0
 8005da4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005da8:	2301      	movs	r3, #1
 8005daa:	e023      	b.n	8005df4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005dac:	68bb      	ldr	r3, [r7, #8]
 8005dae:	0c1b      	lsrs	r3, r3, #16
 8005db0:	b2db      	uxtb	r3, r3
 8005db2:	2b01      	cmp	r3, #1
 8005db4:	d10d      	bne.n	8005dd2 <I2C_WaitOnFlagUntilTimeout+0xca>
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	695b      	ldr	r3, [r3, #20]
 8005dbc:	43da      	mvns	r2, r3
 8005dbe:	68bb      	ldr	r3, [r7, #8]
 8005dc0:	4013      	ands	r3, r2
 8005dc2:	b29b      	uxth	r3, r3
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	bf0c      	ite	eq
 8005dc8:	2301      	moveq	r3, #1
 8005dca:	2300      	movne	r3, #0
 8005dcc:	b2db      	uxtb	r3, r3
 8005dce:	461a      	mov	r2, r3
 8005dd0:	e00c      	b.n	8005dec <I2C_WaitOnFlagUntilTimeout+0xe4>
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	699b      	ldr	r3, [r3, #24]
 8005dd8:	43da      	mvns	r2, r3
 8005dda:	68bb      	ldr	r3, [r7, #8]
 8005ddc:	4013      	ands	r3, r2
 8005dde:	b29b      	uxth	r3, r3
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	bf0c      	ite	eq
 8005de4:	2301      	moveq	r3, #1
 8005de6:	2300      	movne	r3, #0
 8005de8:	b2db      	uxtb	r3, r3
 8005dea:	461a      	mov	r2, r3
 8005dec:	79fb      	ldrb	r3, [r7, #7]
 8005dee:	429a      	cmp	r2, r3
 8005df0:	d093      	beq.n	8005d1a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005df2:	2300      	movs	r3, #0
}
 8005df4:	4618      	mov	r0, r3
 8005df6:	3710      	adds	r7, #16
 8005df8:	46bd      	mov	sp, r7
 8005dfa:	bd80      	pop	{r7, pc}

08005dfc <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005dfc:	b580      	push	{r7, lr}
 8005dfe:	b084      	sub	sp, #16
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	60f8      	str	r0, [r7, #12]
 8005e04:	60b9      	str	r1, [r7, #8]
 8005e06:	607a      	str	r2, [r7, #4]
 8005e08:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005e0a:	e071      	b.n	8005ef0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	695b      	ldr	r3, [r3, #20]
 8005e12:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005e16:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005e1a:	d123      	bne.n	8005e64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	681a      	ldr	r2, [r3, #0]
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005e2a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005e34:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	2200      	movs	r2, #0
 8005e3a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	2220      	movs	r2, #32
 8005e40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	2200      	movs	r2, #0
 8005e48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e50:	f043 0204 	orr.w	r2, r3, #4
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	2200      	movs	r2, #0
 8005e5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005e60:	2301      	movs	r3, #1
 8005e62:	e067      	b.n	8005f34 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e6a:	d041      	beq.n	8005ef0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e6c:	f7fb ff1a 	bl	8001ca4 <HAL_GetTick>
 8005e70:	4602      	mov	r2, r0
 8005e72:	683b      	ldr	r3, [r7, #0]
 8005e74:	1ad3      	subs	r3, r2, r3
 8005e76:	687a      	ldr	r2, [r7, #4]
 8005e78:	429a      	cmp	r2, r3
 8005e7a:	d302      	bcc.n	8005e82 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d136      	bne.n	8005ef0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8005e82:	68bb      	ldr	r3, [r7, #8]
 8005e84:	0c1b      	lsrs	r3, r3, #16
 8005e86:	b2db      	uxtb	r3, r3
 8005e88:	2b01      	cmp	r3, #1
 8005e8a:	d10c      	bne.n	8005ea6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	695b      	ldr	r3, [r3, #20]
 8005e92:	43da      	mvns	r2, r3
 8005e94:	68bb      	ldr	r3, [r7, #8]
 8005e96:	4013      	ands	r3, r2
 8005e98:	b29b      	uxth	r3, r3
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	bf14      	ite	ne
 8005e9e:	2301      	movne	r3, #1
 8005ea0:	2300      	moveq	r3, #0
 8005ea2:	b2db      	uxtb	r3, r3
 8005ea4:	e00b      	b.n	8005ebe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	699b      	ldr	r3, [r3, #24]
 8005eac:	43da      	mvns	r2, r3
 8005eae:	68bb      	ldr	r3, [r7, #8]
 8005eb0:	4013      	ands	r3, r2
 8005eb2:	b29b      	uxth	r3, r3
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	bf14      	ite	ne
 8005eb8:	2301      	movne	r3, #1
 8005eba:	2300      	moveq	r3, #0
 8005ebc:	b2db      	uxtb	r3, r3
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d016      	beq.n	8005ef0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	2200      	movs	r2, #0
 8005ec6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	2220      	movs	r2, #32
 8005ecc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	2200      	movs	r2, #0
 8005ed4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005edc:	f043 0220 	orr.w	r2, r3, #32
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	2200      	movs	r2, #0
 8005ee8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005eec:	2301      	movs	r3, #1
 8005eee:	e021      	b.n	8005f34 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005ef0:	68bb      	ldr	r3, [r7, #8]
 8005ef2:	0c1b      	lsrs	r3, r3, #16
 8005ef4:	b2db      	uxtb	r3, r3
 8005ef6:	2b01      	cmp	r3, #1
 8005ef8:	d10c      	bne.n	8005f14 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	695b      	ldr	r3, [r3, #20]
 8005f00:	43da      	mvns	r2, r3
 8005f02:	68bb      	ldr	r3, [r7, #8]
 8005f04:	4013      	ands	r3, r2
 8005f06:	b29b      	uxth	r3, r3
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	bf14      	ite	ne
 8005f0c:	2301      	movne	r3, #1
 8005f0e:	2300      	moveq	r3, #0
 8005f10:	b2db      	uxtb	r3, r3
 8005f12:	e00b      	b.n	8005f2c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	699b      	ldr	r3, [r3, #24]
 8005f1a:	43da      	mvns	r2, r3
 8005f1c:	68bb      	ldr	r3, [r7, #8]
 8005f1e:	4013      	ands	r3, r2
 8005f20:	b29b      	uxth	r3, r3
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	bf14      	ite	ne
 8005f26:	2301      	movne	r3, #1
 8005f28:	2300      	moveq	r3, #0
 8005f2a:	b2db      	uxtb	r3, r3
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	f47f af6d 	bne.w	8005e0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8005f32:	2300      	movs	r3, #0
}
 8005f34:	4618      	mov	r0, r3
 8005f36:	3710      	adds	r7, #16
 8005f38:	46bd      	mov	sp, r7
 8005f3a:	bd80      	pop	{r7, pc}

08005f3c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005f3c:	b580      	push	{r7, lr}
 8005f3e:	b084      	sub	sp, #16
 8005f40:	af00      	add	r7, sp, #0
 8005f42:	60f8      	str	r0, [r7, #12]
 8005f44:	60b9      	str	r1, [r7, #8]
 8005f46:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005f48:	e034      	b.n	8005fb4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005f4a:	68f8      	ldr	r0, [r7, #12]
 8005f4c:	f000 f915 	bl	800617a <I2C_IsAcknowledgeFailed>
 8005f50:	4603      	mov	r3, r0
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d001      	beq.n	8005f5a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005f56:	2301      	movs	r3, #1
 8005f58:	e034      	b.n	8005fc4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f5a:	68bb      	ldr	r3, [r7, #8]
 8005f5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f60:	d028      	beq.n	8005fb4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f62:	f7fb fe9f 	bl	8001ca4 <HAL_GetTick>
 8005f66:	4602      	mov	r2, r0
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	1ad3      	subs	r3, r2, r3
 8005f6c:	68ba      	ldr	r2, [r7, #8]
 8005f6e:	429a      	cmp	r2, r3
 8005f70:	d302      	bcc.n	8005f78 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005f72:	68bb      	ldr	r3, [r7, #8]
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d11d      	bne.n	8005fb4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	695b      	ldr	r3, [r3, #20]
 8005f7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f82:	2b80      	cmp	r3, #128	@ 0x80
 8005f84:	d016      	beq.n	8005fb4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	2200      	movs	r2, #0
 8005f8a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	2220      	movs	r2, #32
 8005f90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	2200      	movs	r2, #0
 8005f98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fa0:	f043 0220 	orr.w	r2, r3, #32
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	2200      	movs	r2, #0
 8005fac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005fb0:	2301      	movs	r3, #1
 8005fb2:	e007      	b.n	8005fc4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	695b      	ldr	r3, [r3, #20]
 8005fba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005fbe:	2b80      	cmp	r3, #128	@ 0x80
 8005fc0:	d1c3      	bne.n	8005f4a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005fc2:	2300      	movs	r3, #0
}
 8005fc4:	4618      	mov	r0, r3
 8005fc6:	3710      	adds	r7, #16
 8005fc8:	46bd      	mov	sp, r7
 8005fca:	bd80      	pop	{r7, pc}

08005fcc <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005fcc:	b580      	push	{r7, lr}
 8005fce:	b084      	sub	sp, #16
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	60f8      	str	r0, [r7, #12]
 8005fd4:	60b9      	str	r1, [r7, #8]
 8005fd6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005fd8:	e034      	b.n	8006044 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005fda:	68f8      	ldr	r0, [r7, #12]
 8005fdc:	f000 f8cd 	bl	800617a <I2C_IsAcknowledgeFailed>
 8005fe0:	4603      	mov	r3, r0
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d001      	beq.n	8005fea <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005fe6:	2301      	movs	r3, #1
 8005fe8:	e034      	b.n	8006054 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005fea:	68bb      	ldr	r3, [r7, #8]
 8005fec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ff0:	d028      	beq.n	8006044 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ff2:	f7fb fe57 	bl	8001ca4 <HAL_GetTick>
 8005ff6:	4602      	mov	r2, r0
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	1ad3      	subs	r3, r2, r3
 8005ffc:	68ba      	ldr	r2, [r7, #8]
 8005ffe:	429a      	cmp	r2, r3
 8006000:	d302      	bcc.n	8006008 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006002:	68bb      	ldr	r3, [r7, #8]
 8006004:	2b00      	cmp	r3, #0
 8006006:	d11d      	bne.n	8006044 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	695b      	ldr	r3, [r3, #20]
 800600e:	f003 0304 	and.w	r3, r3, #4
 8006012:	2b04      	cmp	r3, #4
 8006014:	d016      	beq.n	8006044 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	2200      	movs	r2, #0
 800601a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	2220      	movs	r2, #32
 8006020:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	2200      	movs	r2, #0
 8006028:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006030:	f043 0220 	orr.w	r2, r3, #32
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	2200      	movs	r2, #0
 800603c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006040:	2301      	movs	r3, #1
 8006042:	e007      	b.n	8006054 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	695b      	ldr	r3, [r3, #20]
 800604a:	f003 0304 	and.w	r3, r3, #4
 800604e:	2b04      	cmp	r3, #4
 8006050:	d1c3      	bne.n	8005fda <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006052:	2300      	movs	r3, #0
}
 8006054:	4618      	mov	r0, r3
 8006056:	3710      	adds	r7, #16
 8006058:	46bd      	mov	sp, r7
 800605a:	bd80      	pop	{r7, pc}

0800605c <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 800605c:	b480      	push	{r7}
 800605e:	b085      	sub	sp, #20
 8006060:	af00      	add	r7, sp, #0
 8006062:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006064:	2300      	movs	r3, #0
 8006066:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8006068:	4b13      	ldr	r3, [pc, #76]	@ (80060b8 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	08db      	lsrs	r3, r3, #3
 800606e:	4a13      	ldr	r2, [pc, #76]	@ (80060bc <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8006070:	fba2 2303 	umull	r2, r3, r2, r3
 8006074:	0a1a      	lsrs	r2, r3, #8
 8006076:	4613      	mov	r3, r2
 8006078:	009b      	lsls	r3, r3, #2
 800607a:	4413      	add	r3, r2
 800607c:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	3b01      	subs	r3, #1
 8006082:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	2b00      	cmp	r3, #0
 8006088:	d107      	bne.n	800609a <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800608e:	f043 0220 	orr.w	r2, r3, #32
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8006096:	2301      	movs	r3, #1
 8006098:	e008      	b.n	80060ac <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80060a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80060a8:	d0e9      	beq.n	800607e <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 80060aa:	2300      	movs	r3, #0
}
 80060ac:	4618      	mov	r0, r3
 80060ae:	3714      	adds	r7, #20
 80060b0:	46bd      	mov	sp, r7
 80060b2:	bc80      	pop	{r7}
 80060b4:	4770      	bx	lr
 80060b6:	bf00      	nop
 80060b8:	20000000 	.word	0x20000000
 80060bc:	14f8b589 	.word	0x14f8b589

080060c0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80060c0:	b580      	push	{r7, lr}
 80060c2:	b084      	sub	sp, #16
 80060c4:	af00      	add	r7, sp, #0
 80060c6:	60f8      	str	r0, [r7, #12]
 80060c8:	60b9      	str	r1, [r7, #8]
 80060ca:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80060cc:	e049      	b.n	8006162 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	695b      	ldr	r3, [r3, #20]
 80060d4:	f003 0310 	and.w	r3, r3, #16
 80060d8:	2b10      	cmp	r3, #16
 80060da:	d119      	bne.n	8006110 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	f06f 0210 	mvn.w	r2, #16
 80060e4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	2200      	movs	r2, #0
 80060ea:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	2220      	movs	r2, #32
 80060f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	2200      	movs	r2, #0
 80060f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	2200      	movs	r2, #0
 8006108:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800610c:	2301      	movs	r3, #1
 800610e:	e030      	b.n	8006172 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006110:	f7fb fdc8 	bl	8001ca4 <HAL_GetTick>
 8006114:	4602      	mov	r2, r0
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	1ad3      	subs	r3, r2, r3
 800611a:	68ba      	ldr	r2, [r7, #8]
 800611c:	429a      	cmp	r2, r3
 800611e:	d302      	bcc.n	8006126 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006120:	68bb      	ldr	r3, [r7, #8]
 8006122:	2b00      	cmp	r3, #0
 8006124:	d11d      	bne.n	8006162 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	695b      	ldr	r3, [r3, #20]
 800612c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006130:	2b40      	cmp	r3, #64	@ 0x40
 8006132:	d016      	beq.n	8006162 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	2200      	movs	r2, #0
 8006138:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	2220      	movs	r2, #32
 800613e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	2200      	movs	r2, #0
 8006146:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800614e:	f043 0220 	orr.w	r2, r3, #32
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	2200      	movs	r2, #0
 800615a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800615e:	2301      	movs	r3, #1
 8006160:	e007      	b.n	8006172 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	695b      	ldr	r3, [r3, #20]
 8006168:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800616c:	2b40      	cmp	r3, #64	@ 0x40
 800616e:	d1ae      	bne.n	80060ce <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006170:	2300      	movs	r3, #0
}
 8006172:	4618      	mov	r0, r3
 8006174:	3710      	adds	r7, #16
 8006176:	46bd      	mov	sp, r7
 8006178:	bd80      	pop	{r7, pc}

0800617a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800617a:	b480      	push	{r7}
 800617c:	b083      	sub	sp, #12
 800617e:	af00      	add	r7, sp, #0
 8006180:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	695b      	ldr	r3, [r3, #20]
 8006188:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800618c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006190:	d11b      	bne.n	80061ca <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800619a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2200      	movs	r2, #0
 80061a0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	2220      	movs	r2, #32
 80061a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	2200      	movs	r2, #0
 80061ae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061b6:	f043 0204 	orr.w	r2, r3, #4
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	2200      	movs	r2, #0
 80061c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80061c6:	2301      	movs	r3, #1
 80061c8:	e000      	b.n	80061cc <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80061ca:	2300      	movs	r3, #0
}
 80061cc:	4618      	mov	r0, r3
 80061ce:	370c      	adds	r7, #12
 80061d0:	46bd      	mov	sp, r7
 80061d2:	bc80      	pop	{r7}
 80061d4:	4770      	bx	lr

080061d6 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 80061d6:	b480      	push	{r7}
 80061d8:	b083      	sub	sp, #12
 80061da:	af00      	add	r7, sp, #0
 80061dc:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061e2:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 80061e6:	d103      	bne.n	80061f0 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	2201      	movs	r2, #1
 80061ec:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 80061ee:	e007      	b.n	8006200 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061f4:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80061f8:	d102      	bne.n	8006200 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	2208      	movs	r2, #8
 80061fe:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8006200:	bf00      	nop
 8006202:	370c      	adds	r7, #12
 8006204:	46bd      	mov	sp, r7
 8006206:	bc80      	pop	{r7}
 8006208:	4770      	bx	lr
	...

0800620c <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800620c:	b480      	push	{r7}
 800620e:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8006210:	4b03      	ldr	r3, [pc, #12]	@ (8006220 <HAL_PWR_EnableBkUpAccess+0x14>)
 8006212:	2201      	movs	r2, #1
 8006214:	601a      	str	r2, [r3, #0]
}
 8006216:	bf00      	nop
 8006218:	46bd      	mov	sp, r7
 800621a:	bc80      	pop	{r7}
 800621c:	4770      	bx	lr
 800621e:	bf00      	nop
 8006220:	420e0020 	.word	0x420e0020

08006224 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006224:	b580      	push	{r7, lr}
 8006226:	b086      	sub	sp, #24
 8006228:	af00      	add	r7, sp, #0
 800622a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	2b00      	cmp	r3, #0
 8006230:	d101      	bne.n	8006236 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006232:	2301      	movs	r3, #1
 8006234:	e272      	b.n	800671c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	f003 0301 	and.w	r3, r3, #1
 800623e:	2b00      	cmp	r3, #0
 8006240:	f000 8087 	beq.w	8006352 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006244:	4b92      	ldr	r3, [pc, #584]	@ (8006490 <HAL_RCC_OscConfig+0x26c>)
 8006246:	685b      	ldr	r3, [r3, #4]
 8006248:	f003 030c 	and.w	r3, r3, #12
 800624c:	2b04      	cmp	r3, #4
 800624e:	d00c      	beq.n	800626a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8006250:	4b8f      	ldr	r3, [pc, #572]	@ (8006490 <HAL_RCC_OscConfig+0x26c>)
 8006252:	685b      	ldr	r3, [r3, #4]
 8006254:	f003 030c 	and.w	r3, r3, #12
 8006258:	2b08      	cmp	r3, #8
 800625a:	d112      	bne.n	8006282 <HAL_RCC_OscConfig+0x5e>
 800625c:	4b8c      	ldr	r3, [pc, #560]	@ (8006490 <HAL_RCC_OscConfig+0x26c>)
 800625e:	685b      	ldr	r3, [r3, #4]
 8006260:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006264:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006268:	d10b      	bne.n	8006282 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800626a:	4b89      	ldr	r3, [pc, #548]	@ (8006490 <HAL_RCC_OscConfig+0x26c>)
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006272:	2b00      	cmp	r3, #0
 8006274:	d06c      	beq.n	8006350 <HAL_RCC_OscConfig+0x12c>
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	685b      	ldr	r3, [r3, #4]
 800627a:	2b00      	cmp	r3, #0
 800627c:	d168      	bne.n	8006350 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800627e:	2301      	movs	r3, #1
 8006280:	e24c      	b.n	800671c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	685b      	ldr	r3, [r3, #4]
 8006286:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800628a:	d106      	bne.n	800629a <HAL_RCC_OscConfig+0x76>
 800628c:	4b80      	ldr	r3, [pc, #512]	@ (8006490 <HAL_RCC_OscConfig+0x26c>)
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	4a7f      	ldr	r2, [pc, #508]	@ (8006490 <HAL_RCC_OscConfig+0x26c>)
 8006292:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006296:	6013      	str	r3, [r2, #0]
 8006298:	e02e      	b.n	80062f8 <HAL_RCC_OscConfig+0xd4>
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	685b      	ldr	r3, [r3, #4]
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d10c      	bne.n	80062bc <HAL_RCC_OscConfig+0x98>
 80062a2:	4b7b      	ldr	r3, [pc, #492]	@ (8006490 <HAL_RCC_OscConfig+0x26c>)
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	4a7a      	ldr	r2, [pc, #488]	@ (8006490 <HAL_RCC_OscConfig+0x26c>)
 80062a8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80062ac:	6013      	str	r3, [r2, #0]
 80062ae:	4b78      	ldr	r3, [pc, #480]	@ (8006490 <HAL_RCC_OscConfig+0x26c>)
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	4a77      	ldr	r2, [pc, #476]	@ (8006490 <HAL_RCC_OscConfig+0x26c>)
 80062b4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80062b8:	6013      	str	r3, [r2, #0]
 80062ba:	e01d      	b.n	80062f8 <HAL_RCC_OscConfig+0xd4>
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	685b      	ldr	r3, [r3, #4]
 80062c0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80062c4:	d10c      	bne.n	80062e0 <HAL_RCC_OscConfig+0xbc>
 80062c6:	4b72      	ldr	r3, [pc, #456]	@ (8006490 <HAL_RCC_OscConfig+0x26c>)
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	4a71      	ldr	r2, [pc, #452]	@ (8006490 <HAL_RCC_OscConfig+0x26c>)
 80062cc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80062d0:	6013      	str	r3, [r2, #0]
 80062d2:	4b6f      	ldr	r3, [pc, #444]	@ (8006490 <HAL_RCC_OscConfig+0x26c>)
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	4a6e      	ldr	r2, [pc, #440]	@ (8006490 <HAL_RCC_OscConfig+0x26c>)
 80062d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80062dc:	6013      	str	r3, [r2, #0]
 80062de:	e00b      	b.n	80062f8 <HAL_RCC_OscConfig+0xd4>
 80062e0:	4b6b      	ldr	r3, [pc, #428]	@ (8006490 <HAL_RCC_OscConfig+0x26c>)
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	4a6a      	ldr	r2, [pc, #424]	@ (8006490 <HAL_RCC_OscConfig+0x26c>)
 80062e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80062ea:	6013      	str	r3, [r2, #0]
 80062ec:	4b68      	ldr	r3, [pc, #416]	@ (8006490 <HAL_RCC_OscConfig+0x26c>)
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	4a67      	ldr	r2, [pc, #412]	@ (8006490 <HAL_RCC_OscConfig+0x26c>)
 80062f2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80062f6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	685b      	ldr	r3, [r3, #4]
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d013      	beq.n	8006328 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006300:	f7fb fcd0 	bl	8001ca4 <HAL_GetTick>
 8006304:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006306:	e008      	b.n	800631a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006308:	f7fb fccc 	bl	8001ca4 <HAL_GetTick>
 800630c:	4602      	mov	r2, r0
 800630e:	693b      	ldr	r3, [r7, #16]
 8006310:	1ad3      	subs	r3, r2, r3
 8006312:	2b64      	cmp	r3, #100	@ 0x64
 8006314:	d901      	bls.n	800631a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8006316:	2303      	movs	r3, #3
 8006318:	e200      	b.n	800671c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800631a:	4b5d      	ldr	r3, [pc, #372]	@ (8006490 <HAL_RCC_OscConfig+0x26c>)
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006322:	2b00      	cmp	r3, #0
 8006324:	d0f0      	beq.n	8006308 <HAL_RCC_OscConfig+0xe4>
 8006326:	e014      	b.n	8006352 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006328:	f7fb fcbc 	bl	8001ca4 <HAL_GetTick>
 800632c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800632e:	e008      	b.n	8006342 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006330:	f7fb fcb8 	bl	8001ca4 <HAL_GetTick>
 8006334:	4602      	mov	r2, r0
 8006336:	693b      	ldr	r3, [r7, #16]
 8006338:	1ad3      	subs	r3, r2, r3
 800633a:	2b64      	cmp	r3, #100	@ 0x64
 800633c:	d901      	bls.n	8006342 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800633e:	2303      	movs	r3, #3
 8006340:	e1ec      	b.n	800671c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006342:	4b53      	ldr	r3, [pc, #332]	@ (8006490 <HAL_RCC_OscConfig+0x26c>)
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800634a:	2b00      	cmp	r3, #0
 800634c:	d1f0      	bne.n	8006330 <HAL_RCC_OscConfig+0x10c>
 800634e:	e000      	b.n	8006352 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006350:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	f003 0302 	and.w	r3, r3, #2
 800635a:	2b00      	cmp	r3, #0
 800635c:	d063      	beq.n	8006426 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800635e:	4b4c      	ldr	r3, [pc, #304]	@ (8006490 <HAL_RCC_OscConfig+0x26c>)
 8006360:	685b      	ldr	r3, [r3, #4]
 8006362:	f003 030c 	and.w	r3, r3, #12
 8006366:	2b00      	cmp	r3, #0
 8006368:	d00b      	beq.n	8006382 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800636a:	4b49      	ldr	r3, [pc, #292]	@ (8006490 <HAL_RCC_OscConfig+0x26c>)
 800636c:	685b      	ldr	r3, [r3, #4]
 800636e:	f003 030c 	and.w	r3, r3, #12
 8006372:	2b08      	cmp	r3, #8
 8006374:	d11c      	bne.n	80063b0 <HAL_RCC_OscConfig+0x18c>
 8006376:	4b46      	ldr	r3, [pc, #280]	@ (8006490 <HAL_RCC_OscConfig+0x26c>)
 8006378:	685b      	ldr	r3, [r3, #4]
 800637a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800637e:	2b00      	cmp	r3, #0
 8006380:	d116      	bne.n	80063b0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006382:	4b43      	ldr	r3, [pc, #268]	@ (8006490 <HAL_RCC_OscConfig+0x26c>)
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	f003 0302 	and.w	r3, r3, #2
 800638a:	2b00      	cmp	r3, #0
 800638c:	d005      	beq.n	800639a <HAL_RCC_OscConfig+0x176>
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	691b      	ldr	r3, [r3, #16]
 8006392:	2b01      	cmp	r3, #1
 8006394:	d001      	beq.n	800639a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8006396:	2301      	movs	r3, #1
 8006398:	e1c0      	b.n	800671c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800639a:	4b3d      	ldr	r3, [pc, #244]	@ (8006490 <HAL_RCC_OscConfig+0x26c>)
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	695b      	ldr	r3, [r3, #20]
 80063a6:	00db      	lsls	r3, r3, #3
 80063a8:	4939      	ldr	r1, [pc, #228]	@ (8006490 <HAL_RCC_OscConfig+0x26c>)
 80063aa:	4313      	orrs	r3, r2
 80063ac:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80063ae:	e03a      	b.n	8006426 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	691b      	ldr	r3, [r3, #16]
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d020      	beq.n	80063fa <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80063b8:	4b36      	ldr	r3, [pc, #216]	@ (8006494 <HAL_RCC_OscConfig+0x270>)
 80063ba:	2201      	movs	r2, #1
 80063bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80063be:	f7fb fc71 	bl	8001ca4 <HAL_GetTick>
 80063c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80063c4:	e008      	b.n	80063d8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80063c6:	f7fb fc6d 	bl	8001ca4 <HAL_GetTick>
 80063ca:	4602      	mov	r2, r0
 80063cc:	693b      	ldr	r3, [r7, #16]
 80063ce:	1ad3      	subs	r3, r2, r3
 80063d0:	2b02      	cmp	r3, #2
 80063d2:	d901      	bls.n	80063d8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80063d4:	2303      	movs	r3, #3
 80063d6:	e1a1      	b.n	800671c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80063d8:	4b2d      	ldr	r3, [pc, #180]	@ (8006490 <HAL_RCC_OscConfig+0x26c>)
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	f003 0302 	and.w	r3, r3, #2
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d0f0      	beq.n	80063c6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80063e4:	4b2a      	ldr	r3, [pc, #168]	@ (8006490 <HAL_RCC_OscConfig+0x26c>)
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	695b      	ldr	r3, [r3, #20]
 80063f0:	00db      	lsls	r3, r3, #3
 80063f2:	4927      	ldr	r1, [pc, #156]	@ (8006490 <HAL_RCC_OscConfig+0x26c>)
 80063f4:	4313      	orrs	r3, r2
 80063f6:	600b      	str	r3, [r1, #0]
 80063f8:	e015      	b.n	8006426 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80063fa:	4b26      	ldr	r3, [pc, #152]	@ (8006494 <HAL_RCC_OscConfig+0x270>)
 80063fc:	2200      	movs	r2, #0
 80063fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006400:	f7fb fc50 	bl	8001ca4 <HAL_GetTick>
 8006404:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006406:	e008      	b.n	800641a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006408:	f7fb fc4c 	bl	8001ca4 <HAL_GetTick>
 800640c:	4602      	mov	r2, r0
 800640e:	693b      	ldr	r3, [r7, #16]
 8006410:	1ad3      	subs	r3, r2, r3
 8006412:	2b02      	cmp	r3, #2
 8006414:	d901      	bls.n	800641a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8006416:	2303      	movs	r3, #3
 8006418:	e180      	b.n	800671c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800641a:	4b1d      	ldr	r3, [pc, #116]	@ (8006490 <HAL_RCC_OscConfig+0x26c>)
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	f003 0302 	and.w	r3, r3, #2
 8006422:	2b00      	cmp	r3, #0
 8006424:	d1f0      	bne.n	8006408 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	f003 0308 	and.w	r3, r3, #8
 800642e:	2b00      	cmp	r3, #0
 8006430:	d03a      	beq.n	80064a8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	699b      	ldr	r3, [r3, #24]
 8006436:	2b00      	cmp	r3, #0
 8006438:	d019      	beq.n	800646e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800643a:	4b17      	ldr	r3, [pc, #92]	@ (8006498 <HAL_RCC_OscConfig+0x274>)
 800643c:	2201      	movs	r2, #1
 800643e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006440:	f7fb fc30 	bl	8001ca4 <HAL_GetTick>
 8006444:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006446:	e008      	b.n	800645a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006448:	f7fb fc2c 	bl	8001ca4 <HAL_GetTick>
 800644c:	4602      	mov	r2, r0
 800644e:	693b      	ldr	r3, [r7, #16]
 8006450:	1ad3      	subs	r3, r2, r3
 8006452:	2b02      	cmp	r3, #2
 8006454:	d901      	bls.n	800645a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8006456:	2303      	movs	r3, #3
 8006458:	e160      	b.n	800671c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800645a:	4b0d      	ldr	r3, [pc, #52]	@ (8006490 <HAL_RCC_OscConfig+0x26c>)
 800645c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800645e:	f003 0302 	and.w	r3, r3, #2
 8006462:	2b00      	cmp	r3, #0
 8006464:	d0f0      	beq.n	8006448 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8006466:	2001      	movs	r0, #1
 8006468:	f000 face 	bl	8006a08 <RCC_Delay>
 800646c:	e01c      	b.n	80064a8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800646e:	4b0a      	ldr	r3, [pc, #40]	@ (8006498 <HAL_RCC_OscConfig+0x274>)
 8006470:	2200      	movs	r2, #0
 8006472:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006474:	f7fb fc16 	bl	8001ca4 <HAL_GetTick>
 8006478:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800647a:	e00f      	b.n	800649c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800647c:	f7fb fc12 	bl	8001ca4 <HAL_GetTick>
 8006480:	4602      	mov	r2, r0
 8006482:	693b      	ldr	r3, [r7, #16]
 8006484:	1ad3      	subs	r3, r2, r3
 8006486:	2b02      	cmp	r3, #2
 8006488:	d908      	bls.n	800649c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800648a:	2303      	movs	r3, #3
 800648c:	e146      	b.n	800671c <HAL_RCC_OscConfig+0x4f8>
 800648e:	bf00      	nop
 8006490:	40021000 	.word	0x40021000
 8006494:	42420000 	.word	0x42420000
 8006498:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800649c:	4b92      	ldr	r3, [pc, #584]	@ (80066e8 <HAL_RCC_OscConfig+0x4c4>)
 800649e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064a0:	f003 0302 	and.w	r3, r3, #2
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d1e9      	bne.n	800647c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	f003 0304 	and.w	r3, r3, #4
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	f000 80a6 	beq.w	8006602 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80064b6:	2300      	movs	r3, #0
 80064b8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80064ba:	4b8b      	ldr	r3, [pc, #556]	@ (80066e8 <HAL_RCC_OscConfig+0x4c4>)
 80064bc:	69db      	ldr	r3, [r3, #28]
 80064be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d10d      	bne.n	80064e2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80064c6:	4b88      	ldr	r3, [pc, #544]	@ (80066e8 <HAL_RCC_OscConfig+0x4c4>)
 80064c8:	69db      	ldr	r3, [r3, #28]
 80064ca:	4a87      	ldr	r2, [pc, #540]	@ (80066e8 <HAL_RCC_OscConfig+0x4c4>)
 80064cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80064d0:	61d3      	str	r3, [r2, #28]
 80064d2:	4b85      	ldr	r3, [pc, #532]	@ (80066e8 <HAL_RCC_OscConfig+0x4c4>)
 80064d4:	69db      	ldr	r3, [r3, #28]
 80064d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80064da:	60bb      	str	r3, [r7, #8]
 80064dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80064de:	2301      	movs	r3, #1
 80064e0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80064e2:	4b82      	ldr	r3, [pc, #520]	@ (80066ec <HAL_RCC_OscConfig+0x4c8>)
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d118      	bne.n	8006520 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80064ee:	4b7f      	ldr	r3, [pc, #508]	@ (80066ec <HAL_RCC_OscConfig+0x4c8>)
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	4a7e      	ldr	r2, [pc, #504]	@ (80066ec <HAL_RCC_OscConfig+0x4c8>)
 80064f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80064f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80064fa:	f7fb fbd3 	bl	8001ca4 <HAL_GetTick>
 80064fe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006500:	e008      	b.n	8006514 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006502:	f7fb fbcf 	bl	8001ca4 <HAL_GetTick>
 8006506:	4602      	mov	r2, r0
 8006508:	693b      	ldr	r3, [r7, #16]
 800650a:	1ad3      	subs	r3, r2, r3
 800650c:	2b64      	cmp	r3, #100	@ 0x64
 800650e:	d901      	bls.n	8006514 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8006510:	2303      	movs	r3, #3
 8006512:	e103      	b.n	800671c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006514:	4b75      	ldr	r3, [pc, #468]	@ (80066ec <HAL_RCC_OscConfig+0x4c8>)
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800651c:	2b00      	cmp	r3, #0
 800651e:	d0f0      	beq.n	8006502 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	68db      	ldr	r3, [r3, #12]
 8006524:	2b01      	cmp	r3, #1
 8006526:	d106      	bne.n	8006536 <HAL_RCC_OscConfig+0x312>
 8006528:	4b6f      	ldr	r3, [pc, #444]	@ (80066e8 <HAL_RCC_OscConfig+0x4c4>)
 800652a:	6a1b      	ldr	r3, [r3, #32]
 800652c:	4a6e      	ldr	r2, [pc, #440]	@ (80066e8 <HAL_RCC_OscConfig+0x4c4>)
 800652e:	f043 0301 	orr.w	r3, r3, #1
 8006532:	6213      	str	r3, [r2, #32]
 8006534:	e02d      	b.n	8006592 <HAL_RCC_OscConfig+0x36e>
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	68db      	ldr	r3, [r3, #12]
 800653a:	2b00      	cmp	r3, #0
 800653c:	d10c      	bne.n	8006558 <HAL_RCC_OscConfig+0x334>
 800653e:	4b6a      	ldr	r3, [pc, #424]	@ (80066e8 <HAL_RCC_OscConfig+0x4c4>)
 8006540:	6a1b      	ldr	r3, [r3, #32]
 8006542:	4a69      	ldr	r2, [pc, #420]	@ (80066e8 <HAL_RCC_OscConfig+0x4c4>)
 8006544:	f023 0301 	bic.w	r3, r3, #1
 8006548:	6213      	str	r3, [r2, #32]
 800654a:	4b67      	ldr	r3, [pc, #412]	@ (80066e8 <HAL_RCC_OscConfig+0x4c4>)
 800654c:	6a1b      	ldr	r3, [r3, #32]
 800654e:	4a66      	ldr	r2, [pc, #408]	@ (80066e8 <HAL_RCC_OscConfig+0x4c4>)
 8006550:	f023 0304 	bic.w	r3, r3, #4
 8006554:	6213      	str	r3, [r2, #32]
 8006556:	e01c      	b.n	8006592 <HAL_RCC_OscConfig+0x36e>
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	68db      	ldr	r3, [r3, #12]
 800655c:	2b05      	cmp	r3, #5
 800655e:	d10c      	bne.n	800657a <HAL_RCC_OscConfig+0x356>
 8006560:	4b61      	ldr	r3, [pc, #388]	@ (80066e8 <HAL_RCC_OscConfig+0x4c4>)
 8006562:	6a1b      	ldr	r3, [r3, #32]
 8006564:	4a60      	ldr	r2, [pc, #384]	@ (80066e8 <HAL_RCC_OscConfig+0x4c4>)
 8006566:	f043 0304 	orr.w	r3, r3, #4
 800656a:	6213      	str	r3, [r2, #32]
 800656c:	4b5e      	ldr	r3, [pc, #376]	@ (80066e8 <HAL_RCC_OscConfig+0x4c4>)
 800656e:	6a1b      	ldr	r3, [r3, #32]
 8006570:	4a5d      	ldr	r2, [pc, #372]	@ (80066e8 <HAL_RCC_OscConfig+0x4c4>)
 8006572:	f043 0301 	orr.w	r3, r3, #1
 8006576:	6213      	str	r3, [r2, #32]
 8006578:	e00b      	b.n	8006592 <HAL_RCC_OscConfig+0x36e>
 800657a:	4b5b      	ldr	r3, [pc, #364]	@ (80066e8 <HAL_RCC_OscConfig+0x4c4>)
 800657c:	6a1b      	ldr	r3, [r3, #32]
 800657e:	4a5a      	ldr	r2, [pc, #360]	@ (80066e8 <HAL_RCC_OscConfig+0x4c4>)
 8006580:	f023 0301 	bic.w	r3, r3, #1
 8006584:	6213      	str	r3, [r2, #32]
 8006586:	4b58      	ldr	r3, [pc, #352]	@ (80066e8 <HAL_RCC_OscConfig+0x4c4>)
 8006588:	6a1b      	ldr	r3, [r3, #32]
 800658a:	4a57      	ldr	r2, [pc, #348]	@ (80066e8 <HAL_RCC_OscConfig+0x4c4>)
 800658c:	f023 0304 	bic.w	r3, r3, #4
 8006590:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	68db      	ldr	r3, [r3, #12]
 8006596:	2b00      	cmp	r3, #0
 8006598:	d015      	beq.n	80065c6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800659a:	f7fb fb83 	bl	8001ca4 <HAL_GetTick>
 800659e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80065a0:	e00a      	b.n	80065b8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80065a2:	f7fb fb7f 	bl	8001ca4 <HAL_GetTick>
 80065a6:	4602      	mov	r2, r0
 80065a8:	693b      	ldr	r3, [r7, #16]
 80065aa:	1ad3      	subs	r3, r2, r3
 80065ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80065b0:	4293      	cmp	r3, r2
 80065b2:	d901      	bls.n	80065b8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80065b4:	2303      	movs	r3, #3
 80065b6:	e0b1      	b.n	800671c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80065b8:	4b4b      	ldr	r3, [pc, #300]	@ (80066e8 <HAL_RCC_OscConfig+0x4c4>)
 80065ba:	6a1b      	ldr	r3, [r3, #32]
 80065bc:	f003 0302 	and.w	r3, r3, #2
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d0ee      	beq.n	80065a2 <HAL_RCC_OscConfig+0x37e>
 80065c4:	e014      	b.n	80065f0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80065c6:	f7fb fb6d 	bl	8001ca4 <HAL_GetTick>
 80065ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80065cc:	e00a      	b.n	80065e4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80065ce:	f7fb fb69 	bl	8001ca4 <HAL_GetTick>
 80065d2:	4602      	mov	r2, r0
 80065d4:	693b      	ldr	r3, [r7, #16]
 80065d6:	1ad3      	subs	r3, r2, r3
 80065d8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80065dc:	4293      	cmp	r3, r2
 80065de:	d901      	bls.n	80065e4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80065e0:	2303      	movs	r3, #3
 80065e2:	e09b      	b.n	800671c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80065e4:	4b40      	ldr	r3, [pc, #256]	@ (80066e8 <HAL_RCC_OscConfig+0x4c4>)
 80065e6:	6a1b      	ldr	r3, [r3, #32]
 80065e8:	f003 0302 	and.w	r3, r3, #2
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d1ee      	bne.n	80065ce <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80065f0:	7dfb      	ldrb	r3, [r7, #23]
 80065f2:	2b01      	cmp	r3, #1
 80065f4:	d105      	bne.n	8006602 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80065f6:	4b3c      	ldr	r3, [pc, #240]	@ (80066e8 <HAL_RCC_OscConfig+0x4c4>)
 80065f8:	69db      	ldr	r3, [r3, #28]
 80065fa:	4a3b      	ldr	r2, [pc, #236]	@ (80066e8 <HAL_RCC_OscConfig+0x4c4>)
 80065fc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006600:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	69db      	ldr	r3, [r3, #28]
 8006606:	2b00      	cmp	r3, #0
 8006608:	f000 8087 	beq.w	800671a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800660c:	4b36      	ldr	r3, [pc, #216]	@ (80066e8 <HAL_RCC_OscConfig+0x4c4>)
 800660e:	685b      	ldr	r3, [r3, #4]
 8006610:	f003 030c 	and.w	r3, r3, #12
 8006614:	2b08      	cmp	r3, #8
 8006616:	d061      	beq.n	80066dc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	69db      	ldr	r3, [r3, #28]
 800661c:	2b02      	cmp	r3, #2
 800661e:	d146      	bne.n	80066ae <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006620:	4b33      	ldr	r3, [pc, #204]	@ (80066f0 <HAL_RCC_OscConfig+0x4cc>)
 8006622:	2200      	movs	r2, #0
 8006624:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006626:	f7fb fb3d 	bl	8001ca4 <HAL_GetTick>
 800662a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800662c:	e008      	b.n	8006640 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800662e:	f7fb fb39 	bl	8001ca4 <HAL_GetTick>
 8006632:	4602      	mov	r2, r0
 8006634:	693b      	ldr	r3, [r7, #16]
 8006636:	1ad3      	subs	r3, r2, r3
 8006638:	2b02      	cmp	r3, #2
 800663a:	d901      	bls.n	8006640 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800663c:	2303      	movs	r3, #3
 800663e:	e06d      	b.n	800671c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006640:	4b29      	ldr	r3, [pc, #164]	@ (80066e8 <HAL_RCC_OscConfig+0x4c4>)
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006648:	2b00      	cmp	r3, #0
 800664a:	d1f0      	bne.n	800662e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	6a1b      	ldr	r3, [r3, #32]
 8006650:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006654:	d108      	bne.n	8006668 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8006656:	4b24      	ldr	r3, [pc, #144]	@ (80066e8 <HAL_RCC_OscConfig+0x4c4>)
 8006658:	685b      	ldr	r3, [r3, #4]
 800665a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	689b      	ldr	r3, [r3, #8]
 8006662:	4921      	ldr	r1, [pc, #132]	@ (80066e8 <HAL_RCC_OscConfig+0x4c4>)
 8006664:	4313      	orrs	r3, r2
 8006666:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006668:	4b1f      	ldr	r3, [pc, #124]	@ (80066e8 <HAL_RCC_OscConfig+0x4c4>)
 800666a:	685b      	ldr	r3, [r3, #4]
 800666c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	6a19      	ldr	r1, [r3, #32]
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006678:	430b      	orrs	r3, r1
 800667a:	491b      	ldr	r1, [pc, #108]	@ (80066e8 <HAL_RCC_OscConfig+0x4c4>)
 800667c:	4313      	orrs	r3, r2
 800667e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006680:	4b1b      	ldr	r3, [pc, #108]	@ (80066f0 <HAL_RCC_OscConfig+0x4cc>)
 8006682:	2201      	movs	r2, #1
 8006684:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006686:	f7fb fb0d 	bl	8001ca4 <HAL_GetTick>
 800668a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800668c:	e008      	b.n	80066a0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800668e:	f7fb fb09 	bl	8001ca4 <HAL_GetTick>
 8006692:	4602      	mov	r2, r0
 8006694:	693b      	ldr	r3, [r7, #16]
 8006696:	1ad3      	subs	r3, r2, r3
 8006698:	2b02      	cmp	r3, #2
 800669a:	d901      	bls.n	80066a0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800669c:	2303      	movs	r3, #3
 800669e:	e03d      	b.n	800671c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80066a0:	4b11      	ldr	r3, [pc, #68]	@ (80066e8 <HAL_RCC_OscConfig+0x4c4>)
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d0f0      	beq.n	800668e <HAL_RCC_OscConfig+0x46a>
 80066ac:	e035      	b.n	800671a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80066ae:	4b10      	ldr	r3, [pc, #64]	@ (80066f0 <HAL_RCC_OscConfig+0x4cc>)
 80066b0:	2200      	movs	r2, #0
 80066b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80066b4:	f7fb faf6 	bl	8001ca4 <HAL_GetTick>
 80066b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80066ba:	e008      	b.n	80066ce <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80066bc:	f7fb faf2 	bl	8001ca4 <HAL_GetTick>
 80066c0:	4602      	mov	r2, r0
 80066c2:	693b      	ldr	r3, [r7, #16]
 80066c4:	1ad3      	subs	r3, r2, r3
 80066c6:	2b02      	cmp	r3, #2
 80066c8:	d901      	bls.n	80066ce <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80066ca:	2303      	movs	r3, #3
 80066cc:	e026      	b.n	800671c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80066ce:	4b06      	ldr	r3, [pc, #24]	@ (80066e8 <HAL_RCC_OscConfig+0x4c4>)
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d1f0      	bne.n	80066bc <HAL_RCC_OscConfig+0x498>
 80066da:	e01e      	b.n	800671a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	69db      	ldr	r3, [r3, #28]
 80066e0:	2b01      	cmp	r3, #1
 80066e2:	d107      	bne.n	80066f4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80066e4:	2301      	movs	r3, #1
 80066e6:	e019      	b.n	800671c <HAL_RCC_OscConfig+0x4f8>
 80066e8:	40021000 	.word	0x40021000
 80066ec:	40007000 	.word	0x40007000
 80066f0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80066f4:	4b0b      	ldr	r3, [pc, #44]	@ (8006724 <HAL_RCC_OscConfig+0x500>)
 80066f6:	685b      	ldr	r3, [r3, #4]
 80066f8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	6a1b      	ldr	r3, [r3, #32]
 8006704:	429a      	cmp	r2, r3
 8006706:	d106      	bne.n	8006716 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006712:	429a      	cmp	r2, r3
 8006714:	d001      	beq.n	800671a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8006716:	2301      	movs	r3, #1
 8006718:	e000      	b.n	800671c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800671a:	2300      	movs	r3, #0
}
 800671c:	4618      	mov	r0, r3
 800671e:	3718      	adds	r7, #24
 8006720:	46bd      	mov	sp, r7
 8006722:	bd80      	pop	{r7, pc}
 8006724:	40021000 	.word	0x40021000

08006728 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006728:	b580      	push	{r7, lr}
 800672a:	b084      	sub	sp, #16
 800672c:	af00      	add	r7, sp, #0
 800672e:	6078      	str	r0, [r7, #4]
 8006730:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	2b00      	cmp	r3, #0
 8006736:	d101      	bne.n	800673c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006738:	2301      	movs	r3, #1
 800673a:	e0d0      	b.n	80068de <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800673c:	4b6a      	ldr	r3, [pc, #424]	@ (80068e8 <HAL_RCC_ClockConfig+0x1c0>)
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	f003 0307 	and.w	r3, r3, #7
 8006744:	683a      	ldr	r2, [r7, #0]
 8006746:	429a      	cmp	r2, r3
 8006748:	d910      	bls.n	800676c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800674a:	4b67      	ldr	r3, [pc, #412]	@ (80068e8 <HAL_RCC_ClockConfig+0x1c0>)
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	f023 0207 	bic.w	r2, r3, #7
 8006752:	4965      	ldr	r1, [pc, #404]	@ (80068e8 <HAL_RCC_ClockConfig+0x1c0>)
 8006754:	683b      	ldr	r3, [r7, #0]
 8006756:	4313      	orrs	r3, r2
 8006758:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800675a:	4b63      	ldr	r3, [pc, #396]	@ (80068e8 <HAL_RCC_ClockConfig+0x1c0>)
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	f003 0307 	and.w	r3, r3, #7
 8006762:	683a      	ldr	r2, [r7, #0]
 8006764:	429a      	cmp	r2, r3
 8006766:	d001      	beq.n	800676c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8006768:	2301      	movs	r3, #1
 800676a:	e0b8      	b.n	80068de <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	f003 0302 	and.w	r3, r3, #2
 8006774:	2b00      	cmp	r3, #0
 8006776:	d020      	beq.n	80067ba <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	f003 0304 	and.w	r3, r3, #4
 8006780:	2b00      	cmp	r3, #0
 8006782:	d005      	beq.n	8006790 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006784:	4b59      	ldr	r3, [pc, #356]	@ (80068ec <HAL_RCC_ClockConfig+0x1c4>)
 8006786:	685b      	ldr	r3, [r3, #4]
 8006788:	4a58      	ldr	r2, [pc, #352]	@ (80068ec <HAL_RCC_ClockConfig+0x1c4>)
 800678a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800678e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	f003 0308 	and.w	r3, r3, #8
 8006798:	2b00      	cmp	r3, #0
 800679a:	d005      	beq.n	80067a8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800679c:	4b53      	ldr	r3, [pc, #332]	@ (80068ec <HAL_RCC_ClockConfig+0x1c4>)
 800679e:	685b      	ldr	r3, [r3, #4]
 80067a0:	4a52      	ldr	r2, [pc, #328]	@ (80068ec <HAL_RCC_ClockConfig+0x1c4>)
 80067a2:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80067a6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80067a8:	4b50      	ldr	r3, [pc, #320]	@ (80068ec <HAL_RCC_ClockConfig+0x1c4>)
 80067aa:	685b      	ldr	r3, [r3, #4]
 80067ac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	689b      	ldr	r3, [r3, #8]
 80067b4:	494d      	ldr	r1, [pc, #308]	@ (80068ec <HAL_RCC_ClockConfig+0x1c4>)
 80067b6:	4313      	orrs	r3, r2
 80067b8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	f003 0301 	and.w	r3, r3, #1
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d040      	beq.n	8006848 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	685b      	ldr	r3, [r3, #4]
 80067ca:	2b01      	cmp	r3, #1
 80067cc:	d107      	bne.n	80067de <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80067ce:	4b47      	ldr	r3, [pc, #284]	@ (80068ec <HAL_RCC_ClockConfig+0x1c4>)
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d115      	bne.n	8006806 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80067da:	2301      	movs	r3, #1
 80067dc:	e07f      	b.n	80068de <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	685b      	ldr	r3, [r3, #4]
 80067e2:	2b02      	cmp	r3, #2
 80067e4:	d107      	bne.n	80067f6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80067e6:	4b41      	ldr	r3, [pc, #260]	@ (80068ec <HAL_RCC_ClockConfig+0x1c4>)
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d109      	bne.n	8006806 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80067f2:	2301      	movs	r3, #1
 80067f4:	e073      	b.n	80068de <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80067f6:	4b3d      	ldr	r3, [pc, #244]	@ (80068ec <HAL_RCC_ClockConfig+0x1c4>)
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	f003 0302 	and.w	r3, r3, #2
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d101      	bne.n	8006806 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006802:	2301      	movs	r3, #1
 8006804:	e06b      	b.n	80068de <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006806:	4b39      	ldr	r3, [pc, #228]	@ (80068ec <HAL_RCC_ClockConfig+0x1c4>)
 8006808:	685b      	ldr	r3, [r3, #4]
 800680a:	f023 0203 	bic.w	r2, r3, #3
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	685b      	ldr	r3, [r3, #4]
 8006812:	4936      	ldr	r1, [pc, #216]	@ (80068ec <HAL_RCC_ClockConfig+0x1c4>)
 8006814:	4313      	orrs	r3, r2
 8006816:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006818:	f7fb fa44 	bl	8001ca4 <HAL_GetTick>
 800681c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800681e:	e00a      	b.n	8006836 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006820:	f7fb fa40 	bl	8001ca4 <HAL_GetTick>
 8006824:	4602      	mov	r2, r0
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	1ad3      	subs	r3, r2, r3
 800682a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800682e:	4293      	cmp	r3, r2
 8006830:	d901      	bls.n	8006836 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006832:	2303      	movs	r3, #3
 8006834:	e053      	b.n	80068de <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006836:	4b2d      	ldr	r3, [pc, #180]	@ (80068ec <HAL_RCC_ClockConfig+0x1c4>)
 8006838:	685b      	ldr	r3, [r3, #4]
 800683a:	f003 020c 	and.w	r2, r3, #12
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	685b      	ldr	r3, [r3, #4]
 8006842:	009b      	lsls	r3, r3, #2
 8006844:	429a      	cmp	r2, r3
 8006846:	d1eb      	bne.n	8006820 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006848:	4b27      	ldr	r3, [pc, #156]	@ (80068e8 <HAL_RCC_ClockConfig+0x1c0>)
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	f003 0307 	and.w	r3, r3, #7
 8006850:	683a      	ldr	r2, [r7, #0]
 8006852:	429a      	cmp	r2, r3
 8006854:	d210      	bcs.n	8006878 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006856:	4b24      	ldr	r3, [pc, #144]	@ (80068e8 <HAL_RCC_ClockConfig+0x1c0>)
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	f023 0207 	bic.w	r2, r3, #7
 800685e:	4922      	ldr	r1, [pc, #136]	@ (80068e8 <HAL_RCC_ClockConfig+0x1c0>)
 8006860:	683b      	ldr	r3, [r7, #0]
 8006862:	4313      	orrs	r3, r2
 8006864:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006866:	4b20      	ldr	r3, [pc, #128]	@ (80068e8 <HAL_RCC_ClockConfig+0x1c0>)
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	f003 0307 	and.w	r3, r3, #7
 800686e:	683a      	ldr	r2, [r7, #0]
 8006870:	429a      	cmp	r2, r3
 8006872:	d001      	beq.n	8006878 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8006874:	2301      	movs	r3, #1
 8006876:	e032      	b.n	80068de <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	f003 0304 	and.w	r3, r3, #4
 8006880:	2b00      	cmp	r3, #0
 8006882:	d008      	beq.n	8006896 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006884:	4b19      	ldr	r3, [pc, #100]	@ (80068ec <HAL_RCC_ClockConfig+0x1c4>)
 8006886:	685b      	ldr	r3, [r3, #4]
 8006888:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	68db      	ldr	r3, [r3, #12]
 8006890:	4916      	ldr	r1, [pc, #88]	@ (80068ec <HAL_RCC_ClockConfig+0x1c4>)
 8006892:	4313      	orrs	r3, r2
 8006894:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	f003 0308 	and.w	r3, r3, #8
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d009      	beq.n	80068b6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80068a2:	4b12      	ldr	r3, [pc, #72]	@ (80068ec <HAL_RCC_ClockConfig+0x1c4>)
 80068a4:	685b      	ldr	r3, [r3, #4]
 80068a6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	691b      	ldr	r3, [r3, #16]
 80068ae:	00db      	lsls	r3, r3, #3
 80068b0:	490e      	ldr	r1, [pc, #56]	@ (80068ec <HAL_RCC_ClockConfig+0x1c4>)
 80068b2:	4313      	orrs	r3, r2
 80068b4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80068b6:	f000 f821 	bl	80068fc <HAL_RCC_GetSysClockFreq>
 80068ba:	4602      	mov	r2, r0
 80068bc:	4b0b      	ldr	r3, [pc, #44]	@ (80068ec <HAL_RCC_ClockConfig+0x1c4>)
 80068be:	685b      	ldr	r3, [r3, #4]
 80068c0:	091b      	lsrs	r3, r3, #4
 80068c2:	f003 030f 	and.w	r3, r3, #15
 80068c6:	490a      	ldr	r1, [pc, #40]	@ (80068f0 <HAL_RCC_ClockConfig+0x1c8>)
 80068c8:	5ccb      	ldrb	r3, [r1, r3]
 80068ca:	fa22 f303 	lsr.w	r3, r2, r3
 80068ce:	4a09      	ldr	r2, [pc, #36]	@ (80068f4 <HAL_RCC_ClockConfig+0x1cc>)
 80068d0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80068d2:	4b09      	ldr	r3, [pc, #36]	@ (80068f8 <HAL_RCC_ClockConfig+0x1d0>)
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	4618      	mov	r0, r3
 80068d8:	f7fb f9a2 	bl	8001c20 <HAL_InitTick>

  return HAL_OK;
 80068dc:	2300      	movs	r3, #0
}
 80068de:	4618      	mov	r0, r3
 80068e0:	3710      	adds	r7, #16
 80068e2:	46bd      	mov	sp, r7
 80068e4:	bd80      	pop	{r7, pc}
 80068e6:	bf00      	nop
 80068e8:	40022000 	.word	0x40022000
 80068ec:	40021000 	.word	0x40021000
 80068f0:	0800b828 	.word	0x0800b828
 80068f4:	20000000 	.word	0x20000000
 80068f8:	20000004 	.word	0x20000004

080068fc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80068fc:	b480      	push	{r7}
 80068fe:	b087      	sub	sp, #28
 8006900:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8006902:	2300      	movs	r3, #0
 8006904:	60fb      	str	r3, [r7, #12]
 8006906:	2300      	movs	r3, #0
 8006908:	60bb      	str	r3, [r7, #8]
 800690a:	2300      	movs	r3, #0
 800690c:	617b      	str	r3, [r7, #20]
 800690e:	2300      	movs	r3, #0
 8006910:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8006912:	2300      	movs	r3, #0
 8006914:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8006916:	4b1e      	ldr	r3, [pc, #120]	@ (8006990 <HAL_RCC_GetSysClockFreq+0x94>)
 8006918:	685b      	ldr	r3, [r3, #4]
 800691a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	f003 030c 	and.w	r3, r3, #12
 8006922:	2b04      	cmp	r3, #4
 8006924:	d002      	beq.n	800692c <HAL_RCC_GetSysClockFreq+0x30>
 8006926:	2b08      	cmp	r3, #8
 8006928:	d003      	beq.n	8006932 <HAL_RCC_GetSysClockFreq+0x36>
 800692a:	e027      	b.n	800697c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800692c:	4b19      	ldr	r3, [pc, #100]	@ (8006994 <HAL_RCC_GetSysClockFreq+0x98>)
 800692e:	613b      	str	r3, [r7, #16]
      break;
 8006930:	e027      	b.n	8006982 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	0c9b      	lsrs	r3, r3, #18
 8006936:	f003 030f 	and.w	r3, r3, #15
 800693a:	4a17      	ldr	r2, [pc, #92]	@ (8006998 <HAL_RCC_GetSysClockFreq+0x9c>)
 800693c:	5cd3      	ldrb	r3, [r2, r3]
 800693e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006946:	2b00      	cmp	r3, #0
 8006948:	d010      	beq.n	800696c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800694a:	4b11      	ldr	r3, [pc, #68]	@ (8006990 <HAL_RCC_GetSysClockFreq+0x94>)
 800694c:	685b      	ldr	r3, [r3, #4]
 800694e:	0c5b      	lsrs	r3, r3, #17
 8006950:	f003 0301 	and.w	r3, r3, #1
 8006954:	4a11      	ldr	r2, [pc, #68]	@ (800699c <HAL_RCC_GetSysClockFreq+0xa0>)
 8006956:	5cd3      	ldrb	r3, [r2, r3]
 8006958:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	4a0d      	ldr	r2, [pc, #52]	@ (8006994 <HAL_RCC_GetSysClockFreq+0x98>)
 800695e:	fb03 f202 	mul.w	r2, r3, r2
 8006962:	68bb      	ldr	r3, [r7, #8]
 8006964:	fbb2 f3f3 	udiv	r3, r2, r3
 8006968:	617b      	str	r3, [r7, #20]
 800696a:	e004      	b.n	8006976 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	4a0c      	ldr	r2, [pc, #48]	@ (80069a0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8006970:	fb02 f303 	mul.w	r3, r2, r3
 8006974:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8006976:	697b      	ldr	r3, [r7, #20]
 8006978:	613b      	str	r3, [r7, #16]
      break;
 800697a:	e002      	b.n	8006982 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800697c:	4b05      	ldr	r3, [pc, #20]	@ (8006994 <HAL_RCC_GetSysClockFreq+0x98>)
 800697e:	613b      	str	r3, [r7, #16]
      break;
 8006980:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006982:	693b      	ldr	r3, [r7, #16]
}
 8006984:	4618      	mov	r0, r3
 8006986:	371c      	adds	r7, #28
 8006988:	46bd      	mov	sp, r7
 800698a:	bc80      	pop	{r7}
 800698c:	4770      	bx	lr
 800698e:	bf00      	nop
 8006990:	40021000 	.word	0x40021000
 8006994:	007a1200 	.word	0x007a1200
 8006998:	0800b840 	.word	0x0800b840
 800699c:	0800b850 	.word	0x0800b850
 80069a0:	003d0900 	.word	0x003d0900

080069a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80069a4:	b480      	push	{r7}
 80069a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80069a8:	4b02      	ldr	r3, [pc, #8]	@ (80069b4 <HAL_RCC_GetHCLKFreq+0x10>)
 80069aa:	681b      	ldr	r3, [r3, #0]
}
 80069ac:	4618      	mov	r0, r3
 80069ae:	46bd      	mov	sp, r7
 80069b0:	bc80      	pop	{r7}
 80069b2:	4770      	bx	lr
 80069b4:	20000000 	.word	0x20000000

080069b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80069b8:	b580      	push	{r7, lr}
 80069ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80069bc:	f7ff fff2 	bl	80069a4 <HAL_RCC_GetHCLKFreq>
 80069c0:	4602      	mov	r2, r0
 80069c2:	4b05      	ldr	r3, [pc, #20]	@ (80069d8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80069c4:	685b      	ldr	r3, [r3, #4]
 80069c6:	0a1b      	lsrs	r3, r3, #8
 80069c8:	f003 0307 	and.w	r3, r3, #7
 80069cc:	4903      	ldr	r1, [pc, #12]	@ (80069dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80069ce:	5ccb      	ldrb	r3, [r1, r3]
 80069d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80069d4:	4618      	mov	r0, r3
 80069d6:	bd80      	pop	{r7, pc}
 80069d8:	40021000 	.word	0x40021000
 80069dc:	0800b838 	.word	0x0800b838

080069e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80069e0:	b580      	push	{r7, lr}
 80069e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80069e4:	f7ff ffde 	bl	80069a4 <HAL_RCC_GetHCLKFreq>
 80069e8:	4602      	mov	r2, r0
 80069ea:	4b05      	ldr	r3, [pc, #20]	@ (8006a00 <HAL_RCC_GetPCLK2Freq+0x20>)
 80069ec:	685b      	ldr	r3, [r3, #4]
 80069ee:	0adb      	lsrs	r3, r3, #11
 80069f0:	f003 0307 	and.w	r3, r3, #7
 80069f4:	4903      	ldr	r1, [pc, #12]	@ (8006a04 <HAL_RCC_GetPCLK2Freq+0x24>)
 80069f6:	5ccb      	ldrb	r3, [r1, r3]
 80069f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80069fc:	4618      	mov	r0, r3
 80069fe:	bd80      	pop	{r7, pc}
 8006a00:	40021000 	.word	0x40021000
 8006a04:	0800b838 	.word	0x0800b838

08006a08 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8006a08:	b480      	push	{r7}
 8006a0a:	b085      	sub	sp, #20
 8006a0c:	af00      	add	r7, sp, #0
 8006a0e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8006a10:	4b0a      	ldr	r3, [pc, #40]	@ (8006a3c <RCC_Delay+0x34>)
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	4a0a      	ldr	r2, [pc, #40]	@ (8006a40 <RCC_Delay+0x38>)
 8006a16:	fba2 2303 	umull	r2, r3, r2, r3
 8006a1a:	0a5b      	lsrs	r3, r3, #9
 8006a1c:	687a      	ldr	r2, [r7, #4]
 8006a1e:	fb02 f303 	mul.w	r3, r2, r3
 8006a22:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8006a24:	bf00      	nop
  }
  while (Delay --);
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	1e5a      	subs	r2, r3, #1
 8006a2a:	60fa      	str	r2, [r7, #12]
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d1f9      	bne.n	8006a24 <RCC_Delay+0x1c>
}
 8006a30:	bf00      	nop
 8006a32:	bf00      	nop
 8006a34:	3714      	adds	r7, #20
 8006a36:	46bd      	mov	sp, r7
 8006a38:	bc80      	pop	{r7}
 8006a3a:	4770      	bx	lr
 8006a3c:	20000000 	.word	0x20000000
 8006a40:	10624dd3 	.word	0x10624dd3

08006a44 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006a44:	b580      	push	{r7, lr}
 8006a46:	b086      	sub	sp, #24
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8006a4c:	2300      	movs	r3, #0
 8006a4e:	613b      	str	r3, [r7, #16]
 8006a50:	2300      	movs	r3, #0
 8006a52:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	f003 0301 	and.w	r3, r3, #1
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d07d      	beq.n	8006b5c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8006a60:	2300      	movs	r3, #0
 8006a62:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006a64:	4b4f      	ldr	r3, [pc, #316]	@ (8006ba4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006a66:	69db      	ldr	r3, [r3, #28]
 8006a68:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d10d      	bne.n	8006a8c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006a70:	4b4c      	ldr	r3, [pc, #304]	@ (8006ba4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006a72:	69db      	ldr	r3, [r3, #28]
 8006a74:	4a4b      	ldr	r2, [pc, #300]	@ (8006ba4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006a76:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006a7a:	61d3      	str	r3, [r2, #28]
 8006a7c:	4b49      	ldr	r3, [pc, #292]	@ (8006ba4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006a7e:	69db      	ldr	r3, [r3, #28]
 8006a80:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006a84:	60bb      	str	r3, [r7, #8]
 8006a86:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006a88:	2301      	movs	r3, #1
 8006a8a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a8c:	4b46      	ldr	r3, [pc, #280]	@ (8006ba8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d118      	bne.n	8006aca <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006a98:	4b43      	ldr	r3, [pc, #268]	@ (8006ba8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	4a42      	ldr	r2, [pc, #264]	@ (8006ba8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006a9e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006aa2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006aa4:	f7fb f8fe 	bl	8001ca4 <HAL_GetTick>
 8006aa8:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006aaa:	e008      	b.n	8006abe <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006aac:	f7fb f8fa 	bl	8001ca4 <HAL_GetTick>
 8006ab0:	4602      	mov	r2, r0
 8006ab2:	693b      	ldr	r3, [r7, #16]
 8006ab4:	1ad3      	subs	r3, r2, r3
 8006ab6:	2b64      	cmp	r3, #100	@ 0x64
 8006ab8:	d901      	bls.n	8006abe <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8006aba:	2303      	movs	r3, #3
 8006abc:	e06d      	b.n	8006b9a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006abe:	4b3a      	ldr	r3, [pc, #232]	@ (8006ba8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d0f0      	beq.n	8006aac <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006aca:	4b36      	ldr	r3, [pc, #216]	@ (8006ba4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006acc:	6a1b      	ldr	r3, [r3, #32]
 8006ace:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006ad2:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d02e      	beq.n	8006b38 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	685b      	ldr	r3, [r3, #4]
 8006ade:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006ae2:	68fa      	ldr	r2, [r7, #12]
 8006ae4:	429a      	cmp	r2, r3
 8006ae6:	d027      	beq.n	8006b38 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006ae8:	4b2e      	ldr	r3, [pc, #184]	@ (8006ba4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006aea:	6a1b      	ldr	r3, [r3, #32]
 8006aec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006af0:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006af2:	4b2e      	ldr	r3, [pc, #184]	@ (8006bac <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8006af4:	2201      	movs	r2, #1
 8006af6:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006af8:	4b2c      	ldr	r3, [pc, #176]	@ (8006bac <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8006afa:	2200      	movs	r2, #0
 8006afc:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8006afe:	4a29      	ldr	r2, [pc, #164]	@ (8006ba4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	f003 0301 	and.w	r3, r3, #1
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d014      	beq.n	8006b38 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b0e:	f7fb f8c9 	bl	8001ca4 <HAL_GetTick>
 8006b12:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006b14:	e00a      	b.n	8006b2c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006b16:	f7fb f8c5 	bl	8001ca4 <HAL_GetTick>
 8006b1a:	4602      	mov	r2, r0
 8006b1c:	693b      	ldr	r3, [r7, #16]
 8006b1e:	1ad3      	subs	r3, r2, r3
 8006b20:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006b24:	4293      	cmp	r3, r2
 8006b26:	d901      	bls.n	8006b2c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8006b28:	2303      	movs	r3, #3
 8006b2a:	e036      	b.n	8006b9a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006b2c:	4b1d      	ldr	r3, [pc, #116]	@ (8006ba4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006b2e:	6a1b      	ldr	r3, [r3, #32]
 8006b30:	f003 0302 	and.w	r3, r3, #2
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d0ee      	beq.n	8006b16 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006b38:	4b1a      	ldr	r3, [pc, #104]	@ (8006ba4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006b3a:	6a1b      	ldr	r3, [r3, #32]
 8006b3c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	685b      	ldr	r3, [r3, #4]
 8006b44:	4917      	ldr	r1, [pc, #92]	@ (8006ba4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006b46:	4313      	orrs	r3, r2
 8006b48:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8006b4a:	7dfb      	ldrb	r3, [r7, #23]
 8006b4c:	2b01      	cmp	r3, #1
 8006b4e:	d105      	bne.n	8006b5c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006b50:	4b14      	ldr	r3, [pc, #80]	@ (8006ba4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006b52:	69db      	ldr	r3, [r3, #28]
 8006b54:	4a13      	ldr	r2, [pc, #76]	@ (8006ba4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006b56:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006b5a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	f003 0302 	and.w	r3, r3, #2
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d008      	beq.n	8006b7a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006b68:	4b0e      	ldr	r3, [pc, #56]	@ (8006ba4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006b6a:	685b      	ldr	r3, [r3, #4]
 8006b6c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	689b      	ldr	r3, [r3, #8]
 8006b74:	490b      	ldr	r1, [pc, #44]	@ (8006ba4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006b76:	4313      	orrs	r3, r2
 8006b78:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	f003 0310 	and.w	r3, r3, #16
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d008      	beq.n	8006b98 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006b86:	4b07      	ldr	r3, [pc, #28]	@ (8006ba4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006b88:	685b      	ldr	r3, [r3, #4]
 8006b8a:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	68db      	ldr	r3, [r3, #12]
 8006b92:	4904      	ldr	r1, [pc, #16]	@ (8006ba4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006b94:	4313      	orrs	r3, r2
 8006b96:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8006b98:	2300      	movs	r3, #0
}
 8006b9a:	4618      	mov	r0, r3
 8006b9c:	3718      	adds	r7, #24
 8006b9e:	46bd      	mov	sp, r7
 8006ba0:	bd80      	pop	{r7, pc}
 8006ba2:	bf00      	nop
 8006ba4:	40021000 	.word	0x40021000
 8006ba8:	40007000 	.word	0x40007000
 8006bac:	42420440 	.word	0x42420440

08006bb0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8006bb0:	b580      	push	{r7, lr}
 8006bb2:	b088      	sub	sp, #32
 8006bb4:	af00      	add	r7, sp, #0
 8006bb6:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8006bb8:	2300      	movs	r3, #0
 8006bba:	617b      	str	r3, [r7, #20]
 8006bbc:	2300      	movs	r3, #0
 8006bbe:	61fb      	str	r3, [r7, #28]
 8006bc0:	2300      	movs	r3, #0
 8006bc2:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8006bc4:	2300      	movs	r3, #0
 8006bc6:	60fb      	str	r3, [r7, #12]
 8006bc8:	2300      	movs	r3, #0
 8006bca:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	2b10      	cmp	r3, #16
 8006bd0:	d00a      	beq.n	8006be8 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	2b10      	cmp	r3, #16
 8006bd6:	f200 808a 	bhi.w	8006cee <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	2b01      	cmp	r3, #1
 8006bde:	d045      	beq.n	8006c6c <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	2b02      	cmp	r3, #2
 8006be4:	d075      	beq.n	8006cd2 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8006be6:	e082      	b.n	8006cee <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8006be8:	4b46      	ldr	r3, [pc, #280]	@ (8006d04 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8006bea:	685b      	ldr	r3, [r3, #4]
 8006bec:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8006bee:	4b45      	ldr	r3, [pc, #276]	@ (8006d04 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d07b      	beq.n	8006cf2 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	0c9b      	lsrs	r3, r3, #18
 8006bfe:	f003 030f 	and.w	r3, r3, #15
 8006c02:	4a41      	ldr	r2, [pc, #260]	@ (8006d08 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8006c04:	5cd3      	ldrb	r3, [r2, r3]
 8006c06:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d015      	beq.n	8006c3e <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8006c12:	4b3c      	ldr	r3, [pc, #240]	@ (8006d04 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8006c14:	685b      	ldr	r3, [r3, #4]
 8006c16:	0c5b      	lsrs	r3, r3, #17
 8006c18:	f003 0301 	and.w	r3, r3, #1
 8006c1c:	4a3b      	ldr	r2, [pc, #236]	@ (8006d0c <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8006c1e:	5cd3      	ldrb	r3, [r2, r3]
 8006c20:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d00d      	beq.n	8006c48 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8006c2c:	4a38      	ldr	r2, [pc, #224]	@ (8006d10 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8006c2e:	697b      	ldr	r3, [r7, #20]
 8006c30:	fbb2 f2f3 	udiv	r2, r2, r3
 8006c34:	693b      	ldr	r3, [r7, #16]
 8006c36:	fb02 f303 	mul.w	r3, r2, r3
 8006c3a:	61fb      	str	r3, [r7, #28]
 8006c3c:	e004      	b.n	8006c48 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8006c3e:	693b      	ldr	r3, [r7, #16]
 8006c40:	4a34      	ldr	r2, [pc, #208]	@ (8006d14 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8006c42:	fb02 f303 	mul.w	r3, r2, r3
 8006c46:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8006c48:	4b2e      	ldr	r3, [pc, #184]	@ (8006d04 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8006c4a:	685b      	ldr	r3, [r3, #4]
 8006c4c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006c50:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006c54:	d102      	bne.n	8006c5c <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8006c56:	69fb      	ldr	r3, [r7, #28]
 8006c58:	61bb      	str	r3, [r7, #24]
      break;
 8006c5a:	e04a      	b.n	8006cf2 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8006c5c:	69fb      	ldr	r3, [r7, #28]
 8006c5e:	005b      	lsls	r3, r3, #1
 8006c60:	4a2d      	ldr	r2, [pc, #180]	@ (8006d18 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8006c62:	fba2 2303 	umull	r2, r3, r2, r3
 8006c66:	085b      	lsrs	r3, r3, #1
 8006c68:	61bb      	str	r3, [r7, #24]
      break;
 8006c6a:	e042      	b.n	8006cf2 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8006c6c:	4b25      	ldr	r3, [pc, #148]	@ (8006d04 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8006c6e:	6a1b      	ldr	r3, [r3, #32]
 8006c70:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006c78:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006c7c:	d108      	bne.n	8006c90 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	f003 0302 	and.w	r3, r3, #2
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d003      	beq.n	8006c90 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8006c88:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006c8c:	61bb      	str	r3, [r7, #24]
 8006c8e:	e01f      	b.n	8006cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006c96:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006c9a:	d109      	bne.n	8006cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8006c9c:	4b19      	ldr	r3, [pc, #100]	@ (8006d04 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8006c9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ca0:	f003 0302 	and.w	r3, r3, #2
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d003      	beq.n	8006cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8006ca8:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8006cac:	61bb      	str	r3, [r7, #24]
 8006cae:	e00f      	b.n	8006cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006cb6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006cba:	d11c      	bne.n	8006cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8006cbc:	4b11      	ldr	r3, [pc, #68]	@ (8006d04 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d016      	beq.n	8006cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8006cc8:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8006ccc:	61bb      	str	r3, [r7, #24]
      break;
 8006cce:	e012      	b.n	8006cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8006cd0:	e011      	b.n	8006cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8006cd2:	f7ff fe85 	bl	80069e0 <HAL_RCC_GetPCLK2Freq>
 8006cd6:	4602      	mov	r2, r0
 8006cd8:	4b0a      	ldr	r3, [pc, #40]	@ (8006d04 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8006cda:	685b      	ldr	r3, [r3, #4]
 8006cdc:	0b9b      	lsrs	r3, r3, #14
 8006cde:	f003 0303 	and.w	r3, r3, #3
 8006ce2:	3301      	adds	r3, #1
 8006ce4:	005b      	lsls	r3, r3, #1
 8006ce6:	fbb2 f3f3 	udiv	r3, r2, r3
 8006cea:	61bb      	str	r3, [r7, #24]
      break;
 8006cec:	e004      	b.n	8006cf8 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8006cee:	bf00      	nop
 8006cf0:	e002      	b.n	8006cf8 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8006cf2:	bf00      	nop
 8006cf4:	e000      	b.n	8006cf8 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8006cf6:	bf00      	nop
    }
  }
  return (frequency);
 8006cf8:	69bb      	ldr	r3, [r7, #24]
}
 8006cfa:	4618      	mov	r0, r3
 8006cfc:	3720      	adds	r7, #32
 8006cfe:	46bd      	mov	sp, r7
 8006d00:	bd80      	pop	{r7, pc}
 8006d02:	bf00      	nop
 8006d04:	40021000 	.word	0x40021000
 8006d08:	0800b854 	.word	0x0800b854
 8006d0c:	0800b864 	.word	0x0800b864
 8006d10:	007a1200 	.word	0x007a1200
 8006d14:	003d0900 	.word	0x003d0900
 8006d18:	aaaaaaab 	.word	0xaaaaaaab

08006d1c <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8006d1c:	b580      	push	{r7, lr}
 8006d1e:	b084      	sub	sp, #16
 8006d20:	af00      	add	r7, sp, #0
 8006d22:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 8006d24:	2300      	movs	r3, #0
 8006d26:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d101      	bne.n	8006d32 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8006d2e:	2301      	movs	r3, #1
 8006d30:	e07a      	b.n	8006e28 <HAL_RTC_Init+0x10c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	7c5b      	ldrb	r3, [r3, #17]
 8006d36:	b2db      	uxtb	r3, r3
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d105      	bne.n	8006d48 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	2200      	movs	r2, #0
 8006d40:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8006d42:	6878      	ldr	r0, [r7, #4]
 8006d44:	f7fa fdf4 	bl	8001930 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	2202      	movs	r2, #2
 8006d4c:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006d4e:	6878      	ldr	r0, [r7, #4]
 8006d50:	f000 f9be 	bl	80070d0 <HAL_RTC_WaitForSynchro>
 8006d54:	4603      	mov	r3, r0
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d004      	beq.n	8006d64 <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	2204      	movs	r2, #4
 8006d5e:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8006d60:	2301      	movs	r3, #1
 8006d62:	e061      	b.n	8006e28 <HAL_RTC_Init+0x10c>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8006d64:	6878      	ldr	r0, [r7, #4]
 8006d66:	f000 fa77 	bl	8007258 <RTC_EnterInitMode>
 8006d6a:	4603      	mov	r3, r0
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d004      	beq.n	8006d7a <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	2204      	movs	r2, #4
 8006d74:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8006d76:	2301      	movs	r3, #1
 8006d78:	e056      	b.n	8006e28 <HAL_RTC_Init+0x10c>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	685a      	ldr	r2, [r3, #4]
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	f022 0207 	bic.w	r2, r2, #7
 8006d88:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	689b      	ldr	r3, [r3, #8]
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d005      	beq.n	8006d9e <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 8006d92:	4b27      	ldr	r3, [pc, #156]	@ (8006e30 <HAL_RTC_Init+0x114>)
 8006d94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d96:	4a26      	ldr	r2, [pc, #152]	@ (8006e30 <HAL_RTC_Init+0x114>)
 8006d98:	f023 0301 	bic.w	r3, r3, #1
 8006d9c:	6313      	str	r3, [r2, #48]	@ 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 8006d9e:	4b24      	ldr	r3, [pc, #144]	@ (8006e30 <HAL_RTC_Init+0x114>)
 8006da0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006da2:	f423 7260 	bic.w	r2, r3, #896	@ 0x380
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	689b      	ldr	r3, [r3, #8]
 8006daa:	4921      	ldr	r1, [pc, #132]	@ (8006e30 <HAL_RTC_Init+0x114>)
 8006dac:	4313      	orrs	r3, r2
 8006dae:	62cb      	str	r3, [r1, #44]	@ 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	685b      	ldr	r3, [r3, #4]
 8006db4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006db8:	d003      	beq.n	8006dc2 <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	685b      	ldr	r3, [r3, #4]
 8006dbe:	60fb      	str	r3, [r7, #12]
 8006dc0:	e00e      	b.n	8006de0 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 8006dc2:	2001      	movs	r0, #1
 8006dc4:	f7ff fef4 	bl	8006bb0 <HAL_RCCEx_GetPeriphCLKFreq>
 8006dc8:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d104      	bne.n	8006dda <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	2204      	movs	r2, #4
 8006dd4:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 8006dd6:	2301      	movs	r3, #1
 8006dd8:	e026      	b.n	8006e28 <HAL_RTC_Init+0x10c>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	3b01      	subs	r3, #1
 8006dde:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    WRITE_REG(hrtc->Instance->PRLH, ((prescaler >> 16U) & RTC_PRLH_PRL));
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	0c1a      	lsrs	r2, r3, #16
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	f002 020f 	and.w	r2, r2, #15
 8006dec:	609a      	str	r2, [r3, #8]
    WRITE_REG(hrtc->Instance->PRLL, (prescaler & RTC_PRLL_PRL));
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	68fa      	ldr	r2, [r7, #12]
 8006df4:	b292      	uxth	r2, r2
 8006df6:	60da      	str	r2, [r3, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8006df8:	6878      	ldr	r0, [r7, #4]
 8006dfa:	f000 fa55 	bl	80072a8 <RTC_ExitInitMode>
 8006dfe:	4603      	mov	r3, r0
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d004      	beq.n	8006e0e <HAL_RTC_Init+0xf2>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	2204      	movs	r2, #4
 8006e08:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 8006e0a:	2301      	movs	r3, #1
 8006e0c:	e00c      	b.n	8006e28 <HAL_RTC_Init+0x10c>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	2200      	movs	r2, #0
 8006e12:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	2201      	movs	r2, #1
 8006e18:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	2201      	movs	r2, #1
 8006e1e:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	2201      	movs	r2, #1
 8006e24:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 8006e26:	2300      	movs	r3, #0
  }
}
 8006e28:	4618      	mov	r0, r3
 8006e2a:	3710      	adds	r7, #16
 8006e2c:	46bd      	mov	sp, r7
 8006e2e:	bd80      	pop	{r7, pc}
 8006e30:	40006c00 	.word	0x40006c00

08006e34 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006e34:	b590      	push	{r4, r7, lr}
 8006e36:	b087      	sub	sp, #28
 8006e38:	af00      	add	r7, sp, #0
 8006e3a:	60f8      	str	r0, [r7, #12]
 8006e3c:	60b9      	str	r1, [r7, #8]
 8006e3e:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 8006e40:	2300      	movs	r3, #0
 8006e42:	617b      	str	r3, [r7, #20]
 8006e44:	2300      	movs	r3, #0
 8006e46:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d002      	beq.n	8006e54 <HAL_RTC_SetTime+0x20>
 8006e4e:	68bb      	ldr	r3, [r7, #8]
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d101      	bne.n	8006e58 <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 8006e54:	2301      	movs	r3, #1
 8006e56:	e080      	b.n	8006f5a <HAL_RTC_SetTime+0x126>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	7c1b      	ldrb	r3, [r3, #16]
 8006e5c:	2b01      	cmp	r3, #1
 8006e5e:	d101      	bne.n	8006e64 <HAL_RTC_SetTime+0x30>
 8006e60:	2302      	movs	r3, #2
 8006e62:	e07a      	b.n	8006f5a <HAL_RTC_SetTime+0x126>
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	2201      	movs	r2, #1
 8006e68:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	2202      	movs	r2, #2
 8006e6e:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d113      	bne.n	8006e9e <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8006e76:	68bb      	ldr	r3, [r7, #8]
 8006e78:	781b      	ldrb	r3, [r3, #0]
 8006e7a:	461a      	mov	r2, r3
 8006e7c:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8006e80:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 8006e84:	68bb      	ldr	r3, [r7, #8]
 8006e86:	785b      	ldrb	r3, [r3, #1]
 8006e88:	4619      	mov	r1, r3
 8006e8a:	460b      	mov	r3, r1
 8006e8c:	011b      	lsls	r3, r3, #4
 8006e8e:	1a5b      	subs	r3, r3, r1
 8006e90:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8006e92:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 8006e94:	68ba      	ldr	r2, [r7, #8]
 8006e96:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8006e98:	4413      	add	r3, r2
 8006e9a:	617b      	str	r3, [r7, #20]
 8006e9c:	e01e      	b.n	8006edc <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8006e9e:	68bb      	ldr	r3, [r7, #8]
 8006ea0:	781b      	ldrb	r3, [r3, #0]
 8006ea2:	4618      	mov	r0, r3
 8006ea4:	f000 fa28 	bl	80072f8 <RTC_Bcd2ToByte>
 8006ea8:	4603      	mov	r3, r0
 8006eaa:	461a      	mov	r2, r3
 8006eac:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8006eb0:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 8006eb4:	68bb      	ldr	r3, [r7, #8]
 8006eb6:	785b      	ldrb	r3, [r3, #1]
 8006eb8:	4618      	mov	r0, r3
 8006eba:	f000 fa1d 	bl	80072f8 <RTC_Bcd2ToByte>
 8006ebe:	4603      	mov	r3, r0
 8006ec0:	461a      	mov	r2, r3
 8006ec2:	4613      	mov	r3, r2
 8006ec4:	011b      	lsls	r3, r3, #4
 8006ec6:	1a9b      	subs	r3, r3, r2
 8006ec8:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8006eca:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 8006ecc:	68bb      	ldr	r3, [r7, #8]
 8006ece:	789b      	ldrb	r3, [r3, #2]
 8006ed0:	4618      	mov	r0, r3
 8006ed2:	f000 fa11 	bl	80072f8 <RTC_Bcd2ToByte>
 8006ed6:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8006ed8:	4423      	add	r3, r4
 8006eda:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8006edc:	6979      	ldr	r1, [r7, #20]
 8006ede:	68f8      	ldr	r0, [r7, #12]
 8006ee0:	f000 f953 	bl	800718a <RTC_WriteTimeCounter>
 8006ee4:	4603      	mov	r3, r0
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d007      	beq.n	8006efa <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	2204      	movs	r2, #4
 8006eee:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	2200      	movs	r2, #0
 8006ef4:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 8006ef6:	2301      	movs	r3, #1
 8006ef8:	e02f      	b.n	8006f5a <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	685a      	ldr	r2, [r3, #4]
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	f022 0205 	bic.w	r2, r2, #5
 8006f08:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8006f0a:	68f8      	ldr	r0, [r7, #12]
 8006f0c:	f000 f964 	bl	80071d8 <RTC_ReadAlarmCounter>
 8006f10:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8006f12:	693b      	ldr	r3, [r7, #16]
 8006f14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f18:	d018      	beq.n	8006f4c <HAL_RTC_SetTime+0x118>
    {
      if (counter_alarm < counter_time)
 8006f1a:	693a      	ldr	r2, [r7, #16]
 8006f1c:	697b      	ldr	r3, [r7, #20]
 8006f1e:	429a      	cmp	r2, r3
 8006f20:	d214      	bcs.n	8006f4c <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8006f22:	693b      	ldr	r3, [r7, #16]
 8006f24:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 8006f28:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8006f2c:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8006f2e:	6939      	ldr	r1, [r7, #16]
 8006f30:	68f8      	ldr	r0, [r7, #12]
 8006f32:	f000 f96a 	bl	800720a <RTC_WriteAlarmCounter>
 8006f36:	4603      	mov	r3, r0
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d007      	beq.n	8006f4c <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	2204      	movs	r2, #4
 8006f40:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	2200      	movs	r2, #0
 8006f46:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8006f48:	2301      	movs	r3, #1
 8006f4a:	e006      	b.n	8006f5a <HAL_RTC_SetTime+0x126>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	2201      	movs	r2, #1
 8006f50:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	2200      	movs	r2, #0
 8006f56:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8006f58:	2300      	movs	r3, #0
  }
}
 8006f5a:	4618      	mov	r0, r3
 8006f5c:	371c      	adds	r7, #28
 8006f5e:	46bd      	mov	sp, r7
 8006f60:	bd90      	pop	{r4, r7, pc}
	...

08006f64 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006f64:	b580      	push	{r7, lr}
 8006f66:	b088      	sub	sp, #32
 8006f68:	af00      	add	r7, sp, #0
 8006f6a:	60f8      	str	r0, [r7, #12]
 8006f6c:	60b9      	str	r1, [r7, #8]
 8006f6e:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 8006f70:	2300      	movs	r3, #0
 8006f72:	61fb      	str	r3, [r7, #28]
 8006f74:	2300      	movs	r3, #0
 8006f76:	61bb      	str	r3, [r7, #24]
 8006f78:	2300      	movs	r3, #0
 8006f7a:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d002      	beq.n	8006f88 <HAL_RTC_SetDate+0x24>
 8006f82:	68bb      	ldr	r3, [r7, #8]
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d101      	bne.n	8006f8c <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 8006f88:	2301      	movs	r3, #1
 8006f8a:	e097      	b.n	80070bc <HAL_RTC_SetDate+0x158>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	7c1b      	ldrb	r3, [r3, #16]
 8006f90:	2b01      	cmp	r3, #1
 8006f92:	d101      	bne.n	8006f98 <HAL_RTC_SetDate+0x34>
 8006f94:	2302      	movs	r3, #2
 8006f96:	e091      	b.n	80070bc <HAL_RTC_SetDate+0x158>
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	2201      	movs	r2, #1
 8006f9c:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	2202      	movs	r2, #2
 8006fa2:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d10c      	bne.n	8006fc4 <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 8006faa:	68bb      	ldr	r3, [r7, #8]
 8006fac:	78da      	ldrb	r2, [r3, #3]
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 8006fb2:	68bb      	ldr	r3, [r7, #8]
 8006fb4:	785a      	ldrb	r2, [r3, #1]
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 8006fba:	68bb      	ldr	r3, [r7, #8]
 8006fbc:	789a      	ldrb	r2, [r3, #2]
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	739a      	strb	r2, [r3, #14]
 8006fc2:	e01a      	b.n	8006ffa <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 8006fc4:	68bb      	ldr	r3, [r7, #8]
 8006fc6:	78db      	ldrb	r3, [r3, #3]
 8006fc8:	4618      	mov	r0, r3
 8006fca:	f000 f995 	bl	80072f8 <RTC_Bcd2ToByte>
 8006fce:	4603      	mov	r3, r0
 8006fd0:	461a      	mov	r2, r3
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 8006fd6:	68bb      	ldr	r3, [r7, #8]
 8006fd8:	785b      	ldrb	r3, [r3, #1]
 8006fda:	4618      	mov	r0, r3
 8006fdc:	f000 f98c 	bl	80072f8 <RTC_Bcd2ToByte>
 8006fe0:	4603      	mov	r3, r0
 8006fe2:	461a      	mov	r2, r3
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 8006fe8:	68bb      	ldr	r3, [r7, #8]
 8006fea:	789b      	ldrb	r3, [r3, #2]
 8006fec:	4618      	mov	r0, r3
 8006fee:	f000 f983 	bl	80072f8 <RTC_Bcd2ToByte>
 8006ff2:	4603      	mov	r3, r0
 8006ff4:	461a      	mov	r2, r3
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	7bdb      	ldrb	r3, [r3, #15]
 8006ffe:	4618      	mov	r0, r3
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	7b59      	ldrb	r1, [r3, #13]
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	7b9b      	ldrb	r3, [r3, #14]
 8007008:	461a      	mov	r2, r3
 800700a:	f000 f993 	bl	8007334 <RTC_WeekDayNum>
 800700e:	4603      	mov	r3, r0
 8007010:	461a      	mov	r2, r3
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	7b1a      	ldrb	r2, [r3, #12]
 800701a:	68bb      	ldr	r3, [r7, #8]
 800701c:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 800701e:	68f8      	ldr	r0, [r7, #12]
 8007020:	f000 f883 	bl	800712a <RTC_ReadTimeCounter>
 8007024:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8007026:	69fb      	ldr	r3, [r7, #28]
 8007028:	4a26      	ldr	r2, [pc, #152]	@ (80070c4 <HAL_RTC_SetDate+0x160>)
 800702a:	fba2 2303 	umull	r2, r3, r2, r3
 800702e:	0adb      	lsrs	r3, r3, #11
 8007030:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 8007032:	697b      	ldr	r3, [r7, #20]
 8007034:	2b18      	cmp	r3, #24
 8007036:	d93a      	bls.n	80070ae <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 8007038:	697b      	ldr	r3, [r7, #20]
 800703a:	4a23      	ldr	r2, [pc, #140]	@ (80070c8 <HAL_RTC_SetDate+0x164>)
 800703c:	fba2 2303 	umull	r2, r3, r2, r3
 8007040:	091b      	lsrs	r3, r3, #4
 8007042:	4a22      	ldr	r2, [pc, #136]	@ (80070cc <HAL_RTC_SetDate+0x168>)
 8007044:	fb02 f303 	mul.w	r3, r2, r3
 8007048:	69fa      	ldr	r2, [r7, #28]
 800704a:	1ad3      	subs	r3, r2, r3
 800704c:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 800704e:	69f9      	ldr	r1, [r7, #28]
 8007050:	68f8      	ldr	r0, [r7, #12]
 8007052:	f000 f89a 	bl	800718a <RTC_WriteTimeCounter>
 8007056:	4603      	mov	r3, r0
 8007058:	2b00      	cmp	r3, #0
 800705a:	d007      	beq.n	800706c <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	2204      	movs	r2, #4
 8007060:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	2200      	movs	r2, #0
 8007066:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 8007068:	2301      	movs	r3, #1
 800706a:	e027      	b.n	80070bc <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 800706c:	68f8      	ldr	r0, [r7, #12]
 800706e:	f000 f8b3 	bl	80071d8 <RTC_ReadAlarmCounter>
 8007072:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8007074:	69bb      	ldr	r3, [r7, #24]
 8007076:	f1b3 3fff 	cmp.w	r3, #4294967295
 800707a:	d018      	beq.n	80070ae <HAL_RTC_SetDate+0x14a>
    {
      if (counter_alarm < counter_time)
 800707c:	69ba      	ldr	r2, [r7, #24]
 800707e:	69fb      	ldr	r3, [r7, #28]
 8007080:	429a      	cmp	r2, r3
 8007082:	d214      	bcs.n	80070ae <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8007084:	69bb      	ldr	r3, [r7, #24]
 8007086:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 800708a:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 800708e:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8007090:	69b9      	ldr	r1, [r7, #24]
 8007092:	68f8      	ldr	r0, [r7, #12]
 8007094:	f000 f8b9 	bl	800720a <RTC_WriteAlarmCounter>
 8007098:	4603      	mov	r3, r0
 800709a:	2b00      	cmp	r3, #0
 800709c:	d007      	beq.n	80070ae <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	2204      	movs	r2, #4
 80070a2:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	2200      	movs	r2, #0
 80070a8:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 80070aa:	2301      	movs	r3, #1
 80070ac:	e006      	b.n	80070bc <HAL_RTC_SetDate+0x158>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	2201      	movs	r2, #1
 80070b2:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	2200      	movs	r2, #0
 80070b8:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 80070ba:	2300      	movs	r3, #0
}
 80070bc:	4618      	mov	r0, r3
 80070be:	3720      	adds	r7, #32
 80070c0:	46bd      	mov	sp, r7
 80070c2:	bd80      	pop	{r7, pc}
 80070c4:	91a2b3c5 	.word	0x91a2b3c5
 80070c8:	aaaaaaab 	.word	0xaaaaaaab
 80070cc:	00015180 	.word	0x00015180

080070d0 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80070d0:	b580      	push	{r7, lr}
 80070d2:	b084      	sub	sp, #16
 80070d4:	af00      	add	r7, sp, #0
 80070d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80070d8:	2300      	movs	r3, #0
 80070da:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d101      	bne.n	80070e6 <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 80070e2:	2301      	movs	r3, #1
 80070e4:	e01d      	b.n	8007122 <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	685a      	ldr	r2, [r3, #4]
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	f022 0208 	bic.w	r2, r2, #8
 80070f4:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 80070f6:	f7fa fdd5 	bl	8001ca4 <HAL_GetTick>
 80070fa:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 80070fc:	e009      	b.n	8007112 <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80070fe:	f7fa fdd1 	bl	8001ca4 <HAL_GetTick>
 8007102:	4602      	mov	r2, r0
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	1ad3      	subs	r3, r2, r3
 8007108:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800710c:	d901      	bls.n	8007112 <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 800710e:	2303      	movs	r3, #3
 8007110:	e007      	b.n	8007122 <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	685b      	ldr	r3, [r3, #4]
 8007118:	f003 0308 	and.w	r3, r3, #8
 800711c:	2b00      	cmp	r3, #0
 800711e:	d0ee      	beq.n	80070fe <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 8007120:	2300      	movs	r3, #0
}
 8007122:	4618      	mov	r0, r3
 8007124:	3710      	adds	r7, #16
 8007126:	46bd      	mov	sp, r7
 8007128:	bd80      	pop	{r7, pc}

0800712a <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 800712a:	b480      	push	{r7}
 800712c:	b087      	sub	sp, #28
 800712e:	af00      	add	r7, sp, #0
 8007130:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 8007132:	2300      	movs	r3, #0
 8007134:	827b      	strh	r3, [r7, #18]
 8007136:	2300      	movs	r3, #0
 8007138:	823b      	strh	r3, [r7, #16]
 800713a:	2300      	movs	r3, #0
 800713c:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 800713e:	2300      	movs	r3, #0
 8007140:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	699b      	ldr	r3, [r3, #24]
 8007148:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	69db      	ldr	r3, [r3, #28]
 8007150:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	699b      	ldr	r3, [r3, #24]
 8007158:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 800715a:	8a7a      	ldrh	r2, [r7, #18]
 800715c:	8a3b      	ldrh	r3, [r7, #16]
 800715e:	429a      	cmp	r2, r3
 8007160:	d008      	beq.n	8007174 <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 8007162:	8a3b      	ldrh	r3, [r7, #16]
 8007164:	041a      	lsls	r2, r3, #16
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	69db      	ldr	r3, [r3, #28]
 800716c:	b29b      	uxth	r3, r3
 800716e:	4313      	orrs	r3, r2
 8007170:	617b      	str	r3, [r7, #20]
 8007172:	e004      	b.n	800717e <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 8007174:	8a7b      	ldrh	r3, [r7, #18]
 8007176:	041a      	lsls	r2, r3, #16
 8007178:	89fb      	ldrh	r3, [r7, #14]
 800717a:	4313      	orrs	r3, r2
 800717c:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 800717e:	697b      	ldr	r3, [r7, #20]
}
 8007180:	4618      	mov	r0, r3
 8007182:	371c      	adds	r7, #28
 8007184:	46bd      	mov	sp, r7
 8007186:	bc80      	pop	{r7}
 8007188:	4770      	bx	lr

0800718a <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 800718a:	b580      	push	{r7, lr}
 800718c:	b084      	sub	sp, #16
 800718e:	af00      	add	r7, sp, #0
 8007190:	6078      	str	r0, [r7, #4]
 8007192:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007194:	2300      	movs	r3, #0
 8007196:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8007198:	6878      	ldr	r0, [r7, #4]
 800719a:	f000 f85d 	bl	8007258 <RTC_EnterInitMode>
 800719e:	4603      	mov	r3, r0
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d002      	beq.n	80071aa <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 80071a4:	2301      	movs	r3, #1
 80071a6:	73fb      	strb	r3, [r7, #15]
 80071a8:	e011      	b.n	80071ce <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	683a      	ldr	r2, [r7, #0]
 80071b0:	0c12      	lsrs	r2, r2, #16
 80071b2:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	683a      	ldr	r2, [r7, #0]
 80071ba:	b292      	uxth	r2, r2
 80071bc:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 80071be:	6878      	ldr	r0, [r7, #4]
 80071c0:	f000 f872 	bl	80072a8 <RTC_ExitInitMode>
 80071c4:	4603      	mov	r3, r0
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d001      	beq.n	80071ce <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 80071ca:	2301      	movs	r3, #1
 80071cc:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80071ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80071d0:	4618      	mov	r0, r3
 80071d2:	3710      	adds	r7, #16
 80071d4:	46bd      	mov	sp, r7
 80071d6:	bd80      	pop	{r7, pc}

080071d8 <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 80071d8:	b480      	push	{r7}
 80071da:	b085      	sub	sp, #20
 80071dc:	af00      	add	r7, sp, #0
 80071de:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 80071e0:	2300      	movs	r3, #0
 80071e2:	81fb      	strh	r3, [r7, #14]
 80071e4:	2300      	movs	r3, #0
 80071e6:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	6a1b      	ldr	r3, [r3, #32]
 80071ee:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071f6:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 80071f8:	89fb      	ldrh	r3, [r7, #14]
 80071fa:	041a      	lsls	r2, r3, #16
 80071fc:	89bb      	ldrh	r3, [r7, #12]
 80071fe:	4313      	orrs	r3, r2
}
 8007200:	4618      	mov	r0, r3
 8007202:	3714      	adds	r7, #20
 8007204:	46bd      	mov	sp, r7
 8007206:	bc80      	pop	{r7}
 8007208:	4770      	bx	lr

0800720a <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 800720a:	b580      	push	{r7, lr}
 800720c:	b084      	sub	sp, #16
 800720e:	af00      	add	r7, sp, #0
 8007210:	6078      	str	r0, [r7, #4]
 8007212:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007214:	2300      	movs	r3, #0
 8007216:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8007218:	6878      	ldr	r0, [r7, #4]
 800721a:	f000 f81d 	bl	8007258 <RTC_EnterInitMode>
 800721e:	4603      	mov	r3, r0
 8007220:	2b00      	cmp	r3, #0
 8007222:	d002      	beq.n	800722a <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 8007224:	2301      	movs	r3, #1
 8007226:	73fb      	strb	r3, [r7, #15]
 8007228:	e011      	b.n	800724e <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	683a      	ldr	r2, [r7, #0]
 8007230:	0c12      	lsrs	r2, r2, #16
 8007232:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	683a      	ldr	r2, [r7, #0]
 800723a:	b292      	uxth	r2, r2
 800723c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 800723e:	6878      	ldr	r0, [r7, #4]
 8007240:	f000 f832 	bl	80072a8 <RTC_ExitInitMode>
 8007244:	4603      	mov	r3, r0
 8007246:	2b00      	cmp	r3, #0
 8007248:	d001      	beq.n	800724e <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 800724a:	2301      	movs	r3, #1
 800724c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800724e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007250:	4618      	mov	r0, r3
 8007252:	3710      	adds	r7, #16
 8007254:	46bd      	mov	sp, r7
 8007256:	bd80      	pop	{r7, pc}

08007258 <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8007258:	b580      	push	{r7, lr}
 800725a:	b084      	sub	sp, #16
 800725c:	af00      	add	r7, sp, #0
 800725e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007260:	2300      	movs	r3, #0
 8007262:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 8007264:	f7fa fd1e 	bl	8001ca4 <HAL_GetTick>
 8007268:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800726a:	e009      	b.n	8007280 <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 800726c:	f7fa fd1a 	bl	8001ca4 <HAL_GetTick>
 8007270:	4602      	mov	r2, r0
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	1ad3      	subs	r3, r2, r3
 8007276:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800727a:	d901      	bls.n	8007280 <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 800727c:	2303      	movs	r3, #3
 800727e:	e00f      	b.n	80072a0 <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	685b      	ldr	r3, [r3, #4]
 8007286:	f003 0320 	and.w	r3, r3, #32
 800728a:	2b00      	cmp	r3, #0
 800728c:	d0ee      	beq.n	800726c <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	685a      	ldr	r2, [r3, #4]
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	f042 0210 	orr.w	r2, r2, #16
 800729c:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 800729e:	2300      	movs	r3, #0
}
 80072a0:	4618      	mov	r0, r3
 80072a2:	3710      	adds	r7, #16
 80072a4:	46bd      	mov	sp, r7
 80072a6:	bd80      	pop	{r7, pc}

080072a8 <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80072a8:	b580      	push	{r7, lr}
 80072aa:	b084      	sub	sp, #16
 80072ac:	af00      	add	r7, sp, #0
 80072ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80072b0:	2300      	movs	r3, #0
 80072b2:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	685a      	ldr	r2, [r3, #4]
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	f022 0210 	bic.w	r2, r2, #16
 80072c2:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 80072c4:	f7fa fcee 	bl	8001ca4 <HAL_GetTick>
 80072c8:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80072ca:	e009      	b.n	80072e0 <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80072cc:	f7fa fcea 	bl	8001ca4 <HAL_GetTick>
 80072d0:	4602      	mov	r2, r0
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	1ad3      	subs	r3, r2, r3
 80072d6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80072da:	d901      	bls.n	80072e0 <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 80072dc:	2303      	movs	r3, #3
 80072de:	e007      	b.n	80072f0 <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	685b      	ldr	r3, [r3, #4]
 80072e6:	f003 0320 	and.w	r3, r3, #32
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d0ee      	beq.n	80072cc <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 80072ee:	2300      	movs	r3, #0
}
 80072f0:	4618      	mov	r0, r3
 80072f2:	3710      	adds	r7, #16
 80072f4:	46bd      	mov	sp, r7
 80072f6:	bd80      	pop	{r7, pc}

080072f8 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 80072f8:	b480      	push	{r7}
 80072fa:	b085      	sub	sp, #20
 80072fc:	af00      	add	r7, sp, #0
 80072fe:	4603      	mov	r3, r0
 8007300:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8007302:	2300      	movs	r3, #0
 8007304:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 8007306:	79fb      	ldrb	r3, [r7, #7]
 8007308:	091b      	lsrs	r3, r3, #4
 800730a:	b2db      	uxtb	r3, r3
 800730c:	461a      	mov	r2, r3
 800730e:	4613      	mov	r3, r2
 8007310:	009b      	lsls	r3, r3, #2
 8007312:	4413      	add	r3, r2
 8007314:	005b      	lsls	r3, r3, #1
 8007316:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8007318:	79fb      	ldrb	r3, [r7, #7]
 800731a:	f003 030f 	and.w	r3, r3, #15
 800731e:	b2da      	uxtb	r2, r3
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	b2db      	uxtb	r3, r3
 8007324:	4413      	add	r3, r2
 8007326:	b2db      	uxtb	r3, r3
}
 8007328:	4618      	mov	r0, r3
 800732a:	3714      	adds	r7, #20
 800732c:	46bd      	mov	sp, r7
 800732e:	bc80      	pop	{r7}
 8007330:	4770      	bx	lr
	...

08007334 <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 8007334:	b480      	push	{r7}
 8007336:	b085      	sub	sp, #20
 8007338:	af00      	add	r7, sp, #0
 800733a:	6078      	str	r0, [r7, #4]
 800733c:	460b      	mov	r3, r1
 800733e:	70fb      	strb	r3, [r7, #3]
 8007340:	4613      	mov	r3, r2
 8007342:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 8007344:	2300      	movs	r3, #0
 8007346:	60bb      	str	r3, [r7, #8]
 8007348:	2300      	movs	r3, #0
 800734a:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8007352:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 8007354:	78fb      	ldrb	r3, [r7, #3]
 8007356:	2b02      	cmp	r3, #2
 8007358:	d82d      	bhi.n	80073b6 <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 800735a:	78fa      	ldrb	r2, [r7, #3]
 800735c:	4613      	mov	r3, r2
 800735e:	005b      	lsls	r3, r3, #1
 8007360:	4413      	add	r3, r2
 8007362:	00db      	lsls	r3, r3, #3
 8007364:	1a9b      	subs	r3, r3, r2
 8007366:	4a2c      	ldr	r2, [pc, #176]	@ (8007418 <RTC_WeekDayNum+0xe4>)
 8007368:	fba2 2303 	umull	r2, r3, r2, r3
 800736c:	085a      	lsrs	r2, r3, #1
 800736e:	78bb      	ldrb	r3, [r7, #2]
 8007370:	441a      	add	r2, r3
 8007372:	68bb      	ldr	r3, [r7, #8]
 8007374:	441a      	add	r2, r3
 8007376:	68bb      	ldr	r3, [r7, #8]
 8007378:	3b01      	subs	r3, #1
 800737a:	089b      	lsrs	r3, r3, #2
 800737c:	441a      	add	r2, r3
 800737e:	68bb      	ldr	r3, [r7, #8]
 8007380:	3b01      	subs	r3, #1
 8007382:	4926      	ldr	r1, [pc, #152]	@ (800741c <RTC_WeekDayNum+0xe8>)
 8007384:	fba1 1303 	umull	r1, r3, r1, r3
 8007388:	095b      	lsrs	r3, r3, #5
 800738a:	1ad2      	subs	r2, r2, r3
 800738c:	68bb      	ldr	r3, [r7, #8]
 800738e:	3b01      	subs	r3, #1
 8007390:	4922      	ldr	r1, [pc, #136]	@ (800741c <RTC_WeekDayNum+0xe8>)
 8007392:	fba1 1303 	umull	r1, r3, r1, r3
 8007396:	09db      	lsrs	r3, r3, #7
 8007398:	4413      	add	r3, r2
 800739a:	1d1a      	adds	r2, r3, #4
 800739c:	4b20      	ldr	r3, [pc, #128]	@ (8007420 <RTC_WeekDayNum+0xec>)
 800739e:	fba3 1302 	umull	r1, r3, r3, r2
 80073a2:	1ad1      	subs	r1, r2, r3
 80073a4:	0849      	lsrs	r1, r1, #1
 80073a6:	440b      	add	r3, r1
 80073a8:	0899      	lsrs	r1, r3, #2
 80073aa:	460b      	mov	r3, r1
 80073ac:	00db      	lsls	r3, r3, #3
 80073ae:	1a5b      	subs	r3, r3, r1
 80073b0:	1ad3      	subs	r3, r2, r3
 80073b2:	60fb      	str	r3, [r7, #12]
 80073b4:	e029      	b.n	800740a <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 80073b6:	78fa      	ldrb	r2, [r7, #3]
 80073b8:	4613      	mov	r3, r2
 80073ba:	005b      	lsls	r3, r3, #1
 80073bc:	4413      	add	r3, r2
 80073be:	00db      	lsls	r3, r3, #3
 80073c0:	1a9b      	subs	r3, r3, r2
 80073c2:	4a15      	ldr	r2, [pc, #84]	@ (8007418 <RTC_WeekDayNum+0xe4>)
 80073c4:	fba2 2303 	umull	r2, r3, r2, r3
 80073c8:	085a      	lsrs	r2, r3, #1
 80073ca:	78bb      	ldrb	r3, [r7, #2]
 80073cc:	441a      	add	r2, r3
 80073ce:	68bb      	ldr	r3, [r7, #8]
 80073d0:	441a      	add	r2, r3
 80073d2:	68bb      	ldr	r3, [r7, #8]
 80073d4:	089b      	lsrs	r3, r3, #2
 80073d6:	441a      	add	r2, r3
 80073d8:	68bb      	ldr	r3, [r7, #8]
 80073da:	4910      	ldr	r1, [pc, #64]	@ (800741c <RTC_WeekDayNum+0xe8>)
 80073dc:	fba1 1303 	umull	r1, r3, r1, r3
 80073e0:	095b      	lsrs	r3, r3, #5
 80073e2:	1ad2      	subs	r2, r2, r3
 80073e4:	68bb      	ldr	r3, [r7, #8]
 80073e6:	490d      	ldr	r1, [pc, #52]	@ (800741c <RTC_WeekDayNum+0xe8>)
 80073e8:	fba1 1303 	umull	r1, r3, r1, r3
 80073ec:	09db      	lsrs	r3, r3, #7
 80073ee:	4413      	add	r3, r2
 80073f0:	1c9a      	adds	r2, r3, #2
 80073f2:	4b0b      	ldr	r3, [pc, #44]	@ (8007420 <RTC_WeekDayNum+0xec>)
 80073f4:	fba3 1302 	umull	r1, r3, r3, r2
 80073f8:	1ad1      	subs	r1, r2, r3
 80073fa:	0849      	lsrs	r1, r1, #1
 80073fc:	440b      	add	r3, r1
 80073fe:	0899      	lsrs	r1, r3, #2
 8007400:	460b      	mov	r3, r1
 8007402:	00db      	lsls	r3, r3, #3
 8007404:	1a5b      	subs	r3, r3, r1
 8007406:	1ad3      	subs	r3, r2, r3
 8007408:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	b2db      	uxtb	r3, r3
}
 800740e:	4618      	mov	r0, r3
 8007410:	3714      	adds	r7, #20
 8007412:	46bd      	mov	sp, r7
 8007414:	bc80      	pop	{r7}
 8007416:	4770      	bx	lr
 8007418:	38e38e39 	.word	0x38e38e39
 800741c:	51eb851f 	.word	0x51eb851f
 8007420:	24924925 	.word	0x24924925

08007424 <HAL_RTCEx_RTCIRQHandler>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTCEx_RTCIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8007424:	b580      	push	{r7, lr}
 8007426:	b082      	sub	sp, #8
 8007428:	af00      	add	r7, sp, #0
 800742a:	6078      	str	r0, [r7, #4]
  if (__HAL_RTC_SECOND_GET_IT_SOURCE(hrtc, RTC_IT_SEC))
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	f003 0301 	and.w	r3, r3, #1
 8007436:	2b00      	cmp	r3, #0
 8007438:	d027      	beq.n	800748a <HAL_RTCEx_RTCIRQHandler+0x66>
  {
    /* Get the status of the Interrupt */
    if (__HAL_RTC_SECOND_GET_FLAG(hrtc, RTC_FLAG_SEC))
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	685b      	ldr	r3, [r3, #4]
 8007440:	f003 0301 	and.w	r3, r3, #1
 8007444:	2b00      	cmp	r3, #0
 8007446:	d020      	beq.n	800748a <HAL_RTCEx_RTCIRQHandler+0x66>
    {
      /* Check if Overrun occurred */
      if (__HAL_RTC_SECOND_GET_FLAG(hrtc, RTC_FLAG_OW))
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	685b      	ldr	r3, [r3, #4]
 800744e:	f003 0304 	and.w	r3, r3, #4
 8007452:	2b00      	cmp	r3, #0
 8007454:	d00b      	beq.n	800746e <HAL_RTCEx_RTCIRQHandler+0x4a>
      {
        /* Second error callback */
        HAL_RTCEx_RTCEventErrorCallback(hrtc);
 8007456:	6878      	ldr	r0, [r7, #4]
 8007458:	f000 f81b 	bl	8007492 <HAL_RTCEx_RTCEventErrorCallback>

        /* Clear flag Second */
        __HAL_RTC_OVERFLOW_CLEAR_FLAG(hrtc, RTC_FLAG_OW);
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	f06f 0204 	mvn.w	r2, #4
 8007464:	605a      	str	r2, [r3, #4]

        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	2204      	movs	r2, #4
 800746a:	745a      	strb	r2, [r3, #17]
 800746c:	e005      	b.n	800747a <HAL_RTCEx_RTCIRQHandler+0x56>
      }
      else
      {
        /* Second callback */
        HAL_RTCEx_RTCEventCallback(hrtc);
 800746e:	6878      	ldr	r0, [r7, #4]
 8007470:	f001 fa36 	bl	80088e0 <HAL_RTCEx_RTCEventCallback>

        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_READY;
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	2201      	movs	r2, #1
 8007478:	745a      	strb	r2, [r3, #17]
      }

      /* Clear flag Second */
      __HAL_RTC_SECOND_CLEAR_FLAG(hrtc, RTC_FLAG_SEC);
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	685a      	ldr	r2, [r3, #4]
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	f022 0201 	bic.w	r2, r2, #1
 8007488:	605a      	str	r2, [r3, #4]
    }
  }
}
 800748a:	bf00      	nop
 800748c:	3708      	adds	r7, #8
 800748e:	46bd      	mov	sp, r7
 8007490:	bd80      	pop	{r7, pc}

08007492 <HAL_RTCEx_RTCEventErrorCallback>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_RTCEventErrorCallback(RTC_HandleTypeDef *hrtc)
{
 8007492:	b480      	push	{r7}
 8007494:	b083      	sub	sp, #12
 8007496:	af00      	add	r7, sp, #0
 8007498:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTCEx_RTCEventErrorCallback could be implemented in the user file
   */
}
 800749a:	bf00      	nop
 800749c:	370c      	adds	r7, #12
 800749e:	46bd      	mov	sp, r7
 80074a0:	bc80      	pop	{r7}
 80074a2:	4770      	bx	lr

080074a4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80074a4:	b580      	push	{r7, lr}
 80074a6:	b082      	sub	sp, #8
 80074a8:	af00      	add	r7, sp, #0
 80074aa:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d101      	bne.n	80074b6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80074b2:	2301      	movs	r3, #1
 80074b4:	e076      	b.n	80075a4 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d108      	bne.n	80074d0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	685b      	ldr	r3, [r3, #4]
 80074c2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80074c6:	d009      	beq.n	80074dc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	2200      	movs	r2, #0
 80074cc:	61da      	str	r2, [r3, #28]
 80074ce:	e005      	b.n	80074dc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	2200      	movs	r2, #0
 80074d4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	2200      	movs	r2, #0
 80074da:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	2200      	movs	r2, #0
 80074e0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80074e8:	b2db      	uxtb	r3, r3
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d106      	bne.n	80074fc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	2200      	movs	r2, #0
 80074f2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80074f6:	6878      	ldr	r0, [r7, #4]
 80074f8:	f7fa fa46 	bl	8001988 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	2202      	movs	r2, #2
 8007500:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	681a      	ldr	r2, [r3, #0]
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007512:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	685b      	ldr	r3, [r3, #4]
 8007518:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	689b      	ldr	r3, [r3, #8]
 8007520:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007524:	431a      	orrs	r2, r3
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	68db      	ldr	r3, [r3, #12]
 800752a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800752e:	431a      	orrs	r2, r3
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	691b      	ldr	r3, [r3, #16]
 8007534:	f003 0302 	and.w	r3, r3, #2
 8007538:	431a      	orrs	r2, r3
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	695b      	ldr	r3, [r3, #20]
 800753e:	f003 0301 	and.w	r3, r3, #1
 8007542:	431a      	orrs	r2, r3
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	699b      	ldr	r3, [r3, #24]
 8007548:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800754c:	431a      	orrs	r2, r3
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	69db      	ldr	r3, [r3, #28]
 8007552:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007556:	431a      	orrs	r2, r3
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	6a1b      	ldr	r3, [r3, #32]
 800755c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007560:	ea42 0103 	orr.w	r1, r2, r3
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007568:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	430a      	orrs	r2, r1
 8007572:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	699b      	ldr	r3, [r3, #24]
 8007578:	0c1a      	lsrs	r2, r3, #16
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	f002 0204 	and.w	r2, r2, #4
 8007582:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	69da      	ldr	r2, [r3, #28]
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007592:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	2200      	movs	r2, #0
 8007598:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	2201      	movs	r2, #1
 800759e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80075a2:	2300      	movs	r3, #0
}
 80075a4:	4618      	mov	r0, r3
 80075a6:	3708      	adds	r7, #8
 80075a8:	46bd      	mov	sp, r7
 80075aa:	bd80      	pop	{r7, pc}

080075ac <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80075ac:	b580      	push	{r7, lr}
 80075ae:	b088      	sub	sp, #32
 80075b0:	af00      	add	r7, sp, #0
 80075b2:	60f8      	str	r0, [r7, #12]
 80075b4:	60b9      	str	r1, [r7, #8]
 80075b6:	603b      	str	r3, [r7, #0]
 80075b8:	4613      	mov	r3, r2
 80075ba:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80075bc:	f7fa fb72 	bl	8001ca4 <HAL_GetTick>
 80075c0:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80075c2:	88fb      	ldrh	r3, [r7, #6]
 80075c4:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80075cc:	b2db      	uxtb	r3, r3
 80075ce:	2b01      	cmp	r3, #1
 80075d0:	d001      	beq.n	80075d6 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80075d2:	2302      	movs	r3, #2
 80075d4:	e12a      	b.n	800782c <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80075d6:	68bb      	ldr	r3, [r7, #8]
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d002      	beq.n	80075e2 <HAL_SPI_Transmit+0x36>
 80075dc:	88fb      	ldrh	r3, [r7, #6]
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d101      	bne.n	80075e6 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80075e2:	2301      	movs	r3, #1
 80075e4:	e122      	b.n	800782c <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80075ec:	2b01      	cmp	r3, #1
 80075ee:	d101      	bne.n	80075f4 <HAL_SPI_Transmit+0x48>
 80075f0:	2302      	movs	r3, #2
 80075f2:	e11b      	b.n	800782c <HAL_SPI_Transmit+0x280>
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	2201      	movs	r2, #1
 80075f8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	2203      	movs	r2, #3
 8007600:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	2200      	movs	r2, #0
 8007608:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	68ba      	ldr	r2, [r7, #8]
 800760e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	88fa      	ldrh	r2, [r7, #6]
 8007614:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	88fa      	ldrh	r2, [r7, #6]
 800761a:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	2200      	movs	r2, #0
 8007620:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	2200      	movs	r2, #0
 8007626:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	2200      	movs	r2, #0
 800762c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	2200      	movs	r2, #0
 8007632:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	2200      	movs	r2, #0
 8007638:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	689b      	ldr	r3, [r3, #8]
 800763e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007642:	d10f      	bne.n	8007664 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	681a      	ldr	r2, [r3, #0]
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007652:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	681a      	ldr	r2, [r3, #0]
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007662:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800766e:	2b40      	cmp	r3, #64	@ 0x40
 8007670:	d007      	beq.n	8007682 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	681a      	ldr	r2, [r3, #0]
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007680:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	68db      	ldr	r3, [r3, #12]
 8007686:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800768a:	d152      	bne.n	8007732 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	685b      	ldr	r3, [r3, #4]
 8007690:	2b00      	cmp	r3, #0
 8007692:	d002      	beq.n	800769a <HAL_SPI_Transmit+0xee>
 8007694:	8b7b      	ldrh	r3, [r7, #26]
 8007696:	2b01      	cmp	r3, #1
 8007698:	d145      	bne.n	8007726 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800769e:	881a      	ldrh	r2, [r3, #0]
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076aa:	1c9a      	adds	r2, r3, #2
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80076b4:	b29b      	uxth	r3, r3
 80076b6:	3b01      	subs	r3, #1
 80076b8:	b29a      	uxth	r2, r3
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80076be:	e032      	b.n	8007726 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	689b      	ldr	r3, [r3, #8]
 80076c6:	f003 0302 	and.w	r3, r3, #2
 80076ca:	2b02      	cmp	r3, #2
 80076cc:	d112      	bne.n	80076f4 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076d2:	881a      	ldrh	r2, [r3, #0]
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076de:	1c9a      	adds	r2, r3, #2
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80076e8:	b29b      	uxth	r3, r3
 80076ea:	3b01      	subs	r3, #1
 80076ec:	b29a      	uxth	r2, r3
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	86da      	strh	r2, [r3, #54]	@ 0x36
 80076f2:	e018      	b.n	8007726 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80076f4:	f7fa fad6 	bl	8001ca4 <HAL_GetTick>
 80076f8:	4602      	mov	r2, r0
 80076fa:	69fb      	ldr	r3, [r7, #28]
 80076fc:	1ad3      	subs	r3, r2, r3
 80076fe:	683a      	ldr	r2, [r7, #0]
 8007700:	429a      	cmp	r2, r3
 8007702:	d803      	bhi.n	800770c <HAL_SPI_Transmit+0x160>
 8007704:	683b      	ldr	r3, [r7, #0]
 8007706:	f1b3 3fff 	cmp.w	r3, #4294967295
 800770a:	d102      	bne.n	8007712 <HAL_SPI_Transmit+0x166>
 800770c:	683b      	ldr	r3, [r7, #0]
 800770e:	2b00      	cmp	r3, #0
 8007710:	d109      	bne.n	8007726 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	2201      	movs	r2, #1
 8007716:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	2200      	movs	r2, #0
 800771e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8007722:	2303      	movs	r3, #3
 8007724:	e082      	b.n	800782c <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800772a:	b29b      	uxth	r3, r3
 800772c:	2b00      	cmp	r3, #0
 800772e:	d1c7      	bne.n	80076c0 <HAL_SPI_Transmit+0x114>
 8007730:	e053      	b.n	80077da <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	685b      	ldr	r3, [r3, #4]
 8007736:	2b00      	cmp	r3, #0
 8007738:	d002      	beq.n	8007740 <HAL_SPI_Transmit+0x194>
 800773a:	8b7b      	ldrh	r3, [r7, #26]
 800773c:	2b01      	cmp	r3, #1
 800773e:	d147      	bne.n	80077d0 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	330c      	adds	r3, #12
 800774a:	7812      	ldrb	r2, [r2, #0]
 800774c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007752:	1c5a      	adds	r2, r3, #1
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800775c:	b29b      	uxth	r3, r3
 800775e:	3b01      	subs	r3, #1
 8007760:	b29a      	uxth	r2, r3
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8007766:	e033      	b.n	80077d0 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	689b      	ldr	r3, [r3, #8]
 800776e:	f003 0302 	and.w	r3, r3, #2
 8007772:	2b02      	cmp	r3, #2
 8007774:	d113      	bne.n	800779e <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	330c      	adds	r3, #12
 8007780:	7812      	ldrb	r2, [r2, #0]
 8007782:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007788:	1c5a      	adds	r2, r3, #1
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007792:	b29b      	uxth	r3, r3
 8007794:	3b01      	subs	r3, #1
 8007796:	b29a      	uxth	r2, r3
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	86da      	strh	r2, [r3, #54]	@ 0x36
 800779c:	e018      	b.n	80077d0 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800779e:	f7fa fa81 	bl	8001ca4 <HAL_GetTick>
 80077a2:	4602      	mov	r2, r0
 80077a4:	69fb      	ldr	r3, [r7, #28]
 80077a6:	1ad3      	subs	r3, r2, r3
 80077a8:	683a      	ldr	r2, [r7, #0]
 80077aa:	429a      	cmp	r2, r3
 80077ac:	d803      	bhi.n	80077b6 <HAL_SPI_Transmit+0x20a>
 80077ae:	683b      	ldr	r3, [r7, #0]
 80077b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077b4:	d102      	bne.n	80077bc <HAL_SPI_Transmit+0x210>
 80077b6:	683b      	ldr	r3, [r7, #0]
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d109      	bne.n	80077d0 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	2201      	movs	r2, #1
 80077c0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	2200      	movs	r2, #0
 80077c8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80077cc:	2303      	movs	r3, #3
 80077ce:	e02d      	b.n	800782c <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80077d4:	b29b      	uxth	r3, r3
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d1c6      	bne.n	8007768 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80077da:	69fa      	ldr	r2, [r7, #28]
 80077dc:	6839      	ldr	r1, [r7, #0]
 80077de:	68f8      	ldr	r0, [r7, #12]
 80077e0:	f000 fcc0 	bl	8008164 <SPI_EndRxTxTransaction>
 80077e4:	4603      	mov	r3, r0
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d002      	beq.n	80077f0 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	2220      	movs	r2, #32
 80077ee:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	689b      	ldr	r3, [r3, #8]
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d10a      	bne.n	800780e <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80077f8:	2300      	movs	r3, #0
 80077fa:	617b      	str	r3, [r7, #20]
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	68db      	ldr	r3, [r3, #12]
 8007802:	617b      	str	r3, [r7, #20]
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	689b      	ldr	r3, [r3, #8]
 800780a:	617b      	str	r3, [r7, #20]
 800780c:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	2201      	movs	r2, #1
 8007812:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	2200      	movs	r2, #0
 800781a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007822:	2b00      	cmp	r3, #0
 8007824:	d001      	beq.n	800782a <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8007826:	2301      	movs	r3, #1
 8007828:	e000      	b.n	800782c <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800782a:	2300      	movs	r3, #0
  }
}
 800782c:	4618      	mov	r0, r3
 800782e:	3720      	adds	r7, #32
 8007830:	46bd      	mov	sp, r7
 8007832:	bd80      	pop	{r7, pc}

08007834 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007834:	b580      	push	{r7, lr}
 8007836:	b088      	sub	sp, #32
 8007838:	af02      	add	r7, sp, #8
 800783a:	60f8      	str	r0, [r7, #12]
 800783c:	60b9      	str	r1, [r7, #8]
 800783e:	603b      	str	r3, [r7, #0]
 8007840:	4613      	mov	r3, r2
 8007842:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800784a:	b2db      	uxtb	r3, r3
 800784c:	2b01      	cmp	r3, #1
 800784e:	d001      	beq.n	8007854 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8007850:	2302      	movs	r3, #2
 8007852:	e104      	b.n	8007a5e <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	685b      	ldr	r3, [r3, #4]
 8007858:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800785c:	d112      	bne.n	8007884 <HAL_SPI_Receive+0x50>
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	689b      	ldr	r3, [r3, #8]
 8007862:	2b00      	cmp	r3, #0
 8007864:	d10e      	bne.n	8007884 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	2204      	movs	r2, #4
 800786a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800786e:	88fa      	ldrh	r2, [r7, #6]
 8007870:	683b      	ldr	r3, [r7, #0]
 8007872:	9300      	str	r3, [sp, #0]
 8007874:	4613      	mov	r3, r2
 8007876:	68ba      	ldr	r2, [r7, #8]
 8007878:	68b9      	ldr	r1, [r7, #8]
 800787a:	68f8      	ldr	r0, [r7, #12]
 800787c:	f000 f8f3 	bl	8007a66 <HAL_SPI_TransmitReceive>
 8007880:	4603      	mov	r3, r0
 8007882:	e0ec      	b.n	8007a5e <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007884:	f7fa fa0e 	bl	8001ca4 <HAL_GetTick>
 8007888:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 800788a:	68bb      	ldr	r3, [r7, #8]
 800788c:	2b00      	cmp	r3, #0
 800788e:	d002      	beq.n	8007896 <HAL_SPI_Receive+0x62>
 8007890:	88fb      	ldrh	r3, [r7, #6]
 8007892:	2b00      	cmp	r3, #0
 8007894:	d101      	bne.n	800789a <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8007896:	2301      	movs	r3, #1
 8007898:	e0e1      	b.n	8007a5e <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80078a0:	2b01      	cmp	r3, #1
 80078a2:	d101      	bne.n	80078a8 <HAL_SPI_Receive+0x74>
 80078a4:	2302      	movs	r3, #2
 80078a6:	e0da      	b.n	8007a5e <HAL_SPI_Receive+0x22a>
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	2201      	movs	r2, #1
 80078ac:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	2204      	movs	r2, #4
 80078b4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	2200      	movs	r2, #0
 80078bc:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	68ba      	ldr	r2, [r7, #8]
 80078c2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	88fa      	ldrh	r2, [r7, #6]
 80078c8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	88fa      	ldrh	r2, [r7, #6]
 80078ce:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	2200      	movs	r2, #0
 80078d4:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	2200      	movs	r2, #0
 80078da:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	2200      	movs	r2, #0
 80078e0:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	2200      	movs	r2, #0
 80078e6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	2200      	movs	r2, #0
 80078ec:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	689b      	ldr	r3, [r3, #8]
 80078f2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80078f6:	d10f      	bne.n	8007918 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	681a      	ldr	r2, [r3, #0]
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007906:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	681a      	ldr	r2, [r3, #0]
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007916:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007922:	2b40      	cmp	r3, #64	@ 0x40
 8007924:	d007      	beq.n	8007936 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	681a      	ldr	r2, [r3, #0]
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007934:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	68db      	ldr	r3, [r3, #12]
 800793a:	2b00      	cmp	r3, #0
 800793c:	d170      	bne.n	8007a20 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800793e:	e035      	b.n	80079ac <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	689b      	ldr	r3, [r3, #8]
 8007946:	f003 0301 	and.w	r3, r3, #1
 800794a:	2b01      	cmp	r3, #1
 800794c:	d115      	bne.n	800797a <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	f103 020c 	add.w	r2, r3, #12
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800795a:	7812      	ldrb	r2, [r2, #0]
 800795c:	b2d2      	uxtb	r2, r2
 800795e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007964:	1c5a      	adds	r2, r3, #1
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800796e:	b29b      	uxth	r3, r3
 8007970:	3b01      	subs	r3, #1
 8007972:	b29a      	uxth	r2, r3
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007978:	e018      	b.n	80079ac <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800797a:	f7fa f993 	bl	8001ca4 <HAL_GetTick>
 800797e:	4602      	mov	r2, r0
 8007980:	697b      	ldr	r3, [r7, #20]
 8007982:	1ad3      	subs	r3, r2, r3
 8007984:	683a      	ldr	r2, [r7, #0]
 8007986:	429a      	cmp	r2, r3
 8007988:	d803      	bhi.n	8007992 <HAL_SPI_Receive+0x15e>
 800798a:	683b      	ldr	r3, [r7, #0]
 800798c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007990:	d102      	bne.n	8007998 <HAL_SPI_Receive+0x164>
 8007992:	683b      	ldr	r3, [r7, #0]
 8007994:	2b00      	cmp	r3, #0
 8007996:	d109      	bne.n	80079ac <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	2201      	movs	r2, #1
 800799c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	2200      	movs	r2, #0
 80079a4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80079a8:	2303      	movs	r3, #3
 80079aa:	e058      	b.n	8007a5e <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80079b0:	b29b      	uxth	r3, r3
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d1c4      	bne.n	8007940 <HAL_SPI_Receive+0x10c>
 80079b6:	e038      	b.n	8007a2a <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	689b      	ldr	r3, [r3, #8]
 80079be:	f003 0301 	and.w	r3, r3, #1
 80079c2:	2b01      	cmp	r3, #1
 80079c4:	d113      	bne.n	80079ee <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	68da      	ldr	r2, [r3, #12]
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079d0:	b292      	uxth	r2, r2
 80079d2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079d8:	1c9a      	adds	r2, r3, #2
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80079e2:	b29b      	uxth	r3, r3
 80079e4:	3b01      	subs	r3, #1
 80079e6:	b29a      	uxth	r2, r3
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80079ec:	e018      	b.n	8007a20 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80079ee:	f7fa f959 	bl	8001ca4 <HAL_GetTick>
 80079f2:	4602      	mov	r2, r0
 80079f4:	697b      	ldr	r3, [r7, #20]
 80079f6:	1ad3      	subs	r3, r2, r3
 80079f8:	683a      	ldr	r2, [r7, #0]
 80079fa:	429a      	cmp	r2, r3
 80079fc:	d803      	bhi.n	8007a06 <HAL_SPI_Receive+0x1d2>
 80079fe:	683b      	ldr	r3, [r7, #0]
 8007a00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a04:	d102      	bne.n	8007a0c <HAL_SPI_Receive+0x1d8>
 8007a06:	683b      	ldr	r3, [r7, #0]
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d109      	bne.n	8007a20 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	2201      	movs	r2, #1
 8007a10:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	2200      	movs	r2, #0
 8007a18:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8007a1c:	2303      	movs	r3, #3
 8007a1e:	e01e      	b.n	8007a5e <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007a24:	b29b      	uxth	r3, r3
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d1c6      	bne.n	80079b8 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007a2a:	697a      	ldr	r2, [r7, #20]
 8007a2c:	6839      	ldr	r1, [r7, #0]
 8007a2e:	68f8      	ldr	r0, [r7, #12]
 8007a30:	f000 fb46 	bl	80080c0 <SPI_EndRxTransaction>
 8007a34:	4603      	mov	r3, r0
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d002      	beq.n	8007a40 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	2220      	movs	r2, #32
 8007a3e:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	2201      	movs	r2, #1
 8007a44:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	2200      	movs	r2, #0
 8007a4c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d001      	beq.n	8007a5c <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8007a58:	2301      	movs	r3, #1
 8007a5a:	e000      	b.n	8007a5e <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8007a5c:	2300      	movs	r3, #0
  }
}
 8007a5e:	4618      	mov	r0, r3
 8007a60:	3718      	adds	r7, #24
 8007a62:	46bd      	mov	sp, r7
 8007a64:	bd80      	pop	{r7, pc}

08007a66 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8007a66:	b580      	push	{r7, lr}
 8007a68:	b08a      	sub	sp, #40	@ 0x28
 8007a6a:	af00      	add	r7, sp, #0
 8007a6c:	60f8      	str	r0, [r7, #12]
 8007a6e:	60b9      	str	r1, [r7, #8]
 8007a70:	607a      	str	r2, [r7, #4]
 8007a72:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007a74:	2301      	movs	r3, #1
 8007a76:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007a78:	f7fa f914 	bl	8001ca4 <HAL_GetTick>
 8007a7c:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007a84:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	685b      	ldr	r3, [r3, #4]
 8007a8a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8007a8c:	887b      	ldrh	r3, [r7, #2]
 8007a8e:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007a90:	7ffb      	ldrb	r3, [r7, #31]
 8007a92:	2b01      	cmp	r3, #1
 8007a94:	d00c      	beq.n	8007ab0 <HAL_SPI_TransmitReceive+0x4a>
 8007a96:	69bb      	ldr	r3, [r7, #24]
 8007a98:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007a9c:	d106      	bne.n	8007aac <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	689b      	ldr	r3, [r3, #8]
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d102      	bne.n	8007aac <HAL_SPI_TransmitReceive+0x46>
 8007aa6:	7ffb      	ldrb	r3, [r7, #31]
 8007aa8:	2b04      	cmp	r3, #4
 8007aaa:	d001      	beq.n	8007ab0 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8007aac:	2302      	movs	r3, #2
 8007aae:	e17f      	b.n	8007db0 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007ab0:	68bb      	ldr	r3, [r7, #8]
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d005      	beq.n	8007ac2 <HAL_SPI_TransmitReceive+0x5c>
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d002      	beq.n	8007ac2 <HAL_SPI_TransmitReceive+0x5c>
 8007abc:	887b      	ldrh	r3, [r7, #2]
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d101      	bne.n	8007ac6 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8007ac2:	2301      	movs	r3, #1
 8007ac4:	e174      	b.n	8007db0 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007acc:	2b01      	cmp	r3, #1
 8007ace:	d101      	bne.n	8007ad4 <HAL_SPI_TransmitReceive+0x6e>
 8007ad0:	2302      	movs	r3, #2
 8007ad2:	e16d      	b.n	8007db0 <HAL_SPI_TransmitReceive+0x34a>
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	2201      	movs	r2, #1
 8007ad8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007ae2:	b2db      	uxtb	r3, r3
 8007ae4:	2b04      	cmp	r3, #4
 8007ae6:	d003      	beq.n	8007af0 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	2205      	movs	r2, #5
 8007aec:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	2200      	movs	r2, #0
 8007af4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	687a      	ldr	r2, [r7, #4]
 8007afa:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	887a      	ldrh	r2, [r7, #2]
 8007b00:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	887a      	ldrh	r2, [r7, #2]
 8007b06:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	68ba      	ldr	r2, [r7, #8]
 8007b0c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	887a      	ldrh	r2, [r7, #2]
 8007b12:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	887a      	ldrh	r2, [r7, #2]
 8007b18:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	2200      	movs	r2, #0
 8007b1e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	2200      	movs	r2, #0
 8007b24:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b30:	2b40      	cmp	r3, #64	@ 0x40
 8007b32:	d007      	beq.n	8007b44 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	681a      	ldr	r2, [r3, #0]
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007b42:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	68db      	ldr	r3, [r3, #12]
 8007b48:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007b4c:	d17e      	bne.n	8007c4c <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	685b      	ldr	r3, [r3, #4]
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d002      	beq.n	8007b5c <HAL_SPI_TransmitReceive+0xf6>
 8007b56:	8afb      	ldrh	r3, [r7, #22]
 8007b58:	2b01      	cmp	r3, #1
 8007b5a:	d16c      	bne.n	8007c36 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b60:	881a      	ldrh	r2, [r3, #0]
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b6c:	1c9a      	adds	r2, r3, #2
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007b76:	b29b      	uxth	r3, r3
 8007b78:	3b01      	subs	r3, #1
 8007b7a:	b29a      	uxth	r2, r3
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007b80:	e059      	b.n	8007c36 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	689b      	ldr	r3, [r3, #8]
 8007b88:	f003 0302 	and.w	r3, r3, #2
 8007b8c:	2b02      	cmp	r3, #2
 8007b8e:	d11b      	bne.n	8007bc8 <HAL_SPI_TransmitReceive+0x162>
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007b94:	b29b      	uxth	r3, r3
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d016      	beq.n	8007bc8 <HAL_SPI_TransmitReceive+0x162>
 8007b9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b9c:	2b01      	cmp	r3, #1
 8007b9e:	d113      	bne.n	8007bc8 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ba4:	881a      	ldrh	r2, [r3, #0]
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007bb0:	1c9a      	adds	r2, r3, #2
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007bba:	b29b      	uxth	r3, r3
 8007bbc:	3b01      	subs	r3, #1
 8007bbe:	b29a      	uxth	r2, r3
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007bc4:	2300      	movs	r3, #0
 8007bc6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	689b      	ldr	r3, [r3, #8]
 8007bce:	f003 0301 	and.w	r3, r3, #1
 8007bd2:	2b01      	cmp	r3, #1
 8007bd4:	d119      	bne.n	8007c0a <HAL_SPI_TransmitReceive+0x1a4>
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007bda:	b29b      	uxth	r3, r3
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d014      	beq.n	8007c0a <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	68da      	ldr	r2, [r3, #12]
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007bea:	b292      	uxth	r2, r2
 8007bec:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007bf2:	1c9a      	adds	r2, r3, #2
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007bfc:	b29b      	uxth	r3, r3
 8007bfe:	3b01      	subs	r3, #1
 8007c00:	b29a      	uxth	r2, r3
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007c06:	2301      	movs	r3, #1
 8007c08:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007c0a:	f7fa f84b 	bl	8001ca4 <HAL_GetTick>
 8007c0e:	4602      	mov	r2, r0
 8007c10:	6a3b      	ldr	r3, [r7, #32]
 8007c12:	1ad3      	subs	r3, r2, r3
 8007c14:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007c16:	429a      	cmp	r2, r3
 8007c18:	d80d      	bhi.n	8007c36 <HAL_SPI_TransmitReceive+0x1d0>
 8007c1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c20:	d009      	beq.n	8007c36 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	2201      	movs	r2, #1
 8007c26:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	2200      	movs	r2, #0
 8007c2e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8007c32:	2303      	movs	r3, #3
 8007c34:	e0bc      	b.n	8007db0 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007c3a:	b29b      	uxth	r3, r3
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d1a0      	bne.n	8007b82 <HAL_SPI_TransmitReceive+0x11c>
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007c44:	b29b      	uxth	r3, r3
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d19b      	bne.n	8007b82 <HAL_SPI_TransmitReceive+0x11c>
 8007c4a:	e082      	b.n	8007d52 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	685b      	ldr	r3, [r3, #4]
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d002      	beq.n	8007c5a <HAL_SPI_TransmitReceive+0x1f4>
 8007c54:	8afb      	ldrh	r3, [r7, #22]
 8007c56:	2b01      	cmp	r3, #1
 8007c58:	d171      	bne.n	8007d3e <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	330c      	adds	r3, #12
 8007c64:	7812      	ldrb	r2, [r2, #0]
 8007c66:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c6c:	1c5a      	adds	r2, r3, #1
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007c76:	b29b      	uxth	r3, r3
 8007c78:	3b01      	subs	r3, #1
 8007c7a:	b29a      	uxth	r2, r3
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007c80:	e05d      	b.n	8007d3e <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	689b      	ldr	r3, [r3, #8]
 8007c88:	f003 0302 	and.w	r3, r3, #2
 8007c8c:	2b02      	cmp	r3, #2
 8007c8e:	d11c      	bne.n	8007cca <HAL_SPI_TransmitReceive+0x264>
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007c94:	b29b      	uxth	r3, r3
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d017      	beq.n	8007cca <HAL_SPI_TransmitReceive+0x264>
 8007c9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c9c:	2b01      	cmp	r3, #1
 8007c9e:	d114      	bne.n	8007cca <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	330c      	adds	r3, #12
 8007caa:	7812      	ldrb	r2, [r2, #0]
 8007cac:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007cb2:	1c5a      	adds	r2, r3, #1
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007cbc:	b29b      	uxth	r3, r3
 8007cbe:	3b01      	subs	r3, #1
 8007cc0:	b29a      	uxth	r2, r3
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007cc6:	2300      	movs	r3, #0
 8007cc8:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	689b      	ldr	r3, [r3, #8]
 8007cd0:	f003 0301 	and.w	r3, r3, #1
 8007cd4:	2b01      	cmp	r3, #1
 8007cd6:	d119      	bne.n	8007d0c <HAL_SPI_TransmitReceive+0x2a6>
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007cdc:	b29b      	uxth	r3, r3
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d014      	beq.n	8007d0c <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	68da      	ldr	r2, [r3, #12]
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cec:	b2d2      	uxtb	r2, r2
 8007cee:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cf4:	1c5a      	adds	r2, r3, #1
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007cfe:	b29b      	uxth	r3, r3
 8007d00:	3b01      	subs	r3, #1
 8007d02:	b29a      	uxth	r2, r3
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007d08:	2301      	movs	r3, #1
 8007d0a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007d0c:	f7f9 ffca 	bl	8001ca4 <HAL_GetTick>
 8007d10:	4602      	mov	r2, r0
 8007d12:	6a3b      	ldr	r3, [r7, #32]
 8007d14:	1ad3      	subs	r3, r2, r3
 8007d16:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007d18:	429a      	cmp	r2, r3
 8007d1a:	d803      	bhi.n	8007d24 <HAL_SPI_TransmitReceive+0x2be>
 8007d1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d22:	d102      	bne.n	8007d2a <HAL_SPI_TransmitReceive+0x2c4>
 8007d24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d109      	bne.n	8007d3e <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	2201      	movs	r2, #1
 8007d2e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	2200      	movs	r2, #0
 8007d36:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8007d3a:	2303      	movs	r3, #3
 8007d3c:	e038      	b.n	8007db0 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007d42:	b29b      	uxth	r3, r3
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d19c      	bne.n	8007c82 <HAL_SPI_TransmitReceive+0x21c>
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007d4c:	b29b      	uxth	r3, r3
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d197      	bne.n	8007c82 <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007d52:	6a3a      	ldr	r2, [r7, #32]
 8007d54:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007d56:	68f8      	ldr	r0, [r7, #12]
 8007d58:	f000 fa04 	bl	8008164 <SPI_EndRxTxTransaction>
 8007d5c:	4603      	mov	r3, r0
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d008      	beq.n	8007d74 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	2220      	movs	r2, #32
 8007d66:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	2200      	movs	r2, #0
 8007d6c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8007d70:	2301      	movs	r3, #1
 8007d72:	e01d      	b.n	8007db0 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	689b      	ldr	r3, [r3, #8]
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d10a      	bne.n	8007d92 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007d7c:	2300      	movs	r3, #0
 8007d7e:	613b      	str	r3, [r7, #16]
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	68db      	ldr	r3, [r3, #12]
 8007d86:	613b      	str	r3, [r7, #16]
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	689b      	ldr	r3, [r3, #8]
 8007d8e:	613b      	str	r3, [r7, #16]
 8007d90:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	2201      	movs	r2, #1
 8007d96:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	2200      	movs	r2, #0
 8007d9e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d001      	beq.n	8007dae <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8007daa:	2301      	movs	r3, #1
 8007dac:	e000      	b.n	8007db0 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8007dae:	2300      	movs	r3, #0
  }
}
 8007db0:	4618      	mov	r0, r3
 8007db2:	3728      	adds	r7, #40	@ 0x28
 8007db4:	46bd      	mov	sp, r7
 8007db6:	bd80      	pop	{r7, pc}

08007db8 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8007db8:	b580      	push	{r7, lr}
 8007dba:	b088      	sub	sp, #32
 8007dbc:	af00      	add	r7, sp, #0
 8007dbe:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	685b      	ldr	r3, [r3, #4]
 8007dc6:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	689b      	ldr	r3, [r3, #8]
 8007dce:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8007dd0:	69bb      	ldr	r3, [r7, #24]
 8007dd2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d10e      	bne.n	8007df8 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8007dda:	69bb      	ldr	r3, [r7, #24]
 8007ddc:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d009      	beq.n	8007df8 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8007de4:	69fb      	ldr	r3, [r7, #28]
 8007de6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d004      	beq.n	8007df8 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007df2:	6878      	ldr	r0, [r7, #4]
 8007df4:	4798      	blx	r3
    return;
 8007df6:	e0b7      	b.n	8007f68 <HAL_SPI_IRQHandler+0x1b0>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8007df8:	69bb      	ldr	r3, [r7, #24]
 8007dfa:	f003 0302 	and.w	r3, r3, #2
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d009      	beq.n	8007e16 <HAL_SPI_IRQHandler+0x5e>
 8007e02:	69fb      	ldr	r3, [r7, #28]
 8007e04:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d004      	beq.n	8007e16 <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007e10:	6878      	ldr	r0, [r7, #4]
 8007e12:	4798      	blx	r3
    return;
 8007e14:	e0a8      	b.n	8007f68 <HAL_SPI_IRQHandler+0x1b0>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 8007e16:	69bb      	ldr	r3, [r7, #24]
 8007e18:	f003 0320 	and.w	r3, r3, #32
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d105      	bne.n	8007e2c <HAL_SPI_IRQHandler+0x74>
 8007e20:	69bb      	ldr	r3, [r7, #24]
 8007e22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	f000 809e 	beq.w	8007f68 <HAL_SPI_IRQHandler+0x1b0>
      && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8007e2c:	69fb      	ldr	r3, [r7, #28]
 8007e2e:	f003 0320 	and.w	r3, r3, #32
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	f000 8098 	beq.w	8007f68 <HAL_SPI_IRQHandler+0x1b0>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8007e38:	69bb      	ldr	r3, [r7, #24]
 8007e3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d023      	beq.n	8007e8a <HAL_SPI_IRQHandler+0xd2>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007e48:	b2db      	uxtb	r3, r3
 8007e4a:	2b03      	cmp	r3, #3
 8007e4c:	d011      	beq.n	8007e72 <HAL_SPI_IRQHandler+0xba>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e52:	f043 0204 	orr.w	r2, r3, #4
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007e5a:	2300      	movs	r3, #0
 8007e5c:	617b      	str	r3, [r7, #20]
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	68db      	ldr	r3, [r3, #12]
 8007e64:	617b      	str	r3, [r7, #20]
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	689b      	ldr	r3, [r3, #8]
 8007e6c:	617b      	str	r3, [r7, #20]
 8007e6e:	697b      	ldr	r3, [r7, #20]
 8007e70:	e00b      	b.n	8007e8a <HAL_SPI_IRQHandler+0xd2>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007e72:	2300      	movs	r3, #0
 8007e74:	613b      	str	r3, [r7, #16]
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	68db      	ldr	r3, [r3, #12]
 8007e7c:	613b      	str	r3, [r7, #16]
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	689b      	ldr	r3, [r3, #8]
 8007e84:	613b      	str	r3, [r7, #16]
 8007e86:	693b      	ldr	r3, [r7, #16]
        return;
 8007e88:	e06e      	b.n	8007f68 <HAL_SPI_IRQHandler+0x1b0>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8007e8a:	69bb      	ldr	r3, [r7, #24]
 8007e8c:	f003 0320 	and.w	r3, r3, #32
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d014      	beq.n	8007ebe <HAL_SPI_IRQHandler+0x106>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e98:	f043 0201 	orr.w	r2, r3, #1
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8007ea0:	2300      	movs	r3, #0
 8007ea2:	60fb      	str	r3, [r7, #12]
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	689b      	ldr	r3, [r3, #8]
 8007eaa:	60fb      	str	r3, [r7, #12]
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	681a      	ldr	r2, [r3, #0]
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007eba:	601a      	str	r2, [r3, #0]
 8007ebc:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d04f      	beq.n	8007f66 <HAL_SPI_IRQHandler+0x1ae>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	685a      	ldr	r2, [r3, #4]
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007ed4:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	2201      	movs	r2, #1
 8007eda:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8007ede:	69fb      	ldr	r3, [r7, #28]
 8007ee0:	f003 0302 	and.w	r3, r3, #2
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d104      	bne.n	8007ef2 <HAL_SPI_IRQHandler+0x13a>
 8007ee8:	69fb      	ldr	r3, [r7, #28]
 8007eea:	f003 0301 	and.w	r3, r3, #1
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d034      	beq.n	8007f5c <HAL_SPI_IRQHandler+0x1a4>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	685a      	ldr	r2, [r3, #4]
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	f022 0203 	bic.w	r2, r2, #3
 8007f00:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d011      	beq.n	8007f2e <HAL_SPI_IRQHandler+0x176>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007f0e:	4a18      	ldr	r2, [pc, #96]	@ (8007f70 <HAL_SPI_IRQHandler+0x1b8>)
 8007f10:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007f16:	4618      	mov	r0, r3
 8007f18:	f7fa fd5c 	bl	80029d4 <HAL_DMA_Abort_IT>
 8007f1c:	4603      	mov	r3, r0
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d005      	beq.n	8007f2e <HAL_SPI_IRQHandler+0x176>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f26:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d016      	beq.n	8007f64 <HAL_SPI_IRQHandler+0x1ac>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007f3a:	4a0d      	ldr	r2, [pc, #52]	@ (8007f70 <HAL_SPI_IRQHandler+0x1b8>)
 8007f3c:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007f42:	4618      	mov	r0, r3
 8007f44:	f7fa fd46 	bl	80029d4 <HAL_DMA_Abort_IT>
 8007f48:	4603      	mov	r3, r0
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d00a      	beq.n	8007f64 <HAL_SPI_IRQHandler+0x1ac>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f52:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8007f5a:	e003      	b.n	8007f64 <HAL_SPI_IRQHandler+0x1ac>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8007f5c:	6878      	ldr	r0, [r7, #4]
 8007f5e:	f000 f809 	bl	8007f74 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8007f62:	e000      	b.n	8007f66 <HAL_SPI_IRQHandler+0x1ae>
        if (hspi->hdmatx != NULL)
 8007f64:	bf00      	nop
    return;
 8007f66:	bf00      	nop
  }
}
 8007f68:	3720      	adds	r7, #32
 8007f6a:	46bd      	mov	sp, r7
 8007f6c:	bd80      	pop	{r7, pc}
 8007f6e:	bf00      	nop
 8007f70:	08007f87 	.word	0x08007f87

08007f74 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8007f74:	b480      	push	{r7}
 8007f76:	b083      	sub	sp, #12
 8007f78:	af00      	add	r7, sp, #0
 8007f7a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8007f7c:	bf00      	nop
 8007f7e:	370c      	adds	r7, #12
 8007f80:	46bd      	mov	sp, r7
 8007f82:	bc80      	pop	{r7}
 8007f84:	4770      	bx	lr

08007f86 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007f86:	b580      	push	{r7, lr}
 8007f88:	b084      	sub	sp, #16
 8007f8a:	af00      	add	r7, sp, #0
 8007f8c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f92:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	2200      	movs	r2, #0
 8007f98:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	2200      	movs	r2, #0
 8007f9e:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8007fa0:	68f8      	ldr	r0, [r7, #12]
 8007fa2:	f7ff ffe7 	bl	8007f74 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007fa6:	bf00      	nop
 8007fa8:	3710      	adds	r7, #16
 8007faa:	46bd      	mov	sp, r7
 8007fac:	bd80      	pop	{r7, pc}
	...

08007fb0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007fb0:	b580      	push	{r7, lr}
 8007fb2:	b088      	sub	sp, #32
 8007fb4:	af00      	add	r7, sp, #0
 8007fb6:	60f8      	str	r0, [r7, #12]
 8007fb8:	60b9      	str	r1, [r7, #8]
 8007fba:	603b      	str	r3, [r7, #0]
 8007fbc:	4613      	mov	r3, r2
 8007fbe:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007fc0:	f7f9 fe70 	bl	8001ca4 <HAL_GetTick>
 8007fc4:	4602      	mov	r2, r0
 8007fc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fc8:	1a9b      	subs	r3, r3, r2
 8007fca:	683a      	ldr	r2, [r7, #0]
 8007fcc:	4413      	add	r3, r2
 8007fce:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007fd0:	f7f9 fe68 	bl	8001ca4 <HAL_GetTick>
 8007fd4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007fd6:	4b39      	ldr	r3, [pc, #228]	@ (80080bc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	015b      	lsls	r3, r3, #5
 8007fdc:	0d1b      	lsrs	r3, r3, #20
 8007fde:	69fa      	ldr	r2, [r7, #28]
 8007fe0:	fb02 f303 	mul.w	r3, r2, r3
 8007fe4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007fe6:	e054      	b.n	8008092 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007fe8:	683b      	ldr	r3, [r7, #0]
 8007fea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007fee:	d050      	beq.n	8008092 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007ff0:	f7f9 fe58 	bl	8001ca4 <HAL_GetTick>
 8007ff4:	4602      	mov	r2, r0
 8007ff6:	69bb      	ldr	r3, [r7, #24]
 8007ff8:	1ad3      	subs	r3, r2, r3
 8007ffa:	69fa      	ldr	r2, [r7, #28]
 8007ffc:	429a      	cmp	r2, r3
 8007ffe:	d902      	bls.n	8008006 <SPI_WaitFlagStateUntilTimeout+0x56>
 8008000:	69fb      	ldr	r3, [r7, #28]
 8008002:	2b00      	cmp	r3, #0
 8008004:	d13d      	bne.n	8008082 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	685a      	ldr	r2, [r3, #4]
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008014:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	685b      	ldr	r3, [r3, #4]
 800801a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800801e:	d111      	bne.n	8008044 <SPI_WaitFlagStateUntilTimeout+0x94>
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	689b      	ldr	r3, [r3, #8]
 8008024:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008028:	d004      	beq.n	8008034 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	689b      	ldr	r3, [r3, #8]
 800802e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008032:	d107      	bne.n	8008044 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	681a      	ldr	r2, [r3, #0]
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008042:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008048:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800804c:	d10f      	bne.n	800806e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	681a      	ldr	r2, [r3, #0]
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800805c:	601a      	str	r2, [r3, #0]
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	681a      	ldr	r2, [r3, #0]
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800806c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	2201      	movs	r2, #1
 8008072:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	2200      	movs	r2, #0
 800807a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800807e:	2303      	movs	r3, #3
 8008080:	e017      	b.n	80080b2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008082:	697b      	ldr	r3, [r7, #20]
 8008084:	2b00      	cmp	r3, #0
 8008086:	d101      	bne.n	800808c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8008088:	2300      	movs	r3, #0
 800808a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800808c:	697b      	ldr	r3, [r7, #20]
 800808e:	3b01      	subs	r3, #1
 8008090:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	689a      	ldr	r2, [r3, #8]
 8008098:	68bb      	ldr	r3, [r7, #8]
 800809a:	4013      	ands	r3, r2
 800809c:	68ba      	ldr	r2, [r7, #8]
 800809e:	429a      	cmp	r2, r3
 80080a0:	bf0c      	ite	eq
 80080a2:	2301      	moveq	r3, #1
 80080a4:	2300      	movne	r3, #0
 80080a6:	b2db      	uxtb	r3, r3
 80080a8:	461a      	mov	r2, r3
 80080aa:	79fb      	ldrb	r3, [r7, #7]
 80080ac:	429a      	cmp	r2, r3
 80080ae:	d19b      	bne.n	8007fe8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80080b0:	2300      	movs	r3, #0
}
 80080b2:	4618      	mov	r0, r3
 80080b4:	3720      	adds	r7, #32
 80080b6:	46bd      	mov	sp, r7
 80080b8:	bd80      	pop	{r7, pc}
 80080ba:	bf00      	nop
 80080bc:	20000000 	.word	0x20000000

080080c0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80080c0:	b580      	push	{r7, lr}
 80080c2:	b086      	sub	sp, #24
 80080c4:	af02      	add	r7, sp, #8
 80080c6:	60f8      	str	r0, [r7, #12]
 80080c8:	60b9      	str	r1, [r7, #8]
 80080ca:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	685b      	ldr	r3, [r3, #4]
 80080d0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80080d4:	d111      	bne.n	80080fa <SPI_EndRxTransaction+0x3a>
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	689b      	ldr	r3, [r3, #8]
 80080da:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80080de:	d004      	beq.n	80080ea <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	689b      	ldr	r3, [r3, #8]
 80080e4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80080e8:	d107      	bne.n	80080fa <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	681a      	ldr	r2, [r3, #0]
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80080f8:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	685b      	ldr	r3, [r3, #4]
 80080fe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008102:	d117      	bne.n	8008134 <SPI_EndRxTransaction+0x74>
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	689b      	ldr	r3, [r3, #8]
 8008108:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800810c:	d112      	bne.n	8008134 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	9300      	str	r3, [sp, #0]
 8008112:	68bb      	ldr	r3, [r7, #8]
 8008114:	2200      	movs	r2, #0
 8008116:	2101      	movs	r1, #1
 8008118:	68f8      	ldr	r0, [r7, #12]
 800811a:	f7ff ff49 	bl	8007fb0 <SPI_WaitFlagStateUntilTimeout>
 800811e:	4603      	mov	r3, r0
 8008120:	2b00      	cmp	r3, #0
 8008122:	d01a      	beq.n	800815a <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008128:	f043 0220 	orr.w	r2, r3, #32
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8008130:	2303      	movs	r3, #3
 8008132:	e013      	b.n	800815c <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	9300      	str	r3, [sp, #0]
 8008138:	68bb      	ldr	r3, [r7, #8]
 800813a:	2200      	movs	r2, #0
 800813c:	2180      	movs	r1, #128	@ 0x80
 800813e:	68f8      	ldr	r0, [r7, #12]
 8008140:	f7ff ff36 	bl	8007fb0 <SPI_WaitFlagStateUntilTimeout>
 8008144:	4603      	mov	r3, r0
 8008146:	2b00      	cmp	r3, #0
 8008148:	d007      	beq.n	800815a <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800814e:	f043 0220 	orr.w	r2, r3, #32
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8008156:	2303      	movs	r3, #3
 8008158:	e000      	b.n	800815c <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 800815a:	2300      	movs	r3, #0
}
 800815c:	4618      	mov	r0, r3
 800815e:	3710      	adds	r7, #16
 8008160:	46bd      	mov	sp, r7
 8008162:	bd80      	pop	{r7, pc}

08008164 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008164:	b580      	push	{r7, lr}
 8008166:	b086      	sub	sp, #24
 8008168:	af02      	add	r7, sp, #8
 800816a:	60f8      	str	r0, [r7, #12]
 800816c:	60b9      	str	r1, [r7, #8]
 800816e:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	9300      	str	r3, [sp, #0]
 8008174:	68bb      	ldr	r3, [r7, #8]
 8008176:	2201      	movs	r2, #1
 8008178:	2102      	movs	r1, #2
 800817a:	68f8      	ldr	r0, [r7, #12]
 800817c:	f7ff ff18 	bl	8007fb0 <SPI_WaitFlagStateUntilTimeout>
 8008180:	4603      	mov	r3, r0
 8008182:	2b00      	cmp	r3, #0
 8008184:	d007      	beq.n	8008196 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800818a:	f043 0220 	orr.w	r2, r3, #32
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8008192:	2303      	movs	r3, #3
 8008194:	e013      	b.n	80081be <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	9300      	str	r3, [sp, #0]
 800819a:	68bb      	ldr	r3, [r7, #8]
 800819c:	2200      	movs	r2, #0
 800819e:	2180      	movs	r1, #128	@ 0x80
 80081a0:	68f8      	ldr	r0, [r7, #12]
 80081a2:	f7ff ff05 	bl	8007fb0 <SPI_WaitFlagStateUntilTimeout>
 80081a6:	4603      	mov	r3, r0
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d007      	beq.n	80081bc <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80081b0:	f043 0220 	orr.w	r2, r3, #32
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80081b8:	2303      	movs	r3, #3
 80081ba:	e000      	b.n	80081be <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 80081bc:	2300      	movs	r3, #0
}
 80081be:	4618      	mov	r0, r3
 80081c0:	3710      	adds	r7, #16
 80081c2:	46bd      	mov	sp, r7
 80081c4:	bd80      	pop	{r7, pc}
	...

080081c8 <IT_GPIO_Handl>:
*
* - the LoRa radio module. A new command array is generated, taking into account
* the coefficients. A command buffer is generated for transmission.
* Transmission is started.
 */
HAL_StatusTypeDef IT_GPIO_Handl(uint16_t GPIO_Pin){
 80081c8:	b580      	push	{r7, lr}
 80081ca:	b082      	sub	sp, #8
 80081cc:	af00      	add	r7, sp, #0
 80081ce:	4603      	mov	r3, r0
 80081d0:	80fb      	strh	r3, [r7, #6]
	// Interrupt from keyboard.
	if(GPIO_Pin == INT_TCA_Pin){
 80081d2:	88fb      	ldrh	r3, [r7, #6]
 80081d4:	2b20      	cmp	r3, #32
 80081d6:	d10d      	bne.n	80081f4 <IT_GPIO_Handl+0x2c>
		  if(HAL_ERROR != ReadFIFO(&hi2c1)){
 80081d8:	4812      	ldr	r0, [pc, #72]	@ (8008224 <IT_GPIO_Handl+0x5c>)
 80081da:	f000 fe55 	bl	8008e88 <ReadFIFO>
 80081de:	4603      	mov	r3, r0
 80081e0:	2b01      	cmp	r3, #1
 80081e2:	d019      	beq.n	8008218 <IT_GPIO_Handl+0x50>
			#ifdef Palenish_Test
			  // the test function displays the pressed keys on the screen.
			  PrintSymbASCII(MassPressKey);
			#endif

			  PressHandl(MassPressKey, &MenuStructOld);
 80081e4:	4910      	ldr	r1, [pc, #64]	@ (8008228 <IT_GPIO_Handl+0x60>)
 80081e6:	4811      	ldr	r0, [pc, #68]	@ (800822c <IT_GPIO_Handl+0x64>)
 80081e8:	f000 f833 	bl	8008252 <PressHandl>
			  MenuHandl(&MenuStructOld);
 80081ec:	480e      	ldr	r0, [pc, #56]	@ (8008228 <IT_GPIO_Handl+0x60>)
 80081ee:	f000 fb23 	bl	8008838 <MenuHandl>
 80081f2:	e011      	b.n	8008218 <IT_GPIO_Handl+0x50>
		  }
	}
	else{
		// interrupt from LoRa
		if((&MenuStructOld)->PressStart == 1){
 80081f4:	4b0c      	ldr	r3, [pc, #48]	@ (8008228 <IT_GPIO_Handl+0x60>)
 80081f6:	69db      	ldr	r3, [r3, #28]
 80081f8:	2b01      	cmp	r3, #1
 80081fa:	d10d      	bne.n	8008218 <IT_GPIO_Handl+0x50>
			FormArrComm();
 80081fc:	f000 fb9c 	bl	8008938 <FormArrComm>
			TxArrWriteFiFo((uint8_t)FIFOAdrComArr1, ComArr1, NumberCommands);
 8008200:	220b      	movs	r2, #11
 8008202:	490b      	ldr	r1, [pc, #44]	@ (8008230 <IT_GPIO_Handl+0x68>)
 8008204:	2000      	movs	r0, #0
 8008206:	f001 fc7e 	bl	8009b06 <TxArrWriteFiFo>
			StartTxLoRa();
 800820a:	f001 fc4d 	bl	8009aa8 <StartTxLoRa>
			NumberOfPackets ++;
 800820e:	4b09      	ldr	r3, [pc, #36]	@ (8008234 <IT_GPIO_Handl+0x6c>)
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	3301      	adds	r3, #1
 8008214:	4a07      	ldr	r2, [pc, #28]	@ (8008234 <IT_GPIO_Handl+0x6c>)
 8008216:	6013      	str	r3, [r2, #0]
		}

	}
	return HAL_OK;
 8008218:	2300      	movs	r3, #0
}
 800821a:	4618      	mov	r0, r3
 800821c:	3708      	adds	r7, #8
 800821e:	46bd      	mov	sp, r7
 8008220:	bd80      	pop	{r7, pc}
 8008222:	bf00      	nop
 8008224:	20000208 	.word	0x20000208
 8008228:	20000348 	.word	0x20000348
 800822c:	200003c0 	.word	0x200003c0
 8008230:	200003d8 	.word	0x200003d8
 8008234:	200003a0 	.word	0x200003a0

08008238 <HAL_GPIO_EXTI_Callback>:

// Jumps from the GPIO interrupt handler.
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8008238:	b580      	push	{r7, lr}
 800823a:	b082      	sub	sp, #8
 800823c:	af00      	add	r7, sp, #0
 800823e:	4603      	mov	r3, r0
 8008240:	80fb      	strh	r3, [r7, #6]
	IT_GPIO_Handl(GPIO_Pin);
 8008242:	88fb      	ldrh	r3, [r7, #6]
 8008244:	4618      	mov	r0, r3
 8008246:	f7ff ffbf 	bl	80081c8 <IT_GPIO_Handl>
}
 800824a:	bf00      	nop
 800824c:	3708      	adds	r7, #8
 800824e:	46bd      	mov	sp, r7
 8008250:	bd80      	pop	{r7, pc}

08008252 <PressHandl>:
	return HAL_OK;
}
//     .  .  
//  .
//            .
HAL_StatusTypeDef PressHandl(uint8_t *MassPressKey, PositionMenuStruct *MenuStructOld){
 8008252:	b580      	push	{r7, lr}
 8008254:	b084      	sub	sp, #16
 8008256:	af00      	add	r7, sp, #0
 8008258:	6078      	str	r0, [r7, #4]
 800825a:	6039      	str	r1, [r7, #0]
	uint32_t i = 0;
 800825c:	2300      	movs	r3, #0
 800825e:	60fb      	str	r3, [r7, #12]
	//     GPIO
	//     LoRa (DIO0)
	HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
 8008260:	2017      	movs	r0, #23
 8008262:	f7fa fae2 	bl	800282a <HAL_NVIC_DisableIRQ>
	do{
		if(MassPressKey[i]==0){
 8008266:	687a      	ldr	r2, [r7, #4]
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	4413      	add	r3, r2
 800826c:	781b      	ldrb	r3, [r3, #0]
 800826e:	2b00      	cmp	r3, #0
 8008270:	d019      	beq.n	80082a6 <PressHandl+0x54>
			break;
		}
		NewPressState(MassPressKey[i], MenuStructOld);
 8008272:	687a      	ldr	r2, [r7, #4]
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	4413      	add	r3, r2
 8008278:	781b      	ldrb	r3, [r3, #0]
 800827a:	6839      	ldr	r1, [r7, #0]
 800827c:	4618      	mov	r0, r3
 800827e:	f000 f937 	bl	80084f0 <NewPressState>
		if(MenuStructOld->PressStart == 1){
 8008282:	683b      	ldr	r3, [r7, #0]
 8008284:	69db      	ldr	r3, [r3, #28]
 8008286:	2b01      	cmp	r3, #1
 8008288:	d106      	bne.n	8008298 <PressHandl+0x46>
			// if the transmission is running, searches for pressed control keys.
			PressContrKeys(MassPressKey[i]);
 800828a:	687a      	ldr	r2, [r7, #4]
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	4413      	add	r3, r2
 8008290:	781b      	ldrb	r3, [r3, #0]
 8008292:	4618      	mov	r0, r3
 8008294:	f000 f810 	bl	80082b8 <PressContrKeys>
		}
		i++;
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	3301      	adds	r3, #1
 800829c:	60fb      	str	r3, [r7, #12]
	}
	while(i<10);
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	2b09      	cmp	r3, #9
 80082a2:	d9e0      	bls.n	8008266 <PressHandl+0x14>
 80082a4:	e000      	b.n	80082a8 <PressHandl+0x56>
			break;
 80082a6:	bf00      	nop
	HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80082a8:	2017      	movs	r0, #23
 80082aa:	f7fa fab0 	bl	800280e <HAL_NVIC_EnableIRQ>
	return HAL_OK;
 80082ae:	2300      	movs	r3, #0
}
 80082b0:	4618      	mov	r0, r3
 80082b2:	3710      	adds	r7, #16
 80082b4:	46bd      	mov	sp, r7
 80082b6:	bd80      	pop	{r7, pc}

080082b8 <PressContrKeys>:

//         .
void PressContrKeys(uint8_t MassPressKey){
 80082b8:	b480      	push	{r7}
 80082ba:	b083      	sub	sp, #12
 80082bc:	af00      	add	r7, sp, #0
 80082be:	4603      	mov	r3, r0
 80082c0:	71fb      	strb	r3, [r7, #7]
	static int8_t TrimStep = 3;
	switch(MassPressKey){
 80082c2:	79fb      	ldrb	r3, [r7, #7]
 80082c4:	3b81      	subs	r3, #129	@ 0x81
 80082c6:	2b15      	cmp	r3, #21
 80082c8:	f200 80fc 	bhi.w	80084c4 <PressContrKeys+0x20c>
 80082cc:	a201      	add	r2, pc, #4	@ (adr r2, 80082d4 <PressContrKeys+0x1c>)
 80082ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082d2:	bf00      	nop
 80082d4:	0800832d 	.word	0x0800832d
 80082d8:	0800838d 	.word	0x0800838d
 80082dc:	080083eb 	.word	0x080083eb
 80082e0:	080084c5 	.word	0x080084c5
 80082e4:	080084c5 	.word	0x080084c5
 80082e8:	080084c5 	.word	0x080084c5
 80082ec:	08008461 	.word	0x08008461
 80082f0:	080084c5 	.word	0x080084c5
 80082f4:	080084c5 	.word	0x080084c5
 80082f8:	080084c5 	.word	0x080084c5
 80082fc:	0800835b 	.word	0x0800835b
 8008300:	080083bb 	.word	0x080083bb
 8008304:	08008417 	.word	0x08008417
 8008308:	080084c5 	.word	0x080084c5
 800830c:	080084c5 	.word	0x080084c5
 8008310:	080084c5 	.word	0x080084c5
 8008314:	0800847b 	.word	0x0800847b
 8008318:	080084c5 	.word	0x080084c5
 800831c:	080084c5 	.word	0x080084c5
 8008320:	080084c5 	.word	0x080084c5
 8008324:	08008447 	.word	0x08008447
 8008328:	08008495 	.word	0x08008495
	case KEY_STEER_TRIM_P : {
		SteerTrim += TrimStep;
 800832c:	4b68      	ldr	r3, [pc, #416]	@ (80084d0 <PressContrKeys+0x218>)
 800832e:	f993 3000 	ldrsb.w	r3, [r3]
 8008332:	b29a      	uxth	r2, r3
 8008334:	4b67      	ldr	r3, [pc, #412]	@ (80084d4 <PressContrKeys+0x21c>)
 8008336:	f9b3 3000 	ldrsh.w	r3, [r3]
 800833a:	b29b      	uxth	r3, r3
 800833c:	4413      	add	r3, r2
 800833e:	b29b      	uxth	r3, r3
 8008340:	b21a      	sxth	r2, r3
 8008342:	4b64      	ldr	r3, [pc, #400]	@ (80084d4 <PressContrKeys+0x21c>)
 8008344:	801a      	strh	r2, [r3, #0]
		if(SteerTrim > 127) SteerTrim = 127;
 8008346:	4b63      	ldr	r3, [pc, #396]	@ (80084d4 <PressContrKeys+0x21c>)
 8008348:	f9b3 3000 	ldrsh.w	r3, [r3]
 800834c:	2b7f      	cmp	r3, #127	@ 0x7f
 800834e:	f340 80ae 	ble.w	80084ae <PressContrKeys+0x1f6>
 8008352:	4b60      	ldr	r3, [pc, #384]	@ (80084d4 <PressContrKeys+0x21c>)
 8008354:	227f      	movs	r2, #127	@ 0x7f
 8008356:	801a      	strh	r2, [r3, #0]
		break;
 8008358:	e0a9      	b.n	80084ae <PressContrKeys+0x1f6>
	}
	case KEY_STEER_TRIM_N : {
		SteerTrim -= TrimStep;
 800835a:	4b5e      	ldr	r3, [pc, #376]	@ (80084d4 <PressContrKeys+0x21c>)
 800835c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008360:	b29a      	uxth	r2, r3
 8008362:	4b5b      	ldr	r3, [pc, #364]	@ (80084d0 <PressContrKeys+0x218>)
 8008364:	f993 3000 	ldrsb.w	r3, [r3]
 8008368:	b29b      	uxth	r3, r3
 800836a:	1ad3      	subs	r3, r2, r3
 800836c:	b29b      	uxth	r3, r3
 800836e:	b21a      	sxth	r2, r3
 8008370:	4b58      	ldr	r3, [pc, #352]	@ (80084d4 <PressContrKeys+0x21c>)
 8008372:	801a      	strh	r2, [r3, #0]
		if(SteerTrim < -128) SteerTrim = -128;
 8008374:	4b57      	ldr	r3, [pc, #348]	@ (80084d4 <PressContrKeys+0x21c>)
 8008376:	f9b3 3000 	ldrsh.w	r3, [r3]
 800837a:	f113 0f80 	cmn.w	r3, #128	@ 0x80
 800837e:	f280 8098 	bge.w	80084b2 <PressContrKeys+0x1fa>
 8008382:	4b54      	ldr	r3, [pc, #336]	@ (80084d4 <PressContrKeys+0x21c>)
 8008384:	f64f 7280 	movw	r2, #65408	@ 0xff80
 8008388:	801a      	strh	r2, [r3, #0]
		break;
 800838a:	e092      	b.n	80084b2 <PressContrKeys+0x1fa>
	}
	case KEY_CAM_TRIM_HORIZ_P : {
		CamTrimHoriz += TrimStep;
 800838c:	4b50      	ldr	r3, [pc, #320]	@ (80084d0 <PressContrKeys+0x218>)
 800838e:	f993 3000 	ldrsb.w	r3, [r3]
 8008392:	b29a      	uxth	r2, r3
 8008394:	4b50      	ldr	r3, [pc, #320]	@ (80084d8 <PressContrKeys+0x220>)
 8008396:	f9b3 3000 	ldrsh.w	r3, [r3]
 800839a:	b29b      	uxth	r3, r3
 800839c:	4413      	add	r3, r2
 800839e:	b29b      	uxth	r3, r3
 80083a0:	b21a      	sxth	r2, r3
 80083a2:	4b4d      	ldr	r3, [pc, #308]	@ (80084d8 <PressContrKeys+0x220>)
 80083a4:	801a      	strh	r2, [r3, #0]
		if(CamTrimHoriz >127) CamTrimHoriz = 127;
 80083a6:	4b4c      	ldr	r3, [pc, #304]	@ (80084d8 <PressContrKeys+0x220>)
 80083a8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80083ac:	2b7f      	cmp	r3, #127	@ 0x7f
 80083ae:	f340 8082 	ble.w	80084b6 <PressContrKeys+0x1fe>
 80083b2:	4b49      	ldr	r3, [pc, #292]	@ (80084d8 <PressContrKeys+0x220>)
 80083b4:	227f      	movs	r2, #127	@ 0x7f
 80083b6:	801a      	strh	r2, [r3, #0]
		break;
 80083b8:	e07d      	b.n	80084b6 <PressContrKeys+0x1fe>
	}
	case KEY_CAM_TRIM_HORIZ_N : {
		CamTrimHoriz -= TrimStep;
 80083ba:	4b47      	ldr	r3, [pc, #284]	@ (80084d8 <PressContrKeys+0x220>)
 80083bc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80083c0:	b29a      	uxth	r2, r3
 80083c2:	4b43      	ldr	r3, [pc, #268]	@ (80084d0 <PressContrKeys+0x218>)
 80083c4:	f993 3000 	ldrsb.w	r3, [r3]
 80083c8:	b29b      	uxth	r3, r3
 80083ca:	1ad3      	subs	r3, r2, r3
 80083cc:	b29b      	uxth	r3, r3
 80083ce:	b21a      	sxth	r2, r3
 80083d0:	4b41      	ldr	r3, [pc, #260]	@ (80084d8 <PressContrKeys+0x220>)
 80083d2:	801a      	strh	r2, [r3, #0]
		if(CamTrimHoriz < -128) CamTrimHoriz = -128;
 80083d4:	4b40      	ldr	r3, [pc, #256]	@ (80084d8 <PressContrKeys+0x220>)
 80083d6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80083da:	f113 0f80 	cmn.w	r3, #128	@ 0x80
 80083de:	da6c      	bge.n	80084ba <PressContrKeys+0x202>
 80083e0:	4b3d      	ldr	r3, [pc, #244]	@ (80084d8 <PressContrKeys+0x220>)
 80083e2:	f64f 7280 	movw	r2, #65408	@ 0xff80
 80083e6:	801a      	strh	r2, [r3, #0]
		break;
 80083e8:	e067      	b.n	80084ba <PressContrKeys+0x202>
	}
	case KEY_CAM_TRIM_VERT_P : {
		CamTrimVert += TrimStep;
 80083ea:	4b39      	ldr	r3, [pc, #228]	@ (80084d0 <PressContrKeys+0x218>)
 80083ec:	f993 3000 	ldrsb.w	r3, [r3]
 80083f0:	b29a      	uxth	r2, r3
 80083f2:	4b3a      	ldr	r3, [pc, #232]	@ (80084dc <PressContrKeys+0x224>)
 80083f4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80083f8:	b29b      	uxth	r3, r3
 80083fa:	4413      	add	r3, r2
 80083fc:	b29b      	uxth	r3, r3
 80083fe:	b21a      	sxth	r2, r3
 8008400:	4b36      	ldr	r3, [pc, #216]	@ (80084dc <PressContrKeys+0x224>)
 8008402:	801a      	strh	r2, [r3, #0]
		if(CamTrimVert > 127) CamTrimVert = 127;
 8008404:	4b35      	ldr	r3, [pc, #212]	@ (80084dc <PressContrKeys+0x224>)
 8008406:	f9b3 3000 	ldrsh.w	r3, [r3]
 800840a:	2b7f      	cmp	r3, #127	@ 0x7f
 800840c:	dd57      	ble.n	80084be <PressContrKeys+0x206>
 800840e:	4b33      	ldr	r3, [pc, #204]	@ (80084dc <PressContrKeys+0x224>)
 8008410:	227f      	movs	r2, #127	@ 0x7f
 8008412:	801a      	strh	r2, [r3, #0]
		break;
 8008414:	e053      	b.n	80084be <PressContrKeys+0x206>
	}
	case KEY_CAM_TRIM_VERT_N : {
		CamTrimVert -= TrimStep;
 8008416:	4b31      	ldr	r3, [pc, #196]	@ (80084dc <PressContrKeys+0x224>)
 8008418:	f9b3 3000 	ldrsh.w	r3, [r3]
 800841c:	b29a      	uxth	r2, r3
 800841e:	4b2c      	ldr	r3, [pc, #176]	@ (80084d0 <PressContrKeys+0x218>)
 8008420:	f993 3000 	ldrsb.w	r3, [r3]
 8008424:	b29b      	uxth	r3, r3
 8008426:	1ad3      	subs	r3, r2, r3
 8008428:	b29b      	uxth	r3, r3
 800842a:	b21a      	sxth	r2, r3
 800842c:	4b2b      	ldr	r3, [pc, #172]	@ (80084dc <PressContrKeys+0x224>)
 800842e:	801a      	strh	r2, [r3, #0]
		if(CamTrimVert < -128) CamTrimVert = -128;
 8008430:	4b2a      	ldr	r3, [pc, #168]	@ (80084dc <PressContrKeys+0x224>)
 8008432:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008436:	f113 0f80 	cmn.w	r3, #128	@ 0x80
 800843a:	da42      	bge.n	80084c2 <PressContrKeys+0x20a>
 800843c:	4b27      	ldr	r3, [pc, #156]	@ (80084dc <PressContrKeys+0x224>)
 800843e:	f64f 7280 	movw	r2, #65408	@ 0xff80
 8008442:	801a      	strh	r2, [r3, #0]
		break;
 8008444:	e03d      	b.n	80084c2 <PressContrKeys+0x20a>
	}
	case KEY_HEADLIGHTS : {
		if(Headlights == 1){
 8008446:	4b26      	ldr	r3, [pc, #152]	@ (80084e0 <PressContrKeys+0x228>)
 8008448:	f9b3 3000 	ldrsh.w	r3, [r3]
 800844c:	2b01      	cmp	r3, #1
 800844e:	d103      	bne.n	8008458 <PressContrKeys+0x1a0>
			Headlights = 0;
 8008450:	4b23      	ldr	r3, [pc, #140]	@ (80084e0 <PressContrKeys+0x228>)
 8008452:	2200      	movs	r2, #0
 8008454:	801a      	strh	r2, [r3, #0]
		}
		else Headlights = 1;
		break;
 8008456:	e035      	b.n	80084c4 <PressContrKeys+0x20c>
		else Headlights = 1;
 8008458:	4b21      	ldr	r3, [pc, #132]	@ (80084e0 <PressContrKeys+0x228>)
 800845a:	2201      	movs	r2, #1
 800845c:	801a      	strh	r2, [r3, #0]
		break;
 800845e:	e031      	b.n	80084c4 <PressContrKeys+0x20c>
	}
	case KEY_LOAD1 : {
		if(Load1 == 0) Load1 = 1;
 8008460:	4b20      	ldr	r3, [pc, #128]	@ (80084e4 <PressContrKeys+0x22c>)
 8008462:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008466:	2b00      	cmp	r3, #0
 8008468:	d103      	bne.n	8008472 <PressContrKeys+0x1ba>
 800846a:	4b1e      	ldr	r3, [pc, #120]	@ (80084e4 <PressContrKeys+0x22c>)
 800846c:	2201      	movs	r2, #1
 800846e:	801a      	strh	r2, [r3, #0]
		else Load1 = 0;
		break;
 8008470:	e028      	b.n	80084c4 <PressContrKeys+0x20c>
		else Load1 = 0;
 8008472:	4b1c      	ldr	r3, [pc, #112]	@ (80084e4 <PressContrKeys+0x22c>)
 8008474:	2200      	movs	r2, #0
 8008476:	801a      	strh	r2, [r3, #0]
		break;
 8008478:	e024      	b.n	80084c4 <PressContrKeys+0x20c>
	}
	case KEY_LOAD2 : {
		if(Load2 == 0) Load2 = 1;
 800847a:	4b1b      	ldr	r3, [pc, #108]	@ (80084e8 <PressContrKeys+0x230>)
 800847c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008480:	2b00      	cmp	r3, #0
 8008482:	d103      	bne.n	800848c <PressContrKeys+0x1d4>
 8008484:	4b18      	ldr	r3, [pc, #96]	@ (80084e8 <PressContrKeys+0x230>)
 8008486:	2201      	movs	r2, #1
 8008488:	801a      	strh	r2, [r3, #0]
		else Load2 = 0;
		break;
 800848a:	e01b      	b.n	80084c4 <PressContrKeys+0x20c>
		else Load2 = 0;
 800848c:	4b16      	ldr	r3, [pc, #88]	@ (80084e8 <PressContrKeys+0x230>)
 800848e:	2200      	movs	r2, #0
 8008490:	801a      	strh	r2, [r3, #0]
		break;
 8008492:	e017      	b.n	80084c4 <PressContrKeys+0x20c>
	}
	case KEY_SOUND_SIG : {
		if(SoundSignal == 0) SoundSignal = 1;
 8008494:	4b15      	ldr	r3, [pc, #84]	@ (80084ec <PressContrKeys+0x234>)
 8008496:	f9b3 3000 	ldrsh.w	r3, [r3]
 800849a:	2b00      	cmp	r3, #0
 800849c:	d103      	bne.n	80084a6 <PressContrKeys+0x1ee>
 800849e:	4b13      	ldr	r3, [pc, #76]	@ (80084ec <PressContrKeys+0x234>)
 80084a0:	2201      	movs	r2, #1
 80084a2:	801a      	strh	r2, [r3, #0]
		else SoundSignal = 0;
	}
	}
}
 80084a4:	e00e      	b.n	80084c4 <PressContrKeys+0x20c>
		else SoundSignal = 0;
 80084a6:	4b11      	ldr	r3, [pc, #68]	@ (80084ec <PressContrKeys+0x234>)
 80084a8:	2200      	movs	r2, #0
 80084aa:	801a      	strh	r2, [r3, #0]
}
 80084ac:	e00a      	b.n	80084c4 <PressContrKeys+0x20c>
		break;
 80084ae:	bf00      	nop
 80084b0:	e008      	b.n	80084c4 <PressContrKeys+0x20c>
		break;
 80084b2:	bf00      	nop
 80084b4:	e006      	b.n	80084c4 <PressContrKeys+0x20c>
		break;
 80084b6:	bf00      	nop
 80084b8:	e004      	b.n	80084c4 <PressContrKeys+0x20c>
		break;
 80084ba:	bf00      	nop
 80084bc:	e002      	b.n	80084c4 <PressContrKeys+0x20c>
		break;
 80084be:	bf00      	nop
 80084c0:	e000      	b.n	80084c4 <PressContrKeys+0x20c>
		break;
 80084c2:	bf00      	nop
}
 80084c4:	bf00      	nop
 80084c6:	370c      	adds	r7, #12
 80084c8:	46bd      	mov	sp, r7
 80084ca:	bc80      	pop	{r7}
 80084cc:	4770      	bx	lr
 80084ce:	bf00      	nop
 80084d0:	20000009 	.word	0x20000009
 80084d4:	200003a4 	.word	0x200003a4
 80084d8:	200003a6 	.word	0x200003a6
 80084dc:	200003a8 	.word	0x200003a8
 80084e0:	200003aa 	.word	0x200003aa
 80084e4:	200003ac 	.word	0x200003ac
 80084e8:	200003ae 	.word	0x200003ae
 80084ec:	200003b0 	.word	0x200003b0

080084f0 <NewPressState>:

//       .
void NewPressState(uint8_t MassPressKey, PositionMenuStruct *MenuStructOld){
 80084f0:	b580      	push	{r7, lr}
 80084f2:	b082      	sub	sp, #8
 80084f4:	af00      	add	r7, sp, #0
 80084f6:	4603      	mov	r3, r0
 80084f8:	6039      	str	r1, [r7, #0]
 80084fa:	71fb      	strb	r3, [r7, #7]
	//      keypad    .
	if(MenuStructOld->PressStart == 1){
 80084fc:	683b      	ldr	r3, [r7, #0]
 80084fe:	69db      	ldr	r3, [r3, #28]
 8008500:	2b01      	cmp	r3, #1
 8008502:	d113      	bne.n	800852c <NewPressState+0x3c>
		switch(MassPressKey){
 8008504:	79fb      	ldrb	r3, [r7, #7]
 8008506:	2b98      	cmp	r3, #152	@ 0x98
 8008508:	f040 8193 	bne.w	8008832 <NewPressState+0x342>
			case 152 : {
				MenuStructOld->PressStart = 0;
 800850c:	683b      	ldr	r3, [r7, #0]
 800850e:	2200      	movs	r2, #0
 8008510:	61da      	str	r2, [r3, #28]
				MenuStructOld->Page = 1;
 8008512:	683b      	ldr	r3, [r7, #0]
 8008514:	2201      	movs	r2, #1
 8008516:	601a      	str	r2, [r3, #0]
				MenuStructOld->NestMenuItem = 0;
 8008518:	683b      	ldr	r3, [r7, #0]
 800851a:	2200      	movs	r2, #0
 800851c:	60da      	str	r2, [r3, #12]
				MenuStructOld->PositionMarker = 0;
 800851e:	683b      	ldr	r3, [r7, #0]
 8008520:	2200      	movs	r2, #0
 8008522:	605a      	str	r2, [r3, #4]
				MenuStructOld->CalibrStartStop = 0;
 8008524:	683b      	ldr	r3, [r7, #0]
 8008526:	2200      	movs	r2, #0
 8008528:	625a      	str	r2, [r3, #36]	@ 0x24
				break;
 800852a:	e182      	b.n	8008832 <NewPressState+0x342>
			}
		}
	}
	else{

		if(MassPressKey == 149){ //   LoRa
 800852c:	79fb      	ldrb	r3, [r7, #7]
 800852e:	2b95      	cmp	r3, #149	@ 0x95
 8008530:	d122      	bne.n	8008578 <NewPressState+0x88>
			MenuStructOld->PressSelectLoraInit = 1;
 8008532:	683b      	ldr	r3, [r7, #0]
 8008534:	2201      	movs	r2, #1
 8008536:	621a      	str	r2, [r3, #32]
			MenuStructOld->PressKey = 0;
 8008538:	683b      	ldr	r3, [r7, #0]
 800853a:	2200      	movs	r2, #0
 800853c:	609a      	str	r2, [r3, #8]
			MenuStructOld->PressStart = 0;
 800853e:	683b      	ldr	r3, [r7, #0]
 8008540:	2200      	movs	r2, #0
 8008542:	61da      	str	r2, [r3, #28]
			MenuStructOld->CalibrStartStop = 0;
 8008544:	683b      	ldr	r3, [r7, #0]
 8008546:	2200      	movs	r2, #0
 8008548:	625a      	str	r2, [r3, #36]	@ 0x24
			if(MenuStructOld->Page !=2 ){
 800854a:	683b      	ldr	r3, [r7, #0]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	2b02      	cmp	r3, #2
 8008550:	d003      	beq.n	800855a <NewPressState+0x6a>
				MenuStructOld->Page =2;
 8008552:	683b      	ldr	r3, [r7, #0]
 8008554:	2202      	movs	r2, #2
 8008556:	601a      	str	r2, [r3, #0]
 8008558:	e002      	b.n	8008560 <NewPressState+0x70>
			}
			else {
				MenuStructOld->Page =3 ;
 800855a:	683b      	ldr	r3, [r7, #0]
 800855c:	2203      	movs	r2, #3
 800855e:	601a      	str	r2, [r3, #0]
			}

			MenuStructOld->PressStart = 0;
 8008560:	683b      	ldr	r3, [r7, #0]
 8008562:	2200      	movs	r2, #0
 8008564:	61da      	str	r2, [r3, #28]
			if(MenuStructOld->PositionMarker == 0){
 8008566:	683b      	ldr	r3, [r7, #0]
 8008568:	685b      	ldr	r3, [r3, #4]
 800856a:	2b00      	cmp	r3, #0
 800856c:	f040 815c 	bne.w	8008828 <NewPressState+0x338>
				MenuStructOld->PositionMarker =1;
 8008570:	683b      	ldr	r3, [r7, #0]
 8008572:	2201      	movs	r2, #1
 8008574:	605a      	str	r2, [r3, #4]
			}
			return;
 8008576:	e157      	b.n	8008828 <NewPressState+0x338>
		}

		if(MassPressKey == 155){ //  
 8008578:	79fb      	ldrb	r3, [r7, #7]
 800857a:	2b9b      	cmp	r3, #155	@ 0x9b
 800857c:	d11a      	bne.n	80085b4 <NewPressState+0xc4>
			if(MenuStructOld->CalibrStartStop == 1){
 800857e:	683b      	ldr	r3, [r7, #0]
 8008580:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008582:	2b01      	cmp	r3, #1
 8008584:	d110      	bne.n	80085a8 <NewPressState+0xb8>
				MenuStructOld->CalibrStartStop = 0;
 8008586:	683b      	ldr	r3, [r7, #0]
 8008588:	2200      	movs	r2, #0
 800858a:	625a      	str	r2, [r3, #36]	@ 0x24
				MenuStructOld->Page = 1;
 800858c:	683b      	ldr	r3, [r7, #0]
 800858e:	2201      	movs	r2, #1
 8008590:	601a      	str	r2, [r3, #0]
				MenuStructOld->NestMenuItem = 0;
 8008592:	683b      	ldr	r3, [r7, #0]
 8008594:	2200      	movs	r2, #0
 8008596:	60da      	str	r2, [r3, #12]
				MenuStructOld->PositionMarker = 0;
 8008598:	683b      	ldr	r3, [r7, #0]
 800859a:	2200      	movs	r2, #0
 800859c:	605a      	str	r2, [r3, #4]
				CalcCalVal(CAL_WRITE, &CalibrValues);
 800859e:	4995      	ldr	r1, [pc, #596]	@ (80087f4 <NewPressState+0x304>)
 80085a0:	2001      	movs	r0, #1
 80085a2:	f000 faab 	bl	8008afc <CalcCalVal>
 80085a6:	e005      	b.n	80085b4 <NewPressState+0xc4>
			}
			else{
				MenuStructOld->CalibrStartStop =1;
 80085a8:	683b      	ldr	r3, [r7, #0]
 80085aa:	2201      	movs	r2, #1
 80085ac:	625a      	str	r2, [r3, #36]	@ 0x24
				MenuStructOld->Page = 5;
 80085ae:	683b      	ldr	r3, [r7, #0]
 80085b0:	2205      	movs	r2, #5
 80085b2:	601a      	str	r2, [r3, #0]
			}
		}

		if(MassPressKey == 131) { // Start of transmission.
 80085b4:	79fb      	ldrb	r3, [r7, #7]
 80085b6:	2b83      	cmp	r3, #131	@ 0x83
 80085b8:	d126      	bne.n	8008608 <NewPressState+0x118>
			if(MenuStructOld->PressStart != 1)
 80085ba:	683b      	ldr	r3, [r7, #0]
 80085bc:	69db      	ldr	r3, [r3, #28]
 80085be:	2b01      	cmp	r3, #1
 80085c0:	f000 8134 	beq.w	800882c <NewPressState+0x33c>
			{
				LoRaInitTx(MenuStructOld);
 80085c4:	6838      	ldr	r0, [r7, #0]
 80085c6:	f000 fa89 	bl	8008adc <LoRaInitTx>
				MenuStructOld->PressStart = 1;
 80085ca:	683b      	ldr	r3, [r7, #0]
 80085cc:	2201      	movs	r2, #1
 80085ce:	61da      	str	r2, [r3, #28]
				MenuStructOld->PressSelectLoraInit = 0;
 80085d0:	683b      	ldr	r3, [r7, #0]
 80085d2:	2200      	movs	r2, #0
 80085d4:	621a      	str	r2, [r3, #32]
				MenuStructOld->CalibrStartStop = 0;
 80085d6:	683b      	ldr	r3, [r7, #0]
 80085d8:	2200      	movs	r2, #0
 80085da:	625a      	str	r2, [r3, #36]	@ 0x24
				MenuStructOld->NestMenuItem = 0;
 80085dc:	683b      	ldr	r3, [r7, #0]
 80085de:	2200      	movs	r2, #0
 80085e0:	60da      	str	r2, [r3, #12]
				MenuStructOld->PositionMarker = 0;
 80085e2:	683b      	ldr	r3, [r7, #0]
 80085e4:	2200      	movs	r2, #0
 80085e6:	605a      	str	r2, [r3, #4]

				MenuStructOld->Page = 4;
 80085e8:	683b      	ldr	r3, [r7, #0]
 80085ea:	2204      	movs	r2, #4
 80085ec:	601a      	str	r2, [r3, #0]
				CamTrimVert--;
 80085ee:	4b82      	ldr	r3, [pc, #520]	@ (80087f8 <NewPressState+0x308>)
 80085f0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80085f4:	b29b      	uxth	r3, r3
 80085f6:	3b01      	subs	r3, #1
 80085f8:	b29b      	uxth	r3, r3
 80085fa:	b21a      	sxth	r2, r3
 80085fc:	4b7e      	ldr	r3, [pc, #504]	@ (80087f8 <NewPressState+0x308>)
 80085fe:	801a      	strh	r2, [r3, #0]
				//Forced start of transfer
				IT_GPIO_Handl(0);
 8008600:	2000      	movs	r0, #0
 8008602:	f7ff fde1 	bl	80081c8 <IT_GPIO_Handl>
			}
			return;
 8008606:	e111      	b.n	800882c <NewPressState+0x33c>
		}
		if(MassPressKey == 151){ //     .
 8008608:	79fb      	ldrb	r3, [r7, #7]
 800860a:	2b97      	cmp	r3, #151	@ 0x97
 800860c:	d111      	bne.n	8008632 <NewPressState+0x142>
			ClearProgMem();
 800860e:	f001 f9df 	bl	80099d0 <ClearProgMem>
			MenuStructOld->PressStart = 0;
 8008612:	683b      	ldr	r3, [r7, #0]
 8008614:	2200      	movs	r2, #0
 8008616:	61da      	str	r2, [r3, #28]
			MenuStructOld->Page = 1;
 8008618:	683b      	ldr	r3, [r7, #0]
 800861a:	2201      	movs	r2, #1
 800861c:	601a      	str	r2, [r3, #0]
			MenuStructOld->NestMenuItem = 0;
 800861e:	683b      	ldr	r3, [r7, #0]
 8008620:	2200      	movs	r2, #0
 8008622:	60da      	str	r2, [r3, #12]
			MenuStructOld->PositionMarker = 0;
 8008624:	683b      	ldr	r3, [r7, #0]
 8008626:	2200      	movs	r2, #0
 8008628:	605a      	str	r2, [r3, #4]
			MenuStructOld->CalibrStartStop = 0;
 800862a:	683b      	ldr	r3, [r7, #0]
 800862c:	2200      	movs	r2, #0
 800862e:	625a      	str	r2, [r3, #36]	@ 0x24
			return;
 8008630:	e0ff      	b.n	8008832 <NewPressState+0x342>
		}

	//            
//	 .
		if(MassPressKey == 129){ 		//    
 8008632:	79fb      	ldrb	r3, [r7, #7]
 8008634:	2b81      	cmp	r3, #129	@ 0x81
 8008636:	d121      	bne.n	800867c <NewPressState+0x18c>
		//      -    .
			MenuStructOld->CalibrStartStop = 0;
 8008638:	683b      	ldr	r3, [r7, #0]
 800863a:	2200      	movs	r2, #0
 800863c:	625a      	str	r2, [r3, #36]	@ 0x24
			if(MenuStructOld->PressSelectLoraInit ==1){
 800863e:	683b      	ldr	r3, [r7, #0]
 8008640:	6a1b      	ldr	r3, [r3, #32]
 8008642:	2b01      	cmp	r3, #1
 8008644:	d116      	bne.n	8008674 <NewPressState+0x184>
				if(MenuStructOld->NestMenuItem == 0){
 8008646:	683b      	ldr	r3, [r7, #0]
 8008648:	68db      	ldr	r3, [r3, #12]
 800864a:	2b00      	cmp	r3, #0
 800864c:	d10f      	bne.n	800866e <NewPressState+0x17e>
					MenuStructOld->NestPressDown 	= 	0;
 800864e:	683b      	ldr	r3, [r7, #0]
 8008650:	2200      	movs	r2, #0
 8008652:	619a      	str	r2, [r3, #24]
					MenuStructOld->NestPressUP 		=	0;
 8008654:	683b      	ldr	r3, [r7, #0]
 8008656:	2200      	movs	r2, #0
 8008658:	615a      	str	r2, [r3, #20]
					MenuStructOld->NestMenuItem 	= 	0;
 800865a:	683b      	ldr	r3, [r7, #0]
 800865c:	2200      	movs	r2, #0
 800865e:	60da      	str	r2, [r3, #12]
					MenuStructOld->PositionMarker 	= 	1;
 8008660:	683b      	ldr	r3, [r7, #0]
 8008662:	2201      	movs	r2, #1
 8008664:	605a      	str	r2, [r3, #4]
					MenuStructOld->PressSelectLoraInit = 0;
 8008666:	683b      	ldr	r3, [r7, #0]
 8008668:	2200      	movs	r2, #0
 800866a:	621a      	str	r2, [r3, #32]
 800866c:	e002      	b.n	8008674 <NewPressState+0x184>
				}
				else {
					MenuStructOld->NestMenuItem = 0;
 800866e:	683b      	ldr	r3, [r7, #0]
 8008670:	2200      	movs	r2, #0
 8008672:	60da      	str	r2, [r3, #12]
					}
				}
			MenuStructOld->Page = 1;
 8008674:	683b      	ldr	r3, [r7, #0]
 8008676:	2201      	movs	r2, #1
 8008678:	601a      	str	r2, [r3, #0]
			return;
 800867a:	e0da      	b.n	8008832 <NewPressState+0x342>
		}

//==========   LoRa=======================

		if(MenuStructOld->PressSelectLoraInit == 1){
 800867c:	683b      	ldr	r3, [r7, #0]
 800867e:	6a1b      	ldr	r3, [r3, #32]
 8008680:	2b01      	cmp	r3, #1
 8008682:	f040 80d6 	bne.w	8008832 <NewPressState+0x342>
			switch(MassPressKey){
 8008686:	79fb      	ldrb	r3, [r7, #7]
 8008688:	3b82      	subs	r3, #130	@ 0x82
 800868a:	2b14      	cmp	r3, #20
 800868c:	f200 80d1 	bhi.w	8008832 <NewPressState+0x342>
 8008690:	a201      	add	r2, pc, #4	@ (adr r2, 8008698 <NewPressState+0x1a8>)
 8008692:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008696:	bf00      	nop
 8008698:	08008725 	.word	0x08008725
 800869c:	08008833 	.word	0x08008833
 80086a0:	08008833 	.word	0x08008833
 80086a4:	08008833 	.word	0x08008833
 80086a8:	08008833 	.word	0x08008833
 80086ac:	08008833 	.word	0x08008833
 80086b0:	08008833 	.word	0x08008833
 80086b4:	08008833 	.word	0x08008833
 80086b8:	08008833 	.word	0x08008833
 80086bc:	080086ed 	.word	0x080086ed
 80086c0:	080087dd 	.word	0x080087dd
 80086c4:	08008709 	.word	0x08008709
 80086c8:	08008833 	.word	0x08008833
 80086cc:	08008833 	.word	0x08008833
 80086d0:	08008833 	.word	0x08008833
 80086d4:	08008833 	.word	0x08008833
 80086d8:	08008833 	.word	0x08008833
 80086dc:	08008833 	.word	0x08008833
 80086e0:	08008833 	.word	0x08008833
 80086e4:	08008833 	.word	0x08008833
 80086e8:	08008781 	.word	0x08008781
			case 139 : { // 
				if (MenuStructOld->NestMenuItem <1){
 80086ec:	683b      	ldr	r3, [r7, #0]
 80086ee:	68db      	ldr	r3, [r3, #12]
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	d103      	bne.n	80086fc <NewPressState+0x20c>
					MenuStructOld->NestMenuItem = 6;
 80086f4:	683b      	ldr	r3, [r7, #0]
 80086f6:	2206      	movs	r2, #6
 80086f8:	60da      	str	r2, [r3, #12]
				}
				else {
					MenuStructOld->NestMenuItem --;
				}
				break;
 80086fa:	e09a      	b.n	8008832 <NewPressState+0x342>
					MenuStructOld->NestMenuItem --;
 80086fc:	683b      	ldr	r3, [r7, #0]
 80086fe:	68db      	ldr	r3, [r3, #12]
 8008700:	1e5a      	subs	r2, r3, #1
 8008702:	683b      	ldr	r3, [r7, #0]
 8008704:	60da      	str	r2, [r3, #12]
				break;
 8008706:	e094      	b.n	8008832 <NewPressState+0x342>
			}
			case 141 : { // 
				if(MenuStructOld->NestMenuItem >5){
 8008708:	683b      	ldr	r3, [r7, #0]
 800870a:	68db      	ldr	r3, [r3, #12]
 800870c:	2b05      	cmp	r3, #5
 800870e:	d903      	bls.n	8008718 <NewPressState+0x228>
					MenuStructOld->NestMenuItem = 1;
 8008710:	683b      	ldr	r3, [r7, #0]
 8008712:	2201      	movs	r2, #1
 8008714:	60da      	str	r2, [r3, #12]
				}
				else{
					MenuStructOld->NestMenuItem++;
				}
				break;
 8008716:	e08c      	b.n	8008832 <NewPressState+0x342>
					MenuStructOld->NestMenuItem++;
 8008718:	683b      	ldr	r3, [r7, #0]
 800871a:	68db      	ldr	r3, [r3, #12]
 800871c:	1c5a      	adds	r2, r3, #1
 800871e:	683b      	ldr	r3, [r7, #0]
 8008720:	60da      	str	r2, [r3, #12]
				break;
 8008722:	e086      	b.n	8008832 <NewPressState+0x342>
			}
	//          .
			case 130 : { //
				if(MenuStructOld->NestMenuItem!=0){
 8008724:	683b      	ldr	r3, [r7, #0]
 8008726:	68db      	ldr	r3, [r3, #12]
 8008728:	2b00      	cmp	r3, #0
 800872a:	d005      	beq.n	8008738 <NewPressState+0x248>
					MenuStructOld->NestPressUP++;
 800872c:	683b      	ldr	r3, [r7, #0]
 800872e:	695b      	ldr	r3, [r3, #20]
 8008730:	1c5a      	adds	r2, r3, #1
 8008732:	683b      	ldr	r3, [r7, #0]
 8008734:	615a      	str	r2, [r3, #20]
							MenuStructOld->Page =2;
						}
						else MenuStructOld->PositionMarker = 1;
					}
				}
				break;
 8008736:	e07c      	b.n	8008832 <NewPressState+0x342>
					if(MenuStructOld->Page ==2){
 8008738:	683b      	ldr	r3, [r7, #0]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	2b02      	cmp	r3, #2
 800873e:	d110      	bne.n	8008762 <NewPressState+0x272>
						if(MenuStructOld->PositionMarker < 2){
 8008740:	683b      	ldr	r3, [r7, #0]
 8008742:	685b      	ldr	r3, [r3, #4]
 8008744:	2b01      	cmp	r3, #1
 8008746:	d806      	bhi.n	8008756 <NewPressState+0x266>
							MenuStructOld->PositionMarker =1 ;
 8008748:	683b      	ldr	r3, [r7, #0]
 800874a:	2201      	movs	r2, #1
 800874c:	605a      	str	r2, [r3, #4]
							MenuStructOld->Page = 3;
 800874e:	683b      	ldr	r3, [r7, #0]
 8008750:	2203      	movs	r2, #3
 8008752:	601a      	str	r2, [r3, #0]
				break;
 8008754:	e06d      	b.n	8008832 <NewPressState+0x342>
						else MenuStructOld->PositionMarker --;
 8008756:	683b      	ldr	r3, [r7, #0]
 8008758:	685b      	ldr	r3, [r3, #4]
 800875a:	1e5a      	subs	r2, r3, #1
 800875c:	683b      	ldr	r3, [r7, #0]
 800875e:	605a      	str	r2, [r3, #4]
				break;
 8008760:	e067      	b.n	8008832 <NewPressState+0x342>
						if(MenuStructOld->PositionMarker < 2){
 8008762:	683b      	ldr	r3, [r7, #0]
 8008764:	685b      	ldr	r3, [r3, #4]
 8008766:	2b01      	cmp	r3, #1
 8008768:	d806      	bhi.n	8008778 <NewPressState+0x288>
							MenuStructOld->PositionMarker= 1;
 800876a:	683b      	ldr	r3, [r7, #0]
 800876c:	2201      	movs	r2, #1
 800876e:	605a      	str	r2, [r3, #4]
							MenuStructOld->Page =2;
 8008770:	683b      	ldr	r3, [r7, #0]
 8008772:	2202      	movs	r2, #2
 8008774:	601a      	str	r2, [r3, #0]
				break;
 8008776:	e05c      	b.n	8008832 <NewPressState+0x342>
						else MenuStructOld->PositionMarker = 1;
 8008778:	683b      	ldr	r3, [r7, #0]
 800877a:	2201      	movs	r2, #1
 800877c:	605a      	str	r2, [r3, #4]
				break;
 800877e:	e058      	b.n	8008832 <NewPressState+0x342>

			}

			case 150 : { //
				if(MenuStructOld->NestMenuItem!=0){
 8008780:	683b      	ldr	r3, [r7, #0]
 8008782:	68db      	ldr	r3, [r3, #12]
 8008784:	2b00      	cmp	r3, #0
 8008786:	d005      	beq.n	8008794 <NewPressState+0x2a4>
					MenuStructOld->NestPressDown++;
 8008788:	683b      	ldr	r3, [r7, #0]
 800878a:	699b      	ldr	r3, [r3, #24]
 800878c:	1c5a      	adds	r2, r3, #1
 800878e:	683b      	ldr	r3, [r7, #0]
 8008790:	619a      	str	r2, [r3, #24]
							MenuStructOld->Page =2;
						}
						else MenuStructOld->PositionMarker = 2;
					}
				}
				break;
 8008792:	e04e      	b.n	8008832 <NewPressState+0x342>
					if(MenuStructOld->Page ==2){
 8008794:	683b      	ldr	r3, [r7, #0]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	2b02      	cmp	r3, #2
 800879a:	d110      	bne.n	80087be <NewPressState+0x2ce>
						if(MenuStructOld->PositionMarker>2){
 800879c:	683b      	ldr	r3, [r7, #0]
 800879e:	685b      	ldr	r3, [r3, #4]
 80087a0:	2b02      	cmp	r3, #2
 80087a2:	d906      	bls.n	80087b2 <NewPressState+0x2c2>
							MenuStructOld->PositionMarker=1;
 80087a4:	683b      	ldr	r3, [r7, #0]
 80087a6:	2201      	movs	r2, #1
 80087a8:	605a      	str	r2, [r3, #4]
							MenuStructOld->Page =3;
 80087aa:	683b      	ldr	r3, [r7, #0]
 80087ac:	2203      	movs	r2, #3
 80087ae:	601a      	str	r2, [r3, #0]
				break;
 80087b0:	e03f      	b.n	8008832 <NewPressState+0x342>
						else MenuStructOld->PositionMarker ++;
 80087b2:	683b      	ldr	r3, [r7, #0]
 80087b4:	685b      	ldr	r3, [r3, #4]
 80087b6:	1c5a      	adds	r2, r3, #1
 80087b8:	683b      	ldr	r3, [r7, #0]
 80087ba:	605a      	str	r2, [r3, #4]
				break;
 80087bc:	e039      	b.n	8008832 <NewPressState+0x342>
						if(MenuStructOld->PositionMarker  > 1){
 80087be:	683b      	ldr	r3, [r7, #0]
 80087c0:	685b      	ldr	r3, [r3, #4]
 80087c2:	2b01      	cmp	r3, #1
 80087c4:	d906      	bls.n	80087d4 <NewPressState+0x2e4>
							MenuStructOld->PositionMarker=1;
 80087c6:	683b      	ldr	r3, [r7, #0]
 80087c8:	2201      	movs	r2, #1
 80087ca:	605a      	str	r2, [r3, #4]
							MenuStructOld->Page =2;
 80087cc:	683b      	ldr	r3, [r7, #0]
 80087ce:	2202      	movs	r2, #2
 80087d0:	601a      	str	r2, [r3, #0]
				break;
 80087d2:	e02e      	b.n	8008832 <NewPressState+0x342>
						else MenuStructOld->PositionMarker = 2;
 80087d4:	683b      	ldr	r3, [r7, #0]
 80087d6:	2202      	movs	r2, #2
 80087d8:	605a      	str	r2, [r3, #4]
				break;
 80087da:	e02a      	b.n	8008832 <NewPressState+0x342>
			}
			case 140 : { //
				if(MenuStructOld->PressKey == 1){
 80087dc:	683b      	ldr	r3, [r7, #0]
 80087de:	689b      	ldr	r3, [r3, #8]
 80087e0:	2b01      	cmp	r3, #1
 80087e2:	d10b      	bne.n	80087fc <NewPressState+0x30c>
					MenuStructOld->PressKey = 0;
 80087e4:	683b      	ldr	r3, [r7, #0]
 80087e6:	2200      	movs	r2, #0
 80087e8:	609a      	str	r2, [r3, #8]
					MenuStructOld->NestMenuItem = 0;
 80087ea:	683b      	ldr	r3, [r7, #0]
 80087ec:	2200      	movs	r2, #0
 80087ee:	60da      	str	r2, [r3, #12]
							MenuStructOld->NestMenuItem = 1;
						}
					}

				}
				break;
 80087f0:	e01e      	b.n	8008830 <NewPressState+0x340>
 80087f2:	bf00      	nop
 80087f4:	20000370 	.word	0x20000370
 80087f8:	200003a8 	.word	0x200003a8
					if(MenuStructOld->NestMenuItem!=0){
 80087fc:	683b      	ldr	r3, [r7, #0]
 80087fe:	68db      	ldr	r3, [r3, #12]
 8008800:	2b00      	cmp	r3, #0
 8008802:	d006      	beq.n	8008812 <NewPressState+0x322>
						MenuStructOld->PressKey = 0;
 8008804:	683b      	ldr	r3, [r7, #0]
 8008806:	2200      	movs	r2, #0
 8008808:	609a      	str	r2, [r3, #8]
						MenuStructOld->NestMenuItem = 0;
 800880a:	683b      	ldr	r3, [r7, #0]
 800880c:	2200      	movs	r2, #0
 800880e:	60da      	str	r2, [r3, #12]
				break;
 8008810:	e00e      	b.n	8008830 <NewPressState+0x340>
						MenuStructOld->PressKey = 1;
 8008812:	683b      	ldr	r3, [r7, #0]
 8008814:	2201      	movs	r2, #1
 8008816:	609a      	str	r2, [r3, #8]
						if(MenuStructOld->NestMenuItem ==0){
 8008818:	683b      	ldr	r3, [r7, #0]
 800881a:	68db      	ldr	r3, [r3, #12]
 800881c:	2b00      	cmp	r3, #0
 800881e:	d107      	bne.n	8008830 <NewPressState+0x340>
							MenuStructOld->NestMenuItem = 1;
 8008820:	683b      	ldr	r3, [r7, #0]
 8008822:	2201      	movs	r2, #1
 8008824:	60da      	str	r2, [r3, #12]
				break;
 8008826:	e003      	b.n	8008830 <NewPressState+0x340>
			return;
 8008828:	bf00      	nop
 800882a:	e002      	b.n	8008832 <NewPressState+0x342>
			return;
 800882c:	bf00      	nop
 800882e:	e000      	b.n	8008832 <NewPressState+0x342>
				break;
 8008830:	bf00      	nop
			}
			}
		}
	}
}
 8008832:	3708      	adds	r7, #8
 8008834:	46bd      	mov	sp, r7
 8008836:	bd80      	pop	{r7, pc}

08008838 <MenuHandl>:
 * This function accepts a structure and runs functions based on the current page,
 * passing it the appropriate parameters.
 * The handler runs page functions, passing them a structure.
 *  The functions themselves determine how to output based on the structure.
 */
HAL_StatusTypeDef MenuHandl(PositionMenuStruct *MenuStructOld){
 8008838:	b580      	push	{r7, lr}
 800883a:	b082      	sub	sp, #8
 800883c:	af00      	add	r7, sp, #0
 800883e:	6078      	str	r0, [r7, #4]
	disp1color_FillScreenbuff(0);
 8008840:	2000      	movs	r0, #0
 8008842:	f001 fe97 	bl	800a574 <disp1color_FillScreenbuff>
	if(MenuStructOld->PressStart==1){
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	69db      	ldr	r3, [r3, #28]
 800884a:	2b01      	cmp	r3, #1
 800884c:	d104      	bne.n	8008858 <MenuHandl+0x20>
		// you can add battery charge output here!!!
		// Packets transmitted per second
		NumPacSec();
 800884e:	f000 f85d 	bl	800890c <NumPacSec>
		// ADC data.
		BufFormStick();
 8008852:	f7f8 fc41 	bl	80010d8 <BufFormStick>
 8008856:	e038      	b.n	80088ca <MenuHandl+0x92>
	}
	else {
		switch (MenuStructOld->Page) {
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	2b05      	cmp	r3, #5
 800885e:	d834      	bhi.n	80088ca <MenuHandl+0x92>
 8008860:	a201      	add	r2, pc, #4	@ (adr r2, 8008868 <MenuHandl+0x30>)
 8008862:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008866:	bf00      	nop
 8008868:	08008881 	.word	0x08008881
 800886c:	0800888f 	.word	0x0800888f
 8008870:	08008899 	.word	0x08008899
 8008874:	080088ad 	.word	0x080088ad
 8008878:	080088cb 	.word	0x080088cb
 800887c:	080088bb 	.word	0x080088bb
			case 0 : {
				disp1color_printf(5, 10, FONTID_10X16F, "Start Palenish");
 8008880:	4b15      	ldr	r3, [pc, #84]	@ (80088d8 <MenuHandl+0xa0>)
 8008882:	2201      	movs	r2, #1
 8008884:	210a      	movs	r1, #10
 8008886:	2005      	movs	r0, #5
 8008888:	f001 fe94 	bl	800a5b4 <disp1color_printf>
				break;
 800888c:	e01d      	b.n	80088ca <MenuHandl+0x92>
			}
			case 1 : {
				//output ADC data
				BufFormStick();
 800888e:	f7f8 fc23 	bl	80010d8 <BufFormStick>
				// Print the number of transformations.
				BufFormNumbConv();
 8008892:	f7f8 fc59 	bl	8001148 <BufFormNumbConv>
				break;
 8008896:	e018      	b.n	80088ca <MenuHandl+0x92>
			}
			case 2 : {
				printFreqMenu(MenuStructOld);
 8008898:	6878      	ldr	r0, [r7, #4]
 800889a:	f000 fbbb 	bl	8009014 <printFreqMenu>
				printPowerMenu(MenuStructOld);
 800889e:	6878      	ldr	r0, [r7, #4]
 80088a0:	f000 fcd6 	bl	8009250 <printPowerMenu>
				printSignalBw(MenuStructOld);
 80088a4:	6878      	ldr	r0, [r7, #4]
 80088a6:	f000 fd71 	bl	800938c <printSignalBw>
				break;
 80088aa:	e00e      	b.n	80088ca <MenuHandl+0x92>
			}
			case 3 : {
				printSfMenu(MenuStructOld);
 80088ac:	6878      	ldr	r0, [r7, #4]
 80088ae:	f000 fe09 	bl	80094c4 <printSfMenu>
				printErrCod(MenuStructOld);
 80088b2:	6878      	ldr	r0, [r7, #4]
 80088b4:	f000 feae 	bl	8009614 <printErrCod>
				break;
 80088b8:	e007      	b.n	80088ca <MenuHandl+0x92>
			}
			case 5 : {
				// create a buffer of maximum and minimum values
				PrintCalibMaxMin(CalcCalVal(START_CAL, &CalibrValues));
 80088ba:	4908      	ldr	r1, [pc, #32]	@ (80088dc <MenuHandl+0xa4>)
 80088bc:	2000      	movs	r0, #0
 80088be:	f000 f91d 	bl	8008afc <CalcCalVal>
 80088c2:	4603      	mov	r3, r0
 80088c4:	4618      	mov	r0, r3
 80088c6:	f000 f9eb 	bl	8008ca0 <PrintCalibMaxMin>

		}

	}

	disp1color_UpdateFromBuff();
 80088ca:	f002 f8e9 	bl	800aaa0 <disp1color_UpdateFromBuff>
	return HAL_OK;
 80088ce:	2300      	movs	r3, #0
}
 80088d0:	4618      	mov	r0, r3
 80088d2:	3708      	adds	r7, #8
 80088d4:	46bd      	mov	sp, r7
 80088d6:	bd80      	pop	{r7, pc}
 80088d8:	0800b750 	.word	0x0800b750
 80088dc:	20000370 	.word	0x20000370

080088e0 <HAL_RTCEx_RTCEventCallback>:

//    .
void HAL_RTCEx_RTCEventCallback(RTC_HandleTypeDef *hrtc){
 80088e0:	b580      	push	{r7, lr}
 80088e2:	b082      	sub	sp, #8
 80088e4:	af00      	add	r7, sp, #0
 80088e6:	6078      	str	r0, [r7, #4]
	//       .
	if(MenuStructOld.Page != 3){
 80088e8:	4b07      	ldr	r3, [pc, #28]	@ (8008908 <HAL_RTCEx_RTCEventCallback+0x28>)
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	2b03      	cmp	r3, #3
 80088ee:	d006      	beq.n	80088fe <HAL_RTCEx_RTCEventCallback+0x1e>
		if(MenuStructOld.Page !=2){
 80088f0:	4b05      	ldr	r3, [pc, #20]	@ (8008908 <HAL_RTCEx_RTCEventCallback+0x28>)
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	2b02      	cmp	r3, #2
 80088f6:	d002      	beq.n	80088fe <HAL_RTCEx_RTCEventCallback+0x1e>
			MenuHandl(&MenuStructOld);
 80088f8:	4803      	ldr	r0, [pc, #12]	@ (8008908 <HAL_RTCEx_RTCEventCallback+0x28>)
 80088fa:	f7ff ff9d 	bl	8008838 <MenuHandl>
		}
	}

}
 80088fe:	bf00      	nop
 8008900:	3708      	adds	r7, #8
 8008902:	46bd      	mov	sp, r7
 8008904:	bd80      	pop	{r7, pc}
 8008906:	bf00      	nop
 8008908:	20000348 	.word	0x20000348

0800890c <NumPacSec>:



//      
//       DMA.
void NumPacSec(){
 800890c:	b580      	push	{r7, lr}
 800890e:	b082      	sub	sp, #8
 8008910:	af02      	add	r7, sp, #8

	disp1color_printf(1, 50, FONTID_6X8M, "Packets: %d ",NumberOfPackets);
 8008912:	4b07      	ldr	r3, [pc, #28]	@ (8008930 <NumPacSec+0x24>)
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	9300      	str	r3, [sp, #0]
 8008918:	4b06      	ldr	r3, [pc, #24]	@ (8008934 <NumPacSec+0x28>)
 800891a:	2200      	movs	r2, #0
 800891c:	2132      	movs	r1, #50	@ 0x32
 800891e:	2001      	movs	r0, #1
 8008920:	f001 fe48 	bl	800a5b4 <disp1color_printf>
	NumberOfPackets = 0;
 8008924:	4b02      	ldr	r3, [pc, #8]	@ (8008930 <NumPacSec+0x24>)
 8008926:	2200      	movs	r2, #0
 8008928:	601a      	str	r2, [r3, #0]
}
 800892a:	bf00      	nop
 800892c:	46bd      	mov	sp, r7
 800892e:	bd80      	pop	{r7, pc}
 8008930:	200003a0 	.word	0x200003a0
 8008934:	0800b760 	.word	0x0800b760

08008938 <FormArrComm>:

// Generates an array of commands before sending them to the FiFo buffer
void FormArrComm(){
 8008938:	b580      	push	{r7, lr}
 800893a:	af00      	add	r7, sp, #0
	//first writes the ADC conversion data
	if(Adc1Calc[0] > 0){
 800893c:	4b5d      	ldr	r3, [pc, #372]	@ (8008ab4 <FormArrComm+0x17c>)
 800893e:	f993 3000 	ldrsb.w	r3, [r3]
 8008942:	2b00      	cmp	r3, #0
 8008944:	dd0d      	ble.n	8008962 <FormArrComm+0x2a>
//		ComArr1[ACCELER] = (int8_t)(Adc1Calc[0]*CalibrValues.CalibrValMax[0]);
		ComArr1[ACCELER] =  CheckCalcVal(Adc1Calc[0], CalibrValues.CalibrValMax[0]);
 8008946:	4b5b      	ldr	r3, [pc, #364]	@ (8008ab4 <FormArrComm+0x17c>)
 8008948:	f993 3000 	ldrsb.w	r3, [r3]
 800894c:	4a5a      	ldr	r2, [pc, #360]	@ (8008ab8 <FormArrComm+0x180>)
 800894e:	6812      	ldr	r2, [r2, #0]
 8008950:	4611      	mov	r1, r2
 8008952:	4618      	mov	r0, r3
 8008954:	f000 fa0c 	bl	8008d70 <CheckCalcVal>
 8008958:	4603      	mov	r3, r0
 800895a:	b2da      	uxtb	r2, r3
 800895c:	4b57      	ldr	r3, [pc, #348]	@ (8008abc <FormArrComm+0x184>)
 800895e:	701a      	strb	r2, [r3, #0]
 8008960:	e010      	b.n	8008984 <FormArrComm+0x4c>
	}
	else{
		ComArr1[ACCELER] =  CheckCalcVal(-Adc1Calc[0], CalibrValues.CalibrValMin[0]);
 8008962:	4b54      	ldr	r3, [pc, #336]	@ (8008ab4 <FormArrComm+0x17c>)
 8008964:	f993 3000 	ldrsb.w	r3, [r3]
 8008968:	b2db      	uxtb	r3, r3
 800896a:	425b      	negs	r3, r3
 800896c:	b2db      	uxtb	r3, r3
 800896e:	b25b      	sxtb	r3, r3
 8008970:	4a51      	ldr	r2, [pc, #324]	@ (8008ab8 <FormArrComm+0x180>)
 8008972:	6912      	ldr	r2, [r2, #16]
 8008974:	4611      	mov	r1, r2
 8008976:	4618      	mov	r0, r3
 8008978:	f000 f9fa 	bl	8008d70 <CheckCalcVal>
 800897c:	4603      	mov	r3, r0
 800897e:	b2da      	uxtb	r2, r3
 8008980:	4b4e      	ldr	r3, [pc, #312]	@ (8008abc <FormArrComm+0x184>)
 8008982:	701a      	strb	r2, [r3, #0]
//		ComArr1[ACCELER] = (int8_t)(-(Adc1Calc[0]*CalibrValues.CalibrValMin[0]));
	}

	if(Adc1Calc[1] > 0){
 8008984:	4b4b      	ldr	r3, [pc, #300]	@ (8008ab4 <FormArrComm+0x17c>)
 8008986:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800898a:	2b00      	cmp	r3, #0
 800898c:	dd0d      	ble.n	80089aa <FormArrComm+0x72>
		ComArr1[STEER_TURN] =  CheckCalcVal(Adc1Calc[1], CalibrValues.CalibrValMax[1]);
 800898e:	4b49      	ldr	r3, [pc, #292]	@ (8008ab4 <FormArrComm+0x17c>)
 8008990:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8008994:	4a48      	ldr	r2, [pc, #288]	@ (8008ab8 <FormArrComm+0x180>)
 8008996:	6852      	ldr	r2, [r2, #4]
 8008998:	4611      	mov	r1, r2
 800899a:	4618      	mov	r0, r3
 800899c:	f000 f9e8 	bl	8008d70 <CheckCalcVal>
 80089a0:	4603      	mov	r3, r0
 80089a2:	b2da      	uxtb	r2, r3
 80089a4:	4b45      	ldr	r3, [pc, #276]	@ (8008abc <FormArrComm+0x184>)
 80089a6:	705a      	strb	r2, [r3, #1]
 80089a8:	e010      	b.n	80089cc <FormArrComm+0x94>
//		ComArr1[STEER_TURN] = (int8_t)(Adc1Calc[1]*CalibrValues.CalibrValMax[1]);
	}
	else{
//		ComArr1[STEER_TURN] = (int8_t)(-(Adc1Calc[1]*CalibrValues.CalibrValMin[1]));
		ComArr1[STEER_TURN] =  CheckCalcVal(-Adc1Calc[1], CalibrValues.CalibrValMin[1]);
 80089aa:	4b42      	ldr	r3, [pc, #264]	@ (8008ab4 <FormArrComm+0x17c>)
 80089ac:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80089b0:	b2db      	uxtb	r3, r3
 80089b2:	425b      	negs	r3, r3
 80089b4:	b2db      	uxtb	r3, r3
 80089b6:	b25b      	sxtb	r3, r3
 80089b8:	4a3f      	ldr	r2, [pc, #252]	@ (8008ab8 <FormArrComm+0x180>)
 80089ba:	6952      	ldr	r2, [r2, #20]
 80089bc:	4611      	mov	r1, r2
 80089be:	4618      	mov	r0, r3
 80089c0:	f000 f9d6 	bl	8008d70 <CheckCalcVal>
 80089c4:	4603      	mov	r3, r0
 80089c6:	b2da      	uxtb	r2, r3
 80089c8:	4b3c      	ldr	r3, [pc, #240]	@ (8008abc <FormArrComm+0x184>)
 80089ca:	705a      	strb	r2, [r3, #1]
	}

	if(Adc1Calc[3] > 0){
 80089cc:	4b39      	ldr	r3, [pc, #228]	@ (8008ab4 <FormArrComm+0x17c>)
 80089ce:	f993 3003 	ldrsb.w	r3, [r3, #3]
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	dd0d      	ble.n	80089f2 <FormArrComm+0xba>
//		ComArr1[CAM_HORIZONT] = (int8_t)(Adc1Calc[3]*CalibrValues.CalibrValMax[3]);
		ComArr1[CAM_HORIZONT] =  CheckCalcVal(Adc1Calc[3], CalibrValues.CalibrValMax[3]);
 80089d6:	4b37      	ldr	r3, [pc, #220]	@ (8008ab4 <FormArrComm+0x17c>)
 80089d8:	f993 3003 	ldrsb.w	r3, [r3, #3]
 80089dc:	4a36      	ldr	r2, [pc, #216]	@ (8008ab8 <FormArrComm+0x180>)
 80089de:	68d2      	ldr	r2, [r2, #12]
 80089e0:	4611      	mov	r1, r2
 80089e2:	4618      	mov	r0, r3
 80089e4:	f000 f9c4 	bl	8008d70 <CheckCalcVal>
 80089e8:	4603      	mov	r3, r0
 80089ea:	b2da      	uxtb	r2, r3
 80089ec:	4b33      	ldr	r3, [pc, #204]	@ (8008abc <FormArrComm+0x184>)
 80089ee:	709a      	strb	r2, [r3, #2]
 80089f0:	e010      	b.n	8008a14 <FormArrComm+0xdc>
	}
	else{
//		ComArr1[CAM_HORIZONT] = (int8_t)(-(Adc1Calc[3]*CalibrValues.CalibrValMin[3]));
		ComArr1[CAM_HORIZONT] =  CheckCalcVal(-Adc1Calc[3], CalibrValues.CalibrValMin[3]);
 80089f2:	4b30      	ldr	r3, [pc, #192]	@ (8008ab4 <FormArrComm+0x17c>)
 80089f4:	f993 3003 	ldrsb.w	r3, [r3, #3]
 80089f8:	b2db      	uxtb	r3, r3
 80089fa:	425b      	negs	r3, r3
 80089fc:	b2db      	uxtb	r3, r3
 80089fe:	b25b      	sxtb	r3, r3
 8008a00:	4a2d      	ldr	r2, [pc, #180]	@ (8008ab8 <FormArrComm+0x180>)
 8008a02:	69d2      	ldr	r2, [r2, #28]
 8008a04:	4611      	mov	r1, r2
 8008a06:	4618      	mov	r0, r3
 8008a08:	f000 f9b2 	bl	8008d70 <CheckCalcVal>
 8008a0c:	4603      	mov	r3, r0
 8008a0e:	b2da      	uxtb	r2, r3
 8008a10:	4b2a      	ldr	r3, [pc, #168]	@ (8008abc <FormArrComm+0x184>)
 8008a12:	709a      	strb	r2, [r3, #2]
	}

	if(Adc1Calc[2] > 0) {
 8008a14:	4b27      	ldr	r3, [pc, #156]	@ (8008ab4 <FormArrComm+0x17c>)
 8008a16:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	dd0d      	ble.n	8008a3a <FormArrComm+0x102>
//		ComArr1[CAM_VERTICAL] = (int8_t)(Adc1Calc[2]*CalibrValues.CalibrValMax[2]);
		ComArr1[CAM_VERTICAL] =  CheckCalcVal(Adc1Calc[2], CalibrValues.CalibrValMax[2]);
 8008a1e:	4b25      	ldr	r3, [pc, #148]	@ (8008ab4 <FormArrComm+0x17c>)
 8008a20:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8008a24:	4a24      	ldr	r2, [pc, #144]	@ (8008ab8 <FormArrComm+0x180>)
 8008a26:	6892      	ldr	r2, [r2, #8]
 8008a28:	4611      	mov	r1, r2
 8008a2a:	4618      	mov	r0, r3
 8008a2c:	f000 f9a0 	bl	8008d70 <CheckCalcVal>
 8008a30:	4603      	mov	r3, r0
 8008a32:	b2da      	uxtb	r2, r3
 8008a34:	4b21      	ldr	r3, [pc, #132]	@ (8008abc <FormArrComm+0x184>)
 8008a36:	70da      	strb	r2, [r3, #3]
 8008a38:	e010      	b.n	8008a5c <FormArrComm+0x124>
	}
	else{
//		ComArr1[CAM_VERTICAL] =(int8_t)(-(Adc1Calc[2]*CalibrValues.CalibrValMin[2]));
		ComArr1[CAM_VERTICAL] =  CheckCalcVal(-Adc1Calc[2], CalibrValues.CalibrValMin[2]);
 8008a3a:	4b1e      	ldr	r3, [pc, #120]	@ (8008ab4 <FormArrComm+0x17c>)
 8008a3c:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8008a40:	b2db      	uxtb	r3, r3
 8008a42:	425b      	negs	r3, r3
 8008a44:	b2db      	uxtb	r3, r3
 8008a46:	b25b      	sxtb	r3, r3
 8008a48:	4a1b      	ldr	r2, [pc, #108]	@ (8008ab8 <FormArrComm+0x180>)
 8008a4a:	6992      	ldr	r2, [r2, #24]
 8008a4c:	4611      	mov	r1, r2
 8008a4e:	4618      	mov	r0, r3
 8008a50:	f000 f98e 	bl	8008d70 <CheckCalcVal>
 8008a54:	4603      	mov	r3, r0
 8008a56:	b2da      	uxtb	r2, r3
 8008a58:	4b18      	ldr	r3, [pc, #96]	@ (8008abc <FormArrComm+0x184>)
 8008a5a:	70da      	strb	r2, [r3, #3]
	}

	ComArr1[STEER_TRIM] 	= 	(uint8_t)SteerTrim;
 8008a5c:	4b18      	ldr	r3, [pc, #96]	@ (8008ac0 <FormArrComm+0x188>)
 8008a5e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008a62:	b2da      	uxtb	r2, r3
 8008a64:	4b15      	ldr	r3, [pc, #84]	@ (8008abc <FormArrComm+0x184>)
 8008a66:	711a      	strb	r2, [r3, #4]
	ComArr1[CAM_TRIM_HORIZ] =	(uint8_t)CamTrimHoriz ;
 8008a68:	4b16      	ldr	r3, [pc, #88]	@ (8008ac4 <FormArrComm+0x18c>)
 8008a6a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008a6e:	b2da      	uxtb	r2, r3
 8008a70:	4b12      	ldr	r3, [pc, #72]	@ (8008abc <FormArrComm+0x184>)
 8008a72:	715a      	strb	r2, [r3, #5]
	ComArr1[CAM_TRIM_VERT] 	=	(uint8_t)CamTrimVert ;
 8008a74:	4b14      	ldr	r3, [pc, #80]	@ (8008ac8 <FormArrComm+0x190>)
 8008a76:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008a7a:	b2da      	uxtb	r2, r3
 8008a7c:	4b0f      	ldr	r3, [pc, #60]	@ (8008abc <FormArrComm+0x184>)
 8008a7e:	719a      	strb	r2, [r3, #6]
	ComArr1[HEADLIGHTS] 	=	(uint8_t)Headlights ;
 8008a80:	4b12      	ldr	r3, [pc, #72]	@ (8008acc <FormArrComm+0x194>)
 8008a82:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008a86:	b2da      	uxtb	r2, r3
 8008a88:	4b0c      	ldr	r3, [pc, #48]	@ (8008abc <FormArrComm+0x184>)
 8008a8a:	71da      	strb	r2, [r3, #7]
	ComArr1[LOAD1] 			=	(uint8_t)Load1 ;
 8008a8c:	4b10      	ldr	r3, [pc, #64]	@ (8008ad0 <FormArrComm+0x198>)
 8008a8e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008a92:	b2da      	uxtb	r2, r3
 8008a94:	4b09      	ldr	r3, [pc, #36]	@ (8008abc <FormArrComm+0x184>)
 8008a96:	721a      	strb	r2, [r3, #8]
	ComArr1[LOAD2] 			=	(uint8_t)Load2 ;
 8008a98:	4b0e      	ldr	r3, [pc, #56]	@ (8008ad4 <FormArrComm+0x19c>)
 8008a9a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008a9e:	b2da      	uxtb	r2, r3
 8008aa0:	4b06      	ldr	r3, [pc, #24]	@ (8008abc <FormArrComm+0x184>)
 8008aa2:	725a      	strb	r2, [r3, #9]
	ComArr1[SOUND_SIG] 		=	(uint8_t)SoundSignal;
 8008aa4:	4b0c      	ldr	r3, [pc, #48]	@ (8008ad8 <FormArrComm+0x1a0>)
 8008aa6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008aaa:	b2da      	uxtb	r2, r3
 8008aac:	4b03      	ldr	r3, [pc, #12]	@ (8008abc <FormArrComm+0x184>)
 8008aae:	729a      	strb	r2, [r3, #10]
}
 8008ab0:	bf00      	nop
 8008ab2:	bd80      	pop	{r7, pc}
 8008ab4:	20000178 	.word	0x20000178
 8008ab8:	20000370 	.word	0x20000370
 8008abc:	200003d8 	.word	0x200003d8
 8008ac0:	200003a4 	.word	0x200003a4
 8008ac4:	200003a6 	.word	0x200003a6
 8008ac8:	200003a8 	.word	0x200003a8
 8008acc:	200003aa 	.word	0x200003aa
 8008ad0:	200003ac 	.word	0x200003ac
 8008ad4:	200003ae 	.word	0x200003ae
 8008ad8:	200003b0 	.word	0x200003b0

08008adc <LoRaInitTx>:

// This function configures the LoRa chip, then sets it up to transmit Tx
HAL_StatusTypeDef LoRaInitTx(PositionMenuStruct *MenuStructOld){
 8008adc:	b580      	push	{r7, lr}
 8008ade:	b082      	sub	sp, #8
 8008ae0:	af00      	add	r7, sp, #0
 8008ae2:	6078      	str	r0, [r7, #4]

	// The structure is initialized with the parameters configured in the menu.
	LoRaParamCalc();
 8008ae4:	f000 fe2a 	bl	800973c <LoRaParamCalc>
	//the LORA chip is initialized with the given parameters
	SX1276Init();
 8008ae8:	f001 fc54 	bl	800a394 <SX1276Init>
	// preparing for transmission.
	InitTxLoRa();
 8008aec:	f000 ffa8 	bl	8009a40 <InitTxLoRa>
	return HAL_OK;
 8008af0:	2300      	movs	r3, #0
}
 8008af2:	4618      	mov	r0, r3
 8008af4:	3708      	adds	r7, #8
 8008af6:	46bd      	mov	sp, r7
 8008af8:	bd80      	pop	{r7, pc}
	...

08008afc <CalcCalVal>:


/*
 * The function of reading the maximum values of sticks and generating calibration coefficients.
 */
MaxMinCalStruct *CalcCalVal(StatCalibr Mode,CalibrStruct *Calib ){
 8008afc:	b590      	push	{r4, r7, lr}
 8008afe:	b093      	sub	sp, #76	@ 0x4c
 8008b00:	af00      	add	r7, sp, #0
 8008b02:	4603      	mov	r3, r0
 8008b04:	6039      	str	r1, [r7, #0]
 8008b06:	71fb      	strb	r3, [r7, #7]
	static MaxMinCalStruct CalStruct;
	uint32_t i=0;
 8008b08:	2300      	movs	r3, #0
 8008b0a:	647b      	str	r3, [r7, #68]	@ 0x44
	const uint32_t Const = 127;
 8008b0c:	237f      	movs	r3, #127	@ 0x7f
 8008b0e:	643b      	str	r3, [r7, #64]	@ 0x40
	ProgMemStruct FlashMemCal;

	if(Mode == START_CAL){
 8008b10:	79fb      	ldrb	r3, [r7, #7]
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	f040 808b 	bne.w	8008c2e <CalcCalVal+0x132>
		while(i<4){
 8008b18:	e031      	b.n	8008b7e <CalcCalVal+0x82>
			if(CalStruct.MaxADC1Calc[i] < Adc1Calc[i]){
 8008b1a:	4a4d      	ldr	r2, [pc, #308]	@ (8008c50 <CalcCalVal+0x154>)
 8008b1c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008b1e:	4413      	add	r3, r2
 8008b20:	f993 2000 	ldrsb.w	r2, [r3]
 8008b24:	494b      	ldr	r1, [pc, #300]	@ (8008c54 <CalcCalVal+0x158>)
 8008b26:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008b28:	440b      	add	r3, r1
 8008b2a:	f993 3000 	ldrsb.w	r3, [r3]
 8008b2e:	429a      	cmp	r2, r3
 8008b30:	da0a      	bge.n	8008b48 <CalcCalVal+0x4c>
				CalStruct.MaxADC1Calc[i] = Adc1Calc[i];
 8008b32:	4a48      	ldr	r2, [pc, #288]	@ (8008c54 <CalcCalVal+0x158>)
 8008b34:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008b36:	4413      	add	r3, r2
 8008b38:	f993 1000 	ldrsb.w	r1, [r3]
 8008b3c:	4a44      	ldr	r2, [pc, #272]	@ (8008c50 <CalcCalVal+0x154>)
 8008b3e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008b40:	4413      	add	r3, r2
 8008b42:	460a      	mov	r2, r1
 8008b44:	701a      	strb	r2, [r3, #0]
 8008b46:	e017      	b.n	8008b78 <CalcCalVal+0x7c>
			}
			else {
				if(CalStruct.MinADC1Calc[i] > Adc1Calc[i]){
 8008b48:	4a41      	ldr	r2, [pc, #260]	@ (8008c50 <CalcCalVal+0x154>)
 8008b4a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008b4c:	4413      	add	r3, r2
 8008b4e:	3304      	adds	r3, #4
 8008b50:	f993 2000 	ldrsb.w	r2, [r3]
 8008b54:	493f      	ldr	r1, [pc, #252]	@ (8008c54 <CalcCalVal+0x158>)
 8008b56:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008b58:	440b      	add	r3, r1
 8008b5a:	f993 3000 	ldrsb.w	r3, [r3]
 8008b5e:	429a      	cmp	r2, r3
 8008b60:	dd0a      	ble.n	8008b78 <CalcCalVal+0x7c>
					CalStruct.MinADC1Calc[i] = Adc1Calc[i];
 8008b62:	4a3c      	ldr	r2, [pc, #240]	@ (8008c54 <CalcCalVal+0x158>)
 8008b64:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008b66:	4413      	add	r3, r2
 8008b68:	f993 1000 	ldrsb.w	r1, [r3]
 8008b6c:	4a38      	ldr	r2, [pc, #224]	@ (8008c50 <CalcCalVal+0x154>)
 8008b6e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008b70:	4413      	add	r3, r2
 8008b72:	3304      	adds	r3, #4
 8008b74:	460a      	mov	r2, r1
 8008b76:	701a      	strb	r2, [r3, #0]
				}
			}
			i++;
 8008b78:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008b7a:	3301      	adds	r3, #1
 8008b7c:	647b      	str	r3, [r7, #68]	@ 0x44
		while(i<4){
 8008b7e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008b80:	2b03      	cmp	r3, #3
 8008b82:	d9ca      	bls.n	8008b1a <CalcCalVal+0x1e>
 8008b84:	e05e      	b.n	8008c44 <CalcCalVal+0x148>
		}
	}
	//  
	else{
		while(i<4){
			Calib->CalibrValMax[i] = (float)Const/CalStruct.MaxADC1Calc[i];
 8008b86:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8008b88:	f7f7 ff86 	bl	8000a98 <__aeabi_ui2f>
 8008b8c:	4604      	mov	r4, r0
 8008b8e:	4a30      	ldr	r2, [pc, #192]	@ (8008c50 <CalcCalVal+0x154>)
 8008b90:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008b92:	4413      	add	r3, r2
 8008b94:	f993 3000 	ldrsb.w	r3, [r3]
 8008b98:	4618      	mov	r0, r3
 8008b9a:	f7f7 ff81 	bl	8000aa0 <__aeabi_i2f>
 8008b9e:	4603      	mov	r3, r0
 8008ba0:	4619      	mov	r1, r3
 8008ba2:	4620      	mov	r0, r4
 8008ba4:	f7f8 f884 	bl	8000cb0 <__aeabi_fdiv>
 8008ba8:	4603      	mov	r3, r0
 8008baa:	4619      	mov	r1, r3
 8008bac:	683b      	ldr	r3, [r7, #0]
 8008bae:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008bb0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			Calib->CalibrValMin[i] = (float)Const/CalStruct.MinADC1Calc[i];
 8008bb4:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8008bb6:	f7f7 ff6f 	bl	8000a98 <__aeabi_ui2f>
 8008bba:	4604      	mov	r4, r0
 8008bbc:	4a24      	ldr	r2, [pc, #144]	@ (8008c50 <CalcCalVal+0x154>)
 8008bbe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008bc0:	4413      	add	r3, r2
 8008bc2:	3304      	adds	r3, #4
 8008bc4:	f993 3000 	ldrsb.w	r3, [r3]
 8008bc8:	4618      	mov	r0, r3
 8008bca:	f7f7 ff69 	bl	8000aa0 <__aeabi_i2f>
 8008bce:	4603      	mov	r3, r0
 8008bd0:	4619      	mov	r1, r3
 8008bd2:	4620      	mov	r0, r4
 8008bd4:	f7f8 f86c 	bl	8000cb0 <__aeabi_fdiv>
 8008bd8:	4603      	mov	r3, r0
 8008bda:	4619      	mov	r1, r3
 8008bdc:	683b      	ldr	r3, [r7, #0]
 8008bde:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008be0:	3204      	adds	r2, #4
 8008be2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			FlashMemCal.CalibrValues.CalibrValMax[i] = Calib->CalibrValMax[i];
 8008be6:	683b      	ldr	r3, [r7, #0]
 8008be8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008bea:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008bee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008bf0:	009b      	lsls	r3, r3, #2
 8008bf2:	3348      	adds	r3, #72	@ 0x48
 8008bf4:	443b      	add	r3, r7
 8008bf6:	f843 2c38 	str.w	r2, [r3, #-56]
			FlashMemCal.CalibrValues.CalibrValMin[i] = Calib->CalibrValMin[i];
 8008bfa:	683b      	ldr	r3, [r7, #0]
 8008bfc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008bfe:	3204      	adds	r2, #4
 8008c00:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008c04:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008c06:	3304      	adds	r3, #4
 8008c08:	009b      	lsls	r3, r3, #2
 8008c0a:	3348      	adds	r3, #72	@ 0x48
 8008c0c:	443b      	add	r3, r7
 8008c0e:	f843 2c38 	str.w	r2, [r3, #-56]
			FlashMemCal.CalibrValues.Adc1NULL[i] = Adc1Null[i];
 8008c12:	4a11      	ldr	r2, [pc, #68]	@ (8008c58 <CalcCalVal+0x15c>)
 8008c14:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008c16:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8008c1a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008c1c:	3308      	adds	r3, #8
 8008c1e:	009b      	lsls	r3, r3, #2
 8008c20:	3348      	adds	r3, #72	@ 0x48
 8008c22:	443b      	add	r3, r7
 8008c24:	f843 2c38 	str.w	r2, [r3, #-56]
			i++;
 8008c28:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008c2a:	3301      	adds	r3, #1
 8008c2c:	647b      	str	r3, [r7, #68]	@ 0x44
		while(i<4){
 8008c2e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008c30:	2b03      	cmp	r3, #3
 8008c32:	d9a8      	bls.n	8008b86 <CalcCalVal+0x8a>
		}
//      .
		FlashMemCal.KeySt = Key;
 8008c34:	f243 0339 	movw	r3, #12345	@ 0x3039
 8008c38:	60fb      	str	r3, [r7, #12]
		write_config_to_flash(&FlashMemCal);
 8008c3a:	f107 030c 	add.w	r3, r7, #12
 8008c3e:	4618      	mov	r0, r3
 8008c40:	f000 fe1e 	bl	8009880 <write_config_to_flash>
	}
	return &CalStruct;
 8008c44:	4b02      	ldr	r3, [pc, #8]	@ (8008c50 <CalcCalVal+0x154>)
}
 8008c46:	4618      	mov	r0, r3
 8008c48:	374c      	adds	r7, #76	@ 0x4c
 8008c4a:	46bd      	mov	sp, r7
 8008c4c:	bd90      	pop	{r4, r7, pc}
 8008c4e:	bf00      	nop
 8008c50:	200003b4 	.word	0x200003b4
 8008c54:	20000178 	.word	0x20000178
 8008c58:	20000168 	.word	0x20000168

08008c5c <CalibrStartInit>:

//        
void CalibrStartInit(CalibrStruct *Calib){
 8008c5c:	b480      	push	{r7}
 8008c5e:	b085      	sub	sp, #20
 8008c60:	af00      	add	r7, sp, #0
 8008c62:	6078      	str	r0, [r7, #4]
	uint32_t i = 0;
 8008c64:	2300      	movs	r3, #0
 8008c66:	60fb      	str	r3, [r7, #12]
	while(i<4){
 8008c68:	e00e      	b.n	8008c88 <CalibrStartInit+0x2c>
		Calib->CalibrValMax[i] = 	1;
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	68fa      	ldr	r2, [r7, #12]
 8008c6e:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8008c72:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		Calib->CalibrValMin[i] = 	-1;
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	68fa      	ldr	r2, [r7, #12]
 8008c7a:	3204      	adds	r2, #4
 8008c7c:	4907      	ldr	r1, [pc, #28]	@ (8008c9c <CalibrStartInit+0x40>)
 8008c7e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		i++;
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	3301      	adds	r3, #1
 8008c86:	60fb      	str	r3, [r7, #12]
	while(i<4){
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	2b03      	cmp	r3, #3
 8008c8c:	d9ed      	bls.n	8008c6a <CalibrStartInit+0xe>
	}
}
 8008c8e:	bf00      	nop
 8008c90:	bf00      	nop
 8008c92:	3714      	adds	r7, #20
 8008c94:	46bd      	mov	sp, r7
 8008c96:	bc80      	pop	{r7}
 8008c98:	4770      	bx	lr
 8008c9a:	bf00      	nop
 8008c9c:	bf800000 	.word	0xbf800000

08008ca0 <PrintCalibMaxMin>:

//         .
void PrintCalibMaxMin(MaxMinCalStruct *CalStruct){
 8008ca0:	b580      	push	{r7, lr}
 8008ca2:	b084      	sub	sp, #16
 8008ca4:	af02      	add	r7, sp, #8
 8008ca6:	6078      	str	r0, [r7, #4]
	disp1color_printf(1,  10, FONTID_6X8M, "MaxA1:%d",CalStruct->MaxADC1Calc[0]);
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	f993 3000 	ldrsb.w	r3, [r3]
 8008cae:	9300      	str	r3, [sp, #0]
 8008cb0:	4b27      	ldr	r3, [pc, #156]	@ (8008d50 <PrintCalibMaxMin+0xb0>)
 8008cb2:	2200      	movs	r2, #0
 8008cb4:	210a      	movs	r1, #10
 8008cb6:	2001      	movs	r0, #1
 8008cb8:	f001 fc7c 	bl	800a5b4 <disp1color_printf>
	disp1color_printf(60, 10, FONTID_6X8M, "MinA1:%d",CalStruct->MinADC1Calc[0]);
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8008cc2:	9300      	str	r3, [sp, #0]
 8008cc4:	4b23      	ldr	r3, [pc, #140]	@ (8008d54 <PrintCalibMaxMin+0xb4>)
 8008cc6:	2200      	movs	r2, #0
 8008cc8:	210a      	movs	r1, #10
 8008cca:	203c      	movs	r0, #60	@ 0x3c
 8008ccc:	f001 fc72 	bl	800a5b4 <disp1color_printf>

	disp1color_printf(1, 20, FONTID_6X8M, "MaxA2:%d", CalStruct->MaxADC1Calc[1]);
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8008cd6:	9300      	str	r3, [sp, #0]
 8008cd8:	4b1f      	ldr	r3, [pc, #124]	@ (8008d58 <PrintCalibMaxMin+0xb8>)
 8008cda:	2200      	movs	r2, #0
 8008cdc:	2114      	movs	r1, #20
 8008cde:	2001      	movs	r0, #1
 8008ce0:	f001 fc68 	bl	800a5b4 <disp1color_printf>
	disp1color_printf(60, 20, FONTID_6X8M, "MinA2:%d", CalStruct->MinADC1Calc[1]);
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	f993 3005 	ldrsb.w	r3, [r3, #5]
 8008cea:	9300      	str	r3, [sp, #0]
 8008cec:	4b1b      	ldr	r3, [pc, #108]	@ (8008d5c <PrintCalibMaxMin+0xbc>)
 8008cee:	2200      	movs	r2, #0
 8008cf0:	2114      	movs	r1, #20
 8008cf2:	203c      	movs	r0, #60	@ 0x3c
 8008cf4:	f001 fc5e 	bl	800a5b4 <disp1color_printf>

	disp1color_printf(1, 30, FONTID_6X8M, "MaxB1:%d", CalStruct->MaxADC1Calc[3]);
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	f993 3003 	ldrsb.w	r3, [r3, #3]
 8008cfe:	9300      	str	r3, [sp, #0]
 8008d00:	4b17      	ldr	r3, [pc, #92]	@ (8008d60 <PrintCalibMaxMin+0xc0>)
 8008d02:	2200      	movs	r2, #0
 8008d04:	211e      	movs	r1, #30
 8008d06:	2001      	movs	r0, #1
 8008d08:	f001 fc54 	bl	800a5b4 <disp1color_printf>
	disp1color_printf(60, 30, FONTID_6X8M, "MinB1:%d", CalStruct->MinADC1Calc[3]);
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	f993 3007 	ldrsb.w	r3, [r3, #7]
 8008d12:	9300      	str	r3, [sp, #0]
 8008d14:	4b13      	ldr	r3, [pc, #76]	@ (8008d64 <PrintCalibMaxMin+0xc4>)
 8008d16:	2200      	movs	r2, #0
 8008d18:	211e      	movs	r1, #30
 8008d1a:	203c      	movs	r0, #60	@ 0x3c
 8008d1c:	f001 fc4a 	bl	800a5b4 <disp1color_printf>

	disp1color_printf(1, 40, FONTID_6X8M, "MaxB2:%d", CalStruct->MaxADC1Calc[2]);
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8008d26:	9300      	str	r3, [sp, #0]
 8008d28:	4b0f      	ldr	r3, [pc, #60]	@ (8008d68 <PrintCalibMaxMin+0xc8>)
 8008d2a:	2200      	movs	r2, #0
 8008d2c:	2128      	movs	r1, #40	@ 0x28
 8008d2e:	2001      	movs	r0, #1
 8008d30:	f001 fc40 	bl	800a5b4 <disp1color_printf>
	disp1color_printf(60, 40, FONTID_6X8M, "MinB2:%d", CalStruct->MinADC1Calc[2]);
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	f993 3006 	ldrsb.w	r3, [r3, #6]
 8008d3a:	9300      	str	r3, [sp, #0]
 8008d3c:	4b0b      	ldr	r3, [pc, #44]	@ (8008d6c <PrintCalibMaxMin+0xcc>)
 8008d3e:	2200      	movs	r2, #0
 8008d40:	2128      	movs	r1, #40	@ 0x28
 8008d42:	203c      	movs	r0, #60	@ 0x3c
 8008d44:	f001 fc36 	bl	800a5b4 <disp1color_printf>
}
 8008d48:	bf00      	nop
 8008d4a:	3708      	adds	r7, #8
 8008d4c:	46bd      	mov	sp, r7
 8008d4e:	bd80      	pop	{r7, pc}
 8008d50:	0800b770 	.word	0x0800b770
 8008d54:	0800b77c 	.word	0x0800b77c
 8008d58:	0800b788 	.word	0x0800b788
 8008d5c:	0800b794 	.word	0x0800b794
 8008d60:	0800b7a0 	.word	0x0800b7a0
 8008d64:	0800b7ac 	.word	0x0800b7ac
 8008d68:	0800b7b8 	.word	0x0800b7b8
 8008d6c:	0800b7c4 	.word	0x0800b7c4

08008d70 <CheckCalcVal>:
 *     .
 *        .
 *  uint8_t
 *
 */
int8_t CheckCalcVal(int8_t Adc1Calc, float CalibrValMax){
 8008d70:	b580      	push	{r7, lr}
 8008d72:	b084      	sub	sp, #16
 8008d74:	af00      	add	r7, sp, #0
 8008d76:	4603      	mov	r3, r0
 8008d78:	6039      	str	r1, [r7, #0]
 8008d7a:	71fb      	strb	r3, [r7, #7]
	float CalcVal;
	CalcVal = (float)(Adc1Calc*CalibrValMax);
 8008d7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008d80:	4618      	mov	r0, r3
 8008d82:	f7f7 fe8d 	bl	8000aa0 <__aeabi_i2f>
 8008d86:	4603      	mov	r3, r0
 8008d88:	4619      	mov	r1, r3
 8008d8a:	6838      	ldr	r0, [r7, #0]
 8008d8c:	f7f7 fedc 	bl	8000b48 <__aeabi_fmul>
 8008d90:	4603      	mov	r3, r0
 8008d92:	60fb      	str	r3, [r7, #12]
	if(CalcVal!=0){
 8008d94:	f04f 0100 	mov.w	r1, #0
 8008d98:	68f8      	ldr	r0, [r7, #12]
 8008d9a:	f7f8 f869 	bl	8000e70 <__aeabi_fcmpeq>
 8008d9e:	4603      	mov	r3, r0
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d118      	bne.n	8008dd6 <CheckCalcVal+0x66>
		if(CalcVal > 127){
 8008da4:	490e      	ldr	r1, [pc, #56]	@ (8008de0 <CheckCalcVal+0x70>)
 8008da6:	68f8      	ldr	r0, [r7, #12]
 8008da8:	f7f8 f88a 	bl	8000ec0 <__aeabi_fcmpgt>
 8008dac:	4603      	mov	r3, r0
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d001      	beq.n	8008db6 <CheckCalcVal+0x46>
			return 127;
 8008db2:	237f      	movs	r3, #127	@ 0x7f
 8008db4:	e010      	b.n	8008dd8 <CheckCalcVal+0x68>
		}
		else{
			if(CalcVal < -127){
 8008db6:	490b      	ldr	r1, [pc, #44]	@ (8008de4 <CheckCalcVal+0x74>)
 8008db8:	68f8      	ldr	r0, [r7, #12]
 8008dba:	f7f8 f863 	bl	8000e84 <__aeabi_fcmplt>
 8008dbe:	4603      	mov	r3, r0
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	d002      	beq.n	8008dca <CheckCalcVal+0x5a>
				return -127;
 8008dc4:	f06f 037e 	mvn.w	r3, #126	@ 0x7e
 8008dc8:	e006      	b.n	8008dd8 <CheckCalcVal+0x68>
			}
			else{
				return (int8_t) CalcVal;
 8008dca:	68f8      	ldr	r0, [r7, #12]
 8008dcc:	f7f8 f882 	bl	8000ed4 <__aeabi_f2iz>
 8008dd0:	4603      	mov	r3, r0
 8008dd2:	b25b      	sxtb	r3, r3
 8008dd4:	e000      	b.n	8008dd8 <CheckCalcVal+0x68>
			}
		}
	}
	return 0;
 8008dd6:	2300      	movs	r3, #0
}
 8008dd8:	4618      	mov	r0, r3
 8008dda:	3710      	adds	r7, #16
 8008ddc:	46bd      	mov	sp, r7
 8008dde:	bd80      	pop	{r7, pc}
 8008de0:	42fe0000 	.word	0x42fe0000
 8008de4:	c2fe0000 	.word	0xc2fe0000

08008de8 <MatrixConfig8418>:
/*
* The procedure sends initialization commands to the TCA8418 device
* Receives a pointer to the hi2c header file structure
*/

HAL_StatusTypeDef MatrixConfig8418(I2C_HandleTypeDef *hi2c){
 8008de8:	b580      	push	{r7, lr}
 8008dea:	b086      	sub	sp, #24
 8008dec:	af02      	add	r7, sp, #8
 8008dee:	6078      	str	r0, [r7, #4]
	AdrrComm8418 = CommMatr8418;
 8008df0:	4b21      	ldr	r3, [pc, #132]	@ (8008e78 <MatrixConfig8418+0x90>)
 8008df2:	4a22      	ldr	r2, [pc, #136]	@ (8008e7c <MatrixConfig8418+0x94>)
 8008df4:	601a      	str	r2, [r3, #0]
	HAL_GPIO_WritePin(RESET_TCA_GPIO_Port, RESET_TCA_Pin, RESET);
 8008df6:	2200      	movs	r2, #0
 8008df8:	2110      	movs	r1, #16
 8008dfa:	4821      	ldr	r0, [pc, #132]	@ (8008e80 <MatrixConfig8418+0x98>)
 8008dfc:	f7fa fc18 	bl	8003630 <HAL_GPIO_WritePin>
	HAL_Delay(49);
 8008e00:	2031      	movs	r0, #49	@ 0x31
 8008e02:	f7f8 ff59 	bl	8001cb8 <HAL_Delay>
	for(int i = 0; i<10 ; i++ ){
 8008e06:	2300      	movs	r3, #0
 8008e08:	60fb      	str	r3, [r7, #12]
 8008e0a:	e007      	b.n	8008e1c <MatrixConfig8418+0x34>
		MassPressKey[i] = 0;
 8008e0c:	4a1d      	ldr	r2, [pc, #116]	@ (8008e84 <MatrixConfig8418+0x9c>)
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	4413      	add	r3, r2
 8008e12:	2200      	movs	r2, #0
 8008e14:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i<10 ; i++ ){
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	3301      	adds	r3, #1
 8008e1a:	60fb      	str	r3, [r7, #12]
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	2b09      	cmp	r3, #9
 8008e20:	ddf4      	ble.n	8008e0c <MatrixConfig8418+0x24>
	}
	HAL_GPIO_WritePin(RESET_TCA_GPIO_Port, RESET_TCA_Pin, SET);
 8008e22:	2201      	movs	r2, #1
 8008e24:	2110      	movs	r1, #16
 8008e26:	4816      	ldr	r0, [pc, #88]	@ (8008e80 <MatrixConfig8418+0x98>)
 8008e28:	f7fa fc02 	bl	8003630 <HAL_GPIO_WritePin>
	HAL_Delay(50);
 8008e2c:	2032      	movs	r0, #50	@ 0x32
 8008e2e:	f7f8 ff43 	bl	8001cb8 <HAL_Delay>
	for(int i = 0 ; i < 3; i++ ){
 8008e32:	2300      	movs	r3, #0
 8008e34:	60bb      	str	r3, [r7, #8]
 8008e36:	e016      	b.n	8008e66 <MatrixConfig8418+0x7e>
		if(HAL_I2C_Master_Transmit(hi2c, (uint16_t)AddrTCA8418, AdrrComm8418, 2, (uint32_t)Timeout_I2C_Tr)!= HAL_OK){
 8008e38:	4b0f      	ldr	r3, [pc, #60]	@ (8008e78 <MatrixConfig8418+0x90>)
 8008e3a:	681a      	ldr	r2, [r3, #0]
 8008e3c:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8008e40:	9300      	str	r3, [sp, #0]
 8008e42:	2302      	movs	r3, #2
 8008e44:	2168      	movs	r1, #104	@ 0x68
 8008e46:	6878      	ldr	r0, [r7, #4]
 8008e48:	f7fa fd7a 	bl	8003940 <HAL_I2C_Master_Transmit>
 8008e4c:	4603      	mov	r3, r0
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d001      	beq.n	8008e56 <MatrixConfig8418+0x6e>
			return HAL_ERROR;
 8008e52:	2301      	movs	r3, #1
 8008e54:	e00b      	b.n	8008e6e <MatrixConfig8418+0x86>
		}
		AdrrComm8418+=2;
 8008e56:	4b08      	ldr	r3, [pc, #32]	@ (8008e78 <MatrixConfig8418+0x90>)
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	3302      	adds	r3, #2
 8008e5c:	4a06      	ldr	r2, [pc, #24]	@ (8008e78 <MatrixConfig8418+0x90>)
 8008e5e:	6013      	str	r3, [r2, #0]
	for(int i = 0 ; i < 3; i++ ){
 8008e60:	68bb      	ldr	r3, [r7, #8]
 8008e62:	3301      	adds	r3, #1
 8008e64:	60bb      	str	r3, [r7, #8]
 8008e66:	68bb      	ldr	r3, [r7, #8]
 8008e68:	2b02      	cmp	r3, #2
 8008e6a:	dde5      	ble.n	8008e38 <MatrixConfig8418+0x50>
	}
	return HAL_OK;
 8008e6c:	2300      	movs	r3, #0
}
 8008e6e:	4618      	mov	r0, r3
 8008e70:	3710      	adds	r7, #16
 8008e72:	46bd      	mov	sp, r7
 8008e74:	bd80      	pop	{r7, pc}
 8008e76:	bf00      	nop
 8008e78:	200003bc 	.word	0x200003bc
 8008e7c:	2000000c 	.word	0x2000000c
 8008e80:	40010c00 	.word	0x40010c00
 8008e84:	200003c0 	.word	0x200003c0

08008e88 <ReadFIFO>:
 *     .
 *           
 *      .
 *      .
 */
HAL_StatusTypeDef ReadFIFO(I2C_HandleTypeDef *hi2c){
 8008e88:	b580      	push	{r7, lr}
 8008e8a:	b086      	sub	sp, #24
 8008e8c:	af02      	add	r7, sp, #8
 8008e8e:	6078      	str	r0, [r7, #4]
	uint8_t DataMas[2];
	uint8_t TrData;
	uint8_t ReadData;
	//0   .
	MassPressKey[0] = 0;
 8008e90:	4b42      	ldr	r3, [pc, #264]	@ (8008f9c <ReadFIFO+0x114>)
 8008e92:	2200      	movs	r2, #0
 8008e94:	701a      	strb	r2, [r3, #0]

	TrData = REG_INT_STAT;
 8008e96:	2302      	movs	r3, #2
 8008e98:	72fb      	strb	r3, [r7, #11]
	// 1.   INT_STAT
	if(HAL_I2C_Master_Transmit(hi2c, (uint16_t)AddrTCA8418, &TrData, 1, (uint32_t)Timeout_I2C_Tr)!= HAL_OK){
 8008e9a:	f107 020b 	add.w	r2, r7, #11
 8008e9e:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8008ea2:	9300      	str	r3, [sp, #0]
 8008ea4:	2301      	movs	r3, #1
 8008ea6:	2168      	movs	r1, #104	@ 0x68
 8008ea8:	6878      	ldr	r0, [r7, #4]
 8008eaa:	f7fa fd49 	bl	8003940 <HAL_I2C_Master_Transmit>
 8008eae:	4603      	mov	r3, r0
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	d001      	beq.n	8008eb8 <ReadFIFO+0x30>
		return HAL_ERROR;
 8008eb4:	2301      	movs	r3, #1
 8008eb6:	e06c      	b.n	8008f92 <ReadFIFO+0x10a>
	}
	if(HAL_I2C_Master_Receive(hi2c,(uint16_t)AddrTCA8418 | 0x01, &ReadData, 1, (uint32_t)Timeout_I2C_Tr)!= HAL_OK){
 8008eb8:	f107 020a 	add.w	r2, r7, #10
 8008ebc:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8008ec0:	9300      	str	r3, [sp, #0]
 8008ec2:	2301      	movs	r3, #1
 8008ec4:	2169      	movs	r1, #105	@ 0x69
 8008ec6:	6878      	ldr	r0, [r7, #4]
 8008ec8:	f7fa fe38 	bl	8003b3c <HAL_I2C_Master_Receive>
 8008ecc:	4603      	mov	r3, r0
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d001      	beq.n	8008ed6 <ReadFIFO+0x4e>
		return HAL_ERROR;
 8008ed2:	2301      	movs	r3, #1
 8008ed4:	e05d      	b.n	8008f92 <ReadFIFO+0x10a>
	}

	//2.   
	if(ReadData & K_INT){
 8008ed6:	7abb      	ldrb	r3, [r7, #10]
 8008ed8:	f003 0301 	and.w	r3, r3, #1
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d055      	beq.n	8008f8c <ReadFIFO+0x104>
		//     
		TrData = REG_KEY_EVENT_A;
 8008ee0:	2304      	movs	r3, #4
 8008ee2:	72fb      	strb	r3, [r7, #11]
	//3.  
		if(HAL_I2C_Master_Transmit(hi2c, (uint16_t)AddrTCA8418, &TrData, 1, (uint32_t)Timeout_I2C_Tr)!= HAL_OK){
 8008ee4:	f107 020b 	add.w	r2, r7, #11
 8008ee8:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8008eec:	9300      	str	r3, [sp, #0]
 8008eee:	2301      	movs	r3, #1
 8008ef0:	2168      	movs	r1, #104	@ 0x68
 8008ef2:	6878      	ldr	r0, [r7, #4]
 8008ef4:	f7fa fd24 	bl	8003940 <HAL_I2C_Master_Transmit>
 8008ef8:	4603      	mov	r3, r0
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d001      	beq.n	8008f02 <ReadFIFO+0x7a>
					return HAL_ERROR;
 8008efe:	2301      	movs	r3, #1
 8008f00:	e047      	b.n	8008f92 <ReadFIFO+0x10a>
				}

		do{
			if(HAL_I2C_Master_Receive(hi2c,(uint16_t)AddrTCA8418 | 0x01, &ReadData, 1, (uint32_t)Timeout_I2C_Tr)!= HAL_OK){
 8008f02:	f107 020a 	add.w	r2, r7, #10
 8008f06:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8008f0a:	9300      	str	r3, [sp, #0]
 8008f0c:	2301      	movs	r3, #1
 8008f0e:	2169      	movs	r1, #105	@ 0x69
 8008f10:	6878      	ldr	r0, [r7, #4]
 8008f12:	f7fa fe13 	bl	8003b3c <HAL_I2C_Master_Receive>
 8008f16:	4603      	mov	r3, r0
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d001      	beq.n	8008f20 <ReadFIFO+0x98>
					return HAL_ERROR;
 8008f1c:	2301      	movs	r3, #1
 8008f1e:	e038      	b.n	8008f92 <ReadFIFO+0x10a>
				}

			if(FlagPress > 9) FlagPress = 0;
 8008f20:	4b1f      	ldr	r3, [pc, #124]	@ (8008fa0 <ReadFIFO+0x118>)
 8008f22:	781b      	ldrb	r3, [r3, #0]
 8008f24:	2b09      	cmp	r3, #9
 8008f26:	d902      	bls.n	8008f2e <ReadFIFO+0xa6>
 8008f28:	4b1d      	ldr	r3, [pc, #116]	@ (8008fa0 <ReadFIFO+0x118>)
 8008f2a:	2200      	movs	r2, #0
 8008f2c:	701a      	strb	r2, [r3, #0]
			//     ,    100.
			//    
			if(ReadData>100){
 8008f2e:	7abb      	ldrb	r3, [r7, #10]
 8008f30:	2b64      	cmp	r3, #100	@ 0x64
 8008f32:	d909      	bls.n	8008f48 <ReadFIFO+0xc0>
				MassPressKey[FlagPress++] = ReadData;
 8008f34:	4b1a      	ldr	r3, [pc, #104]	@ (8008fa0 <ReadFIFO+0x118>)
 8008f36:	781b      	ldrb	r3, [r3, #0]
 8008f38:	1c5a      	adds	r2, r3, #1
 8008f3a:	b2d1      	uxtb	r1, r2
 8008f3c:	4a18      	ldr	r2, [pc, #96]	@ (8008fa0 <ReadFIFO+0x118>)
 8008f3e:	7011      	strb	r1, [r2, #0]
 8008f40:	461a      	mov	r2, r3
 8008f42:	7ab9      	ldrb	r1, [r7, #10]
 8008f44:	4b15      	ldr	r3, [pc, #84]	@ (8008f9c <ReadFIFO+0x114>)
 8008f46:	5499      	strb	r1, [r3, r2]
			}


//			MenuEventPress(ReadData);

		}while(ReadData!=0);
 8008f48:	7abb      	ldrb	r3, [r7, #10]
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d1d9      	bne.n	8008f02 <ReadFIFO+0x7a>
		if(ReadData==0){
 8008f4e:	7abb      	ldrb	r3, [r7, #10]
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d108      	bne.n	8008f66 <ReadFIFO+0xde>
		//    
			MassPressKey[FlagPress] = 0;
 8008f54:	4b12      	ldr	r3, [pc, #72]	@ (8008fa0 <ReadFIFO+0x118>)
 8008f56:	781b      	ldrb	r3, [r3, #0]
 8008f58:	461a      	mov	r2, r3
 8008f5a:	4b10      	ldr	r3, [pc, #64]	@ (8008f9c <ReadFIFO+0x114>)
 8008f5c:	2100      	movs	r1, #0
 8008f5e:	5499      	strb	r1, [r3, r2]
			FlagPress = 0;
 8008f60:	4b0f      	ldr	r3, [pc, #60]	@ (8008fa0 <ReadFIFO+0x118>)
 8008f62:	2200      	movs	r2, #0
 8008f64:	701a      	strb	r2, [r3, #0]
		}

//	4. INT_STAT         .
		DataMas[0] = REG_INT_STAT;
 8008f66:	2302      	movs	r3, #2
 8008f68:	733b      	strb	r3, [r7, #12]
		DataMas[1] = K_INT;
 8008f6a:	2301      	movs	r3, #1
 8008f6c:	737b      	strb	r3, [r7, #13]
		if(HAL_I2C_Master_Transmit(hi2c, (uint16_t)AddrTCA8418, DataMas, 2, (uint32_t)Timeout_I2C_Tr)!= HAL_OK){
 8008f6e:	f107 020c 	add.w	r2, r7, #12
 8008f72:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8008f76:	9300      	str	r3, [sp, #0]
 8008f78:	2302      	movs	r3, #2
 8008f7a:	2168      	movs	r1, #104	@ 0x68
 8008f7c:	6878      	ldr	r0, [r7, #4]
 8008f7e:	f7fa fcdf 	bl	8003940 <HAL_I2C_Master_Transmit>
 8008f82:	4603      	mov	r3, r0
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	d003      	beq.n	8008f90 <ReadFIFO+0x108>
						return HAL_ERROR;
 8008f88:	2301      	movs	r3, #1
 8008f8a:	e002      	b.n	8008f92 <ReadFIFO+0x10a>
		}
	}
	else return HAL_ERROR;
 8008f8c:	2301      	movs	r3, #1
 8008f8e:	e000      	b.n	8008f92 <ReadFIFO+0x10a>
	return HAL_OK;
 8008f90:	2300      	movs	r3, #0
}
 8008f92:	4618      	mov	r0, r3
 8008f94:	3710      	adds	r7, #16
 8008f96:	46bd      	mov	sp, r7
 8008f98:	bd80      	pop	{r7, pc}
 8008f9a:	bf00      	nop
 8008f9c:	200003c0 	.word	0x200003c0
 8008fa0:	200003ca 	.word	0x200003ca

08008fa4 <LoRaMenuInit>:
uint8_t LoRaPower;
uint8_t LoRaBw;
uint8_t LoRaSf;
uint8_t LoRaErrCode;

void LoRaMenuInit(){
 8008fa4:	b480      	push	{r7}
 8008fa6:	b083      	sub	sp, #12
 8008fa8:	af00      	add	r7, sp, #0
	digitNum[0] = 4;
 8008faa:	4b15      	ldr	r3, [pc, #84]	@ (8009000 <LoRaMenuInit+0x5c>)
 8008fac:	2204      	movs	r2, #4
 8008fae:	701a      	strb	r2, [r3, #0]
	digitNum[1] = 3;
 8008fb0:	4b13      	ldr	r3, [pc, #76]	@ (8009000 <LoRaMenuInit+0x5c>)
 8008fb2:	2203      	movs	r2, #3
 8008fb4:	705a      	strb	r2, [r3, #1]
	digitNum[2] = 3;
 8008fb6:	4b12      	ldr	r3, [pc, #72]	@ (8009000 <LoRaMenuInit+0x5c>)
 8008fb8:	2203      	movs	r2, #3
 8008fba:	709a      	strb	r2, [r3, #2]
	digitNum[3] = 5;
 8008fbc:	4b10      	ldr	r3, [pc, #64]	@ (8009000 <LoRaMenuInit+0x5c>)
 8008fbe:	2205      	movs	r2, #5
 8008fc0:	70da      	strb	r2, [r3, #3]
	for(uint32_t i=4; i < DIGIT_LEN; i++){ //DIGIT_LEN
 8008fc2:	2304      	movs	r3, #4
 8008fc4:	607b      	str	r3, [r7, #4]
 8008fc6:	e007      	b.n	8008fd8 <LoRaMenuInit+0x34>
		digitNum[i]=0;
 8008fc8:	4a0d      	ldr	r2, [pc, #52]	@ (8009000 <LoRaMenuInit+0x5c>)
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	4413      	add	r3, r2
 8008fce:	2200      	movs	r2, #0
 8008fd0:	701a      	strb	r2, [r3, #0]
	for(uint32_t i=4; i < DIGIT_LEN; i++){ //DIGIT_LEN
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	3301      	adds	r3, #1
 8008fd6:	607b      	str	r3, [r7, #4]
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	2b05      	cmp	r3, #5
 8008fdc:	d9f4      	bls.n	8008fc8 <LoRaMenuInit+0x24>
	}

	LoRaPower = 5;
 8008fde:	4b09      	ldr	r3, [pc, #36]	@ (8009004 <LoRaMenuInit+0x60>)
 8008fe0:	2205      	movs	r2, #5
 8008fe2:	701a      	strb	r2, [r3, #0]
	LoRaBw = 9;
 8008fe4:	4b08      	ldr	r3, [pc, #32]	@ (8009008 <LoRaMenuInit+0x64>)
 8008fe6:	2209      	movs	r2, #9
 8008fe8:	701a      	strb	r2, [r3, #0]
	LoRaSf = 9;
 8008fea:	4b08      	ldr	r3, [pc, #32]	@ (800900c <LoRaMenuInit+0x68>)
 8008fec:	2209      	movs	r2, #9
 8008fee:	701a      	strb	r2, [r3, #0]
	LoRaErrCode = 2;
 8008ff0:	4b07      	ldr	r3, [pc, #28]	@ (8009010 <LoRaMenuInit+0x6c>)
 8008ff2:	2202      	movs	r2, #2
 8008ff4:	701a      	strb	r2, [r3, #0]
}
 8008ff6:	bf00      	nop
 8008ff8:	370c      	adds	r7, #12
 8008ffa:	46bd      	mov	sp, r7
 8008ffc:	bc80      	pop	{r7}
 8008ffe:	4770      	bx	lr
 8009000:	200003cc 	.word	0x200003cc
 8009004:	200003d3 	.word	0x200003d3
 8009008:	200003d4 	.word	0x200003d4
 800900c:	200003d5 	.word	0x200003d5
 8009010:	200003d6 	.word	0x200003d6

08009014 <printFreqMenu>:

//   

void printFreqMenu(struct PositionMenuStruct *MenuStructOld){
 8009014:	b580      	push	{r7, lr}
 8009016:	b088      	sub	sp, #32
 8009018:	af00      	add	r7, sp, #0
 800901a:	6078      	str	r0, [r7, #4]
	static char freq[] = "Freq:";
	static char ext[] = "";
	char asciiChar[DIGIT_LEN+2];
	char asciiSymb[3];
	int8_t posInvert = -1;
 800901c:	23ff      	movs	r3, #255	@ 0xff
 800901e:	77fb      	strb	r3, [r7, #31]
	char digitInvert = 0;
 8009020:	2300      	movs	r3, #0
 8009022:	77bb      	strb	r3, [r7, #30]
	int32_t NewState = 0;
 8009024:	2300      	movs	r3, #0
 8009026:	61bb      	str	r3, [r7, #24]

	//    ,     
	if((MenuStructOld->PositionMarker == 1) && (MenuStructOld->PressKey == 0) && \
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	685b      	ldr	r3, [r3, #4]
 800902c:	2b01      	cmp	r3, #1
 800902e:	d10e      	bne.n	800904e <printFreqMenu+0x3a>
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	689b      	ldr	r3, [r3, #8]
 8009034:	2b00      	cmp	r3, #0
 8009036:	d10a      	bne.n	800904e <printFreqMenu+0x3a>
			MenuStructOld->NestMenuItem == 0){
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	68db      	ldr	r3, [r3, #12]
	if((MenuStructOld->PositionMarker == 1) && (MenuStructOld->PressKey == 0) && \
 800903c:	2b00      	cmp	r3, #0
 800903e:	d106      	bne.n	800904e <printFreqMenu+0x3a>
		disp1color_DrawString_Invert(1, 0, FONTID_10X16F, (uint8_t*)freq);
 8009040:	4b7f      	ldr	r3, [pc, #508]	@ (8009240 <printFreqMenu+0x22c>)
 8009042:	2201      	movs	r2, #1
 8009044:	2100      	movs	r1, #0
 8009046:	2001      	movs	r0, #1
 8009048:	f001 fb28 	bl	800a69c <disp1color_DrawString_Invert>
 800904c:	e005      	b.n	800905a <printFreqMenu+0x46>
	}
	else{ //  
		disp1color_DrawString(1, 0, FONTID_10X16F, (uint8_t*)freq);
 800904e:	4b7c      	ldr	r3, [pc, #496]	@ (8009240 <printFreqMenu+0x22c>)
 8009050:	2201      	movs	r2, #1
 8009052:	2100      	movs	r1, #0
 8009054:	2001      	movs	r0, #1
 8009056:	f001 fad2 	bl	800a5fe <disp1color_DrawString>
	}

	//         .
	if((MenuStructOld->PositionMarker == 1) && (MenuStructOld->NestMenuItem > 0) ){
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	685b      	ldr	r3, [r3, #4]
 800905e:	2b01      	cmp	r3, #1
 8009060:	d14c      	bne.n	80090fc <printFreqMenu+0xe8>
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	68db      	ldr	r3, [r3, #12]
 8009066:	2b00      	cmp	r3, #0
 8009068:	d048      	beq.n	80090fc <printFreqMenu+0xe8>
		NewState = MenuStructOld->NestPressUP - MenuStructOld->NestPressDown;
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	695a      	ldr	r2, [r3, #20]
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	699b      	ldr	r3, [r3, #24]
 8009072:	1ad3      	subs	r3, r2, r3
 8009074:	61bb      	str	r3, [r7, #24]
		if(NewState!=0){ // .
 8009076:	69bb      	ldr	r3, [r7, #24]
 8009078:	2b00      	cmp	r3, #0
 800907a:	d03f      	beq.n	80090fc <printFreqMenu+0xe8>

			while(NewState>0){
 800907c:	e018      	b.n	80090b0 <printFreqMenu+0x9c>
				NewState --;
 800907e:	69bb      	ldr	r3, [r7, #24]
 8009080:	3b01      	subs	r3, #1
 8009082:	61bb      	str	r3, [r7, #24]
				digitNum[MenuStructOld->NestMenuItem-1]++;
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	68db      	ldr	r3, [r3, #12]
 8009088:	3b01      	subs	r3, #1
 800908a:	4a6e      	ldr	r2, [pc, #440]	@ (8009244 <printFreqMenu+0x230>)
 800908c:	5cd2      	ldrb	r2, [r2, r3]
 800908e:	3201      	adds	r2, #1
 8009090:	b2d1      	uxtb	r1, r2
 8009092:	4a6c      	ldr	r2, [pc, #432]	@ (8009244 <printFreqMenu+0x230>)
 8009094:	54d1      	strb	r1, [r2, r3]
				if(digitNum[MenuStructOld->NestMenuItem-1] >9){
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	68db      	ldr	r3, [r3, #12]
 800909a:	3b01      	subs	r3, #1
 800909c:	4a69      	ldr	r2, [pc, #420]	@ (8009244 <printFreqMenu+0x230>)
 800909e:	5cd3      	ldrb	r3, [r2, r3]
 80090a0:	2b09      	cmp	r3, #9
 80090a2:	d905      	bls.n	80090b0 <printFreqMenu+0x9c>
					digitNum[MenuStructOld->NestMenuItem-1] = 0;
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	68db      	ldr	r3, [r3, #12]
 80090a8:	3b01      	subs	r3, #1
 80090aa:	4a66      	ldr	r2, [pc, #408]	@ (8009244 <printFreqMenu+0x230>)
 80090ac:	2100      	movs	r1, #0
 80090ae:	54d1      	strb	r1, [r2, r3]
			while(NewState>0){
 80090b0:	69bb      	ldr	r3, [r7, #24]
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	dce3      	bgt.n	800907e <printFreqMenu+0x6a>
				}
			}
			while(NewState < 0){
 80090b6:	e018      	b.n	80090ea <printFreqMenu+0xd6>
				NewState ++;
 80090b8:	69bb      	ldr	r3, [r7, #24]
 80090ba:	3301      	adds	r3, #1
 80090bc:	61bb      	str	r3, [r7, #24]
				digitNum[MenuStructOld->NestMenuItem-1]--;
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	68db      	ldr	r3, [r3, #12]
 80090c2:	3b01      	subs	r3, #1
 80090c4:	4a5f      	ldr	r2, [pc, #380]	@ (8009244 <printFreqMenu+0x230>)
 80090c6:	5cd2      	ldrb	r2, [r2, r3]
 80090c8:	3a01      	subs	r2, #1
 80090ca:	b2d1      	uxtb	r1, r2
 80090cc:	4a5d      	ldr	r2, [pc, #372]	@ (8009244 <printFreqMenu+0x230>)
 80090ce:	54d1      	strb	r1, [r2, r3]
				if(digitNum[MenuStructOld->NestMenuItem-1] == 255){
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	68db      	ldr	r3, [r3, #12]
 80090d4:	3b01      	subs	r3, #1
 80090d6:	4a5b      	ldr	r2, [pc, #364]	@ (8009244 <printFreqMenu+0x230>)
 80090d8:	5cd3      	ldrb	r3, [r2, r3]
 80090da:	2bff      	cmp	r3, #255	@ 0xff
 80090dc:	d105      	bne.n	80090ea <printFreqMenu+0xd6>
					digitNum[MenuStructOld->NestMenuItem-1] = 9;
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	68db      	ldr	r3, [r3, #12]
 80090e2:	3b01      	subs	r3, #1
 80090e4:	4a57      	ldr	r2, [pc, #348]	@ (8009244 <printFreqMenu+0x230>)
 80090e6:	2109      	movs	r1, #9
 80090e8:	54d1      	strb	r1, [r2, r3]
			while(NewState < 0){
 80090ea:	69bb      	ldr	r3, [r7, #24]
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	dbe3      	blt.n	80090b8 <printFreqMenu+0xa4>
				}
			}
			MenuStructOld->NestPressUP 	 = 0;
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	2200      	movs	r2, #0
 80090f4:	615a      	str	r2, [r3, #20]
			MenuStructOld->NestPressDown = 0;
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	2200      	movs	r2, #0
 80090fa:	619a      	str	r2, [r3, #24]
		}
	}

	//    
	//     
	for(uint32_t i=0; i < DIGIT_LEN+1; i++){
 80090fc:	2300      	movs	r3, #0
 80090fe:	617b      	str	r3, [r7, #20]
 8009100:	e05d      	b.n	80091be <printFreqMenu+0x1aa>
		if(i!=3){
 8009102:	697b      	ldr	r3, [r7, #20]
 8009104:	2b03      	cmp	r3, #3
 8009106:	d051      	beq.n	80091ac <printFreqMenu+0x198>
			if(i>3) {
 8009108:	697b      	ldr	r3, [r7, #20]
 800910a:	2b03      	cmp	r3, #3
 800910c:	d926      	bls.n	800915c <printFreqMenu+0x148>
				sprintf(asciiChar+i, "%d",digitNum[i-1]); // ??
 800910e:	f107 020c 	add.w	r2, r7, #12
 8009112:	697b      	ldr	r3, [r7, #20]
 8009114:	18d0      	adds	r0, r2, r3
 8009116:	697b      	ldr	r3, [r7, #20]
 8009118:	3b01      	subs	r3, #1
 800911a:	4a4a      	ldr	r2, [pc, #296]	@ (8009244 <printFreqMenu+0x230>)
 800911c:	5cd3      	ldrb	r3, [r2, r3]
 800911e:	461a      	mov	r2, r3
 8009120:	4949      	ldr	r1, [pc, #292]	@ (8009248 <printFreqMenu+0x234>)
 8009122:	f001 fdf5 	bl	800ad10 <siprintf>
				if(((MenuStructOld->NestMenuItem - 1) == (i-1)) && (MenuStructOld->NestMenuItem > 0) \
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	68db      	ldr	r3, [r3, #12]
 800912a:	697a      	ldr	r2, [r7, #20]
 800912c:	429a      	cmp	r2, r3
 800912e:	d143      	bne.n	80091b8 <printFreqMenu+0x1a4>
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	68db      	ldr	r3, [r3, #12]
 8009134:	2b00      	cmp	r3, #0
 8009136:	d03f      	beq.n	80091b8 <printFreqMenu+0x1a4>
						&& (MenuStructOld->PositionMarker ==1 )	){
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	685b      	ldr	r3, [r3, #4]
 800913c:	2b01      	cmp	r3, #1
 800913e:	d13b      	bne.n	80091b8 <printFreqMenu+0x1a4>
					asciiChar[i] = ' ';
 8009140:	f107 020c 	add.w	r2, r7, #12
 8009144:	697b      	ldr	r3, [r7, #20]
 8009146:	4413      	add	r3, r2
 8009148:	2220      	movs	r2, #32
 800914a:	701a      	strb	r2, [r3, #0]
					posInvert = i;
 800914c:	697b      	ldr	r3, [r7, #20]
 800914e:	77fb      	strb	r3, [r7, #31]
					digitInvert = digitNum[i-1];
 8009150:	697b      	ldr	r3, [r7, #20]
 8009152:	3b01      	subs	r3, #1
 8009154:	4a3b      	ldr	r2, [pc, #236]	@ (8009244 <printFreqMenu+0x230>)
 8009156:	5cd3      	ldrb	r3, [r2, r3]
 8009158:	77bb      	strb	r3, [r7, #30]
 800915a:	e02d      	b.n	80091b8 <printFreqMenu+0x1a4>
				}
			}
			else {
				sprintf(asciiChar+i, "%d",digitNum[i]);
 800915c:	f107 020c 	add.w	r2, r7, #12
 8009160:	697b      	ldr	r3, [r7, #20]
 8009162:	18d0      	adds	r0, r2, r3
 8009164:	4a37      	ldr	r2, [pc, #220]	@ (8009244 <printFreqMenu+0x230>)
 8009166:	697b      	ldr	r3, [r7, #20]
 8009168:	4413      	add	r3, r2
 800916a:	781b      	ldrb	r3, [r3, #0]
 800916c:	461a      	mov	r2, r3
 800916e:	4936      	ldr	r1, [pc, #216]	@ (8009248 <printFreqMenu+0x234>)
 8009170:	f001 fdce 	bl	800ad10 <siprintf>
				if(((MenuStructOld->NestMenuItem - 1) == (i)) && (MenuStructOld->NestMenuItem > 0) \
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	68db      	ldr	r3, [r3, #12]
 8009178:	3b01      	subs	r3, #1
 800917a:	697a      	ldr	r2, [r7, #20]
 800917c:	429a      	cmp	r2, r3
 800917e:	d11b      	bne.n	80091b8 <printFreqMenu+0x1a4>
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	68db      	ldr	r3, [r3, #12]
 8009184:	2b00      	cmp	r3, #0
 8009186:	d017      	beq.n	80091b8 <printFreqMenu+0x1a4>
						&& (MenuStructOld->PositionMarker ==1 )){
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	685b      	ldr	r3, [r3, #4]
 800918c:	2b01      	cmp	r3, #1
 800918e:	d113      	bne.n	80091b8 <printFreqMenu+0x1a4>
									asciiChar[i] = ' ';
 8009190:	f107 020c 	add.w	r2, r7, #12
 8009194:	697b      	ldr	r3, [r7, #20]
 8009196:	4413      	add	r3, r2
 8009198:	2220      	movs	r2, #32
 800919a:	701a      	strb	r2, [r3, #0]
									posInvert = i;
 800919c:	697b      	ldr	r3, [r7, #20]
 800919e:	77fb      	strb	r3, [r7, #31]
									digitInvert = digitNum[i];
 80091a0:	4a28      	ldr	r2, [pc, #160]	@ (8009244 <printFreqMenu+0x230>)
 80091a2:	697b      	ldr	r3, [r7, #20]
 80091a4:	4413      	add	r3, r2
 80091a6:	781b      	ldrb	r3, [r3, #0]
 80091a8:	77bb      	strb	r3, [r7, #30]
 80091aa:	e005      	b.n	80091b8 <printFreqMenu+0x1a4>
								}
			}
		}
		else asciiChar[i]=',';
 80091ac:	f107 020c 	add.w	r2, r7, #12
 80091b0:	697b      	ldr	r3, [r7, #20]
 80091b2:	4413      	add	r3, r2
 80091b4:	222c      	movs	r2, #44	@ 0x2c
 80091b6:	701a      	strb	r2, [r3, #0]
	for(uint32_t i=0; i < DIGIT_LEN+1; i++){
 80091b8:	697b      	ldr	r3, [r7, #20]
 80091ba:	3301      	adds	r3, #1
 80091bc:	617b      	str	r3, [r7, #20]
 80091be:	697b      	ldr	r3, [r7, #20]
 80091c0:	2b06      	cmp	r3, #6
 80091c2:	d99e      	bls.n	8009102 <printFreqMenu+0xee>
	}

	//  
	disp1color_DrawString(4*10-3, 0, FONTID_10X16F, (uint8_t*)asciiChar);
 80091c4:	f107 030c 	add.w	r3, r7, #12
 80091c8:	2201      	movs	r2, #1
 80091ca:	2100      	movs	r1, #0
 80091cc:	2025      	movs	r0, #37	@ 0x25
 80091ce:	f001 fa16 	bl	800a5fe <disp1color_DrawString>
	//    
	if(posInvert > -1){
 80091d2:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	db27      	blt.n	800922a <printFreqMenu+0x216>
		sprintf(asciiSymb,"%d", digitInvert);
 80091da:	7fba      	ldrb	r2, [r7, #30]
 80091dc:	f107 0308 	add.w	r3, r7, #8
 80091e0:	4919      	ldr	r1, [pc, #100]	@ (8009248 <printFreqMenu+0x234>)
 80091e2:	4618      	mov	r0, r3
 80091e4:	f001 fd94 	bl	800ad10 <siprintf>
		//     
		if(posInvert>3){
 80091e8:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80091ec:	2b03      	cmp	r3, #3
 80091ee:	dd0e      	ble.n	800920e <printFreqMenu+0x1fa>
			disp1color_DrawString_Invert(4*10 +posInvert*10 - 15 , 0, FONTID_10X16F, (uint8_t*)asciiSymb);
 80091f0:	7ffb      	ldrb	r3, [r7, #31]
 80091f2:	461a      	mov	r2, r3
 80091f4:	0092      	lsls	r2, r2, #2
 80091f6:	4413      	add	r3, r2
 80091f8:	005b      	lsls	r3, r3, #1
 80091fa:	b2db      	uxtb	r3, r3
 80091fc:	3319      	adds	r3, #25
 80091fe:	b2d8      	uxtb	r0, r3
 8009200:	f107 0308 	add.w	r3, r7, #8
 8009204:	2201      	movs	r2, #1
 8009206:	2100      	movs	r1, #0
 8009208:	f001 fa48 	bl	800a69c <disp1color_DrawString_Invert>
 800920c:	e00d      	b.n	800922a <printFreqMenu+0x216>
		}
		else{
			disp1color_DrawString_Invert(4*10  + posInvert*10 -5 , 0, FONTID_10X16F, (uint8_t*)asciiSymb);
 800920e:	7ffb      	ldrb	r3, [r7, #31]
 8009210:	461a      	mov	r2, r3
 8009212:	0092      	lsls	r2, r2, #2
 8009214:	4413      	add	r3, r2
 8009216:	005b      	lsls	r3, r3, #1
 8009218:	b2db      	uxtb	r3, r3
 800921a:	3323      	adds	r3, #35	@ 0x23
 800921c:	b2d8      	uxtb	r0, r3
 800921e:	f107 0308 	add.w	r3, r7, #8
 8009222:	2201      	movs	r2, #1
 8009224:	2100      	movs	r1, #0
 8009226:	f001 fa39 	bl	800a69c <disp1color_DrawString_Invert>
		}
	}

	// 
	disp1color_DrawString(4*10 + 6*10 -4, 0, FONTID_10X16F, (uint8_t*)ext);
 800922a:	4b08      	ldr	r3, [pc, #32]	@ (800924c <printFreqMenu+0x238>)
 800922c:	2201      	movs	r2, #1
 800922e:	2100      	movs	r1, #0
 8009230:	2060      	movs	r0, #96	@ 0x60
 8009232:	f001 f9e4 	bl	800a5fe <disp1color_DrawString>
}
 8009236:	bf00      	nop
 8009238:	3720      	adds	r7, #32
 800923a:	46bd      	mov	sp, r7
 800923c:	bd80      	pop	{r7, pc}
 800923e:	bf00      	nop
 8009240:	20000014 	.word	0x20000014
 8009244:	200003cc 	.word	0x200003cc
 8009248:	0800b7d0 	.word	0x0800b7d0
 800924c:	2000001c 	.word	0x2000001c

08009250 <printPowerMenu>:


//  .
void printPowerMenu(struct PositionMenuStruct *MenuStructOld){
 8009250:	b580      	push	{r7, lr}
 8009252:	b084      	sub	sp, #16
 8009254:	af00      	add	r7, sp, #0
 8009256:	6078      	str	r0, [r7, #4]
	char asciiChar[2];
	static char menu[] = "Power:";
	static char exten[] = "dBm";
	int32_t NewState = 0;
 8009258:	2300      	movs	r3, #0
 800925a:	60fb      	str	r3, [r7, #12]

	//    ,     
	if((MenuStructOld->PositionMarker == 2) && (MenuStructOld->PressKey == 0) && \
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	685b      	ldr	r3, [r3, #4]
 8009260:	2b02      	cmp	r3, #2
 8009262:	d10e      	bne.n	8009282 <printPowerMenu+0x32>
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	689b      	ldr	r3, [r3, #8]
 8009268:	2b00      	cmp	r3, #0
 800926a:	d10a      	bne.n	8009282 <printPowerMenu+0x32>
			(MenuStructOld->NestMenuItem == 0)){
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	68db      	ldr	r3, [r3, #12]
	if((MenuStructOld->PositionMarker == 2) && (MenuStructOld->PressKey == 0) && \
 8009270:	2b00      	cmp	r3, #0
 8009272:	d106      	bne.n	8009282 <printPowerMenu+0x32>
			disp1color_DrawString_Invert(1, 18, FONTID_10X16F, (uint8_t*)menu);
 8009274:	4b41      	ldr	r3, [pc, #260]	@ (800937c <printPowerMenu+0x12c>)
 8009276:	2201      	movs	r2, #1
 8009278:	2112      	movs	r1, #18
 800927a:	2001      	movs	r0, #1
 800927c:	f001 fa0e 	bl	800a69c <disp1color_DrawString_Invert>
 8009280:	e005      	b.n	800928e <printPowerMenu+0x3e>
	}
	else{ //  ,   .
			disp1color_DrawString(1, 18, FONTID_10X16F, (uint8_t*)menu);
 8009282:	4b3e      	ldr	r3, [pc, #248]	@ (800937c <printPowerMenu+0x12c>)
 8009284:	2201      	movs	r2, #1
 8009286:	2112      	movs	r1, #18
 8009288:	2001      	movs	r0, #1
 800928a:	f001 f9b8 	bl	800a5fe <disp1color_DrawString>
	}

	if(MenuStructOld->PositionMarker ==2){
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	685b      	ldr	r3, [r3, #4]
 8009292:	2b02      	cmp	r3, #2
 8009294:	d109      	bne.n	80092aa <printPowerMenu+0x5a>
		if(MenuStructOld->NestMenuItem >1){
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	68db      	ldr	r3, [r3, #12]
 800929a:	2b01      	cmp	r3, #1
 800929c:	d905      	bls.n	80092aa <printPowerMenu+0x5a>
			MenuStructOld->NestMenuItem =0;
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	2200      	movs	r2, #0
 80092a2:	60da      	str	r2, [r3, #12]
			MenuStructOld->PressKey = 0;
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	2200      	movs	r2, #0
 80092a8:	609a      	str	r2, [r3, #8]
		}
	}


	if((MenuStructOld->PositionMarker == 2) && (MenuStructOld->NestMenuItem > 0) ){
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	685b      	ldr	r3, [r3, #4]
 80092ae:	2b02      	cmp	r3, #2
 80092b0:	d13a      	bne.n	8009328 <printPowerMenu+0xd8>
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	68db      	ldr	r3, [r3, #12]
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d036      	beq.n	8009328 <printPowerMenu+0xd8>
			NewState = MenuStructOld->NestPressUP - MenuStructOld->NestPressDown;
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	695a      	ldr	r2, [r3, #20]
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	699b      	ldr	r3, [r3, #24]
 80092c2:	1ad3      	subs	r3, r2, r3
 80092c4:	60fb      	str	r3, [r7, #12]
			if(NewState!=0){ // .
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d02d      	beq.n	8009328 <printPowerMenu+0xd8>

				while(NewState>0){
 80092cc:	e00f      	b.n	80092ee <printPowerMenu+0x9e>
					NewState --;
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	3b01      	subs	r3, #1
 80092d2:	60fb      	str	r3, [r7, #12]
					LoRaPower++;
 80092d4:	4b2a      	ldr	r3, [pc, #168]	@ (8009380 <printPowerMenu+0x130>)
 80092d6:	781b      	ldrb	r3, [r3, #0]
 80092d8:	3301      	adds	r3, #1
 80092da:	b2da      	uxtb	r2, r3
 80092dc:	4b28      	ldr	r3, [pc, #160]	@ (8009380 <printPowerMenu+0x130>)
 80092de:	701a      	strb	r2, [r3, #0]
					if(LoRaPower >17){
 80092e0:	4b27      	ldr	r3, [pc, #156]	@ (8009380 <printPowerMenu+0x130>)
 80092e2:	781b      	ldrb	r3, [r3, #0]
 80092e4:	2b11      	cmp	r3, #17
 80092e6:	d902      	bls.n	80092ee <printPowerMenu+0x9e>
						LoRaPower = 5;
 80092e8:	4b25      	ldr	r3, [pc, #148]	@ (8009380 <printPowerMenu+0x130>)
 80092ea:	2205      	movs	r2, #5
 80092ec:	701a      	strb	r2, [r3, #0]
				while(NewState>0){
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	dcec      	bgt.n	80092ce <printPowerMenu+0x7e>
					}
				}
				while(NewState < 0){
 80092f4:	e00f      	b.n	8009316 <printPowerMenu+0xc6>
					NewState ++;
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	3301      	adds	r3, #1
 80092fa:	60fb      	str	r3, [r7, #12]
					LoRaPower--;
 80092fc:	4b20      	ldr	r3, [pc, #128]	@ (8009380 <printPowerMenu+0x130>)
 80092fe:	781b      	ldrb	r3, [r3, #0]
 8009300:	3b01      	subs	r3, #1
 8009302:	b2da      	uxtb	r2, r3
 8009304:	4b1e      	ldr	r3, [pc, #120]	@ (8009380 <printPowerMenu+0x130>)
 8009306:	701a      	strb	r2, [r3, #0]
					if(LoRaPower < 5){
 8009308:	4b1d      	ldr	r3, [pc, #116]	@ (8009380 <printPowerMenu+0x130>)
 800930a:	781b      	ldrb	r3, [r3, #0]
 800930c:	2b04      	cmp	r3, #4
 800930e:	d802      	bhi.n	8009316 <printPowerMenu+0xc6>
						LoRaPower = 17;
 8009310:	4b1b      	ldr	r3, [pc, #108]	@ (8009380 <printPowerMenu+0x130>)
 8009312:	2211      	movs	r2, #17
 8009314:	701a      	strb	r2, [r3, #0]
				while(NewState < 0){
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	2b00      	cmp	r3, #0
 800931a:	dbec      	blt.n	80092f6 <printPowerMenu+0xa6>
					}
				}
				MenuStructOld->NestPressUP 	 = 0;
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	2200      	movs	r2, #0
 8009320:	615a      	str	r2, [r3, #20]
				MenuStructOld->NestPressDown = 0;
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	2200      	movs	r2, #0
 8009326:	619a      	str	r2, [r3, #24]

			}
		}
	sprintf(asciiChar, "%d",LoRaPower);
 8009328:	4b15      	ldr	r3, [pc, #84]	@ (8009380 <printPowerMenu+0x130>)
 800932a:	781b      	ldrb	r3, [r3, #0]
 800932c:	461a      	mov	r2, r3
 800932e:	f107 0308 	add.w	r3, r7, #8
 8009332:	4914      	ldr	r1, [pc, #80]	@ (8009384 <printPowerMenu+0x134>)
 8009334:	4618      	mov	r0, r3
 8009336:	f001 fceb 	bl	800ad10 <siprintf>
	//  
//	(MenuStructOld->PressKey ==1) &&
	if((MenuStructOld->NestMenuItem > 0) \
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	68db      	ldr	r3, [r3, #12]
 800933e:	2b00      	cmp	r3, #0
 8009340:	d00b      	beq.n	800935a <printPowerMenu+0x10a>
			&& (MenuStructOld->PositionMarker ==2) ){
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	685b      	ldr	r3, [r3, #4]
 8009346:	2b02      	cmp	r3, #2
 8009348:	d107      	bne.n	800935a <printPowerMenu+0x10a>
		disp1color_DrawString_Invert(5*10 + 2, 18, FONTID_10X16F, (uint8_t*)asciiChar);
 800934a:	f107 0308 	add.w	r3, r7, #8
 800934e:	2201      	movs	r2, #1
 8009350:	2112      	movs	r1, #18
 8009352:	2034      	movs	r0, #52	@ 0x34
 8009354:	f001 f9a2 	bl	800a69c <disp1color_DrawString_Invert>
 8009358:	e006      	b.n	8009368 <printPowerMenu+0x118>
	}
	else {
		disp1color_DrawString(5*10 + 2 , 18, FONTID_10X16F, (uint8_t*)asciiChar);
 800935a:	f107 0308 	add.w	r3, r7, #8
 800935e:	2201      	movs	r2, #1
 8009360:	2112      	movs	r1, #18
 8009362:	2034      	movs	r0, #52	@ 0x34
 8009364:	f001 f94b 	bl	800a5fe <disp1color_DrawString>
	}
	// 
	disp1color_DrawString(5*10 + 2*10 +2 , 18, FONTID_10X16F, (uint8_t*)exten);
 8009368:	4b07      	ldr	r3, [pc, #28]	@ (8009388 <printPowerMenu+0x138>)
 800936a:	2201      	movs	r2, #1
 800936c:	2112      	movs	r1, #18
 800936e:	2048      	movs	r0, #72	@ 0x48
 8009370:	f001 f945 	bl	800a5fe <disp1color_DrawString>
}
 8009374:	bf00      	nop
 8009376:	3710      	adds	r7, #16
 8009378:	46bd      	mov	sp, r7
 800937a:	bd80      	pop	{r7, pc}
 800937c:	20000020 	.word	0x20000020
 8009380:	200003d3 	.word	0x200003d3
 8009384:	0800b7d0 	.word	0x0800b7d0
 8009388:	20000028 	.word	0x20000028

0800938c <printSignalBw>:

void printSignalBw(struct PositionMenuStruct *MenuStructOld){
 800938c:	b580      	push	{r7, lr}
 800938e:	b084      	sub	sp, #16
 8009390:	af00      	add	r7, sp, #0
 8009392:	6078      	str	r0, [r7, #4]
	static char BwMenu[] = "Bw:";
	static char *Exten2[] = { "7,8", "10,4", "15,6", "20,8", "31,2",
					   "41,6", "62,5", "125","250", "500", "" };
	int32_t NewState = 0;
 8009394:	2300      	movs	r3, #0
 8009396:	60fb      	str	r3, [r7, #12]


	//    ,     
	if((MenuStructOld->PositionMarker == 3) && (MenuStructOld->PressKey == 0) && \
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	685b      	ldr	r3, [r3, #4]
 800939c:	2b03      	cmp	r3, #3
 800939e:	d10e      	bne.n	80093be <printSignalBw+0x32>
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	689b      	ldr	r3, [r3, #8]
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	d10a      	bne.n	80093be <printSignalBw+0x32>
			(MenuStructOld->NestMenuItem == 0)){
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	68db      	ldr	r3, [r3, #12]
	if((MenuStructOld->PositionMarker == 3) && (MenuStructOld->PressKey == 0) && \
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d106      	bne.n	80093be <printSignalBw+0x32>
			disp1color_DrawString_Invert(1, 36, FONTID_10X16F, (uint8_t*)BwMenu);
 80093b0:	4b41      	ldr	r3, [pc, #260]	@ (80094b8 <printSignalBw+0x12c>)
 80093b2:	2201      	movs	r2, #1
 80093b4:	2124      	movs	r1, #36	@ 0x24
 80093b6:	2001      	movs	r0, #1
 80093b8:	f001 f970 	bl	800a69c <disp1color_DrawString_Invert>
 80093bc:	e005      	b.n	80093ca <printSignalBw+0x3e>
	}
	else{ //  ,   .
			disp1color_DrawString(1, 36, FONTID_10X16F, (uint8_t*)BwMenu);
 80093be:	4b3e      	ldr	r3, [pc, #248]	@ (80094b8 <printSignalBw+0x12c>)
 80093c0:	2201      	movs	r2, #1
 80093c2:	2124      	movs	r1, #36	@ 0x24
 80093c4:	2001      	movs	r0, #1
 80093c6:	f001 f91a 	bl	800a5fe <disp1color_DrawString>
	}

	if(MenuStructOld->PositionMarker == 3){
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	685b      	ldr	r3, [r3, #4]
 80093ce:	2b03      	cmp	r3, #3
 80093d0:	d109      	bne.n	80093e6 <printSignalBw+0x5a>
		if(MenuStructOld->NestMenuItem >1){
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	68db      	ldr	r3, [r3, #12]
 80093d6:	2b01      	cmp	r3, #1
 80093d8:	d905      	bls.n	80093e6 <printSignalBw+0x5a>
			MenuStructOld->NestMenuItem =0;
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	2200      	movs	r2, #0
 80093de:	60da      	str	r2, [r3, #12]
			MenuStructOld->PressKey = 0;
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	2200      	movs	r2, #0
 80093e4:	609a      	str	r2, [r3, #8]
		}
	}

	if((MenuStructOld->PositionMarker == 3) && (MenuStructOld->NestMenuItem > 0) ){
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	685b      	ldr	r3, [r3, #4]
 80093ea:	2b03      	cmp	r3, #3
 80093ec:	d13a      	bne.n	8009464 <printSignalBw+0xd8>
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	68db      	ldr	r3, [r3, #12]
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	d036      	beq.n	8009464 <printSignalBw+0xd8>
			NewState = MenuStructOld->NestPressUP - MenuStructOld->NestPressDown;
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	695a      	ldr	r2, [r3, #20]
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	699b      	ldr	r3, [r3, #24]
 80093fe:	1ad3      	subs	r3, r2, r3
 8009400:	60fb      	str	r3, [r7, #12]
			if(NewState!=0){ // .
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	2b00      	cmp	r3, #0
 8009406:	d02d      	beq.n	8009464 <printSignalBw+0xd8>

				while(NewState>0){
 8009408:	e00f      	b.n	800942a <printSignalBw+0x9e>
					NewState --;
 800940a:	68fb      	ldr	r3, [r7, #12]
 800940c:	3b01      	subs	r3, #1
 800940e:	60fb      	str	r3, [r7, #12]
					LoRaBw++;
 8009410:	4b2a      	ldr	r3, [pc, #168]	@ (80094bc <printSignalBw+0x130>)
 8009412:	781b      	ldrb	r3, [r3, #0]
 8009414:	3301      	adds	r3, #1
 8009416:	b2da      	uxtb	r2, r3
 8009418:	4b28      	ldr	r3, [pc, #160]	@ (80094bc <printSignalBw+0x130>)
 800941a:	701a      	strb	r2, [r3, #0]
					if(LoRaBw > 9){
 800941c:	4b27      	ldr	r3, [pc, #156]	@ (80094bc <printSignalBw+0x130>)
 800941e:	781b      	ldrb	r3, [r3, #0]
 8009420:	2b09      	cmp	r3, #9
 8009422:	d902      	bls.n	800942a <printSignalBw+0x9e>
						LoRaBw = 0;
 8009424:	4b25      	ldr	r3, [pc, #148]	@ (80094bc <printSignalBw+0x130>)
 8009426:	2200      	movs	r2, #0
 8009428:	701a      	strb	r2, [r3, #0]
				while(NewState>0){
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	2b00      	cmp	r3, #0
 800942e:	dcec      	bgt.n	800940a <printSignalBw+0x7e>
					}
				}
				while(NewState < 0){
 8009430:	e00f      	b.n	8009452 <printSignalBw+0xc6>
					NewState ++;
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	3301      	adds	r3, #1
 8009436:	60fb      	str	r3, [r7, #12]
					LoRaBw--;
 8009438:	4b20      	ldr	r3, [pc, #128]	@ (80094bc <printSignalBw+0x130>)
 800943a:	781b      	ldrb	r3, [r3, #0]
 800943c:	3b01      	subs	r3, #1
 800943e:	b2da      	uxtb	r2, r3
 8009440:	4b1e      	ldr	r3, [pc, #120]	@ (80094bc <printSignalBw+0x130>)
 8009442:	701a      	strb	r2, [r3, #0]
					if(LoRaBw == 255){
 8009444:	4b1d      	ldr	r3, [pc, #116]	@ (80094bc <printSignalBw+0x130>)
 8009446:	781b      	ldrb	r3, [r3, #0]
 8009448:	2bff      	cmp	r3, #255	@ 0xff
 800944a:	d102      	bne.n	8009452 <printSignalBw+0xc6>
						LoRaBw = 9;
 800944c:	4b1b      	ldr	r3, [pc, #108]	@ (80094bc <printSignalBw+0x130>)
 800944e:	2209      	movs	r2, #9
 8009450:	701a      	strb	r2, [r3, #0]
				while(NewState < 0){
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	2b00      	cmp	r3, #0
 8009456:	dbec      	blt.n	8009432 <printSignalBw+0xa6>
					}
				}
				MenuStructOld->NestPressUP 	 = 0;
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	2200      	movs	r2, #0
 800945c:	615a      	str	r2, [r3, #20]
				MenuStructOld->NestPressDown = 0;
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	2200      	movs	r2, #0
 8009462:	619a      	str	r2, [r3, #24]

			}
		}
	//  
	if((MenuStructOld->NestMenuItem > 0) \
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	68db      	ldr	r3, [r3, #12]
 8009468:	2b00      	cmp	r3, #0
 800946a:	d00f      	beq.n	800948c <printSignalBw+0x100>
				&& (MenuStructOld->PositionMarker == 3) ){
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	685b      	ldr	r3, [r3, #4]
 8009470:	2b03      	cmp	r3, #3
 8009472:	d10b      	bne.n	800948c <printSignalBw+0x100>
		disp1color_DrawString_Invert(4*10 + 2, 36, FONTID_10X16F, \
 8009474:	4b11      	ldr	r3, [pc, #68]	@ (80094bc <printSignalBw+0x130>)
 8009476:	781b      	ldrb	r3, [r3, #0]
 8009478:	461a      	mov	r2, r3
				(uint8_t*)(Exten2[LoRaBw]));
 800947a:	4b11      	ldr	r3, [pc, #68]	@ (80094c0 <printSignalBw+0x134>)
 800947c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
		disp1color_DrawString_Invert(4*10 + 2, 36, FONTID_10X16F, \
 8009480:	2201      	movs	r2, #1
 8009482:	2124      	movs	r1, #36	@ 0x24
 8009484:	202a      	movs	r0, #42	@ 0x2a
 8009486:	f001 f909 	bl	800a69c <disp1color_DrawString_Invert>
 800948a:	e00a      	b.n	80094a2 <printSignalBw+0x116>
	}
	else {
		disp1color_DrawString(4*10 , 36, FONTID_10X16F, \
 800948c:	4b0b      	ldr	r3, [pc, #44]	@ (80094bc <printSignalBw+0x130>)
 800948e:	781b      	ldrb	r3, [r3, #0]
 8009490:	461a      	mov	r2, r3
				(uint8_t*)(Exten2[LoRaBw]));
 8009492:	4b0b      	ldr	r3, [pc, #44]	@ (80094c0 <printSignalBw+0x134>)
 8009494:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
		disp1color_DrawString(4*10 , 36, FONTID_10X16F, \
 8009498:	2201      	movs	r2, #1
 800949a:	2124      	movs	r1, #36	@ 0x24
 800949c:	2028      	movs	r0, #40	@ 0x28
 800949e:	f001 f8ae 	bl	800a5fe <disp1color_DrawString>
	}
	// 
	disp1color_DrawString(4*10 + 4*10 + 2 , 36 , FONTID_10X16F, (uint8_t*)(Exten2[10]));
 80094a2:	4b07      	ldr	r3, [pc, #28]	@ (80094c0 <printSignalBw+0x134>)
 80094a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094a6:	2201      	movs	r2, #1
 80094a8:	2124      	movs	r1, #36	@ 0x24
 80094aa:	2052      	movs	r0, #82	@ 0x52
 80094ac:	f001 f8a7 	bl	800a5fe <disp1color_DrawString>

}
 80094b0:	bf00      	nop
 80094b2:	3710      	adds	r7, #16
 80094b4:	46bd      	mov	sp, r7
 80094b6:	bd80      	pop	{r7, pc}
 80094b8:	2000002c 	.word	0x2000002c
 80094bc:	200003d4 	.word	0x200003d4
 80094c0:	20000030 	.word	0x20000030

080094c4 <printSfMenu>:

void printSfMenu( struct PositionMenuStruct *MenuStructOld){
 80094c4:	b580      	push	{r7, lr}
 80094c6:	b086      	sub	sp, #24
 80094c8:	af00      	add	r7, sp, #0
 80094ca:	6078      	str	r0, [r7, #4]
	static char CharSF[] = "SF:";
	static char Exten3[] = "chips";
	int32_t NewState;
	char asciiSymb[2];
	int digitPrint = 1;
 80094cc:	2301      	movs	r3, #1
 80094ce:	613b      	str	r3, [r7, #16]

	digitPrint = digitPrint << LoRaSf;
 80094d0:	4b4c      	ldr	r3, [pc, #304]	@ (8009604 <printSfMenu+0x140>)
 80094d2:	781b      	ldrb	r3, [r3, #0]
 80094d4:	461a      	mov	r2, r3
 80094d6:	693b      	ldr	r3, [r7, #16]
 80094d8:	4093      	lsls	r3, r2
 80094da:	613b      	str	r3, [r7, #16]
	sprintf(asciiSymb,"%d", digitPrint);
 80094dc:	f107 030c 	add.w	r3, r7, #12
 80094e0:	693a      	ldr	r2, [r7, #16]
 80094e2:	4949      	ldr	r1, [pc, #292]	@ (8009608 <printSfMenu+0x144>)
 80094e4:	4618      	mov	r0, r3
 80094e6:	f001 fc13 	bl	800ad10 <siprintf>

	//    ,     
	if((MenuStructOld->PositionMarker == 1) && (MenuStructOld->PressKey == 0) && \
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	685b      	ldr	r3, [r3, #4]
 80094ee:	2b01      	cmp	r3, #1
 80094f0:	d10e      	bne.n	8009510 <printSfMenu+0x4c>
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	689b      	ldr	r3, [r3, #8]
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d10a      	bne.n	8009510 <printSfMenu+0x4c>
			(MenuStructOld->NestMenuItem == 0)){
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	68db      	ldr	r3, [r3, #12]
	if((MenuStructOld->PositionMarker == 1) && (MenuStructOld->PressKey == 0) && \
 80094fe:	2b00      	cmp	r3, #0
 8009500:	d106      	bne.n	8009510 <printSfMenu+0x4c>
			disp1color_DrawString_Invert(1, 0, FONTID_10X16F, (uint8_t*)CharSF);
 8009502:	4b42      	ldr	r3, [pc, #264]	@ (800960c <printSfMenu+0x148>)
 8009504:	2201      	movs	r2, #1
 8009506:	2100      	movs	r1, #0
 8009508:	2001      	movs	r0, #1
 800950a:	f001 f8c7 	bl	800a69c <disp1color_DrawString_Invert>
 800950e:	e005      	b.n	800951c <printSfMenu+0x58>
	}
	else{ //  ,   .
			disp1color_DrawString(1, 0, FONTID_10X16F, (uint8_t*)CharSF);
 8009510:	4b3e      	ldr	r3, [pc, #248]	@ (800960c <printSfMenu+0x148>)
 8009512:	2201      	movs	r2, #1
 8009514:	2100      	movs	r1, #0
 8009516:	2001      	movs	r0, #1
 8009518:	f001 f871 	bl	800a5fe <disp1color_DrawString>
	}

	if(MenuStructOld->PositionMarker == 1){
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	685b      	ldr	r3, [r3, #4]
 8009520:	2b01      	cmp	r3, #1
 8009522:	d109      	bne.n	8009538 <printSfMenu+0x74>
		if(MenuStructOld->NestMenuItem >1){
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	68db      	ldr	r3, [r3, #12]
 8009528:	2b01      	cmp	r3, #1
 800952a:	d905      	bls.n	8009538 <printSfMenu+0x74>
			MenuStructOld->NestMenuItem =0;
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	2200      	movs	r2, #0
 8009530:	60da      	str	r2, [r3, #12]
			MenuStructOld->PressKey = 0;
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	2200      	movs	r2, #0
 8009536:	609a      	str	r2, [r3, #8]
		}
	}

	if((MenuStructOld->PositionMarker == 1) && (MenuStructOld->NestMenuItem > 0) ){
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	685b      	ldr	r3, [r3, #4]
 800953c:	2b01      	cmp	r3, #1
 800953e:	d13a      	bne.n	80095b6 <printSfMenu+0xf2>
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	68db      	ldr	r3, [r3, #12]
 8009544:	2b00      	cmp	r3, #0
 8009546:	d036      	beq.n	80095b6 <printSfMenu+0xf2>
			NewState = MenuStructOld->NestPressUP - MenuStructOld->NestPressDown;
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	695a      	ldr	r2, [r3, #20]
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	699b      	ldr	r3, [r3, #24]
 8009550:	1ad3      	subs	r3, r2, r3
 8009552:	617b      	str	r3, [r7, #20]
			if(NewState!=0){ // .
 8009554:	697b      	ldr	r3, [r7, #20]
 8009556:	2b00      	cmp	r3, #0
 8009558:	d02d      	beq.n	80095b6 <printSfMenu+0xf2>

				while(NewState>0){
 800955a:	e00f      	b.n	800957c <printSfMenu+0xb8>
					NewState --;
 800955c:	697b      	ldr	r3, [r7, #20]
 800955e:	3b01      	subs	r3, #1
 8009560:	617b      	str	r3, [r7, #20]
					LoRaSf++;
 8009562:	4b28      	ldr	r3, [pc, #160]	@ (8009604 <printSfMenu+0x140>)
 8009564:	781b      	ldrb	r3, [r3, #0]
 8009566:	3301      	adds	r3, #1
 8009568:	b2da      	uxtb	r2, r3
 800956a:	4b26      	ldr	r3, [pc, #152]	@ (8009604 <printSfMenu+0x140>)
 800956c:	701a      	strb	r2, [r3, #0]
					if(LoRaSf > 12){
 800956e:	4b25      	ldr	r3, [pc, #148]	@ (8009604 <printSfMenu+0x140>)
 8009570:	781b      	ldrb	r3, [r3, #0]
 8009572:	2b0c      	cmp	r3, #12
 8009574:	d902      	bls.n	800957c <printSfMenu+0xb8>
						LoRaSf = 6;
 8009576:	4b23      	ldr	r3, [pc, #140]	@ (8009604 <printSfMenu+0x140>)
 8009578:	2206      	movs	r2, #6
 800957a:	701a      	strb	r2, [r3, #0]
				while(NewState>0){
 800957c:	697b      	ldr	r3, [r7, #20]
 800957e:	2b00      	cmp	r3, #0
 8009580:	dcec      	bgt.n	800955c <printSfMenu+0x98>
					}
				}
				while(NewState < 0){
 8009582:	e00f      	b.n	80095a4 <printSfMenu+0xe0>
					NewState ++;
 8009584:	697b      	ldr	r3, [r7, #20]
 8009586:	3301      	adds	r3, #1
 8009588:	617b      	str	r3, [r7, #20]
					LoRaSf--;
 800958a:	4b1e      	ldr	r3, [pc, #120]	@ (8009604 <printSfMenu+0x140>)
 800958c:	781b      	ldrb	r3, [r3, #0]
 800958e:	3b01      	subs	r3, #1
 8009590:	b2da      	uxtb	r2, r3
 8009592:	4b1c      	ldr	r3, [pc, #112]	@ (8009604 <printSfMenu+0x140>)
 8009594:	701a      	strb	r2, [r3, #0]
					if(LoRaSf < 6){
 8009596:	4b1b      	ldr	r3, [pc, #108]	@ (8009604 <printSfMenu+0x140>)
 8009598:	781b      	ldrb	r3, [r3, #0]
 800959a:	2b05      	cmp	r3, #5
 800959c:	d802      	bhi.n	80095a4 <printSfMenu+0xe0>
						LoRaSf = 12;
 800959e:	4b19      	ldr	r3, [pc, #100]	@ (8009604 <printSfMenu+0x140>)
 80095a0:	220c      	movs	r2, #12
 80095a2:	701a      	strb	r2, [r3, #0]
				while(NewState < 0){
 80095a4:	697b      	ldr	r3, [r7, #20]
 80095a6:	2b00      	cmp	r3, #0
 80095a8:	dbec      	blt.n	8009584 <printSfMenu+0xc0>
					}
				}
				MenuStructOld->NestPressUP 	 = 0;
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	2200      	movs	r2, #0
 80095ae:	615a      	str	r2, [r3, #20]
				MenuStructOld->NestPressDown = 0;
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	2200      	movs	r2, #0
 80095b4:	619a      	str	r2, [r3, #24]

			}
	}
			//  
			if((MenuStructOld->NestMenuItem > 0) \
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	68db      	ldr	r3, [r3, #12]
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	d011      	beq.n	80095e2 <printSfMenu+0x11e>
					&& (MenuStructOld->PositionMarker == 1) ){
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	685b      	ldr	r3, [r3, #4]
 80095c2:	2b01      	cmp	r3, #1
 80095c4:	d10d      	bne.n	80095e2 <printSfMenu+0x11e>
				digitPrint = digitPrint << LoRaSf;
 80095c6:	4b0f      	ldr	r3, [pc, #60]	@ (8009604 <printSfMenu+0x140>)
 80095c8:	781b      	ldrb	r3, [r3, #0]
 80095ca:	461a      	mov	r2, r3
 80095cc:	693b      	ldr	r3, [r7, #16]
 80095ce:	4093      	lsls	r3, r2
 80095d0:	613b      	str	r3, [r7, #16]
				disp1color_DrawString_Invert(3*10 +2 , 0, FONTID_10X16F, (uint8_t*) asciiSymb);
 80095d2:	f107 030c 	add.w	r3, r7, #12
 80095d6:	2201      	movs	r2, #1
 80095d8:	2100      	movs	r1, #0
 80095da:	2020      	movs	r0, #32
 80095dc:	f001 f85e 	bl	800a69c <disp1color_DrawString_Invert>
 80095e0:	e006      	b.n	80095f0 <printSfMenu+0x12c>
			}
			else {
				disp1color_DrawString(3*10 +2 , 0, FONTID_10X16F, (uint8_t*) asciiSymb);
 80095e2:	f107 030c 	add.w	r3, r7, #12
 80095e6:	2201      	movs	r2, #1
 80095e8:	2100      	movs	r1, #0
 80095ea:	2020      	movs	r0, #32
 80095ec:	f001 f807 	bl	800a5fe <disp1color_DrawString>
			}
			// 
			disp1color_DrawString(3*10 + 4*10 + 2 ,0 , FONTID_10X16F, (uint8_t*)Exten3);
 80095f0:	4b07      	ldr	r3, [pc, #28]	@ (8009610 <printSfMenu+0x14c>)
 80095f2:	2201      	movs	r2, #1
 80095f4:	2100      	movs	r1, #0
 80095f6:	2048      	movs	r0, #72	@ 0x48
 80095f8:	f001 f801 	bl	800a5fe <disp1color_DrawString>
}
 80095fc:	bf00      	nop
 80095fe:	3718      	adds	r7, #24
 8009600:	46bd      	mov	sp, r7
 8009602:	bd80      	pop	{r7, pc}
 8009604:	200003d5 	.word	0x200003d5
 8009608:	0800b7d0 	.word	0x0800b7d0
 800960c:	2000005c 	.word	0x2000005c
 8009610:	20000060 	.word	0x20000060

08009614 <printErrCod>:

void printErrCod(struct PositionMenuStruct *MenuStructOld){
 8009614:	b580      	push	{r7, lr}
 8009616:	b084      	sub	sp, #16
 8009618:	af00      	add	r7, sp, #0
 800961a:	6078      	str	r0, [r7, #4]
	static char *Exten4[] = { "4/5", "4/6","4/7", "4/8" };
	int32_t NewState;


	//    ,     
	if((MenuStructOld->PositionMarker == 2) && (MenuStructOld->PressKey == 0) && \
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	685b      	ldr	r3, [r3, #4]
 8009620:	2b02      	cmp	r3, #2
 8009622:	d10e      	bne.n	8009642 <printErrCod+0x2e>
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	689b      	ldr	r3, [r3, #8]
 8009628:	2b00      	cmp	r3, #0
 800962a:	d10a      	bne.n	8009642 <printErrCod+0x2e>
			(MenuStructOld->NestMenuItem == 0)){
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	68db      	ldr	r3, [r3, #12]
	if((MenuStructOld->PositionMarker == 2) && (MenuStructOld->PressKey == 0) && \
 8009630:	2b00      	cmp	r3, #0
 8009632:	d106      	bne.n	8009642 <printErrCod+0x2e>
			disp1color_DrawString_Invert(1, 18, FONTID_10X16F, (uint8_t*)ErrCodStr);
 8009634:	4b3e      	ldr	r3, [pc, #248]	@ (8009730 <printErrCod+0x11c>)
 8009636:	2201      	movs	r2, #1
 8009638:	2112      	movs	r1, #18
 800963a:	2001      	movs	r0, #1
 800963c:	f001 f82e 	bl	800a69c <disp1color_DrawString_Invert>
 8009640:	e005      	b.n	800964e <printErrCod+0x3a>
	}
	else{ //  ,   .
			disp1color_DrawString(1, 18, FONTID_10X16F, (uint8_t*)(ErrCodStr));
 8009642:	4b3b      	ldr	r3, [pc, #236]	@ (8009730 <printErrCod+0x11c>)
 8009644:	2201      	movs	r2, #1
 8009646:	2112      	movs	r1, #18
 8009648:	2001      	movs	r0, #1
 800964a:	f000 ffd8 	bl	800a5fe <disp1color_DrawString>
	}

	if(MenuStructOld->PositionMarker == 2){
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	685b      	ldr	r3, [r3, #4]
 8009652:	2b02      	cmp	r3, #2
 8009654:	d109      	bne.n	800966a <printErrCod+0x56>
		if(MenuStructOld->NestMenuItem >1){
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	68db      	ldr	r3, [r3, #12]
 800965a:	2b01      	cmp	r3, #1
 800965c:	d905      	bls.n	800966a <printErrCod+0x56>
			MenuStructOld->NestMenuItem =0;
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	2200      	movs	r2, #0
 8009662:	60da      	str	r2, [r3, #12]
			MenuStructOld->PressKey = 0;
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	2200      	movs	r2, #0
 8009668:	609a      	str	r2, [r3, #8]
		}
	}

	if((MenuStructOld->PositionMarker == 2) && (MenuStructOld->NestMenuItem > 0) ){
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	685b      	ldr	r3, [r3, #4]
 800966e:	2b02      	cmp	r3, #2
 8009670:	d13a      	bne.n	80096e8 <printErrCod+0xd4>
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	68db      	ldr	r3, [r3, #12]
 8009676:	2b00      	cmp	r3, #0
 8009678:	d036      	beq.n	80096e8 <printErrCod+0xd4>
				NewState = MenuStructOld->NestPressUP - MenuStructOld->NestPressDown;
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	695a      	ldr	r2, [r3, #20]
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	699b      	ldr	r3, [r3, #24]
 8009682:	1ad3      	subs	r3, r2, r3
 8009684:	60fb      	str	r3, [r7, #12]
				if(NewState!=0){ // .
 8009686:	68fb      	ldr	r3, [r7, #12]
 8009688:	2b00      	cmp	r3, #0
 800968a:	d02d      	beq.n	80096e8 <printErrCod+0xd4>

					while(NewState>0){
 800968c:	e00f      	b.n	80096ae <printErrCod+0x9a>
						NewState --;
 800968e:	68fb      	ldr	r3, [r7, #12]
 8009690:	3b01      	subs	r3, #1
 8009692:	60fb      	str	r3, [r7, #12]
						LoRaErrCode++;
 8009694:	4b27      	ldr	r3, [pc, #156]	@ (8009734 <printErrCod+0x120>)
 8009696:	781b      	ldrb	r3, [r3, #0]
 8009698:	3301      	adds	r3, #1
 800969a:	b2da      	uxtb	r2, r3
 800969c:	4b25      	ldr	r3, [pc, #148]	@ (8009734 <printErrCod+0x120>)
 800969e:	701a      	strb	r2, [r3, #0]
						if(LoRaErrCode > 4){
 80096a0:	4b24      	ldr	r3, [pc, #144]	@ (8009734 <printErrCod+0x120>)
 80096a2:	781b      	ldrb	r3, [r3, #0]
 80096a4:	2b04      	cmp	r3, #4
 80096a6:	d902      	bls.n	80096ae <printErrCod+0x9a>
							LoRaErrCode = 1;
 80096a8:	4b22      	ldr	r3, [pc, #136]	@ (8009734 <printErrCod+0x120>)
 80096aa:	2201      	movs	r2, #1
 80096ac:	701a      	strb	r2, [r3, #0]
					while(NewState>0){
 80096ae:	68fb      	ldr	r3, [r7, #12]
 80096b0:	2b00      	cmp	r3, #0
 80096b2:	dcec      	bgt.n	800968e <printErrCod+0x7a>
						}
					}
					while(NewState < 0){
 80096b4:	e00f      	b.n	80096d6 <printErrCod+0xc2>
						NewState ++;
 80096b6:	68fb      	ldr	r3, [r7, #12]
 80096b8:	3301      	adds	r3, #1
 80096ba:	60fb      	str	r3, [r7, #12]
						LoRaErrCode--;
 80096bc:	4b1d      	ldr	r3, [pc, #116]	@ (8009734 <printErrCod+0x120>)
 80096be:	781b      	ldrb	r3, [r3, #0]
 80096c0:	3b01      	subs	r3, #1
 80096c2:	b2da      	uxtb	r2, r3
 80096c4:	4b1b      	ldr	r3, [pc, #108]	@ (8009734 <printErrCod+0x120>)
 80096c6:	701a      	strb	r2, [r3, #0]
						if(LoRaErrCode < 1){
 80096c8:	4b1a      	ldr	r3, [pc, #104]	@ (8009734 <printErrCod+0x120>)
 80096ca:	781b      	ldrb	r3, [r3, #0]
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d102      	bne.n	80096d6 <printErrCod+0xc2>
							LoRaErrCode = 4;
 80096d0:	4b18      	ldr	r3, [pc, #96]	@ (8009734 <printErrCod+0x120>)
 80096d2:	2204      	movs	r2, #4
 80096d4:	701a      	strb	r2, [r3, #0]
					while(NewState < 0){
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	2b00      	cmp	r3, #0
 80096da:	dbec      	blt.n	80096b6 <printErrCod+0xa2>
						}
					}
					MenuStructOld->NestPressUP 	 = 0;
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	2200      	movs	r2, #0
 80096e0:	615a      	str	r2, [r3, #20]
					MenuStructOld->NestPressDown = 0;
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	2200      	movs	r2, #0
 80096e6:	619a      	str	r2, [r3, #24]

				}
		}

	//  
	if((MenuStructOld->NestMenuItem > 0) \
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	68db      	ldr	r3, [r3, #12]
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d00f      	beq.n	8009710 <printErrCod+0xfc>
			&& (MenuStructOld->PositionMarker == 2)){
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	685b      	ldr	r3, [r3, #4]
 80096f4:	2b02      	cmp	r3, #2
 80096f6:	d10b      	bne.n	8009710 <printErrCod+0xfc>
		disp1color_DrawString_Invert(7*10 , 18, FONTID_10X16F,
				(uint8_t*) Exten4[LoRaErrCode - 1]);
 80096f8:	4b0e      	ldr	r3, [pc, #56]	@ (8009734 <printErrCod+0x120>)
 80096fa:	781b      	ldrb	r3, [r3, #0]
 80096fc:	3b01      	subs	r3, #1
 80096fe:	4a0e      	ldr	r2, [pc, #56]	@ (8009738 <printErrCod+0x124>)
 8009700:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
		disp1color_DrawString_Invert(7*10 , 18, FONTID_10X16F,
 8009704:	2201      	movs	r2, #1
 8009706:	2112      	movs	r1, #18
 8009708:	2046      	movs	r0, #70	@ 0x46
 800970a:	f000 ffc7 	bl	800a69c <disp1color_DrawString_Invert>
 800970e:	e00b      	b.n	8009728 <printErrCod+0x114>
	}
	else {
		disp1color_DrawString(7*10 , 18, FONTID_10X16F,
				(uint8_t*) Exten4[LoRaErrCode - 1]);
 8009710:	4b08      	ldr	r3, [pc, #32]	@ (8009734 <printErrCod+0x120>)
 8009712:	781b      	ldrb	r3, [r3, #0]
 8009714:	3b01      	subs	r3, #1
 8009716:	4a08      	ldr	r2, [pc, #32]	@ (8009738 <printErrCod+0x124>)
 8009718:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
		disp1color_DrawString(7*10 , 18, FONTID_10X16F,
 800971c:	2201      	movs	r2, #1
 800971e:	2112      	movs	r1, #18
 8009720:	2046      	movs	r0, #70	@ 0x46
 8009722:	f000 ff6c 	bl	800a5fe <disp1color_DrawString>
	}
}
 8009726:	bf00      	nop
 8009728:	bf00      	nop
 800972a:	3710      	adds	r7, #16
 800972c:	46bd      	mov	sp, r7
 800972e:	bd80      	pop	{r7, pc}
 8009730:	20000068 	.word	0x20000068
 8009734:	200003d6 	.word	0x200003d6
 8009738:	20000070 	.word	0x20000070

0800973c <LoRaParamCalc>:

//Calculation of parameters and writing to LoRa initialization structure
void LoRaParamCalc(){
 800973c:	b580      	push	{r7, lr}
 800973e:	af00      	add	r7, sp, #0
	// Recording frequency
	LoRaSettings.RFFrequency = checkParamRf();
 8009740:	f000 f820 	bl	8009784 <checkParamRf>
 8009744:	4603      	mov	r3, r0
 8009746:	4a0a      	ldr	r2, [pc, #40]	@ (8009770 <LoRaParamCalc+0x34>)
 8009748:	6013      	str	r3, [r2, #0]

	//record power
	LoRaSettings.Power = LoRaPower;
 800974a:	4b0a      	ldr	r3, [pc, #40]	@ (8009774 <LoRaParamCalc+0x38>)
 800974c:	781b      	ldrb	r3, [r3, #0]
 800974e:	b25a      	sxtb	r2, r3
 8009750:	4b07      	ldr	r3, [pc, #28]	@ (8009770 <LoRaParamCalc+0x34>)
 8009752:	711a      	strb	r2, [r3, #4]

	//Record bandwidth
	LoRaSettings.SignalBw = LoRaBw;
 8009754:	4b08      	ldr	r3, [pc, #32]	@ (8009778 <LoRaParamCalc+0x3c>)
 8009756:	781a      	ldrb	r2, [r3, #0]
 8009758:	4b05      	ldr	r3, [pc, #20]	@ (8009770 <LoRaParamCalc+0x34>)
 800975a:	715a      	strb	r2, [r3, #5]

	//Record SF
	LoRaSettings.SpreadingFactor = LoRaSf;
 800975c:	4b07      	ldr	r3, [pc, #28]	@ (800977c <LoRaParamCalc+0x40>)
 800975e:	781a      	ldrb	r2, [r3, #0]
 8009760:	4b03      	ldr	r3, [pc, #12]	@ (8009770 <LoRaParamCalc+0x34>)
 8009762:	719a      	strb	r2, [r3, #6]

	// ErrorCoding record
	LoRaSettings.ErrorCoding = LoRaErrCode;
 8009764:	4b06      	ldr	r3, [pc, #24]	@ (8009780 <LoRaParamCalc+0x44>)
 8009766:	781a      	ldrb	r2, [r3, #0]
 8009768:	4b01      	ldr	r3, [pc, #4]	@ (8009770 <LoRaParamCalc+0x34>)
 800976a:	71da      	strb	r2, [r3, #7]

}
 800976c:	bf00      	nop
 800976e:	bd80      	pop	{r7, pc}
 8009770:	20000080 	.word	0x20000080
 8009774:	200003d3 	.word	0x200003d3
 8009778:	200003d4 	.word	0x200003d4
 800977c:	200003d5 	.word	0x200003d5
 8009780:	200003d6 	.word	0x200003d6

08009784 <checkParamRf>:

// check the entered values.
uint32_t checkParamRf(){
 8009784:	b480      	push	{r7}
 8009786:	b087      	sub	sp, #28
 8009788:	af00      	add	r7, sp, #0
	uint32_t RFFreq;
	uint32_t LoRaFreq = 0;
 800978a:	2300      	movs	r3, #0
 800978c:	613b      	str	r3, [r7, #16]
	// 
	for(uint32_t i =0,j=7,k;i < DIGIT_LEN;i++,j--){
 800978e:	2300      	movs	r3, #0
 8009790:	60fb      	str	r3, [r7, #12]
 8009792:	2307      	movs	r3, #7
 8009794:	60bb      	str	r3, [r7, #8]
 8009796:	e021      	b.n	80097dc <checkParamRf+0x58>
		k=j;
 8009798:	68bb      	ldr	r3, [r7, #8]
 800979a:	607b      	str	r3, [r7, #4]
		RFFreq = 10;
 800979c:	230a      	movs	r3, #10
 800979e:	617b      	str	r3, [r7, #20]
		while(k>0){
 80097a0:	e008      	b.n	80097b4 <checkParamRf+0x30>
			RFFreq *= 10;
 80097a2:	697a      	ldr	r2, [r7, #20]
 80097a4:	4613      	mov	r3, r2
 80097a6:	009b      	lsls	r3, r3, #2
 80097a8:	4413      	add	r3, r2
 80097aa:	005b      	lsls	r3, r3, #1
 80097ac:	617b      	str	r3, [r7, #20]
			k--;
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	3b01      	subs	r3, #1
 80097b2:	607b      	str	r3, [r7, #4]
		while(k>0){
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d1f3      	bne.n	80097a2 <checkParamRf+0x1e>
		}
		LoRaFreq +=  digitNum[i] * RFFreq;
 80097ba:	4a21      	ldr	r2, [pc, #132]	@ (8009840 <checkParamRf+0xbc>)
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	4413      	add	r3, r2
 80097c0:	781b      	ldrb	r3, [r3, #0]
 80097c2:	461a      	mov	r2, r3
 80097c4:	697b      	ldr	r3, [r7, #20]
 80097c6:	fb02 f303 	mul.w	r3, r2, r3
 80097ca:	693a      	ldr	r2, [r7, #16]
 80097cc:	4413      	add	r3, r2
 80097ce:	613b      	str	r3, [r7, #16]
	for(uint32_t i =0,j=7,k;i < DIGIT_LEN;i++,j--){
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	3301      	adds	r3, #1
 80097d4:	60fb      	str	r3, [r7, #12]
 80097d6:	68bb      	ldr	r3, [r7, #8]
 80097d8:	3b01      	subs	r3, #1
 80097da:	60bb      	str	r3, [r7, #8]
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	2b05      	cmp	r3, #5
 80097e0:	d9da      	bls.n	8009798 <checkParamRf+0x14>
	}
	//       . 137-525 
	if(LoRaFreq < 137000000){
 80097e2:	693b      	ldr	r3, [r7, #16]
 80097e4:	4a17      	ldr	r2, [pc, #92]	@ (8009844 <checkParamRf+0xc0>)
 80097e6:	4293      	cmp	r3, r2
 80097e8:	d80b      	bhi.n	8009802 <checkParamRf+0x7e>
		LoRaFreq = 137000000;
 80097ea:	4b17      	ldr	r3, [pc, #92]	@ (8009848 <checkParamRf+0xc4>)
 80097ec:	613b      	str	r3, [r7, #16]
		digitNum[0] = 1;
 80097ee:	4b14      	ldr	r3, [pc, #80]	@ (8009840 <checkParamRf+0xbc>)
 80097f0:	2201      	movs	r2, #1
 80097f2:	701a      	strb	r2, [r3, #0]
		digitNum[1] = 3;
 80097f4:	4b12      	ldr	r3, [pc, #72]	@ (8009840 <checkParamRf+0xbc>)
 80097f6:	2203      	movs	r2, #3
 80097f8:	705a      	strb	r2, [r3, #1]
		digitNum[2] = 7;
 80097fa:	4b11      	ldr	r3, [pc, #68]	@ (8009840 <checkParamRf+0xbc>)
 80097fc:	2207      	movs	r2, #7
 80097fe:	709a      	strb	r2, [r3, #2]
 8009800:	e017      	b.n	8009832 <checkParamRf+0xae>
	}
	else{
		if(LoRaFreq> 525000000){
 8009802:	693b      	ldr	r3, [r7, #16]
 8009804:	4a11      	ldr	r2, [pc, #68]	@ (800984c <checkParamRf+0xc8>)
 8009806:	4293      	cmp	r3, r2
 8009808:	d913      	bls.n	8009832 <checkParamRf+0xae>
			LoRaFreq=525000000;
 800980a:	4b10      	ldr	r3, [pc, #64]	@ (800984c <checkParamRf+0xc8>)
 800980c:	613b      	str	r3, [r7, #16]
			digitNum[0] = 5;
 800980e:	4b0c      	ldr	r3, [pc, #48]	@ (8009840 <checkParamRf+0xbc>)
 8009810:	2205      	movs	r2, #5
 8009812:	701a      	strb	r2, [r3, #0]
			digitNum[1] = 2;
 8009814:	4b0a      	ldr	r3, [pc, #40]	@ (8009840 <checkParamRf+0xbc>)
 8009816:	2202      	movs	r2, #2
 8009818:	705a      	strb	r2, [r3, #1]
			digitNum[2] = 5;
 800981a:	4b09      	ldr	r3, [pc, #36]	@ (8009840 <checkParamRf+0xbc>)
 800981c:	2205      	movs	r2, #5
 800981e:	709a      	strb	r2, [r3, #2]
			digitNum[3] = 0;
 8009820:	4b07      	ldr	r3, [pc, #28]	@ (8009840 <checkParamRf+0xbc>)
 8009822:	2200      	movs	r2, #0
 8009824:	70da      	strb	r2, [r3, #3]
			digitNum[4] = 0;
 8009826:	4b06      	ldr	r3, [pc, #24]	@ (8009840 <checkParamRf+0xbc>)
 8009828:	2200      	movs	r2, #0
 800982a:	711a      	strb	r2, [r3, #4]
			digitNum[5] = 0;
 800982c:	4b04      	ldr	r3, [pc, #16]	@ (8009840 <checkParamRf+0xbc>)
 800982e:	2200      	movs	r2, #0
 8009830:	715a      	strb	r2, [r3, #5]
		}
	}
	return LoRaFreq;
 8009832:	693b      	ldr	r3, [r7, #16]
}
 8009834:	4618      	mov	r0, r3
 8009836:	371c      	adds	r7, #28
 8009838:	46bd      	mov	sp, r7
 800983a:	bc80      	pop	{r7}
 800983c:	4770      	bx	lr
 800983e:	bf00      	nop
 8009840:	200003cc 	.word	0x200003cc
 8009844:	082a743f 	.word	0x082a743f
 8009848:	082a7440 	.word	0x082a7440
 800984c:	1f4add40 	.word	0x1f4add40

08009850 <read_config_from_flash>:




//      Flash
void read_config_from_flash(ProgMemStruct* config) {
 8009850:	b4b0      	push	{r4, r5, r7}
 8009852:	b083      	sub	sp, #12
 8009854:	af00      	add	r7, sp, #0
 8009856:	6078      	str	r0, [r7, #4]
    //     
    *config = *(ProgMemStruct*)EndPage;
 8009858:	4a08      	ldr	r2, [pc, #32]	@ (800987c <read_config_from_flash+0x2c>)
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	461c      	mov	r4, r3
 800985e:	4615      	mov	r5, r2
 8009860:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009862:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009864:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009866:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009868:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800986a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800986c:	682b      	ldr	r3, [r5, #0]
 800986e:	6023      	str	r3, [r4, #0]
}
 8009870:	bf00      	nop
 8009872:	370c      	adds	r7, #12
 8009874:	46bd      	mov	sp, r7
 8009876:	bcb0      	pop	{r4, r5, r7}
 8009878:	4770      	bx	lr
 800987a:	bf00      	nop
 800987c:	0801fc00 	.word	0x0801fc00

08009880 <write_config_to_flash>:
/*
 *     FLASH .
 */

HAL_StatusTypeDef write_config_to_flash(ProgMemStruct* config) {
 8009880:	b5b0      	push	{r4, r5, r7, lr}
 8009882:	b08a      	sub	sp, #40	@ 0x28
 8009884:	af00      	add	r7, sp, #0
 8009886:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef status;

	    // 1.  Flash
	status = HAL_FLASH_Unlock();
 8009888:	f7f9 fbbe 	bl	8003008 <HAL_FLASH_Unlock>
 800988c:	4603      	mov	r3, r0
 800988e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (status != HAL_OK) {
 8009892:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8009896:	2b00      	cmp	r3, #0
 8009898:	d002      	beq.n	80098a0 <write_config_to_flash+0x20>
    	return status;
 800989a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800989e:	e048      	b.n	8009932 <write_config_to_flash+0xb2>
	}

    // 2.  
    FLASH_EraseInitTypeDef erase_init;
    erase_init.TypeErase = FLASH_TYPEERASE_PAGES;
 80098a0:	2300      	movs	r3, #0
 80098a2:	60fb      	str	r3, [r7, #12]
    erase_init.PageAddress = EndPage;
 80098a4:	4b25      	ldr	r3, [pc, #148]	@ (800993c <write_config_to_flash+0xbc>)
 80098a6:	617b      	str	r3, [r7, #20]
    erase_init.NbPages = 1;
 80098a8:	2301      	movs	r3, #1
 80098aa:	61bb      	str	r3, [r7, #24]

    uint32_t page_error = 0;
 80098ac:	2300      	movs	r3, #0
 80098ae:	60bb      	str	r3, [r7, #8]
    status = HAL_FLASHEx_Erase(&erase_init, &page_error);
 80098b0:	f107 0208 	add.w	r2, r7, #8
 80098b4:	f107 030c 	add.w	r3, r7, #12
 80098b8:	4611      	mov	r1, r2
 80098ba:	4618      	mov	r0, r3
 80098bc:	f7f9 fc8c 	bl	80031d8 <HAL_FLASHEx_Erase>
 80098c0:	4603      	mov	r3, r0
 80098c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (status != HAL_OK) {
 80098c6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	d004      	beq.n	80098d8 <write_config_to_flash+0x58>
        HAL_FLASH_Lock();
 80098ce:	f7f9 fbc1 	bl	8003054 <HAL_FLASH_Lock>
        return status;
 80098d2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80098d6:	e02c      	b.n	8009932 <write_config_to_flash+0xb2>
    }

    // 3.  
    //   32  (4 )  
    uint32_t* data_ptr = (uint32_t*)config;
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	61fb      	str	r3, [r7, #28]
    for (uint32_t i = 0; i < sizeof(ProgMemStruct) / 4; i++) {
 80098dc:	2300      	movs	r3, #0
 80098de:	627b      	str	r3, [r7, #36]	@ 0x24
 80098e0:	e021      	b.n	8009926 <write_config_to_flash+0xa6>
        status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, EndPage + (i * 4), data_ptr[i]);
 80098e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098e4:	f103 7300 	add.w	r3, r3, #33554432	@ 0x2000000
 80098e8:	f503 43fe 	add.w	r3, r3, #32512	@ 0x7f00
 80098ec:	0099      	lsls	r1, r3, #2
 80098ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098f0:	009b      	lsls	r3, r3, #2
 80098f2:	69fa      	ldr	r2, [r7, #28]
 80098f4:	4413      	add	r3, r2
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	2200      	movs	r2, #0
 80098fa:	461c      	mov	r4, r3
 80098fc:	4615      	mov	r5, r2
 80098fe:	4622      	mov	r2, r4
 8009900:	462b      	mov	r3, r5
 8009902:	2002      	movs	r0, #2
 8009904:	f7f9 fa1e 	bl	8002d44 <HAL_FLASH_Program>
 8009908:	4603      	mov	r3, r0
 800990a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        if (status != HAL_OK) {
 800990e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8009912:	2b00      	cmp	r3, #0
 8009914:	d004      	beq.n	8009920 <write_config_to_flash+0xa0>
            HAL_FLASH_Lock();
 8009916:	f7f9 fb9d 	bl	8003054 <HAL_FLASH_Lock>
            return status;
 800991a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800991e:	e008      	b.n	8009932 <write_config_to_flash+0xb2>
    for (uint32_t i = 0; i < sizeof(ProgMemStruct) / 4; i++) {
 8009920:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009922:	3301      	adds	r3, #1
 8009924:	627b      	str	r3, [r7, #36]	@ 0x24
 8009926:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009928:	2b0c      	cmp	r3, #12
 800992a:	d9da      	bls.n	80098e2 <write_config_to_flash+0x62>
        }
    }

    // 4.  Flash
    HAL_FLASH_Lock();
 800992c:	f7f9 fb92 	bl	8003054 <HAL_FLASH_Lock>

    return HAL_OK;
 8009930:	2300      	movs	r3, #0
}
 8009932:	4618      	mov	r0, r3
 8009934:	3728      	adds	r7, #40	@ 0x28
 8009936:	46bd      	mov	sp, r7
 8009938:	bdb0      	pop	{r4, r5, r7, pc}
 800993a:	bf00      	nop
 800993c:	0801fc00 	.word	0x0801fc00

08009940 <StartInitCalValues>:

/*
 * Function for initializing values from memory.
 */
void StartInitCalValues(CalibrStruct *CalibrValues){
 8009940:	b580      	push	{r7, lr}
 8009942:	b090      	sub	sp, #64	@ 0x40
 8009944:	af00      	add	r7, sp, #0
 8009946:	6078      	str	r0, [r7, #4]

	ProgMemStruct config;
	uint32_t i = 0;
 8009948:	2300      	movs	r3, #0
 800994a:	63fb      	str	r3, [r7, #60]	@ 0x3c
	InitADCStick(&hadc1);
 800994c:	481e      	ldr	r0, [pc, #120]	@ (80099c8 <StartInitCalValues+0x88>)
 800994e:	f7f7 fae7 	bl	8000f20 <InitADCStick>
	//read the structure and check the key.
	read_config_from_flash(&config);
 8009952:	f107 0308 	add.w	r3, r7, #8
 8009956:	4618      	mov	r0, r3
 8009958:	f7ff ff7a 	bl	8009850 <read_config_from_flash>
	// if the key matches, then the memory structure is correct, I read from there.
	if(config.KeySt == Key){
 800995c:	68bb      	ldr	r3, [r7, #8]
 800995e:	f243 0239 	movw	r2, #12345	@ 0x3039
 8009962:	4293      	cmp	r3, r2
 8009964:	d128      	bne.n	80099b8 <StartInitCalValues+0x78>
		while(i<4){
 8009966:	e023      	b.n	80099b0 <StartInitCalValues+0x70>
			CalibrValues->CalibrValMax[i] = config.CalibrValues.CalibrValMax[i];
 8009968:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800996a:	009b      	lsls	r3, r3, #2
 800996c:	3340      	adds	r3, #64	@ 0x40
 800996e:	443b      	add	r3, r7
 8009970:	f853 1c34 	ldr.w	r1, [r3, #-52]
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009978:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			CalibrValues->CalibrValMin[i] = config.CalibrValues.CalibrValMin[i];
 800997c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800997e:	3304      	adds	r3, #4
 8009980:	009b      	lsls	r3, r3, #2
 8009982:	3340      	adds	r3, #64	@ 0x40
 8009984:	443b      	add	r3, r7
 8009986:	f853 1c34 	ldr.w	r1, [r3, #-52]
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800998e:	3204      	adds	r2, #4
 8009990:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			Adc1Null[i] = config.CalibrValues.Adc1NULL[i];
 8009994:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009996:	3308      	adds	r3, #8
 8009998:	009b      	lsls	r3, r3, #2
 800999a:	3340      	adds	r3, #64	@ 0x40
 800999c:	443b      	add	r3, r7
 800999e:	f853 2c34 	ldr.w	r2, [r3, #-52]
 80099a2:	490a      	ldr	r1, [pc, #40]	@ (80099cc <StartInitCalValues+0x8c>)
 80099a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80099a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			i++;
 80099aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80099ac:	3301      	adds	r3, #1
 80099ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
		while(i<4){
 80099b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80099b2:	2b03      	cmp	r3, #3
 80099b4:	d9d8      	bls.n	8009968 <StartInitCalValues+0x28>
	}
	// If not, I write the default values.
	else{
		CalibrStartInit(CalibrValues);
	}
}
 80099b6:	e002      	b.n	80099be <StartInitCalValues+0x7e>
		CalibrStartInit(CalibrValues);
 80099b8:	6878      	ldr	r0, [r7, #4]
 80099ba:	f7ff f94f 	bl	8008c5c <CalibrStartInit>
}
 80099be:	bf00      	nop
 80099c0:	3740      	adds	r7, #64	@ 0x40
 80099c2:	46bd      	mov	sp, r7
 80099c4:	bd80      	pop	{r7, pc}
 80099c6:	bf00      	nop
 80099c8:	20000194 	.word	0x20000194
 80099cc:	20000168 	.word	0x20000168

080099d0 <ClearProgMem>:

/*
 *   .    .
 */
HAL_StatusTypeDef ClearProgMem(){
 80099d0:	b580      	push	{r7, lr}
 80099d2:	b094      	sub	sp, #80	@ 0x50
 80099d4:	af00      	add	r7, sp, #0
	ProgMemStruct config;
	HAL_StatusTypeDef status;

	read_config_from_flash(&config);
 80099d6:	f107 0318 	add.w	r3, r7, #24
 80099da:	4618      	mov	r0, r3
 80099dc:	f7ff ff38 	bl	8009850 <read_config_from_flash>


	 // 1.  Flash
	status = HAL_FLASH_Unlock();
 80099e0:	f7f9 fb12 	bl	8003008 <HAL_FLASH_Unlock>
 80099e4:	4603      	mov	r3, r0
 80099e6:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
	if (status != HAL_OK) {
 80099ea:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	d002      	beq.n	80099f8 <ClearProgMem+0x28>
		return status;
 80099f2:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80099f6:	e01d      	b.n	8009a34 <ClearProgMem+0x64>
	}
	  // 2.  
	FLASH_EraseInitTypeDef erase_init;
	erase_init.TypeErase = FLASH_TYPEERASE_PAGES;
 80099f8:	2300      	movs	r3, #0
 80099fa:	60bb      	str	r3, [r7, #8]
	erase_init.PageAddress = EndPage;
 80099fc:	4b0f      	ldr	r3, [pc, #60]	@ (8009a3c <ClearProgMem+0x6c>)
 80099fe:	613b      	str	r3, [r7, #16]
	erase_init.NbPages = 1;
 8009a00:	2301      	movs	r3, #1
 8009a02:	617b      	str	r3, [r7, #20]

	uint32_t page_error = 0;
 8009a04:	2300      	movs	r3, #0
 8009a06:	607b      	str	r3, [r7, #4]
	status = HAL_FLASHEx_Erase(&erase_init, &page_error);
 8009a08:	1d3a      	adds	r2, r7, #4
 8009a0a:	f107 0308 	add.w	r3, r7, #8
 8009a0e:	4611      	mov	r1, r2
 8009a10:	4618      	mov	r0, r3
 8009a12:	f7f9 fbe1 	bl	80031d8 <HAL_FLASHEx_Erase>
 8009a16:	4603      	mov	r3, r0
 8009a18:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
	if (status != HAL_OK) {
 8009a1c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8009a20:	2b00      	cmp	r3, #0
 8009a22:	d004      	beq.n	8009a2e <ClearProgMem+0x5e>
	   HAL_FLASH_Lock();
 8009a24:	f7f9 fb16 	bl	8003054 <HAL_FLASH_Lock>
	   return status;
 8009a28:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8009a2c:	e002      	b.n	8009a34 <ClearProgMem+0x64>
	}
	HAL_FLASH_Lock();
 8009a2e:	f7f9 fb11 	bl	8003054 <HAL_FLASH_Lock>
	return HAL_OK;
 8009a32:	2300      	movs	r3, #0
}
 8009a34:	4618      	mov	r0, r3
 8009a36:	3750      	adds	r7, #80	@ 0x50
 8009a38:	46bd      	mov	sp, r7
 8009a3a:	bd80      	pop	{r7, pc}
 8009a3c:	0801fc00 	.word	0x0801fc00

08009a40 <InitTxLoRa>:
//Commands that are currently being transmitted
uint8_t ComArr1[NumberCommands];



void InitTxLoRa(){
 8009a40:	b580      	push	{r7, lr}
 8009a42:	af00      	add	r7, sp, #0

	SX1276LoRaSetOpMode( RFLR_OPMODE_STANDBY );
 8009a44:	2001      	movs	r0, #1
 8009a46:	f000 fd35 	bl	800a4b4 <SX1276LoRaSetOpMode>
	SX1276LR->RegIrqFlagsMask = RFLR_IRQFLAGS_RXTIMEOUT |
 8009a4a:	4b16      	ldr	r3, [pc, #88]	@ (8009aa4 <InitTxLoRa+0x64>)
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	22f7      	movs	r2, #247	@ 0xf7
 8009a50:	745a      	strb	r2, [r3, #17]
	                                        RFLR_IRQFLAGS_VALIDHEADER |
	                                        //RFLR_IRQFLAGS_TXDONE |
	                                        RFLR_IRQFLAGS_CADDONE |
	                                        RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL |
	                                        RFLR_IRQFLAGS_CADDETECTED;
	SX1276LR->RegHopPeriod = 0;
 8009a52:	4b14      	ldr	r3, [pc, #80]	@ (8009aa4 <InitTxLoRa+0x64>)
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	2200      	movs	r2, #0
 8009a58:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
	SX1276Write( REG_LR_HOPPERIOD, SX1276LR->RegHopPeriod );
 8009a5c:	4b11      	ldr	r3, [pc, #68]	@ (8009aa4 <InitTxLoRa+0x64>)
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8009a64:	4619      	mov	r1, r3
 8009a66:	2024      	movs	r0, #36	@ 0x24
 8009a68:	f000 f8ac 	bl	8009bc4 <SX1276Write>
	SX1276Write( REG_LR_IRQFLAGSMASK, SX1276LR->RegIrqFlagsMask );
 8009a6c:	4b0d      	ldr	r3, [pc, #52]	@ (8009aa4 <InitTxLoRa+0x64>)
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	7c5b      	ldrb	r3, [r3, #17]
 8009a72:	4619      	mov	r1, r3
 8009a74:	2011      	movs	r0, #17
 8009a76:	f000 f8a5 	bl	8009bc4 <SX1276Write>
    									// TxDone               RxTimeout                   FhssChangeChannel          ValidHeader
	SX1276LR->RegDioMapping1 = RFLR_DIOMAPPING1_DIO0_01 | RFLR_DIOMAPPING1_DIO1_00 | RFLR_DIOMAPPING1_DIO2_00 | RFLR_DIOMAPPING1_DIO3_01;
 8009a7a:	4b0a      	ldr	r3, [pc, #40]	@ (8009aa4 <InitTxLoRa+0x64>)
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	2241      	movs	r2, #65	@ 0x41
 8009a80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    									// PllLock              Mode Ready
	SX1276LR->RegDioMapping2 = RFLR_DIOMAPPING2_DIO4_01 | RFLR_DIOMAPPING2_DIO5_00;
 8009a84:	4b07      	ldr	r3, [pc, #28]	@ (8009aa4 <InitTxLoRa+0x64>)
 8009a86:	681b      	ldr	r3, [r3, #0]
 8009a88:	2240      	movs	r2, #64	@ 0x40
 8009a8a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    SX1276WriteBuffer( REG_LR_DIOMAPPING1, &SX1276LR->RegDioMapping1, 2 );
 8009a8e:	4b05      	ldr	r3, [pc, #20]	@ (8009aa4 <InitTxLoRa+0x64>)
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	333d      	adds	r3, #61	@ 0x3d
 8009a94:	2202      	movs	r2, #2
 8009a96:	4619      	mov	r1, r3
 8009a98:	2040      	movs	r0, #64	@ 0x40
 8009a9a:	f000 f8a5 	bl	8009be8 <SX1276WriteBuffer>

}
 8009a9e:	bf00      	nop
 8009aa0:	bd80      	pop	{r7, pc}
 8009aa2:	bf00      	nop
 8009aa4:	200003e4 	.word	0x200003e4

08009aa8 <StartTxLoRa>:

void StartTxLoRa(){
 8009aa8:	b580      	push	{r7, lr}
 8009aaa:	af00      	add	r7, sp, #0

	TxInterHandl();
 8009aac:	f000 f820 	bl	8009af0 <TxInterHandl>

	SX1276LR->RegPayloadLength = NumberCommands;
 8009ab0:	4b0e      	ldr	r3, [pc, #56]	@ (8009aec <StartTxLoRa+0x44>)
 8009ab2:	681b      	ldr	r3, [r3, #0]
 8009ab4:	220b      	movs	r2, #11
 8009ab6:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
	SX1276Write( REG_LR_PAYLOADLENGTH, SX1276LR->RegPayloadLength );
 8009aba:	4b0c      	ldr	r3, [pc, #48]	@ (8009aec <StartTxLoRa+0x44>)
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8009ac2:	4619      	mov	r1, r3
 8009ac4:	2022      	movs	r0, #34	@ 0x22
 8009ac6:	f000 f87d 	bl	8009bc4 <SX1276Write>

	SX1276LR->RegFifoTxBaseAddr=FIFOAdrComArr1;
 8009aca:	4b08      	ldr	r3, [pc, #32]	@ (8009aec <StartTxLoRa+0x44>)
 8009acc:	681b      	ldr	r3, [r3, #0]
 8009ace:	2200      	movs	r2, #0
 8009ad0:	739a      	strb	r2, [r3, #14]
	SX1276Write( REG_LR_FIFOTXBASEADDR, SX1276LR->RegFifoTxBaseAddr );
 8009ad2:	4b06      	ldr	r3, [pc, #24]	@ (8009aec <StartTxLoRa+0x44>)
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	7b9b      	ldrb	r3, [r3, #14]
 8009ad8:	4619      	mov	r1, r3
 8009ada:	200e      	movs	r0, #14
 8009adc:	f000 f872 	bl	8009bc4 <SX1276Write>
	SX1276LoRaSetOpMode( RFLR_OPMODE_TRANSMITTER );
 8009ae0:	2003      	movs	r0, #3
 8009ae2:	f000 fce7 	bl	800a4b4 <SX1276LoRaSetOpMode>
}
 8009ae6:	bf00      	nop
 8009ae8:	bd80      	pop	{r7, pc}
 8009aea:	bf00      	nop
 8009aec:	200003e4 	.word	0x200003e4

08009af0 <TxInterHandl>:

void TxInterHandl(){
 8009af0:	b580      	push	{r7, lr}
 8009af2:	af00      	add	r7, sp, #0
        // Clear Irq
    SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_TXDONE  );
 8009af4:	2108      	movs	r1, #8
 8009af6:	2012      	movs	r0, #18
 8009af8:	f000 f864 	bl	8009bc4 <SX1276Write>
    // optimize the power consumption by switching off the transmitter as soon as the packet has been sent
    SX1276LoRaSetOpMode( RFLR_OPMODE_STANDBY );
 8009afc:	2001      	movs	r0, #1
 8009afe:	f000 fcd9 	bl	800a4b4 <SX1276LoRaSetOpMode>

}
 8009b02:	bf00      	nop
 8009b04:	bd80      	pop	{r7, pc}

08009b06 <TxArrWriteFiFo>:
}



// the test function transfers the array to the  memory.
void TxArrWriteFiFo(uint8_t LocateArrayFifo, uint8_t *DataMas, uint8_t LenArr){
 8009b06:	b580      	push	{r7, lr}
 8009b08:	b082      	sub	sp, #8
 8009b0a:	af00      	add	r7, sp, #0
 8009b0c:	4603      	mov	r3, r0
 8009b0e:	6039      	str	r1, [r7, #0]
 8009b10:	71fb      	strb	r3, [r7, #7]
 8009b12:	4613      	mov	r3, r2
 8009b14:	71bb      	strb	r3, [r7, #6]

	SX1276Write(REG_LR_FIFOADDRPTR , LocateArrayFifo );
 8009b16:	79fb      	ldrb	r3, [r7, #7]
 8009b18:	4619      	mov	r1, r3
 8009b1a:	200d      	movs	r0, #13
 8009b1c:	f000 f852 	bl	8009bc4 <SX1276Write>
	SX1276WriteBuffer(REG_LR_FIFO, DataMas, LenArr);
 8009b20:	79bb      	ldrb	r3, [r7, #6]
 8009b22:	461a      	mov	r2, r3
 8009b24:	6839      	ldr	r1, [r7, #0]
 8009b26:	2000      	movs	r0, #0
 8009b28:	f000 f85e 	bl	8009be8 <SX1276WriteBuffer>
}
 8009b2c:	bf00      	nop
 8009b2e:	3708      	adds	r7, #8
 8009b30:	46bd      	mov	sp, r7
 8009b32:	bd80      	pop	{r7, pc}

08009b34 <SpiInOut>:
extern SPI_HandleTypeDef hspi1;
#endif


uint8_t SpiInOut(uint8_t *outData, uint8_t size )
{
 8009b34:	b580      	push	{r7, lr}
 8009b36:	b082      	sub	sp, #8
 8009b38:	af00      	add	r7, sp, #0
 8009b3a:	6078      	str	r0, [r7, #4]
 8009b3c:	460b      	mov	r3, r1
 8009b3e:	70fb      	strb	r3, [r7, #3]
    /* Send SPIy data */
    //SPI_I2S_SendData( SPI_INTERFACE, outData );
#ifndef G03108
	HAL_SPI_Transmit(&hspi2, outData, (uint16_t)size, 2000);
 8009b40:	78fb      	ldrb	r3, [r7, #3]
 8009b42:	b29a      	uxth	r2, r3
 8009b44:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8009b48:	6879      	ldr	r1, [r7, #4]
 8009b4a:	4804      	ldr	r0, [pc, #16]	@ (8009b5c <SpiInOut+0x28>)
 8009b4c:	f7fd fd2e 	bl	80075ac <HAL_SPI_Transmit>
#else
	HAL_SPI_Transmit(&hspi1, outData, (uint16_t)size, 2000);
#endif
	//while( SPI_I2S_GetFlagStatus( SPI_INTERFACE, SPI_I2S_FLAG_RXNE ) == RESET );
    //return SPI_I2S_ReceiveData( SPI_INTERFACE );
	return 0;
 8009b50:	2300      	movs	r3, #0
}
 8009b52:	4618      	mov	r0, r3
 8009b54:	3708      	adds	r7, #8
 8009b56:	46bd      	mov	sp, r7
 8009b58:	bd80      	pop	{r7, pc}
 8009b5a:	bf00      	nop
 8009b5c:	200002c4 	.word	0x200002c4

08009b60 <SpiReceive>:

uint8_t SpiReceive(uint8_t *outData, uint8_t size){
 8009b60:	b580      	push	{r7, lr}
 8009b62:	b082      	sub	sp, #8
 8009b64:	af00      	add	r7, sp, #0
 8009b66:	6078      	str	r0, [r7, #4]
 8009b68:	460b      	mov	r3, r1
 8009b6a:	70fb      	strb	r3, [r7, #3]

#ifndef G03108
	HAL_SPI_Receive(&hspi2, outData, (uint16_t)size,2000);
 8009b6c:	78fb      	ldrb	r3, [r7, #3]
 8009b6e:	b29a      	uxth	r2, r3
 8009b70:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8009b74:	6879      	ldr	r1, [r7, #4]
 8009b76:	4804      	ldr	r0, [pc, #16]	@ (8009b88 <SpiReceive+0x28>)
 8009b78:	f7fd fe5c 	bl	8007834 <HAL_SPI_Receive>
#else
	HAL_SPI_Receive(&hspi1, outData, (uint16_t)size,2000);
#endif
	return 0;
 8009b7c:	2300      	movs	r3, #0
}
 8009b7e:	4618      	mov	r0, r3
 8009b80:	3708      	adds	r7, #8
 8009b82:	46bd      	mov	sp, r7
 8009b84:	bd80      	pop	{r7, pc}
 8009b86:	bf00      	nop
 8009b88:	200002c4 	.word	0x200002c4

08009b8c <SX1276SetReset>:
 *      Author: dima
 */
#include "sx1276-Hal.h"

void SX1276SetReset( uint8_t state ) //OK
{
 8009b8c:	b580      	push	{r7, lr}
 8009b8e:	b082      	sub	sp, #8
 8009b90:	af00      	add	r7, sp, #0
 8009b92:	4603      	mov	r3, r0
 8009b94:	71fb      	strb	r3, [r7, #7]

    if( state == RADIO_RESET_ON )
 8009b96:	79fb      	ldrb	r3, [r7, #7]
 8009b98:	2b01      	cmp	r3, #1
 8009b9a:	d106      	bne.n	8009baa <SX1276SetReset+0x1e>
    {
        HAL_GPIO_WritePin( Reset_GPIO_Port, Reset_Pin, GPIO_PIN_RESET );
 8009b9c:	2200      	movs	r2, #0
 8009b9e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8009ba2:	4807      	ldr	r0, [pc, #28]	@ (8009bc0 <SX1276SetReset+0x34>)
 8009ba4:	f7f9 fd44 	bl	8003630 <HAL_GPIO_WritePin>
    }
    else
    {
        HAL_GPIO_WritePin( Reset_GPIO_Port, Reset_Pin, GPIO_PIN_SET );
    }
}
 8009ba8:	e005      	b.n	8009bb6 <SX1276SetReset+0x2a>
        HAL_GPIO_WritePin( Reset_GPIO_Port, Reset_Pin, GPIO_PIN_SET );
 8009baa:	2201      	movs	r2, #1
 8009bac:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8009bb0:	4803      	ldr	r0, [pc, #12]	@ (8009bc0 <SX1276SetReset+0x34>)
 8009bb2:	f7f9 fd3d 	bl	8003630 <HAL_GPIO_WritePin>
}
 8009bb6:	bf00      	nop
 8009bb8:	3708      	adds	r7, #8
 8009bba:	46bd      	mov	sp, r7
 8009bbc:	bd80      	pop	{r7, pc}
 8009bbe:	bf00      	nop
 8009bc0:	40010800 	.word	0x40010800

08009bc4 <SX1276Write>:

void SX1276Write( uint8_t addr, uint8_t data )
{
 8009bc4:	b580      	push	{r7, lr}
 8009bc6:	b082      	sub	sp, #8
 8009bc8:	af00      	add	r7, sp, #0
 8009bca:	4603      	mov	r3, r0
 8009bcc:	460a      	mov	r2, r1
 8009bce:	71fb      	strb	r3, [r7, #7]
 8009bd0:	4613      	mov	r3, r2
 8009bd2:	71bb      	strb	r3, [r7, #6]
    SX1276WriteBuffer( addr, &data, 1 );
 8009bd4:	1db9      	adds	r1, r7, #6
 8009bd6:	79fb      	ldrb	r3, [r7, #7]
 8009bd8:	2201      	movs	r2, #1
 8009bda:	4618      	mov	r0, r3
 8009bdc:	f000 f804 	bl	8009be8 <SX1276WriteBuffer>
}
 8009be0:	bf00      	nop
 8009be2:	3708      	adds	r7, #8
 8009be4:	46bd      	mov	sp, r7
 8009be6:	bd80      	pop	{r7, pc}

08009be8 <SX1276WriteBuffer>:

void SX1276WriteBuffer( uint8_t addr, uint8_t *buffer, uint8_t size )
{
 8009be8:	b580      	push	{r7, lr}
 8009bea:	b084      	sub	sp, #16
 8009bec:	af00      	add	r7, sp, #0
 8009bee:	4603      	mov	r3, r0
 8009bf0:	6039      	str	r1, [r7, #0]
 8009bf2:	71fb      	strb	r3, [r7, #7]
 8009bf4:	4613      	mov	r3, r2
 8009bf6:	71bb      	strb	r3, [r7, #6]
    //NSS = 0;
    HAL_GPIO_WritePin( NSS_GPIO_Port, NSS_Pin, GPIO_PIN_RESET );
 8009bf8:	2200      	movs	r2, #0
 8009bfa:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8009bfe:	480e      	ldr	r0, [pc, #56]	@ (8009c38 <SX1276WriteBuffer+0x50>)
 8009c00:	f7f9 fd16 	bl	8003630 <HAL_GPIO_WritePin>
    // rewritten using HAL_SPI_Transmit
    uint8_t adr = addr | 0x80;
 8009c04:	79fb      	ldrb	r3, [r7, #7]
 8009c06:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009c0a:	b2db      	uxtb	r3, r3
 8009c0c:	73fb      	strb	r3, [r7, #15]
    SpiInOut( &adr , 1);
 8009c0e:	f107 030f 	add.w	r3, r7, #15
 8009c12:	2101      	movs	r1, #1
 8009c14:	4618      	mov	r0, r3
 8009c16:	f7ff ff8d 	bl	8009b34 <SpiInOut>

    SpiInOut(buffer,size);
 8009c1a:	79bb      	ldrb	r3, [r7, #6]
 8009c1c:	4619      	mov	r1, r3
 8009c1e:	6838      	ldr	r0, [r7, #0]
 8009c20:	f7ff ff88 	bl	8009b34 <SpiInOut>

    //NSS = 1;
    HAL_GPIO_WritePin( NSS_GPIO_Port, NSS_Pin, GPIO_PIN_SET);
 8009c24:	2201      	movs	r2, #1
 8009c26:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8009c2a:	4803      	ldr	r0, [pc, #12]	@ (8009c38 <SX1276WriteBuffer+0x50>)
 8009c2c:	f7f9 fd00 	bl	8003630 <HAL_GPIO_WritePin>
}
 8009c30:	bf00      	nop
 8009c32:	3710      	adds	r7, #16
 8009c34:	46bd      	mov	sp, r7
 8009c36:	bd80      	pop	{r7, pc}
 8009c38:	40010c00 	.word	0x40010c00

08009c3c <SX1276ReadBuffer>:

void SX1276ReadBuffer( uint8_t addr, uint8_t *buffer, uint8_t size )
{
 8009c3c:	b580      	push	{r7, lr}
 8009c3e:	b084      	sub	sp, #16
 8009c40:	af00      	add	r7, sp, #0
 8009c42:	4603      	mov	r3, r0
 8009c44:	6039      	str	r1, [r7, #0]
 8009c46:	71fb      	strb	r3, [r7, #7]
 8009c48:	4613      	mov	r3, r2
 8009c4a:	71bb      	strb	r3, [r7, #6]
    //NSS = 0;
    HAL_GPIO_WritePin( NSS_GPIO_Port, NSS_Pin, GPIO_PIN_RESET );
 8009c4c:	2200      	movs	r2, #0
 8009c4e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8009c52:	480e      	ldr	r0, [pc, #56]	@ (8009c8c <SX1276ReadBuffer+0x50>)
 8009c54:	f7f9 fcec 	bl	8003630 <HAL_GPIO_WritePin>

    uint8_t adr = addr & 0x7F;
 8009c58:	79fb      	ldrb	r3, [r7, #7]
 8009c5a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009c5e:	b2db      	uxtb	r3, r3
 8009c60:	73fb      	strb	r3, [r7, #15]
    SpiInOut( &adr, 1 );
 8009c62:	f107 030f 	add.w	r3, r7, #15
 8009c66:	2101      	movs	r1, #1
 8009c68:	4618      	mov	r0, r3
 8009c6a:	f7ff ff63 	bl	8009b34 <SpiInOut>
    //This one is written, maybe it makes sense to change both to Hal transmitRecieve?
    SpiReceive(buffer, size);
 8009c6e:	79bb      	ldrb	r3, [r7, #6]
 8009c70:	4619      	mov	r1, r3
 8009c72:	6838      	ldr	r0, [r7, #0]
 8009c74:	f7ff ff74 	bl	8009b60 <SpiReceive>

    //NSS = 1;
    HAL_GPIO_WritePin( NSS_GPIO_Port, NSS_Pin, GPIO_PIN_SET);
 8009c78:	2201      	movs	r2, #1
 8009c7a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8009c7e:	4803      	ldr	r0, [pc, #12]	@ (8009c8c <SX1276ReadBuffer+0x50>)
 8009c80:	f7f9 fcd6 	bl	8003630 <HAL_GPIO_WritePin>
}
 8009c84:	bf00      	nop
 8009c86:	3710      	adds	r7, #16
 8009c88:	46bd      	mov	sp, r7
 8009c8a:	bd80      	pop	{r7, pc}
 8009c8c:	40010c00 	.word	0x40010c00

08009c90 <SX1276Read>:

void SX1276Read( uint8_t addr, uint8_t *data )
{
 8009c90:	b580      	push	{r7, lr}
 8009c92:	b082      	sub	sp, #8
 8009c94:	af00      	add	r7, sp, #0
 8009c96:	4603      	mov	r3, r0
 8009c98:	6039      	str	r1, [r7, #0]
 8009c9a:	71fb      	strb	r3, [r7, #7]
    SX1276ReadBuffer( addr, data, 1 );
 8009c9c:	79fb      	ldrb	r3, [r7, #7]
 8009c9e:	2201      	movs	r2, #1
 8009ca0:	6839      	ldr	r1, [r7, #0]
 8009ca2:	4618      	mov	r0, r3
 8009ca4:	f7ff ffca 	bl	8009c3c <SX1276ReadBuffer>
}
 8009ca8:	bf00      	nop
 8009caa:	3708      	adds	r7, #8
 8009cac:	46bd      	mov	sp, r7
 8009cae:	bd80      	pop	{r7, pc}

08009cb0 <SX1276LoRaSetRFFrequency>:
 */
#define XTAL_FREQ                                   32000000
#define FREQ_STEP                                   61.03515625

void SX1276LoRaSetRFFrequency( uint32_t freq )
{
 8009cb0:	b580      	push	{r7, lr}
 8009cb2:	b082      	sub	sp, #8
 8009cb4:	af00      	add	r7, sp, #0
 8009cb6:	6078      	str	r0, [r7, #4]
    LoRaSettings.RFFrequency = freq;
 8009cb8:	4a19      	ldr	r2, [pc, #100]	@ (8009d20 <SX1276LoRaSetRFFrequency+0x70>)
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	6013      	str	r3, [r2, #0]

    freq = ( uint32_t )( ( double )freq / ( double )FREQ_STEP );
 8009cbe:	6878      	ldr	r0, [r7, #4]
 8009cc0:	f7f6 fb88 	bl	80003d4 <__aeabi_ui2d>
 8009cc4:	a314      	add	r3, pc, #80	@ (adr r3, 8009d18 <SX1276LoRaSetRFFrequency+0x68>)
 8009cc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cca:	f7f6 fd27 	bl	800071c <__aeabi_ddiv>
 8009cce:	4602      	mov	r2, r0
 8009cd0:	460b      	mov	r3, r1
 8009cd2:	4610      	mov	r0, r2
 8009cd4:	4619      	mov	r1, r3
 8009cd6:	f7f6 fe09 	bl	80008ec <__aeabi_d2uiz>
 8009cda:	4603      	mov	r3, r0
 8009cdc:	607b      	str	r3, [r7, #4]
    SX1276LR->RegFrfMsb = ( uint8_t )( ( freq >> 16 ) & 0xFF );
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	0c1a      	lsrs	r2, r3, #16
 8009ce2:	4b10      	ldr	r3, [pc, #64]	@ (8009d24 <SX1276LoRaSetRFFrequency+0x74>)
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	b2d2      	uxtb	r2, r2
 8009ce8:	719a      	strb	r2, [r3, #6]
    SX1276LR->RegFrfMid = ( uint8_t )( ( freq >> 8 ) & 0xFF );
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	0a1a      	lsrs	r2, r3, #8
 8009cee:	4b0d      	ldr	r3, [pc, #52]	@ (8009d24 <SX1276LoRaSetRFFrequency+0x74>)
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	b2d2      	uxtb	r2, r2
 8009cf4:	71da      	strb	r2, [r3, #7]
    SX1276LR->RegFrfLsb = ( uint8_t )( freq & 0xFF );
 8009cf6:	4b0b      	ldr	r3, [pc, #44]	@ (8009d24 <SX1276LoRaSetRFFrequency+0x74>)
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	687a      	ldr	r2, [r7, #4]
 8009cfc:	b2d2      	uxtb	r2, r2
 8009cfe:	721a      	strb	r2, [r3, #8]
    SX1276WriteBuffer( REG_LR_FRFMSB, &SX1276LR->RegFrfMsb, 3 );
 8009d00:	4b08      	ldr	r3, [pc, #32]	@ (8009d24 <SX1276LoRaSetRFFrequency+0x74>)
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	3306      	adds	r3, #6
 8009d06:	2203      	movs	r2, #3
 8009d08:	4619      	mov	r1, r3
 8009d0a:	2006      	movs	r0, #6
 8009d0c:	f7ff ff6c 	bl	8009be8 <SX1276WriteBuffer>
}
 8009d10:	bf00      	nop
 8009d12:	3708      	adds	r7, #8
 8009d14:	46bd      	mov	sp, r7
 8009d16:	bd80      	pop	{r7, pc}
 8009d18:	00000000 	.word	0x00000000
 8009d1c:	404e8480 	.word	0x404e8480
 8009d20:	20000080 	.word	0x20000080
 8009d24:	200003e4 	.word	0x200003e4

08009d28 <SX1276LoRaSetSpreadingFactor>:

void SX1276LoRaSetSpreadingFactor( uint8_t factor )
{
 8009d28:	b580      	push	{r7, lr}
 8009d2a:	b082      	sub	sp, #8
 8009d2c:	af00      	add	r7, sp, #0
 8009d2e:	4603      	mov	r3, r0
 8009d30:	71fb      	strb	r3, [r7, #7]

    if( factor > 12 )
 8009d32:	79fb      	ldrb	r3, [r7, #7]
 8009d34:	2b0c      	cmp	r3, #12
 8009d36:	d902      	bls.n	8009d3e <SX1276LoRaSetSpreadingFactor+0x16>
    {
        factor = 12;
 8009d38:	230c      	movs	r3, #12
 8009d3a:	71fb      	strb	r3, [r7, #7]
 8009d3c:	e004      	b.n	8009d48 <SX1276LoRaSetSpreadingFactor+0x20>
    }
    else if( factor < 6 )
 8009d3e:	79fb      	ldrb	r3, [r7, #7]
 8009d40:	2b05      	cmp	r3, #5
 8009d42:	d801      	bhi.n	8009d48 <SX1276LoRaSetSpreadingFactor+0x20>
    {
        factor = 6;
 8009d44:	2306      	movs	r3, #6
 8009d46:	71fb      	strb	r3, [r7, #7]
    }

    if( factor == 6 )
 8009d48:	79fb      	ldrb	r3, [r7, #7]
 8009d4a:	2b06      	cmp	r3, #6
 8009d4c:	d103      	bne.n	8009d56 <SX1276LoRaSetSpreadingFactor+0x2e>
    {
        SX1276LoRaSetNbTrigPeaks( 5 );
 8009d4e:	2005      	movs	r0, #5
 8009d50:	f000 f82e 	bl	8009db0 <SX1276LoRaSetNbTrigPeaks>
 8009d54:	e002      	b.n	8009d5c <SX1276LoRaSetSpreadingFactor+0x34>
    }
    else
    {
        SX1276LoRaSetNbTrigPeaks( 3 );
 8009d56:	2003      	movs	r0, #3
 8009d58:	f000 f82a 	bl	8009db0 <SX1276LoRaSetNbTrigPeaks>
    }

    SX1276Read( REG_LR_MODEMCONFIG2, &SX1276LR->RegModemConfig2 );
 8009d5c:	4b12      	ldr	r3, [pc, #72]	@ (8009da8 <SX1276LoRaSetSpreadingFactor+0x80>)
 8009d5e:	681b      	ldr	r3, [r3, #0]
 8009d60:	331e      	adds	r3, #30
 8009d62:	4619      	mov	r1, r3
 8009d64:	201e      	movs	r0, #30
 8009d66:	f7ff ff93 	bl	8009c90 <SX1276Read>
    SX1276LR->RegModemConfig2 = ( SX1276LR->RegModemConfig2 & RFLR_MODEMCONFIG2_SF_MASK ) | ( factor << 4 );
 8009d6a:	4b0f      	ldr	r3, [pc, #60]	@ (8009da8 <SX1276LoRaSetSpreadingFactor+0x80>)
 8009d6c:	681b      	ldr	r3, [r3, #0]
 8009d6e:	7f9b      	ldrb	r3, [r3, #30]
 8009d70:	b25b      	sxtb	r3, r3
 8009d72:	f003 030f 	and.w	r3, r3, #15
 8009d76:	b25a      	sxtb	r2, r3
 8009d78:	79fb      	ldrb	r3, [r7, #7]
 8009d7a:	011b      	lsls	r3, r3, #4
 8009d7c:	b25b      	sxtb	r3, r3
 8009d7e:	4313      	orrs	r3, r2
 8009d80:	b25a      	sxtb	r2, r3
 8009d82:	4b09      	ldr	r3, [pc, #36]	@ (8009da8 <SX1276LoRaSetSpreadingFactor+0x80>)
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	b2d2      	uxtb	r2, r2
 8009d88:	779a      	strb	r2, [r3, #30]
    SX1276Write( REG_LR_MODEMCONFIG2, SX1276LR->RegModemConfig2 );
 8009d8a:	4b07      	ldr	r3, [pc, #28]	@ (8009da8 <SX1276LoRaSetSpreadingFactor+0x80>)
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	7f9b      	ldrb	r3, [r3, #30]
 8009d90:	4619      	mov	r1, r3
 8009d92:	201e      	movs	r0, #30
 8009d94:	f7ff ff16 	bl	8009bc4 <SX1276Write>
    LoRaSettings.SpreadingFactor = factor;
 8009d98:	4a04      	ldr	r2, [pc, #16]	@ (8009dac <SX1276LoRaSetSpreadingFactor+0x84>)
 8009d9a:	79fb      	ldrb	r3, [r7, #7]
 8009d9c:	7193      	strb	r3, [r2, #6]
}
 8009d9e:	bf00      	nop
 8009da0:	3708      	adds	r7, #8
 8009da2:	46bd      	mov	sp, r7
 8009da4:	bd80      	pop	{r7, pc}
 8009da6:	bf00      	nop
 8009da8:	200003e4 	.word	0x200003e4
 8009dac:	20000080 	.word	0x20000080

08009db0 <SX1276LoRaSetNbTrigPeaks>:

void SX1276LoRaSetNbTrigPeaks( uint8_t value )
{
 8009db0:	b580      	push	{r7, lr}
 8009db2:	b082      	sub	sp, #8
 8009db4:	af00      	add	r7, sp, #0
 8009db6:	4603      	mov	r3, r0
 8009db8:	71fb      	strb	r3, [r7, #7]
    SX1276Read( 0x31, &SX1276LR->RegDetectOptimize );
 8009dba:	4b12      	ldr	r3, [pc, #72]	@ (8009e04 <SX1276LoRaSetNbTrigPeaks+0x54>)
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	3330      	adds	r3, #48	@ 0x30
 8009dc0:	4619      	mov	r1, r3
 8009dc2:	2031      	movs	r0, #49	@ 0x31
 8009dc4:	f7ff ff64 	bl	8009c90 <SX1276Read>
    SX1276LR->RegDetectOptimize = ( SX1276LR->RegDetectOptimize & 0xF8 ) | value;
 8009dc8:	4b0e      	ldr	r3, [pc, #56]	@ (8009e04 <SX1276LoRaSetNbTrigPeaks+0x54>)
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8009dd0:	b25b      	sxtb	r3, r3
 8009dd2:	f023 0307 	bic.w	r3, r3, #7
 8009dd6:	b25a      	sxtb	r2, r3
 8009dd8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009ddc:	4313      	orrs	r3, r2
 8009dde:	b25a      	sxtb	r2, r3
 8009de0:	4b08      	ldr	r3, [pc, #32]	@ (8009e04 <SX1276LoRaSetNbTrigPeaks+0x54>)
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	b2d2      	uxtb	r2, r2
 8009de6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    SX1276Write( 0x31, SX1276LR->RegDetectOptimize );
 8009dea:	4b06      	ldr	r3, [pc, #24]	@ (8009e04 <SX1276LoRaSetNbTrigPeaks+0x54>)
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8009df2:	4619      	mov	r1, r3
 8009df4:	2031      	movs	r0, #49	@ 0x31
 8009df6:	f7ff fee5 	bl	8009bc4 <SX1276Write>
}
 8009dfa:	bf00      	nop
 8009dfc:	3708      	adds	r7, #8
 8009dfe:	46bd      	mov	sp, r7
 8009e00:	bd80      	pop	{r7, pc}
 8009e02:	bf00      	nop
 8009e04:	200003e4 	.word	0x200003e4

08009e08 <SX1276LoRaSetErrorCoding>:

void SX1276LoRaSetErrorCoding( uint8_t value )
{
 8009e08:	b580      	push	{r7, lr}
 8009e0a:	b082      	sub	sp, #8
 8009e0c:	af00      	add	r7, sp, #0
 8009e0e:	4603      	mov	r3, r0
 8009e10:	71fb      	strb	r3, [r7, #7]
    SX1276Read( REG_LR_MODEMCONFIG1, &SX1276LR->RegModemConfig1 );
 8009e12:	4b12      	ldr	r3, [pc, #72]	@ (8009e5c <SX1276LoRaSetErrorCoding+0x54>)
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	331d      	adds	r3, #29
 8009e18:	4619      	mov	r1, r3
 8009e1a:	201d      	movs	r0, #29
 8009e1c:	f7ff ff38 	bl	8009c90 <SX1276Read>
    SX1276LR->RegModemConfig1 = ( SX1276LR->RegModemConfig1 & RFLR_MODEMCONFIG1_CODINGRATE_MASK ) | ( value << 1 );
 8009e20:	4b0e      	ldr	r3, [pc, #56]	@ (8009e5c <SX1276LoRaSetErrorCoding+0x54>)
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	7f5b      	ldrb	r3, [r3, #29]
 8009e26:	b25b      	sxtb	r3, r3
 8009e28:	f023 030e 	bic.w	r3, r3, #14
 8009e2c:	b25a      	sxtb	r2, r3
 8009e2e:	79fb      	ldrb	r3, [r7, #7]
 8009e30:	005b      	lsls	r3, r3, #1
 8009e32:	b25b      	sxtb	r3, r3
 8009e34:	4313      	orrs	r3, r2
 8009e36:	b25a      	sxtb	r2, r3
 8009e38:	4b08      	ldr	r3, [pc, #32]	@ (8009e5c <SX1276LoRaSetErrorCoding+0x54>)
 8009e3a:	681b      	ldr	r3, [r3, #0]
 8009e3c:	b2d2      	uxtb	r2, r2
 8009e3e:	775a      	strb	r2, [r3, #29]
    SX1276Write( REG_LR_MODEMCONFIG1, SX1276LR->RegModemConfig1 );
 8009e40:	4b06      	ldr	r3, [pc, #24]	@ (8009e5c <SX1276LoRaSetErrorCoding+0x54>)
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	7f5b      	ldrb	r3, [r3, #29]
 8009e46:	4619      	mov	r1, r3
 8009e48:	201d      	movs	r0, #29
 8009e4a:	f7ff febb 	bl	8009bc4 <SX1276Write>
    LoRaSettings.ErrorCoding = value;
 8009e4e:	4a04      	ldr	r2, [pc, #16]	@ (8009e60 <SX1276LoRaSetErrorCoding+0x58>)
 8009e50:	79fb      	ldrb	r3, [r7, #7]
 8009e52:	71d3      	strb	r3, [r2, #7]
}
 8009e54:	bf00      	nop
 8009e56:	3708      	adds	r7, #8
 8009e58:	46bd      	mov	sp, r7
 8009e5a:	bd80      	pop	{r7, pc}
 8009e5c:	200003e4 	.word	0x200003e4
 8009e60:	20000080 	.word	0x20000080

08009e64 <SX1276LoRaSetPacketCrcOn>:

void SX1276LoRaSetPacketCrcOn( bool enable )
{
 8009e64:	b580      	push	{r7, lr}
 8009e66:	b082      	sub	sp, #8
 8009e68:	af00      	add	r7, sp, #0
 8009e6a:	4603      	mov	r3, r0
 8009e6c:	71fb      	strb	r3, [r7, #7]
    SX1276Read( REG_LR_MODEMCONFIG2, &SX1276LR->RegModemConfig2 );
 8009e6e:	4b12      	ldr	r3, [pc, #72]	@ (8009eb8 <SX1276LoRaSetPacketCrcOn+0x54>)
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	331e      	adds	r3, #30
 8009e74:	4619      	mov	r1, r3
 8009e76:	201e      	movs	r0, #30
 8009e78:	f7ff ff0a 	bl	8009c90 <SX1276Read>
    SX1276LR->RegModemConfig2 = ( SX1276LR->RegModemConfig2 & RFLR_MODEMCONFIG2_RXPAYLOADCRC_MASK ) | ( enable << 2 );
 8009e7c:	4b0e      	ldr	r3, [pc, #56]	@ (8009eb8 <SX1276LoRaSetPacketCrcOn+0x54>)
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	7f9b      	ldrb	r3, [r3, #30]
 8009e82:	b25b      	sxtb	r3, r3
 8009e84:	f023 0304 	bic.w	r3, r3, #4
 8009e88:	b25a      	sxtb	r2, r3
 8009e8a:	79fb      	ldrb	r3, [r7, #7]
 8009e8c:	009b      	lsls	r3, r3, #2
 8009e8e:	b25b      	sxtb	r3, r3
 8009e90:	4313      	orrs	r3, r2
 8009e92:	b25a      	sxtb	r2, r3
 8009e94:	4b08      	ldr	r3, [pc, #32]	@ (8009eb8 <SX1276LoRaSetPacketCrcOn+0x54>)
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	b2d2      	uxtb	r2, r2
 8009e9a:	779a      	strb	r2, [r3, #30]
    SX1276Write( REG_LR_MODEMCONFIG2, SX1276LR->RegModemConfig2 );
 8009e9c:	4b06      	ldr	r3, [pc, #24]	@ (8009eb8 <SX1276LoRaSetPacketCrcOn+0x54>)
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	7f9b      	ldrb	r3, [r3, #30]
 8009ea2:	4619      	mov	r1, r3
 8009ea4:	201e      	movs	r0, #30
 8009ea6:	f7ff fe8d 	bl	8009bc4 <SX1276Write>
    LoRaSettings.CrcOn = enable;
 8009eaa:	4a04      	ldr	r2, [pc, #16]	@ (8009ebc <SX1276LoRaSetPacketCrcOn+0x58>)
 8009eac:	79fb      	ldrb	r3, [r7, #7]
 8009eae:	7213      	strb	r3, [r2, #8]
}
 8009eb0:	bf00      	nop
 8009eb2:	3708      	adds	r7, #8
 8009eb4:	46bd      	mov	sp, r7
 8009eb6:	bd80      	pop	{r7, pc}
 8009eb8:	200003e4 	.word	0x200003e4
 8009ebc:	20000080 	.word	0x20000080

08009ec0 <SX1276LoRaSetSignalBandwidth>:

void SX1276LoRaSetSignalBandwidth( uint8_t bw )
{
 8009ec0:	b580      	push	{r7, lr}
 8009ec2:	b082      	sub	sp, #8
 8009ec4:	af00      	add	r7, sp, #0
 8009ec6:	4603      	mov	r3, r0
 8009ec8:	71fb      	strb	r3, [r7, #7]
    SX1276Read( REG_LR_MODEMCONFIG1, &SX1276LR->RegModemConfig1 );
 8009eca:	4b12      	ldr	r3, [pc, #72]	@ (8009f14 <SX1276LoRaSetSignalBandwidth+0x54>)
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	331d      	adds	r3, #29
 8009ed0:	4619      	mov	r1, r3
 8009ed2:	201d      	movs	r0, #29
 8009ed4:	f7ff fedc 	bl	8009c90 <SX1276Read>
    SX1276LR->RegModemConfig1 = ( SX1276LR->RegModemConfig1 & RFLR_MODEMCONFIG1_BW_MASK ) | ( bw << 4 );
 8009ed8:	4b0e      	ldr	r3, [pc, #56]	@ (8009f14 <SX1276LoRaSetSignalBandwidth+0x54>)
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	7f5b      	ldrb	r3, [r3, #29]
 8009ede:	b25b      	sxtb	r3, r3
 8009ee0:	f003 030f 	and.w	r3, r3, #15
 8009ee4:	b25a      	sxtb	r2, r3
 8009ee6:	79fb      	ldrb	r3, [r7, #7]
 8009ee8:	011b      	lsls	r3, r3, #4
 8009eea:	b25b      	sxtb	r3, r3
 8009eec:	4313      	orrs	r3, r2
 8009eee:	b25a      	sxtb	r2, r3
 8009ef0:	4b08      	ldr	r3, [pc, #32]	@ (8009f14 <SX1276LoRaSetSignalBandwidth+0x54>)
 8009ef2:	681b      	ldr	r3, [r3, #0]
 8009ef4:	b2d2      	uxtb	r2, r2
 8009ef6:	775a      	strb	r2, [r3, #29]
    SX1276Write( REG_LR_MODEMCONFIG1, SX1276LR->RegModemConfig1 );
 8009ef8:	4b06      	ldr	r3, [pc, #24]	@ (8009f14 <SX1276LoRaSetSignalBandwidth+0x54>)
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	7f5b      	ldrb	r3, [r3, #29]
 8009efe:	4619      	mov	r1, r3
 8009f00:	201d      	movs	r0, #29
 8009f02:	f7ff fe5f 	bl	8009bc4 <SX1276Write>
    LoRaSettings.SignalBw = bw;
 8009f06:	4a04      	ldr	r2, [pc, #16]	@ (8009f18 <SX1276LoRaSetSignalBandwidth+0x58>)
 8009f08:	79fb      	ldrb	r3, [r7, #7]
 8009f0a:	7153      	strb	r3, [r2, #5]
}
 8009f0c:	bf00      	nop
 8009f0e:	3708      	adds	r7, #8
 8009f10:	46bd      	mov	sp, r7
 8009f12:	bd80      	pop	{r7, pc}
 8009f14:	200003e4 	.word	0x200003e4
 8009f18:	20000080 	.word	0x20000080

08009f1c <SX1276LoRaSetImplicitHeaderOn>:

void SX1276LoRaSetImplicitHeaderOn( bool enable )
{
 8009f1c:	b580      	push	{r7, lr}
 8009f1e:	b082      	sub	sp, #8
 8009f20:	af00      	add	r7, sp, #0
 8009f22:	4603      	mov	r3, r0
 8009f24:	71fb      	strb	r3, [r7, #7]
    SX1276Read( REG_LR_MODEMCONFIG1, &SX1276LR->RegModemConfig1 );
 8009f26:	4b12      	ldr	r3, [pc, #72]	@ (8009f70 <SX1276LoRaSetImplicitHeaderOn+0x54>)
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	331d      	adds	r3, #29
 8009f2c:	4619      	mov	r1, r3
 8009f2e:	201d      	movs	r0, #29
 8009f30:	f7ff feae 	bl	8009c90 <SX1276Read>
    SX1276LR->RegModemConfig1 = ( SX1276LR->RegModemConfig1 & RFLR_MODEMCONFIG1_IMPLICITHEADER_MASK ) | ( enable );
 8009f34:	4b0e      	ldr	r3, [pc, #56]	@ (8009f70 <SX1276LoRaSetImplicitHeaderOn+0x54>)
 8009f36:	681b      	ldr	r3, [r3, #0]
 8009f38:	7f5b      	ldrb	r3, [r3, #29]
 8009f3a:	b25b      	sxtb	r3, r3
 8009f3c:	f023 0301 	bic.w	r3, r3, #1
 8009f40:	b25a      	sxtb	r2, r3
 8009f42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009f46:	4313      	orrs	r3, r2
 8009f48:	b25a      	sxtb	r2, r3
 8009f4a:	4b09      	ldr	r3, [pc, #36]	@ (8009f70 <SX1276LoRaSetImplicitHeaderOn+0x54>)
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	b2d2      	uxtb	r2, r2
 8009f50:	775a      	strb	r2, [r3, #29]
    SX1276Write( REG_LR_MODEMCONFIG1, SX1276LR->RegModemConfig1 );
 8009f52:	4b07      	ldr	r3, [pc, #28]	@ (8009f70 <SX1276LoRaSetImplicitHeaderOn+0x54>)
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	7f5b      	ldrb	r3, [r3, #29]
 8009f58:	4619      	mov	r1, r3
 8009f5a:	201d      	movs	r0, #29
 8009f5c:	f7ff fe32 	bl	8009bc4 <SX1276Write>
    LoRaSettings.ImplicitHeaderOn = enable;
 8009f60:	4a04      	ldr	r2, [pc, #16]	@ (8009f74 <SX1276LoRaSetImplicitHeaderOn+0x58>)
 8009f62:	79fb      	ldrb	r3, [r7, #7]
 8009f64:	7253      	strb	r3, [r2, #9]
}
 8009f66:	bf00      	nop
 8009f68:	3708      	adds	r7, #8
 8009f6a:	46bd      	mov	sp, r7
 8009f6c:	bd80      	pop	{r7, pc}
 8009f6e:	bf00      	nop
 8009f70:	200003e4 	.word	0x200003e4
 8009f74:	20000080 	.word	0x20000080

08009f78 <SX1276LoRaSetSymbTimeout>:

void SX1276LoRaSetSymbTimeout( uint16_t value )
{
 8009f78:	b580      	push	{r7, lr}
 8009f7a:	b082      	sub	sp, #8
 8009f7c:	af00      	add	r7, sp, #0
 8009f7e:	4603      	mov	r3, r0
 8009f80:	80fb      	strh	r3, [r7, #6]
    SX1276ReadBuffer( REG_LR_MODEMCONFIG2, &SX1276LR->RegModemConfig2, 2 );
 8009f82:	4b16      	ldr	r3, [pc, #88]	@ (8009fdc <SX1276LoRaSetSymbTimeout+0x64>)
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	331e      	adds	r3, #30
 8009f88:	2202      	movs	r2, #2
 8009f8a:	4619      	mov	r1, r3
 8009f8c:	201e      	movs	r0, #30
 8009f8e:	f7ff fe55 	bl	8009c3c <SX1276ReadBuffer>

    SX1276LR->RegModemConfig2 = ( SX1276LR->RegModemConfig2 & RFLR_MODEMCONFIG2_SYMBTIMEOUTMSB_MASK ) | ( ( value >> 8 ) & ~RFLR_MODEMCONFIG2_SYMBTIMEOUTMSB_MASK );
 8009f92:	4b12      	ldr	r3, [pc, #72]	@ (8009fdc <SX1276LoRaSetSymbTimeout+0x64>)
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	7f9b      	ldrb	r3, [r3, #30]
 8009f98:	b25b      	sxtb	r3, r3
 8009f9a:	f023 0303 	bic.w	r3, r3, #3
 8009f9e:	b25a      	sxtb	r2, r3
 8009fa0:	88fb      	ldrh	r3, [r7, #6]
 8009fa2:	0a1b      	lsrs	r3, r3, #8
 8009fa4:	b29b      	uxth	r3, r3
 8009fa6:	b25b      	sxtb	r3, r3
 8009fa8:	f003 0303 	and.w	r3, r3, #3
 8009fac:	b25b      	sxtb	r3, r3
 8009fae:	4313      	orrs	r3, r2
 8009fb0:	b25a      	sxtb	r2, r3
 8009fb2:	4b0a      	ldr	r3, [pc, #40]	@ (8009fdc <SX1276LoRaSetSymbTimeout+0x64>)
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	b2d2      	uxtb	r2, r2
 8009fb8:	779a      	strb	r2, [r3, #30]
    SX1276LR->RegSymbTimeoutLsb = value & 0xFF;
 8009fba:	4b08      	ldr	r3, [pc, #32]	@ (8009fdc <SX1276LoRaSetSymbTimeout+0x64>)
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	88fa      	ldrh	r2, [r7, #6]
 8009fc0:	b2d2      	uxtb	r2, r2
 8009fc2:	77da      	strb	r2, [r3, #31]
    SX1276WriteBuffer( REG_LR_MODEMCONFIG2, &SX1276LR->RegModemConfig2, 2 );
 8009fc4:	4b05      	ldr	r3, [pc, #20]	@ (8009fdc <SX1276LoRaSetSymbTimeout+0x64>)
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	331e      	adds	r3, #30
 8009fca:	2202      	movs	r2, #2
 8009fcc:	4619      	mov	r1, r3
 8009fce:	201e      	movs	r0, #30
 8009fd0:	f7ff fe0a 	bl	8009be8 <SX1276WriteBuffer>
}
 8009fd4:	bf00      	nop
 8009fd6:	3708      	adds	r7, #8
 8009fd8:	46bd      	mov	sp, r7
 8009fda:	bd80      	pop	{r7, pc}
 8009fdc:	200003e4 	.word	0x200003e4

08009fe0 <SX1276LoRaSetPayloadLength>:

void SX1276LoRaSetPayloadLength( uint8_t value )
{
 8009fe0:	b580      	push	{r7, lr}
 8009fe2:	b082      	sub	sp, #8
 8009fe4:	af00      	add	r7, sp, #0
 8009fe6:	4603      	mov	r3, r0
 8009fe8:	71fb      	strb	r3, [r7, #7]
    SX1276LR->RegPayloadLength = value;
 8009fea:	4b0a      	ldr	r3, [pc, #40]	@ (800a014 <SX1276LoRaSetPayloadLength+0x34>)
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	79fa      	ldrb	r2, [r7, #7]
 8009ff0:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
    SX1276Write( REG_LR_PAYLOADLENGTH, SX1276LR->RegPayloadLength );
 8009ff4:	4b07      	ldr	r3, [pc, #28]	@ (800a014 <SX1276LoRaSetPayloadLength+0x34>)
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8009ffc:	4619      	mov	r1, r3
 8009ffe:	2022      	movs	r0, #34	@ 0x22
 800a000:	f7ff fde0 	bl	8009bc4 <SX1276Write>
    LoRaSettings.PayloadLength = value;
 800a004:	4a04      	ldr	r2, [pc, #16]	@ (800a018 <SX1276LoRaSetPayloadLength+0x38>)
 800a006:	79fb      	ldrb	r3, [r7, #7]
 800a008:	7613      	strb	r3, [r2, #24]
}
 800a00a:	bf00      	nop
 800a00c:	3708      	adds	r7, #8
 800a00e:	46bd      	mov	sp, r7
 800a010:	bd80      	pop	{r7, pc}
 800a012:	bf00      	nop
 800a014:	200003e4 	.word	0x200003e4
 800a018:	20000080 	.word	0x20000080

0800a01c <SX1276LoRaSetLowDatarateOptimize>:

void SX1276LoRaSetLowDatarateOptimize( bool enable )
{
 800a01c:	b580      	push	{r7, lr}
 800a01e:	b082      	sub	sp, #8
 800a020:	af00      	add	r7, sp, #0
 800a022:	4603      	mov	r3, r0
 800a024:	71fb      	strb	r3, [r7, #7]
    SX1276Read( REG_LR_MODEMCONFIG3, &SX1276LR->RegModemConfig3 );
 800a026:	4b12      	ldr	r3, [pc, #72]	@ (800a070 <SX1276LoRaSetLowDatarateOptimize+0x54>)
 800a028:	681b      	ldr	r3, [r3, #0]
 800a02a:	3326      	adds	r3, #38	@ 0x26
 800a02c:	4619      	mov	r1, r3
 800a02e:	2026      	movs	r0, #38	@ 0x26
 800a030:	f7ff fe2e 	bl	8009c90 <SX1276Read>
    SX1276LR->RegModemConfig3 = ( SX1276LR->RegModemConfig3 & RFLR_MODEMCONFIG3_LOWDATARATEOPTIMIZE_MASK ) | ( enable << 3 );
 800a034:	4b0e      	ldr	r3, [pc, #56]	@ (800a070 <SX1276LoRaSetLowDatarateOptimize+0x54>)
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 800a03c:	b25b      	sxtb	r3, r3
 800a03e:	f023 0308 	bic.w	r3, r3, #8
 800a042:	b25a      	sxtb	r2, r3
 800a044:	79fb      	ldrb	r3, [r7, #7]
 800a046:	00db      	lsls	r3, r3, #3
 800a048:	b25b      	sxtb	r3, r3
 800a04a:	4313      	orrs	r3, r2
 800a04c:	b25a      	sxtb	r2, r3
 800a04e:	4b08      	ldr	r3, [pc, #32]	@ (800a070 <SX1276LoRaSetLowDatarateOptimize+0x54>)
 800a050:	681b      	ldr	r3, [r3, #0]
 800a052:	b2d2      	uxtb	r2, r2
 800a054:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
    SX1276Write( REG_LR_MODEMCONFIG3, SX1276LR->RegModemConfig3 );
 800a058:	4b05      	ldr	r3, [pc, #20]	@ (800a070 <SX1276LoRaSetLowDatarateOptimize+0x54>)
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 800a060:	4619      	mov	r1, r3
 800a062:	2026      	movs	r0, #38	@ 0x26
 800a064:	f7ff fdae 	bl	8009bc4 <SX1276Write>
}
 800a068:	bf00      	nop
 800a06a:	3708      	adds	r7, #8
 800a06c:	46bd      	mov	sp, r7
 800a06e:	bd80      	pop	{r7, pc}
 800a070:	200003e4 	.word	0x200003e4

0800a074 <SX1276LoRaSetPAOutput>:

void SX1276LoRaSetPAOutput( uint8_t outputPin )
{
 800a074:	b580      	push	{r7, lr}
 800a076:	b082      	sub	sp, #8
 800a078:	af00      	add	r7, sp, #0
 800a07a:	4603      	mov	r3, r0
 800a07c:	71fb      	strb	r3, [r7, #7]
    SX1276Read( REG_LR_PACONFIG, &SX1276LR->RegPaConfig );
 800a07e:	4b10      	ldr	r3, [pc, #64]	@ (800a0c0 <SX1276LoRaSetPAOutput+0x4c>)
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	3309      	adds	r3, #9
 800a084:	4619      	mov	r1, r3
 800a086:	2009      	movs	r0, #9
 800a088:	f7ff fe02 	bl	8009c90 <SX1276Read>
    SX1276LR->RegPaConfig = (SX1276LR->RegPaConfig & RFLR_PACONFIG_PASELECT_MASK ) | outputPin;
 800a08c:	4b0c      	ldr	r3, [pc, #48]	@ (800a0c0 <SX1276LoRaSetPAOutput+0x4c>)
 800a08e:	681b      	ldr	r3, [r3, #0]
 800a090:	7a5b      	ldrb	r3, [r3, #9]
 800a092:	b25b      	sxtb	r3, r3
 800a094:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a098:	b25a      	sxtb	r2, r3
 800a09a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a09e:	4313      	orrs	r3, r2
 800a0a0:	b25a      	sxtb	r2, r3
 800a0a2:	4b07      	ldr	r3, [pc, #28]	@ (800a0c0 <SX1276LoRaSetPAOutput+0x4c>)
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	b2d2      	uxtb	r2, r2
 800a0a8:	725a      	strb	r2, [r3, #9]
    SX1276Write( REG_LR_PACONFIG, SX1276LR->RegPaConfig );
 800a0aa:	4b05      	ldr	r3, [pc, #20]	@ (800a0c0 <SX1276LoRaSetPAOutput+0x4c>)
 800a0ac:	681b      	ldr	r3, [r3, #0]
 800a0ae:	7a5b      	ldrb	r3, [r3, #9]
 800a0b0:	4619      	mov	r1, r3
 800a0b2:	2009      	movs	r0, #9
 800a0b4:	f7ff fd86 	bl	8009bc4 <SX1276Write>
}
 800a0b8:	bf00      	nop
 800a0ba:	3708      	adds	r7, #8
 800a0bc:	46bd      	mov	sp, r7
 800a0be:	bd80      	pop	{r7, pc}
 800a0c0:	200003e4 	.word	0x200003e4

0800a0c4 <SX1276LoRaSetPa20dBm>:

void SX1276LoRaSetPa20dBm( bool enale )
{
 800a0c4:	b580      	push	{r7, lr}
 800a0c6:	b082      	sub	sp, #8
 800a0c8:	af00      	add	r7, sp, #0
 800a0ca:	4603      	mov	r3, r0
 800a0cc:	71fb      	strb	r3, [r7, #7]
    SX1276Read( REG_LR_PADAC, &SX1276LR->RegPaDac );
 800a0ce:	4b17      	ldr	r3, [pc, #92]	@ (800a12c <SX1276LoRaSetPa20dBm+0x68>)
 800a0d0:	681b      	ldr	r3, [r3, #0]
 800a0d2:	3349      	adds	r3, #73	@ 0x49
 800a0d4:	4619      	mov	r1, r3
 800a0d6:	204d      	movs	r0, #77	@ 0x4d
 800a0d8:	f7ff fdda 	bl	8009c90 <SX1276Read>
    SX1276Read( REG_LR_PACONFIG, &SX1276LR->RegPaConfig );
 800a0dc:	4b13      	ldr	r3, [pc, #76]	@ (800a12c <SX1276LoRaSetPa20dBm+0x68>)
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	3309      	adds	r3, #9
 800a0e2:	4619      	mov	r1, r3
 800a0e4:	2009      	movs	r0, #9
 800a0e6:	f7ff fdd3 	bl	8009c90 <SX1276Read>

    if( ( SX1276LR->RegPaConfig & RFLR_PACONFIG_PASELECT_PABOOST ) == RFLR_PACONFIG_PASELECT_PABOOST )
 800a0ea:	4b10      	ldr	r3, [pc, #64]	@ (800a12c <SX1276LoRaSetPa20dBm+0x68>)
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	7a5b      	ldrb	r3, [r3, #9]
 800a0f0:	b25b      	sxtb	r3, r3
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	da08      	bge.n	800a108 <SX1276LoRaSetPa20dBm+0x44>
    {
        if( enale == true )
 800a0f6:	79fb      	ldrb	r3, [r7, #7]
 800a0f8:	2b00      	cmp	r3, #0
 800a0fa:	d00a      	beq.n	800a112 <SX1276LoRaSetPa20dBm+0x4e>
        {
            SX1276LR->RegPaDac = 0x87;
 800a0fc:	4b0b      	ldr	r3, [pc, #44]	@ (800a12c <SX1276LoRaSetPa20dBm+0x68>)
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	2287      	movs	r2, #135	@ 0x87
 800a102:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49
 800a106:	e004      	b.n	800a112 <SX1276LoRaSetPa20dBm+0x4e>
        }
    }
    else
    {
        SX1276LR->RegPaDac = 0x84;
 800a108:	4b08      	ldr	r3, [pc, #32]	@ (800a12c <SX1276LoRaSetPa20dBm+0x68>)
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	2284      	movs	r2, #132	@ 0x84
 800a10e:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49
    }
    SX1276Write( REG_LR_PADAC, SX1276LR->RegPaDac );
 800a112:	4b06      	ldr	r3, [pc, #24]	@ (800a12c <SX1276LoRaSetPa20dBm+0x68>)
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 800a11a:	4619      	mov	r1, r3
 800a11c:	204d      	movs	r0, #77	@ 0x4d
 800a11e:	f7ff fd51 	bl	8009bc4 <SX1276Write>
}
 800a122:	bf00      	nop
 800a124:	3708      	adds	r7, #8
 800a126:	46bd      	mov	sp, r7
 800a128:	bd80      	pop	{r7, pc}
 800a12a:	bf00      	nop
 800a12c:	200003e4 	.word	0x200003e4

0800a130 <SX1276LoRaSetRFPower>:

void SX1276LoRaSetRFPower( int8_t power )
{
 800a130:	b580      	push	{r7, lr}
 800a132:	b082      	sub	sp, #8
 800a134:	af00      	add	r7, sp, #0
 800a136:	4603      	mov	r3, r0
 800a138:	71fb      	strb	r3, [r7, #7]
    SX1276Read( REG_LR_PACONFIG, &SX1276LR->RegPaConfig );
 800a13a:	4b54      	ldr	r3, [pc, #336]	@ (800a28c <SX1276LoRaSetRFPower+0x15c>)
 800a13c:	681b      	ldr	r3, [r3, #0]
 800a13e:	3309      	adds	r3, #9
 800a140:	4619      	mov	r1, r3
 800a142:	2009      	movs	r0, #9
 800a144:	f7ff fda4 	bl	8009c90 <SX1276Read>
    SX1276Read( REG_LR_PADAC, &SX1276LR->RegPaDac );
 800a148:	4b50      	ldr	r3, [pc, #320]	@ (800a28c <SX1276LoRaSetRFPower+0x15c>)
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	3349      	adds	r3, #73	@ 0x49
 800a14e:	4619      	mov	r1, r3
 800a150:	204d      	movs	r0, #77	@ 0x4d
 800a152:	f7ff fd9d 	bl	8009c90 <SX1276Read>

    if( ( SX1276LR->RegPaConfig & RFLR_PACONFIG_PASELECT_PABOOST ) == RFLR_PACONFIG_PASELECT_PABOOST )
 800a156:	4b4d      	ldr	r3, [pc, #308]	@ (800a28c <SX1276LoRaSetRFPower+0x15c>)
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	7a5b      	ldrb	r3, [r3, #9]
 800a15c:	b25b      	sxtb	r3, r3
 800a15e:	2b00      	cmp	r3, #0
 800a160:	da5b      	bge.n	800a21a <SX1276LoRaSetRFPower+0xea>
    {
        if( ( SX1276LR->RegPaDac & 0x87 ) == 0x87 )
 800a162:	4b4a      	ldr	r3, [pc, #296]	@ (800a28c <SX1276LoRaSetRFPower+0x15c>)
 800a164:	681b      	ldr	r3, [r3, #0]
 800a166:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 800a16a:	f003 0387 	and.w	r3, r3, #135	@ 0x87
 800a16e:	2b87      	cmp	r3, #135	@ 0x87
 800a170:	d129      	bne.n	800a1c6 <SX1276LoRaSetRFPower+0x96>
        {
            if( power < 5 )
 800a172:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a176:	2b04      	cmp	r3, #4
 800a178:	dc01      	bgt.n	800a17e <SX1276LoRaSetRFPower+0x4e>
            {
                power = 5;
 800a17a:	2305      	movs	r3, #5
 800a17c:	71fb      	strb	r3, [r7, #7]
            }
            if( power > 20 )
 800a17e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a182:	2b14      	cmp	r3, #20
 800a184:	dd01      	ble.n	800a18a <SX1276LoRaSetRFPower+0x5a>
            {
                power = 20;
 800a186:	2314      	movs	r3, #20
 800a188:	71fb      	strb	r3, [r7, #7]
            }
            SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_MAX_POWER_MASK ) | 0x70;
 800a18a:	4b40      	ldr	r3, [pc, #256]	@ (800a28c <SX1276LoRaSetRFPower+0x15c>)
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	7a5a      	ldrb	r2, [r3, #9]
 800a190:	4b3e      	ldr	r3, [pc, #248]	@ (800a28c <SX1276LoRaSetRFPower+0x15c>)
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	f042 0270 	orr.w	r2, r2, #112	@ 0x70
 800a198:	b2d2      	uxtb	r2, r2
 800a19a:	725a      	strb	r2, [r3, #9]
            SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power - 5 ) & 0x0F );
 800a19c:	4b3b      	ldr	r3, [pc, #236]	@ (800a28c <SX1276LoRaSetRFPower+0x15c>)
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	7a5b      	ldrb	r3, [r3, #9]
 800a1a2:	b25b      	sxtb	r3, r3
 800a1a4:	f023 030f 	bic.w	r3, r3, #15
 800a1a8:	b25a      	sxtb	r2, r3
 800a1aa:	79fb      	ldrb	r3, [r7, #7]
 800a1ac:	3b05      	subs	r3, #5
 800a1ae:	b2db      	uxtb	r3, r3
 800a1b0:	b25b      	sxtb	r3, r3
 800a1b2:	f003 030f 	and.w	r3, r3, #15
 800a1b6:	b25b      	sxtb	r3, r3
 800a1b8:	4313      	orrs	r3, r2
 800a1ba:	b25a      	sxtb	r2, r3
 800a1bc:	4b33      	ldr	r3, [pc, #204]	@ (800a28c <SX1276LoRaSetRFPower+0x15c>)
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	b2d2      	uxtb	r2, r2
 800a1c2:	725a      	strb	r2, [r3, #9]
 800a1c4:	e053      	b.n	800a26e <SX1276LoRaSetRFPower+0x13e>
        }
        else
        {
            if( power < 2 )
 800a1c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a1ca:	2b01      	cmp	r3, #1
 800a1cc:	dc01      	bgt.n	800a1d2 <SX1276LoRaSetRFPower+0xa2>
            {
                power = 2;
 800a1ce:	2302      	movs	r3, #2
 800a1d0:	71fb      	strb	r3, [r7, #7]
            }
            if( power > 17 )
 800a1d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a1d6:	2b11      	cmp	r3, #17
 800a1d8:	dd01      	ble.n	800a1de <SX1276LoRaSetRFPower+0xae>
            {
                power = 17;
 800a1da:	2311      	movs	r3, #17
 800a1dc:	71fb      	strb	r3, [r7, #7]
            }
            SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_MAX_POWER_MASK ) | 0x70;
 800a1de:	4b2b      	ldr	r3, [pc, #172]	@ (800a28c <SX1276LoRaSetRFPower+0x15c>)
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	7a5a      	ldrb	r2, [r3, #9]
 800a1e4:	4b29      	ldr	r3, [pc, #164]	@ (800a28c <SX1276LoRaSetRFPower+0x15c>)
 800a1e6:	681b      	ldr	r3, [r3, #0]
 800a1e8:	f042 0270 	orr.w	r2, r2, #112	@ 0x70
 800a1ec:	b2d2      	uxtb	r2, r2
 800a1ee:	725a      	strb	r2, [r3, #9]
            SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power - 2 ) & 0x0F );
 800a1f0:	4b26      	ldr	r3, [pc, #152]	@ (800a28c <SX1276LoRaSetRFPower+0x15c>)
 800a1f2:	681b      	ldr	r3, [r3, #0]
 800a1f4:	7a5b      	ldrb	r3, [r3, #9]
 800a1f6:	b25b      	sxtb	r3, r3
 800a1f8:	f023 030f 	bic.w	r3, r3, #15
 800a1fc:	b25a      	sxtb	r2, r3
 800a1fe:	79fb      	ldrb	r3, [r7, #7]
 800a200:	3b02      	subs	r3, #2
 800a202:	b2db      	uxtb	r3, r3
 800a204:	b25b      	sxtb	r3, r3
 800a206:	f003 030f 	and.w	r3, r3, #15
 800a20a:	b25b      	sxtb	r3, r3
 800a20c:	4313      	orrs	r3, r2
 800a20e:	b25a      	sxtb	r2, r3
 800a210:	4b1e      	ldr	r3, [pc, #120]	@ (800a28c <SX1276LoRaSetRFPower+0x15c>)
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	b2d2      	uxtb	r2, r2
 800a216:	725a      	strb	r2, [r3, #9]
 800a218:	e029      	b.n	800a26e <SX1276LoRaSetRFPower+0x13e>
        }
    }
    else
    {
        if( power < -1 )
 800a21a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a21e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a222:	da01      	bge.n	800a228 <SX1276LoRaSetRFPower+0xf8>
        {
            power = -1;
 800a224:	23ff      	movs	r3, #255	@ 0xff
 800a226:	71fb      	strb	r3, [r7, #7]
        }
        if( power > 14 )
 800a228:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a22c:	2b0e      	cmp	r3, #14
 800a22e:	dd01      	ble.n	800a234 <SX1276LoRaSetRFPower+0x104>
        {
            power = 14;
 800a230:	230e      	movs	r3, #14
 800a232:	71fb      	strb	r3, [r7, #7]
        }
        SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_MAX_POWER_MASK ) | 0x70;
 800a234:	4b15      	ldr	r3, [pc, #84]	@ (800a28c <SX1276LoRaSetRFPower+0x15c>)
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	7a5a      	ldrb	r2, [r3, #9]
 800a23a:	4b14      	ldr	r3, [pc, #80]	@ (800a28c <SX1276LoRaSetRFPower+0x15c>)
 800a23c:	681b      	ldr	r3, [r3, #0]
 800a23e:	f042 0270 	orr.w	r2, r2, #112	@ 0x70
 800a242:	b2d2      	uxtb	r2, r2
 800a244:	725a      	strb	r2, [r3, #9]
        SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power + 1 ) & 0x0F );
 800a246:	4b11      	ldr	r3, [pc, #68]	@ (800a28c <SX1276LoRaSetRFPower+0x15c>)
 800a248:	681b      	ldr	r3, [r3, #0]
 800a24a:	7a5b      	ldrb	r3, [r3, #9]
 800a24c:	b25b      	sxtb	r3, r3
 800a24e:	f023 030f 	bic.w	r3, r3, #15
 800a252:	b25a      	sxtb	r2, r3
 800a254:	79fb      	ldrb	r3, [r7, #7]
 800a256:	3301      	adds	r3, #1
 800a258:	b2db      	uxtb	r3, r3
 800a25a:	b25b      	sxtb	r3, r3
 800a25c:	f003 030f 	and.w	r3, r3, #15
 800a260:	b25b      	sxtb	r3, r3
 800a262:	4313      	orrs	r3, r2
 800a264:	b25a      	sxtb	r2, r3
 800a266:	4b09      	ldr	r3, [pc, #36]	@ (800a28c <SX1276LoRaSetRFPower+0x15c>)
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	b2d2      	uxtb	r2, r2
 800a26c:	725a      	strb	r2, [r3, #9]
    }
    SX1276Write( REG_LR_PACONFIG, SX1276LR->RegPaConfig );
 800a26e:	4b07      	ldr	r3, [pc, #28]	@ (800a28c <SX1276LoRaSetRFPower+0x15c>)
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	7a5b      	ldrb	r3, [r3, #9]
 800a274:	4619      	mov	r1, r3
 800a276:	2009      	movs	r0, #9
 800a278:	f7ff fca4 	bl	8009bc4 <SX1276Write>
    LoRaSettings.Power = power;
 800a27c:	4a04      	ldr	r2, [pc, #16]	@ (800a290 <SX1276LoRaSetRFPower+0x160>)
 800a27e:	79fb      	ldrb	r3, [r7, #7]
 800a280:	7113      	strb	r3, [r2, #4]
}
 800a282:	bf00      	nop
 800a284:	3708      	adds	r7, #8
 800a286:	46bd      	mov	sp, r7
 800a288:	bd80      	pop	{r7, pc}
 800a28a:	bf00      	nop
 800a28c:	200003e4 	.word	0x200003e4
 800a290:	20000080 	.word	0x20000080

0800a294 <SX1276LoRaInit>:
 * PacketTimeout Stores the Rx window time value for packet reception
 */
//static uint32_t PacketTimeout;

void SX1276LoRaInit( void )
{
 800a294:	b580      	push	{r7, lr}
 800a296:	af00      	add	r7, sp, #0
    RFLRState = RFLR_STATE_IDLE;
 800a298:	4b32      	ldr	r3, [pc, #200]	@ (800a364 <SX1276LoRaInit+0xd0>)
 800a29a:	2200      	movs	r2, #0
 800a29c:	701a      	strb	r2, [r3, #0]
//    SX1276LR->RegOpMode = RFLR_OPMODE_SLEEP;


    SX1276LoRaSetDefaults( );
 800a29e:	f000 f86b 	bl	800a378 <SX1276LoRaSetDefaults>

    SX1276ReadBuffer( REG_LR_OPMODE, SX1276Regs + 1, 0x70 - 1 );
 800a2a2:	4b31      	ldr	r3, [pc, #196]	@ (800a368 <SX1276LoRaInit+0xd4>)
 800a2a4:	226f      	movs	r2, #111	@ 0x6f
 800a2a6:	4619      	mov	r1, r3
 800a2a8:	2001      	movs	r0, #1
 800a2aa:	f7ff fcc7 	bl	8009c3c <SX1276ReadBuffer>

    SX1276LR->RegLna = RFLR_LNA_GAIN_G1;
 800a2ae:	4b2f      	ldr	r3, [pc, #188]	@ (800a36c <SX1276LoRaInit+0xd8>)
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	2220      	movs	r2, #32
 800a2b4:	731a      	strb	r2, [r3, #12]
//    RegLna=0b100000 = Maximum amplifier gain
    SX1276WriteBuffer( REG_LR_OPMODE, SX1276Regs + 1, 0x70 - 1 );
 800a2b6:	4b2c      	ldr	r3, [pc, #176]	@ (800a368 <SX1276LoRaInit+0xd4>)
 800a2b8:	226f      	movs	r2, #111	@ 0x6f
 800a2ba:	4619      	mov	r1, r3
 800a2bc:	2001      	movs	r0, #1
 800a2be:	f7ff fc93 	bl	8009be8 <SX1276WriteBuffer>

    // set the RF settings
    SX1276LoRaSetRFFrequency( LoRaSettings.RFFrequency );
 800a2c2:	4b2b      	ldr	r3, [pc, #172]	@ (800a370 <SX1276LoRaInit+0xdc>)
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	4618      	mov	r0, r3
 800a2c8:	f7ff fcf2 	bl	8009cb0 <SX1276LoRaSetRFFrequency>

    // SF6 only operates in implicit header mode.
    SX1276LoRaSetSpreadingFactor( LoRaSettings.SpreadingFactor );
 800a2cc:	4b28      	ldr	r3, [pc, #160]	@ (800a370 <SX1276LoRaInit+0xdc>)
 800a2ce:	799b      	ldrb	r3, [r3, #6]
 800a2d0:	4618      	mov	r0, r3
 800a2d2:	f7ff fd29 	bl	8009d28 <SX1276LoRaSetSpreadingFactor>
    SX1276LoRaSetErrorCoding( LoRaSettings.ErrorCoding );
 800a2d6:	4b26      	ldr	r3, [pc, #152]	@ (800a370 <SX1276LoRaInit+0xdc>)
 800a2d8:	79db      	ldrb	r3, [r3, #7]
 800a2da:	4618      	mov	r0, r3
 800a2dc:	f7ff fd94 	bl	8009e08 <SX1276LoRaSetErrorCoding>
    SX1276LoRaSetPacketCrcOn( LoRaSettings.CrcOn );
 800a2e0:	4b23      	ldr	r3, [pc, #140]	@ (800a370 <SX1276LoRaInit+0xdc>)
 800a2e2:	7a1b      	ldrb	r3, [r3, #8]
 800a2e4:	4618      	mov	r0, r3
 800a2e6:	f7ff fdbd 	bl	8009e64 <SX1276LoRaSetPacketCrcOn>
    SX1276LoRaSetSignalBandwidth( LoRaSettings.SignalBw );
 800a2ea:	4b21      	ldr	r3, [pc, #132]	@ (800a370 <SX1276LoRaInit+0xdc>)
 800a2ec:	795b      	ldrb	r3, [r3, #5]
 800a2ee:	4618      	mov	r0, r3
 800a2f0:	f7ff fde6 	bl	8009ec0 <SX1276LoRaSetSignalBandwidth>

    SX1276LoRaSetImplicitHeaderOn( LoRaSettings.ImplicitHeaderOn );
 800a2f4:	4b1e      	ldr	r3, [pc, #120]	@ (800a370 <SX1276LoRaInit+0xdc>)
 800a2f6:	7a5b      	ldrb	r3, [r3, #9]
 800a2f8:	4618      	mov	r0, r3
 800a2fa:	f7ff fe0f 	bl	8009f1c <SX1276LoRaSetImplicitHeaderOn>
    SX1276LoRaSetSymbTimeout( 0x3FF );
 800a2fe:	f240 30ff 	movw	r0, #1023	@ 0x3ff
 800a302:	f7ff fe39 	bl	8009f78 <SX1276LoRaSetSymbTimeout>
    SX1276LoRaSetPayloadLength( LoRaSettings.PayloadLength );
 800a306:	4b1a      	ldr	r3, [pc, #104]	@ (800a370 <SX1276LoRaInit+0xdc>)
 800a308:	7e1b      	ldrb	r3, [r3, #24]
 800a30a:	4618      	mov	r0, r3
 800a30c:	f7ff fe68 	bl	8009fe0 <SX1276LoRaSetPayloadLength>
    SX1276LoRaSetLowDatarateOptimize( true );
 800a310:	2001      	movs	r0, #1
 800a312:	f7ff fe83 	bl	800a01c <SX1276LoRaSetLowDatarateOptimize>

    if( LoRaSettings.RFFrequency > 860000000 )
 800a316:	4b16      	ldr	r3, [pc, #88]	@ (800a370 <SX1276LoRaInit+0xdc>)
 800a318:	681b      	ldr	r3, [r3, #0]
 800a31a:	4a16      	ldr	r2, [pc, #88]	@ (800a374 <SX1276LoRaInit+0xe0>)
 800a31c:	4293      	cmp	r3, r2
 800a31e:	d90f      	bls.n	800a340 <SX1276LoRaInit+0xac>
    {
        SX1276LoRaSetPAOutput( RFLR_PACONFIG_PASELECT_RFO );
 800a320:	2000      	movs	r0, #0
 800a322:	f7ff fea7 	bl	800a074 <SX1276LoRaSetPAOutput>
        SX1276LoRaSetPa20dBm( false );
 800a326:	2000      	movs	r0, #0
 800a328:	f7ff fecc 	bl	800a0c4 <SX1276LoRaSetPa20dBm>
        LoRaSettings.Power = 14;
 800a32c:	4b10      	ldr	r3, [pc, #64]	@ (800a370 <SX1276LoRaInit+0xdc>)
 800a32e:	220e      	movs	r2, #14
 800a330:	711a      	strb	r2, [r3, #4]
        SX1276LoRaSetRFPower( LoRaSettings.Power );
 800a332:	4b0f      	ldr	r3, [pc, #60]	@ (800a370 <SX1276LoRaInit+0xdc>)
 800a334:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800a338:	4618      	mov	r0, r3
 800a33a:	f7ff fef9 	bl	800a130 <SX1276LoRaSetRFPower>
 800a33e:	e00b      	b.n	800a358 <SX1276LoRaInit+0xc4>
  // Here change to the required one using the amplifier features,



#ifdef MoskitoV02
        SX1276LoRaSetPAOutput(RFLR_PACONFIG_PASELECT_RFO);
 800a340:	2000      	movs	r0, #0
 800a342:	f7ff fe97 	bl	800a074 <SX1276LoRaSetPAOutput>
#ifdef MoskitoV01
        SX1276LoRaSetPAOutput( RFLR_PACONFIG_PASELECT_PABOOST );
#endif
        //true Power limited to +20dBm
//       SX1276LoRaSetPa20dBm( true );
        SX1276LoRaSetPa20dBm( false );
 800a346:	2000      	movs	r0, #0
 800a348:	f7ff febc 	bl	800a0c4 <SX1276LoRaSetPa20dBm>
//        LoRaSettings.Power = 5;
//        LoRaSettings.Power = 17;
        SX1276LoRaSetRFPower( LoRaSettings.Power );
 800a34c:	4b08      	ldr	r3, [pc, #32]	@ (800a370 <SX1276LoRaInit+0xdc>)
 800a34e:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800a352:	4618      	mov	r0, r3
 800a354:	f7ff feec 	bl	800a130 <SX1276LoRaSetRFPower>
    }
    SX1276LoRaSetOpMode( RFLR_OPMODE_STANDBY );
 800a358:	2001      	movs	r0, #1
 800a35a:	f000 f8ab 	bl	800a4b4 <SX1276LoRaSetOpMode>
}
 800a35e:	bf00      	nop
 800a360:	bd80      	pop	{r7, pc}
 800a362:	bf00      	nop
 800a364:	200003e8 	.word	0x200003e8
 800a368:	200003ed 	.word	0x200003ed
 800a36c:	200003e4 	.word	0x200003e4
 800a370:	20000080 	.word	0x20000080
 800a374:	33428f00 	.word	0x33428f00

0800a378 <SX1276LoRaSetDefaults>:

void SX1276LoRaSetDefaults( void )
{
 800a378:	b580      	push	{r7, lr}
 800a37a:	af00      	add	r7, sp, #0
    // REMARK: See SX1276 datasheet for modified default values.
	SX1276Read( REG_LR_VERSION, &SX1276LR->RegVersion ); //old version
 800a37c:	4b04      	ldr	r3, [pc, #16]	@ (800a390 <SX1276LoRaSetDefaults+0x18>)
 800a37e:	681b      	ldr	r3, [r3, #0]
 800a380:	333f      	adds	r3, #63	@ 0x3f
 800a382:	4619      	mov	r1, r3
 800a384:	2042      	movs	r0, #66	@ 0x42
 800a386:	f7ff fc83 	bl	8009c90 <SX1276Read>
//    SX1276Read( REG_LR_VERSION, SX1276LR->RegVersion );
}
 800a38a:	bf00      	nop
 800a38c:	bd80      	pop	{r7, pc}
 800a38e:	bf00      	nop
 800a390:	200003e4 	.word	0x200003e4

0800a394 <SX1276Init>:

static bool LoRaOn = false;
static bool LoRaOnState = false;

void SX1276Init( void )
{
 800a394:	b580      	push	{r7, lr}
 800a396:	af00      	add	r7, sp, #0
    // Initialize FSK and LoRa registers structure

    SX1276LR = ( tSX1276LR* )SX1276Regs;
 800a398:	4b08      	ldr	r3, [pc, #32]	@ (800a3bc <SX1276Init+0x28>)
 800a39a:	4a09      	ldr	r2, [pc, #36]	@ (800a3c0 <SX1276Init+0x2c>)
 800a39c:	601a      	str	r2, [r3, #0]

    SX1276Reset( );
 800a39e:	f000 f813 	bl	800a3c8 <SX1276Reset>

    LoRaOn = true;
 800a3a2:	4b08      	ldr	r3, [pc, #32]	@ (800a3c4 <SX1276Init+0x30>)
 800a3a4:	2201      	movs	r2, #1
 800a3a6:	701a      	strb	r2, [r3, #0]
    SX1276SetLoRaOn( LoRaOn );
 800a3a8:	4b06      	ldr	r3, [pc, #24]	@ (800a3c4 <SX1276Init+0x30>)
 800a3aa:	781b      	ldrb	r3, [r3, #0]
 800a3ac:	4618      	mov	r0, r3
 800a3ae:	f000 f81b 	bl	800a3e8 <SX1276SetLoRaOn>
    // Initialize LoRa modem
    SX1276LoRaInit( );
 800a3b2:	f7ff ff6f 	bl	800a294 <SX1276LoRaInit>
//    HAL_Delay(200);
}
 800a3b6:	bf00      	nop
 800a3b8:	bd80      	pop	{r7, pc}
 800a3ba:	bf00      	nop
 800a3bc:	200003e4 	.word	0x200003e4
 800a3c0:	200003ec 	.word	0x200003ec
 800a3c4:	2000045c 	.word	0x2000045c

0800a3c8 <SX1276Reset>:

void SX1276Reset( void )
{
 800a3c8:	b580      	push	{r7, lr}
 800a3ca:	af00      	add	r7, sp, #0
    SX1276SetReset( RADIO_RESET_ON );
 800a3cc:	2001      	movs	r0, #1
 800a3ce:	f7ff fbdd 	bl	8009b8c <SX1276SetReset>

    HAL_Delay(100);
 800a3d2:	2064      	movs	r0, #100	@ 0x64
 800a3d4:	f7f7 fc70 	bl	8001cb8 <HAL_Delay>

    SX1276SetReset( RADIO_RESET_OFF );
 800a3d8:	2000      	movs	r0, #0
 800a3da:	f7ff fbd7 	bl	8009b8c <SX1276SetReset>

    HAL_Delay(100);
 800a3de:	2064      	movs	r0, #100	@ 0x64
 800a3e0:	f7f7 fc6a 	bl	8001cb8 <HAL_Delay>
}
 800a3e4:	bf00      	nop
 800a3e6:	bd80      	pop	{r7, pc}

0800a3e8 <SX1276SetLoRaOn>:

void SX1276SetLoRaOn( bool enable )
{
 800a3e8:	b580      	push	{r7, lr}
 800a3ea:	b082      	sub	sp, #8
 800a3ec:	af00      	add	r7, sp, #0
 800a3ee:	4603      	mov	r3, r0
 800a3f0:	71fb      	strb	r3, [r7, #7]
//    if( LoRaOnState == enable )
//    {
//        return;
//    }
    LoRaOnState = enable;
 800a3f2:	4a2c      	ldr	r2, [pc, #176]	@ (800a4a4 <SX1276SetLoRaOn+0xbc>)
 800a3f4:	79fb      	ldrb	r3, [r7, #7]
 800a3f6:	7013      	strb	r3, [r2, #0]
    LoRaOn = enable;
 800a3f8:	4a2b      	ldr	r2, [pc, #172]	@ (800a4a8 <SX1276SetLoRaOn+0xc0>)
 800a3fa:	79fb      	ldrb	r3, [r7, #7]
 800a3fc:	7013      	strb	r3, [r2, #0]

    if( LoRaOn == true )
 800a3fe:	4b2a      	ldr	r3, [pc, #168]	@ (800a4a8 <SX1276SetLoRaOn+0xc0>)
 800a400:	781b      	ldrb	r3, [r3, #0]
 800a402:	2b00      	cmp	r3, #0
 800a404:	d02e      	beq.n	800a464 <SX1276SetLoRaOn+0x7c>
    {
        SX1276LoRaSetOpMode( RFLR_OPMODE_SLEEP );
 800a406:	2000      	movs	r0, #0
 800a408:	f000 f854 	bl	800a4b4 <SX1276LoRaSetOpMode>

        SX1276LR->RegOpMode = ( SX1276LR->RegOpMode & RFLR_OPMODE_LONGRANGEMODE_MASK ) | RFLR_OPMODE_LONGRANGEMODE_ON;
 800a40c:	4b27      	ldr	r3, [pc, #156]	@ (800a4ac <SX1276SetLoRaOn+0xc4>)
 800a40e:	681b      	ldr	r3, [r3, #0]
 800a410:	785a      	ldrb	r2, [r3, #1]
 800a412:	4b26      	ldr	r3, [pc, #152]	@ (800a4ac <SX1276SetLoRaOn+0xc4>)
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a41a:	b2d2      	uxtb	r2, r2
 800a41c:	705a      	strb	r2, [r3, #1]
        //RegOpMode = 0b10000000  (LoRa mode and sleep)
        SX1276Write( REG_LR_OPMODE, SX1276LR->RegOpMode );
 800a41e:	4b23      	ldr	r3, [pc, #140]	@ (800a4ac <SX1276SetLoRaOn+0xc4>)
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	785b      	ldrb	r3, [r3, #1]
 800a424:	4619      	mov	r1, r3
 800a426:	2001      	movs	r0, #1
 800a428:	f7ff fbcc 	bl	8009bc4 <SX1276Write>
        //RegOpmode =0b10000001 (LoRa mode and waiting)
        SX1276LoRaSetOpMode( RFLR_OPMODE_STANDBY );
 800a42c:	2001      	movs	r0, #1
 800a42e:	f000 f841 	bl	800a4b4 <SX1276LoRaSetOpMode>
                                        // RxDone               RxTimeout                   FhssChangeChannel           CadDone
        SX1276LR->RegDioMapping1 = RFLR_DIOMAPPING1_DIO0_00 | RFLR_DIOMAPPING1_DIO1_00 | RFLR_DIOMAPPING1_DIO2_00 | RFLR_DIOMAPPING1_DIO3_00;
 800a432:	4b1e      	ldr	r3, [pc, #120]	@ (800a4ac <SX1276SetLoRaOn+0xc4>)
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	2200      	movs	r2, #0
 800a438:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
                                        // CadDetected          ModeReady
        SX1276LR->RegDioMapping2 = RFLR_DIOMAPPING2_DIO4_00 | RFLR_DIOMAPPING2_DIO5_00;
 800a43c:	4b1b      	ldr	r3, [pc, #108]	@ (800a4ac <SX1276SetLoRaOn+0xc4>)
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	2200      	movs	r2, #0
 800a442:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
//        RegDioMapping1  2 = 0b0
        SX1276WriteBuffer( REG_LR_DIOMAPPING1, &SX1276LR->RegDioMapping1, 2 );
 800a446:	4b19      	ldr	r3, [pc, #100]	@ (800a4ac <SX1276SetLoRaOn+0xc4>)
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	333d      	adds	r3, #61	@ 0x3d
 800a44c:	2202      	movs	r2, #2
 800a44e:	4619      	mov	r1, r3
 800a450:	2040      	movs	r0, #64	@ 0x40
 800a452:	f7ff fbc9 	bl	8009be8 <SX1276WriteBuffer>
// 		here everything is read from memory LoRa but at the same time garbage is written there.
        SX1276ReadBuffer( REG_LR_OPMODE, SX1276Regs + 1, 0x70 - 1 );
 800a456:	4b16      	ldr	r3, [pc, #88]	@ (800a4b0 <SX1276SetLoRaOn+0xc8>)
 800a458:	226f      	movs	r2, #111	@ 0x6f
 800a45a:	4619      	mov	r1, r3
 800a45c:	2001      	movs	r0, #1
 800a45e:	f7ff fbed 	bl	8009c3c <SX1276ReadBuffer>

        SX1276LoRaSetOpMode( RFLR_OPMODE_STANDBY );

        SX1276ReadBuffer( REG_OPMODE, SX1276Regs + 1, 0x70 - 1 );
    }
}
 800a462:	e01b      	b.n	800a49c <SX1276SetLoRaOn+0xb4>
        SX1276LoRaSetOpMode( RFLR_OPMODE_SLEEP );
 800a464:	2000      	movs	r0, #0
 800a466:	f000 f825 	bl	800a4b4 <SX1276LoRaSetOpMode>
        SX1276LR->RegOpMode = ( SX1276LR->RegOpMode & RFLR_OPMODE_LONGRANGEMODE_MASK ) | RFLR_OPMODE_LONGRANGEMODE_OFF;
 800a46a:	4b10      	ldr	r3, [pc, #64]	@ (800a4ac <SX1276SetLoRaOn+0xc4>)
 800a46c:	681b      	ldr	r3, [r3, #0]
 800a46e:	785a      	ldrb	r2, [r3, #1]
 800a470:	4b0e      	ldr	r3, [pc, #56]	@ (800a4ac <SX1276SetLoRaOn+0xc4>)
 800a472:	681b      	ldr	r3, [r3, #0]
 800a474:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800a478:	b2d2      	uxtb	r2, r2
 800a47a:	705a      	strb	r2, [r3, #1]
        SX1276Write( REG_LR_OPMODE, SX1276LR->RegOpMode );
 800a47c:	4b0b      	ldr	r3, [pc, #44]	@ (800a4ac <SX1276SetLoRaOn+0xc4>)
 800a47e:	681b      	ldr	r3, [r3, #0]
 800a480:	785b      	ldrb	r3, [r3, #1]
 800a482:	4619      	mov	r1, r3
 800a484:	2001      	movs	r0, #1
 800a486:	f7ff fb9d 	bl	8009bc4 <SX1276Write>
        SX1276LoRaSetOpMode( RFLR_OPMODE_STANDBY );
 800a48a:	2001      	movs	r0, #1
 800a48c:	f000 f812 	bl	800a4b4 <SX1276LoRaSetOpMode>
        SX1276ReadBuffer( REG_OPMODE, SX1276Regs + 1, 0x70 - 1 );
 800a490:	4b07      	ldr	r3, [pc, #28]	@ (800a4b0 <SX1276SetLoRaOn+0xc8>)
 800a492:	226f      	movs	r2, #111	@ 0x6f
 800a494:	4619      	mov	r1, r3
 800a496:	2001      	movs	r0, #1
 800a498:	f7ff fbd0 	bl	8009c3c <SX1276ReadBuffer>
}
 800a49c:	bf00      	nop
 800a49e:	3708      	adds	r7, #8
 800a4a0:	46bd      	mov	sp, r7
 800a4a2:	bd80      	pop	{r7, pc}
 800a4a4:	2000045d 	.word	0x2000045d
 800a4a8:	2000045c 	.word	0x2000045c
 800a4ac:	200003e4 	.word	0x200003e4
 800a4b0:	200003ed 	.word	0x200003ed

0800a4b4 <SX1276LoRaSetOpMode>:

void SX1276LoRaSetOpMode( uint8_t opMode )
{
 800a4b4:	b580      	push	{r7, lr}
 800a4b6:	b084      	sub	sp, #16
 800a4b8:	af00      	add	r7, sp, #0
 800a4ba:	4603      	mov	r3, r0
 800a4bc:	71fb      	strb	r3, [r7, #7]
    static uint8_t opModePrev = RFLR_OPMODE_STANDBY;
    static bool antennaSwitchTxOnPrev = true;
    bool antennaSwitchTxOn = false;
 800a4be:	2300      	movs	r3, #0
 800a4c0:	73fb      	strb	r3, [r7, #15]

    opModePrev = SX1276LR->RegOpMode & ~RFLR_OPMODE_MASK;
 800a4c2:	4b1b      	ldr	r3, [pc, #108]	@ (800a530 <SX1276LoRaSetOpMode+0x7c>)
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	785b      	ldrb	r3, [r3, #1]
 800a4c8:	f003 0307 	and.w	r3, r3, #7
 800a4cc:	b2da      	uxtb	r2, r3
 800a4ce:	4b19      	ldr	r3, [pc, #100]	@ (800a534 <SX1276LoRaSetOpMode+0x80>)
 800a4d0:	701a      	strb	r2, [r3, #0]

    if( opMode != opModePrev )
 800a4d2:	4b18      	ldr	r3, [pc, #96]	@ (800a534 <SX1276LoRaSetOpMode+0x80>)
 800a4d4:	781b      	ldrb	r3, [r3, #0]
 800a4d6:	79fa      	ldrb	r2, [r7, #7]
 800a4d8:	429a      	cmp	r2, r3
 800a4da:	d00f      	beq.n	800a4fc <SX1276LoRaSetOpMode+0x48>
    {
        if( opMode == RFLR_OPMODE_TRANSMITTER )
 800a4dc:	79fb      	ldrb	r3, [r7, #7]
 800a4de:	2b03      	cmp	r3, #3
 800a4e0:	d102      	bne.n	800a4e8 <SX1276LoRaSetOpMode+0x34>
        {
            antennaSwitchTxOn = true;
 800a4e2:	2301      	movs	r3, #1
 800a4e4:	73fb      	strb	r3, [r7, #15]
 800a4e6:	e001      	b.n	800a4ec <SX1276LoRaSetOpMode+0x38>
        }
        else
        {
            antennaSwitchTxOn = false;
 800a4e8:	2300      	movs	r3, #0
 800a4ea:	73fb      	strb	r3, [r7, #15]
        }
        if( antennaSwitchTxOn != antennaSwitchTxOnPrev )
 800a4ec:	4b12      	ldr	r3, [pc, #72]	@ (800a538 <SX1276LoRaSetOpMode+0x84>)
 800a4ee:	781b      	ldrb	r3, [r3, #0]
 800a4f0:	7bfa      	ldrb	r2, [r7, #15]
 800a4f2:	429a      	cmp	r2, r3
 800a4f4:	d002      	beq.n	800a4fc <SX1276LoRaSetOpMode+0x48>
        {
            antennaSwitchTxOnPrev = antennaSwitchTxOn;
 800a4f6:	4a10      	ldr	r2, [pc, #64]	@ (800a538 <SX1276LoRaSetOpMode+0x84>)
 800a4f8:	7bfb      	ldrb	r3, [r7, #15]
 800a4fa:	7013      	strb	r3, [r2, #0]
            RXTX( antennaSwitchTxOn ); // Antenna switch control
			#endif

        }
    }
    SX1276LR->RegOpMode = ( SX1276LR->RegOpMode & RFLR_OPMODE_MASK ) | opMode;
 800a4fc:	4b0c      	ldr	r3, [pc, #48]	@ (800a530 <SX1276LoRaSetOpMode+0x7c>)
 800a4fe:	681b      	ldr	r3, [r3, #0]
 800a500:	785b      	ldrb	r3, [r3, #1]
 800a502:	b25b      	sxtb	r3, r3
 800a504:	f023 0307 	bic.w	r3, r3, #7
 800a508:	b25a      	sxtb	r2, r3
 800a50a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a50e:	4313      	orrs	r3, r2
 800a510:	b25a      	sxtb	r2, r3
 800a512:	4b07      	ldr	r3, [pc, #28]	@ (800a530 <SX1276LoRaSetOpMode+0x7c>)
 800a514:	681b      	ldr	r3, [r3, #0]
 800a516:	b2d2      	uxtb	r2, r2
 800a518:	705a      	strb	r2, [r3, #1]

    SX1276Write( REG_LR_OPMODE, SX1276LR->RegOpMode );
 800a51a:	4b05      	ldr	r3, [pc, #20]	@ (800a530 <SX1276LoRaSetOpMode+0x7c>)
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	785b      	ldrb	r3, [r3, #1]
 800a520:	4619      	mov	r1, r3
 800a522:	2001      	movs	r0, #1
 800a524:	f7ff fb4e 	bl	8009bc4 <SX1276Write>
}
 800a528:	bf00      	nop
 800a52a:	3710      	adds	r7, #16
 800a52c:	46bd      	mov	sp, r7
 800a52e:	bd80      	pop	{r7, pc}
 800a530:	200003e4 	.word	0x200003e4
 800a534:	2000009c 	.word	0x2000009c
 800a538:	2000009d 	.word	0x2000009d

0800a53c <disp1color_Init>:

//==============================================================================
//  
//==============================================================================
void disp1color_Init(void)
{
 800a53c:	b580      	push	{r7, lr}
 800a53e:	af00      	add	r7, sp, #0
#if (DISP1COLOR_type == DISPTYPE_ssd1306)
//	  .
  SSD1306_Init(DISP1COLOR_Width, DISP1COLOR_Height);
 800a540:	2140      	movs	r1, #64	@ 0x40
 800a542:	2080      	movs	r0, #128	@ 0x80
 800a544:	f000 fb6c 	bl	800ac20 <SSD1306_Init>
  while ((HAL_I2C_GetState(&hi2c2) != HAL_I2C_STATE_READY)){
 800a548:	bf00      	nop
 800a54a:	4808      	ldr	r0, [pc, #32]	@ (800a56c <disp1color_Init+0x30>)
 800a54c:	f7fa f851 	bl	80045f2 <HAL_I2C_GetState>
 800a550:	4603      	mov	r3, r0
 800a552:	2b20      	cmp	r3, #32
 800a554:	d1f9      	bne.n	800a54a <disp1color_Init+0xe>
//	       
  }
  // 
  disp1color_FillScreenbuff(0);
 800a556:	2000      	movs	r0, #0
 800a558:	f000 f80c 	bl	800a574 <disp1color_FillScreenbuff>
  SSD1306_DisplayFullUpdate(buff, sizeof(buff));
 800a55c:	f240 4101 	movw	r1, #1025	@ 0x401
 800a560:	4803      	ldr	r0, [pc, #12]	@ (800a570 <disp1color_Init+0x34>)
 800a562:	f000 fb6f 	bl	800ac44 <SSD1306_DisplayFullUpdate>
#endif
}
 800a566:	bf00      	nop
 800a568:	bd80      	pop	{r7, pc}
 800a56a:	bf00      	nop
 800a56c:	2000025c 	.word	0x2000025c
 800a570:	20000460 	.word	0x20000460

0800a574 <disp1color_FillScreenbuff>:

//      FillValue
//==============================================================================
void disp1color_FillScreenbuff(uint8_t FillValue)
{
 800a574:	b480      	push	{r7}
 800a576:	b085      	sub	sp, #20
 800a578:	af00      	add	r7, sp, #0
 800a57a:	4603      	mov	r3, r0
 800a57c:	71fb      	strb	r3, [r7, #7]
	buff[0] = 0x40;
 800a57e:	4b0c      	ldr	r3, [pc, #48]	@ (800a5b0 <disp1color_FillScreenbuff+0x3c>)
 800a580:	2240      	movs	r2, #64	@ 0x40
 800a582:	701a      	strb	r2, [r3, #0]
	for(int i = 1; i != BufLen; i++ )
 800a584:	2301      	movs	r3, #1
 800a586:	60fb      	str	r3, [r7, #12]
 800a588:	e007      	b.n	800a59a <disp1color_FillScreenbuff+0x26>
	{
		buff[i] = FillValue;
 800a58a:	4a09      	ldr	r2, [pc, #36]	@ (800a5b0 <disp1color_FillScreenbuff+0x3c>)
 800a58c:	68fb      	ldr	r3, [r7, #12]
 800a58e:	4413      	add	r3, r2
 800a590:	79fa      	ldrb	r2, [r7, #7]
 800a592:	701a      	strb	r2, [r3, #0]
	for(int i = 1; i != BufLen; i++ )
 800a594:	68fb      	ldr	r3, [r7, #12]
 800a596:	3301      	adds	r3, #1
 800a598:	60fb      	str	r3, [r7, #12]
 800a59a:	68fb      	ldr	r3, [r7, #12]
 800a59c:	f240 4201 	movw	r2, #1025	@ 0x401
 800a5a0:	4293      	cmp	r3, r2
 800a5a2:	d1f2      	bne.n	800a58a <disp1color_FillScreenbuff+0x16>
	}
//  memset(buff+1, FillValue, sizeof(buff));
}
 800a5a4:	bf00      	nop
 800a5a6:	bf00      	nop
 800a5a8:	3714      	adds	r7, #20
 800a5aa:	46bd      	mov	sp, r7
 800a5ac:	bc80      	pop	{r7}
 800a5ae:	4770      	bx	lr
 800a5b0:	20000460 	.word	0x20000460

0800a5b4 <disp1color_printf>:

//==============================================================================
//      
//==============================================================================
int16_t disp1color_printf(uint8_t X, uint8_t Y, uint8_t FontID, const char *args, ...)
{
 800a5b4:	b408      	push	{r3}
 800a5b6:	b580      	push	{r7, lr}
 800a5b8:	b09d      	sub	sp, #116	@ 0x74
 800a5ba:	af00      	add	r7, sp, #0
 800a5bc:	4603      	mov	r3, r0
 800a5be:	71fb      	strb	r3, [r7, #7]
 800a5c0:	460b      	mov	r3, r1
 800a5c2:	71bb      	strb	r3, [r7, #6]
 800a5c4:	4613      	mov	r3, r2
 800a5c6:	717b      	strb	r3, [r7, #5]
  char StrBuff[100];

  va_list ap;
  va_start(ap, args);
 800a5c8:	f107 0380 	add.w	r3, r7, #128	@ 0x80
 800a5cc:	60bb      	str	r3, [r7, #8]
  vsnprintf(StrBuff, sizeof(StrBuff), args, ap);
 800a5ce:	f107 000c 	add.w	r0, r7, #12
 800a5d2:	68bb      	ldr	r3, [r7, #8]
 800a5d4:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800a5d6:	2164      	movs	r1, #100	@ 0x64
 800a5d8:	f000 fbe6 	bl	800ada8 <vsniprintf>
  va_end(ap);

  return disp1color_DrawString(X+1, Y, FontID, (uint8_t *)StrBuff);
 800a5dc:	79fb      	ldrb	r3, [r7, #7]
 800a5de:	3301      	adds	r3, #1
 800a5e0:	b2d8      	uxtb	r0, r3
 800a5e2:	f107 030c 	add.w	r3, r7, #12
 800a5e6:	797a      	ldrb	r2, [r7, #5]
 800a5e8:	79b9      	ldrb	r1, [r7, #6]
 800a5ea:	f000 f808 	bl	800a5fe <disp1color_DrawString>
 800a5ee:	4603      	mov	r3, r0
}
 800a5f0:	4618      	mov	r0, r3
 800a5f2:	3774      	adds	r7, #116	@ 0x74
 800a5f4:	46bd      	mov	sp, r7
 800a5f6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a5fa:	b001      	add	sp, #4
 800a5fc:	4770      	bx	lr

0800a5fe <disp1color_DrawString>:

//==============================================================================
//      Str  
//==============================================================================
int16_t disp1color_DrawString(uint8_t X, uint8_t Y, uint8_t FontID, uint8_t *Str)
{
 800a5fe:	b590      	push	{r4, r7, lr}
 800a600:	b087      	sub	sp, #28
 800a602:	af02      	add	r7, sp, #8
 800a604:	603b      	str	r3, [r7, #0]
 800a606:	4603      	mov	r3, r0
 800a608:	71fb      	strb	r3, [r7, #7]
 800a60a:	460b      	mov	r3, r1
 800a60c:	71bb      	strb	r3, [r7, #6]
 800a60e:	4613      	mov	r3, r2
 800a610:	717b      	strb	r3, [r7, #5]
  uint8_t done = 0;             //   
 800a612:	2300      	movs	r3, #0
 800a614:	73fb      	strb	r3, [r7, #15]
  uint8_t Xstart = X;           //          
 800a616:	79fb      	ldrb	r3, [r7, #7]
 800a618:	737b      	strb	r3, [r7, #13]
  uint8_t StrHeight = 8;        //         
 800a61a:	2308      	movs	r3, #8
 800a61c:	73bb      	strb	r3, [r7, #14]

  //  
  while (!done)
 800a61e:	e034      	b.n	800a68a <disp1color_DrawString+0x8c>
  {
    switch (*Str)
 800a620:	683b      	ldr	r3, [r7, #0]
 800a622:	781b      	ldrb	r3, [r3, #0]
 800a624:	2b0d      	cmp	r3, #13
 800a626:	d00e      	beq.n	800a646 <disp1color_DrawString+0x48>
 800a628:	2b0d      	cmp	r3, #13
 800a62a:	dc0f      	bgt.n	800a64c <disp1color_DrawString+0x4e>
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	d002      	beq.n	800a636 <disp1color_DrawString+0x38>
 800a630:	2b0a      	cmp	r3, #10
 800a632:	d003      	beq.n	800a63c <disp1color_DrawString+0x3e>
 800a634:	e00a      	b.n	800a64c <disp1color_DrawString+0x4e>
    {
    case '\0':  //  
      done = 1;
 800a636:	2301      	movs	r3, #1
 800a638:	73fb      	strb	r3, [r7, #15]
      break;
 800a63a:	e023      	b.n	800a684 <disp1color_DrawString+0x86>
    case '\n':  //    
      Y += StrHeight;
 800a63c:	79ba      	ldrb	r2, [r7, #6]
 800a63e:	7bbb      	ldrb	r3, [r7, #14]
 800a640:	4413      	add	r3, r2
 800a642:	71bb      	strb	r3, [r7, #6]
      break;
 800a644:	e01e      	b.n	800a684 <disp1color_DrawString+0x86>
    case '\r':  //    
      X = Xstart;
 800a646:	7b7b      	ldrb	r3, [r7, #13]
 800a648:	71fb      	strb	r3, [r7, #7]
      break;
 800a64a:	e01b      	b.n	800a684 <disp1color_DrawString+0x86>
    default:    //  
      X += disp1color_DrawChar(X, Y, FontID, *Str,0);
 800a64c:	683b      	ldr	r3, [r7, #0]
 800a64e:	781b      	ldrb	r3, [r3, #0]
 800a650:	797a      	ldrb	r2, [r7, #5]
 800a652:	79b9      	ldrb	r1, [r7, #6]
 800a654:	79f8      	ldrb	r0, [r7, #7]
 800a656:	2400      	movs	r4, #0
 800a658:	9400      	str	r4, [sp, #0]
 800a65a:	f000 f86e 	bl	800a73a <disp1color_DrawChar>
 800a65e:	4603      	mov	r3, r0
 800a660:	461a      	mov	r2, r3
 800a662:	79fb      	ldrb	r3, [r7, #7]
 800a664:	4413      	add	r3, r2
 800a666:	71fb      	strb	r3, [r7, #7]
      StrHeight = font_GetCharHeight(font_GetFontStruct(FontID, *Str));
 800a668:	683b      	ldr	r3, [r7, #0]
 800a66a:	781a      	ldrb	r2, [r3, #0]
 800a66c:	797b      	ldrb	r3, [r7, #5]
 800a66e:	4611      	mov	r1, r2
 800a670:	4618      	mov	r0, r3
 800a672:	f000 faa5 	bl	800abc0 <font_GetFontStruct>
 800a676:	4603      	mov	r3, r0
 800a678:	4618      	mov	r0, r3
 800a67a:	f000 fac2 	bl	800ac02 <font_GetCharHeight>
 800a67e:	4603      	mov	r3, r0
 800a680:	73bb      	strb	r3, [r7, #14]
      break;
 800a682:	bf00      	nop
    }
    Str++;
 800a684:	683b      	ldr	r3, [r7, #0]
 800a686:	3301      	adds	r3, #1
 800a688:	603b      	str	r3, [r7, #0]
  while (!done)
 800a68a:	7bfb      	ldrb	r3, [r7, #15]
 800a68c:	2b00      	cmp	r3, #0
 800a68e:	d0c7      	beq.n	800a620 <disp1color_DrawString+0x22>
  }

  return X;
 800a690:	79fb      	ldrb	r3, [r7, #7]
 800a692:	b21b      	sxth	r3, r3
}
 800a694:	4618      	mov	r0, r3
 800a696:	3714      	adds	r7, #20
 800a698:	46bd      	mov	sp, r7
 800a69a:	bd90      	pop	{r4, r7, pc}

0800a69c <disp1color_DrawString_Invert>:
int16_t disp1color_DrawString_Invert(uint8_t X, uint8_t Y, uint8_t FontID, uint8_t *Str)
{
 800a69c:	b590      	push	{r4, r7, lr}
 800a69e:	b087      	sub	sp, #28
 800a6a0:	af02      	add	r7, sp, #8
 800a6a2:	603b      	str	r3, [r7, #0]
 800a6a4:	4603      	mov	r3, r0
 800a6a6:	71fb      	strb	r3, [r7, #7]
 800a6a8:	460b      	mov	r3, r1
 800a6aa:	71bb      	strb	r3, [r7, #6]
 800a6ac:	4613      	mov	r3, r2
 800a6ae:	717b      	strb	r3, [r7, #5]
  uint8_t done = 0;             //   
 800a6b0:	2300      	movs	r3, #0
 800a6b2:	73fb      	strb	r3, [r7, #15]
  uint8_t Xstart = X;           //          
 800a6b4:	79fb      	ldrb	r3, [r7, #7]
 800a6b6:	737b      	strb	r3, [r7, #13]
  uint8_t StrHeight = 8;        //         
 800a6b8:	2308      	movs	r3, #8
 800a6ba:	73bb      	strb	r3, [r7, #14]
  //  
  while (!done)
 800a6bc:	e034      	b.n	800a728 <disp1color_DrawString_Invert+0x8c>
  {
    switch (*Str)
 800a6be:	683b      	ldr	r3, [r7, #0]
 800a6c0:	781b      	ldrb	r3, [r3, #0]
 800a6c2:	2b0d      	cmp	r3, #13
 800a6c4:	d00e      	beq.n	800a6e4 <disp1color_DrawString_Invert+0x48>
 800a6c6:	2b0d      	cmp	r3, #13
 800a6c8:	dc0f      	bgt.n	800a6ea <disp1color_DrawString_Invert+0x4e>
 800a6ca:	2b00      	cmp	r3, #0
 800a6cc:	d002      	beq.n	800a6d4 <disp1color_DrawString_Invert+0x38>
 800a6ce:	2b0a      	cmp	r3, #10
 800a6d0:	d003      	beq.n	800a6da <disp1color_DrawString_Invert+0x3e>
 800a6d2:	e00a      	b.n	800a6ea <disp1color_DrawString_Invert+0x4e>
    {
    case '\0':  //  
      done = 1;
 800a6d4:	2301      	movs	r3, #1
 800a6d6:	73fb      	strb	r3, [r7, #15]
      break;
 800a6d8:	e023      	b.n	800a722 <disp1color_DrawString_Invert+0x86>
    case '\n':  //    
      Y += StrHeight;
 800a6da:	79ba      	ldrb	r2, [r7, #6]
 800a6dc:	7bbb      	ldrb	r3, [r7, #14]
 800a6de:	4413      	add	r3, r2
 800a6e0:	71bb      	strb	r3, [r7, #6]
      break;
 800a6e2:	e01e      	b.n	800a722 <disp1color_DrawString_Invert+0x86>
    case '\r':  //    
      X = Xstart;
 800a6e4:	7b7b      	ldrb	r3, [r7, #13]
 800a6e6:	71fb      	strb	r3, [r7, #7]
      break;
 800a6e8:	e01b      	b.n	800a722 <disp1color_DrawString_Invert+0x86>
    default:    //  
      X += disp1color_DrawChar(X, Y, FontID, *Str, 1);
 800a6ea:	683b      	ldr	r3, [r7, #0]
 800a6ec:	781b      	ldrb	r3, [r3, #0]
 800a6ee:	797a      	ldrb	r2, [r7, #5]
 800a6f0:	79b9      	ldrb	r1, [r7, #6]
 800a6f2:	79f8      	ldrb	r0, [r7, #7]
 800a6f4:	2401      	movs	r4, #1
 800a6f6:	9400      	str	r4, [sp, #0]
 800a6f8:	f000 f81f 	bl	800a73a <disp1color_DrawChar>
 800a6fc:	4603      	mov	r3, r0
 800a6fe:	461a      	mov	r2, r3
 800a700:	79fb      	ldrb	r3, [r7, #7]
 800a702:	4413      	add	r3, r2
 800a704:	71fb      	strb	r3, [r7, #7]
      StrHeight = font_GetCharHeight(font_GetFontStruct(FontID, *Str));
 800a706:	683b      	ldr	r3, [r7, #0]
 800a708:	781a      	ldrb	r2, [r3, #0]
 800a70a:	797b      	ldrb	r3, [r7, #5]
 800a70c:	4611      	mov	r1, r2
 800a70e:	4618      	mov	r0, r3
 800a710:	f000 fa56 	bl	800abc0 <font_GetFontStruct>
 800a714:	4603      	mov	r3, r0
 800a716:	4618      	mov	r0, r3
 800a718:	f000 fa73 	bl	800ac02 <font_GetCharHeight>
 800a71c:	4603      	mov	r3, r0
 800a71e:	73bb      	strb	r3, [r7, #14]
      break;
 800a720:	bf00      	nop
    }
    Str++;
 800a722:	683b      	ldr	r3, [r7, #0]
 800a724:	3301      	adds	r3, #1
 800a726:	603b      	str	r3, [r7, #0]
  while (!done)
 800a728:	7bfb      	ldrb	r3, [r7, #15]
 800a72a:	2b00      	cmp	r3, #0
 800a72c:	d0c7      	beq.n	800a6be <disp1color_DrawString_Invert+0x22>
  }

  return X;
 800a72e:	79fb      	ldrb	r3, [r7, #7]
 800a730:	b21b      	sxth	r3, r3
}
 800a732:	4618      	mov	r0, r3
 800a734:	3714      	adds	r7, #20
 800a736:	46bd      	mov	sp, r7
 800a738:	bd90      	pop	{r4, r7, pc}

0800a73a <disp1color_DrawChar>:

//==============================================================================
//    Char  .    
//==============================================================================
uint8_t disp1color_DrawChar(uint8_t X, uint8_t Y, uint8_t FontID, uint8_t Char, uint8_t Invert)
{
 800a73a:	b590      	push	{r4, r7, lr}
 800a73c:	b087      	sub	sp, #28
 800a73e:	af00      	add	r7, sp, #0
 800a740:	4604      	mov	r4, r0
 800a742:	4608      	mov	r0, r1
 800a744:	4611      	mov	r1, r2
 800a746:	461a      	mov	r2, r3
 800a748:	4623      	mov	r3, r4
 800a74a:	71fb      	strb	r3, [r7, #7]
 800a74c:	4603      	mov	r3, r0
 800a74e:	71bb      	strb	r3, [r7, #6]
 800a750:	460b      	mov	r3, r1
 800a752:	717b      	strb	r3, [r7, #5]
 800a754:	4613      	mov	r3, r2
 800a756:	713b      	strb	r3, [r7, #4]
  //      
  uint8_t *pCharTable = font_GetFontStruct(FontID, Char);
 800a758:	793a      	ldrb	r2, [r7, #4]
 800a75a:	797b      	ldrb	r3, [r7, #5]
 800a75c:	4611      	mov	r1, r2
 800a75e:	4618      	mov	r0, r3
 800a760:	f000 fa2e 	bl	800abc0 <font_GetFontStruct>
 800a764:	6138      	str	r0, [r7, #16]
  uint8_t CharWidth = font_GetCharWidth(pCharTable);    //  
 800a766:	6938      	ldr	r0, [r7, #16]
 800a768:	f000 fa40 	bl	800abec <font_GetCharWidth>
 800a76c:	4603      	mov	r3, r0
 800a76e:	73fb      	strb	r3, [r7, #15]
  uint8_t CharHeight = font_GetCharHeight(pCharTable);  //  
 800a770:	6938      	ldr	r0, [r7, #16]
 800a772:	f000 fa46 	bl	800ac02 <font_GetCharHeight>
 800a776:	4603      	mov	r3, r0
 800a778:	73bb      	strb	r3, [r7, #14]
  pCharTable += 2;
 800a77a:	693b      	ldr	r3, [r7, #16]
 800a77c:	3302      	adds	r3, #2
 800a77e:	613b      	str	r3, [r7, #16]

  if (FontID == FONTID_6X8M)
 800a780:	797b      	ldrb	r3, [r7, #5]
 800a782:	2b00      	cmp	r3, #0
 800a784:	d14d      	bne.n	800a822 <disp1color_DrawChar+0xe8>
  {
    for (uint8_t row = 0; row < CharHeight; row++)
 800a786:	2300      	movs	r3, #0
 800a788:	75fb      	strb	r3, [r7, #23]
 800a78a:	e045      	b.n	800a818 <disp1color_DrawChar+0xde>
    {
      for (uint8_t col = 0; col < CharWidth; col++)
 800a78c:	2300      	movs	r3, #0
 800a78e:	75bb      	strb	r3, [r7, #22]
 800a790:	e03b      	b.n	800a80a <disp1color_DrawChar+0xd0>
    	  if(Invert==1)
 800a792:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800a796:	2b01      	cmp	r3, #1
 800a798:	d11a      	bne.n	800a7d0 <disp1color_DrawChar+0x96>
    		  disp1color_DrawPixel_Invert(X + col, Y + row, pCharTable[row] & (1 << (7 - col)));
 800a79a:	79fa      	ldrb	r2, [r7, #7]
 800a79c:	7dbb      	ldrb	r3, [r7, #22]
 800a79e:	4413      	add	r3, r2
 800a7a0:	b2d8      	uxtb	r0, r3
 800a7a2:	79ba      	ldrb	r2, [r7, #6]
 800a7a4:	7dfb      	ldrb	r3, [r7, #23]
 800a7a6:	4413      	add	r3, r2
 800a7a8:	b2d9      	uxtb	r1, r3
 800a7aa:	7dfb      	ldrb	r3, [r7, #23]
 800a7ac:	693a      	ldr	r2, [r7, #16]
 800a7ae:	4413      	add	r3, r2
 800a7b0:	781b      	ldrb	r3, [r3, #0]
 800a7b2:	b25a      	sxtb	r2, r3
 800a7b4:	7dbb      	ldrb	r3, [r7, #22]
 800a7b6:	f1c3 0307 	rsb	r3, r3, #7
 800a7ba:	2401      	movs	r4, #1
 800a7bc:	fa04 f303 	lsl.w	r3, r4, r3
 800a7c0:	b25b      	sxtb	r3, r3
 800a7c2:	4013      	ands	r3, r2
 800a7c4:	b25b      	sxtb	r3, r3
 800a7c6:	b2db      	uxtb	r3, r3
 800a7c8:	461a      	mov	r2, r3
 800a7ca:	f000 f913 	bl	800a9f4 <disp1color_DrawPixel_Invert>
 800a7ce:	e019      	b.n	800a804 <disp1color_DrawChar+0xca>
    	  else
    		  disp1color_DrawPixel(X + col, Y + row, pCharTable[row] & (1 << (7 - col)));
 800a7d0:	79fa      	ldrb	r2, [r7, #7]
 800a7d2:	7dbb      	ldrb	r3, [r7, #22]
 800a7d4:	4413      	add	r3, r2
 800a7d6:	b2d8      	uxtb	r0, r3
 800a7d8:	79ba      	ldrb	r2, [r7, #6]
 800a7da:	7dfb      	ldrb	r3, [r7, #23]
 800a7dc:	4413      	add	r3, r2
 800a7de:	b2d9      	uxtb	r1, r3
 800a7e0:	7dfb      	ldrb	r3, [r7, #23]
 800a7e2:	693a      	ldr	r2, [r7, #16]
 800a7e4:	4413      	add	r3, r2
 800a7e6:	781b      	ldrb	r3, [r3, #0]
 800a7e8:	b25a      	sxtb	r2, r3
 800a7ea:	7dbb      	ldrb	r3, [r7, #22]
 800a7ec:	f1c3 0307 	rsb	r3, r3, #7
 800a7f0:	2401      	movs	r4, #1
 800a7f2:	fa04 f303 	lsl.w	r3, r4, r3
 800a7f6:	b25b      	sxtb	r3, r3
 800a7f8:	4013      	ands	r3, r2
 800a7fa:	b25b      	sxtb	r3, r3
 800a7fc:	b2db      	uxtb	r3, r3
 800a7fe:	461a      	mov	r2, r3
 800a800:	f000 f8a8 	bl	800a954 <disp1color_DrawPixel>
      for (uint8_t col = 0; col < CharWidth; col++)
 800a804:	7dbb      	ldrb	r3, [r7, #22]
 800a806:	3301      	adds	r3, #1
 800a808:	75bb      	strb	r3, [r7, #22]
 800a80a:	7dba      	ldrb	r2, [r7, #22]
 800a80c:	7bfb      	ldrb	r3, [r7, #15]
 800a80e:	429a      	cmp	r2, r3
 800a810:	d3bf      	bcc.n	800a792 <disp1color_DrawChar+0x58>
    for (uint8_t row = 0; row < CharHeight; row++)
 800a812:	7dfb      	ldrb	r3, [r7, #23]
 800a814:	3301      	adds	r3, #1
 800a816:	75fb      	strb	r3, [r7, #23]
 800a818:	7dfa      	ldrb	r2, [r7, #23]
 800a81a:	7bbb      	ldrb	r3, [r7, #14]
 800a81c:	429a      	cmp	r2, r3
 800a81e:	d3b5      	bcc.n	800a78c <disp1color_DrawChar+0x52>
 800a820:	e093      	b.n	800a94a <disp1color_DrawChar+0x210>
    }
  }
  else
  {
    for (uint8_t row = 0; row < CharHeight; row++)
 800a822:	2300      	movs	r3, #0
 800a824:	757b      	strb	r3, [r7, #21]
 800a826:	e08b      	b.n	800a940 <disp1color_DrawChar+0x206>
    {
      for (uint8_t col = 0; col < CharWidth; col++)
 800a828:	2300      	movs	r3, #0
 800a82a:	753b      	strb	r3, [r7, #20]
 800a82c:	e080      	b.n	800a930 <disp1color_DrawChar+0x1f6>
      {
        if (col < 8)
 800a82e:	7d3b      	ldrb	r3, [r7, #20]
 800a830:	2b07      	cmp	r3, #7
 800a832:	d83d      	bhi.n	800a8b0 <disp1color_DrawChar+0x176>
        {
        	if(Invert==1)
 800a834:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800a838:	2b01      	cmp	r3, #1
 800a83a:	d11c      	bne.n	800a876 <disp1color_DrawChar+0x13c>
        		disp1color_DrawPixel_Invert(X + col, Y + row, pCharTable[row * 2] & (1 << (7 - col)));
 800a83c:	79fa      	ldrb	r2, [r7, #7]
 800a83e:	7d3b      	ldrb	r3, [r7, #20]
 800a840:	4413      	add	r3, r2
 800a842:	b2d8      	uxtb	r0, r3
 800a844:	79ba      	ldrb	r2, [r7, #6]
 800a846:	7d7b      	ldrb	r3, [r7, #21]
 800a848:	4413      	add	r3, r2
 800a84a:	b2d9      	uxtb	r1, r3
 800a84c:	7d7b      	ldrb	r3, [r7, #21]
 800a84e:	005b      	lsls	r3, r3, #1
 800a850:	461a      	mov	r2, r3
 800a852:	693b      	ldr	r3, [r7, #16]
 800a854:	4413      	add	r3, r2
 800a856:	781b      	ldrb	r3, [r3, #0]
 800a858:	b25a      	sxtb	r2, r3
 800a85a:	7d3b      	ldrb	r3, [r7, #20]
 800a85c:	f1c3 0307 	rsb	r3, r3, #7
 800a860:	2401      	movs	r4, #1
 800a862:	fa04 f303 	lsl.w	r3, r4, r3
 800a866:	b25b      	sxtb	r3, r3
 800a868:	4013      	ands	r3, r2
 800a86a:	b25b      	sxtb	r3, r3
 800a86c:	b2db      	uxtb	r3, r3
 800a86e:	461a      	mov	r2, r3
 800a870:	f000 f8c0 	bl	800a9f4 <disp1color_DrawPixel_Invert>
 800a874:	e059      	b.n	800a92a <disp1color_DrawChar+0x1f0>
        	else
        		disp1color_DrawPixel(X + col, Y + row, pCharTable[row * 2] & (1 << (7 - col)));
 800a876:	79fa      	ldrb	r2, [r7, #7]
 800a878:	7d3b      	ldrb	r3, [r7, #20]
 800a87a:	4413      	add	r3, r2
 800a87c:	b2d8      	uxtb	r0, r3
 800a87e:	79ba      	ldrb	r2, [r7, #6]
 800a880:	7d7b      	ldrb	r3, [r7, #21]
 800a882:	4413      	add	r3, r2
 800a884:	b2d9      	uxtb	r1, r3
 800a886:	7d7b      	ldrb	r3, [r7, #21]
 800a888:	005b      	lsls	r3, r3, #1
 800a88a:	461a      	mov	r2, r3
 800a88c:	693b      	ldr	r3, [r7, #16]
 800a88e:	4413      	add	r3, r2
 800a890:	781b      	ldrb	r3, [r3, #0]
 800a892:	b25a      	sxtb	r2, r3
 800a894:	7d3b      	ldrb	r3, [r7, #20]
 800a896:	f1c3 0307 	rsb	r3, r3, #7
 800a89a:	2401      	movs	r4, #1
 800a89c:	fa04 f303 	lsl.w	r3, r4, r3
 800a8a0:	b25b      	sxtb	r3, r3
 800a8a2:	4013      	ands	r3, r2
 800a8a4:	b25b      	sxtb	r3, r3
 800a8a6:	b2db      	uxtb	r3, r3
 800a8a8:	461a      	mov	r2, r3
 800a8aa:	f000 f853 	bl	800a954 <disp1color_DrawPixel>
 800a8ae:	e03c      	b.n	800a92a <disp1color_DrawChar+0x1f0>
        }
        else{
        	if(Invert==1)
 800a8b0:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800a8b4:	2b01      	cmp	r3, #1
 800a8b6:	d11c      	bne.n	800a8f2 <disp1color_DrawChar+0x1b8>
        		disp1color_DrawPixel_Invert(X + col, Y + row, pCharTable[(row * 2) + 1] & (1 << (15 - col)));
 800a8b8:	79fa      	ldrb	r2, [r7, #7]
 800a8ba:	7d3b      	ldrb	r3, [r7, #20]
 800a8bc:	4413      	add	r3, r2
 800a8be:	b2d8      	uxtb	r0, r3
 800a8c0:	79ba      	ldrb	r2, [r7, #6]
 800a8c2:	7d7b      	ldrb	r3, [r7, #21]
 800a8c4:	4413      	add	r3, r2
 800a8c6:	b2d9      	uxtb	r1, r3
 800a8c8:	7d7b      	ldrb	r3, [r7, #21]
 800a8ca:	005b      	lsls	r3, r3, #1
 800a8cc:	3301      	adds	r3, #1
 800a8ce:	693a      	ldr	r2, [r7, #16]
 800a8d0:	4413      	add	r3, r2
 800a8d2:	781b      	ldrb	r3, [r3, #0]
 800a8d4:	b25a      	sxtb	r2, r3
 800a8d6:	7d3b      	ldrb	r3, [r7, #20]
 800a8d8:	f1c3 030f 	rsb	r3, r3, #15
 800a8dc:	2401      	movs	r4, #1
 800a8de:	fa04 f303 	lsl.w	r3, r4, r3
 800a8e2:	b25b      	sxtb	r3, r3
 800a8e4:	4013      	ands	r3, r2
 800a8e6:	b25b      	sxtb	r3, r3
 800a8e8:	b2db      	uxtb	r3, r3
 800a8ea:	461a      	mov	r2, r3
 800a8ec:	f000 f882 	bl	800a9f4 <disp1color_DrawPixel_Invert>
 800a8f0:	e01b      	b.n	800a92a <disp1color_DrawChar+0x1f0>
        	else
        		disp1color_DrawPixel(X + col, Y + row, pCharTable[(row * 2) + 1] & (1 << (15 - col)));
 800a8f2:	79fa      	ldrb	r2, [r7, #7]
 800a8f4:	7d3b      	ldrb	r3, [r7, #20]
 800a8f6:	4413      	add	r3, r2
 800a8f8:	b2d8      	uxtb	r0, r3
 800a8fa:	79ba      	ldrb	r2, [r7, #6]
 800a8fc:	7d7b      	ldrb	r3, [r7, #21]
 800a8fe:	4413      	add	r3, r2
 800a900:	b2d9      	uxtb	r1, r3
 800a902:	7d7b      	ldrb	r3, [r7, #21]
 800a904:	005b      	lsls	r3, r3, #1
 800a906:	3301      	adds	r3, #1
 800a908:	693a      	ldr	r2, [r7, #16]
 800a90a:	4413      	add	r3, r2
 800a90c:	781b      	ldrb	r3, [r3, #0]
 800a90e:	b25a      	sxtb	r2, r3
 800a910:	7d3b      	ldrb	r3, [r7, #20]
 800a912:	f1c3 030f 	rsb	r3, r3, #15
 800a916:	2401      	movs	r4, #1
 800a918:	fa04 f303 	lsl.w	r3, r4, r3
 800a91c:	b25b      	sxtb	r3, r3
 800a91e:	4013      	ands	r3, r2
 800a920:	b25b      	sxtb	r3, r3
 800a922:	b2db      	uxtb	r3, r3
 800a924:	461a      	mov	r2, r3
 800a926:	f000 f815 	bl	800a954 <disp1color_DrawPixel>
      for (uint8_t col = 0; col < CharWidth; col++)
 800a92a:	7d3b      	ldrb	r3, [r7, #20]
 800a92c:	3301      	adds	r3, #1
 800a92e:	753b      	strb	r3, [r7, #20]
 800a930:	7d3a      	ldrb	r2, [r7, #20]
 800a932:	7bfb      	ldrb	r3, [r7, #15]
 800a934:	429a      	cmp	r2, r3
 800a936:	f4ff af7a 	bcc.w	800a82e <disp1color_DrawChar+0xf4>
    for (uint8_t row = 0; row < CharHeight; row++)
 800a93a:	7d7b      	ldrb	r3, [r7, #21]
 800a93c:	3301      	adds	r3, #1
 800a93e:	757b      	strb	r3, [r7, #21]
 800a940:	7d7a      	ldrb	r2, [r7, #21]
 800a942:	7bbb      	ldrb	r3, [r7, #14]
 800a944:	429a      	cmp	r2, r3
 800a946:	f4ff af6f 	bcc.w	800a828 <disp1color_DrawChar+0xee>

      }
    }
  }

  return CharWidth;
 800a94a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a94c:	4618      	mov	r0, r3
 800a94e:	371c      	adds	r7, #28
 800a950:	46bd      	mov	sp, r7
 800a952:	bd90      	pop	{r4, r7, pc}

0800a954 <disp1color_DrawPixel>:
//==============================================================================
//    1  
//==============================================================================
void disp1color_DrawPixel(uint8_t X, uint8_t Y, uint8_t State)
{
 800a954:	b480      	push	{r7}
 800a956:	b085      	sub	sp, #20
 800a958:	af00      	add	r7, sp, #0
 800a95a:	4603      	mov	r3, r0
 800a95c:	71fb      	strb	r3, [r7, #7]
 800a95e:	460b      	mov	r3, r1
 800a960:	71bb      	strb	r3, [r7, #6]
 800a962:	4613      	mov	r3, r2
 800a964:	717b      	strb	r3, [r7, #5]
  // ,       
  if ((X >= DISP1COLOR_Width) || (Y >= DISP1COLOR_Height))
 800a966:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	db3a      	blt.n	800a9e4 <disp1color_DrawPixel+0x90>
 800a96e:	79bb      	ldrb	r3, [r7, #6]
 800a970:	2b3f      	cmp	r3, #63	@ 0x3f
 800a972:	d837      	bhi.n	800a9e4 <disp1color_DrawPixel+0x90>
    return;

  uint16_t ByteIdx = Y >> 3;
 800a974:	79bb      	ldrb	r3, [r7, #6]
 800a976:	08db      	lsrs	r3, r3, #3
 800a978:	b2db      	uxtb	r3, r3
 800a97a:	81fb      	strh	r3, [r7, #14]
  uint8_t BitIdx = Y - (ByteIdx << 3); //     (0<=Y<=7)
 800a97c:	89fb      	ldrh	r3, [r7, #14]
 800a97e:	b2db      	uxtb	r3, r3
 800a980:	00db      	lsls	r3, r3, #3
 800a982:	b2db      	uxtb	r3, r3
 800a984:	79ba      	ldrb	r2, [r7, #6]
 800a986:	1ad3      	subs	r3, r2, r3
 800a988:	737b      	strb	r3, [r7, #13]
  ByteIdx *= DISP1COLOR_Width;
 800a98a:	89fb      	ldrh	r3, [r7, #14]
 800a98c:	01db      	lsls	r3, r3, #7
 800a98e:	81fb      	strh	r3, [r7, #14]
  ByteIdx += X;
 800a990:	79fb      	ldrb	r3, [r7, #7]
 800a992:	b29a      	uxth	r2, r3
 800a994:	89fb      	ldrh	r3, [r7, #14]
 800a996:	4413      	add	r3, r2
 800a998:	81fb      	strh	r3, [r7, #14]

  if (State)
 800a99a:	797b      	ldrb	r3, [r7, #5]
 800a99c:	2b00      	cmp	r3, #0
 800a99e:	d00f      	beq.n	800a9c0 <disp1color_DrawPixel+0x6c>
    buff[ByteIdx] |= (1 << BitIdx);
 800a9a0:	89fb      	ldrh	r3, [r7, #14]
 800a9a2:	4a13      	ldr	r2, [pc, #76]	@ (800a9f0 <disp1color_DrawPixel+0x9c>)
 800a9a4:	5cd3      	ldrb	r3, [r2, r3]
 800a9a6:	b25a      	sxtb	r2, r3
 800a9a8:	7b7b      	ldrb	r3, [r7, #13]
 800a9aa:	2101      	movs	r1, #1
 800a9ac:	fa01 f303 	lsl.w	r3, r1, r3
 800a9b0:	b25b      	sxtb	r3, r3
 800a9b2:	4313      	orrs	r3, r2
 800a9b4:	b25a      	sxtb	r2, r3
 800a9b6:	89fb      	ldrh	r3, [r7, #14]
 800a9b8:	b2d1      	uxtb	r1, r2
 800a9ba:	4a0d      	ldr	r2, [pc, #52]	@ (800a9f0 <disp1color_DrawPixel+0x9c>)
 800a9bc:	54d1      	strb	r1, [r2, r3]
 800a9be:	e012      	b.n	800a9e6 <disp1color_DrawPixel+0x92>
  else
    buff[ByteIdx] &= ~(1 << BitIdx);
 800a9c0:	89fb      	ldrh	r3, [r7, #14]
 800a9c2:	4a0b      	ldr	r2, [pc, #44]	@ (800a9f0 <disp1color_DrawPixel+0x9c>)
 800a9c4:	5cd3      	ldrb	r3, [r2, r3]
 800a9c6:	b25a      	sxtb	r2, r3
 800a9c8:	7b7b      	ldrb	r3, [r7, #13]
 800a9ca:	2101      	movs	r1, #1
 800a9cc:	fa01 f303 	lsl.w	r3, r1, r3
 800a9d0:	b25b      	sxtb	r3, r3
 800a9d2:	43db      	mvns	r3, r3
 800a9d4:	b25b      	sxtb	r3, r3
 800a9d6:	4013      	ands	r3, r2
 800a9d8:	b25a      	sxtb	r2, r3
 800a9da:	89fb      	ldrh	r3, [r7, #14]
 800a9dc:	b2d1      	uxtb	r1, r2
 800a9de:	4a04      	ldr	r2, [pc, #16]	@ (800a9f0 <disp1color_DrawPixel+0x9c>)
 800a9e0:	54d1      	strb	r1, [r2, r3]
 800a9e2:	e000      	b.n	800a9e6 <disp1color_DrawPixel+0x92>
    return;
 800a9e4:	bf00      	nop
}
 800a9e6:	3714      	adds	r7, #20
 800a9e8:	46bd      	mov	sp, r7
 800a9ea:	bc80      	pop	{r7}
 800a9ec:	4770      	bx	lr
 800a9ee:	bf00      	nop
 800a9f0:	20000460 	.word	0x20000460

0800a9f4 <disp1color_DrawPixel_Invert>:

void disp1color_DrawPixel_Invert(uint8_t X, uint8_t Y, uint8_t State)
{
 800a9f4:	b480      	push	{r7}
 800a9f6:	b085      	sub	sp, #20
 800a9f8:	af00      	add	r7, sp, #0
 800a9fa:	4603      	mov	r3, r0
 800a9fc:	71fb      	strb	r3, [r7, #7]
 800a9fe:	460b      	mov	r3, r1
 800aa00:	71bb      	strb	r3, [r7, #6]
 800aa02:	4613      	mov	r3, r2
 800aa04:	717b      	strb	r3, [r7, #5]
  // ,       
  if ((X >= DISP1COLOR_Width) || (Y >= DISP1COLOR_Height))
 800aa06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800aa0a:	2b00      	cmp	r3, #0
 800aa0c:	db41      	blt.n	800aa92 <disp1color_DrawPixel_Invert+0x9e>
 800aa0e:	79bb      	ldrb	r3, [r7, #6]
 800aa10:	2b3f      	cmp	r3, #63	@ 0x3f
 800aa12:	d83e      	bhi.n	800aa92 <disp1color_DrawPixel_Invert+0x9e>
    return;

  uint16_t ByteIdx = Y >> 3;
 800aa14:	79bb      	ldrb	r3, [r7, #6]
 800aa16:	08db      	lsrs	r3, r3, #3
 800aa18:	b2db      	uxtb	r3, r3
 800aa1a:	81fb      	strh	r3, [r7, #14]
  uint8_t BitIdx = Y - (ByteIdx << 3); //     (0<=Y<=7)
 800aa1c:	89fb      	ldrh	r3, [r7, #14]
 800aa1e:	b2db      	uxtb	r3, r3
 800aa20:	00db      	lsls	r3, r3, #3
 800aa22:	b2db      	uxtb	r3, r3
 800aa24:	79ba      	ldrb	r2, [r7, #6]
 800aa26:	1ad3      	subs	r3, r2, r3
 800aa28:	737b      	strb	r3, [r7, #13]
  ByteIdx *= DISP1COLOR_Width;
 800aa2a:	89fb      	ldrh	r3, [r7, #14]
 800aa2c:	01db      	lsls	r3, r3, #7
 800aa2e:	81fb      	strh	r3, [r7, #14]
  ByteIdx += X;
 800aa30:	79fb      	ldrb	r3, [r7, #7]
 800aa32:	b29a      	uxth	r2, r3
 800aa34:	89fb      	ldrh	r3, [r7, #14]
 800aa36:	4413      	add	r3, r2
 800aa38:	81fb      	strh	r3, [r7, #14]

  if (State)
 800aa3a:	797b      	ldrb	r3, [r7, #5]
 800aa3c:	2b00      	cmp	r3, #0
 800aa3e:	d018      	beq.n	800aa72 <disp1color_DrawPixel_Invert+0x7e>
	  buff[ByteIdx] = ((buff[ByteIdx] ^ (1 << BitIdx)) & (~(1 << BitIdx)));
 800aa40:	89fb      	ldrh	r3, [r7, #14]
 800aa42:	4a16      	ldr	r2, [pc, #88]	@ (800aa9c <disp1color_DrawPixel_Invert+0xa8>)
 800aa44:	5cd3      	ldrb	r3, [r2, r3]
 800aa46:	b25a      	sxtb	r2, r3
 800aa48:	7b7b      	ldrb	r3, [r7, #13]
 800aa4a:	2101      	movs	r1, #1
 800aa4c:	fa01 f303 	lsl.w	r3, r1, r3
 800aa50:	b25b      	sxtb	r3, r3
 800aa52:	4053      	eors	r3, r2
 800aa54:	b25a      	sxtb	r2, r3
 800aa56:	7b7b      	ldrb	r3, [r7, #13]
 800aa58:	2101      	movs	r1, #1
 800aa5a:	fa01 f303 	lsl.w	r3, r1, r3
 800aa5e:	b25b      	sxtb	r3, r3
 800aa60:	43db      	mvns	r3, r3
 800aa62:	b25b      	sxtb	r3, r3
 800aa64:	4013      	ands	r3, r2
 800aa66:	b25a      	sxtb	r2, r3
 800aa68:	89fb      	ldrh	r3, [r7, #14]
 800aa6a:	b2d1      	uxtb	r1, r2
 800aa6c:	4a0b      	ldr	r2, [pc, #44]	@ (800aa9c <disp1color_DrawPixel_Invert+0xa8>)
 800aa6e:	54d1      	strb	r1, [r2, r3]
 800aa70:	e010      	b.n	800aa94 <disp1color_DrawPixel_Invert+0xa0>
  else
	  buff[ByteIdx] |= (1 << BitIdx);
 800aa72:	89fb      	ldrh	r3, [r7, #14]
 800aa74:	4a09      	ldr	r2, [pc, #36]	@ (800aa9c <disp1color_DrawPixel_Invert+0xa8>)
 800aa76:	5cd3      	ldrb	r3, [r2, r3]
 800aa78:	b25a      	sxtb	r2, r3
 800aa7a:	7b7b      	ldrb	r3, [r7, #13]
 800aa7c:	2101      	movs	r1, #1
 800aa7e:	fa01 f303 	lsl.w	r3, r1, r3
 800aa82:	b25b      	sxtb	r3, r3
 800aa84:	4313      	orrs	r3, r2
 800aa86:	b25a      	sxtb	r2, r3
 800aa88:	89fb      	ldrh	r3, [r7, #14]
 800aa8a:	b2d1      	uxtb	r1, r2
 800aa8c:	4a03      	ldr	r2, [pc, #12]	@ (800aa9c <disp1color_DrawPixel_Invert+0xa8>)
 800aa8e:	54d1      	strb	r1, [r2, r3]
 800aa90:	e000      	b.n	800aa94 <disp1color_DrawPixel_Invert+0xa0>
    return;
 800aa92:	bf00      	nop
}
 800aa94:	3714      	adds	r7, #20
 800aa96:	46bd      	mov	sp, r7
 800aa98:	bc80      	pop	{r7}
 800aa9a:	4770      	bx	lr
 800aa9c:	20000460 	.word	0x20000460

0800aaa0 <disp1color_UpdateFromBuff>:

//==============================================================================
//          disp1color_buff
//==============================================================================

void disp1color_UpdateFromBuff(void){
 800aaa0:	b580      	push	{r7, lr}
 800aaa2:	af00      	add	r7, sp, #0
	SSD1306_DisplayFullUpdate(buff, sizeof(buff));
 800aaa4:	f240 4101 	movw	r1, #1025	@ 0x401
 800aaa8:	4802      	ldr	r0, [pc, #8]	@ (800aab4 <disp1color_UpdateFromBuff+0x14>)
 800aaaa:	f000 f8cb 	bl	800ac44 <SSD1306_DisplayFullUpdate>
}
 800aaae:	bf00      	nop
 800aab0:	bd80      	pop	{r7, pc}
 800aab2:	bf00      	nop
 800aab4:	20000460 	.word	0x20000460

0800aab8 <HAL_I2C_MasterTxCpltCallback>:

void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c){
 800aab8:	b580      	push	{r7, lr}
 800aaba:	b084      	sub	sp, #16
 800aabc:	af00      	add	r7, sp, #0
 800aabe:	6078      	str	r0, [r7, #4]
	uint16_t OldSize;
	if((HAL_I2C_GetState(&hi2c2) == HAL_I2C_STATE_READY) && (Size!=0)){
 800aac0:	4827      	ldr	r0, [pc, #156]	@ (800ab60 <HAL_I2C_MasterTxCpltCallback+0xa8>)
 800aac2:	f7f9 fd96 	bl	80045f2 <HAL_I2C_GetState>
 800aac6:	4603      	mov	r3, r0
 800aac8:	2b20      	cmp	r3, #32
 800aaca:	d142      	bne.n	800ab52 <HAL_I2C_MasterTxCpltCallback+0x9a>
 800aacc:	4b25      	ldr	r3, [pc, #148]	@ (800ab64 <HAL_I2C_MasterTxCpltCallback+0xac>)
 800aace:	881b      	ldrh	r3, [r3, #0]
 800aad0:	2b00      	cmp	r3, #0
 800aad2:	d03e      	beq.n	800ab52 <HAL_I2C_MasterTxCpltCallback+0x9a>
		do
		{
			OldSize = Size;
 800aad4:	4b23      	ldr	r3, [pc, #140]	@ (800ab64 <HAL_I2C_MasterTxCpltCallback+0xac>)
 800aad6:	881b      	ldrh	r3, [r3, #0]
 800aad8:	81fb      	strh	r3, [r7, #14]
			Size=0;
 800aada:	4b22      	ldr	r3, [pc, #136]	@ (800ab64 <HAL_I2C_MasterTxCpltCallback+0xac>)
 800aadc:	2200      	movs	r2, #0
 800aade:	801a      	strh	r2, [r3, #0]
			if(HAL_I2C_Master_Transmit_IT(&hi2c2, (uint16_t)I2C_ADDRESS, (uint8_t*)ptrCom, OldSize)!=HAL_OK){
 800aae0:	4b21      	ldr	r3, [pc, #132]	@ (800ab68 <HAL_I2C_MasterTxCpltCallback+0xb0>)
 800aae2:	681a      	ldr	r2, [r3, #0]
 800aae4:	89fb      	ldrh	r3, [r7, #14]
 800aae6:	2178      	movs	r1, #120	@ 0x78
 800aae8:	481d      	ldr	r0, [pc, #116]	@ (800ab60 <HAL_I2C_MasterTxCpltCallback+0xa8>)
 800aaea:	f7f9 fa93 	bl	8004014 <HAL_I2C_Master_Transmit_IT>
 800aaee:	4603      	mov	r3, r0
 800aaf0:	2b00      	cmp	r3, #0
 800aaf2:	d002      	beq.n	800aafa <HAL_I2C_MasterTxCpltCallback+0x42>
			Error_Handler();
 800aaf4:	f7f6 fde8 	bl	80016c8 <Error_Handler>
 800aaf8:	e026      	b.n	800ab48 <HAL_I2C_MasterTxCpltCallback+0x90>
			}
			else {
				while ((HAL_I2C_GetState(&hi2c2) != HAL_I2C_STATE_READY)){
 800aafa:	bf00      	nop
 800aafc:	4818      	ldr	r0, [pc, #96]	@ (800ab60 <HAL_I2C_MasterTxCpltCallback+0xa8>)
 800aafe:	f7f9 fd78 	bl	80045f2 <HAL_I2C_GetState>
 800ab02:	4603      	mov	r3, r0
 800ab04:	2b20      	cmp	r3, #32
 800ab06:	d1f9      	bne.n	800aafc <HAL_I2C_MasterTxCpltCallback+0x44>
				}
				if((*ptrNexCom) !=0){ //      
 800ab08:	4b18      	ldr	r3, [pc, #96]	@ (800ab6c <HAL_I2C_MasterTxCpltCallback+0xb4>)
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	781b      	ldrb	r3, [r3, #0]
 800ab0e:	2b00      	cmp	r3, #0
 800ab10:	d017      	beq.n	800ab42 <HAL_I2C_MasterTxCpltCallback+0x8a>
					ptrCom = ++ptrNexCom; // ptrNexCom      
 800ab12:	4b16      	ldr	r3, [pc, #88]	@ (800ab6c <HAL_I2C_MasterTxCpltCallback+0xb4>)
 800ab14:	681b      	ldr	r3, [r3, #0]
 800ab16:	3301      	adds	r3, #1
 800ab18:	4a14      	ldr	r2, [pc, #80]	@ (800ab6c <HAL_I2C_MasterTxCpltCallback+0xb4>)
 800ab1a:	6013      	str	r3, [r2, #0]
 800ab1c:	4b13      	ldr	r3, [pc, #76]	@ (800ab6c <HAL_I2C_MasterTxCpltCallback+0xb4>)
 800ab1e:	681b      	ldr	r3, [r3, #0]
 800ab20:	4a11      	ldr	r2, [pc, #68]	@ (800ab68 <HAL_I2C_MasterTxCpltCallback+0xb0>)
 800ab22:	6013      	str	r3, [r2, #0]
					Size = *(ptrCom-1);//      
 800ab24:	4b10      	ldr	r3, [pc, #64]	@ (800ab68 <HAL_I2C_MasterTxCpltCallback+0xb0>)
 800ab26:	681b      	ldr	r3, [r3, #0]
 800ab28:	3b01      	subs	r3, #1
 800ab2a:	781b      	ldrb	r3, [r3, #0]
 800ab2c:	461a      	mov	r2, r3
 800ab2e:	4b0d      	ldr	r3, [pc, #52]	@ (800ab64 <HAL_I2C_MasterTxCpltCallback+0xac>)
 800ab30:	801a      	strh	r2, [r3, #0]
					ptrNexCom+= Size; //ptrNexCom     N (  
 800ab32:	4b0e      	ldr	r3, [pc, #56]	@ (800ab6c <HAL_I2C_MasterTxCpltCallback+0xb4>)
 800ab34:	681b      	ldr	r3, [r3, #0]
 800ab36:	4a0b      	ldr	r2, [pc, #44]	@ (800ab64 <HAL_I2C_MasterTxCpltCallback+0xac>)
 800ab38:	8812      	ldrh	r2, [r2, #0]
 800ab3a:	4413      	add	r3, r2
 800ab3c:	4a0b      	ldr	r2, [pc, #44]	@ (800ab6c <HAL_I2C_MasterTxCpltCallback+0xb4>)
 800ab3e:	6013      	str	r3, [r2, #0]
 800ab40:	e002      	b.n	800ab48 <HAL_I2C_MasterTxCpltCallback+0x90>
					//   
				}
				else { //         
					Size=0;
 800ab42:	4b08      	ldr	r3, [pc, #32]	@ (800ab64 <HAL_I2C_MasterTxCpltCallback+0xac>)
 800ab44:	2200      	movs	r2, #0
 800ab46:	801a      	strh	r2, [r3, #0]
				}
			}
		}
		while(Size!=0);
 800ab48:	4b06      	ldr	r3, [pc, #24]	@ (800ab64 <HAL_I2C_MasterTxCpltCallback+0xac>)
 800ab4a:	881b      	ldrh	r3, [r3, #0]
 800ab4c:	2b00      	cmp	r3, #0
 800ab4e:	d1c1      	bne.n	800aad4 <HAL_I2C_MasterTxCpltCallback+0x1c>
	if((HAL_I2C_GetState(&hi2c2) == HAL_I2C_STATE_READY) && (Size!=0)){
 800ab50:	e003      	b.n	800ab5a <HAL_I2C_MasterTxCpltCallback+0xa2>
	}
	else{
		Size=0;
 800ab52:	4b04      	ldr	r3, [pc, #16]	@ (800ab64 <HAL_I2C_MasterTxCpltCallback+0xac>)
 800ab54:	2200      	movs	r2, #0
 800ab56:	801a      	strh	r2, [r3, #0]
		return;
 800ab58:	bf00      	nop
	}
}
 800ab5a:	3710      	adds	r7, #16
 800ab5c:	46bd      	mov	sp, r7
 800ab5e:	bd80      	pop	{r7, pc}
 800ab60:	2000025c 	.word	0x2000025c
 800ab64:	2000086c 	.word	0x2000086c
 800ab68:	20000864 	.word	0x20000864
 800ab6c:	20000868 	.word	0x20000868

0800ab70 <f10x16f_GetCharTable>:

//==============================================================================
//       Char
//==============================================================================
uint8_t *f10x16f_GetCharTable(uint8_t Char)
{
 800ab70:	b480      	push	{r7}
 800ab72:	b083      	sub	sp, #12
 800ab74:	af00      	add	r7, sp, #0
 800ab76:	4603      	mov	r3, r0
 800ab78:	71fb      	strb	r3, [r7, #7]
  return (uint8_t *)(&f10x16f_table[Char][0]);
 800ab7a:	79fa      	ldrb	r2, [r7, #7]
 800ab7c:	4613      	mov	r3, r2
 800ab7e:	011b      	lsls	r3, r3, #4
 800ab80:	4413      	add	r3, r2
 800ab82:	005b      	lsls	r3, r3, #1
 800ab84:	4a03      	ldr	r2, [pc, #12]	@ (800ab94 <f10x16f_GetCharTable+0x24>)
 800ab86:	4413      	add	r3, r2
}
 800ab88:	4618      	mov	r0, r3
 800ab8a:	370c      	adds	r7, #12
 800ab8c:	46bd      	mov	sp, r7
 800ab8e:	bc80      	pop	{r7}
 800ab90:	4770      	bx	lr
 800ab92:	bf00      	nop
 800ab94:	0800b868 	.word	0x0800b868

0800ab98 <f6x8m_GetCharTable>:

//==============================================================================
//       Char
//==============================================================================
uint8_t *f6x8m_GetCharTable(uint8_t Char)
{
 800ab98:	b480      	push	{r7}
 800ab9a:	b083      	sub	sp, #12
 800ab9c:	af00      	add	r7, sp, #0
 800ab9e:	4603      	mov	r3, r0
 800aba0:	71fb      	strb	r3, [r7, #7]
  return (uint8_t *)(&f6x8m_table[Char][0]);
 800aba2:	79fa      	ldrb	r2, [r7, #7]
 800aba4:	4613      	mov	r3, r2
 800aba6:	009b      	lsls	r3, r3, #2
 800aba8:	4413      	add	r3, r2
 800abaa:	005b      	lsls	r3, r3, #1
 800abac:	4a03      	ldr	r2, [pc, #12]	@ (800abbc <f6x8m_GetCharTable+0x24>)
 800abae:	4413      	add	r3, r2
}
 800abb0:	4618      	mov	r0, r3
 800abb2:	370c      	adds	r7, #12
 800abb4:	46bd      	mov	sp, r7
 800abb6:	bc80      	pop	{r7}
 800abb8:	4770      	bx	lr
 800abba:	bf00      	nop
 800abbc:	0800da68 	.word	0x0800da68

0800abc0 <font_GetFontStruct>:

//==============================================================================
//     ,   Char
//==============================================================================
uint8_t *font_GetFontStruct(uint8_t FontID, uint8_t Char)
{
 800abc0:	b580      	push	{r7, lr}
 800abc2:	b082      	sub	sp, #8
 800abc4:	af00      	add	r7, sp, #0
 800abc6:	4603      	mov	r3, r0
 800abc8:	460a      	mov	r2, r1
 800abca:	71fb      	strb	r3, [r7, #7]
 800abcc:	4613      	mov	r3, r2
 800abce:	71bb      	strb	r3, [r7, #6]
  return font_table_funcs[FontID](Char);
 800abd0:	79fb      	ldrb	r3, [r7, #7]
 800abd2:	4a05      	ldr	r2, [pc, #20]	@ (800abe8 <font_GetFontStruct+0x28>)
 800abd4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800abd8:	79ba      	ldrb	r2, [r7, #6]
 800abda:	4610      	mov	r0, r2
 800abdc:	4798      	blx	r3
 800abde:	4603      	mov	r3, r0
}
 800abe0:	4618      	mov	r0, r3
 800abe2:	3708      	adds	r7, #8
 800abe4:	46bd      	mov	sp, r7
 800abe6:	bd80      	pop	{r7, pc}
 800abe8:	0800e468 	.word	0x0800e468

0800abec <font_GetCharWidth>:

//==============================================================================
//    
//==============================================================================
uint8_t font_GetCharWidth(uint8_t *pCharTable)
{
 800abec:	b480      	push	{r7}
 800abee:	b083      	sub	sp, #12
 800abf0:	af00      	add	r7, sp, #0
 800abf2:	6078      	str	r0, [r7, #4]
  return *pCharTable;  //  
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	781b      	ldrb	r3, [r3, #0]
}
 800abf8:	4618      	mov	r0, r3
 800abfa:	370c      	adds	r7, #12
 800abfc:	46bd      	mov	sp, r7
 800abfe:	bc80      	pop	{r7}
 800ac00:	4770      	bx	lr

0800ac02 <font_GetCharHeight>:

//==============================================================================
//    
//==============================================================================
uint8_t font_GetCharHeight(uint8_t *pCharTable)
{
 800ac02:	b480      	push	{r7}
 800ac04:	b083      	sub	sp, #12
 800ac06:	af00      	add	r7, sp, #0
 800ac08:	6078      	str	r0, [r7, #4]
  pCharTable++;
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	3301      	adds	r3, #1
 800ac0e:	607b      	str	r3, [r7, #4]
  return *pCharTable;  //  
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	781b      	ldrb	r3, [r3, #0]
}
 800ac14:	4618      	mov	r0, r3
 800ac16:	370c      	adds	r7, #12
 800ac18:	46bd      	mov	sp, r7
 800ac1a:	bc80      	pop	{r7}
 800ac1c:	4770      	bx	lr
	...

0800ac20 <SSD1306_Init>:
//==============================================================================
//      ssd1306(  HAL)
//	 I2C   Reset    
//==============================================================================
void SSD1306_Init(uint8_t width, uint8_t height)
{
 800ac20:	b580      	push	{r7, lr}
 800ac22:	b082      	sub	sp, #8
 800ac24:	af00      	add	r7, sp, #0
 800ac26:	4603      	mov	r3, r0
 800ac28:	460a      	mov	r2, r1
 800ac2a:	71fb      	strb	r3, [r7, #7]
 800ac2c:	4613      	mov	r3, r2
 800ac2e:	71bb      	strb	r3, [r7, #6]
//  HAL_Delay(2);
//  HAL_GPIO_WritePin(Reset_GPIO_Port, Reset_Pin, GPIO_PIN_RESET);
//  HAL_Delay(15);
//  HAL_GPIO_WritePin(Reset_GPIO_Port, Reset_Pin, GPIO_PIN_SET);

  SSD1306_SendCOM(ComArr);
 800ac30:	4803      	ldr	r0, [pc, #12]	@ (800ac40 <SSD1306_Init+0x20>)
 800ac32:	f000 f825 	bl	800ac80 <SSD1306_SendCOM>
}
 800ac36:	bf00      	nop
 800ac38:	3708      	adds	r7, #8
 800ac3a:	46bd      	mov	sp, r7
 800ac3c:	bd80      	pop	{r7, pc}
 800ac3e:	bf00      	nop
 800ac40:	200000ac 	.word	0x200000ac

0800ac44 <SSD1306_DisplayFullUpdate>:
//==============================================================================
//         pBuff
//==============================================================================
void SSD1306_DisplayFullUpdate(uint8_t *pBuff, uint16_t BuffLen)
{
 800ac44:	b580      	push	{r7, lr}
 800ac46:	b082      	sub	sp, #8
 800ac48:	af00      	add	r7, sp, #0
 800ac4a:	6078      	str	r0, [r7, #4]
 800ac4c:	460b      	mov	r3, r1
 800ac4e:	807b      	strh	r3, [r7, #2]
	while (HAL_I2C_GetState(&hi2c2) != HAL_I2C_STATE_READY)
 800ac50:	bf00      	nop
 800ac52:	4809      	ldr	r0, [pc, #36]	@ (800ac78 <SSD1306_DisplayFullUpdate+0x34>)
 800ac54:	f7f9 fccd 	bl	80045f2 <HAL_I2C_GetState>
 800ac58:	4603      	mov	r3, r0
 800ac5a:	2b20      	cmp	r3, #32
 800ac5c:	d1f9      	bne.n	800ac52 <SSD1306_DisplayFullUpdate+0xe>
				{
				}
	//   .
	SSD1306_SendCOM(ComArrSet);
 800ac5e:	4807      	ldr	r0, [pc, #28]	@ (800ac7c <SSD1306_DisplayFullUpdate+0x38>)
 800ac60:	f000 f80e 	bl	800ac80 <SSD1306_SendCOM>
	SendData(pBuff, BuffLen);
 800ac64:	887b      	ldrh	r3, [r7, #2]
 800ac66:	4619      	mov	r1, r3
 800ac68:	6878      	ldr	r0, [r7, #4]
 800ac6a:	f000 f833 	bl	800acd4 <SendData>
}
 800ac6e:	bf00      	nop
 800ac70:	3708      	adds	r7, #8
 800ac72:	46bd      	mov	sp, r7
 800ac74:	bd80      	pop	{r7, pc}
 800ac76:	bf00      	nop
 800ac78:	2000025c 	.word	0x2000025c
 800ac7c:	200000a0 	.word	0x200000a0

0800ac80 <SSD1306_SendCOM>:
// Sends an array of commands for initialization.
void SSD1306_SendCOM(uint8_t *Arr){
 800ac80:	b580      	push	{r7, lr}
 800ac82:	b082      	sub	sp, #8
 800ac84:	af00      	add	r7, sp, #0
 800ac86:	6078      	str	r0, [r7, #4]
	  ptrCom = Arr;
 800ac88:	4a0e      	ldr	r2, [pc, #56]	@ (800acc4 <SSD1306_SendCOM+0x44>)
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	6013      	str	r3, [r2, #0]
	  ptrNexCom = Arr;
 800ac8e:	4a0e      	ldr	r2, [pc, #56]	@ (800acc8 <SSD1306_SendCOM+0x48>)
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	6013      	str	r3, [r2, #0]
	  Size = *ptrCom++ ;
 800ac94:	4b0b      	ldr	r3, [pc, #44]	@ (800acc4 <SSD1306_SendCOM+0x44>)
 800ac96:	681b      	ldr	r3, [r3, #0]
 800ac98:	1c5a      	adds	r2, r3, #1
 800ac9a:	490a      	ldr	r1, [pc, #40]	@ (800acc4 <SSD1306_SendCOM+0x44>)
 800ac9c:	600a      	str	r2, [r1, #0]
 800ac9e:	781b      	ldrb	r3, [r3, #0]
 800aca0:	461a      	mov	r2, r3
 800aca2:	4b0a      	ldr	r3, [pc, #40]	@ (800accc <SSD1306_SendCOM+0x4c>)
 800aca4:	801a      	strh	r2, [r3, #0]

	  ptrNexCom+= Size +1;
 800aca6:	4b08      	ldr	r3, [pc, #32]	@ (800acc8 <SSD1306_SendCOM+0x48>)
 800aca8:	681a      	ldr	r2, [r3, #0]
 800acaa:	4b08      	ldr	r3, [pc, #32]	@ (800accc <SSD1306_SendCOM+0x4c>)
 800acac:	881b      	ldrh	r3, [r3, #0]
 800acae:	3301      	adds	r3, #1
 800acb0:	4413      	add	r3, r2
 800acb2:	4a05      	ldr	r2, [pc, #20]	@ (800acc8 <SSD1306_SendCOM+0x48>)
 800acb4:	6013      	str	r3, [r2, #0]
	  HAL_I2C_MasterTxCpltCallback(&hi2c2);
 800acb6:	4806      	ldr	r0, [pc, #24]	@ (800acd0 <SSD1306_SendCOM+0x50>)
 800acb8:	f7ff fefe 	bl	800aab8 <HAL_I2C_MasterTxCpltCallback>
}
 800acbc:	bf00      	nop
 800acbe:	3708      	adds	r7, #8
 800acc0:	46bd      	mov	sp, r7
 800acc2:	bd80      	pop	{r7, pc}
 800acc4:	20000864 	.word	0x20000864
 800acc8:	20000868 	.word	0x20000868
 800accc:	2000086c 	.word	0x2000086c
 800acd0:	2000025c 	.word	0x2000025c

0800acd4 <SendData>:
//==============================================================================
//      ssd1306
//==============================================================================
void SendData(uint8_t *pBuff, uint16_t BuffLen){
 800acd4:	b580      	push	{r7, lr}
 800acd6:	b082      	sub	sp, #8
 800acd8:	af00      	add	r7, sp, #0
 800acda:	6078      	str	r0, [r7, #4]
 800acdc:	460b      	mov	r3, r1
 800acde:	807b      	strh	r3, [r7, #2]
//     1 ,   1 .
	pBuff[0] = 0x40;
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	2240      	movs	r2, #64	@ 0x40
 800ace4:	701a      	strb	r2, [r3, #0]
	//     
	while (HAL_I2C_GetState(&hi2c2) != HAL_I2C_STATE_READY)
 800ace6:	bf00      	nop
 800ace8:	4808      	ldr	r0, [pc, #32]	@ (800ad0c <SendData+0x38>)
 800acea:	f7f9 fc82 	bl	80045f2 <HAL_I2C_GetState>
 800acee:	4603      	mov	r3, r0
 800acf0:	2b20      	cmp	r3, #32
 800acf2:	d1f9      	bne.n	800ace8 <SendData+0x14>
				{
				}
	// 
	if(HAL_I2C_Master_Transmit_IT(&hi2c2, (uint16_t)I2C_ADDRESS, (uint8_t*)(pBuff),BufLen)!= HAL_OK)
 800acf4:	f240 4301 	movw	r3, #1025	@ 0x401
 800acf8:	687a      	ldr	r2, [r7, #4]
 800acfa:	2178      	movs	r1, #120	@ 0x78
 800acfc:	4803      	ldr	r0, [pc, #12]	@ (800ad0c <SendData+0x38>)
 800acfe:	f7f9 f989 	bl	8004014 <HAL_I2C_Master_Transmit_IT>
				{ //     .

				}
}
 800ad02:	bf00      	nop
 800ad04:	3708      	adds	r7, #8
 800ad06:	46bd      	mov	sp, r7
 800ad08:	bd80      	pop	{r7, pc}
 800ad0a:	bf00      	nop
 800ad0c:	2000025c 	.word	0x2000025c

0800ad10 <siprintf>:
 800ad10:	b40e      	push	{r1, r2, r3}
 800ad12:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800ad16:	b500      	push	{lr}
 800ad18:	b09c      	sub	sp, #112	@ 0x70
 800ad1a:	ab1d      	add	r3, sp, #116	@ 0x74
 800ad1c:	9002      	str	r0, [sp, #8]
 800ad1e:	9006      	str	r0, [sp, #24]
 800ad20:	9107      	str	r1, [sp, #28]
 800ad22:	9104      	str	r1, [sp, #16]
 800ad24:	4808      	ldr	r0, [pc, #32]	@ (800ad48 <siprintf+0x38>)
 800ad26:	4909      	ldr	r1, [pc, #36]	@ (800ad4c <siprintf+0x3c>)
 800ad28:	f853 2b04 	ldr.w	r2, [r3], #4
 800ad2c:	9105      	str	r1, [sp, #20]
 800ad2e:	6800      	ldr	r0, [r0, #0]
 800ad30:	a902      	add	r1, sp, #8
 800ad32:	9301      	str	r3, [sp, #4]
 800ad34:	f000 f9cc 	bl	800b0d0 <_svfiprintf_r>
 800ad38:	2200      	movs	r2, #0
 800ad3a:	9b02      	ldr	r3, [sp, #8]
 800ad3c:	701a      	strb	r2, [r3, #0]
 800ad3e:	b01c      	add	sp, #112	@ 0x70
 800ad40:	f85d eb04 	ldr.w	lr, [sp], #4
 800ad44:	b003      	add	sp, #12
 800ad46:	4770      	bx	lr
 800ad48:	200000e8 	.word	0x200000e8
 800ad4c:	ffff0208 	.word	0xffff0208

0800ad50 <_vsniprintf_r>:
 800ad50:	b530      	push	{r4, r5, lr}
 800ad52:	4614      	mov	r4, r2
 800ad54:	2c00      	cmp	r4, #0
 800ad56:	4605      	mov	r5, r0
 800ad58:	461a      	mov	r2, r3
 800ad5a:	b09b      	sub	sp, #108	@ 0x6c
 800ad5c:	da05      	bge.n	800ad6a <_vsniprintf_r+0x1a>
 800ad5e:	238b      	movs	r3, #139	@ 0x8b
 800ad60:	6003      	str	r3, [r0, #0]
 800ad62:	f04f 30ff 	mov.w	r0, #4294967295
 800ad66:	b01b      	add	sp, #108	@ 0x6c
 800ad68:	bd30      	pop	{r4, r5, pc}
 800ad6a:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800ad6e:	f8ad 300c 	strh.w	r3, [sp, #12]
 800ad72:	bf0c      	ite	eq
 800ad74:	4623      	moveq	r3, r4
 800ad76:	f104 33ff 	addne.w	r3, r4, #4294967295
 800ad7a:	9302      	str	r3, [sp, #8]
 800ad7c:	9305      	str	r3, [sp, #20]
 800ad7e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800ad82:	9100      	str	r1, [sp, #0]
 800ad84:	9104      	str	r1, [sp, #16]
 800ad86:	f8ad 300e 	strh.w	r3, [sp, #14]
 800ad8a:	4669      	mov	r1, sp
 800ad8c:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800ad8e:	f000 f99f 	bl	800b0d0 <_svfiprintf_r>
 800ad92:	1c43      	adds	r3, r0, #1
 800ad94:	bfbc      	itt	lt
 800ad96:	238b      	movlt	r3, #139	@ 0x8b
 800ad98:	602b      	strlt	r3, [r5, #0]
 800ad9a:	2c00      	cmp	r4, #0
 800ad9c:	d0e3      	beq.n	800ad66 <_vsniprintf_r+0x16>
 800ad9e:	2200      	movs	r2, #0
 800ada0:	9b00      	ldr	r3, [sp, #0]
 800ada2:	701a      	strb	r2, [r3, #0]
 800ada4:	e7df      	b.n	800ad66 <_vsniprintf_r+0x16>
	...

0800ada8 <vsniprintf>:
 800ada8:	b507      	push	{r0, r1, r2, lr}
 800adaa:	9300      	str	r3, [sp, #0]
 800adac:	4613      	mov	r3, r2
 800adae:	460a      	mov	r2, r1
 800adb0:	4601      	mov	r1, r0
 800adb2:	4803      	ldr	r0, [pc, #12]	@ (800adc0 <vsniprintf+0x18>)
 800adb4:	6800      	ldr	r0, [r0, #0]
 800adb6:	f7ff ffcb 	bl	800ad50 <_vsniprintf_r>
 800adba:	b003      	add	sp, #12
 800adbc:	f85d fb04 	ldr.w	pc, [sp], #4
 800adc0:	200000e8 	.word	0x200000e8

0800adc4 <memset>:
 800adc4:	4603      	mov	r3, r0
 800adc6:	4402      	add	r2, r0
 800adc8:	4293      	cmp	r3, r2
 800adca:	d100      	bne.n	800adce <memset+0xa>
 800adcc:	4770      	bx	lr
 800adce:	f803 1b01 	strb.w	r1, [r3], #1
 800add2:	e7f9      	b.n	800adc8 <memset+0x4>

0800add4 <__errno>:
 800add4:	4b01      	ldr	r3, [pc, #4]	@ (800addc <__errno+0x8>)
 800add6:	6818      	ldr	r0, [r3, #0]
 800add8:	4770      	bx	lr
 800adda:	bf00      	nop
 800addc:	200000e8 	.word	0x200000e8

0800ade0 <__libc_init_array>:
 800ade0:	b570      	push	{r4, r5, r6, lr}
 800ade2:	2600      	movs	r6, #0
 800ade4:	4d0c      	ldr	r5, [pc, #48]	@ (800ae18 <__libc_init_array+0x38>)
 800ade6:	4c0d      	ldr	r4, [pc, #52]	@ (800ae1c <__libc_init_array+0x3c>)
 800ade8:	1b64      	subs	r4, r4, r5
 800adea:	10a4      	asrs	r4, r4, #2
 800adec:	42a6      	cmp	r6, r4
 800adee:	d109      	bne.n	800ae04 <__libc_init_array+0x24>
 800adf0:	f000 fc78 	bl	800b6e4 <_init>
 800adf4:	2600      	movs	r6, #0
 800adf6:	4d0a      	ldr	r5, [pc, #40]	@ (800ae20 <__libc_init_array+0x40>)
 800adf8:	4c0a      	ldr	r4, [pc, #40]	@ (800ae24 <__libc_init_array+0x44>)
 800adfa:	1b64      	subs	r4, r4, r5
 800adfc:	10a4      	asrs	r4, r4, #2
 800adfe:	42a6      	cmp	r6, r4
 800ae00:	d105      	bne.n	800ae0e <__libc_init_array+0x2e>
 800ae02:	bd70      	pop	{r4, r5, r6, pc}
 800ae04:	f855 3b04 	ldr.w	r3, [r5], #4
 800ae08:	4798      	blx	r3
 800ae0a:	3601      	adds	r6, #1
 800ae0c:	e7ee      	b.n	800adec <__libc_init_array+0xc>
 800ae0e:	f855 3b04 	ldr.w	r3, [r5], #4
 800ae12:	4798      	blx	r3
 800ae14:	3601      	adds	r6, #1
 800ae16:	e7f2      	b.n	800adfe <__libc_init_array+0x1e>
 800ae18:	0800e4a4 	.word	0x0800e4a4
 800ae1c:	0800e4a4 	.word	0x0800e4a4
 800ae20:	0800e4a4 	.word	0x0800e4a4
 800ae24:	0800e4a8 	.word	0x0800e4a8

0800ae28 <__retarget_lock_acquire_recursive>:
 800ae28:	4770      	bx	lr

0800ae2a <__retarget_lock_release_recursive>:
 800ae2a:	4770      	bx	lr

0800ae2c <_free_r>:
 800ae2c:	b538      	push	{r3, r4, r5, lr}
 800ae2e:	4605      	mov	r5, r0
 800ae30:	2900      	cmp	r1, #0
 800ae32:	d040      	beq.n	800aeb6 <_free_r+0x8a>
 800ae34:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ae38:	1f0c      	subs	r4, r1, #4
 800ae3a:	2b00      	cmp	r3, #0
 800ae3c:	bfb8      	it	lt
 800ae3e:	18e4      	addlt	r4, r4, r3
 800ae40:	f000 f8de 	bl	800b000 <__malloc_lock>
 800ae44:	4a1c      	ldr	r2, [pc, #112]	@ (800aeb8 <_free_r+0x8c>)
 800ae46:	6813      	ldr	r3, [r2, #0]
 800ae48:	b933      	cbnz	r3, 800ae58 <_free_r+0x2c>
 800ae4a:	6063      	str	r3, [r4, #4]
 800ae4c:	6014      	str	r4, [r2, #0]
 800ae4e:	4628      	mov	r0, r5
 800ae50:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ae54:	f000 b8da 	b.w	800b00c <__malloc_unlock>
 800ae58:	42a3      	cmp	r3, r4
 800ae5a:	d908      	bls.n	800ae6e <_free_r+0x42>
 800ae5c:	6820      	ldr	r0, [r4, #0]
 800ae5e:	1821      	adds	r1, r4, r0
 800ae60:	428b      	cmp	r3, r1
 800ae62:	bf01      	itttt	eq
 800ae64:	6819      	ldreq	r1, [r3, #0]
 800ae66:	685b      	ldreq	r3, [r3, #4]
 800ae68:	1809      	addeq	r1, r1, r0
 800ae6a:	6021      	streq	r1, [r4, #0]
 800ae6c:	e7ed      	b.n	800ae4a <_free_r+0x1e>
 800ae6e:	461a      	mov	r2, r3
 800ae70:	685b      	ldr	r3, [r3, #4]
 800ae72:	b10b      	cbz	r3, 800ae78 <_free_r+0x4c>
 800ae74:	42a3      	cmp	r3, r4
 800ae76:	d9fa      	bls.n	800ae6e <_free_r+0x42>
 800ae78:	6811      	ldr	r1, [r2, #0]
 800ae7a:	1850      	adds	r0, r2, r1
 800ae7c:	42a0      	cmp	r0, r4
 800ae7e:	d10b      	bne.n	800ae98 <_free_r+0x6c>
 800ae80:	6820      	ldr	r0, [r4, #0]
 800ae82:	4401      	add	r1, r0
 800ae84:	1850      	adds	r0, r2, r1
 800ae86:	4283      	cmp	r3, r0
 800ae88:	6011      	str	r1, [r2, #0]
 800ae8a:	d1e0      	bne.n	800ae4e <_free_r+0x22>
 800ae8c:	6818      	ldr	r0, [r3, #0]
 800ae8e:	685b      	ldr	r3, [r3, #4]
 800ae90:	4408      	add	r0, r1
 800ae92:	6010      	str	r0, [r2, #0]
 800ae94:	6053      	str	r3, [r2, #4]
 800ae96:	e7da      	b.n	800ae4e <_free_r+0x22>
 800ae98:	d902      	bls.n	800aea0 <_free_r+0x74>
 800ae9a:	230c      	movs	r3, #12
 800ae9c:	602b      	str	r3, [r5, #0]
 800ae9e:	e7d6      	b.n	800ae4e <_free_r+0x22>
 800aea0:	6820      	ldr	r0, [r4, #0]
 800aea2:	1821      	adds	r1, r4, r0
 800aea4:	428b      	cmp	r3, r1
 800aea6:	bf01      	itttt	eq
 800aea8:	6819      	ldreq	r1, [r3, #0]
 800aeaa:	685b      	ldreq	r3, [r3, #4]
 800aeac:	1809      	addeq	r1, r1, r0
 800aeae:	6021      	streq	r1, [r4, #0]
 800aeb0:	6063      	str	r3, [r4, #4]
 800aeb2:	6054      	str	r4, [r2, #4]
 800aeb4:	e7cb      	b.n	800ae4e <_free_r+0x22>
 800aeb6:	bd38      	pop	{r3, r4, r5, pc}
 800aeb8:	200009b4 	.word	0x200009b4

0800aebc <sbrk_aligned>:
 800aebc:	b570      	push	{r4, r5, r6, lr}
 800aebe:	4e0f      	ldr	r6, [pc, #60]	@ (800aefc <sbrk_aligned+0x40>)
 800aec0:	460c      	mov	r4, r1
 800aec2:	6831      	ldr	r1, [r6, #0]
 800aec4:	4605      	mov	r5, r0
 800aec6:	b911      	cbnz	r1, 800aece <sbrk_aligned+0x12>
 800aec8:	f000 fbaa 	bl	800b620 <_sbrk_r>
 800aecc:	6030      	str	r0, [r6, #0]
 800aece:	4621      	mov	r1, r4
 800aed0:	4628      	mov	r0, r5
 800aed2:	f000 fba5 	bl	800b620 <_sbrk_r>
 800aed6:	1c43      	adds	r3, r0, #1
 800aed8:	d103      	bne.n	800aee2 <sbrk_aligned+0x26>
 800aeda:	f04f 34ff 	mov.w	r4, #4294967295
 800aede:	4620      	mov	r0, r4
 800aee0:	bd70      	pop	{r4, r5, r6, pc}
 800aee2:	1cc4      	adds	r4, r0, #3
 800aee4:	f024 0403 	bic.w	r4, r4, #3
 800aee8:	42a0      	cmp	r0, r4
 800aeea:	d0f8      	beq.n	800aede <sbrk_aligned+0x22>
 800aeec:	1a21      	subs	r1, r4, r0
 800aeee:	4628      	mov	r0, r5
 800aef0:	f000 fb96 	bl	800b620 <_sbrk_r>
 800aef4:	3001      	adds	r0, #1
 800aef6:	d1f2      	bne.n	800aede <sbrk_aligned+0x22>
 800aef8:	e7ef      	b.n	800aeda <sbrk_aligned+0x1e>
 800aefa:	bf00      	nop
 800aefc:	200009b0 	.word	0x200009b0

0800af00 <_malloc_r>:
 800af00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800af04:	1ccd      	adds	r5, r1, #3
 800af06:	f025 0503 	bic.w	r5, r5, #3
 800af0a:	3508      	adds	r5, #8
 800af0c:	2d0c      	cmp	r5, #12
 800af0e:	bf38      	it	cc
 800af10:	250c      	movcc	r5, #12
 800af12:	2d00      	cmp	r5, #0
 800af14:	4606      	mov	r6, r0
 800af16:	db01      	blt.n	800af1c <_malloc_r+0x1c>
 800af18:	42a9      	cmp	r1, r5
 800af1a:	d904      	bls.n	800af26 <_malloc_r+0x26>
 800af1c:	230c      	movs	r3, #12
 800af1e:	6033      	str	r3, [r6, #0]
 800af20:	2000      	movs	r0, #0
 800af22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800af26:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800affc <_malloc_r+0xfc>
 800af2a:	f000 f869 	bl	800b000 <__malloc_lock>
 800af2e:	f8d8 3000 	ldr.w	r3, [r8]
 800af32:	461c      	mov	r4, r3
 800af34:	bb44      	cbnz	r4, 800af88 <_malloc_r+0x88>
 800af36:	4629      	mov	r1, r5
 800af38:	4630      	mov	r0, r6
 800af3a:	f7ff ffbf 	bl	800aebc <sbrk_aligned>
 800af3e:	1c43      	adds	r3, r0, #1
 800af40:	4604      	mov	r4, r0
 800af42:	d158      	bne.n	800aff6 <_malloc_r+0xf6>
 800af44:	f8d8 4000 	ldr.w	r4, [r8]
 800af48:	4627      	mov	r7, r4
 800af4a:	2f00      	cmp	r7, #0
 800af4c:	d143      	bne.n	800afd6 <_malloc_r+0xd6>
 800af4e:	2c00      	cmp	r4, #0
 800af50:	d04b      	beq.n	800afea <_malloc_r+0xea>
 800af52:	6823      	ldr	r3, [r4, #0]
 800af54:	4639      	mov	r1, r7
 800af56:	4630      	mov	r0, r6
 800af58:	eb04 0903 	add.w	r9, r4, r3
 800af5c:	f000 fb60 	bl	800b620 <_sbrk_r>
 800af60:	4581      	cmp	r9, r0
 800af62:	d142      	bne.n	800afea <_malloc_r+0xea>
 800af64:	6821      	ldr	r1, [r4, #0]
 800af66:	4630      	mov	r0, r6
 800af68:	1a6d      	subs	r5, r5, r1
 800af6a:	4629      	mov	r1, r5
 800af6c:	f7ff ffa6 	bl	800aebc <sbrk_aligned>
 800af70:	3001      	adds	r0, #1
 800af72:	d03a      	beq.n	800afea <_malloc_r+0xea>
 800af74:	6823      	ldr	r3, [r4, #0]
 800af76:	442b      	add	r3, r5
 800af78:	6023      	str	r3, [r4, #0]
 800af7a:	f8d8 3000 	ldr.w	r3, [r8]
 800af7e:	685a      	ldr	r2, [r3, #4]
 800af80:	bb62      	cbnz	r2, 800afdc <_malloc_r+0xdc>
 800af82:	f8c8 7000 	str.w	r7, [r8]
 800af86:	e00f      	b.n	800afa8 <_malloc_r+0xa8>
 800af88:	6822      	ldr	r2, [r4, #0]
 800af8a:	1b52      	subs	r2, r2, r5
 800af8c:	d420      	bmi.n	800afd0 <_malloc_r+0xd0>
 800af8e:	2a0b      	cmp	r2, #11
 800af90:	d917      	bls.n	800afc2 <_malloc_r+0xc2>
 800af92:	1961      	adds	r1, r4, r5
 800af94:	42a3      	cmp	r3, r4
 800af96:	6025      	str	r5, [r4, #0]
 800af98:	bf18      	it	ne
 800af9a:	6059      	strne	r1, [r3, #4]
 800af9c:	6863      	ldr	r3, [r4, #4]
 800af9e:	bf08      	it	eq
 800afa0:	f8c8 1000 	streq.w	r1, [r8]
 800afa4:	5162      	str	r2, [r4, r5]
 800afa6:	604b      	str	r3, [r1, #4]
 800afa8:	4630      	mov	r0, r6
 800afaa:	f000 f82f 	bl	800b00c <__malloc_unlock>
 800afae:	f104 000b 	add.w	r0, r4, #11
 800afb2:	1d23      	adds	r3, r4, #4
 800afb4:	f020 0007 	bic.w	r0, r0, #7
 800afb8:	1ac2      	subs	r2, r0, r3
 800afba:	bf1c      	itt	ne
 800afbc:	1a1b      	subne	r3, r3, r0
 800afbe:	50a3      	strne	r3, [r4, r2]
 800afc0:	e7af      	b.n	800af22 <_malloc_r+0x22>
 800afc2:	6862      	ldr	r2, [r4, #4]
 800afc4:	42a3      	cmp	r3, r4
 800afc6:	bf0c      	ite	eq
 800afc8:	f8c8 2000 	streq.w	r2, [r8]
 800afcc:	605a      	strne	r2, [r3, #4]
 800afce:	e7eb      	b.n	800afa8 <_malloc_r+0xa8>
 800afd0:	4623      	mov	r3, r4
 800afd2:	6864      	ldr	r4, [r4, #4]
 800afd4:	e7ae      	b.n	800af34 <_malloc_r+0x34>
 800afd6:	463c      	mov	r4, r7
 800afd8:	687f      	ldr	r7, [r7, #4]
 800afda:	e7b6      	b.n	800af4a <_malloc_r+0x4a>
 800afdc:	461a      	mov	r2, r3
 800afde:	685b      	ldr	r3, [r3, #4]
 800afe0:	42a3      	cmp	r3, r4
 800afe2:	d1fb      	bne.n	800afdc <_malloc_r+0xdc>
 800afe4:	2300      	movs	r3, #0
 800afe6:	6053      	str	r3, [r2, #4]
 800afe8:	e7de      	b.n	800afa8 <_malloc_r+0xa8>
 800afea:	230c      	movs	r3, #12
 800afec:	4630      	mov	r0, r6
 800afee:	6033      	str	r3, [r6, #0]
 800aff0:	f000 f80c 	bl	800b00c <__malloc_unlock>
 800aff4:	e794      	b.n	800af20 <_malloc_r+0x20>
 800aff6:	6005      	str	r5, [r0, #0]
 800aff8:	e7d6      	b.n	800afa8 <_malloc_r+0xa8>
 800affa:	bf00      	nop
 800affc:	200009b4 	.word	0x200009b4

0800b000 <__malloc_lock>:
 800b000:	4801      	ldr	r0, [pc, #4]	@ (800b008 <__malloc_lock+0x8>)
 800b002:	f7ff bf11 	b.w	800ae28 <__retarget_lock_acquire_recursive>
 800b006:	bf00      	nop
 800b008:	200009ac 	.word	0x200009ac

0800b00c <__malloc_unlock>:
 800b00c:	4801      	ldr	r0, [pc, #4]	@ (800b014 <__malloc_unlock+0x8>)
 800b00e:	f7ff bf0c 	b.w	800ae2a <__retarget_lock_release_recursive>
 800b012:	bf00      	nop
 800b014:	200009ac 	.word	0x200009ac

0800b018 <__ssputs_r>:
 800b018:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b01c:	461f      	mov	r7, r3
 800b01e:	688e      	ldr	r6, [r1, #8]
 800b020:	4682      	mov	sl, r0
 800b022:	42be      	cmp	r6, r7
 800b024:	460c      	mov	r4, r1
 800b026:	4690      	mov	r8, r2
 800b028:	680b      	ldr	r3, [r1, #0]
 800b02a:	d82d      	bhi.n	800b088 <__ssputs_r+0x70>
 800b02c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b030:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b034:	d026      	beq.n	800b084 <__ssputs_r+0x6c>
 800b036:	6965      	ldr	r5, [r4, #20]
 800b038:	6909      	ldr	r1, [r1, #16]
 800b03a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b03e:	eba3 0901 	sub.w	r9, r3, r1
 800b042:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b046:	1c7b      	adds	r3, r7, #1
 800b048:	444b      	add	r3, r9
 800b04a:	106d      	asrs	r5, r5, #1
 800b04c:	429d      	cmp	r5, r3
 800b04e:	bf38      	it	cc
 800b050:	461d      	movcc	r5, r3
 800b052:	0553      	lsls	r3, r2, #21
 800b054:	d527      	bpl.n	800b0a6 <__ssputs_r+0x8e>
 800b056:	4629      	mov	r1, r5
 800b058:	f7ff ff52 	bl	800af00 <_malloc_r>
 800b05c:	4606      	mov	r6, r0
 800b05e:	b360      	cbz	r0, 800b0ba <__ssputs_r+0xa2>
 800b060:	464a      	mov	r2, r9
 800b062:	6921      	ldr	r1, [r4, #16]
 800b064:	f000 fafa 	bl	800b65c <memcpy>
 800b068:	89a3      	ldrh	r3, [r4, #12]
 800b06a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b06e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b072:	81a3      	strh	r3, [r4, #12]
 800b074:	6126      	str	r6, [r4, #16]
 800b076:	444e      	add	r6, r9
 800b078:	6026      	str	r6, [r4, #0]
 800b07a:	463e      	mov	r6, r7
 800b07c:	6165      	str	r5, [r4, #20]
 800b07e:	eba5 0509 	sub.w	r5, r5, r9
 800b082:	60a5      	str	r5, [r4, #8]
 800b084:	42be      	cmp	r6, r7
 800b086:	d900      	bls.n	800b08a <__ssputs_r+0x72>
 800b088:	463e      	mov	r6, r7
 800b08a:	4632      	mov	r2, r6
 800b08c:	4641      	mov	r1, r8
 800b08e:	6820      	ldr	r0, [r4, #0]
 800b090:	f000 faac 	bl	800b5ec <memmove>
 800b094:	2000      	movs	r0, #0
 800b096:	68a3      	ldr	r3, [r4, #8]
 800b098:	1b9b      	subs	r3, r3, r6
 800b09a:	60a3      	str	r3, [r4, #8]
 800b09c:	6823      	ldr	r3, [r4, #0]
 800b09e:	4433      	add	r3, r6
 800b0a0:	6023      	str	r3, [r4, #0]
 800b0a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b0a6:	462a      	mov	r2, r5
 800b0a8:	f000 fae6 	bl	800b678 <_realloc_r>
 800b0ac:	4606      	mov	r6, r0
 800b0ae:	2800      	cmp	r0, #0
 800b0b0:	d1e0      	bne.n	800b074 <__ssputs_r+0x5c>
 800b0b2:	4650      	mov	r0, sl
 800b0b4:	6921      	ldr	r1, [r4, #16]
 800b0b6:	f7ff feb9 	bl	800ae2c <_free_r>
 800b0ba:	230c      	movs	r3, #12
 800b0bc:	f8ca 3000 	str.w	r3, [sl]
 800b0c0:	89a3      	ldrh	r3, [r4, #12]
 800b0c2:	f04f 30ff 	mov.w	r0, #4294967295
 800b0c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b0ca:	81a3      	strh	r3, [r4, #12]
 800b0cc:	e7e9      	b.n	800b0a2 <__ssputs_r+0x8a>
	...

0800b0d0 <_svfiprintf_r>:
 800b0d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b0d4:	4698      	mov	r8, r3
 800b0d6:	898b      	ldrh	r3, [r1, #12]
 800b0d8:	4607      	mov	r7, r0
 800b0da:	061b      	lsls	r3, r3, #24
 800b0dc:	460d      	mov	r5, r1
 800b0de:	4614      	mov	r4, r2
 800b0e0:	b09d      	sub	sp, #116	@ 0x74
 800b0e2:	d510      	bpl.n	800b106 <_svfiprintf_r+0x36>
 800b0e4:	690b      	ldr	r3, [r1, #16]
 800b0e6:	b973      	cbnz	r3, 800b106 <_svfiprintf_r+0x36>
 800b0e8:	2140      	movs	r1, #64	@ 0x40
 800b0ea:	f7ff ff09 	bl	800af00 <_malloc_r>
 800b0ee:	6028      	str	r0, [r5, #0]
 800b0f0:	6128      	str	r0, [r5, #16]
 800b0f2:	b930      	cbnz	r0, 800b102 <_svfiprintf_r+0x32>
 800b0f4:	230c      	movs	r3, #12
 800b0f6:	603b      	str	r3, [r7, #0]
 800b0f8:	f04f 30ff 	mov.w	r0, #4294967295
 800b0fc:	b01d      	add	sp, #116	@ 0x74
 800b0fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b102:	2340      	movs	r3, #64	@ 0x40
 800b104:	616b      	str	r3, [r5, #20]
 800b106:	2300      	movs	r3, #0
 800b108:	9309      	str	r3, [sp, #36]	@ 0x24
 800b10a:	2320      	movs	r3, #32
 800b10c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b110:	2330      	movs	r3, #48	@ 0x30
 800b112:	f04f 0901 	mov.w	r9, #1
 800b116:	f8cd 800c 	str.w	r8, [sp, #12]
 800b11a:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800b2b4 <_svfiprintf_r+0x1e4>
 800b11e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b122:	4623      	mov	r3, r4
 800b124:	469a      	mov	sl, r3
 800b126:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b12a:	b10a      	cbz	r2, 800b130 <_svfiprintf_r+0x60>
 800b12c:	2a25      	cmp	r2, #37	@ 0x25
 800b12e:	d1f9      	bne.n	800b124 <_svfiprintf_r+0x54>
 800b130:	ebba 0b04 	subs.w	fp, sl, r4
 800b134:	d00b      	beq.n	800b14e <_svfiprintf_r+0x7e>
 800b136:	465b      	mov	r3, fp
 800b138:	4622      	mov	r2, r4
 800b13a:	4629      	mov	r1, r5
 800b13c:	4638      	mov	r0, r7
 800b13e:	f7ff ff6b 	bl	800b018 <__ssputs_r>
 800b142:	3001      	adds	r0, #1
 800b144:	f000 80a7 	beq.w	800b296 <_svfiprintf_r+0x1c6>
 800b148:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b14a:	445a      	add	r2, fp
 800b14c:	9209      	str	r2, [sp, #36]	@ 0x24
 800b14e:	f89a 3000 	ldrb.w	r3, [sl]
 800b152:	2b00      	cmp	r3, #0
 800b154:	f000 809f 	beq.w	800b296 <_svfiprintf_r+0x1c6>
 800b158:	2300      	movs	r3, #0
 800b15a:	f04f 32ff 	mov.w	r2, #4294967295
 800b15e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b162:	f10a 0a01 	add.w	sl, sl, #1
 800b166:	9304      	str	r3, [sp, #16]
 800b168:	9307      	str	r3, [sp, #28]
 800b16a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b16e:	931a      	str	r3, [sp, #104]	@ 0x68
 800b170:	4654      	mov	r4, sl
 800b172:	2205      	movs	r2, #5
 800b174:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b178:	484e      	ldr	r0, [pc, #312]	@ (800b2b4 <_svfiprintf_r+0x1e4>)
 800b17a:	f000 fa61 	bl	800b640 <memchr>
 800b17e:	9a04      	ldr	r2, [sp, #16]
 800b180:	b9d8      	cbnz	r0, 800b1ba <_svfiprintf_r+0xea>
 800b182:	06d0      	lsls	r0, r2, #27
 800b184:	bf44      	itt	mi
 800b186:	2320      	movmi	r3, #32
 800b188:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b18c:	0711      	lsls	r1, r2, #28
 800b18e:	bf44      	itt	mi
 800b190:	232b      	movmi	r3, #43	@ 0x2b
 800b192:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b196:	f89a 3000 	ldrb.w	r3, [sl]
 800b19a:	2b2a      	cmp	r3, #42	@ 0x2a
 800b19c:	d015      	beq.n	800b1ca <_svfiprintf_r+0xfa>
 800b19e:	4654      	mov	r4, sl
 800b1a0:	2000      	movs	r0, #0
 800b1a2:	f04f 0c0a 	mov.w	ip, #10
 800b1a6:	9a07      	ldr	r2, [sp, #28]
 800b1a8:	4621      	mov	r1, r4
 800b1aa:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b1ae:	3b30      	subs	r3, #48	@ 0x30
 800b1b0:	2b09      	cmp	r3, #9
 800b1b2:	d94b      	bls.n	800b24c <_svfiprintf_r+0x17c>
 800b1b4:	b1b0      	cbz	r0, 800b1e4 <_svfiprintf_r+0x114>
 800b1b6:	9207      	str	r2, [sp, #28]
 800b1b8:	e014      	b.n	800b1e4 <_svfiprintf_r+0x114>
 800b1ba:	eba0 0308 	sub.w	r3, r0, r8
 800b1be:	fa09 f303 	lsl.w	r3, r9, r3
 800b1c2:	4313      	orrs	r3, r2
 800b1c4:	46a2      	mov	sl, r4
 800b1c6:	9304      	str	r3, [sp, #16]
 800b1c8:	e7d2      	b.n	800b170 <_svfiprintf_r+0xa0>
 800b1ca:	9b03      	ldr	r3, [sp, #12]
 800b1cc:	1d19      	adds	r1, r3, #4
 800b1ce:	681b      	ldr	r3, [r3, #0]
 800b1d0:	9103      	str	r1, [sp, #12]
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	bfbb      	ittet	lt
 800b1d6:	425b      	neglt	r3, r3
 800b1d8:	f042 0202 	orrlt.w	r2, r2, #2
 800b1dc:	9307      	strge	r3, [sp, #28]
 800b1de:	9307      	strlt	r3, [sp, #28]
 800b1e0:	bfb8      	it	lt
 800b1e2:	9204      	strlt	r2, [sp, #16]
 800b1e4:	7823      	ldrb	r3, [r4, #0]
 800b1e6:	2b2e      	cmp	r3, #46	@ 0x2e
 800b1e8:	d10a      	bne.n	800b200 <_svfiprintf_r+0x130>
 800b1ea:	7863      	ldrb	r3, [r4, #1]
 800b1ec:	2b2a      	cmp	r3, #42	@ 0x2a
 800b1ee:	d132      	bne.n	800b256 <_svfiprintf_r+0x186>
 800b1f0:	9b03      	ldr	r3, [sp, #12]
 800b1f2:	3402      	adds	r4, #2
 800b1f4:	1d1a      	adds	r2, r3, #4
 800b1f6:	681b      	ldr	r3, [r3, #0]
 800b1f8:	9203      	str	r2, [sp, #12]
 800b1fa:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b1fe:	9305      	str	r3, [sp, #20]
 800b200:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800b2b8 <_svfiprintf_r+0x1e8>
 800b204:	2203      	movs	r2, #3
 800b206:	4650      	mov	r0, sl
 800b208:	7821      	ldrb	r1, [r4, #0]
 800b20a:	f000 fa19 	bl	800b640 <memchr>
 800b20e:	b138      	cbz	r0, 800b220 <_svfiprintf_r+0x150>
 800b210:	2240      	movs	r2, #64	@ 0x40
 800b212:	9b04      	ldr	r3, [sp, #16]
 800b214:	eba0 000a 	sub.w	r0, r0, sl
 800b218:	4082      	lsls	r2, r0
 800b21a:	4313      	orrs	r3, r2
 800b21c:	3401      	adds	r4, #1
 800b21e:	9304      	str	r3, [sp, #16]
 800b220:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b224:	2206      	movs	r2, #6
 800b226:	4825      	ldr	r0, [pc, #148]	@ (800b2bc <_svfiprintf_r+0x1ec>)
 800b228:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b22c:	f000 fa08 	bl	800b640 <memchr>
 800b230:	2800      	cmp	r0, #0
 800b232:	d036      	beq.n	800b2a2 <_svfiprintf_r+0x1d2>
 800b234:	4b22      	ldr	r3, [pc, #136]	@ (800b2c0 <_svfiprintf_r+0x1f0>)
 800b236:	bb1b      	cbnz	r3, 800b280 <_svfiprintf_r+0x1b0>
 800b238:	9b03      	ldr	r3, [sp, #12]
 800b23a:	3307      	adds	r3, #7
 800b23c:	f023 0307 	bic.w	r3, r3, #7
 800b240:	3308      	adds	r3, #8
 800b242:	9303      	str	r3, [sp, #12]
 800b244:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b246:	4433      	add	r3, r6
 800b248:	9309      	str	r3, [sp, #36]	@ 0x24
 800b24a:	e76a      	b.n	800b122 <_svfiprintf_r+0x52>
 800b24c:	460c      	mov	r4, r1
 800b24e:	2001      	movs	r0, #1
 800b250:	fb0c 3202 	mla	r2, ip, r2, r3
 800b254:	e7a8      	b.n	800b1a8 <_svfiprintf_r+0xd8>
 800b256:	2300      	movs	r3, #0
 800b258:	f04f 0c0a 	mov.w	ip, #10
 800b25c:	4619      	mov	r1, r3
 800b25e:	3401      	adds	r4, #1
 800b260:	9305      	str	r3, [sp, #20]
 800b262:	4620      	mov	r0, r4
 800b264:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b268:	3a30      	subs	r2, #48	@ 0x30
 800b26a:	2a09      	cmp	r2, #9
 800b26c:	d903      	bls.n	800b276 <_svfiprintf_r+0x1a6>
 800b26e:	2b00      	cmp	r3, #0
 800b270:	d0c6      	beq.n	800b200 <_svfiprintf_r+0x130>
 800b272:	9105      	str	r1, [sp, #20]
 800b274:	e7c4      	b.n	800b200 <_svfiprintf_r+0x130>
 800b276:	4604      	mov	r4, r0
 800b278:	2301      	movs	r3, #1
 800b27a:	fb0c 2101 	mla	r1, ip, r1, r2
 800b27e:	e7f0      	b.n	800b262 <_svfiprintf_r+0x192>
 800b280:	ab03      	add	r3, sp, #12
 800b282:	9300      	str	r3, [sp, #0]
 800b284:	462a      	mov	r2, r5
 800b286:	4638      	mov	r0, r7
 800b288:	4b0e      	ldr	r3, [pc, #56]	@ (800b2c4 <_svfiprintf_r+0x1f4>)
 800b28a:	a904      	add	r1, sp, #16
 800b28c:	f3af 8000 	nop.w
 800b290:	1c42      	adds	r2, r0, #1
 800b292:	4606      	mov	r6, r0
 800b294:	d1d6      	bne.n	800b244 <_svfiprintf_r+0x174>
 800b296:	89ab      	ldrh	r3, [r5, #12]
 800b298:	065b      	lsls	r3, r3, #25
 800b29a:	f53f af2d 	bmi.w	800b0f8 <_svfiprintf_r+0x28>
 800b29e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b2a0:	e72c      	b.n	800b0fc <_svfiprintf_r+0x2c>
 800b2a2:	ab03      	add	r3, sp, #12
 800b2a4:	9300      	str	r3, [sp, #0]
 800b2a6:	462a      	mov	r2, r5
 800b2a8:	4638      	mov	r0, r7
 800b2aa:	4b06      	ldr	r3, [pc, #24]	@ (800b2c4 <_svfiprintf_r+0x1f4>)
 800b2ac:	a904      	add	r1, sp, #16
 800b2ae:	f000 f87d 	bl	800b3ac <_printf_i>
 800b2b2:	e7ed      	b.n	800b290 <_svfiprintf_r+0x1c0>
 800b2b4:	0800e470 	.word	0x0800e470
 800b2b8:	0800e476 	.word	0x0800e476
 800b2bc:	0800e47a 	.word	0x0800e47a
 800b2c0:	00000000 	.word	0x00000000
 800b2c4:	0800b019 	.word	0x0800b019

0800b2c8 <_printf_common>:
 800b2c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b2cc:	4616      	mov	r6, r2
 800b2ce:	4698      	mov	r8, r3
 800b2d0:	688a      	ldr	r2, [r1, #8]
 800b2d2:	690b      	ldr	r3, [r1, #16]
 800b2d4:	4607      	mov	r7, r0
 800b2d6:	4293      	cmp	r3, r2
 800b2d8:	bfb8      	it	lt
 800b2da:	4613      	movlt	r3, r2
 800b2dc:	6033      	str	r3, [r6, #0]
 800b2de:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b2e2:	460c      	mov	r4, r1
 800b2e4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b2e8:	b10a      	cbz	r2, 800b2ee <_printf_common+0x26>
 800b2ea:	3301      	adds	r3, #1
 800b2ec:	6033      	str	r3, [r6, #0]
 800b2ee:	6823      	ldr	r3, [r4, #0]
 800b2f0:	0699      	lsls	r1, r3, #26
 800b2f2:	bf42      	ittt	mi
 800b2f4:	6833      	ldrmi	r3, [r6, #0]
 800b2f6:	3302      	addmi	r3, #2
 800b2f8:	6033      	strmi	r3, [r6, #0]
 800b2fa:	6825      	ldr	r5, [r4, #0]
 800b2fc:	f015 0506 	ands.w	r5, r5, #6
 800b300:	d106      	bne.n	800b310 <_printf_common+0x48>
 800b302:	f104 0a19 	add.w	sl, r4, #25
 800b306:	68e3      	ldr	r3, [r4, #12]
 800b308:	6832      	ldr	r2, [r6, #0]
 800b30a:	1a9b      	subs	r3, r3, r2
 800b30c:	42ab      	cmp	r3, r5
 800b30e:	dc2b      	bgt.n	800b368 <_printf_common+0xa0>
 800b310:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b314:	6822      	ldr	r2, [r4, #0]
 800b316:	3b00      	subs	r3, #0
 800b318:	bf18      	it	ne
 800b31a:	2301      	movne	r3, #1
 800b31c:	0692      	lsls	r2, r2, #26
 800b31e:	d430      	bmi.n	800b382 <_printf_common+0xba>
 800b320:	4641      	mov	r1, r8
 800b322:	4638      	mov	r0, r7
 800b324:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b328:	47c8      	blx	r9
 800b32a:	3001      	adds	r0, #1
 800b32c:	d023      	beq.n	800b376 <_printf_common+0xae>
 800b32e:	6823      	ldr	r3, [r4, #0]
 800b330:	6922      	ldr	r2, [r4, #16]
 800b332:	f003 0306 	and.w	r3, r3, #6
 800b336:	2b04      	cmp	r3, #4
 800b338:	bf14      	ite	ne
 800b33a:	2500      	movne	r5, #0
 800b33c:	6833      	ldreq	r3, [r6, #0]
 800b33e:	f04f 0600 	mov.w	r6, #0
 800b342:	bf08      	it	eq
 800b344:	68e5      	ldreq	r5, [r4, #12]
 800b346:	f104 041a 	add.w	r4, r4, #26
 800b34a:	bf08      	it	eq
 800b34c:	1aed      	subeq	r5, r5, r3
 800b34e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800b352:	bf08      	it	eq
 800b354:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b358:	4293      	cmp	r3, r2
 800b35a:	bfc4      	itt	gt
 800b35c:	1a9b      	subgt	r3, r3, r2
 800b35e:	18ed      	addgt	r5, r5, r3
 800b360:	42b5      	cmp	r5, r6
 800b362:	d11a      	bne.n	800b39a <_printf_common+0xd2>
 800b364:	2000      	movs	r0, #0
 800b366:	e008      	b.n	800b37a <_printf_common+0xb2>
 800b368:	2301      	movs	r3, #1
 800b36a:	4652      	mov	r2, sl
 800b36c:	4641      	mov	r1, r8
 800b36e:	4638      	mov	r0, r7
 800b370:	47c8      	blx	r9
 800b372:	3001      	adds	r0, #1
 800b374:	d103      	bne.n	800b37e <_printf_common+0xb6>
 800b376:	f04f 30ff 	mov.w	r0, #4294967295
 800b37a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b37e:	3501      	adds	r5, #1
 800b380:	e7c1      	b.n	800b306 <_printf_common+0x3e>
 800b382:	2030      	movs	r0, #48	@ 0x30
 800b384:	18e1      	adds	r1, r4, r3
 800b386:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b38a:	1c5a      	adds	r2, r3, #1
 800b38c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b390:	4422      	add	r2, r4
 800b392:	3302      	adds	r3, #2
 800b394:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b398:	e7c2      	b.n	800b320 <_printf_common+0x58>
 800b39a:	2301      	movs	r3, #1
 800b39c:	4622      	mov	r2, r4
 800b39e:	4641      	mov	r1, r8
 800b3a0:	4638      	mov	r0, r7
 800b3a2:	47c8      	blx	r9
 800b3a4:	3001      	adds	r0, #1
 800b3a6:	d0e6      	beq.n	800b376 <_printf_common+0xae>
 800b3a8:	3601      	adds	r6, #1
 800b3aa:	e7d9      	b.n	800b360 <_printf_common+0x98>

0800b3ac <_printf_i>:
 800b3ac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b3b0:	7e0f      	ldrb	r7, [r1, #24]
 800b3b2:	4691      	mov	r9, r2
 800b3b4:	2f78      	cmp	r7, #120	@ 0x78
 800b3b6:	4680      	mov	r8, r0
 800b3b8:	460c      	mov	r4, r1
 800b3ba:	469a      	mov	sl, r3
 800b3bc:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b3be:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b3c2:	d807      	bhi.n	800b3d4 <_printf_i+0x28>
 800b3c4:	2f62      	cmp	r7, #98	@ 0x62
 800b3c6:	d80a      	bhi.n	800b3de <_printf_i+0x32>
 800b3c8:	2f00      	cmp	r7, #0
 800b3ca:	f000 80d3 	beq.w	800b574 <_printf_i+0x1c8>
 800b3ce:	2f58      	cmp	r7, #88	@ 0x58
 800b3d0:	f000 80ba 	beq.w	800b548 <_printf_i+0x19c>
 800b3d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b3d8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b3dc:	e03a      	b.n	800b454 <_printf_i+0xa8>
 800b3de:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b3e2:	2b15      	cmp	r3, #21
 800b3e4:	d8f6      	bhi.n	800b3d4 <_printf_i+0x28>
 800b3e6:	a101      	add	r1, pc, #4	@ (adr r1, 800b3ec <_printf_i+0x40>)
 800b3e8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b3ec:	0800b445 	.word	0x0800b445
 800b3f0:	0800b459 	.word	0x0800b459
 800b3f4:	0800b3d5 	.word	0x0800b3d5
 800b3f8:	0800b3d5 	.word	0x0800b3d5
 800b3fc:	0800b3d5 	.word	0x0800b3d5
 800b400:	0800b3d5 	.word	0x0800b3d5
 800b404:	0800b459 	.word	0x0800b459
 800b408:	0800b3d5 	.word	0x0800b3d5
 800b40c:	0800b3d5 	.word	0x0800b3d5
 800b410:	0800b3d5 	.word	0x0800b3d5
 800b414:	0800b3d5 	.word	0x0800b3d5
 800b418:	0800b55b 	.word	0x0800b55b
 800b41c:	0800b483 	.word	0x0800b483
 800b420:	0800b515 	.word	0x0800b515
 800b424:	0800b3d5 	.word	0x0800b3d5
 800b428:	0800b3d5 	.word	0x0800b3d5
 800b42c:	0800b57d 	.word	0x0800b57d
 800b430:	0800b3d5 	.word	0x0800b3d5
 800b434:	0800b483 	.word	0x0800b483
 800b438:	0800b3d5 	.word	0x0800b3d5
 800b43c:	0800b3d5 	.word	0x0800b3d5
 800b440:	0800b51d 	.word	0x0800b51d
 800b444:	6833      	ldr	r3, [r6, #0]
 800b446:	1d1a      	adds	r2, r3, #4
 800b448:	681b      	ldr	r3, [r3, #0]
 800b44a:	6032      	str	r2, [r6, #0]
 800b44c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b450:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b454:	2301      	movs	r3, #1
 800b456:	e09e      	b.n	800b596 <_printf_i+0x1ea>
 800b458:	6833      	ldr	r3, [r6, #0]
 800b45a:	6820      	ldr	r0, [r4, #0]
 800b45c:	1d19      	adds	r1, r3, #4
 800b45e:	6031      	str	r1, [r6, #0]
 800b460:	0606      	lsls	r6, r0, #24
 800b462:	d501      	bpl.n	800b468 <_printf_i+0xbc>
 800b464:	681d      	ldr	r5, [r3, #0]
 800b466:	e003      	b.n	800b470 <_printf_i+0xc4>
 800b468:	0645      	lsls	r5, r0, #25
 800b46a:	d5fb      	bpl.n	800b464 <_printf_i+0xb8>
 800b46c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b470:	2d00      	cmp	r5, #0
 800b472:	da03      	bge.n	800b47c <_printf_i+0xd0>
 800b474:	232d      	movs	r3, #45	@ 0x2d
 800b476:	426d      	negs	r5, r5
 800b478:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b47c:	230a      	movs	r3, #10
 800b47e:	4859      	ldr	r0, [pc, #356]	@ (800b5e4 <_printf_i+0x238>)
 800b480:	e011      	b.n	800b4a6 <_printf_i+0xfa>
 800b482:	6821      	ldr	r1, [r4, #0]
 800b484:	6833      	ldr	r3, [r6, #0]
 800b486:	0608      	lsls	r0, r1, #24
 800b488:	f853 5b04 	ldr.w	r5, [r3], #4
 800b48c:	d402      	bmi.n	800b494 <_printf_i+0xe8>
 800b48e:	0649      	lsls	r1, r1, #25
 800b490:	bf48      	it	mi
 800b492:	b2ad      	uxthmi	r5, r5
 800b494:	2f6f      	cmp	r7, #111	@ 0x6f
 800b496:	6033      	str	r3, [r6, #0]
 800b498:	bf14      	ite	ne
 800b49a:	230a      	movne	r3, #10
 800b49c:	2308      	moveq	r3, #8
 800b49e:	4851      	ldr	r0, [pc, #324]	@ (800b5e4 <_printf_i+0x238>)
 800b4a0:	2100      	movs	r1, #0
 800b4a2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b4a6:	6866      	ldr	r6, [r4, #4]
 800b4a8:	2e00      	cmp	r6, #0
 800b4aa:	bfa8      	it	ge
 800b4ac:	6821      	ldrge	r1, [r4, #0]
 800b4ae:	60a6      	str	r6, [r4, #8]
 800b4b0:	bfa4      	itt	ge
 800b4b2:	f021 0104 	bicge.w	r1, r1, #4
 800b4b6:	6021      	strge	r1, [r4, #0]
 800b4b8:	b90d      	cbnz	r5, 800b4be <_printf_i+0x112>
 800b4ba:	2e00      	cmp	r6, #0
 800b4bc:	d04b      	beq.n	800b556 <_printf_i+0x1aa>
 800b4be:	4616      	mov	r6, r2
 800b4c0:	fbb5 f1f3 	udiv	r1, r5, r3
 800b4c4:	fb03 5711 	mls	r7, r3, r1, r5
 800b4c8:	5dc7      	ldrb	r7, [r0, r7]
 800b4ca:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b4ce:	462f      	mov	r7, r5
 800b4d0:	42bb      	cmp	r3, r7
 800b4d2:	460d      	mov	r5, r1
 800b4d4:	d9f4      	bls.n	800b4c0 <_printf_i+0x114>
 800b4d6:	2b08      	cmp	r3, #8
 800b4d8:	d10b      	bne.n	800b4f2 <_printf_i+0x146>
 800b4da:	6823      	ldr	r3, [r4, #0]
 800b4dc:	07df      	lsls	r7, r3, #31
 800b4de:	d508      	bpl.n	800b4f2 <_printf_i+0x146>
 800b4e0:	6923      	ldr	r3, [r4, #16]
 800b4e2:	6861      	ldr	r1, [r4, #4]
 800b4e4:	4299      	cmp	r1, r3
 800b4e6:	bfde      	ittt	le
 800b4e8:	2330      	movle	r3, #48	@ 0x30
 800b4ea:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b4ee:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b4f2:	1b92      	subs	r2, r2, r6
 800b4f4:	6122      	str	r2, [r4, #16]
 800b4f6:	464b      	mov	r3, r9
 800b4f8:	4621      	mov	r1, r4
 800b4fa:	4640      	mov	r0, r8
 800b4fc:	f8cd a000 	str.w	sl, [sp]
 800b500:	aa03      	add	r2, sp, #12
 800b502:	f7ff fee1 	bl	800b2c8 <_printf_common>
 800b506:	3001      	adds	r0, #1
 800b508:	d14a      	bne.n	800b5a0 <_printf_i+0x1f4>
 800b50a:	f04f 30ff 	mov.w	r0, #4294967295
 800b50e:	b004      	add	sp, #16
 800b510:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b514:	6823      	ldr	r3, [r4, #0]
 800b516:	f043 0320 	orr.w	r3, r3, #32
 800b51a:	6023      	str	r3, [r4, #0]
 800b51c:	2778      	movs	r7, #120	@ 0x78
 800b51e:	4832      	ldr	r0, [pc, #200]	@ (800b5e8 <_printf_i+0x23c>)
 800b520:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b524:	6823      	ldr	r3, [r4, #0]
 800b526:	6831      	ldr	r1, [r6, #0]
 800b528:	061f      	lsls	r7, r3, #24
 800b52a:	f851 5b04 	ldr.w	r5, [r1], #4
 800b52e:	d402      	bmi.n	800b536 <_printf_i+0x18a>
 800b530:	065f      	lsls	r7, r3, #25
 800b532:	bf48      	it	mi
 800b534:	b2ad      	uxthmi	r5, r5
 800b536:	6031      	str	r1, [r6, #0]
 800b538:	07d9      	lsls	r1, r3, #31
 800b53a:	bf44      	itt	mi
 800b53c:	f043 0320 	orrmi.w	r3, r3, #32
 800b540:	6023      	strmi	r3, [r4, #0]
 800b542:	b11d      	cbz	r5, 800b54c <_printf_i+0x1a0>
 800b544:	2310      	movs	r3, #16
 800b546:	e7ab      	b.n	800b4a0 <_printf_i+0xf4>
 800b548:	4826      	ldr	r0, [pc, #152]	@ (800b5e4 <_printf_i+0x238>)
 800b54a:	e7e9      	b.n	800b520 <_printf_i+0x174>
 800b54c:	6823      	ldr	r3, [r4, #0]
 800b54e:	f023 0320 	bic.w	r3, r3, #32
 800b552:	6023      	str	r3, [r4, #0]
 800b554:	e7f6      	b.n	800b544 <_printf_i+0x198>
 800b556:	4616      	mov	r6, r2
 800b558:	e7bd      	b.n	800b4d6 <_printf_i+0x12a>
 800b55a:	6833      	ldr	r3, [r6, #0]
 800b55c:	6825      	ldr	r5, [r4, #0]
 800b55e:	1d18      	adds	r0, r3, #4
 800b560:	6961      	ldr	r1, [r4, #20]
 800b562:	6030      	str	r0, [r6, #0]
 800b564:	062e      	lsls	r6, r5, #24
 800b566:	681b      	ldr	r3, [r3, #0]
 800b568:	d501      	bpl.n	800b56e <_printf_i+0x1c2>
 800b56a:	6019      	str	r1, [r3, #0]
 800b56c:	e002      	b.n	800b574 <_printf_i+0x1c8>
 800b56e:	0668      	lsls	r0, r5, #25
 800b570:	d5fb      	bpl.n	800b56a <_printf_i+0x1be>
 800b572:	8019      	strh	r1, [r3, #0]
 800b574:	2300      	movs	r3, #0
 800b576:	4616      	mov	r6, r2
 800b578:	6123      	str	r3, [r4, #16]
 800b57a:	e7bc      	b.n	800b4f6 <_printf_i+0x14a>
 800b57c:	6833      	ldr	r3, [r6, #0]
 800b57e:	2100      	movs	r1, #0
 800b580:	1d1a      	adds	r2, r3, #4
 800b582:	6032      	str	r2, [r6, #0]
 800b584:	681e      	ldr	r6, [r3, #0]
 800b586:	6862      	ldr	r2, [r4, #4]
 800b588:	4630      	mov	r0, r6
 800b58a:	f000 f859 	bl	800b640 <memchr>
 800b58e:	b108      	cbz	r0, 800b594 <_printf_i+0x1e8>
 800b590:	1b80      	subs	r0, r0, r6
 800b592:	6060      	str	r0, [r4, #4]
 800b594:	6863      	ldr	r3, [r4, #4]
 800b596:	6123      	str	r3, [r4, #16]
 800b598:	2300      	movs	r3, #0
 800b59a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b59e:	e7aa      	b.n	800b4f6 <_printf_i+0x14a>
 800b5a0:	4632      	mov	r2, r6
 800b5a2:	4649      	mov	r1, r9
 800b5a4:	4640      	mov	r0, r8
 800b5a6:	6923      	ldr	r3, [r4, #16]
 800b5a8:	47d0      	blx	sl
 800b5aa:	3001      	adds	r0, #1
 800b5ac:	d0ad      	beq.n	800b50a <_printf_i+0x15e>
 800b5ae:	6823      	ldr	r3, [r4, #0]
 800b5b0:	079b      	lsls	r3, r3, #30
 800b5b2:	d413      	bmi.n	800b5dc <_printf_i+0x230>
 800b5b4:	68e0      	ldr	r0, [r4, #12]
 800b5b6:	9b03      	ldr	r3, [sp, #12]
 800b5b8:	4298      	cmp	r0, r3
 800b5ba:	bfb8      	it	lt
 800b5bc:	4618      	movlt	r0, r3
 800b5be:	e7a6      	b.n	800b50e <_printf_i+0x162>
 800b5c0:	2301      	movs	r3, #1
 800b5c2:	4632      	mov	r2, r6
 800b5c4:	4649      	mov	r1, r9
 800b5c6:	4640      	mov	r0, r8
 800b5c8:	47d0      	blx	sl
 800b5ca:	3001      	adds	r0, #1
 800b5cc:	d09d      	beq.n	800b50a <_printf_i+0x15e>
 800b5ce:	3501      	adds	r5, #1
 800b5d0:	68e3      	ldr	r3, [r4, #12]
 800b5d2:	9903      	ldr	r1, [sp, #12]
 800b5d4:	1a5b      	subs	r3, r3, r1
 800b5d6:	42ab      	cmp	r3, r5
 800b5d8:	dcf2      	bgt.n	800b5c0 <_printf_i+0x214>
 800b5da:	e7eb      	b.n	800b5b4 <_printf_i+0x208>
 800b5dc:	2500      	movs	r5, #0
 800b5de:	f104 0619 	add.w	r6, r4, #25
 800b5e2:	e7f5      	b.n	800b5d0 <_printf_i+0x224>
 800b5e4:	0800e481 	.word	0x0800e481
 800b5e8:	0800e492 	.word	0x0800e492

0800b5ec <memmove>:
 800b5ec:	4288      	cmp	r0, r1
 800b5ee:	b510      	push	{r4, lr}
 800b5f0:	eb01 0402 	add.w	r4, r1, r2
 800b5f4:	d902      	bls.n	800b5fc <memmove+0x10>
 800b5f6:	4284      	cmp	r4, r0
 800b5f8:	4623      	mov	r3, r4
 800b5fa:	d807      	bhi.n	800b60c <memmove+0x20>
 800b5fc:	1e43      	subs	r3, r0, #1
 800b5fe:	42a1      	cmp	r1, r4
 800b600:	d008      	beq.n	800b614 <memmove+0x28>
 800b602:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b606:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b60a:	e7f8      	b.n	800b5fe <memmove+0x12>
 800b60c:	4601      	mov	r1, r0
 800b60e:	4402      	add	r2, r0
 800b610:	428a      	cmp	r2, r1
 800b612:	d100      	bne.n	800b616 <memmove+0x2a>
 800b614:	bd10      	pop	{r4, pc}
 800b616:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b61a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b61e:	e7f7      	b.n	800b610 <memmove+0x24>

0800b620 <_sbrk_r>:
 800b620:	b538      	push	{r3, r4, r5, lr}
 800b622:	2300      	movs	r3, #0
 800b624:	4d05      	ldr	r5, [pc, #20]	@ (800b63c <_sbrk_r+0x1c>)
 800b626:	4604      	mov	r4, r0
 800b628:	4608      	mov	r0, r1
 800b62a:	602b      	str	r3, [r5, #0]
 800b62c:	f7f6 fa80 	bl	8001b30 <_sbrk>
 800b630:	1c43      	adds	r3, r0, #1
 800b632:	d102      	bne.n	800b63a <_sbrk_r+0x1a>
 800b634:	682b      	ldr	r3, [r5, #0]
 800b636:	b103      	cbz	r3, 800b63a <_sbrk_r+0x1a>
 800b638:	6023      	str	r3, [r4, #0]
 800b63a:	bd38      	pop	{r3, r4, r5, pc}
 800b63c:	200009a8 	.word	0x200009a8

0800b640 <memchr>:
 800b640:	4603      	mov	r3, r0
 800b642:	b510      	push	{r4, lr}
 800b644:	b2c9      	uxtb	r1, r1
 800b646:	4402      	add	r2, r0
 800b648:	4293      	cmp	r3, r2
 800b64a:	4618      	mov	r0, r3
 800b64c:	d101      	bne.n	800b652 <memchr+0x12>
 800b64e:	2000      	movs	r0, #0
 800b650:	e003      	b.n	800b65a <memchr+0x1a>
 800b652:	7804      	ldrb	r4, [r0, #0]
 800b654:	3301      	adds	r3, #1
 800b656:	428c      	cmp	r4, r1
 800b658:	d1f6      	bne.n	800b648 <memchr+0x8>
 800b65a:	bd10      	pop	{r4, pc}

0800b65c <memcpy>:
 800b65c:	440a      	add	r2, r1
 800b65e:	4291      	cmp	r1, r2
 800b660:	f100 33ff 	add.w	r3, r0, #4294967295
 800b664:	d100      	bne.n	800b668 <memcpy+0xc>
 800b666:	4770      	bx	lr
 800b668:	b510      	push	{r4, lr}
 800b66a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b66e:	4291      	cmp	r1, r2
 800b670:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b674:	d1f9      	bne.n	800b66a <memcpy+0xe>
 800b676:	bd10      	pop	{r4, pc}

0800b678 <_realloc_r>:
 800b678:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b67c:	4680      	mov	r8, r0
 800b67e:	4615      	mov	r5, r2
 800b680:	460c      	mov	r4, r1
 800b682:	b921      	cbnz	r1, 800b68e <_realloc_r+0x16>
 800b684:	4611      	mov	r1, r2
 800b686:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b68a:	f7ff bc39 	b.w	800af00 <_malloc_r>
 800b68e:	b92a      	cbnz	r2, 800b69c <_realloc_r+0x24>
 800b690:	f7ff fbcc 	bl	800ae2c <_free_r>
 800b694:	2400      	movs	r4, #0
 800b696:	4620      	mov	r0, r4
 800b698:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b69c:	f000 f81a 	bl	800b6d4 <_malloc_usable_size_r>
 800b6a0:	4285      	cmp	r5, r0
 800b6a2:	4606      	mov	r6, r0
 800b6a4:	d802      	bhi.n	800b6ac <_realloc_r+0x34>
 800b6a6:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800b6aa:	d8f4      	bhi.n	800b696 <_realloc_r+0x1e>
 800b6ac:	4629      	mov	r1, r5
 800b6ae:	4640      	mov	r0, r8
 800b6b0:	f7ff fc26 	bl	800af00 <_malloc_r>
 800b6b4:	4607      	mov	r7, r0
 800b6b6:	2800      	cmp	r0, #0
 800b6b8:	d0ec      	beq.n	800b694 <_realloc_r+0x1c>
 800b6ba:	42b5      	cmp	r5, r6
 800b6bc:	462a      	mov	r2, r5
 800b6be:	4621      	mov	r1, r4
 800b6c0:	bf28      	it	cs
 800b6c2:	4632      	movcs	r2, r6
 800b6c4:	f7ff ffca 	bl	800b65c <memcpy>
 800b6c8:	4621      	mov	r1, r4
 800b6ca:	4640      	mov	r0, r8
 800b6cc:	f7ff fbae 	bl	800ae2c <_free_r>
 800b6d0:	463c      	mov	r4, r7
 800b6d2:	e7e0      	b.n	800b696 <_realloc_r+0x1e>

0800b6d4 <_malloc_usable_size_r>:
 800b6d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b6d8:	1f18      	subs	r0, r3, #4
 800b6da:	2b00      	cmp	r3, #0
 800b6dc:	bfbc      	itt	lt
 800b6de:	580b      	ldrlt	r3, [r1, r0]
 800b6e0:	18c0      	addlt	r0, r0, r3
 800b6e2:	4770      	bx	lr

0800b6e4 <_init>:
 800b6e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b6e6:	bf00      	nop
 800b6e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b6ea:	bc08      	pop	{r3}
 800b6ec:	469e      	mov	lr, r3
 800b6ee:	4770      	bx	lr

0800b6f0 <_fini>:
 800b6f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b6f2:	bf00      	nop
 800b6f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b6f6:	bc08      	pop	{r3}
 800b6f8:	469e      	mov	lr, r3
 800b6fa:	4770      	bx	lr
