(S (NP (DT This) (NN paper)) (VP (VBZ presents) (NP (NP (DT a) (JJ general) (NN framework)) (PP (IN for) (NP (NP (NN auto) (HYPH -) (NN generation)) (PP (IN of) (NP (ADJP (JJ pipelined) (JJ polar)) (NN encoder) (NNS architectures))))))) (. .))
(S (NP (DT The) (VBN proposed) (NN framework)) (VP (MD could) (VP (VB be) (ADVP (RB well)) (VP (VBN represented) (PP (IN by) (NP (DT a) (JJ general) (NN formula)))))) (. .))
(S (PP (VBN Given) (NP (NP (NP (JJ arbitrary) (NN code) (NN length)) (NP ($ $) (CD N$))) (CC and) (NP (NP (DT the) (NN level)) (PP (IN of) (NP (NP (NN parallelism)) (FRAG (NP ($ $)) (NP ($ M$)))))))) (, ,) (NP (DT the) (NN formula)) (VP (MD could) (VP (VB specify) (NP (DT the) (VBG corresponding) (NN hardware) (NN architecture)))) (. .))
(S (NP (PRP We)) (VP (VBP have) (VP (VBN written) (NP (NP (DT a) (NN compiler)) (SBAR (WHNP (WDT which)) (S (VP (MD could) (VP (VP (VB read) (NP (DT the) (NN formula))) (CC and) (ADVP (RB then)) (ADVP (RB automatically)) (VP (VB generate) (NP (PRP$ its) (NML (NML (NN register) (HYPH -) (NN transfer)) (NN level) (PRN (-LRB- -LRB-) (NP (NN RTL)) (-RRB- -RRB-))) (NN description))) (NP (ADJP (JJ suitable) (PP (IN for) (NP (NN FPGA) (CC or) (NN ASIC)))) (NN implementation))))))))) (. .))
(S (PP (IN With) (NP (DT this) (NML (NN hardware) (NN generation)) (NN system))) (, ,) (NP (PRP one)) (VP (MD could) (VP (VP (VB explore) (NP (DT the) (NN design) (NN space))) (CC and) (VP (VB make) (NP (NP (DT a) (NN trade) (HYPH -) (NN off)) (PP (IN between) (NP (NN cost) (CC and) (NN performance))))))) (. .))
(S (NP (PRP$ Our) (JJ experimental) (NNS results)) (VP (VBP have) (VP (VBN demonstrated) (NP (NP (DT the) (NN efficiency)) (PP (IN of) (NP (NP (DT this) (NN auto) (HYPH -) (NN generator)) (PP (IN for) (NP (JJ polar) (NN encoder) (NNS architectures)))))))) (. .))
