	component platform is
		port (
			clk_clk       : in std_logic := 'X'; -- clk
			rst_n_reset_n : in std_logic := 'X'  -- reset_n
		);
	end component platform;

