
USART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000093e0  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004bc  08009580  08009580  00019580  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009a3c  08009a3c  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  08009a3c  08009a3c  00019a3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009a44  08009a44  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009a44  08009a44  00019a44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009a48  08009a48  00019a48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  08009a4c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000035c  200001e8  08009c30  000201e8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000544  08009c30  00020544  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e2dd  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e20  00000000  00000000  0002e4f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d08  00000000  00000000  00030318  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c50  00000000  00000000  00031020  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017159  00000000  00000000  00031c70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e276  00000000  00000000  00048dc9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008f455  00000000  00000000  0005703f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e6494  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004a14  00000000  00000000  000e64e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e8 	.word	0x200001e8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08009568 	.word	0x08009568

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001ec 	.word	0x200001ec
 80001dc:	08009568 	.word	0x08009568

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c0c:	f000 b9aa 	b.w	8000f64 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f83c 	bl	8000c94 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2lz>:
 8000c28:	b538      	push	{r3, r4, r5, lr}
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	4604      	mov	r4, r0
 8000c30:	460d      	mov	r5, r1
 8000c32:	f7ff ff5b 	bl	8000aec <__aeabi_dcmplt>
 8000c36:	b928      	cbnz	r0, 8000c44 <__aeabi_d2lz+0x1c>
 8000c38:	4620      	mov	r0, r4
 8000c3a:	4629      	mov	r1, r5
 8000c3c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c40:	f000 b80a 	b.w	8000c58 <__aeabi_d2ulz>
 8000c44:	4620      	mov	r0, r4
 8000c46:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000c4a:	f000 f805 	bl	8000c58 <__aeabi_d2ulz>
 8000c4e:	4240      	negs	r0, r0
 8000c50:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c54:	bd38      	pop	{r3, r4, r5, pc}
 8000c56:	bf00      	nop

08000c58 <__aeabi_d2ulz>:
 8000c58:	b5d0      	push	{r4, r6, r7, lr}
 8000c5a:	4b0c      	ldr	r3, [pc, #48]	; (8000c8c <__aeabi_d2ulz+0x34>)
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	4606      	mov	r6, r0
 8000c60:	460f      	mov	r7, r1
 8000c62:	f7ff fcd1 	bl	8000608 <__aeabi_dmul>
 8000c66:	f7ff ffa7 	bl	8000bb8 <__aeabi_d2uiz>
 8000c6a:	4604      	mov	r4, r0
 8000c6c:	f7ff fc52 	bl	8000514 <__aeabi_ui2d>
 8000c70:	4b07      	ldr	r3, [pc, #28]	; (8000c90 <__aeabi_d2ulz+0x38>)
 8000c72:	2200      	movs	r2, #0
 8000c74:	f7ff fcc8 	bl	8000608 <__aeabi_dmul>
 8000c78:	4602      	mov	r2, r0
 8000c7a:	460b      	mov	r3, r1
 8000c7c:	4630      	mov	r0, r6
 8000c7e:	4639      	mov	r1, r7
 8000c80:	f7ff fb0a 	bl	8000298 <__aeabi_dsub>
 8000c84:	f7ff ff98 	bl	8000bb8 <__aeabi_d2uiz>
 8000c88:	4621      	mov	r1, r4
 8000c8a:	bdd0      	pop	{r4, r6, r7, pc}
 8000c8c:	3df00000 	.word	0x3df00000
 8000c90:	41f00000 	.word	0x41f00000

08000c94 <__udivmoddi4>:
 8000c94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c98:	9d08      	ldr	r5, [sp, #32]
 8000c9a:	4604      	mov	r4, r0
 8000c9c:	468e      	mov	lr, r1
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d14d      	bne.n	8000d3e <__udivmoddi4+0xaa>
 8000ca2:	428a      	cmp	r2, r1
 8000ca4:	4694      	mov	ip, r2
 8000ca6:	d969      	bls.n	8000d7c <__udivmoddi4+0xe8>
 8000ca8:	fab2 f282 	clz	r2, r2
 8000cac:	b152      	cbz	r2, 8000cc4 <__udivmoddi4+0x30>
 8000cae:	fa01 f302 	lsl.w	r3, r1, r2
 8000cb2:	f1c2 0120 	rsb	r1, r2, #32
 8000cb6:	fa20 f101 	lsr.w	r1, r0, r1
 8000cba:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cbe:	ea41 0e03 	orr.w	lr, r1, r3
 8000cc2:	4094      	lsls	r4, r2
 8000cc4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cc8:	0c21      	lsrs	r1, r4, #16
 8000cca:	fbbe f6f8 	udiv	r6, lr, r8
 8000cce:	fa1f f78c 	uxth.w	r7, ip
 8000cd2:	fb08 e316 	mls	r3, r8, r6, lr
 8000cd6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cda:	fb06 f107 	mul.w	r1, r6, r7
 8000cde:	4299      	cmp	r1, r3
 8000ce0:	d90a      	bls.n	8000cf8 <__udivmoddi4+0x64>
 8000ce2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ce6:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000cea:	f080 811f 	bcs.w	8000f2c <__udivmoddi4+0x298>
 8000cee:	4299      	cmp	r1, r3
 8000cf0:	f240 811c 	bls.w	8000f2c <__udivmoddi4+0x298>
 8000cf4:	3e02      	subs	r6, #2
 8000cf6:	4463      	add	r3, ip
 8000cf8:	1a5b      	subs	r3, r3, r1
 8000cfa:	b2a4      	uxth	r4, r4
 8000cfc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d00:	fb08 3310 	mls	r3, r8, r0, r3
 8000d04:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d08:	fb00 f707 	mul.w	r7, r0, r7
 8000d0c:	42a7      	cmp	r7, r4
 8000d0e:	d90a      	bls.n	8000d26 <__udivmoddi4+0x92>
 8000d10:	eb1c 0404 	adds.w	r4, ip, r4
 8000d14:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d18:	f080 810a 	bcs.w	8000f30 <__udivmoddi4+0x29c>
 8000d1c:	42a7      	cmp	r7, r4
 8000d1e:	f240 8107 	bls.w	8000f30 <__udivmoddi4+0x29c>
 8000d22:	4464      	add	r4, ip
 8000d24:	3802      	subs	r0, #2
 8000d26:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d2a:	1be4      	subs	r4, r4, r7
 8000d2c:	2600      	movs	r6, #0
 8000d2e:	b11d      	cbz	r5, 8000d38 <__udivmoddi4+0xa4>
 8000d30:	40d4      	lsrs	r4, r2
 8000d32:	2300      	movs	r3, #0
 8000d34:	e9c5 4300 	strd	r4, r3, [r5]
 8000d38:	4631      	mov	r1, r6
 8000d3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3e:	428b      	cmp	r3, r1
 8000d40:	d909      	bls.n	8000d56 <__udivmoddi4+0xc2>
 8000d42:	2d00      	cmp	r5, #0
 8000d44:	f000 80ef 	beq.w	8000f26 <__udivmoddi4+0x292>
 8000d48:	2600      	movs	r6, #0
 8000d4a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d4e:	4630      	mov	r0, r6
 8000d50:	4631      	mov	r1, r6
 8000d52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d56:	fab3 f683 	clz	r6, r3
 8000d5a:	2e00      	cmp	r6, #0
 8000d5c:	d14a      	bne.n	8000df4 <__udivmoddi4+0x160>
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d302      	bcc.n	8000d68 <__udivmoddi4+0xd4>
 8000d62:	4282      	cmp	r2, r0
 8000d64:	f200 80f9 	bhi.w	8000f5a <__udivmoddi4+0x2c6>
 8000d68:	1a84      	subs	r4, r0, r2
 8000d6a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d6e:	2001      	movs	r0, #1
 8000d70:	469e      	mov	lr, r3
 8000d72:	2d00      	cmp	r5, #0
 8000d74:	d0e0      	beq.n	8000d38 <__udivmoddi4+0xa4>
 8000d76:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d7a:	e7dd      	b.n	8000d38 <__udivmoddi4+0xa4>
 8000d7c:	b902      	cbnz	r2, 8000d80 <__udivmoddi4+0xec>
 8000d7e:	deff      	udf	#255	; 0xff
 8000d80:	fab2 f282 	clz	r2, r2
 8000d84:	2a00      	cmp	r2, #0
 8000d86:	f040 8092 	bne.w	8000eae <__udivmoddi4+0x21a>
 8000d8a:	eba1 010c 	sub.w	r1, r1, ip
 8000d8e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d92:	fa1f fe8c 	uxth.w	lr, ip
 8000d96:	2601      	movs	r6, #1
 8000d98:	0c20      	lsrs	r0, r4, #16
 8000d9a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d9e:	fb07 1113 	mls	r1, r7, r3, r1
 8000da2:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000da6:	fb0e f003 	mul.w	r0, lr, r3
 8000daa:	4288      	cmp	r0, r1
 8000dac:	d908      	bls.n	8000dc0 <__udivmoddi4+0x12c>
 8000dae:	eb1c 0101 	adds.w	r1, ip, r1
 8000db2:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000db6:	d202      	bcs.n	8000dbe <__udivmoddi4+0x12a>
 8000db8:	4288      	cmp	r0, r1
 8000dba:	f200 80cb 	bhi.w	8000f54 <__udivmoddi4+0x2c0>
 8000dbe:	4643      	mov	r3, r8
 8000dc0:	1a09      	subs	r1, r1, r0
 8000dc2:	b2a4      	uxth	r4, r4
 8000dc4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dc8:	fb07 1110 	mls	r1, r7, r0, r1
 8000dcc:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000dd0:	fb0e fe00 	mul.w	lr, lr, r0
 8000dd4:	45a6      	cmp	lr, r4
 8000dd6:	d908      	bls.n	8000dea <__udivmoddi4+0x156>
 8000dd8:	eb1c 0404 	adds.w	r4, ip, r4
 8000ddc:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000de0:	d202      	bcs.n	8000de8 <__udivmoddi4+0x154>
 8000de2:	45a6      	cmp	lr, r4
 8000de4:	f200 80bb 	bhi.w	8000f5e <__udivmoddi4+0x2ca>
 8000de8:	4608      	mov	r0, r1
 8000dea:	eba4 040e 	sub.w	r4, r4, lr
 8000dee:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000df2:	e79c      	b.n	8000d2e <__udivmoddi4+0x9a>
 8000df4:	f1c6 0720 	rsb	r7, r6, #32
 8000df8:	40b3      	lsls	r3, r6
 8000dfa:	fa22 fc07 	lsr.w	ip, r2, r7
 8000dfe:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e02:	fa20 f407 	lsr.w	r4, r0, r7
 8000e06:	fa01 f306 	lsl.w	r3, r1, r6
 8000e0a:	431c      	orrs	r4, r3
 8000e0c:	40f9      	lsrs	r1, r7
 8000e0e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e12:	fa00 f306 	lsl.w	r3, r0, r6
 8000e16:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e1a:	0c20      	lsrs	r0, r4, #16
 8000e1c:	fa1f fe8c 	uxth.w	lr, ip
 8000e20:	fb09 1118 	mls	r1, r9, r8, r1
 8000e24:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e28:	fb08 f00e 	mul.w	r0, r8, lr
 8000e2c:	4288      	cmp	r0, r1
 8000e2e:	fa02 f206 	lsl.w	r2, r2, r6
 8000e32:	d90b      	bls.n	8000e4c <__udivmoddi4+0x1b8>
 8000e34:	eb1c 0101 	adds.w	r1, ip, r1
 8000e38:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000e3c:	f080 8088 	bcs.w	8000f50 <__udivmoddi4+0x2bc>
 8000e40:	4288      	cmp	r0, r1
 8000e42:	f240 8085 	bls.w	8000f50 <__udivmoddi4+0x2bc>
 8000e46:	f1a8 0802 	sub.w	r8, r8, #2
 8000e4a:	4461      	add	r1, ip
 8000e4c:	1a09      	subs	r1, r1, r0
 8000e4e:	b2a4      	uxth	r4, r4
 8000e50:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e54:	fb09 1110 	mls	r1, r9, r0, r1
 8000e58:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e5c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e60:	458e      	cmp	lr, r1
 8000e62:	d908      	bls.n	8000e76 <__udivmoddi4+0x1e2>
 8000e64:	eb1c 0101 	adds.w	r1, ip, r1
 8000e68:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000e6c:	d26c      	bcs.n	8000f48 <__udivmoddi4+0x2b4>
 8000e6e:	458e      	cmp	lr, r1
 8000e70:	d96a      	bls.n	8000f48 <__udivmoddi4+0x2b4>
 8000e72:	3802      	subs	r0, #2
 8000e74:	4461      	add	r1, ip
 8000e76:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e7a:	fba0 9402 	umull	r9, r4, r0, r2
 8000e7e:	eba1 010e 	sub.w	r1, r1, lr
 8000e82:	42a1      	cmp	r1, r4
 8000e84:	46c8      	mov	r8, r9
 8000e86:	46a6      	mov	lr, r4
 8000e88:	d356      	bcc.n	8000f38 <__udivmoddi4+0x2a4>
 8000e8a:	d053      	beq.n	8000f34 <__udivmoddi4+0x2a0>
 8000e8c:	b15d      	cbz	r5, 8000ea6 <__udivmoddi4+0x212>
 8000e8e:	ebb3 0208 	subs.w	r2, r3, r8
 8000e92:	eb61 010e 	sbc.w	r1, r1, lr
 8000e96:	fa01 f707 	lsl.w	r7, r1, r7
 8000e9a:	fa22 f306 	lsr.w	r3, r2, r6
 8000e9e:	40f1      	lsrs	r1, r6
 8000ea0:	431f      	orrs	r7, r3
 8000ea2:	e9c5 7100 	strd	r7, r1, [r5]
 8000ea6:	2600      	movs	r6, #0
 8000ea8:	4631      	mov	r1, r6
 8000eaa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eae:	f1c2 0320 	rsb	r3, r2, #32
 8000eb2:	40d8      	lsrs	r0, r3
 8000eb4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000eb8:	fa21 f303 	lsr.w	r3, r1, r3
 8000ebc:	4091      	lsls	r1, r2
 8000ebe:	4301      	orrs	r1, r0
 8000ec0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ec4:	fa1f fe8c 	uxth.w	lr, ip
 8000ec8:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ecc:	fb07 3610 	mls	r6, r7, r0, r3
 8000ed0:	0c0b      	lsrs	r3, r1, #16
 8000ed2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000ed6:	fb00 f60e 	mul.w	r6, r0, lr
 8000eda:	429e      	cmp	r6, r3
 8000edc:	fa04 f402 	lsl.w	r4, r4, r2
 8000ee0:	d908      	bls.n	8000ef4 <__udivmoddi4+0x260>
 8000ee2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ee6:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000eea:	d22f      	bcs.n	8000f4c <__udivmoddi4+0x2b8>
 8000eec:	429e      	cmp	r6, r3
 8000eee:	d92d      	bls.n	8000f4c <__udivmoddi4+0x2b8>
 8000ef0:	3802      	subs	r0, #2
 8000ef2:	4463      	add	r3, ip
 8000ef4:	1b9b      	subs	r3, r3, r6
 8000ef6:	b289      	uxth	r1, r1
 8000ef8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000efc:	fb07 3316 	mls	r3, r7, r6, r3
 8000f00:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f04:	fb06 f30e 	mul.w	r3, r6, lr
 8000f08:	428b      	cmp	r3, r1
 8000f0a:	d908      	bls.n	8000f1e <__udivmoddi4+0x28a>
 8000f0c:	eb1c 0101 	adds.w	r1, ip, r1
 8000f10:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000f14:	d216      	bcs.n	8000f44 <__udivmoddi4+0x2b0>
 8000f16:	428b      	cmp	r3, r1
 8000f18:	d914      	bls.n	8000f44 <__udivmoddi4+0x2b0>
 8000f1a:	3e02      	subs	r6, #2
 8000f1c:	4461      	add	r1, ip
 8000f1e:	1ac9      	subs	r1, r1, r3
 8000f20:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f24:	e738      	b.n	8000d98 <__udivmoddi4+0x104>
 8000f26:	462e      	mov	r6, r5
 8000f28:	4628      	mov	r0, r5
 8000f2a:	e705      	b.n	8000d38 <__udivmoddi4+0xa4>
 8000f2c:	4606      	mov	r6, r0
 8000f2e:	e6e3      	b.n	8000cf8 <__udivmoddi4+0x64>
 8000f30:	4618      	mov	r0, r3
 8000f32:	e6f8      	b.n	8000d26 <__udivmoddi4+0x92>
 8000f34:	454b      	cmp	r3, r9
 8000f36:	d2a9      	bcs.n	8000e8c <__udivmoddi4+0x1f8>
 8000f38:	ebb9 0802 	subs.w	r8, r9, r2
 8000f3c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f40:	3801      	subs	r0, #1
 8000f42:	e7a3      	b.n	8000e8c <__udivmoddi4+0x1f8>
 8000f44:	4646      	mov	r6, r8
 8000f46:	e7ea      	b.n	8000f1e <__udivmoddi4+0x28a>
 8000f48:	4620      	mov	r0, r4
 8000f4a:	e794      	b.n	8000e76 <__udivmoddi4+0x1e2>
 8000f4c:	4640      	mov	r0, r8
 8000f4e:	e7d1      	b.n	8000ef4 <__udivmoddi4+0x260>
 8000f50:	46d0      	mov	r8, sl
 8000f52:	e77b      	b.n	8000e4c <__udivmoddi4+0x1b8>
 8000f54:	3b02      	subs	r3, #2
 8000f56:	4461      	add	r1, ip
 8000f58:	e732      	b.n	8000dc0 <__udivmoddi4+0x12c>
 8000f5a:	4630      	mov	r0, r6
 8000f5c:	e709      	b.n	8000d72 <__udivmoddi4+0xde>
 8000f5e:	4464      	add	r4, ip
 8000f60:	3802      	subs	r0, #2
 8000f62:	e742      	b.n	8000dea <__udivmoddi4+0x156>

08000f64 <__aeabi_idiv0>:
 8000f64:	4770      	bx	lr
 8000f66:	bf00      	nop

08000f68 <HAL_UART_RxCpltCallback>:
static uint8_t cnt;
double k;
volatile uint8_t str[] = "Hello\n\r";

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000f68:	b590      	push	{r4, r7, lr}
 8000f6a:	b083      	sub	sp, #12
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]


	if(huart->Instance == USART1)
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	4a46      	ldr	r2, [pc, #280]	; (8001090 <HAL_UART_RxCpltCallback+0x128>)
 8000f76:	4293      	cmp	r3, r2
 8000f78:	f040 8085 	bne.w	8001086 <HAL_UART_RxCpltCallback+0x11e>
	{

		if(HAL_UART_Receive_DMA(&huart1, &rx_data, 1) == HAL_OK);
 8000f7c:	2201      	movs	r2, #1
 8000f7e:	4945      	ldr	r1, [pc, #276]	; (8001094 <HAL_UART_RxCpltCallback+0x12c>)
 8000f80:	4845      	ldr	r0, [pc, #276]	; (8001098 <HAL_UART_RxCpltCallback+0x130>)
 8000f82:	f003 f948 	bl	8004216 <HAL_UART_Receive_DMA>
		{
			Buffers[heads++] = rx_data;
 8000f86:	4b45      	ldr	r3, [pc, #276]	; (800109c <HAL_UART_RxCpltCallback+0x134>)
 8000f88:	781b      	ldrb	r3, [r3, #0]
 8000f8a:	1c5a      	adds	r2, r3, #1
 8000f8c:	b2d1      	uxtb	r1, r2
 8000f8e:	4a43      	ldr	r2, [pc, #268]	; (800109c <HAL_UART_RxCpltCallback+0x134>)
 8000f90:	7011      	strb	r1, [r2, #0]
 8000f92:	461a      	mov	r2, r3
 8000f94:	4b3f      	ldr	r3, [pc, #252]	; (8001094 <HAL_UART_RxCpltCallback+0x12c>)
 8000f96:	7819      	ldrb	r1, [r3, #0]
 8000f98:	4b41      	ldr	r3, [pc, #260]	; (80010a0 <HAL_UART_RxCpltCallback+0x138>)
 8000f9a:	5499      	strb	r1, [r3, r2]
			if(gotPacket == true)
 8000f9c:	4b41      	ldr	r3, [pc, #260]	; (80010a4 <HAL_UART_RxCpltCallback+0x13c>)
 8000f9e:	781b      	ldrb	r3, [r3, #0]
 8000fa0:	b2db      	uxtb	r3, r3
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d06f      	beq.n	8001086 <HAL_UART_RxCpltCallback+0x11e>
			{
				if(rx_data =='*')
 8000fa6:	4b3b      	ldr	r3, [pc, #236]	; (8001094 <HAL_UART_RxCpltCallback+0x12c>)
 8000fa8:	781b      	ldrb	r3, [r3, #0]
 8000faa:	2b2a      	cmp	r3, #42	; 0x2a
 8000fac:	d06b      	beq.n	8001086 <HAL_UART_RxCpltCallback+0x11e>
				{

				}
				else if(rx_data==',')
 8000fae:	4b39      	ldr	r3, [pc, #228]	; (8001094 <HAL_UART_RxCpltCallback+0x12c>)
 8000fb0:	781b      	ldrb	r3, [r3, #0]
 8000fb2:	2b2c      	cmp	r3, #44	; 0x2c
 8000fb4:	d11e      	bne.n	8000ff4 <HAL_UART_RxCpltCallback+0x8c>
				{
					Buffer[head] = '\0';
 8000fb6:	4b3c      	ldr	r3, [pc, #240]	; (80010a8 <HAL_UART_RxCpltCallback+0x140>)
 8000fb8:	781b      	ldrb	r3, [r3, #0]
 8000fba:	461a      	mov	r2, r3
 8000fbc:	4b3b      	ldr	r3, [pc, #236]	; (80010ac <HAL_UART_RxCpltCallback+0x144>)
 8000fbe:	2100      	movs	r1, #0
 8000fc0:	5499      	strb	r1, [r3, r2]
					data[data_cnt] = atof(Buffer);
 8000fc2:	4b3b      	ldr	r3, [pc, #236]	; (80010b0 <HAL_UART_RxCpltCallback+0x148>)
 8000fc4:	781b      	ldrb	r3, [r3, #0]
 8000fc6:	461c      	mov	r4, r3
 8000fc8:	4838      	ldr	r0, [pc, #224]	; (80010ac <HAL_UART_RxCpltCallback+0x144>)
 8000fca:	f004 fa85 	bl	80054d8 <atof>
 8000fce:	eeb0 7a40 	vmov.f32	s14, s0
 8000fd2:	eef0 7a60 	vmov.f32	s15, s1
 8000fd6:	4a37      	ldr	r2, [pc, #220]	; (80010b4 <HAL_UART_RxCpltCallback+0x14c>)
 8000fd8:	00e3      	lsls	r3, r4, #3
 8000fda:	4413      	add	r3, r2
 8000fdc:	ed83 7b00 	vstr	d7, [r3]
					data_cnt+=1;
 8000fe0:	4b33      	ldr	r3, [pc, #204]	; (80010b0 <HAL_UART_RxCpltCallback+0x148>)
 8000fe2:	781b      	ldrb	r3, [r3, #0]
 8000fe4:	3301      	adds	r3, #1
 8000fe6:	b2da      	uxtb	r2, r3
 8000fe8:	4b31      	ldr	r3, [pc, #196]	; (80010b0 <HAL_UART_RxCpltCallback+0x148>)
 8000fea:	701a      	strb	r2, [r3, #0]
					head = 0;
 8000fec:	4b2e      	ldr	r3, [pc, #184]	; (80010a8 <HAL_UART_RxCpltCallback+0x140>)
 8000fee:	2200      	movs	r2, #0
 8000ff0:	701a      	strb	r2, [r3, #0]
				}
			}
		}
	}

}
 8000ff2:	e048      	b.n	8001086 <HAL_UART_RxCpltCallback+0x11e>
				else if(rx_data == '\r')
 8000ff4:	4b27      	ldr	r3, [pc, #156]	; (8001094 <HAL_UART_RxCpltCallback+0x12c>)
 8000ff6:	781b      	ldrb	r3, [r3, #0]
 8000ff8:	2b0d      	cmp	r3, #13
 8000ffa:	d121      	bne.n	8001040 <HAL_UART_RxCpltCallback+0xd8>
					Buffer[head]  = '\0';
 8000ffc:	4b2a      	ldr	r3, [pc, #168]	; (80010a8 <HAL_UART_RxCpltCallback+0x140>)
 8000ffe:	781b      	ldrb	r3, [r3, #0]
 8001000:	461a      	mov	r2, r3
 8001002:	4b2a      	ldr	r3, [pc, #168]	; (80010ac <HAL_UART_RxCpltCallback+0x144>)
 8001004:	2100      	movs	r1, #0
 8001006:	5499      	strb	r1, [r3, r2]
					data[data_cnt]= atof(Buffer);
 8001008:	4b29      	ldr	r3, [pc, #164]	; (80010b0 <HAL_UART_RxCpltCallback+0x148>)
 800100a:	781b      	ldrb	r3, [r3, #0]
 800100c:	461c      	mov	r4, r3
 800100e:	4827      	ldr	r0, [pc, #156]	; (80010ac <HAL_UART_RxCpltCallback+0x144>)
 8001010:	f004 fa62 	bl	80054d8 <atof>
 8001014:	eeb0 7a40 	vmov.f32	s14, s0
 8001018:	eef0 7a60 	vmov.f32	s15, s1
 800101c:	4a25      	ldr	r2, [pc, #148]	; (80010b4 <HAL_UART_RxCpltCallback+0x14c>)
 800101e:	00e3      	lsls	r3, r4, #3
 8001020:	4413      	add	r3, r2
 8001022:	ed83 7b00 	vstr	d7, [r3]
					Buffer[head] = '\r';
 8001026:	4b20      	ldr	r3, [pc, #128]	; (80010a8 <HAL_UART_RxCpltCallback+0x140>)
 8001028:	781b      	ldrb	r3, [r3, #0]
 800102a:	461a      	mov	r2, r3
 800102c:	4b1f      	ldr	r3, [pc, #124]	; (80010ac <HAL_UART_RxCpltCallback+0x144>)
 800102e:	210d      	movs	r1, #13
 8001030:	5499      	strb	r1, [r3, r2]
					head +=1;
 8001032:	4b1d      	ldr	r3, [pc, #116]	; (80010a8 <HAL_UART_RxCpltCallback+0x140>)
 8001034:	781b      	ldrb	r3, [r3, #0]
 8001036:	3301      	adds	r3, #1
 8001038:	b2da      	uxtb	r2, r3
 800103a:	4b1b      	ldr	r3, [pc, #108]	; (80010a8 <HAL_UART_RxCpltCallback+0x140>)
 800103c:	701a      	strb	r2, [r3, #0]
}
 800103e:	e022      	b.n	8001086 <HAL_UART_RxCpltCallback+0x11e>
				else if(rx_data == '\n')
 8001040:	4b14      	ldr	r3, [pc, #80]	; (8001094 <HAL_UART_RxCpltCallback+0x12c>)
 8001042:	781b      	ldrb	r3, [r3, #0]
 8001044:	2b0a      	cmp	r3, #10
 8001046:	d113      	bne.n	8001070 <HAL_UART_RxCpltCallback+0x108>
					Buffer[head] = rx_data;
 8001048:	4b17      	ldr	r3, [pc, #92]	; (80010a8 <HAL_UART_RxCpltCallback+0x140>)
 800104a:	781b      	ldrb	r3, [r3, #0]
 800104c:	461a      	mov	r2, r3
 800104e:	4b11      	ldr	r3, [pc, #68]	; (8001094 <HAL_UART_RxCpltCallback+0x12c>)
 8001050:	7819      	ldrb	r1, [r3, #0]
 8001052:	4b16      	ldr	r3, [pc, #88]	; (80010ac <HAL_UART_RxCpltCallback+0x144>)
 8001054:	5499      	strb	r1, [r3, r2]
					head = 0;
 8001056:	4b14      	ldr	r3, [pc, #80]	; (80010a8 <HAL_UART_RxCpltCallback+0x140>)
 8001058:	2200      	movs	r2, #0
 800105a:	701a      	strb	r2, [r3, #0]
					data_cnt =0;
 800105c:	4b14      	ldr	r3, [pc, #80]	; (80010b0 <HAL_UART_RxCpltCallback+0x148>)
 800105e:	2200      	movs	r2, #0
 8001060:	701a      	strb	r2, [r3, #0]
					gotPacket = false;
 8001062:	4b10      	ldr	r3, [pc, #64]	; (80010a4 <HAL_UART_RxCpltCallback+0x13c>)
 8001064:	2200      	movs	r2, #0
 8001066:	701a      	strb	r2, [r3, #0]
					heads= 0;
 8001068:	4b0c      	ldr	r3, [pc, #48]	; (800109c <HAL_UART_RxCpltCallback+0x134>)
 800106a:	2200      	movs	r2, #0
 800106c:	701a      	strb	r2, [r3, #0]
}
 800106e:	e00a      	b.n	8001086 <HAL_UART_RxCpltCallback+0x11e>
					Buffer[head++] = rx_data;
 8001070:	4b0d      	ldr	r3, [pc, #52]	; (80010a8 <HAL_UART_RxCpltCallback+0x140>)
 8001072:	781b      	ldrb	r3, [r3, #0]
 8001074:	1c5a      	adds	r2, r3, #1
 8001076:	b2d1      	uxtb	r1, r2
 8001078:	4a0b      	ldr	r2, [pc, #44]	; (80010a8 <HAL_UART_RxCpltCallback+0x140>)
 800107a:	7011      	strb	r1, [r2, #0]
 800107c:	461a      	mov	r2, r3
 800107e:	4b05      	ldr	r3, [pc, #20]	; (8001094 <HAL_UART_RxCpltCallback+0x12c>)
 8001080:	7819      	ldrb	r1, [r3, #0]
 8001082:	4b0a      	ldr	r3, [pc, #40]	; (80010ac <HAL_UART_RxCpltCallback+0x144>)
 8001084:	5499      	strb	r1, [r3, r2]
}
 8001086:	bf00      	nop
 8001088:	370c      	adds	r7, #12
 800108a:	46bd      	mov	sp, r7
 800108c:	bd90      	pop	{r4, r7, pc}
 800108e:	bf00      	nop
 8001090:	40011000 	.word	0x40011000
 8001094:	2000052b 	.word	0x2000052b
 8001098:	2000024c 	.word	0x2000024c
 800109c:	20000529 	.word	0x20000529
 80010a0:	200004c4 	.word	0x200004c4
 80010a4:	20000000 	.word	0x20000000
 80010a8:	20000528 	.word	0x20000528
 80010ac:	20000460 	.word	0x20000460
 80010b0:	2000052a 	.word	0x2000052a
 80010b4:	200003e8 	.word	0x200003e8

080010b8 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b084      	sub	sp, #16
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
	double Sensor1;
	double Sensor2;
	uint8_t star[2]={0X2A,};
 80010c0:	232a      	movs	r3, #42	; 0x2a
 80010c2:	81bb      	strh	r3, [r7, #12]

	if(htim->Instance == TIM1)
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	4a10      	ldr	r2, [pc, #64]	; (800110c <HAL_TIM_PeriodElapsedCallback+0x54>)
 80010ca:	4293      	cmp	r3, r2
 80010cc:	d119      	bne.n	8001102 <HAL_TIM_PeriodElapsedCallback+0x4a>
	{
		USART_CNT++;
 80010ce:	4b10      	ldr	r3, [pc, #64]	; (8001110 <HAL_TIM_PeriodElapsedCallback+0x58>)
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	3301      	adds	r3, #1
 80010d4:	4a0e      	ldr	r2, [pc, #56]	; (8001110 <HAL_TIM_PeriodElapsedCallback+0x58>)
 80010d6:	6013      	str	r3, [r2, #0]
		if(USART_CNT == 100)
 80010d8:	4b0d      	ldr	r3, [pc, #52]	; (8001110 <HAL_TIM_PeriodElapsedCallback+0x58>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	2b64      	cmp	r3, #100	; 0x64
 80010de:	d110      	bne.n	8001102 <HAL_TIM_PeriodElapsedCallback+0x4a>
		{
			HAL_UART_Transmit(&huart1, star, 1, 1000);
 80010e0:	f107 010c 	add.w	r1, r7, #12
 80010e4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010e8:	2201      	movs	r2, #1
 80010ea:	480a      	ldr	r0, [pc, #40]	; (8001114 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 80010ec:	f002 ffd1 	bl	8004092 <HAL_UART_Transmit>
			//HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);

			USART_CNT = 0;
 80010f0:	4b07      	ldr	r3, [pc, #28]	; (8001110 <HAL_TIM_PeriodElapsedCallback+0x58>)
 80010f2:	2200      	movs	r2, #0
 80010f4:	601a      	str	r2, [r3, #0]
			Rx_indx=0;
 80010f6:	4b08      	ldr	r3, [pc, #32]	; (8001118 <HAL_TIM_PeriodElapsedCallback+0x60>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	601a      	str	r2, [r3, #0]

			gotPacket = true;
 80010fc:	4b07      	ldr	r3, [pc, #28]	; (800111c <HAL_TIM_PeriodElapsedCallback+0x64>)
 80010fe:	2201      	movs	r2, #1
 8001100:	701a      	strb	r2, [r3, #0]
					Buffers[temp_size] = 0;
				}
			}*/
		}
	}
}
 8001102:	bf00      	nop
 8001104:	3710      	adds	r7, #16
 8001106:	46bd      	mov	sp, r7
 8001108:	bd80      	pop	{r7, pc}
 800110a:	bf00      	nop
 800110c:	40010000 	.word	0x40010000
 8001110:	200003d8 	.word	0x200003d8
 8001114:	2000024c 	.word	0x2000024c
 8001118:	200003e0 	.word	0x200003e0
 800111c:	20000000 	.word	0x20000000

08001120 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001124:	f000 fd28 	bl	8001b78 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001128:	f000 f858 	bl	80011dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800112c:	f000 f9c6 	bl	80014bc <MX_GPIO_Init>
  MX_DMA_Init();
 8001130:	f000 f98e 	bl	8001450 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001134:	f000 f938 	bl	80013a8 <MX_USART2_UART_Init>
  MX_USART6_UART_Init();
 8001138:	f000 f960 	bl	80013fc <MX_USART6_UART_Init>
  MX_TIM1_Init();
 800113c:	f000 f8ba 	bl	80012b4 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 8001140:	f000 f908 	bl	8001354 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim1);
 8001144:	4820      	ldr	r0, [pc, #128]	; (80011c8 <main+0xa8>)
 8001146:	f002 f923 	bl	8003390 <HAL_TIM_Base_Start_IT>
  HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_1);
 800114a:	2100      	movs	r1, #0
 800114c:	481e      	ldr	r0, [pc, #120]	; (80011c8 <main+0xa8>)
 800114e:	f002 fa7f 	bl	8003650 <HAL_TIM_IC_Start_IT>
  HAL_TIM_PWM_Start_IT(&htim1, TIM_CHANNEL_4);
 8001152:	210c      	movs	r1, #12
 8001154:	481c      	ldr	r0, [pc, #112]	; (80011c8 <main+0xa8>)
 8001156:	f002 f97d 	bl	8003454 <HAL_TIM_PWM_Start_IT>
  __HAL_UART_ENABLE_IT(&huart1, UART_IT_RXNE);
 800115a:	4b1c      	ldr	r3, [pc, #112]	; (80011cc <main+0xac>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	68da      	ldr	r2, [r3, #12]
 8001160:	4b1a      	ldr	r3, [pc, #104]	; (80011cc <main+0xac>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	f042 0220 	orr.w	r2, r2, #32
 8001168:	60da      	str	r2, [r3, #12]
  __HAL_UART_ENABLE_IT(&huart1, UART_IT_TC);
 800116a:	4b18      	ldr	r3, [pc, #96]	; (80011cc <main+0xac>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	68da      	ldr	r2, [r3, #12]
 8001170:	4b16      	ldr	r3, [pc, #88]	; (80011cc <main+0xac>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001178:	60da      	str	r2, [r3, #12]
  __HAL_UART_ENABLE_IT(&huart6, UART_IT_RXNE);
 800117a:	4b15      	ldr	r3, [pc, #84]	; (80011d0 <main+0xb0>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	68da      	ldr	r2, [r3, #12]
 8001180:	4b13      	ldr	r3, [pc, #76]	; (80011d0 <main+0xb0>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	f042 0220 	orr.w	r2, r2, #32
 8001188:	60da      	str	r2, [r3, #12]
  __HAL_UART_ENABLE_IT(&huart6, UART_IT_TC);
 800118a:	4b11      	ldr	r3, [pc, #68]	; (80011d0 <main+0xb0>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	68da      	ldr	r2, [r3, #12]
 8001190:	4b0f      	ldr	r3, [pc, #60]	; (80011d0 <main+0xb0>)
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001198:	60da      	str	r2, [r3, #12]
  __HAL_UART_ENABLE_IT(&huart2, UART_IT_RXNE);
 800119a:	4b0e      	ldr	r3, [pc, #56]	; (80011d4 <main+0xb4>)
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	68da      	ldr	r2, [r3, #12]
 80011a0:	4b0c      	ldr	r3, [pc, #48]	; (80011d4 <main+0xb4>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	f042 0220 	orr.w	r2, r2, #32
 80011a8:	60da      	str	r2, [r3, #12]
  __HAL_UART_ENABLE_IT(&huart2, UART_IT_TC);
 80011aa:	4b0a      	ldr	r3, [pc, #40]	; (80011d4 <main+0xb4>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	68da      	ldr	r2, [r3, #12]
 80011b0:	4b08      	ldr	r3, [pc, #32]	; (80011d4 <main+0xb4>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80011b8:	60da      	str	r2, [r3, #12]
  HAL_UART_Receive_IT (&huart1, &Rx_data, 1);
 80011ba:	2201      	movs	r2, #1
 80011bc:	4906      	ldr	r1, [pc, #24]	; (80011d8 <main+0xb8>)
 80011be:	4803      	ldr	r0, [pc, #12]	; (80011cc <main+0xac>)
 80011c0:	f002 fff9 	bl	80041b6 <HAL_UART_Receive_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80011c4:	e7fe      	b.n	80011c4 <main+0xa4>
 80011c6:	bf00      	nop
 80011c8:	20000204 	.word	0x20000204
 80011cc:	2000024c 	.word	0x2000024c
 80011d0:	200002d4 	.word	0x200002d4
 80011d4:	20000290 	.word	0x20000290
 80011d8:	200003dc 	.word	0x200003dc

080011dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b094      	sub	sp, #80	; 0x50
 80011e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011e2:	f107 0320 	add.w	r3, r7, #32
 80011e6:	2230      	movs	r2, #48	; 0x30
 80011e8:	2100      	movs	r1, #0
 80011ea:	4618      	mov	r0, r3
 80011ec:	f004 f9a2 	bl	8005534 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011f0:	f107 030c 	add.w	r3, r7, #12
 80011f4:	2200      	movs	r2, #0
 80011f6:	601a      	str	r2, [r3, #0]
 80011f8:	605a      	str	r2, [r3, #4]
 80011fa:	609a      	str	r2, [r3, #8]
 80011fc:	60da      	str	r2, [r3, #12]
 80011fe:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001200:	2300      	movs	r3, #0
 8001202:	60bb      	str	r3, [r7, #8]
 8001204:	4b29      	ldr	r3, [pc, #164]	; (80012ac <SystemClock_Config+0xd0>)
 8001206:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001208:	4a28      	ldr	r2, [pc, #160]	; (80012ac <SystemClock_Config+0xd0>)
 800120a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800120e:	6413      	str	r3, [r2, #64]	; 0x40
 8001210:	4b26      	ldr	r3, [pc, #152]	; (80012ac <SystemClock_Config+0xd0>)
 8001212:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001214:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001218:	60bb      	str	r3, [r7, #8]
 800121a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800121c:	2300      	movs	r3, #0
 800121e:	607b      	str	r3, [r7, #4]
 8001220:	4b23      	ldr	r3, [pc, #140]	; (80012b0 <SystemClock_Config+0xd4>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001228:	4a21      	ldr	r2, [pc, #132]	; (80012b0 <SystemClock_Config+0xd4>)
 800122a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800122e:	6013      	str	r3, [r2, #0]
 8001230:	4b1f      	ldr	r3, [pc, #124]	; (80012b0 <SystemClock_Config+0xd4>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001238:	607b      	str	r3, [r7, #4]
 800123a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800123c:	2302      	movs	r3, #2
 800123e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001240:	2301      	movs	r3, #1
 8001242:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001244:	2310      	movs	r3, #16
 8001246:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001248:	2302      	movs	r3, #2
 800124a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800124c:	2300      	movs	r3, #0
 800124e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001250:	2310      	movs	r3, #16
 8001252:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001254:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001258:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800125a:	2304      	movs	r3, #4
 800125c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800125e:	2307      	movs	r3, #7
 8001260:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001262:	f107 0320 	add.w	r3, r7, #32
 8001266:	4618      	mov	r0, r3
 8001268:	f001 fbaa 	bl	80029c0 <HAL_RCC_OscConfig>
 800126c:	4603      	mov	r3, r0
 800126e:	2b00      	cmp	r3, #0
 8001270:	d001      	beq.n	8001276 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001272:	f000 f991 	bl	8001598 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001276:	230f      	movs	r3, #15
 8001278:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800127a:	2302      	movs	r3, #2
 800127c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800127e:	2300      	movs	r3, #0
 8001280:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001282:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001286:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001288:	2300      	movs	r3, #0
 800128a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800128c:	f107 030c 	add.w	r3, r7, #12
 8001290:	2102      	movs	r1, #2
 8001292:	4618      	mov	r0, r3
 8001294:	f001 fe0c 	bl	8002eb0 <HAL_RCC_ClockConfig>
 8001298:	4603      	mov	r3, r0
 800129a:	2b00      	cmp	r3, #0
 800129c:	d001      	beq.n	80012a2 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800129e:	f000 f97b 	bl	8001598 <Error_Handler>
  }
}
 80012a2:	bf00      	nop
 80012a4:	3750      	adds	r7, #80	; 0x50
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	bf00      	nop
 80012ac:	40023800 	.word	0x40023800
 80012b0:	40007000 	.word	0x40007000

080012b4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b086      	sub	sp, #24
 80012b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012ba:	f107 0308 	add.w	r3, r7, #8
 80012be:	2200      	movs	r2, #0
 80012c0:	601a      	str	r2, [r3, #0]
 80012c2:	605a      	str	r2, [r3, #4]
 80012c4:	609a      	str	r2, [r3, #8]
 80012c6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012c8:	463b      	mov	r3, r7
 80012ca:	2200      	movs	r2, #0
 80012cc:	601a      	str	r2, [r3, #0]
 80012ce:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80012d0:	4b1e      	ldr	r3, [pc, #120]	; (800134c <MX_TIM1_Init+0x98>)
 80012d2:	4a1f      	ldr	r2, [pc, #124]	; (8001350 <MX_TIM1_Init+0x9c>)
 80012d4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 84 - 1;
 80012d6:	4b1d      	ldr	r3, [pc, #116]	; (800134c <MX_TIM1_Init+0x98>)
 80012d8:	2253      	movs	r2, #83	; 0x53
 80012da:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012dc:	4b1b      	ldr	r3, [pc, #108]	; (800134c <MX_TIM1_Init+0x98>)
 80012de:	2200      	movs	r2, #0
 80012e0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 10000 - 1;
 80012e2:	4b1a      	ldr	r3, [pc, #104]	; (800134c <MX_TIM1_Init+0x98>)
 80012e4:	f242 720f 	movw	r2, #9999	; 0x270f
 80012e8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012ea:	4b18      	ldr	r3, [pc, #96]	; (800134c <MX_TIM1_Init+0x98>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80012f0:	4b16      	ldr	r3, [pc, #88]	; (800134c <MX_TIM1_Init+0x98>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012f6:	4b15      	ldr	r3, [pc, #84]	; (800134c <MX_TIM1_Init+0x98>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80012fc:	4813      	ldr	r0, [pc, #76]	; (800134c <MX_TIM1_Init+0x98>)
 80012fe:	f001 fff7 	bl	80032f0 <HAL_TIM_Base_Init>
 8001302:	4603      	mov	r3, r0
 8001304:	2b00      	cmp	r3, #0
 8001306:	d001      	beq.n	800130c <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001308:	f000 f946 	bl	8001598 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800130c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001310:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001312:	f107 0308 	add.w	r3, r7, #8
 8001316:	4619      	mov	r1, r3
 8001318:	480c      	ldr	r0, [pc, #48]	; (800134c <MX_TIM1_Init+0x98>)
 800131a:	f002 fbbb 	bl	8003a94 <HAL_TIM_ConfigClockSource>
 800131e:	4603      	mov	r3, r0
 8001320:	2b00      	cmp	r3, #0
 8001322:	d001      	beq.n	8001328 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8001324:	f000 f938 	bl	8001598 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001328:	2300      	movs	r3, #0
 800132a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800132c:	2300      	movs	r3, #0
 800132e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001330:	463b      	mov	r3, r7
 8001332:	4619      	mov	r1, r3
 8001334:	4805      	ldr	r0, [pc, #20]	; (800134c <MX_TIM1_Init+0x98>)
 8001336:	f002 fddd 	bl	8003ef4 <HAL_TIMEx_MasterConfigSynchronization>
 800133a:	4603      	mov	r3, r0
 800133c:	2b00      	cmp	r3, #0
 800133e:	d001      	beq.n	8001344 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001340:	f000 f92a 	bl	8001598 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001344:	bf00      	nop
 8001346:	3718      	adds	r7, #24
 8001348:	46bd      	mov	sp, r7
 800134a:	bd80      	pop	{r7, pc}
 800134c:	20000204 	.word	0x20000204
 8001350:	40010000 	.word	0x40010000

08001354 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001358:	4b11      	ldr	r3, [pc, #68]	; (80013a0 <MX_USART1_UART_Init+0x4c>)
 800135a:	4a12      	ldr	r2, [pc, #72]	; (80013a4 <MX_USART1_UART_Init+0x50>)
 800135c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800135e:	4b10      	ldr	r3, [pc, #64]	; (80013a0 <MX_USART1_UART_Init+0x4c>)
 8001360:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001364:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001366:	4b0e      	ldr	r3, [pc, #56]	; (80013a0 <MX_USART1_UART_Init+0x4c>)
 8001368:	2200      	movs	r2, #0
 800136a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800136c:	4b0c      	ldr	r3, [pc, #48]	; (80013a0 <MX_USART1_UART_Init+0x4c>)
 800136e:	2200      	movs	r2, #0
 8001370:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001372:	4b0b      	ldr	r3, [pc, #44]	; (80013a0 <MX_USART1_UART_Init+0x4c>)
 8001374:	2200      	movs	r2, #0
 8001376:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001378:	4b09      	ldr	r3, [pc, #36]	; (80013a0 <MX_USART1_UART_Init+0x4c>)
 800137a:	220c      	movs	r2, #12
 800137c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800137e:	4b08      	ldr	r3, [pc, #32]	; (80013a0 <MX_USART1_UART_Init+0x4c>)
 8001380:	2200      	movs	r2, #0
 8001382:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001384:	4b06      	ldr	r3, [pc, #24]	; (80013a0 <MX_USART1_UART_Init+0x4c>)
 8001386:	2200      	movs	r2, #0
 8001388:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800138a:	4805      	ldr	r0, [pc, #20]	; (80013a0 <MX_USART1_UART_Init+0x4c>)
 800138c:	f002 fe34 	bl	8003ff8 <HAL_UART_Init>
 8001390:	4603      	mov	r3, r0
 8001392:	2b00      	cmp	r3, #0
 8001394:	d001      	beq.n	800139a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001396:	f000 f8ff 	bl	8001598 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800139a:	bf00      	nop
 800139c:	bd80      	pop	{r7, pc}
 800139e:	bf00      	nop
 80013a0:	2000024c 	.word	0x2000024c
 80013a4:	40011000 	.word	0x40011000

080013a8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80013ac:	4b11      	ldr	r3, [pc, #68]	; (80013f4 <MX_USART2_UART_Init+0x4c>)
 80013ae:	4a12      	ldr	r2, [pc, #72]	; (80013f8 <MX_USART2_UART_Init+0x50>)
 80013b0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80013b2:	4b10      	ldr	r3, [pc, #64]	; (80013f4 <MX_USART2_UART_Init+0x4c>)
 80013b4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80013b8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80013ba:	4b0e      	ldr	r3, [pc, #56]	; (80013f4 <MX_USART2_UART_Init+0x4c>)
 80013bc:	2200      	movs	r2, #0
 80013be:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80013c0:	4b0c      	ldr	r3, [pc, #48]	; (80013f4 <MX_USART2_UART_Init+0x4c>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80013c6:	4b0b      	ldr	r3, [pc, #44]	; (80013f4 <MX_USART2_UART_Init+0x4c>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80013cc:	4b09      	ldr	r3, [pc, #36]	; (80013f4 <MX_USART2_UART_Init+0x4c>)
 80013ce:	220c      	movs	r2, #12
 80013d0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013d2:	4b08      	ldr	r3, [pc, #32]	; (80013f4 <MX_USART2_UART_Init+0x4c>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80013d8:	4b06      	ldr	r3, [pc, #24]	; (80013f4 <MX_USART2_UART_Init+0x4c>)
 80013da:	2200      	movs	r2, #0
 80013dc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80013de:	4805      	ldr	r0, [pc, #20]	; (80013f4 <MX_USART2_UART_Init+0x4c>)
 80013e0:	f002 fe0a 	bl	8003ff8 <HAL_UART_Init>
 80013e4:	4603      	mov	r3, r0
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d001      	beq.n	80013ee <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80013ea:	f000 f8d5 	bl	8001598 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80013ee:	bf00      	nop
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	20000290 	.word	0x20000290
 80013f8:	40004400 	.word	0x40004400

080013fc <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001400:	4b11      	ldr	r3, [pc, #68]	; (8001448 <MX_USART6_UART_Init+0x4c>)
 8001402:	4a12      	ldr	r2, [pc, #72]	; (800144c <MX_USART6_UART_Init+0x50>)
 8001404:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8001406:	4b10      	ldr	r3, [pc, #64]	; (8001448 <MX_USART6_UART_Init+0x4c>)
 8001408:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800140c:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800140e:	4b0e      	ldr	r3, [pc, #56]	; (8001448 <MX_USART6_UART_Init+0x4c>)
 8001410:	2200      	movs	r2, #0
 8001412:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001414:	4b0c      	ldr	r3, [pc, #48]	; (8001448 <MX_USART6_UART_Init+0x4c>)
 8001416:	2200      	movs	r2, #0
 8001418:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800141a:	4b0b      	ldr	r3, [pc, #44]	; (8001448 <MX_USART6_UART_Init+0x4c>)
 800141c:	2200      	movs	r2, #0
 800141e:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001420:	4b09      	ldr	r3, [pc, #36]	; (8001448 <MX_USART6_UART_Init+0x4c>)
 8001422:	220c      	movs	r2, #12
 8001424:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001426:	4b08      	ldr	r3, [pc, #32]	; (8001448 <MX_USART6_UART_Init+0x4c>)
 8001428:	2200      	movs	r2, #0
 800142a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 800142c:	4b06      	ldr	r3, [pc, #24]	; (8001448 <MX_USART6_UART_Init+0x4c>)
 800142e:	2200      	movs	r2, #0
 8001430:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001432:	4805      	ldr	r0, [pc, #20]	; (8001448 <MX_USART6_UART_Init+0x4c>)
 8001434:	f002 fde0 	bl	8003ff8 <HAL_UART_Init>
 8001438:	4603      	mov	r3, r0
 800143a:	2b00      	cmp	r3, #0
 800143c:	d001      	beq.n	8001442 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800143e:	f000 f8ab 	bl	8001598 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001442:	bf00      	nop
 8001444:	bd80      	pop	{r7, pc}
 8001446:	bf00      	nop
 8001448:	200002d4 	.word	0x200002d4
 800144c:	40011400 	.word	0x40011400

08001450 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b082      	sub	sp, #8
 8001454:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001456:	2300      	movs	r3, #0
 8001458:	607b      	str	r3, [r7, #4]
 800145a:	4b17      	ldr	r3, [pc, #92]	; (80014b8 <MX_DMA_Init+0x68>)
 800145c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800145e:	4a16      	ldr	r2, [pc, #88]	; (80014b8 <MX_DMA_Init+0x68>)
 8001460:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001464:	6313      	str	r3, [r2, #48]	; 0x30
 8001466:	4b14      	ldr	r3, [pc, #80]	; (80014b8 <MX_DMA_Init+0x68>)
 8001468:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800146a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800146e:	607b      	str	r3, [r7, #4]
 8001470:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001472:	2300      	movs	r3, #0
 8001474:	603b      	str	r3, [r7, #0]
 8001476:	4b10      	ldr	r3, [pc, #64]	; (80014b8 <MX_DMA_Init+0x68>)
 8001478:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800147a:	4a0f      	ldr	r2, [pc, #60]	; (80014b8 <MX_DMA_Init+0x68>)
 800147c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001480:	6313      	str	r3, [r2, #48]	; 0x30
 8001482:	4b0d      	ldr	r3, [pc, #52]	; (80014b8 <MX_DMA_Init+0x68>)
 8001484:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001486:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800148a:	603b      	str	r3, [r7, #0]
 800148c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 800148e:	2200      	movs	r2, #0
 8001490:	2100      	movs	r1, #0
 8001492:	2011      	movs	r0, #17
 8001494:	f000 fcbd 	bl	8001e12 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001498:	2011      	movs	r0, #17
 800149a:	f000 fcd6 	bl	8001e4a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 800149e:	2200      	movs	r2, #0
 80014a0:	2100      	movs	r1, #0
 80014a2:	203a      	movs	r0, #58	; 0x3a
 80014a4:	f000 fcb5 	bl	8001e12 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80014a8:	203a      	movs	r0, #58	; 0x3a
 80014aa:	f000 fcce 	bl	8001e4a <HAL_NVIC_EnableIRQ>

}
 80014ae:	bf00      	nop
 80014b0:	3708      	adds	r7, #8
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bd80      	pop	{r7, pc}
 80014b6:	bf00      	nop
 80014b8:	40023800 	.word	0x40023800

080014bc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b08a      	sub	sp, #40	; 0x28
 80014c0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014c2:	f107 0314 	add.w	r3, r7, #20
 80014c6:	2200      	movs	r2, #0
 80014c8:	601a      	str	r2, [r3, #0]
 80014ca:	605a      	str	r2, [r3, #4]
 80014cc:	609a      	str	r2, [r3, #8]
 80014ce:	60da      	str	r2, [r3, #12]
 80014d0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014d2:	2300      	movs	r3, #0
 80014d4:	613b      	str	r3, [r7, #16]
 80014d6:	4b2d      	ldr	r3, [pc, #180]	; (800158c <MX_GPIO_Init+0xd0>)
 80014d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014da:	4a2c      	ldr	r2, [pc, #176]	; (800158c <MX_GPIO_Init+0xd0>)
 80014dc:	f043 0304 	orr.w	r3, r3, #4
 80014e0:	6313      	str	r3, [r2, #48]	; 0x30
 80014e2:	4b2a      	ldr	r3, [pc, #168]	; (800158c <MX_GPIO_Init+0xd0>)
 80014e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014e6:	f003 0304 	and.w	r3, r3, #4
 80014ea:	613b      	str	r3, [r7, #16]
 80014ec:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80014ee:	2300      	movs	r3, #0
 80014f0:	60fb      	str	r3, [r7, #12]
 80014f2:	4b26      	ldr	r3, [pc, #152]	; (800158c <MX_GPIO_Init+0xd0>)
 80014f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014f6:	4a25      	ldr	r2, [pc, #148]	; (800158c <MX_GPIO_Init+0xd0>)
 80014f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80014fc:	6313      	str	r3, [r2, #48]	; 0x30
 80014fe:	4b23      	ldr	r3, [pc, #140]	; (800158c <MX_GPIO_Init+0xd0>)
 8001500:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001502:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001506:	60fb      	str	r3, [r7, #12]
 8001508:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800150a:	2300      	movs	r3, #0
 800150c:	60bb      	str	r3, [r7, #8]
 800150e:	4b1f      	ldr	r3, [pc, #124]	; (800158c <MX_GPIO_Init+0xd0>)
 8001510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001512:	4a1e      	ldr	r2, [pc, #120]	; (800158c <MX_GPIO_Init+0xd0>)
 8001514:	f043 0301 	orr.w	r3, r3, #1
 8001518:	6313      	str	r3, [r2, #48]	; 0x30
 800151a:	4b1c      	ldr	r3, [pc, #112]	; (800158c <MX_GPIO_Init+0xd0>)
 800151c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800151e:	f003 0301 	and.w	r3, r3, #1
 8001522:	60bb      	str	r3, [r7, #8]
 8001524:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001526:	2300      	movs	r3, #0
 8001528:	607b      	str	r3, [r7, #4]
 800152a:	4b18      	ldr	r3, [pc, #96]	; (800158c <MX_GPIO_Init+0xd0>)
 800152c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800152e:	4a17      	ldr	r2, [pc, #92]	; (800158c <MX_GPIO_Init+0xd0>)
 8001530:	f043 0302 	orr.w	r3, r3, #2
 8001534:	6313      	str	r3, [r2, #48]	; 0x30
 8001536:	4b15      	ldr	r3, [pc, #84]	; (800158c <MX_GPIO_Init+0xd0>)
 8001538:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800153a:	f003 0302 	and.w	r3, r3, #2
 800153e:	607b      	str	r3, [r7, #4]
 8001540:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001542:	2200      	movs	r2, #0
 8001544:	2120      	movs	r1, #32
 8001546:	4812      	ldr	r0, [pc, #72]	; (8001590 <MX_GPIO_Init+0xd4>)
 8001548:	f001 fa20 	bl	800298c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800154c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001550:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001552:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001556:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001558:	2300      	movs	r3, #0
 800155a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800155c:	f107 0314 	add.w	r3, r7, #20
 8001560:	4619      	mov	r1, r3
 8001562:	480c      	ldr	r0, [pc, #48]	; (8001594 <MX_GPIO_Init+0xd8>)
 8001564:	f001 f88e 	bl	8002684 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001568:	2320      	movs	r3, #32
 800156a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800156c:	2301      	movs	r3, #1
 800156e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001570:	2300      	movs	r3, #0
 8001572:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001574:	2300      	movs	r3, #0
 8001576:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001578:	f107 0314 	add.w	r3, r7, #20
 800157c:	4619      	mov	r1, r3
 800157e:	4804      	ldr	r0, [pc, #16]	; (8001590 <MX_GPIO_Init+0xd4>)
 8001580:	f001 f880 	bl	8002684 <HAL_GPIO_Init>

}
 8001584:	bf00      	nop
 8001586:	3728      	adds	r7, #40	; 0x28
 8001588:	46bd      	mov	sp, r7
 800158a:	bd80      	pop	{r7, pc}
 800158c:	40023800 	.word	0x40023800
 8001590:	40020000 	.word	0x40020000
 8001594:	40020800 	.word	0x40020800

08001598 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001598:	b480      	push	{r7}
 800159a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800159c:	b672      	cpsid	i
}
 800159e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015a0:	e7fe      	b.n	80015a0 <Error_Handler+0x8>
	...

080015a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b082      	sub	sp, #8
 80015a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015aa:	2300      	movs	r3, #0
 80015ac:	607b      	str	r3, [r7, #4]
 80015ae:	4b10      	ldr	r3, [pc, #64]	; (80015f0 <HAL_MspInit+0x4c>)
 80015b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015b2:	4a0f      	ldr	r2, [pc, #60]	; (80015f0 <HAL_MspInit+0x4c>)
 80015b4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80015b8:	6453      	str	r3, [r2, #68]	; 0x44
 80015ba:	4b0d      	ldr	r3, [pc, #52]	; (80015f0 <HAL_MspInit+0x4c>)
 80015bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80015c2:	607b      	str	r3, [r7, #4]
 80015c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015c6:	2300      	movs	r3, #0
 80015c8:	603b      	str	r3, [r7, #0]
 80015ca:	4b09      	ldr	r3, [pc, #36]	; (80015f0 <HAL_MspInit+0x4c>)
 80015cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015ce:	4a08      	ldr	r2, [pc, #32]	; (80015f0 <HAL_MspInit+0x4c>)
 80015d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015d4:	6413      	str	r3, [r2, #64]	; 0x40
 80015d6:	4b06      	ldr	r3, [pc, #24]	; (80015f0 <HAL_MspInit+0x4c>)
 80015d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015de:	603b      	str	r3, [r7, #0]
 80015e0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80015e2:	2007      	movs	r0, #7
 80015e4:	f000 fc0a 	bl	8001dfc <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015e8:	bf00      	nop
 80015ea:	3708      	adds	r7, #8
 80015ec:	46bd      	mov	sp, r7
 80015ee:	bd80      	pop	{r7, pc}
 80015f0:	40023800 	.word	0x40023800

080015f4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b084      	sub	sp, #16
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	4a0e      	ldr	r2, [pc, #56]	; (800163c <HAL_TIM_Base_MspInit+0x48>)
 8001602:	4293      	cmp	r3, r2
 8001604:	d115      	bne.n	8001632 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001606:	2300      	movs	r3, #0
 8001608:	60fb      	str	r3, [r7, #12]
 800160a:	4b0d      	ldr	r3, [pc, #52]	; (8001640 <HAL_TIM_Base_MspInit+0x4c>)
 800160c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800160e:	4a0c      	ldr	r2, [pc, #48]	; (8001640 <HAL_TIM_Base_MspInit+0x4c>)
 8001610:	f043 0301 	orr.w	r3, r3, #1
 8001614:	6453      	str	r3, [r2, #68]	; 0x44
 8001616:	4b0a      	ldr	r3, [pc, #40]	; (8001640 <HAL_TIM_Base_MspInit+0x4c>)
 8001618:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800161a:	f003 0301 	and.w	r3, r3, #1
 800161e:	60fb      	str	r3, [r7, #12]
 8001620:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8001622:	2200      	movs	r2, #0
 8001624:	2100      	movs	r1, #0
 8001626:	201b      	movs	r0, #27
 8001628:	f000 fbf3 	bl	8001e12 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 800162c:	201b      	movs	r0, #27
 800162e:	f000 fc0c 	bl	8001e4a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001632:	bf00      	nop
 8001634:	3710      	adds	r7, #16
 8001636:	46bd      	mov	sp, r7
 8001638:	bd80      	pop	{r7, pc}
 800163a:	bf00      	nop
 800163c:	40010000 	.word	0x40010000
 8001640:	40023800 	.word	0x40023800

08001644 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b08e      	sub	sp, #56	; 0x38
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800164c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001650:	2200      	movs	r2, #0
 8001652:	601a      	str	r2, [r3, #0]
 8001654:	605a      	str	r2, [r3, #4]
 8001656:	609a      	str	r2, [r3, #8]
 8001658:	60da      	str	r2, [r3, #12]
 800165a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	4a87      	ldr	r2, [pc, #540]	; (8001880 <HAL_UART_MspInit+0x23c>)
 8001662:	4293      	cmp	r3, r2
 8001664:	d165      	bne.n	8001732 <HAL_UART_MspInit+0xee>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001666:	2300      	movs	r3, #0
 8001668:	623b      	str	r3, [r7, #32]
 800166a:	4b86      	ldr	r3, [pc, #536]	; (8001884 <HAL_UART_MspInit+0x240>)
 800166c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800166e:	4a85      	ldr	r2, [pc, #532]	; (8001884 <HAL_UART_MspInit+0x240>)
 8001670:	f043 0310 	orr.w	r3, r3, #16
 8001674:	6453      	str	r3, [r2, #68]	; 0x44
 8001676:	4b83      	ldr	r3, [pc, #524]	; (8001884 <HAL_UART_MspInit+0x240>)
 8001678:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800167a:	f003 0310 	and.w	r3, r3, #16
 800167e:	623b      	str	r3, [r7, #32]
 8001680:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001682:	2300      	movs	r3, #0
 8001684:	61fb      	str	r3, [r7, #28]
 8001686:	4b7f      	ldr	r3, [pc, #508]	; (8001884 <HAL_UART_MspInit+0x240>)
 8001688:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800168a:	4a7e      	ldr	r2, [pc, #504]	; (8001884 <HAL_UART_MspInit+0x240>)
 800168c:	f043 0301 	orr.w	r3, r3, #1
 8001690:	6313      	str	r3, [r2, #48]	; 0x30
 8001692:	4b7c      	ldr	r3, [pc, #496]	; (8001884 <HAL_UART_MspInit+0x240>)
 8001694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001696:	f003 0301 	and.w	r3, r3, #1
 800169a:	61fb      	str	r3, [r7, #28]
 800169c:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800169e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80016a2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016a4:	2302      	movs	r3, #2
 80016a6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016a8:	2300      	movs	r3, #0
 80016aa:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016ac:	2303      	movs	r3, #3
 80016ae:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80016b0:	2307      	movs	r3, #7
 80016b2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016b4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016b8:	4619      	mov	r1, r3
 80016ba:	4873      	ldr	r0, [pc, #460]	; (8001888 <HAL_UART_MspInit+0x244>)
 80016bc:	f000 ffe2 	bl	8002684 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 80016c0:	4b72      	ldr	r3, [pc, #456]	; (800188c <HAL_UART_MspInit+0x248>)
 80016c2:	4a73      	ldr	r2, [pc, #460]	; (8001890 <HAL_UART_MspInit+0x24c>)
 80016c4:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 80016c6:	4b71      	ldr	r3, [pc, #452]	; (800188c <HAL_UART_MspInit+0x248>)
 80016c8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80016cc:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80016ce:	4b6f      	ldr	r3, [pc, #444]	; (800188c <HAL_UART_MspInit+0x248>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80016d4:	4b6d      	ldr	r3, [pc, #436]	; (800188c <HAL_UART_MspInit+0x248>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80016da:	4b6c      	ldr	r3, [pc, #432]	; (800188c <HAL_UART_MspInit+0x248>)
 80016dc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80016e0:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80016e2:	4b6a      	ldr	r3, [pc, #424]	; (800188c <HAL_UART_MspInit+0x248>)
 80016e4:	2200      	movs	r2, #0
 80016e6:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80016e8:	4b68      	ldr	r3, [pc, #416]	; (800188c <HAL_UART_MspInit+0x248>)
 80016ea:	2200      	movs	r2, #0
 80016ec:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 80016ee:	4b67      	ldr	r3, [pc, #412]	; (800188c <HAL_UART_MspInit+0x248>)
 80016f0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80016f4:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80016f6:	4b65      	ldr	r3, [pc, #404]	; (800188c <HAL_UART_MspInit+0x248>)
 80016f8:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80016fc:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80016fe:	4b63      	ldr	r3, [pc, #396]	; (800188c <HAL_UART_MspInit+0x248>)
 8001700:	2200      	movs	r2, #0
 8001702:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001704:	4861      	ldr	r0, [pc, #388]	; (800188c <HAL_UART_MspInit+0x248>)
 8001706:	f000 fbbb 	bl	8001e80 <HAL_DMA_Init>
 800170a:	4603      	mov	r3, r0
 800170c:	2b00      	cmp	r3, #0
 800170e:	d001      	beq.n	8001714 <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 8001710:	f7ff ff42 	bl	8001598 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	4a5d      	ldr	r2, [pc, #372]	; (800188c <HAL_UART_MspInit+0x248>)
 8001718:	639a      	str	r2, [r3, #56]	; 0x38
 800171a:	4a5c      	ldr	r2, [pc, #368]	; (800188c <HAL_UART_MspInit+0x248>)
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001720:	2200      	movs	r2, #0
 8001722:	2100      	movs	r1, #0
 8001724:	2025      	movs	r0, #37	; 0x25
 8001726:	f000 fb74 	bl	8001e12 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800172a:	2025      	movs	r0, #37	; 0x25
 800172c:	f000 fb8d 	bl	8001e4a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8001730:	e0a2      	b.n	8001878 <HAL_UART_MspInit+0x234>
  else if(huart->Instance==USART2)
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	4a57      	ldr	r2, [pc, #348]	; (8001894 <HAL_UART_MspInit+0x250>)
 8001738:	4293      	cmp	r3, r2
 800173a:	d164      	bne.n	8001806 <HAL_UART_MspInit+0x1c2>
    __HAL_RCC_USART2_CLK_ENABLE();
 800173c:	2300      	movs	r3, #0
 800173e:	61bb      	str	r3, [r7, #24]
 8001740:	4b50      	ldr	r3, [pc, #320]	; (8001884 <HAL_UART_MspInit+0x240>)
 8001742:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001744:	4a4f      	ldr	r2, [pc, #316]	; (8001884 <HAL_UART_MspInit+0x240>)
 8001746:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800174a:	6413      	str	r3, [r2, #64]	; 0x40
 800174c:	4b4d      	ldr	r3, [pc, #308]	; (8001884 <HAL_UART_MspInit+0x240>)
 800174e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001750:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001754:	61bb      	str	r3, [r7, #24]
 8001756:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001758:	2300      	movs	r3, #0
 800175a:	617b      	str	r3, [r7, #20]
 800175c:	4b49      	ldr	r3, [pc, #292]	; (8001884 <HAL_UART_MspInit+0x240>)
 800175e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001760:	4a48      	ldr	r2, [pc, #288]	; (8001884 <HAL_UART_MspInit+0x240>)
 8001762:	f043 0301 	orr.w	r3, r3, #1
 8001766:	6313      	str	r3, [r2, #48]	; 0x30
 8001768:	4b46      	ldr	r3, [pc, #280]	; (8001884 <HAL_UART_MspInit+0x240>)
 800176a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800176c:	f003 0301 	and.w	r3, r3, #1
 8001770:	617b      	str	r3, [r7, #20]
 8001772:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001774:	230c      	movs	r3, #12
 8001776:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001778:	2302      	movs	r3, #2
 800177a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800177c:	2300      	movs	r3, #0
 800177e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001780:	2300      	movs	r3, #0
 8001782:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001784:	2307      	movs	r3, #7
 8001786:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001788:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800178c:	4619      	mov	r1, r3
 800178e:	483e      	ldr	r0, [pc, #248]	; (8001888 <HAL_UART_MspInit+0x244>)
 8001790:	f000 ff78 	bl	8002684 <HAL_GPIO_Init>
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8001794:	4b40      	ldr	r3, [pc, #256]	; (8001898 <HAL_UART_MspInit+0x254>)
 8001796:	4a41      	ldr	r2, [pc, #260]	; (800189c <HAL_UART_MspInit+0x258>)
 8001798:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 800179a:	4b3f      	ldr	r3, [pc, #252]	; (8001898 <HAL_UART_MspInit+0x254>)
 800179c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80017a0:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80017a2:	4b3d      	ldr	r3, [pc, #244]	; (8001898 <HAL_UART_MspInit+0x254>)
 80017a4:	2240      	movs	r2, #64	; 0x40
 80017a6:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80017a8:	4b3b      	ldr	r3, [pc, #236]	; (8001898 <HAL_UART_MspInit+0x254>)
 80017aa:	2200      	movs	r2, #0
 80017ac:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80017ae:	4b3a      	ldr	r3, [pc, #232]	; (8001898 <HAL_UART_MspInit+0x254>)
 80017b0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80017b4:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80017b6:	4b38      	ldr	r3, [pc, #224]	; (8001898 <HAL_UART_MspInit+0x254>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80017bc:	4b36      	ldr	r3, [pc, #216]	; (8001898 <HAL_UART_MspInit+0x254>)
 80017be:	2200      	movs	r2, #0
 80017c0:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_CIRCULAR;
 80017c2:	4b35      	ldr	r3, [pc, #212]	; (8001898 <HAL_UART_MspInit+0x254>)
 80017c4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80017c8:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80017ca:	4b33      	ldr	r3, [pc, #204]	; (8001898 <HAL_UART_MspInit+0x254>)
 80017cc:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80017d0:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80017d2:	4b31      	ldr	r3, [pc, #196]	; (8001898 <HAL_UART_MspInit+0x254>)
 80017d4:	2200      	movs	r2, #0
 80017d6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80017d8:	482f      	ldr	r0, [pc, #188]	; (8001898 <HAL_UART_MspInit+0x254>)
 80017da:	f000 fb51 	bl	8001e80 <HAL_DMA_Init>
 80017de:	4603      	mov	r3, r0
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d001      	beq.n	80017e8 <HAL_UART_MspInit+0x1a4>
      Error_Handler();
 80017e4:	f7ff fed8 	bl	8001598 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	4a2b      	ldr	r2, [pc, #172]	; (8001898 <HAL_UART_MspInit+0x254>)
 80017ec:	635a      	str	r2, [r3, #52]	; 0x34
 80017ee:	4a2a      	ldr	r2, [pc, #168]	; (8001898 <HAL_UART_MspInit+0x254>)
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80017f4:	2200      	movs	r2, #0
 80017f6:	2100      	movs	r1, #0
 80017f8:	2026      	movs	r0, #38	; 0x26
 80017fa:	f000 fb0a 	bl	8001e12 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80017fe:	2026      	movs	r0, #38	; 0x26
 8001800:	f000 fb23 	bl	8001e4a <HAL_NVIC_EnableIRQ>
}
 8001804:	e038      	b.n	8001878 <HAL_UART_MspInit+0x234>
  else if(huart->Instance==USART6)
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	4a25      	ldr	r2, [pc, #148]	; (80018a0 <HAL_UART_MspInit+0x25c>)
 800180c:	4293      	cmp	r3, r2
 800180e:	d133      	bne.n	8001878 <HAL_UART_MspInit+0x234>
    __HAL_RCC_USART6_CLK_ENABLE();
 8001810:	2300      	movs	r3, #0
 8001812:	613b      	str	r3, [r7, #16]
 8001814:	4b1b      	ldr	r3, [pc, #108]	; (8001884 <HAL_UART_MspInit+0x240>)
 8001816:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001818:	4a1a      	ldr	r2, [pc, #104]	; (8001884 <HAL_UART_MspInit+0x240>)
 800181a:	f043 0320 	orr.w	r3, r3, #32
 800181e:	6453      	str	r3, [r2, #68]	; 0x44
 8001820:	4b18      	ldr	r3, [pc, #96]	; (8001884 <HAL_UART_MspInit+0x240>)
 8001822:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001824:	f003 0320 	and.w	r3, r3, #32
 8001828:	613b      	str	r3, [r7, #16]
 800182a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800182c:	2300      	movs	r3, #0
 800182e:	60fb      	str	r3, [r7, #12]
 8001830:	4b14      	ldr	r3, [pc, #80]	; (8001884 <HAL_UART_MspInit+0x240>)
 8001832:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001834:	4a13      	ldr	r2, [pc, #76]	; (8001884 <HAL_UART_MspInit+0x240>)
 8001836:	f043 0304 	orr.w	r3, r3, #4
 800183a:	6313      	str	r3, [r2, #48]	; 0x30
 800183c:	4b11      	ldr	r3, [pc, #68]	; (8001884 <HAL_UART_MspInit+0x240>)
 800183e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001840:	f003 0304 	and.w	r3, r3, #4
 8001844:	60fb      	str	r3, [r7, #12]
 8001846:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001848:	23c0      	movs	r3, #192	; 0xc0
 800184a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800184c:	2302      	movs	r3, #2
 800184e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001850:	2300      	movs	r3, #0
 8001852:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001854:	2303      	movs	r3, #3
 8001856:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001858:	2308      	movs	r3, #8
 800185a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800185c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001860:	4619      	mov	r1, r3
 8001862:	4810      	ldr	r0, [pc, #64]	; (80018a4 <HAL_UART_MspInit+0x260>)
 8001864:	f000 ff0e 	bl	8002684 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8001868:	2200      	movs	r2, #0
 800186a:	2100      	movs	r1, #0
 800186c:	2047      	movs	r0, #71	; 0x47
 800186e:	f000 fad0 	bl	8001e12 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8001872:	2047      	movs	r0, #71	; 0x47
 8001874:	f000 fae9 	bl	8001e4a <HAL_NVIC_EnableIRQ>
}
 8001878:	bf00      	nop
 800187a:	3738      	adds	r7, #56	; 0x38
 800187c:	46bd      	mov	sp, r7
 800187e:	bd80      	pop	{r7, pc}
 8001880:	40011000 	.word	0x40011000
 8001884:	40023800 	.word	0x40023800
 8001888:	40020000 	.word	0x40020000
 800188c:	20000318 	.word	0x20000318
 8001890:	40026440 	.word	0x40026440
 8001894:	40004400 	.word	0x40004400
 8001898:	20000378 	.word	0x20000378
 800189c:	400260a0 	.word	0x400260a0
 80018a0:	40011400 	.word	0x40011400
 80018a4:	40020800 	.word	0x40020800

080018a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018a8:	b480      	push	{r7}
 80018aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80018ac:	e7fe      	b.n	80018ac <NMI_Handler+0x4>

080018ae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018ae:	b480      	push	{r7}
 80018b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018b2:	e7fe      	b.n	80018b2 <HardFault_Handler+0x4>

080018b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018b4:	b480      	push	{r7}
 80018b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018b8:	e7fe      	b.n	80018b8 <MemManage_Handler+0x4>

080018ba <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018ba:	b480      	push	{r7}
 80018bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018be:	e7fe      	b.n	80018be <BusFault_Handler+0x4>

080018c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018c0:	b480      	push	{r7}
 80018c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018c4:	e7fe      	b.n	80018c4 <UsageFault_Handler+0x4>

080018c6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80018c6:	b480      	push	{r7}
 80018c8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80018ca:	bf00      	nop
 80018cc:	46bd      	mov	sp, r7
 80018ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d2:	4770      	bx	lr

080018d4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018d4:	b480      	push	{r7}
 80018d6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018d8:	bf00      	nop
 80018da:	46bd      	mov	sp, r7
 80018dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e0:	4770      	bx	lr

080018e2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80018e2:	b480      	push	{r7}
 80018e4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80018e6:	bf00      	nop
 80018e8:	46bd      	mov	sp, r7
 80018ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ee:	4770      	bx	lr

080018f0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018f4:	f000 f992 	bl	8001c1c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018f8:	bf00      	nop
 80018fa:	bd80      	pop	{r7, pc}

080018fc <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001900:	4802      	ldr	r0, [pc, #8]	; (800190c <DMA1_Stream6_IRQHandler+0x10>)
 8001902:	f000 fc55 	bl	80021b0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8001906:	bf00      	nop
 8001908:	bd80      	pop	{r7, pc}
 800190a:	bf00      	nop
 800190c:	20000378 	.word	0x20000378

08001910 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001914:	4802      	ldr	r0, [pc, #8]	; (8001920 <TIM1_CC_IRQHandler+0x10>)
 8001916:	f001 ffb5 	bl	8003884 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 800191a:	bf00      	nop
 800191c:	bd80      	pop	{r7, pc}
 800191e:	bf00      	nop
 8001920:	20000204 	.word	0x20000204

08001924 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001928:	4802      	ldr	r0, [pc, #8]	; (8001934 <USART1_IRQHandler+0x10>)
 800192a:	f002 fca5 	bl	8004278 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800192e:	bf00      	nop
 8001930:	bd80      	pop	{r7, pc}
 8001932:	bf00      	nop
 8001934:	2000024c 	.word	0x2000024c

08001938 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800193c:	4802      	ldr	r0, [pc, #8]	; (8001948 <USART2_IRQHandler+0x10>)
 800193e:	f002 fc9b 	bl	8004278 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001942:	bf00      	nop
 8001944:	bd80      	pop	{r7, pc}
 8001946:	bf00      	nop
 8001948:	20000290 	.word	0x20000290

0800194c <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001950:	4802      	ldr	r0, [pc, #8]	; (800195c <DMA2_Stream2_IRQHandler+0x10>)
 8001952:	f000 fc2d 	bl	80021b0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8001956:	bf00      	nop
 8001958:	bd80      	pop	{r7, pc}
 800195a:	bf00      	nop
 800195c:	20000318 	.word	0x20000318

08001960 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8001964:	4802      	ldr	r0, [pc, #8]	; (8001970 <USART6_IRQHandler+0x10>)
 8001966:	f002 fc87 	bl	8004278 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 800196a:	bf00      	nop
 800196c:	bd80      	pop	{r7, pc}
 800196e:	bf00      	nop
 8001970:	200002d4 	.word	0x200002d4

08001974 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001974:	b480      	push	{r7}
 8001976:	af00      	add	r7, sp, #0
	return 1;
 8001978:	2301      	movs	r3, #1
}
 800197a:	4618      	mov	r0, r3
 800197c:	46bd      	mov	sp, r7
 800197e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001982:	4770      	bx	lr

08001984 <_kill>:

int _kill(int pid, int sig)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b082      	sub	sp, #8
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
 800198c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800198e:	f003 fda7 	bl	80054e0 <__errno>
 8001992:	4603      	mov	r3, r0
 8001994:	2216      	movs	r2, #22
 8001996:	601a      	str	r2, [r3, #0]
	return -1;
 8001998:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800199c:	4618      	mov	r0, r3
 800199e:	3708      	adds	r7, #8
 80019a0:	46bd      	mov	sp, r7
 80019a2:	bd80      	pop	{r7, pc}

080019a4 <_exit>:

void _exit (int status)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b082      	sub	sp, #8
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80019ac:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80019b0:	6878      	ldr	r0, [r7, #4]
 80019b2:	f7ff ffe7 	bl	8001984 <_kill>
	while (1) {}		/* Make sure we hang here */
 80019b6:	e7fe      	b.n	80019b6 <_exit+0x12>

080019b8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b086      	sub	sp, #24
 80019bc:	af00      	add	r7, sp, #0
 80019be:	60f8      	str	r0, [r7, #12]
 80019c0:	60b9      	str	r1, [r7, #8]
 80019c2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019c4:	2300      	movs	r3, #0
 80019c6:	617b      	str	r3, [r7, #20]
 80019c8:	e00a      	b.n	80019e0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80019ca:	f3af 8000 	nop.w
 80019ce:	4601      	mov	r1, r0
 80019d0:	68bb      	ldr	r3, [r7, #8]
 80019d2:	1c5a      	adds	r2, r3, #1
 80019d4:	60ba      	str	r2, [r7, #8]
 80019d6:	b2ca      	uxtb	r2, r1
 80019d8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019da:	697b      	ldr	r3, [r7, #20]
 80019dc:	3301      	adds	r3, #1
 80019de:	617b      	str	r3, [r7, #20]
 80019e0:	697a      	ldr	r2, [r7, #20]
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	429a      	cmp	r2, r3
 80019e6:	dbf0      	blt.n	80019ca <_read+0x12>
	}

return len;
 80019e8:	687b      	ldr	r3, [r7, #4]
}
 80019ea:	4618      	mov	r0, r3
 80019ec:	3718      	adds	r7, #24
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bd80      	pop	{r7, pc}

080019f2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80019f2:	b580      	push	{r7, lr}
 80019f4:	b086      	sub	sp, #24
 80019f6:	af00      	add	r7, sp, #0
 80019f8:	60f8      	str	r0, [r7, #12]
 80019fa:	60b9      	str	r1, [r7, #8]
 80019fc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019fe:	2300      	movs	r3, #0
 8001a00:	617b      	str	r3, [r7, #20]
 8001a02:	e009      	b.n	8001a18 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001a04:	68bb      	ldr	r3, [r7, #8]
 8001a06:	1c5a      	adds	r2, r3, #1
 8001a08:	60ba      	str	r2, [r7, #8]
 8001a0a:	781b      	ldrb	r3, [r3, #0]
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a12:	697b      	ldr	r3, [r7, #20]
 8001a14:	3301      	adds	r3, #1
 8001a16:	617b      	str	r3, [r7, #20]
 8001a18:	697a      	ldr	r2, [r7, #20]
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	429a      	cmp	r2, r3
 8001a1e:	dbf1      	blt.n	8001a04 <_write+0x12>
	}
	return len;
 8001a20:	687b      	ldr	r3, [r7, #4]
}
 8001a22:	4618      	mov	r0, r3
 8001a24:	3718      	adds	r7, #24
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bd80      	pop	{r7, pc}

08001a2a <_close>:

int _close(int file)
{
 8001a2a:	b480      	push	{r7}
 8001a2c:	b083      	sub	sp, #12
 8001a2e:	af00      	add	r7, sp, #0
 8001a30:	6078      	str	r0, [r7, #4]
	return -1;
 8001a32:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001a36:	4618      	mov	r0, r3
 8001a38:	370c      	adds	r7, #12
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a40:	4770      	bx	lr

08001a42 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a42:	b480      	push	{r7}
 8001a44:	b083      	sub	sp, #12
 8001a46:	af00      	add	r7, sp, #0
 8001a48:	6078      	str	r0, [r7, #4]
 8001a4a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001a4c:	683b      	ldr	r3, [r7, #0]
 8001a4e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001a52:	605a      	str	r2, [r3, #4]
	return 0;
 8001a54:	2300      	movs	r3, #0
}
 8001a56:	4618      	mov	r0, r3
 8001a58:	370c      	adds	r7, #12
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a60:	4770      	bx	lr

08001a62 <_isatty>:

int _isatty(int file)
{
 8001a62:	b480      	push	{r7}
 8001a64:	b083      	sub	sp, #12
 8001a66:	af00      	add	r7, sp, #0
 8001a68:	6078      	str	r0, [r7, #4]
	return 1;
 8001a6a:	2301      	movs	r3, #1
}
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	370c      	adds	r7, #12
 8001a70:	46bd      	mov	sp, r7
 8001a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a76:	4770      	bx	lr

08001a78 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	b085      	sub	sp, #20
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	60f8      	str	r0, [r7, #12]
 8001a80:	60b9      	str	r1, [r7, #8]
 8001a82:	607a      	str	r2, [r7, #4]
	return 0;
 8001a84:	2300      	movs	r3, #0
}
 8001a86:	4618      	mov	r0, r3
 8001a88:	3714      	adds	r7, #20
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a90:	4770      	bx	lr
	...

08001a94 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b086      	sub	sp, #24
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a9c:	4a14      	ldr	r2, [pc, #80]	; (8001af0 <_sbrk+0x5c>)
 8001a9e:	4b15      	ldr	r3, [pc, #84]	; (8001af4 <_sbrk+0x60>)
 8001aa0:	1ad3      	subs	r3, r2, r3
 8001aa2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001aa4:	697b      	ldr	r3, [r7, #20]
 8001aa6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001aa8:	4b13      	ldr	r3, [pc, #76]	; (8001af8 <_sbrk+0x64>)
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d102      	bne.n	8001ab6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ab0:	4b11      	ldr	r3, [pc, #68]	; (8001af8 <_sbrk+0x64>)
 8001ab2:	4a12      	ldr	r2, [pc, #72]	; (8001afc <_sbrk+0x68>)
 8001ab4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ab6:	4b10      	ldr	r3, [pc, #64]	; (8001af8 <_sbrk+0x64>)
 8001ab8:	681a      	ldr	r2, [r3, #0]
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	4413      	add	r3, r2
 8001abe:	693a      	ldr	r2, [r7, #16]
 8001ac0:	429a      	cmp	r2, r3
 8001ac2:	d207      	bcs.n	8001ad4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ac4:	f003 fd0c 	bl	80054e0 <__errno>
 8001ac8:	4603      	mov	r3, r0
 8001aca:	220c      	movs	r2, #12
 8001acc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001ace:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001ad2:	e009      	b.n	8001ae8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ad4:	4b08      	ldr	r3, [pc, #32]	; (8001af8 <_sbrk+0x64>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ada:	4b07      	ldr	r3, [pc, #28]	; (8001af8 <_sbrk+0x64>)
 8001adc:	681a      	ldr	r2, [r3, #0]
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	4413      	add	r3, r2
 8001ae2:	4a05      	ldr	r2, [pc, #20]	; (8001af8 <_sbrk+0x64>)
 8001ae4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ae6:	68fb      	ldr	r3, [r7, #12]
}
 8001ae8:	4618      	mov	r0, r3
 8001aea:	3718      	adds	r7, #24
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bd80      	pop	{r7, pc}
 8001af0:	20018000 	.word	0x20018000
 8001af4:	00000400 	.word	0x00000400
 8001af8:	2000052c 	.word	0x2000052c
 8001afc:	20000548 	.word	0x20000548

08001b00 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b00:	b480      	push	{r7}
 8001b02:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b04:	4b06      	ldr	r3, [pc, #24]	; (8001b20 <SystemInit+0x20>)
 8001b06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b0a:	4a05      	ldr	r2, [pc, #20]	; (8001b20 <SystemInit+0x20>)
 8001b0c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001b10:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b14:	bf00      	nop
 8001b16:	46bd      	mov	sp, r7
 8001b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1c:	4770      	bx	lr
 8001b1e:	bf00      	nop
 8001b20:	e000ed00 	.word	0xe000ed00

08001b24 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001b24:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001b5c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001b28:	480d      	ldr	r0, [pc, #52]	; (8001b60 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001b2a:	490e      	ldr	r1, [pc, #56]	; (8001b64 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001b2c:	4a0e      	ldr	r2, [pc, #56]	; (8001b68 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001b2e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b30:	e002      	b.n	8001b38 <LoopCopyDataInit>

08001b32 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b32:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b34:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b36:	3304      	adds	r3, #4

08001b38 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b38:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b3a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b3c:	d3f9      	bcc.n	8001b32 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b3e:	4a0b      	ldr	r2, [pc, #44]	; (8001b6c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001b40:	4c0b      	ldr	r4, [pc, #44]	; (8001b70 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001b42:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b44:	e001      	b.n	8001b4a <LoopFillZerobss>

08001b46 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b46:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b48:	3204      	adds	r2, #4

08001b4a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b4a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b4c:	d3fb      	bcc.n	8001b46 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001b4e:	f7ff ffd7 	bl	8001b00 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001b52:	f003 fccb 	bl	80054ec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b56:	f7ff fae3 	bl	8001120 <main>
  bx  lr    
 8001b5a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001b5c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001b60:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b64:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8001b68:	08009a4c 	.word	0x08009a4c
  ldr r2, =_sbss
 8001b6c:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8001b70:	20000544 	.word	0x20000544

08001b74 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001b74:	e7fe      	b.n	8001b74 <ADC_IRQHandler>
	...

08001b78 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001b7c:	4b0e      	ldr	r3, [pc, #56]	; (8001bb8 <HAL_Init+0x40>)
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	4a0d      	ldr	r2, [pc, #52]	; (8001bb8 <HAL_Init+0x40>)
 8001b82:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001b86:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001b88:	4b0b      	ldr	r3, [pc, #44]	; (8001bb8 <HAL_Init+0x40>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	4a0a      	ldr	r2, [pc, #40]	; (8001bb8 <HAL_Init+0x40>)
 8001b8e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001b92:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b94:	4b08      	ldr	r3, [pc, #32]	; (8001bb8 <HAL_Init+0x40>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	4a07      	ldr	r2, [pc, #28]	; (8001bb8 <HAL_Init+0x40>)
 8001b9a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b9e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ba0:	2003      	movs	r0, #3
 8001ba2:	f000 f92b 	bl	8001dfc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ba6:	2000      	movs	r0, #0
 8001ba8:	f000 f808 	bl	8001bbc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001bac:	f7ff fcfa 	bl	80015a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001bb0:	2300      	movs	r3, #0
}
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	bd80      	pop	{r7, pc}
 8001bb6:	bf00      	nop
 8001bb8:	40023c00 	.word	0x40023c00

08001bbc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b082      	sub	sp, #8
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001bc4:	4b12      	ldr	r3, [pc, #72]	; (8001c10 <HAL_InitTick+0x54>)
 8001bc6:	681a      	ldr	r2, [r3, #0]
 8001bc8:	4b12      	ldr	r3, [pc, #72]	; (8001c14 <HAL_InitTick+0x58>)
 8001bca:	781b      	ldrb	r3, [r3, #0]
 8001bcc:	4619      	mov	r1, r3
 8001bce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001bd2:	fbb3 f3f1 	udiv	r3, r3, r1
 8001bd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bda:	4618      	mov	r0, r3
 8001bdc:	f000 f943 	bl	8001e66 <HAL_SYSTICK_Config>
 8001be0:	4603      	mov	r3, r0
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d001      	beq.n	8001bea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001be6:	2301      	movs	r3, #1
 8001be8:	e00e      	b.n	8001c08 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	2b0f      	cmp	r3, #15
 8001bee:	d80a      	bhi.n	8001c06 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	6879      	ldr	r1, [r7, #4]
 8001bf4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001bf8:	f000 f90b 	bl	8001e12 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001bfc:	4a06      	ldr	r2, [pc, #24]	; (8001c18 <HAL_InitTick+0x5c>)
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c02:	2300      	movs	r3, #0
 8001c04:	e000      	b.n	8001c08 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c06:	2301      	movs	r3, #1
}
 8001c08:	4618      	mov	r0, r3
 8001c0a:	3708      	adds	r7, #8
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	bd80      	pop	{r7, pc}
 8001c10:	20000004 	.word	0x20000004
 8001c14:	2000000c 	.word	0x2000000c
 8001c18:	20000008 	.word	0x20000008

08001c1c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c20:	4b06      	ldr	r3, [pc, #24]	; (8001c3c <HAL_IncTick+0x20>)
 8001c22:	781b      	ldrb	r3, [r3, #0]
 8001c24:	461a      	mov	r2, r3
 8001c26:	4b06      	ldr	r3, [pc, #24]	; (8001c40 <HAL_IncTick+0x24>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	4413      	add	r3, r2
 8001c2c:	4a04      	ldr	r2, [pc, #16]	; (8001c40 <HAL_IncTick+0x24>)
 8001c2e:	6013      	str	r3, [r2, #0]
}
 8001c30:	bf00      	nop
 8001c32:	46bd      	mov	sp, r7
 8001c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c38:	4770      	bx	lr
 8001c3a:	bf00      	nop
 8001c3c:	2000000c 	.word	0x2000000c
 8001c40:	20000530 	.word	0x20000530

08001c44 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c44:	b480      	push	{r7}
 8001c46:	af00      	add	r7, sp, #0
  return uwTick;
 8001c48:	4b03      	ldr	r3, [pc, #12]	; (8001c58 <HAL_GetTick+0x14>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
}
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c54:	4770      	bx	lr
 8001c56:	bf00      	nop
 8001c58:	20000530 	.word	0x20000530

08001c5c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	b085      	sub	sp, #20
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	f003 0307 	and.w	r3, r3, #7
 8001c6a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c6c:	4b0c      	ldr	r3, [pc, #48]	; (8001ca0 <__NVIC_SetPriorityGrouping+0x44>)
 8001c6e:	68db      	ldr	r3, [r3, #12]
 8001c70:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c72:	68ba      	ldr	r2, [r7, #8]
 8001c74:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001c78:	4013      	ands	r3, r2
 8001c7a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c80:	68bb      	ldr	r3, [r7, #8]
 8001c82:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c84:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001c88:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c8c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c8e:	4a04      	ldr	r2, [pc, #16]	; (8001ca0 <__NVIC_SetPriorityGrouping+0x44>)
 8001c90:	68bb      	ldr	r3, [r7, #8]
 8001c92:	60d3      	str	r3, [r2, #12]
}
 8001c94:	bf00      	nop
 8001c96:	3714      	adds	r7, #20
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9e:	4770      	bx	lr
 8001ca0:	e000ed00 	.word	0xe000ed00

08001ca4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ca8:	4b04      	ldr	r3, [pc, #16]	; (8001cbc <__NVIC_GetPriorityGrouping+0x18>)
 8001caa:	68db      	ldr	r3, [r3, #12]
 8001cac:	0a1b      	lsrs	r3, r3, #8
 8001cae:	f003 0307 	and.w	r3, r3, #7
}
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cba:	4770      	bx	lr
 8001cbc:	e000ed00 	.word	0xe000ed00

08001cc0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	b083      	sub	sp, #12
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001cca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	db0b      	blt.n	8001cea <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001cd2:	79fb      	ldrb	r3, [r7, #7]
 8001cd4:	f003 021f 	and.w	r2, r3, #31
 8001cd8:	4907      	ldr	r1, [pc, #28]	; (8001cf8 <__NVIC_EnableIRQ+0x38>)
 8001cda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cde:	095b      	lsrs	r3, r3, #5
 8001ce0:	2001      	movs	r0, #1
 8001ce2:	fa00 f202 	lsl.w	r2, r0, r2
 8001ce6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001cea:	bf00      	nop
 8001cec:	370c      	adds	r7, #12
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf4:	4770      	bx	lr
 8001cf6:	bf00      	nop
 8001cf8:	e000e100 	.word	0xe000e100

08001cfc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	b083      	sub	sp, #12
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	4603      	mov	r3, r0
 8001d04:	6039      	str	r1, [r7, #0]
 8001d06:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	db0a      	blt.n	8001d26 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	b2da      	uxtb	r2, r3
 8001d14:	490c      	ldr	r1, [pc, #48]	; (8001d48 <__NVIC_SetPriority+0x4c>)
 8001d16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d1a:	0112      	lsls	r2, r2, #4
 8001d1c:	b2d2      	uxtb	r2, r2
 8001d1e:	440b      	add	r3, r1
 8001d20:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d24:	e00a      	b.n	8001d3c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d26:	683b      	ldr	r3, [r7, #0]
 8001d28:	b2da      	uxtb	r2, r3
 8001d2a:	4908      	ldr	r1, [pc, #32]	; (8001d4c <__NVIC_SetPriority+0x50>)
 8001d2c:	79fb      	ldrb	r3, [r7, #7]
 8001d2e:	f003 030f 	and.w	r3, r3, #15
 8001d32:	3b04      	subs	r3, #4
 8001d34:	0112      	lsls	r2, r2, #4
 8001d36:	b2d2      	uxtb	r2, r2
 8001d38:	440b      	add	r3, r1
 8001d3a:	761a      	strb	r2, [r3, #24]
}
 8001d3c:	bf00      	nop
 8001d3e:	370c      	adds	r7, #12
 8001d40:	46bd      	mov	sp, r7
 8001d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d46:	4770      	bx	lr
 8001d48:	e000e100 	.word	0xe000e100
 8001d4c:	e000ed00 	.word	0xe000ed00

08001d50 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d50:	b480      	push	{r7}
 8001d52:	b089      	sub	sp, #36	; 0x24
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	60f8      	str	r0, [r7, #12]
 8001d58:	60b9      	str	r1, [r7, #8]
 8001d5a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	f003 0307 	and.w	r3, r3, #7
 8001d62:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d64:	69fb      	ldr	r3, [r7, #28]
 8001d66:	f1c3 0307 	rsb	r3, r3, #7
 8001d6a:	2b04      	cmp	r3, #4
 8001d6c:	bf28      	it	cs
 8001d6e:	2304      	movcs	r3, #4
 8001d70:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d72:	69fb      	ldr	r3, [r7, #28]
 8001d74:	3304      	adds	r3, #4
 8001d76:	2b06      	cmp	r3, #6
 8001d78:	d902      	bls.n	8001d80 <NVIC_EncodePriority+0x30>
 8001d7a:	69fb      	ldr	r3, [r7, #28]
 8001d7c:	3b03      	subs	r3, #3
 8001d7e:	e000      	b.n	8001d82 <NVIC_EncodePriority+0x32>
 8001d80:	2300      	movs	r3, #0
 8001d82:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d84:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001d88:	69bb      	ldr	r3, [r7, #24]
 8001d8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d8e:	43da      	mvns	r2, r3
 8001d90:	68bb      	ldr	r3, [r7, #8]
 8001d92:	401a      	ands	r2, r3
 8001d94:	697b      	ldr	r3, [r7, #20]
 8001d96:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d98:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001d9c:	697b      	ldr	r3, [r7, #20]
 8001d9e:	fa01 f303 	lsl.w	r3, r1, r3
 8001da2:	43d9      	mvns	r1, r3
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001da8:	4313      	orrs	r3, r2
         );
}
 8001daa:	4618      	mov	r0, r3
 8001dac:	3724      	adds	r7, #36	; 0x24
 8001dae:	46bd      	mov	sp, r7
 8001db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db4:	4770      	bx	lr
	...

08001db8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b082      	sub	sp, #8
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	3b01      	subs	r3, #1
 8001dc4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001dc8:	d301      	bcc.n	8001dce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001dca:	2301      	movs	r3, #1
 8001dcc:	e00f      	b.n	8001dee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001dce:	4a0a      	ldr	r2, [pc, #40]	; (8001df8 <SysTick_Config+0x40>)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	3b01      	subs	r3, #1
 8001dd4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001dd6:	210f      	movs	r1, #15
 8001dd8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001ddc:	f7ff ff8e 	bl	8001cfc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001de0:	4b05      	ldr	r3, [pc, #20]	; (8001df8 <SysTick_Config+0x40>)
 8001de2:	2200      	movs	r2, #0
 8001de4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001de6:	4b04      	ldr	r3, [pc, #16]	; (8001df8 <SysTick_Config+0x40>)
 8001de8:	2207      	movs	r2, #7
 8001dea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001dec:	2300      	movs	r3, #0
}
 8001dee:	4618      	mov	r0, r3
 8001df0:	3708      	adds	r7, #8
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bd80      	pop	{r7, pc}
 8001df6:	bf00      	nop
 8001df8:	e000e010 	.word	0xe000e010

08001dfc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b082      	sub	sp, #8
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e04:	6878      	ldr	r0, [r7, #4]
 8001e06:	f7ff ff29 	bl	8001c5c <__NVIC_SetPriorityGrouping>
}
 8001e0a:	bf00      	nop
 8001e0c:	3708      	adds	r7, #8
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bd80      	pop	{r7, pc}

08001e12 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e12:	b580      	push	{r7, lr}
 8001e14:	b086      	sub	sp, #24
 8001e16:	af00      	add	r7, sp, #0
 8001e18:	4603      	mov	r3, r0
 8001e1a:	60b9      	str	r1, [r7, #8]
 8001e1c:	607a      	str	r2, [r7, #4]
 8001e1e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001e20:	2300      	movs	r3, #0
 8001e22:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e24:	f7ff ff3e 	bl	8001ca4 <__NVIC_GetPriorityGrouping>
 8001e28:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e2a:	687a      	ldr	r2, [r7, #4]
 8001e2c:	68b9      	ldr	r1, [r7, #8]
 8001e2e:	6978      	ldr	r0, [r7, #20]
 8001e30:	f7ff ff8e 	bl	8001d50 <NVIC_EncodePriority>
 8001e34:	4602      	mov	r2, r0
 8001e36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e3a:	4611      	mov	r1, r2
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	f7ff ff5d 	bl	8001cfc <__NVIC_SetPriority>
}
 8001e42:	bf00      	nop
 8001e44:	3718      	adds	r7, #24
 8001e46:	46bd      	mov	sp, r7
 8001e48:	bd80      	pop	{r7, pc}

08001e4a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e4a:	b580      	push	{r7, lr}
 8001e4c:	b082      	sub	sp, #8
 8001e4e:	af00      	add	r7, sp, #0
 8001e50:	4603      	mov	r3, r0
 8001e52:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e58:	4618      	mov	r0, r3
 8001e5a:	f7ff ff31 	bl	8001cc0 <__NVIC_EnableIRQ>
}
 8001e5e:	bf00      	nop
 8001e60:	3708      	adds	r7, #8
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bd80      	pop	{r7, pc}

08001e66 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e66:	b580      	push	{r7, lr}
 8001e68:	b082      	sub	sp, #8
 8001e6a:	af00      	add	r7, sp, #0
 8001e6c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e6e:	6878      	ldr	r0, [r7, #4]
 8001e70:	f7ff ffa2 	bl	8001db8 <SysTick_Config>
 8001e74:	4603      	mov	r3, r0
}
 8001e76:	4618      	mov	r0, r3
 8001e78:	3708      	adds	r7, #8
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bd80      	pop	{r7, pc}
	...

08001e80 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b086      	sub	sp, #24
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001e88:	2300      	movs	r3, #0
 8001e8a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001e8c:	f7ff feda 	bl	8001c44 <HAL_GetTick>
 8001e90:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d101      	bne.n	8001e9c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001e98:	2301      	movs	r3, #1
 8001e9a:	e099      	b.n	8001fd0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	2202      	movs	r2, #2
 8001ea0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	681a      	ldr	r2, [r3, #0]
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f022 0201 	bic.w	r2, r2, #1
 8001eba:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001ebc:	e00f      	b.n	8001ede <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001ebe:	f7ff fec1 	bl	8001c44 <HAL_GetTick>
 8001ec2:	4602      	mov	r2, r0
 8001ec4:	693b      	ldr	r3, [r7, #16]
 8001ec6:	1ad3      	subs	r3, r2, r3
 8001ec8:	2b05      	cmp	r3, #5
 8001eca:	d908      	bls.n	8001ede <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	2220      	movs	r2, #32
 8001ed0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	2203      	movs	r2, #3
 8001ed6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001eda:	2303      	movs	r3, #3
 8001edc:	e078      	b.n	8001fd0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	f003 0301 	and.w	r3, r3, #1
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d1e8      	bne.n	8001ebe <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001ef4:	697a      	ldr	r2, [r7, #20]
 8001ef6:	4b38      	ldr	r3, [pc, #224]	; (8001fd8 <HAL_DMA_Init+0x158>)
 8001ef8:	4013      	ands	r3, r2
 8001efa:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	685a      	ldr	r2, [r3, #4]
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	689b      	ldr	r3, [r3, #8]
 8001f04:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001f0a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	691b      	ldr	r3, [r3, #16]
 8001f10:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f16:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	699b      	ldr	r3, [r3, #24]
 8001f1c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f22:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	6a1b      	ldr	r3, [r3, #32]
 8001f28:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001f2a:	697a      	ldr	r2, [r7, #20]
 8001f2c:	4313      	orrs	r3, r2
 8001f2e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f34:	2b04      	cmp	r3, #4
 8001f36:	d107      	bne.n	8001f48 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f40:	4313      	orrs	r3, r2
 8001f42:	697a      	ldr	r2, [r7, #20]
 8001f44:	4313      	orrs	r3, r2
 8001f46:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	697a      	ldr	r2, [r7, #20]
 8001f4e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	695b      	ldr	r3, [r3, #20]
 8001f56:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001f58:	697b      	ldr	r3, [r7, #20]
 8001f5a:	f023 0307 	bic.w	r3, r3, #7
 8001f5e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f64:	697a      	ldr	r2, [r7, #20]
 8001f66:	4313      	orrs	r3, r2
 8001f68:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f6e:	2b04      	cmp	r3, #4
 8001f70:	d117      	bne.n	8001fa2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f76:	697a      	ldr	r2, [r7, #20]
 8001f78:	4313      	orrs	r3, r2
 8001f7a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d00e      	beq.n	8001fa2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001f84:	6878      	ldr	r0, [r7, #4]
 8001f86:	f000 fb01 	bl	800258c <DMA_CheckFifoParam>
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d008      	beq.n	8001fa2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	2240      	movs	r2, #64	; 0x40
 8001f94:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	2201      	movs	r2, #1
 8001f9a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001f9e:	2301      	movs	r3, #1
 8001fa0:	e016      	b.n	8001fd0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	697a      	ldr	r2, [r7, #20]
 8001fa8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001faa:	6878      	ldr	r0, [r7, #4]
 8001fac:	f000 fab8 	bl	8002520 <DMA_CalcBaseAndBitshift>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fb8:	223f      	movs	r2, #63	; 0x3f
 8001fba:	409a      	lsls	r2, r3
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	2201      	movs	r2, #1
 8001fca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001fce:	2300      	movs	r3, #0
}
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	3718      	adds	r7, #24
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bd80      	pop	{r7, pc}
 8001fd8:	f010803f 	.word	0xf010803f

08001fdc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b086      	sub	sp, #24
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	60f8      	str	r0, [r7, #12]
 8001fe4:	60b9      	str	r1, [r7, #8]
 8001fe6:	607a      	str	r2, [r7, #4]
 8001fe8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001fea:	2300      	movs	r3, #0
 8001fec:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ff2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001ffa:	2b01      	cmp	r3, #1
 8001ffc:	d101      	bne.n	8002002 <HAL_DMA_Start_IT+0x26>
 8001ffe:	2302      	movs	r3, #2
 8002000:	e040      	b.n	8002084 <HAL_DMA_Start_IT+0xa8>
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	2201      	movs	r2, #1
 8002006:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002010:	b2db      	uxtb	r3, r3
 8002012:	2b01      	cmp	r3, #1
 8002014:	d12f      	bne.n	8002076 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	2202      	movs	r2, #2
 800201a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	2200      	movs	r2, #0
 8002022:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	687a      	ldr	r2, [r7, #4]
 8002028:	68b9      	ldr	r1, [r7, #8]
 800202a:	68f8      	ldr	r0, [r7, #12]
 800202c:	f000 fa4a 	bl	80024c4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002034:	223f      	movs	r2, #63	; 0x3f
 8002036:	409a      	lsls	r2, r3
 8002038:	693b      	ldr	r3, [r7, #16]
 800203a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	681a      	ldr	r2, [r3, #0]
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f042 0216 	orr.w	r2, r2, #22
 800204a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002050:	2b00      	cmp	r3, #0
 8002052:	d007      	beq.n	8002064 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	681a      	ldr	r2, [r3, #0]
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f042 0208 	orr.w	r2, r2, #8
 8002062:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	681a      	ldr	r2, [r3, #0]
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f042 0201 	orr.w	r2, r2, #1
 8002072:	601a      	str	r2, [r3, #0]
 8002074:	e005      	b.n	8002082 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	2200      	movs	r2, #0
 800207a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800207e:	2302      	movs	r3, #2
 8002080:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002082:	7dfb      	ldrb	r3, [r7, #23]
}
 8002084:	4618      	mov	r0, r3
 8002086:	3718      	adds	r7, #24
 8002088:	46bd      	mov	sp, r7
 800208a:	bd80      	pop	{r7, pc}

0800208c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b084      	sub	sp, #16
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002098:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800209a:	f7ff fdd3 	bl	8001c44 <HAL_GetTick>
 800209e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80020a6:	b2db      	uxtb	r3, r3
 80020a8:	2b02      	cmp	r3, #2
 80020aa:	d008      	beq.n	80020be <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	2280      	movs	r2, #128	; 0x80
 80020b0:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	2200      	movs	r2, #0
 80020b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80020ba:	2301      	movs	r3, #1
 80020bc:	e052      	b.n	8002164 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	681a      	ldr	r2, [r3, #0]
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f022 0216 	bic.w	r2, r2, #22
 80020cc:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	695a      	ldr	r2, [r3, #20]
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80020dc:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d103      	bne.n	80020ee <HAL_DMA_Abort+0x62>
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d007      	beq.n	80020fe <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	681a      	ldr	r2, [r3, #0]
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f022 0208 	bic.w	r2, r2, #8
 80020fc:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	681a      	ldr	r2, [r3, #0]
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	f022 0201 	bic.w	r2, r2, #1
 800210c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800210e:	e013      	b.n	8002138 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002110:	f7ff fd98 	bl	8001c44 <HAL_GetTick>
 8002114:	4602      	mov	r2, r0
 8002116:	68bb      	ldr	r3, [r7, #8]
 8002118:	1ad3      	subs	r3, r2, r3
 800211a:	2b05      	cmp	r3, #5
 800211c:	d90c      	bls.n	8002138 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	2220      	movs	r2, #32
 8002122:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	2203      	movs	r2, #3
 8002128:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	2200      	movs	r2, #0
 8002130:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002134:	2303      	movs	r3, #3
 8002136:	e015      	b.n	8002164 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f003 0301 	and.w	r3, r3, #1
 8002142:	2b00      	cmp	r3, #0
 8002144:	d1e4      	bne.n	8002110 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800214a:	223f      	movs	r2, #63	; 0x3f
 800214c:	409a      	lsls	r2, r3
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	2201      	movs	r2, #1
 8002156:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	2200      	movs	r2, #0
 800215e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002162:	2300      	movs	r3, #0
}
 8002164:	4618      	mov	r0, r3
 8002166:	3710      	adds	r7, #16
 8002168:	46bd      	mov	sp, r7
 800216a:	bd80      	pop	{r7, pc}

0800216c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800216c:	b480      	push	{r7}
 800216e:	b083      	sub	sp, #12
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800217a:	b2db      	uxtb	r3, r3
 800217c:	2b02      	cmp	r3, #2
 800217e:	d004      	beq.n	800218a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	2280      	movs	r2, #128	; 0x80
 8002184:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002186:	2301      	movs	r3, #1
 8002188:	e00c      	b.n	80021a4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	2205      	movs	r2, #5
 800218e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	681a      	ldr	r2, [r3, #0]
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f022 0201 	bic.w	r2, r2, #1
 80021a0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80021a2:	2300      	movs	r3, #0
}
 80021a4:	4618      	mov	r0, r3
 80021a6:	370c      	adds	r7, #12
 80021a8:	46bd      	mov	sp, r7
 80021aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ae:	4770      	bx	lr

080021b0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b086      	sub	sp, #24
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80021b8:	2300      	movs	r3, #0
 80021ba:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80021bc:	4b8e      	ldr	r3, [pc, #568]	; (80023f8 <HAL_DMA_IRQHandler+0x248>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	4a8e      	ldr	r2, [pc, #568]	; (80023fc <HAL_DMA_IRQHandler+0x24c>)
 80021c2:	fba2 2303 	umull	r2, r3, r2, r3
 80021c6:	0a9b      	lsrs	r3, r3, #10
 80021c8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021ce:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80021d0:	693b      	ldr	r3, [r7, #16]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021da:	2208      	movs	r2, #8
 80021dc:	409a      	lsls	r2, r3
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	4013      	ands	r3, r2
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d01a      	beq.n	800221c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f003 0304 	and.w	r3, r3, #4
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d013      	beq.n	800221c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	681a      	ldr	r2, [r3, #0]
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f022 0204 	bic.w	r2, r2, #4
 8002202:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002208:	2208      	movs	r2, #8
 800220a:	409a      	lsls	r2, r3
 800220c:	693b      	ldr	r3, [r7, #16]
 800220e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002214:	f043 0201 	orr.w	r2, r3, #1
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002220:	2201      	movs	r2, #1
 8002222:	409a      	lsls	r2, r3
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	4013      	ands	r3, r2
 8002228:	2b00      	cmp	r3, #0
 800222a:	d012      	beq.n	8002252 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	695b      	ldr	r3, [r3, #20]
 8002232:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002236:	2b00      	cmp	r3, #0
 8002238:	d00b      	beq.n	8002252 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800223e:	2201      	movs	r2, #1
 8002240:	409a      	lsls	r2, r3
 8002242:	693b      	ldr	r3, [r7, #16]
 8002244:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800224a:	f043 0202 	orr.w	r2, r3, #2
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002256:	2204      	movs	r2, #4
 8002258:	409a      	lsls	r2, r3
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	4013      	ands	r3, r2
 800225e:	2b00      	cmp	r3, #0
 8002260:	d012      	beq.n	8002288 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f003 0302 	and.w	r3, r3, #2
 800226c:	2b00      	cmp	r3, #0
 800226e:	d00b      	beq.n	8002288 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002274:	2204      	movs	r2, #4
 8002276:	409a      	lsls	r2, r3
 8002278:	693b      	ldr	r3, [r7, #16]
 800227a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002280:	f043 0204 	orr.w	r2, r3, #4
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800228c:	2210      	movs	r2, #16
 800228e:	409a      	lsls	r2, r3
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	4013      	ands	r3, r2
 8002294:	2b00      	cmp	r3, #0
 8002296:	d043      	beq.n	8002320 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f003 0308 	and.w	r3, r3, #8
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d03c      	beq.n	8002320 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022aa:	2210      	movs	r2, #16
 80022ac:	409a      	lsls	r2, r3
 80022ae:	693b      	ldr	r3, [r7, #16]
 80022b0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d018      	beq.n	80022f2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d108      	bne.n	80022e0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d024      	beq.n	8002320 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022da:	6878      	ldr	r0, [r7, #4]
 80022dc:	4798      	blx	r3
 80022de:	e01f      	b.n	8002320 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d01b      	beq.n	8002320 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80022ec:	6878      	ldr	r0, [r7, #4]
 80022ee:	4798      	blx	r3
 80022f0:	e016      	b.n	8002320 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d107      	bne.n	8002310 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	681a      	ldr	r2, [r3, #0]
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f022 0208 	bic.w	r2, r2, #8
 800230e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002314:	2b00      	cmp	r3, #0
 8002316:	d003      	beq.n	8002320 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800231c:	6878      	ldr	r0, [r7, #4]
 800231e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002324:	2220      	movs	r2, #32
 8002326:	409a      	lsls	r2, r3
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	4013      	ands	r3, r2
 800232c:	2b00      	cmp	r3, #0
 800232e:	f000 808f 	beq.w	8002450 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f003 0310 	and.w	r3, r3, #16
 800233c:	2b00      	cmp	r3, #0
 800233e:	f000 8087 	beq.w	8002450 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002346:	2220      	movs	r2, #32
 8002348:	409a      	lsls	r2, r3
 800234a:	693b      	ldr	r3, [r7, #16]
 800234c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002354:	b2db      	uxtb	r3, r3
 8002356:	2b05      	cmp	r3, #5
 8002358:	d136      	bne.n	80023c8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	681a      	ldr	r2, [r3, #0]
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f022 0216 	bic.w	r2, r2, #22
 8002368:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	695a      	ldr	r2, [r3, #20]
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002378:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800237e:	2b00      	cmp	r3, #0
 8002380:	d103      	bne.n	800238a <HAL_DMA_IRQHandler+0x1da>
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002386:	2b00      	cmp	r3, #0
 8002388:	d007      	beq.n	800239a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	681a      	ldr	r2, [r3, #0]
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	f022 0208 	bic.w	r2, r2, #8
 8002398:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800239e:	223f      	movs	r2, #63	; 0x3f
 80023a0:	409a      	lsls	r2, r3
 80023a2:	693b      	ldr	r3, [r7, #16]
 80023a4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	2201      	movs	r2, #1
 80023aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	2200      	movs	r2, #0
 80023b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d07e      	beq.n	80024bc <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80023c2:	6878      	ldr	r0, [r7, #4]
 80023c4:	4798      	blx	r3
        }
        return;
 80023c6:	e079      	b.n	80024bc <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d01d      	beq.n	8002412 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d10d      	bne.n	8002400 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d031      	beq.n	8002450 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023f0:	6878      	ldr	r0, [r7, #4]
 80023f2:	4798      	blx	r3
 80023f4:	e02c      	b.n	8002450 <HAL_DMA_IRQHandler+0x2a0>
 80023f6:	bf00      	nop
 80023f8:	20000004 	.word	0x20000004
 80023fc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002404:	2b00      	cmp	r3, #0
 8002406:	d023      	beq.n	8002450 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800240c:	6878      	ldr	r0, [r7, #4]
 800240e:	4798      	blx	r3
 8002410:	e01e      	b.n	8002450 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800241c:	2b00      	cmp	r3, #0
 800241e:	d10f      	bne.n	8002440 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	681a      	ldr	r2, [r3, #0]
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f022 0210 	bic.w	r2, r2, #16
 800242e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	2201      	movs	r2, #1
 8002434:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	2200      	movs	r2, #0
 800243c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002444:	2b00      	cmp	r3, #0
 8002446:	d003      	beq.n	8002450 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800244c:	6878      	ldr	r0, [r7, #4]
 800244e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002454:	2b00      	cmp	r3, #0
 8002456:	d032      	beq.n	80024be <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800245c:	f003 0301 	and.w	r3, r3, #1
 8002460:	2b00      	cmp	r3, #0
 8002462:	d022      	beq.n	80024aa <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	2205      	movs	r2, #5
 8002468:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	681a      	ldr	r2, [r3, #0]
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f022 0201 	bic.w	r2, r2, #1
 800247a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800247c:	68bb      	ldr	r3, [r7, #8]
 800247e:	3301      	adds	r3, #1
 8002480:	60bb      	str	r3, [r7, #8]
 8002482:	697a      	ldr	r2, [r7, #20]
 8002484:	429a      	cmp	r2, r3
 8002486:	d307      	bcc.n	8002498 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f003 0301 	and.w	r3, r3, #1
 8002492:	2b00      	cmp	r3, #0
 8002494:	d1f2      	bne.n	800247c <HAL_DMA_IRQHandler+0x2cc>
 8002496:	e000      	b.n	800249a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002498:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	2201      	movs	r2, #1
 800249e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	2200      	movs	r2, #0
 80024a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d005      	beq.n	80024be <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024b6:	6878      	ldr	r0, [r7, #4]
 80024b8:	4798      	blx	r3
 80024ba:	e000      	b.n	80024be <HAL_DMA_IRQHandler+0x30e>
        return;
 80024bc:	bf00      	nop
    }
  }
}
 80024be:	3718      	adds	r7, #24
 80024c0:	46bd      	mov	sp, r7
 80024c2:	bd80      	pop	{r7, pc}

080024c4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80024c4:	b480      	push	{r7}
 80024c6:	b085      	sub	sp, #20
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	60f8      	str	r0, [r7, #12]
 80024cc:	60b9      	str	r1, [r7, #8]
 80024ce:	607a      	str	r2, [r7, #4]
 80024d0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	681a      	ldr	r2, [r3, #0]
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80024e0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	683a      	ldr	r2, [r7, #0]
 80024e8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	689b      	ldr	r3, [r3, #8]
 80024ee:	2b40      	cmp	r3, #64	; 0x40
 80024f0:	d108      	bne.n	8002504 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	687a      	ldr	r2, [r7, #4]
 80024f8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	68ba      	ldr	r2, [r7, #8]
 8002500:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002502:	e007      	b.n	8002514 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	68ba      	ldr	r2, [r7, #8]
 800250a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	687a      	ldr	r2, [r7, #4]
 8002512:	60da      	str	r2, [r3, #12]
}
 8002514:	bf00      	nop
 8002516:	3714      	adds	r7, #20
 8002518:	46bd      	mov	sp, r7
 800251a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251e:	4770      	bx	lr

08002520 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002520:	b480      	push	{r7}
 8002522:	b085      	sub	sp, #20
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	b2db      	uxtb	r3, r3
 800252e:	3b10      	subs	r3, #16
 8002530:	4a14      	ldr	r2, [pc, #80]	; (8002584 <DMA_CalcBaseAndBitshift+0x64>)
 8002532:	fba2 2303 	umull	r2, r3, r2, r3
 8002536:	091b      	lsrs	r3, r3, #4
 8002538:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800253a:	4a13      	ldr	r2, [pc, #76]	; (8002588 <DMA_CalcBaseAndBitshift+0x68>)
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	4413      	add	r3, r2
 8002540:	781b      	ldrb	r3, [r3, #0]
 8002542:	461a      	mov	r2, r3
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	2b03      	cmp	r3, #3
 800254c:	d909      	bls.n	8002562 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002556:	f023 0303 	bic.w	r3, r3, #3
 800255a:	1d1a      	adds	r2, r3, #4
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	659a      	str	r2, [r3, #88]	; 0x58
 8002560:	e007      	b.n	8002572 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800256a:	f023 0303 	bic.w	r3, r3, #3
 800256e:	687a      	ldr	r2, [r7, #4]
 8002570:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002576:	4618      	mov	r0, r3
 8002578:	3714      	adds	r7, #20
 800257a:	46bd      	mov	sp, r7
 800257c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002580:	4770      	bx	lr
 8002582:	bf00      	nop
 8002584:	aaaaaaab 	.word	0xaaaaaaab
 8002588:	08009598 	.word	0x08009598

0800258c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800258c:	b480      	push	{r7}
 800258e:	b085      	sub	sp, #20
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002594:	2300      	movs	r3, #0
 8002596:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800259c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	699b      	ldr	r3, [r3, #24]
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d11f      	bne.n	80025e6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80025a6:	68bb      	ldr	r3, [r7, #8]
 80025a8:	2b03      	cmp	r3, #3
 80025aa:	d856      	bhi.n	800265a <DMA_CheckFifoParam+0xce>
 80025ac:	a201      	add	r2, pc, #4	; (adr r2, 80025b4 <DMA_CheckFifoParam+0x28>)
 80025ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025b2:	bf00      	nop
 80025b4:	080025c5 	.word	0x080025c5
 80025b8:	080025d7 	.word	0x080025d7
 80025bc:	080025c5 	.word	0x080025c5
 80025c0:	0800265b 	.word	0x0800265b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025c8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d046      	beq.n	800265e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80025d0:	2301      	movs	r3, #1
 80025d2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80025d4:	e043      	b.n	800265e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025da:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80025de:	d140      	bne.n	8002662 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80025e0:	2301      	movs	r3, #1
 80025e2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80025e4:	e03d      	b.n	8002662 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	699b      	ldr	r3, [r3, #24]
 80025ea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80025ee:	d121      	bne.n	8002634 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80025f0:	68bb      	ldr	r3, [r7, #8]
 80025f2:	2b03      	cmp	r3, #3
 80025f4:	d837      	bhi.n	8002666 <DMA_CheckFifoParam+0xda>
 80025f6:	a201      	add	r2, pc, #4	; (adr r2, 80025fc <DMA_CheckFifoParam+0x70>)
 80025f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025fc:	0800260d 	.word	0x0800260d
 8002600:	08002613 	.word	0x08002613
 8002604:	0800260d 	.word	0x0800260d
 8002608:	08002625 	.word	0x08002625
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800260c:	2301      	movs	r3, #1
 800260e:	73fb      	strb	r3, [r7, #15]
      break;
 8002610:	e030      	b.n	8002674 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002616:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800261a:	2b00      	cmp	r3, #0
 800261c:	d025      	beq.n	800266a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800261e:	2301      	movs	r3, #1
 8002620:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002622:	e022      	b.n	800266a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002628:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800262c:	d11f      	bne.n	800266e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800262e:	2301      	movs	r3, #1
 8002630:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002632:	e01c      	b.n	800266e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002634:	68bb      	ldr	r3, [r7, #8]
 8002636:	2b02      	cmp	r3, #2
 8002638:	d903      	bls.n	8002642 <DMA_CheckFifoParam+0xb6>
 800263a:	68bb      	ldr	r3, [r7, #8]
 800263c:	2b03      	cmp	r3, #3
 800263e:	d003      	beq.n	8002648 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002640:	e018      	b.n	8002674 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002642:	2301      	movs	r3, #1
 8002644:	73fb      	strb	r3, [r7, #15]
      break;
 8002646:	e015      	b.n	8002674 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800264c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002650:	2b00      	cmp	r3, #0
 8002652:	d00e      	beq.n	8002672 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002654:	2301      	movs	r3, #1
 8002656:	73fb      	strb	r3, [r7, #15]
      break;
 8002658:	e00b      	b.n	8002672 <DMA_CheckFifoParam+0xe6>
      break;
 800265a:	bf00      	nop
 800265c:	e00a      	b.n	8002674 <DMA_CheckFifoParam+0xe8>
      break;
 800265e:	bf00      	nop
 8002660:	e008      	b.n	8002674 <DMA_CheckFifoParam+0xe8>
      break;
 8002662:	bf00      	nop
 8002664:	e006      	b.n	8002674 <DMA_CheckFifoParam+0xe8>
      break;
 8002666:	bf00      	nop
 8002668:	e004      	b.n	8002674 <DMA_CheckFifoParam+0xe8>
      break;
 800266a:	bf00      	nop
 800266c:	e002      	b.n	8002674 <DMA_CheckFifoParam+0xe8>
      break;   
 800266e:	bf00      	nop
 8002670:	e000      	b.n	8002674 <DMA_CheckFifoParam+0xe8>
      break;
 8002672:	bf00      	nop
    }
  } 
  
  return status; 
 8002674:	7bfb      	ldrb	r3, [r7, #15]
}
 8002676:	4618      	mov	r0, r3
 8002678:	3714      	adds	r7, #20
 800267a:	46bd      	mov	sp, r7
 800267c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002680:	4770      	bx	lr
 8002682:	bf00      	nop

08002684 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002684:	b480      	push	{r7}
 8002686:	b089      	sub	sp, #36	; 0x24
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
 800268c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800268e:	2300      	movs	r3, #0
 8002690:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002692:	2300      	movs	r3, #0
 8002694:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002696:	2300      	movs	r3, #0
 8002698:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800269a:	2300      	movs	r3, #0
 800269c:	61fb      	str	r3, [r7, #28]
 800269e:	e159      	b.n	8002954 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80026a0:	2201      	movs	r2, #1
 80026a2:	69fb      	ldr	r3, [r7, #28]
 80026a4:	fa02 f303 	lsl.w	r3, r2, r3
 80026a8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	697a      	ldr	r2, [r7, #20]
 80026b0:	4013      	ands	r3, r2
 80026b2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80026b4:	693a      	ldr	r2, [r7, #16]
 80026b6:	697b      	ldr	r3, [r7, #20]
 80026b8:	429a      	cmp	r2, r3
 80026ba:	f040 8148 	bne.w	800294e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	685b      	ldr	r3, [r3, #4]
 80026c2:	f003 0303 	and.w	r3, r3, #3
 80026c6:	2b01      	cmp	r3, #1
 80026c8:	d005      	beq.n	80026d6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	685b      	ldr	r3, [r3, #4]
 80026ce:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80026d2:	2b02      	cmp	r3, #2
 80026d4:	d130      	bne.n	8002738 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	689b      	ldr	r3, [r3, #8]
 80026da:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80026dc:	69fb      	ldr	r3, [r7, #28]
 80026de:	005b      	lsls	r3, r3, #1
 80026e0:	2203      	movs	r2, #3
 80026e2:	fa02 f303 	lsl.w	r3, r2, r3
 80026e6:	43db      	mvns	r3, r3
 80026e8:	69ba      	ldr	r2, [r7, #24]
 80026ea:	4013      	ands	r3, r2
 80026ec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80026ee:	683b      	ldr	r3, [r7, #0]
 80026f0:	68da      	ldr	r2, [r3, #12]
 80026f2:	69fb      	ldr	r3, [r7, #28]
 80026f4:	005b      	lsls	r3, r3, #1
 80026f6:	fa02 f303 	lsl.w	r3, r2, r3
 80026fa:	69ba      	ldr	r2, [r7, #24]
 80026fc:	4313      	orrs	r3, r2
 80026fe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	69ba      	ldr	r2, [r7, #24]
 8002704:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	685b      	ldr	r3, [r3, #4]
 800270a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800270c:	2201      	movs	r2, #1
 800270e:	69fb      	ldr	r3, [r7, #28]
 8002710:	fa02 f303 	lsl.w	r3, r2, r3
 8002714:	43db      	mvns	r3, r3
 8002716:	69ba      	ldr	r2, [r7, #24]
 8002718:	4013      	ands	r3, r2
 800271a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	091b      	lsrs	r3, r3, #4
 8002722:	f003 0201 	and.w	r2, r3, #1
 8002726:	69fb      	ldr	r3, [r7, #28]
 8002728:	fa02 f303 	lsl.w	r3, r2, r3
 800272c:	69ba      	ldr	r2, [r7, #24]
 800272e:	4313      	orrs	r3, r2
 8002730:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	69ba      	ldr	r2, [r7, #24]
 8002736:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	685b      	ldr	r3, [r3, #4]
 800273c:	f003 0303 	and.w	r3, r3, #3
 8002740:	2b03      	cmp	r3, #3
 8002742:	d017      	beq.n	8002774 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	68db      	ldr	r3, [r3, #12]
 8002748:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800274a:	69fb      	ldr	r3, [r7, #28]
 800274c:	005b      	lsls	r3, r3, #1
 800274e:	2203      	movs	r2, #3
 8002750:	fa02 f303 	lsl.w	r3, r2, r3
 8002754:	43db      	mvns	r3, r3
 8002756:	69ba      	ldr	r2, [r7, #24]
 8002758:	4013      	ands	r3, r2
 800275a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	689a      	ldr	r2, [r3, #8]
 8002760:	69fb      	ldr	r3, [r7, #28]
 8002762:	005b      	lsls	r3, r3, #1
 8002764:	fa02 f303 	lsl.w	r3, r2, r3
 8002768:	69ba      	ldr	r2, [r7, #24]
 800276a:	4313      	orrs	r3, r2
 800276c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	69ba      	ldr	r2, [r7, #24]
 8002772:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	685b      	ldr	r3, [r3, #4]
 8002778:	f003 0303 	and.w	r3, r3, #3
 800277c:	2b02      	cmp	r3, #2
 800277e:	d123      	bne.n	80027c8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002780:	69fb      	ldr	r3, [r7, #28]
 8002782:	08da      	lsrs	r2, r3, #3
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	3208      	adds	r2, #8
 8002788:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800278c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800278e:	69fb      	ldr	r3, [r7, #28]
 8002790:	f003 0307 	and.w	r3, r3, #7
 8002794:	009b      	lsls	r3, r3, #2
 8002796:	220f      	movs	r2, #15
 8002798:	fa02 f303 	lsl.w	r3, r2, r3
 800279c:	43db      	mvns	r3, r3
 800279e:	69ba      	ldr	r2, [r7, #24]
 80027a0:	4013      	ands	r3, r2
 80027a2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	691a      	ldr	r2, [r3, #16]
 80027a8:	69fb      	ldr	r3, [r7, #28]
 80027aa:	f003 0307 	and.w	r3, r3, #7
 80027ae:	009b      	lsls	r3, r3, #2
 80027b0:	fa02 f303 	lsl.w	r3, r2, r3
 80027b4:	69ba      	ldr	r2, [r7, #24]
 80027b6:	4313      	orrs	r3, r2
 80027b8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80027ba:	69fb      	ldr	r3, [r7, #28]
 80027bc:	08da      	lsrs	r2, r3, #3
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	3208      	adds	r2, #8
 80027c2:	69b9      	ldr	r1, [r7, #24]
 80027c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80027ce:	69fb      	ldr	r3, [r7, #28]
 80027d0:	005b      	lsls	r3, r3, #1
 80027d2:	2203      	movs	r2, #3
 80027d4:	fa02 f303 	lsl.w	r3, r2, r3
 80027d8:	43db      	mvns	r3, r3
 80027da:	69ba      	ldr	r2, [r7, #24]
 80027dc:	4013      	ands	r3, r2
 80027de:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	685b      	ldr	r3, [r3, #4]
 80027e4:	f003 0203 	and.w	r2, r3, #3
 80027e8:	69fb      	ldr	r3, [r7, #28]
 80027ea:	005b      	lsls	r3, r3, #1
 80027ec:	fa02 f303 	lsl.w	r3, r2, r3
 80027f0:	69ba      	ldr	r2, [r7, #24]
 80027f2:	4313      	orrs	r3, r2
 80027f4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	69ba      	ldr	r2, [r7, #24]
 80027fa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	685b      	ldr	r3, [r3, #4]
 8002800:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002804:	2b00      	cmp	r3, #0
 8002806:	f000 80a2 	beq.w	800294e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800280a:	2300      	movs	r3, #0
 800280c:	60fb      	str	r3, [r7, #12]
 800280e:	4b57      	ldr	r3, [pc, #348]	; (800296c <HAL_GPIO_Init+0x2e8>)
 8002810:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002812:	4a56      	ldr	r2, [pc, #344]	; (800296c <HAL_GPIO_Init+0x2e8>)
 8002814:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002818:	6453      	str	r3, [r2, #68]	; 0x44
 800281a:	4b54      	ldr	r3, [pc, #336]	; (800296c <HAL_GPIO_Init+0x2e8>)
 800281c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800281e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002822:	60fb      	str	r3, [r7, #12]
 8002824:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002826:	4a52      	ldr	r2, [pc, #328]	; (8002970 <HAL_GPIO_Init+0x2ec>)
 8002828:	69fb      	ldr	r3, [r7, #28]
 800282a:	089b      	lsrs	r3, r3, #2
 800282c:	3302      	adds	r3, #2
 800282e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002832:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002834:	69fb      	ldr	r3, [r7, #28]
 8002836:	f003 0303 	and.w	r3, r3, #3
 800283a:	009b      	lsls	r3, r3, #2
 800283c:	220f      	movs	r2, #15
 800283e:	fa02 f303 	lsl.w	r3, r2, r3
 8002842:	43db      	mvns	r3, r3
 8002844:	69ba      	ldr	r2, [r7, #24]
 8002846:	4013      	ands	r3, r2
 8002848:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	4a49      	ldr	r2, [pc, #292]	; (8002974 <HAL_GPIO_Init+0x2f0>)
 800284e:	4293      	cmp	r3, r2
 8002850:	d019      	beq.n	8002886 <HAL_GPIO_Init+0x202>
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	4a48      	ldr	r2, [pc, #288]	; (8002978 <HAL_GPIO_Init+0x2f4>)
 8002856:	4293      	cmp	r3, r2
 8002858:	d013      	beq.n	8002882 <HAL_GPIO_Init+0x1fe>
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	4a47      	ldr	r2, [pc, #284]	; (800297c <HAL_GPIO_Init+0x2f8>)
 800285e:	4293      	cmp	r3, r2
 8002860:	d00d      	beq.n	800287e <HAL_GPIO_Init+0x1fa>
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	4a46      	ldr	r2, [pc, #280]	; (8002980 <HAL_GPIO_Init+0x2fc>)
 8002866:	4293      	cmp	r3, r2
 8002868:	d007      	beq.n	800287a <HAL_GPIO_Init+0x1f6>
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	4a45      	ldr	r2, [pc, #276]	; (8002984 <HAL_GPIO_Init+0x300>)
 800286e:	4293      	cmp	r3, r2
 8002870:	d101      	bne.n	8002876 <HAL_GPIO_Init+0x1f2>
 8002872:	2304      	movs	r3, #4
 8002874:	e008      	b.n	8002888 <HAL_GPIO_Init+0x204>
 8002876:	2307      	movs	r3, #7
 8002878:	e006      	b.n	8002888 <HAL_GPIO_Init+0x204>
 800287a:	2303      	movs	r3, #3
 800287c:	e004      	b.n	8002888 <HAL_GPIO_Init+0x204>
 800287e:	2302      	movs	r3, #2
 8002880:	e002      	b.n	8002888 <HAL_GPIO_Init+0x204>
 8002882:	2301      	movs	r3, #1
 8002884:	e000      	b.n	8002888 <HAL_GPIO_Init+0x204>
 8002886:	2300      	movs	r3, #0
 8002888:	69fa      	ldr	r2, [r7, #28]
 800288a:	f002 0203 	and.w	r2, r2, #3
 800288e:	0092      	lsls	r2, r2, #2
 8002890:	4093      	lsls	r3, r2
 8002892:	69ba      	ldr	r2, [r7, #24]
 8002894:	4313      	orrs	r3, r2
 8002896:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002898:	4935      	ldr	r1, [pc, #212]	; (8002970 <HAL_GPIO_Init+0x2ec>)
 800289a:	69fb      	ldr	r3, [r7, #28]
 800289c:	089b      	lsrs	r3, r3, #2
 800289e:	3302      	adds	r3, #2
 80028a0:	69ba      	ldr	r2, [r7, #24]
 80028a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80028a6:	4b38      	ldr	r3, [pc, #224]	; (8002988 <HAL_GPIO_Init+0x304>)
 80028a8:	689b      	ldr	r3, [r3, #8]
 80028aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028ac:	693b      	ldr	r3, [r7, #16]
 80028ae:	43db      	mvns	r3, r3
 80028b0:	69ba      	ldr	r2, [r7, #24]
 80028b2:	4013      	ands	r3, r2
 80028b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	685b      	ldr	r3, [r3, #4]
 80028ba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d003      	beq.n	80028ca <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80028c2:	69ba      	ldr	r2, [r7, #24]
 80028c4:	693b      	ldr	r3, [r7, #16]
 80028c6:	4313      	orrs	r3, r2
 80028c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80028ca:	4a2f      	ldr	r2, [pc, #188]	; (8002988 <HAL_GPIO_Init+0x304>)
 80028cc:	69bb      	ldr	r3, [r7, #24]
 80028ce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80028d0:	4b2d      	ldr	r3, [pc, #180]	; (8002988 <HAL_GPIO_Init+0x304>)
 80028d2:	68db      	ldr	r3, [r3, #12]
 80028d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028d6:	693b      	ldr	r3, [r7, #16]
 80028d8:	43db      	mvns	r3, r3
 80028da:	69ba      	ldr	r2, [r7, #24]
 80028dc:	4013      	ands	r3, r2
 80028de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80028e0:	683b      	ldr	r3, [r7, #0]
 80028e2:	685b      	ldr	r3, [r3, #4]
 80028e4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d003      	beq.n	80028f4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80028ec:	69ba      	ldr	r2, [r7, #24]
 80028ee:	693b      	ldr	r3, [r7, #16]
 80028f0:	4313      	orrs	r3, r2
 80028f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80028f4:	4a24      	ldr	r2, [pc, #144]	; (8002988 <HAL_GPIO_Init+0x304>)
 80028f6:	69bb      	ldr	r3, [r7, #24]
 80028f8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80028fa:	4b23      	ldr	r3, [pc, #140]	; (8002988 <HAL_GPIO_Init+0x304>)
 80028fc:	685b      	ldr	r3, [r3, #4]
 80028fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002900:	693b      	ldr	r3, [r7, #16]
 8002902:	43db      	mvns	r3, r3
 8002904:	69ba      	ldr	r2, [r7, #24]
 8002906:	4013      	ands	r3, r2
 8002908:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800290a:	683b      	ldr	r3, [r7, #0]
 800290c:	685b      	ldr	r3, [r3, #4]
 800290e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002912:	2b00      	cmp	r3, #0
 8002914:	d003      	beq.n	800291e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002916:	69ba      	ldr	r2, [r7, #24]
 8002918:	693b      	ldr	r3, [r7, #16]
 800291a:	4313      	orrs	r3, r2
 800291c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800291e:	4a1a      	ldr	r2, [pc, #104]	; (8002988 <HAL_GPIO_Init+0x304>)
 8002920:	69bb      	ldr	r3, [r7, #24]
 8002922:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002924:	4b18      	ldr	r3, [pc, #96]	; (8002988 <HAL_GPIO_Init+0x304>)
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800292a:	693b      	ldr	r3, [r7, #16]
 800292c:	43db      	mvns	r3, r3
 800292e:	69ba      	ldr	r2, [r7, #24]
 8002930:	4013      	ands	r3, r2
 8002932:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	685b      	ldr	r3, [r3, #4]
 8002938:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800293c:	2b00      	cmp	r3, #0
 800293e:	d003      	beq.n	8002948 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002940:	69ba      	ldr	r2, [r7, #24]
 8002942:	693b      	ldr	r3, [r7, #16]
 8002944:	4313      	orrs	r3, r2
 8002946:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002948:	4a0f      	ldr	r2, [pc, #60]	; (8002988 <HAL_GPIO_Init+0x304>)
 800294a:	69bb      	ldr	r3, [r7, #24]
 800294c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800294e:	69fb      	ldr	r3, [r7, #28]
 8002950:	3301      	adds	r3, #1
 8002952:	61fb      	str	r3, [r7, #28]
 8002954:	69fb      	ldr	r3, [r7, #28]
 8002956:	2b0f      	cmp	r3, #15
 8002958:	f67f aea2 	bls.w	80026a0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800295c:	bf00      	nop
 800295e:	bf00      	nop
 8002960:	3724      	adds	r7, #36	; 0x24
 8002962:	46bd      	mov	sp, r7
 8002964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002968:	4770      	bx	lr
 800296a:	bf00      	nop
 800296c:	40023800 	.word	0x40023800
 8002970:	40013800 	.word	0x40013800
 8002974:	40020000 	.word	0x40020000
 8002978:	40020400 	.word	0x40020400
 800297c:	40020800 	.word	0x40020800
 8002980:	40020c00 	.word	0x40020c00
 8002984:	40021000 	.word	0x40021000
 8002988:	40013c00 	.word	0x40013c00

0800298c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800298c:	b480      	push	{r7}
 800298e:	b083      	sub	sp, #12
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
 8002994:	460b      	mov	r3, r1
 8002996:	807b      	strh	r3, [r7, #2]
 8002998:	4613      	mov	r3, r2
 800299a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800299c:	787b      	ldrb	r3, [r7, #1]
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d003      	beq.n	80029aa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80029a2:	887a      	ldrh	r2, [r7, #2]
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80029a8:	e003      	b.n	80029b2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80029aa:	887b      	ldrh	r3, [r7, #2]
 80029ac:	041a      	lsls	r2, r3, #16
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	619a      	str	r2, [r3, #24]
}
 80029b2:	bf00      	nop
 80029b4:	370c      	adds	r7, #12
 80029b6:	46bd      	mov	sp, r7
 80029b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029bc:	4770      	bx	lr
	...

080029c0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b086      	sub	sp, #24
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d101      	bne.n	80029d2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80029ce:	2301      	movs	r3, #1
 80029d0:	e267      	b.n	8002ea2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f003 0301 	and.w	r3, r3, #1
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d075      	beq.n	8002aca <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80029de:	4b88      	ldr	r3, [pc, #544]	; (8002c00 <HAL_RCC_OscConfig+0x240>)
 80029e0:	689b      	ldr	r3, [r3, #8]
 80029e2:	f003 030c 	and.w	r3, r3, #12
 80029e6:	2b04      	cmp	r3, #4
 80029e8:	d00c      	beq.n	8002a04 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80029ea:	4b85      	ldr	r3, [pc, #532]	; (8002c00 <HAL_RCC_OscConfig+0x240>)
 80029ec:	689b      	ldr	r3, [r3, #8]
 80029ee:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80029f2:	2b08      	cmp	r3, #8
 80029f4:	d112      	bne.n	8002a1c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80029f6:	4b82      	ldr	r3, [pc, #520]	; (8002c00 <HAL_RCC_OscConfig+0x240>)
 80029f8:	685b      	ldr	r3, [r3, #4]
 80029fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80029fe:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002a02:	d10b      	bne.n	8002a1c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a04:	4b7e      	ldr	r3, [pc, #504]	; (8002c00 <HAL_RCC_OscConfig+0x240>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d05b      	beq.n	8002ac8 <HAL_RCC_OscConfig+0x108>
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	685b      	ldr	r3, [r3, #4]
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d157      	bne.n	8002ac8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002a18:	2301      	movs	r3, #1
 8002a1a:	e242      	b.n	8002ea2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	685b      	ldr	r3, [r3, #4]
 8002a20:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a24:	d106      	bne.n	8002a34 <HAL_RCC_OscConfig+0x74>
 8002a26:	4b76      	ldr	r3, [pc, #472]	; (8002c00 <HAL_RCC_OscConfig+0x240>)
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	4a75      	ldr	r2, [pc, #468]	; (8002c00 <HAL_RCC_OscConfig+0x240>)
 8002a2c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a30:	6013      	str	r3, [r2, #0]
 8002a32:	e01d      	b.n	8002a70 <HAL_RCC_OscConfig+0xb0>
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	685b      	ldr	r3, [r3, #4]
 8002a38:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002a3c:	d10c      	bne.n	8002a58 <HAL_RCC_OscConfig+0x98>
 8002a3e:	4b70      	ldr	r3, [pc, #448]	; (8002c00 <HAL_RCC_OscConfig+0x240>)
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	4a6f      	ldr	r2, [pc, #444]	; (8002c00 <HAL_RCC_OscConfig+0x240>)
 8002a44:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002a48:	6013      	str	r3, [r2, #0]
 8002a4a:	4b6d      	ldr	r3, [pc, #436]	; (8002c00 <HAL_RCC_OscConfig+0x240>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	4a6c      	ldr	r2, [pc, #432]	; (8002c00 <HAL_RCC_OscConfig+0x240>)
 8002a50:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a54:	6013      	str	r3, [r2, #0]
 8002a56:	e00b      	b.n	8002a70 <HAL_RCC_OscConfig+0xb0>
 8002a58:	4b69      	ldr	r3, [pc, #420]	; (8002c00 <HAL_RCC_OscConfig+0x240>)
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	4a68      	ldr	r2, [pc, #416]	; (8002c00 <HAL_RCC_OscConfig+0x240>)
 8002a5e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a62:	6013      	str	r3, [r2, #0]
 8002a64:	4b66      	ldr	r3, [pc, #408]	; (8002c00 <HAL_RCC_OscConfig+0x240>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4a65      	ldr	r2, [pc, #404]	; (8002c00 <HAL_RCC_OscConfig+0x240>)
 8002a6a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002a6e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	685b      	ldr	r3, [r3, #4]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d013      	beq.n	8002aa0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a78:	f7ff f8e4 	bl	8001c44 <HAL_GetTick>
 8002a7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a7e:	e008      	b.n	8002a92 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002a80:	f7ff f8e0 	bl	8001c44 <HAL_GetTick>
 8002a84:	4602      	mov	r2, r0
 8002a86:	693b      	ldr	r3, [r7, #16]
 8002a88:	1ad3      	subs	r3, r2, r3
 8002a8a:	2b64      	cmp	r3, #100	; 0x64
 8002a8c:	d901      	bls.n	8002a92 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002a8e:	2303      	movs	r3, #3
 8002a90:	e207      	b.n	8002ea2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a92:	4b5b      	ldr	r3, [pc, #364]	; (8002c00 <HAL_RCC_OscConfig+0x240>)
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d0f0      	beq.n	8002a80 <HAL_RCC_OscConfig+0xc0>
 8002a9e:	e014      	b.n	8002aca <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002aa0:	f7ff f8d0 	bl	8001c44 <HAL_GetTick>
 8002aa4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002aa6:	e008      	b.n	8002aba <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002aa8:	f7ff f8cc 	bl	8001c44 <HAL_GetTick>
 8002aac:	4602      	mov	r2, r0
 8002aae:	693b      	ldr	r3, [r7, #16]
 8002ab0:	1ad3      	subs	r3, r2, r3
 8002ab2:	2b64      	cmp	r3, #100	; 0x64
 8002ab4:	d901      	bls.n	8002aba <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002ab6:	2303      	movs	r3, #3
 8002ab8:	e1f3      	b.n	8002ea2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002aba:	4b51      	ldr	r3, [pc, #324]	; (8002c00 <HAL_RCC_OscConfig+0x240>)
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d1f0      	bne.n	8002aa8 <HAL_RCC_OscConfig+0xe8>
 8002ac6:	e000      	b.n	8002aca <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ac8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f003 0302 	and.w	r3, r3, #2
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d063      	beq.n	8002b9e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002ad6:	4b4a      	ldr	r3, [pc, #296]	; (8002c00 <HAL_RCC_OscConfig+0x240>)
 8002ad8:	689b      	ldr	r3, [r3, #8]
 8002ada:	f003 030c 	and.w	r3, r3, #12
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d00b      	beq.n	8002afa <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002ae2:	4b47      	ldr	r3, [pc, #284]	; (8002c00 <HAL_RCC_OscConfig+0x240>)
 8002ae4:	689b      	ldr	r3, [r3, #8]
 8002ae6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002aea:	2b08      	cmp	r3, #8
 8002aec:	d11c      	bne.n	8002b28 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002aee:	4b44      	ldr	r3, [pc, #272]	; (8002c00 <HAL_RCC_OscConfig+0x240>)
 8002af0:	685b      	ldr	r3, [r3, #4]
 8002af2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d116      	bne.n	8002b28 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002afa:	4b41      	ldr	r3, [pc, #260]	; (8002c00 <HAL_RCC_OscConfig+0x240>)
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f003 0302 	and.w	r3, r3, #2
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d005      	beq.n	8002b12 <HAL_RCC_OscConfig+0x152>
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	68db      	ldr	r3, [r3, #12]
 8002b0a:	2b01      	cmp	r3, #1
 8002b0c:	d001      	beq.n	8002b12 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002b0e:	2301      	movs	r3, #1
 8002b10:	e1c7      	b.n	8002ea2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b12:	4b3b      	ldr	r3, [pc, #236]	; (8002c00 <HAL_RCC_OscConfig+0x240>)
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	691b      	ldr	r3, [r3, #16]
 8002b1e:	00db      	lsls	r3, r3, #3
 8002b20:	4937      	ldr	r1, [pc, #220]	; (8002c00 <HAL_RCC_OscConfig+0x240>)
 8002b22:	4313      	orrs	r3, r2
 8002b24:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b26:	e03a      	b.n	8002b9e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	68db      	ldr	r3, [r3, #12]
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d020      	beq.n	8002b72 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b30:	4b34      	ldr	r3, [pc, #208]	; (8002c04 <HAL_RCC_OscConfig+0x244>)
 8002b32:	2201      	movs	r2, #1
 8002b34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b36:	f7ff f885 	bl	8001c44 <HAL_GetTick>
 8002b3a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b3c:	e008      	b.n	8002b50 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002b3e:	f7ff f881 	bl	8001c44 <HAL_GetTick>
 8002b42:	4602      	mov	r2, r0
 8002b44:	693b      	ldr	r3, [r7, #16]
 8002b46:	1ad3      	subs	r3, r2, r3
 8002b48:	2b02      	cmp	r3, #2
 8002b4a:	d901      	bls.n	8002b50 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002b4c:	2303      	movs	r3, #3
 8002b4e:	e1a8      	b.n	8002ea2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b50:	4b2b      	ldr	r3, [pc, #172]	; (8002c00 <HAL_RCC_OscConfig+0x240>)
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f003 0302 	and.w	r3, r3, #2
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d0f0      	beq.n	8002b3e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b5c:	4b28      	ldr	r3, [pc, #160]	; (8002c00 <HAL_RCC_OscConfig+0x240>)
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	691b      	ldr	r3, [r3, #16]
 8002b68:	00db      	lsls	r3, r3, #3
 8002b6a:	4925      	ldr	r1, [pc, #148]	; (8002c00 <HAL_RCC_OscConfig+0x240>)
 8002b6c:	4313      	orrs	r3, r2
 8002b6e:	600b      	str	r3, [r1, #0]
 8002b70:	e015      	b.n	8002b9e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b72:	4b24      	ldr	r3, [pc, #144]	; (8002c04 <HAL_RCC_OscConfig+0x244>)
 8002b74:	2200      	movs	r2, #0
 8002b76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b78:	f7ff f864 	bl	8001c44 <HAL_GetTick>
 8002b7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b7e:	e008      	b.n	8002b92 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002b80:	f7ff f860 	bl	8001c44 <HAL_GetTick>
 8002b84:	4602      	mov	r2, r0
 8002b86:	693b      	ldr	r3, [r7, #16]
 8002b88:	1ad3      	subs	r3, r2, r3
 8002b8a:	2b02      	cmp	r3, #2
 8002b8c:	d901      	bls.n	8002b92 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002b8e:	2303      	movs	r3, #3
 8002b90:	e187      	b.n	8002ea2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b92:	4b1b      	ldr	r3, [pc, #108]	; (8002c00 <HAL_RCC_OscConfig+0x240>)
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f003 0302 	and.w	r3, r3, #2
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d1f0      	bne.n	8002b80 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f003 0308 	and.w	r3, r3, #8
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d036      	beq.n	8002c18 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	695b      	ldr	r3, [r3, #20]
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d016      	beq.n	8002be0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002bb2:	4b15      	ldr	r3, [pc, #84]	; (8002c08 <HAL_RCC_OscConfig+0x248>)
 8002bb4:	2201      	movs	r2, #1
 8002bb6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bb8:	f7ff f844 	bl	8001c44 <HAL_GetTick>
 8002bbc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002bbe:	e008      	b.n	8002bd2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002bc0:	f7ff f840 	bl	8001c44 <HAL_GetTick>
 8002bc4:	4602      	mov	r2, r0
 8002bc6:	693b      	ldr	r3, [r7, #16]
 8002bc8:	1ad3      	subs	r3, r2, r3
 8002bca:	2b02      	cmp	r3, #2
 8002bcc:	d901      	bls.n	8002bd2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002bce:	2303      	movs	r3, #3
 8002bd0:	e167      	b.n	8002ea2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002bd2:	4b0b      	ldr	r3, [pc, #44]	; (8002c00 <HAL_RCC_OscConfig+0x240>)
 8002bd4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002bd6:	f003 0302 	and.w	r3, r3, #2
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d0f0      	beq.n	8002bc0 <HAL_RCC_OscConfig+0x200>
 8002bde:	e01b      	b.n	8002c18 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002be0:	4b09      	ldr	r3, [pc, #36]	; (8002c08 <HAL_RCC_OscConfig+0x248>)
 8002be2:	2200      	movs	r2, #0
 8002be4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002be6:	f7ff f82d 	bl	8001c44 <HAL_GetTick>
 8002bea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002bec:	e00e      	b.n	8002c0c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002bee:	f7ff f829 	bl	8001c44 <HAL_GetTick>
 8002bf2:	4602      	mov	r2, r0
 8002bf4:	693b      	ldr	r3, [r7, #16]
 8002bf6:	1ad3      	subs	r3, r2, r3
 8002bf8:	2b02      	cmp	r3, #2
 8002bfa:	d907      	bls.n	8002c0c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002bfc:	2303      	movs	r3, #3
 8002bfe:	e150      	b.n	8002ea2 <HAL_RCC_OscConfig+0x4e2>
 8002c00:	40023800 	.word	0x40023800
 8002c04:	42470000 	.word	0x42470000
 8002c08:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c0c:	4b88      	ldr	r3, [pc, #544]	; (8002e30 <HAL_RCC_OscConfig+0x470>)
 8002c0e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c10:	f003 0302 	and.w	r3, r3, #2
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d1ea      	bne.n	8002bee <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f003 0304 	and.w	r3, r3, #4
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	f000 8097 	beq.w	8002d54 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c26:	2300      	movs	r3, #0
 8002c28:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c2a:	4b81      	ldr	r3, [pc, #516]	; (8002e30 <HAL_RCC_OscConfig+0x470>)
 8002c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d10f      	bne.n	8002c56 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c36:	2300      	movs	r3, #0
 8002c38:	60bb      	str	r3, [r7, #8]
 8002c3a:	4b7d      	ldr	r3, [pc, #500]	; (8002e30 <HAL_RCC_OscConfig+0x470>)
 8002c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c3e:	4a7c      	ldr	r2, [pc, #496]	; (8002e30 <HAL_RCC_OscConfig+0x470>)
 8002c40:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c44:	6413      	str	r3, [r2, #64]	; 0x40
 8002c46:	4b7a      	ldr	r3, [pc, #488]	; (8002e30 <HAL_RCC_OscConfig+0x470>)
 8002c48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c4e:	60bb      	str	r3, [r7, #8]
 8002c50:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c52:	2301      	movs	r3, #1
 8002c54:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c56:	4b77      	ldr	r3, [pc, #476]	; (8002e34 <HAL_RCC_OscConfig+0x474>)
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d118      	bne.n	8002c94 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002c62:	4b74      	ldr	r3, [pc, #464]	; (8002e34 <HAL_RCC_OscConfig+0x474>)
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	4a73      	ldr	r2, [pc, #460]	; (8002e34 <HAL_RCC_OscConfig+0x474>)
 8002c68:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c6c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c6e:	f7fe ffe9 	bl	8001c44 <HAL_GetTick>
 8002c72:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c74:	e008      	b.n	8002c88 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c76:	f7fe ffe5 	bl	8001c44 <HAL_GetTick>
 8002c7a:	4602      	mov	r2, r0
 8002c7c:	693b      	ldr	r3, [r7, #16]
 8002c7e:	1ad3      	subs	r3, r2, r3
 8002c80:	2b02      	cmp	r3, #2
 8002c82:	d901      	bls.n	8002c88 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002c84:	2303      	movs	r3, #3
 8002c86:	e10c      	b.n	8002ea2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c88:	4b6a      	ldr	r3, [pc, #424]	; (8002e34 <HAL_RCC_OscConfig+0x474>)
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d0f0      	beq.n	8002c76 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	689b      	ldr	r3, [r3, #8]
 8002c98:	2b01      	cmp	r3, #1
 8002c9a:	d106      	bne.n	8002caa <HAL_RCC_OscConfig+0x2ea>
 8002c9c:	4b64      	ldr	r3, [pc, #400]	; (8002e30 <HAL_RCC_OscConfig+0x470>)
 8002c9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ca0:	4a63      	ldr	r2, [pc, #396]	; (8002e30 <HAL_RCC_OscConfig+0x470>)
 8002ca2:	f043 0301 	orr.w	r3, r3, #1
 8002ca6:	6713      	str	r3, [r2, #112]	; 0x70
 8002ca8:	e01c      	b.n	8002ce4 <HAL_RCC_OscConfig+0x324>
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	689b      	ldr	r3, [r3, #8]
 8002cae:	2b05      	cmp	r3, #5
 8002cb0:	d10c      	bne.n	8002ccc <HAL_RCC_OscConfig+0x30c>
 8002cb2:	4b5f      	ldr	r3, [pc, #380]	; (8002e30 <HAL_RCC_OscConfig+0x470>)
 8002cb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002cb6:	4a5e      	ldr	r2, [pc, #376]	; (8002e30 <HAL_RCC_OscConfig+0x470>)
 8002cb8:	f043 0304 	orr.w	r3, r3, #4
 8002cbc:	6713      	str	r3, [r2, #112]	; 0x70
 8002cbe:	4b5c      	ldr	r3, [pc, #368]	; (8002e30 <HAL_RCC_OscConfig+0x470>)
 8002cc0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002cc2:	4a5b      	ldr	r2, [pc, #364]	; (8002e30 <HAL_RCC_OscConfig+0x470>)
 8002cc4:	f043 0301 	orr.w	r3, r3, #1
 8002cc8:	6713      	str	r3, [r2, #112]	; 0x70
 8002cca:	e00b      	b.n	8002ce4 <HAL_RCC_OscConfig+0x324>
 8002ccc:	4b58      	ldr	r3, [pc, #352]	; (8002e30 <HAL_RCC_OscConfig+0x470>)
 8002cce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002cd0:	4a57      	ldr	r2, [pc, #348]	; (8002e30 <HAL_RCC_OscConfig+0x470>)
 8002cd2:	f023 0301 	bic.w	r3, r3, #1
 8002cd6:	6713      	str	r3, [r2, #112]	; 0x70
 8002cd8:	4b55      	ldr	r3, [pc, #340]	; (8002e30 <HAL_RCC_OscConfig+0x470>)
 8002cda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002cdc:	4a54      	ldr	r2, [pc, #336]	; (8002e30 <HAL_RCC_OscConfig+0x470>)
 8002cde:	f023 0304 	bic.w	r3, r3, #4
 8002ce2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	689b      	ldr	r3, [r3, #8]
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d015      	beq.n	8002d18 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cec:	f7fe ffaa 	bl	8001c44 <HAL_GetTick>
 8002cf0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002cf2:	e00a      	b.n	8002d0a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002cf4:	f7fe ffa6 	bl	8001c44 <HAL_GetTick>
 8002cf8:	4602      	mov	r2, r0
 8002cfa:	693b      	ldr	r3, [r7, #16]
 8002cfc:	1ad3      	subs	r3, r2, r3
 8002cfe:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d02:	4293      	cmp	r3, r2
 8002d04:	d901      	bls.n	8002d0a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002d06:	2303      	movs	r3, #3
 8002d08:	e0cb      	b.n	8002ea2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d0a:	4b49      	ldr	r3, [pc, #292]	; (8002e30 <HAL_RCC_OscConfig+0x470>)
 8002d0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d0e:	f003 0302 	and.w	r3, r3, #2
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d0ee      	beq.n	8002cf4 <HAL_RCC_OscConfig+0x334>
 8002d16:	e014      	b.n	8002d42 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d18:	f7fe ff94 	bl	8001c44 <HAL_GetTick>
 8002d1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d1e:	e00a      	b.n	8002d36 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d20:	f7fe ff90 	bl	8001c44 <HAL_GetTick>
 8002d24:	4602      	mov	r2, r0
 8002d26:	693b      	ldr	r3, [r7, #16]
 8002d28:	1ad3      	subs	r3, r2, r3
 8002d2a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d2e:	4293      	cmp	r3, r2
 8002d30:	d901      	bls.n	8002d36 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002d32:	2303      	movs	r3, #3
 8002d34:	e0b5      	b.n	8002ea2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d36:	4b3e      	ldr	r3, [pc, #248]	; (8002e30 <HAL_RCC_OscConfig+0x470>)
 8002d38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d3a:	f003 0302 	and.w	r3, r3, #2
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d1ee      	bne.n	8002d20 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002d42:	7dfb      	ldrb	r3, [r7, #23]
 8002d44:	2b01      	cmp	r3, #1
 8002d46:	d105      	bne.n	8002d54 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d48:	4b39      	ldr	r3, [pc, #228]	; (8002e30 <HAL_RCC_OscConfig+0x470>)
 8002d4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d4c:	4a38      	ldr	r2, [pc, #224]	; (8002e30 <HAL_RCC_OscConfig+0x470>)
 8002d4e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002d52:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	699b      	ldr	r3, [r3, #24]
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	f000 80a1 	beq.w	8002ea0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002d5e:	4b34      	ldr	r3, [pc, #208]	; (8002e30 <HAL_RCC_OscConfig+0x470>)
 8002d60:	689b      	ldr	r3, [r3, #8]
 8002d62:	f003 030c 	and.w	r3, r3, #12
 8002d66:	2b08      	cmp	r3, #8
 8002d68:	d05c      	beq.n	8002e24 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	699b      	ldr	r3, [r3, #24]
 8002d6e:	2b02      	cmp	r3, #2
 8002d70:	d141      	bne.n	8002df6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d72:	4b31      	ldr	r3, [pc, #196]	; (8002e38 <HAL_RCC_OscConfig+0x478>)
 8002d74:	2200      	movs	r2, #0
 8002d76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d78:	f7fe ff64 	bl	8001c44 <HAL_GetTick>
 8002d7c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d7e:	e008      	b.n	8002d92 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d80:	f7fe ff60 	bl	8001c44 <HAL_GetTick>
 8002d84:	4602      	mov	r2, r0
 8002d86:	693b      	ldr	r3, [r7, #16]
 8002d88:	1ad3      	subs	r3, r2, r3
 8002d8a:	2b02      	cmp	r3, #2
 8002d8c:	d901      	bls.n	8002d92 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002d8e:	2303      	movs	r3, #3
 8002d90:	e087      	b.n	8002ea2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d92:	4b27      	ldr	r3, [pc, #156]	; (8002e30 <HAL_RCC_OscConfig+0x470>)
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d1f0      	bne.n	8002d80 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	69da      	ldr	r2, [r3, #28]
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	6a1b      	ldr	r3, [r3, #32]
 8002da6:	431a      	orrs	r2, r3
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dac:	019b      	lsls	r3, r3, #6
 8002dae:	431a      	orrs	r2, r3
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002db4:	085b      	lsrs	r3, r3, #1
 8002db6:	3b01      	subs	r3, #1
 8002db8:	041b      	lsls	r3, r3, #16
 8002dba:	431a      	orrs	r2, r3
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dc0:	061b      	lsls	r3, r3, #24
 8002dc2:	491b      	ldr	r1, [pc, #108]	; (8002e30 <HAL_RCC_OscConfig+0x470>)
 8002dc4:	4313      	orrs	r3, r2
 8002dc6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002dc8:	4b1b      	ldr	r3, [pc, #108]	; (8002e38 <HAL_RCC_OscConfig+0x478>)
 8002dca:	2201      	movs	r2, #1
 8002dcc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dce:	f7fe ff39 	bl	8001c44 <HAL_GetTick>
 8002dd2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002dd4:	e008      	b.n	8002de8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002dd6:	f7fe ff35 	bl	8001c44 <HAL_GetTick>
 8002dda:	4602      	mov	r2, r0
 8002ddc:	693b      	ldr	r3, [r7, #16]
 8002dde:	1ad3      	subs	r3, r2, r3
 8002de0:	2b02      	cmp	r3, #2
 8002de2:	d901      	bls.n	8002de8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002de4:	2303      	movs	r3, #3
 8002de6:	e05c      	b.n	8002ea2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002de8:	4b11      	ldr	r3, [pc, #68]	; (8002e30 <HAL_RCC_OscConfig+0x470>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d0f0      	beq.n	8002dd6 <HAL_RCC_OscConfig+0x416>
 8002df4:	e054      	b.n	8002ea0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002df6:	4b10      	ldr	r3, [pc, #64]	; (8002e38 <HAL_RCC_OscConfig+0x478>)
 8002df8:	2200      	movs	r2, #0
 8002dfa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dfc:	f7fe ff22 	bl	8001c44 <HAL_GetTick>
 8002e00:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e02:	e008      	b.n	8002e16 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e04:	f7fe ff1e 	bl	8001c44 <HAL_GetTick>
 8002e08:	4602      	mov	r2, r0
 8002e0a:	693b      	ldr	r3, [r7, #16]
 8002e0c:	1ad3      	subs	r3, r2, r3
 8002e0e:	2b02      	cmp	r3, #2
 8002e10:	d901      	bls.n	8002e16 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002e12:	2303      	movs	r3, #3
 8002e14:	e045      	b.n	8002ea2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e16:	4b06      	ldr	r3, [pc, #24]	; (8002e30 <HAL_RCC_OscConfig+0x470>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d1f0      	bne.n	8002e04 <HAL_RCC_OscConfig+0x444>
 8002e22:	e03d      	b.n	8002ea0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	699b      	ldr	r3, [r3, #24]
 8002e28:	2b01      	cmp	r3, #1
 8002e2a:	d107      	bne.n	8002e3c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002e2c:	2301      	movs	r3, #1
 8002e2e:	e038      	b.n	8002ea2 <HAL_RCC_OscConfig+0x4e2>
 8002e30:	40023800 	.word	0x40023800
 8002e34:	40007000 	.word	0x40007000
 8002e38:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002e3c:	4b1b      	ldr	r3, [pc, #108]	; (8002eac <HAL_RCC_OscConfig+0x4ec>)
 8002e3e:	685b      	ldr	r3, [r3, #4]
 8002e40:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	699b      	ldr	r3, [r3, #24]
 8002e46:	2b01      	cmp	r3, #1
 8002e48:	d028      	beq.n	8002e9c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e54:	429a      	cmp	r2, r3
 8002e56:	d121      	bne.n	8002e9c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e62:	429a      	cmp	r2, r3
 8002e64:	d11a      	bne.n	8002e9c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002e66:	68fa      	ldr	r2, [r7, #12]
 8002e68:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002e6c:	4013      	ands	r3, r2
 8002e6e:	687a      	ldr	r2, [r7, #4]
 8002e70:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002e72:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002e74:	4293      	cmp	r3, r2
 8002e76:	d111      	bne.n	8002e9c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e82:	085b      	lsrs	r3, r3, #1
 8002e84:	3b01      	subs	r3, #1
 8002e86:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002e88:	429a      	cmp	r2, r3
 8002e8a:	d107      	bne.n	8002e9c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e96:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002e98:	429a      	cmp	r2, r3
 8002e9a:	d001      	beq.n	8002ea0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002e9c:	2301      	movs	r3, #1
 8002e9e:	e000      	b.n	8002ea2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002ea0:	2300      	movs	r3, #0
}
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	3718      	adds	r7, #24
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	bd80      	pop	{r7, pc}
 8002eaa:	bf00      	nop
 8002eac:	40023800 	.word	0x40023800

08002eb0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b084      	sub	sp, #16
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
 8002eb8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d101      	bne.n	8002ec4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ec0:	2301      	movs	r3, #1
 8002ec2:	e0cc      	b.n	800305e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002ec4:	4b68      	ldr	r3, [pc, #416]	; (8003068 <HAL_RCC_ClockConfig+0x1b8>)
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f003 0307 	and.w	r3, r3, #7
 8002ecc:	683a      	ldr	r2, [r7, #0]
 8002ece:	429a      	cmp	r2, r3
 8002ed0:	d90c      	bls.n	8002eec <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ed2:	4b65      	ldr	r3, [pc, #404]	; (8003068 <HAL_RCC_ClockConfig+0x1b8>)
 8002ed4:	683a      	ldr	r2, [r7, #0]
 8002ed6:	b2d2      	uxtb	r2, r2
 8002ed8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002eda:	4b63      	ldr	r3, [pc, #396]	; (8003068 <HAL_RCC_ClockConfig+0x1b8>)
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f003 0307 	and.w	r3, r3, #7
 8002ee2:	683a      	ldr	r2, [r7, #0]
 8002ee4:	429a      	cmp	r2, r3
 8002ee6:	d001      	beq.n	8002eec <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002ee8:	2301      	movs	r3, #1
 8002eea:	e0b8      	b.n	800305e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f003 0302 	and.w	r3, r3, #2
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d020      	beq.n	8002f3a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f003 0304 	and.w	r3, r3, #4
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d005      	beq.n	8002f10 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002f04:	4b59      	ldr	r3, [pc, #356]	; (800306c <HAL_RCC_ClockConfig+0x1bc>)
 8002f06:	689b      	ldr	r3, [r3, #8]
 8002f08:	4a58      	ldr	r2, [pc, #352]	; (800306c <HAL_RCC_ClockConfig+0x1bc>)
 8002f0a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002f0e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f003 0308 	and.w	r3, r3, #8
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d005      	beq.n	8002f28 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002f1c:	4b53      	ldr	r3, [pc, #332]	; (800306c <HAL_RCC_ClockConfig+0x1bc>)
 8002f1e:	689b      	ldr	r3, [r3, #8]
 8002f20:	4a52      	ldr	r2, [pc, #328]	; (800306c <HAL_RCC_ClockConfig+0x1bc>)
 8002f22:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002f26:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f28:	4b50      	ldr	r3, [pc, #320]	; (800306c <HAL_RCC_ClockConfig+0x1bc>)
 8002f2a:	689b      	ldr	r3, [r3, #8]
 8002f2c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	689b      	ldr	r3, [r3, #8]
 8002f34:	494d      	ldr	r1, [pc, #308]	; (800306c <HAL_RCC_ClockConfig+0x1bc>)
 8002f36:	4313      	orrs	r3, r2
 8002f38:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f003 0301 	and.w	r3, r3, #1
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d044      	beq.n	8002fd0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	685b      	ldr	r3, [r3, #4]
 8002f4a:	2b01      	cmp	r3, #1
 8002f4c:	d107      	bne.n	8002f5e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f4e:	4b47      	ldr	r3, [pc, #284]	; (800306c <HAL_RCC_ClockConfig+0x1bc>)
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d119      	bne.n	8002f8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f5a:	2301      	movs	r3, #1
 8002f5c:	e07f      	b.n	800305e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	685b      	ldr	r3, [r3, #4]
 8002f62:	2b02      	cmp	r3, #2
 8002f64:	d003      	beq.n	8002f6e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002f6a:	2b03      	cmp	r3, #3
 8002f6c:	d107      	bne.n	8002f7e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f6e:	4b3f      	ldr	r3, [pc, #252]	; (800306c <HAL_RCC_ClockConfig+0x1bc>)
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d109      	bne.n	8002f8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f7a:	2301      	movs	r3, #1
 8002f7c:	e06f      	b.n	800305e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f7e:	4b3b      	ldr	r3, [pc, #236]	; (800306c <HAL_RCC_ClockConfig+0x1bc>)
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f003 0302 	and.w	r3, r3, #2
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d101      	bne.n	8002f8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f8a:	2301      	movs	r3, #1
 8002f8c:	e067      	b.n	800305e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002f8e:	4b37      	ldr	r3, [pc, #220]	; (800306c <HAL_RCC_ClockConfig+0x1bc>)
 8002f90:	689b      	ldr	r3, [r3, #8]
 8002f92:	f023 0203 	bic.w	r2, r3, #3
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	685b      	ldr	r3, [r3, #4]
 8002f9a:	4934      	ldr	r1, [pc, #208]	; (800306c <HAL_RCC_ClockConfig+0x1bc>)
 8002f9c:	4313      	orrs	r3, r2
 8002f9e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002fa0:	f7fe fe50 	bl	8001c44 <HAL_GetTick>
 8002fa4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fa6:	e00a      	b.n	8002fbe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fa8:	f7fe fe4c 	bl	8001c44 <HAL_GetTick>
 8002fac:	4602      	mov	r2, r0
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	1ad3      	subs	r3, r2, r3
 8002fb2:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fb6:	4293      	cmp	r3, r2
 8002fb8:	d901      	bls.n	8002fbe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002fba:	2303      	movs	r3, #3
 8002fbc:	e04f      	b.n	800305e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fbe:	4b2b      	ldr	r3, [pc, #172]	; (800306c <HAL_RCC_ClockConfig+0x1bc>)
 8002fc0:	689b      	ldr	r3, [r3, #8]
 8002fc2:	f003 020c 	and.w	r2, r3, #12
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	685b      	ldr	r3, [r3, #4]
 8002fca:	009b      	lsls	r3, r3, #2
 8002fcc:	429a      	cmp	r2, r3
 8002fce:	d1eb      	bne.n	8002fa8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002fd0:	4b25      	ldr	r3, [pc, #148]	; (8003068 <HAL_RCC_ClockConfig+0x1b8>)
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f003 0307 	and.w	r3, r3, #7
 8002fd8:	683a      	ldr	r2, [r7, #0]
 8002fda:	429a      	cmp	r2, r3
 8002fdc:	d20c      	bcs.n	8002ff8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fde:	4b22      	ldr	r3, [pc, #136]	; (8003068 <HAL_RCC_ClockConfig+0x1b8>)
 8002fe0:	683a      	ldr	r2, [r7, #0]
 8002fe2:	b2d2      	uxtb	r2, r2
 8002fe4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fe6:	4b20      	ldr	r3, [pc, #128]	; (8003068 <HAL_RCC_ClockConfig+0x1b8>)
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f003 0307 	and.w	r3, r3, #7
 8002fee:	683a      	ldr	r2, [r7, #0]
 8002ff0:	429a      	cmp	r2, r3
 8002ff2:	d001      	beq.n	8002ff8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002ff4:	2301      	movs	r3, #1
 8002ff6:	e032      	b.n	800305e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f003 0304 	and.w	r3, r3, #4
 8003000:	2b00      	cmp	r3, #0
 8003002:	d008      	beq.n	8003016 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003004:	4b19      	ldr	r3, [pc, #100]	; (800306c <HAL_RCC_ClockConfig+0x1bc>)
 8003006:	689b      	ldr	r3, [r3, #8]
 8003008:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	68db      	ldr	r3, [r3, #12]
 8003010:	4916      	ldr	r1, [pc, #88]	; (800306c <HAL_RCC_ClockConfig+0x1bc>)
 8003012:	4313      	orrs	r3, r2
 8003014:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f003 0308 	and.w	r3, r3, #8
 800301e:	2b00      	cmp	r3, #0
 8003020:	d009      	beq.n	8003036 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003022:	4b12      	ldr	r3, [pc, #72]	; (800306c <HAL_RCC_ClockConfig+0x1bc>)
 8003024:	689b      	ldr	r3, [r3, #8]
 8003026:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	691b      	ldr	r3, [r3, #16]
 800302e:	00db      	lsls	r3, r3, #3
 8003030:	490e      	ldr	r1, [pc, #56]	; (800306c <HAL_RCC_ClockConfig+0x1bc>)
 8003032:	4313      	orrs	r3, r2
 8003034:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003036:	f000 f821 	bl	800307c <HAL_RCC_GetSysClockFreq>
 800303a:	4602      	mov	r2, r0
 800303c:	4b0b      	ldr	r3, [pc, #44]	; (800306c <HAL_RCC_ClockConfig+0x1bc>)
 800303e:	689b      	ldr	r3, [r3, #8]
 8003040:	091b      	lsrs	r3, r3, #4
 8003042:	f003 030f 	and.w	r3, r3, #15
 8003046:	490a      	ldr	r1, [pc, #40]	; (8003070 <HAL_RCC_ClockConfig+0x1c0>)
 8003048:	5ccb      	ldrb	r3, [r1, r3]
 800304a:	fa22 f303 	lsr.w	r3, r2, r3
 800304e:	4a09      	ldr	r2, [pc, #36]	; (8003074 <HAL_RCC_ClockConfig+0x1c4>)
 8003050:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003052:	4b09      	ldr	r3, [pc, #36]	; (8003078 <HAL_RCC_ClockConfig+0x1c8>)
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	4618      	mov	r0, r3
 8003058:	f7fe fdb0 	bl	8001bbc <HAL_InitTick>

  return HAL_OK;
 800305c:	2300      	movs	r3, #0
}
 800305e:	4618      	mov	r0, r3
 8003060:	3710      	adds	r7, #16
 8003062:	46bd      	mov	sp, r7
 8003064:	bd80      	pop	{r7, pc}
 8003066:	bf00      	nop
 8003068:	40023c00 	.word	0x40023c00
 800306c:	40023800 	.word	0x40023800
 8003070:	08009580 	.word	0x08009580
 8003074:	20000004 	.word	0x20000004
 8003078:	20000008 	.word	0x20000008

0800307c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800307c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003080:	b094      	sub	sp, #80	; 0x50
 8003082:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003084:	2300      	movs	r3, #0
 8003086:	647b      	str	r3, [r7, #68]	; 0x44
 8003088:	2300      	movs	r3, #0
 800308a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800308c:	2300      	movs	r3, #0
 800308e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003090:	2300      	movs	r3, #0
 8003092:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003094:	4b79      	ldr	r3, [pc, #484]	; (800327c <HAL_RCC_GetSysClockFreq+0x200>)
 8003096:	689b      	ldr	r3, [r3, #8]
 8003098:	f003 030c 	and.w	r3, r3, #12
 800309c:	2b08      	cmp	r3, #8
 800309e:	d00d      	beq.n	80030bc <HAL_RCC_GetSysClockFreq+0x40>
 80030a0:	2b08      	cmp	r3, #8
 80030a2:	f200 80e1 	bhi.w	8003268 <HAL_RCC_GetSysClockFreq+0x1ec>
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d002      	beq.n	80030b0 <HAL_RCC_GetSysClockFreq+0x34>
 80030aa:	2b04      	cmp	r3, #4
 80030ac:	d003      	beq.n	80030b6 <HAL_RCC_GetSysClockFreq+0x3a>
 80030ae:	e0db      	b.n	8003268 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80030b0:	4b73      	ldr	r3, [pc, #460]	; (8003280 <HAL_RCC_GetSysClockFreq+0x204>)
 80030b2:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80030b4:	e0db      	b.n	800326e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80030b6:	4b73      	ldr	r3, [pc, #460]	; (8003284 <HAL_RCC_GetSysClockFreq+0x208>)
 80030b8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80030ba:	e0d8      	b.n	800326e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80030bc:	4b6f      	ldr	r3, [pc, #444]	; (800327c <HAL_RCC_GetSysClockFreq+0x200>)
 80030be:	685b      	ldr	r3, [r3, #4]
 80030c0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80030c4:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80030c6:	4b6d      	ldr	r3, [pc, #436]	; (800327c <HAL_RCC_GetSysClockFreq+0x200>)
 80030c8:	685b      	ldr	r3, [r3, #4]
 80030ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d063      	beq.n	800319a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80030d2:	4b6a      	ldr	r3, [pc, #424]	; (800327c <HAL_RCC_GetSysClockFreq+0x200>)
 80030d4:	685b      	ldr	r3, [r3, #4]
 80030d6:	099b      	lsrs	r3, r3, #6
 80030d8:	2200      	movs	r2, #0
 80030da:	63bb      	str	r3, [r7, #56]	; 0x38
 80030dc:	63fa      	str	r2, [r7, #60]	; 0x3c
 80030de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80030e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80030e4:	633b      	str	r3, [r7, #48]	; 0x30
 80030e6:	2300      	movs	r3, #0
 80030e8:	637b      	str	r3, [r7, #52]	; 0x34
 80030ea:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80030ee:	4622      	mov	r2, r4
 80030f0:	462b      	mov	r3, r5
 80030f2:	f04f 0000 	mov.w	r0, #0
 80030f6:	f04f 0100 	mov.w	r1, #0
 80030fa:	0159      	lsls	r1, r3, #5
 80030fc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003100:	0150      	lsls	r0, r2, #5
 8003102:	4602      	mov	r2, r0
 8003104:	460b      	mov	r3, r1
 8003106:	4621      	mov	r1, r4
 8003108:	1a51      	subs	r1, r2, r1
 800310a:	6139      	str	r1, [r7, #16]
 800310c:	4629      	mov	r1, r5
 800310e:	eb63 0301 	sbc.w	r3, r3, r1
 8003112:	617b      	str	r3, [r7, #20]
 8003114:	f04f 0200 	mov.w	r2, #0
 8003118:	f04f 0300 	mov.w	r3, #0
 800311c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003120:	4659      	mov	r1, fp
 8003122:	018b      	lsls	r3, r1, #6
 8003124:	4651      	mov	r1, sl
 8003126:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800312a:	4651      	mov	r1, sl
 800312c:	018a      	lsls	r2, r1, #6
 800312e:	4651      	mov	r1, sl
 8003130:	ebb2 0801 	subs.w	r8, r2, r1
 8003134:	4659      	mov	r1, fp
 8003136:	eb63 0901 	sbc.w	r9, r3, r1
 800313a:	f04f 0200 	mov.w	r2, #0
 800313e:	f04f 0300 	mov.w	r3, #0
 8003142:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003146:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800314a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800314e:	4690      	mov	r8, r2
 8003150:	4699      	mov	r9, r3
 8003152:	4623      	mov	r3, r4
 8003154:	eb18 0303 	adds.w	r3, r8, r3
 8003158:	60bb      	str	r3, [r7, #8]
 800315a:	462b      	mov	r3, r5
 800315c:	eb49 0303 	adc.w	r3, r9, r3
 8003160:	60fb      	str	r3, [r7, #12]
 8003162:	f04f 0200 	mov.w	r2, #0
 8003166:	f04f 0300 	mov.w	r3, #0
 800316a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800316e:	4629      	mov	r1, r5
 8003170:	024b      	lsls	r3, r1, #9
 8003172:	4621      	mov	r1, r4
 8003174:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003178:	4621      	mov	r1, r4
 800317a:	024a      	lsls	r2, r1, #9
 800317c:	4610      	mov	r0, r2
 800317e:	4619      	mov	r1, r3
 8003180:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003182:	2200      	movs	r2, #0
 8003184:	62bb      	str	r3, [r7, #40]	; 0x28
 8003186:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003188:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800318c:	f7fd fd34 	bl	8000bf8 <__aeabi_uldivmod>
 8003190:	4602      	mov	r2, r0
 8003192:	460b      	mov	r3, r1
 8003194:	4613      	mov	r3, r2
 8003196:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003198:	e058      	b.n	800324c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800319a:	4b38      	ldr	r3, [pc, #224]	; (800327c <HAL_RCC_GetSysClockFreq+0x200>)
 800319c:	685b      	ldr	r3, [r3, #4]
 800319e:	099b      	lsrs	r3, r3, #6
 80031a0:	2200      	movs	r2, #0
 80031a2:	4618      	mov	r0, r3
 80031a4:	4611      	mov	r1, r2
 80031a6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80031aa:	623b      	str	r3, [r7, #32]
 80031ac:	2300      	movs	r3, #0
 80031ae:	627b      	str	r3, [r7, #36]	; 0x24
 80031b0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80031b4:	4642      	mov	r2, r8
 80031b6:	464b      	mov	r3, r9
 80031b8:	f04f 0000 	mov.w	r0, #0
 80031bc:	f04f 0100 	mov.w	r1, #0
 80031c0:	0159      	lsls	r1, r3, #5
 80031c2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80031c6:	0150      	lsls	r0, r2, #5
 80031c8:	4602      	mov	r2, r0
 80031ca:	460b      	mov	r3, r1
 80031cc:	4641      	mov	r1, r8
 80031ce:	ebb2 0a01 	subs.w	sl, r2, r1
 80031d2:	4649      	mov	r1, r9
 80031d4:	eb63 0b01 	sbc.w	fp, r3, r1
 80031d8:	f04f 0200 	mov.w	r2, #0
 80031dc:	f04f 0300 	mov.w	r3, #0
 80031e0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80031e4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80031e8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80031ec:	ebb2 040a 	subs.w	r4, r2, sl
 80031f0:	eb63 050b 	sbc.w	r5, r3, fp
 80031f4:	f04f 0200 	mov.w	r2, #0
 80031f8:	f04f 0300 	mov.w	r3, #0
 80031fc:	00eb      	lsls	r3, r5, #3
 80031fe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003202:	00e2      	lsls	r2, r4, #3
 8003204:	4614      	mov	r4, r2
 8003206:	461d      	mov	r5, r3
 8003208:	4643      	mov	r3, r8
 800320a:	18e3      	adds	r3, r4, r3
 800320c:	603b      	str	r3, [r7, #0]
 800320e:	464b      	mov	r3, r9
 8003210:	eb45 0303 	adc.w	r3, r5, r3
 8003214:	607b      	str	r3, [r7, #4]
 8003216:	f04f 0200 	mov.w	r2, #0
 800321a:	f04f 0300 	mov.w	r3, #0
 800321e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003222:	4629      	mov	r1, r5
 8003224:	028b      	lsls	r3, r1, #10
 8003226:	4621      	mov	r1, r4
 8003228:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800322c:	4621      	mov	r1, r4
 800322e:	028a      	lsls	r2, r1, #10
 8003230:	4610      	mov	r0, r2
 8003232:	4619      	mov	r1, r3
 8003234:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003236:	2200      	movs	r2, #0
 8003238:	61bb      	str	r3, [r7, #24]
 800323a:	61fa      	str	r2, [r7, #28]
 800323c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003240:	f7fd fcda 	bl	8000bf8 <__aeabi_uldivmod>
 8003244:	4602      	mov	r2, r0
 8003246:	460b      	mov	r3, r1
 8003248:	4613      	mov	r3, r2
 800324a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800324c:	4b0b      	ldr	r3, [pc, #44]	; (800327c <HAL_RCC_GetSysClockFreq+0x200>)
 800324e:	685b      	ldr	r3, [r3, #4]
 8003250:	0c1b      	lsrs	r3, r3, #16
 8003252:	f003 0303 	and.w	r3, r3, #3
 8003256:	3301      	adds	r3, #1
 8003258:	005b      	lsls	r3, r3, #1
 800325a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 800325c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800325e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003260:	fbb2 f3f3 	udiv	r3, r2, r3
 8003264:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003266:	e002      	b.n	800326e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003268:	4b05      	ldr	r3, [pc, #20]	; (8003280 <HAL_RCC_GetSysClockFreq+0x204>)
 800326a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800326c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800326e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003270:	4618      	mov	r0, r3
 8003272:	3750      	adds	r7, #80	; 0x50
 8003274:	46bd      	mov	sp, r7
 8003276:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800327a:	bf00      	nop
 800327c:	40023800 	.word	0x40023800
 8003280:	00f42400 	.word	0x00f42400
 8003284:	007a1200 	.word	0x007a1200

08003288 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003288:	b480      	push	{r7}
 800328a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800328c:	4b03      	ldr	r3, [pc, #12]	; (800329c <HAL_RCC_GetHCLKFreq+0x14>)
 800328e:	681b      	ldr	r3, [r3, #0]
}
 8003290:	4618      	mov	r0, r3
 8003292:	46bd      	mov	sp, r7
 8003294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003298:	4770      	bx	lr
 800329a:	bf00      	nop
 800329c:	20000004 	.word	0x20000004

080032a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80032a4:	f7ff fff0 	bl	8003288 <HAL_RCC_GetHCLKFreq>
 80032a8:	4602      	mov	r2, r0
 80032aa:	4b05      	ldr	r3, [pc, #20]	; (80032c0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80032ac:	689b      	ldr	r3, [r3, #8]
 80032ae:	0a9b      	lsrs	r3, r3, #10
 80032b0:	f003 0307 	and.w	r3, r3, #7
 80032b4:	4903      	ldr	r1, [pc, #12]	; (80032c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80032b6:	5ccb      	ldrb	r3, [r1, r3]
 80032b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032bc:	4618      	mov	r0, r3
 80032be:	bd80      	pop	{r7, pc}
 80032c0:	40023800 	.word	0x40023800
 80032c4:	08009590 	.word	0x08009590

080032c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80032cc:	f7ff ffdc 	bl	8003288 <HAL_RCC_GetHCLKFreq>
 80032d0:	4602      	mov	r2, r0
 80032d2:	4b05      	ldr	r3, [pc, #20]	; (80032e8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80032d4:	689b      	ldr	r3, [r3, #8]
 80032d6:	0b5b      	lsrs	r3, r3, #13
 80032d8:	f003 0307 	and.w	r3, r3, #7
 80032dc:	4903      	ldr	r1, [pc, #12]	; (80032ec <HAL_RCC_GetPCLK2Freq+0x24>)
 80032de:	5ccb      	ldrb	r3, [r1, r3]
 80032e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032e4:	4618      	mov	r0, r3
 80032e6:	bd80      	pop	{r7, pc}
 80032e8:	40023800 	.word	0x40023800
 80032ec:	08009590 	.word	0x08009590

080032f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80032f0:	b580      	push	{r7, lr}
 80032f2:	b082      	sub	sp, #8
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d101      	bne.n	8003302 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80032fe:	2301      	movs	r3, #1
 8003300:	e041      	b.n	8003386 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003308:	b2db      	uxtb	r3, r3
 800330a:	2b00      	cmp	r3, #0
 800330c:	d106      	bne.n	800331c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	2200      	movs	r2, #0
 8003312:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003316:	6878      	ldr	r0, [r7, #4]
 8003318:	f7fe f96c 	bl	80015f4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	2202      	movs	r2, #2
 8003320:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681a      	ldr	r2, [r3, #0]
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	3304      	adds	r3, #4
 800332c:	4619      	mov	r1, r3
 800332e:	4610      	mov	r0, r2
 8003330:	f000 fca0 	bl	8003c74 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	2201      	movs	r2, #1
 8003338:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	2201      	movs	r2, #1
 8003340:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	2201      	movs	r2, #1
 8003348:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	2201      	movs	r2, #1
 8003350:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	2201      	movs	r2, #1
 8003358:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2201      	movs	r2, #1
 8003360:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2201      	movs	r2, #1
 8003368:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2201      	movs	r2, #1
 8003370:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	2201      	movs	r2, #1
 8003378:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2201      	movs	r2, #1
 8003380:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003384:	2300      	movs	r3, #0
}
 8003386:	4618      	mov	r0, r3
 8003388:	3708      	adds	r7, #8
 800338a:	46bd      	mov	sp, r7
 800338c:	bd80      	pop	{r7, pc}
	...

08003390 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003390:	b480      	push	{r7}
 8003392:	b085      	sub	sp, #20
 8003394:	af00      	add	r7, sp, #0
 8003396:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800339e:	b2db      	uxtb	r3, r3
 80033a0:	2b01      	cmp	r3, #1
 80033a2:	d001      	beq.n	80033a8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80033a4:	2301      	movs	r3, #1
 80033a6:	e044      	b.n	8003432 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	2202      	movs	r2, #2
 80033ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	68da      	ldr	r2, [r3, #12]
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f042 0201 	orr.w	r2, r2, #1
 80033be:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	4a1e      	ldr	r2, [pc, #120]	; (8003440 <HAL_TIM_Base_Start_IT+0xb0>)
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d018      	beq.n	80033fc <HAL_TIM_Base_Start_IT+0x6c>
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033d2:	d013      	beq.n	80033fc <HAL_TIM_Base_Start_IT+0x6c>
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	4a1a      	ldr	r2, [pc, #104]	; (8003444 <HAL_TIM_Base_Start_IT+0xb4>)
 80033da:	4293      	cmp	r3, r2
 80033dc:	d00e      	beq.n	80033fc <HAL_TIM_Base_Start_IT+0x6c>
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	4a19      	ldr	r2, [pc, #100]	; (8003448 <HAL_TIM_Base_Start_IT+0xb8>)
 80033e4:	4293      	cmp	r3, r2
 80033e6:	d009      	beq.n	80033fc <HAL_TIM_Base_Start_IT+0x6c>
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	4a17      	ldr	r2, [pc, #92]	; (800344c <HAL_TIM_Base_Start_IT+0xbc>)
 80033ee:	4293      	cmp	r3, r2
 80033f0:	d004      	beq.n	80033fc <HAL_TIM_Base_Start_IT+0x6c>
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	4a16      	ldr	r2, [pc, #88]	; (8003450 <HAL_TIM_Base_Start_IT+0xc0>)
 80033f8:	4293      	cmp	r3, r2
 80033fa:	d111      	bne.n	8003420 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	689b      	ldr	r3, [r3, #8]
 8003402:	f003 0307 	and.w	r3, r3, #7
 8003406:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	2b06      	cmp	r3, #6
 800340c:	d010      	beq.n	8003430 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	681a      	ldr	r2, [r3, #0]
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f042 0201 	orr.w	r2, r2, #1
 800341c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800341e:	e007      	b.n	8003430 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	681a      	ldr	r2, [r3, #0]
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f042 0201 	orr.w	r2, r2, #1
 800342e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003430:	2300      	movs	r3, #0
}
 8003432:	4618      	mov	r0, r3
 8003434:	3714      	adds	r7, #20
 8003436:	46bd      	mov	sp, r7
 8003438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800343c:	4770      	bx	lr
 800343e:	bf00      	nop
 8003440:	40010000 	.word	0x40010000
 8003444:	40000400 	.word	0x40000400
 8003448:	40000800 	.word	0x40000800
 800344c:	40000c00 	.word	0x40000c00
 8003450:	40014000 	.word	0x40014000

08003454 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003454:	b580      	push	{r7, lr}
 8003456:	b084      	sub	sp, #16
 8003458:	af00      	add	r7, sp, #0
 800345a:	6078      	str	r0, [r7, #4]
 800345c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800345e:	2300      	movs	r3, #0
 8003460:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003462:	683b      	ldr	r3, [r7, #0]
 8003464:	2b00      	cmp	r3, #0
 8003466:	d109      	bne.n	800347c <HAL_TIM_PWM_Start_IT+0x28>
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800346e:	b2db      	uxtb	r3, r3
 8003470:	2b01      	cmp	r3, #1
 8003472:	bf14      	ite	ne
 8003474:	2301      	movne	r3, #1
 8003476:	2300      	moveq	r3, #0
 8003478:	b2db      	uxtb	r3, r3
 800347a:	e022      	b.n	80034c2 <HAL_TIM_PWM_Start_IT+0x6e>
 800347c:	683b      	ldr	r3, [r7, #0]
 800347e:	2b04      	cmp	r3, #4
 8003480:	d109      	bne.n	8003496 <HAL_TIM_PWM_Start_IT+0x42>
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003488:	b2db      	uxtb	r3, r3
 800348a:	2b01      	cmp	r3, #1
 800348c:	bf14      	ite	ne
 800348e:	2301      	movne	r3, #1
 8003490:	2300      	moveq	r3, #0
 8003492:	b2db      	uxtb	r3, r3
 8003494:	e015      	b.n	80034c2 <HAL_TIM_PWM_Start_IT+0x6e>
 8003496:	683b      	ldr	r3, [r7, #0]
 8003498:	2b08      	cmp	r3, #8
 800349a:	d109      	bne.n	80034b0 <HAL_TIM_PWM_Start_IT+0x5c>
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80034a2:	b2db      	uxtb	r3, r3
 80034a4:	2b01      	cmp	r3, #1
 80034a6:	bf14      	ite	ne
 80034a8:	2301      	movne	r3, #1
 80034aa:	2300      	moveq	r3, #0
 80034ac:	b2db      	uxtb	r3, r3
 80034ae:	e008      	b.n	80034c2 <HAL_TIM_PWM_Start_IT+0x6e>
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80034b6:	b2db      	uxtb	r3, r3
 80034b8:	2b01      	cmp	r3, #1
 80034ba:	bf14      	ite	ne
 80034bc:	2301      	movne	r3, #1
 80034be:	2300      	moveq	r3, #0
 80034c0:	b2db      	uxtb	r3, r3
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d001      	beq.n	80034ca <HAL_TIM_PWM_Start_IT+0x76>
  {
    return HAL_ERROR;
 80034c6:	2301      	movs	r3, #1
 80034c8:	e0b3      	b.n	8003632 <HAL_TIM_PWM_Start_IT+0x1de>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d104      	bne.n	80034da <HAL_TIM_PWM_Start_IT+0x86>
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	2202      	movs	r2, #2
 80034d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80034d8:	e013      	b.n	8003502 <HAL_TIM_PWM_Start_IT+0xae>
 80034da:	683b      	ldr	r3, [r7, #0]
 80034dc:	2b04      	cmp	r3, #4
 80034de:	d104      	bne.n	80034ea <HAL_TIM_PWM_Start_IT+0x96>
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	2202      	movs	r2, #2
 80034e4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80034e8:	e00b      	b.n	8003502 <HAL_TIM_PWM_Start_IT+0xae>
 80034ea:	683b      	ldr	r3, [r7, #0]
 80034ec:	2b08      	cmp	r3, #8
 80034ee:	d104      	bne.n	80034fa <HAL_TIM_PWM_Start_IT+0xa6>
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	2202      	movs	r2, #2
 80034f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80034f8:	e003      	b.n	8003502 <HAL_TIM_PWM_Start_IT+0xae>
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	2202      	movs	r2, #2
 80034fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  switch (Channel)
 8003502:	683b      	ldr	r3, [r7, #0]
 8003504:	2b0c      	cmp	r3, #12
 8003506:	d841      	bhi.n	800358c <HAL_TIM_PWM_Start_IT+0x138>
 8003508:	a201      	add	r2, pc, #4	; (adr r2, 8003510 <HAL_TIM_PWM_Start_IT+0xbc>)
 800350a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800350e:	bf00      	nop
 8003510:	08003545 	.word	0x08003545
 8003514:	0800358d 	.word	0x0800358d
 8003518:	0800358d 	.word	0x0800358d
 800351c:	0800358d 	.word	0x0800358d
 8003520:	08003557 	.word	0x08003557
 8003524:	0800358d 	.word	0x0800358d
 8003528:	0800358d 	.word	0x0800358d
 800352c:	0800358d 	.word	0x0800358d
 8003530:	08003569 	.word	0x08003569
 8003534:	0800358d 	.word	0x0800358d
 8003538:	0800358d 	.word	0x0800358d
 800353c:	0800358d 	.word	0x0800358d
 8003540:	0800357b 	.word	0x0800357b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	68da      	ldr	r2, [r3, #12]
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f042 0202 	orr.w	r2, r2, #2
 8003552:	60da      	str	r2, [r3, #12]
      break;
 8003554:	e01d      	b.n	8003592 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	68da      	ldr	r2, [r3, #12]
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f042 0204 	orr.w	r2, r2, #4
 8003564:	60da      	str	r2, [r3, #12]
      break;
 8003566:	e014      	b.n	8003592 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	68da      	ldr	r2, [r3, #12]
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f042 0208 	orr.w	r2, r2, #8
 8003576:	60da      	str	r2, [r3, #12]
      break;
 8003578:	e00b      	b.n	8003592 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	68da      	ldr	r2, [r3, #12]
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f042 0210 	orr.w	r2, r2, #16
 8003588:	60da      	str	r2, [r3, #12]
      break;
 800358a:	e002      	b.n	8003592 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 800358c:	2301      	movs	r3, #1
 800358e:	73fb      	strb	r3, [r7, #15]
      break;
 8003590:	bf00      	nop
  }

  if (status == HAL_OK)
 8003592:	7bfb      	ldrb	r3, [r7, #15]
 8003594:	2b00      	cmp	r3, #0
 8003596:	d14b      	bne.n	8003630 <HAL_TIM_PWM_Start_IT+0x1dc>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	2201      	movs	r2, #1
 800359e:	6839      	ldr	r1, [r7, #0]
 80035a0:	4618      	mov	r0, r3
 80035a2:	f000 fc81 	bl	8003ea8 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	4a24      	ldr	r2, [pc, #144]	; (800363c <HAL_TIM_PWM_Start_IT+0x1e8>)
 80035ac:	4293      	cmp	r3, r2
 80035ae:	d107      	bne.n	80035c0 <HAL_TIM_PWM_Start_IT+0x16c>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80035be:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	4a1d      	ldr	r2, [pc, #116]	; (800363c <HAL_TIM_PWM_Start_IT+0x1e8>)
 80035c6:	4293      	cmp	r3, r2
 80035c8:	d018      	beq.n	80035fc <HAL_TIM_PWM_Start_IT+0x1a8>
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80035d2:	d013      	beq.n	80035fc <HAL_TIM_PWM_Start_IT+0x1a8>
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	4a19      	ldr	r2, [pc, #100]	; (8003640 <HAL_TIM_PWM_Start_IT+0x1ec>)
 80035da:	4293      	cmp	r3, r2
 80035dc:	d00e      	beq.n	80035fc <HAL_TIM_PWM_Start_IT+0x1a8>
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	4a18      	ldr	r2, [pc, #96]	; (8003644 <HAL_TIM_PWM_Start_IT+0x1f0>)
 80035e4:	4293      	cmp	r3, r2
 80035e6:	d009      	beq.n	80035fc <HAL_TIM_PWM_Start_IT+0x1a8>
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	4a16      	ldr	r2, [pc, #88]	; (8003648 <HAL_TIM_PWM_Start_IT+0x1f4>)
 80035ee:	4293      	cmp	r3, r2
 80035f0:	d004      	beq.n	80035fc <HAL_TIM_PWM_Start_IT+0x1a8>
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	4a15      	ldr	r2, [pc, #84]	; (800364c <HAL_TIM_PWM_Start_IT+0x1f8>)
 80035f8:	4293      	cmp	r3, r2
 80035fa:	d111      	bne.n	8003620 <HAL_TIM_PWM_Start_IT+0x1cc>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	689b      	ldr	r3, [r3, #8]
 8003602:	f003 0307 	and.w	r3, r3, #7
 8003606:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003608:	68bb      	ldr	r3, [r7, #8]
 800360a:	2b06      	cmp	r3, #6
 800360c:	d010      	beq.n	8003630 <HAL_TIM_PWM_Start_IT+0x1dc>
      {
        __HAL_TIM_ENABLE(htim);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	681a      	ldr	r2, [r3, #0]
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f042 0201 	orr.w	r2, r2, #1
 800361c:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800361e:	e007      	b.n	8003630 <HAL_TIM_PWM_Start_IT+0x1dc>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	681a      	ldr	r2, [r3, #0]
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f042 0201 	orr.w	r2, r2, #1
 800362e:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8003630:	7bfb      	ldrb	r3, [r7, #15]
}
 8003632:	4618      	mov	r0, r3
 8003634:	3710      	adds	r7, #16
 8003636:	46bd      	mov	sp, r7
 8003638:	bd80      	pop	{r7, pc}
 800363a:	bf00      	nop
 800363c:	40010000 	.word	0x40010000
 8003640:	40000400 	.word	0x40000400
 8003644:	40000800 	.word	0x40000800
 8003648:	40000c00 	.word	0x40000c00
 800364c:	40014000 	.word	0x40014000

08003650 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003650:	b580      	push	{r7, lr}
 8003652:	b084      	sub	sp, #16
 8003654:	af00      	add	r7, sp, #0
 8003656:	6078      	str	r0, [r7, #4]
 8003658:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800365a:	2300      	movs	r3, #0
 800365c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800365e:	683b      	ldr	r3, [r7, #0]
 8003660:	2b00      	cmp	r3, #0
 8003662:	d104      	bne.n	800366e <HAL_TIM_IC_Start_IT+0x1e>
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800366a:	b2db      	uxtb	r3, r3
 800366c:	e013      	b.n	8003696 <HAL_TIM_IC_Start_IT+0x46>
 800366e:	683b      	ldr	r3, [r7, #0]
 8003670:	2b04      	cmp	r3, #4
 8003672:	d104      	bne.n	800367e <HAL_TIM_IC_Start_IT+0x2e>
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800367a:	b2db      	uxtb	r3, r3
 800367c:	e00b      	b.n	8003696 <HAL_TIM_IC_Start_IT+0x46>
 800367e:	683b      	ldr	r3, [r7, #0]
 8003680:	2b08      	cmp	r3, #8
 8003682:	d104      	bne.n	800368e <HAL_TIM_IC_Start_IT+0x3e>
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800368a:	b2db      	uxtb	r3, r3
 800368c:	e003      	b.n	8003696 <HAL_TIM_IC_Start_IT+0x46>
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003694:	b2db      	uxtb	r3, r3
 8003696:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8003698:	683b      	ldr	r3, [r7, #0]
 800369a:	2b00      	cmp	r3, #0
 800369c:	d104      	bne.n	80036a8 <HAL_TIM_IC_Start_IT+0x58>
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80036a4:	b2db      	uxtb	r3, r3
 80036a6:	e013      	b.n	80036d0 <HAL_TIM_IC_Start_IT+0x80>
 80036a8:	683b      	ldr	r3, [r7, #0]
 80036aa:	2b04      	cmp	r3, #4
 80036ac:	d104      	bne.n	80036b8 <HAL_TIM_IC_Start_IT+0x68>
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80036b4:	b2db      	uxtb	r3, r3
 80036b6:	e00b      	b.n	80036d0 <HAL_TIM_IC_Start_IT+0x80>
 80036b8:	683b      	ldr	r3, [r7, #0]
 80036ba:	2b08      	cmp	r3, #8
 80036bc:	d104      	bne.n	80036c8 <HAL_TIM_IC_Start_IT+0x78>
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80036c4:	b2db      	uxtb	r3, r3
 80036c6:	e003      	b.n	80036d0 <HAL_TIM_IC_Start_IT+0x80>
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80036ce:	b2db      	uxtb	r3, r3
 80036d0:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80036d2:	7bbb      	ldrb	r3, [r7, #14]
 80036d4:	2b01      	cmp	r3, #1
 80036d6:	d102      	bne.n	80036de <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80036d8:	7b7b      	ldrb	r3, [r7, #13]
 80036da:	2b01      	cmp	r3, #1
 80036dc:	d001      	beq.n	80036e2 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 80036de:	2301      	movs	r3, #1
 80036e0:	e0c2      	b.n	8003868 <HAL_TIM_IC_Start_IT+0x218>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80036e2:	683b      	ldr	r3, [r7, #0]
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d104      	bne.n	80036f2 <HAL_TIM_IC_Start_IT+0xa2>
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	2202      	movs	r2, #2
 80036ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80036f0:	e013      	b.n	800371a <HAL_TIM_IC_Start_IT+0xca>
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	2b04      	cmp	r3, #4
 80036f6:	d104      	bne.n	8003702 <HAL_TIM_IC_Start_IT+0xb2>
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2202      	movs	r2, #2
 80036fc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003700:	e00b      	b.n	800371a <HAL_TIM_IC_Start_IT+0xca>
 8003702:	683b      	ldr	r3, [r7, #0]
 8003704:	2b08      	cmp	r3, #8
 8003706:	d104      	bne.n	8003712 <HAL_TIM_IC_Start_IT+0xc2>
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	2202      	movs	r2, #2
 800370c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003710:	e003      	b.n	800371a <HAL_TIM_IC_Start_IT+0xca>
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	2202      	movs	r2, #2
 8003716:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	2b00      	cmp	r3, #0
 800371e:	d104      	bne.n	800372a <HAL_TIM_IC_Start_IT+0xda>
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2202      	movs	r2, #2
 8003724:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003728:	e013      	b.n	8003752 <HAL_TIM_IC_Start_IT+0x102>
 800372a:	683b      	ldr	r3, [r7, #0]
 800372c:	2b04      	cmp	r3, #4
 800372e:	d104      	bne.n	800373a <HAL_TIM_IC_Start_IT+0xea>
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2202      	movs	r2, #2
 8003734:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003738:	e00b      	b.n	8003752 <HAL_TIM_IC_Start_IT+0x102>
 800373a:	683b      	ldr	r3, [r7, #0]
 800373c:	2b08      	cmp	r3, #8
 800373e:	d104      	bne.n	800374a <HAL_TIM_IC_Start_IT+0xfa>
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2202      	movs	r2, #2
 8003744:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003748:	e003      	b.n	8003752 <HAL_TIM_IC_Start_IT+0x102>
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	2202      	movs	r2, #2
 800374e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	2b0c      	cmp	r3, #12
 8003756:	d841      	bhi.n	80037dc <HAL_TIM_IC_Start_IT+0x18c>
 8003758:	a201      	add	r2, pc, #4	; (adr r2, 8003760 <HAL_TIM_IC_Start_IT+0x110>)
 800375a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800375e:	bf00      	nop
 8003760:	08003795 	.word	0x08003795
 8003764:	080037dd 	.word	0x080037dd
 8003768:	080037dd 	.word	0x080037dd
 800376c:	080037dd 	.word	0x080037dd
 8003770:	080037a7 	.word	0x080037a7
 8003774:	080037dd 	.word	0x080037dd
 8003778:	080037dd 	.word	0x080037dd
 800377c:	080037dd 	.word	0x080037dd
 8003780:	080037b9 	.word	0x080037b9
 8003784:	080037dd 	.word	0x080037dd
 8003788:	080037dd 	.word	0x080037dd
 800378c:	080037dd 	.word	0x080037dd
 8003790:	080037cb 	.word	0x080037cb
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	68da      	ldr	r2, [r3, #12]
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f042 0202 	orr.w	r2, r2, #2
 80037a2:	60da      	str	r2, [r3, #12]
      break;
 80037a4:	e01d      	b.n	80037e2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	68da      	ldr	r2, [r3, #12]
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f042 0204 	orr.w	r2, r2, #4
 80037b4:	60da      	str	r2, [r3, #12]
      break;
 80037b6:	e014      	b.n	80037e2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	68da      	ldr	r2, [r3, #12]
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f042 0208 	orr.w	r2, r2, #8
 80037c6:	60da      	str	r2, [r3, #12]
      break;
 80037c8:	e00b      	b.n	80037e2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	68da      	ldr	r2, [r3, #12]
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f042 0210 	orr.w	r2, r2, #16
 80037d8:	60da      	str	r2, [r3, #12]
      break;
 80037da:	e002      	b.n	80037e2 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 80037dc:	2301      	movs	r3, #1
 80037de:	73fb      	strb	r3, [r7, #15]
      break;
 80037e0:	bf00      	nop
  }

  if (status == HAL_OK)
 80037e2:	7bfb      	ldrb	r3, [r7, #15]
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d13e      	bne.n	8003866 <HAL_TIM_IC_Start_IT+0x216>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	2201      	movs	r2, #1
 80037ee:	6839      	ldr	r1, [r7, #0]
 80037f0:	4618      	mov	r0, r3
 80037f2:	f000 fb59 	bl	8003ea8 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	4a1d      	ldr	r2, [pc, #116]	; (8003870 <HAL_TIM_IC_Start_IT+0x220>)
 80037fc:	4293      	cmp	r3, r2
 80037fe:	d018      	beq.n	8003832 <HAL_TIM_IC_Start_IT+0x1e2>
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003808:	d013      	beq.n	8003832 <HAL_TIM_IC_Start_IT+0x1e2>
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	4a19      	ldr	r2, [pc, #100]	; (8003874 <HAL_TIM_IC_Start_IT+0x224>)
 8003810:	4293      	cmp	r3, r2
 8003812:	d00e      	beq.n	8003832 <HAL_TIM_IC_Start_IT+0x1e2>
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	4a17      	ldr	r2, [pc, #92]	; (8003878 <HAL_TIM_IC_Start_IT+0x228>)
 800381a:	4293      	cmp	r3, r2
 800381c:	d009      	beq.n	8003832 <HAL_TIM_IC_Start_IT+0x1e2>
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	4a16      	ldr	r2, [pc, #88]	; (800387c <HAL_TIM_IC_Start_IT+0x22c>)
 8003824:	4293      	cmp	r3, r2
 8003826:	d004      	beq.n	8003832 <HAL_TIM_IC_Start_IT+0x1e2>
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	4a14      	ldr	r2, [pc, #80]	; (8003880 <HAL_TIM_IC_Start_IT+0x230>)
 800382e:	4293      	cmp	r3, r2
 8003830:	d111      	bne.n	8003856 <HAL_TIM_IC_Start_IT+0x206>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	689b      	ldr	r3, [r3, #8]
 8003838:	f003 0307 	and.w	r3, r3, #7
 800383c:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800383e:	68bb      	ldr	r3, [r7, #8]
 8003840:	2b06      	cmp	r3, #6
 8003842:	d010      	beq.n	8003866 <HAL_TIM_IC_Start_IT+0x216>
      {
        __HAL_TIM_ENABLE(htim);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	681a      	ldr	r2, [r3, #0]
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f042 0201 	orr.w	r2, r2, #1
 8003852:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003854:	e007      	b.n	8003866 <HAL_TIM_IC_Start_IT+0x216>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	681a      	ldr	r2, [r3, #0]
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f042 0201 	orr.w	r2, r2, #1
 8003864:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8003866:	7bfb      	ldrb	r3, [r7, #15]
}
 8003868:	4618      	mov	r0, r3
 800386a:	3710      	adds	r7, #16
 800386c:	46bd      	mov	sp, r7
 800386e:	bd80      	pop	{r7, pc}
 8003870:	40010000 	.word	0x40010000
 8003874:	40000400 	.word	0x40000400
 8003878:	40000800 	.word	0x40000800
 800387c:	40000c00 	.word	0x40000c00
 8003880:	40014000 	.word	0x40014000

08003884 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	b082      	sub	sp, #8
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	691b      	ldr	r3, [r3, #16]
 8003892:	f003 0302 	and.w	r3, r3, #2
 8003896:	2b02      	cmp	r3, #2
 8003898:	d122      	bne.n	80038e0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	68db      	ldr	r3, [r3, #12]
 80038a0:	f003 0302 	and.w	r3, r3, #2
 80038a4:	2b02      	cmp	r3, #2
 80038a6:	d11b      	bne.n	80038e0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f06f 0202 	mvn.w	r2, #2
 80038b0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	2201      	movs	r2, #1
 80038b6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	699b      	ldr	r3, [r3, #24]
 80038be:	f003 0303 	and.w	r3, r3, #3
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d003      	beq.n	80038ce <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80038c6:	6878      	ldr	r0, [r7, #4]
 80038c8:	f000 f9b5 	bl	8003c36 <HAL_TIM_IC_CaptureCallback>
 80038cc:	e005      	b.n	80038da <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80038ce:	6878      	ldr	r0, [r7, #4]
 80038d0:	f000 f9a7 	bl	8003c22 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80038d4:	6878      	ldr	r0, [r7, #4]
 80038d6:	f000 f9b8 	bl	8003c4a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	2200      	movs	r2, #0
 80038de:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	691b      	ldr	r3, [r3, #16]
 80038e6:	f003 0304 	and.w	r3, r3, #4
 80038ea:	2b04      	cmp	r3, #4
 80038ec:	d122      	bne.n	8003934 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	68db      	ldr	r3, [r3, #12]
 80038f4:	f003 0304 	and.w	r3, r3, #4
 80038f8:	2b04      	cmp	r3, #4
 80038fa:	d11b      	bne.n	8003934 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f06f 0204 	mvn.w	r2, #4
 8003904:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	2202      	movs	r2, #2
 800390a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	699b      	ldr	r3, [r3, #24]
 8003912:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003916:	2b00      	cmp	r3, #0
 8003918:	d003      	beq.n	8003922 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800391a:	6878      	ldr	r0, [r7, #4]
 800391c:	f000 f98b 	bl	8003c36 <HAL_TIM_IC_CaptureCallback>
 8003920:	e005      	b.n	800392e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003922:	6878      	ldr	r0, [r7, #4]
 8003924:	f000 f97d 	bl	8003c22 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003928:	6878      	ldr	r0, [r7, #4]
 800392a:	f000 f98e 	bl	8003c4a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	2200      	movs	r2, #0
 8003932:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	691b      	ldr	r3, [r3, #16]
 800393a:	f003 0308 	and.w	r3, r3, #8
 800393e:	2b08      	cmp	r3, #8
 8003940:	d122      	bne.n	8003988 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	68db      	ldr	r3, [r3, #12]
 8003948:	f003 0308 	and.w	r3, r3, #8
 800394c:	2b08      	cmp	r3, #8
 800394e:	d11b      	bne.n	8003988 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f06f 0208 	mvn.w	r2, #8
 8003958:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	2204      	movs	r2, #4
 800395e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	69db      	ldr	r3, [r3, #28]
 8003966:	f003 0303 	and.w	r3, r3, #3
 800396a:	2b00      	cmp	r3, #0
 800396c:	d003      	beq.n	8003976 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800396e:	6878      	ldr	r0, [r7, #4]
 8003970:	f000 f961 	bl	8003c36 <HAL_TIM_IC_CaptureCallback>
 8003974:	e005      	b.n	8003982 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003976:	6878      	ldr	r0, [r7, #4]
 8003978:	f000 f953 	bl	8003c22 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800397c:	6878      	ldr	r0, [r7, #4]
 800397e:	f000 f964 	bl	8003c4a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	2200      	movs	r2, #0
 8003986:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	691b      	ldr	r3, [r3, #16]
 800398e:	f003 0310 	and.w	r3, r3, #16
 8003992:	2b10      	cmp	r3, #16
 8003994:	d122      	bne.n	80039dc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	68db      	ldr	r3, [r3, #12]
 800399c:	f003 0310 	and.w	r3, r3, #16
 80039a0:	2b10      	cmp	r3, #16
 80039a2:	d11b      	bne.n	80039dc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f06f 0210 	mvn.w	r2, #16
 80039ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	2208      	movs	r2, #8
 80039b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	69db      	ldr	r3, [r3, #28]
 80039ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d003      	beq.n	80039ca <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80039c2:	6878      	ldr	r0, [r7, #4]
 80039c4:	f000 f937 	bl	8003c36 <HAL_TIM_IC_CaptureCallback>
 80039c8:	e005      	b.n	80039d6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80039ca:	6878      	ldr	r0, [r7, #4]
 80039cc:	f000 f929 	bl	8003c22 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039d0:	6878      	ldr	r0, [r7, #4]
 80039d2:	f000 f93a 	bl	8003c4a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	2200      	movs	r2, #0
 80039da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	691b      	ldr	r3, [r3, #16]
 80039e2:	f003 0301 	and.w	r3, r3, #1
 80039e6:	2b01      	cmp	r3, #1
 80039e8:	d10e      	bne.n	8003a08 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	68db      	ldr	r3, [r3, #12]
 80039f0:	f003 0301 	and.w	r3, r3, #1
 80039f4:	2b01      	cmp	r3, #1
 80039f6:	d107      	bne.n	8003a08 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f06f 0201 	mvn.w	r2, #1
 8003a00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003a02:	6878      	ldr	r0, [r7, #4]
 8003a04:	f7fd fb58 	bl	80010b8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	691b      	ldr	r3, [r3, #16]
 8003a0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a12:	2b80      	cmp	r3, #128	; 0x80
 8003a14:	d10e      	bne.n	8003a34 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	68db      	ldr	r3, [r3, #12]
 8003a1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a20:	2b80      	cmp	r3, #128	; 0x80
 8003a22:	d107      	bne.n	8003a34 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003a2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003a2e:	6878      	ldr	r0, [r7, #4]
 8003a30:	f000 fad8 	bl	8003fe4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	691b      	ldr	r3, [r3, #16]
 8003a3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a3e:	2b40      	cmp	r3, #64	; 0x40
 8003a40:	d10e      	bne.n	8003a60 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	68db      	ldr	r3, [r3, #12]
 8003a48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a4c:	2b40      	cmp	r3, #64	; 0x40
 8003a4e:	d107      	bne.n	8003a60 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003a58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003a5a:	6878      	ldr	r0, [r7, #4]
 8003a5c:	f000 f8ff 	bl	8003c5e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	691b      	ldr	r3, [r3, #16]
 8003a66:	f003 0320 	and.w	r3, r3, #32
 8003a6a:	2b20      	cmp	r3, #32
 8003a6c:	d10e      	bne.n	8003a8c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	68db      	ldr	r3, [r3, #12]
 8003a74:	f003 0320 	and.w	r3, r3, #32
 8003a78:	2b20      	cmp	r3, #32
 8003a7a:	d107      	bne.n	8003a8c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f06f 0220 	mvn.w	r2, #32
 8003a84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003a86:	6878      	ldr	r0, [r7, #4]
 8003a88:	f000 faa2 	bl	8003fd0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003a8c:	bf00      	nop
 8003a8e:	3708      	adds	r7, #8
 8003a90:	46bd      	mov	sp, r7
 8003a92:	bd80      	pop	{r7, pc}

08003a94 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b084      	sub	sp, #16
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	6078      	str	r0, [r7, #4]
 8003a9c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003a9e:	2300      	movs	r3, #0
 8003aa0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003aa8:	2b01      	cmp	r3, #1
 8003aaa:	d101      	bne.n	8003ab0 <HAL_TIM_ConfigClockSource+0x1c>
 8003aac:	2302      	movs	r3, #2
 8003aae:	e0b4      	b.n	8003c1a <HAL_TIM_ConfigClockSource+0x186>
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	2201      	movs	r2, #1
 8003ab4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2202      	movs	r2, #2
 8003abc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	689b      	ldr	r3, [r3, #8]
 8003ac6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003ac8:	68bb      	ldr	r3, [r7, #8]
 8003aca:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003ace:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003ad0:	68bb      	ldr	r3, [r7, #8]
 8003ad2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003ad6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	68ba      	ldr	r2, [r7, #8]
 8003ade:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003ae0:	683b      	ldr	r3, [r7, #0]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003ae8:	d03e      	beq.n	8003b68 <HAL_TIM_ConfigClockSource+0xd4>
 8003aea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003aee:	f200 8087 	bhi.w	8003c00 <HAL_TIM_ConfigClockSource+0x16c>
 8003af2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003af6:	f000 8086 	beq.w	8003c06 <HAL_TIM_ConfigClockSource+0x172>
 8003afa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003afe:	d87f      	bhi.n	8003c00 <HAL_TIM_ConfigClockSource+0x16c>
 8003b00:	2b70      	cmp	r3, #112	; 0x70
 8003b02:	d01a      	beq.n	8003b3a <HAL_TIM_ConfigClockSource+0xa6>
 8003b04:	2b70      	cmp	r3, #112	; 0x70
 8003b06:	d87b      	bhi.n	8003c00 <HAL_TIM_ConfigClockSource+0x16c>
 8003b08:	2b60      	cmp	r3, #96	; 0x60
 8003b0a:	d050      	beq.n	8003bae <HAL_TIM_ConfigClockSource+0x11a>
 8003b0c:	2b60      	cmp	r3, #96	; 0x60
 8003b0e:	d877      	bhi.n	8003c00 <HAL_TIM_ConfigClockSource+0x16c>
 8003b10:	2b50      	cmp	r3, #80	; 0x50
 8003b12:	d03c      	beq.n	8003b8e <HAL_TIM_ConfigClockSource+0xfa>
 8003b14:	2b50      	cmp	r3, #80	; 0x50
 8003b16:	d873      	bhi.n	8003c00 <HAL_TIM_ConfigClockSource+0x16c>
 8003b18:	2b40      	cmp	r3, #64	; 0x40
 8003b1a:	d058      	beq.n	8003bce <HAL_TIM_ConfigClockSource+0x13a>
 8003b1c:	2b40      	cmp	r3, #64	; 0x40
 8003b1e:	d86f      	bhi.n	8003c00 <HAL_TIM_ConfigClockSource+0x16c>
 8003b20:	2b30      	cmp	r3, #48	; 0x30
 8003b22:	d064      	beq.n	8003bee <HAL_TIM_ConfigClockSource+0x15a>
 8003b24:	2b30      	cmp	r3, #48	; 0x30
 8003b26:	d86b      	bhi.n	8003c00 <HAL_TIM_ConfigClockSource+0x16c>
 8003b28:	2b20      	cmp	r3, #32
 8003b2a:	d060      	beq.n	8003bee <HAL_TIM_ConfigClockSource+0x15a>
 8003b2c:	2b20      	cmp	r3, #32
 8003b2e:	d867      	bhi.n	8003c00 <HAL_TIM_ConfigClockSource+0x16c>
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d05c      	beq.n	8003bee <HAL_TIM_ConfigClockSource+0x15a>
 8003b34:	2b10      	cmp	r3, #16
 8003b36:	d05a      	beq.n	8003bee <HAL_TIM_ConfigClockSource+0x15a>
 8003b38:	e062      	b.n	8003c00 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6818      	ldr	r0, [r3, #0]
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	6899      	ldr	r1, [r3, #8]
 8003b42:	683b      	ldr	r3, [r7, #0]
 8003b44:	685a      	ldr	r2, [r3, #4]
 8003b46:	683b      	ldr	r3, [r7, #0]
 8003b48:	68db      	ldr	r3, [r3, #12]
 8003b4a:	f000 f98d 	bl	8003e68 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	689b      	ldr	r3, [r3, #8]
 8003b54:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003b56:	68bb      	ldr	r3, [r7, #8]
 8003b58:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003b5c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	68ba      	ldr	r2, [r7, #8]
 8003b64:	609a      	str	r2, [r3, #8]
      break;
 8003b66:	e04f      	b.n	8003c08 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	6818      	ldr	r0, [r3, #0]
 8003b6c:	683b      	ldr	r3, [r7, #0]
 8003b6e:	6899      	ldr	r1, [r3, #8]
 8003b70:	683b      	ldr	r3, [r7, #0]
 8003b72:	685a      	ldr	r2, [r3, #4]
 8003b74:	683b      	ldr	r3, [r7, #0]
 8003b76:	68db      	ldr	r3, [r3, #12]
 8003b78:	f000 f976 	bl	8003e68 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	689a      	ldr	r2, [r3, #8]
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003b8a:	609a      	str	r2, [r3, #8]
      break;
 8003b8c:	e03c      	b.n	8003c08 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	6818      	ldr	r0, [r3, #0]
 8003b92:	683b      	ldr	r3, [r7, #0]
 8003b94:	6859      	ldr	r1, [r3, #4]
 8003b96:	683b      	ldr	r3, [r7, #0]
 8003b98:	68db      	ldr	r3, [r3, #12]
 8003b9a:	461a      	mov	r2, r3
 8003b9c:	f000 f8ea 	bl	8003d74 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	2150      	movs	r1, #80	; 0x50
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	f000 f943 	bl	8003e32 <TIM_ITRx_SetConfig>
      break;
 8003bac:	e02c      	b.n	8003c08 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	6818      	ldr	r0, [r3, #0]
 8003bb2:	683b      	ldr	r3, [r7, #0]
 8003bb4:	6859      	ldr	r1, [r3, #4]
 8003bb6:	683b      	ldr	r3, [r7, #0]
 8003bb8:	68db      	ldr	r3, [r3, #12]
 8003bba:	461a      	mov	r2, r3
 8003bbc:	f000 f909 	bl	8003dd2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	2160      	movs	r1, #96	; 0x60
 8003bc6:	4618      	mov	r0, r3
 8003bc8:	f000 f933 	bl	8003e32 <TIM_ITRx_SetConfig>
      break;
 8003bcc:	e01c      	b.n	8003c08 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6818      	ldr	r0, [r3, #0]
 8003bd2:	683b      	ldr	r3, [r7, #0]
 8003bd4:	6859      	ldr	r1, [r3, #4]
 8003bd6:	683b      	ldr	r3, [r7, #0]
 8003bd8:	68db      	ldr	r3, [r3, #12]
 8003bda:	461a      	mov	r2, r3
 8003bdc:	f000 f8ca 	bl	8003d74 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	2140      	movs	r1, #64	; 0x40
 8003be6:	4618      	mov	r0, r3
 8003be8:	f000 f923 	bl	8003e32 <TIM_ITRx_SetConfig>
      break;
 8003bec:	e00c      	b.n	8003c08 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681a      	ldr	r2, [r3, #0]
 8003bf2:	683b      	ldr	r3, [r7, #0]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	4619      	mov	r1, r3
 8003bf8:	4610      	mov	r0, r2
 8003bfa:	f000 f91a 	bl	8003e32 <TIM_ITRx_SetConfig>
      break;
 8003bfe:	e003      	b.n	8003c08 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003c00:	2301      	movs	r3, #1
 8003c02:	73fb      	strb	r3, [r7, #15]
      break;
 8003c04:	e000      	b.n	8003c08 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003c06:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2201      	movs	r2, #1
 8003c0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2200      	movs	r2, #0
 8003c14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003c18:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c1a:	4618      	mov	r0, r3
 8003c1c:	3710      	adds	r7, #16
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	bd80      	pop	{r7, pc}

08003c22 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003c22:	b480      	push	{r7}
 8003c24:	b083      	sub	sp, #12
 8003c26:	af00      	add	r7, sp, #0
 8003c28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003c2a:	bf00      	nop
 8003c2c:	370c      	adds	r7, #12
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c34:	4770      	bx	lr

08003c36 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003c36:	b480      	push	{r7}
 8003c38:	b083      	sub	sp, #12
 8003c3a:	af00      	add	r7, sp, #0
 8003c3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003c3e:	bf00      	nop
 8003c40:	370c      	adds	r7, #12
 8003c42:	46bd      	mov	sp, r7
 8003c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c48:	4770      	bx	lr

08003c4a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003c4a:	b480      	push	{r7}
 8003c4c:	b083      	sub	sp, #12
 8003c4e:	af00      	add	r7, sp, #0
 8003c50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003c52:	bf00      	nop
 8003c54:	370c      	adds	r7, #12
 8003c56:	46bd      	mov	sp, r7
 8003c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5c:	4770      	bx	lr

08003c5e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003c5e:	b480      	push	{r7}
 8003c60:	b083      	sub	sp, #12
 8003c62:	af00      	add	r7, sp, #0
 8003c64:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003c66:	bf00      	nop
 8003c68:	370c      	adds	r7, #12
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c70:	4770      	bx	lr
	...

08003c74 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003c74:	b480      	push	{r7}
 8003c76:	b085      	sub	sp, #20
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
 8003c7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	4a34      	ldr	r2, [pc, #208]	; (8003d58 <TIM_Base_SetConfig+0xe4>)
 8003c88:	4293      	cmp	r3, r2
 8003c8a:	d00f      	beq.n	8003cac <TIM_Base_SetConfig+0x38>
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c92:	d00b      	beq.n	8003cac <TIM_Base_SetConfig+0x38>
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	4a31      	ldr	r2, [pc, #196]	; (8003d5c <TIM_Base_SetConfig+0xe8>)
 8003c98:	4293      	cmp	r3, r2
 8003c9a:	d007      	beq.n	8003cac <TIM_Base_SetConfig+0x38>
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	4a30      	ldr	r2, [pc, #192]	; (8003d60 <TIM_Base_SetConfig+0xec>)
 8003ca0:	4293      	cmp	r3, r2
 8003ca2:	d003      	beq.n	8003cac <TIM_Base_SetConfig+0x38>
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	4a2f      	ldr	r2, [pc, #188]	; (8003d64 <TIM_Base_SetConfig+0xf0>)
 8003ca8:	4293      	cmp	r3, r2
 8003caa:	d108      	bne.n	8003cbe <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003cb2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003cb4:	683b      	ldr	r3, [r7, #0]
 8003cb6:	685b      	ldr	r3, [r3, #4]
 8003cb8:	68fa      	ldr	r2, [r7, #12]
 8003cba:	4313      	orrs	r3, r2
 8003cbc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	4a25      	ldr	r2, [pc, #148]	; (8003d58 <TIM_Base_SetConfig+0xe4>)
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	d01b      	beq.n	8003cfe <TIM_Base_SetConfig+0x8a>
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ccc:	d017      	beq.n	8003cfe <TIM_Base_SetConfig+0x8a>
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	4a22      	ldr	r2, [pc, #136]	; (8003d5c <TIM_Base_SetConfig+0xe8>)
 8003cd2:	4293      	cmp	r3, r2
 8003cd4:	d013      	beq.n	8003cfe <TIM_Base_SetConfig+0x8a>
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	4a21      	ldr	r2, [pc, #132]	; (8003d60 <TIM_Base_SetConfig+0xec>)
 8003cda:	4293      	cmp	r3, r2
 8003cdc:	d00f      	beq.n	8003cfe <TIM_Base_SetConfig+0x8a>
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	4a20      	ldr	r2, [pc, #128]	; (8003d64 <TIM_Base_SetConfig+0xf0>)
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	d00b      	beq.n	8003cfe <TIM_Base_SetConfig+0x8a>
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	4a1f      	ldr	r2, [pc, #124]	; (8003d68 <TIM_Base_SetConfig+0xf4>)
 8003cea:	4293      	cmp	r3, r2
 8003cec:	d007      	beq.n	8003cfe <TIM_Base_SetConfig+0x8a>
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	4a1e      	ldr	r2, [pc, #120]	; (8003d6c <TIM_Base_SetConfig+0xf8>)
 8003cf2:	4293      	cmp	r3, r2
 8003cf4:	d003      	beq.n	8003cfe <TIM_Base_SetConfig+0x8a>
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	4a1d      	ldr	r2, [pc, #116]	; (8003d70 <TIM_Base_SetConfig+0xfc>)
 8003cfa:	4293      	cmp	r3, r2
 8003cfc:	d108      	bne.n	8003d10 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003d04:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003d06:	683b      	ldr	r3, [r7, #0]
 8003d08:	68db      	ldr	r3, [r3, #12]
 8003d0a:	68fa      	ldr	r2, [r7, #12]
 8003d0c:	4313      	orrs	r3, r2
 8003d0e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003d16:	683b      	ldr	r3, [r7, #0]
 8003d18:	695b      	ldr	r3, [r3, #20]
 8003d1a:	4313      	orrs	r3, r2
 8003d1c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	68fa      	ldr	r2, [r7, #12]
 8003d22:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003d24:	683b      	ldr	r3, [r7, #0]
 8003d26:	689a      	ldr	r2, [r3, #8]
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003d2c:	683b      	ldr	r3, [r7, #0]
 8003d2e:	681a      	ldr	r2, [r3, #0]
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	4a08      	ldr	r2, [pc, #32]	; (8003d58 <TIM_Base_SetConfig+0xe4>)
 8003d38:	4293      	cmp	r3, r2
 8003d3a:	d103      	bne.n	8003d44 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003d3c:	683b      	ldr	r3, [r7, #0]
 8003d3e:	691a      	ldr	r2, [r3, #16]
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	2201      	movs	r2, #1
 8003d48:	615a      	str	r2, [r3, #20]
}
 8003d4a:	bf00      	nop
 8003d4c:	3714      	adds	r7, #20
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d54:	4770      	bx	lr
 8003d56:	bf00      	nop
 8003d58:	40010000 	.word	0x40010000
 8003d5c:	40000400 	.word	0x40000400
 8003d60:	40000800 	.word	0x40000800
 8003d64:	40000c00 	.word	0x40000c00
 8003d68:	40014000 	.word	0x40014000
 8003d6c:	40014400 	.word	0x40014400
 8003d70:	40014800 	.word	0x40014800

08003d74 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003d74:	b480      	push	{r7}
 8003d76:	b087      	sub	sp, #28
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	60f8      	str	r0, [r7, #12]
 8003d7c:	60b9      	str	r1, [r7, #8]
 8003d7e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	6a1b      	ldr	r3, [r3, #32]
 8003d84:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	6a1b      	ldr	r3, [r3, #32]
 8003d8a:	f023 0201 	bic.w	r2, r3, #1
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	699b      	ldr	r3, [r3, #24]
 8003d96:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003d98:	693b      	ldr	r3, [r7, #16]
 8003d9a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003d9e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	011b      	lsls	r3, r3, #4
 8003da4:	693a      	ldr	r2, [r7, #16]
 8003da6:	4313      	orrs	r3, r2
 8003da8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003daa:	697b      	ldr	r3, [r7, #20]
 8003dac:	f023 030a 	bic.w	r3, r3, #10
 8003db0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003db2:	697a      	ldr	r2, [r7, #20]
 8003db4:	68bb      	ldr	r3, [r7, #8]
 8003db6:	4313      	orrs	r3, r2
 8003db8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	693a      	ldr	r2, [r7, #16]
 8003dbe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	697a      	ldr	r2, [r7, #20]
 8003dc4:	621a      	str	r2, [r3, #32]
}
 8003dc6:	bf00      	nop
 8003dc8:	371c      	adds	r7, #28
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd0:	4770      	bx	lr

08003dd2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003dd2:	b480      	push	{r7}
 8003dd4:	b087      	sub	sp, #28
 8003dd6:	af00      	add	r7, sp, #0
 8003dd8:	60f8      	str	r0, [r7, #12]
 8003dda:	60b9      	str	r1, [r7, #8]
 8003ddc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	6a1b      	ldr	r3, [r3, #32]
 8003de2:	f023 0210 	bic.w	r2, r3, #16
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	699b      	ldr	r3, [r3, #24]
 8003dee:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	6a1b      	ldr	r3, [r3, #32]
 8003df4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003df6:	697b      	ldr	r3, [r7, #20]
 8003df8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003dfc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	031b      	lsls	r3, r3, #12
 8003e02:	697a      	ldr	r2, [r7, #20]
 8003e04:	4313      	orrs	r3, r2
 8003e06:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003e08:	693b      	ldr	r3, [r7, #16]
 8003e0a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003e0e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003e10:	68bb      	ldr	r3, [r7, #8]
 8003e12:	011b      	lsls	r3, r3, #4
 8003e14:	693a      	ldr	r2, [r7, #16]
 8003e16:	4313      	orrs	r3, r2
 8003e18:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	697a      	ldr	r2, [r7, #20]
 8003e1e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	693a      	ldr	r2, [r7, #16]
 8003e24:	621a      	str	r2, [r3, #32]
}
 8003e26:	bf00      	nop
 8003e28:	371c      	adds	r7, #28
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e30:	4770      	bx	lr

08003e32 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003e32:	b480      	push	{r7}
 8003e34:	b085      	sub	sp, #20
 8003e36:	af00      	add	r7, sp, #0
 8003e38:	6078      	str	r0, [r7, #4]
 8003e3a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	689b      	ldr	r3, [r3, #8]
 8003e40:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e48:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003e4a:	683a      	ldr	r2, [r7, #0]
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	4313      	orrs	r3, r2
 8003e50:	f043 0307 	orr.w	r3, r3, #7
 8003e54:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	68fa      	ldr	r2, [r7, #12]
 8003e5a:	609a      	str	r2, [r3, #8]
}
 8003e5c:	bf00      	nop
 8003e5e:	3714      	adds	r7, #20
 8003e60:	46bd      	mov	sp, r7
 8003e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e66:	4770      	bx	lr

08003e68 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003e68:	b480      	push	{r7}
 8003e6a:	b087      	sub	sp, #28
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	60f8      	str	r0, [r7, #12]
 8003e70:	60b9      	str	r1, [r7, #8]
 8003e72:	607a      	str	r2, [r7, #4]
 8003e74:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	689b      	ldr	r3, [r3, #8]
 8003e7a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003e7c:	697b      	ldr	r3, [r7, #20]
 8003e7e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003e82:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003e84:	683b      	ldr	r3, [r7, #0]
 8003e86:	021a      	lsls	r2, r3, #8
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	431a      	orrs	r2, r3
 8003e8c:	68bb      	ldr	r3, [r7, #8]
 8003e8e:	4313      	orrs	r3, r2
 8003e90:	697a      	ldr	r2, [r7, #20]
 8003e92:	4313      	orrs	r3, r2
 8003e94:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	697a      	ldr	r2, [r7, #20]
 8003e9a:	609a      	str	r2, [r3, #8]
}
 8003e9c:	bf00      	nop
 8003e9e:	371c      	adds	r7, #28
 8003ea0:	46bd      	mov	sp, r7
 8003ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea6:	4770      	bx	lr

08003ea8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003ea8:	b480      	push	{r7}
 8003eaa:	b087      	sub	sp, #28
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	60f8      	str	r0, [r7, #12]
 8003eb0:	60b9      	str	r1, [r7, #8]
 8003eb2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003eb4:	68bb      	ldr	r3, [r7, #8]
 8003eb6:	f003 031f 	and.w	r3, r3, #31
 8003eba:	2201      	movs	r2, #1
 8003ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ec0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	6a1a      	ldr	r2, [r3, #32]
 8003ec6:	697b      	ldr	r3, [r7, #20]
 8003ec8:	43db      	mvns	r3, r3
 8003eca:	401a      	ands	r2, r3
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	6a1a      	ldr	r2, [r3, #32]
 8003ed4:	68bb      	ldr	r3, [r7, #8]
 8003ed6:	f003 031f 	and.w	r3, r3, #31
 8003eda:	6879      	ldr	r1, [r7, #4]
 8003edc:	fa01 f303 	lsl.w	r3, r1, r3
 8003ee0:	431a      	orrs	r2, r3
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	621a      	str	r2, [r3, #32]
}
 8003ee6:	bf00      	nop
 8003ee8:	371c      	adds	r7, #28
 8003eea:	46bd      	mov	sp, r7
 8003eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef0:	4770      	bx	lr
	...

08003ef4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003ef4:	b480      	push	{r7}
 8003ef6:	b085      	sub	sp, #20
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	6078      	str	r0, [r7, #4]
 8003efc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f04:	2b01      	cmp	r3, #1
 8003f06:	d101      	bne.n	8003f0c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003f08:	2302      	movs	r3, #2
 8003f0a:	e050      	b.n	8003fae <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	2201      	movs	r2, #1
 8003f10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	2202      	movs	r2, #2
 8003f18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	685b      	ldr	r3, [r3, #4]
 8003f22:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	689b      	ldr	r3, [r3, #8]
 8003f2a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f32:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003f34:	683b      	ldr	r3, [r7, #0]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	68fa      	ldr	r2, [r7, #12]
 8003f3a:	4313      	orrs	r3, r2
 8003f3c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	68fa      	ldr	r2, [r7, #12]
 8003f44:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	4a1c      	ldr	r2, [pc, #112]	; (8003fbc <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003f4c:	4293      	cmp	r3, r2
 8003f4e:	d018      	beq.n	8003f82 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f58:	d013      	beq.n	8003f82 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	4a18      	ldr	r2, [pc, #96]	; (8003fc0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003f60:	4293      	cmp	r3, r2
 8003f62:	d00e      	beq.n	8003f82 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	4a16      	ldr	r2, [pc, #88]	; (8003fc4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003f6a:	4293      	cmp	r3, r2
 8003f6c:	d009      	beq.n	8003f82 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	4a15      	ldr	r2, [pc, #84]	; (8003fc8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003f74:	4293      	cmp	r3, r2
 8003f76:	d004      	beq.n	8003f82 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	4a13      	ldr	r2, [pc, #76]	; (8003fcc <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8003f7e:	4293      	cmp	r3, r2
 8003f80:	d10c      	bne.n	8003f9c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003f82:	68bb      	ldr	r3, [r7, #8]
 8003f84:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003f88:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003f8a:	683b      	ldr	r3, [r7, #0]
 8003f8c:	685b      	ldr	r3, [r3, #4]
 8003f8e:	68ba      	ldr	r2, [r7, #8]
 8003f90:	4313      	orrs	r3, r2
 8003f92:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	68ba      	ldr	r2, [r7, #8]
 8003f9a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	2201      	movs	r2, #1
 8003fa0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003fac:	2300      	movs	r3, #0
}
 8003fae:	4618      	mov	r0, r3
 8003fb0:	3714      	adds	r7, #20
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb8:	4770      	bx	lr
 8003fba:	bf00      	nop
 8003fbc:	40010000 	.word	0x40010000
 8003fc0:	40000400 	.word	0x40000400
 8003fc4:	40000800 	.word	0x40000800
 8003fc8:	40000c00 	.word	0x40000c00
 8003fcc:	40014000 	.word	0x40014000

08003fd0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003fd0:	b480      	push	{r7}
 8003fd2:	b083      	sub	sp, #12
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003fd8:	bf00      	nop
 8003fda:	370c      	adds	r7, #12
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe2:	4770      	bx	lr

08003fe4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003fe4:	b480      	push	{r7}
 8003fe6:	b083      	sub	sp, #12
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003fec:	bf00      	nop
 8003fee:	370c      	adds	r7, #12
 8003ff0:	46bd      	mov	sp, r7
 8003ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff6:	4770      	bx	lr

08003ff8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003ff8:	b580      	push	{r7, lr}
 8003ffa:	b082      	sub	sp, #8
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2b00      	cmp	r3, #0
 8004004:	d101      	bne.n	800400a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004006:	2301      	movs	r3, #1
 8004008:	e03f      	b.n	800408a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004010:	b2db      	uxtb	r3, r3
 8004012:	2b00      	cmp	r3, #0
 8004014:	d106      	bne.n	8004024 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	2200      	movs	r2, #0
 800401a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800401e:	6878      	ldr	r0, [r7, #4]
 8004020:	f7fd fb10 	bl	8001644 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2224      	movs	r2, #36	; 0x24
 8004028:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	68da      	ldr	r2, [r3, #12]
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800403a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800403c:	6878      	ldr	r0, [r7, #4]
 800403e:	f000 ffd7 	bl	8004ff0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	691a      	ldr	r2, [r3, #16]
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004050:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	695a      	ldr	r2, [r3, #20]
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004060:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	68da      	ldr	r2, [r3, #12]
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004070:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	2200      	movs	r2, #0
 8004076:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2220      	movs	r2, #32
 800407c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2220      	movs	r2, #32
 8004084:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004088:	2300      	movs	r3, #0
}
 800408a:	4618      	mov	r0, r3
 800408c:	3708      	adds	r7, #8
 800408e:	46bd      	mov	sp, r7
 8004090:	bd80      	pop	{r7, pc}

08004092 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004092:	b580      	push	{r7, lr}
 8004094:	b08a      	sub	sp, #40	; 0x28
 8004096:	af02      	add	r7, sp, #8
 8004098:	60f8      	str	r0, [r7, #12]
 800409a:	60b9      	str	r1, [r7, #8]
 800409c:	603b      	str	r3, [r7, #0]
 800409e:	4613      	mov	r3, r2
 80040a0:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80040a2:	2300      	movs	r3, #0
 80040a4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80040ac:	b2db      	uxtb	r3, r3
 80040ae:	2b20      	cmp	r3, #32
 80040b0:	d17c      	bne.n	80041ac <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80040b2:	68bb      	ldr	r3, [r7, #8]
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d002      	beq.n	80040be <HAL_UART_Transmit+0x2c>
 80040b8:	88fb      	ldrh	r3, [r7, #6]
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d101      	bne.n	80040c2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80040be:	2301      	movs	r3, #1
 80040c0:	e075      	b.n	80041ae <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80040c8:	2b01      	cmp	r3, #1
 80040ca:	d101      	bne.n	80040d0 <HAL_UART_Transmit+0x3e>
 80040cc:	2302      	movs	r3, #2
 80040ce:	e06e      	b.n	80041ae <HAL_UART_Transmit+0x11c>
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	2201      	movs	r2, #1
 80040d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	2200      	movs	r2, #0
 80040dc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	2221      	movs	r2, #33	; 0x21
 80040e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80040e6:	f7fd fdad 	bl	8001c44 <HAL_GetTick>
 80040ea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	88fa      	ldrh	r2, [r7, #6]
 80040f0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	88fa      	ldrh	r2, [r7, #6]
 80040f6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	689b      	ldr	r3, [r3, #8]
 80040fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004100:	d108      	bne.n	8004114 <HAL_UART_Transmit+0x82>
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	691b      	ldr	r3, [r3, #16]
 8004106:	2b00      	cmp	r3, #0
 8004108:	d104      	bne.n	8004114 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800410a:	2300      	movs	r3, #0
 800410c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800410e:	68bb      	ldr	r3, [r7, #8]
 8004110:	61bb      	str	r3, [r7, #24]
 8004112:	e003      	b.n	800411c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004114:	68bb      	ldr	r3, [r7, #8]
 8004116:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004118:	2300      	movs	r3, #0
 800411a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	2200      	movs	r2, #0
 8004120:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004124:	e02a      	b.n	800417c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004126:	683b      	ldr	r3, [r7, #0]
 8004128:	9300      	str	r3, [sp, #0]
 800412a:	697b      	ldr	r3, [r7, #20]
 800412c:	2200      	movs	r2, #0
 800412e:	2180      	movs	r1, #128	; 0x80
 8004130:	68f8      	ldr	r0, [r7, #12]
 8004132:	f000 fc51 	bl	80049d8 <UART_WaitOnFlagUntilTimeout>
 8004136:	4603      	mov	r3, r0
 8004138:	2b00      	cmp	r3, #0
 800413a:	d001      	beq.n	8004140 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800413c:	2303      	movs	r3, #3
 800413e:	e036      	b.n	80041ae <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004140:	69fb      	ldr	r3, [r7, #28]
 8004142:	2b00      	cmp	r3, #0
 8004144:	d10b      	bne.n	800415e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004146:	69bb      	ldr	r3, [r7, #24]
 8004148:	881b      	ldrh	r3, [r3, #0]
 800414a:	461a      	mov	r2, r3
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004154:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004156:	69bb      	ldr	r3, [r7, #24]
 8004158:	3302      	adds	r3, #2
 800415a:	61bb      	str	r3, [r7, #24]
 800415c:	e007      	b.n	800416e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800415e:	69fb      	ldr	r3, [r7, #28]
 8004160:	781a      	ldrb	r2, [r3, #0]
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004168:	69fb      	ldr	r3, [r7, #28]
 800416a:	3301      	adds	r3, #1
 800416c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004172:	b29b      	uxth	r3, r3
 8004174:	3b01      	subs	r3, #1
 8004176:	b29a      	uxth	r2, r3
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004180:	b29b      	uxth	r3, r3
 8004182:	2b00      	cmp	r3, #0
 8004184:	d1cf      	bne.n	8004126 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004186:	683b      	ldr	r3, [r7, #0]
 8004188:	9300      	str	r3, [sp, #0]
 800418a:	697b      	ldr	r3, [r7, #20]
 800418c:	2200      	movs	r2, #0
 800418e:	2140      	movs	r1, #64	; 0x40
 8004190:	68f8      	ldr	r0, [r7, #12]
 8004192:	f000 fc21 	bl	80049d8 <UART_WaitOnFlagUntilTimeout>
 8004196:	4603      	mov	r3, r0
 8004198:	2b00      	cmp	r3, #0
 800419a:	d001      	beq.n	80041a0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800419c:	2303      	movs	r3, #3
 800419e:	e006      	b.n	80041ae <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	2220      	movs	r2, #32
 80041a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80041a8:	2300      	movs	r3, #0
 80041aa:	e000      	b.n	80041ae <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80041ac:	2302      	movs	r3, #2
  }
}
 80041ae:	4618      	mov	r0, r3
 80041b0:	3720      	adds	r7, #32
 80041b2:	46bd      	mov	sp, r7
 80041b4:	bd80      	pop	{r7, pc}

080041b6 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80041b6:	b580      	push	{r7, lr}
 80041b8:	b084      	sub	sp, #16
 80041ba:	af00      	add	r7, sp, #0
 80041bc:	60f8      	str	r0, [r7, #12]
 80041be:	60b9      	str	r1, [r7, #8]
 80041c0:	4613      	mov	r3, r2
 80041c2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80041ca:	b2db      	uxtb	r3, r3
 80041cc:	2b20      	cmp	r3, #32
 80041ce:	d11d      	bne.n	800420c <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80041d0:	68bb      	ldr	r3, [r7, #8]
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d002      	beq.n	80041dc <HAL_UART_Receive_IT+0x26>
 80041d6:	88fb      	ldrh	r3, [r7, #6]
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d101      	bne.n	80041e0 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80041dc:	2301      	movs	r3, #1
 80041de:	e016      	b.n	800420e <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80041e6:	2b01      	cmp	r3, #1
 80041e8:	d101      	bne.n	80041ee <HAL_UART_Receive_IT+0x38>
 80041ea:	2302      	movs	r3, #2
 80041ec:	e00f      	b.n	800420e <HAL_UART_Receive_IT+0x58>
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	2201      	movs	r2, #1
 80041f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	2200      	movs	r2, #0
 80041fa:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80041fc:	88fb      	ldrh	r3, [r7, #6]
 80041fe:	461a      	mov	r2, r3
 8004200:	68b9      	ldr	r1, [r7, #8]
 8004202:	68f8      	ldr	r0, [r7, #12]
 8004204:	f000 fc56 	bl	8004ab4 <UART_Start_Receive_IT>
 8004208:	4603      	mov	r3, r0
 800420a:	e000      	b.n	800420e <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800420c:	2302      	movs	r3, #2
  }
}
 800420e:	4618      	mov	r0, r3
 8004210:	3710      	adds	r7, #16
 8004212:	46bd      	mov	sp, r7
 8004214:	bd80      	pop	{r7, pc}

08004216 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004216:	b580      	push	{r7, lr}
 8004218:	b084      	sub	sp, #16
 800421a:	af00      	add	r7, sp, #0
 800421c:	60f8      	str	r0, [r7, #12]
 800421e:	60b9      	str	r1, [r7, #8]
 8004220:	4613      	mov	r3, r2
 8004222:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800422a:	b2db      	uxtb	r3, r3
 800422c:	2b20      	cmp	r3, #32
 800422e:	d11d      	bne.n	800426c <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8004230:	68bb      	ldr	r3, [r7, #8]
 8004232:	2b00      	cmp	r3, #0
 8004234:	d002      	beq.n	800423c <HAL_UART_Receive_DMA+0x26>
 8004236:	88fb      	ldrh	r3, [r7, #6]
 8004238:	2b00      	cmp	r3, #0
 800423a:	d101      	bne.n	8004240 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800423c:	2301      	movs	r3, #1
 800423e:	e016      	b.n	800426e <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004246:	2b01      	cmp	r3, #1
 8004248:	d101      	bne.n	800424e <HAL_UART_Receive_DMA+0x38>
 800424a:	2302      	movs	r3, #2
 800424c:	e00f      	b.n	800426e <HAL_UART_Receive_DMA+0x58>
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	2201      	movs	r2, #1
 8004252:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	2200      	movs	r2, #0
 800425a:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800425c:	88fb      	ldrh	r3, [r7, #6]
 800425e:	461a      	mov	r2, r3
 8004260:	68b9      	ldr	r1, [r7, #8]
 8004262:	68f8      	ldr	r0, [r7, #12]
 8004264:	f000 fc64 	bl	8004b30 <UART_Start_Receive_DMA>
 8004268:	4603      	mov	r3, r0
 800426a:	e000      	b.n	800426e <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 800426c:	2302      	movs	r3, #2
  }
}
 800426e:	4618      	mov	r0, r3
 8004270:	3710      	adds	r7, #16
 8004272:	46bd      	mov	sp, r7
 8004274:	bd80      	pop	{r7, pc}
	...

08004278 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004278:	b580      	push	{r7, lr}
 800427a:	b0ba      	sub	sp, #232	; 0xe8
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	68db      	ldr	r3, [r3, #12]
 8004290:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	695b      	ldr	r3, [r3, #20]
 800429a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800429e:	2300      	movs	r3, #0
 80042a0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80042a4:	2300      	movs	r3, #0
 80042a6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80042aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80042ae:	f003 030f 	and.w	r3, r3, #15
 80042b2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80042b6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d10f      	bne.n	80042de <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80042be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80042c2:	f003 0320 	and.w	r3, r3, #32
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d009      	beq.n	80042de <HAL_UART_IRQHandler+0x66>
 80042ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80042ce:	f003 0320 	and.w	r3, r3, #32
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d003      	beq.n	80042de <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80042d6:	6878      	ldr	r0, [r7, #4]
 80042d8:	f000 fdcf 	bl	8004e7a <UART_Receive_IT>
      return;
 80042dc:	e256      	b.n	800478c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80042de:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	f000 80de 	beq.w	80044a4 <HAL_UART_IRQHandler+0x22c>
 80042e8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80042ec:	f003 0301 	and.w	r3, r3, #1
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d106      	bne.n	8004302 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80042f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80042f8:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	f000 80d1 	beq.w	80044a4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004302:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004306:	f003 0301 	and.w	r3, r3, #1
 800430a:	2b00      	cmp	r3, #0
 800430c:	d00b      	beq.n	8004326 <HAL_UART_IRQHandler+0xae>
 800430e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004312:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004316:	2b00      	cmp	r3, #0
 8004318:	d005      	beq.n	8004326 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800431e:	f043 0201 	orr.w	r2, r3, #1
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004326:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800432a:	f003 0304 	and.w	r3, r3, #4
 800432e:	2b00      	cmp	r3, #0
 8004330:	d00b      	beq.n	800434a <HAL_UART_IRQHandler+0xd2>
 8004332:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004336:	f003 0301 	and.w	r3, r3, #1
 800433a:	2b00      	cmp	r3, #0
 800433c:	d005      	beq.n	800434a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004342:	f043 0202 	orr.w	r2, r3, #2
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800434a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800434e:	f003 0302 	and.w	r3, r3, #2
 8004352:	2b00      	cmp	r3, #0
 8004354:	d00b      	beq.n	800436e <HAL_UART_IRQHandler+0xf6>
 8004356:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800435a:	f003 0301 	and.w	r3, r3, #1
 800435e:	2b00      	cmp	r3, #0
 8004360:	d005      	beq.n	800436e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004366:	f043 0204 	orr.w	r2, r3, #4
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800436e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004372:	f003 0308 	and.w	r3, r3, #8
 8004376:	2b00      	cmp	r3, #0
 8004378:	d011      	beq.n	800439e <HAL_UART_IRQHandler+0x126>
 800437a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800437e:	f003 0320 	and.w	r3, r3, #32
 8004382:	2b00      	cmp	r3, #0
 8004384:	d105      	bne.n	8004392 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004386:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800438a:	f003 0301 	and.w	r3, r3, #1
 800438e:	2b00      	cmp	r3, #0
 8004390:	d005      	beq.n	800439e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004396:	f043 0208 	orr.w	r2, r3, #8
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	f000 81ed 	beq.w	8004782 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80043a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80043ac:	f003 0320 	and.w	r3, r3, #32
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d008      	beq.n	80043c6 <HAL_UART_IRQHandler+0x14e>
 80043b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80043b8:	f003 0320 	and.w	r3, r3, #32
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d002      	beq.n	80043c6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80043c0:	6878      	ldr	r0, [r7, #4]
 80043c2:	f000 fd5a 	bl	8004e7a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	695b      	ldr	r3, [r3, #20]
 80043cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043d0:	2b40      	cmp	r3, #64	; 0x40
 80043d2:	bf0c      	ite	eq
 80043d4:	2301      	moveq	r3, #1
 80043d6:	2300      	movne	r3, #0
 80043d8:	b2db      	uxtb	r3, r3
 80043da:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043e2:	f003 0308 	and.w	r3, r3, #8
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d103      	bne.n	80043f2 <HAL_UART_IRQHandler+0x17a>
 80043ea:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d04f      	beq.n	8004492 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80043f2:	6878      	ldr	r0, [r7, #4]
 80043f4:	f000 fc62 	bl	8004cbc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	695b      	ldr	r3, [r3, #20]
 80043fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004402:	2b40      	cmp	r3, #64	; 0x40
 8004404:	d141      	bne.n	800448a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	3314      	adds	r3, #20
 800440c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004410:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004414:	e853 3f00 	ldrex	r3, [r3]
 8004418:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800441c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004420:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004424:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	3314      	adds	r3, #20
 800442e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004432:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004436:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800443a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800443e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004442:	e841 2300 	strex	r3, r2, [r1]
 8004446:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800444a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800444e:	2b00      	cmp	r3, #0
 8004450:	d1d9      	bne.n	8004406 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004456:	2b00      	cmp	r3, #0
 8004458:	d013      	beq.n	8004482 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800445e:	4a7d      	ldr	r2, [pc, #500]	; (8004654 <HAL_UART_IRQHandler+0x3dc>)
 8004460:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004466:	4618      	mov	r0, r3
 8004468:	f7fd fe80 	bl	800216c <HAL_DMA_Abort_IT>
 800446c:	4603      	mov	r3, r0
 800446e:	2b00      	cmp	r3, #0
 8004470:	d016      	beq.n	80044a0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004476:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004478:	687a      	ldr	r2, [r7, #4]
 800447a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800447c:	4610      	mov	r0, r2
 800447e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004480:	e00e      	b.n	80044a0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004482:	6878      	ldr	r0, [r7, #4]
 8004484:	f000 f99a 	bl	80047bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004488:	e00a      	b.n	80044a0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800448a:	6878      	ldr	r0, [r7, #4]
 800448c:	f000 f996 	bl	80047bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004490:	e006      	b.n	80044a0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004492:	6878      	ldr	r0, [r7, #4]
 8004494:	f000 f992 	bl	80047bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2200      	movs	r2, #0
 800449c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800449e:	e170      	b.n	8004782 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80044a0:	bf00      	nop
    return;
 80044a2:	e16e      	b.n	8004782 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044a8:	2b01      	cmp	r3, #1
 80044aa:	f040 814a 	bne.w	8004742 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80044ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80044b2:	f003 0310 	and.w	r3, r3, #16
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	f000 8143 	beq.w	8004742 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80044bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80044c0:	f003 0310 	and.w	r3, r3, #16
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	f000 813c 	beq.w	8004742 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80044ca:	2300      	movs	r3, #0
 80044cc:	60bb      	str	r3, [r7, #8]
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	60bb      	str	r3, [r7, #8]
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	685b      	ldr	r3, [r3, #4]
 80044dc:	60bb      	str	r3, [r7, #8]
 80044de:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	695b      	ldr	r3, [r3, #20]
 80044e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044ea:	2b40      	cmp	r3, #64	; 0x40
 80044ec:	f040 80b4 	bne.w	8004658 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	685b      	ldr	r3, [r3, #4]
 80044f8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80044fc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004500:	2b00      	cmp	r3, #0
 8004502:	f000 8140 	beq.w	8004786 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800450a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800450e:	429a      	cmp	r2, r3
 8004510:	f080 8139 	bcs.w	8004786 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800451a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004520:	69db      	ldr	r3, [r3, #28]
 8004522:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004526:	f000 8088 	beq.w	800463a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	330c      	adds	r3, #12
 8004530:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004534:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004538:	e853 3f00 	ldrex	r3, [r3]
 800453c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004540:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004544:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004548:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	330c      	adds	r3, #12
 8004552:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8004556:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800455a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800455e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004562:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004566:	e841 2300 	strex	r3, r2, [r1]
 800456a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800456e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004572:	2b00      	cmp	r3, #0
 8004574:	d1d9      	bne.n	800452a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	3314      	adds	r3, #20
 800457c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800457e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004580:	e853 3f00 	ldrex	r3, [r3]
 8004584:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004586:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004588:	f023 0301 	bic.w	r3, r3, #1
 800458c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	3314      	adds	r3, #20
 8004596:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800459a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800459e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045a0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80045a2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80045a6:	e841 2300 	strex	r3, r2, [r1]
 80045aa:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80045ac:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d1e1      	bne.n	8004576 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	3314      	adds	r3, #20
 80045b8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045ba:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80045bc:	e853 3f00 	ldrex	r3, [r3]
 80045c0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80045c2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80045c4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80045c8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	3314      	adds	r3, #20
 80045d2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80045d6:	66fa      	str	r2, [r7, #108]	; 0x6c
 80045d8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045da:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80045dc:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80045de:	e841 2300 	strex	r3, r2, [r1]
 80045e2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80045e4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d1e3      	bne.n	80045b2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	2220      	movs	r2, #32
 80045ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	2200      	movs	r2, #0
 80045f6:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	330c      	adds	r3, #12
 80045fe:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004600:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004602:	e853 3f00 	ldrex	r3, [r3]
 8004606:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004608:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800460a:	f023 0310 	bic.w	r3, r3, #16
 800460e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	330c      	adds	r3, #12
 8004618:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800461c:	65ba      	str	r2, [r7, #88]	; 0x58
 800461e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004620:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004622:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004624:	e841 2300 	strex	r3, r2, [r1]
 8004628:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800462a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800462c:	2b00      	cmp	r3, #0
 800462e:	d1e3      	bne.n	80045f8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004634:	4618      	mov	r0, r3
 8004636:	f7fd fd29 	bl	800208c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004642:	b29b      	uxth	r3, r3
 8004644:	1ad3      	subs	r3, r2, r3
 8004646:	b29b      	uxth	r3, r3
 8004648:	4619      	mov	r1, r3
 800464a:	6878      	ldr	r0, [r7, #4]
 800464c:	f000 f8c0 	bl	80047d0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004650:	e099      	b.n	8004786 <HAL_UART_IRQHandler+0x50e>
 8004652:	bf00      	nop
 8004654:	08004d83 	.word	0x08004d83
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004660:	b29b      	uxth	r3, r3
 8004662:	1ad3      	subs	r3, r2, r3
 8004664:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800466c:	b29b      	uxth	r3, r3
 800466e:	2b00      	cmp	r3, #0
 8004670:	f000 808b 	beq.w	800478a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8004674:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004678:	2b00      	cmp	r3, #0
 800467a:	f000 8086 	beq.w	800478a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	330c      	adds	r3, #12
 8004684:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004686:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004688:	e853 3f00 	ldrex	r3, [r3]
 800468c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800468e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004690:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004694:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	330c      	adds	r3, #12
 800469e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80046a2:	647a      	str	r2, [r7, #68]	; 0x44
 80046a4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046a6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80046a8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80046aa:	e841 2300 	strex	r3, r2, [r1]
 80046ae:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80046b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d1e3      	bne.n	800467e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	3314      	adds	r3, #20
 80046bc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046c0:	e853 3f00 	ldrex	r3, [r3]
 80046c4:	623b      	str	r3, [r7, #32]
   return(result);
 80046c6:	6a3b      	ldr	r3, [r7, #32]
 80046c8:	f023 0301 	bic.w	r3, r3, #1
 80046cc:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	3314      	adds	r3, #20
 80046d6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80046da:	633a      	str	r2, [r7, #48]	; 0x30
 80046dc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046de:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80046e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80046e2:	e841 2300 	strex	r3, r2, [r1]
 80046e6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80046e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d1e3      	bne.n	80046b6 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	2220      	movs	r2, #32
 80046f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	2200      	movs	r2, #0
 80046fa:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	330c      	adds	r3, #12
 8004702:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004704:	693b      	ldr	r3, [r7, #16]
 8004706:	e853 3f00 	ldrex	r3, [r3]
 800470a:	60fb      	str	r3, [r7, #12]
   return(result);
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	f023 0310 	bic.w	r3, r3, #16
 8004712:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	330c      	adds	r3, #12
 800471c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8004720:	61fa      	str	r2, [r7, #28]
 8004722:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004724:	69b9      	ldr	r1, [r7, #24]
 8004726:	69fa      	ldr	r2, [r7, #28]
 8004728:	e841 2300 	strex	r3, r2, [r1]
 800472c:	617b      	str	r3, [r7, #20]
   return(result);
 800472e:	697b      	ldr	r3, [r7, #20]
 8004730:	2b00      	cmp	r3, #0
 8004732:	d1e3      	bne.n	80046fc <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004734:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004738:	4619      	mov	r1, r3
 800473a:	6878      	ldr	r0, [r7, #4]
 800473c:	f000 f848 	bl	80047d0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004740:	e023      	b.n	800478a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004742:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004746:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800474a:	2b00      	cmp	r3, #0
 800474c:	d009      	beq.n	8004762 <HAL_UART_IRQHandler+0x4ea>
 800474e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004752:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004756:	2b00      	cmp	r3, #0
 8004758:	d003      	beq.n	8004762 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800475a:	6878      	ldr	r0, [r7, #4]
 800475c:	f000 fb25 	bl	8004daa <UART_Transmit_IT>
    return;
 8004760:	e014      	b.n	800478c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004762:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004766:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800476a:	2b00      	cmp	r3, #0
 800476c:	d00e      	beq.n	800478c <HAL_UART_IRQHandler+0x514>
 800476e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004772:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004776:	2b00      	cmp	r3, #0
 8004778:	d008      	beq.n	800478c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800477a:	6878      	ldr	r0, [r7, #4]
 800477c:	f000 fb65 	bl	8004e4a <UART_EndTransmit_IT>
    return;
 8004780:	e004      	b.n	800478c <HAL_UART_IRQHandler+0x514>
    return;
 8004782:	bf00      	nop
 8004784:	e002      	b.n	800478c <HAL_UART_IRQHandler+0x514>
      return;
 8004786:	bf00      	nop
 8004788:	e000      	b.n	800478c <HAL_UART_IRQHandler+0x514>
      return;
 800478a:	bf00      	nop
  }
}
 800478c:	37e8      	adds	r7, #232	; 0xe8
 800478e:	46bd      	mov	sp, r7
 8004790:	bd80      	pop	{r7, pc}
 8004792:	bf00      	nop

08004794 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004794:	b480      	push	{r7}
 8004796:	b083      	sub	sp, #12
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800479c:	bf00      	nop
 800479e:	370c      	adds	r7, #12
 80047a0:	46bd      	mov	sp, r7
 80047a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a6:	4770      	bx	lr

080047a8 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80047a8:	b480      	push	{r7}
 80047aa:	b083      	sub	sp, #12
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80047b0:	bf00      	nop
 80047b2:	370c      	adds	r7, #12
 80047b4:	46bd      	mov	sp, r7
 80047b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ba:	4770      	bx	lr

080047bc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80047bc:	b480      	push	{r7}
 80047be:	b083      	sub	sp, #12
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80047c4:	bf00      	nop
 80047c6:	370c      	adds	r7, #12
 80047c8:	46bd      	mov	sp, r7
 80047ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ce:	4770      	bx	lr

080047d0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80047d0:	b480      	push	{r7}
 80047d2:	b083      	sub	sp, #12
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	6078      	str	r0, [r7, #4]
 80047d8:	460b      	mov	r3, r1
 80047da:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80047dc:	bf00      	nop
 80047de:	370c      	adds	r7, #12
 80047e0:	46bd      	mov	sp, r7
 80047e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e6:	4770      	bx	lr

080047e8 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80047e8:	b580      	push	{r7, lr}
 80047ea:	b09c      	sub	sp, #112	; 0x70
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047f4:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004800:	2b00      	cmp	r3, #0
 8004802:	d172      	bne.n	80048ea <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8004804:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004806:	2200      	movs	r2, #0
 8004808:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800480a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	330c      	adds	r3, #12
 8004810:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004812:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004814:	e853 3f00 	ldrex	r3, [r3]
 8004818:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800481a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800481c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004820:	66bb      	str	r3, [r7, #104]	; 0x68
 8004822:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	330c      	adds	r3, #12
 8004828:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800482a:	65ba      	str	r2, [r7, #88]	; 0x58
 800482c:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800482e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004830:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004832:	e841 2300 	strex	r3, r2, [r1]
 8004836:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004838:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800483a:	2b00      	cmp	r3, #0
 800483c:	d1e5      	bne.n	800480a <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800483e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	3314      	adds	r3, #20
 8004844:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004846:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004848:	e853 3f00 	ldrex	r3, [r3]
 800484c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800484e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004850:	f023 0301 	bic.w	r3, r3, #1
 8004854:	667b      	str	r3, [r7, #100]	; 0x64
 8004856:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	3314      	adds	r3, #20
 800485c:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800485e:	647a      	str	r2, [r7, #68]	; 0x44
 8004860:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004862:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004864:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004866:	e841 2300 	strex	r3, r2, [r1]
 800486a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800486c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800486e:	2b00      	cmp	r3, #0
 8004870:	d1e5      	bne.n	800483e <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004872:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	3314      	adds	r3, #20
 8004878:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800487a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800487c:	e853 3f00 	ldrex	r3, [r3]
 8004880:	623b      	str	r3, [r7, #32]
   return(result);
 8004882:	6a3b      	ldr	r3, [r7, #32]
 8004884:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004888:	663b      	str	r3, [r7, #96]	; 0x60
 800488a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	3314      	adds	r3, #20
 8004890:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004892:	633a      	str	r2, [r7, #48]	; 0x30
 8004894:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004896:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004898:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800489a:	e841 2300 	strex	r3, r2, [r1]
 800489e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80048a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d1e5      	bne.n	8004872 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80048a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80048a8:	2220      	movs	r2, #32
 80048aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80048ae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80048b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048b2:	2b01      	cmp	r3, #1
 80048b4:	d119      	bne.n	80048ea <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80048b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	330c      	adds	r3, #12
 80048bc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048be:	693b      	ldr	r3, [r7, #16]
 80048c0:	e853 3f00 	ldrex	r3, [r3]
 80048c4:	60fb      	str	r3, [r7, #12]
   return(result);
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	f023 0310 	bic.w	r3, r3, #16
 80048cc:	65fb      	str	r3, [r7, #92]	; 0x5c
 80048ce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	330c      	adds	r3, #12
 80048d4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80048d6:	61fa      	str	r2, [r7, #28]
 80048d8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048da:	69b9      	ldr	r1, [r7, #24]
 80048dc:	69fa      	ldr	r2, [r7, #28]
 80048de:	e841 2300 	strex	r3, r2, [r1]
 80048e2:	617b      	str	r3, [r7, #20]
   return(result);
 80048e4:	697b      	ldr	r3, [r7, #20]
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d1e5      	bne.n	80048b6 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80048ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80048ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048ee:	2b01      	cmp	r3, #1
 80048f0:	d106      	bne.n	8004900 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80048f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80048f4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80048f6:	4619      	mov	r1, r3
 80048f8:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80048fa:	f7ff ff69 	bl	80047d0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80048fe:	e002      	b.n	8004906 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8004900:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8004902:	f7fc fb31 	bl	8000f68 <HAL_UART_RxCpltCallback>
}
 8004906:	bf00      	nop
 8004908:	3770      	adds	r7, #112	; 0x70
 800490a:	46bd      	mov	sp, r7
 800490c:	bd80      	pop	{r7, pc}

0800490e <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800490e:	b580      	push	{r7, lr}
 8004910:	b084      	sub	sp, #16
 8004912:	af00      	add	r7, sp, #0
 8004914:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800491a:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004920:	2b01      	cmp	r3, #1
 8004922:	d108      	bne.n	8004936 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004928:	085b      	lsrs	r3, r3, #1
 800492a:	b29b      	uxth	r3, r3
 800492c:	4619      	mov	r1, r3
 800492e:	68f8      	ldr	r0, [r7, #12]
 8004930:	f7ff ff4e 	bl	80047d0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004934:	e002      	b.n	800493c <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8004936:	68f8      	ldr	r0, [r7, #12]
 8004938:	f7ff ff36 	bl	80047a8 <HAL_UART_RxHalfCpltCallback>
}
 800493c:	bf00      	nop
 800493e:	3710      	adds	r7, #16
 8004940:	46bd      	mov	sp, r7
 8004942:	bd80      	pop	{r7, pc}

08004944 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004944:	b580      	push	{r7, lr}
 8004946:	b084      	sub	sp, #16
 8004948:	af00      	add	r7, sp, #0
 800494a:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800494c:	2300      	movs	r3, #0
 800494e:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004954:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004956:	68bb      	ldr	r3, [r7, #8]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	695b      	ldr	r3, [r3, #20]
 800495c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004960:	2b80      	cmp	r3, #128	; 0x80
 8004962:	bf0c      	ite	eq
 8004964:	2301      	moveq	r3, #1
 8004966:	2300      	movne	r3, #0
 8004968:	b2db      	uxtb	r3, r3
 800496a:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800496c:	68bb      	ldr	r3, [r7, #8]
 800496e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004972:	b2db      	uxtb	r3, r3
 8004974:	2b21      	cmp	r3, #33	; 0x21
 8004976:	d108      	bne.n	800498a <UART_DMAError+0x46>
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	2b00      	cmp	r3, #0
 800497c:	d005      	beq.n	800498a <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800497e:	68bb      	ldr	r3, [r7, #8]
 8004980:	2200      	movs	r2, #0
 8004982:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8004984:	68b8      	ldr	r0, [r7, #8]
 8004986:	f000 f971 	bl	8004c6c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800498a:	68bb      	ldr	r3, [r7, #8]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	695b      	ldr	r3, [r3, #20]
 8004990:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004994:	2b40      	cmp	r3, #64	; 0x40
 8004996:	bf0c      	ite	eq
 8004998:	2301      	moveq	r3, #1
 800499a:	2300      	movne	r3, #0
 800499c:	b2db      	uxtb	r3, r3
 800499e:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80049a0:	68bb      	ldr	r3, [r7, #8]
 80049a2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80049a6:	b2db      	uxtb	r3, r3
 80049a8:	2b22      	cmp	r3, #34	; 0x22
 80049aa:	d108      	bne.n	80049be <UART_DMAError+0x7a>
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d005      	beq.n	80049be <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80049b2:	68bb      	ldr	r3, [r7, #8]
 80049b4:	2200      	movs	r2, #0
 80049b6:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80049b8:	68b8      	ldr	r0, [r7, #8]
 80049ba:	f000 f97f 	bl	8004cbc <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80049be:	68bb      	ldr	r3, [r7, #8]
 80049c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049c2:	f043 0210 	orr.w	r2, r3, #16
 80049c6:	68bb      	ldr	r3, [r7, #8]
 80049c8:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80049ca:	68b8      	ldr	r0, [r7, #8]
 80049cc:	f7ff fef6 	bl	80047bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80049d0:	bf00      	nop
 80049d2:	3710      	adds	r7, #16
 80049d4:	46bd      	mov	sp, r7
 80049d6:	bd80      	pop	{r7, pc}

080049d8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80049d8:	b580      	push	{r7, lr}
 80049da:	b090      	sub	sp, #64	; 0x40
 80049dc:	af00      	add	r7, sp, #0
 80049de:	60f8      	str	r0, [r7, #12]
 80049e0:	60b9      	str	r1, [r7, #8]
 80049e2:	603b      	str	r3, [r7, #0]
 80049e4:	4613      	mov	r3, r2
 80049e6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80049e8:	e050      	b.n	8004a8c <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80049ea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80049ec:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80049f0:	d04c      	beq.n	8004a8c <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80049f2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d007      	beq.n	8004a08 <UART_WaitOnFlagUntilTimeout+0x30>
 80049f8:	f7fd f924 	bl	8001c44 <HAL_GetTick>
 80049fc:	4602      	mov	r2, r0
 80049fe:	683b      	ldr	r3, [r7, #0]
 8004a00:	1ad3      	subs	r3, r2, r3
 8004a02:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004a04:	429a      	cmp	r2, r3
 8004a06:	d241      	bcs.n	8004a8c <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	330c      	adds	r3, #12
 8004a0e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a12:	e853 3f00 	ldrex	r3, [r3]
 8004a16:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004a18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a1a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004a1e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	330c      	adds	r3, #12
 8004a26:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004a28:	637a      	str	r2, [r7, #52]	; 0x34
 8004a2a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a2c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004a2e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004a30:	e841 2300 	strex	r3, r2, [r1]
 8004a34:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004a36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d1e5      	bne.n	8004a08 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	3314      	adds	r3, #20
 8004a42:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a44:	697b      	ldr	r3, [r7, #20]
 8004a46:	e853 3f00 	ldrex	r3, [r3]
 8004a4a:	613b      	str	r3, [r7, #16]
   return(result);
 8004a4c:	693b      	ldr	r3, [r7, #16]
 8004a4e:	f023 0301 	bic.w	r3, r3, #1
 8004a52:	63bb      	str	r3, [r7, #56]	; 0x38
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	3314      	adds	r3, #20
 8004a5a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004a5c:	623a      	str	r2, [r7, #32]
 8004a5e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a60:	69f9      	ldr	r1, [r7, #28]
 8004a62:	6a3a      	ldr	r2, [r7, #32]
 8004a64:	e841 2300 	strex	r3, r2, [r1]
 8004a68:	61bb      	str	r3, [r7, #24]
   return(result);
 8004a6a:	69bb      	ldr	r3, [r7, #24]
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d1e5      	bne.n	8004a3c <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	2220      	movs	r2, #32
 8004a74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	2220      	movs	r2, #32
 8004a7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	2200      	movs	r2, #0
 8004a84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004a88:	2303      	movs	r3, #3
 8004a8a:	e00f      	b.n	8004aac <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	681a      	ldr	r2, [r3, #0]
 8004a92:	68bb      	ldr	r3, [r7, #8]
 8004a94:	4013      	ands	r3, r2
 8004a96:	68ba      	ldr	r2, [r7, #8]
 8004a98:	429a      	cmp	r2, r3
 8004a9a:	bf0c      	ite	eq
 8004a9c:	2301      	moveq	r3, #1
 8004a9e:	2300      	movne	r3, #0
 8004aa0:	b2db      	uxtb	r3, r3
 8004aa2:	461a      	mov	r2, r3
 8004aa4:	79fb      	ldrb	r3, [r7, #7]
 8004aa6:	429a      	cmp	r2, r3
 8004aa8:	d09f      	beq.n	80049ea <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004aaa:	2300      	movs	r3, #0
}
 8004aac:	4618      	mov	r0, r3
 8004aae:	3740      	adds	r7, #64	; 0x40
 8004ab0:	46bd      	mov	sp, r7
 8004ab2:	bd80      	pop	{r7, pc}

08004ab4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004ab4:	b480      	push	{r7}
 8004ab6:	b085      	sub	sp, #20
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	60f8      	str	r0, [r7, #12]
 8004abc:	60b9      	str	r1, [r7, #8]
 8004abe:	4613      	mov	r3, r2
 8004ac0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	68ba      	ldr	r2, [r7, #8]
 8004ac6:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	88fa      	ldrh	r2, [r7, #6]
 8004acc:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	88fa      	ldrh	r2, [r7, #6]
 8004ad2:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	2200      	movs	r2, #0
 8004ad8:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	2222      	movs	r2, #34	; 0x22
 8004ade:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	691b      	ldr	r3, [r3, #16]
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d007      	beq.n	8004b02 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	68da      	ldr	r2, [r3, #12]
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004b00:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	695a      	ldr	r2, [r3, #20]
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f042 0201 	orr.w	r2, r2, #1
 8004b10:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	68da      	ldr	r2, [r3, #12]
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f042 0220 	orr.w	r2, r2, #32
 8004b20:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004b22:	2300      	movs	r3, #0
}
 8004b24:	4618      	mov	r0, r3
 8004b26:	3714      	adds	r7, #20
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2e:	4770      	bx	lr

08004b30 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	b098      	sub	sp, #96	; 0x60
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	60f8      	str	r0, [r7, #12]
 8004b38:	60b9      	str	r1, [r7, #8]
 8004b3a:	4613      	mov	r3, r2
 8004b3c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8004b3e:	68ba      	ldr	r2, [r7, #8]
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	88fa      	ldrh	r2, [r7, #6]
 8004b48:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	2222      	movs	r2, #34	; 0x22
 8004b54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b5c:	4a40      	ldr	r2, [pc, #256]	; (8004c60 <UART_Start_Receive_DMA+0x130>)
 8004b5e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b64:	4a3f      	ldr	r2, [pc, #252]	; (8004c64 <UART_Start_Receive_DMA+0x134>)
 8004b66:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b6c:	4a3e      	ldr	r2, [pc, #248]	; (8004c68 <UART_Start_Receive_DMA+0x138>)
 8004b6e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b74:	2200      	movs	r2, #0
 8004b76:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8004b78:	f107 0308 	add.w	r3, r7, #8
 8004b7c:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	3304      	adds	r3, #4
 8004b88:	4619      	mov	r1, r3
 8004b8a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004b8c:	681a      	ldr	r2, [r3, #0]
 8004b8e:	88fb      	ldrh	r3, [r7, #6]
 8004b90:	f7fd fa24 	bl	8001fdc <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8004b94:	2300      	movs	r3, #0
 8004b96:	613b      	str	r3, [r7, #16]
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	613b      	str	r3, [r7, #16]
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	685b      	ldr	r3, [r3, #4]
 8004ba6:	613b      	str	r3, [r7, #16]
 8004ba8:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	2200      	movs	r2, #0
 8004bae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	691b      	ldr	r3, [r3, #16]
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d019      	beq.n	8004bee <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	330c      	adds	r3, #12
 8004bc0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bc2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004bc4:	e853 3f00 	ldrex	r3, [r3]
 8004bc8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004bca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004bcc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004bd0:	65bb      	str	r3, [r7, #88]	; 0x58
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	330c      	adds	r3, #12
 8004bd8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004bda:	64fa      	str	r2, [r7, #76]	; 0x4c
 8004bdc:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bde:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8004be0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004be2:	e841 2300 	strex	r3, r2, [r1]
 8004be6:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8004be8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d1e5      	bne.n	8004bba <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	3314      	adds	r3, #20
 8004bf4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bf6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bf8:	e853 3f00 	ldrex	r3, [r3]
 8004bfc:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004bfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c00:	f043 0301 	orr.w	r3, r3, #1
 8004c04:	657b      	str	r3, [r7, #84]	; 0x54
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	3314      	adds	r3, #20
 8004c0c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004c0e:	63ba      	str	r2, [r7, #56]	; 0x38
 8004c10:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c12:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8004c14:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004c16:	e841 2300 	strex	r3, r2, [r1]
 8004c1a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004c1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d1e5      	bne.n	8004bee <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	3314      	adds	r3, #20
 8004c28:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c2a:	69bb      	ldr	r3, [r7, #24]
 8004c2c:	e853 3f00 	ldrex	r3, [r3]
 8004c30:	617b      	str	r3, [r7, #20]
   return(result);
 8004c32:	697b      	ldr	r3, [r7, #20]
 8004c34:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004c38:	653b      	str	r3, [r7, #80]	; 0x50
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	3314      	adds	r3, #20
 8004c40:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8004c42:	627a      	str	r2, [r7, #36]	; 0x24
 8004c44:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c46:	6a39      	ldr	r1, [r7, #32]
 8004c48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c4a:	e841 2300 	strex	r3, r2, [r1]
 8004c4e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004c50:	69fb      	ldr	r3, [r7, #28]
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d1e5      	bne.n	8004c22 <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 8004c56:	2300      	movs	r3, #0
}
 8004c58:	4618      	mov	r0, r3
 8004c5a:	3760      	adds	r7, #96	; 0x60
 8004c5c:	46bd      	mov	sp, r7
 8004c5e:	bd80      	pop	{r7, pc}
 8004c60:	080047e9 	.word	0x080047e9
 8004c64:	0800490f 	.word	0x0800490f
 8004c68:	08004945 	.word	0x08004945

08004c6c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004c6c:	b480      	push	{r7}
 8004c6e:	b089      	sub	sp, #36	; 0x24
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	330c      	adds	r3, #12
 8004c7a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	e853 3f00 	ldrex	r3, [r3]
 8004c82:	60bb      	str	r3, [r7, #8]
   return(result);
 8004c84:	68bb      	ldr	r3, [r7, #8]
 8004c86:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8004c8a:	61fb      	str	r3, [r7, #28]
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	330c      	adds	r3, #12
 8004c92:	69fa      	ldr	r2, [r7, #28]
 8004c94:	61ba      	str	r2, [r7, #24]
 8004c96:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c98:	6979      	ldr	r1, [r7, #20]
 8004c9a:	69ba      	ldr	r2, [r7, #24]
 8004c9c:	e841 2300 	strex	r3, r2, [r1]
 8004ca0:	613b      	str	r3, [r7, #16]
   return(result);
 8004ca2:	693b      	ldr	r3, [r7, #16]
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d1e5      	bne.n	8004c74 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2220      	movs	r2, #32
 8004cac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8004cb0:	bf00      	nop
 8004cb2:	3724      	adds	r7, #36	; 0x24
 8004cb4:	46bd      	mov	sp, r7
 8004cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cba:	4770      	bx	lr

08004cbc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004cbc:	b480      	push	{r7}
 8004cbe:	b095      	sub	sp, #84	; 0x54
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	330c      	adds	r3, #12
 8004cca:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ccc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004cce:	e853 3f00 	ldrex	r3, [r3]
 8004cd2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004cd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cd6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004cda:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	330c      	adds	r3, #12
 8004ce2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004ce4:	643a      	str	r2, [r7, #64]	; 0x40
 8004ce6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ce8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004cea:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004cec:	e841 2300 	strex	r3, r2, [r1]
 8004cf0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004cf2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d1e5      	bne.n	8004cc4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	3314      	adds	r3, #20
 8004cfe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d00:	6a3b      	ldr	r3, [r7, #32]
 8004d02:	e853 3f00 	ldrex	r3, [r3]
 8004d06:	61fb      	str	r3, [r7, #28]
   return(result);
 8004d08:	69fb      	ldr	r3, [r7, #28]
 8004d0a:	f023 0301 	bic.w	r3, r3, #1
 8004d0e:	64bb      	str	r3, [r7, #72]	; 0x48
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	3314      	adds	r3, #20
 8004d16:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004d18:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004d1a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d1c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004d1e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004d20:	e841 2300 	strex	r3, r2, [r1]
 8004d24:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004d26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d1e5      	bne.n	8004cf8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d30:	2b01      	cmp	r3, #1
 8004d32:	d119      	bne.n	8004d68 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	330c      	adds	r3, #12
 8004d3a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	e853 3f00 	ldrex	r3, [r3]
 8004d42:	60bb      	str	r3, [r7, #8]
   return(result);
 8004d44:	68bb      	ldr	r3, [r7, #8]
 8004d46:	f023 0310 	bic.w	r3, r3, #16
 8004d4a:	647b      	str	r3, [r7, #68]	; 0x44
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	330c      	adds	r3, #12
 8004d52:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004d54:	61ba      	str	r2, [r7, #24]
 8004d56:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d58:	6979      	ldr	r1, [r7, #20]
 8004d5a:	69ba      	ldr	r2, [r7, #24]
 8004d5c:	e841 2300 	strex	r3, r2, [r1]
 8004d60:	613b      	str	r3, [r7, #16]
   return(result);
 8004d62:	693b      	ldr	r3, [r7, #16]
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d1e5      	bne.n	8004d34 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	2220      	movs	r2, #32
 8004d6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	2200      	movs	r2, #0
 8004d74:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004d76:	bf00      	nop
 8004d78:	3754      	adds	r7, #84	; 0x54
 8004d7a:	46bd      	mov	sp, r7
 8004d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d80:	4770      	bx	lr

08004d82 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004d82:	b580      	push	{r7, lr}
 8004d84:	b084      	sub	sp, #16
 8004d86:	af00      	add	r7, sp, #0
 8004d88:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d8e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	2200      	movs	r2, #0
 8004d94:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	2200      	movs	r2, #0
 8004d9a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004d9c:	68f8      	ldr	r0, [r7, #12]
 8004d9e:	f7ff fd0d 	bl	80047bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004da2:	bf00      	nop
 8004da4:	3710      	adds	r7, #16
 8004da6:	46bd      	mov	sp, r7
 8004da8:	bd80      	pop	{r7, pc}

08004daa <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004daa:	b480      	push	{r7}
 8004dac:	b085      	sub	sp, #20
 8004dae:	af00      	add	r7, sp, #0
 8004db0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004db8:	b2db      	uxtb	r3, r3
 8004dba:	2b21      	cmp	r3, #33	; 0x21
 8004dbc:	d13e      	bne.n	8004e3c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	689b      	ldr	r3, [r3, #8]
 8004dc2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004dc6:	d114      	bne.n	8004df2 <UART_Transmit_IT+0x48>
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	691b      	ldr	r3, [r3, #16]
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d110      	bne.n	8004df2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	6a1b      	ldr	r3, [r3, #32]
 8004dd4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	881b      	ldrh	r3, [r3, #0]
 8004dda:	461a      	mov	r2, r3
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004de4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	6a1b      	ldr	r3, [r3, #32]
 8004dea:	1c9a      	adds	r2, r3, #2
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	621a      	str	r2, [r3, #32]
 8004df0:	e008      	b.n	8004e04 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	6a1b      	ldr	r3, [r3, #32]
 8004df6:	1c59      	adds	r1, r3, #1
 8004df8:	687a      	ldr	r2, [r7, #4]
 8004dfa:	6211      	str	r1, [r2, #32]
 8004dfc:	781a      	ldrb	r2, [r3, #0]
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004e08:	b29b      	uxth	r3, r3
 8004e0a:	3b01      	subs	r3, #1
 8004e0c:	b29b      	uxth	r3, r3
 8004e0e:	687a      	ldr	r2, [r7, #4]
 8004e10:	4619      	mov	r1, r3
 8004e12:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d10f      	bne.n	8004e38 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	68da      	ldr	r2, [r3, #12]
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004e26:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	68da      	ldr	r2, [r3, #12]
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004e36:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004e38:	2300      	movs	r3, #0
 8004e3a:	e000      	b.n	8004e3e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004e3c:	2302      	movs	r3, #2
  }
}
 8004e3e:	4618      	mov	r0, r3
 8004e40:	3714      	adds	r7, #20
 8004e42:	46bd      	mov	sp, r7
 8004e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e48:	4770      	bx	lr

08004e4a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004e4a:	b580      	push	{r7, lr}
 8004e4c:	b082      	sub	sp, #8
 8004e4e:	af00      	add	r7, sp, #0
 8004e50:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	68da      	ldr	r2, [r3, #12]
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004e60:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	2220      	movs	r2, #32
 8004e66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004e6a:	6878      	ldr	r0, [r7, #4]
 8004e6c:	f7ff fc92 	bl	8004794 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004e70:	2300      	movs	r3, #0
}
 8004e72:	4618      	mov	r0, r3
 8004e74:	3708      	adds	r7, #8
 8004e76:	46bd      	mov	sp, r7
 8004e78:	bd80      	pop	{r7, pc}

08004e7a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004e7a:	b580      	push	{r7, lr}
 8004e7c:	b08c      	sub	sp, #48	; 0x30
 8004e7e:	af00      	add	r7, sp, #0
 8004e80:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004e88:	b2db      	uxtb	r3, r3
 8004e8a:	2b22      	cmp	r3, #34	; 0x22
 8004e8c:	f040 80ab 	bne.w	8004fe6 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	689b      	ldr	r3, [r3, #8]
 8004e94:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e98:	d117      	bne.n	8004eca <UART_Receive_IT+0x50>
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	691b      	ldr	r3, [r3, #16]
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d113      	bne.n	8004eca <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004ea2:	2300      	movs	r3, #0
 8004ea4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004eaa:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	685b      	ldr	r3, [r3, #4]
 8004eb2:	b29b      	uxth	r3, r3
 8004eb4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004eb8:	b29a      	uxth	r2, r3
 8004eba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ebc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ec2:	1c9a      	adds	r2, r3, #2
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	629a      	str	r2, [r3, #40]	; 0x28
 8004ec8:	e026      	b.n	8004f18 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ece:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8004ed0:	2300      	movs	r3, #0
 8004ed2:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	689b      	ldr	r3, [r3, #8]
 8004ed8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004edc:	d007      	beq.n	8004eee <UART_Receive_IT+0x74>
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	689b      	ldr	r3, [r3, #8]
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d10a      	bne.n	8004efc <UART_Receive_IT+0x82>
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	691b      	ldr	r3, [r3, #16]
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d106      	bne.n	8004efc <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	685b      	ldr	r3, [r3, #4]
 8004ef4:	b2da      	uxtb	r2, r3
 8004ef6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ef8:	701a      	strb	r2, [r3, #0]
 8004efa:	e008      	b.n	8004f0e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	685b      	ldr	r3, [r3, #4]
 8004f02:	b2db      	uxtb	r3, r3
 8004f04:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004f08:	b2da      	uxtb	r2, r3
 8004f0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f0c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f12:	1c5a      	adds	r2, r3, #1
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004f1c:	b29b      	uxth	r3, r3
 8004f1e:	3b01      	subs	r3, #1
 8004f20:	b29b      	uxth	r3, r3
 8004f22:	687a      	ldr	r2, [r7, #4]
 8004f24:	4619      	mov	r1, r3
 8004f26:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d15a      	bne.n	8004fe2 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	68da      	ldr	r2, [r3, #12]
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	f022 0220 	bic.w	r2, r2, #32
 8004f3a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	68da      	ldr	r2, [r3, #12]
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004f4a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	695a      	ldr	r2, [r3, #20]
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	f022 0201 	bic.w	r2, r2, #1
 8004f5a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2220      	movs	r2, #32
 8004f60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f68:	2b01      	cmp	r3, #1
 8004f6a:	d135      	bne.n	8004fd8 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	2200      	movs	r2, #0
 8004f70:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	330c      	adds	r3, #12
 8004f78:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f7a:	697b      	ldr	r3, [r7, #20]
 8004f7c:	e853 3f00 	ldrex	r3, [r3]
 8004f80:	613b      	str	r3, [r7, #16]
   return(result);
 8004f82:	693b      	ldr	r3, [r7, #16]
 8004f84:	f023 0310 	bic.w	r3, r3, #16
 8004f88:	627b      	str	r3, [r7, #36]	; 0x24
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	330c      	adds	r3, #12
 8004f90:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f92:	623a      	str	r2, [r7, #32]
 8004f94:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f96:	69f9      	ldr	r1, [r7, #28]
 8004f98:	6a3a      	ldr	r2, [r7, #32]
 8004f9a:	e841 2300 	strex	r3, r2, [r1]
 8004f9e:	61bb      	str	r3, [r7, #24]
   return(result);
 8004fa0:	69bb      	ldr	r3, [r7, #24]
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d1e5      	bne.n	8004f72 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f003 0310 	and.w	r3, r3, #16
 8004fb0:	2b10      	cmp	r3, #16
 8004fb2:	d10a      	bne.n	8004fca <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004fb4:	2300      	movs	r3, #0
 8004fb6:	60fb      	str	r3, [r7, #12]
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	60fb      	str	r3, [r7, #12]
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	685b      	ldr	r3, [r3, #4]
 8004fc6:	60fb      	str	r3, [r7, #12]
 8004fc8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004fce:	4619      	mov	r1, r3
 8004fd0:	6878      	ldr	r0, [r7, #4]
 8004fd2:	f7ff fbfd 	bl	80047d0 <HAL_UARTEx_RxEventCallback>
 8004fd6:	e002      	b.n	8004fde <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004fd8:	6878      	ldr	r0, [r7, #4]
 8004fda:	f7fb ffc5 	bl	8000f68 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004fde:	2300      	movs	r3, #0
 8004fe0:	e002      	b.n	8004fe8 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8004fe2:	2300      	movs	r3, #0
 8004fe4:	e000      	b.n	8004fe8 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8004fe6:	2302      	movs	r3, #2
  }
}
 8004fe8:	4618      	mov	r0, r3
 8004fea:	3730      	adds	r7, #48	; 0x30
 8004fec:	46bd      	mov	sp, r7
 8004fee:	bd80      	pop	{r7, pc}

08004ff0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004ff0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004ff4:	b0c0      	sub	sp, #256	; 0x100
 8004ff6:	af00      	add	r7, sp, #0
 8004ff8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004ffc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	691b      	ldr	r3, [r3, #16]
 8005004:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005008:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800500c:	68d9      	ldr	r1, [r3, #12]
 800500e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005012:	681a      	ldr	r2, [r3, #0]
 8005014:	ea40 0301 	orr.w	r3, r0, r1
 8005018:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800501a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800501e:	689a      	ldr	r2, [r3, #8]
 8005020:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005024:	691b      	ldr	r3, [r3, #16]
 8005026:	431a      	orrs	r2, r3
 8005028:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800502c:	695b      	ldr	r3, [r3, #20]
 800502e:	431a      	orrs	r2, r3
 8005030:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005034:	69db      	ldr	r3, [r3, #28]
 8005036:	4313      	orrs	r3, r2
 8005038:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800503c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	68db      	ldr	r3, [r3, #12]
 8005044:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005048:	f021 010c 	bic.w	r1, r1, #12
 800504c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005050:	681a      	ldr	r2, [r3, #0]
 8005052:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005056:	430b      	orrs	r3, r1
 8005058:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800505a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	695b      	ldr	r3, [r3, #20]
 8005062:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005066:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800506a:	6999      	ldr	r1, [r3, #24]
 800506c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005070:	681a      	ldr	r2, [r3, #0]
 8005072:	ea40 0301 	orr.w	r3, r0, r1
 8005076:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005078:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800507c:	681a      	ldr	r2, [r3, #0]
 800507e:	4b8f      	ldr	r3, [pc, #572]	; (80052bc <UART_SetConfig+0x2cc>)
 8005080:	429a      	cmp	r2, r3
 8005082:	d005      	beq.n	8005090 <UART_SetConfig+0xa0>
 8005084:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005088:	681a      	ldr	r2, [r3, #0]
 800508a:	4b8d      	ldr	r3, [pc, #564]	; (80052c0 <UART_SetConfig+0x2d0>)
 800508c:	429a      	cmp	r2, r3
 800508e:	d104      	bne.n	800509a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005090:	f7fe f91a 	bl	80032c8 <HAL_RCC_GetPCLK2Freq>
 8005094:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005098:	e003      	b.n	80050a2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800509a:	f7fe f901 	bl	80032a0 <HAL_RCC_GetPCLK1Freq>
 800509e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80050a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80050a6:	69db      	ldr	r3, [r3, #28]
 80050a8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80050ac:	f040 810c 	bne.w	80052c8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80050b0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80050b4:	2200      	movs	r2, #0
 80050b6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80050ba:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80050be:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80050c2:	4622      	mov	r2, r4
 80050c4:	462b      	mov	r3, r5
 80050c6:	1891      	adds	r1, r2, r2
 80050c8:	65b9      	str	r1, [r7, #88]	; 0x58
 80050ca:	415b      	adcs	r3, r3
 80050cc:	65fb      	str	r3, [r7, #92]	; 0x5c
 80050ce:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80050d2:	4621      	mov	r1, r4
 80050d4:	eb12 0801 	adds.w	r8, r2, r1
 80050d8:	4629      	mov	r1, r5
 80050da:	eb43 0901 	adc.w	r9, r3, r1
 80050de:	f04f 0200 	mov.w	r2, #0
 80050e2:	f04f 0300 	mov.w	r3, #0
 80050e6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80050ea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80050ee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80050f2:	4690      	mov	r8, r2
 80050f4:	4699      	mov	r9, r3
 80050f6:	4623      	mov	r3, r4
 80050f8:	eb18 0303 	adds.w	r3, r8, r3
 80050fc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005100:	462b      	mov	r3, r5
 8005102:	eb49 0303 	adc.w	r3, r9, r3
 8005106:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800510a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800510e:	685b      	ldr	r3, [r3, #4]
 8005110:	2200      	movs	r2, #0
 8005112:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005116:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800511a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800511e:	460b      	mov	r3, r1
 8005120:	18db      	adds	r3, r3, r3
 8005122:	653b      	str	r3, [r7, #80]	; 0x50
 8005124:	4613      	mov	r3, r2
 8005126:	eb42 0303 	adc.w	r3, r2, r3
 800512a:	657b      	str	r3, [r7, #84]	; 0x54
 800512c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005130:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005134:	f7fb fd60 	bl	8000bf8 <__aeabi_uldivmod>
 8005138:	4602      	mov	r2, r0
 800513a:	460b      	mov	r3, r1
 800513c:	4b61      	ldr	r3, [pc, #388]	; (80052c4 <UART_SetConfig+0x2d4>)
 800513e:	fba3 2302 	umull	r2, r3, r3, r2
 8005142:	095b      	lsrs	r3, r3, #5
 8005144:	011c      	lsls	r4, r3, #4
 8005146:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800514a:	2200      	movs	r2, #0
 800514c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005150:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005154:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005158:	4642      	mov	r2, r8
 800515a:	464b      	mov	r3, r9
 800515c:	1891      	adds	r1, r2, r2
 800515e:	64b9      	str	r1, [r7, #72]	; 0x48
 8005160:	415b      	adcs	r3, r3
 8005162:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005164:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005168:	4641      	mov	r1, r8
 800516a:	eb12 0a01 	adds.w	sl, r2, r1
 800516e:	4649      	mov	r1, r9
 8005170:	eb43 0b01 	adc.w	fp, r3, r1
 8005174:	f04f 0200 	mov.w	r2, #0
 8005178:	f04f 0300 	mov.w	r3, #0
 800517c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005180:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005184:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005188:	4692      	mov	sl, r2
 800518a:	469b      	mov	fp, r3
 800518c:	4643      	mov	r3, r8
 800518e:	eb1a 0303 	adds.w	r3, sl, r3
 8005192:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005196:	464b      	mov	r3, r9
 8005198:	eb4b 0303 	adc.w	r3, fp, r3
 800519c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80051a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80051a4:	685b      	ldr	r3, [r3, #4]
 80051a6:	2200      	movs	r2, #0
 80051a8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80051ac:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80051b0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80051b4:	460b      	mov	r3, r1
 80051b6:	18db      	adds	r3, r3, r3
 80051b8:	643b      	str	r3, [r7, #64]	; 0x40
 80051ba:	4613      	mov	r3, r2
 80051bc:	eb42 0303 	adc.w	r3, r2, r3
 80051c0:	647b      	str	r3, [r7, #68]	; 0x44
 80051c2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80051c6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80051ca:	f7fb fd15 	bl	8000bf8 <__aeabi_uldivmod>
 80051ce:	4602      	mov	r2, r0
 80051d0:	460b      	mov	r3, r1
 80051d2:	4611      	mov	r1, r2
 80051d4:	4b3b      	ldr	r3, [pc, #236]	; (80052c4 <UART_SetConfig+0x2d4>)
 80051d6:	fba3 2301 	umull	r2, r3, r3, r1
 80051da:	095b      	lsrs	r3, r3, #5
 80051dc:	2264      	movs	r2, #100	; 0x64
 80051de:	fb02 f303 	mul.w	r3, r2, r3
 80051e2:	1acb      	subs	r3, r1, r3
 80051e4:	00db      	lsls	r3, r3, #3
 80051e6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80051ea:	4b36      	ldr	r3, [pc, #216]	; (80052c4 <UART_SetConfig+0x2d4>)
 80051ec:	fba3 2302 	umull	r2, r3, r3, r2
 80051f0:	095b      	lsrs	r3, r3, #5
 80051f2:	005b      	lsls	r3, r3, #1
 80051f4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80051f8:	441c      	add	r4, r3
 80051fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80051fe:	2200      	movs	r2, #0
 8005200:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005204:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005208:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800520c:	4642      	mov	r2, r8
 800520e:	464b      	mov	r3, r9
 8005210:	1891      	adds	r1, r2, r2
 8005212:	63b9      	str	r1, [r7, #56]	; 0x38
 8005214:	415b      	adcs	r3, r3
 8005216:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005218:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800521c:	4641      	mov	r1, r8
 800521e:	1851      	adds	r1, r2, r1
 8005220:	6339      	str	r1, [r7, #48]	; 0x30
 8005222:	4649      	mov	r1, r9
 8005224:	414b      	adcs	r3, r1
 8005226:	637b      	str	r3, [r7, #52]	; 0x34
 8005228:	f04f 0200 	mov.w	r2, #0
 800522c:	f04f 0300 	mov.w	r3, #0
 8005230:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005234:	4659      	mov	r1, fp
 8005236:	00cb      	lsls	r3, r1, #3
 8005238:	4651      	mov	r1, sl
 800523a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800523e:	4651      	mov	r1, sl
 8005240:	00ca      	lsls	r2, r1, #3
 8005242:	4610      	mov	r0, r2
 8005244:	4619      	mov	r1, r3
 8005246:	4603      	mov	r3, r0
 8005248:	4642      	mov	r2, r8
 800524a:	189b      	adds	r3, r3, r2
 800524c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005250:	464b      	mov	r3, r9
 8005252:	460a      	mov	r2, r1
 8005254:	eb42 0303 	adc.w	r3, r2, r3
 8005258:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800525c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005260:	685b      	ldr	r3, [r3, #4]
 8005262:	2200      	movs	r2, #0
 8005264:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005268:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800526c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8005270:	460b      	mov	r3, r1
 8005272:	18db      	adds	r3, r3, r3
 8005274:	62bb      	str	r3, [r7, #40]	; 0x28
 8005276:	4613      	mov	r3, r2
 8005278:	eb42 0303 	adc.w	r3, r2, r3
 800527c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800527e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005282:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005286:	f7fb fcb7 	bl	8000bf8 <__aeabi_uldivmod>
 800528a:	4602      	mov	r2, r0
 800528c:	460b      	mov	r3, r1
 800528e:	4b0d      	ldr	r3, [pc, #52]	; (80052c4 <UART_SetConfig+0x2d4>)
 8005290:	fba3 1302 	umull	r1, r3, r3, r2
 8005294:	095b      	lsrs	r3, r3, #5
 8005296:	2164      	movs	r1, #100	; 0x64
 8005298:	fb01 f303 	mul.w	r3, r1, r3
 800529c:	1ad3      	subs	r3, r2, r3
 800529e:	00db      	lsls	r3, r3, #3
 80052a0:	3332      	adds	r3, #50	; 0x32
 80052a2:	4a08      	ldr	r2, [pc, #32]	; (80052c4 <UART_SetConfig+0x2d4>)
 80052a4:	fba2 2303 	umull	r2, r3, r2, r3
 80052a8:	095b      	lsrs	r3, r3, #5
 80052aa:	f003 0207 	and.w	r2, r3, #7
 80052ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	4422      	add	r2, r4
 80052b6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80052b8:	e105      	b.n	80054c6 <UART_SetConfig+0x4d6>
 80052ba:	bf00      	nop
 80052bc:	40011000 	.word	0x40011000
 80052c0:	40011400 	.word	0x40011400
 80052c4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80052c8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80052cc:	2200      	movs	r2, #0
 80052ce:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80052d2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80052d6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80052da:	4642      	mov	r2, r8
 80052dc:	464b      	mov	r3, r9
 80052de:	1891      	adds	r1, r2, r2
 80052e0:	6239      	str	r1, [r7, #32]
 80052e2:	415b      	adcs	r3, r3
 80052e4:	627b      	str	r3, [r7, #36]	; 0x24
 80052e6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80052ea:	4641      	mov	r1, r8
 80052ec:	1854      	adds	r4, r2, r1
 80052ee:	4649      	mov	r1, r9
 80052f0:	eb43 0501 	adc.w	r5, r3, r1
 80052f4:	f04f 0200 	mov.w	r2, #0
 80052f8:	f04f 0300 	mov.w	r3, #0
 80052fc:	00eb      	lsls	r3, r5, #3
 80052fe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005302:	00e2      	lsls	r2, r4, #3
 8005304:	4614      	mov	r4, r2
 8005306:	461d      	mov	r5, r3
 8005308:	4643      	mov	r3, r8
 800530a:	18e3      	adds	r3, r4, r3
 800530c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005310:	464b      	mov	r3, r9
 8005312:	eb45 0303 	adc.w	r3, r5, r3
 8005316:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800531a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800531e:	685b      	ldr	r3, [r3, #4]
 8005320:	2200      	movs	r2, #0
 8005322:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005326:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800532a:	f04f 0200 	mov.w	r2, #0
 800532e:	f04f 0300 	mov.w	r3, #0
 8005332:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005336:	4629      	mov	r1, r5
 8005338:	008b      	lsls	r3, r1, #2
 800533a:	4621      	mov	r1, r4
 800533c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005340:	4621      	mov	r1, r4
 8005342:	008a      	lsls	r2, r1, #2
 8005344:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005348:	f7fb fc56 	bl	8000bf8 <__aeabi_uldivmod>
 800534c:	4602      	mov	r2, r0
 800534e:	460b      	mov	r3, r1
 8005350:	4b60      	ldr	r3, [pc, #384]	; (80054d4 <UART_SetConfig+0x4e4>)
 8005352:	fba3 2302 	umull	r2, r3, r3, r2
 8005356:	095b      	lsrs	r3, r3, #5
 8005358:	011c      	lsls	r4, r3, #4
 800535a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800535e:	2200      	movs	r2, #0
 8005360:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005364:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005368:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800536c:	4642      	mov	r2, r8
 800536e:	464b      	mov	r3, r9
 8005370:	1891      	adds	r1, r2, r2
 8005372:	61b9      	str	r1, [r7, #24]
 8005374:	415b      	adcs	r3, r3
 8005376:	61fb      	str	r3, [r7, #28]
 8005378:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800537c:	4641      	mov	r1, r8
 800537e:	1851      	adds	r1, r2, r1
 8005380:	6139      	str	r1, [r7, #16]
 8005382:	4649      	mov	r1, r9
 8005384:	414b      	adcs	r3, r1
 8005386:	617b      	str	r3, [r7, #20]
 8005388:	f04f 0200 	mov.w	r2, #0
 800538c:	f04f 0300 	mov.w	r3, #0
 8005390:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005394:	4659      	mov	r1, fp
 8005396:	00cb      	lsls	r3, r1, #3
 8005398:	4651      	mov	r1, sl
 800539a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800539e:	4651      	mov	r1, sl
 80053a0:	00ca      	lsls	r2, r1, #3
 80053a2:	4610      	mov	r0, r2
 80053a4:	4619      	mov	r1, r3
 80053a6:	4603      	mov	r3, r0
 80053a8:	4642      	mov	r2, r8
 80053aa:	189b      	adds	r3, r3, r2
 80053ac:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80053b0:	464b      	mov	r3, r9
 80053b2:	460a      	mov	r2, r1
 80053b4:	eb42 0303 	adc.w	r3, r2, r3
 80053b8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80053bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80053c0:	685b      	ldr	r3, [r3, #4]
 80053c2:	2200      	movs	r2, #0
 80053c4:	67bb      	str	r3, [r7, #120]	; 0x78
 80053c6:	67fa      	str	r2, [r7, #124]	; 0x7c
 80053c8:	f04f 0200 	mov.w	r2, #0
 80053cc:	f04f 0300 	mov.w	r3, #0
 80053d0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80053d4:	4649      	mov	r1, r9
 80053d6:	008b      	lsls	r3, r1, #2
 80053d8:	4641      	mov	r1, r8
 80053da:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80053de:	4641      	mov	r1, r8
 80053e0:	008a      	lsls	r2, r1, #2
 80053e2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80053e6:	f7fb fc07 	bl	8000bf8 <__aeabi_uldivmod>
 80053ea:	4602      	mov	r2, r0
 80053ec:	460b      	mov	r3, r1
 80053ee:	4b39      	ldr	r3, [pc, #228]	; (80054d4 <UART_SetConfig+0x4e4>)
 80053f0:	fba3 1302 	umull	r1, r3, r3, r2
 80053f4:	095b      	lsrs	r3, r3, #5
 80053f6:	2164      	movs	r1, #100	; 0x64
 80053f8:	fb01 f303 	mul.w	r3, r1, r3
 80053fc:	1ad3      	subs	r3, r2, r3
 80053fe:	011b      	lsls	r3, r3, #4
 8005400:	3332      	adds	r3, #50	; 0x32
 8005402:	4a34      	ldr	r2, [pc, #208]	; (80054d4 <UART_SetConfig+0x4e4>)
 8005404:	fba2 2303 	umull	r2, r3, r2, r3
 8005408:	095b      	lsrs	r3, r3, #5
 800540a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800540e:	441c      	add	r4, r3
 8005410:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005414:	2200      	movs	r2, #0
 8005416:	673b      	str	r3, [r7, #112]	; 0x70
 8005418:	677a      	str	r2, [r7, #116]	; 0x74
 800541a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800541e:	4642      	mov	r2, r8
 8005420:	464b      	mov	r3, r9
 8005422:	1891      	adds	r1, r2, r2
 8005424:	60b9      	str	r1, [r7, #8]
 8005426:	415b      	adcs	r3, r3
 8005428:	60fb      	str	r3, [r7, #12]
 800542a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800542e:	4641      	mov	r1, r8
 8005430:	1851      	adds	r1, r2, r1
 8005432:	6039      	str	r1, [r7, #0]
 8005434:	4649      	mov	r1, r9
 8005436:	414b      	adcs	r3, r1
 8005438:	607b      	str	r3, [r7, #4]
 800543a:	f04f 0200 	mov.w	r2, #0
 800543e:	f04f 0300 	mov.w	r3, #0
 8005442:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005446:	4659      	mov	r1, fp
 8005448:	00cb      	lsls	r3, r1, #3
 800544a:	4651      	mov	r1, sl
 800544c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005450:	4651      	mov	r1, sl
 8005452:	00ca      	lsls	r2, r1, #3
 8005454:	4610      	mov	r0, r2
 8005456:	4619      	mov	r1, r3
 8005458:	4603      	mov	r3, r0
 800545a:	4642      	mov	r2, r8
 800545c:	189b      	adds	r3, r3, r2
 800545e:	66bb      	str	r3, [r7, #104]	; 0x68
 8005460:	464b      	mov	r3, r9
 8005462:	460a      	mov	r2, r1
 8005464:	eb42 0303 	adc.w	r3, r2, r3
 8005468:	66fb      	str	r3, [r7, #108]	; 0x6c
 800546a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800546e:	685b      	ldr	r3, [r3, #4]
 8005470:	2200      	movs	r2, #0
 8005472:	663b      	str	r3, [r7, #96]	; 0x60
 8005474:	667a      	str	r2, [r7, #100]	; 0x64
 8005476:	f04f 0200 	mov.w	r2, #0
 800547a:	f04f 0300 	mov.w	r3, #0
 800547e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005482:	4649      	mov	r1, r9
 8005484:	008b      	lsls	r3, r1, #2
 8005486:	4641      	mov	r1, r8
 8005488:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800548c:	4641      	mov	r1, r8
 800548e:	008a      	lsls	r2, r1, #2
 8005490:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005494:	f7fb fbb0 	bl	8000bf8 <__aeabi_uldivmod>
 8005498:	4602      	mov	r2, r0
 800549a:	460b      	mov	r3, r1
 800549c:	4b0d      	ldr	r3, [pc, #52]	; (80054d4 <UART_SetConfig+0x4e4>)
 800549e:	fba3 1302 	umull	r1, r3, r3, r2
 80054a2:	095b      	lsrs	r3, r3, #5
 80054a4:	2164      	movs	r1, #100	; 0x64
 80054a6:	fb01 f303 	mul.w	r3, r1, r3
 80054aa:	1ad3      	subs	r3, r2, r3
 80054ac:	011b      	lsls	r3, r3, #4
 80054ae:	3332      	adds	r3, #50	; 0x32
 80054b0:	4a08      	ldr	r2, [pc, #32]	; (80054d4 <UART_SetConfig+0x4e4>)
 80054b2:	fba2 2303 	umull	r2, r3, r2, r3
 80054b6:	095b      	lsrs	r3, r3, #5
 80054b8:	f003 020f 	and.w	r2, r3, #15
 80054bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	4422      	add	r2, r4
 80054c4:	609a      	str	r2, [r3, #8]
}
 80054c6:	bf00      	nop
 80054c8:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80054cc:	46bd      	mov	sp, r7
 80054ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80054d2:	bf00      	nop
 80054d4:	51eb851f 	.word	0x51eb851f

080054d8 <atof>:
 80054d8:	2100      	movs	r1, #0
 80054da:	f001 babf 	b.w	8006a5c <strtod>
	...

080054e0 <__errno>:
 80054e0:	4b01      	ldr	r3, [pc, #4]	; (80054e8 <__errno+0x8>)
 80054e2:	6818      	ldr	r0, [r3, #0]
 80054e4:	4770      	bx	lr
 80054e6:	bf00      	nop
 80054e8:	20000010 	.word	0x20000010

080054ec <__libc_init_array>:
 80054ec:	b570      	push	{r4, r5, r6, lr}
 80054ee:	4d0d      	ldr	r5, [pc, #52]	; (8005524 <__libc_init_array+0x38>)
 80054f0:	4c0d      	ldr	r4, [pc, #52]	; (8005528 <__libc_init_array+0x3c>)
 80054f2:	1b64      	subs	r4, r4, r5
 80054f4:	10a4      	asrs	r4, r4, #2
 80054f6:	2600      	movs	r6, #0
 80054f8:	42a6      	cmp	r6, r4
 80054fa:	d109      	bne.n	8005510 <__libc_init_array+0x24>
 80054fc:	4d0b      	ldr	r5, [pc, #44]	; (800552c <__libc_init_array+0x40>)
 80054fe:	4c0c      	ldr	r4, [pc, #48]	; (8005530 <__libc_init_array+0x44>)
 8005500:	f004 f832 	bl	8009568 <_init>
 8005504:	1b64      	subs	r4, r4, r5
 8005506:	10a4      	asrs	r4, r4, #2
 8005508:	2600      	movs	r6, #0
 800550a:	42a6      	cmp	r6, r4
 800550c:	d105      	bne.n	800551a <__libc_init_array+0x2e>
 800550e:	bd70      	pop	{r4, r5, r6, pc}
 8005510:	f855 3b04 	ldr.w	r3, [r5], #4
 8005514:	4798      	blx	r3
 8005516:	3601      	adds	r6, #1
 8005518:	e7ee      	b.n	80054f8 <__libc_init_array+0xc>
 800551a:	f855 3b04 	ldr.w	r3, [r5], #4
 800551e:	4798      	blx	r3
 8005520:	3601      	adds	r6, #1
 8005522:	e7f2      	b.n	800550a <__libc_init_array+0x1e>
 8005524:	08009a44 	.word	0x08009a44
 8005528:	08009a44 	.word	0x08009a44
 800552c:	08009a44 	.word	0x08009a44
 8005530:	08009a48 	.word	0x08009a48

08005534 <memset>:
 8005534:	4402      	add	r2, r0
 8005536:	4603      	mov	r3, r0
 8005538:	4293      	cmp	r3, r2
 800553a:	d100      	bne.n	800553e <memset+0xa>
 800553c:	4770      	bx	lr
 800553e:	f803 1b01 	strb.w	r1, [r3], #1
 8005542:	e7f9      	b.n	8005538 <memset+0x4>

08005544 <__cvt>:
 8005544:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005548:	ec55 4b10 	vmov	r4, r5, d0
 800554c:	2d00      	cmp	r5, #0
 800554e:	460e      	mov	r6, r1
 8005550:	4619      	mov	r1, r3
 8005552:	462b      	mov	r3, r5
 8005554:	bfbb      	ittet	lt
 8005556:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800555a:	461d      	movlt	r5, r3
 800555c:	2300      	movge	r3, #0
 800555e:	232d      	movlt	r3, #45	; 0x2d
 8005560:	700b      	strb	r3, [r1, #0]
 8005562:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005564:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005568:	4691      	mov	r9, r2
 800556a:	f023 0820 	bic.w	r8, r3, #32
 800556e:	bfbc      	itt	lt
 8005570:	4622      	movlt	r2, r4
 8005572:	4614      	movlt	r4, r2
 8005574:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005578:	d005      	beq.n	8005586 <__cvt+0x42>
 800557a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800557e:	d100      	bne.n	8005582 <__cvt+0x3e>
 8005580:	3601      	adds	r6, #1
 8005582:	2102      	movs	r1, #2
 8005584:	e000      	b.n	8005588 <__cvt+0x44>
 8005586:	2103      	movs	r1, #3
 8005588:	ab03      	add	r3, sp, #12
 800558a:	9301      	str	r3, [sp, #4]
 800558c:	ab02      	add	r3, sp, #8
 800558e:	9300      	str	r3, [sp, #0]
 8005590:	ec45 4b10 	vmov	d0, r4, r5
 8005594:	4653      	mov	r3, sl
 8005596:	4632      	mov	r2, r6
 8005598:	f001 fafa 	bl	8006b90 <_dtoa_r>
 800559c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80055a0:	4607      	mov	r7, r0
 80055a2:	d102      	bne.n	80055aa <__cvt+0x66>
 80055a4:	f019 0f01 	tst.w	r9, #1
 80055a8:	d022      	beq.n	80055f0 <__cvt+0xac>
 80055aa:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80055ae:	eb07 0906 	add.w	r9, r7, r6
 80055b2:	d110      	bne.n	80055d6 <__cvt+0x92>
 80055b4:	783b      	ldrb	r3, [r7, #0]
 80055b6:	2b30      	cmp	r3, #48	; 0x30
 80055b8:	d10a      	bne.n	80055d0 <__cvt+0x8c>
 80055ba:	2200      	movs	r2, #0
 80055bc:	2300      	movs	r3, #0
 80055be:	4620      	mov	r0, r4
 80055c0:	4629      	mov	r1, r5
 80055c2:	f7fb fa89 	bl	8000ad8 <__aeabi_dcmpeq>
 80055c6:	b918      	cbnz	r0, 80055d0 <__cvt+0x8c>
 80055c8:	f1c6 0601 	rsb	r6, r6, #1
 80055cc:	f8ca 6000 	str.w	r6, [sl]
 80055d0:	f8da 3000 	ldr.w	r3, [sl]
 80055d4:	4499      	add	r9, r3
 80055d6:	2200      	movs	r2, #0
 80055d8:	2300      	movs	r3, #0
 80055da:	4620      	mov	r0, r4
 80055dc:	4629      	mov	r1, r5
 80055de:	f7fb fa7b 	bl	8000ad8 <__aeabi_dcmpeq>
 80055e2:	b108      	cbz	r0, 80055e8 <__cvt+0xa4>
 80055e4:	f8cd 900c 	str.w	r9, [sp, #12]
 80055e8:	2230      	movs	r2, #48	; 0x30
 80055ea:	9b03      	ldr	r3, [sp, #12]
 80055ec:	454b      	cmp	r3, r9
 80055ee:	d307      	bcc.n	8005600 <__cvt+0xbc>
 80055f0:	9b03      	ldr	r3, [sp, #12]
 80055f2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80055f4:	1bdb      	subs	r3, r3, r7
 80055f6:	4638      	mov	r0, r7
 80055f8:	6013      	str	r3, [r2, #0]
 80055fa:	b004      	add	sp, #16
 80055fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005600:	1c59      	adds	r1, r3, #1
 8005602:	9103      	str	r1, [sp, #12]
 8005604:	701a      	strb	r2, [r3, #0]
 8005606:	e7f0      	b.n	80055ea <__cvt+0xa6>

08005608 <__exponent>:
 8005608:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800560a:	4603      	mov	r3, r0
 800560c:	2900      	cmp	r1, #0
 800560e:	bfb8      	it	lt
 8005610:	4249      	neglt	r1, r1
 8005612:	f803 2b02 	strb.w	r2, [r3], #2
 8005616:	bfb4      	ite	lt
 8005618:	222d      	movlt	r2, #45	; 0x2d
 800561a:	222b      	movge	r2, #43	; 0x2b
 800561c:	2909      	cmp	r1, #9
 800561e:	7042      	strb	r2, [r0, #1]
 8005620:	dd2a      	ble.n	8005678 <__exponent+0x70>
 8005622:	f10d 0407 	add.w	r4, sp, #7
 8005626:	46a4      	mov	ip, r4
 8005628:	270a      	movs	r7, #10
 800562a:	46a6      	mov	lr, r4
 800562c:	460a      	mov	r2, r1
 800562e:	fb91 f6f7 	sdiv	r6, r1, r7
 8005632:	fb07 1516 	mls	r5, r7, r6, r1
 8005636:	3530      	adds	r5, #48	; 0x30
 8005638:	2a63      	cmp	r2, #99	; 0x63
 800563a:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 800563e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8005642:	4631      	mov	r1, r6
 8005644:	dcf1      	bgt.n	800562a <__exponent+0x22>
 8005646:	3130      	adds	r1, #48	; 0x30
 8005648:	f1ae 0502 	sub.w	r5, lr, #2
 800564c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005650:	1c44      	adds	r4, r0, #1
 8005652:	4629      	mov	r1, r5
 8005654:	4561      	cmp	r1, ip
 8005656:	d30a      	bcc.n	800566e <__exponent+0x66>
 8005658:	f10d 0209 	add.w	r2, sp, #9
 800565c:	eba2 020e 	sub.w	r2, r2, lr
 8005660:	4565      	cmp	r5, ip
 8005662:	bf88      	it	hi
 8005664:	2200      	movhi	r2, #0
 8005666:	4413      	add	r3, r2
 8005668:	1a18      	subs	r0, r3, r0
 800566a:	b003      	add	sp, #12
 800566c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800566e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005672:	f804 2f01 	strb.w	r2, [r4, #1]!
 8005676:	e7ed      	b.n	8005654 <__exponent+0x4c>
 8005678:	2330      	movs	r3, #48	; 0x30
 800567a:	3130      	adds	r1, #48	; 0x30
 800567c:	7083      	strb	r3, [r0, #2]
 800567e:	70c1      	strb	r1, [r0, #3]
 8005680:	1d03      	adds	r3, r0, #4
 8005682:	e7f1      	b.n	8005668 <__exponent+0x60>

08005684 <_printf_float>:
 8005684:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005688:	ed2d 8b02 	vpush	{d8}
 800568c:	b08d      	sub	sp, #52	; 0x34
 800568e:	460c      	mov	r4, r1
 8005690:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005694:	4616      	mov	r6, r2
 8005696:	461f      	mov	r7, r3
 8005698:	4605      	mov	r5, r0
 800569a:	f002 fbd7 	bl	8007e4c <_localeconv_r>
 800569e:	f8d0 a000 	ldr.w	sl, [r0]
 80056a2:	4650      	mov	r0, sl
 80056a4:	f7fa fd9c 	bl	80001e0 <strlen>
 80056a8:	2300      	movs	r3, #0
 80056aa:	930a      	str	r3, [sp, #40]	; 0x28
 80056ac:	6823      	ldr	r3, [r4, #0]
 80056ae:	9305      	str	r3, [sp, #20]
 80056b0:	f8d8 3000 	ldr.w	r3, [r8]
 80056b4:	f894 b018 	ldrb.w	fp, [r4, #24]
 80056b8:	3307      	adds	r3, #7
 80056ba:	f023 0307 	bic.w	r3, r3, #7
 80056be:	f103 0208 	add.w	r2, r3, #8
 80056c2:	f8c8 2000 	str.w	r2, [r8]
 80056c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056ca:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80056ce:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80056d2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80056d6:	9307      	str	r3, [sp, #28]
 80056d8:	f8cd 8018 	str.w	r8, [sp, #24]
 80056dc:	ee08 0a10 	vmov	s16, r0
 80056e0:	4b9f      	ldr	r3, [pc, #636]	; (8005960 <_printf_float+0x2dc>)
 80056e2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80056e6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80056ea:	f7fb fa27 	bl	8000b3c <__aeabi_dcmpun>
 80056ee:	bb88      	cbnz	r0, 8005754 <_printf_float+0xd0>
 80056f0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80056f4:	4b9a      	ldr	r3, [pc, #616]	; (8005960 <_printf_float+0x2dc>)
 80056f6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80056fa:	f7fb fa01 	bl	8000b00 <__aeabi_dcmple>
 80056fe:	bb48      	cbnz	r0, 8005754 <_printf_float+0xd0>
 8005700:	2200      	movs	r2, #0
 8005702:	2300      	movs	r3, #0
 8005704:	4640      	mov	r0, r8
 8005706:	4649      	mov	r1, r9
 8005708:	f7fb f9f0 	bl	8000aec <__aeabi_dcmplt>
 800570c:	b110      	cbz	r0, 8005714 <_printf_float+0x90>
 800570e:	232d      	movs	r3, #45	; 0x2d
 8005710:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005714:	4b93      	ldr	r3, [pc, #588]	; (8005964 <_printf_float+0x2e0>)
 8005716:	4894      	ldr	r0, [pc, #592]	; (8005968 <_printf_float+0x2e4>)
 8005718:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800571c:	bf94      	ite	ls
 800571e:	4698      	movls	r8, r3
 8005720:	4680      	movhi	r8, r0
 8005722:	2303      	movs	r3, #3
 8005724:	6123      	str	r3, [r4, #16]
 8005726:	9b05      	ldr	r3, [sp, #20]
 8005728:	f023 0204 	bic.w	r2, r3, #4
 800572c:	6022      	str	r2, [r4, #0]
 800572e:	f04f 0900 	mov.w	r9, #0
 8005732:	9700      	str	r7, [sp, #0]
 8005734:	4633      	mov	r3, r6
 8005736:	aa0b      	add	r2, sp, #44	; 0x2c
 8005738:	4621      	mov	r1, r4
 800573a:	4628      	mov	r0, r5
 800573c:	f000 f9d8 	bl	8005af0 <_printf_common>
 8005740:	3001      	adds	r0, #1
 8005742:	f040 8090 	bne.w	8005866 <_printf_float+0x1e2>
 8005746:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800574a:	b00d      	add	sp, #52	; 0x34
 800574c:	ecbd 8b02 	vpop	{d8}
 8005750:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005754:	4642      	mov	r2, r8
 8005756:	464b      	mov	r3, r9
 8005758:	4640      	mov	r0, r8
 800575a:	4649      	mov	r1, r9
 800575c:	f7fb f9ee 	bl	8000b3c <__aeabi_dcmpun>
 8005760:	b140      	cbz	r0, 8005774 <_printf_float+0xf0>
 8005762:	464b      	mov	r3, r9
 8005764:	2b00      	cmp	r3, #0
 8005766:	bfbc      	itt	lt
 8005768:	232d      	movlt	r3, #45	; 0x2d
 800576a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800576e:	487f      	ldr	r0, [pc, #508]	; (800596c <_printf_float+0x2e8>)
 8005770:	4b7f      	ldr	r3, [pc, #508]	; (8005970 <_printf_float+0x2ec>)
 8005772:	e7d1      	b.n	8005718 <_printf_float+0x94>
 8005774:	6863      	ldr	r3, [r4, #4]
 8005776:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800577a:	9206      	str	r2, [sp, #24]
 800577c:	1c5a      	adds	r2, r3, #1
 800577e:	d13f      	bne.n	8005800 <_printf_float+0x17c>
 8005780:	2306      	movs	r3, #6
 8005782:	6063      	str	r3, [r4, #4]
 8005784:	9b05      	ldr	r3, [sp, #20]
 8005786:	6861      	ldr	r1, [r4, #4]
 8005788:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800578c:	2300      	movs	r3, #0
 800578e:	9303      	str	r3, [sp, #12]
 8005790:	ab0a      	add	r3, sp, #40	; 0x28
 8005792:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005796:	ab09      	add	r3, sp, #36	; 0x24
 8005798:	ec49 8b10 	vmov	d0, r8, r9
 800579c:	9300      	str	r3, [sp, #0]
 800579e:	6022      	str	r2, [r4, #0]
 80057a0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80057a4:	4628      	mov	r0, r5
 80057a6:	f7ff fecd 	bl	8005544 <__cvt>
 80057aa:	9b06      	ldr	r3, [sp, #24]
 80057ac:	9909      	ldr	r1, [sp, #36]	; 0x24
 80057ae:	2b47      	cmp	r3, #71	; 0x47
 80057b0:	4680      	mov	r8, r0
 80057b2:	d108      	bne.n	80057c6 <_printf_float+0x142>
 80057b4:	1cc8      	adds	r0, r1, #3
 80057b6:	db02      	blt.n	80057be <_printf_float+0x13a>
 80057b8:	6863      	ldr	r3, [r4, #4]
 80057ba:	4299      	cmp	r1, r3
 80057bc:	dd41      	ble.n	8005842 <_printf_float+0x1be>
 80057be:	f1ab 0b02 	sub.w	fp, fp, #2
 80057c2:	fa5f fb8b 	uxtb.w	fp, fp
 80057c6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80057ca:	d820      	bhi.n	800580e <_printf_float+0x18a>
 80057cc:	3901      	subs	r1, #1
 80057ce:	465a      	mov	r2, fp
 80057d0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80057d4:	9109      	str	r1, [sp, #36]	; 0x24
 80057d6:	f7ff ff17 	bl	8005608 <__exponent>
 80057da:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80057dc:	1813      	adds	r3, r2, r0
 80057de:	2a01      	cmp	r2, #1
 80057e0:	4681      	mov	r9, r0
 80057e2:	6123      	str	r3, [r4, #16]
 80057e4:	dc02      	bgt.n	80057ec <_printf_float+0x168>
 80057e6:	6822      	ldr	r2, [r4, #0]
 80057e8:	07d2      	lsls	r2, r2, #31
 80057ea:	d501      	bpl.n	80057f0 <_printf_float+0x16c>
 80057ec:	3301      	adds	r3, #1
 80057ee:	6123      	str	r3, [r4, #16]
 80057f0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d09c      	beq.n	8005732 <_printf_float+0xae>
 80057f8:	232d      	movs	r3, #45	; 0x2d
 80057fa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80057fe:	e798      	b.n	8005732 <_printf_float+0xae>
 8005800:	9a06      	ldr	r2, [sp, #24]
 8005802:	2a47      	cmp	r2, #71	; 0x47
 8005804:	d1be      	bne.n	8005784 <_printf_float+0x100>
 8005806:	2b00      	cmp	r3, #0
 8005808:	d1bc      	bne.n	8005784 <_printf_float+0x100>
 800580a:	2301      	movs	r3, #1
 800580c:	e7b9      	b.n	8005782 <_printf_float+0xfe>
 800580e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005812:	d118      	bne.n	8005846 <_printf_float+0x1c2>
 8005814:	2900      	cmp	r1, #0
 8005816:	6863      	ldr	r3, [r4, #4]
 8005818:	dd0b      	ble.n	8005832 <_printf_float+0x1ae>
 800581a:	6121      	str	r1, [r4, #16]
 800581c:	b913      	cbnz	r3, 8005824 <_printf_float+0x1a0>
 800581e:	6822      	ldr	r2, [r4, #0]
 8005820:	07d0      	lsls	r0, r2, #31
 8005822:	d502      	bpl.n	800582a <_printf_float+0x1a6>
 8005824:	3301      	adds	r3, #1
 8005826:	440b      	add	r3, r1
 8005828:	6123      	str	r3, [r4, #16]
 800582a:	65a1      	str	r1, [r4, #88]	; 0x58
 800582c:	f04f 0900 	mov.w	r9, #0
 8005830:	e7de      	b.n	80057f0 <_printf_float+0x16c>
 8005832:	b913      	cbnz	r3, 800583a <_printf_float+0x1b6>
 8005834:	6822      	ldr	r2, [r4, #0]
 8005836:	07d2      	lsls	r2, r2, #31
 8005838:	d501      	bpl.n	800583e <_printf_float+0x1ba>
 800583a:	3302      	adds	r3, #2
 800583c:	e7f4      	b.n	8005828 <_printf_float+0x1a4>
 800583e:	2301      	movs	r3, #1
 8005840:	e7f2      	b.n	8005828 <_printf_float+0x1a4>
 8005842:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8005846:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005848:	4299      	cmp	r1, r3
 800584a:	db05      	blt.n	8005858 <_printf_float+0x1d4>
 800584c:	6823      	ldr	r3, [r4, #0]
 800584e:	6121      	str	r1, [r4, #16]
 8005850:	07d8      	lsls	r0, r3, #31
 8005852:	d5ea      	bpl.n	800582a <_printf_float+0x1a6>
 8005854:	1c4b      	adds	r3, r1, #1
 8005856:	e7e7      	b.n	8005828 <_printf_float+0x1a4>
 8005858:	2900      	cmp	r1, #0
 800585a:	bfd4      	ite	le
 800585c:	f1c1 0202 	rsble	r2, r1, #2
 8005860:	2201      	movgt	r2, #1
 8005862:	4413      	add	r3, r2
 8005864:	e7e0      	b.n	8005828 <_printf_float+0x1a4>
 8005866:	6823      	ldr	r3, [r4, #0]
 8005868:	055a      	lsls	r2, r3, #21
 800586a:	d407      	bmi.n	800587c <_printf_float+0x1f8>
 800586c:	6923      	ldr	r3, [r4, #16]
 800586e:	4642      	mov	r2, r8
 8005870:	4631      	mov	r1, r6
 8005872:	4628      	mov	r0, r5
 8005874:	47b8      	blx	r7
 8005876:	3001      	adds	r0, #1
 8005878:	d12c      	bne.n	80058d4 <_printf_float+0x250>
 800587a:	e764      	b.n	8005746 <_printf_float+0xc2>
 800587c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005880:	f240 80e0 	bls.w	8005a44 <_printf_float+0x3c0>
 8005884:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005888:	2200      	movs	r2, #0
 800588a:	2300      	movs	r3, #0
 800588c:	f7fb f924 	bl	8000ad8 <__aeabi_dcmpeq>
 8005890:	2800      	cmp	r0, #0
 8005892:	d034      	beq.n	80058fe <_printf_float+0x27a>
 8005894:	4a37      	ldr	r2, [pc, #220]	; (8005974 <_printf_float+0x2f0>)
 8005896:	2301      	movs	r3, #1
 8005898:	4631      	mov	r1, r6
 800589a:	4628      	mov	r0, r5
 800589c:	47b8      	blx	r7
 800589e:	3001      	adds	r0, #1
 80058a0:	f43f af51 	beq.w	8005746 <_printf_float+0xc2>
 80058a4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80058a8:	429a      	cmp	r2, r3
 80058aa:	db02      	blt.n	80058b2 <_printf_float+0x22e>
 80058ac:	6823      	ldr	r3, [r4, #0]
 80058ae:	07d8      	lsls	r0, r3, #31
 80058b0:	d510      	bpl.n	80058d4 <_printf_float+0x250>
 80058b2:	ee18 3a10 	vmov	r3, s16
 80058b6:	4652      	mov	r2, sl
 80058b8:	4631      	mov	r1, r6
 80058ba:	4628      	mov	r0, r5
 80058bc:	47b8      	blx	r7
 80058be:	3001      	adds	r0, #1
 80058c0:	f43f af41 	beq.w	8005746 <_printf_float+0xc2>
 80058c4:	f04f 0800 	mov.w	r8, #0
 80058c8:	f104 091a 	add.w	r9, r4, #26
 80058cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80058ce:	3b01      	subs	r3, #1
 80058d0:	4543      	cmp	r3, r8
 80058d2:	dc09      	bgt.n	80058e8 <_printf_float+0x264>
 80058d4:	6823      	ldr	r3, [r4, #0]
 80058d6:	079b      	lsls	r3, r3, #30
 80058d8:	f100 8105 	bmi.w	8005ae6 <_printf_float+0x462>
 80058dc:	68e0      	ldr	r0, [r4, #12]
 80058de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80058e0:	4298      	cmp	r0, r3
 80058e2:	bfb8      	it	lt
 80058e4:	4618      	movlt	r0, r3
 80058e6:	e730      	b.n	800574a <_printf_float+0xc6>
 80058e8:	2301      	movs	r3, #1
 80058ea:	464a      	mov	r2, r9
 80058ec:	4631      	mov	r1, r6
 80058ee:	4628      	mov	r0, r5
 80058f0:	47b8      	blx	r7
 80058f2:	3001      	adds	r0, #1
 80058f4:	f43f af27 	beq.w	8005746 <_printf_float+0xc2>
 80058f8:	f108 0801 	add.w	r8, r8, #1
 80058fc:	e7e6      	b.n	80058cc <_printf_float+0x248>
 80058fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005900:	2b00      	cmp	r3, #0
 8005902:	dc39      	bgt.n	8005978 <_printf_float+0x2f4>
 8005904:	4a1b      	ldr	r2, [pc, #108]	; (8005974 <_printf_float+0x2f0>)
 8005906:	2301      	movs	r3, #1
 8005908:	4631      	mov	r1, r6
 800590a:	4628      	mov	r0, r5
 800590c:	47b8      	blx	r7
 800590e:	3001      	adds	r0, #1
 8005910:	f43f af19 	beq.w	8005746 <_printf_float+0xc2>
 8005914:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005918:	4313      	orrs	r3, r2
 800591a:	d102      	bne.n	8005922 <_printf_float+0x29e>
 800591c:	6823      	ldr	r3, [r4, #0]
 800591e:	07d9      	lsls	r1, r3, #31
 8005920:	d5d8      	bpl.n	80058d4 <_printf_float+0x250>
 8005922:	ee18 3a10 	vmov	r3, s16
 8005926:	4652      	mov	r2, sl
 8005928:	4631      	mov	r1, r6
 800592a:	4628      	mov	r0, r5
 800592c:	47b8      	blx	r7
 800592e:	3001      	adds	r0, #1
 8005930:	f43f af09 	beq.w	8005746 <_printf_float+0xc2>
 8005934:	f04f 0900 	mov.w	r9, #0
 8005938:	f104 0a1a 	add.w	sl, r4, #26
 800593c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800593e:	425b      	negs	r3, r3
 8005940:	454b      	cmp	r3, r9
 8005942:	dc01      	bgt.n	8005948 <_printf_float+0x2c4>
 8005944:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005946:	e792      	b.n	800586e <_printf_float+0x1ea>
 8005948:	2301      	movs	r3, #1
 800594a:	4652      	mov	r2, sl
 800594c:	4631      	mov	r1, r6
 800594e:	4628      	mov	r0, r5
 8005950:	47b8      	blx	r7
 8005952:	3001      	adds	r0, #1
 8005954:	f43f aef7 	beq.w	8005746 <_printf_float+0xc2>
 8005958:	f109 0901 	add.w	r9, r9, #1
 800595c:	e7ee      	b.n	800593c <_printf_float+0x2b8>
 800595e:	bf00      	nop
 8005960:	7fefffff 	.word	0x7fefffff
 8005964:	080095a4 	.word	0x080095a4
 8005968:	080095a8 	.word	0x080095a8
 800596c:	080095b0 	.word	0x080095b0
 8005970:	080095ac 	.word	0x080095ac
 8005974:	080095b4 	.word	0x080095b4
 8005978:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800597a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800597c:	429a      	cmp	r2, r3
 800597e:	bfa8      	it	ge
 8005980:	461a      	movge	r2, r3
 8005982:	2a00      	cmp	r2, #0
 8005984:	4691      	mov	r9, r2
 8005986:	dc37      	bgt.n	80059f8 <_printf_float+0x374>
 8005988:	f04f 0b00 	mov.w	fp, #0
 800598c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005990:	f104 021a 	add.w	r2, r4, #26
 8005994:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005996:	9305      	str	r3, [sp, #20]
 8005998:	eba3 0309 	sub.w	r3, r3, r9
 800599c:	455b      	cmp	r3, fp
 800599e:	dc33      	bgt.n	8005a08 <_printf_float+0x384>
 80059a0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80059a4:	429a      	cmp	r2, r3
 80059a6:	db3b      	blt.n	8005a20 <_printf_float+0x39c>
 80059a8:	6823      	ldr	r3, [r4, #0]
 80059aa:	07da      	lsls	r2, r3, #31
 80059ac:	d438      	bmi.n	8005a20 <_printf_float+0x39c>
 80059ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80059b0:	9a05      	ldr	r2, [sp, #20]
 80059b2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80059b4:	1a9a      	subs	r2, r3, r2
 80059b6:	eba3 0901 	sub.w	r9, r3, r1
 80059ba:	4591      	cmp	r9, r2
 80059bc:	bfa8      	it	ge
 80059be:	4691      	movge	r9, r2
 80059c0:	f1b9 0f00 	cmp.w	r9, #0
 80059c4:	dc35      	bgt.n	8005a32 <_printf_float+0x3ae>
 80059c6:	f04f 0800 	mov.w	r8, #0
 80059ca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80059ce:	f104 0a1a 	add.w	sl, r4, #26
 80059d2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80059d6:	1a9b      	subs	r3, r3, r2
 80059d8:	eba3 0309 	sub.w	r3, r3, r9
 80059dc:	4543      	cmp	r3, r8
 80059de:	f77f af79 	ble.w	80058d4 <_printf_float+0x250>
 80059e2:	2301      	movs	r3, #1
 80059e4:	4652      	mov	r2, sl
 80059e6:	4631      	mov	r1, r6
 80059e8:	4628      	mov	r0, r5
 80059ea:	47b8      	blx	r7
 80059ec:	3001      	adds	r0, #1
 80059ee:	f43f aeaa 	beq.w	8005746 <_printf_float+0xc2>
 80059f2:	f108 0801 	add.w	r8, r8, #1
 80059f6:	e7ec      	b.n	80059d2 <_printf_float+0x34e>
 80059f8:	4613      	mov	r3, r2
 80059fa:	4631      	mov	r1, r6
 80059fc:	4642      	mov	r2, r8
 80059fe:	4628      	mov	r0, r5
 8005a00:	47b8      	blx	r7
 8005a02:	3001      	adds	r0, #1
 8005a04:	d1c0      	bne.n	8005988 <_printf_float+0x304>
 8005a06:	e69e      	b.n	8005746 <_printf_float+0xc2>
 8005a08:	2301      	movs	r3, #1
 8005a0a:	4631      	mov	r1, r6
 8005a0c:	4628      	mov	r0, r5
 8005a0e:	9205      	str	r2, [sp, #20]
 8005a10:	47b8      	blx	r7
 8005a12:	3001      	adds	r0, #1
 8005a14:	f43f ae97 	beq.w	8005746 <_printf_float+0xc2>
 8005a18:	9a05      	ldr	r2, [sp, #20]
 8005a1a:	f10b 0b01 	add.w	fp, fp, #1
 8005a1e:	e7b9      	b.n	8005994 <_printf_float+0x310>
 8005a20:	ee18 3a10 	vmov	r3, s16
 8005a24:	4652      	mov	r2, sl
 8005a26:	4631      	mov	r1, r6
 8005a28:	4628      	mov	r0, r5
 8005a2a:	47b8      	blx	r7
 8005a2c:	3001      	adds	r0, #1
 8005a2e:	d1be      	bne.n	80059ae <_printf_float+0x32a>
 8005a30:	e689      	b.n	8005746 <_printf_float+0xc2>
 8005a32:	9a05      	ldr	r2, [sp, #20]
 8005a34:	464b      	mov	r3, r9
 8005a36:	4442      	add	r2, r8
 8005a38:	4631      	mov	r1, r6
 8005a3a:	4628      	mov	r0, r5
 8005a3c:	47b8      	blx	r7
 8005a3e:	3001      	adds	r0, #1
 8005a40:	d1c1      	bne.n	80059c6 <_printf_float+0x342>
 8005a42:	e680      	b.n	8005746 <_printf_float+0xc2>
 8005a44:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005a46:	2a01      	cmp	r2, #1
 8005a48:	dc01      	bgt.n	8005a4e <_printf_float+0x3ca>
 8005a4a:	07db      	lsls	r3, r3, #31
 8005a4c:	d538      	bpl.n	8005ac0 <_printf_float+0x43c>
 8005a4e:	2301      	movs	r3, #1
 8005a50:	4642      	mov	r2, r8
 8005a52:	4631      	mov	r1, r6
 8005a54:	4628      	mov	r0, r5
 8005a56:	47b8      	blx	r7
 8005a58:	3001      	adds	r0, #1
 8005a5a:	f43f ae74 	beq.w	8005746 <_printf_float+0xc2>
 8005a5e:	ee18 3a10 	vmov	r3, s16
 8005a62:	4652      	mov	r2, sl
 8005a64:	4631      	mov	r1, r6
 8005a66:	4628      	mov	r0, r5
 8005a68:	47b8      	blx	r7
 8005a6a:	3001      	adds	r0, #1
 8005a6c:	f43f ae6b 	beq.w	8005746 <_printf_float+0xc2>
 8005a70:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005a74:	2200      	movs	r2, #0
 8005a76:	2300      	movs	r3, #0
 8005a78:	f7fb f82e 	bl	8000ad8 <__aeabi_dcmpeq>
 8005a7c:	b9d8      	cbnz	r0, 8005ab6 <_printf_float+0x432>
 8005a7e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005a80:	f108 0201 	add.w	r2, r8, #1
 8005a84:	3b01      	subs	r3, #1
 8005a86:	4631      	mov	r1, r6
 8005a88:	4628      	mov	r0, r5
 8005a8a:	47b8      	blx	r7
 8005a8c:	3001      	adds	r0, #1
 8005a8e:	d10e      	bne.n	8005aae <_printf_float+0x42a>
 8005a90:	e659      	b.n	8005746 <_printf_float+0xc2>
 8005a92:	2301      	movs	r3, #1
 8005a94:	4652      	mov	r2, sl
 8005a96:	4631      	mov	r1, r6
 8005a98:	4628      	mov	r0, r5
 8005a9a:	47b8      	blx	r7
 8005a9c:	3001      	adds	r0, #1
 8005a9e:	f43f ae52 	beq.w	8005746 <_printf_float+0xc2>
 8005aa2:	f108 0801 	add.w	r8, r8, #1
 8005aa6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005aa8:	3b01      	subs	r3, #1
 8005aaa:	4543      	cmp	r3, r8
 8005aac:	dcf1      	bgt.n	8005a92 <_printf_float+0x40e>
 8005aae:	464b      	mov	r3, r9
 8005ab0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005ab4:	e6dc      	b.n	8005870 <_printf_float+0x1ec>
 8005ab6:	f04f 0800 	mov.w	r8, #0
 8005aba:	f104 0a1a 	add.w	sl, r4, #26
 8005abe:	e7f2      	b.n	8005aa6 <_printf_float+0x422>
 8005ac0:	2301      	movs	r3, #1
 8005ac2:	4642      	mov	r2, r8
 8005ac4:	e7df      	b.n	8005a86 <_printf_float+0x402>
 8005ac6:	2301      	movs	r3, #1
 8005ac8:	464a      	mov	r2, r9
 8005aca:	4631      	mov	r1, r6
 8005acc:	4628      	mov	r0, r5
 8005ace:	47b8      	blx	r7
 8005ad0:	3001      	adds	r0, #1
 8005ad2:	f43f ae38 	beq.w	8005746 <_printf_float+0xc2>
 8005ad6:	f108 0801 	add.w	r8, r8, #1
 8005ada:	68e3      	ldr	r3, [r4, #12]
 8005adc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005ade:	1a5b      	subs	r3, r3, r1
 8005ae0:	4543      	cmp	r3, r8
 8005ae2:	dcf0      	bgt.n	8005ac6 <_printf_float+0x442>
 8005ae4:	e6fa      	b.n	80058dc <_printf_float+0x258>
 8005ae6:	f04f 0800 	mov.w	r8, #0
 8005aea:	f104 0919 	add.w	r9, r4, #25
 8005aee:	e7f4      	b.n	8005ada <_printf_float+0x456>

08005af0 <_printf_common>:
 8005af0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005af4:	4616      	mov	r6, r2
 8005af6:	4699      	mov	r9, r3
 8005af8:	688a      	ldr	r2, [r1, #8]
 8005afa:	690b      	ldr	r3, [r1, #16]
 8005afc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005b00:	4293      	cmp	r3, r2
 8005b02:	bfb8      	it	lt
 8005b04:	4613      	movlt	r3, r2
 8005b06:	6033      	str	r3, [r6, #0]
 8005b08:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005b0c:	4607      	mov	r7, r0
 8005b0e:	460c      	mov	r4, r1
 8005b10:	b10a      	cbz	r2, 8005b16 <_printf_common+0x26>
 8005b12:	3301      	adds	r3, #1
 8005b14:	6033      	str	r3, [r6, #0]
 8005b16:	6823      	ldr	r3, [r4, #0]
 8005b18:	0699      	lsls	r1, r3, #26
 8005b1a:	bf42      	ittt	mi
 8005b1c:	6833      	ldrmi	r3, [r6, #0]
 8005b1e:	3302      	addmi	r3, #2
 8005b20:	6033      	strmi	r3, [r6, #0]
 8005b22:	6825      	ldr	r5, [r4, #0]
 8005b24:	f015 0506 	ands.w	r5, r5, #6
 8005b28:	d106      	bne.n	8005b38 <_printf_common+0x48>
 8005b2a:	f104 0a19 	add.w	sl, r4, #25
 8005b2e:	68e3      	ldr	r3, [r4, #12]
 8005b30:	6832      	ldr	r2, [r6, #0]
 8005b32:	1a9b      	subs	r3, r3, r2
 8005b34:	42ab      	cmp	r3, r5
 8005b36:	dc26      	bgt.n	8005b86 <_printf_common+0x96>
 8005b38:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005b3c:	1e13      	subs	r3, r2, #0
 8005b3e:	6822      	ldr	r2, [r4, #0]
 8005b40:	bf18      	it	ne
 8005b42:	2301      	movne	r3, #1
 8005b44:	0692      	lsls	r2, r2, #26
 8005b46:	d42b      	bmi.n	8005ba0 <_printf_common+0xb0>
 8005b48:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005b4c:	4649      	mov	r1, r9
 8005b4e:	4638      	mov	r0, r7
 8005b50:	47c0      	blx	r8
 8005b52:	3001      	adds	r0, #1
 8005b54:	d01e      	beq.n	8005b94 <_printf_common+0xa4>
 8005b56:	6823      	ldr	r3, [r4, #0]
 8005b58:	68e5      	ldr	r5, [r4, #12]
 8005b5a:	6832      	ldr	r2, [r6, #0]
 8005b5c:	f003 0306 	and.w	r3, r3, #6
 8005b60:	2b04      	cmp	r3, #4
 8005b62:	bf08      	it	eq
 8005b64:	1aad      	subeq	r5, r5, r2
 8005b66:	68a3      	ldr	r3, [r4, #8]
 8005b68:	6922      	ldr	r2, [r4, #16]
 8005b6a:	bf0c      	ite	eq
 8005b6c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005b70:	2500      	movne	r5, #0
 8005b72:	4293      	cmp	r3, r2
 8005b74:	bfc4      	itt	gt
 8005b76:	1a9b      	subgt	r3, r3, r2
 8005b78:	18ed      	addgt	r5, r5, r3
 8005b7a:	2600      	movs	r6, #0
 8005b7c:	341a      	adds	r4, #26
 8005b7e:	42b5      	cmp	r5, r6
 8005b80:	d11a      	bne.n	8005bb8 <_printf_common+0xc8>
 8005b82:	2000      	movs	r0, #0
 8005b84:	e008      	b.n	8005b98 <_printf_common+0xa8>
 8005b86:	2301      	movs	r3, #1
 8005b88:	4652      	mov	r2, sl
 8005b8a:	4649      	mov	r1, r9
 8005b8c:	4638      	mov	r0, r7
 8005b8e:	47c0      	blx	r8
 8005b90:	3001      	adds	r0, #1
 8005b92:	d103      	bne.n	8005b9c <_printf_common+0xac>
 8005b94:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005b98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b9c:	3501      	adds	r5, #1
 8005b9e:	e7c6      	b.n	8005b2e <_printf_common+0x3e>
 8005ba0:	18e1      	adds	r1, r4, r3
 8005ba2:	1c5a      	adds	r2, r3, #1
 8005ba4:	2030      	movs	r0, #48	; 0x30
 8005ba6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005baa:	4422      	add	r2, r4
 8005bac:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005bb0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005bb4:	3302      	adds	r3, #2
 8005bb6:	e7c7      	b.n	8005b48 <_printf_common+0x58>
 8005bb8:	2301      	movs	r3, #1
 8005bba:	4622      	mov	r2, r4
 8005bbc:	4649      	mov	r1, r9
 8005bbe:	4638      	mov	r0, r7
 8005bc0:	47c0      	blx	r8
 8005bc2:	3001      	adds	r0, #1
 8005bc4:	d0e6      	beq.n	8005b94 <_printf_common+0xa4>
 8005bc6:	3601      	adds	r6, #1
 8005bc8:	e7d9      	b.n	8005b7e <_printf_common+0x8e>
	...

08005bcc <_printf_i>:
 8005bcc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005bd0:	7e0f      	ldrb	r7, [r1, #24]
 8005bd2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005bd4:	2f78      	cmp	r7, #120	; 0x78
 8005bd6:	4691      	mov	r9, r2
 8005bd8:	4680      	mov	r8, r0
 8005bda:	460c      	mov	r4, r1
 8005bdc:	469a      	mov	sl, r3
 8005bde:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005be2:	d807      	bhi.n	8005bf4 <_printf_i+0x28>
 8005be4:	2f62      	cmp	r7, #98	; 0x62
 8005be6:	d80a      	bhi.n	8005bfe <_printf_i+0x32>
 8005be8:	2f00      	cmp	r7, #0
 8005bea:	f000 80d8 	beq.w	8005d9e <_printf_i+0x1d2>
 8005bee:	2f58      	cmp	r7, #88	; 0x58
 8005bf0:	f000 80a3 	beq.w	8005d3a <_printf_i+0x16e>
 8005bf4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005bf8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005bfc:	e03a      	b.n	8005c74 <_printf_i+0xa8>
 8005bfe:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005c02:	2b15      	cmp	r3, #21
 8005c04:	d8f6      	bhi.n	8005bf4 <_printf_i+0x28>
 8005c06:	a101      	add	r1, pc, #4	; (adr r1, 8005c0c <_printf_i+0x40>)
 8005c08:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005c0c:	08005c65 	.word	0x08005c65
 8005c10:	08005c79 	.word	0x08005c79
 8005c14:	08005bf5 	.word	0x08005bf5
 8005c18:	08005bf5 	.word	0x08005bf5
 8005c1c:	08005bf5 	.word	0x08005bf5
 8005c20:	08005bf5 	.word	0x08005bf5
 8005c24:	08005c79 	.word	0x08005c79
 8005c28:	08005bf5 	.word	0x08005bf5
 8005c2c:	08005bf5 	.word	0x08005bf5
 8005c30:	08005bf5 	.word	0x08005bf5
 8005c34:	08005bf5 	.word	0x08005bf5
 8005c38:	08005d85 	.word	0x08005d85
 8005c3c:	08005ca9 	.word	0x08005ca9
 8005c40:	08005d67 	.word	0x08005d67
 8005c44:	08005bf5 	.word	0x08005bf5
 8005c48:	08005bf5 	.word	0x08005bf5
 8005c4c:	08005da7 	.word	0x08005da7
 8005c50:	08005bf5 	.word	0x08005bf5
 8005c54:	08005ca9 	.word	0x08005ca9
 8005c58:	08005bf5 	.word	0x08005bf5
 8005c5c:	08005bf5 	.word	0x08005bf5
 8005c60:	08005d6f 	.word	0x08005d6f
 8005c64:	682b      	ldr	r3, [r5, #0]
 8005c66:	1d1a      	adds	r2, r3, #4
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	602a      	str	r2, [r5, #0]
 8005c6c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005c70:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005c74:	2301      	movs	r3, #1
 8005c76:	e0a3      	b.n	8005dc0 <_printf_i+0x1f4>
 8005c78:	6820      	ldr	r0, [r4, #0]
 8005c7a:	6829      	ldr	r1, [r5, #0]
 8005c7c:	0606      	lsls	r6, r0, #24
 8005c7e:	f101 0304 	add.w	r3, r1, #4
 8005c82:	d50a      	bpl.n	8005c9a <_printf_i+0xce>
 8005c84:	680e      	ldr	r6, [r1, #0]
 8005c86:	602b      	str	r3, [r5, #0]
 8005c88:	2e00      	cmp	r6, #0
 8005c8a:	da03      	bge.n	8005c94 <_printf_i+0xc8>
 8005c8c:	232d      	movs	r3, #45	; 0x2d
 8005c8e:	4276      	negs	r6, r6
 8005c90:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005c94:	485e      	ldr	r0, [pc, #376]	; (8005e10 <_printf_i+0x244>)
 8005c96:	230a      	movs	r3, #10
 8005c98:	e019      	b.n	8005cce <_printf_i+0x102>
 8005c9a:	680e      	ldr	r6, [r1, #0]
 8005c9c:	602b      	str	r3, [r5, #0]
 8005c9e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005ca2:	bf18      	it	ne
 8005ca4:	b236      	sxthne	r6, r6
 8005ca6:	e7ef      	b.n	8005c88 <_printf_i+0xbc>
 8005ca8:	682b      	ldr	r3, [r5, #0]
 8005caa:	6820      	ldr	r0, [r4, #0]
 8005cac:	1d19      	adds	r1, r3, #4
 8005cae:	6029      	str	r1, [r5, #0]
 8005cb0:	0601      	lsls	r1, r0, #24
 8005cb2:	d501      	bpl.n	8005cb8 <_printf_i+0xec>
 8005cb4:	681e      	ldr	r6, [r3, #0]
 8005cb6:	e002      	b.n	8005cbe <_printf_i+0xf2>
 8005cb8:	0646      	lsls	r6, r0, #25
 8005cba:	d5fb      	bpl.n	8005cb4 <_printf_i+0xe8>
 8005cbc:	881e      	ldrh	r6, [r3, #0]
 8005cbe:	4854      	ldr	r0, [pc, #336]	; (8005e10 <_printf_i+0x244>)
 8005cc0:	2f6f      	cmp	r7, #111	; 0x6f
 8005cc2:	bf0c      	ite	eq
 8005cc4:	2308      	moveq	r3, #8
 8005cc6:	230a      	movne	r3, #10
 8005cc8:	2100      	movs	r1, #0
 8005cca:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005cce:	6865      	ldr	r5, [r4, #4]
 8005cd0:	60a5      	str	r5, [r4, #8]
 8005cd2:	2d00      	cmp	r5, #0
 8005cd4:	bfa2      	ittt	ge
 8005cd6:	6821      	ldrge	r1, [r4, #0]
 8005cd8:	f021 0104 	bicge.w	r1, r1, #4
 8005cdc:	6021      	strge	r1, [r4, #0]
 8005cde:	b90e      	cbnz	r6, 8005ce4 <_printf_i+0x118>
 8005ce0:	2d00      	cmp	r5, #0
 8005ce2:	d04d      	beq.n	8005d80 <_printf_i+0x1b4>
 8005ce4:	4615      	mov	r5, r2
 8005ce6:	fbb6 f1f3 	udiv	r1, r6, r3
 8005cea:	fb03 6711 	mls	r7, r3, r1, r6
 8005cee:	5dc7      	ldrb	r7, [r0, r7]
 8005cf0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005cf4:	4637      	mov	r7, r6
 8005cf6:	42bb      	cmp	r3, r7
 8005cf8:	460e      	mov	r6, r1
 8005cfa:	d9f4      	bls.n	8005ce6 <_printf_i+0x11a>
 8005cfc:	2b08      	cmp	r3, #8
 8005cfe:	d10b      	bne.n	8005d18 <_printf_i+0x14c>
 8005d00:	6823      	ldr	r3, [r4, #0]
 8005d02:	07de      	lsls	r6, r3, #31
 8005d04:	d508      	bpl.n	8005d18 <_printf_i+0x14c>
 8005d06:	6923      	ldr	r3, [r4, #16]
 8005d08:	6861      	ldr	r1, [r4, #4]
 8005d0a:	4299      	cmp	r1, r3
 8005d0c:	bfde      	ittt	le
 8005d0e:	2330      	movle	r3, #48	; 0x30
 8005d10:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005d14:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8005d18:	1b52      	subs	r2, r2, r5
 8005d1a:	6122      	str	r2, [r4, #16]
 8005d1c:	f8cd a000 	str.w	sl, [sp]
 8005d20:	464b      	mov	r3, r9
 8005d22:	aa03      	add	r2, sp, #12
 8005d24:	4621      	mov	r1, r4
 8005d26:	4640      	mov	r0, r8
 8005d28:	f7ff fee2 	bl	8005af0 <_printf_common>
 8005d2c:	3001      	adds	r0, #1
 8005d2e:	d14c      	bne.n	8005dca <_printf_i+0x1fe>
 8005d30:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005d34:	b004      	add	sp, #16
 8005d36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d3a:	4835      	ldr	r0, [pc, #212]	; (8005e10 <_printf_i+0x244>)
 8005d3c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005d40:	6829      	ldr	r1, [r5, #0]
 8005d42:	6823      	ldr	r3, [r4, #0]
 8005d44:	f851 6b04 	ldr.w	r6, [r1], #4
 8005d48:	6029      	str	r1, [r5, #0]
 8005d4a:	061d      	lsls	r5, r3, #24
 8005d4c:	d514      	bpl.n	8005d78 <_printf_i+0x1ac>
 8005d4e:	07df      	lsls	r7, r3, #31
 8005d50:	bf44      	itt	mi
 8005d52:	f043 0320 	orrmi.w	r3, r3, #32
 8005d56:	6023      	strmi	r3, [r4, #0]
 8005d58:	b91e      	cbnz	r6, 8005d62 <_printf_i+0x196>
 8005d5a:	6823      	ldr	r3, [r4, #0]
 8005d5c:	f023 0320 	bic.w	r3, r3, #32
 8005d60:	6023      	str	r3, [r4, #0]
 8005d62:	2310      	movs	r3, #16
 8005d64:	e7b0      	b.n	8005cc8 <_printf_i+0xfc>
 8005d66:	6823      	ldr	r3, [r4, #0]
 8005d68:	f043 0320 	orr.w	r3, r3, #32
 8005d6c:	6023      	str	r3, [r4, #0]
 8005d6e:	2378      	movs	r3, #120	; 0x78
 8005d70:	4828      	ldr	r0, [pc, #160]	; (8005e14 <_printf_i+0x248>)
 8005d72:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005d76:	e7e3      	b.n	8005d40 <_printf_i+0x174>
 8005d78:	0659      	lsls	r1, r3, #25
 8005d7a:	bf48      	it	mi
 8005d7c:	b2b6      	uxthmi	r6, r6
 8005d7e:	e7e6      	b.n	8005d4e <_printf_i+0x182>
 8005d80:	4615      	mov	r5, r2
 8005d82:	e7bb      	b.n	8005cfc <_printf_i+0x130>
 8005d84:	682b      	ldr	r3, [r5, #0]
 8005d86:	6826      	ldr	r6, [r4, #0]
 8005d88:	6961      	ldr	r1, [r4, #20]
 8005d8a:	1d18      	adds	r0, r3, #4
 8005d8c:	6028      	str	r0, [r5, #0]
 8005d8e:	0635      	lsls	r5, r6, #24
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	d501      	bpl.n	8005d98 <_printf_i+0x1cc>
 8005d94:	6019      	str	r1, [r3, #0]
 8005d96:	e002      	b.n	8005d9e <_printf_i+0x1d2>
 8005d98:	0670      	lsls	r0, r6, #25
 8005d9a:	d5fb      	bpl.n	8005d94 <_printf_i+0x1c8>
 8005d9c:	8019      	strh	r1, [r3, #0]
 8005d9e:	2300      	movs	r3, #0
 8005da0:	6123      	str	r3, [r4, #16]
 8005da2:	4615      	mov	r5, r2
 8005da4:	e7ba      	b.n	8005d1c <_printf_i+0x150>
 8005da6:	682b      	ldr	r3, [r5, #0]
 8005da8:	1d1a      	adds	r2, r3, #4
 8005daa:	602a      	str	r2, [r5, #0]
 8005dac:	681d      	ldr	r5, [r3, #0]
 8005dae:	6862      	ldr	r2, [r4, #4]
 8005db0:	2100      	movs	r1, #0
 8005db2:	4628      	mov	r0, r5
 8005db4:	f7fa fa1c 	bl	80001f0 <memchr>
 8005db8:	b108      	cbz	r0, 8005dbe <_printf_i+0x1f2>
 8005dba:	1b40      	subs	r0, r0, r5
 8005dbc:	6060      	str	r0, [r4, #4]
 8005dbe:	6863      	ldr	r3, [r4, #4]
 8005dc0:	6123      	str	r3, [r4, #16]
 8005dc2:	2300      	movs	r3, #0
 8005dc4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005dc8:	e7a8      	b.n	8005d1c <_printf_i+0x150>
 8005dca:	6923      	ldr	r3, [r4, #16]
 8005dcc:	462a      	mov	r2, r5
 8005dce:	4649      	mov	r1, r9
 8005dd0:	4640      	mov	r0, r8
 8005dd2:	47d0      	blx	sl
 8005dd4:	3001      	adds	r0, #1
 8005dd6:	d0ab      	beq.n	8005d30 <_printf_i+0x164>
 8005dd8:	6823      	ldr	r3, [r4, #0]
 8005dda:	079b      	lsls	r3, r3, #30
 8005ddc:	d413      	bmi.n	8005e06 <_printf_i+0x23a>
 8005dde:	68e0      	ldr	r0, [r4, #12]
 8005de0:	9b03      	ldr	r3, [sp, #12]
 8005de2:	4298      	cmp	r0, r3
 8005de4:	bfb8      	it	lt
 8005de6:	4618      	movlt	r0, r3
 8005de8:	e7a4      	b.n	8005d34 <_printf_i+0x168>
 8005dea:	2301      	movs	r3, #1
 8005dec:	4632      	mov	r2, r6
 8005dee:	4649      	mov	r1, r9
 8005df0:	4640      	mov	r0, r8
 8005df2:	47d0      	blx	sl
 8005df4:	3001      	adds	r0, #1
 8005df6:	d09b      	beq.n	8005d30 <_printf_i+0x164>
 8005df8:	3501      	adds	r5, #1
 8005dfa:	68e3      	ldr	r3, [r4, #12]
 8005dfc:	9903      	ldr	r1, [sp, #12]
 8005dfe:	1a5b      	subs	r3, r3, r1
 8005e00:	42ab      	cmp	r3, r5
 8005e02:	dcf2      	bgt.n	8005dea <_printf_i+0x21e>
 8005e04:	e7eb      	b.n	8005dde <_printf_i+0x212>
 8005e06:	2500      	movs	r5, #0
 8005e08:	f104 0619 	add.w	r6, r4, #25
 8005e0c:	e7f5      	b.n	8005dfa <_printf_i+0x22e>
 8005e0e:	bf00      	nop
 8005e10:	080095b6 	.word	0x080095b6
 8005e14:	080095c7 	.word	0x080095c7

08005e18 <sulp>:
 8005e18:	b570      	push	{r4, r5, r6, lr}
 8005e1a:	4604      	mov	r4, r0
 8005e1c:	460d      	mov	r5, r1
 8005e1e:	ec45 4b10 	vmov	d0, r4, r5
 8005e22:	4616      	mov	r6, r2
 8005e24:	f002 fbb0 	bl	8008588 <__ulp>
 8005e28:	ec51 0b10 	vmov	r0, r1, d0
 8005e2c:	b17e      	cbz	r6, 8005e4e <sulp+0x36>
 8005e2e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8005e32:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	dd09      	ble.n	8005e4e <sulp+0x36>
 8005e3a:	051b      	lsls	r3, r3, #20
 8005e3c:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8005e40:	2400      	movs	r4, #0
 8005e42:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8005e46:	4622      	mov	r2, r4
 8005e48:	462b      	mov	r3, r5
 8005e4a:	f7fa fbdd 	bl	8000608 <__aeabi_dmul>
 8005e4e:	bd70      	pop	{r4, r5, r6, pc}

08005e50 <_strtod_l>:
 8005e50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e54:	ed2d 8b02 	vpush	{d8}
 8005e58:	b09d      	sub	sp, #116	; 0x74
 8005e5a:	461f      	mov	r7, r3
 8005e5c:	2300      	movs	r3, #0
 8005e5e:	9318      	str	r3, [sp, #96]	; 0x60
 8005e60:	4ba2      	ldr	r3, [pc, #648]	; (80060ec <_strtod_l+0x29c>)
 8005e62:	9213      	str	r2, [sp, #76]	; 0x4c
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	9305      	str	r3, [sp, #20]
 8005e68:	4604      	mov	r4, r0
 8005e6a:	4618      	mov	r0, r3
 8005e6c:	4688      	mov	r8, r1
 8005e6e:	f7fa f9b7 	bl	80001e0 <strlen>
 8005e72:	f04f 0a00 	mov.w	sl, #0
 8005e76:	4605      	mov	r5, r0
 8005e78:	f04f 0b00 	mov.w	fp, #0
 8005e7c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8005e80:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005e82:	781a      	ldrb	r2, [r3, #0]
 8005e84:	2a2b      	cmp	r2, #43	; 0x2b
 8005e86:	d04e      	beq.n	8005f26 <_strtod_l+0xd6>
 8005e88:	d83b      	bhi.n	8005f02 <_strtod_l+0xb2>
 8005e8a:	2a0d      	cmp	r2, #13
 8005e8c:	d834      	bhi.n	8005ef8 <_strtod_l+0xa8>
 8005e8e:	2a08      	cmp	r2, #8
 8005e90:	d834      	bhi.n	8005efc <_strtod_l+0xac>
 8005e92:	2a00      	cmp	r2, #0
 8005e94:	d03e      	beq.n	8005f14 <_strtod_l+0xc4>
 8005e96:	2300      	movs	r3, #0
 8005e98:	930a      	str	r3, [sp, #40]	; 0x28
 8005e9a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8005e9c:	7833      	ldrb	r3, [r6, #0]
 8005e9e:	2b30      	cmp	r3, #48	; 0x30
 8005ea0:	f040 80b0 	bne.w	8006004 <_strtod_l+0x1b4>
 8005ea4:	7873      	ldrb	r3, [r6, #1]
 8005ea6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8005eaa:	2b58      	cmp	r3, #88	; 0x58
 8005eac:	d168      	bne.n	8005f80 <_strtod_l+0x130>
 8005eae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005eb0:	9301      	str	r3, [sp, #4]
 8005eb2:	ab18      	add	r3, sp, #96	; 0x60
 8005eb4:	9702      	str	r7, [sp, #8]
 8005eb6:	9300      	str	r3, [sp, #0]
 8005eb8:	4a8d      	ldr	r2, [pc, #564]	; (80060f0 <_strtod_l+0x2a0>)
 8005eba:	ab19      	add	r3, sp, #100	; 0x64
 8005ebc:	a917      	add	r1, sp, #92	; 0x5c
 8005ebe:	4620      	mov	r0, r4
 8005ec0:	f001 fcbc 	bl	800783c <__gethex>
 8005ec4:	f010 0707 	ands.w	r7, r0, #7
 8005ec8:	4605      	mov	r5, r0
 8005eca:	d005      	beq.n	8005ed8 <_strtod_l+0x88>
 8005ecc:	2f06      	cmp	r7, #6
 8005ece:	d12c      	bne.n	8005f2a <_strtod_l+0xda>
 8005ed0:	3601      	adds	r6, #1
 8005ed2:	2300      	movs	r3, #0
 8005ed4:	9617      	str	r6, [sp, #92]	; 0x5c
 8005ed6:	930a      	str	r3, [sp, #40]	; 0x28
 8005ed8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	f040 8590 	bne.w	8006a00 <_strtod_l+0xbb0>
 8005ee0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005ee2:	b1eb      	cbz	r3, 8005f20 <_strtod_l+0xd0>
 8005ee4:	4652      	mov	r2, sl
 8005ee6:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8005eea:	ec43 2b10 	vmov	d0, r2, r3
 8005eee:	b01d      	add	sp, #116	; 0x74
 8005ef0:	ecbd 8b02 	vpop	{d8}
 8005ef4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ef8:	2a20      	cmp	r2, #32
 8005efa:	d1cc      	bne.n	8005e96 <_strtod_l+0x46>
 8005efc:	3301      	adds	r3, #1
 8005efe:	9317      	str	r3, [sp, #92]	; 0x5c
 8005f00:	e7be      	b.n	8005e80 <_strtod_l+0x30>
 8005f02:	2a2d      	cmp	r2, #45	; 0x2d
 8005f04:	d1c7      	bne.n	8005e96 <_strtod_l+0x46>
 8005f06:	2201      	movs	r2, #1
 8005f08:	920a      	str	r2, [sp, #40]	; 0x28
 8005f0a:	1c5a      	adds	r2, r3, #1
 8005f0c:	9217      	str	r2, [sp, #92]	; 0x5c
 8005f0e:	785b      	ldrb	r3, [r3, #1]
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d1c2      	bne.n	8005e9a <_strtod_l+0x4a>
 8005f14:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005f16:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	f040 856e 	bne.w	80069fc <_strtod_l+0xbac>
 8005f20:	4652      	mov	r2, sl
 8005f22:	465b      	mov	r3, fp
 8005f24:	e7e1      	b.n	8005eea <_strtod_l+0x9a>
 8005f26:	2200      	movs	r2, #0
 8005f28:	e7ee      	b.n	8005f08 <_strtod_l+0xb8>
 8005f2a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8005f2c:	b13a      	cbz	r2, 8005f3e <_strtod_l+0xee>
 8005f2e:	2135      	movs	r1, #53	; 0x35
 8005f30:	a81a      	add	r0, sp, #104	; 0x68
 8005f32:	f002 fc34 	bl	800879e <__copybits>
 8005f36:	9918      	ldr	r1, [sp, #96]	; 0x60
 8005f38:	4620      	mov	r0, r4
 8005f3a:	f001 fff3 	bl	8007f24 <_Bfree>
 8005f3e:	3f01      	subs	r7, #1
 8005f40:	2f04      	cmp	r7, #4
 8005f42:	d806      	bhi.n	8005f52 <_strtod_l+0x102>
 8005f44:	e8df f007 	tbb	[pc, r7]
 8005f48:	1714030a 	.word	0x1714030a
 8005f4c:	0a          	.byte	0x0a
 8005f4d:	00          	.byte	0x00
 8005f4e:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 8005f52:	0728      	lsls	r0, r5, #28
 8005f54:	d5c0      	bpl.n	8005ed8 <_strtod_l+0x88>
 8005f56:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8005f5a:	e7bd      	b.n	8005ed8 <_strtod_l+0x88>
 8005f5c:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8005f60:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8005f62:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8005f66:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8005f6a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8005f6e:	e7f0      	b.n	8005f52 <_strtod_l+0x102>
 8005f70:	f8df b180 	ldr.w	fp, [pc, #384]	; 80060f4 <_strtod_l+0x2a4>
 8005f74:	e7ed      	b.n	8005f52 <_strtod_l+0x102>
 8005f76:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8005f7a:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8005f7e:	e7e8      	b.n	8005f52 <_strtod_l+0x102>
 8005f80:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005f82:	1c5a      	adds	r2, r3, #1
 8005f84:	9217      	str	r2, [sp, #92]	; 0x5c
 8005f86:	785b      	ldrb	r3, [r3, #1]
 8005f88:	2b30      	cmp	r3, #48	; 0x30
 8005f8a:	d0f9      	beq.n	8005f80 <_strtod_l+0x130>
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d0a3      	beq.n	8005ed8 <_strtod_l+0x88>
 8005f90:	2301      	movs	r3, #1
 8005f92:	f04f 0900 	mov.w	r9, #0
 8005f96:	9304      	str	r3, [sp, #16]
 8005f98:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005f9a:	9308      	str	r3, [sp, #32]
 8005f9c:	f8cd 901c 	str.w	r9, [sp, #28]
 8005fa0:	464f      	mov	r7, r9
 8005fa2:	220a      	movs	r2, #10
 8005fa4:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8005fa6:	7806      	ldrb	r6, [r0, #0]
 8005fa8:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8005fac:	b2d9      	uxtb	r1, r3
 8005fae:	2909      	cmp	r1, #9
 8005fb0:	d92a      	bls.n	8006008 <_strtod_l+0x1b8>
 8005fb2:	9905      	ldr	r1, [sp, #20]
 8005fb4:	462a      	mov	r2, r5
 8005fb6:	f002 fd47 	bl	8008a48 <strncmp>
 8005fba:	b398      	cbz	r0, 8006024 <_strtod_l+0x1d4>
 8005fbc:	2000      	movs	r0, #0
 8005fbe:	4632      	mov	r2, r6
 8005fc0:	463d      	mov	r5, r7
 8005fc2:	9005      	str	r0, [sp, #20]
 8005fc4:	4603      	mov	r3, r0
 8005fc6:	2a65      	cmp	r2, #101	; 0x65
 8005fc8:	d001      	beq.n	8005fce <_strtod_l+0x17e>
 8005fca:	2a45      	cmp	r2, #69	; 0x45
 8005fcc:	d118      	bne.n	8006000 <_strtod_l+0x1b0>
 8005fce:	b91d      	cbnz	r5, 8005fd8 <_strtod_l+0x188>
 8005fd0:	9a04      	ldr	r2, [sp, #16]
 8005fd2:	4302      	orrs	r2, r0
 8005fd4:	d09e      	beq.n	8005f14 <_strtod_l+0xc4>
 8005fd6:	2500      	movs	r5, #0
 8005fd8:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 8005fdc:	f108 0201 	add.w	r2, r8, #1
 8005fe0:	9217      	str	r2, [sp, #92]	; 0x5c
 8005fe2:	f898 2001 	ldrb.w	r2, [r8, #1]
 8005fe6:	2a2b      	cmp	r2, #43	; 0x2b
 8005fe8:	d075      	beq.n	80060d6 <_strtod_l+0x286>
 8005fea:	2a2d      	cmp	r2, #45	; 0x2d
 8005fec:	d07b      	beq.n	80060e6 <_strtod_l+0x296>
 8005fee:	f04f 0c00 	mov.w	ip, #0
 8005ff2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8005ff6:	2909      	cmp	r1, #9
 8005ff8:	f240 8082 	bls.w	8006100 <_strtod_l+0x2b0>
 8005ffc:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8006000:	2600      	movs	r6, #0
 8006002:	e09d      	b.n	8006140 <_strtod_l+0x2f0>
 8006004:	2300      	movs	r3, #0
 8006006:	e7c4      	b.n	8005f92 <_strtod_l+0x142>
 8006008:	2f08      	cmp	r7, #8
 800600a:	bfd8      	it	le
 800600c:	9907      	ldrle	r1, [sp, #28]
 800600e:	f100 0001 	add.w	r0, r0, #1
 8006012:	bfda      	itte	le
 8006014:	fb02 3301 	mlale	r3, r2, r1, r3
 8006018:	9307      	strle	r3, [sp, #28]
 800601a:	fb02 3909 	mlagt	r9, r2, r9, r3
 800601e:	3701      	adds	r7, #1
 8006020:	9017      	str	r0, [sp, #92]	; 0x5c
 8006022:	e7bf      	b.n	8005fa4 <_strtod_l+0x154>
 8006024:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006026:	195a      	adds	r2, r3, r5
 8006028:	9217      	str	r2, [sp, #92]	; 0x5c
 800602a:	5d5a      	ldrb	r2, [r3, r5]
 800602c:	2f00      	cmp	r7, #0
 800602e:	d037      	beq.n	80060a0 <_strtod_l+0x250>
 8006030:	9005      	str	r0, [sp, #20]
 8006032:	463d      	mov	r5, r7
 8006034:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8006038:	2b09      	cmp	r3, #9
 800603a:	d912      	bls.n	8006062 <_strtod_l+0x212>
 800603c:	2301      	movs	r3, #1
 800603e:	e7c2      	b.n	8005fc6 <_strtod_l+0x176>
 8006040:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006042:	1c5a      	adds	r2, r3, #1
 8006044:	9217      	str	r2, [sp, #92]	; 0x5c
 8006046:	785a      	ldrb	r2, [r3, #1]
 8006048:	3001      	adds	r0, #1
 800604a:	2a30      	cmp	r2, #48	; 0x30
 800604c:	d0f8      	beq.n	8006040 <_strtod_l+0x1f0>
 800604e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8006052:	2b08      	cmp	r3, #8
 8006054:	f200 84d9 	bhi.w	8006a0a <_strtod_l+0xbba>
 8006058:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800605a:	9005      	str	r0, [sp, #20]
 800605c:	2000      	movs	r0, #0
 800605e:	9308      	str	r3, [sp, #32]
 8006060:	4605      	mov	r5, r0
 8006062:	3a30      	subs	r2, #48	; 0x30
 8006064:	f100 0301 	add.w	r3, r0, #1
 8006068:	d014      	beq.n	8006094 <_strtod_l+0x244>
 800606a:	9905      	ldr	r1, [sp, #20]
 800606c:	4419      	add	r1, r3
 800606e:	9105      	str	r1, [sp, #20]
 8006070:	462b      	mov	r3, r5
 8006072:	eb00 0e05 	add.w	lr, r0, r5
 8006076:	210a      	movs	r1, #10
 8006078:	4573      	cmp	r3, lr
 800607a:	d113      	bne.n	80060a4 <_strtod_l+0x254>
 800607c:	182b      	adds	r3, r5, r0
 800607e:	2b08      	cmp	r3, #8
 8006080:	f105 0501 	add.w	r5, r5, #1
 8006084:	4405      	add	r5, r0
 8006086:	dc1c      	bgt.n	80060c2 <_strtod_l+0x272>
 8006088:	9907      	ldr	r1, [sp, #28]
 800608a:	230a      	movs	r3, #10
 800608c:	fb03 2301 	mla	r3, r3, r1, r2
 8006090:	9307      	str	r3, [sp, #28]
 8006092:	2300      	movs	r3, #0
 8006094:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006096:	1c51      	adds	r1, r2, #1
 8006098:	9117      	str	r1, [sp, #92]	; 0x5c
 800609a:	7852      	ldrb	r2, [r2, #1]
 800609c:	4618      	mov	r0, r3
 800609e:	e7c9      	b.n	8006034 <_strtod_l+0x1e4>
 80060a0:	4638      	mov	r0, r7
 80060a2:	e7d2      	b.n	800604a <_strtod_l+0x1fa>
 80060a4:	2b08      	cmp	r3, #8
 80060a6:	dc04      	bgt.n	80060b2 <_strtod_l+0x262>
 80060a8:	9e07      	ldr	r6, [sp, #28]
 80060aa:	434e      	muls	r6, r1
 80060ac:	9607      	str	r6, [sp, #28]
 80060ae:	3301      	adds	r3, #1
 80060b0:	e7e2      	b.n	8006078 <_strtod_l+0x228>
 80060b2:	f103 0c01 	add.w	ip, r3, #1
 80060b6:	f1bc 0f10 	cmp.w	ip, #16
 80060ba:	bfd8      	it	le
 80060bc:	fb01 f909 	mulle.w	r9, r1, r9
 80060c0:	e7f5      	b.n	80060ae <_strtod_l+0x25e>
 80060c2:	2d10      	cmp	r5, #16
 80060c4:	bfdc      	itt	le
 80060c6:	230a      	movle	r3, #10
 80060c8:	fb03 2909 	mlale	r9, r3, r9, r2
 80060cc:	e7e1      	b.n	8006092 <_strtod_l+0x242>
 80060ce:	2300      	movs	r3, #0
 80060d0:	9305      	str	r3, [sp, #20]
 80060d2:	2301      	movs	r3, #1
 80060d4:	e77c      	b.n	8005fd0 <_strtod_l+0x180>
 80060d6:	f04f 0c00 	mov.w	ip, #0
 80060da:	f108 0202 	add.w	r2, r8, #2
 80060de:	9217      	str	r2, [sp, #92]	; 0x5c
 80060e0:	f898 2002 	ldrb.w	r2, [r8, #2]
 80060e4:	e785      	b.n	8005ff2 <_strtod_l+0x1a2>
 80060e6:	f04f 0c01 	mov.w	ip, #1
 80060ea:	e7f6      	b.n	80060da <_strtod_l+0x28a>
 80060ec:	08009720 	.word	0x08009720
 80060f0:	080095d8 	.word	0x080095d8
 80060f4:	7ff00000 	.word	0x7ff00000
 80060f8:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80060fa:	1c51      	adds	r1, r2, #1
 80060fc:	9117      	str	r1, [sp, #92]	; 0x5c
 80060fe:	7852      	ldrb	r2, [r2, #1]
 8006100:	2a30      	cmp	r2, #48	; 0x30
 8006102:	d0f9      	beq.n	80060f8 <_strtod_l+0x2a8>
 8006104:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8006108:	2908      	cmp	r1, #8
 800610a:	f63f af79 	bhi.w	8006000 <_strtod_l+0x1b0>
 800610e:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8006112:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006114:	9206      	str	r2, [sp, #24]
 8006116:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006118:	1c51      	adds	r1, r2, #1
 800611a:	9117      	str	r1, [sp, #92]	; 0x5c
 800611c:	7852      	ldrb	r2, [r2, #1]
 800611e:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8006122:	2e09      	cmp	r6, #9
 8006124:	d937      	bls.n	8006196 <_strtod_l+0x346>
 8006126:	9e06      	ldr	r6, [sp, #24]
 8006128:	1b89      	subs	r1, r1, r6
 800612a:	2908      	cmp	r1, #8
 800612c:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8006130:	dc02      	bgt.n	8006138 <_strtod_l+0x2e8>
 8006132:	4576      	cmp	r6, lr
 8006134:	bfa8      	it	ge
 8006136:	4676      	movge	r6, lr
 8006138:	f1bc 0f00 	cmp.w	ip, #0
 800613c:	d000      	beq.n	8006140 <_strtod_l+0x2f0>
 800613e:	4276      	negs	r6, r6
 8006140:	2d00      	cmp	r5, #0
 8006142:	d14d      	bne.n	80061e0 <_strtod_l+0x390>
 8006144:	9904      	ldr	r1, [sp, #16]
 8006146:	4301      	orrs	r1, r0
 8006148:	f47f aec6 	bne.w	8005ed8 <_strtod_l+0x88>
 800614c:	2b00      	cmp	r3, #0
 800614e:	f47f aee1 	bne.w	8005f14 <_strtod_l+0xc4>
 8006152:	2a69      	cmp	r2, #105	; 0x69
 8006154:	d027      	beq.n	80061a6 <_strtod_l+0x356>
 8006156:	dc24      	bgt.n	80061a2 <_strtod_l+0x352>
 8006158:	2a49      	cmp	r2, #73	; 0x49
 800615a:	d024      	beq.n	80061a6 <_strtod_l+0x356>
 800615c:	2a4e      	cmp	r2, #78	; 0x4e
 800615e:	f47f aed9 	bne.w	8005f14 <_strtod_l+0xc4>
 8006162:	499f      	ldr	r1, [pc, #636]	; (80063e0 <_strtod_l+0x590>)
 8006164:	a817      	add	r0, sp, #92	; 0x5c
 8006166:	f001 fdc1 	bl	8007cec <__match>
 800616a:	2800      	cmp	r0, #0
 800616c:	f43f aed2 	beq.w	8005f14 <_strtod_l+0xc4>
 8006170:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006172:	781b      	ldrb	r3, [r3, #0]
 8006174:	2b28      	cmp	r3, #40	; 0x28
 8006176:	d12d      	bne.n	80061d4 <_strtod_l+0x384>
 8006178:	499a      	ldr	r1, [pc, #616]	; (80063e4 <_strtod_l+0x594>)
 800617a:	aa1a      	add	r2, sp, #104	; 0x68
 800617c:	a817      	add	r0, sp, #92	; 0x5c
 800617e:	f001 fdc9 	bl	8007d14 <__hexnan>
 8006182:	2805      	cmp	r0, #5
 8006184:	d126      	bne.n	80061d4 <_strtod_l+0x384>
 8006186:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006188:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800618c:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8006190:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8006194:	e6a0      	b.n	8005ed8 <_strtod_l+0x88>
 8006196:	210a      	movs	r1, #10
 8006198:	fb01 2e0e 	mla	lr, r1, lr, r2
 800619c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 80061a0:	e7b9      	b.n	8006116 <_strtod_l+0x2c6>
 80061a2:	2a6e      	cmp	r2, #110	; 0x6e
 80061a4:	e7db      	b.n	800615e <_strtod_l+0x30e>
 80061a6:	4990      	ldr	r1, [pc, #576]	; (80063e8 <_strtod_l+0x598>)
 80061a8:	a817      	add	r0, sp, #92	; 0x5c
 80061aa:	f001 fd9f 	bl	8007cec <__match>
 80061ae:	2800      	cmp	r0, #0
 80061b0:	f43f aeb0 	beq.w	8005f14 <_strtod_l+0xc4>
 80061b4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80061b6:	498d      	ldr	r1, [pc, #564]	; (80063ec <_strtod_l+0x59c>)
 80061b8:	3b01      	subs	r3, #1
 80061ba:	a817      	add	r0, sp, #92	; 0x5c
 80061bc:	9317      	str	r3, [sp, #92]	; 0x5c
 80061be:	f001 fd95 	bl	8007cec <__match>
 80061c2:	b910      	cbnz	r0, 80061ca <_strtod_l+0x37a>
 80061c4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80061c6:	3301      	adds	r3, #1
 80061c8:	9317      	str	r3, [sp, #92]	; 0x5c
 80061ca:	f8df b230 	ldr.w	fp, [pc, #560]	; 80063fc <_strtod_l+0x5ac>
 80061ce:	f04f 0a00 	mov.w	sl, #0
 80061d2:	e681      	b.n	8005ed8 <_strtod_l+0x88>
 80061d4:	4886      	ldr	r0, [pc, #536]	; (80063f0 <_strtod_l+0x5a0>)
 80061d6:	f002 fc1f 	bl	8008a18 <nan>
 80061da:	ec5b ab10 	vmov	sl, fp, d0
 80061de:	e67b      	b.n	8005ed8 <_strtod_l+0x88>
 80061e0:	9b05      	ldr	r3, [sp, #20]
 80061e2:	9807      	ldr	r0, [sp, #28]
 80061e4:	1af3      	subs	r3, r6, r3
 80061e6:	2f00      	cmp	r7, #0
 80061e8:	bf08      	it	eq
 80061ea:	462f      	moveq	r7, r5
 80061ec:	2d10      	cmp	r5, #16
 80061ee:	9306      	str	r3, [sp, #24]
 80061f0:	46a8      	mov	r8, r5
 80061f2:	bfa8      	it	ge
 80061f4:	f04f 0810 	movge.w	r8, #16
 80061f8:	f7fa f98c 	bl	8000514 <__aeabi_ui2d>
 80061fc:	2d09      	cmp	r5, #9
 80061fe:	4682      	mov	sl, r0
 8006200:	468b      	mov	fp, r1
 8006202:	dd13      	ble.n	800622c <_strtod_l+0x3dc>
 8006204:	4b7b      	ldr	r3, [pc, #492]	; (80063f4 <_strtod_l+0x5a4>)
 8006206:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800620a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800620e:	f7fa f9fb 	bl	8000608 <__aeabi_dmul>
 8006212:	4682      	mov	sl, r0
 8006214:	4648      	mov	r0, r9
 8006216:	468b      	mov	fp, r1
 8006218:	f7fa f97c 	bl	8000514 <__aeabi_ui2d>
 800621c:	4602      	mov	r2, r0
 800621e:	460b      	mov	r3, r1
 8006220:	4650      	mov	r0, sl
 8006222:	4659      	mov	r1, fp
 8006224:	f7fa f83a 	bl	800029c <__adddf3>
 8006228:	4682      	mov	sl, r0
 800622a:	468b      	mov	fp, r1
 800622c:	2d0f      	cmp	r5, #15
 800622e:	dc38      	bgt.n	80062a2 <_strtod_l+0x452>
 8006230:	9b06      	ldr	r3, [sp, #24]
 8006232:	2b00      	cmp	r3, #0
 8006234:	f43f ae50 	beq.w	8005ed8 <_strtod_l+0x88>
 8006238:	dd24      	ble.n	8006284 <_strtod_l+0x434>
 800623a:	2b16      	cmp	r3, #22
 800623c:	dc0b      	bgt.n	8006256 <_strtod_l+0x406>
 800623e:	496d      	ldr	r1, [pc, #436]	; (80063f4 <_strtod_l+0x5a4>)
 8006240:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006244:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006248:	4652      	mov	r2, sl
 800624a:	465b      	mov	r3, fp
 800624c:	f7fa f9dc 	bl	8000608 <__aeabi_dmul>
 8006250:	4682      	mov	sl, r0
 8006252:	468b      	mov	fp, r1
 8006254:	e640      	b.n	8005ed8 <_strtod_l+0x88>
 8006256:	9a06      	ldr	r2, [sp, #24]
 8006258:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800625c:	4293      	cmp	r3, r2
 800625e:	db20      	blt.n	80062a2 <_strtod_l+0x452>
 8006260:	4c64      	ldr	r4, [pc, #400]	; (80063f4 <_strtod_l+0x5a4>)
 8006262:	f1c5 050f 	rsb	r5, r5, #15
 8006266:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800626a:	4652      	mov	r2, sl
 800626c:	465b      	mov	r3, fp
 800626e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006272:	f7fa f9c9 	bl	8000608 <__aeabi_dmul>
 8006276:	9b06      	ldr	r3, [sp, #24]
 8006278:	1b5d      	subs	r5, r3, r5
 800627a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800627e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8006282:	e7e3      	b.n	800624c <_strtod_l+0x3fc>
 8006284:	9b06      	ldr	r3, [sp, #24]
 8006286:	3316      	adds	r3, #22
 8006288:	db0b      	blt.n	80062a2 <_strtod_l+0x452>
 800628a:	9b05      	ldr	r3, [sp, #20]
 800628c:	1b9e      	subs	r6, r3, r6
 800628e:	4b59      	ldr	r3, [pc, #356]	; (80063f4 <_strtod_l+0x5a4>)
 8006290:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8006294:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006298:	4650      	mov	r0, sl
 800629a:	4659      	mov	r1, fp
 800629c:	f7fa fade 	bl	800085c <__aeabi_ddiv>
 80062a0:	e7d6      	b.n	8006250 <_strtod_l+0x400>
 80062a2:	9b06      	ldr	r3, [sp, #24]
 80062a4:	eba5 0808 	sub.w	r8, r5, r8
 80062a8:	4498      	add	r8, r3
 80062aa:	f1b8 0f00 	cmp.w	r8, #0
 80062ae:	dd74      	ble.n	800639a <_strtod_l+0x54a>
 80062b0:	f018 030f 	ands.w	r3, r8, #15
 80062b4:	d00a      	beq.n	80062cc <_strtod_l+0x47c>
 80062b6:	494f      	ldr	r1, [pc, #316]	; (80063f4 <_strtod_l+0x5a4>)
 80062b8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80062bc:	4652      	mov	r2, sl
 80062be:	465b      	mov	r3, fp
 80062c0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80062c4:	f7fa f9a0 	bl	8000608 <__aeabi_dmul>
 80062c8:	4682      	mov	sl, r0
 80062ca:	468b      	mov	fp, r1
 80062cc:	f038 080f 	bics.w	r8, r8, #15
 80062d0:	d04f      	beq.n	8006372 <_strtod_l+0x522>
 80062d2:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 80062d6:	dd22      	ble.n	800631e <_strtod_l+0x4ce>
 80062d8:	2500      	movs	r5, #0
 80062da:	462e      	mov	r6, r5
 80062dc:	9507      	str	r5, [sp, #28]
 80062de:	9505      	str	r5, [sp, #20]
 80062e0:	2322      	movs	r3, #34	; 0x22
 80062e2:	f8df b118 	ldr.w	fp, [pc, #280]	; 80063fc <_strtod_l+0x5ac>
 80062e6:	6023      	str	r3, [r4, #0]
 80062e8:	f04f 0a00 	mov.w	sl, #0
 80062ec:	9b07      	ldr	r3, [sp, #28]
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	f43f adf2 	beq.w	8005ed8 <_strtod_l+0x88>
 80062f4:	9918      	ldr	r1, [sp, #96]	; 0x60
 80062f6:	4620      	mov	r0, r4
 80062f8:	f001 fe14 	bl	8007f24 <_Bfree>
 80062fc:	9905      	ldr	r1, [sp, #20]
 80062fe:	4620      	mov	r0, r4
 8006300:	f001 fe10 	bl	8007f24 <_Bfree>
 8006304:	4631      	mov	r1, r6
 8006306:	4620      	mov	r0, r4
 8006308:	f001 fe0c 	bl	8007f24 <_Bfree>
 800630c:	9907      	ldr	r1, [sp, #28]
 800630e:	4620      	mov	r0, r4
 8006310:	f001 fe08 	bl	8007f24 <_Bfree>
 8006314:	4629      	mov	r1, r5
 8006316:	4620      	mov	r0, r4
 8006318:	f001 fe04 	bl	8007f24 <_Bfree>
 800631c:	e5dc      	b.n	8005ed8 <_strtod_l+0x88>
 800631e:	4b36      	ldr	r3, [pc, #216]	; (80063f8 <_strtod_l+0x5a8>)
 8006320:	9304      	str	r3, [sp, #16]
 8006322:	2300      	movs	r3, #0
 8006324:	ea4f 1828 	mov.w	r8, r8, asr #4
 8006328:	4650      	mov	r0, sl
 800632a:	4659      	mov	r1, fp
 800632c:	4699      	mov	r9, r3
 800632e:	f1b8 0f01 	cmp.w	r8, #1
 8006332:	dc21      	bgt.n	8006378 <_strtod_l+0x528>
 8006334:	b10b      	cbz	r3, 800633a <_strtod_l+0x4ea>
 8006336:	4682      	mov	sl, r0
 8006338:	468b      	mov	fp, r1
 800633a:	4b2f      	ldr	r3, [pc, #188]	; (80063f8 <_strtod_l+0x5a8>)
 800633c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8006340:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8006344:	4652      	mov	r2, sl
 8006346:	465b      	mov	r3, fp
 8006348:	e9d9 0100 	ldrd	r0, r1, [r9]
 800634c:	f7fa f95c 	bl	8000608 <__aeabi_dmul>
 8006350:	4b2a      	ldr	r3, [pc, #168]	; (80063fc <_strtod_l+0x5ac>)
 8006352:	460a      	mov	r2, r1
 8006354:	400b      	ands	r3, r1
 8006356:	492a      	ldr	r1, [pc, #168]	; (8006400 <_strtod_l+0x5b0>)
 8006358:	428b      	cmp	r3, r1
 800635a:	4682      	mov	sl, r0
 800635c:	d8bc      	bhi.n	80062d8 <_strtod_l+0x488>
 800635e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8006362:	428b      	cmp	r3, r1
 8006364:	bf86      	itte	hi
 8006366:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 8006404 <_strtod_l+0x5b4>
 800636a:	f04f 3aff 	movhi.w	sl, #4294967295	; 0xffffffff
 800636e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8006372:	2300      	movs	r3, #0
 8006374:	9304      	str	r3, [sp, #16]
 8006376:	e084      	b.n	8006482 <_strtod_l+0x632>
 8006378:	f018 0f01 	tst.w	r8, #1
 800637c:	d005      	beq.n	800638a <_strtod_l+0x53a>
 800637e:	9b04      	ldr	r3, [sp, #16]
 8006380:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006384:	f7fa f940 	bl	8000608 <__aeabi_dmul>
 8006388:	2301      	movs	r3, #1
 800638a:	9a04      	ldr	r2, [sp, #16]
 800638c:	3208      	adds	r2, #8
 800638e:	f109 0901 	add.w	r9, r9, #1
 8006392:	ea4f 0868 	mov.w	r8, r8, asr #1
 8006396:	9204      	str	r2, [sp, #16]
 8006398:	e7c9      	b.n	800632e <_strtod_l+0x4de>
 800639a:	d0ea      	beq.n	8006372 <_strtod_l+0x522>
 800639c:	f1c8 0800 	rsb	r8, r8, #0
 80063a0:	f018 020f 	ands.w	r2, r8, #15
 80063a4:	d00a      	beq.n	80063bc <_strtod_l+0x56c>
 80063a6:	4b13      	ldr	r3, [pc, #76]	; (80063f4 <_strtod_l+0x5a4>)
 80063a8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80063ac:	4650      	mov	r0, sl
 80063ae:	4659      	mov	r1, fp
 80063b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063b4:	f7fa fa52 	bl	800085c <__aeabi_ddiv>
 80063b8:	4682      	mov	sl, r0
 80063ba:	468b      	mov	fp, r1
 80063bc:	ea5f 1828 	movs.w	r8, r8, asr #4
 80063c0:	d0d7      	beq.n	8006372 <_strtod_l+0x522>
 80063c2:	f1b8 0f1f 	cmp.w	r8, #31
 80063c6:	dd1f      	ble.n	8006408 <_strtod_l+0x5b8>
 80063c8:	2500      	movs	r5, #0
 80063ca:	462e      	mov	r6, r5
 80063cc:	9507      	str	r5, [sp, #28]
 80063ce:	9505      	str	r5, [sp, #20]
 80063d0:	2322      	movs	r3, #34	; 0x22
 80063d2:	f04f 0a00 	mov.w	sl, #0
 80063d6:	f04f 0b00 	mov.w	fp, #0
 80063da:	6023      	str	r3, [r4, #0]
 80063dc:	e786      	b.n	80062ec <_strtod_l+0x49c>
 80063de:	bf00      	nop
 80063e0:	080095b1 	.word	0x080095b1
 80063e4:	080095ec 	.word	0x080095ec
 80063e8:	080095a9 	.word	0x080095a9
 80063ec:	0800962b 	.word	0x0800962b
 80063f0:	080098c7 	.word	0x080098c7
 80063f4:	080097b8 	.word	0x080097b8
 80063f8:	08009790 	.word	0x08009790
 80063fc:	7ff00000 	.word	0x7ff00000
 8006400:	7ca00000 	.word	0x7ca00000
 8006404:	7fefffff 	.word	0x7fefffff
 8006408:	f018 0310 	ands.w	r3, r8, #16
 800640c:	bf18      	it	ne
 800640e:	236a      	movne	r3, #106	; 0x6a
 8006410:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 80067c0 <_strtod_l+0x970>
 8006414:	9304      	str	r3, [sp, #16]
 8006416:	4650      	mov	r0, sl
 8006418:	4659      	mov	r1, fp
 800641a:	2300      	movs	r3, #0
 800641c:	f018 0f01 	tst.w	r8, #1
 8006420:	d004      	beq.n	800642c <_strtod_l+0x5dc>
 8006422:	e9d9 2300 	ldrd	r2, r3, [r9]
 8006426:	f7fa f8ef 	bl	8000608 <__aeabi_dmul>
 800642a:	2301      	movs	r3, #1
 800642c:	ea5f 0868 	movs.w	r8, r8, asr #1
 8006430:	f109 0908 	add.w	r9, r9, #8
 8006434:	d1f2      	bne.n	800641c <_strtod_l+0x5cc>
 8006436:	b10b      	cbz	r3, 800643c <_strtod_l+0x5ec>
 8006438:	4682      	mov	sl, r0
 800643a:	468b      	mov	fp, r1
 800643c:	9b04      	ldr	r3, [sp, #16]
 800643e:	b1c3      	cbz	r3, 8006472 <_strtod_l+0x622>
 8006440:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8006444:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8006448:	2b00      	cmp	r3, #0
 800644a:	4659      	mov	r1, fp
 800644c:	dd11      	ble.n	8006472 <_strtod_l+0x622>
 800644e:	2b1f      	cmp	r3, #31
 8006450:	f340 8124 	ble.w	800669c <_strtod_l+0x84c>
 8006454:	2b34      	cmp	r3, #52	; 0x34
 8006456:	bfde      	ittt	le
 8006458:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800645c:	f04f 33ff 	movle.w	r3, #4294967295	; 0xffffffff
 8006460:	fa03 f202 	lslle.w	r2, r3, r2
 8006464:	f04f 0a00 	mov.w	sl, #0
 8006468:	bfcc      	ite	gt
 800646a:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800646e:	ea02 0b01 	andle.w	fp, r2, r1
 8006472:	2200      	movs	r2, #0
 8006474:	2300      	movs	r3, #0
 8006476:	4650      	mov	r0, sl
 8006478:	4659      	mov	r1, fp
 800647a:	f7fa fb2d 	bl	8000ad8 <__aeabi_dcmpeq>
 800647e:	2800      	cmp	r0, #0
 8006480:	d1a2      	bne.n	80063c8 <_strtod_l+0x578>
 8006482:	9b07      	ldr	r3, [sp, #28]
 8006484:	9300      	str	r3, [sp, #0]
 8006486:	9908      	ldr	r1, [sp, #32]
 8006488:	462b      	mov	r3, r5
 800648a:	463a      	mov	r2, r7
 800648c:	4620      	mov	r0, r4
 800648e:	f001 fdb1 	bl	8007ff4 <__s2b>
 8006492:	9007      	str	r0, [sp, #28]
 8006494:	2800      	cmp	r0, #0
 8006496:	f43f af1f 	beq.w	80062d8 <_strtod_l+0x488>
 800649a:	9b05      	ldr	r3, [sp, #20]
 800649c:	1b9e      	subs	r6, r3, r6
 800649e:	9b06      	ldr	r3, [sp, #24]
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	bfb4      	ite	lt
 80064a4:	4633      	movlt	r3, r6
 80064a6:	2300      	movge	r3, #0
 80064a8:	930c      	str	r3, [sp, #48]	; 0x30
 80064aa:	9b06      	ldr	r3, [sp, #24]
 80064ac:	2500      	movs	r5, #0
 80064ae:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80064b2:	9312      	str	r3, [sp, #72]	; 0x48
 80064b4:	462e      	mov	r6, r5
 80064b6:	9b07      	ldr	r3, [sp, #28]
 80064b8:	4620      	mov	r0, r4
 80064ba:	6859      	ldr	r1, [r3, #4]
 80064bc:	f001 fcf2 	bl	8007ea4 <_Balloc>
 80064c0:	9005      	str	r0, [sp, #20]
 80064c2:	2800      	cmp	r0, #0
 80064c4:	f43f af0c 	beq.w	80062e0 <_strtod_l+0x490>
 80064c8:	9b07      	ldr	r3, [sp, #28]
 80064ca:	691a      	ldr	r2, [r3, #16]
 80064cc:	3202      	adds	r2, #2
 80064ce:	f103 010c 	add.w	r1, r3, #12
 80064d2:	0092      	lsls	r2, r2, #2
 80064d4:	300c      	adds	r0, #12
 80064d6:	f001 fcd7 	bl	8007e88 <memcpy>
 80064da:	ec4b ab10 	vmov	d0, sl, fp
 80064de:	aa1a      	add	r2, sp, #104	; 0x68
 80064e0:	a919      	add	r1, sp, #100	; 0x64
 80064e2:	4620      	mov	r0, r4
 80064e4:	f002 f8cc 	bl	8008680 <__d2b>
 80064e8:	ec4b ab18 	vmov	d8, sl, fp
 80064ec:	9018      	str	r0, [sp, #96]	; 0x60
 80064ee:	2800      	cmp	r0, #0
 80064f0:	f43f aef6 	beq.w	80062e0 <_strtod_l+0x490>
 80064f4:	2101      	movs	r1, #1
 80064f6:	4620      	mov	r0, r4
 80064f8:	f001 fe16 	bl	8008128 <__i2b>
 80064fc:	4606      	mov	r6, r0
 80064fe:	2800      	cmp	r0, #0
 8006500:	f43f aeee 	beq.w	80062e0 <_strtod_l+0x490>
 8006504:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006506:	9904      	ldr	r1, [sp, #16]
 8006508:	2b00      	cmp	r3, #0
 800650a:	bfab      	itete	ge
 800650c:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800650e:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8006510:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8006512:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 8006516:	bfac      	ite	ge
 8006518:	eb03 0902 	addge.w	r9, r3, r2
 800651c:	1ad7      	sublt	r7, r2, r3
 800651e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8006520:	eba3 0801 	sub.w	r8, r3, r1
 8006524:	4490      	add	r8, r2
 8006526:	4ba1      	ldr	r3, [pc, #644]	; (80067ac <_strtod_l+0x95c>)
 8006528:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800652c:	4598      	cmp	r8, r3
 800652e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8006532:	f280 80c7 	bge.w	80066c4 <_strtod_l+0x874>
 8006536:	eba3 0308 	sub.w	r3, r3, r8
 800653a:	2b1f      	cmp	r3, #31
 800653c:	eba2 0203 	sub.w	r2, r2, r3
 8006540:	f04f 0101 	mov.w	r1, #1
 8006544:	f300 80b1 	bgt.w	80066aa <_strtod_l+0x85a>
 8006548:	fa01 f303 	lsl.w	r3, r1, r3
 800654c:	930d      	str	r3, [sp, #52]	; 0x34
 800654e:	2300      	movs	r3, #0
 8006550:	9308      	str	r3, [sp, #32]
 8006552:	eb09 0802 	add.w	r8, r9, r2
 8006556:	9b04      	ldr	r3, [sp, #16]
 8006558:	45c1      	cmp	r9, r8
 800655a:	4417      	add	r7, r2
 800655c:	441f      	add	r7, r3
 800655e:	464b      	mov	r3, r9
 8006560:	bfa8      	it	ge
 8006562:	4643      	movge	r3, r8
 8006564:	42bb      	cmp	r3, r7
 8006566:	bfa8      	it	ge
 8006568:	463b      	movge	r3, r7
 800656a:	2b00      	cmp	r3, #0
 800656c:	bfc2      	ittt	gt
 800656e:	eba8 0803 	subgt.w	r8, r8, r3
 8006572:	1aff      	subgt	r7, r7, r3
 8006574:	eba9 0903 	subgt.w	r9, r9, r3
 8006578:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800657a:	2b00      	cmp	r3, #0
 800657c:	dd17      	ble.n	80065ae <_strtod_l+0x75e>
 800657e:	4631      	mov	r1, r6
 8006580:	461a      	mov	r2, r3
 8006582:	4620      	mov	r0, r4
 8006584:	f001 fe90 	bl	80082a8 <__pow5mult>
 8006588:	4606      	mov	r6, r0
 800658a:	2800      	cmp	r0, #0
 800658c:	f43f aea8 	beq.w	80062e0 <_strtod_l+0x490>
 8006590:	4601      	mov	r1, r0
 8006592:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8006594:	4620      	mov	r0, r4
 8006596:	f001 fddd 	bl	8008154 <__multiply>
 800659a:	900b      	str	r0, [sp, #44]	; 0x2c
 800659c:	2800      	cmp	r0, #0
 800659e:	f43f ae9f 	beq.w	80062e0 <_strtod_l+0x490>
 80065a2:	9918      	ldr	r1, [sp, #96]	; 0x60
 80065a4:	4620      	mov	r0, r4
 80065a6:	f001 fcbd 	bl	8007f24 <_Bfree>
 80065aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80065ac:	9318      	str	r3, [sp, #96]	; 0x60
 80065ae:	f1b8 0f00 	cmp.w	r8, #0
 80065b2:	f300 808c 	bgt.w	80066ce <_strtod_l+0x87e>
 80065b6:	9b06      	ldr	r3, [sp, #24]
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	dd08      	ble.n	80065ce <_strtod_l+0x77e>
 80065bc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80065be:	9905      	ldr	r1, [sp, #20]
 80065c0:	4620      	mov	r0, r4
 80065c2:	f001 fe71 	bl	80082a8 <__pow5mult>
 80065c6:	9005      	str	r0, [sp, #20]
 80065c8:	2800      	cmp	r0, #0
 80065ca:	f43f ae89 	beq.w	80062e0 <_strtod_l+0x490>
 80065ce:	2f00      	cmp	r7, #0
 80065d0:	dd08      	ble.n	80065e4 <_strtod_l+0x794>
 80065d2:	9905      	ldr	r1, [sp, #20]
 80065d4:	463a      	mov	r2, r7
 80065d6:	4620      	mov	r0, r4
 80065d8:	f001 fec0 	bl	800835c <__lshift>
 80065dc:	9005      	str	r0, [sp, #20]
 80065de:	2800      	cmp	r0, #0
 80065e0:	f43f ae7e 	beq.w	80062e0 <_strtod_l+0x490>
 80065e4:	f1b9 0f00 	cmp.w	r9, #0
 80065e8:	dd08      	ble.n	80065fc <_strtod_l+0x7ac>
 80065ea:	4631      	mov	r1, r6
 80065ec:	464a      	mov	r2, r9
 80065ee:	4620      	mov	r0, r4
 80065f0:	f001 feb4 	bl	800835c <__lshift>
 80065f4:	4606      	mov	r6, r0
 80065f6:	2800      	cmp	r0, #0
 80065f8:	f43f ae72 	beq.w	80062e0 <_strtod_l+0x490>
 80065fc:	9a05      	ldr	r2, [sp, #20]
 80065fe:	9918      	ldr	r1, [sp, #96]	; 0x60
 8006600:	4620      	mov	r0, r4
 8006602:	f001 ff37 	bl	8008474 <__mdiff>
 8006606:	4605      	mov	r5, r0
 8006608:	2800      	cmp	r0, #0
 800660a:	f43f ae69 	beq.w	80062e0 <_strtod_l+0x490>
 800660e:	68c3      	ldr	r3, [r0, #12]
 8006610:	930b      	str	r3, [sp, #44]	; 0x2c
 8006612:	2300      	movs	r3, #0
 8006614:	60c3      	str	r3, [r0, #12]
 8006616:	4631      	mov	r1, r6
 8006618:	f001 ff10 	bl	800843c <__mcmp>
 800661c:	2800      	cmp	r0, #0
 800661e:	da60      	bge.n	80066e2 <_strtod_l+0x892>
 8006620:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006622:	ea53 030a 	orrs.w	r3, r3, sl
 8006626:	f040 8082 	bne.w	800672e <_strtod_l+0x8de>
 800662a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800662e:	2b00      	cmp	r3, #0
 8006630:	d17d      	bne.n	800672e <_strtod_l+0x8de>
 8006632:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006636:	0d1b      	lsrs	r3, r3, #20
 8006638:	051b      	lsls	r3, r3, #20
 800663a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800663e:	d976      	bls.n	800672e <_strtod_l+0x8de>
 8006640:	696b      	ldr	r3, [r5, #20]
 8006642:	b913      	cbnz	r3, 800664a <_strtod_l+0x7fa>
 8006644:	692b      	ldr	r3, [r5, #16]
 8006646:	2b01      	cmp	r3, #1
 8006648:	dd71      	ble.n	800672e <_strtod_l+0x8de>
 800664a:	4629      	mov	r1, r5
 800664c:	2201      	movs	r2, #1
 800664e:	4620      	mov	r0, r4
 8006650:	f001 fe84 	bl	800835c <__lshift>
 8006654:	4631      	mov	r1, r6
 8006656:	4605      	mov	r5, r0
 8006658:	f001 fef0 	bl	800843c <__mcmp>
 800665c:	2800      	cmp	r0, #0
 800665e:	dd66      	ble.n	800672e <_strtod_l+0x8de>
 8006660:	9904      	ldr	r1, [sp, #16]
 8006662:	4a53      	ldr	r2, [pc, #332]	; (80067b0 <_strtod_l+0x960>)
 8006664:	465b      	mov	r3, fp
 8006666:	2900      	cmp	r1, #0
 8006668:	f000 8081 	beq.w	800676e <_strtod_l+0x91e>
 800666c:	ea02 010b 	and.w	r1, r2, fp
 8006670:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8006674:	dc7b      	bgt.n	800676e <_strtod_l+0x91e>
 8006676:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800667a:	f77f aea9 	ble.w	80063d0 <_strtod_l+0x580>
 800667e:	4b4d      	ldr	r3, [pc, #308]	; (80067b4 <_strtod_l+0x964>)
 8006680:	4650      	mov	r0, sl
 8006682:	4659      	mov	r1, fp
 8006684:	2200      	movs	r2, #0
 8006686:	f7f9 ffbf 	bl	8000608 <__aeabi_dmul>
 800668a:	460b      	mov	r3, r1
 800668c:	4303      	orrs	r3, r0
 800668e:	bf08      	it	eq
 8006690:	2322      	moveq	r3, #34	; 0x22
 8006692:	4682      	mov	sl, r0
 8006694:	468b      	mov	fp, r1
 8006696:	bf08      	it	eq
 8006698:	6023      	streq	r3, [r4, #0]
 800669a:	e62b      	b.n	80062f4 <_strtod_l+0x4a4>
 800669c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80066a0:	fa02 f303 	lsl.w	r3, r2, r3
 80066a4:	ea03 0a0a 	and.w	sl, r3, sl
 80066a8:	e6e3      	b.n	8006472 <_strtod_l+0x622>
 80066aa:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 80066ae:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 80066b2:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 80066b6:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 80066ba:	fa01 f308 	lsl.w	r3, r1, r8
 80066be:	9308      	str	r3, [sp, #32]
 80066c0:	910d      	str	r1, [sp, #52]	; 0x34
 80066c2:	e746      	b.n	8006552 <_strtod_l+0x702>
 80066c4:	2300      	movs	r3, #0
 80066c6:	9308      	str	r3, [sp, #32]
 80066c8:	2301      	movs	r3, #1
 80066ca:	930d      	str	r3, [sp, #52]	; 0x34
 80066cc:	e741      	b.n	8006552 <_strtod_l+0x702>
 80066ce:	9918      	ldr	r1, [sp, #96]	; 0x60
 80066d0:	4642      	mov	r2, r8
 80066d2:	4620      	mov	r0, r4
 80066d4:	f001 fe42 	bl	800835c <__lshift>
 80066d8:	9018      	str	r0, [sp, #96]	; 0x60
 80066da:	2800      	cmp	r0, #0
 80066dc:	f47f af6b 	bne.w	80065b6 <_strtod_l+0x766>
 80066e0:	e5fe      	b.n	80062e0 <_strtod_l+0x490>
 80066e2:	465f      	mov	r7, fp
 80066e4:	d16e      	bne.n	80067c4 <_strtod_l+0x974>
 80066e6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80066e8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80066ec:	b342      	cbz	r2, 8006740 <_strtod_l+0x8f0>
 80066ee:	4a32      	ldr	r2, [pc, #200]	; (80067b8 <_strtod_l+0x968>)
 80066f0:	4293      	cmp	r3, r2
 80066f2:	d128      	bne.n	8006746 <_strtod_l+0x8f6>
 80066f4:	9b04      	ldr	r3, [sp, #16]
 80066f6:	4651      	mov	r1, sl
 80066f8:	b1eb      	cbz	r3, 8006736 <_strtod_l+0x8e6>
 80066fa:	4b2d      	ldr	r3, [pc, #180]	; (80067b0 <_strtod_l+0x960>)
 80066fc:	403b      	ands	r3, r7
 80066fe:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8006702:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006706:	d819      	bhi.n	800673c <_strtod_l+0x8ec>
 8006708:	0d1b      	lsrs	r3, r3, #20
 800670a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800670e:	fa02 f303 	lsl.w	r3, r2, r3
 8006712:	4299      	cmp	r1, r3
 8006714:	d117      	bne.n	8006746 <_strtod_l+0x8f6>
 8006716:	4b29      	ldr	r3, [pc, #164]	; (80067bc <_strtod_l+0x96c>)
 8006718:	429f      	cmp	r7, r3
 800671a:	d102      	bne.n	8006722 <_strtod_l+0x8d2>
 800671c:	3101      	adds	r1, #1
 800671e:	f43f addf 	beq.w	80062e0 <_strtod_l+0x490>
 8006722:	4b23      	ldr	r3, [pc, #140]	; (80067b0 <_strtod_l+0x960>)
 8006724:	403b      	ands	r3, r7
 8006726:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800672a:	f04f 0a00 	mov.w	sl, #0
 800672e:	9b04      	ldr	r3, [sp, #16]
 8006730:	2b00      	cmp	r3, #0
 8006732:	d1a4      	bne.n	800667e <_strtod_l+0x82e>
 8006734:	e5de      	b.n	80062f4 <_strtod_l+0x4a4>
 8006736:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800673a:	e7ea      	b.n	8006712 <_strtod_l+0x8c2>
 800673c:	4613      	mov	r3, r2
 800673e:	e7e8      	b.n	8006712 <_strtod_l+0x8c2>
 8006740:	ea53 030a 	orrs.w	r3, r3, sl
 8006744:	d08c      	beq.n	8006660 <_strtod_l+0x810>
 8006746:	9b08      	ldr	r3, [sp, #32]
 8006748:	b1db      	cbz	r3, 8006782 <_strtod_l+0x932>
 800674a:	423b      	tst	r3, r7
 800674c:	d0ef      	beq.n	800672e <_strtod_l+0x8de>
 800674e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006750:	9a04      	ldr	r2, [sp, #16]
 8006752:	4650      	mov	r0, sl
 8006754:	4659      	mov	r1, fp
 8006756:	b1c3      	cbz	r3, 800678a <_strtod_l+0x93a>
 8006758:	f7ff fb5e 	bl	8005e18 <sulp>
 800675c:	4602      	mov	r2, r0
 800675e:	460b      	mov	r3, r1
 8006760:	ec51 0b18 	vmov	r0, r1, d8
 8006764:	f7f9 fd9a 	bl	800029c <__adddf3>
 8006768:	4682      	mov	sl, r0
 800676a:	468b      	mov	fp, r1
 800676c:	e7df      	b.n	800672e <_strtod_l+0x8de>
 800676e:	4013      	ands	r3, r2
 8006770:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8006774:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8006778:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800677c:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8006780:	e7d5      	b.n	800672e <_strtod_l+0x8de>
 8006782:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006784:	ea13 0f0a 	tst.w	r3, sl
 8006788:	e7e0      	b.n	800674c <_strtod_l+0x8fc>
 800678a:	f7ff fb45 	bl	8005e18 <sulp>
 800678e:	4602      	mov	r2, r0
 8006790:	460b      	mov	r3, r1
 8006792:	ec51 0b18 	vmov	r0, r1, d8
 8006796:	f7f9 fd7f 	bl	8000298 <__aeabi_dsub>
 800679a:	2200      	movs	r2, #0
 800679c:	2300      	movs	r3, #0
 800679e:	4682      	mov	sl, r0
 80067a0:	468b      	mov	fp, r1
 80067a2:	f7fa f999 	bl	8000ad8 <__aeabi_dcmpeq>
 80067a6:	2800      	cmp	r0, #0
 80067a8:	d0c1      	beq.n	800672e <_strtod_l+0x8de>
 80067aa:	e611      	b.n	80063d0 <_strtod_l+0x580>
 80067ac:	fffffc02 	.word	0xfffffc02
 80067b0:	7ff00000 	.word	0x7ff00000
 80067b4:	39500000 	.word	0x39500000
 80067b8:	000fffff 	.word	0x000fffff
 80067bc:	7fefffff 	.word	0x7fefffff
 80067c0:	08009600 	.word	0x08009600
 80067c4:	4631      	mov	r1, r6
 80067c6:	4628      	mov	r0, r5
 80067c8:	f001 ffb6 	bl	8008738 <__ratio>
 80067cc:	ec59 8b10 	vmov	r8, r9, d0
 80067d0:	ee10 0a10 	vmov	r0, s0
 80067d4:	2200      	movs	r2, #0
 80067d6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80067da:	4649      	mov	r1, r9
 80067dc:	f7fa f990 	bl	8000b00 <__aeabi_dcmple>
 80067e0:	2800      	cmp	r0, #0
 80067e2:	d07a      	beq.n	80068da <_strtod_l+0xa8a>
 80067e4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d04a      	beq.n	8006880 <_strtod_l+0xa30>
 80067ea:	4b95      	ldr	r3, [pc, #596]	; (8006a40 <_strtod_l+0xbf0>)
 80067ec:	2200      	movs	r2, #0
 80067ee:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80067f2:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8006a40 <_strtod_l+0xbf0>
 80067f6:	f04f 0800 	mov.w	r8, #0
 80067fa:	4b92      	ldr	r3, [pc, #584]	; (8006a44 <_strtod_l+0xbf4>)
 80067fc:	403b      	ands	r3, r7
 80067fe:	930d      	str	r3, [sp, #52]	; 0x34
 8006800:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006802:	4b91      	ldr	r3, [pc, #580]	; (8006a48 <_strtod_l+0xbf8>)
 8006804:	429a      	cmp	r2, r3
 8006806:	f040 80b0 	bne.w	800696a <_strtod_l+0xb1a>
 800680a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800680e:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8006812:	ec4b ab10 	vmov	d0, sl, fp
 8006816:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800681a:	f001 feb5 	bl	8008588 <__ulp>
 800681e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006822:	ec53 2b10 	vmov	r2, r3, d0
 8006826:	f7f9 feef 	bl	8000608 <__aeabi_dmul>
 800682a:	4652      	mov	r2, sl
 800682c:	465b      	mov	r3, fp
 800682e:	f7f9 fd35 	bl	800029c <__adddf3>
 8006832:	460b      	mov	r3, r1
 8006834:	4983      	ldr	r1, [pc, #524]	; (8006a44 <_strtod_l+0xbf4>)
 8006836:	4a85      	ldr	r2, [pc, #532]	; (8006a4c <_strtod_l+0xbfc>)
 8006838:	4019      	ands	r1, r3
 800683a:	4291      	cmp	r1, r2
 800683c:	4682      	mov	sl, r0
 800683e:	d960      	bls.n	8006902 <_strtod_l+0xab2>
 8006840:	ee18 3a90 	vmov	r3, s17
 8006844:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8006848:	4293      	cmp	r3, r2
 800684a:	d104      	bne.n	8006856 <_strtod_l+0xa06>
 800684c:	ee18 3a10 	vmov	r3, s16
 8006850:	3301      	adds	r3, #1
 8006852:	f43f ad45 	beq.w	80062e0 <_strtod_l+0x490>
 8006856:	f8df b200 	ldr.w	fp, [pc, #512]	; 8006a58 <_strtod_l+0xc08>
 800685a:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 800685e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8006860:	4620      	mov	r0, r4
 8006862:	f001 fb5f 	bl	8007f24 <_Bfree>
 8006866:	9905      	ldr	r1, [sp, #20]
 8006868:	4620      	mov	r0, r4
 800686a:	f001 fb5b 	bl	8007f24 <_Bfree>
 800686e:	4631      	mov	r1, r6
 8006870:	4620      	mov	r0, r4
 8006872:	f001 fb57 	bl	8007f24 <_Bfree>
 8006876:	4629      	mov	r1, r5
 8006878:	4620      	mov	r0, r4
 800687a:	f001 fb53 	bl	8007f24 <_Bfree>
 800687e:	e61a      	b.n	80064b6 <_strtod_l+0x666>
 8006880:	f1ba 0f00 	cmp.w	sl, #0
 8006884:	d11b      	bne.n	80068be <_strtod_l+0xa6e>
 8006886:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800688a:	b9f3      	cbnz	r3, 80068ca <_strtod_l+0xa7a>
 800688c:	4b6c      	ldr	r3, [pc, #432]	; (8006a40 <_strtod_l+0xbf0>)
 800688e:	2200      	movs	r2, #0
 8006890:	4640      	mov	r0, r8
 8006892:	4649      	mov	r1, r9
 8006894:	f7fa f92a 	bl	8000aec <__aeabi_dcmplt>
 8006898:	b9d0      	cbnz	r0, 80068d0 <_strtod_l+0xa80>
 800689a:	4640      	mov	r0, r8
 800689c:	4649      	mov	r1, r9
 800689e:	4b6c      	ldr	r3, [pc, #432]	; (8006a50 <_strtod_l+0xc00>)
 80068a0:	2200      	movs	r2, #0
 80068a2:	f7f9 feb1 	bl	8000608 <__aeabi_dmul>
 80068a6:	4680      	mov	r8, r0
 80068a8:	4689      	mov	r9, r1
 80068aa:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80068ae:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 80068b2:	9315      	str	r3, [sp, #84]	; 0x54
 80068b4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80068b8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80068bc:	e79d      	b.n	80067fa <_strtod_l+0x9aa>
 80068be:	f1ba 0f01 	cmp.w	sl, #1
 80068c2:	d102      	bne.n	80068ca <_strtod_l+0xa7a>
 80068c4:	2f00      	cmp	r7, #0
 80068c6:	f43f ad83 	beq.w	80063d0 <_strtod_l+0x580>
 80068ca:	4b62      	ldr	r3, [pc, #392]	; (8006a54 <_strtod_l+0xc04>)
 80068cc:	2200      	movs	r2, #0
 80068ce:	e78e      	b.n	80067ee <_strtod_l+0x99e>
 80068d0:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8006a50 <_strtod_l+0xc00>
 80068d4:	f04f 0800 	mov.w	r8, #0
 80068d8:	e7e7      	b.n	80068aa <_strtod_l+0xa5a>
 80068da:	4b5d      	ldr	r3, [pc, #372]	; (8006a50 <_strtod_l+0xc00>)
 80068dc:	4640      	mov	r0, r8
 80068de:	4649      	mov	r1, r9
 80068e0:	2200      	movs	r2, #0
 80068e2:	f7f9 fe91 	bl	8000608 <__aeabi_dmul>
 80068e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80068e8:	4680      	mov	r8, r0
 80068ea:	4689      	mov	r9, r1
 80068ec:	b933      	cbnz	r3, 80068fc <_strtod_l+0xaac>
 80068ee:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80068f2:	900e      	str	r0, [sp, #56]	; 0x38
 80068f4:	930f      	str	r3, [sp, #60]	; 0x3c
 80068f6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80068fa:	e7dd      	b.n	80068b8 <_strtod_l+0xa68>
 80068fc:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8006900:	e7f9      	b.n	80068f6 <_strtod_l+0xaa6>
 8006902:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8006906:	9b04      	ldr	r3, [sp, #16]
 8006908:	2b00      	cmp	r3, #0
 800690a:	d1a8      	bne.n	800685e <_strtod_l+0xa0e>
 800690c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006910:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006912:	0d1b      	lsrs	r3, r3, #20
 8006914:	051b      	lsls	r3, r3, #20
 8006916:	429a      	cmp	r2, r3
 8006918:	d1a1      	bne.n	800685e <_strtod_l+0xa0e>
 800691a:	4640      	mov	r0, r8
 800691c:	4649      	mov	r1, r9
 800691e:	f7fa f983 	bl	8000c28 <__aeabi_d2lz>
 8006922:	f7f9 fe43 	bl	80005ac <__aeabi_l2d>
 8006926:	4602      	mov	r2, r0
 8006928:	460b      	mov	r3, r1
 800692a:	4640      	mov	r0, r8
 800692c:	4649      	mov	r1, r9
 800692e:	f7f9 fcb3 	bl	8000298 <__aeabi_dsub>
 8006932:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006934:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006938:	ea43 030a 	orr.w	r3, r3, sl
 800693c:	4313      	orrs	r3, r2
 800693e:	4680      	mov	r8, r0
 8006940:	4689      	mov	r9, r1
 8006942:	d055      	beq.n	80069f0 <_strtod_l+0xba0>
 8006944:	a336      	add	r3, pc, #216	; (adr r3, 8006a20 <_strtod_l+0xbd0>)
 8006946:	e9d3 2300 	ldrd	r2, r3, [r3]
 800694a:	f7fa f8cf 	bl	8000aec <__aeabi_dcmplt>
 800694e:	2800      	cmp	r0, #0
 8006950:	f47f acd0 	bne.w	80062f4 <_strtod_l+0x4a4>
 8006954:	a334      	add	r3, pc, #208	; (adr r3, 8006a28 <_strtod_l+0xbd8>)
 8006956:	e9d3 2300 	ldrd	r2, r3, [r3]
 800695a:	4640      	mov	r0, r8
 800695c:	4649      	mov	r1, r9
 800695e:	f7fa f8e3 	bl	8000b28 <__aeabi_dcmpgt>
 8006962:	2800      	cmp	r0, #0
 8006964:	f43f af7b 	beq.w	800685e <_strtod_l+0xa0e>
 8006968:	e4c4      	b.n	80062f4 <_strtod_l+0x4a4>
 800696a:	9b04      	ldr	r3, [sp, #16]
 800696c:	b333      	cbz	r3, 80069bc <_strtod_l+0xb6c>
 800696e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006970:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8006974:	d822      	bhi.n	80069bc <_strtod_l+0xb6c>
 8006976:	a32e      	add	r3, pc, #184	; (adr r3, 8006a30 <_strtod_l+0xbe0>)
 8006978:	e9d3 2300 	ldrd	r2, r3, [r3]
 800697c:	4640      	mov	r0, r8
 800697e:	4649      	mov	r1, r9
 8006980:	f7fa f8be 	bl	8000b00 <__aeabi_dcmple>
 8006984:	b1a0      	cbz	r0, 80069b0 <_strtod_l+0xb60>
 8006986:	4649      	mov	r1, r9
 8006988:	4640      	mov	r0, r8
 800698a:	f7fa f915 	bl	8000bb8 <__aeabi_d2uiz>
 800698e:	2801      	cmp	r0, #1
 8006990:	bf38      	it	cc
 8006992:	2001      	movcc	r0, #1
 8006994:	f7f9 fdbe 	bl	8000514 <__aeabi_ui2d>
 8006998:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800699a:	4680      	mov	r8, r0
 800699c:	4689      	mov	r9, r1
 800699e:	bb23      	cbnz	r3, 80069ea <_strtod_l+0xb9a>
 80069a0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80069a4:	9010      	str	r0, [sp, #64]	; 0x40
 80069a6:	9311      	str	r3, [sp, #68]	; 0x44
 80069a8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80069ac:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80069b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80069b2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80069b4:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80069b8:	1a9b      	subs	r3, r3, r2
 80069ba:	9309      	str	r3, [sp, #36]	; 0x24
 80069bc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80069c0:	eeb0 0a48 	vmov.f32	s0, s16
 80069c4:	eef0 0a68 	vmov.f32	s1, s17
 80069c8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80069cc:	f001 fddc 	bl	8008588 <__ulp>
 80069d0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80069d4:	ec53 2b10 	vmov	r2, r3, d0
 80069d8:	f7f9 fe16 	bl	8000608 <__aeabi_dmul>
 80069dc:	ec53 2b18 	vmov	r2, r3, d8
 80069e0:	f7f9 fc5c 	bl	800029c <__adddf3>
 80069e4:	4682      	mov	sl, r0
 80069e6:	468b      	mov	fp, r1
 80069e8:	e78d      	b.n	8006906 <_strtod_l+0xab6>
 80069ea:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 80069ee:	e7db      	b.n	80069a8 <_strtod_l+0xb58>
 80069f0:	a311      	add	r3, pc, #68	; (adr r3, 8006a38 <_strtod_l+0xbe8>)
 80069f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069f6:	f7fa f879 	bl	8000aec <__aeabi_dcmplt>
 80069fa:	e7b2      	b.n	8006962 <_strtod_l+0xb12>
 80069fc:	2300      	movs	r3, #0
 80069fe:	930a      	str	r3, [sp, #40]	; 0x28
 8006a00:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006a02:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006a04:	6013      	str	r3, [r2, #0]
 8006a06:	f7ff ba6b 	b.w	8005ee0 <_strtod_l+0x90>
 8006a0a:	2a65      	cmp	r2, #101	; 0x65
 8006a0c:	f43f ab5f 	beq.w	80060ce <_strtod_l+0x27e>
 8006a10:	2a45      	cmp	r2, #69	; 0x45
 8006a12:	f43f ab5c 	beq.w	80060ce <_strtod_l+0x27e>
 8006a16:	2301      	movs	r3, #1
 8006a18:	f7ff bb94 	b.w	8006144 <_strtod_l+0x2f4>
 8006a1c:	f3af 8000 	nop.w
 8006a20:	94a03595 	.word	0x94a03595
 8006a24:	3fdfffff 	.word	0x3fdfffff
 8006a28:	35afe535 	.word	0x35afe535
 8006a2c:	3fe00000 	.word	0x3fe00000
 8006a30:	ffc00000 	.word	0xffc00000
 8006a34:	41dfffff 	.word	0x41dfffff
 8006a38:	94a03595 	.word	0x94a03595
 8006a3c:	3fcfffff 	.word	0x3fcfffff
 8006a40:	3ff00000 	.word	0x3ff00000
 8006a44:	7ff00000 	.word	0x7ff00000
 8006a48:	7fe00000 	.word	0x7fe00000
 8006a4c:	7c9fffff 	.word	0x7c9fffff
 8006a50:	3fe00000 	.word	0x3fe00000
 8006a54:	bff00000 	.word	0xbff00000
 8006a58:	7fefffff 	.word	0x7fefffff

08006a5c <strtod>:
 8006a5c:	460a      	mov	r2, r1
 8006a5e:	4601      	mov	r1, r0
 8006a60:	4802      	ldr	r0, [pc, #8]	; (8006a6c <strtod+0x10>)
 8006a62:	4b03      	ldr	r3, [pc, #12]	; (8006a70 <strtod+0x14>)
 8006a64:	6800      	ldr	r0, [r0, #0]
 8006a66:	f7ff b9f3 	b.w	8005e50 <_strtod_l>
 8006a6a:	bf00      	nop
 8006a6c:	20000010 	.word	0x20000010
 8006a70:	20000078 	.word	0x20000078

08006a74 <quorem>:
 8006a74:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a78:	6903      	ldr	r3, [r0, #16]
 8006a7a:	690c      	ldr	r4, [r1, #16]
 8006a7c:	42a3      	cmp	r3, r4
 8006a7e:	4607      	mov	r7, r0
 8006a80:	f2c0 8081 	blt.w	8006b86 <quorem+0x112>
 8006a84:	3c01      	subs	r4, #1
 8006a86:	f101 0814 	add.w	r8, r1, #20
 8006a8a:	f100 0514 	add.w	r5, r0, #20
 8006a8e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006a92:	9301      	str	r3, [sp, #4]
 8006a94:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006a98:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006a9c:	3301      	adds	r3, #1
 8006a9e:	429a      	cmp	r2, r3
 8006aa0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006aa4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006aa8:	fbb2 f6f3 	udiv	r6, r2, r3
 8006aac:	d331      	bcc.n	8006b12 <quorem+0x9e>
 8006aae:	f04f 0e00 	mov.w	lr, #0
 8006ab2:	4640      	mov	r0, r8
 8006ab4:	46ac      	mov	ip, r5
 8006ab6:	46f2      	mov	sl, lr
 8006ab8:	f850 2b04 	ldr.w	r2, [r0], #4
 8006abc:	b293      	uxth	r3, r2
 8006abe:	fb06 e303 	mla	r3, r6, r3, lr
 8006ac2:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8006ac6:	b29b      	uxth	r3, r3
 8006ac8:	ebaa 0303 	sub.w	r3, sl, r3
 8006acc:	f8dc a000 	ldr.w	sl, [ip]
 8006ad0:	0c12      	lsrs	r2, r2, #16
 8006ad2:	fa13 f38a 	uxtah	r3, r3, sl
 8006ad6:	fb06 e202 	mla	r2, r6, r2, lr
 8006ada:	9300      	str	r3, [sp, #0]
 8006adc:	9b00      	ldr	r3, [sp, #0]
 8006ade:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006ae2:	b292      	uxth	r2, r2
 8006ae4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006ae8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006aec:	f8bd 3000 	ldrh.w	r3, [sp]
 8006af0:	4581      	cmp	r9, r0
 8006af2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006af6:	f84c 3b04 	str.w	r3, [ip], #4
 8006afa:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006afe:	d2db      	bcs.n	8006ab8 <quorem+0x44>
 8006b00:	f855 300b 	ldr.w	r3, [r5, fp]
 8006b04:	b92b      	cbnz	r3, 8006b12 <quorem+0x9e>
 8006b06:	9b01      	ldr	r3, [sp, #4]
 8006b08:	3b04      	subs	r3, #4
 8006b0a:	429d      	cmp	r5, r3
 8006b0c:	461a      	mov	r2, r3
 8006b0e:	d32e      	bcc.n	8006b6e <quorem+0xfa>
 8006b10:	613c      	str	r4, [r7, #16]
 8006b12:	4638      	mov	r0, r7
 8006b14:	f001 fc92 	bl	800843c <__mcmp>
 8006b18:	2800      	cmp	r0, #0
 8006b1a:	db24      	blt.n	8006b66 <quorem+0xf2>
 8006b1c:	3601      	adds	r6, #1
 8006b1e:	4628      	mov	r0, r5
 8006b20:	f04f 0c00 	mov.w	ip, #0
 8006b24:	f858 2b04 	ldr.w	r2, [r8], #4
 8006b28:	f8d0 e000 	ldr.w	lr, [r0]
 8006b2c:	b293      	uxth	r3, r2
 8006b2e:	ebac 0303 	sub.w	r3, ip, r3
 8006b32:	0c12      	lsrs	r2, r2, #16
 8006b34:	fa13 f38e 	uxtah	r3, r3, lr
 8006b38:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006b3c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006b40:	b29b      	uxth	r3, r3
 8006b42:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006b46:	45c1      	cmp	r9, r8
 8006b48:	f840 3b04 	str.w	r3, [r0], #4
 8006b4c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006b50:	d2e8      	bcs.n	8006b24 <quorem+0xb0>
 8006b52:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006b56:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006b5a:	b922      	cbnz	r2, 8006b66 <quorem+0xf2>
 8006b5c:	3b04      	subs	r3, #4
 8006b5e:	429d      	cmp	r5, r3
 8006b60:	461a      	mov	r2, r3
 8006b62:	d30a      	bcc.n	8006b7a <quorem+0x106>
 8006b64:	613c      	str	r4, [r7, #16]
 8006b66:	4630      	mov	r0, r6
 8006b68:	b003      	add	sp, #12
 8006b6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b6e:	6812      	ldr	r2, [r2, #0]
 8006b70:	3b04      	subs	r3, #4
 8006b72:	2a00      	cmp	r2, #0
 8006b74:	d1cc      	bne.n	8006b10 <quorem+0x9c>
 8006b76:	3c01      	subs	r4, #1
 8006b78:	e7c7      	b.n	8006b0a <quorem+0x96>
 8006b7a:	6812      	ldr	r2, [r2, #0]
 8006b7c:	3b04      	subs	r3, #4
 8006b7e:	2a00      	cmp	r2, #0
 8006b80:	d1f0      	bne.n	8006b64 <quorem+0xf0>
 8006b82:	3c01      	subs	r4, #1
 8006b84:	e7eb      	b.n	8006b5e <quorem+0xea>
 8006b86:	2000      	movs	r0, #0
 8006b88:	e7ee      	b.n	8006b68 <quorem+0xf4>
 8006b8a:	0000      	movs	r0, r0
 8006b8c:	0000      	movs	r0, r0
	...

08006b90 <_dtoa_r>:
 8006b90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b94:	ed2d 8b04 	vpush	{d8-d9}
 8006b98:	ec57 6b10 	vmov	r6, r7, d0
 8006b9c:	b093      	sub	sp, #76	; 0x4c
 8006b9e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006ba0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006ba4:	9106      	str	r1, [sp, #24]
 8006ba6:	ee10 aa10 	vmov	sl, s0
 8006baa:	4604      	mov	r4, r0
 8006bac:	9209      	str	r2, [sp, #36]	; 0x24
 8006bae:	930c      	str	r3, [sp, #48]	; 0x30
 8006bb0:	46bb      	mov	fp, r7
 8006bb2:	b975      	cbnz	r5, 8006bd2 <_dtoa_r+0x42>
 8006bb4:	2010      	movs	r0, #16
 8006bb6:	f001 f94d 	bl	8007e54 <malloc>
 8006bba:	4602      	mov	r2, r0
 8006bbc:	6260      	str	r0, [r4, #36]	; 0x24
 8006bbe:	b920      	cbnz	r0, 8006bca <_dtoa_r+0x3a>
 8006bc0:	4ba7      	ldr	r3, [pc, #668]	; (8006e60 <_dtoa_r+0x2d0>)
 8006bc2:	21ea      	movs	r1, #234	; 0xea
 8006bc4:	48a7      	ldr	r0, [pc, #668]	; (8006e64 <_dtoa_r+0x2d4>)
 8006bc6:	f001 ff61 	bl	8008a8c <__assert_func>
 8006bca:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006bce:	6005      	str	r5, [r0, #0]
 8006bd0:	60c5      	str	r5, [r0, #12]
 8006bd2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006bd4:	6819      	ldr	r1, [r3, #0]
 8006bd6:	b151      	cbz	r1, 8006bee <_dtoa_r+0x5e>
 8006bd8:	685a      	ldr	r2, [r3, #4]
 8006bda:	604a      	str	r2, [r1, #4]
 8006bdc:	2301      	movs	r3, #1
 8006bde:	4093      	lsls	r3, r2
 8006be0:	608b      	str	r3, [r1, #8]
 8006be2:	4620      	mov	r0, r4
 8006be4:	f001 f99e 	bl	8007f24 <_Bfree>
 8006be8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006bea:	2200      	movs	r2, #0
 8006bec:	601a      	str	r2, [r3, #0]
 8006bee:	1e3b      	subs	r3, r7, #0
 8006bf0:	bfaa      	itet	ge
 8006bf2:	2300      	movge	r3, #0
 8006bf4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8006bf8:	f8c8 3000 	strge.w	r3, [r8]
 8006bfc:	4b9a      	ldr	r3, [pc, #616]	; (8006e68 <_dtoa_r+0x2d8>)
 8006bfe:	bfbc      	itt	lt
 8006c00:	2201      	movlt	r2, #1
 8006c02:	f8c8 2000 	strlt.w	r2, [r8]
 8006c06:	ea33 030b 	bics.w	r3, r3, fp
 8006c0a:	d11b      	bne.n	8006c44 <_dtoa_r+0xb4>
 8006c0c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006c0e:	f242 730f 	movw	r3, #9999	; 0x270f
 8006c12:	6013      	str	r3, [r2, #0]
 8006c14:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006c18:	4333      	orrs	r3, r6
 8006c1a:	f000 8592 	beq.w	8007742 <_dtoa_r+0xbb2>
 8006c1e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006c20:	b963      	cbnz	r3, 8006c3c <_dtoa_r+0xac>
 8006c22:	4b92      	ldr	r3, [pc, #584]	; (8006e6c <_dtoa_r+0x2dc>)
 8006c24:	e022      	b.n	8006c6c <_dtoa_r+0xdc>
 8006c26:	4b92      	ldr	r3, [pc, #584]	; (8006e70 <_dtoa_r+0x2e0>)
 8006c28:	9301      	str	r3, [sp, #4]
 8006c2a:	3308      	adds	r3, #8
 8006c2c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006c2e:	6013      	str	r3, [r2, #0]
 8006c30:	9801      	ldr	r0, [sp, #4]
 8006c32:	b013      	add	sp, #76	; 0x4c
 8006c34:	ecbd 8b04 	vpop	{d8-d9}
 8006c38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c3c:	4b8b      	ldr	r3, [pc, #556]	; (8006e6c <_dtoa_r+0x2dc>)
 8006c3e:	9301      	str	r3, [sp, #4]
 8006c40:	3303      	adds	r3, #3
 8006c42:	e7f3      	b.n	8006c2c <_dtoa_r+0x9c>
 8006c44:	2200      	movs	r2, #0
 8006c46:	2300      	movs	r3, #0
 8006c48:	4650      	mov	r0, sl
 8006c4a:	4659      	mov	r1, fp
 8006c4c:	f7f9 ff44 	bl	8000ad8 <__aeabi_dcmpeq>
 8006c50:	ec4b ab19 	vmov	d9, sl, fp
 8006c54:	4680      	mov	r8, r0
 8006c56:	b158      	cbz	r0, 8006c70 <_dtoa_r+0xe0>
 8006c58:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006c5a:	2301      	movs	r3, #1
 8006c5c:	6013      	str	r3, [r2, #0]
 8006c5e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	f000 856b 	beq.w	800773c <_dtoa_r+0xbac>
 8006c66:	4883      	ldr	r0, [pc, #524]	; (8006e74 <_dtoa_r+0x2e4>)
 8006c68:	6018      	str	r0, [r3, #0]
 8006c6a:	1e43      	subs	r3, r0, #1
 8006c6c:	9301      	str	r3, [sp, #4]
 8006c6e:	e7df      	b.n	8006c30 <_dtoa_r+0xa0>
 8006c70:	ec4b ab10 	vmov	d0, sl, fp
 8006c74:	aa10      	add	r2, sp, #64	; 0x40
 8006c76:	a911      	add	r1, sp, #68	; 0x44
 8006c78:	4620      	mov	r0, r4
 8006c7a:	f001 fd01 	bl	8008680 <__d2b>
 8006c7e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8006c82:	ee08 0a10 	vmov	s16, r0
 8006c86:	2d00      	cmp	r5, #0
 8006c88:	f000 8084 	beq.w	8006d94 <_dtoa_r+0x204>
 8006c8c:	ee19 3a90 	vmov	r3, s19
 8006c90:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006c94:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8006c98:	4656      	mov	r6, sl
 8006c9a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8006c9e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006ca2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8006ca6:	4b74      	ldr	r3, [pc, #464]	; (8006e78 <_dtoa_r+0x2e8>)
 8006ca8:	2200      	movs	r2, #0
 8006caa:	4630      	mov	r0, r6
 8006cac:	4639      	mov	r1, r7
 8006cae:	f7f9 faf3 	bl	8000298 <__aeabi_dsub>
 8006cb2:	a365      	add	r3, pc, #404	; (adr r3, 8006e48 <_dtoa_r+0x2b8>)
 8006cb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cb8:	f7f9 fca6 	bl	8000608 <__aeabi_dmul>
 8006cbc:	a364      	add	r3, pc, #400	; (adr r3, 8006e50 <_dtoa_r+0x2c0>)
 8006cbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cc2:	f7f9 faeb 	bl	800029c <__adddf3>
 8006cc6:	4606      	mov	r6, r0
 8006cc8:	4628      	mov	r0, r5
 8006cca:	460f      	mov	r7, r1
 8006ccc:	f7f9 fc32 	bl	8000534 <__aeabi_i2d>
 8006cd0:	a361      	add	r3, pc, #388	; (adr r3, 8006e58 <_dtoa_r+0x2c8>)
 8006cd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cd6:	f7f9 fc97 	bl	8000608 <__aeabi_dmul>
 8006cda:	4602      	mov	r2, r0
 8006cdc:	460b      	mov	r3, r1
 8006cde:	4630      	mov	r0, r6
 8006ce0:	4639      	mov	r1, r7
 8006ce2:	f7f9 fadb 	bl	800029c <__adddf3>
 8006ce6:	4606      	mov	r6, r0
 8006ce8:	460f      	mov	r7, r1
 8006cea:	f7f9 ff3d 	bl	8000b68 <__aeabi_d2iz>
 8006cee:	2200      	movs	r2, #0
 8006cf0:	9000      	str	r0, [sp, #0]
 8006cf2:	2300      	movs	r3, #0
 8006cf4:	4630      	mov	r0, r6
 8006cf6:	4639      	mov	r1, r7
 8006cf8:	f7f9 fef8 	bl	8000aec <__aeabi_dcmplt>
 8006cfc:	b150      	cbz	r0, 8006d14 <_dtoa_r+0x184>
 8006cfe:	9800      	ldr	r0, [sp, #0]
 8006d00:	f7f9 fc18 	bl	8000534 <__aeabi_i2d>
 8006d04:	4632      	mov	r2, r6
 8006d06:	463b      	mov	r3, r7
 8006d08:	f7f9 fee6 	bl	8000ad8 <__aeabi_dcmpeq>
 8006d0c:	b910      	cbnz	r0, 8006d14 <_dtoa_r+0x184>
 8006d0e:	9b00      	ldr	r3, [sp, #0]
 8006d10:	3b01      	subs	r3, #1
 8006d12:	9300      	str	r3, [sp, #0]
 8006d14:	9b00      	ldr	r3, [sp, #0]
 8006d16:	2b16      	cmp	r3, #22
 8006d18:	d85a      	bhi.n	8006dd0 <_dtoa_r+0x240>
 8006d1a:	9a00      	ldr	r2, [sp, #0]
 8006d1c:	4b57      	ldr	r3, [pc, #348]	; (8006e7c <_dtoa_r+0x2ec>)
 8006d1e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006d22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d26:	ec51 0b19 	vmov	r0, r1, d9
 8006d2a:	f7f9 fedf 	bl	8000aec <__aeabi_dcmplt>
 8006d2e:	2800      	cmp	r0, #0
 8006d30:	d050      	beq.n	8006dd4 <_dtoa_r+0x244>
 8006d32:	9b00      	ldr	r3, [sp, #0]
 8006d34:	3b01      	subs	r3, #1
 8006d36:	9300      	str	r3, [sp, #0]
 8006d38:	2300      	movs	r3, #0
 8006d3a:	930b      	str	r3, [sp, #44]	; 0x2c
 8006d3c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006d3e:	1b5d      	subs	r5, r3, r5
 8006d40:	1e6b      	subs	r3, r5, #1
 8006d42:	9305      	str	r3, [sp, #20]
 8006d44:	bf45      	ittet	mi
 8006d46:	f1c5 0301 	rsbmi	r3, r5, #1
 8006d4a:	9304      	strmi	r3, [sp, #16]
 8006d4c:	2300      	movpl	r3, #0
 8006d4e:	2300      	movmi	r3, #0
 8006d50:	bf4c      	ite	mi
 8006d52:	9305      	strmi	r3, [sp, #20]
 8006d54:	9304      	strpl	r3, [sp, #16]
 8006d56:	9b00      	ldr	r3, [sp, #0]
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	db3d      	blt.n	8006dd8 <_dtoa_r+0x248>
 8006d5c:	9b05      	ldr	r3, [sp, #20]
 8006d5e:	9a00      	ldr	r2, [sp, #0]
 8006d60:	920a      	str	r2, [sp, #40]	; 0x28
 8006d62:	4413      	add	r3, r2
 8006d64:	9305      	str	r3, [sp, #20]
 8006d66:	2300      	movs	r3, #0
 8006d68:	9307      	str	r3, [sp, #28]
 8006d6a:	9b06      	ldr	r3, [sp, #24]
 8006d6c:	2b09      	cmp	r3, #9
 8006d6e:	f200 8089 	bhi.w	8006e84 <_dtoa_r+0x2f4>
 8006d72:	2b05      	cmp	r3, #5
 8006d74:	bfc4      	itt	gt
 8006d76:	3b04      	subgt	r3, #4
 8006d78:	9306      	strgt	r3, [sp, #24]
 8006d7a:	9b06      	ldr	r3, [sp, #24]
 8006d7c:	f1a3 0302 	sub.w	r3, r3, #2
 8006d80:	bfcc      	ite	gt
 8006d82:	2500      	movgt	r5, #0
 8006d84:	2501      	movle	r5, #1
 8006d86:	2b03      	cmp	r3, #3
 8006d88:	f200 8087 	bhi.w	8006e9a <_dtoa_r+0x30a>
 8006d8c:	e8df f003 	tbb	[pc, r3]
 8006d90:	59383a2d 	.word	0x59383a2d
 8006d94:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8006d98:	441d      	add	r5, r3
 8006d9a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8006d9e:	2b20      	cmp	r3, #32
 8006da0:	bfc1      	itttt	gt
 8006da2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006da6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8006daa:	fa0b f303 	lslgt.w	r3, fp, r3
 8006dae:	fa26 f000 	lsrgt.w	r0, r6, r0
 8006db2:	bfda      	itte	le
 8006db4:	f1c3 0320 	rsble	r3, r3, #32
 8006db8:	fa06 f003 	lslle.w	r0, r6, r3
 8006dbc:	4318      	orrgt	r0, r3
 8006dbe:	f7f9 fba9 	bl	8000514 <__aeabi_ui2d>
 8006dc2:	2301      	movs	r3, #1
 8006dc4:	4606      	mov	r6, r0
 8006dc6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8006dca:	3d01      	subs	r5, #1
 8006dcc:	930e      	str	r3, [sp, #56]	; 0x38
 8006dce:	e76a      	b.n	8006ca6 <_dtoa_r+0x116>
 8006dd0:	2301      	movs	r3, #1
 8006dd2:	e7b2      	b.n	8006d3a <_dtoa_r+0x1aa>
 8006dd4:	900b      	str	r0, [sp, #44]	; 0x2c
 8006dd6:	e7b1      	b.n	8006d3c <_dtoa_r+0x1ac>
 8006dd8:	9b04      	ldr	r3, [sp, #16]
 8006dda:	9a00      	ldr	r2, [sp, #0]
 8006ddc:	1a9b      	subs	r3, r3, r2
 8006dde:	9304      	str	r3, [sp, #16]
 8006de0:	4253      	negs	r3, r2
 8006de2:	9307      	str	r3, [sp, #28]
 8006de4:	2300      	movs	r3, #0
 8006de6:	930a      	str	r3, [sp, #40]	; 0x28
 8006de8:	e7bf      	b.n	8006d6a <_dtoa_r+0x1da>
 8006dea:	2300      	movs	r3, #0
 8006dec:	9308      	str	r3, [sp, #32]
 8006dee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	dc55      	bgt.n	8006ea0 <_dtoa_r+0x310>
 8006df4:	2301      	movs	r3, #1
 8006df6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006dfa:	461a      	mov	r2, r3
 8006dfc:	9209      	str	r2, [sp, #36]	; 0x24
 8006dfe:	e00c      	b.n	8006e1a <_dtoa_r+0x28a>
 8006e00:	2301      	movs	r3, #1
 8006e02:	e7f3      	b.n	8006dec <_dtoa_r+0x25c>
 8006e04:	2300      	movs	r3, #0
 8006e06:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006e08:	9308      	str	r3, [sp, #32]
 8006e0a:	9b00      	ldr	r3, [sp, #0]
 8006e0c:	4413      	add	r3, r2
 8006e0e:	9302      	str	r3, [sp, #8]
 8006e10:	3301      	adds	r3, #1
 8006e12:	2b01      	cmp	r3, #1
 8006e14:	9303      	str	r3, [sp, #12]
 8006e16:	bfb8      	it	lt
 8006e18:	2301      	movlt	r3, #1
 8006e1a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8006e1c:	2200      	movs	r2, #0
 8006e1e:	6042      	str	r2, [r0, #4]
 8006e20:	2204      	movs	r2, #4
 8006e22:	f102 0614 	add.w	r6, r2, #20
 8006e26:	429e      	cmp	r6, r3
 8006e28:	6841      	ldr	r1, [r0, #4]
 8006e2a:	d93d      	bls.n	8006ea8 <_dtoa_r+0x318>
 8006e2c:	4620      	mov	r0, r4
 8006e2e:	f001 f839 	bl	8007ea4 <_Balloc>
 8006e32:	9001      	str	r0, [sp, #4]
 8006e34:	2800      	cmp	r0, #0
 8006e36:	d13b      	bne.n	8006eb0 <_dtoa_r+0x320>
 8006e38:	4b11      	ldr	r3, [pc, #68]	; (8006e80 <_dtoa_r+0x2f0>)
 8006e3a:	4602      	mov	r2, r0
 8006e3c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006e40:	e6c0      	b.n	8006bc4 <_dtoa_r+0x34>
 8006e42:	2301      	movs	r3, #1
 8006e44:	e7df      	b.n	8006e06 <_dtoa_r+0x276>
 8006e46:	bf00      	nop
 8006e48:	636f4361 	.word	0x636f4361
 8006e4c:	3fd287a7 	.word	0x3fd287a7
 8006e50:	8b60c8b3 	.word	0x8b60c8b3
 8006e54:	3fc68a28 	.word	0x3fc68a28
 8006e58:	509f79fb 	.word	0x509f79fb
 8006e5c:	3fd34413 	.word	0x3fd34413
 8006e60:	08009635 	.word	0x08009635
 8006e64:	0800964c 	.word	0x0800964c
 8006e68:	7ff00000 	.word	0x7ff00000
 8006e6c:	08009631 	.word	0x08009631
 8006e70:	08009628 	.word	0x08009628
 8006e74:	080095b5 	.word	0x080095b5
 8006e78:	3ff80000 	.word	0x3ff80000
 8006e7c:	080097b8 	.word	0x080097b8
 8006e80:	080096a7 	.word	0x080096a7
 8006e84:	2501      	movs	r5, #1
 8006e86:	2300      	movs	r3, #0
 8006e88:	9306      	str	r3, [sp, #24]
 8006e8a:	9508      	str	r5, [sp, #32]
 8006e8c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006e90:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006e94:	2200      	movs	r2, #0
 8006e96:	2312      	movs	r3, #18
 8006e98:	e7b0      	b.n	8006dfc <_dtoa_r+0x26c>
 8006e9a:	2301      	movs	r3, #1
 8006e9c:	9308      	str	r3, [sp, #32]
 8006e9e:	e7f5      	b.n	8006e8c <_dtoa_r+0x2fc>
 8006ea0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ea2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006ea6:	e7b8      	b.n	8006e1a <_dtoa_r+0x28a>
 8006ea8:	3101      	adds	r1, #1
 8006eaa:	6041      	str	r1, [r0, #4]
 8006eac:	0052      	lsls	r2, r2, #1
 8006eae:	e7b8      	b.n	8006e22 <_dtoa_r+0x292>
 8006eb0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006eb2:	9a01      	ldr	r2, [sp, #4]
 8006eb4:	601a      	str	r2, [r3, #0]
 8006eb6:	9b03      	ldr	r3, [sp, #12]
 8006eb8:	2b0e      	cmp	r3, #14
 8006eba:	f200 809d 	bhi.w	8006ff8 <_dtoa_r+0x468>
 8006ebe:	2d00      	cmp	r5, #0
 8006ec0:	f000 809a 	beq.w	8006ff8 <_dtoa_r+0x468>
 8006ec4:	9b00      	ldr	r3, [sp, #0]
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	dd32      	ble.n	8006f30 <_dtoa_r+0x3a0>
 8006eca:	4ab7      	ldr	r2, [pc, #732]	; (80071a8 <_dtoa_r+0x618>)
 8006ecc:	f003 030f 	and.w	r3, r3, #15
 8006ed0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006ed4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006ed8:	9b00      	ldr	r3, [sp, #0]
 8006eda:	05d8      	lsls	r0, r3, #23
 8006edc:	ea4f 1723 	mov.w	r7, r3, asr #4
 8006ee0:	d516      	bpl.n	8006f10 <_dtoa_r+0x380>
 8006ee2:	4bb2      	ldr	r3, [pc, #712]	; (80071ac <_dtoa_r+0x61c>)
 8006ee4:	ec51 0b19 	vmov	r0, r1, d9
 8006ee8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006eec:	f7f9 fcb6 	bl	800085c <__aeabi_ddiv>
 8006ef0:	f007 070f 	and.w	r7, r7, #15
 8006ef4:	4682      	mov	sl, r0
 8006ef6:	468b      	mov	fp, r1
 8006ef8:	2503      	movs	r5, #3
 8006efa:	4eac      	ldr	r6, [pc, #688]	; (80071ac <_dtoa_r+0x61c>)
 8006efc:	b957      	cbnz	r7, 8006f14 <_dtoa_r+0x384>
 8006efe:	4642      	mov	r2, r8
 8006f00:	464b      	mov	r3, r9
 8006f02:	4650      	mov	r0, sl
 8006f04:	4659      	mov	r1, fp
 8006f06:	f7f9 fca9 	bl	800085c <__aeabi_ddiv>
 8006f0a:	4682      	mov	sl, r0
 8006f0c:	468b      	mov	fp, r1
 8006f0e:	e028      	b.n	8006f62 <_dtoa_r+0x3d2>
 8006f10:	2502      	movs	r5, #2
 8006f12:	e7f2      	b.n	8006efa <_dtoa_r+0x36a>
 8006f14:	07f9      	lsls	r1, r7, #31
 8006f16:	d508      	bpl.n	8006f2a <_dtoa_r+0x39a>
 8006f18:	4640      	mov	r0, r8
 8006f1a:	4649      	mov	r1, r9
 8006f1c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006f20:	f7f9 fb72 	bl	8000608 <__aeabi_dmul>
 8006f24:	3501      	adds	r5, #1
 8006f26:	4680      	mov	r8, r0
 8006f28:	4689      	mov	r9, r1
 8006f2a:	107f      	asrs	r7, r7, #1
 8006f2c:	3608      	adds	r6, #8
 8006f2e:	e7e5      	b.n	8006efc <_dtoa_r+0x36c>
 8006f30:	f000 809b 	beq.w	800706a <_dtoa_r+0x4da>
 8006f34:	9b00      	ldr	r3, [sp, #0]
 8006f36:	4f9d      	ldr	r7, [pc, #628]	; (80071ac <_dtoa_r+0x61c>)
 8006f38:	425e      	negs	r6, r3
 8006f3a:	4b9b      	ldr	r3, [pc, #620]	; (80071a8 <_dtoa_r+0x618>)
 8006f3c:	f006 020f 	and.w	r2, r6, #15
 8006f40:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006f44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f48:	ec51 0b19 	vmov	r0, r1, d9
 8006f4c:	f7f9 fb5c 	bl	8000608 <__aeabi_dmul>
 8006f50:	1136      	asrs	r6, r6, #4
 8006f52:	4682      	mov	sl, r0
 8006f54:	468b      	mov	fp, r1
 8006f56:	2300      	movs	r3, #0
 8006f58:	2502      	movs	r5, #2
 8006f5a:	2e00      	cmp	r6, #0
 8006f5c:	d17a      	bne.n	8007054 <_dtoa_r+0x4c4>
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d1d3      	bne.n	8006f0a <_dtoa_r+0x37a>
 8006f62:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	f000 8082 	beq.w	800706e <_dtoa_r+0x4de>
 8006f6a:	4b91      	ldr	r3, [pc, #580]	; (80071b0 <_dtoa_r+0x620>)
 8006f6c:	2200      	movs	r2, #0
 8006f6e:	4650      	mov	r0, sl
 8006f70:	4659      	mov	r1, fp
 8006f72:	f7f9 fdbb 	bl	8000aec <__aeabi_dcmplt>
 8006f76:	2800      	cmp	r0, #0
 8006f78:	d079      	beq.n	800706e <_dtoa_r+0x4de>
 8006f7a:	9b03      	ldr	r3, [sp, #12]
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d076      	beq.n	800706e <_dtoa_r+0x4de>
 8006f80:	9b02      	ldr	r3, [sp, #8]
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	dd36      	ble.n	8006ff4 <_dtoa_r+0x464>
 8006f86:	9b00      	ldr	r3, [sp, #0]
 8006f88:	4650      	mov	r0, sl
 8006f8a:	4659      	mov	r1, fp
 8006f8c:	1e5f      	subs	r7, r3, #1
 8006f8e:	2200      	movs	r2, #0
 8006f90:	4b88      	ldr	r3, [pc, #544]	; (80071b4 <_dtoa_r+0x624>)
 8006f92:	f7f9 fb39 	bl	8000608 <__aeabi_dmul>
 8006f96:	9e02      	ldr	r6, [sp, #8]
 8006f98:	4682      	mov	sl, r0
 8006f9a:	468b      	mov	fp, r1
 8006f9c:	3501      	adds	r5, #1
 8006f9e:	4628      	mov	r0, r5
 8006fa0:	f7f9 fac8 	bl	8000534 <__aeabi_i2d>
 8006fa4:	4652      	mov	r2, sl
 8006fa6:	465b      	mov	r3, fp
 8006fa8:	f7f9 fb2e 	bl	8000608 <__aeabi_dmul>
 8006fac:	4b82      	ldr	r3, [pc, #520]	; (80071b8 <_dtoa_r+0x628>)
 8006fae:	2200      	movs	r2, #0
 8006fb0:	f7f9 f974 	bl	800029c <__adddf3>
 8006fb4:	46d0      	mov	r8, sl
 8006fb6:	46d9      	mov	r9, fp
 8006fb8:	4682      	mov	sl, r0
 8006fba:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8006fbe:	2e00      	cmp	r6, #0
 8006fc0:	d158      	bne.n	8007074 <_dtoa_r+0x4e4>
 8006fc2:	4b7e      	ldr	r3, [pc, #504]	; (80071bc <_dtoa_r+0x62c>)
 8006fc4:	2200      	movs	r2, #0
 8006fc6:	4640      	mov	r0, r8
 8006fc8:	4649      	mov	r1, r9
 8006fca:	f7f9 f965 	bl	8000298 <__aeabi_dsub>
 8006fce:	4652      	mov	r2, sl
 8006fd0:	465b      	mov	r3, fp
 8006fd2:	4680      	mov	r8, r0
 8006fd4:	4689      	mov	r9, r1
 8006fd6:	f7f9 fda7 	bl	8000b28 <__aeabi_dcmpgt>
 8006fda:	2800      	cmp	r0, #0
 8006fdc:	f040 8295 	bne.w	800750a <_dtoa_r+0x97a>
 8006fe0:	4652      	mov	r2, sl
 8006fe2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006fe6:	4640      	mov	r0, r8
 8006fe8:	4649      	mov	r1, r9
 8006fea:	f7f9 fd7f 	bl	8000aec <__aeabi_dcmplt>
 8006fee:	2800      	cmp	r0, #0
 8006ff0:	f040 8289 	bne.w	8007506 <_dtoa_r+0x976>
 8006ff4:	ec5b ab19 	vmov	sl, fp, d9
 8006ff8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	f2c0 8148 	blt.w	8007290 <_dtoa_r+0x700>
 8007000:	9a00      	ldr	r2, [sp, #0]
 8007002:	2a0e      	cmp	r2, #14
 8007004:	f300 8144 	bgt.w	8007290 <_dtoa_r+0x700>
 8007008:	4b67      	ldr	r3, [pc, #412]	; (80071a8 <_dtoa_r+0x618>)
 800700a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800700e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007012:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007014:	2b00      	cmp	r3, #0
 8007016:	f280 80d5 	bge.w	80071c4 <_dtoa_r+0x634>
 800701a:	9b03      	ldr	r3, [sp, #12]
 800701c:	2b00      	cmp	r3, #0
 800701e:	f300 80d1 	bgt.w	80071c4 <_dtoa_r+0x634>
 8007022:	f040 826f 	bne.w	8007504 <_dtoa_r+0x974>
 8007026:	4b65      	ldr	r3, [pc, #404]	; (80071bc <_dtoa_r+0x62c>)
 8007028:	2200      	movs	r2, #0
 800702a:	4640      	mov	r0, r8
 800702c:	4649      	mov	r1, r9
 800702e:	f7f9 faeb 	bl	8000608 <__aeabi_dmul>
 8007032:	4652      	mov	r2, sl
 8007034:	465b      	mov	r3, fp
 8007036:	f7f9 fd6d 	bl	8000b14 <__aeabi_dcmpge>
 800703a:	9e03      	ldr	r6, [sp, #12]
 800703c:	4637      	mov	r7, r6
 800703e:	2800      	cmp	r0, #0
 8007040:	f040 8245 	bne.w	80074ce <_dtoa_r+0x93e>
 8007044:	9d01      	ldr	r5, [sp, #4]
 8007046:	2331      	movs	r3, #49	; 0x31
 8007048:	f805 3b01 	strb.w	r3, [r5], #1
 800704c:	9b00      	ldr	r3, [sp, #0]
 800704e:	3301      	adds	r3, #1
 8007050:	9300      	str	r3, [sp, #0]
 8007052:	e240      	b.n	80074d6 <_dtoa_r+0x946>
 8007054:	07f2      	lsls	r2, r6, #31
 8007056:	d505      	bpl.n	8007064 <_dtoa_r+0x4d4>
 8007058:	e9d7 2300 	ldrd	r2, r3, [r7]
 800705c:	f7f9 fad4 	bl	8000608 <__aeabi_dmul>
 8007060:	3501      	adds	r5, #1
 8007062:	2301      	movs	r3, #1
 8007064:	1076      	asrs	r6, r6, #1
 8007066:	3708      	adds	r7, #8
 8007068:	e777      	b.n	8006f5a <_dtoa_r+0x3ca>
 800706a:	2502      	movs	r5, #2
 800706c:	e779      	b.n	8006f62 <_dtoa_r+0x3d2>
 800706e:	9f00      	ldr	r7, [sp, #0]
 8007070:	9e03      	ldr	r6, [sp, #12]
 8007072:	e794      	b.n	8006f9e <_dtoa_r+0x40e>
 8007074:	9901      	ldr	r1, [sp, #4]
 8007076:	4b4c      	ldr	r3, [pc, #304]	; (80071a8 <_dtoa_r+0x618>)
 8007078:	4431      	add	r1, r6
 800707a:	910d      	str	r1, [sp, #52]	; 0x34
 800707c:	9908      	ldr	r1, [sp, #32]
 800707e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007082:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007086:	2900      	cmp	r1, #0
 8007088:	d043      	beq.n	8007112 <_dtoa_r+0x582>
 800708a:	494d      	ldr	r1, [pc, #308]	; (80071c0 <_dtoa_r+0x630>)
 800708c:	2000      	movs	r0, #0
 800708e:	f7f9 fbe5 	bl	800085c <__aeabi_ddiv>
 8007092:	4652      	mov	r2, sl
 8007094:	465b      	mov	r3, fp
 8007096:	f7f9 f8ff 	bl	8000298 <__aeabi_dsub>
 800709a:	9d01      	ldr	r5, [sp, #4]
 800709c:	4682      	mov	sl, r0
 800709e:	468b      	mov	fp, r1
 80070a0:	4649      	mov	r1, r9
 80070a2:	4640      	mov	r0, r8
 80070a4:	f7f9 fd60 	bl	8000b68 <__aeabi_d2iz>
 80070a8:	4606      	mov	r6, r0
 80070aa:	f7f9 fa43 	bl	8000534 <__aeabi_i2d>
 80070ae:	4602      	mov	r2, r0
 80070b0:	460b      	mov	r3, r1
 80070b2:	4640      	mov	r0, r8
 80070b4:	4649      	mov	r1, r9
 80070b6:	f7f9 f8ef 	bl	8000298 <__aeabi_dsub>
 80070ba:	3630      	adds	r6, #48	; 0x30
 80070bc:	f805 6b01 	strb.w	r6, [r5], #1
 80070c0:	4652      	mov	r2, sl
 80070c2:	465b      	mov	r3, fp
 80070c4:	4680      	mov	r8, r0
 80070c6:	4689      	mov	r9, r1
 80070c8:	f7f9 fd10 	bl	8000aec <__aeabi_dcmplt>
 80070cc:	2800      	cmp	r0, #0
 80070ce:	d163      	bne.n	8007198 <_dtoa_r+0x608>
 80070d0:	4642      	mov	r2, r8
 80070d2:	464b      	mov	r3, r9
 80070d4:	4936      	ldr	r1, [pc, #216]	; (80071b0 <_dtoa_r+0x620>)
 80070d6:	2000      	movs	r0, #0
 80070d8:	f7f9 f8de 	bl	8000298 <__aeabi_dsub>
 80070dc:	4652      	mov	r2, sl
 80070de:	465b      	mov	r3, fp
 80070e0:	f7f9 fd04 	bl	8000aec <__aeabi_dcmplt>
 80070e4:	2800      	cmp	r0, #0
 80070e6:	f040 80b5 	bne.w	8007254 <_dtoa_r+0x6c4>
 80070ea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80070ec:	429d      	cmp	r5, r3
 80070ee:	d081      	beq.n	8006ff4 <_dtoa_r+0x464>
 80070f0:	4b30      	ldr	r3, [pc, #192]	; (80071b4 <_dtoa_r+0x624>)
 80070f2:	2200      	movs	r2, #0
 80070f4:	4650      	mov	r0, sl
 80070f6:	4659      	mov	r1, fp
 80070f8:	f7f9 fa86 	bl	8000608 <__aeabi_dmul>
 80070fc:	4b2d      	ldr	r3, [pc, #180]	; (80071b4 <_dtoa_r+0x624>)
 80070fe:	4682      	mov	sl, r0
 8007100:	468b      	mov	fp, r1
 8007102:	4640      	mov	r0, r8
 8007104:	4649      	mov	r1, r9
 8007106:	2200      	movs	r2, #0
 8007108:	f7f9 fa7e 	bl	8000608 <__aeabi_dmul>
 800710c:	4680      	mov	r8, r0
 800710e:	4689      	mov	r9, r1
 8007110:	e7c6      	b.n	80070a0 <_dtoa_r+0x510>
 8007112:	4650      	mov	r0, sl
 8007114:	4659      	mov	r1, fp
 8007116:	f7f9 fa77 	bl	8000608 <__aeabi_dmul>
 800711a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800711c:	9d01      	ldr	r5, [sp, #4]
 800711e:	930f      	str	r3, [sp, #60]	; 0x3c
 8007120:	4682      	mov	sl, r0
 8007122:	468b      	mov	fp, r1
 8007124:	4649      	mov	r1, r9
 8007126:	4640      	mov	r0, r8
 8007128:	f7f9 fd1e 	bl	8000b68 <__aeabi_d2iz>
 800712c:	4606      	mov	r6, r0
 800712e:	f7f9 fa01 	bl	8000534 <__aeabi_i2d>
 8007132:	3630      	adds	r6, #48	; 0x30
 8007134:	4602      	mov	r2, r0
 8007136:	460b      	mov	r3, r1
 8007138:	4640      	mov	r0, r8
 800713a:	4649      	mov	r1, r9
 800713c:	f7f9 f8ac 	bl	8000298 <__aeabi_dsub>
 8007140:	f805 6b01 	strb.w	r6, [r5], #1
 8007144:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007146:	429d      	cmp	r5, r3
 8007148:	4680      	mov	r8, r0
 800714a:	4689      	mov	r9, r1
 800714c:	f04f 0200 	mov.w	r2, #0
 8007150:	d124      	bne.n	800719c <_dtoa_r+0x60c>
 8007152:	4b1b      	ldr	r3, [pc, #108]	; (80071c0 <_dtoa_r+0x630>)
 8007154:	4650      	mov	r0, sl
 8007156:	4659      	mov	r1, fp
 8007158:	f7f9 f8a0 	bl	800029c <__adddf3>
 800715c:	4602      	mov	r2, r0
 800715e:	460b      	mov	r3, r1
 8007160:	4640      	mov	r0, r8
 8007162:	4649      	mov	r1, r9
 8007164:	f7f9 fce0 	bl	8000b28 <__aeabi_dcmpgt>
 8007168:	2800      	cmp	r0, #0
 800716a:	d173      	bne.n	8007254 <_dtoa_r+0x6c4>
 800716c:	4652      	mov	r2, sl
 800716e:	465b      	mov	r3, fp
 8007170:	4913      	ldr	r1, [pc, #76]	; (80071c0 <_dtoa_r+0x630>)
 8007172:	2000      	movs	r0, #0
 8007174:	f7f9 f890 	bl	8000298 <__aeabi_dsub>
 8007178:	4602      	mov	r2, r0
 800717a:	460b      	mov	r3, r1
 800717c:	4640      	mov	r0, r8
 800717e:	4649      	mov	r1, r9
 8007180:	f7f9 fcb4 	bl	8000aec <__aeabi_dcmplt>
 8007184:	2800      	cmp	r0, #0
 8007186:	f43f af35 	beq.w	8006ff4 <_dtoa_r+0x464>
 800718a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800718c:	1e6b      	subs	r3, r5, #1
 800718e:	930f      	str	r3, [sp, #60]	; 0x3c
 8007190:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007194:	2b30      	cmp	r3, #48	; 0x30
 8007196:	d0f8      	beq.n	800718a <_dtoa_r+0x5fa>
 8007198:	9700      	str	r7, [sp, #0]
 800719a:	e049      	b.n	8007230 <_dtoa_r+0x6a0>
 800719c:	4b05      	ldr	r3, [pc, #20]	; (80071b4 <_dtoa_r+0x624>)
 800719e:	f7f9 fa33 	bl	8000608 <__aeabi_dmul>
 80071a2:	4680      	mov	r8, r0
 80071a4:	4689      	mov	r9, r1
 80071a6:	e7bd      	b.n	8007124 <_dtoa_r+0x594>
 80071a8:	080097b8 	.word	0x080097b8
 80071ac:	08009790 	.word	0x08009790
 80071b0:	3ff00000 	.word	0x3ff00000
 80071b4:	40240000 	.word	0x40240000
 80071b8:	401c0000 	.word	0x401c0000
 80071bc:	40140000 	.word	0x40140000
 80071c0:	3fe00000 	.word	0x3fe00000
 80071c4:	9d01      	ldr	r5, [sp, #4]
 80071c6:	4656      	mov	r6, sl
 80071c8:	465f      	mov	r7, fp
 80071ca:	4642      	mov	r2, r8
 80071cc:	464b      	mov	r3, r9
 80071ce:	4630      	mov	r0, r6
 80071d0:	4639      	mov	r1, r7
 80071d2:	f7f9 fb43 	bl	800085c <__aeabi_ddiv>
 80071d6:	f7f9 fcc7 	bl	8000b68 <__aeabi_d2iz>
 80071da:	4682      	mov	sl, r0
 80071dc:	f7f9 f9aa 	bl	8000534 <__aeabi_i2d>
 80071e0:	4642      	mov	r2, r8
 80071e2:	464b      	mov	r3, r9
 80071e4:	f7f9 fa10 	bl	8000608 <__aeabi_dmul>
 80071e8:	4602      	mov	r2, r0
 80071ea:	460b      	mov	r3, r1
 80071ec:	4630      	mov	r0, r6
 80071ee:	4639      	mov	r1, r7
 80071f0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80071f4:	f7f9 f850 	bl	8000298 <__aeabi_dsub>
 80071f8:	f805 6b01 	strb.w	r6, [r5], #1
 80071fc:	9e01      	ldr	r6, [sp, #4]
 80071fe:	9f03      	ldr	r7, [sp, #12]
 8007200:	1bae      	subs	r6, r5, r6
 8007202:	42b7      	cmp	r7, r6
 8007204:	4602      	mov	r2, r0
 8007206:	460b      	mov	r3, r1
 8007208:	d135      	bne.n	8007276 <_dtoa_r+0x6e6>
 800720a:	f7f9 f847 	bl	800029c <__adddf3>
 800720e:	4642      	mov	r2, r8
 8007210:	464b      	mov	r3, r9
 8007212:	4606      	mov	r6, r0
 8007214:	460f      	mov	r7, r1
 8007216:	f7f9 fc87 	bl	8000b28 <__aeabi_dcmpgt>
 800721a:	b9d0      	cbnz	r0, 8007252 <_dtoa_r+0x6c2>
 800721c:	4642      	mov	r2, r8
 800721e:	464b      	mov	r3, r9
 8007220:	4630      	mov	r0, r6
 8007222:	4639      	mov	r1, r7
 8007224:	f7f9 fc58 	bl	8000ad8 <__aeabi_dcmpeq>
 8007228:	b110      	cbz	r0, 8007230 <_dtoa_r+0x6a0>
 800722a:	f01a 0f01 	tst.w	sl, #1
 800722e:	d110      	bne.n	8007252 <_dtoa_r+0x6c2>
 8007230:	4620      	mov	r0, r4
 8007232:	ee18 1a10 	vmov	r1, s16
 8007236:	f000 fe75 	bl	8007f24 <_Bfree>
 800723a:	2300      	movs	r3, #0
 800723c:	9800      	ldr	r0, [sp, #0]
 800723e:	702b      	strb	r3, [r5, #0]
 8007240:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007242:	3001      	adds	r0, #1
 8007244:	6018      	str	r0, [r3, #0]
 8007246:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007248:	2b00      	cmp	r3, #0
 800724a:	f43f acf1 	beq.w	8006c30 <_dtoa_r+0xa0>
 800724e:	601d      	str	r5, [r3, #0]
 8007250:	e4ee      	b.n	8006c30 <_dtoa_r+0xa0>
 8007252:	9f00      	ldr	r7, [sp, #0]
 8007254:	462b      	mov	r3, r5
 8007256:	461d      	mov	r5, r3
 8007258:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800725c:	2a39      	cmp	r2, #57	; 0x39
 800725e:	d106      	bne.n	800726e <_dtoa_r+0x6de>
 8007260:	9a01      	ldr	r2, [sp, #4]
 8007262:	429a      	cmp	r2, r3
 8007264:	d1f7      	bne.n	8007256 <_dtoa_r+0x6c6>
 8007266:	9901      	ldr	r1, [sp, #4]
 8007268:	2230      	movs	r2, #48	; 0x30
 800726a:	3701      	adds	r7, #1
 800726c:	700a      	strb	r2, [r1, #0]
 800726e:	781a      	ldrb	r2, [r3, #0]
 8007270:	3201      	adds	r2, #1
 8007272:	701a      	strb	r2, [r3, #0]
 8007274:	e790      	b.n	8007198 <_dtoa_r+0x608>
 8007276:	4ba6      	ldr	r3, [pc, #664]	; (8007510 <_dtoa_r+0x980>)
 8007278:	2200      	movs	r2, #0
 800727a:	f7f9 f9c5 	bl	8000608 <__aeabi_dmul>
 800727e:	2200      	movs	r2, #0
 8007280:	2300      	movs	r3, #0
 8007282:	4606      	mov	r6, r0
 8007284:	460f      	mov	r7, r1
 8007286:	f7f9 fc27 	bl	8000ad8 <__aeabi_dcmpeq>
 800728a:	2800      	cmp	r0, #0
 800728c:	d09d      	beq.n	80071ca <_dtoa_r+0x63a>
 800728e:	e7cf      	b.n	8007230 <_dtoa_r+0x6a0>
 8007290:	9a08      	ldr	r2, [sp, #32]
 8007292:	2a00      	cmp	r2, #0
 8007294:	f000 80d7 	beq.w	8007446 <_dtoa_r+0x8b6>
 8007298:	9a06      	ldr	r2, [sp, #24]
 800729a:	2a01      	cmp	r2, #1
 800729c:	f300 80ba 	bgt.w	8007414 <_dtoa_r+0x884>
 80072a0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80072a2:	2a00      	cmp	r2, #0
 80072a4:	f000 80b2 	beq.w	800740c <_dtoa_r+0x87c>
 80072a8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80072ac:	9e07      	ldr	r6, [sp, #28]
 80072ae:	9d04      	ldr	r5, [sp, #16]
 80072b0:	9a04      	ldr	r2, [sp, #16]
 80072b2:	441a      	add	r2, r3
 80072b4:	9204      	str	r2, [sp, #16]
 80072b6:	9a05      	ldr	r2, [sp, #20]
 80072b8:	2101      	movs	r1, #1
 80072ba:	441a      	add	r2, r3
 80072bc:	4620      	mov	r0, r4
 80072be:	9205      	str	r2, [sp, #20]
 80072c0:	f000 ff32 	bl	8008128 <__i2b>
 80072c4:	4607      	mov	r7, r0
 80072c6:	2d00      	cmp	r5, #0
 80072c8:	dd0c      	ble.n	80072e4 <_dtoa_r+0x754>
 80072ca:	9b05      	ldr	r3, [sp, #20]
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	dd09      	ble.n	80072e4 <_dtoa_r+0x754>
 80072d0:	42ab      	cmp	r3, r5
 80072d2:	9a04      	ldr	r2, [sp, #16]
 80072d4:	bfa8      	it	ge
 80072d6:	462b      	movge	r3, r5
 80072d8:	1ad2      	subs	r2, r2, r3
 80072da:	9204      	str	r2, [sp, #16]
 80072dc:	9a05      	ldr	r2, [sp, #20]
 80072de:	1aed      	subs	r5, r5, r3
 80072e0:	1ad3      	subs	r3, r2, r3
 80072e2:	9305      	str	r3, [sp, #20]
 80072e4:	9b07      	ldr	r3, [sp, #28]
 80072e6:	b31b      	cbz	r3, 8007330 <_dtoa_r+0x7a0>
 80072e8:	9b08      	ldr	r3, [sp, #32]
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	f000 80af 	beq.w	800744e <_dtoa_r+0x8be>
 80072f0:	2e00      	cmp	r6, #0
 80072f2:	dd13      	ble.n	800731c <_dtoa_r+0x78c>
 80072f4:	4639      	mov	r1, r7
 80072f6:	4632      	mov	r2, r6
 80072f8:	4620      	mov	r0, r4
 80072fa:	f000 ffd5 	bl	80082a8 <__pow5mult>
 80072fe:	ee18 2a10 	vmov	r2, s16
 8007302:	4601      	mov	r1, r0
 8007304:	4607      	mov	r7, r0
 8007306:	4620      	mov	r0, r4
 8007308:	f000 ff24 	bl	8008154 <__multiply>
 800730c:	ee18 1a10 	vmov	r1, s16
 8007310:	4680      	mov	r8, r0
 8007312:	4620      	mov	r0, r4
 8007314:	f000 fe06 	bl	8007f24 <_Bfree>
 8007318:	ee08 8a10 	vmov	s16, r8
 800731c:	9b07      	ldr	r3, [sp, #28]
 800731e:	1b9a      	subs	r2, r3, r6
 8007320:	d006      	beq.n	8007330 <_dtoa_r+0x7a0>
 8007322:	ee18 1a10 	vmov	r1, s16
 8007326:	4620      	mov	r0, r4
 8007328:	f000 ffbe 	bl	80082a8 <__pow5mult>
 800732c:	ee08 0a10 	vmov	s16, r0
 8007330:	2101      	movs	r1, #1
 8007332:	4620      	mov	r0, r4
 8007334:	f000 fef8 	bl	8008128 <__i2b>
 8007338:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800733a:	2b00      	cmp	r3, #0
 800733c:	4606      	mov	r6, r0
 800733e:	f340 8088 	ble.w	8007452 <_dtoa_r+0x8c2>
 8007342:	461a      	mov	r2, r3
 8007344:	4601      	mov	r1, r0
 8007346:	4620      	mov	r0, r4
 8007348:	f000 ffae 	bl	80082a8 <__pow5mult>
 800734c:	9b06      	ldr	r3, [sp, #24]
 800734e:	2b01      	cmp	r3, #1
 8007350:	4606      	mov	r6, r0
 8007352:	f340 8081 	ble.w	8007458 <_dtoa_r+0x8c8>
 8007356:	f04f 0800 	mov.w	r8, #0
 800735a:	6933      	ldr	r3, [r6, #16]
 800735c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007360:	6918      	ldr	r0, [r3, #16]
 8007362:	f000 fe91 	bl	8008088 <__hi0bits>
 8007366:	f1c0 0020 	rsb	r0, r0, #32
 800736a:	9b05      	ldr	r3, [sp, #20]
 800736c:	4418      	add	r0, r3
 800736e:	f010 001f 	ands.w	r0, r0, #31
 8007372:	f000 8092 	beq.w	800749a <_dtoa_r+0x90a>
 8007376:	f1c0 0320 	rsb	r3, r0, #32
 800737a:	2b04      	cmp	r3, #4
 800737c:	f340 808a 	ble.w	8007494 <_dtoa_r+0x904>
 8007380:	f1c0 001c 	rsb	r0, r0, #28
 8007384:	9b04      	ldr	r3, [sp, #16]
 8007386:	4403      	add	r3, r0
 8007388:	9304      	str	r3, [sp, #16]
 800738a:	9b05      	ldr	r3, [sp, #20]
 800738c:	4403      	add	r3, r0
 800738e:	4405      	add	r5, r0
 8007390:	9305      	str	r3, [sp, #20]
 8007392:	9b04      	ldr	r3, [sp, #16]
 8007394:	2b00      	cmp	r3, #0
 8007396:	dd07      	ble.n	80073a8 <_dtoa_r+0x818>
 8007398:	ee18 1a10 	vmov	r1, s16
 800739c:	461a      	mov	r2, r3
 800739e:	4620      	mov	r0, r4
 80073a0:	f000 ffdc 	bl	800835c <__lshift>
 80073a4:	ee08 0a10 	vmov	s16, r0
 80073a8:	9b05      	ldr	r3, [sp, #20]
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	dd05      	ble.n	80073ba <_dtoa_r+0x82a>
 80073ae:	4631      	mov	r1, r6
 80073b0:	461a      	mov	r2, r3
 80073b2:	4620      	mov	r0, r4
 80073b4:	f000 ffd2 	bl	800835c <__lshift>
 80073b8:	4606      	mov	r6, r0
 80073ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d06e      	beq.n	800749e <_dtoa_r+0x90e>
 80073c0:	ee18 0a10 	vmov	r0, s16
 80073c4:	4631      	mov	r1, r6
 80073c6:	f001 f839 	bl	800843c <__mcmp>
 80073ca:	2800      	cmp	r0, #0
 80073cc:	da67      	bge.n	800749e <_dtoa_r+0x90e>
 80073ce:	9b00      	ldr	r3, [sp, #0]
 80073d0:	3b01      	subs	r3, #1
 80073d2:	ee18 1a10 	vmov	r1, s16
 80073d6:	9300      	str	r3, [sp, #0]
 80073d8:	220a      	movs	r2, #10
 80073da:	2300      	movs	r3, #0
 80073dc:	4620      	mov	r0, r4
 80073de:	f000 fdc3 	bl	8007f68 <__multadd>
 80073e2:	9b08      	ldr	r3, [sp, #32]
 80073e4:	ee08 0a10 	vmov	s16, r0
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	f000 81b1 	beq.w	8007750 <_dtoa_r+0xbc0>
 80073ee:	2300      	movs	r3, #0
 80073f0:	4639      	mov	r1, r7
 80073f2:	220a      	movs	r2, #10
 80073f4:	4620      	mov	r0, r4
 80073f6:	f000 fdb7 	bl	8007f68 <__multadd>
 80073fa:	9b02      	ldr	r3, [sp, #8]
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	4607      	mov	r7, r0
 8007400:	f300 808e 	bgt.w	8007520 <_dtoa_r+0x990>
 8007404:	9b06      	ldr	r3, [sp, #24]
 8007406:	2b02      	cmp	r3, #2
 8007408:	dc51      	bgt.n	80074ae <_dtoa_r+0x91e>
 800740a:	e089      	b.n	8007520 <_dtoa_r+0x990>
 800740c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800740e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007412:	e74b      	b.n	80072ac <_dtoa_r+0x71c>
 8007414:	9b03      	ldr	r3, [sp, #12]
 8007416:	1e5e      	subs	r6, r3, #1
 8007418:	9b07      	ldr	r3, [sp, #28]
 800741a:	42b3      	cmp	r3, r6
 800741c:	bfbf      	itttt	lt
 800741e:	9b07      	ldrlt	r3, [sp, #28]
 8007420:	9607      	strlt	r6, [sp, #28]
 8007422:	1af2      	sublt	r2, r6, r3
 8007424:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8007426:	bfb6      	itet	lt
 8007428:	189b      	addlt	r3, r3, r2
 800742a:	1b9e      	subge	r6, r3, r6
 800742c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800742e:	9b03      	ldr	r3, [sp, #12]
 8007430:	bfb8      	it	lt
 8007432:	2600      	movlt	r6, #0
 8007434:	2b00      	cmp	r3, #0
 8007436:	bfb7      	itett	lt
 8007438:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800743c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8007440:	1a9d      	sublt	r5, r3, r2
 8007442:	2300      	movlt	r3, #0
 8007444:	e734      	b.n	80072b0 <_dtoa_r+0x720>
 8007446:	9e07      	ldr	r6, [sp, #28]
 8007448:	9d04      	ldr	r5, [sp, #16]
 800744a:	9f08      	ldr	r7, [sp, #32]
 800744c:	e73b      	b.n	80072c6 <_dtoa_r+0x736>
 800744e:	9a07      	ldr	r2, [sp, #28]
 8007450:	e767      	b.n	8007322 <_dtoa_r+0x792>
 8007452:	9b06      	ldr	r3, [sp, #24]
 8007454:	2b01      	cmp	r3, #1
 8007456:	dc18      	bgt.n	800748a <_dtoa_r+0x8fa>
 8007458:	f1ba 0f00 	cmp.w	sl, #0
 800745c:	d115      	bne.n	800748a <_dtoa_r+0x8fa>
 800745e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007462:	b993      	cbnz	r3, 800748a <_dtoa_r+0x8fa>
 8007464:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007468:	0d1b      	lsrs	r3, r3, #20
 800746a:	051b      	lsls	r3, r3, #20
 800746c:	b183      	cbz	r3, 8007490 <_dtoa_r+0x900>
 800746e:	9b04      	ldr	r3, [sp, #16]
 8007470:	3301      	adds	r3, #1
 8007472:	9304      	str	r3, [sp, #16]
 8007474:	9b05      	ldr	r3, [sp, #20]
 8007476:	3301      	adds	r3, #1
 8007478:	9305      	str	r3, [sp, #20]
 800747a:	f04f 0801 	mov.w	r8, #1
 800747e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007480:	2b00      	cmp	r3, #0
 8007482:	f47f af6a 	bne.w	800735a <_dtoa_r+0x7ca>
 8007486:	2001      	movs	r0, #1
 8007488:	e76f      	b.n	800736a <_dtoa_r+0x7da>
 800748a:	f04f 0800 	mov.w	r8, #0
 800748e:	e7f6      	b.n	800747e <_dtoa_r+0x8ee>
 8007490:	4698      	mov	r8, r3
 8007492:	e7f4      	b.n	800747e <_dtoa_r+0x8ee>
 8007494:	f43f af7d 	beq.w	8007392 <_dtoa_r+0x802>
 8007498:	4618      	mov	r0, r3
 800749a:	301c      	adds	r0, #28
 800749c:	e772      	b.n	8007384 <_dtoa_r+0x7f4>
 800749e:	9b03      	ldr	r3, [sp, #12]
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	dc37      	bgt.n	8007514 <_dtoa_r+0x984>
 80074a4:	9b06      	ldr	r3, [sp, #24]
 80074a6:	2b02      	cmp	r3, #2
 80074a8:	dd34      	ble.n	8007514 <_dtoa_r+0x984>
 80074aa:	9b03      	ldr	r3, [sp, #12]
 80074ac:	9302      	str	r3, [sp, #8]
 80074ae:	9b02      	ldr	r3, [sp, #8]
 80074b0:	b96b      	cbnz	r3, 80074ce <_dtoa_r+0x93e>
 80074b2:	4631      	mov	r1, r6
 80074b4:	2205      	movs	r2, #5
 80074b6:	4620      	mov	r0, r4
 80074b8:	f000 fd56 	bl	8007f68 <__multadd>
 80074bc:	4601      	mov	r1, r0
 80074be:	4606      	mov	r6, r0
 80074c0:	ee18 0a10 	vmov	r0, s16
 80074c4:	f000 ffba 	bl	800843c <__mcmp>
 80074c8:	2800      	cmp	r0, #0
 80074ca:	f73f adbb 	bgt.w	8007044 <_dtoa_r+0x4b4>
 80074ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80074d0:	9d01      	ldr	r5, [sp, #4]
 80074d2:	43db      	mvns	r3, r3
 80074d4:	9300      	str	r3, [sp, #0]
 80074d6:	f04f 0800 	mov.w	r8, #0
 80074da:	4631      	mov	r1, r6
 80074dc:	4620      	mov	r0, r4
 80074de:	f000 fd21 	bl	8007f24 <_Bfree>
 80074e2:	2f00      	cmp	r7, #0
 80074e4:	f43f aea4 	beq.w	8007230 <_dtoa_r+0x6a0>
 80074e8:	f1b8 0f00 	cmp.w	r8, #0
 80074ec:	d005      	beq.n	80074fa <_dtoa_r+0x96a>
 80074ee:	45b8      	cmp	r8, r7
 80074f0:	d003      	beq.n	80074fa <_dtoa_r+0x96a>
 80074f2:	4641      	mov	r1, r8
 80074f4:	4620      	mov	r0, r4
 80074f6:	f000 fd15 	bl	8007f24 <_Bfree>
 80074fa:	4639      	mov	r1, r7
 80074fc:	4620      	mov	r0, r4
 80074fe:	f000 fd11 	bl	8007f24 <_Bfree>
 8007502:	e695      	b.n	8007230 <_dtoa_r+0x6a0>
 8007504:	2600      	movs	r6, #0
 8007506:	4637      	mov	r7, r6
 8007508:	e7e1      	b.n	80074ce <_dtoa_r+0x93e>
 800750a:	9700      	str	r7, [sp, #0]
 800750c:	4637      	mov	r7, r6
 800750e:	e599      	b.n	8007044 <_dtoa_r+0x4b4>
 8007510:	40240000 	.word	0x40240000
 8007514:	9b08      	ldr	r3, [sp, #32]
 8007516:	2b00      	cmp	r3, #0
 8007518:	f000 80ca 	beq.w	80076b0 <_dtoa_r+0xb20>
 800751c:	9b03      	ldr	r3, [sp, #12]
 800751e:	9302      	str	r3, [sp, #8]
 8007520:	2d00      	cmp	r5, #0
 8007522:	dd05      	ble.n	8007530 <_dtoa_r+0x9a0>
 8007524:	4639      	mov	r1, r7
 8007526:	462a      	mov	r2, r5
 8007528:	4620      	mov	r0, r4
 800752a:	f000 ff17 	bl	800835c <__lshift>
 800752e:	4607      	mov	r7, r0
 8007530:	f1b8 0f00 	cmp.w	r8, #0
 8007534:	d05b      	beq.n	80075ee <_dtoa_r+0xa5e>
 8007536:	6879      	ldr	r1, [r7, #4]
 8007538:	4620      	mov	r0, r4
 800753a:	f000 fcb3 	bl	8007ea4 <_Balloc>
 800753e:	4605      	mov	r5, r0
 8007540:	b928      	cbnz	r0, 800754e <_dtoa_r+0x9be>
 8007542:	4b87      	ldr	r3, [pc, #540]	; (8007760 <_dtoa_r+0xbd0>)
 8007544:	4602      	mov	r2, r0
 8007546:	f240 21ea 	movw	r1, #746	; 0x2ea
 800754a:	f7ff bb3b 	b.w	8006bc4 <_dtoa_r+0x34>
 800754e:	693a      	ldr	r2, [r7, #16]
 8007550:	3202      	adds	r2, #2
 8007552:	0092      	lsls	r2, r2, #2
 8007554:	f107 010c 	add.w	r1, r7, #12
 8007558:	300c      	adds	r0, #12
 800755a:	f000 fc95 	bl	8007e88 <memcpy>
 800755e:	2201      	movs	r2, #1
 8007560:	4629      	mov	r1, r5
 8007562:	4620      	mov	r0, r4
 8007564:	f000 fefa 	bl	800835c <__lshift>
 8007568:	9b01      	ldr	r3, [sp, #4]
 800756a:	f103 0901 	add.w	r9, r3, #1
 800756e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8007572:	4413      	add	r3, r2
 8007574:	9305      	str	r3, [sp, #20]
 8007576:	f00a 0301 	and.w	r3, sl, #1
 800757a:	46b8      	mov	r8, r7
 800757c:	9304      	str	r3, [sp, #16]
 800757e:	4607      	mov	r7, r0
 8007580:	4631      	mov	r1, r6
 8007582:	ee18 0a10 	vmov	r0, s16
 8007586:	f7ff fa75 	bl	8006a74 <quorem>
 800758a:	4641      	mov	r1, r8
 800758c:	9002      	str	r0, [sp, #8]
 800758e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8007592:	ee18 0a10 	vmov	r0, s16
 8007596:	f000 ff51 	bl	800843c <__mcmp>
 800759a:	463a      	mov	r2, r7
 800759c:	9003      	str	r0, [sp, #12]
 800759e:	4631      	mov	r1, r6
 80075a0:	4620      	mov	r0, r4
 80075a2:	f000 ff67 	bl	8008474 <__mdiff>
 80075a6:	68c2      	ldr	r2, [r0, #12]
 80075a8:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 80075ac:	4605      	mov	r5, r0
 80075ae:	bb02      	cbnz	r2, 80075f2 <_dtoa_r+0xa62>
 80075b0:	4601      	mov	r1, r0
 80075b2:	ee18 0a10 	vmov	r0, s16
 80075b6:	f000 ff41 	bl	800843c <__mcmp>
 80075ba:	4602      	mov	r2, r0
 80075bc:	4629      	mov	r1, r5
 80075be:	4620      	mov	r0, r4
 80075c0:	9207      	str	r2, [sp, #28]
 80075c2:	f000 fcaf 	bl	8007f24 <_Bfree>
 80075c6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80075ca:	ea43 0102 	orr.w	r1, r3, r2
 80075ce:	9b04      	ldr	r3, [sp, #16]
 80075d0:	430b      	orrs	r3, r1
 80075d2:	464d      	mov	r5, r9
 80075d4:	d10f      	bne.n	80075f6 <_dtoa_r+0xa66>
 80075d6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80075da:	d02a      	beq.n	8007632 <_dtoa_r+0xaa2>
 80075dc:	9b03      	ldr	r3, [sp, #12]
 80075de:	2b00      	cmp	r3, #0
 80075e0:	dd02      	ble.n	80075e8 <_dtoa_r+0xa58>
 80075e2:	9b02      	ldr	r3, [sp, #8]
 80075e4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80075e8:	f88b a000 	strb.w	sl, [fp]
 80075ec:	e775      	b.n	80074da <_dtoa_r+0x94a>
 80075ee:	4638      	mov	r0, r7
 80075f0:	e7ba      	b.n	8007568 <_dtoa_r+0x9d8>
 80075f2:	2201      	movs	r2, #1
 80075f4:	e7e2      	b.n	80075bc <_dtoa_r+0xa2c>
 80075f6:	9b03      	ldr	r3, [sp, #12]
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	db04      	blt.n	8007606 <_dtoa_r+0xa76>
 80075fc:	9906      	ldr	r1, [sp, #24]
 80075fe:	430b      	orrs	r3, r1
 8007600:	9904      	ldr	r1, [sp, #16]
 8007602:	430b      	orrs	r3, r1
 8007604:	d122      	bne.n	800764c <_dtoa_r+0xabc>
 8007606:	2a00      	cmp	r2, #0
 8007608:	ddee      	ble.n	80075e8 <_dtoa_r+0xa58>
 800760a:	ee18 1a10 	vmov	r1, s16
 800760e:	2201      	movs	r2, #1
 8007610:	4620      	mov	r0, r4
 8007612:	f000 fea3 	bl	800835c <__lshift>
 8007616:	4631      	mov	r1, r6
 8007618:	ee08 0a10 	vmov	s16, r0
 800761c:	f000 ff0e 	bl	800843c <__mcmp>
 8007620:	2800      	cmp	r0, #0
 8007622:	dc03      	bgt.n	800762c <_dtoa_r+0xa9c>
 8007624:	d1e0      	bne.n	80075e8 <_dtoa_r+0xa58>
 8007626:	f01a 0f01 	tst.w	sl, #1
 800762a:	d0dd      	beq.n	80075e8 <_dtoa_r+0xa58>
 800762c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007630:	d1d7      	bne.n	80075e2 <_dtoa_r+0xa52>
 8007632:	2339      	movs	r3, #57	; 0x39
 8007634:	f88b 3000 	strb.w	r3, [fp]
 8007638:	462b      	mov	r3, r5
 800763a:	461d      	mov	r5, r3
 800763c:	3b01      	subs	r3, #1
 800763e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007642:	2a39      	cmp	r2, #57	; 0x39
 8007644:	d071      	beq.n	800772a <_dtoa_r+0xb9a>
 8007646:	3201      	adds	r2, #1
 8007648:	701a      	strb	r2, [r3, #0]
 800764a:	e746      	b.n	80074da <_dtoa_r+0x94a>
 800764c:	2a00      	cmp	r2, #0
 800764e:	dd07      	ble.n	8007660 <_dtoa_r+0xad0>
 8007650:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007654:	d0ed      	beq.n	8007632 <_dtoa_r+0xaa2>
 8007656:	f10a 0301 	add.w	r3, sl, #1
 800765a:	f88b 3000 	strb.w	r3, [fp]
 800765e:	e73c      	b.n	80074da <_dtoa_r+0x94a>
 8007660:	9b05      	ldr	r3, [sp, #20]
 8007662:	f809 ac01 	strb.w	sl, [r9, #-1]
 8007666:	4599      	cmp	r9, r3
 8007668:	d047      	beq.n	80076fa <_dtoa_r+0xb6a>
 800766a:	ee18 1a10 	vmov	r1, s16
 800766e:	2300      	movs	r3, #0
 8007670:	220a      	movs	r2, #10
 8007672:	4620      	mov	r0, r4
 8007674:	f000 fc78 	bl	8007f68 <__multadd>
 8007678:	45b8      	cmp	r8, r7
 800767a:	ee08 0a10 	vmov	s16, r0
 800767e:	f04f 0300 	mov.w	r3, #0
 8007682:	f04f 020a 	mov.w	r2, #10
 8007686:	4641      	mov	r1, r8
 8007688:	4620      	mov	r0, r4
 800768a:	d106      	bne.n	800769a <_dtoa_r+0xb0a>
 800768c:	f000 fc6c 	bl	8007f68 <__multadd>
 8007690:	4680      	mov	r8, r0
 8007692:	4607      	mov	r7, r0
 8007694:	f109 0901 	add.w	r9, r9, #1
 8007698:	e772      	b.n	8007580 <_dtoa_r+0x9f0>
 800769a:	f000 fc65 	bl	8007f68 <__multadd>
 800769e:	4639      	mov	r1, r7
 80076a0:	4680      	mov	r8, r0
 80076a2:	2300      	movs	r3, #0
 80076a4:	220a      	movs	r2, #10
 80076a6:	4620      	mov	r0, r4
 80076a8:	f000 fc5e 	bl	8007f68 <__multadd>
 80076ac:	4607      	mov	r7, r0
 80076ae:	e7f1      	b.n	8007694 <_dtoa_r+0xb04>
 80076b0:	9b03      	ldr	r3, [sp, #12]
 80076b2:	9302      	str	r3, [sp, #8]
 80076b4:	9d01      	ldr	r5, [sp, #4]
 80076b6:	ee18 0a10 	vmov	r0, s16
 80076ba:	4631      	mov	r1, r6
 80076bc:	f7ff f9da 	bl	8006a74 <quorem>
 80076c0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80076c4:	9b01      	ldr	r3, [sp, #4]
 80076c6:	f805 ab01 	strb.w	sl, [r5], #1
 80076ca:	1aea      	subs	r2, r5, r3
 80076cc:	9b02      	ldr	r3, [sp, #8]
 80076ce:	4293      	cmp	r3, r2
 80076d0:	dd09      	ble.n	80076e6 <_dtoa_r+0xb56>
 80076d2:	ee18 1a10 	vmov	r1, s16
 80076d6:	2300      	movs	r3, #0
 80076d8:	220a      	movs	r2, #10
 80076da:	4620      	mov	r0, r4
 80076dc:	f000 fc44 	bl	8007f68 <__multadd>
 80076e0:	ee08 0a10 	vmov	s16, r0
 80076e4:	e7e7      	b.n	80076b6 <_dtoa_r+0xb26>
 80076e6:	9b02      	ldr	r3, [sp, #8]
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	bfc8      	it	gt
 80076ec:	461d      	movgt	r5, r3
 80076ee:	9b01      	ldr	r3, [sp, #4]
 80076f0:	bfd8      	it	le
 80076f2:	2501      	movle	r5, #1
 80076f4:	441d      	add	r5, r3
 80076f6:	f04f 0800 	mov.w	r8, #0
 80076fa:	ee18 1a10 	vmov	r1, s16
 80076fe:	2201      	movs	r2, #1
 8007700:	4620      	mov	r0, r4
 8007702:	f000 fe2b 	bl	800835c <__lshift>
 8007706:	4631      	mov	r1, r6
 8007708:	ee08 0a10 	vmov	s16, r0
 800770c:	f000 fe96 	bl	800843c <__mcmp>
 8007710:	2800      	cmp	r0, #0
 8007712:	dc91      	bgt.n	8007638 <_dtoa_r+0xaa8>
 8007714:	d102      	bne.n	800771c <_dtoa_r+0xb8c>
 8007716:	f01a 0f01 	tst.w	sl, #1
 800771a:	d18d      	bne.n	8007638 <_dtoa_r+0xaa8>
 800771c:	462b      	mov	r3, r5
 800771e:	461d      	mov	r5, r3
 8007720:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007724:	2a30      	cmp	r2, #48	; 0x30
 8007726:	d0fa      	beq.n	800771e <_dtoa_r+0xb8e>
 8007728:	e6d7      	b.n	80074da <_dtoa_r+0x94a>
 800772a:	9a01      	ldr	r2, [sp, #4]
 800772c:	429a      	cmp	r2, r3
 800772e:	d184      	bne.n	800763a <_dtoa_r+0xaaa>
 8007730:	9b00      	ldr	r3, [sp, #0]
 8007732:	3301      	adds	r3, #1
 8007734:	9300      	str	r3, [sp, #0]
 8007736:	2331      	movs	r3, #49	; 0x31
 8007738:	7013      	strb	r3, [r2, #0]
 800773a:	e6ce      	b.n	80074da <_dtoa_r+0x94a>
 800773c:	4b09      	ldr	r3, [pc, #36]	; (8007764 <_dtoa_r+0xbd4>)
 800773e:	f7ff ba95 	b.w	8006c6c <_dtoa_r+0xdc>
 8007742:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007744:	2b00      	cmp	r3, #0
 8007746:	f47f aa6e 	bne.w	8006c26 <_dtoa_r+0x96>
 800774a:	4b07      	ldr	r3, [pc, #28]	; (8007768 <_dtoa_r+0xbd8>)
 800774c:	f7ff ba8e 	b.w	8006c6c <_dtoa_r+0xdc>
 8007750:	9b02      	ldr	r3, [sp, #8]
 8007752:	2b00      	cmp	r3, #0
 8007754:	dcae      	bgt.n	80076b4 <_dtoa_r+0xb24>
 8007756:	9b06      	ldr	r3, [sp, #24]
 8007758:	2b02      	cmp	r3, #2
 800775a:	f73f aea8 	bgt.w	80074ae <_dtoa_r+0x91e>
 800775e:	e7a9      	b.n	80076b4 <_dtoa_r+0xb24>
 8007760:	080096a7 	.word	0x080096a7
 8007764:	080095b4 	.word	0x080095b4
 8007768:	08009628 	.word	0x08009628

0800776c <rshift>:
 800776c:	6903      	ldr	r3, [r0, #16]
 800776e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8007772:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007776:	ea4f 1261 	mov.w	r2, r1, asr #5
 800777a:	f100 0414 	add.w	r4, r0, #20
 800777e:	dd45      	ble.n	800780c <rshift+0xa0>
 8007780:	f011 011f 	ands.w	r1, r1, #31
 8007784:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8007788:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800778c:	d10c      	bne.n	80077a8 <rshift+0x3c>
 800778e:	f100 0710 	add.w	r7, r0, #16
 8007792:	4629      	mov	r1, r5
 8007794:	42b1      	cmp	r1, r6
 8007796:	d334      	bcc.n	8007802 <rshift+0x96>
 8007798:	1a9b      	subs	r3, r3, r2
 800779a:	009b      	lsls	r3, r3, #2
 800779c:	1eea      	subs	r2, r5, #3
 800779e:	4296      	cmp	r6, r2
 80077a0:	bf38      	it	cc
 80077a2:	2300      	movcc	r3, #0
 80077a4:	4423      	add	r3, r4
 80077a6:	e015      	b.n	80077d4 <rshift+0x68>
 80077a8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80077ac:	f1c1 0820 	rsb	r8, r1, #32
 80077b0:	40cf      	lsrs	r7, r1
 80077b2:	f105 0e04 	add.w	lr, r5, #4
 80077b6:	46a1      	mov	r9, r4
 80077b8:	4576      	cmp	r6, lr
 80077ba:	46f4      	mov	ip, lr
 80077bc:	d815      	bhi.n	80077ea <rshift+0x7e>
 80077be:	1a9a      	subs	r2, r3, r2
 80077c0:	0092      	lsls	r2, r2, #2
 80077c2:	3a04      	subs	r2, #4
 80077c4:	3501      	adds	r5, #1
 80077c6:	42ae      	cmp	r6, r5
 80077c8:	bf38      	it	cc
 80077ca:	2200      	movcc	r2, #0
 80077cc:	18a3      	adds	r3, r4, r2
 80077ce:	50a7      	str	r7, [r4, r2]
 80077d0:	b107      	cbz	r7, 80077d4 <rshift+0x68>
 80077d2:	3304      	adds	r3, #4
 80077d4:	1b1a      	subs	r2, r3, r4
 80077d6:	42a3      	cmp	r3, r4
 80077d8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80077dc:	bf08      	it	eq
 80077de:	2300      	moveq	r3, #0
 80077e0:	6102      	str	r2, [r0, #16]
 80077e2:	bf08      	it	eq
 80077e4:	6143      	streq	r3, [r0, #20]
 80077e6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80077ea:	f8dc c000 	ldr.w	ip, [ip]
 80077ee:	fa0c fc08 	lsl.w	ip, ip, r8
 80077f2:	ea4c 0707 	orr.w	r7, ip, r7
 80077f6:	f849 7b04 	str.w	r7, [r9], #4
 80077fa:	f85e 7b04 	ldr.w	r7, [lr], #4
 80077fe:	40cf      	lsrs	r7, r1
 8007800:	e7da      	b.n	80077b8 <rshift+0x4c>
 8007802:	f851 cb04 	ldr.w	ip, [r1], #4
 8007806:	f847 cf04 	str.w	ip, [r7, #4]!
 800780a:	e7c3      	b.n	8007794 <rshift+0x28>
 800780c:	4623      	mov	r3, r4
 800780e:	e7e1      	b.n	80077d4 <rshift+0x68>

08007810 <__hexdig_fun>:
 8007810:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8007814:	2b09      	cmp	r3, #9
 8007816:	d802      	bhi.n	800781e <__hexdig_fun+0xe>
 8007818:	3820      	subs	r0, #32
 800781a:	b2c0      	uxtb	r0, r0
 800781c:	4770      	bx	lr
 800781e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8007822:	2b05      	cmp	r3, #5
 8007824:	d801      	bhi.n	800782a <__hexdig_fun+0x1a>
 8007826:	3847      	subs	r0, #71	; 0x47
 8007828:	e7f7      	b.n	800781a <__hexdig_fun+0xa>
 800782a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800782e:	2b05      	cmp	r3, #5
 8007830:	d801      	bhi.n	8007836 <__hexdig_fun+0x26>
 8007832:	3827      	subs	r0, #39	; 0x27
 8007834:	e7f1      	b.n	800781a <__hexdig_fun+0xa>
 8007836:	2000      	movs	r0, #0
 8007838:	4770      	bx	lr
	...

0800783c <__gethex>:
 800783c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007840:	ed2d 8b02 	vpush	{d8}
 8007844:	b089      	sub	sp, #36	; 0x24
 8007846:	ee08 0a10 	vmov	s16, r0
 800784a:	9304      	str	r3, [sp, #16]
 800784c:	4bb4      	ldr	r3, [pc, #720]	; (8007b20 <__gethex+0x2e4>)
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	9301      	str	r3, [sp, #4]
 8007852:	4618      	mov	r0, r3
 8007854:	468b      	mov	fp, r1
 8007856:	4690      	mov	r8, r2
 8007858:	f7f8 fcc2 	bl	80001e0 <strlen>
 800785c:	9b01      	ldr	r3, [sp, #4]
 800785e:	f8db 2000 	ldr.w	r2, [fp]
 8007862:	4403      	add	r3, r0
 8007864:	4682      	mov	sl, r0
 8007866:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800786a:	9305      	str	r3, [sp, #20]
 800786c:	1c93      	adds	r3, r2, #2
 800786e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8007872:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8007876:	32fe      	adds	r2, #254	; 0xfe
 8007878:	18d1      	adds	r1, r2, r3
 800787a:	461f      	mov	r7, r3
 800787c:	f813 0b01 	ldrb.w	r0, [r3], #1
 8007880:	9100      	str	r1, [sp, #0]
 8007882:	2830      	cmp	r0, #48	; 0x30
 8007884:	d0f8      	beq.n	8007878 <__gethex+0x3c>
 8007886:	f7ff ffc3 	bl	8007810 <__hexdig_fun>
 800788a:	4604      	mov	r4, r0
 800788c:	2800      	cmp	r0, #0
 800788e:	d13a      	bne.n	8007906 <__gethex+0xca>
 8007890:	9901      	ldr	r1, [sp, #4]
 8007892:	4652      	mov	r2, sl
 8007894:	4638      	mov	r0, r7
 8007896:	f001 f8d7 	bl	8008a48 <strncmp>
 800789a:	4605      	mov	r5, r0
 800789c:	2800      	cmp	r0, #0
 800789e:	d168      	bne.n	8007972 <__gethex+0x136>
 80078a0:	f817 000a 	ldrb.w	r0, [r7, sl]
 80078a4:	eb07 060a 	add.w	r6, r7, sl
 80078a8:	f7ff ffb2 	bl	8007810 <__hexdig_fun>
 80078ac:	2800      	cmp	r0, #0
 80078ae:	d062      	beq.n	8007976 <__gethex+0x13a>
 80078b0:	4633      	mov	r3, r6
 80078b2:	7818      	ldrb	r0, [r3, #0]
 80078b4:	2830      	cmp	r0, #48	; 0x30
 80078b6:	461f      	mov	r7, r3
 80078b8:	f103 0301 	add.w	r3, r3, #1
 80078bc:	d0f9      	beq.n	80078b2 <__gethex+0x76>
 80078be:	f7ff ffa7 	bl	8007810 <__hexdig_fun>
 80078c2:	2301      	movs	r3, #1
 80078c4:	fab0 f480 	clz	r4, r0
 80078c8:	0964      	lsrs	r4, r4, #5
 80078ca:	4635      	mov	r5, r6
 80078cc:	9300      	str	r3, [sp, #0]
 80078ce:	463a      	mov	r2, r7
 80078d0:	4616      	mov	r6, r2
 80078d2:	3201      	adds	r2, #1
 80078d4:	7830      	ldrb	r0, [r6, #0]
 80078d6:	f7ff ff9b 	bl	8007810 <__hexdig_fun>
 80078da:	2800      	cmp	r0, #0
 80078dc:	d1f8      	bne.n	80078d0 <__gethex+0x94>
 80078de:	9901      	ldr	r1, [sp, #4]
 80078e0:	4652      	mov	r2, sl
 80078e2:	4630      	mov	r0, r6
 80078e4:	f001 f8b0 	bl	8008a48 <strncmp>
 80078e8:	b980      	cbnz	r0, 800790c <__gethex+0xd0>
 80078ea:	b94d      	cbnz	r5, 8007900 <__gethex+0xc4>
 80078ec:	eb06 050a 	add.w	r5, r6, sl
 80078f0:	462a      	mov	r2, r5
 80078f2:	4616      	mov	r6, r2
 80078f4:	3201      	adds	r2, #1
 80078f6:	7830      	ldrb	r0, [r6, #0]
 80078f8:	f7ff ff8a 	bl	8007810 <__hexdig_fun>
 80078fc:	2800      	cmp	r0, #0
 80078fe:	d1f8      	bne.n	80078f2 <__gethex+0xb6>
 8007900:	1bad      	subs	r5, r5, r6
 8007902:	00ad      	lsls	r5, r5, #2
 8007904:	e004      	b.n	8007910 <__gethex+0xd4>
 8007906:	2400      	movs	r4, #0
 8007908:	4625      	mov	r5, r4
 800790a:	e7e0      	b.n	80078ce <__gethex+0x92>
 800790c:	2d00      	cmp	r5, #0
 800790e:	d1f7      	bne.n	8007900 <__gethex+0xc4>
 8007910:	7833      	ldrb	r3, [r6, #0]
 8007912:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007916:	2b50      	cmp	r3, #80	; 0x50
 8007918:	d13b      	bne.n	8007992 <__gethex+0x156>
 800791a:	7873      	ldrb	r3, [r6, #1]
 800791c:	2b2b      	cmp	r3, #43	; 0x2b
 800791e:	d02c      	beq.n	800797a <__gethex+0x13e>
 8007920:	2b2d      	cmp	r3, #45	; 0x2d
 8007922:	d02e      	beq.n	8007982 <__gethex+0x146>
 8007924:	1c71      	adds	r1, r6, #1
 8007926:	f04f 0900 	mov.w	r9, #0
 800792a:	7808      	ldrb	r0, [r1, #0]
 800792c:	f7ff ff70 	bl	8007810 <__hexdig_fun>
 8007930:	1e43      	subs	r3, r0, #1
 8007932:	b2db      	uxtb	r3, r3
 8007934:	2b18      	cmp	r3, #24
 8007936:	d82c      	bhi.n	8007992 <__gethex+0x156>
 8007938:	f1a0 0210 	sub.w	r2, r0, #16
 800793c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8007940:	f7ff ff66 	bl	8007810 <__hexdig_fun>
 8007944:	1e43      	subs	r3, r0, #1
 8007946:	b2db      	uxtb	r3, r3
 8007948:	2b18      	cmp	r3, #24
 800794a:	d91d      	bls.n	8007988 <__gethex+0x14c>
 800794c:	f1b9 0f00 	cmp.w	r9, #0
 8007950:	d000      	beq.n	8007954 <__gethex+0x118>
 8007952:	4252      	negs	r2, r2
 8007954:	4415      	add	r5, r2
 8007956:	f8cb 1000 	str.w	r1, [fp]
 800795a:	b1e4      	cbz	r4, 8007996 <__gethex+0x15a>
 800795c:	9b00      	ldr	r3, [sp, #0]
 800795e:	2b00      	cmp	r3, #0
 8007960:	bf14      	ite	ne
 8007962:	2700      	movne	r7, #0
 8007964:	2706      	moveq	r7, #6
 8007966:	4638      	mov	r0, r7
 8007968:	b009      	add	sp, #36	; 0x24
 800796a:	ecbd 8b02 	vpop	{d8}
 800796e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007972:	463e      	mov	r6, r7
 8007974:	4625      	mov	r5, r4
 8007976:	2401      	movs	r4, #1
 8007978:	e7ca      	b.n	8007910 <__gethex+0xd4>
 800797a:	f04f 0900 	mov.w	r9, #0
 800797e:	1cb1      	adds	r1, r6, #2
 8007980:	e7d3      	b.n	800792a <__gethex+0xee>
 8007982:	f04f 0901 	mov.w	r9, #1
 8007986:	e7fa      	b.n	800797e <__gethex+0x142>
 8007988:	230a      	movs	r3, #10
 800798a:	fb03 0202 	mla	r2, r3, r2, r0
 800798e:	3a10      	subs	r2, #16
 8007990:	e7d4      	b.n	800793c <__gethex+0x100>
 8007992:	4631      	mov	r1, r6
 8007994:	e7df      	b.n	8007956 <__gethex+0x11a>
 8007996:	1bf3      	subs	r3, r6, r7
 8007998:	3b01      	subs	r3, #1
 800799a:	4621      	mov	r1, r4
 800799c:	2b07      	cmp	r3, #7
 800799e:	dc0b      	bgt.n	80079b8 <__gethex+0x17c>
 80079a0:	ee18 0a10 	vmov	r0, s16
 80079a4:	f000 fa7e 	bl	8007ea4 <_Balloc>
 80079a8:	4604      	mov	r4, r0
 80079aa:	b940      	cbnz	r0, 80079be <__gethex+0x182>
 80079ac:	4b5d      	ldr	r3, [pc, #372]	; (8007b24 <__gethex+0x2e8>)
 80079ae:	4602      	mov	r2, r0
 80079b0:	21de      	movs	r1, #222	; 0xde
 80079b2:	485d      	ldr	r0, [pc, #372]	; (8007b28 <__gethex+0x2ec>)
 80079b4:	f001 f86a 	bl	8008a8c <__assert_func>
 80079b8:	3101      	adds	r1, #1
 80079ba:	105b      	asrs	r3, r3, #1
 80079bc:	e7ee      	b.n	800799c <__gethex+0x160>
 80079be:	f100 0914 	add.w	r9, r0, #20
 80079c2:	f04f 0b00 	mov.w	fp, #0
 80079c6:	f1ca 0301 	rsb	r3, sl, #1
 80079ca:	f8cd 9008 	str.w	r9, [sp, #8]
 80079ce:	f8cd b000 	str.w	fp, [sp]
 80079d2:	9306      	str	r3, [sp, #24]
 80079d4:	42b7      	cmp	r7, r6
 80079d6:	d340      	bcc.n	8007a5a <__gethex+0x21e>
 80079d8:	9802      	ldr	r0, [sp, #8]
 80079da:	9b00      	ldr	r3, [sp, #0]
 80079dc:	f840 3b04 	str.w	r3, [r0], #4
 80079e0:	eba0 0009 	sub.w	r0, r0, r9
 80079e4:	1080      	asrs	r0, r0, #2
 80079e6:	0146      	lsls	r6, r0, #5
 80079e8:	6120      	str	r0, [r4, #16]
 80079ea:	4618      	mov	r0, r3
 80079ec:	f000 fb4c 	bl	8008088 <__hi0bits>
 80079f0:	1a30      	subs	r0, r6, r0
 80079f2:	f8d8 6000 	ldr.w	r6, [r8]
 80079f6:	42b0      	cmp	r0, r6
 80079f8:	dd63      	ble.n	8007ac2 <__gethex+0x286>
 80079fa:	1b87      	subs	r7, r0, r6
 80079fc:	4639      	mov	r1, r7
 80079fe:	4620      	mov	r0, r4
 8007a00:	f000 fef0 	bl	80087e4 <__any_on>
 8007a04:	4682      	mov	sl, r0
 8007a06:	b1a8      	cbz	r0, 8007a34 <__gethex+0x1f8>
 8007a08:	1e7b      	subs	r3, r7, #1
 8007a0a:	1159      	asrs	r1, r3, #5
 8007a0c:	f003 021f 	and.w	r2, r3, #31
 8007a10:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8007a14:	f04f 0a01 	mov.w	sl, #1
 8007a18:	fa0a f202 	lsl.w	r2, sl, r2
 8007a1c:	420a      	tst	r2, r1
 8007a1e:	d009      	beq.n	8007a34 <__gethex+0x1f8>
 8007a20:	4553      	cmp	r3, sl
 8007a22:	dd05      	ble.n	8007a30 <__gethex+0x1f4>
 8007a24:	1eb9      	subs	r1, r7, #2
 8007a26:	4620      	mov	r0, r4
 8007a28:	f000 fedc 	bl	80087e4 <__any_on>
 8007a2c:	2800      	cmp	r0, #0
 8007a2e:	d145      	bne.n	8007abc <__gethex+0x280>
 8007a30:	f04f 0a02 	mov.w	sl, #2
 8007a34:	4639      	mov	r1, r7
 8007a36:	4620      	mov	r0, r4
 8007a38:	f7ff fe98 	bl	800776c <rshift>
 8007a3c:	443d      	add	r5, r7
 8007a3e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007a42:	42ab      	cmp	r3, r5
 8007a44:	da4c      	bge.n	8007ae0 <__gethex+0x2a4>
 8007a46:	ee18 0a10 	vmov	r0, s16
 8007a4a:	4621      	mov	r1, r4
 8007a4c:	f000 fa6a 	bl	8007f24 <_Bfree>
 8007a50:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007a52:	2300      	movs	r3, #0
 8007a54:	6013      	str	r3, [r2, #0]
 8007a56:	27a3      	movs	r7, #163	; 0xa3
 8007a58:	e785      	b.n	8007966 <__gethex+0x12a>
 8007a5a:	1e73      	subs	r3, r6, #1
 8007a5c:	9a05      	ldr	r2, [sp, #20]
 8007a5e:	9303      	str	r3, [sp, #12]
 8007a60:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007a64:	4293      	cmp	r3, r2
 8007a66:	d019      	beq.n	8007a9c <__gethex+0x260>
 8007a68:	f1bb 0f20 	cmp.w	fp, #32
 8007a6c:	d107      	bne.n	8007a7e <__gethex+0x242>
 8007a6e:	9b02      	ldr	r3, [sp, #8]
 8007a70:	9a00      	ldr	r2, [sp, #0]
 8007a72:	f843 2b04 	str.w	r2, [r3], #4
 8007a76:	9302      	str	r3, [sp, #8]
 8007a78:	2300      	movs	r3, #0
 8007a7a:	9300      	str	r3, [sp, #0]
 8007a7c:	469b      	mov	fp, r3
 8007a7e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8007a82:	f7ff fec5 	bl	8007810 <__hexdig_fun>
 8007a86:	9b00      	ldr	r3, [sp, #0]
 8007a88:	f000 000f 	and.w	r0, r0, #15
 8007a8c:	fa00 f00b 	lsl.w	r0, r0, fp
 8007a90:	4303      	orrs	r3, r0
 8007a92:	9300      	str	r3, [sp, #0]
 8007a94:	f10b 0b04 	add.w	fp, fp, #4
 8007a98:	9b03      	ldr	r3, [sp, #12]
 8007a9a:	e00d      	b.n	8007ab8 <__gethex+0x27c>
 8007a9c:	9b03      	ldr	r3, [sp, #12]
 8007a9e:	9a06      	ldr	r2, [sp, #24]
 8007aa0:	4413      	add	r3, r2
 8007aa2:	42bb      	cmp	r3, r7
 8007aa4:	d3e0      	bcc.n	8007a68 <__gethex+0x22c>
 8007aa6:	4618      	mov	r0, r3
 8007aa8:	9901      	ldr	r1, [sp, #4]
 8007aaa:	9307      	str	r3, [sp, #28]
 8007aac:	4652      	mov	r2, sl
 8007aae:	f000 ffcb 	bl	8008a48 <strncmp>
 8007ab2:	9b07      	ldr	r3, [sp, #28]
 8007ab4:	2800      	cmp	r0, #0
 8007ab6:	d1d7      	bne.n	8007a68 <__gethex+0x22c>
 8007ab8:	461e      	mov	r6, r3
 8007aba:	e78b      	b.n	80079d4 <__gethex+0x198>
 8007abc:	f04f 0a03 	mov.w	sl, #3
 8007ac0:	e7b8      	b.n	8007a34 <__gethex+0x1f8>
 8007ac2:	da0a      	bge.n	8007ada <__gethex+0x29e>
 8007ac4:	1a37      	subs	r7, r6, r0
 8007ac6:	4621      	mov	r1, r4
 8007ac8:	ee18 0a10 	vmov	r0, s16
 8007acc:	463a      	mov	r2, r7
 8007ace:	f000 fc45 	bl	800835c <__lshift>
 8007ad2:	1bed      	subs	r5, r5, r7
 8007ad4:	4604      	mov	r4, r0
 8007ad6:	f100 0914 	add.w	r9, r0, #20
 8007ada:	f04f 0a00 	mov.w	sl, #0
 8007ade:	e7ae      	b.n	8007a3e <__gethex+0x202>
 8007ae0:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8007ae4:	42a8      	cmp	r0, r5
 8007ae6:	dd72      	ble.n	8007bce <__gethex+0x392>
 8007ae8:	1b45      	subs	r5, r0, r5
 8007aea:	42ae      	cmp	r6, r5
 8007aec:	dc36      	bgt.n	8007b5c <__gethex+0x320>
 8007aee:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007af2:	2b02      	cmp	r3, #2
 8007af4:	d02a      	beq.n	8007b4c <__gethex+0x310>
 8007af6:	2b03      	cmp	r3, #3
 8007af8:	d02c      	beq.n	8007b54 <__gethex+0x318>
 8007afa:	2b01      	cmp	r3, #1
 8007afc:	d11c      	bne.n	8007b38 <__gethex+0x2fc>
 8007afe:	42ae      	cmp	r6, r5
 8007b00:	d11a      	bne.n	8007b38 <__gethex+0x2fc>
 8007b02:	2e01      	cmp	r6, #1
 8007b04:	d112      	bne.n	8007b2c <__gethex+0x2f0>
 8007b06:	9a04      	ldr	r2, [sp, #16]
 8007b08:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8007b0c:	6013      	str	r3, [r2, #0]
 8007b0e:	2301      	movs	r3, #1
 8007b10:	6123      	str	r3, [r4, #16]
 8007b12:	f8c9 3000 	str.w	r3, [r9]
 8007b16:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007b18:	2762      	movs	r7, #98	; 0x62
 8007b1a:	601c      	str	r4, [r3, #0]
 8007b1c:	e723      	b.n	8007966 <__gethex+0x12a>
 8007b1e:	bf00      	nop
 8007b20:	08009720 	.word	0x08009720
 8007b24:	080096a7 	.word	0x080096a7
 8007b28:	080096b8 	.word	0x080096b8
 8007b2c:	1e71      	subs	r1, r6, #1
 8007b2e:	4620      	mov	r0, r4
 8007b30:	f000 fe58 	bl	80087e4 <__any_on>
 8007b34:	2800      	cmp	r0, #0
 8007b36:	d1e6      	bne.n	8007b06 <__gethex+0x2ca>
 8007b38:	ee18 0a10 	vmov	r0, s16
 8007b3c:	4621      	mov	r1, r4
 8007b3e:	f000 f9f1 	bl	8007f24 <_Bfree>
 8007b42:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007b44:	2300      	movs	r3, #0
 8007b46:	6013      	str	r3, [r2, #0]
 8007b48:	2750      	movs	r7, #80	; 0x50
 8007b4a:	e70c      	b.n	8007966 <__gethex+0x12a>
 8007b4c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d1f2      	bne.n	8007b38 <__gethex+0x2fc>
 8007b52:	e7d8      	b.n	8007b06 <__gethex+0x2ca>
 8007b54:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d1d5      	bne.n	8007b06 <__gethex+0x2ca>
 8007b5a:	e7ed      	b.n	8007b38 <__gethex+0x2fc>
 8007b5c:	1e6f      	subs	r7, r5, #1
 8007b5e:	f1ba 0f00 	cmp.w	sl, #0
 8007b62:	d131      	bne.n	8007bc8 <__gethex+0x38c>
 8007b64:	b127      	cbz	r7, 8007b70 <__gethex+0x334>
 8007b66:	4639      	mov	r1, r7
 8007b68:	4620      	mov	r0, r4
 8007b6a:	f000 fe3b 	bl	80087e4 <__any_on>
 8007b6e:	4682      	mov	sl, r0
 8007b70:	117b      	asrs	r3, r7, #5
 8007b72:	2101      	movs	r1, #1
 8007b74:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8007b78:	f007 071f 	and.w	r7, r7, #31
 8007b7c:	fa01 f707 	lsl.w	r7, r1, r7
 8007b80:	421f      	tst	r7, r3
 8007b82:	4629      	mov	r1, r5
 8007b84:	4620      	mov	r0, r4
 8007b86:	bf18      	it	ne
 8007b88:	f04a 0a02 	orrne.w	sl, sl, #2
 8007b8c:	1b76      	subs	r6, r6, r5
 8007b8e:	f7ff fded 	bl	800776c <rshift>
 8007b92:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8007b96:	2702      	movs	r7, #2
 8007b98:	f1ba 0f00 	cmp.w	sl, #0
 8007b9c:	d048      	beq.n	8007c30 <__gethex+0x3f4>
 8007b9e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007ba2:	2b02      	cmp	r3, #2
 8007ba4:	d015      	beq.n	8007bd2 <__gethex+0x396>
 8007ba6:	2b03      	cmp	r3, #3
 8007ba8:	d017      	beq.n	8007bda <__gethex+0x39e>
 8007baa:	2b01      	cmp	r3, #1
 8007bac:	d109      	bne.n	8007bc2 <__gethex+0x386>
 8007bae:	f01a 0f02 	tst.w	sl, #2
 8007bb2:	d006      	beq.n	8007bc2 <__gethex+0x386>
 8007bb4:	f8d9 0000 	ldr.w	r0, [r9]
 8007bb8:	ea4a 0a00 	orr.w	sl, sl, r0
 8007bbc:	f01a 0f01 	tst.w	sl, #1
 8007bc0:	d10e      	bne.n	8007be0 <__gethex+0x3a4>
 8007bc2:	f047 0710 	orr.w	r7, r7, #16
 8007bc6:	e033      	b.n	8007c30 <__gethex+0x3f4>
 8007bc8:	f04f 0a01 	mov.w	sl, #1
 8007bcc:	e7d0      	b.n	8007b70 <__gethex+0x334>
 8007bce:	2701      	movs	r7, #1
 8007bd0:	e7e2      	b.n	8007b98 <__gethex+0x35c>
 8007bd2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007bd4:	f1c3 0301 	rsb	r3, r3, #1
 8007bd8:	9315      	str	r3, [sp, #84]	; 0x54
 8007bda:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d0f0      	beq.n	8007bc2 <__gethex+0x386>
 8007be0:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8007be4:	f104 0314 	add.w	r3, r4, #20
 8007be8:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8007bec:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8007bf0:	f04f 0c00 	mov.w	ip, #0
 8007bf4:	4618      	mov	r0, r3
 8007bf6:	f853 2b04 	ldr.w	r2, [r3], #4
 8007bfa:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 8007bfe:	d01c      	beq.n	8007c3a <__gethex+0x3fe>
 8007c00:	3201      	adds	r2, #1
 8007c02:	6002      	str	r2, [r0, #0]
 8007c04:	2f02      	cmp	r7, #2
 8007c06:	f104 0314 	add.w	r3, r4, #20
 8007c0a:	d13f      	bne.n	8007c8c <__gethex+0x450>
 8007c0c:	f8d8 2000 	ldr.w	r2, [r8]
 8007c10:	3a01      	subs	r2, #1
 8007c12:	42b2      	cmp	r2, r6
 8007c14:	d10a      	bne.n	8007c2c <__gethex+0x3f0>
 8007c16:	1171      	asrs	r1, r6, #5
 8007c18:	2201      	movs	r2, #1
 8007c1a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007c1e:	f006 061f 	and.w	r6, r6, #31
 8007c22:	fa02 f606 	lsl.w	r6, r2, r6
 8007c26:	421e      	tst	r6, r3
 8007c28:	bf18      	it	ne
 8007c2a:	4617      	movne	r7, r2
 8007c2c:	f047 0720 	orr.w	r7, r7, #32
 8007c30:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007c32:	601c      	str	r4, [r3, #0]
 8007c34:	9b04      	ldr	r3, [sp, #16]
 8007c36:	601d      	str	r5, [r3, #0]
 8007c38:	e695      	b.n	8007966 <__gethex+0x12a>
 8007c3a:	4299      	cmp	r1, r3
 8007c3c:	f843 cc04 	str.w	ip, [r3, #-4]
 8007c40:	d8d8      	bhi.n	8007bf4 <__gethex+0x3b8>
 8007c42:	68a3      	ldr	r3, [r4, #8]
 8007c44:	459b      	cmp	fp, r3
 8007c46:	db19      	blt.n	8007c7c <__gethex+0x440>
 8007c48:	6861      	ldr	r1, [r4, #4]
 8007c4a:	ee18 0a10 	vmov	r0, s16
 8007c4e:	3101      	adds	r1, #1
 8007c50:	f000 f928 	bl	8007ea4 <_Balloc>
 8007c54:	4681      	mov	r9, r0
 8007c56:	b918      	cbnz	r0, 8007c60 <__gethex+0x424>
 8007c58:	4b1a      	ldr	r3, [pc, #104]	; (8007cc4 <__gethex+0x488>)
 8007c5a:	4602      	mov	r2, r0
 8007c5c:	2184      	movs	r1, #132	; 0x84
 8007c5e:	e6a8      	b.n	80079b2 <__gethex+0x176>
 8007c60:	6922      	ldr	r2, [r4, #16]
 8007c62:	3202      	adds	r2, #2
 8007c64:	f104 010c 	add.w	r1, r4, #12
 8007c68:	0092      	lsls	r2, r2, #2
 8007c6a:	300c      	adds	r0, #12
 8007c6c:	f000 f90c 	bl	8007e88 <memcpy>
 8007c70:	4621      	mov	r1, r4
 8007c72:	ee18 0a10 	vmov	r0, s16
 8007c76:	f000 f955 	bl	8007f24 <_Bfree>
 8007c7a:	464c      	mov	r4, r9
 8007c7c:	6923      	ldr	r3, [r4, #16]
 8007c7e:	1c5a      	adds	r2, r3, #1
 8007c80:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007c84:	6122      	str	r2, [r4, #16]
 8007c86:	2201      	movs	r2, #1
 8007c88:	615a      	str	r2, [r3, #20]
 8007c8a:	e7bb      	b.n	8007c04 <__gethex+0x3c8>
 8007c8c:	6922      	ldr	r2, [r4, #16]
 8007c8e:	455a      	cmp	r2, fp
 8007c90:	dd0b      	ble.n	8007caa <__gethex+0x46e>
 8007c92:	2101      	movs	r1, #1
 8007c94:	4620      	mov	r0, r4
 8007c96:	f7ff fd69 	bl	800776c <rshift>
 8007c9a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007c9e:	3501      	adds	r5, #1
 8007ca0:	42ab      	cmp	r3, r5
 8007ca2:	f6ff aed0 	blt.w	8007a46 <__gethex+0x20a>
 8007ca6:	2701      	movs	r7, #1
 8007ca8:	e7c0      	b.n	8007c2c <__gethex+0x3f0>
 8007caa:	f016 061f 	ands.w	r6, r6, #31
 8007cae:	d0fa      	beq.n	8007ca6 <__gethex+0x46a>
 8007cb0:	4453      	add	r3, sl
 8007cb2:	f1c6 0620 	rsb	r6, r6, #32
 8007cb6:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8007cba:	f000 f9e5 	bl	8008088 <__hi0bits>
 8007cbe:	42b0      	cmp	r0, r6
 8007cc0:	dbe7      	blt.n	8007c92 <__gethex+0x456>
 8007cc2:	e7f0      	b.n	8007ca6 <__gethex+0x46a>
 8007cc4:	080096a7 	.word	0x080096a7

08007cc8 <L_shift>:
 8007cc8:	f1c2 0208 	rsb	r2, r2, #8
 8007ccc:	0092      	lsls	r2, r2, #2
 8007cce:	b570      	push	{r4, r5, r6, lr}
 8007cd0:	f1c2 0620 	rsb	r6, r2, #32
 8007cd4:	6843      	ldr	r3, [r0, #4]
 8007cd6:	6804      	ldr	r4, [r0, #0]
 8007cd8:	fa03 f506 	lsl.w	r5, r3, r6
 8007cdc:	432c      	orrs	r4, r5
 8007cde:	40d3      	lsrs	r3, r2
 8007ce0:	6004      	str	r4, [r0, #0]
 8007ce2:	f840 3f04 	str.w	r3, [r0, #4]!
 8007ce6:	4288      	cmp	r0, r1
 8007ce8:	d3f4      	bcc.n	8007cd4 <L_shift+0xc>
 8007cea:	bd70      	pop	{r4, r5, r6, pc}

08007cec <__match>:
 8007cec:	b530      	push	{r4, r5, lr}
 8007cee:	6803      	ldr	r3, [r0, #0]
 8007cf0:	3301      	adds	r3, #1
 8007cf2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007cf6:	b914      	cbnz	r4, 8007cfe <__match+0x12>
 8007cf8:	6003      	str	r3, [r0, #0]
 8007cfa:	2001      	movs	r0, #1
 8007cfc:	bd30      	pop	{r4, r5, pc}
 8007cfe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007d02:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8007d06:	2d19      	cmp	r5, #25
 8007d08:	bf98      	it	ls
 8007d0a:	3220      	addls	r2, #32
 8007d0c:	42a2      	cmp	r2, r4
 8007d0e:	d0f0      	beq.n	8007cf2 <__match+0x6>
 8007d10:	2000      	movs	r0, #0
 8007d12:	e7f3      	b.n	8007cfc <__match+0x10>

08007d14 <__hexnan>:
 8007d14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d18:	680b      	ldr	r3, [r1, #0]
 8007d1a:	115e      	asrs	r6, r3, #5
 8007d1c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8007d20:	f013 031f 	ands.w	r3, r3, #31
 8007d24:	b087      	sub	sp, #28
 8007d26:	bf18      	it	ne
 8007d28:	3604      	addne	r6, #4
 8007d2a:	2500      	movs	r5, #0
 8007d2c:	1f37      	subs	r7, r6, #4
 8007d2e:	4690      	mov	r8, r2
 8007d30:	6802      	ldr	r2, [r0, #0]
 8007d32:	9301      	str	r3, [sp, #4]
 8007d34:	4682      	mov	sl, r0
 8007d36:	f846 5c04 	str.w	r5, [r6, #-4]
 8007d3a:	46b9      	mov	r9, r7
 8007d3c:	463c      	mov	r4, r7
 8007d3e:	9502      	str	r5, [sp, #8]
 8007d40:	46ab      	mov	fp, r5
 8007d42:	7851      	ldrb	r1, [r2, #1]
 8007d44:	1c53      	adds	r3, r2, #1
 8007d46:	9303      	str	r3, [sp, #12]
 8007d48:	b341      	cbz	r1, 8007d9c <__hexnan+0x88>
 8007d4a:	4608      	mov	r0, r1
 8007d4c:	9205      	str	r2, [sp, #20]
 8007d4e:	9104      	str	r1, [sp, #16]
 8007d50:	f7ff fd5e 	bl	8007810 <__hexdig_fun>
 8007d54:	2800      	cmp	r0, #0
 8007d56:	d14f      	bne.n	8007df8 <__hexnan+0xe4>
 8007d58:	9904      	ldr	r1, [sp, #16]
 8007d5a:	9a05      	ldr	r2, [sp, #20]
 8007d5c:	2920      	cmp	r1, #32
 8007d5e:	d818      	bhi.n	8007d92 <__hexnan+0x7e>
 8007d60:	9b02      	ldr	r3, [sp, #8]
 8007d62:	459b      	cmp	fp, r3
 8007d64:	dd13      	ble.n	8007d8e <__hexnan+0x7a>
 8007d66:	454c      	cmp	r4, r9
 8007d68:	d206      	bcs.n	8007d78 <__hexnan+0x64>
 8007d6a:	2d07      	cmp	r5, #7
 8007d6c:	dc04      	bgt.n	8007d78 <__hexnan+0x64>
 8007d6e:	462a      	mov	r2, r5
 8007d70:	4649      	mov	r1, r9
 8007d72:	4620      	mov	r0, r4
 8007d74:	f7ff ffa8 	bl	8007cc8 <L_shift>
 8007d78:	4544      	cmp	r4, r8
 8007d7a:	d950      	bls.n	8007e1e <__hexnan+0x10a>
 8007d7c:	2300      	movs	r3, #0
 8007d7e:	f1a4 0904 	sub.w	r9, r4, #4
 8007d82:	f844 3c04 	str.w	r3, [r4, #-4]
 8007d86:	f8cd b008 	str.w	fp, [sp, #8]
 8007d8a:	464c      	mov	r4, r9
 8007d8c:	461d      	mov	r5, r3
 8007d8e:	9a03      	ldr	r2, [sp, #12]
 8007d90:	e7d7      	b.n	8007d42 <__hexnan+0x2e>
 8007d92:	2929      	cmp	r1, #41	; 0x29
 8007d94:	d156      	bne.n	8007e44 <__hexnan+0x130>
 8007d96:	3202      	adds	r2, #2
 8007d98:	f8ca 2000 	str.w	r2, [sl]
 8007d9c:	f1bb 0f00 	cmp.w	fp, #0
 8007da0:	d050      	beq.n	8007e44 <__hexnan+0x130>
 8007da2:	454c      	cmp	r4, r9
 8007da4:	d206      	bcs.n	8007db4 <__hexnan+0xa0>
 8007da6:	2d07      	cmp	r5, #7
 8007da8:	dc04      	bgt.n	8007db4 <__hexnan+0xa0>
 8007daa:	462a      	mov	r2, r5
 8007dac:	4649      	mov	r1, r9
 8007dae:	4620      	mov	r0, r4
 8007db0:	f7ff ff8a 	bl	8007cc8 <L_shift>
 8007db4:	4544      	cmp	r4, r8
 8007db6:	d934      	bls.n	8007e22 <__hexnan+0x10e>
 8007db8:	f1a8 0204 	sub.w	r2, r8, #4
 8007dbc:	4623      	mov	r3, r4
 8007dbe:	f853 1b04 	ldr.w	r1, [r3], #4
 8007dc2:	f842 1f04 	str.w	r1, [r2, #4]!
 8007dc6:	429f      	cmp	r7, r3
 8007dc8:	d2f9      	bcs.n	8007dbe <__hexnan+0xaa>
 8007dca:	1b3b      	subs	r3, r7, r4
 8007dcc:	f023 0303 	bic.w	r3, r3, #3
 8007dd0:	3304      	adds	r3, #4
 8007dd2:	3401      	adds	r4, #1
 8007dd4:	3e03      	subs	r6, #3
 8007dd6:	42b4      	cmp	r4, r6
 8007dd8:	bf88      	it	hi
 8007dda:	2304      	movhi	r3, #4
 8007ddc:	4443      	add	r3, r8
 8007dde:	2200      	movs	r2, #0
 8007de0:	f843 2b04 	str.w	r2, [r3], #4
 8007de4:	429f      	cmp	r7, r3
 8007de6:	d2fb      	bcs.n	8007de0 <__hexnan+0xcc>
 8007de8:	683b      	ldr	r3, [r7, #0]
 8007dea:	b91b      	cbnz	r3, 8007df4 <__hexnan+0xe0>
 8007dec:	4547      	cmp	r7, r8
 8007dee:	d127      	bne.n	8007e40 <__hexnan+0x12c>
 8007df0:	2301      	movs	r3, #1
 8007df2:	603b      	str	r3, [r7, #0]
 8007df4:	2005      	movs	r0, #5
 8007df6:	e026      	b.n	8007e46 <__hexnan+0x132>
 8007df8:	3501      	adds	r5, #1
 8007dfa:	2d08      	cmp	r5, #8
 8007dfc:	f10b 0b01 	add.w	fp, fp, #1
 8007e00:	dd06      	ble.n	8007e10 <__hexnan+0xfc>
 8007e02:	4544      	cmp	r4, r8
 8007e04:	d9c3      	bls.n	8007d8e <__hexnan+0x7a>
 8007e06:	2300      	movs	r3, #0
 8007e08:	f844 3c04 	str.w	r3, [r4, #-4]
 8007e0c:	2501      	movs	r5, #1
 8007e0e:	3c04      	subs	r4, #4
 8007e10:	6822      	ldr	r2, [r4, #0]
 8007e12:	f000 000f 	and.w	r0, r0, #15
 8007e16:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8007e1a:	6022      	str	r2, [r4, #0]
 8007e1c:	e7b7      	b.n	8007d8e <__hexnan+0x7a>
 8007e1e:	2508      	movs	r5, #8
 8007e20:	e7b5      	b.n	8007d8e <__hexnan+0x7a>
 8007e22:	9b01      	ldr	r3, [sp, #4]
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d0df      	beq.n	8007de8 <__hexnan+0xd4>
 8007e28:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007e2c:	f1c3 0320 	rsb	r3, r3, #32
 8007e30:	fa22 f303 	lsr.w	r3, r2, r3
 8007e34:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8007e38:	401a      	ands	r2, r3
 8007e3a:	f846 2c04 	str.w	r2, [r6, #-4]
 8007e3e:	e7d3      	b.n	8007de8 <__hexnan+0xd4>
 8007e40:	3f04      	subs	r7, #4
 8007e42:	e7d1      	b.n	8007de8 <__hexnan+0xd4>
 8007e44:	2004      	movs	r0, #4
 8007e46:	b007      	add	sp, #28
 8007e48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007e4c <_localeconv_r>:
 8007e4c:	4800      	ldr	r0, [pc, #0]	; (8007e50 <_localeconv_r+0x4>)
 8007e4e:	4770      	bx	lr
 8007e50:	20000168 	.word	0x20000168

08007e54 <malloc>:
 8007e54:	4b02      	ldr	r3, [pc, #8]	; (8007e60 <malloc+0xc>)
 8007e56:	4601      	mov	r1, r0
 8007e58:	6818      	ldr	r0, [r3, #0]
 8007e5a:	f000 bd67 	b.w	800892c <_malloc_r>
 8007e5e:	bf00      	nop
 8007e60:	20000010 	.word	0x20000010

08007e64 <__ascii_mbtowc>:
 8007e64:	b082      	sub	sp, #8
 8007e66:	b901      	cbnz	r1, 8007e6a <__ascii_mbtowc+0x6>
 8007e68:	a901      	add	r1, sp, #4
 8007e6a:	b142      	cbz	r2, 8007e7e <__ascii_mbtowc+0x1a>
 8007e6c:	b14b      	cbz	r3, 8007e82 <__ascii_mbtowc+0x1e>
 8007e6e:	7813      	ldrb	r3, [r2, #0]
 8007e70:	600b      	str	r3, [r1, #0]
 8007e72:	7812      	ldrb	r2, [r2, #0]
 8007e74:	1e10      	subs	r0, r2, #0
 8007e76:	bf18      	it	ne
 8007e78:	2001      	movne	r0, #1
 8007e7a:	b002      	add	sp, #8
 8007e7c:	4770      	bx	lr
 8007e7e:	4610      	mov	r0, r2
 8007e80:	e7fb      	b.n	8007e7a <__ascii_mbtowc+0x16>
 8007e82:	f06f 0001 	mvn.w	r0, #1
 8007e86:	e7f8      	b.n	8007e7a <__ascii_mbtowc+0x16>

08007e88 <memcpy>:
 8007e88:	440a      	add	r2, r1
 8007e8a:	4291      	cmp	r1, r2
 8007e8c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8007e90:	d100      	bne.n	8007e94 <memcpy+0xc>
 8007e92:	4770      	bx	lr
 8007e94:	b510      	push	{r4, lr}
 8007e96:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007e9a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007e9e:	4291      	cmp	r1, r2
 8007ea0:	d1f9      	bne.n	8007e96 <memcpy+0xe>
 8007ea2:	bd10      	pop	{r4, pc}

08007ea4 <_Balloc>:
 8007ea4:	b570      	push	{r4, r5, r6, lr}
 8007ea6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007ea8:	4604      	mov	r4, r0
 8007eaa:	460d      	mov	r5, r1
 8007eac:	b976      	cbnz	r6, 8007ecc <_Balloc+0x28>
 8007eae:	2010      	movs	r0, #16
 8007eb0:	f7ff ffd0 	bl	8007e54 <malloc>
 8007eb4:	4602      	mov	r2, r0
 8007eb6:	6260      	str	r0, [r4, #36]	; 0x24
 8007eb8:	b920      	cbnz	r0, 8007ec4 <_Balloc+0x20>
 8007eba:	4b18      	ldr	r3, [pc, #96]	; (8007f1c <_Balloc+0x78>)
 8007ebc:	4818      	ldr	r0, [pc, #96]	; (8007f20 <_Balloc+0x7c>)
 8007ebe:	2166      	movs	r1, #102	; 0x66
 8007ec0:	f000 fde4 	bl	8008a8c <__assert_func>
 8007ec4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007ec8:	6006      	str	r6, [r0, #0]
 8007eca:	60c6      	str	r6, [r0, #12]
 8007ecc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007ece:	68f3      	ldr	r3, [r6, #12]
 8007ed0:	b183      	cbz	r3, 8007ef4 <_Balloc+0x50>
 8007ed2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007ed4:	68db      	ldr	r3, [r3, #12]
 8007ed6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007eda:	b9b8      	cbnz	r0, 8007f0c <_Balloc+0x68>
 8007edc:	2101      	movs	r1, #1
 8007ede:	fa01 f605 	lsl.w	r6, r1, r5
 8007ee2:	1d72      	adds	r2, r6, #5
 8007ee4:	0092      	lsls	r2, r2, #2
 8007ee6:	4620      	mov	r0, r4
 8007ee8:	f000 fc9d 	bl	8008826 <_calloc_r>
 8007eec:	b160      	cbz	r0, 8007f08 <_Balloc+0x64>
 8007eee:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007ef2:	e00e      	b.n	8007f12 <_Balloc+0x6e>
 8007ef4:	2221      	movs	r2, #33	; 0x21
 8007ef6:	2104      	movs	r1, #4
 8007ef8:	4620      	mov	r0, r4
 8007efa:	f000 fc94 	bl	8008826 <_calloc_r>
 8007efe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007f00:	60f0      	str	r0, [r6, #12]
 8007f02:	68db      	ldr	r3, [r3, #12]
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d1e4      	bne.n	8007ed2 <_Balloc+0x2e>
 8007f08:	2000      	movs	r0, #0
 8007f0a:	bd70      	pop	{r4, r5, r6, pc}
 8007f0c:	6802      	ldr	r2, [r0, #0]
 8007f0e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007f12:	2300      	movs	r3, #0
 8007f14:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007f18:	e7f7      	b.n	8007f0a <_Balloc+0x66>
 8007f1a:	bf00      	nop
 8007f1c:	08009635 	.word	0x08009635
 8007f20:	08009734 	.word	0x08009734

08007f24 <_Bfree>:
 8007f24:	b570      	push	{r4, r5, r6, lr}
 8007f26:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007f28:	4605      	mov	r5, r0
 8007f2a:	460c      	mov	r4, r1
 8007f2c:	b976      	cbnz	r6, 8007f4c <_Bfree+0x28>
 8007f2e:	2010      	movs	r0, #16
 8007f30:	f7ff ff90 	bl	8007e54 <malloc>
 8007f34:	4602      	mov	r2, r0
 8007f36:	6268      	str	r0, [r5, #36]	; 0x24
 8007f38:	b920      	cbnz	r0, 8007f44 <_Bfree+0x20>
 8007f3a:	4b09      	ldr	r3, [pc, #36]	; (8007f60 <_Bfree+0x3c>)
 8007f3c:	4809      	ldr	r0, [pc, #36]	; (8007f64 <_Bfree+0x40>)
 8007f3e:	218a      	movs	r1, #138	; 0x8a
 8007f40:	f000 fda4 	bl	8008a8c <__assert_func>
 8007f44:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007f48:	6006      	str	r6, [r0, #0]
 8007f4a:	60c6      	str	r6, [r0, #12]
 8007f4c:	b13c      	cbz	r4, 8007f5e <_Bfree+0x3a>
 8007f4e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007f50:	6862      	ldr	r2, [r4, #4]
 8007f52:	68db      	ldr	r3, [r3, #12]
 8007f54:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007f58:	6021      	str	r1, [r4, #0]
 8007f5a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007f5e:	bd70      	pop	{r4, r5, r6, pc}
 8007f60:	08009635 	.word	0x08009635
 8007f64:	08009734 	.word	0x08009734

08007f68 <__multadd>:
 8007f68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f6c:	690d      	ldr	r5, [r1, #16]
 8007f6e:	4607      	mov	r7, r0
 8007f70:	460c      	mov	r4, r1
 8007f72:	461e      	mov	r6, r3
 8007f74:	f101 0c14 	add.w	ip, r1, #20
 8007f78:	2000      	movs	r0, #0
 8007f7a:	f8dc 3000 	ldr.w	r3, [ip]
 8007f7e:	b299      	uxth	r1, r3
 8007f80:	fb02 6101 	mla	r1, r2, r1, r6
 8007f84:	0c1e      	lsrs	r6, r3, #16
 8007f86:	0c0b      	lsrs	r3, r1, #16
 8007f88:	fb02 3306 	mla	r3, r2, r6, r3
 8007f8c:	b289      	uxth	r1, r1
 8007f8e:	3001      	adds	r0, #1
 8007f90:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007f94:	4285      	cmp	r5, r0
 8007f96:	f84c 1b04 	str.w	r1, [ip], #4
 8007f9a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007f9e:	dcec      	bgt.n	8007f7a <__multadd+0x12>
 8007fa0:	b30e      	cbz	r6, 8007fe6 <__multadd+0x7e>
 8007fa2:	68a3      	ldr	r3, [r4, #8]
 8007fa4:	42ab      	cmp	r3, r5
 8007fa6:	dc19      	bgt.n	8007fdc <__multadd+0x74>
 8007fa8:	6861      	ldr	r1, [r4, #4]
 8007faa:	4638      	mov	r0, r7
 8007fac:	3101      	adds	r1, #1
 8007fae:	f7ff ff79 	bl	8007ea4 <_Balloc>
 8007fb2:	4680      	mov	r8, r0
 8007fb4:	b928      	cbnz	r0, 8007fc2 <__multadd+0x5a>
 8007fb6:	4602      	mov	r2, r0
 8007fb8:	4b0c      	ldr	r3, [pc, #48]	; (8007fec <__multadd+0x84>)
 8007fba:	480d      	ldr	r0, [pc, #52]	; (8007ff0 <__multadd+0x88>)
 8007fbc:	21b5      	movs	r1, #181	; 0xb5
 8007fbe:	f000 fd65 	bl	8008a8c <__assert_func>
 8007fc2:	6922      	ldr	r2, [r4, #16]
 8007fc4:	3202      	adds	r2, #2
 8007fc6:	f104 010c 	add.w	r1, r4, #12
 8007fca:	0092      	lsls	r2, r2, #2
 8007fcc:	300c      	adds	r0, #12
 8007fce:	f7ff ff5b 	bl	8007e88 <memcpy>
 8007fd2:	4621      	mov	r1, r4
 8007fd4:	4638      	mov	r0, r7
 8007fd6:	f7ff ffa5 	bl	8007f24 <_Bfree>
 8007fda:	4644      	mov	r4, r8
 8007fdc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007fe0:	3501      	adds	r5, #1
 8007fe2:	615e      	str	r6, [r3, #20]
 8007fe4:	6125      	str	r5, [r4, #16]
 8007fe6:	4620      	mov	r0, r4
 8007fe8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007fec:	080096a7 	.word	0x080096a7
 8007ff0:	08009734 	.word	0x08009734

08007ff4 <__s2b>:
 8007ff4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ff8:	460c      	mov	r4, r1
 8007ffa:	4615      	mov	r5, r2
 8007ffc:	461f      	mov	r7, r3
 8007ffe:	2209      	movs	r2, #9
 8008000:	3308      	adds	r3, #8
 8008002:	4606      	mov	r6, r0
 8008004:	fb93 f3f2 	sdiv	r3, r3, r2
 8008008:	2100      	movs	r1, #0
 800800a:	2201      	movs	r2, #1
 800800c:	429a      	cmp	r2, r3
 800800e:	db09      	blt.n	8008024 <__s2b+0x30>
 8008010:	4630      	mov	r0, r6
 8008012:	f7ff ff47 	bl	8007ea4 <_Balloc>
 8008016:	b940      	cbnz	r0, 800802a <__s2b+0x36>
 8008018:	4602      	mov	r2, r0
 800801a:	4b19      	ldr	r3, [pc, #100]	; (8008080 <__s2b+0x8c>)
 800801c:	4819      	ldr	r0, [pc, #100]	; (8008084 <__s2b+0x90>)
 800801e:	21ce      	movs	r1, #206	; 0xce
 8008020:	f000 fd34 	bl	8008a8c <__assert_func>
 8008024:	0052      	lsls	r2, r2, #1
 8008026:	3101      	adds	r1, #1
 8008028:	e7f0      	b.n	800800c <__s2b+0x18>
 800802a:	9b08      	ldr	r3, [sp, #32]
 800802c:	6143      	str	r3, [r0, #20]
 800802e:	2d09      	cmp	r5, #9
 8008030:	f04f 0301 	mov.w	r3, #1
 8008034:	6103      	str	r3, [r0, #16]
 8008036:	dd16      	ble.n	8008066 <__s2b+0x72>
 8008038:	f104 0909 	add.w	r9, r4, #9
 800803c:	46c8      	mov	r8, r9
 800803e:	442c      	add	r4, r5
 8008040:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008044:	4601      	mov	r1, r0
 8008046:	3b30      	subs	r3, #48	; 0x30
 8008048:	220a      	movs	r2, #10
 800804a:	4630      	mov	r0, r6
 800804c:	f7ff ff8c 	bl	8007f68 <__multadd>
 8008050:	45a0      	cmp	r8, r4
 8008052:	d1f5      	bne.n	8008040 <__s2b+0x4c>
 8008054:	f1a5 0408 	sub.w	r4, r5, #8
 8008058:	444c      	add	r4, r9
 800805a:	1b2d      	subs	r5, r5, r4
 800805c:	1963      	adds	r3, r4, r5
 800805e:	42bb      	cmp	r3, r7
 8008060:	db04      	blt.n	800806c <__s2b+0x78>
 8008062:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008066:	340a      	adds	r4, #10
 8008068:	2509      	movs	r5, #9
 800806a:	e7f6      	b.n	800805a <__s2b+0x66>
 800806c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008070:	4601      	mov	r1, r0
 8008072:	3b30      	subs	r3, #48	; 0x30
 8008074:	220a      	movs	r2, #10
 8008076:	4630      	mov	r0, r6
 8008078:	f7ff ff76 	bl	8007f68 <__multadd>
 800807c:	e7ee      	b.n	800805c <__s2b+0x68>
 800807e:	bf00      	nop
 8008080:	080096a7 	.word	0x080096a7
 8008084:	08009734 	.word	0x08009734

08008088 <__hi0bits>:
 8008088:	0c03      	lsrs	r3, r0, #16
 800808a:	041b      	lsls	r3, r3, #16
 800808c:	b9d3      	cbnz	r3, 80080c4 <__hi0bits+0x3c>
 800808e:	0400      	lsls	r0, r0, #16
 8008090:	2310      	movs	r3, #16
 8008092:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008096:	bf04      	itt	eq
 8008098:	0200      	lsleq	r0, r0, #8
 800809a:	3308      	addeq	r3, #8
 800809c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80080a0:	bf04      	itt	eq
 80080a2:	0100      	lsleq	r0, r0, #4
 80080a4:	3304      	addeq	r3, #4
 80080a6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80080aa:	bf04      	itt	eq
 80080ac:	0080      	lsleq	r0, r0, #2
 80080ae:	3302      	addeq	r3, #2
 80080b0:	2800      	cmp	r0, #0
 80080b2:	db05      	blt.n	80080c0 <__hi0bits+0x38>
 80080b4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80080b8:	f103 0301 	add.w	r3, r3, #1
 80080bc:	bf08      	it	eq
 80080be:	2320      	moveq	r3, #32
 80080c0:	4618      	mov	r0, r3
 80080c2:	4770      	bx	lr
 80080c4:	2300      	movs	r3, #0
 80080c6:	e7e4      	b.n	8008092 <__hi0bits+0xa>

080080c8 <__lo0bits>:
 80080c8:	6803      	ldr	r3, [r0, #0]
 80080ca:	f013 0207 	ands.w	r2, r3, #7
 80080ce:	4601      	mov	r1, r0
 80080d0:	d00b      	beq.n	80080ea <__lo0bits+0x22>
 80080d2:	07da      	lsls	r2, r3, #31
 80080d4:	d423      	bmi.n	800811e <__lo0bits+0x56>
 80080d6:	0798      	lsls	r0, r3, #30
 80080d8:	bf49      	itett	mi
 80080da:	085b      	lsrmi	r3, r3, #1
 80080dc:	089b      	lsrpl	r3, r3, #2
 80080de:	2001      	movmi	r0, #1
 80080e0:	600b      	strmi	r3, [r1, #0]
 80080e2:	bf5c      	itt	pl
 80080e4:	600b      	strpl	r3, [r1, #0]
 80080e6:	2002      	movpl	r0, #2
 80080e8:	4770      	bx	lr
 80080ea:	b298      	uxth	r0, r3
 80080ec:	b9a8      	cbnz	r0, 800811a <__lo0bits+0x52>
 80080ee:	0c1b      	lsrs	r3, r3, #16
 80080f0:	2010      	movs	r0, #16
 80080f2:	b2da      	uxtb	r2, r3
 80080f4:	b90a      	cbnz	r2, 80080fa <__lo0bits+0x32>
 80080f6:	3008      	adds	r0, #8
 80080f8:	0a1b      	lsrs	r3, r3, #8
 80080fa:	071a      	lsls	r2, r3, #28
 80080fc:	bf04      	itt	eq
 80080fe:	091b      	lsreq	r3, r3, #4
 8008100:	3004      	addeq	r0, #4
 8008102:	079a      	lsls	r2, r3, #30
 8008104:	bf04      	itt	eq
 8008106:	089b      	lsreq	r3, r3, #2
 8008108:	3002      	addeq	r0, #2
 800810a:	07da      	lsls	r2, r3, #31
 800810c:	d403      	bmi.n	8008116 <__lo0bits+0x4e>
 800810e:	085b      	lsrs	r3, r3, #1
 8008110:	f100 0001 	add.w	r0, r0, #1
 8008114:	d005      	beq.n	8008122 <__lo0bits+0x5a>
 8008116:	600b      	str	r3, [r1, #0]
 8008118:	4770      	bx	lr
 800811a:	4610      	mov	r0, r2
 800811c:	e7e9      	b.n	80080f2 <__lo0bits+0x2a>
 800811e:	2000      	movs	r0, #0
 8008120:	4770      	bx	lr
 8008122:	2020      	movs	r0, #32
 8008124:	4770      	bx	lr
	...

08008128 <__i2b>:
 8008128:	b510      	push	{r4, lr}
 800812a:	460c      	mov	r4, r1
 800812c:	2101      	movs	r1, #1
 800812e:	f7ff feb9 	bl	8007ea4 <_Balloc>
 8008132:	4602      	mov	r2, r0
 8008134:	b928      	cbnz	r0, 8008142 <__i2b+0x1a>
 8008136:	4b05      	ldr	r3, [pc, #20]	; (800814c <__i2b+0x24>)
 8008138:	4805      	ldr	r0, [pc, #20]	; (8008150 <__i2b+0x28>)
 800813a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800813e:	f000 fca5 	bl	8008a8c <__assert_func>
 8008142:	2301      	movs	r3, #1
 8008144:	6144      	str	r4, [r0, #20]
 8008146:	6103      	str	r3, [r0, #16]
 8008148:	bd10      	pop	{r4, pc}
 800814a:	bf00      	nop
 800814c:	080096a7 	.word	0x080096a7
 8008150:	08009734 	.word	0x08009734

08008154 <__multiply>:
 8008154:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008158:	4691      	mov	r9, r2
 800815a:	690a      	ldr	r2, [r1, #16]
 800815c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008160:	429a      	cmp	r2, r3
 8008162:	bfb8      	it	lt
 8008164:	460b      	movlt	r3, r1
 8008166:	460c      	mov	r4, r1
 8008168:	bfbc      	itt	lt
 800816a:	464c      	movlt	r4, r9
 800816c:	4699      	movlt	r9, r3
 800816e:	6927      	ldr	r7, [r4, #16]
 8008170:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008174:	68a3      	ldr	r3, [r4, #8]
 8008176:	6861      	ldr	r1, [r4, #4]
 8008178:	eb07 060a 	add.w	r6, r7, sl
 800817c:	42b3      	cmp	r3, r6
 800817e:	b085      	sub	sp, #20
 8008180:	bfb8      	it	lt
 8008182:	3101      	addlt	r1, #1
 8008184:	f7ff fe8e 	bl	8007ea4 <_Balloc>
 8008188:	b930      	cbnz	r0, 8008198 <__multiply+0x44>
 800818a:	4602      	mov	r2, r0
 800818c:	4b44      	ldr	r3, [pc, #272]	; (80082a0 <__multiply+0x14c>)
 800818e:	4845      	ldr	r0, [pc, #276]	; (80082a4 <__multiply+0x150>)
 8008190:	f240 115d 	movw	r1, #349	; 0x15d
 8008194:	f000 fc7a 	bl	8008a8c <__assert_func>
 8008198:	f100 0514 	add.w	r5, r0, #20
 800819c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80081a0:	462b      	mov	r3, r5
 80081a2:	2200      	movs	r2, #0
 80081a4:	4543      	cmp	r3, r8
 80081a6:	d321      	bcc.n	80081ec <__multiply+0x98>
 80081a8:	f104 0314 	add.w	r3, r4, #20
 80081ac:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80081b0:	f109 0314 	add.w	r3, r9, #20
 80081b4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80081b8:	9202      	str	r2, [sp, #8]
 80081ba:	1b3a      	subs	r2, r7, r4
 80081bc:	3a15      	subs	r2, #21
 80081be:	f022 0203 	bic.w	r2, r2, #3
 80081c2:	3204      	adds	r2, #4
 80081c4:	f104 0115 	add.w	r1, r4, #21
 80081c8:	428f      	cmp	r7, r1
 80081ca:	bf38      	it	cc
 80081cc:	2204      	movcc	r2, #4
 80081ce:	9201      	str	r2, [sp, #4]
 80081d0:	9a02      	ldr	r2, [sp, #8]
 80081d2:	9303      	str	r3, [sp, #12]
 80081d4:	429a      	cmp	r2, r3
 80081d6:	d80c      	bhi.n	80081f2 <__multiply+0x9e>
 80081d8:	2e00      	cmp	r6, #0
 80081da:	dd03      	ble.n	80081e4 <__multiply+0x90>
 80081dc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d05a      	beq.n	800829a <__multiply+0x146>
 80081e4:	6106      	str	r6, [r0, #16]
 80081e6:	b005      	add	sp, #20
 80081e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081ec:	f843 2b04 	str.w	r2, [r3], #4
 80081f0:	e7d8      	b.n	80081a4 <__multiply+0x50>
 80081f2:	f8b3 a000 	ldrh.w	sl, [r3]
 80081f6:	f1ba 0f00 	cmp.w	sl, #0
 80081fa:	d024      	beq.n	8008246 <__multiply+0xf2>
 80081fc:	f104 0e14 	add.w	lr, r4, #20
 8008200:	46a9      	mov	r9, r5
 8008202:	f04f 0c00 	mov.w	ip, #0
 8008206:	f85e 2b04 	ldr.w	r2, [lr], #4
 800820a:	f8d9 1000 	ldr.w	r1, [r9]
 800820e:	fa1f fb82 	uxth.w	fp, r2
 8008212:	b289      	uxth	r1, r1
 8008214:	fb0a 110b 	mla	r1, sl, fp, r1
 8008218:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800821c:	f8d9 2000 	ldr.w	r2, [r9]
 8008220:	4461      	add	r1, ip
 8008222:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008226:	fb0a c20b 	mla	r2, sl, fp, ip
 800822a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800822e:	b289      	uxth	r1, r1
 8008230:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008234:	4577      	cmp	r7, lr
 8008236:	f849 1b04 	str.w	r1, [r9], #4
 800823a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800823e:	d8e2      	bhi.n	8008206 <__multiply+0xb2>
 8008240:	9a01      	ldr	r2, [sp, #4]
 8008242:	f845 c002 	str.w	ip, [r5, r2]
 8008246:	9a03      	ldr	r2, [sp, #12]
 8008248:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800824c:	3304      	adds	r3, #4
 800824e:	f1b9 0f00 	cmp.w	r9, #0
 8008252:	d020      	beq.n	8008296 <__multiply+0x142>
 8008254:	6829      	ldr	r1, [r5, #0]
 8008256:	f104 0c14 	add.w	ip, r4, #20
 800825a:	46ae      	mov	lr, r5
 800825c:	f04f 0a00 	mov.w	sl, #0
 8008260:	f8bc b000 	ldrh.w	fp, [ip]
 8008264:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008268:	fb09 220b 	mla	r2, r9, fp, r2
 800826c:	4492      	add	sl, r2
 800826e:	b289      	uxth	r1, r1
 8008270:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8008274:	f84e 1b04 	str.w	r1, [lr], #4
 8008278:	f85c 2b04 	ldr.w	r2, [ip], #4
 800827c:	f8be 1000 	ldrh.w	r1, [lr]
 8008280:	0c12      	lsrs	r2, r2, #16
 8008282:	fb09 1102 	mla	r1, r9, r2, r1
 8008286:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800828a:	4567      	cmp	r7, ip
 800828c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008290:	d8e6      	bhi.n	8008260 <__multiply+0x10c>
 8008292:	9a01      	ldr	r2, [sp, #4]
 8008294:	50a9      	str	r1, [r5, r2]
 8008296:	3504      	adds	r5, #4
 8008298:	e79a      	b.n	80081d0 <__multiply+0x7c>
 800829a:	3e01      	subs	r6, #1
 800829c:	e79c      	b.n	80081d8 <__multiply+0x84>
 800829e:	bf00      	nop
 80082a0:	080096a7 	.word	0x080096a7
 80082a4:	08009734 	.word	0x08009734

080082a8 <__pow5mult>:
 80082a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80082ac:	4615      	mov	r5, r2
 80082ae:	f012 0203 	ands.w	r2, r2, #3
 80082b2:	4606      	mov	r6, r0
 80082b4:	460f      	mov	r7, r1
 80082b6:	d007      	beq.n	80082c8 <__pow5mult+0x20>
 80082b8:	4c25      	ldr	r4, [pc, #148]	; (8008350 <__pow5mult+0xa8>)
 80082ba:	3a01      	subs	r2, #1
 80082bc:	2300      	movs	r3, #0
 80082be:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80082c2:	f7ff fe51 	bl	8007f68 <__multadd>
 80082c6:	4607      	mov	r7, r0
 80082c8:	10ad      	asrs	r5, r5, #2
 80082ca:	d03d      	beq.n	8008348 <__pow5mult+0xa0>
 80082cc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80082ce:	b97c      	cbnz	r4, 80082f0 <__pow5mult+0x48>
 80082d0:	2010      	movs	r0, #16
 80082d2:	f7ff fdbf 	bl	8007e54 <malloc>
 80082d6:	4602      	mov	r2, r0
 80082d8:	6270      	str	r0, [r6, #36]	; 0x24
 80082da:	b928      	cbnz	r0, 80082e8 <__pow5mult+0x40>
 80082dc:	4b1d      	ldr	r3, [pc, #116]	; (8008354 <__pow5mult+0xac>)
 80082de:	481e      	ldr	r0, [pc, #120]	; (8008358 <__pow5mult+0xb0>)
 80082e0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80082e4:	f000 fbd2 	bl	8008a8c <__assert_func>
 80082e8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80082ec:	6004      	str	r4, [r0, #0]
 80082ee:	60c4      	str	r4, [r0, #12]
 80082f0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80082f4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80082f8:	b94c      	cbnz	r4, 800830e <__pow5mult+0x66>
 80082fa:	f240 2171 	movw	r1, #625	; 0x271
 80082fe:	4630      	mov	r0, r6
 8008300:	f7ff ff12 	bl	8008128 <__i2b>
 8008304:	2300      	movs	r3, #0
 8008306:	f8c8 0008 	str.w	r0, [r8, #8]
 800830a:	4604      	mov	r4, r0
 800830c:	6003      	str	r3, [r0, #0]
 800830e:	f04f 0900 	mov.w	r9, #0
 8008312:	07eb      	lsls	r3, r5, #31
 8008314:	d50a      	bpl.n	800832c <__pow5mult+0x84>
 8008316:	4639      	mov	r1, r7
 8008318:	4622      	mov	r2, r4
 800831a:	4630      	mov	r0, r6
 800831c:	f7ff ff1a 	bl	8008154 <__multiply>
 8008320:	4639      	mov	r1, r7
 8008322:	4680      	mov	r8, r0
 8008324:	4630      	mov	r0, r6
 8008326:	f7ff fdfd 	bl	8007f24 <_Bfree>
 800832a:	4647      	mov	r7, r8
 800832c:	106d      	asrs	r5, r5, #1
 800832e:	d00b      	beq.n	8008348 <__pow5mult+0xa0>
 8008330:	6820      	ldr	r0, [r4, #0]
 8008332:	b938      	cbnz	r0, 8008344 <__pow5mult+0x9c>
 8008334:	4622      	mov	r2, r4
 8008336:	4621      	mov	r1, r4
 8008338:	4630      	mov	r0, r6
 800833a:	f7ff ff0b 	bl	8008154 <__multiply>
 800833e:	6020      	str	r0, [r4, #0]
 8008340:	f8c0 9000 	str.w	r9, [r0]
 8008344:	4604      	mov	r4, r0
 8008346:	e7e4      	b.n	8008312 <__pow5mult+0x6a>
 8008348:	4638      	mov	r0, r7
 800834a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800834e:	bf00      	nop
 8008350:	08009880 	.word	0x08009880
 8008354:	08009635 	.word	0x08009635
 8008358:	08009734 	.word	0x08009734

0800835c <__lshift>:
 800835c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008360:	460c      	mov	r4, r1
 8008362:	6849      	ldr	r1, [r1, #4]
 8008364:	6923      	ldr	r3, [r4, #16]
 8008366:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800836a:	68a3      	ldr	r3, [r4, #8]
 800836c:	4607      	mov	r7, r0
 800836e:	4691      	mov	r9, r2
 8008370:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008374:	f108 0601 	add.w	r6, r8, #1
 8008378:	42b3      	cmp	r3, r6
 800837a:	db0b      	blt.n	8008394 <__lshift+0x38>
 800837c:	4638      	mov	r0, r7
 800837e:	f7ff fd91 	bl	8007ea4 <_Balloc>
 8008382:	4605      	mov	r5, r0
 8008384:	b948      	cbnz	r0, 800839a <__lshift+0x3e>
 8008386:	4602      	mov	r2, r0
 8008388:	4b2a      	ldr	r3, [pc, #168]	; (8008434 <__lshift+0xd8>)
 800838a:	482b      	ldr	r0, [pc, #172]	; (8008438 <__lshift+0xdc>)
 800838c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008390:	f000 fb7c 	bl	8008a8c <__assert_func>
 8008394:	3101      	adds	r1, #1
 8008396:	005b      	lsls	r3, r3, #1
 8008398:	e7ee      	b.n	8008378 <__lshift+0x1c>
 800839a:	2300      	movs	r3, #0
 800839c:	f100 0114 	add.w	r1, r0, #20
 80083a0:	f100 0210 	add.w	r2, r0, #16
 80083a4:	4618      	mov	r0, r3
 80083a6:	4553      	cmp	r3, sl
 80083a8:	db37      	blt.n	800841a <__lshift+0xbe>
 80083aa:	6920      	ldr	r0, [r4, #16]
 80083ac:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80083b0:	f104 0314 	add.w	r3, r4, #20
 80083b4:	f019 091f 	ands.w	r9, r9, #31
 80083b8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80083bc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80083c0:	d02f      	beq.n	8008422 <__lshift+0xc6>
 80083c2:	f1c9 0e20 	rsb	lr, r9, #32
 80083c6:	468a      	mov	sl, r1
 80083c8:	f04f 0c00 	mov.w	ip, #0
 80083cc:	681a      	ldr	r2, [r3, #0]
 80083ce:	fa02 f209 	lsl.w	r2, r2, r9
 80083d2:	ea42 020c 	orr.w	r2, r2, ip
 80083d6:	f84a 2b04 	str.w	r2, [sl], #4
 80083da:	f853 2b04 	ldr.w	r2, [r3], #4
 80083de:	4298      	cmp	r0, r3
 80083e0:	fa22 fc0e 	lsr.w	ip, r2, lr
 80083e4:	d8f2      	bhi.n	80083cc <__lshift+0x70>
 80083e6:	1b03      	subs	r3, r0, r4
 80083e8:	3b15      	subs	r3, #21
 80083ea:	f023 0303 	bic.w	r3, r3, #3
 80083ee:	3304      	adds	r3, #4
 80083f0:	f104 0215 	add.w	r2, r4, #21
 80083f4:	4290      	cmp	r0, r2
 80083f6:	bf38      	it	cc
 80083f8:	2304      	movcc	r3, #4
 80083fa:	f841 c003 	str.w	ip, [r1, r3]
 80083fe:	f1bc 0f00 	cmp.w	ip, #0
 8008402:	d001      	beq.n	8008408 <__lshift+0xac>
 8008404:	f108 0602 	add.w	r6, r8, #2
 8008408:	3e01      	subs	r6, #1
 800840a:	4638      	mov	r0, r7
 800840c:	612e      	str	r6, [r5, #16]
 800840e:	4621      	mov	r1, r4
 8008410:	f7ff fd88 	bl	8007f24 <_Bfree>
 8008414:	4628      	mov	r0, r5
 8008416:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800841a:	f842 0f04 	str.w	r0, [r2, #4]!
 800841e:	3301      	adds	r3, #1
 8008420:	e7c1      	b.n	80083a6 <__lshift+0x4a>
 8008422:	3904      	subs	r1, #4
 8008424:	f853 2b04 	ldr.w	r2, [r3], #4
 8008428:	f841 2f04 	str.w	r2, [r1, #4]!
 800842c:	4298      	cmp	r0, r3
 800842e:	d8f9      	bhi.n	8008424 <__lshift+0xc8>
 8008430:	e7ea      	b.n	8008408 <__lshift+0xac>
 8008432:	bf00      	nop
 8008434:	080096a7 	.word	0x080096a7
 8008438:	08009734 	.word	0x08009734

0800843c <__mcmp>:
 800843c:	b530      	push	{r4, r5, lr}
 800843e:	6902      	ldr	r2, [r0, #16]
 8008440:	690c      	ldr	r4, [r1, #16]
 8008442:	1b12      	subs	r2, r2, r4
 8008444:	d10e      	bne.n	8008464 <__mcmp+0x28>
 8008446:	f100 0314 	add.w	r3, r0, #20
 800844a:	3114      	adds	r1, #20
 800844c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008450:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008454:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008458:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800845c:	42a5      	cmp	r5, r4
 800845e:	d003      	beq.n	8008468 <__mcmp+0x2c>
 8008460:	d305      	bcc.n	800846e <__mcmp+0x32>
 8008462:	2201      	movs	r2, #1
 8008464:	4610      	mov	r0, r2
 8008466:	bd30      	pop	{r4, r5, pc}
 8008468:	4283      	cmp	r3, r0
 800846a:	d3f3      	bcc.n	8008454 <__mcmp+0x18>
 800846c:	e7fa      	b.n	8008464 <__mcmp+0x28>
 800846e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008472:	e7f7      	b.n	8008464 <__mcmp+0x28>

08008474 <__mdiff>:
 8008474:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008478:	460c      	mov	r4, r1
 800847a:	4606      	mov	r6, r0
 800847c:	4611      	mov	r1, r2
 800847e:	4620      	mov	r0, r4
 8008480:	4690      	mov	r8, r2
 8008482:	f7ff ffdb 	bl	800843c <__mcmp>
 8008486:	1e05      	subs	r5, r0, #0
 8008488:	d110      	bne.n	80084ac <__mdiff+0x38>
 800848a:	4629      	mov	r1, r5
 800848c:	4630      	mov	r0, r6
 800848e:	f7ff fd09 	bl	8007ea4 <_Balloc>
 8008492:	b930      	cbnz	r0, 80084a2 <__mdiff+0x2e>
 8008494:	4b3a      	ldr	r3, [pc, #232]	; (8008580 <__mdiff+0x10c>)
 8008496:	4602      	mov	r2, r0
 8008498:	f240 2132 	movw	r1, #562	; 0x232
 800849c:	4839      	ldr	r0, [pc, #228]	; (8008584 <__mdiff+0x110>)
 800849e:	f000 faf5 	bl	8008a8c <__assert_func>
 80084a2:	2301      	movs	r3, #1
 80084a4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80084a8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084ac:	bfa4      	itt	ge
 80084ae:	4643      	movge	r3, r8
 80084b0:	46a0      	movge	r8, r4
 80084b2:	4630      	mov	r0, r6
 80084b4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80084b8:	bfa6      	itte	ge
 80084ba:	461c      	movge	r4, r3
 80084bc:	2500      	movge	r5, #0
 80084be:	2501      	movlt	r5, #1
 80084c0:	f7ff fcf0 	bl	8007ea4 <_Balloc>
 80084c4:	b920      	cbnz	r0, 80084d0 <__mdiff+0x5c>
 80084c6:	4b2e      	ldr	r3, [pc, #184]	; (8008580 <__mdiff+0x10c>)
 80084c8:	4602      	mov	r2, r0
 80084ca:	f44f 7110 	mov.w	r1, #576	; 0x240
 80084ce:	e7e5      	b.n	800849c <__mdiff+0x28>
 80084d0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80084d4:	6926      	ldr	r6, [r4, #16]
 80084d6:	60c5      	str	r5, [r0, #12]
 80084d8:	f104 0914 	add.w	r9, r4, #20
 80084dc:	f108 0514 	add.w	r5, r8, #20
 80084e0:	f100 0e14 	add.w	lr, r0, #20
 80084e4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80084e8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80084ec:	f108 0210 	add.w	r2, r8, #16
 80084f0:	46f2      	mov	sl, lr
 80084f2:	2100      	movs	r1, #0
 80084f4:	f859 3b04 	ldr.w	r3, [r9], #4
 80084f8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80084fc:	fa1f f883 	uxth.w	r8, r3
 8008500:	fa11 f18b 	uxtah	r1, r1, fp
 8008504:	0c1b      	lsrs	r3, r3, #16
 8008506:	eba1 0808 	sub.w	r8, r1, r8
 800850a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800850e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008512:	fa1f f888 	uxth.w	r8, r8
 8008516:	1419      	asrs	r1, r3, #16
 8008518:	454e      	cmp	r6, r9
 800851a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800851e:	f84a 3b04 	str.w	r3, [sl], #4
 8008522:	d8e7      	bhi.n	80084f4 <__mdiff+0x80>
 8008524:	1b33      	subs	r3, r6, r4
 8008526:	3b15      	subs	r3, #21
 8008528:	f023 0303 	bic.w	r3, r3, #3
 800852c:	3304      	adds	r3, #4
 800852e:	3415      	adds	r4, #21
 8008530:	42a6      	cmp	r6, r4
 8008532:	bf38      	it	cc
 8008534:	2304      	movcc	r3, #4
 8008536:	441d      	add	r5, r3
 8008538:	4473      	add	r3, lr
 800853a:	469e      	mov	lr, r3
 800853c:	462e      	mov	r6, r5
 800853e:	4566      	cmp	r6, ip
 8008540:	d30e      	bcc.n	8008560 <__mdiff+0xec>
 8008542:	f10c 0203 	add.w	r2, ip, #3
 8008546:	1b52      	subs	r2, r2, r5
 8008548:	f022 0203 	bic.w	r2, r2, #3
 800854c:	3d03      	subs	r5, #3
 800854e:	45ac      	cmp	ip, r5
 8008550:	bf38      	it	cc
 8008552:	2200      	movcc	r2, #0
 8008554:	441a      	add	r2, r3
 8008556:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800855a:	b17b      	cbz	r3, 800857c <__mdiff+0x108>
 800855c:	6107      	str	r7, [r0, #16]
 800855e:	e7a3      	b.n	80084a8 <__mdiff+0x34>
 8008560:	f856 8b04 	ldr.w	r8, [r6], #4
 8008564:	fa11 f288 	uxtah	r2, r1, r8
 8008568:	1414      	asrs	r4, r2, #16
 800856a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800856e:	b292      	uxth	r2, r2
 8008570:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8008574:	f84e 2b04 	str.w	r2, [lr], #4
 8008578:	1421      	asrs	r1, r4, #16
 800857a:	e7e0      	b.n	800853e <__mdiff+0xca>
 800857c:	3f01      	subs	r7, #1
 800857e:	e7ea      	b.n	8008556 <__mdiff+0xe2>
 8008580:	080096a7 	.word	0x080096a7
 8008584:	08009734 	.word	0x08009734

08008588 <__ulp>:
 8008588:	b082      	sub	sp, #8
 800858a:	ed8d 0b00 	vstr	d0, [sp]
 800858e:	9b01      	ldr	r3, [sp, #4]
 8008590:	4912      	ldr	r1, [pc, #72]	; (80085dc <__ulp+0x54>)
 8008592:	4019      	ands	r1, r3
 8008594:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8008598:	2900      	cmp	r1, #0
 800859a:	dd05      	ble.n	80085a8 <__ulp+0x20>
 800859c:	2200      	movs	r2, #0
 800859e:	460b      	mov	r3, r1
 80085a0:	ec43 2b10 	vmov	d0, r2, r3
 80085a4:	b002      	add	sp, #8
 80085a6:	4770      	bx	lr
 80085a8:	4249      	negs	r1, r1
 80085aa:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 80085ae:	ea4f 5021 	mov.w	r0, r1, asr #20
 80085b2:	f04f 0200 	mov.w	r2, #0
 80085b6:	f04f 0300 	mov.w	r3, #0
 80085ba:	da04      	bge.n	80085c6 <__ulp+0x3e>
 80085bc:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 80085c0:	fa41 f300 	asr.w	r3, r1, r0
 80085c4:	e7ec      	b.n	80085a0 <__ulp+0x18>
 80085c6:	f1a0 0114 	sub.w	r1, r0, #20
 80085ca:	291e      	cmp	r1, #30
 80085cc:	bfda      	itte	le
 80085ce:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 80085d2:	fa20 f101 	lsrle.w	r1, r0, r1
 80085d6:	2101      	movgt	r1, #1
 80085d8:	460a      	mov	r2, r1
 80085da:	e7e1      	b.n	80085a0 <__ulp+0x18>
 80085dc:	7ff00000 	.word	0x7ff00000

080085e0 <__b2d>:
 80085e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085e2:	6905      	ldr	r5, [r0, #16]
 80085e4:	f100 0714 	add.w	r7, r0, #20
 80085e8:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 80085ec:	1f2e      	subs	r6, r5, #4
 80085ee:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80085f2:	4620      	mov	r0, r4
 80085f4:	f7ff fd48 	bl	8008088 <__hi0bits>
 80085f8:	f1c0 0320 	rsb	r3, r0, #32
 80085fc:	280a      	cmp	r0, #10
 80085fe:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800867c <__b2d+0x9c>
 8008602:	600b      	str	r3, [r1, #0]
 8008604:	dc14      	bgt.n	8008630 <__b2d+0x50>
 8008606:	f1c0 0e0b 	rsb	lr, r0, #11
 800860a:	fa24 f10e 	lsr.w	r1, r4, lr
 800860e:	42b7      	cmp	r7, r6
 8008610:	ea41 030c 	orr.w	r3, r1, ip
 8008614:	bf34      	ite	cc
 8008616:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800861a:	2100      	movcs	r1, #0
 800861c:	3015      	adds	r0, #21
 800861e:	fa04 f000 	lsl.w	r0, r4, r0
 8008622:	fa21 f10e 	lsr.w	r1, r1, lr
 8008626:	ea40 0201 	orr.w	r2, r0, r1
 800862a:	ec43 2b10 	vmov	d0, r2, r3
 800862e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008630:	42b7      	cmp	r7, r6
 8008632:	bf3a      	itte	cc
 8008634:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8008638:	f1a5 0608 	subcc.w	r6, r5, #8
 800863c:	2100      	movcs	r1, #0
 800863e:	380b      	subs	r0, #11
 8008640:	d017      	beq.n	8008672 <__b2d+0x92>
 8008642:	f1c0 0c20 	rsb	ip, r0, #32
 8008646:	fa04 f500 	lsl.w	r5, r4, r0
 800864a:	42be      	cmp	r6, r7
 800864c:	fa21 f40c 	lsr.w	r4, r1, ip
 8008650:	ea45 0504 	orr.w	r5, r5, r4
 8008654:	bf8c      	ite	hi
 8008656:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800865a:	2400      	movls	r4, #0
 800865c:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8008660:	fa01 f000 	lsl.w	r0, r1, r0
 8008664:	fa24 f40c 	lsr.w	r4, r4, ip
 8008668:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800866c:	ea40 0204 	orr.w	r2, r0, r4
 8008670:	e7db      	b.n	800862a <__b2d+0x4a>
 8008672:	ea44 030c 	orr.w	r3, r4, ip
 8008676:	460a      	mov	r2, r1
 8008678:	e7d7      	b.n	800862a <__b2d+0x4a>
 800867a:	bf00      	nop
 800867c:	3ff00000 	.word	0x3ff00000

08008680 <__d2b>:
 8008680:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008684:	4689      	mov	r9, r1
 8008686:	2101      	movs	r1, #1
 8008688:	ec57 6b10 	vmov	r6, r7, d0
 800868c:	4690      	mov	r8, r2
 800868e:	f7ff fc09 	bl	8007ea4 <_Balloc>
 8008692:	4604      	mov	r4, r0
 8008694:	b930      	cbnz	r0, 80086a4 <__d2b+0x24>
 8008696:	4602      	mov	r2, r0
 8008698:	4b25      	ldr	r3, [pc, #148]	; (8008730 <__d2b+0xb0>)
 800869a:	4826      	ldr	r0, [pc, #152]	; (8008734 <__d2b+0xb4>)
 800869c:	f240 310a 	movw	r1, #778	; 0x30a
 80086a0:	f000 f9f4 	bl	8008a8c <__assert_func>
 80086a4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80086a8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80086ac:	bb35      	cbnz	r5, 80086fc <__d2b+0x7c>
 80086ae:	2e00      	cmp	r6, #0
 80086b0:	9301      	str	r3, [sp, #4]
 80086b2:	d028      	beq.n	8008706 <__d2b+0x86>
 80086b4:	4668      	mov	r0, sp
 80086b6:	9600      	str	r6, [sp, #0]
 80086b8:	f7ff fd06 	bl	80080c8 <__lo0bits>
 80086bc:	9900      	ldr	r1, [sp, #0]
 80086be:	b300      	cbz	r0, 8008702 <__d2b+0x82>
 80086c0:	9a01      	ldr	r2, [sp, #4]
 80086c2:	f1c0 0320 	rsb	r3, r0, #32
 80086c6:	fa02 f303 	lsl.w	r3, r2, r3
 80086ca:	430b      	orrs	r3, r1
 80086cc:	40c2      	lsrs	r2, r0
 80086ce:	6163      	str	r3, [r4, #20]
 80086d0:	9201      	str	r2, [sp, #4]
 80086d2:	9b01      	ldr	r3, [sp, #4]
 80086d4:	61a3      	str	r3, [r4, #24]
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	bf14      	ite	ne
 80086da:	2202      	movne	r2, #2
 80086dc:	2201      	moveq	r2, #1
 80086de:	6122      	str	r2, [r4, #16]
 80086e0:	b1d5      	cbz	r5, 8008718 <__d2b+0x98>
 80086e2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80086e6:	4405      	add	r5, r0
 80086e8:	f8c9 5000 	str.w	r5, [r9]
 80086ec:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80086f0:	f8c8 0000 	str.w	r0, [r8]
 80086f4:	4620      	mov	r0, r4
 80086f6:	b003      	add	sp, #12
 80086f8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80086fc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008700:	e7d5      	b.n	80086ae <__d2b+0x2e>
 8008702:	6161      	str	r1, [r4, #20]
 8008704:	e7e5      	b.n	80086d2 <__d2b+0x52>
 8008706:	a801      	add	r0, sp, #4
 8008708:	f7ff fcde 	bl	80080c8 <__lo0bits>
 800870c:	9b01      	ldr	r3, [sp, #4]
 800870e:	6163      	str	r3, [r4, #20]
 8008710:	2201      	movs	r2, #1
 8008712:	6122      	str	r2, [r4, #16]
 8008714:	3020      	adds	r0, #32
 8008716:	e7e3      	b.n	80086e0 <__d2b+0x60>
 8008718:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800871c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008720:	f8c9 0000 	str.w	r0, [r9]
 8008724:	6918      	ldr	r0, [r3, #16]
 8008726:	f7ff fcaf 	bl	8008088 <__hi0bits>
 800872a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800872e:	e7df      	b.n	80086f0 <__d2b+0x70>
 8008730:	080096a7 	.word	0x080096a7
 8008734:	08009734 	.word	0x08009734

08008738 <__ratio>:
 8008738:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800873c:	4688      	mov	r8, r1
 800873e:	4669      	mov	r1, sp
 8008740:	4681      	mov	r9, r0
 8008742:	f7ff ff4d 	bl	80085e0 <__b2d>
 8008746:	a901      	add	r1, sp, #4
 8008748:	4640      	mov	r0, r8
 800874a:	ec55 4b10 	vmov	r4, r5, d0
 800874e:	f7ff ff47 	bl	80085e0 <__b2d>
 8008752:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008756:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800875a:	eba3 0c02 	sub.w	ip, r3, r2
 800875e:	e9dd 3200 	ldrd	r3, r2, [sp]
 8008762:	1a9b      	subs	r3, r3, r2
 8008764:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8008768:	ec51 0b10 	vmov	r0, r1, d0
 800876c:	2b00      	cmp	r3, #0
 800876e:	bfd6      	itet	le
 8008770:	460a      	movle	r2, r1
 8008772:	462a      	movgt	r2, r5
 8008774:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8008778:	468b      	mov	fp, r1
 800877a:	462f      	mov	r7, r5
 800877c:	bfd4      	ite	le
 800877e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8008782:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8008786:	4620      	mov	r0, r4
 8008788:	ee10 2a10 	vmov	r2, s0
 800878c:	465b      	mov	r3, fp
 800878e:	4639      	mov	r1, r7
 8008790:	f7f8 f864 	bl	800085c <__aeabi_ddiv>
 8008794:	ec41 0b10 	vmov	d0, r0, r1
 8008798:	b003      	add	sp, #12
 800879a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800879e <__copybits>:
 800879e:	3901      	subs	r1, #1
 80087a0:	b570      	push	{r4, r5, r6, lr}
 80087a2:	1149      	asrs	r1, r1, #5
 80087a4:	6914      	ldr	r4, [r2, #16]
 80087a6:	3101      	adds	r1, #1
 80087a8:	f102 0314 	add.w	r3, r2, #20
 80087ac:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80087b0:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80087b4:	1f05      	subs	r5, r0, #4
 80087b6:	42a3      	cmp	r3, r4
 80087b8:	d30c      	bcc.n	80087d4 <__copybits+0x36>
 80087ba:	1aa3      	subs	r3, r4, r2
 80087bc:	3b11      	subs	r3, #17
 80087be:	f023 0303 	bic.w	r3, r3, #3
 80087c2:	3211      	adds	r2, #17
 80087c4:	42a2      	cmp	r2, r4
 80087c6:	bf88      	it	hi
 80087c8:	2300      	movhi	r3, #0
 80087ca:	4418      	add	r0, r3
 80087cc:	2300      	movs	r3, #0
 80087ce:	4288      	cmp	r0, r1
 80087d0:	d305      	bcc.n	80087de <__copybits+0x40>
 80087d2:	bd70      	pop	{r4, r5, r6, pc}
 80087d4:	f853 6b04 	ldr.w	r6, [r3], #4
 80087d8:	f845 6f04 	str.w	r6, [r5, #4]!
 80087dc:	e7eb      	b.n	80087b6 <__copybits+0x18>
 80087de:	f840 3b04 	str.w	r3, [r0], #4
 80087e2:	e7f4      	b.n	80087ce <__copybits+0x30>

080087e4 <__any_on>:
 80087e4:	f100 0214 	add.w	r2, r0, #20
 80087e8:	6900      	ldr	r0, [r0, #16]
 80087ea:	114b      	asrs	r3, r1, #5
 80087ec:	4298      	cmp	r0, r3
 80087ee:	b510      	push	{r4, lr}
 80087f0:	db11      	blt.n	8008816 <__any_on+0x32>
 80087f2:	dd0a      	ble.n	800880a <__any_on+0x26>
 80087f4:	f011 011f 	ands.w	r1, r1, #31
 80087f8:	d007      	beq.n	800880a <__any_on+0x26>
 80087fa:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80087fe:	fa24 f001 	lsr.w	r0, r4, r1
 8008802:	fa00 f101 	lsl.w	r1, r0, r1
 8008806:	428c      	cmp	r4, r1
 8008808:	d10b      	bne.n	8008822 <__any_on+0x3e>
 800880a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800880e:	4293      	cmp	r3, r2
 8008810:	d803      	bhi.n	800881a <__any_on+0x36>
 8008812:	2000      	movs	r0, #0
 8008814:	bd10      	pop	{r4, pc}
 8008816:	4603      	mov	r3, r0
 8008818:	e7f7      	b.n	800880a <__any_on+0x26>
 800881a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800881e:	2900      	cmp	r1, #0
 8008820:	d0f5      	beq.n	800880e <__any_on+0x2a>
 8008822:	2001      	movs	r0, #1
 8008824:	e7f6      	b.n	8008814 <__any_on+0x30>

08008826 <_calloc_r>:
 8008826:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008828:	fba1 2402 	umull	r2, r4, r1, r2
 800882c:	b94c      	cbnz	r4, 8008842 <_calloc_r+0x1c>
 800882e:	4611      	mov	r1, r2
 8008830:	9201      	str	r2, [sp, #4]
 8008832:	f000 f87b 	bl	800892c <_malloc_r>
 8008836:	9a01      	ldr	r2, [sp, #4]
 8008838:	4605      	mov	r5, r0
 800883a:	b930      	cbnz	r0, 800884a <_calloc_r+0x24>
 800883c:	4628      	mov	r0, r5
 800883e:	b003      	add	sp, #12
 8008840:	bd30      	pop	{r4, r5, pc}
 8008842:	220c      	movs	r2, #12
 8008844:	6002      	str	r2, [r0, #0]
 8008846:	2500      	movs	r5, #0
 8008848:	e7f8      	b.n	800883c <_calloc_r+0x16>
 800884a:	4621      	mov	r1, r4
 800884c:	f7fc fe72 	bl	8005534 <memset>
 8008850:	e7f4      	b.n	800883c <_calloc_r+0x16>
	...

08008854 <_free_r>:
 8008854:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008856:	2900      	cmp	r1, #0
 8008858:	d044      	beq.n	80088e4 <_free_r+0x90>
 800885a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800885e:	9001      	str	r0, [sp, #4]
 8008860:	2b00      	cmp	r3, #0
 8008862:	f1a1 0404 	sub.w	r4, r1, #4
 8008866:	bfb8      	it	lt
 8008868:	18e4      	addlt	r4, r4, r3
 800886a:	f000 f93f 	bl	8008aec <__malloc_lock>
 800886e:	4a1e      	ldr	r2, [pc, #120]	; (80088e8 <_free_r+0x94>)
 8008870:	9801      	ldr	r0, [sp, #4]
 8008872:	6813      	ldr	r3, [r2, #0]
 8008874:	b933      	cbnz	r3, 8008884 <_free_r+0x30>
 8008876:	6063      	str	r3, [r4, #4]
 8008878:	6014      	str	r4, [r2, #0]
 800887a:	b003      	add	sp, #12
 800887c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008880:	f000 b93a 	b.w	8008af8 <__malloc_unlock>
 8008884:	42a3      	cmp	r3, r4
 8008886:	d908      	bls.n	800889a <_free_r+0x46>
 8008888:	6825      	ldr	r5, [r4, #0]
 800888a:	1961      	adds	r1, r4, r5
 800888c:	428b      	cmp	r3, r1
 800888e:	bf01      	itttt	eq
 8008890:	6819      	ldreq	r1, [r3, #0]
 8008892:	685b      	ldreq	r3, [r3, #4]
 8008894:	1949      	addeq	r1, r1, r5
 8008896:	6021      	streq	r1, [r4, #0]
 8008898:	e7ed      	b.n	8008876 <_free_r+0x22>
 800889a:	461a      	mov	r2, r3
 800889c:	685b      	ldr	r3, [r3, #4]
 800889e:	b10b      	cbz	r3, 80088a4 <_free_r+0x50>
 80088a0:	42a3      	cmp	r3, r4
 80088a2:	d9fa      	bls.n	800889a <_free_r+0x46>
 80088a4:	6811      	ldr	r1, [r2, #0]
 80088a6:	1855      	adds	r5, r2, r1
 80088a8:	42a5      	cmp	r5, r4
 80088aa:	d10b      	bne.n	80088c4 <_free_r+0x70>
 80088ac:	6824      	ldr	r4, [r4, #0]
 80088ae:	4421      	add	r1, r4
 80088b0:	1854      	adds	r4, r2, r1
 80088b2:	42a3      	cmp	r3, r4
 80088b4:	6011      	str	r1, [r2, #0]
 80088b6:	d1e0      	bne.n	800887a <_free_r+0x26>
 80088b8:	681c      	ldr	r4, [r3, #0]
 80088ba:	685b      	ldr	r3, [r3, #4]
 80088bc:	6053      	str	r3, [r2, #4]
 80088be:	4421      	add	r1, r4
 80088c0:	6011      	str	r1, [r2, #0]
 80088c2:	e7da      	b.n	800887a <_free_r+0x26>
 80088c4:	d902      	bls.n	80088cc <_free_r+0x78>
 80088c6:	230c      	movs	r3, #12
 80088c8:	6003      	str	r3, [r0, #0]
 80088ca:	e7d6      	b.n	800887a <_free_r+0x26>
 80088cc:	6825      	ldr	r5, [r4, #0]
 80088ce:	1961      	adds	r1, r4, r5
 80088d0:	428b      	cmp	r3, r1
 80088d2:	bf04      	itt	eq
 80088d4:	6819      	ldreq	r1, [r3, #0]
 80088d6:	685b      	ldreq	r3, [r3, #4]
 80088d8:	6063      	str	r3, [r4, #4]
 80088da:	bf04      	itt	eq
 80088dc:	1949      	addeq	r1, r1, r5
 80088de:	6021      	streq	r1, [r4, #0]
 80088e0:	6054      	str	r4, [r2, #4]
 80088e2:	e7ca      	b.n	800887a <_free_r+0x26>
 80088e4:	b003      	add	sp, #12
 80088e6:	bd30      	pop	{r4, r5, pc}
 80088e8:	20000534 	.word	0x20000534

080088ec <sbrk_aligned>:
 80088ec:	b570      	push	{r4, r5, r6, lr}
 80088ee:	4e0e      	ldr	r6, [pc, #56]	; (8008928 <sbrk_aligned+0x3c>)
 80088f0:	460c      	mov	r4, r1
 80088f2:	6831      	ldr	r1, [r6, #0]
 80088f4:	4605      	mov	r5, r0
 80088f6:	b911      	cbnz	r1, 80088fe <sbrk_aligned+0x12>
 80088f8:	f000 f896 	bl	8008a28 <_sbrk_r>
 80088fc:	6030      	str	r0, [r6, #0]
 80088fe:	4621      	mov	r1, r4
 8008900:	4628      	mov	r0, r5
 8008902:	f000 f891 	bl	8008a28 <_sbrk_r>
 8008906:	1c43      	adds	r3, r0, #1
 8008908:	d00a      	beq.n	8008920 <sbrk_aligned+0x34>
 800890a:	1cc4      	adds	r4, r0, #3
 800890c:	f024 0403 	bic.w	r4, r4, #3
 8008910:	42a0      	cmp	r0, r4
 8008912:	d007      	beq.n	8008924 <sbrk_aligned+0x38>
 8008914:	1a21      	subs	r1, r4, r0
 8008916:	4628      	mov	r0, r5
 8008918:	f000 f886 	bl	8008a28 <_sbrk_r>
 800891c:	3001      	adds	r0, #1
 800891e:	d101      	bne.n	8008924 <sbrk_aligned+0x38>
 8008920:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8008924:	4620      	mov	r0, r4
 8008926:	bd70      	pop	{r4, r5, r6, pc}
 8008928:	20000538 	.word	0x20000538

0800892c <_malloc_r>:
 800892c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008930:	1ccd      	adds	r5, r1, #3
 8008932:	f025 0503 	bic.w	r5, r5, #3
 8008936:	3508      	adds	r5, #8
 8008938:	2d0c      	cmp	r5, #12
 800893a:	bf38      	it	cc
 800893c:	250c      	movcc	r5, #12
 800893e:	2d00      	cmp	r5, #0
 8008940:	4607      	mov	r7, r0
 8008942:	db01      	blt.n	8008948 <_malloc_r+0x1c>
 8008944:	42a9      	cmp	r1, r5
 8008946:	d905      	bls.n	8008954 <_malloc_r+0x28>
 8008948:	230c      	movs	r3, #12
 800894a:	603b      	str	r3, [r7, #0]
 800894c:	2600      	movs	r6, #0
 800894e:	4630      	mov	r0, r6
 8008950:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008954:	4e2e      	ldr	r6, [pc, #184]	; (8008a10 <_malloc_r+0xe4>)
 8008956:	f000 f8c9 	bl	8008aec <__malloc_lock>
 800895a:	6833      	ldr	r3, [r6, #0]
 800895c:	461c      	mov	r4, r3
 800895e:	bb34      	cbnz	r4, 80089ae <_malloc_r+0x82>
 8008960:	4629      	mov	r1, r5
 8008962:	4638      	mov	r0, r7
 8008964:	f7ff ffc2 	bl	80088ec <sbrk_aligned>
 8008968:	1c43      	adds	r3, r0, #1
 800896a:	4604      	mov	r4, r0
 800896c:	d14d      	bne.n	8008a0a <_malloc_r+0xde>
 800896e:	6834      	ldr	r4, [r6, #0]
 8008970:	4626      	mov	r6, r4
 8008972:	2e00      	cmp	r6, #0
 8008974:	d140      	bne.n	80089f8 <_malloc_r+0xcc>
 8008976:	6823      	ldr	r3, [r4, #0]
 8008978:	4631      	mov	r1, r6
 800897a:	4638      	mov	r0, r7
 800897c:	eb04 0803 	add.w	r8, r4, r3
 8008980:	f000 f852 	bl	8008a28 <_sbrk_r>
 8008984:	4580      	cmp	r8, r0
 8008986:	d13a      	bne.n	80089fe <_malloc_r+0xd2>
 8008988:	6821      	ldr	r1, [r4, #0]
 800898a:	3503      	adds	r5, #3
 800898c:	1a6d      	subs	r5, r5, r1
 800898e:	f025 0503 	bic.w	r5, r5, #3
 8008992:	3508      	adds	r5, #8
 8008994:	2d0c      	cmp	r5, #12
 8008996:	bf38      	it	cc
 8008998:	250c      	movcc	r5, #12
 800899a:	4629      	mov	r1, r5
 800899c:	4638      	mov	r0, r7
 800899e:	f7ff ffa5 	bl	80088ec <sbrk_aligned>
 80089a2:	3001      	adds	r0, #1
 80089a4:	d02b      	beq.n	80089fe <_malloc_r+0xd2>
 80089a6:	6823      	ldr	r3, [r4, #0]
 80089a8:	442b      	add	r3, r5
 80089aa:	6023      	str	r3, [r4, #0]
 80089ac:	e00e      	b.n	80089cc <_malloc_r+0xa0>
 80089ae:	6822      	ldr	r2, [r4, #0]
 80089b0:	1b52      	subs	r2, r2, r5
 80089b2:	d41e      	bmi.n	80089f2 <_malloc_r+0xc6>
 80089b4:	2a0b      	cmp	r2, #11
 80089b6:	d916      	bls.n	80089e6 <_malloc_r+0xba>
 80089b8:	1961      	adds	r1, r4, r5
 80089ba:	42a3      	cmp	r3, r4
 80089bc:	6025      	str	r5, [r4, #0]
 80089be:	bf18      	it	ne
 80089c0:	6059      	strne	r1, [r3, #4]
 80089c2:	6863      	ldr	r3, [r4, #4]
 80089c4:	bf08      	it	eq
 80089c6:	6031      	streq	r1, [r6, #0]
 80089c8:	5162      	str	r2, [r4, r5]
 80089ca:	604b      	str	r3, [r1, #4]
 80089cc:	4638      	mov	r0, r7
 80089ce:	f104 060b 	add.w	r6, r4, #11
 80089d2:	f000 f891 	bl	8008af8 <__malloc_unlock>
 80089d6:	f026 0607 	bic.w	r6, r6, #7
 80089da:	1d23      	adds	r3, r4, #4
 80089dc:	1af2      	subs	r2, r6, r3
 80089de:	d0b6      	beq.n	800894e <_malloc_r+0x22>
 80089e0:	1b9b      	subs	r3, r3, r6
 80089e2:	50a3      	str	r3, [r4, r2]
 80089e4:	e7b3      	b.n	800894e <_malloc_r+0x22>
 80089e6:	6862      	ldr	r2, [r4, #4]
 80089e8:	42a3      	cmp	r3, r4
 80089ea:	bf0c      	ite	eq
 80089ec:	6032      	streq	r2, [r6, #0]
 80089ee:	605a      	strne	r2, [r3, #4]
 80089f0:	e7ec      	b.n	80089cc <_malloc_r+0xa0>
 80089f2:	4623      	mov	r3, r4
 80089f4:	6864      	ldr	r4, [r4, #4]
 80089f6:	e7b2      	b.n	800895e <_malloc_r+0x32>
 80089f8:	4634      	mov	r4, r6
 80089fa:	6876      	ldr	r6, [r6, #4]
 80089fc:	e7b9      	b.n	8008972 <_malloc_r+0x46>
 80089fe:	230c      	movs	r3, #12
 8008a00:	603b      	str	r3, [r7, #0]
 8008a02:	4638      	mov	r0, r7
 8008a04:	f000 f878 	bl	8008af8 <__malloc_unlock>
 8008a08:	e7a1      	b.n	800894e <_malloc_r+0x22>
 8008a0a:	6025      	str	r5, [r4, #0]
 8008a0c:	e7de      	b.n	80089cc <_malloc_r+0xa0>
 8008a0e:	bf00      	nop
 8008a10:	20000534 	.word	0x20000534
 8008a14:	00000000 	.word	0x00000000

08008a18 <nan>:
 8008a18:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8008a20 <nan+0x8>
 8008a1c:	4770      	bx	lr
 8008a1e:	bf00      	nop
 8008a20:	00000000 	.word	0x00000000
 8008a24:	7ff80000 	.word	0x7ff80000

08008a28 <_sbrk_r>:
 8008a28:	b538      	push	{r3, r4, r5, lr}
 8008a2a:	4d06      	ldr	r5, [pc, #24]	; (8008a44 <_sbrk_r+0x1c>)
 8008a2c:	2300      	movs	r3, #0
 8008a2e:	4604      	mov	r4, r0
 8008a30:	4608      	mov	r0, r1
 8008a32:	602b      	str	r3, [r5, #0]
 8008a34:	f7f9 f82e 	bl	8001a94 <_sbrk>
 8008a38:	1c43      	adds	r3, r0, #1
 8008a3a:	d102      	bne.n	8008a42 <_sbrk_r+0x1a>
 8008a3c:	682b      	ldr	r3, [r5, #0]
 8008a3e:	b103      	cbz	r3, 8008a42 <_sbrk_r+0x1a>
 8008a40:	6023      	str	r3, [r4, #0]
 8008a42:	bd38      	pop	{r3, r4, r5, pc}
 8008a44:	2000053c 	.word	0x2000053c

08008a48 <strncmp>:
 8008a48:	b510      	push	{r4, lr}
 8008a4a:	b17a      	cbz	r2, 8008a6c <strncmp+0x24>
 8008a4c:	4603      	mov	r3, r0
 8008a4e:	3901      	subs	r1, #1
 8008a50:	1884      	adds	r4, r0, r2
 8008a52:	f813 0b01 	ldrb.w	r0, [r3], #1
 8008a56:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8008a5a:	4290      	cmp	r0, r2
 8008a5c:	d101      	bne.n	8008a62 <strncmp+0x1a>
 8008a5e:	42a3      	cmp	r3, r4
 8008a60:	d101      	bne.n	8008a66 <strncmp+0x1e>
 8008a62:	1a80      	subs	r0, r0, r2
 8008a64:	bd10      	pop	{r4, pc}
 8008a66:	2800      	cmp	r0, #0
 8008a68:	d1f3      	bne.n	8008a52 <strncmp+0xa>
 8008a6a:	e7fa      	b.n	8008a62 <strncmp+0x1a>
 8008a6c:	4610      	mov	r0, r2
 8008a6e:	e7f9      	b.n	8008a64 <strncmp+0x1c>

08008a70 <__ascii_wctomb>:
 8008a70:	b149      	cbz	r1, 8008a86 <__ascii_wctomb+0x16>
 8008a72:	2aff      	cmp	r2, #255	; 0xff
 8008a74:	bf85      	ittet	hi
 8008a76:	238a      	movhi	r3, #138	; 0x8a
 8008a78:	6003      	strhi	r3, [r0, #0]
 8008a7a:	700a      	strbls	r2, [r1, #0]
 8008a7c:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8008a80:	bf98      	it	ls
 8008a82:	2001      	movls	r0, #1
 8008a84:	4770      	bx	lr
 8008a86:	4608      	mov	r0, r1
 8008a88:	4770      	bx	lr
	...

08008a8c <__assert_func>:
 8008a8c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008a8e:	4614      	mov	r4, r2
 8008a90:	461a      	mov	r2, r3
 8008a92:	4b09      	ldr	r3, [pc, #36]	; (8008ab8 <__assert_func+0x2c>)
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	4605      	mov	r5, r0
 8008a98:	68d8      	ldr	r0, [r3, #12]
 8008a9a:	b14c      	cbz	r4, 8008ab0 <__assert_func+0x24>
 8008a9c:	4b07      	ldr	r3, [pc, #28]	; (8008abc <__assert_func+0x30>)
 8008a9e:	9100      	str	r1, [sp, #0]
 8008aa0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008aa4:	4906      	ldr	r1, [pc, #24]	; (8008ac0 <__assert_func+0x34>)
 8008aa6:	462b      	mov	r3, r5
 8008aa8:	f000 f80e 	bl	8008ac8 <fiprintf>
 8008aac:	f000 fa44 	bl	8008f38 <abort>
 8008ab0:	4b04      	ldr	r3, [pc, #16]	; (8008ac4 <__assert_func+0x38>)
 8008ab2:	461c      	mov	r4, r3
 8008ab4:	e7f3      	b.n	8008a9e <__assert_func+0x12>
 8008ab6:	bf00      	nop
 8008ab8:	20000010 	.word	0x20000010
 8008abc:	0800988c 	.word	0x0800988c
 8008ac0:	08009899 	.word	0x08009899
 8008ac4:	080098c7 	.word	0x080098c7

08008ac8 <fiprintf>:
 8008ac8:	b40e      	push	{r1, r2, r3}
 8008aca:	b503      	push	{r0, r1, lr}
 8008acc:	4601      	mov	r1, r0
 8008ace:	ab03      	add	r3, sp, #12
 8008ad0:	4805      	ldr	r0, [pc, #20]	; (8008ae8 <fiprintf+0x20>)
 8008ad2:	f853 2b04 	ldr.w	r2, [r3], #4
 8008ad6:	6800      	ldr	r0, [r0, #0]
 8008ad8:	9301      	str	r3, [sp, #4]
 8008ada:	f000 f83d 	bl	8008b58 <_vfiprintf_r>
 8008ade:	b002      	add	sp, #8
 8008ae0:	f85d eb04 	ldr.w	lr, [sp], #4
 8008ae4:	b003      	add	sp, #12
 8008ae6:	4770      	bx	lr
 8008ae8:	20000010 	.word	0x20000010

08008aec <__malloc_lock>:
 8008aec:	4801      	ldr	r0, [pc, #4]	; (8008af4 <__malloc_lock+0x8>)
 8008aee:	f000 bbe3 	b.w	80092b8 <__retarget_lock_acquire_recursive>
 8008af2:	bf00      	nop
 8008af4:	20000540 	.word	0x20000540

08008af8 <__malloc_unlock>:
 8008af8:	4801      	ldr	r0, [pc, #4]	; (8008b00 <__malloc_unlock+0x8>)
 8008afa:	f000 bbde 	b.w	80092ba <__retarget_lock_release_recursive>
 8008afe:	bf00      	nop
 8008b00:	20000540 	.word	0x20000540

08008b04 <__sfputc_r>:
 8008b04:	6893      	ldr	r3, [r2, #8]
 8008b06:	3b01      	subs	r3, #1
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	b410      	push	{r4}
 8008b0c:	6093      	str	r3, [r2, #8]
 8008b0e:	da08      	bge.n	8008b22 <__sfputc_r+0x1e>
 8008b10:	6994      	ldr	r4, [r2, #24]
 8008b12:	42a3      	cmp	r3, r4
 8008b14:	db01      	blt.n	8008b1a <__sfputc_r+0x16>
 8008b16:	290a      	cmp	r1, #10
 8008b18:	d103      	bne.n	8008b22 <__sfputc_r+0x1e>
 8008b1a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008b1e:	f000 b94b 	b.w	8008db8 <__swbuf_r>
 8008b22:	6813      	ldr	r3, [r2, #0]
 8008b24:	1c58      	adds	r0, r3, #1
 8008b26:	6010      	str	r0, [r2, #0]
 8008b28:	7019      	strb	r1, [r3, #0]
 8008b2a:	4608      	mov	r0, r1
 8008b2c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008b30:	4770      	bx	lr

08008b32 <__sfputs_r>:
 8008b32:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b34:	4606      	mov	r6, r0
 8008b36:	460f      	mov	r7, r1
 8008b38:	4614      	mov	r4, r2
 8008b3a:	18d5      	adds	r5, r2, r3
 8008b3c:	42ac      	cmp	r4, r5
 8008b3e:	d101      	bne.n	8008b44 <__sfputs_r+0x12>
 8008b40:	2000      	movs	r0, #0
 8008b42:	e007      	b.n	8008b54 <__sfputs_r+0x22>
 8008b44:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b48:	463a      	mov	r2, r7
 8008b4a:	4630      	mov	r0, r6
 8008b4c:	f7ff ffda 	bl	8008b04 <__sfputc_r>
 8008b50:	1c43      	adds	r3, r0, #1
 8008b52:	d1f3      	bne.n	8008b3c <__sfputs_r+0xa>
 8008b54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008b58 <_vfiprintf_r>:
 8008b58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b5c:	460d      	mov	r5, r1
 8008b5e:	b09d      	sub	sp, #116	; 0x74
 8008b60:	4614      	mov	r4, r2
 8008b62:	4698      	mov	r8, r3
 8008b64:	4606      	mov	r6, r0
 8008b66:	b118      	cbz	r0, 8008b70 <_vfiprintf_r+0x18>
 8008b68:	6983      	ldr	r3, [r0, #24]
 8008b6a:	b90b      	cbnz	r3, 8008b70 <_vfiprintf_r+0x18>
 8008b6c:	f000 fb06 	bl	800917c <__sinit>
 8008b70:	4b89      	ldr	r3, [pc, #548]	; (8008d98 <_vfiprintf_r+0x240>)
 8008b72:	429d      	cmp	r5, r3
 8008b74:	d11b      	bne.n	8008bae <_vfiprintf_r+0x56>
 8008b76:	6875      	ldr	r5, [r6, #4]
 8008b78:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008b7a:	07d9      	lsls	r1, r3, #31
 8008b7c:	d405      	bmi.n	8008b8a <_vfiprintf_r+0x32>
 8008b7e:	89ab      	ldrh	r3, [r5, #12]
 8008b80:	059a      	lsls	r2, r3, #22
 8008b82:	d402      	bmi.n	8008b8a <_vfiprintf_r+0x32>
 8008b84:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008b86:	f000 fb97 	bl	80092b8 <__retarget_lock_acquire_recursive>
 8008b8a:	89ab      	ldrh	r3, [r5, #12]
 8008b8c:	071b      	lsls	r3, r3, #28
 8008b8e:	d501      	bpl.n	8008b94 <_vfiprintf_r+0x3c>
 8008b90:	692b      	ldr	r3, [r5, #16]
 8008b92:	b9eb      	cbnz	r3, 8008bd0 <_vfiprintf_r+0x78>
 8008b94:	4629      	mov	r1, r5
 8008b96:	4630      	mov	r0, r6
 8008b98:	f000 f960 	bl	8008e5c <__swsetup_r>
 8008b9c:	b1c0      	cbz	r0, 8008bd0 <_vfiprintf_r+0x78>
 8008b9e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008ba0:	07dc      	lsls	r4, r3, #31
 8008ba2:	d50e      	bpl.n	8008bc2 <_vfiprintf_r+0x6a>
 8008ba4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008ba8:	b01d      	add	sp, #116	; 0x74
 8008baa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008bae:	4b7b      	ldr	r3, [pc, #492]	; (8008d9c <_vfiprintf_r+0x244>)
 8008bb0:	429d      	cmp	r5, r3
 8008bb2:	d101      	bne.n	8008bb8 <_vfiprintf_r+0x60>
 8008bb4:	68b5      	ldr	r5, [r6, #8]
 8008bb6:	e7df      	b.n	8008b78 <_vfiprintf_r+0x20>
 8008bb8:	4b79      	ldr	r3, [pc, #484]	; (8008da0 <_vfiprintf_r+0x248>)
 8008bba:	429d      	cmp	r5, r3
 8008bbc:	bf08      	it	eq
 8008bbe:	68f5      	ldreq	r5, [r6, #12]
 8008bc0:	e7da      	b.n	8008b78 <_vfiprintf_r+0x20>
 8008bc2:	89ab      	ldrh	r3, [r5, #12]
 8008bc4:	0598      	lsls	r0, r3, #22
 8008bc6:	d4ed      	bmi.n	8008ba4 <_vfiprintf_r+0x4c>
 8008bc8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008bca:	f000 fb76 	bl	80092ba <__retarget_lock_release_recursive>
 8008bce:	e7e9      	b.n	8008ba4 <_vfiprintf_r+0x4c>
 8008bd0:	2300      	movs	r3, #0
 8008bd2:	9309      	str	r3, [sp, #36]	; 0x24
 8008bd4:	2320      	movs	r3, #32
 8008bd6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008bda:	f8cd 800c 	str.w	r8, [sp, #12]
 8008bde:	2330      	movs	r3, #48	; 0x30
 8008be0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008da4 <_vfiprintf_r+0x24c>
 8008be4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008be8:	f04f 0901 	mov.w	r9, #1
 8008bec:	4623      	mov	r3, r4
 8008bee:	469a      	mov	sl, r3
 8008bf0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008bf4:	b10a      	cbz	r2, 8008bfa <_vfiprintf_r+0xa2>
 8008bf6:	2a25      	cmp	r2, #37	; 0x25
 8008bf8:	d1f9      	bne.n	8008bee <_vfiprintf_r+0x96>
 8008bfa:	ebba 0b04 	subs.w	fp, sl, r4
 8008bfe:	d00b      	beq.n	8008c18 <_vfiprintf_r+0xc0>
 8008c00:	465b      	mov	r3, fp
 8008c02:	4622      	mov	r2, r4
 8008c04:	4629      	mov	r1, r5
 8008c06:	4630      	mov	r0, r6
 8008c08:	f7ff ff93 	bl	8008b32 <__sfputs_r>
 8008c0c:	3001      	adds	r0, #1
 8008c0e:	f000 80aa 	beq.w	8008d66 <_vfiprintf_r+0x20e>
 8008c12:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008c14:	445a      	add	r2, fp
 8008c16:	9209      	str	r2, [sp, #36]	; 0x24
 8008c18:	f89a 3000 	ldrb.w	r3, [sl]
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	f000 80a2 	beq.w	8008d66 <_vfiprintf_r+0x20e>
 8008c22:	2300      	movs	r3, #0
 8008c24:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008c28:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008c2c:	f10a 0a01 	add.w	sl, sl, #1
 8008c30:	9304      	str	r3, [sp, #16]
 8008c32:	9307      	str	r3, [sp, #28]
 8008c34:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008c38:	931a      	str	r3, [sp, #104]	; 0x68
 8008c3a:	4654      	mov	r4, sl
 8008c3c:	2205      	movs	r2, #5
 8008c3e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c42:	4858      	ldr	r0, [pc, #352]	; (8008da4 <_vfiprintf_r+0x24c>)
 8008c44:	f7f7 fad4 	bl	80001f0 <memchr>
 8008c48:	9a04      	ldr	r2, [sp, #16]
 8008c4a:	b9d8      	cbnz	r0, 8008c84 <_vfiprintf_r+0x12c>
 8008c4c:	06d1      	lsls	r1, r2, #27
 8008c4e:	bf44      	itt	mi
 8008c50:	2320      	movmi	r3, #32
 8008c52:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008c56:	0713      	lsls	r3, r2, #28
 8008c58:	bf44      	itt	mi
 8008c5a:	232b      	movmi	r3, #43	; 0x2b
 8008c5c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008c60:	f89a 3000 	ldrb.w	r3, [sl]
 8008c64:	2b2a      	cmp	r3, #42	; 0x2a
 8008c66:	d015      	beq.n	8008c94 <_vfiprintf_r+0x13c>
 8008c68:	9a07      	ldr	r2, [sp, #28]
 8008c6a:	4654      	mov	r4, sl
 8008c6c:	2000      	movs	r0, #0
 8008c6e:	f04f 0c0a 	mov.w	ip, #10
 8008c72:	4621      	mov	r1, r4
 8008c74:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008c78:	3b30      	subs	r3, #48	; 0x30
 8008c7a:	2b09      	cmp	r3, #9
 8008c7c:	d94e      	bls.n	8008d1c <_vfiprintf_r+0x1c4>
 8008c7e:	b1b0      	cbz	r0, 8008cae <_vfiprintf_r+0x156>
 8008c80:	9207      	str	r2, [sp, #28]
 8008c82:	e014      	b.n	8008cae <_vfiprintf_r+0x156>
 8008c84:	eba0 0308 	sub.w	r3, r0, r8
 8008c88:	fa09 f303 	lsl.w	r3, r9, r3
 8008c8c:	4313      	orrs	r3, r2
 8008c8e:	9304      	str	r3, [sp, #16]
 8008c90:	46a2      	mov	sl, r4
 8008c92:	e7d2      	b.n	8008c3a <_vfiprintf_r+0xe2>
 8008c94:	9b03      	ldr	r3, [sp, #12]
 8008c96:	1d19      	adds	r1, r3, #4
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	9103      	str	r1, [sp, #12]
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	bfbb      	ittet	lt
 8008ca0:	425b      	neglt	r3, r3
 8008ca2:	f042 0202 	orrlt.w	r2, r2, #2
 8008ca6:	9307      	strge	r3, [sp, #28]
 8008ca8:	9307      	strlt	r3, [sp, #28]
 8008caa:	bfb8      	it	lt
 8008cac:	9204      	strlt	r2, [sp, #16]
 8008cae:	7823      	ldrb	r3, [r4, #0]
 8008cb0:	2b2e      	cmp	r3, #46	; 0x2e
 8008cb2:	d10c      	bne.n	8008cce <_vfiprintf_r+0x176>
 8008cb4:	7863      	ldrb	r3, [r4, #1]
 8008cb6:	2b2a      	cmp	r3, #42	; 0x2a
 8008cb8:	d135      	bne.n	8008d26 <_vfiprintf_r+0x1ce>
 8008cba:	9b03      	ldr	r3, [sp, #12]
 8008cbc:	1d1a      	adds	r2, r3, #4
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	9203      	str	r2, [sp, #12]
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	bfb8      	it	lt
 8008cc6:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8008cca:	3402      	adds	r4, #2
 8008ccc:	9305      	str	r3, [sp, #20]
 8008cce:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008db4 <_vfiprintf_r+0x25c>
 8008cd2:	7821      	ldrb	r1, [r4, #0]
 8008cd4:	2203      	movs	r2, #3
 8008cd6:	4650      	mov	r0, sl
 8008cd8:	f7f7 fa8a 	bl	80001f0 <memchr>
 8008cdc:	b140      	cbz	r0, 8008cf0 <_vfiprintf_r+0x198>
 8008cde:	2340      	movs	r3, #64	; 0x40
 8008ce0:	eba0 000a 	sub.w	r0, r0, sl
 8008ce4:	fa03 f000 	lsl.w	r0, r3, r0
 8008ce8:	9b04      	ldr	r3, [sp, #16]
 8008cea:	4303      	orrs	r3, r0
 8008cec:	3401      	adds	r4, #1
 8008cee:	9304      	str	r3, [sp, #16]
 8008cf0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008cf4:	482c      	ldr	r0, [pc, #176]	; (8008da8 <_vfiprintf_r+0x250>)
 8008cf6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008cfa:	2206      	movs	r2, #6
 8008cfc:	f7f7 fa78 	bl	80001f0 <memchr>
 8008d00:	2800      	cmp	r0, #0
 8008d02:	d03f      	beq.n	8008d84 <_vfiprintf_r+0x22c>
 8008d04:	4b29      	ldr	r3, [pc, #164]	; (8008dac <_vfiprintf_r+0x254>)
 8008d06:	bb1b      	cbnz	r3, 8008d50 <_vfiprintf_r+0x1f8>
 8008d08:	9b03      	ldr	r3, [sp, #12]
 8008d0a:	3307      	adds	r3, #7
 8008d0c:	f023 0307 	bic.w	r3, r3, #7
 8008d10:	3308      	adds	r3, #8
 8008d12:	9303      	str	r3, [sp, #12]
 8008d14:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d16:	443b      	add	r3, r7
 8008d18:	9309      	str	r3, [sp, #36]	; 0x24
 8008d1a:	e767      	b.n	8008bec <_vfiprintf_r+0x94>
 8008d1c:	fb0c 3202 	mla	r2, ip, r2, r3
 8008d20:	460c      	mov	r4, r1
 8008d22:	2001      	movs	r0, #1
 8008d24:	e7a5      	b.n	8008c72 <_vfiprintf_r+0x11a>
 8008d26:	2300      	movs	r3, #0
 8008d28:	3401      	adds	r4, #1
 8008d2a:	9305      	str	r3, [sp, #20]
 8008d2c:	4619      	mov	r1, r3
 8008d2e:	f04f 0c0a 	mov.w	ip, #10
 8008d32:	4620      	mov	r0, r4
 8008d34:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008d38:	3a30      	subs	r2, #48	; 0x30
 8008d3a:	2a09      	cmp	r2, #9
 8008d3c:	d903      	bls.n	8008d46 <_vfiprintf_r+0x1ee>
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d0c5      	beq.n	8008cce <_vfiprintf_r+0x176>
 8008d42:	9105      	str	r1, [sp, #20]
 8008d44:	e7c3      	b.n	8008cce <_vfiprintf_r+0x176>
 8008d46:	fb0c 2101 	mla	r1, ip, r1, r2
 8008d4a:	4604      	mov	r4, r0
 8008d4c:	2301      	movs	r3, #1
 8008d4e:	e7f0      	b.n	8008d32 <_vfiprintf_r+0x1da>
 8008d50:	ab03      	add	r3, sp, #12
 8008d52:	9300      	str	r3, [sp, #0]
 8008d54:	462a      	mov	r2, r5
 8008d56:	4b16      	ldr	r3, [pc, #88]	; (8008db0 <_vfiprintf_r+0x258>)
 8008d58:	a904      	add	r1, sp, #16
 8008d5a:	4630      	mov	r0, r6
 8008d5c:	f7fc fc92 	bl	8005684 <_printf_float>
 8008d60:	4607      	mov	r7, r0
 8008d62:	1c78      	adds	r0, r7, #1
 8008d64:	d1d6      	bne.n	8008d14 <_vfiprintf_r+0x1bc>
 8008d66:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008d68:	07d9      	lsls	r1, r3, #31
 8008d6a:	d405      	bmi.n	8008d78 <_vfiprintf_r+0x220>
 8008d6c:	89ab      	ldrh	r3, [r5, #12]
 8008d6e:	059a      	lsls	r2, r3, #22
 8008d70:	d402      	bmi.n	8008d78 <_vfiprintf_r+0x220>
 8008d72:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008d74:	f000 faa1 	bl	80092ba <__retarget_lock_release_recursive>
 8008d78:	89ab      	ldrh	r3, [r5, #12]
 8008d7a:	065b      	lsls	r3, r3, #25
 8008d7c:	f53f af12 	bmi.w	8008ba4 <_vfiprintf_r+0x4c>
 8008d80:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008d82:	e711      	b.n	8008ba8 <_vfiprintf_r+0x50>
 8008d84:	ab03      	add	r3, sp, #12
 8008d86:	9300      	str	r3, [sp, #0]
 8008d88:	462a      	mov	r2, r5
 8008d8a:	4b09      	ldr	r3, [pc, #36]	; (8008db0 <_vfiprintf_r+0x258>)
 8008d8c:	a904      	add	r1, sp, #16
 8008d8e:	4630      	mov	r0, r6
 8008d90:	f7fc ff1c 	bl	8005bcc <_printf_i>
 8008d94:	e7e4      	b.n	8008d60 <_vfiprintf_r+0x208>
 8008d96:	bf00      	nop
 8008d98:	080099fc 	.word	0x080099fc
 8008d9c:	08009a1c 	.word	0x08009a1c
 8008da0:	080099dc 	.word	0x080099dc
 8008da4:	080099c9 	.word	0x080099c9
 8008da8:	080099d3 	.word	0x080099d3
 8008dac:	08005685 	.word	0x08005685
 8008db0:	08008b33 	.word	0x08008b33
 8008db4:	080099cf 	.word	0x080099cf

08008db8 <__swbuf_r>:
 8008db8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008dba:	460e      	mov	r6, r1
 8008dbc:	4614      	mov	r4, r2
 8008dbe:	4605      	mov	r5, r0
 8008dc0:	b118      	cbz	r0, 8008dca <__swbuf_r+0x12>
 8008dc2:	6983      	ldr	r3, [r0, #24]
 8008dc4:	b90b      	cbnz	r3, 8008dca <__swbuf_r+0x12>
 8008dc6:	f000 f9d9 	bl	800917c <__sinit>
 8008dca:	4b21      	ldr	r3, [pc, #132]	; (8008e50 <__swbuf_r+0x98>)
 8008dcc:	429c      	cmp	r4, r3
 8008dce:	d12b      	bne.n	8008e28 <__swbuf_r+0x70>
 8008dd0:	686c      	ldr	r4, [r5, #4]
 8008dd2:	69a3      	ldr	r3, [r4, #24]
 8008dd4:	60a3      	str	r3, [r4, #8]
 8008dd6:	89a3      	ldrh	r3, [r4, #12]
 8008dd8:	071a      	lsls	r2, r3, #28
 8008dda:	d52f      	bpl.n	8008e3c <__swbuf_r+0x84>
 8008ddc:	6923      	ldr	r3, [r4, #16]
 8008dde:	b36b      	cbz	r3, 8008e3c <__swbuf_r+0x84>
 8008de0:	6923      	ldr	r3, [r4, #16]
 8008de2:	6820      	ldr	r0, [r4, #0]
 8008de4:	1ac0      	subs	r0, r0, r3
 8008de6:	6963      	ldr	r3, [r4, #20]
 8008de8:	b2f6      	uxtb	r6, r6
 8008dea:	4283      	cmp	r3, r0
 8008dec:	4637      	mov	r7, r6
 8008dee:	dc04      	bgt.n	8008dfa <__swbuf_r+0x42>
 8008df0:	4621      	mov	r1, r4
 8008df2:	4628      	mov	r0, r5
 8008df4:	f000 f92e 	bl	8009054 <_fflush_r>
 8008df8:	bb30      	cbnz	r0, 8008e48 <__swbuf_r+0x90>
 8008dfa:	68a3      	ldr	r3, [r4, #8]
 8008dfc:	3b01      	subs	r3, #1
 8008dfe:	60a3      	str	r3, [r4, #8]
 8008e00:	6823      	ldr	r3, [r4, #0]
 8008e02:	1c5a      	adds	r2, r3, #1
 8008e04:	6022      	str	r2, [r4, #0]
 8008e06:	701e      	strb	r6, [r3, #0]
 8008e08:	6963      	ldr	r3, [r4, #20]
 8008e0a:	3001      	adds	r0, #1
 8008e0c:	4283      	cmp	r3, r0
 8008e0e:	d004      	beq.n	8008e1a <__swbuf_r+0x62>
 8008e10:	89a3      	ldrh	r3, [r4, #12]
 8008e12:	07db      	lsls	r3, r3, #31
 8008e14:	d506      	bpl.n	8008e24 <__swbuf_r+0x6c>
 8008e16:	2e0a      	cmp	r6, #10
 8008e18:	d104      	bne.n	8008e24 <__swbuf_r+0x6c>
 8008e1a:	4621      	mov	r1, r4
 8008e1c:	4628      	mov	r0, r5
 8008e1e:	f000 f919 	bl	8009054 <_fflush_r>
 8008e22:	b988      	cbnz	r0, 8008e48 <__swbuf_r+0x90>
 8008e24:	4638      	mov	r0, r7
 8008e26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008e28:	4b0a      	ldr	r3, [pc, #40]	; (8008e54 <__swbuf_r+0x9c>)
 8008e2a:	429c      	cmp	r4, r3
 8008e2c:	d101      	bne.n	8008e32 <__swbuf_r+0x7a>
 8008e2e:	68ac      	ldr	r4, [r5, #8]
 8008e30:	e7cf      	b.n	8008dd2 <__swbuf_r+0x1a>
 8008e32:	4b09      	ldr	r3, [pc, #36]	; (8008e58 <__swbuf_r+0xa0>)
 8008e34:	429c      	cmp	r4, r3
 8008e36:	bf08      	it	eq
 8008e38:	68ec      	ldreq	r4, [r5, #12]
 8008e3a:	e7ca      	b.n	8008dd2 <__swbuf_r+0x1a>
 8008e3c:	4621      	mov	r1, r4
 8008e3e:	4628      	mov	r0, r5
 8008e40:	f000 f80c 	bl	8008e5c <__swsetup_r>
 8008e44:	2800      	cmp	r0, #0
 8008e46:	d0cb      	beq.n	8008de0 <__swbuf_r+0x28>
 8008e48:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8008e4c:	e7ea      	b.n	8008e24 <__swbuf_r+0x6c>
 8008e4e:	bf00      	nop
 8008e50:	080099fc 	.word	0x080099fc
 8008e54:	08009a1c 	.word	0x08009a1c
 8008e58:	080099dc 	.word	0x080099dc

08008e5c <__swsetup_r>:
 8008e5c:	4b32      	ldr	r3, [pc, #200]	; (8008f28 <__swsetup_r+0xcc>)
 8008e5e:	b570      	push	{r4, r5, r6, lr}
 8008e60:	681d      	ldr	r5, [r3, #0]
 8008e62:	4606      	mov	r6, r0
 8008e64:	460c      	mov	r4, r1
 8008e66:	b125      	cbz	r5, 8008e72 <__swsetup_r+0x16>
 8008e68:	69ab      	ldr	r3, [r5, #24]
 8008e6a:	b913      	cbnz	r3, 8008e72 <__swsetup_r+0x16>
 8008e6c:	4628      	mov	r0, r5
 8008e6e:	f000 f985 	bl	800917c <__sinit>
 8008e72:	4b2e      	ldr	r3, [pc, #184]	; (8008f2c <__swsetup_r+0xd0>)
 8008e74:	429c      	cmp	r4, r3
 8008e76:	d10f      	bne.n	8008e98 <__swsetup_r+0x3c>
 8008e78:	686c      	ldr	r4, [r5, #4]
 8008e7a:	89a3      	ldrh	r3, [r4, #12]
 8008e7c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008e80:	0719      	lsls	r1, r3, #28
 8008e82:	d42c      	bmi.n	8008ede <__swsetup_r+0x82>
 8008e84:	06dd      	lsls	r5, r3, #27
 8008e86:	d411      	bmi.n	8008eac <__swsetup_r+0x50>
 8008e88:	2309      	movs	r3, #9
 8008e8a:	6033      	str	r3, [r6, #0]
 8008e8c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008e90:	81a3      	strh	r3, [r4, #12]
 8008e92:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008e96:	e03e      	b.n	8008f16 <__swsetup_r+0xba>
 8008e98:	4b25      	ldr	r3, [pc, #148]	; (8008f30 <__swsetup_r+0xd4>)
 8008e9a:	429c      	cmp	r4, r3
 8008e9c:	d101      	bne.n	8008ea2 <__swsetup_r+0x46>
 8008e9e:	68ac      	ldr	r4, [r5, #8]
 8008ea0:	e7eb      	b.n	8008e7a <__swsetup_r+0x1e>
 8008ea2:	4b24      	ldr	r3, [pc, #144]	; (8008f34 <__swsetup_r+0xd8>)
 8008ea4:	429c      	cmp	r4, r3
 8008ea6:	bf08      	it	eq
 8008ea8:	68ec      	ldreq	r4, [r5, #12]
 8008eaa:	e7e6      	b.n	8008e7a <__swsetup_r+0x1e>
 8008eac:	0758      	lsls	r0, r3, #29
 8008eae:	d512      	bpl.n	8008ed6 <__swsetup_r+0x7a>
 8008eb0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008eb2:	b141      	cbz	r1, 8008ec6 <__swsetup_r+0x6a>
 8008eb4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008eb8:	4299      	cmp	r1, r3
 8008eba:	d002      	beq.n	8008ec2 <__swsetup_r+0x66>
 8008ebc:	4630      	mov	r0, r6
 8008ebe:	f7ff fcc9 	bl	8008854 <_free_r>
 8008ec2:	2300      	movs	r3, #0
 8008ec4:	6363      	str	r3, [r4, #52]	; 0x34
 8008ec6:	89a3      	ldrh	r3, [r4, #12]
 8008ec8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008ecc:	81a3      	strh	r3, [r4, #12]
 8008ece:	2300      	movs	r3, #0
 8008ed0:	6063      	str	r3, [r4, #4]
 8008ed2:	6923      	ldr	r3, [r4, #16]
 8008ed4:	6023      	str	r3, [r4, #0]
 8008ed6:	89a3      	ldrh	r3, [r4, #12]
 8008ed8:	f043 0308 	orr.w	r3, r3, #8
 8008edc:	81a3      	strh	r3, [r4, #12]
 8008ede:	6923      	ldr	r3, [r4, #16]
 8008ee0:	b94b      	cbnz	r3, 8008ef6 <__swsetup_r+0x9a>
 8008ee2:	89a3      	ldrh	r3, [r4, #12]
 8008ee4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008ee8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008eec:	d003      	beq.n	8008ef6 <__swsetup_r+0x9a>
 8008eee:	4621      	mov	r1, r4
 8008ef0:	4630      	mov	r0, r6
 8008ef2:	f000 fa09 	bl	8009308 <__smakebuf_r>
 8008ef6:	89a0      	ldrh	r0, [r4, #12]
 8008ef8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008efc:	f010 0301 	ands.w	r3, r0, #1
 8008f00:	d00a      	beq.n	8008f18 <__swsetup_r+0xbc>
 8008f02:	2300      	movs	r3, #0
 8008f04:	60a3      	str	r3, [r4, #8]
 8008f06:	6963      	ldr	r3, [r4, #20]
 8008f08:	425b      	negs	r3, r3
 8008f0a:	61a3      	str	r3, [r4, #24]
 8008f0c:	6923      	ldr	r3, [r4, #16]
 8008f0e:	b943      	cbnz	r3, 8008f22 <__swsetup_r+0xc6>
 8008f10:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008f14:	d1ba      	bne.n	8008e8c <__swsetup_r+0x30>
 8008f16:	bd70      	pop	{r4, r5, r6, pc}
 8008f18:	0781      	lsls	r1, r0, #30
 8008f1a:	bf58      	it	pl
 8008f1c:	6963      	ldrpl	r3, [r4, #20]
 8008f1e:	60a3      	str	r3, [r4, #8]
 8008f20:	e7f4      	b.n	8008f0c <__swsetup_r+0xb0>
 8008f22:	2000      	movs	r0, #0
 8008f24:	e7f7      	b.n	8008f16 <__swsetup_r+0xba>
 8008f26:	bf00      	nop
 8008f28:	20000010 	.word	0x20000010
 8008f2c:	080099fc 	.word	0x080099fc
 8008f30:	08009a1c 	.word	0x08009a1c
 8008f34:	080099dc 	.word	0x080099dc

08008f38 <abort>:
 8008f38:	b508      	push	{r3, lr}
 8008f3a:	2006      	movs	r0, #6
 8008f3c:	f000 fa4c 	bl	80093d8 <raise>
 8008f40:	2001      	movs	r0, #1
 8008f42:	f7f8 fd2f 	bl	80019a4 <_exit>
	...

08008f48 <__sflush_r>:
 8008f48:	898a      	ldrh	r2, [r1, #12]
 8008f4a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f4e:	4605      	mov	r5, r0
 8008f50:	0710      	lsls	r0, r2, #28
 8008f52:	460c      	mov	r4, r1
 8008f54:	d458      	bmi.n	8009008 <__sflush_r+0xc0>
 8008f56:	684b      	ldr	r3, [r1, #4]
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	dc05      	bgt.n	8008f68 <__sflush_r+0x20>
 8008f5c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	dc02      	bgt.n	8008f68 <__sflush_r+0x20>
 8008f62:	2000      	movs	r0, #0
 8008f64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008f68:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008f6a:	2e00      	cmp	r6, #0
 8008f6c:	d0f9      	beq.n	8008f62 <__sflush_r+0x1a>
 8008f6e:	2300      	movs	r3, #0
 8008f70:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008f74:	682f      	ldr	r7, [r5, #0]
 8008f76:	602b      	str	r3, [r5, #0]
 8008f78:	d032      	beq.n	8008fe0 <__sflush_r+0x98>
 8008f7a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008f7c:	89a3      	ldrh	r3, [r4, #12]
 8008f7e:	075a      	lsls	r2, r3, #29
 8008f80:	d505      	bpl.n	8008f8e <__sflush_r+0x46>
 8008f82:	6863      	ldr	r3, [r4, #4]
 8008f84:	1ac0      	subs	r0, r0, r3
 8008f86:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008f88:	b10b      	cbz	r3, 8008f8e <__sflush_r+0x46>
 8008f8a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008f8c:	1ac0      	subs	r0, r0, r3
 8008f8e:	2300      	movs	r3, #0
 8008f90:	4602      	mov	r2, r0
 8008f92:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008f94:	6a21      	ldr	r1, [r4, #32]
 8008f96:	4628      	mov	r0, r5
 8008f98:	47b0      	blx	r6
 8008f9a:	1c43      	adds	r3, r0, #1
 8008f9c:	89a3      	ldrh	r3, [r4, #12]
 8008f9e:	d106      	bne.n	8008fae <__sflush_r+0x66>
 8008fa0:	6829      	ldr	r1, [r5, #0]
 8008fa2:	291d      	cmp	r1, #29
 8008fa4:	d82c      	bhi.n	8009000 <__sflush_r+0xb8>
 8008fa6:	4a2a      	ldr	r2, [pc, #168]	; (8009050 <__sflush_r+0x108>)
 8008fa8:	40ca      	lsrs	r2, r1
 8008faa:	07d6      	lsls	r6, r2, #31
 8008fac:	d528      	bpl.n	8009000 <__sflush_r+0xb8>
 8008fae:	2200      	movs	r2, #0
 8008fb0:	6062      	str	r2, [r4, #4]
 8008fb2:	04d9      	lsls	r1, r3, #19
 8008fb4:	6922      	ldr	r2, [r4, #16]
 8008fb6:	6022      	str	r2, [r4, #0]
 8008fb8:	d504      	bpl.n	8008fc4 <__sflush_r+0x7c>
 8008fba:	1c42      	adds	r2, r0, #1
 8008fbc:	d101      	bne.n	8008fc2 <__sflush_r+0x7a>
 8008fbe:	682b      	ldr	r3, [r5, #0]
 8008fc0:	b903      	cbnz	r3, 8008fc4 <__sflush_r+0x7c>
 8008fc2:	6560      	str	r0, [r4, #84]	; 0x54
 8008fc4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008fc6:	602f      	str	r7, [r5, #0]
 8008fc8:	2900      	cmp	r1, #0
 8008fca:	d0ca      	beq.n	8008f62 <__sflush_r+0x1a>
 8008fcc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008fd0:	4299      	cmp	r1, r3
 8008fd2:	d002      	beq.n	8008fda <__sflush_r+0x92>
 8008fd4:	4628      	mov	r0, r5
 8008fd6:	f7ff fc3d 	bl	8008854 <_free_r>
 8008fda:	2000      	movs	r0, #0
 8008fdc:	6360      	str	r0, [r4, #52]	; 0x34
 8008fde:	e7c1      	b.n	8008f64 <__sflush_r+0x1c>
 8008fe0:	6a21      	ldr	r1, [r4, #32]
 8008fe2:	2301      	movs	r3, #1
 8008fe4:	4628      	mov	r0, r5
 8008fe6:	47b0      	blx	r6
 8008fe8:	1c41      	adds	r1, r0, #1
 8008fea:	d1c7      	bne.n	8008f7c <__sflush_r+0x34>
 8008fec:	682b      	ldr	r3, [r5, #0]
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d0c4      	beq.n	8008f7c <__sflush_r+0x34>
 8008ff2:	2b1d      	cmp	r3, #29
 8008ff4:	d001      	beq.n	8008ffa <__sflush_r+0xb2>
 8008ff6:	2b16      	cmp	r3, #22
 8008ff8:	d101      	bne.n	8008ffe <__sflush_r+0xb6>
 8008ffa:	602f      	str	r7, [r5, #0]
 8008ffc:	e7b1      	b.n	8008f62 <__sflush_r+0x1a>
 8008ffe:	89a3      	ldrh	r3, [r4, #12]
 8009000:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009004:	81a3      	strh	r3, [r4, #12]
 8009006:	e7ad      	b.n	8008f64 <__sflush_r+0x1c>
 8009008:	690f      	ldr	r7, [r1, #16]
 800900a:	2f00      	cmp	r7, #0
 800900c:	d0a9      	beq.n	8008f62 <__sflush_r+0x1a>
 800900e:	0793      	lsls	r3, r2, #30
 8009010:	680e      	ldr	r6, [r1, #0]
 8009012:	bf08      	it	eq
 8009014:	694b      	ldreq	r3, [r1, #20]
 8009016:	600f      	str	r7, [r1, #0]
 8009018:	bf18      	it	ne
 800901a:	2300      	movne	r3, #0
 800901c:	eba6 0807 	sub.w	r8, r6, r7
 8009020:	608b      	str	r3, [r1, #8]
 8009022:	f1b8 0f00 	cmp.w	r8, #0
 8009026:	dd9c      	ble.n	8008f62 <__sflush_r+0x1a>
 8009028:	6a21      	ldr	r1, [r4, #32]
 800902a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800902c:	4643      	mov	r3, r8
 800902e:	463a      	mov	r2, r7
 8009030:	4628      	mov	r0, r5
 8009032:	47b0      	blx	r6
 8009034:	2800      	cmp	r0, #0
 8009036:	dc06      	bgt.n	8009046 <__sflush_r+0xfe>
 8009038:	89a3      	ldrh	r3, [r4, #12]
 800903a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800903e:	81a3      	strh	r3, [r4, #12]
 8009040:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009044:	e78e      	b.n	8008f64 <__sflush_r+0x1c>
 8009046:	4407      	add	r7, r0
 8009048:	eba8 0800 	sub.w	r8, r8, r0
 800904c:	e7e9      	b.n	8009022 <__sflush_r+0xda>
 800904e:	bf00      	nop
 8009050:	20400001 	.word	0x20400001

08009054 <_fflush_r>:
 8009054:	b538      	push	{r3, r4, r5, lr}
 8009056:	690b      	ldr	r3, [r1, #16]
 8009058:	4605      	mov	r5, r0
 800905a:	460c      	mov	r4, r1
 800905c:	b913      	cbnz	r3, 8009064 <_fflush_r+0x10>
 800905e:	2500      	movs	r5, #0
 8009060:	4628      	mov	r0, r5
 8009062:	bd38      	pop	{r3, r4, r5, pc}
 8009064:	b118      	cbz	r0, 800906e <_fflush_r+0x1a>
 8009066:	6983      	ldr	r3, [r0, #24]
 8009068:	b90b      	cbnz	r3, 800906e <_fflush_r+0x1a>
 800906a:	f000 f887 	bl	800917c <__sinit>
 800906e:	4b14      	ldr	r3, [pc, #80]	; (80090c0 <_fflush_r+0x6c>)
 8009070:	429c      	cmp	r4, r3
 8009072:	d11b      	bne.n	80090ac <_fflush_r+0x58>
 8009074:	686c      	ldr	r4, [r5, #4]
 8009076:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800907a:	2b00      	cmp	r3, #0
 800907c:	d0ef      	beq.n	800905e <_fflush_r+0xa>
 800907e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009080:	07d0      	lsls	r0, r2, #31
 8009082:	d404      	bmi.n	800908e <_fflush_r+0x3a>
 8009084:	0599      	lsls	r1, r3, #22
 8009086:	d402      	bmi.n	800908e <_fflush_r+0x3a>
 8009088:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800908a:	f000 f915 	bl	80092b8 <__retarget_lock_acquire_recursive>
 800908e:	4628      	mov	r0, r5
 8009090:	4621      	mov	r1, r4
 8009092:	f7ff ff59 	bl	8008f48 <__sflush_r>
 8009096:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009098:	07da      	lsls	r2, r3, #31
 800909a:	4605      	mov	r5, r0
 800909c:	d4e0      	bmi.n	8009060 <_fflush_r+0xc>
 800909e:	89a3      	ldrh	r3, [r4, #12]
 80090a0:	059b      	lsls	r3, r3, #22
 80090a2:	d4dd      	bmi.n	8009060 <_fflush_r+0xc>
 80090a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80090a6:	f000 f908 	bl	80092ba <__retarget_lock_release_recursive>
 80090aa:	e7d9      	b.n	8009060 <_fflush_r+0xc>
 80090ac:	4b05      	ldr	r3, [pc, #20]	; (80090c4 <_fflush_r+0x70>)
 80090ae:	429c      	cmp	r4, r3
 80090b0:	d101      	bne.n	80090b6 <_fflush_r+0x62>
 80090b2:	68ac      	ldr	r4, [r5, #8]
 80090b4:	e7df      	b.n	8009076 <_fflush_r+0x22>
 80090b6:	4b04      	ldr	r3, [pc, #16]	; (80090c8 <_fflush_r+0x74>)
 80090b8:	429c      	cmp	r4, r3
 80090ba:	bf08      	it	eq
 80090bc:	68ec      	ldreq	r4, [r5, #12]
 80090be:	e7da      	b.n	8009076 <_fflush_r+0x22>
 80090c0:	080099fc 	.word	0x080099fc
 80090c4:	08009a1c 	.word	0x08009a1c
 80090c8:	080099dc 	.word	0x080099dc

080090cc <std>:
 80090cc:	2300      	movs	r3, #0
 80090ce:	b510      	push	{r4, lr}
 80090d0:	4604      	mov	r4, r0
 80090d2:	e9c0 3300 	strd	r3, r3, [r0]
 80090d6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80090da:	6083      	str	r3, [r0, #8]
 80090dc:	8181      	strh	r1, [r0, #12]
 80090de:	6643      	str	r3, [r0, #100]	; 0x64
 80090e0:	81c2      	strh	r2, [r0, #14]
 80090e2:	6183      	str	r3, [r0, #24]
 80090e4:	4619      	mov	r1, r3
 80090e6:	2208      	movs	r2, #8
 80090e8:	305c      	adds	r0, #92	; 0x5c
 80090ea:	f7fc fa23 	bl	8005534 <memset>
 80090ee:	4b05      	ldr	r3, [pc, #20]	; (8009104 <std+0x38>)
 80090f0:	6263      	str	r3, [r4, #36]	; 0x24
 80090f2:	4b05      	ldr	r3, [pc, #20]	; (8009108 <std+0x3c>)
 80090f4:	62a3      	str	r3, [r4, #40]	; 0x28
 80090f6:	4b05      	ldr	r3, [pc, #20]	; (800910c <std+0x40>)
 80090f8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80090fa:	4b05      	ldr	r3, [pc, #20]	; (8009110 <std+0x44>)
 80090fc:	6224      	str	r4, [r4, #32]
 80090fe:	6323      	str	r3, [r4, #48]	; 0x30
 8009100:	bd10      	pop	{r4, pc}
 8009102:	bf00      	nop
 8009104:	08009411 	.word	0x08009411
 8009108:	08009433 	.word	0x08009433
 800910c:	0800946b 	.word	0x0800946b
 8009110:	0800948f 	.word	0x0800948f

08009114 <_cleanup_r>:
 8009114:	4901      	ldr	r1, [pc, #4]	; (800911c <_cleanup_r+0x8>)
 8009116:	f000 b8af 	b.w	8009278 <_fwalk_reent>
 800911a:	bf00      	nop
 800911c:	08009055 	.word	0x08009055

08009120 <__sfmoreglue>:
 8009120:	b570      	push	{r4, r5, r6, lr}
 8009122:	2268      	movs	r2, #104	; 0x68
 8009124:	1e4d      	subs	r5, r1, #1
 8009126:	4355      	muls	r5, r2
 8009128:	460e      	mov	r6, r1
 800912a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800912e:	f7ff fbfd 	bl	800892c <_malloc_r>
 8009132:	4604      	mov	r4, r0
 8009134:	b140      	cbz	r0, 8009148 <__sfmoreglue+0x28>
 8009136:	2100      	movs	r1, #0
 8009138:	e9c0 1600 	strd	r1, r6, [r0]
 800913c:	300c      	adds	r0, #12
 800913e:	60a0      	str	r0, [r4, #8]
 8009140:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009144:	f7fc f9f6 	bl	8005534 <memset>
 8009148:	4620      	mov	r0, r4
 800914a:	bd70      	pop	{r4, r5, r6, pc}

0800914c <__sfp_lock_acquire>:
 800914c:	4801      	ldr	r0, [pc, #4]	; (8009154 <__sfp_lock_acquire+0x8>)
 800914e:	f000 b8b3 	b.w	80092b8 <__retarget_lock_acquire_recursive>
 8009152:	bf00      	nop
 8009154:	20000541 	.word	0x20000541

08009158 <__sfp_lock_release>:
 8009158:	4801      	ldr	r0, [pc, #4]	; (8009160 <__sfp_lock_release+0x8>)
 800915a:	f000 b8ae 	b.w	80092ba <__retarget_lock_release_recursive>
 800915e:	bf00      	nop
 8009160:	20000541 	.word	0x20000541

08009164 <__sinit_lock_acquire>:
 8009164:	4801      	ldr	r0, [pc, #4]	; (800916c <__sinit_lock_acquire+0x8>)
 8009166:	f000 b8a7 	b.w	80092b8 <__retarget_lock_acquire_recursive>
 800916a:	bf00      	nop
 800916c:	20000542 	.word	0x20000542

08009170 <__sinit_lock_release>:
 8009170:	4801      	ldr	r0, [pc, #4]	; (8009178 <__sinit_lock_release+0x8>)
 8009172:	f000 b8a2 	b.w	80092ba <__retarget_lock_release_recursive>
 8009176:	bf00      	nop
 8009178:	20000542 	.word	0x20000542

0800917c <__sinit>:
 800917c:	b510      	push	{r4, lr}
 800917e:	4604      	mov	r4, r0
 8009180:	f7ff fff0 	bl	8009164 <__sinit_lock_acquire>
 8009184:	69a3      	ldr	r3, [r4, #24]
 8009186:	b11b      	cbz	r3, 8009190 <__sinit+0x14>
 8009188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800918c:	f7ff bff0 	b.w	8009170 <__sinit_lock_release>
 8009190:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009194:	6523      	str	r3, [r4, #80]	; 0x50
 8009196:	4b13      	ldr	r3, [pc, #76]	; (80091e4 <__sinit+0x68>)
 8009198:	4a13      	ldr	r2, [pc, #76]	; (80091e8 <__sinit+0x6c>)
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	62a2      	str	r2, [r4, #40]	; 0x28
 800919e:	42a3      	cmp	r3, r4
 80091a0:	bf04      	itt	eq
 80091a2:	2301      	moveq	r3, #1
 80091a4:	61a3      	streq	r3, [r4, #24]
 80091a6:	4620      	mov	r0, r4
 80091a8:	f000 f820 	bl	80091ec <__sfp>
 80091ac:	6060      	str	r0, [r4, #4]
 80091ae:	4620      	mov	r0, r4
 80091b0:	f000 f81c 	bl	80091ec <__sfp>
 80091b4:	60a0      	str	r0, [r4, #8]
 80091b6:	4620      	mov	r0, r4
 80091b8:	f000 f818 	bl	80091ec <__sfp>
 80091bc:	2200      	movs	r2, #0
 80091be:	60e0      	str	r0, [r4, #12]
 80091c0:	2104      	movs	r1, #4
 80091c2:	6860      	ldr	r0, [r4, #4]
 80091c4:	f7ff ff82 	bl	80090cc <std>
 80091c8:	68a0      	ldr	r0, [r4, #8]
 80091ca:	2201      	movs	r2, #1
 80091cc:	2109      	movs	r1, #9
 80091ce:	f7ff ff7d 	bl	80090cc <std>
 80091d2:	68e0      	ldr	r0, [r4, #12]
 80091d4:	2202      	movs	r2, #2
 80091d6:	2112      	movs	r1, #18
 80091d8:	f7ff ff78 	bl	80090cc <std>
 80091dc:	2301      	movs	r3, #1
 80091de:	61a3      	str	r3, [r4, #24]
 80091e0:	e7d2      	b.n	8009188 <__sinit+0xc>
 80091e2:	bf00      	nop
 80091e4:	080095a0 	.word	0x080095a0
 80091e8:	08009115 	.word	0x08009115

080091ec <__sfp>:
 80091ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091ee:	4607      	mov	r7, r0
 80091f0:	f7ff ffac 	bl	800914c <__sfp_lock_acquire>
 80091f4:	4b1e      	ldr	r3, [pc, #120]	; (8009270 <__sfp+0x84>)
 80091f6:	681e      	ldr	r6, [r3, #0]
 80091f8:	69b3      	ldr	r3, [r6, #24]
 80091fa:	b913      	cbnz	r3, 8009202 <__sfp+0x16>
 80091fc:	4630      	mov	r0, r6
 80091fe:	f7ff ffbd 	bl	800917c <__sinit>
 8009202:	3648      	adds	r6, #72	; 0x48
 8009204:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009208:	3b01      	subs	r3, #1
 800920a:	d503      	bpl.n	8009214 <__sfp+0x28>
 800920c:	6833      	ldr	r3, [r6, #0]
 800920e:	b30b      	cbz	r3, 8009254 <__sfp+0x68>
 8009210:	6836      	ldr	r6, [r6, #0]
 8009212:	e7f7      	b.n	8009204 <__sfp+0x18>
 8009214:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009218:	b9d5      	cbnz	r5, 8009250 <__sfp+0x64>
 800921a:	4b16      	ldr	r3, [pc, #88]	; (8009274 <__sfp+0x88>)
 800921c:	60e3      	str	r3, [r4, #12]
 800921e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009222:	6665      	str	r5, [r4, #100]	; 0x64
 8009224:	f000 f847 	bl	80092b6 <__retarget_lock_init_recursive>
 8009228:	f7ff ff96 	bl	8009158 <__sfp_lock_release>
 800922c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009230:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009234:	6025      	str	r5, [r4, #0]
 8009236:	61a5      	str	r5, [r4, #24]
 8009238:	2208      	movs	r2, #8
 800923a:	4629      	mov	r1, r5
 800923c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009240:	f7fc f978 	bl	8005534 <memset>
 8009244:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009248:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800924c:	4620      	mov	r0, r4
 800924e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009250:	3468      	adds	r4, #104	; 0x68
 8009252:	e7d9      	b.n	8009208 <__sfp+0x1c>
 8009254:	2104      	movs	r1, #4
 8009256:	4638      	mov	r0, r7
 8009258:	f7ff ff62 	bl	8009120 <__sfmoreglue>
 800925c:	4604      	mov	r4, r0
 800925e:	6030      	str	r0, [r6, #0]
 8009260:	2800      	cmp	r0, #0
 8009262:	d1d5      	bne.n	8009210 <__sfp+0x24>
 8009264:	f7ff ff78 	bl	8009158 <__sfp_lock_release>
 8009268:	230c      	movs	r3, #12
 800926a:	603b      	str	r3, [r7, #0]
 800926c:	e7ee      	b.n	800924c <__sfp+0x60>
 800926e:	bf00      	nop
 8009270:	080095a0 	.word	0x080095a0
 8009274:	ffff0001 	.word	0xffff0001

08009278 <_fwalk_reent>:
 8009278:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800927c:	4606      	mov	r6, r0
 800927e:	4688      	mov	r8, r1
 8009280:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009284:	2700      	movs	r7, #0
 8009286:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800928a:	f1b9 0901 	subs.w	r9, r9, #1
 800928e:	d505      	bpl.n	800929c <_fwalk_reent+0x24>
 8009290:	6824      	ldr	r4, [r4, #0]
 8009292:	2c00      	cmp	r4, #0
 8009294:	d1f7      	bne.n	8009286 <_fwalk_reent+0xe>
 8009296:	4638      	mov	r0, r7
 8009298:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800929c:	89ab      	ldrh	r3, [r5, #12]
 800929e:	2b01      	cmp	r3, #1
 80092a0:	d907      	bls.n	80092b2 <_fwalk_reent+0x3a>
 80092a2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80092a6:	3301      	adds	r3, #1
 80092a8:	d003      	beq.n	80092b2 <_fwalk_reent+0x3a>
 80092aa:	4629      	mov	r1, r5
 80092ac:	4630      	mov	r0, r6
 80092ae:	47c0      	blx	r8
 80092b0:	4307      	orrs	r7, r0
 80092b2:	3568      	adds	r5, #104	; 0x68
 80092b4:	e7e9      	b.n	800928a <_fwalk_reent+0x12>

080092b6 <__retarget_lock_init_recursive>:
 80092b6:	4770      	bx	lr

080092b8 <__retarget_lock_acquire_recursive>:
 80092b8:	4770      	bx	lr

080092ba <__retarget_lock_release_recursive>:
 80092ba:	4770      	bx	lr

080092bc <__swhatbuf_r>:
 80092bc:	b570      	push	{r4, r5, r6, lr}
 80092be:	460e      	mov	r6, r1
 80092c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80092c4:	2900      	cmp	r1, #0
 80092c6:	b096      	sub	sp, #88	; 0x58
 80092c8:	4614      	mov	r4, r2
 80092ca:	461d      	mov	r5, r3
 80092cc:	da08      	bge.n	80092e0 <__swhatbuf_r+0x24>
 80092ce:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80092d2:	2200      	movs	r2, #0
 80092d4:	602a      	str	r2, [r5, #0]
 80092d6:	061a      	lsls	r2, r3, #24
 80092d8:	d410      	bmi.n	80092fc <__swhatbuf_r+0x40>
 80092da:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80092de:	e00e      	b.n	80092fe <__swhatbuf_r+0x42>
 80092e0:	466a      	mov	r2, sp
 80092e2:	f000 f8fb 	bl	80094dc <_fstat_r>
 80092e6:	2800      	cmp	r0, #0
 80092e8:	dbf1      	blt.n	80092ce <__swhatbuf_r+0x12>
 80092ea:	9a01      	ldr	r2, [sp, #4]
 80092ec:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80092f0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80092f4:	425a      	negs	r2, r3
 80092f6:	415a      	adcs	r2, r3
 80092f8:	602a      	str	r2, [r5, #0]
 80092fa:	e7ee      	b.n	80092da <__swhatbuf_r+0x1e>
 80092fc:	2340      	movs	r3, #64	; 0x40
 80092fe:	2000      	movs	r0, #0
 8009300:	6023      	str	r3, [r4, #0]
 8009302:	b016      	add	sp, #88	; 0x58
 8009304:	bd70      	pop	{r4, r5, r6, pc}
	...

08009308 <__smakebuf_r>:
 8009308:	898b      	ldrh	r3, [r1, #12]
 800930a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800930c:	079d      	lsls	r5, r3, #30
 800930e:	4606      	mov	r6, r0
 8009310:	460c      	mov	r4, r1
 8009312:	d507      	bpl.n	8009324 <__smakebuf_r+0x1c>
 8009314:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009318:	6023      	str	r3, [r4, #0]
 800931a:	6123      	str	r3, [r4, #16]
 800931c:	2301      	movs	r3, #1
 800931e:	6163      	str	r3, [r4, #20]
 8009320:	b002      	add	sp, #8
 8009322:	bd70      	pop	{r4, r5, r6, pc}
 8009324:	ab01      	add	r3, sp, #4
 8009326:	466a      	mov	r2, sp
 8009328:	f7ff ffc8 	bl	80092bc <__swhatbuf_r>
 800932c:	9900      	ldr	r1, [sp, #0]
 800932e:	4605      	mov	r5, r0
 8009330:	4630      	mov	r0, r6
 8009332:	f7ff fafb 	bl	800892c <_malloc_r>
 8009336:	b948      	cbnz	r0, 800934c <__smakebuf_r+0x44>
 8009338:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800933c:	059a      	lsls	r2, r3, #22
 800933e:	d4ef      	bmi.n	8009320 <__smakebuf_r+0x18>
 8009340:	f023 0303 	bic.w	r3, r3, #3
 8009344:	f043 0302 	orr.w	r3, r3, #2
 8009348:	81a3      	strh	r3, [r4, #12]
 800934a:	e7e3      	b.n	8009314 <__smakebuf_r+0xc>
 800934c:	4b0d      	ldr	r3, [pc, #52]	; (8009384 <__smakebuf_r+0x7c>)
 800934e:	62b3      	str	r3, [r6, #40]	; 0x28
 8009350:	89a3      	ldrh	r3, [r4, #12]
 8009352:	6020      	str	r0, [r4, #0]
 8009354:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009358:	81a3      	strh	r3, [r4, #12]
 800935a:	9b00      	ldr	r3, [sp, #0]
 800935c:	6163      	str	r3, [r4, #20]
 800935e:	9b01      	ldr	r3, [sp, #4]
 8009360:	6120      	str	r0, [r4, #16]
 8009362:	b15b      	cbz	r3, 800937c <__smakebuf_r+0x74>
 8009364:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009368:	4630      	mov	r0, r6
 800936a:	f000 f8c9 	bl	8009500 <_isatty_r>
 800936e:	b128      	cbz	r0, 800937c <__smakebuf_r+0x74>
 8009370:	89a3      	ldrh	r3, [r4, #12]
 8009372:	f023 0303 	bic.w	r3, r3, #3
 8009376:	f043 0301 	orr.w	r3, r3, #1
 800937a:	81a3      	strh	r3, [r4, #12]
 800937c:	89a0      	ldrh	r0, [r4, #12]
 800937e:	4305      	orrs	r5, r0
 8009380:	81a5      	strh	r5, [r4, #12]
 8009382:	e7cd      	b.n	8009320 <__smakebuf_r+0x18>
 8009384:	08009115 	.word	0x08009115

08009388 <_raise_r>:
 8009388:	291f      	cmp	r1, #31
 800938a:	b538      	push	{r3, r4, r5, lr}
 800938c:	4604      	mov	r4, r0
 800938e:	460d      	mov	r5, r1
 8009390:	d904      	bls.n	800939c <_raise_r+0x14>
 8009392:	2316      	movs	r3, #22
 8009394:	6003      	str	r3, [r0, #0]
 8009396:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800939a:	bd38      	pop	{r3, r4, r5, pc}
 800939c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800939e:	b112      	cbz	r2, 80093a6 <_raise_r+0x1e>
 80093a0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80093a4:	b94b      	cbnz	r3, 80093ba <_raise_r+0x32>
 80093a6:	4620      	mov	r0, r4
 80093a8:	f000 f830 	bl	800940c <_getpid_r>
 80093ac:	462a      	mov	r2, r5
 80093ae:	4601      	mov	r1, r0
 80093b0:	4620      	mov	r0, r4
 80093b2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80093b6:	f000 b817 	b.w	80093e8 <_kill_r>
 80093ba:	2b01      	cmp	r3, #1
 80093bc:	d00a      	beq.n	80093d4 <_raise_r+0x4c>
 80093be:	1c59      	adds	r1, r3, #1
 80093c0:	d103      	bne.n	80093ca <_raise_r+0x42>
 80093c2:	2316      	movs	r3, #22
 80093c4:	6003      	str	r3, [r0, #0]
 80093c6:	2001      	movs	r0, #1
 80093c8:	e7e7      	b.n	800939a <_raise_r+0x12>
 80093ca:	2400      	movs	r4, #0
 80093cc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80093d0:	4628      	mov	r0, r5
 80093d2:	4798      	blx	r3
 80093d4:	2000      	movs	r0, #0
 80093d6:	e7e0      	b.n	800939a <_raise_r+0x12>

080093d8 <raise>:
 80093d8:	4b02      	ldr	r3, [pc, #8]	; (80093e4 <raise+0xc>)
 80093da:	4601      	mov	r1, r0
 80093dc:	6818      	ldr	r0, [r3, #0]
 80093de:	f7ff bfd3 	b.w	8009388 <_raise_r>
 80093e2:	bf00      	nop
 80093e4:	20000010 	.word	0x20000010

080093e8 <_kill_r>:
 80093e8:	b538      	push	{r3, r4, r5, lr}
 80093ea:	4d07      	ldr	r5, [pc, #28]	; (8009408 <_kill_r+0x20>)
 80093ec:	2300      	movs	r3, #0
 80093ee:	4604      	mov	r4, r0
 80093f0:	4608      	mov	r0, r1
 80093f2:	4611      	mov	r1, r2
 80093f4:	602b      	str	r3, [r5, #0]
 80093f6:	f7f8 fac5 	bl	8001984 <_kill>
 80093fa:	1c43      	adds	r3, r0, #1
 80093fc:	d102      	bne.n	8009404 <_kill_r+0x1c>
 80093fe:	682b      	ldr	r3, [r5, #0]
 8009400:	b103      	cbz	r3, 8009404 <_kill_r+0x1c>
 8009402:	6023      	str	r3, [r4, #0]
 8009404:	bd38      	pop	{r3, r4, r5, pc}
 8009406:	bf00      	nop
 8009408:	2000053c 	.word	0x2000053c

0800940c <_getpid_r>:
 800940c:	f7f8 bab2 	b.w	8001974 <_getpid>

08009410 <__sread>:
 8009410:	b510      	push	{r4, lr}
 8009412:	460c      	mov	r4, r1
 8009414:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009418:	f000 f894 	bl	8009544 <_read_r>
 800941c:	2800      	cmp	r0, #0
 800941e:	bfab      	itete	ge
 8009420:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009422:	89a3      	ldrhlt	r3, [r4, #12]
 8009424:	181b      	addge	r3, r3, r0
 8009426:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800942a:	bfac      	ite	ge
 800942c:	6563      	strge	r3, [r4, #84]	; 0x54
 800942e:	81a3      	strhlt	r3, [r4, #12]
 8009430:	bd10      	pop	{r4, pc}

08009432 <__swrite>:
 8009432:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009436:	461f      	mov	r7, r3
 8009438:	898b      	ldrh	r3, [r1, #12]
 800943a:	05db      	lsls	r3, r3, #23
 800943c:	4605      	mov	r5, r0
 800943e:	460c      	mov	r4, r1
 8009440:	4616      	mov	r6, r2
 8009442:	d505      	bpl.n	8009450 <__swrite+0x1e>
 8009444:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009448:	2302      	movs	r3, #2
 800944a:	2200      	movs	r2, #0
 800944c:	f000 f868 	bl	8009520 <_lseek_r>
 8009450:	89a3      	ldrh	r3, [r4, #12]
 8009452:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009456:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800945a:	81a3      	strh	r3, [r4, #12]
 800945c:	4632      	mov	r2, r6
 800945e:	463b      	mov	r3, r7
 8009460:	4628      	mov	r0, r5
 8009462:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009466:	f000 b817 	b.w	8009498 <_write_r>

0800946a <__sseek>:
 800946a:	b510      	push	{r4, lr}
 800946c:	460c      	mov	r4, r1
 800946e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009472:	f000 f855 	bl	8009520 <_lseek_r>
 8009476:	1c43      	adds	r3, r0, #1
 8009478:	89a3      	ldrh	r3, [r4, #12]
 800947a:	bf15      	itete	ne
 800947c:	6560      	strne	r0, [r4, #84]	; 0x54
 800947e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009482:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009486:	81a3      	strheq	r3, [r4, #12]
 8009488:	bf18      	it	ne
 800948a:	81a3      	strhne	r3, [r4, #12]
 800948c:	bd10      	pop	{r4, pc}

0800948e <__sclose>:
 800948e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009492:	f000 b813 	b.w	80094bc <_close_r>
	...

08009498 <_write_r>:
 8009498:	b538      	push	{r3, r4, r5, lr}
 800949a:	4d07      	ldr	r5, [pc, #28]	; (80094b8 <_write_r+0x20>)
 800949c:	4604      	mov	r4, r0
 800949e:	4608      	mov	r0, r1
 80094a0:	4611      	mov	r1, r2
 80094a2:	2200      	movs	r2, #0
 80094a4:	602a      	str	r2, [r5, #0]
 80094a6:	461a      	mov	r2, r3
 80094a8:	f7f8 faa3 	bl	80019f2 <_write>
 80094ac:	1c43      	adds	r3, r0, #1
 80094ae:	d102      	bne.n	80094b6 <_write_r+0x1e>
 80094b0:	682b      	ldr	r3, [r5, #0]
 80094b2:	b103      	cbz	r3, 80094b6 <_write_r+0x1e>
 80094b4:	6023      	str	r3, [r4, #0]
 80094b6:	bd38      	pop	{r3, r4, r5, pc}
 80094b8:	2000053c 	.word	0x2000053c

080094bc <_close_r>:
 80094bc:	b538      	push	{r3, r4, r5, lr}
 80094be:	4d06      	ldr	r5, [pc, #24]	; (80094d8 <_close_r+0x1c>)
 80094c0:	2300      	movs	r3, #0
 80094c2:	4604      	mov	r4, r0
 80094c4:	4608      	mov	r0, r1
 80094c6:	602b      	str	r3, [r5, #0]
 80094c8:	f7f8 faaf 	bl	8001a2a <_close>
 80094cc:	1c43      	adds	r3, r0, #1
 80094ce:	d102      	bne.n	80094d6 <_close_r+0x1a>
 80094d0:	682b      	ldr	r3, [r5, #0]
 80094d2:	b103      	cbz	r3, 80094d6 <_close_r+0x1a>
 80094d4:	6023      	str	r3, [r4, #0]
 80094d6:	bd38      	pop	{r3, r4, r5, pc}
 80094d8:	2000053c 	.word	0x2000053c

080094dc <_fstat_r>:
 80094dc:	b538      	push	{r3, r4, r5, lr}
 80094de:	4d07      	ldr	r5, [pc, #28]	; (80094fc <_fstat_r+0x20>)
 80094e0:	2300      	movs	r3, #0
 80094e2:	4604      	mov	r4, r0
 80094e4:	4608      	mov	r0, r1
 80094e6:	4611      	mov	r1, r2
 80094e8:	602b      	str	r3, [r5, #0]
 80094ea:	f7f8 faaa 	bl	8001a42 <_fstat>
 80094ee:	1c43      	adds	r3, r0, #1
 80094f0:	d102      	bne.n	80094f8 <_fstat_r+0x1c>
 80094f2:	682b      	ldr	r3, [r5, #0]
 80094f4:	b103      	cbz	r3, 80094f8 <_fstat_r+0x1c>
 80094f6:	6023      	str	r3, [r4, #0]
 80094f8:	bd38      	pop	{r3, r4, r5, pc}
 80094fa:	bf00      	nop
 80094fc:	2000053c 	.word	0x2000053c

08009500 <_isatty_r>:
 8009500:	b538      	push	{r3, r4, r5, lr}
 8009502:	4d06      	ldr	r5, [pc, #24]	; (800951c <_isatty_r+0x1c>)
 8009504:	2300      	movs	r3, #0
 8009506:	4604      	mov	r4, r0
 8009508:	4608      	mov	r0, r1
 800950a:	602b      	str	r3, [r5, #0]
 800950c:	f7f8 faa9 	bl	8001a62 <_isatty>
 8009510:	1c43      	adds	r3, r0, #1
 8009512:	d102      	bne.n	800951a <_isatty_r+0x1a>
 8009514:	682b      	ldr	r3, [r5, #0]
 8009516:	b103      	cbz	r3, 800951a <_isatty_r+0x1a>
 8009518:	6023      	str	r3, [r4, #0]
 800951a:	bd38      	pop	{r3, r4, r5, pc}
 800951c:	2000053c 	.word	0x2000053c

08009520 <_lseek_r>:
 8009520:	b538      	push	{r3, r4, r5, lr}
 8009522:	4d07      	ldr	r5, [pc, #28]	; (8009540 <_lseek_r+0x20>)
 8009524:	4604      	mov	r4, r0
 8009526:	4608      	mov	r0, r1
 8009528:	4611      	mov	r1, r2
 800952a:	2200      	movs	r2, #0
 800952c:	602a      	str	r2, [r5, #0]
 800952e:	461a      	mov	r2, r3
 8009530:	f7f8 faa2 	bl	8001a78 <_lseek>
 8009534:	1c43      	adds	r3, r0, #1
 8009536:	d102      	bne.n	800953e <_lseek_r+0x1e>
 8009538:	682b      	ldr	r3, [r5, #0]
 800953a:	b103      	cbz	r3, 800953e <_lseek_r+0x1e>
 800953c:	6023      	str	r3, [r4, #0]
 800953e:	bd38      	pop	{r3, r4, r5, pc}
 8009540:	2000053c 	.word	0x2000053c

08009544 <_read_r>:
 8009544:	b538      	push	{r3, r4, r5, lr}
 8009546:	4d07      	ldr	r5, [pc, #28]	; (8009564 <_read_r+0x20>)
 8009548:	4604      	mov	r4, r0
 800954a:	4608      	mov	r0, r1
 800954c:	4611      	mov	r1, r2
 800954e:	2200      	movs	r2, #0
 8009550:	602a      	str	r2, [r5, #0]
 8009552:	461a      	mov	r2, r3
 8009554:	f7f8 fa30 	bl	80019b8 <_read>
 8009558:	1c43      	adds	r3, r0, #1
 800955a:	d102      	bne.n	8009562 <_read_r+0x1e>
 800955c:	682b      	ldr	r3, [r5, #0]
 800955e:	b103      	cbz	r3, 8009562 <_read_r+0x1e>
 8009560:	6023      	str	r3, [r4, #0]
 8009562:	bd38      	pop	{r3, r4, r5, pc}
 8009564:	2000053c 	.word	0x2000053c

08009568 <_init>:
 8009568:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800956a:	bf00      	nop
 800956c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800956e:	bc08      	pop	{r3}
 8009570:	469e      	mov	lr, r3
 8009572:	4770      	bx	lr

08009574 <_fini>:
 8009574:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009576:	bf00      	nop
 8009578:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800957a:	bc08      	pop	{r3}
 800957c:	469e      	mov	lr, r3
 800957e:	4770      	bx	lr
