/*
 * clk-soc.h
 *
 *
 * Copyright(c); 2018 Semidrive
 *
 * Author: Alex Chen <qing.chen@semidrive.com>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#ifndef __CLK_SOC_H
#define       __CLK_SOC_H

#include "clk-soc-pll.h"
//#include <dt-bindings/clk/x9-clk.h>

//core slice id
#define CPU1A_CORE_SLICE_TYPE_IDX 0
#define CPU1B_CORE_SLICE_TYPE_IDX 1
#define CPU2_CORE_SLICE_TYPE_IDX 2
#define GPU1_CORE_SLICE_TYPE_IDX 3
#define GPU2_CORE_SLICE_TYPE_IDX 4
#define DDR_CORE_SLICE_TYPE_IDX 5
//bus slice id
#define VPU_BUS_SLICE_TYPE_IDX 0
#define VSN_BUS_SLICE_TYPE_IDX 1
#define NOC_BUS_SLICE_TYPE_IDX 2
#define HIS_BUS_SLICE_TYPE_IDX 3
//ip slice id
#define VPU1_IP_SLICE_TYPE_IDX 0
#define MJPEG_IP_SLICE_TYPE_IDX 1
#define CAN_9_TO_20_IP_SLICE_TYPE_IDX 2

//uuu slice id
#define CPU1A_UUU_SLICE_TYPE_IDX 0
#define CPU1B_UUU_SLICE_TYPE_IDX 1
#define CPU2_UUU_SLICE_TYPE_IDX 2
#define GPU1_UUU_SLICE_TYPE_IDX 3
#define GPU2_UUU_SLICE_TYPE_IDX 4
#define VPU1_UUU_SLICE_TYPE_IDX 5
#define MJPEG_UUU_SLICE_TYPE_IDX 6
#define VPU_BUS_UUU_SLICE_TYPE_IDX 7
#define VSN_BUS_UUU_SLICE_TYPE_IDX 8
#define DDR_UUU_SLICE_TYPE_IDX 9
#define HIS_BUS_UUU_SLICE_TYPE_IDX 10
enum SOC_CLKIN {
	SOC_CLKIN_0,
	SOC_CLKIN_1,
	SOC_CLKIN_2,
	SOC_CLKIN_3,
	SOC_CLKIN_4,
	SOC_CLKIN_5,
	SOC_CLKIN_6,
	SOC_CLKIN_7,
	SOC_CLKIN_8,
	SOC_CLKIN_9,
	SOC_CLKIN_10,
	SOC_CLKIN_11,
	SOC_CLKIN_12,
	SOC_CLKIN_13,
	SOC_CLKIN_14,
	SOC_CLKIN_15,
	SOC_CLKIN_16,
	SOC_CLKIN_17,
	SOC_CLKIN_18,
	SOC_CLKIN_19,
	SOC_CLKIN_20,
	SOC_CLKIN_21,
	SOC_CLKIN_22,
	SOC_CLKIN_23,
	SOC_CLKIN_24,
	SOC_CLKIN_25,
	SOC_CLKIN_26,
	SOC_CLKIN_27,
	SOC_CLKIN_28,
	SOC_CLKIN_29,
	SOC_CLKIN_30,
	SOC_CLKIN_31,
	SOC_CLKIN_32,
	SOC_CLKIN_33,
	SOC_CLKIN_34,
	SOC_CLKIN_35,
	SOC_CLKIN_MAX = SOC_CLKIN_35,
/*intern*/
	SOC_CLK_INTERN_FIRST,
	SOC_CLK_CPU1A = SOC_CLK_INTERN_FIRST,
	SOC_CLK_CPU1A_MUX,
	SOC_CLK_CPU1B,
	SOC_CLK_CPU1B_MUX,
	SOC_CLK_CPU2,
	SOC_CLK_CPU2_MUX,
	SOC_CLK_GPU1,
	SOC_CLK_GPU1_MUX,
	SOC_CLK_GPU2,
	SOC_CLK_GPU2_MUX,
	SOC_CLK_VPU1,
	SOC_CLK_VPU1_MUX,
	SOC_CLK_MJPEG,
	SOC_CLK_MJPEG_MUX,
	SOC_CLK_VPU_BUS,
	SOC_CLK_VPU_BUS_MUX,
	SOC_CLK_VSN_BUS,
	SOC_CLK_VSN_BUS_MUX,
	SOC_CLK_DDR,
	SOC_CLK_DDR_MUX,
	SOC_CLK_HIS_BUS,
	SOC_CLK_HIS_BUS_MUX,
	SOC_CLK_INTERN_MAX = SOC_CLK_HIS_BUS_MUX,
/*out*/
	SOC_CLK_OUT_FIRST,
	SOC_CLK_CPU1A_0 = SOC_CLK_OUT_FIRST,
	SOC_CLK_CPU1A_0_CORE0,
	SOC_CLK_CPU1A_0_CORE1,
	SOC_CLK_CPU1A_0_CORE2,
	SOC_CLK_CPU1A_0_CORE3,
	SOC_CLK_CPU1A_0_CORE4,
	SOC_CLK_CPU1A_0_CORE5,
	SOC_CLK_CPU1A_1,
	SOC_CLK_CPU1A_2,
	SOC_CLK_CPU1A_3,
	SOC_CLK_CPU1B_0,
	SOC_CLK_CPU1B_1,
	SOC_CLK_CPU1B_2,
	SOC_CLK_CPU1B_3,
	SOC_CLK_CPU2_0,
	SOC_CLK_CPU2_1,
	SOC_CLK_CPU2_2,
	SOC_CLK_CPU2_3,
	SOC_CLK_GPU1_0,
	SOC_CLK_GPU1_1,
	SOC_CLK_GPU1_2,
	SOC_CLK_GPU1_3,
	SOC_CLK_GPU2_0,
	SOC_CLK_GPU2_1,
	SOC_CLK_GPU2_2,
	SOC_CLK_GPU2_3,
	SOC_CLK_VPU1_0,/*bclk*/
	SOC_CLK_VPU1_1,
	SOC_CLK_VPU1_2,
	SOC_CLK_VPU1_3,
	SOC_CLK_MJPEG_0,
	SOC_CLK_MJPEG_1,
	SOC_CLK_MJPEG_2,
	SOC_CLK_MJPEG_3,
	SOC_CLK_VPU_BUS_0,
	SOC_CLK_VPU_BUS_0_VPU1,
	SOC_CLK_VPU_BUS_0_VPU2,
	SOC_CLK_VPU_BUS_0_MJPEG,
	SOC_CLK_VPU_BUS_1,
	SOC_CLK_VPU_BUS_1_VPU1,
	SOC_CLK_VPU_BUS_1_VPU2,
	SOC_CLK_VPU_BUS_1_MJPEG,
	SOC_CLK_VPU_BUS_2,
	SOC_CLK_VPU_BUS_3,
	SOC_CLK_VSN_BUS_0,
	SOC_CLK_VSN_BUS_0_VDSP,
	SOC_CLK_VSN_BUS_0_BIPC_VDSP,
	SOC_CLK_VSN_BUS_1,
	SOC_CLK_VSN_BUS_1_NOC_VSP,
	SOC_CLK_VSN_BUS_1_PLL_VSP,
	SOC_CLK_VSN_BUS_1_BIPC_VDSP,
	SOC_CLK_VSN_BUS_1_EIC_VDSP,
	SOC_CLK_VSN_BUS_2,
	SOC_CLK_VSN_BUS_3,
	SOC_CLK_DDR_0,
	SOC_CLK_DDR_1,
	SOC_CLK_DDR_2,
	SOC_CLK_DDR_3,
	SOC_CLK_NOC_BUS,
	SOC_CLK_HIS_BUS_0,
	SOC_CLK_HIS_BUS_1,
	SOC_CLK_HIS_BUS_2,
	SOC_CLK_HIS_BUS_2_NOC_HIS,
	SOC_CLK_HIS_BUS_2_PCIE2,
	SOC_CLK_HIS_BUS_2_PCIE1,
	SOC_CLK_HIS_BUS_2_USB1,
	SOC_CLK_HIS_BUS_2_USB2,
	SOC_CLK_HIS_BUS_3,
	SOC_CLK_HIS_BUS_3_NOC_HIS,
	SOC_CLK_HIS_BUS_3_PCIE2,
	SOC_CLK_HIS_BUS_3_PCIE1,
	SOC_CLK_HIS_BUS_3_USB1,
	SOC_CLK_HIS_BUS_3_USB2,
	SOC_CLK_HIS_BUS_3_PCIE_PHY,
	SOC_CLK_CPU1A_M,
	SOC_CLK_CPU1B_M,
	SOC_CLK_CPU2_M,
	SOC_CLK_GPU1_M,
	SOC_CLK_GPU2_M,
	SOC_CLK_VPU1_M,
	SOC_CLK_MJPEG_M,
	SOC_CLK_VPU_BUS_M,
	SOC_CLK_VSN_BUS_M,
	SOC_CLK_DDR_M,
	SOC_CLK_HIS_BUS_M,
	SOC_CLK_OUT_MAX = SOC_CLK_HIS_BUS_M,
};

static const char *soc_clk_src_names[] = {
	[SOC_CLKIN_0] = "RC_24M",
	[SOC_CLKIN_1] = "RC_RTC",
	[SOC_CLKIN_2] = "XTAL_24M",
	[SOC_CLKIN_3] = "XTAL_RTC",
	[SOC_CLKIN_4] = "PLL_CPU1A",
	[SOC_CLKIN_5] = "PLL_CPU1A_DIVA",
	[SOC_CLKIN_6] = "PLL_CPU1A_DIVB",
	[SOC_CLKIN_7] = "PLL_CPU1B",
	[SOC_CLKIN_8] = "PLL_CPU1B_DIVA",
	[SOC_CLKIN_9] = "PLL_CPU1B_DIVB",
	[SOC_CLKIN_10] = "PLL_CPU2",
	[SOC_CLKIN_11] = "PLL_CPU2_DIVA",
	[SOC_CLKIN_12] = "PLL_CPU2_DIVB",
	[SOC_CLKIN_13] = "PLL_GPU1",
	[SOC_CLKIN_14] = "PLL_GPU1_DIVA",
	[SOC_CLKIN_15] = "PLL_GPU1_DIVB",
	[SOC_CLKIN_16] = "PLL_GPU2",
	[SOC_CLKIN_17] = "PLL_GPU2_DIVA",
	[SOC_CLKIN_18] = "PLL_GPU2_DIVB",
	[SOC_CLKIN_19] = "PLL_VPU",
	[SOC_CLKIN_20] = "PLL_VPU_DIVA",
	[SOC_CLKIN_21] = "PLL_VPU_DIVB",
	[SOC_CLKIN_22] = "PLL_VSN",
	[SOC_CLKIN_23] = "PLL_VSN_DIVA",
	[SOC_CLKIN_24] = "PLL_VSN_DIVB",
	[SOC_CLKIN_25] = "PLL_HPI",
	[SOC_CLKIN_26] = "PLL_HPI_DIVA",
	[SOC_CLKIN_27] = "PLL_HPI_DIVB",
	[SOC_CLKIN_28] = "PLL_HIS",
	[SOC_CLKIN_29] = "PLL_HIS_DIVA",
	[SOC_CLKIN_30] = "PLL_HIS_DIVB",
	[SOC_CLKIN_31] = "PLL1_DIVA",
	[SOC_CLKIN_32] = "PLL2_DIVA",
	[SOC_CLKIN_33] = "PLL_DDR",
	[SOC_CLKIN_34] = "PLL_DDR_DIVA",
	[SOC_CLKIN_35] = "PLL_DDR_DIVB",
/*intern*/
	[SOC_CLK_CPU1A] = "CPU1A",
	[SOC_CLK_CPU1A_MUX] = "CPU1A_MUX",
	[SOC_CLK_CPU1B] = "CPU1B",
	[SOC_CLK_CPU1B_MUX] = "CPU1B_MUX",
	[SOC_CLK_CPU2] = "CPU2",
	[SOC_CLK_CPU2_MUX] = "CPU2_MUX",
	[SOC_CLK_GPU1] = "GPU1",
	[SOC_CLK_GPU1_MUX] = "GPU1_MUX",
	[SOC_CLK_GPU2] = "GPU2",
	[SOC_CLK_GPU2_MUX] = "GPU2_MUX",
	[SOC_CLK_VPU1] = "VPU1",
	[SOC_CLK_VPU1_MUX] = "VPU1_MUX",
	[SOC_CLK_MJPEG] = "MJPEG",
	[SOC_CLK_MJPEG_MUX] = "MJPEG_MUX",
	[SOC_CLK_VPU_BUS] = "VPU_BUS",
	[SOC_CLK_VPU_BUS_MUX] = "VPU_BUS_MUX",
	[SOC_CLK_VSN_BUS] = "VSN_BUS",
	[SOC_CLK_VSN_BUS_MUX] = "VSN_BUS_MUX",
	[SOC_CLK_DDR] = "DDR",
	[SOC_CLK_DDR_MUX] = "DDR_MUX",
	[SOC_CLK_NOC_BUS] = "NOC_BUS",
	[SOC_CLK_HIS_BUS] = "HIS_BUS",
	[SOC_CLK_HIS_BUS_MUX] = "HIS_BUS_MUX",
/*out*/
	[SOC_CLK_CPU1A_0] = "CPU1A_0",
	[SOC_CLK_CPU1A_0_CORE0] = "CPU1A_0_CORE0",
	[SOC_CLK_CPU1A_0_CORE1] = "CPU1A_0_CORE1",
	[SOC_CLK_CPU1A_0_CORE2] = "CPU1A_0_CORE2",
	[SOC_CLK_CPU1A_0_CORE3] = "CPU1A_0_CORE3",
	[SOC_CLK_CPU1A_0_CORE4] = "CPU1A_0_CORE4",
	[SOC_CLK_CPU1A_0_CORE5] = "CPU1A_0_CORE5",
	[SOC_CLK_CPU1A_1] = "CPU1A_1",
	[SOC_CLK_CPU1A_2] = "CPU1A_2",
	[SOC_CLK_CPU1A_3] = "CPU1A_3",
	[SOC_CLK_CPU1B_0] = "CPU1B_0",
	[SOC_CLK_CPU1B_1] = "CPU1B_1",
	[SOC_CLK_CPU1B_2] = "CPU1B_2",
	[SOC_CLK_CPU1B_3] = "CPU1B_3",
	[SOC_CLK_CPU2_0] = "CPU2_0",
	[SOC_CLK_CPU2_1] = "CPU2_1",
	[SOC_CLK_CPU2_2] = "CPU2_2",
	[SOC_CLK_CPU2_3] = "CPU2_3",
	[SOC_CLK_GPU1_0] = "GPU1_0",
	[SOC_CLK_GPU1_1] = "GPU1_1",
	[SOC_CLK_GPU1_2] = "GPU1_2",
	[SOC_CLK_GPU1_3] = "GPU1_3",
	[SOC_CLK_GPU2_0] = "GPU2_0",
	[SOC_CLK_GPU2_1] = "GPU2_1",
	[SOC_CLK_GPU2_2] = "GPU2_2",
	[SOC_CLK_GPU2_3] = "GPU2_3",
	[SOC_CLK_VPU1_0] = "VPU1_0",
	[SOC_CLK_VPU1_1] = "VPU1_1",
	[SOC_CLK_VPU1_2] = "VPU1_2",
	[SOC_CLK_VPU1_3] = "VPU1_3",
	[SOC_CLK_MJPEG_0] = "MJPEG_0",
	[SOC_CLK_MJPEG_1] = "MJPEG_1",
	[SOC_CLK_MJPEG_2] = "MJPEG_2",
	[SOC_CLK_MJPEG_3] = "MJPEG_3",
	[SOC_CLK_VPU_BUS_0] = "VPU_BUS_0",
	[SOC_CLK_VPU_BUS_0_VPU1] = "VPU_BUS_0_VPU1",
	[SOC_CLK_VPU_BUS_0_VPU2] = "VPU_BUS_0_VPU2",
	[SOC_CLK_VPU_BUS_0_MJPEG] = "VPU_BUS_0_MJPEG",
	[SOC_CLK_VPU_BUS_1] = "VPU_BUS_1",
	[SOC_CLK_VPU_BUS_1_VPU1] = "VPU_BUS_1_VPU1",
	[SOC_CLK_VPU_BUS_1_VPU2] = "VPU_BUS_1_VPU2",
	[SOC_CLK_VPU_BUS_1_MJPEG] = "VPU_BUS_1_MJPEG",
	[SOC_CLK_VPU_BUS_2] = "VPU_BUS_2",
	[SOC_CLK_VPU_BUS_3] = "VPU_BUS_3",
	[SOC_CLK_VSN_BUS_0] = "VSN_BUS_0",
	[SOC_CLK_VSN_BUS_0_VDSP] = "VSN_BUS_0_VDSP",
	[SOC_CLK_VSN_BUS_0_BIPC_VDSP] = "VSN_BUS_0_BIPC_VDSP",
	[SOC_CLK_VSN_BUS_1] = "VSN_BUS_1",
	[SOC_CLK_VSN_BUS_1_NOC_VSP] = "VSN_BUS_1_NOC_VSP",
	[SOC_CLK_VSN_BUS_1_PLL_VSP] = "VSN_BUS_1_PLL_VSP",
	[SOC_CLK_VSN_BUS_1_BIPC_VDSP] = "VSN_BUS_1_BIPC_VDSP",
	[SOC_CLK_VSN_BUS_1_EIC_VDSP] = "VSN_BUS_1_EIC_VDSP",
	[SOC_CLK_VSN_BUS_2] = "VSN_BUS_2",
	[SOC_CLK_VSN_BUS_3] = "VSN_BUS_3",
	[SOC_CLK_DDR_0] = "DDR_0",
	[SOC_CLK_DDR_1] = "DDR_1",
	[SOC_CLK_DDR_2] = "DDR_2",
	[SOC_CLK_DDR_3] = "DDR_3",
	[SOC_CLK_HIS_BUS_0] = "HIS_BUS_0",
	[SOC_CLK_HIS_BUS_1] = "HIS_BUS_1",
	[SOC_CLK_HIS_BUS_2] = "HIS_BUS_2",
	[SOC_CLK_HIS_BUS_2_NOC_HIS] = "HIS_BUS_2_NOC_HIS",
	[SOC_CLK_HIS_BUS_2_PCIE2] = "HIS_BUS_2_PCIE2",
	[SOC_CLK_HIS_BUS_2_PCIE1] = "HIS_BUS_2_PCIE1",
	[SOC_CLK_HIS_BUS_2_USB1] = "HIS_BUS_2_USB1",
	[SOC_CLK_HIS_BUS_2_USB2] = "HIS_BUS_2_USB2",
	[SOC_CLK_HIS_BUS_3] = "HIS_BUS_3",
	[SOC_CLK_HIS_BUS_3_NOC_HIS] = "HIS_BUS_3_NOC_HIS",
	[SOC_CLK_HIS_BUS_3_PCIE2] = "HIS_BUS_3_PCIE2",
	[SOC_CLK_HIS_BUS_3_PCIE1] = "HIS_BUS_3_PCIE1",
	[SOC_CLK_HIS_BUS_3_USB1] = "HIS_BUS_3_USB1",
	[SOC_CLK_HIS_BUS_3_USB2] = "HIS_BUS_3_USB2",
	[SOC_CLK_HIS_BUS_3_PCIE_PHY] = "HIS_BUS_3_PCIE_PHY",
	[SOC_CLK_CPU1A_M] = "CPU1A_M",
	[SOC_CLK_CPU1B_M] = "CPU1B_M",
	[SOC_CLK_CPU2_M] = "CPU2_M",
	[SOC_CLK_GPU1_M] = "GPU1_M",
	[SOC_CLK_GPU2_M] = "GPU2_M",
	[SOC_CLK_VPU1_M] = "VPU1_M",
	[SOC_CLK_MJPEG_M] = "MJPEG_M",
	[SOC_CLK_VPU_BUS_M] = "VPU_BUS_M",
	[SOC_CLK_VSN_BUS_M] = "VSN_BUS_M",
	[SOC_CLK_DDR_M] = "DDR_M",
	[SOC_CLK_HIS_BUS_M] = "HIS_BUS_M",

};
#endif

