

================================================================
== Vivado HLS Report for 'clock_generator'
================================================================
* Date:           Thu May  9 13:54:20 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        clock_generator-vhls
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 3.498 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.49>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_clock) nounwind, !map !7"   --->   Operation 2 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([16 x i8]* @clock_generator_str) nounwind"   --->   Operation 3 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %out_clock, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [clock_generator-vhls/clock_generator.cpp:8]   --->   Operation 4 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [clock_generator-vhls/clock_generator.cpp:9]   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%state_load = load i1* @state, align 1" [clock_generator-vhls/clock_generator.cpp:21]   --->   Operation 6 'load' 'state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%counter_load = load i32* @counter, align 4" [clock_generator-vhls/clock_generator.cpp:33]   --->   Operation 7 'load' 'counter_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (2.43ns)   --->   "%icmp_ln33 = icmp eq i32 %counter_load, 0" [clock_generator-vhls/clock_generator.cpp:33]   --->   Operation 8 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (2.70ns)   --->   "%next_counter = add i32 %counter_load, -1" [clock_generator-vhls/clock_generator.cpp:37]   --->   Operation 9 'add' 'next_counter' <Predicate = (!icmp_ln33)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.79ns)   --->   "%select_ln33 = select i1 %icmp_ln33, i32 9, i32 %next_counter" [clock_generator-vhls/clock_generator.cpp:33]   --->   Operation 10 'select' 'select_ln33' <Predicate = true> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node select_ln21)   --->   "%xor_ln33 = xor i1 %icmp_ln33, true" [clock_generator-vhls/clock_generator.cpp:33]   --->   Operation 11 'xor' 'xor_ln33' <Predicate = (state_load)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln21 = select i1 %state_load, i1 %xor_ln33, i1 %icmp_ln33" [clock_generator-vhls/clock_generator.cpp:21]   --->   Operation 12 'select' 'select_ln21' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "store i1 %select_ln21, i1* @state, align 1" [clock_generator-vhls/clock_generator.cpp:46]   --->   Operation 13 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "store i32 %select_ln33, i32* @counter, align 4" [clock_generator-vhls/clock_generator.cpp:47]   --->   Operation 14 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %out_clock, i1 %state_load) nounwind" [clock_generator-vhls/clock_generator.cpp:48]   --->   Operation 15 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "ret void" [clock_generator-vhls/clock_generator.cpp:50]   --->   Operation 16 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ out_clock]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ counter]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap  ) [ 00]
spectopmodule_ln0 (spectopmodule) [ 00]
specinterface_ln8 (specinterface) [ 00]
specinterface_ln9 (specinterface) [ 00]
state_load        (load         ) [ 01]
counter_load      (load         ) [ 00]
icmp_ln33         (icmp         ) [ 01]
next_counter      (add          ) [ 00]
select_ln33       (select       ) [ 00]
xor_ln33          (xor          ) [ 00]
select_ln21       (select       ) [ 00]
store_ln46        (store        ) [ 00]
store_ln47        (store        ) [ 00]
write_ln48        (write        ) [ 00]
ret_ln50          (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_clock">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_clock"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="state">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="counter">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="clock_generator_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i1P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="write_ln48_write_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="0" slack="0"/>
<pin id="32" dir="0" index="1" bw="1" slack="0"/>
<pin id="33" dir="0" index="2" bw="1" slack="0"/>
<pin id="34" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln48/1 "/>
</bind>
</comp>

<comp id="37" class="1004" name="state_load_load_fu_37">
<pin_list>
<pin id="38" dir="0" index="0" bw="1" slack="0"/>
<pin id="39" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_load/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="counter_load_load_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter_load/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="icmp_ln33_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="next_counter_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_counter/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="select_ln33_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="0" index="1" bw="5" slack="0"/>
<pin id="61" dir="0" index="2" bw="32" slack="0"/>
<pin id="62" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="xor_ln33_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln33/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="select_ln21_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="1" slack="0"/>
<pin id="76" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="store_ln46_store_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="store_ln47_store_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="35"><net_src comp="28" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="36"><net_src comp="0" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="40"><net_src comp="2" pin="0"/><net_sink comp="37" pin=0"/></net>

<net id="41"><net_src comp="37" pin="1"/><net_sink comp="30" pin=2"/></net>

<net id="45"><net_src comp="4" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="50"><net_src comp="42" pin="1"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="16" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="42" pin="1"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="22" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="46" pin="2"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="24" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="65"><net_src comp="52" pin="2"/><net_sink comp="58" pin=2"/></net>

<net id="70"><net_src comp="46" pin="2"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="26" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="37" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="66" pin="2"/><net_sink comp="72" pin=1"/></net>

<net id="79"><net_src comp="46" pin="2"/><net_sink comp="72" pin=2"/></net>

<net id="84"><net_src comp="72" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="58" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="86" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_clock | {1 }
	Port: state | {1 }
	Port: counter | {1 }
 - Input state : 
	Port: clock_generator : state | {1 }
	Port: clock_generator : counter | {1 }
  - Chain level:
	State 1
		icmp_ln33 : 1
		next_counter : 1
		select_ln33 : 2
		xor_ln33 : 2
		select_ln21 : 2
		store_ln46 : 3
		store_ln47 : 3
		write_ln48 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|    add   |   next_counter_fu_52   |    0    |    39   |
|----------|------------------------|---------|---------|
|  select  |    select_ln33_fu_58   |    0    |    32   |
|          |    select_ln21_fu_72   |    0    |    2    |
|----------|------------------------|---------|---------|
|   icmp   |     icmp_ln33_fu_46    |    0    |    18   |
|----------|------------------------|---------|---------|
|    xor   |     xor_ln33_fu_66     |    0    |    2    |
|----------|------------------------|---------|---------|
|   write  | write_ln48_write_fu_30 |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    93   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   93   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   93   |
+-----------+--------+--------+
