

================================================================
== Vitis HLS Report for 'generic_round_float_s'
================================================================
* Date:           Sun Jul 28 14:59:32 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Weight_quantization
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.444 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      185|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        0|     -|       47|       24|    -|
|Multiplexer          |        -|     -|        -|        -|    -|
|Register             |        -|     -|       68|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      115|      209|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +------------------+--------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory      |                      Module                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+--------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |mask_table_U      |generic_round_float_s_mask_table_ROM_AUTO_1R      |        0|  23|  12|    0|    32|   23|     1|          736|
    |one_half_table_U  |generic_round_float_s_one_half_table_ROM_AUTO_1R  |        0|  24|  12|    0|    32|   24|     1|          768|
    +------------------+--------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total             |                                                  |        0|  47|  24|    0|    64|   47|     2|         1504|
    +------------------+--------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |data_fu_133_p2          |         +|   0|  0|  39|          32|          32|
    |and_ln170_fu_188_p2     |       and|   0|  0|   2|           1|           1|
    |xs_sig_fu_148_p2        |       and|   0|  0|  23|          23|          23|
    |icmp_ln167_fu_86_p2     |      icmp|   0|  0|  15|           8|           7|
    |icmp_ln170_fu_92_p2     |      icmp|   0|  0|  15|           8|           8|
    |ap_return               |    select|   0|  0|  32|           1|          32|
    |select_ln167_fu_172_p3  |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |xor_ln167_fu_183_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln184_fu_142_p2     |       xor|   0|  0|  23|          23|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 185|          99|         141|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |data_9_reg_205           |  32|   0|   32|          0|
    |icmp_ln167_reg_211       |   1|   0|    1|          0|
    |icmp_ln170_reg_217       |   1|   0|    1|          0|
    |x_read_reg_200           |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  68|   0|   68|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------+-----+-----+------------+----------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  generic_round<float>|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  generic_round<float>|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|  generic_round<float>|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|  generic_round<float>|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|  generic_round<float>|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|  generic_round<float>|  return value|
|ap_ce      |   in|    1|  ap_ctrl_hs|  generic_round<float>|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|  generic_round<float>|  return value|
|x          |   in|   32|     ap_none|                     x|        scalar|
+-----------+-----+-----+------------+----------------------+--------------+

