#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x1556169f0 .scope module, "rom_tb" "rom_tb" 2 4;
 .timescale -9 -10;
v0x1556269b0_0 .var "a", 15 0;
v0x155626a60_0 .var "clk", 0 0;
v0x155626af0_0 .net "q0", 7 0, v0x1556265c0_0;  1 drivers
v0x155626ba0_0 .net "q1", 7 0, v0x155626650_0;  1 drivers
v0x155626c50_0 .net "q2", 7 0, v0x155626700_0;  1 drivers
v0x155626d20_0 .net "q3", 7 0, v0x1556267b0_0;  1 drivers
v0x155626dd0_0 .var "re", 0 0;
S_0x15560cab0 .scope module, "r" "rom" 2 17, 3 1 0, S_0x1556169f0;
 .timescale -9 -10;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 1 "re";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 8 "q0";
    .port_info 4 /OUTPUT 8 "q1";
    .port_info 5 /OUTPUT 8 "q2";
    .port_info 6 /OUTPUT 8 "q3";
P_0x15560cc20 .param/l "READ_SIZE" 1 3 11, +C4<00000000000000000000000000000011>;
P_0x15560cc60 .param/l "SIZE" 1 3 10, +C4<00000000000000001000000000000000>;
P_0x15560cca0 .param/l "WRITE_FILE" 1 3 12, +C4<00000000000000000000000000000000>;
v0x155609340_0 .net "a", 15 0, v0x1556269b0_0;  1 drivers
v0x155626490_0 .net "clk", 0 0, v0x155626a60_0;  1 drivers
v0x155626530 .array "m", 32767 0, 7 0;
v0x1556265c0_0 .var "q0", 7 0;
v0x155626650_0 .var "q1", 7 0;
v0x155626700_0 .var "q2", 7 0;
v0x1556267b0_0 .var "q3", 7 0;
v0x155626860_0 .net "re", 0 0, v0x155626dd0_0;  1 drivers
E_0x15560e790 .event edge, v0x155626490_0;
S_0x155607fb0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 21, 3 21 0, S_0x15560cab0;
 .timescale -9 -10;
    .scope S_0x15560cab0;
T_0 ;
    %vpi_call 3 18 "$readmemh", "/Users/connor/desktop/cpu-design/test.o", v0x155626530 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x15560cab0;
T_1 ;
    %wait E_0x15560e790;
    %pushi/vec4 32768, 0, 32;
    %load/vec4 v0x155609340_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x155609340_0;
    %pad/u 32;
    %cmpi/u 65532, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x155626860_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x155609340_0;
    %pad/u 34;
    %pushi/vec4 4294959104, 0, 32;
    %concati/vec4 0, 0, 2;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x155626530, 4;
    %assign/vec4 v0x1556265c0_0, 0;
    %load/vec4 v0x155609340_0;
    %pad/u 34;
    %pushi/vec4 4294959104, 0, 32;
    %concati/vec4 1, 0, 2;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x155626530, 4;
    %assign/vec4 v0x155626650_0, 0;
    %load/vec4 v0x155609340_0;
    %pad/u 34;
    %pushi/vec4 4294959104, 0, 32;
    %concati/vec4 2, 0, 2;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x155626530, 4;
    %assign/vec4 v0x155626700_0, 0;
    %load/vec4 v0x155609340_0;
    %pad/u 34;
    %pushi/vec4 4294959104, 0, 32;
    %concati/vec4 3, 0, 2;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x155626530, 4;
    %assign/vec4 v0x1556267b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 255, 8;
    %assign/vec4 v0x1556265c0_0, 0;
    %pushi/vec4 0, 255, 8;
    %assign/vec4 v0x155626650_0, 0;
    %pushi/vec4 0, 255, 8;
    %assign/vec4 v0x155626700_0, 0;
    %pushi/vec4 0, 255, 8;
    %assign/vec4 v0x1556267b0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x1556169f0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155626a60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x155626dd0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1556269b0_0, 0, 16;
    %end;
    .thread T_2;
    .scope S_0x1556169f0;
T_3 ;
    %delay 10, 0;
    %load/vec4 v0x155626a60_0;
    %nor/r;
    %store/vec4 v0x155626a60_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1556169f0;
T_4 ;
    %vpi_call 2 14 "$dumpfile", "rom_tb.vcd" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1556169f0;
T_5 ;
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1556169f0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1556169f0;
T_6 ;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x155626dd0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0x1556269b0_0, 0, 16;
    %delay 50, 0;
    %pushi/vec4 32769, 0, 16;
    %store/vec4 v0x1556269b0_0, 0, 16;
    %delay 50, 0;
    %pushi/vec4 40000, 0, 16;
    %store/vec4 v0x1556269b0_0, 0, 16;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155626dd0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0x1556269b0_0, 0, 16;
    %delay 50, 0;
    %pushi/vec4 10, 0, 16;
    %store/vec4 v0x1556269b0_0, 0, 16;
    %delay 50, 0;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x1556269b0_0, 0, 16;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x155626dd0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 32769, 0, 16;
    %store/vec4 v0x1556269b0_0, 0, 16;
    %delay 50, 0;
    %pushi/vec4 10, 0, 16;
    %store/vec4 v0x1556269b0_0, 0, 16;
    %delay 10, 0;
    %delay 50, 0;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0x1556269b0_0, 0, 16;
    %delay 50, 0;
    %pushi/vec4 32769, 0, 16;
    %store/vec4 v0x1556269b0_0, 0, 16;
    %delay 50, 0;
    %pushi/vec4 32770, 0, 16;
    %store/vec4 v0x1556269b0_0, 0, 16;
    %delay 50, 0;
    %vpi_call 2 45 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "rom_tb.v";
    "./rom.v";
