#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000024888cdba60 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000024888d44b60_0 .net "PC", 31 0, v0000024888d024a0_0;  1 drivers
v0000024888d43c60_0 .var "clk", 0 0;
v0000024888d44980_0 .net "clkout", 0 0, L_0000024888d0e650;  1 drivers
v0000024888d436c0_0 .net "cycles_consumed", 31 0, v0000024888d45420_0;  1 drivers
v0000024888d44ac0_0 .var "rst", 0 0;
S_0000024888c72050 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000024888cdba60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000024888cc6520 .param/l "RType" 0 4 2, C4<000000>;
P_0000024888cc6558 .param/l "add" 0 4 5, C4<100000>;
P_0000024888cc6590 .param/l "addi" 0 4 8, C4<001000>;
P_0000024888cc65c8 .param/l "addu" 0 4 5, C4<100001>;
P_0000024888cc6600 .param/l "and_" 0 4 5, C4<100100>;
P_0000024888cc6638 .param/l "andi" 0 4 8, C4<001100>;
P_0000024888cc6670 .param/l "beq" 0 4 10, C4<000100>;
P_0000024888cc66a8 .param/l "bne" 0 4 10, C4<000101>;
P_0000024888cc66e0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000024888cc6718 .param/l "j" 0 4 12, C4<000010>;
P_0000024888cc6750 .param/l "jal" 0 4 12, C4<000011>;
P_0000024888cc6788 .param/l "jr" 0 4 6, C4<001000>;
P_0000024888cc67c0 .param/l "lw" 0 4 8, C4<100011>;
P_0000024888cc67f8 .param/l "nor_" 0 4 5, C4<100111>;
P_0000024888cc6830 .param/l "or_" 0 4 5, C4<100101>;
P_0000024888cc6868 .param/l "ori" 0 4 8, C4<001101>;
P_0000024888cc68a0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000024888cc68d8 .param/l "sll" 0 4 6, C4<000000>;
P_0000024888cc6910 .param/l "slt" 0 4 5, C4<101010>;
P_0000024888cc6948 .param/l "slti" 0 4 8, C4<101010>;
P_0000024888cc6980 .param/l "srl" 0 4 6, C4<000010>;
P_0000024888cc69b8 .param/l "sub" 0 4 5, C4<100010>;
P_0000024888cc69f0 .param/l "subu" 0 4 5, C4<100011>;
P_0000024888cc6a28 .param/l "sw" 0 4 8, C4<101011>;
P_0000024888cc6a60 .param/l "xor_" 0 4 5, C4<100110>;
P_0000024888cc6a98 .param/l "xori" 0 4 8, C4<001110>;
L_0000024888d0df50 .functor NOT 1, v0000024888d44ac0_0, C4<0>, C4<0>, C4<0>;
L_0000024888d0e1f0 .functor NOT 1, v0000024888d44ac0_0, C4<0>, C4<0>, C4<0>;
L_0000024888d0d9a0 .functor NOT 1, v0000024888d44ac0_0, C4<0>, C4<0>, C4<0>;
L_0000024888d0da10 .functor NOT 1, v0000024888d44ac0_0, C4<0>, C4<0>, C4<0>;
L_0000024888d0e340 .functor NOT 1, v0000024888d44ac0_0, C4<0>, C4<0>, C4<0>;
L_0000024888d0de00 .functor NOT 1, v0000024888d44ac0_0, C4<0>, C4<0>, C4<0>;
L_0000024888d0e490 .functor NOT 1, v0000024888d44ac0_0, C4<0>, C4<0>, C4<0>;
L_0000024888d0dc40 .functor NOT 1, v0000024888d44ac0_0, C4<0>, C4<0>, C4<0>;
L_0000024888d0e650 .functor OR 1, v0000024888d43c60_0, v0000024888cd1f60_0, C4<0>, C4<0>;
L_0000024888d0e5e0 .functor OR 1, L_0000024888da3460, L_0000024888da1f20, C4<0>, C4<0>;
L_0000024888d0dcb0 .functor AND 1, L_0000024888da35a0, L_0000024888da1ca0, C4<1>, C4<1>;
L_0000024888d0da80 .functor NOT 1, v0000024888d44ac0_0, C4<0>, C4<0>, C4<0>;
L_0000024888d0e500 .functor OR 1, L_0000024888da24c0, L_0000024888da2060, C4<0>, C4<0>;
L_0000024888d0e570 .functor OR 1, L_0000024888d0e500, L_0000024888da1b60, C4<0>, C4<0>;
L_0000024888d0e730 .functor OR 1, L_0000024888da2d80, L_0000024888da2e20, C4<0>, C4<0>;
L_0000024888d0e0a0 .functor AND 1, L_0000024888da2ce0, L_0000024888d0e730, C4<1>, C4<1>;
L_0000024888d0e110 .functor OR 1, L_0000024888da3ad0, L_0000024888da4250, C4<0>, C4<0>;
L_0000024888d0dd20 .functor AND 1, L_0000024888da5010, L_0000024888d0e110, C4<1>, C4<1>;
L_0000024888d0d930 .functor NOT 1, L_0000024888d0e650, C4<0>, C4<0>, C4<0>;
v0000024888d01460_0 .net "ALUOp", 3 0, v0000024888cd3040_0;  1 drivers
v0000024888d02720_0 .net "ALUResult", 31 0, v0000024888d01dc0_0;  1 drivers
v0000024888d027c0_0 .net "ALUSrc", 0 0, v0000024888cd3720_0;  1 drivers
v0000024888d02860_0 .net "ALUin2", 31 0, L_0000024888da4ed0;  1 drivers
v0000024888d04ce0_0 .net "MemReadEn", 0 0, v0000024888cd23c0_0;  1 drivers
v0000024888d04a60_0 .net "MemWriteEn", 0 0, v0000024888cd1a60_0;  1 drivers
v0000024888d04600_0 .net "MemtoReg", 0 0, v0000024888cd37c0_0;  1 drivers
v0000024888d03d40_0 .net "PC", 31 0, v0000024888d024a0_0;  alias, 1 drivers
v0000024888d046a0_0 .net "PCPlus1", 31 0, L_0000024888da33c0;  1 drivers
v0000024888d049c0_0 .net "PCsrc", 0 0, v0000024888d01f00_0;  1 drivers
v0000024888d04c40_0 .net "RegDst", 0 0, v0000024888cd1b00_0;  1 drivers
v0000024888d03160_0 .net "RegWriteEn", 0 0, v0000024888cd2b40_0;  1 drivers
v0000024888d04e20_0 .net "WriteRegister", 4 0, L_0000024888da21a0;  1 drivers
v0000024888d03840_0 .net *"_ivl_0", 0 0, L_0000024888d0df50;  1 drivers
L_0000024888d456d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000024888d035c0_0 .net/2u *"_ivl_10", 4 0, L_0000024888d456d0;  1 drivers
L_0000024888d45ac0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024888d03200_0 .net *"_ivl_101", 15 0, L_0000024888d45ac0;  1 drivers
v0000024888d04420_0 .net *"_ivl_102", 31 0, L_0000024888da27e0;  1 drivers
L_0000024888d45b08 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024888d04240_0 .net *"_ivl_105", 25 0, L_0000024888d45b08;  1 drivers
L_0000024888d45b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024888d03ca0_0 .net/2u *"_ivl_106", 31 0, L_0000024888d45b50;  1 drivers
v0000024888d047e0_0 .net *"_ivl_108", 0 0, L_0000024888da35a0;  1 drivers
L_0000024888d45b98 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000024888d03660_0 .net/2u *"_ivl_110", 5 0, L_0000024888d45b98;  1 drivers
v0000024888d03de0_0 .net *"_ivl_112", 0 0, L_0000024888da1ca0;  1 drivers
v0000024888d044c0_0 .net *"_ivl_115", 0 0, L_0000024888d0dcb0;  1 drivers
v0000024888d04880_0 .net *"_ivl_116", 47 0, L_0000024888da2240;  1 drivers
L_0000024888d45be0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024888d03ac0_0 .net *"_ivl_119", 15 0, L_0000024888d45be0;  1 drivers
L_0000024888d45718 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000024888d04b00_0 .net/2u *"_ivl_12", 5 0, L_0000024888d45718;  1 drivers
v0000024888d04ba0_0 .net *"_ivl_120", 47 0, L_0000024888da2380;  1 drivers
L_0000024888d45c28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024888d042e0_0 .net *"_ivl_123", 15 0, L_0000024888d45c28;  1 drivers
v0000024888d038e0_0 .net *"_ivl_125", 0 0, L_0000024888da2100;  1 drivers
v0000024888d032a0_0 .net *"_ivl_126", 31 0, L_0000024888da3000;  1 drivers
v0000024888d04d80_0 .net *"_ivl_128", 47 0, L_0000024888da1700;  1 drivers
v0000024888d03340_0 .net *"_ivl_130", 47 0, L_0000024888da1d40;  1 drivers
v0000024888d03e80_0 .net *"_ivl_132", 47 0, L_0000024888da2420;  1 drivers
v0000024888d04740_0 .net *"_ivl_134", 47 0, L_0000024888da30a0;  1 drivers
v0000024888d04ec0_0 .net *"_ivl_14", 0 0, L_0000024888d44a20;  1 drivers
v0000024888d041a0_0 .net *"_ivl_140", 0 0, L_0000024888d0da80;  1 drivers
L_0000024888d45cb8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024888d033e0_0 .net/2u *"_ivl_142", 31 0, L_0000024888d45cb8;  1 drivers
L_0000024888d45d90 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000024888d03700_0 .net/2u *"_ivl_146", 5 0, L_0000024888d45d90;  1 drivers
v0000024888d03980_0 .net *"_ivl_148", 0 0, L_0000024888da24c0;  1 drivers
L_0000024888d45dd8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000024888d037a0_0 .net/2u *"_ivl_150", 5 0, L_0000024888d45dd8;  1 drivers
v0000024888d03480_0 .net *"_ivl_152", 0 0, L_0000024888da2060;  1 drivers
v0000024888d04380_0 .net *"_ivl_155", 0 0, L_0000024888d0e500;  1 drivers
L_0000024888d45e20 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000024888d03020_0 .net/2u *"_ivl_156", 5 0, L_0000024888d45e20;  1 drivers
v0000024888d04560_0 .net *"_ivl_158", 0 0, L_0000024888da1b60;  1 drivers
L_0000024888d45760 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000024888d030c0_0 .net/2u *"_ivl_16", 4 0, L_0000024888d45760;  1 drivers
v0000024888d03a20_0 .net *"_ivl_161", 0 0, L_0000024888d0e570;  1 drivers
L_0000024888d45e68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024888d03520_0 .net/2u *"_ivl_162", 15 0, L_0000024888d45e68;  1 drivers
v0000024888d04920_0 .net *"_ivl_164", 31 0, L_0000024888da2560;  1 drivers
v0000024888d03fc0_0 .net *"_ivl_167", 0 0, L_0000024888da2600;  1 drivers
v0000024888d03b60_0 .net *"_ivl_168", 15 0, L_0000024888da3140;  1 drivers
v0000024888d03c00_0 .net *"_ivl_170", 31 0, L_0000024888da26a0;  1 drivers
v0000024888d03f20_0 .net *"_ivl_174", 31 0, L_0000024888da2920;  1 drivers
L_0000024888d45eb0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024888d04060_0 .net *"_ivl_177", 25 0, L_0000024888d45eb0;  1 drivers
L_0000024888d45ef8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024888d04100_0 .net/2u *"_ivl_178", 31 0, L_0000024888d45ef8;  1 drivers
v0000024888d41f70_0 .net *"_ivl_180", 0 0, L_0000024888da2ce0;  1 drivers
L_0000024888d45f40 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000024888d42d30_0 .net/2u *"_ivl_182", 5 0, L_0000024888d45f40;  1 drivers
v0000024888d43050_0 .net *"_ivl_184", 0 0, L_0000024888da2d80;  1 drivers
L_0000024888d45f88 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000024888d41bb0_0 .net/2u *"_ivl_186", 5 0, L_0000024888d45f88;  1 drivers
v0000024888d41750_0 .net *"_ivl_188", 0 0, L_0000024888da2e20;  1 drivers
v0000024888d421f0_0 .net *"_ivl_19", 4 0, L_0000024888d44160;  1 drivers
v0000024888d42dd0_0 .net *"_ivl_191", 0 0, L_0000024888d0e730;  1 drivers
v0000024888d43190_0 .net *"_ivl_193", 0 0, L_0000024888d0e0a0;  1 drivers
L_0000024888d45fd0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000024888d42510_0 .net/2u *"_ivl_194", 5 0, L_0000024888d45fd0;  1 drivers
v0000024888d41a70_0 .net *"_ivl_196", 0 0, L_0000024888da5470;  1 drivers
L_0000024888d46018 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000024888d432d0_0 .net/2u *"_ivl_198", 31 0, L_0000024888d46018;  1 drivers
L_0000024888d45688 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000024888d43410_0 .net/2u *"_ivl_2", 5 0, L_0000024888d45688;  1 drivers
v0000024888d420b0_0 .net *"_ivl_20", 4 0, L_0000024888d43e40;  1 drivers
v0000024888d41930_0 .net *"_ivl_200", 31 0, L_0000024888da46b0;  1 drivers
v0000024888d419d0_0 .net *"_ivl_204", 31 0, L_0000024888da3e90;  1 drivers
L_0000024888d46060 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024888d41b10_0 .net *"_ivl_207", 25 0, L_0000024888d46060;  1 drivers
L_0000024888d460a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024888d434b0_0 .net/2u *"_ivl_208", 31 0, L_0000024888d460a8;  1 drivers
v0000024888d42b50_0 .net *"_ivl_210", 0 0, L_0000024888da5010;  1 drivers
L_0000024888d460f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000024888d43370_0 .net/2u *"_ivl_212", 5 0, L_0000024888d460f0;  1 drivers
v0000024888d41e30_0 .net *"_ivl_214", 0 0, L_0000024888da3ad0;  1 drivers
L_0000024888d46138 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000024888d417f0_0 .net/2u *"_ivl_216", 5 0, L_0000024888d46138;  1 drivers
v0000024888d41cf0_0 .net *"_ivl_218", 0 0, L_0000024888da4250;  1 drivers
v0000024888d430f0_0 .net *"_ivl_221", 0 0, L_0000024888d0e110;  1 drivers
v0000024888d42650_0 .net *"_ivl_223", 0 0, L_0000024888d0dd20;  1 drivers
L_0000024888d46180 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000024888d43550_0 .net/2u *"_ivl_224", 5 0, L_0000024888d46180;  1 drivers
v0000024888d42fb0_0 .net *"_ivl_226", 0 0, L_0000024888da51f0;  1 drivers
v0000024888d42c90_0 .net *"_ivl_228", 31 0, L_0000024888da47f0;  1 drivers
v0000024888d42bf0_0 .net *"_ivl_24", 0 0, L_0000024888d0d9a0;  1 drivers
L_0000024888d457a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000024888d42e70_0 .net/2u *"_ivl_26", 4 0, L_0000024888d457a8;  1 drivers
v0000024888d41890_0 .net *"_ivl_29", 4 0, L_0000024888d43f80;  1 drivers
v0000024888d42330_0 .net *"_ivl_32", 0 0, L_0000024888d0da10;  1 drivers
L_0000024888d457f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000024888d41ed0_0 .net/2u *"_ivl_34", 4 0, L_0000024888d457f0;  1 drivers
v0000024888d43230_0 .net *"_ivl_37", 4 0, L_0000024888d43760;  1 drivers
v0000024888d42ab0_0 .net *"_ivl_40", 0 0, L_0000024888d0e340;  1 drivers
L_0000024888d45838 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024888d41c50_0 .net/2u *"_ivl_42", 15 0, L_0000024888d45838;  1 drivers
v0000024888d42790_0 .net *"_ivl_45", 15 0, L_0000024888da29c0;  1 drivers
v0000024888d42010_0 .net *"_ivl_48", 0 0, L_0000024888d0de00;  1 drivers
v0000024888d42470_0 .net *"_ivl_5", 5 0, L_0000024888d43d00;  1 drivers
L_0000024888d45880 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024888d42f10_0 .net/2u *"_ivl_50", 36 0, L_0000024888d45880;  1 drivers
L_0000024888d458c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024888d41d90_0 .net/2u *"_ivl_52", 31 0, L_0000024888d458c8;  1 drivers
v0000024888d426f0_0 .net *"_ivl_55", 4 0, L_0000024888da2b00;  1 drivers
v0000024888d425b0_0 .net *"_ivl_56", 36 0, L_0000024888da2ba0;  1 drivers
v0000024888d42830_0 .net *"_ivl_58", 36 0, L_0000024888da3500;  1 drivers
v0000024888d42150_0 .net *"_ivl_62", 0 0, L_0000024888d0e490;  1 drivers
L_0000024888d45910 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000024888d42290_0 .net/2u *"_ivl_64", 5 0, L_0000024888d45910;  1 drivers
v0000024888d42970_0 .net *"_ivl_67", 5 0, L_0000024888da3280;  1 drivers
v0000024888d423d0_0 .net *"_ivl_70", 0 0, L_0000024888d0dc40;  1 drivers
L_0000024888d45958 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024888d416b0_0 .net/2u *"_ivl_72", 57 0, L_0000024888d45958;  1 drivers
L_0000024888d459a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024888d428d0_0 .net/2u *"_ivl_74", 31 0, L_0000024888d459a0;  1 drivers
v0000024888d42a10_0 .net *"_ivl_77", 25 0, L_0000024888da1c00;  1 drivers
v0000024888d43da0_0 .net *"_ivl_78", 57 0, L_0000024888da22e0;  1 drivers
v0000024888d44520_0 .net *"_ivl_8", 0 0, L_0000024888d0e1f0;  1 drivers
v0000024888d454c0_0 .net *"_ivl_80", 57 0, L_0000024888da31e0;  1 drivers
L_0000024888d459e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000024888d44700_0 .net/2u *"_ivl_84", 31 0, L_0000024888d459e8;  1 drivers
L_0000024888d45a30 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000024888d44de0_0 .net/2u *"_ivl_88", 5 0, L_0000024888d45a30;  1 drivers
v0000024888d451a0_0 .net *"_ivl_90", 0 0, L_0000024888da3460;  1 drivers
L_0000024888d45a78 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000024888d44480_0 .net/2u *"_ivl_92", 5 0, L_0000024888d45a78;  1 drivers
v0000024888d44020_0 .net *"_ivl_94", 0 0, L_0000024888da1f20;  1 drivers
v0000024888d43a80_0 .net *"_ivl_97", 0 0, L_0000024888d0e5e0;  1 drivers
v0000024888d45560_0 .net *"_ivl_98", 47 0, L_0000024888da2c40;  1 drivers
v0000024888d43ee0_0 .net "adderResult", 31 0, L_0000024888da1e80;  1 drivers
v0000024888d45380_0 .net "address", 31 0, L_0000024888da3320;  1 drivers
v0000024888d43940_0 .net "clk", 0 0, L_0000024888d0e650;  alias, 1 drivers
v0000024888d45420_0 .var "cycles_consumed", 31 0;
v0000024888d45060_0 .net "extImm", 31 0, L_0000024888da2740;  1 drivers
v0000024888d44d40_0 .net "funct", 5 0, L_0000024888da2f60;  1 drivers
v0000024888d439e0_0 .net "hlt", 0 0, v0000024888cd1f60_0;  1 drivers
v0000024888d45100_0 .net "imm", 15 0, L_0000024888da2a60;  1 drivers
v0000024888d445c0_0 .net "immediate", 31 0, L_0000024888da4cf0;  1 drivers
v0000024888d43800_0 .net "input_clk", 0 0, v0000024888d43c60_0;  1 drivers
v0000024888d44200_0 .net "instruction", 31 0, L_0000024888da2880;  1 drivers
v0000024888d45240_0 .net "memoryReadData", 31 0, v0000024888d02360_0;  1 drivers
v0000024888d44660_0 .net "nextPC", 31 0, L_0000024888da1840;  1 drivers
v0000024888d438a0_0 .net "opcode", 5 0, L_0000024888d442a0;  1 drivers
v0000024888d44ca0_0 .net "rd", 4 0, L_0000024888d44f20;  1 drivers
v0000024888d44c00_0 .net "readData1", 31 0, L_0000024888d0dd90;  1 drivers
v0000024888d44e80_0 .net "readData1_w", 31 0, L_0000024888da5510;  1 drivers
v0000024888d43b20_0 .net "readData2", 31 0, L_0000024888d0de70;  1 drivers
v0000024888d443e0_0 .net "rs", 4 0, L_0000024888d44fc0;  1 drivers
v0000024888d43bc0_0 .net "rst", 0 0, v0000024888d44ac0_0;  1 drivers
v0000024888d44840_0 .net "rt", 4 0, L_0000024888d44340;  1 drivers
v0000024888d447a0_0 .net "shamt", 31 0, L_0000024888da2ec0;  1 drivers
v0000024888d440c0_0 .net "wire_instruction", 31 0, L_0000024888d0dfc0;  1 drivers
v0000024888d452e0_0 .net "writeData", 31 0, L_0000024888da4d90;  1 drivers
v0000024888d448e0_0 .net "zero", 0 0, L_0000024888da3f30;  1 drivers
L_0000024888d43d00 .part L_0000024888da2880, 26, 6;
L_0000024888d442a0 .functor MUXZ 6, L_0000024888d43d00, L_0000024888d45688, L_0000024888d0df50, C4<>;
L_0000024888d44a20 .cmp/eq 6, L_0000024888d442a0, L_0000024888d45718;
L_0000024888d44160 .part L_0000024888da2880, 11, 5;
L_0000024888d43e40 .functor MUXZ 5, L_0000024888d44160, L_0000024888d45760, L_0000024888d44a20, C4<>;
L_0000024888d44f20 .functor MUXZ 5, L_0000024888d43e40, L_0000024888d456d0, L_0000024888d0e1f0, C4<>;
L_0000024888d43f80 .part L_0000024888da2880, 21, 5;
L_0000024888d44fc0 .functor MUXZ 5, L_0000024888d43f80, L_0000024888d457a8, L_0000024888d0d9a0, C4<>;
L_0000024888d43760 .part L_0000024888da2880, 16, 5;
L_0000024888d44340 .functor MUXZ 5, L_0000024888d43760, L_0000024888d457f0, L_0000024888d0da10, C4<>;
L_0000024888da29c0 .part L_0000024888da2880, 0, 16;
L_0000024888da2a60 .functor MUXZ 16, L_0000024888da29c0, L_0000024888d45838, L_0000024888d0e340, C4<>;
L_0000024888da2b00 .part L_0000024888da2880, 6, 5;
L_0000024888da2ba0 .concat [ 5 32 0 0], L_0000024888da2b00, L_0000024888d458c8;
L_0000024888da3500 .functor MUXZ 37, L_0000024888da2ba0, L_0000024888d45880, L_0000024888d0de00, C4<>;
L_0000024888da2ec0 .part L_0000024888da3500, 0, 32;
L_0000024888da3280 .part L_0000024888da2880, 0, 6;
L_0000024888da2f60 .functor MUXZ 6, L_0000024888da3280, L_0000024888d45910, L_0000024888d0e490, C4<>;
L_0000024888da1c00 .part L_0000024888da2880, 0, 26;
L_0000024888da22e0 .concat [ 26 32 0 0], L_0000024888da1c00, L_0000024888d459a0;
L_0000024888da31e0 .functor MUXZ 58, L_0000024888da22e0, L_0000024888d45958, L_0000024888d0dc40, C4<>;
L_0000024888da3320 .part L_0000024888da31e0, 0, 32;
L_0000024888da33c0 .arith/sum 32, v0000024888d024a0_0, L_0000024888d459e8;
L_0000024888da3460 .cmp/eq 6, L_0000024888d442a0, L_0000024888d45a30;
L_0000024888da1f20 .cmp/eq 6, L_0000024888d442a0, L_0000024888d45a78;
L_0000024888da2c40 .concat [ 32 16 0 0], L_0000024888da3320, L_0000024888d45ac0;
L_0000024888da27e0 .concat [ 6 26 0 0], L_0000024888d442a0, L_0000024888d45b08;
L_0000024888da35a0 .cmp/eq 32, L_0000024888da27e0, L_0000024888d45b50;
L_0000024888da1ca0 .cmp/eq 6, L_0000024888da2f60, L_0000024888d45b98;
L_0000024888da2240 .concat [ 32 16 0 0], L_0000024888d0dd90, L_0000024888d45be0;
L_0000024888da2380 .concat [ 32 16 0 0], v0000024888d024a0_0, L_0000024888d45c28;
L_0000024888da2100 .part L_0000024888da2a60, 15, 1;
LS_0000024888da3000_0_0 .concat [ 1 1 1 1], L_0000024888da2100, L_0000024888da2100, L_0000024888da2100, L_0000024888da2100;
LS_0000024888da3000_0_4 .concat [ 1 1 1 1], L_0000024888da2100, L_0000024888da2100, L_0000024888da2100, L_0000024888da2100;
LS_0000024888da3000_0_8 .concat [ 1 1 1 1], L_0000024888da2100, L_0000024888da2100, L_0000024888da2100, L_0000024888da2100;
LS_0000024888da3000_0_12 .concat [ 1 1 1 1], L_0000024888da2100, L_0000024888da2100, L_0000024888da2100, L_0000024888da2100;
LS_0000024888da3000_0_16 .concat [ 1 1 1 1], L_0000024888da2100, L_0000024888da2100, L_0000024888da2100, L_0000024888da2100;
LS_0000024888da3000_0_20 .concat [ 1 1 1 1], L_0000024888da2100, L_0000024888da2100, L_0000024888da2100, L_0000024888da2100;
LS_0000024888da3000_0_24 .concat [ 1 1 1 1], L_0000024888da2100, L_0000024888da2100, L_0000024888da2100, L_0000024888da2100;
LS_0000024888da3000_0_28 .concat [ 1 1 1 1], L_0000024888da2100, L_0000024888da2100, L_0000024888da2100, L_0000024888da2100;
LS_0000024888da3000_1_0 .concat [ 4 4 4 4], LS_0000024888da3000_0_0, LS_0000024888da3000_0_4, LS_0000024888da3000_0_8, LS_0000024888da3000_0_12;
LS_0000024888da3000_1_4 .concat [ 4 4 4 4], LS_0000024888da3000_0_16, LS_0000024888da3000_0_20, LS_0000024888da3000_0_24, LS_0000024888da3000_0_28;
L_0000024888da3000 .concat [ 16 16 0 0], LS_0000024888da3000_1_0, LS_0000024888da3000_1_4;
L_0000024888da1700 .concat [ 16 32 0 0], L_0000024888da2a60, L_0000024888da3000;
L_0000024888da1d40 .arith/sum 48, L_0000024888da2380, L_0000024888da1700;
L_0000024888da2420 .functor MUXZ 48, L_0000024888da1d40, L_0000024888da2240, L_0000024888d0dcb0, C4<>;
L_0000024888da30a0 .functor MUXZ 48, L_0000024888da2420, L_0000024888da2c40, L_0000024888d0e5e0, C4<>;
L_0000024888da1e80 .part L_0000024888da30a0, 0, 32;
L_0000024888da1840 .functor MUXZ 32, L_0000024888da33c0, L_0000024888da1e80, v0000024888d01f00_0, C4<>;
L_0000024888da2880 .functor MUXZ 32, L_0000024888d0dfc0, L_0000024888d45cb8, L_0000024888d0da80, C4<>;
L_0000024888da24c0 .cmp/eq 6, L_0000024888d442a0, L_0000024888d45d90;
L_0000024888da2060 .cmp/eq 6, L_0000024888d442a0, L_0000024888d45dd8;
L_0000024888da1b60 .cmp/eq 6, L_0000024888d442a0, L_0000024888d45e20;
L_0000024888da2560 .concat [ 16 16 0 0], L_0000024888da2a60, L_0000024888d45e68;
L_0000024888da2600 .part L_0000024888da2a60, 15, 1;
LS_0000024888da3140_0_0 .concat [ 1 1 1 1], L_0000024888da2600, L_0000024888da2600, L_0000024888da2600, L_0000024888da2600;
LS_0000024888da3140_0_4 .concat [ 1 1 1 1], L_0000024888da2600, L_0000024888da2600, L_0000024888da2600, L_0000024888da2600;
LS_0000024888da3140_0_8 .concat [ 1 1 1 1], L_0000024888da2600, L_0000024888da2600, L_0000024888da2600, L_0000024888da2600;
LS_0000024888da3140_0_12 .concat [ 1 1 1 1], L_0000024888da2600, L_0000024888da2600, L_0000024888da2600, L_0000024888da2600;
L_0000024888da3140 .concat [ 4 4 4 4], LS_0000024888da3140_0_0, LS_0000024888da3140_0_4, LS_0000024888da3140_0_8, LS_0000024888da3140_0_12;
L_0000024888da26a0 .concat [ 16 16 0 0], L_0000024888da2a60, L_0000024888da3140;
L_0000024888da2740 .functor MUXZ 32, L_0000024888da26a0, L_0000024888da2560, L_0000024888d0e570, C4<>;
L_0000024888da2920 .concat [ 6 26 0 0], L_0000024888d442a0, L_0000024888d45eb0;
L_0000024888da2ce0 .cmp/eq 32, L_0000024888da2920, L_0000024888d45ef8;
L_0000024888da2d80 .cmp/eq 6, L_0000024888da2f60, L_0000024888d45f40;
L_0000024888da2e20 .cmp/eq 6, L_0000024888da2f60, L_0000024888d45f88;
L_0000024888da5470 .cmp/eq 6, L_0000024888d442a0, L_0000024888d45fd0;
L_0000024888da46b0 .functor MUXZ 32, L_0000024888da2740, L_0000024888d46018, L_0000024888da5470, C4<>;
L_0000024888da4cf0 .functor MUXZ 32, L_0000024888da46b0, L_0000024888da2ec0, L_0000024888d0e0a0, C4<>;
L_0000024888da3e90 .concat [ 6 26 0 0], L_0000024888d442a0, L_0000024888d46060;
L_0000024888da5010 .cmp/eq 32, L_0000024888da3e90, L_0000024888d460a8;
L_0000024888da3ad0 .cmp/eq 6, L_0000024888da2f60, L_0000024888d460f0;
L_0000024888da4250 .cmp/eq 6, L_0000024888da2f60, L_0000024888d46138;
L_0000024888da51f0 .cmp/eq 6, L_0000024888d442a0, L_0000024888d46180;
L_0000024888da47f0 .functor MUXZ 32, L_0000024888d0dd90, v0000024888d024a0_0, L_0000024888da51f0, C4<>;
L_0000024888da5510 .functor MUXZ 32, L_0000024888da47f0, L_0000024888d0de70, L_0000024888d0dd20, C4<>;
S_0000024888c721e0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000024888c72050;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000024888cca990 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000024888d0e420 .functor NOT 1, v0000024888cd3720_0, C4<0>, C4<0>, C4<0>;
v0000024888cd1c40_0 .net *"_ivl_0", 0 0, L_0000024888d0e420;  1 drivers
v0000024888cd1d80_0 .net "in1", 31 0, L_0000024888d0de70;  alias, 1 drivers
v0000024888cd2320_0 .net "in2", 31 0, L_0000024888da4cf0;  alias, 1 drivers
v0000024888cd3900_0 .net "out", 31 0, L_0000024888da4ed0;  alias, 1 drivers
v0000024888cd1ec0_0 .net "s", 0 0, v0000024888cd3720_0;  alias, 1 drivers
L_0000024888da4ed0 .functor MUXZ 32, L_0000024888da4cf0, L_0000024888d0de70, L_0000024888d0e420, C4<>;
S_0000024888c71710 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000024888c72050;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000024888cfe6c0 .param/l "RType" 0 4 2, C4<000000>;
P_0000024888cfe6f8 .param/l "add" 0 4 5, C4<100000>;
P_0000024888cfe730 .param/l "addi" 0 4 8, C4<001000>;
P_0000024888cfe768 .param/l "addu" 0 4 5, C4<100001>;
P_0000024888cfe7a0 .param/l "and_" 0 4 5, C4<100100>;
P_0000024888cfe7d8 .param/l "andi" 0 4 8, C4<001100>;
P_0000024888cfe810 .param/l "beq" 0 4 10, C4<000100>;
P_0000024888cfe848 .param/l "bne" 0 4 10, C4<000101>;
P_0000024888cfe880 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000024888cfe8b8 .param/l "j" 0 4 12, C4<000010>;
P_0000024888cfe8f0 .param/l "jal" 0 4 12, C4<000011>;
P_0000024888cfe928 .param/l "jr" 0 4 6, C4<001000>;
P_0000024888cfe960 .param/l "lw" 0 4 8, C4<100011>;
P_0000024888cfe998 .param/l "nor_" 0 4 5, C4<100111>;
P_0000024888cfe9d0 .param/l "or_" 0 4 5, C4<100101>;
P_0000024888cfea08 .param/l "ori" 0 4 8, C4<001101>;
P_0000024888cfea40 .param/l "sgt" 0 4 6, C4<101011>;
P_0000024888cfea78 .param/l "sll" 0 4 6, C4<000000>;
P_0000024888cfeab0 .param/l "slt" 0 4 5, C4<101010>;
P_0000024888cfeae8 .param/l "slti" 0 4 8, C4<101010>;
P_0000024888cfeb20 .param/l "srl" 0 4 6, C4<000010>;
P_0000024888cfeb58 .param/l "sub" 0 4 5, C4<100010>;
P_0000024888cfeb90 .param/l "subu" 0 4 5, C4<100011>;
P_0000024888cfebc8 .param/l "sw" 0 4 8, C4<101011>;
P_0000024888cfec00 .param/l "xor_" 0 4 5, C4<100110>;
P_0000024888cfec38 .param/l "xori" 0 4 8, C4<001110>;
v0000024888cd3040_0 .var "ALUOp", 3 0;
v0000024888cd3720_0 .var "ALUSrc", 0 0;
v0000024888cd23c0_0 .var "MemReadEn", 0 0;
v0000024888cd1a60_0 .var "MemWriteEn", 0 0;
v0000024888cd37c0_0 .var "MemtoReg", 0 0;
v0000024888cd1b00_0 .var "RegDst", 0 0;
v0000024888cd2b40_0 .var "RegWriteEn", 0 0;
v0000024888cd2140_0 .net "funct", 5 0, L_0000024888da2f60;  alias, 1 drivers
v0000024888cd1f60_0 .var "hlt", 0 0;
v0000024888cd2000_0 .net "opcode", 5 0, L_0000024888d442a0;  alias, 1 drivers
v0000024888cd2460_0 .net "rst", 0 0, v0000024888d44ac0_0;  alias, 1 drivers
E_0000024888cca110 .event anyedge, v0000024888cd2460_0, v0000024888cd2000_0, v0000024888cd2140_0;
S_0000024888c718a0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000024888c72050;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000024888ccaa10 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000024888d0dfc0 .functor BUFZ 32, L_0000024888da1de0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024888cd2aa0_0 .net "Data_Out", 31 0, L_0000024888d0dfc0;  alias, 1 drivers
v0000024888cd2500 .array "InstMem", 0 1023, 31 0;
v0000024888cd25a0_0 .net *"_ivl_0", 31 0, L_0000024888da1de0;  1 drivers
v0000024888cd2640_0 .net *"_ivl_3", 9 0, L_0000024888da17a0;  1 drivers
v0000024888cd26e0_0 .net *"_ivl_4", 11 0, L_0000024888da18e0;  1 drivers
L_0000024888d45c70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024888cd2dc0_0 .net *"_ivl_7", 1 0, L_0000024888d45c70;  1 drivers
v0000024888cd2820_0 .net "addr", 31 0, v0000024888d024a0_0;  alias, 1 drivers
v0000024888cd2fa0_0 .var/i "i", 31 0;
L_0000024888da1de0 .array/port v0000024888cd2500, L_0000024888da18e0;
L_0000024888da17a0 .part v0000024888d024a0_0, 0, 10;
L_0000024888da18e0 .concat [ 10 2 0 0], L_0000024888da17a0, L_0000024888d45c70;
S_0000024888c5b750 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000024888c72050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000024888d0dd90 .functor BUFZ 32, L_0000024888da1980, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024888d0de70 .functor BUFZ 32, L_0000024888da1fc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024888cd2c80_0 .net *"_ivl_0", 31 0, L_0000024888da1980;  1 drivers
v0000024888cd2d20_0 .net *"_ivl_10", 6 0, L_0000024888da1ac0;  1 drivers
L_0000024888d45d48 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024888cd30e0_0 .net *"_ivl_13", 1 0, L_0000024888d45d48;  1 drivers
v0000024888cb17e0_0 .net *"_ivl_2", 6 0, L_0000024888da1a20;  1 drivers
L_0000024888d45d00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024888cb1f60_0 .net *"_ivl_5", 1 0, L_0000024888d45d00;  1 drivers
v0000024888d01b40_0 .net *"_ivl_8", 31 0, L_0000024888da1fc0;  1 drivers
v0000024888d010a0_0 .net "clk", 0 0, L_0000024888d0e650;  alias, 1 drivers
v0000024888d02900_0 .var/i "i", 31 0;
v0000024888d02a40_0 .net "readData1", 31 0, L_0000024888d0dd90;  alias, 1 drivers
v0000024888d01be0_0 .net "readData2", 31 0, L_0000024888d0de70;  alias, 1 drivers
v0000024888d029a0_0 .net "readRegister1", 4 0, L_0000024888d44fc0;  alias, 1 drivers
v0000024888d018c0_0 .net "readRegister2", 4 0, L_0000024888d44340;  alias, 1 drivers
v0000024888d02ae0 .array "registers", 31 0, 31 0;
v0000024888d02b80_0 .net "rst", 0 0, v0000024888d44ac0_0;  alias, 1 drivers
v0000024888d01500_0 .net "we", 0 0, v0000024888cd2b40_0;  alias, 1 drivers
v0000024888d00ce0_0 .net "writeData", 31 0, L_0000024888da4d90;  alias, 1 drivers
v0000024888d01000_0 .net "writeRegister", 4 0, L_0000024888da21a0;  alias, 1 drivers
E_0000024888cca590/0 .event negedge, v0000024888cd2460_0;
E_0000024888cca590/1 .event posedge, v0000024888d010a0_0;
E_0000024888cca590 .event/or E_0000024888cca590/0, E_0000024888cca590/1;
L_0000024888da1980 .array/port v0000024888d02ae0, L_0000024888da1a20;
L_0000024888da1a20 .concat [ 5 2 0 0], L_0000024888d44fc0, L_0000024888d45d00;
L_0000024888da1fc0 .array/port v0000024888d02ae0, L_0000024888da1ac0;
L_0000024888da1ac0 .concat [ 5 2 0 0], L_0000024888d44340, L_0000024888d45d48;
S_0000024888c5b8e0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000024888c5b750;
 .timescale 0 0;
v0000024888cd2be0_0 .var/i "i", 31 0;
S_0000024888d02ca0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000024888c72050;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000024888cc9a50 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000024888d0e3b0 .functor NOT 1, v0000024888cd1b00_0, C4<0>, C4<0>, C4<0>;
v0000024888d01c80_0 .net *"_ivl_0", 0 0, L_0000024888d0e3b0;  1 drivers
v0000024888d00ec0_0 .net "in1", 4 0, L_0000024888d44340;  alias, 1 drivers
v0000024888d00e20_0 .net "in2", 4 0, L_0000024888d44f20;  alias, 1 drivers
v0000024888d01320_0 .net "out", 4 0, L_0000024888da21a0;  alias, 1 drivers
v0000024888d00d80_0 .net "s", 0 0, v0000024888cd1b00_0;  alias, 1 drivers
L_0000024888da21a0 .functor MUXZ 5, L_0000024888d44f20, L_0000024888d44340, L_0000024888d0e3b0, C4<>;
S_0000024888d02e30 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000024888c72050;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000024888cc9b50 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000024888d0dee0 .functor NOT 1, v0000024888cd37c0_0, C4<0>, C4<0>, C4<0>;
v0000024888d01d20_0 .net *"_ivl_0", 0 0, L_0000024888d0dee0;  1 drivers
v0000024888d015a0_0 .net "in1", 31 0, v0000024888d01dc0_0;  alias, 1 drivers
v0000024888d01780_0 .net "in2", 31 0, v0000024888d02360_0;  alias, 1 drivers
v0000024888d022c0_0 .net "out", 31 0, L_0000024888da4d90;  alias, 1 drivers
v0000024888d01640_0 .net "s", 0 0, v0000024888cd37c0_0;  alias, 1 drivers
L_0000024888da4d90 .functor MUXZ 32, v0000024888d02360_0, v0000024888d01dc0_0, L_0000024888d0dee0, C4<>;
S_0000024888c9dd50 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000024888c72050;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000024888c9dee0 .param/l "ADD" 0 9 12, C4<0000>;
P_0000024888c9df18 .param/l "AND" 0 9 12, C4<0010>;
P_0000024888c9df50 .param/l "NOR" 0 9 12, C4<0101>;
P_0000024888c9df88 .param/l "OR" 0 9 12, C4<0011>;
P_0000024888c9dfc0 .param/l "SGT" 0 9 12, C4<0111>;
P_0000024888c9dff8 .param/l "SLL" 0 9 12, C4<1000>;
P_0000024888c9e030 .param/l "SLT" 0 9 12, C4<0110>;
P_0000024888c9e068 .param/l "SRL" 0 9 12, C4<1001>;
P_0000024888c9e0a0 .param/l "SUB" 0 9 12, C4<0001>;
P_0000024888c9e0d8 .param/l "XOR" 0 9 12, C4<0100>;
P_0000024888c9e110 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000024888c9e148 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000024888d461c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024888d01820_0 .net/2u *"_ivl_0", 31 0, L_0000024888d461c8;  1 drivers
v0000024888d01960_0 .net "opSel", 3 0, v0000024888cd3040_0;  alias, 1 drivers
v0000024888d00f60_0 .net "operand1", 31 0, L_0000024888da5510;  alias, 1 drivers
v0000024888d02040_0 .net "operand2", 31 0, L_0000024888da4ed0;  alias, 1 drivers
v0000024888d01dc0_0 .var "result", 31 0;
v0000024888d02400_0 .net "zero", 0 0, L_0000024888da3f30;  alias, 1 drivers
E_0000024888cc9bd0 .event anyedge, v0000024888cd3040_0, v0000024888d00f60_0, v0000024888cd3900_0;
L_0000024888da3f30 .cmp/eq 32, v0000024888d01dc0_0, L_0000024888d461c8;
S_0000024888c89be0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000024888c72050;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000024888d410a0 .param/l "RType" 0 4 2, C4<000000>;
P_0000024888d410d8 .param/l "add" 0 4 5, C4<100000>;
P_0000024888d41110 .param/l "addi" 0 4 8, C4<001000>;
P_0000024888d41148 .param/l "addu" 0 4 5, C4<100001>;
P_0000024888d41180 .param/l "and_" 0 4 5, C4<100100>;
P_0000024888d411b8 .param/l "andi" 0 4 8, C4<001100>;
P_0000024888d411f0 .param/l "beq" 0 4 10, C4<000100>;
P_0000024888d41228 .param/l "bne" 0 4 10, C4<000101>;
P_0000024888d41260 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000024888d41298 .param/l "j" 0 4 12, C4<000010>;
P_0000024888d412d0 .param/l "jal" 0 4 12, C4<000011>;
P_0000024888d41308 .param/l "jr" 0 4 6, C4<001000>;
P_0000024888d41340 .param/l "lw" 0 4 8, C4<100011>;
P_0000024888d41378 .param/l "nor_" 0 4 5, C4<100111>;
P_0000024888d413b0 .param/l "or_" 0 4 5, C4<100101>;
P_0000024888d413e8 .param/l "ori" 0 4 8, C4<001101>;
P_0000024888d41420 .param/l "sgt" 0 4 6, C4<101011>;
P_0000024888d41458 .param/l "sll" 0 4 6, C4<000000>;
P_0000024888d41490 .param/l "slt" 0 4 5, C4<101010>;
P_0000024888d414c8 .param/l "slti" 0 4 8, C4<101010>;
P_0000024888d41500 .param/l "srl" 0 4 6, C4<000010>;
P_0000024888d41538 .param/l "sub" 0 4 5, C4<100010>;
P_0000024888d41570 .param/l "subu" 0 4 5, C4<100011>;
P_0000024888d415a8 .param/l "sw" 0 4 8, C4<101011>;
P_0000024888d415e0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000024888d41618 .param/l "xori" 0 4 8, C4<001110>;
v0000024888d01f00_0 .var "PCsrc", 0 0;
v0000024888d01aa0_0 .net "funct", 5 0, L_0000024888da2f60;  alias, 1 drivers
v0000024888d01280_0 .net "opcode", 5 0, L_0000024888d442a0;  alias, 1 drivers
v0000024888d01a00_0 .net "operand1", 31 0, L_0000024888d0dd90;  alias, 1 drivers
v0000024888d01fa0_0 .net "operand2", 31 0, L_0000024888da4ed0;  alias, 1 drivers
v0000024888d016e0_0 .net "rst", 0 0, v0000024888d44ac0_0;  alias, 1 drivers
E_0000024888cca450/0 .event anyedge, v0000024888cd2460_0, v0000024888cd2000_0, v0000024888d02a40_0, v0000024888cd3900_0;
E_0000024888cca450/1 .event anyedge, v0000024888cd2140_0;
E_0000024888cca450 .event/or E_0000024888cca450/0, E_0000024888cca450/1;
S_0000024888c89d70 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000024888c72050;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000024888d01e60 .array "DataMem", 0 1023, 31 0;
v0000024888d013c0_0 .net "address", 31 0, v0000024888d01dc0_0;  alias, 1 drivers
v0000024888d020e0_0 .net "clock", 0 0, L_0000024888d0d930;  1 drivers
v0000024888d01140_0 .net "data", 31 0, L_0000024888d0de70;  alias, 1 drivers
v0000024888d02540_0 .var/i "i", 31 0;
v0000024888d02360_0 .var "q", 31 0;
v0000024888d02180_0 .net "rden", 0 0, v0000024888cd23c0_0;  alias, 1 drivers
v0000024888d025e0_0 .net "wren", 0 0, v0000024888cd1a60_0;  alias, 1 drivers
E_0000024888cc9e10 .event posedge, v0000024888d020e0_0;
S_0000024888c56a70 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000024888c72050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000024888cca6d0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000024888d02220_0 .net "PCin", 31 0, L_0000024888da1840;  alias, 1 drivers
v0000024888d024a0_0 .var "PCout", 31 0;
v0000024888d011e0_0 .net "clk", 0 0, L_0000024888d0e650;  alias, 1 drivers
v0000024888d02680_0 .net "rst", 0 0, v0000024888d44ac0_0;  alias, 1 drivers
    .scope S_0000024888c89be0;
T_0 ;
    %wait E_0000024888cca450;
    %load/vec4 v0000024888d016e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024888d01f00_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000024888d01280_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000024888d01a00_0;
    %load/vec4 v0000024888d01fa0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000024888d01280_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000024888d01a00_0;
    %load/vec4 v0000024888d01fa0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000024888d01280_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000024888d01280_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000024888d01280_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000024888d01aa0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v0000024888d01f00_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000024888c56a70;
T_1 ;
    %wait E_0000024888cca590;
    %load/vec4 v0000024888d02680_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000024888d024a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000024888d02220_0;
    %assign/vec4 v0000024888d024a0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000024888c718a0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024888cd2fa0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000024888cd2fa0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000024888cd2fa0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024888cd2500, 0, 4;
    %load/vec4 v0000024888cd2fa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024888cd2fa0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546305, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024888cd2500, 0, 4;
    %pushi/vec4 872611840, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024888cd2500, 0, 4;
    %pushi/vec4 872677386, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024888cd2500, 0, 4;
    %pushi/vec4 6428704, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024888cd2500, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024888cd2500, 0, 4;
    %pushi/vec4 8529962, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024888cd2500, 0, 4;
    %pushi/vec4 278986749, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024888cd2500, 0, 4;
    %pushi/vec4 2885877760, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024888cd2500, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024888cd2500, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024888cd2500, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024888cd2500, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024888cd2500, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024888cd2500, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000024888c71710;
T_3 ;
    %wait E_0000024888cca110;
    %load/vec4 v0000024888cd2460_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000024888cd1f60_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000024888cd3040_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024888cd3720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024888cd2b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024888cd1a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024888cd37c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024888cd23c0_0, 0;
    %assign/vec4 v0000024888cd1b00_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000024888cd1f60_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000024888cd3040_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000024888cd3720_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024888cd2b40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024888cd1a60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024888cd37c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024888cd23c0_0, 0, 1;
    %store/vec4 v0000024888cd1b00_0, 0, 1;
    %load/vec4 v0000024888cd2000_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024888cd1f60_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024888cd1b00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024888cd2b40_0, 0;
    %load/vec4 v0000024888cd2140_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024888cd3040_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024888cd3040_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000024888cd3040_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000024888cd3040_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000024888cd3040_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000024888cd3040_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000024888cd3040_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000024888cd3040_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000024888cd3040_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000024888cd3040_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024888cd3720_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000024888cd3040_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024888cd3720_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000024888cd3040_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024888cd3040_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024888cd2b40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024888cd1b00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024888cd3720_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024888cd2b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024888cd1b00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024888cd3720_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000024888cd3040_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024888cd2b40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024888cd3720_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000024888cd3040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024888cd2b40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024888cd3720_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000024888cd3040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024888cd2b40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024888cd3720_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000024888cd3040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024888cd2b40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024888cd3720_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024888cd23c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024888cd2b40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024888cd3720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024888cd37c0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024888cd1a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024888cd3720_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000024888cd3040_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000024888cd3040_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000024888c5b750;
T_4 ;
    %wait E_0000024888cca590;
    %fork t_1, S_0000024888c5b8e0;
    %jmp t_0;
    .scope S_0000024888c5b8e0;
t_1 ;
    %load/vec4 v0000024888d02b80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024888cd2be0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000024888cd2be0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000024888cd2be0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024888d02ae0, 0, 4;
    %load/vec4 v0000024888cd2be0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024888cd2be0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000024888d01500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000024888d00ce0_0;
    %load/vec4 v0000024888d01000_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024888d02ae0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024888d02ae0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000024888c5b750;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000024888c5b750;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024888d02900_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000024888d02900_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000024888d02900_0;
    %ix/getv/s 4, v0000024888d02900_0;
    %load/vec4a v0000024888d02ae0, 4;
    %ix/getv/s 4, v0000024888d02900_0;
    %load/vec4a v0000024888d02ae0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000024888d02900_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024888d02900_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000024888c9dd50;
T_6 ;
    %wait E_0000024888cc9bd0;
    %load/vec4 v0000024888d01960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000024888d01dc0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000024888d00f60_0;
    %load/vec4 v0000024888d02040_0;
    %add;
    %assign/vec4 v0000024888d01dc0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000024888d00f60_0;
    %load/vec4 v0000024888d02040_0;
    %sub;
    %assign/vec4 v0000024888d01dc0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000024888d00f60_0;
    %load/vec4 v0000024888d02040_0;
    %and;
    %assign/vec4 v0000024888d01dc0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000024888d00f60_0;
    %load/vec4 v0000024888d02040_0;
    %or;
    %assign/vec4 v0000024888d01dc0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000024888d00f60_0;
    %load/vec4 v0000024888d02040_0;
    %xor;
    %assign/vec4 v0000024888d01dc0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000024888d00f60_0;
    %load/vec4 v0000024888d02040_0;
    %or;
    %inv;
    %assign/vec4 v0000024888d01dc0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000024888d00f60_0;
    %load/vec4 v0000024888d02040_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000024888d01dc0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000024888d02040_0;
    %load/vec4 v0000024888d00f60_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000024888d01dc0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000024888d00f60_0;
    %ix/getv 4, v0000024888d02040_0;
    %shiftl 4;
    %assign/vec4 v0000024888d01dc0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000024888d00f60_0;
    %ix/getv 4, v0000024888d02040_0;
    %shiftr 4;
    %assign/vec4 v0000024888d01dc0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000024888c89d70;
T_7 ;
    %wait E_0000024888cc9e10;
    %load/vec4 v0000024888d02180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000024888d013c0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000024888d01e60, 4;
    %assign/vec4 v0000024888d02360_0, 0;
T_7.0 ;
    %load/vec4 v0000024888d025e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000024888d01140_0;
    %ix/getv 3, v0000024888d013c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024888d01e60, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000024888c89d70;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024888d02540_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000024888d02540_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000024888d02540_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024888d01e60, 0, 4;
    %load/vec4 v0000024888d02540_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024888d02540_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0000024888c89d70;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024888d02540_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000024888d02540_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000024888d02540_0;
    %load/vec4a v0000024888d01e60, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000024888d02540_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000024888d02540_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024888d02540_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000024888c72050;
T_10 ;
    %wait E_0000024888cca590;
    %load/vec4 v0000024888d43bc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024888d45420_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000024888d45420_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000024888d45420_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000024888cdba60;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024888d43c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024888d44ac0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000024888cdba60;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000024888d43c60_0;
    %inv;
    %assign/vec4 v0000024888d43c60_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000024888cdba60;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./SumOfNumbers/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024888d44ac0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024888d44ac0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000024888d436c0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
