verilog work "ipcore_dir/Clock50MHz.v"
verilog work "../SourceFiles/OriginalPong.v"
