Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jun 14 12:24:54 2021
| Host         : DESKTOP-8KJ0KRR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: resetn_0 (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk_onesec_reg/Q (HIGH)

 There are 114 register/latch pins with no clock driven by root clock pin: system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/TFTLCDctrl_U0/g2m_u0/opclk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1136 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.139        0.000                      0                 4440        0.037        0.000                      0                 4440        9.020        0.000                       0                  1452  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk         {0.000 20.000}     40.000          25.000          
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                34.256        0.000                      0                   58        0.090        0.000                      0                   58       19.500        0.000                       0                    81  
clk_fpga_0          8.139        0.000                      0                 4303        0.037        0.000                      0                 4303        9.020        0.000                       0                  1371  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    clk                13.574        0.000                      0                   53        0.187        0.000                      0                   53  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk                     16.429        0.000                      0                   26        0.399        0.000                      0                   26  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       34.256ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.256ns  (required time - arrival time)
  Source:                 system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        5.748ns  (logic 2.268ns (39.455%)  route 3.480ns (60.545%))
  Logic Levels:           10  (CARRY4=6 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 44.938 - 40.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.641    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.742 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.645     5.387    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk
    SLICE_X48Y86         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y86         FDCE (Prop_fdce_C_Q)         0.456     5.843 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[5]/Q
                         net (fo=3, routed)           0.956     6.800    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[5]
    SLICE_X49Y87         LUT5 (Prop_lut5_I0_O)        0.124     6.924 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_10/O
                         net (fo=1, routed)           0.650     7.574    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_10_n_0
    SLICE_X49Y86         LUT6 (Prop_lut6_I5_O)        0.124     7.698 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_9/O
                         net (fo=2, routed)           0.842     8.540    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_9_n_0
    SLICE_X49Y88         LUT6 (Prop_lut6_I1_O)        0.124     8.664 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_8/O
                         net (fo=21, routed)          0.555     9.219    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_8_n_0
    SLICE_X49Y86         LUT6 (Prop_lut6_I2_O)        0.124     9.343 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_2/O
                         net (fo=1, routed)           0.477     9.820    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_2_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.346 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.346    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[0]_i_1_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.460 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.460    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[4]_i_1_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.574 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.574    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[8]_i_1_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.688 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.688    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[12]_i_1_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.802 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.802    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[16]_i_1_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.136 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.136    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[20]_i_1_n_6
    SLICE_X48Y90         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    M19                                               0.000    40.000 r  clk_0 (IN)
                         net (fo=0)                   0.000    40.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.006    43.372    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.463 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.475    44.938    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk
    SLICE_X48Y90         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[21]/C
                         clock pessimism              0.427    45.365    
                         clock uncertainty           -0.035    45.330    
    SLICE_X48Y90         FDCE (Setup_fdce_C_D)        0.062    45.392    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[21]
  -------------------------------------------------------------------
                         required time                         45.392    
                         arrival time                         -11.136    
  -------------------------------------------------------------------
                         slack                                 34.256    

Slack (MET) :             34.277ns  (required time - arrival time)
  Source:                 system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        5.727ns  (logic 2.247ns (39.233%)  route 3.480ns (60.767%))
  Logic Levels:           10  (CARRY4=6 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 44.938 - 40.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.641    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.742 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.645     5.387    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk
    SLICE_X48Y86         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y86         FDCE (Prop_fdce_C_Q)         0.456     5.843 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[5]/Q
                         net (fo=3, routed)           0.956     6.800    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[5]
    SLICE_X49Y87         LUT5 (Prop_lut5_I0_O)        0.124     6.924 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_10/O
                         net (fo=1, routed)           0.650     7.574    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_10_n_0
    SLICE_X49Y86         LUT6 (Prop_lut6_I5_O)        0.124     7.698 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_9/O
                         net (fo=2, routed)           0.842     8.540    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_9_n_0
    SLICE_X49Y88         LUT6 (Prop_lut6_I1_O)        0.124     8.664 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_8/O
                         net (fo=21, routed)          0.555     9.219    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_8_n_0
    SLICE_X49Y86         LUT6 (Prop_lut6_I2_O)        0.124     9.343 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_2/O
                         net (fo=1, routed)           0.477     9.820    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_2_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.346 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.346    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[0]_i_1_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.460 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.460    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[4]_i_1_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.574 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.574    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[8]_i_1_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.688 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.688    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[12]_i_1_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.802 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.802    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[16]_i_1_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.115 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.115    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[20]_i_1_n_4
    SLICE_X48Y90         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    M19                                               0.000    40.000 r  clk_0 (IN)
                         net (fo=0)                   0.000    40.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.006    43.372    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.463 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.475    44.938    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk
    SLICE_X48Y90         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[23]/C
                         clock pessimism              0.427    45.365    
                         clock uncertainty           -0.035    45.330    
    SLICE_X48Y90         FDCE (Setup_fdce_C_D)        0.062    45.392    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[23]
  -------------------------------------------------------------------
                         required time                         45.392    
                         arrival time                         -11.115    
  -------------------------------------------------------------------
                         slack                                 34.277    

Slack (MET) :             34.351ns  (required time - arrival time)
  Source:                 system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        5.653ns  (logic 2.173ns (38.438%)  route 3.480ns (61.562%))
  Logic Levels:           10  (CARRY4=6 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 44.938 - 40.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.641    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.742 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.645     5.387    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk
    SLICE_X48Y86         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y86         FDCE (Prop_fdce_C_Q)         0.456     5.843 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[5]/Q
                         net (fo=3, routed)           0.956     6.800    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[5]
    SLICE_X49Y87         LUT5 (Prop_lut5_I0_O)        0.124     6.924 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_10/O
                         net (fo=1, routed)           0.650     7.574    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_10_n_0
    SLICE_X49Y86         LUT6 (Prop_lut6_I5_O)        0.124     7.698 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_9/O
                         net (fo=2, routed)           0.842     8.540    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_9_n_0
    SLICE_X49Y88         LUT6 (Prop_lut6_I1_O)        0.124     8.664 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_8/O
                         net (fo=21, routed)          0.555     9.219    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_8_n_0
    SLICE_X49Y86         LUT6 (Prop_lut6_I2_O)        0.124     9.343 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_2/O
                         net (fo=1, routed)           0.477     9.820    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_2_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.346 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.346    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[0]_i_1_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.460 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.460    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[4]_i_1_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.574 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.574    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[8]_i_1_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.688 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.688    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[12]_i_1_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.802 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.802    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[16]_i_1_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.041 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.041    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[20]_i_1_n_5
    SLICE_X48Y90         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    M19                                               0.000    40.000 r  clk_0 (IN)
                         net (fo=0)                   0.000    40.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.006    43.372    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.463 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.475    44.938    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk
    SLICE_X48Y90         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[22]/C
                         clock pessimism              0.427    45.365    
                         clock uncertainty           -0.035    45.330    
    SLICE_X48Y90         FDCE (Setup_fdce_C_D)        0.062    45.392    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[22]
  -------------------------------------------------------------------
                         required time                         45.392    
                         arrival time                         -11.041    
  -------------------------------------------------------------------
                         slack                                 34.351    

Slack (MET) :             34.367ns  (required time - arrival time)
  Source:                 system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        5.637ns  (logic 2.157ns (38.263%)  route 3.480ns (61.737%))
  Logic Levels:           10  (CARRY4=6 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 44.938 - 40.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.641    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.742 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.645     5.387    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk
    SLICE_X48Y86         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y86         FDCE (Prop_fdce_C_Q)         0.456     5.843 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[5]/Q
                         net (fo=3, routed)           0.956     6.800    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[5]
    SLICE_X49Y87         LUT5 (Prop_lut5_I0_O)        0.124     6.924 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_10/O
                         net (fo=1, routed)           0.650     7.574    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_10_n_0
    SLICE_X49Y86         LUT6 (Prop_lut6_I5_O)        0.124     7.698 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_9/O
                         net (fo=2, routed)           0.842     8.540    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_9_n_0
    SLICE_X49Y88         LUT6 (Prop_lut6_I1_O)        0.124     8.664 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_8/O
                         net (fo=21, routed)          0.555     9.219    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_8_n_0
    SLICE_X49Y86         LUT6 (Prop_lut6_I2_O)        0.124     9.343 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_2/O
                         net (fo=1, routed)           0.477     9.820    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_2_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.346 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.346    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[0]_i_1_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.460 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.460    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[4]_i_1_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.574 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.574    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[8]_i_1_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.688 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.688    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[12]_i_1_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.802 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.802    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[16]_i_1_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.025 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.025    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[20]_i_1_n_7
    SLICE_X48Y90         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    M19                                               0.000    40.000 r  clk_0 (IN)
                         net (fo=0)                   0.000    40.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.006    43.372    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.463 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.475    44.938    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk
    SLICE_X48Y90         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[20]/C
                         clock pessimism              0.427    45.365    
                         clock uncertainty           -0.035    45.330    
    SLICE_X48Y90         FDCE (Setup_fdce_C_D)        0.062    45.392    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[20]
  -------------------------------------------------------------------
                         required time                         45.392    
                         arrival time                         -11.025    
  -------------------------------------------------------------------
                         slack                                 34.367    

Slack (MET) :             34.370ns  (required time - arrival time)
  Source:                 system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 2.154ns (38.230%)  route 3.480ns (61.770%))
  Logic Levels:           9  (CARRY4=5 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 44.938 - 40.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.641    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.742 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.645     5.387    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk
    SLICE_X48Y86         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y86         FDCE (Prop_fdce_C_Q)         0.456     5.843 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[5]/Q
                         net (fo=3, routed)           0.956     6.800    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[5]
    SLICE_X49Y87         LUT5 (Prop_lut5_I0_O)        0.124     6.924 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_10/O
                         net (fo=1, routed)           0.650     7.574    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_10_n_0
    SLICE_X49Y86         LUT6 (Prop_lut6_I5_O)        0.124     7.698 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_9/O
                         net (fo=2, routed)           0.842     8.540    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_9_n_0
    SLICE_X49Y88         LUT6 (Prop_lut6_I1_O)        0.124     8.664 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_8/O
                         net (fo=21, routed)          0.555     9.219    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_8_n_0
    SLICE_X49Y86         LUT6 (Prop_lut6_I2_O)        0.124     9.343 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_2/O
                         net (fo=1, routed)           0.477     9.820    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_2_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.346 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.346    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[0]_i_1_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.460 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.460    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[4]_i_1_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.574 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.574    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[8]_i_1_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.688 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.688    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[12]_i_1_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.022 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.022    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[16]_i_1_n_6
    SLICE_X48Y89         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    M19                                               0.000    40.000 r  clk_0 (IN)
                         net (fo=0)                   0.000    40.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.006    43.372    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.463 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.475    44.938    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk
    SLICE_X48Y89         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[17]/C
                         clock pessimism              0.427    45.365    
                         clock uncertainty           -0.035    45.330    
    SLICE_X48Y89         FDCE (Setup_fdce_C_D)        0.062    45.392    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[17]
  -------------------------------------------------------------------
                         required time                         45.392    
                         arrival time                         -11.022    
  -------------------------------------------------------------------
                         slack                                 34.370    

Slack (MET) :             34.391ns  (required time - arrival time)
  Source:                 system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        5.613ns  (logic 2.133ns (37.999%)  route 3.480ns (62.001%))
  Logic Levels:           9  (CARRY4=5 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 44.938 - 40.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.641    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.742 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.645     5.387    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk
    SLICE_X48Y86         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y86         FDCE (Prop_fdce_C_Q)         0.456     5.843 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[5]/Q
                         net (fo=3, routed)           0.956     6.800    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[5]
    SLICE_X49Y87         LUT5 (Prop_lut5_I0_O)        0.124     6.924 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_10/O
                         net (fo=1, routed)           0.650     7.574    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_10_n_0
    SLICE_X49Y86         LUT6 (Prop_lut6_I5_O)        0.124     7.698 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_9/O
                         net (fo=2, routed)           0.842     8.540    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_9_n_0
    SLICE_X49Y88         LUT6 (Prop_lut6_I1_O)        0.124     8.664 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_8/O
                         net (fo=21, routed)          0.555     9.219    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_8_n_0
    SLICE_X49Y86         LUT6 (Prop_lut6_I2_O)        0.124     9.343 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_2/O
                         net (fo=1, routed)           0.477     9.820    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_2_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.346 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.346    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[0]_i_1_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.460 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.460    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[4]_i_1_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.574 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.574    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[8]_i_1_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.688 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.688    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[12]_i_1_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.001 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.001    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[16]_i_1_n_4
    SLICE_X48Y89         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    M19                                               0.000    40.000 r  clk_0 (IN)
                         net (fo=0)                   0.000    40.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.006    43.372    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.463 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.475    44.938    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk
    SLICE_X48Y89         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[19]/C
                         clock pessimism              0.427    45.365    
                         clock uncertainty           -0.035    45.330    
    SLICE_X48Y89         FDCE (Setup_fdce_C_D)        0.062    45.392    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[19]
  -------------------------------------------------------------------
                         required time                         45.392    
                         arrival time                         -11.001    
  -------------------------------------------------------------------
                         slack                                 34.391    

Slack (MET) :             34.465ns  (required time - arrival time)
  Source:                 system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        5.539ns  (logic 2.059ns (37.171%)  route 3.480ns (62.829%))
  Logic Levels:           9  (CARRY4=5 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 44.938 - 40.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.641    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.742 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.645     5.387    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk
    SLICE_X48Y86         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y86         FDCE (Prop_fdce_C_Q)         0.456     5.843 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[5]/Q
                         net (fo=3, routed)           0.956     6.800    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[5]
    SLICE_X49Y87         LUT5 (Prop_lut5_I0_O)        0.124     6.924 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_10/O
                         net (fo=1, routed)           0.650     7.574    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_10_n_0
    SLICE_X49Y86         LUT6 (Prop_lut6_I5_O)        0.124     7.698 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_9/O
                         net (fo=2, routed)           0.842     8.540    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_9_n_0
    SLICE_X49Y88         LUT6 (Prop_lut6_I1_O)        0.124     8.664 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_8/O
                         net (fo=21, routed)          0.555     9.219    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_8_n_0
    SLICE_X49Y86         LUT6 (Prop_lut6_I2_O)        0.124     9.343 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_2/O
                         net (fo=1, routed)           0.477     9.820    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_2_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.346 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.346    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[0]_i_1_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.460 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.460    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[4]_i_1_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.574 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.574    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[8]_i_1_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.688 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.688    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[12]_i_1_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.927 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.927    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[16]_i_1_n_5
    SLICE_X48Y89         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    M19                                               0.000    40.000 r  clk_0 (IN)
                         net (fo=0)                   0.000    40.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.006    43.372    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.463 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.475    44.938    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk
    SLICE_X48Y89         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[18]/C
                         clock pessimism              0.427    45.365    
                         clock uncertainty           -0.035    45.330    
    SLICE_X48Y89         FDCE (Setup_fdce_C_D)        0.062    45.392    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[18]
  -------------------------------------------------------------------
                         required time                         45.392    
                         arrival time                         -10.927    
  -------------------------------------------------------------------
                         slack                                 34.465    

Slack (MET) :             34.481ns  (required time - arrival time)
  Source:                 system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        5.523ns  (logic 2.043ns (36.989%)  route 3.480ns (63.011%))
  Logic Levels:           9  (CARRY4=5 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 44.938 - 40.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.641    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.742 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.645     5.387    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk
    SLICE_X48Y86         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y86         FDCE (Prop_fdce_C_Q)         0.456     5.843 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[5]/Q
                         net (fo=3, routed)           0.956     6.800    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[5]
    SLICE_X49Y87         LUT5 (Prop_lut5_I0_O)        0.124     6.924 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_10/O
                         net (fo=1, routed)           0.650     7.574    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_10_n_0
    SLICE_X49Y86         LUT6 (Prop_lut6_I5_O)        0.124     7.698 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_9/O
                         net (fo=2, routed)           0.842     8.540    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_9_n_0
    SLICE_X49Y88         LUT6 (Prop_lut6_I1_O)        0.124     8.664 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_8/O
                         net (fo=21, routed)          0.555     9.219    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_8_n_0
    SLICE_X49Y86         LUT6 (Prop_lut6_I2_O)        0.124     9.343 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_2/O
                         net (fo=1, routed)           0.477     9.820    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_2_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.346 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.346    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[0]_i_1_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.460 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.460    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[4]_i_1_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.574 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.574    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[8]_i_1_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.688 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.688    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[12]_i_1_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.911 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.911    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[16]_i_1_n_7
    SLICE_X48Y89         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    M19                                               0.000    40.000 r  clk_0 (IN)
                         net (fo=0)                   0.000    40.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.006    43.372    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.463 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.475    44.938    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk
    SLICE_X48Y89         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[16]/C
                         clock pessimism              0.427    45.365    
                         clock uncertainty           -0.035    45.330    
    SLICE_X48Y89         FDCE (Setup_fdce_C_D)        0.062    45.392    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[16]
  -------------------------------------------------------------------
                         required time                         45.392    
                         arrival time                         -10.911    
  -------------------------------------------------------------------
                         slack                                 34.481    

Slack (MET) :             34.483ns  (required time - arrival time)
  Source:                 system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        5.520ns  (logic 2.040ns (36.955%)  route 3.480ns (63.045%))
  Logic Levels:           8  (CARRY4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 44.937 - 40.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.641    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.742 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.645     5.387    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk
    SLICE_X48Y86         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y86         FDCE (Prop_fdce_C_Q)         0.456     5.843 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[5]/Q
                         net (fo=3, routed)           0.956     6.800    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[5]
    SLICE_X49Y87         LUT5 (Prop_lut5_I0_O)        0.124     6.924 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_10/O
                         net (fo=1, routed)           0.650     7.574    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_10_n_0
    SLICE_X49Y86         LUT6 (Prop_lut6_I5_O)        0.124     7.698 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_9/O
                         net (fo=2, routed)           0.842     8.540    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_9_n_0
    SLICE_X49Y88         LUT6 (Prop_lut6_I1_O)        0.124     8.664 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_8/O
                         net (fo=21, routed)          0.555     9.219    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_8_n_0
    SLICE_X49Y86         LUT6 (Prop_lut6_I2_O)        0.124     9.343 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_2/O
                         net (fo=1, routed)           0.477     9.820    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_2_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.346 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.346    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[0]_i_1_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.460 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.460    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[4]_i_1_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.574 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.574    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[8]_i_1_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.908 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.908    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[12]_i_1_n_6
    SLICE_X48Y88         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    M19                                               0.000    40.000 r  clk_0 (IN)
                         net (fo=0)                   0.000    40.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.006    43.372    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.463 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.474    44.937    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk
    SLICE_X48Y88         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[13]/C
                         clock pessimism              0.427    45.364    
                         clock uncertainty           -0.035    45.329    
    SLICE_X48Y88         FDCE (Setup_fdce_C_D)        0.062    45.391    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[13]
  -------------------------------------------------------------------
                         required time                         45.391    
                         arrival time                         -10.908    
  -------------------------------------------------------------------
                         slack                                 34.483    

Slack (MET) :             34.504ns  (required time - arrival time)
  Source:                 system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        5.499ns  (logic 2.019ns (36.714%)  route 3.480ns (63.286%))
  Logic Levels:           8  (CARRY4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 44.937 - 40.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.641    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.742 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.645     5.387    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk
    SLICE_X48Y86         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y86         FDCE (Prop_fdce_C_Q)         0.456     5.843 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[5]/Q
                         net (fo=3, routed)           0.956     6.800    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[5]
    SLICE_X49Y87         LUT5 (Prop_lut5_I0_O)        0.124     6.924 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_10/O
                         net (fo=1, routed)           0.650     7.574    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_10_n_0
    SLICE_X49Y86         LUT6 (Prop_lut6_I5_O)        0.124     7.698 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_9/O
                         net (fo=2, routed)           0.842     8.540    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_9_n_0
    SLICE_X49Y88         LUT6 (Prop_lut6_I1_O)        0.124     8.664 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_8/O
                         net (fo=21, routed)          0.555     9.219    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_8_n_0
    SLICE_X49Y86         LUT6 (Prop_lut6_I2_O)        0.124     9.343 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_2/O
                         net (fo=1, routed)           0.477     9.820    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[0]_i_2_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.346 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.346    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[0]_i_1_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.460 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.460    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[4]_i_1_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.574 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.574    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[8]_i_1_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.887 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.887    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[12]_i_1_n_4
    SLICE_X48Y88         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    M19                                               0.000    40.000 r  clk_0 (IN)
                         net (fo=0)                   0.000    40.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.006    43.372    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.463 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.474    44.937    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk
    SLICE_X48Y88         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[15]/C
                         clock pessimism              0.427    45.364    
                         clock uncertainty           -0.035    45.329    
    SLICE_X48Y88         FDCE (Setup_fdce_C_D)        0.062    45.391    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[15]
  -------------------------------------------------------------------
                         required time                         45.391    
                         arrival time                         -10.887    
  -------------------------------------------------------------------
                         slack                                 34.504    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.231ns (43.522%)  route 0.300ns (56.478%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.879    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.553     1.457    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/clk
    SLICE_X52Y98         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDCE (Prop_fdce_C_Q)         0.141     1.598 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk_reg[7]/Q
                         net (fo=8, routed)           0.098     1.696    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk_reg[7]
    SLICE_X53Y98         LUT6 (Prop_lut6_I3_O)        0.045     1.741 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk[10]_i_3/O
                         net (fo=11, routed)          0.202     1.943    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/load
    SLICE_X52Y100        LUT6 (Prop_lut6_I5_O)        0.045     1.988 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk[4]_i_1/O
                         net (fo=1, routed)           0.000     1.988    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk[4]_i_1_n_0
    SLICE_X52Y100        FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.123    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.907     2.059    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/clk
    SLICE_X52Y100        FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk_reg[4]/C
                         clock pessimism             -0.252     1.807    
    SLICE_X52Y100        FDCE (Hold_fdce_C_D)         0.091     1.898    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/lcd_en_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.231ns (42.726%)  route 0.310ns (57.274%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.879    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.553     1.457    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/clk
    SLICE_X52Y98         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDCE (Prop_fdce_C_Q)         0.141     1.598 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk_reg[10]/Q
                         net (fo=5, routed)           0.140     1.738    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk_reg[10]
    SLICE_X53Y99         LUT6 (Prop_lut6_I5_O)        0.045     1.783 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/lcd_en_i_3/O
                         net (fo=1, routed)           0.170     1.953    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/lcd_en_i_3_n_0
    SLICE_X53Y100        LUT3 (Prop_lut3_I0_O)        0.045     1.998 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/lcd_en_i_1/O
                         net (fo=1, routed)           0.000     1.998    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/lcd_en_i_1_n_0
    SLICE_X53Y100        FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/lcd_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.123    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.907     2.059    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/clk
    SLICE_X53Y100        FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/lcd_en_reg/C
                         clock pessimism             -0.252     1.807    
    SLICE_X53Y100        FDCE (Hold_fdce_C_D)         0.091     1.898    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/lcd_en_reg
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.190ns (54.538%)  route 0.158ns (45.462%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.879    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.553     1.457    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/clk
    SLICE_X53Y99         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDCE (Prop_fdce_C_Q)         0.141     1.598 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk_reg[0]/Q
                         net (fo=11, routed)          0.158     1.757    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk_reg[0]
    SLICE_X51Y99         LUT5 (Prop_lut5_I3_O)        0.049     1.806 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk[3]_i_1/O
                         net (fo=1, routed)           0.000     1.806    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk[3]_i_1_n_0
    SLICE_X51Y99         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.123    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.821     1.973    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/clk
    SLICE_X51Y99         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk_reg[3]/C
                         clock pessimism             -0.500     1.473    
    SLICE_X51Y99         FDCE (Hold_fdce_C_D)         0.107     1.580    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.919%)  route 0.153ns (45.081%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.879    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.553     1.457    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/clk
    SLICE_X51Y99         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDCE (Prop_fdce_C_Q)         0.141     1.598 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk_reg[9]/Q
                         net (fo=6, routed)           0.153     1.751    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk_reg[9]
    SLICE_X52Y98         LUT6 (Prop_lut6_I1_O)        0.045     1.796 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk[10]_i_1/O
                         net (fo=1, routed)           0.000     1.796    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk[10]_i_1_n_0
    SLICE_X52Y98         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.123    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.821     1.973    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/clk
    SLICE_X52Y98         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk_reg[10]/C
                         clock pessimism             -0.500     1.473    
    SLICE_X52Y98         FDCE (Hold_fdce_C_D)         0.092     1.565    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.010%)  route 0.158ns (45.990%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.879    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.553     1.457    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/clk
    SLICE_X53Y99         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDCE (Prop_fdce_C_Q)         0.141     1.598 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk_reg[0]/Q
                         net (fo=11, routed)          0.158     1.757    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk_reg[0]
    SLICE_X51Y99         LUT4 (Prop_lut4_I1_O)        0.045     1.802 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk[2]_i_1/O
                         net (fo=1, routed)           0.000     1.802    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk[2]_i_1_n_0
    SLICE_X51Y99         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.123    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.821     1.973    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/clk
    SLICE_X51Y99         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk_reg[2]/C
                         clock pessimism             -0.500     1.473    
    SLICE_X51Y99         FDCE (Hold_fdce_C_D)         0.092     1.565    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_mode_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/lcd_mode_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.189ns (45.734%)  route 0.224ns (54.266%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.879    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.576     1.480    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/clk
    SLICE_X55Y94         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_mode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y94         FDCE (Prop_fdce_C_Q)         0.141     1.621 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_mode_reg[2]/Q
                         net (fo=22, routed)          0.224     1.846    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/Q[2]
    SLICE_X58Y94         LUT5 (Prop_lut5_I1_O)        0.048     1.894 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/lcd_mode[3]_i_2/O
                         net (fo=1, routed)           0.000     1.894    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/lcd_mode_0[3]
    SLICE_X58Y94         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/lcd_mode_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.123    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.847     1.999    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/clk
    SLICE_X58Y94         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/lcd_mode_reg[3]/C
                         clock pessimism             -0.482     1.517    
    SLICE_X58Y94         FDCE (Hold_fdce_C_D)         0.131     1.648    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/lcd_mode_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.879    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.553     1.457    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/clk
    SLICE_X51Y99         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDCE (Prop_fdce_C_Q)         0.141     1.598 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk_reg[1]/Q
                         net (fo=10, routed)          0.168     1.767    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk_reg[1]
    SLICE_X51Y99         LUT3 (Prop_lut3_I0_O)        0.045     1.812 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk[1]_i_1/O
                         net (fo=1, routed)           0.000     1.812    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk[1]_i_1_n_0
    SLICE_X51Y99         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.123    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.821     1.973    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/clk
    SLICE_X51Y99         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk_reg[1]/C
                         clock pessimism             -0.516     1.457    
    SLICE_X51Y99         FDCE (Hold_fdce_C_D)         0.091     1.548    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_mode_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_mode_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (56.020%)  route 0.164ns (43.980%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.879    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.576     1.480    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/clk
    SLICE_X54Y94         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94         FDCE (Prop_fdce_C_Q)         0.164     1.644 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_mode_reg[0]/Q
                         net (fo=31, routed)          0.164     1.809    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/Q[0]
    SLICE_X55Y94         LUT6 (Prop_lut6_I5_O)        0.045     1.854 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_mode[2]_i_1/O
                         net (fo=1, routed)           0.000     1.854    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/p_0_in[2]
    SLICE_X55Y94         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_mode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.123    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.845     1.997    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/clk
    SLICE_X55Y94         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_mode_reg[2]/C
                         clock pessimism             -0.504     1.493    
    SLICE_X55Y94         FDCE (Hold_fdce_C_D)         0.091     1.584    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_mode_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.186ns (33.780%)  route 0.365ns (66.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.879    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.635     1.540    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/clk
    SLICE_X52Y100        FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDCE (Prop_fdce_C_Q)         0.141     1.681 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk_reg[4]/Q
                         net (fo=8, routed)           0.365     2.046    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk_reg[4]
    SLICE_X52Y99         LUT6 (Prop_lut6_I1_O)        0.045     2.091 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk[5]_i_1/O
                         net (fo=1, routed)           0.000     2.091    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk[5]_i_1_n_0
    SLICE_X52Y99         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.123    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.821     1.973    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/clk
    SLICE_X52Y99         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk_reg[5]/C
                         clock pessimism             -0.252     1.721    
    SLICE_X52Y99         FDCE (Hold_fdce_C_D)         0.091     1.812    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.879    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.553     1.457    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk
    SLICE_X48Y89         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y89         FDCE (Prop_fdce_C_Q)         0.141     1.598 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[18]/Q
                         net (fo=3, routed)           0.133     1.731    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[18]
    SLICE_X48Y89         LUT6 (Prop_lut6_I0_O)        0.045     1.776 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[16]_i_3/O
                         net (fo=1, routed)           0.000     1.776    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec[16]_i_3_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.842 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.842    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[16]_i_1_n_5
    SLICE_X48Y89         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.123    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.822     1.974    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk
    SLICE_X48Y89         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[18]/C
                         clock pessimism             -0.517     1.457    
    SLICE_X48Y89         FDCE (Hold_fdce_C_D)         0.105     1.562    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_0 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  clk_0_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X50Y71    system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/TFTLCDctrl_U0/g2m_u0/opclk_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         40.000      39.000     SLICE_X49Y89    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk_onesec_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X48Y85    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X48Y87    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X48Y87    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X48Y88    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X48Y88    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X48Y88    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X48Y88    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[15]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         20.000      19.500     SLICE_X49Y89    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk_onesec_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X48Y85    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X48Y87    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X48Y87    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X48Y88    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X48Y88    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X48Y88    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X48Y88    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X48Y88    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X48Y88    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X50Y71    system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/TFTLCDctrl_U0/g2m_u0/opclk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X50Y71    system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/TFTLCDctrl_U0/g2m_u0/opclk_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         20.000      19.500     SLICE_X49Y89    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk_onesec_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         20.000      19.500     SLICE_X49Y89    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk_onesec_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X48Y85    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X48Y87    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X48Y87    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X48Y88    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X48Y88    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X48Y88    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        8.139ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.139ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.742ns  (logic 1.450ns (13.498%)  route 9.292ns (86.502%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.822ns = ( 22.822 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.737     3.031    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[6])
                                                      1.450     4.481 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[6]
                         net (fo=44, routed)          9.292    13.773    system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X5Y11         RAMB36E1                                     r  system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.643    22.822    system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y11         RAMB36E1                                     r  system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.129    22.951    
                         clock uncertainty           -0.302    22.649    
    RAMB36_X5Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    21.912    system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.912    
                         arrival time                         -13.773    
  -------------------------------------------------------------------
                         slack                                  8.139    

Slack (MET) :             8.172ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.711ns  (logic 1.450ns (13.538%)  route 9.261ns (86.462%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns = ( 22.824 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.737     3.031    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[8])
                                                      1.450     4.481 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[8]
                         net (fo=44, routed)          9.261    13.742    system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X5Y10         RAMB36E1                                     r  system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.645    22.824    system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y10         RAMB36E1                                     r  system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.129    22.953    
                         clock uncertainty           -0.302    22.651    
    RAMB36_X5Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737    21.914    system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.914    
                         arrival time                         -13.742    
  -------------------------------------------------------------------
                         slack                                  8.172    

Slack (MET) :             8.178ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.703ns  (logic 1.450ns (13.547%)  route 9.253ns (86.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.822ns = ( 22.822 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.737     3.031    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[5])
                                                      1.450     4.481 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[5]
                         net (fo=44, routed)          9.253    13.734    system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X5Y11         RAMB36E1                                     r  system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.643    22.822    system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y11         RAMB36E1                                     r  system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.129    22.951    
                         clock uncertainty           -0.302    22.649    
    RAMB36_X5Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737    21.912    system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.912    
                         arrival time                         -13.734    
  -------------------------------------------------------------------
                         slack                                  8.178    

Slack (MET) :             8.189ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.694ns  (logic 1.450ns (13.559%)  route 9.244ns (86.441%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 22.838 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.737     3.031    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[6])
                                                      1.450     4.481 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[6]
                         net (fo=44, routed)          9.244    13.725    system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X4Y8          RAMB36E1                                     r  system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.659    22.838    system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y8          RAMB36E1                                     r  system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.115    22.953    
                         clock uncertainty           -0.302    22.651    
    RAMB36_X4Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    21.914    system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.914    
                         arrival time                         -13.725    
  -------------------------------------------------------------------
                         slack                                  8.189    

Slack (MET) :             8.247ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.636ns  (logic 1.450ns (13.633%)  route 9.186ns (86.367%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns = ( 22.824 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.737     3.031    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.481 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=44, routed)          9.186    13.666    system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X5Y10         RAMB36E1                                     r  system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.645    22.824    system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y10         RAMB36E1                                     r  system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.129    22.953    
                         clock uncertainty           -0.302    22.651    
    RAMB36_X5Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    21.914    system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.914    
                         arrival time                         -13.666    
  -------------------------------------------------------------------
                         slack                                  8.247    

Slack (MET) :             8.270ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.612ns  (logic 1.450ns (13.663%)  route 9.162ns (86.337%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 22.838 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.737     3.031    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.481 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=44, routed)          9.162    13.643    system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X4Y8          RAMB36E1                                     r  system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.659    22.838    system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y8          RAMB36E1                                     r  system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.115    22.953    
                         clock uncertainty           -0.302    22.651    
    RAMB36_X4Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    21.914    system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.914    
                         arrival time                         -13.643    
  -------------------------------------------------------------------
                         slack                                  8.270    

Slack (MET) :             8.326ns  (required time - arrival time)
  Source:                 system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/axi_awaddr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.936ns  (logic 0.774ns (7.077%)  route 10.162ns (92.923%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns = ( 22.824 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.652     2.946    system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y95         FDRE                                         r  system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/axi_awaddr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDRE (Prop_fdre_C_Q)         0.478     3.424 r  system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/axi_awaddr_reg[18]/Q
                         net (fo=60, routed)          9.721    13.145    system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X106Y52        LUT6 (Prop_lut6_I4_O)        0.296    13.441 r  system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__16/O
                         net (fo=1, routed)           0.441    13.882    system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y10         RAMB36E1                                     r  system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.645    22.824    system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y10         RAMB36E1                                     r  system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.129    22.953    
                         clock uncertainty           -0.302    22.651    
    RAMB36_X5Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    22.208    system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.208    
                         arrival time                         -13.882    
  -------------------------------------------------------------------
                         slack                                  8.326    

Slack (MET) :             8.426ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.457ns  (logic 1.450ns (13.866%)  route 9.007ns (86.134%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns = ( 22.824 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.737     3.031    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[6])
                                                      1.450     4.481 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[6]
                         net (fo=44, routed)          9.007    13.488    system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X5Y10         RAMB36E1                                     r  system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.645    22.824    system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y10         RAMB36E1                                     r  system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.129    22.953    
                         clock uncertainty           -0.302    22.651    
    RAMB36_X5Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    21.914    system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.914    
                         arrival time                         -13.488    
  -------------------------------------------------------------------
                         slack                                  8.426    

Slack (MET) :             8.469ns  (required time - arrival time)
  Source:                 system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/axi_awaddr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.791ns  (logic 0.774ns (7.173%)  route 10.017ns (92.827%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.822ns = ( 22.822 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.652     2.946    system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y95         FDRE                                         r  system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/axi_awaddr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDRE (Prop_fdre_C_Q)         0.478     3.424 r  system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/axi_awaddr_reg[18]/Q
                         net (fo=60, routed)          9.575    12.999    system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X106Y57        LUT6 (Prop_lut6_I2_O)        0.296    13.295 r  system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__13/O
                         net (fo=1, routed)           0.441    13.737    system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y11         RAMB36E1                                     r  system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.643    22.822    system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y11         RAMB36E1                                     r  system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.129    22.951    
                         clock uncertainty           -0.302    22.649    
    RAMB36_X5Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    22.206    system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.206    
                         arrival time                         -13.737    
  -------------------------------------------------------------------
                         slack                                  8.469    

Slack (MET) :             8.474ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.407ns  (logic 1.450ns (13.933%)  route 8.957ns (86.067%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.822ns = ( 22.822 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.737     3.031    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.481 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=44, routed)          8.957    13.437    system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X5Y11         RAMB36E1                                     r  system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.643    22.822    system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y11         RAMB36E1                                     r  system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.129    22.951    
                         clock uncertainty           -0.302    22.649    
    RAMB36_X5Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737    21.912    system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.912    
                         arrival time                         -13.437    
  -------------------------------------------------------------------
                         slack                                  8.474    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/slv_reg2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.246ns (62.058%)  route 0.150ns (37.942%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.552     0.888    system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y95         FDRE                                         r  system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/slv_reg2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.148     1.036 r  system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/slv_reg2_reg[8]/Q
                         net (fo=1, routed)           0.150     1.186    system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/slv_reg2[8]
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.098     1.284 r  system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000     1.284    system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/reg_data_out[8]
    SLICE_X49Y96         FDRE                                         r  system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.824     1.190    system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y96         FDRE                                         r  system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y96         FDRE (Hold_fdre_C_D)         0.092     1.247    system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/slv_reg1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.312%)  route 0.156ns (45.688%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.639     0.975    system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y100        FDRE                                         r  system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/slv_reg1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/slv_reg1_reg[19]/Q
                         net (fo=1, routed)           0.156     1.272    system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/slv_reg1[19]
    SLICE_X46Y99         LUT6 (Prop_lut6_I0_O)        0.045     1.317 r  system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/axi_rdata[19]_i_1/O
                         net (fo=1, routed)           0.000     1.317    system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/reg_data_out[19]
    SLICE_X46Y99         FDRE                                         r  system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.825     1.191    system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y99         FDRE                                         r  system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X46Y99         FDRE (Hold_fdre_C_D)         0.121     1.277    system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/axi_rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.351%)  route 0.105ns (42.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.575     0.911    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y91         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.105     1.156    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X30Y91         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.843     1.209    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y91         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.572     0.908    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y92         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y92         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.112     1.161    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X26Y93         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.843     1.209    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y93         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.284     0.925    
    SLICE_X26Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.108    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.555     0.891    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X39Y92         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.110     1.142    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X38Y92         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.823     1.189    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y92         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.285     0.904    
    SLICE_X38Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.087    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.558     0.894    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y95         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/Q
                         net (fo=1, routed)           0.110     1.145    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X34Y95         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.825     1.191    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y95         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.284     0.907    
    SLICE_X34Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.090    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.558     0.894    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y95         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/Q
                         net (fo=1, routed)           0.056     1.090    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[26]
    SLICE_X34Y95         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.825     1.191    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y95         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
                         clock pessimism             -0.284     0.907    
    SLICE_X34Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.024    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/slv_reg3_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.184%)  route 0.185ns (49.816%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.639     0.975    system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y100        FDRE                                         r  system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/slv_reg3_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/slv_reg3_reg[17]/Q
                         net (fo=1, routed)           0.185     1.301    system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/slv_reg3[17]
    SLICE_X46Y99         LUT6 (Prop_lut6_I2_O)        0.045     1.346 r  system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/axi_rdata[17]_i_1/O
                         net (fo=1, routed)           0.000     1.346    system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/reg_data_out[17]
    SLICE_X46Y99         FDRE                                         r  system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.825     1.191    system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y99         FDRE                                         r  system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X46Y99         FDRE (Hold_fdre_C_D)         0.120     1.276    system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/axi_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/slv_reg2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.246ns (57.054%)  route 0.185ns (42.946%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.552     0.888    system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y95         FDRE                                         r  system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/slv_reg2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.148     1.036 r  system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/slv_reg2_reg[14]/Q
                         net (fo=1, routed)           0.185     1.221    system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/slv_reg2[14]
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.098     1.319 r  system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/axi_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000     1.319    system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/reg_data_out[14]
    SLICE_X49Y96         FDRE                                         r  system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.824     1.190    system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y96         FDRE                                         r  system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y96         FDRE (Hold_fdre_C_D)         0.091     1.246    system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/axi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.701%)  route 0.160ns (46.299%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.659     0.995    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[6]/Q
                         net (fo=1, routed)           0.160     1.296    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[6]
    SLICE_X28Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.341 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[6]_i_1__1/O
                         net (fo=1, routed)           0.000     1.341    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[6]_i_1__1_n_0
    SLICE_X28Y99         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.845     1.211    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X28Y99         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X28Y99         FDRE (Hold_fdre_C_D)         0.092     1.268    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y18  system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y9   system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y17  system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y15  system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y17  system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y10  system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y19  system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y26  system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y18  system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y16  system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y91  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y91  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y92  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y92  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y91  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y91  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y91  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y91  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y92  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y91  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y93  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y93  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y93  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y94  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y93  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y94  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y96  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y94  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y95  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y95  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       13.574ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.574ns  (required time - arrival time)
  Source:                 system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@40.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        7.852ns  (logic 1.617ns (20.593%)  route 6.235ns (79.407%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT5=1)
  Clock Path Skew:        1.983ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 44.927 - 40.000 ) 
    Source Clock Delay      (SCD):    2.944ns = ( 22.944 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.650    22.944    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y92         FDRE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_fdre_C_Q)         0.456    23.400 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=3, routed)           1.062    24.462    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/Q[2]
    SLICE_X47Y92         LUT2 (Prop_lut2_I1_O)        0.124    24.586 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_sec1_reg[3]_LDC_i_1/O
                         net (fo=15, routed)          2.102    26.688    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_sec1_reg[3]_LDC_i_1_n_0
    SLICE_X51Y91         LDCE (SetClr_ldce_CLR_Q)     0.885    27.573 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_hour10_reg[1]_LDC/Q
                         net (fo=5, routed)           1.408    28.980    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_hour10_reg[1]_LDC_n_0
    SLICE_X52Y90         LUT5 (Prop_lut5_I3_O)        0.152    29.132 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/textdata_g[25]_i_2/O
                         net (fo=1, routed)           1.664    30.796    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g[25]
    SLICE_X51Y90         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    M19                                               0.000    40.000 r  clk_0 (IN)
                         net (fo=0)                   0.000    40.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.006    43.372    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.463 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.464    44.927    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk
    SLICE_X51Y90         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g_reg[25]/C
                         clock pessimism              0.000    44.927    
                         clock uncertainty           -0.302    44.625    
    SLICE_X51Y90         FDCE (Setup_fdce_C_D)       -0.255    44.370    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g_reg[25]
  -------------------------------------------------------------------
                         required time                         44.370    
                         arrival time                         -30.796    
  -------------------------------------------------------------------
                         slack                                 13.574    

Slack (MET) :             14.092ns  (required time - arrival time)
  Source:                 system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@40.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        7.420ns  (logic 0.580ns (7.816%)  route 6.840ns (92.184%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.983ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 44.927 - 40.000 ) 
    Source Clock Delay      (SCD):    2.944ns = ( 22.944 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.650    22.944    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y92         FDRE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_fdre_C_Q)         0.456    23.400 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=31, routed)          4.140    27.540    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/Q[1]
    SLICE_X53Y93         LUT2 (Prop_lut2_I1_O)        0.124    27.664 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g[25]_i_1/O
                         net (fo=21, routed)          2.700    30.364    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g[25]_i_1_n_0
    SLICE_X50Y90         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    M19                                               0.000    40.000 r  clk_0 (IN)
                         net (fo=0)                   0.000    40.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.006    43.372    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.463 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.464    44.927    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk
    SLICE_X50Y90         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g_reg[0]/C
                         clock pessimism              0.000    44.927    
                         clock uncertainty           -0.302    44.625    
    SLICE_X50Y90         FDCE (Setup_fdce_C_CE)      -0.169    44.456    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g_reg[0]
  -------------------------------------------------------------------
                         required time                         44.456    
                         arrival time                         -30.364    
  -------------------------------------------------------------------
                         slack                                 14.092    

Slack (MET) :             14.093ns  (required time - arrival time)
  Source:                 system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@40.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        7.620ns  (logic 1.589ns (20.853%)  route 6.031ns (79.147%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT5=1)
  Clock Path Skew:        1.984ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 44.928 - 40.000 ) 
    Source Clock Delay      (SCD):    2.944ns = ( 22.944 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.650    22.944    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y92         FDRE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_fdre_C_Q)         0.456    23.400 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=3, routed)           1.062    24.462    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/Q[2]
    SLICE_X47Y92         LUT2 (Prop_lut2_I1_O)        0.124    24.586 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_sec1_reg[3]_LDC_i_1/O
                         net (fo=15, routed)          2.102    26.688    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_sec1_reg[3]_LDC_i_1_n_0
    SLICE_X51Y91         LDCE (SetClr_ldce_CLR_Q)     0.885    27.573 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_hour1_reg[1]_LDC/Q
                         net (fo=9, routed)           2.867    30.440    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_hour1_reg[1]_LDC_n_0
    SLICE_X52Y92         LUT5 (Prop_lut5_I3_O)        0.124    30.564 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/textdata_g[17]_i_1/O
                         net (fo=1, routed)           0.000    30.564    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g[17]
    SLICE_X52Y92         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    M19                                               0.000    40.000 r  clk_0 (IN)
                         net (fo=0)                   0.000    40.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.006    43.372    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.463 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.465    44.928    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk
    SLICE_X52Y92         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g_reg[17]/C
                         clock pessimism              0.000    44.928    
                         clock uncertainty           -0.302    44.626    
    SLICE_X52Y92         FDCE (Setup_fdce_C_D)        0.031    44.657    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g_reg[17]
  -------------------------------------------------------------------
                         required time                         44.657    
                         arrival time                         -30.564    
  -------------------------------------------------------------------
                         slack                                 14.093    

Slack (MET) :             14.245ns  (required time - arrival time)
  Source:                 system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@40.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        7.231ns  (logic 0.580ns (8.021%)  route 6.651ns (91.979%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.983ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 44.927 - 40.000 ) 
    Source Clock Delay      (SCD):    2.944ns = ( 22.944 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.650    22.944    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y92         FDRE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_fdre_C_Q)         0.456    23.400 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=31, routed)          4.140    27.540    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/Q[1]
    SLICE_X53Y93         LUT2 (Prop_lut2_I1_O)        0.124    27.664 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g[25]_i_1/O
                         net (fo=21, routed)          2.511    30.175    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g[25]_i_1_n_0
    SLICE_X51Y90         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    M19                                               0.000    40.000 r  clk_0 (IN)
                         net (fo=0)                   0.000    40.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.006    43.372    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.463 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.464    44.927    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk
    SLICE_X51Y90         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g_reg[25]/C
                         clock pessimism              0.000    44.927    
                         clock uncertainty           -0.302    44.625    
    SLICE_X51Y90         FDCE (Setup_fdce_C_CE)      -0.205    44.420    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g_reg[25]
  -------------------------------------------------------------------
                         required time                         44.420    
                         arrival time                         -30.175    
  -------------------------------------------------------------------
                         slack                                 14.245    

Slack (MET) :             14.245ns  (required time - arrival time)
  Source:                 system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@40.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        7.231ns  (logic 0.580ns (8.021%)  route 6.651ns (91.979%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.983ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 44.927 - 40.000 ) 
    Source Clock Delay      (SCD):    2.944ns = ( 22.944 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.650    22.944    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y92         FDRE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_fdre_C_Q)         0.456    23.400 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=31, routed)          4.140    27.540    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/Q[1]
    SLICE_X53Y93         LUT2 (Prop_lut2_I1_O)        0.124    27.664 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g[25]_i_1/O
                         net (fo=21, routed)          2.511    30.175    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g[25]_i_1_n_0
    SLICE_X51Y90         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    M19                                               0.000    40.000 r  clk_0 (IN)
                         net (fo=0)                   0.000    40.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.006    43.372    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.463 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.464    44.927    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk
    SLICE_X51Y90         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g_reg[2]/C
                         clock pessimism              0.000    44.927    
                         clock uncertainty           -0.302    44.625    
    SLICE_X51Y90         FDCE (Setup_fdce_C_CE)      -0.205    44.420    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g_reg[2]
  -------------------------------------------------------------------
                         required time                         44.420    
                         arrival time                         -30.175    
  -------------------------------------------------------------------
                         slack                                 14.245    

Slack (MET) :             14.267ns  (required time - arrival time)
  Source:                 system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@40.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        7.210ns  (logic 0.580ns (8.044%)  route 6.630ns (91.956%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.984ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 44.928 - 40.000 ) 
    Source Clock Delay      (SCD):    2.944ns = ( 22.944 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.650    22.944    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y92         FDRE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_fdre_C_Q)         0.456    23.400 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=31, routed)          4.140    27.540    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/Q[1]
    SLICE_X53Y93         LUT2 (Prop_lut2_I1_O)        0.124    27.664 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g[25]_i_1/O
                         net (fo=21, routed)          2.490    30.154    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g[25]_i_1_n_0
    SLICE_X52Y92         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    M19                                               0.000    40.000 r  clk_0 (IN)
                         net (fo=0)                   0.000    40.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.006    43.372    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.463 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.465    44.928    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk
    SLICE_X52Y92         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g_reg[16]/C
                         clock pessimism              0.000    44.928    
                         clock uncertainty           -0.302    44.626    
    SLICE_X52Y92         FDCE (Setup_fdce_C_CE)      -0.205    44.421    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g_reg[16]
  -------------------------------------------------------------------
                         required time                         44.421    
                         arrival time                         -30.154    
  -------------------------------------------------------------------
                         slack                                 14.267    

Slack (MET) :             14.267ns  (required time - arrival time)
  Source:                 system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@40.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        7.210ns  (logic 0.580ns (8.044%)  route 6.630ns (91.956%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.984ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 44.928 - 40.000 ) 
    Source Clock Delay      (SCD):    2.944ns = ( 22.944 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.650    22.944    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y92         FDRE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_fdre_C_Q)         0.456    23.400 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=31, routed)          4.140    27.540    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/Q[1]
    SLICE_X53Y93         LUT2 (Prop_lut2_I1_O)        0.124    27.664 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g[25]_i_1/O
                         net (fo=21, routed)          2.490    30.154    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g[25]_i_1_n_0
    SLICE_X52Y92         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    M19                                               0.000    40.000 r  clk_0 (IN)
                         net (fo=0)                   0.000    40.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.006    43.372    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.463 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.465    44.928    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk
    SLICE_X52Y92         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g_reg[17]/C
                         clock pessimism              0.000    44.928    
                         clock uncertainty           -0.302    44.626    
    SLICE_X52Y92         FDCE (Setup_fdce_C_CE)      -0.205    44.421    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g_reg[17]
  -------------------------------------------------------------------
                         required time                         44.421    
                         arrival time                         -30.154    
  -------------------------------------------------------------------
                         slack                                 14.267    

Slack (MET) :             14.267ns  (required time - arrival time)
  Source:                 system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@40.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        7.210ns  (logic 0.580ns (8.044%)  route 6.630ns (91.956%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.984ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 44.928 - 40.000 ) 
    Source Clock Delay      (SCD):    2.944ns = ( 22.944 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.650    22.944    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y92         FDRE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_fdre_C_Q)         0.456    23.400 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=31, routed)          4.140    27.540    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/Q[1]
    SLICE_X53Y93         LUT2 (Prop_lut2_I1_O)        0.124    27.664 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g[25]_i_1/O
                         net (fo=21, routed)          2.490    30.154    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g[25]_i_1_n_0
    SLICE_X52Y92         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    M19                                               0.000    40.000 r  clk_0 (IN)
                         net (fo=0)                   0.000    40.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.006    43.372    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.463 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.465    44.928    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk
    SLICE_X52Y92         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g_reg[18]/C
                         clock pessimism              0.000    44.928    
                         clock uncertainty           -0.302    44.626    
    SLICE_X52Y92         FDCE (Setup_fdce_C_CE)      -0.205    44.421    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g_reg[18]
  -------------------------------------------------------------------
                         required time                         44.421    
                         arrival time                         -30.154    
  -------------------------------------------------------------------
                         slack                                 14.267    

Slack (MET) :             14.267ns  (required time - arrival time)
  Source:                 system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@40.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        7.210ns  (logic 0.580ns (8.044%)  route 6.630ns (91.956%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.984ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 44.928 - 40.000 ) 
    Source Clock Delay      (SCD):    2.944ns = ( 22.944 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.650    22.944    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y92         FDRE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_fdre_C_Q)         0.456    23.400 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=31, routed)          4.140    27.540    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/Q[1]
    SLICE_X53Y93         LUT2 (Prop_lut2_I1_O)        0.124    27.664 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g[25]_i_1/O
                         net (fo=21, routed)          2.490    30.154    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g[25]_i_1_n_0
    SLICE_X52Y92         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    M19                                               0.000    40.000 r  clk_0 (IN)
                         net (fo=0)                   0.000    40.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.006    43.372    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.463 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.465    44.928    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk
    SLICE_X52Y92         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g_reg[24]/C
                         clock pessimism              0.000    44.928    
                         clock uncertainty           -0.302    44.626    
    SLICE_X52Y92         FDCE (Setup_fdce_C_CE)      -0.205    44.421    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g_reg[24]
  -------------------------------------------------------------------
                         required time                         44.421    
                         arrival time                         -30.154    
  -------------------------------------------------------------------
                         slack                                 14.267    

Slack (MET) :             14.267ns  (required time - arrival time)
  Source:                 system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_h_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@40.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        7.210ns  (logic 0.580ns (8.044%)  route 6.630ns (91.956%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.984ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 44.928 - 40.000 ) 
    Source Clock Delay      (SCD):    2.944ns = ( 22.944 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.650    22.944    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y92         FDRE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_fdre_C_Q)         0.456    23.400 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=31, routed)          4.140    27.540    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/Q[1]
    SLICE_X53Y93         LUT2 (Prop_lut2_I1_O)        0.124    27.664 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g[25]_i_1/O
                         net (fo=21, routed)          2.490    30.154    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g[25]_i_1_n_0
    SLICE_X52Y92         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_h_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    M19                                               0.000    40.000 r  clk_0 (IN)
                         net (fo=0)                   0.000    40.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.006    43.372    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.463 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.465    44.928    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk
    SLICE_X52Y92         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_h_reg[4]/C
                         clock pessimism              0.000    44.928    
                         clock uncertainty           -0.302    44.626    
    SLICE_X52Y92         FDCE (Setup_fdce_C_CE)      -0.205    44.421    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_h_reg[4]
  -------------------------------------------------------------------
                         required time                         44.421    
                         arrival time                         -30.154    
  -------------------------------------------------------------------
                         slack                                 14.267    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_h_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.701ns  (logic 0.188ns (11.055%)  route 1.513ns (88.945%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.555     0.891    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y92         FDRE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=31, routed)          1.513     2.544    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/Q[0]
    SLICE_X50Y92         LUT3 (Prop_lut3_I1_O)        0.047     2.591 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/textdata_h[2]_i_1/O
                         net (fo=1, routed)           0.000     2.591    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_h[2]
    SLICE_X50Y92         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_h_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.123    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.819     1.971    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk
    SLICE_X50Y92         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_h_reg[2]/C
                         clock pessimism              0.000     1.971    
                         clock uncertainty            0.302     2.273    
    SLICE_X50Y92         FDCE (Hold_fdce_C_D)         0.131     2.404    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_h_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.404    
                         arrival time                           2.591    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_h_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.699ns  (logic 0.186ns (10.950%)  route 1.513ns (89.050%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.555     0.891    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y92         FDRE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=31, routed)          1.513     2.544    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/Q[0]
    SLICE_X50Y92         LUT3 (Prop_lut3_I1_O)        0.045     2.589 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/textdata_h[1]_i_1/O
                         net (fo=1, routed)           0.000     2.589    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_h[1]
    SLICE_X50Y92         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_h_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.123    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.819     1.971    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk
    SLICE_X50Y92         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_h_reg[1]/C
                         clock pessimism              0.000     1.971    
                         clock uncertainty            0.302     2.273    
    SLICE_X50Y92         FDCE (Hold_fdce_C_D)         0.121     2.394    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_h_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.394    
                         arrival time                           2.589    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_h_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.700ns  (logic 0.186ns (10.943%)  route 1.514ns (89.057%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.555     0.891    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y92         FDRE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=31, routed)          1.514     2.545    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/Q[0]
    SLICE_X50Y92         LUT5 (Prop_lut5_I1_O)        0.045     2.590 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/textdata_h[10]_i_1/O
                         net (fo=1, routed)           0.000     2.590    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_h[10]
    SLICE_X50Y92         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_h_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.123    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.819     1.971    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk
    SLICE_X50Y92         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_h_reg[10]/C
                         clock pessimism              0.000     1.971    
                         clock uncertainty            0.302     2.273    
    SLICE_X50Y92         FDCE (Hold_fdce_C_D)         0.120     2.393    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_h_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.393    
                         arrival time                           2.590    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.730ns  (logic 0.186ns (10.754%)  route 1.544ns (89.246%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.555     0.891    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y92         FDRE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=31, routed)          1.544     2.575    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/Q[1]
    SLICE_X50Y90         LUT5 (Prop_lut5_I0_O)        0.045     2.620 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/textdata_g[0]_i_1/O
                         net (fo=1, routed)           0.000     2.620    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g[0]
    SLICE_X50Y90         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.123    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.819     1.971    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk
    SLICE_X50Y90         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g_reg[0]/C
                         clock pessimism              0.000     1.971    
                         clock uncertainty            0.302     2.273    
    SLICE_X50Y90         FDCE (Hold_fdce_C_D)         0.120     2.393    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.393    
                         arrival time                           2.620    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.722ns  (logic 0.186ns (10.804%)  route 1.536ns (89.196%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.555     0.891    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y92         FDRE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=31, routed)          1.536     2.567    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/Q[1]
    SLICE_X51Y90         LUT5 (Prop_lut5_I0_O)        0.045     2.612 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/textdata_g[2]_i_1/O
                         net (fo=1, routed)           0.000     2.612    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g[2]
    SLICE_X51Y90         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.123    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.819     1.971    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk
    SLICE_X51Y90         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g_reg[2]/C
                         clock pessimism              0.000     1.971    
                         clock uncertainty            0.302     2.273    
    SLICE_X51Y90         FDCE (Hold_fdce_C_D)         0.091     2.364    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.364    
                         arrival time                           2.612    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.730ns  (logic 0.186ns (10.753%)  route 1.544ns (89.247%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.555     0.891    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y92         FDRE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=31, routed)          1.544     2.575    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/Q[1]
    SLICE_X52Y92         LUT5 (Prop_lut5_I0_O)        0.045     2.620 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/textdata_g[17]_i_1/O
                         net (fo=1, routed)           0.000     2.620    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g[17]
    SLICE_X52Y92         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.123    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.819     1.971    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk
    SLICE_X52Y92         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g_reg[17]/C
                         clock pessimism              0.000     1.971    
                         clock uncertainty            0.302     2.273    
    SLICE_X52Y92         FDCE (Hold_fdce_C_D)         0.092     2.365    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.365    
                         arrival time                           2.620    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_h_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.762ns  (logic 0.186ns (10.553%)  route 1.576ns (89.447%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.555     0.891    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y92         FDRE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=31, routed)          1.576     2.608    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/Q[1]
    SLICE_X50Y93         LUT5 (Prop_lut5_I0_O)        0.045     2.653 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/textdata_h[24]_i_1/O
                         net (fo=1, routed)           0.000     2.653    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_h[24]
    SLICE_X50Y93         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_h_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.123    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.820     1.972    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk
    SLICE_X50Y93         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_h_reg[24]/C
                         clock pessimism              0.000     1.972    
                         clock uncertainty            0.302     2.274    
    SLICE_X50Y93         FDCE (Hold_fdce_C_D)         0.121     2.395    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_h_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.395    
                         arrival time                           2.653    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.767ns  (logic 0.185ns (10.468%)  route 1.582ns (89.532%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.555     0.891    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y92         FDRE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=31, routed)          1.582     2.614    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/Q[0]
    SLICE_X52Y93         LUT3 (Prop_lut3_I1_O)        0.044     2.658 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/textdata_g[1]_i_1/O
                         net (fo=1, routed)           0.000     2.658    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g[1]
    SLICE_X52Y93         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.123    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.820     1.972    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk
    SLICE_X52Y93         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g_reg[1]/C
                         clock pessimism              0.000     1.972    
                         clock uncertainty            0.302     2.274    
    SLICE_X52Y93         FDCE (Hold_fdce_C_D)         0.107     2.381    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.381    
                         arrival time                           2.658    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_h_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.782ns  (logic 0.186ns (10.437%)  route 1.596ns (89.563%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.555     0.891    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y92         FDRE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=31, routed)          1.596     2.628    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/Q[0]
    SLICE_X50Y92         LUT5 (Prop_lut5_I1_O)        0.045     2.673 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/textdata_h[3]_i_1/O
                         net (fo=1, routed)           0.000     2.673    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_h[3]
    SLICE_X50Y92         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_h_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.123    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.819     1.971    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk
    SLICE_X50Y92         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_h_reg[3]/C
                         clock pessimism              0.000     1.971    
                         clock uncertainty            0.302     2.273    
    SLICE_X50Y92         FDCE (Hold_fdce_C_D)         0.121     2.394    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_h_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.394    
                         arrival time                           2.673    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.768ns  (logic 0.186ns (10.519%)  route 1.582ns (89.481%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.555     0.891    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y92         FDRE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=31, routed)          1.582     2.614    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/Q[0]
    SLICE_X52Y93         LUT3 (Prop_lut3_I1_O)        0.045     2.659 r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/textdata_g[19]_i_1/O
                         net (fo=1, routed)           0.000     2.659    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g[19]
    SLICE_X52Y93         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.123    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.820     1.972    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk
    SLICE_X52Y93         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g_reg[19]/C
                         clock pessimism              0.000     1.972    
                         clock uncertainty            0.302     2.274    
    SLICE_X52Y93         FDCE (Hold_fdce_C_D)         0.092     2.366    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.366    
                         arrival time                           2.659    
  -------------------------------------------------------------------
                         slack                                  0.293    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       16.429ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.399ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.429ns  (required time - arrival time)
  Source:                 system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@40.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        4.855ns  (logic 0.580ns (11.946%)  route 4.275ns (88.054%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 44.935 - 40.000 ) 
    Source Clock Delay      (SCD):    2.944ns = ( 22.944 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.650    22.944    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y92         FDRE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_fdre_C_Q)         0.456    23.400 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=3, routed)           1.223    24.623    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/Q[2]
    SLICE_X46Y92         LUT2 (Prop_lut2_I0_O)        0.124    24.747 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk_onesec_i_2/O
                         net (fo=34, routed)          3.052    27.799    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk_onesec_i_2_n_0
    SLICE_X48Y85         FDCE                                         f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    M19                                               0.000    40.000 r  clk_0 (IN)
                         net (fo=0)                   0.000    40.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.006    43.372    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.463 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.472    44.935    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk
    SLICE_X48Y85         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[0]/C
                         clock pessimism              0.000    44.935    
                         clock uncertainty           -0.302    44.633    
    SLICE_X48Y85         FDCE (Recov_fdce_C_CLR)     -0.405    44.228    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[0]
  -------------------------------------------------------------------
                         required time                         44.228    
                         arrival time                         -27.799    
  -------------------------------------------------------------------
                         slack                                 16.429    

Slack (MET) :             16.429ns  (required time - arrival time)
  Source:                 system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@40.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        4.855ns  (logic 0.580ns (11.946%)  route 4.275ns (88.054%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 44.935 - 40.000 ) 
    Source Clock Delay      (SCD):    2.944ns = ( 22.944 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.650    22.944    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y92         FDRE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_fdre_C_Q)         0.456    23.400 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=3, routed)           1.223    24.623    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/Q[2]
    SLICE_X46Y92         LUT2 (Prop_lut2_I0_O)        0.124    24.747 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk_onesec_i_2/O
                         net (fo=34, routed)          3.052    27.799    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk_onesec_i_2_n_0
    SLICE_X48Y85         FDCE                                         f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    M19                                               0.000    40.000 r  clk_0 (IN)
                         net (fo=0)                   0.000    40.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.006    43.372    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.463 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.472    44.935    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk
    SLICE_X48Y85         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[1]/C
                         clock pessimism              0.000    44.935    
                         clock uncertainty           -0.302    44.633    
    SLICE_X48Y85         FDCE (Recov_fdce_C_CLR)     -0.405    44.228    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[1]
  -------------------------------------------------------------------
                         required time                         44.228    
                         arrival time                         -27.799    
  -------------------------------------------------------------------
                         slack                                 16.429    

Slack (MET) :             16.429ns  (required time - arrival time)
  Source:                 system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@40.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        4.855ns  (logic 0.580ns (11.946%)  route 4.275ns (88.054%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 44.935 - 40.000 ) 
    Source Clock Delay      (SCD):    2.944ns = ( 22.944 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.650    22.944    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y92         FDRE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_fdre_C_Q)         0.456    23.400 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=3, routed)           1.223    24.623    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/Q[2]
    SLICE_X46Y92         LUT2 (Prop_lut2_I0_O)        0.124    24.747 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk_onesec_i_2/O
                         net (fo=34, routed)          3.052    27.799    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk_onesec_i_2_n_0
    SLICE_X48Y85         FDCE                                         f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    M19                                               0.000    40.000 r  clk_0 (IN)
                         net (fo=0)                   0.000    40.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.006    43.372    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.463 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.472    44.935    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk
    SLICE_X48Y85         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[2]/C
                         clock pessimism              0.000    44.935    
                         clock uncertainty           -0.302    44.633    
    SLICE_X48Y85         FDCE (Recov_fdce_C_CLR)     -0.405    44.228    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[2]
  -------------------------------------------------------------------
                         required time                         44.228    
                         arrival time                         -27.799    
  -------------------------------------------------------------------
                         slack                                 16.429    

Slack (MET) :             16.429ns  (required time - arrival time)
  Source:                 system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@40.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        4.855ns  (logic 0.580ns (11.946%)  route 4.275ns (88.054%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 44.935 - 40.000 ) 
    Source Clock Delay      (SCD):    2.944ns = ( 22.944 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.650    22.944    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y92         FDRE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_fdre_C_Q)         0.456    23.400 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=3, routed)           1.223    24.623    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/Q[2]
    SLICE_X46Y92         LUT2 (Prop_lut2_I0_O)        0.124    24.747 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk_onesec_i_2/O
                         net (fo=34, routed)          3.052    27.799    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk_onesec_i_2_n_0
    SLICE_X48Y85         FDCE                                         f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    M19                                               0.000    40.000 r  clk_0 (IN)
                         net (fo=0)                   0.000    40.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.006    43.372    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.463 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.472    44.935    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk
    SLICE_X48Y85         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[3]/C
                         clock pessimism              0.000    44.935    
                         clock uncertainty           -0.302    44.633    
    SLICE_X48Y85         FDCE (Recov_fdce_C_CLR)     -0.405    44.228    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[3]
  -------------------------------------------------------------------
                         required time                         44.228    
                         arrival time                         -27.799    
  -------------------------------------------------------------------
                         slack                                 16.429    

Slack (MET) :             16.478ns  (required time - arrival time)
  Source:                 system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@40.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        4.806ns  (logic 0.580ns (12.068%)  route 4.226ns (87.932%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 44.935 - 40.000 ) 
    Source Clock Delay      (SCD):    2.944ns = ( 22.944 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.650    22.944    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y92         FDRE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_fdre_C_Q)         0.456    23.400 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=3, routed)           1.223    24.623    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/Q[2]
    SLICE_X46Y92         LUT2 (Prop_lut2_I0_O)        0.124    24.747 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk_onesec_i_2/O
                         net (fo=34, routed)          3.003    27.750    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk_onesec_i_2_n_0
    SLICE_X48Y86         FDCE                                         f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    M19                                               0.000    40.000 r  clk_0 (IN)
                         net (fo=0)                   0.000    40.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.006    43.372    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.463 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.472    44.935    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk
    SLICE_X48Y86         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[4]/C
                         clock pessimism              0.000    44.935    
                         clock uncertainty           -0.302    44.633    
    SLICE_X48Y86         FDCE (Recov_fdce_C_CLR)     -0.405    44.228    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[4]
  -------------------------------------------------------------------
                         required time                         44.228    
                         arrival time                         -27.750    
  -------------------------------------------------------------------
                         slack                                 16.478    

Slack (MET) :             16.478ns  (required time - arrival time)
  Source:                 system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@40.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        4.806ns  (logic 0.580ns (12.068%)  route 4.226ns (87.932%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 44.935 - 40.000 ) 
    Source Clock Delay      (SCD):    2.944ns = ( 22.944 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.650    22.944    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y92         FDRE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_fdre_C_Q)         0.456    23.400 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=3, routed)           1.223    24.623    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/Q[2]
    SLICE_X46Y92         LUT2 (Prop_lut2_I0_O)        0.124    24.747 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk_onesec_i_2/O
                         net (fo=34, routed)          3.003    27.750    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk_onesec_i_2_n_0
    SLICE_X48Y86         FDCE                                         f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    M19                                               0.000    40.000 r  clk_0 (IN)
                         net (fo=0)                   0.000    40.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.006    43.372    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.463 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.472    44.935    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk
    SLICE_X48Y86         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[5]/C
                         clock pessimism              0.000    44.935    
                         clock uncertainty           -0.302    44.633    
    SLICE_X48Y86         FDCE (Recov_fdce_C_CLR)     -0.405    44.228    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[5]
  -------------------------------------------------------------------
                         required time                         44.228    
                         arrival time                         -27.750    
  -------------------------------------------------------------------
                         slack                                 16.478    

Slack (MET) :             16.478ns  (required time - arrival time)
  Source:                 system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@40.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        4.806ns  (logic 0.580ns (12.068%)  route 4.226ns (87.932%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 44.935 - 40.000 ) 
    Source Clock Delay      (SCD):    2.944ns = ( 22.944 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.650    22.944    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y92         FDRE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_fdre_C_Q)         0.456    23.400 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=3, routed)           1.223    24.623    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/Q[2]
    SLICE_X46Y92         LUT2 (Prop_lut2_I0_O)        0.124    24.747 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk_onesec_i_2/O
                         net (fo=34, routed)          3.003    27.750    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk_onesec_i_2_n_0
    SLICE_X48Y86         FDCE                                         f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    M19                                               0.000    40.000 r  clk_0 (IN)
                         net (fo=0)                   0.000    40.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.006    43.372    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.463 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.472    44.935    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk
    SLICE_X48Y86         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[6]/C
                         clock pessimism              0.000    44.935    
                         clock uncertainty           -0.302    44.633    
    SLICE_X48Y86         FDCE (Recov_fdce_C_CLR)     -0.405    44.228    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[6]
  -------------------------------------------------------------------
                         required time                         44.228    
                         arrival time                         -27.750    
  -------------------------------------------------------------------
                         slack                                 16.478    

Slack (MET) :             16.478ns  (required time - arrival time)
  Source:                 system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@40.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        4.806ns  (logic 0.580ns (12.068%)  route 4.226ns (87.932%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 44.935 - 40.000 ) 
    Source Clock Delay      (SCD):    2.944ns = ( 22.944 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.650    22.944    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y92         FDRE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_fdre_C_Q)         0.456    23.400 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=3, routed)           1.223    24.623    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/Q[2]
    SLICE_X46Y92         LUT2 (Prop_lut2_I0_O)        0.124    24.747 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk_onesec_i_2/O
                         net (fo=34, routed)          3.003    27.750    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk_onesec_i_2_n_0
    SLICE_X48Y86         FDCE                                         f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    M19                                               0.000    40.000 r  clk_0 (IN)
                         net (fo=0)                   0.000    40.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.006    43.372    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.463 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.472    44.935    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk
    SLICE_X48Y86         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[7]/C
                         clock pessimism              0.000    44.935    
                         clock uncertainty           -0.302    44.633    
    SLICE_X48Y86         FDCE (Recov_fdce_C_CLR)     -0.405    44.228    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[7]
  -------------------------------------------------------------------
                         required time                         44.228    
                         arrival time                         -27.750    
  -------------------------------------------------------------------
                         slack                                 16.478    

Slack (MET) :             16.580ns  (required time - arrival time)
  Source:                 system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@40.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        4.705ns  (logic 0.580ns (12.327%)  route 4.125ns (87.673%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 44.936 - 40.000 ) 
    Source Clock Delay      (SCD):    2.944ns = ( 22.944 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.650    22.944    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y92         FDRE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_fdre_C_Q)         0.456    23.400 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=3, routed)           1.223    24.623    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/Q[2]
    SLICE_X46Y92         LUT2 (Prop_lut2_I0_O)        0.124    24.747 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk_onesec_i_2/O
                         net (fo=34, routed)          2.902    27.649    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk_onesec_i_2_n_0
    SLICE_X48Y87         FDCE                                         f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    M19                                               0.000    40.000 r  clk_0 (IN)
                         net (fo=0)                   0.000    40.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.006    43.372    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.463 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.473    44.936    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk
    SLICE_X48Y87         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[10]/C
                         clock pessimism              0.000    44.936    
                         clock uncertainty           -0.302    44.634    
    SLICE_X48Y87         FDCE (Recov_fdce_C_CLR)     -0.405    44.229    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[10]
  -------------------------------------------------------------------
                         required time                         44.229    
                         arrival time                         -27.649    
  -------------------------------------------------------------------
                         slack                                 16.580    

Slack (MET) :             16.580ns  (required time - arrival time)
  Source:                 system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[11]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@40.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        4.705ns  (logic 0.580ns (12.327%)  route 4.125ns (87.673%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 44.936 - 40.000 ) 
    Source Clock Delay      (SCD):    2.944ns = ( 22.944 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.650    22.944    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y92         FDRE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_fdre_C_Q)         0.456    23.400 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=3, routed)           1.223    24.623    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/Q[2]
    SLICE_X46Y92         LUT2 (Prop_lut2_I0_O)        0.124    24.747 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk_onesec_i_2/O
                         net (fo=34, routed)          2.902    27.649    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk_onesec_i_2_n_0
    SLICE_X48Y87         FDCE                                         f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    M19                                               0.000    40.000 r  clk_0 (IN)
                         net (fo=0)                   0.000    40.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.006    43.372    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.463 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.473    44.936    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk
    SLICE_X48Y87         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[11]/C
                         clock pessimism              0.000    44.936    
                         clock uncertainty           -0.302    44.634    
    SLICE_X48Y87         FDCE (Recov_fdce_C_CLR)     -0.405    44.229    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[11]
  -------------------------------------------------------------------
                         required time                         44.229    
                         arrival time                         -27.649    
  -------------------------------------------------------------------
                         slack                                 16.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[20]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.694ns  (logic 0.186ns (10.982%)  route 1.508ns (89.018%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.555     0.891    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y92         FDRE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=3, routed)           0.452     1.484    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/Q[2]
    SLICE_X46Y92         LUT2 (Prop_lut2_I0_O)        0.045     1.529 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk_onesec_i_2/O
                         net (fo=34, routed)          1.056     2.584    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk_onesec_i_2_n_0
    SLICE_X48Y90         FDCE                                         f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.123    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.823     1.975    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk
    SLICE_X48Y90         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[20]/C
                         clock pessimism              0.000     1.975    
                         clock uncertainty            0.302     2.277    
    SLICE_X48Y90         FDCE (Remov_fdce_C_CLR)     -0.092     2.185    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.584    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[21]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.694ns  (logic 0.186ns (10.982%)  route 1.508ns (89.018%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.555     0.891    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y92         FDRE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=3, routed)           0.452     1.484    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/Q[2]
    SLICE_X46Y92         LUT2 (Prop_lut2_I0_O)        0.045     1.529 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk_onesec_i_2/O
                         net (fo=34, routed)          1.056     2.584    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk_onesec_i_2_n_0
    SLICE_X48Y90         FDCE                                         f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.123    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.823     1.975    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk
    SLICE_X48Y90         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[21]/C
                         clock pessimism              0.000     1.975    
                         clock uncertainty            0.302     2.277    
    SLICE_X48Y90         FDCE (Remov_fdce_C_CLR)     -0.092     2.185    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.584    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[22]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.694ns  (logic 0.186ns (10.982%)  route 1.508ns (89.018%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.555     0.891    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y92         FDRE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=3, routed)           0.452     1.484    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/Q[2]
    SLICE_X46Y92         LUT2 (Prop_lut2_I0_O)        0.045     1.529 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk_onesec_i_2/O
                         net (fo=34, routed)          1.056     2.584    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk_onesec_i_2_n_0
    SLICE_X48Y90         FDCE                                         f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.123    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.823     1.975    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk
    SLICE_X48Y90         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[22]/C
                         clock pessimism              0.000     1.975    
                         clock uncertainty            0.302     2.277    
    SLICE_X48Y90         FDCE (Remov_fdce_C_CLR)     -0.092     2.185    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.584    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[23]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.694ns  (logic 0.186ns (10.982%)  route 1.508ns (89.018%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.555     0.891    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y92         FDRE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=3, routed)           0.452     1.484    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/Q[2]
    SLICE_X46Y92         LUT2 (Prop_lut2_I0_O)        0.045     1.529 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk_onesec_i_2/O
                         net (fo=34, routed)          1.056     2.584    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk_onesec_i_2_n_0
    SLICE_X48Y90         FDCE                                         f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.123    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.823     1.975    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk
    SLICE_X48Y90         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[23]/C
                         clock pessimism              0.000     1.975    
                         clock uncertainty            0.302     2.277    
    SLICE_X48Y90         FDCE (Remov_fdce_C_CLR)     -0.092     2.185    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.584    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk_onesec_reg/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.761ns  (logic 0.186ns (10.562%)  route 1.575ns (89.438%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.555     0.891    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y92         FDRE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=3, routed)           0.452     1.484    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/Q[2]
    SLICE_X46Y92         LUT2 (Prop_lut2_I0_O)        0.045     1.529 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk_onesec_i_2/O
                         net (fo=34, routed)          1.123     2.652    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk_onesec_i_2_n_0
    SLICE_X49Y89         FDPE                                         f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk_onesec_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.123    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.822     1.974    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk
    SLICE_X49Y89         FDPE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk_onesec_reg/C
                         clock pessimism              0.000     1.974    
                         clock uncertainty            0.302     2.276    
    SLICE_X49Y89         FDPE (Remov_fdpe_C_PRE)     -0.095     2.181    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk_onesec_reg
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.652    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[16]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.186ns (10.536%)  route 1.579ns (89.464%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.555     0.891    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y92         FDRE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=3, routed)           0.452     1.484    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/Q[2]
    SLICE_X46Y92         LUT2 (Prop_lut2_I0_O)        0.045     1.529 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk_onesec_i_2/O
                         net (fo=34, routed)          1.127     2.656    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk_onesec_i_2_n_0
    SLICE_X48Y89         FDCE                                         f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.123    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.822     1.974    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk
    SLICE_X48Y89         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[16]/C
                         clock pessimism              0.000     1.974    
                         clock uncertainty            0.302     2.276    
    SLICE_X48Y89         FDCE (Remov_fdce_C_CLR)     -0.092     2.184    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           2.656    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[17]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.186ns (10.536%)  route 1.579ns (89.464%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.555     0.891    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y92         FDRE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=3, routed)           0.452     1.484    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/Q[2]
    SLICE_X46Y92         LUT2 (Prop_lut2_I0_O)        0.045     1.529 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk_onesec_i_2/O
                         net (fo=34, routed)          1.127     2.656    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk_onesec_i_2_n_0
    SLICE_X48Y89         FDCE                                         f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.123    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.822     1.974    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk
    SLICE_X48Y89         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[17]/C
                         clock pessimism              0.000     1.974    
                         clock uncertainty            0.302     2.276    
    SLICE_X48Y89         FDCE (Remov_fdce_C_CLR)     -0.092     2.184    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           2.656    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[18]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.186ns (10.536%)  route 1.579ns (89.464%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.555     0.891    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y92         FDRE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=3, routed)           0.452     1.484    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/Q[2]
    SLICE_X46Y92         LUT2 (Prop_lut2_I0_O)        0.045     1.529 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk_onesec_i_2/O
                         net (fo=34, routed)          1.127     2.656    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk_onesec_i_2_n_0
    SLICE_X48Y89         FDCE                                         f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.123    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.822     1.974    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk
    SLICE_X48Y89         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[18]/C
                         clock pessimism              0.000     1.974    
                         clock uncertainty            0.302     2.276    
    SLICE_X48Y89         FDCE (Remov_fdce_C_CLR)     -0.092     2.184    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           2.656    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[19]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.186ns (10.536%)  route 1.579ns (89.464%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.555     0.891    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y92         FDRE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=3, routed)           0.452     1.484    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/Q[2]
    SLICE_X46Y92         LUT2 (Prop_lut2_I0_O)        0.045     1.529 f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk_onesec_i_2/O
                         net (fo=34, routed)          1.127     2.656    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk_onesec_i_2_n_0
    SLICE_X48Y89         FDCE                                         f  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.123    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.822     1.974    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk
    SLICE_X48Y89         FDCE                                         r  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[19]/C
                         clock pessimism              0.000     1.974    
                         clock uncertainty            0.302     2.276    
    SLICE_X48Y89         FDCE (Remov_fdce_C_CLR)     -0.092     2.184    system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           2.656    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/TFTLCDctrl_U0/g2m_u0/opclk_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@20.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        1.739ns  (logic 0.186ns (10.695%)  route 1.553ns (89.305%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns = ( 21.960 - 20.000 ) 
    Source Clock Delay      (SCD):    0.974ns = ( 20.974 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    20.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.638    20.974    system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y104        FDRE                                         r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y104        FDRE (Prop_fdre_C_Q)         0.141    21.115 r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.254    21.369    system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/TFTLCDctrl_U0/horizontal_u0/s00_axi_aresetn
    SLICE_X46Y103        LUT1 (Prop_lut1_I0_O)        0.045    21.414 f  system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/TFTLCDctrl_U0/horizontal_u0/opclk_i_2/O
                         net (fo=224, routed)         1.299    22.713    system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/TFTLCDctrl_U0/g2m_u0/opclk_reg_0
    SLICE_X50Y71         FDCE                                         f  system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/TFTLCDctrl_U0/g2m_u0/opclk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)       20.000    20.000 f  
    M19                                               0.000    20.000 f  clk_0 (IN)
                         net (fo=0)                   0.000    20.000    clk_0
    M19                  IBUF (Prop_ibuf_I_O)         0.392    20.392 f  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.731    21.123    clk_0_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    21.152 f  clk_0_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.808    21.960    system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/TFTLCDctrl_U0/g2m_u0/clk
    SLICE_X50Y71         FDCE                                         r  system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/TFTLCDctrl_U0/g2m_u0/opclk_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    21.960    
                         clock uncertainty            0.302    22.262    
    SLICE_X50Y71         FDCE (Remov_fdce_C_CLR)     -0.063    22.199    system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/TFTLCDctrl_U0/g2m_u0/opclk_reg
  -------------------------------------------------------------------
                         required time                        -22.199    
                         arrival time                          22.713    
  -------------------------------------------------------------------
                         slack                                  0.514    





