
STM32F103C6T6A_ADC_1.2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005714  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002168  08005820  08005820  00006820  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007988  08007988  0000906c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08007988  08007988  0000906c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08007988  08007988  0000906c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007988  08007988  00008988  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800798c  0800798c  0000898c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08007990  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006bc  2000006c  080079fc  0000906c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000728  080079fc  00009728  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000906c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014587  00000000  00000000  00009095  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000030fe  00000000  00000000  0001d61c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001320  00000000  00000000  00020720  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ef6  00000000  00000000  00021a40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a18a  00000000  00000000  00022936  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000186b0  00000000  00000000  0003cac0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00092c2d  00000000  00000000  00055170  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e7d9d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005540  00000000  00000000  000e7de0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000072  00000000  00000000  000ed320  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000006c 	.word	0x2000006c
 8000128:	00000000 	.word	0x00000000
 800012c:	08005808 	.word	0x08005808

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000070 	.word	0x20000070
 8000148:	08005808 	.word	0x08005808

0800014c <ApplicationControl>:
volatile uint16_t ADC_count =0;
char snum[5];

uint8_t MSG[35] = {'\0'};

void ApplicationControl(void){
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0

SSD1306_Init();
 8000150:	f000 f8f2 	bl	8000338 <SSD1306_Init>
Handle_start_ADC();
 8000154:	f000 f884 	bl	8000260 <Handle_start_ADC>
Handle_start_pwm();
 8000158:	f000 f8ac 	bl	80002b4 <Handle_start_pwm>
HAL_UART_Init(&huart1);
 800015c:	4835      	ldr	r0, [pc, #212]	@ (8000234 <ApplicationControl+0xe8>)
 800015e:	f004 fc09 	bl	8004974 <HAL_UART_Init>

HAL_UART_Transmit(&huart1,(const uint8_t *)"sopan", 10,100);
 8000162:	2364      	movs	r3, #100	@ 0x64
 8000164:	220a      	movs	r2, #10
 8000166:	4934      	ldr	r1, [pc, #208]	@ (8000238 <ApplicationControl+0xec>)
 8000168:	4832      	ldr	r0, [pc, #200]	@ (8000234 <ApplicationControl+0xe8>)
 800016a:	f004 fc53 	bl	8004a14 <HAL_UART_Transmit>


  SSD1306_GotoXY (0,0);
 800016e:	2100      	movs	r1, #0
 8000170:	2000      	movs	r0, #0
 8000172:	f000 fa49 	bl	8000608 <SSD1306_GotoXY>
  SSD1306_Puts ("SOPAN", &Font_11x18, 1);
 8000176:	2201      	movs	r2, #1
 8000178:	4930      	ldr	r1, [pc, #192]	@ (800023c <ApplicationControl+0xf0>)
 800017a:	4831      	ldr	r0, [pc, #196]	@ (8000240 <ApplicationControl+0xf4>)
 800017c:	f000 fad8 	bl	8000730 <SSD1306_Puts>
  SSD1306_GotoXY (0, 30);
 8000180:	211e      	movs	r1, #30
 8000182:	2000      	movs	r0, #0
 8000184:	f000 fa40 	bl	8000608 <SSD1306_GotoXY>
  SSD1306_Puts ("DHAYE", &Font_11x18, 1);
 8000188:	2201      	movs	r2, #1
 800018a:	492c      	ldr	r1, [pc, #176]	@ (800023c <ApplicationControl+0xf0>)
 800018c:	482d      	ldr	r0, [pc, #180]	@ (8000244 <ApplicationControl+0xf8>)
 800018e:	f000 facf 	bl	8000730 <SSD1306_Puts>
  SSD1306_UpdateScreen();
 8000192:	f000 f995 	bl	80004c0 <SSD1306_UpdateScreen>
  HAL_Delay (1000);
 8000196:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800019a:	f001 f885 	bl	80012a8 <HAL_Delay>
  SSD1306_Clear();
 800019e:	f000 faec 	bl	800077a <SSD1306_Clear>

	while(1){
//		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);

//		HAL_Delay(5000);
		handle_PWM_duty((ADC_count * 999) / 4095);
 80001a2:	4b29      	ldr	r3, [pc, #164]	@ (8000248 <ApplicationControl+0xfc>)
 80001a4:	881b      	ldrh	r3, [r3, #0]
 80001a6:	b29b      	uxth	r3, r3
 80001a8:	461a      	mov	r2, r3
 80001aa:	f240 33e7 	movw	r3, #999	@ 0x3e7
 80001ae:	fb02 f303 	mul.w	r3, r2, r3
 80001b2:	4a26      	ldr	r2, [pc, #152]	@ (800024c <ApplicationControl+0x100>)
 80001b4:	fb82 1203 	smull	r1, r2, r2, r3
 80001b8:	441a      	add	r2, r3
 80001ba:	12d2      	asrs	r2, r2, #11
 80001bc:	17db      	asrs	r3, r3, #31
 80001be:	1ad3      	subs	r3, r2, r3
 80001c0:	b29b      	uxth	r3, r3
 80001c2:	4618      	mov	r0, r3
 80001c4:	f000 f886 	bl	80002d4 <handle_PWM_duty>
		Handle_LED_Toggle();
 80001c8:	f000 f86a 	bl	80002a0 <Handle_LED_Toggle>
		ADC_count = Handle_result_ADC();
 80001cc:	f000 f852 	bl	8000274 <Handle_result_ADC>
 80001d0:	4603      	mov	r3, r0
 80001d2:	461a      	mov	r2, r3
 80001d4:	4b1c      	ldr	r3, [pc, #112]	@ (8000248 <ApplicationControl+0xfc>)
 80001d6:	801a      	strh	r2, [r3, #0]
		itoa(ADC_count, snum,10);
 80001d8:	4b1b      	ldr	r3, [pc, #108]	@ (8000248 <ApplicationControl+0xfc>)
 80001da:	881b      	ldrh	r3, [r3, #0]
 80001dc:	b29b      	uxth	r3, r3
 80001de:	220a      	movs	r2, #10
 80001e0:	491b      	ldr	r1, [pc, #108]	@ (8000250 <ApplicationControl+0x104>)
 80001e2:	4618      	mov	r0, r3
 80001e4:	f004 fe02 	bl	8004dec <itoa>

		SSD1306_GotoXY(0, 0);
 80001e8:	2100      	movs	r1, #0
 80001ea:	2000      	movs	r0, #0
 80001ec:	f000 fa0c 	bl	8000608 <SSD1306_GotoXY>
		SSD1306_Puts("DHAYE", &Font_11x18, 1);
 80001f0:	2201      	movs	r2, #1
 80001f2:	4912      	ldr	r1, [pc, #72]	@ (800023c <ApplicationControl+0xf0>)
 80001f4:	4813      	ldr	r0, [pc, #76]	@ (8000244 <ApplicationControl+0xf8>)
 80001f6:	f000 fa9b 	bl	8000730 <SSD1306_Puts>
		SSD1306_GotoXY(0, 30);
 80001fa:	211e      	movs	r1, #30
 80001fc:	2000      	movs	r0, #0
 80001fe:	f000 fa03 	bl	8000608 <SSD1306_GotoXY>
		SSD1306_Puts("     ", &Font_16x26, 1);  // Print spaces to erase old number
 8000202:	2201      	movs	r2, #1
 8000204:	4913      	ldr	r1, [pc, #76]	@ (8000254 <ApplicationControl+0x108>)
 8000206:	4814      	ldr	r0, [pc, #80]	@ (8000258 <ApplicationControl+0x10c>)
 8000208:	f000 fa92 	bl	8000730 <SSD1306_Puts>
		SSD1306_GotoXY(0, 30);
 800020c:	211e      	movs	r1, #30
 800020e:	2000      	movs	r0, #0
 8000210:	f000 f9fa 	bl	8000608 <SSD1306_GotoXY>
		SSD1306_Puts(snum, &Font_16x26, 1);
 8000214:	2201      	movs	r2, #1
 8000216:	490f      	ldr	r1, [pc, #60]	@ (8000254 <ApplicationControl+0x108>)
 8000218:	480d      	ldr	r0, [pc, #52]	@ (8000250 <ApplicationControl+0x104>)
 800021a:	f000 fa89 	bl	8000730 <SSD1306_Puts>
		Handle_UART_Print("%d/r/n",ADC_count);
 800021e:	4b0a      	ldr	r3, [pc, #40]	@ (8000248 <ApplicationControl+0xfc>)
 8000220:	881b      	ldrh	r3, [r3, #0]
 8000222:	b29b      	uxth	r3, r3
 8000224:	4619      	mov	r1, r3
 8000226:	480d      	ldr	r0, [pc, #52]	@ (800025c <ApplicationControl+0x110>)
 8000228:	f000 f862 	bl	80002f0 <Handle_UART_Print>
		 SSD1306_UpdateScreen();
 800022c:	f000 f948 	bl	80004c0 <SSD1306_UpdateScreen>
		handle_PWM_duty((ADC_count * 999) / 4095);
 8000230:	bf00      	nop
 8000232:	e7b6      	b.n	80001a2 <ApplicationControl+0x56>
 8000234:	20000590 	.word	0x20000590
 8000238:	08005820 	.word	0x08005820
 800023c:	20000000 	.word	0x20000000
 8000240:	08005828 	.word	0x08005828
 8000244:	08005830 	.word	0x08005830
 8000248:	20000088 	.word	0x20000088
 800024c:	80080081 	.word	0x80080081
 8000250:	2000008c 	.word	0x2000008c
 8000254:	20000008 	.word	0x20000008
 8000258:	08005838 	.word	0x08005838
 800025c:	08005840 	.word	0x08005840

08000260 <Handle_start_ADC>:
#include <GBL_declare.h>

extern ADC_HandleTypeDef hadc1;


void Handle_start_ADC(void){
 8000260:	b580      	push	{r7, lr}
 8000262:	af00      	add	r7, sp, #0

	HAL_ADC_Start(&hadc1);
 8000264:	4802      	ldr	r0, [pc, #8]	@ (8000270 <Handle_start_ADC+0x10>)
 8000266:	f001 f91b 	bl	80014a0 <HAL_ADC_Start>

}
 800026a:	bf00      	nop
 800026c:	bd80      	pop	{r7, pc}
 800026e:	bf00      	nop
 8000270:	2000049c 	.word	0x2000049c

08000274 <Handle_result_ADC>:

uint16_t Handle_result_ADC(void){
 8000274:	b580      	push	{r7, lr}
 8000276:	af00      	add	r7, sp, #0

	HAL_ADC_ConfigChannel(&hadc1,ADC_CHANNEL_0);
 8000278:	2100      	movs	r1, #0
 800027a:	4808      	ldr	r0, [pc, #32]	@ (800029c <Handle_result_ADC+0x28>)
 800027c:	f001 fba2 	bl	80019c4 <HAL_ADC_ConfigChannel>
	 HAL_ADC_Start(&hadc1);
 8000280:	4806      	ldr	r0, [pc, #24]	@ (800029c <Handle_result_ADC+0x28>)
 8000282:	f001 f90d 	bl	80014a0 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1,2);
 8000286:	2102      	movs	r1, #2
 8000288:	4804      	ldr	r0, [pc, #16]	@ (800029c <Handle_result_ADC+0x28>)
 800028a:	f001 f9b7 	bl	80015fc <HAL_ADC_PollForConversion>

	return HAL_ADC_GetValue(&hadc1);
 800028e:	4803      	ldr	r0, [pc, #12]	@ (800029c <Handle_result_ADC+0x28>)
 8000290:	f001 faba 	bl	8001808 <HAL_ADC_GetValue>
 8000294:	4603      	mov	r3, r0
 8000296:	b29b      	uxth	r3, r3
}
 8000298:	4618      	mov	r0, r3
 800029a:	bd80      	pop	{r7, pc}
 800029c:	2000049c 	.word	0x2000049c

080002a0 <Handle_LED_Toggle>:
/*Handle gpio PA5*/
void Handle_LED_SET(void){
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
}
/*Handle gpio PA5*/
void Handle_LED_Toggle(void){
 80002a0:	b580      	push	{r7, lr}
 80002a2:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 80002a4:	2120      	movs	r1, #32
 80002a6:	4802      	ldr	r0, [pc, #8]	@ (80002b0 <Handle_LED_Toggle+0x10>)
 80002a8:	f002 f8c6 	bl	8002438 <HAL_GPIO_TogglePin>
}
 80002ac:	bf00      	nop
 80002ae:	bd80      	pop	{r7, pc}
 80002b0:	40010800 	.word	0x40010800

080002b4 <Handle_start_pwm>:
/* handle PWM Duty cycle */
#include <GBL_declare.h>

extern TIM_HandleTypeDef htim2;

void Handle_start_pwm(void){
 80002b4:	b580      	push	{r7, lr}
 80002b6:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start(&htim2);
 80002b8:	4805      	ldr	r0, [pc, #20]	@ (80002d0 <Handle_start_pwm+0x1c>)
 80002ba:	f003 fc6d 	bl	8003b98 <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Init(&htim2);
 80002be:	4804      	ldr	r0, [pc, #16]	@ (80002d0 <Handle_start_pwm+0x1c>)
 80002c0:	f003 fcae 	bl	8003c20 <HAL_TIM_PWM_Init>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 80002c4:	2108      	movs	r1, #8
 80002c6:	4802      	ldr	r0, [pc, #8]	@ (80002d0 <Handle_start_pwm+0x1c>)
 80002c8:	f003 fd02 	bl	8003cd0 <HAL_TIM_PWM_Start>
}
 80002cc:	bf00      	nop
 80002ce:	bd80      	pop	{r7, pc}
 80002d0:	20000548 	.word	0x20000548

080002d4 <handle_PWM_duty>:
/* pin PA2 Tim2 Channel 3*/
void handle_PWM_duty(uint16_t duty){
 80002d4:	b480      	push	{r7}
 80002d6:	b083      	sub	sp, #12
 80002d8:	af00      	add	r7, sp, #0
 80002da:	4603      	mov	r3, r0
 80002dc:	80fb      	strh	r3, [r7, #6]

	TIM2->CCR3= duty;
 80002de:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80002e2:	88fb      	ldrh	r3, [r7, #6]
 80002e4:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 80002e6:	bf00      	nop
 80002e8:	370c      	adds	r7, #12
 80002ea:	46bd      	mov	sp, r7
 80002ec:	bc80      	pop	{r7}
 80002ee:	4770      	bx	lr

080002f0 <Handle_UART_Print>:
float temp = 36.5;
char *name = "Sopan";

UART_Print("ADC = %d, Temp = %.2f, Name = %s\r\n", adc_val, temp, name);
 */
void Handle_UART_Print(const char *format, ...) {
 80002f0:	b40f      	push	{r0, r1, r2, r3}
 80002f2:	b580      	push	{r7, lr}
 80002f4:	b09c      	sub	sp, #112	@ 0x70
 80002f6:	af00      	add	r7, sp, #0
    char buffer[100];  // Adjust size as needed
    va_list args;
    va_start(args, format);
 80002f8:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80002fc:	607b      	str	r3, [r7, #4]
    int len = vsnprintf(buffer, sizeof(buffer), format, args);
 80002fe:	f107 0008 	add.w	r0, r7, #8
 8000302:	687b      	ldr	r3, [r7, #4]
 8000304:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8000306:	2164      	movs	r1, #100	@ 0x64
 8000308:	f004 fde2 	bl	8004ed0 <vsniprintf>
 800030c:	66f8      	str	r0, [r7, #108]	@ 0x6c
    va_end(args);

    if (len > 0) {
 800030e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000310:	2b00      	cmp	r3, #0
 8000312:	dd07      	ble.n	8000324 <Handle_UART_Print+0x34>
        HAL_UART_Transmit(&huart1, (uint8_t*)buffer, len, 100);
 8000314:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000316:	b29a      	uxth	r2, r3
 8000318:	f107 0108 	add.w	r1, r7, #8
 800031c:	2364      	movs	r3, #100	@ 0x64
 800031e:	4805      	ldr	r0, [pc, #20]	@ (8000334 <Handle_UART_Print+0x44>)
 8000320:	f004 fb78 	bl	8004a14 <HAL_UART_Transmit>
    }
}
 8000324:	bf00      	nop
 8000326:	3770      	adds	r7, #112	@ 0x70
 8000328:	46bd      	mov	sp, r7
 800032a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800032e:	b004      	add	sp, #16
 8000330:	4770      	bx	lr
 8000332:	bf00      	nop
 8000334:	20000590 	.word	0x20000590

08000338 <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 8000338:	b580      	push	{r7, lr}
 800033a:	b082      	sub	sp, #8
 800033c:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 800033e:	f000 fa25 	bl	800078c <ssd1306_I2C_Init>

	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 8000342:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8000346:	2201      	movs	r2, #1
 8000348:	2178      	movs	r1, #120	@ 0x78
 800034a:	485b      	ldr	r0, [pc, #364]	@ (80004b8 <SSD1306_Init+0x180>)
 800034c:	f002 fad0 	bl	80028f0 <HAL_I2C_IsDeviceReady>
 8000350:	4603      	mov	r3, r0
 8000352:	2b00      	cmp	r3, #0
 8000354:	d001      	beq.n	800035a <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 8000356:	2300      	movs	r3, #0
 8000358:	e0a9      	b.n	80004ae <SSD1306_Init+0x176>
	}

	/* A little delay */
	uint32_t p = 2500;
 800035a:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 800035e:	607b      	str	r3, [r7, #4]
	while(p>0)
 8000360:	e002      	b.n	8000368 <SSD1306_Init+0x30>
		p--;
 8000362:	687b      	ldr	r3, [r7, #4]
 8000364:	3b01      	subs	r3, #1
 8000366:	607b      	str	r3, [r7, #4]
	while(p>0)
 8000368:	687b      	ldr	r3, [r7, #4]
 800036a:	2b00      	cmp	r3, #0
 800036c:	d1f9      	bne.n	8000362 <SSD1306_Init+0x2a>

	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 800036e:	22ae      	movs	r2, #174	@ 0xae
 8000370:	2100      	movs	r1, #0
 8000372:	2078      	movs	r0, #120	@ 0x78
 8000374:	f000 fa84 	bl	8000880 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode
 8000378:	2220      	movs	r2, #32
 800037a:	2100      	movs	r1, #0
 800037c:	2078      	movs	r0, #120	@ 0x78
 800037e:	f000 fa7f 	bl	8000880 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8000382:	2210      	movs	r2, #16
 8000384:	2100      	movs	r1, #0
 8000386:	2078      	movs	r0, #120	@ 0x78
 8000388:	f000 fa7a 	bl	8000880 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 800038c:	22b0      	movs	r2, #176	@ 0xb0
 800038e:	2100      	movs	r1, #0
 8000390:	2078      	movs	r0, #120	@ 0x78
 8000392:	f000 fa75 	bl	8000880 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8000396:	22c8      	movs	r2, #200	@ 0xc8
 8000398:	2100      	movs	r1, #0
 800039a:	2078      	movs	r0, #120	@ 0x78
 800039c:	f000 fa70 	bl	8000880 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 80003a0:	2200      	movs	r2, #0
 80003a2:	2100      	movs	r1, #0
 80003a4:	2078      	movs	r0, #120	@ 0x78
 80003a6:	f000 fa6b 	bl	8000880 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 80003aa:	2210      	movs	r2, #16
 80003ac:	2100      	movs	r1, #0
 80003ae:	2078      	movs	r0, #120	@ 0x78
 80003b0:	f000 fa66 	bl	8000880 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 80003b4:	2240      	movs	r2, #64	@ 0x40
 80003b6:	2100      	movs	r1, #0
 80003b8:	2078      	movs	r0, #120	@ 0x78
 80003ba:	f000 fa61 	bl	8000880 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 80003be:	2281      	movs	r2, #129	@ 0x81
 80003c0:	2100      	movs	r1, #0
 80003c2:	2078      	movs	r0, #120	@ 0x78
 80003c4:	f000 fa5c 	bl	8000880 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 80003c8:	22ff      	movs	r2, #255	@ 0xff
 80003ca:	2100      	movs	r1, #0
 80003cc:	2078      	movs	r0, #120	@ 0x78
 80003ce:	f000 fa57 	bl	8000880 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 80003d2:	22a1      	movs	r2, #161	@ 0xa1
 80003d4:	2100      	movs	r1, #0
 80003d6:	2078      	movs	r0, #120	@ 0x78
 80003d8:	f000 fa52 	bl	8000880 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 80003dc:	22a6      	movs	r2, #166	@ 0xa6
 80003de:	2100      	movs	r1, #0
 80003e0:	2078      	movs	r0, #120	@ 0x78
 80003e2:	f000 fa4d 	bl	8000880 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 80003e6:	22a8      	movs	r2, #168	@ 0xa8
 80003e8:	2100      	movs	r1, #0
 80003ea:	2078      	movs	r0, #120	@ 0x78
 80003ec:	f000 fa48 	bl	8000880 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 80003f0:	223f      	movs	r2, #63	@ 0x3f
 80003f2:	2100      	movs	r1, #0
 80003f4:	2078      	movs	r0, #120	@ 0x78
 80003f6:	f000 fa43 	bl	8000880 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80003fa:	22a4      	movs	r2, #164	@ 0xa4
 80003fc:	2100      	movs	r1, #0
 80003fe:	2078      	movs	r0, #120	@ 0x78
 8000400:	f000 fa3e 	bl	8000880 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8000404:	22d3      	movs	r2, #211	@ 0xd3
 8000406:	2100      	movs	r1, #0
 8000408:	2078      	movs	r0, #120	@ 0x78
 800040a:	f000 fa39 	bl	8000880 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 800040e:	2200      	movs	r2, #0
 8000410:	2100      	movs	r1, #0
 8000412:	2078      	movs	r0, #120	@ 0x78
 8000414:	f000 fa34 	bl	8000880 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8000418:	22d5      	movs	r2, #213	@ 0xd5
 800041a:	2100      	movs	r1, #0
 800041c:	2078      	movs	r0, #120	@ 0x78
 800041e:	f000 fa2f 	bl	8000880 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 8000422:	22f0      	movs	r2, #240	@ 0xf0
 8000424:	2100      	movs	r1, #0
 8000426:	2078      	movs	r0, #120	@ 0x78
 8000428:	f000 fa2a 	bl	8000880 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 800042c:	22d9      	movs	r2, #217	@ 0xd9
 800042e:	2100      	movs	r1, #0
 8000430:	2078      	movs	r0, #120	@ 0x78
 8000432:	f000 fa25 	bl	8000880 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 8000436:	2222      	movs	r2, #34	@ 0x22
 8000438:	2100      	movs	r1, #0
 800043a:	2078      	movs	r0, #120	@ 0x78
 800043c:	f000 fa20 	bl	8000880 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8000440:	22da      	movs	r2, #218	@ 0xda
 8000442:	2100      	movs	r1, #0
 8000444:	2078      	movs	r0, #120	@ 0x78
 8000446:	f000 fa1b 	bl	8000880 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 800044a:	2212      	movs	r2, #18
 800044c:	2100      	movs	r1, #0
 800044e:	2078      	movs	r0, #120	@ 0x78
 8000450:	f000 fa16 	bl	8000880 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8000454:	22db      	movs	r2, #219	@ 0xdb
 8000456:	2100      	movs	r1, #0
 8000458:	2078      	movs	r0, #120	@ 0x78
 800045a:	f000 fa11 	bl	8000880 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 800045e:	2220      	movs	r2, #32
 8000460:	2100      	movs	r1, #0
 8000462:	2078      	movs	r0, #120	@ 0x78
 8000464:	f000 fa0c 	bl	8000880 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8000468:	228d      	movs	r2, #141	@ 0x8d
 800046a:	2100      	movs	r1, #0
 800046c:	2078      	movs	r0, #120	@ 0x78
 800046e:	f000 fa07 	bl	8000880 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 8000472:	2214      	movs	r2, #20
 8000474:	2100      	movs	r1, #0
 8000476:	2078      	movs	r0, #120	@ 0x78
 8000478:	f000 fa02 	bl	8000880 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 800047c:	22af      	movs	r2, #175	@ 0xaf
 800047e:	2100      	movs	r1, #0
 8000480:	2078      	movs	r0, #120	@ 0x78
 8000482:	f000 f9fd 	bl	8000880 <ssd1306_I2C_Write>


	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8000486:	222e      	movs	r2, #46	@ 0x2e
 8000488:	2100      	movs	r1, #0
 800048a:	2078      	movs	r0, #120	@ 0x78
 800048c:	f000 f9f8 	bl	8000880 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8000490:	2000      	movs	r0, #0
 8000492:	f000 f843 	bl	800051c <SSD1306_Fill>

	/* Update screen */
	SSD1306_UpdateScreen();
 8000496:	f000 f813 	bl	80004c0 <SSD1306_UpdateScreen>

	/* Set default values */
	SSD1306.CurrentX = 0;
 800049a:	4b08      	ldr	r3, [pc, #32]	@ (80004bc <SSD1306_Init+0x184>)
 800049c:	2200      	movs	r2, #0
 800049e:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 80004a0:	4b06      	ldr	r3, [pc, #24]	@ (80004bc <SSD1306_Init+0x184>)
 80004a2:	2200      	movs	r2, #0
 80004a4:	805a      	strh	r2, [r3, #2]

	/* Initialized OK */
	SSD1306.Initialized = 1;
 80004a6:	4b05      	ldr	r3, [pc, #20]	@ (80004bc <SSD1306_Init+0x184>)
 80004a8:	2201      	movs	r2, #1
 80004aa:	715a      	strb	r2, [r3, #5]

	/* Return OK */
	return 1;
 80004ac:	2301      	movs	r3, #1
}
 80004ae:	4618      	mov	r0, r3
 80004b0:	3708      	adds	r7, #8
 80004b2:	46bd      	mov	sp, r7
 80004b4:	bd80      	pop	{r7, pc}
 80004b6:	bf00      	nop
 80004b8:	200004f4 	.word	0x200004f4
 80004bc:	20000494 	.word	0x20000494

080004c0 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 80004c0:	b580      	push	{r7, lr}
 80004c2:	b082      	sub	sp, #8
 80004c4:	af00      	add	r7, sp, #0
	uint8_t m;

	for (m = 0; m < 8; m++) {
 80004c6:	2300      	movs	r3, #0
 80004c8:	71fb      	strb	r3, [r7, #7]
 80004ca:	e01d      	b.n	8000508 <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 80004cc:	79fb      	ldrb	r3, [r7, #7]
 80004ce:	3b50      	subs	r3, #80	@ 0x50
 80004d0:	b2db      	uxtb	r3, r3
 80004d2:	461a      	mov	r2, r3
 80004d4:	2100      	movs	r1, #0
 80004d6:	2078      	movs	r0, #120	@ 0x78
 80004d8:	f000 f9d2 	bl	8000880 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 80004dc:	2200      	movs	r2, #0
 80004de:	2100      	movs	r1, #0
 80004e0:	2078      	movs	r0, #120	@ 0x78
 80004e2:	f000 f9cd 	bl	8000880 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 80004e6:	2210      	movs	r2, #16
 80004e8:	2100      	movs	r1, #0
 80004ea:	2078      	movs	r0, #120	@ 0x78
 80004ec:	f000 f9c8 	bl	8000880 <ssd1306_I2C_Write>

		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 80004f0:	79fb      	ldrb	r3, [r7, #7]
 80004f2:	01db      	lsls	r3, r3, #7
 80004f4:	4a08      	ldr	r2, [pc, #32]	@ (8000518 <SSD1306_UpdateScreen+0x58>)
 80004f6:	441a      	add	r2, r3
 80004f8:	2380      	movs	r3, #128	@ 0x80
 80004fa:	2140      	movs	r1, #64	@ 0x40
 80004fc:	2078      	movs	r0, #120	@ 0x78
 80004fe:	f000 f959 	bl	80007b4 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 8000502:	79fb      	ldrb	r3, [r7, #7]
 8000504:	3301      	adds	r3, #1
 8000506:	71fb      	strb	r3, [r7, #7]
 8000508:	79fb      	ldrb	r3, [r7, #7]
 800050a:	2b07      	cmp	r3, #7
 800050c:	d9de      	bls.n	80004cc <SSD1306_UpdateScreen+0xc>
	}
}
 800050e:	bf00      	nop
 8000510:	bf00      	nop
 8000512:	3708      	adds	r7, #8
 8000514:	46bd      	mov	sp, r7
 8000516:	bd80      	pop	{r7, pc}
 8000518:	20000094 	.word	0x20000094

0800051c <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 800051c:	b580      	push	{r7, lr}
 800051e:	b082      	sub	sp, #8
 8000520:	af00      	add	r7, sp, #0
 8000522:	4603      	mov	r3, r0
 8000524:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8000526:	79fb      	ldrb	r3, [r7, #7]
 8000528:	2b00      	cmp	r3, #0
 800052a:	d101      	bne.n	8000530 <SSD1306_Fill+0x14>
 800052c:	2300      	movs	r3, #0
 800052e:	e000      	b.n	8000532 <SSD1306_Fill+0x16>
 8000530:	23ff      	movs	r3, #255	@ 0xff
 8000532:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000536:	4619      	mov	r1, r3
 8000538:	4803      	ldr	r0, [pc, #12]	@ (8000548 <SSD1306_Fill+0x2c>)
 800053a:	f004 fcd7 	bl	8004eec <memset>
}
 800053e:	bf00      	nop
 8000540:	3708      	adds	r7, #8
 8000542:	46bd      	mov	sp, r7
 8000544:	bd80      	pop	{r7, pc}
 8000546:	bf00      	nop
 8000548:	20000094 	.word	0x20000094

0800054c <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 800054c:	b480      	push	{r7}
 800054e:	b083      	sub	sp, #12
 8000550:	af00      	add	r7, sp, #0
 8000552:	4603      	mov	r3, r0
 8000554:	80fb      	strh	r3, [r7, #6]
 8000556:	460b      	mov	r3, r1
 8000558:	80bb      	strh	r3, [r7, #4]
 800055a:	4613      	mov	r3, r2
 800055c:	70fb      	strb	r3, [r7, #3]
	if (
 800055e:	88fb      	ldrh	r3, [r7, #6]
 8000560:	2b7f      	cmp	r3, #127	@ 0x7f
 8000562:	d848      	bhi.n	80005f6 <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 8000564:	88bb      	ldrh	r3, [r7, #4]
 8000566:	2b3f      	cmp	r3, #63	@ 0x3f
 8000568:	d845      	bhi.n	80005f6 <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}

	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 800056a:	4b25      	ldr	r3, [pc, #148]	@ (8000600 <SSD1306_DrawPixel+0xb4>)
 800056c:	791b      	ldrb	r3, [r3, #4]
 800056e:	2b00      	cmp	r3, #0
 8000570:	d006      	beq.n	8000580 <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 8000572:	78fb      	ldrb	r3, [r7, #3]
 8000574:	2b00      	cmp	r3, #0
 8000576:	bf0c      	ite	eq
 8000578:	2301      	moveq	r3, #1
 800057a:	2300      	movne	r3, #0
 800057c:	b2db      	uxtb	r3, r3
 800057e:	70fb      	strb	r3, [r7, #3]
	}

	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8000580:	78fb      	ldrb	r3, [r7, #3]
 8000582:	2b01      	cmp	r3, #1
 8000584:	d11a      	bne.n	80005bc <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8000586:	88fa      	ldrh	r2, [r7, #6]
 8000588:	88bb      	ldrh	r3, [r7, #4]
 800058a:	08db      	lsrs	r3, r3, #3
 800058c:	b298      	uxth	r0, r3
 800058e:	4603      	mov	r3, r0
 8000590:	01db      	lsls	r3, r3, #7
 8000592:	4413      	add	r3, r2
 8000594:	4a1b      	ldr	r2, [pc, #108]	@ (8000604 <SSD1306_DrawPixel+0xb8>)
 8000596:	5cd3      	ldrb	r3, [r2, r3]
 8000598:	b25a      	sxtb	r2, r3
 800059a:	88bb      	ldrh	r3, [r7, #4]
 800059c:	f003 0307 	and.w	r3, r3, #7
 80005a0:	2101      	movs	r1, #1
 80005a2:	fa01 f303 	lsl.w	r3, r1, r3
 80005a6:	b25b      	sxtb	r3, r3
 80005a8:	4313      	orrs	r3, r2
 80005aa:	b259      	sxtb	r1, r3
 80005ac:	88fa      	ldrh	r2, [r7, #6]
 80005ae:	4603      	mov	r3, r0
 80005b0:	01db      	lsls	r3, r3, #7
 80005b2:	4413      	add	r3, r2
 80005b4:	b2c9      	uxtb	r1, r1
 80005b6:	4a13      	ldr	r2, [pc, #76]	@ (8000604 <SSD1306_DrawPixel+0xb8>)
 80005b8:	54d1      	strb	r1, [r2, r3]
 80005ba:	e01d      	b.n	80005f8 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80005bc:	88fa      	ldrh	r2, [r7, #6]
 80005be:	88bb      	ldrh	r3, [r7, #4]
 80005c0:	08db      	lsrs	r3, r3, #3
 80005c2:	b298      	uxth	r0, r3
 80005c4:	4603      	mov	r3, r0
 80005c6:	01db      	lsls	r3, r3, #7
 80005c8:	4413      	add	r3, r2
 80005ca:	4a0e      	ldr	r2, [pc, #56]	@ (8000604 <SSD1306_DrawPixel+0xb8>)
 80005cc:	5cd3      	ldrb	r3, [r2, r3]
 80005ce:	b25a      	sxtb	r2, r3
 80005d0:	88bb      	ldrh	r3, [r7, #4]
 80005d2:	f003 0307 	and.w	r3, r3, #7
 80005d6:	2101      	movs	r1, #1
 80005d8:	fa01 f303 	lsl.w	r3, r1, r3
 80005dc:	b25b      	sxtb	r3, r3
 80005de:	43db      	mvns	r3, r3
 80005e0:	b25b      	sxtb	r3, r3
 80005e2:	4013      	ands	r3, r2
 80005e4:	b259      	sxtb	r1, r3
 80005e6:	88fa      	ldrh	r2, [r7, #6]
 80005e8:	4603      	mov	r3, r0
 80005ea:	01db      	lsls	r3, r3, #7
 80005ec:	4413      	add	r3, r2
 80005ee:	b2c9      	uxtb	r1, r1
 80005f0:	4a04      	ldr	r2, [pc, #16]	@ (8000604 <SSD1306_DrawPixel+0xb8>)
 80005f2:	54d1      	strb	r1, [r2, r3]
 80005f4:	e000      	b.n	80005f8 <SSD1306_DrawPixel+0xac>
		return;
 80005f6:	bf00      	nop
	}
}
 80005f8:	370c      	adds	r7, #12
 80005fa:	46bd      	mov	sp, r7
 80005fc:	bc80      	pop	{r7}
 80005fe:	4770      	bx	lr
 8000600:	20000494 	.word	0x20000494
 8000604:	20000094 	.word	0x20000094

08000608 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 8000608:	b480      	push	{r7}
 800060a:	b083      	sub	sp, #12
 800060c:	af00      	add	r7, sp, #0
 800060e:	4603      	mov	r3, r0
 8000610:	460a      	mov	r2, r1
 8000612:	80fb      	strh	r3, [r7, #6]
 8000614:	4613      	mov	r3, r2
 8000616:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 8000618:	4a05      	ldr	r2, [pc, #20]	@ (8000630 <SSD1306_GotoXY+0x28>)
 800061a:	88fb      	ldrh	r3, [r7, #6]
 800061c:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 800061e:	4a04      	ldr	r2, [pc, #16]	@ (8000630 <SSD1306_GotoXY+0x28>)
 8000620:	88bb      	ldrh	r3, [r7, #4]
 8000622:	8053      	strh	r3, [r2, #2]
}
 8000624:	bf00      	nop
 8000626:	370c      	adds	r7, #12
 8000628:	46bd      	mov	sp, r7
 800062a:	bc80      	pop	{r7}
 800062c:	4770      	bx	lr
 800062e:	bf00      	nop
 8000630:	20000494 	.word	0x20000494

08000634 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8000634:	b580      	push	{r7, lr}
 8000636:	b086      	sub	sp, #24
 8000638:	af00      	add	r7, sp, #0
 800063a:	4603      	mov	r3, r0
 800063c:	6039      	str	r1, [r7, #0]
 800063e:	71fb      	strb	r3, [r7, #7]
 8000640:	4613      	mov	r3, r2
 8000642:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;

	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8000644:	4b39      	ldr	r3, [pc, #228]	@ (800072c <SSD1306_Putc+0xf8>)
 8000646:	881b      	ldrh	r3, [r3, #0]
 8000648:	461a      	mov	r2, r3
 800064a:	683b      	ldr	r3, [r7, #0]
 800064c:	781b      	ldrb	r3, [r3, #0]
 800064e:	4413      	add	r3, r2
	if (
 8000650:	2b7f      	cmp	r3, #127	@ 0x7f
 8000652:	dc07      	bgt.n	8000664 <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 8000654:	4b35      	ldr	r3, [pc, #212]	@ (800072c <SSD1306_Putc+0xf8>)
 8000656:	885b      	ldrh	r3, [r3, #2]
 8000658:	461a      	mov	r2, r3
 800065a:	683b      	ldr	r3, [r7, #0]
 800065c:	785b      	ldrb	r3, [r3, #1]
 800065e:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8000660:	2b3f      	cmp	r3, #63	@ 0x3f
 8000662:	dd01      	ble.n	8000668 <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 8000664:	2300      	movs	r3, #0
 8000666:	e05d      	b.n	8000724 <SSD1306_Putc+0xf0>
	}

	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 8000668:	2300      	movs	r3, #0
 800066a:	617b      	str	r3, [r7, #20]
 800066c:	e04b      	b.n	8000706 <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 800066e:	683b      	ldr	r3, [r7, #0]
 8000670:	685a      	ldr	r2, [r3, #4]
 8000672:	79fb      	ldrb	r3, [r7, #7]
 8000674:	3b20      	subs	r3, #32
 8000676:	6839      	ldr	r1, [r7, #0]
 8000678:	7849      	ldrb	r1, [r1, #1]
 800067a:	fb01 f303 	mul.w	r3, r1, r3
 800067e:	4619      	mov	r1, r3
 8000680:	697b      	ldr	r3, [r7, #20]
 8000682:	440b      	add	r3, r1
 8000684:	005b      	lsls	r3, r3, #1
 8000686:	4413      	add	r3, r2
 8000688:	881b      	ldrh	r3, [r3, #0]
 800068a:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 800068c:	2300      	movs	r3, #0
 800068e:	613b      	str	r3, [r7, #16]
 8000690:	e030      	b.n	80006f4 <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 8000692:	68fa      	ldr	r2, [r7, #12]
 8000694:	693b      	ldr	r3, [r7, #16]
 8000696:	fa02 f303 	lsl.w	r3, r2, r3
 800069a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800069e:	2b00      	cmp	r3, #0
 80006a0:	d010      	beq.n	80006c4 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 80006a2:	4b22      	ldr	r3, [pc, #136]	@ (800072c <SSD1306_Putc+0xf8>)
 80006a4:	881a      	ldrh	r2, [r3, #0]
 80006a6:	693b      	ldr	r3, [r7, #16]
 80006a8:	b29b      	uxth	r3, r3
 80006aa:	4413      	add	r3, r2
 80006ac:	b298      	uxth	r0, r3
 80006ae:	4b1f      	ldr	r3, [pc, #124]	@ (800072c <SSD1306_Putc+0xf8>)
 80006b0:	885a      	ldrh	r2, [r3, #2]
 80006b2:	697b      	ldr	r3, [r7, #20]
 80006b4:	b29b      	uxth	r3, r3
 80006b6:	4413      	add	r3, r2
 80006b8:	b29b      	uxth	r3, r3
 80006ba:	79ba      	ldrb	r2, [r7, #6]
 80006bc:	4619      	mov	r1, r3
 80006be:	f7ff ff45 	bl	800054c <SSD1306_DrawPixel>
 80006c2:	e014      	b.n	80006ee <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 80006c4:	4b19      	ldr	r3, [pc, #100]	@ (800072c <SSD1306_Putc+0xf8>)
 80006c6:	881a      	ldrh	r2, [r3, #0]
 80006c8:	693b      	ldr	r3, [r7, #16]
 80006ca:	b29b      	uxth	r3, r3
 80006cc:	4413      	add	r3, r2
 80006ce:	b298      	uxth	r0, r3
 80006d0:	4b16      	ldr	r3, [pc, #88]	@ (800072c <SSD1306_Putc+0xf8>)
 80006d2:	885a      	ldrh	r2, [r3, #2]
 80006d4:	697b      	ldr	r3, [r7, #20]
 80006d6:	b29b      	uxth	r3, r3
 80006d8:	4413      	add	r3, r2
 80006da:	b299      	uxth	r1, r3
 80006dc:	79bb      	ldrb	r3, [r7, #6]
 80006de:	2b00      	cmp	r3, #0
 80006e0:	bf0c      	ite	eq
 80006e2:	2301      	moveq	r3, #1
 80006e4:	2300      	movne	r3, #0
 80006e6:	b2db      	uxtb	r3, r3
 80006e8:	461a      	mov	r2, r3
 80006ea:	f7ff ff2f 	bl	800054c <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 80006ee:	693b      	ldr	r3, [r7, #16]
 80006f0:	3301      	adds	r3, #1
 80006f2:	613b      	str	r3, [r7, #16]
 80006f4:	683b      	ldr	r3, [r7, #0]
 80006f6:	781b      	ldrb	r3, [r3, #0]
 80006f8:	461a      	mov	r2, r3
 80006fa:	693b      	ldr	r3, [r7, #16]
 80006fc:	4293      	cmp	r3, r2
 80006fe:	d3c8      	bcc.n	8000692 <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 8000700:	697b      	ldr	r3, [r7, #20]
 8000702:	3301      	adds	r3, #1
 8000704:	617b      	str	r3, [r7, #20]
 8000706:	683b      	ldr	r3, [r7, #0]
 8000708:	785b      	ldrb	r3, [r3, #1]
 800070a:	461a      	mov	r2, r3
 800070c:	697b      	ldr	r3, [r7, #20]
 800070e:	4293      	cmp	r3, r2
 8000710:	d3ad      	bcc.n	800066e <SSD1306_Putc+0x3a>
			}
		}
	}

	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 8000712:	4b06      	ldr	r3, [pc, #24]	@ (800072c <SSD1306_Putc+0xf8>)
 8000714:	881b      	ldrh	r3, [r3, #0]
 8000716:	683a      	ldr	r2, [r7, #0]
 8000718:	7812      	ldrb	r2, [r2, #0]
 800071a:	4413      	add	r3, r2
 800071c:	b29a      	uxth	r2, r3
 800071e:	4b03      	ldr	r3, [pc, #12]	@ (800072c <SSD1306_Putc+0xf8>)
 8000720:	801a      	strh	r2, [r3, #0]

	/* Return character written */
	return ch;
 8000722:	79fb      	ldrb	r3, [r7, #7]
}
 8000724:	4618      	mov	r0, r3
 8000726:	3718      	adds	r7, #24
 8000728:	46bd      	mov	sp, r7
 800072a:	bd80      	pop	{r7, pc}
 800072c:	20000494 	.word	0x20000494

08000730 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8000730:	b580      	push	{r7, lr}
 8000732:	b084      	sub	sp, #16
 8000734:	af00      	add	r7, sp, #0
 8000736:	60f8      	str	r0, [r7, #12]
 8000738:	60b9      	str	r1, [r7, #8]
 800073a:	4613      	mov	r3, r2
 800073c:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 800073e:	e012      	b.n	8000766 <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 8000740:	68fb      	ldr	r3, [r7, #12]
 8000742:	781b      	ldrb	r3, [r3, #0]
 8000744:	79fa      	ldrb	r2, [r7, #7]
 8000746:	68b9      	ldr	r1, [r7, #8]
 8000748:	4618      	mov	r0, r3
 800074a:	f7ff ff73 	bl	8000634 <SSD1306_Putc>
 800074e:	4603      	mov	r3, r0
 8000750:	461a      	mov	r2, r3
 8000752:	68fb      	ldr	r3, [r7, #12]
 8000754:	781b      	ldrb	r3, [r3, #0]
 8000756:	429a      	cmp	r2, r3
 8000758:	d002      	beq.n	8000760 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 800075a:	68fb      	ldr	r3, [r7, #12]
 800075c:	781b      	ldrb	r3, [r3, #0]
 800075e:	e008      	b.n	8000772 <SSD1306_Puts+0x42>
		}

		/* Increase string pointer */
		str++;
 8000760:	68fb      	ldr	r3, [r7, #12]
 8000762:	3301      	adds	r3, #1
 8000764:	60fb      	str	r3, [r7, #12]
	while (*str) {
 8000766:	68fb      	ldr	r3, [r7, #12]
 8000768:	781b      	ldrb	r3, [r3, #0]
 800076a:	2b00      	cmp	r3, #0
 800076c:	d1e8      	bne.n	8000740 <SSD1306_Puts+0x10>
	}

	/* Everything OK, zero should be returned */
	return *str;
 800076e:	68fb      	ldr	r3, [r7, #12]
 8000770:	781b      	ldrb	r3, [r3, #0]
}
 8000772:	4618      	mov	r0, r3
 8000774:	3710      	adds	r7, #16
 8000776:	46bd      	mov	sp, r7
 8000778:	bd80      	pop	{r7, pc}

0800077a <SSD1306_Clear>:
}



void SSD1306_Clear (void)
{
 800077a:	b580      	push	{r7, lr}
 800077c:	af00      	add	r7, sp, #0
	SSD1306_Fill (0);
 800077e:	2000      	movs	r0, #0
 8000780:	f7ff fecc 	bl	800051c <SSD1306_Fill>
    SSD1306_UpdateScreen();
 8000784:	f7ff fe9c 	bl	80004c0 <SSD1306_UpdateScreen>
}
 8000788:	bf00      	nop
 800078a:	bd80      	pop	{r7, pc}

0800078c <ssd1306_I2C_Init>:
//  _| |_ / /_| |____
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 800078c:	b480      	push	{r7}
 800078e:	b083      	sub	sp, #12
 8000790:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 8000792:	4b07      	ldr	r3, [pc, #28]	@ (80007b0 <ssd1306_I2C_Init+0x24>)
 8000794:	607b      	str	r3, [r7, #4]
	while(p>0)
 8000796:	e002      	b.n	800079e <ssd1306_I2C_Init+0x12>
		p--;
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	3b01      	subs	r3, #1
 800079c:	607b      	str	r3, [r7, #4]
	while(p>0)
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d1f9      	bne.n	8000798 <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 80007a4:	bf00      	nop
 80007a6:	bf00      	nop
 80007a8:	370c      	adds	r7, #12
 80007aa:	46bd      	mov	sp, r7
 80007ac:	bc80      	pop	{r7}
 80007ae:	4770      	bx	lr
 80007b0:	0003d090 	.word	0x0003d090

080007b4 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 80007b4:	b590      	push	{r4, r7, lr}
 80007b6:	b0c7      	sub	sp, #284	@ 0x11c
 80007b8:	af02      	add	r7, sp, #8
 80007ba:	4604      	mov	r4, r0
 80007bc:	4608      	mov	r0, r1
 80007be:	f507 7188 	add.w	r1, r7, #272	@ 0x110
 80007c2:	f5a1 7188 	sub.w	r1, r1, #272	@ 0x110
 80007c6:	600a      	str	r2, [r1, #0]
 80007c8:	4619      	mov	r1, r3
 80007ca:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80007ce:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 80007d2:	4622      	mov	r2, r4
 80007d4:	701a      	strb	r2, [r3, #0]
 80007d6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80007da:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 80007de:	4602      	mov	r2, r0
 80007e0:	701a      	strb	r2, [r3, #0]
 80007e2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80007e6:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80007ea:	460a      	mov	r2, r1
 80007ec:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 80007ee:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80007f2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80007f6:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 80007fa:	f5a2 7285 	sub.w	r2, r2, #266	@ 0x10a
 80007fe:	7812      	ldrb	r2, [r2, #0]
 8000800:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 8000802:	2300      	movs	r3, #0
 8000804:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8000808:	e015      	b.n	8000836 <ssd1306_I2C_WriteMulti+0x82>
dt[i+1] = data[i];
 800080a:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800080e:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8000812:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 8000816:	6812      	ldr	r2, [r2, #0]
 8000818:	441a      	add	r2, r3
 800081a:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800081e:	3301      	adds	r3, #1
 8000820:	7811      	ldrb	r1, [r2, #0]
 8000822:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8000826:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 800082a:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 800082c:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8000830:	3301      	adds	r3, #1
 8000832:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8000836:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800083a:	b29b      	uxth	r3, r3
 800083c:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8000840:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 8000844:	8812      	ldrh	r2, [r2, #0]
 8000846:	429a      	cmp	r2, r3
 8000848:	d8df      	bhi.n	800080a <ssd1306_I2C_WriteMulti+0x56>
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 800084a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800084e:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8000852:	781b      	ldrb	r3, [r3, #0]
 8000854:	b299      	uxth	r1, r3
 8000856:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800085a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800085e:	881b      	ldrh	r3, [r3, #0]
 8000860:	3301      	adds	r3, #1
 8000862:	b29b      	uxth	r3, r3
 8000864:	f107 020c 	add.w	r2, r7, #12
 8000868:	200a      	movs	r0, #10
 800086a:	9000      	str	r0, [sp, #0]
 800086c:	4803      	ldr	r0, [pc, #12]	@ (800087c <ssd1306_I2C_WriteMulti+0xc8>)
 800086e:	f001 ff41 	bl	80026f4 <HAL_I2C_Master_Transmit>
}
 8000872:	bf00      	nop
 8000874:	f507 778a 	add.w	r7, r7, #276	@ 0x114
 8000878:	46bd      	mov	sp, r7
 800087a:	bd90      	pop	{r4, r7, pc}
 800087c:	200004f4 	.word	0x200004f4

08000880 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8000880:	b580      	push	{r7, lr}
 8000882:	b086      	sub	sp, #24
 8000884:	af02      	add	r7, sp, #8
 8000886:	4603      	mov	r3, r0
 8000888:	71fb      	strb	r3, [r7, #7]
 800088a:	460b      	mov	r3, r1
 800088c:	71bb      	strb	r3, [r7, #6]
 800088e:	4613      	mov	r3, r2
 8000890:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 8000892:	79bb      	ldrb	r3, [r7, #6]
 8000894:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 8000896:	797b      	ldrb	r3, [r7, #5]
 8000898:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 800089a:	79fb      	ldrb	r3, [r7, #7]
 800089c:	b299      	uxth	r1, r3
 800089e:	f107 020c 	add.w	r2, r7, #12
 80008a2:	230a      	movs	r3, #10
 80008a4:	9300      	str	r3, [sp, #0]
 80008a6:	2302      	movs	r3, #2
 80008a8:	4803      	ldr	r0, [pc, #12]	@ (80008b8 <ssd1306_I2C_Write+0x38>)
 80008aa:	f001 ff23 	bl	80026f4 <HAL_I2C_Master_Transmit>
}
 80008ae:	bf00      	nop
 80008b0:	3710      	adds	r7, #16
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bd80      	pop	{r7, pc}
 80008b6:	bf00      	nop
 80008b8:	200004f4 	.word	0x200004f4

080008bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008c0:	f000 fc90 	bl	80011e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008c4:	f000 f810 	bl	80008e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008c8:	f000 f9aa 	bl	8000c20 <MX_GPIO_Init>
  MX_ADC1_Init();
 80008cc:	f000 f868 	bl	80009a0 <MX_ADC1_Init>
  MX_CAN_Init();
 80008d0:	f000 f8a4 	bl	8000a1c <MX_CAN_Init>
  MX_TIM2_Init();
 80008d4:	f000 f904 	bl	8000ae0 <MX_TIM2_Init>
  MX_I2C1_Init();
 80008d8:	f000 f8d4 	bl	8000a84 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 80008dc:	f000 f976 	bl	8000bcc <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */


  ApplicationControl();
 80008e0:	f7ff fc34 	bl	800014c <ApplicationControl>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80008e4:	bf00      	nop
 80008e6:	e7fd      	b.n	80008e4 <main+0x28>

080008e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b094      	sub	sp, #80	@ 0x50
 80008ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008ee:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80008f2:	2228      	movs	r2, #40	@ 0x28
 80008f4:	2100      	movs	r1, #0
 80008f6:	4618      	mov	r0, r3
 80008f8:	f004 faf8 	bl	8004eec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008fc:	f107 0314 	add.w	r3, r7, #20
 8000900:	2200      	movs	r2, #0
 8000902:	601a      	str	r2, [r3, #0]
 8000904:	605a      	str	r2, [r3, #4]
 8000906:	609a      	str	r2, [r3, #8]
 8000908:	60da      	str	r2, [r3, #12]
 800090a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800090c:	1d3b      	adds	r3, r7, #4
 800090e:	2200      	movs	r2, #0
 8000910:	601a      	str	r2, [r3, #0]
 8000912:	605a      	str	r2, [r3, #4]
 8000914:	609a      	str	r2, [r3, #8]
 8000916:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000918:	2301      	movs	r3, #1
 800091a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800091c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000920:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000922:	2300      	movs	r3, #0
 8000924:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000926:	2301      	movs	r3, #1
 8000928:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800092a:	2302      	movs	r3, #2
 800092c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800092e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000932:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000934:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000938:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800093a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800093e:	4618      	mov	r0, r3
 8000940:	f002 fb5e 	bl	8003000 <HAL_RCC_OscConfig>
 8000944:	4603      	mov	r3, r0
 8000946:	2b00      	cmp	r3, #0
 8000948:	d001      	beq.n	800094e <SystemClock_Config+0x66>
  {
    Error_Handler();
 800094a:	f000 f9e1 	bl	8000d10 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800094e:	230f      	movs	r3, #15
 8000950:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000952:	2302      	movs	r3, #2
 8000954:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000956:	2300      	movs	r3, #0
 8000958:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800095a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800095e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000960:	2300      	movs	r3, #0
 8000962:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000964:	f107 0314 	add.w	r3, r7, #20
 8000968:	2102      	movs	r1, #2
 800096a:	4618      	mov	r0, r3
 800096c:	f002 fdca 	bl	8003504 <HAL_RCC_ClockConfig>
 8000970:	4603      	mov	r3, r0
 8000972:	2b00      	cmp	r3, #0
 8000974:	d001      	beq.n	800097a <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000976:	f000 f9cb 	bl	8000d10 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800097a:	2302      	movs	r3, #2
 800097c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800097e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000982:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000984:	1d3b      	adds	r3, r7, #4
 8000986:	4618      	mov	r0, r3
 8000988:	f002 ff4a 	bl	8003820 <HAL_RCCEx_PeriphCLKConfig>
 800098c:	4603      	mov	r3, r0
 800098e:	2b00      	cmp	r3, #0
 8000990:	d001      	beq.n	8000996 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000992:	f000 f9bd 	bl	8000d10 <Error_Handler>
  }
}
 8000996:	bf00      	nop
 8000998:	3750      	adds	r7, #80	@ 0x50
 800099a:	46bd      	mov	sp, r7
 800099c:	bd80      	pop	{r7, pc}
	...

080009a0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b084      	sub	sp, #16
 80009a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80009a6:	1d3b      	adds	r3, r7, #4
 80009a8:	2200      	movs	r2, #0
 80009aa:	601a      	str	r2, [r3, #0]
 80009ac:	605a      	str	r2, [r3, #4]
 80009ae:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80009b0:	4b18      	ldr	r3, [pc, #96]	@ (8000a14 <MX_ADC1_Init+0x74>)
 80009b2:	4a19      	ldr	r2, [pc, #100]	@ (8000a18 <MX_ADC1_Init+0x78>)
 80009b4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80009b6:	4b17      	ldr	r3, [pc, #92]	@ (8000a14 <MX_ADC1_Init+0x74>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80009bc:	4b15      	ldr	r3, [pc, #84]	@ (8000a14 <MX_ADC1_Init+0x74>)
 80009be:	2200      	movs	r2, #0
 80009c0:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80009c2:	4b14      	ldr	r3, [pc, #80]	@ (8000a14 <MX_ADC1_Init+0x74>)
 80009c4:	2200      	movs	r2, #0
 80009c6:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80009c8:	4b12      	ldr	r3, [pc, #72]	@ (8000a14 <MX_ADC1_Init+0x74>)
 80009ca:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 80009ce:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80009d0:	4b10      	ldr	r3, [pc, #64]	@ (8000a14 <MX_ADC1_Init+0x74>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80009d6:	4b0f      	ldr	r3, [pc, #60]	@ (8000a14 <MX_ADC1_Init+0x74>)
 80009d8:	2201      	movs	r2, #1
 80009da:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80009dc:	480d      	ldr	r0, [pc, #52]	@ (8000a14 <MX_ADC1_Init+0x74>)
 80009de:	f000 fc87 	bl	80012f0 <HAL_ADC_Init>
 80009e2:	4603      	mov	r3, r0
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	d001      	beq.n	80009ec <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 80009e8:	f000 f992 	bl	8000d10 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80009ec:	2300      	movs	r3, #0
 80009ee:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80009f0:	2301      	movs	r3, #1
 80009f2:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80009f4:	2300      	movs	r3, #0
 80009f6:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009f8:	1d3b      	adds	r3, r7, #4
 80009fa:	4619      	mov	r1, r3
 80009fc:	4805      	ldr	r0, [pc, #20]	@ (8000a14 <MX_ADC1_Init+0x74>)
 80009fe:	f000 ffe1 	bl	80019c4 <HAL_ADC_ConfigChannel>
 8000a02:	4603      	mov	r3, r0
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d001      	beq.n	8000a0c <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000a08:	f000 f982 	bl	8000d10 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000a0c:	bf00      	nop
 8000a0e:	3710      	adds	r7, #16
 8000a10:	46bd      	mov	sp, r7
 8000a12:	bd80      	pop	{r7, pc}
 8000a14:	2000049c 	.word	0x2000049c
 8000a18:	40012400 	.word	0x40012400

08000a1c <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 8000a20:	4b16      	ldr	r3, [pc, #88]	@ (8000a7c <MX_CAN_Init+0x60>)
 8000a22:	4a17      	ldr	r2, [pc, #92]	@ (8000a80 <MX_CAN_Init+0x64>)
 8000a24:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 16;
 8000a26:	4b15      	ldr	r3, [pc, #84]	@ (8000a7c <MX_CAN_Init+0x60>)
 8000a28:	2210      	movs	r2, #16
 8000a2a:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8000a2c:	4b13      	ldr	r3, [pc, #76]	@ (8000a7c <MX_CAN_Init+0x60>)
 8000a2e:	2200      	movs	r2, #0
 8000a30:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000a32:	4b12      	ldr	r3, [pc, #72]	@ (8000a7c <MX_CAN_Init+0x60>)
 8000a34:	2200      	movs	r2, #0
 8000a36:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_1TQ;
 8000a38:	4b10      	ldr	r3, [pc, #64]	@ (8000a7c <MX_CAN_Init+0x60>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000a3e:	4b0f      	ldr	r3, [pc, #60]	@ (8000a7c <MX_CAN_Init+0x60>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000a44:	4b0d      	ldr	r3, [pc, #52]	@ (8000a7c <MX_CAN_Init+0x60>)
 8000a46:	2200      	movs	r2, #0
 8000a48:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8000a4a:	4b0c      	ldr	r3, [pc, #48]	@ (8000a7c <MX_CAN_Init+0x60>)
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8000a50:	4b0a      	ldr	r3, [pc, #40]	@ (8000a7c <MX_CAN_Init+0x60>)
 8000a52:	2200      	movs	r2, #0
 8000a54:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8000a56:	4b09      	ldr	r3, [pc, #36]	@ (8000a7c <MX_CAN_Init+0x60>)
 8000a58:	2200      	movs	r2, #0
 8000a5a:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000a5c:	4b07      	ldr	r3, [pc, #28]	@ (8000a7c <MX_CAN_Init+0x60>)
 8000a5e:	2200      	movs	r2, #0
 8000a60:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8000a62:	4b06      	ldr	r3, [pc, #24]	@ (8000a7c <MX_CAN_Init+0x60>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000a68:	4804      	ldr	r0, [pc, #16]	@ (8000a7c <MX_CAN_Init+0x60>)
 8000a6a:	f001 f947 	bl	8001cfc <HAL_CAN_Init>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d001      	beq.n	8000a78 <MX_CAN_Init+0x5c>
  {
    Error_Handler();
 8000a74:	f000 f94c 	bl	8000d10 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 8000a78:	bf00      	nop
 8000a7a:	bd80      	pop	{r7, pc}
 8000a7c:	200004cc 	.word	0x200004cc
 8000a80:	40006400 	.word	0x40006400

08000a84 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000a88:	4b12      	ldr	r3, [pc, #72]	@ (8000ad4 <MX_I2C1_Init+0x50>)
 8000a8a:	4a13      	ldr	r2, [pc, #76]	@ (8000ad8 <MX_I2C1_Init+0x54>)
 8000a8c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8000a8e:	4b11      	ldr	r3, [pc, #68]	@ (8000ad4 <MX_I2C1_Init+0x50>)
 8000a90:	4a12      	ldr	r2, [pc, #72]	@ (8000adc <MX_I2C1_Init+0x58>)
 8000a92:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000a94:	4b0f      	ldr	r3, [pc, #60]	@ (8000ad4 <MX_I2C1_Init+0x50>)
 8000a96:	2200      	movs	r2, #0
 8000a98:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000a9a:	4b0e      	ldr	r3, [pc, #56]	@ (8000ad4 <MX_I2C1_Init+0x50>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000aa0:	4b0c      	ldr	r3, [pc, #48]	@ (8000ad4 <MX_I2C1_Init+0x50>)
 8000aa2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000aa6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000aa8:	4b0a      	ldr	r3, [pc, #40]	@ (8000ad4 <MX_I2C1_Init+0x50>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000aae:	4b09      	ldr	r3, [pc, #36]	@ (8000ad4 <MX_I2C1_Init+0x50>)
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000ab4:	4b07      	ldr	r3, [pc, #28]	@ (8000ad4 <MX_I2C1_Init+0x50>)
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000aba:	4b06      	ldr	r3, [pc, #24]	@ (8000ad4 <MX_I2C1_Init+0x50>)
 8000abc:	2200      	movs	r2, #0
 8000abe:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000ac0:	4804      	ldr	r0, [pc, #16]	@ (8000ad4 <MX_I2C1_Init+0x50>)
 8000ac2:	f001 fcd3 	bl	800246c <HAL_I2C_Init>
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d001      	beq.n	8000ad0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000acc:	f000 f920 	bl	8000d10 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000ad0:	bf00      	nop
 8000ad2:	bd80      	pop	{r7, pc}
 8000ad4:	200004f4 	.word	0x200004f4
 8000ad8:	40005400 	.word	0x40005400
 8000adc:	00061a80 	.word	0x00061a80

08000ae0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b08e      	sub	sp, #56	@ 0x38
 8000ae4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ae6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000aea:	2200      	movs	r2, #0
 8000aec:	601a      	str	r2, [r3, #0]
 8000aee:	605a      	str	r2, [r3, #4]
 8000af0:	609a      	str	r2, [r3, #8]
 8000af2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000af4:	f107 0320 	add.w	r3, r7, #32
 8000af8:	2200      	movs	r2, #0
 8000afa:	601a      	str	r2, [r3, #0]
 8000afc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000afe:	1d3b      	adds	r3, r7, #4
 8000b00:	2200      	movs	r2, #0
 8000b02:	601a      	str	r2, [r3, #0]
 8000b04:	605a      	str	r2, [r3, #4]
 8000b06:	609a      	str	r2, [r3, #8]
 8000b08:	60da      	str	r2, [r3, #12]
 8000b0a:	611a      	str	r2, [r3, #16]
 8000b0c:	615a      	str	r2, [r3, #20]
 8000b0e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000b10:	4b2d      	ldr	r3, [pc, #180]	@ (8000bc8 <MX_TIM2_Init+0xe8>)
 8000b12:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000b16:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 35999;
 8000b18:	4b2b      	ldr	r3, [pc, #172]	@ (8000bc8 <MX_TIM2_Init+0xe8>)
 8000b1a:	f648 429f 	movw	r2, #35999	@ 0x8c9f
 8000b1e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b20:	4b29      	ldr	r3, [pc, #164]	@ (8000bc8 <MX_TIM2_Init+0xe8>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8000b26:	4b28      	ldr	r3, [pc, #160]	@ (8000bc8 <MX_TIM2_Init+0xe8>)
 8000b28:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000b2c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b2e:	4b26      	ldr	r3, [pc, #152]	@ (8000bc8 <MX_TIM2_Init+0xe8>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b34:	4b24      	ldr	r3, [pc, #144]	@ (8000bc8 <MX_TIM2_Init+0xe8>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000b3a:	4823      	ldr	r0, [pc, #140]	@ (8000bc8 <MX_TIM2_Init+0xe8>)
 8000b3c:	f002 ffdc 	bl	8003af8 <HAL_TIM_Base_Init>
 8000b40:	4603      	mov	r3, r0
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d001      	beq.n	8000b4a <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8000b46:	f000 f8e3 	bl	8000d10 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b4a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b4e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000b50:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000b54:	4619      	mov	r1, r3
 8000b56:	481c      	ldr	r0, [pc, #112]	@ (8000bc8 <MX_TIM2_Init+0xe8>)
 8000b58:	f003 fb08 	bl	800416c <HAL_TIM_ConfigClockSource>
 8000b5c:	4603      	mov	r3, r0
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d001      	beq.n	8000b66 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8000b62:	f000 f8d5 	bl	8000d10 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000b66:	4818      	ldr	r0, [pc, #96]	@ (8000bc8 <MX_TIM2_Init+0xe8>)
 8000b68:	f003 f85a 	bl	8003c20 <HAL_TIM_PWM_Init>
 8000b6c:	4603      	mov	r3, r0
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d001      	beq.n	8000b76 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8000b72:	f000 f8cd 	bl	8000d10 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b76:	2300      	movs	r3, #0
 8000b78:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000b7e:	f107 0320 	add.w	r3, r7, #32
 8000b82:	4619      	mov	r1, r3
 8000b84:	4810      	ldr	r0, [pc, #64]	@ (8000bc8 <MX_TIM2_Init+0xe8>)
 8000b86:	f003 fe8b 	bl	80048a0 <HAL_TIMEx_MasterConfigSynchronization>
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d001      	beq.n	8000b94 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8000b90:	f000 f8be 	bl	8000d10 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000b94:	2360      	movs	r3, #96	@ 0x60
 8000b96:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000b98:	2300      	movs	r3, #0
 8000b9a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000ba4:	1d3b      	adds	r3, r7, #4
 8000ba6:	2208      	movs	r2, #8
 8000ba8:	4619      	mov	r1, r3
 8000baa:	4807      	ldr	r0, [pc, #28]	@ (8000bc8 <MX_TIM2_Init+0xe8>)
 8000bac:	f003 fa1c 	bl	8003fe8 <HAL_TIM_PWM_ConfigChannel>
 8000bb0:	4603      	mov	r3, r0
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d001      	beq.n	8000bba <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8000bb6:	f000 f8ab 	bl	8000d10 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000bba:	4803      	ldr	r0, [pc, #12]	@ (8000bc8 <MX_TIM2_Init+0xe8>)
 8000bbc:	f000 f9e6 	bl	8000f8c <HAL_TIM_MspPostInit>

}
 8000bc0:	bf00      	nop
 8000bc2:	3738      	adds	r7, #56	@ 0x38
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	bd80      	pop	{r7, pc}
 8000bc8:	20000548 	.word	0x20000548

08000bcc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000bd0:	4b11      	ldr	r3, [pc, #68]	@ (8000c18 <MX_USART1_UART_Init+0x4c>)
 8000bd2:	4a12      	ldr	r2, [pc, #72]	@ (8000c1c <MX_USART1_UART_Init+0x50>)
 8000bd4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000bd6:	4b10      	ldr	r3, [pc, #64]	@ (8000c18 <MX_USART1_UART_Init+0x4c>)
 8000bd8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000bdc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000bde:	4b0e      	ldr	r3, [pc, #56]	@ (8000c18 <MX_USART1_UART_Init+0x4c>)
 8000be0:	2200      	movs	r2, #0
 8000be2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000be4:	4b0c      	ldr	r3, [pc, #48]	@ (8000c18 <MX_USART1_UART_Init+0x4c>)
 8000be6:	2200      	movs	r2, #0
 8000be8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000bea:	4b0b      	ldr	r3, [pc, #44]	@ (8000c18 <MX_USART1_UART_Init+0x4c>)
 8000bec:	2200      	movs	r2, #0
 8000bee:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000bf0:	4b09      	ldr	r3, [pc, #36]	@ (8000c18 <MX_USART1_UART_Init+0x4c>)
 8000bf2:	220c      	movs	r2, #12
 8000bf4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000bf6:	4b08      	ldr	r3, [pc, #32]	@ (8000c18 <MX_USART1_UART_Init+0x4c>)
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000bfc:	4b06      	ldr	r3, [pc, #24]	@ (8000c18 <MX_USART1_UART_Init+0x4c>)
 8000bfe:	2200      	movs	r2, #0
 8000c00:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000c02:	4805      	ldr	r0, [pc, #20]	@ (8000c18 <MX_USART1_UART_Init+0x4c>)
 8000c04:	f003 feb6 	bl	8004974 <HAL_UART_Init>
 8000c08:	4603      	mov	r3, r0
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d001      	beq.n	8000c12 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000c0e:	f000 f87f 	bl	8000d10 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000c12:	bf00      	nop
 8000c14:	bd80      	pop	{r7, pc}
 8000c16:	bf00      	nop
 8000c18:	20000590 	.word	0x20000590
 8000c1c:	40013800 	.word	0x40013800

08000c20 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b088      	sub	sp, #32
 8000c24:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c26:	f107 0310 	add.w	r3, r7, #16
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	601a      	str	r2, [r3, #0]
 8000c2e:	605a      	str	r2, [r3, #4]
 8000c30:	609a      	str	r2, [r3, #8]
 8000c32:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c34:	4b33      	ldr	r3, [pc, #204]	@ (8000d04 <MX_GPIO_Init+0xe4>)
 8000c36:	699b      	ldr	r3, [r3, #24]
 8000c38:	4a32      	ldr	r2, [pc, #200]	@ (8000d04 <MX_GPIO_Init+0xe4>)
 8000c3a:	f043 0310 	orr.w	r3, r3, #16
 8000c3e:	6193      	str	r3, [r2, #24]
 8000c40:	4b30      	ldr	r3, [pc, #192]	@ (8000d04 <MX_GPIO_Init+0xe4>)
 8000c42:	699b      	ldr	r3, [r3, #24]
 8000c44:	f003 0310 	and.w	r3, r3, #16
 8000c48:	60fb      	str	r3, [r7, #12]
 8000c4a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c4c:	4b2d      	ldr	r3, [pc, #180]	@ (8000d04 <MX_GPIO_Init+0xe4>)
 8000c4e:	699b      	ldr	r3, [r3, #24]
 8000c50:	4a2c      	ldr	r2, [pc, #176]	@ (8000d04 <MX_GPIO_Init+0xe4>)
 8000c52:	f043 0320 	orr.w	r3, r3, #32
 8000c56:	6193      	str	r3, [r2, #24]
 8000c58:	4b2a      	ldr	r3, [pc, #168]	@ (8000d04 <MX_GPIO_Init+0xe4>)
 8000c5a:	699b      	ldr	r3, [r3, #24]
 8000c5c:	f003 0320 	and.w	r3, r3, #32
 8000c60:	60bb      	str	r3, [r7, #8]
 8000c62:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c64:	4b27      	ldr	r3, [pc, #156]	@ (8000d04 <MX_GPIO_Init+0xe4>)
 8000c66:	699b      	ldr	r3, [r3, #24]
 8000c68:	4a26      	ldr	r2, [pc, #152]	@ (8000d04 <MX_GPIO_Init+0xe4>)
 8000c6a:	f043 0304 	orr.w	r3, r3, #4
 8000c6e:	6193      	str	r3, [r2, #24]
 8000c70:	4b24      	ldr	r3, [pc, #144]	@ (8000d04 <MX_GPIO_Init+0xe4>)
 8000c72:	699b      	ldr	r3, [r3, #24]
 8000c74:	f003 0304 	and.w	r3, r3, #4
 8000c78:	607b      	str	r3, [r7, #4]
 8000c7a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c7c:	4b21      	ldr	r3, [pc, #132]	@ (8000d04 <MX_GPIO_Init+0xe4>)
 8000c7e:	699b      	ldr	r3, [r3, #24]
 8000c80:	4a20      	ldr	r2, [pc, #128]	@ (8000d04 <MX_GPIO_Init+0xe4>)
 8000c82:	f043 0308 	orr.w	r3, r3, #8
 8000c86:	6193      	str	r3, [r2, #24]
 8000c88:	4b1e      	ldr	r3, [pc, #120]	@ (8000d04 <MX_GPIO_Init+0xe4>)
 8000c8a:	699b      	ldr	r3, [r3, #24]
 8000c8c:	f003 0308 	and.w	r3, r3, #8
 8000c90:	603b      	str	r3, [r7, #0]
 8000c92:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000c94:	2200      	movs	r2, #0
 8000c96:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000c9a:	481b      	ldr	r0, [pc, #108]	@ (8000d08 <MX_GPIO_Init+0xe8>)
 8000c9c:	f001 fbb4 	bl	8002408 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	2120      	movs	r1, #32
 8000ca4:	4819      	ldr	r0, [pc, #100]	@ (8000d0c <MX_GPIO_Init+0xec>)
 8000ca6:	f001 fbaf 	bl	8002408 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000caa:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000cae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cb0:	2301      	movs	r3, #1
 8000cb2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cb8:	2302      	movs	r3, #2
 8000cba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cbc:	f107 0310 	add.w	r3, r7, #16
 8000cc0:	4619      	mov	r1, r3
 8000cc2:	4811      	ldr	r0, [pc, #68]	@ (8000d08 <MX_GPIO_Init+0xe8>)
 8000cc4:	f001 fa24 	bl	8002110 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000cc8:	2310      	movs	r3, #16
 8000cca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ccc:	2300      	movs	r3, #0
 8000cce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cd4:	f107 0310 	add.w	r3, r7, #16
 8000cd8:	4619      	mov	r1, r3
 8000cda:	480c      	ldr	r0, [pc, #48]	@ (8000d0c <MX_GPIO_Init+0xec>)
 8000cdc:	f001 fa18 	bl	8002110 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000ce0:	2320      	movs	r3, #32
 8000ce2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ce4:	2301      	movs	r3, #1
 8000ce6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce8:	2300      	movs	r3, #0
 8000cea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cec:	2302      	movs	r3, #2
 8000cee:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cf0:	f107 0310 	add.w	r3, r7, #16
 8000cf4:	4619      	mov	r1, r3
 8000cf6:	4805      	ldr	r0, [pc, #20]	@ (8000d0c <MX_GPIO_Init+0xec>)
 8000cf8:	f001 fa0a 	bl	8002110 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000cfc:	bf00      	nop
 8000cfe:	3720      	adds	r7, #32
 8000d00:	46bd      	mov	sp, r7
 8000d02:	bd80      	pop	{r7, pc}
 8000d04:	40021000 	.word	0x40021000
 8000d08:	40011000 	.word	0x40011000
 8000d0c:	40010800 	.word	0x40010800

08000d10 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d10:	b480      	push	{r7}
 8000d12:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d14:	b672      	cpsid	i
}
 8000d16:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d18:	bf00      	nop
 8000d1a:	e7fd      	b.n	8000d18 <Error_Handler+0x8>

08000d1c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	b085      	sub	sp, #20
 8000d20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000d22:	4b15      	ldr	r3, [pc, #84]	@ (8000d78 <HAL_MspInit+0x5c>)
 8000d24:	699b      	ldr	r3, [r3, #24]
 8000d26:	4a14      	ldr	r2, [pc, #80]	@ (8000d78 <HAL_MspInit+0x5c>)
 8000d28:	f043 0301 	orr.w	r3, r3, #1
 8000d2c:	6193      	str	r3, [r2, #24]
 8000d2e:	4b12      	ldr	r3, [pc, #72]	@ (8000d78 <HAL_MspInit+0x5c>)
 8000d30:	699b      	ldr	r3, [r3, #24]
 8000d32:	f003 0301 	and.w	r3, r3, #1
 8000d36:	60bb      	str	r3, [r7, #8]
 8000d38:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d3a:	4b0f      	ldr	r3, [pc, #60]	@ (8000d78 <HAL_MspInit+0x5c>)
 8000d3c:	69db      	ldr	r3, [r3, #28]
 8000d3e:	4a0e      	ldr	r2, [pc, #56]	@ (8000d78 <HAL_MspInit+0x5c>)
 8000d40:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d44:	61d3      	str	r3, [r2, #28]
 8000d46:	4b0c      	ldr	r3, [pc, #48]	@ (8000d78 <HAL_MspInit+0x5c>)
 8000d48:	69db      	ldr	r3, [r3, #28]
 8000d4a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d4e:	607b      	str	r3, [r7, #4]
 8000d50:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000d52:	4b0a      	ldr	r3, [pc, #40]	@ (8000d7c <HAL_MspInit+0x60>)
 8000d54:	685b      	ldr	r3, [r3, #4]
 8000d56:	60fb      	str	r3, [r7, #12]
 8000d58:	68fb      	ldr	r3, [r7, #12]
 8000d5a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000d5e:	60fb      	str	r3, [r7, #12]
 8000d60:	68fb      	ldr	r3, [r7, #12]
 8000d62:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000d66:	60fb      	str	r3, [r7, #12]
 8000d68:	4a04      	ldr	r2, [pc, #16]	@ (8000d7c <HAL_MspInit+0x60>)
 8000d6a:	68fb      	ldr	r3, [r7, #12]
 8000d6c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d6e:	bf00      	nop
 8000d70:	3714      	adds	r7, #20
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bc80      	pop	{r7}
 8000d76:	4770      	bx	lr
 8000d78:	40021000 	.word	0x40021000
 8000d7c:	40010000 	.word	0x40010000

08000d80 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b088      	sub	sp, #32
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d88:	f107 0310 	add.w	r3, r7, #16
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	601a      	str	r2, [r3, #0]
 8000d90:	605a      	str	r2, [r3, #4]
 8000d92:	609a      	str	r2, [r3, #8]
 8000d94:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	4a18      	ldr	r2, [pc, #96]	@ (8000dfc <HAL_ADC_MspInit+0x7c>)
 8000d9c:	4293      	cmp	r3, r2
 8000d9e:	d129      	bne.n	8000df4 <HAL_ADC_MspInit+0x74>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000da0:	4b17      	ldr	r3, [pc, #92]	@ (8000e00 <HAL_ADC_MspInit+0x80>)
 8000da2:	699b      	ldr	r3, [r3, #24]
 8000da4:	4a16      	ldr	r2, [pc, #88]	@ (8000e00 <HAL_ADC_MspInit+0x80>)
 8000da6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000daa:	6193      	str	r3, [r2, #24]
 8000dac:	4b14      	ldr	r3, [pc, #80]	@ (8000e00 <HAL_ADC_MspInit+0x80>)
 8000dae:	699b      	ldr	r3, [r3, #24]
 8000db0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000db4:	60fb      	str	r3, [r7, #12]
 8000db6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000db8:	4b11      	ldr	r3, [pc, #68]	@ (8000e00 <HAL_ADC_MspInit+0x80>)
 8000dba:	699b      	ldr	r3, [r3, #24]
 8000dbc:	4a10      	ldr	r2, [pc, #64]	@ (8000e00 <HAL_ADC_MspInit+0x80>)
 8000dbe:	f043 0304 	orr.w	r3, r3, #4
 8000dc2:	6193      	str	r3, [r2, #24]
 8000dc4:	4b0e      	ldr	r3, [pc, #56]	@ (8000e00 <HAL_ADC_MspInit+0x80>)
 8000dc6:	699b      	ldr	r3, [r3, #24]
 8000dc8:	f003 0304 	and.w	r3, r3, #4
 8000dcc:	60bb      	str	r3, [r7, #8]
 8000dce:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000dd0:	2301      	movs	r3, #1
 8000dd2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000dd4:	2303      	movs	r3, #3
 8000dd6:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dd8:	f107 0310 	add.w	r3, r7, #16
 8000ddc:	4619      	mov	r1, r3
 8000dde:	4809      	ldr	r0, [pc, #36]	@ (8000e04 <HAL_ADC_MspInit+0x84>)
 8000de0:	f001 f996 	bl	8002110 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8000de4:	2200      	movs	r2, #0
 8000de6:	2100      	movs	r1, #0
 8000de8:	2012      	movs	r0, #18
 8000dea:	f001 f95a 	bl	80020a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8000dee:	2012      	movs	r0, #18
 8000df0:	f001 f973 	bl	80020da <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000df4:	bf00      	nop
 8000df6:	3720      	adds	r7, #32
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	bd80      	pop	{r7, pc}
 8000dfc:	40012400 	.word	0x40012400
 8000e00:	40021000 	.word	0x40021000
 8000e04:	40010800 	.word	0x40010800

08000e08 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b088      	sub	sp, #32
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e10:	f107 0310 	add.w	r3, r7, #16
 8000e14:	2200      	movs	r2, #0
 8000e16:	601a      	str	r2, [r3, #0]
 8000e18:	605a      	str	r2, [r3, #4]
 8000e1a:	609a      	str	r2, [r3, #8]
 8000e1c:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	4a1c      	ldr	r2, [pc, #112]	@ (8000e94 <HAL_CAN_MspInit+0x8c>)
 8000e24:	4293      	cmp	r3, r2
 8000e26:	d131      	bne.n	8000e8c <HAL_CAN_MspInit+0x84>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000e28:	4b1b      	ldr	r3, [pc, #108]	@ (8000e98 <HAL_CAN_MspInit+0x90>)
 8000e2a:	69db      	ldr	r3, [r3, #28]
 8000e2c:	4a1a      	ldr	r2, [pc, #104]	@ (8000e98 <HAL_CAN_MspInit+0x90>)
 8000e2e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000e32:	61d3      	str	r3, [r2, #28]
 8000e34:	4b18      	ldr	r3, [pc, #96]	@ (8000e98 <HAL_CAN_MspInit+0x90>)
 8000e36:	69db      	ldr	r3, [r3, #28]
 8000e38:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000e3c:	60fb      	str	r3, [r7, #12]
 8000e3e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e40:	4b15      	ldr	r3, [pc, #84]	@ (8000e98 <HAL_CAN_MspInit+0x90>)
 8000e42:	699b      	ldr	r3, [r3, #24]
 8000e44:	4a14      	ldr	r2, [pc, #80]	@ (8000e98 <HAL_CAN_MspInit+0x90>)
 8000e46:	f043 0304 	orr.w	r3, r3, #4
 8000e4a:	6193      	str	r3, [r2, #24]
 8000e4c:	4b12      	ldr	r3, [pc, #72]	@ (8000e98 <HAL_CAN_MspInit+0x90>)
 8000e4e:	699b      	ldr	r3, [r3, #24]
 8000e50:	f003 0304 	and.w	r3, r3, #4
 8000e54:	60bb      	str	r3, [r7, #8]
 8000e56:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000e58:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000e5c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e62:	2300      	movs	r3, #0
 8000e64:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e66:	f107 0310 	add.w	r3, r7, #16
 8000e6a:	4619      	mov	r1, r3
 8000e6c:	480b      	ldr	r0, [pc, #44]	@ (8000e9c <HAL_CAN_MspInit+0x94>)
 8000e6e:	f001 f94f 	bl	8002110 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000e72:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e76:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e78:	2302      	movs	r3, #2
 8000e7a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e7c:	2303      	movs	r3, #3
 8000e7e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e80:	f107 0310 	add.w	r3, r7, #16
 8000e84:	4619      	mov	r1, r3
 8000e86:	4805      	ldr	r0, [pc, #20]	@ (8000e9c <HAL_CAN_MspInit+0x94>)
 8000e88:	f001 f942 	bl	8002110 <HAL_GPIO_Init>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 8000e8c:	bf00      	nop
 8000e8e:	3720      	adds	r7, #32
 8000e90:	46bd      	mov	sp, r7
 8000e92:	bd80      	pop	{r7, pc}
 8000e94:	40006400 	.word	0x40006400
 8000e98:	40021000 	.word	0x40021000
 8000e9c:	40010800 	.word	0x40010800

08000ea0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b08a      	sub	sp, #40	@ 0x28
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ea8:	f107 0314 	add.w	r3, r7, #20
 8000eac:	2200      	movs	r2, #0
 8000eae:	601a      	str	r2, [r3, #0]
 8000eb0:	605a      	str	r2, [r3, #4]
 8000eb2:	609a      	str	r2, [r3, #8]
 8000eb4:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	4a1e      	ldr	r2, [pc, #120]	@ (8000f34 <HAL_I2C_MspInit+0x94>)
 8000ebc:	4293      	cmp	r3, r2
 8000ebe:	d134      	bne.n	8000f2a <HAL_I2C_MspInit+0x8a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ec0:	4b1d      	ldr	r3, [pc, #116]	@ (8000f38 <HAL_I2C_MspInit+0x98>)
 8000ec2:	699b      	ldr	r3, [r3, #24]
 8000ec4:	4a1c      	ldr	r2, [pc, #112]	@ (8000f38 <HAL_I2C_MspInit+0x98>)
 8000ec6:	f043 0308 	orr.w	r3, r3, #8
 8000eca:	6193      	str	r3, [r2, #24]
 8000ecc:	4b1a      	ldr	r3, [pc, #104]	@ (8000f38 <HAL_I2C_MspInit+0x98>)
 8000ece:	699b      	ldr	r3, [r3, #24]
 8000ed0:	f003 0308 	and.w	r3, r3, #8
 8000ed4:	613b      	str	r3, [r7, #16]
 8000ed6:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000ed8:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000edc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ede:	2312      	movs	r3, #18
 8000ee0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ee6:	2303      	movs	r3, #3
 8000ee8:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000eea:	f107 0314 	add.w	r3, r7, #20
 8000eee:	4619      	mov	r1, r3
 8000ef0:	4812      	ldr	r0, [pc, #72]	@ (8000f3c <HAL_I2C_MspInit+0x9c>)
 8000ef2:	f001 f90d 	bl	8002110 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 8000ef6:	4b12      	ldr	r3, [pc, #72]	@ (8000f40 <HAL_I2C_MspInit+0xa0>)
 8000ef8:	685b      	ldr	r3, [r3, #4]
 8000efa:	627b      	str	r3, [r7, #36]	@ 0x24
 8000efc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000efe:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8000f02:	627b      	str	r3, [r7, #36]	@ 0x24
 8000f04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f06:	f043 0302 	orr.w	r3, r3, #2
 8000f0a:	627b      	str	r3, [r7, #36]	@ 0x24
 8000f0c:	4a0c      	ldr	r2, [pc, #48]	@ (8000f40 <HAL_I2C_MspInit+0xa0>)
 8000f0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f10:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000f12:	4b09      	ldr	r3, [pc, #36]	@ (8000f38 <HAL_I2C_MspInit+0x98>)
 8000f14:	69db      	ldr	r3, [r3, #28]
 8000f16:	4a08      	ldr	r2, [pc, #32]	@ (8000f38 <HAL_I2C_MspInit+0x98>)
 8000f18:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000f1c:	61d3      	str	r3, [r2, #28]
 8000f1e:	4b06      	ldr	r3, [pc, #24]	@ (8000f38 <HAL_I2C_MspInit+0x98>)
 8000f20:	69db      	ldr	r3, [r3, #28]
 8000f22:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000f26:	60fb      	str	r3, [r7, #12]
 8000f28:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000f2a:	bf00      	nop
 8000f2c:	3728      	adds	r7, #40	@ 0x28
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}
 8000f32:	bf00      	nop
 8000f34:	40005400 	.word	0x40005400
 8000f38:	40021000 	.word	0x40021000
 8000f3c:	40010c00 	.word	0x40010c00
 8000f40:	40010000 	.word	0x40010000

08000f44 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b084      	sub	sp, #16
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000f54:	d113      	bne.n	8000f7e <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000f56:	4b0c      	ldr	r3, [pc, #48]	@ (8000f88 <HAL_TIM_Base_MspInit+0x44>)
 8000f58:	69db      	ldr	r3, [r3, #28]
 8000f5a:	4a0b      	ldr	r2, [pc, #44]	@ (8000f88 <HAL_TIM_Base_MspInit+0x44>)
 8000f5c:	f043 0301 	orr.w	r3, r3, #1
 8000f60:	61d3      	str	r3, [r2, #28]
 8000f62:	4b09      	ldr	r3, [pc, #36]	@ (8000f88 <HAL_TIM_Base_MspInit+0x44>)
 8000f64:	69db      	ldr	r3, [r3, #28]
 8000f66:	f003 0301 	and.w	r3, r3, #1
 8000f6a:	60fb      	str	r3, [r7, #12]
 8000f6c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000f6e:	2200      	movs	r2, #0
 8000f70:	2100      	movs	r1, #0
 8000f72:	201c      	movs	r0, #28
 8000f74:	f001 f895 	bl	80020a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000f78:	201c      	movs	r0, #28
 8000f7a:	f001 f8ae 	bl	80020da <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8000f7e:	bf00      	nop
 8000f80:	3710      	adds	r7, #16
 8000f82:	46bd      	mov	sp, r7
 8000f84:	bd80      	pop	{r7, pc}
 8000f86:	bf00      	nop
 8000f88:	40021000 	.word	0x40021000

08000f8c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b088      	sub	sp, #32
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f94:	f107 0310 	add.w	r3, r7, #16
 8000f98:	2200      	movs	r2, #0
 8000f9a:	601a      	str	r2, [r3, #0]
 8000f9c:	605a      	str	r2, [r3, #4]
 8000f9e:	609a      	str	r2, [r3, #8]
 8000fa0:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000faa:	d117      	bne.n	8000fdc <HAL_TIM_MspPostInit+0x50>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fac:	4b0d      	ldr	r3, [pc, #52]	@ (8000fe4 <HAL_TIM_MspPostInit+0x58>)
 8000fae:	699b      	ldr	r3, [r3, #24]
 8000fb0:	4a0c      	ldr	r2, [pc, #48]	@ (8000fe4 <HAL_TIM_MspPostInit+0x58>)
 8000fb2:	f043 0304 	orr.w	r3, r3, #4
 8000fb6:	6193      	str	r3, [r2, #24]
 8000fb8:	4b0a      	ldr	r3, [pc, #40]	@ (8000fe4 <HAL_TIM_MspPostInit+0x58>)
 8000fba:	699b      	ldr	r3, [r3, #24]
 8000fbc:	f003 0304 	and.w	r3, r3, #4
 8000fc0:	60fb      	str	r3, [r7, #12]
 8000fc2:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA2     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000fc4:	2304      	movs	r3, #4
 8000fc6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fc8:	2302      	movs	r3, #2
 8000fca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fcc:	2302      	movs	r3, #2
 8000fce:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fd0:	f107 0310 	add.w	r3, r7, #16
 8000fd4:	4619      	mov	r1, r3
 8000fd6:	4804      	ldr	r0, [pc, #16]	@ (8000fe8 <HAL_TIM_MspPostInit+0x5c>)
 8000fd8:	f001 f89a 	bl	8002110 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8000fdc:	bf00      	nop
 8000fde:	3720      	adds	r7, #32
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	40021000 	.word	0x40021000
 8000fe8:	40010800 	.word	0x40010800

08000fec <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b08a      	sub	sp, #40	@ 0x28
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ff4:	f107 0314 	add.w	r3, r7, #20
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	601a      	str	r2, [r3, #0]
 8000ffc:	605a      	str	r2, [r3, #4]
 8000ffe:	609a      	str	r2, [r3, #8]
 8001000:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	4a22      	ldr	r2, [pc, #136]	@ (8001090 <HAL_UART_MspInit+0xa4>)
 8001008:	4293      	cmp	r3, r2
 800100a:	d13d      	bne.n	8001088 <HAL_UART_MspInit+0x9c>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800100c:	4b21      	ldr	r3, [pc, #132]	@ (8001094 <HAL_UART_MspInit+0xa8>)
 800100e:	699b      	ldr	r3, [r3, #24]
 8001010:	4a20      	ldr	r2, [pc, #128]	@ (8001094 <HAL_UART_MspInit+0xa8>)
 8001012:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001016:	6193      	str	r3, [r2, #24]
 8001018:	4b1e      	ldr	r3, [pc, #120]	@ (8001094 <HAL_UART_MspInit+0xa8>)
 800101a:	699b      	ldr	r3, [r3, #24]
 800101c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001020:	613b      	str	r3, [r7, #16]
 8001022:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001024:	4b1b      	ldr	r3, [pc, #108]	@ (8001094 <HAL_UART_MspInit+0xa8>)
 8001026:	699b      	ldr	r3, [r3, #24]
 8001028:	4a1a      	ldr	r2, [pc, #104]	@ (8001094 <HAL_UART_MspInit+0xa8>)
 800102a:	f043 0308 	orr.w	r3, r3, #8
 800102e:	6193      	str	r3, [r2, #24]
 8001030:	4b18      	ldr	r3, [pc, #96]	@ (8001094 <HAL_UART_MspInit+0xa8>)
 8001032:	699b      	ldr	r3, [r3, #24]
 8001034:	f003 0308 	and.w	r3, r3, #8
 8001038:	60fb      	str	r3, [r7, #12]
 800103a:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800103c:	2340      	movs	r3, #64	@ 0x40
 800103e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001040:	2302      	movs	r3, #2
 8001042:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001044:	2303      	movs	r3, #3
 8001046:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001048:	f107 0314 	add.w	r3, r7, #20
 800104c:	4619      	mov	r1, r3
 800104e:	4812      	ldr	r0, [pc, #72]	@ (8001098 <HAL_UART_MspInit+0xac>)
 8001050:	f001 f85e 	bl	8002110 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001054:	2380      	movs	r3, #128	@ 0x80
 8001056:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001058:	2300      	movs	r3, #0
 800105a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800105c:	2300      	movs	r3, #0
 800105e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001060:	f107 0314 	add.w	r3, r7, #20
 8001064:	4619      	mov	r1, r3
 8001066:	480c      	ldr	r0, [pc, #48]	@ (8001098 <HAL_UART_MspInit+0xac>)
 8001068:	f001 f852 	bl	8002110 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART1_ENABLE();
 800106c:	4b0b      	ldr	r3, [pc, #44]	@ (800109c <HAL_UART_MspInit+0xb0>)
 800106e:	685b      	ldr	r3, [r3, #4]
 8001070:	627b      	str	r3, [r7, #36]	@ 0x24
 8001072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001074:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8001078:	627b      	str	r3, [r7, #36]	@ 0x24
 800107a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800107c:	f043 0304 	orr.w	r3, r3, #4
 8001080:	627b      	str	r3, [r7, #36]	@ 0x24
 8001082:	4a06      	ldr	r2, [pc, #24]	@ (800109c <HAL_UART_MspInit+0xb0>)
 8001084:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001086:	6053      	str	r3, [r2, #4]

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001088:	bf00      	nop
 800108a:	3728      	adds	r7, #40	@ 0x28
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}
 8001090:	40013800 	.word	0x40013800
 8001094:	40021000 	.word	0x40021000
 8001098:	40010c00 	.word	0x40010c00
 800109c:	40010000 	.word	0x40010000

080010a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010a0:	b480      	push	{r7}
 80010a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80010a4:	bf00      	nop
 80010a6:	e7fd      	b.n	80010a4 <NMI_Handler+0x4>

080010a8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010a8:	b480      	push	{r7}
 80010aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010ac:	bf00      	nop
 80010ae:	e7fd      	b.n	80010ac <HardFault_Handler+0x4>

080010b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010b0:	b480      	push	{r7}
 80010b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010b4:	bf00      	nop
 80010b6:	e7fd      	b.n	80010b4 <MemManage_Handler+0x4>

080010b8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010b8:	b480      	push	{r7}
 80010ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010bc:	bf00      	nop
 80010be:	e7fd      	b.n	80010bc <BusFault_Handler+0x4>

080010c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010c0:	b480      	push	{r7}
 80010c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010c4:	bf00      	nop
 80010c6:	e7fd      	b.n	80010c4 <UsageFault_Handler+0x4>

080010c8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010c8:	b480      	push	{r7}
 80010ca:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80010cc:	bf00      	nop
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bc80      	pop	{r7}
 80010d2:	4770      	bx	lr

080010d4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010d4:	b480      	push	{r7}
 80010d6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010d8:	bf00      	nop
 80010da:	46bd      	mov	sp, r7
 80010dc:	bc80      	pop	{r7}
 80010de:	4770      	bx	lr

080010e0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010e0:	b480      	push	{r7}
 80010e2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010e4:	bf00      	nop
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bc80      	pop	{r7}
 80010ea:	4770      	bx	lr

080010ec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010f0:	f000 f8be 	bl	8001270 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80010f4:	bf00      	nop
 80010f6:	bd80      	pop	{r7, pc}

080010f8 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80010fc:	4802      	ldr	r0, [pc, #8]	@ (8001108 <ADC1_2_IRQHandler+0x10>)
 80010fe:	f000 fb8f 	bl	8001820 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001102:	bf00      	nop
 8001104:	bd80      	pop	{r7, pc}
 8001106:	bf00      	nop
 8001108:	2000049c 	.word	0x2000049c

0800110c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001110:	4802      	ldr	r0, [pc, #8]	@ (800111c <TIM2_IRQHandler+0x10>)
 8001112:	f002 fe79 	bl	8003e08 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001116:	bf00      	nop
 8001118:	bd80      	pop	{r7, pc}
 800111a:	bf00      	nop
 800111c:	20000548 	.word	0x20000548

08001120 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b086      	sub	sp, #24
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001128:	4a14      	ldr	r2, [pc, #80]	@ (800117c <_sbrk+0x5c>)
 800112a:	4b15      	ldr	r3, [pc, #84]	@ (8001180 <_sbrk+0x60>)
 800112c:	1ad3      	subs	r3, r2, r3
 800112e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001130:	697b      	ldr	r3, [r7, #20]
 8001132:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001134:	4b13      	ldr	r3, [pc, #76]	@ (8001184 <_sbrk+0x64>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	2b00      	cmp	r3, #0
 800113a:	d102      	bne.n	8001142 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800113c:	4b11      	ldr	r3, [pc, #68]	@ (8001184 <_sbrk+0x64>)
 800113e:	4a12      	ldr	r2, [pc, #72]	@ (8001188 <_sbrk+0x68>)
 8001140:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001142:	4b10      	ldr	r3, [pc, #64]	@ (8001184 <_sbrk+0x64>)
 8001144:	681a      	ldr	r2, [r3, #0]
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	4413      	add	r3, r2
 800114a:	693a      	ldr	r2, [r7, #16]
 800114c:	429a      	cmp	r2, r3
 800114e:	d207      	bcs.n	8001160 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001150:	f003 fed4 	bl	8004efc <__errno>
 8001154:	4603      	mov	r3, r0
 8001156:	220c      	movs	r2, #12
 8001158:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800115a:	f04f 33ff 	mov.w	r3, #4294967295
 800115e:	e009      	b.n	8001174 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001160:	4b08      	ldr	r3, [pc, #32]	@ (8001184 <_sbrk+0x64>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001166:	4b07      	ldr	r3, [pc, #28]	@ (8001184 <_sbrk+0x64>)
 8001168:	681a      	ldr	r2, [r3, #0]
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	4413      	add	r3, r2
 800116e:	4a05      	ldr	r2, [pc, #20]	@ (8001184 <_sbrk+0x64>)
 8001170:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001172:	68fb      	ldr	r3, [r7, #12]
}
 8001174:	4618      	mov	r0, r3
 8001176:	3718      	adds	r7, #24
 8001178:	46bd      	mov	sp, r7
 800117a:	bd80      	pop	{r7, pc}
 800117c:	20002800 	.word	0x20002800
 8001180:	00000400 	.word	0x00000400
 8001184:	200005d8 	.word	0x200005d8
 8001188:	20000728 	.word	0x20000728

0800118c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800118c:	b480      	push	{r7}
 800118e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001190:	bf00      	nop
 8001192:	46bd      	mov	sp, r7
 8001194:	bc80      	pop	{r7}
 8001196:	4770      	bx	lr

08001198 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001198:	f7ff fff8 	bl	800118c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800119c:	480b      	ldr	r0, [pc, #44]	@ (80011cc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800119e:	490c      	ldr	r1, [pc, #48]	@ (80011d0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80011a0:	4a0c      	ldr	r2, [pc, #48]	@ (80011d4 <LoopFillZerobss+0x16>)
  movs r3, #0
 80011a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80011a4:	e002      	b.n	80011ac <LoopCopyDataInit>

080011a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011aa:	3304      	adds	r3, #4

080011ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011b0:	d3f9      	bcc.n	80011a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011b2:	4a09      	ldr	r2, [pc, #36]	@ (80011d8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80011b4:	4c09      	ldr	r4, [pc, #36]	@ (80011dc <LoopFillZerobss+0x1e>)
  movs r3, #0
 80011b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011b8:	e001      	b.n	80011be <LoopFillZerobss>

080011ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011bc:	3204      	adds	r2, #4

080011be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011c0:	d3fb      	bcc.n	80011ba <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80011c2:	f003 fea1 	bl	8004f08 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80011c6:	f7ff fb79 	bl	80008bc <main>
  bx lr
 80011ca:	4770      	bx	lr
  ldr r0, =_sdata
 80011cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011d0:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 80011d4:	08007990 	.word	0x08007990
  ldr r2, =_sbss
 80011d8:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 80011dc:	20000728 	.word	0x20000728

080011e0 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80011e0:	e7fe      	b.n	80011e0 <CAN1_RX1_IRQHandler>
	...

080011e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80011e8:	4b08      	ldr	r3, [pc, #32]	@ (800120c <HAL_Init+0x28>)
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	4a07      	ldr	r2, [pc, #28]	@ (800120c <HAL_Init+0x28>)
 80011ee:	f043 0310 	orr.w	r3, r3, #16
 80011f2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011f4:	2003      	movs	r0, #3
 80011f6:	f000 ff49 	bl	800208c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80011fa:	200f      	movs	r0, #15
 80011fc:	f000 f808 	bl	8001210 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001200:	f7ff fd8c 	bl	8000d1c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001204:	2300      	movs	r3, #0
}
 8001206:	4618      	mov	r0, r3
 8001208:	bd80      	pop	{r7, pc}
 800120a:	bf00      	nop
 800120c:	40022000 	.word	0x40022000

08001210 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b082      	sub	sp, #8
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001218:	4b12      	ldr	r3, [pc, #72]	@ (8001264 <HAL_InitTick+0x54>)
 800121a:	681a      	ldr	r2, [r3, #0]
 800121c:	4b12      	ldr	r3, [pc, #72]	@ (8001268 <HAL_InitTick+0x58>)
 800121e:	781b      	ldrb	r3, [r3, #0]
 8001220:	4619      	mov	r1, r3
 8001222:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001226:	fbb3 f3f1 	udiv	r3, r3, r1
 800122a:	fbb2 f3f3 	udiv	r3, r2, r3
 800122e:	4618      	mov	r0, r3
 8001230:	f000 ff61 	bl	80020f6 <HAL_SYSTICK_Config>
 8001234:	4603      	mov	r3, r0
 8001236:	2b00      	cmp	r3, #0
 8001238:	d001      	beq.n	800123e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800123a:	2301      	movs	r3, #1
 800123c:	e00e      	b.n	800125c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	2b0f      	cmp	r3, #15
 8001242:	d80a      	bhi.n	800125a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001244:	2200      	movs	r2, #0
 8001246:	6879      	ldr	r1, [r7, #4]
 8001248:	f04f 30ff 	mov.w	r0, #4294967295
 800124c:	f000 ff29 	bl	80020a2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001250:	4a06      	ldr	r2, [pc, #24]	@ (800126c <HAL_InitTick+0x5c>)
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001256:	2300      	movs	r3, #0
 8001258:	e000      	b.n	800125c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800125a:	2301      	movs	r3, #1
}
 800125c:	4618      	mov	r0, r3
 800125e:	3708      	adds	r7, #8
 8001260:	46bd      	mov	sp, r7
 8001262:	bd80      	pop	{r7, pc}
 8001264:	20000010 	.word	0x20000010
 8001268:	20000018 	.word	0x20000018
 800126c:	20000014 	.word	0x20000014

08001270 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001270:	b480      	push	{r7}
 8001272:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001274:	4b05      	ldr	r3, [pc, #20]	@ (800128c <HAL_IncTick+0x1c>)
 8001276:	781b      	ldrb	r3, [r3, #0]
 8001278:	461a      	mov	r2, r3
 800127a:	4b05      	ldr	r3, [pc, #20]	@ (8001290 <HAL_IncTick+0x20>)
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	4413      	add	r3, r2
 8001280:	4a03      	ldr	r2, [pc, #12]	@ (8001290 <HAL_IncTick+0x20>)
 8001282:	6013      	str	r3, [r2, #0]
}
 8001284:	bf00      	nop
 8001286:	46bd      	mov	sp, r7
 8001288:	bc80      	pop	{r7}
 800128a:	4770      	bx	lr
 800128c:	20000018 	.word	0x20000018
 8001290:	200005dc 	.word	0x200005dc

08001294 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001294:	b480      	push	{r7}
 8001296:	af00      	add	r7, sp, #0
  return uwTick;
 8001298:	4b02      	ldr	r3, [pc, #8]	@ (80012a4 <HAL_GetTick+0x10>)
 800129a:	681b      	ldr	r3, [r3, #0]
}
 800129c:	4618      	mov	r0, r3
 800129e:	46bd      	mov	sp, r7
 80012a0:	bc80      	pop	{r7}
 80012a2:	4770      	bx	lr
 80012a4:	200005dc 	.word	0x200005dc

080012a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b084      	sub	sp, #16
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80012b0:	f7ff fff0 	bl	8001294 <HAL_GetTick>
 80012b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80012c0:	d005      	beq.n	80012ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80012c2:	4b0a      	ldr	r3, [pc, #40]	@ (80012ec <HAL_Delay+0x44>)
 80012c4:	781b      	ldrb	r3, [r3, #0]
 80012c6:	461a      	mov	r2, r3
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	4413      	add	r3, r2
 80012cc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80012ce:	bf00      	nop
 80012d0:	f7ff ffe0 	bl	8001294 <HAL_GetTick>
 80012d4:	4602      	mov	r2, r0
 80012d6:	68bb      	ldr	r3, [r7, #8]
 80012d8:	1ad3      	subs	r3, r2, r3
 80012da:	68fa      	ldr	r2, [r7, #12]
 80012dc:	429a      	cmp	r2, r3
 80012de:	d8f7      	bhi.n	80012d0 <HAL_Delay+0x28>
  {
  }
}
 80012e0:	bf00      	nop
 80012e2:	bf00      	nop
 80012e4:	3710      	adds	r7, #16
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bd80      	pop	{r7, pc}
 80012ea:	bf00      	nop
 80012ec:	20000018 	.word	0x20000018

080012f0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b086      	sub	sp, #24
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80012f8:	2300      	movs	r3, #0
 80012fa:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80012fc:	2300      	movs	r3, #0
 80012fe:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001300:	2300      	movs	r3, #0
 8001302:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001304:	2300      	movs	r3, #0
 8001306:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	2b00      	cmp	r3, #0
 800130c:	d101      	bne.n	8001312 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800130e:	2301      	movs	r3, #1
 8001310:	e0be      	b.n	8001490 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	689b      	ldr	r3, [r3, #8]
 8001316:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800131c:	2b00      	cmp	r3, #0
 800131e:	d109      	bne.n	8001334 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	2200      	movs	r2, #0
 8001324:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	2200      	movs	r2, #0
 800132a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800132e:	6878      	ldr	r0, [r7, #4]
 8001330:	f7ff fd26 	bl	8000d80 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001334:	6878      	ldr	r0, [r7, #4]
 8001336:	f000 fc97 	bl	8001c68 <ADC_ConversionStop_Disable>
 800133a:	4603      	mov	r3, r0
 800133c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001342:	f003 0310 	and.w	r3, r3, #16
 8001346:	2b00      	cmp	r3, #0
 8001348:	f040 8099 	bne.w	800147e <HAL_ADC_Init+0x18e>
 800134c:	7dfb      	ldrb	r3, [r7, #23]
 800134e:	2b00      	cmp	r3, #0
 8001350:	f040 8095 	bne.w	800147e <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001358:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800135c:	f023 0302 	bic.w	r3, r3, #2
 8001360:	f043 0202 	orr.w	r2, r3, #2
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001370:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	7b1b      	ldrb	r3, [r3, #12]
 8001376:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001378:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800137a:	68ba      	ldr	r2, [r7, #8]
 800137c:	4313      	orrs	r3, r2
 800137e:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	689b      	ldr	r3, [r3, #8]
 8001384:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001388:	d003      	beq.n	8001392 <HAL_ADC_Init+0xa2>
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	689b      	ldr	r3, [r3, #8]
 800138e:	2b01      	cmp	r3, #1
 8001390:	d102      	bne.n	8001398 <HAL_ADC_Init+0xa8>
 8001392:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001396:	e000      	b.n	800139a <HAL_ADC_Init+0xaa>
 8001398:	2300      	movs	r3, #0
 800139a:	693a      	ldr	r2, [r7, #16]
 800139c:	4313      	orrs	r3, r2
 800139e:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	7d1b      	ldrb	r3, [r3, #20]
 80013a4:	2b01      	cmp	r3, #1
 80013a6:	d119      	bne.n	80013dc <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	7b1b      	ldrb	r3, [r3, #12]
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d109      	bne.n	80013c4 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	699b      	ldr	r3, [r3, #24]
 80013b4:	3b01      	subs	r3, #1
 80013b6:	035a      	lsls	r2, r3, #13
 80013b8:	693b      	ldr	r3, [r7, #16]
 80013ba:	4313      	orrs	r3, r2
 80013bc:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80013c0:	613b      	str	r3, [r7, #16]
 80013c2:	e00b      	b.n	80013dc <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013c8:	f043 0220 	orr.w	r2, r3, #32
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80013d4:	f043 0201 	orr.w	r2, r3, #1
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	685b      	ldr	r3, [r3, #4]
 80013e2:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	693a      	ldr	r2, [r7, #16]
 80013ec:	430a      	orrs	r2, r1
 80013ee:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	689a      	ldr	r2, [r3, #8]
 80013f6:	4b28      	ldr	r3, [pc, #160]	@ (8001498 <HAL_ADC_Init+0x1a8>)
 80013f8:	4013      	ands	r3, r2
 80013fa:	687a      	ldr	r2, [r7, #4]
 80013fc:	6812      	ldr	r2, [r2, #0]
 80013fe:	68b9      	ldr	r1, [r7, #8]
 8001400:	430b      	orrs	r3, r1
 8001402:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	689b      	ldr	r3, [r3, #8]
 8001408:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800140c:	d003      	beq.n	8001416 <HAL_ADC_Init+0x126>
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	689b      	ldr	r3, [r3, #8]
 8001412:	2b01      	cmp	r3, #1
 8001414:	d104      	bne.n	8001420 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	691b      	ldr	r3, [r3, #16]
 800141a:	3b01      	subs	r3, #1
 800141c:	051b      	lsls	r3, r3, #20
 800141e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001426:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	68fa      	ldr	r2, [r7, #12]
 8001430:	430a      	orrs	r2, r1
 8001432:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	689a      	ldr	r2, [r3, #8]
 800143a:	4b18      	ldr	r3, [pc, #96]	@ (800149c <HAL_ADC_Init+0x1ac>)
 800143c:	4013      	ands	r3, r2
 800143e:	68ba      	ldr	r2, [r7, #8]
 8001440:	429a      	cmp	r2, r3
 8001442:	d10b      	bne.n	800145c <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	2200      	movs	r2, #0
 8001448:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800144e:	f023 0303 	bic.w	r3, r3, #3
 8001452:	f043 0201 	orr.w	r2, r3, #1
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800145a:	e018      	b.n	800148e <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001460:	f023 0312 	bic.w	r3, r3, #18
 8001464:	f043 0210 	orr.w	r2, r3, #16
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001470:	f043 0201 	orr.w	r2, r3, #1
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001478:	2301      	movs	r3, #1
 800147a:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800147c:	e007      	b.n	800148e <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001482:	f043 0210 	orr.w	r2, r3, #16
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 800148a:	2301      	movs	r3, #1
 800148c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800148e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001490:	4618      	mov	r0, r3
 8001492:	3718      	adds	r7, #24
 8001494:	46bd      	mov	sp, r7
 8001496:	bd80      	pop	{r7, pc}
 8001498:	ffe1f7fd 	.word	0xffe1f7fd
 800149c:	ff1f0efe 	.word	0xff1f0efe

080014a0 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b084      	sub	sp, #16
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80014a8:	2300      	movs	r3, #0
 80014aa:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80014b2:	2b01      	cmp	r3, #1
 80014b4:	d101      	bne.n	80014ba <HAL_ADC_Start+0x1a>
 80014b6:	2302      	movs	r3, #2
 80014b8:	e098      	b.n	80015ec <HAL_ADC_Start+0x14c>
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	2201      	movs	r2, #1
 80014be:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80014c2:	6878      	ldr	r0, [r7, #4]
 80014c4:	f000 fb76 	bl	8001bb4 <ADC_Enable>
 80014c8:	4603      	mov	r3, r0
 80014ca:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80014cc:	7bfb      	ldrb	r3, [r7, #15]
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	f040 8087 	bne.w	80015e2 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014d8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80014dc:	f023 0301 	bic.w	r3, r3, #1
 80014e0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	4a41      	ldr	r2, [pc, #260]	@ (80015f4 <HAL_ADC_Start+0x154>)
 80014ee:	4293      	cmp	r3, r2
 80014f0:	d105      	bne.n	80014fe <HAL_ADC_Start+0x5e>
 80014f2:	4b41      	ldr	r3, [pc, #260]	@ (80015f8 <HAL_ADC_Start+0x158>)
 80014f4:	685b      	ldr	r3, [r3, #4]
 80014f6:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d115      	bne.n	800152a <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001502:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	685b      	ldr	r3, [r3, #4]
 8001510:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001514:	2b00      	cmp	r3, #0
 8001516:	d026      	beq.n	8001566 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800151c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001520:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001528:	e01d      	b.n	8001566 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800152e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	4a2f      	ldr	r2, [pc, #188]	@ (80015f8 <HAL_ADC_Start+0x158>)
 800153c:	4293      	cmp	r3, r2
 800153e:	d004      	beq.n	800154a <HAL_ADC_Start+0xaa>
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	4a2b      	ldr	r2, [pc, #172]	@ (80015f4 <HAL_ADC_Start+0x154>)
 8001546:	4293      	cmp	r3, r2
 8001548:	d10d      	bne.n	8001566 <HAL_ADC_Start+0xc6>
 800154a:	4b2b      	ldr	r3, [pc, #172]	@ (80015f8 <HAL_ADC_Start+0x158>)
 800154c:	685b      	ldr	r3, [r3, #4]
 800154e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001552:	2b00      	cmp	r3, #0
 8001554:	d007      	beq.n	8001566 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800155a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800155e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800156a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800156e:	2b00      	cmp	r3, #0
 8001570:	d006      	beq.n	8001580 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001576:	f023 0206 	bic.w	r2, r3, #6
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800157e:	e002      	b.n	8001586 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	2200      	movs	r2, #0
 8001584:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	2200      	movs	r2, #0
 800158a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	f06f 0202 	mvn.w	r2, #2
 8001596:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	689b      	ldr	r3, [r3, #8]
 800159e:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80015a2:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80015a6:	d113      	bne.n	80015d0 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80015ac:	4a11      	ldr	r2, [pc, #68]	@ (80015f4 <HAL_ADC_Start+0x154>)
 80015ae:	4293      	cmp	r3, r2
 80015b0:	d105      	bne.n	80015be <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80015b2:	4b11      	ldr	r3, [pc, #68]	@ (80015f8 <HAL_ADC_Start+0x158>)
 80015b4:	685b      	ldr	r3, [r3, #4]
 80015b6:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d108      	bne.n	80015d0 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	689a      	ldr	r2, [r3, #8]
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 80015cc:	609a      	str	r2, [r3, #8]
 80015ce:	e00c      	b.n	80015ea <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	689a      	ldr	r2, [r3, #8]
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80015de:	609a      	str	r2, [r3, #8]
 80015e0:	e003      	b.n	80015ea <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	2200      	movs	r2, #0
 80015e6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 80015ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80015ec:	4618      	mov	r0, r3
 80015ee:	3710      	adds	r7, #16
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bd80      	pop	{r7, pc}
 80015f4:	40012800 	.word	0x40012800
 80015f8:	40012400 	.word	0x40012400

080015fc <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80015fc:	b590      	push	{r4, r7, lr}
 80015fe:	b087      	sub	sp, #28
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
 8001604:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001606:	2300      	movs	r3, #0
 8001608:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 800160a:	2300      	movs	r3, #0
 800160c:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 800160e:	2300      	movs	r3, #0
 8001610:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8001612:	f7ff fe3f 	bl	8001294 <HAL_GetTick>
 8001616:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	689b      	ldr	r3, [r3, #8]
 800161e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001622:	2b00      	cmp	r3, #0
 8001624:	d00b      	beq.n	800163e <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800162a:	f043 0220 	orr.w	r2, r3, #32
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	2200      	movs	r2, #0
 8001636:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 800163a:	2301      	movs	r3, #1
 800163c:	e0d3      	b.n	80017e6 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	685b      	ldr	r3, [r3, #4]
 8001644:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001648:	2b00      	cmp	r3, #0
 800164a:	d131      	bne.n	80016b0 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001652:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001656:	2b00      	cmp	r3, #0
 8001658:	d12a      	bne.n	80016b0 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800165a:	e021      	b.n	80016a0 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 800165c:	683b      	ldr	r3, [r7, #0]
 800165e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001662:	d01d      	beq.n	80016a0 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001664:	683b      	ldr	r3, [r7, #0]
 8001666:	2b00      	cmp	r3, #0
 8001668:	d007      	beq.n	800167a <HAL_ADC_PollForConversion+0x7e>
 800166a:	f7ff fe13 	bl	8001294 <HAL_GetTick>
 800166e:	4602      	mov	r2, r0
 8001670:	697b      	ldr	r3, [r7, #20]
 8001672:	1ad3      	subs	r3, r2, r3
 8001674:	683a      	ldr	r2, [r7, #0]
 8001676:	429a      	cmp	r2, r3
 8001678:	d212      	bcs.n	80016a0 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	f003 0302 	and.w	r3, r3, #2
 8001684:	2b00      	cmp	r3, #0
 8001686:	d10b      	bne.n	80016a0 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800168c:	f043 0204 	orr.w	r2, r3, #4
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	2200      	movs	r2, #0
 8001698:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 800169c:	2303      	movs	r3, #3
 800169e:	e0a2      	b.n	80017e6 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	f003 0302 	and.w	r3, r3, #2
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d0d6      	beq.n	800165c <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80016ae:	e070      	b.n	8001792 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80016b0:	4b4f      	ldr	r3, [pc, #316]	@ (80017f0 <HAL_ADC_PollForConversion+0x1f4>)
 80016b2:	681c      	ldr	r4, [r3, #0]
 80016b4:	2002      	movs	r0, #2
 80016b6:	f002 f969 	bl	800398c <HAL_RCCEx_GetPeriphCLKFreq>
 80016ba:	4603      	mov	r3, r0
 80016bc:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	6919      	ldr	r1, [r3, #16]
 80016c6:	4b4b      	ldr	r3, [pc, #300]	@ (80017f4 <HAL_ADC_PollForConversion+0x1f8>)
 80016c8:	400b      	ands	r3, r1
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d118      	bne.n	8001700 <HAL_ADC_PollForConversion+0x104>
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	68d9      	ldr	r1, [r3, #12]
 80016d4:	4b48      	ldr	r3, [pc, #288]	@ (80017f8 <HAL_ADC_PollForConversion+0x1fc>)
 80016d6:	400b      	ands	r3, r1
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d111      	bne.n	8001700 <HAL_ADC_PollForConversion+0x104>
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	6919      	ldr	r1, [r3, #16]
 80016e2:	4b46      	ldr	r3, [pc, #280]	@ (80017fc <HAL_ADC_PollForConversion+0x200>)
 80016e4:	400b      	ands	r3, r1
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d108      	bne.n	80016fc <HAL_ADC_PollForConversion+0x100>
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	68d9      	ldr	r1, [r3, #12]
 80016f0:	4b43      	ldr	r3, [pc, #268]	@ (8001800 <HAL_ADC_PollForConversion+0x204>)
 80016f2:	400b      	ands	r3, r1
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d101      	bne.n	80016fc <HAL_ADC_PollForConversion+0x100>
 80016f8:	2314      	movs	r3, #20
 80016fa:	e020      	b.n	800173e <HAL_ADC_PollForConversion+0x142>
 80016fc:	2329      	movs	r3, #41	@ 0x29
 80016fe:	e01e      	b.n	800173e <HAL_ADC_PollForConversion+0x142>
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	6919      	ldr	r1, [r3, #16]
 8001706:	4b3d      	ldr	r3, [pc, #244]	@ (80017fc <HAL_ADC_PollForConversion+0x200>)
 8001708:	400b      	ands	r3, r1
 800170a:	2b00      	cmp	r3, #0
 800170c:	d106      	bne.n	800171c <HAL_ADC_PollForConversion+0x120>
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	68d9      	ldr	r1, [r3, #12]
 8001714:	4b3a      	ldr	r3, [pc, #232]	@ (8001800 <HAL_ADC_PollForConversion+0x204>)
 8001716:	400b      	ands	r3, r1
 8001718:	2b00      	cmp	r3, #0
 800171a:	d00d      	beq.n	8001738 <HAL_ADC_PollForConversion+0x13c>
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	6919      	ldr	r1, [r3, #16]
 8001722:	4b38      	ldr	r3, [pc, #224]	@ (8001804 <HAL_ADC_PollForConversion+0x208>)
 8001724:	400b      	ands	r3, r1
 8001726:	2b00      	cmp	r3, #0
 8001728:	d108      	bne.n	800173c <HAL_ADC_PollForConversion+0x140>
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	68d9      	ldr	r1, [r3, #12]
 8001730:	4b34      	ldr	r3, [pc, #208]	@ (8001804 <HAL_ADC_PollForConversion+0x208>)
 8001732:	400b      	ands	r3, r1
 8001734:	2b00      	cmp	r3, #0
 8001736:	d101      	bne.n	800173c <HAL_ADC_PollForConversion+0x140>
 8001738:	2354      	movs	r3, #84	@ 0x54
 800173a:	e000      	b.n	800173e <HAL_ADC_PollForConversion+0x142>
 800173c:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 800173e:	fb02 f303 	mul.w	r3, r2, r3
 8001742:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001744:	e021      	b.n	800178a <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001746:	683b      	ldr	r3, [r7, #0]
 8001748:	f1b3 3fff 	cmp.w	r3, #4294967295
 800174c:	d01a      	beq.n	8001784 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800174e:	683b      	ldr	r3, [r7, #0]
 8001750:	2b00      	cmp	r3, #0
 8001752:	d007      	beq.n	8001764 <HAL_ADC_PollForConversion+0x168>
 8001754:	f7ff fd9e 	bl	8001294 <HAL_GetTick>
 8001758:	4602      	mov	r2, r0
 800175a:	697b      	ldr	r3, [r7, #20]
 800175c:	1ad3      	subs	r3, r2, r3
 800175e:	683a      	ldr	r2, [r7, #0]
 8001760:	429a      	cmp	r2, r3
 8001762:	d20f      	bcs.n	8001784 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	693a      	ldr	r2, [r7, #16]
 8001768:	429a      	cmp	r2, r3
 800176a:	d90b      	bls.n	8001784 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001770:	f043 0204 	orr.w	r2, r3, #4
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	2200      	movs	r2, #0
 800177c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 8001780:	2303      	movs	r3, #3
 8001782:	e030      	b.n	80017e6 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	3301      	adds	r3, #1
 8001788:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	693a      	ldr	r2, [r7, #16]
 800178e:	429a      	cmp	r2, r3
 8001790:	d8d9      	bhi.n	8001746 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	f06f 0212 	mvn.w	r2, #18
 800179a:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017a0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	689b      	ldr	r3, [r3, #8]
 80017ae:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80017b2:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80017b6:	d115      	bne.n	80017e4 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d111      	bne.n	80017e4 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017c4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017d0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d105      	bne.n	80017e4 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017dc:	f043 0201 	orr.w	r2, r3, #1
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80017e4:	2300      	movs	r3, #0
}
 80017e6:	4618      	mov	r0, r3
 80017e8:	371c      	adds	r7, #28
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd90      	pop	{r4, r7, pc}
 80017ee:	bf00      	nop
 80017f0:	20000010 	.word	0x20000010
 80017f4:	24924924 	.word	0x24924924
 80017f8:	00924924 	.word	0x00924924
 80017fc:	12492492 	.word	0x12492492
 8001800:	00492492 	.word	0x00492492
 8001804:	00249249 	.word	0x00249249

08001808 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001808:	b480      	push	{r7}
 800180a:	b083      	sub	sp, #12
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8001816:	4618      	mov	r0, r3
 8001818:	370c      	adds	r7, #12
 800181a:	46bd      	mov	sp, r7
 800181c:	bc80      	pop	{r7}
 800181e:	4770      	bx	lr

08001820 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b084      	sub	sp, #16
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	685b      	ldr	r3, [r3, #4]
 8001836:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 8001838:	68bb      	ldr	r3, [r7, #8]
 800183a:	f003 0320 	and.w	r3, r3, #32
 800183e:	2b00      	cmp	r3, #0
 8001840:	d03e      	beq.n	80018c0 <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	f003 0302 	and.w	r3, r3, #2
 8001848:	2b00      	cmp	r3, #0
 800184a:	d039      	beq.n	80018c0 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001850:	f003 0310 	and.w	r3, r3, #16
 8001854:	2b00      	cmp	r3, #0
 8001856:	d105      	bne.n	8001864 <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800185c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	689b      	ldr	r3, [r3, #8]
 800186a:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800186e:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001872:	d11d      	bne.n	80018b0 <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001878:	2b00      	cmp	r3, #0
 800187a:	d119      	bne.n	80018b0 <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	685a      	ldr	r2, [r3, #4]
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	f022 0220 	bic.w	r2, r2, #32
 800188a:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001890:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	629a      	str	r2, [r3, #40]	@ 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800189c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d105      	bne.n	80018b0 <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018a8:	f043 0201 	orr.w	r2, r3, #1
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 80018b0:	6878      	ldr	r0, [r7, #4]
 80018b2:	f000 f874 	bl	800199e <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	f06f 0212 	mvn.w	r2, #18
 80018be:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 80018c0:	68bb      	ldr	r3, [r7, #8]
 80018c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d04d      	beq.n	8001966 <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	f003 0304 	and.w	r3, r3, #4
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d048      	beq.n	8001966 <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018d8:	f003 0310 	and.w	r3, r3, #16
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d105      	bne.n	80018ec <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018e4:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	629a      	str	r2, [r3, #40]	@ 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	689b      	ldr	r3, [r3, #8]
 80018f2:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80018f6:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 80018fa:	d012      	beq.n	8001922 <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	685b      	ldr	r3, [r3, #4]
 8001902:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8001906:	2b00      	cmp	r3, #0
 8001908:	d125      	bne.n	8001956 <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	689b      	ldr	r3, [r3, #8]
 8001910:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8001914:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001918:	d11d      	bne.n	8001956 <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800191e:	2b00      	cmp	r3, #0
 8001920:	d119      	bne.n	8001956 <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	685a      	ldr	r2, [r3, #4]
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001930:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001936:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	629a      	str	r2, [r3, #40]	@ 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001942:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001946:	2b00      	cmp	r3, #0
 8001948:	d105      	bne.n	8001956 <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800194e:	f043 0201 	orr.w	r2, r3, #1
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001956:	6878      	ldr	r0, [r7, #4]
 8001958:	f000 f9c7 	bl	8001cea <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	f06f 020c 	mvn.w	r2, #12
 8001964:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 8001966:	68bb      	ldr	r3, [r7, #8]
 8001968:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800196c:	2b00      	cmp	r3, #0
 800196e:	d012      	beq.n	8001996 <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	f003 0301 	and.w	r3, r3, #1
 8001976:	2b00      	cmp	r3, #0
 8001978:	d00d      	beq.n	8001996 <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800197e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001986:	6878      	ldr	r0, [r7, #4]
 8001988:	f000 f812 	bl	80019b0 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	f06f 0201 	mvn.w	r2, #1
 8001994:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8001996:	bf00      	nop
 8001998:	3710      	adds	r7, #16
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}

0800199e <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800199e:	b480      	push	{r7}
 80019a0:	b083      	sub	sp, #12
 80019a2:	af00      	add	r7, sp, #0
 80019a4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80019a6:	bf00      	nop
 80019a8:	370c      	adds	r7, #12
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bc80      	pop	{r7}
 80019ae:	4770      	bx	lr

080019b0 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80019b0:	b480      	push	{r7}
 80019b2:	b083      	sub	sp, #12
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80019b8:	bf00      	nop
 80019ba:	370c      	adds	r7, #12
 80019bc:	46bd      	mov	sp, r7
 80019be:	bc80      	pop	{r7}
 80019c0:	4770      	bx	lr
	...

080019c4 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80019c4:	b480      	push	{r7}
 80019c6:	b085      	sub	sp, #20
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
 80019cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80019ce:	2300      	movs	r3, #0
 80019d0:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80019d2:	2300      	movs	r3, #0
 80019d4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80019dc:	2b01      	cmp	r3, #1
 80019de:	d101      	bne.n	80019e4 <HAL_ADC_ConfigChannel+0x20>
 80019e0:	2302      	movs	r3, #2
 80019e2:	e0dc      	b.n	8001b9e <HAL_ADC_ConfigChannel+0x1da>
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	2201      	movs	r2, #1
 80019e8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	685b      	ldr	r3, [r3, #4]
 80019f0:	2b06      	cmp	r3, #6
 80019f2:	d81c      	bhi.n	8001a2e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80019fa:	683b      	ldr	r3, [r7, #0]
 80019fc:	685a      	ldr	r2, [r3, #4]
 80019fe:	4613      	mov	r3, r2
 8001a00:	009b      	lsls	r3, r3, #2
 8001a02:	4413      	add	r3, r2
 8001a04:	3b05      	subs	r3, #5
 8001a06:	221f      	movs	r2, #31
 8001a08:	fa02 f303 	lsl.w	r3, r2, r3
 8001a0c:	43db      	mvns	r3, r3
 8001a0e:	4019      	ands	r1, r3
 8001a10:	683b      	ldr	r3, [r7, #0]
 8001a12:	6818      	ldr	r0, [r3, #0]
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	685a      	ldr	r2, [r3, #4]
 8001a18:	4613      	mov	r3, r2
 8001a1a:	009b      	lsls	r3, r3, #2
 8001a1c:	4413      	add	r3, r2
 8001a1e:	3b05      	subs	r3, #5
 8001a20:	fa00 f203 	lsl.w	r2, r0, r3
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	430a      	orrs	r2, r1
 8001a2a:	635a      	str	r2, [r3, #52]	@ 0x34
 8001a2c:	e03c      	b.n	8001aa8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001a2e:	683b      	ldr	r3, [r7, #0]
 8001a30:	685b      	ldr	r3, [r3, #4]
 8001a32:	2b0c      	cmp	r3, #12
 8001a34:	d81c      	bhi.n	8001a70 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001a3c:	683b      	ldr	r3, [r7, #0]
 8001a3e:	685a      	ldr	r2, [r3, #4]
 8001a40:	4613      	mov	r3, r2
 8001a42:	009b      	lsls	r3, r3, #2
 8001a44:	4413      	add	r3, r2
 8001a46:	3b23      	subs	r3, #35	@ 0x23
 8001a48:	221f      	movs	r2, #31
 8001a4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a4e:	43db      	mvns	r3, r3
 8001a50:	4019      	ands	r1, r3
 8001a52:	683b      	ldr	r3, [r7, #0]
 8001a54:	6818      	ldr	r0, [r3, #0]
 8001a56:	683b      	ldr	r3, [r7, #0]
 8001a58:	685a      	ldr	r2, [r3, #4]
 8001a5a:	4613      	mov	r3, r2
 8001a5c:	009b      	lsls	r3, r3, #2
 8001a5e:	4413      	add	r3, r2
 8001a60:	3b23      	subs	r3, #35	@ 0x23
 8001a62:	fa00 f203 	lsl.w	r2, r0, r3
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	430a      	orrs	r2, r1
 8001a6c:	631a      	str	r2, [r3, #48]	@ 0x30
 8001a6e:	e01b      	b.n	8001aa8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001a76:	683b      	ldr	r3, [r7, #0]
 8001a78:	685a      	ldr	r2, [r3, #4]
 8001a7a:	4613      	mov	r3, r2
 8001a7c:	009b      	lsls	r3, r3, #2
 8001a7e:	4413      	add	r3, r2
 8001a80:	3b41      	subs	r3, #65	@ 0x41
 8001a82:	221f      	movs	r2, #31
 8001a84:	fa02 f303 	lsl.w	r3, r2, r3
 8001a88:	43db      	mvns	r3, r3
 8001a8a:	4019      	ands	r1, r3
 8001a8c:	683b      	ldr	r3, [r7, #0]
 8001a8e:	6818      	ldr	r0, [r3, #0]
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	685a      	ldr	r2, [r3, #4]
 8001a94:	4613      	mov	r3, r2
 8001a96:	009b      	lsls	r3, r3, #2
 8001a98:	4413      	add	r3, r2
 8001a9a:	3b41      	subs	r3, #65	@ 0x41
 8001a9c:	fa00 f203 	lsl.w	r2, r0, r3
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	430a      	orrs	r2, r1
 8001aa6:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001aa8:	683b      	ldr	r3, [r7, #0]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	2b09      	cmp	r3, #9
 8001aae:	d91c      	bls.n	8001aea <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	68d9      	ldr	r1, [r3, #12]
 8001ab6:	683b      	ldr	r3, [r7, #0]
 8001ab8:	681a      	ldr	r2, [r3, #0]
 8001aba:	4613      	mov	r3, r2
 8001abc:	005b      	lsls	r3, r3, #1
 8001abe:	4413      	add	r3, r2
 8001ac0:	3b1e      	subs	r3, #30
 8001ac2:	2207      	movs	r2, #7
 8001ac4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ac8:	43db      	mvns	r3, r3
 8001aca:	4019      	ands	r1, r3
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	6898      	ldr	r0, [r3, #8]
 8001ad0:	683b      	ldr	r3, [r7, #0]
 8001ad2:	681a      	ldr	r2, [r3, #0]
 8001ad4:	4613      	mov	r3, r2
 8001ad6:	005b      	lsls	r3, r3, #1
 8001ad8:	4413      	add	r3, r2
 8001ada:	3b1e      	subs	r3, #30
 8001adc:	fa00 f203 	lsl.w	r2, r0, r3
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	430a      	orrs	r2, r1
 8001ae6:	60da      	str	r2, [r3, #12]
 8001ae8:	e019      	b.n	8001b1e <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	6919      	ldr	r1, [r3, #16]
 8001af0:	683b      	ldr	r3, [r7, #0]
 8001af2:	681a      	ldr	r2, [r3, #0]
 8001af4:	4613      	mov	r3, r2
 8001af6:	005b      	lsls	r3, r3, #1
 8001af8:	4413      	add	r3, r2
 8001afa:	2207      	movs	r2, #7
 8001afc:	fa02 f303 	lsl.w	r3, r2, r3
 8001b00:	43db      	mvns	r3, r3
 8001b02:	4019      	ands	r1, r3
 8001b04:	683b      	ldr	r3, [r7, #0]
 8001b06:	6898      	ldr	r0, [r3, #8]
 8001b08:	683b      	ldr	r3, [r7, #0]
 8001b0a:	681a      	ldr	r2, [r3, #0]
 8001b0c:	4613      	mov	r3, r2
 8001b0e:	005b      	lsls	r3, r3, #1
 8001b10:	4413      	add	r3, r2
 8001b12:	fa00 f203 	lsl.w	r2, r0, r3
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	430a      	orrs	r2, r1
 8001b1c:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001b1e:	683b      	ldr	r3, [r7, #0]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	2b10      	cmp	r3, #16
 8001b24:	d003      	beq.n	8001b2e <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001b2a:	2b11      	cmp	r3, #17
 8001b2c:	d132      	bne.n	8001b94 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	4a1d      	ldr	r2, [pc, #116]	@ (8001ba8 <HAL_ADC_ConfigChannel+0x1e4>)
 8001b34:	4293      	cmp	r3, r2
 8001b36:	d125      	bne.n	8001b84 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	689b      	ldr	r3, [r3, #8]
 8001b3e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d126      	bne.n	8001b94 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	689a      	ldr	r2, [r3, #8]
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8001b54:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001b56:	683b      	ldr	r3, [r7, #0]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	2b10      	cmp	r3, #16
 8001b5c:	d11a      	bne.n	8001b94 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001b5e:	4b13      	ldr	r3, [pc, #76]	@ (8001bac <HAL_ADC_ConfigChannel+0x1e8>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	4a13      	ldr	r2, [pc, #76]	@ (8001bb0 <HAL_ADC_ConfigChannel+0x1ec>)
 8001b64:	fba2 2303 	umull	r2, r3, r2, r3
 8001b68:	0c9a      	lsrs	r2, r3, #18
 8001b6a:	4613      	mov	r3, r2
 8001b6c:	009b      	lsls	r3, r3, #2
 8001b6e:	4413      	add	r3, r2
 8001b70:	005b      	lsls	r3, r3, #1
 8001b72:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001b74:	e002      	b.n	8001b7c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001b76:	68bb      	ldr	r3, [r7, #8]
 8001b78:	3b01      	subs	r3, #1
 8001b7a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001b7c:	68bb      	ldr	r3, [r7, #8]
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d1f9      	bne.n	8001b76 <HAL_ADC_ConfigChannel+0x1b2>
 8001b82:	e007      	b.n	8001b94 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b88:	f043 0220 	orr.w	r2, r3, #32
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001b90:	2301      	movs	r3, #1
 8001b92:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	2200      	movs	r2, #0
 8001b98:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001b9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	3714      	adds	r7, #20
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bc80      	pop	{r7}
 8001ba6:	4770      	bx	lr
 8001ba8:	40012400 	.word	0x40012400
 8001bac:	20000010 	.word	0x20000010
 8001bb0:	431bde83 	.word	0x431bde83

08001bb4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b084      	sub	sp, #16
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	689b      	ldr	r3, [r3, #8]
 8001bca:	f003 0301 	and.w	r3, r3, #1
 8001bce:	2b01      	cmp	r3, #1
 8001bd0:	d040      	beq.n	8001c54 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	689a      	ldr	r2, [r3, #8]
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	f042 0201 	orr.w	r2, r2, #1
 8001be0:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001be2:	4b1f      	ldr	r3, [pc, #124]	@ (8001c60 <ADC_Enable+0xac>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	4a1f      	ldr	r2, [pc, #124]	@ (8001c64 <ADC_Enable+0xb0>)
 8001be8:	fba2 2303 	umull	r2, r3, r2, r3
 8001bec:	0c9b      	lsrs	r3, r3, #18
 8001bee:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001bf0:	e002      	b.n	8001bf8 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8001bf2:	68bb      	ldr	r3, [r7, #8]
 8001bf4:	3b01      	subs	r3, #1
 8001bf6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001bf8:	68bb      	ldr	r3, [r7, #8]
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d1f9      	bne.n	8001bf2 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001bfe:	f7ff fb49 	bl	8001294 <HAL_GetTick>
 8001c02:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001c04:	e01f      	b.n	8001c46 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001c06:	f7ff fb45 	bl	8001294 <HAL_GetTick>
 8001c0a:	4602      	mov	r2, r0
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	1ad3      	subs	r3, r2, r3
 8001c10:	2b02      	cmp	r3, #2
 8001c12:	d918      	bls.n	8001c46 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	689b      	ldr	r3, [r3, #8]
 8001c1a:	f003 0301 	and.w	r3, r3, #1
 8001c1e:	2b01      	cmp	r3, #1
 8001c20:	d011      	beq.n	8001c46 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c26:	f043 0210 	orr.w	r2, r3, #16
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c32:	f043 0201 	orr.w	r2, r3, #1
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8001c42:	2301      	movs	r3, #1
 8001c44:	e007      	b.n	8001c56 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	689b      	ldr	r3, [r3, #8]
 8001c4c:	f003 0301 	and.w	r3, r3, #1
 8001c50:	2b01      	cmp	r3, #1
 8001c52:	d1d8      	bne.n	8001c06 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001c54:	2300      	movs	r3, #0
}
 8001c56:	4618      	mov	r0, r3
 8001c58:	3710      	adds	r7, #16
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	bf00      	nop
 8001c60:	20000010 	.word	0x20000010
 8001c64:	431bde83 	.word	0x431bde83

08001c68 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b084      	sub	sp, #16
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001c70:	2300      	movs	r3, #0
 8001c72:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	689b      	ldr	r3, [r3, #8]
 8001c7a:	f003 0301 	and.w	r3, r3, #1
 8001c7e:	2b01      	cmp	r3, #1
 8001c80:	d12e      	bne.n	8001ce0 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	689a      	ldr	r2, [r3, #8]
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	f022 0201 	bic.w	r2, r2, #1
 8001c90:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001c92:	f7ff faff 	bl	8001294 <HAL_GetTick>
 8001c96:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001c98:	e01b      	b.n	8001cd2 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001c9a:	f7ff fafb 	bl	8001294 <HAL_GetTick>
 8001c9e:	4602      	mov	r2, r0
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	1ad3      	subs	r3, r2, r3
 8001ca4:	2b02      	cmp	r3, #2
 8001ca6:	d914      	bls.n	8001cd2 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	689b      	ldr	r3, [r3, #8]
 8001cae:	f003 0301 	and.w	r3, r3, #1
 8001cb2:	2b01      	cmp	r3, #1
 8001cb4:	d10d      	bne.n	8001cd2 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cba:	f043 0210 	orr.w	r2, r3, #16
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cc6:	f043 0201 	orr.w	r2, r3, #1
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8001cce:	2301      	movs	r3, #1
 8001cd0:	e007      	b.n	8001ce2 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	689b      	ldr	r3, [r3, #8]
 8001cd8:	f003 0301 	and.w	r3, r3, #1
 8001cdc:	2b01      	cmp	r3, #1
 8001cde:	d0dc      	beq.n	8001c9a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001ce0:	2300      	movs	r3, #0
}
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	3710      	adds	r7, #16
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bd80      	pop	{r7, pc}

08001cea <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001cea:	b480      	push	{r7}
 8001cec:	b083      	sub	sp, #12
 8001cee:	af00      	add	r7, sp, #0
 8001cf0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8001cf2:	bf00      	nop
 8001cf4:	370c      	adds	r7, #12
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bc80      	pop	{r7}
 8001cfa:	4770      	bx	lr

08001cfc <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b084      	sub	sp, #16
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d101      	bne.n	8001d0e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001d0a:	2301      	movs	r3, #1
 8001d0c:	e0ed      	b.n	8001eea <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001d14:	b2db      	uxtb	r3, r3
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d102      	bne.n	8001d20 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001d1a:	6878      	ldr	r0, [r7, #4]
 8001d1c:	f7ff f874 	bl	8000e08 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	681a      	ldr	r2, [r3, #0]
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	f042 0201 	orr.w	r2, r2, #1
 8001d2e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001d30:	f7ff fab0 	bl	8001294 <HAL_GetTick>
 8001d34:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001d36:	e012      	b.n	8001d5e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001d38:	f7ff faac 	bl	8001294 <HAL_GetTick>
 8001d3c:	4602      	mov	r2, r0
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	1ad3      	subs	r3, r2, r3
 8001d42:	2b0a      	cmp	r3, #10
 8001d44:	d90b      	bls.n	8001d5e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d4a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	2205      	movs	r2, #5
 8001d56:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001d5a:	2301      	movs	r3, #1
 8001d5c:	e0c5      	b.n	8001eea <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	685b      	ldr	r3, [r3, #4]
 8001d64:	f003 0301 	and.w	r3, r3, #1
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d0e5      	beq.n	8001d38 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	681a      	ldr	r2, [r3, #0]
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f022 0202 	bic.w	r2, r2, #2
 8001d7a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001d7c:	f7ff fa8a 	bl	8001294 <HAL_GetTick>
 8001d80:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001d82:	e012      	b.n	8001daa <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001d84:	f7ff fa86 	bl	8001294 <HAL_GetTick>
 8001d88:	4602      	mov	r2, r0
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	1ad3      	subs	r3, r2, r3
 8001d8e:	2b0a      	cmp	r3, #10
 8001d90:	d90b      	bls.n	8001daa <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d96:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	2205      	movs	r2, #5
 8001da2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001da6:	2301      	movs	r3, #1
 8001da8:	e09f      	b.n	8001eea <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	685b      	ldr	r3, [r3, #4]
 8001db0:	f003 0302 	and.w	r3, r3, #2
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d1e5      	bne.n	8001d84 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	7e1b      	ldrb	r3, [r3, #24]
 8001dbc:	2b01      	cmp	r3, #1
 8001dbe:	d108      	bne.n	8001dd2 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	681a      	ldr	r2, [r3, #0]
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001dce:	601a      	str	r2, [r3, #0]
 8001dd0:	e007      	b.n	8001de2 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	681a      	ldr	r2, [r3, #0]
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001de0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	7e5b      	ldrb	r3, [r3, #25]
 8001de6:	2b01      	cmp	r3, #1
 8001de8:	d108      	bne.n	8001dfc <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	681a      	ldr	r2, [r3, #0]
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001df8:	601a      	str	r2, [r3, #0]
 8001dfa:	e007      	b.n	8001e0c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	681a      	ldr	r2, [r3, #0]
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001e0a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	7e9b      	ldrb	r3, [r3, #26]
 8001e10:	2b01      	cmp	r3, #1
 8001e12:	d108      	bne.n	8001e26 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	681a      	ldr	r2, [r3, #0]
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f042 0220 	orr.w	r2, r2, #32
 8001e22:	601a      	str	r2, [r3, #0]
 8001e24:	e007      	b.n	8001e36 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	681a      	ldr	r2, [r3, #0]
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f022 0220 	bic.w	r2, r2, #32
 8001e34:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	7edb      	ldrb	r3, [r3, #27]
 8001e3a:	2b01      	cmp	r3, #1
 8001e3c:	d108      	bne.n	8001e50 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	681a      	ldr	r2, [r3, #0]
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	f022 0210 	bic.w	r2, r2, #16
 8001e4c:	601a      	str	r2, [r3, #0]
 8001e4e:	e007      	b.n	8001e60 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	681a      	ldr	r2, [r3, #0]
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f042 0210 	orr.w	r2, r2, #16
 8001e5e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	7f1b      	ldrb	r3, [r3, #28]
 8001e64:	2b01      	cmp	r3, #1
 8001e66:	d108      	bne.n	8001e7a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	681a      	ldr	r2, [r3, #0]
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f042 0208 	orr.w	r2, r2, #8
 8001e76:	601a      	str	r2, [r3, #0]
 8001e78:	e007      	b.n	8001e8a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	681a      	ldr	r2, [r3, #0]
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	f022 0208 	bic.w	r2, r2, #8
 8001e88:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	7f5b      	ldrb	r3, [r3, #29]
 8001e8e:	2b01      	cmp	r3, #1
 8001e90:	d108      	bne.n	8001ea4 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	681a      	ldr	r2, [r3, #0]
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f042 0204 	orr.w	r2, r2, #4
 8001ea0:	601a      	str	r2, [r3, #0]
 8001ea2:	e007      	b.n	8001eb4 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	681a      	ldr	r2, [r3, #0]
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f022 0204 	bic.w	r2, r2, #4
 8001eb2:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	689a      	ldr	r2, [r3, #8]
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	68db      	ldr	r3, [r3, #12]
 8001ebc:	431a      	orrs	r2, r3
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	691b      	ldr	r3, [r3, #16]
 8001ec2:	431a      	orrs	r2, r3
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	695b      	ldr	r3, [r3, #20]
 8001ec8:	ea42 0103 	orr.w	r1, r2, r3
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	685b      	ldr	r3, [r3, #4]
 8001ed0:	1e5a      	subs	r2, r3, #1
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	430a      	orrs	r2, r1
 8001ed8:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	2200      	movs	r2, #0
 8001ede:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	2201      	movs	r2, #1
 8001ee4:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001ee8:	2300      	movs	r3, #0
}
 8001eea:	4618      	mov	r0, r3
 8001eec:	3710      	adds	r7, #16
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bd80      	pop	{r7, pc}
	...

08001ef4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	b085      	sub	sp, #20
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	f003 0307 	and.w	r3, r3, #7
 8001f02:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f04:	4b0c      	ldr	r3, [pc, #48]	@ (8001f38 <__NVIC_SetPriorityGrouping+0x44>)
 8001f06:	68db      	ldr	r3, [r3, #12]
 8001f08:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f0a:	68ba      	ldr	r2, [r7, #8]
 8001f0c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001f10:	4013      	ands	r3, r2
 8001f12:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f18:	68bb      	ldr	r3, [r7, #8]
 8001f1a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f1c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001f20:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f24:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f26:	4a04      	ldr	r2, [pc, #16]	@ (8001f38 <__NVIC_SetPriorityGrouping+0x44>)
 8001f28:	68bb      	ldr	r3, [r7, #8]
 8001f2a:	60d3      	str	r3, [r2, #12]
}
 8001f2c:	bf00      	nop
 8001f2e:	3714      	adds	r7, #20
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bc80      	pop	{r7}
 8001f34:	4770      	bx	lr
 8001f36:	bf00      	nop
 8001f38:	e000ed00 	.word	0xe000ed00

08001f3c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f40:	4b04      	ldr	r3, [pc, #16]	@ (8001f54 <__NVIC_GetPriorityGrouping+0x18>)
 8001f42:	68db      	ldr	r3, [r3, #12]
 8001f44:	0a1b      	lsrs	r3, r3, #8
 8001f46:	f003 0307 	and.w	r3, r3, #7
}
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	bc80      	pop	{r7}
 8001f50:	4770      	bx	lr
 8001f52:	bf00      	nop
 8001f54:	e000ed00 	.word	0xe000ed00

08001f58 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f58:	b480      	push	{r7}
 8001f5a:	b083      	sub	sp, #12
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	4603      	mov	r3, r0
 8001f60:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	db0b      	blt.n	8001f82 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f6a:	79fb      	ldrb	r3, [r7, #7]
 8001f6c:	f003 021f 	and.w	r2, r3, #31
 8001f70:	4906      	ldr	r1, [pc, #24]	@ (8001f8c <__NVIC_EnableIRQ+0x34>)
 8001f72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f76:	095b      	lsrs	r3, r3, #5
 8001f78:	2001      	movs	r0, #1
 8001f7a:	fa00 f202 	lsl.w	r2, r0, r2
 8001f7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001f82:	bf00      	nop
 8001f84:	370c      	adds	r7, #12
 8001f86:	46bd      	mov	sp, r7
 8001f88:	bc80      	pop	{r7}
 8001f8a:	4770      	bx	lr
 8001f8c:	e000e100 	.word	0xe000e100

08001f90 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f90:	b480      	push	{r7}
 8001f92:	b083      	sub	sp, #12
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	4603      	mov	r3, r0
 8001f98:	6039      	str	r1, [r7, #0]
 8001f9a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	db0a      	blt.n	8001fba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	b2da      	uxtb	r2, r3
 8001fa8:	490c      	ldr	r1, [pc, #48]	@ (8001fdc <__NVIC_SetPriority+0x4c>)
 8001faa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fae:	0112      	lsls	r2, r2, #4
 8001fb0:	b2d2      	uxtb	r2, r2
 8001fb2:	440b      	add	r3, r1
 8001fb4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001fb8:	e00a      	b.n	8001fd0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	b2da      	uxtb	r2, r3
 8001fbe:	4908      	ldr	r1, [pc, #32]	@ (8001fe0 <__NVIC_SetPriority+0x50>)
 8001fc0:	79fb      	ldrb	r3, [r7, #7]
 8001fc2:	f003 030f 	and.w	r3, r3, #15
 8001fc6:	3b04      	subs	r3, #4
 8001fc8:	0112      	lsls	r2, r2, #4
 8001fca:	b2d2      	uxtb	r2, r2
 8001fcc:	440b      	add	r3, r1
 8001fce:	761a      	strb	r2, [r3, #24]
}
 8001fd0:	bf00      	nop
 8001fd2:	370c      	adds	r7, #12
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bc80      	pop	{r7}
 8001fd8:	4770      	bx	lr
 8001fda:	bf00      	nop
 8001fdc:	e000e100 	.word	0xe000e100
 8001fe0:	e000ed00 	.word	0xe000ed00

08001fe4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	b089      	sub	sp, #36	@ 0x24
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	60f8      	str	r0, [r7, #12]
 8001fec:	60b9      	str	r1, [r7, #8]
 8001fee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	f003 0307 	and.w	r3, r3, #7
 8001ff6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ff8:	69fb      	ldr	r3, [r7, #28]
 8001ffa:	f1c3 0307 	rsb	r3, r3, #7
 8001ffe:	2b04      	cmp	r3, #4
 8002000:	bf28      	it	cs
 8002002:	2304      	movcs	r3, #4
 8002004:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002006:	69fb      	ldr	r3, [r7, #28]
 8002008:	3304      	adds	r3, #4
 800200a:	2b06      	cmp	r3, #6
 800200c:	d902      	bls.n	8002014 <NVIC_EncodePriority+0x30>
 800200e:	69fb      	ldr	r3, [r7, #28]
 8002010:	3b03      	subs	r3, #3
 8002012:	e000      	b.n	8002016 <NVIC_EncodePriority+0x32>
 8002014:	2300      	movs	r3, #0
 8002016:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002018:	f04f 32ff 	mov.w	r2, #4294967295
 800201c:	69bb      	ldr	r3, [r7, #24]
 800201e:	fa02 f303 	lsl.w	r3, r2, r3
 8002022:	43da      	mvns	r2, r3
 8002024:	68bb      	ldr	r3, [r7, #8]
 8002026:	401a      	ands	r2, r3
 8002028:	697b      	ldr	r3, [r7, #20]
 800202a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800202c:	f04f 31ff 	mov.w	r1, #4294967295
 8002030:	697b      	ldr	r3, [r7, #20]
 8002032:	fa01 f303 	lsl.w	r3, r1, r3
 8002036:	43d9      	mvns	r1, r3
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800203c:	4313      	orrs	r3, r2
         );
}
 800203e:	4618      	mov	r0, r3
 8002040:	3724      	adds	r7, #36	@ 0x24
 8002042:	46bd      	mov	sp, r7
 8002044:	bc80      	pop	{r7}
 8002046:	4770      	bx	lr

08002048 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b082      	sub	sp, #8
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	3b01      	subs	r3, #1
 8002054:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002058:	d301      	bcc.n	800205e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800205a:	2301      	movs	r3, #1
 800205c:	e00f      	b.n	800207e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800205e:	4a0a      	ldr	r2, [pc, #40]	@ (8002088 <SysTick_Config+0x40>)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	3b01      	subs	r3, #1
 8002064:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002066:	210f      	movs	r1, #15
 8002068:	f04f 30ff 	mov.w	r0, #4294967295
 800206c:	f7ff ff90 	bl	8001f90 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002070:	4b05      	ldr	r3, [pc, #20]	@ (8002088 <SysTick_Config+0x40>)
 8002072:	2200      	movs	r2, #0
 8002074:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002076:	4b04      	ldr	r3, [pc, #16]	@ (8002088 <SysTick_Config+0x40>)
 8002078:	2207      	movs	r2, #7
 800207a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800207c:	2300      	movs	r3, #0
}
 800207e:	4618      	mov	r0, r3
 8002080:	3708      	adds	r7, #8
 8002082:	46bd      	mov	sp, r7
 8002084:	bd80      	pop	{r7, pc}
 8002086:	bf00      	nop
 8002088:	e000e010 	.word	0xe000e010

0800208c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b082      	sub	sp, #8
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002094:	6878      	ldr	r0, [r7, #4]
 8002096:	f7ff ff2d 	bl	8001ef4 <__NVIC_SetPriorityGrouping>
}
 800209a:	bf00      	nop
 800209c:	3708      	adds	r7, #8
 800209e:	46bd      	mov	sp, r7
 80020a0:	bd80      	pop	{r7, pc}

080020a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80020a2:	b580      	push	{r7, lr}
 80020a4:	b086      	sub	sp, #24
 80020a6:	af00      	add	r7, sp, #0
 80020a8:	4603      	mov	r3, r0
 80020aa:	60b9      	str	r1, [r7, #8]
 80020ac:	607a      	str	r2, [r7, #4]
 80020ae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80020b0:	2300      	movs	r3, #0
 80020b2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80020b4:	f7ff ff42 	bl	8001f3c <__NVIC_GetPriorityGrouping>
 80020b8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80020ba:	687a      	ldr	r2, [r7, #4]
 80020bc:	68b9      	ldr	r1, [r7, #8]
 80020be:	6978      	ldr	r0, [r7, #20]
 80020c0:	f7ff ff90 	bl	8001fe4 <NVIC_EncodePriority>
 80020c4:	4602      	mov	r2, r0
 80020c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80020ca:	4611      	mov	r1, r2
 80020cc:	4618      	mov	r0, r3
 80020ce:	f7ff ff5f 	bl	8001f90 <__NVIC_SetPriority>
}
 80020d2:	bf00      	nop
 80020d4:	3718      	adds	r7, #24
 80020d6:	46bd      	mov	sp, r7
 80020d8:	bd80      	pop	{r7, pc}

080020da <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020da:	b580      	push	{r7, lr}
 80020dc:	b082      	sub	sp, #8
 80020de:	af00      	add	r7, sp, #0
 80020e0:	4603      	mov	r3, r0
 80020e2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80020e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020e8:	4618      	mov	r0, r3
 80020ea:	f7ff ff35 	bl	8001f58 <__NVIC_EnableIRQ>
}
 80020ee:	bf00      	nop
 80020f0:	3708      	adds	r7, #8
 80020f2:	46bd      	mov	sp, r7
 80020f4:	bd80      	pop	{r7, pc}

080020f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80020f6:	b580      	push	{r7, lr}
 80020f8:	b082      	sub	sp, #8
 80020fa:	af00      	add	r7, sp, #0
 80020fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80020fe:	6878      	ldr	r0, [r7, #4]
 8002100:	f7ff ffa2 	bl	8002048 <SysTick_Config>
 8002104:	4603      	mov	r3, r0
}
 8002106:	4618      	mov	r0, r3
 8002108:	3708      	adds	r7, #8
 800210a:	46bd      	mov	sp, r7
 800210c:	bd80      	pop	{r7, pc}
	...

08002110 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002110:	b480      	push	{r7}
 8002112:	b08b      	sub	sp, #44	@ 0x2c
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
 8002118:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800211a:	2300      	movs	r3, #0
 800211c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800211e:	2300      	movs	r3, #0
 8002120:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002122:	e161      	b.n	80023e8 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002124:	2201      	movs	r2, #1
 8002126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002128:	fa02 f303 	lsl.w	r3, r2, r3
 800212c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	69fa      	ldr	r2, [r7, #28]
 8002134:	4013      	ands	r3, r2
 8002136:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002138:	69ba      	ldr	r2, [r7, #24]
 800213a:	69fb      	ldr	r3, [r7, #28]
 800213c:	429a      	cmp	r2, r3
 800213e:	f040 8150 	bne.w	80023e2 <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002142:	683b      	ldr	r3, [r7, #0]
 8002144:	685b      	ldr	r3, [r3, #4]
 8002146:	4a97      	ldr	r2, [pc, #604]	@ (80023a4 <HAL_GPIO_Init+0x294>)
 8002148:	4293      	cmp	r3, r2
 800214a:	d05e      	beq.n	800220a <HAL_GPIO_Init+0xfa>
 800214c:	4a95      	ldr	r2, [pc, #596]	@ (80023a4 <HAL_GPIO_Init+0x294>)
 800214e:	4293      	cmp	r3, r2
 8002150:	d875      	bhi.n	800223e <HAL_GPIO_Init+0x12e>
 8002152:	4a95      	ldr	r2, [pc, #596]	@ (80023a8 <HAL_GPIO_Init+0x298>)
 8002154:	4293      	cmp	r3, r2
 8002156:	d058      	beq.n	800220a <HAL_GPIO_Init+0xfa>
 8002158:	4a93      	ldr	r2, [pc, #588]	@ (80023a8 <HAL_GPIO_Init+0x298>)
 800215a:	4293      	cmp	r3, r2
 800215c:	d86f      	bhi.n	800223e <HAL_GPIO_Init+0x12e>
 800215e:	4a93      	ldr	r2, [pc, #588]	@ (80023ac <HAL_GPIO_Init+0x29c>)
 8002160:	4293      	cmp	r3, r2
 8002162:	d052      	beq.n	800220a <HAL_GPIO_Init+0xfa>
 8002164:	4a91      	ldr	r2, [pc, #580]	@ (80023ac <HAL_GPIO_Init+0x29c>)
 8002166:	4293      	cmp	r3, r2
 8002168:	d869      	bhi.n	800223e <HAL_GPIO_Init+0x12e>
 800216a:	4a91      	ldr	r2, [pc, #580]	@ (80023b0 <HAL_GPIO_Init+0x2a0>)
 800216c:	4293      	cmp	r3, r2
 800216e:	d04c      	beq.n	800220a <HAL_GPIO_Init+0xfa>
 8002170:	4a8f      	ldr	r2, [pc, #572]	@ (80023b0 <HAL_GPIO_Init+0x2a0>)
 8002172:	4293      	cmp	r3, r2
 8002174:	d863      	bhi.n	800223e <HAL_GPIO_Init+0x12e>
 8002176:	4a8f      	ldr	r2, [pc, #572]	@ (80023b4 <HAL_GPIO_Init+0x2a4>)
 8002178:	4293      	cmp	r3, r2
 800217a:	d046      	beq.n	800220a <HAL_GPIO_Init+0xfa>
 800217c:	4a8d      	ldr	r2, [pc, #564]	@ (80023b4 <HAL_GPIO_Init+0x2a4>)
 800217e:	4293      	cmp	r3, r2
 8002180:	d85d      	bhi.n	800223e <HAL_GPIO_Init+0x12e>
 8002182:	2b12      	cmp	r3, #18
 8002184:	d82a      	bhi.n	80021dc <HAL_GPIO_Init+0xcc>
 8002186:	2b12      	cmp	r3, #18
 8002188:	d859      	bhi.n	800223e <HAL_GPIO_Init+0x12e>
 800218a:	a201      	add	r2, pc, #4	@ (adr r2, 8002190 <HAL_GPIO_Init+0x80>)
 800218c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002190:	0800220b 	.word	0x0800220b
 8002194:	080021e5 	.word	0x080021e5
 8002198:	080021f7 	.word	0x080021f7
 800219c:	08002239 	.word	0x08002239
 80021a0:	0800223f 	.word	0x0800223f
 80021a4:	0800223f 	.word	0x0800223f
 80021a8:	0800223f 	.word	0x0800223f
 80021ac:	0800223f 	.word	0x0800223f
 80021b0:	0800223f 	.word	0x0800223f
 80021b4:	0800223f 	.word	0x0800223f
 80021b8:	0800223f 	.word	0x0800223f
 80021bc:	0800223f 	.word	0x0800223f
 80021c0:	0800223f 	.word	0x0800223f
 80021c4:	0800223f 	.word	0x0800223f
 80021c8:	0800223f 	.word	0x0800223f
 80021cc:	0800223f 	.word	0x0800223f
 80021d0:	0800223f 	.word	0x0800223f
 80021d4:	080021ed 	.word	0x080021ed
 80021d8:	08002201 	.word	0x08002201
 80021dc:	4a76      	ldr	r2, [pc, #472]	@ (80023b8 <HAL_GPIO_Init+0x2a8>)
 80021de:	4293      	cmp	r3, r2
 80021e0:	d013      	beq.n	800220a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80021e2:	e02c      	b.n	800223e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80021e4:	683b      	ldr	r3, [r7, #0]
 80021e6:	68db      	ldr	r3, [r3, #12]
 80021e8:	623b      	str	r3, [r7, #32]
          break;
 80021ea:	e029      	b.n	8002240 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80021ec:	683b      	ldr	r3, [r7, #0]
 80021ee:	68db      	ldr	r3, [r3, #12]
 80021f0:	3304      	adds	r3, #4
 80021f2:	623b      	str	r3, [r7, #32]
          break;
 80021f4:	e024      	b.n	8002240 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	68db      	ldr	r3, [r3, #12]
 80021fa:	3308      	adds	r3, #8
 80021fc:	623b      	str	r3, [r7, #32]
          break;
 80021fe:	e01f      	b.n	8002240 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002200:	683b      	ldr	r3, [r7, #0]
 8002202:	68db      	ldr	r3, [r3, #12]
 8002204:	330c      	adds	r3, #12
 8002206:	623b      	str	r3, [r7, #32]
          break;
 8002208:	e01a      	b.n	8002240 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800220a:	683b      	ldr	r3, [r7, #0]
 800220c:	689b      	ldr	r3, [r3, #8]
 800220e:	2b00      	cmp	r3, #0
 8002210:	d102      	bne.n	8002218 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002212:	2304      	movs	r3, #4
 8002214:	623b      	str	r3, [r7, #32]
          break;
 8002216:	e013      	b.n	8002240 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002218:	683b      	ldr	r3, [r7, #0]
 800221a:	689b      	ldr	r3, [r3, #8]
 800221c:	2b01      	cmp	r3, #1
 800221e:	d105      	bne.n	800222c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002220:	2308      	movs	r3, #8
 8002222:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	69fa      	ldr	r2, [r7, #28]
 8002228:	611a      	str	r2, [r3, #16]
          break;
 800222a:	e009      	b.n	8002240 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800222c:	2308      	movs	r3, #8
 800222e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	69fa      	ldr	r2, [r7, #28]
 8002234:	615a      	str	r2, [r3, #20]
          break;
 8002236:	e003      	b.n	8002240 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002238:	2300      	movs	r3, #0
 800223a:	623b      	str	r3, [r7, #32]
          break;
 800223c:	e000      	b.n	8002240 <HAL_GPIO_Init+0x130>
          break;
 800223e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002240:	69bb      	ldr	r3, [r7, #24]
 8002242:	2bff      	cmp	r3, #255	@ 0xff
 8002244:	d801      	bhi.n	800224a <HAL_GPIO_Init+0x13a>
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	e001      	b.n	800224e <HAL_GPIO_Init+0x13e>
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	3304      	adds	r3, #4
 800224e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002250:	69bb      	ldr	r3, [r7, #24]
 8002252:	2bff      	cmp	r3, #255	@ 0xff
 8002254:	d802      	bhi.n	800225c <HAL_GPIO_Init+0x14c>
 8002256:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002258:	009b      	lsls	r3, r3, #2
 800225a:	e002      	b.n	8002262 <HAL_GPIO_Init+0x152>
 800225c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800225e:	3b08      	subs	r3, #8
 8002260:	009b      	lsls	r3, r3, #2
 8002262:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002264:	697b      	ldr	r3, [r7, #20]
 8002266:	681a      	ldr	r2, [r3, #0]
 8002268:	210f      	movs	r1, #15
 800226a:	693b      	ldr	r3, [r7, #16]
 800226c:	fa01 f303 	lsl.w	r3, r1, r3
 8002270:	43db      	mvns	r3, r3
 8002272:	401a      	ands	r2, r3
 8002274:	6a39      	ldr	r1, [r7, #32]
 8002276:	693b      	ldr	r3, [r7, #16]
 8002278:	fa01 f303 	lsl.w	r3, r1, r3
 800227c:	431a      	orrs	r2, r3
 800227e:	697b      	ldr	r3, [r7, #20]
 8002280:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002282:	683b      	ldr	r3, [r7, #0]
 8002284:	685b      	ldr	r3, [r3, #4]
 8002286:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800228a:	2b00      	cmp	r3, #0
 800228c:	f000 80a9 	beq.w	80023e2 <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002290:	4b4a      	ldr	r3, [pc, #296]	@ (80023bc <HAL_GPIO_Init+0x2ac>)
 8002292:	699b      	ldr	r3, [r3, #24]
 8002294:	4a49      	ldr	r2, [pc, #292]	@ (80023bc <HAL_GPIO_Init+0x2ac>)
 8002296:	f043 0301 	orr.w	r3, r3, #1
 800229a:	6193      	str	r3, [r2, #24]
 800229c:	4b47      	ldr	r3, [pc, #284]	@ (80023bc <HAL_GPIO_Init+0x2ac>)
 800229e:	699b      	ldr	r3, [r3, #24]
 80022a0:	f003 0301 	and.w	r3, r3, #1
 80022a4:	60bb      	str	r3, [r7, #8]
 80022a6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80022a8:	4a45      	ldr	r2, [pc, #276]	@ (80023c0 <HAL_GPIO_Init+0x2b0>)
 80022aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022ac:	089b      	lsrs	r3, r3, #2
 80022ae:	3302      	adds	r3, #2
 80022b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022b4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80022b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022b8:	f003 0303 	and.w	r3, r3, #3
 80022bc:	009b      	lsls	r3, r3, #2
 80022be:	220f      	movs	r2, #15
 80022c0:	fa02 f303 	lsl.w	r3, r2, r3
 80022c4:	43db      	mvns	r3, r3
 80022c6:	68fa      	ldr	r2, [r7, #12]
 80022c8:	4013      	ands	r3, r2
 80022ca:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	4a3d      	ldr	r2, [pc, #244]	@ (80023c4 <HAL_GPIO_Init+0x2b4>)
 80022d0:	4293      	cmp	r3, r2
 80022d2:	d00d      	beq.n	80022f0 <HAL_GPIO_Init+0x1e0>
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	4a3c      	ldr	r2, [pc, #240]	@ (80023c8 <HAL_GPIO_Init+0x2b8>)
 80022d8:	4293      	cmp	r3, r2
 80022da:	d007      	beq.n	80022ec <HAL_GPIO_Init+0x1dc>
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	4a3b      	ldr	r2, [pc, #236]	@ (80023cc <HAL_GPIO_Init+0x2bc>)
 80022e0:	4293      	cmp	r3, r2
 80022e2:	d101      	bne.n	80022e8 <HAL_GPIO_Init+0x1d8>
 80022e4:	2302      	movs	r3, #2
 80022e6:	e004      	b.n	80022f2 <HAL_GPIO_Init+0x1e2>
 80022e8:	2303      	movs	r3, #3
 80022ea:	e002      	b.n	80022f2 <HAL_GPIO_Init+0x1e2>
 80022ec:	2301      	movs	r3, #1
 80022ee:	e000      	b.n	80022f2 <HAL_GPIO_Init+0x1e2>
 80022f0:	2300      	movs	r3, #0
 80022f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80022f4:	f002 0203 	and.w	r2, r2, #3
 80022f8:	0092      	lsls	r2, r2, #2
 80022fa:	4093      	lsls	r3, r2
 80022fc:	68fa      	ldr	r2, [r7, #12]
 80022fe:	4313      	orrs	r3, r2
 8002300:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002302:	492f      	ldr	r1, [pc, #188]	@ (80023c0 <HAL_GPIO_Init+0x2b0>)
 8002304:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002306:	089b      	lsrs	r3, r3, #2
 8002308:	3302      	adds	r3, #2
 800230a:	68fa      	ldr	r2, [r7, #12]
 800230c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002310:	683b      	ldr	r3, [r7, #0]
 8002312:	685b      	ldr	r3, [r3, #4]
 8002314:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002318:	2b00      	cmp	r3, #0
 800231a:	d006      	beq.n	800232a <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800231c:	4b2c      	ldr	r3, [pc, #176]	@ (80023d0 <HAL_GPIO_Init+0x2c0>)
 800231e:	689a      	ldr	r2, [r3, #8]
 8002320:	492b      	ldr	r1, [pc, #172]	@ (80023d0 <HAL_GPIO_Init+0x2c0>)
 8002322:	69bb      	ldr	r3, [r7, #24]
 8002324:	4313      	orrs	r3, r2
 8002326:	608b      	str	r3, [r1, #8]
 8002328:	e006      	b.n	8002338 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800232a:	4b29      	ldr	r3, [pc, #164]	@ (80023d0 <HAL_GPIO_Init+0x2c0>)
 800232c:	689a      	ldr	r2, [r3, #8]
 800232e:	69bb      	ldr	r3, [r7, #24]
 8002330:	43db      	mvns	r3, r3
 8002332:	4927      	ldr	r1, [pc, #156]	@ (80023d0 <HAL_GPIO_Init+0x2c0>)
 8002334:	4013      	ands	r3, r2
 8002336:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	685b      	ldr	r3, [r3, #4]
 800233c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002340:	2b00      	cmp	r3, #0
 8002342:	d006      	beq.n	8002352 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002344:	4b22      	ldr	r3, [pc, #136]	@ (80023d0 <HAL_GPIO_Init+0x2c0>)
 8002346:	68da      	ldr	r2, [r3, #12]
 8002348:	4921      	ldr	r1, [pc, #132]	@ (80023d0 <HAL_GPIO_Init+0x2c0>)
 800234a:	69bb      	ldr	r3, [r7, #24]
 800234c:	4313      	orrs	r3, r2
 800234e:	60cb      	str	r3, [r1, #12]
 8002350:	e006      	b.n	8002360 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002352:	4b1f      	ldr	r3, [pc, #124]	@ (80023d0 <HAL_GPIO_Init+0x2c0>)
 8002354:	68da      	ldr	r2, [r3, #12]
 8002356:	69bb      	ldr	r3, [r7, #24]
 8002358:	43db      	mvns	r3, r3
 800235a:	491d      	ldr	r1, [pc, #116]	@ (80023d0 <HAL_GPIO_Init+0x2c0>)
 800235c:	4013      	ands	r3, r2
 800235e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002360:	683b      	ldr	r3, [r7, #0]
 8002362:	685b      	ldr	r3, [r3, #4]
 8002364:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002368:	2b00      	cmp	r3, #0
 800236a:	d006      	beq.n	800237a <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800236c:	4b18      	ldr	r3, [pc, #96]	@ (80023d0 <HAL_GPIO_Init+0x2c0>)
 800236e:	685a      	ldr	r2, [r3, #4]
 8002370:	4917      	ldr	r1, [pc, #92]	@ (80023d0 <HAL_GPIO_Init+0x2c0>)
 8002372:	69bb      	ldr	r3, [r7, #24]
 8002374:	4313      	orrs	r3, r2
 8002376:	604b      	str	r3, [r1, #4]
 8002378:	e006      	b.n	8002388 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800237a:	4b15      	ldr	r3, [pc, #84]	@ (80023d0 <HAL_GPIO_Init+0x2c0>)
 800237c:	685a      	ldr	r2, [r3, #4]
 800237e:	69bb      	ldr	r3, [r7, #24]
 8002380:	43db      	mvns	r3, r3
 8002382:	4913      	ldr	r1, [pc, #76]	@ (80023d0 <HAL_GPIO_Init+0x2c0>)
 8002384:	4013      	ands	r3, r2
 8002386:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	685b      	ldr	r3, [r3, #4]
 800238c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002390:	2b00      	cmp	r3, #0
 8002392:	d01f      	beq.n	80023d4 <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002394:	4b0e      	ldr	r3, [pc, #56]	@ (80023d0 <HAL_GPIO_Init+0x2c0>)
 8002396:	681a      	ldr	r2, [r3, #0]
 8002398:	490d      	ldr	r1, [pc, #52]	@ (80023d0 <HAL_GPIO_Init+0x2c0>)
 800239a:	69bb      	ldr	r3, [r7, #24]
 800239c:	4313      	orrs	r3, r2
 800239e:	600b      	str	r3, [r1, #0]
 80023a0:	e01f      	b.n	80023e2 <HAL_GPIO_Init+0x2d2>
 80023a2:	bf00      	nop
 80023a4:	10320000 	.word	0x10320000
 80023a8:	10310000 	.word	0x10310000
 80023ac:	10220000 	.word	0x10220000
 80023b0:	10210000 	.word	0x10210000
 80023b4:	10120000 	.word	0x10120000
 80023b8:	10110000 	.word	0x10110000
 80023bc:	40021000 	.word	0x40021000
 80023c0:	40010000 	.word	0x40010000
 80023c4:	40010800 	.word	0x40010800
 80023c8:	40010c00 	.word	0x40010c00
 80023cc:	40011000 	.word	0x40011000
 80023d0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80023d4:	4b0b      	ldr	r3, [pc, #44]	@ (8002404 <HAL_GPIO_Init+0x2f4>)
 80023d6:	681a      	ldr	r2, [r3, #0]
 80023d8:	69bb      	ldr	r3, [r7, #24]
 80023da:	43db      	mvns	r3, r3
 80023dc:	4909      	ldr	r1, [pc, #36]	@ (8002404 <HAL_GPIO_Init+0x2f4>)
 80023de:	4013      	ands	r3, r2
 80023e0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80023e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023e4:	3301      	adds	r3, #1
 80023e6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	681a      	ldr	r2, [r3, #0]
 80023ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023ee:	fa22 f303 	lsr.w	r3, r2, r3
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	f47f ae96 	bne.w	8002124 <HAL_GPIO_Init+0x14>
  }
}
 80023f8:	bf00      	nop
 80023fa:	bf00      	nop
 80023fc:	372c      	adds	r7, #44	@ 0x2c
 80023fe:	46bd      	mov	sp, r7
 8002400:	bc80      	pop	{r7}
 8002402:	4770      	bx	lr
 8002404:	40010400 	.word	0x40010400

08002408 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002408:	b480      	push	{r7}
 800240a:	b083      	sub	sp, #12
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
 8002410:	460b      	mov	r3, r1
 8002412:	807b      	strh	r3, [r7, #2]
 8002414:	4613      	mov	r3, r2
 8002416:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002418:	787b      	ldrb	r3, [r7, #1]
 800241a:	2b00      	cmp	r3, #0
 800241c:	d003      	beq.n	8002426 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800241e:	887a      	ldrh	r2, [r7, #2]
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002424:	e003      	b.n	800242e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002426:	887b      	ldrh	r3, [r7, #2]
 8002428:	041a      	lsls	r2, r3, #16
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	611a      	str	r2, [r3, #16]
}
 800242e:	bf00      	nop
 8002430:	370c      	adds	r7, #12
 8002432:	46bd      	mov	sp, r7
 8002434:	bc80      	pop	{r7}
 8002436:	4770      	bx	lr

08002438 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002438:	b480      	push	{r7}
 800243a:	b085      	sub	sp, #20
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
 8002440:	460b      	mov	r3, r1
 8002442:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	68db      	ldr	r3, [r3, #12]
 8002448:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800244a:	887a      	ldrh	r2, [r7, #2]
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	4013      	ands	r3, r2
 8002450:	041a      	lsls	r2, r3, #16
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	43d9      	mvns	r1, r3
 8002456:	887b      	ldrh	r3, [r7, #2]
 8002458:	400b      	ands	r3, r1
 800245a:	431a      	orrs	r2, r3
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	611a      	str	r2, [r3, #16]
}
 8002460:	bf00      	nop
 8002462:	3714      	adds	r7, #20
 8002464:	46bd      	mov	sp, r7
 8002466:	bc80      	pop	{r7}
 8002468:	4770      	bx	lr
	...

0800246c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	b084      	sub	sp, #16
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	2b00      	cmp	r3, #0
 8002478:	d101      	bne.n	800247e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800247a:	2301      	movs	r3, #1
 800247c:	e12b      	b.n	80026d6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002484:	b2db      	uxtb	r3, r3
 8002486:	2b00      	cmp	r3, #0
 8002488:	d106      	bne.n	8002498 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	2200      	movs	r2, #0
 800248e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002492:	6878      	ldr	r0, [r7, #4]
 8002494:	f7fe fd04 	bl	8000ea0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	2224      	movs	r2, #36	@ 0x24
 800249c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	681a      	ldr	r2, [r3, #0]
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f022 0201 	bic.w	r2, r2, #1
 80024ae:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	681a      	ldr	r2, [r3, #0]
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80024be:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	681a      	ldr	r2, [r3, #0]
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80024ce:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80024d0:	f001 f960 	bl	8003794 <HAL_RCC_GetPCLK1Freq>
 80024d4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	685b      	ldr	r3, [r3, #4]
 80024da:	4a81      	ldr	r2, [pc, #516]	@ (80026e0 <HAL_I2C_Init+0x274>)
 80024dc:	4293      	cmp	r3, r2
 80024de:	d807      	bhi.n	80024f0 <HAL_I2C_Init+0x84>
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	4a80      	ldr	r2, [pc, #512]	@ (80026e4 <HAL_I2C_Init+0x278>)
 80024e4:	4293      	cmp	r3, r2
 80024e6:	bf94      	ite	ls
 80024e8:	2301      	movls	r3, #1
 80024ea:	2300      	movhi	r3, #0
 80024ec:	b2db      	uxtb	r3, r3
 80024ee:	e006      	b.n	80024fe <HAL_I2C_Init+0x92>
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	4a7d      	ldr	r2, [pc, #500]	@ (80026e8 <HAL_I2C_Init+0x27c>)
 80024f4:	4293      	cmp	r3, r2
 80024f6:	bf94      	ite	ls
 80024f8:	2301      	movls	r3, #1
 80024fa:	2300      	movhi	r3, #0
 80024fc:	b2db      	uxtb	r3, r3
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d001      	beq.n	8002506 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002502:	2301      	movs	r3, #1
 8002504:	e0e7      	b.n	80026d6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	4a78      	ldr	r2, [pc, #480]	@ (80026ec <HAL_I2C_Init+0x280>)
 800250a:	fba2 2303 	umull	r2, r3, r2, r3
 800250e:	0c9b      	lsrs	r3, r3, #18
 8002510:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	685b      	ldr	r3, [r3, #4]
 8002518:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	68ba      	ldr	r2, [r7, #8]
 8002522:	430a      	orrs	r2, r1
 8002524:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	6a1b      	ldr	r3, [r3, #32]
 800252c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	685b      	ldr	r3, [r3, #4]
 8002534:	4a6a      	ldr	r2, [pc, #424]	@ (80026e0 <HAL_I2C_Init+0x274>)
 8002536:	4293      	cmp	r3, r2
 8002538:	d802      	bhi.n	8002540 <HAL_I2C_Init+0xd4>
 800253a:	68bb      	ldr	r3, [r7, #8]
 800253c:	3301      	adds	r3, #1
 800253e:	e009      	b.n	8002554 <HAL_I2C_Init+0xe8>
 8002540:	68bb      	ldr	r3, [r7, #8]
 8002542:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002546:	fb02 f303 	mul.w	r3, r2, r3
 800254a:	4a69      	ldr	r2, [pc, #420]	@ (80026f0 <HAL_I2C_Init+0x284>)
 800254c:	fba2 2303 	umull	r2, r3, r2, r3
 8002550:	099b      	lsrs	r3, r3, #6
 8002552:	3301      	adds	r3, #1
 8002554:	687a      	ldr	r2, [r7, #4]
 8002556:	6812      	ldr	r2, [r2, #0]
 8002558:	430b      	orrs	r3, r1
 800255a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	69db      	ldr	r3, [r3, #28]
 8002562:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002566:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	685b      	ldr	r3, [r3, #4]
 800256e:	495c      	ldr	r1, [pc, #368]	@ (80026e0 <HAL_I2C_Init+0x274>)
 8002570:	428b      	cmp	r3, r1
 8002572:	d819      	bhi.n	80025a8 <HAL_I2C_Init+0x13c>
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	1e59      	subs	r1, r3, #1
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	685b      	ldr	r3, [r3, #4]
 800257c:	005b      	lsls	r3, r3, #1
 800257e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002582:	1c59      	adds	r1, r3, #1
 8002584:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002588:	400b      	ands	r3, r1
 800258a:	2b00      	cmp	r3, #0
 800258c:	d00a      	beq.n	80025a4 <HAL_I2C_Init+0x138>
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	1e59      	subs	r1, r3, #1
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	685b      	ldr	r3, [r3, #4]
 8002596:	005b      	lsls	r3, r3, #1
 8002598:	fbb1 f3f3 	udiv	r3, r1, r3
 800259c:	3301      	adds	r3, #1
 800259e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80025a2:	e051      	b.n	8002648 <HAL_I2C_Init+0x1dc>
 80025a4:	2304      	movs	r3, #4
 80025a6:	e04f      	b.n	8002648 <HAL_I2C_Init+0x1dc>
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	689b      	ldr	r3, [r3, #8]
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d111      	bne.n	80025d4 <HAL_I2C_Init+0x168>
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	1e58      	subs	r0, r3, #1
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	6859      	ldr	r1, [r3, #4]
 80025b8:	460b      	mov	r3, r1
 80025ba:	005b      	lsls	r3, r3, #1
 80025bc:	440b      	add	r3, r1
 80025be:	fbb0 f3f3 	udiv	r3, r0, r3
 80025c2:	3301      	adds	r3, #1
 80025c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	bf0c      	ite	eq
 80025cc:	2301      	moveq	r3, #1
 80025ce:	2300      	movne	r3, #0
 80025d0:	b2db      	uxtb	r3, r3
 80025d2:	e012      	b.n	80025fa <HAL_I2C_Init+0x18e>
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	1e58      	subs	r0, r3, #1
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	6859      	ldr	r1, [r3, #4]
 80025dc:	460b      	mov	r3, r1
 80025de:	009b      	lsls	r3, r3, #2
 80025e0:	440b      	add	r3, r1
 80025e2:	0099      	lsls	r1, r3, #2
 80025e4:	440b      	add	r3, r1
 80025e6:	fbb0 f3f3 	udiv	r3, r0, r3
 80025ea:	3301      	adds	r3, #1
 80025ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	bf0c      	ite	eq
 80025f4:	2301      	moveq	r3, #1
 80025f6:	2300      	movne	r3, #0
 80025f8:	b2db      	uxtb	r3, r3
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d001      	beq.n	8002602 <HAL_I2C_Init+0x196>
 80025fe:	2301      	movs	r3, #1
 8002600:	e022      	b.n	8002648 <HAL_I2C_Init+0x1dc>
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	689b      	ldr	r3, [r3, #8]
 8002606:	2b00      	cmp	r3, #0
 8002608:	d10e      	bne.n	8002628 <HAL_I2C_Init+0x1bc>
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	1e58      	subs	r0, r3, #1
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	6859      	ldr	r1, [r3, #4]
 8002612:	460b      	mov	r3, r1
 8002614:	005b      	lsls	r3, r3, #1
 8002616:	440b      	add	r3, r1
 8002618:	fbb0 f3f3 	udiv	r3, r0, r3
 800261c:	3301      	adds	r3, #1
 800261e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002622:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002626:	e00f      	b.n	8002648 <HAL_I2C_Init+0x1dc>
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	1e58      	subs	r0, r3, #1
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	6859      	ldr	r1, [r3, #4]
 8002630:	460b      	mov	r3, r1
 8002632:	009b      	lsls	r3, r3, #2
 8002634:	440b      	add	r3, r1
 8002636:	0099      	lsls	r1, r3, #2
 8002638:	440b      	add	r3, r1
 800263a:	fbb0 f3f3 	udiv	r3, r0, r3
 800263e:	3301      	adds	r3, #1
 8002640:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002644:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002648:	6879      	ldr	r1, [r7, #4]
 800264a:	6809      	ldr	r1, [r1, #0]
 800264c:	4313      	orrs	r3, r2
 800264e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	69da      	ldr	r2, [r3, #28]
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	6a1b      	ldr	r3, [r3, #32]
 8002662:	431a      	orrs	r2, r3
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	430a      	orrs	r2, r1
 800266a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	689b      	ldr	r3, [r3, #8]
 8002672:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002676:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800267a:	687a      	ldr	r2, [r7, #4]
 800267c:	6911      	ldr	r1, [r2, #16]
 800267e:	687a      	ldr	r2, [r7, #4]
 8002680:	68d2      	ldr	r2, [r2, #12]
 8002682:	4311      	orrs	r1, r2
 8002684:	687a      	ldr	r2, [r7, #4]
 8002686:	6812      	ldr	r2, [r2, #0]
 8002688:	430b      	orrs	r3, r1
 800268a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	68db      	ldr	r3, [r3, #12]
 8002692:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	695a      	ldr	r2, [r3, #20]
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	699b      	ldr	r3, [r3, #24]
 800269e:	431a      	orrs	r2, r3
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	430a      	orrs	r2, r1
 80026a6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	681a      	ldr	r2, [r3, #0]
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f042 0201 	orr.w	r2, r2, #1
 80026b6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	2200      	movs	r2, #0
 80026bc:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	2220      	movs	r2, #32
 80026c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	2200      	movs	r2, #0
 80026ca:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	2200      	movs	r2, #0
 80026d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80026d4:	2300      	movs	r3, #0
}
 80026d6:	4618      	mov	r0, r3
 80026d8:	3710      	adds	r7, #16
 80026da:	46bd      	mov	sp, r7
 80026dc:	bd80      	pop	{r7, pc}
 80026de:	bf00      	nop
 80026e0:	000186a0 	.word	0x000186a0
 80026e4:	001e847f 	.word	0x001e847f
 80026e8:	003d08ff 	.word	0x003d08ff
 80026ec:	431bde83 	.word	0x431bde83
 80026f0:	10624dd3 	.word	0x10624dd3

080026f4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b088      	sub	sp, #32
 80026f8:	af02      	add	r7, sp, #8
 80026fa:	60f8      	str	r0, [r7, #12]
 80026fc:	607a      	str	r2, [r7, #4]
 80026fe:	461a      	mov	r2, r3
 8002700:	460b      	mov	r3, r1
 8002702:	817b      	strh	r3, [r7, #10]
 8002704:	4613      	mov	r3, r2
 8002706:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002708:	f7fe fdc4 	bl	8001294 <HAL_GetTick>
 800270c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002714:	b2db      	uxtb	r3, r3
 8002716:	2b20      	cmp	r3, #32
 8002718:	f040 80e0 	bne.w	80028dc <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800271c:	697b      	ldr	r3, [r7, #20]
 800271e:	9300      	str	r3, [sp, #0]
 8002720:	2319      	movs	r3, #25
 8002722:	2201      	movs	r2, #1
 8002724:	4970      	ldr	r1, [pc, #448]	@ (80028e8 <HAL_I2C_Master_Transmit+0x1f4>)
 8002726:	68f8      	ldr	r0, [r7, #12]
 8002728:	f000 fa92 	bl	8002c50 <I2C_WaitOnFlagUntilTimeout>
 800272c:	4603      	mov	r3, r0
 800272e:	2b00      	cmp	r3, #0
 8002730:	d001      	beq.n	8002736 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002732:	2302      	movs	r3, #2
 8002734:	e0d3      	b.n	80028de <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800273c:	2b01      	cmp	r3, #1
 800273e:	d101      	bne.n	8002744 <HAL_I2C_Master_Transmit+0x50>
 8002740:	2302      	movs	r3, #2
 8002742:	e0cc      	b.n	80028de <HAL_I2C_Master_Transmit+0x1ea>
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	2201      	movs	r2, #1
 8002748:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f003 0301 	and.w	r3, r3, #1
 8002756:	2b01      	cmp	r3, #1
 8002758:	d007      	beq.n	800276a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	681a      	ldr	r2, [r3, #0]
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f042 0201 	orr.w	r2, r2, #1
 8002768:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	681a      	ldr	r2, [r3, #0]
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002778:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	2221      	movs	r2, #33	@ 0x21
 800277e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	2210      	movs	r2, #16
 8002786:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	2200      	movs	r2, #0
 800278e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	687a      	ldr	r2, [r7, #4]
 8002794:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	893a      	ldrh	r2, [r7, #8]
 800279a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027a0:	b29a      	uxth	r2, r3
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	4a50      	ldr	r2, [pc, #320]	@ (80028ec <HAL_I2C_Master_Transmit+0x1f8>)
 80027aa:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80027ac:	8979      	ldrh	r1, [r7, #10]
 80027ae:	697b      	ldr	r3, [r7, #20]
 80027b0:	6a3a      	ldr	r2, [r7, #32]
 80027b2:	68f8      	ldr	r0, [r7, #12]
 80027b4:	f000 f9ca 	bl	8002b4c <I2C_MasterRequestWrite>
 80027b8:	4603      	mov	r3, r0
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d001      	beq.n	80027c2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80027be:	2301      	movs	r3, #1
 80027c0:	e08d      	b.n	80028de <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80027c2:	2300      	movs	r3, #0
 80027c4:	613b      	str	r3, [r7, #16]
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	695b      	ldr	r3, [r3, #20]
 80027cc:	613b      	str	r3, [r7, #16]
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	699b      	ldr	r3, [r3, #24]
 80027d4:	613b      	str	r3, [r7, #16]
 80027d6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80027d8:	e066      	b.n	80028a8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80027da:	697a      	ldr	r2, [r7, #20]
 80027dc:	6a39      	ldr	r1, [r7, #32]
 80027de:	68f8      	ldr	r0, [r7, #12]
 80027e0:	f000 fb50 	bl	8002e84 <I2C_WaitOnTXEFlagUntilTimeout>
 80027e4:	4603      	mov	r3, r0
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d00d      	beq.n	8002806 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027ee:	2b04      	cmp	r3, #4
 80027f0:	d107      	bne.n	8002802 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	681a      	ldr	r2, [r3, #0]
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002800:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002802:	2301      	movs	r3, #1
 8002804:	e06b      	b.n	80028de <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800280a:	781a      	ldrb	r2, [r3, #0]
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002816:	1c5a      	adds	r2, r3, #1
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002820:	b29b      	uxth	r3, r3
 8002822:	3b01      	subs	r3, #1
 8002824:	b29a      	uxth	r2, r3
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800282e:	3b01      	subs	r3, #1
 8002830:	b29a      	uxth	r2, r3
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	695b      	ldr	r3, [r3, #20]
 800283c:	f003 0304 	and.w	r3, r3, #4
 8002840:	2b04      	cmp	r3, #4
 8002842:	d11b      	bne.n	800287c <HAL_I2C_Master_Transmit+0x188>
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002848:	2b00      	cmp	r3, #0
 800284a:	d017      	beq.n	800287c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002850:	781a      	ldrb	r2, [r3, #0]
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800285c:	1c5a      	adds	r2, r3, #1
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002866:	b29b      	uxth	r3, r3
 8002868:	3b01      	subs	r3, #1
 800286a:	b29a      	uxth	r2, r3
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002874:	3b01      	subs	r3, #1
 8002876:	b29a      	uxth	r2, r3
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800287c:	697a      	ldr	r2, [r7, #20]
 800287e:	6a39      	ldr	r1, [r7, #32]
 8002880:	68f8      	ldr	r0, [r7, #12]
 8002882:	f000 fb47 	bl	8002f14 <I2C_WaitOnBTFFlagUntilTimeout>
 8002886:	4603      	mov	r3, r0
 8002888:	2b00      	cmp	r3, #0
 800288a:	d00d      	beq.n	80028a8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002890:	2b04      	cmp	r3, #4
 8002892:	d107      	bne.n	80028a4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	681a      	ldr	r2, [r3, #0]
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80028a2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80028a4:	2301      	movs	r3, #1
 80028a6:	e01a      	b.n	80028de <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d194      	bne.n	80027da <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	681a      	ldr	r2, [r3, #0]
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80028be:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	2220      	movs	r2, #32
 80028c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	2200      	movs	r2, #0
 80028cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	2200      	movs	r2, #0
 80028d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80028d8:	2300      	movs	r3, #0
 80028da:	e000      	b.n	80028de <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80028dc:	2302      	movs	r3, #2
  }
}
 80028de:	4618      	mov	r0, r3
 80028e0:	3718      	adds	r7, #24
 80028e2:	46bd      	mov	sp, r7
 80028e4:	bd80      	pop	{r7, pc}
 80028e6:	bf00      	nop
 80028e8:	00100002 	.word	0x00100002
 80028ec:	ffff0000 	.word	0xffff0000

080028f0 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b08a      	sub	sp, #40	@ 0x28
 80028f4:	af02      	add	r7, sp, #8
 80028f6:	60f8      	str	r0, [r7, #12]
 80028f8:	607a      	str	r2, [r7, #4]
 80028fa:	603b      	str	r3, [r7, #0]
 80028fc:	460b      	mov	r3, r1
 80028fe:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8002900:	f7fe fcc8 	bl	8001294 <HAL_GetTick>
 8002904:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8002906:	2300      	movs	r3, #0
 8002908:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002910:	b2db      	uxtb	r3, r3
 8002912:	2b20      	cmp	r3, #32
 8002914:	f040 8111 	bne.w	8002b3a <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002918:	69fb      	ldr	r3, [r7, #28]
 800291a:	9300      	str	r3, [sp, #0]
 800291c:	2319      	movs	r3, #25
 800291e:	2201      	movs	r2, #1
 8002920:	4988      	ldr	r1, [pc, #544]	@ (8002b44 <HAL_I2C_IsDeviceReady+0x254>)
 8002922:	68f8      	ldr	r0, [r7, #12]
 8002924:	f000 f994 	bl	8002c50 <I2C_WaitOnFlagUntilTimeout>
 8002928:	4603      	mov	r3, r0
 800292a:	2b00      	cmp	r3, #0
 800292c:	d001      	beq.n	8002932 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800292e:	2302      	movs	r3, #2
 8002930:	e104      	b.n	8002b3c <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002938:	2b01      	cmp	r3, #1
 800293a:	d101      	bne.n	8002940 <HAL_I2C_IsDeviceReady+0x50>
 800293c:	2302      	movs	r3, #2
 800293e:	e0fd      	b.n	8002b3c <HAL_I2C_IsDeviceReady+0x24c>
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	2201      	movs	r2, #1
 8002944:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f003 0301 	and.w	r3, r3, #1
 8002952:	2b01      	cmp	r3, #1
 8002954:	d007      	beq.n	8002966 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	681a      	ldr	r2, [r3, #0]
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f042 0201 	orr.w	r2, r2, #1
 8002964:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	681a      	ldr	r2, [r3, #0]
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002974:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	2224      	movs	r2, #36	@ 0x24
 800297a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	2200      	movs	r2, #0
 8002982:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	4a70      	ldr	r2, [pc, #448]	@ (8002b48 <HAL_I2C_IsDeviceReady+0x258>)
 8002988:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	681a      	ldr	r2, [r3, #0]
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002998:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800299a:	69fb      	ldr	r3, [r7, #28]
 800299c:	9300      	str	r3, [sp, #0]
 800299e:	683b      	ldr	r3, [r7, #0]
 80029a0:	2200      	movs	r2, #0
 80029a2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80029a6:	68f8      	ldr	r0, [r7, #12]
 80029a8:	f000 f952 	bl	8002c50 <I2C_WaitOnFlagUntilTimeout>
 80029ac:	4603      	mov	r3, r0
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d00d      	beq.n	80029ce <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029bc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80029c0:	d103      	bne.n	80029ca <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80029c8:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 80029ca:	2303      	movs	r3, #3
 80029cc:	e0b6      	b.n	8002b3c <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80029ce:	897b      	ldrh	r3, [r7, #10]
 80029d0:	b2db      	uxtb	r3, r3
 80029d2:	461a      	mov	r2, r3
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80029dc:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80029de:	f7fe fc59 	bl	8001294 <HAL_GetTick>
 80029e2:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	695b      	ldr	r3, [r3, #20]
 80029ea:	f003 0302 	and.w	r3, r3, #2
 80029ee:	2b02      	cmp	r3, #2
 80029f0:	bf0c      	ite	eq
 80029f2:	2301      	moveq	r3, #1
 80029f4:	2300      	movne	r3, #0
 80029f6:	b2db      	uxtb	r3, r3
 80029f8:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	695b      	ldr	r3, [r3, #20]
 8002a00:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a04:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a08:	bf0c      	ite	eq
 8002a0a:	2301      	moveq	r3, #1
 8002a0c:	2300      	movne	r3, #0
 8002a0e:	b2db      	uxtb	r3, r3
 8002a10:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002a12:	e025      	b.n	8002a60 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002a14:	f7fe fc3e 	bl	8001294 <HAL_GetTick>
 8002a18:	4602      	mov	r2, r0
 8002a1a:	69fb      	ldr	r3, [r7, #28]
 8002a1c:	1ad3      	subs	r3, r2, r3
 8002a1e:	683a      	ldr	r2, [r7, #0]
 8002a20:	429a      	cmp	r2, r3
 8002a22:	d302      	bcc.n	8002a2a <HAL_I2C_IsDeviceReady+0x13a>
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d103      	bne.n	8002a32 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	22a0      	movs	r2, #160	@ 0xa0
 8002a2e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	695b      	ldr	r3, [r3, #20]
 8002a38:	f003 0302 	and.w	r3, r3, #2
 8002a3c:	2b02      	cmp	r3, #2
 8002a3e:	bf0c      	ite	eq
 8002a40:	2301      	moveq	r3, #1
 8002a42:	2300      	movne	r3, #0
 8002a44:	b2db      	uxtb	r3, r3
 8002a46:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	695b      	ldr	r3, [r3, #20]
 8002a4e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a52:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a56:	bf0c      	ite	eq
 8002a58:	2301      	moveq	r3, #1
 8002a5a:	2300      	movne	r3, #0
 8002a5c:	b2db      	uxtb	r3, r3
 8002a5e:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002a66:	b2db      	uxtb	r3, r3
 8002a68:	2ba0      	cmp	r3, #160	@ 0xa0
 8002a6a:	d005      	beq.n	8002a78 <HAL_I2C_IsDeviceReady+0x188>
 8002a6c:	7dfb      	ldrb	r3, [r7, #23]
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d102      	bne.n	8002a78 <HAL_I2C_IsDeviceReady+0x188>
 8002a72:	7dbb      	ldrb	r3, [r7, #22]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d0cd      	beq.n	8002a14 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	2220      	movs	r2, #32
 8002a7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	695b      	ldr	r3, [r3, #20]
 8002a86:	f003 0302 	and.w	r3, r3, #2
 8002a8a:	2b02      	cmp	r3, #2
 8002a8c:	d129      	bne.n	8002ae2 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	681a      	ldr	r2, [r3, #0]
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002a9c:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	613b      	str	r3, [r7, #16]
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	695b      	ldr	r3, [r3, #20]
 8002aa8:	613b      	str	r3, [r7, #16]
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	699b      	ldr	r3, [r3, #24]
 8002ab0:	613b      	str	r3, [r7, #16]
 8002ab2:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002ab4:	69fb      	ldr	r3, [r7, #28]
 8002ab6:	9300      	str	r3, [sp, #0]
 8002ab8:	2319      	movs	r3, #25
 8002aba:	2201      	movs	r2, #1
 8002abc:	4921      	ldr	r1, [pc, #132]	@ (8002b44 <HAL_I2C_IsDeviceReady+0x254>)
 8002abe:	68f8      	ldr	r0, [r7, #12]
 8002ac0:	f000 f8c6 	bl	8002c50 <I2C_WaitOnFlagUntilTimeout>
 8002ac4:	4603      	mov	r3, r0
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d001      	beq.n	8002ace <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8002aca:	2301      	movs	r3, #1
 8002acc:	e036      	b.n	8002b3c <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	2220      	movs	r2, #32
 8002ad2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	2200      	movs	r2, #0
 8002ada:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8002ade:	2300      	movs	r3, #0
 8002ae0:	e02c      	b.n	8002b3c <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	681a      	ldr	r2, [r3, #0]
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002af0:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002afa:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002afc:	69fb      	ldr	r3, [r7, #28]
 8002afe:	9300      	str	r3, [sp, #0]
 8002b00:	2319      	movs	r3, #25
 8002b02:	2201      	movs	r2, #1
 8002b04:	490f      	ldr	r1, [pc, #60]	@ (8002b44 <HAL_I2C_IsDeviceReady+0x254>)
 8002b06:	68f8      	ldr	r0, [r7, #12]
 8002b08:	f000 f8a2 	bl	8002c50 <I2C_WaitOnFlagUntilTimeout>
 8002b0c:	4603      	mov	r3, r0
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d001      	beq.n	8002b16 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8002b12:	2301      	movs	r3, #1
 8002b14:	e012      	b.n	8002b3c <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8002b16:	69bb      	ldr	r3, [r7, #24]
 8002b18:	3301      	adds	r3, #1
 8002b1a:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8002b1c:	69ba      	ldr	r2, [r7, #24]
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	429a      	cmp	r2, r3
 8002b22:	f4ff af32 	bcc.w	800298a <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	2220      	movs	r2, #32
 8002b2a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	2200      	movs	r2, #0
 8002b32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002b36:	2301      	movs	r3, #1
 8002b38:	e000      	b.n	8002b3c <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8002b3a:	2302      	movs	r3, #2
  }
}
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	3720      	adds	r7, #32
 8002b40:	46bd      	mov	sp, r7
 8002b42:	bd80      	pop	{r7, pc}
 8002b44:	00100002 	.word	0x00100002
 8002b48:	ffff0000 	.word	0xffff0000

08002b4c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	b088      	sub	sp, #32
 8002b50:	af02      	add	r7, sp, #8
 8002b52:	60f8      	str	r0, [r7, #12]
 8002b54:	607a      	str	r2, [r7, #4]
 8002b56:	603b      	str	r3, [r7, #0]
 8002b58:	460b      	mov	r3, r1
 8002b5a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b60:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002b62:	697b      	ldr	r3, [r7, #20]
 8002b64:	2b08      	cmp	r3, #8
 8002b66:	d006      	beq.n	8002b76 <I2C_MasterRequestWrite+0x2a>
 8002b68:	697b      	ldr	r3, [r7, #20]
 8002b6a:	2b01      	cmp	r3, #1
 8002b6c:	d003      	beq.n	8002b76 <I2C_MasterRequestWrite+0x2a>
 8002b6e:	697b      	ldr	r3, [r7, #20]
 8002b70:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002b74:	d108      	bne.n	8002b88 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	681a      	ldr	r2, [r3, #0]
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002b84:	601a      	str	r2, [r3, #0]
 8002b86:	e00b      	b.n	8002ba0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b8c:	2b12      	cmp	r3, #18
 8002b8e:	d107      	bne.n	8002ba0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	681a      	ldr	r2, [r3, #0]
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002b9e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002ba0:	683b      	ldr	r3, [r7, #0]
 8002ba2:	9300      	str	r3, [sp, #0]
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002bac:	68f8      	ldr	r0, [r7, #12]
 8002bae:	f000 f84f 	bl	8002c50 <I2C_WaitOnFlagUntilTimeout>
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d00d      	beq.n	8002bd4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bc2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002bc6:	d103      	bne.n	8002bd0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002bce:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002bd0:	2303      	movs	r3, #3
 8002bd2:	e035      	b.n	8002c40 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	691b      	ldr	r3, [r3, #16]
 8002bd8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002bdc:	d108      	bne.n	8002bf0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002bde:	897b      	ldrh	r3, [r7, #10]
 8002be0:	b2db      	uxtb	r3, r3
 8002be2:	461a      	mov	r2, r3
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002bec:	611a      	str	r2, [r3, #16]
 8002bee:	e01b      	b.n	8002c28 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002bf0:	897b      	ldrh	r3, [r7, #10]
 8002bf2:	11db      	asrs	r3, r3, #7
 8002bf4:	b2db      	uxtb	r3, r3
 8002bf6:	f003 0306 	and.w	r3, r3, #6
 8002bfa:	b2db      	uxtb	r3, r3
 8002bfc:	f063 030f 	orn	r3, r3, #15
 8002c00:	b2da      	uxtb	r2, r3
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002c08:	683b      	ldr	r3, [r7, #0]
 8002c0a:	687a      	ldr	r2, [r7, #4]
 8002c0c:	490e      	ldr	r1, [pc, #56]	@ (8002c48 <I2C_MasterRequestWrite+0xfc>)
 8002c0e:	68f8      	ldr	r0, [r7, #12]
 8002c10:	f000 f898 	bl	8002d44 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002c14:	4603      	mov	r3, r0
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d001      	beq.n	8002c1e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002c1a:	2301      	movs	r3, #1
 8002c1c:	e010      	b.n	8002c40 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002c1e:	897b      	ldrh	r3, [r7, #10]
 8002c20:	b2da      	uxtb	r2, r3
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	687a      	ldr	r2, [r7, #4]
 8002c2c:	4907      	ldr	r1, [pc, #28]	@ (8002c4c <I2C_MasterRequestWrite+0x100>)
 8002c2e:	68f8      	ldr	r0, [r7, #12]
 8002c30:	f000 f888 	bl	8002d44 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002c34:	4603      	mov	r3, r0
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d001      	beq.n	8002c3e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002c3a:	2301      	movs	r3, #1
 8002c3c:	e000      	b.n	8002c40 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002c3e:	2300      	movs	r3, #0
}
 8002c40:	4618      	mov	r0, r3
 8002c42:	3718      	adds	r7, #24
 8002c44:	46bd      	mov	sp, r7
 8002c46:	bd80      	pop	{r7, pc}
 8002c48:	00010008 	.word	0x00010008
 8002c4c:	00010002 	.word	0x00010002

08002c50 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b084      	sub	sp, #16
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	60f8      	str	r0, [r7, #12]
 8002c58:	60b9      	str	r1, [r7, #8]
 8002c5a:	603b      	str	r3, [r7, #0]
 8002c5c:	4613      	mov	r3, r2
 8002c5e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002c60:	e048      	b.n	8002cf4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c62:	683b      	ldr	r3, [r7, #0]
 8002c64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c68:	d044      	beq.n	8002cf4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c6a:	f7fe fb13 	bl	8001294 <HAL_GetTick>
 8002c6e:	4602      	mov	r2, r0
 8002c70:	69bb      	ldr	r3, [r7, #24]
 8002c72:	1ad3      	subs	r3, r2, r3
 8002c74:	683a      	ldr	r2, [r7, #0]
 8002c76:	429a      	cmp	r2, r3
 8002c78:	d302      	bcc.n	8002c80 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d139      	bne.n	8002cf4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002c80:	68bb      	ldr	r3, [r7, #8]
 8002c82:	0c1b      	lsrs	r3, r3, #16
 8002c84:	b2db      	uxtb	r3, r3
 8002c86:	2b01      	cmp	r3, #1
 8002c88:	d10d      	bne.n	8002ca6 <I2C_WaitOnFlagUntilTimeout+0x56>
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	695b      	ldr	r3, [r3, #20]
 8002c90:	43da      	mvns	r2, r3
 8002c92:	68bb      	ldr	r3, [r7, #8]
 8002c94:	4013      	ands	r3, r2
 8002c96:	b29b      	uxth	r3, r3
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	bf0c      	ite	eq
 8002c9c:	2301      	moveq	r3, #1
 8002c9e:	2300      	movne	r3, #0
 8002ca0:	b2db      	uxtb	r3, r3
 8002ca2:	461a      	mov	r2, r3
 8002ca4:	e00c      	b.n	8002cc0 <I2C_WaitOnFlagUntilTimeout+0x70>
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	699b      	ldr	r3, [r3, #24]
 8002cac:	43da      	mvns	r2, r3
 8002cae:	68bb      	ldr	r3, [r7, #8]
 8002cb0:	4013      	ands	r3, r2
 8002cb2:	b29b      	uxth	r3, r3
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	bf0c      	ite	eq
 8002cb8:	2301      	moveq	r3, #1
 8002cba:	2300      	movne	r3, #0
 8002cbc:	b2db      	uxtb	r3, r3
 8002cbe:	461a      	mov	r2, r3
 8002cc0:	79fb      	ldrb	r3, [r7, #7]
 8002cc2:	429a      	cmp	r2, r3
 8002cc4:	d116      	bne.n	8002cf4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	2200      	movs	r2, #0
 8002cca:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	2220      	movs	r2, #32
 8002cd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ce0:	f043 0220 	orr.w	r2, r3, #32
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	2200      	movs	r2, #0
 8002cec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002cf0:	2301      	movs	r3, #1
 8002cf2:	e023      	b.n	8002d3c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002cf4:	68bb      	ldr	r3, [r7, #8]
 8002cf6:	0c1b      	lsrs	r3, r3, #16
 8002cf8:	b2db      	uxtb	r3, r3
 8002cfa:	2b01      	cmp	r3, #1
 8002cfc:	d10d      	bne.n	8002d1a <I2C_WaitOnFlagUntilTimeout+0xca>
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	695b      	ldr	r3, [r3, #20]
 8002d04:	43da      	mvns	r2, r3
 8002d06:	68bb      	ldr	r3, [r7, #8]
 8002d08:	4013      	ands	r3, r2
 8002d0a:	b29b      	uxth	r3, r3
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	bf0c      	ite	eq
 8002d10:	2301      	moveq	r3, #1
 8002d12:	2300      	movne	r3, #0
 8002d14:	b2db      	uxtb	r3, r3
 8002d16:	461a      	mov	r2, r3
 8002d18:	e00c      	b.n	8002d34 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	699b      	ldr	r3, [r3, #24]
 8002d20:	43da      	mvns	r2, r3
 8002d22:	68bb      	ldr	r3, [r7, #8]
 8002d24:	4013      	ands	r3, r2
 8002d26:	b29b      	uxth	r3, r3
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	bf0c      	ite	eq
 8002d2c:	2301      	moveq	r3, #1
 8002d2e:	2300      	movne	r3, #0
 8002d30:	b2db      	uxtb	r3, r3
 8002d32:	461a      	mov	r2, r3
 8002d34:	79fb      	ldrb	r3, [r7, #7]
 8002d36:	429a      	cmp	r2, r3
 8002d38:	d093      	beq.n	8002c62 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002d3a:	2300      	movs	r3, #0
}
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	3710      	adds	r7, #16
 8002d40:	46bd      	mov	sp, r7
 8002d42:	bd80      	pop	{r7, pc}

08002d44 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b084      	sub	sp, #16
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	60f8      	str	r0, [r7, #12]
 8002d4c:	60b9      	str	r1, [r7, #8]
 8002d4e:	607a      	str	r2, [r7, #4]
 8002d50:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002d52:	e071      	b.n	8002e38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	695b      	ldr	r3, [r3, #20]
 8002d5a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d5e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002d62:	d123      	bne.n	8002dac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	681a      	ldr	r2, [r3, #0]
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d72:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002d7c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	2200      	movs	r2, #0
 8002d82:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	2220      	movs	r2, #32
 8002d88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	2200      	movs	r2, #0
 8002d90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d98:	f043 0204 	orr.w	r2, r3, #4
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	2200      	movs	r2, #0
 8002da4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002da8:	2301      	movs	r3, #1
 8002daa:	e067      	b.n	8002e7c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002db2:	d041      	beq.n	8002e38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002db4:	f7fe fa6e 	bl	8001294 <HAL_GetTick>
 8002db8:	4602      	mov	r2, r0
 8002dba:	683b      	ldr	r3, [r7, #0]
 8002dbc:	1ad3      	subs	r3, r2, r3
 8002dbe:	687a      	ldr	r2, [r7, #4]
 8002dc0:	429a      	cmp	r2, r3
 8002dc2:	d302      	bcc.n	8002dca <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d136      	bne.n	8002e38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002dca:	68bb      	ldr	r3, [r7, #8]
 8002dcc:	0c1b      	lsrs	r3, r3, #16
 8002dce:	b2db      	uxtb	r3, r3
 8002dd0:	2b01      	cmp	r3, #1
 8002dd2:	d10c      	bne.n	8002dee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	695b      	ldr	r3, [r3, #20]
 8002dda:	43da      	mvns	r2, r3
 8002ddc:	68bb      	ldr	r3, [r7, #8]
 8002dde:	4013      	ands	r3, r2
 8002de0:	b29b      	uxth	r3, r3
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	bf14      	ite	ne
 8002de6:	2301      	movne	r3, #1
 8002de8:	2300      	moveq	r3, #0
 8002dea:	b2db      	uxtb	r3, r3
 8002dec:	e00b      	b.n	8002e06 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	699b      	ldr	r3, [r3, #24]
 8002df4:	43da      	mvns	r2, r3
 8002df6:	68bb      	ldr	r3, [r7, #8]
 8002df8:	4013      	ands	r3, r2
 8002dfa:	b29b      	uxth	r3, r3
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	bf14      	ite	ne
 8002e00:	2301      	movne	r3, #1
 8002e02:	2300      	moveq	r3, #0
 8002e04:	b2db      	uxtb	r3, r3
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d016      	beq.n	8002e38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	2220      	movs	r2, #32
 8002e14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e24:	f043 0220 	orr.w	r2, r3, #32
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	2200      	movs	r2, #0
 8002e30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002e34:	2301      	movs	r3, #1
 8002e36:	e021      	b.n	8002e7c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002e38:	68bb      	ldr	r3, [r7, #8]
 8002e3a:	0c1b      	lsrs	r3, r3, #16
 8002e3c:	b2db      	uxtb	r3, r3
 8002e3e:	2b01      	cmp	r3, #1
 8002e40:	d10c      	bne.n	8002e5c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	695b      	ldr	r3, [r3, #20]
 8002e48:	43da      	mvns	r2, r3
 8002e4a:	68bb      	ldr	r3, [r7, #8]
 8002e4c:	4013      	ands	r3, r2
 8002e4e:	b29b      	uxth	r3, r3
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	bf14      	ite	ne
 8002e54:	2301      	movne	r3, #1
 8002e56:	2300      	moveq	r3, #0
 8002e58:	b2db      	uxtb	r3, r3
 8002e5a:	e00b      	b.n	8002e74 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	699b      	ldr	r3, [r3, #24]
 8002e62:	43da      	mvns	r2, r3
 8002e64:	68bb      	ldr	r3, [r7, #8]
 8002e66:	4013      	ands	r3, r2
 8002e68:	b29b      	uxth	r3, r3
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	bf14      	ite	ne
 8002e6e:	2301      	movne	r3, #1
 8002e70:	2300      	moveq	r3, #0
 8002e72:	b2db      	uxtb	r3, r3
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	f47f af6d 	bne.w	8002d54 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002e7a:	2300      	movs	r3, #0
}
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	3710      	adds	r7, #16
 8002e80:	46bd      	mov	sp, r7
 8002e82:	bd80      	pop	{r7, pc}

08002e84 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b084      	sub	sp, #16
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	60f8      	str	r0, [r7, #12]
 8002e8c:	60b9      	str	r1, [r7, #8]
 8002e8e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002e90:	e034      	b.n	8002efc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002e92:	68f8      	ldr	r0, [r7, #12]
 8002e94:	f000 f886 	bl	8002fa4 <I2C_IsAcknowledgeFailed>
 8002e98:	4603      	mov	r3, r0
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d001      	beq.n	8002ea2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002e9e:	2301      	movs	r3, #1
 8002ea0:	e034      	b.n	8002f0c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ea2:	68bb      	ldr	r3, [r7, #8]
 8002ea4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ea8:	d028      	beq.n	8002efc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002eaa:	f7fe f9f3 	bl	8001294 <HAL_GetTick>
 8002eae:	4602      	mov	r2, r0
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	1ad3      	subs	r3, r2, r3
 8002eb4:	68ba      	ldr	r2, [r7, #8]
 8002eb6:	429a      	cmp	r2, r3
 8002eb8:	d302      	bcc.n	8002ec0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002eba:	68bb      	ldr	r3, [r7, #8]
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d11d      	bne.n	8002efc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	695b      	ldr	r3, [r3, #20]
 8002ec6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002eca:	2b80      	cmp	r3, #128	@ 0x80
 8002ecc:	d016      	beq.n	8002efc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	2220      	movs	r2, #32
 8002ed8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	2200      	movs	r2, #0
 8002ee0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ee8:	f043 0220 	orr.w	r2, r3, #32
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002ef8:	2301      	movs	r3, #1
 8002efa:	e007      	b.n	8002f0c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	695b      	ldr	r3, [r3, #20]
 8002f02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f06:	2b80      	cmp	r3, #128	@ 0x80
 8002f08:	d1c3      	bne.n	8002e92 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002f0a:	2300      	movs	r3, #0
}
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	3710      	adds	r7, #16
 8002f10:	46bd      	mov	sp, r7
 8002f12:	bd80      	pop	{r7, pc}

08002f14 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b084      	sub	sp, #16
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	60f8      	str	r0, [r7, #12]
 8002f1c:	60b9      	str	r1, [r7, #8]
 8002f1e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002f20:	e034      	b.n	8002f8c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002f22:	68f8      	ldr	r0, [r7, #12]
 8002f24:	f000 f83e 	bl	8002fa4 <I2C_IsAcknowledgeFailed>
 8002f28:	4603      	mov	r3, r0
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d001      	beq.n	8002f32 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002f2e:	2301      	movs	r3, #1
 8002f30:	e034      	b.n	8002f9c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f32:	68bb      	ldr	r3, [r7, #8]
 8002f34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f38:	d028      	beq.n	8002f8c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f3a:	f7fe f9ab 	bl	8001294 <HAL_GetTick>
 8002f3e:	4602      	mov	r2, r0
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	1ad3      	subs	r3, r2, r3
 8002f44:	68ba      	ldr	r2, [r7, #8]
 8002f46:	429a      	cmp	r2, r3
 8002f48:	d302      	bcc.n	8002f50 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002f4a:	68bb      	ldr	r3, [r7, #8]
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d11d      	bne.n	8002f8c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	695b      	ldr	r3, [r3, #20]
 8002f56:	f003 0304 	and.w	r3, r3, #4
 8002f5a:	2b04      	cmp	r3, #4
 8002f5c:	d016      	beq.n	8002f8c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	2200      	movs	r2, #0
 8002f62:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	2220      	movs	r2, #32
 8002f68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	2200      	movs	r2, #0
 8002f70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f78:	f043 0220 	orr.w	r2, r3, #32
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	2200      	movs	r2, #0
 8002f84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002f88:	2301      	movs	r3, #1
 8002f8a:	e007      	b.n	8002f9c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	695b      	ldr	r3, [r3, #20]
 8002f92:	f003 0304 	and.w	r3, r3, #4
 8002f96:	2b04      	cmp	r3, #4
 8002f98:	d1c3      	bne.n	8002f22 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002f9a:	2300      	movs	r3, #0
}
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	3710      	adds	r7, #16
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	bd80      	pop	{r7, pc}

08002fa4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002fa4:	b480      	push	{r7}
 8002fa6:	b083      	sub	sp, #12
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	695b      	ldr	r3, [r3, #20]
 8002fb2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002fb6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002fba:	d11b      	bne.n	8002ff4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002fc4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	2200      	movs	r2, #0
 8002fca:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2220      	movs	r2, #32
 8002fd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fe0:	f043 0204 	orr.w	r2, r3, #4
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	2200      	movs	r2, #0
 8002fec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002ff0:	2301      	movs	r3, #1
 8002ff2:	e000      	b.n	8002ff6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002ff4:	2300      	movs	r3, #0
}
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	370c      	adds	r7, #12
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	bc80      	pop	{r7}
 8002ffe:	4770      	bx	lr

08003000 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	b086      	sub	sp, #24
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2b00      	cmp	r3, #0
 800300c:	d101      	bne.n	8003012 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800300e:	2301      	movs	r3, #1
 8003010:	e272      	b.n	80034f8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f003 0301 	and.w	r3, r3, #1
 800301a:	2b00      	cmp	r3, #0
 800301c:	f000 8087 	beq.w	800312e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003020:	4b92      	ldr	r3, [pc, #584]	@ (800326c <HAL_RCC_OscConfig+0x26c>)
 8003022:	685b      	ldr	r3, [r3, #4]
 8003024:	f003 030c 	and.w	r3, r3, #12
 8003028:	2b04      	cmp	r3, #4
 800302a:	d00c      	beq.n	8003046 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800302c:	4b8f      	ldr	r3, [pc, #572]	@ (800326c <HAL_RCC_OscConfig+0x26c>)
 800302e:	685b      	ldr	r3, [r3, #4]
 8003030:	f003 030c 	and.w	r3, r3, #12
 8003034:	2b08      	cmp	r3, #8
 8003036:	d112      	bne.n	800305e <HAL_RCC_OscConfig+0x5e>
 8003038:	4b8c      	ldr	r3, [pc, #560]	@ (800326c <HAL_RCC_OscConfig+0x26c>)
 800303a:	685b      	ldr	r3, [r3, #4]
 800303c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003040:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003044:	d10b      	bne.n	800305e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003046:	4b89      	ldr	r3, [pc, #548]	@ (800326c <HAL_RCC_OscConfig+0x26c>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800304e:	2b00      	cmp	r3, #0
 8003050:	d06c      	beq.n	800312c <HAL_RCC_OscConfig+0x12c>
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	685b      	ldr	r3, [r3, #4]
 8003056:	2b00      	cmp	r3, #0
 8003058:	d168      	bne.n	800312c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800305a:	2301      	movs	r3, #1
 800305c:	e24c      	b.n	80034f8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	685b      	ldr	r3, [r3, #4]
 8003062:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003066:	d106      	bne.n	8003076 <HAL_RCC_OscConfig+0x76>
 8003068:	4b80      	ldr	r3, [pc, #512]	@ (800326c <HAL_RCC_OscConfig+0x26c>)
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	4a7f      	ldr	r2, [pc, #508]	@ (800326c <HAL_RCC_OscConfig+0x26c>)
 800306e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003072:	6013      	str	r3, [r2, #0]
 8003074:	e02e      	b.n	80030d4 <HAL_RCC_OscConfig+0xd4>
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	685b      	ldr	r3, [r3, #4]
 800307a:	2b00      	cmp	r3, #0
 800307c:	d10c      	bne.n	8003098 <HAL_RCC_OscConfig+0x98>
 800307e:	4b7b      	ldr	r3, [pc, #492]	@ (800326c <HAL_RCC_OscConfig+0x26c>)
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	4a7a      	ldr	r2, [pc, #488]	@ (800326c <HAL_RCC_OscConfig+0x26c>)
 8003084:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003088:	6013      	str	r3, [r2, #0]
 800308a:	4b78      	ldr	r3, [pc, #480]	@ (800326c <HAL_RCC_OscConfig+0x26c>)
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	4a77      	ldr	r2, [pc, #476]	@ (800326c <HAL_RCC_OscConfig+0x26c>)
 8003090:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003094:	6013      	str	r3, [r2, #0]
 8003096:	e01d      	b.n	80030d4 <HAL_RCC_OscConfig+0xd4>
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	685b      	ldr	r3, [r3, #4]
 800309c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80030a0:	d10c      	bne.n	80030bc <HAL_RCC_OscConfig+0xbc>
 80030a2:	4b72      	ldr	r3, [pc, #456]	@ (800326c <HAL_RCC_OscConfig+0x26c>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	4a71      	ldr	r2, [pc, #452]	@ (800326c <HAL_RCC_OscConfig+0x26c>)
 80030a8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80030ac:	6013      	str	r3, [r2, #0]
 80030ae:	4b6f      	ldr	r3, [pc, #444]	@ (800326c <HAL_RCC_OscConfig+0x26c>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	4a6e      	ldr	r2, [pc, #440]	@ (800326c <HAL_RCC_OscConfig+0x26c>)
 80030b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80030b8:	6013      	str	r3, [r2, #0]
 80030ba:	e00b      	b.n	80030d4 <HAL_RCC_OscConfig+0xd4>
 80030bc:	4b6b      	ldr	r3, [pc, #428]	@ (800326c <HAL_RCC_OscConfig+0x26c>)
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	4a6a      	ldr	r2, [pc, #424]	@ (800326c <HAL_RCC_OscConfig+0x26c>)
 80030c2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80030c6:	6013      	str	r3, [r2, #0]
 80030c8:	4b68      	ldr	r3, [pc, #416]	@ (800326c <HAL_RCC_OscConfig+0x26c>)
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	4a67      	ldr	r2, [pc, #412]	@ (800326c <HAL_RCC_OscConfig+0x26c>)
 80030ce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80030d2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	685b      	ldr	r3, [r3, #4]
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d013      	beq.n	8003104 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030dc:	f7fe f8da 	bl	8001294 <HAL_GetTick>
 80030e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030e2:	e008      	b.n	80030f6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80030e4:	f7fe f8d6 	bl	8001294 <HAL_GetTick>
 80030e8:	4602      	mov	r2, r0
 80030ea:	693b      	ldr	r3, [r7, #16]
 80030ec:	1ad3      	subs	r3, r2, r3
 80030ee:	2b64      	cmp	r3, #100	@ 0x64
 80030f0:	d901      	bls.n	80030f6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80030f2:	2303      	movs	r3, #3
 80030f4:	e200      	b.n	80034f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030f6:	4b5d      	ldr	r3, [pc, #372]	@ (800326c <HAL_RCC_OscConfig+0x26c>)
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d0f0      	beq.n	80030e4 <HAL_RCC_OscConfig+0xe4>
 8003102:	e014      	b.n	800312e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003104:	f7fe f8c6 	bl	8001294 <HAL_GetTick>
 8003108:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800310a:	e008      	b.n	800311e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800310c:	f7fe f8c2 	bl	8001294 <HAL_GetTick>
 8003110:	4602      	mov	r2, r0
 8003112:	693b      	ldr	r3, [r7, #16]
 8003114:	1ad3      	subs	r3, r2, r3
 8003116:	2b64      	cmp	r3, #100	@ 0x64
 8003118:	d901      	bls.n	800311e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800311a:	2303      	movs	r3, #3
 800311c:	e1ec      	b.n	80034f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800311e:	4b53      	ldr	r3, [pc, #332]	@ (800326c <HAL_RCC_OscConfig+0x26c>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003126:	2b00      	cmp	r3, #0
 8003128:	d1f0      	bne.n	800310c <HAL_RCC_OscConfig+0x10c>
 800312a:	e000      	b.n	800312e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800312c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f003 0302 	and.w	r3, r3, #2
 8003136:	2b00      	cmp	r3, #0
 8003138:	d063      	beq.n	8003202 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800313a:	4b4c      	ldr	r3, [pc, #304]	@ (800326c <HAL_RCC_OscConfig+0x26c>)
 800313c:	685b      	ldr	r3, [r3, #4]
 800313e:	f003 030c 	and.w	r3, r3, #12
 8003142:	2b00      	cmp	r3, #0
 8003144:	d00b      	beq.n	800315e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003146:	4b49      	ldr	r3, [pc, #292]	@ (800326c <HAL_RCC_OscConfig+0x26c>)
 8003148:	685b      	ldr	r3, [r3, #4]
 800314a:	f003 030c 	and.w	r3, r3, #12
 800314e:	2b08      	cmp	r3, #8
 8003150:	d11c      	bne.n	800318c <HAL_RCC_OscConfig+0x18c>
 8003152:	4b46      	ldr	r3, [pc, #280]	@ (800326c <HAL_RCC_OscConfig+0x26c>)
 8003154:	685b      	ldr	r3, [r3, #4]
 8003156:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800315a:	2b00      	cmp	r3, #0
 800315c:	d116      	bne.n	800318c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800315e:	4b43      	ldr	r3, [pc, #268]	@ (800326c <HAL_RCC_OscConfig+0x26c>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f003 0302 	and.w	r3, r3, #2
 8003166:	2b00      	cmp	r3, #0
 8003168:	d005      	beq.n	8003176 <HAL_RCC_OscConfig+0x176>
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	691b      	ldr	r3, [r3, #16]
 800316e:	2b01      	cmp	r3, #1
 8003170:	d001      	beq.n	8003176 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003172:	2301      	movs	r3, #1
 8003174:	e1c0      	b.n	80034f8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003176:	4b3d      	ldr	r3, [pc, #244]	@ (800326c <HAL_RCC_OscConfig+0x26c>)
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	695b      	ldr	r3, [r3, #20]
 8003182:	00db      	lsls	r3, r3, #3
 8003184:	4939      	ldr	r1, [pc, #228]	@ (800326c <HAL_RCC_OscConfig+0x26c>)
 8003186:	4313      	orrs	r3, r2
 8003188:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800318a:	e03a      	b.n	8003202 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	691b      	ldr	r3, [r3, #16]
 8003190:	2b00      	cmp	r3, #0
 8003192:	d020      	beq.n	80031d6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003194:	4b36      	ldr	r3, [pc, #216]	@ (8003270 <HAL_RCC_OscConfig+0x270>)
 8003196:	2201      	movs	r2, #1
 8003198:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800319a:	f7fe f87b 	bl	8001294 <HAL_GetTick>
 800319e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031a0:	e008      	b.n	80031b4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80031a2:	f7fe f877 	bl	8001294 <HAL_GetTick>
 80031a6:	4602      	mov	r2, r0
 80031a8:	693b      	ldr	r3, [r7, #16]
 80031aa:	1ad3      	subs	r3, r2, r3
 80031ac:	2b02      	cmp	r3, #2
 80031ae:	d901      	bls.n	80031b4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80031b0:	2303      	movs	r3, #3
 80031b2:	e1a1      	b.n	80034f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031b4:	4b2d      	ldr	r3, [pc, #180]	@ (800326c <HAL_RCC_OscConfig+0x26c>)
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f003 0302 	and.w	r3, r3, #2
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d0f0      	beq.n	80031a2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031c0:	4b2a      	ldr	r3, [pc, #168]	@ (800326c <HAL_RCC_OscConfig+0x26c>)
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	695b      	ldr	r3, [r3, #20]
 80031cc:	00db      	lsls	r3, r3, #3
 80031ce:	4927      	ldr	r1, [pc, #156]	@ (800326c <HAL_RCC_OscConfig+0x26c>)
 80031d0:	4313      	orrs	r3, r2
 80031d2:	600b      	str	r3, [r1, #0]
 80031d4:	e015      	b.n	8003202 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80031d6:	4b26      	ldr	r3, [pc, #152]	@ (8003270 <HAL_RCC_OscConfig+0x270>)
 80031d8:	2200      	movs	r2, #0
 80031da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031dc:	f7fe f85a 	bl	8001294 <HAL_GetTick>
 80031e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80031e2:	e008      	b.n	80031f6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80031e4:	f7fe f856 	bl	8001294 <HAL_GetTick>
 80031e8:	4602      	mov	r2, r0
 80031ea:	693b      	ldr	r3, [r7, #16]
 80031ec:	1ad3      	subs	r3, r2, r3
 80031ee:	2b02      	cmp	r3, #2
 80031f0:	d901      	bls.n	80031f6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80031f2:	2303      	movs	r3, #3
 80031f4:	e180      	b.n	80034f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80031f6:	4b1d      	ldr	r3, [pc, #116]	@ (800326c <HAL_RCC_OscConfig+0x26c>)
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f003 0302 	and.w	r3, r3, #2
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d1f0      	bne.n	80031e4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f003 0308 	and.w	r3, r3, #8
 800320a:	2b00      	cmp	r3, #0
 800320c:	d03a      	beq.n	8003284 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	699b      	ldr	r3, [r3, #24]
 8003212:	2b00      	cmp	r3, #0
 8003214:	d019      	beq.n	800324a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003216:	4b17      	ldr	r3, [pc, #92]	@ (8003274 <HAL_RCC_OscConfig+0x274>)
 8003218:	2201      	movs	r2, #1
 800321a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800321c:	f7fe f83a 	bl	8001294 <HAL_GetTick>
 8003220:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003222:	e008      	b.n	8003236 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003224:	f7fe f836 	bl	8001294 <HAL_GetTick>
 8003228:	4602      	mov	r2, r0
 800322a:	693b      	ldr	r3, [r7, #16]
 800322c:	1ad3      	subs	r3, r2, r3
 800322e:	2b02      	cmp	r3, #2
 8003230:	d901      	bls.n	8003236 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003232:	2303      	movs	r3, #3
 8003234:	e160      	b.n	80034f8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003236:	4b0d      	ldr	r3, [pc, #52]	@ (800326c <HAL_RCC_OscConfig+0x26c>)
 8003238:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800323a:	f003 0302 	and.w	r3, r3, #2
 800323e:	2b00      	cmp	r3, #0
 8003240:	d0f0      	beq.n	8003224 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003242:	2001      	movs	r0, #1
 8003244:	f000 face 	bl	80037e4 <RCC_Delay>
 8003248:	e01c      	b.n	8003284 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800324a:	4b0a      	ldr	r3, [pc, #40]	@ (8003274 <HAL_RCC_OscConfig+0x274>)
 800324c:	2200      	movs	r2, #0
 800324e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003250:	f7fe f820 	bl	8001294 <HAL_GetTick>
 8003254:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003256:	e00f      	b.n	8003278 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003258:	f7fe f81c 	bl	8001294 <HAL_GetTick>
 800325c:	4602      	mov	r2, r0
 800325e:	693b      	ldr	r3, [r7, #16]
 8003260:	1ad3      	subs	r3, r2, r3
 8003262:	2b02      	cmp	r3, #2
 8003264:	d908      	bls.n	8003278 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003266:	2303      	movs	r3, #3
 8003268:	e146      	b.n	80034f8 <HAL_RCC_OscConfig+0x4f8>
 800326a:	bf00      	nop
 800326c:	40021000 	.word	0x40021000
 8003270:	42420000 	.word	0x42420000
 8003274:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003278:	4b92      	ldr	r3, [pc, #584]	@ (80034c4 <HAL_RCC_OscConfig+0x4c4>)
 800327a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800327c:	f003 0302 	and.w	r3, r3, #2
 8003280:	2b00      	cmp	r3, #0
 8003282:	d1e9      	bne.n	8003258 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f003 0304 	and.w	r3, r3, #4
 800328c:	2b00      	cmp	r3, #0
 800328e:	f000 80a6 	beq.w	80033de <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003292:	2300      	movs	r3, #0
 8003294:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003296:	4b8b      	ldr	r3, [pc, #556]	@ (80034c4 <HAL_RCC_OscConfig+0x4c4>)
 8003298:	69db      	ldr	r3, [r3, #28]
 800329a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d10d      	bne.n	80032be <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80032a2:	4b88      	ldr	r3, [pc, #544]	@ (80034c4 <HAL_RCC_OscConfig+0x4c4>)
 80032a4:	69db      	ldr	r3, [r3, #28]
 80032a6:	4a87      	ldr	r2, [pc, #540]	@ (80034c4 <HAL_RCC_OscConfig+0x4c4>)
 80032a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80032ac:	61d3      	str	r3, [r2, #28]
 80032ae:	4b85      	ldr	r3, [pc, #532]	@ (80034c4 <HAL_RCC_OscConfig+0x4c4>)
 80032b0:	69db      	ldr	r3, [r3, #28]
 80032b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032b6:	60bb      	str	r3, [r7, #8]
 80032b8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80032ba:	2301      	movs	r3, #1
 80032bc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032be:	4b82      	ldr	r3, [pc, #520]	@ (80034c8 <HAL_RCC_OscConfig+0x4c8>)
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d118      	bne.n	80032fc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80032ca:	4b7f      	ldr	r3, [pc, #508]	@ (80034c8 <HAL_RCC_OscConfig+0x4c8>)
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	4a7e      	ldr	r2, [pc, #504]	@ (80034c8 <HAL_RCC_OscConfig+0x4c8>)
 80032d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80032d4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80032d6:	f7fd ffdd 	bl	8001294 <HAL_GetTick>
 80032da:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032dc:	e008      	b.n	80032f0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80032de:	f7fd ffd9 	bl	8001294 <HAL_GetTick>
 80032e2:	4602      	mov	r2, r0
 80032e4:	693b      	ldr	r3, [r7, #16]
 80032e6:	1ad3      	subs	r3, r2, r3
 80032e8:	2b64      	cmp	r3, #100	@ 0x64
 80032ea:	d901      	bls.n	80032f0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80032ec:	2303      	movs	r3, #3
 80032ee:	e103      	b.n	80034f8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032f0:	4b75      	ldr	r3, [pc, #468]	@ (80034c8 <HAL_RCC_OscConfig+0x4c8>)
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d0f0      	beq.n	80032de <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	68db      	ldr	r3, [r3, #12]
 8003300:	2b01      	cmp	r3, #1
 8003302:	d106      	bne.n	8003312 <HAL_RCC_OscConfig+0x312>
 8003304:	4b6f      	ldr	r3, [pc, #444]	@ (80034c4 <HAL_RCC_OscConfig+0x4c4>)
 8003306:	6a1b      	ldr	r3, [r3, #32]
 8003308:	4a6e      	ldr	r2, [pc, #440]	@ (80034c4 <HAL_RCC_OscConfig+0x4c4>)
 800330a:	f043 0301 	orr.w	r3, r3, #1
 800330e:	6213      	str	r3, [r2, #32]
 8003310:	e02d      	b.n	800336e <HAL_RCC_OscConfig+0x36e>
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	68db      	ldr	r3, [r3, #12]
 8003316:	2b00      	cmp	r3, #0
 8003318:	d10c      	bne.n	8003334 <HAL_RCC_OscConfig+0x334>
 800331a:	4b6a      	ldr	r3, [pc, #424]	@ (80034c4 <HAL_RCC_OscConfig+0x4c4>)
 800331c:	6a1b      	ldr	r3, [r3, #32]
 800331e:	4a69      	ldr	r2, [pc, #420]	@ (80034c4 <HAL_RCC_OscConfig+0x4c4>)
 8003320:	f023 0301 	bic.w	r3, r3, #1
 8003324:	6213      	str	r3, [r2, #32]
 8003326:	4b67      	ldr	r3, [pc, #412]	@ (80034c4 <HAL_RCC_OscConfig+0x4c4>)
 8003328:	6a1b      	ldr	r3, [r3, #32]
 800332a:	4a66      	ldr	r2, [pc, #408]	@ (80034c4 <HAL_RCC_OscConfig+0x4c4>)
 800332c:	f023 0304 	bic.w	r3, r3, #4
 8003330:	6213      	str	r3, [r2, #32]
 8003332:	e01c      	b.n	800336e <HAL_RCC_OscConfig+0x36e>
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	68db      	ldr	r3, [r3, #12]
 8003338:	2b05      	cmp	r3, #5
 800333a:	d10c      	bne.n	8003356 <HAL_RCC_OscConfig+0x356>
 800333c:	4b61      	ldr	r3, [pc, #388]	@ (80034c4 <HAL_RCC_OscConfig+0x4c4>)
 800333e:	6a1b      	ldr	r3, [r3, #32]
 8003340:	4a60      	ldr	r2, [pc, #384]	@ (80034c4 <HAL_RCC_OscConfig+0x4c4>)
 8003342:	f043 0304 	orr.w	r3, r3, #4
 8003346:	6213      	str	r3, [r2, #32]
 8003348:	4b5e      	ldr	r3, [pc, #376]	@ (80034c4 <HAL_RCC_OscConfig+0x4c4>)
 800334a:	6a1b      	ldr	r3, [r3, #32]
 800334c:	4a5d      	ldr	r2, [pc, #372]	@ (80034c4 <HAL_RCC_OscConfig+0x4c4>)
 800334e:	f043 0301 	orr.w	r3, r3, #1
 8003352:	6213      	str	r3, [r2, #32]
 8003354:	e00b      	b.n	800336e <HAL_RCC_OscConfig+0x36e>
 8003356:	4b5b      	ldr	r3, [pc, #364]	@ (80034c4 <HAL_RCC_OscConfig+0x4c4>)
 8003358:	6a1b      	ldr	r3, [r3, #32]
 800335a:	4a5a      	ldr	r2, [pc, #360]	@ (80034c4 <HAL_RCC_OscConfig+0x4c4>)
 800335c:	f023 0301 	bic.w	r3, r3, #1
 8003360:	6213      	str	r3, [r2, #32]
 8003362:	4b58      	ldr	r3, [pc, #352]	@ (80034c4 <HAL_RCC_OscConfig+0x4c4>)
 8003364:	6a1b      	ldr	r3, [r3, #32]
 8003366:	4a57      	ldr	r2, [pc, #348]	@ (80034c4 <HAL_RCC_OscConfig+0x4c4>)
 8003368:	f023 0304 	bic.w	r3, r3, #4
 800336c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	68db      	ldr	r3, [r3, #12]
 8003372:	2b00      	cmp	r3, #0
 8003374:	d015      	beq.n	80033a2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003376:	f7fd ff8d 	bl	8001294 <HAL_GetTick>
 800337a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800337c:	e00a      	b.n	8003394 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800337e:	f7fd ff89 	bl	8001294 <HAL_GetTick>
 8003382:	4602      	mov	r2, r0
 8003384:	693b      	ldr	r3, [r7, #16]
 8003386:	1ad3      	subs	r3, r2, r3
 8003388:	f241 3288 	movw	r2, #5000	@ 0x1388
 800338c:	4293      	cmp	r3, r2
 800338e:	d901      	bls.n	8003394 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003390:	2303      	movs	r3, #3
 8003392:	e0b1      	b.n	80034f8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003394:	4b4b      	ldr	r3, [pc, #300]	@ (80034c4 <HAL_RCC_OscConfig+0x4c4>)
 8003396:	6a1b      	ldr	r3, [r3, #32]
 8003398:	f003 0302 	and.w	r3, r3, #2
 800339c:	2b00      	cmp	r3, #0
 800339e:	d0ee      	beq.n	800337e <HAL_RCC_OscConfig+0x37e>
 80033a0:	e014      	b.n	80033cc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80033a2:	f7fd ff77 	bl	8001294 <HAL_GetTick>
 80033a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80033a8:	e00a      	b.n	80033c0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033aa:	f7fd ff73 	bl	8001294 <HAL_GetTick>
 80033ae:	4602      	mov	r2, r0
 80033b0:	693b      	ldr	r3, [r7, #16]
 80033b2:	1ad3      	subs	r3, r2, r3
 80033b4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033b8:	4293      	cmp	r3, r2
 80033ba:	d901      	bls.n	80033c0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80033bc:	2303      	movs	r3, #3
 80033be:	e09b      	b.n	80034f8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80033c0:	4b40      	ldr	r3, [pc, #256]	@ (80034c4 <HAL_RCC_OscConfig+0x4c4>)
 80033c2:	6a1b      	ldr	r3, [r3, #32]
 80033c4:	f003 0302 	and.w	r3, r3, #2
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d1ee      	bne.n	80033aa <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80033cc:	7dfb      	ldrb	r3, [r7, #23]
 80033ce:	2b01      	cmp	r3, #1
 80033d0:	d105      	bne.n	80033de <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80033d2:	4b3c      	ldr	r3, [pc, #240]	@ (80034c4 <HAL_RCC_OscConfig+0x4c4>)
 80033d4:	69db      	ldr	r3, [r3, #28]
 80033d6:	4a3b      	ldr	r2, [pc, #236]	@ (80034c4 <HAL_RCC_OscConfig+0x4c4>)
 80033d8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80033dc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	69db      	ldr	r3, [r3, #28]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	f000 8087 	beq.w	80034f6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80033e8:	4b36      	ldr	r3, [pc, #216]	@ (80034c4 <HAL_RCC_OscConfig+0x4c4>)
 80033ea:	685b      	ldr	r3, [r3, #4]
 80033ec:	f003 030c 	and.w	r3, r3, #12
 80033f0:	2b08      	cmp	r3, #8
 80033f2:	d061      	beq.n	80034b8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	69db      	ldr	r3, [r3, #28]
 80033f8:	2b02      	cmp	r3, #2
 80033fa:	d146      	bne.n	800348a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033fc:	4b33      	ldr	r3, [pc, #204]	@ (80034cc <HAL_RCC_OscConfig+0x4cc>)
 80033fe:	2200      	movs	r2, #0
 8003400:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003402:	f7fd ff47 	bl	8001294 <HAL_GetTick>
 8003406:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003408:	e008      	b.n	800341c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800340a:	f7fd ff43 	bl	8001294 <HAL_GetTick>
 800340e:	4602      	mov	r2, r0
 8003410:	693b      	ldr	r3, [r7, #16]
 8003412:	1ad3      	subs	r3, r2, r3
 8003414:	2b02      	cmp	r3, #2
 8003416:	d901      	bls.n	800341c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003418:	2303      	movs	r3, #3
 800341a:	e06d      	b.n	80034f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800341c:	4b29      	ldr	r3, [pc, #164]	@ (80034c4 <HAL_RCC_OscConfig+0x4c4>)
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003424:	2b00      	cmp	r3, #0
 8003426:	d1f0      	bne.n	800340a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6a1b      	ldr	r3, [r3, #32]
 800342c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003430:	d108      	bne.n	8003444 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003432:	4b24      	ldr	r3, [pc, #144]	@ (80034c4 <HAL_RCC_OscConfig+0x4c4>)
 8003434:	685b      	ldr	r3, [r3, #4]
 8003436:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	689b      	ldr	r3, [r3, #8]
 800343e:	4921      	ldr	r1, [pc, #132]	@ (80034c4 <HAL_RCC_OscConfig+0x4c4>)
 8003440:	4313      	orrs	r3, r2
 8003442:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003444:	4b1f      	ldr	r3, [pc, #124]	@ (80034c4 <HAL_RCC_OscConfig+0x4c4>)
 8003446:	685b      	ldr	r3, [r3, #4]
 8003448:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	6a19      	ldr	r1, [r3, #32]
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003454:	430b      	orrs	r3, r1
 8003456:	491b      	ldr	r1, [pc, #108]	@ (80034c4 <HAL_RCC_OscConfig+0x4c4>)
 8003458:	4313      	orrs	r3, r2
 800345a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800345c:	4b1b      	ldr	r3, [pc, #108]	@ (80034cc <HAL_RCC_OscConfig+0x4cc>)
 800345e:	2201      	movs	r2, #1
 8003460:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003462:	f7fd ff17 	bl	8001294 <HAL_GetTick>
 8003466:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003468:	e008      	b.n	800347c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800346a:	f7fd ff13 	bl	8001294 <HAL_GetTick>
 800346e:	4602      	mov	r2, r0
 8003470:	693b      	ldr	r3, [r7, #16]
 8003472:	1ad3      	subs	r3, r2, r3
 8003474:	2b02      	cmp	r3, #2
 8003476:	d901      	bls.n	800347c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003478:	2303      	movs	r3, #3
 800347a:	e03d      	b.n	80034f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800347c:	4b11      	ldr	r3, [pc, #68]	@ (80034c4 <HAL_RCC_OscConfig+0x4c4>)
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003484:	2b00      	cmp	r3, #0
 8003486:	d0f0      	beq.n	800346a <HAL_RCC_OscConfig+0x46a>
 8003488:	e035      	b.n	80034f6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800348a:	4b10      	ldr	r3, [pc, #64]	@ (80034cc <HAL_RCC_OscConfig+0x4cc>)
 800348c:	2200      	movs	r2, #0
 800348e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003490:	f7fd ff00 	bl	8001294 <HAL_GetTick>
 8003494:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003496:	e008      	b.n	80034aa <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003498:	f7fd fefc 	bl	8001294 <HAL_GetTick>
 800349c:	4602      	mov	r2, r0
 800349e:	693b      	ldr	r3, [r7, #16]
 80034a0:	1ad3      	subs	r3, r2, r3
 80034a2:	2b02      	cmp	r3, #2
 80034a4:	d901      	bls.n	80034aa <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80034a6:	2303      	movs	r3, #3
 80034a8:	e026      	b.n	80034f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80034aa:	4b06      	ldr	r3, [pc, #24]	@ (80034c4 <HAL_RCC_OscConfig+0x4c4>)
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d1f0      	bne.n	8003498 <HAL_RCC_OscConfig+0x498>
 80034b6:	e01e      	b.n	80034f6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	69db      	ldr	r3, [r3, #28]
 80034bc:	2b01      	cmp	r3, #1
 80034be:	d107      	bne.n	80034d0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80034c0:	2301      	movs	r3, #1
 80034c2:	e019      	b.n	80034f8 <HAL_RCC_OscConfig+0x4f8>
 80034c4:	40021000 	.word	0x40021000
 80034c8:	40007000 	.word	0x40007000
 80034cc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80034d0:	4b0b      	ldr	r3, [pc, #44]	@ (8003500 <HAL_RCC_OscConfig+0x500>)
 80034d2:	685b      	ldr	r3, [r3, #4]
 80034d4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	6a1b      	ldr	r3, [r3, #32]
 80034e0:	429a      	cmp	r2, r3
 80034e2:	d106      	bne.n	80034f2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80034ee:	429a      	cmp	r2, r3
 80034f0:	d001      	beq.n	80034f6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80034f2:	2301      	movs	r3, #1
 80034f4:	e000      	b.n	80034f8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80034f6:	2300      	movs	r3, #0
}
 80034f8:	4618      	mov	r0, r3
 80034fa:	3718      	adds	r7, #24
 80034fc:	46bd      	mov	sp, r7
 80034fe:	bd80      	pop	{r7, pc}
 8003500:	40021000 	.word	0x40021000

08003504 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003504:	b580      	push	{r7, lr}
 8003506:	b084      	sub	sp, #16
 8003508:	af00      	add	r7, sp, #0
 800350a:	6078      	str	r0, [r7, #4]
 800350c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	2b00      	cmp	r3, #0
 8003512:	d101      	bne.n	8003518 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003514:	2301      	movs	r3, #1
 8003516:	e0d0      	b.n	80036ba <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003518:	4b6a      	ldr	r3, [pc, #424]	@ (80036c4 <HAL_RCC_ClockConfig+0x1c0>)
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f003 0307 	and.w	r3, r3, #7
 8003520:	683a      	ldr	r2, [r7, #0]
 8003522:	429a      	cmp	r2, r3
 8003524:	d910      	bls.n	8003548 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003526:	4b67      	ldr	r3, [pc, #412]	@ (80036c4 <HAL_RCC_ClockConfig+0x1c0>)
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f023 0207 	bic.w	r2, r3, #7
 800352e:	4965      	ldr	r1, [pc, #404]	@ (80036c4 <HAL_RCC_ClockConfig+0x1c0>)
 8003530:	683b      	ldr	r3, [r7, #0]
 8003532:	4313      	orrs	r3, r2
 8003534:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003536:	4b63      	ldr	r3, [pc, #396]	@ (80036c4 <HAL_RCC_ClockConfig+0x1c0>)
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f003 0307 	and.w	r3, r3, #7
 800353e:	683a      	ldr	r2, [r7, #0]
 8003540:	429a      	cmp	r2, r3
 8003542:	d001      	beq.n	8003548 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003544:	2301      	movs	r3, #1
 8003546:	e0b8      	b.n	80036ba <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f003 0302 	and.w	r3, r3, #2
 8003550:	2b00      	cmp	r3, #0
 8003552:	d020      	beq.n	8003596 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f003 0304 	and.w	r3, r3, #4
 800355c:	2b00      	cmp	r3, #0
 800355e:	d005      	beq.n	800356c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003560:	4b59      	ldr	r3, [pc, #356]	@ (80036c8 <HAL_RCC_ClockConfig+0x1c4>)
 8003562:	685b      	ldr	r3, [r3, #4]
 8003564:	4a58      	ldr	r2, [pc, #352]	@ (80036c8 <HAL_RCC_ClockConfig+0x1c4>)
 8003566:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800356a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f003 0308 	and.w	r3, r3, #8
 8003574:	2b00      	cmp	r3, #0
 8003576:	d005      	beq.n	8003584 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003578:	4b53      	ldr	r3, [pc, #332]	@ (80036c8 <HAL_RCC_ClockConfig+0x1c4>)
 800357a:	685b      	ldr	r3, [r3, #4]
 800357c:	4a52      	ldr	r2, [pc, #328]	@ (80036c8 <HAL_RCC_ClockConfig+0x1c4>)
 800357e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003582:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003584:	4b50      	ldr	r3, [pc, #320]	@ (80036c8 <HAL_RCC_ClockConfig+0x1c4>)
 8003586:	685b      	ldr	r3, [r3, #4]
 8003588:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	689b      	ldr	r3, [r3, #8]
 8003590:	494d      	ldr	r1, [pc, #308]	@ (80036c8 <HAL_RCC_ClockConfig+0x1c4>)
 8003592:	4313      	orrs	r3, r2
 8003594:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f003 0301 	and.w	r3, r3, #1
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d040      	beq.n	8003624 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	685b      	ldr	r3, [r3, #4]
 80035a6:	2b01      	cmp	r3, #1
 80035a8:	d107      	bne.n	80035ba <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035aa:	4b47      	ldr	r3, [pc, #284]	@ (80036c8 <HAL_RCC_ClockConfig+0x1c4>)
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d115      	bne.n	80035e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80035b6:	2301      	movs	r3, #1
 80035b8:	e07f      	b.n	80036ba <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	685b      	ldr	r3, [r3, #4]
 80035be:	2b02      	cmp	r3, #2
 80035c0:	d107      	bne.n	80035d2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035c2:	4b41      	ldr	r3, [pc, #260]	@ (80036c8 <HAL_RCC_ClockConfig+0x1c4>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d109      	bne.n	80035e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80035ce:	2301      	movs	r3, #1
 80035d0:	e073      	b.n	80036ba <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035d2:	4b3d      	ldr	r3, [pc, #244]	@ (80036c8 <HAL_RCC_ClockConfig+0x1c4>)
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f003 0302 	and.w	r3, r3, #2
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d101      	bne.n	80035e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80035de:	2301      	movs	r3, #1
 80035e0:	e06b      	b.n	80036ba <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80035e2:	4b39      	ldr	r3, [pc, #228]	@ (80036c8 <HAL_RCC_ClockConfig+0x1c4>)
 80035e4:	685b      	ldr	r3, [r3, #4]
 80035e6:	f023 0203 	bic.w	r2, r3, #3
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	685b      	ldr	r3, [r3, #4]
 80035ee:	4936      	ldr	r1, [pc, #216]	@ (80036c8 <HAL_RCC_ClockConfig+0x1c4>)
 80035f0:	4313      	orrs	r3, r2
 80035f2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80035f4:	f7fd fe4e 	bl	8001294 <HAL_GetTick>
 80035f8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035fa:	e00a      	b.n	8003612 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80035fc:	f7fd fe4a 	bl	8001294 <HAL_GetTick>
 8003600:	4602      	mov	r2, r0
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	1ad3      	subs	r3, r2, r3
 8003606:	f241 3288 	movw	r2, #5000	@ 0x1388
 800360a:	4293      	cmp	r3, r2
 800360c:	d901      	bls.n	8003612 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800360e:	2303      	movs	r3, #3
 8003610:	e053      	b.n	80036ba <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003612:	4b2d      	ldr	r3, [pc, #180]	@ (80036c8 <HAL_RCC_ClockConfig+0x1c4>)
 8003614:	685b      	ldr	r3, [r3, #4]
 8003616:	f003 020c 	and.w	r2, r3, #12
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	685b      	ldr	r3, [r3, #4]
 800361e:	009b      	lsls	r3, r3, #2
 8003620:	429a      	cmp	r2, r3
 8003622:	d1eb      	bne.n	80035fc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003624:	4b27      	ldr	r3, [pc, #156]	@ (80036c4 <HAL_RCC_ClockConfig+0x1c0>)
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f003 0307 	and.w	r3, r3, #7
 800362c:	683a      	ldr	r2, [r7, #0]
 800362e:	429a      	cmp	r2, r3
 8003630:	d210      	bcs.n	8003654 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003632:	4b24      	ldr	r3, [pc, #144]	@ (80036c4 <HAL_RCC_ClockConfig+0x1c0>)
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f023 0207 	bic.w	r2, r3, #7
 800363a:	4922      	ldr	r1, [pc, #136]	@ (80036c4 <HAL_RCC_ClockConfig+0x1c0>)
 800363c:	683b      	ldr	r3, [r7, #0]
 800363e:	4313      	orrs	r3, r2
 8003640:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003642:	4b20      	ldr	r3, [pc, #128]	@ (80036c4 <HAL_RCC_ClockConfig+0x1c0>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f003 0307 	and.w	r3, r3, #7
 800364a:	683a      	ldr	r2, [r7, #0]
 800364c:	429a      	cmp	r2, r3
 800364e:	d001      	beq.n	8003654 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003650:	2301      	movs	r3, #1
 8003652:	e032      	b.n	80036ba <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f003 0304 	and.w	r3, r3, #4
 800365c:	2b00      	cmp	r3, #0
 800365e:	d008      	beq.n	8003672 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003660:	4b19      	ldr	r3, [pc, #100]	@ (80036c8 <HAL_RCC_ClockConfig+0x1c4>)
 8003662:	685b      	ldr	r3, [r3, #4]
 8003664:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	68db      	ldr	r3, [r3, #12]
 800366c:	4916      	ldr	r1, [pc, #88]	@ (80036c8 <HAL_RCC_ClockConfig+0x1c4>)
 800366e:	4313      	orrs	r3, r2
 8003670:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f003 0308 	and.w	r3, r3, #8
 800367a:	2b00      	cmp	r3, #0
 800367c:	d009      	beq.n	8003692 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800367e:	4b12      	ldr	r3, [pc, #72]	@ (80036c8 <HAL_RCC_ClockConfig+0x1c4>)
 8003680:	685b      	ldr	r3, [r3, #4]
 8003682:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	691b      	ldr	r3, [r3, #16]
 800368a:	00db      	lsls	r3, r3, #3
 800368c:	490e      	ldr	r1, [pc, #56]	@ (80036c8 <HAL_RCC_ClockConfig+0x1c4>)
 800368e:	4313      	orrs	r3, r2
 8003690:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003692:	f000 f821 	bl	80036d8 <HAL_RCC_GetSysClockFreq>
 8003696:	4602      	mov	r2, r0
 8003698:	4b0b      	ldr	r3, [pc, #44]	@ (80036c8 <HAL_RCC_ClockConfig+0x1c4>)
 800369a:	685b      	ldr	r3, [r3, #4]
 800369c:	091b      	lsrs	r3, r3, #4
 800369e:	f003 030f 	and.w	r3, r3, #15
 80036a2:	490a      	ldr	r1, [pc, #40]	@ (80036cc <HAL_RCC_ClockConfig+0x1c8>)
 80036a4:	5ccb      	ldrb	r3, [r1, r3]
 80036a6:	fa22 f303 	lsr.w	r3, r2, r3
 80036aa:	4a09      	ldr	r2, [pc, #36]	@ (80036d0 <HAL_RCC_ClockConfig+0x1cc>)
 80036ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80036ae:	4b09      	ldr	r3, [pc, #36]	@ (80036d4 <HAL_RCC_ClockConfig+0x1d0>)
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	4618      	mov	r0, r3
 80036b4:	f7fd fdac 	bl	8001210 <HAL_InitTick>

  return HAL_OK;
 80036b8:	2300      	movs	r3, #0
}
 80036ba:	4618      	mov	r0, r3
 80036bc:	3710      	adds	r7, #16
 80036be:	46bd      	mov	sp, r7
 80036c0:	bd80      	pop	{r7, pc}
 80036c2:	bf00      	nop
 80036c4:	40022000 	.word	0x40022000
 80036c8:	40021000 	.word	0x40021000
 80036cc:	080078f0 	.word	0x080078f0
 80036d0:	20000010 	.word	0x20000010
 80036d4:	20000014 	.word	0x20000014

080036d8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80036d8:	b480      	push	{r7}
 80036da:	b087      	sub	sp, #28
 80036dc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80036de:	2300      	movs	r3, #0
 80036e0:	60fb      	str	r3, [r7, #12]
 80036e2:	2300      	movs	r3, #0
 80036e4:	60bb      	str	r3, [r7, #8]
 80036e6:	2300      	movs	r3, #0
 80036e8:	617b      	str	r3, [r7, #20]
 80036ea:	2300      	movs	r3, #0
 80036ec:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80036ee:	2300      	movs	r3, #0
 80036f0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80036f2:	4b1e      	ldr	r3, [pc, #120]	@ (800376c <HAL_RCC_GetSysClockFreq+0x94>)
 80036f4:	685b      	ldr	r3, [r3, #4]
 80036f6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	f003 030c 	and.w	r3, r3, #12
 80036fe:	2b04      	cmp	r3, #4
 8003700:	d002      	beq.n	8003708 <HAL_RCC_GetSysClockFreq+0x30>
 8003702:	2b08      	cmp	r3, #8
 8003704:	d003      	beq.n	800370e <HAL_RCC_GetSysClockFreq+0x36>
 8003706:	e027      	b.n	8003758 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003708:	4b19      	ldr	r3, [pc, #100]	@ (8003770 <HAL_RCC_GetSysClockFreq+0x98>)
 800370a:	613b      	str	r3, [r7, #16]
      break;
 800370c:	e027      	b.n	800375e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	0c9b      	lsrs	r3, r3, #18
 8003712:	f003 030f 	and.w	r3, r3, #15
 8003716:	4a17      	ldr	r2, [pc, #92]	@ (8003774 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003718:	5cd3      	ldrb	r3, [r2, r3]
 800371a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003722:	2b00      	cmp	r3, #0
 8003724:	d010      	beq.n	8003748 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003726:	4b11      	ldr	r3, [pc, #68]	@ (800376c <HAL_RCC_GetSysClockFreq+0x94>)
 8003728:	685b      	ldr	r3, [r3, #4]
 800372a:	0c5b      	lsrs	r3, r3, #17
 800372c:	f003 0301 	and.w	r3, r3, #1
 8003730:	4a11      	ldr	r2, [pc, #68]	@ (8003778 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003732:	5cd3      	ldrb	r3, [r2, r3]
 8003734:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	4a0d      	ldr	r2, [pc, #52]	@ (8003770 <HAL_RCC_GetSysClockFreq+0x98>)
 800373a:	fb03 f202 	mul.w	r2, r3, r2
 800373e:	68bb      	ldr	r3, [r7, #8]
 8003740:	fbb2 f3f3 	udiv	r3, r2, r3
 8003744:	617b      	str	r3, [r7, #20]
 8003746:	e004      	b.n	8003752 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	4a0c      	ldr	r2, [pc, #48]	@ (800377c <HAL_RCC_GetSysClockFreq+0xa4>)
 800374c:	fb02 f303 	mul.w	r3, r2, r3
 8003750:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003752:	697b      	ldr	r3, [r7, #20]
 8003754:	613b      	str	r3, [r7, #16]
      break;
 8003756:	e002      	b.n	800375e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003758:	4b05      	ldr	r3, [pc, #20]	@ (8003770 <HAL_RCC_GetSysClockFreq+0x98>)
 800375a:	613b      	str	r3, [r7, #16]
      break;
 800375c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800375e:	693b      	ldr	r3, [r7, #16]
}
 8003760:	4618      	mov	r0, r3
 8003762:	371c      	adds	r7, #28
 8003764:	46bd      	mov	sp, r7
 8003766:	bc80      	pop	{r7}
 8003768:	4770      	bx	lr
 800376a:	bf00      	nop
 800376c:	40021000 	.word	0x40021000
 8003770:	007a1200 	.word	0x007a1200
 8003774:	08007908 	.word	0x08007908
 8003778:	08007918 	.word	0x08007918
 800377c:	003d0900 	.word	0x003d0900

08003780 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003780:	b480      	push	{r7}
 8003782:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003784:	4b02      	ldr	r3, [pc, #8]	@ (8003790 <HAL_RCC_GetHCLKFreq+0x10>)
 8003786:	681b      	ldr	r3, [r3, #0]
}
 8003788:	4618      	mov	r0, r3
 800378a:	46bd      	mov	sp, r7
 800378c:	bc80      	pop	{r7}
 800378e:	4770      	bx	lr
 8003790:	20000010 	.word	0x20000010

08003794 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003794:	b580      	push	{r7, lr}
 8003796:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003798:	f7ff fff2 	bl	8003780 <HAL_RCC_GetHCLKFreq>
 800379c:	4602      	mov	r2, r0
 800379e:	4b05      	ldr	r3, [pc, #20]	@ (80037b4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80037a0:	685b      	ldr	r3, [r3, #4]
 80037a2:	0a1b      	lsrs	r3, r3, #8
 80037a4:	f003 0307 	and.w	r3, r3, #7
 80037a8:	4903      	ldr	r1, [pc, #12]	@ (80037b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80037aa:	5ccb      	ldrb	r3, [r1, r3]
 80037ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80037b0:	4618      	mov	r0, r3
 80037b2:	bd80      	pop	{r7, pc}
 80037b4:	40021000 	.word	0x40021000
 80037b8:	08007900 	.word	0x08007900

080037bc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80037c0:	f7ff ffde 	bl	8003780 <HAL_RCC_GetHCLKFreq>
 80037c4:	4602      	mov	r2, r0
 80037c6:	4b05      	ldr	r3, [pc, #20]	@ (80037dc <HAL_RCC_GetPCLK2Freq+0x20>)
 80037c8:	685b      	ldr	r3, [r3, #4]
 80037ca:	0adb      	lsrs	r3, r3, #11
 80037cc:	f003 0307 	and.w	r3, r3, #7
 80037d0:	4903      	ldr	r1, [pc, #12]	@ (80037e0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80037d2:	5ccb      	ldrb	r3, [r1, r3]
 80037d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80037d8:	4618      	mov	r0, r3
 80037da:	bd80      	pop	{r7, pc}
 80037dc:	40021000 	.word	0x40021000
 80037e0:	08007900 	.word	0x08007900

080037e4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80037e4:	b480      	push	{r7}
 80037e6:	b085      	sub	sp, #20
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80037ec:	4b0a      	ldr	r3, [pc, #40]	@ (8003818 <RCC_Delay+0x34>)
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	4a0a      	ldr	r2, [pc, #40]	@ (800381c <RCC_Delay+0x38>)
 80037f2:	fba2 2303 	umull	r2, r3, r2, r3
 80037f6:	0a5b      	lsrs	r3, r3, #9
 80037f8:	687a      	ldr	r2, [r7, #4]
 80037fa:	fb02 f303 	mul.w	r3, r2, r3
 80037fe:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003800:	bf00      	nop
  }
  while (Delay --);
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	1e5a      	subs	r2, r3, #1
 8003806:	60fa      	str	r2, [r7, #12]
 8003808:	2b00      	cmp	r3, #0
 800380a:	d1f9      	bne.n	8003800 <RCC_Delay+0x1c>
}
 800380c:	bf00      	nop
 800380e:	bf00      	nop
 8003810:	3714      	adds	r7, #20
 8003812:	46bd      	mov	sp, r7
 8003814:	bc80      	pop	{r7}
 8003816:	4770      	bx	lr
 8003818:	20000010 	.word	0x20000010
 800381c:	10624dd3 	.word	0x10624dd3

08003820 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	b086      	sub	sp, #24
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003828:	2300      	movs	r3, #0
 800382a:	613b      	str	r3, [r7, #16]
 800382c:	2300      	movs	r3, #0
 800382e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f003 0301 	and.w	r3, r3, #1
 8003838:	2b00      	cmp	r3, #0
 800383a:	d07d      	beq.n	8003938 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 800383c:	2300      	movs	r3, #0
 800383e:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003840:	4b4f      	ldr	r3, [pc, #316]	@ (8003980 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003842:	69db      	ldr	r3, [r3, #28]
 8003844:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003848:	2b00      	cmp	r3, #0
 800384a:	d10d      	bne.n	8003868 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800384c:	4b4c      	ldr	r3, [pc, #304]	@ (8003980 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800384e:	69db      	ldr	r3, [r3, #28]
 8003850:	4a4b      	ldr	r2, [pc, #300]	@ (8003980 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003852:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003856:	61d3      	str	r3, [r2, #28]
 8003858:	4b49      	ldr	r3, [pc, #292]	@ (8003980 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800385a:	69db      	ldr	r3, [r3, #28]
 800385c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003860:	60bb      	str	r3, [r7, #8]
 8003862:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003864:	2301      	movs	r3, #1
 8003866:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003868:	4b46      	ldr	r3, [pc, #280]	@ (8003984 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003870:	2b00      	cmp	r3, #0
 8003872:	d118      	bne.n	80038a6 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003874:	4b43      	ldr	r3, [pc, #268]	@ (8003984 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	4a42      	ldr	r2, [pc, #264]	@ (8003984 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800387a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800387e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003880:	f7fd fd08 	bl	8001294 <HAL_GetTick>
 8003884:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003886:	e008      	b.n	800389a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003888:	f7fd fd04 	bl	8001294 <HAL_GetTick>
 800388c:	4602      	mov	r2, r0
 800388e:	693b      	ldr	r3, [r7, #16]
 8003890:	1ad3      	subs	r3, r2, r3
 8003892:	2b64      	cmp	r3, #100	@ 0x64
 8003894:	d901      	bls.n	800389a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003896:	2303      	movs	r3, #3
 8003898:	e06d      	b.n	8003976 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800389a:	4b3a      	ldr	r3, [pc, #232]	@ (8003984 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d0f0      	beq.n	8003888 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80038a6:	4b36      	ldr	r3, [pc, #216]	@ (8003980 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038a8:	6a1b      	ldr	r3, [r3, #32]
 80038aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80038ae:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d02e      	beq.n	8003914 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	685b      	ldr	r3, [r3, #4]
 80038ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80038be:	68fa      	ldr	r2, [r7, #12]
 80038c0:	429a      	cmp	r2, r3
 80038c2:	d027      	beq.n	8003914 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80038c4:	4b2e      	ldr	r3, [pc, #184]	@ (8003980 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038c6:	6a1b      	ldr	r3, [r3, #32]
 80038c8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80038cc:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80038ce:	4b2e      	ldr	r3, [pc, #184]	@ (8003988 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80038d0:	2201      	movs	r2, #1
 80038d2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80038d4:	4b2c      	ldr	r3, [pc, #176]	@ (8003988 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80038d6:	2200      	movs	r2, #0
 80038d8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80038da:	4a29      	ldr	r2, [pc, #164]	@ (8003980 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	f003 0301 	and.w	r3, r3, #1
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d014      	beq.n	8003914 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038ea:	f7fd fcd3 	bl	8001294 <HAL_GetTick>
 80038ee:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038f0:	e00a      	b.n	8003908 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038f2:	f7fd fccf 	bl	8001294 <HAL_GetTick>
 80038f6:	4602      	mov	r2, r0
 80038f8:	693b      	ldr	r3, [r7, #16]
 80038fa:	1ad3      	subs	r3, r2, r3
 80038fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003900:	4293      	cmp	r3, r2
 8003902:	d901      	bls.n	8003908 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003904:	2303      	movs	r3, #3
 8003906:	e036      	b.n	8003976 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003908:	4b1d      	ldr	r3, [pc, #116]	@ (8003980 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800390a:	6a1b      	ldr	r3, [r3, #32]
 800390c:	f003 0302 	and.w	r3, r3, #2
 8003910:	2b00      	cmp	r3, #0
 8003912:	d0ee      	beq.n	80038f2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003914:	4b1a      	ldr	r3, [pc, #104]	@ (8003980 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003916:	6a1b      	ldr	r3, [r3, #32]
 8003918:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	685b      	ldr	r3, [r3, #4]
 8003920:	4917      	ldr	r1, [pc, #92]	@ (8003980 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003922:	4313      	orrs	r3, r2
 8003924:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003926:	7dfb      	ldrb	r3, [r7, #23]
 8003928:	2b01      	cmp	r3, #1
 800392a:	d105      	bne.n	8003938 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800392c:	4b14      	ldr	r3, [pc, #80]	@ (8003980 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800392e:	69db      	ldr	r3, [r3, #28]
 8003930:	4a13      	ldr	r2, [pc, #76]	@ (8003980 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003932:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003936:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f003 0302 	and.w	r3, r3, #2
 8003940:	2b00      	cmp	r3, #0
 8003942:	d008      	beq.n	8003956 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003944:	4b0e      	ldr	r3, [pc, #56]	@ (8003980 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003946:	685b      	ldr	r3, [r3, #4]
 8003948:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	689b      	ldr	r3, [r3, #8]
 8003950:	490b      	ldr	r1, [pc, #44]	@ (8003980 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003952:	4313      	orrs	r3, r2
 8003954:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f003 0310 	and.w	r3, r3, #16
 800395e:	2b00      	cmp	r3, #0
 8003960:	d008      	beq.n	8003974 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003962:	4b07      	ldr	r3, [pc, #28]	@ (8003980 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003964:	685b      	ldr	r3, [r3, #4]
 8003966:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	68db      	ldr	r3, [r3, #12]
 800396e:	4904      	ldr	r1, [pc, #16]	@ (8003980 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003970:	4313      	orrs	r3, r2
 8003972:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003974:	2300      	movs	r3, #0
}
 8003976:	4618      	mov	r0, r3
 8003978:	3718      	adds	r7, #24
 800397a:	46bd      	mov	sp, r7
 800397c:	bd80      	pop	{r7, pc}
 800397e:	bf00      	nop
 8003980:	40021000 	.word	0x40021000
 8003984:	40007000 	.word	0x40007000
 8003988:	42420440 	.word	0x42420440

0800398c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800398c:	b580      	push	{r7, lr}
 800398e:	b088      	sub	sp, #32
 8003990:	af00      	add	r7, sp, #0
 8003992:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8003994:	2300      	movs	r3, #0
 8003996:	617b      	str	r3, [r7, #20]
 8003998:	2300      	movs	r3, #0
 800399a:	61fb      	str	r3, [r7, #28]
 800399c:	2300      	movs	r3, #0
 800399e:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80039a0:	2300      	movs	r3, #0
 80039a2:	60fb      	str	r3, [r7, #12]
 80039a4:	2300      	movs	r3, #0
 80039a6:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2b10      	cmp	r3, #16
 80039ac:	d00a      	beq.n	80039c4 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	2b10      	cmp	r3, #16
 80039b2:	f200 808a 	bhi.w	8003aca <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	2b01      	cmp	r3, #1
 80039ba:	d045      	beq.n	8003a48 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	2b02      	cmp	r3, #2
 80039c0:	d075      	beq.n	8003aae <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 80039c2:	e082      	b.n	8003aca <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 80039c4:	4b46      	ldr	r3, [pc, #280]	@ (8003ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80039c6:	685b      	ldr	r3, [r3, #4]
 80039c8:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80039ca:	4b45      	ldr	r3, [pc, #276]	@ (8003ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d07b      	beq.n	8003ace <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	0c9b      	lsrs	r3, r3, #18
 80039da:	f003 030f 	and.w	r3, r3, #15
 80039de:	4a41      	ldr	r2, [pc, #260]	@ (8003ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 80039e0:	5cd3      	ldrb	r3, [r2, r3]
 80039e2:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d015      	beq.n	8003a1a <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80039ee:	4b3c      	ldr	r3, [pc, #240]	@ (8003ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80039f0:	685b      	ldr	r3, [r3, #4]
 80039f2:	0c5b      	lsrs	r3, r3, #17
 80039f4:	f003 0301 	and.w	r3, r3, #1
 80039f8:	4a3b      	ldr	r2, [pc, #236]	@ (8003ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 80039fa:	5cd3      	ldrb	r3, [r2, r3]
 80039fc:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d00d      	beq.n	8003a24 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8003a08:	4a38      	ldr	r2, [pc, #224]	@ (8003aec <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8003a0a:	697b      	ldr	r3, [r7, #20]
 8003a0c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003a10:	693b      	ldr	r3, [r7, #16]
 8003a12:	fb02 f303 	mul.w	r3, r2, r3
 8003a16:	61fb      	str	r3, [r7, #28]
 8003a18:	e004      	b.n	8003a24 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003a1a:	693b      	ldr	r3, [r7, #16]
 8003a1c:	4a34      	ldr	r2, [pc, #208]	@ (8003af0 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8003a1e:	fb02 f303 	mul.w	r3, r2, r3
 8003a22:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8003a24:	4b2e      	ldr	r3, [pc, #184]	@ (8003ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003a26:	685b      	ldr	r3, [r3, #4]
 8003a28:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a2c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003a30:	d102      	bne.n	8003a38 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8003a32:	69fb      	ldr	r3, [r7, #28]
 8003a34:	61bb      	str	r3, [r7, #24]
      break;
 8003a36:	e04a      	b.n	8003ace <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8003a38:	69fb      	ldr	r3, [r7, #28]
 8003a3a:	005b      	lsls	r3, r3, #1
 8003a3c:	4a2d      	ldr	r2, [pc, #180]	@ (8003af4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003a3e:	fba2 2303 	umull	r2, r3, r2, r3
 8003a42:	085b      	lsrs	r3, r3, #1
 8003a44:	61bb      	str	r3, [r7, #24]
      break;
 8003a46:	e042      	b.n	8003ace <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8003a48:	4b25      	ldr	r3, [pc, #148]	@ (8003ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003a4a:	6a1b      	ldr	r3, [r3, #32]
 8003a4c:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a54:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003a58:	d108      	bne.n	8003a6c <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	f003 0302 	and.w	r3, r3, #2
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d003      	beq.n	8003a6c <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8003a64:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003a68:	61bb      	str	r3, [r7, #24]
 8003a6a:	e01f      	b.n	8003aac <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a72:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003a76:	d109      	bne.n	8003a8c <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8003a78:	4b19      	ldr	r3, [pc, #100]	@ (8003ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003a7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a7c:	f003 0302 	and.w	r3, r3, #2
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d003      	beq.n	8003a8c <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8003a84:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8003a88:	61bb      	str	r3, [r7, #24]
 8003a8a:	e00f      	b.n	8003aac <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a92:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003a96:	d11c      	bne.n	8003ad2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8003a98:	4b11      	ldr	r3, [pc, #68]	@ (8003ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d016      	beq.n	8003ad2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8003aa4:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8003aa8:	61bb      	str	r3, [r7, #24]
      break;
 8003aaa:	e012      	b.n	8003ad2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8003aac:	e011      	b.n	8003ad2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8003aae:	f7ff fe85 	bl	80037bc <HAL_RCC_GetPCLK2Freq>
 8003ab2:	4602      	mov	r2, r0
 8003ab4:	4b0a      	ldr	r3, [pc, #40]	@ (8003ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003ab6:	685b      	ldr	r3, [r3, #4]
 8003ab8:	0b9b      	lsrs	r3, r3, #14
 8003aba:	f003 0303 	and.w	r3, r3, #3
 8003abe:	3301      	adds	r3, #1
 8003ac0:	005b      	lsls	r3, r3, #1
 8003ac2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ac6:	61bb      	str	r3, [r7, #24]
      break;
 8003ac8:	e004      	b.n	8003ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003aca:	bf00      	nop
 8003acc:	e002      	b.n	8003ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003ace:	bf00      	nop
 8003ad0:	e000      	b.n	8003ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003ad2:	bf00      	nop
    }
  }
  return (frequency);
 8003ad4:	69bb      	ldr	r3, [r7, #24]
}
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	3720      	adds	r7, #32
 8003ada:	46bd      	mov	sp, r7
 8003adc:	bd80      	pop	{r7, pc}
 8003ade:	bf00      	nop
 8003ae0:	40021000 	.word	0x40021000
 8003ae4:	0800791c 	.word	0x0800791c
 8003ae8:	0800792c 	.word	0x0800792c
 8003aec:	007a1200 	.word	0x007a1200
 8003af0:	003d0900 	.word	0x003d0900
 8003af4:	aaaaaaab 	.word	0xaaaaaaab

08003af8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003af8:	b580      	push	{r7, lr}
 8003afa:	b082      	sub	sp, #8
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d101      	bne.n	8003b0a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003b06:	2301      	movs	r3, #1
 8003b08:	e041      	b.n	8003b8e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b10:	b2db      	uxtb	r3, r3
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d106      	bne.n	8003b24 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	2200      	movs	r2, #0
 8003b1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003b1e:	6878      	ldr	r0, [r7, #4]
 8003b20:	f7fd fa10 	bl	8000f44 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2202      	movs	r2, #2
 8003b28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681a      	ldr	r2, [r3, #0]
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	3304      	adds	r3, #4
 8003b34:	4619      	mov	r1, r3
 8003b36:	4610      	mov	r0, r2
 8003b38:	f000 fc0c 	bl	8004354 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2201      	movs	r2, #1
 8003b40:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2201      	movs	r2, #1
 8003b48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2201      	movs	r2, #1
 8003b50:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	2201      	movs	r2, #1
 8003b58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2201      	movs	r2, #1
 8003b60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	2201      	movs	r2, #1
 8003b68:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2201      	movs	r2, #1
 8003b70:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2201      	movs	r2, #1
 8003b78:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2201      	movs	r2, #1
 8003b80:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2201      	movs	r2, #1
 8003b88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003b8c:	2300      	movs	r3, #0
}
 8003b8e:	4618      	mov	r0, r3
 8003b90:	3708      	adds	r7, #8
 8003b92:	46bd      	mov	sp, r7
 8003b94:	bd80      	pop	{r7, pc}
	...

08003b98 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003b98:	b480      	push	{r7}
 8003b9a:	b085      	sub	sp, #20
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ba6:	b2db      	uxtb	r3, r3
 8003ba8:	2b01      	cmp	r3, #1
 8003baa:	d001      	beq.n	8003bb0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003bac:	2301      	movs	r3, #1
 8003bae:	e02d      	b.n	8003c0c <HAL_TIM_Base_Start+0x74>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	2202      	movs	r2, #2
 8003bb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	4a16      	ldr	r2, [pc, #88]	@ (8003c18 <HAL_TIM_Base_Start+0x80>)
 8003bbe:	4293      	cmp	r3, r2
 8003bc0:	d009      	beq.n	8003bd6 <HAL_TIM_Base_Start+0x3e>
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003bca:	d004      	beq.n	8003bd6 <HAL_TIM_Base_Start+0x3e>
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	4a12      	ldr	r2, [pc, #72]	@ (8003c1c <HAL_TIM_Base_Start+0x84>)
 8003bd2:	4293      	cmp	r3, r2
 8003bd4:	d111      	bne.n	8003bfa <HAL_TIM_Base_Start+0x62>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	689b      	ldr	r3, [r3, #8]
 8003bdc:	f003 0307 	and.w	r3, r3, #7
 8003be0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	2b06      	cmp	r3, #6
 8003be6:	d010      	beq.n	8003c0a <HAL_TIM_Base_Start+0x72>
    {
      __HAL_TIM_ENABLE(htim);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	681a      	ldr	r2, [r3, #0]
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	f042 0201 	orr.w	r2, r2, #1
 8003bf6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003bf8:	e007      	b.n	8003c0a <HAL_TIM_Base_Start+0x72>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	681a      	ldr	r2, [r3, #0]
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f042 0201 	orr.w	r2, r2, #1
 8003c08:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003c0a:	2300      	movs	r3, #0
}
 8003c0c:	4618      	mov	r0, r3
 8003c0e:	3714      	adds	r7, #20
 8003c10:	46bd      	mov	sp, r7
 8003c12:	bc80      	pop	{r7}
 8003c14:	4770      	bx	lr
 8003c16:	bf00      	nop
 8003c18:	40012c00 	.word	0x40012c00
 8003c1c:	40000400 	.word	0x40000400

08003c20 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003c20:	b580      	push	{r7, lr}
 8003c22:	b082      	sub	sp, #8
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d101      	bne.n	8003c32 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003c2e:	2301      	movs	r3, #1
 8003c30:	e041      	b.n	8003cb6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c38:	b2db      	uxtb	r3, r3
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d106      	bne.n	8003c4c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	2200      	movs	r2, #0
 8003c42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003c46:	6878      	ldr	r0, [r7, #4]
 8003c48:	f000 f839 	bl	8003cbe <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2202      	movs	r2, #2
 8003c50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681a      	ldr	r2, [r3, #0]
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	3304      	adds	r3, #4
 8003c5c:	4619      	mov	r1, r3
 8003c5e:	4610      	mov	r0, r2
 8003c60:	f000 fb78 	bl	8004354 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	2201      	movs	r2, #1
 8003c68:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	2201      	movs	r2, #1
 8003c70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2201      	movs	r2, #1
 8003c78:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	2201      	movs	r2, #1
 8003c80:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2201      	movs	r2, #1
 8003c88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	2201      	movs	r2, #1
 8003c90:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	2201      	movs	r2, #1
 8003c98:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	2201      	movs	r2, #1
 8003ca0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2201      	movs	r2, #1
 8003ca8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	2201      	movs	r2, #1
 8003cb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003cb4:	2300      	movs	r3, #0
}
 8003cb6:	4618      	mov	r0, r3
 8003cb8:	3708      	adds	r7, #8
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	bd80      	pop	{r7, pc}

08003cbe <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003cbe:	b480      	push	{r7}
 8003cc0:	b083      	sub	sp, #12
 8003cc2:	af00      	add	r7, sp, #0
 8003cc4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003cc6:	bf00      	nop
 8003cc8:	370c      	adds	r7, #12
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	bc80      	pop	{r7}
 8003cce:	4770      	bx	lr

08003cd0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b084      	sub	sp, #16
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
 8003cd8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003cda:	683b      	ldr	r3, [r7, #0]
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d109      	bne.n	8003cf4 <HAL_TIM_PWM_Start+0x24>
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003ce6:	b2db      	uxtb	r3, r3
 8003ce8:	2b01      	cmp	r3, #1
 8003cea:	bf14      	ite	ne
 8003cec:	2301      	movne	r3, #1
 8003cee:	2300      	moveq	r3, #0
 8003cf0:	b2db      	uxtb	r3, r3
 8003cf2:	e022      	b.n	8003d3a <HAL_TIM_PWM_Start+0x6a>
 8003cf4:	683b      	ldr	r3, [r7, #0]
 8003cf6:	2b04      	cmp	r3, #4
 8003cf8:	d109      	bne.n	8003d0e <HAL_TIM_PWM_Start+0x3e>
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003d00:	b2db      	uxtb	r3, r3
 8003d02:	2b01      	cmp	r3, #1
 8003d04:	bf14      	ite	ne
 8003d06:	2301      	movne	r3, #1
 8003d08:	2300      	moveq	r3, #0
 8003d0a:	b2db      	uxtb	r3, r3
 8003d0c:	e015      	b.n	8003d3a <HAL_TIM_PWM_Start+0x6a>
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	2b08      	cmp	r3, #8
 8003d12:	d109      	bne.n	8003d28 <HAL_TIM_PWM_Start+0x58>
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003d1a:	b2db      	uxtb	r3, r3
 8003d1c:	2b01      	cmp	r3, #1
 8003d1e:	bf14      	ite	ne
 8003d20:	2301      	movne	r3, #1
 8003d22:	2300      	moveq	r3, #0
 8003d24:	b2db      	uxtb	r3, r3
 8003d26:	e008      	b.n	8003d3a <HAL_TIM_PWM_Start+0x6a>
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d2e:	b2db      	uxtb	r3, r3
 8003d30:	2b01      	cmp	r3, #1
 8003d32:	bf14      	ite	ne
 8003d34:	2301      	movne	r3, #1
 8003d36:	2300      	moveq	r3, #0
 8003d38:	b2db      	uxtb	r3, r3
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d001      	beq.n	8003d42 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003d3e:	2301      	movs	r3, #1
 8003d40:	e059      	b.n	8003df6 <HAL_TIM_PWM_Start+0x126>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003d42:	683b      	ldr	r3, [r7, #0]
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d104      	bne.n	8003d52 <HAL_TIM_PWM_Start+0x82>
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2202      	movs	r2, #2
 8003d4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003d50:	e013      	b.n	8003d7a <HAL_TIM_PWM_Start+0xaa>
 8003d52:	683b      	ldr	r3, [r7, #0]
 8003d54:	2b04      	cmp	r3, #4
 8003d56:	d104      	bne.n	8003d62 <HAL_TIM_PWM_Start+0x92>
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	2202      	movs	r2, #2
 8003d5c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003d60:	e00b      	b.n	8003d7a <HAL_TIM_PWM_Start+0xaa>
 8003d62:	683b      	ldr	r3, [r7, #0]
 8003d64:	2b08      	cmp	r3, #8
 8003d66:	d104      	bne.n	8003d72 <HAL_TIM_PWM_Start+0xa2>
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	2202      	movs	r2, #2
 8003d6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003d70:	e003      	b.n	8003d7a <HAL_TIM_PWM_Start+0xaa>
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	2202      	movs	r2, #2
 8003d76:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	2201      	movs	r2, #1
 8003d80:	6839      	ldr	r1, [r7, #0]
 8003d82:	4618      	mov	r0, r3
 8003d84:	f000 fd68 	bl	8004858 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	4a1c      	ldr	r2, [pc, #112]	@ (8003e00 <HAL_TIM_PWM_Start+0x130>)
 8003d8e:	4293      	cmp	r3, r2
 8003d90:	d107      	bne.n	8003da2 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003da0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	4a16      	ldr	r2, [pc, #88]	@ (8003e00 <HAL_TIM_PWM_Start+0x130>)
 8003da8:	4293      	cmp	r3, r2
 8003daa:	d009      	beq.n	8003dc0 <HAL_TIM_PWM_Start+0xf0>
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003db4:	d004      	beq.n	8003dc0 <HAL_TIM_PWM_Start+0xf0>
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	4a12      	ldr	r2, [pc, #72]	@ (8003e04 <HAL_TIM_PWM_Start+0x134>)
 8003dbc:	4293      	cmp	r3, r2
 8003dbe:	d111      	bne.n	8003de4 <HAL_TIM_PWM_Start+0x114>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	689b      	ldr	r3, [r3, #8]
 8003dc6:	f003 0307 	and.w	r3, r3, #7
 8003dca:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	2b06      	cmp	r3, #6
 8003dd0:	d010      	beq.n	8003df4 <HAL_TIM_PWM_Start+0x124>
    {
      __HAL_TIM_ENABLE(htim);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	681a      	ldr	r2, [r3, #0]
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f042 0201 	orr.w	r2, r2, #1
 8003de0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003de2:	e007      	b.n	8003df4 <HAL_TIM_PWM_Start+0x124>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	681a      	ldr	r2, [r3, #0]
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f042 0201 	orr.w	r2, r2, #1
 8003df2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003df4:	2300      	movs	r3, #0
}
 8003df6:	4618      	mov	r0, r3
 8003df8:	3710      	adds	r7, #16
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	bd80      	pop	{r7, pc}
 8003dfe:	bf00      	nop
 8003e00:	40012c00 	.word	0x40012c00
 8003e04:	40000400 	.word	0x40000400

08003e08 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	b084      	sub	sp, #16
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	68db      	ldr	r3, [r3, #12]
 8003e16:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	691b      	ldr	r3, [r3, #16]
 8003e1e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003e20:	68bb      	ldr	r3, [r7, #8]
 8003e22:	f003 0302 	and.w	r3, r3, #2
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d020      	beq.n	8003e6c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	f003 0302 	and.w	r3, r3, #2
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d01b      	beq.n	8003e6c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f06f 0202 	mvn.w	r2, #2
 8003e3c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	2201      	movs	r2, #1
 8003e42:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	699b      	ldr	r3, [r3, #24]
 8003e4a:	f003 0303 	and.w	r3, r3, #3
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d003      	beq.n	8003e5a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003e52:	6878      	ldr	r0, [r7, #4]
 8003e54:	f000 fa63 	bl	800431e <HAL_TIM_IC_CaptureCallback>
 8003e58:	e005      	b.n	8003e66 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e5a:	6878      	ldr	r0, [r7, #4]
 8003e5c:	f000 fa56 	bl	800430c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e60:	6878      	ldr	r0, [r7, #4]
 8003e62:	f000 fa65 	bl	8004330 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	2200      	movs	r2, #0
 8003e6a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003e6c:	68bb      	ldr	r3, [r7, #8]
 8003e6e:	f003 0304 	and.w	r3, r3, #4
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d020      	beq.n	8003eb8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	f003 0304 	and.w	r3, r3, #4
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d01b      	beq.n	8003eb8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f06f 0204 	mvn.w	r2, #4
 8003e88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	2202      	movs	r2, #2
 8003e8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	699b      	ldr	r3, [r3, #24]
 8003e96:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d003      	beq.n	8003ea6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003e9e:	6878      	ldr	r0, [r7, #4]
 8003ea0:	f000 fa3d 	bl	800431e <HAL_TIM_IC_CaptureCallback>
 8003ea4:	e005      	b.n	8003eb2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ea6:	6878      	ldr	r0, [r7, #4]
 8003ea8:	f000 fa30 	bl	800430c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003eac:	6878      	ldr	r0, [r7, #4]
 8003eae:	f000 fa3f 	bl	8004330 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003eb8:	68bb      	ldr	r3, [r7, #8]
 8003eba:	f003 0308 	and.w	r3, r3, #8
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d020      	beq.n	8003f04 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	f003 0308 	and.w	r3, r3, #8
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d01b      	beq.n	8003f04 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f06f 0208 	mvn.w	r2, #8
 8003ed4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	2204      	movs	r2, #4
 8003eda:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	69db      	ldr	r3, [r3, #28]
 8003ee2:	f003 0303 	and.w	r3, r3, #3
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d003      	beq.n	8003ef2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003eea:	6878      	ldr	r0, [r7, #4]
 8003eec:	f000 fa17 	bl	800431e <HAL_TIM_IC_CaptureCallback>
 8003ef0:	e005      	b.n	8003efe <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ef2:	6878      	ldr	r0, [r7, #4]
 8003ef4:	f000 fa0a 	bl	800430c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ef8:	6878      	ldr	r0, [r7, #4]
 8003efa:	f000 fa19 	bl	8004330 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	2200      	movs	r2, #0
 8003f02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003f04:	68bb      	ldr	r3, [r7, #8]
 8003f06:	f003 0310 	and.w	r3, r3, #16
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d020      	beq.n	8003f50 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	f003 0310 	and.w	r3, r3, #16
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d01b      	beq.n	8003f50 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f06f 0210 	mvn.w	r2, #16
 8003f20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	2208      	movs	r2, #8
 8003f26:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	69db      	ldr	r3, [r3, #28]
 8003f2e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d003      	beq.n	8003f3e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003f36:	6878      	ldr	r0, [r7, #4]
 8003f38:	f000 f9f1 	bl	800431e <HAL_TIM_IC_CaptureCallback>
 8003f3c:	e005      	b.n	8003f4a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f3e:	6878      	ldr	r0, [r7, #4]
 8003f40:	f000 f9e4 	bl	800430c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f44:	6878      	ldr	r0, [r7, #4]
 8003f46:	f000 f9f3 	bl	8004330 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003f50:	68bb      	ldr	r3, [r7, #8]
 8003f52:	f003 0301 	and.w	r3, r3, #1
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d00c      	beq.n	8003f74 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	f003 0301 	and.w	r3, r3, #1
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d007      	beq.n	8003f74 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f06f 0201 	mvn.w	r2, #1
 8003f6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003f6e:	6878      	ldr	r0, [r7, #4]
 8003f70:	f000 f9c3 	bl	80042fa <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003f74:	68bb      	ldr	r3, [r7, #8]
 8003f76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d00c      	beq.n	8003f98 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d007      	beq.n	8003f98 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003f90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003f92:	6878      	ldr	r0, [r7, #4]
 8003f94:	f000 fce5 	bl	8004962 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003f98:	68bb      	ldr	r3, [r7, #8]
 8003f9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d00c      	beq.n	8003fbc <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d007      	beq.n	8003fbc <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003fb4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003fb6:	6878      	ldr	r0, [r7, #4]
 8003fb8:	f000 f9c3 	bl	8004342 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003fbc:	68bb      	ldr	r3, [r7, #8]
 8003fbe:	f003 0320 	and.w	r3, r3, #32
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d00c      	beq.n	8003fe0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	f003 0320 	and.w	r3, r3, #32
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d007      	beq.n	8003fe0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f06f 0220 	mvn.w	r2, #32
 8003fd8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003fda:	6878      	ldr	r0, [r7, #4]
 8003fdc:	f000 fcb8 	bl	8004950 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003fe0:	bf00      	nop
 8003fe2:	3710      	adds	r7, #16
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	bd80      	pop	{r7, pc}

08003fe8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	b086      	sub	sp, #24
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	60f8      	str	r0, [r7, #12]
 8003ff0:	60b9      	str	r1, [r7, #8]
 8003ff2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003ff4:	2300      	movs	r3, #0
 8003ff6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003ffe:	2b01      	cmp	r3, #1
 8004000:	d101      	bne.n	8004006 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004002:	2302      	movs	r3, #2
 8004004:	e0ae      	b.n	8004164 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	2201      	movs	r2, #1
 800400a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	2b0c      	cmp	r3, #12
 8004012:	f200 809f 	bhi.w	8004154 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004016:	a201      	add	r2, pc, #4	@ (adr r2, 800401c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004018:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800401c:	08004051 	.word	0x08004051
 8004020:	08004155 	.word	0x08004155
 8004024:	08004155 	.word	0x08004155
 8004028:	08004155 	.word	0x08004155
 800402c:	08004091 	.word	0x08004091
 8004030:	08004155 	.word	0x08004155
 8004034:	08004155 	.word	0x08004155
 8004038:	08004155 	.word	0x08004155
 800403c:	080040d3 	.word	0x080040d3
 8004040:	08004155 	.word	0x08004155
 8004044:	08004155 	.word	0x08004155
 8004048:	08004155 	.word	0x08004155
 800404c:	08004113 	.word	0x08004113
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	68b9      	ldr	r1, [r7, #8]
 8004056:	4618      	mov	r0, r3
 8004058:	f000 f9e0 	bl	800441c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	699a      	ldr	r2, [r3, #24]
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f042 0208 	orr.w	r2, r2, #8
 800406a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	699a      	ldr	r2, [r3, #24]
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f022 0204 	bic.w	r2, r2, #4
 800407a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	6999      	ldr	r1, [r3, #24]
 8004082:	68bb      	ldr	r3, [r7, #8]
 8004084:	691a      	ldr	r2, [r3, #16]
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	430a      	orrs	r2, r1
 800408c:	619a      	str	r2, [r3, #24]
      break;
 800408e:	e064      	b.n	800415a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	68b9      	ldr	r1, [r7, #8]
 8004096:	4618      	mov	r0, r3
 8004098:	f000 fa26 	bl	80044e8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	699a      	ldr	r2, [r3, #24]
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80040aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	699a      	ldr	r2, [r3, #24]
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80040ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	6999      	ldr	r1, [r3, #24]
 80040c2:	68bb      	ldr	r3, [r7, #8]
 80040c4:	691b      	ldr	r3, [r3, #16]
 80040c6:	021a      	lsls	r2, r3, #8
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	430a      	orrs	r2, r1
 80040ce:	619a      	str	r2, [r3, #24]
      break;
 80040d0:	e043      	b.n	800415a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	68b9      	ldr	r1, [r7, #8]
 80040d8:	4618      	mov	r0, r3
 80040da:	f000 fa6f 	bl	80045bc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	69da      	ldr	r2, [r3, #28]
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f042 0208 	orr.w	r2, r2, #8
 80040ec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	69da      	ldr	r2, [r3, #28]
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f022 0204 	bic.w	r2, r2, #4
 80040fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	69d9      	ldr	r1, [r3, #28]
 8004104:	68bb      	ldr	r3, [r7, #8]
 8004106:	691a      	ldr	r2, [r3, #16]
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	430a      	orrs	r2, r1
 800410e:	61da      	str	r2, [r3, #28]
      break;
 8004110:	e023      	b.n	800415a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	68b9      	ldr	r1, [r7, #8]
 8004118:	4618      	mov	r0, r3
 800411a:	f000 fab9 	bl	8004690 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	69da      	ldr	r2, [r3, #28]
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800412c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	69da      	ldr	r2, [r3, #28]
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800413c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	69d9      	ldr	r1, [r3, #28]
 8004144:	68bb      	ldr	r3, [r7, #8]
 8004146:	691b      	ldr	r3, [r3, #16]
 8004148:	021a      	lsls	r2, r3, #8
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	430a      	orrs	r2, r1
 8004150:	61da      	str	r2, [r3, #28]
      break;
 8004152:	e002      	b.n	800415a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004154:	2301      	movs	r3, #1
 8004156:	75fb      	strb	r3, [r7, #23]
      break;
 8004158:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	2200      	movs	r2, #0
 800415e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004162:	7dfb      	ldrb	r3, [r7, #23]
}
 8004164:	4618      	mov	r0, r3
 8004166:	3718      	adds	r7, #24
 8004168:	46bd      	mov	sp, r7
 800416a:	bd80      	pop	{r7, pc}

0800416c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800416c:	b580      	push	{r7, lr}
 800416e:	b084      	sub	sp, #16
 8004170:	af00      	add	r7, sp, #0
 8004172:	6078      	str	r0, [r7, #4]
 8004174:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004176:	2300      	movs	r3, #0
 8004178:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004180:	2b01      	cmp	r3, #1
 8004182:	d101      	bne.n	8004188 <HAL_TIM_ConfigClockSource+0x1c>
 8004184:	2302      	movs	r3, #2
 8004186:	e0b4      	b.n	80042f2 <HAL_TIM_ConfigClockSource+0x186>
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2201      	movs	r2, #1
 800418c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	2202      	movs	r2, #2
 8004194:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	689b      	ldr	r3, [r3, #8]
 800419e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80041a0:	68bb      	ldr	r3, [r7, #8]
 80041a2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80041a6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80041a8:	68bb      	ldr	r3, [r7, #8]
 80041aa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80041ae:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	68ba      	ldr	r2, [r7, #8]
 80041b6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80041b8:	683b      	ldr	r3, [r7, #0]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80041c0:	d03e      	beq.n	8004240 <HAL_TIM_ConfigClockSource+0xd4>
 80041c2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80041c6:	f200 8087 	bhi.w	80042d8 <HAL_TIM_ConfigClockSource+0x16c>
 80041ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80041ce:	f000 8086 	beq.w	80042de <HAL_TIM_ConfigClockSource+0x172>
 80041d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80041d6:	d87f      	bhi.n	80042d8 <HAL_TIM_ConfigClockSource+0x16c>
 80041d8:	2b70      	cmp	r3, #112	@ 0x70
 80041da:	d01a      	beq.n	8004212 <HAL_TIM_ConfigClockSource+0xa6>
 80041dc:	2b70      	cmp	r3, #112	@ 0x70
 80041de:	d87b      	bhi.n	80042d8 <HAL_TIM_ConfigClockSource+0x16c>
 80041e0:	2b60      	cmp	r3, #96	@ 0x60
 80041e2:	d050      	beq.n	8004286 <HAL_TIM_ConfigClockSource+0x11a>
 80041e4:	2b60      	cmp	r3, #96	@ 0x60
 80041e6:	d877      	bhi.n	80042d8 <HAL_TIM_ConfigClockSource+0x16c>
 80041e8:	2b50      	cmp	r3, #80	@ 0x50
 80041ea:	d03c      	beq.n	8004266 <HAL_TIM_ConfigClockSource+0xfa>
 80041ec:	2b50      	cmp	r3, #80	@ 0x50
 80041ee:	d873      	bhi.n	80042d8 <HAL_TIM_ConfigClockSource+0x16c>
 80041f0:	2b40      	cmp	r3, #64	@ 0x40
 80041f2:	d058      	beq.n	80042a6 <HAL_TIM_ConfigClockSource+0x13a>
 80041f4:	2b40      	cmp	r3, #64	@ 0x40
 80041f6:	d86f      	bhi.n	80042d8 <HAL_TIM_ConfigClockSource+0x16c>
 80041f8:	2b30      	cmp	r3, #48	@ 0x30
 80041fa:	d064      	beq.n	80042c6 <HAL_TIM_ConfigClockSource+0x15a>
 80041fc:	2b30      	cmp	r3, #48	@ 0x30
 80041fe:	d86b      	bhi.n	80042d8 <HAL_TIM_ConfigClockSource+0x16c>
 8004200:	2b20      	cmp	r3, #32
 8004202:	d060      	beq.n	80042c6 <HAL_TIM_ConfigClockSource+0x15a>
 8004204:	2b20      	cmp	r3, #32
 8004206:	d867      	bhi.n	80042d8 <HAL_TIM_ConfigClockSource+0x16c>
 8004208:	2b00      	cmp	r3, #0
 800420a:	d05c      	beq.n	80042c6 <HAL_TIM_ConfigClockSource+0x15a>
 800420c:	2b10      	cmp	r3, #16
 800420e:	d05a      	beq.n	80042c6 <HAL_TIM_ConfigClockSource+0x15a>
 8004210:	e062      	b.n	80042d8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004216:	683b      	ldr	r3, [r7, #0]
 8004218:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800421a:	683b      	ldr	r3, [r7, #0]
 800421c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800421e:	683b      	ldr	r3, [r7, #0]
 8004220:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004222:	f000 fafa 	bl	800481a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	689b      	ldr	r3, [r3, #8]
 800422c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800422e:	68bb      	ldr	r3, [r7, #8]
 8004230:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004234:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	68ba      	ldr	r2, [r7, #8]
 800423c:	609a      	str	r2, [r3, #8]
      break;
 800423e:	e04f      	b.n	80042e0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004244:	683b      	ldr	r3, [r7, #0]
 8004246:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004248:	683b      	ldr	r3, [r7, #0]
 800424a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800424c:	683b      	ldr	r3, [r7, #0]
 800424e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004250:	f000 fae3 	bl	800481a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	689a      	ldr	r2, [r3, #8]
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004262:	609a      	str	r2, [r3, #8]
      break;
 8004264:	e03c      	b.n	80042e0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800426a:	683b      	ldr	r3, [r7, #0]
 800426c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800426e:	683b      	ldr	r3, [r7, #0]
 8004270:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004272:	461a      	mov	r2, r3
 8004274:	f000 fa5a 	bl	800472c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	2150      	movs	r1, #80	@ 0x50
 800427e:	4618      	mov	r0, r3
 8004280:	f000 fab1 	bl	80047e6 <TIM_ITRx_SetConfig>
      break;
 8004284:	e02c      	b.n	80042e0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800428a:	683b      	ldr	r3, [r7, #0]
 800428c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800428e:	683b      	ldr	r3, [r7, #0]
 8004290:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004292:	461a      	mov	r2, r3
 8004294:	f000 fa78 	bl	8004788 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	2160      	movs	r1, #96	@ 0x60
 800429e:	4618      	mov	r0, r3
 80042a0:	f000 faa1 	bl	80047e6 <TIM_ITRx_SetConfig>
      break;
 80042a4:	e01c      	b.n	80042e0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80042aa:	683b      	ldr	r3, [r7, #0]
 80042ac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80042ae:	683b      	ldr	r3, [r7, #0]
 80042b0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80042b2:	461a      	mov	r2, r3
 80042b4:	f000 fa3a 	bl	800472c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	2140      	movs	r1, #64	@ 0x40
 80042be:	4618      	mov	r0, r3
 80042c0:	f000 fa91 	bl	80047e6 <TIM_ITRx_SetConfig>
      break;
 80042c4:	e00c      	b.n	80042e0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681a      	ldr	r2, [r3, #0]
 80042ca:	683b      	ldr	r3, [r7, #0]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	4619      	mov	r1, r3
 80042d0:	4610      	mov	r0, r2
 80042d2:	f000 fa88 	bl	80047e6 <TIM_ITRx_SetConfig>
      break;
 80042d6:	e003      	b.n	80042e0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80042d8:	2301      	movs	r3, #1
 80042da:	73fb      	strb	r3, [r7, #15]
      break;
 80042dc:	e000      	b.n	80042e0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80042de:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2201      	movs	r2, #1
 80042e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	2200      	movs	r2, #0
 80042ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80042f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80042f2:	4618      	mov	r0, r3
 80042f4:	3710      	adds	r7, #16
 80042f6:	46bd      	mov	sp, r7
 80042f8:	bd80      	pop	{r7, pc}

080042fa <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80042fa:	b480      	push	{r7}
 80042fc:	b083      	sub	sp, #12
 80042fe:	af00      	add	r7, sp, #0
 8004300:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004302:	bf00      	nop
 8004304:	370c      	adds	r7, #12
 8004306:	46bd      	mov	sp, r7
 8004308:	bc80      	pop	{r7}
 800430a:	4770      	bx	lr

0800430c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800430c:	b480      	push	{r7}
 800430e:	b083      	sub	sp, #12
 8004310:	af00      	add	r7, sp, #0
 8004312:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004314:	bf00      	nop
 8004316:	370c      	adds	r7, #12
 8004318:	46bd      	mov	sp, r7
 800431a:	bc80      	pop	{r7}
 800431c:	4770      	bx	lr

0800431e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800431e:	b480      	push	{r7}
 8004320:	b083      	sub	sp, #12
 8004322:	af00      	add	r7, sp, #0
 8004324:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004326:	bf00      	nop
 8004328:	370c      	adds	r7, #12
 800432a:	46bd      	mov	sp, r7
 800432c:	bc80      	pop	{r7}
 800432e:	4770      	bx	lr

08004330 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004330:	b480      	push	{r7}
 8004332:	b083      	sub	sp, #12
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004338:	bf00      	nop
 800433a:	370c      	adds	r7, #12
 800433c:	46bd      	mov	sp, r7
 800433e:	bc80      	pop	{r7}
 8004340:	4770      	bx	lr

08004342 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004342:	b480      	push	{r7}
 8004344:	b083      	sub	sp, #12
 8004346:	af00      	add	r7, sp, #0
 8004348:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800434a:	bf00      	nop
 800434c:	370c      	adds	r7, #12
 800434e:	46bd      	mov	sp, r7
 8004350:	bc80      	pop	{r7}
 8004352:	4770      	bx	lr

08004354 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004354:	b480      	push	{r7}
 8004356:	b085      	sub	sp, #20
 8004358:	af00      	add	r7, sp, #0
 800435a:	6078      	str	r0, [r7, #4]
 800435c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	4a2b      	ldr	r2, [pc, #172]	@ (8004414 <TIM_Base_SetConfig+0xc0>)
 8004368:	4293      	cmp	r3, r2
 800436a:	d007      	beq.n	800437c <TIM_Base_SetConfig+0x28>
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004372:	d003      	beq.n	800437c <TIM_Base_SetConfig+0x28>
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	4a28      	ldr	r2, [pc, #160]	@ (8004418 <TIM_Base_SetConfig+0xc4>)
 8004378:	4293      	cmp	r3, r2
 800437a:	d108      	bne.n	800438e <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004382:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004384:	683b      	ldr	r3, [r7, #0]
 8004386:	685b      	ldr	r3, [r3, #4]
 8004388:	68fa      	ldr	r2, [r7, #12]
 800438a:	4313      	orrs	r3, r2
 800438c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	4a20      	ldr	r2, [pc, #128]	@ (8004414 <TIM_Base_SetConfig+0xc0>)
 8004392:	4293      	cmp	r3, r2
 8004394:	d007      	beq.n	80043a6 <TIM_Base_SetConfig+0x52>
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800439c:	d003      	beq.n	80043a6 <TIM_Base_SetConfig+0x52>
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	4a1d      	ldr	r2, [pc, #116]	@ (8004418 <TIM_Base_SetConfig+0xc4>)
 80043a2:	4293      	cmp	r3, r2
 80043a4:	d108      	bne.n	80043b8 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80043ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80043ae:	683b      	ldr	r3, [r7, #0]
 80043b0:	68db      	ldr	r3, [r3, #12]
 80043b2:	68fa      	ldr	r2, [r7, #12]
 80043b4:	4313      	orrs	r3, r2
 80043b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80043be:	683b      	ldr	r3, [r7, #0]
 80043c0:	695b      	ldr	r3, [r3, #20]
 80043c2:	4313      	orrs	r3, r2
 80043c4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	68fa      	ldr	r2, [r7, #12]
 80043ca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80043cc:	683b      	ldr	r3, [r7, #0]
 80043ce:	689a      	ldr	r2, [r3, #8]
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80043d4:	683b      	ldr	r3, [r7, #0]
 80043d6:	681a      	ldr	r2, [r3, #0]
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	4a0d      	ldr	r2, [pc, #52]	@ (8004414 <TIM_Base_SetConfig+0xc0>)
 80043e0:	4293      	cmp	r3, r2
 80043e2:	d103      	bne.n	80043ec <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80043e4:	683b      	ldr	r3, [r7, #0]
 80043e6:	691a      	ldr	r2, [r3, #16]
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2201      	movs	r2, #1
 80043f0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	691b      	ldr	r3, [r3, #16]
 80043f6:	f003 0301 	and.w	r3, r3, #1
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d005      	beq.n	800440a <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	691b      	ldr	r3, [r3, #16]
 8004402:	f023 0201 	bic.w	r2, r3, #1
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	611a      	str	r2, [r3, #16]
  }
}
 800440a:	bf00      	nop
 800440c:	3714      	adds	r7, #20
 800440e:	46bd      	mov	sp, r7
 8004410:	bc80      	pop	{r7}
 8004412:	4770      	bx	lr
 8004414:	40012c00 	.word	0x40012c00
 8004418:	40000400 	.word	0x40000400

0800441c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800441c:	b480      	push	{r7}
 800441e:	b087      	sub	sp, #28
 8004420:	af00      	add	r7, sp, #0
 8004422:	6078      	str	r0, [r7, #4]
 8004424:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	6a1b      	ldr	r3, [r3, #32]
 800442a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	6a1b      	ldr	r3, [r3, #32]
 8004430:	f023 0201 	bic.w	r2, r3, #1
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	685b      	ldr	r3, [r3, #4]
 800443c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	699b      	ldr	r3, [r3, #24]
 8004442:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800444a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	f023 0303 	bic.w	r3, r3, #3
 8004452:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004454:	683b      	ldr	r3, [r7, #0]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	68fa      	ldr	r2, [r7, #12]
 800445a:	4313      	orrs	r3, r2
 800445c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800445e:	697b      	ldr	r3, [r7, #20]
 8004460:	f023 0302 	bic.w	r3, r3, #2
 8004464:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004466:	683b      	ldr	r3, [r7, #0]
 8004468:	689b      	ldr	r3, [r3, #8]
 800446a:	697a      	ldr	r2, [r7, #20]
 800446c:	4313      	orrs	r3, r2
 800446e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	4a1c      	ldr	r2, [pc, #112]	@ (80044e4 <TIM_OC1_SetConfig+0xc8>)
 8004474:	4293      	cmp	r3, r2
 8004476:	d10c      	bne.n	8004492 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004478:	697b      	ldr	r3, [r7, #20]
 800447a:	f023 0308 	bic.w	r3, r3, #8
 800447e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004480:	683b      	ldr	r3, [r7, #0]
 8004482:	68db      	ldr	r3, [r3, #12]
 8004484:	697a      	ldr	r2, [r7, #20]
 8004486:	4313      	orrs	r3, r2
 8004488:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800448a:	697b      	ldr	r3, [r7, #20]
 800448c:	f023 0304 	bic.w	r3, r3, #4
 8004490:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	4a13      	ldr	r2, [pc, #76]	@ (80044e4 <TIM_OC1_SetConfig+0xc8>)
 8004496:	4293      	cmp	r3, r2
 8004498:	d111      	bne.n	80044be <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800449a:	693b      	ldr	r3, [r7, #16]
 800449c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80044a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80044a2:	693b      	ldr	r3, [r7, #16]
 80044a4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80044a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80044aa:	683b      	ldr	r3, [r7, #0]
 80044ac:	695b      	ldr	r3, [r3, #20]
 80044ae:	693a      	ldr	r2, [r7, #16]
 80044b0:	4313      	orrs	r3, r2
 80044b2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80044b4:	683b      	ldr	r3, [r7, #0]
 80044b6:	699b      	ldr	r3, [r3, #24]
 80044b8:	693a      	ldr	r2, [r7, #16]
 80044ba:	4313      	orrs	r3, r2
 80044bc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	693a      	ldr	r2, [r7, #16]
 80044c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	68fa      	ldr	r2, [r7, #12]
 80044c8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80044ca:	683b      	ldr	r3, [r7, #0]
 80044cc:	685a      	ldr	r2, [r3, #4]
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	697a      	ldr	r2, [r7, #20]
 80044d6:	621a      	str	r2, [r3, #32]
}
 80044d8:	bf00      	nop
 80044da:	371c      	adds	r7, #28
 80044dc:	46bd      	mov	sp, r7
 80044de:	bc80      	pop	{r7}
 80044e0:	4770      	bx	lr
 80044e2:	bf00      	nop
 80044e4:	40012c00 	.word	0x40012c00

080044e8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80044e8:	b480      	push	{r7}
 80044ea:	b087      	sub	sp, #28
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	6078      	str	r0, [r7, #4]
 80044f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6a1b      	ldr	r3, [r3, #32]
 80044f6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	6a1b      	ldr	r3, [r3, #32]
 80044fc:	f023 0210 	bic.w	r2, r3, #16
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	685b      	ldr	r3, [r3, #4]
 8004508:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	699b      	ldr	r3, [r3, #24]
 800450e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004516:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800451e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004520:	683b      	ldr	r3, [r7, #0]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	021b      	lsls	r3, r3, #8
 8004526:	68fa      	ldr	r2, [r7, #12]
 8004528:	4313      	orrs	r3, r2
 800452a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800452c:	697b      	ldr	r3, [r7, #20]
 800452e:	f023 0320 	bic.w	r3, r3, #32
 8004532:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004534:	683b      	ldr	r3, [r7, #0]
 8004536:	689b      	ldr	r3, [r3, #8]
 8004538:	011b      	lsls	r3, r3, #4
 800453a:	697a      	ldr	r2, [r7, #20]
 800453c:	4313      	orrs	r3, r2
 800453e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	4a1d      	ldr	r2, [pc, #116]	@ (80045b8 <TIM_OC2_SetConfig+0xd0>)
 8004544:	4293      	cmp	r3, r2
 8004546:	d10d      	bne.n	8004564 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004548:	697b      	ldr	r3, [r7, #20]
 800454a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800454e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004550:	683b      	ldr	r3, [r7, #0]
 8004552:	68db      	ldr	r3, [r3, #12]
 8004554:	011b      	lsls	r3, r3, #4
 8004556:	697a      	ldr	r2, [r7, #20]
 8004558:	4313      	orrs	r3, r2
 800455a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800455c:	697b      	ldr	r3, [r7, #20]
 800455e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004562:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	4a14      	ldr	r2, [pc, #80]	@ (80045b8 <TIM_OC2_SetConfig+0xd0>)
 8004568:	4293      	cmp	r3, r2
 800456a:	d113      	bne.n	8004594 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800456c:	693b      	ldr	r3, [r7, #16]
 800456e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004572:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004574:	693b      	ldr	r3, [r7, #16]
 8004576:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800457a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800457c:	683b      	ldr	r3, [r7, #0]
 800457e:	695b      	ldr	r3, [r3, #20]
 8004580:	009b      	lsls	r3, r3, #2
 8004582:	693a      	ldr	r2, [r7, #16]
 8004584:	4313      	orrs	r3, r2
 8004586:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004588:	683b      	ldr	r3, [r7, #0]
 800458a:	699b      	ldr	r3, [r3, #24]
 800458c:	009b      	lsls	r3, r3, #2
 800458e:	693a      	ldr	r2, [r7, #16]
 8004590:	4313      	orrs	r3, r2
 8004592:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	693a      	ldr	r2, [r7, #16]
 8004598:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	68fa      	ldr	r2, [r7, #12]
 800459e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80045a0:	683b      	ldr	r3, [r7, #0]
 80045a2:	685a      	ldr	r2, [r3, #4]
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	697a      	ldr	r2, [r7, #20]
 80045ac:	621a      	str	r2, [r3, #32]
}
 80045ae:	bf00      	nop
 80045b0:	371c      	adds	r7, #28
 80045b2:	46bd      	mov	sp, r7
 80045b4:	bc80      	pop	{r7}
 80045b6:	4770      	bx	lr
 80045b8:	40012c00 	.word	0x40012c00

080045bc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80045bc:	b480      	push	{r7}
 80045be:	b087      	sub	sp, #28
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	6078      	str	r0, [r7, #4]
 80045c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	6a1b      	ldr	r3, [r3, #32]
 80045ca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	6a1b      	ldr	r3, [r3, #32]
 80045d0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	685b      	ldr	r3, [r3, #4]
 80045dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	69db      	ldr	r3, [r3, #28]
 80045e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80045ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	f023 0303 	bic.w	r3, r3, #3
 80045f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80045f4:	683b      	ldr	r3, [r7, #0]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	68fa      	ldr	r2, [r7, #12]
 80045fa:	4313      	orrs	r3, r2
 80045fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80045fe:	697b      	ldr	r3, [r7, #20]
 8004600:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004604:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004606:	683b      	ldr	r3, [r7, #0]
 8004608:	689b      	ldr	r3, [r3, #8]
 800460a:	021b      	lsls	r3, r3, #8
 800460c:	697a      	ldr	r2, [r7, #20]
 800460e:	4313      	orrs	r3, r2
 8004610:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	4a1d      	ldr	r2, [pc, #116]	@ (800468c <TIM_OC3_SetConfig+0xd0>)
 8004616:	4293      	cmp	r3, r2
 8004618:	d10d      	bne.n	8004636 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800461a:	697b      	ldr	r3, [r7, #20]
 800461c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004620:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004622:	683b      	ldr	r3, [r7, #0]
 8004624:	68db      	ldr	r3, [r3, #12]
 8004626:	021b      	lsls	r3, r3, #8
 8004628:	697a      	ldr	r2, [r7, #20]
 800462a:	4313      	orrs	r3, r2
 800462c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800462e:	697b      	ldr	r3, [r7, #20]
 8004630:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004634:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	4a14      	ldr	r2, [pc, #80]	@ (800468c <TIM_OC3_SetConfig+0xd0>)
 800463a:	4293      	cmp	r3, r2
 800463c:	d113      	bne.n	8004666 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800463e:	693b      	ldr	r3, [r7, #16]
 8004640:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004644:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004646:	693b      	ldr	r3, [r7, #16]
 8004648:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800464c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800464e:	683b      	ldr	r3, [r7, #0]
 8004650:	695b      	ldr	r3, [r3, #20]
 8004652:	011b      	lsls	r3, r3, #4
 8004654:	693a      	ldr	r2, [r7, #16]
 8004656:	4313      	orrs	r3, r2
 8004658:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800465a:	683b      	ldr	r3, [r7, #0]
 800465c:	699b      	ldr	r3, [r3, #24]
 800465e:	011b      	lsls	r3, r3, #4
 8004660:	693a      	ldr	r2, [r7, #16]
 8004662:	4313      	orrs	r3, r2
 8004664:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	693a      	ldr	r2, [r7, #16]
 800466a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	68fa      	ldr	r2, [r7, #12]
 8004670:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004672:	683b      	ldr	r3, [r7, #0]
 8004674:	685a      	ldr	r2, [r3, #4]
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	697a      	ldr	r2, [r7, #20]
 800467e:	621a      	str	r2, [r3, #32]
}
 8004680:	bf00      	nop
 8004682:	371c      	adds	r7, #28
 8004684:	46bd      	mov	sp, r7
 8004686:	bc80      	pop	{r7}
 8004688:	4770      	bx	lr
 800468a:	bf00      	nop
 800468c:	40012c00 	.word	0x40012c00

08004690 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004690:	b480      	push	{r7}
 8004692:	b087      	sub	sp, #28
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
 8004698:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	6a1b      	ldr	r3, [r3, #32]
 800469e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6a1b      	ldr	r3, [r3, #32]
 80046a4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	685b      	ldr	r3, [r3, #4]
 80046b0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	69db      	ldr	r3, [r3, #28]
 80046b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80046be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80046c6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80046c8:	683b      	ldr	r3, [r7, #0]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	021b      	lsls	r3, r3, #8
 80046ce:	68fa      	ldr	r2, [r7, #12]
 80046d0:	4313      	orrs	r3, r2
 80046d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80046d4:	693b      	ldr	r3, [r7, #16]
 80046d6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80046da:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80046dc:	683b      	ldr	r3, [r7, #0]
 80046de:	689b      	ldr	r3, [r3, #8]
 80046e0:	031b      	lsls	r3, r3, #12
 80046e2:	693a      	ldr	r2, [r7, #16]
 80046e4:	4313      	orrs	r3, r2
 80046e6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	4a0f      	ldr	r2, [pc, #60]	@ (8004728 <TIM_OC4_SetConfig+0x98>)
 80046ec:	4293      	cmp	r3, r2
 80046ee:	d109      	bne.n	8004704 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80046f0:	697b      	ldr	r3, [r7, #20]
 80046f2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80046f6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80046f8:	683b      	ldr	r3, [r7, #0]
 80046fa:	695b      	ldr	r3, [r3, #20]
 80046fc:	019b      	lsls	r3, r3, #6
 80046fe:	697a      	ldr	r2, [r7, #20]
 8004700:	4313      	orrs	r3, r2
 8004702:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	697a      	ldr	r2, [r7, #20]
 8004708:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	68fa      	ldr	r2, [r7, #12]
 800470e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004710:	683b      	ldr	r3, [r7, #0]
 8004712:	685a      	ldr	r2, [r3, #4]
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	693a      	ldr	r2, [r7, #16]
 800471c:	621a      	str	r2, [r3, #32]
}
 800471e:	bf00      	nop
 8004720:	371c      	adds	r7, #28
 8004722:	46bd      	mov	sp, r7
 8004724:	bc80      	pop	{r7}
 8004726:	4770      	bx	lr
 8004728:	40012c00 	.word	0x40012c00

0800472c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800472c:	b480      	push	{r7}
 800472e:	b087      	sub	sp, #28
 8004730:	af00      	add	r7, sp, #0
 8004732:	60f8      	str	r0, [r7, #12]
 8004734:	60b9      	str	r1, [r7, #8]
 8004736:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	6a1b      	ldr	r3, [r3, #32]
 800473c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	6a1b      	ldr	r3, [r3, #32]
 8004742:	f023 0201 	bic.w	r2, r3, #1
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	699b      	ldr	r3, [r3, #24]
 800474e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004750:	693b      	ldr	r3, [r7, #16]
 8004752:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004756:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	011b      	lsls	r3, r3, #4
 800475c:	693a      	ldr	r2, [r7, #16]
 800475e:	4313      	orrs	r3, r2
 8004760:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004762:	697b      	ldr	r3, [r7, #20]
 8004764:	f023 030a 	bic.w	r3, r3, #10
 8004768:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800476a:	697a      	ldr	r2, [r7, #20]
 800476c:	68bb      	ldr	r3, [r7, #8]
 800476e:	4313      	orrs	r3, r2
 8004770:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	693a      	ldr	r2, [r7, #16]
 8004776:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	697a      	ldr	r2, [r7, #20]
 800477c:	621a      	str	r2, [r3, #32]
}
 800477e:	bf00      	nop
 8004780:	371c      	adds	r7, #28
 8004782:	46bd      	mov	sp, r7
 8004784:	bc80      	pop	{r7}
 8004786:	4770      	bx	lr

08004788 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004788:	b480      	push	{r7}
 800478a:	b087      	sub	sp, #28
 800478c:	af00      	add	r7, sp, #0
 800478e:	60f8      	str	r0, [r7, #12]
 8004790:	60b9      	str	r1, [r7, #8]
 8004792:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	6a1b      	ldr	r3, [r3, #32]
 8004798:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	6a1b      	ldr	r3, [r3, #32]
 800479e:	f023 0210 	bic.w	r2, r3, #16
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	699b      	ldr	r3, [r3, #24]
 80047aa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80047ac:	693b      	ldr	r3, [r7, #16]
 80047ae:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80047b2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	031b      	lsls	r3, r3, #12
 80047b8:	693a      	ldr	r2, [r7, #16]
 80047ba:	4313      	orrs	r3, r2
 80047bc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80047be:	697b      	ldr	r3, [r7, #20]
 80047c0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80047c4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80047c6:	68bb      	ldr	r3, [r7, #8]
 80047c8:	011b      	lsls	r3, r3, #4
 80047ca:	697a      	ldr	r2, [r7, #20]
 80047cc:	4313      	orrs	r3, r2
 80047ce:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	693a      	ldr	r2, [r7, #16]
 80047d4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	697a      	ldr	r2, [r7, #20]
 80047da:	621a      	str	r2, [r3, #32]
}
 80047dc:	bf00      	nop
 80047de:	371c      	adds	r7, #28
 80047e0:	46bd      	mov	sp, r7
 80047e2:	bc80      	pop	{r7}
 80047e4:	4770      	bx	lr

080047e6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80047e6:	b480      	push	{r7}
 80047e8:	b085      	sub	sp, #20
 80047ea:	af00      	add	r7, sp, #0
 80047ec:	6078      	str	r0, [r7, #4]
 80047ee:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	689b      	ldr	r3, [r3, #8]
 80047f4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80047fc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80047fe:	683a      	ldr	r2, [r7, #0]
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	4313      	orrs	r3, r2
 8004804:	f043 0307 	orr.w	r3, r3, #7
 8004808:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	68fa      	ldr	r2, [r7, #12]
 800480e:	609a      	str	r2, [r3, #8]
}
 8004810:	bf00      	nop
 8004812:	3714      	adds	r7, #20
 8004814:	46bd      	mov	sp, r7
 8004816:	bc80      	pop	{r7}
 8004818:	4770      	bx	lr

0800481a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800481a:	b480      	push	{r7}
 800481c:	b087      	sub	sp, #28
 800481e:	af00      	add	r7, sp, #0
 8004820:	60f8      	str	r0, [r7, #12]
 8004822:	60b9      	str	r1, [r7, #8]
 8004824:	607a      	str	r2, [r7, #4]
 8004826:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	689b      	ldr	r3, [r3, #8]
 800482c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800482e:	697b      	ldr	r3, [r7, #20]
 8004830:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004834:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004836:	683b      	ldr	r3, [r7, #0]
 8004838:	021a      	lsls	r2, r3, #8
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	431a      	orrs	r2, r3
 800483e:	68bb      	ldr	r3, [r7, #8]
 8004840:	4313      	orrs	r3, r2
 8004842:	697a      	ldr	r2, [r7, #20]
 8004844:	4313      	orrs	r3, r2
 8004846:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	697a      	ldr	r2, [r7, #20]
 800484c:	609a      	str	r2, [r3, #8]
}
 800484e:	bf00      	nop
 8004850:	371c      	adds	r7, #28
 8004852:	46bd      	mov	sp, r7
 8004854:	bc80      	pop	{r7}
 8004856:	4770      	bx	lr

08004858 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004858:	b480      	push	{r7}
 800485a:	b087      	sub	sp, #28
 800485c:	af00      	add	r7, sp, #0
 800485e:	60f8      	str	r0, [r7, #12]
 8004860:	60b9      	str	r1, [r7, #8]
 8004862:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004864:	68bb      	ldr	r3, [r7, #8]
 8004866:	f003 031f 	and.w	r3, r3, #31
 800486a:	2201      	movs	r2, #1
 800486c:	fa02 f303 	lsl.w	r3, r2, r3
 8004870:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	6a1a      	ldr	r2, [r3, #32]
 8004876:	697b      	ldr	r3, [r7, #20]
 8004878:	43db      	mvns	r3, r3
 800487a:	401a      	ands	r2, r3
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	6a1a      	ldr	r2, [r3, #32]
 8004884:	68bb      	ldr	r3, [r7, #8]
 8004886:	f003 031f 	and.w	r3, r3, #31
 800488a:	6879      	ldr	r1, [r7, #4]
 800488c:	fa01 f303 	lsl.w	r3, r1, r3
 8004890:	431a      	orrs	r2, r3
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	621a      	str	r2, [r3, #32]
}
 8004896:	bf00      	nop
 8004898:	371c      	adds	r7, #28
 800489a:	46bd      	mov	sp, r7
 800489c:	bc80      	pop	{r7}
 800489e:	4770      	bx	lr

080048a0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80048a0:	b480      	push	{r7}
 80048a2:	b085      	sub	sp, #20
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	6078      	str	r0, [r7, #4]
 80048a8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80048b0:	2b01      	cmp	r3, #1
 80048b2:	d101      	bne.n	80048b8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80048b4:	2302      	movs	r3, #2
 80048b6:	e041      	b.n	800493c <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2201      	movs	r2, #1
 80048bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2202      	movs	r2, #2
 80048c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	685b      	ldr	r3, [r3, #4]
 80048ce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	689b      	ldr	r3, [r3, #8]
 80048d6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80048de:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80048e0:	683b      	ldr	r3, [r7, #0]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	68fa      	ldr	r2, [r7, #12]
 80048e6:	4313      	orrs	r3, r2
 80048e8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	68fa      	ldr	r2, [r7, #12]
 80048f0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	4a14      	ldr	r2, [pc, #80]	@ (8004948 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80048f8:	4293      	cmp	r3, r2
 80048fa:	d009      	beq.n	8004910 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004904:	d004      	beq.n	8004910 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	4a10      	ldr	r2, [pc, #64]	@ (800494c <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 800490c:	4293      	cmp	r3, r2
 800490e:	d10c      	bne.n	800492a <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004910:	68bb      	ldr	r3, [r7, #8]
 8004912:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004916:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004918:	683b      	ldr	r3, [r7, #0]
 800491a:	685b      	ldr	r3, [r3, #4]
 800491c:	68ba      	ldr	r2, [r7, #8]
 800491e:	4313      	orrs	r3, r2
 8004920:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	68ba      	ldr	r2, [r7, #8]
 8004928:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	2201      	movs	r2, #1
 800492e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	2200      	movs	r2, #0
 8004936:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800493a:	2300      	movs	r3, #0
}
 800493c:	4618      	mov	r0, r3
 800493e:	3714      	adds	r7, #20
 8004940:	46bd      	mov	sp, r7
 8004942:	bc80      	pop	{r7}
 8004944:	4770      	bx	lr
 8004946:	bf00      	nop
 8004948:	40012c00 	.word	0x40012c00
 800494c:	40000400 	.word	0x40000400

08004950 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004950:	b480      	push	{r7}
 8004952:	b083      	sub	sp, #12
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004958:	bf00      	nop
 800495a:	370c      	adds	r7, #12
 800495c:	46bd      	mov	sp, r7
 800495e:	bc80      	pop	{r7}
 8004960:	4770      	bx	lr

08004962 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004962:	b480      	push	{r7}
 8004964:	b083      	sub	sp, #12
 8004966:	af00      	add	r7, sp, #0
 8004968:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800496a:	bf00      	nop
 800496c:	370c      	adds	r7, #12
 800496e:	46bd      	mov	sp, r7
 8004970:	bc80      	pop	{r7}
 8004972:	4770      	bx	lr

08004974 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004974:	b580      	push	{r7, lr}
 8004976:	b082      	sub	sp, #8
 8004978:	af00      	add	r7, sp, #0
 800497a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2b00      	cmp	r3, #0
 8004980:	d101      	bne.n	8004986 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004982:	2301      	movs	r3, #1
 8004984:	e042      	b.n	8004a0c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800498c:	b2db      	uxtb	r3, r3
 800498e:	2b00      	cmp	r3, #0
 8004990:	d106      	bne.n	80049a0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	2200      	movs	r2, #0
 8004996:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800499a:	6878      	ldr	r0, [r7, #4]
 800499c:	f7fc fb26 	bl	8000fec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2224      	movs	r2, #36	@ 0x24
 80049a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	68da      	ldr	r2, [r3, #12]
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80049b6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80049b8:	6878      	ldr	r0, [r7, #4]
 80049ba:	f000 f971 	bl	8004ca0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	691a      	ldr	r2, [r3, #16]
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80049cc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	695a      	ldr	r2, [r3, #20]
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80049dc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	68da      	ldr	r2, [r3, #12]
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80049ec:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	2200      	movs	r2, #0
 80049f2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	2220      	movs	r2, #32
 80049f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	2220      	movs	r2, #32
 8004a00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	2200      	movs	r2, #0
 8004a08:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004a0a:	2300      	movs	r3, #0
}
 8004a0c:	4618      	mov	r0, r3
 8004a0e:	3708      	adds	r7, #8
 8004a10:	46bd      	mov	sp, r7
 8004a12:	bd80      	pop	{r7, pc}

08004a14 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a14:	b580      	push	{r7, lr}
 8004a16:	b08a      	sub	sp, #40	@ 0x28
 8004a18:	af02      	add	r7, sp, #8
 8004a1a:	60f8      	str	r0, [r7, #12]
 8004a1c:	60b9      	str	r1, [r7, #8]
 8004a1e:	603b      	str	r3, [r7, #0]
 8004a20:	4613      	mov	r3, r2
 8004a22:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004a24:	2300      	movs	r3, #0
 8004a26:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a2e:	b2db      	uxtb	r3, r3
 8004a30:	2b20      	cmp	r3, #32
 8004a32:	d175      	bne.n	8004b20 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004a34:	68bb      	ldr	r3, [r7, #8]
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d002      	beq.n	8004a40 <HAL_UART_Transmit+0x2c>
 8004a3a:	88fb      	ldrh	r3, [r7, #6]
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d101      	bne.n	8004a44 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004a40:	2301      	movs	r3, #1
 8004a42:	e06e      	b.n	8004b22 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	2200      	movs	r2, #0
 8004a48:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	2221      	movs	r2, #33	@ 0x21
 8004a4e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004a52:	f7fc fc1f 	bl	8001294 <HAL_GetTick>
 8004a56:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	88fa      	ldrh	r2, [r7, #6]
 8004a5c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	88fa      	ldrh	r2, [r7, #6]
 8004a62:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	689b      	ldr	r3, [r3, #8]
 8004a68:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a6c:	d108      	bne.n	8004a80 <HAL_UART_Transmit+0x6c>
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	691b      	ldr	r3, [r3, #16]
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d104      	bne.n	8004a80 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004a76:	2300      	movs	r3, #0
 8004a78:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004a7a:	68bb      	ldr	r3, [r7, #8]
 8004a7c:	61bb      	str	r3, [r7, #24]
 8004a7e:	e003      	b.n	8004a88 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004a80:	68bb      	ldr	r3, [r7, #8]
 8004a82:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004a84:	2300      	movs	r3, #0
 8004a86:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004a88:	e02e      	b.n	8004ae8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004a8a:	683b      	ldr	r3, [r7, #0]
 8004a8c:	9300      	str	r3, [sp, #0]
 8004a8e:	697b      	ldr	r3, [r7, #20]
 8004a90:	2200      	movs	r2, #0
 8004a92:	2180      	movs	r1, #128	@ 0x80
 8004a94:	68f8      	ldr	r0, [r7, #12]
 8004a96:	f000 f848 	bl	8004b2a <UART_WaitOnFlagUntilTimeout>
 8004a9a:	4603      	mov	r3, r0
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d005      	beq.n	8004aac <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	2220      	movs	r2, #32
 8004aa4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004aa8:	2303      	movs	r3, #3
 8004aaa:	e03a      	b.n	8004b22 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004aac:	69fb      	ldr	r3, [r7, #28]
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d10b      	bne.n	8004aca <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004ab2:	69bb      	ldr	r3, [r7, #24]
 8004ab4:	881b      	ldrh	r3, [r3, #0]
 8004ab6:	461a      	mov	r2, r3
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004ac0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004ac2:	69bb      	ldr	r3, [r7, #24]
 8004ac4:	3302      	adds	r3, #2
 8004ac6:	61bb      	str	r3, [r7, #24]
 8004ac8:	e007      	b.n	8004ada <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004aca:	69fb      	ldr	r3, [r7, #28]
 8004acc:	781a      	ldrb	r2, [r3, #0]
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004ad4:	69fb      	ldr	r3, [r7, #28]
 8004ad6:	3301      	adds	r3, #1
 8004ad8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004ade:	b29b      	uxth	r3, r3
 8004ae0:	3b01      	subs	r3, #1
 8004ae2:	b29a      	uxth	r2, r3
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004aec:	b29b      	uxth	r3, r3
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d1cb      	bne.n	8004a8a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004af2:	683b      	ldr	r3, [r7, #0]
 8004af4:	9300      	str	r3, [sp, #0]
 8004af6:	697b      	ldr	r3, [r7, #20]
 8004af8:	2200      	movs	r2, #0
 8004afa:	2140      	movs	r1, #64	@ 0x40
 8004afc:	68f8      	ldr	r0, [r7, #12]
 8004afe:	f000 f814 	bl	8004b2a <UART_WaitOnFlagUntilTimeout>
 8004b02:	4603      	mov	r3, r0
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d005      	beq.n	8004b14 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	2220      	movs	r2, #32
 8004b0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004b10:	2303      	movs	r3, #3
 8004b12:	e006      	b.n	8004b22 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	2220      	movs	r2, #32
 8004b18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004b1c:	2300      	movs	r3, #0
 8004b1e:	e000      	b.n	8004b22 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004b20:	2302      	movs	r3, #2
  }
}
 8004b22:	4618      	mov	r0, r3
 8004b24:	3720      	adds	r7, #32
 8004b26:	46bd      	mov	sp, r7
 8004b28:	bd80      	pop	{r7, pc}

08004b2a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004b2a:	b580      	push	{r7, lr}
 8004b2c:	b086      	sub	sp, #24
 8004b2e:	af00      	add	r7, sp, #0
 8004b30:	60f8      	str	r0, [r7, #12]
 8004b32:	60b9      	str	r1, [r7, #8]
 8004b34:	603b      	str	r3, [r7, #0]
 8004b36:	4613      	mov	r3, r2
 8004b38:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b3a:	e03b      	b.n	8004bb4 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b3c:	6a3b      	ldr	r3, [r7, #32]
 8004b3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b42:	d037      	beq.n	8004bb4 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b44:	f7fc fba6 	bl	8001294 <HAL_GetTick>
 8004b48:	4602      	mov	r2, r0
 8004b4a:	683b      	ldr	r3, [r7, #0]
 8004b4c:	1ad3      	subs	r3, r2, r3
 8004b4e:	6a3a      	ldr	r2, [r7, #32]
 8004b50:	429a      	cmp	r2, r3
 8004b52:	d302      	bcc.n	8004b5a <UART_WaitOnFlagUntilTimeout+0x30>
 8004b54:	6a3b      	ldr	r3, [r7, #32]
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d101      	bne.n	8004b5e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004b5a:	2303      	movs	r3, #3
 8004b5c:	e03a      	b.n	8004bd4 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	68db      	ldr	r3, [r3, #12]
 8004b64:	f003 0304 	and.w	r3, r3, #4
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d023      	beq.n	8004bb4 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004b6c:	68bb      	ldr	r3, [r7, #8]
 8004b6e:	2b80      	cmp	r3, #128	@ 0x80
 8004b70:	d020      	beq.n	8004bb4 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004b72:	68bb      	ldr	r3, [r7, #8]
 8004b74:	2b40      	cmp	r3, #64	@ 0x40
 8004b76:	d01d      	beq.n	8004bb4 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	f003 0308 	and.w	r3, r3, #8
 8004b82:	2b08      	cmp	r3, #8
 8004b84:	d116      	bne.n	8004bb4 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004b86:	2300      	movs	r3, #0
 8004b88:	617b      	str	r3, [r7, #20]
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	617b      	str	r3, [r7, #20]
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	685b      	ldr	r3, [r3, #4]
 8004b98:	617b      	str	r3, [r7, #20]
 8004b9a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004b9c:	68f8      	ldr	r0, [r7, #12]
 8004b9e:	f000 f81d 	bl	8004bdc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	2208      	movs	r2, #8
 8004ba6:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	2200      	movs	r2, #0
 8004bac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004bb0:	2301      	movs	r3, #1
 8004bb2:	e00f      	b.n	8004bd4 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	681a      	ldr	r2, [r3, #0]
 8004bba:	68bb      	ldr	r3, [r7, #8]
 8004bbc:	4013      	ands	r3, r2
 8004bbe:	68ba      	ldr	r2, [r7, #8]
 8004bc0:	429a      	cmp	r2, r3
 8004bc2:	bf0c      	ite	eq
 8004bc4:	2301      	moveq	r3, #1
 8004bc6:	2300      	movne	r3, #0
 8004bc8:	b2db      	uxtb	r3, r3
 8004bca:	461a      	mov	r2, r3
 8004bcc:	79fb      	ldrb	r3, [r7, #7]
 8004bce:	429a      	cmp	r2, r3
 8004bd0:	d0b4      	beq.n	8004b3c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004bd2:	2300      	movs	r3, #0
}
 8004bd4:	4618      	mov	r0, r3
 8004bd6:	3718      	adds	r7, #24
 8004bd8:	46bd      	mov	sp, r7
 8004bda:	bd80      	pop	{r7, pc}

08004bdc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004bdc:	b480      	push	{r7}
 8004bde:	b095      	sub	sp, #84	@ 0x54
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	330c      	adds	r3, #12
 8004bea:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004bee:	e853 3f00 	ldrex	r3, [r3]
 8004bf2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004bf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bf6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004bfa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	330c      	adds	r3, #12
 8004c02:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004c04:	643a      	str	r2, [r7, #64]	@ 0x40
 8004c06:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c08:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004c0a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004c0c:	e841 2300 	strex	r3, r2, [r1]
 8004c10:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004c12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d1e5      	bne.n	8004be4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	3314      	adds	r3, #20
 8004c1e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c20:	6a3b      	ldr	r3, [r7, #32]
 8004c22:	e853 3f00 	ldrex	r3, [r3]
 8004c26:	61fb      	str	r3, [r7, #28]
   return(result);
 8004c28:	69fb      	ldr	r3, [r7, #28]
 8004c2a:	f023 0301 	bic.w	r3, r3, #1
 8004c2e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	3314      	adds	r3, #20
 8004c36:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004c38:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004c3a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c3c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004c3e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004c40:	e841 2300 	strex	r3, r2, [r1]
 8004c44:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004c46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d1e5      	bne.n	8004c18 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c50:	2b01      	cmp	r3, #1
 8004c52:	d119      	bne.n	8004c88 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	330c      	adds	r3, #12
 8004c5a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	e853 3f00 	ldrex	r3, [r3]
 8004c62:	60bb      	str	r3, [r7, #8]
   return(result);
 8004c64:	68bb      	ldr	r3, [r7, #8]
 8004c66:	f023 0310 	bic.w	r3, r3, #16
 8004c6a:	647b      	str	r3, [r7, #68]	@ 0x44
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	330c      	adds	r3, #12
 8004c72:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004c74:	61ba      	str	r2, [r7, #24]
 8004c76:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c78:	6979      	ldr	r1, [r7, #20]
 8004c7a:	69ba      	ldr	r2, [r7, #24]
 8004c7c:	e841 2300 	strex	r3, r2, [r1]
 8004c80:	613b      	str	r3, [r7, #16]
   return(result);
 8004c82:	693b      	ldr	r3, [r7, #16]
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d1e5      	bne.n	8004c54 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	2220      	movs	r2, #32
 8004c8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2200      	movs	r2, #0
 8004c94:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004c96:	bf00      	nop
 8004c98:	3754      	adds	r7, #84	@ 0x54
 8004c9a:	46bd      	mov	sp, r7
 8004c9c:	bc80      	pop	{r7}
 8004c9e:	4770      	bx	lr

08004ca0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004ca0:	b580      	push	{r7, lr}
 8004ca2:	b084      	sub	sp, #16
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	691b      	ldr	r3, [r3, #16]
 8004cae:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	68da      	ldr	r2, [r3, #12]
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	430a      	orrs	r2, r1
 8004cbc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	689a      	ldr	r2, [r3, #8]
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	691b      	ldr	r3, [r3, #16]
 8004cc6:	431a      	orrs	r2, r3
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	695b      	ldr	r3, [r3, #20]
 8004ccc:	4313      	orrs	r3, r2
 8004cce:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	68db      	ldr	r3, [r3, #12]
 8004cd6:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8004cda:	f023 030c 	bic.w	r3, r3, #12
 8004cde:	687a      	ldr	r2, [r7, #4]
 8004ce0:	6812      	ldr	r2, [r2, #0]
 8004ce2:	68b9      	ldr	r1, [r7, #8]
 8004ce4:	430b      	orrs	r3, r1
 8004ce6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	695b      	ldr	r3, [r3, #20]
 8004cee:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	699a      	ldr	r2, [r3, #24]
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	430a      	orrs	r2, r1
 8004cfc:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	4a2c      	ldr	r2, [pc, #176]	@ (8004db4 <UART_SetConfig+0x114>)
 8004d04:	4293      	cmp	r3, r2
 8004d06:	d103      	bne.n	8004d10 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004d08:	f7fe fd58 	bl	80037bc <HAL_RCC_GetPCLK2Freq>
 8004d0c:	60f8      	str	r0, [r7, #12]
 8004d0e:	e002      	b.n	8004d16 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004d10:	f7fe fd40 	bl	8003794 <HAL_RCC_GetPCLK1Freq>
 8004d14:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004d16:	68fa      	ldr	r2, [r7, #12]
 8004d18:	4613      	mov	r3, r2
 8004d1a:	009b      	lsls	r3, r3, #2
 8004d1c:	4413      	add	r3, r2
 8004d1e:	009a      	lsls	r2, r3, #2
 8004d20:	441a      	add	r2, r3
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	685b      	ldr	r3, [r3, #4]
 8004d26:	009b      	lsls	r3, r3, #2
 8004d28:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d2c:	4a22      	ldr	r2, [pc, #136]	@ (8004db8 <UART_SetConfig+0x118>)
 8004d2e:	fba2 2303 	umull	r2, r3, r2, r3
 8004d32:	095b      	lsrs	r3, r3, #5
 8004d34:	0119      	lsls	r1, r3, #4
 8004d36:	68fa      	ldr	r2, [r7, #12]
 8004d38:	4613      	mov	r3, r2
 8004d3a:	009b      	lsls	r3, r3, #2
 8004d3c:	4413      	add	r3, r2
 8004d3e:	009a      	lsls	r2, r3, #2
 8004d40:	441a      	add	r2, r3
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	685b      	ldr	r3, [r3, #4]
 8004d46:	009b      	lsls	r3, r3, #2
 8004d48:	fbb2 f2f3 	udiv	r2, r2, r3
 8004d4c:	4b1a      	ldr	r3, [pc, #104]	@ (8004db8 <UART_SetConfig+0x118>)
 8004d4e:	fba3 0302 	umull	r0, r3, r3, r2
 8004d52:	095b      	lsrs	r3, r3, #5
 8004d54:	2064      	movs	r0, #100	@ 0x64
 8004d56:	fb00 f303 	mul.w	r3, r0, r3
 8004d5a:	1ad3      	subs	r3, r2, r3
 8004d5c:	011b      	lsls	r3, r3, #4
 8004d5e:	3332      	adds	r3, #50	@ 0x32
 8004d60:	4a15      	ldr	r2, [pc, #84]	@ (8004db8 <UART_SetConfig+0x118>)
 8004d62:	fba2 2303 	umull	r2, r3, r2, r3
 8004d66:	095b      	lsrs	r3, r3, #5
 8004d68:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004d6c:	4419      	add	r1, r3
 8004d6e:	68fa      	ldr	r2, [r7, #12]
 8004d70:	4613      	mov	r3, r2
 8004d72:	009b      	lsls	r3, r3, #2
 8004d74:	4413      	add	r3, r2
 8004d76:	009a      	lsls	r2, r3, #2
 8004d78:	441a      	add	r2, r3
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	685b      	ldr	r3, [r3, #4]
 8004d7e:	009b      	lsls	r3, r3, #2
 8004d80:	fbb2 f2f3 	udiv	r2, r2, r3
 8004d84:	4b0c      	ldr	r3, [pc, #48]	@ (8004db8 <UART_SetConfig+0x118>)
 8004d86:	fba3 0302 	umull	r0, r3, r3, r2
 8004d8a:	095b      	lsrs	r3, r3, #5
 8004d8c:	2064      	movs	r0, #100	@ 0x64
 8004d8e:	fb00 f303 	mul.w	r3, r0, r3
 8004d92:	1ad3      	subs	r3, r2, r3
 8004d94:	011b      	lsls	r3, r3, #4
 8004d96:	3332      	adds	r3, #50	@ 0x32
 8004d98:	4a07      	ldr	r2, [pc, #28]	@ (8004db8 <UART_SetConfig+0x118>)
 8004d9a:	fba2 2303 	umull	r2, r3, r2, r3
 8004d9e:	095b      	lsrs	r3, r3, #5
 8004da0:	f003 020f 	and.w	r2, r3, #15
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	440a      	add	r2, r1
 8004daa:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004dac:	bf00      	nop
 8004dae:	3710      	adds	r7, #16
 8004db0:	46bd      	mov	sp, r7
 8004db2:	bd80      	pop	{r7, pc}
 8004db4:	40013800 	.word	0x40013800
 8004db8:	51eb851f 	.word	0x51eb851f

08004dbc <__itoa>:
 8004dbc:	1e93      	subs	r3, r2, #2
 8004dbe:	2b22      	cmp	r3, #34	@ 0x22
 8004dc0:	b510      	push	{r4, lr}
 8004dc2:	460c      	mov	r4, r1
 8004dc4:	d904      	bls.n	8004dd0 <__itoa+0x14>
 8004dc6:	2300      	movs	r3, #0
 8004dc8:	461c      	mov	r4, r3
 8004dca:	700b      	strb	r3, [r1, #0]
 8004dcc:	4620      	mov	r0, r4
 8004dce:	bd10      	pop	{r4, pc}
 8004dd0:	2a0a      	cmp	r2, #10
 8004dd2:	d109      	bne.n	8004de8 <__itoa+0x2c>
 8004dd4:	2800      	cmp	r0, #0
 8004dd6:	da07      	bge.n	8004de8 <__itoa+0x2c>
 8004dd8:	232d      	movs	r3, #45	@ 0x2d
 8004dda:	700b      	strb	r3, [r1, #0]
 8004ddc:	2101      	movs	r1, #1
 8004dde:	4240      	negs	r0, r0
 8004de0:	4421      	add	r1, r4
 8004de2:	f000 f805 	bl	8004df0 <__utoa>
 8004de6:	e7f1      	b.n	8004dcc <__itoa+0x10>
 8004de8:	2100      	movs	r1, #0
 8004dea:	e7f9      	b.n	8004de0 <__itoa+0x24>

08004dec <itoa>:
 8004dec:	f7ff bfe6 	b.w	8004dbc <__itoa>

08004df0 <__utoa>:
 8004df0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004df2:	b08b      	sub	sp, #44	@ 0x2c
 8004df4:	4605      	mov	r5, r0
 8004df6:	460b      	mov	r3, r1
 8004df8:	466e      	mov	r6, sp
 8004dfa:	4c1d      	ldr	r4, [pc, #116]	@ (8004e70 <__utoa+0x80>)
 8004dfc:	f104 0c20 	add.w	ip, r4, #32
 8004e00:	4637      	mov	r7, r6
 8004e02:	6820      	ldr	r0, [r4, #0]
 8004e04:	6861      	ldr	r1, [r4, #4]
 8004e06:	3408      	adds	r4, #8
 8004e08:	c703      	stmia	r7!, {r0, r1}
 8004e0a:	4564      	cmp	r4, ip
 8004e0c:	463e      	mov	r6, r7
 8004e0e:	d1f7      	bne.n	8004e00 <__utoa+0x10>
 8004e10:	7921      	ldrb	r1, [r4, #4]
 8004e12:	6820      	ldr	r0, [r4, #0]
 8004e14:	7139      	strb	r1, [r7, #4]
 8004e16:	1e91      	subs	r1, r2, #2
 8004e18:	2922      	cmp	r1, #34	@ 0x22
 8004e1a:	6038      	str	r0, [r7, #0]
 8004e1c:	f04f 0100 	mov.w	r1, #0
 8004e20:	d904      	bls.n	8004e2c <__utoa+0x3c>
 8004e22:	7019      	strb	r1, [r3, #0]
 8004e24:	460b      	mov	r3, r1
 8004e26:	4618      	mov	r0, r3
 8004e28:	b00b      	add	sp, #44	@ 0x2c
 8004e2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004e2c:	1e58      	subs	r0, r3, #1
 8004e2e:	4684      	mov	ip, r0
 8004e30:	fbb5 f7f2 	udiv	r7, r5, r2
 8004e34:	fb02 5617 	mls	r6, r2, r7, r5
 8004e38:	3628      	adds	r6, #40	@ 0x28
 8004e3a:	446e      	add	r6, sp
 8004e3c:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 8004e40:	460c      	mov	r4, r1
 8004e42:	f80c 6f01 	strb.w	r6, [ip, #1]!
 8004e46:	462e      	mov	r6, r5
 8004e48:	42b2      	cmp	r2, r6
 8004e4a:	463d      	mov	r5, r7
 8004e4c:	f101 0101 	add.w	r1, r1, #1
 8004e50:	d9ee      	bls.n	8004e30 <__utoa+0x40>
 8004e52:	2200      	movs	r2, #0
 8004e54:	545a      	strb	r2, [r3, r1]
 8004e56:	1919      	adds	r1, r3, r4
 8004e58:	1aa5      	subs	r5, r4, r2
 8004e5a:	42aa      	cmp	r2, r5
 8004e5c:	dae3      	bge.n	8004e26 <__utoa+0x36>
 8004e5e:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 8004e62:	780e      	ldrb	r6, [r1, #0]
 8004e64:	3201      	adds	r2, #1
 8004e66:	7006      	strb	r6, [r0, #0]
 8004e68:	f801 5901 	strb.w	r5, [r1], #-1
 8004e6c:	e7f4      	b.n	8004e58 <__utoa+0x68>
 8004e6e:	bf00      	nop
 8004e70:	0800792e 	.word	0x0800792e

08004e74 <_vsniprintf_r>:
 8004e74:	b530      	push	{r4, r5, lr}
 8004e76:	4614      	mov	r4, r2
 8004e78:	2c00      	cmp	r4, #0
 8004e7a:	4605      	mov	r5, r0
 8004e7c:	461a      	mov	r2, r3
 8004e7e:	b09b      	sub	sp, #108	@ 0x6c
 8004e80:	da05      	bge.n	8004e8e <_vsniprintf_r+0x1a>
 8004e82:	238b      	movs	r3, #139	@ 0x8b
 8004e84:	6003      	str	r3, [r0, #0]
 8004e86:	f04f 30ff 	mov.w	r0, #4294967295
 8004e8a:	b01b      	add	sp, #108	@ 0x6c
 8004e8c:	bd30      	pop	{r4, r5, pc}
 8004e8e:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8004e92:	f8ad 300c 	strh.w	r3, [sp, #12]
 8004e96:	f04f 0300 	mov.w	r3, #0
 8004e9a:	9319      	str	r3, [sp, #100]	@ 0x64
 8004e9c:	bf0c      	ite	eq
 8004e9e:	4623      	moveq	r3, r4
 8004ea0:	f104 33ff 	addne.w	r3, r4, #4294967295
 8004ea4:	9302      	str	r3, [sp, #8]
 8004ea6:	9305      	str	r3, [sp, #20]
 8004ea8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004eac:	9100      	str	r1, [sp, #0]
 8004eae:	9104      	str	r1, [sp, #16]
 8004eb0:	f8ad 300e 	strh.w	r3, [sp, #14]
 8004eb4:	4669      	mov	r1, sp
 8004eb6:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8004eb8:	f000 f99e 	bl	80051f8 <_svfiprintf_r>
 8004ebc:	1c43      	adds	r3, r0, #1
 8004ebe:	bfbc      	itt	lt
 8004ec0:	238b      	movlt	r3, #139	@ 0x8b
 8004ec2:	602b      	strlt	r3, [r5, #0]
 8004ec4:	2c00      	cmp	r4, #0
 8004ec6:	d0e0      	beq.n	8004e8a <_vsniprintf_r+0x16>
 8004ec8:	2200      	movs	r2, #0
 8004eca:	9b00      	ldr	r3, [sp, #0]
 8004ecc:	701a      	strb	r2, [r3, #0]
 8004ece:	e7dc      	b.n	8004e8a <_vsniprintf_r+0x16>

08004ed0 <vsniprintf>:
 8004ed0:	b507      	push	{r0, r1, r2, lr}
 8004ed2:	9300      	str	r3, [sp, #0]
 8004ed4:	4613      	mov	r3, r2
 8004ed6:	460a      	mov	r2, r1
 8004ed8:	4601      	mov	r1, r0
 8004eda:	4803      	ldr	r0, [pc, #12]	@ (8004ee8 <vsniprintf+0x18>)
 8004edc:	6800      	ldr	r0, [r0, #0]
 8004ede:	f7ff ffc9 	bl	8004e74 <_vsniprintf_r>
 8004ee2:	b003      	add	sp, #12
 8004ee4:	f85d fb04 	ldr.w	pc, [sp], #4
 8004ee8:	2000001c 	.word	0x2000001c

08004eec <memset>:
 8004eec:	4603      	mov	r3, r0
 8004eee:	4402      	add	r2, r0
 8004ef0:	4293      	cmp	r3, r2
 8004ef2:	d100      	bne.n	8004ef6 <memset+0xa>
 8004ef4:	4770      	bx	lr
 8004ef6:	f803 1b01 	strb.w	r1, [r3], #1
 8004efa:	e7f9      	b.n	8004ef0 <memset+0x4>

08004efc <__errno>:
 8004efc:	4b01      	ldr	r3, [pc, #4]	@ (8004f04 <__errno+0x8>)
 8004efe:	6818      	ldr	r0, [r3, #0]
 8004f00:	4770      	bx	lr
 8004f02:	bf00      	nop
 8004f04:	2000001c 	.word	0x2000001c

08004f08 <__libc_init_array>:
 8004f08:	b570      	push	{r4, r5, r6, lr}
 8004f0a:	2600      	movs	r6, #0
 8004f0c:	4d0c      	ldr	r5, [pc, #48]	@ (8004f40 <__libc_init_array+0x38>)
 8004f0e:	4c0d      	ldr	r4, [pc, #52]	@ (8004f44 <__libc_init_array+0x3c>)
 8004f10:	1b64      	subs	r4, r4, r5
 8004f12:	10a4      	asrs	r4, r4, #2
 8004f14:	42a6      	cmp	r6, r4
 8004f16:	d109      	bne.n	8004f2c <__libc_init_array+0x24>
 8004f18:	f000 fc76 	bl	8005808 <_init>
 8004f1c:	2600      	movs	r6, #0
 8004f1e:	4d0a      	ldr	r5, [pc, #40]	@ (8004f48 <__libc_init_array+0x40>)
 8004f20:	4c0a      	ldr	r4, [pc, #40]	@ (8004f4c <__libc_init_array+0x44>)
 8004f22:	1b64      	subs	r4, r4, r5
 8004f24:	10a4      	asrs	r4, r4, #2
 8004f26:	42a6      	cmp	r6, r4
 8004f28:	d105      	bne.n	8004f36 <__libc_init_array+0x2e>
 8004f2a:	bd70      	pop	{r4, r5, r6, pc}
 8004f2c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f30:	4798      	blx	r3
 8004f32:	3601      	adds	r6, #1
 8004f34:	e7ee      	b.n	8004f14 <__libc_init_array+0xc>
 8004f36:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f3a:	4798      	blx	r3
 8004f3c:	3601      	adds	r6, #1
 8004f3e:	e7f2      	b.n	8004f26 <__libc_init_array+0x1e>
 8004f40:	08007988 	.word	0x08007988
 8004f44:	08007988 	.word	0x08007988
 8004f48:	08007988 	.word	0x08007988
 8004f4c:	0800798c 	.word	0x0800798c

08004f50 <__retarget_lock_acquire_recursive>:
 8004f50:	4770      	bx	lr

08004f52 <__retarget_lock_release_recursive>:
 8004f52:	4770      	bx	lr

08004f54 <_free_r>:
 8004f54:	b538      	push	{r3, r4, r5, lr}
 8004f56:	4605      	mov	r5, r0
 8004f58:	2900      	cmp	r1, #0
 8004f5a:	d040      	beq.n	8004fde <_free_r+0x8a>
 8004f5c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004f60:	1f0c      	subs	r4, r1, #4
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	bfb8      	it	lt
 8004f66:	18e4      	addlt	r4, r4, r3
 8004f68:	f000 f8de 	bl	8005128 <__malloc_lock>
 8004f6c:	4a1c      	ldr	r2, [pc, #112]	@ (8004fe0 <_free_r+0x8c>)
 8004f6e:	6813      	ldr	r3, [r2, #0]
 8004f70:	b933      	cbnz	r3, 8004f80 <_free_r+0x2c>
 8004f72:	6063      	str	r3, [r4, #4]
 8004f74:	6014      	str	r4, [r2, #0]
 8004f76:	4628      	mov	r0, r5
 8004f78:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004f7c:	f000 b8da 	b.w	8005134 <__malloc_unlock>
 8004f80:	42a3      	cmp	r3, r4
 8004f82:	d908      	bls.n	8004f96 <_free_r+0x42>
 8004f84:	6820      	ldr	r0, [r4, #0]
 8004f86:	1821      	adds	r1, r4, r0
 8004f88:	428b      	cmp	r3, r1
 8004f8a:	bf01      	itttt	eq
 8004f8c:	6819      	ldreq	r1, [r3, #0]
 8004f8e:	685b      	ldreq	r3, [r3, #4]
 8004f90:	1809      	addeq	r1, r1, r0
 8004f92:	6021      	streq	r1, [r4, #0]
 8004f94:	e7ed      	b.n	8004f72 <_free_r+0x1e>
 8004f96:	461a      	mov	r2, r3
 8004f98:	685b      	ldr	r3, [r3, #4]
 8004f9a:	b10b      	cbz	r3, 8004fa0 <_free_r+0x4c>
 8004f9c:	42a3      	cmp	r3, r4
 8004f9e:	d9fa      	bls.n	8004f96 <_free_r+0x42>
 8004fa0:	6811      	ldr	r1, [r2, #0]
 8004fa2:	1850      	adds	r0, r2, r1
 8004fa4:	42a0      	cmp	r0, r4
 8004fa6:	d10b      	bne.n	8004fc0 <_free_r+0x6c>
 8004fa8:	6820      	ldr	r0, [r4, #0]
 8004faa:	4401      	add	r1, r0
 8004fac:	1850      	adds	r0, r2, r1
 8004fae:	4283      	cmp	r3, r0
 8004fb0:	6011      	str	r1, [r2, #0]
 8004fb2:	d1e0      	bne.n	8004f76 <_free_r+0x22>
 8004fb4:	6818      	ldr	r0, [r3, #0]
 8004fb6:	685b      	ldr	r3, [r3, #4]
 8004fb8:	4408      	add	r0, r1
 8004fba:	6010      	str	r0, [r2, #0]
 8004fbc:	6053      	str	r3, [r2, #4]
 8004fbe:	e7da      	b.n	8004f76 <_free_r+0x22>
 8004fc0:	d902      	bls.n	8004fc8 <_free_r+0x74>
 8004fc2:	230c      	movs	r3, #12
 8004fc4:	602b      	str	r3, [r5, #0]
 8004fc6:	e7d6      	b.n	8004f76 <_free_r+0x22>
 8004fc8:	6820      	ldr	r0, [r4, #0]
 8004fca:	1821      	adds	r1, r4, r0
 8004fcc:	428b      	cmp	r3, r1
 8004fce:	bf01      	itttt	eq
 8004fd0:	6819      	ldreq	r1, [r3, #0]
 8004fd2:	685b      	ldreq	r3, [r3, #4]
 8004fd4:	1809      	addeq	r1, r1, r0
 8004fd6:	6021      	streq	r1, [r4, #0]
 8004fd8:	6063      	str	r3, [r4, #4]
 8004fda:	6054      	str	r4, [r2, #4]
 8004fdc:	e7cb      	b.n	8004f76 <_free_r+0x22>
 8004fde:	bd38      	pop	{r3, r4, r5, pc}
 8004fe0:	20000724 	.word	0x20000724

08004fe4 <sbrk_aligned>:
 8004fe4:	b570      	push	{r4, r5, r6, lr}
 8004fe6:	4e0f      	ldr	r6, [pc, #60]	@ (8005024 <sbrk_aligned+0x40>)
 8004fe8:	460c      	mov	r4, r1
 8004fea:	6831      	ldr	r1, [r6, #0]
 8004fec:	4605      	mov	r5, r0
 8004fee:	b911      	cbnz	r1, 8004ff6 <sbrk_aligned+0x12>
 8004ff0:	f000 fba8 	bl	8005744 <_sbrk_r>
 8004ff4:	6030      	str	r0, [r6, #0]
 8004ff6:	4621      	mov	r1, r4
 8004ff8:	4628      	mov	r0, r5
 8004ffa:	f000 fba3 	bl	8005744 <_sbrk_r>
 8004ffe:	1c43      	adds	r3, r0, #1
 8005000:	d103      	bne.n	800500a <sbrk_aligned+0x26>
 8005002:	f04f 34ff 	mov.w	r4, #4294967295
 8005006:	4620      	mov	r0, r4
 8005008:	bd70      	pop	{r4, r5, r6, pc}
 800500a:	1cc4      	adds	r4, r0, #3
 800500c:	f024 0403 	bic.w	r4, r4, #3
 8005010:	42a0      	cmp	r0, r4
 8005012:	d0f8      	beq.n	8005006 <sbrk_aligned+0x22>
 8005014:	1a21      	subs	r1, r4, r0
 8005016:	4628      	mov	r0, r5
 8005018:	f000 fb94 	bl	8005744 <_sbrk_r>
 800501c:	3001      	adds	r0, #1
 800501e:	d1f2      	bne.n	8005006 <sbrk_aligned+0x22>
 8005020:	e7ef      	b.n	8005002 <sbrk_aligned+0x1e>
 8005022:	bf00      	nop
 8005024:	20000720 	.word	0x20000720

08005028 <_malloc_r>:
 8005028:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800502c:	1ccd      	adds	r5, r1, #3
 800502e:	f025 0503 	bic.w	r5, r5, #3
 8005032:	3508      	adds	r5, #8
 8005034:	2d0c      	cmp	r5, #12
 8005036:	bf38      	it	cc
 8005038:	250c      	movcc	r5, #12
 800503a:	2d00      	cmp	r5, #0
 800503c:	4606      	mov	r6, r0
 800503e:	db01      	blt.n	8005044 <_malloc_r+0x1c>
 8005040:	42a9      	cmp	r1, r5
 8005042:	d904      	bls.n	800504e <_malloc_r+0x26>
 8005044:	230c      	movs	r3, #12
 8005046:	6033      	str	r3, [r6, #0]
 8005048:	2000      	movs	r0, #0
 800504a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800504e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005124 <_malloc_r+0xfc>
 8005052:	f000 f869 	bl	8005128 <__malloc_lock>
 8005056:	f8d8 3000 	ldr.w	r3, [r8]
 800505a:	461c      	mov	r4, r3
 800505c:	bb44      	cbnz	r4, 80050b0 <_malloc_r+0x88>
 800505e:	4629      	mov	r1, r5
 8005060:	4630      	mov	r0, r6
 8005062:	f7ff ffbf 	bl	8004fe4 <sbrk_aligned>
 8005066:	1c43      	adds	r3, r0, #1
 8005068:	4604      	mov	r4, r0
 800506a:	d158      	bne.n	800511e <_malloc_r+0xf6>
 800506c:	f8d8 4000 	ldr.w	r4, [r8]
 8005070:	4627      	mov	r7, r4
 8005072:	2f00      	cmp	r7, #0
 8005074:	d143      	bne.n	80050fe <_malloc_r+0xd6>
 8005076:	2c00      	cmp	r4, #0
 8005078:	d04b      	beq.n	8005112 <_malloc_r+0xea>
 800507a:	6823      	ldr	r3, [r4, #0]
 800507c:	4639      	mov	r1, r7
 800507e:	4630      	mov	r0, r6
 8005080:	eb04 0903 	add.w	r9, r4, r3
 8005084:	f000 fb5e 	bl	8005744 <_sbrk_r>
 8005088:	4581      	cmp	r9, r0
 800508a:	d142      	bne.n	8005112 <_malloc_r+0xea>
 800508c:	6821      	ldr	r1, [r4, #0]
 800508e:	4630      	mov	r0, r6
 8005090:	1a6d      	subs	r5, r5, r1
 8005092:	4629      	mov	r1, r5
 8005094:	f7ff ffa6 	bl	8004fe4 <sbrk_aligned>
 8005098:	3001      	adds	r0, #1
 800509a:	d03a      	beq.n	8005112 <_malloc_r+0xea>
 800509c:	6823      	ldr	r3, [r4, #0]
 800509e:	442b      	add	r3, r5
 80050a0:	6023      	str	r3, [r4, #0]
 80050a2:	f8d8 3000 	ldr.w	r3, [r8]
 80050a6:	685a      	ldr	r2, [r3, #4]
 80050a8:	bb62      	cbnz	r2, 8005104 <_malloc_r+0xdc>
 80050aa:	f8c8 7000 	str.w	r7, [r8]
 80050ae:	e00f      	b.n	80050d0 <_malloc_r+0xa8>
 80050b0:	6822      	ldr	r2, [r4, #0]
 80050b2:	1b52      	subs	r2, r2, r5
 80050b4:	d420      	bmi.n	80050f8 <_malloc_r+0xd0>
 80050b6:	2a0b      	cmp	r2, #11
 80050b8:	d917      	bls.n	80050ea <_malloc_r+0xc2>
 80050ba:	1961      	adds	r1, r4, r5
 80050bc:	42a3      	cmp	r3, r4
 80050be:	6025      	str	r5, [r4, #0]
 80050c0:	bf18      	it	ne
 80050c2:	6059      	strne	r1, [r3, #4]
 80050c4:	6863      	ldr	r3, [r4, #4]
 80050c6:	bf08      	it	eq
 80050c8:	f8c8 1000 	streq.w	r1, [r8]
 80050cc:	5162      	str	r2, [r4, r5]
 80050ce:	604b      	str	r3, [r1, #4]
 80050d0:	4630      	mov	r0, r6
 80050d2:	f000 f82f 	bl	8005134 <__malloc_unlock>
 80050d6:	f104 000b 	add.w	r0, r4, #11
 80050da:	1d23      	adds	r3, r4, #4
 80050dc:	f020 0007 	bic.w	r0, r0, #7
 80050e0:	1ac2      	subs	r2, r0, r3
 80050e2:	bf1c      	itt	ne
 80050e4:	1a1b      	subne	r3, r3, r0
 80050e6:	50a3      	strne	r3, [r4, r2]
 80050e8:	e7af      	b.n	800504a <_malloc_r+0x22>
 80050ea:	6862      	ldr	r2, [r4, #4]
 80050ec:	42a3      	cmp	r3, r4
 80050ee:	bf0c      	ite	eq
 80050f0:	f8c8 2000 	streq.w	r2, [r8]
 80050f4:	605a      	strne	r2, [r3, #4]
 80050f6:	e7eb      	b.n	80050d0 <_malloc_r+0xa8>
 80050f8:	4623      	mov	r3, r4
 80050fa:	6864      	ldr	r4, [r4, #4]
 80050fc:	e7ae      	b.n	800505c <_malloc_r+0x34>
 80050fe:	463c      	mov	r4, r7
 8005100:	687f      	ldr	r7, [r7, #4]
 8005102:	e7b6      	b.n	8005072 <_malloc_r+0x4a>
 8005104:	461a      	mov	r2, r3
 8005106:	685b      	ldr	r3, [r3, #4]
 8005108:	42a3      	cmp	r3, r4
 800510a:	d1fb      	bne.n	8005104 <_malloc_r+0xdc>
 800510c:	2300      	movs	r3, #0
 800510e:	6053      	str	r3, [r2, #4]
 8005110:	e7de      	b.n	80050d0 <_malloc_r+0xa8>
 8005112:	230c      	movs	r3, #12
 8005114:	4630      	mov	r0, r6
 8005116:	6033      	str	r3, [r6, #0]
 8005118:	f000 f80c 	bl	8005134 <__malloc_unlock>
 800511c:	e794      	b.n	8005048 <_malloc_r+0x20>
 800511e:	6005      	str	r5, [r0, #0]
 8005120:	e7d6      	b.n	80050d0 <_malloc_r+0xa8>
 8005122:	bf00      	nop
 8005124:	20000724 	.word	0x20000724

08005128 <__malloc_lock>:
 8005128:	4801      	ldr	r0, [pc, #4]	@ (8005130 <__malloc_lock+0x8>)
 800512a:	f7ff bf11 	b.w	8004f50 <__retarget_lock_acquire_recursive>
 800512e:	bf00      	nop
 8005130:	2000071c 	.word	0x2000071c

08005134 <__malloc_unlock>:
 8005134:	4801      	ldr	r0, [pc, #4]	@ (800513c <__malloc_unlock+0x8>)
 8005136:	f7ff bf0c 	b.w	8004f52 <__retarget_lock_release_recursive>
 800513a:	bf00      	nop
 800513c:	2000071c 	.word	0x2000071c

08005140 <__ssputs_r>:
 8005140:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005144:	461f      	mov	r7, r3
 8005146:	688e      	ldr	r6, [r1, #8]
 8005148:	4682      	mov	sl, r0
 800514a:	42be      	cmp	r6, r7
 800514c:	460c      	mov	r4, r1
 800514e:	4690      	mov	r8, r2
 8005150:	680b      	ldr	r3, [r1, #0]
 8005152:	d82d      	bhi.n	80051b0 <__ssputs_r+0x70>
 8005154:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005158:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800515c:	d026      	beq.n	80051ac <__ssputs_r+0x6c>
 800515e:	6965      	ldr	r5, [r4, #20]
 8005160:	6909      	ldr	r1, [r1, #16]
 8005162:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005166:	eba3 0901 	sub.w	r9, r3, r1
 800516a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800516e:	1c7b      	adds	r3, r7, #1
 8005170:	444b      	add	r3, r9
 8005172:	106d      	asrs	r5, r5, #1
 8005174:	429d      	cmp	r5, r3
 8005176:	bf38      	it	cc
 8005178:	461d      	movcc	r5, r3
 800517a:	0553      	lsls	r3, r2, #21
 800517c:	d527      	bpl.n	80051ce <__ssputs_r+0x8e>
 800517e:	4629      	mov	r1, r5
 8005180:	f7ff ff52 	bl	8005028 <_malloc_r>
 8005184:	4606      	mov	r6, r0
 8005186:	b360      	cbz	r0, 80051e2 <__ssputs_r+0xa2>
 8005188:	464a      	mov	r2, r9
 800518a:	6921      	ldr	r1, [r4, #16]
 800518c:	f000 faf8 	bl	8005780 <memcpy>
 8005190:	89a3      	ldrh	r3, [r4, #12]
 8005192:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005196:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800519a:	81a3      	strh	r3, [r4, #12]
 800519c:	6126      	str	r6, [r4, #16]
 800519e:	444e      	add	r6, r9
 80051a0:	6026      	str	r6, [r4, #0]
 80051a2:	463e      	mov	r6, r7
 80051a4:	6165      	str	r5, [r4, #20]
 80051a6:	eba5 0509 	sub.w	r5, r5, r9
 80051aa:	60a5      	str	r5, [r4, #8]
 80051ac:	42be      	cmp	r6, r7
 80051ae:	d900      	bls.n	80051b2 <__ssputs_r+0x72>
 80051b0:	463e      	mov	r6, r7
 80051b2:	4632      	mov	r2, r6
 80051b4:	4641      	mov	r1, r8
 80051b6:	6820      	ldr	r0, [r4, #0]
 80051b8:	f000 faaa 	bl	8005710 <memmove>
 80051bc:	2000      	movs	r0, #0
 80051be:	68a3      	ldr	r3, [r4, #8]
 80051c0:	1b9b      	subs	r3, r3, r6
 80051c2:	60a3      	str	r3, [r4, #8]
 80051c4:	6823      	ldr	r3, [r4, #0]
 80051c6:	4433      	add	r3, r6
 80051c8:	6023      	str	r3, [r4, #0]
 80051ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80051ce:	462a      	mov	r2, r5
 80051d0:	f000 fae4 	bl	800579c <_realloc_r>
 80051d4:	4606      	mov	r6, r0
 80051d6:	2800      	cmp	r0, #0
 80051d8:	d1e0      	bne.n	800519c <__ssputs_r+0x5c>
 80051da:	4650      	mov	r0, sl
 80051dc:	6921      	ldr	r1, [r4, #16]
 80051de:	f7ff feb9 	bl	8004f54 <_free_r>
 80051e2:	230c      	movs	r3, #12
 80051e4:	f8ca 3000 	str.w	r3, [sl]
 80051e8:	89a3      	ldrh	r3, [r4, #12]
 80051ea:	f04f 30ff 	mov.w	r0, #4294967295
 80051ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80051f2:	81a3      	strh	r3, [r4, #12]
 80051f4:	e7e9      	b.n	80051ca <__ssputs_r+0x8a>
	...

080051f8 <_svfiprintf_r>:
 80051f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051fc:	4698      	mov	r8, r3
 80051fe:	898b      	ldrh	r3, [r1, #12]
 8005200:	4607      	mov	r7, r0
 8005202:	061b      	lsls	r3, r3, #24
 8005204:	460d      	mov	r5, r1
 8005206:	4614      	mov	r4, r2
 8005208:	b09d      	sub	sp, #116	@ 0x74
 800520a:	d510      	bpl.n	800522e <_svfiprintf_r+0x36>
 800520c:	690b      	ldr	r3, [r1, #16]
 800520e:	b973      	cbnz	r3, 800522e <_svfiprintf_r+0x36>
 8005210:	2140      	movs	r1, #64	@ 0x40
 8005212:	f7ff ff09 	bl	8005028 <_malloc_r>
 8005216:	6028      	str	r0, [r5, #0]
 8005218:	6128      	str	r0, [r5, #16]
 800521a:	b930      	cbnz	r0, 800522a <_svfiprintf_r+0x32>
 800521c:	230c      	movs	r3, #12
 800521e:	603b      	str	r3, [r7, #0]
 8005220:	f04f 30ff 	mov.w	r0, #4294967295
 8005224:	b01d      	add	sp, #116	@ 0x74
 8005226:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800522a:	2340      	movs	r3, #64	@ 0x40
 800522c:	616b      	str	r3, [r5, #20]
 800522e:	2300      	movs	r3, #0
 8005230:	9309      	str	r3, [sp, #36]	@ 0x24
 8005232:	2320      	movs	r3, #32
 8005234:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005238:	2330      	movs	r3, #48	@ 0x30
 800523a:	f04f 0901 	mov.w	r9, #1
 800523e:	f8cd 800c 	str.w	r8, [sp, #12]
 8005242:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80053dc <_svfiprintf_r+0x1e4>
 8005246:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800524a:	4623      	mov	r3, r4
 800524c:	469a      	mov	sl, r3
 800524e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005252:	b10a      	cbz	r2, 8005258 <_svfiprintf_r+0x60>
 8005254:	2a25      	cmp	r2, #37	@ 0x25
 8005256:	d1f9      	bne.n	800524c <_svfiprintf_r+0x54>
 8005258:	ebba 0b04 	subs.w	fp, sl, r4
 800525c:	d00b      	beq.n	8005276 <_svfiprintf_r+0x7e>
 800525e:	465b      	mov	r3, fp
 8005260:	4622      	mov	r2, r4
 8005262:	4629      	mov	r1, r5
 8005264:	4638      	mov	r0, r7
 8005266:	f7ff ff6b 	bl	8005140 <__ssputs_r>
 800526a:	3001      	adds	r0, #1
 800526c:	f000 80a7 	beq.w	80053be <_svfiprintf_r+0x1c6>
 8005270:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005272:	445a      	add	r2, fp
 8005274:	9209      	str	r2, [sp, #36]	@ 0x24
 8005276:	f89a 3000 	ldrb.w	r3, [sl]
 800527a:	2b00      	cmp	r3, #0
 800527c:	f000 809f 	beq.w	80053be <_svfiprintf_r+0x1c6>
 8005280:	2300      	movs	r3, #0
 8005282:	f04f 32ff 	mov.w	r2, #4294967295
 8005286:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800528a:	f10a 0a01 	add.w	sl, sl, #1
 800528e:	9304      	str	r3, [sp, #16]
 8005290:	9307      	str	r3, [sp, #28]
 8005292:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005296:	931a      	str	r3, [sp, #104]	@ 0x68
 8005298:	4654      	mov	r4, sl
 800529a:	2205      	movs	r2, #5
 800529c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80052a0:	484e      	ldr	r0, [pc, #312]	@ (80053dc <_svfiprintf_r+0x1e4>)
 80052a2:	f000 fa5f 	bl	8005764 <memchr>
 80052a6:	9a04      	ldr	r2, [sp, #16]
 80052a8:	b9d8      	cbnz	r0, 80052e2 <_svfiprintf_r+0xea>
 80052aa:	06d0      	lsls	r0, r2, #27
 80052ac:	bf44      	itt	mi
 80052ae:	2320      	movmi	r3, #32
 80052b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80052b4:	0711      	lsls	r1, r2, #28
 80052b6:	bf44      	itt	mi
 80052b8:	232b      	movmi	r3, #43	@ 0x2b
 80052ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80052be:	f89a 3000 	ldrb.w	r3, [sl]
 80052c2:	2b2a      	cmp	r3, #42	@ 0x2a
 80052c4:	d015      	beq.n	80052f2 <_svfiprintf_r+0xfa>
 80052c6:	4654      	mov	r4, sl
 80052c8:	2000      	movs	r0, #0
 80052ca:	f04f 0c0a 	mov.w	ip, #10
 80052ce:	9a07      	ldr	r2, [sp, #28]
 80052d0:	4621      	mov	r1, r4
 80052d2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80052d6:	3b30      	subs	r3, #48	@ 0x30
 80052d8:	2b09      	cmp	r3, #9
 80052da:	d94b      	bls.n	8005374 <_svfiprintf_r+0x17c>
 80052dc:	b1b0      	cbz	r0, 800530c <_svfiprintf_r+0x114>
 80052de:	9207      	str	r2, [sp, #28]
 80052e0:	e014      	b.n	800530c <_svfiprintf_r+0x114>
 80052e2:	eba0 0308 	sub.w	r3, r0, r8
 80052e6:	fa09 f303 	lsl.w	r3, r9, r3
 80052ea:	4313      	orrs	r3, r2
 80052ec:	46a2      	mov	sl, r4
 80052ee:	9304      	str	r3, [sp, #16]
 80052f0:	e7d2      	b.n	8005298 <_svfiprintf_r+0xa0>
 80052f2:	9b03      	ldr	r3, [sp, #12]
 80052f4:	1d19      	adds	r1, r3, #4
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	9103      	str	r1, [sp, #12]
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	bfbb      	ittet	lt
 80052fe:	425b      	neglt	r3, r3
 8005300:	f042 0202 	orrlt.w	r2, r2, #2
 8005304:	9307      	strge	r3, [sp, #28]
 8005306:	9307      	strlt	r3, [sp, #28]
 8005308:	bfb8      	it	lt
 800530a:	9204      	strlt	r2, [sp, #16]
 800530c:	7823      	ldrb	r3, [r4, #0]
 800530e:	2b2e      	cmp	r3, #46	@ 0x2e
 8005310:	d10a      	bne.n	8005328 <_svfiprintf_r+0x130>
 8005312:	7863      	ldrb	r3, [r4, #1]
 8005314:	2b2a      	cmp	r3, #42	@ 0x2a
 8005316:	d132      	bne.n	800537e <_svfiprintf_r+0x186>
 8005318:	9b03      	ldr	r3, [sp, #12]
 800531a:	3402      	adds	r4, #2
 800531c:	1d1a      	adds	r2, r3, #4
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	9203      	str	r2, [sp, #12]
 8005322:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005326:	9305      	str	r3, [sp, #20]
 8005328:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80053e0 <_svfiprintf_r+0x1e8>
 800532c:	2203      	movs	r2, #3
 800532e:	4650      	mov	r0, sl
 8005330:	7821      	ldrb	r1, [r4, #0]
 8005332:	f000 fa17 	bl	8005764 <memchr>
 8005336:	b138      	cbz	r0, 8005348 <_svfiprintf_r+0x150>
 8005338:	2240      	movs	r2, #64	@ 0x40
 800533a:	9b04      	ldr	r3, [sp, #16]
 800533c:	eba0 000a 	sub.w	r0, r0, sl
 8005340:	4082      	lsls	r2, r0
 8005342:	4313      	orrs	r3, r2
 8005344:	3401      	adds	r4, #1
 8005346:	9304      	str	r3, [sp, #16]
 8005348:	f814 1b01 	ldrb.w	r1, [r4], #1
 800534c:	2206      	movs	r2, #6
 800534e:	4825      	ldr	r0, [pc, #148]	@ (80053e4 <_svfiprintf_r+0x1ec>)
 8005350:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005354:	f000 fa06 	bl	8005764 <memchr>
 8005358:	2800      	cmp	r0, #0
 800535a:	d036      	beq.n	80053ca <_svfiprintf_r+0x1d2>
 800535c:	4b22      	ldr	r3, [pc, #136]	@ (80053e8 <_svfiprintf_r+0x1f0>)
 800535e:	bb1b      	cbnz	r3, 80053a8 <_svfiprintf_r+0x1b0>
 8005360:	9b03      	ldr	r3, [sp, #12]
 8005362:	3307      	adds	r3, #7
 8005364:	f023 0307 	bic.w	r3, r3, #7
 8005368:	3308      	adds	r3, #8
 800536a:	9303      	str	r3, [sp, #12]
 800536c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800536e:	4433      	add	r3, r6
 8005370:	9309      	str	r3, [sp, #36]	@ 0x24
 8005372:	e76a      	b.n	800524a <_svfiprintf_r+0x52>
 8005374:	460c      	mov	r4, r1
 8005376:	2001      	movs	r0, #1
 8005378:	fb0c 3202 	mla	r2, ip, r2, r3
 800537c:	e7a8      	b.n	80052d0 <_svfiprintf_r+0xd8>
 800537e:	2300      	movs	r3, #0
 8005380:	f04f 0c0a 	mov.w	ip, #10
 8005384:	4619      	mov	r1, r3
 8005386:	3401      	adds	r4, #1
 8005388:	9305      	str	r3, [sp, #20]
 800538a:	4620      	mov	r0, r4
 800538c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005390:	3a30      	subs	r2, #48	@ 0x30
 8005392:	2a09      	cmp	r2, #9
 8005394:	d903      	bls.n	800539e <_svfiprintf_r+0x1a6>
 8005396:	2b00      	cmp	r3, #0
 8005398:	d0c6      	beq.n	8005328 <_svfiprintf_r+0x130>
 800539a:	9105      	str	r1, [sp, #20]
 800539c:	e7c4      	b.n	8005328 <_svfiprintf_r+0x130>
 800539e:	4604      	mov	r4, r0
 80053a0:	2301      	movs	r3, #1
 80053a2:	fb0c 2101 	mla	r1, ip, r1, r2
 80053a6:	e7f0      	b.n	800538a <_svfiprintf_r+0x192>
 80053a8:	ab03      	add	r3, sp, #12
 80053aa:	9300      	str	r3, [sp, #0]
 80053ac:	462a      	mov	r2, r5
 80053ae:	4638      	mov	r0, r7
 80053b0:	4b0e      	ldr	r3, [pc, #56]	@ (80053ec <_svfiprintf_r+0x1f4>)
 80053b2:	a904      	add	r1, sp, #16
 80053b4:	f3af 8000 	nop.w
 80053b8:	1c42      	adds	r2, r0, #1
 80053ba:	4606      	mov	r6, r0
 80053bc:	d1d6      	bne.n	800536c <_svfiprintf_r+0x174>
 80053be:	89ab      	ldrh	r3, [r5, #12]
 80053c0:	065b      	lsls	r3, r3, #25
 80053c2:	f53f af2d 	bmi.w	8005220 <_svfiprintf_r+0x28>
 80053c6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80053c8:	e72c      	b.n	8005224 <_svfiprintf_r+0x2c>
 80053ca:	ab03      	add	r3, sp, #12
 80053cc:	9300      	str	r3, [sp, #0]
 80053ce:	462a      	mov	r2, r5
 80053d0:	4638      	mov	r0, r7
 80053d2:	4b06      	ldr	r3, [pc, #24]	@ (80053ec <_svfiprintf_r+0x1f4>)
 80053d4:	a904      	add	r1, sp, #16
 80053d6:	f000 f87d 	bl	80054d4 <_printf_i>
 80053da:	e7ed      	b.n	80053b8 <_svfiprintf_r+0x1c0>
 80053dc:	08007953 	.word	0x08007953
 80053e0:	08007959 	.word	0x08007959
 80053e4:	0800795d 	.word	0x0800795d
 80053e8:	00000000 	.word	0x00000000
 80053ec:	08005141 	.word	0x08005141

080053f0 <_printf_common>:
 80053f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80053f4:	4616      	mov	r6, r2
 80053f6:	4698      	mov	r8, r3
 80053f8:	688a      	ldr	r2, [r1, #8]
 80053fa:	690b      	ldr	r3, [r1, #16]
 80053fc:	4607      	mov	r7, r0
 80053fe:	4293      	cmp	r3, r2
 8005400:	bfb8      	it	lt
 8005402:	4613      	movlt	r3, r2
 8005404:	6033      	str	r3, [r6, #0]
 8005406:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800540a:	460c      	mov	r4, r1
 800540c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005410:	b10a      	cbz	r2, 8005416 <_printf_common+0x26>
 8005412:	3301      	adds	r3, #1
 8005414:	6033      	str	r3, [r6, #0]
 8005416:	6823      	ldr	r3, [r4, #0]
 8005418:	0699      	lsls	r1, r3, #26
 800541a:	bf42      	ittt	mi
 800541c:	6833      	ldrmi	r3, [r6, #0]
 800541e:	3302      	addmi	r3, #2
 8005420:	6033      	strmi	r3, [r6, #0]
 8005422:	6825      	ldr	r5, [r4, #0]
 8005424:	f015 0506 	ands.w	r5, r5, #6
 8005428:	d106      	bne.n	8005438 <_printf_common+0x48>
 800542a:	f104 0a19 	add.w	sl, r4, #25
 800542e:	68e3      	ldr	r3, [r4, #12]
 8005430:	6832      	ldr	r2, [r6, #0]
 8005432:	1a9b      	subs	r3, r3, r2
 8005434:	42ab      	cmp	r3, r5
 8005436:	dc2b      	bgt.n	8005490 <_printf_common+0xa0>
 8005438:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800543c:	6822      	ldr	r2, [r4, #0]
 800543e:	3b00      	subs	r3, #0
 8005440:	bf18      	it	ne
 8005442:	2301      	movne	r3, #1
 8005444:	0692      	lsls	r2, r2, #26
 8005446:	d430      	bmi.n	80054aa <_printf_common+0xba>
 8005448:	4641      	mov	r1, r8
 800544a:	4638      	mov	r0, r7
 800544c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005450:	47c8      	blx	r9
 8005452:	3001      	adds	r0, #1
 8005454:	d023      	beq.n	800549e <_printf_common+0xae>
 8005456:	6823      	ldr	r3, [r4, #0]
 8005458:	6922      	ldr	r2, [r4, #16]
 800545a:	f003 0306 	and.w	r3, r3, #6
 800545e:	2b04      	cmp	r3, #4
 8005460:	bf14      	ite	ne
 8005462:	2500      	movne	r5, #0
 8005464:	6833      	ldreq	r3, [r6, #0]
 8005466:	f04f 0600 	mov.w	r6, #0
 800546a:	bf08      	it	eq
 800546c:	68e5      	ldreq	r5, [r4, #12]
 800546e:	f104 041a 	add.w	r4, r4, #26
 8005472:	bf08      	it	eq
 8005474:	1aed      	subeq	r5, r5, r3
 8005476:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800547a:	bf08      	it	eq
 800547c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005480:	4293      	cmp	r3, r2
 8005482:	bfc4      	itt	gt
 8005484:	1a9b      	subgt	r3, r3, r2
 8005486:	18ed      	addgt	r5, r5, r3
 8005488:	42b5      	cmp	r5, r6
 800548a:	d11a      	bne.n	80054c2 <_printf_common+0xd2>
 800548c:	2000      	movs	r0, #0
 800548e:	e008      	b.n	80054a2 <_printf_common+0xb2>
 8005490:	2301      	movs	r3, #1
 8005492:	4652      	mov	r2, sl
 8005494:	4641      	mov	r1, r8
 8005496:	4638      	mov	r0, r7
 8005498:	47c8      	blx	r9
 800549a:	3001      	adds	r0, #1
 800549c:	d103      	bne.n	80054a6 <_printf_common+0xb6>
 800549e:	f04f 30ff 	mov.w	r0, #4294967295
 80054a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80054a6:	3501      	adds	r5, #1
 80054a8:	e7c1      	b.n	800542e <_printf_common+0x3e>
 80054aa:	2030      	movs	r0, #48	@ 0x30
 80054ac:	18e1      	adds	r1, r4, r3
 80054ae:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80054b2:	1c5a      	adds	r2, r3, #1
 80054b4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80054b8:	4422      	add	r2, r4
 80054ba:	3302      	adds	r3, #2
 80054bc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80054c0:	e7c2      	b.n	8005448 <_printf_common+0x58>
 80054c2:	2301      	movs	r3, #1
 80054c4:	4622      	mov	r2, r4
 80054c6:	4641      	mov	r1, r8
 80054c8:	4638      	mov	r0, r7
 80054ca:	47c8      	blx	r9
 80054cc:	3001      	adds	r0, #1
 80054ce:	d0e6      	beq.n	800549e <_printf_common+0xae>
 80054d0:	3601      	adds	r6, #1
 80054d2:	e7d9      	b.n	8005488 <_printf_common+0x98>

080054d4 <_printf_i>:
 80054d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80054d8:	7e0f      	ldrb	r7, [r1, #24]
 80054da:	4691      	mov	r9, r2
 80054dc:	2f78      	cmp	r7, #120	@ 0x78
 80054de:	4680      	mov	r8, r0
 80054e0:	460c      	mov	r4, r1
 80054e2:	469a      	mov	sl, r3
 80054e4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80054e6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80054ea:	d807      	bhi.n	80054fc <_printf_i+0x28>
 80054ec:	2f62      	cmp	r7, #98	@ 0x62
 80054ee:	d80a      	bhi.n	8005506 <_printf_i+0x32>
 80054f0:	2f00      	cmp	r7, #0
 80054f2:	f000 80d1 	beq.w	8005698 <_printf_i+0x1c4>
 80054f6:	2f58      	cmp	r7, #88	@ 0x58
 80054f8:	f000 80b8 	beq.w	800566c <_printf_i+0x198>
 80054fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005500:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005504:	e03a      	b.n	800557c <_printf_i+0xa8>
 8005506:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800550a:	2b15      	cmp	r3, #21
 800550c:	d8f6      	bhi.n	80054fc <_printf_i+0x28>
 800550e:	a101      	add	r1, pc, #4	@ (adr r1, 8005514 <_printf_i+0x40>)
 8005510:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005514:	0800556d 	.word	0x0800556d
 8005518:	08005581 	.word	0x08005581
 800551c:	080054fd 	.word	0x080054fd
 8005520:	080054fd 	.word	0x080054fd
 8005524:	080054fd 	.word	0x080054fd
 8005528:	080054fd 	.word	0x080054fd
 800552c:	08005581 	.word	0x08005581
 8005530:	080054fd 	.word	0x080054fd
 8005534:	080054fd 	.word	0x080054fd
 8005538:	080054fd 	.word	0x080054fd
 800553c:	080054fd 	.word	0x080054fd
 8005540:	0800567f 	.word	0x0800567f
 8005544:	080055ab 	.word	0x080055ab
 8005548:	08005639 	.word	0x08005639
 800554c:	080054fd 	.word	0x080054fd
 8005550:	080054fd 	.word	0x080054fd
 8005554:	080056a1 	.word	0x080056a1
 8005558:	080054fd 	.word	0x080054fd
 800555c:	080055ab 	.word	0x080055ab
 8005560:	080054fd 	.word	0x080054fd
 8005564:	080054fd 	.word	0x080054fd
 8005568:	08005641 	.word	0x08005641
 800556c:	6833      	ldr	r3, [r6, #0]
 800556e:	1d1a      	adds	r2, r3, #4
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	6032      	str	r2, [r6, #0]
 8005574:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005578:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800557c:	2301      	movs	r3, #1
 800557e:	e09c      	b.n	80056ba <_printf_i+0x1e6>
 8005580:	6833      	ldr	r3, [r6, #0]
 8005582:	6820      	ldr	r0, [r4, #0]
 8005584:	1d19      	adds	r1, r3, #4
 8005586:	6031      	str	r1, [r6, #0]
 8005588:	0606      	lsls	r6, r0, #24
 800558a:	d501      	bpl.n	8005590 <_printf_i+0xbc>
 800558c:	681d      	ldr	r5, [r3, #0]
 800558e:	e003      	b.n	8005598 <_printf_i+0xc4>
 8005590:	0645      	lsls	r5, r0, #25
 8005592:	d5fb      	bpl.n	800558c <_printf_i+0xb8>
 8005594:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005598:	2d00      	cmp	r5, #0
 800559a:	da03      	bge.n	80055a4 <_printf_i+0xd0>
 800559c:	232d      	movs	r3, #45	@ 0x2d
 800559e:	426d      	negs	r5, r5
 80055a0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80055a4:	230a      	movs	r3, #10
 80055a6:	4858      	ldr	r0, [pc, #352]	@ (8005708 <_printf_i+0x234>)
 80055a8:	e011      	b.n	80055ce <_printf_i+0xfa>
 80055aa:	6821      	ldr	r1, [r4, #0]
 80055ac:	6833      	ldr	r3, [r6, #0]
 80055ae:	0608      	lsls	r0, r1, #24
 80055b0:	f853 5b04 	ldr.w	r5, [r3], #4
 80055b4:	d402      	bmi.n	80055bc <_printf_i+0xe8>
 80055b6:	0649      	lsls	r1, r1, #25
 80055b8:	bf48      	it	mi
 80055ba:	b2ad      	uxthmi	r5, r5
 80055bc:	2f6f      	cmp	r7, #111	@ 0x6f
 80055be:	6033      	str	r3, [r6, #0]
 80055c0:	bf14      	ite	ne
 80055c2:	230a      	movne	r3, #10
 80055c4:	2308      	moveq	r3, #8
 80055c6:	4850      	ldr	r0, [pc, #320]	@ (8005708 <_printf_i+0x234>)
 80055c8:	2100      	movs	r1, #0
 80055ca:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80055ce:	6866      	ldr	r6, [r4, #4]
 80055d0:	2e00      	cmp	r6, #0
 80055d2:	60a6      	str	r6, [r4, #8]
 80055d4:	db05      	blt.n	80055e2 <_printf_i+0x10e>
 80055d6:	6821      	ldr	r1, [r4, #0]
 80055d8:	432e      	orrs	r6, r5
 80055da:	f021 0104 	bic.w	r1, r1, #4
 80055de:	6021      	str	r1, [r4, #0]
 80055e0:	d04b      	beq.n	800567a <_printf_i+0x1a6>
 80055e2:	4616      	mov	r6, r2
 80055e4:	fbb5 f1f3 	udiv	r1, r5, r3
 80055e8:	fb03 5711 	mls	r7, r3, r1, r5
 80055ec:	5dc7      	ldrb	r7, [r0, r7]
 80055ee:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80055f2:	462f      	mov	r7, r5
 80055f4:	42bb      	cmp	r3, r7
 80055f6:	460d      	mov	r5, r1
 80055f8:	d9f4      	bls.n	80055e4 <_printf_i+0x110>
 80055fa:	2b08      	cmp	r3, #8
 80055fc:	d10b      	bne.n	8005616 <_printf_i+0x142>
 80055fe:	6823      	ldr	r3, [r4, #0]
 8005600:	07df      	lsls	r7, r3, #31
 8005602:	d508      	bpl.n	8005616 <_printf_i+0x142>
 8005604:	6923      	ldr	r3, [r4, #16]
 8005606:	6861      	ldr	r1, [r4, #4]
 8005608:	4299      	cmp	r1, r3
 800560a:	bfde      	ittt	le
 800560c:	2330      	movle	r3, #48	@ 0x30
 800560e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005612:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005616:	1b92      	subs	r2, r2, r6
 8005618:	6122      	str	r2, [r4, #16]
 800561a:	464b      	mov	r3, r9
 800561c:	4621      	mov	r1, r4
 800561e:	4640      	mov	r0, r8
 8005620:	f8cd a000 	str.w	sl, [sp]
 8005624:	aa03      	add	r2, sp, #12
 8005626:	f7ff fee3 	bl	80053f0 <_printf_common>
 800562a:	3001      	adds	r0, #1
 800562c:	d14a      	bne.n	80056c4 <_printf_i+0x1f0>
 800562e:	f04f 30ff 	mov.w	r0, #4294967295
 8005632:	b004      	add	sp, #16
 8005634:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005638:	6823      	ldr	r3, [r4, #0]
 800563a:	f043 0320 	orr.w	r3, r3, #32
 800563e:	6023      	str	r3, [r4, #0]
 8005640:	2778      	movs	r7, #120	@ 0x78
 8005642:	4832      	ldr	r0, [pc, #200]	@ (800570c <_printf_i+0x238>)
 8005644:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005648:	6823      	ldr	r3, [r4, #0]
 800564a:	6831      	ldr	r1, [r6, #0]
 800564c:	061f      	lsls	r7, r3, #24
 800564e:	f851 5b04 	ldr.w	r5, [r1], #4
 8005652:	d402      	bmi.n	800565a <_printf_i+0x186>
 8005654:	065f      	lsls	r7, r3, #25
 8005656:	bf48      	it	mi
 8005658:	b2ad      	uxthmi	r5, r5
 800565a:	6031      	str	r1, [r6, #0]
 800565c:	07d9      	lsls	r1, r3, #31
 800565e:	bf44      	itt	mi
 8005660:	f043 0320 	orrmi.w	r3, r3, #32
 8005664:	6023      	strmi	r3, [r4, #0]
 8005666:	b11d      	cbz	r5, 8005670 <_printf_i+0x19c>
 8005668:	2310      	movs	r3, #16
 800566a:	e7ad      	b.n	80055c8 <_printf_i+0xf4>
 800566c:	4826      	ldr	r0, [pc, #152]	@ (8005708 <_printf_i+0x234>)
 800566e:	e7e9      	b.n	8005644 <_printf_i+0x170>
 8005670:	6823      	ldr	r3, [r4, #0]
 8005672:	f023 0320 	bic.w	r3, r3, #32
 8005676:	6023      	str	r3, [r4, #0]
 8005678:	e7f6      	b.n	8005668 <_printf_i+0x194>
 800567a:	4616      	mov	r6, r2
 800567c:	e7bd      	b.n	80055fa <_printf_i+0x126>
 800567e:	6833      	ldr	r3, [r6, #0]
 8005680:	6825      	ldr	r5, [r4, #0]
 8005682:	1d18      	adds	r0, r3, #4
 8005684:	6961      	ldr	r1, [r4, #20]
 8005686:	6030      	str	r0, [r6, #0]
 8005688:	062e      	lsls	r6, r5, #24
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	d501      	bpl.n	8005692 <_printf_i+0x1be>
 800568e:	6019      	str	r1, [r3, #0]
 8005690:	e002      	b.n	8005698 <_printf_i+0x1c4>
 8005692:	0668      	lsls	r0, r5, #25
 8005694:	d5fb      	bpl.n	800568e <_printf_i+0x1ba>
 8005696:	8019      	strh	r1, [r3, #0]
 8005698:	2300      	movs	r3, #0
 800569a:	4616      	mov	r6, r2
 800569c:	6123      	str	r3, [r4, #16]
 800569e:	e7bc      	b.n	800561a <_printf_i+0x146>
 80056a0:	6833      	ldr	r3, [r6, #0]
 80056a2:	2100      	movs	r1, #0
 80056a4:	1d1a      	adds	r2, r3, #4
 80056a6:	6032      	str	r2, [r6, #0]
 80056a8:	681e      	ldr	r6, [r3, #0]
 80056aa:	6862      	ldr	r2, [r4, #4]
 80056ac:	4630      	mov	r0, r6
 80056ae:	f000 f859 	bl	8005764 <memchr>
 80056b2:	b108      	cbz	r0, 80056b8 <_printf_i+0x1e4>
 80056b4:	1b80      	subs	r0, r0, r6
 80056b6:	6060      	str	r0, [r4, #4]
 80056b8:	6863      	ldr	r3, [r4, #4]
 80056ba:	6123      	str	r3, [r4, #16]
 80056bc:	2300      	movs	r3, #0
 80056be:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80056c2:	e7aa      	b.n	800561a <_printf_i+0x146>
 80056c4:	4632      	mov	r2, r6
 80056c6:	4649      	mov	r1, r9
 80056c8:	4640      	mov	r0, r8
 80056ca:	6923      	ldr	r3, [r4, #16]
 80056cc:	47d0      	blx	sl
 80056ce:	3001      	adds	r0, #1
 80056d0:	d0ad      	beq.n	800562e <_printf_i+0x15a>
 80056d2:	6823      	ldr	r3, [r4, #0]
 80056d4:	079b      	lsls	r3, r3, #30
 80056d6:	d413      	bmi.n	8005700 <_printf_i+0x22c>
 80056d8:	68e0      	ldr	r0, [r4, #12]
 80056da:	9b03      	ldr	r3, [sp, #12]
 80056dc:	4298      	cmp	r0, r3
 80056de:	bfb8      	it	lt
 80056e0:	4618      	movlt	r0, r3
 80056e2:	e7a6      	b.n	8005632 <_printf_i+0x15e>
 80056e4:	2301      	movs	r3, #1
 80056e6:	4632      	mov	r2, r6
 80056e8:	4649      	mov	r1, r9
 80056ea:	4640      	mov	r0, r8
 80056ec:	47d0      	blx	sl
 80056ee:	3001      	adds	r0, #1
 80056f0:	d09d      	beq.n	800562e <_printf_i+0x15a>
 80056f2:	3501      	adds	r5, #1
 80056f4:	68e3      	ldr	r3, [r4, #12]
 80056f6:	9903      	ldr	r1, [sp, #12]
 80056f8:	1a5b      	subs	r3, r3, r1
 80056fa:	42ab      	cmp	r3, r5
 80056fc:	dcf2      	bgt.n	80056e4 <_printf_i+0x210>
 80056fe:	e7eb      	b.n	80056d8 <_printf_i+0x204>
 8005700:	2500      	movs	r5, #0
 8005702:	f104 0619 	add.w	r6, r4, #25
 8005706:	e7f5      	b.n	80056f4 <_printf_i+0x220>
 8005708:	08007964 	.word	0x08007964
 800570c:	08007975 	.word	0x08007975

08005710 <memmove>:
 8005710:	4288      	cmp	r0, r1
 8005712:	b510      	push	{r4, lr}
 8005714:	eb01 0402 	add.w	r4, r1, r2
 8005718:	d902      	bls.n	8005720 <memmove+0x10>
 800571a:	4284      	cmp	r4, r0
 800571c:	4623      	mov	r3, r4
 800571e:	d807      	bhi.n	8005730 <memmove+0x20>
 8005720:	1e43      	subs	r3, r0, #1
 8005722:	42a1      	cmp	r1, r4
 8005724:	d008      	beq.n	8005738 <memmove+0x28>
 8005726:	f811 2b01 	ldrb.w	r2, [r1], #1
 800572a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800572e:	e7f8      	b.n	8005722 <memmove+0x12>
 8005730:	4601      	mov	r1, r0
 8005732:	4402      	add	r2, r0
 8005734:	428a      	cmp	r2, r1
 8005736:	d100      	bne.n	800573a <memmove+0x2a>
 8005738:	bd10      	pop	{r4, pc}
 800573a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800573e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005742:	e7f7      	b.n	8005734 <memmove+0x24>

08005744 <_sbrk_r>:
 8005744:	b538      	push	{r3, r4, r5, lr}
 8005746:	2300      	movs	r3, #0
 8005748:	4d05      	ldr	r5, [pc, #20]	@ (8005760 <_sbrk_r+0x1c>)
 800574a:	4604      	mov	r4, r0
 800574c:	4608      	mov	r0, r1
 800574e:	602b      	str	r3, [r5, #0]
 8005750:	f7fb fce6 	bl	8001120 <_sbrk>
 8005754:	1c43      	adds	r3, r0, #1
 8005756:	d102      	bne.n	800575e <_sbrk_r+0x1a>
 8005758:	682b      	ldr	r3, [r5, #0]
 800575a:	b103      	cbz	r3, 800575e <_sbrk_r+0x1a>
 800575c:	6023      	str	r3, [r4, #0]
 800575e:	bd38      	pop	{r3, r4, r5, pc}
 8005760:	20000718 	.word	0x20000718

08005764 <memchr>:
 8005764:	4603      	mov	r3, r0
 8005766:	b510      	push	{r4, lr}
 8005768:	b2c9      	uxtb	r1, r1
 800576a:	4402      	add	r2, r0
 800576c:	4293      	cmp	r3, r2
 800576e:	4618      	mov	r0, r3
 8005770:	d101      	bne.n	8005776 <memchr+0x12>
 8005772:	2000      	movs	r0, #0
 8005774:	e003      	b.n	800577e <memchr+0x1a>
 8005776:	7804      	ldrb	r4, [r0, #0]
 8005778:	3301      	adds	r3, #1
 800577a:	428c      	cmp	r4, r1
 800577c:	d1f6      	bne.n	800576c <memchr+0x8>
 800577e:	bd10      	pop	{r4, pc}

08005780 <memcpy>:
 8005780:	440a      	add	r2, r1
 8005782:	4291      	cmp	r1, r2
 8005784:	f100 33ff 	add.w	r3, r0, #4294967295
 8005788:	d100      	bne.n	800578c <memcpy+0xc>
 800578a:	4770      	bx	lr
 800578c:	b510      	push	{r4, lr}
 800578e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005792:	4291      	cmp	r1, r2
 8005794:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005798:	d1f9      	bne.n	800578e <memcpy+0xe>
 800579a:	bd10      	pop	{r4, pc}

0800579c <_realloc_r>:
 800579c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80057a0:	4607      	mov	r7, r0
 80057a2:	4614      	mov	r4, r2
 80057a4:	460d      	mov	r5, r1
 80057a6:	b921      	cbnz	r1, 80057b2 <_realloc_r+0x16>
 80057a8:	4611      	mov	r1, r2
 80057aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80057ae:	f7ff bc3b 	b.w	8005028 <_malloc_r>
 80057b2:	b92a      	cbnz	r2, 80057c0 <_realloc_r+0x24>
 80057b4:	f7ff fbce 	bl	8004f54 <_free_r>
 80057b8:	4625      	mov	r5, r4
 80057ba:	4628      	mov	r0, r5
 80057bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80057c0:	f000 f81a 	bl	80057f8 <_malloc_usable_size_r>
 80057c4:	4284      	cmp	r4, r0
 80057c6:	4606      	mov	r6, r0
 80057c8:	d802      	bhi.n	80057d0 <_realloc_r+0x34>
 80057ca:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80057ce:	d8f4      	bhi.n	80057ba <_realloc_r+0x1e>
 80057d0:	4621      	mov	r1, r4
 80057d2:	4638      	mov	r0, r7
 80057d4:	f7ff fc28 	bl	8005028 <_malloc_r>
 80057d8:	4680      	mov	r8, r0
 80057da:	b908      	cbnz	r0, 80057e0 <_realloc_r+0x44>
 80057dc:	4645      	mov	r5, r8
 80057de:	e7ec      	b.n	80057ba <_realloc_r+0x1e>
 80057e0:	42b4      	cmp	r4, r6
 80057e2:	4622      	mov	r2, r4
 80057e4:	4629      	mov	r1, r5
 80057e6:	bf28      	it	cs
 80057e8:	4632      	movcs	r2, r6
 80057ea:	f7ff ffc9 	bl	8005780 <memcpy>
 80057ee:	4629      	mov	r1, r5
 80057f0:	4638      	mov	r0, r7
 80057f2:	f7ff fbaf 	bl	8004f54 <_free_r>
 80057f6:	e7f1      	b.n	80057dc <_realloc_r+0x40>

080057f8 <_malloc_usable_size_r>:
 80057f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80057fc:	1f18      	subs	r0, r3, #4
 80057fe:	2b00      	cmp	r3, #0
 8005800:	bfbc      	itt	lt
 8005802:	580b      	ldrlt	r3, [r1, r0]
 8005804:	18c0      	addlt	r0, r0, r3
 8005806:	4770      	bx	lr

08005808 <_init>:
 8005808:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800580a:	bf00      	nop
 800580c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800580e:	bc08      	pop	{r3}
 8005810:	469e      	mov	lr, r3
 8005812:	4770      	bx	lr

08005814 <_fini>:
 8005814:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005816:	bf00      	nop
 8005818:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800581a:	bc08      	pop	{r3}
 800581c:	469e      	mov	lr, r3
 800581e:	4770      	bx	lr
