# mips-datapath-pipelined
A pipelined version of MIPS Datapath in Verilog
Run on Altera DE2-115 FPGA
