
---------- Begin Simulation Statistics ----------
final_tick                                57858204500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 139832                       # Simulator instruction rate (inst/s)
host_mem_usage                                 726800                       # Number of bytes of host memory used
host_op_rate                                   141169                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   715.15                       # Real time elapsed on the host
host_tick_rate                               80903999                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100956628                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.057858                       # Number of seconds simulated
sim_ticks                                 57858204500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100956628                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.157164                       # CPI: cycles per instruction
system.cpu.discardedOps                        944025                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         2561215                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.864182                       # IPC: instructions per cycle
system.cpu.numCycles                        115716409                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                55545520     55.02%     55.02% # Class of committed instruction
system.cpu.op_class_0::IntMult                 168871      0.17%     55.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.19% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.19% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.19% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.19% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.19% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.19% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.19% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.19% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.19% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.19% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.19% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            285016      0.28%     55.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            268714      0.27%     55.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            164509      0.16%     55.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             54663      0.05%     55.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           507065      0.50%     56.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            36898      0.04%     56.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         10949      0.01%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::MemRead               37647012     37.29%     93.79% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6267411      6.21%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100956628                       # Class of committed instruction
system.cpu.tickCycles                       113155194                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    33                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          5708                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          225                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        19331                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        41207                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               2060                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3648                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3648                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2060                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        11416                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  11416                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       365312                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  365312                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5708                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5708    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5708                       # Request fanout histogram
system.membus.reqLayer0.occupancy             6972000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           30252500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  57858204500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              8218                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        16037                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2149                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1138                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            13665                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           13665                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2660                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         5558                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7469                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        55621                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 63090                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       307776                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2256640                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                2564416                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            21883                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.010602                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.102420                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  21651     98.94%     98.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    232      1.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              21883                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           38789500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          28839989                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3990000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  57858204500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 1330                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                14834                       # number of demand (read+write) hits
system.l2.demand_hits::total                    16164                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1330                       # number of overall hits
system.l2.overall_hits::.cpu.data               14834                       # number of overall hits
system.l2.overall_hits::total                   16164                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1330                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4389                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5719                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1330                       # number of overall misses
system.l2.overall_misses::.cpu.data              4389                       # number of overall misses
system.l2.overall_misses::total                  5719                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    100715000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    337248000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        437963000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    100715000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    337248000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       437963000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2660                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            19223                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                21883                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2660                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           19223                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               21883                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.500000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.228320                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.261344                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.500000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.228320                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.261344                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75725.563910                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76839.371155                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76580.346214                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75725.563910                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76839.371155                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76580.346214                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data              11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  11                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data             11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 11                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1330                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4378                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5708                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1330                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4378                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5708                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     87415000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    292714000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    380129000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     87415000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    292714000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    380129000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.500000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.227748                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.260842                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.500000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.227748                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.260842                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65725.563910                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66860.210142                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66595.830413                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65725.563910                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66860.210142                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66595.830413                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        16037                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            16037                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        16037                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        16037                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2105                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2105                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2105                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2105                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             10017                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10017                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3648                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3648                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    277673000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     277673000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         13665                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             13665                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.266959                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.266959                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76116.502193                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76116.502193                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3648                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3648                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    241193000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    241193000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.266959                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.266959                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66116.502193                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66116.502193                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1330                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1330                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1330                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1330                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    100715000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    100715000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2660                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2660                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.500000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.500000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75725.563910                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75725.563910                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1330                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1330                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     87415000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     87415000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.500000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65725.563910                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65725.563910                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          4817                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4817                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          741                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             741                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     59575000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     59575000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         5558                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          5558                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.133321                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.133321                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80398.110661                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80398.110661                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data           11                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           11                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          730                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          730                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     51521000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     51521000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.131342                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.131342                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70576.712329                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70576.712329                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  57858204500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  5506.446414                       # Cycle average of tags in use
system.l2.tags.total_refs                       40971                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5708                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.177821                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1324.083102                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4182.363312                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.040408                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.127636                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.168043                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          5708                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5708                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.174194                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    333564                       # Number of tag accesses
system.l2.tags.data_accesses                   333564                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57858204500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.cpu.inst::samples      1330.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4378.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000576500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               26270                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5708                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5708                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5708                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5443                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  365312                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      6.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   15596627000                       # Total gap between requests
system.mem_ctrls.avgGap                    2732415.38                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        85120                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       280192                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 1471182.881245476427                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 4842735.830144884065                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1330                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         4378                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     32962750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    112877000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     24784.02                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     25782.78                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        85120                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       280192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        365312                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        85120                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        85120                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1330                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         4378                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           5708                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      1471183                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      4842736                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total          6313919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      1471183                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1471183                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      1471183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      4842736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total         6313919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 5708                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          358                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          261                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          320                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          364                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          275                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          399                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          542                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          365                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          318                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          367                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          399                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          382                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          419                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          334                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          313                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          292                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                38814750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              28540000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          145839750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 6800.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           25550.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                4563                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            79.94                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         1145                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   319.049782                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   215.019807                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   295.720890                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          267     23.32%     23.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          364     31.79%     55.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          143     12.49%     67.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          159     13.89%     81.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           36      3.14%     84.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           26      2.27%     86.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           20      1.75%     88.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           17      1.48%     90.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          113      9.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         1145                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                365312                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                6.313919                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.05                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               79.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy         4291140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         2280795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       20163360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4566775200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1572683580                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  20893185600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   27059379675                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   467.684400                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  54302920500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1931800000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1623484000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy         3884160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         2064480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       20591760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4566775200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1523297070                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  20934774240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   27051386910                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   467.546256                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  54411659500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1931800000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1514745000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  57858204500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  57858204500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     17312654                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17312654                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     17312654                       # number of overall hits
system.cpu.icache.overall_hits::total        17312654                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2660                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2660                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2660                       # number of overall misses
system.cpu.icache.overall_misses::total          2660                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    121373000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    121373000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    121373000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    121373000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     17315314                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     17315314                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     17315314                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     17315314                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000154                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000154                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000154                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000154                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 45628.947368                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 45628.947368                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 45628.947368                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 45628.947368                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2149                       # number of writebacks
system.cpu.icache.writebacks::total              2149                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         2660                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2660                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2660                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2660                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    118713000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    118713000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    118713000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    118713000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000154                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000154                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000154                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000154                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 44628.947368                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 44628.947368                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 44628.947368                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 44628.947368                       # average overall mshr miss latency
system.cpu.icache.replacements                   2149                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     17312654                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17312654                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2660                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2660                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    121373000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    121373000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     17315314                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     17315314                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000154                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000154                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 45628.947368                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 45628.947368                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2660                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2660                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    118713000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    118713000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000154                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000154                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 44628.947368                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 44628.947368                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57858204500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           510.571011                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            17315314                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2660                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6509.516541                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   510.571011                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.997209                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997209                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          504                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          34633288                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         34633288                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57858204500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100956628                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57858204500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57858204500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     43206790                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43206790                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43226115                       # number of overall hits
system.cpu.dcache.overall_hits::total        43226115                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        22998                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          22998                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        23098                       # number of overall misses
system.cpu.dcache.overall_misses::total         23098                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    742266500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    742266500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    742266500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    742266500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43229788                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43229788                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43249213                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43249213                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000532                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000532                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000534                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000534                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 32275.263066                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32275.263066                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 32135.531215                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32135.531215                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          585                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          117                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        16037                       # number of writebacks
system.cpu.dcache.writebacks::total             16037                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         3891                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3891                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         3891                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3891                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        19107                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        19107                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        19197                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        19197                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    514685500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    514685500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    521732500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    521732500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000442                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000442                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000444                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000444                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 26937.012613                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 26937.012613                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 27177.814242                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 27177.814242                       # average overall mshr miss latency
system.cpu.dcache.replacements                  17175                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     36958815                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        36958815                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         5528                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5528                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    123260500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    123260500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     36964343                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     36964343                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000150                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000150                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22297.485528                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22297.485528                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           86                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           86                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         5442                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5442                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    111270500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    111270500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000147                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000147                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 20446.618890                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20446.618890                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6247975                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6247975                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        17470                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        17470                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    619006000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    619006000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6265445                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6265445                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002788                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002788                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 35432.512879                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 35432.512879                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         3805                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         3805                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        13665                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        13665                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    403415000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    403415000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002181                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002181                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 29521.770948                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 29521.770948                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        19325                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         19325                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          100                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          100                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        19425                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        19425                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.005148                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.005148                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           90                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           90                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      7047000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      7047000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.004633                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.004633                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        78300                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        78300                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          996                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          996                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           26                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           26                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       411000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       411000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         1022                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1022                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.025440                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.025440                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 15807.692308                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 15807.692308                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data           26                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           26                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       385000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       385000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.025440                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.025440                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 14807.692308                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14807.692308                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         1022                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1022                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         1022                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1022                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57858204500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2014.275171                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43247356                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             19223                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           2249.771420                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2014.275171                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.983533                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.983533                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          197                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          471                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         1374                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          86521737                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         86521737                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57858204500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  57858204500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 6487548                       # Number of BP lookups
system.cpu.branchPred.condPredicted           5075195                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            337121                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4059349                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 4053842                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.864338                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  311978                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 22                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          678646                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             103558                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           575088                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        36611                       # Number of mispredicted indirect branches.
system.cpu.fetch2.intInstructions            49411848                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           40052053                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           6284085                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57858204500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57858204500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
