
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Wed Dec  3 20:26:56 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl -notrace
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 491.910 ; gain = 211.527
Command: synth_design -top top -part xc7a35ticpg236-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 73408
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1174.047 ; gain = 492.613
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/suprbludude/Downloads/CSCEA342_SudokuProject/sudoku_1_0_0/sudoku_1_0_0.srcs/sources_1/imports/feature-vga_ram_sevenseg_integration/top.sv:10]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [C:/Users/suprbludude/Downloads/CSCEA342_SudokuProject/sudoku_1_0_0/sudoku_1_0_0.srcs/sources_1/imports/feature-vga_ram_sevenseg_integration/clock_divider.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (0#1) [C:/Users/suprbludude/Downloads/CSCEA342_SudokuProject/sudoku_1_0_0/sudoku_1_0_0.srcs/sources_1/imports/feature-vga_ram_sevenseg_integration/clock_divider.sv:14]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [C:/Users/suprbludude/Downloads/CSCEA342_SudokuProject/sudoku_1_0_0/sudoku_1_0_0.srcs/sources_1/imports/feature-vga_ram_sevenseg_integration/vga_controller.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (0#1) [C:/Users/suprbludude/Downloads/CSCEA342_SudokuProject/sudoku_1_0_0/sudoku_1_0_0.srcs/sources_1/imports/feature-vga_ram_sevenseg_integration/vga_controller.sv:13]
INFO: [Synth 8-6157] synthesizing module 'conditioner' [C:/Users/suprbludude/Downloads/CSCEA342_SudokuProject/sudoku_1_0_0/sudoku_1_0_0.srcs/sources_1/imports/feature-vga_ram_sevenseg_integration/conditioner.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'conditioner' (0#1) [C:/Users/suprbludude/Downloads/CSCEA342_SudokuProject/sudoku_1_0_0/sudoku_1_0_0.srcs/sources_1/imports/feature-vga_ram_sevenseg_integration/conditioner.sv:7]
INFO: [Synth 8-6157] synthesizing module 'sudoku_engine' [C:/Users/suprbludude/Downloads/CSCEA342_SudokuProject/sudoku_1_0_0/sudoku_1_0_0.srcs/sources_1/imports/feature-vga_ram_sevenseg_integration/sudoku_engine.sv:11]
INFO: [Synth 8-3876] $readmem data file 'puzzles.mem' is read successfully [C:/Users/suprbludude/Downloads/CSCEA342_SudokuProject/sudoku_1_0_0/sudoku_1_0_0.srcs/sources_1/imports/feature-vga_ram_sevenseg_integration/sudoku_engine.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'sudoku_engine' (0#1) [C:/Users/suprbludude/Downloads/CSCEA342_SudokuProject/sudoku_1_0_0/sudoku_1_0_0.srcs/sources_1/imports/feature-vga_ram_sevenseg_integration/sudoku_engine.sv:11]
INFO: [Synth 8-6157] synthesizing module 'sudoku_draw' [C:/Users/suprbludude/Downloads/CSCEA342_SudokuProject/sudoku_1_0_0/sudoku_1_0_0.srcs/sources_1/imports/feature-vga_ram_sevenseg_integration/sudoku_draw.sv:10]
INFO: [Synth 8-6157] synthesizing module 'digit_font' [C:/Users/suprbludude/Downloads/CSCEA342_SudokuProject/sudoku_1_0_0/sudoku_1_0_0.srcs/sources_1/imports/feature-vga_ram_sevenseg_integration/digit_font.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'digit_font' (0#1) [C:/Users/suprbludude/Downloads/CSCEA342_SudokuProject/sudoku_1_0_0/sudoku_1_0_0.srcs/sources_1/imports/feature-vga_ram_sevenseg_integration/digit_font.sv:12]
INFO: [Synth 8-6157] synthesizing module 'letter_font' [C:/Users/suprbludude/Downloads/CSCEA342_SudokuProject/sudoku_1_0_0/sudoku_1_0_0.srcs/sources_1/imports/feature-vga_ram_sevenseg_integration/letter_font.sv:6]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/suprbludude/Downloads/CSCEA342_SudokuProject/sudoku_1_0_0/sudoku_1_0_0.srcs/sources_1/imports/feature-vga_ram_sevenseg_integration/letter_font.sv:29]
INFO: [Synth 8-6155] done synthesizing module 'letter_font' (0#1) [C:/Users/suprbludude/Downloads/CSCEA342_SudokuProject/sudoku_1_0_0/sudoku_1_0_0.srcs/sources_1/imports/feature-vga_ram_sevenseg_integration/letter_font.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'sudoku_draw' (0#1) [C:/Users/suprbludude/Downloads/CSCEA342_SudokuProject/sudoku_1_0_0/sudoku_1_0_0.srcs/sources_1/imports/feature-vga_ram_sevenseg_integration/sudoku_draw.sv:10]
INFO: [Synth 8-6157] synthesizing module 'sevenseg_sudoku' [C:/Users/suprbludude/Downloads/CSCEA342_SudokuProject/sudoku_1_0_0/sudoku_1_0_0.srcs/sources_1/imports/feature-vga_ram_sevenseg_integration/sevenseg_sudoku.sv:11]
INFO: [Synth 8-6157] synthesizing module 'sevenseg' [C:/Users/suprbludude/Downloads/CSCEA342_SudokuProject/sudoku_1_0_0/sudoku_1_0_0.srcs/sources_1/imports/feature-vga_ram_sevenseg_integration/sevenseg.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'sevenseg' (0#1) [C:/Users/suprbludude/Downloads/CSCEA342_SudokuProject/sudoku_1_0_0/sudoku_1_0_0.srcs/sources_1/imports/feature-vga_ram_sevenseg_integration/sevenseg.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'sevenseg_sudoku' (0#1) [C:/Users/suprbludude/Downloads/CSCEA342_SudokuProject/sudoku_1_0_0/sudoku_1_0_0.srcs/sources_1/imports/feature-vga_ram_sevenseg_integration/sevenseg_sudoku.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [C:/Users/suprbludude/Downloads/CSCEA342_SudokuProject/sudoku_1_0_0/sudoku_1_0_0.srcs/sources_1/imports/feature-vga_ram_sevenseg_integration/top.sv:10]
WARNING: [Synth 8-87] always_comb on 'digit_value_reg' did not result in combinational logic [C:/Users/suprbludude/Downloads/CSCEA342_SudokuProject/sudoku_1_0_0/sudoku_1_0_0.srcs/sources_1/imports/feature-vga_ram_sevenseg_integration/sudoku_draw.sv:84]
WARNING: [Synth 8-87] always_comb on 'digit_row_reg' did not result in combinational logic [C:/Users/suprbludude/Downloads/CSCEA342_SudokuProject/sudoku_1_0_0/sudoku_1_0_0.srcs/sources_1/imports/feature-vga_ram_sevenseg_integration/sudoku_draw.sv:85]
WARNING: [Synth 8-87] always_comb on 'letter_code_reg' did not result in combinational logic [C:/Users/suprbludude/Downloads/CSCEA342_SudokuProject/sudoku_1_0_0/sudoku_1_0_0.srcs/sources_1/imports/feature-vga_ram_sevenseg_integration/sudoku_draw.sv:94]
WARNING: [Synth 8-87] always_comb on 'letter_row_reg' did not result in combinational logic [C:/Users/suprbludude/Downloads/CSCEA342_SudokuProject/sudoku_1_0_0/sudoku_1_0_0.srcs/sources_1/imports/feature-vga_ram_sevenseg_integration/sudoku_draw.sv:95]
WARNING: [Synth 8-7129] Port sw[15] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[14] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1336.566 ; gain = 655.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1336.566 ; gain = 655.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1336.566 ; gain = 655.133
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1336.566 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/suprbludude/Downloads/CSCEA342_SudokuProject/sudoku_1_0_0/sudoku_1_0_0.srcs/constrs_1/imports/feature-vga_ram_sevenseg_integration/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/suprbludude/Downloads/CSCEA342_SudokuProject/sudoku_1_0_0/sudoku_1_0_0.srcs/constrs_1/imports/feature-vga_ram_sevenseg_integration/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/suprbludude/Downloads/CSCEA342_SudokuProject/sudoku_1_0_0/sudoku_1_0_0.srcs/constrs_1/imports/feature-vga_ram_sevenseg_integration/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1397.605 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1397.605 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1397.605 ; gain = 716.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticpg236-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1397.605 ; gain = 716.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1397.605 ; gain = 716.172
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sudoku_engine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             S_LOAD_INIT |                             0001 |                               00
              S_LOAD_SOL |                             0010 |                               01
                  S_PLAY |                             0100 |                               10
             S_CHECK_WIN |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'sudoku_engine'
WARNING: [Synth 8-327] inferring latch for variable 'letter_code_reg' [C:/Users/suprbludude/Downloads/CSCEA342_SudokuProject/sudoku_1_0_0/sudoku_1_0_0.srcs/sources_1/imports/feature-vga_ram_sevenseg_integration/sudoku_draw.sv:94]
WARNING: [Synth 8-327] inferring latch for variable 'letter_row_reg' [C:/Users/suprbludude/Downloads/CSCEA342_SudokuProject/sudoku_1_0_0/sudoku_1_0_0.srcs/sources_1/imports/feature-vga_ram_sevenseg_integration/sudoku_draw.sv:95]
WARNING: [Synth 8-327] inferring latch for variable 'digit_value_reg' [C:/Users/suprbludude/Downloads/CSCEA342_SudokuProject/sudoku_1_0_0/sudoku_1_0_0.srcs/sources_1/imports/feature-vga_ram_sevenseg_integration/sudoku_draw.sv:84]
WARNING: [Synth 8-327] inferring latch for variable 'digit_row_reg' [C:/Users/suprbludude/Downloads/CSCEA342_SudokuProject/sudoku_1_0_0/sudoku_1_0_0.srcs/sources_1/imports/feature-vga_ram_sevenseg_integration/sudoku_draw.sv:85]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 1397.605 ; gain = 716.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 18    
	   3 Input   32 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 10    
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 167   
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 112   
+---Multipliers : 
	               7x32  Multipliers := 2     
+---Muxes : 
	   7 Input  324 Bit        Muxes := 1     
	   6 Input  324 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 6     
	   2 Input   10 Bit        Muxes := 2     
	  13 Input    8 Bit        Muxes := 5     
	   2 Input    8 Bit        Muxes := 11    
	   8 Input    8 Bit        Muxes := 1     
	   7 Input    8 Bit        Muxes := 2     
	   6 Input    8 Bit        Muxes := 7     
	   4 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 4     
	   8 Input    7 Bit        Muxes := 4     
	  13 Input    6 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 3     
	 128 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 79    
	   4 Input    4 Bit        Muxes := 5     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 283   
	   4 Input    1 Bit        Muxes := 250   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port sw[15] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[14] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module top is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (letter_code_reg[5]) is unused and will be removed from module sudoku_draw.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:05 . Memory (MB): peak = 1611.988 ; gain = 930.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:07 ; elapsed = 00:01:14 . Memory (MB): peak = 1611.988 ; gain = 930.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:13 ; elapsed = 00:01:20 . Memory (MB): peak = 1632.121 ; gain = 950.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:16 ; elapsed = 00:01:23 . Memory (MB): peak = 1681.766 ; gain = 1000.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:22 ; elapsed = 00:01:29 . Memory (MB): peak = 1812.746 ; gain = 1131.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:22 ; elapsed = 00:01:29 . Memory (MB): peak = 1812.746 ; gain = 1131.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:22 ; elapsed = 00:01:29 . Memory (MB): peak = 1812.746 ; gain = 1131.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:22 ; elapsed = 00:01:29 . Memory (MB): peak = 1812.746 ; gain = 1131.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:22 ; elapsed = 00:01:30 . Memory (MB): peak = 1812.746 ; gain = 1131.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:22 ; elapsed = 00:01:30 . Memory (MB): peak = 1812.746 ; gain = 1131.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   500|
|3     |LUT1   |    47|
|4     |LUT2   |   408|
|5     |LUT3   |   381|
|6     |LUT4   |   732|
|7     |LUT5   |  1164|
|8     |LUT6   |  1434|
|9     |MUXF7  |    61|
|10    |MUXF8  |     3|
|11    |FDRE   |  1001|
|12    |FDSE   |     2|
|13    |LD     |    17|
|14    |IBUF   |     9|
|15    |OBUF   |    25|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:22 ; elapsed = 00:01:30 . Memory (MB): peak = 1812.746 ; gain = 1131.312
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:10 ; elapsed = 00:01:25 . Memory (MB): peak = 1812.746 ; gain = 1070.273
Synthesis Optimization Complete : Time (s): cpu = 00:01:23 ; elapsed = 00:01:30 . Memory (MB): peak = 1812.746 ; gain = 1131.312
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1821.965 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 581 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1825.637 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  LD => LDCE: 17 instances

Synth Design complete | Checksum: dc4958d8
INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:27 ; elapsed = 00:01:52 . Memory (MB): peak = 1825.637 ; gain = 1333.727
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1825.637 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/suprbludude/Downloads/CSCEA342_SudokuProject/sudoku_1_0_0/sudoku_1_0_0.runs/synth_1/top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec  3 20:29:04 2025...
