set_max_delay 4.0 -fall -rise_from core_clock -fall_from xor1 -through [get_ports clk*] -rise_through and1 -fall_through pin1 -rise_to xor* -fall_to [get_ports {clk0}] -ignore_clock_latency -probe -reset_path
