Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5243045f33fd4d349516b37b7cc6e5a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot rete_on_board_tb_func_synth xil_defaultlib.rete_on_board_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010001000100000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10100010001000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111111111110111...]
Compiling architecture structure of entity xil_defaultlib.rete_on_board [rete_on_board_default]
Compiling architecture behavioral of entity xil_defaultlib.rete_on_board_tb
Built simulation snapshot rete_on_board_tb_func_synth
