#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Apr 12 22:46:45 2023
# Process ID: 2496
# Current directory: C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.runs/synth_1
# Command line: vivado.exe -log OTTER_Wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source OTTER_Wrapper.tcl
# Log file: C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.runs/synth_1/OTTER_Wrapper.vds
# Journal file: C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.runs/synth_1\vivado.jou
# Running On: DESKTOP-OJK9U19, OS: Windows, CPU Frequency: 2803 MHz, CPU Physical cores: 4, Host memory: 16799 MB
#-----------------------------------------------------------
source OTTER_Wrapper.tcl -notrace
Command: synth_design -top OTTER_Wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15344
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1278.871 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'OTTER_Wrapper' [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/OTTER_Wrapper.sv:23]
INFO: [Synth 8-6157] synthesizing module 'OTTER_MCU' [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/OTTER_CPU.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ProgCount' [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/ProgCount.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'ProgCount' (0#1) [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/ProgCount.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Mult6to1' [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/Mult4to1.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'Mult6to1' (0#1) [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/Mult4to1.sv:21]
INFO: [Synth 8-6157] synthesizing module 'Mult4to1' [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/Mult4to1.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'Mult4to1' (0#1) [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/Mult4to1.sv:52]
INFO: [Synth 8-6157] synthesizing module 'Mult2to1' [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/Mult4to1.sv:65]
INFO: [Synth 8-6155] done synthesizing module 'Mult2to1' (0#1) [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/Mult4to1.sv:65]
INFO: [Synth 8-6157] synthesizing module 'OTTER_ALU' [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/ArithLogicUnit.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'OTTER_ALU' (0#1) [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/ArithLogicUnit.sv:22]
INFO: [Synth 8-6157] synthesizing module 'OTTER_registerFile' [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/registerFile.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'OTTER_registerFile' (0#1) [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/registerFile.sv:23]
INFO: [Synth 8-6157] synthesizing module 'OTTER_mem_byte' [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/bram_dualport.sv:97]
	Parameter ACTUAL_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'mem.mem' is read successfully [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/bram_dualport.sv:132]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/bram_dualport.sv:214]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/bram_dualport.sv:200]
INFO: [Synth 8-6155] done synthesizing module 'OTTER_mem_byte' (0#1) [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/bram_dualport.sv:97]
INFO: [Synth 8-6157] synthesizing module 'OTTER_CU_Decoder' [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/CU_Decoder.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'OTTER_CU_Decoder' (0#1) [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/CU_Decoder.sv:23]
INFO: [Synth 8-6157] synthesizing module 'OTTER_CU_FSM' [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/ControlUnit.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/ControlUnit.sv:93]
INFO: [Synth 8-6155] done synthesizing module 'OTTER_CU_FSM' (0#1) [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/ControlUnit.sv:23]
INFO: [Synth 8-6157] synthesizing module 'CSR' [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/CSR.sv:21]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/CSR.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'CSR' (0#1) [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/CSR.sv:21]
WARNING: [Synth 8-7071] port 'intRet' of module 'CSR' is unconnected for instance 'CSRs' [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/OTTER_CPU.sv:110]
WARNING: [Synth 8-7071] port 'mstatus' of module 'CSR' is unconnected for instance 'CSRs' [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/OTTER_CPU.sv:110]
WARNING: [Synth 8-7023] instance 'CSRs' of module 'CSR' has 13 connections declared, but only 11 given [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/OTTER_CPU.sv:110]
INFO: [Synth 8-6155] done synthesizing module 'OTTER_MCU' (0#1) [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/OTTER_CPU.sv:23]
INFO: [Synth 8-6157] synthesizing module 'SevSegDisp' [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/peripherals/SevSegDisp.sv:23]
INFO: [Synth 8-6157] synthesizing module 'BCD' [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/peripherals/BCD.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'BCD' (0#1) [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/peripherals/BCD.sv:23]
INFO: [Synth 8-6157] synthesizing module 'CathodeDriver' [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/peripherals/CathodeDriver.sv:19]
INFO: [Synth 8-226] default block is never used [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/peripherals/CathodeDriver.sv:41]
INFO: [Synth 8-226] default block is never used [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/peripherals/CathodeDriver.sv:44]
INFO: [Synth 8-226] default block is never used [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/peripherals/CathodeDriver.sv:66]
INFO: [Synth 8-226] default block is never used [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/peripherals/CathodeDriver.sv:88]
INFO: [Synth 8-226] default block is never used [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/peripherals/CathodeDriver.sv:110]
INFO: [Synth 8-6155] done synthesizing module 'CathodeDriver' (0#1) [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/peripherals/CathodeDriver.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'SevSegDisp' (0#1) [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/peripherals/SevSegDisp.sv:23]
INFO: [Synth 8-6157] synthesizing module 'debounce_one_shot' [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/peripherals/debounce_one_shot.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'debounce_one_shot' (0#1) [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/peripherals/debounce_one_shot.sv:25]
INFO: [Synth 8-6157] synthesizing module 'KeyboardDriver' [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/peripherals/KeyboardDriver.sv:29]
INFO: [Synth 8-6157] synthesizing module 'keyboard' [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/peripherals/KeyboardDriver.sv:91]
INFO: [Synth 8-6157] synthesizing module 'ps2_rx' [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/peripherals/KeyboardDriver.sv:232]
INFO: [Synth 8-6155] done synthesizing module 'ps2_rx' (0#1) [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/peripherals/KeyboardDriver.sv:232]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/peripherals/KeyboardDriver.sv:148]
INFO: [Synth 8-6155] done synthesizing module 'keyboard' (0#1) [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/peripherals/KeyboardDriver.sv:91]
INFO: [Synth 8-6155] done synthesizing module 'KeyboardDriver' (0#1) [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/peripherals/KeyboardDriver.sv:29]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/OTTER_Wrapper.sv:128]
INFO: [Synth 8-6155] done synthesizing module 'OTTER_Wrapper' (0#1) [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/OTTER_Wrapper.sv:23]
WARNING: [Synth 8-6014] Unused sequential element j_reg was removed.  [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/bram_dualport.sv:150]
WARNING: [Synth 8-6014] Unused sequential element r_vga_we_reg was removed.  [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/OTTER_Wrapper.sv:125]
WARNING: [Synth 8-6014] Unused sequential element uart_start_reg was removed.  [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/OTTER_Wrapper.sv:126]
WARNING: [Synth 8-6014] Unused sequential element r_vga_wa_reg was removed.  [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/OTTER_Wrapper.sv:131]
WARNING: [Synth 8-6014] Unused sequential element r_vga_wd_reg was removed.  [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/OTTER_Wrapper.sv:132]
WARNING: [Synth 8-6014] Unused sequential element uart_data_reg was removed.  [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/OTTER_Wrapper.sv:136]
WARNING: [Synth 8-3848] Net VGA_RGB in module/entity OTTER_Wrapper does not have driver. [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/OTTER_Wrapper.sv:33]
WARNING: [Synth 8-3848] Net VGA_HS in module/entity OTTER_Wrapper does not have driver. [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/OTTER_Wrapper.sv:34]
WARNING: [Synth 8-3848] Net VGA_VS in module/entity OTTER_Wrapper does not have driver. [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/OTTER_Wrapper.sv:35]
WARNING: [Synth 8-3848] Net Tx in module/entity OTTER_Wrapper does not have driver. [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/OTTER_Wrapper.sv:36]
WARNING: [Synth 8-3848] Net r_vga_rd in module/entity OTTER_Wrapper does not have driver. [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/OTTER_Wrapper.sv:66]
WARNING: [Synth 8-3848] Net uart_ready in module/entity OTTER_Wrapper does not have driver. [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/OTTER_Wrapper.sv:69]
WARNING: [Synth 8-7129] Port CU_FUNC7[6] in module OTTER_CU_Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port CU_FUNC7[4] in module OTTER_CU_Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port CU_FUNC7[3] in module OTTER_CU_Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port CU_FUNC7[2] in module OTTER_CU_Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port CU_FUNC7[1] in module OTTER_CU_Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port CU_FUNC7[0] in module OTTER_CU_Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port VGA_RGB[7] in module OTTER_Wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port VGA_RGB[6] in module OTTER_Wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port VGA_RGB[5] in module OTTER_Wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port VGA_RGB[4] in module OTTER_Wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port VGA_RGB[3] in module OTTER_Wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port VGA_RGB[2] in module OTTER_Wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port VGA_RGB[1] in module OTTER_Wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port VGA_RGB[0] in module OTTER_Wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port VGA_HS in module OTTER_Wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port VGA_VS in module OTTER_Wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx in module OTTER_Wrapper is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1278.871 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1278.871 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1278.871 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'OTTER_CU_FSM'
INFO: [Synth 8-802] inferred FSM for state register 'PS_reg' in module 'debounce_one_shot'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'keyboard'
INFO: [Synth 8-802] inferred FSM for state register 'StateReg_reg' in module 'KeyboardDriver'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_mem_byte:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_mem_byte:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_mem_byte:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_mem_byte:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_mem_byte:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_mem_byte:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_mem_byte:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_mem_byte:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_mem_byte:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_mem_byte:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_mem_byte:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_mem_byte:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_mem_byte:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_mem_byte:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_mem_byte:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_mem_byte:/memory_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_init |                              000 | 00000000000000000000000000000000
              ST_BTN_low |                              001 | 00000000000000000000000000000001
      ST_BTN_low_to_high |                              010 | 00000000000000000000000000000010
             ST_BTN_high |                              011 | 00000000000000000000000000000011
      ST_BTN_high_to_low |                              100 | 00000000000000000000000000000100
             ST_one_shot |                              101 | 00000000000000000000000000000101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PS_reg' using encoding 'sequential' in module 'debounce_one_shot'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            ST_lowercase |                           000001 |                              000
                ST_shift |                           000010 |                              010
   ST_ignore_shift_break |                           000100 |                              011
             ST_capslock |                           001000 |                              100
    ST_ignore_caps_break |                           010000 |                              101
         ST_ignore_break |                           100000 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'keyboard'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_WAIT |                                0 | 00000000000000000000000000000000
               ST_INTRPT |                                1 | 00000000000000000000000000000001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'StateReg_reg' using encoding 'sequential' in module 'KeyboardDriver'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1278.871 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 5     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   20 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 36    
	   2 Input    3 Bit       Adders := 8     
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 9     
+---Multipliers : 
	              32x32  Multipliers := 1     
+---RAMs : 
	             512K Bit	(16384 X 32 bit)          RAMs := 1     
	             1024 Bit	(32 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 16    
	   4 Input   32 Bit        Muxes := 8     
	   9 Input   32 Bit        Muxes := 2     
	   7 Input   32 Bit        Muxes := 2     
	   6 Input   32 Bit        Muxes := 2     
	   5 Input   32 Bit        Muxes := 3     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 1     
	  19 Input    8 Bit        Muxes := 1     
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 4     
	   3 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 32    
	   2 Input    3 Bit        Muxes := 15    
	   5 Input    3 Bit        Muxes := 3     
	   6 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 3     
	   6 Input    2 Bit        Muxes := 2     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 1     
	   9 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 37    
	   3 Input    1 Bit        Muxes := 5     
	   6 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP ALUOut0, operation Mode is: A*B.
DSP Report: operator ALUOut0 is absorbed into DSP ALUOut0.
DSP Report: operator ALUOut0 is absorbed into DSP ALUOut0.
DSP Report: Generating DSP ALUOut0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUOut0 is absorbed into DSP ALUOut0.
DSP Report: operator ALUOut0 is absorbed into DSP ALUOut0.
DSP Report: Generating DSP ALUOut0, operation Mode is: A*B.
DSP Report: operator ALUOut0 is absorbed into DSP ALUOut0.
DSP Report: operator ALUOut0 is absorbed into DSP ALUOut0.
DSP Report: Generating DSP ALUOut0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUOut0 is absorbed into DSP ALUOut0.
DSP Report: operator ALUOut0 is absorbed into DSP ALUOut0.
WARNING: [Synth 8-7129] Port CU_FUNC7[6] in module OTTER_CU_Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port CU_FUNC7[4] in module OTTER_CU_Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port CU_FUNC7[3] in module OTTER_CU_Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port CU_FUNC7[2] in module OTTER_CU_Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port CU_FUNC7[1] in module OTTER_CU_Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port CU_FUNC7[0] in module OTTER_CU_Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port VGA_RGB[7] in module OTTER_Wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port VGA_RGB[6] in module OTTER_Wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port VGA_RGB[5] in module OTTER_Wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port VGA_RGB[4] in module OTTER_Wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port VGA_RGB[3] in module OTTER_Wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port VGA_RGB[2] in module OTTER_Wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port VGA_RGB[1] in module OTTER_Wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port VGA_RGB[0] in module OTTER_Wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port VGA_HS in module OTTER_Wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port VGA_VS in module OTTER_Wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx in module OTTER_Wrapper is either unconnected or has no load
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "MCU/memory/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "MCU/memory/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "MCU/memory/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "MCU/memory/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "MCU/memory/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "MCU/memory/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "MCU/memory/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "MCU/memory/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "MCU/memory/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "MCU/memory/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "MCU/memory/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "MCU/memory/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "MCU/memory/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "MCU/memory/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "MCU/memory/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "MCU/memory/memory_reg"
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1278.871 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|MCU/memory  | memory_reg | 16 K x 32(READ_FIRST)  | W | R | 16 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+------------+-----------+----------------------+--------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives   | 
+------------+------------+-----------+----------------------+--------------+
|MCU/RF      | RF_reg     | Implied   | 32 x 32              | RAM32M x 12  | 
+------------+------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|OTTER_ALU   | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|OTTER_ALU   | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|OTTER_ALU   | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|OTTER_ALU   | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1278.871 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|MCU/memory  | memory_reg | 16 K x 32(READ_FIRST)  | W | R | 16 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+------------+------------+-----------+----------------------+--------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives   | 
+------------+------------+-----------+----------------------+--------------+
|MCU/RF      | RF_reg     | Implied   | 32 x 32              | RAM32M x 12  | 
+------------+------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance MCU/memory/memory_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance MCU/memory/memory_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance MCU/memory/memory_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance MCU/memory/memory_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance MCU/memory/memory_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance MCU/memory/memory_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance MCU/memory/memory_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance MCU/memory/memory_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance MCU/memory/memory_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance MCU/memory/memory_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance MCU/memory/memory_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance MCU/memory/memory_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance MCU/memory/memory_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance MCU/memory/memory_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance MCU/memory/memory_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance MCU/memory/memory_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance MCU/memory/memory_reg_bram_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance MCU/memory/memory_reg_bram_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance MCU/memory/memory_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance MCU/memory/memory_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance MCU/memory/memory_reg_bram_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance MCU/memory/memory_reg_bram_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance MCU/memory/memory_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance MCU/memory/memory_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance MCU/memory/memory_reg_bram_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance MCU/memory/memory_reg_bram_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance MCU/memory/memory_reg_bram_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance MCU/memory/memory_reg_bram_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance MCU/memory/memory_reg_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance MCU/memory/memory_reg_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance MCU/memory/memory_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance MCU/memory/memory_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1278.871 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1278.871 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1278.871 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1278.871 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1278.871 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1278.871 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1278.871 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|OTTER_ALU   | A*B          | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|OTTER_ALU   | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|OTTER_ALU   | PCIN>>17+A*B | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     3|
|2     |CARRY4   |    81|
|3     |DSP48E1  |     3|
|4     |LUT1     |    18|
|5     |LUT2     |   196|
|6     |LUT3     |   226|
|7     |LUT4     |   150|
|8     |LUT5     |   228|
|9     |LUT6     |  1053|
|10    |MUXF7    |   145|
|11    |MUXF8    |    52|
|12    |RAM32M   |    10|
|13    |RAM32X1D |     4|
|14    |RAMB36E1 |    16|
|15    |FDRE     |   286|
|16    |FDSE     |     4|
|17    |IBUF     |    21|
|18    |OBUF     |    28|
|19    |OBUFT    |    11|
+------+---------+------+

Report Instance Areas: 
+------+------------------+-------------------+------+
|      |Instance          |Module             |Cells |
+------+------------------+-------------------+------+
|1     |top               |                   |  2535|
|2     |  DB              |debounce_one_shot  |    36|
|3     |  KEYBD           |KeyboardDriver     |   106|
|4     |    keybd         |keyboard           |    80|
|5     |      ps2_rx_unit |ps2_rx             |    61|
|6     |  MCU             |OTTER_MCU          |  2173|
|7     |    ALU           |OTTER_ALU          |    22|
|8     |    ALUAinput     |Mult2to1           |    68|
|9     |    ALUBinput     |Mult4to1           |    41|
|10    |    CSRs          |CSR                |    67|
|11    |    CU_FSM        |OTTER_CU_FSM       |     9|
|12    |    PC            |ProgCount          |   131|
|13    |    PCdatasrc     |Mult6to1           |    96|
|14    |    RF            |OTTER_registerFile |   187|
|15    |    memory        |OTTER_mem_byte     |  1493|
|16    |    regWriteback  |Mult4to1_0         |    58|
|17    |  SSG_DISP        |SevSegDisp         |    88|
|18    |    CathMod       |CathodeDriver      |    88|
+------+------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1278.871 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 50 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 1278.871 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 1278.871 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.165 . Memory (MB): peak = 1278.871 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 311 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1278.871 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

Synth Design complete, checksum: 761886a3
INFO: [Common 17-83] Releasing license: Synthesis
133 Infos, 50 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1278.871 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.runs/synth_1/OTTER_Wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file OTTER_Wrapper_utilization_synth.rpt -pb OTTER_Wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 12 22:47:30 2023...
