{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1629319905999 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1629319905999 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 19 02:21:45 2021 " "Processing started: Thu Aug 19 02:21:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1629319905999 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629319905999 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bus -c bus " "Command: quartus_map --read_settings_files=on --write_settings_files=off bus -c bus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629319905999 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1629319906296 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1629319906296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_4k_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file slave_4k_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_4k_tb " "Found entity 1: slave_4k_tb" {  } { { "slave_4k_tb.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_4k_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629319914449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629319914449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_4k.v 1 1 " "Found 1 design units, including 1 entities, in source file slave_4k.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_4k " "Found entity 1: slave_4k" {  } { { "slave_4k.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_4k.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629319914449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629319914449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_out_port_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file slave_out_port_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_out_port_tb " "Found entity 1: slave_out_port_tb" {  } { { "slave_out_port_tb.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_out_port_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629319914453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629319914453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_out_port.v 1 1 " "Found 1 design units, including 1 entities, in source file slave_out_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_out_port " "Found entity 1: slave_out_port" {  } { { "slave_out_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_out_port.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629319914453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629319914453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_in_port_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file slave_in_port_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_in_port_tb " "Found entity 1: slave_in_port_tb" {  } { { "slave_in_port_tb.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_in_port_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629319914457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629319914457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_in_port.v 1 1 " "Found 1 design units, including 1 entities, in source file slave_in_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_in_port " "Found entity 1: slave_in_port" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_in_port.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629319914457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629319914457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scaledclock.v 1 1 " "Found 1 design units, including 1 entities, in source file scaledclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 scaledclock " "Found entity 1: scaledclock" {  } { { "scaledclock.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/scaledclock.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629319914461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629319914461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin27.v 2 2 " "Found 2 design units, including 2 entities, in source file bin27.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "bin27.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/bin27.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629319914461 ""} { "Info" "ISGN_ENTITY_NAME" "2 bin27 " "Found entity 2: bin27" {  } { { "bin27.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/bin27.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629319914461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629319914461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_port.v 1 1 " "Found 1 design units, including 1 entities, in source file slave_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_port " "Found entity 1: slave_port" {  } { { "slave_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_port.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629319914465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629319914465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_port_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file slave_port_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_port_tb " "Found entity 1: slave_port_tb" {  } { { "slave_port_tb.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_port_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629319914465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629319914465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bram.v 1 1 " "Found 1 design units, including 1 entities, in source file bram.v" { { "Info" "ISGN_ENTITY_NAME" "1 BRAM " "Found entity 1: BRAM" {  } { { "BRAM.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/BRAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629319914469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629319914469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bram_test.v 1 1 " "Found 1 design units, including 1 entities, in source file bram_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 BRAM_test " "Found entity 1: BRAM_test" {  } { { "BRAM_test.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/BRAM_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629319914469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629319914469 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "read_en_in slave_4k.v(57) " "Verilog HDL Implicit Net warning at slave_4k.v(57): created implicit net for \"read_en_in\"" {  } { { "slave_4k.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_4k.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629319914469 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write_en_in slave_4k.v(58) " "Verilog HDL Implicit Net warning at slave_4k.v(58): created implicit net for \"write_en_in\"" {  } { { "slave_4k.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_4k.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629319914473 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "slave_4k " "Elaborating entity \"slave_4k\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1629319914519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_port slave_port:SLAVE_PORT " "Elaborating entity \"slave_port\" for hierarchy \"slave_port:SLAVE_PORT\"" {  } { { "slave_4k.v" "SLAVE_PORT" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_4k.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629319914545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_in_port slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT " "Elaborating entity \"slave_in_port\" for hierarchy \"slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\"" {  } { { "slave_port.v" "SLAVE_IN_PORT" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_port.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629319914557 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_done slave_in_port.v(35) " "Verilog HDL or VHDL warning at slave_in_port.v(35): object \"data_done\" assigned a value but never read" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_in_port.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1629319914561 "|slave_4k|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rx_address slave_in_port.v(70) " "Verilog HDL Always Construct warning at slave_in_port.v(70): variable \"rx_address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_in_port.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1629319914561 "|slave_4k|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rx_address slave_in_port.v(74) " "Verilog HDL Always Construct warning at slave_in_port.v(74): variable \"rx_address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_in_port.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1629319914561 "|slave_4k|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rx_address slave_in_port.v(76) " "Verilog HDL Always Construct warning at slave_in_port.v(76): variable \"rx_address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_in_port.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1629319914561 "|slave_4k|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rx_address slave_in_port.v(78) " "Verilog HDL Always Construct warning at slave_in_port.v(78): variable \"rx_address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_in_port.v" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1629319914561 "|slave_4k|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rx_address slave_in_port.v(80) " "Verilog HDL Always Construct warning at slave_in_port.v(80): variable \"rx_address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_in_port.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1629319914561 "|slave_4k|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rx_address slave_in_port.v(82) " "Verilog HDL Always Construct warning at slave_in_port.v(82): variable \"rx_address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_in_port.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1629319914561 "|slave_4k|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rx_address slave_in_port.v(84) " "Verilog HDL Always Construct warning at slave_in_port.v(84): variable \"rx_address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_in_port.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1629319914561 "|slave_4k|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rx_address slave_in_port.v(86) " "Verilog HDL Always Construct warning at slave_in_port.v(86): variable \"rx_address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_in_port.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1629319914561 "|slave_4k|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rx_address slave_in_port.v(88) " "Verilog HDL Always Construct warning at slave_in_port.v(88): variable \"rx_address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_in_port.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1629319914561 "|slave_4k|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rx_address slave_in_port.v(90) " "Verilog HDL Always Construct warning at slave_in_port.v(90): variable \"rx_address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_in_port.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1629319914561 "|slave_4k|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rx_address slave_in_port.v(92) " "Verilog HDL Always Construct warning at slave_in_port.v(92): variable \"rx_address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_in_port.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1629319914561 "|slave_4k|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rx_address slave_in_port.v(95) " "Verilog HDL Always Construct warning at slave_in_port.v(95): variable \"rx_address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_in_port.v" 95 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1629319914565 "|slave_4k|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rx_address slave_in_port.v(99) " "Verilog HDL Always Construct warning at slave_in_port.v(99): variable \"rx_address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_in_port.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1629319914565 "|slave_4k|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr_idle slave_in_port.v(60) " "Verilog HDL Always Construct warning at slave_in_port.v(60): inferring latch(es) for variable \"addr_idle\", which holds its previous value in one or more paths through the always construct" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_in_port.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629319914565 "|slave_4k|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr_done slave_in_port.v(60) " "Verilog HDL Always Construct warning at slave_in_port.v(60): inferring latch(es) for variable \"addr_done\", which holds its previous value in one or more paths through the always construct" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_in_port.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629319914565 "|slave_4k|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "address slave_in_port.v(60) " "Verilog HDL Always Construct warning at slave_in_port.v(60): inferring latch(es) for variable \"address\", which holds its previous value in one or more paths through the always construct" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_in_port.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629319914565 "|slave_4k|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rx_data slave_in_port.v(167) " "Verilog HDL Always Construct warning at slave_in_port.v(167): variable \"rx_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_in_port.v" 167 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1629319914565 "|slave_4k|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rx_data slave_in_port.v(171) " "Verilog HDL Always Construct warning at slave_in_port.v(171): variable \"rx_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_in_port.v" 171 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1629319914565 "|slave_4k|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rx_data slave_in_port.v(173) " "Verilog HDL Always Construct warning at slave_in_port.v(173): variable \"rx_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_in_port.v" 173 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1629319914565 "|slave_4k|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rx_data slave_in_port.v(175) " "Verilog HDL Always Construct warning at slave_in_port.v(175): variable \"rx_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_in_port.v" 175 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1629319914565 "|slave_4k|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rx_data slave_in_port.v(177) " "Verilog HDL Always Construct warning at slave_in_port.v(177): variable \"rx_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_in_port.v" 177 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1629319914565 "|slave_4k|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rx_data slave_in_port.v(179) " "Verilog HDL Always Construct warning at slave_in_port.v(179): variable \"rx_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_in_port.v" 179 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1629319914565 "|slave_4k|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rx_data slave_in_port.v(181) " "Verilog HDL Always Construct warning at slave_in_port.v(181): variable \"rx_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_in_port.v" 181 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1629319914565 "|slave_4k|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rx_data slave_in_port.v(184) " "Verilog HDL Always Construct warning at slave_in_port.v(184): variable \"rx_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_in_port.v" 184 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1629319914565 "|slave_4k|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rx_data slave_in_port.v(188) " "Verilog HDL Always Construct warning at slave_in_port.v(188): variable \"rx_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_in_port.v" 188 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1629319914565 "|slave_4k|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_idle slave_in_port.v(157) " "Verilog HDL Always Construct warning at slave_in_port.v(157): inferring latch(es) for variable \"data_idle\", which holds its previous value in one or more paths through the always construct" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_in_port.v" 157 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629319914568 "|slave_4k|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data slave_in_port.v(157) " "Verilog HDL Always Construct warning at slave_in_port.v(157): inferring latch(es) for variable \"data\", which holds its previous value in one or more paths through the always construct" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_in_port.v" 157 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629319914568 "|slave_4k|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] slave_in_port.v(157) " "Inferred latch for \"data\[0\]\" at slave_in_port.v(157)" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_in_port.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629319914569 "|slave_4k|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] slave_in_port.v(157) " "Inferred latch for \"data\[1\]\" at slave_in_port.v(157)" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_in_port.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629319914569 "|slave_4k|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] slave_in_port.v(157) " "Inferred latch for \"data\[2\]\" at slave_in_port.v(157)" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_in_port.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629319914569 "|slave_4k|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] slave_in_port.v(157) " "Inferred latch for \"data\[3\]\" at slave_in_port.v(157)" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_in_port.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629319914569 "|slave_4k|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] slave_in_port.v(157) " "Inferred latch for \"data\[4\]\" at slave_in_port.v(157)" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_in_port.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629319914569 "|slave_4k|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] slave_in_port.v(157) " "Inferred latch for \"data\[5\]\" at slave_in_port.v(157)" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_in_port.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629319914569 "|slave_4k|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] slave_in_port.v(157) " "Inferred latch for \"data\[6\]\" at slave_in_port.v(157)" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_in_port.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629319914569 "|slave_4k|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] slave_in_port.v(157) " "Inferred latch for \"data\[7\]\" at slave_in_port.v(157)" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_in_port.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629319914572 "|slave_4k|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_idle slave_in_port.v(157) " "Inferred latch for \"data_idle\" at slave_in_port.v(157)" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_in_port.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629319914572 "|slave_4k|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[0\] slave_in_port.v(60) " "Inferred latch for \"address\[0\]\" at slave_in_port.v(60)" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_in_port.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629319914572 "|slave_4k|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[1\] slave_in_port.v(60) " "Inferred latch for \"address\[1\]\" at slave_in_port.v(60)" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_in_port.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629319914572 "|slave_4k|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[2\] slave_in_port.v(60) " "Inferred latch for \"address\[2\]\" at slave_in_port.v(60)" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_in_port.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629319914572 "|slave_4k|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[3\] slave_in_port.v(60) " "Inferred latch for \"address\[3\]\" at slave_in_port.v(60)" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_in_port.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629319914572 "|slave_4k|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[4\] slave_in_port.v(60) " "Inferred latch for \"address\[4\]\" at slave_in_port.v(60)" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_in_port.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629319914572 "|slave_4k|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[5\] slave_in_port.v(60) " "Inferred latch for \"address\[5\]\" at slave_in_port.v(60)" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_in_port.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629319914572 "|slave_4k|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[6\] slave_in_port.v(60) " "Inferred latch for \"address\[6\]\" at slave_in_port.v(60)" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_in_port.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629319914572 "|slave_4k|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[7\] slave_in_port.v(60) " "Inferred latch for \"address\[7\]\" at slave_in_port.v(60)" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_in_port.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629319914572 "|slave_4k|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[8\] slave_in_port.v(60) " "Inferred latch for \"address\[8\]\" at slave_in_port.v(60)" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_in_port.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629319914572 "|slave_4k|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[9\] slave_in_port.v(60) " "Inferred latch for \"address\[9\]\" at slave_in_port.v(60)" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_in_port.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629319914572 "|slave_4k|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[10\] slave_in_port.v(60) " "Inferred latch for \"address\[10\]\" at slave_in_port.v(60)" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_in_port.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629319914572 "|slave_4k|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[11\] slave_in_port.v(60) " "Inferred latch for \"address\[11\]\" at slave_in_port.v(60)" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_in_port.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629319914572 "|slave_4k|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_done slave_in_port.v(60) " "Inferred latch for \"addr_done\" at slave_in_port.v(60)" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_in_port.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629319914572 "|slave_4k|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_idle slave_in_port.v(60) " "Inferred latch for \"addr_idle\" at slave_in_port.v(60)" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_in_port.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629319914572 "|slave_4k|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_out_port slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT " "Elaborating entity \"slave_out_port\" for hierarchy \"slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\"" {  } { { "slave_port.v" "SLAVE_OUT_PORT" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_port.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629319914584 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "datain slave_out_port.v(55) " "Verilog HDL Always Construct warning at slave_out_port.v(55): variable \"datain\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "slave_out_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_out_port.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1629319914587 "|slave_4k|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "datain slave_out_port.v(59) " "Verilog HDL Always Construct warning at slave_out_port.v(59): variable \"datain\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "slave_out_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_out_port.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1629319914587 "|slave_4k|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "datain slave_out_port.v(61) " "Verilog HDL Always Construct warning at slave_out_port.v(61): variable \"datain\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "slave_out_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_out_port.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1629319914587 "|slave_4k|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "datain slave_out_port.v(63) " "Verilog HDL Always Construct warning at slave_out_port.v(63): variable \"datain\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "slave_out_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_out_port.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1629319914587 "|slave_4k|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "datain slave_out_port.v(65) " "Verilog HDL Always Construct warning at slave_out_port.v(65): variable \"datain\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "slave_out_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_out_port.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1629319914587 "|slave_4k|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "datain slave_out_port.v(67) " "Verilog HDL Always Construct warning at slave_out_port.v(67): variable \"datain\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "slave_out_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_out_port.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1629319914589 "|slave_4k|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "datain slave_out_port.v(69) " "Verilog HDL Always Construct warning at slave_out_port.v(69): variable \"datain\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "slave_out_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_out_port.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1629319914589 "|slave_4k|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "datain slave_out_port.v(72) " "Verilog HDL Always Construct warning at slave_out_port.v(72): variable \"datain\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "slave_out_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_out_port.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1629319914589 "|slave_4k|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "datain slave_out_port.v(76) " "Verilog HDL Always Construct warning at slave_out_port.v(76): variable \"datain\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "slave_out_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_out_port.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1629319914589 "|slave_4k|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_idle slave_out_port.v(45) " "Verilog HDL Always Construct warning at slave_out_port.v(45): inferring latch(es) for variable \"data_idle\", which holds its previous value in one or more paths through the always construct" {  } { { "slave_out_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_out_port.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629319914589 "|slave_4k|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_done slave_out_port.v(45) " "Verilog HDL Always Construct warning at slave_out_port.v(45): inferring latch(es) for variable \"data_done\", which holds its previous value in one or more paths through the always construct" {  } { { "slave_out_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_out_port.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629319914589 "|slave_4k|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tx_data slave_out_port.v(45) " "Verilog HDL Always Construct warning at slave_out_port.v(45): inferring latch(es) for variable \"tx_data\", which holds its previous value in one or more paths through the always construct" {  } { { "slave_out_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_out_port.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629319914589 "|slave_4k|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data slave_out_port.v(45) " "Inferred latch for \"tx_data\" at slave_out_port.v(45)" {  } { { "slave_out_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_out_port.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629319914589 "|slave_4k|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_done slave_out_port.v(45) " "Inferred latch for \"data_done\" at slave_out_port.v(45)" {  } { { "slave_out_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_out_port.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629319914589 "|slave_4k|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_idle slave_out_port.v(45) " "Inferred latch for \"data_idle\" at slave_out_port.v(45)" {  } { { "slave_out_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_out_port.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629319914589 "|slave_4k|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BRAM BRAM:BRAM " "Elaborating entity \"BRAM\" for hierarchy \"BRAM:BRAM\"" {  } { { "slave_4k.v" "BRAM" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_4k.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629319914609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram BRAM:BRAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"BRAM:BRAM\|altsyncram:altsyncram_component\"" {  } { { "BRAM.v" "altsyncram_component" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/BRAM.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629319914707 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BRAM:BRAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"BRAM:BRAM\|altsyncram:altsyncram_component\"" {  } { { "BRAM.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/BRAM.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629319914738 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BRAM:BRAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"BRAM:BRAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629319914738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629319914738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file 4KBRAM.mif " "Parameter \"init_file\" = \"4KBRAM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629319914738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629319914738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=BRAM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=BRAM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629319914738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629319914738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629319914738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629319914738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629319914738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629319914738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629319914738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629319914738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629319914738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629319914738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629319914738 ""}  } { { "BRAM.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/BRAM.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1629319914738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lgl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lgl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lgl1 " "Found entity 1: altsyncram_lgl1" {  } { { "db/altsyncram_lgl1.tdf" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/db/altsyncram_lgl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629319914834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629319914834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lgl1 BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated " "Elaborating entity \"altsyncram_lgl1\" for hierarchy \"BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629319914834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ipb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ipb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ipb2 " "Found entity 1: altsyncram_ipb2" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/db/altsyncram_ipb2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629319914953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629319914953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ipb2 BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1 " "Elaborating entity \"altsyncram_ipb2\" for hierarchy \"BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\"" {  } { { "db/altsyncram_lgl1.tdf" "altsyncram1" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/db/altsyncram_lgl1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629319914953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_lgl1.tdf" "mgl_prim2" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/db/altsyncram_lgl1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629319916173 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_lgl1.tdf" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/db/altsyncram_lgl1.tdf" 40 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629319916206 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629319916207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629319916207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629319916207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1112686925 " "Parameter \"NODE_NAME\" = \"1112686925\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629319916207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 4096 " "Parameter \"NUMWORDS\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629319916207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629319916207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629319916207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 12 " "Parameter \"WIDTHAD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629319916207 ""}  } { { "db/altsyncram_lgl1.tdf" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/db/altsyncram_lgl1.tdf" 40 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1629319916207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629319916440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629319916706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629319916947 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1629319917332 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.08.19.02:22:00 Progress: Loading slddf4920d8/alt_sld_fab_wrapper_hw.tcl " "2021.08.19.02:22:00 Progress: Loading slddf4920d8/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629319920987 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629319924531 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629319924775 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629319928249 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629319928422 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629319928599 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629319928841 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629319928849 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629319928849 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1629319929651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddf4920d8/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddf4920d8/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slddf4920d8/alt_sld_fab.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/db/ip/slddf4920d8/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629319930082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629319930082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629319930226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629319930226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629319930230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629319930230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629319930342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629319930342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629319930496 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629319930496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629319930496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629319930613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629319930613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|data_idle " "Latch slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|data_idle has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|data_state.DATA1 " "Ports D and ENA on the latch are fed by the same signal slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|data_state.DATA1" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_in_port.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629319933076 ""}  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_in_port.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629319933076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|addr_idle " "Latch slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|addr_idle has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|addr_state.ADDR1 " "Ports D and ENA on the latch are fed by the same signal slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|addr_state.ADDR1" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_in_port.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629319933076 ""}  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_in_port.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629319933076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|data_idle " "Latch slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|data_idle has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|data_state.DATA1 " "Ports D and ENA on the latch are fed by the same signal slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|data_state.DATA1" {  } { { "slave_out_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_out_port.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629319933076 ""}  } { { "slave_out_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_out_port.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629319933076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|data_done " "Latch slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|data_done has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|data_state.DATA8 " "Ports D and ENA on the latch are fed by the same signal slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|data_state.DATA8" {  } { { "slave_out_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_out_port.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629319933076 ""}  } { { "slave_out_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_out_port.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629319933076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|addr_done " "Latch slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|addr_done has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|addr_state.ADDR12 " "Ports D and ENA on the latch are fed by the same signal slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|addr_state.ADDR12" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_in_port.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629319933076 ""}  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/Quartus Projects/bus/slave_in_port.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629319933076 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629319933300 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1629319933967 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1629319935629 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629319935629 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "323 " "Implemented 323 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1629319935802 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1629319935802 ""} { "Info" "ICUT_CUT_TM_LCELLS" "297 " "Implemented 297 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1629319935802 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1629319935802 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1629319935802 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4819 " "Peak virtual memory: 4819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1629319935847 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 19 02:22:15 2021 " "Processing ended: Thu Aug 19 02:22:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1629319935847 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1629319935847 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:02 " "Total CPU time (on all processors): 00:01:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1629319935847 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1629319935847 ""}
