* ******************************************************************************

* iCEcube Report

* Version:            2020.12.27943

* Build Date:         Dec 10 2020 17:24:17

* File Generated:     Oct 30 2022 12:29:24

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 0 seconds

Device Info:
------------
    Device Family: iCE40
    Device:        iCE40HX8K
    Package:       CB132

Design statistics:
------------------
    FFs:                  77
    LUTs:                 147
    RAMs:                 0
    IOBs:                 5
    GBs:                  3
    PLLs:                 0
    Warm Boots:           0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 159/7680
        Combinational Logic Cells: 82       out of   7680      1.06771%
        Sequential Logic Cells:    77       out of   7680      1.0026%
        Logic Tiles:               34       out of   960       3.54167%
    Registers: 
        Logic Registers:           77       out of   7680      1.0026%
        IO Registers:              0        out of   1280      0
    Block RAMs:                    0        out of   32        0%
    Warm Boots:                    0        out of   1         0%
    Pins:
        Input Pins:                2        out of   95        2.10526%
        Output Pins:               3        out of   95        3.15789%
        InOut Pins:                0        out of   95        0%
    Global Buffers:                3        out of   8         37.5%
    PLLs:                          0        out of   2         0%

IO Bank Utilization:
--------------------
    Bank 3: 3        out of   24        12.5%
    Bank 1: 0        out of   25        0%
    Bank 0: 0        out of   24        0%
    Bank 2: 2        out of   22        9.09091%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name
    ----------  ---------  -----------  -------  -------  -----------    -----------
    P7          Input      SB_LVCMOS    No       2        Simple Input   clk       
    P8          Input      SB_LVCMOS    No       2        Simple Input   rst_n     

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name
    ----------  ---------  -----------  -------  -------  -----------    -----------
    D1          Output     SB_LVCMOS    No       3        Simple Output  sr_clk    
    D4          Output     SB_LVCMOS    No       3        Simple Output  sr_latch  
    G4          Output     SB_LVCMOS    No       3        Simple Output  sr_data   

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name      
    -------------  -------  ---------  ------  -----------      
    6              2        IO         77      clk_c_g          
    2              1                   25      sr_chain.N_44_g  
    4              0                   25      N_108_g          


Router Summary:
---------------
    Status:  Successful
    Runtime: 14 seconds

Routing Resource Utilization:
-----------------------------
              Local line of tile     1080 out of 146184      0.738795%
                          Span 4       95 out of  29696      0.319908%
                         Span 12       25 out of   5632      0.443892%
                  Global network        3 out of      8      37.5%
      Vertical Inter-LUT Connect        8 out of   6720      0.119048%


