// Seed: 4154134407
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_8;
  wire id_9;
  tri  id_10, id_11 = -1;
  wire id_12 = id_11, id_13;
  assign id_3 = id_9;
  wire id_14;
  id_15(
      id_11, $realtime, 1
  );
  assign id_7 = 1;
  always_ff id_5 = id_14;
  wire id_16 = id_14;
  assign id_6 = ~-1'b0 && 1;
  id_17(
      ""
  );
  assign id_1 = -1;
  assign id_4 = -1'b0;
  wire id_18, id_19, id_20, id_21;
  always id_1 <= -1'b0;
  wire id_22;
  always id_6 = -1;
endmodule
module module_1 (
    input wor id_0,
    id_10,
    input tri id_1,
    output supply0 id_2,
    input supply1 id_3,
    input tri1 id_4,
    output tri1 id_5,
    input tri1 id_6,
    output tri id_7,
    input tri0 id_8
);
  wire id_11;
  wire id_12;
  assign id_7 = -1;
  assign id_5 = -1;
  reg id_13, id_14;
  initial id_10 <= id_13;
  module_0 modCall_1 (
      id_14,
      id_12,
      id_12,
      id_12,
      id_11,
      id_11,
      id_11
  );
  wire id_15, id_16;
  wire id_17, id_18;
endmodule
