use pg2l_defs,pg2t330h_defs;

package pg2t330h_funcs_connect_wl_bl
{

/********************************************************************************
********************************************************************************/
function connect_srb_wl_input
(
    unsigned int rx,
    unsigned int ty,
    unsigned int tx_wl,
    unsigned int ty_wl
)
{
    int sx_wl = tx_wl * NUM_GRID_X;
    int sy_wl = ty_wl * NUM_GRID_Y;

    int sx,sy;
    sy = (rx * NUM_TILES_REGION + ty) * NUM_GRID_Y;
    int mid_tile = MID_TILE_REGION;
    string addr_u = (rx==0) ? "ADDR_UP_R6" : (rx==1) ? "ADDR_UP_R5" : (rx==2) ? "ADDR_UP_R4" : (rx==3) ? "ADDR_UP_R3" : (rx==4) ? "ADDR_UP_R2" : (rx==5) ? "ADDR_UP_R1" : "ADDR_UP_R0";
    string addr_d = (rx==0) ? "ADDR_DN_R6" : (rx==1) ? "ADDR_DN_R5" : (rx==2) ? "ADDR_DN_R4" : (rx==3) ? "ADDR_DN_R3" : (rx==4) ? "ADDR_DN_R2" : (rx==5) ? "ADDR_DN_R1" : "ADDR_DN_R0";

    if((rx==0)||(rx==1)||(rx==6)|| (rx==5))
    {
      connect
        (   
          <pin ADDR of <device SRB_TILE @ [2*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[27:2] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                  : <wire *addr_u[27:2] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device SRB_TILE @ [6*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[169:144] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                  : <wire *addr_u[169:144] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device SRB_TILE @ [11*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[341:316] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[341:316] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device SRB_TILE @ [25*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[801:776] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[801:776] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device SRB_TILE @ [30*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[973:948] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[973:948] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device SRB_TILE @ [35*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1145:1120] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[1145:1120] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device SRB_TILE @ [40*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1317:1292] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[1317:1292] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device SRB_TILE @ [45*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1489:1464] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[1489:1464] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device SRB_TILE @ [55*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1841:1816] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[1841:1816] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device SRB_TILE @ [61*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2049:2024] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[2049:2024] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device SRB_TILE @ [66*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2221:2196] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[2221:2196] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device SRB_TILE @ [72*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2429:2404] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[2429:2404] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device SRB_TILE @ [75*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2529:2504] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[2529:2504] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device SRB_TILE @ [82*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2773:2748] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[2773:2748] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device SRB_TILE @ [89*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[3017:2992] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[3017:2992] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
                                                                                    
          <pin ADDR of <device SRB_TILE @ [95*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[3225:3200] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[3225:3200] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
                                                                                    
          <pin ADDR of <device SRB_TILE @ [102*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[3469:3444] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[3469:3444] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
        );
    }
//   else if(rx==5)
//   {
//     connect
//       (   
//         <pin ADDR of <device SRB_TILE @ [2*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[27:2] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
//                                                                                 : <wire *addr_u[27:2] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//
//          <pin ADDR of <device SRB_TILE @ [6*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[169:144] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
//                                                                                  : <wire *addr_u[169:144] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//
//          <pin ADDR of <device SRB_TILE @ [11*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[341:316] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
//                                                                                   : <wire *addr_u[341:316] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//
//          <pin ADDR of <device SRB_TILE @ [25*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[801:776] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
//                                                                                   : <wire *addr_u[801:776] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//
//          <pin ADDR of <device SRB_TILE @ [30*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[973:948] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
//                                                                                   : <wire *addr_u[973:948] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//
//          <pin ADDR of <device SRB_TILE @ [35*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1145:1120] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
//                                                                                   : <wire *addr_u[1145:1120] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//
//          <pin ADDR of <device SRB_TILE @ [40*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1317:1292] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
//                                                                                   : <wire *addr_u[1317:1292] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//
//          <pin ADDR of <device SRB_TILE @ [45*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1489:1464] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
//                                                                                   : <wire *addr_u[1489:1464] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//
//          <pin ADDR of <device SRB_TILE @ [55*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1841:1816] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
//                                                                                   : <wire *addr_u[1841:1816] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//
//          <pin ADDR of <device SRB_TILE @ [61*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2049:2024] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
//                                                                                   : <wire *addr_u[2049:2024] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//
//          <pin ADDR of <device SRB_TILE @ [66*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2221:2196] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
//                                                                                   : <wire *addr_u[2221:2196] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//
//          <pin ADDR of <device SRB_TILE @ [72*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2429:2404] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
//                                                                                   : <wire *addr_u[2429:2404] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//
//          <pin ADDR of <device SRB_TILE @ [75*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2529:2504] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
//                                                                                   : <wire *addr_u[2529:2504] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//
//          <pin ADDR of <device SRB_TILE @ [82*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2773:2748] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
//                                                                                   : <wire *addr_u[2773:2748] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//
//          <pin ADDR of <device SRB_TILE @ [89*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[3017:2992] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
//                                                                                   : <wire *addr_u[3017:2992] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//                                                                                    
//          <pin ADDR of <device SRB_TILE @ [95*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[3225:3200] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
//                                                                                   : <wire *addr_u[3225:3200] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//                                                                   
//                                                                                    
//          <pin ADDR of <device SRB_TILE @ [102*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[3469:3444] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
//                                                                                    : <wire *addr_u[3469:3444] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>      
//        );
//
//      if(ty>mid_tile)
//      {
//        connect
//          (
//          
//          <pin ADDR of <device SRB_TILE @ [95*NUM_GRID_X,sy]>>   => <wire *addr_u[3225:3200] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
//          
//          );
//      }
//      else
//      {
//        connect
//          (
//            <pin ADDR of <device SRB_TILE @ [92*NUM_GRID_X,sy]>>   => <wire *addr_d[3117:3092] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//
//            <pin ADDR of <device SRB_TILE @ [97*NUM_GRID_X,sy]>>   => <wire *addr_d[3289:3264] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
//
//          );
//      }
//
//    }
    
    
    else if(rx==4)
    {
      connect
        (   
          <pin ADDR of <device SRB_TILE @ [2*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[27:2] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                  : <wire *addr_u[27:2] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device SRB_TILE @ [6*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[169:144] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                  : <wire *addr_u[169:144] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device SRB_TILE @ [11*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[341:316] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[341:316] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device SRB_TILE @ [25*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[801:776] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[801:776] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device SRB_TILE @ [30*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[973:948] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[973:948] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device SRB_TILE @ [35*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1145:1120] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[1145:1120] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device SRB_TILE @ [40*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1317:1292] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[1317:1292] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device SRB_TILE @ [45*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1489:1464] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[1489:1464] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device SRB_TILE @ [55*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1841:1816] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[1841:1816] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device SRB_TILE @ [61*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2049:2024] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[2049:2024] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device SRB_TILE @ [66*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2221:2196] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[2221:2196] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device SRB_TILE @ [72*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2429:2404] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[2429:2404] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device SRB_TILE @ [75*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2529:2504] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[2529:2504] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device SRB_TILE @ [82*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2773:2748] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[2773:2748] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device SRB_TILE @ [89*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[3017:2992] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[3017:2992] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
                                                                                    

                                                                   
                                                                                    
          <pin ADDR of <device SRB_TILE @ [102*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[3469:3444] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[3469:3444] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>      
        );

      if(ty<=mid_tile)
      {
        connect
          (
          
            <pin ADDR of <device SRB_TILE @ [92*NUM_GRID_X,sy]>>   => <wire *addr_d[3117:3092] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

            <pin ADDR of <device SRB_TILE @ [97*NUM_GRID_X,sy]>>   => <wire *addr_d[3289:3264] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>          
          
          
          );
      }
      else
      {
        connect
          (
            
            <pin ADDR of <device SRB_TILE @ [95*NUM_GRID_X,sy]>>   => <wire *addr_u[3225:3200] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>

          );
      }

    }   

//    else if(rx==3)
//    {
//      connect
//        (   
//
//                                                                                   
//          <pin ADDR of <device SRB_TILE @ [2*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[27:2] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
//                                                                                  : <wire *addr_u[27:2] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//
//          <pin ADDR of <device SRB_TILE @ [6*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[169:144] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
//                                                                                  : <wire *addr_u[169:144] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//
//          <pin ADDR of <device SRB_TILE @ [11*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[341:316] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
//                                                                                   : <wire *addr_u[341:316] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//
//          <pin ADDR of <device SRB_TILE @ [25*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[441:416] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
//                                                                                   : <wire *addr_u[441:416] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//
//          <pin ADDR of <device SRB_TILE @ [30*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[613:588] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
//                                                                                   : <wire *addr_u[613:588] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//
//          <pin ADDR of <device SRB_TILE @ [35*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[785:760] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
//                                                                                   : <wire *addr_u[785:760] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//
//          <pin ADDR of <device SRB_TILE @ [40*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[957:932] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
//                                                                                   : <wire *addr_u[957:932] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//
//          <pin ADDR of <device SRB_TILE @ [45*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1129:1104] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
//                                                                                   : <wire *addr_u[1129:1104] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//
//          <pin ADDR of <device SRB_TILE @ [55*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1481:1456] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
//                                                                                   : <wire *addr_u[1481:1456] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//
//          <pin ADDR of <device SRB_TILE @ [61*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1689:1664] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
//                                                                                   : <wire *addr_u[1689:1664] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//
//          <pin ADDR of <device SRB_TILE @ [66*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1861:1836] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
//                                                                                   : <wire *addr_u[1861:1836] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//
//          <pin ADDR of <device SRB_TILE @ [72*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2069:2044] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
//                                                                                   : <wire *addr_u[2069:2044] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//
//
//          <pin ADDR of <device SRB_TILE @ [75*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2169:2144] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
//                                                                                   : <wire *addr_u[2169:2144] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//
//          <pin ADDR of <device SRB_TILE @ [82*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2413:2388] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
//                                                                                   : <wire *addr_u[2413:2388] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//
//          <pin ADDR of <device SRB_TILE @ [89*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2657:2632] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
//                                                                                   : <wire *addr_u[2657:2632] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//
//         <pin ADDR of <device SRB_TILE @ [95*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2865:2840] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
//                                                                                   : <wire *addr_u[2865:2840] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//
//          <pin ADDR of <device SRB_TILE @ [102*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[3109:3084] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
//                                                                                   : <wire *addr_u[3109:3084] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
// 
//        );
//
//      if(ty>mid_tile)
//      {
//        connect
//          (
//          
//            <pin ADDR of <device SRB_TILE @ [92*NUM_GRID_X,sy]>>   => <wire *addr_u[2767:2732] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//
//            <pin ADDR of <device SRB_TILE @ [97*NUM_GRID_X,sy]>>   => <wire *addr_u[2939:2904] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>          
//          
//          
//          );
//      }
//      else
//      {
//        connect
//          (
//            
//            <pin ADDR of <device SRB_TILE @ [95*NUM_GRID_X,sy]>>   => <wire *addr_d[2865:2840] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
//
//          );
//      }
//
//    }

    
    else
    {
      connect
        (   

                                                                                   
          <pin ADDR of <device SRB_TILE @ [2*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[27:2] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                  : <wire *addr_u[27:2] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device SRB_TILE @ [6*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[169:144] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                  : <wire *addr_u[169:144] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device SRB_TILE @ [11*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[341:316] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[341:316] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device SRB_TILE @ [25*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[441:416] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[441:416] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device SRB_TILE @ [30*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[613:588] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[613:588] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device SRB_TILE @ [35*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[785:760] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[785:760] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device SRB_TILE @ [40*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[957:932] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[957:932] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device SRB_TILE @ [45*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1129:1104] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[1129:1104] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device SRB_TILE @ [55*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1481:1456] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[1481:1456] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device SRB_TILE @ [61*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1689:1664] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[1689:1664] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device SRB_TILE @ [66*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1861:1836] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[1861:1836] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device SRB_TILE @ [72*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2069:2044] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[2069:2044] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,


          <pin ADDR of <device SRB_TILE @ [75*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2169:2144] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[2169:2144] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device SRB_TILE @ [82*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2413:2388] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[2413:2388] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device SRB_TILE @ [89*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2657:2632] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[2657:2632] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

//          <pin ADDR of <device SRB_TILE @ [95*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2865:2840] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
//                                                                                   : <wire *addr_u[2865:2840] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device SRB_TILE @ [102*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[3109:3084] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[3109:3084] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
 
        );
        if((rx==3) && (ty>mid_tile))
         {
          connect(
                  <pin ADDR of <device SRB_TILE @ [92*NUM_GRID_X,sy]>>   => <wire *addr_u[2757:2732] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

                  <pin ADDR of <device SRB_TILE @ [97*NUM_GRID_X,sy]>>   => <wire *addr_u[2929:2904] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>   
                 );
          } 
        else 
         {
          connect(
                  <pin ADDR of <device SRB_TILE @ [95*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2865:2840] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                           : <wire *addr_u[2865:2840] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                   );
           }
 
    }

}//end of connect_srb_wl_input
/********************************************************************************
********************************************************************************/
function connect_ckeb_wl_input
(
    unsigned int rx,
    unsigned int ty,
    unsigned int tx_wl,
    unsigned int ty_wl
)
{
    int sx_wl = tx_wl * NUM_GRID_X;
    int sy_wl = ty_wl * NUM_GRID_Y;

    int mid_tile = MID_TILE_REGION;

    int sy;
    sy = (rx*NUM_TILES_REGION + ty) * NUM_GRID_Y;
    string addr_u = (rx==0) ? "ADDR_UP_R6" : (rx==1) ? "ADDR_UP_R5" : (rx==2) ? "ADDR_UP_R4" : (rx==3) ? "ADDR_UP_R3" : (rx==4) ? "ADDR_UP_R2" : (rx==5) ? "ADDR_UP_R1" : "ADDR_UP_R0";
    string addr_d = (rx==0) ? "ADDR_DN_R6" : (rx==1) ? "ADDR_DN_R5" : (rx==2) ? "ADDR_DN_R4" : (rx==3) ? "ADDR_DN_R3" : (rx==4) ? "ADDR_DN_R2" : (rx==5) ? "ADDR_DN_R1" : "ADDR_DN_R0";
    

    if((rx==0)||(rx==1)||(rx==4)||(rx==5)||(rx==6))
    {
      connect
        (   
          <pin ADDR_UP[9:8] of <device IOCK_TILE @ [NUM_GRID_X,sy]>>      => <wire *addr_u[1:0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN[9:8] of <device IOCK_TILE @ [NUM_GRID_X,sy]>>      => <wire *addr_d[1:0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP[7:0] of <device IOCK_TILE @ [NUM_GRID_X,sy]>>      => <wire *addr_u[35:28] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN[7:0] of <device IOCK_TILE @ [NUM_GRID_X,sy]>>      => <wire *addr_d[35:28] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR0_UP of <device IOCK_TILE @ [NUM_GRID_X,sy]>>          => <wire *addr_u[71:62] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,     //connect to CLMA (column 2 of cram_ctrl_wldr_r0_330h in the CRAM_CTRL_R6_330H)
          <pin ADDR0_DN of <device IOCK_TILE @ [NUM_GRID_X,sy]>>          => <wire *addr_d[71:62] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [3*NUM_GRID_X,sy]>>   => <wire *addr_u[27:2] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [3*NUM_GRID_X,sy]>>   => <wire *addr_d[27:2] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [3*NUM_GRID_X,sy]>>  => <wire *addr_u[61:36] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [3*NUM_GRID_X,sy]>>  => <wire *addr_d[61:36] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL0_TILE @ [4*NUM_GRID_X+3,sy]>>    => <wire *addr_u[107:98] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [4*NUM_GRID_X+3,sy]>>    => <wire *addr_d[107:98] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [5*NUM_GRID_X,sy]>>   => <wire *addr_u[97:72] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [5*NUM_GRID_X,sy]>>   => <wire *addr_d[97:72] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [5*NUM_GRID_X,sy]>>  => <wire *addr_u[133:108] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [5*NUM_GRID_X,sy]>>  => <wire *addr_d[133:108] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL0_TILE @ [5*NUM_GRID_X+3,sy]>>    => <wire *addr_u[143:134] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [5*NUM_GRID_X+3,sy]>>    => <wire *addr_d[143:134] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL3_TILE @ [6*NUM_GRID_X+3,sy]>>    => <wire *addr_u[171:170] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL3_TILE @ [6*NUM_GRID_X+3,sy]>>    => <wire *addr_d[171:170] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//          <pin MWL_UP of <device CRAMSL3_TILE @ [6*NUM_GRID_X+3,sy]>>     => <wire *addr_u[3481] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//          <pin MWL_DN of <device CRAMSL3_TILE @ [6*NUM_GRID_X+3,sy]>>     => <wire *addr_d[3481] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [7*NUM_GRID_X,sy]>>   => <wire *addr_u[169:144] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [7*NUM_GRID_X,sy]>>   => <wire *addr_d[169:144] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [7*NUM_GRID_X,sy]>>  => <wire *addr_u[197:172] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [7*NUM_GRID_X,sy]>>  => <wire *addr_d[197:172] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL0_TILE @ [7*NUM_GRID_X+3,sy]>>    => <wire *addr_u[207:198] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [7*NUM_GRID_X+3,sy]>>    => <wire *addr_d[207:198] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [8*NUM_GRID_X+3,sy]>>    => <wire *addr_u[243:234] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [8*NUM_GRID_X+3,sy]>>    => <wire *addr_d[243:234] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [9*NUM_GRID_X,sy]>>   => <wire *addr_u[233:208] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [9*NUM_GRID_X,sy]>>   => <wire *addr_d[233:208] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [9*NUM_GRID_X,sy]>>  => <wire *addr_u[269:244] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [9*NUM_GRID_X,sy]>>  => <wire *addr_d[269:244] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL0_TILE @ [9*NUM_GRID_X+3,sy]>>    => <wire *addr_u[279:270] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [9*NUM_GRID_X+3,sy]>>    => <wire *addr_d[279:270] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [10*NUM_GRID_X+3,sy]>>   => <wire *addr_u[315:306] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [10*NUM_GRID_X+3,sy]>>   => <wire *addr_d[315:306] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [11*NUM_GRID_X,sy]>>   => <wire *addr_u[305:280] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [11*NUM_GRID_X,sy]>>   => <wire *addr_d[305:280] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [11*NUM_GRID_X,sy]>>  => <wire *addr_u[341:316] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [11*NUM_GRID_X,sy]>>  => <wire *addr_d[341:316] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL1_TILE @ [11*NUM_GRID_X+3,sy]>>    => <wire *addr_u[343:342] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL1_TILE @ [11*NUM_GRID_X+3,sy]>>    => <wire *addr_d[343:342] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [12*NUM_GRID_X+3,sy]>>    => <wire *addr_u[379:370] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [12*NUM_GRID_X+3,sy]>>    => <wire *addr_d[379:370] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [13*NUM_GRID_X,sy]>>   => <wire *addr_u[369:344] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [13*NUM_GRID_X,sy]>>   => <wire *addr_d[369:344] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [13*NUM_GRID_X,sy]>>  => <wire *addr_u[405:380] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [13*NUM_GRID_X,sy]>>  => <wire *addr_d[405:380] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL0_TILE @ [13*NUM_GRID_X+3,sy]>>   => <wire *addr_u[415:406] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [13*NUM_GRID_X+3,sy]>>   => <wire *addr_d[415:406] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [14*NUM_GRID_X+3,sy]>>   => <wire *addr_u[451:442] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [14*NUM_GRID_X+3,sy]>>   => <wire *addr_d[451:442] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [15*NUM_GRID_X,sy]>>   => <wire *addr_u[441:416] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [15*NUM_GRID_X,sy]>>   => <wire *addr_d[441:416] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [15*NUM_GRID_X,sy]>>  => <wire *addr_u[477:452] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [15*NUM_GRID_X,sy]>>  => <wire *addr_d[477:452] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL0_TILE @ [15*NUM_GRID_X+3,sy]>>   => <wire *addr_u[487:478] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [15*NUM_GRID_X+3,sy]>>   => <wire *addr_d[487:478] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [16*NUM_GRID_X+3,sy]>>   => <wire *addr_u[523:514] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [16*NUM_GRID_X+3,sy]>>   => <wire *addr_d[523:514] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [17*NUM_GRID_X,sy]>>   => <wire *addr_u[513:488] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [17*NUM_GRID_X,sy]>>   => <wire *addr_d[513:488] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [17*NUM_GRID_X,sy]>>  => <wire *addr_u[549:524] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [17*NUM_GRID_X,sy]>>  => <wire *addr_d[549:524] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL0_TILE @ [17*NUM_GRID_X+3,sy]>>   => <wire *addr_u[559:550] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [17*NUM_GRID_X+3,sy]>>   => <wire *addr_d[559:550] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [18*NUM_GRID_X+3,sy]>>   => <wire *addr_u[595:586] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [18*NUM_GRID_X+3,sy]>>   => <wire *addr_d[595:586] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [19*NUM_GRID_X,sy]>>   => <wire *addr_u[585:560] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [19*NUM_GRID_X,sy]>>   => <wire *addr_d[585:560] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [19*NUM_GRID_X,sy]>>  => <wire *addr_u[621:596] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [19*NUM_GRID_X,sy]>>  => <wire *addr_d[621:596] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL0_TILE @ [19*NUM_GRID_X+3,sy]>>   => <wire *addr_u[631:622] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [19*NUM_GRID_X+3,sy]>>   => <wire *addr_d[631:622] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [20*NUM_GRID_X+3,sy]>>   => <wire *addr_u[667:658] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [20*NUM_GRID_X+3,sy]>>   => <wire *addr_d[667:658] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [21*NUM_GRID_X,sy]>>   => <wire *addr_u[657:632] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [21*NUM_GRID_X,sy]>>   => <wire *addr_d[657:632] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [21*NUM_GRID_X,sy]>>  => <wire *addr_u[693:668] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [21*NUM_GRID_X,sy]>>  => <wire *addr_d[693:668] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL0_TILE @ [21*NUM_GRID_X+3,sy]>>   => <wire *addr_u[703:694] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [21*NUM_GRID_X+3,sy]>>   => <wire *addr_d[703:694] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [22*NUM_GRID_X+3,sy]>>   => <wire *addr_u[739:730] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [22*NUM_GRID_X+3,sy]>>   => <wire *addr_d[739:730] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [23*NUM_GRID_X,sy]>>   => <wire *addr_u[729:704] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [23*NUM_GRID_X,sy]>>   => <wire *addr_d[729:704] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [23*NUM_GRID_X,sy]>>  => <wire *addr_u[765:740] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [23*NUM_GRID_X,sy]>>  => <wire *addr_d[765:740] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL0_TILE @ [23*NUM_GRID_X+3,sy]>>   => <wire *addr_u[775:766] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [23*NUM_GRID_X+3,sy]>>   => <wire *addr_d[775:766] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL1_TILE @ [25*NUM_GRID_X+3,sy]>>   => <wire *addr_u[803:802] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL1_TILE @ [25*NUM_GRID_X+3,sy]>>   => <wire *addr_d[803:802] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [26*NUM_GRID_X,sy]>>   => <wire *addr_u[801:776] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [26*NUM_GRID_X,sy]>>   => <wire *addr_d[801:776] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [26*NUM_GRID_X,sy]>>  => <wire *addr_u[829:804] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [26*NUM_GRID_X,sy]>>  => <wire *addr_d[829:804] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL0_TILE @ [26*NUM_GRID_X+3,sy]>>   => <wire *addr_u[839:830] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [26*NUM_GRID_X+3,sy]>>   => <wire *addr_d[839:830] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [27*NUM_GRID_X+3,sy]>>   => <wire *addr_u[875:866] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [27*NUM_GRID_X+3,sy]>>   => <wire *addr_d[875:866] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [28*NUM_GRID_X,sy]>>   => <wire *addr_u[865:840] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [28*NUM_GRID_X,sy]>>   => <wire *addr_d[865:840] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [28*NUM_GRID_X,sy]>>  => <wire *addr_u[901:876] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [28*NUM_GRID_X,sy]>>  => <wire *addr_d[901:876] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL0_TILE @ [28*NUM_GRID_X+3,sy]>>   => <wire *addr_u[911:902] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [28*NUM_GRID_X+3,sy]>>   => <wire *addr_d[911:902] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [29*NUM_GRID_X+3,sy]>>   => <wire *addr_u[947:938] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [29*NUM_GRID_X+3,sy]>>   => <wire *addr_d[947:938] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [30*NUM_GRID_X,sy]>>   => <wire *addr_u[937:912] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [30*NUM_GRID_X,sy]>>   => <wire *addr_d[937:912] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [30*NUM_GRID_X,sy]>>  => <wire *addr_u[973:948] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [30*NUM_GRID_X,sy]>>  => <wire *addr_d[973:948] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL1_TILE @ [30*NUM_GRID_X+3,sy]>>   => <wire *addr_u[975:974] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL1_TILE @ [30*NUM_GRID_X+3,sy]>>   => <wire *addr_d[975:974] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [31*NUM_GRID_X+3,sy]>>   => <wire *addr_u[1011:1002] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [31*NUM_GRID_X+3,sy]>>   => <wire *addr_d[1011:1002] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [32*NUM_GRID_X,sy]>>   => <wire *addr_u[1001:976] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [32*NUM_GRID_X,sy]>>   => <wire *addr_d[1001:976] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [32*NUM_GRID_X,sy]>>  => <wire *addr_u[1037:1012] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [32*NUM_GRID_X,sy]>>  => <wire *addr_d[1037:1012] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL0_TILE @ [32*NUM_GRID_X+3,sy]>>   => <wire *addr_u[1047:1038] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [32*NUM_GRID_X+3,sy]>>   => <wire *addr_d[1047:1038] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [33*NUM_GRID_X+3,sy]>>   => <wire *addr_u[1083:1074] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [33*NUM_GRID_X+3,sy]>>   => <wire *addr_d[1083:1074] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [34*NUM_GRID_X,sy]>>   => <wire *addr_u[1073:1048] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [34*NUM_GRID_X,sy]>>   => <wire *addr_d[1073:1048] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [34*NUM_GRID_X,sy]>>  => <wire *addr_u[1109:1084] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [34*NUM_GRID_X,sy]>>  => <wire *addr_d[1109:1084] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL0_TILE @ [34*NUM_GRID_X+3,sy]>>   => <wire *addr_u[1119:1110] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [34*NUM_GRID_X+3,sy]>>   => <wire *addr_d[1119:1110] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL3_TILE @ [35*NUM_GRID_X+3,sy]>>   => <wire *addr_u[1147:1146] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL3_TILE @ [35*NUM_GRID_X+3,sy]>>   => <wire *addr_d[1147:1146] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//          <pin MWL_UP of <device CRAMSL3_TILE @ [35*NUM_GRID_X+3,sy]>>   => <wire *addr_u[3481] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//          <pin MWL_DN of <device CRAMSL3_TILE @ [35*NUM_GRID_X+3,sy]>>   => <wire *addr_d[3481] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [36*NUM_GRID_X,sy]>>   => <wire *addr_u[1145:1120] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [36*NUM_GRID_X,sy]>>   => <wire *addr_d[1145:1120] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [36*NUM_GRID_X,sy]>>  => <wire *addr_u[1173:1148] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [36*NUM_GRID_X,sy]>>  => <wire *addr_d[1173:1148] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL0_TILE @ [36*NUM_GRID_X+3,sy]>>   => <wire *addr_u[1183:1174] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [36*NUM_GRID_X+3,sy]>>   => <wire *addr_d[1183:1174] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [37*NUM_GRID_X+3,sy]>>   => <wire *addr_u[1219:1210] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [37*NUM_GRID_X+3,sy]>>   => <wire *addr_d[1219:1210] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [38*NUM_GRID_X,sy]>>   => <wire *addr_u[1209:1184] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [38*NUM_GRID_X,sy]>>   => <wire *addr_d[1209:1184] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [38*NUM_GRID_X,sy]>>  => <wire *addr_u[1245:1220] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [38*NUM_GRID_X,sy]>>  => <wire *addr_d[1245:1220] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL0_TILE @ [38*NUM_GRID_X+3,sy]>>   => <wire *addr_u[1255:1246] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [38*NUM_GRID_X+3,sy]>>   => <wire *addr_d[1255:1246] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [39*NUM_GRID_X+3,sy]>>   => <wire *addr_u[1291:1282] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [39*NUM_GRID_X+3,sy]>>   => <wire *addr_d[1291:1282] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [40*NUM_GRID_X,sy]>>   => <wire *addr_u[1281:1256] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [40*NUM_GRID_X,sy]>>   => <wire *addr_d[1281:1256] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [40*NUM_GRID_X,sy]>>  => <wire *addr_u[1317:1292] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [40*NUM_GRID_X,sy]>>  => <wire *addr_d[1317:1292] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL1_TILE @ [40*NUM_GRID_X+3,sy]>>   => <wire *addr_u[1319:1318] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL1_TILE @ [40*NUM_GRID_X+3,sy]>>   => <wire *addr_d[1319:1318] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [41*NUM_GRID_X+3,sy]>>   => <wire *addr_u[1355:1346] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [41*NUM_GRID_X+3,sy]>>   => <wire *addr_d[1355:1346] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [42*NUM_GRID_X,sy]>>   => <wire *addr_u[1345:1320] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [42*NUM_GRID_X,sy]>>   => <wire *addr_d[1345:1320] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [42*NUM_GRID_X,sy]>>  => <wire *addr_u[1381:1356] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [42*NUM_GRID_X,sy]>>  => <wire *addr_d[1381:1356] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL0_TILE @ [42*NUM_GRID_X+3,sy]>>   => <wire *addr_u[1391:1382] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [42*NUM_GRID_X+3,sy]>>   => <wire *addr_d[1391:1382] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [43*NUM_GRID_X+3,sy]>>   => <wire *addr_u[1427:1418] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [43*NUM_GRID_X+3,sy]>>   => <wire *addr_d[1427:1418] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [44*NUM_GRID_X,sy]>>   => <wire *addr_u[1417:1392] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [44*NUM_GRID_X,sy]>>   => <wire *addr_d[1417:1392] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [44*NUM_GRID_X,sy]>>  => <wire *addr_u[1453:1428] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [44*NUM_GRID_X,sy]>>  => <wire *addr_d[1453:1428] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL0_TILE @ [44*NUM_GRID_X+3,sy]>>   => <wire *addr_u[1463:1454] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [44*NUM_GRID_X+3,sy]>>   => <wire *addr_d[1463:1454] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL3_TILE @ [45*NUM_GRID_X+3,sy]>>   => <wire *addr_u[1491:1490] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL3_TILE @ [45*NUM_GRID_X+3,sy]>>   => <wire *addr_d[1491:1490] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//          <pin MWL_UP of <device CRAMSL3_TILE @ [45*NUM_GRID_X+3,sy]>>   => <wire *addr_u[3482] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//          <pin MWL_DN of <device CRAMSL3_TILE @ [45*NUM_GRID_X+3,sy]>>   => <wire *addr_d[3482] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [46*NUM_GRID_X,sy]>>   => <wire *addr_u[1489:1464] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [46*NUM_GRID_X,sy]>>   => <wire *addr_d[1489:1464] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [46*NUM_GRID_X,sy]>>  => <wire *addr_u[1517:1492] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [46*NUM_GRID_X,sy]>>  => <wire *addr_d[1517:1492] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL0_TILE @ [46*NUM_GRID_X+3,sy]>>   => <wire *addr_u[1527:1518] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [46*NUM_GRID_X+3,sy]>>   => <wire *addr_d[1527:1518] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [47*NUM_GRID_X+3,sy]>>   => <wire *addr_u[1563:1554] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [47*NUM_GRID_X+3,sy]>>   => <wire *addr_d[1563:1554] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [48*NUM_GRID_X,sy]>>   => <wire *addr_u[1553:1528] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [48*NUM_GRID_X,sy]>>   => <wire *addr_d[1553:1528] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [48*NUM_GRID_X,sy]>>  => <wire *addr_u[1589:1564] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [48*NUM_GRID_X,sy]>>  => <wire *addr_d[1589:1564] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL0_TILE @ [48*NUM_GRID_X+3,sy]>>   => <wire *addr_u[1599:1590] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [48*NUM_GRID_X+3,sy]>>   => <wire *addr_d[1599:1590] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [49*NUM_GRID_X+3,sy]>>   => <wire *addr_u[1635:1626] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [49*NUM_GRID_X+3,sy]>>   => <wire *addr_d[1635:1626] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [50*NUM_GRID_X,sy]>>   => <wire *addr_u[1625:1600] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [50*NUM_GRID_X,sy]>>   => <wire *addr_d[1625:1600] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [50*NUM_GRID_X,sy]>>  => <wire *addr_u[1661:1636] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [50*NUM_GRID_X,sy]>>  => <wire *addr_d[1661:1636] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL0_TILE @ [50*NUM_GRID_X+3,sy]>>   => <wire *addr_u[1671:1662] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [50*NUM_GRID_X+3,sy]>>   => <wire *addr_d[1671:1662] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [51*NUM_GRID_X+3,sy]>>   => <wire *addr_u[1707:1698] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [51*NUM_GRID_X+3,sy]>>   => <wire *addr_d[1707:1698] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [52*NUM_GRID_X,sy]>>   => <wire *addr_u[1697:1672] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [52*NUM_GRID_X,sy]>>   => <wire *addr_d[1697:1672] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [52*NUM_GRID_X,sy]>>  => <wire *addr_u[1733:1708] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [52*NUM_GRID_X,sy]>>  => <wire *addr_d[1733:1708] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL0_TILE @ [52*NUM_GRID_X+3,sy]>>   => <wire *addr_u[1743:1734] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [52*NUM_GRID_X+3,sy]>>   => <wire *addr_d[1743:1734] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [53*NUM_GRID_X+3,sy]>>   => <wire *addr_u[1779:1770] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [53*NUM_GRID_X+3,sy]>>   => <wire *addr_d[1779:1770] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [54*NUM_GRID_X,sy]>>   => <wire *addr_u[1769:1744] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [54*NUM_GRID_X,sy]>>   => <wire *addr_d[1769:1744] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [54*NUM_GRID_X,sy]>>  => <wire *addr_u[1805:1780] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [54*NUM_GRID_X,sy]>>  => <wire *addr_d[1805:1780] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL0_TILE @ [54*NUM_GRID_X+3,sy]>>   => <wire *addr_u[1815:1806] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [54*NUM_GRID_X+3,sy]>>   => <wire *addr_d[1815:1806] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [56*NUM_GRID_X,sy]>>   => <wire *addr_u[1841:1816] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [56*NUM_GRID_X,sy]>>   => <wire *addr_d[1841:1816] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [56*NUM_GRID_X,sy]>>  => <wire *addr_u[1869:1844] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [56*NUM_GRID_X,sy]>>  => <wire *addr_d[1869:1844] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL0_TILE @ [56*NUM_GRID_X+3,sy]>>   => <wire *addr_u[1879:1870] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [56*NUM_GRID_X+3,sy]>>   => <wire *addr_d[1879:1870] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [57*NUM_GRID_X+3,sy]>>   => <wire *addr_u[1915:1906] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [57*NUM_GRID_X+3,sy]>>   => <wire *addr_d[1915:1906] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [58*NUM_GRID_X,sy]>>   => <wire *addr_u[1905:1880] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [58*NUM_GRID_X,sy]>>   => <wire *addr_d[1905:1880] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [58*NUM_GRID_X,sy]>>  => <wire *addr_u[1941:1916] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [58*NUM_GRID_X,sy]>>  => <wire *addr_d[1941:1916] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL0_TILE @ [58*NUM_GRID_X+3,sy]>>   => <wire *addr_u[1951:1942] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [58*NUM_GRID_X+3,sy]>>   => <wire *addr_d[1951:1942] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [59*NUM_GRID_X+3,sy]>>   => <wire *addr_u[1987:1978] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [59*NUM_GRID_X+3,sy]>>   => <wire *addr_d[1987:1978] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [60*NUM_GRID_X,sy]>>   => <wire *addr_u[1977:1952] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [60*NUM_GRID_X,sy]>>   => <wire *addr_d[1977:1952] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [60*NUM_GRID_X,sy]>>  => <wire *addr_u[2013:1988] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [60*NUM_GRID_X,sy]>>  => <wire *addr_d[2013:1988] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL0_TILE @ [60*NUM_GRID_X+3,sy]>>   => <wire *addr_u[2023:2014] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [60*NUM_GRID_X+3,sy]>>   => <wire *addr_d[2023:2014] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL3_TILE @ [61*NUM_GRID_X+3,sy]>>   => <wire *addr_u[2051:2050] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL3_TILE @ [61*NUM_GRID_X+3,sy]>>   => <wire *addr_d[2051:2050] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//          <pin MWL_UP of <device CRAMSL3_TILE @ [61*NUM_GRID_X+3,sy]>>   => <wire *addr_u[3483] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//          <pin MWL_DN of <device CRAMSL3_TILE @ [61*NUM_GRID_X+3,sy]>>   => <wire *addr_d[3483] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [62*NUM_GRID_X,sy]>>   => <wire *addr_u[2049:2024] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [62*NUM_GRID_X,sy]>>   => <wire *addr_d[2049:2024] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [62*NUM_GRID_X,sy]>>  => <wire *addr_u[2077:2052] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [62*NUM_GRID_X,sy]>>  => <wire *addr_d[2077:2052] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL0_TILE @ [62*NUM_GRID_X+3,sy]>>   => <wire *addr_u[2087:2078] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [62*NUM_GRID_X+3,sy]>>   => <wire *addr_d[2087:2078] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [63*NUM_GRID_X+3,sy]>>   => <wire *addr_u[2123:2114] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [63*NUM_GRID_X+3,sy]>>   => <wire *addr_d[2123:2114] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [64*NUM_GRID_X,sy]>>   => <wire *addr_u[2113:2088] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [64*NUM_GRID_X,sy]>>   => <wire *addr_d[2113:2088] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [64*NUM_GRID_X,sy]>>  => <wire *addr_u[2149:2124] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [64*NUM_GRID_X,sy]>>  => <wire *addr_d[2149:2124] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL0_TILE @ [64*NUM_GRID_X+3,sy]>>   => <wire *addr_u[2159:2150] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [64*NUM_GRID_X+3,sy]>>   => <wire *addr_d[2159:2150] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [65*NUM_GRID_X+3,sy]>>   => <wire *addr_u[2195:2186] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [65*NUM_GRID_X+3,sy]>>   => <wire *addr_d[2195:2186] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [66*NUM_GRID_X,sy]>>   => <wire *addr_u[2185:2160] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [66*NUM_GRID_X,sy]>>   => <wire *addr_d[2185:2160] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [66*NUM_GRID_X,sy]>>  => <wire *addr_u[2221:2196] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [66*NUM_GRID_X,sy]>>  => <wire *addr_d[2221:2196] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL1_TILE @ [66*NUM_GRID_X+3,sy]>>   => <wire *addr_u[2223:2222] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL1_TILE @ [66*NUM_GRID_X+3,sy]>>   => <wire *addr_d[2223:2222] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [67*NUM_GRID_X+3,sy]>>   => <wire *addr_u[2259:2250] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [67*NUM_GRID_X+3,sy]>>   => <wire *addr_d[2259:2250] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [68*NUM_GRID_X,sy]>>   => <wire *addr_u[2249:2224] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [68*NUM_GRID_X,sy]>>   => <wire *addr_d[2249:2224] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [68*NUM_GRID_X,sy]>>  => <wire *addr_u[2285:2260] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [68*NUM_GRID_X,sy]>>  => <wire *addr_d[2285:2260] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL0_TILE @ [68*NUM_GRID_X+3,sy]>>   => <wire *addr_u[2295:2286] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [68*NUM_GRID_X+3,sy]>>   => <wire *addr_d[2295:2286] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [69*NUM_GRID_X+3,sy]>>   => <wire *addr_u[2331:2322] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [69*NUM_GRID_X+3,sy]>>   => <wire *addr_d[2331:2322] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [70*NUM_GRID_X,sy]>>   => <wire *addr_u[2321:2296] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [70*NUM_GRID_X,sy]>>   => <wire *addr_d[2321:2296] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [70*NUM_GRID_X,sy]>>  => <wire *addr_u[2357:2332] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [70*NUM_GRID_X,sy]>>  => <wire *addr_d[2357:2332] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL0_TILE @ [70*NUM_GRID_X+3,sy]>>   => <wire *addr_u[2367:2358] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [70*NUM_GRID_X+3,sy]>>   => <wire *addr_d[2367:2358] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [71*NUM_GRID_X+3,sy]>>   => <wire *addr_u[2403:2394] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [71*NUM_GRID_X+3,sy]>>   => <wire *addr_d[2403:2394] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [72*NUM_GRID_X,sy]>>   => <wire *addr_u[2393:2368] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [72*NUM_GRID_X,sy]>>   => <wire *addr_d[2393:2368] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [72*NUM_GRID_X,sy]>>  => <wire *addr_u[2429:2404] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [72*NUM_GRID_X,sy]>>  => <wire *addr_d[2429:2404] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL1_TILE @ [72*NUM_GRID_X+3,sy]>>   => <wire *addr_u[2431:2430] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL1_TILE @ [72*NUM_GRID_X+3,sy]>>   => <wire *addr_d[2431:2430] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [73*NUM_GRID_X+3,sy]>>   => <wire *addr_u[2467:2458] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [73*NUM_GRID_X+3,sy]>>   => <wire *addr_d[2467:2458] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [74*NUM_GRID_X,sy]>>   => <wire *addr_u[2457:2432] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [74*NUM_GRID_X,sy]>>   => <wire *addr_d[2457:2432] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [74*NUM_GRID_X,sy]>>  => <wire *addr_u[2493:2468] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [74*NUM_GRID_X,sy]>>  => <wire *addr_d[2493:2468] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL0_TILE @ [74*NUM_GRID_X+3,sy]>>   => <wire *addr_u[2503:2494] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [74*NUM_GRID_X+3,sy]>>   => <wire *addr_d[2503:2494] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL3_TILE @ [75*NUM_GRID_X+3,sy]>>   => <wire *addr_u[2531:2530] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL3_TILE @ [75*NUM_GRID_X+3,sy]>>   => <wire *addr_d[2531:2530] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//          <pin MWL_UP of <device CRAMSL3_TILE @ [75*NUM_GRID_X+3,sy]>>   => <wire *addr_u[3484] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//          <pin MWL_DN of <device CRAMSL3_TILE @ [75*NUM_GRID_X+3,sy]>>   => <wire *addr_d[3484] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [76*NUM_GRID_X,sy]>>   => <wire *addr_u[2529:2504] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [76*NUM_GRID_X,sy]>>   => <wire *addr_d[2529:2504] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [76*NUM_GRID_X,sy]>>  => <wire *addr_u[2557:2532] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [76*NUM_GRID_X,sy]>>  => <wire *addr_d[2557:2532] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL0_TILE @ [76*NUM_GRID_X+3,sy]>>   => <wire *addr_u[2567:2558] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [76*NUM_GRID_X+3,sy]>>   => <wire *addr_d[2567:2558] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [77*NUM_GRID_X+3,sy]>>   => <wire *addr_u[2603:2594] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [77*NUM_GRID_X+3,sy]>>   => <wire *addr_d[2603:2594] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [78*NUM_GRID_X,sy]>>   => <wire *addr_u[2593:2568] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [78*NUM_GRID_X,sy]>>   => <wire *addr_d[2593:2568] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [78*NUM_GRID_X,sy]>>  => <wire *addr_u[2629:2604] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [78*NUM_GRID_X,sy]>>  => <wire *addr_d[2629:2604] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL0_TILE @ [78*NUM_GRID_X+3,sy]>>   => <wire *addr_u[2639:2630] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [78*NUM_GRID_X+3,sy]>>   => <wire *addr_d[2639:2630] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [79*NUM_GRID_X+3,sy]>>   => <wire *addr_u[2675:2666] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [79*NUM_GRID_X+3,sy]>>   => <wire *addr_d[2675:2666] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [80*NUM_GRID_X,sy]>>   => <wire *addr_u[2665:2640] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [80*NUM_GRID_X,sy]>>   => <wire *addr_d[2665:2640] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [80*NUM_GRID_X,sy]>>  => <wire *addr_u[2701:2676] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [80*NUM_GRID_X,sy]>>  => <wire *addr_d[2701:2676] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL0_TILE @ [80*NUM_GRID_X+3,sy]>>   => <wire *addr_u[2711:2702] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [80*NUM_GRID_X+3,sy]>>   => <wire *addr_d[2711:2702] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [81*NUM_GRID_X+3,sy]>>   => <wire *addr_u[2747:2738] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [81*NUM_GRID_X+3,sy]>>   => <wire *addr_d[2747:2738] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [82*NUM_GRID_X,sy]>>   => <wire *addr_u[2737:2712] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [82*NUM_GRID_X,sy]>>   => <wire *addr_d[2737:2712] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [82*NUM_GRID_X,sy]>>  => <wire *addr_u[2773:2748] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [82*NUM_GRID_X,sy]>>  => <wire *addr_d[2773:2748] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL1_TILE @ [82*NUM_GRID_X+3,sy]>>   => <wire *addr_u[2775:2774] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL1_TILE @ [82*NUM_GRID_X+3,sy]>>   => <wire *addr_d[2775:2774] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//          <pin MWL_UP of <device CRAMSL3_TILE @ [82*NUM_GRID_X+3,sy]>>   => <wire *addr_u[3485] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//          <pin MWL_DN of <device CRAMSL3_TILE @ [82*NUM_GRID_X+3,sy]>>   => <wire *addr_d[3485] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [83*NUM_GRID_X+3,sy]>>   => <wire *addr_u[2811:2802] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [83*NUM_GRID_X+3,sy]>>   => <wire *addr_d[2811:2802] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [84*NUM_GRID_X,sy]>>   => <wire *addr_u[2801:2776] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [84*NUM_GRID_X,sy]>>   => <wire *addr_d[2801:2776] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [84*NUM_GRID_X,sy]>>  => <wire *addr_u[2837:2812] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [84*NUM_GRID_X,sy]>>  => <wire *addr_d[2837:2812] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL0_TILE @ [84*NUM_GRID_X+3,sy]>>   => <wire *addr_u[2847:2838] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [84*NUM_GRID_X+3,sy]>>   => <wire *addr_d[2847:2838] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [85*NUM_GRID_X+3,sy]>>   => <wire *addr_u[2883:2874] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [85*NUM_GRID_X+3,sy]>>   => <wire *addr_d[2883:2874] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [86*NUM_GRID_X,sy]>>   => <wire *addr_u[2873:2848] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [86*NUM_GRID_X,sy]>>   => <wire *addr_d[2873:2848] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [86*NUM_GRID_X,sy]>>  => <wire *addr_u[2909:2884] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [86*NUM_GRID_X,sy]>>  => <wire *addr_d[2909:2884] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL0_TILE @ [86*NUM_GRID_X+3,sy]>>   => <wire *addr_u[2919:2910] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [86*NUM_GRID_X+3,sy]>>   => <wire *addr_d[2919:2910] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [87*NUM_GRID_X+3,sy]>>   => <wire *addr_u[2955:2946] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [87*NUM_GRID_X+3,sy]>>   => <wire *addr_d[2955:2946] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [88*NUM_GRID_X,sy]>>   => <wire *addr_u[2945:2920] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [88*NUM_GRID_X,sy]>>   => <wire *addr_d[2945:2920] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [88*NUM_GRID_X,sy]>>  => <wire *addr_u[2981:2956] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [88*NUM_GRID_X,sy]>>  => <wire *addr_d[2981:2956] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL0_TILE @ [88*NUM_GRID_X+3,sy]>>   => <wire *addr_u[2991:2982] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [88*NUM_GRID_X+3,sy]>>   => <wire *addr_d[2991:2982] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL3_TILE @ [89*NUM_GRID_X+3,sy]>>   => <wire *addr_u[3019:3018] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL3_TILE @ [89*NUM_GRID_X+3,sy]>>   => <wire *addr_d[3019:3018] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [90*NUM_GRID_X,sy]>>   => <wire *addr_u[3017:2992] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [90*NUM_GRID_X,sy]>>   => <wire *addr_d[3017:2992] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [90*NUM_GRID_X,sy]>>  => <wire *addr_u[3045:3020] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [90*NUM_GRID_X,sy]>>  => <wire *addr_d[3045:3020] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL0_TILE @ [90*NUM_GRID_X+3,sy]>>   => <wire *addr_u[3055:3046] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [90*NUM_GRID_X+3,sy]>>   => <wire *addr_d[3055:3046] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [91*NUM_GRID_X+3,sy]>>   => <wire *addr_u[3091:3082] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [91*NUM_GRID_X+3,sy]>>   => <wire *addr_d[3091:3082] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [98*NUM_GRID_X,sy]>>   => <wire *addr_u[3289:3264] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [98*NUM_GRID_X,sy]>>   => <wire *addr_d[3289:3264] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [98*NUM_GRID_X,sy]>>  => <wire *addr_u[3325:3300] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [98*NUM_GRID_X,sy]>>  => <wire *addr_d[3325:3300] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL0_TILE @ [98*NUM_GRID_X+3,sy]>>   => <wire *addr_u[3335:3326] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [98*NUM_GRID_X+3,sy]>>   => <wire *addr_d[3335:3326] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [99*NUM_GRID_X+3,sy]>>   => <wire *addr_u[3371:3362] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [99*NUM_GRID_X+3,sy]>>   => <wire *addr_d[3371:3362] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [100*NUM_GRID_X,sy]>>   => <wire *addr_u[3361:3336] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [100*NUM_GRID_X,sy]>>   => <wire *addr_d[3361:3336] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [100*NUM_GRID_X,sy]>>  => <wire *addr_u[3397:3372] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [100*NUM_GRID_X,sy]>>  => <wire *addr_d[3397:3372] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
         
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [101*NUM_GRID_X,sy]>>   => <wire *addr_u[3433:3408] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [101*NUM_GRID_X,sy]>>   => <wire *addr_d[3433:3408] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [101*NUM_GRID_X,sy]>>  => <wire *addr_u[3469:3444] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [101*NUM_GRID_X,sy]>>  => <wire *addr_d[3469:3444] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

 
          <pin ADDR_UP of <device CRAMSL0_TILE @ [100*NUM_GRID_X+3,sy]>>   => <wire *addr_u[3407:3398] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [100*NUM_GRID_X+3,sy]>>   => <wire *addr_d[3407:3398] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
//          <pin ADDR_UP of <device CRAMSL0_TILE @ [101*NUM_GRID_X+3,sy]>>   => <wire *addr_u[3443:3434] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//          <pin ADDR_DN of <device CRAMSL0_TILE @ [101*NUM_GRID_X+3,sy]>>   => <wire *addr_d[3443:3434] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
         
          
          
          );

       if((rx==0)||(rx==1))
       {
        connect
          (


             <pin ADDR_U[25:0] of <device CKEB_TILE @ [92*NUM_GRID_X,sy]>>   => <wire *addr_u[3081:3056] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
             <pin ADDR_D[25:0] of <device CKEB_TILE @ [92*NUM_GRID_X,sy]>>   => <wire *addr_d[3081:3056] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
             <pin ADDR_U[51:26] of <device CKEB_TILE @ [92*NUM_GRID_X,sy]>>  => <wire *addr_u[3117:3092] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
             <pin ADDR_D[51:26] of <device CKEB_TILE @ [92*NUM_GRID_X,sy]>>  => <wire *addr_d[3117:3092] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
             <pin ADDR_UP of <device CRAMSL0_TILE @ [92*NUM_GRID_X+3,sy]>>   => <wire *addr_u[3127:3118] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
             <pin ADDR_DN of <device CRAMSL0_TILE @ [92*NUM_GRID_X+3,sy]>>   => <wire *addr_d[3127:3118] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
             <pin ADDR_UP of <device CRAMSL0_TILE @ [93*NUM_GRID_X+3,sy]>>   => <wire *addr_u[3163:3154] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
             <pin ADDR_DN of <device CRAMSL0_TILE @ [93*NUM_GRID_X+3,sy]>>   => <wire *addr_d[3163:3154] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
             <pin ADDR_U[25:0] of <device CKEB_TILE @ [94*NUM_GRID_X,sy]>>   => <wire *addr_u[3153:3128] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
             <pin ADDR_D[25:0] of <device CKEB_TILE @ [94*NUM_GRID_X,sy]>>   => <wire *addr_d[3153:3128] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
             <pin ADDR_U[51:26] of <device CKEB_TILE @ [94*NUM_GRID_X,sy]>>  => <wire *addr_u[3189:3164] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
             <pin ADDR_D[51:26] of <device CKEB_TILE @ [94*NUM_GRID_X,sy]>>  => <wire *addr_d[3189:3164] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
             <pin ADDR_UP of <device CRAMSL0_TILE @ [94*NUM_GRID_X+3,sy]>>   => <wire *addr_u[3199:3190] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
             <pin ADDR_DN of <device CRAMSL0_TILE @ [94*NUM_GRID_X+3,sy]>>   => <wire *addr_d[3199:3190] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
             <pin ADDR_UP of <device CRAMSL3_TILE @ [95*NUM_GRID_X+3,sy]>>   => <wire *addr_u[3227:3226] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
             <pin ADDR_DN of <device CRAMSL3_TILE @ [95*NUM_GRID_X+3,sy]>>   => <wire *addr_d[3227:3226] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//             <pin MWL_UP of <device CRAMSL3_TILE @ [95*NUM_GRID_X+3,sy]>>    => <wire *addr_u[3486] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//             <pin MWL_DN of <device CRAMSL3_TILE @ [95*NUM_GRID_X+3,sy]>>    => <wire *addr_d[3486] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
             
             <pin ADDR_U[25:0] of <device CKEB_TILE @ [96*NUM_GRID_X,sy]>>   => <wire *addr_u[3225:3200] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
             <pin ADDR_D[25:0] of <device CKEB_TILE @ [96*NUM_GRID_X,sy]>>   => <wire *addr_d[3225:3200] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
             <pin ADDR_U[51:26] of <device CKEB_TILE @ [96*NUM_GRID_X,sy]>>  => <wire *addr_u[3253:3228] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
             <pin ADDR_D[51:26] of <device CKEB_TILE @ [96*NUM_GRID_X,sy]>>  => <wire *addr_d[3253:3228] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
             <pin ADDR_UP of <device CRAMSL0_TILE @ [96*NUM_GRID_X+3,sy]>>   => <wire *addr_u[3263:3254] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
             <pin ADDR_DN of <device CRAMSL0_TILE @ [96*NUM_GRID_X+3,sy]>>   => <wire *addr_d[3263:3254] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
             <pin ADDR_UP of <device CRAMSL0_TILE @ [97*NUM_GRID_X+3,sy]>>   => <wire *addr_u[3299:3290] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
             <pin ADDR_DN of <device CRAMSL0_TILE @ [97*NUM_GRID_X+3,sy]>>   => <wire *addr_d[3299:3290] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,


               <pin ADDR0_UP of <device IOCK_HP_TILE @ [102*NUM_GRID_X,sy]>>       => <wire *addr_u[3443:3434] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
               <pin ADDR0_DN of <device IOCK_HP_TILE @ [102*NUM_GRID_X,sy]>>       => <wire *addr_d[3443:3434] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
               <pin ADDR_UP of <device IOCK_HP_TILE @ [102*NUM_GRID_X,sy]>>        => <wire *addr_u[3479:3470] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
               <pin ADDR_DN of <device IOCK_HP_TILE @ [102*NUM_GRID_X,sy]>>        => <wire *addr_d[3479:3470] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

               <pin MWL_UP of <device CRAMSL3_TILE @ [6*NUM_GRID_X+3,sy]>>     => <wire *addr_u[3480] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
               <pin MWL_DN of <device CRAMSL3_TILE @ [6*NUM_GRID_X+3,sy]>>     => <wire *addr_d[3480] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

               <pin MWL_UP of <device CRAMSL3_TILE @ [35*NUM_GRID_X+3,sy]>>    => <wire *addr_u[3481] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
               <pin MWL_DN of <device CRAMSL3_TILE @ [35*NUM_GRID_X+3,sy]>>    => <wire *addr_d[3481] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

               <pin MWL_UP of <device CRAMSL3_TILE @ [45*NUM_GRID_X+3,sy]>>     => <wire *addr_u[3482] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
               <pin MWL_DN of <device CRAMSL3_TILE @ [45*NUM_GRID_X+3,sy]>>     => <wire *addr_d[3482] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

               <pin MWL_UP of <device CRAMSL3_TILE @ [61*NUM_GRID_X+3,sy]>>    => <wire *addr_u[3483] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
               <pin MWL_DN of <device CRAMSL3_TILE @ [61*NUM_GRID_X+3,sy]>>    => <wire *addr_d[3483] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

               <pin MWL_UP of <device CRAMSL3_TILE @ [75*NUM_GRID_X+3,sy]>>     => <wire *addr_u[3484] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
               <pin MWL_DN of <device CRAMSL3_TILE @ [75*NUM_GRID_X+3,sy]>>     => <wire *addr_d[3484] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

               <pin MWL_UP of <device CRAMSL3_TILE @ [89*NUM_GRID_X+3,sy]>>    => <wire *addr_u[3485] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
               <pin MWL_DN of <device CRAMSL3_TILE @ [89*NUM_GRID_X+3,sy]>>    => <wire *addr_d[3485] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

               <pin MWL_UP of <device CRAMSL3_TILE @ [95*NUM_GRID_X+3,sy]>>     => <wire *addr_u[3486] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
               <pin MWL_DN of <device CRAMSL3_TILE @ [95*NUM_GRID_X+3,sy]>>     => <wire *addr_d[3486] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>


          );
       }
       
       else if((rx==4)||(rx==5)||(rx==6))
       {
        connect
          (
 

             <pin ADDR_U[25:0] of <device CKEB_TILE @ [92*NUM_GRID_X,sy]>>   => <wire *addr_u[3081:3056] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
             <pin ADDR_D[25:0] of <device CKEB_TILE @ [92*NUM_GRID_X,sy]>>   => <wire *addr_d[3081:3056] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
             <pin ADDR_U[51:26] of <device CKEB_TILE @ [92*NUM_GRID_X,sy]>>  => <wire *addr_u[3117:3092] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
             <pin ADDR_D[51:26] of <device CKEB_TILE @ [92*NUM_GRID_X,sy]>>  => <wire *addr_d[3117:3092] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
             <pin ADDR_UP of <device CRAMSL0_TILE @ [92*NUM_GRID_X+3,sy]>>   => <wire *addr_u[3127:3118] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
             <pin ADDR_DN of <device CRAMSL0_TILE @ [92*NUM_GRID_X+3,sy]>>   => <wire *addr_d[3127:3118] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
             <pin ADDR_UP of <device CRAMSL0_TILE @ [93*NUM_GRID_X+3,sy]>>   => <wire *addr_u[3163:3154] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
             <pin ADDR_DN of <device CRAMSL0_TILE @ [93*NUM_GRID_X+3,sy]>>   => <wire *addr_d[3163:3154] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
             <pin ADDR_U[25:0] of <device CKEB_TILE @ [94*NUM_GRID_X,sy]>>   => <wire *addr_u[3153:3128] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
             <pin ADDR_D[25:0] of <device CKEB_TILE @ [94*NUM_GRID_X,sy]>>   => <wire *addr_d[3153:3128] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
             <pin ADDR_U[51:26] of <device CKEB_TILE @ [94*NUM_GRID_X,sy]>>  => <wire *addr_u[3189:3164] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
             <pin ADDR_D[51:26] of <device CKEB_TILE @ [94*NUM_GRID_X,sy]>>  => <wire *addr_d[3189:3164] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
             <pin ADDR_UP of <device CRAMSL0_TILE @ [94*NUM_GRID_X+3,sy]>>   => <wire *addr_u[3199:3190] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
             <pin ADDR_DN of <device CRAMSL0_TILE @ [94*NUM_GRID_X+3,sy]>>   => <wire *addr_d[3199:3190] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
             <pin ADDR_UP of <device CRAMSL3_TILE @ [95*NUM_GRID_X+3,sy]>>   => <wire *addr_u[3227:3226] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
             <pin ADDR_DN of <device CRAMSL3_TILE @ [95*NUM_GRID_X+3,sy]>>   => <wire *addr_d[3227:3226] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//             <pin MWL_UP of <device CRAMSL3_TILE @ [95*NUM_GRID_X+3,sy]>>    => <wire *addr_u[3486] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//             <pin MWL_DN of <device CRAMSL3_TILE @ [95*NUM_GRID_X+3,sy]>>    => <wire *addr_d[3486] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
             
             <pin ADDR_U[25:0] of <device CKEB_TILE @ [96*NUM_GRID_X,sy]>>   => <wire *addr_u[3225:3200] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
             <pin ADDR_D[25:0] of <device CKEB_TILE @ [96*NUM_GRID_X,sy]>>   => <wire *addr_d[3225:3200] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
             <pin ADDR_U[51:26] of <device CKEB_TILE @ [96*NUM_GRID_X,sy]>>  => <wire *addr_u[3253:3228] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
             <pin ADDR_D[51:26] of <device CKEB_TILE @ [96*NUM_GRID_X,sy]>>  => <wire *addr_d[3253:3228] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
             <pin ADDR_UP of <device CRAMSL0_TILE @ [96*NUM_GRID_X+3,sy]>>   => <wire *addr_u[3263:3254] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
             <pin ADDR_DN of <device CRAMSL0_TILE @ [96*NUM_GRID_X+3,sy]>>   => <wire *addr_d[3263:3254] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
             <pin ADDR_UP of <device CRAMSL0_TILE @ [97*NUM_GRID_X+3,sy]>>   => <wire *addr_u[3299:3290] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
             <pin ADDR_DN of <device CRAMSL0_TILE @ [97*NUM_GRID_X+3,sy]>>   => <wire *addr_d[3299:3290] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,




               <pin ADDR_UP of <device CRAMSL0_TILE @ [101*NUM_GRID_X+3,sy]>>   => <wire *addr_u[3443:3434] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
               <pin ADDR_DN of <device CRAMSL0_TILE @ [101*NUM_GRID_X+3,sy]>>   => <wire *addr_d[3443:3434] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

               <pin MWL_UP of <device CRAMSL3_TILE @ [6*NUM_GRID_X+3,sy]>>     => <wire *addr_u[3476] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
               <pin MWL_DN of <device CRAMSL3_TILE @ [6*NUM_GRID_X+3,sy]>>     => <wire *addr_d[3476] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

               <pin MWL_UP of <device CRAMSL3_TILE @ [35*NUM_GRID_X+3,sy]>>    => <wire *addr_u[3477] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
               <pin MWL_DN of <device CRAMSL3_TILE @ [35*NUM_GRID_X+3,sy]>>    => <wire *addr_d[3477] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

               <pin MWL_UP of <device CRAMSL3_TILE @ [45*NUM_GRID_X+3,sy]>>     => <wire *addr_u[3478] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
               <pin MWL_DN of <device CRAMSL3_TILE @ [45*NUM_GRID_X+3,sy]>>     => <wire *addr_d[3478] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

               <pin MWL_UP of <device CRAMSL3_TILE @ [61*NUM_GRID_X+3,sy]>>    => <wire *addr_u[3479] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
               <pin MWL_DN of <device CRAMSL3_TILE @ [61*NUM_GRID_X+3,sy]>>    => <wire *addr_d[3479] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

               <pin MWL_UP of <device CRAMSL3_TILE @ [75*NUM_GRID_X+3,sy]>>     => <wire *addr_u[3480] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
               <pin MWL_DN of <device CRAMSL3_TILE @ [75*NUM_GRID_X+3,sy]>>     => <wire *addr_d[3480] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

               <pin MWL_UP of <device CRAMSL3_TILE @ [89*NUM_GRID_X+3,sy]>>    => <wire *addr_u[3481] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
               <pin MWL_DN of <device CRAMSL3_TILE @ [89*NUM_GRID_X+3,sy]>>    => <wire *addr_d[3481] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

               <pin MWL_UP of <device CRAMSL3_TILE @ [95*NUM_GRID_X+3,sy]>>     => <wire *addr_u[3482] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
               <pin MWL_DN of <device CRAMSL3_TILE @ [95*NUM_GRID_X+3,sy]>>     => <wire *addr_d[3482] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>

          );
       }
         
    }
    else if ((rx==2)||(rx==3))
    {
      connect
        (
          <pin ADDR_UP[9:8] of <device IOCK_TILE @ [NUM_GRID_X,sy]>>      => <wire *addr_u[1:0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN[9:8] of <device IOCK_TILE @ [NUM_GRID_X,sy]>>      => <wire *addr_d[1:0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP[7:0] of <device IOCK_TILE @ [NUM_GRID_X,sy]>>      => <wire *addr_u[35:28] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN[7:0] of <device IOCK_TILE @ [NUM_GRID_X,sy]>>      => <wire *addr_d[35:28] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR0_UP of <device IOCK_TILE @ [NUM_GRID_X,sy]>>          => <wire *addr_u[71:62] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR0_DN of <device IOCK_TILE @ [NUM_GRID_X,sy]>>          => <wire *addr_d[71:62] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_U[25:0] of <device CKEB_TILE @ [3*NUM_GRID_X,sy]>>   => <wire *addr_u[27:2] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [3*NUM_GRID_X,sy]>>   => <wire *addr_d[27:2] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [3*NUM_GRID_X,sy]>>  => <wire *addr_u[61:36] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [3*NUM_GRID_X,sy]>>  => <wire *addr_d[61:36] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_UP of <device CRAMSL0_TILE @ [4*NUM_GRID_X+3,sy]>>    => <wire *addr_u[107:98] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [4*NUM_GRID_X+3,sy]>>    => <wire *addr_d[107:98] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
  
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [5*NUM_GRID_X,sy]>>   => <wire *addr_u[97:72] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [5*NUM_GRID_X,sy]>>   => <wire *addr_d[97:72] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [5*NUM_GRID_X,sy]>>  => <wire *addr_u[133:108] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [5*NUM_GRID_X,sy]>>  => <wire *addr_d[133:108] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_UP of <device CRAMSL0_TILE @ [5*NUM_GRID_X+3,sy]>>    => <wire *addr_u[143:134] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [5*NUM_GRID_X+3,sy]>>    => <wire *addr_d[143:134] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL3_TILE @ [6*NUM_GRID_X+3,sy]>>    => <wire *addr_u[171:170] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL3_TILE @ [6*NUM_GRID_X+3,sy]>>    => <wire *addr_d[171:170] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//          <pin MWL_UP of <device CRAMSL3_TILE @ [6*NUM_GRID_X+3,sy]>>     => <wire *addr_u[3120] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//          <pin MWL_DN of <device CRAMSL3_TILE @ [6*NUM_GRID_X+3,sy]>>     => <wire *addr_d[3120] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

  
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [7*NUM_GRID_X,sy]>>   => <wire *addr_u[169:144] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [7*NUM_GRID_X,sy]>>   => <wire *addr_d[169:144] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [7*NUM_GRID_X,sy]>>  => <wire *addr_u[197:172] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [7*NUM_GRID_X,sy]>>  => <wire *addr_d[197:172] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_UP of <device CRAMSL0_TILE @ [7*NUM_GRID_X+3,sy]>>    => <wire *addr_u[207:198] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [7*NUM_GRID_X+3,sy]>>    => <wire *addr_d[207:198] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [8*NUM_GRID_X+3,sy]>>    => <wire *addr_u[243:234] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [8*NUM_GRID_X+3,sy]>>    => <wire *addr_d[243:234] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
  
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [9*NUM_GRID_X,sy]>>   => <wire *addr_u[233:208] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [9*NUM_GRID_X,sy]>>   => <wire *addr_d[233:208] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [9*NUM_GRID_X,sy]>>  => <wire *addr_u[269:244] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [9*NUM_GRID_X,sy]>>  => <wire *addr_d[269:244] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_UP of <device CRAMSL0_TILE @ [9*NUM_GRID_X+3,sy]>>    => <wire *addr_u[279:270] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [9*NUM_GRID_X+3,sy]>>    => <wire *addr_d[279:270] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [10*NUM_GRID_X+3,sy]>>   => <wire *addr_u[315:306] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [10*NUM_GRID_X+3,sy]>>   => <wire *addr_d[315:306] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
  
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [11*NUM_GRID_X,sy]>>   => <wire *addr_u[305:280] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [11*NUM_GRID_X,sy]>>   => <wire *addr_d[305:280] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [11*NUM_GRID_X,sy]>>  => <wire *addr_u[341:316] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [11*NUM_GRID_X,sy]>>  => <wire *addr_d[341:316] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL1_TILE @ [11*NUM_GRID_X+3,sy]>>    => <wire *addr_u[343:342] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL1_TILE @ [11*NUM_GRID_X+3,sy]>>    => <wire *addr_d[343:342] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [12*NUM_GRID_X+3,sy]>>    => <wire *addr_u[379:370] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [12*NUM_GRID_X+3,sy]>>    => <wire *addr_d[379:370] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
  
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [13*NUM_GRID_X,sy]>>   => <wire *addr_u[369:344] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [13*NUM_GRID_X,sy]>>   => <wire *addr_d[369:344] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [13*NUM_GRID_X,sy]>>  => <wire *addr_u[405:380] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [13*NUM_GRID_X,sy]>>  => <wire *addr_d[405:380] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_UP of <device CRAMSL0_TILE @ [13*NUM_GRID_X+3,sy]>>    => <wire *addr_u[415:406] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [13*NUM_GRID_X+3,sy]>>    => <wire *addr_d[415:406] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [26*NUM_GRID_X,sy]>>   => <wire *addr_u[441:416] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [26*NUM_GRID_X,sy]>>   => <wire *addr_d[441:416] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [26*NUM_GRID_X,sy]>>  => <wire *addr_u[469:444] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [26*NUM_GRID_X,sy]>>  => <wire *addr_d[469:444] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_UP of <device CRAMSL0_TILE @ [26*NUM_GRID_X+3,sy]>>    => <wire *addr_u[479:470] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [26*NUM_GRID_X+3,sy]>>    => <wire *addr_d[479:470] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [27*NUM_GRID_X+3,sy]>>    => <wire *addr_u[515:506] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [27*NUM_GRID_X+3,sy]>>    => <wire *addr_d[515:506] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [28*NUM_GRID_X,sy]>>   => <wire *addr_u[505:480] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [28*NUM_GRID_X,sy]>>   => <wire *addr_d[505:480] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [28*NUM_GRID_X,sy]>>  => <wire *addr_u[541:516] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [28*NUM_GRID_X,sy]>>  => <wire *addr_d[541:516] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_UP of <device CRAMSL0_TILE @ [28*NUM_GRID_X+3,sy]>>    => <wire *addr_u[551:542] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [28*NUM_GRID_X+3,sy]>>    => <wire *addr_d[551:542] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [29*NUM_GRID_X+3,sy]>>    => <wire *addr_u[587:578] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [29*NUM_GRID_X+3,sy]>>    => <wire *addr_d[587:578] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [30*NUM_GRID_X,sy]>>   => <wire *addr_u[577:552] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [30*NUM_GRID_X,sy]>>   => <wire *addr_d[577:552] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [30*NUM_GRID_X,sy]>>  => <wire *addr_u[613:588] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [30*NUM_GRID_X,sy]>>  => <wire *addr_d[613:588] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL1_TILE @ [30*NUM_GRID_X+3,sy]>>    => <wire *addr_u[615:614] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL1_TILE @ [30*NUM_GRID_X+3,sy]>>    => <wire *addr_d[615:614] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [31*NUM_GRID_X+3,sy]>>    => <wire *addr_u[651:642] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [31*NUM_GRID_X+3,sy]>>    => <wire *addr_d[651:642] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [32*NUM_GRID_X,sy]>>   => <wire *addr_u[641:616] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [32*NUM_GRID_X,sy]>>   => <wire *addr_d[641:616] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [32*NUM_GRID_X,sy]>>  => <wire *addr_u[677:652] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [32*NUM_GRID_X,sy]>>  => <wire *addr_d[677:652] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL0_TILE @ [32*NUM_GRID_X+3,sy]>>    => <wire *addr_u[687:678] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [32*NUM_GRID_X+3,sy]>>    => <wire *addr_d[687:678] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [33*NUM_GRID_X+3,sy]>>    => <wire *addr_u[723:714] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [33*NUM_GRID_X+3,sy]>>    => <wire *addr_d[723:714] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [34*NUM_GRID_X,sy]>>   => <wire *addr_u[713:688] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [34*NUM_GRID_X,sy]>>   => <wire *addr_d[713:688] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [34*NUM_GRID_X,sy]>>  => <wire *addr_u[749:724] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [34*NUM_GRID_X,sy]>>  => <wire *addr_d[749:724] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL0_TILE @ [34*NUM_GRID_X+3,sy]>>    => <wire *addr_u[759:750] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [34*NUM_GRID_X+3,sy]>>    => <wire *addr_d[759:750] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL3_TILE @ [35*NUM_GRID_X+3,sy]>>    => <wire *addr_u[787:786] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL3_TILE @ [35*NUM_GRID_X+3,sy]>>    => <wire *addr_d[787:786] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//          <pin MWL_UP of <device CRAMSL3_TILE @ [35*NUM_GRID_X+3,sy]>>    => <wire *addr_u[3121] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//          <pin MWL_DN of <device CRAMSL3_TILE @ [35*NUM_GRID_X+3,sy]>>    => <wire *addr_d[3121] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [36*NUM_GRID_X,sy]>>   => <wire *addr_u[785:760] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [36*NUM_GRID_X,sy]>>   => <wire *addr_d[785:760] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [36*NUM_GRID_X,sy]>>  => <wire *addr_u[813:788] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [36*NUM_GRID_X,sy]>>  => <wire *addr_d[813:788] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL0_TILE @ [36*NUM_GRID_X+3,sy]>>    => <wire *addr_u[823:814] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [36*NUM_GRID_X+3,sy]>>    => <wire *addr_d[823:814] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [37*NUM_GRID_X+3,sy]>>    => <wire *addr_u[859:850] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [37*NUM_GRID_X+3,sy]>>    => <wire *addr_d[859:850] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [38*NUM_GRID_X,sy]>>   => <wire *addr_u[849:824] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [38*NUM_GRID_X,sy]>>   => <wire *addr_d[849:824] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [38*NUM_GRID_X,sy]>>  => <wire *addr_u[885:860] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [38*NUM_GRID_X,sy]>>  => <wire *addr_d[885:860] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL0_TILE @ [38*NUM_GRID_X+3,sy]>>    => <wire *addr_u[895:886] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [38*NUM_GRID_X+3,sy]>>    => <wire *addr_d[895:886] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [39*NUM_GRID_X+3,sy]>>    => <wire *addr_u[931:922] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [39*NUM_GRID_X+3,sy]>>    => <wire *addr_d[931:922] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [40*NUM_GRID_X,sy]>>   => <wire *addr_u[921:896] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [40*NUM_GRID_X,sy]>>   => <wire *addr_d[921:896] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [40*NUM_GRID_X,sy]>>  => <wire *addr_u[957:932] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [40*NUM_GRID_X,sy]>>  => <wire *addr_d[957:932] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL1_TILE @ [40*NUM_GRID_X+3,sy]>>    => <wire *addr_u[959:958] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL1_TILE @ [40*NUM_GRID_X+3,sy]>>    => <wire *addr_d[959:958] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [41*NUM_GRID_X+3,sy]>>    => <wire *addr_u[995:986] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [41*NUM_GRID_X+3,sy]>>    => <wire *addr_d[995:986] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [42*NUM_GRID_X,sy]>>   => <wire *addr_u[985:960] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [42*NUM_GRID_X,sy]>>   => <wire *addr_d[985:960] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [42*NUM_GRID_X,sy]>>  => <wire *addr_u[1021:996] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [42*NUM_GRID_X,sy]>>  => <wire *addr_d[1021:996] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL0_TILE @ [42*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1031:1022] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [42*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1031:1022] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [43*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1067:1058] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [43*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1067:1058] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [44*NUM_GRID_X,sy]>>   => <wire *addr_u[1057:1032] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [44*NUM_GRID_X,sy]>>   => <wire *addr_d[1057:1032] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [44*NUM_GRID_X,sy]>>  => <wire *addr_u[1093:1068] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [44*NUM_GRID_X,sy]>>  => <wire *addr_d[1093:1068] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL0_TILE @ [44*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1103:1094] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [44*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1103:1094] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL3_TILE @ [45*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1131:1130] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL3_TILE @ [45*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1131:1130] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//          <pin MWL_UP of <device CRAMSL3_TILE @ [45*NUM_GRID_X+3,sy]>>    => <wire *addr_u[3122] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//          <pin MWL_DN of <device CRAMSL3_TILE @ [45*NUM_GRID_X+3,sy]>>    => <wire *addr_d[3122] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [46*NUM_GRID_X,sy]>>   => <wire *addr_u[1129:1104] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [46*NUM_GRID_X,sy]>>   => <wire *addr_d[1129:1104] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [46*NUM_GRID_X,sy]>>  => <wire *addr_u[1157:1132] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [46*NUM_GRID_X,sy]>>  => <wire *addr_d[1157:1132] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL0_TILE @ [46*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1167:1158] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [46*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1167:1158] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [47*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1203:1194] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [47*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1203:1194] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [48*NUM_GRID_X,sy]>>   => <wire *addr_u[1193:1168] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [48*NUM_GRID_X,sy]>>   => <wire *addr_d[1193:1168] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [48*NUM_GRID_X,sy]>>  => <wire *addr_u[1229:1204] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [48*NUM_GRID_X,sy]>>  => <wire *addr_d[1229:1204] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL0_TILE @ [48*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1239:1230] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [48*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1239:1230] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [49*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1275:1266] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [49*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1275:1266] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [50*NUM_GRID_X,sy]>>   => <wire *addr_u[1265:1240] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [50*NUM_GRID_X,sy]>>   => <wire *addr_d[1265:1240] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [50*NUM_GRID_X,sy]>>  => <wire *addr_u[1301:1276] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [50*NUM_GRID_X,sy]>>  => <wire *addr_d[1301:1276] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL0_TILE @ [50*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1311:1302] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [50*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1311:1302] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [51*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1347:1338] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [51*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1347:1338] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [52*NUM_GRID_X,sy]>>   => <wire *addr_u[1337:1312] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [52*NUM_GRID_X,sy]>>   => <wire *addr_d[1337:1312] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [52*NUM_GRID_X,sy]>>  => <wire *addr_u[1373:1348] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [52*NUM_GRID_X,sy]>>  => <wire *addr_d[1373:1348] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL0_TILE @ [52*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1383:1374] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [52*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1383:1374] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [53*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1419:1410] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [53*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1419:1410] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [54*NUM_GRID_X,sy]>>   => <wire *addr_u[1409:1384] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [54*NUM_GRID_X,sy]>>   => <wire *addr_d[1409:1384] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [54*NUM_GRID_X,sy]>>  => <wire *addr_u[1445:1420] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [54*NUM_GRID_X,sy]>>  => <wire *addr_d[1445:1420] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL0_TILE @ [54*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1455:1446] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [54*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1455:1446] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
         
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [56*NUM_GRID_X,sy]>>   => <wire *addr_u[1481:1456] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [56*NUM_GRID_X,sy]>>   => <wire *addr_d[1481:1456] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [56*NUM_GRID_X,sy]>>  => <wire *addr_u[1509:1484] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [56*NUM_GRID_X,sy]>>  => <wire *addr_d[1509:1484] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL0_TILE @ [56*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1519:1510] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [56*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1519:1510] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [57*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1555:1546] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [57*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1555:1546] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [58*NUM_GRID_X,sy]>>   => <wire *addr_u[1545:1520] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [58*NUM_GRID_X,sy]>>   => <wire *addr_d[1545:1520] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [58*NUM_GRID_X,sy]>>  => <wire *addr_u[1581:1556] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [58*NUM_GRID_X,sy]>>  => <wire *addr_d[1581:1556] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL0_TILE @ [58*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1591:1582] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [58*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1591:1582] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [59*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1627:1618] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [59*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1627:1618] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [60*NUM_GRID_X,sy]>>   => <wire *addr_u[1617:1592] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [60*NUM_GRID_X,sy]>>   => <wire *addr_d[1617:1592] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [60*NUM_GRID_X,sy]>>  => <wire *addr_u[1653:1628] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [60*NUM_GRID_X,sy]>>  => <wire *addr_d[1653:1628] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL0_TILE @ [60*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1663:1654] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [60*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1663:1654] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL3_TILE @ [61*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1691:1690] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL3_TILE @ [61*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1691:1690] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//          <pin MWL_UP of <device CRAMSL3_TILE @ [61*NUM_GRID_X+3,sy]>>    => <wire *addr_u[3123] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//          <pin MWL_DN of <device CRAMSL3_TILE @ [61*NUM_GRID_X+3,sy]>>    => <wire *addr_d[3123] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [62*NUM_GRID_X,sy]>>   => <wire *addr_u[1689:1664] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [62*NUM_GRID_X,sy]>>   => <wire *addr_d[1689:1664] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [62*NUM_GRID_X,sy]>>  => <wire *addr_u[1717:1692] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [62*NUM_GRID_X,sy]>>  => <wire *addr_d[1717:1692] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL0_TILE @ [62*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1727:1718] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [62*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1727:1718] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [63*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1763:1754] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [63*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1763:1754] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [64*NUM_GRID_X,sy]>>   => <wire *addr_u[1753:1728] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [64*NUM_GRID_X,sy]>>   => <wire *addr_d[1753:1728] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [64*NUM_GRID_X,sy]>>  => <wire *addr_u[1789:1764] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [64*NUM_GRID_X,sy]>>  => <wire *addr_d[1789:1764] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL0_TILE @ [64*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1799:1790] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [64*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1799:1790] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [65*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1835:1826] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [65*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1835:1826] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [66*NUM_GRID_X,sy]>>   => <wire *addr_u[1825:1800] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [66*NUM_GRID_X,sy]>>   => <wire *addr_d[1825:1800] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [66*NUM_GRID_X,sy]>>  => <wire *addr_u[1861:1836] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [66*NUM_GRID_X,sy]>>  => <wire *addr_d[1861:1836] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL1_TILE @ [66*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1863:1862] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL1_TILE @ [66*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1863:1862] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [67*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1899:1890] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [67*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1899:1890] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [68*NUM_GRID_X,sy]>>   => <wire *addr_u[1889:1864] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [68*NUM_GRID_X,sy]>>   => <wire *addr_d[1889:1864] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [68*NUM_GRID_X,sy]>>  => <wire *addr_u[1925:1900] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [68*NUM_GRID_X,sy]>>  => <wire *addr_d[1925:1900] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL0_TILE @ [68*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1935:1926] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [68*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1935:1926] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [69*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1971:1962] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [69*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1971:1962] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [70*NUM_GRID_X,sy]>>   => <wire *addr_u[1961:1936] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [70*NUM_GRID_X,sy]>>   => <wire *addr_d[1961:1936] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [70*NUM_GRID_X,sy]>>  => <wire *addr_u[1997:1972] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [70*NUM_GRID_X,sy]>>  => <wire *addr_d[1997:1972] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL0_TILE @ [70*NUM_GRID_X+3,sy]>>    => <wire *addr_u[2007:1998] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [70*NUM_GRID_X+3,sy]>>    => <wire *addr_d[2007:1998] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [71*NUM_GRID_X+3,sy]>>    => <wire *addr_u[2043:2034] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [71*NUM_GRID_X+3,sy]>>    => <wire *addr_d[2043:2034] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [72*NUM_GRID_X,sy]>>   => <wire *addr_u[2033:2008] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [72*NUM_GRID_X,sy]>>   => <wire *addr_d[2033:2008] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [72*NUM_GRID_X,sy]>>  => <wire *addr_u[2069:2044] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [72*NUM_GRID_X,sy]>>  => <wire *addr_d[2069:2044] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL1_TILE @ [72*NUM_GRID_X+3,sy]>>    => <wire *addr_u[2071:2070] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL1_TILE @ [72*NUM_GRID_X+3,sy]>>    => <wire *addr_d[2071:2070] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [73*NUM_GRID_X+3,sy]>>    => <wire *addr_u[2107:2098] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [73*NUM_GRID_X+3,sy]>>    => <wire *addr_d[2107:2098] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [74*NUM_GRID_X,sy]>>   => <wire *addr_u[2097:2072] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [74*NUM_GRID_X,sy]>>   => <wire *addr_d[2097:2072] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [74*NUM_GRID_X,sy]>>  => <wire *addr_u[2133:2108] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [74*NUM_GRID_X,sy]>>  => <wire *addr_d[2133:2108] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL0_TILE @ [74*NUM_GRID_X+3,sy]>>    => <wire *addr_u[2143:2134] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [74*NUM_GRID_X+3,sy]>>    => <wire *addr_d[2143:2134] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL3_TILE @ [75*NUM_GRID_X+3,sy]>>    => <wire *addr_u[2171:2170] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL3_TILE @ [75*NUM_GRID_X+3,sy]>>    => <wire *addr_d[2171:2170] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//          <pin MWL_UP of <device CRAMSL3_TILE @ [75*NUM_GRID_X+3,sy]>>    => <wire *addr_u[3124] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//          <pin MWL_DN of <device CRAMSL3_TILE @ [75*NUM_GRID_X+3,sy]>>    => <wire *addr_d[3124] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [76*NUM_GRID_X,sy]>>   => <wire *addr_u[2169:2144] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [76*NUM_GRID_X,sy]>>   => <wire *addr_d[2169:2144] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [76*NUM_GRID_X,sy]>>  => <wire *addr_u[2197:2172] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [76*NUM_GRID_X,sy]>>  => <wire *addr_d[2197:2172] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL0_TILE @ [76*NUM_GRID_X+3,sy]>>    => <wire *addr_u[2207:2198] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [76*NUM_GRID_X+3,sy]>>    => <wire *addr_d[2207:2198] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [77*NUM_GRID_X+3,sy]>>    => <wire *addr_u[2243:2234] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [77*NUM_GRID_X+3,sy]>>    => <wire *addr_d[2243:2234] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [78*NUM_GRID_X,sy]>>   => <wire *addr_u[2233:2208] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [78*NUM_GRID_X,sy]>>   => <wire *addr_d[2233:2208] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [78*NUM_GRID_X,sy]>>  => <wire *addr_u[2269:2244] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [78*NUM_GRID_X,sy]>>  => <wire *addr_d[2269:2244] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL0_TILE @ [78*NUM_GRID_X+3,sy]>>    => <wire *addr_u[2279:2270] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [78*NUM_GRID_X+3,sy]>>    => <wire *addr_d[2279:2270] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [79*NUM_GRID_X+3,sy]>>    => <wire *addr_u[2315:2306] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [79*NUM_GRID_X+3,sy]>>    => <wire *addr_d[2315:2306] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [80*NUM_GRID_X,sy]>>   => <wire *addr_u[2305:2280] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [80*NUM_GRID_X,sy]>>   => <wire *addr_d[2305:2280] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [80*NUM_GRID_X,sy]>>  => <wire *addr_u[2341:2316] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [80*NUM_GRID_X,sy]>>  => <wire *addr_d[2341:2316] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL0_TILE @ [80*NUM_GRID_X+3,sy]>>    => <wire *addr_u[2351:2342] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [80*NUM_GRID_X+3,sy]>>    => <wire *addr_d[2351:2342] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [81*NUM_GRID_X+3,sy]>>    => <wire *addr_u[2387:2378] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [81*NUM_GRID_X+3,sy]>>    => <wire *addr_d[2387:2378] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [82*NUM_GRID_X,sy]>>   => <wire *addr_u[2377:2352] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [82*NUM_GRID_X,sy]>>   => <wire *addr_d[2377:2352] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [82*NUM_GRID_X,sy]>>  => <wire *addr_u[2413:2388] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [82*NUM_GRID_X,sy]>>  => <wire *addr_d[2413:2388] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL1_TILE @ [82*NUM_GRID_X+3,sy]>>    => <wire *addr_u[2415:2414] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL1_TILE @ [82*NUM_GRID_X+3,sy]>>    => <wire *addr_d[2415:2414] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//          <pin MWL_UP of <device CRAMSL3_TILE @ [82*NUM_GRID_X+3,sy]>>    => <wire *addr_u[3125] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//          <pin MWL_DN of <device CRAMSL3_TILE @ [82*NUM_GRID_X+3,sy]>>    => <wire *addr_d[3125] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [83*NUM_GRID_X+3,sy]>>    => <wire *addr_u[2451:2442] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [83*NUM_GRID_X+3,sy]>>    => <wire *addr_d[2451:2442] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [84*NUM_GRID_X,sy]>>   => <wire *addr_u[2441:2416] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [84*NUM_GRID_X,sy]>>   => <wire *addr_d[2441:2416] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [84*NUM_GRID_X,sy]>>  => <wire *addr_u[2477:2452] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [84*NUM_GRID_X,sy]>>  => <wire *addr_d[2477:2452] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL0_TILE @ [84*NUM_GRID_X+3,sy]>>    => <wire *addr_u[2487:2478] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [84*NUM_GRID_X+3,sy]>>    => <wire *addr_d[2487:2478] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [85*NUM_GRID_X+3,sy]>>    => <wire *addr_u[2523:2514] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [85*NUM_GRID_X+3,sy]>>    => <wire *addr_d[2523:2514] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [86*NUM_GRID_X,sy]>>   => <wire *addr_u[2513:2488] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [86*NUM_GRID_X,sy]>>   => <wire *addr_d[2513:2488] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [86*NUM_GRID_X,sy]>>  => <wire *addr_u[2549:2524] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [86*NUM_GRID_X,sy]>>  => <wire *addr_d[2549:2524] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL0_TILE @ [86*NUM_GRID_X+3,sy]>>    => <wire *addr_u[2559:2550] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [86*NUM_GRID_X+3,sy]>>    => <wire *addr_d[2559:2550] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [87*NUM_GRID_X+3,sy]>>    => <wire *addr_u[2595:2586] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [87*NUM_GRID_X+3,sy]>>    => <wire *addr_d[2595:2586] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [88*NUM_GRID_X,sy]>>   => <wire *addr_u[2585:2560] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [88*NUM_GRID_X,sy]>>   => <wire *addr_d[2585:2560] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [88*NUM_GRID_X,sy]>>  => <wire *addr_u[2621:2596] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [88*NUM_GRID_X,sy]>>  => <wire *addr_d[2621:2596] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL0_TILE @ [88*NUM_GRID_X+3,sy]>>    => <wire *addr_u[2631:2622] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [88*NUM_GRID_X+3,sy]>>    => <wire *addr_d[2631:2622] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL3_TILE @ [89*NUM_GRID_X+3,sy]>>    => <wire *addr_u[2659:2658] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL3_TILE @ [89*NUM_GRID_X+3,sy]>>    => <wire *addr_d[2659:2658] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [90*NUM_GRID_X,sy]>>   => <wire *addr_u[2657:2632] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [90*NUM_GRID_X,sy]>>   => <wire *addr_d[2657:2632] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [90*NUM_GRID_X,sy]>>  => <wire *addr_u[2685:2660] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [90*NUM_GRID_X,sy]>>  => <wire *addr_d[2685:2660] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL0_TILE @ [90*NUM_GRID_X+3,sy]>>    => <wire *addr_u[2695:2686] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [90*NUM_GRID_X+3,sy]>>    => <wire *addr_d[2695:2686] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [91*NUM_GRID_X+3,sy]>>    => <wire *addr_u[2731:2722] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [91*NUM_GRID_X+3,sy]>>    => <wire *addr_d[2731:2722] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [92*NUM_GRID_X,sy]>>   => <wire *addr_u[2721:2696] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [92*NUM_GRID_X,sy]>>   => <wire *addr_d[2721:2696] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [92*NUM_GRID_X,sy]>>  => <wire *addr_u[2757:2732] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [92*NUM_GRID_X,sy]>>  => <wire *addr_d[2757:2732] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL0_TILE @ [92*NUM_GRID_X+3,sy]>>    => <wire *addr_u[2767:2758] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [92*NUM_GRID_X+3,sy]>>    => <wire *addr_d[2767:2758] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [93*NUM_GRID_X+3,sy]>>    => <wire *addr_u[2803:2794] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [93*NUM_GRID_X+3,sy]>>    => <wire *addr_d[2803:2794] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [94*NUM_GRID_X,sy]>>   => <wire *addr_u[2793:2768] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [94*NUM_GRID_X,sy]>>   => <wire *addr_d[2793:2768] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [94*NUM_GRID_X,sy]>>  => <wire *addr_u[2829:2804] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [94*NUM_GRID_X,sy]>>  => <wire *addr_d[2829:2804] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL0_TILE @ [94*NUM_GRID_X+3,sy]>>    => <wire *addr_u[2839:2830] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [94*NUM_GRID_X+3,sy]>>    => <wire *addr_d[2839:2830] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL3_TILE @ [95*NUM_GRID_X+3,sy]>>    => <wire *addr_u[2867:2866] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL3_TILE @ [95*NUM_GRID_X+3,sy]>>    => <wire *addr_d[2867:2866] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//          <pin MWL_UP of <device CRAMSL3_TILE @ [95*NUM_GRID_X+3,sy]>>    => <wire *addr_u[3126] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//          <pin MWL_DN of <device CRAMSL3_TILE @ [95*NUM_GRID_X+3,sy]>>    => <wire *addr_d[3126] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [96*NUM_GRID_X,sy]>>   => <wire *addr_u[2865:2840] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [96*NUM_GRID_X,sy]>>   => <wire *addr_d[2865:2840] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [96*NUM_GRID_X,sy]>>  => <wire *addr_u[2893:2868] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [96*NUM_GRID_X,sy]>>  => <wire *addr_d[2893:2868] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL0_TILE @ [96*NUM_GRID_X+3,sy]>>    => <wire *addr_u[2903:2894] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [96*NUM_GRID_X+3,sy]>>    => <wire *addr_d[2903:2894] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [97*NUM_GRID_X+3,sy]>>    => <wire *addr_u[2939:2930] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [97*NUM_GRID_X+3,sy]>>    => <wire *addr_d[2939:2930] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [98*NUM_GRID_X,sy]>>   => <wire *addr_u[2929:2904] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [98*NUM_GRID_X,sy]>>   => <wire *addr_d[2929:2904] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [98*NUM_GRID_X,sy]>>  => <wire *addr_u[2965:2940] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [98*NUM_GRID_X,sy]>>  => <wire *addr_d[2965:2940] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_UP of <device CRAMSL0_TILE @ [98*NUM_GRID_X+3,sy]>>    => <wire *addr_u[2975:2966] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [98*NUM_GRID_X+3,sy]>>    => <wire *addr_d[2975:2966] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [99*NUM_GRID_X+3,sy]>>    => <wire *addr_u[3011:3002] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [99*NUM_GRID_X+3,sy]>>    => <wire *addr_d[3011:3002] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [100*NUM_GRID_X,sy]>>   => <wire *addr_u[3001:2976] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [100*NUM_GRID_X,sy]>>   => <wire *addr_d[3001:2976] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [100*NUM_GRID_X,sy]>>  => <wire *addr_u[3037:3012] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [100*NUM_GRID_X,sy]>>  => <wire *addr_d[3037:3012] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [101*NUM_GRID_X,sy]>>   => <wire *addr_u[3073:3048] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [101*NUM_GRID_X,sy]>>   => <wire *addr_d[3073:3048] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [101*NUM_GRID_X,sy]>>  => <wire *addr_u[3109:3084] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [101*NUM_GRID_X,sy]>>  => <wire *addr_d[3109:3084] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
          
          
         );
         if(rx==2)
          {
           connect
             (
               <pin ADDR_UP of <device CRAMSL0_TILE @ [100*NUM_GRID_X+3,sy]>>    => <wire *addr_u[3047:3038] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
               <pin ADDR_DN of <device CRAMSL0_TILE @ [100*NUM_GRID_X+3,sy]>>    => <wire *addr_d[3047:3038] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
               
               <pin ADDR_UP[9:8] of <device IOCK_HP_TILE @ [102*NUM_GRID_X,sy]>>      => <wire *addr_u[3119:3118] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
               <pin ADDR_DN[9:8] of <device IOCK_HP_TILE @ [102*NUM_GRID_X,sy]>>      => <wire *addr_d[3119:3118] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
               <pin ADDR_UP[7:0] of <device IOCK_HP_TILE @ [102*NUM_GRID_X,sy]>>      => <wire *addr_u[3117:3110] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
               <pin ADDR_DN[7:0] of <device IOCK_HP_TILE @ [102*NUM_GRID_X,sy]>>      => <wire *addr_d[3117:3110] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
               <pin ADDR0_UP of <device IOCK_HP_TILE @ [102*NUM_GRID_X,sy]>>          => <wire *addr_u[3083:3074] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
               <pin ADDR0_DN of <device IOCK_HP_TILE @ [102*NUM_GRID_X,sy]>>          => <wire *addr_d[3083:3074] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

               <pin MWL_UP of <device CRAMSL3_TILE @ [6*NUM_GRID_X+3,sy]>>     => <wire *addr_u[3120] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
               <pin MWL_DN of <device CRAMSL3_TILE @ [6*NUM_GRID_X+3,sy]>>     => <wire *addr_d[3120] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

               <pin MWL_UP of <device CRAMSL3_TILE @ [35*NUM_GRID_X+3,sy]>>    => <wire *addr_u[3121] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
               <pin MWL_DN of <device CRAMSL3_TILE @ [35*NUM_GRID_X+3,sy]>>    => <wire *addr_d[3121] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

               <pin MWL_UP of <device CRAMSL3_TILE @ [45*NUM_GRID_X+3,sy]>>     => <wire *addr_u[3122] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
               <pin MWL_DN of <device CRAMSL3_TILE @ [45*NUM_GRID_X+3,sy]>>     => <wire *addr_d[3122] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

               <pin MWL_UP of <device CRAMSL3_TILE @ [61*NUM_GRID_X+3,sy]>>    => <wire *addr_u[3123] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
               <pin MWL_DN of <device CRAMSL3_TILE @ [61*NUM_GRID_X+3,sy]>>    => <wire *addr_d[3123] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

               <pin MWL_UP of <device CRAMSL3_TILE @ [75*NUM_GRID_X+3,sy]>>     => <wire *addr_u[3124] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
               <pin MWL_DN of <device CRAMSL3_TILE @ [75*NUM_GRID_X+3,sy]>>     => <wire *addr_d[3124] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

               <pin MWL_UP of <device CRAMSL3_TILE @ [89*NUM_GRID_X+3,sy]>>    => <wire *addr_u[3125] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
               <pin MWL_DN of <device CRAMSL3_TILE @ [89*NUM_GRID_X+3,sy]>>    => <wire *addr_d[3125] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

               <pin MWL_UP of <device CRAMSL3_TILE @ [95*NUM_GRID_X+3,sy]>>     => <wire *addr_u[3126] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
               <pin MWL_DN of <device CRAMSL3_TILE @ [95*NUM_GRID_X+3,sy]>>     => <wire *addr_d[3126] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>



              );
          }
        else
         {
          connect 
            (
              <pin ADDR_UP of <device CRAMSL0_TILE @ [100*NUM_GRID_X+3,sy]>>    => <wire *addr_u[3047:3038] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
              <pin ADDR_DN of <device CRAMSL0_TILE @ [100*NUM_GRID_X+3,sy]>>    => <wire *addr_d[3047:3038] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
              <pin ADDR_UP of <device CRAMSL0_TILE @ [101*NUM_GRID_X+3,sy]>>    => <wire *addr_u[3083:3074] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
              <pin ADDR_DN of <device CRAMSL0_TILE @ [101*NUM_GRID_X+3,sy]>>    => <wire *addr_d[3083:3074] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,


               <pin MWL_UP of <device CRAMSL3_TILE @ [6*NUM_GRID_X+3,sy]>>     => <wire *addr_u[3116] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
               <pin MWL_DN of <device CRAMSL3_TILE @ [6*NUM_GRID_X+3,sy]>>     => <wire *addr_d[3116] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

               <pin MWL_UP of <device CRAMSL3_TILE @ [35*NUM_GRID_X+3,sy]>>    => <wire *addr_u[3117] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
               <pin MWL_DN of <device CRAMSL3_TILE @ [35*NUM_GRID_X+3,sy]>>    => <wire *addr_d[3117] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

               <pin MWL_UP of <device CRAMSL3_TILE @ [45*NUM_GRID_X+3,sy]>>     => <wire *addr_u[3118] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
               <pin MWL_DN of <device CRAMSL3_TILE @ [45*NUM_GRID_X+3,sy]>>     => <wire *addr_d[3118] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

               <pin MWL_UP of <device CRAMSL3_TILE @ [61*NUM_GRID_X+3,sy]>>    => <wire *addr_u[3119] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
               <pin MWL_DN of <device CRAMSL3_TILE @ [61*NUM_GRID_X+3,sy]>>    => <wire *addr_d[3119] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

               <pin MWL_UP of <device CRAMSL3_TILE @ [75*NUM_GRID_X+3,sy]>>     => <wire *addr_u[3120] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
               <pin MWL_DN of <device CRAMSL3_TILE @ [75*NUM_GRID_X+3,sy]>>     => <wire *addr_d[3120] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

               <pin MWL_UP of <device CRAMSL3_TILE @ [89*NUM_GRID_X+3,sy]>>    => <wire *addr_u[3121] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
               <pin MWL_DN of <device CRAMSL3_TILE @ [89*NUM_GRID_X+3,sy]>>    => <wire *addr_d[3121] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

               <pin MWL_UP of <device CRAMSL3_TILE @ [95*NUM_GRID_X+3,sy]>>     => <wire *addr_u[3122] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
               <pin MWL_DN of <device CRAMSL3_TILE @ [95*NUM_GRID_X+3,sy]>>     => <wire *addr_d[3122] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>



             );
         }
    }

}//end of connect_ckeb_wl_input
/********************************************************************************
********************************************************************************/
function connect_clms_wl_input
(
    unsigned int rx,
    unsigned int ty,
    unsigned int tx_wl,
    unsigned int ty_wl
)
{
    int sx_wl = tx_wl * NUM_GRID_X;
    int sy_wl = ty_wl * NUM_GRID_Y;

    int sy;
    sy = (rx*NUM_TILES_REGION + ty) * NUM_GRID_Y;
    int mid_tile = MID_TILE_REGION;
    
    string addr_u = (rx==0) ? "ADDR_UP_R6" : (rx==1) ? "ADDR_UP_R5" : (rx==2) ? "ADDR_UP_R4" : (rx==3) ? "ADDR_UP_R3" : (rx==4) ? "ADDR_UP_R2" : (rx==5) ? "ADDR_UP_R1" : "ADDR_UP_R0";
    string addr_d = (rx==0) ? "ADDR_DN_R6" : (rx==1) ? "ADDR_DN_R5" : (rx==2) ? "ADDR_DN_R4" : (rx==3) ? "ADDR_DN_R3" : (rx==4) ? "ADDR_DN_R2" : (rx==5) ? "ADDR_DN_R1" : "ADDR_DN_R0";

    string read0_u = (rx==0) ? "READ2T0_UP_R6" : (rx==1) ? "READ2T0_UP_R5" : (rx==2) ? "READ2T0_UP_R4" : (rx==3) ? "READ2T0_UP_R3" : (rx==4) ? "READ2T0_UP_R2" : (rx==5) ? "READ2T0_UP_R1" : "READ2T0_UP_R0";
    string read0_d = (rx==0) ? "READ2T0_DN_R6" : (rx==1) ? "READ2T0_DN_R5" : (rx==2) ? "READ2T0_DN_R4" : (rx==3) ? "READ2T0_DN_R3" : (rx==4) ? "READ2T0_DN_R2" : (rx==5) ? "READ2T0_DN_R1" : "READ2T0_DN_R0";
    string read1_u = (rx==0) ? "READ2T1_UP_R6" : (rx==1) ? "READ2T1_UP_R5" : (rx==2) ? "READ2T1_UP_R4" : (rx==3) ? "READ2T1_UP_R3" : (rx==4) ? "READ2T1_UP_R2" : (rx==5) ? "READ2T1_UP_R1" : "READ2T1_UP_R0";
    string read1_d = (rx==0) ? "READ2T1_DN_R6" : (rx==1) ? "READ2T1_DN_R5" : (rx==2) ? "READ2T1_DN_R4" : (rx==3) ? "READ2T1_DN_R3" : (rx==4) ? "READ2T1_DN_R2" : (rx==5) ? "READ2T1_DN_R1" : "READ2T1_DN_R0";
    string maskn_d = (rx==0) ? "MASK_N_DN_R6" : (rx==1) ? "MASK_N_DN_R5" : (rx==2) ? "MASK_N_DN_R4" : (rx==3) ? "MASK_N_DN_R3" : (rx==4) ? "MASK_N_DN_R2" : (rx==5) ? "MASK_N_DN_R1" : "MASK_N_DN_R0";
    string maskn_u = (rx==0) ? "MASK_N_UP_R6" : (rx==1) ? "MASK_N_UP_R5" : (rx==2) ? "MASK_N_UP_R4" : (rx==3) ? "MASK_N_UP_R3" : (rx==4) ? "MASK_N_UP_R2" : (rx==5) ? "MASK_N_UP_R1" : "MASK_N_UP_R0";

    if((rx==2)||(rx==3))
    {
      connect
        (   
          <pin ADDR of <device CLMS_TILE @ [4*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[107:72] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[107:72] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [5*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[143:108] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[143:108] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [7*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[207:172] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[207:172] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [8*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[243:208] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[243:208] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [10*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[315:280] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[315:280] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [12*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[379:344] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[379:344] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [27*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[515:480] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[515:480] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [29*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[587:552] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[587:552] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [31*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[651:616] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[651:616] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [33*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[723:688] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[723:688] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [36*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[823:788] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[823:788] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [37*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[859:824] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[859:824] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [39*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[931:896] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[931:896] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [42*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1031:996] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1031:996] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [44*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1103:1068] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1103:1068] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [47*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1203:1168] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1203:1168] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [49*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1275:1240] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1275:1240] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [51*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1347:1312] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1347:1312] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [52*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1383:1348] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1383:1348] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [54*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1455:1420] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1455:1420] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [56*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1519:1484] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1519:1484] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [58*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1591:1556] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1591:1556] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [60*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1663:1628] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1663:1628] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [62*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1727:1692] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1727:1692] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [64*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1799:1764] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1799:1764] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [65*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1835:1800] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1835:1800] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [68*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1935:1900] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1935:1900] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [70*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2007:1972] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2007:1972] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [71*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2043:2008] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2043:2008] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [76*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2207:2172] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2207:2172] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [78*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2279:2244] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2279:2244] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [80*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2351:2316] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2351:2316] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [84*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2487:2452] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2487:2452] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [86*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2559:2524] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>    //2020.04.16:88->86
                                                                                    : <wire *addr_u[2559:2524] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [90*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2695:2660] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2695:2660] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//          <pin ADDR of <device CLMS_TILE @ [92*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2767:2732] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
//                                                                                    : <wire *addr_u[2767:2732] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//          <pin ADDR of <device CLMS_TILE @ [93*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2803:2768] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
//                                                                                    : <wire *addr_u[2803:2768] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//          <pin ADDR of <device CLMS_TILE @ [96*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2903:2868] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
//                                                                                    : <wire *addr_u[2903:2868] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [98*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2975:2940] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2975:2940] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [99*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[3011:2976] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[3011:2976] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [100*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[3047:3012] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[3047:3012] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin READ[0] of <device CLMS_TILE @ [4*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read0_u[0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [5*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[1] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read0_u[1] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [7*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[2] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read0_u[2] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [8*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[3] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read0_u[3] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [10*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[4] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[4] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [12*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[5] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[5] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [27*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[6] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[6] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [29*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[7] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[7] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [31*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[8] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[8] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [33*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[9] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[9] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [36*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[10] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[10] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [37*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[11] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[11] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [39*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[12] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[12] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [42*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[13] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[13] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [44*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[14] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[14] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [47*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[15] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[15] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [49*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[16] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[16] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [51*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[17] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[17] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [52*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[18] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[18] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [54*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[19] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[19] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [56*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[20] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[20] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [58*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[21] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[21] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [60*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[22] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[22] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [62*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[23] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[23] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [64*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[24] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[24] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [65*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[25] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[25] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [68*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[26] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[26] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [70*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[27] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[27] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [71*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[28] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[28] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [76*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[29] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[29] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [78*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[30] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[30] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [80*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[31] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[31] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [84*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[32] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[32] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [86*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[33] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[33] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [90*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[34] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[34] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//          <pin READ[0] of <device CLMS_TILE @ [92*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[35] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
//                                                                                       : <wire *read0_u[35] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//          <pin READ[0] of <device CLMS_TILE @ [93*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[36] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
//                                                                                       : <wire *read0_u[36] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//          <pin READ[0] of <device CLMS_TILE @ [96*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[37] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
//                                                                                       : <wire *read0_u[37] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [98*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[38] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[38] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [99*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[39] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[39] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [100*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read0_d[40] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[40] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin READ[1] of <device CLMS_TILE @ [4*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read1_u[0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [5*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[1] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read1_u[1] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [7*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[2] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read1_u[2] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [8*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[3] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read1_u[3] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [10*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[4] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[4] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [12*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[5] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[5] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [27*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[6] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[6] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [29*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[7] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[7] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [31*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[8] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[8] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [33*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[9] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[9] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [36*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[10] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[10] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [37*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[11] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[11] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [39*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[12] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[12] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [42*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[13] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[13] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [44*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[14] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[14] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [47*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[15] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[15] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [49*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[16] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[16] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [51*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[17] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[17] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [52*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[18] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[18] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [54*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[19] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[19] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [56*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[20] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[20] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [58*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[21] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[21] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [60*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[22] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[22] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [62*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[23] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[23] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [64*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[24] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[24] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [65*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[25] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[25] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [68*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[26] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[26] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [70*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[27] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[27] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [71*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[28] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[28] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [76*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[29] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[29] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [78*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[30] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[30] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [80*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[31] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[31] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [84*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[32] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[32] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [86*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[33] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[33] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [90*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[34] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[34] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//          <pin READ[1] of <device CLMS_TILE @ [92*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[35] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
//                                                                                       : <wire *read1_u[35] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//          <pin READ[1] of <device CLMS_TILE @ [93*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[36] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
//                                                                                       : <wire *read1_u[36] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//          <pin READ[1] of <device CLMS_TILE @ [96*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[37] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
//                                                                                       : <wire *read1_u[37] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [98*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[38] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[38] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [99*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[39] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[39] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [100*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read1_d[40] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[40] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,


          <pin MASK_N of <device CLMS_TILE @ [4*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *maskn_u[0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [5*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[1] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *maskn_u[1] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [7*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[2] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *maskn_u[2] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [8*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[3] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *maskn_u[3] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [10*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[4] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[4] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [12*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[5] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[5] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [27*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[6] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[6] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [29*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[7] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[7] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [31*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[8] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[8] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [33*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[9] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[9] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [36*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[10] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[10] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [37*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[11] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[11] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [39*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[12] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[12] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [42*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[13] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[13] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [44*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[14] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[14] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [47*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[15] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[15] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [49*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[16] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[16] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [51*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[17] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[17] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [52*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[18] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[18] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [54*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[19] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[19] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [56*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[20] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[20] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [58*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[21] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[21] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [60*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[22] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[22] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [62*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[23] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[23] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [64*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[24] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[24] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [65*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[25] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[25] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [68*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[26] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[26] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [70*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[27] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[27] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [71*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[28] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[28] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [76*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[29] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[29] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [78*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[30] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[30] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [80*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[31] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[31] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [84*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[32] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[32] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [86*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[33] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[33] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [90*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[34] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[34] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//          <pin MASK_N of <device CLMS_TILE @ [92*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[35] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
//                                                                                      : <wire *maskn_u[35] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//          <pin MASK_N of <device CLMS_TILE @ [93*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[36] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
//                                                                                      : <wire *maskn_u[36] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//          <pin MASK_N of <device CLMS_TILE @ [96*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[37] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
//                                                                                      : <wire *maskn_u[37] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [98*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[38] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[38] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [99*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[39] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[39] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [100*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *maskn_d[40] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[40] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>

      );
        if(!((rx==3)&&(ty>=mid_tile)))
         {
         connect(
          <pin ADDR of <device CLMS_TILE @ [92*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2767:2732] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2767:2732] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [93*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2803:2768] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2803:2768] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [96*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2903:2868] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2903:2868] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin READ[0] of <device CLMS_TILE @ [92*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[35] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[35] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [93*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[36] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[36] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [96*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[37] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[37] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin READ[1] of <device CLMS_TILE @ [92*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[35] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[35] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [93*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[36] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[36] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [96*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[37] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[37] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin MASK_N of <device CLMS_TILE @ [92*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[35] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[35] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [93*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[36] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[36] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [96*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[37] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[37] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
           );
          }

    }
    
    
    else if(rx==4)
    {
      connect
        (  
        
          <pin ADDR of <device CLMS_TILE @ [4*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[107:72] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[107:72] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [5*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[143:108] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[143:108] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [7*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[207:172] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[207:172] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [8*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[243:208] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[243:208] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [10*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[315:280] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[315:280] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [12*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[379:344] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[379:344] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [14*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[451:416] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[451:416] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [15*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[487:452] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[487:452] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [16*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[523:488] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[523:488] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [17*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[559:524] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[559:524] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [20*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[667:632] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[667:632] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [22*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[739:704] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[739:704] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [27*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[875:840] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[875:840] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [29*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[947:912] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[947:912] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [31*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1011:976] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1011:976] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [33*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1083:1048] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1083:1048] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [36*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1183:1148] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1183:1148] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [37*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1219:1184] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1219:1184] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [39*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1291:1256] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1291:1256] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [42*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1391:1356] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1391:1356] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [44*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1463:1428] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1463:1428] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [47*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1563:1528] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1563:1528] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [49*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1635:1600] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1635:1600] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [51*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1707:1672] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1707:1672] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [52*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1743:1708] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1743:1708] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [54*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1815:1780] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1815:1780] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [56*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1879:1844] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1879:1844] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [58*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1951:1916] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1951:1916] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [60*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2023:1988] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2023:1988] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [62*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2087:2052] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2087:2052] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [64*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2159:2124] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2159:2124] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [65*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2195:2160] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2195:2160] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [68*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2295:2260] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2295:2260] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [70*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2367:2332] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2367:2332] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [71*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2403:2368] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2403:2368] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [76*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2567:2532] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2567:2532] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [78*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2639:2604] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2639:2604] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [80*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2711:2676] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2711:2676] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [84*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2847:2812] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2847:2812] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [86*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2919:2884] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2919:2884] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [90*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[3055:3020] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[3055:3020] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [98*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[3335:3300] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[3335:3300] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [99*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[3371:3336] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[3371:3336] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [100*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[3407:3372] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[3407:3372] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
                                                                                    
                                                                                    
          <pin READ[0] of <device CLMS_TILE @ [4*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read0_u[0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [5*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[1] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read0_u[1] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [7*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[2] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read0_u[2] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [8*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[3] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read0_u[3] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [10*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[4] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[4] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [12*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[5] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[5] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [14*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[6] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[6] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [15*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[7] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[7] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [16*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[8] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[8] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [17*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[9] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[9] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [20*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[10] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[10] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [22*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[11] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[11] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [27*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[12] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[12] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [29*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[13] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[13] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [31*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[14] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[14] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [33*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[15] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[15] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [36*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[16] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[16] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [37*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[17] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[17] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [39*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[18] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[18] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [42*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[19] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[19] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [44*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[20] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[20] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [47*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[21] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[21] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [49*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[22] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[22] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [51*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[23] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[23] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [52*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[24] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[24] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [54*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[25] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[25] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [56*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[26] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[26] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [58*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[27] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[27] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [60*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[28] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[28] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [62*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[29] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[29] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [64*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[30] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[30] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [65*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[31] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[31] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [68*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[32] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[32] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [70*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[33] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[33] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [71*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[34] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[34] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [76*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[35] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[35] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [78*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[36] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[36] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [80*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[37] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[37] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [84*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[38] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[38] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [86*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[39] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[39] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [90*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[40] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[40] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [98*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[44] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[44] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [99*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[45] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[45] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [100*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read0_d[46] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[46] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
                                                                                       

          <pin READ[1] of <device CLMS_TILE @ [4*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read1_u[0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [5*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[1] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read1_u[1] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [7*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[2] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read1_u[2] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [8*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[3] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read1_u[3] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [10*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[4] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[4] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [12*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[5] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[5] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [14*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[6] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[6] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [15*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[7] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[7] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [16*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[8] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[8] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [17*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[9] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[9] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [20*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[10] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[10] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [22*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[11] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[11] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [27*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[12] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[12] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [29*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[13] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[13] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [31*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[14] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[14] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [33*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[15] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[15] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [36*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[16] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[16] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [37*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[17] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[17] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [39*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[18] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[18] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [42*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[19] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[19] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [44*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[20] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[20] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [47*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[21] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[21] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [49*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[22] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[22] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [51*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[23] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[23] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [52*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[24] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[24] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [54*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[25] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[25] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [56*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[26] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[26] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [58*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[27] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[27] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [60*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[28] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[28] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [62*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[29] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[29] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [64*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[30] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[30] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [65*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[31] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[31] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [68*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[32] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[32] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [70*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[33] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[33] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [71*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[34] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[34] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [76*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[35] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[35] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [78*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[36] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[36] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [80*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[37] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[37] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [84*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[38] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[38] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [86*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[39] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[39] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [90*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[40] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[40] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [98*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[44] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[44] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [99*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[45] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[45] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [100*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read1_d[46] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[46] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,  
                                                                                    
          <pin MASK_N of <device CLMS_TILE @ [4*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *maskn_u[0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [5*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[1] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *maskn_u[1] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [7*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[2] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *maskn_u[2] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [8*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[3] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *maskn_u[3] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [10*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[4] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[4] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [12*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[5] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[5] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [14*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[6] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[6] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [15*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[7] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[7] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [16*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[8] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[8] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [17*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[9] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[9] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [20*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[10] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[10] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [22*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[11] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[11] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [27*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[12] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[12] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [29*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[13] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[13] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [31*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[14] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[14] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [33*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[15] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[15] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [36*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[16] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[16] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [37*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[17] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[17] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [39*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[18] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[18] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [42*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[19] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[19] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [44*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[20] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[20] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [47*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[21] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[21] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [49*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[22] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[22] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [51*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[23] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[23] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [52*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[24] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[24] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [54*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[25] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[25] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [56*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[26] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[26] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [58*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[27] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[27] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [60*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[28] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[28] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [62*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[29] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[29] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [64*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[30] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[30] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [65*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[31] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[31] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [68*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[32] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[32] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [70*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[33] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[33] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [71*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[34] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[34] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [76*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[35] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[35] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [78*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[36] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[36] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [80*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[37] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[37] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [84*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[38] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[38] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [86*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[39] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[39] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [90*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[40] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[40] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [98*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[44] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[44] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [99*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[45] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[45] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [100*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *maskn_d[46] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[46] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>

        );
        
        
     if(ty>=mid_tile)
     {
        connect
          (
          <pin ADDR of <device CLMS_TILE @ [92*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[3127:3092] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[3127:3092] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin READ[0] of <device CLMS_TILE @ [92*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read0_d[41] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read0_u[41] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin READ[1] of <device CLMS_TILE @ [92*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read1_d[41] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read1_u[41] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin MASK_N of <device CLMS_TILE @ [92*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *maskn_d[41] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *maskn_u[41] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
                                                                                       
                                                                                       
          <pin ADDR of <device CLMS_TILE @ [93*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[3163:3128] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[3163:3128] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin READ[0] of <device CLMS_TILE @ [93*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read0_d[42] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read0_u[42] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin READ[1] of <device CLMS_TILE @ [93*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read1_d[42] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read1_u[42] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin MASK_N of <device CLMS_TILE @ [93*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *maskn_d[42] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *maskn_u[42] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
                                                                                       
          <pin ADDR of <device CLMS_TILE @ [96*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[3263:3228] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[3263:3228] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
                                                                                     

          <pin READ[0] of <device CLMS_TILE @ [96*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read0_d[43] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read0_u[43] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin READ[1] of <device CLMS_TILE @ [96*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read1_d[43] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read1_u[43] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin MASK_N of <device CLMS_TILE @ [96*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *maskn_d[43] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *maskn_u[43] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>                                                                                    


          );
      }

    }        
    else
    {
      connect
        (  
        
          <pin ADDR of <device CLMS_TILE @ [4*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[107:72] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[107:72] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [5*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[143:108] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[143:108] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [7*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[207:172] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[207:172] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [8*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[243:208] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[243:208] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [10*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[315:280] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[315:280] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [12*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[379:344] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[379:344] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [14*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[451:416] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[451:416] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [15*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[487:452] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[487:452] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [16*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[523:488] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[523:488] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [17*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[559:524] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[559:524] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [20*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[667:632] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[667:632] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [22*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[739:704] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[739:704] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [27*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[875:840] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[875:840] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [29*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[947:912] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[947:912] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [31*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1011:976] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1011:976] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [33*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1083:1048] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1083:1048] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [36*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1183:1148] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1183:1148] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [37*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1219:1184] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1219:1184] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [39*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1291:1256] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1291:1256] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [42*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1391:1356] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1391:1356] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [44*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1463:1428] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1463:1428] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [47*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1563:1528] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1563:1528] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [49*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1635:1600] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1635:1600] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [51*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1707:1672] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1707:1672] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [52*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1743:1708] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1743:1708] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [54*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1815:1780] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1815:1780] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [56*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1879:1844] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1879:1844] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [58*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1951:1916] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1951:1916] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [60*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2023:1988] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2023:1988] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [62*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2087:2052] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2087:2052] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [64*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2159:2124] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2159:2124] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [65*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2195:2160] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2195:2160] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [68*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2295:2260] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2295:2260] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [70*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2367:2332] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2367:2332] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [71*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2403:2368] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2403:2368] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [76*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2567:2532] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2567:2532] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [78*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2639:2604] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2639:2604] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [80*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2711:2676] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2711:2676] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [84*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2847:2812] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2847:2812] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [86*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2919:2884] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2919:2884] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [90*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[3055:3020] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[3055:3020] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [92*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[3127:3092] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[3127:3092] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [93*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[3163:3128] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[3163:3128] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [96*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[3263:3228] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[3263:3228] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [98*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[3335:3300] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[3335:3300] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [99*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[3371:3336] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[3371:3336] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [100*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[3407:3372] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[3407:3372] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
                                                                                    
                                                                                    
          <pin READ[0] of <device CLMS_TILE @ [4*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read0_u[0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [5*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[1] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read0_u[1] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [7*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[2] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read0_u[2] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [8*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[3] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read0_u[3] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [10*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[4] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[4] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [12*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[5] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[5] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [14*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[6] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[6] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [15*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[7] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[7] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [16*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[8] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[8] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [17*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[9] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[9] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [20*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[10] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[10] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [22*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[11] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[11] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [27*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[12] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[12] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [29*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[13] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[13] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [31*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[14] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[14] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [33*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[15] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[15] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [36*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[16] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[16] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [37*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[17] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[17] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [39*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[18] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[18] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [42*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[19] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[19] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [44*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[20] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[20] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [47*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[21] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[21] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [49*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[22] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[22] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [51*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[23] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[23] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [52*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[24] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[24] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [54*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[25] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[25] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [56*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[26] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[26] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [58*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[27] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[27] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [60*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[28] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[28] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [62*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[29] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[29] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [64*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[30] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[30] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [65*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[31] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[31] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [68*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[32] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[32] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [70*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[33] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[33] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [71*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[34] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[34] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [76*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[35] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[35] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [78*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[36] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[36] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [80*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[37] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[37] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [84*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[38] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[38] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [86*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[39] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[39] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [90*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[40] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[40] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [92*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[41] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[41] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [93*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[42] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[42] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [96*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[43] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[43] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [98*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[44] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[44] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [99*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[45] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[45] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [100*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read0_d[46] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[46] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
                                                                                       

          <pin READ[1] of <device CLMS_TILE @ [4*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read1_u[0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [5*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[1] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read1_u[1] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [7*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[2] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read1_u[2] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [8*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[3] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read1_u[3] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [10*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[4] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[4] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [12*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[5] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[5] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [14*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[6] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[6] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [15*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[7] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[7] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [16*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[8] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[8] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [17*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[9] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[9] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [20*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[10] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[10] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [22*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[11] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[11] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [27*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[12] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[12] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [29*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[13] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[13] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [31*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[14] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[14] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [33*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[15] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[15] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [36*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[16] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[16] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [37*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[17] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[17] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [39*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[18] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[18] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [42*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[19] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[19] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [44*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[20] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[20] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [47*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[21] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[21] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [49*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[22] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[22] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [51*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[23] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[23] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [52*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[24] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[24] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [54*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[25] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[25] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [56*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[26] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[26] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [58*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[27] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[27] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [60*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[28] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[28] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [62*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[29] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[29] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [64*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[30] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[30] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [65*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[31] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[31] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [68*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[32] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[32] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [70*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[33] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[33] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [71*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[34] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[34] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [76*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[35] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[35] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [78*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[36] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[36] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [80*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[37] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[37] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [84*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[38] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[38] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [86*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[39] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[39] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [90*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[40] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[40] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [92*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[41] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[41] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [93*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[42] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[42] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [96*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[43] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[43] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [98*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[44] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[44] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [99*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[45] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[45] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [100*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read1_d[46] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[46] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,  
                                                                                    
          <pin MASK_N of <device CLMS_TILE @ [4*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *maskn_u[0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [5*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[1] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *maskn_u[1] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [7*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[2] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *maskn_u[2] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [8*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[3] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *maskn_u[3] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [10*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[4] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[4] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [12*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[5] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[5] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [14*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[6] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[6] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [15*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[7] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[7] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [16*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[8] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[8] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [17*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[9] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[9] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [20*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[10] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[10] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [22*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[11] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[11] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [27*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[12] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[12] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [29*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[13] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[13] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [31*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[14] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[14] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [33*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[15] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[15] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [36*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[16] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[16] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [37*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[17] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[17] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [39*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[18] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[18] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [42*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[19] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[19] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [44*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[20] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[20] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [47*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[21] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[21] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [49*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[22] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[22] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [51*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[23] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[23] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [52*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[24] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[24] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [54*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[25] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[25] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [56*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[26] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[26] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [58*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[27] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[27] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [60*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[28] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[28] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [62*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[29] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[29] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [64*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[30] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[30] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [65*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[31] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[31] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [68*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[32] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[32] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [70*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[33] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[33] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [71*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[34] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[34] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [76*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[35] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[35] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [78*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[36] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[36] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [80*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[37] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[37] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [84*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[38] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[38] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [86*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[39] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[39] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [90*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[40] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[40] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [92*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[41] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[41] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [93*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[42] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[42] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [96*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[43] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[43] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [98*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[44] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[44] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [99*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[45] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[45] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [100*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *maskn_d[46] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[46] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>

        );
    }

}//end of connect_clms_wl_input
/********************************************************************************
********************************************************************************/
function connect_clma_wl_input
(
    unsigned int rx,
    unsigned int ty,
    unsigned int tx_wl,
    unsigned int ty_wl
)
{
    int sx_wl = tx_wl * NUM_GRID_X;
    int sy_wl = ty_wl * NUM_GRID_Y;

    int sy;
    sy = (rx*NUM_TILES_REGION + ty) * NUM_GRID_Y;
    int mid_tile = MID_TILE_REGION;

    string addr_u = (rx==0) ? "ADDR_UP_R6" : (rx==1) ? "ADDR_UP_R5" : (rx==2) ? "ADDR_UP_R4" : (rx==3) ? "ADDR_UP_R3" : (rx==4) ? "ADDR_UP_R2" : (rx==5) ? "ADDR_UP_R1" : "ADDR_UP_R0";
    string addr_d = (rx==0) ? "ADDR_DN_R6" : (rx==1) ? "ADDR_DN_R5" : (rx==2) ? "ADDR_DN_R4" : (rx==3) ? "ADDR_DN_R3" : (rx==4) ? "ADDR_DN_R2" : (rx==5) ? "ADDR_DN_R1" : "ADDR_DN_R0";
    
    if((rx==2)||(rx==3))
    {
      connect
        (   
          <pin ADDR of <device CLMA_TILE @ [3*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[71:36] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[71:36] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [9*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[279:244] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[279:244] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [13*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[415:380] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[415:380] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [26*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[479:444] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[479:444] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [28*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[551:516] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[551:516] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [32*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[687:652] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[687:652] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [34*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[759:724] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[759:724] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [38*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[895:860] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[895:860] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [41*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[995:960] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[995:960] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [43*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1067:1032] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1067:1032] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [46*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1167:1132] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1167:1132] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [48*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1239:1204] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1239:1204] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [50*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1311:1276] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1311:1276] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [53*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1419:1384] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1419:1384] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [57*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1555:1520] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1555:1520] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [59*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1627:1592] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1627:1592] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [63*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1763:1728] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1763:1728] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [67*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1899:1864] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1899:1864] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [69*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1971:1936] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1971:1936] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [73*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2107:2072] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2107:2072] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [74*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2143:2108] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2143:2108] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [77*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2243:2208] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2243:2208] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [79*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2315:2280] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2315:2280] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [81*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2387:2352] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2387:2352] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [83*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2451:2416] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2451:2416] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [85*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2523:2488] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2523:2488] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [87*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2595:2560] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2595:2560] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [88*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2631:2596] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2631:2596] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [91*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2731:2696] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2731:2696] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//          <pin ADDR of <device CLMA_TILE @ [94*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2839:2804] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
//                                                                                    : <wire *addr_u[2839:2804] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//          <pin ADDR of <device CLMA_TILE @ [97*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2939:2904] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
//                                                                                    : <wire *addr_u[2939:2904] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [101*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[3083:3048] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *addr_u[3083:3048] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>

      );
     if(!((rx==3)&&(ty>=mid_tile)))
       {
        connect(
          <pin ADDR of <device CLMA_TILE @ [94*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2839:2804] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2839:2804] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [97*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2939:2904] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2939:2904] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
         );
        }

     }
        
    else if(rx==4)
    {
      connect
        (  
        
          <pin ADDR of <device CLMA_TILE @ [3*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[71:36] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[71:36] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [9*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[279:244] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[279:244] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [13*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[415:380] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[415:380] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [18*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[595:560] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[595:560] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [19*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[631:596] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[631:596] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [21*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[703:668] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[703:668] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [23*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[775:740] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[775:740] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [26*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[839:804] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[839:804] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [28*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[911:876] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[911:876] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [32*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1047:1012] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1047:1012] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [34*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1119:1084] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1119:1084] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [38*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1255:1220] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1255:1220] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [41*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1355:1320] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1355:1320] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [43*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1427:1392] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1427:1392] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [46*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1527:1492] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1527:1492] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [48*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1599:1564] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1599:1564] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [50*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1671:1636] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1671:1636] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [53*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1779:1744] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1779:1744] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [57*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1915:1880] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1915:1880] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [59*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1987:1952] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1987:1952] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [63*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2123:2088] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2123:2088] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [67*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2259:2224] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2259:2224] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [69*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2331:2296] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2331:2296] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [73*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2467:2432] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2467:2432] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [74*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2503:2468] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2503:2468] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [77*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2603:2568] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2603:2568] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [79*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2675:2640] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2675:2640] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [81*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2747:2712] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2747:2712] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [83*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2811:2776] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2811:2776] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [85*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2883:2848] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2883:2848] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [87*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2955:2920] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2955:2920] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [88*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2991:2956] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2991:2956] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [91*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[3091:3056] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[3091:3056] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,


          <pin ADDR of <device CLMA_TILE @ [101*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[3443:3408] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *addr_u[3443:3408] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>

        );
        
        
     if(ty>=mid_tile)
     {
        connect
          (
          <pin ADDR of <device CLMA_TILE @ [94*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[3199:3164] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[3199:3164] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [97*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[3299:3264] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[3299:3264] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
          );
      }

    }
    else
    {
      connect
        (  
        
          <pin ADDR of <device CLMA_TILE @ [3*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[71:36] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[71:36] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [9*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[279:244] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[279:244] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [13*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[415:380] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[415:380] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [18*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[595:560] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[595:560] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [19*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[631:596] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[631:596] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [21*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[703:668] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[703:668] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [23*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[775:740] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[775:740] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [26*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[839:804] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[839:804] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [28*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[911:876] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[911:876] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [32*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1047:1012] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1047:1012] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [34*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1119:1084] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1119:1084] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [38*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1255:1220] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1255:1220] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [41*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1355:1320] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1355:1320] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [43*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1427:1392] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1427:1392] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [46*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1527:1492] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1527:1492] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [48*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1599:1564] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1599:1564] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [50*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1671:1636] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1671:1636] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [53*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1779:1744] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1779:1744] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [57*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1915:1880] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1915:1880] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [59*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1987:1952] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1987:1952] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [63*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2123:2088] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2123:2088] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [67*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2259:2224] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2259:2224] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [69*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2331:2296] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2331:2296] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [73*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2467:2432] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2467:2432] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [74*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2503:2468] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2503:2468] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [77*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2603:2568] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2603:2568] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [79*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2675:2640] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2675:2640] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [81*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2747:2712] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2747:2712] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [83*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2811:2776] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2811:2776] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [85*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2883:2848] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2883:2848] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [87*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2955:2920] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2955:2920] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [88*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2991:2956] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2991:2956] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [91*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[3091:3056] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[3091:3056] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [94*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[3199:3164] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[3199:3164] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [97*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[3299:3264] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[3299:3264] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMA_TILE @ [101*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[3443:3408] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *addr_u[3443:3408] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    
        ); 

    }
    

}//end of connect_clma_wl_input
/********************************************************************************
********************************************************************************/
function connect_apm_wl_input
(
    unsigned int rx,
    unsigned int ty,
    unsigned int tx_wl,
    unsigned int ty_wl
)
{
    int sx_wl = tx_wl * NUM_GRID_X;
    int sy_wl = ty_wl * NUM_GRID_Y;

    int sy;
    sy = (rx*NUM_TILES_REGION + ty) * NUM_GRID_Y;
    int mid_tile = MID_TILE_REGION;
    string addr_u = (rx==0) ? "ADDR_UP_R6" : (rx==1) ? "ADDR_UP_R5" : (rx==2) ? "ADDR_UP_R4" : (rx==3) ? "ADDR_UP_R3" : (rx==4) ? "ADDR_UP_R2" : (rx==5) ? "ADDR_UP_R1" : "ADDR_UP_R0";
    string addr_d = (rx==0) ? "ADDR_DN_R6" : (rx==1) ? "ADDR_DN_R5" : (rx==2) ? "ADDR_DN_R4" : (rx==3) ? "ADDR_DN_R3" : (rx==4) ? "ADDR_DN_R2" : (rx==5) ? "ADDR_DN_R1" : "ADDR_DN_R0";


    if((rx==0)||(rx==1)||(rx==4)||(rx==5)||(rx==6))     //Configuration of region 0/1/4/5/6 start                                                                                                                                   
    {
      connect
        (   

          <pin ADDR of <device APM_TILE @ [11*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[343:342] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *addr_u[343:342] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device APM_TILE @ [30*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[975:974] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *addr_u[975:974] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device APM_TILE @ [40*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1319:1318] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *addr_u[1319:1318] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
                                                                                    
          <pin ADDR of <device APM_TILE @ [66*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2223:2222] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *addr_u[2223:2222] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device APM_TILE @ [72*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2431:2430] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *addr_u[2431:2430] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device APM_TILE @ [82*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2775:2774] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *addr_u[2775:2774] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
        ); 
    }                                                   //Configuration of region 0/1/4/5/6 end
    else                                                //Configuration of region 2/3 start      
    {
      connect
        (   
          <pin ADDR of <device APM_TILE @ [11*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[343:342] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *addr_u[343:342] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device APM_TILE @ [30*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[615:614] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *addr_u[615:614] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device APM_TILE @ [40*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[959:958] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *addr_u[959:958] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
                                                                                    
          <pin ADDR of <device APM_TILE @ [66*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1863:1862] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *addr_u[1863:1862] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device APM_TILE @ [72*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2071:2070] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *addr_u[2071:2070] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device APM_TILE @ [82*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2415:2414] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *addr_u[2415:2414] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>

        );                                             //Configuration of region 2/3 end 
    }

}//end of connect_apm_wl_input
/********************************************************************************
********************************************************************************/
function connect_drm_wl_input
(
    unsigned int rx,
    unsigned int ty,
    unsigned int tx_wl,
    unsigned int ty_wl
)
{
    int sx_wl = tx_wl * NUM_GRID_X;
    int sy_wl = ty_wl * NUM_GRID_Y;

    int sy;
    sy = (rx*NUM_TILES_REGION + ty) * NUM_GRID_Y;
    int mid_tile = MID_TILE_REGION;
    string addr_u = (rx==0) ? "ADDR_UP_R6" : (rx==1) ? "ADDR_UP_R5" : (rx==2) ? "ADDR_UP_R4" : (rx==3) ? "ADDR_UP_R3" : (rx==4) ? "ADDR_UP_R2" : (rx==5) ? "ADDR_UP_R1" : "ADDR_UP_R0";
    string addr_d = (rx==0) ? "ADDR_DN_R6" : (rx==1) ? "ADDR_DN_R5" : (rx==2) ? "ADDR_DN_R4" : (rx==3) ? "ADDR_DN_R3" : (rx==4) ? "ADDR_DN_R2" : (rx==5) ? "ADDR_DN_R1" : "ADDR_DN_R0";
    string madf0_u = (rx==0) ? "FRAME_ADDR_OU0_R6" : (rx==1) ? "FRAME_ADDR_OU0_R5" : (rx==2) ? "FRAME_ADDR_OU0_R4" : (rx==3) ? "FRAME_ADDR_OU0_R3" : (rx==4) ? "FRAME_ADDR_OU0_R2" : (rx==5) ? "FRAME_ADDR_OU0_R1" : "FRAME_ADDR_OU0_R0";
    string madf0_d = (rx==0) ? "FRAME_ADDR_OD0_R6" : (rx==1) ? "FRAME_ADDR_OD0_R5" : (rx==2) ? "FRAME_ADDR_OD0_R4" : (rx==3) ? "FRAME_ADDR_OD0_R3" : (rx==4) ? "FRAME_ADDR_OD0_R2" : (rx==5) ? "FRAME_ADDR_OD0_R1" : "FRAME_ADDR_OD0_R0";
    string madf1_u = (rx==0) ? "FRAME_ADDR_OU1_R6" : (rx==1) ? "FRAME_ADDR_OU1_R5" : (rx==2) ? "FRAME_ADDR_OU1_R4" : (rx==3) ? "FRAME_ADDR_OU1_R3" : (rx==4) ? "FRAME_ADDR_OU1_R2" : (rx==5) ? "FRAME_ADDR_OU1_R1" : "FRAME_ADDR_OU1_R0";
    string madf1_d = (rx==0) ? "FRAME_ADDR_OD1_R6" : (rx==1) ? "FRAME_ADDR_OD1_R5" : (rx==2) ? "FRAME_ADDR_OD1_R4" : (rx==3) ? "FRAME_ADDR_OD1_R3" : (rx==4) ? "FRAME_ADDR_OD1_R2" : (rx==5) ? "FRAME_ADDR_OD1_R1" : "FRAME_ADDR_OD1_R0";
    string madf2_u = (rx==0) ? "FRAME_ADDR_OU2_R6" : (rx==1) ? "FRAME_ADDR_OU2_R5" : (rx==2) ? "FRAME_ADDR_OU2_R4" : (rx==3) ? "FRAME_ADDR_OU2_R3" : (rx==4) ? "FRAME_ADDR_OU2_R2" : (rx==5) ? "FRAME_ADDR_OU2_R1" : "FRAME_ADDR_OU2_R0";
    string madf2_d = (rx==0) ? "FRAME_ADDR_OD2_R6" : (rx==1) ? "FRAME_ADDR_OD2_R5" : (rx==2) ? "FRAME_ADDR_OD2_R4" : (rx==3) ? "FRAME_ADDR_OD2_R3" : (rx==4) ? "FRAME_ADDR_OD2_R2" : (rx==5) ? "FRAME_ADDR_OD2_R1" : "FRAME_ADDR_OD2_R0";
    string madf3_u = (rx==0) ? "FRAME_ADDR_OU3_R6" : (rx==1) ? "FRAME_ADDR_OU3_R5" : (rx==2) ? "FRAME_ADDR_OU3_R4" : (rx==3) ? "FRAME_ADDR_OU3_R3" : (rx==4) ? "FRAME_ADDR_OU3_R2" : (rx==5) ? "FRAME_ADDR_OU3_R1" : "FRAME_ADDR_OU3_R0";
    string madf3_d = (rx==0) ? "FRAME_ADDR_OD3_R6" : (rx==1) ? "FRAME_ADDR_OD3_R5" : (rx==2) ? "FRAME_ADDR_OD3_R4" : (rx==3) ? "FRAME_ADDR_OD3_R3" : (rx==4) ? "FRAME_ADDR_OD3_R2" : (rx==5) ? "FRAME_ADDR_OD3_R1" : "FRAME_ADDR_OD3_R0";
    string madf4_u = (rx==0) ? "FRAME_ADDR_OU4_R6" : (rx==1) ? "FRAME_ADDR_OU4_R5" : (rx==2) ? "FRAME_ADDR_OU4_R4" : (rx==3) ? "FRAME_ADDR_OU4_R3" : (rx==4) ? "FRAME_ADDR_OU4_R2" : (rx==5) ? "FRAME_ADDR_OU4_R1" : "FRAME_ADDR_OU4_R0";
    string madf4_d = (rx==0) ? "FRAME_ADDR_OD4_R6" : (rx==1) ? "FRAME_ADDR_OD4_R5" : (rx==2) ? "FRAME_ADDR_OD4_R4" : (rx==3) ? "FRAME_ADDR_OD4_R3" : (rx==4) ? "FRAME_ADDR_OD4_R2" : (rx==5) ? "FRAME_ADDR_OD4_R1" : "FRAME_ADDR_OD4_R0";
    string madf5_u = (rx==0) ? "FRAME_ADDR_OU5_R6" : (rx==1) ? "FRAME_ADDR_OU5_R5" : (rx==2) ? "FRAME_ADDR_OU5_R4" : (rx==3) ? "FRAME_ADDR_OU5_R3" : (rx==4) ? "FRAME_ADDR_OU5_R2" : (rx==5) ? "FRAME_ADDR_OU5_R1" : "FRAME_ADDR_OU5_R0";
    string madf5_d = (rx==0) ? "FRAME_ADDR_OD5_R6" : (rx==1) ? "FRAME_ADDR_OD5_R5" : (rx==2) ? "FRAME_ADDR_OD5_R4" : (rx==3) ? "FRAME_ADDR_OD5_R3" : (rx==4) ? "FRAME_ADDR_OD5_R2" : (rx==5) ? "FRAME_ADDR_OD5_R1" : "FRAME_ADDR_OD5_R0";
    string madf6_u = (rx==0) ? "FRAME_ADDR_OU6_R6" : (rx==1) ? "FRAME_ADDR_OU6_R5" : (rx==2) ? "FRAME_ADDR_OU6_R4" : (rx==3) ? "FRAME_ADDR_OU6_R3" : (rx==4) ? "FRAME_ADDR_OU6_R2" : (rx==5) ? "FRAME_ADDR_OU6_R1" : "FRAME_ADDR_OU6_R0";
    string madf6_d = (rx==0) ? "FRAME_ADDR_OD6_R6" : (rx==1) ? "FRAME_ADDR_OD6_R5" : (rx==2) ? "FRAME_ADDR_OD6_R4" : (rx==3) ? "FRAME_ADDR_OD6_R3" : (rx==4) ? "FRAME_ADDR_OD6_R2" : (rx==5) ? "FRAME_ADDR_OD6_R1" : "FRAME_ADDR_OD6_R0";       //
    string mce_u = (rx==0) ? "MCE_OU_R6" : (rx==1) ? "MCE_OU_R5" : (rx==2) ? "MCE_OU_R4" : (rx==3) ? "MCE_OU_R3" : (rx==4) ? "MCE_OU_R2" : (rx==5) ? "MCE_OU_R1" : "MCE_OU_R0";                                                                 //DRM select signal
    string mce_d = (rx==0) ? "MCE_OD_R6" : (rx==1) ? "MCE_OD_R5" : (rx==2) ? "MCE_OD_R4" : (rx==3) ? "MCE_OD_R3" : (rx==4) ? "MCE_OD_R2" : (rx==5) ? "MCE_OD_R1" : "MCE_OD_R0";                                                                
    string mwr_u = (rx==0) ? "MWR_OU_R6" : (rx==1) ? "MWR_OU_R5" : (rx==2) ? "MWR_OU_R4" : (rx==3) ? "MWR_OU_R3" : (rx==4) ? "MWR_OU_R2" : (rx==5) ? "MWR_OU_R1" : "MWR_OU_R0";                                                                 //DRM write and read enable
    string mwr_d = (rx==0) ? "MWR_OD_R6" : (rx==1) ? "MWR_OD_R5" : (rx==2) ? "MWR_OD_R4" : (rx==3) ? "MWR_OD_R3" : (rx==4) ? "MWR_OD_R2" : (rx==5) ? "MWR_OD_R1" : "MWR_OD_R0";                                                                
    string mclkb_u = (rx==0) ? "MCLKB_OU_R6" : (rx==1) ? "MCLKB_OU_R5" : (rx==2) ? "MCLKB_OU_R4" : (rx==3) ? "MCLKB_OU_R3" : (rx==4) ? "MCLKB_OU_R2" : (rx==5) ? "MCLKB_OU_R1" : "MCLKB_OU_R0";                                                 //CLK of DRM
    string mclkb_d = (rx==0) ? "MCLKB_OD_R6" : (rx==1) ? "MCLKB_OD_R5" : (rx==2) ? "MCLKB_OD_R4" : (rx==3) ? "MCLKB_OD_R3" : (rx==4) ? "MCLKB_OD_R2" : (rx==5) ? "MCLKB_OD_R1" : "MCLKB_OD_R0";                                                


    if((rx==0)||(rx==1))                                                                                                                               
    {
      connect
        (   
          <pin ADDR of <device DRM_TILE @ [6*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[171:170] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[171:170] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device DRM_TILE @ [35*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[1147:1146] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1147:1146] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device DRM_TILE @ [45*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[1491:1490] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1491:1490] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device DRM_TILE @ [61*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[2051:2050] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2051:2050] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device DRM_TILE @ [75*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[2531:2530] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2531:2530] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device DRM_TILE @ [89*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[3019:3018] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[3019:3018] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device DRM_TILE @ [95*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[3227:3226] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[3227:3226] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

                                                                                //FRAME address                                                             


          <pin MADF of <device DRM_TILE @ [6*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *madf0_d[6:0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *madf0_u[6:0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MADF of <device DRM_TILE @ [35*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *madf1_d[6:0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *madf1_u[6:0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MADF of <device DRM_TILE @ [45*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *madf2_d[6:0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *madf2_u[6:0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MADF of <device DRM_TILE @ [61*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *madf3_d[6:0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *madf3_u[6:0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MADF of <device DRM_TILE @ [75*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *madf4_d[6:0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *madf4_u[6:0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MADF of <device DRM_TILE @ [89*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *madf5_d[6:0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *madf5_u[6:0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MADF of <device DRM_TILE @ [95*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *madf6_d[6:0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *madf6_u[6:0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,


                                                                                    //

          <pin MWL of <device DRM_TILE @ [6*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[3480] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[3480] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MWL of <device DRM_TILE @ [35*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[3481] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[3481] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MWL of <device DRM_TILE @ [45*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[3482] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[3482] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MWL of <device DRM_TILE @ [61*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[3483] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[3483] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MWL of <device DRM_TILE @ [75*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[3484] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[3484] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MWL of <device DRM_TILE @ [89*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[3485] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[3485] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MWL of <device DRM_TILE @ [95*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[3486] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[3486] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,


          <pin MCE of <device DRM_TILE @ [6*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *mce_d[0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *mce_u[0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MCE of <device DRM_TILE @ [35*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mce_d[1] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *mce_u[1] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MCE of <device DRM_TILE @ [45*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mce_d[2] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *mce_u[2] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MCE of <device DRM_TILE @ [61*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mce_d[3] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *mce_u[3] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MCE of <device DRM_TILE @ [75*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mce_d[4] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *mce_u[4] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MCE of <device DRM_TILE @ [89*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mce_d[5] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *mce_u[5] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MCE of <device DRM_TILE @ [95*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mce_d[6] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *mce_u[6] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,


          <pin MWR of <device DRM_TILE @ [6*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *mwr_d[0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *mwr_u[0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MWR of <device DRM_TILE @ [35*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mwr_d[1] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *mwr_u[1] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MWR of <device DRM_TILE @ [45*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mwr_d[2] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *mwr_u[2] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MWR of <device DRM_TILE @ [61*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mwr_d[3] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *mwr_u[3] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MWR of <device DRM_TILE @ [75*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mwr_d[4] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *mwr_u[4] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MWR of <device DRM_TILE @ [89*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mwr_d[5] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *mwr_u[5] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MWR of <device DRM_TILE @ [95*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mwr_d[6] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *mwr_u[6] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,


          <pin MCLKB of <device DRM_TILE @ [6*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *mclkb_d[0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *mclkb_u[0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MCLKB of <device DRM_TILE @ [35*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mclkb_d[1] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *mclkb_u[1] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MCLKB of <device DRM_TILE @ [45*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mclkb_d[2] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *mclkb_u[2] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MCLKB of <device DRM_TILE @ [61*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mclkb_d[3] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *mclkb_u[3] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MCLKB of <device DRM_TILE @ [75*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mclkb_d[4] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *mclkb_u[4] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MCLKB of <device DRM_TILE @ [89*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mclkb_d[5] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *mclkb_u[5] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MCLKB of <device DRM_TILE @ [95*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mclkb_d[6] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *mclkb_u[6] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>

        ); 
   
        }                                                                  


    if((rx==4)||(rx==5)||(rx==6))                                                                                                                               
    {
      connect
        (   
          <pin ADDR of <device DRM_TILE @ [6*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[171:170] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[171:170] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device DRM_TILE @ [35*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[1147:1146] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1147:1146] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device DRM_TILE @ [45*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[1491:1490] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1491:1490] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device DRM_TILE @ [61*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[2051:2050] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2051:2050] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device DRM_TILE @ [75*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[2531:2530] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2531:2530] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device DRM_TILE @ [89*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[3019:3018] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[3019:3018] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,                                                                                //FRAME address                                                             

          <pin MADF of <device DRM_TILE @ [6*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *madf0_d[6:0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *madf0_u[6:0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MADF of <device DRM_TILE @ [35*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *madf1_d[6:0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *madf1_u[6:0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MADF of <device DRM_TILE @ [45*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *madf2_d[6:0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *madf2_u[6:0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MADF of <device DRM_TILE @ [61*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *madf3_d[6:0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *madf3_u[6:0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MADF of <device DRM_TILE @ [75*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *madf4_d[6:0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *madf4_u[6:0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MADF of <device DRM_TILE @ [89*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *madf5_d[6:0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *madf5_u[6:0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,                                                                                    //

          <pin MWL of <device DRM_TILE @ [6*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[3476] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[3476] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MWL of <device DRM_TILE @ [35*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[3477] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[3477] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MWL of <device DRM_TILE @ [45*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[3478] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[3478] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MWL of <device DRM_TILE @ [61*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[3479] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[3479] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MWL of <device DRM_TILE @ [75*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[3480] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[3480] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MWL of <device DRM_TILE @ [89*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[3481] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[3481] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin MCE of <device DRM_TILE @ [6*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *mce_d[0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *mce_u[0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MCE of <device DRM_TILE @ [35*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mce_d[1] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *mce_u[1] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MCE of <device DRM_TILE @ [45*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mce_d[2] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *mce_u[2] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MCE of <device DRM_TILE @ [61*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mce_d[3] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *mce_u[3] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MCE of <device DRM_TILE @ [75*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mce_d[4] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *mce_u[4] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MCE of <device DRM_TILE @ [89*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mce_d[5] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *mce_u[5] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin MWR of <device DRM_TILE @ [6*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *mwr_d[0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *mwr_u[0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MWR of <device DRM_TILE @ [35*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mwr_d[1] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *mwr_u[1] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MWR of <device DRM_TILE @ [45*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mwr_d[2] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *mwr_u[2] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MWR of <device DRM_TILE @ [61*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mwr_d[3] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *mwr_u[3] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MWR of <device DRM_TILE @ [75*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mwr_d[4] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *mwr_u[4] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MWR of <device DRM_TILE @ [89*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mwr_d[5] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *mwr_u[5] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin MCLKB of <device DRM_TILE @ [6*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *mclkb_d[0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *mclkb_u[0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MCLKB of <device DRM_TILE @ [35*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mclkb_d[1] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *mclkb_u[1] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MCLKB of <device DRM_TILE @ [45*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mclkb_d[2] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *mclkb_u[2] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MCLKB of <device DRM_TILE @ [61*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mclkb_d[3] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *mclkb_u[3] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MCLKB of <device DRM_TILE @ [75*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mclkb_d[4] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *mclkb_u[4] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MCLKB of <device DRM_TILE @ [89*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mclkb_d[5] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *mclkb_u[5] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>

        ); 
   
      if(!((rx==4)&&(ty<=mid_tile)))
      {
        connect
          (   
            <pin ADDR of <device DRM_TILE @ [95*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[3227:3226] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *addr_u[3227:3226] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

            <pin MADF of <device DRM_TILE @ [95*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *madf6_d[6:0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *madf6_u[6:0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

            <pin MWL of <device DRM_TILE @ [95*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[3482] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *addr_u[3482] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

            <pin MCE of <device DRM_TILE @ [95*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mce_d[6] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *mce_u[6] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

            <pin MWR of <device DRM_TILE @ [95*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mwr_d[6] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *mwr_u[6] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

            <pin MCLKB of <device DRM_TILE @ [95*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mclkb_d[6] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *mclkb_u[6] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
          );
      }
    }                                                                                                                                                                                                                                                                                                                                                                                 
    else if (rx==2)                                                                                                                                                                   
    {
      connect
        (   
          <pin ADDR of <device DRM_TILE @ [6*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[171:170] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[171:170] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device DRM_TILE @ [35*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[787:786] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[787:786] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device DRM_TILE @ [45*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[1131:1130] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1131:1130] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device DRM_TILE @ [61*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[1691:1690] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1691:1690] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device DRM_TILE @ [75*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[2171:2170] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2171:2170] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device DRM_TILE @ [89*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[2659:2658] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2659:2658] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device DRM_TILE @ [95*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[2867:2866] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2867:2866] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin MADF of <device DRM_TILE @ [6*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *madf0_d[6:0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *madf0_u[6:0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MADF of <device DRM_TILE @ [35*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *madf1_d[6:0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *madf1_u[6:0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MADF of <device DRM_TILE @ [45*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *madf2_d[6:0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *madf2_u[6:0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MADF of <device DRM_TILE @ [61*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *madf3_d[6:0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *madf3_u[6:0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MADF of <device DRM_TILE @ [75*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *madf4_d[6:0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *madf4_u[6:0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MADF of <device DRM_TILE @ [89*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *madf5_d[6:0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *madf5_u[6:0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>, 
          <pin MADF of <device DRM_TILE @ [95*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *madf6_d[6:0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *madf6_u[6:0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,  

          <pin MWL of <device DRM_TILE @ [6*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[3120] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[3120] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MWL of <device DRM_TILE @ [35*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[3121] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[3121] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MWL of <device DRM_TILE @ [45*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[3122] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[3122] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MWL of <device DRM_TILE @ [61*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[3123] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[3123] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MWL of <device DRM_TILE @ [75*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[3124] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[3124] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MWL of <device DRM_TILE @ [89*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[3125] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[3125] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MWL of <device DRM_TILE @ [95*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[3126] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[3126] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin MCE of <device DRM_TILE @ [6*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *mce_d[0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *mce_u[0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MCE of <device DRM_TILE @ [35*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mce_d[1] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *mce_u[1] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MCE of <device DRM_TILE @ [45*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mce_d[2] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *mce_u[2] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MCE of <device DRM_TILE @ [61*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mce_d[3] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *mce_u[3] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MCE of <device DRM_TILE @ [75*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mce_d[4] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *mce_u[4] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MCE of <device DRM_TILE @ [89*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mce_d[5] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *mce_u[5] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MCE of <device DRM_TILE @ [95*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mce_d[6] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *mce_u[6] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,


          <pin MWR of <device DRM_TILE @ [6*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *mwr_d[0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *mwr_u[0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MWR of <device DRM_TILE @ [35*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mwr_d[1] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *mwr_u[1] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MWR of <device DRM_TILE @ [45*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mwr_d[2] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *mwr_u[2] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MWR of <device DRM_TILE @ [61*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mwr_d[3] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *mwr_u[3] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MWR of <device DRM_TILE @ [75*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mwr_d[4] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *mwr_u[4] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MWR of <device DRM_TILE @ [89*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mwr_d[5] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *mwr_u[5] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MWR of <device DRM_TILE @ [95*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mwr_d[6] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *mwr_u[6] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,


          <pin MCLKB of <device DRM_TILE @ [6*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *mclkb_d[0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *mclkb_u[0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MCLKB of <device DRM_TILE @ [35*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mclkb_d[1] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *mclkb_u[1] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MCLKB of <device DRM_TILE @ [45*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mclkb_d[2] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *mclkb_u[2] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MCLKB of <device DRM_TILE @ [61*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mclkb_d[3] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *mclkb_u[3] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MCLKB of <device DRM_TILE @ [75*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mclkb_d[4] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *mclkb_u[4] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MCLKB of <device DRM_TILE @ [89*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mclkb_d[5] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *mclkb_u[5] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MCLKB of <device DRM_TILE @ [95*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mclkb_d[6] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *mclkb_u[6] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
        ); 

    }    

    else  if (rx==3)                                                                                                                                                                 
    {
      connect
        (   
          <pin ADDR of <device DRM_TILE @ [6*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[171:170] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[171:170] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device DRM_TILE @ [35*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[787:786] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[787:786] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device DRM_TILE @ [45*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[1131:1130] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1131:1130] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device DRM_TILE @ [61*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[1691:1690] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1691:1690] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device DRM_TILE @ [75*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[2171:2170] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2171:2170] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device DRM_TILE @ [89*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[2659:2658] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2659:2658] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//          <pin ADDR of <device DRM_TILE @ [95*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[2867:2866] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
//                                                                                    : <wire *addr_u[2867:2866] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin MADF of <device DRM_TILE @ [6*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *madf0_d[6:0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *madf0_u[6:0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MADF of <device DRM_TILE @ [35*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *madf1_d[6:0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *madf1_u[6:0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MADF of <device DRM_TILE @ [45*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *madf2_d[6:0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *madf2_u[6:0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MADF of <device DRM_TILE @ [61*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *madf3_d[6:0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *madf3_u[6:0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MADF of <device DRM_TILE @ [75*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *madf4_d[6:0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *madf4_u[6:0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MADF of <device DRM_TILE @ [89*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *madf5_d[6:0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *madf5_u[6:0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>, 
//          <pin MADF of <device DRM_TILE @ [95*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *madf6_d[6:0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
//                                                                                     : <wire *madf6_u[6:0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,  

          <pin MWL of <device DRM_TILE @ [6*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[3116] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[3116] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MWL of <device DRM_TILE @ [35*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[3117] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[3117] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MWL of <device DRM_TILE @ [45*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[3118] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[3118] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MWL of <device DRM_TILE @ [61*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[3119] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[3119] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MWL of <device DRM_TILE @ [75*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[3120] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[3120] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MWL of <device DRM_TILE @ [89*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[3121] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[3121] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//          <pin MWL of <device DRM_TILE @ [95*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[3118] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
//                                                                                   : <wire *addr_u[3118] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin MCE of <device DRM_TILE @ [6*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *mce_d[0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *mce_u[0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MCE of <device DRM_TILE @ [35*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mce_d[1] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *mce_u[1] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MCE of <device DRM_TILE @ [45*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mce_d[2] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *mce_u[2] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MCE of <device DRM_TILE @ [61*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mce_d[3] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *mce_u[3] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MCE of <device DRM_TILE @ [75*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mce_d[4] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *mce_u[4] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MCE of <device DRM_TILE @ [89*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mce_d[5] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *mce_u[5] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//          <pin MCE of <device DRM_TILE @ [95*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mce_d[6] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
//                                                                                   : <wire *mce_u[6] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,


          <pin MWR of <device DRM_TILE @ [6*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *mwr_d[0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *mwr_u[0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MWR of <device DRM_TILE @ [35*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mwr_d[1] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *mwr_u[1] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MWR of <device DRM_TILE @ [45*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mwr_d[2] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *mwr_u[2] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MWR of <device DRM_TILE @ [61*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mwr_d[3] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *mwr_u[3] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MWR of <device DRM_TILE @ [75*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mwr_d[4] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *mwr_u[4] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MWR of <device DRM_TILE @ [89*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mwr_d[5] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *mwr_u[5] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//          <pin MWR of <device DRM_TILE @ [95*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mwr_d[6] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
//                                                                                   : <wire *mwr_u[6] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,


          <pin MCLKB of <device DRM_TILE @ [6*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *mclkb_d[0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *mclkb_u[0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MCLKB of <device DRM_TILE @ [35*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mclkb_d[1] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *mclkb_u[1] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MCLKB of <device DRM_TILE @ [45*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mclkb_d[2] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *mclkb_u[2] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MCLKB of <device DRM_TILE @ [61*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mclkb_d[3] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *mclkb_u[3] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MCLKB of <device DRM_TILE @ [75*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mclkb_d[4] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *mclkb_u[4] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin MCLKB of <device DRM_TILE @ [89*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mclkb_d[5] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *mclkb_u[5] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
//          <pin MCLKB of <device DRM_TILE @ [95*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mclkb_d[6] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
//                                                                                     : <wire *mclkb_u[6] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
        ); 
     if(ty<=mid_tile)
       {
        connect(
          <pin ADDR of <device DRM_TILE @ [95*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[2867:2866] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[2867:2866] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin MADF of <device DRM_TILE @ [95*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *madf6_d[6:0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *madf6_u[6:0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin MWL of <device DRM_TILE @ [95*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[3122] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[3122] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin MCE of <device DRM_TILE @ [95*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mce_d[6] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *mce_u[6] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin MWR of <device DRM_TILE @ [95*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mwr_d[6] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *mwr_u[6] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin MCLKB of <device DRM_TILE @ [95*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mclkb_d[6] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *mclkb_u[6] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>

                );
        }

    }  
                                                                                                                                                                    

}//end of connect_drm_wl_input
/********************************************************************************
********************************************************************************/
function connect_iol_wl_input
(
    unsigned int rx,
    unsigned int ty,
    unsigned int tx_wl,
    unsigned int ty_wl
)
{
    int sx_wl = tx_wl * NUM_GRID_X;
    int sy_wl = ty_wl * NUM_GRID_Y;

    int sy;
    sy = (rx*NUM_TILES_REGION + ty) * NUM_GRID_Y;
    int mid_tile = MID_TILE_REGION;
    string addr_u = (rx==0) ? "ADDR_UP_R6" : (rx==1) ? "ADDR_UP_R5" : (rx==2) ? "ADDR_UP_R4" : (rx==3) ? "ADDR_UP_R3" : (rx==4) ? "ADDR_UP_R2" : (rx==5) ? "ADDR_UP_R1" : "ADDR_UP_R0";
    string addr_d = (rx==0) ? "ADDR_DN_R6" : (rx==1) ? "ADDR_DN_R5" : (rx==2) ? "ADDR_DN_R4" : (rx==3) ? "ADDR_DN_R3" : (rx==4) ? "ADDR_DN_R2" : (rx==5) ? "ADDR_DN_R1" : "ADDR_DN_R0";


    if((rx==0)||(rx==1))           //Configuration of region 0/1 start
    {
      connect
        (   
          <pin ADDR of <device IOLHR_TILE @ [2*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[35:30] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *addr_u[35:30] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device IOLHP_TILE @ [102*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[3477:3472] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *addr_u[3477:3472] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>

        );
    }                                                                                                                                                                                                     
    else       if(rx==2)                                                                                                                                                                                  
    {
      connect
        (   
          <pin ADDR of <device IOLHR_TILE @ [2*NUM_GRID_X+3,sy]>> => (ty<=mid_tile) ? <wire *addr_d[35:30] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *addr_u[35:30] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device IOLHP_TILE @ [102*NUM_GRID_X+3,sy]>> => (ty<=mid_tile) ? <wire *addr_d[3117:3112] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *addr_u[3117:3112] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>

        );
    }      
    else
    {
      connect
        (
          <pin ADDR of <device IOLHR_TILE @ [2*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[35:30] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *addr_u[35:30] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
        );
    }                                                                                                                                                                                                        

}//end of connect_iol_wl_input
/********************************************************************************
********************************************************************************/
function connect_cramsl2_wl_input
(
    unsigned int rx,
    unsigned int ty,
    unsigned int tx_wl,
    unsigned int ty_wl
)
{
    int sx_wl = tx_wl * NUM_GRID_X;
    int sy_wl = ty_wl * NUM_GRID_Y;

    int sy;
    sy = (rx*NUM_TILES_REGION + ty) * NUM_GRID_Y;
    int mid_tile = MID_TILE_REGION;
    string addr_u = (rx==0) ? "ADDR_UP_R6" : (rx==1) ? "ADDR_UP_R5" : (rx==2) ? "ADDR_UP_R4" : (rx==3) ? "ADDR_UP_R3" : (rx==4) ? "ADDR_UP_R2" : (rx==5) ? "ADDR_UP_R1" : "ADDR_UP_R0";
    string addr_d = (rx==0) ? "ADDR_DN_R6" : (rx==1) ? "ADDR_DN_R5" : (rx==2) ? "ADDR_DN_R4" : (rx==3) ? "ADDR_DN_R3" : (rx==4) ? "ADDR_DN_R2" : (rx==5) ? "ADDR_DN_R1" : "ADDR_DN_R0";

    if((rx==2)||(rx==3))   
    {
      connect
      (   
        <pin ADDR of <device CRAMSL2_TILE @ [25*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[443:442] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *addr_u[443:442] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
        );
    }
    else
    {
      connect
      (
        <pin ADDR of <device CRAMSL2_TILE @ [25*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[803:802] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *addr_u[803:802] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
      );
    }
}//end of connect_iol_wl_input
/********************************************************************************
********************************************************************************/
function connect_uscm_wl_input
(
    unsigned int rx,
    unsigned int tx_wl,
    unsigned int ty_wl
)
{
    int sx_wl = tx_wl * NUM_GRID_X;
    int sy_wl = ty_wl * NUM_GRID_Y;

    int sy;
    sy = (rx*NUM_TILES_REGION) * NUM_GRID_Y;
    int mid_tile = MID_TILE_REGION;
    string addr_u = (rx==0) ? "ADDR_UP_R6" : (rx==1) ? "ADDR_UP_R5" : (rx==2) ? "ADDR_UP_R4" : (rx==3) ? "ADDR_UP_R3" : (rx==4) ? "ADDR_UP_R2" : (rx==5) ? "ADDR_UP_R1" : "ADDR_UP_R0";
    string addr_d = (rx==0) ? "ADDR_DN_R6" : (rx==1) ? "ADDR_DN_R5" : (rx==2) ? "ADDR_DN_R4" : (rx==3) ? "ADDR_DN_R3" : (rx==4) ? "ADDR_DN_R2" : (rx==5) ? "ADDR_DN_R1" : "ADDR_DN_R0";
    string addr1_u = (rx==0) ? "ADDR_UP_R5" : (rx==1) ? "ADDR_UP_R4" : (rx==2) ? "ADDR_UP_R3" : (rx==3) ? "ADDR_UP_R2" : (rx==4) ? "ADDR_UP_R1" : (rx==5) ? "ADDR_UP_R0" : "ADDR_UP_R6";
    string addr1_d = (rx==0) ? "ADDR_DN_R5" : (rx==1) ? "ADDR_DN_R4" : (rx==2) ? "ADDR_DN_R3" : (rx==3) ? "ADDR_DN_R2" : (rx==4) ? "ADDR_DN_R1" : (rx==5) ? "ADDR_DN_R0" : "ADDR_DN_R6";



    if(rx==2)
    {
      connect
        (   
          <pin ADDR0_UP of <device USCM_TILE @ [55*NUM_GRID_X+3,sy]>>   => <wire *addr_u[1483:1482] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR0_DN of <device USCM_TILE @ [55*NUM_GRID_X+3,sy]>>   => <wire *addr_d[1483:1482] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR1_UP of <device USCM_TILE @ [55*NUM_GRID_X+3,sy]>>   => <wire *addr1_u[1483:1482] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR1_DN of <device USCM_TILE @ [55*NUM_GRID_X+3,sy]>>   => <wire *addr1_d[1483:1482] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
        );
    }
    else
    {
      connect
        (   
          <pin ADDR0_UP of <device PREGMUXC_TILE @ [55*NUM_GRID_X+3,sy]>>   => <wire *addr_u[1843:1842] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR0_DN of <device PREGMUXC_TILE @ [55*NUM_GRID_X+3,sy]>>   => <wire *addr_d[1843:1842] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
        );
    }

}//end of connect_uscm_wl_input
/********************************************************************************
********************************************************************************/
function connect_adc_wl_input
(
    unsigned int rx,
    unsigned int tx_wl,
    unsigned int ty_wl
)
{
    int sx_wl = tx_wl * NUM_GRID_X;
    int sy_wl = ty_wl * NUM_GRID_Y;

    int sy;
    sy = (rx*NUM_TILES_REGION) * NUM_GRID_Y;
    int mid_tile = MID_TILE_REGION;
    string addr_u = (rx==0) ? "ADDR_UP_R6" : (rx==1) ? "ADDR_UP_R5" : (rx==2) ? "ADDR_UP_R4" : (rx==3) ? "ADDR_UP_R3" : (rx==4) ? "ADDR_UP_R2" : (rx==5) ? "ADDR_UP_R1" : "ADDR_UP_R0";
    string addr_d = (rx==0) ? "ADDR_DN_R6" : (rx==1) ? "ADDR_DN_R5" : (rx==2) ? "ADDR_DN_R4" : (rx==3) ? "ADDR_DN_R3" : (rx==4) ? "ADDR_DN_R2" : (rx==5) ? "ADDR_DN_R1" : "ADDR_DN_R0";

    string adc = (rx==2) ? "CCS_330H_TILE" : "ADC_TILE";

 if ((rx==2)||(rx==3))

{
   connect
     (   
        <pin ADDR_UP of <device *adc @[14*NUM_GRID_X+3,sy]>>   => <wire *addr_u[443:442] of <device CRAM_CTRL_330H_TILE @[sx_wl,sy_wl]>>,
        <pin ADDR_DN of <device *adc @[14*NUM_GRID_X+3,sy]>>   => <wire *addr_d[443:442] of <device CRAM_CTRL_330H_TILE @[sx_wl,sy_wl]>>
     );
}
    string addr1_d = (rx==0) ? "ADDR_DN_R5" : (rx==1) ? "ADDR_DN_R4" : (rx==2) ? "ADDR_DN_R3" : (rx==3) ? "ADDR_DN_R2" : (rx==4) ? "ADDR_DN_R1" : (rx==5) ? "ADDR_DN_R0" : "ADDR_DN_R6";
    if(rx==2)
    {
       connect
         (   
            <pin ADDR_DN1 of <device *adc @[14*NUM_GRID_X+3,sy]>>   => <wire *addr1_d[443:442] of <device CRAM_CTRL_330H_TILE @[sx_wl,sy_wl]>>
         );  
    }

}//end of connect_adc_wl_input
///********************************************************************************
//********************************************************************************/
//function connect_pcie_wl_input
//(
//    unsigned int rx,
//    unsigned int tx_wl,
//    unsigned int ty_wl
//)
//{
//    int sx_wl = tx_wl * NUM_GRID_X;
//    int sy_wl = ty_wl * NUM_GRID_Y;
//
//    int sy;
//    sy = (rx*NUM_TILES_REGION) * NUM_GRID_Y;
//    int mid_tile = MID_TILE_REGION;
//    string addr_u = (rx==0) ? "ADDR_UP_R6" : (rx==1) ? "ADDR_UP_R5" : (rx==2) ? "ADDR_UP_R4" : (rx==3) ? "ADDR_UP_R3" : (rx==4) ? "ADDR_UP_R2" : (rx==5) ? "ADDR_UP_R1" : "ADDR_UP_R0";
//    string addr_d = (rx==0) ? "ADDR_DN_R6" : (rx==1) ? "ADDR_DN_R5" : (rx==2) ? "ADDR_DN_R4" : (rx==3) ? "ADDR_DN_R3" : (rx==4) ? "ADDR_DN_R2" : (rx==5) ? "ADDR_DN_R1" : "ADDR_DN_R0";
//
//
//   connect
//     (   
//        <pin ADDR of <device PCIE_TILE @ [92*NUM_GRID_X+3,sy]>>   => <wire *addr_d[3127:3126] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//
//        <pin FRAME_ADDR_BLINT of <device PCIE_TILE @ [92*NUM_GRID_X+3,sy]>>   => <wire FRAME_ADDR_BLINT of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//        <pin COLUMN_ADDR_BLINT of <device PCIE_TILE @ [92*NUM_GRID_X+3,sy]>>  => <wire COLUMN_ADDR_BLINT of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
//        <pin READ of <device PCIE_TILE @ [92*NUM_GRID_X+3,sy]>>               => <wire READ_BLINT of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
//      );
////
//}//end of connect_uscm_wl_input


/********************************************************************************
********************************************************************************/
function connect_pciegen3_wl_input
(
    unsigned int ty,
    unsigned int rx,
    unsigned int tx_wl,
    unsigned int ty_wl
)
{
    int sx_wl = tx_wl * NUM_GRID_X;
    int sy_wl = ty_wl * NUM_GRID_Y;

    int sy;
    sy = (rx*NUM_TILES_REGION) * NUM_GRID_Y+156;
    int mid_tile = MID_TILE_REGION;
    string addr_u = (rx==0) ? "ADDR_UP_R6" : (rx==1) ? "ADDR_UP_R5" : (rx==2) ? "ADDR_UP_R4" : (rx==3) ? "ADDR_UP_R3" : (rx==4) ? "ADDR_UP_R2" : (rx==5) ? "ADDR_UP_R1" : "ADDR_UP_R0";
    string addr_d = (rx==0) ? "ADDR_DN_R6" : (rx==1) ? "ADDR_DN_R5" : (rx==2) ? "ADDR_DN_R4" : (rx==3) ? "ADDR_DN_R3" : (rx==4) ? "ADDR_DN_R2" : (rx==5) ? "ADDR_DN_R1" : "ADDR_DN_R0";



//    if ((rx==4)&&(ty>mid_tile))
//    {

   connect
     (   
        <pin ADDR_U of <device PCIEGEN3_TILE @ [92*NUM_GRID_X+3,sy]>>   => <wire ADDR_DN_R2[3119:3118] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
        <pin ADDR_D of <device PCIEGEN3_TILE @ [92*NUM_GRID_X+3,sy]>>   => <wire ADDR_UP_R3[2759:2758] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
        <pin FRAME_ADDR_BLINT_U of <device PCIEGEN3_TILE @ [92*NUM_GRID_X+3,sy]>>   => <wire FRAME_ADDR_BLINT_R2 of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
        <pin FRAME_ADDR_BLINT_D of <device PCIEGEN3_TILE @ [92*NUM_GRID_X+3,sy]>>   => <wire FRAME_ADDR_BLINT_R3 of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
        <pin COLUMN_ADDR_BLINT_U of <device PCIEGEN3_TILE @ [92*NUM_GRID_X+3,sy]>>  => <wire COLUMN_ADDR_BLINT_R2 of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
        <pin COLUMN_ADDR_BLINT_D of <device PCIEGEN3_TILE @ [92*NUM_GRID_X+3,sy]>>  => <wire COLUMN_ADDR_BLINT_R3 of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
        <pin READ_U of <device PCIEGEN3_TILE @ [92*NUM_GRID_X+3,sy]>>               => <wire READ_BLINT_R2 of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
        <pin READ_D of <device PCIEGEN3_TILE @ [92*NUM_GRID_X+3,sy]>>               => <wire READ_BLINT_R3 of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
      );
//    }

}//end of connect_pciegen3_wl_input



/********************************************************************************
********************************************************************************/
function connect_iob_wl_input
(
    unsigned int rx,
    unsigned int tx_wl,
    unsigned int ty_wl
)
{
    int sx_wl = tx_wl * NUM_GRID_X;
    int sy_wl = ty_wl * NUM_GRID_Y;

    int sy;
    sy = (rx*NUM_TILES_REGION) * NUM_GRID_Y;
    string addr_u = (rx==0) ? "ADDR_UP_R6" : (rx==1) ? "ADDR_UP_R5" : (rx==2) ? "ADDR_UP_R4" : (rx==3) ? "ADDR_UP_R3" : (rx==4) ? "ADDR_UP_R2" : (rx==5) ? "ADDR_UP_R1" : "ADDR_UP_R0";
    string addr_d = (rx==0) ? "ADDR_DN_R6" : (rx==1) ? "ADDR_DN_R5" : (rx==2) ? "ADDR_DN_R4" : (rx==3) ? "ADDR_DN_R3" : (rx==4) ? "ADDR_DN_R2" : (rx==5) ? "ADDR_DN_R1" : "ADDR_DN_R0";


    if((rx==0)||(rx==1))
    {
      connect
        (   
          <pin ADDR_UP[1:0] of <device IOBHR_TILE @ [0,sy]>>   => <wire *addr_u[1:0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN[1:0] of <device IOBHR_TILE @ [0,sy]>>   => <wire *addr_d[1:0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_UP[1:0] of <device IOBHP_TILE @ [104*NUM_GRID_X,sy]>>   => <wire *addr_u[3479:3478] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN[1:0] of <device IOBHP_TILE @ [104*NUM_GRID_X,sy]>>   => <wire *addr_d[3479:3478] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
        );
    }
    else   if(rx==2)
    {
      connect
        (   

          <pin ADDR_UP[1:0] of <device IOBHR_TILE @ [0,sy]>>   => <wire *addr_u[1:0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN[1:0] of <device IOBHR_TILE @ [0,sy]>>   => <wire *addr_d[1:0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_UP[1:0] of <device IOBHP_TILE @ [104*NUM_GRID_X,sy]>>   => <wire *addr_u[3119:3118] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN[1:0] of <device IOBHP_TILE @ [104*NUM_GRID_X,sy]>>   => <wire *addr_d[3119:3118] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>

        );
    }

    else   if(rx==3)
    {
      connect
        (

          <pin ADDR_UP[1:0] of <device IOBHR_TILE @ [0,sy]>>   => <wire *addr_u[1:0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN[1:0] of <device IOBHR_TILE @ [0,sy]>>   => <wire *addr_d[1:0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_UP of <device HSSTHP_TILE @ [102*NUM_GRID_X+3,sy]>>   => <wire *addr_u[3115:3110] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device HSSTHP_TILE @ [102*NUM_GRID_X+3,sy]>>   => <wire *addr_d[3115:3110] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>

        );
    }

    else
    {
      connect
        (
          <pin ADDR_UP[1:0] of <device IOBHR_TILE @ [0,sy]>>   => <wire *addr_u[1:0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN[1:0] of <device IOBHR_TILE @ [0,sy]>>   => <wire *addr_d[1:0] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_UP of <device HSSTHP_TILE @ [102*NUM_GRID_X+3,sy]>>   => <wire *addr_u[3475:3470] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device HSSTHP_TILE @ [102*NUM_GRID_X+3,sy]>>   => <wire *addr_d[3475:3470] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>


        );
    }

}//end of connect_iob_wl_input
/********************************************************************************
********************************************************************************/
function connect_pll_wl_input
(
    unsigned int rx,
    unsigned int ty,
    unsigned int tx_wl,
    unsigned int ty_wl,
    string device_pll
)
{
    int sx_wl = tx_wl * NUM_GRID_X;
    int sy_wl = ty_wl * NUM_GRID_Y;

    int sy;
    sy = (rx*NUM_TILES_REGION + ty) * NUM_GRID_Y;
    int mid_tile = MID_TILE_REGION;
    string addr_u = (rx==0) ? "ADDR_UP_R6" : (rx==1) ? "ADDR_UP_R5" : (rx==2) ? "ADDR_UP_R4" : (rx==3) ? "ADDR_UP_R3" : (rx==4) ? "ADDR_UP_R2" : (rx==5) ? "ADDR_UP_R1" : "ADDR_UP_R0";
    string addr_d = (rx==0) ? "ADDR_DN_R6" : (rx==1) ? "ADDR_DN_R5" : (rx==2) ? "ADDR_DN_R4" : (rx==3) ? "ADDR_DN_R3" : (rx==4) ? "ADDR_DN_R2" : (rx==5) ? "ADDR_DN_R1" : "ADDR_DN_R0";
    string pll = device_pll;

    if((rx==0)||(rx==1))
    {
    if (ty<=mid_tile)
    {
      connect
        (   
          <pin ADDR of <device *pll @ [NUM_GRID_X,sy]>>   => <wire *addr_d[29:28] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device PPLL_HP_TILE @ [103*NUM_GRID_X,sy]>>   => <wire *addr_d[3471:3470] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
        );
    }
    else if (ty>mid_tile)
    {
      connect
        (
          <pin ADDR of <device *pll @ [NUM_GRID_X,sy]>>   => <wire *addr_u[29:28] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device GPLL_HP_TILE @ [103*NUM_GRID_X,sy]>>   => <wire *addr_u[3471:3470] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
        );
    }
    }
    else   if(rx==2)
    {
    if (ty<=mid_tile)
    {
      connect
        (   
          <pin ADDR of <device *pll @ [NUM_GRID_X,sy]>>   => <wire *addr_d[29:28] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device PPLL_HP_TILE @ [103*NUM_GRID_X,sy]>>   => <wire *addr_d[3111:3110] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
        );
    }
    else if (ty>mid_tile)
    {
      connect
        (
          <pin ADDR of <device *pll @ [NUM_GRID_X,sy]>>   => <wire *addr_u[29:28] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device GPLL_HP_TILE @ [103*NUM_GRID_X,sy]>>   => <wire *addr_u[3111:3110] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
        );
    }
    }
    else
    {
      connect
        (
          <pin ADDR of <device *pll @ [NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[29:28] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
                                                                            : <wire *addr_u[29:28] of <device CRAM_CTRL_330H_TILE @ [sx_wl,sy_wl]>>
        );
    }


}//end of connect_pll_wl_input

/********************************************************************************
********************************************************************************/
function connect_core_bl_input
(
    unsigned int rx,
    unsigned int tx,
    unsigned int tx_bl,
    unsigned int ty_bl,
    unsigned int tx_l1,
    unsigned int tx_l2,
    unsigned int tx_l3,
    unsigned int tx_l4,
    unsigned int tx_r1,
    unsigned int tx_r2,
    unsigned int tx_r3,
    unsigned int tx_r4,
    unsigned int tx_r5,
    unsigned int tx_r6,
    unsigned int tx_r7,
    unsigned int tx_r8,
    unsigned int tx_r9,
    unsigned int tx_r10,
    unsigned int tx_r11,
    unsigned int tx_r12,
    unsigned int tx_r13,
    unsigned int tx_r14,
    unsigned int tx_r15,
    unsigned int tx_r16,
    unsigned int tx_r17,
    unsigned int tx_r18,

    unsigned int loc_device,     //loc_device=0,bottom half region;loc_device=1,top half region
    string device_name
)
{
    string strVar = device_name;

    int sx_bl = tx_bl * NUM_GRID_X;
    int sy_bl = ty_bl * NUM_GRID_Y;
    int sx,sy;
    sx = ((strVar=="IOLHR_TILE")||(strVar=="CRAMSL2_TILE")||(strVar=="IOLHP_TILE")) ? tx * NUM_GRID_X + 3 : tx * NUM_GRID_X;
    sy = (loc_device==0) ? rx * NUM_TILES_REGION * NUM_GRID_Y : (rx*NUM_TILES_REGION+MID_TILE_REGION+1)*NUM_GRID_Y;

    string data,datan;
    if(rx==0)
    {
      data = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R6" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATA_L_1_R6" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R6" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R6" :
                           (tx<tx_l4)   ? "DATA_L_4_R6" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R6" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R6" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R6" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R6" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R6" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R6" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R6" : 
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATA_R_8_R6" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATA_R_9_R6" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATA_R_10_R6" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATA_R_11_R6" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATA_R_12_R6" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATA_R_13_R6" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATA_R_14_R6" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATA_R_15_R6" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATA_R_16_R6" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATA_R_17_R6" 
                                          : "DATA_R_18_R6";

      datan = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R6" :
              ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATAN_L_1_R6" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R6" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R6" :
                            (tx<tx_l4)   ? "DATAN_L_4_R6" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R6" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R6" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R6" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R6" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R6" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R6" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R6" : 
              ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATAN_R_8_R6" :
              ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATAN_R_9_R6" :
              ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATAN_R_10_R6" :
              ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATAN_R_11_R6" :
              ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATAN_R_12_R6" :
              ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATAN_R_13_R6" : 
              ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATAN_R_14_R6" :
              ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATAN_R_15_R6" :
              ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATAN_R_16_R6" : 
              ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATAN_R_17_R6" 
                                           : "DATAN_R_18_R6";


    }
    else if(rx==1)
    {
      data = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R5" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATA_L_1_R5" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R5" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R5" :
                           (tx<tx_l4)   ? "DATA_L_4_R5" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R5" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R5" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R5" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R5" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R5" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R5" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R5" : 
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATA_R_8_R5" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATA_R_9_R5" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATA_R_10_R5" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATA_R_11_R5" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATA_R_12_R5" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATA_R_13_R5" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATA_R_14_R5" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATA_R_15_R5" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATA_R_16_R5" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATA_R_17_R5" 
                                          : "DATA_R_18_R5";

      datan = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R5" :
              ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATAN_L_1_R5" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R5" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R5" :
                            (tx<tx_l4)   ? "DATAN_L_4_R5" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R5" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R5" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R5" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R5" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R5" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R5" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R5" : 
              ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATAN_R_8_R5" :
              ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATAN_R_9_R5" :
              ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATAN_R_10_R5" :
              ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATAN_R_11_R5" :
              ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATAN_R_12_R5" :
              ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATAN_R_13_R5" : 
              ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATAN_R_14_R5" :
              ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATAN_R_15_R5" :
              ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATAN_R_16_R5" : 
              ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATAN_R_17_R5" 
                                           : "DATAN_R_18_R5";
    }
    else if(rx==2)
    {
      data = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_R4" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_1_R4" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_2_R4" :
                           (tx<tx_l4)   ? "DATA_L_3_R4" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R4" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R4" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R4" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R4" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R4" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R4" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R4" :
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATA_R_8_R4" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATA_R_9_R4" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATA_R_10_R4" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATA_R_11_R4" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATA_R_12_R4" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATA_R_13_R4" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATA_R_14_R4" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATA_R_15_R4" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATA_R_16_R4" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATA_R_17_R4" 
                                          : "DATA_R_18_R4";

      datan = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_R4" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_1_R4" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_2_R4" :
                            (tx<tx_l4)   ? "DATAN_L_3_R4" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R4" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R4" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R4" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R4" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R4" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R4" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R4" :
              ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATAN_R_8_R4" :
              ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATAN_R_9_R4" :
              ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATAN_R_10_R4" :
              ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATAN_R_11_R4" :
              ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATAN_R_12_R4" :
              ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATAN_R_13_R4" : 
              ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATAN_R_14_R4" :
              ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATAN_R_15_R4" :
              ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATAN_R_16_R4" : 
              ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATAN_R_17_R4" 
                                           : "DATAN_R_18_R4";
    }
    else if(rx==3)
    {
      data = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_R3" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_1_R3" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_2_R3" :
                           (tx<tx_l4)   ? "DATA_L_3_R3" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R3" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R3" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R3" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R3" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R3" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R3" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R3" :
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATA_R_8_R3" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATA_R_9_R3" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATA_R_10_R3" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATA_R_11_R3" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATA_R_12_R3" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATA_R_13_R3" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATA_R_14_R3" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATA_R_15_R3" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATA_R_16_R3" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATA_R_17_R3" 
                                          : "DATA_R_18_R3";

      datan = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_R3" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_1_R3" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_2_R3" :
                            (tx<tx_l4)   ? "DATAN_L_3_R3" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R3" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R3" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R3" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R3" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R3" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R3" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R3" :
              ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATAN_R_8_R3" :
              ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATAN_R_9_R3" :
              ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATAN_R_10_R3" :
              ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATAN_R_11_R3" :
              ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATAN_R_12_R3" :
              ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATAN_R_13_R3" : 
              ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATAN_R_14_R3" :
              ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATAN_R_15_R3" :
              ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATAN_R_16_R3" : 
              ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATAN_R_17_R3" 
                                           : "DATAN_R_18_R3";
    }
    else if(rx==4)
    {
     data =  ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R2" :
             ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_L_1_R2" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R2" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R2" :
                           (tx<tx_l4)   ? "DATA_L_4_R2" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R2" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R2" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R2" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R2" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R2" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R2" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R2" :
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATA_R_8_R2" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATA_R_9_R2" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATA_R_10_R2" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATA_R_11_R2" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATA_R_12_R2" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATA_R_13_R2" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATA_R_14_R2" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATA_R_15_R2" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATA_R_16_R2" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATA_R_17_R2" 
                                          : "DATA_R_18_R2";

      datan = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R2" :
              ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_L_1_R2" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R2" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R2" :
                            (tx<tx_l4)   ? "DATAN_L_4_R2" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R2" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R2" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R2" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R2" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R2" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R2" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R2" :
              ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATAN_R_8_R2" :
              ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATAN_R_9_R2" :
              ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATAN_R_10_R2" :
              ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATAN_R_11_R2" :
              ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATAN_R_12_R2" :
              ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATAN_R_13_R2" : 
              ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATAN_R_14_R2" :
              ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATAN_R_15_R2" :
              ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATAN_R_16_R2" : 
              ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATAN_R_17_R2" 
                                           : "DATAN_R_18_R2";
    }
    else if(rx==5)
    {
     data =  ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R1" :
             ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_L_1_R1" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R1" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R1" :
                           (tx<tx_l4)   ? "DATA_L_4_R1" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R1" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R1" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R1" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R1" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R1" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R1" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R1" :
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATA_R_8_R1" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATA_R_9_R1" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATA_R_10_R1" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATA_R_11_R1" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATA_R_12_R1" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATA_R_13_R1" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATA_R_14_R1" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATA_R_15_R1" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATA_R_16_R1" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATA_R_17_R1" 
                                          : "DATA_R_18_R1";

      datan = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R1" :
              ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_L_1_R1" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R1" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R1" :
                            (tx<tx_l4)   ? "DATAN_L_4_R1" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R1" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R1" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R1" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R1" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R1" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R1" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R1" :
              ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATAN_R_8_R1" :
              ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATAN_R_9_R1" :
              ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATAN_R_10_R1" :
              ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATAN_R_11_R1" :
              ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATAN_R_12_R1" :
              ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATAN_R_13_R1" : 
              ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATAN_R_14_R1" :
              ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATAN_R_15_R1" :
              ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATAN_R_16_R1" : 
              ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATAN_R_17_R1" 
                                           : "DATAN_R_18_R1";
    }
    else
    {
     data =  ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R0" :
             ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_L_1_R0" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R0" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R0" :
                           (tx<tx_l4)   ? "DATA_L_4_R0" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R0" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R0" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R0" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R0" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R0" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R0" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R0" :
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATA_R_8_R0" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATA_R_9_R0" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATA_R_10_R0" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATA_R_11_R0" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATA_R_12_R0" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATA_R_13_R0" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATA_R_14_R0" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATA_R_15_R0" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATA_R_16_R0" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATA_R_17_R0" 
                                          : "DATA_R_18_R0";

      datan = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R0" :
              ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_L_1_R0" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R0" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R0" :
                            (tx<tx_l4)   ? "DATAN_L_4_R0" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R0" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R0" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R0" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R0" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R0" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R0" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R0" :
              ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATAN_R_8_R0" :
              ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATAN_R_9_R0" :
              ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATAN_R_10_R0" :
              ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATAN_R_11_R0" :
              ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATAN_R_12_R0" :
              ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATAN_R_13_R0" : 
              ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATAN_R_14_R0" :
              ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATAN_R_15_R0" :
              ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATAN_R_16_R0" : 
              ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATAN_R_17_R0" 
                                           : "DATAN_R_18_R0";
    }
    if(loc_device==0)   //bottom half region
    {
      connect
        (   
          <pin DATA of <device *strVar @ [sx,sy]>>   => <wire *data[63:0] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy]>>  => <wire *datan[63:0] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,

          <pin DATA of <device *strVar @ [sx,sy+NUM_GRID_Y]>>   => <wire *data[127:64] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+NUM_GRID_Y]>>  => <wire *datan[127:64] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+2*NUM_GRID_Y]>>   => <wire *data[191:128] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+2*NUM_GRID_Y]>>  => <wire *datan[191:128] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,    
  
          <pin DATA of <device *strVar @ [sx,sy+3*NUM_GRID_Y]>>   => <wire *data[255:192] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+3*NUM_GRID_Y]>>  => <wire *datan[255:192] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+4*NUM_GRID_Y]>>   => <wire *data[319:256] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+4*NUM_GRID_Y]>>  => <wire *datan[319:256] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+5*NUM_GRID_Y]>>   => <wire *data[383:320] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+5*NUM_GRID_Y]>>  => <wire *datan[383:320] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+6*NUM_GRID_Y]>>   => <wire *data[447:384] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+6*NUM_GRID_Y]>>  => <wire *datan[447:384] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+7*NUM_GRID_Y]>>   => <wire *data[511:448] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+7*NUM_GRID_Y]>>  => <wire *datan[511:448] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+8*NUM_GRID_Y]>>   => <wire *data[575:512] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+8*NUM_GRID_Y]>>  => <wire *datan[575:512] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
      
          <pin DATA of <device *strVar @ [sx,sy+9*NUM_GRID_Y]>>   => <wire *data[639:576] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+9*NUM_GRID_Y]>>  => <wire *datan[639:576] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+10*NUM_GRID_Y]>>   => <wire *data[703:640] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+10*NUM_GRID_Y]>>  => <wire *datan[703:640] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+11*NUM_GRID_Y]>>   => <wire *data[767:704] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+11*NUM_GRID_Y]>>  => <wire *datan[767:704] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+12*NUM_GRID_Y]>>   => <wire *data[831:768] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+12*NUM_GRID_Y]>>  => <wire *datan[831:768] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+13*NUM_GRID_Y]>>   => <wire *data[895:832] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+13*NUM_GRID_Y]>>  => <wire *datan[895:832] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+14*NUM_GRID_Y]>>   => <wire *data[959:896] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+14*NUM_GRID_Y]>>  => <wire *datan[959:896] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+15*NUM_GRID_Y]>>   => <wire *data[1023:960] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+15*NUM_GRID_Y]>>  => <wire *datan[1023:960] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+16*NUM_GRID_Y]>>   => <wire *data[1087:1024] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+16*NUM_GRID_Y]>>  => <wire *datan[1087:1024] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+17*NUM_GRID_Y]>>   => <wire *data[1151:1088] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+17*NUM_GRID_Y]>>  => <wire *datan[1151:1088] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+18*NUM_GRID_Y]>>   => <wire *data[1215:1152] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+18*NUM_GRID_Y]>>  => <wire *datan[1215:1152] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+19*NUM_GRID_Y]>>   => <wire *data[1279:1216] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+19*NUM_GRID_Y]>>  => <wire *datan[1279:1216] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+20*NUM_GRID_Y]>>   => <wire *data[1343:1280] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+20*NUM_GRID_Y]>>  => <wire *datan[1343:1280] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+21*NUM_GRID_Y]>>   => <wire *data[1407:1344] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+21*NUM_GRID_Y]>>  => <wire *datan[1407:1344] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+22*NUM_GRID_Y]>>   => <wire *data[1471:1408] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+22*NUM_GRID_Y]>>  => <wire *datan[1471:1408] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+23*NUM_GRID_Y]>>   => <wire *data[1535:1472] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+23*NUM_GRID_Y]>>  => <wire *datan[1535:1472] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+24*NUM_GRID_Y]>>   => <wire *data[1599:1536] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+24*NUM_GRID_Y]>>  => <wire *datan[1599:1536] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>> 
        );
    }
    else  // top half region
    {
      connect
        (   
          <pin DATA of <device *strVar @ [sx,sy]>>   => <wire *data[1695:1632] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy]>>  => <wire *datan[1695:1632] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+NUM_GRID_Y]>>   => <wire *data[1759:1696] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+NUM_GRID_Y]>>  => <wire *datan[1759:1696] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+2*NUM_GRID_Y]>>   => <wire *data[1823:1760] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+2*NUM_GRID_Y]>>  => <wire *datan[1823:1760] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+3*NUM_GRID_Y]>>   => <wire *data[1887:1824] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+3*NUM_GRID_Y]>>  => <wire *datan[1887:1824] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+4*NUM_GRID_Y]>>   => <wire *data[1951:1888] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+4*NUM_GRID_Y]>>  => <wire *datan[1951:1888] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+5*NUM_GRID_Y]>>   => <wire *data[2015:1952] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+5*NUM_GRID_Y]>>  => <wire *datan[2015:1952] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+6*NUM_GRID_Y]>>   => <wire *data[2079:2016] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+6*NUM_GRID_Y]>>  => <wire *datan[2079:2016] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+7*NUM_GRID_Y]>>   => <wire *data[2143:2080] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+7*NUM_GRID_Y]>>  => <wire *datan[2143:2080] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+8*NUM_GRID_Y]>>   => <wire *data[2207:2144] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+8*NUM_GRID_Y]>>  => <wire *datan[2207:2144] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+9*NUM_GRID_Y]>>   => <wire *data[2271:2208] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+9*NUM_GRID_Y]>>  => <wire *datan[2271:2208] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+10*NUM_GRID_Y]>>   => <wire *data[2335:2272] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+10*NUM_GRID_Y]>>  => <wire *datan[2335:2272] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+11*NUM_GRID_Y]>>   => <wire *data[2399:2336] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+11*NUM_GRID_Y]>>  => <wire *datan[2399:2336] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+12*NUM_GRID_Y]>>   => <wire *data[2463:2400] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+12*NUM_GRID_Y]>>  => <wire *datan[2463:2400] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+13*NUM_GRID_Y]>>   => <wire *data[2527:2464] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+13*NUM_GRID_Y]>>  => <wire *datan[2527:2464] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+14*NUM_GRID_Y]>>   => <wire *data[2591:2528] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+14*NUM_GRID_Y]>>  => <wire *datan[2591:2528] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+15*NUM_GRID_Y]>>   => <wire *data[2655:2592] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+15*NUM_GRID_Y]>>  => <wire *datan[2655:2592] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+16*NUM_GRID_Y]>>   => <wire *data[2719:2656] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+16*NUM_GRID_Y]>>  => <wire *datan[2719:2656] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+17*NUM_GRID_Y]>>   => <wire *data[2783:2720] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+17*NUM_GRID_Y]>>  => <wire *datan[2783:2720] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+18*NUM_GRID_Y]>>   => <wire *data[2847:2784] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+18*NUM_GRID_Y]>>  => <wire *datan[2847:2784] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+19*NUM_GRID_Y]>>   => <wire *data[2911:2848] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+19*NUM_GRID_Y]>>  => <wire *datan[2911:2848] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+20*NUM_GRID_Y]>>   => <wire *data[2975:2912] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+20*NUM_GRID_Y]>>  => <wire *datan[2975:2912] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+21*NUM_GRID_Y]>>   => <wire *data[3039:2976] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+21*NUM_GRID_Y]>>  => <wire *datan[3039:2976] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+22*NUM_GRID_Y]>>   => <wire *data[3103:3040] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+22*NUM_GRID_Y]>>  => <wire *datan[3103:3040] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+23*NUM_GRID_Y]>>   => <wire *data[3167:3104] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+23*NUM_GRID_Y]>>  => <wire *datan[3167:3104] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+24*NUM_GRID_Y]>>   => <wire *data[3231:3168] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+24*NUM_GRID_Y]>>  => <wire *datan[3231:3168] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>
  
        );
    }

}//end of connect_srb_bl_input
/********************************************************************************
********************************************************************************/
function connect_ckeb_bl_input
(
    unsigned int rx,
    unsigned int tx,
    unsigned int tx_bl,
    unsigned int ty_bl,
    unsigned int tx_l1,
    unsigned int tx_l2,
    unsigned int tx_l3,
    unsigned int tx_l4,
    unsigned int tx_r1,
    unsigned int tx_r2,
    unsigned int tx_r3,
    unsigned int tx_r4,
    unsigned int tx_r5,
    unsigned int tx_r6,
    unsigned int tx_r7,
    unsigned int tx_r8,
    unsigned int tx_r9,
    unsigned int tx_r10,
    unsigned int tx_r11,
    unsigned int tx_r12,
    unsigned int tx_r13,
    unsigned int tx_r14,
    unsigned int tx_r15,
    unsigned int tx_r16,
    unsigned int tx_r17,
    unsigned int tx_r18,

    string device_name
)
{
    string strVar = device_name;
    int sx_bl = tx_bl * NUM_GRID_X;
    int sy_bl = ty_bl * NUM_GRID_Y;
    int sx,sy;
    sx = ((device_name=="CKEB_TILE")||(device_name=="CKEB2_TILE")) ? tx * NUM_GRID_X : tx * NUM_GRID_X + 3;
    sy = (rx*NUM_TILES_REGION+MID_TILE_REGION)*NUM_GRID_Y;

    string data,datan;
    if(rx==0)
    {
      data = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R6" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATA_L_1_R6" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R6" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R6" :
                           (tx<tx_l4)   ? "DATA_L_4_R6" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R6" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R6" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R6" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R6" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R6" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R6" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R6" : 
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATA_R_8_R6" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATA_R_9_R6" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATA_R_10_R6" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATA_R_11_R6" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATA_R_12_R6" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATA_R_13_R6" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATA_R_14_R6" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATA_R_15_R6" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATA_R_16_R6" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATA_R_17_R6" 
                                          : "DATA_R_18_R6";

      datan = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R6" :
              ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATAN_L_1_R6" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R6" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R6" :
                            (tx<tx_l4)   ? "DATAN_L_4_R6" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R6" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R6" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R6" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R6" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R6" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R6" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R6" : 
              ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATAN_R_8_R6" :
              ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATAN_R_9_R6" :
              ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATAN_R_10_R6" :
              ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATAN_R_11_R6" :
              ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATAN_R_12_R6" :
              ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATAN_R_13_R6" : 
              ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATAN_R_14_R6" :
              ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATAN_R_15_R6" :
              ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATAN_R_16_R6" : 
              ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATAN_R_17_R6" 
                                           : "DATAN_R_18_R6";


    }
    else if(rx==1)
    {
      data = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R5" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATA_L_1_R5" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R5" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R5" :
                           (tx<tx_l4)   ? "DATA_L_4_R5" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R5" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R5" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R5" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R5" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R5" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R5" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R5" : 
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATA_R_8_R5" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATA_R_9_R5" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATA_R_10_R5" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATA_R_11_R5" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATA_R_12_R5" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATA_R_13_R5" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATA_R_14_R5" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATA_R_15_R5" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATA_R_16_R5" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATA_R_17_R5" 
                                          : "DATA_R_18_R5";

      datan = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R5" :
              ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATAN_L_1_R5" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R5" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R5" :
                            (tx<tx_l4)   ? "DATAN_L_4_R5" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R5" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R5" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R5" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R5" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R5" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R5" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R5" : 
              ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATAN_R_8_R5" :
              ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATAN_R_9_R5" :
              ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATAN_R_10_R5" :
              ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATAN_R_11_R5" :
              ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATAN_R_12_R5" :
              ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATAN_R_13_R5" : 
              ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATAN_R_14_R5" :
              ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATAN_R_15_R5" :
              ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATAN_R_16_R5" : 
              ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATAN_R_17_R5" 
                                           : "DATAN_R_18_R5";
    }
    else if(rx==2)
    {
      data = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_R4" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_1_R4" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_2_R4" :
                           (tx<tx_l4)   ? "DATA_L_3_R4" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R4" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R4" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R4" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R4" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R4" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R4" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R4" :
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATA_R_8_R4" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATA_R_9_R4" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATA_R_10_R4" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATA_R_11_R4" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATA_R_12_R4" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATA_R_13_R4" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATA_R_14_R4" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATA_R_15_R4" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATA_R_16_R4" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATA_R_17_R4" 
                                          : "DATA_R_18_R4";

      datan = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_R4" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_1_R4" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_2_R4" :
                            (tx<tx_l4)   ? "DATAN_L_3_R4" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R4" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R4" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R4" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R4" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R4" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R4" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R4" :
              ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATAN_R_8_R4" :
              ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATAN_R_9_R4" :
              ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATAN_R_10_R4" :
              ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATAN_R_11_R4" :
              ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATAN_R_12_R4" :
              ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATAN_R_13_R4" : 
              ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATAN_R_14_R4" :
              ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATAN_R_15_R4" :
              ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATAN_R_16_R4" : 
              ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATAN_R_17_R4" 
                                           : "DATAN_R_18_R4";
    }
    else if(rx==3)
    {
      data = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_R3" :
//             ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_L_1_R3" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_1_R3" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_2_R3" :
                           (tx<tx_l4)   ? "DATA_L_3_R3" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R3" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R3" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R3" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R3" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R3" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R3" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R3" :
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATA_R_8_R3" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATA_R_9_R3" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATA_R_10_R3" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATA_R_11_R3" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATA_R_12_R3" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATA_R_13_R3" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATA_R_14_R3" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATA_R_15_R3" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATA_R_16_R3" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATA_R_17_R3" 
                                          : "DATA_R_18_R3";

      datan = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_R3" :
//              ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_L_1_R3" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_1_R3" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_2_R3" :
                            (tx<tx_l4)   ? "DATAN_L_3_R3" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R3" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R3" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R3" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R3" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R3" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R3" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R3" :
              ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATAN_R_8_R3" :
              ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATAN_R_9_R3" :
              ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATAN_R_10_R3" :
              ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATAN_R_11_R3" :
              ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATAN_R_12_R3" :
              ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATAN_R_13_R3" : 
              ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATAN_R_14_R3" :
              ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATAN_R_15_R3" :
              ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATAN_R_16_R3" : 
              ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATAN_R_17_R3" 
                                           : "DATAN_R_18_R3";
    }
    else if(rx==4)
    {
     data =  ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R2" :
             ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_L_1_R2" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R2" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R2" :
                           (tx<tx_l4)   ? "DATA_L_4_R2" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R2" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R2" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R2" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R2" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R2" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R2" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R2" :
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATA_R_8_R2" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATA_R_9_R2" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATA_R_10_R2" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATA_R_11_R2" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATA_R_12_R2" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATA_R_13_R2" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATA_R_14_R2" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATA_R_15_R2" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATA_R_16_R2" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATA_R_17_R2" 
                                          : "DATA_R_18_R2";

      datan = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R2" :
              ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_L_1_R2" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R2" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R2" :
                            (tx<tx_l4)   ? "DATAN_L_4_R2" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R2" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R2" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R2" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R2" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R2" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R2" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R2" :
              ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATAN_R_8_R2" :
              ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATAN_R_9_R2" :
              ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATAN_R_10_R2" :
              ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATAN_R_11_R2" :
              ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATAN_R_12_R2" :
              ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATAN_R_13_R2" : 
              ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATAN_R_14_R2" :
              ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATAN_R_15_R2" :
              ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATAN_R_16_R2" : 
              ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATAN_R_17_R2" 
                                           : "DATAN_R_18_R2";
    }
    else if(rx==5)
    {
     data =  ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R1" :
             ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_L_1_R1" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R1" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R1" :
                           (tx<tx_l4)   ? "DATA_L_4_R1" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R1" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R1" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R1" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R1" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R1" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R1" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R1" :
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATA_R_8_R1" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATA_R_9_R1" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATA_R_10_R1" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATA_R_11_R1" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATA_R_12_R1" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATA_R_13_R1" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATA_R_14_R1" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATA_R_15_R1" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATA_R_16_R1" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATA_R_17_R1" 
                                          : "DATA_R_18_R1";

      datan = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R1" :
              ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_L_1_R1" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R1" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R1" :
                            (tx<tx_l4)   ? "DATAN_L_4_R1" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R1" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R1" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R1" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R1" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R1" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R1" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R1" :
              ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATAN_R_8_R1" :
              ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATAN_R_9_R1" :
              ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATAN_R_10_R1" :
              ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATAN_R_11_R1" :
              ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATAN_R_12_R1" :
              ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATAN_R_13_R1" : 
              ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATAN_R_14_R1" :
              ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATAN_R_15_R1" :
              ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATAN_R_16_R1" : 
              ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATAN_R_17_R1" 
                                           : "DATAN_R_18_R1";
    }
    else
    {
     data =  ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R0" :
             ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_L_1_R0" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R0" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R0" :
                           (tx<tx_l4)   ? "DATA_L_4_R0" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R0" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R0" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R0" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R0" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R0" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R0" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R0" :
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATA_R_8_R0" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATA_R_9_R0" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATA_R_10_R0" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATA_R_11_R0" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATA_R_12_R0" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATA_R_13_R0" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATA_R_14_R0" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATA_R_15_R0" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATA_R_16_R0" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATA_R_17_R0" 
                                          : "DATA_R_18_R0";

      datan = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R0" :
              ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_L_1_R0" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R0" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R0" :
                            (tx<tx_l4)   ? "DATAN_L_4_R0" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R0" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R0" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R0" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R0" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R0" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R0" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R0" :
              ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATAN_R_8_R0" :
              ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATAN_R_9_R0" :
              ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATAN_R_10_R0" :
              ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATAN_R_11_R0" :
              ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATAN_R_12_R0" :
              ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATAN_R_13_R0" : 
              ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATAN_R_14_R0" :
              ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATAN_R_15_R0" :
              ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATAN_R_16_R0" : 
              ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATAN_R_17_R0" 
                                           : "DATAN_R_18_R0";
    }

    connect
      (
        <pin DATA of <device *strVar @[sx,sy]>>   => <wire *data[1631:1600] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
        <pin DATAN of <device *strVar @[sx,sy]>>  => <wire *datan[1631:1600] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>
      );

}//end of connect_ckeb_bl_input
/********************************************************************************
********************************************************************************/
function connect_wrenhan_bl_input
(
    unsigned int rx,
    unsigned int tx,
    unsigned int tx_bl,
    unsigned int ty_bl,
    unsigned int tx_l1,
    unsigned int tx_l2,
    unsigned int tx_l3,
    unsigned int tx_l4,
    unsigned int tx_r1,
    unsigned int tx_r2,
    unsigned int tx_r3,
    unsigned int tx_r4,
    unsigned int tx_r5,
    unsigned int tx_r6,
    unsigned int tx_r7,
    unsigned int tx_r8,
    unsigned int tx_r9,
    unsigned int tx_r10,
    unsigned int tx_r11,
    unsigned int tx_r12,
    unsigned int tx_r13,
    unsigned int tx_r14,
    unsigned int tx_r15,
    unsigned int tx_r16,
    unsigned int tx_r17,
    unsigned int tx_r18
)
{
    int sx_bl = tx_bl * NUM_GRID_X;
    int sy_bl = ty_bl * NUM_GRID_Y;
    int sx,sy;
    sx = tx * NUM_GRID_X + 2;
    sy = (rx*NUM_TILES_REGION+MID_TILE_REGION)*NUM_GRID_Y;

    string data,datan;
    if(rx==0)
    {
      data = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R6" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATA_L_1_R6" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R6" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R6" :
                           (tx<tx_l4)   ? "DATA_L_4_R6" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R6" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R6" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R6" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R6" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R6" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R6" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R6" : 
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATA_R_8_R6" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATA_R_9_R6" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATA_R_10_R6" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATA_R_11_R6" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATA_R_12_R6" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATA_R_13_R6" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATA_R_14_R6" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATA_R_15_R6" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATA_R_16_R6" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATA_R_17_R6" 
                                          : "DATA_R_18_R6";

      datan = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R6" :
              ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATAN_L_1_R6" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R6" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R6" :
                            (tx<tx_l4)   ? "DATAN_L_4_R6" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R6" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R6" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R6" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R6" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R6" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R6" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R6" : 
              ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATAN_R_8_R6" :
              ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATAN_R_9_R6" :
              ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATAN_R_10_R6" :
              ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATAN_R_11_R6" :
              ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATAN_R_12_R6" :
              ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATAN_R_13_R6" : 
              ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATAN_R_14_R6" :
              ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATAN_R_15_R6" :
              ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATAN_R_16_R6" : 
              ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATAN_R_17_R6" 
                                           : "DATAN_R_18_R6";


    }
    else if(rx==1)
    {
      data = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R5" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATA_L_1_R5" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R5" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R5" :
                           (tx<tx_l4)   ? "DATA_L_4_R5" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R5" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R5" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R5" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R5" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R5" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R5" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R5" : 
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATA_R_8_R5" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATA_R_9_R5" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATA_R_10_R5" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATA_R_11_R5" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATA_R_12_R5" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATA_R_13_R5" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATA_R_14_R5" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATA_R_15_R5" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATA_R_16_R5" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATA_R_17_R5" 
                                          : "DATA_R_18_R5";

      datan = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R5" :
              ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATAN_L_1_R5" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R5" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R5" :
                            (tx<tx_l4)   ? "DATAN_L_4_R5" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R5" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R5" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R5" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R5" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R5" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R5" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R5" : 
              ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATAN_R_8_R5" :
              ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATAN_R_9_R5" :
              ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATAN_R_10_R5" :
              ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATAN_R_11_R5" :
              ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATAN_R_12_R5" :
              ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATAN_R_13_R5" : 
              ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATAN_R_14_R5" :
              ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATAN_R_15_R5" :
              ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATAN_R_16_R5" : 
              ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATAN_R_17_R5" 
                                           : "DATAN_R_18_R5";
    }
    else if(rx==2)
    {
      data = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_R4" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_1_R4" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_2_R4" :
                           (tx<tx_l4)   ? "DATA_L_3_R4" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R4" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R4" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R4" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R4" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R4" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R4" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R4" :
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATA_R_8_R4" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATA_R_9_R4" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATA_R_10_R4" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATA_R_11_R4" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATA_R_12_R4" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATA_R_13_R4" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATA_R_14_R4" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATA_R_15_R4" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATA_R_16_R4" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATA_R_17_R4" 
                                          : "DATA_R_18_R4";

      datan = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_R4" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_1_R4" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_2_R4" :
                            (tx<tx_l4)   ? "DATAN_L_3_R4" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R4" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R4" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R4" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R4" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R4" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R4" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R4" :
              ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATAN_R_8_R4" :
              ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATAN_R_9_R4" :
              ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATAN_R_10_R4" :
              ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATAN_R_11_R4" :
              ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATAN_R_12_R4" :
              ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATAN_R_13_R4" : 
              ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATAN_R_14_R4" :
              ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATAN_R_15_R4" :
              ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATAN_R_16_R4" : 
              ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATAN_R_17_R4" 
                                           : "DATAN_R_18_R4";
    }
    else if(rx==3)
    {
      data = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_R3" :
//             ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_L_1_R3" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_1_R3" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_2_R3" :
                           (tx<tx_l4)   ? "DATA_L_3_R3" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R3" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R3" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R3" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R3" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R3" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R3" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R3" :
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATA_R_8_R3" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATA_R_9_R3" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATA_R_10_R3" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATA_R_11_R3" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATA_R_12_R3" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATA_R_13_R3" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATA_R_14_R3" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATA_R_15_R3" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATA_R_16_R3" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATA_R_17_R3" 
                                          : "DATA_R_18_R3";

      datan = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_R3" :
//              ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_L_1_R3" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_1_R3" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_2_R3" :
                            (tx<tx_l4)   ? "DATAN_L_3_R3" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R3" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R3" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R3" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R3" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R3" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R3" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R3" :
              ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATAN_R_8_R3" :
              ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATAN_R_9_R3" :
              ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATAN_R_10_R3" :
              ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATAN_R_11_R3" :
              ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATAN_R_12_R3" :
              ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATAN_R_13_R3" : 
              ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATAN_R_14_R3" :
              ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATAN_R_15_R3" :
              ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATAN_R_16_R3" : 
              ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATAN_R_17_R3" 
                                           : "DATAN_R_18_R3";
    }
    else if(rx==4)
    {
     data =  ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R2" :
             ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_L_1_R2" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R2" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R2" :
                           (tx<tx_l4)   ? "DATA_L_4_R2" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R2" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R2" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R2" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R2" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R2" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R2" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R2" :
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATA_R_8_R2" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATA_R_9_R2" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATA_R_10_R2" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATA_R_11_R2" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATA_R_12_R2" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATA_R_13_R2" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATA_R_14_R2" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATA_R_15_R2" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATA_R_16_R2" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATA_R_17_R2" 
                                          : "DATA_R_18_R2";

      datan = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R2" :
              ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_L_1_R2" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R2" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R2" :
                            (tx<tx_l4)   ? "DATAN_L_4_R2" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R2" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R2" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R2" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R2" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R2" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R2" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R2" :
              ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATAN_R_8_R2" :
              ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATAN_R_9_R2" :
              ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATAN_R_10_R2" :
              ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATAN_R_11_R2" :
              ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATAN_R_12_R2" :
              ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATAN_R_13_R2" : 
              ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATAN_R_14_R2" :
              ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATAN_R_15_R2" :
              ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATAN_R_16_R2" : 
              ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATAN_R_17_R2" 
                                           : "DATAN_R_18_R2";
    }
    else if(rx==5)
    {
     data =  ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R1" :
             ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_L_1_R1" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R1" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R1" :
                           (tx<tx_l4)   ? "DATA_L_4_R1" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R1" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R1" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R1" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R1" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R1" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R1" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R1" :
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATA_R_8_R1" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATA_R_9_R1" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATA_R_10_R1" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATA_R_11_R1" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATA_R_12_R1" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATA_R_13_R1" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATA_R_14_R1" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATA_R_15_R1" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATA_R_16_R1" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATA_R_17_R1" 
                                          : "DATA_R_18_R1";

      datan = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R1" :
              ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_L_1_R1" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R1" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R1" :
                            (tx<tx_l4)   ? "DATAN_L_4_R1" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R1" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R1" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R1" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R1" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R1" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R1" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R1" :
              ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATAN_R_8_R1" :
              ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATAN_R_9_R1" :
              ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATAN_R_10_R1" :
              ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATAN_R_11_R1" :
              ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATAN_R_12_R1" :
              ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATAN_R_13_R1" : 
              ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATAN_R_14_R1" :
              ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATAN_R_15_R1" :
              ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATAN_R_16_R1" : 
              ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATAN_R_17_R1" 
                                           : "DATAN_R_18_R1";
    }
    else
    {
     data =  ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R0" :
             ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_L_1_R0" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R0" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R0" :
                           (tx<tx_l4)   ? "DATA_L_4_R0" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R0" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R0" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R0" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R0" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R0" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R0" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R0" :
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATA_R_8_R0" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATA_R_9_R0" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATA_R_10_R0" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATA_R_11_R0" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATA_R_12_R0" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATA_R_13_R0" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATA_R_14_R0" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATA_R_15_R0" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATA_R_16_R0" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATA_R_17_R0" 
                                          : "DATA_R_18_R0";

      datan = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R0" :
              ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_L_1_R0" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R0" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R0" :
                            (tx<tx_l4)   ? "DATAN_L_4_R0" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R0" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R0" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R0" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R0" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R0" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R0" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R0" :
              ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATAN_R_8_R0" :
              ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATAN_R_9_R0" :
              ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATAN_R_10_R0" :
              ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATAN_R_11_R0" :
              ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATAN_R_12_R0" :
              ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATAN_R_13_R0" : 
              ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATAN_R_14_R0" :
              ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATAN_R_15_R0" :
              ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATAN_R_16_R0" : 
              ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATAN_R_17_R0" 
                                           : "DATAN_R_18_R0";
    }
    string strVar = "CRAM_CTRL_WRENHAN_TILE";
    connect
      (
        <pin DATA of <device *strVar @[sx,sy]>>   => <wire *data of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
        <pin DATAN of <device *strVar @[sx,sy]>>  => <wire *datan of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>
      );

}//end of connect_wrenhan_bl_input
/********************************************************************************
********************************************************************************/
function connect_wrenhan1_bl_input
(
    unsigned int rx,
    unsigned int tx,
    unsigned int tx_bl,
    unsigned int ty_bl,
    unsigned int tx_l1,
    unsigned int tx_l2,
    unsigned int tx_l3,
    unsigned int tx_l4,
    unsigned int tx_r1,
    unsigned int tx_r2,
    unsigned int tx_r3,
    unsigned int tx_r4,
    unsigned int tx_r5,
    unsigned int tx_r6,
    unsigned int tx_r7,
    unsigned int tx_r8,
    unsigned int tx_r9,
    unsigned int tx_r10,
    unsigned int tx_r11,
    unsigned int tx_r12,
    unsigned int tx_r13,
    unsigned int tx_r14,
    unsigned int tx_r15,
    unsigned int tx_r16,
    unsigned int tx_r17,
    unsigned int tx_r18
)
{
    int sx_bl = tx_bl * NUM_GRID_X;
    int sy_bl = ty_bl * NUM_GRID_Y;
    int sx,sy;
    sx = tx * NUM_GRID_X + 2;
    sy = (rx*NUM_TILES_REGION+MID_TILE_REGION)*NUM_GRID_Y;

    string data,datan;
    if(rx==0)
    {
      data = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R6" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATA_L_1_R6" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R6" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R6" :
                           (tx<tx_l4)   ? "DATA_L_4_R6" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R6" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R6" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R6" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R6" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R6" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R6" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R6" : 
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATA_R_8_R6" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATA_R_9_R6" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATA_R_10_R6" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATA_R_11_R6" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATA_R_12_R6" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATA_R_13_R6" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATA_R_14_R6" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATA_R_15_R6" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATA_R_16_R6" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATA_R_17_R6" 
                                          : "DATA_R_18_R6";

      datan = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R6" :
              ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATAN_L_1_R6" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R6" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R6" :
                            (tx<tx_l4)   ? "DATAN_L_4_R6" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R6" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R6" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R6" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R6" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R6" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R6" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R6" : 
              ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATAN_R_8_R6" :
              ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATAN_R_9_R6" :
              ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATAN_R_10_R6" :
              ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATAN_R_11_R6" :
              ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATAN_R_12_R6" :
              ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATAN_R_13_R6" : 
              ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATAN_R_14_R6" :
              ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATAN_R_15_R6" :
              ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATAN_R_16_R6" : 
              ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATAN_R_17_R6" 
                                           : "DATAN_R_18_R6";


    }
    else if(rx==1)
    {
      data = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R5" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATA_L_1_R5" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R5" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R5" :
                           (tx<tx_l4)   ? "DATA_L_4_R5" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R5" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R5" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R5" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R5" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R5" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R5" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R5" : 
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATA_R_8_R5" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATA_R_9_R5" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATA_R_10_R5" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATA_R_11_R5" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATA_R_12_R5" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATA_R_13_R5" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATA_R_14_R5" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATA_R_15_R5" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATA_R_16_R5" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATA_R_17_R5" 
                                          : "DATA_R_18_R5";

      datan = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R5" :
              ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATAN_L_1_R5" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R5" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R5" :
                            (tx<tx_l4)   ? "DATAN_L_4_R5" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R5" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R5" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R5" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R5" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R5" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R5" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R5" : 
              ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATAN_R_8_R5" :
              ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATAN_R_9_R5" :
              ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATAN_R_10_R5" :
              ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATAN_R_11_R5" :
              ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATAN_R_12_R5" :
              ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATAN_R_13_R5" : 
              ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATAN_R_14_R5" :
              ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATAN_R_15_R5" :
              ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATAN_R_16_R5" : 
              ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATAN_R_17_R5" 
                                           : "DATAN_R_18_R5";
    }
    else if(rx==2)
    {
      data = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_R4" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_1_R4" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_2_R4" :
                           (tx<tx_l4)   ? "DATA_L_3_R4" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R4" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R4" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R4" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R4" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R4" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R4" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R4" :
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATA_R_8_R4" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATA_R_9_R4" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATA_R_10_R4" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATA_R_11_R4" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATA_R_12_R4" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATA_R_13_R4" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATA_R_14_R4" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATA_R_15_R4" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATA_R_16_R4" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATA_R_17_R4" 
                                          : "DATA_R_18_R4";

      datan = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_R4" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_1_R4" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_2_R4" :
                            (tx<tx_l4)   ? "DATAN_L_3_R4" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R4" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R4" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R4" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R4" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R4" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R4" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R4" :
              ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATAN_R_8_R4" :
              ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATAN_R_9_R4" :
              ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATAN_R_10_R4" :
              ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATAN_R_11_R4" :
              ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATAN_R_12_R4" :
              ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATAN_R_13_R4" : 
              ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATAN_R_14_R4" :
              ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATAN_R_15_R4" :
              ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATAN_R_16_R4" : 
              ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATAN_R_17_R4" 
                                           : "DATAN_R_18_R4";
    }
    else if(rx==3)
    {
      data = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_R3" :
//             ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_L_1_R3" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_1_R3" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_2_R3" :
                           (tx<tx_l4)   ? "DATA_L_3_R3" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R3" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R3" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R3" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R3" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R3" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R3" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R3" :
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATA_R_8_R3" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATA_R_9_R3" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATA_R_10_R3" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATA_R_11_R3" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATA_R_12_R3" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATA_R_13_R3" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATA_R_14_R3" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATA_R_15_R3" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATA_R_16_R3" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATA_R_17_R3" 
                                          : "DATA_R_18_R3";

      datan = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_R3" :
//              ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_L_1_R3" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_1_R3" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_2_R3" :
                            (tx<tx_l4)   ? "DATAN_L_3_R3" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R3" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R3" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R3" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R3" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R3" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R3" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R3" :
              ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATAN_R_8_R3" :
              ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATAN_R_9_R3" :
              ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATAN_R_10_R3" :
              ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATAN_R_11_R3" :
              ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATAN_R_12_R3" :
              ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATAN_R_13_R3" : 
              ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATAN_R_14_R3" :
              ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATAN_R_15_R3" :
              ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATAN_R_16_R3" : 
              ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATAN_R_17_R3" 
                                           : "DATAN_R_18_R3";
    }
    else if(rx==4)
    {
     data =  ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R2" :
             ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_L_1_R2" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R2" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R2" :
                           (tx<tx_l4)   ? "DATA_L_4_R2" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R2" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R2" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R2" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R2" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R2" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R2" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R2" :
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATA_R_8_R2" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATA_R_9_R2" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATA_R_10_R2" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATA_R_11_R2" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATA_R_12_R2" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATA_R_13_R2" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATA_R_14_R2" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATA_R_15_R2" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATA_R_16_R2" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATA_R_17_R2" 
                                          : "DATA_R_18_R2";

      datan = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R2" :
              ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_L_1_R2" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R2" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R2" :
                            (tx<tx_l4)   ? "DATAN_L_4_R2" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R2" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R2" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R2" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R2" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R2" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R2" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R2" :
              ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATAN_R_8_R2" :
              ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATAN_R_9_R2" :
              ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATAN_R_10_R2" :
              ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATAN_R_11_R2" :
              ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATAN_R_12_R2" :
              ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATAN_R_13_R2" : 
              ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATAN_R_14_R2" :
              ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATAN_R_15_R2" :
              ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATAN_R_16_R2" : 
              ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATAN_R_17_R2" 
                                           : "DATAN_R_18_R2";
    }
    else if(rx==5)
    {
     data =  ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R1" :
             ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_L_1_R1" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R1" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R1" :
                           (tx<tx_l4)   ? "DATA_L_4_R1" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R1" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R1" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R1" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R1" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R1" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R1" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R1" :
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATA_R_8_R1" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATA_R_9_R1" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATA_R_10_R1" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATA_R_11_R1" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATA_R_12_R1" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATA_R_13_R1" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATA_R_14_R1" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATA_R_15_R1" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATA_R_16_R1" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATA_R_17_R1" 
                                          : "DATA_R_18_R1";

      datan = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R1" :
              ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_L_1_R1" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R1" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R1" :
                            (tx<tx_l4)   ? "DATAN_L_4_R1" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R1" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R1" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R1" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R1" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R1" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R1" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R1" :
              ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATAN_R_8_R1" :
              ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATAN_R_9_R1" :
              ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATAN_R_10_R1" :
              ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATAN_R_11_R1" :
              ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATAN_R_12_R1" :
              ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATAN_R_13_R1" : 
              ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATAN_R_14_R1" :
              ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATAN_R_15_R1" :
              ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATAN_R_16_R1" : 
              ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATAN_R_17_R1" 
                                           : "DATAN_R_18_R1";
    }
    else
    {
     data =  ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R0" :
             ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_L_1_R0" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R0" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R0" :
                           (tx<tx_l4)   ? "DATA_L_4_R0" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R0" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R0" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R0" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R0" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R0" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R0" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R0" :
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATA_R_8_R0" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATA_R_9_R0" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATA_R_10_R0" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATA_R_11_R0" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATA_R_12_R0" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATA_R_13_R0" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATA_R_14_R0" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATA_R_15_R0" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATA_R_16_R0" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATA_R_17_R0" 
                                          : "DATA_R_18_R0";

      datan = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R0" :
              ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_L_1_R0" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R0" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R0" :
                            (tx<tx_l4)   ? "DATAN_L_4_R0" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R0" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R0" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R0" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R0" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R0" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R0" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R0" :
              ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATAN_R_8_R0" :
              ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATAN_R_9_R0" :
              ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATAN_R_10_R0" :
              ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATAN_R_11_R0" :
              ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATAN_R_12_R0" :
              ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATAN_R_13_R0" : 
              ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATAN_R_14_R0" :
              ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATAN_R_15_R0" :
              ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATAN_R_16_R0" : 
              ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATAN_R_17_R0" 
                                           : "DATAN_R_18_R0";
    }

    string strVar = "CRAM_CTRL_WRENHAN1_TILE";

    if (rx==4)
    {
    connect
      (
        <pin DATA of <device *strVar @[sx,sy]>>   => <wire *data[3231:1600] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
        <pin DATAN of <device *strVar @[sx,sy]>>  => <wire *datan[3231:1600] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>
      );
    }
    else if (rx==3)
    {
    connect
      (
        <pin DATA of <device *strVar @[sx,sy]>>   => <wire *data[1631:0] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
        <pin DATAN of <device *strVar @[sx,sy]>>  => <wire *datan[1631:0] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>
      );
    }


}//end of connect_wrenhan_bl_input
/********************************************************************************
********************************************************************************/
function connect_ckeb_gs_input
(
    unsigned int rx,
    unsigned int l_tx_ckeb[],
    unsigned int tx_bl,
    unsigned int ty_bl,
    unsigned int tx_l1,
    unsigned int tx_l2,
    unsigned int tx_l3,
    unsigned int tx_l4,
    unsigned int tx_r1,
    unsigned int tx_r2,
    unsigned int tx_r3,
    unsigned int tx_r4,
    unsigned int tx_r5,
    unsigned int tx_r6,
    unsigned int tx_r7,
    unsigned int tx_r8,
    unsigned int tx_r9,
    unsigned int tx_r10,
    unsigned int tx_r11,
    unsigned int tx_r12,
    unsigned int tx_r13,
    unsigned int tx_r14,
    unsigned int tx_r15,
    unsigned int tx_r16,
    unsigned int tx_r17,
    unsigned int tx_r18,

    unsigned int tx_ckeb2_l,
    unsigned int tx_ckeb2_r,
    unsigned int tx_iock_l,
    unsigned int tx_iock_r
)
{
    int sx_bl = tx_bl * NUM_GRID_X;
    int sy_bl = ty_bl * NUM_GRID_Y;
    int sx,sy;
    sy = (rx*NUM_TILES_REGION+MID_TILE_REGION)*NUM_GRID_Y;

    string grs_n,gwen,pu_n,por_n_1p8,prcfg_n,rst_n,glogen,por_n,gouten;

    int tx,tx_tmp;
    foreach tx( l_tx_ckeb )
    {
      sx = tx * NUM_GRID_X;
      string strVar = ((tx==tx_ckeb2_l)||(tx==tx_ckeb2_r)) ? "CKEB2_TILE" : (tx==tx_iock_r) ? "IOCK_HP_TILE" : (tx==tx_iock_l) ? "IOCK_TILE" : "CKEB_TILE";
      if(rx==0)
      {
        grs_n =((tx>=tx_l1)&&(tx<=tx_bl)) ? "GRS_N_OL_R6[0]" :
               ((tx>=tx_l2)&&(tx<tx_l1))  ? "GRS_N_OL_R6[1]" :
               ((tx>=tx_l3)&&(tx<tx_l2))  ? "GRS_N_OL_R6[2]" :
               ((tx>=tx_l4)&&(tx<tx_l3))  ? "GRS_N_OL_R6[3]" :
                             (tx<tx_l4)   ? "GRS_N_OL_R6[4]" :
               ((tx>=tx_bl)&&(tx<=tx_r1)) ? "GRS_N_OR_R6[0]" :
               ((tx>tx_r1)&&(tx<=tx_r2))  ? "GRS_N_OR_R6[1]" :
               ((tx>tx_r2)&&(tx<=tx_r3))  ? "GRS_N_OR_R6[2]" :
               ((tx>tx_r3)&&(tx<=tx_r4))  ? "GRS_N_OR_R6[3]" :
               ((tx>tx_r4)&&(tx<=tx_r5))  ? "GRS_N_OR_R6[4]" :
               ((tx>tx_r5)&&(tx<=tx_r6))  ? "GRS_N_OR_R6[5]" :
               ((tx>tx_r6)&&(tx<=tx_r7))  ? "GRS_N_OR_R6[6]" :
               ((tx>tx_r7)&&(tx<=tx_r8))  ? "GRS_N_OR_R6[7]" :
               ((tx>tx_r8)&&(tx<=tx_r9))  ? "GRS_N_OR_R6[8]" :
               ((tx>tx_r9)&&(tx<=tx_r10))  ? "GRS_N_OR_R6[9]" :
               ((tx>tx_r10)&&(tx<=tx_r11))  ? "GRS_N_OR_R6[10]" :
               ((tx>tx_r11)&&(tx<=tx_r12))  ? "GRS_N_OR_R6[11]" :
               ((tx>tx_r12)&&(tx<=tx_r13))  ? "GRS_N_OR_R6[12]" :
               ((tx>tx_r13)&&(tx<=tx_r14))  ? "GRS_N_OR_R6[13]" : 
               ((tx>tx_r14)&&(tx<=tx_r15))  ? "GRS_N_OR_R6[14]" :
               ((tx>tx_r15)&&(tx<=tx_r16))  ? "GRS_N_OR_R6[15]" :
               ((tx>tx_r16)&&(tx<=tx_r17))  ? "GRS_N_OR_R6[16]" : 
               ((tx>tx_r17)&&(tx<=tx_r18))  ? "GRS_N_OR_R6[17]" 
                                            : "GRS_N_OR_R6[18]" ;
  
        gwen = ((tx>=tx_l1)&&(tx<=tx_bl)) ? "GWEN_OL_R6[0]" :
               ((tx>=tx_l2)&&(tx<tx_l1))  ? "GWEN_OL_R6[1]" :
               ((tx>=tx_l3)&&(tx<tx_l2))  ? "GWEN_OL_R6[2]" :
               ((tx>=tx_l4)&&(tx<tx_l3))  ? "GWEN_OL_R6[3]" :
                             (tx<tx_l4)   ? "GWEN_OL_R6[4]" :
               ((tx>=tx_bl)&&(tx<=tx_r1)) ? "GWEN_OR_R6[0]" :
               ((tx>tx_r1)&&(tx<=tx_r2))  ? "GWEN_OR_R6[1]" :
               ((tx>tx_r2)&&(tx<=tx_r3))  ? "GWEN_OR_R6[2]" :
               ((tx>tx_r3)&&(tx<=tx_r4))  ? "GWEN_OR_R6[3]" :
               ((tx>tx_r4)&&(tx<=tx_r5))  ? "GWEN_OR_R6[4]" :
               ((tx>tx_r5)&&(tx<=tx_r6))  ? "GWEN_OR_R6[5]" :
               ((tx>tx_r6)&&(tx<=tx_r7))  ? "GWEN_OR_R6[6]" :
               ((tx>tx_r7)&&(tx<=tx_r8))  ? "GWEN_OR_R6[7]" :
               ((tx>tx_r8)&&(tx<=tx_r9))  ? "GWEN_OR_R6[8]"  :
               ((tx>tx_r9)&&(tx<=tx_r10))  ? "GWEN_OR_R6[9]"  :
               ((tx>tx_r10)&&(tx<=tx_r11))  ? "GWEN_OR_R6[10]"  :
               ((tx>tx_r11)&&(tx<=tx_r12))  ? "GWEN_OR_R6[11]"  :
               ((tx>tx_r12)&&(tx<=tx_r13))  ? "GWEN_OR_R6[12]"  :
               ((tx>tx_r13)&&(tx<=tx_r14))  ? "GWEN_OR_R6[13]" : 
               ((tx>tx_r14)&&(tx<=tx_r15))  ? "GWEN_OR_R6[14]" :
               ((tx>tx_r15)&&(tx<=tx_r16))  ? "GWEN_OR_R6[15]" :
               ((tx>tx_r16)&&(tx<=tx_r17))  ? "GWEN_OR_R6[16]" : 
               ((tx>tx_r17)&&(tx<=tx_r18))  ? "GWEN_OR_R6[17]" 
                                            : "GWEN_OR_R6[18]";
  
        pu_n = ((tx>=tx_l1)&&(tx<=tx_bl)) ? "PUP_REL_N_OL_R6[0]" :
               ((tx>=tx_l2)&&(tx<tx_l1))  ? "PUP_REL_N_OL_R6[1]" :
               ((tx>=tx_l3)&&(tx<tx_l2))  ? "PUP_REL_N_OL_R6[2]" :
               ((tx>=tx_l4)&&(tx<tx_l3))  ? "PUP_REL_N_OL_R6[3]" :
                             (tx<tx_l4)   ? "PUP_REL_N_OL_R6[4]" :
               ((tx>=tx_bl)&&(tx<=tx_r1)) ? "PUP_REL_N_OR_R6[0]" :
               ((tx>tx_r1)&&(tx<=tx_r2))  ? "PUP_REL_N_OR_R6[1]" :
               ((tx>tx_r2)&&(tx<=tx_r3))  ? "PUP_REL_N_OR_R6[2]" :
               ((tx>tx_r3)&&(tx<=tx_r4))  ? "PUP_REL_N_OR_R6[3]" :
               ((tx>tx_r4)&&(tx<=tx_r5))  ? "PUP_REL_N_OR_R6[4]" :
               ((tx>tx_r5)&&(tx<=tx_r6))  ? "PUP_REL_N_OR_R6[5]" :
               ((tx>tx_r6)&&(tx<=tx_r7))  ? "PUP_REL_N_OR_R6[6]" :
               ((tx>tx_r7)&&(tx<=tx_r8))  ? "PUP_REL_N_OR_R6[7]" :
               ((tx>tx_r8)&&(tx<=tx_r9))  ? "PUP_REL_N_OR_R6[8]" :
               ((tx>tx_r9)&&(tx<=tx_r10))  ? "PUP_REL_N_OR_R6[9]"  :
               ((tx>tx_r10)&&(tx<=tx_r11))  ? "PUP_REL_N_OR_R6[10]" :
               ((tx>tx_r11)&&(tx<=tx_r12))  ? "PUP_REL_N_OR_R6[11]" :
               ((tx>tx_r12)&&(tx<=tx_r13))  ? "PUP_REL_N_OR_R6[12]" :
               ((tx>tx_r13)&&(tx<=tx_r14))  ? "PUP_REL_N_OR_R6[13]" : 
               ((tx>tx_r14)&&(tx<=tx_r15))  ? "PUP_REL_N_OR_R6[14]" :
               ((tx>tx_r15)&&(tx<=tx_r16))  ? "PUP_REL_N_OR_R6[15]" :
               ((tx>tx_r16)&&(tx<=tx_r17))  ? "PUP_REL_N_OR_R6[16]" : 
               ((tx>tx_r17)&&(tx<=tx_r18))  ? "PUP_REL_N_OR_R6[17]" 
                                            : "PUP_REL_N_OR_R6[18]";
  
        por_n_1p8 = ((tx>=tx_l1)&&(tx<=tx_bl)) ? "POR_N_1P8_OL_R6[0]" :
                    ((tx>=tx_l2)&&(tx<tx_l1))  ? "POR_N_1P8_OL_R6[1]" :
                    ((tx>=tx_l3)&&(tx<tx_l2))  ? "POR_N_1P8_OL_R6[2]" :
                    ((tx>=tx_l4)&&(tx<tx_l3))  ? "POR_N_1P8_OL_R6[3]" :
                                  (tx<tx_l4)   ? "POR_N_1P8_OL_R6[4]" :
                    ((tx>=tx_bl)&&(tx<=tx_r1)) ? "POR_N_1P8_OR_R6[0]" :
                    ((tx>tx_r1)&&(tx<=tx_r2))  ? "POR_N_1P8_OR_R6[1]" :
                    ((tx>tx_r2)&&(tx<=tx_r3))  ? "POR_N_1P8_OR_R6[2]" :
                    ((tx>tx_r3)&&(tx<=tx_r4))  ? "POR_N_1P8_OR_R6[3]" :
                    ((tx>tx_r4)&&(tx<=tx_r5))  ? "POR_N_1P8_OR_R6[4]" :
                    ((tx>tx_r5)&&(tx<=tx_r6))  ? "POR_N_1P8_OR_R6[5]" :
                    ((tx>tx_r6)&&(tx<=tx_r7))  ? "POR_N_1P8_OR_R6[6]" :
                    ((tx>tx_r7)&&(tx<=tx_r8))  ? "POR_N_1P8_OR_R6[7]" : 
                    ((tx>tx_r8)&&(tx<=tx_r9))  ? "POR_N_1P8_OR_R6[8]" :
                    ((tx>tx_r9)&&(tx<=tx_r10))  ? "POR_N_1P8_OR_R6[9]"  :
                    ((tx>tx_r10)&&(tx<=tx_r11))  ? "POR_N_1P8_OR_R6[10]" :
                    ((tx>tx_r11)&&(tx<=tx_r12))  ? "POR_N_1P8_OR_R6[11]" :
                    ((tx>tx_r12)&&(tx<=tx_r13))  ? "POR_N_1P8_OR_R6[12]" :
                    ((tx>tx_r13)&&(tx<=tx_r14))  ? "POR_N_1P8_OR_R6[13]" : 
                    ((tx>tx_r14)&&(tx<=tx_r15))  ? "POR_N_1P8_OR_R6[14]" :
                    ((tx>tx_r15)&&(tx<=tx_r16))  ? "POR_N_1P8_OR_R6[15]" :
                    ((tx>tx_r16)&&(tx<=tx_r17))  ? "POR_N_1P8_OR_R6[16]" : 
                    ((tx>tx_r17)&&(tx<=tx_r18))  ? "POR_N_1P8_OR_R6[17]" 
                                                 : "POR_N_1P8_OR_R6[18]";
  
        prcfg_n =((tx>=tx_l1)&&(tx<=tx_bl)) ? "PRCFG_N_OL_R6[0]" :
                 ((tx>=tx_l2)&&(tx<tx_l1))  ? "PRCFG_N_OL_R6[1]" :
                 ((tx>=tx_l3)&&(tx<tx_l2))  ? "PRCFG_N_OL_R6[2]" :
                 ((tx>=tx_l4)&&(tx<tx_l3))  ? "PRCFG_N_OL_R6[3]" :
                               (tx<tx_l4)   ? "PRCFG_N_OL_R6[4]" :
                 ((tx>=tx_bl)&&(tx<=tx_r1)) ? "PRCFG_N_OR_R6[0]" :
                 ((tx>tx_r1)&&(tx<=tx_r2))  ? "PRCFG_N_OR_R6[1]" :
                 ((tx>tx_r2)&&(tx<=tx_r3))  ? "PRCFG_N_OR_R6[2]" :
                 ((tx>tx_r3)&&(tx<=tx_r4))  ? "PRCFG_N_OR_R6[3]" :
                 ((tx>tx_r4)&&(tx<=tx_r5))  ? "PRCFG_N_OR_R6[4]" :
                 ((tx>tx_r5)&&(tx<=tx_r6))  ? "PRCFG_N_OR_R6[5]" :
                 ((tx>tx_r6)&&(tx<=tx_r7))  ? "PRCFG_N_OR_R6[6]" : 
                 ((tx>tx_r7)&&(tx<=tx_r8))  ? "PRCFG_N_OR_R6[7]" : 
                 ((tx>tx_r8)&&(tx<=tx_r9))  ? "PRCFG_N_OR_R6[8]" : 
                 ((tx>tx_r9)&&(tx<=tx_r10))  ? "PRCFG_N_OR_R6[9]"  : 
                 ((tx>tx_r10)&&(tx<=tx_r11))  ? "PRCFG_N_OR_R6[10]" : 
                 ((tx>tx_r11)&&(tx<=tx_r12))  ? "PRCFG_N_OR_R6[11]" : 
                 ((tx>tx_r12)&&(tx<=tx_r13))  ? "PRCFG_N_OR_R6[12]" : 
                 ((tx>tx_r13)&&(tx<=tx_r14))  ? "PRCFG_N_OR_R6[13]" : 
                 ((tx>tx_r14)&&(tx<=tx_r15))  ? "PRCFG_N_OR_R6[14]" : 
                 ((tx>tx_r15)&&(tx<=tx_r16))  ? "PRCFG_N_OR_R6[15]" : 
                 ((tx>tx_r16)&&(tx<=tx_r17))  ? "PRCFG_N_OR_R6[16]" : 
                 ((tx>tx_r17)&&(tx<=tx_r18))  ? "PRCFG_N_OR_R6[17]" 
                                              : "PRCFG_N_OR_R6[18]";
  
        rst_n =((tx>=tx_l1)&&(tx<=tx_bl)) ? "RST_N_OL_R6[0]" :
               ((tx>=tx_l2)&&(tx<tx_l1))  ? "RST_N_OL_R6[1]" :
               ((tx>=tx_l3)&&(tx<tx_l2))  ? "RST_N_OL_R6[2]" :
               ((tx>=tx_l4)&&(tx<tx_l3))  ? "RST_N_OL_R6[3]" :
                             (tx<tx_l4)   ? "RST_N_OL_R6[4]" :
               ((tx>=tx_bl)&&(tx<=tx_r1)) ? "RST_N_OR_R6[0]" :
               ((tx>tx_r1)&&(tx<=tx_r2))  ? "RST_N_OR_R6[1]" :
               ((tx>tx_r2)&&(tx<=tx_r3))  ? "RST_N_OR_R6[2]" :
               ((tx>tx_r3)&&(tx<=tx_r4))  ? "RST_N_OR_R6[3]" :
               ((tx>tx_r4)&&(tx<=tx_r5))  ? "RST_N_OR_R6[4]" :
               ((tx>tx_r5)&&(tx<=tx_r6))  ? "RST_N_OR_R6[5]" :
               ((tx>tx_r6)&&(tx<=tx_r7))  ? "RST_N_OR_R6[6]" : 
               ((tx>tx_r7)&&(tx<=tx_r8))  ? "RST_N_OR_R6[7]" :
               ((tx>tx_r8)&&(tx<=tx_r9))  ? "RST_N_OR_R6[8]" : 
               ((tx>tx_r9)&&(tx<=tx_r10))  ? "RST_N_OR_R6[9]"  : 
               ((tx>tx_r10)&&(tx<=tx_r11))  ? "RST_N_OR_R6[10]" : 
               ((tx>tx_r11)&&(tx<=tx_r12))  ? "RST_N_OR_R6[11]" : 
               ((tx>tx_r12)&&(tx<=tx_r13))  ? "RST_N_OR_R6[12]" : 
               ((tx>tx_r13)&&(tx<=tx_r14))  ? "RST_N_OR_R6[13]" : 
               ((tx>tx_r14)&&(tx<=tx_r15))  ? "RST_N_OR_R6[14]" : 
               ((tx>tx_r15)&&(tx<=tx_r16))  ? "RST_N_OR_R6[15]" : 
               ((tx>tx_r16)&&(tx<=tx_r17))  ? "RST_N_OR_R6[16]" : 
               ((tx>tx_r17)&&(tx<=tx_r18))  ? "RST_N_OR_R6[17]" 
                                            : "RST_N_OR_R6[18]";

        gouten = ((tx>=tx_l1)&&(tx<=tx_bl)) ? "GOUTEN_OL_R6[0]" :
                 ((tx>=tx_l2)&&(tx<tx_l1))  ? "GOUTEN_OL_R6[1]" :
                 ((tx>=tx_l3)&&(tx<tx_l2))  ? "GOUTEN_OL_R6[2]" :
                 ((tx>=tx_l4)&&(tx<tx_l3))  ? "GOUTEN_OL_R6[3]" :
                               (tx<tx_l4)   ? "GOUTEN_OL_R6[4]" :
                 ((tx>=tx_bl)&&(tx<=tx_r1)) ? "GOUTEN_OR_R6[0]" :
                 ((tx>tx_r1)&&(tx<=tx_r2))  ? "GOUTEN_OR_R6[1]" :
                 ((tx>tx_r2)&&(tx<=tx_r3))  ? "GOUTEN_OR_R6[2]" :
                 ((tx>tx_r3)&&(tx<=tx_r4))  ? "GOUTEN_OR_R6[3]" :
                 ((tx>tx_r4)&&(tx<=tx_r5))  ? "GOUTEN_OR_R6[4]" :
                 ((tx>tx_r5)&&(tx<=tx_r6))  ? "GOUTEN_OR_R6[5]" : 
                 ((tx>tx_r6)&&(tx<=tx_r7))  ? "GOUTEN_OR_R6[6]" : 
                 ((tx>tx_r7)&&(tx<=tx_r8))  ? "GOUTEN_OR_R6[7]" :
                 ((tx>tx_r8)&&(tx<=tx_r9))  ? "GOUTEN_OR_R6[8]" : 
                 ((tx>tx_r9)&&(tx<=tx_r10))  ? "GOUTEN_OR_R6[9]"  : 
                 ((tx>tx_r10)&&(tx<=tx_r11))  ? "GOUTEN_OR_R6[10]" : 
                 ((tx>tx_r11)&&(tx<=tx_r12))  ? "GOUTEN_OR_R6[11]" : 
                 ((tx>tx_r12)&&(tx<=tx_r13))  ? "GOUTEN_OR_R6[12]" : 
                 ((tx>tx_r13)&&(tx<=tx_r14))  ? "GOUTEN_OR_R6[13]" : 
                 ((tx>tx_r14)&&(tx<=tx_r15))  ? "GOUTEN_OR_R6[14]" : 
                 ((tx>tx_r15)&&(tx<=tx_r16))  ? "GOUTEN_OR_R6[15]" : 
                 ((tx>tx_r16)&&(tx<=tx_r17))  ? "GOUTEN_OR_R6[16]" : 
                 ((tx>tx_r17)&&(tx<=tx_r18))  ? "GOUTEN_OR_R6[17]" 
                                              : "GOUTEN_OR_R6[18]";                         
  
        glogen = ((tx==(tx_bl-1))||(tx==(tx_bl-2))) ? "GLOGEN_OL_R6[0]" :
                 ((tx==(tx_l1-1))||(tx==(tx_l1-2))) ? "GLOGEN_OL_R6[1]" :
                 ((tx==(tx_l2-1))||(tx==(tx_l2-2))) ? "GLOGEN_OL_R6[2]" :
                 ((tx==(tx_l3-1))||(tx==(tx_l3-2))) ? "GLOGEN_OL_R6[3]" :
                 ((tx==(tx_l4-1))||(tx==(tx_l4-2))) ? "GLOGEN_OL_R6[4]" :
                 ((tx==(tx_bl+1))||(tx==(tx_bl+2))) ? "GLOGEN_OR_R6[0]" :
                 ((tx==(tx_r1+1))||(tx==(tx_r1+2))) ? "GLOGEN_OR_R6[1]" :
                 ((tx==(tx_r2+1))||(tx==(tx_r2+2))) ? "GLOGEN_OR_R6[2]" :
                 ((tx==(tx_r6+1))||(tx==(tx_r3+2))) ? "GLOGEN_OR_R6[3]" :
                 ((tx==(tx_r4+1))||(tx==(tx_r4+2))) ? "GLOGEN_OR_R6[4]" :
                 ((tx==(tx_r5+1))||(tx==(tx_r5+2))) ? "GLOGEN_OR_R6[5]" :
                 ((tx==(tx_r6+1))||(tx==(tx_r6+2))) ? "GLOGEN_OR_R6[6]" :
                 ((tx==(tx_r7+1))||(tx==(tx_r7+2))) ? "GLOGEN_OR_R6[7]" :
                 ((tx==(tx_r8+1))||(tx==(tx_r8+2))) ? "GLOGEN_OR_R6[8]" :
                 ((tx==(tx_r9+1))||(tx==(tx_r9+2))) ? "GLOGEN_OR_R6[9]" :
                 ((tx==(tx_r10+1))||(tx==(tx_r10+2))) ? "GLOGEN_OR_R6[10]" :
                 ((tx==(tx_r11+1))||(tx==(tx_r11+2))) ? "GLOGEN_OR_R6[11]" :
                 ((tx==(tx_r12+1))||(tx==(tx_r12+2))) ? "GLOGEN_OR_R6[12]" :
                 ((tx==(tx_r13+1))||(tx==(tx_r13+2))) ? "GLOGEN_OR_R6[13]" :
                 ((tx==(tx_r14+1))||(tx==(tx_r14+2))) ? "GLOGEN_OR_R6[14]" : 
                 ((tx==(tx_r15+1))||(tx==(tx_r15+2))) ? "GLOGEN_OR_R6[15]" :
                 ((tx==(tx_r16+1))||(tx==(tx_r16+2))) ? "GLOGEN_OR_R6[16]" : 
                 ((tx==(tx_r17+1))||(tx==(tx_r17+2))) ? "GLOGEN_OR_R6[17]" 
                                                      : "GLOGEN_OR_R6[18]";                              
  
        por_n  = ((tx==(tx_bl-1))||(tx==(tx_bl-2))) ? "POR_N_OL_R6[0]" :
                 ((tx==(tx_l1-1))||(tx==(tx_l1-2))) ? "POR_N_OL_R6[1]" :
                 ((tx==(tx_l2-1))||(tx==(tx_l2-2))) ? "POR_N_OL_R6[2]" :
                 ((tx==(tx_l3-1))||(tx==(tx_l3-2))) ? "POR_N_OL_R6[3]" :
                 ((tx==(tx_l4-1))||(tx==(tx_l4-2))) ? "POR_N_OL_R6[4]" :
                 ((tx==(tx_bl+1))||(tx==(tx_bl+2))) ? "POR_N_OR_R6[0]" :
                 ((tx==(tx_r1+1))||(tx==(tx_r1+2))) ? "POR_N_OR_R6[1]" :
                 ((tx==(tx_r2+1))||(tx==(tx_r2+2))) ? "POR_N_OR_R6[2]" :
                 ((tx==(tx_r3+1))||(tx==(tx_r3+2))) ? "POR_N_OR_R6[3]" :
                 ((tx==(tx_r4+1))||(tx==(tx_r4+2))) ? "POR_N_OR_R6[4]" :
                 ((tx==(tx_r5+1))||(tx==(tx_r5+2))) ? "POR_N_OR_R6[5]" :
                 ((tx==(tx_r6+1))||(tx==(tx_r6+2))) ? "POR_N_OR_R6[6]" :
                 ((tx==(tx_r7+1))||(tx==(tx_r7+2))) ? "POR_N_OR_R6[7]" :
                 ((tx==(tx_r8+1))||(tx==(tx_r8+2))) ? "POR_N_OR_R6[8]" :
                 ((tx==(tx_r9+1))||(tx==(tx_r9+2))) ? "POR_N_OR_R6[9]" :
                 ((tx==(tx_r10+1))||(tx==(tx_r10+2))) ? "POR_N_OR_R6[10]" :
                 ((tx==(tx_r11+1))||(tx==(tx_r11+2))) ? "POR_N_OR_R6[11]" :
                 ((tx==(tx_r12+1))||(tx==(tx_r12+2))) ? "POR_N_OR_R6[12]" :
                 ((tx==(tx_r13+1))||(tx==(tx_r13+2))) ? "POR_N_OR_R6[13]" :
                 ((tx==(tx_r14+1))||(tx==(tx_r14+2))) ? "POR_N_OR_R6[14]" : 
                 ((tx==(tx_r15+1))||(tx==(tx_r15+2))) ? "POR_N_OR_R6[15]" :
                 ((tx==(tx_r16+1))||(tx==(tx_r16+2))) ? "POR_N_OR_R6[16]" : 
                 ((tx==(tx_r17+1))||(tx==(tx_r17+2))) ? "POR_N_OR_R6[17]" 
                                                      : "POR_N_OR_R6[18]"; 
                                                    
      }
      else if(rx==1)
      {
        grs_n =((tx>=tx_l1)&&(tx<=tx_bl)) ? "GRS_N_OL_R5[0]" :
               ((tx>=tx_l2)&&(tx<tx_l1))  ? "GRS_N_OL_R5[1]" :
               ((tx>=tx_l3)&&(tx<tx_l2))  ? "GRS_N_OL_R5[2]" :
               ((tx>=tx_l4)&&(tx<tx_l3))  ? "GRS_N_OL_R5[3]" :
                             (tx<tx_l4)   ? "GRS_N_OL_R5[4]" :
               ((tx>=tx_bl)&&(tx<=tx_r1)) ? "GRS_N_OR_R5[0]" :
               ((tx>tx_r1)&&(tx<=tx_r2))  ? "GRS_N_OR_R5[1]" :
               ((tx>tx_r2)&&(tx<=tx_r3))  ? "GRS_N_OR_R5[2]" :
               ((tx>tx_r3)&&(tx<=tx_r4))  ? "GRS_N_OR_R5[3]" :
               ((tx>tx_r4)&&(tx<=tx_r5))  ? "GRS_N_OR_R5[4]" :
               ((tx>tx_r5)&&(tx<=tx_r6))  ? "GRS_N_OR_R5[5]" :
               ((tx>tx_r6)&&(tx<=tx_r7))  ? "GRS_N_OR_R5[6]" :
               ((tx>tx_r7)&&(tx<=tx_r8))  ? "GRS_N_OR_R5[7]" :
               ((tx>tx_r8)&&(tx<=tx_r9))  ? "GRS_N_OR_R5[8]" :
               ((tx>tx_r9)&&(tx<=tx_r10))  ? "GRS_N_OR_R5[9]" :
               ((tx>tx_r10)&&(tx<=tx_r11))  ? "GRS_N_OR_R5[10]" :
               ((tx>tx_r11)&&(tx<=tx_r12))  ? "GRS_N_OR_R5[11]" :
               ((tx>tx_r12)&&(tx<=tx_r13))  ? "GRS_N_OR_R5[12]" :
               ((tx>tx_r13)&&(tx<=tx_r14))  ? "GRS_N_OR_R5[13]" : 
               ((tx>tx_r14)&&(tx<=tx_r15))  ? "GRS_N_OR_R5[14]" :
               ((tx>tx_r15)&&(tx<=tx_r16))  ? "GRS_N_OR_R5[15]" :
               ((tx>tx_r16)&&(tx<=tx_r17))  ? "GRS_N_OR_R5[16]" : 
               ((tx>tx_r17)&&(tx<=tx_r18))  ? "GRS_N_OR_R5[17]" 
                                            : "GRS_N_OR_R5[18]" ;
  
        gwen = ((tx>=tx_l1)&&(tx<=tx_bl)) ? "GWEN_OL_R5[0]" :
               ((tx>=tx_l2)&&(tx<tx_l1))  ? "GWEN_OL_R5[1]" :
               ((tx>=tx_l3)&&(tx<tx_l2))  ? "GWEN_OL_R5[2]" :
               ((tx>=tx_l4)&&(tx<tx_l3))  ? "GWEN_OL_R5[3]" :
                             (tx<tx_l4)   ? "GWEN_OL_R5[4]" :
               ((tx>=tx_bl)&&(tx<=tx_r1)) ? "GWEN_OR_R5[0]" :
               ((tx>tx_r1)&&(tx<=tx_r2))  ? "GWEN_OR_R5[1]" :
               ((tx>tx_r2)&&(tx<=tx_r3))  ? "GWEN_OR_R5[2]" :
               ((tx>tx_r3)&&(tx<=tx_r4))  ? "GWEN_OR_R5[3]" :
               ((tx>tx_r4)&&(tx<=tx_r5))  ? "GWEN_OR_R5[4]" :
               ((tx>tx_r5)&&(tx<=tx_r6))  ? "GWEN_OR_R5[5]" :
               ((tx>tx_r6)&&(tx<=tx_r7))  ? "GWEN_OR_R5[6]" :
               ((tx>tx_r7)&&(tx<=tx_r8))  ? "GWEN_OR_R5[7]" :
               ((tx>tx_r8)&&(tx<=tx_r9))  ? "GWEN_OR_R5[8]"  :
               ((tx>tx_r9)&&(tx<=tx_r10))  ? "GWEN_OR_R5[9]"  :
               ((tx>tx_r10)&&(tx<=tx_r11))  ? "GWEN_OR_R5[10]"  :
               ((tx>tx_r11)&&(tx<=tx_r12))  ? "GWEN_OR_R5[11]"  :
               ((tx>tx_r12)&&(tx<=tx_r13))  ? "GWEN_OR_R5[12]"  :
               ((tx>tx_r13)&&(tx<=tx_r14))  ? "GWEN_OR_R5[13]" : 
               ((tx>tx_r14)&&(tx<=tx_r15))  ? "GWEN_OR_R5[14]" :
               ((tx>tx_r15)&&(tx<=tx_r16))  ? "GWEN_OR_R5[15]" :
               ((tx>tx_r16)&&(tx<=tx_r17))  ? "GWEN_OR_R5[16]" : 
               ((tx>tx_r17)&&(tx<=tx_r18))  ? "GWEN_OR_R5[17]" 
                                            : "GWEN_OR_R5[18]";
  
        pu_n = ((tx>=tx_l1)&&(tx<=tx_bl)) ? "PUP_REL_N_OL_R5[0]" :
               ((tx>=tx_l2)&&(tx<tx_l1))  ? "PUP_REL_N_OL_R5[1]" :
               ((tx>=tx_l3)&&(tx<tx_l2))  ? "PUP_REL_N_OL_R5[2]" :
               ((tx>=tx_l4)&&(tx<tx_l3))  ? "PUP_REL_N_OL_R5[3]" :
                             (tx<tx_l4)   ? "PUP_REL_N_OL_R5[4]" :
               ((tx>=tx_bl)&&(tx<=tx_r1)) ? "PUP_REL_N_OR_R5[0]" :
               ((tx>tx_r1)&&(tx<=tx_r2))  ? "PUP_REL_N_OR_R5[1]" :
               ((tx>tx_r2)&&(tx<=tx_r3))  ? "PUP_REL_N_OR_R5[2]" :
               ((tx>tx_r3)&&(tx<=tx_r4))  ? "PUP_REL_N_OR_R5[3]" :
               ((tx>tx_r4)&&(tx<=tx_r5))  ? "PUP_REL_N_OR_R5[4]" :
               ((tx>tx_r5)&&(tx<=tx_r6))  ? "PUP_REL_N_OR_R5[5]" :
               ((tx>tx_r6)&&(tx<=tx_r7))  ? "PUP_REL_N_OR_R5[6]" :
               ((tx>tx_r7)&&(tx<=tx_r8))  ? "PUP_REL_N_OR_R5[7]" :
               ((tx>tx_r8)&&(tx<=tx_r9))  ? "PUP_REL_N_OR_R5[8]" :
               ((tx>tx_r9)&&(tx<=tx_r10))  ? "PUP_REL_N_OR_R5[9]"  :
               ((tx>tx_r10)&&(tx<=tx_r11))  ? "PUP_REL_N_OR_R5[10]" :
               ((tx>tx_r11)&&(tx<=tx_r12))  ? "PUP_REL_N_OR_R5[11]" :
               ((tx>tx_r12)&&(tx<=tx_r13))  ? "PUP_REL_N_OR_R5[12]" :
               ((tx>tx_r13)&&(tx<=tx_r14))  ? "PUP_REL_N_OR_R5[13]" : 
               ((tx>tx_r14)&&(tx<=tx_r15))  ? "PUP_REL_N_OR_R5[14]" :
               ((tx>tx_r15)&&(tx<=tx_r16))  ? "PUP_REL_N_OR_R5[15]" :
               ((tx>tx_r16)&&(tx<=tx_r17))  ? "PUP_REL_N_OR_R5[16]" : 
               ((tx>tx_r17)&&(tx<=tx_r18))  ? "PUP_REL_N_OR_R5[17]" 
                                            : "PUP_REL_N_OR_R5[18]";
  
        por_n_1p8 = ((tx>=tx_l1)&&(tx<=tx_bl)) ? "POR_N_1P8_OL_R5[0]" :
                    ((tx>=tx_l2)&&(tx<tx_l1))  ? "POR_N_1P8_OL_R5[1]" :
                    ((tx>=tx_l3)&&(tx<tx_l2))  ? "POR_N_1P8_OL_R5[2]" :
                    ((tx>=tx_l4)&&(tx<tx_l3))  ? "POR_N_1P8_OL_R5[3]" :
                                  (tx<tx_l4)   ? "POR_N_1P8_OL_R5[4]" :
                    ((tx>=tx_bl)&&(tx<=tx_r1)) ? "POR_N_1P8_OR_R5[0]" :
                    ((tx>tx_r1)&&(tx<=tx_r2))  ? "POR_N_1P8_OR_R5[1]" :
                    ((tx>tx_r2)&&(tx<=tx_r3))  ? "POR_N_1P8_OR_R5[2]" :
                    ((tx>tx_r3)&&(tx<=tx_r4))  ? "POR_N_1P8_OR_R5[3]" :
                    ((tx>tx_r4)&&(tx<=tx_r5))  ? "POR_N_1P8_OR_R5[4]" :
                    ((tx>tx_r5)&&(tx<=tx_r6))  ? "POR_N_1P8_OR_R5[5]" :
                    ((tx>tx_r6)&&(tx<=tx_r7))  ? "POR_N_1P8_OR_R5[6]" :
                    ((tx>tx_r7)&&(tx<=tx_r8))  ? "POR_N_1P8_OR_R5[7]" :
                    ((tx>tx_r8)&&(tx<=tx_r9))  ? "POR_N_1P8_OR_R5[8]" :
                    ((tx>tx_r9)&&(tx<=tx_r10))  ? "POR_N_1P8_OR_R5[9]"  :
                    ((tx>tx_r10)&&(tx<=tx_r11))  ? "POR_N_1P8_OR_R5[10]" :
                    ((tx>tx_r11)&&(tx<=tx_r12))  ? "POR_N_1P8_OR_R5[11]" :
                    ((tx>tx_r12)&&(tx<=tx_r13))  ? "POR_N_1P8_OR_R5[12]" :
                    ((tx>tx_r13)&&(tx<=tx_r14))  ? "POR_N_1P8_OR_R5[13]" : 
                    ((tx>tx_r14)&&(tx<=tx_r15))  ? "POR_N_1P8_OR_R5[14]" :
                    ((tx>tx_r15)&&(tx<=tx_r16))  ? "POR_N_1P8_OR_R5[15]" :
                    ((tx>tx_r16)&&(tx<=tx_r17))  ? "POR_N_1P8_OR_R5[16]" : 
                    ((tx>tx_r17)&&(tx<=tx_r18))  ? "POR_N_1P8_OR_R5[17]" 
                                                 : "POR_N_1P8_OR_R5[18]";
  
        prcfg_n =((tx>=tx_l1)&&(tx<=tx_bl)) ? "PRCFG_N_OL_R5[0]" :
                 ((tx>=tx_l2)&&(tx<tx_l1))  ? "PRCFG_N_OL_R5[1]" :
                 ((tx>=tx_l3)&&(tx<tx_l2))  ? "PRCFG_N_OL_R5[2]" :
                 ((tx>=tx_l4)&&(tx<tx_l3))  ? "PRCFG_N_OL_R5[3]" :
                               (tx<tx_l4)   ? "PRCFG_N_OL_R5[4]" :
                 ((tx>=tx_bl)&&(tx<=tx_r1)) ? "PRCFG_N_OR_R5[0]" :
                 ((tx>tx_r1)&&(tx<=tx_r2))  ? "PRCFG_N_OR_R5[1]" :
                 ((tx>tx_r2)&&(tx<=tx_r3))  ? "PRCFG_N_OR_R5[2]" :
                 ((tx>tx_r3)&&(tx<=tx_r4))  ? "PRCFG_N_OR_R5[3]" :
                 ((tx>tx_r4)&&(tx<=tx_r5))  ? "PRCFG_N_OR_R5[4]" :
                 ((tx>tx_r5)&&(tx<=tx_r6))  ? "PRCFG_N_OR_R5[5]" :
                 ((tx>tx_r6)&&(tx<=tx_r7))  ? "PRCFG_N_OR_R5[6]" : 
                 ((tx>tx_r7)&&(tx<=tx_r8))  ? "PRCFG_N_OR_R5[7]" : 
                 ((tx>tx_r8)&&(tx<=tx_r9))  ? "PRCFG_N_OR_R5[8]" : 
                 ((tx>tx_r9)&&(tx<=tx_r10))  ? "PRCFG_N_OR_R5[9]"  : 
                 ((tx>tx_r10)&&(tx<=tx_r11))  ? "PRCFG_N_OR_R5[10]" : 
                 ((tx>tx_r11)&&(tx<=tx_r12))  ? "PRCFG_N_OR_R5[11]" : 
                 ((tx>tx_r12)&&(tx<=tx_r13))  ? "PRCFG_N_OR_R5[12]" : 
                 ((tx>tx_r13)&&(tx<=tx_r14))  ? "PRCFG_N_OR_R5[13]" : 
                 ((tx>tx_r14)&&(tx<=tx_r15))  ? "PRCFG_N_OR_R5[14]" : 
                 ((tx>tx_r15)&&(tx<=tx_r16))  ? "PRCFG_N_OR_R5[15]" : 
                 ((tx>tx_r16)&&(tx<=tx_r17))  ? "PRCFG_N_OR_R5[16]" : 
                 ((tx>tx_r17)&&(tx<=tx_r18))  ? "PRCFG_N_OR_R5[17]" 
                                              : "PRCFG_N_OR_R5[18]";
  
        rst_n =((tx>=tx_l1)&&(tx<=tx_bl)) ? "RST_N_OL_R5[0]" :
               ((tx>=tx_l2)&&(tx<tx_l1))  ? "RST_N_OL_R5[1]" :
               ((tx>=tx_l3)&&(tx<tx_l2))  ? "RST_N_OL_R5[2]" :
               ((tx>=tx_l4)&&(tx<tx_l3))  ? "RST_N_OL_R5[3]" :
                             (tx<tx_l4)   ? "RST_N_OL_R5[4]" :
               ((tx>=tx_bl)&&(tx<=tx_r1)) ? "RST_N_OR_R5[0]" :
               ((tx>tx_r1)&&(tx<=tx_r2))  ? "RST_N_OR_R5[1]" :
               ((tx>tx_r2)&&(tx<=tx_r3))  ? "RST_N_OR_R5[2]" :
               ((tx>tx_r3)&&(tx<=tx_r4))  ? "RST_N_OR_R5[3]" :
               ((tx>tx_r4)&&(tx<=tx_r5))  ? "RST_N_OR_R5[4]" :
               ((tx>tx_r5)&&(tx<=tx_r6))  ? "RST_N_OR_R5[5]" :
               ((tx>tx_r6)&&(tx<=tx_r7))  ? "RST_N_OR_R5[6]" : 
               ((tx>tx_r7)&&(tx<=tx_r8))  ? "RST_N_OR_R5[7]" :
               ((tx>tx_r8)&&(tx<=tx_r9))  ? "RST_N_OR_R5[8]" : 
               ((tx>tx_r9)&&(tx<=tx_r10))  ? "RST_N_OR_R5[9]"  : 
               ((tx>tx_r10)&&(tx<=tx_r11))  ? "RST_N_OR_R5[10]" : 
               ((tx>tx_r11)&&(tx<=tx_r12))  ? "RST_N_OR_R5[11]" : 
               ((tx>tx_r12)&&(tx<=tx_r13))  ? "RST_N_OR_R5[12]" : 
               ((tx>tx_r13)&&(tx<=tx_r14))  ? "RST_N_OR_R5[13]" : 
               ((tx>tx_r14)&&(tx<=tx_r15))  ? "RST_N_OR_R5[14]" : 
               ((tx>tx_r15)&&(tx<=tx_r16))  ? "RST_N_OR_R5[15]" : 
               ((tx>tx_r16)&&(tx<=tx_r17))  ? "RST_N_OR_R5[16]" : 
               ((tx>tx_r17)&&(tx<=tx_r18))  ? "RST_N_OR_R5[17]" 
                                            : "RST_N_OR_R5[18]";

        gouten = ((tx>=tx_l1)&&(tx<=tx_bl)) ? "GOUTEN_OL_R5[0]" :
                 ((tx>=tx_l2)&&(tx<tx_l1))  ? "GOUTEN_OL_R5[1]" :
                 ((tx>=tx_l3)&&(tx<tx_l2))  ? "GOUTEN_OL_R5[2]" :
                 ((tx>=tx_l4)&&(tx<tx_l3))  ? "GOUTEN_OL_R5[3]" :
                               (tx<tx_l4)   ? "GOUTEN_OL_R5[4]" :
                 ((tx>=tx_bl)&&(tx<=tx_r1)) ? "GOUTEN_OR_R5[0]" :
                 ((tx>tx_r1)&&(tx<=tx_r2))  ? "GOUTEN_OR_R5[1]" :
                 ((tx>tx_r2)&&(tx<=tx_r3))  ? "GOUTEN_OR_R5[2]" :
                 ((tx>tx_r3)&&(tx<=tx_r4))  ? "GOUTEN_OR_R5[3]" :
                 ((tx>tx_r4)&&(tx<=tx_r5))  ? "GOUTEN_OR_R5[4]" :
                 ((tx>tx_r5)&&(tx<=tx_r6))  ? "GOUTEN_OR_R5[5]" : 
                 ((tx>tx_r6)&&(tx<=tx_r7))  ? "GOUTEN_OR_R5[6]" : 
                 ((tx>tx_r7)&&(tx<=tx_r8))  ? "GOUTEN_OR_R5[7]" :
                 ((tx>tx_r8)&&(tx<=tx_r9))  ? "GOUTEN_OR_R5[8]" : 
                 ((tx>tx_r9)&&(tx<=tx_r10))  ? "GOUTEN_OR_R5[9]"  : 
                 ((tx>tx_r10)&&(tx<=tx_r11))  ? "GOUTEN_OR_R5[10]" : 
                 ((tx>tx_r11)&&(tx<=tx_r12))  ? "GOUTEN_OR_R5[11]" : 
                 ((tx>tx_r12)&&(tx<=tx_r13))  ? "GOUTEN_OR_R5[12]" : 
                 ((tx>tx_r13)&&(tx<=tx_r14))  ? "GOUTEN_OR_R5[13]" : 
                 ((tx>tx_r14)&&(tx<=tx_r15))  ? "GOUTEN_OR_R5[14]" : 
                 ((tx>tx_r15)&&(tx<=tx_r16))  ? "GOUTEN_OR_R5[15]" : 
                 ((tx>tx_r16)&&(tx<=tx_r17))  ? "GOUTEN_OR_R5[16]" : 
                 ((tx>tx_r17)&&(tx<=tx_r18))  ? "GOUTEN_OR_R5[17]" 
                                              : "GOUTEN_OR_R5[18]";                         
  
        glogen = ((tx==(tx_bl-1))||(tx==(tx_bl-2))) ? "GLOGEN_OL_R5[0]" :
                 ((tx==(tx_l1-1))||(tx==(tx_l1-2))) ? "GLOGEN_OL_R5[1]" :
                 ((tx==(tx_l2-1))||(tx==(tx_l2-2))) ? "GLOGEN_OL_R5[2]" :
                 ((tx==(tx_l3-1))||(tx==(tx_l3-2))) ? "GLOGEN_OL_R5[3]" :
                 ((tx==(tx_l4-1))||(tx==(tx_l4-2))) ? "GLOGEN_OL_R5[4]" :
                 ((tx==(tx_bl+1))||(tx==(tx_bl+2))) ? "GLOGEN_OR_R5[0]" :
                 ((tx==(tx_r1+1))||(tx==(tx_r1+2))) ? "GLOGEN_OR_R5[1]" :
                 ((tx==(tx_r2+1))||(tx==(tx_r2+2))) ? "GLOGEN_OR_R5[2]" :
                 ((tx==(tx_r6+1))||(tx==(tx_r3+2))) ? "GLOGEN_OR_R5[3]" :
                 ((tx==(tx_r4+1))||(tx==(tx_r4+2))) ? "GLOGEN_OR_R5[4]" :
                 ((tx==(tx_r5+1))||(tx==(tx_r5+2))) ? "GLOGEN_OR_R5[5]" :
                 ((tx==(tx_r6+1))||(tx==(tx_r6+2))) ? "GLOGEN_OR_R5[6]" :
                 ((tx==(tx_r7+1))||(tx==(tx_r7+2))) ? "GLOGEN_OR_R5[7]" :
                 ((tx==(tx_r8+1))||(tx==(tx_r8+2))) ? "GLOGEN_OR_R5[8]" :
                 ((tx==(tx_r9+1))||(tx==(tx_r9+2))) ? "GLOGEN_OR_R5[9]" :
                 ((tx==(tx_r10+1))||(tx==(tx_r10+2))) ? "GLOGEN_OR_R5[10]" :
                 ((tx==(tx_r11+1))||(tx==(tx_r11+2))) ? "GLOGEN_OR_R5[11]" :
                 ((tx==(tx_r12+1))||(tx==(tx_r12+2))) ? "GLOGEN_OR_R5[12]" :
                 ((tx==(tx_r13+1))||(tx==(tx_r13+2))) ? "GLOGEN_OR_R5[13]" :
                 ((tx==(tx_r14+1))||(tx==(tx_r14+2))) ? "GLOGEN_OR_R5[14]" : 
                 ((tx==(tx_r15+1))||(tx==(tx_r15+2))) ? "GLOGEN_OR_R5[15]" :
                 ((tx==(tx_r16+1))||(tx==(tx_r16+2))) ? "GLOGEN_OR_R5[16]" : 
                 ((tx==(tx_r17+1))||(tx==(tx_r17+2))) ? "GLOGEN_OR_R5[17]" 
                                                      : "GLOGEN_OR_R5[18]";                              
  
        por_n  = ((tx==(tx_bl-1))||(tx==(tx_bl-2))) ? "POR_N_OL_R5[0]" :
                 ((tx==(tx_l1-1))||(tx==(tx_l1-2))) ? "POR_N_OL_R5[1]" :
                 ((tx==(tx_l2-1))||(tx==(tx_l2-2))) ? "POR_N_OL_R5[2]" :
                 ((tx==(tx_l3-1))||(tx==(tx_l3-2))) ? "POR_N_OL_R5[3]" :
                 ((tx==(tx_l4-1))||(tx==(tx_l4-2))) ? "POR_N_OL_R5[4]" :
                 ((tx==(tx_bl+1))||(tx==(tx_bl+2))) ? "POR_N_OR_R5[0]" :
                 ((tx==(tx_r1+1))||(tx==(tx_r1+2))) ? "POR_N_OR_R5[1]" :
                 ((tx==(tx_r2+1))||(tx==(tx_r2+2))) ? "POR_N_OR_R5[2]" :
                 ((tx==(tx_r3+1))||(tx==(tx_r3+2))) ? "POR_N_OR_R5[3]" :
                 ((tx==(tx_r4+1))||(tx==(tx_r4+2))) ? "POR_N_OR_R5[4]" :
                 ((tx==(tx_r5+1))||(tx==(tx_r5+2))) ? "POR_N_OR_R5[5]" :
                 ((tx==(tx_r6+1))||(tx==(tx_r6+2))) ? "POR_N_OR_R5[6]" :
                 ((tx==(tx_r7+1))||(tx==(tx_r7+2))) ? "POR_N_OR_R5[7]" :
                 ((tx==(tx_r8+1))||(tx==(tx_r8+2))) ? "POR_N_OR_R5[8]" :
                 ((tx==(tx_r9+1))||(tx==(tx_r9+2))) ? "POR_N_OR_R5[9]" :
                 ((tx==(tx_r10+1))||(tx==(tx_r10+2))) ? "POR_N_OR_R5[10]" :
                 ((tx==(tx_r11+1))||(tx==(tx_r11+2))) ? "POR_N_OR_R5[11]" :
                 ((tx==(tx_r12+1))||(tx==(tx_r12+2))) ? "POR_N_OR_R5[12]" :
                 ((tx==(tx_r13+1))||(tx==(tx_r13+2))) ? "POR_N_OR_R5[13]" :
                 ((tx==(tx_r14+1))||(tx==(tx_r14+2))) ? "POR_N_OR_R5[14]" : 
                 ((tx==(tx_r15+1))||(tx==(tx_r15+2))) ? "POR_N_OR_R5[15]" :
                 ((tx==(tx_r16+1))||(tx==(tx_r16+2))) ? "POR_N_OR_R5[16]" : 
                 ((tx==(tx_r17+1))||(tx==(tx_r17+2))) ? "POR_N_OR_R5[17]" 
                                                      : "POR_N_OR_R5[18]"; 
      }
      else if(rx==2)
      {
        grs_n =((tx>=tx_l2)&&(tx<tx_bl))  ? "GRS_N_OL_R4[0]" :
               ((tx>=tx_l3)&&(tx<tx_l2))  ? "GRS_N_OL_R4[1]" :
               ((tx>=tx_l4)&&(tx<tx_l3))  ? "GRS_N_OL_R4[2]" :
                             (tx<tx_l4)   ? "GRS_N_OL_R4[3]" :
               ((tx>=tx_bl)&&(tx<=tx_r1)) ? "GRS_N_OR_R4[0]" :
               ((tx>tx_r1)&&(tx<=tx_r2))  ? "GRS_N_OR_R4[1]" :
               ((tx>tx_r2)&&(tx<=tx_r3))  ? "GRS_N_OR_R4[2]" :
               ((tx>tx_r3)&&(tx<=tx_r4))  ? "GRS_N_OR_R4[3]" :
               ((tx>tx_r4)&&(tx<=tx_r5))  ? "GRS_N_OR_R4[4]" :
               ((tx>tx_r5)&&(tx<=tx_r6))  ? "GRS_N_OR_R4[5]" :
               ((tx>tx_r6)&&(tx<=tx_r7))  ? "GRS_N_OR_R4[6]" :
               ((tx>tx_r7)&&(tx<=tx_r8))  ? "GRS_N_OR_R4[7]" :
               ((tx>tx_r8)&&(tx<=tx_r9))  ? "GRS_N_OR_R4[8]" :
               ((tx>tx_r9)&&(tx<=tx_r10))  ? "GRS_N_OR_R4[9]" :
               ((tx>tx_r10)&&(tx<=tx_r11))  ? "GRS_N_OR_R4[10]" :
               ((tx>tx_r11)&&(tx<=tx_r12))  ? "GRS_N_OR_R4[11]" :
               ((tx>tx_r12)&&(tx<=tx_r13))  ? "GRS_N_OR_R4[12]" :
               ((tx>tx_r13)&&(tx<=tx_r14))  ? "GRS_N_OR_R4[13]" : 
               ((tx>tx_r14)&&(tx<=tx_r15))  ? "GRS_N_OR_R4[14]" :
               ((tx>tx_r15)&&(tx<=tx_r16))  ? "GRS_N_OR_R4[15]" :
               ((tx>tx_r16)&&(tx<=tx_r17))  ? "GRS_N_OR_R4[16]" : 
               ((tx>tx_r17)&&(tx<=tx_r18))  ? "GRS_N_OR_R4[17]" 
                                            : "GRS_N_OR_R4[18]" ;
  
        gwen = ((tx>=tx_l2)&&(tx<tx_bl))  ? "GWEN_OL_R4[0]" :
               ((tx>=tx_l3)&&(tx<tx_l2))  ? "GWEN_OL_R4[1]" :
               ((tx>=tx_l4)&&(tx<tx_l3))  ? "GWEN_OL_R4[2]" :
                             (tx<tx_l4)   ? "GWEN_OL_R4[3]" :
               ((tx>=tx_bl)&&(tx<=tx_r1)) ? "GWEN_OR_R4[0]" :
               ((tx>tx_r1)&&(tx<=tx_r2))  ? "GWEN_OR_R4[1]" :
               ((tx>tx_r2)&&(tx<=tx_r3))  ? "GWEN_OR_R4[2]" :
               ((tx>tx_r3)&&(tx<=tx_r4))  ? "GWEN_OR_R4[3]" :
               ((tx>tx_r4)&&(tx<=tx_r5))  ? "GWEN_OR_R4[4]" :
               ((tx>tx_r5)&&(tx<=tx_r6))  ? "GWEN_OR_R4[5]" :
               ((tx>tx_r6)&&(tx<=tx_r7))  ? "GWEN_OR_R4[6]" :
               ((tx>tx_r7)&&(tx<=tx_r8))  ? "GWEN_OR_R4[7]" :
               ((tx>tx_r8)&&(tx<=tx_r9))  ? "GWEN_OR_R4[8]"  :
               ((tx>tx_r9)&&(tx<=tx_r10))  ? "GWEN_OR_R4[9]"  :
               ((tx>tx_r10)&&(tx<=tx_r11))  ? "GWEN_OR_R4[10]"  :
               ((tx>tx_r11)&&(tx<=tx_r12))  ? "GWEN_OR_R4[11]"  :
               ((tx>tx_r12)&&(tx<=tx_r13))  ? "GWEN_OR_R4[12]"  :
               ((tx>tx_r13)&&(tx<=tx_r14))  ? "GWEN_OR_R4[13]" : 
               ((tx>tx_r14)&&(tx<=tx_r15))  ? "GWEN_OR_R4[14]" :
               ((tx>tx_r15)&&(tx<=tx_r16))  ? "GWEN_OR_R4[15]" :
               ((tx>tx_r16)&&(tx<=tx_r17))  ? "GWEN_OR_R4[16]" : 
               ((tx>tx_r17)&&(tx<=tx_r18))  ? "GWEN_OR_R4[17]" 
                                            : "GWEN_OR_R4[18]";
  
        pu_n = ((tx>=tx_l2)&&(tx<tx_bl))  ? "PUP_REL_N_OL_R4[0]" :
               ((tx>=tx_l3)&&(tx<tx_l2))  ? "PUP_REL_N_OL_R4[1]" :
               ((tx>=tx_l4)&&(tx<tx_l3))  ? "PUP_REL_N_OL_R4[2]" :
                             (tx<tx_l4)   ? "PUP_REL_N_OL_R4[3]" :
               ((tx>=tx_bl)&&(tx<=tx_r1)) ? "PUP_REL_N_OR_R4[0]" :
               ((tx>tx_r1)&&(tx<=tx_r2))  ? "PUP_REL_N_OR_R4[1]" :
               ((tx>tx_r2)&&(tx<=tx_r3))  ? "PUP_REL_N_OR_R4[2]" :
               ((tx>tx_r3)&&(tx<=tx_r4))  ? "PUP_REL_N_OR_R4[3]" :
               ((tx>tx_r4)&&(tx<=tx_r5))  ? "PUP_REL_N_OR_R4[4]" :
               ((tx>tx_r5)&&(tx<=tx_r6))  ? "PUP_REL_N_OR_R4[5]" :
               ((tx>tx_r6)&&(tx<=tx_r7))  ? "PUP_REL_N_OR_R4[6]" :
               ((tx>tx_r7)&&(tx<=tx_r8))  ? "PUP_REL_N_OR_R4[7]" :
               ((tx>tx_r8)&&(tx<=tx_r9))  ? "PUP_REL_N_OR_R4[8]" :
               ((tx>tx_r9)&&(tx<=tx_r10))  ? "PUP_REL_N_OR_R4[9]"  :
               ((tx>tx_r10)&&(tx<=tx_r11))  ? "PUP_REL_N_OR_R4[10]" :
               ((tx>tx_r11)&&(tx<=tx_r12))  ? "PUP_REL_N_OR_R4[11]" :
               ((tx>tx_r12)&&(tx<=tx_r13))  ? "PUP_REL_N_OR_R4[12]" :
               ((tx>tx_r13)&&(tx<=tx_r14))  ? "PUP_REL_N_OR_R4[13]" : 
               ((tx>tx_r14)&&(tx<=tx_r15))  ? "PUP_REL_N_OR_R4[14]" :
               ((tx>tx_r15)&&(tx<=tx_r16))  ? "PUP_REL_N_OR_R4[15]" :
               ((tx>tx_r16)&&(tx<=tx_r17))  ? "PUP_REL_N_OR_R4[16]" : 
               ((tx>tx_r17)&&(tx<=tx_r18))  ? "PUP_REL_N_OR_R4[17]" 
                                            : "PUP_REL_N_OR_R4[18]";
  
        por_n_1p8 = ((tx>=tx_l2)&&(tx<tx_bl))  ? "POR_N_1P8_OL_R4[0]" :
                    ((tx>=tx_l3)&&(tx<tx_l2))  ? "POR_N_1P8_OL_R4[1]" :
                    ((tx>=tx_l4)&&(tx<tx_l3))  ? "POR_N_1P8_OL_R4[2]" :
                                  (tx<tx_l4)   ? "POR_N_1P8_OL_R4[3]" :
                    ((tx>=tx_bl)&&(tx<=tx_r1)) ? "POR_N_1P8_OR_R4[0]" :
                    ((tx>tx_r1)&&(tx<=tx_r2))  ? "POR_N_1P8_OR_R4[1]" :
                    ((tx>tx_r2)&&(tx<=tx_r3))  ? "POR_N_1P8_OR_R4[2]" :
                    ((tx>tx_r3)&&(tx<=tx_r4))  ? "POR_N_1P8_OR_R4[3]" :
                    ((tx>tx_r4)&&(tx<=tx_r5))  ? "POR_N_1P8_OR_R4[4]" :
                    ((tx>tx_r5)&&(tx<=tx_r6))  ? "POR_N_1P8_OR_R4[5]" :
                    ((tx>tx_r6)&&(tx<=tx_r7))  ? "POR_N_1P8_OR_R4[6]" :
                    ((tx>tx_r7)&&(tx<=tx_r8))  ? "POR_N_1P8_OR_R4[7]" : 
                    ((tx>tx_r8)&&(tx<=tx_r9))  ? "POR_N_1P8_OR_R4[8]" :
                    ((tx>tx_r9)&&(tx<=tx_r10))  ? "POR_N_1P8_OR_R4[9]"  :
                    ((tx>tx_r10)&&(tx<=tx_r11))  ? "POR_N_1P8_OR_R4[10]" :
                    ((tx>tx_r11)&&(tx<=tx_r12))  ? "POR_N_1P8_OR_R4[11]" :
                    ((tx>tx_r12)&&(tx<=tx_r13))  ? "POR_N_1P8_OR_R4[12]" :
                    ((tx>tx_r13)&&(tx<=tx_r14))  ? "POR_N_1P8_OR_R4[13]" : 
                    ((tx>tx_r14)&&(tx<=tx_r15))  ? "POR_N_1P8_OR_R4[14]" :
                    ((tx>tx_r15)&&(tx<=tx_r16))  ? "POR_N_1P8_OR_R4[15]" :
                    ((tx>tx_r16)&&(tx<=tx_r17))  ? "POR_N_1P8_OR_R4[16]" : 
                    ((tx>tx_r17)&&(tx<=tx_r18))  ? "POR_N_1P8_OR_R4[17]" 
                                                 : "POR_N_1P8_OR_R4[18]";
  
        prcfg_n =((tx>=tx_l2)&&(tx<tx_bl))  ? "PRCFG_N_OL_R4[0]" :
                 ((tx>=tx_l3)&&(tx<tx_l2))  ? "PRCFG_N_OL_R4[1]" :
                 ((tx>=tx_l4)&&(tx<tx_l3))  ? "PRCFG_N_OL_R4[2]" :
                               (tx<tx_l4)   ? "PRCFG_N_OL_R4[3]" :
                 ((tx>=tx_bl)&&(tx<=tx_r1)) ? "PRCFG_N_OR_R4[0]" :
                 ((tx>tx_r1)&&(tx<=tx_r2))  ? "PRCFG_N_OR_R4[1]" :
                 ((tx>tx_r2)&&(tx<=tx_r3))  ? "PRCFG_N_OR_R4[2]" :
                 ((tx>tx_r3)&&(tx<=tx_r4))  ? "PRCFG_N_OR_R4[3]" :
                 ((tx>tx_r4)&&(tx<=tx_r5))  ? "PRCFG_N_OR_R4[4]" :
                 ((tx>tx_r5)&&(tx<=tx_r6))  ? "PRCFG_N_OR_R4[5]" :
                 ((tx>tx_r6)&&(tx<=tx_r7))  ? "PRCFG_N_OR_R4[6]" : 
                 ((tx>tx_r7)&&(tx<=tx_r8))  ? "PRCFG_N_OR_R4[7]" :
                 ((tx>tx_r8)&&(tx<=tx_r9))  ? "PRCFG_N_OR_R4[8]" : 
                 ((tx>tx_r9)&&(tx<=tx_r10))  ? "PRCFG_N_OR_R4[9]"  : 
                 ((tx>tx_r10)&&(tx<=tx_r11))  ? "PRCFG_N_OR_R4[10]" : 
                 ((tx>tx_r11)&&(tx<=tx_r12))  ? "PRCFG_N_OR_R4[11]" : 
                 ((tx>tx_r12)&&(tx<=tx_r13))  ? "PRCFG_N_OR_R4[12]" : 
                 ((tx>tx_r13)&&(tx<=tx_r14))  ? "PRCFG_N_OR_R4[13]" : 
                 ((tx>tx_r14)&&(tx<=tx_r15))  ? "PRCFG_N_OR_R4[14]" : 
                 ((tx>tx_r15)&&(tx<=tx_r16))  ? "PRCFG_N_OR_R4[15]" : 
                 ((tx>tx_r16)&&(tx<=tx_r17))  ? "PRCFG_N_OR_R4[16]" : 
                 ((tx>tx_r17)&&(tx<=tx_r18))  ? "PRCFG_N_OR_R4[17]" 
                                              : "PRCFG_N_OR_R4[18]";
  
        rst_n =((tx>=tx_l2)&&(tx<tx_bl))  ? "RST_N_OL_R4[0]" :
               ((tx>=tx_l3)&&(tx<tx_l2))  ? "RST_N_OL_R4[1]" :
               ((tx>=tx_l4)&&(tx<tx_l3))  ? "RST_N_OL_R4[2]" :
                             (tx<tx_l4)   ? "RST_N_OL_R4[3]" :
               ((tx>=tx_bl)&&(tx<=tx_r1)) ? "RST_N_OR_R4[0]" :
               ((tx>tx_r1)&&(tx<=tx_r2))  ? "RST_N_OR_R4[1]" :
               ((tx>tx_r2)&&(tx<=tx_r3))  ? "RST_N_OR_R4[2]" :
               ((tx>tx_r3)&&(tx<=tx_r4))  ? "RST_N_OR_R4[3]" :
               ((tx>tx_r4)&&(tx<=tx_r5))  ? "RST_N_OR_R4[4]" :
               ((tx>tx_r5)&&(tx<=tx_r6))  ? "RST_N_OR_R4[5]" :
               ((tx>tx_r6)&&(tx<=tx_r7))  ? "RST_N_OR_R4[6]" : 
               ((tx>tx_r7)&&(tx<=tx_r8))  ? "RST_N_OR_R4[7]" :
               ((tx>tx_r8)&&(tx<=tx_r9))  ? "RST_N_OR_R4[8]" : 
               ((tx>tx_r9)&&(tx<=tx_r10))  ? "RST_N_OR_R4[9]"  : 
               ((tx>tx_r10)&&(tx<=tx_r11))  ? "RST_N_OR_R4[10]" : 
               ((tx>tx_r11)&&(tx<=tx_r12))  ? "RST_N_OR_R4[11]" : 
               ((tx>tx_r12)&&(tx<=tx_r13))  ? "RST_N_OR_R4[12]" : 
               ((tx>tx_r13)&&(tx<=tx_r14))  ? "RST_N_OR_R4[13]" : 
               ((tx>tx_r14)&&(tx<=tx_r15))  ? "RST_N_OR_R4[14]" : 
               ((tx>tx_r15)&&(tx<=tx_r16))  ? "RST_N_OR_R4[15]" : 
               ((tx>tx_r16)&&(tx<=tx_r17))  ? "RST_N_OR_R4[16]" : 
               ((tx>tx_r17)&&(tx<=tx_r18))  ? "RST_N_OR_R4[17]" 
                                            : "RST_N_OR_R4[18]";

        gouten = ((tx>=tx_l2)&&(tx<tx_bl))  ? "GOUTEN_OL_R4[0]" :
                 ((tx>=tx_l3)&&(tx<tx_l2))  ? "GOUTEN_OL_R4[1]" :
                 ((tx>=tx_l4)&&(tx<tx_l3))  ? "GOUTEN_OL_R4[2]" :
                               (tx<tx_l4)   ? "GOUTEN_OL_R4[3]" :
                 ((tx>=tx_bl)&&(tx<=tx_r1)) ? "GOUTEN_OR_R4[0]" :
                 ((tx>tx_r1)&&(tx<=tx_r2))  ? "GOUTEN_OR_R4[1]" :
                 ((tx>tx_r2)&&(tx<=tx_r3))  ? "GOUTEN_OR_R4[2]" :
                 ((tx>tx_r3)&&(tx<=tx_r4))  ? "GOUTEN_OR_R4[3]" :
                 ((tx>tx_r4)&&(tx<=tx_r5))  ? "GOUTEN_OR_R4[4]" :
                 ((tx>tx_r5)&&(tx<=tx_r6))  ? "GOUTEN_OR_R4[5]" : 
                 ((tx>tx_r6)&&(tx<=tx_r7))  ? "GOUTEN_OR_R4[6]" : 
                 ((tx>tx_r7)&&(tx<=tx_r8))  ? "GOUTEN_OR_R4[7]" :
                 ((tx>tx_r8)&&(tx<=tx_r9))  ? "GOUTEN_OR_R4[8]" : 
                 ((tx>tx_r9)&&(tx<=tx_r10))  ? "GOUTEN_OR_R4[9]"  : 
                 ((tx>tx_r10)&&(tx<=tx_r11))  ? "GOUTEN_OR_R4[10]" : 
                 ((tx>tx_r11)&&(tx<=tx_r12))  ? "GOUTEN_OR_R4[11]" : 
                 ((tx>tx_r12)&&(tx<=tx_r13))  ? "GOUTEN_OR_R4[12]" : 
                 ((tx>tx_r13)&&(tx<=tx_r14))  ? "GOUTEN_OR_R4[13]" : 
                 ((tx>tx_r14)&&(tx<=tx_r15))  ? "GOUTEN_OR_R4[14]" : 
                 ((tx>tx_r15)&&(tx<=tx_r16))  ? "GOUTEN_OR_R4[15]" : 
                 ((tx>tx_r16)&&(tx<=tx_r17))  ? "GOUTEN_OR_R4[16]" : 
                 ((tx>tx_r17)&&(tx<=tx_r18))  ? "GOUTEN_OR_R4[17]" 
                                              : "GOUTEN_OR_R4[18]";                         
  
        glogen = ((tx==(tx_bl-1))||(tx==(tx_bl-2))) ? "GLOGEN_OL_R4[0]" :
                 ((tx==(tx_l2-1))||(tx==(tx_l2-2))) ? "GLOGEN_OL_R4[1]" :
                 ((tx==(tx_l3-1))||(tx==(tx_l3-2))) ? "GLOGEN_OL_R4[2]" :
                 ((tx==(tx_l4-1))||(tx==(tx_l4-2))) ? "GLOGEN_OL_R4[3]" :
                 ((tx==(tx_bl+1))||(tx==(tx_bl+2))) ? "GLOGEN_OR_R4[0]" :
                 ((tx==(tx_r1+1))||(tx==(tx_r1+2))) ? "GLOGEN_OR_R4[1]" :
                 ((tx==(tx_r2+1))||(tx==(tx_r2+2))) ? "GLOGEN_OR_R4[2]" :
                 ((tx==(tx_r6+1))||(tx==(tx_r3+2))) ? "GLOGEN_OR_R4[3]" :
                 ((tx==(tx_r4+1))||(tx==(tx_r4+2))) ? "GLOGEN_OR_R4[4]" :
                 ((tx==(tx_r5+1))||(tx==(tx_r5+2))) ? "GLOGEN_OR_R4[5]" :
                 ((tx==(tx_r6+1))||(tx==(tx_r6+2))) ? "GLOGEN_OR_R4[6]" :
                 ((tx==(tx_r7+1))||(tx==(tx_r7+2))) ? "GLOGEN_OR_R4[7]" :
                 ((tx==(tx_r8+1))||(tx==(tx_r8+2))) ? "GLOGEN_OR_R4[8]" :
                 ((tx==(tx_r9+1))||(tx==(tx_r9+2))) ? "GLOGEN_OR_R4[9]" :
                 ((tx==(tx_r10+1))||(tx==(tx_r10+2))) ? "GLOGEN_OR_R4[10]" :
                 ((tx==(tx_r11+1))||(tx==(tx_r11+2))) ? "GLOGEN_OR_R4[11]" :
                 ((tx==(tx_r12+1))||(tx==(tx_r12+2))) ? "GLOGEN_OR_R4[12]" :
                 ((tx==(tx_r13+1))||(tx==(tx_r13+2))) ? "GLOGEN_OR_R4[13]" :
                 ((tx==(tx_r14+1))||(tx==(tx_r14+2))) ? "GLOGEN_OR_R4[14]" : 
                 ((tx==(tx_r15+1))||(tx==(tx_r15+2))) ? "GLOGEN_OR_R4[15]" :
                 ((tx==(tx_r16+1))||(tx==(tx_r16+2))) ? "GLOGEN_OR_R4[16]" : 
                 ((tx==(tx_r17+1))||(tx==(tx_r17+2))) ? "GLOGEN_OR_R4[17]" 
                                                      : "GLOGEN_OR_R4[18]";                              
  
        por_n  = ((tx==(tx_bl-1))||(tx==(tx_bl-2))) ? "POR_N_OL_R4[0]" :
                 ((tx==(tx_l2-1))||(tx==(tx_l2-2))) ? "POR_N_OL_R4[1]" :
                 ((tx==(tx_l3-1))||(tx==(tx_l3-2))) ? "POR_N_OL_R4[2]" :
                 ((tx==(tx_l4-1))||(tx==(tx_l4-2))) ? "POR_N_OL_R4[3]" :
                 ((tx==(tx_bl+1))||(tx==(tx_bl+2))) ? "POR_N_OR_R4[0]" :
                 ((tx==(tx_r1+1))||(tx==(tx_r1+2))) ? "POR_N_OR_R4[1]" :
                 ((tx==(tx_r2+1))||(tx==(tx_r2+2))) ? "POR_N_OR_R4[2]" :
                 ((tx==(tx_r3+1))||(tx==(tx_r3+2))) ? "POR_N_OR_R4[3]" :
                 ((tx==(tx_r4+1))||(tx==(tx_r4+2))) ? "POR_N_OR_R4[4]" :
                 ((tx==(tx_r5+1))||(tx==(tx_r5+2))) ? "POR_N_OR_R4[5]" :
                 ((tx==(tx_r6+1))||(tx==(tx_r6+2))) ? "POR_N_OR_R4[6]" :
                 ((tx==(tx_r7+1))||(tx==(tx_r7+2))) ? "POR_N_OR_R4[7]" :
                 ((tx==(tx_r8+1))||(tx==(tx_r8+2))) ? "POR_N_OR_R4[8]" :
                 ((tx==(tx_r9+1))||(tx==(tx_r9+2))) ? "POR_N_OR_R4[9]" :
                 ((tx==(tx_r10+1))||(tx==(tx_r10+2))) ? "POR_N_OR_R4[10]" :
                 ((tx==(tx_r11+1))||(tx==(tx_r11+2))) ? "POR_N_OR_R4[11]" :
                 ((tx==(tx_r12+1))||(tx==(tx_r12+2))) ? "POR_N_OR_R4[12]" :
                 ((tx==(tx_r13+1))||(tx==(tx_r13+2))) ? "POR_N_OR_R4[13]" :
                 ((tx==(tx_r14+1))||(tx==(tx_r14+2))) ? "POR_N_OR_R4[14]" : 
                 ((tx==(tx_r15+1))||(tx==(tx_r15+2))) ? "POR_N_OR_R4[15]" :
                 ((tx==(tx_r16+1))||(tx==(tx_r16+2))) ? "POR_N_OR_R4[16]" : 
                 ((tx==(tx_r17+1))||(tx==(tx_r17+2))) ? "POR_N_OR_R4[17]" 
                                                      : "POR_N_OR_R4[18]"; 
  
      }
      else if(rx==3)
      {
        grs_n =((tx>=tx_l2)&&(tx<tx_bl))  ? "GRS_N_OL_R3[0]" :
               ((tx>=tx_l3)&&(tx<tx_l2))  ? "GRS_N_OL_R3[1]" :
               ((tx>=tx_l4)&&(tx<tx_l3))  ? "GRS_N_OL_R3[2]" :
                             (tx<tx_l4)   ? "GRS_N_OL_R3[3]" :
               ((tx>=tx_bl)&&(tx<=tx_r1)) ? "GRS_N_OR_R3[0]" :
               ((tx>tx_r1)&&(tx<=tx_r2))  ? "GRS_N_OR_R3[1]" :
               ((tx>tx_r2)&&(tx<=tx_r3))  ? "GRS_N_OR_R3[2]" :
               ((tx>tx_r3)&&(tx<=tx_r4))  ? "GRS_N_OR_R3[3]" :
               ((tx>tx_r4)&&(tx<=tx_r5))  ? "GRS_N_OR_R3[4]" :
               ((tx>tx_r5)&&(tx<=tx_r6))  ? "GRS_N_OR_R3[5]" :
               ((tx>tx_r6)&&(tx<=tx_r7))  ? "GRS_N_OR_R3[6]" :
               ((tx>tx_r7)&&(tx<=tx_r8))  ? "GRS_N_OR_R3[7]" :
               ((tx>tx_r8)&&(tx<=tx_r9))  ? "GRS_N_OR_R3[8]" :
               ((tx>tx_r9)&&(tx<=tx_r10))  ? "GRS_N_OR_R3[9]" :
               ((tx>tx_r10)&&(tx<=tx_r11))  ? "GRS_N_OR_R3[10]" :
               ((tx>tx_r11)&&(tx<=tx_r12))  ? "GRS_N_OR_R3[11]" :
               ((tx>tx_r12)&&(tx<=tx_r13))  ? "GRS_N_OR_R3[12]" :
               ((tx>tx_r13)&&(tx<=tx_r14))  ? "GRS_N_OR_R3[13]" : 
               ((tx>tx_r14)&&(tx<=tx_r15))  ? "GRS_N_OR_R3[14]" :
               ((tx>tx_r15)&&(tx<=tx_r16))  ? "GRS_N_OR_R3[15]" :
               ((tx>tx_r16)&&(tx<=tx_r17))  ? "GRS_N_OR_R3[16]" : 
               ((tx>tx_r17)&&(tx<=tx_r18))  ? "GRS_N_OR_R3[17]" 
                                            : "GRS_N_OR_R3[18]" ;
  
        gwen = ((tx>=tx_l2)&&(tx<tx_bl))  ? "GWEN_OL_R3[0]" :
               ((tx>=tx_l3)&&(tx<tx_l2))  ? "GWEN_OL_R3[1]" :
               ((tx>=tx_l4)&&(tx<tx_l3))  ? "GWEN_OL_R3[2]" :
                             (tx<tx_l4)   ? "GWEN_OL_R3[3]" :
               ((tx>=tx_bl)&&(tx<=tx_r1)) ? "GWEN_OR_R3[0]" :
               ((tx>tx_r1)&&(tx<=tx_r2))  ? "GWEN_OR_R3[1]" :
               ((tx>tx_r2)&&(tx<=tx_r3))  ? "GWEN_OR_R3[2]" :
               ((tx>tx_r3)&&(tx<=tx_r4))  ? "GWEN_OR_R3[3]" :
               ((tx>tx_r4)&&(tx<=tx_r5))  ? "GWEN_OR_R3[4]" :
               ((tx>tx_r5)&&(tx<=tx_r6))  ? "GWEN_OR_R3[5]" :
               ((tx>tx_r6)&&(tx<=tx_r7))  ? "GWEN_OR_R3[6]" :
               ((tx>tx_r7)&&(tx<=tx_r8))  ? "GWEN_OR_R3[7]" :
               ((tx>tx_r8)&&(tx<=tx_r9))  ? "GWEN_OR_R3[8]"  :
               ((tx>tx_r9)&&(tx<=tx_r10))  ? "GWEN_OR_R3[9]"  :
               ((tx>tx_r10)&&(tx<=tx_r11))  ? "GWEN_OR_R3[10]"  :
               ((tx>tx_r11)&&(tx<=tx_r12))  ? "GWEN_OR_R3[11]"  :
               ((tx>tx_r12)&&(tx<=tx_r13))  ? "GWEN_OR_R3[12]"  :
               ((tx>tx_r13)&&(tx<=tx_r14))  ? "GWEN_OR_R3[13]" : 
               ((tx>tx_r14)&&(tx<=tx_r15))  ? "GWEN_OR_R3[14]" :
               ((tx>tx_r15)&&(tx<=tx_r16))  ? "GWEN_OR_R3[15]" :
               ((tx>tx_r16)&&(tx<=tx_r17))  ? "GWEN_OR_R3[16]" : 
               ((tx>tx_r17)&&(tx<=tx_r18))  ? "GWEN_OR_R3[17]" 
                                            : "GWEN_OR_R3[18]";
  
        pu_n = ((tx>=tx_l2)&&(tx<tx_bl))  ? "PUP_REL_N_OL_R3[0]" :
               ((tx>=tx_l3)&&(tx<tx_l2))  ? "PUP_REL_N_OL_R3[1]" :
               ((tx>=tx_l4)&&(tx<tx_l3))  ? "PUP_REL_N_OL_R3[2]" :
                             (tx<tx_l4)   ? "PUP_REL_N_OL_R3[3]" :
               ((tx>=tx_bl)&&(tx<=tx_r1)) ? "PUP_REL_N_OR_R3[0]" :
               ((tx>tx_r1)&&(tx<=tx_r2))  ? "PUP_REL_N_OR_R3[1]" :
               ((tx>tx_r2)&&(tx<=tx_r3))  ? "PUP_REL_N_OR_R3[2]" :
               ((tx>tx_r3)&&(tx<=tx_r4))  ? "PUP_REL_N_OR_R3[3]" :
               ((tx>tx_r4)&&(tx<=tx_r5))  ? "PUP_REL_N_OR_R3[4]" :
               ((tx>tx_r5)&&(tx<=tx_r6))  ? "PUP_REL_N_OR_R3[5]" :
               ((tx>tx_r6)&&(tx<=tx_r7))  ? "PUP_REL_N_OR_R3[6]" :
               ((tx>tx_r7)&&(tx<=tx_r8))  ? "PUP_REL_N_OR_R3[7]" :
               ((tx>tx_r8)&&(tx<=tx_r9))  ? "PUP_REL_N_OR_R3[8]" :
               ((tx>tx_r9)&&(tx<=tx_r10))  ? "PUP_REL_N_OR_R3[9]"  :
               ((tx>tx_r10)&&(tx<=tx_r11))  ? "PUP_REL_N_OR_R3[10]" :
               ((tx>tx_r11)&&(tx<=tx_r12))  ? "PUP_REL_N_OR_R3[11]" :
               ((tx>tx_r12)&&(tx<=tx_r13))  ? "PUP_REL_N_OR_R3[12]" :
               ((tx>tx_r13)&&(tx<=tx_r14))  ? "PUP_REL_N_OR_R3[13]" : 
               ((tx>tx_r14)&&(tx<=tx_r15))  ? "PUP_REL_N_OR_R3[14]" :
               ((tx>tx_r15)&&(tx<=tx_r16))  ? "PUP_REL_N_OR_R3[15]" :
               ((tx>tx_r16)&&(tx<=tx_r17))  ? "PUP_REL_N_OR_R3[16]" : 
               ((tx>tx_r17)&&(tx<=tx_r18))  ? "PUP_REL_N_OR_R3[17]" 
                                            : "PUP_REL_N_OR_R3[18]";
  
        por_n_1p8 = ((tx>=tx_l2)&&(tx<tx_bl))  ? "POR_N_1P8_OL_R3[0]" :
                    ((tx>=tx_l3)&&(tx<tx_l2))  ? "POR_N_1P8_OL_R3[1]" :
                    ((tx>=tx_l4)&&(tx<tx_l3))  ? "POR_N_1P8_OL_R3[2]" :
                                  (tx<tx_l4)   ? "POR_N_1P8_OL_R3[3]" :
                    ((tx>=tx_bl)&&(tx<=tx_r1)) ? "POR_N_1P8_OR_R3[0]" :
                    ((tx>tx_r1)&&(tx<=tx_r2))  ? "POR_N_1P8_OR_R3[1]" :
                    ((tx>tx_r2)&&(tx<=tx_r3))  ? "POR_N_1P8_OR_R3[2]" :
                    ((tx>tx_r3)&&(tx<=tx_r4))  ? "POR_N_1P8_OR_R3[3]" :
                    ((tx>tx_r4)&&(tx<=tx_r5))  ? "POR_N_1P8_OR_R3[4]" :
                    ((tx>tx_r5)&&(tx<=tx_r6))  ? "POR_N_1P8_OR_R3[5]" :
                    ((tx>tx_r6)&&(tx<=tx_r7))  ? "POR_N_1P8_OR_R3[6]" :
                    ((tx>tx_r7)&&(tx<=tx_r8))  ? "POR_N_1P8_OR_R3[7]" : 
                    ((tx>tx_r8)&&(tx<=tx_r9))  ? "POR_N_1P8_OR_R3[8]" :
                    ((tx>tx_r9)&&(tx<=tx_r10))  ? "POR_N_1P8_OR_R3[9]"  :
                    ((tx>tx_r10)&&(tx<=tx_r11))  ? "POR_N_1P8_OR_R3[10]" :
                    ((tx>tx_r11)&&(tx<=tx_r12))  ? "POR_N_1P8_OR_R3[11]" :
                    ((tx>tx_r12)&&(tx<=tx_r13))  ? "POR_N_1P8_OR_R3[12]" :
                    ((tx>tx_r13)&&(tx<=tx_r14))  ? "POR_N_1P8_OR_R3[13]" : 
                    ((tx>tx_r14)&&(tx<=tx_r15))  ? "POR_N_1P8_OR_R3[14]" :
                    ((tx>tx_r15)&&(tx<=tx_r16))  ? "POR_N_1P8_OR_R3[15]" :
                    ((tx>tx_r16)&&(tx<=tx_r17))  ? "POR_N_1P8_OR_R3[16]" : 
                    ((tx>tx_r17)&&(tx<=tx_r18))  ? "POR_N_1P8_OR_R3[17]" 
                                                 : "POR_N_1P8_OR_R3[18]";
  
        prcfg_n =((tx>=tx_l2)&&(tx<tx_bl))  ? "PRCFG_N_OL_R3[0]" :
                 ((tx>=tx_l3)&&(tx<tx_l2))  ? "PRCFG_N_OL_R3[1]" :
                 ((tx>=tx_l4)&&(tx<tx_l3))  ? "PRCFG_N_OL_R3[2]" :
                               (tx<tx_l4)   ? "PRCFG_N_OL_R3[3]" :
                 ((tx>=tx_bl)&&(tx<=tx_r1)) ? "PRCFG_N_OR_R3[0]" :
                 ((tx>tx_r1)&&(tx<=tx_r2))  ? "PRCFG_N_OR_R3[1]" :
                 ((tx>tx_r2)&&(tx<=tx_r3))  ? "PRCFG_N_OR_R3[2]" :
                 ((tx>tx_r3)&&(tx<=tx_r4))  ? "PRCFG_N_OR_R3[3]" :
                 ((tx>tx_r4)&&(tx<=tx_r5))  ? "PRCFG_N_OR_R3[4]" :
                 ((tx>tx_r5)&&(tx<=tx_r6))  ? "PRCFG_N_OR_R3[5]" :
                 ((tx>tx_r6)&&(tx<=tx_r7))  ? "PRCFG_N_OR_R3[6]" : 
                 ((tx>tx_r7)&&(tx<=tx_r8))  ? "PRCFG_N_OR_R3[7]" :
                 ((tx>tx_r8)&&(tx<=tx_r9))  ? "PRCFG_N_OR_R3[8]" : 
                 ((tx>tx_r9)&&(tx<=tx_r10))  ? "PRCFG_N_OR_R3[9]"  : 
                 ((tx>tx_r10)&&(tx<=tx_r11))  ? "PRCFG_N_OR_R3[10]" : 
                 ((tx>tx_r11)&&(tx<=tx_r12))  ? "PRCFG_N_OR_R3[11]" : 
                 ((tx>tx_r12)&&(tx<=tx_r13))  ? "PRCFG_N_OR_R3[12]" : 
                 ((tx>tx_r13)&&(tx<=tx_r14))  ? "PRCFG_N_OR_R3[13]" : 
                 ((tx>tx_r14)&&(tx<=tx_r15))  ? "PRCFG_N_OR_R3[14]" : 
                 ((tx>tx_r15)&&(tx<=tx_r16))  ? "PRCFG_N_OR_R3[15]" : 
                 ((tx>tx_r16)&&(tx<=tx_r17))  ? "PRCFG_N_OR_R3[16]" : 
                 ((tx>tx_r17)&&(tx<=tx_r18))  ? "PRCFG_N_OR_R3[17]" 
                                              : "PRCFG_N_OR_R3[18]";
  
        rst_n =((tx>=tx_l2)&&(tx<tx_bl))  ? "RST_N_OL_R3[0]" :
               ((tx>=tx_l3)&&(tx<tx_l2))  ? "RST_N_OL_R3[1]" :
               ((tx>=tx_l4)&&(tx<tx_l3))  ? "RST_N_OL_R3[2]" :
                             (tx<tx_l4)   ? "RST_N_OL_R3[3]" :
               ((tx>=tx_bl)&&(tx<=tx_r1)) ? "RST_N_OR_R3[0]" :
               ((tx>tx_r1)&&(tx<=tx_r2))  ? "RST_N_OR_R3[1]" :
               ((tx>tx_r2)&&(tx<=tx_r3))  ? "RST_N_OR_R3[2]" :
               ((tx>tx_r3)&&(tx<=tx_r4))  ? "RST_N_OR_R3[3]" :
               ((tx>tx_r4)&&(tx<=tx_r5))  ? "RST_N_OR_R3[4]" :
               ((tx>tx_r5)&&(tx<=tx_r6))  ? "RST_N_OR_R3[5]" :
               ((tx>tx_r6)&&(tx<=tx_r7))  ? "RST_N_OR_R3[6]" : 
               ((tx>tx_r7)&&(tx<=tx_r8))  ? "RST_N_OR_R3[7]" :
               ((tx>tx_r8)&&(tx<=tx_r9))  ? "RST_N_OR_R3[8]" : 
               ((tx>tx_r9)&&(tx<=tx_r10))  ? "RST_N_OR_R3[9]"  : 
               ((tx>tx_r10)&&(tx<=tx_r11))  ? "RST_N_OR_R3[10]" : 
               ((tx>tx_r11)&&(tx<=tx_r12))  ? "RST_N_OR_R3[11]" : 
               ((tx>tx_r12)&&(tx<=tx_r13))  ? "RST_N_OR_R3[12]" : 
               ((tx>tx_r13)&&(tx<=tx_r14))  ? "RST_N_OR_R3[13]" : 
               ((tx>tx_r14)&&(tx<=tx_r15))  ? "RST_N_OR_R3[14]" : 
               ((tx>tx_r15)&&(tx<=tx_r16))  ? "RST_N_OR_R3[15]" : 
               ((tx>tx_r16)&&(tx<=tx_r17))  ? "RST_N_OR_R3[16]" : 
               ((tx>tx_r17)&&(tx<=tx_r18))  ? "RST_N_OR_R3[17]" 
                                            : "RST_N_OR_R3[18]";

        gouten = ((tx>=tx_l2)&&(tx<tx_bl))  ? "GOUTEN_OL_R3[0]" :
                 ((tx>=tx_l3)&&(tx<tx_l2))  ? "GOUTEN_OL_R3[1]" :
                 ((tx>=tx_l4)&&(tx<tx_l3))  ? "GOUTEN_OL_R3[2]" :
                               (tx<tx_l4)   ? "GOUTEN_OL_R3[3]" :
                 ((tx>=tx_bl)&&(tx<=tx_r1)) ? "GOUTEN_OR_R3[0]" :
                 ((tx>tx_r1)&&(tx<=tx_r2))  ? "GOUTEN_OR_R3[1]" :
                 ((tx>tx_r2)&&(tx<=tx_r3))  ? "GOUTEN_OR_R3[2]" :
                 ((tx>tx_r3)&&(tx<=tx_r4))  ? "GOUTEN_OR_R3[3]" :
                 ((tx>tx_r4)&&(tx<=tx_r5))  ? "GOUTEN_OR_R3[4]" :
                 ((tx>tx_r5)&&(tx<=tx_r6))  ? "GOUTEN_OR_R3[5]" : 
                 ((tx>tx_r6)&&(tx<=tx_r7))  ? "GOUTEN_OR_R3[6]" : 
                 ((tx>tx_r7)&&(tx<=tx_r8))  ? "GOUTEN_OR_R3[7]" :
                 ((tx>tx_r8)&&(tx<=tx_r9))  ? "GOUTEN_OR_R3[8]" : 
                 ((tx>tx_r9)&&(tx<=tx_r10))  ? "GOUTEN_OR_R3[9]"  : 
                 ((tx>tx_r10)&&(tx<=tx_r11))  ? "GOUTEN_OR_R3[10]" : 
                 ((tx>tx_r11)&&(tx<=tx_r12))  ? "GOUTEN_OR_R3[11]" : 
                 ((tx>tx_r12)&&(tx<=tx_r13))  ? "GOUTEN_OR_R3[12]" : 
                 ((tx>tx_r13)&&(tx<=tx_r14))  ? "GOUTEN_OR_R3[13]" : 
                 ((tx>tx_r14)&&(tx<=tx_r15))  ? "GOUTEN_OR_R3[14]" : 
                 ((tx>tx_r15)&&(tx<=tx_r16))  ? "GOUTEN_OR_R3[15]" : 
                 ((tx>tx_r16)&&(tx<=tx_r17))  ? "GOUTEN_OR_R3[16]" : 
                 ((tx>tx_r17)&&(tx<=tx_r18))  ? "GOUTEN_OR_R3[17]" 
                                              : "GOUTEN_OR_R3[18]";                         
  
        glogen = ((tx==(tx_bl-1))||(tx==(tx_bl-2))) ? "GLOGEN_OL_R3[0]" :
                 ((tx==(tx_l2-1))||(tx==(tx_l2-2))) ? "GLOGEN_OL_R3[1]" :
                 ((tx==(tx_l3-1))||(tx==(tx_l3-2))) ? "GLOGEN_OL_R3[2]" :
                 ((tx==(tx_l4-1))||(tx==(tx_l4-2))) ? "GLOGEN_OL_R3[3]" :
                 ((tx==(tx_bl+1))||(tx==(tx_bl+2))) ? "GLOGEN_OR_R3[0]" :
                 ((tx==(tx_r1+1))||(tx==(tx_r1+2))) ? "GLOGEN_OR_R3[1]" :
                 ((tx==(tx_r2+1))||(tx==(tx_r2+2))) ? "GLOGEN_OR_R3[2]" :
                 ((tx==(tx_r6+1))||(tx==(tx_r3+2))) ? "GLOGEN_OR_R3[3]" :
                 ((tx==(tx_r4+1))||(tx==(tx_r4+2))) ? "GLOGEN_OR_R3[4]" :
                 ((tx==(tx_r5+1))||(tx==(tx_r5+2))) ? "GLOGEN_OR_R3[5]" :
                 ((tx==(tx_r6+1))||(tx==(tx_r6+2))) ? "GLOGEN_OR_R3[6]" :
                 ((tx==(tx_r7+1))||(tx==(tx_r7+2))) ? "GLOGEN_OR_R3[7]" :
                 ((tx==(tx_r8+1))||(tx==(tx_r8+2))) ? "GLOGEN_OR_R3[8]" :
                 ((tx==(tx_r9+1))||(tx==(tx_r9+2))) ? "GLOGEN_OR_R3[9]" :
                 ((tx==(tx_r10+1))||(tx==(tx_r10+2))) ? "GLOGEN_OR_R3[10]" :
                 ((tx==(tx_r11+1))||(tx==(tx_r11+2))) ? "GLOGEN_OR_R3[11]" :
                 ((tx==(tx_r12+1))||(tx==(tx_r12+2))) ? "GLOGEN_OR_R3[12]" :
                 ((tx==(tx_r13+1))||(tx==(tx_r13+2))) ? "GLOGEN_OR_R3[13]" :
                 ((tx==(tx_r14+1))||(tx==(tx_r14+2))) ? "GLOGEN_OR_R3[14]" : 
                 ((tx==(tx_r15+1))||(tx==(tx_r15+2))) ? "GLOGEN_OR_R3[15]" :
                 ((tx==(tx_r16+1))||(tx==(tx_r16+2))) ? "GLOGEN_OR_R3[16]" : 
                 ((tx==(tx_r17+1))||(tx==(tx_r17+2))) ? "GLOGEN_OR_R3[17]" 
                                                      : "GLOGEN_OR_R3[18]";                              
  
        por_n  = ((tx==(tx_bl-1))||(tx==(tx_bl-2))) ? "POR_N_OL_R3[0]" :
                 ((tx==(tx_l2-1))||(tx==(tx_l2-2))) ? "POR_N_OL_R3[1]" :
                 ((tx==(tx_l3-1))||(tx==(tx_l3-2))) ? "POR_N_OL_R3[2]" :
                 ((tx==(tx_l4-1))||(tx==(tx_l4-2))) ? "POR_N_OL_R3[3]" :
                 ((tx==(tx_bl+1))||(tx==(tx_bl+2))) ? "POR_N_OR_R3[0]" :
                 ((tx==(tx_r1+1))||(tx==(tx_r1+2))) ? "POR_N_OR_R3[1]" :
                 ((tx==(tx_r2+1))||(tx==(tx_r2+2))) ? "POR_N_OR_R3[2]" :
                 ((tx==(tx_r3+1))||(tx==(tx_r3+2))) ? "POR_N_OR_R3[3]" :
                 ((tx==(tx_r4+1))||(tx==(tx_r4+2))) ? "POR_N_OR_R3[4]" :
                 ((tx==(tx_r5+1))||(tx==(tx_r5+2))) ? "POR_N_OR_R3[5]" :
                 ((tx==(tx_r6+1))||(tx==(tx_r6+2))) ? "POR_N_OR_R3[6]" :
                 ((tx==(tx_r7+1))||(tx==(tx_r7+2))) ? "POR_N_OR_R3[7]" :
                 ((tx==(tx_r8+1))||(tx==(tx_r8+2))) ? "POR_N_OR_R3[8]" :
                 ((tx==(tx_r9+1))||(tx==(tx_r9+2))) ? "POR_N_OR_R3[9]" :
                 ((tx==(tx_r10+1))||(tx==(tx_r10+2))) ? "POR_N_OR_R3[10]" :
                 ((tx==(tx_r11+1))||(tx==(tx_r11+2))) ? "POR_N_OR_R3[11]" :
                 ((tx==(tx_r12+1))||(tx==(tx_r12+2))) ? "POR_N_OR_R3[12]" :
                 ((tx==(tx_r13+1))||(tx==(tx_r13+2))) ? "POR_N_OR_R3[13]" :
                 ((tx==(tx_r14+1))||(tx==(tx_r14+2))) ? "POR_N_OR_R3[14]" : 
                 ((tx==(tx_r15+1))||(tx==(tx_r15+2))) ? "POR_N_OR_R3[15]" :
                 ((tx==(tx_r16+1))||(tx==(tx_r16+2))) ? "POR_N_OR_R3[16]" : 
                 ((tx==(tx_r17+1))||(tx==(tx_r17+2))) ? "POR_N_OR_R3[17]" 
                                                      : "POR_N_OR_R3[18]";
      }
      else if(rx==4)
      {
       grs_n =((tx>=tx_l1)&&(tx<=tx_bl)) ? "GRS_N_OL_R2[0]" :
               ((tx>=tx_l2)&&(tx<tx_l1))  ? "GRS_N_OL_R2[1]" :
               ((tx>=tx_l3)&&(tx<tx_l2))  ? "GRS_N_OL_R2[2]" :
               ((tx>=tx_l4)&&(tx<tx_l3))  ? "GRS_N_OL_R2[3]" :
                             (tx<tx_l4)   ? "GRS_N_OL_R2[4]" :
               ((tx>=tx_bl)&&(tx<=tx_r1)) ? "GRS_N_OR_R2[0]" :
               ((tx>tx_r1)&&(tx<=tx_r2))  ? "GRS_N_OR_R2[1]" :
               ((tx>tx_r2)&&(tx<=tx_r3))  ? "GRS_N_OR_R2[2]" :
               ((tx>tx_r3)&&(tx<=tx_r4))  ? "GRS_N_OR_R2[3]" :
               ((tx>tx_r4)&&(tx<=tx_r5))  ? "GRS_N_OR_R2[4]" :
               ((tx>tx_r5)&&(tx<=tx_r6))  ? "GRS_N_OR_R2[5]" :
               ((tx>tx_r6)&&(tx<=tx_r7))  ? "GRS_N_OR_R2[6]" :
               ((tx>tx_r7)&&(tx<=tx_r8))  ? "GRS_N_OR_R2[7]" :
               ((tx>tx_r8)&&(tx<=tx_r9))  ? "GRS_N_OR_R2[8]" :
               ((tx>tx_r9)&&(tx<=tx_r10))  ? "GRS_N_OR_R2[9]" :
               ((tx>tx_r10)&&(tx<=tx_r11))  ? "GRS_N_OR_R2[10]" :
               ((tx>tx_r11)&&(tx<=tx_r12))  ? "GRS_N_OR_R2[11]" :
               ((tx>tx_r12)&&(tx<=tx_r13))  ? "GRS_N_OR_R2[12]" :
               ((tx>tx_r13)&&(tx<=tx_r14))  ? "GRS_N_OR_R2[13]" : 
               ((tx>tx_r14)&&(tx<=tx_r15))  ? "GRS_N_OR_R2[14]" :
               ((tx>tx_r15)&&(tx<=tx_r16))  ? "GRS_N_OR_R2[15]" :
               ((tx>tx_r16)&&(tx<=tx_r17))  ? "GRS_N_OR_R2[16]" : 
               ((tx>tx_r17)&&(tx<=tx_r18))  ? "GRS_N_OR_R2[17]" 
                                            : "GRS_N_OR_R2[18]" ;
  
        gwen = ((tx>=tx_l1)&&(tx<=tx_bl)) ? "GWEN_OL_R2[0]" :
               ((tx>=tx_l2)&&(tx<tx_l1))  ? "GWEN_OL_R2[1]" :
               ((tx>=tx_l3)&&(tx<tx_l2))  ? "GWEN_OL_R2[2]" :
               ((tx>=tx_l4)&&(tx<tx_l3))  ? "GWEN_OL_R2[3]" :
                             (tx<tx_l4)   ? "GWEN_OL_R2[4]" :
               ((tx>=tx_bl)&&(tx<=tx_r1)) ? "GWEN_OR_R2[0]" :
               ((tx>tx_r1)&&(tx<=tx_r2))  ? "GWEN_OR_R2[1]" :
               ((tx>tx_r2)&&(tx<=tx_r3))  ? "GWEN_OR_R2[2]" :
               ((tx>tx_r3)&&(tx<=tx_r4))  ? "GWEN_OR_R2[3]" :
               ((tx>tx_r4)&&(tx<=tx_r5))  ? "GWEN_OR_R2[4]" :
               ((tx>tx_r5)&&(tx<=tx_r6))  ? "GWEN_OR_R2[5]" :
               ((tx>tx_r6)&&(tx<=tx_r7))  ? "GWEN_OR_R2[6]" :
               ((tx>tx_r7)&&(tx<=tx_r8))  ? "GWEN_OR_R2[7]" :
               ((tx>tx_r8)&&(tx<=tx_r9))  ? "GWEN_OR_R2[8]"  :
               ((tx>tx_r9)&&(tx<=tx_r10))  ? "GWEN_OR_R2[9]"  :
               ((tx>tx_r10)&&(tx<=tx_r11))  ? "GWEN_OR_R2[10]"  :
               ((tx>tx_r11)&&(tx<=tx_r12))  ? "GWEN_OR_R2[11]"  :
               ((tx>tx_r12)&&(tx<=tx_r13))  ? "GWEN_OR_R2[12]"  :
               ((tx>tx_r13)&&(tx<=tx_r14))  ? "GWEN_OR_R2[13]" : 
               ((tx>tx_r14)&&(tx<=tx_r15))  ? "GWEN_OR_R2[14]" :
               ((tx>tx_r15)&&(tx<=tx_r16))  ? "GWEN_OR_R2[15]" :
               ((tx>tx_r16)&&(tx<=tx_r17))  ? "GWEN_OR_R2[16]" : 
               ((tx>tx_r17)&&(tx<=tx_r18))  ? "GWEN_OR_R2[17]" 
                                            : "GWEN_OR_R2[18]";
  
        pu_n = ((tx>=tx_l1)&&(tx<=tx_bl)) ? "PUP_REL_N_OL_R2[0]" :
               ((tx>=tx_l2)&&(tx<tx_l1))  ? "PUP_REL_N_OL_R2[1]" :
               ((tx>=tx_l3)&&(tx<tx_l2))  ? "PUP_REL_N_OL_R2[2]" :
               ((tx>=tx_l4)&&(tx<tx_l3))  ? "PUP_REL_N_OL_R2[3]" :
                             (tx<tx_l4)   ? "PUP_REL_N_OL_R2[4]" :
               ((tx>=tx_bl)&&(tx<=tx_r1)) ? "PUP_REL_N_OR_R2[0]" :
               ((tx>tx_r1)&&(tx<=tx_r2))  ? "PUP_REL_N_OR_R2[1]" :
               ((tx>tx_r2)&&(tx<=tx_r3))  ? "PUP_REL_N_OR_R2[2]" :
               ((tx>tx_r3)&&(tx<=tx_r4))  ? "PUP_REL_N_OR_R2[3]" :
               ((tx>tx_r4)&&(tx<=tx_r5))  ? "PUP_REL_N_OR_R2[4]" :
               ((tx>tx_r5)&&(tx<=tx_r6))  ? "PUP_REL_N_OR_R2[5]" :
               ((tx>tx_r6)&&(tx<=tx_r7))  ? "PUP_REL_N_OR_R2[6]" :
               ((tx>tx_r7)&&(tx<=tx_r8))  ? "PUP_REL_N_OR_R2[7]" :
               ((tx>tx_r8)&&(tx<=tx_r9))  ? "PUP_REL_N_OR_R2[8]" :
               ((tx>tx_r9)&&(tx<=tx_r10))  ? "PUP_REL_N_OR_R2[9]"  :
               ((tx>tx_r10)&&(tx<=tx_r11))  ? "PUP_REL_N_OR_R2[10]" :
               ((tx>tx_r11)&&(tx<=tx_r12))  ? "PUP_REL_N_OR_R2[11]" :
               ((tx>tx_r12)&&(tx<=tx_r13))  ? "PUP_REL_N_OR_R2[12]" :
               ((tx>tx_r13)&&(tx<=tx_r14))  ? "PUP_REL_N_OR_R2[13]" : 
               ((tx>tx_r14)&&(tx<=tx_r15))  ? "PUP_REL_N_OR_R2[14]" :
               ((tx>tx_r15)&&(tx<=tx_r16))  ? "PUP_REL_N_OR_R2[15]" :
               ((tx>tx_r16)&&(tx<=tx_r17))  ? "PUP_REL_N_OR_R2[16]" : 
               ((tx>tx_r17)&&(tx<=tx_r18))  ? "PUP_REL_N_OR_R2[17]" 
                                            : "PUP_REL_N_OR_R2[18]";
  
        por_n_1p8 = ((tx>=tx_l1)&&(tx<=tx_bl)) ? "POR_N_1P8_OL_R2[0]" :
                    ((tx>=tx_l2)&&(tx<tx_l1))  ? "POR_N_1P8_OL_R2[1]" :
                    ((tx>=tx_l3)&&(tx<tx_l2))  ? "POR_N_1P8_OL_R2[2]" :
                    ((tx>=tx_l4)&&(tx<tx_l3))  ? "POR_N_1P8_OL_R2[3]" :
                                  (tx<tx_l4)   ? "POR_N_1P8_OL_R2[4]" :
                    ((tx>=tx_bl)&&(tx<=tx_r1)) ? "POR_N_1P8_OR_R2[0]" :
                    ((tx>tx_r1)&&(tx<=tx_r2))  ? "POR_N_1P8_OR_R2[1]" :
                    ((tx>tx_r2)&&(tx<=tx_r3))  ? "POR_N_1P8_OR_R2[2]" :
                    ((tx>tx_r3)&&(tx<=tx_r4))  ? "POR_N_1P8_OR_R2[3]" :
                    ((tx>tx_r4)&&(tx<=tx_r5))  ? "POR_N_1P8_OR_R2[4]" :
                    ((tx>tx_r5)&&(tx<=tx_r6))  ? "POR_N_1P8_OR_R2[5]" :
                    ((tx>tx_r6)&&(tx<=tx_r7))  ? "POR_N_1P8_OR_R2[6]" :
                    ((tx>tx_r7)&&(tx<=tx_r8))  ? "POR_N_1P8_OR_R2[7]" : 
                    ((tx>tx_r8)&&(tx<=tx_r9))  ? "POR_N_1P8_OR_R2[8]" :
                    ((tx>tx_r9)&&(tx<=tx_r10))  ? "POR_N_1P8_OR_R2[9]"  :
                    ((tx>tx_r10)&&(tx<=tx_r11))  ? "POR_N_1P8_OR_R2[10]" :
                    ((tx>tx_r11)&&(tx<=tx_r12))  ? "POR_N_1P8_OR_R2[11]" :
                    ((tx>tx_r12)&&(tx<=tx_r13))  ? "POR_N_1P8_OR_R2[12]" :
                    ((tx>tx_r13)&&(tx<=tx_r14))  ? "POR_N_1P8_OR_R2[13]" : 
                    ((tx>tx_r14)&&(tx<=tx_r15))  ? "POR_N_1P8_OR_R2[14]" :
                    ((tx>tx_r15)&&(tx<=tx_r16))  ? "POR_N_1P8_OR_R2[15]" :
                    ((tx>tx_r16)&&(tx<=tx_r17))  ? "POR_N_1P8_OR_R2[16]" : 
                    ((tx>tx_r17)&&(tx<=tx_r18))  ? "POR_N_1P8_OR_R2[17]" 
                                                 : "POR_N_1P8_OR_R2[18]";
  
        prcfg_n =((tx>=tx_l1)&&(tx<=tx_bl)) ? "PRCFG_N_OL_R2[0]" :
                 ((tx>=tx_l2)&&(tx<tx_l1))  ? "PRCFG_N_OL_R2[1]" :
                 ((tx>=tx_l3)&&(tx<tx_l2))  ? "PRCFG_N_OL_R2[2]" :
                 ((tx>=tx_l4)&&(tx<tx_l3))  ? "PRCFG_N_OL_R2[3]" :
                               (tx<tx_l4)   ? "PRCFG_N_OL_R2[4]" :
                 ((tx>=tx_bl)&&(tx<=tx_r1)) ? "PRCFG_N_OR_R2[0]" :
                 ((tx>tx_r1)&&(tx<=tx_r2))  ? "PRCFG_N_OR_R2[1]" :
                 ((tx>tx_r2)&&(tx<=tx_r3))  ? "PRCFG_N_OR_R2[2]" :
                 ((tx>tx_r3)&&(tx<=tx_r4))  ? "PRCFG_N_OR_R2[3]" :
                 ((tx>tx_r4)&&(tx<=tx_r5))  ? "PRCFG_N_OR_R2[4]" :
                 ((tx>tx_r5)&&(tx<=tx_r6))  ? "PRCFG_N_OR_R2[5]" :
                 ((tx>tx_r6)&&(tx<=tx_r7))  ? "PRCFG_N_OR_R2[6]" : 
                 ((tx>tx_r7)&&(tx<=tx_r8))  ? "PRCFG_N_OR_R2[7]" :
                 ((tx>tx_r8)&&(tx<=tx_r9))  ? "PRCFG_N_OR_R2[8]" : 
                 ((tx>tx_r9)&&(tx<=tx_r10))  ? "PRCFG_N_OR_R2[9]"  : 
                 ((tx>tx_r10)&&(tx<=tx_r11))  ? "PRCFG_N_OR_R2[10]" : 
                 ((tx>tx_r11)&&(tx<=tx_r12))  ? "PRCFG_N_OR_R2[11]" : 
                 ((tx>tx_r12)&&(tx<=tx_r13))  ? "PRCFG_N_OR_R2[12]" : 
                 ((tx>tx_r13)&&(tx<=tx_r14))  ? "PRCFG_N_OR_R2[13]" : 
                 ((tx>tx_r14)&&(tx<=tx_r15))  ? "PRCFG_N_OR_R2[14]" : 
                 ((tx>tx_r15)&&(tx<=tx_r16))  ? "PRCFG_N_OR_R2[15]" : 
                 ((tx>tx_r16)&&(tx<=tx_r17))  ? "PRCFG_N_OR_R2[16]" : 
                 ((tx>tx_r17)&&(tx<=tx_r18))  ? "PRCFG_N_OR_R2[17]" 
                                              : "PRCFG_N_OR_R2[18]";
  
        rst_n =((tx>=tx_l1)&&(tx<=tx_bl)) ? "RST_N_OL_R2[0]" :
               ((tx>=tx_l2)&&(tx<tx_l1))  ? "RST_N_OL_R2[1]" :
               ((tx>=tx_l3)&&(tx<tx_l2))  ? "RST_N_OL_R2[2]" :
               ((tx>=tx_l4)&&(tx<tx_l3))  ? "RST_N_OL_R2[3]" :
                             (tx<tx_l4)   ? "RST_N_OL_R2[4]" :
               ((tx>=tx_bl)&&(tx<=tx_r1)) ? "RST_N_OR_R2[0]" :
               ((tx>tx_r1)&&(tx<=tx_r2))  ? "RST_N_OR_R2[1]" :
               ((tx>tx_r2)&&(tx<=tx_r3))  ? "RST_N_OR_R2[2]" :
               ((tx>tx_r3)&&(tx<=tx_r4))  ? "RST_N_OR_R2[3]" :
               ((tx>tx_r4)&&(tx<=tx_r5))  ? "RST_N_OR_R2[4]" :
               ((tx>tx_r5)&&(tx<=tx_r6))  ? "RST_N_OR_R2[5]" :
               ((tx>tx_r6)&&(tx<=tx_r7))  ? "RST_N_OR_R2[6]" : 
               ((tx>tx_r7)&&(tx<=tx_r8))  ? "RST_N_OR_R2[7]" :
               ((tx>tx_r8)&&(tx<=tx_r9))  ? "RST_N_OR_R2[8]" : 
               ((tx>tx_r9)&&(tx<=tx_r10))  ? "RST_N_OR_R2[9]"  : 
               ((tx>tx_r10)&&(tx<=tx_r11))  ? "RST_N_OR_R2[10]" : 
               ((tx>tx_r11)&&(tx<=tx_r12))  ? "RST_N_OR_R2[11]" : 
               ((tx>tx_r12)&&(tx<=tx_r13))  ? "RST_N_OR_R2[12]" : 
               ((tx>tx_r13)&&(tx<=tx_r14))  ? "RST_N_OR_R2[13]" : 
               ((tx>tx_r14)&&(tx<=tx_r15))  ? "RST_N_OR_R2[14]" : 
               ((tx>tx_r15)&&(tx<=tx_r16))  ? "RST_N_OR_R2[15]" : 
               ((tx>tx_r16)&&(tx<=tx_r17))  ? "RST_N_OR_R2[16]" : 
               ((tx>tx_r17)&&(tx<=tx_r18))  ? "RST_N_OR_R2[17]" 
                                            : "RST_N_OR_R2[18]";

        gouten = ((tx>=tx_l1)&&(tx<=tx_bl)) ? "GOUTEN_OL_R2[0]" :
                 ((tx>=tx_l2)&&(tx<tx_l1))  ? "GOUTEN_OL_R2[1]" :
                 ((tx>=tx_l3)&&(tx<tx_l2))  ? "GOUTEN_OL_R2[2]" :
                 ((tx>=tx_l4)&&(tx<tx_l3))  ? "GOUTEN_OL_R2[3]" :
                               (tx<tx_l4)   ? "GOUTEN_OL_R2[4]" :
                 ((tx>=tx_bl)&&(tx<=tx_r1)) ? "GOUTEN_OR_R2[0]" :
                 ((tx>tx_r1)&&(tx<=tx_r2))  ? "GOUTEN_OR_R2[1]" :
                 ((tx>tx_r2)&&(tx<=tx_r3))  ? "GOUTEN_OR_R2[2]" :
                 ((tx>tx_r3)&&(tx<=tx_r4))  ? "GOUTEN_OR_R2[3]" :
                 ((tx>tx_r4)&&(tx<=tx_r5))  ? "GOUTEN_OR_R2[4]" :
                 ((tx>tx_r5)&&(tx<=tx_r6))  ? "GOUTEN_OR_R2[5]" : 
                 ((tx>tx_r6)&&(tx<=tx_r7))  ? "GOUTEN_OR_R2[6]" : 
                 ((tx>tx_r7)&&(tx<=tx_r8))  ? "GOUTEN_OR_R2[7]" :
                 ((tx>tx_r8)&&(tx<=tx_r9))  ? "GOUTEN_OR_R2[8]" : 
                 ((tx>tx_r9)&&(tx<=tx_r10))  ? "GOUTEN_OR_R2[9]"  : 
                 ((tx>tx_r10)&&(tx<=tx_r11))  ? "GOUTEN_OR_R2[10]" : 
                 ((tx>tx_r11)&&(tx<=tx_r12))  ? "GOUTEN_OR_R2[11]" : 
                 ((tx>tx_r12)&&(tx<=tx_r13))  ? "GOUTEN_OR_R2[12]" : 
                 ((tx>tx_r13)&&(tx<=tx_r14))  ? "GOUTEN_OR_R2[13]" : 
                 ((tx>tx_r14)&&(tx<=tx_r15))  ? "GOUTEN_OR_R2[14]" : 
                 ((tx>tx_r15)&&(tx<=tx_r16))  ? "GOUTEN_OR_R2[15]" : 
                 ((tx>tx_r16)&&(tx<=tx_r17))  ? "GOUTEN_OR_R2[16]" : 
                 ((tx>tx_r17)&&(tx<=tx_r18))  ? "GOUTEN_OR_R2[17]" 
                                              : "GOUTEN_OR_R2[18]";                         
  
        glogen = ((tx==(tx_bl-1))||(tx==(tx_bl-2))) ? "GLOGEN_OL_R2[0]" :
                 ((tx==(tx_l1-1))||(tx==(tx_l1-2))) ? "GLOGEN_OL_R2[1]" :
                 ((tx==(tx_l2-1))||(tx==(tx_l2-2))) ? "GLOGEN_OL_R2[2]" :
                 ((tx==(tx_l3-1))||(tx==(tx_l3-2))) ? "GLOGEN_OL_R2[3]" :
                 ((tx==(tx_l4-1))||(tx==(tx_l4-2))) ? "GLOGEN_OL_R2[4]" :
                 ((tx==(tx_bl+1))||(tx==(tx_bl+2))) ? "GLOGEN_OR_R2[0]" :
                 ((tx==(tx_r1+1))||(tx==(tx_r1+2))) ? "GLOGEN_OR_R2[1]" :
                 ((tx==(tx_r2+1))||(tx==(tx_r2+2))) ? "GLOGEN_OR_R2[2]" :
                 ((tx==(tx_r6+1))||(tx==(tx_r3+2))) ? "GLOGEN_OR_R2[3]" :
                 ((tx==(tx_r4+1))||(tx==(tx_r4+2))) ? "GLOGEN_OR_R2[4]" :
                 ((tx==(tx_r5+1))||(tx==(tx_r5+2))) ? "GLOGEN_OR_R2[5]" :
                 ((tx==(tx_r6+1))||(tx==(tx_r6+2))) ? "GLOGEN_OR_R2[6]" :
                 ((tx==(tx_r7+1))||(tx==(tx_r7+2))) ? "GLOGEN_OR_R2[7]" :
                 ((tx==(tx_r8+1))||(tx==(tx_r8+2))) ? "GLOGEN_OR_R2[8]" :
                 ((tx==(tx_r9+1))||(tx==(tx_r9+2))) ? "GLOGEN_OR_R2[9]" :
                 ((tx==(tx_r10+1))||(tx==(tx_r10+2))) ? "GLOGEN_OR_R2[10]" :
                 ((tx==(tx_r11+1))||(tx==(tx_r11+2))) ? "GLOGEN_OR_R2[11]" :
                 ((tx==(tx_r12+1))||(tx==(tx_r12+2))) ? "GLOGEN_OR_R2[12]" :
                 ((tx==(tx_r13+1))||(tx==(tx_r13+2))) ? "GLOGEN_OR_R2[13]" :
                 ((tx==(tx_r14+1))||(tx==(tx_r14+2))) ? "GLOGEN_OR_R2[14]" : 
                 ((tx==(tx_r15+1))||(tx==(tx_r15+2))) ? "GLOGEN_OR_R2[15]" :
                 ((tx==(tx_r16+1))||(tx==(tx_r16+2))) ? "GLOGEN_OR_R2[16]" : 
                 ((tx==(tx_r17+1))||(tx==(tx_r17+2))) ? "GLOGEN_OR_R2[17]" 
                                                      : "GLOGEN_OR_R2[18]";                              
  
        por_n  = ((tx==(tx_bl-1))||(tx==(tx_bl-2))) ? "POR_N_OL_R2[0]" :
                 ((tx==(tx_l1-1))||(tx==(tx_l1-2))) ? "POR_N_OL_R2[1]" :
                 ((tx==(tx_l2-1))||(tx==(tx_l2-2))) ? "POR_N_OL_R2[2]" :
                 ((tx==(tx_l3-1))||(tx==(tx_l3-2))) ? "POR_N_OL_R2[3]" :
                 ((tx==(tx_l4-1))||(tx==(tx_l4-2))) ? "POR_N_OL_R2[4]" :
                 ((tx==(tx_bl+1))||(tx==(tx_bl+2))) ? "POR_N_OR_R2[0]" :
                 ((tx==(tx_r1+1))||(tx==(tx_r1+2))) ? "POR_N_OR_R2[1]" :
                 ((tx==(tx_r2+1))||(tx==(tx_r2+2))) ? "POR_N_OR_R2[2]" :
                 ((tx==(tx_r3+1))||(tx==(tx_r3+2))) ? "POR_N_OR_R2[3]" :
                 ((tx==(tx_r4+1))||(tx==(tx_r4+2))) ? "POR_N_OR_R2[4]" :
                 ((tx==(tx_r5+1))||(tx==(tx_r5+2))) ? "POR_N_OR_R2[5]" :
                 ((tx==(tx_r6+1))||(tx==(tx_r6+2))) ? "POR_N_OR_R2[6]" :
                 ((tx==(tx_r7+1))||(tx==(tx_r7+2))) ? "POR_N_OR_R2[7]" :
                 ((tx==(tx_r8+1))||(tx==(tx_r8+2))) ? "POR_N_OR_R2[8]" :
                 ((tx==(tx_r9+1))||(tx==(tx_r9+2))) ? "POR_N_OR_R2[9]" :
                 ((tx==(tx_r10+1))||(tx==(tx_r10+2))) ? "POR_N_OR_R2[10]" :
                 ((tx==(tx_r11+1))||(tx==(tx_r11+2))) ? "POR_N_OR_R2[11]" :
                 ((tx==(tx_r12+1))||(tx==(tx_r12+2))) ? "POR_N_OR_R2[12]" :
                 ((tx==(tx_r13+1))||(tx==(tx_r13+2))) ? "POR_N_OR_R2[13]" :
                 ((tx==(tx_r14+1))||(tx==(tx_r14+2))) ? "POR_N_OR_R2[14]" : 
                 ((tx==(tx_r15+1))||(tx==(tx_r15+2))) ? "POR_N_OR_R2[15]" :
                 ((tx==(tx_r16+1))||(tx==(tx_r16+2))) ? "POR_N_OR_R2[16]" : 
                 ((tx==(tx_r17+1))||(tx==(tx_r17+2))) ? "POR_N_OR_R2[17]" 
                                                      : "POR_N_OR_R2[18]"; 
      }
      else if(rx==5)
      {
       grs_n = ((tx>=tx_l1)&&(tx<=tx_bl)) ? "GRS_N_OL_R1[0]" :
               ((tx>=tx_l2)&&(tx<tx_l1))  ? "GRS_N_OL_R1[1]" :
               ((tx>=tx_l3)&&(tx<tx_l2))  ? "GRS_N_OL_R1[2]" :
               ((tx>=tx_l4)&&(tx<tx_l3))  ? "GRS_N_OL_R1[3]" :
                             (tx<tx_l4)   ? "GRS_N_OL_R1[4]" :
               ((tx>=tx_bl)&&(tx<=tx_r1)) ? "GRS_N_OR_R1[0]" :
               ((tx>tx_r1)&&(tx<=tx_r2))  ? "GRS_N_OR_R1[1]" :
               ((tx>tx_r2)&&(tx<=tx_r3))  ? "GRS_N_OR_R1[2]" :
               ((tx>tx_r3)&&(tx<=tx_r4))  ? "GRS_N_OR_R1[3]" :
               ((tx>tx_r4)&&(tx<=tx_r5))  ? "GRS_N_OR_R1[4]" :
               ((tx>tx_r5)&&(tx<=tx_r6))  ? "GRS_N_OR_R1[5]" :
               ((tx>tx_r6)&&(tx<=tx_r7))  ? "GRS_N_OR_R1[6]" :
               ((tx>tx_r7)&&(tx<=tx_r8))  ? "GRS_N_OR_R1[7]" :
               ((tx>tx_r8)&&(tx<=tx_r9))  ? "GRS_N_OR_R1[8]" :
               ((tx>tx_r9)&&(tx<=tx_r10))  ? "GRS_N_OR_R1[9]" :
               ((tx>tx_r10)&&(tx<=tx_r11))  ? "GRS_N_OR_R1[10]" :
               ((tx>tx_r11)&&(tx<=tx_r12))  ? "GRS_N_OR_R1[11]" :
               ((tx>tx_r12)&&(tx<=tx_r13))  ? "GRS_N_OR_R1[12]" :
               ((tx>tx_r13)&&(tx<=tx_r14))  ? "GRS_N_OR_R1[13]" : 
               ((tx>tx_r14)&&(tx<=tx_r15))  ? "GRS_N_OR_R1[14]" :
               ((tx>tx_r15)&&(tx<=tx_r16))  ? "GRS_N_OR_R1[15]" :
               ((tx>tx_r16)&&(tx<=tx_r17))  ? "GRS_N_OR_R1[16]" : 
               ((tx>tx_r17)&&(tx<=tx_r18))  ? "GRS_N_OR_R1[17]" 
                                            : "GRS_N_OR_R1[18]" ;
  
        gwen = ((tx>=tx_l1)&&(tx<=tx_bl)) ? "GWEN_OL_R1[0]" :
               ((tx>=tx_l2)&&(tx<tx_l1))  ? "GWEN_OL_R1[1]" :
               ((tx>=tx_l3)&&(tx<tx_l2))  ? "GWEN_OL_R1[2]" :
               ((tx>=tx_l4)&&(tx<tx_l3))  ? "GWEN_OL_R1[3]" :
                             (tx<tx_l4)   ? "GWEN_OL_R1[4]" :
               ((tx>=tx_bl)&&(tx<=tx_r1)) ? "GWEN_OR_R1[0]" :
               ((tx>tx_r1)&&(tx<=tx_r2))  ? "GWEN_OR_R1[1]" :
               ((tx>tx_r2)&&(tx<=tx_r3))  ? "GWEN_OR_R1[2]" :
               ((tx>tx_r3)&&(tx<=tx_r4))  ? "GWEN_OR_R1[3]" :
               ((tx>tx_r4)&&(tx<=tx_r5))  ? "GWEN_OR_R1[4]" :
               ((tx>tx_r5)&&(tx<=tx_r6))  ? "GWEN_OR_R1[5]" :
               ((tx>tx_r6)&&(tx<=tx_r7))  ? "GWEN_OR_R1[6]" :
               ((tx>tx_r7)&&(tx<=tx_r8))  ? "GWEN_OR_R1[7]" :
               ((tx>tx_r8)&&(tx<=tx_r9))  ? "GWEN_OR_R1[8]"  :
               ((tx>tx_r9)&&(tx<=tx_r10))  ? "GWEN_OR_R1[9]" :
               ((tx>tx_r10)&&(tx<=tx_r11))  ? "GWEN_OR_R1[10]" :
               ((tx>tx_r11)&&(tx<=tx_r12))  ? "GWEN_OR_R1[11]" :
               ((tx>tx_r12)&&(tx<=tx_r13))  ? "GWEN_OR_R1[12]" :
               ((tx>tx_r13)&&(tx<=tx_r14))  ? "GWEN_OR_R1[13]" : 
               ((tx>tx_r14)&&(tx<=tx_r15))  ? "GWEN_OR_R1[14]" :
               ((tx>tx_r15)&&(tx<=tx_r16))  ? "GWEN_OR_R1[15]" :
               ((tx>tx_r16)&&(tx<=tx_r17))  ? "GWEN_OR_R1[16]" : 
               ((tx>tx_r17)&&(tx<=tx_r18))  ? "GWEN_OR_R1[17]" 
                                            : "GWEN_OR_R1[18]";
  
        pu_n = ((tx>=tx_l1)&&(tx<=tx_bl)) ? "PUP_REL_N_OL_R1[0]" :
               ((tx>=tx_l2)&&(tx<tx_l1))  ? "PUP_REL_N_OL_R1[1]" :
               ((tx>=tx_l3)&&(tx<tx_l2))  ? "PUP_REL_N_OL_R1[2]" :
               ((tx>=tx_l4)&&(tx<tx_l3))  ? "PUP_REL_N_OL_R1[3]" :
                             (tx<tx_l4)   ? "PUP_REL_N_OL_R1[4]" :
               ((tx>=tx_bl)&&(tx<=tx_r1)) ? "PUP_REL_N_OR_R1[0]" :
               ((tx>tx_r1)&&(tx<=tx_r2))  ? "PUP_REL_N_OR_R1[1]" :
               ((tx>tx_r2)&&(tx<=tx_r3))  ? "PUP_REL_N_OR_R1[2]" :
               ((tx>tx_r3)&&(tx<=tx_r4))  ? "PUP_REL_N_OR_R1[3]" :
               ((tx>tx_r4)&&(tx<=tx_r5))  ? "PUP_REL_N_OR_R1[4]" :
               ((tx>tx_r5)&&(tx<=tx_r6))  ? "PUP_REL_N_OR_R1[5]" :
               ((tx>tx_r6)&&(tx<=tx_r7))  ? "PUP_REL_N_OR_R1[6]" :
               ((tx>tx_r7)&&(tx<=tx_r8))  ? "PUP_REL_N_OR_R1[7]" :
               ((tx>tx_r8)&&(tx<=tx_r9))  ? "PUP_REL_N_OR_R1[8]" :
               ((tx>tx_r9)&&(tx<=tx_r10))  ? "PUP_REL_N_OR_R1[9]"  :
               ((tx>tx_r10)&&(tx<=tx_r11))  ? "PUP_REL_N_OR_R1[10]" :
               ((tx>tx_r11)&&(tx<=tx_r12))  ? "PUP_REL_N_OR_R1[11]" :
               ((tx>tx_r12)&&(tx<=tx_r13))  ? "PUP_REL_N_OR_R1[12]" :
               ((tx>tx_r13)&&(tx<=tx_r14))  ? "PUP_REL_N_OR_R1[13]" : 
               ((tx>tx_r14)&&(tx<=tx_r15))  ? "PUP_REL_N_OR_R1[14]" :
               ((tx>tx_r15)&&(tx<=tx_r16))  ? "PUP_REL_N_OR_R1[15]" :
               ((tx>tx_r16)&&(tx<=tx_r17))  ? "PUP_REL_N_OR_R1[16]" : 
               ((tx>tx_r17)&&(tx<=tx_r18))  ? "PUP_REL_N_OR_R1[17]" 
                                            : "PUP_REL_N_OR_R1[18]";
  
        por_n_1p8 = ((tx>=tx_l1)&&(tx<=tx_bl)) ? "POR_N_1P8_OL_R1[0]" :
                    ((tx>=tx_l2)&&(tx<tx_l1))  ? "POR_N_1P8_OL_R1[1]" :
                    ((tx>=tx_l3)&&(tx<tx_l2))  ? "POR_N_1P8_OL_R1[2]" :
                    ((tx>=tx_l4)&&(tx<tx_l3))  ? "POR_N_1P8_OL_R1[3]" :
                                  (tx<tx_l4)   ? "POR_N_1P8_OL_R1[4]" :
                    ((tx>=tx_bl)&&(tx<=tx_r1)) ? "POR_N_1P8_OR_R1[0]" :
                    ((tx>tx_r1)&&(tx<=tx_r2))  ? "POR_N_1P8_OR_R1[1]" :
                    ((tx>tx_r2)&&(tx<=tx_r3))  ? "POR_N_1P8_OR_R1[2]" :
                    ((tx>tx_r3)&&(tx<=tx_r4))  ? "POR_N_1P8_OR_R1[3]" :
                    ((tx>tx_r4)&&(tx<=tx_r5))  ? "POR_N_1P8_OR_R1[4]" :
                    ((tx>tx_r5)&&(tx<=tx_r6))  ? "POR_N_1P8_OR_R1[5]" :
                    ((tx>tx_r6)&&(tx<=tx_r7))  ? "POR_N_1P8_OR_R1[6]" :
                    ((tx>tx_r7)&&(tx<=tx_r8))  ? "POR_N_1P8_OR_R1[7]" : 
                    ((tx>tx_r8)&&(tx<=tx_r9))  ? "POR_N_1P8_OR_R1[8]" :
                    ((tx>tx_r9)&&(tx<=tx_r10))  ? "POR_N_1P8_OR_R1[9]"  :
                    ((tx>tx_r10)&&(tx<=tx_r11))  ? "POR_N_1P8_OR_R1[10]" :
                    ((tx>tx_r11)&&(tx<=tx_r12))  ? "POR_N_1P8_OR_R1[11]" :
                    ((tx>tx_r12)&&(tx<=tx_r13))  ? "POR_N_1P8_OR_R1[12]" :
                    ((tx>tx_r13)&&(tx<=tx_r14))  ? "POR_N_1P8_OR_R1[13]" : 
                    ((tx>tx_r14)&&(tx<=tx_r15))  ? "POR_N_1P8_OR_R1[14]" :
                    ((tx>tx_r15)&&(tx<=tx_r16))  ? "POR_N_1P8_OR_R1[15]" :
                    ((tx>tx_r16)&&(tx<=tx_r17))  ? "POR_N_1P8_OR_R1[16]" : 
                    ((tx>tx_r17)&&(tx<=tx_r18))  ? "POR_N_1P8_OR_R1[17]" 
                                                 : "POR_N_1P8_OR_R1[18]";
  
        prcfg_n =((tx>=tx_l1)&&(tx<=tx_bl)) ? "PRCFG_N_OL_R1[0]" :
                 ((tx>=tx_l2)&&(tx<tx_l1))  ? "PRCFG_N_OL_R1[1]" :
                 ((tx>=tx_l3)&&(tx<tx_l2))  ? "PRCFG_N_OL_R1[2]" :
                 ((tx>=tx_l4)&&(tx<tx_l3))  ? "PRCFG_N_OL_R1[3]" :
                               (tx<tx_l4)   ? "PRCFG_N_OL_R1[4]" :
                 ((tx>=tx_bl)&&(tx<=tx_r1)) ? "PRCFG_N_OR_R1[0]" :
                 ((tx>tx_r1)&&(tx<=tx_r2))  ? "PRCFG_N_OR_R1[1]" :
                 ((tx>tx_r2)&&(tx<=tx_r3))  ? "PRCFG_N_OR_R1[2]" :
                 ((tx>tx_r3)&&(tx<=tx_r4))  ? "PRCFG_N_OR_R1[3]" :
                 ((tx>tx_r4)&&(tx<=tx_r5))  ? "PRCFG_N_OR_R1[4]" :
                 ((tx>tx_r5)&&(tx<=tx_r6))  ? "PRCFG_N_OR_R1[5]" :
                 ((tx>tx_r6)&&(tx<=tx_r7))  ? "PRCFG_N_OR_R1[6]" : 
                 ((tx>tx_r7)&&(tx<=tx_r8))  ? "PRCFG_N_OR_R1[7]" :
                 ((tx>tx_r8)&&(tx<=tx_r9))  ? "PRCFG_N_OR_R1[8]" : 
                 ((tx>tx_r9)&&(tx<=tx_r10))  ? "PRCFG_N_OR_R1[9]"  : 
                 ((tx>tx_r10)&&(tx<=tx_r11))  ? "PRCFG_N_OR_R1[10]" : 
                 ((tx>tx_r11)&&(tx<=tx_r12))  ? "PRCFG_N_OR_R1[11]" : 
                 ((tx>tx_r12)&&(tx<=tx_r13))  ? "PRCFG_N_OR_R1[12]" : 
                 ((tx>tx_r13)&&(tx<=tx_r14))  ? "PRCFG_N_OR_R1[13]" : 
                 ((tx>tx_r14)&&(tx<=tx_r15))  ? "PRCFG_N_OR_R1[14]" : 
                 ((tx>tx_r15)&&(tx<=tx_r16))  ? "PRCFG_N_OR_R1[15]" : 
                 ((tx>tx_r16)&&(tx<=tx_r17))  ? "PRCFG_N_OR_R1[16]" : 
                 ((tx>tx_r17)&&(tx<=tx_r18))  ? "PRCFG_N_OR_R1[17]" 
                                              : "PRCFG_N_OR_R1[18]";
  
        rst_n =((tx>=tx_l1)&&(tx<=tx_bl)) ? "RST_N_OL_R1[0]" :
               ((tx>=tx_l2)&&(tx<tx_l1))  ? "RST_N_OL_R1[1]" :
               ((tx>=tx_l3)&&(tx<tx_l2))  ? "RST_N_OL_R1[2]" :
               ((tx>=tx_l4)&&(tx<tx_l3))  ? "RST_N_OL_R1[3]" :
                             (tx<tx_l4)   ? "RST_N_OL_R1[4]" :
               ((tx>=tx_bl)&&(tx<=tx_r1)) ? "RST_N_OR_R1[0]" :
               ((tx>tx_r1)&&(tx<=tx_r2))  ? "RST_N_OR_R1[1]" :
               ((tx>tx_r2)&&(tx<=tx_r3))  ? "RST_N_OR_R1[2]" :
               ((tx>tx_r3)&&(tx<=tx_r4))  ? "RST_N_OR_R1[3]" :
               ((tx>tx_r4)&&(tx<=tx_r5))  ? "RST_N_OR_R1[4]" :
               ((tx>tx_r5)&&(tx<=tx_r6))  ? "RST_N_OR_R1[5]" :
               ((tx>tx_r6)&&(tx<=tx_r7))  ? "RST_N_OR_R1[6]" : 
               ((tx>tx_r7)&&(tx<=tx_r8))  ? "RST_N_OR_R1[7]" :
               ((tx>tx_r8)&&(tx<=tx_r9))  ? "RST_N_OR_R1[8]" : 
               ((tx>tx_r9)&&(tx<=tx_r10))  ? "RST_N_OR_R1[9]"  : 
               ((tx>tx_r10)&&(tx<=tx_r11))  ? "RST_N_OR_R1[10]" : 
               ((tx>tx_r11)&&(tx<=tx_r12))  ? "RST_N_OR_R1[11]" : 
               ((tx>tx_r12)&&(tx<=tx_r13))  ? "RST_N_OR_R1[12]" : 
               ((tx>tx_r13)&&(tx<=tx_r14))  ? "RST_N_OR_R1[13]" : 
               ((tx>tx_r14)&&(tx<=tx_r15))  ? "RST_N_OR_R1[14]" : 
               ((tx>tx_r15)&&(tx<=tx_r16))  ? "RST_N_OR_R1[15]" : 
               ((tx>tx_r16)&&(tx<=tx_r17))  ? "RST_N_OR_R1[16]" : 
               ((tx>tx_r17)&&(tx<=tx_r18))  ? "RST_N_OR_R1[17]" 
                                            : "RST_N_OR_R1[18]";

        gouten = ((tx>=tx_l1)&&(tx<=tx_bl)) ? "GOUTEN_OL_R1[0]" :
                 ((tx>=tx_l2)&&(tx<tx_l1))  ? "GOUTEN_OL_R1[1]" :
                 ((tx>=tx_l3)&&(tx<tx_l2))  ? "GOUTEN_OL_R1[2]" :
                 ((tx>=tx_l4)&&(tx<tx_l3))  ? "GOUTEN_OL_R1[3]" :
                               (tx<tx_l4)   ? "GOUTEN_OL_R1[4]" :
                 ((tx>=tx_bl)&&(tx<=tx_r1)) ? "GOUTEN_OR_R1[0]" :
                 ((tx>tx_r1)&&(tx<=tx_r2))  ? "GOUTEN_OR_R1[1]" :
                 ((tx>tx_r2)&&(tx<=tx_r3))  ? "GOUTEN_OR_R1[2]" :
                 ((tx>tx_r3)&&(tx<=tx_r4))  ? "GOUTEN_OR_R1[3]" :
                 ((tx>tx_r4)&&(tx<=tx_r5))  ? "GOUTEN_OR_R1[4]" :
                 ((tx>tx_r5)&&(tx<=tx_r6))  ? "GOUTEN_OR_R1[5]" : 
                 ((tx>tx_r6)&&(tx<=tx_r7))  ? "GOUTEN_OR_R1[6]" : 
                 ((tx>tx_r7)&&(tx<=tx_r8))  ? "GOUTEN_OR_R1[7]" :
                 ((tx>tx_r8)&&(tx<=tx_r9))  ? "GOUTEN_OR_R1[8]" : 
                 ((tx>tx_r9)&&(tx<=tx_r10))  ? "GOUTEN_OR_R1[9]"  : 
                 ((tx>tx_r10)&&(tx<=tx_r11))  ? "GOUTEN_OR_R1[10]" : 
                 ((tx>tx_r11)&&(tx<=tx_r12))  ? "GOUTEN_OR_R1[11]" : 
                 ((tx>tx_r12)&&(tx<=tx_r13))  ? "GOUTEN_OR_R1[12]" : 
                 ((tx>tx_r13)&&(tx<=tx_r14))  ? "GOUTEN_OR_R1[13]" : 
                 ((tx>tx_r14)&&(tx<=tx_r15))  ? "GOUTEN_OR_R1[14]" : 
                 ((tx>tx_r15)&&(tx<=tx_r16))  ? "GOUTEN_OR_R1[15]" : 
                 ((tx>tx_r16)&&(tx<=tx_r17))  ? "GOUTEN_OR_R1[16]" : 
                 ((tx>tx_r17)&&(tx<=tx_r18))  ? "GOUTEN_OR_R1[17]" 
                                              : "GOUTEN_OR_R1[18]";                         
  
        glogen = ((tx==(tx_bl-1))||(tx==(tx_bl-2))) ? "GLOGEN_OL_R1[0]" :
                 ((tx==(tx_l1-1))||(tx==(tx_l1-2))) ? "GLOGEN_OL_R1[1]" :
                 ((tx==(tx_l2-1))||(tx==(tx_l2-2))) ? "GLOGEN_OL_R1[2]" :
                 ((tx==(tx_l3-1))||(tx==(tx_l3-2))) ? "GLOGEN_OL_R1[3]" :
                 ((tx==(tx_l4-1))||(tx==(tx_l4-2))) ? "GLOGEN_OL_R1[4]" :
                 ((tx==(tx_bl+1))||(tx==(tx_bl+2))) ? "GLOGEN_OR_R1[0]" :
                 ((tx==(tx_r1+1))||(tx==(tx_r1+2))) ? "GLOGEN_OR_R1[1]" :
                 ((tx==(tx_r2+1))||(tx==(tx_r2+2))) ? "GLOGEN_OR_R1[2]" :
                 ((tx==(tx_r6+1))||(tx==(tx_r3+2))) ? "GLOGEN_OR_R1[3]" :
                 ((tx==(tx_r4+1))||(tx==(tx_r4+2))) ? "GLOGEN_OR_R1[4]" :
                 ((tx==(tx_r5+1))||(tx==(tx_r5+2))) ? "GLOGEN_OR_R1[5]" :
                 ((tx==(tx_r6+1))||(tx==(tx_r6+2))) ? "GLOGEN_OR_R1[6]" :
                 ((tx==(tx_r7+1))||(tx==(tx_r7+2))) ? "GLOGEN_OR_R1[7]" :
                 ((tx==(tx_r8+1))||(tx==(tx_r8+2))) ? "GLOGEN_OR_R1[8]" :
                 ((tx==(tx_r9+1))||(tx==(tx_r9+2))) ? "GLOGEN_OR_R1[9]" :
                 ((tx==(tx_r10+1))||(tx==(tx_r10+2))) ? "GLOGEN_OR_R1[10]" :
                 ((tx==(tx_r11+1))||(tx==(tx_r11+2))) ? "GLOGEN_OR_R1[11]" :
                 ((tx==(tx_r12+1))||(tx==(tx_r12+2))) ? "GLOGEN_OR_R1[12]" :
                 ((tx==(tx_r13+1))||(tx==(tx_r13+2))) ? "GLOGEN_OR_R1[13]" :
                 ((tx==(tx_r14+1))||(tx==(tx_r14+2))) ? "GLOGEN_OR_R1[14]" : 
                 ((tx==(tx_r15+1))||(tx==(tx_r15+2))) ? "GLOGEN_OR_R1[15]" :
                 ((tx==(tx_r16+1))||(tx==(tx_r16+2))) ? "GLOGEN_OR_R1[16]" : 
                 ((tx==(tx_r17+1))||(tx==(tx_r17+2))) ? "GLOGEN_OR_R1[17]" 
                                                      : "GLOGEN_OR_R1[18]";                              
  
        por_n  = ((tx==(tx_bl-1))||(tx==(tx_bl-2))) ? "POR_N_OL_R1[0]" :
                 ((tx==(tx_l1-1))||(tx==(tx_l1-2))) ? "POR_N_OL_R1[1]" :
                 ((tx==(tx_l2-1))||(tx==(tx_l2-2))) ? "POR_N_OL_R1[2]" :
                 ((tx==(tx_l3-1))||(tx==(tx_l3-2))) ? "POR_N_OL_R1[3]" :
                 ((tx==(tx_l4-1))||(tx==(tx_l4-2))) ? "POR_N_OL_R1[4]" :
                 ((tx==(tx_bl+1))||(tx==(tx_bl+2))) ? "POR_N_OR_R1[0]" :
                 ((tx==(tx_r1+1))||(tx==(tx_r1+2))) ? "POR_N_OR_R1[1]" :
                 ((tx==(tx_r2+1))||(tx==(tx_r2+2))) ? "POR_N_OR_R1[2]" :
                 ((tx==(tx_r3+1))||(tx==(tx_r3+2))) ? "POR_N_OR_R1[3]" :
                 ((tx==(tx_r4+1))||(tx==(tx_r4+2))) ? "POR_N_OR_R1[4]" :
                 ((tx==(tx_r5+1))||(tx==(tx_r5+2))) ? "POR_N_OR_R1[5]" :
                 ((tx==(tx_r6+1))||(tx==(tx_r6+2))) ? "POR_N_OR_R1[6]" :
                 ((tx==(tx_r7+1))||(tx==(tx_r7+2))) ? "POR_N_OR_R1[7]" :
                 ((tx==(tx_r8+1))||(tx==(tx_r8+2))) ? "POR_N_OR_R1[8]" :
                 ((tx==(tx_r9+1))||(tx==(tx_r9+2))) ? "POR_N_OR_R1[9]" :
                 ((tx==(tx_r10+1))||(tx==(tx_r10+2))) ? "POR_N_OR_R1[10]" :
                 ((tx==(tx_r11+1))||(tx==(tx_r11+2))) ? "POR_N_OR_R1[11]" :
                 ((tx==(tx_r12+1))||(tx==(tx_r12+2))) ? "POR_N_OR_R1[12]" :
                 ((tx==(tx_r13+1))||(tx==(tx_r13+2))) ? "POR_N_OR_R1[13]" :
                 ((tx==(tx_r14+1))||(tx==(tx_r14+2))) ? "POR_N_OR_R1[14]" : 
                 ((tx==(tx_r15+1))||(tx==(tx_r15+2))) ? "POR_N_OR_R1[15]" :
                 ((tx==(tx_r16+1))||(tx==(tx_r16+2))) ? "POR_N_OR_R1[16]" : 
                 ((tx==(tx_r17+1))||(tx==(tx_r17+2))) ? "POR_N_OR_R1[17]" 
                                                      : "POR_N_OR_R1[18]";
      }
      else
      {
       grs_n =((tx>=tx_l1)&&(tx<=tx_bl)) ? "GRS_N_OL_R0[0]" :
               ((tx>=tx_l2)&&(tx<tx_l1))  ? "GRS_N_OL_R0[1]" :
               ((tx>=tx_l3)&&(tx<tx_l2))  ? "GRS_N_OL_R0[2]" :
               ((tx>=tx_l4)&&(tx<tx_l3))  ? "GRS_N_OL_R0[3]" :
                             (tx<tx_l4)   ? "GRS_N_OL_R0[4]" :
               ((tx>=tx_bl)&&(tx<=tx_r1)) ? "GRS_N_OR_R0[0]" :
               ((tx>tx_r1)&&(tx<=tx_r2))  ? "GRS_N_OR_R0[1]" :
               ((tx>tx_r2)&&(tx<=tx_r3))  ? "GRS_N_OR_R0[2]" :
               ((tx>tx_r3)&&(tx<=tx_r4))  ? "GRS_N_OR_R0[3]" :
               ((tx>tx_r4)&&(tx<=tx_r5))  ? "GRS_N_OR_R0[4]" :
               ((tx>tx_r5)&&(tx<=tx_r6))  ? "GRS_N_OR_R0[5]" :
               ((tx>tx_r6)&&(tx<=tx_r7))  ? "GRS_N_OR_R0[6]" :
               ((tx>tx_r7)&&(tx<=tx_r8))  ? "GRS_N_OR_R0[7]" :
               ((tx>tx_r8)&&(tx<=tx_r9))  ? "GRS_N_OR_R0[8]" :
               ((tx>tx_r9)&&(tx<=tx_r10))  ? "GRS_N_OR_R0[9]" :
               ((tx>tx_r10)&&(tx<=tx_r11))  ? "GRS_N_OR_R0[10]" :
               ((tx>tx_r11)&&(tx<=tx_r12))  ? "GRS_N_OR_R0[11]" :
               ((tx>tx_r12)&&(tx<=tx_r13))  ? "GRS_N_OR_R0[12]" :
               ((tx>tx_r13)&&(tx<=tx_r14))  ? "GRS_N_OR_R0[13]" : 
               ((tx>tx_r14)&&(tx<=tx_r15))  ? "GRS_N_OR_R0[14]" :
               ((tx>tx_r15)&&(tx<=tx_r16))  ? "GRS_N_OR_R0[15]" :
               ((tx>tx_r16)&&(tx<=tx_r17))  ? "GRS_N_OR_R0[16]" : 
               ((tx>tx_r17)&&(tx<=tx_r18))  ? "GRS_N_OR_R0[17]" 
                                            : "GRS_N_OR_R0[18]" ;
  
        gwen = ((tx>=tx_l1)&&(tx<=tx_bl)) ? "GWEN_OL_R0[0]" :
               ((tx>=tx_l2)&&(tx<tx_l1))  ? "GWEN_OL_R0[1]" :
               ((tx>=tx_l3)&&(tx<tx_l2))  ? "GWEN_OL_R0[2]" :
               ((tx>=tx_l4)&&(tx<tx_l3))  ? "GWEN_OL_R0[3]" :
                             (tx<tx_l4)   ? "GWEN_OL_R0[4]" :
               ((tx>=tx_bl)&&(tx<=tx_r1)) ? "GWEN_OR_R0[0]" :
               ((tx>tx_r1)&&(tx<=tx_r2))  ? "GWEN_OR_R0[1]" :
               ((tx>tx_r2)&&(tx<=tx_r3))  ? "GWEN_OR_R0[2]" :
               ((tx>tx_r3)&&(tx<=tx_r4))  ? "GWEN_OR_R0[3]" :
               ((tx>tx_r4)&&(tx<=tx_r5))  ? "GWEN_OR_R0[4]" :
               ((tx>tx_r5)&&(tx<=tx_r6))  ? "GWEN_OR_R0[5]" :
               ((tx>tx_r6)&&(tx<=tx_r7))  ? "GWEN_OR_R0[6]" :
               ((tx>tx_r7)&&(tx<=tx_r8))  ? "GWEN_OR_R0[7]" :
               ((tx>tx_r8)&&(tx<=tx_r9))  ? "GWEN_OR_R0[8]"  :
               ((tx>tx_r9)&&(tx<=tx_r10))  ? "GWEN_OR_R0[9]"  :
               ((tx>tx_r10)&&(tx<=tx_r11))  ? "GWEN_OR_R0[10]"  :
               ((tx>tx_r11)&&(tx<=tx_r12))  ? "GWEN_OR_R0[11]"  :
               ((tx>tx_r12)&&(tx<=tx_r13))  ? "GWEN_OR_R0[12]"  :
               ((tx>tx_r13)&&(tx<=tx_r14))  ? "GWEN_OR_R0[13]" : 
               ((tx>tx_r14)&&(tx<=tx_r15))  ? "GWEN_OR_R0[14]" :
               ((tx>tx_r15)&&(tx<=tx_r16))  ? "GWEN_OR_R0[15]" :
               ((tx>tx_r16)&&(tx<=tx_r17))  ? "GWEN_OR_R0[16]" : 
               ((tx>tx_r17)&&(tx<=tx_r18))  ? "GWEN_OR_R0[17]" 
                                            : "GWEN_OR_R0[18]";
  
        pu_n = ((tx>=tx_l1)&&(tx<=tx_bl)) ? "PUP_REL_N_OL_R0[0]" :
               ((tx>=tx_l2)&&(tx<tx_l1))  ? "PUP_REL_N_OL_R0[1]" :
               ((tx>=tx_l3)&&(tx<tx_l2))  ? "PUP_REL_N_OL_R0[2]" :
               ((tx>=tx_l4)&&(tx<tx_l3))  ? "PUP_REL_N_OL_R0[3]" :
                             (tx<tx_l4)   ? "PUP_REL_N_OL_R0[4]" :
               ((tx>=tx_bl)&&(tx<=tx_r1)) ? "PUP_REL_N_OR_R0[0]" :
               ((tx>tx_r1)&&(tx<=tx_r2))  ? "PUP_REL_N_OR_R0[1]" :
               ((tx>tx_r2)&&(tx<=tx_r3))  ? "PUP_REL_N_OR_R0[2]" :
               ((tx>tx_r3)&&(tx<=tx_r4))  ? "PUP_REL_N_OR_R0[3]" :
               ((tx>tx_r4)&&(tx<=tx_r5))  ? "PUP_REL_N_OR_R0[4]" :
               ((tx>tx_r5)&&(tx<=tx_r6))  ? "PUP_REL_N_OR_R0[5]" :
               ((tx>tx_r6)&&(tx<=tx_r7))  ? "PUP_REL_N_OR_R0[6]" :
               ((tx>tx_r7)&&(tx<=tx_r8))  ? "PUP_REL_N_OR_R0[7]" :
               ((tx>tx_r8)&&(tx<=tx_r9))  ? "PUP_REL_N_OR_R0[8]" :
               ((tx>tx_r9)&&(tx<=tx_r10))  ? "PUP_REL_N_OR_R0[9]"  :
               ((tx>tx_r10)&&(tx<=tx_r11))  ? "PUP_REL_N_OR_R0[10]" :
               ((tx>tx_r11)&&(tx<=tx_r12))  ? "PUP_REL_N_OR_R0[11]" :
               ((tx>tx_r12)&&(tx<=tx_r13))  ? "PUP_REL_N_OR_R0[12]" :
               ((tx>tx_r13)&&(tx<=tx_r14))  ? "PUP_REL_N_OR_R0[13]" : 
               ((tx>tx_r14)&&(tx<=tx_r15))  ? "PUP_REL_N_OR_R0[14]" :
               ((tx>tx_r15)&&(tx<=tx_r16))  ? "PUP_REL_N_OR_R0[15]" :
               ((tx>tx_r16)&&(tx<=tx_r17))  ? "PUP_REL_N_OR_R0[16]" : 
               ((tx>tx_r17)&&(tx<=tx_r18))  ? "PUP_REL_N_OR_R0[17]" 
                                            : "PUP_REL_N_OR_R0[18]";
  
        por_n_1p8 = ((tx>=tx_l1)&&(tx<=tx_bl)) ? "POR_N_1P8_OL_R0[0]" :
                    ((tx>=tx_l2)&&(tx<tx_l1))  ? "POR_N_1P8_OL_R0[1]" :
                    ((tx>=tx_l3)&&(tx<tx_l2))  ? "POR_N_1P8_OL_R0[2]" :
                    ((tx>=tx_l4)&&(tx<tx_l3))  ? "POR_N_1P8_OL_R0[3]" :
                                  (tx<tx_l4)   ? "POR_N_1P8_OL_R0[4]" :
                    ((tx>=tx_bl)&&(tx<=tx_r1)) ? "POR_N_1P8_OR_R0[0]" :
                    ((tx>tx_r1)&&(tx<=tx_r2))  ? "POR_N_1P8_OR_R0[1]" :
                    ((tx>tx_r2)&&(tx<=tx_r3))  ? "POR_N_1P8_OR_R0[2]" :
                    ((tx>tx_r3)&&(tx<=tx_r4))  ? "POR_N_1P8_OR_R0[3]" :
                    ((tx>tx_r4)&&(tx<=tx_r5))  ? "POR_N_1P8_OR_R0[4]" :
                    ((tx>tx_r5)&&(tx<=tx_r6))  ? "POR_N_1P8_OR_R0[5]" :
                    ((tx>tx_r6)&&(tx<=tx_r7))  ? "POR_N_1P8_OR_R0[6]" :
                    ((tx>tx_r7)&&(tx<=tx_r8))  ? "POR_N_1P8_OR_R0[7]" : 
                    ((tx>tx_r8)&&(tx<=tx_r9))  ? "POR_N_1P8_OR_R0[8]" :
                    ((tx>tx_r9)&&(tx<=tx_r10))  ? "POR_N_1P8_OR_R0[9]"  :
                    ((tx>tx_r10)&&(tx<=tx_r11))  ? "POR_N_1P8_OR_R0[10]" :
                    ((tx>tx_r11)&&(tx<=tx_r12))  ? "POR_N_1P8_OR_R0[11]" :
                    ((tx>tx_r12)&&(tx<=tx_r13))  ? "POR_N_1P8_OR_R0[12]" :
                    ((tx>tx_r13)&&(tx<=tx_r14))  ? "POR_N_1P8_OR_R0[13]" : 
                    ((tx>tx_r14)&&(tx<=tx_r15))  ? "POR_N_1P8_OR_R0[14]" :
                    ((tx>tx_r15)&&(tx<=tx_r16))  ? "POR_N_1P8_OR_R0[15]" :
                    ((tx>tx_r16)&&(tx<=tx_r17))  ? "POR_N_1P8_OR_R0[16]" : 
                    ((tx>tx_r17)&&(tx<=tx_r18))  ? "POR_N_1P8_OR_R0[17]" 
                                                 : "POR_N_1P8_OR_R0[18]";
  
        prcfg_n =((tx>=tx_l1)&&(tx<=tx_bl)) ? "PRCFG_N_OL_R0[0]" :
                 ((tx>=tx_l2)&&(tx<tx_l1))  ? "PRCFG_N_OL_R0[1]" :
                 ((tx>=tx_l3)&&(tx<tx_l2))  ? "PRCFG_N_OL_R0[2]" :
                 ((tx>=tx_l4)&&(tx<tx_l3))  ? "PRCFG_N_OL_R0[3]" :
                               (tx<tx_l4)   ? "PRCFG_N_OL_R0[4]" :
                 ((tx>=tx_bl)&&(tx<=tx_r1)) ? "PRCFG_N_OR_R0[0]" :
                 ((tx>tx_r1)&&(tx<=tx_r2))  ? "PRCFG_N_OR_R0[1]" :
                 ((tx>tx_r2)&&(tx<=tx_r3))  ? "PRCFG_N_OR_R0[2]" :
                 ((tx>tx_r3)&&(tx<=tx_r4))  ? "PRCFG_N_OR_R0[3]" :
                 ((tx>tx_r4)&&(tx<=tx_r5))  ? "PRCFG_N_OR_R0[4]" :
                 ((tx>tx_r5)&&(tx<=tx_r6))  ? "PRCFG_N_OR_R0[5]" :
                 ((tx>tx_r6)&&(tx<=tx_r7))  ? "PRCFG_N_OR_R0[6]" : 
                 ((tx>tx_r7)&&(tx<=tx_r8))  ? "PRCFG_N_OR_R0[7]" :
                 ((tx>tx_r8)&&(tx<=tx_r9))  ? "PRCFG_N_OR_R0[8]" : 
                 ((tx>tx_r9)&&(tx<=tx_r10))  ? "PRCFG_N_OR_R0[9]"  : 
                 ((tx>tx_r10)&&(tx<=tx_r11))  ? "PRCFG_N_OR_R0[10]" : 
                 ((tx>tx_r11)&&(tx<=tx_r12))  ? "PRCFG_N_OR_R0[11]" : 
                 ((tx>tx_r12)&&(tx<=tx_r13))  ? "PRCFG_N_OR_R0[12]" : 
                 ((tx>tx_r13)&&(tx<=tx_r14))  ? "PRCFG_N_OR_R0[13]" : 
                 ((tx>tx_r14)&&(tx<=tx_r15))  ? "PRCFG_N_OR_R0[14]" : 
                 ((tx>tx_r15)&&(tx<=tx_r16))  ? "PRCFG_N_OR_R0[15]" : 
                 ((tx>tx_r16)&&(tx<=tx_r17))  ? "PRCFG_N_OR_R0[16]" : 
                 ((tx>tx_r17)&&(tx<=tx_r18))  ? "PRCFG_N_OR_R0[17]" 
                                              : "PRCFG_N_OR_R0[18]";
  
        rst_n =((tx>=tx_l1)&&(tx<=tx_bl)) ? "RST_N_OL_R0[0]" :
               ((tx>=tx_l2)&&(tx<tx_l1))  ? "RST_N_OL_R0[1]" :
               ((tx>=tx_l3)&&(tx<tx_l2))  ? "RST_N_OL_R0[2]" :
               ((tx>=tx_l4)&&(tx<tx_l3))  ? "RST_N_OL_R0[3]" :
                             (tx<tx_l4)   ? "RST_N_OL_R0[4]" :
               ((tx>=tx_bl)&&(tx<=tx_r1)) ? "RST_N_OR_R0[0]" :
               ((tx>tx_r1)&&(tx<=tx_r2))  ? "RST_N_OR_R0[1]" :
               ((tx>tx_r2)&&(tx<=tx_r3))  ? "RST_N_OR_R0[2]" :
               ((tx>tx_r3)&&(tx<=tx_r4))  ? "RST_N_OR_R0[3]" :
               ((tx>tx_r4)&&(tx<=tx_r5))  ? "RST_N_OR_R0[4]" :
               ((tx>tx_r5)&&(tx<=tx_r6))  ? "RST_N_OR_R0[5]" :
               ((tx>tx_r6)&&(tx<=tx_r7))  ? "RST_N_OR_R0[6]" : 
               ((tx>tx_r7)&&(tx<=tx_r8))  ? "RST_N_OR_R0[7]" :
               ((tx>tx_r8)&&(tx<=tx_r9))  ? "RST_N_OR_R0[8]" : 
               ((tx>tx_r9)&&(tx<=tx_r10))  ? "RST_N_OR_R0[9]"  : 
               ((tx>tx_r10)&&(tx<=tx_r11))  ? "RST_N_OR_R0[10]" : 
               ((tx>tx_r11)&&(tx<=tx_r12))  ? "RST_N_OR_R0[11]" : 
               ((tx>tx_r12)&&(tx<=tx_r13))  ? "RST_N_OR_R0[12]" : 
               ((tx>tx_r13)&&(tx<=tx_r14))  ? "RST_N_OR_R0[13]" : 
               ((tx>tx_r14)&&(tx<=tx_r15))  ? "RST_N_OR_R0[14]" : 
               ((tx>tx_r15)&&(tx<=tx_r16))  ? "RST_N_OR_R0[15]" : 
               ((tx>tx_r16)&&(tx<=tx_r17))  ? "RST_N_OR_R0[16]" : 
               ((tx>tx_r17)&&(tx<=tx_r18))  ? "RST_N_OR_R0[17]" 
                                            : "RST_N_OR_R0[18]";

        gouten = ((tx>=tx_l1)&&(tx<=tx_bl)) ? "GOUTEN_OL_R0[0]" :
                 ((tx>=tx_l2)&&(tx<tx_l1))  ? "GOUTEN_OL_R0[1]" :
                 ((tx>=tx_l3)&&(tx<tx_l2))  ? "GOUTEN_OL_R0[2]" :
                 ((tx>=tx_l4)&&(tx<tx_l3))  ? "GOUTEN_OL_R0[3]" :
                               (tx<tx_l4)   ? "GOUTEN_OL_R0[4]" :
                 ((tx>=tx_bl)&&(tx<=tx_r1)) ? "GOUTEN_OR_R0[0]" :
                 ((tx>tx_r1)&&(tx<=tx_r2))  ? "GOUTEN_OR_R0[1]" :
                 ((tx>tx_r2)&&(tx<=tx_r3))  ? "GOUTEN_OR_R0[2]" :
                 ((tx>tx_r3)&&(tx<=tx_r4))  ? "GOUTEN_OR_R0[3]" :
                 ((tx>tx_r4)&&(tx<=tx_r5))  ? "GOUTEN_OR_R0[4]" :
                 ((tx>tx_r5)&&(tx<=tx_r6))  ? "GOUTEN_OR_R0[5]" : 
                 ((tx>tx_r6)&&(tx<=tx_r7))  ? "GOUTEN_OR_R0[6]" : 
                 ((tx>tx_r7)&&(tx<=tx_r8))  ? "GOUTEN_OR_R0[7]" :
                 ((tx>tx_r8)&&(tx<=tx_r9))  ? "GOUTEN_OR_R0[8]" : 
                 ((tx>tx_r9)&&(tx<=tx_r10))  ? "GOUTEN_OR_R0[9]"  : 
                 ((tx>tx_r10)&&(tx<=tx_r11))  ? "GOUTEN_OR_R0[10]" : 
                 ((tx>tx_r11)&&(tx<=tx_r12))  ? "GOUTEN_OR_R0[11]" : 
                 ((tx>tx_r12)&&(tx<=tx_r13))  ? "GOUTEN_OR_R0[12]" : 
                 ((tx>tx_r13)&&(tx<=tx_r14))  ? "GOUTEN_OR_R0[13]" : 
                 ((tx>tx_r14)&&(tx<=tx_r15))  ? "GOUTEN_OR_R0[14]" : 
                 ((tx>tx_r15)&&(tx<=tx_r16))  ? "GOUTEN_OR_R0[15]" : 
                 ((tx>tx_r16)&&(tx<=tx_r17))  ? "GOUTEN_OR_R0[16]" : 
                 ((tx>tx_r17)&&(tx<=tx_r18))  ? "GOUTEN_OR_R0[17]" 
                                              : "GOUTEN_OR_R0[18]";                         
  
        glogen = ((tx==(tx_bl-1))||(tx==(tx_bl-2))) ? "GLOGEN_OL_R0[0]" :
                 ((tx==(tx_l1-1))||(tx==(tx_l1-2))) ? "GLOGEN_OL_R0[1]" :
                 ((tx==(tx_l2-1))||(tx==(tx_l2-2))) ? "GLOGEN_OL_R0[2]" :
                 ((tx==(tx_l3-1))||(tx==(tx_l3-2))) ? "GLOGEN_OL_R0[3]" :
                 ((tx==(tx_l4-1))||(tx==(tx_l4-2))) ? "GLOGEN_OL_R0[4]" :
                 ((tx==(tx_bl+1))||(tx==(tx_bl+2))) ? "GLOGEN_OR_R0[0]" :
                 ((tx==(tx_r1+1))||(tx==(tx_r1+2))) ? "GLOGEN_OR_R0[1]" :
                 ((tx==(tx_r2+1))||(tx==(tx_r2+2))) ? "GLOGEN_OR_R0[2]" :
                 ((tx==(tx_r6+1))||(tx==(tx_r3+2))) ? "GLOGEN_OR_R0[3]" :
                 ((tx==(tx_r4+1))||(tx==(tx_r4+2))) ? "GLOGEN_OR_R0[4]" :
                 ((tx==(tx_r5+1))||(tx==(tx_r5+2))) ? "GLOGEN_OR_R0[5]" :
                 ((tx==(tx_r6+1))||(tx==(tx_r6+2))) ? "GLOGEN_OR_R0[6]" :
                 ((tx==(tx_r7+1))||(tx==(tx_r7+2))) ? "GLOGEN_OR_R0[7]" :
                 ((tx==(tx_r8+1))||(tx==(tx_r8+2))) ? "GLOGEN_OR_R0[8]" :
                 ((tx==(tx_r9+1))||(tx==(tx_r9+2))) ? "GLOGEN_OR_R0[9]" :
                 ((tx==(tx_r10+1))||(tx==(tx_r10+2))) ? "GLOGEN_OR_R0[10]" :
                 ((tx==(tx_r11+1))||(tx==(tx_r11+2))) ? "GLOGEN_OR_R0[11]" :
                 ((tx==(tx_r12+1))||(tx==(tx_r12+2))) ? "GLOGEN_OR_R0[12]" :
                 ((tx==(tx_r13+1))||(tx==(tx_r13+2))) ? "GLOGEN_OR_R0[13]" :
                 ((tx==(tx_r14+1))||(tx==(tx_r14+2))) ? "GLOGEN_OR_R0[14]" : 
                 ((tx==(tx_r15+1))||(tx==(tx_r15+2))) ? "GLOGEN_OR_R0[15]" :
                 ((tx==(tx_r16+1))||(tx==(tx_r16+2))) ? "GLOGEN_OR_R0[16]" : 
                 ((tx==(tx_r17+1))||(tx==(tx_r17+2))) ? "GLOGEN_OR_R0[17]" 
                                                      : "GLOGEN_OR_R0[18]";                              
  
        por_n  = ((tx==(tx_bl-1))||(tx==(tx_bl-2))) ? "POR_N_OL_R0[0]" :
                 ((tx==(tx_l1-1))||(tx==(tx_l1-2))) ? "POR_N_OL_R0[1]" :
                 ((tx==(tx_l2-1))||(tx==(tx_l2-2))) ? "POR_N_OL_R0[2]" :
                 ((tx==(tx_l3-1))||(tx==(tx_l3-2))) ? "POR_N_OL_R0[3]" :
                 ((tx==(tx_l4-1))||(tx==(tx_l4-2))) ? "POR_N_OL_R0[4]" :
                 ((tx==(tx_bl+1))||(tx==(tx_bl+2))) ? "POR_N_OR_R0[0]" :
                 ((tx==(tx_r1+1))||(tx==(tx_r1+2))) ? "POR_N_OR_R0[1]" :
                 ((tx==(tx_r2+1))||(tx==(tx_r2+2))) ? "POR_N_OR_R0[2]" :
                 ((tx==(tx_r3+1))||(tx==(tx_r3+2))) ? "POR_N_OR_R0[3]" :
                 ((tx==(tx_r4+1))||(tx==(tx_r4+2))) ? "POR_N_OR_R0[4]" :
                 ((tx==(tx_r5+1))||(tx==(tx_r5+2))) ? "POR_N_OR_R0[5]" :
                 ((tx==(tx_r6+1))||(tx==(tx_r6+2))) ? "POR_N_OR_R0[6]" :
                 ((tx==(tx_r7+1))||(tx==(tx_r7+2))) ? "POR_N_OR_R0[7]" :
                 ((tx==(tx_r8+1))||(tx==(tx_r8+2))) ? "POR_N_OR_R0[8]" :
                 ((tx==(tx_r9+1))||(tx==(tx_r9+2))) ? "POR_N_OR_R0[9]" :
                 ((tx==(tx_r10+1))||(tx==(tx_r10+2))) ? "POR_N_OR_R0[10]" :
                 ((tx==(tx_r11+1))||(tx==(tx_r11+2))) ? "POR_N_OR_R0[11]" :
                 ((tx==(tx_r12+1))||(tx==(tx_r12+2))) ? "POR_N_OR_R0[12]" :
                 ((tx==(tx_r13+1))||(tx==(tx_r13+2))) ? "POR_N_OR_R0[13]" :
                 ((tx==(tx_r14+1))||(tx==(tx_r14+2))) ? "POR_N_OR_R0[14]" : 
                 ((tx==(tx_r15+1))||(tx==(tx_r15+2))) ? "POR_N_OR_R0[15]" :
                 ((tx==(tx_r16+1))||(tx==(tx_r16+2))) ? "POR_N_OR_R0[16]" : 
                 ((tx==(tx_r17+1))||(tx==(tx_r17+2))) ? "POR_N_OR_R0[17]" 
                                                      : "POR_N_OR_R0[18]";
      }
  
  
      connect
        (
          <pin GOUTEN_IN of <device *strVar @[sx,sy]>>      => <wire *gouten of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
          <pin GRS_N_IN of <device *strVar @[sx,sy]>>       => <wire *grs_n of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
          <pin GWEN_IN of <device *strVar @[sx,sy]>>        => <wire *gwen of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
          <pin PUP_REL_N_IN of <device *strVar @[sx,sy]>>   => <wire *pu_n of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
          <pin POR_N_1P8_IN of <device *strVar @[sx,sy]>>   => <wire *por_n_1p8 of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
          <pin PRCFG_N_IN of <device *strVar @[sx,sy]>>     => <wire *prcfg_n of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
          <pin RST_N_IN of <device *strVar @[sx,sy]>>       => <wire *rst_n of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>
        );
  
      int tile_j;
      int i = 0;
      int tile_e;
      int tile_e_1 = 0;
      string ckeb_w = "CKEB_TILE";
      string ckeb_e = "CKEB_TILE";
      //Caculate the east source tile index value, and find the tile device name of source tile
      for(tile_j=tx+1;tile_j<=tx_bl;tile_j=tile_j+1)
      {
        foreach tx_tmp( l_tx_ckeb )
        {
          if(tile_j==tx_tmp)
          {
            tile_e = tile_j;
            i = i + 1;
            break;
          }        
        }
        if(i==1)
        {
          tile_e_1 = tile_e;
          ckeb_e = ((tile_e==tx_ckeb2_l)||(tile_e==tx_ckeb2_r)) ? "CKEB2_TILE" : "CKEB_TILE";
        }
      }

//      int i = 0;
      int tile_w;
      int tile_w_1 = 0;
      //Caculate the west source tile index value, and find the tile device name of source tile
      for(tile_j=tx-1;tile_j>=tx_bl;tile_j=tile_j-1)
      {
        foreach tx_tmp( l_tx_ckeb )
        {
          if(tile_j==tx_tmp)
          {
            tile_w = tile_j;
            i = i + 1;
            break;
          }        
        }
        if(i==1)
        {
          tile_w_1 = tile_w;
          ckeb_w = ((tile_w==tx_ckeb2_l)||(tile_w==tx_ckeb2_r)) ? "CKEB2_TILE" : "CKEB_TILE";
        }
      }

      int site_e_1 = tile_e_1 * NUM_GRID_X;
      int site_w_1 = tile_w_1 * NUM_GRID_X;

      int flag = ((tx==(tx_bl-1))||(tx==(tx_bl-2))||(tx==(tx_bl+2))||(tx==(tx_bl+1))||(tx==(tx_l1-1))||(tx==(tx_l1-2))||
                  (tx==(tx_l2-1))||(tx==(tx_l2-2))||(tx==(tx_l3-1))||(tx==(tx_l3-2))||(tx==(tx_l4-1))||(tx==(tx_l4-2))||
                  (tx==(tx_r1+1))||(tx==(tx_r1+2))||(tx==(tx_r2+1))||(tx==(tx_r2+2))||(tx==(tx_r3+1))||(tx==(tx_r3+2))||
                  (tx==(tx_r4+1))||(tx==(tx_r4+2))||(tx==(tx_r5+1))||(tx==(tx_r5+2))||(tx==(tx_r6+1))||(tx==(tx_r6+2))||
                  (tx==(tx_r7+1))||(tx==(tx_r7+2))||(tx==(tx_r8+1))||(tx==(tx_r8+2))||(tx==(tx_r9+1))||(tx==(tx_r9+2))||
                  (tx==(tx_r10+1))||(tx==(tx_r10+2))||(tx==(tx_r11+1))||(tx==(tx_r11+2))||(tx==(tx_r12+1))||(tx==(tx_r12+2))||
                  (tx==(tx_r13+1))||(tx==(tx_r13+2))||(tx==(tx_r14+1))||(tx==(tx_r14+2))||(tx==(tx_r15+1))||(tx==(tx_r15+2))||
                  (tx==(tx_r16+1))||(tx==(tx_r16+2))||(tx==(tx_r17+1))||(tx==(tx_r17+2))||(tx==(tx_r18+1))||(tx==(tx_r18+2))||((tx==13)&&((rx==2)||(rx==3))));

    if(tx==tx_iock_l)
    {
      connect
        (
          <pin GLOGEN_IN of <device *strVar @[sx,sy]>>       => <wire GLOGEN_NEXT0_OUT of <device  *ckeb_e @ [site_e_1,sy]>>,
          <pin POR_N_IN of <device *strVar @[sx,sy]>>        => <wire POR_N_NEXT0_OUT of <device  *ckeb_e @ [site_e_1,sy]>>
        );  
    }
    else if(tx==tx_iock_r)
    {
      connect
        (
          <pin GLOGEN_IN of <device *strVar @[sx,sy]>>       => <wire GLOGEN_NEXT of <device  *ckeb_w @ [site_w_1,sy]>>,
          <pin POR_N_IN of <device *strVar @[sx,sy]>>        => <wire POR_N_NEXT of <device  *ckeb_w @ [site_w_1,sy]>>
        );  
    }
    else 
    {
      if(tx<tx_bl)
      {
        connect
         (
            <pin GLOGEN_IN of <device *strVar @[sx,sy]>>  => <wire GLOGEN_NEXT of <device *strVar @[sx,sy]>>,
            <pin POR_N_IN of <device *strVar @[sx,sy]>>   => <wire POR_N_NEXT of <device *strVar @[sx,sy]>>
         );
        if(flag==1)
        {
          connect
            (
              <pin GLOGEN_IN1 of <device *strVar @[sx,sy]>>       => <wire *glogen of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
              <pin POR_N_IN1 of <device *strVar @[sx,sy]>>        => <wire *por_n of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>
            );
        }
        else
        {
          connect
            (
              <pin GLOGEN_IN1 of <device *strVar @[sx,sy]>>       => <wire GLOGEN_NEXT0_OUT of <device  *ckeb_e @ [site_e_1,sy]>>,
              <pin POR_N_IN1 of <device *strVar @[sx,sy]>>        => <wire POR_N_NEXT0_OUT of <device  *ckeb_e @ [site_e_1,sy]>>
            );       
        }
      }
      else
      {
        connect
         (
            <pin GLOGEN_IN1 of <device *strVar @[sx,sy]>>  => <wire GLOGEN_NEXT0_OUT of <device *strVar @[sx,sy]>>,
            <pin POR_N_IN1 of <device *strVar @[sx,sy]>>   => <wire POR_N_NEXT0_OUT of <device *strVar @[sx,sy]>>
         );
        if(flag==1)
        {
          connect
            (
              <pin GLOGEN_IN of <device *strVar @[sx,sy]>>       => <wire *glogen of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
              <pin POR_N_IN of <device *strVar @[sx,sy]>>        => <wire *por_n of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>
            );
        }
        else
        {
          connect
            (
              <pin GLOGEN_IN of <device *strVar @[sx,sy]>>       => <wire GLOGEN_NEXT of <device  *ckeb_w @ [site_w_1,sy]>>,
              <pin POR_N_IN of <device *strVar @[sx,sy]>>        => <wire POR_N_NEXT of <device  *ckeb_w @ [site_w_1,sy]>>
            );       
        }
      }
    }


    }
    

}//end of connect_ckeb_gs_input
/********************************************************************************
********************************************************************************/
function connect_cram_wrenhan_gs_input
(
    unsigned int rx,
    unsigned int tx,
    unsigned int tx_bl,
    unsigned int ty_bl,
    unsigned int tx_l1,
    unsigned int tx_l2,
    unsigned int tx_l3,
    unsigned int tx_l4,
    unsigned int tx_r1,
    unsigned int tx_r2,
    unsigned int tx_r3,
    unsigned int tx_r4,
    unsigned int tx_r5,
    unsigned int tx_r6,
    unsigned int tx_r7,
    unsigned int tx_r8,
    unsigned int tx_r9,
    unsigned int tx_r10,
    unsigned int tx_r11,
    unsigned int tx_r12,
    unsigned int tx_r13,
    unsigned int tx_r14,
    unsigned int tx_r15,
    unsigned int tx_r16,
    unsigned int tx_r17,
    unsigned int tx_r18,

    string device_wrenhan
)
{
    int sx_bl = tx_bl * NUM_GRID_X;
    int sy_bl = ty_bl * NUM_GRID_Y;
    int sx,sy;
    sy = (rx*NUM_TILES_REGION+MID_TILE_REGION)*NUM_GRID_Y;

    string erase,prog,rst_n,wl_on;
    sx = tx * NUM_GRID_X + 2;
    string strVar = device_wrenhan;

    if(rx==0)
    {
      erase =((tx>=tx_l1)&&(tx<=tx_bl)) ? "ERASE_OL_R6[0]" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "ERASE_OL_R6[1]" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "ERASE_OL_R6[2]" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "ERASE_OL_R6[3]" :
                           (tx<tx_l4)   ? "ERASE_OL_R6[4]" :
             ((tx>=tx_bl)&&(tx<=tx_r1)) ? "ERASE_OR_R6[0]" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "ERASE_OR_R6[1]" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "ERASE_OR_R6[2]" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "ERASE_OR_R6[3]" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "ERASE_OR_R6[4]" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "ERASE_OR_R6[5]" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "ERASE_OR_R6[6]" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "ERASE_OR_R6[7]" : 
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "ERASE_OR_R6[8]" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "ERASE_OR_R6[9]" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "ERASE_OR_R6[10]" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "ERASE_OR_R6[11]" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "ERASE_OR_R6[12]" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "ERASE_OR_R6[13]" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "ERASE_OR_R6[14]" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "ERASE_OR_R6[15]" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "ERASE_OR_R6[16]" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "ERASE_OR_R6[17]" 
                                          : "ERASE_OR_R6[18]";

      prog = ((tx>=tx_l1)&&(tx<=tx_bl)) ? "PROG_ON_OL_R6[0]" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "PROG_ON_OL_R6[1]" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "PROG_ON_OL_R6[2]" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "PROG_ON_OL_R6[3]" :
                           (tx<tx_l4)   ? "PROG_ON_OL_R6[4]" :
             ((tx>=tx_bl)&&(tx<=tx_r1)) ? "PROG_ON_OR_R6[0]" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "PROG_ON_OR_R6[1]" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "PROG_ON_OR_R6[2]" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "PROG_ON_OR_R6[3]" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "PROG_ON_OR_R6[4]" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "PROG_ON_OR_R6[5]" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "PROG_ON_OR_R6[6]" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "PROG_ON_OR_R6[7]" :
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "PROG_ON_OR_R6[8]" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "PROG_ON_OR_R6[9]" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "PROG_ON_OR_R6[10]" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "PROG_ON_OR_R6[11]" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "PROG_ON_OR_R6[12]" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "PROG_ON_OR_R6[13]" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "PROG_ON_OR_R6[14]" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "PROG_ON_OR_R6[15]" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "PROG_ON_OR_R6[16]" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "PROG_ON_OR_R6[17]" 
                                          : "PROG_ON_OR_R6[18]";                         


      rst_n =((tx>=tx_l1)&&(tx<=tx_bl)) ? "RST_N_OL_R6[0]" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "RST_N_OL_R6[1]" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "RST_N_OL_R6[2]" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "RST_N_OL_R6[3]" :
                           (tx<tx_l4)   ? "RST_N_OL_R6[4]" :
             ((tx>=tx_bl)&&(tx<=tx_r1)) ? "RST_N_OR_R6[0]" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "RST_N_OR_R6[1]" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "RST_N_OR_R6[2]" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "RST_N_OR_R6[3]" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "RST_N_OR_R6[4]" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "RST_N_OR_R6[5]" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "RST_N_OR_R6[6]" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "RST_N_OR_R6[7]" :
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "RST_N_OR_R6[8]" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "RST_N_OR_R6[9]" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "RST_N_OR_R6[10]" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "RST_N_OR_R6[11]" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "RST_N_OR_R6[12]" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "RST_N_OR_R6[13]" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "RST_N_OR_R6[14]" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "RST_N_OR_R6[15]" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "RST_N_OR_R6[16]" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "RST_N_OR_R6[17]" 
                                          : "RST_N_OR_R6[18]";                        

      wl_on =((tx>=tx_l1)&&(tx<=tx_bl)) ? "WL_ON_OL_R6[0]" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "WL_ON_OL_R6[1]" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "WL_ON_OL_R6[2]" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "WL_ON_OL_R6[3]" :
                           (tx<tx_l4)   ? "WL_ON_OL_R6[4]" :
             ((tx>=tx_bl)&&(tx<=tx_r1)) ? "WL_ON_OR_R6[0]" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "WL_ON_OR_R6[1]" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "WL_ON_OR_R6[2]" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "WL_ON_OR_R6[3]" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "WL_ON_OR_R6[4]" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "WL_ON_OR_R6[5]" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "WL_ON_OR_R6[6]" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "WL_ON_OR_R6[7]" :
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "WL_ON_OR_R6[8]" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "WL_ON_OR_R6[9]" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "WL_ON_OR_R6[10]" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "WL_ON_OR_R6[11]" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "WL_ON_OR_R6[12]" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "WL_ON_OR_R6[13]" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "WL_ON_OR_R6[14]" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "WL_ON_OR_R6[15]" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "WL_ON_OR_R6[16]" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "WL_ON_OR_R6[17]" 
                                          : "WL_ON_OR_R6[18]";                            
    }
    else if(rx==1)
    {
     erase =((tx>=tx_l1)&&(tx<=tx_bl)) ? "ERASE_OL_R5[0]" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "ERASE_OL_R5[1]" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "ERASE_OL_R5[2]" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "ERASE_OL_R5[3]" :
                           (tx<tx_l4)   ? "ERASE_OL_R5[4]" :
             ((tx>=tx_bl)&&(tx<=tx_r1)) ? "ERASE_OR_R5[0]" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "ERASE_OR_R5[1]" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "ERASE_OR_R5[2]" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "ERASE_OR_R5[3]" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "ERASE_OR_R5[4]" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "ERASE_OR_R5[5]" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "ERASE_OR_R5[6]" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "ERASE_OR_R5[7]" : 
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "ERASE_OR_R5[8]" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "ERASE_OR_R5[9]" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "ERASE_OR_R5[10]" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "ERASE_OR_R5[11]" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "ERASE_OR_R5[12]" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "ERASE_OR_R5[13]" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "ERASE_OR_R5[14]" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "ERASE_OR_R5[15]" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "ERASE_OR_R5[16]" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "ERASE_OR_R5[17]" 
                                          : "ERASE_OR_R5[18]";

      prog = ((tx>=tx_l1)&&(tx<=tx_bl)) ? "PROG_ON_OL_R5[0]" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "PROG_ON_OL_R5[1]" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "PROG_ON_OL_R5[2]" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "PROG_ON_OL_R5[3]" :
                           (tx<tx_l4)   ? "PROG_ON_OL_R5[4]" :
             ((tx>=tx_bl)&&(tx<=tx_r1)) ? "PROG_ON_OR_R5[0]" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "PROG_ON_OR_R5[1]" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "PROG_ON_OR_R5[2]" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "PROG_ON_OR_R5[3]" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "PROG_ON_OR_R5[4]" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "PROG_ON_OR_R5[5]" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "PROG_ON_OR_R5[6]" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "PROG_ON_OR_R5[7]" :
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "PROG_ON_OR_R5[8]" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "PROG_ON_OR_R5[9]" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "PROG_ON_OR_R5[10]" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "PROG_ON_OR_R5[11]" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "PROG_ON_OR_R5[12]" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "PROG_ON_OR_R5[13]" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "PROG_ON_OR_R5[14]" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "PROG_ON_OR_R5[15]" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "PROG_ON_OR_R5[16]" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "PROG_ON_OR_R5[17]" 
                                          : "PROG_ON_OR_R5[18]";                         


      rst_n =((tx>=tx_l1)&&(tx<=tx_bl)) ? "RST_N_OL_R5[0]" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "RST_N_OL_R5[1]" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "RST_N_OL_R5[2]" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "RST_N_OL_R5[3]" :
                           (tx<tx_l4)   ? "RST_N_OL_R5[4]" :
             ((tx>=tx_bl)&&(tx<=tx_r1)) ? "RST_N_OR_R5[0]" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "RST_N_OR_R5[1]" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "RST_N_OR_R5[2]" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "RST_N_OR_R5[3]" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "RST_N_OR_R5[4]" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "RST_N_OR_R5[5]" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "RST_N_OR_R5[6]" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "RST_N_OR_R5[7]" :
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "RST_N_OR_R5[8]" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "RST_N_OR_R5[9]" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "RST_N_OR_R5[10]" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "RST_N_OR_R5[11]" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "RST_N_OR_R5[12]" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "RST_N_OR_R5[13]" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "RST_N_OR_R5[14]" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "RST_N_OR_R5[15]" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "RST_N_OR_R5[16]" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "RST_N_OR_R5[17]" 
                                          : "RST_N_OR_R5[18]";                        

      wl_on =((tx>=tx_l1)&&(tx<=tx_bl)) ? "WL_ON_OL_R5[0]" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "WL_ON_OL_R5[1]" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "WL_ON_OL_R5[2]" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "WL_ON_OL_R5[3]" :
                           (tx<tx_l4)   ? "WL_ON_OL_R5[4]" :
             ((tx>=tx_bl)&&(tx<=tx_r1)) ? "WL_ON_OR_R5[0]" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "WL_ON_OR_R5[1]" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "WL_ON_OR_R5[2]" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "WL_ON_OR_R5[3]" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "WL_ON_OR_R5[4]" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "WL_ON_OR_R5[5]" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "WL_ON_OR_R5[6]" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "WL_ON_OR_R5[7]" :
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "WL_ON_OR_R5[8]" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "WL_ON_OR_R5[9]" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "WL_ON_OR_R5[10]" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "WL_ON_OR_R5[11]" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "WL_ON_OR_R5[12]" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "WL_ON_OR_R5[13]" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "WL_ON_OR_R5[14]" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "WL_ON_OR_R5[15]" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "WL_ON_OR_R5[16]" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "WL_ON_OR_R5[17]" 
                                          : "WL_ON_OR_R5[18]";  
    }
    else if(rx==2)
    {
      erase =((tx>=tx_l2)&&(tx<tx_bl))  ? "ERASE_OL_R4[0]" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "ERASE_OL_R4[1]" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "ERASE_OL_R4[2]" :
                           (tx<tx_l4)   ? "ERASE_OL_R4[3]" :
             ((tx>=tx_bl)&&(tx<=tx_r1)) ? "ERASE_OR_R4[0]" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "ERASE_OR_R4[1]" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "ERASE_OR_R4[2]" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "ERASE_OR_R4[3]" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "ERASE_OR_R4[4]" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "ERASE_OR_R4[5]" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "ERASE_OR_R4[6]" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "ERASE_OR_R4[7]" :
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "ERASE_OR_R4[8]" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "ERASE_OR_R4[9]" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "ERASE_OR_R4[10]" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "ERASE_OR_R4[11]" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "ERASE_OR_R4[12]" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "ERASE_OR_R4[13]" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "ERASE_OR_R4[14]" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "ERASE_OR_R4[15]" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "ERASE_OR_R4[16]" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "ERASE_OR_R4[17]" 
                                          : "ERASE_OR_R4[18]";

      prog = ((tx>=tx_l2)&&(tx<tx_bl))  ? "PROG_ON_OL_R4[0]" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "PROG_ON_OL_R4[1]" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "PROG_ON_OL_R4[2]" :
                           (tx<tx_l4)   ? "PROG_ON_OL_R4[3]" :
             ((tx>=tx_bl)&&(tx<=tx_r1)) ? "PROG_ON_OR_R4[0]" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "PROG_ON_OR_R4[1]" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "PROG_ON_OR_R4[2]" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "PROG_ON_OR_R4[3]" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "PROG_ON_OR_R4[4]" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "PROG_ON_OR_R4[5]" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "PROG_ON_OR_R4[6]" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "PROG_ON_OR_R4[7]" :
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "PROG_ON_OR_R4[8]" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "PROG_ON_OR_R4[9]" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "PROG_ON_OR_R4[10]" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "PROG_ON_OR_R4[11]" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "PROG_ON_OR_R4[12]" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "PROG_ON_OR_R4[13]" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "PROG_ON_OR_R4[14]" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "PROG_ON_OR_R4[15]" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "PROG_ON_OR_R4[16]" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "PROG_ON_OR_R4[17]" 
                                          : "PROG_ON_OR_R4[18]";                         


      rst_n =((tx>=tx_l2)&&(tx<tx_bl))  ? "RST_N_OL_R4[0]" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "RST_N_OL_R4[1]" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "RST_N_OL_R4[2]" :
                           (tx<tx_l4)   ? "RST_N_OL_R4[3]" :
             ((tx>=tx_bl)&&(tx<=tx_r1)) ? "RST_N_OR_R4[0]" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "RST_N_OR_R4[1]" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "RST_N_OR_R4[2]" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "RST_N_OR_R4[3]" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "RST_N_OR_R4[4]" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "RST_N_OR_R4[5]" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "RST_N_OR_R4[6]" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "RST_N_OR_R4[7]" :
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "RST_N_OR_R4[8]" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "RST_N_OR_R4[9]" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "RST_N_OR_R4[10]" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "RST_N_OR_R4[11]" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "RST_N_OR_R4[12]" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "RST_N_OR_R4[13]" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "RST_N_OR_R4[14]" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "RST_N_OR_R4[15]" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "RST_N_OR_R4[16]" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "RST_N_OR_R4[17]" 
                                          : "RST_N_OR_R4[18]";                        

      wl_on =((tx>=tx_l2)&&(tx<tx_bl))  ? "WL_ON_OL_R4[0]" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "WL_ON_OL_R4[1]" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "WL_ON_OL_R4[2]" :
                           (tx<tx_l4)   ? "WL_ON_OL_R4[3]" :
             ((tx>=tx_bl)&&(tx<=tx_r1)) ? "WL_ON_OR_R4[0]" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "WL_ON_OR_R4[1]" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "WL_ON_OR_R4[2]" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "WL_ON_OR_R4[3]" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "WL_ON_OR_R4[4]" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "WL_ON_OR_R4[5]" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "WL_ON_OR_R4[6]" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "WL_ON_OR_R4[7]" :
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "WL_ON_OR_R4[8]" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "WL_ON_OR_R4[9]" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "WL_ON_OR_R4[10]" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "WL_ON_OR_R4[11]" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "WL_ON_OR_R4[12]" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "WL_ON_OR_R4[13]" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "WL_ON_OR_R4[14]" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "WL_ON_OR_R4[15]" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "WL_ON_OR_R4[16]" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "WL_ON_OR_R4[17]" 
                                          : "WL_ON_OR_R4[18]"; 
    }
    else if(rx==3)
    {
      erase =((tx>=tx_l2)&&(tx<tx_bl))  ? "ERASE_OL_R3[0]" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "ERASE_OL_R3[1]" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "ERASE_OL_R3[2]" :
                           (tx<tx_l4)   ? "ERASE_OL_R3[3]" :
             ((tx>=tx_bl)&&(tx<=tx_r1)) ? "ERASE_OR_R3[0]" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "ERASE_OR_R3[1]" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "ERASE_OR_R3[2]" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "ERASE_OR_R3[3]" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "ERASE_OR_R3[4]" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "ERASE_OR_R3[5]" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "ERASE_OR_R3[6]" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "ERASE_OR_R3[7]" :
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "ERASE_OR_R3[8]" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "ERASE_OR_R3[9]" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "ERASE_OR_R3[10]" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "ERASE_OR_R3[11]" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "ERASE_OR_R3[12]" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "ERASE_OR_R3[13]" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "ERASE_OR_R3[14]" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "ERASE_OR_R3[15]" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "ERASE_OR_R3[16]" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "ERASE_OR_R3[17]" 
                                          : "ERASE_OR_R3[18]";

      prog = ((tx>=tx_l2)&&(tx<tx_bl))  ? "PROG_ON_OL_R3[0]" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "PROG_ON_OL_R3[1]" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "PROG_ON_OL_R3[2]" :
                           (tx<tx_l4)   ? "PROG_ON_OL_R3[3]" :
             ((tx>=tx_bl)&&(tx<=tx_r1)) ? "PROG_ON_OR_R3[0]" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "PROG_ON_OR_R3[1]" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "PROG_ON_OR_R3[2]" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "PROG_ON_OR_R3[3]" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "PROG_ON_OR_R3[4]" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "PROG_ON_OR_R3[5]" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "PROG_ON_OR_R3[6]" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "PROG_ON_OR_R3[7]" :
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "PROG_ON_OR_R3[8]" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "PROG_ON_OR_R3[9]" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "PROG_ON_OR_R3[10]" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "PROG_ON_OR_R3[11]" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "PROG_ON_OR_R3[12]" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "PROG_ON_OR_R3[13]" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "PROG_ON_OR_R3[14]" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "PROG_ON_OR_R3[15]" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "PROG_ON_OR_R3[16]" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "PROG_ON_OR_R3[17]" 
                                          : "PROG_ON_OR_R3[18]";                         


      rst_n =((tx>=tx_l2)&&(tx<tx_bl))  ? "RST_N_OL_R3[0]" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "RST_N_OL_R3[1]" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "RST_N_OL_R3[2]" :
                           (tx<tx_l4)   ? "RST_N_OL_R3[3]" :
             ((tx>=tx_bl)&&(tx<=tx_r1)) ? "RST_N_OR_R3[0]" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "RST_N_OR_R3[1]" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "RST_N_OR_R3[2]" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "RST_N_OR_R3[3]" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "RST_N_OR_R3[4]" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "RST_N_OR_R3[5]" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "RST_N_OR_R3[6]" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "RST_N_OR_R3[7]" :
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "RST_N_OR_R3[8]" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "RST_N_OR_R3[9]" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "RST_N_OR_R3[10]" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "RST_N_OR_R3[11]" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "RST_N_OR_R3[12]" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "RST_N_OR_R3[13]" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "RST_N_OR_R3[14]" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "RST_N_OR_R3[15]" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "RST_N_OR_R3[16]" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "RST_N_OR_R3[17]" 
                                          : "RST_N_OR_R3[18]";                        

      wl_on =((tx>=tx_l2)&&(tx<tx_bl))  ? "WL_ON_OL_R3[0]" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "WL_ON_OL_R3[1]" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "WL_ON_OL_R3[2]" :
                           (tx<tx_l4)   ? "WL_ON_OL_R3[3]" :
             ((tx>=tx_bl)&&(tx<=tx_r1)) ? "WL_ON_OR_R3[0]" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "WL_ON_OR_R3[1]" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "WL_ON_OR_R3[2]" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "WL_ON_OR_R3[3]" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "WL_ON_OR_R3[4]" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "WL_ON_OR_R3[5]" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "WL_ON_OR_R3[6]" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "WL_ON_OR_R3[7]" :
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "WL_ON_OR_R3[8]" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "WL_ON_OR_R3[9]" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "WL_ON_OR_R3[10]" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "WL_ON_OR_R3[11]" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "WL_ON_OR_R3[12]" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "WL_ON_OR_R3[13]" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "WL_ON_OR_R3[14]" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "WL_ON_OR_R3[15]" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "WL_ON_OR_R3[16]" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "WL_ON_OR_R3[17]" 
                                          : "WL_ON_OR_R3[18]"; 
    }
    else if(rx==4)
    {
     erase =((tx>=tx_l1)&&(tx<=tx_bl)) ? "ERASE_OL_R2[0]" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "ERASE_OL_R2[1]" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "ERASE_OL_R2[2]" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "ERASE_OL_R2[3]" :
                           (tx<tx_l4)   ? "ERASE_OL_R2[4]" :
             ((tx>=tx_bl)&&(tx<=tx_r1)) ? "ERASE_OR_R2[0]" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "ERASE_OR_R2[1]" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "ERASE_OR_R2[2]" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "ERASE_OR_R2[3]" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "ERASE_OR_R2[4]" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "ERASE_OR_R2[5]" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "ERASE_OR_R2[6]" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "ERASE_OR_R2[7]" :
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "ERASE_OR_R2[8]" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "ERASE_OR_R2[9]" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "ERASE_OR_R2[10]" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "ERASE_OR_R2[11]" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "ERASE_OR_R2[12]" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "ERASE_OR_R2[13]" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "ERASE_OR_R2[14]" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "ERASE_OR_R2[15]" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "ERASE_OR_R2[16]" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "ERASE_OR_R2[17]" 
                                          : "ERASE_OR_R2[18]";

      prog = ((tx>=tx_l1)&&(tx<=tx_bl)) ? "PROG_ON_OL_R2[0]" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "PROG_ON_OL_R2[1]" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "PROG_ON_OL_R2[2]" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "PROG_ON_OL_R2[3]" :
                           (tx<tx_l4)   ? "PROG_ON_OL_R2[4]" :
             ((tx>=tx_bl)&&(tx<=tx_r1)) ? "PROG_ON_OR_R2[0]" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "PROG_ON_OR_R2[1]" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "PROG_ON_OR_R2[2]" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "PROG_ON_OR_R2[3]" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "PROG_ON_OR_R2[4]" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "PROG_ON_OR_R2[5]" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "PROG_ON_OR_R2[6]" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "PROG_ON_OR_R2[7]" :
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "PROG_ON_OR_R2[8]" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "PROG_ON_OR_R2[9]" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "PROG_ON_OR_R2[10]" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "PROG_ON_OR_R2[11]" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "PROG_ON_OR_R2[12]" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "PROG_ON_OR_R2[13]" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "PROG_ON_OR_R2[14]" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "PROG_ON_OR_R2[15]" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "PROG_ON_OR_R2[16]" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "PROG_ON_OR_R2[17]" 
                                          : "PROG_ON_OR_R2[18]";                         


      rst_n =((tx>=tx_l1)&&(tx<=tx_bl)) ? "RST_N_OL_R2[0]" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "RST_N_OL_R2[1]" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "RST_N_OL_R2[2]" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "RST_N_OL_R2[3]" :
                           (tx<tx_l4)   ? "RST_N_OL_R2[4]" :
             ((tx>=tx_bl)&&(tx<=tx_r1)) ? "RST_N_OR_R2[0]" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "RST_N_OR_R2[1]" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "RST_N_OR_R2[2]" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "RST_N_OR_R2[3]" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "RST_N_OR_R2[4]" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "RST_N_OR_R2[5]" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "RST_N_OR_R2[6]" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "RST_N_OR_R2[7]" :
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "RST_N_OR_R2[8]" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "RST_N_OR_R2[9]" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "RST_N_OR_R2[10]" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "RST_N_OR_R2[11]" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "RST_N_OR_R2[12]" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "RST_N_OR_R2[13]" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "RST_N_OR_R2[14]" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "RST_N_OR_R2[15]" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "RST_N_OR_R2[16]" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "RST_N_OR_R2[17]" 
                                          : "RST_N_OR_R2[18]";                        

      wl_on =((tx>=tx_l1)&&(tx<=tx_bl)) ? "WL_ON_OL_R2[0]" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "WL_ON_OL_R2[1]" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "WL_ON_OL_R2[2]" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "WL_ON_OL_R2[3]" :
                           (tx<tx_l4)   ? "WL_ON_OL_R2[4]" :
             ((tx>=tx_bl)&&(tx<=tx_r1)) ? "WL_ON_OR_R2[0]" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "WL_ON_OR_R2[1]" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "WL_ON_OR_R2[2]" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "WL_ON_OR_R2[3]" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "WL_ON_OR_R2[4]" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "WL_ON_OR_R2[5]" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "WL_ON_OR_R2[6]" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "WL_ON_OR_R2[7]" :
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "WL_ON_OR_R2[8]" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "WL_ON_OR_R2[9]" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "WL_ON_OR_R2[10]" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "WL_ON_OR_R2[11]" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "WL_ON_OR_R2[12]" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "WL_ON_OR_R2[13]" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "WL_ON_OR_R2[14]" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "WL_ON_OR_R2[15]" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "WL_ON_OR_R2[16]" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "WL_ON_OR_R2[17]" 
                                          : "WL_ON_OR_R2[18]"; 
    }
    else if(rx==5)
    {
     erase =((tx>=tx_l1)&&(tx<=tx_bl)) ? "ERASE_OL_R1[0]" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "ERASE_OL_R1[1]" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "ERASE_OL_R1[2]" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "ERASE_OL_R1[3]" :
                           (tx<tx_l4)   ? "ERASE_OL_R1[4]" :
             ((tx>=tx_bl)&&(tx<=tx_r1)) ? "ERASE_OR_R1[0]" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "ERASE_OR_R1[1]" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "ERASE_OR_R1[2]" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "ERASE_OR_R1[3]" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "ERASE_OR_R1[4]" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "ERASE_OR_R1[5]" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "ERASE_OR_R1[6]" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "ERASE_OR_R1[7]" :
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "ERASE_OR_R1[8]" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "ERASE_OR_R1[9]" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "ERASE_OR_R1[10]" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "ERASE_OR_R1[11]" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "ERASE_OR_R1[12]" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "ERASE_OR_R1[13]" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "ERASE_OR_R1[14]" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "ERASE_OR_R1[15]" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "ERASE_OR_R1[16]" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "ERASE_OR_R1[17]" 
                                          : "ERASE_OR_R1[18]";

      prog = ((tx>=tx_l1)&&(tx<=tx_bl)) ? "PROG_ON_OL_R1[0]" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "PROG_ON_OL_R1[1]" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "PROG_ON_OL_R1[2]" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "PROG_ON_OL_R1[3]" :
                           (tx<tx_l4)   ? "PROG_ON_OL_R1[4]" :
             ((tx>=tx_bl)&&(tx<=tx_r1)) ? "PROG_ON_OR_R1[0]" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "PROG_ON_OR_R1[1]" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "PROG_ON_OR_R1[2]" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "PROG_ON_OR_R1[3]" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "PROG_ON_OR_R1[4]" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "PROG_ON_OR_R1[5]" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "PROG_ON_OR_R1[6]" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "PROG_ON_OR_R1[7]" :
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "PROG_ON_OR_R1[8]" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "PROG_ON_OR_R1[9]" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "PROG_ON_OR_R1[10]" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "PROG_ON_OR_R1[11]" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "PROG_ON_OR_R1[12]" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "PROG_ON_OR_R1[13]" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "PROG_ON_OR_R1[14]" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "PROG_ON_OR_R1[15]" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "PROG_ON_OR_R1[16]" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "PROG_ON_OR_R1[17]" 
                                          : "PROG_ON_OR_R1[18]";                         


      rst_n =((tx>=tx_l1)&&(tx<=tx_bl)) ? "RST_N_OL_R1[0]" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "RST_N_OL_R1[1]" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "RST_N_OL_R1[2]" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "RST_N_OL_R1[3]" :
                           (tx<tx_l4)   ? "RST_N_OL_R1[4]" :
             ((tx>=tx_bl)&&(tx<=tx_r1)) ? "RST_N_OR_R1[0]" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "RST_N_OR_R1[1]" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "RST_N_OR_R1[2]" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "RST_N_OR_R1[3]" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "RST_N_OR_R1[4]" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "RST_N_OR_R1[5]" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "RST_N_OR_R1[6]" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "RST_N_OR_R1[7]" :
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "RST_N_OR_R1[8]" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "RST_N_OR_R1[9]" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "RST_N_OR_R1[10]" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "RST_N_OR_R1[11]" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "RST_N_OR_R1[12]" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "RST_N_OR_R1[13]" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "RST_N_OR_R1[14]" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "RST_N_OR_R1[15]" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "RST_N_OR_R1[16]" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "RST_N_OR_R1[17]" 
                                          : "RST_N_OR_R1[18]";                        

      wl_on =((tx>=tx_l1)&&(tx<=tx_bl)) ? "WL_ON_OL_R1[0]" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "WL_ON_OL_R1[1]" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "WL_ON_OL_R1[2]" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "WL_ON_OL_R1[3]" :
                           (tx<tx_l4)   ? "WL_ON_OL_R1[4]" :
             ((tx>=tx_bl)&&(tx<=tx_r1)) ? "WL_ON_OR_R1[0]" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "WL_ON_OR_R1[1]" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "WL_ON_OR_R1[2]" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "WL_ON_OR_R1[3]" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "WL_ON_OR_R1[4]" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "WL_ON_OR_R1[5]" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "WL_ON_OR_R1[6]" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "WL_ON_OR_R1[7]" :
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "WL_ON_OR_R1[8]" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "WL_ON_OR_R1[9]" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "WL_ON_OR_R1[10]" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "WL_ON_OR_R1[11]" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "WL_ON_OR_R1[12]" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "WL_ON_OR_R1[13]" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "WL_ON_OR_R1[14]" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "WL_ON_OR_R1[15]" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "WL_ON_OR_R1[16]" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "WL_ON_OR_R1[17]" 
                                          : "WL_ON_OR_R1[18]"; 
    }
    else
    {
    erase =((tx>=tx_l1)&&(tx<=tx_bl)) ? "ERASE_OL_R0[0]" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "ERASE_OL_R0[1]" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "ERASE_OL_R0[2]" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "ERASE_OL_R0[3]" :
                           (tx<tx_l4)   ? "ERASE_OL_R0[4]" :
             ((tx>=tx_bl)&&(tx<=tx_r1)) ? "ERASE_OR_R0[0]" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "ERASE_OR_R0[1]" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "ERASE_OR_R0[2]" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "ERASE_OR_R0[3]" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "ERASE_OR_R0[4]" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "ERASE_OR_R0[5]" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "ERASE_OR_R0[6]" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "ERASE_OR_R0[7]" :
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "ERASE_OR_R0[8]" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "ERASE_OR_R0[9]" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "ERASE_OR_R0[10]" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "ERASE_OR_R0[11]" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "ERASE_OR_R0[12]" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "ERASE_OR_R0[13]" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "ERASE_OR_R0[14]" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "ERASE_OR_R0[15]" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "ERASE_OR_R0[16]" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "ERASE_OR_R0[17]" 
                                          : "ERASE_OR_R0[18]";

      prog = ((tx>=tx_l1)&&(tx<=tx_bl)) ? "PROG_ON_OL_R0[0]" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "PROG_ON_OL_R0[1]" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "PROG_ON_OL_R0[2]" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "PROG_ON_OL_R0[3]" :
                           (tx<tx_l4)   ? "PROG_ON_OL_R0[4]" :
             ((tx>=tx_bl)&&(tx<=tx_r1)) ? "PROG_ON_OR_R0[0]" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "PROG_ON_OR_R0[1]" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "PROG_ON_OR_R0[2]" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "PROG_ON_OR_R0[3]" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "PROG_ON_OR_R0[4]" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "PROG_ON_OR_R0[5]" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "PROG_ON_OR_R0[6]" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "PROG_ON_OR_R0[7]" :
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "PROG_ON_OR_R0[8]" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "PROG_ON_OR_R0[9]" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "PROG_ON_OR_R0[10]" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "PROG_ON_OR_R0[11]" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "PROG_ON_OR_R0[12]" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "PROG_ON_OR_R0[13]" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "PROG_ON_OR_R0[14]" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "PROG_ON_OR_R0[15]" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "PROG_ON_OR_R0[16]" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "PROG_ON_OR_R0[17]" 
                                          : "PROG_ON_OR_R0[18]";                         


      rst_n =((tx>=tx_l1)&&(tx<=tx_bl)) ? "RST_N_OL_R0[0]" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "RST_N_OL_R0[1]" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "RST_N_OL_R0[2]" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "RST_N_OL_R0[3]" :
                           (tx<tx_l4)   ? "RST_N_OL_R0[4]" :
             ((tx>=tx_bl)&&(tx<=tx_r1)) ? "RST_N_OR_R0[0]" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "RST_N_OR_R0[1]" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "RST_N_OR_R0[2]" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "RST_N_OR_R0[3]" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "RST_N_OR_R0[4]" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "RST_N_OR_R0[5]" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "RST_N_OR_R0[6]" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "RST_N_OR_R0[7]" :
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "RST_N_OR_R0[8]" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "RST_N_OR_R0[9]" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "RST_N_OR_R0[10]" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "RST_N_OR_R0[11]" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "RST_N_OR_R0[12]" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "RST_N_OR_R0[13]" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "RST_N_OR_R0[14]" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "RST_N_OR_R0[15]" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "RST_N_OR_R0[16]" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "RST_N_OR_R0[17]" 
                                          : "RST_N_OR_R0[18]";                        

      wl_on =((tx>=tx_l1)&&(tx<=tx_bl)) ? "WL_ON_OL_R0[0]" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "WL_ON_OL_R0[1]" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "WL_ON_OL_R0[2]" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "WL_ON_OL_R0[3]" :
                           (tx<tx_l4)   ? "WL_ON_OL_R0[4]" :
             ((tx>=tx_bl)&&(tx<=tx_r1)) ? "WL_ON_OR_R0[0]" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "WL_ON_OR_R0[1]" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "WL_ON_OR_R0[2]" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "WL_ON_OR_R0[3]" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "WL_ON_OR_R0[4]" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "WL_ON_OR_R0[5]" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "WL_ON_OR_R0[6]" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "WL_ON_OR_R0[7]" :
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "WL_ON_OR_R0[8]" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "WL_ON_OR_R0[9]" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "WL_ON_OR_R0[10]" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "WL_ON_OR_R0[11]" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "WL_ON_OR_R0[12]" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "WL_ON_OR_R0[13]" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "WL_ON_OR_R0[14]" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "WL_ON_OR_R0[15]" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "WL_ON_OR_R0[16]" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "WL_ON_OR_R0[17]" 
                                          : "WL_ON_OR_R0[18]"; 
    }


    connect
      (

        <pin ERASE of <device *strVar @[sx,sy]>>       => <wire *erase of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
        <pin PROG_ON of <device *strVar @[sx,sy]>>     => <wire *prog of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
        <pin RST_N of <device *strVar @[sx,sy]>>       => <wire *rst_n of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
        <pin WL_ON of <device *strVar @[sx,sy]>>       => <wire *wl_on of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>
      );


}//end of connect_cram_wrenhan_gs_input
/********************************************************************************
********************************************************************************/
function connect_cram_ctrl_gs_input
(
    unsigned int rx,
    unsigned int tx_bl,
    unsigned int ty_bl,
    unsigned int tx_l1,
    unsigned int tx_l2,
    unsigned int tx_l3,
    unsigned int tx_l4,
    unsigned int tx_r1,
    unsigned int tx_r2,
    unsigned int tx_r3,
    unsigned int tx_r4,
    unsigned int tx_r5,
    unsigned int tx_r6,
    unsigned int tx_r7,
    unsigned int tx_r8,
    unsigned int tx_r9,
    unsigned int tx_r10,
    unsigned int tx_r11,
    unsigned int tx_r12,
    unsigned int tx_r13,
    unsigned int tx_r14,
    unsigned int tx_r15,
    unsigned int tx_r16,
    unsigned int tx_r17,
    unsigned int tx_r18
    
)
{
    int sx_bl = tx_bl * NUM_GRID_X;
    int sy_bl = ty_bl * NUM_GRID_Y;
    int sx,sy;
    sy = (rx*NUM_TILES_REGION+MID_TILE_REGION)*NUM_GRID_Y;

    string por_n_l,por_n_r,glogen_l,glogen_r;
    string por_n,glogen;

    int tx,tx_tmp;


//    string strVar = ((tx==tx_ckeb2_l)||(tx==tx_ckeb2_r)) ? "CKEB2_TILE" : "CKEB_TILE";
    if(rx==0)
    {
      por_n_l = "POR_N_IL_R6";
      por_n_r = "POR_N_IR_R6";
      glogen_l = "GLOGEN_IL_R6";
      glogen_r = "GLOGEN_IR_R6";
      por_n = "POR_N_OL_R6";
      glogen = "GLOGEN_OL_R6";
    }
    else if(rx==1)
    {
      por_n_l = "POR_N_IL_R5";
      por_n_r = "POR_N_IR_R5";
      glogen_l = "GLOGEN_IL_R5";
      glogen_r = "GLOGEN_IR_R5";
      por_n = "POR_N_OL_R5";
      glogen = "GLOGEN_OL_R5";
    }
    else if(rx==2)
    {
      por_n_l = "POR_N_IL_R4";
      por_n_r = "POR_N_IR_R4";
      glogen_l = "GLOGEN_IL_R4";
      glogen_r = "GLOGEN_IR_R4"; 
      por_n = "POR_N_OL_R4"; 
      glogen = "GLOGEN_OL_R4";
    }
    else if(rx==3)
    {
      por_n_l = "POR_N_IL_R3";
      por_n_r = "POR_N_IR_R3";
      glogen_l = "GLOGEN_IL_R3";
      glogen_r = "GLOGEN_IR_R3";  
      por_n = "POR_N_OL_R3";
      glogen = "GLOGEN_OL_R3";
    }
    else if(rx==4)
    {
      por_n_l = "POR_N_IL_R2";
      por_n_r = "POR_N_IR_R2";
      glogen_l = "GLOGEN_IL_R2";
      glogen_r = "GLOGEN_IR_R2";  
      por_n = "POR_N_OL_R2";
      glogen = "GLOGEN_OL_R2";
    }
    else if(rx==5)
    {
      por_n_l = "POR_N_IL_R1";
      por_n_r = "POR_N_IR_R1";
      glogen_l = "GLOGEN_IL_R1";
      glogen_r = "GLOGEN_IR_R1";  
      por_n = "POR_N_OL_R1";
      glogen = "GLOGEN_OL_R1";
    }
    else
    {
      por_n_l = "POR_N_IL_R0";
      por_n_r = "POR_N_IR_R0";
      glogen_l = "GLOGEN_IL_R0";
      glogen_r = "GLOGEN_IR_R0";  
      por_n = "POR_N_OL_R0";
      glogen = "GLOGEN_OL_R0";
    }
    
    
  
    int sx_l1 = (tx_l1+1)*NUM_GRID_X;
    int sx_l2 = (tx_l2+1)*NUM_GRID_X;
    int sx_l3 = (tx_l3+1)*NUM_GRID_X;
    int sx_l4 = (tx_l4+1)*NUM_GRID_X;
    int sx_r1 = tx_r1*NUM_GRID_X;
    int sx_r2 = tx_r2*NUM_GRID_X;
    int sx_r3 = tx_r3*NUM_GRID_X;
    int sx_r4 = tx_r4*NUM_GRID_X;
    int sx_r5 = tx_r5*NUM_GRID_X;
    int sx_r6 = tx_r6*NUM_GRID_X;
    int sx_r7 = tx_r7*NUM_GRID_X;
    int sx_r8 = tx_r8*NUM_GRID_X;
    int sx_r9 = tx_r9*NUM_GRID_X;
    int sx_r10 = tx_r10*NUM_GRID_X;
    int sx_r11 = tx_r11*NUM_GRID_X;
    int sx_r12 = tx_r12*NUM_GRID_X;
    int sx_r13 = tx_r13*NUM_GRID_X;
    int sx_r14 = tx_r14*NUM_GRID_X;
    int sx_r15 = tx_r15*NUM_GRID_X;
    int sx_r16 = tx_r16*NUM_GRID_X;
    int sx_r17 = tx_r17*NUM_GRID_X;
    int sx_r18 = tx_r18*NUM_GRID_X;

    if((rx==0)||(rx==1)||(rx==4)||(rx==5)||(rx==6))
    {
      connect
        (
          <pin *por_n_l[0] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT0_OUT of <device CKEB_TILE @[sx_l1,sy]>>,
          <pin *por_n_l[1] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT0_OUT of <device CKEB_TILE @[sx_l2,sy]>>,
          <pin *por_n_l[2] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT0_OUT of <device CKEB_TILE @[sx_l3,sy]>>,
          <pin *por_n_l[3] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT0_OUT of <device CKEB_TILE @[sx_l4,sy]>>,
          <pin *por_n_r[0] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT of <device CKEB_TILE @[sx_r1,sy]>>,
          <pin *por_n_r[1] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT of <device CKEB_TILE @[sx_r2,sy]>>,
          <pin *por_n_r[2] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT of <device CKEB_TILE @[sx_r3,sy]>>,
          <pin *por_n_r[3] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT of <device CKEB_TILE @[sx_r4,sy]>>,
          <pin *por_n_r[4] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT of <device CKEB_TILE @[sx_r5,sy]>>,
          <pin *por_n_r[5] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT of <device CKEB_TILE @[sx_r6,sy]>>,
          <pin *por_n_r[6] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT of <device CKEB_TILE @[sx_r7,sy]>>,
          <pin *por_n_r[7] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT of <device CKEB_TILE @[sx_r8,sy]>>,
          <pin *por_n_r[8] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT of <device CKEB_TILE @[sx_r9,sy]>>,
          <pin *por_n_r[9] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT of <device CKEB_TILE @[sx_r10,sy]>>,
          <pin *por_n_r[10] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT of <device CKEB_TILE @[sx_r11,sy]>>,
          <pin *por_n_r[11] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT of <device CKEB_TILE @[sx_r12,sy]>>,
          <pin *por_n_r[12] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT of <device CKEB_TILE @[sx_r13,sy]>>,
          <pin *por_n_r[13] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT of <device CKEB_TILE @[sx_r14,sy]>>,
          <pin *por_n_r[14] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT of <device CKEB_TILE @[sx_r15,sy]>>,
          <pin *por_n_r[15] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT of <device CKEB_TILE @[sx_r16,sy]>>,
          <pin *por_n_r[16] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT of <device CKEB_TILE @[sx_r17,sy]>>,
          <pin *por_n_r[17] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT of <device CKEB_TILE @[sx_r18,sy]>>,

          <pin *glogen_l[0] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT0_OUT of <device CKEB_TILE @[sx_l1,sy]>>,
          <pin *glogen_l[1] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT0_OUT of <device CKEB_TILE @[sx_l2,sy]>>,
          <pin *glogen_l[2] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT0_OUT of <device CKEB_TILE @[sx_l3,sy]>>,
          <pin *glogen_l[3] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT0_OUT of <device CKEB_TILE @[sx_l4,sy]>>,
          <pin *glogen_r[0] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT of <device CKEB_TILE @[sx_r1,sy]>>,
          <pin *glogen_r[1] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT of <device CKEB_TILE @[sx_r2,sy]>>,
          <pin *glogen_r[2] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT of <device CKEB_TILE @[sx_r3,sy]>>,
          <pin *glogen_r[3] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT of <device CKEB_TILE @[sx_r4,sy]>>,
          <pin *glogen_r[4] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT of <device CKEB_TILE @[sx_r5,sy]>>,
          <pin *glogen_r[5] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT of <device CKEB_TILE @[sx_r6,sy]>>,
          <pin *glogen_r[6] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT of <device CKEB_TILE @[sx_r7,sy]>>,
          <pin *glogen_r[7] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT of <device CKEB_TILE @[sx_r8,sy]>>,
          <pin *glogen_r[8] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT of <device CKEB_TILE @[sx_r9,sy]>>,
          <pin *glogen_r[9] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT of <device CKEB_TILE @[sx_r10,sy]>>,
          <pin *glogen_r[10] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT of <device CKEB_TILE @[sx_r11,sy]>>,
          <pin *glogen_r[11] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT of <device CKEB_TILE @[sx_r12,sy]>>,
          <pin *glogen_r[12] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT of <device CKEB_TILE @[sx_r13,sy]>>,
          <pin *glogen_r[13] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT of <device CKEB_TILE @[sx_r14,sy]>>,
          <pin *glogen_r[14] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT of <device CKEB_TILE @[sx_r15,sy]>>,
          <pin *glogen_r[15] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT of <device CKEB_TILE @[sx_r16,sy]>>,
          <pin *glogen_r[16] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT of <device CKEB_TILE @[sx_r17,sy]>>,
          <pin *glogen_r[17] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT of <device CKEB_TILE @[sx_r18,sy]>>
        );
    }
    else
    {
      connect
        (
          <pin *por_n_l[0] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire *por_n[0] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
          <pin *por_n_l[1] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT0_OUT of <device CKEB_TILE @[sx_l3,sy]>>,
          <pin *por_n_l[2] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT0_OUT of <device CKEB_TILE @[sx_l4,sy]>>,
          <pin *por_n_r[0] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT of <device CKEB_TILE @[sx_r1,sy]>>,
          <pin *por_n_r[1] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT of <device CKEB_TILE @[sx_r2,sy]>>,
          <pin *por_n_r[2] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT of <device CKEB_TILE @[sx_r3,sy]>>,
          <pin *por_n_r[3] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT of <device CKEB_TILE @[sx_r4,sy]>>,
          <pin *por_n_r[4] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT of <device CKEB_TILE @[sx_r5,sy]>>,
          <pin *por_n_r[5] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT of <device CKEB_TILE @[sx_r6,sy]>>,
          <pin *por_n_r[6] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT of <device CKEB_TILE @[sx_r7,sy]>>,
          <pin *por_n_r[7] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT of <device CKEB_TILE @[sx_r8,sy]>>,
          <pin *por_n_r[8] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT of <device CKEB_TILE @[sx_r9,sy]>>,
          <pin *por_n_r[9] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT of <device CKEB_TILE @[sx_r10,sy]>>,
          <pin *por_n_r[10] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT of <device CKEB_TILE @[sx_r11,sy]>>,
          <pin *por_n_r[11] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT of <device CKEB_TILE @[sx_r12,sy]>>,
          <pin *por_n_r[12] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT of <device CKEB_TILE @[sx_r13,sy]>>,
          <pin *por_n_r[13] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT of <device CKEB_TILE @[sx_r14,sy]>>,
          <pin *por_n_r[14] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT of <device CKEB_TILE @[sx_r15,sy]>>,
          <pin *por_n_r[15] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT of <device CKEB_TILE @[sx_r16,sy]>>,
          <pin *por_n_r[16] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT of <device CKEB_TILE @[sx_r17,sy]>>,
          <pin *por_n_r[17] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT of <device CKEB_TILE @[sx_r18,sy]>>,

          <pin *glogen_l[0] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire *glogen[0] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
          <pin *glogen_l[1] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT0_OUT of <device CKEB_TILE @[sx_l3,sy]>>,
          <pin *glogen_l[2] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT0_OUT of <device CKEB_TILE @[sx_l4,sy]>>,
          <pin *glogen_r[0] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT of <device CKEB_TILE @[sx_r1,sy]>>,
          <pin *glogen_r[1] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT of <device CKEB_TILE @[sx_r2,sy]>>,
          <pin *glogen_r[2] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT of <device CKEB_TILE @[sx_r3,sy]>>,
          <pin *glogen_r[3] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT of <device CKEB_TILE @[sx_r4,sy]>>,
          <pin *glogen_r[4] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT of <device CKEB_TILE @[sx_r5,sy]>>,
          <pin *glogen_r[5] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT of <device CKEB_TILE @[sx_r6,sy]>>,
          <pin *glogen_r[6] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT of <device CKEB_TILE @[sx_r7,sy]>>,
          <pin *glogen_r[7] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT of <device CKEB_TILE @[sx_r8,sy]>>,
          <pin *glogen_r[8] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT of <device CKEB_TILE @[sx_r9,sy]>>,
          <pin *glogen_r[9] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT of <device CKEB_TILE @[sx_r10,sy]>>,
          <pin *glogen_r[10] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT of <device CKEB_TILE @[sx_r11,sy]>>,
          <pin *glogen_r[11] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT of <device CKEB_TILE @[sx_r12,sy]>>,
          <pin *glogen_r[12] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT of <device CKEB_TILE @[sx_r13,sy]>>,
          <pin *glogen_r[13] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT of <device CKEB_TILE @[sx_r14,sy]>>,
          <pin *glogen_r[14] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT of <device CKEB_TILE @[sx_r15,sy]>>,
          <pin *glogen_r[15] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT of <device CKEB_TILE @[sx_r16,sy]>>,
          <pin *glogen_r[16] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT of <device CKEB_TILE @[sx_r17,sy]>>,
          <pin *glogen_r[17] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT of <device CKEB_TILE @[sx_r18,sy]>>
        );
    }
    

}//end of connect_cram_gs_input
/********************************************************************************
********************************************************************************/
function connect_region_bl_input
(
    unsigned int rx,
    unsigned int tx,
    unsigned int tx_bl,
    unsigned int ty_bl,
    unsigned int tx_l1,
    unsigned int tx_l2,
    unsigned int tx_l3,
    unsigned int tx_l4,
    unsigned int tx_r1,
    unsigned int tx_r2,
    unsigned int tx_r3,
    unsigned int tx_r4,
    unsigned int tx_r5,
    unsigned int tx_r6,
    unsigned int tx_r7,
    unsigned int tx_r8,
    unsigned int tx_r9,
    unsigned int tx_r10,
    unsigned int tx_r11,
    unsigned int tx_r12,
    unsigned int tx_r13,
    unsigned int tx_r14,
    unsigned int tx_r15,
    unsigned int tx_r16,
    unsigned int tx_r17,
    unsigned int tx_r18,
    string device_bl
)
{
    int sx_bl = tx_bl * NUM_GRID_X;
    int sy_bl = ty_bl * NUM_GRID_Y;
    int sx,sy;
    sx = ((device_bl == "IOBHR_TILE")||(device_bl == "IOBHP_TILE")) ? tx * NUM_GRID_X : tx * NUM_GRID_X + 3;
    sy = rx*NUM_TILES_REGION*NUM_GRID_Y;

    string data,datan;
    if(rx==0)
    {
      data = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R6" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATA_L_1_R6" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R6" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R6" :
                           (tx<tx_l4)   ? "DATA_L_4_R6" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R6" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R6" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R6" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R6" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R6" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R6" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R6" : 
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATA_R_8_R6" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATA_R_9_R6" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATA_R_10_R6" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATA_R_11_R6" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATA_R_12_R6" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATA_R_13_R6" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATA_R_14_R6" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATA_R_15_R6" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATA_R_16_R6" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATA_R_17_R6" 
                                          : "DATA_R_18_R6";

      datan = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R6" :
              ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATAN_L_1_R6" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R6" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R6" :
                            (tx<tx_l4)   ? "DATAN_L_4_R6" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R6" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R6" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R6" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R6" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R6" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R6" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R6" : 
              ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATAN_R_8_R6" :
              ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATAN_R_9_R6" :
              ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATAN_R_10_R6" :
              ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATAN_R_11_R6" :
              ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATAN_R_12_R6" :
              ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATAN_R_13_R6" : 
              ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATAN_R_14_R6" :
              ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATAN_R_15_R6" :
              ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATAN_R_16_R6" : 
              ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATAN_R_17_R6" 
                                           : "DATAN_R_18_R6";


    }
    else if(rx==1)
    {
      data = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R5" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATA_L_1_R5" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R5" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R5" :
                           (tx<tx_l4)   ? "DATA_L_4_R5" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R5" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R5" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R5" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R5" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R5" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R5" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R5" : 
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATA_R_8_R5" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATA_R_9_R5" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATA_R_10_R5" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATA_R_11_R5" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATA_R_12_R5" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATA_R_13_R5" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATA_R_14_R5" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATA_R_15_R5" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATA_R_16_R5" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATA_R_17_R5" 
                                          : "DATA_R_18_R5";

      datan = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R5" :
              ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATAN_L_1_R5" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R5" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R5" :
                            (tx<tx_l4)   ? "DATAN_L_4_R5" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R5" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R5" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R5" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R5" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R5" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R5" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R5" : 
              ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATAN_R_8_R5" :
              ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATAN_R_9_R5" :
              ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATAN_R_10_R5" :
              ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATAN_R_11_R5" :
              ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATAN_R_12_R5" :
              ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATAN_R_13_R5" : 
              ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATAN_R_14_R5" :
              ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATAN_R_15_R5" :
              ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATAN_R_16_R5" : 
              ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATAN_R_17_R5" 
                                           : "DATAN_R_18_R5";
    }
    else if(rx==2)
    {
      data = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_R4" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_1_R4" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_2_R4" :
                           (tx<tx_l4)   ? "DATA_L_3_R4" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R4" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R4" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R4" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R4" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R4" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R4" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R4" :
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATA_R_8_R4" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATA_R_9_R4" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATA_R_10_R4" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATA_R_11_R4" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATA_R_12_R4" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATA_R_13_R4" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATA_R_14_R4" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATA_R_15_R4" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATA_R_16_R4" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATA_R_17_R4" 
                                          : "DATA_R_18_R4";

      datan = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_R4" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_1_R4" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_2_R4" :
                            (tx<tx_l4)   ? "DATAN_L_3_R4" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R4" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R4" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R4" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R4" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R4" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R4" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R4" :
              ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATAN_R_8_R4" :
              ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATAN_R_9_R4" :
              ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATAN_R_10_R4" :
              ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATAN_R_11_R4" :
              ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATAN_R_12_R4" :
              ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATAN_R_13_R4" : 
              ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATAN_R_14_R4" :
              ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATAN_R_15_R4" :
              ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATAN_R_16_R4" : 
              ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATAN_R_17_R4" 
                                           : "DATAN_R_18_R4";
    }
    else if(rx==3)
    {
      data = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_R3" :
//             ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_L_1_R3" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_1_R3" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_2_R3" :
                           (tx<tx_l4)   ? "DATA_L_3_R3" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R3" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R3" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R3" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R3" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R3" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R3" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R3" :
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATA_R_8_R3" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATA_R_9_R3" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATA_R_10_R3" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATA_R_11_R3" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATA_R_12_R3" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATA_R_13_R3" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATA_R_14_R3" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATA_R_15_R3" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATA_R_16_R3" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATA_R_17_R3" 
                                          : "DATA_R_18_R3";

      datan = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_R3" :
//              ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_L_1_R3" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_1_R3" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_2_R3" :
                            (tx<tx_l4)   ? "DATAN_L_3_R3" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R3" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R3" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R3" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R3" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R3" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R3" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R3" :
              ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATAN_R_8_R3" :
              ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATAN_R_9_R3" :
              ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATAN_R_10_R3" :
              ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATAN_R_11_R3" :
              ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATAN_R_12_R3" :
              ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATAN_R_13_R3" : 
              ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATAN_R_14_R3" :
              ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATAN_R_15_R3" :
              ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATAN_R_16_R3" : 
              ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATAN_R_17_R3" 
                                           : "DATAN_R_18_R3";
    }
    else if(rx==4)
    {
     data =  ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R2" :
             ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_L_1_R2" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R2" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R2" :
                           (tx<tx_l4)   ? "DATA_L_4_R2" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R2" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R2" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R2" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R2" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R2" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R2" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R2" :
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATA_R_8_R2" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATA_R_9_R2" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATA_R_10_R2" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATA_R_11_R2" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATA_R_12_R2" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATA_R_13_R2" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATA_R_14_R2" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATA_R_15_R2" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATA_R_16_R2" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATA_R_17_R2" 
                                          : "DATA_R_18_R2";

      datan = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R2" :
              ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_L_1_R2" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R2" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R2" :
                            (tx<tx_l4)   ? "DATAN_L_4_R2" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R2" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R2" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R2" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R2" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R2" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R2" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R2" :
              ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATAN_R_8_R2" :
              ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATAN_R_9_R2" :
              ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATAN_R_10_R2" :
              ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATAN_R_11_R2" :
              ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATAN_R_12_R2" :
              ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATAN_R_13_R2" : 
              ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATAN_R_14_R2" :
              ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATAN_R_15_R2" :
              ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATAN_R_16_R2" : 
              ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATAN_R_17_R2" 
                                           : "DATAN_R_18_R2";
    }
    else if(rx==5)
    {
     data =  ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R1" :
             ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_L_1_R1" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R1" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R1" :
                           (tx<tx_l4)   ? "DATA_L_4_R1" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R1" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R1" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R1" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R1" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R1" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R1" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R1" :
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATA_R_8_R1" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATA_R_9_R1" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATA_R_10_R1" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATA_R_11_R1" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATA_R_12_R1" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATA_R_13_R1" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATA_R_14_R1" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATA_R_15_R1" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATA_R_16_R1" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATA_R_17_R1" 
                                          : "DATA_R_18_R1";

      datan = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R1" :
              ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_L_1_R1" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R1" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R1" :
                            (tx<tx_l4)   ? "DATAN_L_4_R1" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R1" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R1" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R1" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R1" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R1" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R1" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R1" :
              ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATAN_R_8_R1" :
              ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATAN_R_9_R1" :
              ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATAN_R_10_R1" :
              ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATAN_R_11_R1" :
              ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATAN_R_12_R1" :
              ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATAN_R_13_R1" : 
              ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATAN_R_14_R1" :
              ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATAN_R_15_R1" :
              ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATAN_R_16_R1" : 
              ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATAN_R_17_R1" 
                                           : "DATAN_R_18_R1";
    }
    else
    {
     data =  ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R0" :
             ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_L_1_R0" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R0" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R0" :
                           (tx<tx_l4)   ? "DATA_L_4_R0" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R0" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R0" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R0" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R0" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R0" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R0" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R0" :
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATA_R_8_R0" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATA_R_9_R0" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATA_R_10_R0" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATA_R_11_R0" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATA_R_12_R0" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATA_R_13_R0" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATA_R_14_R0" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATA_R_15_R0" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATA_R_16_R0" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATA_R_17_R0" 
                                          : "DATA_R_18_R0";

      datan = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R0" :
              ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_L_1_R0" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R0" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R0" :
                            (tx<tx_l4)   ? "DATAN_L_4_R0" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R0" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R0" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R0" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R0" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R0" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R0" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R0" :
              ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATAN_R_8_R0" :
              ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATAN_R_9_R0" :
              ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATAN_R_10_R0" :
              ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATAN_R_11_R0" :
              ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATAN_R_12_R0" :
              ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATAN_R_13_R0" : 
              ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATAN_R_14_R0" :
              ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATAN_R_15_R0" :
              ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATAN_R_16_R0" : 
              ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATAN_R_17_R0" 
                                           : "DATAN_R_18_R0";
    }

   string tile_bl = device_bl; 

    connect
      (
        <pin DATA of <device *tile_bl @[sx,sy]>>   => <wire *data of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
        <pin DATAN of <device *tile_bl @[sx,sy]>>  => <wire *datan of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>
      );

}//end of connect_region_bl_input
/********************************************************************************
********************************************************************************/
function connect_half_region_bl_input
(
    unsigned int rx,
    unsigned int tx,
    unsigned int tx_bl,
    unsigned int ty_bl,
    unsigned int tx_l1,
    unsigned int tx_l2,
    unsigned int tx_l3,
    unsigned int tx_l4,
    unsigned int tx_r1,
    unsigned int tx_r2,
    unsigned int tx_r3,
    unsigned int tx_r4,
    unsigned int tx_r5,
    unsigned int tx_r6,
    unsigned int tx_r7,
    unsigned int tx_r8,
    unsigned int tx_r9,
    unsigned int tx_r10,
    unsigned int tx_r11,
    unsigned int tx_r12,
    unsigned int tx_r13,
    unsigned int tx_r14,
    unsigned int tx_r15,
    unsigned int tx_r16,
    unsigned int tx_r17,
    unsigned int tx_r18,
    unsigned int loc_half,   //loc_half = 0,bottom half region;loc_half = 1, top half region
    string device_bl
)
{
    int sx_bl = tx_bl * NUM_GRID_X;
    int sy_bl = ty_bl * NUM_GRID_Y;
    int sx,sy;
    sx = (device_bl == "IOBHR_TILE") ? tx * NUM_GRID_X : tx * NUM_GRID_X + 3;
    sy = (loc_half==0) ? rx*NUM_TILES_REGION*NUM_GRID_Y :  (rx*NUM_TILES_REGION+MID_TILE_REGION+1)*NUM_GRID_Y;

    string data,datan;
    if(rx==0)
    {
      data = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R6" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATA_L_1_R6" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R6" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R6" :
                           (tx<tx_l4)   ? "DATA_L_4_R6" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R6" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R6" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R6" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R6" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R6" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R6" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R6" : 
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATA_R_8_R6" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATA_R_9_R6" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATA_R_10_R6" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATA_R_11_R6" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATA_R_12_R6" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATA_R_13_R6" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATA_R_14_R6" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATA_R_15_R6" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATA_R_16_R6" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATA_R_17_R6" 
                                          : "DATA_R_18_R6";

      datan = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R6" :
              ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATAN_L_1_R6" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R6" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R6" :
                            (tx<tx_l4)   ? "DATAN_L_4_R6" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R6" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R6" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R6" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R6" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R6" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R6" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R6" : 
              ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATAN_R_8_R6" :
              ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATAN_R_9_R6" :
              ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATAN_R_10_R6" :
              ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATAN_R_11_R6" :
              ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATAN_R_12_R6" :
              ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATAN_R_13_R6" : 
              ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATAN_R_14_R6" :
              ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATAN_R_15_R6" :
              ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATAN_R_16_R6" : 
              ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATAN_R_17_R6" 
                                           : "DATAN_R_18_R6";


    }
    else if(rx==1)
    {
      data = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R5" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATA_L_1_R5" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R5" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R5" :
                           (tx<tx_l4)   ? "DATA_L_4_R5" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R5" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R5" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R5" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R5" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R5" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R5" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R5" : 
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATA_R_8_R5" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATA_R_9_R5" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATA_R_10_R5" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATA_R_11_R5" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATA_R_12_R5" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATA_R_13_R5" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATA_R_14_R5" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATA_R_15_R5" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATA_R_16_R5" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATA_R_17_R5" 
                                          : "DATA_R_18_R5";

      datan = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R5" :
              ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATAN_L_1_R5" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R5" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R5" :
                            (tx<tx_l4)   ? "DATAN_L_4_R5" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R5" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R5" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R5" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R5" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R5" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R5" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R5" : 
              ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATAN_R_8_R5" :
              ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATAN_R_9_R5" :
              ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATAN_R_10_R5" :
              ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATAN_R_11_R5" :
              ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATAN_R_12_R5" :
              ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATAN_R_13_R5" : 
              ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATAN_R_14_R5" :
              ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATAN_R_15_R5" :
              ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATAN_R_16_R5" : 
              ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATAN_R_17_R5" 
                                           : "DATAN_R_18_R5";
    }
    else if(rx==2)
    {
      data = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_R4" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_1_R4" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_2_R4" :
                           (tx<tx_l4)   ? "DATA_L_3_R4" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R4" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R4" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R4" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R4" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R4" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R4" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R4" :
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATA_R_8_R4" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATA_R_9_R4" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATA_R_10_R4" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATA_R_11_R4" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATA_R_12_R4" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATA_R_13_R4" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATA_R_14_R4" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATA_R_15_R4" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATA_R_16_R4" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATA_R_17_R4" 
                                          : "DATA_R_18_R4";

      datan = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_R4" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_1_R4" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_2_R4" :
                            (tx<tx_l4)   ? "DATAN_L_3_R4" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R4" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R4" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R4" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R4" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R4" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R4" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R4" :
              ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATAN_R_8_R4" :
              ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATAN_R_9_R4" :
              ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATAN_R_10_R4" :
              ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATAN_R_11_R4" :
              ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATAN_R_12_R4" :
              ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATAN_R_13_R4" : 
              ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATAN_R_14_R4" :
              ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATAN_R_15_R4" :
              ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATAN_R_16_R4" : 
              ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATAN_R_17_R4" 
                                           : "DATAN_R_18_R4";
    }
    else if(rx==3)
    {
      data = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_R3" :
//             ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_L_1_R3" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_1_R3" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_2_R3" :
                           (tx<tx_l4)   ? "DATA_L_3_R3" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R3" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R3" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R3" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R3" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R3" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R3" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R3" :
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATA_R_8_R3" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATA_R_9_R3" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATA_R_10_R3" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATA_R_11_R3" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATA_R_12_R3" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATA_R_13_R3" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATA_R_14_R3" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATA_R_15_R3" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATA_R_16_R3" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATA_R_17_R3" 
                                          : "DATA_R_18_R3";

      datan = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_R3" :
//              ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_L_1_R3" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_1_R3" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_2_R3" :
                            (tx<tx_l4)   ? "DATAN_L_3_R3" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R3" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R3" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R3" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R3" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R3" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R3" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R3" :
              ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATAN_R_8_R3" :
              ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATAN_R_9_R3" :
              ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATAN_R_10_R3" :
              ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATAN_R_11_R3" :
              ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATAN_R_12_R3" :
              ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATAN_R_13_R3" : 
              ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATAN_R_14_R3" :
              ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATAN_R_15_R3" :
              ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATAN_R_16_R3" : 
              ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATAN_R_17_R3" 
                                           : "DATAN_R_18_R3";
    }
    else if(rx==4)
    {
     data =  ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R2" :
             ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_L_1_R2" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R2" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R2" :
                           (tx<tx_l4)   ? "DATA_L_4_R2" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R2" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R2" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R2" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R2" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R2" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R2" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R2" :
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATA_R_8_R2" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATA_R_9_R2" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATA_R_10_R2" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATA_R_11_R2" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATA_R_12_R2" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATA_R_13_R2" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATA_R_14_R2" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATA_R_15_R2" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATA_R_16_R2" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATA_R_17_R2" 
                                          : "DATA_R_18_R2";

      datan = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R2" :
              ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_L_1_R2" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R2" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R2" :
                            (tx<tx_l4)   ? "DATAN_L_4_R2" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R2" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R2" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R2" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R2" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R2" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R2" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R2" :
              ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATAN_R_8_R2" :
              ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATAN_R_9_R2" :
              ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATAN_R_10_R2" :
              ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATAN_R_11_R2" :
              ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATAN_R_12_R2" :
              ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATAN_R_13_R2" : 
              ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATAN_R_14_R2" :
              ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATAN_R_15_R2" :
              ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATAN_R_16_R2" : 
              ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATAN_R_17_R2" 
                                           : "DATAN_R_18_R2";
    }
    else if(rx==5)
    {
     data =  ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R1" :
             ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_L_1_R1" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R1" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R1" :
                           (tx<tx_l4)   ? "DATA_L_4_R1" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R1" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R1" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R1" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R1" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R1" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R1" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R1" :
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATA_R_8_R1" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATA_R_9_R1" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATA_R_10_R1" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATA_R_11_R1" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATA_R_12_R1" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATA_R_13_R1" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATA_R_14_R1" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATA_R_15_R1" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATA_R_16_R1" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATA_R_17_R1" 
                                          : "DATA_R_18_R1";

      datan = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R1" :
              ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_L_1_R1" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R1" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R1" :
                            (tx<tx_l4)   ? "DATAN_L_4_R1" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R1" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R1" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R1" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R1" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R1" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R1" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R1" :
              ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATAN_R_8_R1" :
              ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATAN_R_9_R1" :
              ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATAN_R_10_R1" :
              ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATAN_R_11_R1" :
              ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATAN_R_12_R1" :
              ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATAN_R_13_R1" : 
              ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATAN_R_14_R1" :
              ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATAN_R_15_R1" :
              ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATAN_R_16_R1" : 
              ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATAN_R_17_R1" 
                                           : "DATAN_R_18_R1";
    }
    else
    {
     data =  ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R0" :
             ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_L_1_R0" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R0" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R0" :
                           (tx<tx_l4)   ? "DATA_L_4_R0" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R0" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R0" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R0" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R0" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R0" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R0" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R0" :
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATA_R_8_R0" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATA_R_9_R0" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATA_R_10_R0" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATA_R_11_R0" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATA_R_12_R0" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATA_R_13_R0" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATA_R_14_R0" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATA_R_15_R0" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATA_R_16_R0" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATA_R_17_R0" 
                                          : "DATA_R_18_R0";

      datan = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R0" :
              ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_L_1_R0" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R0" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R0" :
                            (tx<tx_l4)   ? "DATAN_L_4_R0" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R0" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R0" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R0" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R0" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R0" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R0" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R0" :
              ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATAN_R_8_R0" :
              ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATAN_R_9_R0" :
              ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATAN_R_10_R0" :
              ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATAN_R_11_R0" :
              ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATAN_R_12_R0" :
              ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATAN_R_13_R0" : 
              ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATAN_R_14_R0" :
              ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATAN_R_15_R0" :
              ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATAN_R_16_R0" : 
              ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATAN_R_17_R0" 
                                           : "DATAN_R_18_R0";
    }

    string tile_bl = device_bl; 

    if((tile_bl=="PPLL_330H_TILE")||(tile_bl=="GPLL_330H_TILE")||(tile_bl=="PPLL_HP_TILE")||(tile_bl=="GPLL_HP_TILE"))
    {
      if(loc_half==0)
      {
        connect
          (
            <pin DATA of <device *tile_bl @[sx,sy]>>   => <wire *data[1599:0] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
            <pin DATAN of <device *tile_bl @[sx,sy]>>  => <wire *datan[1599:0] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>
//            <pin DATA of <device *tile_bl @[sx,sy]>>   => <wire *data[1599:0] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
//            <pin DATAN of <device *tile_bl @[sx,sy]>>  => <wire *datan[1599:0] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>
          );
      }
      else
      {
        connect
          (
            <pin DATA of <device *tile_bl @[sx,sy]>>   => <wire *data[3231:1632] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
            <pin DATAN of <device *tile_bl @[sx,sy]>>  => <wire *datan[3231:1632] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>
//            <pin DATA of <device *tile_bl @[sx,sy]>>   => <wire *data[3231:1632] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
//            <pin DATAN of <device *tile_bl @[sx,sy]>>  => <wire *datan[3231:1632] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>
          );
      }
    }
    
    else if(tile_bl=="PCIEGEN3_TILE")
    {

        connect
          (
            <pin DATA_U of <device *tile_bl @[555,1074]>>   => <wire DATA_R_15_R2[1599:0] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
            <pin DATAN_U of <device *tile_bl @[555,1074]>>  => <wire DATAN_R_15_R2[1599:0] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
            <pin DATA_D of <device *tile_bl @[555,1074]>>   => <wire DATA_R_15_R3[3231:1632] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
            <pin DATAN_D of <device *tile_bl @[555,1074]>>  => <wire DATAN_R_15_R3[3231:1632] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>

          );
    }
   

    else
    {
      if(loc_half==0)
      {
        connect
          (
            <pin DATA of <device *tile_bl @[sx,sy]>>   => <wire *data[1599:0] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
            <pin DATAN of <device *tile_bl @[sx,sy]>>  => <wire *datan[1599:0] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>
          );
      }
      else
      {
        connect
          (
            <pin DATA of <device *tile_bl @[sx,sy]>>   => <wire *data[3231:1632] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
            <pin DATAN of <device *tile_bl @[sx,sy]>>  => <wire *datan[3231:1632] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>
          );
      }
    }


}//end of connect_half_region_bl_input
/********************************************************************************
********************************************************************************/
function connect_adc_bl_input
(
    unsigned int rx,
    unsigned int tx,
    unsigned int tx_bl,
    unsigned int ty_bl,
    unsigned int tx_l1,
    unsigned int tx_l2,
    unsigned int tx_l3,
    unsigned int tx_l4,
    unsigned int tx_r1,
    unsigned int tx_r2,
    unsigned int tx_r3,
    unsigned int tx_r4,
    unsigned int tx_r5,
    unsigned int tx_r6,
    unsigned int tx_r7,
    unsigned int tx_r8,
    unsigned int tx_r9,
    unsigned int tx_r10,
    unsigned int tx_r11,
    unsigned int tx_r12,
    unsigned int tx_r13,
    unsigned int tx_r14,
    unsigned int tx_r15,
    unsigned int tx_r16,
    unsigned int tx_r17,
    unsigned int tx_r18
)
{
    int sx_bl = tx_bl * NUM_GRID_X;
    int sy_bl = ty_bl * NUM_GRID_Y;
    int sx,sy;
    sx = tx * NUM_GRID_X + 3;
    sy = rx*NUM_TILES_REGION*NUM_GRID_Y;

    string data,datan;
    if(rx==0)
    {
      data = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R6" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATA_L_1_R6" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R6" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R6" :
                           (tx<tx_l4)   ? "DATA_L_4_R6" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R6" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R6" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R6" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R6" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R6" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R6" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R6" : 
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATA_R_8_R6" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATA_R_9_R6" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATA_R_10_R6" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATA_R_11_R6" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATA_R_12_R6" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATA_R_13_R6" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATA_R_14_R6" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATA_R_15_R6" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATA_R_16_R6" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATA_R_17_R6" 
                                          : "DATA_R_18_R6";

      datan = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R6" :
              ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATAN_L_1_R6" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R6" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R6" :
                            (tx<tx_l4)   ? "DATAN_L_4_R6" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R6" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R6" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R6" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R6" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R6" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R6" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R6" : 
              ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATAN_R_8_R6" :
              ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATAN_R_9_R6" :
              ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATAN_R_10_R6" :
              ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATAN_R_11_R6" :
              ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATAN_R_12_R6" :
              ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATAN_R_13_R6" : 
              ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATAN_R_14_R6" :
              ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATAN_R_15_R6" :
              ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATAN_R_16_R6" : 
              ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATAN_R_17_R6" 
                                           : "DATAN_R_18_R6";


    }
    else if(rx==1)
    {
      data = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R5" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATA_L_1_R5" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R5" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R5" :
                           (tx<tx_l4)   ? "DATA_L_4_R5" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R5" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R5" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R5" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R5" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R5" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R5" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R5" : 
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATA_R_8_R5" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATA_R_9_R5" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATA_R_10_R5" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATA_R_11_R5" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATA_R_12_R5" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATA_R_13_R5" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATA_R_14_R5" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATA_R_15_R5" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATA_R_16_R5" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATA_R_17_R5" 
                                          : "DATA_R_18_R5";

      datan = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R5" :
              ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATAN_L_1_R5" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R5" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R5" :
                            (tx<tx_l4)   ? "DATAN_L_4_R5" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R5" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R5" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R5" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R5" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R5" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R5" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R5" : 
              ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATAN_R_8_R5" :
              ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATAN_R_9_R5" :
              ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATAN_R_10_R5" :
              ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATAN_R_11_R5" :
              ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATAN_R_12_R5" :
              ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATAN_R_13_R5" : 
              ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATAN_R_14_R5" :
              ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATAN_R_15_R5" :
              ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATAN_R_16_R5" : 
              ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATAN_R_17_R5" 
                                           : "DATAN_R_18_R5";
    }
    else if(rx==2)
    {
      data = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_R4" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_1_R4" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_2_R4" :
                           (tx<tx_l4)   ? "DATA_L_3_R4" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R4" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R4" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R4" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R4" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R4" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R4" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R4" :
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATA_R_8_R4" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATA_R_9_R4" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATA_R_10_R4" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATA_R_11_R4" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATA_R_12_R4" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATA_R_13_R4" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATA_R_14_R4" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATA_R_15_R4" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATA_R_16_R4" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATA_R_17_R4" 
                                          : "DATA_R_18_R4";

      datan = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_R4" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_1_R4" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_2_R4" :
                            (tx<tx_l4)   ? "DATAN_L_3_R4" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R4" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R4" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R4" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R4" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R4" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R4" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R4" :
              ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATAN_R_8_R4" :
              ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATAN_R_9_R4" :
              ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATAN_R_10_R4" :
              ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATAN_R_11_R4" :
              ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATAN_R_12_R4" :
              ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATAN_R_13_R4" : 
              ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATAN_R_14_R4" :
              ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATAN_R_15_R4" :
              ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATAN_R_16_R4" : 
              ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATAN_R_17_R4" 
                                           : "DATAN_R_18_R4";
    }
    else if(rx==3)
    {
      data = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_R3" :
//             ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_L_1_R3" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_1_R3" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_2_R3" :
                           (tx<tx_l4)   ? "DATA_L_3_R3" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R3" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R3" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R3" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R3" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R3" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R3" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R3" :
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATA_R_8_R3" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATA_R_9_R3" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATA_R_10_R3" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATA_R_11_R3" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATA_R_12_R3" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATA_R_13_R3" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATA_R_14_R3" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATA_R_15_R3" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATA_R_16_R3" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATA_R_17_R3" 
                                          : "DATA_R_18_R3";

      datan = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_R3" :
//              ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_L_1_R3" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_1_R3" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_2_R3" :
                            (tx<tx_l4)   ? "DATAN_L_3_R3" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R3" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R3" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R3" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R3" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R3" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R3" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R3" :
              ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATAN_R_8_R3" :
              ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATAN_R_9_R3" :
              ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATAN_R_10_R3" :
              ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATAN_R_11_R3" :
              ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATAN_R_12_R3" :
              ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATAN_R_13_R3" : 
              ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATAN_R_14_R3" :
              ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATAN_R_15_R3" :
              ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATAN_R_16_R3" : 
              ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATAN_R_17_R3" 
                                           : "DATAN_R_18_R3";
    }
    else if(rx==4)
    {
     data =  ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R2" :
             ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_L_1_R2" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R2" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R2" :
                           (tx<tx_l4)   ? "DATA_L_4_R2" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R2" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R2" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R2" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R2" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R2" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R2" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R2" :
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATA_R_8_R2" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATA_R_9_R2" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATA_R_10_R2" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATA_R_11_R2" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATA_R_12_R2" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATA_R_13_R2" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATA_R_14_R2" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATA_R_15_R2" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATA_R_16_R2" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATA_R_17_R2" 
                                          : "DATA_R_18_R2";

      datan = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R2" :
              ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_L_1_R2" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R2" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R2" :
                            (tx<tx_l4)   ? "DATAN_L_4_R2" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R2" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R2" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R2" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R2" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R2" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R2" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R2" :
              ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATAN_R_8_R2" :
              ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATAN_R_9_R2" :
              ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATAN_R_10_R2" :
              ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATAN_R_11_R2" :
              ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATAN_R_12_R2" :
              ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATAN_R_13_R2" : 
              ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATAN_R_14_R2" :
              ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATAN_R_15_R2" :
              ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATAN_R_16_R2" : 
              ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATAN_R_17_R2" 
                                           : "DATAN_R_18_R2";
    }
    else if(rx==5)
    {
     data =  ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R1" :
             ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_L_1_R1" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R1" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R1" :
                           (tx<tx_l4)   ? "DATA_L_4_R1" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R1" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R1" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R1" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R1" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R1" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R1" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R1" :
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATA_R_8_R1" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATA_R_9_R1" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATA_R_10_R1" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATA_R_11_R1" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATA_R_12_R1" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATA_R_13_R1" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATA_R_14_R1" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATA_R_15_R1" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATA_R_16_R1" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATA_R_17_R1" 
                                          : "DATA_R_18_R1";

      datan = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R1" :
              ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_L_1_R1" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R1" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R1" :
                            (tx<tx_l4)   ? "DATAN_L_4_R1" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R1" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R1" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R1" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R1" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R1" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R1" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R1" :
              ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATAN_R_8_R1" :
              ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATAN_R_9_R1" :
              ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATAN_R_10_R1" :
              ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATAN_R_11_R1" :
              ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATAN_R_12_R1" :
              ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATAN_R_13_R1" : 
              ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATAN_R_14_R1" :
              ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATAN_R_15_R1" :
              ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATAN_R_16_R1" : 
              ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATAN_R_17_R1" 
                                           : "DATAN_R_18_R1";
    }
    else
    {
     data =  ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R0" :
             ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_L_1_R0" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R0" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R0" :
                           (tx<tx_l4)   ? "DATA_L_4_R0" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R0" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R0" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R0" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R0" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R0" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R0" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R0" :
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATA_R_8_R0" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATA_R_9_R0" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATA_R_10_R0" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATA_R_11_R0" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATA_R_12_R0" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATA_R_13_R0" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATA_R_14_R0" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATA_R_15_R0" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATA_R_16_R0" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATA_R_17_R0" 
                                          : "DATA_R_18_R0";

      datan = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R0" :
              ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_L_1_R0" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R0" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R0" :
                            (tx<tx_l4)   ? "DATAN_L_4_R0" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R0" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R0" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R0" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R0" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R0" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R0" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R0" :
              ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATAN_R_8_R0" :
              ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATAN_R_9_R0" :
              ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATAN_R_10_R0" :
              ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATAN_R_11_R0" :
              ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATAN_R_12_R0" :
              ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATAN_R_13_R0" : 
              ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATAN_R_14_R0" :
              ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATAN_R_15_R0" :
              ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATAN_R_16_R0" : 
              ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATAN_R_17_R0" 
                                           : "DATAN_R_18_R0";
    }

    connect
      (
        <pin DATA of <device ADC_TILE @[sx,sy]>>   => <wire *data[3231:1600] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
        <pin DATAN of <device ADC_TILE @[sx,sy]>>  => <wire *datan[3231:1600] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>
      );


}//end of connect_half_region_bl_input
/********************************************************************************
********************************************************************************/
function connect_uscm_bl_input
(
    unsigned int rx,
    unsigned int tx,
    unsigned int tx_bl,
    unsigned int ty_bl,
    unsigned int tx_l1,
    unsigned int tx_l2,
    unsigned int tx_l3,
    unsigned int tx_l4,
    unsigned int tx_r1,
    unsigned int tx_r2,
    unsigned int tx_r3,
    unsigned int tx_r4,
    unsigned int tx_r5,
    unsigned int tx_r6,
    unsigned int tx_r7,
    unsigned int tx_r8,
    unsigned int tx_r9,
    unsigned int tx_r10,
    unsigned int tx_r11,
    unsigned int tx_r12,
    unsigned int tx_r13,
    unsigned int tx_r14,
    unsigned int tx_r15,
    unsigned int tx_r16,
    unsigned int tx_r17,
    unsigned int tx_r18,

    string device_name
)
{
    int sx_bl = tx_bl * NUM_GRID_X;
    int sy_bl = ty_bl * NUM_GRID_Y;

    int sx,sy;
    sx = tx * NUM_GRID_X + 3;
    sy = rx*NUM_TILES_REGION*NUM_GRID_Y;

    string data,datan,data1,datan1;
    if(rx==0)
    {
      data = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R6" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATA_L_1_R6" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R6" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R6" :
                           (tx<tx_l4)   ? "DATA_L_4_R6" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R6" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R6" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R6" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R6" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R6" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R6" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R6" : 
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATA_R_8_R6" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATA_R_9_R6" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATA_R_10_R6" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATA_R_11_R6" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATA_R_12_R6" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATA_R_13_R6" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATA_R_14_R6" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATA_R_15_R6" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATA_R_16_R6" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATA_R_17_R6" 
                                          : "DATA_R_18_R6";

      datan = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R6" :
              ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATAN_L_1_R6" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R6" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R6" :
                            (tx<tx_l4)   ? "DATAN_L_4_R6" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R6" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R6" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R6" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R6" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R6" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R6" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R6" : 
              ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATAN_R_8_R6" :
              ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATAN_R_9_R6" :
              ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATAN_R_10_R6" :
              ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATAN_R_11_R6" :
              ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATAN_R_12_R6" :
              ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATAN_R_13_R6" : 
              ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATAN_R_14_R6" :
              ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATAN_R_15_R6" :
              ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATAN_R_16_R6" : 
              ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATAN_R_17_R6" 
                                           : "DATAN_R_18_R6";

      data1 = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R5" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATA_L_1_R5" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R5" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R5" :
                           (tx<tx_l4)   ? "DATA_L_4_R5" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R5" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R5" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R5" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R5" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R5" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R5" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R5" : 
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATA_R_8_R5" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATA_R_9_R5" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATA_R_10_R5" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATA_R_11_R5" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATA_R_12_R5" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATA_R_13_R5" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATA_R_14_R5" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATA_R_15_R5" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATA_R_16_R5" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATA_R_17_R5" 
                                          : "DATA_R_18_R5";

      datan1 = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R5" :
              ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATAN_L_1_R5" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R5" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R5" :
                            (tx<tx_l4)   ? "DATAN_L_4_R5" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R5" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R5" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R5" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R5" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R5" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R5" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R5" : 
              ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATAN_R_8_R5" :
              ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATAN_R_9_R5" :
              ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATAN_R_10_R5" :
              ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATAN_R_11_R5" :
              ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATAN_R_12_R5" :
              ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATAN_R_13_R5" : 
              ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATAN_R_14_R5" :
              ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATAN_R_15_R5" :
              ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATAN_R_16_R5" : 
              ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATAN_R_17_R5" 
                                           : "DATAN_R_18_R5";

    }
    else if(rx==1)
    {
      data = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R5" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATA_L_1_R5" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R5" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R5" :
                           (tx<tx_l4)   ? "DATA_L_4_R5" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R5" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R5" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R5" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R5" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R5" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R5" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R5" : 
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATA_R_8_R5" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATA_R_9_R5" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATA_R_10_R5" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATA_R_11_R5" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATA_R_12_R5" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATA_R_13_R5" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATA_R_14_R5" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATA_R_15_R5" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATA_R_16_R5" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATA_R_17_R5" 
                                          : "DATA_R_18_R5";

      datan = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R5" :
              ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATAN_L_1_R5" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R5" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R5" :
                            (tx<tx_l4)   ? "DATAN_L_4_R5" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R5" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R5" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R5" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R5" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R5" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R5" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R5" : 
              ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATAN_R_8_R5" :
              ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATAN_R_9_R5" :
              ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATAN_R_10_R5" :
              ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATAN_R_11_R5" :
              ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATAN_R_12_R5" :
              ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATAN_R_13_R5" : 
              ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATAN_R_14_R5" :
              ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATAN_R_15_R5" :
              ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATAN_R_16_R5" : 
              ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATAN_R_17_R5" 
                                           : "DATAN_R_18_R5";

      data1 = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_R4" :
//             ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATA_L_1_R4" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_1_R4" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_2_R4" :
                           (tx<tx_l4)   ? "DATA_L_3_R4" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R4" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R4" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R4" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R4" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R4" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R4" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R4" : 
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATA_R_8_R4" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATA_R_9_R4" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATA_R_10_R4" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATA_R_11_R4" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATA_R_12_R4" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATA_R_13_R4" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATA_R_14_R4" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATA_R_15_R4" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATA_R_16_R4" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATA_R_17_R4" 
                                          : "DATA_R_18_R4";

      datan1 = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_R4" :
//              ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATAN_L_1_R4" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_1_R4" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_2_R4" :
                            (tx<tx_l4)   ? "DATAN_L_3_R4" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R4" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R4" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R4" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R4" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R4" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R4" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R4" : 
              ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATAN_R_8_R4" :
              ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATAN_R_9_R4" :
              ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATAN_R_10_R4" :
              ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATAN_R_11_R4" :
              ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATAN_R_12_R4" :
              ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATAN_R_13_R4" : 
              ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATAN_R_14_R4" :
              ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATAN_R_15_R4" :
              ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATAN_R_16_R4" : 
              ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATAN_R_17_R4" 
                                           : "DATAN_R_18_R4";
    }
    else if(rx==2)
    {
      data = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_R4" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_1_R4" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_2_R4" :
                           (tx<tx_l4)   ? "DATA_L_3_R4" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R4" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R4" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R4" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R4" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R4" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R4" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R4" :
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATA_R_8_R4" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATA_R_9_R4" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATA_R_10_R4" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATA_R_11_R4" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATA_R_12_R4" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATA_R_13_R4" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATA_R_14_R4" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATA_R_15_R4" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATA_R_16_R4" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATA_R_17_R4" 
                                          : "DATA_R_18_R4";

      datan = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_R4" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_1_R4" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_2_R4" :
                            (tx<tx_l4)   ? "DATAN_L_3_R4" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R4" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R4" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R4" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R4" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R4" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R4" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R4" :
              ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATAN_R_8_R4" :
              ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATAN_R_9_R4" :
              ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATAN_R_10_R4" :
              ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATAN_R_11_R4" :
              ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATAN_R_12_R4" :
              ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATAN_R_13_R4" : 
              ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATAN_R_14_R4" :
              ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATAN_R_15_R4" :
              ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATAN_R_16_R4" : 
              ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATAN_R_17_R4" 
                                           : "DATAN_R_18_R4";

       data1 = 
             ((tx>=tx_l2)&&(tx<tx_r1))  ? "DATA_R3"  :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_1_R3" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_2_R3" :
                           (tx<tx_l4)   ? "DATA_L_3_R3" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R3" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R3" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R3" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R3" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R3" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R3" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R3" : 
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATA_R_8_R3" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATA_R_9_R3" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATA_R_10_R3" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATA_R_11_R3" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATA_R_12_R3" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATA_R_13_R3" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATA_R_14_R3" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATA_R_15_R3" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATA_R_16_R3" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATA_R_17_R3" 
                                          : "DATA_R_18_R3";

      datan1 = 
              ((tx>=tx_l2)&&(tx<tx_r1))  ? "DATAN_R3" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_1_R3" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_2_R3" :
                            (tx<tx_l4)   ? "DATAN_L_3_R3" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R3" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R3" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R3" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R3" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R3" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R3" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R3" : 
              ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATAN_R_8_R3" :
              ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATAN_R_9_R3" :
              ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATAN_R_10_R3" :
              ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATAN_R_11_R3" :
              ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATAN_R_12_R3" :
              ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATAN_R_13_R3" : 
              ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATAN_R_14_R3" :
              ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATAN_R_15_R3" :
              ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATAN_R_16_R3" : 
              ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATAN_R_17_R3" 
                                           : "DATAN_R_18_R3";
    }
    else if(rx==3)
    {
       data = 
             ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_R3" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_1_R3" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_2_R3" :
                           (tx<tx_l4)   ? "DATA_L_3_R3" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R3" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R3" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R3" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R3" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R3" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R3" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R3" :
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATA_R_8_R3" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATA_R_9_R3" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATA_R_10_R3" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATA_R_11_R3" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATA_R_12_R3" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATA_R_13_R3" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATA_R_14_R3" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATA_R_15_R3" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATA_R_16_R3" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATA_R_17_R3" 
                                          : "DATA_R_18_R3";

      datan = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_R3" :
//              ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_L_1_R3" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_1_R3" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_2_R3" :
                            (tx<tx_l4)   ? "DATAN_L_3_R3" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R3" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R3" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R3" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R3" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R3" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R3" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R3" :
              ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATAN_R_8_R3" :
              ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATAN_R_9_R3" :
              ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATAN_R_10_R3" :
              ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATAN_R_11_R3" :
              ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATAN_R_12_R3" :
              ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATAN_R_13_R3" : 
              ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATAN_R_14_R3" :
              ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATAN_R_15_R3" :
              ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATAN_R_16_R3" : 
              ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATAN_R_17_R3" 
                                           : "DATAN_R_18_R3";
      
      data1 = 
             ((tx>=tx_l2)&&(tx<tx_r1))  ? "DATA_R2" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_1_R2" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_2_R2" :
                           (tx<tx_l4)   ? "DATA_L_3_R2" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R2" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R2" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R2" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R2" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R2" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R2" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R2" : 
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATA_R_8_R2" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATA_R_9_R2" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATA_R_10_R2" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATA_R_11_R2" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATA_R_12_R2" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATA_R_13_R2" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATA_R_14_R2" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATA_R_15_R2" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATA_R_16_R2" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATA_R_17_R2" 
                                          : "DATA_R_18_R2";

      datan1 = 
              ((tx>=tx_l2)&&(tx<tx_r1))  ? "DATAN_R2" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_1_R2" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_2_R2" :
                            (tx<tx_l4)   ? "DATAN_L_3_R2" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R2" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R2" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R2" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R2" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R2" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R2" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R2" : 
              ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATAN_R_8_R2" :
              ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATAN_R_9_R2" :
              ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATAN_R_10_R2" :
              ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATAN_R_11_R2" :
              ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATAN_R_12_R2" :
              ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATAN_R_13_R2" : 
              ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATAN_R_14_R2" :
              ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATAN_R_15_R2" :
              ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATAN_R_16_R2" : 
              ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATAN_R_17_R2" 
                                           : "DATAN_R_18_R2"; 
    }
    else if(rx==4)
    {
     data =  ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R2" :
             ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_L_1_R2" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R2" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R2" :
                           (tx<tx_l4)   ? "DATA_L_4_R2" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R2" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R2" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R2" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R2" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R2" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R2" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R2" :
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATA_R_8_R2" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATA_R_9_R2" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATA_R_10_R2" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATA_R_11_R2" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATA_R_12_R2" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATA_R_13_R2" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATA_R_14_R2" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATA_R_15_R2" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATA_R_16_R2" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATA_R_17_R2" 
                                          : "DATA_R_18_R2";

      datan = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R2" :
              ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_L_1_R2" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R2" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R2" :
                            (tx<tx_l4)   ? "DATAN_L_4_R2" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R2" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R2" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R2" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R2" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R2" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R2" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R2" :
              ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATAN_R_8_R2" :
              ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATAN_R_9_R2" :
              ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATAN_R_10_R2" :
              ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATAN_R_11_R2" :
              ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATAN_R_12_R2" :
              ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATAN_R_13_R2" : 
              ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATAN_R_14_R2" :
              ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATAN_R_15_R2" :
              ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATAN_R_16_R2" : 
              ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATAN_R_17_R2" 
                                           : "DATAN_R_18_R2";
                                           
      data1 = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R1" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATA_L_1_R1" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R1" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R1" :
                           (tx<tx_l4)   ? "DATA_L_4_R1" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R1" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R1" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R1" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R1" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R1" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R1" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R1" : 
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATA_R_8_R1" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATA_R_9_R1" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATA_R_10_R1" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATA_R_11_R1" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATA_R_12_R1" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATA_R_13_R1" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATA_R_14_R1" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATA_R_15_R1" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATA_R_16_R1" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATA_R_17_R1" 
                                          : "DATA_R_18_R1";

      datan1 = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R1" :
              ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATAN_L_1_R1" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R1" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R1" :
                            (tx<tx_l4)   ? "DATAN_L_4_R1" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R1" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R1" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R1" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R1" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R1" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R1" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R1" : 
              ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATAN_R_8_R1" :
              ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATAN_R_9_R1" :
              ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATAN_R_10_R1" :
              ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATAN_R_11_R1" :
              ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATAN_R_12_R1" :
              ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATAN_R_13_R1" : 
              ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATAN_R_14_R1" :
              ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATAN_R_15_R1" :
              ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATAN_R_16_R1" : 
              ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATAN_R_17_R1" 
                                           : "DATAN_R_18_R1";
    }
    else if(rx==5)
    {
     data =  ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R1" :
             ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_L_1_R1" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R1" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R1" :
                           (tx<tx_l4)   ? "DATA_L_4_R1" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R1" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R1" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R1" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R1" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R1" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R1" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R1" :
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATA_R_8_R1" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATA_R_9_R1" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATA_R_10_R1" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATA_R_11_R1" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATA_R_12_R1" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATA_R_13_R1" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATA_R_14_R1" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATA_R_15_R1" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATA_R_16_R1" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATA_R_17_R1" 
                                          : "DATA_R_18_R1";

      datan = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R1" :
              ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_L_1_R1" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R1" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R1" :
                            (tx<tx_l4)   ? "DATAN_L_4_R1" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R1" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R1" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R1" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R1" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R1" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R1" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R1" :
              ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATAN_R_8_R1" :
              ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATAN_R_9_R1" :
              ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATAN_R_10_R1" :
              ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATAN_R_11_R1" :
              ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATAN_R_12_R1" :
              ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATAN_R_13_R1" : 
              ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATAN_R_14_R1" :
              ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATAN_R_15_R1" :
              ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATAN_R_16_R1" : 
              ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATAN_R_17_R1" 
                                           : "DATAN_R_18_R1";
                                           
      data1 = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R0" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATA_L_1_R0" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R0" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R0" :
                           (tx<tx_l4)   ? "DATA_L_4_R0" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R0" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R0" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R0" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R0" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R0" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R0" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R0" : 
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATA_R_8_R0" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATA_R_9_R0" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATA_R_10_R0" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATA_R_11_R0" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATA_R_12_R0" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATA_R_13_R0" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATA_R_14_R0" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATA_R_15_R0" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATA_R_16_R0" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATA_R_17_R0" 
                                          : "DATA_R_18_R0";

      datan1 = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R0" :
              ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATAN_L_1_R0" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R0" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R0" :
                            (tx<tx_l4)   ? "DATAN_L_4_R0" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R0" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R0" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R0" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R0" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R0" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R0" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R0" : 
              ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATAN_R_8_R0" :
              ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATAN_R_9_R0" :
              ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATAN_R_10_R0" :
              ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATAN_R_11_R0" :
              ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATAN_R_12_R0" :
              ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATAN_R_13_R0" : 
              ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATAN_R_14_R0" :
              ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATAN_R_15_R0" :
              ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATAN_R_16_R0" : 
              ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATAN_R_17_R0" 
                                           : "DATAN_R_18_R0";
    }
    else
    {
     data =  ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R0" :
             ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_L_1_R0" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R0" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R0" :
                           (tx<tx_l4)   ? "DATA_L_4_R0" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R0" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R0" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R0" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R0" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R0" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R0" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R0" :
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATA_R_8_R0" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATA_R_9_R0" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATA_R_10_R0" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATA_R_11_R0" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATA_R_12_R0" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATA_R_13_R0" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATA_R_14_R0" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATA_R_15_R0" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATA_R_16_R0" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATA_R_17_R0" 
                                          : "DATA_R_18_R0";

      datan = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R0" :
              ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_L_1_R0" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R0" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R0" :
                            (tx<tx_l4)   ? "DATAN_L_4_R0" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R0" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R0" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R0" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R0" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R0" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R0" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R0" :
              ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATAN_R_8_R0" :
              ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATAN_R_9_R0" :
              ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATAN_R_10_R0" :
              ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATAN_R_11_R0" :
              ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATAN_R_12_R0" :
              ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATAN_R_13_R0" : 
              ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATAN_R_14_R0" :
              ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATAN_R_15_R0" :
              ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATAN_R_16_R0" : 
              ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATAN_R_17_R0" 
                                           : "DATAN_R_18_R0";
      data1 = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R6" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATA_L_1_R6" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R6" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R6" :
                           (tx<tx_l4)   ? "DATA_L_4_R6" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R6" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R6" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R6" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R6" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R6" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R6" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R6" : 
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATA_R_8_R6" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATA_R_9_R6" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATA_R_10_R6" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATA_R_11_R6" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATA_R_12_R6" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATA_R_13_R6" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATA_R_14_R6" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATA_R_15_R6" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATA_R_16_R6" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATA_R_17_R6" 
                                          : "DATA_R_18_R6";

      datan1 = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R6" :
              ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATAN_L_1_R6" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R6" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R6" :
                            (tx<tx_l4)   ? "DATAN_L_4_R6" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R6" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R6" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R6" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R6" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R6" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R6" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R6" : 
              ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATAN_R_8_R6" :
              ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATAN_R_9_R6" :
              ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATAN_R_10_R6" :
              ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATAN_R_11_R6" :
              ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATAN_R_12_R6" :
              ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATAN_R_13_R6" : 
              ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATAN_R_14_R6" :
              ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATAN_R_15_R6" :
              ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATAN_R_16_R6" : 
              ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATAN_R_17_R6" 
                                           : "DATAN_R_18_R6";
    }

    string strVar = device_name;

    if(device_name=="CCS_330H_TILE")
    {
      connect
        ( 
          <pin DATA_1 of <device *strVar @[sx,sy]>>   => <wire *data1[1599:0] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN_1 of <device *strVar @[sx,sy]>>  => <wire *datan1[1599:0] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>
  
      );
    }
    else
    {
      connect
        (
          <pin DATA[3231:0] of <device *strVar @[sx,sy]>>      => <wire *data of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN[3231:0] of <device *strVar @[sx,sy]>>     => <wire *datan of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
   
          <pin DATA[6463:3232] of <device *strVar @[sx,sy]>>   => <wire *data1 of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN[6463:3232] of <device *strVar @[sx,sy]>>  => <wire *datan1 of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>
      );
    }


}//end of connect_uscm_region_bl_input
/********************************************************************************
********************************************************************************/
function connect_drm_apm_bl_input
(
    unsigned int rx,
    unsigned int tx,
    unsigned int tx_bl,
    unsigned int ty_bl,
    unsigned int tx_l1,
    unsigned int tx_l2,
    unsigned int tx_l3,
    unsigned int tx_l4,
    unsigned int tx_r1,
    unsigned int tx_r2,
    unsigned int tx_r3,
    unsigned int tx_r4,
    unsigned int tx_r5,
    unsigned int tx_r6,
    unsigned int tx_r7,
    unsigned int tx_r8,
    unsigned int tx_r9,
    unsigned int tx_r10,
    unsigned int tx_r11,
    unsigned int tx_r12,
    unsigned int tx_r13,
    unsigned int tx_r14,
    unsigned int tx_r15,
    unsigned int tx_r16,
    unsigned int tx_r17,
    unsigned int tx_r18,
    unsigned int loc_device,     //loc_device=0,bottom half region;loc_device=1,top half region
    string device_name
)
{
    int sx_bl = tx_bl * NUM_GRID_X;
    int sy_bl = ty_bl * NUM_GRID_Y;

    int sx,sy;
    sx = tx * NUM_GRID_X + 3;
    sy = (loc_device==0) ? rx * NUM_TILES_REGION * NUM_GRID_Y : (rx*NUM_TILES_REGION+MID_TILE_REGION+1)*NUM_GRID_Y;

    string strVar = device_name;

    string data,datan;
     if(rx==0)
    {
      data = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R6" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATA_L_1_R6" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R6" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R6" :
                           (tx<tx_l4)   ? "DATA_L_4_R6" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R6" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R6" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R6" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R6" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R6" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R6" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R6" : 
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATA_R_8_R6" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATA_R_9_R6" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATA_R_10_R6" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATA_R_11_R6" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATA_R_12_R6" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATA_R_13_R6" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATA_R_14_R6" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATA_R_15_R6" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATA_R_16_R6" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATA_R_17_R6" 
                                          : "DATA_R_18_R6";

      datan = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R6" :
              ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATAN_L_1_R6" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R6" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R6" :
                            (tx<tx_l4)   ? "DATAN_L_4_R6" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R6" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R6" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R6" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R6" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R6" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R6" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R6" : 
              ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATAN_R_8_R6" :
              ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATAN_R_9_R6" :
              ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATAN_R_10_R6" :
              ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATAN_R_11_R6" :
              ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATAN_R_12_R6" :
              ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATAN_R_13_R6" : 
              ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATAN_R_14_R6" :
              ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATAN_R_15_R6" :
              ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATAN_R_16_R6" : 
              ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATAN_R_17_R6" 
                                           : "DATAN_R_18_R6";


    }
    else if(rx==1)
    {
      data = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R5" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATA_L_1_R5" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R5" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R5" :
                           (tx<tx_l4)   ? "DATA_L_4_R5" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R5" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R5" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R5" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R5" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R5" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R5" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R5" : 
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATA_R_8_R5" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATA_R_9_R5" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATA_R_10_R5" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATA_R_11_R5" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATA_R_12_R5" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATA_R_13_R5" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATA_R_14_R5" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATA_R_15_R5" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATA_R_16_R5" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATA_R_17_R5" 
                                          : "DATA_R_18_R5";

      datan = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R5" :
              ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATAN_L_1_R5" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R5" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R5" :
                            (tx<tx_l4)   ? "DATAN_L_4_R5" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R5" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R5" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R5" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R5" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R5" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R5" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R5" : 
              ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATAN_R_8_R5" :
              ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATAN_R_9_R5" :
              ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATAN_R_10_R5" :
              ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATAN_R_11_R5" :
              ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATAN_R_12_R5" :
              ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATAN_R_13_R5" : 
              ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATAN_R_14_R5" :
              ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATAN_R_15_R5" :
              ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATAN_R_16_R5" : 
              ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATAN_R_17_R5" 
                                           : "DATAN_R_18_R5";
    }
    else if(rx==2)
    {
      data = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_R4" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_1_R4" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_2_R4" :
                           (tx<tx_l4)   ? "DATA_L_3_R4" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R4" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R4" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R4" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R4" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R4" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R4" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R4" :
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATA_R_8_R4" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATA_R_9_R4" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATA_R_10_R4" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATA_R_11_R4" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATA_R_12_R4" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATA_R_13_R4" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATA_R_14_R4" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATA_R_15_R4" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATA_R_16_R4" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATA_R_17_R4" 
                                          : "DATA_R_18_R4";

      datan = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_R4" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_1_R4" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_2_R4" :
                            (tx<tx_l4)   ? "DATAN_L_3_R4" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R4" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R4" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R4" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R4" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R4" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R4" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R4" :
              ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATAN_R_8_R4" :
              ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATAN_R_9_R4" :
              ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATAN_R_10_R4" :
              ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATAN_R_11_R4" :
              ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATAN_R_12_R4" :
              ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATAN_R_13_R4" : 
              ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATAN_R_14_R4" :
              ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATAN_R_15_R4" :
              ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATAN_R_16_R4" : 
              ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATAN_R_17_R4" 
                                           : "DATAN_R_18_R4";
    }
    else if(rx==3)
    {
      data = 
             ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_R3" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_1_R3" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_2_R3" :
                           (tx<tx_l4)   ? "DATA_L_3_R3" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R3" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R3" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R3" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R3" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R3" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R3" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R3" :
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATA_R_8_R3" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATA_R_9_R3" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATA_R_10_R3" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATA_R_11_R3" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATA_R_12_R3" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATA_R_13_R3" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATA_R_14_R3" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATA_R_15_R3" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATA_R_16_R3" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATA_R_17_R3" 
                                          : "DATA_R_18_R3";

      datan = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_R3" :
//              ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_L_1_R3" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_1_R3" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_2_R3" :
                            (tx<tx_l4)   ? "DATAN_L_3_R3" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R3" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R3" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R3" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R3" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R3" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R3" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R3" :
              ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATAN_R_8_R3" :
              ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATAN_R_9_R3" :
              ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATAN_R_10_R3" :
              ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATAN_R_11_R3" :
              ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATAN_R_12_R3" :
              ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATAN_R_13_R3" : 
              ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATAN_R_14_R3" :
              ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATAN_R_15_R3" :
              ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATAN_R_16_R3" : 
              ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATAN_R_17_R3" 
                                           : "DATAN_R_18_R3";
    }
    else if(rx==4)
    {
     data =  ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R2" :
             ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_L_1_R2" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R2" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R2" :
                           (tx<tx_l4)   ? "DATA_L_4_R2" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R2" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R2" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R2" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R2" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R2" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R2" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R2" :
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATA_R_8_R2" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATA_R_9_R2" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATA_R_10_R2" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATA_R_11_R2" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATA_R_12_R2" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATA_R_13_R2" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATA_R_14_R2" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATA_R_15_R2" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATA_R_16_R2" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATA_R_17_R2" 
                                          : "DATA_R_18_R2";

      datan = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R2" :
              ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_L_1_R2" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R2" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R2" :
                            (tx<tx_l4)   ? "DATAN_L_4_R2" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R2" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R2" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R2" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R2" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R2" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R2" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R2" :
              ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATAN_R_8_R2" :
              ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATAN_R_9_R2" :
              ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATAN_R_10_R2" :
              ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATAN_R_11_R2" :
              ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATAN_R_12_R2" :
              ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATAN_R_13_R2" : 
              ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATAN_R_14_R2" :
              ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATAN_R_15_R2" :
              ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATAN_R_16_R2" : 
              ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATAN_R_17_R2" 
                                           : "DATAN_R_18_R2";
    }
    else if(rx==5)
    {
     data =  ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R1" :
             ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_L_1_R1" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R1" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R1" :
                           (tx<tx_l4)   ? "DATA_L_4_R1" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R1" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R1" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R1" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R1" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R1" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R1" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R1" :
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATA_R_8_R1" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATA_R_9_R1" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATA_R_10_R1" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATA_R_11_R1" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATA_R_12_R1" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATA_R_13_R1" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATA_R_14_R1" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATA_R_15_R1" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATA_R_16_R1" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATA_R_17_R1" 
                                          : "DATA_R_18_R1";

      datan = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R1" :
              ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_L_1_R1" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R1" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R1" :
                            (tx<tx_l4)   ? "DATAN_L_4_R1" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R1" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R1" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R1" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R1" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R1" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R1" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R1" :
              ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATAN_R_8_R1" :
              ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATAN_R_9_R1" :
              ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATAN_R_10_R1" :
              ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATAN_R_11_R1" :
              ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATAN_R_12_R1" :
              ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATAN_R_13_R1" : 
              ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATAN_R_14_R1" :
              ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATAN_R_15_R1" :
              ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATAN_R_16_R1" : 
              ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATAN_R_17_R1" 
                                           : "DATAN_R_18_R1";
    }
    else
    {
     data =  ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R0" :
             ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_L_1_R0" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R0" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R0" :
                           (tx<tx_l4)   ? "DATA_L_4_R0" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R0" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R0" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R0" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R0" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R0" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R0" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R0" :
             ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATA_R_8_R0" :
             ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATA_R_9_R0" :
             ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATA_R_10_R0" :
             ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATA_R_11_R0" :
             ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATA_R_12_R0" :
             ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATA_R_13_R0" : 
             ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATA_R_14_R0" :
             ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATA_R_15_R0" :
             ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATA_R_16_R0" : 
             ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATA_R_17_R0" 
                                          : "DATA_R_18_R0";

      datan = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R0" :
              ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_L_1_R0" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R0" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R0" :
                            (tx<tx_l4)   ? "DATAN_L_4_R0" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R0" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R0" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R0" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R0" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R0" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R0" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R0" :
              ((tx>tx_r8)&&(tx<=tx_r9))  ? "DATAN_R_8_R0" :
              ((tx>tx_r9)&&(tx<=tx_r10))  ? "DATAN_R_9_R0" :
              ((tx>tx_r10)&&(tx<=tx_r11))  ? "DATAN_R_10_R0" :
              ((tx>tx_r11)&&(tx<=tx_r12))  ? "DATAN_R_11_R0" :
              ((tx>tx_r12)&&(tx<=tx_r13))  ? "DATAN_R_12_R0" :
              ((tx>tx_r13)&&(tx<=tx_r14))  ? "DATAN_R_13_R0" : 
              ((tx>tx_r14)&&(tx<=tx_r15))  ? "DATAN_R_14_R0" :
              ((tx>tx_r15)&&(tx<=tx_r16))  ? "DATAN_R_15_R0" :
              ((tx>tx_r16)&&(tx<=tx_r17))  ? "DATAN_R_16_R0" : 
              ((tx>tx_r17)&&(tx<=tx_r18))  ? "DATAN_R_17_R0" 
                                           : "DATAN_R_18_R0";
    }

    if(loc_device==0)
    {
      connect
        (   
          <pin DATA of <device *strVar @ [sx,sy]>>   => <wire *data[319:0] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy]>>  => <wire *datan[319:0] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
       
          <pin DATA of <device *strVar @ [sx,sy+5*NUM_GRID_Y]>>   => <wire *data[639:320] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+5*NUM_GRID_Y]>>  => <wire *datan[639:320] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+10*NUM_GRID_Y]>>   => <wire *data[959:640] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+10*NUM_GRID_Y]>>  => <wire *datan[959:640] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+15*NUM_GRID_Y]>>   => <wire *data[1279:960] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+15*NUM_GRID_Y]>>  => <wire *datan[1279:960] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,

          <pin DATA of <device *strVar @ [sx,sy+20*NUM_GRID_Y]>>   => <wire *data[1599:1280] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+20*NUM_GRID_Y]>>  => <wire *datan[1599:1280] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>
        );
    }
    else
    {
      connect
        (   
          <pin DATA of <device *strVar @ [sx,sy]>>   => <wire *data[1951:1632] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy]>>  => <wire *datan[1951:1632] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+5*NUM_GRID_Y]>>   => <wire *data[2271:1952] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+5*NUM_GRID_Y]>>  => <wire *datan[2271:1952] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
   
          <pin DATA of <device *strVar @ [sx,sy+10*NUM_GRID_Y]>>   => <wire *data[2591:2272] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+10*NUM_GRID_Y]>>  => <wire *datan[2591:2272] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+15*NUM_GRID_Y]>>   => <wire *data[2911:2592] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+15*NUM_GRID_Y]>>  => <wire *datan[2911:2592] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+20*NUM_GRID_Y]>>   => <wire *data[3231:2912] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+20*NUM_GRID_Y]>>  => <wire *datan[3231:2912] of <device CRAM_CTRL_330H_TILE @ [sx_bl,sy_bl]>>  
        );
    }

}//end of connect_drm_apm_bl_input
/********************************************************************************
********************************************************************************/
function connect_iob_gs
(
    string type_lr,
    unsigned int bank,
    unsigned int num_tile_x,

    unsigned int tx_cram_ctrl,
    unsigned int ty_cram_ctrl,

    unsigned int num_region,
    string device_iob,
    string device_cram_ctrl
)
{
    int tx,tx_iock;
    if(type_lr == "L")
    {
      tx = 0;
      tx_iock = 1;
    }
    else
    {
      tx = num_tile_x-1;
      tx_iock = num_tile_x-3;
    }
  
    int sx = tx * NUM_GRID_X;
  
    int rx = num_region/2 + 4 -bank;
    int sy_iob = rx * NUM_TILES_REGION * NUM_GRID_Y;
  
    string iob = device_iob;
    string bsmode1,bsmode2,bsmode3,gouten,shift,update,bsrrst,glogen,por_n;
  
    if(type_lr=="L")
    {
      bsmode1 = (rx==0) ? "BSRMODE1_OL_R6" : (rx==1) ? "BSRMODE1_OL_R5" : (rx==2) ? "BSRMODE1_OL_R4" : (rx==3) ? "BSRMODE1_OL_R3" : (rx==4) ? "BSRMODE1_OL_R2" : (rx==5) ? "BSRMODE1_OL_R1" : "BSRMODE1_OL_R0";
      bsmode2 = (rx==0) ? "BSRMODE2_OL_R6" : (rx==1) ? "BSRMODE2_OL_R5" : (rx==2) ? "BSRMODE2_OL_R4" : (rx==3) ? "BSRMODE2_OL_R3" : (rx==4) ? "BSRMODE2_OL_R2" : (rx==5) ? "BSRMODE2_OL_R1" : "BSRMODE2_OL_R0";
      bsmode3 = (rx==0) ? "BSRMODE3_OL_R6" : (rx==1) ? "BSRMODE3_OL_R5" : (rx==2) ? "BSRMODE3_OL_R4" : (rx==3) ? "BSRMODE3_OL_R3" : (rx==4) ? "BSRMODE3_OL_R2" : (rx==5) ? "BSRMODE3_OL_R1" : "BSRMODE3_OL_R0";
      gouten =  (rx==0) ? "GOUTEN_OL_R6" : (rx==1) ? "GOUTEN_OL_R5" : (rx==2) ? "GOUTEN_OL_R4" : (rx==3) ? "GOUTEN_OL_R3" :(rx==4) ? "GOUTEN_OL_R2" : (rx==5) ? "GOUTEN_OL_R1" :"GOUTEN_OL_R0";
      shift =   (rx==0) ? "BSRSHIFT_OL_R6" : (rx==1) ? "BSRSHIFT_OL_R5" : (rx==2) ? "BSRSHIFT_OL_R4" :(rx==3) ? "BSRSHIFT_OL_R3" : (rx==4) ? "BSRSHIFT_OL_R2" : (rx==5) ? "BSRSHIFT_OL_R1" : "BSRSHIFT_OL_R0";
      update =  (rx==0) ? "BSRUPDATE_OL_R6" : (rx==1) ? "BSRUPDATE_OL_R5" : (rx==2) ? "BSRUPDATE_OL_R4" : (rx==3) ? "BSRUPDATE_OL_R3" :(rx==4) ? "BSRUPDATE_OL_R2" :(rx==5) ? "BSRUPDATE_OL_R1" :"BSRUPDATE_OL_R0";
      bsrrst =  (rx==0) ? "BSRRST_OL_R6" : (rx==1) ? "BSRRST_OL_R5" : (rx==2) ? "BSRRST_OL_R4" : (rx==3) ? "BSRRST_OL_R3" : (rx==4) ? "BSRRST_OL_R2" : (rx==5) ? "BSRRST_OL_R1" : "BSRRST_OL_R0";
      glogen =  (rx==0) ? "GLOGEN_OL_R6[4]" : (rx==1) ? "GLOGEN_OL_R5[4]" : (rx==2) ? "GLOGEN_OL_R4[3]" : (rx==3) ? "GLOGEN_OL_R3[3]" :(rx==4) ? "GLOGEN_OL_R2[4]" :(rx==5) ? "GLOGEN_OL_R1[4]" :"GLOGEN_OL_R0[4]";
      por_n =  (rx==0) ? "POR_N_OL_R6[4]" : (rx==1) ? "POR_N_OL_R5[4]" : (rx==2) ? "POR_N_OL_R4[3]" :  (rx==3) ? "POR_N_OL_R3[3]" : (rx==4) ? "POR_N_OL_R2[4]" : (rx==5) ? "POR_N_OL_R1[4]" : "POR_N_OL_R0[4]";
    }
    else
    {
      bsmode1 = (rx==0) ? "BSRMODE1_OR_R6" : (rx==1) ? "BSRMODE1_OR_R5" : "BSRMODE1_OR_R4";
      bsmode2 = (rx==0) ? "BSRMODE2_OR_R6" : (rx==1) ? "BSRMODE2_OR_R5" : "BSRMODE2_OR_R4";
      bsmode3 = (rx==0) ? "BSRMODE3_OR_R6" : (rx==1) ? "BSRMODE3_OR_R5" : "BSRMODE3_OR_R4";
      gouten =  (rx==0) ? "GOUTEN_OR_R6" : (rx==1)? "GOUTEN_OR_R5" : "GOUTEN_OR_R4";
      shift =   (rx==0) ? "BSRSHIFT_OR_R6" : (rx==1) ? "BSRSHIFT_OR_R5" : "BSRSHIFT_OR_R4";
      update =  (rx==0) ? "BSRUPDATE_OR_R6" : (rx==1) ? "BSRUPDATE_OR_R5" : "BSRUPDATE_OR_R4";
      bsrrst =  (rx==0) ? "BSRRST_OR_R6" : (rx==1) ? "BSRRST_OR_R5" : "BSRRST_OR_R4"; 
      glogen =  (rx==0) ? "GLOGEN_OR_R6[7]" : (rx==1) ? "GLOGEN_OR_R5[7]" : "GLOGEN_OR_R4[7]";
      por_n =  (rx==2) ? "POR_N_OR_R1[7]" : "POR_N_OR_R2[7]" ;

    }
  
    int sx_cram = tx_cram_ctrl * NUM_GRID_X;
    int sy_cram = ty_cram_ctrl * NUM_GRID_X;
    string cram_ctrl = device_cram_ctrl;
    int sx_iock = tx_iock * NUM_GRID_X;
    int sy_iock = (rx * NUM_TILES_REGION+25) * NUM_GRID_Y;

    if(type_lr=="L")  
    {
    connect
      (
        <pin BSRMODE1 of <device *iob @ [sx,sy_iob]>>  => <wire *bsmode1 of <device *cram_ctrl @ [sx_cram,sy_cram]>>,
        <pin BSRMODE2 of <device *iob @ [sx,sy_iob]>>  => <wire *bsmode2 of <device *cram_ctrl @ [sx_cram,sy_cram]>>,
        <pin BSRMODE3 of <device *iob @ [sx,sy_iob]>>  => <wire *bsmode3 of <device *cram_ctrl @ [sx_cram,sy_cram]>>,
        <pin BSRRST of <device *iob @ [sx,sy_iob]>>    => <wire *bsrrst of <device *cram_ctrl @ [sx_cram,sy_cram]>>,
        <pin BSRSHIFT of <device *iob @ [sx,sy_iob]>>  => <wire *shift of <device *cram_ctrl @ [sx_cram,sy_cram]>>,
        <pin BSRUPDATE of <device *iob @ [sx,sy_iob]>> => <wire *update of <device *cram_ctrl @ [sx_cram,sy_cram]>>,
        <pin GOUTEN of <device *iob @ [sx,sy_iob]>>    => <wire GOUTEN_OUT of <device IOCK_TILE @ [sx_iock,sy_iock]>>,
        <pin POR_N of  <device *iob @ [sx,sy_iob]>>    => <wire POR_N_OUT of <device IOCK_TILE @ [sx_iock,sy_iock]>>,
        <pin GLOGEN of  <device *iob @ [sx,sy_iob]>>   => <wire GLOGEN_SRB of <device IOCK_TILE @ [sx_iock,sy_iock]>>
      );
    }
    else
    {
    connect
      (
        <pin BSRMODE1 of <device *iob @ [sx,sy_iob]>>  => <wire *bsmode1 of <device *cram_ctrl @ [sx_cram,sy_cram]>>,
        <pin BSRMODE2 of <device *iob @ [sx,sy_iob]>>  => <wire *bsmode2 of <device *cram_ctrl @ [sx_cram,sy_cram]>>,
        <pin BSRMODE3 of <device *iob @ [sx,sy_iob]>>  => <wire *bsmode3 of <device *cram_ctrl @ [sx_cram,sy_cram]>>,
        <pin BSRRST of <device *iob @ [sx,sy_iob]>>    => <wire *bsrrst of <device *cram_ctrl @ [sx_cram,sy_cram]>>,
        <pin BSRSHIFT of <device *iob @ [sx,sy_iob]>>  => <wire *shift of <device *cram_ctrl @ [sx_cram,sy_cram]>>,
        <pin BSRUPDATE of <device *iob @ [sx,sy_iob]>> => <wire *update of <device *cram_ctrl @ [sx_cram,sy_cram]>>,
        <pin GOUTEN of <device *iob @ [sx,sy_iob]>>    => <wire GOUTEN_OUT of <device IOCK_HP_TILE @ [sx_iock,sy_iock]>>,
        <pin POR_N of  <device *iob @ [sx,sy_iob]>>    => <wire POR_N_OUT of <device IOCK_HP_TILE @ [sx_iock,sy_iock]>>,
        <pin GLOGEN of  <device *iob @ [sx,sy_iob]>>   => <wire GLOGEN_SRB of <device IOCK_HP_TILE @ [sx_iock,sy_iock]>>
      );
     }


}
/***********************************************************************************************************************
************************************************************************************************************************/
function connect_hsst_bs_input
(
    unsigned int tx_hsst,
    unsigned int ty_hsst_d,
    unsigned int ty_hsst_u,

    unsigned int tx_ccs,
    unsigned int ty_ccs,

    unsigned int tx_cram_ctrl,
    unsigned int ty_cram_ctrl,

    unsigned int tx_esd,
    unsigned int ty_esd,

    string device_hsst,
    string device_cram_ctrl,
    string device_iob,
    string device_esd
)
{

    int sx_ccs = tx_ccs * NUM_GRID_X + 3;
    int sy_ccs = ty_ccs * NUM_GRID_Y;
    int sx_hsst = tx_hsst * NUM_GRID_X + 3;
    int sy_hsst_u = ty_hsst_u * NUM_GRID_Y;
    int sy_hsst_d = ty_hsst_d * NUM_GRID_Y;
    int sy_hsst_m1 = (ty_hsst_u - NUM_TILES_REGION) * NUM_GRID_Y;
    int sy_hsst_m2 = (ty_hsst_u - 2*NUM_TILES_REGION) * NUM_GRID_Y;
    int sx_cram = tx_cram_ctrl * NUM_GRID_X;
    int sy_cram = ty_cram_ctrl * NUM_GRID_Y;
    int sx_esd = tx_esd * NUM_GRID_X;
    int sy_esd = ty_esd * NUM_GRID_Y;

    string cram_ctrl = device_cram_ctrl;
    string hsst = device_hsst;
    string iob = device_iob;
    string esd = device_esd;

    int sx_iob_r = (NUM_TILE_X-1) * NUM_GRID_X;
    int sy_iob_ru = (ty_hsst_u -4 * NUM_TILES_REGION) * NUM_GRID_Y;
    int sy_iob_rd = (ty_hsst_d - NUM_TILES_REGION) * NUM_GRID_Y;
    int sx_iob_l = 0;
    int sy_iob_lu = (NUM_REGION - 1) * NUM_TILES_REGION * NUM_GRID_Y;
    int sy_iob_ld = 0;
    int sy_iob_l5 = 2*NUM_TILES_REGION * NUM_GRID_Y;
    int sy_iob_l6 = NUM_TILES_REGION * NUM_GRID_Y;


    connect
      (


        <pin CLOCKDR of <device *hsst @[sx_hsst,sy_hsst_d]>>            => <wire TCK_OUT of <device IOBHP_TILE @[sx_iob_r,sy_iob_ru]>>,
        <pin CLOCKDR of <device *hsst @[sx_hsst,sy_hsst_m2]>>            => <wire CLOCKDR_OUT of <device *hsst @[sx_hsst,sy_hsst_d]>>,
        <pin CLOCKDR of <device *hsst @[sx_hsst,sy_hsst_m1]>>            => <wire CLOCKDR_OUT of <device *hsst @[sx_hsst,sy_hsst_m2]>>,
        <pin CLOCKDR of <device *hsst @[sx_hsst,sy_hsst_u]>>            => <wire CLOCKDR_OUT of <device *hsst @[sx_hsst,sy_hsst_m1]>>,

        <pin TDO_BSCAN_IO of <device CCS_330H_TILE @[sx_ccs,sy_ccs]>>        => <wire TDO[0] of <device *iob @[sx_iob_l,sy_iob_l6]>>,
        <pin CLOCKDR_IN of <device CCS_330H_TILE @[sx_ccs,sy_ccs]>>          => <wire TCK_OUT of <device *iob @[sx_iob_l,sy_iob_l5]>>,


        <pin TDI_BSCAN of <device *hsst @[sx_hsst,sy_hsst_u]>>          => <wire TDO_T of <device *esd @[sx_esd,sy_esd]>>,
        <pin TDI_BSCAN of <device *hsst @[sx_hsst,sy_hsst_m1]>>          => <wire TDO_BSCAN of <device *hsst @[sx_hsst,sy_hsst_u]>>,
        <pin TDI_BSCAN of <device *hsst @[sx_hsst,sy_hsst_m2]>>          => <wire TDO_BSCAN of <device *hsst @[sx_hsst,sy_hsst_m1]>>,
        <pin TDI_BSCAN of <device *hsst @[sx_hsst,sy_hsst_d]>>          => <wire TDO_BSCAN of <device *hsst @[sx_hsst,sy_hsst_m2]>>



//changed by wangjun 20200504 

//        <pin CLOCKDR of <device *hsst @[sx_hsst,sy_hsst_d]>>            => <wire TCK_OUT_B of <device *esd @[sx_esd,sy_esd]>>,
//        <pin CLOCKDR of <device *hsst @[sx_hsst,sy_hsst_u]>>            => <wire TCK_OUT of <device *iob @[sx_iob_r,sy_iob_ru]>>,

//        <pin TDO_BSCAN_IO of <device CCS_330H_TILE @[sx_ccs,sy_ccs]>>        => <wire TDO[0] of <device *iob @[sx_iob_l,sy_iob_ld]>>,
//        <pin CLOCKDR_IN of <device CCS_330H_TILE @[sx_ccs,sy_ccs]>>          => <wire TCK_OUT of <device *iob @[sx_iob_l,sy_iob_l5]>>,

//        <pin TDI_BSCAN of <device *hsst @[sx_hsst,sy_hsst_u]>>          => <wire TDO_T of <device *esd @[sx_esd,sy_esd]>>,
//        <pin TDI_BSCAN of <device *hsst @[sx_hsst,sy_hsst_d]>>          => <wire TDO[49] of <device *iob @[sx_iob_r,sy_iob_rd]>>
//
      );


    connect
      (
        <pin BS_MEMINIT of <device *hsst @[sx_hsst,sy_hsst_d]>>         => <wire MEM_INIT_OR_R3 of <device *cram_ctrl @ [sx_cram,sy_cram]>>,
        <pin BS_AC_TS of <device *hsst @[sx_hsst,sy_hsst_d]>>           => <wire AC_TEST_OR_R3 of <device *cram_ctrl @ [sx_cram,sy_cram]>>,
        <pin BS_ACMODE of <device *hsst @[sx_hsst,sy_hsst_d]>>          => <wire AC_MODE_OR_R3 of <device *cram_ctrl @ [sx_cram,sy_cram]>>,

        <pin BS_MEMINIT of <device *hsst @[sx_hsst,sy_hsst_m2]>>         => <wire MEM_INIT_OR_R2 of <device *cram_ctrl @ [sx_cram,sy_cram]>>,
        <pin BS_AC_TS of <device *hsst @[sx_hsst,sy_hsst_m2]>>           => <wire AC_TEST_OR_R2 of <device *cram_ctrl @ [sx_cram,sy_cram]>>,
        <pin BS_ACMODE of <device *hsst @[sx_hsst,sy_hsst_m2]>>          => <wire AC_MODE_OR_R2 of <device *cram_ctrl @ [sx_cram,sy_cram]>>,
        
        <pin BS_MEMINIT of <device *hsst @[sx_hsst,sy_hsst_m1]>>         => <wire MEM_INIT_OR_R1 of <device *cram_ctrl @ [sx_cram,sy_cram]>>,
        <pin BS_AC_TS of <device *hsst @[sx_hsst,sy_hsst_m1]>>           => <wire AC_TEST_OR_R1 of <device *cram_ctrl @ [sx_cram,sy_cram]>>,
        <pin BS_ACMODE of <device *hsst @[sx_hsst,sy_hsst_m1]>>          => <wire AC_MODE_OR_R1 of <device *cram_ctrl @ [sx_cram,sy_cram]>>,
        
        <pin BS_MEMINIT of <device *hsst @[sx_hsst,sy_hsst_u]>>         => <wire MEM_INIT_OR_R0 of <device *cram_ctrl @ [sx_cram,sy_cram]>>,
        <pin BS_AC_TS of <device *hsst @[sx_hsst,sy_hsst_u]>>           => <wire AC_TEST_OR_R0 of <device *cram_ctrl @ [sx_cram,sy_cram]>>,
        <pin BS_ACMODE of <device *hsst @[sx_hsst,sy_hsst_u]>>          => <wire AC_MODE_OR_R0 of <device *cram_ctrl @ [sx_cram,sy_cram]>>,

        <pin JRST of <device *hsst @[sx_hsst,sy_hsst_d]>>      => <wire BSRRST_OR_R3 of <device *cram_ctrl @ [sx_cram,sy_cram]>>,
        <pin SHIFTDR of <device *hsst @[sx_hsst,sy_hsst_d]>>   => <wire BSRSHIFT_OR_R3 of <device *cram_ctrl @ [sx_cram,sy_cram]>>,
        <pin UPDATEDR of <device *hsst @[sx_hsst,sy_hsst_d]>>  => <wire BSRUPDATE_OR_R3 of <device *cram_ctrl @ [sx_cram,sy_cram]>>,
        <pin MODE_1 of <device *hsst @[sx_hsst,sy_hsst_d]>>    => <wire BSRMODE1_OR_R3 of <device *cram_ctrl @ [sx_cram,sy_cram]>>,
        
        <pin JRST of <device *hsst @[sx_hsst,sy_hsst_m2]>>      => <wire BSRRST_OR_R2 of <device *cram_ctrl @ [sx_cram,sy_cram]>>,
        <pin SHIFTDR of <device *hsst @[sx_hsst,sy_hsst_m2]>>   => <wire BSRSHIFT_OR_R2 of <device *cram_ctrl @ [sx_cram,sy_cram]>>,
        <pin UPDATEDR of <device *hsst @[sx_hsst,sy_hsst_m2]>>  => <wire BSRUPDATE_OR_R2 of <device *cram_ctrl @ [sx_cram,sy_cram]>>,
        <pin MODE_1 of <device *hsst @[sx_hsst,sy_hsst_m2]>>    => <wire BSRMODE1_OR_R2 of <device *cram_ctrl @ [sx_cram,sy_cram]>>,
        
        <pin JRST of <device *hsst @[sx_hsst,sy_hsst_m1]>>      => <wire BSRRST_OR_R1 of <device *cram_ctrl @ [sx_cram,sy_cram]>>,
        <pin SHIFTDR of <device *hsst @[sx_hsst,sy_hsst_m1]>>   => <wire BSRSHIFT_OR_R1 of <device *cram_ctrl @ [sx_cram,sy_cram]>>,
        <pin UPDATEDR of <device *hsst @[sx_hsst,sy_hsst_m1]>>  => <wire BSRUPDATE_OR_R1 of <device *cram_ctrl @ [sx_cram,sy_cram]>>,
        <pin MODE_1 of <device *hsst @[sx_hsst,sy_hsst_m1]>>    => <wire BSRMODE1_OR_R1 of <device *cram_ctrl @ [sx_cram,sy_cram]>>,

        <pin JRST of <device *hsst @[sx_hsst,sy_hsst_u]>>      => <wire BSRRST_OR_R0 of <device *cram_ctrl @ [sx_cram,sy_cram]>>,
        <pin SHIFTDR of <device *hsst @[sx_hsst,sy_hsst_u]>>  => <wire BSRSHIFT_OR_R0 of <device *cram_ctrl @ [sx_cram,sy_cram]>>,
        <pin UPDATEDR of <device *hsst @[sx_hsst,sy_hsst_u]>> => <wire BSRUPDATE_OR_R0 of <device *cram_ctrl @ [sx_cram,sy_cram]>>,
        <pin MODE_1 of <device *hsst @[sx_hsst,sy_hsst_u]>>    => <wire BSRMODE1_OR_R0 of <device *cram_ctrl @ [sx_cram,sy_cram]>>
      );

}//end of function connect_hsst_gs_input
/********************************************************************************
********************************************************************************/
function connect_pll_iconst_input
(
    unsigned int rx,
    unsigned int tx_pll,
    string device_iob
)
{
    int sx_pll = tx_pll * NUM_GRID_X;
    int sx_iob = (tx_pll==1) ? 0 : (tx_pll+1)*NUM_GRID_X;
    int sy_iob = (rx*NUM_TILES_REGION) * NUM_GRID_Y;
    int sy_gpll = (rx*NUM_TILES_REGION + 26) * NUM_GRID_Y;
    int sy_ppll = (rx*NUM_TILES_REGION) * NUM_GRID_Y;
    string iob = device_iob;


    connect
      (   
        <pin IREF0_10U of <device GPLL_330H_TILE @ [sx_pll,sy_gpll]>>   => <wire ICONST10U_DDR[0] of <device *iob @ [sx_iob,sy_iob]>>,
        <pin IREF1_10U of <device GPLL_330H_TILE @ [sx_pll,sy_gpll]>>   => <wire ICONST10U_DDR[1] of <device *iob @ [sx_iob,sy_iob]>>,

        <pin IREF0_10U of <device PPLL_330H_TILE @ [sx_pll,sy_ppll]>>   => <wire ICONST10U_DDR[2] of <device *iob @ [sx_iob,sy_iob]>>,
        <pin IREF1_10U of <device PPLL_330H_TILE @ [sx_pll,sy_ppll]>>   => <wire ICONST10U_DDR[3] of <device *iob @ [sx_iob,sy_iob]>>
 
      );


}//end of connect_pll_wl_input

/********************************************************************************
********************************************************************************/
function connect_pll_hp_iconst_input
(
    unsigned int rx,
    unsigned int tx_pll,
    string device_iob
)
{
    int sx_pll = tx_pll * NUM_GRID_X;
    int sx_iob = (tx_pll==1) ? 0 : (tx_pll+1)*NUM_GRID_X;
    int sy_iob = (rx*NUM_TILES_REGION) * NUM_GRID_Y;
    int sy_gpll = (rx*NUM_TILES_REGION + 26) * NUM_GRID_Y;
    int sy_ppll = (rx*NUM_TILES_REGION) * NUM_GRID_Y;
    string iob = device_iob;


    connect
      (   
        <pin IREF0_10U of <device GPLL_HP_TILE @ [sx_pll,sy_gpll]>>   => <wire ICONST10U_DDR[0] of <device *iob @ [sx_iob,sy_iob]>>,
        <pin IREF1_10U of <device GPLL_HP_TILE @ [sx_pll,sy_gpll]>>   => <wire ICONST10U_DDR[1] of <device *iob @ [sx_iob,sy_iob]>>,

        <pin IREF0_10U of <device PPLL_HP_TILE @ [sx_pll,sy_ppll]>>   => <wire ICONST10U_DDR[2] of <device *iob @ [sx_iob,sy_iob]>>,
        <pin IREF1_10U of <device PPLL_HP_TILE @ [sx_pll,sy_ppll]>>   => <wire ICONST10U_DDR[3] of <device *iob @ [sx_iob,sy_iob]>>
 
      );
}//end of connect_pll_hp_wl_input


/********************************************************************************
********************************************************************************/

}; // end of package pg2t330h_funcs_connect_wl_bl
