
*** Running vivado
    with args -log mb1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mb1_wrapper.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source mb1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
Command: synth_design -top mb1_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17616
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1234.875 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mb1_wrapper' [c:/Xilinx/Vivado/2021.1/myDev/project2/project2.gen/sources_1/bd/mb1/hdl/mb1_wrapper.vhd:24]
INFO: [Synth 8-3491] module 'mb1' declared at 'c:/Xilinx/Vivado/2021.1/myDev/project2/project2.gen/sources_1/bd/mb1/synth/mb1.vhd:1583' bound to instance 'mb1_i' of component 'mb1' [c:/Xilinx/Vivado/2021.1/myDev/project2/project2.gen/sources_1/bd/mb1/hdl/mb1_wrapper.vhd:35]
INFO: [Synth 8-638] synthesizing module 'mb1' [c:/Xilinx/Vivado/2021.1/myDev/project2/project2.gen/sources_1/bd/mb1/synth/mb1.vhd:1597]
INFO: [Synth 8-3491] module 'mb1_axi_gpio_0_0' declared at 'C:/Xilinx/Vivado/2021.1/myDev/project2/project2.runs/synth_1/.Xil/Vivado-14440-DESKTOP-9PMV8VL/realtime/mb1_axi_gpio_0_0_stub.vhdl:5' bound to instance 'axi_gpio_0' of component 'mb1_axi_gpio_0_0' [c:/Xilinx/Vivado/2021.1/myDev/project2/project2.gen/sources_1/bd/mb1/synth/mb1.vhd:1917]
INFO: [Synth 8-638] synthesizing module 'mb1_axi_gpio_0_0' [C:/Xilinx/Vivado/2021.1/myDev/project2/project2.runs/synth_1/.Xil/Vivado-14440-DESKTOP-9PMV8VL/realtime/mb1_axi_gpio_0_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'mb1_axi_uartlite_0_0' declared at 'C:/Xilinx/Vivado/2021.1/myDev/project2/project2.runs/synth_1/.Xil/Vivado-14440-DESKTOP-9PMV8VL/realtime/mb1_axi_uartlite_0_0_stub.vhdl:5' bound to instance 'axi_uartlite_0' of component 'mb1_axi_uartlite_0_0' [c:/Xilinx/Vivado/2021.1/myDev/project2/project2.gen/sources_1/bd/mb1/synth/mb1.vhd:1940]
INFO: [Synth 8-638] synthesizing module 'mb1_axi_uartlite_0_0' [C:/Xilinx/Vivado/2021.1/myDev/project2/project2.runs/synth_1/.Xil/Vivado-14440-DESKTOP-9PMV8VL/realtime/mb1_axi_uartlite_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'mb1_clk_wiz_1_0' declared at 'C:/Xilinx/Vivado/2021.1/myDev/project2/project2.runs/synth_1/.Xil/Vivado-14440-DESKTOP-9PMV8VL/realtime/mb1_clk_wiz_1_0_stub.vhdl:5' bound to instance 'clk_wiz_1' of component 'mb1_clk_wiz_1_0' [c:/Xilinx/Vivado/2021.1/myDev/project2/project2.gen/sources_1/bd/mb1/synth/mb1.vhd:1965]
INFO: [Synth 8-638] synthesizing module 'mb1_clk_wiz_1_0' [C:/Xilinx/Vivado/2021.1/myDev/project2/project2.runs/synth_1/.Xil/Vivado-14440-DESKTOP-9PMV8VL/realtime/mb1_clk_wiz_1_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'mb1_mdm_1_0' declared at 'C:/Xilinx/Vivado/2021.1/myDev/project2/project2.runs/synth_1/.Xil/Vivado-14440-DESKTOP-9PMV8VL/realtime/mb1_mdm_1_0_stub.vhdl:5' bound to instance 'mdm_1' of component 'mb1_mdm_1_0' [c:/Xilinx/Vivado/2021.1/myDev/project2/project2.gen/sources_1/bd/mb1/synth/mb1.vhd:1972]
INFO: [Synth 8-638] synthesizing module 'mb1_mdm_1_0' [C:/Xilinx/Vivado/2021.1/myDev/project2/project2.runs/synth_1/.Xil/Vivado-14440-DESKTOP-9PMV8VL/realtime/mb1_mdm_1_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'mb1_microblaze_0_0' declared at 'C:/Xilinx/Vivado/2021.1/myDev/project2/project2.runs/synth_1/.Xil/Vivado-14440-DESKTOP-9PMV8VL/realtime/mb1_microblaze_0_0_stub.vhdl:5' bound to instance 'microblaze_0' of component 'mb1_microblaze_0_0' [c:/Xilinx/Vivado/2021.1/myDev/project2/project2.gen/sources_1/bd/mb1/synth/mb1.vhd:1985]
INFO: [Synth 8-638] synthesizing module 'mb1_microblaze_0_0' [C:/Xilinx/Vivado/2021.1/myDev/project2/project2.runs/synth_1/.Xil/Vivado-14440-DESKTOP-9PMV8VL/realtime/mb1_microblaze_0_0_stub.vhdl:63]
INFO: [Synth 8-3491] module 'mb1_microblaze_0_axi_intc_0' declared at 'C:/Xilinx/Vivado/2021.1/myDev/project2/project2.runs/synth_1/.Xil/Vivado-14440-DESKTOP-9PMV8VL/realtime/mb1_microblaze_0_axi_intc_0_stub.vhdl:5' bound to instance 'microblaze_0_axi_intc' of component 'mb1_microblaze_0_axi_intc_0' [c:/Xilinx/Vivado/2021.1/myDev/project2/project2.gen/sources_1/bd/mb1/synth/mb1.vhd:2071]
INFO: [Synth 8-638] synthesizing module 'mb1_microblaze_0_axi_intc_0' [C:/Xilinx/Vivado/2021.1/myDev/project2/project2.runs/synth_1/.Xil/Vivado-14440-DESKTOP-9PMV8VL/realtime/mb1_microblaze_0_axi_intc_0_stub.vhdl:36]
INFO: [Synth 8-638] synthesizing module 'mb1_microblaze_0_axi_periph_0' [c:/Xilinx/Vivado/2021.1/myDev/project2/project2.gen/sources_1/bd/mb1/synth/mb1.vhd:1071]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_144M1KY' [c:/Xilinx/Vivado/2021.1/myDev/project2/project2.gen/sources_1/bd/mb1/synth/mb1.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_144M1KY' (1#1) [c:/Xilinx/Vivado/2021.1/myDev/project2/project2.gen/sources_1/bd/mb1/synth/mb1.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_LDHFYF' [c:/Xilinx/Vivado/2021.1/myDev/project2/project2.gen/sources_1/bd/mb1/synth/mb1.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_LDHFYF' (2#1) [c:/Xilinx/Vivado/2021.1/myDev/project2/project2.gen/sources_1/bd/mb1/synth/mb1.vhd:158]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1USWZPL' [c:/Xilinx/Vivado/2021.1/myDev/project2/project2.gen/sources_1/bd/mb1/synth/mb1.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1USWZPL' (3#1) [c:/Xilinx/Vivado/2021.1/myDev/project2/project2.gen/sources_1/bd/mb1/synth/mb1.vhd:259]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_FYWRSO' [c:/Xilinx/Vivado/2021.1/myDev/project2/project2.gen/sources_1/bd/mb1/synth/mb1.vhd:922]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_FYWRSO' (4#1) [c:/Xilinx/Vivado/2021.1/myDev/project2/project2.gen/sources_1/bd/mb1/synth/mb1.vhd:922]
INFO: [Synth 8-3491] module 'mb1_xbar_0' declared at 'C:/Xilinx/Vivado/2021.1/myDev/project2/project2.runs/synth_1/.Xil/Vivado-14440-DESKTOP-9PMV8VL/realtime/mb1_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'mb1_xbar_0' [c:/Xilinx/Vivado/2021.1/myDev/project2/project2.gen/sources_1/bd/mb1/synth/mb1.vhd:1501]
INFO: [Synth 8-638] synthesizing module 'mb1_xbar_0' [C:/Xilinx/Vivado/2021.1/myDev/project2/project2.runs/synth_1/.Xil/Vivado-14440-DESKTOP-9PMV8VL/realtime/mb1_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'mb1_microblaze_0_axi_periph_0' (5#1) [c:/Xilinx/Vivado/2021.1/myDev/project2/project2.gen/sources_1/bd/mb1/synth/mb1.vhd:1071]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_XG4B8G' [c:/Xilinx/Vivado/2021.1/myDev/project2/project2.gen/sources_1/bd/mb1/synth/mb1.vhd:343]
INFO: [Synth 8-3491] module 'mb1_dlmb_bram_if_cntlr_0' declared at 'C:/Xilinx/Vivado/2021.1/myDev/project2/project2.runs/synth_1/.Xil/Vivado-14440-DESKTOP-9PMV8VL/realtime/mb1_dlmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'dlmb_bram_if_cntlr' of component 'mb1_dlmb_bram_if_cntlr_0' [c:/Xilinx/Vivado/2021.1/myDev/project2/project2.gen/sources_1/bd/mb1/synth/mb1.vhd:557]
INFO: [Synth 8-638] synthesizing module 'mb1_dlmb_bram_if_cntlr_0' [C:/Xilinx/Vivado/2021.1/myDev/project2/project2.runs/synth_1/.Xil/Vivado-14440-DESKTOP-9PMV8VL/realtime/mb1_dlmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'mb1_dlmb_v10_0' declared at 'C:/Xilinx/Vivado/2021.1/myDev/project2/project2.runs/synth_1/.Xil/Vivado-14440-DESKTOP-9PMV8VL/realtime/mb1_dlmb_v10_0_stub.vhdl:5' bound to instance 'dlmb_v10' of component 'mb1_dlmb_v10_0' [c:/Xilinx/Vivado/2021.1/myDev/project2/project2.gen/sources_1/bd/mb1/synth/mb1.vhd:611]
INFO: [Synth 8-638] synthesizing module 'mb1_dlmb_v10_0' [C:/Xilinx/Vivado/2021.1/myDev/project2/project2.runs/synth_1/.Xil/Vivado-14440-DESKTOP-9PMV8VL/realtime/mb1_dlmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'mb1_ilmb_bram_if_cntlr_0' declared at 'C:/Xilinx/Vivado/2021.1/myDev/project2/project2.runs/synth_1/.Xil/Vivado-14440-DESKTOP-9PMV8VL/realtime/mb1_ilmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'ilmb_bram_if_cntlr' of component 'mb1_ilmb_bram_if_cntlr_0' [c:/Xilinx/Vivado/2021.1/myDev/project2/project2.gen/sources_1/bd/mb1/synth/mb1.vhd:639]
INFO: [Synth 8-638] synthesizing module 'mb1_ilmb_bram_if_cntlr_0' [C:/Xilinx/Vivado/2021.1/myDev/project2/project2.runs/synth_1/.Xil/Vivado-14440-DESKTOP-9PMV8VL/realtime/mb1_ilmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'mb1_ilmb_v10_0' declared at 'C:/Xilinx/Vivado/2021.1/myDev/project2/project2.runs/synth_1/.Xil/Vivado-14440-DESKTOP-9PMV8VL/realtime/mb1_ilmb_v10_0_stub.vhdl:5' bound to instance 'ilmb_v10' of component 'mb1_ilmb_v10_0' [c:/Xilinx/Vivado/2021.1/myDev/project2/project2.gen/sources_1/bd/mb1/synth/mb1.vhd:693]
INFO: [Synth 8-638] synthesizing module 'mb1_ilmb_v10_0' [C:/Xilinx/Vivado/2021.1/myDev/project2/project2.runs/synth_1/.Xil/Vivado-14440-DESKTOP-9PMV8VL/realtime/mb1_ilmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'mb1_lmb_bram_0' declared at 'C:/Xilinx/Vivado/2021.1/myDev/project2/project2.runs/synth_1/.Xil/Vivado-14440-DESKTOP-9PMV8VL/realtime/mb1_lmb_bram_0_stub.vhdl:5' bound to instance 'lmb_bram' of component 'mb1_lmb_bram_0' [c:/Xilinx/Vivado/2021.1/myDev/project2/project2.gen/sources_1/bd/mb1/synth/mb1.vhd:721]
INFO: [Synth 8-638] synthesizing module 'mb1_lmb_bram_0' [C:/Xilinx/Vivado/2021.1/myDev/project2/project2.runs/synth_1/.Xil/Vivado-14440-DESKTOP-9PMV8VL/realtime/mb1_lmb_bram_0_stub.vhdl:27]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_XG4B8G' (6#1) [c:/Xilinx/Vivado/2021.1/myDev/project2/project2.gen/sources_1/bd/mb1/synth/mb1.vhd:343]
INFO: [Synth 8-3491] module 'mb1_microblaze_0_xlconcat_0' declared at 'c:/Xilinx/Vivado/2021.1/myDev/project2/project2.gen/sources_1/bd/mb1/ip/mb1_microblaze_0_xlconcat_0/synth/mb1_microblaze_0_xlconcat_0.v:60' bound to instance 'microblaze_0_xlconcat' of component 'mb1_microblaze_0_xlconcat_0' [c:/Xilinx/Vivado/2021.1/myDev/project2/project2.gen/sources_1/bd/mb1/synth/mb1.vhd:2207]
INFO: [Synth 8-6157] synthesizing module 'mb1_microblaze_0_xlconcat_0' [c:/Xilinx/Vivado/2021.1/myDev/project2/project2.gen/sources_1/bd/mb1/ip/mb1_microblaze_0_xlconcat_0/synth/mb1_microblaze_0_xlconcat_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [c:/Xilinx/Vivado/2021.1/myDev/project2/project2.gen/sources_1/bd/mb1/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (7#1) [c:/Xilinx/Vivado/2021.1/myDev/project2/project2.gen/sources_1/bd/mb1/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'mb1_microblaze_0_xlconcat_0' (8#1) [c:/Xilinx/Vivado/2021.1/myDev/project2/project2.gen/sources_1/bd/mb1/ip/mb1_microblaze_0_xlconcat_0/synth/mb1_microblaze_0_xlconcat_0.v:60]
INFO: [Synth 8-3491] module 'mb1_rst_clk_wiz_1_100M_0' declared at 'C:/Xilinx/Vivado/2021.1/myDev/project2/project2.runs/synth_1/.Xil/Vivado-14440-DESKTOP-9PMV8VL/realtime/mb1_rst_clk_wiz_1_100M_0_stub.vhdl:5' bound to instance 'rst_clk_wiz_1_100M' of component 'mb1_rst_clk_wiz_1_100M_0' [c:/Xilinx/Vivado/2021.1/myDev/project2/project2.gen/sources_1/bd/mb1/synth/mb1.vhd:2213]
INFO: [Synth 8-638] synthesizing module 'mb1_rst_clk_wiz_1_100M_0' [C:/Xilinx/Vivado/2021.1/myDev/project2/project2.runs/synth_1/.Xil/Vivado-14440-DESKTOP-9PMV8VL/realtime/mb1_rst_clk_wiz_1_100M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'mb1_xlconstant_0_0' declared at 'c:/Xilinx/Vivado/2021.1/myDev/project2/project2.gen/sources_1/bd/mb1/ip/mb1_xlconstant_0_0/synth/mb1_xlconstant_0_0.v:57' bound to instance 'xlconstant_0' of component 'mb1_xlconstant_0_0' [c:/Xilinx/Vivado/2021.1/myDev/project2/project2.gen/sources_1/bd/mb1/synth/mb1.vhd:2226]
INFO: [Synth 8-6157] synthesizing module 'mb1_xlconstant_0_0' [c:/Xilinx/Vivado/2021.1/myDev/project2/project2.gen/sources_1/bd/mb1/ip/mb1_xlconstant_0_0/synth/mb1_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [c:/Xilinx/Vivado/2021.1/myDev/project2/project2.gen/sources_1/bd/mb1/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (9#1) [c:/Xilinx/Vivado/2021.1/myDev/project2/project2.gen/sources_1/bd/mb1/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mb1_xlconstant_0_0' (10#1) [c:/Xilinx/Vivado/2021.1/myDev/project2/project2.gen/sources_1/bd/mb1/ip/mb1_xlconstant_0_0/synth/mb1_xlconstant_0_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'mb1' (11#1) [c:/Xilinx/Vivado/2021.1/myDev/project2/project2.gen/sources_1/bd/mb1/synth/mb1.vhd:1597]
INFO: [Synth 8-256] done synthesizing module 'mb1_wrapper' (12#1) [c:/Xilinx/Vivado/2021.1/myDev/project2/project2.gen/sources_1/bd/mb1/hdl/mb1_wrapper.vhd:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1234.875 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1234.875 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1234.875 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1234.875 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Xilinx/Vivado/2021.1/myDev/project2/project2.gen/sources_1/bd/mb1/ip/mb1_microblaze_0_0/mb1_microblaze_0_0/mb1_microblaze_0_0_in_context.xdc] for cell 'mb1_i/microblaze_0'
Finished Parsing XDC File [c:/Xilinx/Vivado/2021.1/myDev/project2/project2.gen/sources_1/bd/mb1/ip/mb1_microblaze_0_0/mb1_microblaze_0_0/mb1_microblaze_0_0_in_context.xdc] for cell 'mb1_i/microblaze_0'
Parsing XDC File [c:/Xilinx/Vivado/2021.1/myDev/project2/project2.gen/sources_1/bd/mb1/ip/mb1_dlmb_v10_0/mb1_dlmb_v10_0/mb1_dlmb_v10_0_in_context.xdc] for cell 'mb1_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Xilinx/Vivado/2021.1/myDev/project2/project2.gen/sources_1/bd/mb1/ip/mb1_dlmb_v10_0/mb1_dlmb_v10_0/mb1_dlmb_v10_0_in_context.xdc] for cell 'mb1_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Xilinx/Vivado/2021.1/myDev/project2/project2.gen/sources_1/bd/mb1/ip/mb1_ilmb_v10_0/mb1_ilmb_v10_0/mb1_dlmb_v10_0_in_context.xdc] for cell 'mb1_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Xilinx/Vivado/2021.1/myDev/project2/project2.gen/sources_1/bd/mb1/ip/mb1_ilmb_v10_0/mb1_ilmb_v10_0/mb1_dlmb_v10_0_in_context.xdc] for cell 'mb1_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Xilinx/Vivado/2021.1/myDev/project2/project2.gen/sources_1/bd/mb1/ip/mb1_dlmb_bram_if_cntlr_0/mb1_dlmb_bram_if_cntlr_0/mb1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Xilinx/Vivado/2021.1/myDev/project2/project2.gen/sources_1/bd/mb1/ip/mb1_dlmb_bram_if_cntlr_0/mb1_dlmb_bram_if_cntlr_0/mb1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Xilinx/Vivado/2021.1/myDev/project2/project2.gen/sources_1/bd/mb1/ip/mb1_ilmb_bram_if_cntlr_0/mb1_ilmb_bram_if_cntlr_0/mb1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Xilinx/Vivado/2021.1/myDev/project2/project2.gen/sources_1/bd/mb1/ip/mb1_ilmb_bram_if_cntlr_0/mb1_ilmb_bram_if_cntlr_0/mb1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Xilinx/Vivado/2021.1/myDev/project2/project2.gen/sources_1/bd/mb1/ip/mb1_lmb_bram_0/mb1_lmb_bram_0/mb1_lmb_bram_0_in_context.xdc] for cell 'mb1_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Xilinx/Vivado/2021.1/myDev/project2/project2.gen/sources_1/bd/mb1/ip/mb1_lmb_bram_0/mb1_lmb_bram_0/mb1_lmb_bram_0_in_context.xdc] for cell 'mb1_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/Xilinx/Vivado/2021.1/myDev/project2/project2.gen/sources_1/bd/mb1/ip/mb1_xbar_0/mb1_xbar_0/mb1_xbar_0_in_context.xdc] for cell 'mb1_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Xilinx/Vivado/2021.1/myDev/project2/project2.gen/sources_1/bd/mb1/ip/mb1_xbar_0/mb1_xbar_0/mb1_xbar_0_in_context.xdc] for cell 'mb1_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Xilinx/Vivado/2021.1/myDev/project2/project2.gen/sources_1/bd/mb1/ip/mb1_microblaze_0_axi_intc_0/mb1_microblaze_0_axi_intc_0/mb1_microblaze_0_axi_intc_0_in_context.xdc] for cell 'mb1_i/microblaze_0_axi_intc'
Finished Parsing XDC File [c:/Xilinx/Vivado/2021.1/myDev/project2/project2.gen/sources_1/bd/mb1/ip/mb1_microblaze_0_axi_intc_0/mb1_microblaze_0_axi_intc_0/mb1_microblaze_0_axi_intc_0_in_context.xdc] for cell 'mb1_i/microblaze_0_axi_intc'
Parsing XDC File [c:/Xilinx/Vivado/2021.1/myDev/project2/project2.gen/sources_1/bd/mb1/ip/mb1_mdm_1_0/mb1_mdm_1_0/mb1_mdm_1_0_in_context.xdc] for cell 'mb1_i/mdm_1'
Finished Parsing XDC File [c:/Xilinx/Vivado/2021.1/myDev/project2/project2.gen/sources_1/bd/mb1/ip/mb1_mdm_1_0/mb1_mdm_1_0/mb1_mdm_1_0_in_context.xdc] for cell 'mb1_i/mdm_1'
Parsing XDC File [c:/Xilinx/Vivado/2021.1/myDev/project2/project2.gen/sources_1/bd/mb1/ip/mb1_clk_wiz_1_0/mb1_clk_wiz_1_0/mb1_clk_wiz_1_0_in_context.xdc] for cell 'mb1_i/clk_wiz_1'
Finished Parsing XDC File [c:/Xilinx/Vivado/2021.1/myDev/project2/project2.gen/sources_1/bd/mb1/ip/mb1_clk_wiz_1_0/mb1_clk_wiz_1_0/mb1_clk_wiz_1_0_in_context.xdc] for cell 'mb1_i/clk_wiz_1'
Parsing XDC File [c:/Xilinx/Vivado/2021.1/myDev/project2/project2.gen/sources_1/bd/mb1/ip/mb1_rst_clk_wiz_1_100M_0/mb1_rst_clk_wiz_1_100M_0/mb1_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'mb1_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Xilinx/Vivado/2021.1/myDev/project2/project2.gen/sources_1/bd/mb1/ip/mb1_rst_clk_wiz_1_100M_0/mb1_rst_clk_wiz_1_100M_0/mb1_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'mb1_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Xilinx/Vivado/2021.1/myDev/project2/project2.gen/sources_1/bd/mb1/ip/mb1_axi_gpio_0_0/mb1_axi_gpio_0_0/mb1_axi_gpio_0_0_in_context.xdc] for cell 'mb1_i/axi_gpio_0'
Finished Parsing XDC File [c:/Xilinx/Vivado/2021.1/myDev/project2/project2.gen/sources_1/bd/mb1/ip/mb1_axi_gpio_0_0/mb1_axi_gpio_0_0/mb1_axi_gpio_0_0_in_context.xdc] for cell 'mb1_i/axi_gpio_0'
Parsing XDC File [c:/Xilinx/Vivado/2021.1/myDev/project2/project2.gen/sources_1/bd/mb1/ip/mb1_axi_uartlite_0_0/mb1_axi_uartlite_0_0/mb1_axi_uartlite_0_0_in_context.xdc] for cell 'mb1_i/axi_uartlite_0'
Finished Parsing XDC File [c:/Xilinx/Vivado/2021.1/myDev/project2/project2.gen/sources_1/bd/mb1/ip/mb1_axi_uartlite_0_0/mb1_axi_uartlite_0_0/mb1_axi_uartlite_0_0_in_context.xdc] for cell 'mb1_i/axi_uartlite_0'
Parsing XDC File [C:/Xilinx/Vivado/2021.1/myDev/project2/project2.srcs/constrs_1/Arty-A7-100-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw0'. [C:/Xilinx/Vivado/2021.1/myDev/project2/project2.srcs/constrs_1/Arty-A7-100-Master.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'led0_b'. [C:/Xilinx/Vivado/2021.1/myDev/project2/project2.srcs/constrs_1/Arty-A7-100-Master.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'uart_rxd_out'. [C:/Xilinx/Vivado/2021.1/myDev/project2/project2.srcs/constrs_1/Arty-A7-100-Master.xdc:83]
WARNING: [Vivado 12-584] No ports matched 'uart_txd_in'. [C:/Xilinx/Vivado/2021.1/myDev/project2/project2.srcs/constrs_1/Arty-A7-100-Master.xdc:84]
Finished Parsing XDC File [C:/Xilinx/Vivado/2021.1/myDev/project2/project2.srcs/constrs_1/Arty-A7-100-Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Xilinx/Vivado/2021.1/myDev/project2/project2.srcs/constrs_1/Arty-A7-100-Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/mb1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2021.1/myDev/project2/project2.srcs/constrs_1/Arty-A7-100-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Xilinx/Vivado/2021.1/myDev/project2/project2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Xilinx/Vivado/2021.1/myDev/project2/project2.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1234.875 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1234.875 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mb1_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1234.875 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1234.875 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_100. (constraint file  c:/Xilinx/Vivado/2021.1/myDev/project2/project2.gen/sources_1/bd/mb1/ip/mb1_clk_wiz_1_0/mb1_clk_wiz_1_0/mb1_clk_wiz_1_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100. (constraint file  c:/Xilinx/Vivado/2021.1/myDev/project2/project2.gen/sources_1/bd/mb1/ip/mb1_clk_wiz_1_0/mb1_clk_wiz_1_0/mb1_clk_wiz_1_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for mb1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb1_i/microblaze_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb1_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb1_i/microblaze_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb1_i/microblaze_0_axi_intc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb1_i/microblaze_0_xlconcat. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb1_i/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb1_i/clk_wiz_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb1_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb1_i/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb1_i/axi_uartlite_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb1_i/xlconstant_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1234.875 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1234.875 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1234.875 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1234.875 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1234.875 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1234.875 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1236.434 ; gain = 1.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1236.434 ; gain = 1.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1236.434 ; gain = 1.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1236.434 ; gain = 1.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1236.434 ; gain = 1.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1236.434 ; gain = 1.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |mb1_xbar_0                  |         1|
|2     |mb1_axi_gpio_0_0            |         1|
|3     |mb1_axi_uartlite_0_0        |         1|
|4     |mb1_clk_wiz_1_0             |         1|
|5     |mb1_mdm_1_0                 |         1|
|6     |mb1_microblaze_0_0          |         1|
|7     |mb1_microblaze_0_axi_intc_0 |         1|
|8     |mb1_rst_clk_wiz_1_100M_0    |         1|
|9     |mb1_dlmb_bram_if_cntlr_0    |         1|
|10    |mb1_dlmb_v10_0              |         1|
|11    |mb1_ilmb_bram_if_cntlr_0    |         1|
|12    |mb1_ilmb_v10_0              |         1|
|13    |mb1_lmb_bram_0              |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |mb1_axi_gpio_0_0_bbox            |     1|
|2     |mb1_axi_uartlite_0_0_bbox        |     1|
|3     |mb1_clk_wiz_1_0_bbox             |     1|
|4     |mb1_dlmb_bram_if_cntlr_0_bbox    |     1|
|5     |mb1_dlmb_v10_0_bbox              |     1|
|6     |mb1_ilmb_bram_if_cntlr_0_bbox    |     1|
|7     |mb1_ilmb_v10_0_bbox              |     1|
|8     |mb1_lmb_bram_0_bbox              |     1|
|9     |mb1_mdm_1_0_bbox                 |     1|
|10    |mb1_microblaze_0_0_bbox          |     1|
|11    |mb1_microblaze_0_axi_intc_0_bbox |     1|
|12    |mb1_rst_clk_wiz_1_100M_0_bbox    |     1|
|13    |mb1_xbar_0_bbox                  |     1|
|14    |IBUF                             |     2|
|15    |OBUF                             |     2|
+------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1236.434 ; gain = 1.559
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1236.434 ; gain = 1.559
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1236.434 ; gain = 1.559
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1248.469 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1264.836 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 30bbc3d8
INFO: [Common 17-83] Releasing license: Synthesis
69 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1264.836 ; gain = 29.961
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/Vivado/2021.1/myDev/project2/project2.runs/synth_1/mb1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mb1_wrapper_utilization_synth.rpt -pb mb1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Aug  4 22:06:41 2021...
