Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug  3 10:19:11 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing -file ./report/operator_float_div3_timing_synth.rpt
| Design       : operator_float_div3
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             6.760ns  (required time - arrival time)
  Source:                 agg_result_V_i2_i1_reg_6195_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_96_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.220ns  (logic 0.699ns (21.708%)  route 2.521ns (78.292%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.672     0.672    ap_clk
                         FDRE                                         r  agg_result_V_i2_i1_reg_6195_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  agg_result_V_i2_i1_reg_6195_reg[0]/Q
                         net (fo=6, unplaced)         0.690     1.643    agg_result_V_i2_i1_reg_6195
                         LUT6 (Prop_lut6_I0_O)        0.153     1.796 r  ap_return[15]_INST_0_i_2/O
                         net (fo=6, unplaced)         0.372     2.168    ap_return[15]_INST_0_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.053     2.221 r  ap_return[11]_INST_0_i_2/O
                         net (fo=6, unplaced)         0.372     2.593    ap_return[11]_INST_0_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.053     2.646 r  ap_return[7]_INST_0_i_2/O
                         net (fo=6, unplaced)         0.372     3.018    ap_return[7]_INST_0_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.053     3.071 r  ap_return[3]_INST_0_i_2/O
                         net (fo=4, unplaced)         0.364     3.435    ap_return[3]_INST_0_i_2_n_0
                         LUT6 (Prop_lut6_I5_O)        0.053     3.488 r  ap_return[0]_INST_0_i_1/O
                         net (fo=2, unplaced)         0.351     3.839    ap_return[0]_INST_0_i_1_n_0
                         LUT6 (Prop_lut6_I5_O)        0.053     3.892 r  p_Repl2_s_reg_96[0]_i_1/O
                         net (fo=1, unplaced)         0.000     3.892    p_Repl2_s_reg_96[0]_i_1_n_0
                         FDRE                                         r  p_Repl2_s_reg_96_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.638    10.638    ap_clk
                         FDRE                                         r  p_Repl2_s_reg_96_reg[0]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
                         FDRE (Setup_fdre_C_D)        0.049    10.652    p_Repl2_s_reg_96_reg[0]
  -------------------------------------------------------------------
                         required time                         10.652    
                         arrival time                          -3.892    
  -------------------------------------------------------------------
                         slack                                  6.760    




