<profile>

<section name = "Vivado HLS Report for 'A_IO_L2_in_tail'" level="0">
<item name = "Date">Sun Mar 22 14:27:30 2020
</item>
<item name = "Version">2019.2 (Build 2698951 on Thu Oct 24 19:15:34 MDT 2019)</item>
<item name = "Project">prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu200-fsgd2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 2.463 ns, 0.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">63, 120, 0.315 us, 0.600 us, 63, 120, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_A_IO_L2_in_intra_tra_fu_117">A_IO_L2_in_intra_tra, 1, 10, 5.000 ns, 50.000 ns, 1, 10, none</column>
<column name="grp_A_IO_L2_in_inter_tra_fu_125">A_IO_L2_in_inter_tra, 4, 4, 20.000 ns, 20.000 ns, 4, 4, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">60, 108, 30 ~ 54, -, -, 2, no</column>
<column name=" + Loop 1.1">28, 52, 14 ~ 26, -, -, 2, no</column>
<column name="  ++ Loop 1.1.1">12, 24, 6 ~ 12, -, -, 2, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 42, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 31, 305, -</column>
<column name="Memory">0, -, 512, 8, 0</column>
<column name="Multiplexer">-, -, -, 218, -</column>
<column name="Register">-, -, 26, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="grp_A_IO_L2_in_inter_tra_fu_125">A_IO_L2_in_inter_tra, 0, 0, 10, 83, 0</column>
<column name="grp_A_IO_L2_in_intra_tra_fu_117">A_IO_L2_in_intra_tra, 0, 0, 21, 222, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="local_A_ping_0_V_U">A_IO_L2_in_tail_ldEe, 0, 256, 4, 0, 2, 128, 1, 256</column>
<column name="local_A_pong_0_V_U">A_IO_L2_in_tail_ldEe, 0, 256, 4, 0, 2, 128, 1, 256</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="c0_fu_147_p2">+, 0, 0, 3, 2, 1</column>
<column name="c1_fu_159_p2">+, 0, 0, 3, 2, 1</column>
<column name="c2_fu_171_p2">+, 0, 0, 3, 2, 1</column>
<column name="icmp_ln181_fu_141_p2">icmp, 0, 0, 9, 2, 3</column>
<column name="icmp_ln182_fu_153_p2">icmp, 0, 0, 9, 2, 3</column>
<column name="icmp_ln183_fu_165_p2">icmp, 0, 0, 9, 2, 3</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="xor_ln199_fu_177_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">38, 7, 1, 7</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="arb_2_reg_94">9, 2, 1, 2</column>
<column name="c0_prev_reg_72">9, 2, 2, 4</column>
<column name="c1_prev_reg_83">9, 2, 2, 4</column>
<column name="c2_prev_reg_106">9, 2, 2, 4</column>
<column name="fifo_A_in_V_V_read">9, 2, 1, 2</column>
<column name="fifo_A_local_out_V_V_write">9, 2, 1, 2</column>
<column name="grp_A_IO_L2_in_intra_tra_fu_117_en">15, 3, 1, 3</column>
<column name="grp_A_IO_L2_in_intra_tra_fu_117_local_A_0_V_q0">15, 3, 128, 384</column>
<column name="local_A_ping_0_V_address0">15, 3, 1, 3</column>
<column name="local_A_ping_0_V_ce0">15, 3, 1, 3</column>
<column name="local_A_ping_0_V_we0">9, 2, 1, 2</column>
<column name="local_A_pong_0_V_address0">15, 3, 1, 3</column>
<column name="local_A_pong_0_V_ce0">15, 3, 1, 3</column>
<column name="local_A_pong_0_V_we0">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="arb_2_reg_94">1, 0, 1, 0</column>
<column name="c0_prev_reg_72">2, 0, 2, 0</column>
<column name="c0_reg_198">2, 0, 2, 0</column>
<column name="c1_prev_reg_83">2, 0, 2, 0</column>
<column name="c1_reg_211">2, 0, 2, 0</column>
<column name="c2_prev_reg_106">2, 0, 2, 0</column>
<column name="c2_reg_219">2, 0, 2, 0</column>
<column name="grp_A_IO_L2_in_inter_tra_fu_125_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_A_IO_L2_in_intra_tra_fu_117_ap_start_reg">1, 0, 1, 0</column>
<column name="intra_trans_en_0_fu_60">1, 0, 1, 0</column>
<column name="intra_trans_en_0_loa_3_reg_203">1, 0, 1, 0</column>
<column name="intra_trans_en_0_loa_reg_224">1, 0, 1, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, A_IO_L2_in_tail, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, A_IO_L2_in_tail, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, A_IO_L2_in_tail, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, A_IO_L2_in_tail, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, A_IO_L2_in_tail, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, A_IO_L2_in_tail, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, A_IO_L2_in_tail, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, A_IO_L2_in_tail, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, A_IO_L2_in_tail, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, A_IO_L2_in_tail, return value</column>
<column name="fifo_A_in_V_V_dout">in, 128, ap_fifo, fifo_A_in_V_V, pointer</column>
<column name="fifo_A_in_V_V_empty_n">in, 1, ap_fifo, fifo_A_in_V_V, pointer</column>
<column name="fifo_A_in_V_V_read">out, 1, ap_fifo, fifo_A_in_V_V, pointer</column>
<column name="fifo_A_local_out_V_V_din">out, 64, ap_fifo, fifo_A_local_out_V_V, pointer</column>
<column name="fifo_A_local_out_V_V_full_n">in, 1, ap_fifo, fifo_A_local_out_V_V, pointer</column>
<column name="fifo_A_local_out_V_V_write">out, 1, ap_fifo, fifo_A_local_out_V_V, pointer</column>
</table>
</item>
</section>
</profile>
