## 1. Introduction
In this experiment, we design a three-digit decimal counter. The counter increases by 1 for every 1 second during the counting mode, and has a reset function and a load function. We also implement our design to the Nexys 4DDR board. 

## 2. Conceptual Diagram
### *A. Frequency Divider*
<img src="divider.png" alt="image" width = "80%">

### *B. Refined 3-digit Decimal Counter*
<img src="counter.png" alt="image">

### *C. Top level*
<img src="top.png" alt="image">
