static void
F_1 ( struct V_1 * V_2 , T_1 V_3 , T_1 V_4 )
{
struct V_5 * V_6 = F_2 ( V_2 , F_3 ( * V_6 ) , V_2 ) ;
T_1 V_7 = 0x110974 , V_8 ;
F_4 ( V_2 , 0x10f910 , V_3 , V_4 ) ;
F_4 ( V_2 , 0x10f914 , V_3 , V_4 ) ;
for ( V_8 = 0 ; ( V_4 & 0x80000000 ) && V_8 < V_6 -> V_9 ; V_7 += 0x1000 , V_8 ++ ) {
if ( V_6 -> V_10 & ( 1 << V_8 ) )
continue;
F_5 ( V_2 , V_7 , 0x0000000f , 0x00000000 , 500000 ) ;
}
}
static void
F_6 ( struct V_1 * V_2 )
{
struct V_5 * V_6 = F_2 ( V_2 , F_3 ( * V_6 ) , V_2 ) ;
const T_1 V_11 = ( ( -- V_6 -> V_12 << 28 ) | ( V_6 -> V_13 << 8 ) | V_6 -> V_14 ) ;
const T_1 V_15 = ( ( V_6 -> V_16 << 16 ) | ( V_6 -> V_17 << 8 ) | V_6 -> V_18 ) ;
const T_1 V_19 = V_6 -> V_20 << 16 ;
const T_1 V_21 = V_6 -> V_20 ;
if ( V_6 -> V_22 == 2 ) {
F_4 ( V_2 , 0x1373f4 , 0x00000000 , 0x00001100 ) ;
F_4 ( V_2 , 0x1373f4 , 0x00000000 , 0x00000010 ) ;
} else {
F_4 ( V_2 , 0x1373f4 , 0x00000000 , 0x00010010 ) ;
}
F_4 ( V_2 , 0x1373f4 , 0x00000003 , 0x00000000 ) ;
F_4 ( V_2 , 0x1373f4 , 0x00000010 , 0x00000000 ) ;
if ( ( F_7 ( V_2 , 0x132024 ) & 0xffffffff ) != V_15 ||
( F_7 ( V_2 , 0x132034 ) & 0x0000ffff ) != V_21 ) {
F_4 ( V_2 , 0x132000 , 0x00000001 , 0x00000000 ) ;
F_4 ( V_2 , 0x132020 , 0x00000001 , 0x00000000 ) ;
F_8 ( V_2 , 0x137320 , 0x00000000 ) ;
F_4 ( V_2 , 0x132030 , 0xffff0000 , V_19 ) ;
F_4 ( V_2 , 0x132034 , 0x0000ffff , V_21 ) ;
F_8 ( V_2 , 0x132024 , V_15 ) ;
F_4 ( V_2 , 0x132028 , 0x00080000 , 0x00080000 ) ;
F_4 ( V_2 , 0x132020 , 0x00000001 , 0x00000001 ) ;
F_5 ( V_2 , 0x137390 , 0x00020000 , 0x00020000 , 64000 ) ;
F_4 ( V_2 , 0x132028 , 0x00080000 , 0x00000000 ) ;
}
if ( V_6 -> V_23 == 2 ) {
F_4 ( V_2 , 0x1373f4 , 0x00010000 , 0x00000000 ) ;
F_4 ( V_2 , 0x132000 , 0x80000000 , 0x80000000 ) ;
F_4 ( V_2 , 0x132000 , 0x00000001 , 0x00000000 ) ;
F_4 ( V_2 , 0x132004 , 0x103fffff , V_11 ) ;
F_4 ( V_2 , 0x132000 , 0x00000001 , 0x00000001 ) ;
F_5 ( V_2 , 0x137390 , 0x00000002 , 0x00000002 , 64000 ) ;
F_4 ( V_2 , 0x1373f4 , 0x00000000 , 0x00001100 ) ;
} else {
F_4 ( V_2 , 0x1373f4 , 0x00000000 , 0x00010100 ) ;
}
F_4 ( V_2 , 0x1373f4 , 0x00000000 , 0x00000010 ) ;
}
static void
F_9 ( struct V_1 * V_2 )
{
struct V_5 * V_6 = F_2 ( V_2 , F_3 ( * V_6 ) , V_2 ) ;
struct V_24 * V_25 = V_6 -> V_26 . V_25 ;
T_2 V_27 = V_25 -> V_28 . V_29 ;
T_2 V_30 = V_25 -> V_28 . V_31 ;
T_1 V_32 ;
V_32 = F_7 ( V_2 , 0x1373ec ) & ~ 0x00030000 ;
F_8 ( V_2 , 0x1373ec , V_32 | ( V_30 << 16 ) ) ;
F_4 ( V_2 , 0x1373f0 , ( ~ V_6 -> V_23 & 3 ) , 0x00000000 ) ;
if ( V_6 -> V_23 == 2 ) {
F_4 ( V_2 , 0x1373f4 , 0x00000003 , 0x000000002 ) ;
F_4 ( V_2 , 0x1373f4 , 0x00001100 , 0x000000000 ) ;
} else {
F_4 ( V_2 , 0x1373f4 , 0x00000003 , 0x000000001 ) ;
F_4 ( V_2 , 0x1373f4 , 0x00010000 , 0x000000000 ) ;
}
F_4 ( V_2 , 0x10f800 , 0x00000030 , ( V_27 ^ V_30 ) << 4 ) ;
}
static void
F_10 ( struct V_5 * V_6 , struct V_33 * V_34 ,
T_1 V_35 , T_1 V_36 , T_1 V_37 )
{
struct V_38 * V_39 = V_6 -> V_26 . V_39 ;
struct V_40 * V_2 = & V_6 -> V_2 . V_26 ;
struct V_41 * V_42 = V_39 -> V_43 . V_42 ;
T_1 V_7 = 0x110000 + ( V_34 -> V_7 & 0xfff ) ;
T_1 V_3 = V_35 | V_37 ;
T_1 V_4 = ( V_36 & V_35 ) | ( V_34 -> V_4 & V_37 ) ;
T_1 V_8 ;
for ( V_8 = 0 ; V_8 < 16 ; V_8 ++ , V_7 += 0x1000 ) {
if ( V_6 -> V_44 & ( 1 << V_8 ) ) {
T_1 V_45 = F_11 ( V_42 , V_7 ) ;
T_1 V_25 = ( V_45 & ~ V_3 ) | V_4 ;
F_12 ( V_2 -> V_46 , V_7 , V_25 ) ;
}
}
}
static int
F_13 ( struct V_5 * V_6 , T_1 V_47 )
{
struct V_1 * V_2 = & V_6 -> V_2 ;
struct V_24 * V_25 = V_6 -> V_26 . V_25 ;
int V_48 = ! V_25 -> V_28 . V_49 ;
int V_50 = ! V_25 -> V_28 . V_51 ;
T_1 V_3 , V_4 ;
F_4 ( V_2 , 0x10f808 , 0x40000000 , 0x40000000 ) ;
F_14 ( V_2 ) ;
F_8 ( V_2 , 0x62c000 , 0x0f0f0000 ) ;
if ( ( V_6 -> V_26 . V_52 [ 1 ] & 0x03c ) != 0x030 ) {
F_4 ( V_2 , V_52 [ 1 ] , 0x03c , V_6 -> V_26 . V_52 [ 1 ] & 0x03c ) ;
F_15 ( V_6 , V_52 [ 1 ] , 0x03c , V_6 -> V_26 . V_53 & 0x03c , 0x000 ) ;
}
if ( V_48 == 1 && F_16 ( V_2 , V_54 ) ) {
T_1 V_55 = F_4 ( V_2 , V_54 , 0x3000 , V_2 -> V_56 [ 1 ] ) ;
if ( V_55 != F_7 ( V_2 , V_54 ) ) {
F_8 ( V_2 , V_57 , 1 ) ;
F_17 ( V_2 , 20000 ) ;
}
}
F_4 ( V_2 , 0x10f200 , 0x00000800 , 0x00000000 ) ;
F_1 ( V_2 , 0x01020000 , 0x000c0000 ) ;
F_8 ( V_2 , 0x10f210 , 0x00000000 ) ;
F_17 ( V_2 , 1000 ) ;
F_8 ( V_2 , 0x10f310 , 0x00000001 ) ;
F_17 ( V_2 , 1000 ) ;
F_4 ( V_2 , 0x10f200 , 0x80000000 , 0x80000000 ) ;
F_8 ( V_2 , 0x10f314 , 0x00000001 ) ;
F_4 ( V_2 , 0x10f200 , 0x80000000 , 0x00000000 ) ;
F_8 ( V_2 , 0x10f090 , 0x00000061 ) ;
F_8 ( V_2 , 0x10f090 , 0xc000007f ) ;
F_17 ( V_2 , 1000 ) ;
F_8 ( V_2 , 0x10f698 , 0x00000000 ) ;
F_8 ( V_2 , 0x10f69c , 0x00000000 ) ;
V_3 = 0x800f07e0 ;
V_4 = 0x00030000 ;
if ( F_7 ( V_2 , 0x10f978 ) & 0x00800000 )
V_4 |= 0x00040000 ;
if ( 1 ) {
V_4 |= 0x800807e0 ;
switch ( V_25 -> V_28 . V_29 ) {
case 3 : V_4 &= ~ 0x00000040 ; break;
case 2 : V_4 &= ~ 0x00000100 ; break;
case 1 : V_4 &= ~ 0x80000000 ; break;
case 0 : V_4 &= ~ 0x00000400 ; break;
}
switch ( V_25 -> V_28 . V_31 ) {
case 3 : V_4 &= ~ 0x00000020 ; break;
case 2 : V_4 &= ~ 0x00000080 ; break;
case 1 : V_4 &= ~ 0x00080000 ; break;
case 0 : V_4 &= ~ 0x00000200 ; break;
}
}
if ( V_25 -> V_28 . V_58 )
V_3 |= 0x03000000 ;
if ( V_25 -> V_28 . V_59 )
V_3 |= 0x00002000 ;
if ( V_25 -> V_28 . V_60 )
V_3 |= 0x00004000 ;
if ( V_25 -> V_28 . V_61 )
V_3 |= 0x00000003 ;
else {
V_3 |= 0x34000000 ;
if ( F_7 ( V_2 , 0x10f978 ) & 0x00800000 )
V_3 |= 0x40000000 ;
}
F_4 ( V_2 , 0x10f824 , V_3 , V_4 ) ;
F_4 ( V_2 , 0x132040 , 0x00010000 , 0x00000000 ) ;
if ( V_6 -> V_22 == 2 && V_6 -> V_23 != 2 ) {
F_4 ( V_2 , 0x10f808 , 0x00080000 , 0x00000000 ) ;
F_4 ( V_2 , 0x10f200 , 0x18008000 , 0x00008000 ) ;
F_4 ( V_2 , 0x10f800 , 0x00000000 , 0x00000004 ) ;
F_4 ( V_2 , 0x10f830 , 0x00008000 , 0x01040010 ) ;
F_4 ( V_2 , 0x10f830 , 0x01000000 , 0x00000000 ) ;
F_6 ( V_2 ) ;
F_4 ( V_2 , 0x1373f0 , 0x00000002 , 0x00000001 ) ;
F_9 ( V_2 ) ;
F_4 ( V_2 , 0x10f830 , 0x00c00000 , 0x00240001 ) ;
} else
if ( V_6 -> V_22 != 2 && V_6 -> V_23 != 2 ) {
F_6 ( V_2 ) ;
F_9 ( V_2 ) ;
}
if ( F_16 ( V_2 , V_62 ) ) {
T_1 V_55 = F_4 ( V_2 , V_62 , 0x3000 , V_2 -> V_63 [ V_50 ] ) ;
if ( V_55 != F_7 ( V_2 , V_62 ) ) {
F_8 ( V_2 , V_57 , 1 ) ;
F_17 ( V_2 , 64000 ) ;
}
}
if ( V_25 -> V_28 . V_59 ||
V_25 -> V_28 . V_60 ) {
F_4 ( V_2 , 0x132040 , 0x00010000 , 0x00010000 ) ;
F_17 ( V_2 , 20000 ) ;
}
if ( V_6 -> V_22 != 2 && V_6 -> V_23 == 2 ) {
if ( 0 )
F_4 ( V_2 , 0x10f200 , 0x18000000 , 0x18000000 ) ;
F_4 ( V_2 , 0x10f800 , 0x00000004 , 0x00000000 ) ;
F_4 ( V_2 , 0x1373f0 , 0x00000000 , 0x00000002 ) ;
F_4 ( V_2 , 0x10f830 , 0x00800001 , 0x00408010 ) ;
F_6 ( V_2 ) ;
F_9 ( V_2 ) ;
F_4 ( V_2 , 0x10f808 , 0x00000000 , 0x00080000 ) ;
F_4 ( V_2 , 0x10f200 , 0x00808000 , 0x00800000 ) ;
} else
if ( V_6 -> V_22 == 2 && V_6 -> V_23 == 2 ) {
F_4 ( V_2 , 0x10f800 , 0x00000004 , 0x00000000 ) ;
F_6 ( V_2 ) ;
F_9 ( V_2 ) ;
}
if ( V_6 -> V_23 != 2 ) {
if ( V_25 -> V_28 . V_64 )
F_4 ( V_2 , 0x10f670 , 0x80000000 , 0x80000000 ) ;
}
F_8 ( V_2 , 0x10f65c , 0x00000011 * V_25 -> V_28 . V_65 ) ;
F_8 ( V_2 , 0x10f6b8 , 0x01010101 * V_25 -> V_28 . V_66 ) ;
F_8 ( V_2 , 0x10f6bc , 0x01010101 * V_25 -> V_28 . V_66 ) ;
if ( ! V_25 -> V_28 . V_61 && ! V_25 -> V_28 . V_67 ) {
F_8 ( V_2 , 0x10f698 , 0x01010101 * V_25 -> V_28 . V_68 ) ;
F_8 ( V_2 , 0x10f69c , 0x01010101 * V_25 -> V_28 . V_68 ) ;
} else
if ( ! V_25 -> V_28 . V_61 ) {
F_8 ( V_2 , 0x10f698 , 0x00000000 ) ;
F_8 ( V_2 , 0x10f69c , 0x00000000 ) ;
}
if ( V_6 -> V_23 != 2 ) {
T_1 V_4 = 0x01000100 * V_25 -> V_28 . V_68 ;
F_18 ( V_2 , 0x10f694 ) ;
F_4 ( V_2 , 0x10f694 , 0xff00ff00 , V_4 ) ;
}
if ( V_6 -> V_23 == 2 && V_25 -> V_28 . V_69 )
V_4 = 0x00000080 ;
else
V_4 = 0x00000000 ;
F_4 ( V_2 , 0x10f60c , 0x00000080 , V_4 ) ;
V_3 = 0x00070000 ;
V_4 = 0x00000000 ;
if ( ! V_25 -> V_28 . V_58 )
V_4 |= 0x03000000 ;
if ( ! V_25 -> V_28 . V_59 )
V_4 |= 0x00002000 ;
if ( ! V_25 -> V_28 . V_60 )
V_4 |= 0x00004000 ;
if ( ! V_25 -> V_28 . V_61 )
V_4 |= 0x00000003 ;
else
V_4 |= 0x74000000 ;
F_4 ( V_2 , 0x10f824 , V_3 , V_4 ) ;
if ( V_25 -> V_28 . V_70 )
V_4 = 0x00000000 ;
else
V_4 = 0x00001000 ;
F_4 ( V_2 , 0x10f200 , 0x00001000 , V_4 ) ;
if ( F_7 ( V_2 , 0x10f670 ) & 0x80000000 ) {
F_17 ( V_2 , 10000 ) ;
F_4 ( V_2 , 0x10f670 , 0x80000000 , 0x00000000 ) ;
}
if ( V_25 -> V_28 . V_71 )
V_4 = 0x00100000 ;
else
V_4 = 0x00000000 ;
F_4 ( V_2 , 0x10f82c , 0x00100000 , V_4 ) ;
V_4 = 0x00000000 ;
if ( V_25 -> V_28 . V_72 )
V_4 |= 0x00002000 ;
if ( V_25 -> V_28 . V_73 )
V_4 |= 0x00001000 ;
if ( V_25 -> V_28 . V_74 )
V_4 |= 0x00004000 ;
F_4 ( V_2 , 0x10f830 , 0x00007000 , V_4 ) ;
F_4 ( V_2 , 0x10f248 , 0xffffffff , V_25 -> V_28 . V_75 [ 10 ] ) ;
F_4 ( V_2 , 0x10f290 , 0xffffffff , V_25 -> V_28 . V_75 [ 0 ] ) ;
F_4 ( V_2 , 0x10f294 , 0xffffffff , V_25 -> V_28 . V_75 [ 1 ] ) ;
F_4 ( V_2 , 0x10f298 , 0xffffffff , V_25 -> V_28 . V_75 [ 2 ] ) ;
F_4 ( V_2 , 0x10f29c , 0xffffffff , V_25 -> V_28 . V_75 [ 3 ] ) ;
F_4 ( V_2 , 0x10f2a0 , 0xffffffff , V_25 -> V_28 . V_75 [ 4 ] ) ;
F_4 ( V_2 , 0x10f2a4 , 0xffffffff , V_25 -> V_28 . V_75 [ 5 ] ) ;
F_4 ( V_2 , 0x10f2a8 , 0xffffffff , V_25 -> V_28 . V_75 [ 6 ] ) ;
F_4 ( V_2 , 0x10f2ac , 0xffffffff , V_25 -> V_28 . V_75 [ 7 ] ) ;
F_4 ( V_2 , 0x10f2cc , 0xffffffff , V_25 -> V_28 . V_75 [ 8 ] ) ;
F_4 ( V_2 , 0x10f2e8 , 0xffffffff , V_25 -> V_28 . V_75 [ 9 ] ) ;
V_4 = V_3 = 0x00000000 ;
if ( V_6 -> V_76 . V_77 ) {
if ( V_25 -> V_28 . V_77 )
V_4 |= 0x01000000 ;
V_3 |= 0x01000000 ;
}
F_4 ( V_2 , 0x10f200 , V_3 , V_4 ) ;
V_4 = V_3 = 0x00000000 ;
if ( V_6 -> V_76 . V_78 ) {
V_4 |= V_25 -> V_28 . V_78 << 8 ;
V_3 |= 0x00000300 ;
}
if ( V_6 -> V_76 . V_79 ) {
if ( V_25 -> V_28 . V_79 )
V_4 |= 0x70000000 ;
V_3 |= 0x70000000 ;
}
F_4 ( V_2 , 0x10f604 , V_3 , V_4 ) ;
V_4 = V_3 = 0x00000000 ;
if ( V_6 -> V_76 . V_80 ) {
V_4 |= V_25 -> V_28 . V_80 << 28 ;
V_3 |= 0x70000000 ;
}
if ( V_6 -> V_76 . V_81 ) {
if ( V_25 -> V_28 . V_81 )
V_4 |= 0x00000100 ;
V_3 |= 0x00000100 ;
}
F_4 ( V_2 , 0x10f614 , V_3 , V_4 ) ;
V_4 = V_3 = 0x00000000 ;
if ( V_6 -> V_76 . V_80 ) {
V_4 |= V_25 -> V_28 . V_80 << 28 ;
V_3 |= 0x70000000 ;
}
if ( V_6 -> V_76 . V_82 ) {
if ( V_25 -> V_28 . V_82 )
V_4 |= 0x00000100 ;
V_3 |= 0x00000100 ;
}
F_4 ( V_2 , 0x10f610 , V_3 , V_4 ) ;
V_3 = 0x33f00000 ;
V_4 = 0x00000000 ;
if ( ! V_25 -> V_28 . V_83 )
V_4 |= 0x20200000 ;
if ( ! V_25 -> V_28 . V_84 )
V_4 |= 0x12800000 ;
if ( V_25 -> V_28 . V_85 ) {
if ( V_25 -> V_28 . V_86 ) {
if ( ! V_25 -> V_28 . V_84 )
V_3 |= 0x00000020 ;
else
V_4 |= 0x00000020 ;
V_3 |= 0x00000004 ;
}
} else {
V_3 |= 0x40000020 ;
V_4 |= 0x00000004 ;
}
F_4 ( V_2 , 0x10f808 , V_3 , V_4 ) ;
F_8 ( V_2 , 0x10f870 , 0x11111111 * V_25 -> V_28 . V_87 ) ;
V_4 = V_3 = 0x00000000 ;
if ( V_6 -> V_76 . V_78 ) {
V_4 |= V_25 -> V_28 . V_78 ;
V_3 |= 0x00000003 ;
}
if ( V_6 -> V_76 . V_79 ) {
if ( V_25 -> V_28 . V_79 )
V_4 |= 0x00000004 ;
V_3 |= 0x00000004 ;
}
if ( ( F_4 ( V_2 , 0x100770 , V_3 , V_4 ) & V_3 & 4 ) != ( V_4 & 4 ) ) {
F_4 ( V_2 , 0x100750 , 0x00000008 , 0x00000008 ) ;
F_8 ( V_2 , 0x100710 , 0x00000000 ) ;
F_5 ( V_2 , 0x100710 , 0x80000000 , 0x80000000 , 200000 ) ;
}
V_4 = V_25 -> V_28 . V_80 << 8 ;
if ( V_25 -> V_28 . V_81 )
V_4 |= 0x80000000 ;
F_4 ( V_2 , 0x100778 , 0x00000700 , V_4 ) ;
F_4 ( V_2 , 0x10f250 , 0x000003f0 , V_25 -> V_28 . V_88 << 4 ) ;
V_4 = ( V_25 -> V_28 . V_75 [ 10 ] & 0x7f000000 ) >> 24 ;
if ( V_4 < V_25 -> V_28 . V_89 )
V_4 = V_25 -> V_28 . V_89 ;
F_4 ( V_2 , 0x10f24c , 0x7f000000 , V_4 << 24 ) ;
F_4 ( V_2 , 0x10f224 , 0x001f0000 , V_25 -> V_28 . V_90 << 16 ) ;
F_4 ( V_2 , 0x10fec4 , 0x041e0f07 , V_25 -> V_28 . V_91 << 26 |
V_25 -> V_28 . V_92 << 17 |
V_25 -> V_28 . V_93 << 8 |
V_25 -> V_28 . V_94 ) ;
F_4 ( V_2 , 0x10fec8 , 0x00000027 , V_25 -> V_28 . V_95 << 5 |
V_25 -> V_28 . V_96 ) ;
F_8 ( V_2 , 0x10f090 , 0x4000007e ) ;
F_17 ( V_2 , 2000 ) ;
F_8 ( V_2 , 0x10f314 , 0x00000001 ) ;
F_8 ( V_2 , 0x10f310 , 0x00000001 ) ;
F_8 ( V_2 , 0x10f210 , 0x80000000 ) ;
if ( V_25 -> V_28 . V_69 && ( V_6 -> V_23 == 2 ) ) {
T_1 V_55 = F_4 ( V_2 , 0x10f294 , 0xff000000 , 0x24000000 ) ;
F_1 ( V_2 , 0xbc0e0000 , 0xa4010000 ) ;
F_17 ( V_2 , 1000 ) ;
F_8 ( V_2 , 0x10f294 , V_55 ) ;
}
F_4 ( V_2 , V_52 [ 3 ] , 0xfff , V_6 -> V_26 . V_52 [ 3 ] ) ;
F_8 ( V_2 , V_52 [ 0 ] , V_6 -> V_26 . V_52 [ 0 ] ) ;
F_4 ( V_2 , V_52 [ 8 ] , 0xfff , V_6 -> V_26 . V_52 [ 8 ] ) ;
F_17 ( V_2 , 1000 ) ;
F_4 ( V_2 , V_52 [ 1 ] , 0xfff , V_6 -> V_26 . V_52 [ 1 ] ) ;
F_4 ( V_2 , V_52 [ 5 ] , 0xfff , V_6 -> V_26 . V_52 [ 5 ] & ~ 0x004 ) ;
F_4 ( V_2 , V_52 [ 6 ] , 0xfff , V_6 -> V_26 . V_52 [ 6 ] ) ;
F_4 ( V_2 , V_52 [ 7 ] , 0xfff , V_6 -> V_26 . V_52 [ 7 ] ) ;
if ( V_48 == 0 && F_16 ( V_2 , V_54 ) ) {
T_1 V_55 = F_4 ( V_2 , V_54 , 0x3000 , V_2 -> V_56 [ 0 ] ) ;
if ( V_55 != F_7 ( V_2 , V_54 ) ) {
F_8 ( V_2 , V_57 , 1 ) ;
F_17 ( V_2 , 20000 ) ;
}
}
F_4 ( V_2 , 0x10f200 , 0x80000000 , 0x80000000 ) ;
F_8 ( V_2 , 0x10f318 , 0x00000001 ) ;
F_4 ( V_2 , 0x10f200 , 0x80000000 , 0x00000000 ) ;
F_17 ( V_2 , 1000 ) ;
F_15 ( V_6 , 0x10f200 , 0x18808800 , 0x00000000 , 0x18808800 ) ;
V_4 = F_7 ( V_2 , 0x10f978 ) ;
V_4 &= ~ 0x00046144 ;
V_4 |= 0x0000000b ;
if ( ! V_25 -> V_28 . V_61 ) {
if ( ! V_25 -> V_28 . V_67 )
V_4 |= 0x0000200c ;
else
V_4 |= 0x00000000 ;
} else {
V_4 |= 0x00040044 ;
}
F_8 ( V_2 , 0x10f978 , V_4 ) ;
if ( V_6 -> V_23 == 1 ) {
V_4 = F_7 ( V_2 , 0x10f830 ) | 0x00000001 ;
F_8 ( V_2 , 0x10f830 , V_4 ) ;
}
if ( ! V_25 -> V_28 . V_61 ) {
V_4 = 0x88020000 ;
if ( V_25 -> V_28 . V_67 )
V_4 |= 0x10000000 ;
if ( ! V_25 -> V_28 . V_97 )
V_4 |= 0x00080000 ;
} else {
V_4 = 0xa40e0000 ;
}
F_1 ( V_2 , 0xbc0f0000 , V_4 ) ;
if ( 1 )
F_17 ( V_2 , 1000 ) ;
if ( V_6 -> V_23 == 2 ) {
F_4 ( V_2 , 0x10f800 , 0x00000004 , 0x00000004 ) ;
}
if ( F_4 ( V_2 , V_52 [ 5 ] , 0x004 , V_6 -> V_26 . V_52 [ 5 ] ) != V_6 -> V_26 . V_52 [ 5 ] )
F_17 ( V_2 , 1000 ) ;
if ( V_6 -> V_23 != 2 ) {
F_4 ( V_2 , 0x10f830 , 0x01000000 , 0x01000000 ) ;
F_4 ( V_2 , 0x10f830 , 0x01000000 , 0x00000000 ) ;
}
if ( V_25 -> V_28 . V_98 )
F_1 ( V_2 , 0x80020000 , 0x01000000 ) ;
F_19 ( V_2 ) ;
F_8 ( V_2 , 0x62c000 , 0x0f0f0f00 ) ;
if ( V_25 -> V_28 . V_99 )
V_4 = 0x00000800 ;
else
V_4 = 0x00000000 ;
F_4 ( V_2 , 0x10f200 , 0x00000800 , V_4 ) ;
F_15 ( V_6 , 0x10f200 , 0x18808800 , V_4 , 0x18808800 ) ;
return 0 ;
}
static int
F_20 ( struct V_5 * V_6 , T_1 V_47 )
{
struct V_1 * V_2 = & V_6 -> V_2 ;
const T_1 V_15 = ( ( V_6 -> V_16 << 16 ) | ( V_6 -> V_17 << 8 ) | V_6 -> V_18 ) ;
const T_1 V_19 = V_6 -> V_20 << 16 ;
const T_1 V_21 = V_6 -> V_20 ;
struct V_24 * V_25 = V_6 -> V_26 . V_25 ;
int V_48 = ! V_25 -> V_28 . V_49 ;
int V_50 = ! V_25 -> V_28 . V_51 ;
T_1 V_3 , V_4 ;
F_4 ( V_2 , 0x10f808 , 0x40000000 , 0x40000000 ) ;
F_14 ( V_2 ) ;
F_8 ( V_2 , 0x62c000 , 0x0f0f0000 ) ;
if ( V_48 == 1 && F_16 ( V_2 , V_54 ) ) {
T_1 V_55 = F_4 ( V_2 , V_54 , 0x3000 , V_2 -> V_56 [ 1 ] ) ;
if ( V_55 != F_7 ( V_2 , V_54 ) ) {
F_8 ( V_2 , V_57 , 1 ) ;
F_17 ( V_2 , 20000 ) ;
}
}
F_4 ( V_2 , 0x10f200 , 0x00000800 , 0x00000000 ) ;
if ( V_25 -> V_28 . V_85 )
F_4 ( V_2 , 0x10f808 , 0x04000000 , 0x04000000 ) ;
F_8 ( V_2 , 0x10f314 , 0x00000001 ) ;
F_8 ( V_2 , 0x10f210 , 0x00000000 ) ;
F_8 ( V_2 , 0x10f310 , 0x00000001 ) ;
F_4 ( V_2 , 0x10f200 , 0x80000000 , 0x80000000 ) ;
F_8 ( V_2 , 0x10f310 , 0x00000001 ) ;
F_4 ( V_2 , 0x10f200 , 0x80000000 , 0x00000000 ) ;
F_17 ( V_2 , 1000 ) ;
F_8 ( V_2 , 0x10f090 , 0x00000060 ) ;
F_8 ( V_2 , 0x10f090 , 0xc000007e ) ;
V_3 = 0x00010000 ;
V_4 = 0x00010000 ;
if ( 1 ) {
V_3 |= 0x800807e0 ;
V_4 |= 0x800807e0 ;
switch ( V_25 -> V_28 . V_29 ) {
case 3 : V_4 &= ~ 0x00000040 ; break;
case 2 : V_4 &= ~ 0x00000100 ; break;
case 1 : V_4 &= ~ 0x80000000 ; break;
case 0 : V_4 &= ~ 0x00000400 ; break;
}
switch ( V_25 -> V_28 . V_31 ) {
case 3 : V_4 &= ~ 0x00000020 ; break;
case 2 : V_4 &= ~ 0x00000080 ; break;
case 1 : V_4 &= ~ 0x00080000 ; break;
case 0 : V_4 &= ~ 0x00000200 ; break;
}
}
if ( V_25 -> V_28 . V_58 )
V_3 |= 0x03000000 ;
if ( V_25 -> V_28 . V_59 )
V_3 |= 0x00002000 ;
if ( V_25 -> V_28 . V_60 )
V_3 |= 0x00004000 ;
if ( V_25 -> V_28 . V_61 )
V_3 |= 0x00000003 ;
else
V_3 |= 0x14000000 ;
F_4 ( V_2 , 0x10f824 , V_3 , V_4 ) ;
F_4 ( V_2 , 0x132040 , 0x00010000 , 0x00000000 ) ;
F_4 ( V_2 , 0x1373f4 , 0x00000000 , 0x00010010 ) ;
V_4 = F_7 ( V_2 , 0x1373ec ) & ~ 0x00030000 ;
V_4 |= V_25 -> V_28 . V_31 << 16 ;
F_8 ( V_2 , 0x1373ec , V_4 ) ;
F_4 ( V_2 , 0x1373f4 , 0x00000003 , 0x00000000 ) ;
F_4 ( V_2 , 0x1373f4 , 0x00000010 , 0x00000000 ) ;
if ( ( F_7 ( V_2 , 0x132024 ) & 0xffffffff ) != V_15 ||
( F_7 ( V_2 , 0x132034 ) & 0x0000ffff ) != V_21 ) {
F_4 ( V_2 , 0x132000 , 0x00000001 , 0x00000000 ) ;
F_4 ( V_2 , 0x132020 , 0x00000001 , 0x00000000 ) ;
F_8 ( V_2 , 0x137320 , 0x00000000 ) ;
F_4 ( V_2 , 0x132030 , 0xffff0000 , V_19 ) ;
F_4 ( V_2 , 0x132034 , 0x0000ffff , V_21 ) ;
F_8 ( V_2 , 0x132024 , V_15 ) ;
F_4 ( V_2 , 0x132028 , 0x00080000 , 0x00080000 ) ;
F_4 ( V_2 , 0x132020 , 0x00000001 , 0x00000001 ) ;
F_5 ( V_2 , 0x137390 , 0x00020000 , 0x00020000 , 64000 ) ;
F_4 ( V_2 , 0x132028 , 0x00080000 , 0x00000000 ) ;
}
F_4 ( V_2 , 0x1373f4 , 0x00000010 , 0x00000010 ) ;
F_4 ( V_2 , 0x1373f4 , 0x00000003 , 0x00000001 ) ;
F_4 ( V_2 , 0x1373f4 , 0x00010000 , 0x00000000 ) ;
if ( F_16 ( V_2 , V_62 ) ) {
T_1 V_55 = F_4 ( V_2 , V_62 , 0x3000 , V_2 -> V_63 [ V_50 ] ) ;
if ( V_55 != F_7 ( V_2 , V_62 ) ) {
F_8 ( V_2 , V_57 , 1 ) ;
F_17 ( V_2 , 64000 ) ;
}
}
if ( V_25 -> V_28 . V_59 ||
V_25 -> V_28 . V_60 ) {
F_4 ( V_2 , 0x132040 , 0x00010000 , 0x00010000 ) ;
F_17 ( V_2 , 20000 ) ;
}
if ( V_6 -> V_23 != 2 ) {
if ( V_25 -> V_28 . V_64 )
F_4 ( V_2 , 0x10f670 , 0x80000000 , 0x80000000 ) ;
}
F_8 ( V_2 , 0x10f65c , 0x00000011 * V_25 -> V_28 . V_65 ) ;
F_8 ( V_2 , 0x10f6b8 , 0x01010101 * V_25 -> V_28 . V_66 ) ;
F_8 ( V_2 , 0x10f6bc , 0x01010101 * V_25 -> V_28 . V_66 ) ;
V_3 = 0x00010000 ;
V_4 = 0x00000000 ;
if ( ! V_25 -> V_28 . V_58 )
V_4 |= 0x03000000 ;
if ( ! V_25 -> V_28 . V_59 )
V_4 |= 0x00002000 ;
if ( ! V_25 -> V_28 . V_60 )
V_4 |= 0x00004000 ;
if ( ! V_25 -> V_28 . V_61 )
V_4 |= 0x00000003 ;
else
V_4 |= 0x14000000 ;
F_4 ( V_2 , 0x10f824 , V_3 , V_4 ) ;
F_17 ( V_2 , 1000 ) ;
if ( V_25 -> V_28 . V_71 )
V_4 = 0x00100000 ;
else
V_4 = 0x00000000 ;
F_4 ( V_2 , 0x10f82c , 0x00100000 , V_4 ) ;
F_4 ( V_2 , 0x10f248 , 0xffffffff , V_25 -> V_28 . V_75 [ 10 ] ) ;
F_4 ( V_2 , 0x10f290 , 0xffffffff , V_25 -> V_28 . V_75 [ 0 ] ) ;
F_4 ( V_2 , 0x10f294 , 0xffffffff , V_25 -> V_28 . V_75 [ 1 ] ) ;
F_4 ( V_2 , 0x10f298 , 0xffffffff , V_25 -> V_28 . V_75 [ 2 ] ) ;
F_4 ( V_2 , 0x10f29c , 0xffffffff , V_25 -> V_28 . V_75 [ 3 ] ) ;
F_4 ( V_2 , 0x10f2a0 , 0xffffffff , V_25 -> V_28 . V_75 [ 4 ] ) ;
F_4 ( V_2 , 0x10f2a4 , 0xffffffff , V_25 -> V_28 . V_75 [ 5 ] ) ;
F_4 ( V_2 , 0x10f2a8 , 0xffffffff , V_25 -> V_28 . V_75 [ 6 ] ) ;
F_4 ( V_2 , 0x10f2ac , 0xffffffff , V_25 -> V_28 . V_75 [ 7 ] ) ;
F_4 ( V_2 , 0x10f2cc , 0xffffffff , V_25 -> V_28 . V_75 [ 8 ] ) ;
F_4 ( V_2 , 0x10f2e8 , 0xffffffff , V_25 -> V_28 . V_75 [ 9 ] ) ;
V_3 = 0x33f00000 ;
V_4 = 0x00000000 ;
if ( ! V_25 -> V_28 . V_83 )
V_4 |= 0x20200000 ;
if ( ! V_25 -> V_28 . V_84 )
V_4 |= 0x12800000 ;
if ( V_25 -> V_28 . V_85 ) {
if ( V_25 -> V_28 . V_86 ) {
if ( ! V_25 -> V_28 . V_84 )
V_3 |= 0x00000020 ;
else
V_4 |= 0x00000020 ;
V_3 |= 0x08000004 ;
}
V_4 |= 0x04000000 ;
} else {
V_3 |= 0x44000020 ;
V_4 |= 0x08000004 ;
}
F_4 ( V_2 , 0x10f808 , V_3 , V_4 ) ;
F_8 ( V_2 , 0x10f870 , 0x11111111 * V_25 -> V_28 . V_87 ) ;
F_4 ( V_2 , 0x10f250 , 0x000003f0 , V_25 -> V_28 . V_88 << 4 ) ;
V_4 = ( V_25 -> V_28 . V_75 [ 10 ] & 0x7f000000 ) >> 24 ;
if ( V_4 < V_25 -> V_28 . V_89 )
V_4 = V_25 -> V_28 . V_89 ;
F_4 ( V_2 , 0x10f24c , 0x7f000000 , V_4 << 24 ) ;
F_4 ( V_2 , 0x10f224 , 0x001f0000 , V_25 -> V_28 . V_90 << 16 ) ;
F_8 ( V_2 , 0x10f090 , 0x4000007f ) ;
F_17 ( V_2 , 1000 ) ;
F_8 ( V_2 , 0x10f314 , 0x00000001 ) ;
F_8 ( V_2 , 0x10f310 , 0x00000001 ) ;
F_8 ( V_2 , 0x10f210 , 0x80000000 ) ;
F_17 ( V_2 , 1000 ) ;
F_18 ( V_2 , V_52 [ 0 ] ) ;
F_4 ( V_2 , V_52 [ 0 ] , 0x100 , 0x100 ) ;
F_4 ( V_2 , V_52 [ 0 ] , 0x100 , 0x000 ) ;
F_4 ( V_2 , V_52 [ 2 ] , 0xfff , V_6 -> V_26 . V_52 [ 2 ] ) ;
F_8 ( V_2 , V_52 [ 0 ] , V_6 -> V_26 . V_52 [ 0 ] ) ;
F_17 ( V_2 , 1000 ) ;
F_18 ( V_2 , V_52 [ 0 ] ) ;
F_4 ( V_2 , V_52 [ 0 ] , 0x100 , 0x100 ) ;
F_4 ( V_2 , V_52 [ 0 ] , 0x100 , 0x000 ) ;
if ( V_48 == 0 && F_16 ( V_2 , V_54 ) ) {
T_1 V_55 = F_4 ( V_2 , V_54 , 0x3000 , V_2 -> V_56 [ 0 ] ) ;
if ( V_55 != F_7 ( V_2 , V_54 ) ) {
F_8 ( V_2 , V_57 , 1 ) ;
F_17 ( V_2 , 20000 ) ;
}
}
if ( V_6 -> V_23 != 2 ) {
F_4 ( V_2 , 0x10f830 , 0x01000000 , 0x01000000 ) ;
F_4 ( V_2 , 0x10f830 , 0x01000000 , 0x00000000 ) ;
}
F_4 ( V_2 , 0x10f200 , 0x80000000 , 0x80000000 ) ;
F_8 ( V_2 , 0x10f318 , 0x00000001 ) ;
F_4 ( V_2 , 0x10f200 , 0x80000000 , 0x00000000 ) ;
F_17 ( V_2 , 1000 ) ;
F_19 ( V_2 ) ;
F_8 ( V_2 , 0x62c000 , 0x0f0f0f00 ) ;
if ( V_25 -> V_28 . V_99 )
V_4 = 0x00000800 ;
else
V_4 = 0x00000000 ;
F_4 ( V_2 , 0x10f200 , 0x00000800 , V_4 ) ;
return 0 ;
}
static int
F_21 ( struct V_5 * V_6 , T_1 V_100 , struct V_24 * V_4 )
{
struct V_101 * V_43 = & V_6 -> V_26 . V_39 -> V_43 ;
struct V_24 * V_102 ;
T_1 V_103 = V_100 / 1000 ;
F_22 (cfg, &ram->cfg, head) {
if ( V_103 >= V_102 -> V_28 . V_104 &&
V_103 <= V_102 -> V_28 . V_105 ) {
* V_4 = * V_102 ;
V_4 -> V_47 = V_100 ;
return 0 ;
}
}
F_23 ( V_43 , L_1 , V_103 ) ;
return - V_106 ;
}
static int
F_24 ( struct V_5 * V_6 , struct V_24 * V_25 )
{
struct V_1 * V_2 = & V_6 -> V_2 ;
struct V_101 * V_43 = & V_6 -> V_26 . V_39 -> V_43 ;
int V_107 , V_8 ;
int V_108 ;
V_108 = F_25 ( V_2 , V_6 -> V_26 . V_39 ) ;
if ( V_108 )
return V_108 ;
V_6 -> V_23 = ( V_25 -> V_47 > V_2 -> V_109 . V_110 . V_111 ) ? 2 : 1 ;
V_6 -> V_22 = F_7 ( V_2 , 0x1373f4 ) & 0x0000000f ;
V_107 = V_25 -> V_47 ;
if ( V_6 -> V_23 == 2 )
V_107 = V_2 -> V_112 . V_107 ;
V_108 = F_26 ( V_43 , & V_2 -> V_109 , V_107 , & V_6 -> V_17 ,
& V_6 -> V_20 , & V_6 -> V_18 , & V_6 -> V_16 ) ;
V_2 -> V_112 . V_107 = V_108 ;
if ( V_108 <= 0 ) {
F_23 ( V_43 , L_2 ) ;
return - V_106 ;
}
if ( V_6 -> V_23 == 2 ) {
V_2 -> V_112 . V_113 = 1 ;
V_2 -> V_112 . V_114 = 2 ;
V_108 = F_26 ( V_43 , & V_2 -> V_112 , V_25 -> V_47 ,
& V_6 -> V_13 , NULL , & V_6 -> V_14 , & V_6 -> V_12 ) ;
if ( V_108 <= 0 ) {
F_23 ( V_43 , L_3 ) ;
return - V_106 ;
}
}
for ( V_8 = 0 ; V_8 < F_27 ( V_2 -> V_115 ) ; V_8 ++ ) {
if ( F_16 ( V_2 , V_52 [ V_8 ] ) )
V_6 -> V_26 . V_52 [ V_8 ] = F_7 ( V_2 , V_52 [ V_8 ] ) ;
}
V_6 -> V_26 . V_47 = V_25 -> V_47 ;
switch ( V_6 -> V_26 . type ) {
case V_116 :
V_108 = F_28 ( & V_6 -> V_26 ) ;
if ( V_108 == 0 )
V_108 = F_20 ( V_6 , V_25 -> V_47 ) ;
break;
case V_117 :
V_108 = F_29 ( & V_6 -> V_26 , V_6 -> V_44 != 0 ) ;
if ( V_108 == 0 )
V_108 = F_13 ( V_6 , V_25 -> V_47 ) ;
break;
default:
V_108 = - V_118 ;
break;
}
return V_108 ;
}
static int
F_30 ( struct V_119 * V_26 , T_1 V_47 )
{
struct V_5 * V_6 = V_5 ( V_26 ) ;
struct V_120 * V_121 = V_6 -> V_26 . V_39 -> V_43 . V_42 -> V_121 ;
struct V_24 * V_122 = & V_6 -> V_26 . V_123 ;
struct V_24 * V_124 ;
int V_108 ;
if ( V_6 -> V_26 . V_25 == NULL ) {
V_108 = F_21 ( V_6 ,
F_31 ( V_121 , V_125 ) ,
& V_6 -> V_26 . V_126 ) ;
if ( V_108 )
return V_108 ;
V_108 = F_21 ( V_6 , V_47 , & V_6 -> V_26 . V_127 ) ;
if ( V_108 )
return V_108 ;
if ( V_6 -> V_26 . V_127 . V_47 < V_6 -> V_26 . V_126 . V_47 ) {
* V_122 = V_6 -> V_26 . V_127 ;
V_124 = & V_6 -> V_26 . V_126 ;
} else {
* V_122 = V_6 -> V_26 . V_126 ;
V_124 = & V_6 -> V_26 . V_127 ;
}
V_122 -> V_28 . V_51 = V_124 -> V_28 . V_51 ;
V_122 -> V_28 . V_78 = V_124 -> V_28 . V_78 ;
V_122 -> V_28 . V_80 = V_124 -> V_28 . V_80 ;
V_6 -> V_26 . V_25 = & V_6 -> V_26 . V_127 ;
if ( memcmp ( V_122 , & V_6 -> V_26 . V_126 , sizeof( V_122 -> V_28 ) ) )
V_6 -> V_26 . V_25 = & V_6 -> V_26 . V_123 ;
} else {
F_32 ( V_6 -> V_26 . V_25 != & V_6 -> V_26 . V_123 ) ;
V_6 -> V_26 . V_25 = & V_6 -> V_26 . V_127 ;
}
return F_24 ( V_6 , V_6 -> V_26 . V_25 ) ;
}
static void
F_33 ( struct V_5 * V_6 , T_1 V_47 )
{
struct V_41 * V_42 = V_6 -> V_26 . V_39 -> V_43 . V_42 ;
struct V_24 * V_102 ;
T_1 V_103 = V_47 / 1000 ;
T_1 V_3 , V_4 ;
F_22 (cfg, &ram->cfg, head) {
if ( V_103 >= V_102 -> V_28 . V_104 &&
V_103 <= V_102 -> V_28 . V_105 )
break;
}
if ( & V_102 -> V_128 == & V_6 -> V_102 )
return;
if ( V_3 = 0 , V_4 = 0 , V_6 -> V_76 . V_129 ) {
V_4 |= V_102 -> V_28 . V_129 << 12 ;
V_3 |= 0x001ff000 ;
}
if ( V_6 -> V_76 . V_130 ) {
V_4 |= V_102 -> V_28 . V_130 ;
V_3 |= 0x000001ff ;
}
F_34 ( V_42 , 0x10f468 , V_3 , V_4 ) ;
if ( V_3 = 0 , V_4 = 0 , V_6 -> V_76 . V_131 ) {
V_4 |= V_102 -> V_28 . V_131 ;
V_3 |= 0x00000001 ;
}
F_34 ( V_42 , 0x10f420 , V_3 , V_4 ) ;
if ( V_3 = 0 , V_4 = 0 , V_6 -> V_76 . V_132 ) {
V_4 |= V_102 -> V_28 . V_132 ;
V_3 |= 0x00000001 ;
}
F_34 ( V_42 , 0x10f430 , V_3 , V_4 ) ;
if ( V_3 = 0 , V_4 = 0 , V_6 -> V_76 . V_133 ) {
V_4 |= V_102 -> V_28 . V_133 ;
V_3 |= 0x0000001f ;
}
F_34 ( V_42 , 0x10f400 , V_3 , V_4 ) ;
if ( V_3 = 0 , V_4 = 0 , V_6 -> V_76 . V_134 ) {
V_4 |= V_102 -> V_28 . V_134 << 9 ;
V_3 |= 0x00000200 ;
}
F_34 ( V_42 , 0x10f410 , V_3 , V_4 ) ;
if ( V_3 = 0 , V_4 = 0 , V_6 -> V_76 . V_135 ) {
V_4 |= V_102 -> V_28 . V_135 << 16 ;
V_3 |= 0x00ff0000 ;
}
if ( V_6 -> V_76 . V_136 ) {
V_4 |= V_102 -> V_28 . V_136 << 8 ;
V_3 |= 0x0000ff00 ;
}
F_34 ( V_42 , 0x10f440 , V_3 , V_4 ) ;
if ( V_3 = 0 , V_4 = 0 , V_6 -> V_76 . V_137 ) {
V_4 |= V_102 -> V_28 . V_137 << 8 ;
V_3 |= 0x0000ff00 ;
}
if ( V_6 -> V_76 . V_138 ) {
V_4 |= V_102 -> V_28 . V_138 << 7 ;
V_3 |= 0x00000080 ;
}
if ( V_6 -> V_76 . V_139 ) {
V_4 |= V_102 -> V_28 . V_139 << 5 ;
V_3 |= 0x00000020 ;
}
F_34 ( V_42 , 0x10f444 , V_3 , V_4 ) ;
}
static int
F_35 ( struct V_119 * V_26 )
{
struct V_5 * V_6 = V_5 ( V_26 ) ;
struct V_1 * V_2 = & V_6 -> V_2 ;
struct V_41 * V_42 = V_6 -> V_26 . V_39 -> V_43 . V_42 ;
struct V_24 * V_25 = V_6 -> V_26 . V_25 ;
if ( ! F_36 ( V_42 -> V_140 , L_4 , true ) ) {
F_37 ( V_2 , false ) ;
return ( V_6 -> V_26 . V_25 == & V_6 -> V_26 . V_123 ) ;
}
F_33 ( V_6 , 1000 ) ;
F_37 ( V_2 , true ) ;
F_33 ( V_6 , V_25 -> V_47 ) ;
return ( V_6 -> V_26 . V_25 == & V_6 -> V_26 . V_123 ) ;
}
static void
F_38 ( struct V_119 * V_26 )
{
struct V_5 * V_6 = V_5 ( V_26 ) ;
V_6 -> V_26 . V_25 = NULL ;
F_37 ( & V_6 -> V_2 , false ) ;
}
static int
F_39 ( struct V_119 * V_6 , int V_8 , T_2 V_141 ,
struct F_1 * V_142 )
{
struct V_143 * V_28 = V_6 -> V_39 -> V_43 . V_42 -> V_28 ;
struct V_144 V_145 ;
struct V_146 V_147 ;
struct V_148 V_149 ;
struct V_150 * V_151 = & V_142 -> V_151 ;
struct V_150 * V_152 ;
T_2 V_153 , V_154 , V_155 , V_156 ;
T_1 V_4 ;
if ( ! ( V_4 = F_40 ( V_28 , V_8 , & V_153 , & V_154 , & V_155 , & V_156 , & V_145 ) ) )
return - V_157 ;
switch ( V_145 . type ) {
case 0x00 : V_152 = & V_142 -> V_158 ; break;
case 0x01 : V_152 = & V_142 -> V_159 ; break;
case 0x04 : V_152 = & V_142 -> V_160 ; break;
case 0x06 : V_152 = & V_142 -> V_161 ; break;
case 0x07 : V_152 = & V_142 -> V_162 ; break;
case 0x08 : V_152 = & V_142 -> V_163 ; break;
case 0x09 : V_152 = & V_142 -> V_164 ; break;
default:
return 0 ;
}
if ( ! ( V_4 = F_41 ( V_28 , V_8 , V_141 , & V_153 , & V_154 , & V_147 ) ) )
return - V_106 ;
V_8 = V_147 . V_4 ;
if ( ! ( V_4 = F_42 ( V_28 , V_8 , & V_153 , & V_154 , & V_155 , & V_156 , & V_149 ) ) )
return - V_106 ;
if ( ! ( V_4 = F_43 ( V_28 , V_8 , 0 , & V_153 , & V_154 , V_152 ) ) )
return - V_106 ;
if ( V_149 . V_165 == 2 ) {
if ( ! ( V_4 = F_43 ( V_28 , V_149 . V_166 , 0 , & V_153 , & V_154 ,
V_151 ) ) )
return - V_106 ;
for ( V_8 = 0 ; V_8 < F_27 ( V_152 -> V_4 ) ; V_8 ++ )
V_152 -> V_4 [ V_8 ] = V_151 -> V_4 [ V_152 -> V_4 [ V_8 ] ] ;
} else
if ( V_149 . V_165 != 1 )
return - V_106 ;
V_142 -> V_3 |= 1 << V_145 . type ;
return 0 ;
}
static int
F_44 ( struct V_119 * V_6 , struct F_1 * V_142 )
{
struct V_101 * V_43 = & V_6 -> V_39 -> V_43 ;
struct V_41 * V_42 = V_43 -> V_42 ;
int V_8 , V_167 ;
if ( ( V_142 -> V_3 & 0x03d3 ) != 0x03d3 ) {
F_45 ( V_43 , L_5 ) ;
return - V_106 ;
}
for ( V_8 = 0 ; V_8 < 0x30 ; V_8 ++ ) {
for ( V_167 = 0 ; V_167 < 8 ; V_167 += 4 ) {
F_46 ( V_42 , 0x10f968 + V_167 , 0x00000000 | ( V_8 << 8 ) ) ;
F_46 ( V_42 , 0x10f920 + V_167 , 0x00000000 |
V_142 -> V_163 . V_4 [ V_8 ] << 4 |
V_142 -> V_161 . V_4 [ V_8 ] ) ;
F_46 ( V_42 , 0x10f918 + V_167 , V_142 -> V_158 . V_4 [ V_8 ] ) ;
F_46 ( V_42 , 0x10f920 + V_167 , 0x00000100 |
V_142 -> V_164 . V_4 [ V_8 ] << 4 |
V_142 -> V_162 . V_4 [ V_8 ] ) ;
F_46 ( V_42 , 0x10f918 + V_167 , V_142 -> V_159 . V_4 [ V_8 ] ) ;
}
}
for ( V_167 = 0 ; V_167 < 8 ; V_167 += 4 ) {
for ( V_8 = 0 ; V_8 < 0x100 ; V_8 ++ ) {
F_46 ( V_42 , 0x10f968 + V_167 , V_8 ) ;
F_46 ( V_42 , 0x10f900 + V_167 , V_142 -> V_160 . V_4 [ V_8 ] ) ;
}
}
return 0 ;
}
static int
F_47 ( struct V_119 * V_6 )
{
T_2 V_141 = F_48 ( & V_6 -> V_39 -> V_43 ) ;
struct F_1 * V_142 ;
int V_108 , V_8 ;
if ( ! ( V_142 = F_49 ( sizeof( * V_142 ) , V_168 ) ) )
return - V_169 ;
for ( V_8 = 0 ; V_8 < 0x100 ; V_8 ++ ) {
V_108 = F_39 ( V_6 , V_8 , V_141 , V_142 ) ;
if ( V_108 && V_108 != - V_157 )
break;
}
switch ( V_6 -> type ) {
case V_117 :
V_108 = F_44 ( V_6 , V_142 ) ;
break;
default:
V_108 = 0 ;
break;
}
F_50 ( V_142 ) ;
return V_108 ;
}
int
F_51 ( struct V_119 * V_6 )
{
struct V_101 * V_43 = & V_6 -> V_39 -> V_43 ;
struct V_41 * V_42 = V_43 -> V_42 ;
struct V_143 * V_28 = V_42 -> V_28 ;
T_2 V_153 , V_154 , V_155 , V_156 , V_170 , V_171 ;
T_1 V_4 , V_172 ;
int V_8 ;
V_4 = F_52 ( V_28 , & V_153 , & V_154 , & V_155 , & V_156 , & V_170 , & V_171 ) ;
if ( ! V_4 || V_154 < 0x15 )
return - V_106 ;
V_155 = F_53 ( V_28 , V_4 + 0x14 ) ;
V_4 = F_54 ( V_28 , V_4 + 0x10 ) ;
V_172 = F_11 ( V_42 , 0x10f65c ) & 0x000000f0 ;
for ( V_8 = 0 ; V_8 < V_155 ; V_8 ++ , V_4 += 4 ) {
if ( V_8 != V_172 >> 4 ) {
F_34 ( V_42 , 0x10f65c , 0x000000f0 , V_8 << 4 ) ;
F_55 (&(struct nvbios_init) {
.subdev = subdev,
.bios = bios,
.offset = nvbios_rd32(bios, data),
.execute = 1 ,
}) ;
}
}
F_34 ( V_42 , 0x10f65c , 0x000000f0 , V_172 ) ;
F_34 ( V_42 , 0x10f584 , 0x11000000 , 0x00000000 ) ;
F_46 ( V_42 , 0x10ecc0 , 0xffffffff ) ;
F_34 ( V_42 , 0x10f160 , 0x00000010 , 0x00000010 ) ;
return F_47 ( V_6 ) ;
}
static int
F_56 ( struct V_5 * V_6 , T_2 V_141 , int V_8 )
{
struct V_143 * V_28 = V_6 -> V_26 . V_39 -> V_43 . V_42 -> V_28 ;
struct V_24 * V_102 ;
struct V_173 * V_174 = & V_6 -> V_76 ;
struct V_173 * V_175 , * V_176 ;
T_2 V_153 , V_154 , V_155 , V_156 ;
T_1 V_4 ;
int V_108 ;
if ( ! ( V_102 = F_57 ( sizeof( * V_102 ) , V_168 ) ) )
return - V_169 ;
V_175 = & F_58 ( & V_6 -> V_102 , F_3 ( * V_102 ) , V_128 ) -> V_28 ;
V_176 = & V_102 -> V_28 ;
V_4 = F_59 ( V_28 , V_8 , & V_153 , & V_154 , & V_155 , & V_156 , & V_102 -> V_28 ) ;
if ( V_108 = - V_157 , ! V_4 )
goto V_177;
if ( V_108 = - V_118 , V_153 != 0x11 || V_154 < 0x12 )
goto V_177;
V_4 = F_60 ( V_28 , V_4 , V_153 , V_154 , V_155 , V_156 , V_141 ,
& V_153 , & V_154 , & V_102 -> V_28 ) ;
if ( V_108 = - V_106 , ! V_4 )
goto V_177;
if ( V_108 = - V_118 , V_153 != 0x11 || V_154 < 0x0a )
goto V_177;
if ( V_102 -> V_28 . V_178 != 0xff ) {
V_4 = F_61 ( V_28 , V_102 -> V_28 . V_178 ,
& V_153 , & V_154 , & V_155 , & V_156 ,
& V_102 -> V_28 ) ;
if ( V_108 = - V_106 , ! V_4 )
goto V_177;
if ( V_108 = - V_118 , V_153 != 0x20 || V_154 < 0x33 )
goto V_177;
}
F_62 ( & V_102 -> V_128 , & V_6 -> V_102 ) ;
if ( V_108 = 0 , V_8 == 0 )
goto V_177;
V_174 -> V_129 |= V_175 -> V_129 != V_176 -> V_129 ;
V_174 -> V_130 |= V_175 -> V_130 != V_176 -> V_130 ;
V_174 -> V_131 |= V_175 -> V_131 != V_176 -> V_131 ;
V_174 -> V_132 |= V_175 -> V_132 != V_176 -> V_132 ;
V_174 -> V_133 |= V_175 -> V_133 != V_176 -> V_133 ;
V_174 -> V_134 |= V_175 -> V_134 != V_176 -> V_134 ;
V_174 -> V_135 |= V_175 -> V_135 != V_176 -> V_135 ;
V_174 -> V_136 |= V_175 -> V_136 != V_176 -> V_136 ;
V_174 -> V_137 |= V_175 -> V_137 != V_176 -> V_137 ;
V_174 -> V_138 |= V_175 -> V_138 != V_176 -> V_138 ;
V_174 -> V_139 |= V_175 -> V_139 != V_176 -> V_139 ;
V_174 -> V_81 |= V_175 -> V_81 != V_176 -> V_81 ;
V_174 -> V_82 |= V_175 -> V_82 != V_176 -> V_82 ;
V_174 -> V_79 |= V_175 -> V_79 != V_176 -> V_79 ;
V_174 -> V_78 |= V_175 -> V_78 != V_176 -> V_78 ;
V_174 -> V_77 |= V_175 -> V_77 != V_176 -> V_77 ;
V_174 -> V_80 |= V_175 -> V_80 != V_176 -> V_80 ;
V_177:
if ( V_108 )
F_50 ( V_102 ) ;
return V_108 ;
}
static void *
F_63 ( struct V_119 * V_26 )
{
struct V_5 * V_6 = V_5 ( V_26 ) ;
struct V_24 * V_102 , * V_32 ;
F_64 (cfg, tmp, &ram->cfg, head) {
F_50 ( V_102 ) ;
}
return V_6 ;
}
int
F_65 ( struct V_38 * V_39 , struct V_119 * * V_179 )
{
struct V_101 * V_43 = & V_39 -> V_43 ;
struct V_41 * V_42 = V_43 -> V_42 ;
struct V_143 * V_28 = V_42 -> V_28 ;
struct V_180 * V_181 = V_42 -> V_181 ;
struct V_182 V_183 ;
struct V_5 * V_6 ;
int V_108 , V_8 ;
T_2 V_141 = F_48 ( V_43 ) ;
T_1 V_32 ;
if ( ! ( V_6 = F_49 ( sizeof( * V_6 ) , V_168 ) ) )
return - V_169 ;
* V_179 = & V_6 -> V_26 ;
V_108 = F_66 ( & V_184 , V_39 , 0x022554 , & V_6 -> V_26 ) ;
if ( V_108 )
return V_108 ;
F_67 ( & V_6 -> V_102 ) ;
V_6 -> V_9 = F_11 ( V_42 , 0x022438 ) ;
V_6 -> V_10 = F_11 ( V_42 , 0x022554 ) ;
V_6 -> V_44 = 0 ;
for ( V_8 = 0 , V_32 = 0 ; V_8 < V_6 -> V_9 ; V_8 ++ ) {
if ( ! ( V_6 -> V_10 & ( 1 << V_8 ) ) ) {
T_1 V_185 = F_11 ( V_42 , 0x110204 + ( V_8 * 0x1000 ) ) ;
if ( V_32 && V_32 != V_185 ) {
V_6 -> V_44 |= ( 1 << V_8 ) ;
continue;
}
V_32 = V_185 ;
}
}
for ( V_8 = 0 ; ! V_108 ; V_8 ++ ) {
V_108 = F_56 ( V_6 , V_141 , V_8 ) ;
if ( V_108 && V_108 != - V_157 ) {
F_23 ( V_43 , L_6 ) ;
return V_108 ;
}
}
V_108 = F_68 ( V_28 , 0x0c , & V_6 -> V_2 . V_109 ) ;
if ( V_108 ) {
F_23 ( V_43 , L_7 ) ;
return V_108 ;
}
V_108 = F_68 ( V_28 , 0x04 , & V_6 -> V_2 . V_112 ) ;
if ( V_108 ) {
F_23 ( V_43 , L_8 ) ;
return V_108 ;
}
V_108 = F_69 ( V_181 , 0 , 0x18 , V_186 , & V_183 ) ;
if ( V_108 == 0 ) {
V_6 -> V_2 . V_187 = V_33 ( 0x00d610 + ( V_183 . line * 0x04 ) ) ;
V_6 -> V_2 . V_63 [ 0 ] = ( V_183 . log [ 0 ] ^ 2 ) << 12 ;
V_6 -> V_2 . V_63 [ 1 ] = ( V_183 . log [ 1 ] ^ 2 ) << 12 ;
}
V_108 = F_69 ( V_181 , 0 , 0x2e , V_186 , & V_183 ) ;
if ( V_108 == 0 ) {
V_6 -> V_2 . V_188 = V_33 ( 0x00d610 + ( V_183 . line * 0x04 ) ) ;
V_6 -> V_2 . V_56 [ 0 ] = ( V_183 . log [ 0 ] ^ 2 ) << 12 ;
V_6 -> V_2 . V_56 [ 1 ] = ( V_183 . log [ 1 ] ^ 2 ) << 12 ;
}
V_6 -> V_2 . V_189 = V_33 ( 0x00d604 ) ;
V_6 -> V_2 . V_190 = V_33 ( 0x132020 ) ;
V_6 -> V_2 . V_191 = V_33 ( 0x132028 ) ;
V_6 -> V_2 . V_192 = V_33 ( 0x132024 ) ;
V_6 -> V_2 . V_193 = V_33 ( 0x132030 ) ;
V_6 -> V_2 . V_194 = V_33 ( 0x132034 ) ;
V_6 -> V_2 . V_195 = V_33 ( 0x132000 ) ;
V_6 -> V_2 . V_196 = V_33 ( 0x132004 ) ;
V_6 -> V_2 . V_197 = V_33 ( 0x132040 ) ;
V_6 -> V_2 . V_198 = V_33 ( 0x10f248 ) ;
V_6 -> V_2 . V_199 = V_33 ( 0x10f290 ) ;
V_6 -> V_2 . V_200 = V_33 ( 0x10f294 ) ;
V_6 -> V_2 . V_201 = V_33 ( 0x10f298 ) ;
V_6 -> V_2 . V_202 = V_33 ( 0x10f29c ) ;
V_6 -> V_2 . V_203 = V_33 ( 0x10f2a0 ) ;
V_6 -> V_2 . V_204 = V_33 ( 0x10f2a4 ) ;
V_6 -> V_2 . V_205 = V_33 ( 0x10f2a8 ) ;
V_6 -> V_2 . V_206 = V_33 ( 0x10f2ac ) ;
V_6 -> V_2 . V_207 = V_33 ( 0x10f2cc ) ;
V_6 -> V_2 . V_208 = V_33 ( 0x10f2e8 ) ;
V_6 -> V_2 . V_209 = V_33 ( 0x10f250 ) ;
V_6 -> V_2 . V_210 = V_33 ( 0x10f24c ) ;
V_6 -> V_2 . V_211 = V_33 ( 0x10fec4 ) ;
V_6 -> V_2 . V_212 = V_33 ( 0x10fec8 ) ;
V_6 -> V_2 . V_213 = V_33 ( 0x10f604 ) ;
V_6 -> V_2 . V_214 = V_33 ( 0x10f614 ) ;
V_6 -> V_2 . V_215 = V_33 ( 0x10f610 ) ;
V_6 -> V_2 . V_216 = V_33 ( 0x100770 ) ;
V_6 -> V_2 . V_217 = V_33 ( 0x100778 ) ;
V_6 -> V_2 . V_218 = V_33 ( 0x10f224 ) ;
V_6 -> V_2 . V_219 = V_33 ( 0x10f870 ) ;
V_6 -> V_2 . V_220 = V_33 ( 0x10f698 ) ;
V_6 -> V_2 . V_221 = V_33 ( 0x10f694 ) ;
V_6 -> V_2 . V_222 = V_33 ( 0x10f6b8 ) ;
V_6 -> V_2 . V_223 = V_33 ( 0x10f808 ) ;
V_6 -> V_2 . V_224 = V_33 ( 0x10f670 ) ;
V_6 -> V_2 . V_225 = V_33 ( 0x10f60c ) ;
V_6 -> V_2 . V_226 = V_33 ( 0x10f830 ) ;
V_6 -> V_2 . V_227 = V_33 ( 0x1373ec ) ;
V_6 -> V_2 . V_228 = V_33 ( 0x10f800 ) ;
V_6 -> V_2 . V_229 = V_33 ( 0x10f82c ) ;
V_6 -> V_2 . V_230 = V_33 ( 0x10f978 ) ;
V_6 -> V_2 . V_231 = V_33 ( 0x10f910 ) ;
V_6 -> V_2 . V_232 = V_33 ( 0x10f914 ) ;
switch ( V_6 -> V_26 . type ) {
case V_117 :
V_6 -> V_2 . V_115 [ 0 ] = V_33 ( 0x10f300 ) ;
V_6 -> V_2 . V_115 [ 1 ] = V_33 ( 0x10f330 ) ;
V_6 -> V_2 . V_115 [ 2 ] = V_33 ( 0x10f334 ) ;
V_6 -> V_2 . V_115 [ 3 ] = V_33 ( 0x10f338 ) ;
V_6 -> V_2 . V_115 [ 4 ] = V_33 ( 0x10f33c ) ;
V_6 -> V_2 . V_115 [ 5 ] = V_33 ( 0x10f340 ) ;
V_6 -> V_2 . V_115 [ 6 ] = V_33 ( 0x10f344 ) ;
V_6 -> V_2 . V_115 [ 7 ] = V_33 ( 0x10f348 ) ;
V_6 -> V_2 . V_115 [ 8 ] = V_33 ( 0x10f354 ) ;
V_6 -> V_2 . V_115 [ 15 ] = V_33 ( 0x10f34c ) ;
break;
case V_116 :
V_6 -> V_2 . V_115 [ 0 ] = V_33 ( 0x10f300 ) ;
V_6 -> V_2 . V_115 [ 2 ] = V_33 ( 0x10f320 ) ;
break;
default:
break;
}
V_6 -> V_2 . V_233 = V_33 ( 0x62c000 ) ;
V_6 -> V_2 . V_234 = V_33 ( 0x10f200 ) ;
V_6 -> V_2 . V_235 = V_33 ( 0x10f210 ) ;
V_6 -> V_2 . V_236 = V_33 ( 0x10f310 ) ;
V_6 -> V_2 . V_237 = V_33 ( 0x10f314 ) ;
V_6 -> V_2 . V_238 = V_33 ( 0x10f318 ) ;
V_6 -> V_2 . V_239 = V_33 ( 0x10f090 ) ;
V_6 -> V_2 . V_240 = V_33 ( 0x10f69c ) ;
V_6 -> V_2 . V_241 = V_33 ( 0x10f824 ) ;
V_6 -> V_2 . V_242 = V_33 ( 0x1373f0 ) ;
V_6 -> V_2 . V_243 = V_33 ( 0x1373f4 ) ;
V_6 -> V_2 . V_244 = V_33 ( 0x137320 ) ;
V_6 -> V_2 . V_245 = V_33 ( 0x10f65c ) ;
V_6 -> V_2 . V_246 = V_33 ( 0x10f6bc ) ;
V_6 -> V_2 . V_247 = V_33 ( 0x100710 ) ;
V_6 -> V_2 . V_248 = V_33 ( 0x100750 ) ;
return 0 ;
}
