===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.6068 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2761 ( 13.9%)    0.2761 ( 17.2%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    0.2275 ( 11.4%)    0.2275 ( 14.2%)    Parse modules
    0.0449 (  2.3%)    0.0449 (  2.8%)    Verify circuit
    1.4965 ( 75.3%)    1.1156 ( 69.4%)  'firrtl.circuit' Pipeline
    0.0436 (  2.2%)    0.0436 (  2.7%)    LowerFIRRTLAnnotations
    0.2249 ( 11.3%)    0.1209 (  7.5%)    'firrtl.module' Pipeline
    0.0835 (  4.2%)    0.0468 (  2.9%)      DropName
    0.1414 (  7.1%)    0.0741 (  4.6%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0089 (  0.4%)    0.0050 (  0.3%)    'firrtl.module' Pipeline
    0.0089 (  0.4%)    0.0050 (  0.3%)      LowerCHIRRTLPass
    0.0149 (  0.7%)    0.0149 (  0.9%)    InferWidths
    0.0450 (  2.3%)    0.0450 (  2.8%)    MemToRegOfVec
    0.0808 (  4.1%)    0.0808 (  5.0%)    InferResets
    0.0065 (  0.3%)    0.0065 (  0.4%)      (A) circt::firrtl::InstanceGraph
    0.0136 (  0.7%)    0.0136 (  0.8%)    WireDFT
    0.0593 (  3.0%)    0.0331 (  2.1%)    'firrtl.module' Pipeline
    0.0593 (  3.0%)    0.0331 (  2.1%)      FlattenMemory
    0.0908 (  4.6%)    0.0908 (  5.7%)    LowerFIRRTLTypes
    0.0878 (  4.4%)    0.0469 (  2.9%)    'firrtl.module' Pipeline
    0.0853 (  4.3%)    0.0457 (  2.8%)      ExpandWhens
    0.0025 (  0.1%)    0.0012 (  0.1%)      SFCCompat
    0.0402 (  2.0%)    0.0402 (  2.5%)    Inliner
    0.0274 (  1.4%)    0.0274 (  1.7%)    'firrtl.module' Pipeline
    0.0274 (  1.4%)    0.0274 (  1.7%)      RandomizeRegisterInit
    0.0153 (  0.8%)    0.0153 (  0.9%)    CheckCombCycles
    0.0020 (  0.1%)    0.0020 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.2305 ( 11.6%)    0.2305 ( 14.3%)    'firrtl.module' Pipeline
    0.2196 ( 11.0%)    0.2196 ( 13.7%)      Canonicalizer
    0.0109 (  0.5%)    0.0109 (  0.7%)      InferReadWrite
    0.0047 (  0.2%)    0.0047 (  0.3%)    PrefixModules
    0.0012 (  0.1%)    0.0012 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0329 (  1.7%)    0.0329 (  2.0%)    IMConstProp
    0.0011 (  0.1%)    0.0011 (  0.1%)    AddSeqMemPorts
    0.0011 (  0.1%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0127 (  0.6%)    0.0127 (  0.8%)    CreateSiFiveMetadata
    0.0005 (  0.0%)    0.0005 (  0.0%)    ExtractInstances
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)    GrandCentral
    0.0011 (  0.1%)    0.0011 (  0.1%)    GrandCentralTaps
    0.0000 (  0.0%)    0.0000 (  0.0%)    GrandCentralSignalMappings
    0.0174 (  0.9%)    0.0174 (  1.1%)    SymbolDCE
    0.0011 (  0.1%)    0.0011 (  0.1%)    BlackBoxReader
    0.0011 (  0.1%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.1472 (  7.4%)    0.1472 (  9.2%)    'firrtl.module' Pipeline
    0.0102 (  0.5%)    0.0102 (  0.6%)      DropName
    0.1370 (  6.9%)    0.1370 (  8.5%)      Canonicalizer
    0.0165 (  0.8%)    0.0165 (  1.0%)    IMDeadCodeElim
    0.0011 (  0.1%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.0032 (  0.2%)    0.0032 (  0.2%)    ResolveTraces
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0079 (  0.4%)    0.0079 (  0.5%)    LowerXMR
    0.0008 (  0.0%)    0.0008 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0383 (  1.9%)    0.0383 (  2.4%)  LowerFIRRTLToHW
    0.0007 (  0.0%)    0.0007 (  0.0%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.0536 (  2.7%)    0.0536 (  3.3%)  'hw.module' Pipeline
    0.0107 (  0.5%)    0.0107 (  0.7%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0182 (  0.9%)    0.0182 (  1.1%)    Canonicalizer
    0.0070 (  0.4%)    0.0070 (  0.4%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0177 (  0.9%)    0.0177 (  1.1%)    LowerSeqFIRRTLToSV
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0465 (  2.3%)    0.0465 (  2.9%)  'hw.module' Pipeline
    0.0159 (  0.8%)    0.0159 (  1.0%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0149 (  0.7%)    0.0149 (  0.9%)    Canonicalizer
    0.0097 (  0.5%)    0.0097 (  0.6%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0061 (  0.3%)    0.0061 (  0.4%)    HWCleanup
    0.0087 (  0.4%)    0.0087 (  0.5%)  'hw.module' Pipeline
    0.0003 (  0.0%)    0.0003 (  0.0%)    HWLegalizeModules
    0.0084 (  0.4%)    0.0084 (  0.5%)    PrettifyVerilog
    0.0082 (  0.4%)    0.0082 (  0.5%)  StripDebugInfoWithPred
    0.0553 (  2.8%)    0.0553 (  3.4%)  ExportVerilog
    0.0171 (  0.9%)    0.0171 (  1.1%)  'builtin.module' Pipeline
    0.0159 (  0.8%)    0.0159 (  1.0%)    'hw.module' Pipeline
    0.0159 (  0.8%)    0.0159 (  1.0%)      PrepareForEmission
   -0.0156 ( -0.8%)   -0.0156 ( -1.0%)  Rest
    1.9878 (100.0%)    1.6068 (100.0%)  Total

{
  totalTime: 1.62,
  maxMemory: 71700480
}
