vendor_name = ModelSim
source_file = 1, C:/altera/13.1/ins/COUNTER/SS_TEST/par/SS_TEST.v
source_file = 1, C:/altera/13.1/ins/COUNTER/SSD/par/SSD.v
source_file = 1, C:/altera/13.1/ins/COUNTER/SSCG/par/SSCG.v
source_file = 1, C:/altera/13.1/ins/COUNTER/SS_TEST/par/Waveform.vwf
source_file = 1, C:/altera/13.1/ins/COUNTER/SS_TEST/par/Waveform1.vwf
source_file = 1, C:/altera/13.1/ins/COUNTER/SS_TEST/par/Waveform2.vwf
source_file = 1, C:/altera/13.1/ins/COUNTER/SS_TEST/par/db/SS_TEST.cbx.xml
design_name = SS_TEST
instance = comp, \seq_jug~output , seq_jug~output, SS_TEST, 1
instance = comp, \seq[0]~output , seq[0]~output, SS_TEST, 1
instance = comp, \seq[1]~output , seq[1]~output, SS_TEST, 1
instance = comp, \seq[2]~output , seq[2]~output, SS_TEST, 1
instance = comp, \seq[3]~output , seq[3]~output, SS_TEST, 1
instance = comp, \seq[4]~output , seq[4]~output, SS_TEST, 1
instance = comp, \seq[5]~output , seq[5]~output, SS_TEST, 1
instance = comp, \seq[6]~output , seq[6]~output, SS_TEST, 1
instance = comp, \seq[7]~output , seq[7]~output, SS_TEST, 1
instance = comp, \seq[8]~output , seq[8]~output, SS_TEST, 1
instance = comp, \seq[9]~output , seq[9]~output, SS_TEST, 1
instance = comp, \seq[10]~output , seq[10]~output, SS_TEST, 1
instance = comp, \seq[11]~output , seq[11]~output, SS_TEST, 1
instance = comp, \seq[12]~output , seq[12]~output, SS_TEST, 1
instance = comp, \seq[13]~output , seq[13]~output, SS_TEST, 1
instance = comp, \seq[14]~output , seq[14]~output, SS_TEST, 1
instance = comp, \seq[15]~output , seq[15]~output, SS_TEST, 1
instance = comp, \state[0]~output , state[0]~output, SS_TEST, 1
instance = comp, \state[1]~output , state[1]~output, SS_TEST, 1
instance = comp, \state[2]~output , state[2]~output, SS_TEST, 1
instance = comp, \state[3]~output , state[3]~output, SS_TEST, 1
instance = comp, \clk~input , clk~input, SS_TEST, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, SS_TEST, 1
instance = comp, \load~input , load~input, SS_TEST, 1
instance = comp, \U1|seq~1 , U1|seq~1, SS_TEST, 1
instance = comp, \rst_n~input , rst_n~input, SS_TEST, 1
instance = comp, \rst_n~inputclkctrl , rst_n~inputclkctrl, SS_TEST, 1
instance = comp, \U1|Led[1] , U1|Led[1], SS_TEST, 1
instance = comp, \U1|seq~2 , U1|seq~2, SS_TEST, 1
instance = comp, \U1|Led[2] , U1|Led[2], SS_TEST, 1
instance = comp, \U1|seq~3 , U1|seq~3, SS_TEST, 1
instance = comp, \U1|Led[3] , U1|Led[3], SS_TEST, 1
instance = comp, \U1|seq~4 , U1|seq~4, SS_TEST, 1
instance = comp, \U1|Led[4] , U1|Led[4], SS_TEST, 1
instance = comp, \U1|seq~5 , U1|seq~5, SS_TEST, 1
instance = comp, \U1|seq[5] , U1|seq[5], SS_TEST, 1
instance = comp, \U1|seq~6 , U1|seq~6, SS_TEST, 1
instance = comp, \U1|seq[6] , U1|seq[6], SS_TEST, 1
instance = comp, \U1|seq~7 , U1|seq~7, SS_TEST, 1
instance = comp, \U1|seq[7] , U1|seq[7], SS_TEST, 1
instance = comp, \U1|seq~8 , U1|seq~8, SS_TEST, 1
instance = comp, \U1|seq[8] , U1|seq[8], SS_TEST, 1
instance = comp, \U1|seq~9 , U1|seq~9, SS_TEST, 1
instance = comp, \U1|seq[9] , U1|seq[9], SS_TEST, 1
instance = comp, \U1|seq~10 , U1|seq~10, SS_TEST, 1
instance = comp, \U1|seq[10] , U1|seq[10], SS_TEST, 1
instance = comp, \U1|seq~11 , U1|seq~11, SS_TEST, 1
instance = comp, \U1|seq[11] , U1|seq[11], SS_TEST, 1
instance = comp, \U1|seq~12 , U1|seq~12, SS_TEST, 1
instance = comp, \U1|seq[12] , U1|seq[12], SS_TEST, 1
instance = comp, \U1|seq~13 , U1|seq~13, SS_TEST, 1
instance = comp, \U1|seq[13] , U1|seq[13], SS_TEST, 1
instance = comp, \U1|seq~14 , U1|seq~14, SS_TEST, 1
instance = comp, \U1|seq[14] , U1|seq[14], SS_TEST, 1
instance = comp, \U1|seq~15 , U1|seq~15, SS_TEST, 1
instance = comp, \U1|seq[15] , U1|seq[15], SS_TEST, 1
instance = comp, \U1|seq~0 , U1|seq~0, SS_TEST, 1
instance = comp, \U1|Led[0] , U1|Led[0], SS_TEST, 1
instance = comp, \U2|Mux1~0 , U2|Mux1~0, SS_TEST, 1
instance = comp, \U2|state[1] , U2|state[1], SS_TEST, 1
instance = comp, \U2|Mux0~0 , U2|Mux0~0, SS_TEST, 1
instance = comp, \U2|state[2] , U2|state[2], SS_TEST, 1
instance = comp, \U2|Mux2~0 , U2|Mux2~0, SS_TEST, 1
instance = comp, \U2|state[0] , U2|state[0], SS_TEST, 1
instance = comp, \U2|Equal0~0 , U2|Equal0~0, SS_TEST, 1
