# Info: [9566]: Logging session transcript to file P:/ECE327/proj/precision.log
# Error: [3029]: Failure parsing file: C:/PROGRA~2/MENTOR~1/PRECIS~1.47/Mgc_home/pkgs/psr/userware/.precision.ini: Missing section "ApplInfo".
//  Precision RTL Synthesis 2008a.47 (Production Release) Tue Dec  9 03:06:25 PST 2008
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2008, All Rights Reserved.
//             Portions copyright 1991-2004 Compuware Corporation
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
//  
//  Running on Windows Vista ahseegob@ECE-CPUIO26 Service Pack 1 6.01.7601 x86
//  
//  Start time Thu Mar 19 18:06:24 2015
# -------------------------------------------------
# Info: [9566]: Logging session transcript to file P:/ECE327/proj/precision.log
# Info: [9575]: Results directory: P:/ECE327/proj/uw_tmp/
# Info: [9569]: Moving session transcript to file P:/ECE327/proj/uw_tmp/precision.log
# Info: [15291]:  Setting up the design to use synthesis library "cycloneii.syn"
# Info: [566]: The global max fanout is currently set to 1000 for Altera - Cyclone II.
# Info:  Setting Part to: "EP2C35F672C"
# Info:  Setting Process to: "7"
# Info: "USING DESIGN ARCH"
# Info: [3021]: Reading file: C:/PROGRA~2/MENTOR~1/PRECIS~1.47/Mgc_home/pkgs/psr/techlibs//cycloneii.syn.
# Info: [618]: Loading library initialization file C:/PROGRA~2/MENTOR~1/PRECIS~1.47/Mgc_home/pkgs/psr/userware//yeager_rename.tcl
# Info: [40000]: vhdlorder, Release 2008a.22
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2008a.22
# Info: [42502]: Analyzing input file "P:/ECE327/proj/mem.vhd" ...
# Info: [42502]: Analyzing input file "P:/ECE327/proj/kirsch_synth_pkg.vhd" ...
# Info: [42502]: Analyzing input file "P:/ECE327/proj/kirsch.vhd" ...
# Info: [641]: Current working directory: P:/ECE327/proj/uw_tmp/.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2008a.22
# Info: [40000]: Last compiled on Nov 27 2008 14:28:35
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2008a.22
# Info: [40000]: Last compiled on Nov 27 2008 14:34:50
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.kirsch(main): Pre-processing...
# Info: [44506]: Module work.mem(main){generic map (data_width => 8 addr_width => 8)}: Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': mem.mem depth = 256, width = 8'.
# Warning: [45729]: "P:/ECE327/proj/kirsch.vhd", line 21: Input port debug_key has never been used.
# Warning: [45729]: "P:/ECE327/proj/kirsch.vhd", line 22: Input port debug_switch has never been used.
# Warning: [45729]: "P:/ECE327/proj/kirsch.vhd", line 87: signal sub1[7:0] has never been used.
# Warning: [45729]: "P:/ECE327/proj/kirsch.vhd", line 88: signal sub2[9:0] has never been used.
# Warning: [45729]: "P:/ECE327/proj/kirsch.vhd", line 88: signal sub3[9:0] has never been used.
# Warning: [45729]: "P:/ECE327/proj/kirsch.vhd", line 89: signal sub4[6:0] has never been used.
# Info: [44508]: Module work.mem(main){generic map (data_width => 8 addr_width => 8)}: Compiling...
# Info: [44523]: Root Module work.kirsch(main): Compiling...
# Warning: [45668]: "P:/ECE327/proj/kirsch.vhd", line 289: The comparison operator has been optimized to constant.
# Info: [44812]: "P:/ECE327/proj/kirsch.vhd", line 157: Sharing register v[0] with v[0]
# Info: [44812]: "P:/ECE327/proj/kirsch.vhd", line 239: Sharing register dir2[2] with dir2[0]
# Info: [44812]: "P:/ECE327/proj/kirsch.vhd", line 297: Sharing register r11[9] with r10[9]
# Info: [44812]: "P:/ECE327/proj/kirsch.vhd", line 297: Sharing register r11[8] with r10[8]
# Info: [44812]: "P:/ECE327/proj/kirsch.vhd", line 297: Sharing register r11[7] with r10[7]
# Info: [44812]: "P:/ECE327/proj/kirsch.vhd", line 297: Sharing register r11[6] with r10[6]
# Info: [44812]: "P:/ECE327/proj/kirsch.vhd", line 297: Sharing register r11[5] with r10[5]
# Info: [44812]: "P:/ECE327/proj/kirsch.vhd", line 297: Sharing register r11[4] with r10[4]
# Info: [44812]: "P:/ECE327/proj/kirsch.vhd", line 297: Sharing register r11[3] with r10[3]
# Info: [44812]: "P:/ECE327/proj/kirsch.vhd", line 297: Sharing register r11[2] with r10[2]
# Info: [44812]: "P:/ECE327/proj/kirsch.vhd", line 297: Sharing register r11[1] with r10[1]
# Info: [44812]: "P:/ECE327/proj/kirsch.vhd", line 297: Sharing register r11[0] with r10[0]
# Info: [44812]: "P:/ECE327/proj/kirsch.vhd", line 297: Sharing register r7[8] with r6[8]
# Info: [44812]: "P:/ECE327/proj/kirsch.vhd", line 297: Sharing register r7[7] with r6[7]
# Info: [44812]: "P:/ECE327/proj/kirsch.vhd", line 297: Sharing register r7[6] with r6[6]
# Info: [44812]: "P:/ECE327/proj/kirsch.vhd", line 297: Sharing register r7[5] with r6[5]
# Info: [44812]: "P:/ECE327/proj/kirsch.vhd", line 297: Sharing register r7[4] with r6[4]
# Info: [44812]: "P:/ECE327/proj/kirsch.vhd", line 297: Sharing register r7[3] with r6[3]
# Info: [44812]: "P:/ECE327/proj/kirsch.vhd", line 297: Sharing register r7[2] with r6[2]
# Info: [44812]: "P:/ECE327/proj/kirsch.vhd", line 297: Sharing register r7[1] with r6[1]
# Info: [44812]: "P:/ECE327/proj/kirsch.vhd", line 297: Sharing register r7[0] with r6[0]
# Info: [44838]: "P:/ECE327/proj/kirsch.vhd", line 197: Macro Modgen_Counter "counter_up_sclear_clock_cnt_en_0_8" inferred for node "x".
# Info: [44838]: "P:/ECE327/proj/kirsch.vhd", line 203: Macro Modgen_Counter "counter_up_sclear_clock_clk_en_cnt_en_0_8" inferred for node "y".
# Warning: [43642]: "P:/ECE327/proj/uw_tmp//rtlc.out/INCR/.rtlDivMacro.rtl", line 1: Design unit MYPACK0 is already present in library rtlc_div_mod_rem_lib. Overwriting old definition of this design unit.
# Warning: [43642]: "P:/ECE327/proj/uw_tmp//rtlc.out/INCR/.rtlDivMacro.rtl", line 1: Design unit MYPACK0 is already present in library rtlc_div_mod_rem_lib. Overwriting old definition of this design unit.
# Warning: [43642]: "P:/ECE327/proj/uw_tmp//rtlc.out/INCR/.rtlDivMacro.rtl", line 1: Design unit RTLCDIV_M_RTLSIM_UNS_MOD_STATIC_2_3_2_2 is already present in library rtlc_div_mod_rem_lib. Overwriting old definition of this design unit.
# Warning: [43642]: "P:/ECE327/proj/uw_tmp//rtlc.out/INCR/.rtlDivMacro.rtl", line 1: Design unit RTLCDIV_M_RTLSIM_UNS_MOD_STATIC_2_3_2_2 is already present in library rtlc_div_mod_rem_lib. Overwriting old definition of this design unit.
# Warning: [45733]: "P:/ECE327/proj/kirsch.vhd", line 297: Optimizing state bit(s) r14[2:0] to constant 0
# Warning: [45733]: "P:/ECE327/proj/kirsch.vhd", line 239: Optimizing state bit(s) dir1[0] to constant 0
# Warning: [45733]: "P:/ECE327/proj/kirsch.vhd", line 239: Optimizing state bit(s) dir1[1] to constant 1
# Warning: [45733]: "P:/ECE327/proj/kirsch.vhd", line 239: Optimizing state bit(s) dir2[1] to constant 0
# Warning: [45733]: "P:/ECE327/proj/kirsch.vhd", line 239: Optimizing state bit(s) dir3[1:0] to constant 1
# Warning: [45733]: "P:/ECE327/proj/kirsch.vhd", line 239: Optimizing state bit(s) dir4[1] to constant 0
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 2, Inferred (Modgen/Selcounter/AddSub) : 2 (2 / 0 / 0), AcrossDH (Merged/Not-Merged) : (0 / 0), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 0 ===
# Info: [44835]: Total CPU time taken for compilation: 3.3 secs.
# Info: [44856]: Total lines of RTL compiled: 538.
# Info: [44513]: Overall running time 4.0 secs.
# Info: [641]: Current working directory: P:/ECE327/proj/uw_tmp/.
# Info: [644]: Finished compiling design.
# Info: -- Saving the design database in uw_tmp/kirsch_gate.xdb
# Info: [3026]: Writing file: uw_tmp/kirsch_gate.vhd.
# Info: Info, Command 'auto_write' finished successfully
# Info: [641]: Current working directory: P:/ECE327/proj/uw_tmp/.
# Info: [4552]: 3 Instances are flattened in hierarchical block .work.kirsch.main.
# Info: [15002]: Optimizing design view:.work.kirsch.main
# Info: [12041]: -- Running timing characterization...
# Info: [15002]: Optimizing design view:.work.kirsch.main
# Info: [15112]: 8 DFFs were moved to top level for I/O mapping.
# Info: [15111]: 17 I/O registers on critical path unpacked.
# Info: -- Saving the design database in P:/ECE327/proj/uw_tmp/kirsch.xdb
# Info: [3026]: Writing file: P:/ECE327/proj/uw_tmp/kirsch.edf.
# Info: Info, Writing xrf file 'P:/ECE327/proj/uw_tmp/kirsch.xrf'
# Info: [3026]: Writing file: P:/ECE327/proj/uw_tmp/kirsch.xrf.
# Info: -- Writing file P:/ECE327/proj/uw_tmp/kirsch.tcl
# Info: exq_pr_compile_project gen_vcf kirsch 1
# Info: [644]: Finished synthesizing design.
# Info: [11019]: Total CPU time taken for synthesis: 3.0 secs.
# Info: [11020]: Overall running time 5.1 secs.
# Info: P:/ECE327/proj/uw_tmp/precision_tech.sdc
# Info: -- Saving the design database in uw_tmp/kirsch_logic.xdb
# Info: [3026]: Writing file: uw_tmp/kirsch_logic.vhd.
# Info: Info, Writing xrf file 'uw_tmp/kirsch_logic.xrf'
# Info: [3026]: Writing file: uw_tmp/kirsch_logic.xrf.
# Info: Info, Command 'auto_write' finished successfully
# Info: i_clock
# Info: -- Saving the design database in uw_tmp/kirsch_logic.xdb
# Info: [3026]: Writing file: uw_tmp/kirsch_logic.v.
# Info: Warning, Moving uw_tmp/kirsch_logic.xrf to uw_tmp/mgc_old_kirsch_logic.xrf as uw_tmp/kirsch_logic.xrf exists
# Info: [3026]: Writing file: uw_tmp/kirsch_logic.xrf.
# Info: Info, Command 'auto_write' finished successfully
# Info: *** logic synthesis succeeded ***
