$date
	Wed Nov 12 07:44:00 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 8 ! MemData_out [7:0] $end
$var reg 4 " Address [3:0] $end
$var reg 1 # MemRead $end
$var reg 1 $ MemWrite $end
$var reg 8 % WriteData [7:0] $end
$var reg 1 & clk $end
$var reg 1 ' reset $end
$scope module uut $end
$var wire 4 ( Address [3:0] $end
$var wire 1 # MemRead $end
$var wire 1 $ MemWrite $end
$var wire 8 ) WriteData [7:0] $end
$var wire 1 & clk $end
$var wire 1 ' reset $end
$var wire 8 * MemData_out [7:0] $end
$var integer 32 + k [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx +
b0 *
b0 )
b0 (
1'
0&
b0 %
0$
0#
b0 "
b0 !
$end
#5000
b10000 +
1&
#10000
0&
0'
#15000
b10101010 %
b10101010 )
b1 "
b1 (
1$
1&
#20000
0&
#25000
0$
1&
#30000
0&
#35000
b11110000 %
b11110000 )
b10 "
b10 (
1$
1&
#40000
0&
#45000
0$
1&
#50000
0&
#55000
b11110000 !
b11110000 *
1#
1&
#60000
0&
#65000
b10101010 !
b10101010 *
b1 "
b1 (
1&
#70000
0&
#75000
b0 !
b0 *
b0 "
b0 (
1&
#76000
0#
#80000
0&
#85000
1&
#88000
