Path: news.gmane.org!not-for-mail
From: Thomas Abraham <thomas.abraham@linaro.org>
Newsgroups: gmane.linux.kernel
Subject: Re: [PATCH] gpio: samsung: Fix off-by-one bug in gpio addresses
Date: Mon, 30 Jul 2012 14:07:17 +0530
Lines: 86
Approved: news@gmane.org
Message-ID: <CAJuYYwQ+SRAPvkdbPu_UzZmxPon9d+La2rNy0FVy79t_CBGApQ@mail.gmail.com>
References: <1342817939-7118-1-git-send-email-seanpaul@chromium.org>
	<CAD=FV=W8oqytNM0xSHbceTEy6gAdr_Lmm7zWqogcwAPJR6jKSg@mail.gmail.com>
	<000001cd6e29$fcb4bc30$f61e3490$@samsung.com>
NNTP-Posting-Host: plane.gmane.org
Mime-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: QUOTED-PRINTABLE
X-Trace: dough.gmane.org 1343637464 31389 80.91.229.3 (30 Jul 2012 08:37:44 GMT)
X-Complaints-To: usenet@dough.gmane.org
NNTP-Posting-Date: Mon, 30 Jul 2012 08:37:44 +0000 (UTC)
Cc: Doug Anderson <dianders@chromium.org>,
	Sean Paul <seanpaul@chromium.org>, grant.likely@secretlab.ca,
	linus.walleij@stericsson.com, linux-kernel@vger.kernel.org,
	olofj@chromium.org, Kukjin Kim <kgene.kim@samsung.com>
To: =?UTF-8?B?67CV7IOB7IiY?= <sangsu4u.park@samsung.com>
Original-X-From: linux-kernel-owner@vger.kernel.org Mon Jul 30 10:37:43 2012
Return-path: <linux-kernel-owner@vger.kernel.org>
Envelope-to: glk-linux-kernel-3@plane.gmane.org
Original-Received: from vger.kernel.org ([209.132.180.67])
	by plane.gmane.org with esmtp (Exim 4.69)
	(envelope-from <linux-kernel-owner@vger.kernel.org>)
	id 1SvlTv-0005ut-DS
	for glk-linux-kernel-3@plane.gmane.org; Mon, 30 Jul 2012 10:37:39 +0200
Original-Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S1754126Ab2G3IhU convert rfc822-to-quoted-printable (ORCPT
	<rfc822;glk-linux-kernel-3@m.gmane.org>);
	Mon, 30 Jul 2012 04:37:20 -0400
Original-Received: from mail-lb0-f174.google.com ([209.85.217.174]:62797 "EHLO
	mail-lb0-f174.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
	with ESMTP id S1752024Ab2G3IhS convert rfc822-to-8bit (ORCPT
	<rfc822;linux-kernel@vger.kernel.org>);
	Mon, 30 Jul 2012 04:37:18 -0400
Original-Received: by lbbgm6 with SMTP id gm6so3343354lbb.19
        for <linux-kernel@vger.kernel.org>; Mon, 30 Jul 2012 01:37:17 -0700 (PDT)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=google.com; s=20120113;
        h=mime-version:in-reply-to:references:date:message-id:subject:from:to
         :cc:content-type:content-transfer-encoding:x-gm-message-state;
        bh=X9HzWyis2mao1GZHhHzKWQwzbpkMsQ1sSgOgE4y48BM=;
        b=S7wU14YkpY0Ls+wdMGvMQpoZmTHFm549hzFhY4s2h2N0oLvcxWvBAZLlIlKQpbQuot
         UFfnNsM9w1jFNLpBctSlVPULPoTMFOeGtUklfLgnLf7Bm5knc8nMsXz7rCxjiX3R9pLC
         VHQF6uyukN326L0Vk9vHfPXEF9kE2Pz1ciUmZ06T1QqeVGTJAw1f+b+zQaN5L2cJ69+5
         HYgNtb4ASbbThixkAC+K2ynoMp7EkHmvrPbwBjKckeQ4BmEtZidYT93EGocaJzTweuJU
         ienX+HT7HP02fnpG70wAKKneQxGujKkFoD6y2HZeDiavucqTfuXnyjZrfNJi+OCOngak
         aaKg==
Original-Received: by 10.152.125.116 with SMTP id mp20mr10673884lab.19.1343637437364;
 Mon, 30 Jul 2012 01:37:17 -0700 (PDT)
Original-Received: by 10.152.8.133 with HTTP; Mon, 30 Jul 2012 01:37:17 -0700 (PDT)
In-Reply-To: <000001cd6e29$fcb4bc30$f61e3490$@samsung.com>
X-Gm-Message-State: ALoCoQkkmjZojuIBTf9tZInSwqZnRiBQVIpl39FJH+BCY4oiGfWRGyPmpb9t2U2qeeT3cKqUK5C3
Original-Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
Xref: news.gmane.org gmane.linux.kernel:1334956
Archived-At: <http://permalink.gmane.org/gmane.linux.kernel/1334956>

On 30 July 2012 13:34, =EB=B0=95=EC=83=81=EC=88=98 <sangsu4u.park@samsu=
ng.com> wrote:
>
>
>> -----Original Message-----
>> From: dianders@google.com [mailto:dianders@google.com] On Behalf Of =
Doug Anderson
>> Sent: Saturday, July 21, 2012 6:07 AM
>> To: Sean Paul
>> Cc: grant.likely@secretlab.ca; linus.walleij@stericsson.com; linux-k=
ernel@vger.kernel.org;
>> olofj@chromium.org; Sangsu Park; Thomas Abraham; Kukjin Kim
>> Subject: Re: [PATCH] gpio: samsung: Fix off-by-one bug in gpio addre=
sses
>>
>> Acked-by: Doug Anderson <dianders@chromium.org>
>>
>> ---
>>
>> On Fri, Jul 20, 2012 at 1:58 PM, Sean Paul <seanpaul@chromium.org> w=
rote:
>> >
>> > Move gpc4 to the end of the automatically processed gpio controlle=
rs
>> > so we don't taint the automatic offset calculation.
>> >
>> > This bug caused all controllers coming after gpc4 to map to the
>> > incorrect address. The result is <&gpd1 0 0 0 0> would actually ma=
p to
>> > GPIO 0 in gpd0.
>> >
>> > Signed-off-by: Sean Paul <seanpaul@chromium.org>
>> > ---
>> >  drivers/gpio/gpio-samsung.c |   14 +++++++-------
>> >  1 files changed, 7 insertions(+), 7 deletions(-)
>> >
>> > diff --git a/drivers/gpio/gpio-samsung.c b/drivers/gpio/gpio-samsu=
ng.c
>> > index b6453d0..e4599b4 100644
>> > --- a/drivers/gpio/gpio-samsung.c
>> > +++ b/drivers/gpio/gpio-samsung.c
>> > @@ -2454,12 +2454,6 @@ static struct samsung_gpio_chip exynos5_gpi=
os_1[] =3D {
>> >                 },
>> >         }, {
>> >                 .chip   =3D {
>> > -                       .base   =3D EXYNOS5_GPC4(0),
>> > -                       .ngpio  =3D EXYNOS5_GPIO_C4_NR,
>> > -                       .label  =3D "GPC4",
>> > -               },
>> > -       }, {
>> > -               .chip   =3D {
>> >                         .base   =3D EXYNOS5_GPD0(0),
>> >                         .ngpio  =3D EXYNOS5_GPIO_D0_NR,
>> >                         .label  =3D "GPD0", @@ -2513,6 +2507,12 @@
>> > static struct samsung_gpio_chip exynos5_gpios_1[] =3D {
>> >                         .label  =3D "GPY6",
>> >                 },
>> >         }, {
>> > +               .chip   =3D {
>> > +                       .base   =3D EXYNOS5_GPC4(0),
>> > +                       .ngpio  =3D EXYNOS5_GPIO_C4_NR,
>> > +                       .label  =3D "GPC4",
>> > +               },
>> > +       }, {
>> >                 .config =3D &samsung_gpio_cfgs[9],
>> >                 .irq_base =3D IRQ_EINT(0),
>> >                 .chip   =3D {
>> > @@ -2833,7 +2833,7 @@ static __init void exynos5_gpiolib_init(void=
)
>> >         }
>> >
>> >         /* need to set base address for gpc4 */
>> > -       exynos5_gpios_1[11].base =3D gpio_base1 + 0x2E0;
>> > +       exynos5_gpios_1[20].base =3D gpio_base1 + 0x2E0;
>> >
>> >         /* need to set base address for gpx */
>> >         chip =3D &exynos5_gpios_1[21];
>> > --
>> > 1.7.7.3
>> >
>
> I think that this modification is right.
> Thanks.

Reviewed-by: Thomas Abraham <thomas.abraham@linaro.org>
