# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab1_ group17.srcs/sources_1/imports/cg/circuito.vhd" \
"../../../../Lab1_ group17.srcs/sources_1/imports/cg/control.vhd" \
"../../../../Lab1_ group17.srcs/sources_1/imports/cg/datapath.vhd" \
"../../../../Lab1_ group17.srcs/sim_1/imports/cg/circuito_tb.vhd" \

# Do not sort compile order
nosort
