Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Fri Aug 16 13:20:28 2024
| Host         : LAPTOP-RVVGJBA6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Pulse_Generator_timing_summary_routed.rpt -pb Pulse_Generator_timing_summary_routed.pb -rpx Pulse_Generator_timing_summary_routed.rpx -warn_on_violation
| Design       : Pulse_Generator
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    2           
LUTAR-1    Warning           LUT drives async reset alert   2           
TIMING-16  Warning           Large setup violation          12          
TIMING-18  Warning           Missing input or output delay  36          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (7)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: BD/btnD_deb_o_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BD/btnU_deb_o_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.284      -20.074                     18                  849        0.022        0.000                      0                  849        4.020        0.000                       0                   516  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.284      -20.074                     18                  849        0.022        0.000                      0                  849        4.020        0.000                       0                   516  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           18  Failing Endpoints,  Worst Slack       -1.284ns,  Total Violation      -20.074ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.284ns  (required time - arrival time)
  Source:                 Pipe_Multi_reg[4][4]_srl2_srlopt/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pipe_Div_reg[5][5]_srl6_srlopt/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.257ns  (logic 5.110ns (45.394%)  route 6.147ns (54.606%))
  Logic Levels:           18  (CARRY4=11 LUT3=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.636     5.157    clk_IBUF_BUFG
    SLICE_X3Y40          FDRE                                         r  Pipe_Multi_reg[4][4]_srl2_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  Pipe_Multi_reg[4][4]_srl2_srlopt/Q
                         net (fo=26, routed)          0.677     6.290    Pipe_Multi_reg[5][4]
    SLICE_X3Y42          LUT3 (Prop_lut3_I1_O)        0.124     6.414 r  Pipe_Div_reg[5][2]_srl6_i_57/O
                         net (fo=1, routed)           0.757     7.171    Pipe_Div_reg[5][2]_srl6_i_57_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.569 r  Pipe_Div_reg[5][2]_srl6_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.569    Pipe_Div_reg[5][2]_srl6_i_27_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.808 r  Pipe_Div_reg[5][6]_srl6_i_17/O[2]
                         net (fo=3, routed)           0.698     8.505    Pipe_Div_reg[5][6]_srl6_i_17_n_5
    SLICE_X3Y42          LUT3 (Prop_lut3_I1_O)        0.302     8.807 r  Pipe_Div_reg[5][2]_srl6_i_22/O
                         net (fo=2, routed)           0.287     9.095    Pipe_Div_reg[5][2]_srl6_i_22_n_0
    SLICE_X1Y42          LUT5 (Prop_lut5_I1_O)        0.124     9.219 r  Pipe_Div_reg[5][2]_srl6_i_5/O
                         net (fo=2, routed)           0.975    10.194    Pipe_Div_reg[5][2]_srl6_i_5_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I0_O)        0.124    10.318 r  Pipe_Div_reg[5][2]_srl6_i_9/O
                         net (fo=1, routed)           0.000    10.318    Pipe_Div_reg[5][2]_srl6_i_9_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.716 r  Pipe_Div_reg[5][2]_srl6_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.716    Pipe_Div_reg[5][2]_srl6_i_2_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.830 r  Pipe_Div_reg[5][6]_srl6_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.830    Pipe_Div_reg[5][6]_srl6_i_2_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.164 r  Pipe_Div_reg[5][10]_srl6_i_2/O[1]
                         net (fo=11, routed)          0.959    12.123    Pipe_Div_reg[5][10]_srl6_i_2_n_6
    SLICE_X11Y43         LUT3 (Prop_lut3_I2_O)        0.303    12.426 r  Pipe_Div_reg[5][17]_srl6_i_87/O
                         net (fo=1, routed)           0.339    12.765    Pipe_Div_reg[5][17]_srl6_i_87_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.169 r  Pipe_Div_reg[5][17]_srl6_i_67/CO[3]
                         net (fo=1, routed)           0.000    13.169    Pipe_Div_reg[5][17]_srl6_i_67_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.286 r  Pipe_Div_reg[5][17]_srl6_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.286    Pipe_Div_reg[5][17]_srl6_i_33_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.505 r  Pipe_Div_reg[5][17]_srl6_i_14/O[0]
                         net (fo=3, routed)           0.664    14.170    Pipe_Div_reg[5][17]_srl6_i_14_n_7
    SLICE_X9Y44          LUT4 (Prop_lut4_I1_O)        0.295    14.465 r  Pipe_Div_reg[5][17]_srl6_i_63/O
                         net (fo=1, routed)           0.000    14.465    Pipe_Div_reg[5][17]_srl6_i_63_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.866 r  Pipe_Div_reg[5][17]_srl6_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.866    Pipe_Div_reg[5][17]_srl6_i_24_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.980 r  Pipe_Div_reg[5][17]_srl6_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.980    Pipe_Div_reg[5][17]_srl6_i_11_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.251 r  Pipe_Div_reg[5][17]_srl6_i_3/CO[0]
                         net (fo=18, routed)          0.791    16.041    Pipe_Div_reg[5][17]_srl6_i_3_n_3
    SLICE_X3Y46          LUT5 (Prop_lut5_I1_O)        0.373    16.414 r  Pipe_Div_reg[5][5]_srl6_i_1/O
                         net (fo=1, routed)           0.000    16.414    Pipe_Div_reg[5][5]_srl6_i_1_n_0
    SLICE_X3Y46          FDRE                                         r  Pipe_Div_reg[5][5]_srl6_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.519    14.860    clk_IBUF_BUFG
    SLICE_X3Y46          FDRE                                         r  Pipe_Div_reg[5][5]_srl6_srlopt/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y46          FDRE (Setup_fdre_C_D)        0.031    15.130    Pipe_Div_reg[5][5]_srl6_srlopt
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                         -16.414    
  -------------------------------------------------------------------
                         slack                                 -1.284    

Slack (VIOLATED) :        -1.240ns  (required time - arrival time)
  Source:                 Pipe_Multi_reg[4][4]_srl2_srlopt/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pipe_Div_reg[5][1]_srl6_srlopt/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.242ns  (logic 5.106ns (45.420%)  route 6.136ns (54.580%))
  Logic Levels:           18  (CARRY4=11 LUT3=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.636     5.157    clk_IBUF_BUFG
    SLICE_X3Y40          FDRE                                         r  Pipe_Multi_reg[4][4]_srl2_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  Pipe_Multi_reg[4][4]_srl2_srlopt/Q
                         net (fo=26, routed)          0.677     6.290    Pipe_Multi_reg[5][4]
    SLICE_X3Y42          LUT3 (Prop_lut3_I1_O)        0.124     6.414 r  Pipe_Div_reg[5][2]_srl6_i_57/O
                         net (fo=1, routed)           0.757     7.171    Pipe_Div_reg[5][2]_srl6_i_57_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.569 r  Pipe_Div_reg[5][2]_srl6_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.569    Pipe_Div_reg[5][2]_srl6_i_27_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.808 r  Pipe_Div_reg[5][6]_srl6_i_17/O[2]
                         net (fo=3, routed)           0.698     8.505    Pipe_Div_reg[5][6]_srl6_i_17_n_5
    SLICE_X3Y42          LUT3 (Prop_lut3_I1_O)        0.302     8.807 r  Pipe_Div_reg[5][2]_srl6_i_22/O
                         net (fo=2, routed)           0.287     9.095    Pipe_Div_reg[5][2]_srl6_i_22_n_0
    SLICE_X1Y42          LUT5 (Prop_lut5_I1_O)        0.124     9.219 r  Pipe_Div_reg[5][2]_srl6_i_5/O
                         net (fo=2, routed)           0.975    10.194    Pipe_Div_reg[5][2]_srl6_i_5_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I0_O)        0.124    10.318 r  Pipe_Div_reg[5][2]_srl6_i_9/O
                         net (fo=1, routed)           0.000    10.318    Pipe_Div_reg[5][2]_srl6_i_9_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.716 r  Pipe_Div_reg[5][2]_srl6_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.716    Pipe_Div_reg[5][2]_srl6_i_2_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.830 r  Pipe_Div_reg[5][6]_srl6_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.830    Pipe_Div_reg[5][6]_srl6_i_2_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.164 r  Pipe_Div_reg[5][10]_srl6_i_2/O[1]
                         net (fo=11, routed)          0.959    12.123    Pipe_Div_reg[5][10]_srl6_i_2_n_6
    SLICE_X11Y43         LUT3 (Prop_lut3_I2_O)        0.303    12.426 r  Pipe_Div_reg[5][17]_srl6_i_87/O
                         net (fo=1, routed)           0.339    12.765    Pipe_Div_reg[5][17]_srl6_i_87_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.169 r  Pipe_Div_reg[5][17]_srl6_i_67/CO[3]
                         net (fo=1, routed)           0.000    13.169    Pipe_Div_reg[5][17]_srl6_i_67_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.286 r  Pipe_Div_reg[5][17]_srl6_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.286    Pipe_Div_reg[5][17]_srl6_i_33_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.505 r  Pipe_Div_reg[5][17]_srl6_i_14/O[0]
                         net (fo=3, routed)           0.664    14.170    Pipe_Div_reg[5][17]_srl6_i_14_n_7
    SLICE_X9Y44          LUT4 (Prop_lut4_I1_O)        0.295    14.465 r  Pipe_Div_reg[5][17]_srl6_i_63/O
                         net (fo=1, routed)           0.000    14.465    Pipe_Div_reg[5][17]_srl6_i_63_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.866 r  Pipe_Div_reg[5][17]_srl6_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.866    Pipe_Div_reg[5][17]_srl6_i_24_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.980 r  Pipe_Div_reg[5][17]_srl6_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.980    Pipe_Div_reg[5][17]_srl6_i_11_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.251 r  Pipe_Div_reg[5][17]_srl6_i_3/CO[0]
                         net (fo=18, routed)          0.779    16.030    Pipe_Div_reg[5][17]_srl6_i_3_n_3
    SLICE_X5Y47          LUT5 (Prop_lut5_I1_O)        0.369    16.399 r  Pipe_Div_reg[5][1]_srl6_i_1/O
                         net (fo=1, routed)           0.000    16.399    Pipe_Div_reg[5][1]_srl6_i_1_n_0
    SLICE_X5Y47          FDRE                                         r  Pipe_Div_reg[5][1]_srl6_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.518    14.859    clk_IBUF_BUFG
    SLICE_X5Y47          FDRE                                         r  Pipe_Div_reg[5][1]_srl6_srlopt/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X5Y47          FDRE (Setup_fdre_C_D)        0.075    15.159    Pipe_Div_reg[5][1]_srl6_srlopt
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                         -16.399    
  -------------------------------------------------------------------
                         slack                                 -1.240    

Slack (VIOLATED) :        -1.236ns  (required time - arrival time)
  Source:                 Pipe_Multi_reg[4][4]_srl2_srlopt/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pipe_Div_reg[5][9]_srl6_srlopt/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.171ns  (logic 5.103ns (45.682%)  route 6.068ns (54.318%))
  Logic Levels:           18  (CARRY4=11 LUT3=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.636     5.157    clk_IBUF_BUFG
    SLICE_X3Y40          FDRE                                         r  Pipe_Multi_reg[4][4]_srl2_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  Pipe_Multi_reg[4][4]_srl2_srlopt/Q
                         net (fo=26, routed)          0.677     6.290    Pipe_Multi_reg[5][4]
    SLICE_X3Y42          LUT3 (Prop_lut3_I1_O)        0.124     6.414 r  Pipe_Div_reg[5][2]_srl6_i_57/O
                         net (fo=1, routed)           0.757     7.171    Pipe_Div_reg[5][2]_srl6_i_57_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.569 r  Pipe_Div_reg[5][2]_srl6_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.569    Pipe_Div_reg[5][2]_srl6_i_27_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.808 r  Pipe_Div_reg[5][6]_srl6_i_17/O[2]
                         net (fo=3, routed)           0.698     8.505    Pipe_Div_reg[5][6]_srl6_i_17_n_5
    SLICE_X3Y42          LUT3 (Prop_lut3_I1_O)        0.302     8.807 r  Pipe_Div_reg[5][2]_srl6_i_22/O
                         net (fo=2, routed)           0.287     9.095    Pipe_Div_reg[5][2]_srl6_i_22_n_0
    SLICE_X1Y42          LUT5 (Prop_lut5_I1_O)        0.124     9.219 r  Pipe_Div_reg[5][2]_srl6_i_5/O
                         net (fo=2, routed)           0.975    10.194    Pipe_Div_reg[5][2]_srl6_i_5_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I0_O)        0.124    10.318 r  Pipe_Div_reg[5][2]_srl6_i_9/O
                         net (fo=1, routed)           0.000    10.318    Pipe_Div_reg[5][2]_srl6_i_9_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.716 r  Pipe_Div_reg[5][2]_srl6_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.716    Pipe_Div_reg[5][2]_srl6_i_2_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.830 r  Pipe_Div_reg[5][6]_srl6_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.830    Pipe_Div_reg[5][6]_srl6_i_2_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.164 r  Pipe_Div_reg[5][10]_srl6_i_2/O[1]
                         net (fo=11, routed)          0.959    12.123    Pipe_Div_reg[5][10]_srl6_i_2_n_6
    SLICE_X11Y43         LUT3 (Prop_lut3_I2_O)        0.303    12.426 r  Pipe_Div_reg[5][17]_srl6_i_87/O
                         net (fo=1, routed)           0.339    12.765    Pipe_Div_reg[5][17]_srl6_i_87_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.169 r  Pipe_Div_reg[5][17]_srl6_i_67/CO[3]
                         net (fo=1, routed)           0.000    13.169    Pipe_Div_reg[5][17]_srl6_i_67_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.286 r  Pipe_Div_reg[5][17]_srl6_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.286    Pipe_Div_reg[5][17]_srl6_i_33_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.505 r  Pipe_Div_reg[5][17]_srl6_i_14/O[0]
                         net (fo=3, routed)           0.664    14.170    Pipe_Div_reg[5][17]_srl6_i_14_n_7
    SLICE_X9Y44          LUT4 (Prop_lut4_I1_O)        0.295    14.465 r  Pipe_Div_reg[5][17]_srl6_i_63/O
                         net (fo=1, routed)           0.000    14.465    Pipe_Div_reg[5][17]_srl6_i_63_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.866 r  Pipe_Div_reg[5][17]_srl6_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.866    Pipe_Div_reg[5][17]_srl6_i_24_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.980 r  Pipe_Div_reg[5][17]_srl6_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.980    Pipe_Div_reg[5][17]_srl6_i_11_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.251 r  Pipe_Div_reg[5][17]_srl6_i_3/CO[0]
                         net (fo=18, routed)          0.711    15.962    Pipe_Div_reg[5][17]_srl6_i_3_n_3
    SLICE_X9Y48          LUT5 (Prop_lut5_I1_O)        0.366    16.328 r  Pipe_Div_reg[5][9]_srl6_i_1/O
                         net (fo=1, routed)           0.000    16.328    Pipe_Div_reg[5][9]_srl6_i_1_n_0
    SLICE_X9Y48          FDRE                                         r  Pipe_Div_reg[5][9]_srl6_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.451    14.792    clk_IBUF_BUFG
    SLICE_X9Y48          FDRE                                         r  Pipe_Div_reg[5][9]_srl6_srlopt/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X9Y48          FDRE (Setup_fdre_C_D)        0.075    15.092    Pipe_Div_reg[5][9]_srl6_srlopt
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -16.328    
  -------------------------------------------------------------------
                         slack                                 -1.236    

Slack (VIOLATED) :        -1.208ns  (required time - arrival time)
  Source:                 Pipe_Multi_reg[4][4]_srl2_srlopt/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pipe_Div_reg[5][14]_srl6_srlopt/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.054ns  (logic 5.110ns (46.226%)  route 5.944ns (53.774%))
  Logic Levels:           18  (CARRY4=11 LUT3=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.636     5.157    clk_IBUF_BUFG
    SLICE_X3Y40          FDRE                                         r  Pipe_Multi_reg[4][4]_srl2_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  Pipe_Multi_reg[4][4]_srl2_srlopt/Q
                         net (fo=26, routed)          0.677     6.290    Pipe_Multi_reg[5][4]
    SLICE_X3Y42          LUT3 (Prop_lut3_I1_O)        0.124     6.414 r  Pipe_Div_reg[5][2]_srl6_i_57/O
                         net (fo=1, routed)           0.757     7.171    Pipe_Div_reg[5][2]_srl6_i_57_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.569 r  Pipe_Div_reg[5][2]_srl6_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.569    Pipe_Div_reg[5][2]_srl6_i_27_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.808 r  Pipe_Div_reg[5][6]_srl6_i_17/O[2]
                         net (fo=3, routed)           0.698     8.505    Pipe_Div_reg[5][6]_srl6_i_17_n_5
    SLICE_X3Y42          LUT3 (Prop_lut3_I1_O)        0.302     8.807 r  Pipe_Div_reg[5][2]_srl6_i_22/O
                         net (fo=2, routed)           0.287     9.095    Pipe_Div_reg[5][2]_srl6_i_22_n_0
    SLICE_X1Y42          LUT5 (Prop_lut5_I1_O)        0.124     9.219 r  Pipe_Div_reg[5][2]_srl6_i_5/O
                         net (fo=2, routed)           0.975    10.194    Pipe_Div_reg[5][2]_srl6_i_5_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I0_O)        0.124    10.318 r  Pipe_Div_reg[5][2]_srl6_i_9/O
                         net (fo=1, routed)           0.000    10.318    Pipe_Div_reg[5][2]_srl6_i_9_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.716 r  Pipe_Div_reg[5][2]_srl6_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.716    Pipe_Div_reg[5][2]_srl6_i_2_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.830 r  Pipe_Div_reg[5][6]_srl6_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.830    Pipe_Div_reg[5][6]_srl6_i_2_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.164 r  Pipe_Div_reg[5][10]_srl6_i_2/O[1]
                         net (fo=11, routed)          0.959    12.123    Pipe_Div_reg[5][10]_srl6_i_2_n_6
    SLICE_X11Y43         LUT3 (Prop_lut3_I2_O)        0.303    12.426 r  Pipe_Div_reg[5][17]_srl6_i_87/O
                         net (fo=1, routed)           0.339    12.765    Pipe_Div_reg[5][17]_srl6_i_87_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.169 r  Pipe_Div_reg[5][17]_srl6_i_67/CO[3]
                         net (fo=1, routed)           0.000    13.169    Pipe_Div_reg[5][17]_srl6_i_67_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.286 r  Pipe_Div_reg[5][17]_srl6_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.286    Pipe_Div_reg[5][17]_srl6_i_33_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.505 r  Pipe_Div_reg[5][17]_srl6_i_14/O[0]
                         net (fo=3, routed)           0.664    14.170    Pipe_Div_reg[5][17]_srl6_i_14_n_7
    SLICE_X9Y44          LUT4 (Prop_lut4_I1_O)        0.295    14.465 r  Pipe_Div_reg[5][17]_srl6_i_63/O
                         net (fo=1, routed)           0.000    14.465    Pipe_Div_reg[5][17]_srl6_i_63_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.866 r  Pipe_Div_reg[5][17]_srl6_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.866    Pipe_Div_reg[5][17]_srl6_i_24_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.980 r  Pipe_Div_reg[5][17]_srl6_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.980    Pipe_Div_reg[5][17]_srl6_i_11_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.251 r  Pipe_Div_reg[5][17]_srl6_i_3/CO[0]
                         net (fo=18, routed)          0.398    15.649    Pipe_Div_reg[5][17]_srl6_i_3_n_3
    SLICE_X11Y46         LUT5 (Prop_lut5_I1_O)        0.373    16.022 r  Pipe_Div_reg[5][14]_srl6_i_1/O
                         net (fo=1, routed)           0.190    16.212    Pipe_Div_reg[5][14]_srl6_i_1_n_0
    SLICE_X10Y46         FDRE                                         r  Pipe_Div_reg[5][14]_srl6_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.451    14.792    clk_IBUF_BUFG
    SLICE_X10Y46         FDRE                                         r  Pipe_Div_reg[5][14]_srl6_srlopt/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X10Y46         FDRE (Setup_fdre_C_D)       -0.013    15.004    Pipe_Div_reg[5][14]_srl6_srlopt
  -------------------------------------------------------------------
                         required time                         15.004    
                         arrival time                         -16.212    
  -------------------------------------------------------------------
                         slack                                 -1.208    

Slack (VIOLATED) :        -1.177ns  (required time - arrival time)
  Source:                 Pipe_Multi_reg[4][4]_srl2_srlopt/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pipe_Div_reg[5][0]_srl6_srlopt/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.148ns  (logic 5.110ns (45.838%)  route 6.038ns (54.162%))
  Logic Levels:           18  (CARRY4=11 LUT3=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.636     5.157    clk_IBUF_BUFG
    SLICE_X3Y40          FDRE                                         r  Pipe_Multi_reg[4][4]_srl2_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  Pipe_Multi_reg[4][4]_srl2_srlopt/Q
                         net (fo=26, routed)          0.677     6.290    Pipe_Multi_reg[5][4]
    SLICE_X3Y42          LUT3 (Prop_lut3_I1_O)        0.124     6.414 r  Pipe_Div_reg[5][2]_srl6_i_57/O
                         net (fo=1, routed)           0.757     7.171    Pipe_Div_reg[5][2]_srl6_i_57_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.569 r  Pipe_Div_reg[5][2]_srl6_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.569    Pipe_Div_reg[5][2]_srl6_i_27_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.808 r  Pipe_Div_reg[5][6]_srl6_i_17/O[2]
                         net (fo=3, routed)           0.698     8.505    Pipe_Div_reg[5][6]_srl6_i_17_n_5
    SLICE_X3Y42          LUT3 (Prop_lut3_I1_O)        0.302     8.807 r  Pipe_Div_reg[5][2]_srl6_i_22/O
                         net (fo=2, routed)           0.287     9.095    Pipe_Div_reg[5][2]_srl6_i_22_n_0
    SLICE_X1Y42          LUT5 (Prop_lut5_I1_O)        0.124     9.219 r  Pipe_Div_reg[5][2]_srl6_i_5/O
                         net (fo=2, routed)           0.975    10.194    Pipe_Div_reg[5][2]_srl6_i_5_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I0_O)        0.124    10.318 r  Pipe_Div_reg[5][2]_srl6_i_9/O
                         net (fo=1, routed)           0.000    10.318    Pipe_Div_reg[5][2]_srl6_i_9_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.716 r  Pipe_Div_reg[5][2]_srl6_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.716    Pipe_Div_reg[5][2]_srl6_i_2_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.830 r  Pipe_Div_reg[5][6]_srl6_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.830    Pipe_Div_reg[5][6]_srl6_i_2_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.164 r  Pipe_Div_reg[5][10]_srl6_i_2/O[1]
                         net (fo=11, routed)          0.959    12.123    Pipe_Div_reg[5][10]_srl6_i_2_n_6
    SLICE_X11Y43         LUT3 (Prop_lut3_I2_O)        0.303    12.426 r  Pipe_Div_reg[5][17]_srl6_i_87/O
                         net (fo=1, routed)           0.339    12.765    Pipe_Div_reg[5][17]_srl6_i_87_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.169 r  Pipe_Div_reg[5][17]_srl6_i_67/CO[3]
                         net (fo=1, routed)           0.000    13.169    Pipe_Div_reg[5][17]_srl6_i_67_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.286 r  Pipe_Div_reg[5][17]_srl6_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.286    Pipe_Div_reg[5][17]_srl6_i_33_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.505 r  Pipe_Div_reg[5][17]_srl6_i_14/O[0]
                         net (fo=3, routed)           0.664    14.170    Pipe_Div_reg[5][17]_srl6_i_14_n_7
    SLICE_X9Y44          LUT4 (Prop_lut4_I1_O)        0.295    14.465 r  Pipe_Div_reg[5][17]_srl6_i_63/O
                         net (fo=1, routed)           0.000    14.465    Pipe_Div_reg[5][17]_srl6_i_63_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.866 r  Pipe_Div_reg[5][17]_srl6_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.866    Pipe_Div_reg[5][17]_srl6_i_24_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.980 r  Pipe_Div_reg[5][17]_srl6_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.980    Pipe_Div_reg[5][17]_srl6_i_11_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.251 r  Pipe_Div_reg[5][17]_srl6_i_3/CO[0]
                         net (fo=18, routed)          0.682    15.932    Pipe_Div_reg[5][17]_srl6_i_3_n_3
    SLICE_X3Y46          LUT5 (Prop_lut5_I1_O)        0.373    16.305 r  Pipe_Div_reg[5][0]_srl6_i_1/O
                         net (fo=1, routed)           0.000    16.305    Pipe_Div_reg[5][0]_srl6_i_1_n_0
    SLICE_X3Y46          FDRE                                         r  Pipe_Div_reg[5][0]_srl6_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.519    14.860    clk_IBUF_BUFG
    SLICE_X3Y46          FDRE                                         r  Pipe_Div_reg[5][0]_srl6_srlopt/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y46          FDRE (Setup_fdre_C_D)        0.029    15.128    Pipe_Div_reg[5][0]_srl6_srlopt
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                         -16.305    
  -------------------------------------------------------------------
                         slack                                 -1.177    

Slack (VIOLATED) :        -1.176ns  (required time - arrival time)
  Source:                 Pipe_Multi_reg[4][4]_srl2_srlopt/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pipe_Div_reg[5][17]_srl6_srlopt/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.134ns  (logic 5.110ns (45.897%)  route 6.024ns (54.103%))
  Logic Levels:           18  (CARRY4=11 LUT3=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.636     5.157    clk_IBUF_BUFG
    SLICE_X3Y40          FDRE                                         r  Pipe_Multi_reg[4][4]_srl2_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  Pipe_Multi_reg[4][4]_srl2_srlopt/Q
                         net (fo=26, routed)          0.677     6.290    Pipe_Multi_reg[5][4]
    SLICE_X3Y42          LUT3 (Prop_lut3_I1_O)        0.124     6.414 r  Pipe_Div_reg[5][2]_srl6_i_57/O
                         net (fo=1, routed)           0.757     7.171    Pipe_Div_reg[5][2]_srl6_i_57_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.569 r  Pipe_Div_reg[5][2]_srl6_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.569    Pipe_Div_reg[5][2]_srl6_i_27_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.808 r  Pipe_Div_reg[5][6]_srl6_i_17/O[2]
                         net (fo=3, routed)           0.698     8.505    Pipe_Div_reg[5][6]_srl6_i_17_n_5
    SLICE_X3Y42          LUT3 (Prop_lut3_I1_O)        0.302     8.807 r  Pipe_Div_reg[5][2]_srl6_i_22/O
                         net (fo=2, routed)           0.287     9.095    Pipe_Div_reg[5][2]_srl6_i_22_n_0
    SLICE_X1Y42          LUT5 (Prop_lut5_I1_O)        0.124     9.219 r  Pipe_Div_reg[5][2]_srl6_i_5/O
                         net (fo=2, routed)           0.975    10.194    Pipe_Div_reg[5][2]_srl6_i_5_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I0_O)        0.124    10.318 r  Pipe_Div_reg[5][2]_srl6_i_9/O
                         net (fo=1, routed)           0.000    10.318    Pipe_Div_reg[5][2]_srl6_i_9_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.716 r  Pipe_Div_reg[5][2]_srl6_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.716    Pipe_Div_reg[5][2]_srl6_i_2_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.830 r  Pipe_Div_reg[5][6]_srl6_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.830    Pipe_Div_reg[5][6]_srl6_i_2_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.164 r  Pipe_Div_reg[5][10]_srl6_i_2/O[1]
                         net (fo=11, routed)          0.959    12.123    Pipe_Div_reg[5][10]_srl6_i_2_n_6
    SLICE_X11Y43         LUT3 (Prop_lut3_I2_O)        0.303    12.426 r  Pipe_Div_reg[5][17]_srl6_i_87/O
                         net (fo=1, routed)           0.339    12.765    Pipe_Div_reg[5][17]_srl6_i_87_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.169 r  Pipe_Div_reg[5][17]_srl6_i_67/CO[3]
                         net (fo=1, routed)           0.000    13.169    Pipe_Div_reg[5][17]_srl6_i_67_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.286 r  Pipe_Div_reg[5][17]_srl6_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.286    Pipe_Div_reg[5][17]_srl6_i_33_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.505 r  Pipe_Div_reg[5][17]_srl6_i_14/O[0]
                         net (fo=3, routed)           0.664    14.170    Pipe_Div_reg[5][17]_srl6_i_14_n_7
    SLICE_X9Y44          LUT4 (Prop_lut4_I1_O)        0.295    14.465 r  Pipe_Div_reg[5][17]_srl6_i_63/O
                         net (fo=1, routed)           0.000    14.465    Pipe_Div_reg[5][17]_srl6_i_63_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.866 r  Pipe_Div_reg[5][17]_srl6_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.866    Pipe_Div_reg[5][17]_srl6_i_24_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.980 r  Pipe_Div_reg[5][17]_srl6_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.980    Pipe_Div_reg[5][17]_srl6_i_11_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.251 r  Pipe_Div_reg[5][17]_srl6_i_3/CO[0]
                         net (fo=18, routed)          0.667    15.918    Pipe_Div_reg[5][17]_srl6_i_3_n_3
    SLICE_X5Y47          LUT5 (Prop_lut5_I1_O)        0.373    16.291 r  Pipe_Div_reg[5][17]_srl6_i_1/O
                         net (fo=1, routed)           0.000    16.291    Pipe_Div_reg[5][17]_srl6_i_1_n_0
    SLICE_X5Y47          FDRE                                         r  Pipe_Div_reg[5][17]_srl6_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.518    14.859    clk_IBUF_BUFG
    SLICE_X5Y47          FDRE                                         r  Pipe_Div_reg[5][17]_srl6_srlopt/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X5Y47          FDRE (Setup_fdre_C_D)        0.031    15.115    Pipe_Div_reg[5][17]_srl6_srlopt
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -16.291    
  -------------------------------------------------------------------
                         slack                                 -1.176    

Slack (VIOLATED) :        -1.172ns  (required time - arrival time)
  Source:                 Pipe_Multi_reg[4][4]_srl2_srlopt/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pipe_Div_reg[5][4]_srl6_srlopt/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.145ns  (logic 5.110ns (45.850%)  route 6.035ns (54.150%))
  Logic Levels:           18  (CARRY4=11 LUT3=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.636     5.157    clk_IBUF_BUFG
    SLICE_X3Y40          FDRE                                         r  Pipe_Multi_reg[4][4]_srl2_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  Pipe_Multi_reg[4][4]_srl2_srlopt/Q
                         net (fo=26, routed)          0.677     6.290    Pipe_Multi_reg[5][4]
    SLICE_X3Y42          LUT3 (Prop_lut3_I1_O)        0.124     6.414 r  Pipe_Div_reg[5][2]_srl6_i_57/O
                         net (fo=1, routed)           0.757     7.171    Pipe_Div_reg[5][2]_srl6_i_57_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.569 r  Pipe_Div_reg[5][2]_srl6_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.569    Pipe_Div_reg[5][2]_srl6_i_27_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.808 r  Pipe_Div_reg[5][6]_srl6_i_17/O[2]
                         net (fo=3, routed)           0.698     8.505    Pipe_Div_reg[5][6]_srl6_i_17_n_5
    SLICE_X3Y42          LUT3 (Prop_lut3_I1_O)        0.302     8.807 r  Pipe_Div_reg[5][2]_srl6_i_22/O
                         net (fo=2, routed)           0.287     9.095    Pipe_Div_reg[5][2]_srl6_i_22_n_0
    SLICE_X1Y42          LUT5 (Prop_lut5_I1_O)        0.124     9.219 r  Pipe_Div_reg[5][2]_srl6_i_5/O
                         net (fo=2, routed)           0.975    10.194    Pipe_Div_reg[5][2]_srl6_i_5_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I0_O)        0.124    10.318 r  Pipe_Div_reg[5][2]_srl6_i_9/O
                         net (fo=1, routed)           0.000    10.318    Pipe_Div_reg[5][2]_srl6_i_9_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.716 r  Pipe_Div_reg[5][2]_srl6_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.716    Pipe_Div_reg[5][2]_srl6_i_2_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.830 r  Pipe_Div_reg[5][6]_srl6_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.830    Pipe_Div_reg[5][6]_srl6_i_2_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.164 r  Pipe_Div_reg[5][10]_srl6_i_2/O[1]
                         net (fo=11, routed)          0.959    12.123    Pipe_Div_reg[5][10]_srl6_i_2_n_6
    SLICE_X11Y43         LUT3 (Prop_lut3_I2_O)        0.303    12.426 r  Pipe_Div_reg[5][17]_srl6_i_87/O
                         net (fo=1, routed)           0.339    12.765    Pipe_Div_reg[5][17]_srl6_i_87_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.169 r  Pipe_Div_reg[5][17]_srl6_i_67/CO[3]
                         net (fo=1, routed)           0.000    13.169    Pipe_Div_reg[5][17]_srl6_i_67_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.286 r  Pipe_Div_reg[5][17]_srl6_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.286    Pipe_Div_reg[5][17]_srl6_i_33_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.505 r  Pipe_Div_reg[5][17]_srl6_i_14/O[0]
                         net (fo=3, routed)           0.664    14.170    Pipe_Div_reg[5][17]_srl6_i_14_n_7
    SLICE_X9Y44          LUT4 (Prop_lut4_I1_O)        0.295    14.465 r  Pipe_Div_reg[5][17]_srl6_i_63/O
                         net (fo=1, routed)           0.000    14.465    Pipe_Div_reg[5][17]_srl6_i_63_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.866 r  Pipe_Div_reg[5][17]_srl6_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.866    Pipe_Div_reg[5][17]_srl6_i_24_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.980 r  Pipe_Div_reg[5][17]_srl6_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.980    Pipe_Div_reg[5][17]_srl6_i_11_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.251 r  Pipe_Div_reg[5][17]_srl6_i_3/CO[0]
                         net (fo=18, routed)          0.679    15.929    Pipe_Div_reg[5][17]_srl6_i_3_n_3
    SLICE_X3Y46          LUT5 (Prop_lut5_I1_O)        0.373    16.302 r  Pipe_Div_reg[5][4]_srl6_i_1/O
                         net (fo=1, routed)           0.000    16.302    Pipe_Div_reg[5][4]_srl6_i_1_n_0
    SLICE_X3Y46          FDRE                                         r  Pipe_Div_reg[5][4]_srl6_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.519    14.860    clk_IBUF_BUFG
    SLICE_X3Y46          FDRE                                         r  Pipe_Div_reg[5][4]_srl6_srlopt/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y46          FDRE (Setup_fdre_C_D)        0.031    15.130    Pipe_Div_reg[5][4]_srl6_srlopt
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                         -16.302    
  -------------------------------------------------------------------
                         slack                                 -1.172    

Slack (VIOLATED) :        -1.162ns  (required time - arrival time)
  Source:                 Pipe_Multi_reg[4][4]_srl2_srlopt/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pipe_Div_reg[5][6]_srl6_srlopt/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.119ns  (logic 5.110ns (45.956%)  route 6.009ns (54.044%))
  Logic Levels:           18  (CARRY4=11 LUT3=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.636     5.157    clk_IBUF_BUFG
    SLICE_X3Y40          FDRE                                         r  Pipe_Multi_reg[4][4]_srl2_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  Pipe_Multi_reg[4][4]_srl2_srlopt/Q
                         net (fo=26, routed)          0.677     6.290    Pipe_Multi_reg[5][4]
    SLICE_X3Y42          LUT3 (Prop_lut3_I1_O)        0.124     6.414 r  Pipe_Div_reg[5][2]_srl6_i_57/O
                         net (fo=1, routed)           0.757     7.171    Pipe_Div_reg[5][2]_srl6_i_57_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.569 r  Pipe_Div_reg[5][2]_srl6_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.569    Pipe_Div_reg[5][2]_srl6_i_27_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.808 r  Pipe_Div_reg[5][6]_srl6_i_17/O[2]
                         net (fo=3, routed)           0.698     8.505    Pipe_Div_reg[5][6]_srl6_i_17_n_5
    SLICE_X3Y42          LUT3 (Prop_lut3_I1_O)        0.302     8.807 r  Pipe_Div_reg[5][2]_srl6_i_22/O
                         net (fo=2, routed)           0.287     9.095    Pipe_Div_reg[5][2]_srl6_i_22_n_0
    SLICE_X1Y42          LUT5 (Prop_lut5_I1_O)        0.124     9.219 r  Pipe_Div_reg[5][2]_srl6_i_5/O
                         net (fo=2, routed)           0.975    10.194    Pipe_Div_reg[5][2]_srl6_i_5_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I0_O)        0.124    10.318 r  Pipe_Div_reg[5][2]_srl6_i_9/O
                         net (fo=1, routed)           0.000    10.318    Pipe_Div_reg[5][2]_srl6_i_9_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.716 r  Pipe_Div_reg[5][2]_srl6_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.716    Pipe_Div_reg[5][2]_srl6_i_2_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.830 r  Pipe_Div_reg[5][6]_srl6_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.830    Pipe_Div_reg[5][6]_srl6_i_2_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.164 r  Pipe_Div_reg[5][10]_srl6_i_2/O[1]
                         net (fo=11, routed)          0.959    12.123    Pipe_Div_reg[5][10]_srl6_i_2_n_6
    SLICE_X11Y43         LUT3 (Prop_lut3_I2_O)        0.303    12.426 r  Pipe_Div_reg[5][17]_srl6_i_87/O
                         net (fo=1, routed)           0.339    12.765    Pipe_Div_reg[5][17]_srl6_i_87_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.169 r  Pipe_Div_reg[5][17]_srl6_i_67/CO[3]
                         net (fo=1, routed)           0.000    13.169    Pipe_Div_reg[5][17]_srl6_i_67_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.286 r  Pipe_Div_reg[5][17]_srl6_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.286    Pipe_Div_reg[5][17]_srl6_i_33_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.505 r  Pipe_Div_reg[5][17]_srl6_i_14/O[0]
                         net (fo=3, routed)           0.664    14.170    Pipe_Div_reg[5][17]_srl6_i_14_n_7
    SLICE_X9Y44          LUT4 (Prop_lut4_I1_O)        0.295    14.465 r  Pipe_Div_reg[5][17]_srl6_i_63/O
                         net (fo=1, routed)           0.000    14.465    Pipe_Div_reg[5][17]_srl6_i_63_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.866 r  Pipe_Div_reg[5][17]_srl6_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.866    Pipe_Div_reg[5][17]_srl6_i_24_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.980 r  Pipe_Div_reg[5][17]_srl6_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.980    Pipe_Div_reg[5][17]_srl6_i_11_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.251 r  Pipe_Div_reg[5][17]_srl6_i_3/CO[0]
                         net (fo=18, routed)          0.653    15.904    Pipe_Div_reg[5][17]_srl6_i_3_n_3
    SLICE_X5Y46          LUT5 (Prop_lut5_I1_O)        0.373    16.277 r  Pipe_Div_reg[5][6]_srl6_i_1/O
                         net (fo=1, routed)           0.000    16.277    Pipe_Div_reg[5][6]_srl6_i_1_n_0
    SLICE_X5Y46          FDRE                                         r  Pipe_Div_reg[5][6]_srl6_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.517    14.858    clk_IBUF_BUFG
    SLICE_X5Y46          FDRE                                         r  Pipe_Div_reg[5][6]_srl6_srlopt/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X5Y46          FDRE (Setup_fdre_C_D)        0.032    15.115    Pipe_Div_reg[5][6]_srl6_srlopt
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -16.277    
  -------------------------------------------------------------------
                         slack                                 -1.162    

Slack (VIOLATED) :        -1.158ns  (required time - arrival time)
  Source:                 Pipe_Multi_reg[4][4]_srl2_srlopt/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pipe_Div_reg[5][3]_srl6_srlopt/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.114ns  (logic 5.110ns (45.977%)  route 6.004ns (54.023%))
  Logic Levels:           18  (CARRY4=11 LUT3=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.636     5.157    clk_IBUF_BUFG
    SLICE_X3Y40          FDRE                                         r  Pipe_Multi_reg[4][4]_srl2_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  Pipe_Multi_reg[4][4]_srl2_srlopt/Q
                         net (fo=26, routed)          0.677     6.290    Pipe_Multi_reg[5][4]
    SLICE_X3Y42          LUT3 (Prop_lut3_I1_O)        0.124     6.414 r  Pipe_Div_reg[5][2]_srl6_i_57/O
                         net (fo=1, routed)           0.757     7.171    Pipe_Div_reg[5][2]_srl6_i_57_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.569 r  Pipe_Div_reg[5][2]_srl6_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.569    Pipe_Div_reg[5][2]_srl6_i_27_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.808 r  Pipe_Div_reg[5][6]_srl6_i_17/O[2]
                         net (fo=3, routed)           0.698     8.505    Pipe_Div_reg[5][6]_srl6_i_17_n_5
    SLICE_X3Y42          LUT3 (Prop_lut3_I1_O)        0.302     8.807 r  Pipe_Div_reg[5][2]_srl6_i_22/O
                         net (fo=2, routed)           0.287     9.095    Pipe_Div_reg[5][2]_srl6_i_22_n_0
    SLICE_X1Y42          LUT5 (Prop_lut5_I1_O)        0.124     9.219 r  Pipe_Div_reg[5][2]_srl6_i_5/O
                         net (fo=2, routed)           0.975    10.194    Pipe_Div_reg[5][2]_srl6_i_5_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I0_O)        0.124    10.318 r  Pipe_Div_reg[5][2]_srl6_i_9/O
                         net (fo=1, routed)           0.000    10.318    Pipe_Div_reg[5][2]_srl6_i_9_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.716 r  Pipe_Div_reg[5][2]_srl6_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.716    Pipe_Div_reg[5][2]_srl6_i_2_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.830 r  Pipe_Div_reg[5][6]_srl6_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.830    Pipe_Div_reg[5][6]_srl6_i_2_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.164 r  Pipe_Div_reg[5][10]_srl6_i_2/O[1]
                         net (fo=11, routed)          0.959    12.123    Pipe_Div_reg[5][10]_srl6_i_2_n_6
    SLICE_X11Y43         LUT3 (Prop_lut3_I2_O)        0.303    12.426 r  Pipe_Div_reg[5][17]_srl6_i_87/O
                         net (fo=1, routed)           0.339    12.765    Pipe_Div_reg[5][17]_srl6_i_87_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.169 r  Pipe_Div_reg[5][17]_srl6_i_67/CO[3]
                         net (fo=1, routed)           0.000    13.169    Pipe_Div_reg[5][17]_srl6_i_67_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.286 r  Pipe_Div_reg[5][17]_srl6_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.286    Pipe_Div_reg[5][17]_srl6_i_33_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.505 r  Pipe_Div_reg[5][17]_srl6_i_14/O[0]
                         net (fo=3, routed)           0.664    14.170    Pipe_Div_reg[5][17]_srl6_i_14_n_7
    SLICE_X9Y44          LUT4 (Prop_lut4_I1_O)        0.295    14.465 r  Pipe_Div_reg[5][17]_srl6_i_63/O
                         net (fo=1, routed)           0.000    14.465    Pipe_Div_reg[5][17]_srl6_i_63_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.866 r  Pipe_Div_reg[5][17]_srl6_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.866    Pipe_Div_reg[5][17]_srl6_i_24_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.980 r  Pipe_Div_reg[5][17]_srl6_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.980    Pipe_Div_reg[5][17]_srl6_i_11_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.251 r  Pipe_Div_reg[5][17]_srl6_i_3/CO[0]
                         net (fo=18, routed)          0.648    15.899    Pipe_Div_reg[5][17]_srl6_i_3_n_3
    SLICE_X5Y46          LUT5 (Prop_lut5_I1_O)        0.373    16.272 r  Pipe_Div_reg[5][3]_srl6_i_1/O
                         net (fo=1, routed)           0.000    16.272    Pipe_Div_reg[5][3]_srl6_i_1_n_0
    SLICE_X5Y46          FDRE                                         r  Pipe_Div_reg[5][3]_srl6_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.517    14.858    clk_IBUF_BUFG
    SLICE_X5Y46          FDRE                                         r  Pipe_Div_reg[5][3]_srl6_srlopt/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X5Y46          FDRE (Setup_fdre_C_D)        0.031    15.114    Pipe_Div_reg[5][3]_srl6_srlopt
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -16.272    
  -------------------------------------------------------------------
                         slack                                 -1.158    

Slack (VIOLATED) :        -1.143ns  (required time - arrival time)
  Source:                 Pipe_Multi_reg[4][4]_srl2_srlopt/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pipe_Div_reg[5][16]_srl6_srlopt/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.097ns  (logic 5.110ns (46.047%)  route 5.987ns (53.953%))
  Logic Levels:           18  (CARRY4=11 LUT3=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.636     5.157    clk_IBUF_BUFG
    SLICE_X3Y40          FDRE                                         r  Pipe_Multi_reg[4][4]_srl2_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  Pipe_Multi_reg[4][4]_srl2_srlopt/Q
                         net (fo=26, routed)          0.677     6.290    Pipe_Multi_reg[5][4]
    SLICE_X3Y42          LUT3 (Prop_lut3_I1_O)        0.124     6.414 r  Pipe_Div_reg[5][2]_srl6_i_57/O
                         net (fo=1, routed)           0.757     7.171    Pipe_Div_reg[5][2]_srl6_i_57_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.569 r  Pipe_Div_reg[5][2]_srl6_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.569    Pipe_Div_reg[5][2]_srl6_i_27_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.808 r  Pipe_Div_reg[5][6]_srl6_i_17/O[2]
                         net (fo=3, routed)           0.698     8.505    Pipe_Div_reg[5][6]_srl6_i_17_n_5
    SLICE_X3Y42          LUT3 (Prop_lut3_I1_O)        0.302     8.807 r  Pipe_Div_reg[5][2]_srl6_i_22/O
                         net (fo=2, routed)           0.287     9.095    Pipe_Div_reg[5][2]_srl6_i_22_n_0
    SLICE_X1Y42          LUT5 (Prop_lut5_I1_O)        0.124     9.219 r  Pipe_Div_reg[5][2]_srl6_i_5/O
                         net (fo=2, routed)           0.975    10.194    Pipe_Div_reg[5][2]_srl6_i_5_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I0_O)        0.124    10.318 r  Pipe_Div_reg[5][2]_srl6_i_9/O
                         net (fo=1, routed)           0.000    10.318    Pipe_Div_reg[5][2]_srl6_i_9_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.716 r  Pipe_Div_reg[5][2]_srl6_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.716    Pipe_Div_reg[5][2]_srl6_i_2_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.830 r  Pipe_Div_reg[5][6]_srl6_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.830    Pipe_Div_reg[5][6]_srl6_i_2_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.164 r  Pipe_Div_reg[5][10]_srl6_i_2/O[1]
                         net (fo=11, routed)          0.959    12.123    Pipe_Div_reg[5][10]_srl6_i_2_n_6
    SLICE_X11Y43         LUT3 (Prop_lut3_I2_O)        0.303    12.426 r  Pipe_Div_reg[5][17]_srl6_i_87/O
                         net (fo=1, routed)           0.339    12.765    Pipe_Div_reg[5][17]_srl6_i_87_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.169 r  Pipe_Div_reg[5][17]_srl6_i_67/CO[3]
                         net (fo=1, routed)           0.000    13.169    Pipe_Div_reg[5][17]_srl6_i_67_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.286 r  Pipe_Div_reg[5][17]_srl6_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.286    Pipe_Div_reg[5][17]_srl6_i_33_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.505 r  Pipe_Div_reg[5][17]_srl6_i_14/O[0]
                         net (fo=3, routed)           0.664    14.170    Pipe_Div_reg[5][17]_srl6_i_14_n_7
    SLICE_X9Y44          LUT4 (Prop_lut4_I1_O)        0.295    14.465 r  Pipe_Div_reg[5][17]_srl6_i_63/O
                         net (fo=1, routed)           0.000    14.465    Pipe_Div_reg[5][17]_srl6_i_63_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.866 r  Pipe_Div_reg[5][17]_srl6_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.866    Pipe_Div_reg[5][17]_srl6_i_24_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.980 r  Pipe_Div_reg[5][17]_srl6_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.980    Pipe_Div_reg[5][17]_srl6_i_11_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.251 r  Pipe_Div_reg[5][17]_srl6_i_3/CO[0]
                         net (fo=18, routed)          0.631    15.882    Pipe_Div_reg[5][17]_srl6_i_3_n_3
    SLICE_X5Y46          LUT5 (Prop_lut5_I1_O)        0.373    16.255 r  Pipe_Div_reg[5][16]_srl6_i_1/O
                         net (fo=1, routed)           0.000    16.255    Pipe_Div_reg[5][16]_srl6_i_1_n_0
    SLICE_X5Y46          FDRE                                         r  Pipe_Div_reg[5][16]_srl6_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.517    14.858    clk_IBUF_BUFG
    SLICE_X5Y46          FDRE                                         r  Pipe_Div_reg[5][16]_srl6_srlopt/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X5Y46          FDRE (Setup_fdre_C_D)        0.029    15.112    Pipe_Div_reg[5][16]_srl6_srlopt
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -16.255    
  -------------------------------------------------------------------
                         slack                                 -1.143    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 BD/btnD_memory_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD/btnD_memory_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.445%)  route 0.208ns (59.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.567     1.450    BD/clk_IBUF_BUFG
    SLICE_X9Y49          FDCE                                         r  BD/btnD_memory_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDCE (Prop_fdce_C_Q)         0.141     1.591 r  BD/btnD_memory_reg[13]/Q
                         net (fo=2, routed)           0.208     1.799    BD/btnD_memory[13]
    SLICE_X8Y50          FDCE                                         r  BD/btnD_memory_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.834     1.962    BD/clk_IBUF_BUFG
    SLICE_X8Y50          FDCE                                         r  BD/btnD_memory_reg[14]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X8Y50          FDCE (Hold_fdce_C_D)         0.059     1.777    BD/btnD_memory_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 Pipe_Div_reg[5][15]_srl6_srlopt/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pipe_Div_reg[5][15]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X9Y47          FDRE                                         r  Pipe_Div_reg[5][15]_srl6_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  Pipe_Div_reg[5][15]_srl6_srlopt/Q
                         net (fo=1, routed)           0.116     1.707    srlopt_n_33
    SLICE_X8Y47          SRL16E                                       r  Pipe_Div_reg[5][15]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.837     1.964    clk_IBUF_BUFG
    SLICE_X8Y47          SRL16E                                       r  Pipe_Div_reg[5][15]_srl6/CLK
                         clock pessimism             -0.501     1.463    
    SLICE_X8Y47          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.646    Pipe_Div_reg[5][15]_srl6
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 BD/btnC_memory_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD/btnC_memory_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.224%)  route 0.271ns (65.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.567     1.450    BD/clk_IBUF_BUFG
    SLICE_X13Y48         FDCE                                         r  BD/btnC_memory_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDCE (Prop_fdce_C_Q)         0.141     1.591 r  BD/btnC_memory_reg[0]/Q
                         net (fo=2, routed)           0.271     1.862    BD/btnC_memory_reg_n_0_[0]
    SLICE_X13Y50         FDCE                                         r  BD/btnC_memory_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.834     1.962    BD/clk_IBUF_BUFG
    SLICE_X13Y50         FDCE                                         r  BD/btnC_memory_reg[1]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X13Y50         FDCE (Hold_fdce_C_D)         0.070     1.788    BD/btnC_memory_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 BD/btnD_memory_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD/btnD_memory_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.148ns (37.860%)  route 0.243ns (62.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.565     1.448    BD/clk_IBUF_BUFG
    SLICE_X10Y52         FDCE                                         r  BD/btnD_memory_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDCE (Prop_fdce_C_Q)         0.148     1.596 r  BD/btnD_memory_reg[6]/Q
                         net (fo=2, routed)           0.243     1.839    BD/btnD_memory[6]
    SLICE_X10Y49         FDCE                                         r  BD/btnD_memory_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.837     1.964    BD/clk_IBUF_BUFG
    SLICE_X10Y49         FDCE                                         r  BD/btnD_memory_reg[7]/C
                         clock pessimism             -0.244     1.720    
    SLICE_X10Y49         FDCE (Hold_fdce_C_D)         0.006     1.726    BD/btnD_memory_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 BD/btnU_memory_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD/btnU_memory_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.378%)  route 0.065ns (31.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.565     1.448    BD/clk_IBUF_BUFG
    SLICE_X13Y52         FDCE                                         r  BD/btnU_memory_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  BD/btnU_memory_reg[18]/Q
                         net (fo=2, routed)           0.065     1.654    BD/btnU_memory[18]
    SLICE_X12Y52         FDCE                                         r  BD/btnU_memory_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.834     1.962    BD/clk_IBUF_BUFG
    SLICE_X12Y52         FDCE                                         r  BD/btnU_memory_reg[19]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X12Y52         FDCE (Hold_fdce_C_D)         0.076     1.537    BD/btnU_memory_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.654    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 Pipe_Div_reg[5][12]_srl6_srlopt/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pipe_Div_reg[5][12]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X9Y48          FDRE                                         r  Pipe_Div_reg[5][12]_srl6_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  Pipe_Div_reg[5][12]_srl6_srlopt/Q
                         net (fo=1, routed)           0.110     1.701    srlopt_n_29
    SLICE_X8Y47          SRL16E                                       r  Pipe_Div_reg[5][12]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.837     1.964    clk_IBUF_BUFG
    SLICE_X8Y47          SRL16E                                       r  Pipe_Div_reg[5][12]_srl6/CLK
                         clock pessimism             -0.498     1.466    
    SLICE_X8Y47          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.583    Pipe_Div_reg[5][12]_srl6
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Pipe_Div_reg[5][3]_srl6_srlopt/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pipe_Div_reg[5][3]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.593     1.476    clk_IBUF_BUFG
    SLICE_X5Y46          FDRE                                         r  Pipe_Div_reg[5][3]_srl6_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  Pipe_Div_reg[5][3]_srl6_srlopt/Q
                         net (fo=1, routed)           0.102     1.719    srlopt_n_24
    SLICE_X6Y46          SRL16E                                       r  Pipe_Div_reg[5][3]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.864     1.991    clk_IBUF_BUFG
    SLICE_X6Y46          SRL16E                                       r  Pipe_Div_reg[5][3]_srl6/CLK
                         clock pessimism             -0.499     1.492    
    SLICE_X6Y46          SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.600    Pipe_Div_reg[5][3]_srl6
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 Pipe_Div_reg[5][13]_srl6_srlopt/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pipe_Div_reg[5][13]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X9Y48          FDRE                                         r  Pipe_Div_reg[5][13]_srl6_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  Pipe_Div_reg[5][13]_srl6_srlopt/Q
                         net (fo=1, routed)           0.110     1.701    srlopt_n_7
    SLICE_X8Y47          SRL16E                                       r  Pipe_Div_reg[5][13]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.837     1.964    clk_IBUF_BUFG
    SLICE_X8Y47          SRL16E                                       r  Pipe_Div_reg[5][13]_srl6/CLK
                         clock pessimism             -0.498     1.466    
    SLICE_X8Y47          SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.581    Pipe_Div_reg[5][13]_srl6
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 Pipe_Div_reg[5][11]_srl6_srlopt/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pipe_Div_reg[5][11]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X9Y47          FDRE                                         r  Pipe_Div_reg[5][11]_srl6_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  Pipe_Div_reg[5][11]_srl6_srlopt/Q
                         net (fo=1, routed)           0.110     1.701    srlopt_n_32
    SLICE_X8Y47          SRL16E                                       r  Pipe_Div_reg[5][11]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.837     1.964    clk_IBUF_BUFG
    SLICE_X8Y47          SRL16E                                       r  Pipe_Div_reg[5][11]_srl6/CLK
                         clock pessimism             -0.501     1.463    
    SLICE_X8Y47          SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.571    Pipe_Div_reg[5][11]_srl6
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 Pipe_Div_reg[5][2]_srl6_srlopt/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pipe_Div_reg[5][2]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.593     1.476    clk_IBUF_BUFG
    SLICE_X5Y46          FDRE                                         r  Pipe_Div_reg[5][2]_srl6_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  Pipe_Div_reg[5][2]_srl6_srlopt/Q
                         net (fo=1, routed)           0.102     1.719    srlopt_n_27
    SLICE_X6Y46          SRL16E                                       r  Pipe_Div_reg[5][2]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.864     1.991    clk_IBUF_BUFG
    SLICE_X6Y46          SRL16E                                       r  Pipe_Div_reg[5][2]_srl6/CLK
                         clock pessimism             -0.499     1.492    
    SLICE_X6Y46          SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.586    Pipe_Div_reg[5][2]_srl6
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.133    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y18   Full_Count_Signal_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X0Y18    Pipe_Multi_reg[2]/CLK
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X9Y35    Decimal_Point_Signal_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X8Y33    FSM_onehot_Seg_Current_State_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y33    FSM_onehot_Seg_Current_State_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y34    FSM_onehot_Seg_Current_State_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y34    FSM_onehot_Seg_Current_State_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y33    FSM_onehot_Seg_Current_State_reg[4]/C
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X15Y33   Finish_Display_Timer_Process.display_counter_reg[0]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y46    Pipe_Div_reg[5][0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y46    Pipe_Div_reg[5][0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X8Y47    Pipe_Div_reg[5][10]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X8Y47    Pipe_Div_reg[5][10]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X8Y47    Pipe_Div_reg[5][11]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X8Y47    Pipe_Div_reg[5][11]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X8Y47    Pipe_Div_reg[5][12]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X8Y47    Pipe_Div_reg[5][12]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X8Y47    Pipe_Div_reg[5][13]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X8Y47    Pipe_Div_reg[5][13]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y46    Pipe_Div_reg[5][0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y46    Pipe_Div_reg[5][0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X8Y47    Pipe_Div_reg[5][10]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X8Y47    Pipe_Div_reg[5][10]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X8Y47    Pipe_Div_reg[5][11]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X8Y47    Pipe_Div_reg[5][11]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X8Y47    Pipe_Div_reg[5][12]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X8Y47    Pipe_Div_reg[5][12]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X8Y47    Pipe_Div_reg[5][13]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X8Y47    Pipe_Div_reg[5][13]_srl6/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_reset_sw
                            (input port)
  Destination:            Decrease_Again_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.113ns  (logic 1.606ns (22.582%)  route 5.506ns (77.418%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  system_reset_sw (IN)
                         net (fo=0)                   0.000     0.000    system_reset_sw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  system_reset_sw_IBUF_inst/O
                         net (fo=361, routed)         4.436     5.892    system_reset_sw_IBUF
    SLICE_X5Y36          LUT4 (Prop_lut4_I0_O)        0.150     6.042 f  Decrease_Again_i_2/O
                         net (fo=1, routed)           1.070     7.113    Decrease_Again0
    SLICE_X12Y39         FDCE                                         f  Decrease_Again_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_reset_sw
                            (input port)
  Destination:            Increase_Again_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.679ns  (logic 1.608ns (24.080%)  route 5.070ns (75.920%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  system_reset_sw (IN)
                         net (fo=0)                   0.000     0.000    system_reset_sw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  system_reset_sw_IBUF_inst/O
                         net (fo=361, routed)         4.295     5.752    system_reset_sw_IBUF
    SLICE_X7Y34          LUT4 (Prop_lut4_I0_O)        0.152     5.904 f  Increase_Again_i_1/O
                         net (fo=1, routed)           0.775     6.679    Increase_Again0
    SLICE_X13Y36         FDCE                                         f  Increase_Again_reg/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_reset_sw
                            (input port)
  Destination:            Increase_Again_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.598ns  (logic 0.268ns (10.327%)  route 2.329ns (89.673%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  system_reset_sw (IN)
                         net (fo=0)                   0.000     0.000    system_reset_sw
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  system_reset_sw_IBUF_inst/O
                         net (fo=361, routed)         1.991     2.216    system_reset_sw_IBUF
    SLICE_X7Y34          LUT4 (Prop_lut4_I0_O)        0.044     2.260 f  Increase_Again_i_1/O
                         net (fo=1, routed)           0.338     2.598    Increase_Again0
    SLICE_X13Y36         FDCE                                         f  Increase_Again_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_reset_sw
                            (input port)
  Destination:            Decrease_Again_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.803ns  (logic 0.266ns (9.500%)  route 2.536ns (90.500%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  system_reset_sw (IN)
                         net (fo=0)                   0.000     0.000    system_reset_sw
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  system_reset_sw_IBUF_inst/O
                         net (fo=361, routed)         2.064     2.288    system_reset_sw_IBUF
    SLICE_X5Y36          LUT4 (Prop_lut4_I0_O)        0.042     2.330 f  Decrease_Again_i_2/O
                         net (fo=1, routed)           0.472     2.803    Decrease_Again0
    SLICE_X12Y39         FDCE                                         f  Decrease_Again_reg/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_Seg_Current_State_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.263ns  (logic 4.457ns (43.426%)  route 5.806ns (56.574%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.628     5.149    clk_IBUF_BUFG
    SLICE_X7Y34          FDCE                                         r  FSM_onehot_Seg_Current_State_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDCE (Prop_fdce_C_Q)         0.456     5.605 r  FSM_onehot_Seg_Current_State_reg[3]/Q
                         net (fo=12, routed)          1.379     6.984    FSM_onehot_Seg_Current_State_reg_n_0_[3]
    SLICE_X11Y34         LUT6 (Prop_lut6_I3_O)        0.124     7.108 r  seg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.944     8.052    seg_OBUF[4]_inst_i_2_n_0
    SLICE_X13Y34         LUT3 (Prop_lut3_I2_O)        0.154     8.206 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.484    11.690    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.723    15.412 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.412    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_Seg_Current_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.210ns  (logic 4.528ns (44.350%)  route 5.682ns (55.650%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.561     5.082    clk_IBUF_BUFG
    SLICE_X8Y33          FDCE                                         r  FSM_onehot_Seg_Current_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDCE (Prop_fdce_C_Q)         0.518     5.600 r  FSM_onehot_Seg_Current_State_reg[1]/Q
                         net (fo=12, routed)          1.204     6.805    FSM_onehot_Seg_Current_State_reg_n_0_[1]
    SLICE_X7Y35          LUT6 (Prop_lut6_I5_O)        0.124     6.929 r  seg_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           1.025     7.954    seg_OBUF[1]_inst_i_2_n_0
    SLICE_X11Y33         LUT3 (Prop_lut3_I2_O)        0.149     8.103 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.452    11.555    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.737    15.292 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.292    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_Seg_Current_State_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.111ns  (logic 4.240ns (41.932%)  route 5.871ns (58.068%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.628     5.149    clk_IBUF_BUFG
    SLICE_X7Y34          FDCE                                         r  FSM_onehot_Seg_Current_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDCE (Prop_fdce_C_Q)         0.456     5.605 r  FSM_onehot_Seg_Current_State_reg[2]/Q
                         net (fo=12, routed)          1.581     7.186    FSM_onehot_Seg_Current_State_reg_n_0_[2]
    SLICE_X11Y35         LUT6 (Prop_lut6_I2_O)        0.124     7.310 r  seg_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.801     8.111    seg_OBUF[3]_inst_i_2_n_0
    SLICE_X13Y34         LUT3 (Prop_lut3_I2_O)        0.124     8.235 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.489    11.724    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    15.260 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.260    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_Seg_Current_State_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.011ns  (logic 4.468ns (44.637%)  route 5.542ns (55.363%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.628     5.149    clk_IBUF_BUFG
    SLICE_X7Y34          FDCE                                         r  FSM_onehot_Seg_Current_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDCE (Prop_fdce_C_Q)         0.456     5.605 r  FSM_onehot_Seg_Current_State_reg[2]/Q
                         net (fo=12, routed)          1.032     6.637    FSM_onehot_Seg_Current_State_reg_n_0_[2]
    SLICE_X9Y35          LUT6 (Prop_lut6_I2_O)        0.124     6.761 r  seg_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.810     7.571    seg_OBUF[6]_inst_i_2_n_0
    SLICE_X13Y34         LUT3 (Prop_lut3_I2_O)        0.149     7.720 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.700    11.420    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.739    15.160 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.160    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_Seg_Current_State_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.510ns  (logic 4.239ns (44.575%)  route 5.271ns (55.425%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.628     5.149    clk_IBUF_BUFG
    SLICE_X7Y34          FDCE                                         r  FSM_onehot_Seg_Current_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDCE (Prop_fdce_C_Q)         0.456     5.605 r  FSM_onehot_Seg_Current_State_reg[2]/Q
                         net (fo=12, routed)          1.375     6.981    FSM_onehot_Seg_Current_State_reg_n_0_[2]
    SLICE_X11Y35         LUT6 (Prop_lut6_I2_O)        0.124     7.105 r  seg_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.800     7.904    seg_OBUF[2]_inst_i_2_n_0
    SLICE_X11Y33         LUT3 (Prop_lut3_I2_O)        0.124     8.028 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.096    11.124    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.659 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.659    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_Seg_Current_State_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.442ns  (logic 4.208ns (44.570%)  route 5.234ns (55.430%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.628     5.149    clk_IBUF_BUFG
    SLICE_X7Y34          FDCE                                         r  FSM_onehot_Seg_Current_State_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDCE (Prop_fdce_C_Q)         0.456     5.605 r  FSM_onehot_Seg_Current_State_reg[3]/Q
                         net (fo=12, routed)          1.370     6.976    FSM_onehot_Seg_Current_State_reg_n_0_[3]
    SLICE_X11Y34         LUT6 (Prop_lut6_I3_O)        0.124     7.100 r  seg_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.422     7.521    seg_OBUF[5]_inst_i_2_n_0
    SLICE_X13Y34         LUT3 (Prop_lut3_I2_O)        0.124     7.645 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.442    11.087    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    14.591 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.591    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_Seg_Current_State_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.399ns  (logic 4.215ns (44.841%)  route 5.185ns (55.159%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.628     5.149    clk_IBUF_BUFG
    SLICE_X7Y34          FDCE                                         r  FSM_onehot_Seg_Current_State_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDCE (Prop_fdce_C_Q)         0.456     5.605 r  FSM_onehot_Seg_Current_State_reg[3]/Q
                         net (fo=12, routed)          1.053     6.659    FSM_onehot_Seg_Current_State_reg_n_0_[3]
    SLICE_X8Y34          LUT6 (Prop_lut6_I3_O)        0.124     6.783 r  seg_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.670     7.453    seg_OBUF[0]_inst_i_2_n_0
    SLICE_X8Y34          LUT3 (Prop_lut3_I2_O)        0.124     7.577 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.461    11.038    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    14.549 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.549    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_Seg_Current_State_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.189ns  (logic 4.078ns (44.375%)  route 5.111ns (55.625%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.628     5.149    clk_IBUF_BUFG
    SLICE_X7Y34          FDCE                                         r  FSM_onehot_Seg_Current_State_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDCE (Prop_fdce_C_Q)         0.456     5.605 r  FSM_onehot_Seg_Current_State_reg[3]/Q
                         net (fo=12, routed)          1.049     6.655    FSM_onehot_Seg_Current_State_reg_n_0_[3]
    SLICE_X8Y34          LUT6 (Prop_lut6_I3_O)        0.124     6.779 r  dp_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.062    10.840    dp_OBUF
    V7                   OBUF (Prop_obuf_I_O)         3.498    14.338 r  dp_OBUF_inst/O
                         net (fo=0)                   0.000    14.338    dp
    V7                                                                r  dp (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Led_Signal_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.151ns  (logic 3.977ns (43.466%)  route 5.173ns (56.534%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.627     5.148    clk_IBUF_BUFG
    SLICE_X3Y31          FDCE                                         r  Led_Signal_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  Led_Signal_reg[15]/Q
                         net (fo=3, routed)           5.173    10.777    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    14.299 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    14.299    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_Seg_Current_State_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.133ns  (logic 4.315ns (47.245%)  route 4.818ns (52.755%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.628     5.149    clk_IBUF_BUFG
    SLICE_X7Y34          FDCE                                         r  FSM_onehot_Seg_Current_State_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDCE (Prop_fdce_C_Q)         0.456     5.605 r  FSM_onehot_Seg_Current_State_reg[3]/Q
                         net (fo=12, routed)          1.371     6.976    FSM_onehot_Seg_Current_State_reg_n_0_[3]
    SLICE_X11Y33         LUT4 (Prop_lut4_I1_O)        0.153     7.129 r  an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.447    10.576    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.706    14.282 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.282    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PG_Current_State_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Increase_Again_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.224ns  (logic 0.185ns (15.113%)  route 1.039ns (84.887%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.564     1.447    clk_IBUF_BUFG
    SLICE_X13Y39         FDPE                                         r  PG_Current_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDPE (Prop_fdpe_C_Q)         0.141     1.588 r  PG_Current_State_reg[2]/Q
                         net (fo=107, routed)         0.701     2.289    PG_Current_State[2]
    SLICE_X7Y34          LUT4 (Prop_lut4_I3_O)        0.044     2.333 f  Increase_Again_i_1/O
                         net (fo=1, routed)           0.338     2.671    Increase_Again0
    SLICE_X13Y36         FDCE                                         f  Increase_Again_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PG_Current_State_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Decrease_Again_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.275ns  (logic 0.189ns (14.818%)  route 1.086ns (85.182%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.564     1.447    clk_IBUF_BUFG
    SLICE_X13Y39         FDPE                                         r  PG_Current_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDPE (Prop_fdpe_C_Q)         0.141     1.588 r  PG_Current_State_reg[2]/Q
                         net (fo=107, routed)         0.614     2.202    PG_Current_State[2]
    SLICE_X5Y36          LUT4 (Prop_lut4_I3_O)        0.048     2.250 f  Decrease_Again_i_2/O
                         net (fo=1, routed)           0.472     2.723    Decrease_Again0
    SLICE_X12Y39         FDCE                                         f  Decrease_Again_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PG_Current_State_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Decrease_Again_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.365ns  (logic 0.250ns (18.320%)  route 1.115ns (81.680%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.564     1.447    clk_IBUF_BUFG
    SLICE_X12Y38         FDCE                                         r  PG_Current_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDCE (Prop_fdce_C_Q)         0.148     1.595 f  PG_Current_State_reg[0]/Q
                         net (fo=120, routed)         0.627     2.222    BD/Q[0]
    SLICE_X6Y35          LUT3 (Prop_lut3_I2_O)        0.102     2.324 r  BD/Decrease_Again_i_1/O
                         net (fo=6, routed)           0.488     2.812    Decrease_Again
    SLICE_X12Y39         FDCE                                         r  Decrease_Again_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PG_Current_State_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Increase_Again_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.403ns  (logic 0.250ns (17.821%)  route 1.153ns (82.179%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.564     1.447    clk_IBUF_BUFG
    SLICE_X12Y38         FDCE                                         r  PG_Current_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDCE (Prop_fdce_C_Q)         0.148     1.595 f  PG_Current_State_reg[0]/Q
                         net (fo=120, routed)         0.627     2.222    BD/Q[0]
    SLICE_X6Y35          LUT3 (Prop_lut3_I2_O)        0.102     2.324 r  BD/Decrease_Again_i_1/O
                         net (fo=6, routed)           0.526     2.850    Decrease_Again
    SLICE_X13Y36         FDCE                                         r  Increase_Again_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Led_Signal_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.837ns  (logic 1.351ns (73.528%)  route 0.486ns (26.472%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.586     1.469    clk_IBUF_BUFG
    SLICE_X0Y29          FDCE                                         r  Led_Signal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  Led_Signal_reg[4]/Q
                         net (fo=4, routed)           0.486     2.096    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.306 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.306    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Led_Signal_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.880ns  (logic 1.343ns (71.442%)  route 0.537ns (28.558%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.587     1.470    clk_IBUF_BUFG
    SLICE_X0Y30          FDCE                                         r  Led_Signal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  Led_Signal_reg[2]/Q
                         net (fo=4, routed)           0.537     2.148    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.350 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.350    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Led_Signal_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.899ns  (logic 1.351ns (71.142%)  route 0.548ns (28.858%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.586     1.469    clk_IBUF_BUFG
    SLICE_X0Y29          FDCE                                         r  Led_Signal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  Led_Signal_reg[3]/Q
                         net (fo=4, routed)           0.548     2.158    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.368 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.368    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Led_Signal_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.950ns  (logic 1.395ns (71.504%)  route 0.556ns (28.496%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.587     1.470    clk_IBUF_BUFG
    SLICE_X2Y30          FDCE                                         r  Led_Signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.164     1.634 r  Led_Signal_reg[1]/Q
                         net (fo=4, routed)           0.556     2.190    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.421 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.421    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Led_Signal_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.996ns  (logic 1.347ns (67.482%)  route 0.649ns (32.518%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.587     1.470    clk_IBUF_BUFG
    SLICE_X1Y30          FDCE                                         r  Led_Signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  Led_Signal_reg[0]/Q
                         net (fo=4, routed)           0.649     2.260    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.466 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.466    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Led_Signal_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.052ns  (logic 1.346ns (65.615%)  route 0.705ns (34.385%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.586     1.469    clk_IBUF_BUFG
    SLICE_X0Y29          FDCE                                         r  Led_Signal_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  Led_Signal_reg[8]/Q
                         net (fo=4, routed)           0.705     2.316    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         1.205     3.521 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.521    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           634 Endpoints
Min Delay           634 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 config_mode_sw
                            (input port)
  Destination:            Tens_DC_Signal_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.340ns  (logic 3.534ns (31.162%)  route 7.806ns (68.838%))
  Logic Levels:           9  (CARRY4=1 IBUF=1 LUT2=1 LUT5=3 LUT6=3)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  config_mode_sw (IN)
                         net (fo=0)                   0.000     0.000    config_mode_sw
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  config_mode_sw_IBUF_inst/O
                         net (fo=49, routed)          3.416     4.869    BD/config_mode_sw_IBUF
    SLICE_X14Y42         LUT5 (Prop_lut5_I0_O)        0.124     4.993 r  BD/Pipe_Multi_reg[2]_i_25/O
                         net (fo=1, routed)           0.000     4.993    BD/Pipe_Multi_reg[2]_i_25_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.571 r  BD/Pipe_Multi_reg[2]_i_12/O[2]
                         net (fo=2, routed)           0.584     6.155    BD/O[1]
    SLICE_X12Y44         LUT6 (Prop_lut6_I0_O)        0.301     6.456 f  BD/Freq_DC_Calculation.duty_cycle[2]_i_2/O
                         net (fo=1, routed)           0.483     6.939    BD/Freq_DC_Calculation.duty_cycle[2]_i_2_n_0
    SLICE_X12Y44         LUT2 (Prop_lut2_I1_O)        0.116     7.055 r  BD/Freq_DC_Calculation.duty_cycle[2]_i_1/O
                         net (fo=12, routed)          0.938     7.993    BD/btnL_deb_o_reg_5
    SLICE_X15Y41         LUT6 (Prop_lut6_I0_O)        0.328     8.321 r  BD/Tens_DC_Signal[0]_i_11/O
                         net (fo=1, routed)           0.715     9.036    BD/Tens_DC_Signal[0]_i_11_n_0
    SLICE_X14Y41         LUT6 (Prop_lut6_I0_O)        0.124     9.160 f  BD/Tens_DC_Signal[0]_i_4/O
                         net (fo=3, routed)           0.812     9.973    BD/Tens_DC_Signal[0]_i_4_n_0
    SLICE_X13Y40         LUT5 (Prop_lut5_I4_O)        0.150    10.123 f  BD/Tens_DC_Signal[3]_i_3/O
                         net (fo=3, routed)           0.857    10.980    BD/Tens_DC_Signal[3]_i_3_n_0
    SLICE_X12Y40         LUT5 (Prop_lut5_I1_O)        0.360    11.340 r  BD/Tens_DC_Signal[3]_i_1/O
                         net (fo=1, routed)           0.000    11.340    BD_n_153
    SLICE_X12Y40         FDRE                                         r  Tens_DC_Signal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.448     4.789    clk_IBUF_BUFG
    SLICE_X12Y40         FDRE                                         r  Tens_DC_Signal_reg[3]/C

Slack:                    inf
  Source:                 config_mode_sw
                            (input port)
  Destination:            Tens_DC_Signal_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.312ns  (logic 3.506ns (30.992%)  route 7.806ns (69.008%))
  Logic Levels:           9  (CARRY4=1 IBUF=1 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  config_mode_sw (IN)
                         net (fo=0)                   0.000     0.000    config_mode_sw
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  config_mode_sw_IBUF_inst/O
                         net (fo=49, routed)          3.416     4.869    BD/config_mode_sw_IBUF
    SLICE_X14Y42         LUT5 (Prop_lut5_I0_O)        0.124     4.993 r  BD/Pipe_Multi_reg[2]_i_25/O
                         net (fo=1, routed)           0.000     4.993    BD/Pipe_Multi_reg[2]_i_25_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.571 r  BD/Pipe_Multi_reg[2]_i_12/O[2]
                         net (fo=2, routed)           0.584     6.155    BD/O[1]
    SLICE_X12Y44         LUT6 (Prop_lut6_I0_O)        0.301     6.456 f  BD/Freq_DC_Calculation.duty_cycle[2]_i_2/O
                         net (fo=1, routed)           0.483     6.939    BD/Freq_DC_Calculation.duty_cycle[2]_i_2_n_0
    SLICE_X12Y44         LUT2 (Prop_lut2_I1_O)        0.116     7.055 r  BD/Freq_DC_Calculation.duty_cycle[2]_i_1/O
                         net (fo=12, routed)          0.938     7.993    BD/btnL_deb_o_reg_5
    SLICE_X15Y41         LUT6 (Prop_lut6_I0_O)        0.328     8.321 r  BD/Tens_DC_Signal[0]_i_11/O
                         net (fo=1, routed)           0.715     9.036    BD/Tens_DC_Signal[0]_i_11_n_0
    SLICE_X14Y41         LUT6 (Prop_lut6_I0_O)        0.124     9.160 f  BD/Tens_DC_Signal[0]_i_4/O
                         net (fo=3, routed)           0.812     9.973    BD/Tens_DC_Signal[0]_i_4_n_0
    SLICE_X13Y40         LUT5 (Prop_lut5_I4_O)        0.150    10.123 f  BD/Tens_DC_Signal[3]_i_3/O
                         net (fo=3, routed)           0.857    10.980    BD/Tens_DC_Signal[3]_i_3_n_0
    SLICE_X12Y40         LUT4 (Prop_lut4_I3_O)        0.332    11.312 r  BD/Tens_DC_Signal[2]_i_1/O
                         net (fo=1, routed)           0.000    11.312    BD_n_154
    SLICE_X12Y40         FDRE                                         r  Tens_DC_Signal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.448     4.789    clk_IBUF_BUFG
    SLICE_X12Y40         FDRE                                         r  Tens_DC_Signal_reg[2]/C

Slack:                    inf
  Source:                 config_mode_sw
                            (input port)
  Destination:            Tens_DC_Signal_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.125ns  (logic 3.506ns (31.513%)  route 7.619ns (68.487%))
  Logic Levels:           9  (CARRY4=1 IBUF=1 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  config_mode_sw (IN)
                         net (fo=0)                   0.000     0.000    config_mode_sw
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  config_mode_sw_IBUF_inst/O
                         net (fo=49, routed)          3.416     4.869    BD/config_mode_sw_IBUF
    SLICE_X14Y42         LUT5 (Prop_lut5_I0_O)        0.124     4.993 r  BD/Pipe_Multi_reg[2]_i_25/O
                         net (fo=1, routed)           0.000     4.993    BD/Pipe_Multi_reg[2]_i_25_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.571 r  BD/Pipe_Multi_reg[2]_i_12/O[2]
                         net (fo=2, routed)           0.584     6.155    BD/O[1]
    SLICE_X12Y44         LUT6 (Prop_lut6_I0_O)        0.301     6.456 f  BD/Freq_DC_Calculation.duty_cycle[2]_i_2/O
                         net (fo=1, routed)           0.483     6.939    BD/Freq_DC_Calculation.duty_cycle[2]_i_2_n_0
    SLICE_X12Y44         LUT2 (Prop_lut2_I1_O)        0.116     7.055 r  BD/Freq_DC_Calculation.duty_cycle[2]_i_1/O
                         net (fo=12, routed)          0.938     7.993    BD/btnL_deb_o_reg_5
    SLICE_X15Y41         LUT6 (Prop_lut6_I0_O)        0.328     8.321 r  BD/Tens_DC_Signal[0]_i_11/O
                         net (fo=1, routed)           0.715     9.036    BD/Tens_DC_Signal[0]_i_11_n_0
    SLICE_X14Y41         LUT6 (Prop_lut6_I0_O)        0.124     9.160 f  BD/Tens_DC_Signal[0]_i_4/O
                         net (fo=3, routed)           0.812     9.973    BD/Tens_DC_Signal[0]_i_4_n_0
    SLICE_X13Y40         LUT5 (Prop_lut5_I4_O)        0.150    10.123 f  BD/Tens_DC_Signal[3]_i_3/O
                         net (fo=3, routed)           0.670    10.793    BD/Tens_DC_Signal[3]_i_3_n_0
    SLICE_X12Y40         LUT4 (Prop_lut4_I0_O)        0.332    11.125 r  BD/Tens_DC_Signal[1]_i_1/O
                         net (fo=1, routed)           0.000    11.125    BD_n_155
    SLICE_X12Y40         FDRE                                         r  Tens_DC_Signal_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.448     4.789    clk_IBUF_BUFG
    SLICE_X12Y40         FDRE                                         r  Tens_DC_Signal_reg[1]/C

Slack:                    inf
  Source:                 config_mode_sw
                            (input port)
  Destination:            Tens_DC_Signal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.743ns  (logic 3.148ns (29.301%)  route 7.595ns (70.699%))
  Logic Levels:           8  (CARRY4=1 IBUF=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  config_mode_sw (IN)
                         net (fo=0)                   0.000     0.000    config_mode_sw
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  config_mode_sw_IBUF_inst/O
                         net (fo=49, routed)          3.416     4.869    BD/config_mode_sw_IBUF
    SLICE_X14Y42         LUT5 (Prop_lut5_I0_O)        0.124     4.993 r  BD/Pipe_Multi_reg[2]_i_25/O
                         net (fo=1, routed)           0.000     4.993    BD/Pipe_Multi_reg[2]_i_25_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.571 r  BD/Pipe_Multi_reg[2]_i_12/O[2]
                         net (fo=2, routed)           0.584     6.155    BD/O[1]
    SLICE_X12Y44         LUT6 (Prop_lut6_I0_O)        0.301     6.456 f  BD/Freq_DC_Calculation.duty_cycle[2]_i_2/O
                         net (fo=1, routed)           0.483     6.939    BD/Freq_DC_Calculation.duty_cycle[2]_i_2_n_0
    SLICE_X12Y44         LUT2 (Prop_lut2_I1_O)        0.116     7.055 r  BD/Freq_DC_Calculation.duty_cycle[2]_i_1/O
                         net (fo=12, routed)          0.938     7.993    BD/btnL_deb_o_reg_5
    SLICE_X15Y41         LUT6 (Prop_lut6_I0_O)        0.328     8.321 r  BD/Tens_DC_Signal[0]_i_11/O
                         net (fo=1, routed)           0.715     9.036    BD/Tens_DC_Signal[0]_i_11_n_0
    SLICE_X14Y41         LUT6 (Prop_lut6_I0_O)        0.124     9.160 r  BD/Tens_DC_Signal[0]_i_4/O
                         net (fo=3, routed)           1.037    10.198    BD/Tens_DC_Signal[0]_i_4_n_0
    SLICE_X13Y40         LUT6 (Prop_lut6_I2_O)        0.124    10.322 r  BD/Tens_DC_Signal[0]_i_1/O
                         net (fo=4, routed)           0.421    10.743    BD_n_156
    SLICE_X12Y40         FDRE                                         r  Tens_DC_Signal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.448     4.789    clk_IBUF_BUFG
    SLICE_X12Y40         FDRE                                         r  Tens_DC_Signal_reg[0]/C

Slack:                    inf
  Source:                 config_mode_sw
                            (input port)
  Destination:            Tens_FR_Signal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.987ns  (logic 2.653ns (26.563%)  route 7.334ns (73.437%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  config_mode_sw (IN)
                         net (fo=0)                   0.000     0.000    config_mode_sw
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  config_mode_sw_IBUF_inst/O
                         net (fo=49, routed)          2.534     3.987    BD/config_mode_sw_IBUF
    SLICE_X1Y37          LUT6 (Prop_lut6_I1_O)        0.124     4.111 r  BD/Full_Count_Signal_reg_i_15/O
                         net (fo=1, routed)           0.455     4.565    BD/Full_Count_Signal_reg_i_15_n_0
    SLICE_X1Y38          LUT6 (Prop_lut6_I3_O)        0.124     4.689 r  BD/Full_Count_Signal_reg_i_5/O
                         net (fo=2, routed)           0.817     5.506    BD/sel[0]
    SLICE_X2Y39          LUT2 (Prop_lut2_I0_O)        0.146     5.652 r  BD/Freq_DC_Calculation.frequency[3]_i_1/O
                         net (fo=13, routed)          1.184     6.836    BD/frequency[0]
    SLICE_X4Y36          LUT5 (Prop_lut5_I3_O)        0.356     7.192 r  BD/Tens_FR_Signal[2]_i_4/O
                         net (fo=4, routed)           0.904     8.096    BD/Tens_FR_Signal[2]_i_4_n_0
    SLICE_X4Y37          LUT4 (Prop_lut4_I0_O)        0.326     8.422 r  BD/Tens_FR_Signal[0]_i_2/O
                         net (fo=2, routed)           0.883     9.304    BD/Tens_FR_Signal[0]_i_2_n_0
    SLICE_X5Y37          LUT6 (Prop_lut6_I0_O)        0.124     9.428 r  BD/Tens_FR_Signal[0]_i_1/O
                         net (fo=4, routed)           0.559     9.987    BD_n_176
    SLICE_X7Y37          FDRE                                         r  Tens_FR_Signal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.513     4.854    clk_IBUF_BUFG
    SLICE_X7Y37          FDRE                                         r  Tens_FR_Signal_reg[0]/C

Slack:                    inf
  Source:                 config_mode_sw
                            (input port)
  Destination:            Tens_FR_Signal_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.959ns  (logic 2.777ns (27.882%)  route 7.183ns (72.118%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  config_mode_sw (IN)
                         net (fo=0)                   0.000     0.000    config_mode_sw
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  config_mode_sw_IBUF_inst/O
                         net (fo=49, routed)          2.534     3.987    BD/config_mode_sw_IBUF
    SLICE_X1Y37          LUT6 (Prop_lut6_I1_O)        0.124     4.111 r  BD/Full_Count_Signal_reg_i_15/O
                         net (fo=1, routed)           0.455     4.565    BD/Full_Count_Signal_reg_i_15_n_0
    SLICE_X1Y38          LUT6 (Prop_lut6_I3_O)        0.124     4.689 r  BD/Full_Count_Signal_reg_i_5/O
                         net (fo=2, routed)           0.817     5.506    BD/sel[0]
    SLICE_X2Y39          LUT2 (Prop_lut2_I0_O)        0.146     5.652 r  BD/Freq_DC_Calculation.frequency[3]_i_1/O
                         net (fo=13, routed)          1.184     6.836    BD/frequency[0]
    SLICE_X4Y36          LUT5 (Prop_lut5_I3_O)        0.356     7.192 r  BD/Tens_FR_Signal[2]_i_4/O
                         net (fo=4, routed)           0.904     8.096    BD/Tens_FR_Signal[2]_i_4_n_0
    SLICE_X4Y37          LUT4 (Prop_lut4_I0_O)        0.326     8.422 r  BD/Tens_FR_Signal[0]_i_2/O
                         net (fo=2, routed)           0.883     9.304    BD/Tens_FR_Signal[0]_i_2_n_0
    SLICE_X5Y37          LUT6 (Prop_lut6_I0_O)        0.124     9.428 r  BD/Tens_FR_Signal[0]_i_1/O
                         net (fo=4, routed)           0.407     9.835    BD/Ones_FR_Signal_reg[3][0]
    SLICE_X7Y37          LUT3 (Prop_lut3_I2_O)        0.124     9.959 r  BD/Tens_FR_Signal[2]_i_1/O
                         net (fo=1, routed)           0.000     9.959    BD_n_174
    SLICE_X7Y37          FDRE                                         r  Tens_FR_Signal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.513     4.854    clk_IBUF_BUFG
    SLICE_X7Y37          FDRE                                         r  Tens_FR_Signal_reg[2]/C

Slack:                    inf
  Source:                 config_mode_sw
                            (input port)
  Destination:            Tens_FR_Signal_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.953ns  (logic 2.771ns (27.838%)  route 7.183ns (72.162%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  config_mode_sw (IN)
                         net (fo=0)                   0.000     0.000    config_mode_sw
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  config_mode_sw_IBUF_inst/O
                         net (fo=49, routed)          2.534     3.987    BD/config_mode_sw_IBUF
    SLICE_X1Y37          LUT6 (Prop_lut6_I1_O)        0.124     4.111 r  BD/Full_Count_Signal_reg_i_15/O
                         net (fo=1, routed)           0.455     4.565    BD/Full_Count_Signal_reg_i_15_n_0
    SLICE_X1Y38          LUT6 (Prop_lut6_I3_O)        0.124     4.689 r  BD/Full_Count_Signal_reg_i_5/O
                         net (fo=2, routed)           0.817     5.506    BD/sel[0]
    SLICE_X2Y39          LUT2 (Prop_lut2_I0_O)        0.146     5.652 r  BD/Freq_DC_Calculation.frequency[3]_i_1/O
                         net (fo=13, routed)          1.184     6.836    BD/frequency[0]
    SLICE_X4Y36          LUT5 (Prop_lut5_I3_O)        0.356     7.192 r  BD/Tens_FR_Signal[2]_i_4/O
                         net (fo=4, routed)           0.904     8.096    BD/Tens_FR_Signal[2]_i_4_n_0
    SLICE_X4Y37          LUT4 (Prop_lut4_I0_O)        0.326     8.422 r  BD/Tens_FR_Signal[0]_i_2/O
                         net (fo=2, routed)           0.883     9.304    BD/Tens_FR_Signal[0]_i_2_n_0
    SLICE_X5Y37          LUT6 (Prop_lut6_I0_O)        0.124     9.428 r  BD/Tens_FR_Signal[0]_i_1/O
                         net (fo=4, routed)           0.407     9.835    BD/Ones_FR_Signal_reg[3][0]
    SLICE_X7Y37          LUT3 (Prop_lut3_I0_O)        0.118     9.953 r  BD/Tens_FR_Signal[3]_i_1/O
                         net (fo=1, routed)           0.000     9.953    BD_n_173
    SLICE_X7Y37          FDRE                                         r  Tens_FR_Signal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.513     4.854    clk_IBUF_BUFG
    SLICE_X7Y37          FDRE                                         r  Tens_FR_Signal_reg[3]/C

Slack:                    inf
  Source:                 config_mode_sw
                            (input port)
  Destination:            Tens_FR_Signal_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.847ns  (logic 2.777ns (28.199%)  route 7.071ns (71.801%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  config_mode_sw (IN)
                         net (fo=0)                   0.000     0.000    config_mode_sw
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  config_mode_sw_IBUF_inst/O
                         net (fo=49, routed)          2.534     3.987    BD/config_mode_sw_IBUF
    SLICE_X1Y37          LUT6 (Prop_lut6_I1_O)        0.124     4.111 r  BD/Full_Count_Signal_reg_i_15/O
                         net (fo=1, routed)           0.455     4.565    BD/Full_Count_Signal_reg_i_15_n_0
    SLICE_X1Y38          LUT6 (Prop_lut6_I3_O)        0.124     4.689 r  BD/Full_Count_Signal_reg_i_5/O
                         net (fo=2, routed)           0.817     5.506    BD/sel[0]
    SLICE_X2Y39          LUT2 (Prop_lut2_I0_O)        0.146     5.652 r  BD/Freq_DC_Calculation.frequency[3]_i_1/O
                         net (fo=13, routed)          1.184     6.836    BD/frequency[0]
    SLICE_X4Y36          LUT5 (Prop_lut5_I3_O)        0.356     7.192 r  BD/Tens_FR_Signal[2]_i_4/O
                         net (fo=4, routed)           0.904     8.096    BD/Tens_FR_Signal[2]_i_4_n_0
    SLICE_X4Y37          LUT4 (Prop_lut4_I0_O)        0.326     8.422 r  BD/Tens_FR_Signal[0]_i_2/O
                         net (fo=2, routed)           0.883     9.304    BD/Tens_FR_Signal[0]_i_2_n_0
    SLICE_X5Y37          LUT6 (Prop_lut6_I0_O)        0.124     9.428 r  BD/Tens_FR_Signal[0]_i_1/O
                         net (fo=4, routed)           0.295     9.723    BD/Ones_FR_Signal_reg[3][0]
    SLICE_X7Y37          LUT3 (Prop_lut3_I2_O)        0.124     9.847 r  BD/Tens_FR_Signal[1]_i_1/O
                         net (fo=1, routed)           0.000     9.847    BD_n_175
    SLICE_X7Y37          FDRE                                         r  Tens_FR_Signal_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.513     4.854    clk_IBUF_BUFG
    SLICE_X7Y37          FDRE                                         r  Tens_FR_Signal_reg[1]/C

Slack:                    inf
  Source:                 config_mode_sw
                            (input port)
  Destination:            Ones_DC_Signal_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.412ns  (logic 3.148ns (33.444%)  route 6.264ns (66.556%))
  Logic Levels:           8  (CARRY4=1 IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  config_mode_sw (IN)
                         net (fo=0)                   0.000     0.000    config_mode_sw
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  config_mode_sw_IBUF_inst/O
                         net (fo=49, routed)          3.416     4.869    BD/config_mode_sw_IBUF
    SLICE_X14Y42         LUT5 (Prop_lut5_I0_O)        0.124     4.993 r  BD/Pipe_Multi_reg[2]_i_25/O
                         net (fo=1, routed)           0.000     4.993    BD/Pipe_Multi_reg[2]_i_25_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.571 r  BD/Pipe_Multi_reg[2]_i_12/O[2]
                         net (fo=2, routed)           0.584     6.155    BD/O[1]
    SLICE_X12Y44         LUT6 (Prop_lut6_I0_O)        0.301     6.456 f  BD/Freq_DC_Calculation.duty_cycle[2]_i_2/O
                         net (fo=1, routed)           0.483     6.939    BD/Freq_DC_Calculation.duty_cycle[2]_i_2_n_0
    SLICE_X12Y44         LUT2 (Prop_lut2_I1_O)        0.116     7.055 r  BD/Freq_DC_Calculation.duty_cycle[2]_i_1/O
                         net (fo=12, routed)          0.650     7.705    BD/btnL_deb_o_reg_5
    SLICE_X13Y42         LUT6 (Prop_lut6_I0_O)        0.328     8.033 r  BD/Ones_DC_Signal[3]_i_8/O
                         net (fo=1, routed)           0.650     8.684    BD/Ones_DC_Signal[3]_i_8_n_0
    SLICE_X13Y41         LUT6 (Prop_lut6_I1_O)        0.124     8.808 r  BD/Ones_DC_Signal[3]_i_4/O
                         net (fo=3, routed)           0.481     9.288    BD/Ones_DC_Signal[3]_i_4_n_0
    SLICE_X13Y41         LUT3 (Prop_lut3_I2_O)        0.124     9.412 r  BD/Ones_DC_Signal[1]_i_1/O
                         net (fo=1, routed)           0.000     9.412    p_1_in[1]
    SLICE_X13Y41         FDRE                                         r  Ones_DC_Signal_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.449     4.790    clk_IBUF_BUFG
    SLICE_X13Y41         FDRE                                         r  Ones_DC_Signal_reg[1]/C

Slack:                    inf
  Source:                 config_mode_sw
                            (input port)
  Destination:            Ones_DC_Signal_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.406ns  (logic 3.142ns (33.401%)  route 6.264ns (66.599%))
  Logic Levels:           8  (CARRY4=1 IBUF=1 LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  config_mode_sw (IN)
                         net (fo=0)                   0.000     0.000    config_mode_sw
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  config_mode_sw_IBUF_inst/O
                         net (fo=49, routed)          3.416     4.869    BD/config_mode_sw_IBUF
    SLICE_X14Y42         LUT5 (Prop_lut5_I0_O)        0.124     4.993 r  BD/Pipe_Multi_reg[2]_i_25/O
                         net (fo=1, routed)           0.000     4.993    BD/Pipe_Multi_reg[2]_i_25_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.571 r  BD/Pipe_Multi_reg[2]_i_12/O[2]
                         net (fo=2, routed)           0.584     6.155    BD/O[1]
    SLICE_X12Y44         LUT6 (Prop_lut6_I0_O)        0.301     6.456 f  BD/Freq_DC_Calculation.duty_cycle[2]_i_2/O
                         net (fo=1, routed)           0.483     6.939    BD/Freq_DC_Calculation.duty_cycle[2]_i_2_n_0
    SLICE_X12Y44         LUT2 (Prop_lut2_I1_O)        0.116     7.055 r  BD/Freq_DC_Calculation.duty_cycle[2]_i_1/O
                         net (fo=12, routed)          0.650     7.705    BD/btnL_deb_o_reg_5
    SLICE_X13Y42         LUT6 (Prop_lut6_I0_O)        0.328     8.033 r  BD/Ones_DC_Signal[3]_i_8/O
                         net (fo=1, routed)           0.650     8.684    BD/Ones_DC_Signal[3]_i_8_n_0
    SLICE_X13Y41         LUT6 (Prop_lut6_I1_O)        0.124     8.808 r  BD/Ones_DC_Signal[3]_i_4/O
                         net (fo=3, routed)           0.481     9.288    BD/Ones_DC_Signal[3]_i_4_n_0
    SLICE_X13Y41         LUT5 (Prop_lut5_I4_O)        0.118     9.406 r  BD/Ones_DC_Signal[2]_i_1/O
                         net (fo=1, routed)           0.000     9.406    p_1_in[2]
    SLICE_X13Y41         FDRE                                         r  Ones_DC_Signal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.449     4.790    clk_IBUF_BUFG
    SLICE_X13Y41         FDRE                                         r  Ones_DC_Signal_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Decrease_Again_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Finish_Display_Timer_Process.display_counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.367%)  route 0.162ns (43.633%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDCE                         0.000     0.000 r  Decrease_Again_reg/C
    SLICE_X12Y39         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  Decrease_Again_reg/Q
                         net (fo=29, routed)          0.162     0.326    BD/PG_Current_State_reg[0]_1
    SLICE_X15Y38         LUT4 (Prop_lut4_I2_O)        0.045     0.371 r  BD/Finish_Display_Timer_Process.display_counter[22]_i_1/O
                         net (fo=1, routed)           0.000     0.371    BD_n_116
    SLICE_X15Y38         FDCE                                         r  Finish_Display_Timer_Process.display_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.834     1.961    clk_IBUF_BUFG
    SLICE_X15Y38         FDCE                                         r  Finish_Display_Timer_Process.display_counter_reg[22]/C

Slack:                    inf
  Source:                 Decrease_Again_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Finish_Display_Timer_Process.display_counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.375ns  (logic 0.213ns (56.832%)  route 0.162ns (43.168%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDCE                         0.000     0.000 r  Decrease_Again_reg/C
    SLICE_X12Y39         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  Decrease_Again_reg/Q
                         net (fo=29, routed)          0.162     0.326    BD/PG_Current_State_reg[0]_1
    SLICE_X15Y38         LUT4 (Prop_lut4_I2_O)        0.049     0.375 r  BD/Finish_Display_Timer_Process.display_counter[25]_i_1/O
                         net (fo=1, routed)           0.000     0.375    BD_n_113
    SLICE_X15Y38         FDCE                                         r  Finish_Display_Timer_Process.display_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.834     1.961    clk_IBUF_BUFG
    SLICE_X15Y38         FDCE                                         r  Finish_Display_Timer_Process.display_counter_reg[25]/C

Slack:                    inf
  Source:                 Increase_Again_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Finish_Display_Timer_Process.display_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.708%)  route 0.212ns (53.292%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDCE                         0.000     0.000 r  Increase_Again_reg/C
    SLICE_X13Y36         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  Increase_Again_reg/Q
                         net (fo=29, routed)          0.212     0.353    BD/Increase_Again
    SLICE_X15Y36         LUT4 (Prop_lut4_I1_O)        0.045     0.398 r  BD/Finish_Display_Timer_Process.display_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     0.398    BD_n_123
    SLICE_X15Y36         FDCE                                         r  Finish_Display_Timer_Process.display_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X15Y36         FDCE                                         r  Finish_Display_Timer_Process.display_counter_reg[15]/C

Slack:                    inf
  Source:                 Increase_Again_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Finish_Display_Timer_Process.display_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.708%)  route 0.212ns (53.292%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDCE                         0.000     0.000 r  Increase_Again_reg/C
    SLICE_X13Y36         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  Increase_Again_reg/Q
                         net (fo=29, routed)          0.212     0.353    BD/Increase_Again
    SLICE_X15Y36         LUT4 (Prop_lut4_I1_O)        0.045     0.398 r  BD/Finish_Display_Timer_Process.display_counter[16]_i_1/O
                         net (fo=1, routed)           0.000     0.398    BD_n_122
    SLICE_X15Y36         FDCE                                         r  Finish_Display_Timer_Process.display_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X15Y36         FDCE                                         r  Finish_Display_Timer_Process.display_counter_reg[16]/C

Slack:                    inf
  Source:                 Decrease_Again_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Finish_Display_Timer_Process.display_counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.455ns  (logic 0.206ns (45.310%)  route 0.249ns (54.690%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDCE                         0.000     0.000 r  Decrease_Again_reg/C
    SLICE_X12Y39         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  Decrease_Again_reg/Q
                         net (fo=29, routed)          0.249     0.413    BD/PG_Current_State_reg[0]_1
    SLICE_X15Y38         LUT4 (Prop_lut4_I2_O)        0.042     0.455 r  BD/Finish_Display_Timer_Process.display_counter[24]_i_1/O
                         net (fo=1, routed)           0.000     0.455    BD_n_114
    SLICE_X15Y38         FDCE                                         r  Finish_Display_Timer_Process.display_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.834     1.961    clk_IBUF_BUFG
    SLICE_X15Y38         FDCE                                         r  Finish_Display_Timer_Process.display_counter_reg[24]/C

Slack:                    inf
  Source:                 Decrease_Again_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Finish_Display_Timer_Process.display_counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.458ns  (logic 0.209ns (45.668%)  route 0.249ns (54.332%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDCE                         0.000     0.000 r  Decrease_Again_reg/C
    SLICE_X12Y39         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  Decrease_Again_reg/Q
                         net (fo=29, routed)          0.249     0.413    BD/PG_Current_State_reg[0]_1
    SLICE_X15Y38         LUT4 (Prop_lut4_I2_O)        0.045     0.458 r  BD/Finish_Display_Timer_Process.display_counter[23]_i_1/O
                         net (fo=1, routed)           0.000     0.458    BD_n_115
    SLICE_X15Y38         FDCE                                         r  Finish_Display_Timer_Process.display_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.834     1.961    clk_IBUF_BUFG
    SLICE_X15Y38         FDCE                                         r  Finish_Display_Timer_Process.display_counter_reg[23]/C

Slack:                    inf
  Source:                 Decrease_Again_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Finish_Display_Timer_Process.display_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.461ns  (logic 0.209ns (45.329%)  route 0.252ns (54.671%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDCE                         0.000     0.000 r  Decrease_Again_reg/C
    SLICE_X12Y39         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  Decrease_Again_reg/Q
                         net (fo=29, routed)          0.252     0.416    BD/PG_Current_State_reg[0]_1
    SLICE_X15Y37         LUT4 (Prop_lut4_I2_O)        0.045     0.461 r  BD/Finish_Display_Timer_Process.display_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     0.461    BD_n_124
    SLICE_X15Y37         FDCE                                         r  Finish_Display_Timer_Process.display_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X15Y37         FDCE                                         r  Finish_Display_Timer_Process.display_counter_reg[14]/C

Slack:                    inf
  Source:                 Decrease_Again_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Finish_Display_Timer_Process.display_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.462ns  (logic 0.209ns (45.231%)  route 0.253ns (54.769%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDCE                         0.000     0.000 r  Decrease_Again_reg/C
    SLICE_X12Y39         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  Decrease_Again_reg/Q
                         net (fo=29, routed)          0.253     0.417    BD/PG_Current_State_reg[0]_1
    SLICE_X15Y37         LUT4 (Prop_lut4_I2_O)        0.045     0.462 r  BD/Finish_Display_Timer_Process.display_counter[19]_i_1/O
                         net (fo=1, routed)           0.000     0.462    BD_n_119
    SLICE_X15Y37         FDCE                                         r  Finish_Display_Timer_Process.display_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X15Y37         FDCE                                         r  Finish_Display_Timer_Process.display_counter_reg[19]/C

Slack:                    inf
  Source:                 Decrease_Again_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Finish_Display_Timer_Process.display_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.464ns  (logic 0.212ns (45.682%)  route 0.252ns (54.318%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDCE                         0.000     0.000 r  Decrease_Again_reg/C
    SLICE_X12Y39         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  Decrease_Again_reg/Q
                         net (fo=29, routed)          0.252     0.416    BD/PG_Current_State_reg[0]_1
    SLICE_X15Y37         LUT4 (Prop_lut4_I2_O)        0.048     0.464 r  BD/Finish_Display_Timer_Process.display_counter[17]_i_1/O
                         net (fo=1, routed)           0.000     0.464    BD_n_121
    SLICE_X15Y37         FDCE                                         r  Finish_Display_Timer_Process.display_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X15Y37         FDCE                                         r  Finish_Display_Timer_Process.display_counter_reg[17]/C

Slack:                    inf
  Source:                 Decrease_Again_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            PG_Current_State_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.465ns  (logic 0.209ns (44.971%)  route 0.256ns (55.029%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDCE                         0.000     0.000 r  Decrease_Again_reg/C
    SLICE_X12Y39         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  Decrease_Again_reg/Q
                         net (fo=29, routed)          0.200     0.364    BD/PG_Current_State_reg[0]_1
    SLICE_X12Y39         LUT6 (Prop_lut6_I3_O)        0.045     0.409 r  BD/PG_Current_State[1]_i_1/O
                         net (fo=1, routed)           0.056     0.465    BD_n_69
    SLICE_X13Y39         FDPE                                         r  PG_Current_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.834     1.961    clk_IBUF_BUFG
    SLICE_X13Y39         FDPE                                         r  PG_Current_State_reg[1]/C





