// Seed: 1261941494
module module_0;
  assign module_3.type_11 = 0;
  assign module_2.type_7  = 0;
  wire id_1;
  assign id_1 = (id_1);
endmodule
module module_1 (
    input wor id_0,
    input wand id_1,
    input supply1 id_2,
    input supply0 id_3
);
  wand id_5;
  module_0 modCall_1 ();
  wire id_6;
  assign id_5 = 1;
endmodule
module module_2 (
    input tri1  id_0,
    input uwire id_1,
    input tri0  id_2
);
  tri1 id_4;
  wire id_5;
  assign id_4 = id_2;
  module_0 modCall_1 ();
endmodule
program module_3 (
    input tri1 id_0,
    output tri1 id_1,
    output supply0 id_2,
    input uwire id_3,
    input tri1 id_4,
    output uwire id_5,
    input wor id_6,
    output supply0 id_7,
    output uwire id_8
);
  wire id_10;
  or primCall (id_1, id_10, id_3, id_4, id_6);
  module_0 modCall_1 ();
endprogram
