
LED_BLINK_WITH_Renode.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000002a0  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  08000428  08000428  00001428  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000448  08000448  00002004  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08000448  08000448  00002004  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08000448  08000448  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000448  08000448  00001448  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800044c  0800044c  0000144c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000004  20000000  08000450  00002000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00002004  2**0
                  CONTENTS
 10 .bss          00000020  20000004  20000004  00002004  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000024  20000024  00002004  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00002004  2**0
                  CONTENTS, READONLY
 13 .debug_info   000010b8  00000000  00000000  00002034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000049b  00000000  00000000  000030ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000001d8  00000000  00000000  00003588  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000014a  00000000  00000000  00003760  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00001583  00000000  00000000  000038aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00001e8b  00000000  00000000  00004e2d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000be202  00000000  00000000  00006cb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000c4eba  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000598  00000000  00000000  000c4f00  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000080  00000000  00000000  000c5498  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000004 	.word	0x20000004
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08000410 	.word	0x08000410

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000008 	.word	0x20000008
 80001c4:	08000410 	.word	0x08000410

080001c8 <uart2_init>:
#define USART2_DR          (*(volatile uint32_t *)(USART2_BASE + 0x04))
#define USART2_BRR         (*(volatile uint32_t *)(USART2_BASE + 0x08))
#define USART2_CR1         (*(volatile uint32_t *)(USART2_BASE + 0x0C))

static void uart2_init(void)
{
 80001c8:	b480      	push	{r7}
 80001ca:	af00      	add	r7, sp, #0
    /* Enable clocks */
    RCC_AHB1ENR |= (1 << 0);    // GPIOA clock enable
 80001cc:	4b14      	ldr	r3, [pc, #80]	@ (8000220 <uart2_init+0x58>)
 80001ce:	681b      	ldr	r3, [r3, #0]
 80001d0:	4a13      	ldr	r2, [pc, #76]	@ (8000220 <uart2_init+0x58>)
 80001d2:	f043 0301 	orr.w	r3, r3, #1
 80001d6:	6013      	str	r3, [r2, #0]
    RCC_APB1ENR |= (1 << 17);   // USART2 clock enable
 80001d8:	4b12      	ldr	r3, [pc, #72]	@ (8000224 <uart2_init+0x5c>)
 80001da:	681b      	ldr	r3, [r3, #0]
 80001dc:	4a11      	ldr	r2, [pc, #68]	@ (8000224 <uart2_init+0x5c>)
 80001de:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80001e2:	6013      	str	r3, [r2, #0]

    /* PA2 = USART2_TX (AF7), PA3 = USART2_RX (AF7) */
    GPIOA_MODER &= ~(0xF << 4);
 80001e4:	4b10      	ldr	r3, [pc, #64]	@ (8000228 <uart2_init+0x60>)
 80001e6:	681b      	ldr	r3, [r3, #0]
 80001e8:	4a0f      	ldr	r2, [pc, #60]	@ (8000228 <uart2_init+0x60>)
 80001ea:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80001ee:	6013      	str	r3, [r2, #0]
    GPIOA_MODER |=  (0xA << 4);
 80001f0:	4b0d      	ldr	r3, [pc, #52]	@ (8000228 <uart2_init+0x60>)
 80001f2:	681b      	ldr	r3, [r3, #0]
 80001f4:	4a0c      	ldr	r2, [pc, #48]	@ (8000228 <uart2_init+0x60>)
 80001f6:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 80001fa:	6013      	str	r3, [r2, #0]

    GPIOA_AFRL |= (7 << 8) | (7 << 12);
 80001fc:	4b0b      	ldr	r3, [pc, #44]	@ (800022c <uart2_init+0x64>)
 80001fe:	681b      	ldr	r3, [r3, #0]
 8000200:	4a0a      	ldr	r2, [pc, #40]	@ (800022c <uart2_init+0x64>)
 8000202:	f443 43ee 	orr.w	r3, r3, #30464	@ 0x7700
 8000206:	6013      	str	r3, [r2, #0]

    /* Baud rate = 115200 (assuming 16 MHz HSI) */
    USART2_BRR = 0x8B;        // 16MHz/115200
 8000208:	4b09      	ldr	r3, [pc, #36]	@ (8000230 <uart2_init+0x68>)
 800020a:	228b      	movs	r2, #139	@ 0x8b
 800020c:	601a      	str	r2, [r3, #0]

    USART2_CR1 = (1 << 3) | (1 << 13);  // TE=1, UE=1
 800020e:	4b09      	ldr	r3, [pc, #36]	@ (8000234 <uart2_init+0x6c>)
 8000210:	f242 0208 	movw	r2, #8200	@ 0x2008
 8000214:	601a      	str	r2, [r3, #0]
}
 8000216:	bf00      	nop
 8000218:	46bd      	mov	sp, r7
 800021a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800021e:	4770      	bx	lr
 8000220:	40023830 	.word	0x40023830
 8000224:	40023840 	.word	0x40023840
 8000228:	40020000 	.word	0x40020000
 800022c:	40020020 	.word	0x40020020
 8000230:	40004408 	.word	0x40004408
 8000234:	4000440c 	.word	0x4000440c

08000238 <uart2_write>:

static void uart2_write(char c)
{
 8000238:	b480      	push	{r7}
 800023a:	b083      	sub	sp, #12
 800023c:	af00      	add	r7, sp, #0
 800023e:	4603      	mov	r3, r0
 8000240:	71fb      	strb	r3, [r7, #7]
    while (!(USART2_SR & (1 << 7)));  // Wait until TXE=1
 8000242:	bf00      	nop
 8000244:	4b07      	ldr	r3, [pc, #28]	@ (8000264 <uart2_write+0x2c>)
 8000246:	681b      	ldr	r3, [r3, #0]
 8000248:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800024c:	2b00      	cmp	r3, #0
 800024e:	d0f9      	beq.n	8000244 <uart2_write+0xc>
    USART2_DR = c;
 8000250:	4a05      	ldr	r2, [pc, #20]	@ (8000268 <uart2_write+0x30>)
 8000252:	79fb      	ldrb	r3, [r7, #7]
 8000254:	6013      	str	r3, [r2, #0]
}
 8000256:	bf00      	nop
 8000258:	370c      	adds	r7, #12
 800025a:	46bd      	mov	sp, r7
 800025c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000260:	4770      	bx	lr
 8000262:	bf00      	nop
 8000264:	40004400 	.word	0x40004400
 8000268:	40004404 	.word	0x40004404

0800026c <uart2_print>:

static void uart2_print(char *s)
{
 800026c:	b580      	push	{r7, lr}
 800026e:	b082      	sub	sp, #8
 8000270:	af00      	add	r7, sp, #0
 8000272:	6078      	str	r0, [r7, #4]
    while (*s) uart2_write(*s++);
 8000274:	e006      	b.n	8000284 <uart2_print+0x18>
 8000276:	687b      	ldr	r3, [r7, #4]
 8000278:	1c5a      	adds	r2, r3, #1
 800027a:	607a      	str	r2, [r7, #4]
 800027c:	781b      	ldrb	r3, [r3, #0]
 800027e:	4618      	mov	r0, r3
 8000280:	f7ff ffda 	bl	8000238 <uart2_write>
 8000284:	687b      	ldr	r3, [r7, #4]
 8000286:	781b      	ldrb	r3, [r3, #0]
 8000288:	2b00      	cmp	r3, #0
 800028a:	d1f4      	bne.n	8000276 <uart2_print+0xa>
}
 800028c:	bf00      	nop
 800028e:	bf00      	nop
 8000290:	3708      	adds	r7, #8
 8000292:	46bd      	mov	sp, r7
 8000294:	bd80      	pop	{r7, pc}
	...

08000298 <main>:

int main(void)
{
 8000298:	b580      	push	{r7, lr}
 800029a:	b082      	sub	sp, #8
 800029c:	af00      	add	r7, sp, #0
    uart2_init();
 800029e:	f7ff ff93 	bl	80001c8 <uart2_init>

    while (1)
    {
        uart2_print("Hello from STM32 bare-metal!\r\n");
 80002a2:	4807      	ldr	r0, [pc, #28]	@ (80002c0 <main+0x28>)
 80002a4:	f7ff ffe2 	bl	800026c <uart2_print>
        for(int i = 0; i < 500000; i++);  // Delay
 80002a8:	2300      	movs	r3, #0
 80002aa:	607b      	str	r3, [r7, #4]
 80002ac:	e002      	b.n	80002b4 <main+0x1c>
 80002ae:	687b      	ldr	r3, [r7, #4]
 80002b0:	3301      	adds	r3, #1
 80002b2:	607b      	str	r3, [r7, #4]
 80002b4:	687b      	ldr	r3, [r7, #4]
 80002b6:	4a03      	ldr	r2, [pc, #12]	@ (80002c4 <main+0x2c>)
 80002b8:	4293      	cmp	r3, r2
 80002ba:	ddf8      	ble.n	80002ae <main+0x16>
        uart2_print("Hello from STM32 bare-metal!\r\n");
 80002bc:	e7f1      	b.n	80002a2 <main+0xa>
 80002be:	bf00      	nop
 80002c0:	08000428 	.word	0x08000428
 80002c4:	0007a11f 	.word	0x0007a11f

080002c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80002c8:	b480      	push	{r7}
 80002ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80002cc:	bf00      	nop
 80002ce:	e7fd      	b.n	80002cc <NMI_Handler+0x4>

080002d0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80002d0:	b480      	push	{r7}
 80002d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80002d4:	bf00      	nop
 80002d6:	e7fd      	b.n	80002d4 <HardFault_Handler+0x4>

080002d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80002d8:	b480      	push	{r7}
 80002da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80002dc:	bf00      	nop
 80002de:	e7fd      	b.n	80002dc <MemManage_Handler+0x4>

080002e0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80002e0:	b480      	push	{r7}
 80002e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80002e4:	bf00      	nop
 80002e6:	e7fd      	b.n	80002e4 <BusFault_Handler+0x4>

080002e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80002e8:	b480      	push	{r7}
 80002ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80002ec:	bf00      	nop
 80002ee:	e7fd      	b.n	80002ec <UsageFault_Handler+0x4>

080002f0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80002f0:	b480      	push	{r7}
 80002f2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80002f4:	bf00      	nop
 80002f6:	46bd      	mov	sp, r7
 80002f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002fc:	4770      	bx	lr

080002fe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80002fe:	b480      	push	{r7}
 8000300:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000302:	bf00      	nop
 8000304:	46bd      	mov	sp, r7
 8000306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800030a:	4770      	bx	lr

0800030c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800030c:	b480      	push	{r7}
 800030e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000310:	bf00      	nop
 8000312:	46bd      	mov	sp, r7
 8000314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000318:	4770      	bx	lr

0800031a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800031a:	b580      	push	{r7, lr}
 800031c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800031e:	f000 f83f 	bl	80003a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000322:	bf00      	nop
 8000324:	bd80      	pop	{r7, pc}
	...

08000328 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000328:	b480      	push	{r7}
 800032a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800032c:	4b06      	ldr	r3, [pc, #24]	@ (8000348 <SystemInit+0x20>)
 800032e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000332:	4a05      	ldr	r2, [pc, #20]	@ (8000348 <SystemInit+0x20>)
 8000334:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000338:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800033c:	bf00      	nop
 800033e:	46bd      	mov	sp, r7
 8000340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000344:	4770      	bx	lr
 8000346:	bf00      	nop
 8000348:	e000ed00 	.word	0xe000ed00

0800034c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800034c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000384 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000350:	f7ff ffea 	bl	8000328 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000354:	480c      	ldr	r0, [pc, #48]	@ (8000388 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000356:	490d      	ldr	r1, [pc, #52]	@ (800038c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000358:	4a0d      	ldr	r2, [pc, #52]	@ (8000390 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800035a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800035c:	e002      	b.n	8000364 <LoopCopyDataInit>

0800035e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800035e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000360:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000362:	3304      	adds	r3, #4

08000364 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000364:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000366:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000368:	d3f9      	bcc.n	800035e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800036a:	4a0a      	ldr	r2, [pc, #40]	@ (8000394 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800036c:	4c0a      	ldr	r4, [pc, #40]	@ (8000398 <LoopFillZerobss+0x22>)
  movs r3, #0
 800036e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000370:	e001      	b.n	8000376 <LoopFillZerobss>

08000372 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000372:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000374:	3204      	adds	r2, #4

08000376 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000376:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000378:	d3fb      	bcc.n	8000372 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800037a:	f000 f825 	bl	80003c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800037e:	f7ff ff8b 	bl	8000298 <main>
  bx  lr    
 8000382:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000384:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000388:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800038c:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8000390:	08000450 	.word	0x08000450
  ldr r2, =_sbss
 8000394:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8000398:	20000024 	.word	0x20000024

0800039c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800039c:	e7fe      	b.n	800039c <ADC_IRQHandler>
	...

080003a0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80003a0:	b480      	push	{r7}
 80003a2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80003a4:	4b06      	ldr	r3, [pc, #24]	@ (80003c0 <HAL_IncTick+0x20>)
 80003a6:	781b      	ldrb	r3, [r3, #0]
 80003a8:	461a      	mov	r2, r3
 80003aa:	4b06      	ldr	r3, [pc, #24]	@ (80003c4 <HAL_IncTick+0x24>)
 80003ac:	681b      	ldr	r3, [r3, #0]
 80003ae:	4413      	add	r3, r2
 80003b0:	4a04      	ldr	r2, [pc, #16]	@ (80003c4 <HAL_IncTick+0x24>)
 80003b2:	6013      	str	r3, [r2, #0]
}
 80003b4:	bf00      	nop
 80003b6:	46bd      	mov	sp, r7
 80003b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003bc:	4770      	bx	lr
 80003be:	bf00      	nop
 80003c0:	20000000 	.word	0x20000000
 80003c4:	20000020 	.word	0x20000020

080003c8 <__libc_init_array>:
 80003c8:	b570      	push	{r4, r5, r6, lr}
 80003ca:	4d0d      	ldr	r5, [pc, #52]	@ (8000400 <__libc_init_array+0x38>)
 80003cc:	4c0d      	ldr	r4, [pc, #52]	@ (8000404 <__libc_init_array+0x3c>)
 80003ce:	1b64      	subs	r4, r4, r5
 80003d0:	10a4      	asrs	r4, r4, #2
 80003d2:	2600      	movs	r6, #0
 80003d4:	42a6      	cmp	r6, r4
 80003d6:	d109      	bne.n	80003ec <__libc_init_array+0x24>
 80003d8:	4d0b      	ldr	r5, [pc, #44]	@ (8000408 <__libc_init_array+0x40>)
 80003da:	4c0c      	ldr	r4, [pc, #48]	@ (800040c <__libc_init_array+0x44>)
 80003dc:	f000 f818 	bl	8000410 <_init>
 80003e0:	1b64      	subs	r4, r4, r5
 80003e2:	10a4      	asrs	r4, r4, #2
 80003e4:	2600      	movs	r6, #0
 80003e6:	42a6      	cmp	r6, r4
 80003e8:	d105      	bne.n	80003f6 <__libc_init_array+0x2e>
 80003ea:	bd70      	pop	{r4, r5, r6, pc}
 80003ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80003f0:	4798      	blx	r3
 80003f2:	3601      	adds	r6, #1
 80003f4:	e7ee      	b.n	80003d4 <__libc_init_array+0xc>
 80003f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80003fa:	4798      	blx	r3
 80003fc:	3601      	adds	r6, #1
 80003fe:	e7f2      	b.n	80003e6 <__libc_init_array+0x1e>
 8000400:	08000448 	.word	0x08000448
 8000404:	08000448 	.word	0x08000448
 8000408:	08000448 	.word	0x08000448
 800040c:	0800044c 	.word	0x0800044c

08000410 <_init>:
 8000410:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000412:	bf00      	nop
 8000414:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000416:	bc08      	pop	{r3}
 8000418:	469e      	mov	lr, r3
 800041a:	4770      	bx	lr

0800041c <_fini>:
 800041c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800041e:	bf00      	nop
 8000420:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000422:	bc08      	pop	{r3}
 8000424:	469e      	mov	lr, r3
 8000426:	4770      	bx	lr
