{
  "columns":
  ["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"]
  , "debug_enabled":"true"
  , "type":"module"
  , "total_percent":
  [0.665113, 0.597261, 0.147472, 0, 3.62319]
  , "total":
  [5063, 2520, 0, 55, 2]
  , "name":"System"
  , "max_resources":
  [854400, 1708800, 2713, 1518, 42720]
  , "children":
  [
    {
      "name":"myproject"
      , "compute_units":1
      , "type":"function"
      , "total_percent":
      [0.665113, 0.597261, 0.147472, 0, 3.62319]
      , "total_kernel_resources":
      [5063, 2520, 0, 55, 2]
      , "details":
      [
        {
          "type":"text"
          , "text":"Number of compute units: 1"
        }
        , {
          "type":"brief"
          , "text":"1 compute unit."
        }
      ]
      , "children":
      [
        {
          "name":"Component call"
          , "type":"resource"
          , "data":
          [0, 0, 0, 0, 0]
          , "details":
          [
            {
              "type":"text"
              , "text":"Stream implemented 320 bits wide with a buffer size of 0 elements."
            }
            , {
              "type":"brief"
              , "text":"320b wide with 0 elements."
            }
          ]
        }
        , {
          "name":"Component return"
          , "type":"resource"
          , "data":
          [0, 0, 0, 0, 0]
          , "details":
          [
            {
              "type":"text"
              , "text":"Stream implemented 32 bits wide with a buffer size of 0 elements."
            }
            , {
              "type":"brief"
              , "text":"32b wide with 0 elements."
            }
          ]
        }
        , {
          "name":"myproject.B1.start"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [239, 2506, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [239, 2506, 0, 0, 0]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [7, 7, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"myproject.cpp:7"
                  , "type":"resource"
                  , "data":
                  [7, 7, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"firmware/myproject.cpp"
                        , "line":7
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [7, 5, 0, 0, 2]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"myproject.cpp:7"
                  , "type":"resource"
                  , "data":
                  [3, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"firmware/myproject.cpp"
                        , "line":7
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Stream Read"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"myproject.cpp:414 > ac_fixed.h:603 > \nac_int.h:647"
                  , "type":"resource"
                  , "data":
                  [3016, 0, 0, 50, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"firmware/myproject.cpp"
                        , "line":414
                      }
                      , {
                        "filename":"/data/ntran/intelFPGA_pro/19.2/hls/include/HLS/ac_fixed.h"
                        , "line":603
                      }
                      , {
                        "filename":"/data/ntran/intelFPGA_pro/19.2/hls/include/HLS/ac_int.h"
                        , "line":647
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"52-bit Integer Multiply"
                      , "type":"resource"
                      , "count":50
                      , "data":
                      [3016, 0, 0, 50, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"myproject.cpp:415 > ac_fixed.h:656 > \nac_fixed.h:612 > ac_int.h:652"
                  , "type":"resource"
                  , "data":
                  [1300, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"firmware/myproject.cpp"
                        , "line":415
                      }
                      , {
                        "filename":"/data/ntran/intelFPGA_pro/19.2/hls/include/HLS/ac_fixed.h"
                        , "line":656
                      }
                      , {
                        "filename":"/data/ntran/intelFPGA_pro/19.2/hls/include/HLS/ac_fixed.h"
                        , "line":612
                      }
                      , {
                        "filename":"/data/ntran/intelFPGA_pro/19.2/hls/include/HLS/ac_int.h"
                        , "line":652
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"26-bit Integer Add"
                      , "type":"resource"
                      , "count":50
                      , "data":
                      [1300, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"myproject.cpp:427 > ac_fixed.h:603 > \nac_int.h:647"
                  , "type":"resource"
                  , "data":
                  [358, 0, 0, 5, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"firmware/myproject.cpp"
                        , "line":427
                      }
                      , {
                        "filename":"/data/ntran/intelFPGA_pro/19.2/hls/include/HLS/ac_fixed.h"
                        , "line":603
                      }
                      , {
                        "filename":"/data/ntran/intelFPGA_pro/19.2/hls/include/HLS/ac_int.h"
                        , "line":647
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"52-bit Integer Multiply"
                      , "type":"resource"
                      , "count":5
                      , "data":
                      [358, 0, 0, 5, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"myproject.cpp:428 > ac_fixed.h:656 > \nac_fixed.h:612 > ac_int.h:652"
                  , "type":"resource"
                  , "data":
                  [130, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"firmware/myproject.cpp"
                        , "line":428
                      }
                      , {
                        "filename":"/data/ntran/intelFPGA_pro/19.2/hls/include/HLS/ac_fixed.h"
                        , "line":656
                      }
                      , {
                        "filename":"/data/ntran/intelFPGA_pro/19.2/hls/include/HLS/ac_fixed.h"
                        , "line":612
                      }
                      , {
                        "filename":"/data/ntran/intelFPGA_pro/19.2/hls/include/HLS/ac_int.h"
                        , "line":652
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"26-bit Integer Add"
                      , "type":"resource"
                      , "count":5
                      , "data":
                      [130, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"myproject.cpp:434"
                  , "type":"resource"
                  , "data":
                  [3, 2, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"firmware/myproject.cpp"
                        , "line":434
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Stream Write"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 2, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
      ]
    }
  ]
}
