xpm_cdc.sv,systemverilog,xpm,../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../Arbitrary_Waveform_Generator.gen/sources_1/ip/clk_wiz_0_1"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../Arbitrary_Waveform_Generator.gen/sources_1/ip/clk_wiz_0_1"
clk_wiz_0_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../Arbitrary_Waveform_Generator.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_sim_netlist.vhdl,incdir="../../../Arbitrary_Waveform_Generator.gen/sources_1/ip/clk_wiz_0_1"
clock_main.vhd,vhdl,xil_defaultlib,../../../../../../Desktop/EE102 Labs/EE102 Lab6/Arbitrary_Waveform_Generator/Arbitrary_Waveform_Generator.srcs/sources_1/new/clock_main.vhd,incdir="../../../Arbitrary_Waveform_Generator.gen/sources_1/ip/clk_wiz_0_1"
testbench.vhd,vhdl,xil_defaultlib,../../../../../../Desktop/EE102 Labs/EE102 Lab6/Arbitrary_Waveform_Generator/Arbitrary_Waveform_Generator.srcs/sim_1/new/testbench.vhd,incdir="../../../Arbitrary_Waveform_Generator.gen/sources_1/ip/clk_wiz_0_1"
glbl.v,Verilog,xil_defaultlib,glbl.v
