Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Sat Aug 19 21:47:30 2023
| Host         : guido-Neptune-series-i9 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    100         
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (100)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (262)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (100)
--------------------------
 There are 100 register/latch pins with no clock driven by root clock pin: design_1_i/DivideBy50_2MHz/U0/clk_track_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (262)
--------------------------------------------------
 There are 262 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.159        0.000                      0                   73        0.056        0.000                      0                   73        4.020        0.000                       0                    49  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          6.159        0.000                      0                   64        0.056        0.000                      0                   64        4.020        0.000                       0                    49  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               7.282        0.000                      0                    9        0.842        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.159ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.159ns  (required time - arrival time)
  Source:                 design_1_i/DivideBy50_2MHz/U0/clk_track_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DivideBy50_2MHz/U0/clk_track_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.716ns  (logic 0.681ns (18.327%)  route 3.035ns (81.673%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          1.673     2.981    design_1_i/DivideBy50_2MHz/U0/clk
    SLICE_X21Y45         FDCE                                         r  design_1_i/DivideBy50_2MHz/U0/clk_track_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     3.437 r  design_1_i/DivideBy50_2MHz/U0/clk_track_reg/Q
                         net (fo=1, routed)           0.709     4.146    design_1_i/DivideBy50_2MHz/U0/clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.247 r  design_1_i/DivideBy50_2MHz/U0/clk_out_BUFG_inst/O
                         net (fo=101, routed)         2.326     6.573    design_1_i/DivideBy50_2MHz/U0/clk_out_BUFG
    SLICE_X21Y45         LUT5 (Prop_lut5_I4_O)        0.124     6.697 r  design_1_i/DivideBy50_2MHz/U0/clk_track_i_1/O
                         net (fo=1, routed)           0.000     6.697    design_1_i/DivideBy50_2MHz/U0/clk_track_i_1_n_0
    SLICE_X21Y45         FDCE                                         r  design_1_i/DivideBy50_2MHz/U0/clk_track_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          1.499    12.691    design_1_i/DivideBy50_2MHz/U0/clk
    SLICE_X21Y45         FDCE                                         r  design_1_i/DivideBy50_2MHz/U0/clk_track_reg/C
                         clock pessimism              0.289    12.981    
                         clock uncertainty           -0.154    12.827    
    SLICE_X21Y45         FDCE (Setup_fdce_C_D)        0.029    12.856    design_1_i/DivideBy50_2MHz/U0/clk_track_reg
  -------------------------------------------------------------------
                         required time                         12.856    
                         arrival time                          -6.697    
  -------------------------------------------------------------------
                         slack                                  6.159    

Slack (MET) :             6.874ns  (required time - arrival time)
  Source:                 design_1_i/AD9851_AM_0/U0/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9851_AM_0/U0/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.334ns  (logic 1.072ns (45.922%)  route 1.262ns (54.078%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          1.654     2.962    design_1_i/AD9851_AM_0/U0/clock_in
    SLICE_X33Y67         FDRE                                         r  design_1_i/AD9851_AM_0/U0/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDRE (Prop_fdre_C_Q)         0.456     3.418 r  design_1_i/AD9851_AM_0/U0/counter_reg[3]/Q
                         net (fo=5, routed)           0.682     4.100    design_1_i/AD9851_AM_0/U0/counter_reg[3]
    SLICE_X32Y67         LUT2 (Prop_lut2_I0_O)        0.124     4.224 r  design_1_i/AD9851_AM_0/U0/counter0_carry_i_2/O
                         net (fo=1, routed)           0.000     4.224    design_1_i/AD9851_AM_0/U0/counter0_carry_i_2_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     4.716 r  design_1_i/AD9851_AM_0/U0/counter0_carry/CO[1]
                         net (fo=4, routed)           0.580     5.296    design_1_i/AD9851_AM_0/U0/clear
    SLICE_X33Y67         FDRE                                         r  design_1_i/AD9851_AM_0/U0/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          1.482    12.674    design_1_i/AD9851_AM_0/U0/clock_in
    SLICE_X33Y67         FDRE                                         r  design_1_i/AD9851_AM_0/U0/counter_reg[0]/C
                         clock pessimism              0.288    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X33Y67         FDRE (Setup_fdre_C_R)       -0.637    12.171    design_1_i/AD9851_AM_0/U0/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         12.171    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                  6.874    

Slack (MET) :             6.874ns  (required time - arrival time)
  Source:                 design_1_i/AD9851_AM_0/U0/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9851_AM_0/U0/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.334ns  (logic 1.072ns (45.922%)  route 1.262ns (54.078%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          1.654     2.962    design_1_i/AD9851_AM_0/U0/clock_in
    SLICE_X33Y67         FDRE                                         r  design_1_i/AD9851_AM_0/U0/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDRE (Prop_fdre_C_Q)         0.456     3.418 r  design_1_i/AD9851_AM_0/U0/counter_reg[3]/Q
                         net (fo=5, routed)           0.682     4.100    design_1_i/AD9851_AM_0/U0/counter_reg[3]
    SLICE_X32Y67         LUT2 (Prop_lut2_I0_O)        0.124     4.224 r  design_1_i/AD9851_AM_0/U0/counter0_carry_i_2/O
                         net (fo=1, routed)           0.000     4.224    design_1_i/AD9851_AM_0/U0/counter0_carry_i_2_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     4.716 r  design_1_i/AD9851_AM_0/U0/counter0_carry/CO[1]
                         net (fo=4, routed)           0.580     5.296    design_1_i/AD9851_AM_0/U0/clear
    SLICE_X33Y67         FDRE                                         r  design_1_i/AD9851_AM_0/U0/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          1.482    12.674    design_1_i/AD9851_AM_0/U0/clock_in
    SLICE_X33Y67         FDRE                                         r  design_1_i/AD9851_AM_0/U0/counter_reg[1]/C
                         clock pessimism              0.288    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X33Y67         FDRE (Setup_fdre_C_R)       -0.637    12.171    design_1_i/AD9851_AM_0/U0/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         12.171    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                  6.874    

Slack (MET) :             6.874ns  (required time - arrival time)
  Source:                 design_1_i/AD9851_AM_0/U0/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9851_AM_0/U0/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.334ns  (logic 1.072ns (45.922%)  route 1.262ns (54.078%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          1.654     2.962    design_1_i/AD9851_AM_0/U0/clock_in
    SLICE_X33Y67         FDRE                                         r  design_1_i/AD9851_AM_0/U0/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDRE (Prop_fdre_C_Q)         0.456     3.418 r  design_1_i/AD9851_AM_0/U0/counter_reg[3]/Q
                         net (fo=5, routed)           0.682     4.100    design_1_i/AD9851_AM_0/U0/counter_reg[3]
    SLICE_X32Y67         LUT2 (Prop_lut2_I0_O)        0.124     4.224 r  design_1_i/AD9851_AM_0/U0/counter0_carry_i_2/O
                         net (fo=1, routed)           0.000     4.224    design_1_i/AD9851_AM_0/U0/counter0_carry_i_2_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     4.716 r  design_1_i/AD9851_AM_0/U0/counter0_carry/CO[1]
                         net (fo=4, routed)           0.580     5.296    design_1_i/AD9851_AM_0/U0/clear
    SLICE_X33Y67         FDRE                                         r  design_1_i/AD9851_AM_0/U0/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          1.482    12.674    design_1_i/AD9851_AM_0/U0/clock_in
    SLICE_X33Y67         FDRE                                         r  design_1_i/AD9851_AM_0/U0/counter_reg[2]/C
                         clock pessimism              0.288    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X33Y67         FDRE (Setup_fdre_C_R)       -0.637    12.171    design_1_i/AD9851_AM_0/U0/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         12.171    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                  6.874    

Slack (MET) :             6.874ns  (required time - arrival time)
  Source:                 design_1_i/AD9851_AM_0/U0/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9851_AM_0/U0/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.334ns  (logic 1.072ns (45.922%)  route 1.262ns (54.078%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          1.654     2.962    design_1_i/AD9851_AM_0/U0/clock_in
    SLICE_X33Y67         FDRE                                         r  design_1_i/AD9851_AM_0/U0/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDRE (Prop_fdre_C_Q)         0.456     3.418 r  design_1_i/AD9851_AM_0/U0/counter_reg[3]/Q
                         net (fo=5, routed)           0.682     4.100    design_1_i/AD9851_AM_0/U0/counter_reg[3]
    SLICE_X32Y67         LUT2 (Prop_lut2_I0_O)        0.124     4.224 r  design_1_i/AD9851_AM_0/U0/counter0_carry_i_2/O
                         net (fo=1, routed)           0.000     4.224    design_1_i/AD9851_AM_0/U0/counter0_carry_i_2_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     4.716 r  design_1_i/AD9851_AM_0/U0/counter0_carry/CO[1]
                         net (fo=4, routed)           0.580     5.296    design_1_i/AD9851_AM_0/U0/clear
    SLICE_X33Y67         FDRE                                         r  design_1_i/AD9851_AM_0/U0/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          1.482    12.674    design_1_i/AD9851_AM_0/U0/clock_in
    SLICE_X33Y67         FDRE                                         r  design_1_i/AD9851_AM_0/U0/counter_reg[3]/C
                         clock pessimism              0.288    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X33Y67         FDRE (Setup_fdre_C_R)       -0.637    12.171    design_1_i/AD9851_AM_0/U0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         12.171    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                  6.874    

Slack (MET) :             7.314ns  (required time - arrival time)
  Source:                 design_1_i/AD9851_AM_0/U0/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9851_AM_0/U0/pwm_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.603ns  (logic 1.113ns (42.757%)  route 1.490ns (57.243%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 12.675 - 10.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          1.654     2.962    design_1_i/AD9851_AM_0/U0/clock_in
    SLICE_X33Y67         FDRE                                         r  design_1_i/AD9851_AM_0/U0/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDRE (Prop_fdre_C_Q)         0.456     3.418 f  design_1_i/AD9851_AM_0/U0/counter_reg[2]/Q
                         net (fo=5, routed)           0.991     4.409    design_1_i/AD9851_AM_0/U0/counter_reg[2]
    SLICE_X32Y65         LUT6 (Prop_lut6_I0_O)        0.124     4.533 r  design_1_i/AD9851_AM_0/U0/pwm0_carry_i_1/O
                         net (fo=1, routed)           0.499     5.032    design_1_i/AD9851_AM_0/U0/pwm0_carry_i_1_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533     5.565 r  design_1_i/AD9851_AM_0/U0/pwm0_carry/CO[2]
                         net (fo=1, routed)           0.000     5.565    design_1_i/AD9851_AM_0/U0/p_0_in
    SLICE_X32Y66         FDRE                                         r  design_1_i/AD9851_AM_0/U0/pwm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          1.483    12.675    design_1_i/AD9851_AM_0/U0/clock_in
    SLICE_X32Y66         FDRE                                         r  design_1_i/AD9851_AM_0/U0/pwm_reg/C
                         clock pessimism              0.264    12.939    
                         clock uncertainty           -0.154    12.785    
    SLICE_X32Y66         FDRE (Setup_fdre_C_D)        0.094    12.879    design_1_i/AD9851_AM_0/U0/pwm_reg
  -------------------------------------------------------------------
                         required time                         12.879    
                         arrival time                          -5.565    
  -------------------------------------------------------------------
                         slack                                  7.314    

Slack (MET) :             7.362ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.494ns  (logic 1.752ns (70.260%)  route 0.742ns (29.740%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          1.682     2.990    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X8Y48          SRL16E                                       r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     4.618 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/Q
                         net (fo=1, routed)           0.742     5.360    design_1_i/proc_sys_reset_0/U0/EXT_LPF/Q
    SLICE_X9Y48          LUT3 (Prop_lut3_I2_O)        0.124     5.484 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     5.484    design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int0__0
    SLICE_X9Y48          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          1.508    12.700    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X9Y48          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.267    12.968    
                         clock uncertainty           -0.154    12.814    
    SLICE_X9Y48          FDRE (Setup_fdre_C_D)        0.032    12.846    design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                         12.846    
                         arrival time                          -5.484    
  -------------------------------------------------------------------
                         slack                                  7.362    

Slack (MET) :             7.599ns  (required time - arrival time)
  Source:                 design_1_i/DivideBy50_2MHz/U0/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DivideBy50_2MHz/U0/r_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.799ns (39.987%)  route 1.199ns (60.013%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          1.673     2.981    design_1_i/DivideBy50_2MHz/U0/clk
    SLICE_X20Y45         FDCE                                         r  design_1_i/DivideBy50_2MHz/U0/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDCE (Prop_fdce_C_Q)         0.478     3.459 r  design_1_i/DivideBy50_2MHz/U0/r_reg_reg[1]/Q
                         net (fo=9, routed)           0.866     4.325    design_1_i/DivideBy50_2MHz/U0/r_reg[1]
    SLICE_X20Y44         LUT3 (Prop_lut3_I0_O)        0.321     4.646 r  design_1_i/DivideBy50_2MHz/U0/r_reg[2]_i_1/O
                         net (fo=1, routed)           0.333     4.979    design_1_i/DivideBy50_2MHz/U0/r_reg_0[2]
    SLICE_X20Y45         FDCE                                         r  design_1_i/DivideBy50_2MHz/U0/r_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          1.499    12.691    design_1_i/DivideBy50_2MHz/U0/clk
    SLICE_X20Y45         FDCE                                         r  design_1_i/DivideBy50_2MHz/U0/r_reg_reg[2]/C
                         clock pessimism              0.289    12.981    
                         clock uncertainty           -0.154    12.827    
    SLICE_X20Y45         FDCE (Setup_fdce_C_D)       -0.249    12.578    design_1_i/DivideBy50_2MHz/U0/r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.578    
                         arrival time                          -4.979    
  -------------------------------------------------------------------
                         slack                                  7.599    

Slack (MET) :             7.646ns  (required time - arrival time)
  Source:                 design_1_i/DivideBy50_2MHz/U0/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DivideBy50_2MHz/U0/r_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 0.897ns (40.582%)  route 1.313ns (59.418%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          1.673     2.981    design_1_i/DivideBy50_2MHz/U0/clk
    SLICE_X20Y45         FDCE                                         r  design_1_i/DivideBy50_2MHz/U0/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDCE (Prop_fdce_C_Q)         0.478     3.459 f  design_1_i/DivideBy50_2MHz/U0/r_reg_reg[1]/Q
                         net (fo=9, routed)           0.866     4.325    design_1_i/DivideBy50_2MHz/U0/r_reg[1]
    SLICE_X20Y44         LUT3 (Prop_lut3_I2_O)        0.295     4.620 r  design_1_i/DivideBy50_2MHz/U0/r_reg[7]_i_2/O
                         net (fo=2, routed)           0.448     5.067    design_1_i/DivideBy50_2MHz/U0/r_reg[7]_i_2_n_0
    SLICE_X21Y45         LUT6 (Prop_lut6_I3_O)        0.124     5.191 r  design_1_i/DivideBy50_2MHz/U0/r_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     5.191    design_1_i/DivideBy50_2MHz/U0/r_reg_0[7]
    SLICE_X21Y45         FDCE                                         r  design_1_i/DivideBy50_2MHz/U0/r_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          1.499    12.691    design_1_i/DivideBy50_2MHz/U0/clk
    SLICE_X21Y45         FDCE                                         r  design_1_i/DivideBy50_2MHz/U0/r_reg_reg[7]/C
                         clock pessimism              0.268    12.959    
                         clock uncertainty           -0.154    12.805    
    SLICE_X21Y45         FDCE (Setup_fdce_C_D)        0.032    12.837    design_1_i/DivideBy50_2MHz/U0/r_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         12.837    
                         arrival time                          -5.191    
  -------------------------------------------------------------------
                         slack                                  7.646    

Slack (MET) :             7.650ns  (required time - arrival time)
  Source:                 design_1_i/DivideBy50_2MHz/U0/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DivideBy50_2MHz/U0/r_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.205ns  (logic 0.897ns (40.674%)  route 1.308ns (59.326%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          1.673     2.981    design_1_i/DivideBy50_2MHz/U0/clk
    SLICE_X20Y45         FDCE                                         r  design_1_i/DivideBy50_2MHz/U0/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDCE (Prop_fdce_C_Q)         0.478     3.459 f  design_1_i/DivideBy50_2MHz/U0/r_reg_reg[1]/Q
                         net (fo=9, routed)           0.866     4.325    design_1_i/DivideBy50_2MHz/U0/r_reg[1]
    SLICE_X20Y44         LUT3 (Prop_lut3_I2_O)        0.295     4.620 r  design_1_i/DivideBy50_2MHz/U0/r_reg[7]_i_2/O
                         net (fo=2, routed)           0.443     5.062    design_1_i/DivideBy50_2MHz/U0/r_reg[7]_i_2_n_0
    SLICE_X21Y45         LUT5 (Prop_lut5_I1_O)        0.124     5.186 r  design_1_i/DivideBy50_2MHz/U0/r_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     5.186    design_1_i/DivideBy50_2MHz/U0/r_reg_0[6]
    SLICE_X21Y45         FDCE                                         r  design_1_i/DivideBy50_2MHz/U0/r_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          1.499    12.691    design_1_i/DivideBy50_2MHz/U0/clk
    SLICE_X21Y45         FDCE                                         r  design_1_i/DivideBy50_2MHz/U0/r_reg_reg[6]/C
                         clock pessimism              0.268    12.959    
                         clock uncertainty           -0.154    12.805    
    SLICE_X21Y45         FDCE (Setup_fdce_C_D)        0.031    12.836    design_1_i/DivideBy50_2MHz/U0/r_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         12.836    
                         arrival time                          -5.186    
  -------------------------------------------------------------------
                         slack                                  7.650    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.209ns (49.932%)  route 0.210ns (50.068%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          0.565     0.906    design_1_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X10Y50         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/Q
                         net (fo=2, routed)           0.210     1.279    design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg_n_0_[1]
    SLICE_X11Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.324 r  design_1_i/proc_sys_reset_0/U0/SEQ/core_dec[2]_i_1/O
                         net (fo=1, routed)           0.000     1.324    design_1_i/proc_sys_reset_0/U0/SEQ/core_dec[2]_i_1_n_0
    SLICE_X11Y49         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          0.835     1.205    design_1_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X11Y49         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X11Y49         FDRE (Hold_fdre_C_D)         0.092     1.268    design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.798%)  route 0.249ns (57.202%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          0.565     0.906    design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X11Y50         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/Q
                         net (fo=3, routed)           0.249     1.295    design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt[5]
    SLICE_X11Y49         LUT4 (Prop_lut4_I2_O)        0.045     1.340 r  design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000     1.340    design_1_i/proc_sys_reset_0/U0/SEQ/p_3_out[0]
    SLICE_X11Y49         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          0.835     1.205    design_1_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X11Y49         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X11Y49         FDRE (Hold_fdre_C_D)         0.092     1.268    design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.726%)  route 0.205ns (59.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          0.567     0.908    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X9Y48          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           0.205     1.254    design_1_i/proc_sys_reset_0/U0/SEQ/lpf_int
    SLICE_X9Y50          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          0.834     1.204    design_1_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X9Y50          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
                         clock pessimism             -0.029     1.175    
    SLICE_X9Y50          FDRE (Hold_fdre_C_R)        -0.018     1.157    design_1_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          0.567     0.908    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X9Y48          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.104    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    SLICE_X9Y48          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          0.835     1.205    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X9Y48          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.297     0.908    
    SLICE_X9Y48          FDRE (Hold_fdre_C_D)         0.075     0.983    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.983    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.226ns (46.413%)  route 0.261ns (53.587%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          0.565     0.906    design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X11Y50         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDRE (Prop_fdre_C_Q)         0.128     1.034 r  design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/Q
                         net (fo=4, routed)           0.261     1.295    design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt[4]
    SLICE_X11Y49         LUT4 (Prop_lut4_I1_O)        0.098     1.393 r  design_1_i/proc_sys_reset_0/U0/SEQ/core_dec[0]_i_1/O
                         net (fo=1, routed)           0.000     1.393    design_1_i/proc_sys_reset_0/U0/SEQ/core_dec[0]_i_1_n_0
    SLICE_X11Y49         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          0.835     1.205    design_1_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X11Y49         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X11Y49         FDRE (Hold_fdre_C_D)         0.091     1.267    design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.585%)  route 0.089ns (32.415%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          0.565     0.906    design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X11Y50         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/Q
                         net (fo=7, routed)           0.089     1.136    design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt[0]
    SLICE_X10Y50         LUT4 (Prop_lut4_I1_O)        0.045     1.181 r  design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.000     1.181    design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec0__0
    SLICE_X10Y50         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          0.834     1.204    design_1_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X10Y50         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/C
                         clock pessimism             -0.285     0.919    
    SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.120     1.039    design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          0.566     0.907    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X6Y45          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.164     1.071 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.126    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/Q
    SLICE_X6Y45          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          0.834     1.204    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X6Y45          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.297     0.907    
    SLICE_X6Y45          FDRE (Hold_fdre_C_D)         0.060     0.967    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.967    
                         arrival time                           1.126    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          0.567     0.908    design_1_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X10Y47         FDSE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDSE (Prop_fdse_C_Q)         0.164     1.072 f  design_1_i/proc_sys_reset_0/U0/SEQ/pr_reg/Q
                         net (fo=2, routed)           0.082     1.154    design_1_i/proc_sys_reset_0/U0/SEQ/Pr_out
    SLICE_X11Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.199 r  design_1_i/proc_sys_reset_0/U0/SEQ/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_i_1/O
                         net (fo=1, routed)           0.000     1.199    design_1_i/proc_sys_reset_0/U0/SEQ_n_4
    SLICE_X11Y47         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          0.835     1.205    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X11Y47         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                         clock pessimism             -0.284     0.921    
    SLICE_X11Y47         FDRE (Hold_fdre_C_D)         0.091     1.012    design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/SEQ/Core_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          0.567     0.908    design_1_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X11Y49         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.141     1.049 f  design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/Q
                         net (fo=1, routed)           0.140     1.189    design_1_i/proc_sys_reset_0/U0/SEQ/p_0_in
    SLICE_X10Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.234 r  design_1_i/proc_sys_reset_0/U0/SEQ/Core_i_1/O
                         net (fo=1, routed)           0.000     1.234    design_1_i/proc_sys_reset_0/U0/SEQ/Core_i_1_n_0
    SLICE_X10Y49         FDSE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/Core_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          0.835     1.205    design_1_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X10Y49         FDSE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/Core_reg/C
                         clock pessimism             -0.284     0.921    
    SLICE_X10Y49         FDSE (Hold_fdse_C_D)         0.120     1.041    design_1_i/proc_sys_reset_0/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.148ns (40.045%)  route 0.222ns (59.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          0.567     0.908    design_1_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X10Y49         FDSE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDSE (Prop_fdse_C_Q)         0.148     1.056 r  design_1_i/proc_sys_reset_0/U0/SEQ/from_sys_reg/Q
                         net (fo=10, routed)          0.222     1.277    design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/seq_cnt_en
    SLICE_X11Y50         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          0.834     1.204    design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X11Y50         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X11Y50         FDRE (Hold_fdre_C_CE)       -0.092     1.083    design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.194    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X33Y67   design_1_i/AD9851_AM_0/U0/counter_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X33Y67   design_1_i/AD9851_AM_0/U0/counter_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X33Y67   design_1_i/AD9851_AM_0/U0/counter_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X33Y67   design_1_i/AD9851_AM_0/U0/counter_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X32Y66   design_1_i/AD9851_AM_0/U0/pwm_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X21Y45   design_1_i/DivideBy50_2MHz/U0/clk_track_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X20Y45   design_1_i/DivideBy50_2MHz/U0/r_reg_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X20Y45   design_1_i/DivideBy50_2MHz/U0/r_reg_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X20Y45   design_1_i/DivideBy50_2MHz/U0/r_reg_reg[2]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y48    design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y48    design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X33Y67   design_1_i/AD9851_AM_0/U0/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X33Y67   design_1_i/AD9851_AM_0/U0/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X33Y67   design_1_i/AD9851_AM_0/U0/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X33Y67   design_1_i/AD9851_AM_0/U0/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X33Y67   design_1_i/AD9851_AM_0/U0/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X33Y67   design_1_i/AD9851_AM_0/U0/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X33Y67   design_1_i/AD9851_AM_0/U0/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X33Y67   design_1_i/AD9851_AM_0/U0/counter_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y48    design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y48    design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X33Y67   design_1_i/AD9851_AM_0/U0/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X33Y67   design_1_i/AD9851_AM_0/U0/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X33Y67   design_1_i/AD9851_AM_0/U0/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X33Y67   design_1_i/AD9851_AM_0/U0/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X33Y67   design_1_i/AD9851_AM_0/U0/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X33Y67   design_1_i/AD9851_AM_0/U0/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X33Y67   design_1_i/AD9851_AM_0/U0/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X33Y67   design_1_i/AD9851_AM_0/U0/counter_reg[3]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.282ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.842ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.282ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DivideBy50_2MHz/U0/clk_track_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.091ns  (logic 0.580ns (27.740%)  route 1.511ns (72.260%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          1.682     2.990    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X11Y47         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.874     4.320    design_1_i/DivideBy50_2MHz/U0/resetn
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.444 f  design_1_i/DivideBy50_2MHz/U0/clk_track_i_2/O
                         net (fo=9, routed)           0.637     5.081    design_1_i/DivideBy50_2MHz/U0/clk_track_i_2_n_0
    SLICE_X21Y45         FDCE                                         f  design_1_i/DivideBy50_2MHz/U0/clk_track_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          1.499    12.691    design_1_i/DivideBy50_2MHz/U0/clk
    SLICE_X21Y45         FDCE                                         r  design_1_i/DivideBy50_2MHz/U0/clk_track_reg/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X21Y45         FDCE (Recov_fdce_C_CLR)     -0.405    12.363    design_1_i/DivideBy50_2MHz/U0/clk_track_reg
  -------------------------------------------------------------------
                         required time                         12.363    
                         arrival time                          -5.081    
  -------------------------------------------------------------------
                         slack                                  7.282    

Slack (MET) :             7.282ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DivideBy50_2MHz/U0/r_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.091ns  (logic 0.580ns (27.740%)  route 1.511ns (72.260%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          1.682     2.990    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X11Y47         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.874     4.320    design_1_i/DivideBy50_2MHz/U0/resetn
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.444 f  design_1_i/DivideBy50_2MHz/U0/clk_track_i_2/O
                         net (fo=9, routed)           0.637     5.081    design_1_i/DivideBy50_2MHz/U0/clk_track_i_2_n_0
    SLICE_X21Y45         FDCE                                         f  design_1_i/DivideBy50_2MHz/U0/r_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          1.499    12.691    design_1_i/DivideBy50_2MHz/U0/clk
    SLICE_X21Y45         FDCE                                         r  design_1_i/DivideBy50_2MHz/U0/r_reg_reg[5]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X21Y45         FDCE (Recov_fdce_C_CLR)     -0.405    12.363    design_1_i/DivideBy50_2MHz/U0/r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         12.363    
                         arrival time                          -5.081    
  -------------------------------------------------------------------
                         slack                                  7.282    

Slack (MET) :             7.282ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DivideBy50_2MHz/U0/r_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.091ns  (logic 0.580ns (27.740%)  route 1.511ns (72.260%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          1.682     2.990    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X11Y47         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.874     4.320    design_1_i/DivideBy50_2MHz/U0/resetn
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.444 f  design_1_i/DivideBy50_2MHz/U0/clk_track_i_2/O
                         net (fo=9, routed)           0.637     5.081    design_1_i/DivideBy50_2MHz/U0/clk_track_i_2_n_0
    SLICE_X21Y45         FDCE                                         f  design_1_i/DivideBy50_2MHz/U0/r_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          1.499    12.691    design_1_i/DivideBy50_2MHz/U0/clk
    SLICE_X21Y45         FDCE                                         r  design_1_i/DivideBy50_2MHz/U0/r_reg_reg[6]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X21Y45         FDCE (Recov_fdce_C_CLR)     -0.405    12.363    design_1_i/DivideBy50_2MHz/U0/r_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         12.363    
                         arrival time                          -5.081    
  -------------------------------------------------------------------
                         slack                                  7.282    

Slack (MET) :             7.282ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DivideBy50_2MHz/U0/r_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.091ns  (logic 0.580ns (27.740%)  route 1.511ns (72.260%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          1.682     2.990    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X11Y47         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.874     4.320    design_1_i/DivideBy50_2MHz/U0/resetn
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.444 f  design_1_i/DivideBy50_2MHz/U0/clk_track_i_2/O
                         net (fo=9, routed)           0.637     5.081    design_1_i/DivideBy50_2MHz/U0/clk_track_i_2_n_0
    SLICE_X21Y45         FDCE                                         f  design_1_i/DivideBy50_2MHz/U0/r_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          1.499    12.691    design_1_i/DivideBy50_2MHz/U0/clk
    SLICE_X21Y45         FDCE                                         r  design_1_i/DivideBy50_2MHz/U0/r_reg_reg[7]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X21Y45         FDCE (Recov_fdce_C_CLR)     -0.405    12.363    design_1_i/DivideBy50_2MHz/U0/r_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         12.363    
                         arrival time                          -5.081    
  -------------------------------------------------------------------
                         slack                                  7.282    

Slack (MET) :             7.326ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DivideBy50_2MHz/U0/r_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.091ns  (logic 0.580ns (27.740%)  route 1.511ns (72.260%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          1.682     2.990    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X11Y47         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.874     4.320    design_1_i/DivideBy50_2MHz/U0/resetn
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.444 f  design_1_i/DivideBy50_2MHz/U0/clk_track_i_2/O
                         net (fo=9, routed)           0.637     5.081    design_1_i/DivideBy50_2MHz/U0/clk_track_i_2_n_0
    SLICE_X20Y45         FDCE                                         f  design_1_i/DivideBy50_2MHz/U0/r_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          1.499    12.691    design_1_i/DivideBy50_2MHz/U0/clk
    SLICE_X20Y45         FDCE                                         r  design_1_i/DivideBy50_2MHz/U0/r_reg_reg[1]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X20Y45         FDCE (Recov_fdce_C_CLR)     -0.361    12.407    design_1_i/DivideBy50_2MHz/U0/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.407    
                         arrival time                          -5.081    
  -------------------------------------------------------------------
                         slack                                  7.326    

Slack (MET) :             7.368ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DivideBy50_2MHz/U0/r_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.091ns  (logic 0.580ns (27.740%)  route 1.511ns (72.260%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          1.682     2.990    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X11Y47         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.874     4.320    design_1_i/DivideBy50_2MHz/U0/resetn
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.444 f  design_1_i/DivideBy50_2MHz/U0/clk_track_i_2/O
                         net (fo=9, routed)           0.637     5.081    design_1_i/DivideBy50_2MHz/U0/clk_track_i_2_n_0
    SLICE_X20Y45         FDCE                                         f  design_1_i/DivideBy50_2MHz/U0/r_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          1.499    12.691    design_1_i/DivideBy50_2MHz/U0/clk
    SLICE_X20Y45         FDCE                                         r  design_1_i/DivideBy50_2MHz/U0/r_reg_reg[0]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X20Y45         FDCE (Recov_fdce_C_CLR)     -0.319    12.449    design_1_i/DivideBy50_2MHz/U0/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.449    
                         arrival time                          -5.081    
  -------------------------------------------------------------------
                         slack                                  7.368    

Slack (MET) :             7.368ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DivideBy50_2MHz/U0/r_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.091ns  (logic 0.580ns (27.740%)  route 1.511ns (72.260%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          1.682     2.990    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X11Y47         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.874     4.320    design_1_i/DivideBy50_2MHz/U0/resetn
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.444 f  design_1_i/DivideBy50_2MHz/U0/clk_track_i_2/O
                         net (fo=9, routed)           0.637     5.081    design_1_i/DivideBy50_2MHz/U0/clk_track_i_2_n_0
    SLICE_X20Y45         FDCE                                         f  design_1_i/DivideBy50_2MHz/U0/r_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          1.499    12.691    design_1_i/DivideBy50_2MHz/U0/clk
    SLICE_X20Y45         FDCE                                         r  design_1_i/DivideBy50_2MHz/U0/r_reg_reg[2]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X20Y45         FDCE (Recov_fdce_C_CLR)     -0.319    12.449    design_1_i/DivideBy50_2MHz/U0/r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.449    
                         arrival time                          -5.081    
  -------------------------------------------------------------------
                         slack                                  7.368    

Slack (MET) :             7.368ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DivideBy50_2MHz/U0/r_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.091ns  (logic 0.580ns (27.740%)  route 1.511ns (72.260%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          1.682     2.990    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X11Y47         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.874     4.320    design_1_i/DivideBy50_2MHz/U0/resetn
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.444 f  design_1_i/DivideBy50_2MHz/U0/clk_track_i_2/O
                         net (fo=9, routed)           0.637     5.081    design_1_i/DivideBy50_2MHz/U0/clk_track_i_2_n_0
    SLICE_X20Y45         FDCE                                         f  design_1_i/DivideBy50_2MHz/U0/r_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          1.499    12.691    design_1_i/DivideBy50_2MHz/U0/clk
    SLICE_X20Y45         FDCE                                         r  design_1_i/DivideBy50_2MHz/U0/r_reg_reg[3]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X20Y45         FDCE (Recov_fdce_C_CLR)     -0.319    12.449    design_1_i/DivideBy50_2MHz/U0/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.449    
                         arrival time                          -5.081    
  -------------------------------------------------------------------
                         slack                                  7.368    

Slack (MET) :             7.368ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DivideBy50_2MHz/U0/r_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.091ns  (logic 0.580ns (27.740%)  route 1.511ns (72.260%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          1.682     2.990    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X11Y47         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.874     4.320    design_1_i/DivideBy50_2MHz/U0/resetn
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.444 f  design_1_i/DivideBy50_2MHz/U0/clk_track_i_2/O
                         net (fo=9, routed)           0.637     5.081    design_1_i/DivideBy50_2MHz/U0/clk_track_i_2_n_0
    SLICE_X20Y45         FDCE                                         f  design_1_i/DivideBy50_2MHz/U0/r_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          1.499    12.691    design_1_i/DivideBy50_2MHz/U0/clk
    SLICE_X20Y45         FDCE                                         r  design_1_i/DivideBy50_2MHz/U0/r_reg_reg[4]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X20Y45         FDCE (Recov_fdce_C_CLR)     -0.319    12.449    design_1_i/DivideBy50_2MHz/U0/r_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         12.449    
                         arrival time                          -5.081    
  -------------------------------------------------------------------
                         slack                                  7.368    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.842ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DivideBy50_2MHz/U0/r_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.186ns (23.109%)  route 0.619ns (76.891%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          0.567     0.908    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X11Y47         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.380     1.428    design_1_i/DivideBy50_2MHz/U0/resetn
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.473 f  design_1_i/DivideBy50_2MHz/U0/clk_track_i_2/O
                         net (fo=9, routed)           0.239     1.712    design_1_i/DivideBy50_2MHz/U0/clk_track_i_2_n_0
    SLICE_X20Y45         FDCE                                         f  design_1_i/DivideBy50_2MHz/U0/r_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          0.830     1.200    design_1_i/DivideBy50_2MHz/U0/clk
    SLICE_X20Y45         FDCE                                         r  design_1_i/DivideBy50_2MHz/U0/r_reg_reg[0]/C
                         clock pessimism             -0.262     0.938    
    SLICE_X20Y45         FDCE (Remov_fdce_C_CLR)     -0.067     0.871    design_1_i/DivideBy50_2MHz/U0/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.842ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DivideBy50_2MHz/U0/r_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.186ns (23.109%)  route 0.619ns (76.891%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          0.567     0.908    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X11Y47         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.380     1.428    design_1_i/DivideBy50_2MHz/U0/resetn
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.473 f  design_1_i/DivideBy50_2MHz/U0/clk_track_i_2/O
                         net (fo=9, routed)           0.239     1.712    design_1_i/DivideBy50_2MHz/U0/clk_track_i_2_n_0
    SLICE_X20Y45         FDCE                                         f  design_1_i/DivideBy50_2MHz/U0/r_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          0.830     1.200    design_1_i/DivideBy50_2MHz/U0/clk
    SLICE_X20Y45         FDCE                                         r  design_1_i/DivideBy50_2MHz/U0/r_reg_reg[1]/C
                         clock pessimism             -0.262     0.938    
    SLICE_X20Y45         FDCE (Remov_fdce_C_CLR)     -0.067     0.871    design_1_i/DivideBy50_2MHz/U0/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.842ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DivideBy50_2MHz/U0/r_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.186ns (23.109%)  route 0.619ns (76.891%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          0.567     0.908    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X11Y47         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.380     1.428    design_1_i/DivideBy50_2MHz/U0/resetn
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.473 f  design_1_i/DivideBy50_2MHz/U0/clk_track_i_2/O
                         net (fo=9, routed)           0.239     1.712    design_1_i/DivideBy50_2MHz/U0/clk_track_i_2_n_0
    SLICE_X20Y45         FDCE                                         f  design_1_i/DivideBy50_2MHz/U0/r_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          0.830     1.200    design_1_i/DivideBy50_2MHz/U0/clk
    SLICE_X20Y45         FDCE                                         r  design_1_i/DivideBy50_2MHz/U0/r_reg_reg[2]/C
                         clock pessimism             -0.262     0.938    
    SLICE_X20Y45         FDCE (Remov_fdce_C_CLR)     -0.067     0.871    design_1_i/DivideBy50_2MHz/U0/r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.842ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DivideBy50_2MHz/U0/r_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.186ns (23.109%)  route 0.619ns (76.891%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          0.567     0.908    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X11Y47         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.380     1.428    design_1_i/DivideBy50_2MHz/U0/resetn
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.473 f  design_1_i/DivideBy50_2MHz/U0/clk_track_i_2/O
                         net (fo=9, routed)           0.239     1.712    design_1_i/DivideBy50_2MHz/U0/clk_track_i_2_n_0
    SLICE_X20Y45         FDCE                                         f  design_1_i/DivideBy50_2MHz/U0/r_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          0.830     1.200    design_1_i/DivideBy50_2MHz/U0/clk
    SLICE_X20Y45         FDCE                                         r  design_1_i/DivideBy50_2MHz/U0/r_reg_reg[3]/C
                         clock pessimism             -0.262     0.938    
    SLICE_X20Y45         FDCE (Remov_fdce_C_CLR)     -0.067     0.871    design_1_i/DivideBy50_2MHz/U0/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.842ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DivideBy50_2MHz/U0/r_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.186ns (23.109%)  route 0.619ns (76.891%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          0.567     0.908    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X11Y47         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.380     1.428    design_1_i/DivideBy50_2MHz/U0/resetn
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.473 f  design_1_i/DivideBy50_2MHz/U0/clk_track_i_2/O
                         net (fo=9, routed)           0.239     1.712    design_1_i/DivideBy50_2MHz/U0/clk_track_i_2_n_0
    SLICE_X20Y45         FDCE                                         f  design_1_i/DivideBy50_2MHz/U0/r_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          0.830     1.200    design_1_i/DivideBy50_2MHz/U0/clk
    SLICE_X20Y45         FDCE                                         r  design_1_i/DivideBy50_2MHz/U0/r_reg_reg[4]/C
                         clock pessimism             -0.262     0.938    
    SLICE_X20Y45         FDCE (Remov_fdce_C_CLR)     -0.067     0.871    design_1_i/DivideBy50_2MHz/U0/r_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.867ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DivideBy50_2MHz/U0/clk_track_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.186ns (23.109%)  route 0.619ns (76.891%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          0.567     0.908    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X11Y47         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.380     1.428    design_1_i/DivideBy50_2MHz/U0/resetn
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.473 f  design_1_i/DivideBy50_2MHz/U0/clk_track_i_2/O
                         net (fo=9, routed)           0.239     1.712    design_1_i/DivideBy50_2MHz/U0/clk_track_i_2_n_0
    SLICE_X21Y45         FDCE                                         f  design_1_i/DivideBy50_2MHz/U0/clk_track_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          0.830     1.200    design_1_i/DivideBy50_2MHz/U0/clk
    SLICE_X21Y45         FDCE                                         r  design_1_i/DivideBy50_2MHz/U0/clk_track_reg/C
                         clock pessimism             -0.262     0.938    
    SLICE_X21Y45         FDCE (Remov_fdce_C_CLR)     -0.092     0.846    design_1_i/DivideBy50_2MHz/U0/clk_track_reg
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.867ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DivideBy50_2MHz/U0/r_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.186ns (23.109%)  route 0.619ns (76.891%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          0.567     0.908    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X11Y47         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.380     1.428    design_1_i/DivideBy50_2MHz/U0/resetn
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.473 f  design_1_i/DivideBy50_2MHz/U0/clk_track_i_2/O
                         net (fo=9, routed)           0.239     1.712    design_1_i/DivideBy50_2MHz/U0/clk_track_i_2_n_0
    SLICE_X21Y45         FDCE                                         f  design_1_i/DivideBy50_2MHz/U0/r_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          0.830     1.200    design_1_i/DivideBy50_2MHz/U0/clk
    SLICE_X21Y45         FDCE                                         r  design_1_i/DivideBy50_2MHz/U0/r_reg_reg[5]/C
                         clock pessimism             -0.262     0.938    
    SLICE_X21Y45         FDCE (Remov_fdce_C_CLR)     -0.092     0.846    design_1_i/DivideBy50_2MHz/U0/r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.867ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DivideBy50_2MHz/U0/r_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.186ns (23.109%)  route 0.619ns (76.891%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          0.567     0.908    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X11Y47         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.380     1.428    design_1_i/DivideBy50_2MHz/U0/resetn
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.473 f  design_1_i/DivideBy50_2MHz/U0/clk_track_i_2/O
                         net (fo=9, routed)           0.239     1.712    design_1_i/DivideBy50_2MHz/U0/clk_track_i_2_n_0
    SLICE_X21Y45         FDCE                                         f  design_1_i/DivideBy50_2MHz/U0/r_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          0.830     1.200    design_1_i/DivideBy50_2MHz/U0/clk
    SLICE_X21Y45         FDCE                                         r  design_1_i/DivideBy50_2MHz/U0/r_reg_reg[6]/C
                         clock pessimism             -0.262     0.938    
    SLICE_X21Y45         FDCE (Remov_fdce_C_CLR)     -0.092     0.846    design_1_i/DivideBy50_2MHz/U0/r_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.867ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DivideBy50_2MHz/U0/r_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.186ns (23.109%)  route 0.619ns (76.891%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          0.567     0.908    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X11Y47         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.380     1.428    design_1_i/DivideBy50_2MHz/U0/resetn
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.473 f  design_1_i/DivideBy50_2MHz/U0/clk_track_i_2/O
                         net (fo=9, routed)           0.239     1.712    design_1_i/DivideBy50_2MHz/U0/clk_track_i_2_n_0
    SLICE_X21Y45         FDCE                                         f  design_1_i/DivideBy50_2MHz/U0/r_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          0.830     1.200    design_1_i/DivideBy50_2MHz/U0/clk
    SLICE_X21Y45         FDCE                                         r  design_1_i/DivideBy50_2MHz/U0/r_reg_reg[7]/C
                         clock pessimism             -0.262     0.938    
    SLICE_X21Y45         FDCE (Remov_fdce_C_CLR)     -0.092     0.846    design_1_i/DivideBy50_2MHz/U0/r_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.867    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.118ns  (logic 0.124ns (5.856%)  route 1.994ns (94.144%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.206     1.206    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X4Y42          LUT1 (Prop_lut1_I0_O)        0.124     1.330 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.788     2.118    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X6Y45          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          1.506     2.698    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X6Y45          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.803ns  (logic 0.045ns (5.607%)  route 0.758ns (94.393%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.409     0.409    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X4Y42          LUT1 (Prop_lut1_I0_O)        0.045     0.454 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.349     0.803    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X6Y45          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          0.834     1.204    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X6Y45          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           199 Endpoints
Min Delay           199 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/AD9851_0/U0/fq_ud_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            AD9851_fq_ud_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.646ns  (logic 4.002ns (52.339%)  route 3.644ns (47.661%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDCE                         0.000     0.000 r  design_1_i/AD9851_0/U0/fq_ud_reg/C
    SLICE_X13Y50         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/AD9851_0/U0/fq_ud_reg/Q
                         net (fo=2, routed)           3.644     4.100    AD9851_fq_ud_out_OBUF
    J19                  OBUF (Prop_obuf_I_O)         3.546     7.646 r  AD9851_fq_ud_out_OBUF_inst/O
                         net (fo=0)                   0.000     7.646    AD9851_fq_ud_out
    J19                                                               r  AD9851_fq_ud_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/AD9851_0/U0/serial_clock_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            AD9851_clock_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.408ns  (logic 3.973ns (53.627%)  route 3.436ns (46.373%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDCE                         0.000     0.000 r  design_1_i/AD9851_0/U0/serial_clock_reg/C
    SLICE_X13Y50         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/AD9851_0/U0/serial_clock_reg/Q
                         net (fo=4, routed)           3.436     3.892    AD9851_clock_out_OBUF
    H20                  OBUF (Prop_obuf_I_O)         3.517     7.408 r  AD9851_clock_out_OBUF_inst/O
                         net (fo=0)                   0.000     7.408    AD9851_clock_out
    H20                                                               r  AD9851_clock_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/AD9851_0/U0/serial_data_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            AD9851_sd_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.946ns  (logic 3.979ns (57.281%)  route 2.967ns (42.719%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y51         FDRE                         0.000     0.000 r  design_1_i/AD9851_0/U0/serial_data_out_reg/C
    SLICE_X18Y51         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/AD9851_0/U0/serial_data_out_reg/Q
                         net (fo=2, routed)           2.967     3.423    AD9851_sd_out_OBUF
    G19                  OBUF (Prop_obuf_I_O)         3.523     6.946 r  AD9851_sd_out_OBUF_inst/O
                         net (fo=0)                   0.000     6.946    AD9851_sd_out
    G19                                                               r  AD9851_sd_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/AD9851_0/U0/shift_counter_reg[23]/C
                            (rising edge-triggered cell FDPE)
  Destination:            design_1_i/AD9851_0/U0/shift_counter_reg[30]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.380ns  (logic 1.657ns (25.970%)  route 4.723ns (74.030%))
  Logic Levels:           5  (CARRY4=2 FDPE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDPE                         0.000     0.000 r  design_1_i/AD9851_0/U0/shift_counter_reg[23]/C
    SLICE_X13Y49         FDPE (Prop_fdpe_C_Q)         0.419     0.419 f  design_1_i/AD9851_0/U0/shift_counter_reg[23]/Q
                         net (fo=3, routed)           1.235     1.654    design_1_i/AD9851_0/U0/sel0[23]
    SLICE_X15Y48         LUT2 (Prop_lut2_I1_O)        0.299     1.953 r  design_1_i/AD9851_0/U0/shift_counter2_carry_i_2__0/O
                         net (fo=1, routed)           0.000     1.953    design_1_i/AD9851_0/U0/shift_counter2_carry_i_2__0_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.351 r  design_1_i/AD9851_0/U0/shift_counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.351    design_1_i/AD9851_0/U0/shift_counter2_carry__1_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.579 r  design_1_i/AD9851_0/U0/shift_counter2_carry__2/CO[2]
                         net (fo=36, routed)          1.657     4.236    design_1_i/AD9851_0/U0/shift_counter2__14
    SLICE_X13Y50         LUT6 (Prop_lut6_I3_O)        0.313     4.549 r  design_1_i/AD9851_0/U0/shift_counter[31]_i_1/O
                         net (fo=32, routed)          1.832     6.380    design_1_i/AD9851_0/U0/shift_counter[31]_i_1_n_0
    SLICE_X15Y51         FDPE                                         r  design_1_i/AD9851_0/U0/shift_counter_reg[30]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/AD9851_0/U0/shift_counter_reg[23]/C
                            (rising edge-triggered cell FDPE)
  Destination:            design_1_i/AD9851_0/U0/shift_counter_reg[31]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.380ns  (logic 1.657ns (25.970%)  route 4.723ns (74.030%))
  Logic Levels:           5  (CARRY4=2 FDPE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDPE                         0.000     0.000 r  design_1_i/AD9851_0/U0/shift_counter_reg[23]/C
    SLICE_X13Y49         FDPE (Prop_fdpe_C_Q)         0.419     0.419 f  design_1_i/AD9851_0/U0/shift_counter_reg[23]/Q
                         net (fo=3, routed)           1.235     1.654    design_1_i/AD9851_0/U0/sel0[23]
    SLICE_X15Y48         LUT2 (Prop_lut2_I1_O)        0.299     1.953 r  design_1_i/AD9851_0/U0/shift_counter2_carry_i_2__0/O
                         net (fo=1, routed)           0.000     1.953    design_1_i/AD9851_0/U0/shift_counter2_carry_i_2__0_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.351 r  design_1_i/AD9851_0/U0/shift_counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.351    design_1_i/AD9851_0/U0/shift_counter2_carry__1_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.579 r  design_1_i/AD9851_0/U0/shift_counter2_carry__2/CO[2]
                         net (fo=36, routed)          1.657     4.236    design_1_i/AD9851_0/U0/shift_counter2__14
    SLICE_X13Y50         LUT6 (Prop_lut6_I3_O)        0.313     4.549 r  design_1_i/AD9851_0/U0/shift_counter[31]_i_1/O
                         net (fo=32, routed)          1.832     6.380    design_1_i/AD9851_0/U0/shift_counter[31]_i_1_n_0
    SLICE_X15Y51         FDPE                                         r  design_1_i/AD9851_0/U0/shift_counter_reg[31]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/AD9851_0/U0/shift_counter_reg[23]/C
                            (rising edge-triggered cell FDPE)
  Destination:            design_1_i/AD9851_0/U0/shift_counter_reg[18]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.240ns  (logic 1.657ns (26.556%)  route 4.583ns (73.444%))
  Logic Levels:           5  (CARRY4=2 FDPE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDPE                         0.000     0.000 r  design_1_i/AD9851_0/U0/shift_counter_reg[23]/C
    SLICE_X13Y49         FDPE (Prop_fdpe_C_Q)         0.419     0.419 f  design_1_i/AD9851_0/U0/shift_counter_reg[23]/Q
                         net (fo=3, routed)           1.235     1.654    design_1_i/AD9851_0/U0/sel0[23]
    SLICE_X15Y48         LUT2 (Prop_lut2_I1_O)        0.299     1.953 r  design_1_i/AD9851_0/U0/shift_counter2_carry_i_2__0/O
                         net (fo=1, routed)           0.000     1.953    design_1_i/AD9851_0/U0/shift_counter2_carry_i_2__0_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.351 r  design_1_i/AD9851_0/U0/shift_counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.351    design_1_i/AD9851_0/U0/shift_counter2_carry__1_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.579 r  design_1_i/AD9851_0/U0/shift_counter2_carry__2/CO[2]
                         net (fo=36, routed)          1.657     4.236    design_1_i/AD9851_0/U0/shift_counter2__14
    SLICE_X13Y50         LUT6 (Prop_lut6_I3_O)        0.313     4.549 r  design_1_i/AD9851_0/U0/shift_counter[31]_i_1/O
                         net (fo=32, routed)          1.691     6.240    design_1_i/AD9851_0/U0/shift_counter[31]_i_1_n_0
    SLICE_X15Y50         FDPE                                         r  design_1_i/AD9851_0/U0/shift_counter_reg[18]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/AD9851_0/U0/shift_counter_reg[23]/C
                            (rising edge-triggered cell FDPE)
  Destination:            design_1_i/AD9851_0/U0/shift_counter_reg[19]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.240ns  (logic 1.657ns (26.556%)  route 4.583ns (73.444%))
  Logic Levels:           5  (CARRY4=2 FDPE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDPE                         0.000     0.000 r  design_1_i/AD9851_0/U0/shift_counter_reg[23]/C
    SLICE_X13Y49         FDPE (Prop_fdpe_C_Q)         0.419     0.419 f  design_1_i/AD9851_0/U0/shift_counter_reg[23]/Q
                         net (fo=3, routed)           1.235     1.654    design_1_i/AD9851_0/U0/sel0[23]
    SLICE_X15Y48         LUT2 (Prop_lut2_I1_O)        0.299     1.953 r  design_1_i/AD9851_0/U0/shift_counter2_carry_i_2__0/O
                         net (fo=1, routed)           0.000     1.953    design_1_i/AD9851_0/U0/shift_counter2_carry_i_2__0_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.351 r  design_1_i/AD9851_0/U0/shift_counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.351    design_1_i/AD9851_0/U0/shift_counter2_carry__1_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.579 r  design_1_i/AD9851_0/U0/shift_counter2_carry__2/CO[2]
                         net (fo=36, routed)          1.657     4.236    design_1_i/AD9851_0/U0/shift_counter2__14
    SLICE_X13Y50         LUT6 (Prop_lut6_I3_O)        0.313     4.549 r  design_1_i/AD9851_0/U0/shift_counter[31]_i_1/O
                         net (fo=32, routed)          1.691     6.240    design_1_i/AD9851_0/U0/shift_counter[31]_i_1_n_0
    SLICE_X15Y50         FDPE                                         r  design_1_i/AD9851_0/U0/shift_counter_reg[19]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/AD9851_0/U0/shift_counter_reg[23]/C
                            (rising edge-triggered cell FDPE)
  Destination:            design_1_i/AD9851_0/U0/shift_counter_reg[24]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.240ns  (logic 1.657ns (26.556%)  route 4.583ns (73.444%))
  Logic Levels:           5  (CARRY4=2 FDPE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDPE                         0.000     0.000 r  design_1_i/AD9851_0/U0/shift_counter_reg[23]/C
    SLICE_X13Y49         FDPE (Prop_fdpe_C_Q)         0.419     0.419 f  design_1_i/AD9851_0/U0/shift_counter_reg[23]/Q
                         net (fo=3, routed)           1.235     1.654    design_1_i/AD9851_0/U0/sel0[23]
    SLICE_X15Y48         LUT2 (Prop_lut2_I1_O)        0.299     1.953 r  design_1_i/AD9851_0/U0/shift_counter2_carry_i_2__0/O
                         net (fo=1, routed)           0.000     1.953    design_1_i/AD9851_0/U0/shift_counter2_carry_i_2__0_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.351 r  design_1_i/AD9851_0/U0/shift_counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.351    design_1_i/AD9851_0/U0/shift_counter2_carry__1_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.579 r  design_1_i/AD9851_0/U0/shift_counter2_carry__2/CO[2]
                         net (fo=36, routed)          1.657     4.236    design_1_i/AD9851_0/U0/shift_counter2__14
    SLICE_X13Y50         LUT6 (Prop_lut6_I3_O)        0.313     4.549 r  design_1_i/AD9851_0/U0/shift_counter[31]_i_1/O
                         net (fo=32, routed)          1.691     6.240    design_1_i/AD9851_0/U0/shift_counter[31]_i_1_n_0
    SLICE_X15Y50         FDPE                                         r  design_1_i/AD9851_0/U0/shift_counter_reg[24]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/AD9851_0/U0/shift_counter_reg[23]/C
                            (rising edge-triggered cell FDPE)
  Destination:            design_1_i/AD9851_0/U0/shift_counter_reg[25]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.240ns  (logic 1.657ns (26.556%)  route 4.583ns (73.444%))
  Logic Levels:           5  (CARRY4=2 FDPE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDPE                         0.000     0.000 r  design_1_i/AD9851_0/U0/shift_counter_reg[23]/C
    SLICE_X13Y49         FDPE (Prop_fdpe_C_Q)         0.419     0.419 f  design_1_i/AD9851_0/U0/shift_counter_reg[23]/Q
                         net (fo=3, routed)           1.235     1.654    design_1_i/AD9851_0/U0/sel0[23]
    SLICE_X15Y48         LUT2 (Prop_lut2_I1_O)        0.299     1.953 r  design_1_i/AD9851_0/U0/shift_counter2_carry_i_2__0/O
                         net (fo=1, routed)           0.000     1.953    design_1_i/AD9851_0/U0/shift_counter2_carry_i_2__0_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.351 r  design_1_i/AD9851_0/U0/shift_counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.351    design_1_i/AD9851_0/U0/shift_counter2_carry__1_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.579 r  design_1_i/AD9851_0/U0/shift_counter2_carry__2/CO[2]
                         net (fo=36, routed)          1.657     4.236    design_1_i/AD9851_0/U0/shift_counter2__14
    SLICE_X13Y50         LUT6 (Prop_lut6_I3_O)        0.313     4.549 r  design_1_i/AD9851_0/U0/shift_counter[31]_i_1/O
                         net (fo=32, routed)          1.691     6.240    design_1_i/AD9851_0/U0/shift_counter[31]_i_1_n_0
    SLICE_X15Y50         FDPE                                         r  design_1_i/AD9851_0/U0/shift_counter_reg[25]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/AD9851_0/U0/shift_counter_reg[23]/C
                            (rising edge-triggered cell FDPE)
  Destination:            design_1_i/AD9851_0/U0/shift_counter_reg[26]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.240ns  (logic 1.657ns (26.556%)  route 4.583ns (73.444%))
  Logic Levels:           5  (CARRY4=2 FDPE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDPE                         0.000     0.000 r  design_1_i/AD9851_0/U0/shift_counter_reg[23]/C
    SLICE_X13Y49         FDPE (Prop_fdpe_C_Q)         0.419     0.419 f  design_1_i/AD9851_0/U0/shift_counter_reg[23]/Q
                         net (fo=3, routed)           1.235     1.654    design_1_i/AD9851_0/U0/sel0[23]
    SLICE_X15Y48         LUT2 (Prop_lut2_I1_O)        0.299     1.953 r  design_1_i/AD9851_0/U0/shift_counter2_carry_i_2__0/O
                         net (fo=1, routed)           0.000     1.953    design_1_i/AD9851_0/U0/shift_counter2_carry_i_2__0_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.351 r  design_1_i/AD9851_0/U0/shift_counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.351    design_1_i/AD9851_0/U0/shift_counter2_carry__1_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.579 r  design_1_i/AD9851_0/U0/shift_counter2_carry__2/CO[2]
                         net (fo=36, routed)          1.657     4.236    design_1_i/AD9851_0/U0/shift_counter2__14
    SLICE_X13Y50         LUT6 (Prop_lut6_I3_O)        0.313     4.549 r  design_1_i/AD9851_0/U0/shift_counter[31]_i_1/O
                         net (fo=32, routed)          1.691     6.240    design_1_i/AD9851_0/U0/shift_counter[31]_i_1_n_0
    SLICE_X15Y50         FDPE                                         r  design_1_i/AD9851_0/U0/shift_counter_reg[26]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/AD9851_0/U0/serial_data_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/AD9851_0/U0/serial_data_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.209ns (66.869%)  route 0.104ns (33.131%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y51         FDCE                         0.000     0.000 r  design_1_i/AD9851_0/U0/serial_data_reg[0]/C
    SLICE_X16Y51         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/AD9851_0/U0/serial_data_reg[0]/Q
                         net (fo=1, routed)           0.104     0.268    design_1_i/AD9851_0/U0/serial_data_reg_n_0_[0]
    SLICE_X18Y51         LUT5 (Prop_lut5_I1_O)        0.045     0.313 r  design_1_i/AD9851_0/U0/serial_data_out_i_1/O
                         net (fo=1, routed)           0.000     0.313    design_1_i/AD9851_0/U0/serial_data_out_i_1_n_0
    SLICE_X18Y51         FDRE                                         r  design_1_i/AD9851_0/U0/serial_data_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/AD9851_0/U0/serial_data_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/AD9851_0/U0/serial_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.209ns (64.778%)  route 0.114ns (35.222%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDCE                         0.000     0.000 r  design_1_i/AD9851_0/U0/serial_data_reg[1]/C
    SLICE_X16Y49         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/AD9851_0/U0/serial_data_reg[1]/Q
                         net (fo=1, routed)           0.114     0.278    design_1_i/AD9851_0/U0/serial_data_reg_n_0_[1]
    SLICE_X16Y51         LUT2 (Prop_lut2_I1_O)        0.045     0.323 r  design_1_i/AD9851_0/U0/serial_data[0]_i_1/O
                         net (fo=1, routed)           0.000     0.323    design_1_i/AD9851_0/U0/serial_data[0]_i_1_n_0
    SLICE_X16Y51         FDCE                                         r  design_1_i/AD9851_0/U0/serial_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/AD9851_0/U0/fq_ud_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/AD9851_0/U0/fq_ud_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.300%)  route 0.170ns (47.700%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDCE                         0.000     0.000 r  design_1_i/AD9851_0/U0/fq_ud_reg/C
    SLICE_X13Y50         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/AD9851_0/U0/fq_ud_reg/Q
                         net (fo=2, routed)           0.170     0.311    design_1_i/AD9851_0/U0/fq_ud_out
    SLICE_X13Y50         LUT6 (Prop_lut6_I5_O)        0.045     0.356 r  design_1_i/AD9851_0/U0/fq_ud_i_1/O
                         net (fo=1, routed)           0.000     0.356    design_1_i/AD9851_0/U0/fq_ud_i_1_n_0
    SLICE_X13Y50         FDCE                                         r  design_1_i/AD9851_0/U0/fq_ud_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/mycounter_0/U0/counter_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/mycounter_0/U0/counter_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y50         FDRE                         0.000     0.000 r  design_1_i/mycounter_0/U0/counter_reg[24]/C
    SLICE_X19Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/mycounter_0/U0/counter_reg[24]/Q
                         net (fo=2, routed)           0.117     0.258    design_1_i/mycounter_0/U0/counter[24]
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  design_1_i/mycounter_0/U0/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    design_1_i/mycounter_0/U0/p_1_in[24]
    SLICE_X19Y50         FDRE                                         r  design_1_i/mycounter_0/U0/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/mycounter_0/U0/counter_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/mycounter_0/U0/counter_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y51         FDRE                         0.000     0.000 r  design_1_i/mycounter_0/U0/counter_reg[28]/C
    SLICE_X19Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/mycounter_0/U0/counter_reg[28]/Q
                         net (fo=2, routed)           0.117     0.258    design_1_i/mycounter_0/U0/counter[28]
    SLICE_X19Y51         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  design_1_i/mycounter_0/U0/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    design_1_i/mycounter_0/U0/p_1_in[28]
    SLICE_X19Y51         FDRE                                         r  design_1_i/mycounter_0/U0/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/mycounter_0/U0/counter_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/mycounter_0/U0/counter_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE                         0.000     0.000 r  design_1_i/mycounter_0/U0/counter_reg[8]/C
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/mycounter_0/U0/counter_reg[8]/Q
                         net (fo=2, routed)           0.117     0.258    design_1_i/mycounter_0/U0/counter[8]
    SLICE_X19Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  design_1_i/mycounter_0/U0/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    design_1_i/mycounter_0/U0/p_1_in[8]
    SLICE_X19Y46         FDRE                                         r  design_1_i/mycounter_0/U0/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/AD9851_0/U0/shift_counter_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            design_1_i/AD9851_0/U0/shift_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           2  (FDPE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDPE                         0.000     0.000 r  design_1_i/AD9851_0/U0/shift_counter_reg[0]/C
    SLICE_X15Y45         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  design_1_i/AD9851_0/U0/shift_counter_reg[0]/Q
                         net (fo=3, routed)           0.180     0.321    design_1_i/AD9851_0/U0/sel0[0]
    SLICE_X15Y45         LUT4 (Prop_lut4_I3_O)        0.045     0.366 r  design_1_i/AD9851_0/U0/shift_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.366    design_1_i/AD9851_0/U0/shift_counter[0]_i_1_n_0
    SLICE_X15Y45         FDPE                                         r  design_1_i/AD9851_0/U0/shift_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/mycounter_0/U0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/mycounter_0/U0/counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDRE                         0.000     0.000 r  design_1_i/mycounter_0/U0/counter_reg[0]/C
    SLICE_X18Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  design_1_i/mycounter_0/U0/counter_reg[0]/Q
                         net (fo=3, routed)           0.185     0.326    design_1_i/mycounter_0/U0/counter[0]
    SLICE_X18Y46         LUT1 (Prop_lut1_I0_O)        0.042     0.368 r  design_1_i/mycounter_0/U0/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.368    design_1_i/mycounter_0/U0/p_1_in[0]
    SLICE_X18Y46         FDRE                                         r  design_1_i/mycounter_0/U0/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/mycounter_0/U0/counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/mycounter_0/U0/counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDRE                         0.000     0.000 r  design_1_i/mycounter_0/U0/counter_reg[4]/C
    SLICE_X19Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/mycounter_0/U0/counter_reg[4]/Q
                         net (fo=2, routed)           0.119     0.260    design_1_i/mycounter_0/U0/counter[4]
    SLICE_X19Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  design_1_i/mycounter_0/U0/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    design_1_i/mycounter_0/U0/p_1_in[4]
    SLICE_X19Y45         FDRE                                         r  design_1_i/mycounter_0/U0/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/AD9851_0/U0/serial_data_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/AD9851_0/U0/serial_data_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.207ns (56.082%)  route 0.162ns (43.918%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y50         FDCE                         0.000     0.000 r  design_1_i/AD9851_0/U0/serial_data_reg[19]/C
    SLICE_X16Y50         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/AD9851_0/U0/serial_data_reg[19]/Q
                         net (fo=1, routed)           0.162     0.326    design_1_i/AD9851_0/U0/serial_data_reg_n_0_[19]
    SLICE_X16Y50         LUT2 (Prop_lut2_I1_O)        0.043     0.369 r  design_1_i/AD9851_0/U0/serial_data[18]_i_1/O
                         net (fo=1, routed)           0.000     0.369    design_1_i/AD9851_0/U0/serial_data[18]_i_1_n_0
    SLICE_X16Y50         FDCE                                         r  design_1_i/AD9851_0/U0/serial_data_reg[18]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            68 Endpoints
Min Delay            68 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/AD9851_AM_0/U0/pwm_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9851_pwm_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.253ns  (logic 4.062ns (64.952%)  route 2.192ns (35.048%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          1.655     2.963    design_1_i/AD9851_AM_0/U0/clock_in
    SLICE_X32Y66         FDRE                                         r  design_1_i/AD9851_AM_0/U0/pwm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.518     3.481 r  design_1_i/AD9851_AM_0/U0/pwm_reg/Q
                         net (fo=1, routed)           2.192     5.673    AD9851_pwm_out_OBUF
    K18                  OBUF (Prop_obuf_I_O)         3.544     9.216 r  AD9851_pwm_out_OBUF_inst/O
                         net (fo=0)                   0.000     9.216    AD9851_pwm_out
    K18                                                               r  AD9851_pwm_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9851_0/U0/shift_counter_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.154ns  (logic 0.606ns (19.212%)  route 2.548ns (80.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          1.682     2.990    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X11Y47         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.874     4.320    design_1_i/AD9851_0/U0/resetn
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.150     4.470 f  design_1_i/AD9851_0/U0/serial_clock_i_2/O
                         net (fo=66, routed)          1.675     6.144    design_1_i/AD9851_0/U0/serial_clock_i_2_n_0
    SLICE_X15Y45         FDPE                                         f  design_1_i/AD9851_0/U0/shift_counter_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9851_0/U0/shift_counter_reg[1]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.154ns  (logic 0.606ns (19.212%)  route 2.548ns (80.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          1.682     2.990    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X11Y47         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.874     4.320    design_1_i/AD9851_0/U0/resetn
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.150     4.470 f  design_1_i/AD9851_0/U0/serial_clock_i_2/O
                         net (fo=66, routed)          1.675     6.144    design_1_i/AD9851_0/U0/serial_clock_i_2_n_0
    SLICE_X15Y45         FDPE                                         f  design_1_i/AD9851_0/U0/shift_counter_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9851_0/U0/shift_counter_reg[2]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.154ns  (logic 0.606ns (19.212%)  route 2.548ns (80.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          1.682     2.990    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X11Y47         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.874     4.320    design_1_i/AD9851_0/U0/resetn
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.150     4.470 f  design_1_i/AD9851_0/U0/serial_clock_i_2/O
                         net (fo=66, routed)          1.675     6.144    design_1_i/AD9851_0/U0/serial_clock_i_2_n_0
    SLICE_X15Y45         FDPE                                         f  design_1_i/AD9851_0/U0/shift_counter_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9851_0/U0/shift_counter_reg[3]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.154ns  (logic 0.606ns (19.212%)  route 2.548ns (80.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          1.682     2.990    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X11Y47         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.874     4.320    design_1_i/AD9851_0/U0/resetn
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.150     4.470 f  design_1_i/AD9851_0/U0/serial_clock_i_2/O
                         net (fo=66, routed)          1.675     6.144    design_1_i/AD9851_0/U0/serial_clock_i_2_n_0
    SLICE_X15Y45         FDPE                                         f  design_1_i/AD9851_0/U0/shift_counter_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9851_0/U0/shift_counter_reg[4]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.154ns  (logic 0.606ns (19.212%)  route 2.548ns (80.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          1.682     2.990    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X11Y47         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.874     4.320    design_1_i/AD9851_0/U0/resetn
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.150     4.470 f  design_1_i/AD9851_0/U0/serial_clock_i_2/O
                         net (fo=66, routed)          1.675     6.144    design_1_i/AD9851_0/U0/serial_clock_i_2_n_0
    SLICE_X15Y45         FDPE                                         f  design_1_i/AD9851_0/U0/shift_counter_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9851_0/U0/shift_counter_reg[5]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.154ns  (logic 0.606ns (19.212%)  route 2.548ns (80.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          1.682     2.990    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X11Y47         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.874     4.320    design_1_i/AD9851_0/U0/resetn
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.150     4.470 f  design_1_i/AD9851_0/U0/serial_clock_i_2/O
                         net (fo=66, routed)          1.675     6.144    design_1_i/AD9851_0/U0/serial_clock_i_2_n_0
    SLICE_X15Y45         FDPE                                         f  design_1_i/AD9851_0/U0/shift_counter_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9851_0/U0/shift_counter_reg[6]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.154ns  (logic 0.606ns (19.212%)  route 2.548ns (80.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          1.682     2.990    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X11Y47         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.874     4.320    design_1_i/AD9851_0/U0/resetn
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.150     4.470 f  design_1_i/AD9851_0/U0/serial_clock_i_2/O
                         net (fo=66, routed)          1.675     6.144    design_1_i/AD9851_0/U0/serial_clock_i_2_n_0
    SLICE_X15Y45         FDPE                                         f  design_1_i/AD9851_0/U0/shift_counter_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9851_0/U0/shift_counter_reg[7]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.154ns  (logic 0.606ns (19.212%)  route 2.548ns (80.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          1.682     2.990    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X11Y47         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.874     4.320    design_1_i/AD9851_0/U0/resetn
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.150     4.470 f  design_1_i/AD9851_0/U0/serial_clock_i_2/O
                         net (fo=66, routed)          1.675     6.144    design_1_i/AD9851_0/U0/serial_clock_i_2_n_0
    SLICE_X15Y45         FDPE                                         f  design_1_i/AD9851_0/U0/shift_counter_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9851_0/U0/serial_data_reg[10]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.118ns  (logic 0.606ns (19.437%)  route 2.512ns (80.563%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          1.682     2.990    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X11Y47         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.874     4.320    design_1_i/AD9851_0/U0/resetn
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.150     4.470 f  design_1_i/AD9851_0/U0/serial_clock_i_2/O
                         net (fo=66, routed)          1.638     6.108    design_1_i/AD9851_0/U0/serial_clock_i_2_n_0
    SLICE_X16Y49         FDCE                                         f  design_1_i/AD9851_0/U0/serial_data_reg[10]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9851_0/U0/serial_data_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.662ns  (logic 0.186ns (28.101%)  route 0.476ns (71.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          0.567     0.908    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X11Y47         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.476     1.524    design_1_i/AD9851_0/U0/resetn
    SLICE_X18Y51         LUT5 (Prop_lut5_I3_O)        0.045     1.569 r  design_1_i/AD9851_0/U0/serial_data_out_i_1/O
                         net (fo=1, routed)           0.000     1.569    design_1_i/AD9851_0/U0/serial_data_out_i_1_n_0
    SLICE_X18Y51         FDRE                                         r  design_1_i/AD9851_0/U0/serial_data_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9851_0/U0/shift_counter_reg[12]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.775ns  (logic 0.187ns (24.117%)  route 0.588ns (75.883%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          0.567     0.908    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X11Y47         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.380     1.428    design_1_i/AD9851_0/U0/resetn
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.046     1.474 f  design_1_i/AD9851_0/U0/serial_clock_i_2/O
                         net (fo=66, routed)          0.209     1.683    design_1_i/AD9851_0/U0/serial_clock_i_2_n_0
    SLICE_X16Y47         FDPE                                         f  design_1_i/AD9851_0/U0/shift_counter_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9851_0/U0/shift_counter_reg[13]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.775ns  (logic 0.187ns (24.117%)  route 0.588ns (75.883%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          0.567     0.908    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X11Y47         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.380     1.428    design_1_i/AD9851_0/U0/resetn
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.046     1.474 f  design_1_i/AD9851_0/U0/serial_clock_i_2/O
                         net (fo=66, routed)          0.209     1.683    design_1_i/AD9851_0/U0/serial_clock_i_2_n_0
    SLICE_X16Y47         FDPE                                         f  design_1_i/AD9851_0/U0/shift_counter_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9851_0/U0/shift_counter_reg[14]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.775ns  (logic 0.187ns (24.117%)  route 0.588ns (75.883%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          0.567     0.908    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X11Y47         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.380     1.428    design_1_i/AD9851_0/U0/resetn
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.046     1.474 f  design_1_i/AD9851_0/U0/serial_clock_i_2/O
                         net (fo=66, routed)          0.209     1.683    design_1_i/AD9851_0/U0/serial_clock_i_2_n_0
    SLICE_X16Y47         FDPE                                         f  design_1_i/AD9851_0/U0/shift_counter_reg[14]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9851_0/U0/shift_counter_reg[15]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.775ns  (logic 0.187ns (24.117%)  route 0.588ns (75.883%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          0.567     0.908    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X11Y47         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.380     1.428    design_1_i/AD9851_0/U0/resetn
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.046     1.474 f  design_1_i/AD9851_0/U0/serial_clock_i_2/O
                         net (fo=66, routed)          0.209     1.683    design_1_i/AD9851_0/U0/serial_clock_i_2_n_0
    SLICE_X16Y47         FDPE                                         f  design_1_i/AD9851_0/U0/shift_counter_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9851_0/U0/serial_data_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.845ns  (logic 0.187ns (22.128%)  route 0.658ns (77.872%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          0.567     0.908    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X11Y47         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.380     1.428    design_1_i/AD9851_0/U0/resetn
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.046     1.474 f  design_1_i/AD9851_0/U0/serial_clock_i_2/O
                         net (fo=66, routed)          0.279     1.753    design_1_i/AD9851_0/U0/serial_clock_i_2_n_0
    SLICE_X18Y49         FDCE                                         f  design_1_i/AD9851_0/U0/serial_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9851_0/U0/serial_data_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.845ns  (logic 0.187ns (22.128%)  route 0.658ns (77.872%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          0.567     0.908    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X11Y47         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.380     1.428    design_1_i/AD9851_0/U0/resetn
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.046     1.474 f  design_1_i/AD9851_0/U0/serial_clock_i_2/O
                         net (fo=66, routed)          0.279     1.753    design_1_i/AD9851_0/U0/serial_clock_i_2_n_0
    SLICE_X18Y49         FDCE                                         f  design_1_i/AD9851_0/U0/serial_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9851_0/U0/serial_data_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.845ns  (logic 0.187ns (22.128%)  route 0.658ns (77.872%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          0.567     0.908    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X11Y47         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.380     1.428    design_1_i/AD9851_0/U0/resetn
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.046     1.474 f  design_1_i/AD9851_0/U0/serial_clock_i_2/O
                         net (fo=66, routed)          0.279     1.753    design_1_i/AD9851_0/U0/serial_clock_i_2_n_0
    SLICE_X18Y49         FDCE                                         f  design_1_i/AD9851_0/U0/serial_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9851_0/U0/serial_data_reg[8]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.845ns  (logic 0.187ns (22.128%)  route 0.658ns (77.872%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          0.567     0.908    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X11Y47         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.380     1.428    design_1_i/AD9851_0/U0/resetn
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.046     1.474 f  design_1_i/AD9851_0/U0/serial_clock_i_2/O
                         net (fo=66, routed)          0.279     1.753    design_1_i/AD9851_0/U0/serial_clock_i_2_n_0
    SLICE_X18Y49         FDCE                                         f  design_1_i/AD9851_0/U0/serial_data_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9851_0/U0/shift_counter_reg[16]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.849ns  (logic 0.187ns (22.039%)  route 0.662ns (77.961%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49, routed)          0.567     0.908    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X11Y47         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.380     1.428    design_1_i/AD9851_0/U0/resetn
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.046     1.474 f  design_1_i/AD9851_0/U0/serial_clock_i_2/O
                         net (fo=66, routed)          0.282     1.756    design_1_i/AD9851_0/U0/serial_clock_i_2_n_0
    SLICE_X13Y47         FDPE                                         f  design_1_i/AD9851_0/U0/shift_counter_reg[16]/PRE
  -------------------------------------------------------------------    -------------------





