TimeQuest Timing Analyzer report for top
Mon Feb 29 17:17:56 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'KEY[0]'
 13. Slow 1200mV 85C Model Hold: 'KEY[0]'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'KEY[0]'
 22. Slow 1200mV 0C Model Hold: 'KEY[0]'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'KEY[0]'
 30. Fast 1200mV 0C Model Hold: 'KEY[0]'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; top                                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                             ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets    ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; KEY[0]     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { KEY[0] } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 208.81 MHz ; 208.81 MHz      ; KEY[0]     ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+--------+--------+-------------------+
; Clock  ; Slack  ; End Point TNS     ;
+--------+--------+-------------------+
; KEY[0] ; -3.789 ; -54.081           ;
+--------+--------+-------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+--------+-------+-------------------+
; Clock  ; Slack ; End Point TNS     ;
+--------+-------+-------------------+
; KEY[0] ; 1.726 ; 0.000             ;
+--------+-------+-------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+--------+--------+---------------------------------+
; Clock  ; Slack  ; End Point TNS                   ;
+--------+--------+---------------------------------+
; KEY[0] ; -3.000 ; -23.560                         ;
+--------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'KEY[0]'                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.789 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.110     ; 4.697      ;
; -3.777 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.136     ; 4.659      ;
; -3.776 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.055     ; 4.739      ;
; -3.741 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.136     ; 4.623      ;
; -3.730 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.051     ; 4.697      ;
; -3.721 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.084     ; 4.655      ;
; -3.718 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[1] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.110     ; 4.626      ;
; -3.718 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.050     ; 4.686      ;
; -3.689 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.084     ; 4.623      ;
; -3.672 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.236     ; 4.454      ;
; -3.658 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.051     ; 4.625      ;
; -3.648 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.170     ; 4.496      ;
; -3.641 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.055     ; 4.604      ;
; -3.633 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.190     ; 4.461      ;
; -3.623 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.110     ; 4.531      ;
; -3.620 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.184     ; 4.454      ;
; -3.609 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.124     ; 4.503      ;
; -3.608 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.110     ; 4.516      ;
; -3.600 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.049     ; 4.569      ;
; -3.595 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.055     ; 4.558      ;
; -3.594 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.001     ; 4.611      ;
; -3.584 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.049     ; 4.553      ;
; -3.581 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.138     ; 4.461      ;
; -3.576 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.049     ; 4.545      ;
; -3.570 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.001     ; 4.587      ;
; -3.563 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.001     ; 4.580      ;
; -3.562 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[1] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.190     ; 4.390      ;
; -3.561 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.190     ; 4.389      ;
; -3.561 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.236     ; 4.343      ;
; -3.560 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.051     ; 4.527      ;
; -3.555 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.004     ; 4.569      ;
; -3.549 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.051     ; 4.516      ;
; -3.548 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.049     ; 4.517      ;
; -3.537 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.124     ; 4.431      ;
; -3.537 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.170     ; 4.385      ;
; -3.535 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.004     ; 4.549      ;
; -3.531 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.004     ; 4.545      ;
; -3.509 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.138     ; 4.389      ;
; -3.509 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.138     ; 4.389      ;
; -3.509 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.184     ; 4.343      ;
; -3.505 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[1] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.049     ; 4.474      ;
; -3.503 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.004     ; 4.517      ;
; -3.490 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[1] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.236     ; 4.272      ;
; -3.474 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.124     ; 4.368      ;
; -3.471 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.035     ; 4.454      ;
; -3.467 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.190     ; 4.295      ;
; -3.459 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.004     ; 4.473      ;
; -3.437 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.184     ; 4.271      ;
; -3.435 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.001     ; 4.452      ;
; -3.422 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.190     ; 4.250      ;
; -3.411 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.138     ; 4.291      ;
; -3.410 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.049     ; 4.379      ;
; -3.404 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.190     ; 4.232      ;
; -3.402 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.170     ; 4.250      ;
; -3.398 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.124     ; 4.292      ;
; -3.395 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.236     ; 4.177      ;
; -3.370 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.138     ; 4.250      ;
; -3.361 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.004     ; 4.375      ;
; -3.357 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[3] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.136     ; 4.239      ;
; -3.348 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.138     ; 4.228      ;
; -3.339 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.184     ; 4.173      ;
; -3.330 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[3] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.190     ; 4.158      ;
; -3.328 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.020     ; 4.326      ;
; -3.327 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[3] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.124     ; 4.221      ;
; -3.317 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[3] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.050     ; 4.285      ;
; -3.305 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[3] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.084     ; 4.239      ;
; -3.296 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.034      ; 4.348      ;
; -3.278 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[3] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.138     ; 4.158      ;
; -3.275 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[1] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.136     ; 4.157      ;
; -3.227 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.110     ; 4.135      ;
; -3.222 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.084     ; 4.156      ;
; -3.168 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.051     ; 4.135      ;
; -3.167 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.050     ; 4.135      ;
; -3.122 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.034      ; 4.174      ;
; -3.086 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.014     ; 4.090      ;
; -3.082 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[1] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.049     ; 4.051      ;
; -3.070 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.190     ; 3.898      ;
; -3.066 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.110     ; 3.974      ;
; -3.061 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.001     ; 4.078      ;
; -3.060 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.049     ; 4.029      ;
; -3.053 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.055     ; 4.016      ;
; -3.037 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.236     ; 3.819      ;
; -3.036 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.004     ; 4.050      ;
; -3.032 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.110     ; 3.940      ;
; -3.023 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.014     ; 4.027      ;
; -3.018 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.138     ; 3.898      ;
; -3.015 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.004     ; 4.029      ;
; -3.014 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.049     ; 3.983      ;
; -3.014 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.110     ; 3.922      ;
; -3.012 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.001     ; 4.029      ;
; -3.007 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.051     ; 3.974      ;
; -3.003 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.049     ; 3.972      ;
; -2.999 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.236     ; 3.781      ;
; -2.998 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.064     ; 3.952      ;
; -2.990 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.049     ; 3.959      ;
; -2.981 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.184     ; 3.815      ;
; -2.969 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.004     ; 3.983      ;
; -2.969 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.051     ; 3.936      ;
; -2.958 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.079     ; 3.897      ;
; -2.953 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.020     ; 3.951      ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'KEY[0]'                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.726 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[1] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.138      ; 2.050      ;
; 1.884 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.014      ; 2.084      ;
; 1.916 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.138      ; 2.240      ;
; 1.983 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.138      ; 2.307      ;
; 2.028 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[1] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.014      ; 2.228      ;
; 2.069 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.138      ; 2.393      ;
; 2.075 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.014      ; 2.275      ;
; 2.151 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.190      ; 2.527      ;
; 2.162 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[1] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.047      ; 2.395      ;
; 2.179 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[1] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.190      ; 2.555      ;
; 2.196 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[3] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.124      ; 2.506      ;
; 2.238 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[1] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.047      ; 2.471      ;
; 2.258 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.190      ; 2.634      ;
; 2.262 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.047      ; 2.495      ;
; 2.289 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.047      ; 2.522      ;
; 2.305 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[1] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.124      ; 2.615      ;
; 2.341 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.047      ; 2.574      ;
; 2.350 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[3] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.047      ; 2.583      ;
; 2.350 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.014      ; 2.550      ;
; 2.366 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.138      ; 2.690      ;
; 2.371 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[1] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.190      ; 2.747      ;
; 2.381 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[1] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.138      ; 2.705      ;
; 2.389 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.049      ; 2.624      ;
; 2.390 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.190      ; 2.766      ;
; 2.390 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.047      ; 2.623      ;
; 2.401 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.014      ; 2.601      ;
; 2.410 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.184      ; 2.780      ;
; 2.418 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.049      ; 2.653      ;
; 2.423 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.047      ; 2.656      ;
; 2.449 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.190      ; 2.825      ;
; 2.455 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.014      ; 2.655      ;
; 2.492 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.124      ; 2.802      ;
; 2.510 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.138      ; 2.834      ;
; 2.522 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.190      ; 2.898      ;
; 2.574 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.047      ; 2.807      ;
; 2.601 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.020      ; 2.807      ;
; 2.629 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.020      ; 2.835      ;
; 2.648 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.124      ; 2.958      ;
; 2.649 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.104      ; 2.939      ;
; 2.655 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.034     ; 2.807      ;
; 2.687 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.034     ; 2.839      ;
; 2.693 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.190      ; 3.069      ;
; 2.703 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.138      ; 3.027      ;
; 2.708 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.047      ; 2.941      ;
; 2.722 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.084      ; 2.992      ;
; 2.742 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.190      ; 3.118      ;
; 2.744 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.138      ; 3.068      ;
; 2.745 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.104      ; 3.035      ;
; 2.748 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.236      ; 3.170      ;
; 2.750 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.184      ; 3.120      ;
; 2.752 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.236      ; 3.174      ;
; 2.754 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.051      ; 2.991      ;
; 2.757 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.051      ; 2.994      ;
; 2.796 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.190      ; 3.172      ;
; 2.798 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.138      ; 3.122      ;
; 2.805 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.004      ; 2.995      ;
; 2.805 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[1] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.004      ; 2.995      ;
; 2.824 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.104      ; 3.114      ;
; 2.843 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.064      ; 3.093      ;
; 2.860 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.184      ; 3.230      ;
; 2.891 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.104      ; 3.181      ;
; 2.897 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.010      ; 3.093      ;
; 2.902 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.236      ; 3.324      ;
; 2.906 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.049      ; 3.141      ;
; 2.952 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.035      ; 3.173      ;
; 2.954 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.051      ; 3.191      ;
; 2.975 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.020      ; 3.181      ;
; 2.982 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.084      ; 3.252      ;
; 2.987 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.020      ; 3.193      ;
; 2.996 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.064      ; 3.246      ;
; 3.000 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.035      ; 3.221      ;
; 3.001 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.004      ; 3.191      ;
; 3.004 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.170      ; 3.360      ;
; 3.028 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.110      ; 3.324      ;
; 3.028 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.034     ; 3.180      ;
; 3.037 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.051      ; 3.274      ;
; 3.042 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[1] ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.034     ; 3.194      ;
; 3.054 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.010      ; 3.250      ;
; 3.062 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.051      ; 3.299      ;
; 3.069 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.084      ; 3.339      ;
; 3.075 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.079      ; 3.340      ;
; 3.075 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.064      ; 3.325      ;
; 3.084 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.004      ; 3.274      ;
; 3.089 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.110      ; 3.385      ;
; 3.089 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.049      ; 3.324      ;
; 3.108 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.004      ; 3.298      ;
; 3.110 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.064      ; 3.360      ;
; 3.115 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.110      ; 3.411      ;
; 3.124 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.064      ; 3.374      ;
; 3.133 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.010      ; 3.329      ;
; 3.146 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.020      ; 3.352      ;
; 3.149 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.079      ; 3.414      ;
; 3.149 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[3] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.055      ; 3.390      ;
; 3.150 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.136      ; 3.472      ;
; 3.154 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.049      ; 3.389      ;
; 3.165 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[1] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.010      ; 3.361      ;
; 3.166 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.064      ; 3.416      ;
; 3.175 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.136      ; 3.497      ;
; 3.176 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.049      ; 3.411      ;
; 3.178 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.064      ; 3.428      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 229.67 MHz ; 229.67 MHz      ; KEY[0]     ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+--------+--------+------------------+
; Clock  ; Slack  ; End Point TNS    ;
+--------+--------+------------------+
; KEY[0] ; -3.354 ; -47.622          ;
+--------+--------+------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+--------+-------+------------------+
; Clock  ; Slack ; End Point TNS    ;
+--------+-------+------------------+
; KEY[0] ; 1.536 ; 0.000            ;
+--------+-------+------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+--------+--------+--------------------------------+
; Clock  ; Slack  ; End Point TNS                  ;
+--------+--------+--------------------------------+
; KEY[0] ; -3.000 ; -23.560                        ;
+--------+--------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'KEY[0]'                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.354 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.121     ; 4.252      ;
; -3.342 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.098     ; 4.263      ;
; -3.334 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.121     ; 4.232      ;
; -3.331 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.051     ; 4.299      ;
; -3.305 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.076     ; 4.248      ;
; -3.296 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.047     ; 4.268      ;
; -3.290 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.046     ; 4.263      ;
; -3.289 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.076     ; 4.232      ;
; -3.278 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[1] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.098     ; 4.199      ;
; -3.228 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.212     ; 4.035      ;
; -3.225 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.046     ; 4.198      ;
; -3.219 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.044     ; 4.194      ;
; -3.212 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.051     ; 4.180      ;
; -3.207 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.155     ; 4.071      ;
; -3.199 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.044     ; 4.174      ;
; -3.195 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.004     ; 4.210      ;
; -3.194 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.098     ; 4.115      ;
; -3.192 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.171     ; 4.040      ;
; -3.183 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.051     ; 4.151      ;
; -3.183 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.167     ; 4.035      ;
; -3.177 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.006     ; 4.190      ;
; -3.171 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.114     ; 4.076      ;
; -3.170 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.044     ; 4.145      ;
; -3.166 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.004     ; 4.181      ;
; -3.164 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.098     ; 4.085      ;
; -3.161 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.006     ; 4.174      ;
; -3.149 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.044     ; 4.124      ;
; -3.147 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.126     ; 4.040      ;
; -3.145 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.004     ; 4.160      ;
; -3.142 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.046     ; 4.115      ;
; -3.133 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.171     ; 3.981      ;
; -3.132 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.006     ; 4.145      ;
; -3.132 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.212     ; 3.939      ;
; -3.128 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[1] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.171     ; 3.976      ;
; -3.112 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.114     ; 4.017      ;
; -3.111 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.006     ; 4.124      ;
; -3.111 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.155     ; 3.975      ;
; -3.108 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.046     ; 4.081      ;
; -3.088 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.126     ; 3.981      ;
; -3.087 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.167     ; 3.939      ;
; -3.085 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[1] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.044     ; 4.060      ;
; -3.082 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.126     ; 3.975      ;
; -3.068 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[1] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.212     ; 3.875      ;
; -3.059 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.030     ; 4.048      ;
; -3.052 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.114     ; 3.957      ;
; -3.046 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.006     ; 4.059      ;
; -3.026 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.004     ; 4.041      ;
; -3.022 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.167     ; 3.874      ;
; -3.021 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[3] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.121     ; 3.919      ;
; -3.005 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.171     ; 3.853      ;
; -3.003 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.171     ; 3.851      ;
; -2.992 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.171     ; 3.840      ;
; -2.992 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.155     ; 3.856      ;
; -2.984 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.114     ; 3.889      ;
; -2.983 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[3] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.047     ; 3.955      ;
; -2.976 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[3] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.076     ; 3.919      ;
; -2.971 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.044     ; 3.946      ;
; -2.960 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.126     ; 3.853      ;
; -2.959 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.212     ; 3.766      ;
; -2.954 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.126     ; 3.847      ;
; -2.943 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.126     ; 3.836      ;
; -2.941 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.030      ; 3.990      ;
; -2.935 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[3] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.171     ; 3.783      ;
; -2.931 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[1] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.121     ; 3.829      ;
; -2.929 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.006     ; 3.942      ;
; -2.914 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[3] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.114     ; 3.819      ;
; -2.910 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.167     ; 3.762      ;
; -2.890 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[3] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.126     ; 3.783      ;
; -2.887 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.017     ; 3.889      ;
; -2.885 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.076     ; 3.828      ;
; -2.860 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.098     ; 3.781      ;
; -2.838 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.047     ; 3.810      ;
; -2.808 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.046     ; 3.781      ;
; -2.796 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[1] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.044     ; 3.771      ;
; -2.757 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.006     ; 3.770      ;
; -2.755 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.044     ; 3.730      ;
; -2.751 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.004     ; 3.766      ;
; -2.737 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.004     ; 3.752      ;
; -2.717 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.006     ; 3.730      ;
; -2.711 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.171     ; 3.559      ;
; -2.701 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.030      ; 3.750      ;
; -2.697 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.098     ; 3.618      ;
; -2.687 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.098     ; 3.608      ;
; -2.686 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.051     ; 3.654      ;
; -2.674 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.098     ; 3.595      ;
; -2.674 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.212     ; 3.481      ;
; -2.667 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.044     ; 3.642      ;
; -2.666 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.126     ; 3.559      ;
; -2.662 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.015     ; 3.666      ;
; -2.650 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.212     ; 3.457      ;
; -2.645 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.046     ; 3.618      ;
; -2.644 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.044     ; 3.619      ;
; -2.643 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.015     ; 3.647      ;
; -2.639 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.055     ; 3.603      ;
; -2.631 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.046     ; 3.604      ;
; -2.629 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.006     ; 3.642      ;
; -2.625 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.167     ; 3.477      ;
; -2.618 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.046     ; 3.591      ;
; -2.605 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.167     ; 3.457      ;
; -2.602 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.006     ; 3.615      ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'KEY[0]'                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.536 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[1] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.126      ; 1.833      ;
; 1.724 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.126      ; 2.021      ;
; 1.730 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.015      ; 1.916      ;
; 1.762 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.126      ; 2.059      ;
; 1.853 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[1] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.015      ; 2.039      ;
; 1.872 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.126      ; 2.169      ;
; 1.905 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.015      ; 2.091      ;
; 1.942 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.171      ; 2.284      ;
; 1.960 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[1] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.043      ; 2.174      ;
; 1.965 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[1] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.171      ; 2.307      ;
; 1.973 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[3] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.114      ; 2.258      ;
; 2.026 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.043      ; 2.240      ;
; 2.047 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[1] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.043      ; 2.261      ;
; 2.056 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.171      ; 2.398      ;
; 2.072 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.043      ; 2.286      ;
; 2.077 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[1] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.114      ; 2.362      ;
; 2.099 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.043      ; 2.313      ;
; 2.100 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[3] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.043      ; 2.314      ;
; 2.126 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.171      ; 2.468      ;
; 2.126 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.015      ; 2.312      ;
; 2.131 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.043      ; 2.345      ;
; 2.153 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.015      ; 2.339      ;
; 2.155 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.046      ; 2.372      ;
; 2.157 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[1] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.126      ; 2.454      ;
; 2.170 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.126      ; 2.467      ;
; 2.181 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.043      ; 2.395      ;
; 2.188 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[1] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.171      ; 2.530      ;
; 2.188 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.015      ; 2.374      ;
; 2.193 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.046      ; 2.410      ;
; 2.198 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.167      ; 2.536      ;
; 2.231 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.171      ; 2.573      ;
; 2.243 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.114      ; 2.528      ;
; 2.283 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.126      ; 2.580      ;
; 2.301 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.171      ; 2.643      ;
; 2.322 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.017      ; 2.510      ;
; 2.367 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.094      ; 2.632      ;
; 2.370 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.030     ; 2.511      ;
; 2.379 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.043      ; 2.593      ;
; 2.410 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.017      ; 2.598      ;
; 2.413 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.114      ; 2.698      ;
; 2.420 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.043      ; 2.634      ;
; 2.430 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.126      ; 2.727      ;
; 2.433 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.076      ; 2.680      ;
; 2.449 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.167      ; 2.787      ;
; 2.457 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.126      ; 2.754      ;
; 2.461 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.171      ; 2.803      ;
; 2.462 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.030     ; 2.603      ;
; 2.466 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.046      ; 2.683      ;
; 2.480 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.212      ; 2.863      ;
; 2.482 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.046      ; 2.699      ;
; 2.488 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.171      ; 2.830      ;
; 2.490 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.094      ; 2.755      ;
; 2.492 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.126      ; 2.789      ;
; 2.507 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[1] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.006      ; 2.684      ;
; 2.509 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.212      ; 2.892      ;
; 2.523 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.171      ; 2.865      ;
; 2.527 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.006      ; 2.704      ;
; 2.542 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.094      ; 2.807      ;
; 2.544 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.055      ; 2.770      ;
; 2.592 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.008      ; 2.771      ;
; 2.595 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.094      ; 2.860      ;
; 2.600 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.212      ; 2.983      ;
; 2.616 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.046      ; 2.833      ;
; 2.623 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.167      ; 2.961      ;
; 2.641 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.046      ; 2.858      ;
; 2.662 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.076      ; 2.909      ;
; 2.681 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.006      ; 2.858      ;
; 2.685 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.030      ; 2.886      ;
; 2.692 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.055      ; 2.918      ;
; 2.701 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.017      ; 2.889      ;
; 2.703 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.017      ; 2.891      ;
; 2.708 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.046      ; 2.925      ;
; 2.717 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.155      ; 3.043      ;
; 2.732 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.098      ; 3.001      ;
; 2.741 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.030      ; 2.942      ;
; 2.744 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.008      ; 2.923      ;
; 2.749 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.006      ; 2.926      ;
; 2.749 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[1] ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.030     ; 2.890      ;
; 2.750 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.030     ; 2.891      ;
; 2.752 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.046      ; 2.969      ;
; 2.773 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.076      ; 3.020      ;
; 2.782 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.068      ; 3.021      ;
; 2.786 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.055      ; 3.012      ;
; 2.787 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.044      ; 3.002      ;
; 2.792 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.006      ; 2.969      ;
; 2.797 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.055      ; 3.023      ;
; 2.798 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.055      ; 3.024      ;
; 2.811 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.098      ; 3.080      ;
; 2.814 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.098      ; 3.083      ;
; 2.835 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[3] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.051      ; 3.057      ;
; 2.837 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.008      ; 3.016      ;
; 2.842 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.121      ; 3.134      ;
; 2.846 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[1] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.008      ; 3.025      ;
; 2.849 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.008      ; 3.028      ;
; 2.850 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.017      ; 3.038      ;
; 2.859 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.055      ; 3.085      ;
; 2.862 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.121      ; 3.154      ;
; 2.868 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.044      ; 3.083      ;
; 2.869 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.068      ; 3.108      ;
; 2.870 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.044      ; 3.085      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+--------+--------+------------------+
; Clock  ; Slack  ; End Point TNS    ;
+--------+--------+------------------+
; KEY[0] ; -1.307 ; -17.442          ;
+--------+--------+------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+--------+-------+------------------+
; Clock  ; Slack ; End Point TNS    ;
+--------+-------+------------------+
; KEY[0] ; 0.767 ; 0.000            ;
+--------+-------+------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+--------+--------+--------------------------------+
; Clock  ; Slack  ; End Point TNS                  ;
+--------+--------+--------------------------------+
; KEY[0] ; -3.000 ; -22.588                        ;
+--------+--------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'KEY[0]'                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.307 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.028     ; 2.286      ;
; -1.305 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.059     ; 2.253      ;
; -1.281 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.074     ; 2.214      ;
; -1.273 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.027     ; 2.253      ;
; -1.270 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[1] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.059     ; 2.218      ;
; -1.266 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.026     ; 2.247      ;
; -1.266 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.132     ; 2.141      ;
; -1.262 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.095     ; 2.174      ;
; -1.259 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.074     ; 2.192      ;
; -1.253 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.046     ; 2.214      ;
; -1.252 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.106     ; 2.153      ;
; -1.248 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.069     ; 2.186      ;
; -1.239 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.059     ; 2.187      ;
; -1.238 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.104     ; 2.141      ;
; -1.237 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.028     ; 2.216      ;
; -1.237 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.027     ; 2.217      ;
; -1.226 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.046     ; 2.187      ;
; -1.224 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.078     ; 2.153      ;
; -1.222 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.028     ; 2.201      ;
; -1.220 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.059     ; 2.168      ;
; -1.217 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[1] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.106     ; 2.118      ;
; -1.216 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.001      ; 2.224      ;
; -1.213 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.132     ; 2.088      ;
; -1.212 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.106     ; 2.113      ;
; -1.211 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.001      ; 2.219      ;
; -1.210 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.026     ; 2.191      ;
; -1.209 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.095     ; 2.121      ;
; -1.208 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.069     ; 2.146      ;
; -1.205 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.026     ; 2.186      ;
; -1.202 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.027     ; 2.182      ;
; -1.196 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.001      ; 2.204      ;
; -1.190 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.026     ; 2.171      ;
; -1.188 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.078     ; 2.117      ;
; -1.188 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.027     ; 2.168      ;
; -1.186 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.002     ; 2.191      ;
; -1.186 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.106     ; 2.087      ;
; -1.185 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.104     ; 2.088      ;
; -1.184 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.078     ; 2.113      ;
; -1.181 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.002     ; 2.186      ;
; -1.178 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.069     ; 2.116      ;
; -1.178 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[1] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.132     ; 2.053      ;
; -1.170 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[1] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.026     ; 2.151      ;
; -1.168 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.026     ; 2.149      ;
; -1.166 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.002     ; 2.171      ;
; -1.153 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.078     ; 2.082      ;
; -1.149 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.104     ; 2.052      ;
; -1.147 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.132     ; 2.022      ;
; -1.145 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.002     ; 2.150      ;
; -1.141 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.001      ; 2.149      ;
; -1.140 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.106     ; 2.041      ;
; -1.139 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.002     ; 2.144      ;
; -1.139 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.026     ; 2.120      ;
; -1.139 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.095     ; 2.051      ;
; -1.136 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.069     ; 2.074      ;
; -1.134 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[3] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.106     ; 2.035      ;
; -1.130 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[3] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.069     ; 2.068      ;
; -1.129 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[3] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.074     ; 2.062      ;
; -1.121 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.106     ; 2.022      ;
; -1.114 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[3] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.026     ; 2.095      ;
; -1.114 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.104     ; 2.017      ;
; -1.112 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.078     ; 2.041      ;
; -1.110 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.002     ; 2.115      ;
; -1.106 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[3] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.078     ; 2.035      ;
; -1.101 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[3] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.046     ; 2.062      ;
; -1.092 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.019     ; 2.080      ;
; -1.088 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.078     ; 2.017      ;
; -1.078 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.010     ; 2.075      ;
; -1.068 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[1] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.074     ; 2.001      ;
; -1.039 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.046     ; 2.000      ;
; -1.018 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.026     ; 1.999      ;
; -1.011 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.019      ; 2.037      ;
; -1.006 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.059     ; 1.954      ;
; -0.982 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.019      ; 2.008      ;
; -0.980 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.001      ; 1.988      ;
; -0.977 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[1] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.026     ; 1.958      ;
; -0.975 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.007     ; 1.975      ;
; -0.974 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.026     ; 1.955      ;
; -0.974 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.027     ; 1.954      ;
; -0.954 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.106     ; 1.855      ;
; -0.953 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.132     ; 1.828      ;
; -0.952 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.002     ; 1.957      ;
; -0.950 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.002     ; 1.955      ;
; -0.948 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.001      ; 1.956      ;
; -0.942 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.028     ; 1.921      ;
; -0.940 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.059     ; 1.888      ;
; -0.931 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.028     ; 1.910      ;
; -0.927 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[1] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.106     ; 1.828      ;
; -0.926 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.078     ; 1.855      ;
; -0.920 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.104     ; 1.823      ;
; -0.914 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.132     ; 1.789      ;
; -0.910 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.007     ; 1.910      ;
; -0.908 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.106     ; 1.809      ;
; -0.908 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.027     ; 1.888      ;
; -0.907 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.059     ; 1.855      ;
; -0.906 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.026     ; 1.887      ;
; -0.898 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.078     ; 1.827      ;
; -0.897 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.026     ; 1.878      ;
; -0.897 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.035     ; 1.869      ;
; -0.888 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.069     ; 1.826      ;
; -0.886 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.104     ; 1.789      ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'KEY[0]'                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.767 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[1] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.078      ; 0.929      ;
; 0.834 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.078      ; 0.996      ;
; 0.847 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.007      ; 0.938      ;
; 0.882 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.078      ; 1.044      ;
; 0.911 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[1] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.007      ; 1.002      ;
; 0.930 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.078      ; 1.092      ;
; 0.939 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.007      ; 1.030      ;
; 0.950 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.106      ; 1.140      ;
; 0.967 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[1] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.106      ; 1.157      ;
; 0.967 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[1] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.027      ; 1.078      ;
; 0.988 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[3] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.069      ; 1.141      ;
; 0.998 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[1] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.027      ; 1.109      ;
; 1.000 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.027      ; 1.111      ;
; 1.007 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.106      ; 1.197      ;
; 1.021 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[1] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.069      ; 1.174      ;
; 1.034 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.027      ; 1.145      ;
; 1.036 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[1] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.106      ; 1.226      ;
; 1.042 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.078      ; 1.204      ;
; 1.046 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[3] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.027      ; 1.157      ;
; 1.047 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.104      ; 1.235      ;
; 1.055 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[1] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.078      ; 1.217      ;
; 1.057 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.106      ; 1.247      ;
; 1.063 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.027      ; 1.174      ;
; 1.065 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.028      ; 1.177      ;
; 1.069 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.007      ; 1.160      ;
; 1.074 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.027      ; 1.185      ;
; 1.086 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.028      ; 1.198      ;
; 1.087 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.027      ; 1.198      ;
; 1.099 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.106      ; 1.289      ;
; 1.108 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.007      ; 1.199      ;
; 1.122 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.007      ; 1.213      ;
; 1.123 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.069      ; 1.276      ;
; 1.125 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.078      ; 1.287      ;
; 1.130 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.106      ; 1.320      ;
; 1.161 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.027      ; 1.272      ;
; 1.171 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.010      ; 1.265      ;
; 1.176 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.058      ; 1.318      ;
; 1.184 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.069      ; 1.337      ;
; 1.187 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.010      ; 1.281      ;
; 1.190 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.106      ; 1.380      ;
; 1.204 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.019     ; 1.269      ;
; 1.206 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.132      ; 1.422      ;
; 1.208 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.058      ; 1.350      ;
; 1.208 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.027      ; 1.319      ;
; 1.212 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.027      ; 1.323      ;
; 1.213 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.078      ; 1.375      ;
; 1.216 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.019     ; 1.281      ;
; 1.219 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.046      ; 1.349      ;
; 1.220 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.132      ; 1.436      ;
; 1.225 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.104      ; 1.413      ;
; 1.233 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.106      ; 1.423      ;
; 1.236 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.027      ; 1.347      ;
; 1.241 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.002      ; 1.327      ;
; 1.243 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.106      ; 1.433      ;
; 1.252 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.078      ; 1.414      ;
; 1.255 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.104      ; 1.443      ;
; 1.262 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[1] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.002      ; 1.348      ;
; 1.266 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.078      ; 1.428      ;
; 1.270 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.132      ; 1.486      ;
; 1.271 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.058      ; 1.413      ;
; 1.282 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.035      ; 1.401      ;
; 1.295 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.058      ; 1.437      ;
; 1.311 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.006      ; 1.401      ;
; 1.319 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.035      ; 1.438      ;
; 1.319 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.019      ; 1.422      ;
; 1.326 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.010      ; 1.420      ;
; 1.331 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.027      ; 1.442      ;
; 1.334 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.046      ; 1.464      ;
; 1.334 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.010      ; 1.428      ;
; 1.336 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.095      ; 1.515      ;
; 1.340 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.028      ; 1.452      ;
; 1.347 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.019      ; 1.450      ;
; 1.352 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.006      ; 1.442      ;
; 1.356 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.002      ; 1.442      ;
; 1.356 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[1] ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.019     ; 1.421      ;
; 1.362 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.059      ; 1.505      ;
; 1.363 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.019     ; 1.428      ;
; 1.370 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.044      ; 1.498      ;
; 1.377 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.035      ; 1.496      ;
; 1.379 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.027      ; 1.490      ;
; 1.381 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.059      ; 1.524      ;
; 1.382 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.035      ; 1.501      ;
; 1.382 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.046      ; 1.512      ;
; 1.385 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.027      ; 1.496      ;
; 1.395 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.059      ; 1.538      ;
; 1.395 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.026      ; 1.505      ;
; 1.401 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.044      ; 1.529      ;
; 1.402 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.074      ; 1.560      ;
; 1.404 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.002      ; 1.490      ;
; 1.406 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.035      ; 1.525      ;
; 1.407 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[1] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.006      ; 1.497      ;
; 1.408 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[1] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.035      ; 1.527      ;
; 1.410 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[0] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.002      ; 1.496      ;
; 1.415 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.006      ; 1.505      ;
; 1.418 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.026      ; 1.528      ;
; 1.419 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[1] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[1] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.074      ; 1.577      ;
; 1.420 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[2] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[2] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.027      ; 1.531      ;
; 1.424 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_3|dout[0] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.035      ; 1.543      ;
; 1.427 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_2|dout[3] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_1|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.028      ; 1.539      ;
; 1.428 ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; top:top_12|regfile_2r1w:regfile_2r1w_12|register4:register4_0|dout[3] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.026      ; 1.538      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.789  ; 0.767 ; N/A      ; N/A     ; -3.000              ;
;  KEY[0]          ; -3.789  ; 0.767 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -54.081 ; 0.0   ; 0.0      ; 0.0     ; -23.56              ;
;  KEY[0]          ; -54.081 ; 0.000 ; N/A      ; N/A     ; -23.560             ;
+------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; HEX0[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; KEY[0]     ; KEY[0]   ; 0        ; 0        ; 0        ; 432      ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; KEY[0]     ; KEY[0]   ; 0        ; 0        ; 0        ; 432      ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 14    ; 14   ;
; Unconstrained Input Port Paths  ; 277   ; 277  ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 189   ; 189  ;
+---------------------------------+-------+------+


+--------------------------------------+
; Clock Status Summary                 ;
+--------+--------+------+-------------+
; Target ; Clock  ; Type ; Status      ;
+--------+--------+------+-------------+
; KEY[0] ; KEY[0] ; Base ; Constrained ;
+--------+--------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[8]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[9]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[10]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[11]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[12]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[13]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; HEX0[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[8]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[9]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[10]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[11]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[12]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[13]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; HEX0[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Mon Feb 29 17:17:53 2016
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name KEY[0] KEY[0]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.789
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.789             -54.081 KEY[0] 
Info (332146): Worst-case hold slack is 1.726
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.726               0.000 KEY[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -23.560 KEY[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.354
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.354             -47.622 KEY[0] 
Info (332146): Worst-case hold slack is 1.536
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.536               0.000 KEY[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -23.560 KEY[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.307
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.307             -17.442 KEY[0] 
Info (332146): Worst-case hold slack is 0.767
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.767               0.000 KEY[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -22.588 KEY[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 868 megabytes
    Info: Processing ended: Mon Feb 29 17:17:56 2016
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


