Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Sep 20 15:59:48 2018
| Host         : Ceres running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -2L  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 54 register/latch pins with no clock driven by root clock pin: cr_eo/car_cross_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: queue/my_btn1/dbsign_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: queue/my_btn2/dbsign_reg/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: semaforo/signal_reg[12]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: semaforo/signal_reg[9]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: sl_clk/divcounter_reg[0]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: sl_clk/divcounter_reg[10]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: sl_clk/divcounter_reg[11]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: sl_clk/divcounter_reg[12]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: sl_clk/divcounter_reg[13]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: sl_clk/divcounter_reg[14]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: sl_clk/divcounter_reg[15]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: sl_clk/divcounter_reg[16]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: sl_clk/divcounter_reg[17]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: sl_clk/divcounter_reg[18]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: sl_clk/divcounter_reg[19]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: sl_clk/divcounter_reg[1]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: sl_clk/divcounter_reg[20]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: sl_clk/divcounter_reg[21]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: sl_clk/divcounter_reg[22]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: sl_clk/divcounter_reg[23]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: sl_clk/divcounter_reg[24]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: sl_clk/divcounter_reg[25]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: sl_clk/divcounter_reg[2]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: sl_clk/divcounter_reg[3]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: sl_clk/divcounter_reg[4]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: sl_clk/divcounter_reg[5]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: sl_clk/divcounter_reg[6]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: sl_clk/divcounter_reg[7]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: sl_clk/divcounter_reg[8]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: sl_clk/divcounter_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 262 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.395        0.000                      0                   71        0.252        0.000                      0                   71        4.500        0.000                       0                    47  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.395        0.000                      0                   71        0.252        0.000                      0                   71        4.500        0.000                       0                    47  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.395ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.395ns  (required time - arrival time)
  Source:                 sl_clk/divcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_clk/divcounter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.117ns  (logic 0.853ns (20.719%)  route 3.264ns (79.281%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.324ns = ( 14.324 - 10.000 ) 
    Source Clock Delay      (SCD):    4.595ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.436     4.595    sl_clk/clk_IBUF_BUFG
    SLICE_X2Y11          FDRE                                         r  sl_clk/divcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.433     5.028 f  sl_clk/divcounter_reg[8]/Q
                         net (fo=2, routed)           0.559     5.587    sl_clk/divcounter_reg_n_0_[8]
    SLICE_X3Y11          LUT4 (Prop_lut4_I1_O)        0.105     5.692 f  sl_clk/led_OBUF[4]_inst_i_6/O
                         net (fo=1, routed)           0.575     6.267    sl_clk/led_OBUF[4]_inst_i_6_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I5_O)        0.105     6.372 f  sl_clk/led_OBUF[4]_inst_i_2/O
                         net (fo=2, routed)           0.571     6.943    sl_clk/led_OBUF[4]_inst_i_2_n_0
    SLICE_X3Y12          LUT5 (Prop_lut5_I2_O)        0.105     7.048 f  sl_clk/led_OBUF[4]_inst_i_4/O
                         net (fo=2, routed)           0.236     7.284    sl_clk/led_OBUF[4]_inst_i_4_n_0
    SLICE_X3Y13          LUT3 (Prop_lut3_I2_O)        0.105     7.389 r  sl_clk/divcounter[25]_i_1/O
                         net (fo=25, routed)          1.323     8.712    sl_clk/divcounter[25]_i_1_n_0
    SLICE_X2Y16          FDRE                                         r  sl_clk/divcounter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.324    14.324    sl_clk/clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  sl_clk/divcounter_reg[25]/C
                         clock pessimism              0.241    14.565    
                         clock uncertainty           -0.035    14.530    
    SLICE_X2Y16          FDRE (Setup_fdre_C_R)       -0.423    14.107    sl_clk/divcounter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.107    
                         arrival time                          -8.712    
  -------------------------------------------------------------------
                         slack                                  5.395    

Slack (MET) :             5.660ns  (required time - arrival time)
  Source:                 sl_clk/divcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_clk/divcounter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.852ns  (logic 0.853ns (22.146%)  route 2.999ns (77.854%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.324ns = ( 14.324 - 10.000 ) 
    Source Clock Delay      (SCD):    4.595ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.436     4.595    sl_clk/clk_IBUF_BUFG
    SLICE_X2Y11          FDRE                                         r  sl_clk/divcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.433     5.028 f  sl_clk/divcounter_reg[8]/Q
                         net (fo=2, routed)           0.559     5.587    sl_clk/divcounter_reg_n_0_[8]
    SLICE_X3Y11          LUT4 (Prop_lut4_I1_O)        0.105     5.692 f  sl_clk/led_OBUF[4]_inst_i_6/O
                         net (fo=1, routed)           0.575     6.267    sl_clk/led_OBUF[4]_inst_i_6_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I5_O)        0.105     6.372 f  sl_clk/led_OBUF[4]_inst_i_2/O
                         net (fo=2, routed)           0.571     6.943    sl_clk/led_OBUF[4]_inst_i_2_n_0
    SLICE_X3Y12          LUT5 (Prop_lut5_I2_O)        0.105     7.048 f  sl_clk/led_OBUF[4]_inst_i_4/O
                         net (fo=2, routed)           0.236     7.284    sl_clk/led_OBUF[4]_inst_i_4_n_0
    SLICE_X3Y13          LUT3 (Prop_lut3_I2_O)        0.105     7.389 r  sl_clk/divcounter[25]_i_1/O
                         net (fo=25, routed)          1.058     8.447    sl_clk/divcounter[25]_i_1_n_0
    SLICE_X2Y15          FDRE                                         r  sl_clk/divcounter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.324    14.324    sl_clk/clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  sl_clk/divcounter_reg[21]/C
                         clock pessimism              0.241    14.565    
                         clock uncertainty           -0.035    14.530    
    SLICE_X2Y15          FDRE (Setup_fdre_C_R)       -0.423    14.107    sl_clk/divcounter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.107    
                         arrival time                          -8.447    
  -------------------------------------------------------------------
                         slack                                  5.660    

Slack (MET) :             5.660ns  (required time - arrival time)
  Source:                 sl_clk/divcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_clk/divcounter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.852ns  (logic 0.853ns (22.146%)  route 2.999ns (77.854%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.324ns = ( 14.324 - 10.000 ) 
    Source Clock Delay      (SCD):    4.595ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.436     4.595    sl_clk/clk_IBUF_BUFG
    SLICE_X2Y11          FDRE                                         r  sl_clk/divcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.433     5.028 f  sl_clk/divcounter_reg[8]/Q
                         net (fo=2, routed)           0.559     5.587    sl_clk/divcounter_reg_n_0_[8]
    SLICE_X3Y11          LUT4 (Prop_lut4_I1_O)        0.105     5.692 f  sl_clk/led_OBUF[4]_inst_i_6/O
                         net (fo=1, routed)           0.575     6.267    sl_clk/led_OBUF[4]_inst_i_6_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I5_O)        0.105     6.372 f  sl_clk/led_OBUF[4]_inst_i_2/O
                         net (fo=2, routed)           0.571     6.943    sl_clk/led_OBUF[4]_inst_i_2_n_0
    SLICE_X3Y12          LUT5 (Prop_lut5_I2_O)        0.105     7.048 f  sl_clk/led_OBUF[4]_inst_i_4/O
                         net (fo=2, routed)           0.236     7.284    sl_clk/led_OBUF[4]_inst_i_4_n_0
    SLICE_X3Y13          LUT3 (Prop_lut3_I2_O)        0.105     7.389 r  sl_clk/divcounter[25]_i_1/O
                         net (fo=25, routed)          1.058     8.447    sl_clk/divcounter[25]_i_1_n_0
    SLICE_X2Y15          FDRE                                         r  sl_clk/divcounter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.324    14.324    sl_clk/clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  sl_clk/divcounter_reg[22]/C
                         clock pessimism              0.241    14.565    
                         clock uncertainty           -0.035    14.530    
    SLICE_X2Y15          FDRE (Setup_fdre_C_R)       -0.423    14.107    sl_clk/divcounter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.107    
                         arrival time                          -8.447    
  -------------------------------------------------------------------
                         slack                                  5.660    

Slack (MET) :             5.660ns  (required time - arrival time)
  Source:                 sl_clk/divcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_clk/divcounter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.852ns  (logic 0.853ns (22.146%)  route 2.999ns (77.854%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.324ns = ( 14.324 - 10.000 ) 
    Source Clock Delay      (SCD):    4.595ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.436     4.595    sl_clk/clk_IBUF_BUFG
    SLICE_X2Y11          FDRE                                         r  sl_clk/divcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.433     5.028 f  sl_clk/divcounter_reg[8]/Q
                         net (fo=2, routed)           0.559     5.587    sl_clk/divcounter_reg_n_0_[8]
    SLICE_X3Y11          LUT4 (Prop_lut4_I1_O)        0.105     5.692 f  sl_clk/led_OBUF[4]_inst_i_6/O
                         net (fo=1, routed)           0.575     6.267    sl_clk/led_OBUF[4]_inst_i_6_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I5_O)        0.105     6.372 f  sl_clk/led_OBUF[4]_inst_i_2/O
                         net (fo=2, routed)           0.571     6.943    sl_clk/led_OBUF[4]_inst_i_2_n_0
    SLICE_X3Y12          LUT5 (Prop_lut5_I2_O)        0.105     7.048 f  sl_clk/led_OBUF[4]_inst_i_4/O
                         net (fo=2, routed)           0.236     7.284    sl_clk/led_OBUF[4]_inst_i_4_n_0
    SLICE_X3Y13          LUT3 (Prop_lut3_I2_O)        0.105     7.389 r  sl_clk/divcounter[25]_i_1/O
                         net (fo=25, routed)          1.058     8.447    sl_clk/divcounter[25]_i_1_n_0
    SLICE_X2Y15          FDRE                                         r  sl_clk/divcounter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.324    14.324    sl_clk/clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  sl_clk/divcounter_reg[23]/C
                         clock pessimism              0.241    14.565    
                         clock uncertainty           -0.035    14.530    
    SLICE_X2Y15          FDRE (Setup_fdre_C_R)       -0.423    14.107    sl_clk/divcounter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.107    
                         arrival time                          -8.447    
  -------------------------------------------------------------------
                         slack                                  5.660    

Slack (MET) :             5.660ns  (required time - arrival time)
  Source:                 sl_clk/divcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_clk/divcounter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.852ns  (logic 0.853ns (22.146%)  route 2.999ns (77.854%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.324ns = ( 14.324 - 10.000 ) 
    Source Clock Delay      (SCD):    4.595ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.436     4.595    sl_clk/clk_IBUF_BUFG
    SLICE_X2Y11          FDRE                                         r  sl_clk/divcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.433     5.028 f  sl_clk/divcounter_reg[8]/Q
                         net (fo=2, routed)           0.559     5.587    sl_clk/divcounter_reg_n_0_[8]
    SLICE_X3Y11          LUT4 (Prop_lut4_I1_O)        0.105     5.692 f  sl_clk/led_OBUF[4]_inst_i_6/O
                         net (fo=1, routed)           0.575     6.267    sl_clk/led_OBUF[4]_inst_i_6_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I5_O)        0.105     6.372 f  sl_clk/led_OBUF[4]_inst_i_2/O
                         net (fo=2, routed)           0.571     6.943    sl_clk/led_OBUF[4]_inst_i_2_n_0
    SLICE_X3Y12          LUT5 (Prop_lut5_I2_O)        0.105     7.048 f  sl_clk/led_OBUF[4]_inst_i_4/O
                         net (fo=2, routed)           0.236     7.284    sl_clk/led_OBUF[4]_inst_i_4_n_0
    SLICE_X3Y13          LUT3 (Prop_lut3_I2_O)        0.105     7.389 r  sl_clk/divcounter[25]_i_1/O
                         net (fo=25, routed)          1.058     8.447    sl_clk/divcounter[25]_i_1_n_0
    SLICE_X2Y15          FDRE                                         r  sl_clk/divcounter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.324    14.324    sl_clk/clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  sl_clk/divcounter_reg[24]/C
                         clock pessimism              0.241    14.565    
                         clock uncertainty           -0.035    14.530    
    SLICE_X2Y15          FDRE (Setup_fdre_C_R)       -0.423    14.107    sl_clk/divcounter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.107    
                         arrival time                          -8.447    
  -------------------------------------------------------------------
                         slack                                  5.660    

Slack (MET) :             5.769ns  (required time - arrival time)
  Source:                 sl_clk/divcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_clk/divcounter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 0.853ns (22.788%)  route 2.890ns (77.212%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns = ( 14.325 - 10.000 ) 
    Source Clock Delay      (SCD):    4.595ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.436     4.595    sl_clk/clk_IBUF_BUFG
    SLICE_X2Y11          FDRE                                         r  sl_clk/divcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.433     5.028 f  sl_clk/divcounter_reg[8]/Q
                         net (fo=2, routed)           0.559     5.587    sl_clk/divcounter_reg_n_0_[8]
    SLICE_X3Y11          LUT4 (Prop_lut4_I1_O)        0.105     5.692 f  sl_clk/led_OBUF[4]_inst_i_6/O
                         net (fo=1, routed)           0.575     6.267    sl_clk/led_OBUF[4]_inst_i_6_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I5_O)        0.105     6.372 f  sl_clk/led_OBUF[4]_inst_i_2/O
                         net (fo=2, routed)           0.571     6.943    sl_clk/led_OBUF[4]_inst_i_2_n_0
    SLICE_X3Y12          LUT5 (Prop_lut5_I2_O)        0.105     7.048 f  sl_clk/led_OBUF[4]_inst_i_4/O
                         net (fo=2, routed)           0.236     7.284    sl_clk/led_OBUF[4]_inst_i_4_n_0
    SLICE_X3Y13          LUT3 (Prop_lut3_I2_O)        0.105     7.389 r  sl_clk/divcounter[25]_i_1/O
                         net (fo=25, routed)          0.950     8.338    sl_clk/divcounter[25]_i_1_n_0
    SLICE_X2Y14          FDRE                                         r  sl_clk/divcounter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.325    14.325    sl_clk/clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  sl_clk/divcounter_reg[17]/C
                         clock pessimism              0.241    14.566    
                         clock uncertainty           -0.035    14.531    
    SLICE_X2Y14          FDRE (Setup_fdre_C_R)       -0.423    14.108    sl_clk/divcounter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.108    
                         arrival time                          -8.338    
  -------------------------------------------------------------------
                         slack                                  5.769    

Slack (MET) :             5.769ns  (required time - arrival time)
  Source:                 sl_clk/divcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_clk/divcounter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 0.853ns (22.788%)  route 2.890ns (77.212%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns = ( 14.325 - 10.000 ) 
    Source Clock Delay      (SCD):    4.595ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.436     4.595    sl_clk/clk_IBUF_BUFG
    SLICE_X2Y11          FDRE                                         r  sl_clk/divcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.433     5.028 f  sl_clk/divcounter_reg[8]/Q
                         net (fo=2, routed)           0.559     5.587    sl_clk/divcounter_reg_n_0_[8]
    SLICE_X3Y11          LUT4 (Prop_lut4_I1_O)        0.105     5.692 f  sl_clk/led_OBUF[4]_inst_i_6/O
                         net (fo=1, routed)           0.575     6.267    sl_clk/led_OBUF[4]_inst_i_6_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I5_O)        0.105     6.372 f  sl_clk/led_OBUF[4]_inst_i_2/O
                         net (fo=2, routed)           0.571     6.943    sl_clk/led_OBUF[4]_inst_i_2_n_0
    SLICE_X3Y12          LUT5 (Prop_lut5_I2_O)        0.105     7.048 f  sl_clk/led_OBUF[4]_inst_i_4/O
                         net (fo=2, routed)           0.236     7.284    sl_clk/led_OBUF[4]_inst_i_4_n_0
    SLICE_X3Y13          LUT3 (Prop_lut3_I2_O)        0.105     7.389 r  sl_clk/divcounter[25]_i_1/O
                         net (fo=25, routed)          0.950     8.338    sl_clk/divcounter[25]_i_1_n_0
    SLICE_X2Y14          FDRE                                         r  sl_clk/divcounter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.325    14.325    sl_clk/clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  sl_clk/divcounter_reg[18]/C
                         clock pessimism              0.241    14.566    
                         clock uncertainty           -0.035    14.531    
    SLICE_X2Y14          FDRE (Setup_fdre_C_R)       -0.423    14.108    sl_clk/divcounter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.108    
                         arrival time                          -8.338    
  -------------------------------------------------------------------
                         slack                                  5.769    

Slack (MET) :             5.769ns  (required time - arrival time)
  Source:                 sl_clk/divcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_clk/divcounter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 0.853ns (22.788%)  route 2.890ns (77.212%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns = ( 14.325 - 10.000 ) 
    Source Clock Delay      (SCD):    4.595ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.436     4.595    sl_clk/clk_IBUF_BUFG
    SLICE_X2Y11          FDRE                                         r  sl_clk/divcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.433     5.028 f  sl_clk/divcounter_reg[8]/Q
                         net (fo=2, routed)           0.559     5.587    sl_clk/divcounter_reg_n_0_[8]
    SLICE_X3Y11          LUT4 (Prop_lut4_I1_O)        0.105     5.692 f  sl_clk/led_OBUF[4]_inst_i_6/O
                         net (fo=1, routed)           0.575     6.267    sl_clk/led_OBUF[4]_inst_i_6_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I5_O)        0.105     6.372 f  sl_clk/led_OBUF[4]_inst_i_2/O
                         net (fo=2, routed)           0.571     6.943    sl_clk/led_OBUF[4]_inst_i_2_n_0
    SLICE_X3Y12          LUT5 (Prop_lut5_I2_O)        0.105     7.048 f  sl_clk/led_OBUF[4]_inst_i_4/O
                         net (fo=2, routed)           0.236     7.284    sl_clk/led_OBUF[4]_inst_i_4_n_0
    SLICE_X3Y13          LUT3 (Prop_lut3_I2_O)        0.105     7.389 r  sl_clk/divcounter[25]_i_1/O
                         net (fo=25, routed)          0.950     8.338    sl_clk/divcounter[25]_i_1_n_0
    SLICE_X2Y14          FDRE                                         r  sl_clk/divcounter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.325    14.325    sl_clk/clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  sl_clk/divcounter_reg[19]/C
                         clock pessimism              0.241    14.566    
                         clock uncertainty           -0.035    14.531    
    SLICE_X2Y14          FDRE (Setup_fdre_C_R)       -0.423    14.108    sl_clk/divcounter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.108    
                         arrival time                          -8.338    
  -------------------------------------------------------------------
                         slack                                  5.769    

Slack (MET) :             5.769ns  (required time - arrival time)
  Source:                 sl_clk/divcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_clk/divcounter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 0.853ns (22.788%)  route 2.890ns (77.212%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns = ( 14.325 - 10.000 ) 
    Source Clock Delay      (SCD):    4.595ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.436     4.595    sl_clk/clk_IBUF_BUFG
    SLICE_X2Y11          FDRE                                         r  sl_clk/divcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.433     5.028 f  sl_clk/divcounter_reg[8]/Q
                         net (fo=2, routed)           0.559     5.587    sl_clk/divcounter_reg_n_0_[8]
    SLICE_X3Y11          LUT4 (Prop_lut4_I1_O)        0.105     5.692 f  sl_clk/led_OBUF[4]_inst_i_6/O
                         net (fo=1, routed)           0.575     6.267    sl_clk/led_OBUF[4]_inst_i_6_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I5_O)        0.105     6.372 f  sl_clk/led_OBUF[4]_inst_i_2/O
                         net (fo=2, routed)           0.571     6.943    sl_clk/led_OBUF[4]_inst_i_2_n_0
    SLICE_X3Y12          LUT5 (Prop_lut5_I2_O)        0.105     7.048 f  sl_clk/led_OBUF[4]_inst_i_4/O
                         net (fo=2, routed)           0.236     7.284    sl_clk/led_OBUF[4]_inst_i_4_n_0
    SLICE_X3Y13          LUT3 (Prop_lut3_I2_O)        0.105     7.389 r  sl_clk/divcounter[25]_i_1/O
                         net (fo=25, routed)          0.950     8.338    sl_clk/divcounter[25]_i_1_n_0
    SLICE_X2Y14          FDRE                                         r  sl_clk/divcounter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.325    14.325    sl_clk/clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  sl_clk/divcounter_reg[20]/C
                         clock pessimism              0.241    14.566    
                         clock uncertainty           -0.035    14.531    
    SLICE_X2Y14          FDRE (Setup_fdre_C_R)       -0.423    14.108    sl_clk/divcounter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.108    
                         arrival time                          -8.338    
  -------------------------------------------------------------------
                         slack                                  5.769    

Slack (MET) :             5.996ns  (required time - arrival time)
  Source:                 sl_clk/divcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_clk/divcounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.853ns (24.236%)  route 2.667ns (75.764%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.328ns = ( 14.328 - 10.000 ) 
    Source Clock Delay      (SCD):    4.595ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.436     4.595    sl_clk/clk_IBUF_BUFG
    SLICE_X2Y11          FDRE                                         r  sl_clk/divcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.433     5.028 f  sl_clk/divcounter_reg[8]/Q
                         net (fo=2, routed)           0.559     5.587    sl_clk/divcounter_reg_n_0_[8]
    SLICE_X3Y11          LUT4 (Prop_lut4_I1_O)        0.105     5.692 f  sl_clk/led_OBUF[4]_inst_i_6/O
                         net (fo=1, routed)           0.575     6.267    sl_clk/led_OBUF[4]_inst_i_6_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I5_O)        0.105     6.372 f  sl_clk/led_OBUF[4]_inst_i_2/O
                         net (fo=2, routed)           0.571     6.943    sl_clk/led_OBUF[4]_inst_i_2_n_0
    SLICE_X3Y12          LUT5 (Prop_lut5_I2_O)        0.105     7.048 f  sl_clk/led_OBUF[4]_inst_i_4/O
                         net (fo=2, routed)           0.236     7.284    sl_clk/led_OBUF[4]_inst_i_4_n_0
    SLICE_X3Y13          LUT3 (Prop_lut3_I2_O)        0.105     7.389 r  sl_clk/divcounter[25]_i_1/O
                         net (fo=25, routed)          0.726     8.114    sl_clk/divcounter[25]_i_1_n_0
    SLICE_X2Y10          FDRE                                         r  sl_clk/divcounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.328    14.328    sl_clk/clk_IBUF_BUFG
    SLICE_X2Y10          FDRE                                         r  sl_clk/divcounter_reg[1]/C
                         clock pessimism              0.241    14.569    
                         clock uncertainty           -0.035    14.534    
    SLICE_X2Y10          FDRE (Setup_fdre_C_R)       -0.423    14.111    sl_clk/divcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.111    
                         arrival time                          -8.114    
  -------------------------------------------------------------------
                         slack                                  5.996    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/refresh_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.274ns (70.967%)  route 0.112ns (29.033%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.583     1.466    display/clk_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  display/refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  display/refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.112     1.742    display/refresh_counter_reg_n_0_[10]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.852 r  display/refresh_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.852    display/refresh_counter_reg[8]_i_1_n_5
    SLICE_X64Y23         FDRE                                         r  display/refresh_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.851     1.978    display/clk_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  display/refresh_counter_reg[10]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.134     1.600    display/refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display/refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/refresh_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.274ns (70.967%)  route 0.112ns (29.033%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.582     1.465    display/clk_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  display/refresh_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  display/refresh_counter_reg[14]/Q
                         net (fo=1, routed)           0.112     1.741    display/refresh_counter_reg_n_0_[14]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.851 r  display/refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.851    display/refresh_counter_reg[12]_i_1_n_5
    SLICE_X64Y24         FDRE                                         r  display/refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.850     1.977    display/clk_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  display/refresh_counter_reg[14]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X64Y24         FDRE (Hold_fdre_C_D)         0.134     1.599    display/refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display/refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/refresh_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.274ns (70.967%)  route 0.112ns (29.033%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.585     1.468    display/clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  display/refresh_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  display/refresh_counter_reg[2]/Q
                         net (fo=1, routed)           0.112     1.744    display/refresh_counter_reg_n_0_[2]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.854 r  display/refresh_counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.854    display/refresh_counter_reg[0]_i_1_n_5
    SLICE_X64Y21         FDRE                                         r  display/refresh_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.854     1.981    display/clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  display/refresh_counter_reg[2]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X64Y21         FDRE (Hold_fdre_C_D)         0.134     1.602    display/refresh_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display/refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/refresh_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.274ns (70.967%)  route 0.112ns (29.033%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.585     1.468    display/clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  display/refresh_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  display/refresh_counter_reg[6]/Q
                         net (fo=1, routed)           0.112     1.744    display/refresh_counter_reg_n_0_[6]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.854 r  display/refresh_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.854    display/refresh_counter_reg[4]_i_1_n_5
    SLICE_X64Y22         FDRE                                         r  display/refresh_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.853     1.980    display/clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  display/refresh_counter_reg[6]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.134     1.602    display/refresh_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 sl_clk/divcounter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_clk/divcounter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.274ns (69.098%)  route 0.123ns (30.902%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591     1.474    sl_clk/clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  sl_clk/divcounter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  sl_clk/divcounter_reg[19]/Q
                         net (fo=2, routed)           0.123     1.761    sl_clk/divcounter_reg_n_0_[19]
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.871 r  sl_clk/divcounter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.871    sl_clk/divcounter_reg[20]_i_1_n_5
    SLICE_X2Y14          FDRE                                         r  sl_clk/divcounter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.861     1.988    sl_clk/clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  sl_clk/divcounter_reg[19]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X2Y14          FDRE (Hold_fdre_C_D)         0.134     1.608    sl_clk/divcounter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 sl_clk/divcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_clk/divcounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.274ns (69.098%)  route 0.123ns (30.902%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.593     1.476    sl_clk/clk_IBUF_BUFG
    SLICE_X2Y11          FDRE                                         r  sl_clk/divcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.164     1.640 r  sl_clk/divcounter_reg[7]/Q
                         net (fo=2, routed)           0.123     1.763    sl_clk/divcounter_reg_n_0_[7]
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.873 r  sl_clk/divcounter_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.873    sl_clk/divcounter_reg[8]_i_1__0_n_5
    SLICE_X2Y11          FDRE                                         r  sl_clk/divcounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.864     1.991    sl_clk/clk_IBUF_BUFG
    SLICE_X2Y11          FDRE                                         r  sl_clk/divcounter_reg[7]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X2Y11          FDRE (Hold_fdre_C_D)         0.134     1.610    sl_clk/divcounter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 sl_clk/divcounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_clk/divcounter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.900%)  route 0.124ns (31.100%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591     1.474    sl_clk/clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  sl_clk/divcounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  sl_clk/divcounter_reg[15]/Q
                         net (fo=3, routed)           0.124     1.762    sl_clk/divcounter_reg_n_0_[15]
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.872 r  sl_clk/divcounter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.872    sl_clk/divcounter_reg[16]_i_1_n_5
    SLICE_X2Y13          FDRE                                         r  sl_clk/divcounter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.861     1.988    sl_clk/clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  sl_clk/divcounter_reg[15]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X2Y13          FDRE (Hold_fdre_C_D)         0.134     1.608    sl_clk/divcounter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 sl_clk/divcounter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_clk/divcounter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.900%)  route 0.124ns (31.100%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591     1.474    sl_clk/clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  sl_clk/divcounter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  sl_clk/divcounter_reg[23]/Q
                         net (fo=3, routed)           0.124     1.762    sl_clk/divcounter_reg_n_0_[23]
    SLICE_X2Y15          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.872 r  sl_clk/divcounter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.872    sl_clk/divcounter_reg[24]_i_1_n_5
    SLICE_X2Y15          FDRE                                         r  sl_clk/divcounter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.860     1.987    sl_clk/clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  sl_clk/divcounter_reg[23]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X2Y15          FDRE (Hold_fdre_C_D)         0.134     1.608    sl_clk/divcounter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 sl_clk/divcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_clk/divcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.886%)  route 0.124ns (31.114%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.593     1.476    sl_clk/clk_IBUF_BUFG
    SLICE_X2Y10          FDRE                                         r  sl_clk/divcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.164     1.640 r  sl_clk/divcounter_reg[3]/Q
                         net (fo=3, routed)           0.124     1.764    sl_clk/divcounter_reg_n_0_[3]
    SLICE_X2Y10          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.874 r  sl_clk/divcounter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.874    sl_clk/divcounter_reg[4]_i_1_n_5
    SLICE_X2Y10          FDRE                                         r  sl_clk/divcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.864     1.991    sl_clk/clk_IBUF_BUFG
    SLICE_X2Y10          FDRE                                         r  sl_clk/divcounter_reg[3]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X2Y10          FDRE (Hold_fdre_C_D)         0.134     1.610    sl_clk/divcounter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 sl_clk/divcounter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_clk/divcounter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.274ns (67.428%)  route 0.132ns (32.572%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.592     1.475    sl_clk/clk_IBUF_BUFG
    SLICE_X2Y12          FDRE                                         r  sl_clk/divcounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.164     1.639 r  sl_clk/divcounter_reg[11]/Q
                         net (fo=3, routed)           0.132     1.771    sl_clk/divcounter_reg_n_0_[11]
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.881 r  sl_clk/divcounter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.881    sl_clk/divcounter_reg[12]_i_1_n_5
    SLICE_X2Y12          FDRE                                         r  sl_clk/divcounter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.862     1.989    sl_clk/clk_IBUF_BUFG
    SLICE_X2Y12          FDRE                                         r  sl_clk/divcounter_reg[11]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X2Y12          FDRE (Hold_fdre_C_D)         0.134     1.609    sl_clk/divcounter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.272    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y25   display/refresh_counter_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y25   display/refresh_counter_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y25   display/refresh_counter_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y21   display/refresh_counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y21   display/refresh_counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y21   display/refresh_counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y22   display/refresh_counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y22   display/refresh_counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y22   display/refresh_counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   display/refresh_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   display/refresh_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   display/refresh_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   display/refresh_counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   display/refresh_counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   display/refresh_counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   display/refresh_counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   display/refresh_counter_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   display/refresh_counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    sl_clk/divcounter_reg[25]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    sl_clk/divcounter_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   display/refresh_counter_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   display/refresh_counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   display/refresh_counter_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   display/refresh_counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   display/refresh_counter_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   display/refresh_counter_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   display/refresh_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   display/refresh_counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   display/refresh_counter_reg[3]/C



