
*** Running vivado
    with args -log design_1_axi_hp0_interconnect_imp_xbar_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_hp0_interconnect_imp_xbar_0.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sun Jun  8 13:35:57 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_axi_hp0_interconnect_imp_xbar_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 620.473 ; gain = 193.363
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/fast_hls'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/order_book_hls'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/threshold_hls'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/microblaze_to_switch_hls'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/udp_hls'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_hp0_interconnect_imp_xbar_0
Command: synth_design -top design_1_axi_hp0_interconnect_imp_xbar_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11172
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1342.469 ; gain = 467.121
---------------------------------------------------------------------------------
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ip/design_1_axi_hp0_interconnect_imp_xbar_0/synth/design_1_axi_hp0_interconnect_imp_xbar_0.v:148]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ip/design_1_axi_hp0_interconnect_imp_xbar_0/synth/design_1_axi_hp0_interconnect_imp_xbar_0.v:150]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ip/design_1_axi_hp0_interconnect_imp_xbar_0/synth/design_1_axi_hp0_interconnect_imp_xbar_0.v:151]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ip/design_1_axi_hp0_interconnect_imp_xbar_0/synth/design_1_axi_hp0_interconnect_imp_xbar_0.v:153]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_hp0_interconnect_imp_xbar_0' [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ip/design_1_axi_hp0_interconnect_imp_xbar_0/synth/design_1_axi_hp0_interconnect_imp_xbar_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_34_axi_crossbar' [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:4871]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_34_crossbar_sasd' [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:1234]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_34_addr_decoder' [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_comparator_static' [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_carry_and' [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_carry_and' (0#1) [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_comparator_static' (0#1) [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_34_addr_decoder' (0#1) [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_mux_enc' [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_mux_enc' (0#1) [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized0' [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized0' (0#1) [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_34_decerr_slave' [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:3493]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:3626]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_34_decerr_slave' (0#1) [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:3493]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_34_addr_arbiter_sasd' [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:63]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized1' [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized1' (0#1) [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_34_addr_arbiter_sasd' (0#1) [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:63]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_34_splitter' [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_34_splitter' (0#1) [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_34_splitter__parameterized0' [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_34_splitter__parameterized0' (0#1) [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized2' [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized2' (0#1) [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized3' [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized3' (0#1) [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice' [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice' (0#1) [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized4' [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized4' (0#1) [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_34_crossbar_sasd' (0#1) [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:1234]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_34_axi_crossbar' (0#1) [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:4871]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_hp0_interconnect_imp_xbar_0' (0#1) [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ip/design_1_axi_hp0_interconnect_imp_xbar_0/synth/design_1_axi_hp0_interconnect_imp_xbar_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:2051]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:2062]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:2073]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:2086]
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_33_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_33_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[1] in module axi_crossbar_v2_1_34_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[0] in module axi_crossbar_v2_1_34_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[5] in module axi_crossbar_v2_1_34_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[4] in module axi_crossbar_v2_1_34_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[3] in module axi_crossbar_v2_1_34_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[2] in module axi_crossbar_v2_1_34_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[1] in module axi_crossbar_v2_1_34_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[0] in module axi_crossbar_v2_1_34_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[5] in module axi_crossbar_v2_1_34_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[4] in module axi_crossbar_v2_1_34_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[3] in module axi_crossbar_v2_1_34_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[2] in module axi_crossbar_v2_1_34_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[1] in module axi_crossbar_v2_1_34_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[0] in module axi_crossbar_v2_1_34_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[5] in module axi_crossbar_v2_1_34_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[4] in module axi_crossbar_v2_1_34_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[3] in module axi_crossbar_v2_1_34_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[2] in module axi_crossbar_v2_1_34_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[1] in module axi_crossbar_v2_1_34_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[0] in module axi_crossbar_v2_1_34_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[1] in module axi_crossbar_v2_1_34_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[0] in module axi_crossbar_v2_1_34_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[1] in module axi_crossbar_v2_1_34_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[0] in module axi_crossbar_v2_1_34_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[5] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[4] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[3] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[2] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[1] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[0] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[2] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[1] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[5] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[4] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[3] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[2] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[1] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[2] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[1] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arid[5] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arid[4] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arid[3] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arid[2] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arid[1] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arid[0] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[95] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[94] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[93] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[92] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[91] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[90] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[89] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[88] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[87] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[86] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[85] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[84] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[83] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[82] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[81] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[80] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[79] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[78] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[77] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[76] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[75] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[74] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[73] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[72] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[71] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[70] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[69] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[68] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[67] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[66] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[65] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[64] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[63] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[62] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[61] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[60] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[59] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[58] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[57] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[56] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[55] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[54] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[53] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[52] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[51] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[50] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[49] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[48] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[47] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[46] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1586.195 ; gain = 710.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1586.195 ; gain = 710.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1586.195 ; gain = 710.848
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1586.195 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ip/design_1_axi_hp0_interconnect_imp_xbar_0/design_1_axi_hp0_interconnect_imp_xbar_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ip/design_1_axi_hp0_interconnect_imp_xbar_0/design_1_axi_hp0_interconnect_imp_xbar_0_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.runs/design_1_axi_hp0_interconnect_imp_xbar_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.runs/design_1_axi_hp0_interconnect_imp_xbar_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1669.559 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1669.652 ; gain = 0.094
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1669.652 ; gain = 794.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1669.652 ; gain = 794.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.runs/design_1_axi_hp0_interconnect_imp_xbar_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1669.652 ; gain = 794.305
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_34_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_34_decerr_slave'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1669.652 ; gain = 794.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
+---Registers : 
	               65 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input   65 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 32    
	   3 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1669.652 ; gain = 794.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1669.652 ; gain = 794.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1689.027 ; gain = 813.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1692.004 ; gain = 816.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1889.762 ; gain = 1014.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1889.762 ; gain = 1014.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1889.762 ; gain = 1014.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1889.762 ; gain = 1014.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1889.762 ; gain = 1014.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1889.762 ; gain = 1014.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     7|
|3     |LUT3 |     2|
|4     |LUT4 |     8|
|5     |LUT5 |    83|
|6     |LUT6 |    92|
|7     |FDRE |    80|
|8     |FDSE |     2|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1889.762 ; gain = 1014.414
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 280 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 1889.762 ; gain = 930.957
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1889.762 ; gain = 1014.414
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1889.762 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1889.762 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 94b5b59c
INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 110 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1889.762 ; gain = 1246.930
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1889.762 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.runs/design_1_axi_hp0_interconnect_imp_xbar_0_synth_1/design_1_axi_hp0_interconnect_imp_xbar_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_axi_hp0_interconnect_imp_xbar_0, cache-ID = 8989cda9879a4384
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1889.762 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.runs/design_1_axi_hp0_interconnect_imp_xbar_0_synth_1/design_1_axi_hp0_interconnect_imp_xbar_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_axi_hp0_interconnect_imp_xbar_0_utilization_synth.rpt -pb design_1_axi_hp0_interconnect_imp_xbar_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jun  8 13:36:37 2025...
