
STM_MotorSystem.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000081bc  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08008344  08008344  00018344  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800837c  0800837c  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  0800837c  0800837c  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800837c  0800837c  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800837c  0800837c  0001837c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008380  08008380  00018380  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08008384  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002000c  2**0
                  CONTENTS
 10 .bss          00000204  2000000c  2000000c  0002000c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000210  20000210  0002000c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00027190  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003b74  00000000  00000000  000471cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001130  00000000  00000000  0004ad40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001018  00000000  00000000  0004be70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000209b5  00000000  00000000  0004ce88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00016aff  00000000  00000000  0006d83d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000b2d0b  00000000  00000000  0008433c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00137047  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000049cc  00000000  00000000  0013709c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800832c 	.word	0x0800832c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	0800832c 	.word	0x0800832c

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__aeabi_d2f>:
 8000964:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000968:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 800096c:	bf24      	itt	cs
 800096e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000972:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000976:	d90d      	bls.n	8000994 <__aeabi_d2f+0x30>
 8000978:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800097c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000980:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000984:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000988:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 800098c:	bf08      	it	eq
 800098e:	f020 0001 	biceq.w	r0, r0, #1
 8000992:	4770      	bx	lr
 8000994:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000998:	d121      	bne.n	80009de <__aeabi_d2f+0x7a>
 800099a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 800099e:	bfbc      	itt	lt
 80009a0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80009a4:	4770      	bxlt	lr
 80009a6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009aa:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009ae:	f1c2 0218 	rsb	r2, r2, #24
 80009b2:	f1c2 0c20 	rsb	ip, r2, #32
 80009b6:	fa10 f30c 	lsls.w	r3, r0, ip
 80009ba:	fa20 f002 	lsr.w	r0, r0, r2
 80009be:	bf18      	it	ne
 80009c0:	f040 0001 	orrne.w	r0, r0, #1
 80009c4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009c8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80009cc:	fa03 fc0c 	lsl.w	ip, r3, ip
 80009d0:	ea40 000c 	orr.w	r0, r0, ip
 80009d4:	fa23 f302 	lsr.w	r3, r3, r2
 80009d8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80009dc:	e7cc      	b.n	8000978 <__aeabi_d2f+0x14>
 80009de:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80009e2:	d107      	bne.n	80009f4 <__aeabi_d2f+0x90>
 80009e4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80009e8:	bf1e      	ittt	ne
 80009ea:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 80009ee:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 80009f2:	4770      	bxne	lr
 80009f4:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 80009f8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80009fc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a00:	4770      	bx	lr
 8000a02:	bf00      	nop

08000a04 <__aeabi_frsub>:
 8000a04:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000a08:	e002      	b.n	8000a10 <__addsf3>
 8000a0a:	bf00      	nop

08000a0c <__aeabi_fsub>:
 8000a0c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000a10 <__addsf3>:
 8000a10:	0042      	lsls	r2, r0, #1
 8000a12:	bf1f      	itttt	ne
 8000a14:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a18:	ea92 0f03 	teqne	r2, r3
 8000a1c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000a20:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a24:	d06a      	beq.n	8000afc <__addsf3+0xec>
 8000a26:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000a2a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000a2e:	bfc1      	itttt	gt
 8000a30:	18d2      	addgt	r2, r2, r3
 8000a32:	4041      	eorgt	r1, r0
 8000a34:	4048      	eorgt	r0, r1
 8000a36:	4041      	eorgt	r1, r0
 8000a38:	bfb8      	it	lt
 8000a3a:	425b      	neglt	r3, r3
 8000a3c:	2b19      	cmp	r3, #25
 8000a3e:	bf88      	it	hi
 8000a40:	4770      	bxhi	lr
 8000a42:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000a46:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a4a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000a4e:	bf18      	it	ne
 8000a50:	4240      	negne	r0, r0
 8000a52:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a56:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000a5a:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000a5e:	bf18      	it	ne
 8000a60:	4249      	negne	r1, r1
 8000a62:	ea92 0f03 	teq	r2, r3
 8000a66:	d03f      	beq.n	8000ae8 <__addsf3+0xd8>
 8000a68:	f1a2 0201 	sub.w	r2, r2, #1
 8000a6c:	fa41 fc03 	asr.w	ip, r1, r3
 8000a70:	eb10 000c 	adds.w	r0, r0, ip
 8000a74:	f1c3 0320 	rsb	r3, r3, #32
 8000a78:	fa01 f103 	lsl.w	r1, r1, r3
 8000a7c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000a80:	d502      	bpl.n	8000a88 <__addsf3+0x78>
 8000a82:	4249      	negs	r1, r1
 8000a84:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000a88:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000a8c:	d313      	bcc.n	8000ab6 <__addsf3+0xa6>
 8000a8e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000a92:	d306      	bcc.n	8000aa2 <__addsf3+0x92>
 8000a94:	0840      	lsrs	r0, r0, #1
 8000a96:	ea4f 0131 	mov.w	r1, r1, rrx
 8000a9a:	f102 0201 	add.w	r2, r2, #1
 8000a9e:	2afe      	cmp	r2, #254	; 0xfe
 8000aa0:	d251      	bcs.n	8000b46 <__addsf3+0x136>
 8000aa2:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000aa6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000aaa:	bf08      	it	eq
 8000aac:	f020 0001 	biceq.w	r0, r0, #1
 8000ab0:	ea40 0003 	orr.w	r0, r0, r3
 8000ab4:	4770      	bx	lr
 8000ab6:	0049      	lsls	r1, r1, #1
 8000ab8:	eb40 0000 	adc.w	r0, r0, r0
 8000abc:	3a01      	subs	r2, #1
 8000abe:	bf28      	it	cs
 8000ac0:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000ac4:	d2ed      	bcs.n	8000aa2 <__addsf3+0x92>
 8000ac6:	fab0 fc80 	clz	ip, r0
 8000aca:	f1ac 0c08 	sub.w	ip, ip, #8
 8000ace:	ebb2 020c 	subs.w	r2, r2, ip
 8000ad2:	fa00 f00c 	lsl.w	r0, r0, ip
 8000ad6:	bfaa      	itet	ge
 8000ad8:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000adc:	4252      	neglt	r2, r2
 8000ade:	4318      	orrge	r0, r3
 8000ae0:	bfbc      	itt	lt
 8000ae2:	40d0      	lsrlt	r0, r2
 8000ae4:	4318      	orrlt	r0, r3
 8000ae6:	4770      	bx	lr
 8000ae8:	f092 0f00 	teq	r2, #0
 8000aec:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000af0:	bf06      	itte	eq
 8000af2:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000af6:	3201      	addeq	r2, #1
 8000af8:	3b01      	subne	r3, #1
 8000afa:	e7b5      	b.n	8000a68 <__addsf3+0x58>
 8000afc:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b00:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b04:	bf18      	it	ne
 8000b06:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b0a:	d021      	beq.n	8000b50 <__addsf3+0x140>
 8000b0c:	ea92 0f03 	teq	r2, r3
 8000b10:	d004      	beq.n	8000b1c <__addsf3+0x10c>
 8000b12:	f092 0f00 	teq	r2, #0
 8000b16:	bf08      	it	eq
 8000b18:	4608      	moveq	r0, r1
 8000b1a:	4770      	bx	lr
 8000b1c:	ea90 0f01 	teq	r0, r1
 8000b20:	bf1c      	itt	ne
 8000b22:	2000      	movne	r0, #0
 8000b24:	4770      	bxne	lr
 8000b26:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000b2a:	d104      	bne.n	8000b36 <__addsf3+0x126>
 8000b2c:	0040      	lsls	r0, r0, #1
 8000b2e:	bf28      	it	cs
 8000b30:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000b34:	4770      	bx	lr
 8000b36:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000b3a:	bf3c      	itt	cc
 8000b3c:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000b40:	4770      	bxcc	lr
 8000b42:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b46:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000b4a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b4e:	4770      	bx	lr
 8000b50:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000b54:	bf16      	itet	ne
 8000b56:	4608      	movne	r0, r1
 8000b58:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000b5c:	4601      	movne	r1, r0
 8000b5e:	0242      	lsls	r2, r0, #9
 8000b60:	bf06      	itte	eq
 8000b62:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000b66:	ea90 0f01 	teqeq	r0, r1
 8000b6a:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000b6e:	4770      	bx	lr

08000b70 <__aeabi_ui2f>:
 8000b70:	f04f 0300 	mov.w	r3, #0
 8000b74:	e004      	b.n	8000b80 <__aeabi_i2f+0x8>
 8000b76:	bf00      	nop

08000b78 <__aeabi_i2f>:
 8000b78:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000b7c:	bf48      	it	mi
 8000b7e:	4240      	negmi	r0, r0
 8000b80:	ea5f 0c00 	movs.w	ip, r0
 8000b84:	bf08      	it	eq
 8000b86:	4770      	bxeq	lr
 8000b88:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000b8c:	4601      	mov	r1, r0
 8000b8e:	f04f 0000 	mov.w	r0, #0
 8000b92:	e01c      	b.n	8000bce <__aeabi_l2f+0x2a>

08000b94 <__aeabi_ul2f>:
 8000b94:	ea50 0201 	orrs.w	r2, r0, r1
 8000b98:	bf08      	it	eq
 8000b9a:	4770      	bxeq	lr
 8000b9c:	f04f 0300 	mov.w	r3, #0
 8000ba0:	e00a      	b.n	8000bb8 <__aeabi_l2f+0x14>
 8000ba2:	bf00      	nop

08000ba4 <__aeabi_l2f>:
 8000ba4:	ea50 0201 	orrs.w	r2, r0, r1
 8000ba8:	bf08      	it	eq
 8000baa:	4770      	bxeq	lr
 8000bac:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000bb0:	d502      	bpl.n	8000bb8 <__aeabi_l2f+0x14>
 8000bb2:	4240      	negs	r0, r0
 8000bb4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bb8:	ea5f 0c01 	movs.w	ip, r1
 8000bbc:	bf02      	ittt	eq
 8000bbe:	4684      	moveq	ip, r0
 8000bc0:	4601      	moveq	r1, r0
 8000bc2:	2000      	moveq	r0, #0
 8000bc4:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000bc8:	bf08      	it	eq
 8000bca:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000bce:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000bd2:	fabc f28c 	clz	r2, ip
 8000bd6:	3a08      	subs	r2, #8
 8000bd8:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000bdc:	db10      	blt.n	8000c00 <__aeabi_l2f+0x5c>
 8000bde:	fa01 fc02 	lsl.w	ip, r1, r2
 8000be2:	4463      	add	r3, ip
 8000be4:	fa00 fc02 	lsl.w	ip, r0, r2
 8000be8:	f1c2 0220 	rsb	r2, r2, #32
 8000bec:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000bf0:	fa20 f202 	lsr.w	r2, r0, r2
 8000bf4:	eb43 0002 	adc.w	r0, r3, r2
 8000bf8:	bf08      	it	eq
 8000bfa:	f020 0001 	biceq.w	r0, r0, #1
 8000bfe:	4770      	bx	lr
 8000c00:	f102 0220 	add.w	r2, r2, #32
 8000c04:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c08:	f1c2 0220 	rsb	r2, r2, #32
 8000c0c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c10:	fa21 f202 	lsr.w	r2, r1, r2
 8000c14:	eb43 0002 	adc.w	r0, r3, r2
 8000c18:	bf08      	it	eq
 8000c1a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c1e:	4770      	bx	lr

08000c20 <_ZN3ADC9ADC_startEv>:
		configrable_const_num = ADC_supply_voltage / ADC_resolution / this->ADC_sens_gain;
	}

};

inline void ADC::ADC_start(){
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b082      	sub	sp, #8
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
	if(ADC_f)return;
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	f893 30e8 	ldrb.w	r3, [r3, #232]	; 0xe8
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d121      	bne.n	8000c76 <_ZN3ADC9ADC_startEv+0x56>
	_cr->bit28 = 1;
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 8000c38:	78d3      	ldrb	r3, [r2, #3]
 8000c3a:	f043 0310 	orr.w	r3, r3, #16
 8000c3e:	70d3      	strb	r3, [r2, #3]
	HAL_ADC_Start(_hadc);
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c46:	4618      	mov	r0, r3
 8000c48:	f002 fb14 	bl	8003274 <HAL_ADC_Start>
	while(HAL_ADC_PollForConversion(_hadc,1));
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c52:	2101      	movs	r1, #1
 8000c54:	4618      	mov	r0, r3
 8000c56:	f002 fbf9 	bl	800344c <HAL_ADC_PollForConversion>
 8000c5a:	4603      	mov	r3, r0
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	bf14      	ite	ne
 8000c60:	2301      	movne	r3, #1
 8000c62:	2300      	moveq	r3, #0
 8000c64:	b2db      	uxtb	r3, r3
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d000      	beq.n	8000c6c <_ZN3ADC9ADC_startEv+0x4c>
 8000c6a:	e7ef      	b.n	8000c4c <_ZN3ADC9ADC_startEv+0x2c>
	ADC_f = 1;
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	2201      	movs	r2, #1
 8000c70:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
 8000c74:	e000      	b.n	8000c78 <_ZN3ADC9ADC_startEv+0x58>
	if(ADC_f)return;
 8000c76:	bf00      	nop
}
 8000c78:	3708      	adds	r7, #8
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	bd80      	pop	{r7, pc}

08000c7e <_ZN3ADC8ADC_stopEv>:

inline void ADC::ADC_stop(){
 8000c7e:	b580      	push	{r7, lr}
 8000c80:	b082      	sub	sp, #8
 8000c82:	af00      	add	r7, sp, #0
 8000c84:	6078      	str	r0, [r7, #4]
	if(!ADC_f)return;
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	f893 30e8 	ldrb.w	r3, [r3, #232]	; 0xe8
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d011      	beq.n	8000cb4 <_ZN3ADC8ADC_stopEv+0x36>
	HAL_ADC_Stop(_hadc);
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c96:	4618      	mov	r0, r3
 8000c98:	f002 fba2 	bl	80033e0 <HAL_ADC_Stop>
	_cr->bit1=1;
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 8000ca2:	7813      	ldrb	r3, [r2, #0]
 8000ca4:	f043 0302 	orr.w	r3, r3, #2
 8000ca8:	7013      	strb	r3, [r2, #0]
	ADC_f = 0;
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	2200      	movs	r2, #0
 8000cae:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
 8000cb2:	e000      	b.n	8000cb6 <_ZN3ADC8ADC_stopEv+0x38>
	if(!ADC_f)return;
 8000cb4:	bf00      	nop
}
 8000cb6:	3708      	adds	r7, #8
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	bd80      	pop	{r7, pc}

08000cbc <_ZN3ADCC1EP19__ADC_HandleTypeDeff>:
 *      Author: 0_hayate
 */

#include <ADC.hpp>

ADC::ADC(ADC_HandleTypeDef *_hadc, float ADC_supply_voltage) :
 8000cbc:	b480      	push	{r7}
 8000cbe:	b087      	sub	sp, #28
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	60f8      	str	r0, [r7, #12]
 8000cc4:	60b9      	str	r1, [r7, #8]
 8000cc6:	ed87 0a01 	vstr	s0, [r7, #4]
		ADC_supply_voltage(ADC_supply_voltage),
		ADC_sens_gain(0.33),
		configrable_const_num(0),
		_hadc(_hadc),
        before_current(0),
		ADC_f(0)
 8000cca:	68fb      	ldr	r3, [r7, #12]
 8000ccc:	2200      	movs	r2, #0
 8000cce:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
 8000cd2:	68fb      	ldr	r3, [r7, #12]
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
 8000cda:	68fb      	ldr	r3, [r7, #12]
 8000cdc:	687a      	ldr	r2, [r7, #4]
 8000cde:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
 8000ce2:	68fb      	ldr	r3, [r7, #12]
 8000ce4:	4a41      	ldr	r2, [pc, #260]	; (8000dec <_ZN3ADCC1EP19__ADC_HandleTypeDeff+0x130>)
 8000ce6:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
 8000cea:	68fb      	ldr	r3, [r7, #12]
 8000cec:	f04f 0200 	mov.w	r2, #0
 8000cf0:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
 8000cf4:	68fb      	ldr	r3, [r7, #12]
 8000cf6:	68ba      	ldr	r2, [r7, #8]
 8000cf8:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8000cfc:	68fb      	ldr	r3, [r7, #12]
 8000cfe:	f04f 0200 	mov.w	r2, #0
 8000d02:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
 8000d06:	68fb      	ldr	r3, [r7, #12]
 8000d08:	2200      	movs	r2, #0
 8000d0a:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
{
	_hadc->Init.Resolution = ADC_RESOLUTION_12B;
 8000d0e:	68bb      	ldr	r3, [r7, #8]
 8000d10:	2200      	movs	r2, #0
 8000d12:	609a      	str	r2, [r3, #8]
	switch (_hadc->Init.Resolution) {
 8000d14:	68bb      	ldr	r3, [r7, #8]
 8000d16:	689b      	ldr	r3, [r3, #8]
 8000d18:	2b18      	cmp	r3, #24
 8000d1a:	d84c      	bhi.n	8000db6 <_ZN3ADCC1EP19__ADC_HandleTypeDeff+0xfa>
 8000d1c:	a201      	add	r2, pc, #4	; (adr r2, 8000d24 <_ZN3ADCC1EP19__ADC_HandleTypeDeff+0x68>)
 8000d1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d22:	bf00      	nop
 8000d24:	08000d89 	.word	0x08000d89
 8000d28:	08000db7 	.word	0x08000db7
 8000d2c:	08000db7 	.word	0x08000db7
 8000d30:	08000db7 	.word	0x08000db7
 8000d34:	08000db7 	.word	0x08000db7
 8000d38:	08000db7 	.word	0x08000db7
 8000d3c:	08000db7 	.word	0x08000db7
 8000d40:	08000db7 	.word	0x08000db7
 8000d44:	08000d95 	.word	0x08000d95
 8000d48:	08000db7 	.word	0x08000db7
 8000d4c:	08000db7 	.word	0x08000db7
 8000d50:	08000db7 	.word	0x08000db7
 8000d54:	08000db7 	.word	0x08000db7
 8000d58:	08000db7 	.word	0x08000db7
 8000d5c:	08000db7 	.word	0x08000db7
 8000d60:	08000db7 	.word	0x08000db7
 8000d64:	08000da1 	.word	0x08000da1
 8000d68:	08000db7 	.word	0x08000db7
 8000d6c:	08000db7 	.word	0x08000db7
 8000d70:	08000db7 	.word	0x08000db7
 8000d74:	08000db7 	.word	0x08000db7
 8000d78:	08000db7 	.word	0x08000db7
 8000d7c:	08000db7 	.word	0x08000db7
 8000d80:	08000db7 	.word	0x08000db7
 8000d84:	08000dad 	.word	0x08000dad
	case ADC_RESOLUTION_12B:
		ADC_resolution = 1<<12;
 8000d88:	68fb      	ldr	r3, [r7, #12]
 8000d8a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000d8e:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		break;
 8000d92:	e010      	b.n	8000db6 <_ZN3ADCC1EP19__ADC_HandleTypeDeff+0xfa>

	case ADC_RESOLUTION_10B:
		ADC_resolution = 1<<10;
 8000d94:	68fb      	ldr	r3, [r7, #12]
 8000d96:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000d9a:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		break;
 8000d9e:	e00a      	b.n	8000db6 <_ZN3ADCC1EP19__ADC_HandleTypeDeff+0xfa>

	case ADC_RESOLUTION_8B:
		ADC_resolution = 1<<8;
 8000da0:	68fb      	ldr	r3, [r7, #12]
 8000da2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000da6:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		break;
 8000daa:	e004      	b.n	8000db6 <_ZN3ADCC1EP19__ADC_HandleTypeDeff+0xfa>

	case ADC_RESOLUTION_6B:
		ADC_resolution = 1<<6;
 8000dac:	68fb      	ldr	r3, [r7, #12]
 8000dae:	2240      	movs	r2, #64	; 0x40
 8000db0:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		break;
 8000db4:	bf00      	nop
	}

	__IO uint32_t *_isr_buf = &_hadc->Instance->ISR;
 8000db6:	68bb      	ldr	r3, [r7, #8]
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	617b      	str	r3, [r7, #20]
	_isr = (use_register*) _isr_buf;
 8000dbc:	68fb      	ldr	r3, [r7, #12]
 8000dbe:	697a      	ldr	r2, [r7, #20]
 8000dc0:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec

	__IO uint32_t *_cr_buf = &_hadc->Instance->CR;
 8000dc4:	68bb      	ldr	r3, [r7, #8]
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	3308      	adds	r3, #8
 8000dca:	613b      	str	r3, [r7, #16]
	_cr = (use_register*) _cr_buf;
 8000dcc:	68fb      	ldr	r3, [r7, #12]
 8000dce:	693a      	ldr	r2, [r7, #16]
 8000dd0:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0

	calibration_current[100] = { 0 };
 8000dd4:	68fb      	ldr	r3, [r7, #12]
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	f8a3 20c8 	strh.w	r2, [r3, #200]	; 0xc8

	return;
}
 8000ddc:	68fb      	ldr	r3, [r7, #12]
 8000dde:	4618      	mov	r0, r3
 8000de0:	371c      	adds	r7, #28
 8000de2:	46bd      	mov	sp, r7
 8000de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de8:	4770      	bx	lr
 8000dea:	bf00      	nop
 8000dec:	3ea8f5c3 	.word	0x3ea8f5c3

08000df0 <_ZN3ADC15ADC_calibrationEv>:

void ADC::ADC_calibration() {
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b084      	sub	sp, #16
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]
	configrable_const_num = ADC_supply_voltage / ADC_resolution / ADC_sens_gain;
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	ed93 7a35 	vldr	s14, [r3, #212]	; 0xd4
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 8000e04:	ee07 3a90 	vmov	s15, r3
 8000e08:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000e0c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	ed93 7a36 	vldr	s14, [r3, #216]	; 0xd8
 8000e16:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	edc3 7a37 	vstr	s15, [r3, #220]	; 0xdc
	ofset_current = 0;
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	2200      	movs	r2, #0
 8000e24:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
	ADC_start();
 8000e28:	6878      	ldr	r0, [r7, #4]
 8000e2a:	f7ff fef9 	bl	8000c20 <_ZN3ADC9ADC_startEv>
	_isr->bit2 = 1; //EOCbitクリア
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	f8d3 20ec 	ldr.w	r2, [r3, #236]	; 0xec
 8000e34:	7813      	ldrb	r3, [r2, #0]
 8000e36:	f043 0304 	orr.w	r3, r3, #4
 8000e3a:	7013      	strb	r3, [r2, #0]
	for (int i = 0; i < 100; i++) {
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	60fb      	str	r3, [r7, #12]
 8000e40:	68fb      	ldr	r3, [r7, #12]
 8000e42:	2b63      	cmp	r3, #99	; 0x63
 8000e44:	dc17      	bgt.n	8000e76 <_ZN3ADC15ADC_calibrationEv+0x86>
		while (!_isr->bit2); //EOCbitが再セットされるのをまつ
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8000e4c:	781b      	ldrb	r3, [r3, #0]
 8000e4e:	f003 0304 	and.w	r3, r3, #4
 8000e52:	b2db      	uxtb	r3, r3
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d100      	bne.n	8000e5a <_ZN3ADC15ADC_calibrationEv+0x6a>
 8000e58:	e7f5      	b.n	8000e46 <_ZN3ADC15ADC_calibrationEv+0x56>
		calibration_current[i] = _hadc->Instance->DR;
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e64:	b299      	uxth	r1, r3
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	68fa      	ldr	r2, [r7, #12]
 8000e6a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for (int i = 0; i < 100; i++) {
 8000e6e:	68fb      	ldr	r3, [r7, #12]
 8000e70:	3301      	adds	r3, #1
 8000e72:	60fb      	str	r3, [r7, #12]
 8000e74:	e7e4      	b.n	8000e40 <_ZN3ADC15ADC_calibrationEv+0x50>
	}
	for (int j = 0; j < 100; j++) {
 8000e76:	2300      	movs	r3, #0
 8000e78:	60bb      	str	r3, [r7, #8]
 8000e7a:	68bb      	ldr	r3, [r7, #8]
 8000e7c:	2b63      	cmp	r3, #99	; 0x63
 8000e7e:	dc0e      	bgt.n	8000e9e <_ZN3ADC15ADC_calibrationEv+0xae>
		ofset_current += calibration_current[j];
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 8000e86:	687a      	ldr	r2, [r7, #4]
 8000e88:	68b9      	ldr	r1, [r7, #8]
 8000e8a:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 8000e8e:	441a      	add	r2, r3
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
	for (int j = 0; j < 100; j++) {
 8000e96:	68bb      	ldr	r3, [r7, #8]
 8000e98:	3301      	adds	r3, #1
 8000e9a:	60bb      	str	r3, [r7, #8]
 8000e9c:	e7ed      	b.n	8000e7a <_ZN3ADC15ADC_calibrationEv+0x8a>
	}
	ofset_current /= 100;
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 8000ea4:	4a0e      	ldr	r2, [pc, #56]	; (8000ee0 <_ZN3ADC15ADC_calibrationEv+0xf0>)
 8000ea6:	fba2 2303 	umull	r2, r3, r2, r3
 8000eaa:	095a      	lsrs	r2, r3, #5
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
	ADC_stop();
 8000eb2:	6878      	ldr	r0, [r7, #4]
 8000eb4:	f7ff fee3 	bl	8000c7e <_ZN3ADC8ADC_stopEv>
	before_current = ofset_current * configrable_const_num;
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 8000ebe:	ee07 3a90 	vmov	s15, r3
 8000ec2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	edd3 7a37 	vldr	s15, [r3, #220]	; 0xdc
 8000ecc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	edc3 7a39 	vstr	s15, [r3, #228]	; 0xe4
}
 8000ed6:	bf00      	nop
 8000ed8:	3710      	adds	r7, #16
 8000eda:	46bd      	mov	sp, r7
 8000edc:	bd80      	pop	{r7, pc}
 8000ede:	bf00      	nop
 8000ee0:	51eb851f 	.word	0x51eb851f

08000ee4 <_ZN3ADC15ADC_get_currentEv>:

float ADC::ADC_get_current() { //電流センサ出力から現在の電流を計算して返す
 8000ee4:	b480      	push	{r7}
 8000ee6:	b083      	sub	sp, #12
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]

	_isr->bit2 = 1;
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	f8d3 20ec 	ldr.w	r2, [r3, #236]	; 0xec
 8000ef2:	7813      	ldrb	r3, [r2, #0]
 8000ef4:	f043 0304 	orr.w	r3, r3, #4
 8000ef8:	7013      	strb	r3, [r2, #0]
	while (!_isr->bit2);
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8000f00:	781b      	ldrb	r3, [r3, #0]
 8000f02:	f003 0304 	and.w	r3, r3, #4
 8000f06:	b2db      	uxtb	r3, r3
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d100      	bne.n	8000f0e <_ZN3ADC15ADC_get_currentEv+0x2a>
 8000f0c:	e7f5      	b.n	8000efa <_ZN3ADC15ADC_get_currentEv+0x16>
	current = _hadc->Instance->DR - ofset_current;
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 8000f1e:	1ad3      	subs	r3, r2, r3
 8000f20:	461a      	mov	r2, r3
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
	current = current * configrable_const_num;
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 8000f2e:	ee07 3a90 	vmov	s15, r3
 8000f32:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	edd3 7a37 	vldr	s15, [r3, #220]	; 0xdc
 8000f3c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f40:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000f44:	ee17 2a90 	vmov	r2, s15
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc

	//ADC_current_fillter();

	return current;
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 8000f54:	ee07 3a90 	vmov	s15, r3
 8000f58:	eef8 7ae7 	vcvt.f32.s32	s15, s15

}
 8000f5c:	eeb0 0a67 	vmov.f32	s0, s15
 8000f60:	370c      	adds	r7, #12
 8000f62:	46bd      	mov	sp, r7
 8000f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f68:	4770      	bx	lr

08000f6a <_ZN3ADC12ADC_set_gainEf>:
	void ADC_set_gain(float ADC_sens_gain){
 8000f6a:	b480      	push	{r7}
 8000f6c:	b083      	sub	sp, #12
 8000f6e:	af00      	add	r7, sp, #0
 8000f70:	6078      	str	r0, [r7, #4]
 8000f72:	ed87 0a00 	vstr	s0, [r7]
		this->ADC_sens_gain = ADC_sens_gain;
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	683a      	ldr	r2, [r7, #0]
 8000f7a:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
		configrable_const_num = ADC_supply_voltage / ADC_resolution / this->ADC_sens_gain;
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	ed93 7a35 	vldr	s14, [r3, #212]	; 0xd4
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 8000f8a:	ee07 3a90 	vmov	s15, r3
 8000f8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000f92:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	ed93 7a36 	vldr	s14, [r3, #216]	; 0xd8
 8000f9c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	edc3 7a37 	vstr	s15, [r3, #220]	; 0xdc
	}
 8000fa6:	bf00      	nop
 8000fa8:	370c      	adds	r7, #12
 8000faa:	46bd      	mov	sp, r7
 8000fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb0:	4770      	bx	lr

08000fb2 <_ZN15STM_MotorSystem12set_velocityEf>:

	void STM_MotorSystem_start();

	void STM_MotorSystem_stop();

	void set_velocity(float velocity_tar){ //通信系から目標速度をもらう
 8000fb2:	b480      	push	{r7}
 8000fb4:	b083      	sub	sp, #12
 8000fb6:	af00      	add	r7, sp, #0
 8000fb8:	6078      	str	r0, [r7, #4]
 8000fba:	ed87 0a00 	vstr	s0, [r7]
		this->velocity_buf = velocity_tar;
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	683a      	ldr	r2, [r7, #0]
 8000fc2:	609a      	str	r2, [r3, #8]
		this->MotorSystem_mode_buf = VELOCITY_CONTROL;
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000fca:	65da      	str	r2, [r3, #92]	; 0x5c
	}
 8000fcc:	bf00      	nop
 8000fce:	370c      	adds	r7, #12
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd6:	4770      	bx	lr

08000fd8 <_ZN15STM_MotorSystem10set_torqueEf>:

	void set_torque(float torque_tar){
 8000fd8:	b480      	push	{r7}
 8000fda:	b083      	sub	sp, #12
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
 8000fe0:	ed87 0a00 	vstr	s0, [r7]
		torque_tar *=1/kt;
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8000fea:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8000fee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000ff2:	ed97 7a00 	vldr	s14, [r7]
 8000ff6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ffa:	edc7 7a00 	vstr	s15, [r7]
		this->current_buf = torque_tar;
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	683a      	ldr	r2, [r7, #0]
 8001002:	619a      	str	r2, [r3, #24]
		this->MotorSystem_mode_buf = TORQUE_CONTROL;
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	f640 72ff 	movw	r2, #4095	; 0xfff
 800100a:	65da      	str	r2, [r3, #92]	; 0x5c
	}
 800100c:	bf00      	nop
 800100e:	370c      	adds	r7, #12
 8001010:	46bd      	mov	sp, r7
 8001012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001016:	4770      	bx	lr

08001018 <_ZN15STM_MotorSystem16com_get_velocityEv>:

	float com_get_velocity(){//通信系に現在の速度を返す
 8001018:	b480      	push	{r7}
 800101a:	b083      	sub	sp, #12
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
		return this->velocity_ref;
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	ee07 3a90 	vmov	s15, r3
	}
 8001028:	eeb0 0a67 	vmov.f32	s0, s15
 800102c:	370c      	adds	r7, #12
 800102e:	46bd      	mov	sp, r7
 8001030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001034:	4770      	bx	lr

08001036 <_ZN15STM_MotorSystem15com_get_currentEv>:

	float get_velocity(); //エンコダ出力から現在の速度を計算して返す



	float com_get_current(){//通信系に現在の電流を返す
 8001036:	b480      	push	{r7}
 8001038:	b083      	sub	sp, #12
 800103a:	af00      	add	r7, sp, #0
 800103c:	6078      	str	r0, [r7, #4]
		return current_ref;
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	691b      	ldr	r3, [r3, #16]
 8001042:	ee07 3a90 	vmov	s15, r3
	}
 8001046:	eeb0 0a67 	vmov.f32	s0, s15
 800104a:	370c      	adds	r7, #12
 800104c:	46bd      	mov	sp, r7
 800104e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001052:	4770      	bx	lr

08001054 <_ZN15STM_MotorSystem8set_voltEf>:
	void motor_control();

	void set_dir_pin(GPIO_TypeDef *GPIO_dir,uint16_t GPIO_PIN_dir); //dir用のピンを設定
	void set_dir(GPIO_PinState dir); //dirを設定

	void set_volt(float volt){
 8001054:	b480      	push	{r7}
 8001056:	b083      	sub	sp, #12
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
 800105c:	ed87 0a00 	vstr	s0, [r7]
		this->volt = volt;
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	683a      	ldr	r2, [r7, #0]
 8001064:	621a      	str	r2, [r3, #32]
	}
 8001066:	bf00      	nop
 8001068:	370c      	adds	r7, #12
 800106a:	46bd      	mov	sp, r7
 800106c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001070:	4770      	bx	lr

08001072 <_ZN15STM_MotorSystem6set_ktEf>:

	void set_kt(float kt){
 8001072:	b480      	push	{r7}
 8001074:	b083      	sub	sp, #12
 8001076:	af00      	add	r7, sp, #0
 8001078:	6078      	str	r0, [r7, #4]
 800107a:	ed87 0a00 	vstr	s0, [r7]
		this->kt = kt;
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	683a      	ldr	r2, [r7, #0]
 8001082:	625a      	str	r2, [r3, #36]	; 0x24
	}
 8001084:	bf00      	nop
 8001086:	370c      	adds	r7, #12
 8001088:	46bd      	mov	sp, r7
 800108a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108e:	4770      	bx	lr

08001090 <_ZN15STM_MotorSystem7set_pprEf>:

	void set_ppr(float ppr){
 8001090:	b480      	push	{r7}
 8001092:	b083      	sub	sp, #12
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
 8001098:	ed87 0a00 	vstr	s0, [r7]
		this->ppr = ppr;
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	683a      	ldr	r2, [r7, #0]
 80010a0:	629a      	str	r2, [r3, #40]	; 0x28
	}
 80010a2:	bf00      	nop
 80010a4:	370c      	adds	r7, #12
 80010a6:	46bd      	mov	sp, r7
 80010a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ac:	4770      	bx	lr

080010ae <_ZN15STM_MotorSystem17set_current_limitEf>:

	void set_current_limit(float current_limit){
 80010ae:	b480      	push	{r7}
 80010b0:	b083      	sub	sp, #12
 80010b2:	af00      	add	r7, sp, #0
 80010b4:	6078      	str	r0, [r7, #4]
 80010b6:	ed87 0a00 	vstr	s0, [r7]
		this->current_limit = current_limit;
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	683a      	ldr	r2, [r7, #0]
 80010be:	61da      	str	r2, [r3, #28]
	}
 80010c0:	bf00      	nop
 80010c2:	370c      	adds	r7, #12
 80010c4:	46bd      	mov	sp, r7
 80010c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ca:	4770      	bx	lr

080010cc <_ZN15STM_MotorSystem14set_velocity_pEf>:
		this->GPIO_PIN_coast = GPIO_PIN_coast;
		this->GPIO_coast = GPIO_coast;
	}


	void set_velocity_p(float velocity_p_buf){
 80010cc:	b480      	push	{r7}
 80010ce:	b083      	sub	sp, #12
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
 80010d4:	ed87 0a00 	vstr	s0, [r7]
		this->velocity_p_buf = velocity_p_buf;
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	683a      	ldr	r2, [r7, #0]
 80010dc:	62da      	str	r2, [r3, #44]	; 0x2c
	}
 80010de:	bf00      	nop
 80010e0:	370c      	adds	r7, #12
 80010e2:	46bd      	mov	sp, r7
 80010e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e8:	4770      	bx	lr

080010ea <_ZN15STM_MotorSystem14set_velocity_iEf>:

	void set_velocity_i(float velocity_i_buf){
 80010ea:	b480      	push	{r7}
 80010ec:	b083      	sub	sp, #12
 80010ee:	af00      	add	r7, sp, #0
 80010f0:	6078      	str	r0, [r7, #4]
 80010f2:	ed87 0a00 	vstr	s0, [r7]
		this->velocity_i_buf = velocity_i_buf;
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	683a      	ldr	r2, [r7, #0]
 80010fa:	631a      	str	r2, [r3, #48]	; 0x30
	}
 80010fc:	bf00      	nop
 80010fe:	370c      	adds	r7, #12
 8001100:	46bd      	mov	sp, r7
 8001102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001106:	4770      	bx	lr

08001108 <_ZN15STM_MotorSystem14set_velocity_dEf>:

	void set_velocity_d(float velocity_d_buf){
 8001108:	b480      	push	{r7}
 800110a:	b083      	sub	sp, #12
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
 8001110:	ed87 0a00 	vstr	s0, [r7]
		this->velocity_d_buf = velocity_d_buf;
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	683a      	ldr	r2, [r7, #0]
 8001118:	635a      	str	r2, [r3, #52]	; 0x34
	}
 800111a:	bf00      	nop
 800111c:	370c      	adds	r7, #12
 800111e:	46bd      	mov	sp, r7
 8001120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001124:	4770      	bx	lr

08001126 <_ZN15STM_MotorSystem12set_torque_pEf>:

	void set_torque_p(float torque_p_buf){
 8001126:	b480      	push	{r7}
 8001128:	b083      	sub	sp, #12
 800112a:	af00      	add	r7, sp, #0
 800112c:	6078      	str	r0, [r7, #4]
 800112e:	ed87 0a00 	vstr	s0, [r7]
		this->torque_p_buf = torque_p_buf;
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	683a      	ldr	r2, [r7, #0]
 8001136:	639a      	str	r2, [r3, #56]	; 0x38
	}
 8001138:	bf00      	nop
 800113a:	370c      	adds	r7, #12
 800113c:	46bd      	mov	sp, r7
 800113e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001142:	4770      	bx	lr

08001144 <_ZN15STM_MotorSystem12set_torque_iEf>:

	void set_torque_i(float torque_i_buf){
 8001144:	b480      	push	{r7}
 8001146:	b083      	sub	sp, #12
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
 800114c:	ed87 0a00 	vstr	s0, [r7]
		this->torque_i_buf = torque_i_buf;
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	683a      	ldr	r2, [r7, #0]
 8001154:	63da      	str	r2, [r3, #60]	; 0x3c
	}
 8001156:	bf00      	nop
 8001158:	370c      	adds	r7, #12
 800115a:	46bd      	mov	sp, r7
 800115c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001160:	4770      	bx	lr

08001162 <_ZN15STM_MotorSystem12set_torque_dEf>:

	void set_torque_d(float torque_d_buf){
 8001162:	b480      	push	{r7}
 8001164:	b083      	sub	sp, #12
 8001166:	af00      	add	r7, sp, #0
 8001168:	6078      	str	r0, [r7, #4]
 800116a:	ed87 0a00 	vstr	s0, [r7]
		this->torque_d_buf = torque_d_buf;
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	683a      	ldr	r2, [r7, #0]
 8001172:	641a      	str	r2, [r3, #64]	; 0x40
	}
 8001174:	bf00      	nop
 8001176:	370c      	adds	r7, #12
 8001178:	46bd      	mov	sp, r7
 800117a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117e:	4770      	bx	lr

08001180 <_ZN15STM_MotorSystem9set_coastEv>:

inline void STM_MotorSystem::set_dir(GPIO_PinState dir){
	HAL_GPIO_WritePin (this->GPIO_dir,this->GPIO_PIN_dir,dir);
}

inline 	void STM_MotorSystem::set_coast(){
 8001180:	b580      	push	{r7, lr}
 8001182:	b082      	sub	sp, #8
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]
	this->MotorSystem_mode_buf = COAST_CONTROL;
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	22ff      	movs	r2, #255	; 0xff
 800118c:	65da      	str	r2, [r3, #92]	; 0x5c
	this->STM_MotorSystem_start();
 800118e:	6878      	ldr	r0, [r7, #4]
 8001190:	f000 ffe2 	bl	8002158 <_ZN15STM_MotorSystem21STM_MotorSystem_startEv>
}
 8001194:	bf00      	nop
 8001196:	3708      	adds	r7, #8
 8001198:	46bd      	mov	sp, r7
 800119a:	bd80      	pop	{r7, pc}

0800119c <_ZN15STM_MotorSystem20STM_MotorSystem_stopEv>:

inline void STM_MotorSystem::STM_MotorSystem_stop(){
 800119c:	b580      	push	{r7, lr}
 800119e:	b082      	sub	sp, #8
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
	MotorSystem_mode_buf = SYSTEM_STOP;
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	2200      	movs	r2, #0
 80011a8:	65da      	str	r2, [r3, #92]	; 0x5c
	STM_MotorSystem_start();
 80011aa:	6878      	ldr	r0, [r7, #4]
 80011ac:	f000 ffd4 	bl	8002158 <_ZN15STM_MotorSystem21STM_MotorSystem_startEv>
}
 80011b0:	bf00      	nop
 80011b2:	3708      	adds	r7, #8
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bd80      	pop	{r7, pc}

080011b8 <_ZN8USER_CANC1EP19__CAN_HandleTypeDef>:

#include <CAN.hpp>
#include <STM_MotorSystem.hpp>


USER_CAN::USER_CAN(CAN_HandleTypeDef * _use_hcan){
 80011b8:	b480      	push	{r7}
 80011ba:	b083      	sub	sp, #12
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
 80011c0:	6039      	str	r1, [r7, #0]

	this->_use_hcan = _use_hcan;
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	683a      	ldr	r2, [r7, #0]
 80011c6:	641a      	str	r2, [r3, #64]	; 0x40


	filter.FilterActivation = 1; //filter enable = 1
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	2201      	movs	r2, #1
 80011cc:	621a      	str	r2, [r3, #32]
	filter.FilterBank = 0; //used filterbank 0
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	2200      	movs	r2, #0
 80011d2:	615a      	str	r2, [r3, #20]
 	filter.FilterFIFOAssignment = 0; //rxdata to fifo0
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	2200      	movs	r2, #0
 80011d8:	611a      	str	r2, [r3, #16]
	filter.FilterMode = 0; //filter mode is mask mode
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	2200      	movs	r2, #0
 80011de:	619a      	str	r2, [r3, #24]
	filter.FilterScale = 0; //filterscale is dual 16bits
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	2200      	movs	r2, #0
 80011e4:	61da      	str	r2, [r3, #28]
	filter.FilterMaskIdHigh = 0xf << 5; //filter mask
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80011ec:	609a      	str	r2, [r3, #8]
	filter.SlaveStartFilterBank = 0;
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	2200      	movs	r2, #0
 80011f2:	625a      	str	r2, [r3, #36]	; 0x24


	TxHeader.DLC = 4; //データ長（4byte）
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	2204      	movs	r2, #4
 80011f8:	639a      	str	r2, [r3, #56]	; 0x38
	TxHeader.IDE = 0; //標準識別子
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	2200      	movs	r2, #0
 80011fe:	631a      	str	r2, [r3, #48]	; 0x30
	TxHeader.RTR = 0; //データフレーム (現状モータシステムからホストにデータ要求はしないと思うから)
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	2200      	movs	r2, #0
 8001204:	635a      	str	r2, [r3, #52]	; 0x34
	TxHeader.TransmitGlobalTime = DISABLE; //タイムスタンプ無効
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	2200      	movs	r2, #0
 800120a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

}
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	4618      	mov	r0, r3
 8001212:	370c      	adds	r7, #12
 8001214:	46bd      	mov	sp, r7
 8001216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121a:	4770      	bx	lr

0800121c <_ZN8USER_CAN10use_tx_CANEmf>:

void USER_CAN::use_tx_CAN(uint32_t cmd,float data){
 800121c:	b580      	push	{r7, lr}
 800121e:	b088      	sub	sp, #32
 8001220:	af00      	add	r7, sp, #0
 8001222:	60f8      	str	r0, [r7, #12]
 8001224:	60b9      	str	r1, [r7, #8]
 8001226:	ed87 0a01 	vstr	s0, [r7, #4]

	can_data tx;

	uint32_t mailbox;

	tx.low_data = data;
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	61bb      	str	r3, [r7, #24]
	TxHeader.StdId = cmd+get_id_CAN();
 800122e:	68f8      	ldr	r0, [r7, #12]
 8001230:	f000 f815 	bl	800125e <_ZN8USER_CAN10get_id_CANEv>
 8001234:	4603      	mov	r3, r0
 8001236:	461a      	mov	r2, r3
 8001238:	68bb      	ldr	r3, [r7, #8]
 800123a:	441a      	add	r2, r3
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	629a      	str	r2, [r3, #40]	; 0x28

	HAL_CAN_AddTxMessage(_use_hcan,&TxHeader, tx.low_data_raw,&mailbox);
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	f103 0128 	add.w	r1, r3, #40	; 0x28
 800124a:	f107 0314 	add.w	r3, r7, #20
 800124e:	f107 0218 	add.w	r2, r7, #24
 8001252:	f003 f814 	bl	800427e <HAL_CAN_AddTxMessage>
}
 8001256:	bf00      	nop
 8001258:	3720      	adds	r7, #32
 800125a:	46bd      	mov	sp, r7
 800125c:	bd80      	pop	{r7, pc}

0800125e <_ZN8USER_CAN10get_id_CANEv>:

uint8_t USER_CAN::get_id_CAN(){
 800125e:	b580      	push	{r7, lr}
 8001260:	b084      	sub	sp, #16
 8001262:	af00      	add	r7, sp, #0
 8001264:	6078      	str	r0, [r7, #4]
	id_set id;
	id.bit0 = HAL_GPIO_ReadPin(GPIO_idbit0,GPIO_PIN_idbit0);
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8001270:	4619      	mov	r1, r3
 8001272:	4610      	mov	r0, r2
 8001274:	f003 feca 	bl	800500c <HAL_GPIO_ReadPin>
 8001278:	4603      	mov	r3, r0
 800127a:	f003 0301 	and.w	r3, r3, #1
 800127e:	b2da      	uxtb	r2, r3
 8001280:	7b3b      	ldrb	r3, [r7, #12]
 8001282:	f362 0300 	bfi	r3, r2, #0, #1
 8001286:	733b      	strb	r3, [r7, #12]
	id.bit1 = HAL_GPIO_ReadPin(GPIO_idbit1,GPIO_PIN_idbit1);
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001292:	4619      	mov	r1, r3
 8001294:	4610      	mov	r0, r2
 8001296:	f003 feb9 	bl	800500c <HAL_GPIO_ReadPin>
 800129a:	4603      	mov	r3, r0
 800129c:	f003 0301 	and.w	r3, r3, #1
 80012a0:	b2da      	uxtb	r2, r3
 80012a2:	7b3b      	ldrb	r3, [r7, #12]
 80012a4:	f362 0341 	bfi	r3, r2, #1, #1
 80012a8:	733b      	strb	r3, [r7, #12]
	id.bit2 = HAL_GPIO_ReadPin(GPIO_idbit2,GPIO_PIN_idbit2);
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80012b4:	4619      	mov	r1, r3
 80012b6:	4610      	mov	r0, r2
 80012b8:	f003 fea8 	bl	800500c <HAL_GPIO_ReadPin>
 80012bc:	4603      	mov	r3, r0
 80012be:	f003 0301 	and.w	r3, r3, #1
 80012c2:	b2da      	uxtb	r2, r3
 80012c4:	7b3b      	ldrb	r3, [r7, #12]
 80012c6:	f362 0382 	bfi	r3, r2, #2, #1
 80012ca:	733b      	strb	r3, [r7, #12]
	id.bit3 = HAL_GPIO_ReadPin(GPIO_idbit3,GPIO_PIN_idbit3);
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80012d6:	4619      	mov	r1, r3
 80012d8:	4610      	mov	r0, r2
 80012da:	f003 fe97 	bl	800500c <HAL_GPIO_ReadPin>
 80012de:	4603      	mov	r3, r0
 80012e0:	f003 0301 	and.w	r3, r3, #1
 80012e4:	b2da      	uxtb	r2, r3
 80012e6:	7b3b      	ldrb	r3, [r7, #12]
 80012e8:	f362 03c3 	bfi	r3, r2, #3, #1
 80012ec:	733b      	strb	r3, [r7, #12]
	return id.all_data;
 80012ee:	7b3b      	ldrb	r3, [r7, #12]
 80012f0:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80012f4:	b2db      	uxtb	r3, r3
}
 80012f6:	4618      	mov	r0, r3
 80012f8:	3710      	adds	r7, #16
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}

080012fe <_ZN8USER_CAN10filter_setEv>:
	this->GPIO_PIN_idbit1 = GPIO_PIN_idbit1;
	this->GPIO_PIN_idbit2 = GPIO_PIN_idbit2;
	this->GPIO_PIN_idbit3 = GPIO_PIN_idbit3;
}

void USER_CAN::filter_set(){
 80012fe:	b580      	push	{r7, lr}
 8001300:	b082      	sub	sp, #8
 8001302:	af00      	add	r7, sp, #0
 8001304:	6078      	str	r0, [r7, #4]

	filter.FilterIdHigh = this->get_id_CAN() << 5;
 8001306:	6878      	ldr	r0, [r7, #4]
 8001308:	f7ff ffa9 	bl	800125e <_ZN8USER_CAN10get_id_CANEv>
 800130c:	4603      	mov	r3, r0
 800130e:	015b      	lsls	r3, r3, #5
 8001310:	461a      	mov	r2, r3
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	601a      	str	r2, [r3, #0]

	filter.SlaveStartFilterBank = 0;
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	2200      	movs	r2, #0
 800131a:	625a      	str	r2, [r3, #36]	; 0x24

	HAL_CAN_ConfigFilter(_use_hcan, &filter);
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001320:	687a      	ldr	r2, [r7, #4]
 8001322:	4611      	mov	r1, r2
 8001324:	4618      	mov	r0, r3
 8001326:	f002 fe9c 	bl	8004062 <HAL_CAN_ConfigFilter>

}
 800132a:	bf00      	nop
 800132c:	3708      	adds	r7, #8
 800132e:	46bd      	mov	sp, r7
 8001330:	bd80      	pop	{r7, pc}
	...

08001334 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef>:

void USER_CAN::use_rx_CAN(CAN_HandleTypeDef *_hcan){
 8001334:	b590      	push	{r4, r7, lr}
 8001336:	b08d      	sub	sp, #52	; 0x34
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
 800133c:	6039      	str	r1, [r7, #0]
	if(_hcan != _use_hcan){
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001342:	683a      	ldr	r2, [r7, #0]
 8001344:	429a      	cmp	r2, r3
 8001346:	f040 8178 	bne.w	800163a <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x306>
		return;
	}

	STM_MotorSystem * ms = STM_MotorSystem::_ms;
 800134a:	4bc5      	ldr	r3, [pc, #788]	; (8001660 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x32c>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	62fb      	str	r3, [r7, #44]	; 0x2c
	CAN_RxHeaderTypeDef RxHeader;
	can_data rx;

	if(HAL_CAN_GetRxMessage(_use_hcan, CAN_RX_FIFO0, &RxHeader, rx.low_data_raw) == HAL_OK){
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8001354:	f107 0308 	add.w	r3, r7, #8
 8001358:	f107 0210 	add.w	r2, r7, #16
 800135c:	2100      	movs	r1, #0
 800135e:	f003 f869 	bl	8004434 <HAL_CAN_GetRxMessage>
 8001362:	4603      	mov	r3, r0
 8001364:	2b00      	cmp	r3, #0
 8001366:	bf0c      	ite	eq
 8001368:	2301      	moveq	r3, #1
 800136a:	2300      	movne	r3, #0
 800136c:	b2db      	uxtb	r3, r3
 800136e:	2b00      	cmp	r3, #0
 8001370:	f000 8172 	beq.w	8001658 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x324>
		switch(RxHeader.StdId & 0xfff0){
 8001374:	693a      	ldr	r2, [r7, #16]
 8001376:	f64f 73f0 	movw	r3, #65520	; 0xfff0
 800137a:	4013      	ands	r3, r2
 800137c:	f5b3 6f78 	cmp.w	r3, #3968	; 0xf80
 8001380:	f000 80f8 	beq.w	8001574 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x240>
 8001384:	f5b3 6f78 	cmp.w	r3, #3968	; 0xf80
 8001388:	f200 8166 	bhi.w	8001658 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x324>
 800138c:	f5b3 6fee 	cmp.w	r3, #1904	; 0x770
 8001390:	f000 80e8 	beq.w	8001564 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x230>
 8001394:	f5b3 6fee 	cmp.w	r3, #1904	; 0x770
 8001398:	f200 815e 	bhi.w	8001658 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x324>
 800139c:	f5b3 6fec 	cmp.w	r3, #1888	; 0x760
 80013a0:	f000 80d8 	beq.w	8001554 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x220>
 80013a4:	f5b3 6fec 	cmp.w	r3, #1888	; 0x760
 80013a8:	f200 8156 	bhi.w	8001658 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x324>
 80013ac:	f5b3 6fea 	cmp.w	r3, #1872	; 0x750
 80013b0:	f000 80c8 	beq.w	8001544 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x210>
 80013b4:	f5b3 6fea 	cmp.w	r3, #1872	; 0x750
 80013b8:	f200 814e 	bhi.w	8001658 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x324>
 80013bc:	f5b3 6fe8 	cmp.w	r3, #1856	; 0x740
 80013c0:	f000 80b8 	beq.w	8001534 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x200>
 80013c4:	f5b3 6fe8 	cmp.w	r3, #1856	; 0x740
 80013c8:	f200 8146 	bhi.w	8001658 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x324>
 80013cc:	f5b3 6fe6 	cmp.w	r3, #1840	; 0x730
 80013d0:	f000 80a8 	beq.w	8001524 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x1f0>
 80013d4:	f5b3 6fe6 	cmp.w	r3, #1840	; 0x730
 80013d8:	f200 813e 	bhi.w	8001658 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x324>
 80013dc:	f5b3 6fe4 	cmp.w	r3, #1824	; 0x720
 80013e0:	f000 8098 	beq.w	8001514 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x1e0>
 80013e4:	f5b3 6fe4 	cmp.w	r3, #1824	; 0x720
 80013e8:	f200 8136 	bhi.w	8001658 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x324>
 80013ec:	f5b3 6fe2 	cmp.w	r3, #1808	; 0x710
 80013f0:	f000 8088 	beq.w	8001504 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x1d0>
 80013f4:	f5b3 6fe2 	cmp.w	r3, #1808	; 0x710
 80013f8:	f200 812e 	bhi.w	8001658 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x324>
 80013fc:	f5b3 6fca 	cmp.w	r3, #1616	; 0x650
 8001400:	f000 80e0 	beq.w	80015c4 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x290>
 8001404:	f5b3 6fca 	cmp.w	r3, #1616	; 0x650
 8001408:	f200 8126 	bhi.w	8001658 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x324>
 800140c:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8001410:	f000 80d0 	beq.w	80015b4 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x280>
 8001414:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8001418:	f200 811e 	bhi.w	8001658 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x324>
 800141c:	f5b3 6fc6 	cmp.w	r3, #1584	; 0x630
 8001420:	f000 80c0 	beq.w	80015a4 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x270>
 8001424:	f5b3 6fc6 	cmp.w	r3, #1584	; 0x630
 8001428:	f200 8116 	bhi.w	8001658 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x324>
 800142c:	f5b3 6fc4 	cmp.w	r3, #1568	; 0x620
 8001430:	f000 80b0 	beq.w	8001594 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x260>
 8001434:	f5b3 6fc4 	cmp.w	r3, #1568	; 0x620
 8001438:	f200 810e 	bhi.w	8001658 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x324>
 800143c:	f5b3 6fc2 	cmp.w	r3, #1552	; 0x610
 8001440:	f000 80a0 	beq.w	8001584 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x250>
 8001444:	f5b3 6fc2 	cmp.w	r3, #1552	; 0x610
 8001448:	f200 8106 	bhi.w	8001658 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x324>
 800144c:	f5b3 6fa4 	cmp.w	r3, #1312	; 0x520
 8001450:	f000 80f5 	beq.w	800163e <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x30a>
 8001454:	f5b3 6fa4 	cmp.w	r3, #1312	; 0x520
 8001458:	f200 80fe 	bhi.w	8001658 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x324>
 800145c:	f5b3 6fa2 	cmp.w	r3, #1296	; 0x510
 8001460:	f000 80bb 	beq.w	80015da <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x2a6>
 8001464:	f5b3 6fa2 	cmp.w	r3, #1296	; 0x510
 8001468:	f200 80f6 	bhi.w	8001658 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x324>
 800146c:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 8001470:	f000 80c7 	beq.w	8001602 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x2ce>
 8001474:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 8001478:	f200 80ee 	bhi.w	8001658 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x324>
 800147c:	f5b3 6f8e 	cmp.w	r3, #1136	; 0x470
 8001480:	f000 80df 	beq.w	8001642 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x30e>
 8001484:	f5b3 6f8e 	cmp.w	r3, #1136	; 0x470
 8001488:	f200 80e6 	bhi.w	8001658 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x324>
 800148c:	f5b3 6f8c 	cmp.w	r3, #1120	; 0x460
 8001490:	f000 80d9 	beq.w	8001646 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x312>
 8001494:	f5b3 6f8c 	cmp.w	r3, #1120	; 0x460
 8001498:	f200 80de 	bhi.w	8001658 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x324>
 800149c:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 80014a0:	f000 80d3 	beq.w	800164a <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x316>
 80014a4:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 80014a8:	f200 80d6 	bhi.w	8001658 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x324>
 80014ac:	f5b3 6f88 	cmp.w	r3, #1088	; 0x440
 80014b0:	f000 80cd 	beq.w	800164e <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x31a>
 80014b4:	f5b3 6f88 	cmp.w	r3, #1088	; 0x440
 80014b8:	f200 80ce 	bhi.w	8001658 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x324>
 80014bc:	f5b3 6f86 	cmp.w	r3, #1072	; 0x430
 80014c0:	f000 80c7 	beq.w	8001652 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x31e>
 80014c4:	f5b3 6f86 	cmp.w	r3, #1072	; 0x430
 80014c8:	f200 80c6 	bhi.w	8001658 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x324>
 80014cc:	f5b3 6f84 	cmp.w	r3, #1056	; 0x420
 80014d0:	f000 80c1 	beq.w	8001656 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x322>
 80014d4:	f5b3 6f84 	cmp.w	r3, #1056	; 0x420
 80014d8:	f200 80be 	bhi.w	8001658 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x324>
 80014dc:	f5b3 6f82 	cmp.w	r3, #1040	; 0x410
 80014e0:	d07f      	beq.n	80015e2 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x2ae>
 80014e2:	f5b3 6f82 	cmp.w	r3, #1040	; 0x410
 80014e6:	f200 80b7 	bhi.w	8001658 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x324>
 80014ea:	2b30      	cmp	r3, #48	; 0x30
 80014ec:	f000 80a1 	beq.w	8001632 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x2fe>
 80014f0:	2b30      	cmp	r3, #48	; 0x30
 80014f2:	f200 80b1 	bhi.w	8001658 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x324>
 80014f6:	2b10      	cmp	r3, #16
 80014f8:	f000 8093 	beq.w	8001622 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x2ee>
 80014fc:	2b20      	cmp	r3, #32
 80014fe:	f000 8094 	beq.w	800162a <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x2f6>
 8001502:	e0a9      	b.n	8001658 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x324>
			case SET_VELOCITY:
				ms->set_velocity(rx.low_data);
 8001504:	edd7 7a02 	vldr	s15, [r7, #8]
 8001508:	eeb0 0a67 	vmov.f32	s0, s15
 800150c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800150e:	f7ff fd50 	bl	8000fb2 <_ZN15STM_MotorSystem12set_velocityEf>
				break;
 8001512:	e0a1      	b.n	8001658 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x324>

			case SET_VELOCITY_P:
				ms->set_velocity_p(rx.low_data);
 8001514:	edd7 7a02 	vldr	s15, [r7, #8]
 8001518:	eeb0 0a67 	vmov.f32	s0, s15
 800151c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800151e:	f7ff fdd5 	bl	80010cc <_ZN15STM_MotorSystem14set_velocity_pEf>
				break;
 8001522:	e099      	b.n	8001658 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x324>

			case SET_VELOCITY_I:
				ms->set_velocity_i(rx.low_data);
 8001524:	edd7 7a02 	vldr	s15, [r7, #8]
 8001528:	eeb0 0a67 	vmov.f32	s0, s15
 800152c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800152e:	f7ff fddc 	bl	80010ea <_ZN15STM_MotorSystem14set_velocity_iEf>
				break;
 8001532:	e091      	b.n	8001658 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x324>

			case SET_VELOCITY_D:
				ms->set_velocity_d(rx.low_data);
 8001534:	edd7 7a02 	vldr	s15, [r7, #8]
 8001538:	eeb0 0a67 	vmov.f32	s0, s15
 800153c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800153e:	f7ff fde3 	bl	8001108 <_ZN15STM_MotorSystem14set_velocity_dEf>
				break;
 8001542:	e089      	b.n	8001658 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x324>

			case SET_TORQUE:
				ms->set_torque(rx.low_data);
 8001544:	edd7 7a02 	vldr	s15, [r7, #8]
 8001548:	eeb0 0a67 	vmov.f32	s0, s15
 800154c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800154e:	f7ff fd43 	bl	8000fd8 <_ZN15STM_MotorSystem10set_torqueEf>
				break;
 8001552:	e081      	b.n	8001658 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x324>

			case SET_TORQUE_P:
				ms->set_torque_p(rx.low_data);
 8001554:	edd7 7a02 	vldr	s15, [r7, #8]
 8001558:	eeb0 0a67 	vmov.f32	s0, s15
 800155c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800155e:	f7ff fde2 	bl	8001126 <_ZN15STM_MotorSystem12set_torque_pEf>
				break;
 8001562:	e079      	b.n	8001658 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x324>

			case SET_TORQUE_I:
				ms->set_torque_i(rx.low_data);
 8001564:	edd7 7a02 	vldr	s15, [r7, #8]
 8001568:	eeb0 0a67 	vmov.f32	s0, s15
 800156c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800156e:	f7ff fde9 	bl	8001144 <_ZN15STM_MotorSystem12set_torque_iEf>
				break;
 8001572:	e071      	b.n	8001658 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x324>

			case SET_TORQUE_D:
				ms->set_torque_d(rx.low_data);
 8001574:	edd7 7a02 	vldr	s15, [r7, #8]
 8001578:	eeb0 0a67 	vmov.f32	s0, s15
 800157c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800157e:	f7ff fdf0 	bl	8001162 <_ZN15STM_MotorSystem12set_torque_dEf>
				break;
 8001582:	e069      	b.n	8001658 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x324>

			case SET_VOLTAGE:
				ms->set_volt(rx.low_data);
 8001584:	edd7 7a02 	vldr	s15, [r7, #8]
 8001588:	eeb0 0a67 	vmov.f32	s0, s15
 800158c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800158e:	f7ff fd61 	bl	8001054 <_ZN15STM_MotorSystem8set_voltEf>
				break;
 8001592:	e061      	b.n	8001658 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x324>

			case SET_PPR:
				ms->set_ppr(rx.low_data);
 8001594:	edd7 7a02 	vldr	s15, [r7, #8]
 8001598:	eeb0 0a67 	vmov.f32	s0, s15
 800159c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800159e:	f7ff fd77 	bl	8001090 <_ZN15STM_MotorSystem7set_pprEf>
				break;
 80015a2:	e059      	b.n	8001658 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x324>

			case SET_KT:
				ms->set_kt(rx.low_data);
 80015a4:	edd7 7a02 	vldr	s15, [r7, #8]
 80015a8:	eeb0 0a67 	vmov.f32	s0, s15
 80015ac:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80015ae:	f7ff fd60 	bl	8001072 <_ZN15STM_MotorSystem6set_ktEf>
				break;
 80015b2:	e051      	b.n	8001658 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x324>

			case SET_CURRENT_LIMIT:
				ms->set_current_limit(rx.low_data);
 80015b4:	edd7 7a02 	vldr	s15, [r7, #8]
 80015b8:	eeb0 0a67 	vmov.f32	s0, s15
 80015bc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80015be:	f7ff fd76 	bl	80010ae <_ZN15STM_MotorSystem17set_current_limitEf>
				break;
 80015c2:	e049      	b.n	8001658 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x324>

			case SET_ADC_GAIN:
				ms->use_adc.ADC_set_gain(rx.low_data);
 80015c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80015c6:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 80015ca:	edd7 7a02 	vldr	s15, [r7, #8]
 80015ce:	eeb0 0a67 	vmov.f32	s0, s15
 80015d2:	4618      	mov	r0, r3
 80015d4:	f7ff fcc9 	bl	8000f6a <_ZN3ADC12ADC_set_gainEf>
				break;
 80015d8:	e03e      	b.n	8001658 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x324>

			case SET_COAST:
				ms->set_coast();
 80015da:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80015dc:	f7ff fdd0 	bl	8001180 <_ZN15STM_MotorSystem9set_coastEv>
				break;
 80015e0:	e03a      	b.n	8001658 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x324>

			case SET_RESET:
				break;

			case GET_VELOCITY:
				ms->use_can.use_tx_CAN(GET_VELOCITY,ms->com_get_velocity());
 80015e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80015e4:	f103 04bc 	add.w	r4, r3, #188	; 0xbc
 80015e8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80015ea:	f7ff fd15 	bl	8001018 <_ZN15STM_MotorSystem16com_get_velocityEv>
 80015ee:	eef0 7a40 	vmov.f32	s15, s0
 80015f2:	eeb0 0a67 	vmov.f32	s0, s15
 80015f6:	f44f 6182 	mov.w	r1, #1040	; 0x410
 80015fa:	4620      	mov	r0, r4
 80015fc:	f7ff fe0e 	bl	800121c <_ZN8USER_CAN10use_tx_CANEmf>
				break;
 8001600:	e02a      	b.n	8001658 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x324>

			case GET_TORQUE_D:
				break;

			case GET_CURRENT:
				ms->use_can.use_tx_CAN(GET_CURRENT,ms->com_get_current());
 8001602:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001604:	f103 04bc 	add.w	r4, r3, #188	; 0xbc
 8001608:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800160a:	f7ff fd14 	bl	8001036 <_ZN15STM_MotorSystem15com_get_currentEv>
 800160e:	eef0 7a40 	vmov.f32	s15, s0
 8001612:	eeb0 0a67 	vmov.f32	s0, s15
 8001616:	f44f 6190 	mov.w	r1, #1152	; 0x480
 800161a:	4620      	mov	r0, r4
 800161c:	f7ff fdfe 	bl	800121c <_ZN8USER_CAN10use_tx_CANEmf>
				break;
 8001620:	e01a      	b.n	8001658 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x324>

			case SYSTEM_INIT:
				ms->STM_MotorSystem_init();
 8001622:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001624:	f000 fd68 	bl	80020f8 <_ZN15STM_MotorSystem20STM_MotorSystem_initEv>
				break;
 8001628:	e016      	b.n	8001658 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x324>

			case SYSTEM_START:
				ms->STM_MotorSystem_start();
 800162a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800162c:	f000 fd94 	bl	8002158 <_ZN15STM_MotorSystem21STM_MotorSystem_startEv>
				break;
 8001630:	e012      	b.n	8001658 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x324>

			case MOTOR_SYSTEM_STOP:
				ms->STM_MotorSystem_stop();
 8001632:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001634:	f7ff fdb2 	bl	800119c <_ZN15STM_MotorSystem20STM_MotorSystem_stopEv>
 8001638:	e00e      	b.n	8001658 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x324>
		return;
 800163a:	bf00      	nop
 800163c:	e00c      	b.n	8001658 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x324>
				break;
 800163e:	bf00      	nop
 8001640:	e00a      	b.n	8001658 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x324>
				break;
 8001642:	bf00      	nop
 8001644:	e008      	b.n	8001658 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x324>
				break;
 8001646:	bf00      	nop
 8001648:	e006      	b.n	8001658 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x324>
				break;
 800164a:	bf00      	nop
 800164c:	e004      	b.n	8001658 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x324>
				break;
 800164e:	bf00      	nop
 8001650:	e002      	b.n	8001658 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x324>
				break;
 8001652:	bf00      	nop
 8001654:	e000      	b.n	8001658 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef+0x324>
				break;
 8001656:	bf00      	nop
			}

		}
}
 8001658:	3734      	adds	r7, #52	; 0x34
 800165a:	46bd      	mov	sp, r7
 800165c:	bd90      	pop	{r4, r7, pc}
 800165e:	bf00      	nop
 8001660:	20000028 	.word	0x20000028

08001664 <HAL_CAN_RxFifo0MsgPendingCallback>:

#ifndef debug

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan){ //受信割り込みコールバック
 8001664:	b580      	push	{r7, lr}
 8001666:	b084      	sub	sp, #16
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
 	STM_MotorSystem *ms = STM_MotorSystem::_ms;
 800166c:	4b06      	ldr	r3, [pc, #24]	; (8001688 <HAL_CAN_RxFifo0MsgPendingCallback+0x24>)
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	60fb      	str	r3, [r7, #12]
	ms->use_can.use_rx_CAN(hcan);
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	33bc      	adds	r3, #188	; 0xbc
 8001676:	6879      	ldr	r1, [r7, #4]
 8001678:	4618      	mov	r0, r3
 800167a:	f7ff fe5b 	bl	8001334 <_ZN8USER_CAN10use_rx_CANEP19__CAN_HandleTypeDef>
}
 800167e:	bf00      	nop
 8001680:	3710      	adds	r7, #16
 8001682:	46bd      	mov	sp, r7
 8001684:	bd80      	pop	{r7, pc}
 8001686:	bf00      	nop
 8001688:	20000028 	.word	0x20000028

0800168c <_ZN7ENCODERC1EP17TIM_HandleTypeDef>:
 *      Author: 0_hayate
 */

#include <ENCODER.hpp>

ENCODER::ENCODER(TIM_HandleTypeDef *_encoder_timer)
 800168c:	b580      	push	{r7, lr}
 800168e:	b084      	sub	sp, #16
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
 8001694:	6039      	str	r1, [r7, #0]
{
	this->_encoder_timer = _encoder_timer;
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	683a      	ldr	r2, [r7, #0]
 800169a:	609a      	str	r2, [r3, #8]
	uint32_t arr;
	arr = this->_encoder_timer->Instance->ARR; //timerカウントの最大値
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	689b      	ldr	r3, [r3, #8]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016a4:	60fb      	str	r3, [r7, #12]
	this->_encoder_timer->Instance->CNT = arr/2;
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	689b      	ldr	r3, [r3, #8]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	68fa      	ldr	r2, [r7, #12]
 80016ae:	0852      	lsrs	r2, r2, #1
 80016b0:	625a      	str	r2, [r3, #36]	; 0x24
	ENCODER_count = arr/2;
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	085a      	lsrs	r2, r3, #1
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	601a      	str	r2, [r3, #0]
	ofset_count = arr/2;
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	085a      	lsrs	r2, r3, #1
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	605a      	str	r2, [r3, #4]
	HAL_TIM_Encoder_Start(this->_encoder_timer,TIM_CHANNEL_ALL);
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	689b      	ldr	r3, [r3, #8]
 80016c6:	213c      	movs	r1, #60	; 0x3c
 80016c8:	4618      	mov	r0, r3
 80016ca:	f005 fa0b 	bl	8006ae4 <HAL_TIM_Encoder_Start>

	return;
}
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	4618      	mov	r0, r3
 80016d2:	3710      	adds	r7, #16
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd80      	pop	{r7, pc}

080016d8 <_ZN7ENCODER9get_ofsetEv>:


uint32_t ENCODER::get_ofset(){
 80016d8:	b480      	push	{r7}
 80016da:	b083      	sub	sp, #12
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
	return this->ofset_count;
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	685b      	ldr	r3, [r3, #4]
}
 80016e4:	4618      	mov	r0, r3
 80016e6:	370c      	adds	r7, #12
 80016e8:	46bd      	mov	sp, r7
 80016ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ee:	4770      	bx	lr

080016f0 <_ZN7ENCODER12init_ENCODEREv>:

void ENCODER::init_ENCODER(){
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b084      	sub	sp, #16
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]

	HAL_TIM_Encoder_Stop(this->_encoder_timer,TIM_CHANNEL_ALL);
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	689b      	ldr	r3, [r3, #8]
 80016fc:	213c      	movs	r1, #60	; 0x3c
 80016fe:	4618      	mov	r0, r3
 8001700:	f005 fa7e 	bl	8006c00 <HAL_TIM_Encoder_Stop>

	uint32_t arr;
	arr = this->_encoder_timer->Instance->ARR; //timerカウントの最大値
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	689b      	ldr	r3, [r3, #8]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800170c:	60fb      	str	r3, [r7, #12]
	this->_encoder_timer->Instance->CNT = arr/2;
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	689b      	ldr	r3, [r3, #8]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	68fa      	ldr	r2, [r7, #12]
 8001716:	0852      	lsrs	r2, r2, #1
 8001718:	625a      	str	r2, [r3, #36]	; 0x24

	HAL_TIM_Encoder_Start(this->_encoder_timer,TIM_CHANNEL_ALL);
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	689b      	ldr	r3, [r3, #8]
 800171e:	213c      	movs	r1, #60	; 0x3c
 8001720:	4618      	mov	r0, r3
 8001722:	f005 f9df 	bl	8006ae4 <HAL_TIM_Encoder_Start>
}
 8001726:	bf00      	nop
 8001728:	3710      	adds	r7, #16
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}
	...

08001730 <_ZN3PWMC1EP17TIM_HandleTypeDefm>:
 */


#include <PWM.hpp>

PWM::PWM(TIM_HandleTypeDef *_pwm_timer,uint32_t TIM_CHANNEL_n ){ //TIMxCHn n=1,2,3...
 8001730:	b580      	push	{r7, lr}
 8001732:	b084      	sub	sp, #16
 8001734:	af00      	add	r7, sp, #0
 8001736:	60f8      	str	r0, [r7, #12]
 8001738:	60b9      	str	r1, [r7, #8]
 800173a:	607a      	str	r2, [r7, #4]
	this->_pwm_timer = _pwm_timer;
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	68ba      	ldr	r2, [r7, #8]
 8001740:	605a      	str	r2, [r3, #4]
	this->supply_voltage = 12;
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	4a30      	ldr	r2, [pc, #192]	; (8001808 <_ZN3PWMC1EP17TIM_HandleTypeDefm+0xd8>)
 8001746:	601a      	str	r2, [r3, #0]
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	2b0c      	cmp	r3, #12
 800174c:	d84c      	bhi.n	80017e8 <_ZN3PWMC1EP17TIM_HandleTypeDefm+0xb8>
 800174e:	a201      	add	r2, pc, #4	; (adr r2, 8001754 <_ZN3PWMC1EP17TIM_HandleTypeDefm+0x24>)
 8001750:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001754:	08001789 	.word	0x08001789
 8001758:	080017e9 	.word	0x080017e9
 800175c:	080017e9 	.word	0x080017e9
 8001760:	080017e9 	.word	0x080017e9
 8001764:	080017a1 	.word	0x080017a1
 8001768:	080017e9 	.word	0x080017e9
 800176c:	080017e9 	.word	0x080017e9
 8001770:	080017e9 	.word	0x080017e9
 8001774:	080017b9 	.word	0x080017b9
 8001778:	080017e9 	.word	0x080017e9
 800177c:	080017e9 	.word	0x080017e9
 8001780:	080017e9 	.word	0x080017e9
 8001784:	080017d1 	.word	0x080017d1

	switch(TIM_CHANNEL_n){
	case TIM_CHANNEL_1:
		CCRn = & this->_pwm_timer->Instance->CCR1;
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	685b      	ldr	r3, [r3, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	609a      	str	r2, [r3, #8]
		*CCRn = 0;
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	689b      	ldr	r3, [r3, #8]
 800179a:	2200      	movs	r2, #0
 800179c:	601a      	str	r2, [r3, #0]
		break;
 800179e:	e024      	b.n	80017ea <_ZN3PWMC1EP17TIM_HandleTypeDefm+0xba>

	case TIM_CHANNEL_2:
		CCRn = & this->_pwm_timer->Instance->CCR2;
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	685b      	ldr	r3, [r3, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f103 0238 	add.w	r2, r3, #56	; 0x38
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	609a      	str	r2, [r3, #8]
		*CCRn = 0;
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	689b      	ldr	r3, [r3, #8]
 80017b2:	2200      	movs	r2, #0
 80017b4:	601a      	str	r2, [r3, #0]
		break;
 80017b6:	e018      	b.n	80017ea <_ZN3PWMC1EP17TIM_HandleTypeDefm+0xba>

	case TIM_CHANNEL_3:
		CCRn = & this->_pwm_timer->Instance->CCR3;
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	685b      	ldr	r3, [r3, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	609a      	str	r2, [r3, #8]
		*CCRn = 0;
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	689b      	ldr	r3, [r3, #8]
 80017ca:	2200      	movs	r2, #0
 80017cc:	601a      	str	r2, [r3, #0]
		break;
 80017ce:	e00c      	b.n	80017ea <_ZN3PWMC1EP17TIM_HandleTypeDefm+0xba>

	case TIM_CHANNEL_4:
		CCRn = & this->_pwm_timer->Instance->CCR4;
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	685b      	ldr	r3, [r3, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	f103 0240 	add.w	r2, r3, #64	; 0x40
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	609a      	str	r2, [r3, #8]
		*CCRn = 0;
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	689b      	ldr	r3, [r3, #8]
 80017e2:	2200      	movs	r2, #0
 80017e4:	601a      	str	r2, [r3, #0]
		break;
 80017e6:	e000      	b.n	80017ea <_ZN3PWMC1EP17TIM_HandleTypeDefm+0xba>

	default:
		break;
 80017e8:	bf00      	nop

	}

	HAL_TIM_PWM_Start(_pwm_timer, TIM_CHANNEL_n);
 80017ea:	6879      	ldr	r1, [r7, #4]
 80017ec:	68b8      	ldr	r0, [r7, #8]
 80017ee:	f004 ffe7 	bl	80067c0 <HAL_TIM_PWM_Start>

	this->arr = this->_pwm_timer->Instance->ARR;
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	685b      	ldr	r3, [r3, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	60da      	str	r2, [r3, #12]

}
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	4618      	mov	r0, r3
 8001802:	3710      	adds	r7, #16
 8001804:	46bd      	mov	sp, r7
 8001806:	bd80      	pop	{r7, pc}
 8001808:	41400000 	.word	0x41400000

0800180c <_ZN3PWM7PWM_outEf>:

void PWM::PWM_out(float voltage){
 800180c:	b480      	push	{r7}
 800180e:	b085      	sub	sp, #20
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
 8001814:	ed87 0a00 	vstr	s0, [r7]

	uint32_t buf;

	buf = arr / supply_voltage * voltage;
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	68db      	ldr	r3, [r3, #12]
 800181c:	ee07 3a90 	vmov	s15, r3
 8001820:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	edd3 7a00 	vldr	s15, [r3]
 800182a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800182e:	edd7 7a00 	vldr	s15, [r7]
 8001832:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001836:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800183a:	ee17 3a90 	vmov	r3, s15
 800183e:	60fb      	str	r3, [r7, #12]

	if(buf > arr){ //pwmdutyリミット
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	68db      	ldr	r3, [r3, #12]
 8001844:	68fa      	ldr	r2, [r7, #12]
 8001846:	429a      	cmp	r2, r3
 8001848:	d902      	bls.n	8001850 <_ZN3PWM7PWM_outEf+0x44>
		buf = arr;
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	68db      	ldr	r3, [r3, #12]
 800184e:	60fb      	str	r3, [r7, #12]
	}

	*CCRn = buf;
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	689b      	ldr	r3, [r3, #8]
 8001854:	68fa      	ldr	r2, [r7, #12]
 8001856:	601a      	str	r2, [r3, #0]
}
 8001858:	bf00      	nop
 800185a:	3714      	adds	r7, #20
 800185c:	46bd      	mov	sp, r7
 800185e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001862:	4770      	bx	lr

08001864 <_ZN3PWM8PWM_stopEv>:

void PWM::PWM_stop(){ //pwmタイマ自体は動作している。dutyを0にしているだけ
 8001864:	b480      	push	{r7}
 8001866:	b083      	sub	sp, #12
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
	*CCRn = 0;
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	689b      	ldr	r3, [r3, #8]
 8001870:	2200      	movs	r2, #0
 8001872:	601a      	str	r2, [r3, #0]
}
 8001874:	bf00      	nop
 8001876:	370c      	adds	r7, #12
 8001878:	46bd      	mov	sp, r7
 800187a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187e:	4770      	bx	lr

08001880 <_ZN3PID14PID_controllerEf>:
	float d;
	d = this->d;
	return d;
}

inline float PID::PID_controller(float error){
 8001880:	b480      	push	{r7}
 8001882:	b085      	sub	sp, #20
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
 8001888:	ed87 0a00 	vstr	s0, [r7]
	float MV = 0; //PIDコントローラ操作量
 800188c:	f04f 0300 	mov.w	r3, #0
 8001890:	60fb      	str	r3, [r7, #12]

	i_sum = i_sum + dt*(error+error_before)/2; //微小時間の間線形に動いていたとして
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	ed93 7a05 	vldr	s14, [r3, #20]
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	edd3 6a03 	vldr	s13, [r3, #12]
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	ed93 6a06 	vldr	s12, [r3, #24]
 80018a4:	edd7 7a00 	vldr	s15, [r7]
 80018a8:	ee76 7a27 	vadd.f32	s15, s12, s15
 80018ac:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80018b0:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 80018b4:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80018b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	edc3 7a05 	vstr	s15, [r3, #20]

	p_mv = this->p*error;
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	ed93 7a00 	vldr	s14, [r3]
 80018c8:	edd7 7a00 	vldr	s15, [r7]
 80018cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	edc3 7a07 	vstr	s15, [r3, #28]
	i_mv = this->i*i_sum;
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	ed93 7a01 	vldr	s14, [r3, #4]
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	edd3 7a05 	vldr	s15, [r3, #20]
 80018e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	edc3 7a08 	vstr	s15, [r3, #32]
	d_mv = this->d*(error-error_before)/dt;
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	ed93 7a02 	vldr	s14, [r3, #8]
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	edd3 7a06 	vldr	s15, [r3, #24]
 80018f8:	edd7 6a00 	vldr	s13, [r7]
 80018fc:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001900:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	ed93 7a03 	vldr	s14, [r3, #12]
 800190a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24

	MV = p_mv+i_mv+d_mv;
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	ed93 7a07 	vldr	s14, [r3, #28]
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	edd3 7a08 	vldr	s15, [r3, #32]
 8001920:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800192a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800192e:	edc7 7a03 	vstr	s15, [r7, #12]
	error_before = error;
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	683a      	ldr	r2, [r7, #0]
 8001936:	619a      	str	r2, [r3, #24]

	return MV;
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	ee07 3a90 	vmov	s15, r3
}
 800193e:	eeb0 0a67 	vmov.f32	s0, s15
 8001942:	3714      	adds	r7, #20
 8001944:	46bd      	mov	sp, r7
 8001946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194a:	4770      	bx	lr

0800194c <_ZN7ENCODER9get_countEv>:

	void init_ENCODER();

};

inline uint32_t ENCODER::get_count(){
 800194c:	b480      	push	{r7}
 800194e:	b083      	sub	sp, #12
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
	ENCODER_count = _encoder_timer->Instance->CNT;
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	689b      	ldr	r3, [r3, #8]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	601a      	str	r2, [r3, #0]
	return ENCODER_count;
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
}
 8001964:	4618      	mov	r0, r3
 8001966:	370c      	adds	r7, #12
 8001968:	46bd      	mov	sp, r7
 800196a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196e:	4770      	bx	lr

08001970 <_ZN15STM_MotorSystem7set_dirE13GPIO_PinState>:
inline void STM_MotorSystem::set_dir(GPIO_PinState dir){
 8001970:	b580      	push	{r7, lr}
 8001972:	b082      	sub	sp, #8
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
 8001978:	460b      	mov	r3, r1
 800197a:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin (this->GPIO_dir,this->GPIO_PIN_dir,dir);
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	f8b3 304c 	ldrh.w	r3, [r3, #76]	; 0x4c
 8001986:	78fa      	ldrb	r2, [r7, #3]
 8001988:	4619      	mov	r1, r3
 800198a:	f003 fb57 	bl	800503c <HAL_GPIO_WritePin>
}
 800198e:	bf00      	nop
 8001990:	3708      	adds	r7, #8
 8001992:	46bd      	mov	sp, r7
 8001994:	bd80      	pop	{r7, pc}

08001996 <_ZN15STM_MotorSystem13motor_controlEv>:
 *      Author: 0_hayate
 */

#include <STM_MotorSystem.hpp>

void STM_MotorSystem::motor_control(){
 8001996:	b580      	push	{r7, lr}
 8001998:	b082      	sub	sp, #8
 800199a:	af00      	add	r7, sp, #0
 800199c:	6078      	str	r0, [r7, #4]
	 * 機能追加の際はMotorSystem_start()内に初期化文を書き、タイマー割り込み周期ごとの処理をここに書く。
	 * 割り込み周期ごとの処理書く際、重複する処理はフォースルーで収束させる。
	 * 制御周期を長期に変化させたい場合は各caseにbreakを記述し、特定のcaseに達したら処理を行わせcontrol_switchを初期化する。
	 * 重複する処理や、制御周期を長期にしたい場合defaultに処理をおくか、breakさせるのがラクだが例外判定ができないため必ずdefaultには例外処理をおく(システム停止でなくてもよい)。
	 */
	control_switch++;
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 80019a4:	3301      	adds	r3, #1
 80019a6:	b2da      	uxtb	r2, r3
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
	switch(this->MotorSystem_mode){
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80019b2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80019b6:	4293      	cmp	r3, r2
 80019b8:	d009      	beq.n	80019ce <_ZN15STM_MotorSystem13motor_controlEv+0x38>
 80019ba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80019be:	d264      	bcs.n	8001a8a <_ZN15STM_MotorSystem13motor_controlEv+0xf4>
 80019c0:	2bff      	cmp	r3, #255	; 0xff
 80019c2:	d047      	beq.n	8001a54 <_ZN15STM_MotorSystem13motor_controlEv+0xbe>
 80019c4:	f640 72ff 	movw	r2, #4095	; 0xfff
 80019c8:	4293      	cmp	r3, r2
 80019ca:	d02a      	beq.n	8001a22 <_ZN15STM_MotorSystem13motor_controlEv+0x8c>
 80019cc:	e05d      	b.n	8001a8a <_ZN15STM_MotorSystem13motor_controlEv+0xf4>
	case VELOCITY_CONTROL:
		{switch(control_switch){
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 80019d4:	2b0a      	cmp	r3, #10
 80019d6:	d014      	beq.n	8001a02 <_ZN15STM_MotorSystem13motor_controlEv+0x6c>
 80019d8:	2b0a      	cmp	r3, #10
 80019da:	dc1a      	bgt.n	8001a12 <_ZN15STM_MotorSystem13motor_controlEv+0x7c>
 80019dc:	2b01      	cmp	r3, #1
 80019de:	d005      	beq.n	80019ec <_ZN15STM_MotorSystem13motor_controlEv+0x56>
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	dd16      	ble.n	8001a12 <_ZN15STM_MotorSystem13motor_controlEv+0x7c>
 80019e4:	3b02      	subs	r3, #2
 80019e6:	2b07      	cmp	r3, #7
 80019e8:	d813      	bhi.n	8001a12 <_ZN15STM_MotorSystem13motor_controlEv+0x7c>
 80019ea:	e006      	b.n	80019fa <_ZN15STM_MotorSystem13motor_controlEv+0x64>
		case 1:
			this->controller_velocity();
 80019ec:	6878      	ldr	r0, [r7, #4]
 80019ee:	f000 f862 	bl	8001ab6 <_ZN15STM_MotorSystem19controller_velocityEv>
			this->controller_torque();
 80019f2:	6878      	ldr	r0, [r7, #4]
 80019f4:	f000 f8ab 	bl	8001b4e <_ZN15STM_MotorSystem17controller_torqueEv>
			break;
 80019f8:	e012      	b.n	8001a20 <_ZN15STM_MotorSystem13motor_controlEv+0x8a>
		case 5:
		case 6:
		case 7:
		case 8:
		case 9:
			this->controller_torque();
 80019fa:	6878      	ldr	r0, [r7, #4]
 80019fc:	f000 f8a7 	bl	8001b4e <_ZN15STM_MotorSystem17controller_torqueEv>
			break;
 8001a00:	e00e      	b.n	8001a20 <_ZN15STM_MotorSystem13motor_controlEv+0x8a>

		case 10:
			this->controller_torque();
 8001a02:	6878      	ldr	r0, [r7, #4]
 8001a04:	f000 f8a3 	bl	8001b4e <_ZN15STM_MotorSystem17controller_torqueEv>
			control_switch = 0;
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
			break;
 8001a10:	e006      	b.n	8001a20 <_ZN15STM_MotorSystem13motor_controlEv+0x8a>

		default :
			this->MotorSystem_mode_buf = SYSTEM_STOP;
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	2200      	movs	r2, #0
 8001a16:	65da      	str	r2, [r3, #92]	; 0x5c
			this->STM_MotorSystem_start();
 8001a18:	6878      	ldr	r0, [r7, #4]
 8001a1a:	f000 fb9d 	bl	8002158 <_ZN15STM_MotorSystem21STM_MotorSystem_startEv>
			break;
 8001a1e:	bf00      	nop

		}}break;
 8001a20:	e045      	b.n	8001aae <_ZN15STM_MotorSystem13motor_controlEv+0x118>

	case TORQUE_CONTROL:
		this->current_tar = this->current_buf;
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	699a      	ldr	r2, [r3, #24]
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	615a      	str	r2, [r3, #20]
		{switch(control_switch){
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8001a30:	2b01      	cmp	r3, #1
 8001a32:	d107      	bne.n	8001a44 <_ZN15STM_MotorSystem13motor_controlEv+0xae>
		case 1:
			this->controller_torque();
 8001a34:	6878      	ldr	r0, [r7, #4]
 8001a36:	f000 f88a 	bl	8001b4e <_ZN15STM_MotorSystem17controller_torqueEv>
			control_switch = 0;
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
			break;
 8001a42:	e006      	b.n	8001a52 <_ZN15STM_MotorSystem13motor_controlEv+0xbc>

		default:
			this->MotorSystem_mode_buf = SYSTEM_STOP;
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	2200      	movs	r2, #0
 8001a48:	65da      	str	r2, [r3, #92]	; 0x5c
			this->STM_MotorSystem_start();
 8001a4a:	6878      	ldr	r0, [r7, #4]
 8001a4c:	f000 fb84 	bl	8002158 <_ZN15STM_MotorSystem21STM_MotorSystem_startEv>
			break;
 8001a50:	bf00      	nop

		}}break;
 8001a52:	e02c      	b.n	8001aae <_ZN15STM_MotorSystem13motor_controlEv+0x118>

	case COAST_CONTROL:
		HAL_TIM_Base_Stop_IT(_control_timer);
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001a58:	4618      	mov	r0, r3
 8001a5a:	f004 fe21 	bl	80066a0 <HAL_TIM_Base_Stop_IT>
		this->use_pwm.PWM_stop();
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	f503 7390 	add.w	r3, r3, #288	; 0x120
 8001a64:	4618      	mov	r0, r3
 8001a66:	f7ff fefd 	bl	8001864 <_ZN3PWM8PWM_stopEv>
		HAL_GPIO_WritePin(this->GPIO_coast,this->GPIO_PIN_coast,GPIO_PIN_SET);
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8001a74:	2201      	movs	r2, #1
 8001a76:	4619      	mov	r1, r3
 8001a78:	f003 fae0 	bl	800503c <HAL_GPIO_WritePin>
		this->use_adc.ADC_stop();
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 8001a82:	4618      	mov	r0, r3
 8001a84:	f7ff f8fb 	bl	8000c7e <_ZN3ADC8ADC_stopEv>
		break;
 8001a88:	e011      	b.n	8001aae <_ZN15STM_MotorSystem13motor_controlEv+0x118>

	default:
		HAL_TIM_Base_Stop_IT(_control_timer);
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001a8e:	4618      	mov	r0, r3
 8001a90:	f004 fe06 	bl	80066a0 <HAL_TIM_Base_Stop_IT>
		this->use_pwm.PWM_stop();
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	f503 7390 	add.w	r3, r3, #288	; 0x120
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	f7ff fee2 	bl	8001864 <_ZN3PWM8PWM_stopEv>
		this->use_adc.ADC_stop();
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	f7ff f8e9 	bl	8000c7e <_ZN3ADC8ADC_stopEv>
		break;
 8001aac:	bf00      	nop

	}
}
 8001aae:	bf00      	nop
 8001ab0:	3708      	adds	r7, #8
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}

08001ab6 <_ZN15STM_MotorSystem19controller_velocityEv>:




void STM_MotorSystem::controller_velocity(){
 8001ab6:	b580      	push	{r7, lr}
 8001ab8:	b084      	sub	sp, #16
 8001aba:	af00      	add	r7, sp, #0
 8001abc:	6078      	str	r0, [r7, #4]
	this->velocity_ref = this->get_velocity();
 8001abe:	6878      	ldr	r0, [r7, #4]
 8001ac0:	f000 f8c6 	bl	8001c50 <_ZN15STM_MotorSystem12get_velocityEv>
 8001ac4:	eef0 7a40 	vmov.f32	s15, s0
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	edc3 7a00 	vstr	s15, [r3]
	float e_velocity;
	this->velocity_tar = this->velocity_buf;
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	689a      	ldr	r2, [r3, #8]
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	605a      	str	r2, [r3, #4]

	if(fabsf(velocity_tar) > velocity_limit){
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	edd3 7a01 	vldr	s15, [r3, #4]
 8001adc:	eeb0 7ae7 	vabs.f32	s14, s15
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	edd3 7a03 	vldr	s15, [r3, #12]
 8001ae6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001aea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001aee:	dd14      	ble.n	8001b1a <_ZN15STM_MotorSystem19controller_velocityEv+0x64>
			if(velocity_tar > 0){
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	edd3 7a01 	vldr	s15, [r3, #4]
 8001af6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001afa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001afe:	dd04      	ble.n	8001b0a <_ZN15STM_MotorSystem19controller_velocityEv+0x54>
				velocity_tar = velocity_limit;
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	68da      	ldr	r2, [r3, #12]
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	605a      	str	r2, [r3, #4]
 8001b08:	e007      	b.n	8001b1a <_ZN15STM_MotorSystem19controller_velocityEv+0x64>
			}else{
				velocity_tar = -1*velocity_limit;
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	edd3 7a03 	vldr	s15, [r3, #12]
 8001b10:	eef1 7a67 	vneg.f32	s15, s15
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	edc3 7a01 	vstr	s15, [r3, #4]
			}
		}

	e_velocity = this->velocity_tar - this->velocity_ref;
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	ed93 7a01 	vldr	s14, [r3, #4]
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	edd3 7a00 	vldr	s15, [r3]
 8001b26:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b2a:	edc7 7a03 	vstr	s15, [r7, #12]

	current_tar = this->pid_velocity.PID_controller(e_velocity);
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	336c      	adds	r3, #108	; 0x6c
 8001b32:	ed97 0a03 	vldr	s0, [r7, #12]
 8001b36:	4618      	mov	r0, r3
 8001b38:	f7ff fea2 	bl	8001880 <_ZN3PID14PID_controllerEf>
 8001b3c:	eef0 7a40 	vmov.f32	s15, s0
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	edc3 7a05 	vstr	s15, [r3, #20]

	return;
 8001b46:	bf00      	nop
}
 8001b48:	3710      	adds	r7, #16
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bd80      	pop	{r7, pc}

08001b4e <_ZN15STM_MotorSystem17controller_torqueEv>:



void STM_MotorSystem::controller_torque(){
 8001b4e:	b580      	push	{r7, lr}
 8001b50:	ed2d 8b02 	vpush	{d8}
 8001b54:	b084      	sub	sp, #16
 8001b56:	af00      	add	r7, sp, #0
 8001b58:	6078      	str	r0, [r7, #4]
	float e_current;
	float volt_tar;

	if(fabsf(current_tar) > current_limit){
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	edd3 7a05 	vldr	s15, [r3, #20]
 8001b60:	eeb0 7ae7 	vabs.f32	s14, s15
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	edd3 7a07 	vldr	s15, [r3, #28]
 8001b6a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b72:	dd14      	ble.n	8001b9e <_ZN15STM_MotorSystem17controller_torqueEv+0x50>
				if(current_tar > 0){
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	edd3 7a05 	vldr	s15, [r3, #20]
 8001b7a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001b7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b82:	dd04      	ble.n	8001b8e <_ZN15STM_MotorSystem17controller_torqueEv+0x40>
					current_tar = current_limit;
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	69da      	ldr	r2, [r3, #28]
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	615a      	str	r2, [r3, #20]
 8001b8c:	e007      	b.n	8001b9e <_ZN15STM_MotorSystem17controller_torqueEv+0x50>
				}else{
					current_tar = -1*current_limit;
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	edd3 7a07 	vldr	s15, [r3, #28]
 8001b94:	eef1 7a67 	vneg.f32	s15, s15
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	edc3 7a05 	vstr	s15, [r3, #20]
				}
			}

	e_current = current_tar - this->get_current();
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	ed93 8a05 	vldr	s16, [r3, #20]
 8001ba4:	6878      	ldr	r0, [r7, #4]
 8001ba6:	f000 f8d7 	bl	8001d58 <_ZN15STM_MotorSystem11get_currentEv>
 8001baa:	eef0 7a40 	vmov.f32	s15, s0
 8001bae:	ee78 7a67 	vsub.f32	s15, s16, s15
 8001bb2:	edc7 7a03 	vstr	s15, [r7, #12]

	volt_tar = this->pid_torque.PID_controller(e_current);
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	3394      	adds	r3, #148	; 0x94
 8001bba:	ed97 0a03 	vldr	s0, [r7, #12]
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	f7ff fe5e 	bl	8001880 <_ZN3PID14PID_controllerEf>
 8001bc4:	ed87 0a02 	vstr	s0, [r7, #8]
	volt_tar += velocity_tar*kt + this->velocity_ref*kt; //フィードフォワードとフィードバックをたす
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	ed93 7a01 	vldr	s14, [r3, #4]
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8001bd4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	edd3 6a00 	vldr	s13, [r3]
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8001be4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001be8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001bec:	ed97 7a02 	vldr	s14, [r7, #8]
 8001bf0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001bf4:	edc7 7a02 	vstr	s15, [r7, #8]

	if(volt_tar >= 0){ //モータの回転方向を決める
 8001bf8:	edd7 7a02 	vldr	s15, [r7, #8]
 8001bfc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001c00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c04:	db04      	blt.n	8001c10 <_ZN15STM_MotorSystem17controller_torqueEv+0xc2>
			dir_f = GPIO_PIN_RESET;
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	2200      	movs	r2, #0
 8001c0a:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
 8001c0e:	e003      	b.n	8001c18 <_ZN15STM_MotorSystem17controller_torqueEv+0xca>
		}else{
			dir_f = GPIO_PIN_SET;
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	2201      	movs	r2, #1
 8001c14:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
		}

	this->use_pwm.PWM_out(fabsf(volt_tar));
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	f503 7390 	add.w	r3, r3, #288	; 0x120
 8001c1e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001c22:	eef0 7ae7 	vabs.f32	s15, s15
 8001c26:	eeb0 0a67 	vmov.f32	s0, s15
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	f7ff fdee 	bl	800180c <_ZN3PWM7PWM_outEf>
	set_dir(dir_f);
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8001c36:	4619      	mov	r1, r3
 8001c38:	6878      	ldr	r0, [r7, #4]
 8001c3a:	f7ff fe99 	bl	8001970 <_ZN15STM_MotorSystem7set_dirE13GPIO_PinState>

	return;
 8001c3e:	bf00      	nop
}
 8001c40:	3710      	adds	r7, #16
 8001c42:	46bd      	mov	sp, r7
 8001c44:	ecbd 8b02 	vpop	{d8}
 8001c48:	bd80      	pop	{r7, pc}
 8001c4a:	0000      	movs	r0, r0
 8001c4c:	0000      	movs	r0, r0
	...

08001c50 <_ZN15STM_MotorSystem12get_velocityEv>:



float STM_MotorSystem::get_velocity(){
 8001c50:	b5b0      	push	{r4, r5, r7, lr}
 8001c52:	b086      	sub	sp, #24
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
	int64_t buf;
	float velocity;

	buf = this->use_encoder.get_count();
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	f503 7398 	add.w	r3, r3, #304	; 0x130
 8001c5e:	4618      	mov	r0, r3
 8001c60:	f7ff fe74 	bl	800194c <_ZN7ENCODER9get_countEv>
 8001c64:	4603      	mov	r3, r0
 8001c66:	461a      	mov	r2, r3
 8001c68:	f04f 0300 	mov.w	r3, #0
 8001c6c:	e9c7 2304 	strd	r2, r3, [r7, #16]
	buf -= before_encoder_cnt;
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c74:	461a      	mov	r2, r3
 8001c76:	f04f 0300 	mov.w	r3, #0
 8001c7a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001c7e:	1a84      	subs	r4, r0, r2
 8001c80:	eb61 0503 	sbc.w	r5, r1, r3
 8001c84:	e9c7 4504 	strd	r4, r5, [r7, #16]
	before_encoder_cnt += buf;
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001c8c:	693b      	ldr	r3, [r7, #16]
 8001c8e:	441a      	add	r2, r3
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	659a      	str	r2, [r3, #88]	; 0x58
	velocity = buf;
 8001c94:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001c98:	f7fe ff84 	bl	8000ba4 <__aeabi_l2f>
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	60fb      	str	r3, [r7, #12]
	velocity *=1570.796/ppr;
 8001ca0:	68f8      	ldr	r0, [r7, #12]
 8001ca2:	f7fe fbf5 	bl	8000490 <__aeabi_f2d>
 8001ca6:	4604      	mov	r4, r0
 8001ca8:	460d      	mov	r5, r1
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cae:	4618      	mov	r0, r3
 8001cb0:	f7fe fbee 	bl	8000490 <__aeabi_f2d>
 8001cb4:	4602      	mov	r2, r0
 8001cb6:	460b      	mov	r3, r1
 8001cb8:	a121      	add	r1, pc, #132	; (adr r1, 8001d40 <_ZN15STM_MotorSystem12get_velocityEv+0xf0>)
 8001cba:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001cbe:	f7fe fd69 	bl	8000794 <__aeabi_ddiv>
 8001cc2:	4602      	mov	r2, r0
 8001cc4:	460b      	mov	r3, r1
 8001cc6:	4620      	mov	r0, r4
 8001cc8:	4629      	mov	r1, r5
 8001cca:	f7fe fc39 	bl	8000540 <__aeabi_dmul>
 8001cce:	4602      	mov	r2, r0
 8001cd0:	460b      	mov	r3, r1
 8001cd2:	4610      	mov	r0, r2
 8001cd4:	4619      	mov	r1, r3
 8001cd6:	f7fe fe45 	bl	8000964 <__aeabi_d2f>
 8001cda:	4603      	mov	r3, r0
 8001cdc:	60fb      	str	r3, [r7, #12]

	velocity = velocity*0.7+0.3*before_vel;
 8001cde:	68f8      	ldr	r0, [r7, #12]
 8001ce0:	f7fe fbd6 	bl	8000490 <__aeabi_f2d>
 8001ce4:	a318      	add	r3, pc, #96	; (adr r3, 8001d48 <_ZN15STM_MotorSystem12get_velocityEv+0xf8>)
 8001ce6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cea:	f7fe fc29 	bl	8000540 <__aeabi_dmul>
 8001cee:	4602      	mov	r2, r0
 8001cf0:	460b      	mov	r3, r1
 8001cf2:	4614      	mov	r4, r2
 8001cf4:	461d      	mov	r5, r3
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	f7fe fbc8 	bl	8000490 <__aeabi_f2d>
 8001d00:	a313      	add	r3, pc, #76	; (adr r3, 8001d50 <_ZN15STM_MotorSystem12get_velocityEv+0x100>)
 8001d02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d06:	f7fe fc1b 	bl	8000540 <__aeabi_dmul>
 8001d0a:	4602      	mov	r2, r0
 8001d0c:	460b      	mov	r3, r1
 8001d0e:	4620      	mov	r0, r4
 8001d10:	4629      	mov	r1, r5
 8001d12:	f7fe fa5f 	bl	80001d4 <__adddf3>
 8001d16:	4602      	mov	r2, r0
 8001d18:	460b      	mov	r3, r1
 8001d1a:	4610      	mov	r0, r2
 8001d1c:	4619      	mov	r1, r3
 8001d1e:	f7fe fe21 	bl	8000964 <__aeabi_d2f>
 8001d22:	4603      	mov	r3, r0
 8001d24:	60fb      	str	r3, [r7, #12]
	before_vel = velocity;
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	68fa      	ldr	r2, [r7, #12]
 8001d2a:	645a      	str	r2, [r3, #68]	; 0x44

	return velocity;
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	ee07 3a90 	vmov	s15, r3
}
 8001d32:	eeb0 0a67 	vmov.f32	s0, s15
 8001d36:	3718      	adds	r7, #24
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	bdb0      	pop	{r4, r5, r7, pc}
 8001d3c:	f3af 8000 	nop.w
 8001d40:	1a9fbe77 	.word	0x1a9fbe77
 8001d44:	40988b2f 	.word	0x40988b2f
 8001d48:	66666666 	.word	0x66666666
 8001d4c:	3fe66666 	.word	0x3fe66666
 8001d50:	33333333 	.word	0x33333333
 8001d54:	3fd33333 	.word	0x3fd33333

08001d58 <_ZN15STM_MotorSystem11get_currentEv>:


float STM_MotorSystem::get_current(){
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b082      	sub	sp, #8
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
	this->current_ref = use_adc.ADC_get_current();
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 8001d66:	4618      	mov	r0, r3
 8001d68:	f7ff f8bc 	bl	8000ee4 <_ZN3ADC15ADC_get_currentEv>
 8001d6c:	eef0 7a40 	vmov.f32	s15, s0
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	edc3 7a04 	vstr	s15, [r3, #16]
	return current_ref;
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	691b      	ldr	r3, [r3, #16]
 8001d7a:	ee07 3a90 	vmov	s15, r3
}
 8001d7e:	eeb0 0a67 	vmov.f32	s0, s15
 8001d82:	3708      	adds	r7, #8
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bd80      	pop	{r7, pc}

08001d88 <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback (TIM_HandleTypeDef * htim){ //tim1割り込みコールバック
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b084      	sub	sp, #16
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]

	STM_MotorSystem * ms = STM_MotorSystem::_ms;
 8001d90:	4b04      	ldr	r3, [pc, #16]	; (8001da4 <HAL_TIM_PeriodElapsedCallback+0x1c>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	60fb      	str	r3, [r7, #12]
	ms->motor_control();
 8001d96:	68f8      	ldr	r0, [r7, #12]
 8001d98:	f7ff fdfd 	bl	8001996 <_ZN15STM_MotorSystem13motor_controlEv>
	return;
 8001d9c:	bf00      	nop
}
 8001d9e:	3710      	adds	r7, #16
 8001da0:	46bd      	mov	sp, r7
 8001da2:	bd80      	pop	{r7, pc}
 8001da4:	20000028 	.word	0x20000028

08001da8 <_ZN3PIDC1Effff>:
inline PID::PID(float p,float i,float d,float dt):
 8001da8:	b480      	push	{r7}
 8001daa:	b087      	sub	sp, #28
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6178      	str	r0, [r7, #20]
 8001db0:	ed87 0a04 	vstr	s0, [r7, #16]
 8001db4:	edc7 0a03 	vstr	s1, [r7, #12]
 8001db8:	ed87 1a02 	vstr	s2, [r7, #8]
 8001dbc:	edc7 1a01 	vstr	s3, [r7, #4]
		p(p),i(i),d(d),dt(dt),error(0),i_sum(0),error_before(0),p_mv(0),i_mv(0),d_mv(0)
 8001dc0:	697b      	ldr	r3, [r7, #20]
 8001dc2:	693a      	ldr	r2, [r7, #16]
 8001dc4:	601a      	str	r2, [r3, #0]
 8001dc6:	697b      	ldr	r3, [r7, #20]
 8001dc8:	68fa      	ldr	r2, [r7, #12]
 8001dca:	605a      	str	r2, [r3, #4]
 8001dcc:	697b      	ldr	r3, [r7, #20]
 8001dce:	68ba      	ldr	r2, [r7, #8]
 8001dd0:	609a      	str	r2, [r3, #8]
 8001dd2:	697b      	ldr	r3, [r7, #20]
 8001dd4:	687a      	ldr	r2, [r7, #4]
 8001dd6:	60da      	str	r2, [r3, #12]
 8001dd8:	697b      	ldr	r3, [r7, #20]
 8001dda:	f04f 0200 	mov.w	r2, #0
 8001dde:	611a      	str	r2, [r3, #16]
 8001de0:	697b      	ldr	r3, [r7, #20]
 8001de2:	f04f 0200 	mov.w	r2, #0
 8001de6:	615a      	str	r2, [r3, #20]
 8001de8:	697b      	ldr	r3, [r7, #20]
 8001dea:	f04f 0200 	mov.w	r2, #0
 8001dee:	619a      	str	r2, [r3, #24]
 8001df0:	697b      	ldr	r3, [r7, #20]
 8001df2:	f04f 0200 	mov.w	r2, #0
 8001df6:	61da      	str	r2, [r3, #28]
 8001df8:	697b      	ldr	r3, [r7, #20]
 8001dfa:	f04f 0200 	mov.w	r2, #0
 8001dfe:	621a      	str	r2, [r3, #32]
 8001e00:	697b      	ldr	r3, [r7, #20]
 8001e02:	f04f 0200 	mov.w	r2, #0
 8001e06:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001e08:	697b      	ldr	r3, [r7, #20]
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	371c      	adds	r7, #28
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e14:	4770      	bx	lr

08001e16 <_ZN3PID9PID_set_pEf>:
inline void PID::PID_set_p(float p){
 8001e16:	b480      	push	{r7}
 8001e18:	b083      	sub	sp, #12
 8001e1a:	af00      	add	r7, sp, #0
 8001e1c:	6078      	str	r0, [r7, #4]
 8001e1e:	ed87 0a00 	vstr	s0, [r7]
	this->p = p;
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	683a      	ldr	r2, [r7, #0]
 8001e26:	601a      	str	r2, [r3, #0]
}
 8001e28:	bf00      	nop
 8001e2a:	370c      	adds	r7, #12
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e32:	4770      	bx	lr

08001e34 <_ZN3PID9PID_set_iEf>:
inline void PID::PID_set_i(float i){
 8001e34:	b480      	push	{r7}
 8001e36:	b083      	sub	sp, #12
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
 8001e3c:	ed87 0a00 	vstr	s0, [r7]
	this->i = i;
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	683a      	ldr	r2, [r7, #0]
 8001e44:	605a      	str	r2, [r3, #4]
}
 8001e46:	bf00      	nop
 8001e48:	370c      	adds	r7, #12
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e50:	4770      	bx	lr

08001e52 <_ZN3PID9PID_set_dEf>:
inline void PID::PID_set_d(float d){
 8001e52:	b480      	push	{r7}
 8001e54:	b083      	sub	sp, #12
 8001e56:	af00      	add	r7, sp, #0
 8001e58:	6078      	str	r0, [r7, #4]
 8001e5a:	ed87 0a00 	vstr	s0, [r7]
	this->d = d;
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	683a      	ldr	r2, [r7, #0]
 8001e62:	609a      	str	r2, [r3, #8]
}
 8001e64:	bf00      	nop
 8001e66:	370c      	adds	r7, #12
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6e:	4770      	bx	lr

08001e70 <_ZN3PID10PID_set_dtEf>:
inline void PID::PID_set_dt(float dt){
 8001e70:	b480      	push	{r7}
 8001e72:	b083      	sub	sp, #12
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
 8001e78:	ed87 0a00 	vstr	s0, [r7]
	this->dt = dt;
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	683a      	ldr	r2, [r7, #0]
 8001e80:	60da      	str	r2, [r3, #12]
}
 8001e82:	bf00      	nop
 8001e84:	370c      	adds	r7, #12
 8001e86:	46bd      	mov	sp, r7
 8001e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8c:	4770      	bx	lr

08001e8e <_ZN3PID9PID_resetEv>:

inline void PID::PID_reset(){
 8001e8e:	b480      	push	{r7}
 8001e90:	b083      	sub	sp, #12
 8001e92:	af00      	add	r7, sp, #0
 8001e94:	6078      	str	r0, [r7, #4]
	i_sum = 0;
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	f04f 0200 	mov.w	r2, #0
 8001e9c:	615a      	str	r2, [r3, #20]
	error_before = 0;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	f04f 0200 	mov.w	r2, #0
 8001ea4:	619a      	str	r2, [r3, #24]
}
 8001ea6:	bf00      	nop
 8001ea8:	370c      	adds	r7, #12
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb0:	4770      	bx	lr

08001eb2 <_ZN15STM_MotorSystem13set_coast_pinEP12GPIO_TypeDeft>:
	void set_coast_pin(GPIO_TypeDef *GPIO_coast,uint16_t GPIO_PIN_coast){
 8001eb2:	b480      	push	{r7}
 8001eb4:	b085      	sub	sp, #20
 8001eb6:	af00      	add	r7, sp, #0
 8001eb8:	60f8      	str	r0, [r7, #12]
 8001eba:	60b9      	str	r1, [r7, #8]
 8001ebc:	4613      	mov	r3, r2
 8001ebe:	80fb      	strh	r3, [r7, #6]
		this->GPIO_PIN_coast = GPIO_PIN_coast;
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	88fa      	ldrh	r2, [r7, #6]
 8001ec4:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
		this->GPIO_coast = GPIO_coast;
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	68ba      	ldr	r2, [r7, #8]
 8001ecc:	651a      	str	r2, [r3, #80]	; 0x50
	}
 8001ece:	bf00      	nop
 8001ed0:	3714      	adds	r7, #20
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed8:	4770      	bx	lr

08001eda <_ZN15STM_MotorSystem11set_dir_pinEP12GPIO_TypeDeft>:
inline void STM_MotorSystem::set_dir_pin(GPIO_TypeDef *GPIO_dir,uint16_t GPIO_PIN_dir){
 8001eda:	b480      	push	{r7}
 8001edc:	b085      	sub	sp, #20
 8001ede:	af00      	add	r7, sp, #0
 8001ee0:	60f8      	str	r0, [r7, #12]
 8001ee2:	60b9      	str	r1, [r7, #8]
 8001ee4:	4613      	mov	r3, r2
 8001ee6:	80fb      	strh	r3, [r7, #6]
	this->GPIO_PIN_dir = GPIO_PIN_dir;
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	88fa      	ldrh	r2, [r7, #6]
 8001eec:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
	this->GPIO_dir = GPIO_dir;
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	68ba      	ldr	r2, [r7, #8]
 8001ef4:	649a      	str	r2, [r3, #72]	; 0x48
}
 8001ef6:	bf00      	nop
 8001ef8:	3714      	adds	r7, #20
 8001efa:	46bd      	mov	sp, r7
 8001efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f00:	4770      	bx	lr
	...

08001f04 <_ZN15STM_MotorSystemC1EP19__ADC_HandleTypeDefP19__CAN_HandleTypeDefP17TIM_HandleTypeDefS5_mS5_>:
 *      Author: 0_hayate
 */

#include <STM_MotorSystem.hpp>

STM_MotorSystem::STM_MotorSystem(
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b084      	sub	sp, #16
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	60f8      	str	r0, [r7, #12]
 8001f0c:	60b9      	str	r1, [r7, #8]
 8001f0e:	607a      	str	r2, [r7, #4]
 8001f10:	603b      	str	r3, [r7, #0]
pid_velocity(0,0,0,0.0001),
pid_torque(0,0,0,0.0001),
use_can(_hcan),
use_pwm(_pwm_timer,TIM_CHANNEL_n),
use_encoder(_encoder_timer),
use_adc(_hadc,3.3)
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	f04f 0200 	mov.w	r2, #0
 8001f18:	601a      	str	r2, [r3, #0]
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	f04f 0200 	mov.w	r2, #0
 8001f20:	605a      	str	r2, [r3, #4]
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	f04f 0200 	mov.w	r2, #0
 8001f28:	611a      	str	r2, [r3, #16]
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	f04f 0200 	mov.w	r2, #0
 8001f30:	615a      	str	r2, [r3, #20]
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	4a66      	ldr	r2, [pc, #408]	; (80020d0 <_ZN15STM_MotorSystemC1EP19__ADC_HandleTypeDefP19__CAN_HandleTypeDefP17TIM_HandleTypeDefS5_mS5_+0x1cc>)
 8001f36:	621a      	str	r2, [r3, #32]
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	f04f 0200 	mov.w	r2, #0
 8001f3e:	625a      	str	r2, [r3, #36]	; 0x24
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	f04f 0200 	mov.w	r2, #0
 8001f46:	629a      	str	r2, [r3, #40]	; 0x28
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	f04f 0200 	mov.w	r2, #0
 8001f4e:	645a      	str	r2, [r3, #68]	; 0x44
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	2200      	movs	r2, #0
 8001f54:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	336c      	adds	r3, #108	; 0x6c
 8001f5c:	eddf 1a5d 	vldr	s3, [pc, #372]	; 80020d4 <_ZN15STM_MotorSystemC1EP19__ADC_HandleTypeDefP19__CAN_HandleTypeDefP17TIM_HandleTypeDefS5_mS5_+0x1d0>
 8001f60:	ed9f 1a5d 	vldr	s2, [pc, #372]	; 80020d8 <_ZN15STM_MotorSystemC1EP19__ADC_HandleTypeDefP19__CAN_HandleTypeDefP17TIM_HandleTypeDefS5_mS5_+0x1d4>
 8001f64:	eddf 0a5c 	vldr	s1, [pc, #368]	; 80020d8 <_ZN15STM_MotorSystemC1EP19__ADC_HandleTypeDefP19__CAN_HandleTypeDefP17TIM_HandleTypeDefS5_mS5_+0x1d4>
 8001f68:	ed9f 0a5b 	vldr	s0, [pc, #364]	; 80020d8 <_ZN15STM_MotorSystemC1EP19__ADC_HandleTypeDefP19__CAN_HandleTypeDefP17TIM_HandleTypeDefS5_mS5_+0x1d4>
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	f7ff ff1b 	bl	8001da8 <_ZN3PIDC1Effff>
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	3394      	adds	r3, #148	; 0x94
 8001f76:	eddf 1a57 	vldr	s3, [pc, #348]	; 80020d4 <_ZN15STM_MotorSystemC1EP19__ADC_HandleTypeDefP19__CAN_HandleTypeDefP17TIM_HandleTypeDefS5_mS5_+0x1d0>
 8001f7a:	ed9f 1a57 	vldr	s2, [pc, #348]	; 80020d8 <_ZN15STM_MotorSystemC1EP19__ADC_HandleTypeDefP19__CAN_HandleTypeDefP17TIM_HandleTypeDefS5_mS5_+0x1d4>
 8001f7e:	eddf 0a56 	vldr	s1, [pc, #344]	; 80020d8 <_ZN15STM_MotorSystemC1EP19__ADC_HandleTypeDefP19__CAN_HandleTypeDefP17TIM_HandleTypeDefS5_mS5_+0x1d4>
 8001f82:	ed9f 0a55 	vldr	s0, [pc, #340]	; 80020d8 <_ZN15STM_MotorSystemC1EP19__ADC_HandleTypeDefP19__CAN_HandleTypeDefP17TIM_HandleTypeDefS5_mS5_+0x1d4>
 8001f86:	4618      	mov	r0, r3
 8001f88:	f7ff ff0e 	bl	8001da8 <_ZN3PIDC1Effff>
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	33bc      	adds	r3, #188	; 0xbc
 8001f90:	6879      	ldr	r1, [r7, #4]
 8001f92:	4618      	mov	r0, r3
 8001f94:	f7ff f910 	bl	80011b8 <_ZN8USER_CANC1EP19__CAN_HandleTypeDef>
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	f503 7390 	add.w	r3, r3, #288	; 0x120
 8001f9e:	69fa      	ldr	r2, [r7, #28]
 8001fa0:	69b9      	ldr	r1, [r7, #24]
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	f7ff fbc4 	bl	8001730 <_ZN3PWMC1EP17TIM_HandleTypeDefm>
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	f503 7398 	add.w	r3, r3, #304	; 0x130
 8001fae:	6839      	ldr	r1, [r7, #0]
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	f7ff fb6b 	bl	800168c <_ZN7ENCODERC1EP17TIM_HandleTypeDef>
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 8001fbc:	ed9f 0a47 	vldr	s0, [pc, #284]	; 80020dc <_ZN15STM_MotorSystemC1EP19__ADC_HandleTypeDefP19__CAN_HandleTypeDefP17TIM_HandleTypeDefS5_mS5_+0x1d8>
 8001fc0:	68b9      	ldr	r1, [r7, #8]
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	f7fe fe7a 	bl	8000cbc <_ZN3ADCC1EP19__ADC_HandleTypeDeff>

{

	_ms = this;
 8001fc8:	4a45      	ldr	r2, [pc, #276]	; (80020e0 <_ZN15STM_MotorSystemC1EP19__ADC_HandleTypeDefP19__CAN_HandleTypeDefP17TIM_HandleTypeDefS5_mS5_+0x1dc>)
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	6013      	str	r3, [r2, #0]

	this->_control_timer = _control_timer;
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	6a3a      	ldr	r2, [r7, #32]
 8001fd2:	665a      	str	r2, [r3, #100]	; 0x64


	//can id set
	use_can.GPIO_idbit0 = GPIOB;
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	4a43      	ldr	r2, [pc, #268]	; (80020e4 <_ZN15STM_MotorSystemC1EP19__ADC_HandleTypeDefP19__CAN_HandleTypeDefP17TIM_HandleTypeDefS5_mS5_+0x1e0>)
 8001fd8:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	use_can.GPIO_idbit1 = GPIOB;
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	4a41      	ldr	r2, [pc, #260]	; (80020e4 <_ZN15STM_MotorSystemC1EP19__ADC_HandleTypeDefP19__CAN_HandleTypeDefP17TIM_HandleTypeDefS5_mS5_+0x1e0>)
 8001fe0:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	use_can.GPIO_idbit2 = GPIOA;
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001fea:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
	use_can.GPIO_idbit3 = GPIOA;
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001ff4:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	use_can.GPIO_PIN_idbit0 = GPIO_PIN_1;
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	2202      	movs	r2, #2
 8001ffc:	f8a3 2104 	strh.w	r2, [r3, #260]	; 0x104
	use_can.GPIO_PIN_idbit1 = GPIO_PIN_8;
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002006:	f8a3 210c 	strh.w	r2, [r3, #268]	; 0x10c
	use_can.GPIO_PIN_idbit2 = GPIO_PIN_9;
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002010:	f8a3 2114 	strh.w	r2, [r3, #276]	; 0x114
	use_can.GPIO_PIN_idbit3 = GPIO_PIN_10;
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800201a:	f8a3 211c 	strh.w	r2, [r3, #284]	; 0x11c

	use_can.filter_set();
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	33bc      	adds	r3, #188	; 0xbc
 8002022:	4618      	mov	r0, r3
 8002024:	f7ff f96b 	bl	80012fe <_ZN8USER_CAN10filter_setEv>

	//can通信有効化
	HAL_CAN_Start(_hcan);
 8002028:	6878      	ldr	r0, [r7, #4]
 800202a:	f002 f8e4 	bl	80041f6 <HAL_CAN_Start>
	HAL_CAN_ActivateNotification(_hcan,CAN_IT_RX_FIFO0_MSG_PENDING);
 800202e:	2102      	movs	r1, #2
 8002030:	6878      	ldr	r0, [r7, #4]
 8002032:	f002 fb11 	bl	8004658 <HAL_CAN_ActivateNotification>


	//pid init
	pid_velocity.PID_set_dt(0.001);
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	336c      	adds	r3, #108	; 0x6c
 800203a:	ed9f 0a2b 	vldr	s0, [pc, #172]	; 80020e8 <_ZN15STM_MotorSystemC1EP19__ADC_HandleTypeDefP19__CAN_HandleTypeDefP17TIM_HandleTypeDefS5_mS5_+0x1e4>
 800203e:	4618      	mov	r0, r3
 8002040:	f7ff ff16 	bl	8001e70 <_ZN3PID10PID_set_dtEf>
	pid_torque.PID_set_dt(0.0001);
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	3394      	adds	r3, #148	; 0x94
 8002048:	ed9f 0a22 	vldr	s0, [pc, #136]	; 80020d4 <_ZN15STM_MotorSystemC1EP19__ADC_HandleTypeDefP19__CAN_HandleTypeDefP17TIM_HandleTypeDefS5_mS5_+0x1d0>
 800204c:	4618      	mov	r0, r3
 800204e:	f7ff ff0f 	bl	8001e70 <_ZN3PID10PID_set_dtEf>

	this->velocity_p_buf = 0;
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	f04f 0200 	mov.w	r2, #0
 8002058:	62da      	str	r2, [r3, #44]	; 0x2c
	this->velocity_i_buf = 0;
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	f04f 0200 	mov.w	r2, #0
 8002060:	631a      	str	r2, [r3, #48]	; 0x30
	this->velocity_d_buf = 0;
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	f04f 0200 	mov.w	r2, #0
 8002068:	635a      	str	r2, [r3, #52]	; 0x34

	this->torque_p_buf = 0;
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	f04f 0200 	mov.w	r2, #0
 8002070:	639a      	str	r2, [r3, #56]	; 0x38
	this->torque_i_buf = 0;
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	f04f 0200 	mov.w	r2, #0
 8002078:	63da      	str	r2, [r3, #60]	; 0x3c
	this->torque_d_buf = 0;
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	f04f 0200 	mov.w	r2, #0
 8002080:	641a      	str	r2, [r3, #64]	; 0x40

	//速度制御用エンコダバッファ初期化
	before_encoder_cnt = use_encoder.get_ofset();
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	f503 7398 	add.w	r3, r3, #304	; 0x130
 8002088:	4618      	mov	r0, r3
 800208a:	f7ff fb25 	bl	80016d8 <_ZN7ENCODER9get_ofsetEv>
 800208e:	4602      	mov	r2, r0
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	659a      	str	r2, [r3, #88]	; 0x58

	//速度、電流制限
	velocity_limit = 100; //ここはそこまで問題じゃない
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	4a15      	ldr	r2, [pc, #84]	; (80020ec <_ZN15STM_MotorSystemC1EP19__ADC_HandleTypeDefP19__CAN_HandleTypeDefP17TIM_HandleTypeDefS5_mS5_+0x1e8>)
 8002098:	60da      	str	r2, [r3, #12]
	current_limit = 10; //こっちはちゃんと設定しないと積分がバグる。とくにストールとかさせたとき
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	4a14      	ldr	r2, [pc, #80]	; (80020f0 <_ZN15STM_MotorSystemC1EP19__ADC_HandleTypeDefP19__CAN_HandleTypeDefP17TIM_HandleTypeDefS5_mS5_+0x1ec>)
 800209e:	61da      	str	r2, [r3, #28]

	//a3921のdirピンの操作ピン設定
	set_dir_pin(GPIOB,GPIO_PIN_4);
 80020a0:	2210      	movs	r2, #16
 80020a2:	4910      	ldr	r1, [pc, #64]	; (80020e4 <_ZN15STM_MotorSystemC1EP19__ADC_HandleTypeDefP19__CAN_HandleTypeDefP17TIM_HandleTypeDefS5_mS5_+0x1e0>)
 80020a4:	68f8      	ldr	r0, [r7, #12]
 80020a6:	f7ff ff18 	bl	8001eda <_ZN15STM_MotorSystem11set_dir_pinEP12GPIO_TypeDeft>

	//coast機能ピン設定
	set_coast_pin(GPIOA,GPIO_PIN_7);
 80020aa:	2280      	movs	r2, #128	; 0x80
 80020ac:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 80020b0:	68f8      	ldr	r0, [r7, #12]
 80020b2:	f7ff fefe 	bl	8001eb2 <_ZN15STM_MotorSystem13set_coast_pinEP12GPIO_TypeDeft>

	//電流センサゲインセット
	this->use_adc.ADC_set_gain(0.025);
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 80020bc:	ed9f 0a0d 	vldr	s0, [pc, #52]	; 80020f4 <_ZN15STM_MotorSystemC1EP19__ADC_HandleTypeDefP19__CAN_HandleTypeDefP17TIM_HandleTypeDefS5_mS5_+0x1f0>
 80020c0:	4618      	mov	r0, r3
 80020c2:	f7fe ff52 	bl	8000f6a <_ZN3ADC12ADC_set_gainEf>


}
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	4618      	mov	r0, r3
 80020ca:	3710      	adds	r7, #16
 80020cc:	46bd      	mov	sp, r7
 80020ce:	bd80      	pop	{r7, pc}
 80020d0:	41400000 	.word	0x41400000
 80020d4:	38d1b717 	.word	0x38d1b717
 80020d8:	00000000 	.word	0x00000000
 80020dc:	40533333 	.word	0x40533333
 80020e0:	20000028 	.word	0x20000028
 80020e4:	48000400 	.word	0x48000400
 80020e8:	3a83126f 	.word	0x3a83126f
 80020ec:	42c80000 	.word	0x42c80000
 80020f0:	41200000 	.word	0x41200000
 80020f4:	3ccccccd 	.word	0x3ccccccd

080020f8 <_ZN15STM_MotorSystem20STM_MotorSystem_initEv>:

void STM_MotorSystem::STM_MotorSystem_init(){
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b082      	sub	sp, #8
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]

	this->use_pwm.PWM_stop(); //PWMdutyを0にする
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	f503 7390 	add.w	r3, r3, #288	; 0x120
 8002106:	4618      	mov	r0, r3
 8002108:	f7ff fbac 	bl	8001864 <_ZN3PWM8PWM_stopEv>

	this->use_encoder.init_ENCODER(); //エンコダカウント初期化
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	f503 7398 	add.w	r3, r3, #304	; 0x130
 8002112:	4618      	mov	r0, r3
 8002114:	f7ff faec 	bl	80016f0 <_ZN7ENCODER12init_ENCODEREv>

	HAL_GPIO_WritePin(this->GPIO_coast,this->GPIO_PIN_coast,GPIO_PIN_RESET); //coast無効化
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	6d18      	ldr	r0, [r3, #80]	; 0x50
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8002122:	2200      	movs	r2, #0
 8002124:	4619      	mov	r1, r3
 8002126:	f002 ff89 	bl	800503c <HAL_GPIO_WritePin>


	this->use_adc.ADC_calibration(); //adcのキャリブレーション
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 8002130:	4618      	mov	r0, r3
 8002132:	f7fe fe5d 	bl	8000df0 <_ZN3ADC15ADC_calibrationEv>

	this->MotorSystem_mode_buf = SYSTEM_STOP; //システムをストップモードにセット
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	2200      	movs	r2, #0
 800213a:	65da      	str	r2, [r3, #92]	; 0x5c

	this->use_can.use_tx_CAN(SYSTEM_INIT, 0);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	33bc      	adds	r3, #188	; 0xbc
 8002140:	ed9f 0a04 	vldr	s0, [pc, #16]	; 8002154 <_ZN15STM_MotorSystem20STM_MotorSystem_initEv+0x5c>
 8002144:	2110      	movs	r1, #16
 8002146:	4618      	mov	r0, r3
 8002148:	f7ff f868 	bl	800121c <_ZN8USER_CAN10use_tx_CANEmf>
}
 800214c:	bf00      	nop
 800214e:	3708      	adds	r7, #8
 8002150:	46bd      	mov	sp, r7
 8002152:	bd80      	pop	{r7, pc}
 8002154:	00000000 	.word	0x00000000

08002158 <_ZN15STM_MotorSystem21STM_MotorSystem_startEv>:


void STM_MotorSystem::STM_MotorSystem_start(){ //スタート毎にモードの初期化が行われる
 8002158:	b580      	push	{r7, lr}
 800215a:	b082      	sub	sp, #8
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
	HAL_TIM_Base_Stop_IT(_control_timer);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002164:	4618      	mov	r0, r3
 8002166:	f004 fa9b 	bl	80066a0 <HAL_TIM_Base_Stop_IT>
	_control_timer->Instance->CNT = 0; //割り込みタイマカウント初期化
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	2200      	movs	r2, #0
 8002172:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_TIM_CLEAR_FLAG(_control_timer, TIM_FLAG_UPDATE);
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	f06f 0201 	mvn.w	r2, #1
 800217e:	611a      	str	r2, [r3, #16]
	this->control_switch = 0;
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	2200      	movs	r2, #0
 8002184:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56

	HAL_GPIO_WritePin(this->GPIO_coast,this->GPIO_PIN_coast,GPIO_PIN_RESET);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	6d18      	ldr	r0, [r3, #80]	; 0x50
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8002192:	2200      	movs	r2, #0
 8002194:	4619      	mov	r1, r3
 8002196:	f002 ff51 	bl	800503c <HAL_GPIO_WritePin>

	pid_velocity.PID_reset();
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	336c      	adds	r3, #108	; 0x6c
 800219e:	4618      	mov	r0, r3
 80021a0:	f7ff fe75 	bl	8001e8e <_ZN3PID9PID_resetEv>
	pid_torque.PID_reset();
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	3394      	adds	r3, #148	; 0x94
 80021a8:	4618      	mov	r0, r3
 80021aa:	f7ff fe70 	bl	8001e8e <_ZN3PID9PID_resetEv>

	switch(MotorSystem_mode_buf){
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021b2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80021b6:	4293      	cmp	r3, r2
 80021b8:	d012      	beq.n	80021e0 <_ZN15STM_MotorSystem21STM_MotorSystem_startEv+0x88>
 80021ba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80021be:	f080 80dc 	bcs.w	800237a <_ZN15STM_MotorSystem21STM_MotorSystem_startEv+0x222>
 80021c2:	f640 72ff 	movw	r2, #4095	; 0xfff
 80021c6:	4293      	cmp	r3, r2
 80021c8:	d06f      	beq.n	80022aa <_ZN15STM_MotorSystem21STM_MotorSystem_startEv+0x152>
 80021ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80021ce:	f080 80d4 	bcs.w	800237a <_ZN15STM_MotorSystem21STM_MotorSystem_startEv+0x222>
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	f000 809e 	beq.w	8002314 <_ZN15STM_MotorSystem21STM_MotorSystem_startEv+0x1bc>
 80021d8:	2bff      	cmp	r3, #255	; 0xff
 80021da:	f000 80b0 	beq.w	800233e <_ZN15STM_MotorSystem21STM_MotorSystem_startEv+0x1e6>
		HAL_GPIO_WritePin(this->GPIO_coast,this->GPIO_PIN_coast,GPIO_PIN_SET);
		this->use_adc.ADC_stop();
		HAL_TIM_Base_Start_IT(_control_timer);
		break;
	}
}
 80021de:	e0cc      	b.n	800237a <_ZN15STM_MotorSystem21STM_MotorSystem_startEv+0x222>
		this->MotorSystem_mode = VELOCITY_CONTROL;
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80021e6:	661a      	str	r2, [r3, #96]	; 0x60
		before_vel = 0;
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	f04f 0200 	mov.w	r2, #0
 80021ee:	645a      	str	r2, [r3, #68]	; 0x44
		this->use_encoder.init_ENCODER(); //エンコダカウント初期化
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	f503 7398 	add.w	r3, r3, #304	; 0x130
 80021f6:	4618      	mov	r0, r3
 80021f8:	f7ff fa7a 	bl	80016f0 <_ZN7ENCODER12init_ENCODEREv>
		before_encoder_cnt = this->use_encoder.get_ofset();
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	f503 7398 	add.w	r3, r3, #304	; 0x130
 8002202:	4618      	mov	r0, r3
 8002204:	f7ff fa68 	bl	80016d8 <_ZN7ENCODER9get_ofsetEv>
 8002208:	4602      	mov	r2, r0
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	659a      	str	r2, [r3, #88]	; 0x58
		pid_velocity.PID_set_p(velocity_p_buf); //pid gain set
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	f103 026c 	add.w	r2, r3, #108	; 0x6c
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 800221a:	eeb0 0a67 	vmov.f32	s0, s15
 800221e:	4610      	mov	r0, r2
 8002220:	f7ff fdf9 	bl	8001e16 <_ZN3PID9PID_set_pEf>
		pid_velocity.PID_set_i(velocity_i_buf);
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	f103 026c 	add.w	r2, r3, #108	; 0x6c
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8002230:	eeb0 0a67 	vmov.f32	s0, s15
 8002234:	4610      	mov	r0, r2
 8002236:	f7ff fdfd 	bl	8001e34 <_ZN3PID9PID_set_iEf>
		pid_velocity.PID_set_d(velocity_d_buf);
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	f103 026c 	add.w	r2, r3, #108	; 0x6c
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8002246:	eeb0 0a67 	vmov.f32	s0, s15
 800224a:	4610      	mov	r0, r2
 800224c:	f7ff fe01 	bl	8001e52 <_ZN3PID9PID_set_dEf>
		pid_torque.PID_set_p(torque_p_buf);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	f103 0294 	add.w	r2, r3, #148	; 0x94
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 800225c:	eeb0 0a67 	vmov.f32	s0, s15
 8002260:	4610      	mov	r0, r2
 8002262:	f7ff fdd8 	bl	8001e16 <_ZN3PID9PID_set_pEf>
		pid_torque.PID_set_i(torque_i_buf);
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	f103 0294 	add.w	r2, r3, #148	; 0x94
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8002272:	eeb0 0a67 	vmov.f32	s0, s15
 8002276:	4610      	mov	r0, r2
 8002278:	f7ff fddc 	bl	8001e34 <_ZN3PID9PID_set_iEf>
		pid_torque.PID_set_d(torque_d_buf);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	f103 0294 	add.w	r2, r3, #148	; 0x94
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 8002288:	eeb0 0a67 	vmov.f32	s0, s15
 800228c:	4610      	mov	r0, r2
 800228e:	f7ff fde0 	bl	8001e52 <_ZN3PID9PID_set_dEf>
		this->use_adc.ADC_start();
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 8002298:	4618      	mov	r0, r3
 800229a:	f7fe fcc1 	bl	8000c20 <_ZN3ADC9ADC_startEv>
		HAL_TIM_Base_Start_IT(_control_timer);
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80022a2:	4618      	mov	r0, r3
 80022a4:	f004 f9a0 	bl	80065e8 <HAL_TIM_Base_Start_IT>
		break;
 80022a8:	e067      	b.n	800237a <_ZN15STM_MotorSystem21STM_MotorSystem_startEv+0x222>
		this->MotorSystem_mode = TORQUE_CONTROL;
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	f640 72ff 	movw	r2, #4095	; 0xfff
 80022b0:	661a      	str	r2, [r3, #96]	; 0x60
		pid_torque.PID_set_p(torque_p_buf);
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	f103 0294 	add.w	r2, r3, #148	; 0x94
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 80022be:	eeb0 0a67 	vmov.f32	s0, s15
 80022c2:	4610      	mov	r0, r2
 80022c4:	f7ff fda7 	bl	8001e16 <_ZN3PID9PID_set_pEf>
		pid_torque.PID_set_i(torque_i_buf);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	f103 0294 	add.w	r2, r3, #148	; 0x94
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 80022d4:	eeb0 0a67 	vmov.f32	s0, s15
 80022d8:	4610      	mov	r0, r2
 80022da:	f7ff fdab 	bl	8001e34 <_ZN3PID9PID_set_iEf>
		pid_torque.PID_set_d(torque_d_buf);
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	f103 0294 	add.w	r2, r3, #148	; 0x94
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 80022ea:	eeb0 0a67 	vmov.f32	s0, s15
 80022ee:	4610      	mov	r0, r2
 80022f0:	f7ff fdaf 	bl	8001e52 <_ZN3PID9PID_set_dEf>
		this->velocity_tar = 0; //トルクコントロールモードでのフィードフォワード無効化
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	f04f 0200 	mov.w	r2, #0
 80022fa:	605a      	str	r2, [r3, #4]
		this->use_adc.ADC_start();
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 8002302:	4618      	mov	r0, r3
 8002304:	f7fe fc8c 	bl	8000c20 <_ZN3ADC9ADC_startEv>
		HAL_TIM_Base_Start_IT(_control_timer);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800230c:	4618      	mov	r0, r3
 800230e:	f004 f96b 	bl	80065e8 <HAL_TIM_Base_Start_IT>
		break;
 8002312:	e032      	b.n	800237a <_ZN15STM_MotorSystem21STM_MotorSystem_startEv+0x222>
		this->MotorSystem_mode = SYSTEM_STOP;
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	2200      	movs	r2, #0
 8002318:	661a      	str	r2, [r3, #96]	; 0x60
		this->use_pwm.PWM_stop();
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	f503 7390 	add.w	r3, r3, #288	; 0x120
 8002320:	4618      	mov	r0, r3
 8002322:	f7ff fa9f 	bl	8001864 <_ZN3PWM8PWM_stopEv>
		this->use_adc.ADC_stop();
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 800232c:	4618      	mov	r0, r3
 800232e:	f7fe fca6 	bl	8000c7e <_ZN3ADC8ADC_stopEv>
		HAL_TIM_Base_Start_IT(_control_timer);
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002336:	4618      	mov	r0, r3
 8002338:	f004 f956 	bl	80065e8 <HAL_TIM_Base_Start_IT>
		break;
 800233c:	e01d      	b.n	800237a <_ZN15STM_MotorSystem21STM_MotorSystem_startEv+0x222>
		this->MotorSystem_mode = COAST_CONTROL;
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	22ff      	movs	r2, #255	; 0xff
 8002342:	661a      	str	r2, [r3, #96]	; 0x60
		this->use_pwm.PWM_stop();
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	f503 7390 	add.w	r3, r3, #288	; 0x120
 800234a:	4618      	mov	r0, r3
 800234c:	f7ff fa8a 	bl	8001864 <_ZN3PWM8PWM_stopEv>
		HAL_GPIO_WritePin(this->GPIO_coast,this->GPIO_PIN_coast,GPIO_PIN_SET);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 800235a:	2201      	movs	r2, #1
 800235c:	4619      	mov	r1, r3
 800235e:	f002 fe6d 	bl	800503c <HAL_GPIO_WritePin>
		this->use_adc.ADC_stop();
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 8002368:	4618      	mov	r0, r3
 800236a:	f7fe fc88 	bl	8000c7e <_ZN3ADC8ADC_stopEv>
		HAL_TIM_Base_Start_IT(_control_timer);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002372:	4618      	mov	r0, r3
 8002374:	f004 f938 	bl	80065e8 <HAL_TIM_Base_Start_IT>
		break;
 8002378:	bf00      	nop
}
 800237a:	bf00      	nop
 800237c:	3708      	adds	r7, #8
 800237e:	46bd      	mov	sp, r7
 8002380:	bd80      	pop	{r7, pc}
	...

08002384 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	f5ad 7d10 	sub.w	sp, sp, #576	; 0x240
 800238a:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800238c:	f000 fd7a 	bl	8002e84 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002390:	f000 f826 	bl	80023e0 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002394:	f000 fac6 	bl	8002924 <_ZL12MX_GPIO_Initv>
  MX_ADC2_Init();
 8002398:	f000 f894 	bl	80024c4 <_ZL12MX_ADC2_Initv>
  MX_CAN_Init();
 800239c:	f000 f8fa 	bl	8002594 <_ZL11MX_CAN_Initv>
  MX_TIM2_Init();
 80023a0:	f000 f996 	bl	80026d0 <_ZL12MX_TIM2_Initv>
  MX_TIM3_Init();
 80023a4:	f000 f9f2 	bl	800278c <_ZL12MX_TIM3_Initv>
  MX_USART1_UART_Init();
 80023a8:	f000 fa88 	bl	80028bc <_ZL19MX_USART1_UART_Initv>
  MX_TIM1_Init();
 80023ac:	f000 f92e 	bl	800260c <_ZL12MX_TIM1_Initv>
  /* USER CODE BEGIN 2 */
  STM_MotorSystem use_ms(&hadc2,&hcan,&htim2,&htim3,TIM_CHANNEL_3,&htim1);
 80023b0:	4638      	mov	r0, r7
 80023b2:	4b06      	ldr	r3, [pc, #24]	; (80023cc <main+0x48>)
 80023b4:	9302      	str	r3, [sp, #8]
 80023b6:	2308      	movs	r3, #8
 80023b8:	9301      	str	r3, [sp, #4]
 80023ba:	4b05      	ldr	r3, [pc, #20]	; (80023d0 <main+0x4c>)
 80023bc:	9300      	str	r3, [sp, #0]
 80023be:	4b05      	ldr	r3, [pc, #20]	; (80023d4 <main+0x50>)
 80023c0:	4a05      	ldr	r2, [pc, #20]	; (80023d8 <main+0x54>)
 80023c2:	4906      	ldr	r1, [pc, #24]	; (80023dc <main+0x58>)
 80023c4:	f7ff fd9e 	bl	8001f04 <_ZN15STM_MotorSystemC1EP19__ADC_HandleTypeDefP19__CAN_HandleTypeDefP17TIM_HandleTypeDefS5_mS5_>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80023c8:	e7fe      	b.n	80023c8 <main+0x44>
 80023ca:	bf00      	nop
 80023cc:	200000a4 	.word	0x200000a4
 80023d0:	2000013c 	.word	0x2000013c
 80023d4:	200000f0 	.word	0x200000f0
 80023d8:	2000007c 	.word	0x2000007c
 80023dc:	2000002c 	.word	0x2000002c

080023e0 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b096      	sub	sp, #88	; 0x58
 80023e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80023e6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80023ea:	2228      	movs	r2, #40	; 0x28
 80023ec:	2100      	movs	r1, #0
 80023ee:	4618      	mov	r0, r3
 80023f0:	f005 ff94 	bl	800831c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80023f4:	f107 031c 	add.w	r3, r7, #28
 80023f8:	2200      	movs	r2, #0
 80023fa:	601a      	str	r2, [r3, #0]
 80023fc:	605a      	str	r2, [r3, #4]
 80023fe:	609a      	str	r2, [r3, #8]
 8002400:	60da      	str	r2, [r3, #12]
 8002402:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002404:	1d3b      	adds	r3, r7, #4
 8002406:	2200      	movs	r2, #0
 8002408:	601a      	str	r2, [r3, #0]
 800240a:	605a      	str	r2, [r3, #4]
 800240c:	609a      	str	r2, [r3, #8]
 800240e:	60da      	str	r2, [r3, #12]
 8002410:	611a      	str	r2, [r3, #16]
 8002412:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002414:	2301      	movs	r3, #1
 8002416:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002418:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800241c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800241e:	2300      	movs	r3, #0
 8002420:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002422:	2301      	movs	r3, #1
 8002424:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002426:	2302      	movs	r3, #2
 8002428:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800242a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800242e:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8002430:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002434:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002436:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800243a:	4618      	mov	r0, r3
 800243c:	f002 fe16 	bl	800506c <HAL_RCC_OscConfig>
 8002440:	4603      	mov	r3, r0
 8002442:	2b00      	cmp	r3, #0
 8002444:	bf14      	ite	ne
 8002446:	2301      	movne	r3, #1
 8002448:	2300      	moveq	r3, #0
 800244a:	b2db      	uxtb	r3, r3
 800244c:	2b00      	cmp	r3, #0
 800244e:	d001      	beq.n	8002454 <_Z18SystemClock_Configv+0x74>
  {
    Error_Handler();
 8002450:	f000 fae2 	bl	8002a18 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002454:	230f      	movs	r3, #15
 8002456:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002458:	2302      	movs	r3, #2
 800245a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800245c:	2300      	movs	r3, #0
 800245e:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002460:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002464:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002466:	2300      	movs	r3, #0
 8002468:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800246a:	f107 031c 	add.w	r3, r7, #28
 800246e:	2102      	movs	r1, #2
 8002470:	4618      	mov	r0, r3
 8002472:	f003 fd03 	bl	8005e7c <HAL_RCC_ClockConfig>
 8002476:	4603      	mov	r3, r0
 8002478:	2b00      	cmp	r3, #0
 800247a:	bf14      	ite	ne
 800247c:	2301      	movne	r3, #1
 800247e:	2300      	moveq	r3, #0
 8002480:	b2db      	uxtb	r3, r3
 8002482:	2b00      	cmp	r3, #0
 8002484:	d001      	beq.n	800248a <_Z18SystemClock_Configv+0xaa>
  {
    Error_Handler();
 8002486:	f000 fac7 	bl	8002a18 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_TIM1
 800248a:	f241 0381 	movw	r3, #4225	; 0x1081
 800248e:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_ADC12;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_SYSCLK;
 8002490:	2301      	movs	r3, #1
 8002492:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 8002494:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002498:	617b      	str	r3, [r7, #20]
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 800249a:	2300      	movs	r3, #0
 800249c:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800249e:	1d3b      	adds	r3, r7, #4
 80024a0:	4618      	mov	r0, r3
 80024a2:	f003 ff23 	bl	80062ec <HAL_RCCEx_PeriphCLKConfig>
 80024a6:	4603      	mov	r3, r0
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	bf14      	ite	ne
 80024ac:	2301      	movne	r3, #1
 80024ae:	2300      	moveq	r3, #0
 80024b0:	b2db      	uxtb	r3, r3
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d001      	beq.n	80024ba <_Z18SystemClock_Configv+0xda>
  {
    Error_Handler();
 80024b6:	f000 faaf 	bl	8002a18 <Error_Handler>
  }
}
 80024ba:	bf00      	nop
 80024bc:	3758      	adds	r7, #88	; 0x58
 80024be:	46bd      	mov	sp, r7
 80024c0:	bd80      	pop	{r7, pc}
	...

080024c4 <_ZL12MX_ADC2_Initv>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b086      	sub	sp, #24
 80024c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80024ca:	463b      	mov	r3, r7
 80024cc:	2200      	movs	r2, #0
 80024ce:	601a      	str	r2, [r3, #0]
 80024d0:	605a      	str	r2, [r3, #4]
 80024d2:	609a      	str	r2, [r3, #8]
 80024d4:	60da      	str	r2, [r3, #12]
 80024d6:	611a      	str	r2, [r3, #16]
 80024d8:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Common config
  */
  hadc2.Instance = ADC2;
 80024da:	4b2c      	ldr	r3, [pc, #176]	; (800258c <_ZL12MX_ADC2_Initv+0xc8>)
 80024dc:	4a2c      	ldr	r2, [pc, #176]	; (8002590 <_ZL12MX_ADC2_Initv+0xcc>)
 80024de:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80024e0:	4b2a      	ldr	r3, [pc, #168]	; (800258c <_ZL12MX_ADC2_Initv+0xc8>)
 80024e2:	2200      	movs	r2, #0
 80024e4:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80024e6:	4b29      	ldr	r3, [pc, #164]	; (800258c <_ZL12MX_ADC2_Initv+0xc8>)
 80024e8:	2200      	movs	r2, #0
 80024ea:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80024ec:	4b27      	ldr	r3, [pc, #156]	; (800258c <_ZL12MX_ADC2_Initv+0xc8>)
 80024ee:	2200      	movs	r2, #0
 80024f0:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 80024f2:	4b26      	ldr	r3, [pc, #152]	; (800258c <_ZL12MX_ADC2_Initv+0xc8>)
 80024f4:	2201      	movs	r2, #1
 80024f6:	765a      	strb	r2, [r3, #25]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80024f8:	4b24      	ldr	r3, [pc, #144]	; (800258c <_ZL12MX_ADC2_Initv+0xc8>)
 80024fa:	2200      	movs	r2, #0
 80024fc:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002500:	4b22      	ldr	r3, [pc, #136]	; (800258c <_ZL12MX_ADC2_Initv+0xc8>)
 8002502:	2200      	movs	r2, #0
 8002504:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002506:	4b21      	ldr	r3, [pc, #132]	; (800258c <_ZL12MX_ADC2_Initv+0xc8>)
 8002508:	2201      	movs	r2, #1
 800250a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800250c:	4b1f      	ldr	r3, [pc, #124]	; (800258c <_ZL12MX_ADC2_Initv+0xc8>)
 800250e:	2200      	movs	r2, #0
 8002510:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8002512:	4b1e      	ldr	r3, [pc, #120]	; (800258c <_ZL12MX_ADC2_Initv+0xc8>)
 8002514:	2201      	movs	r2, #1
 8002516:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8002518:	4b1c      	ldr	r3, [pc, #112]	; (800258c <_ZL12MX_ADC2_Initv+0xc8>)
 800251a:	2200      	movs	r2, #0
 800251c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002520:	4b1a      	ldr	r3, [pc, #104]	; (800258c <_ZL12MX_ADC2_Initv+0xc8>)
 8002522:	2204      	movs	r2, #4
 8002524:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8002526:	4b19      	ldr	r3, [pc, #100]	; (800258c <_ZL12MX_ADC2_Initv+0xc8>)
 8002528:	2200      	movs	r2, #0
 800252a:	761a      	strb	r2, [r3, #24]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800252c:	4b17      	ldr	r3, [pc, #92]	; (800258c <_ZL12MX_ADC2_Initv+0xc8>)
 800252e:	2200      	movs	r2, #0
 8002530:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8002532:	4816      	ldr	r0, [pc, #88]	; (800258c <_ZL12MX_ADC2_Initv+0xc8>)
 8002534:	f000 fd0c 	bl	8002f50 <HAL_ADC_Init>
 8002538:	4603      	mov	r3, r0
 800253a:	2b00      	cmp	r3, #0
 800253c:	bf14      	ite	ne
 800253e:	2301      	movne	r3, #1
 8002540:	2300      	moveq	r3, #0
 8002542:	b2db      	uxtb	r3, r3
 8002544:	2b00      	cmp	r3, #0
 8002546:	d001      	beq.n	800254c <_ZL12MX_ADC2_Initv+0x88>
  {
    Error_Handler();
 8002548:	f000 fa66 	bl	8002a18 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800254c:	2302      	movs	r3, #2
 800254e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002550:	2301      	movs	r3, #1
 8002552:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002554:	2300      	movs	r3, #0
 8002556:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_7CYCLES_5;
 8002558:	2303      	movs	r3, #3
 800255a:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800255c:	2300      	movs	r3, #0
 800255e:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8002560:	2300      	movs	r3, #0
 8002562:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002564:	463b      	mov	r3, r7
 8002566:	4619      	mov	r1, r3
 8002568:	4808      	ldr	r0, [pc, #32]	; (800258c <_ZL12MX_ADC2_Initv+0xc8>)
 800256a:	f001 f83d 	bl	80035e8 <HAL_ADC_ConfigChannel>
 800256e:	4603      	mov	r3, r0
 8002570:	2b00      	cmp	r3, #0
 8002572:	bf14      	ite	ne
 8002574:	2301      	movne	r3, #1
 8002576:	2300      	moveq	r3, #0
 8002578:	b2db      	uxtb	r3, r3
 800257a:	2b00      	cmp	r3, #0
 800257c:	d001      	beq.n	8002582 <_ZL12MX_ADC2_Initv+0xbe>
  {
    Error_Handler();
 800257e:	f000 fa4b 	bl	8002a18 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8002582:	bf00      	nop
 8002584:	3718      	adds	r7, #24
 8002586:	46bd      	mov	sp, r7
 8002588:	bd80      	pop	{r7, pc}
 800258a:	bf00      	nop
 800258c:	2000002c 	.word	0x2000002c
 8002590:	50000100 	.word	0x50000100

08002594 <_ZL11MX_CAN_Initv>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 8002598:	4b1a      	ldr	r3, [pc, #104]	; (8002604 <_ZL11MX_CAN_Initv+0x70>)
 800259a:	4a1b      	ldr	r2, [pc, #108]	; (8002608 <_ZL11MX_CAN_Initv+0x74>)
 800259c:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 3;
 800259e:	4b19      	ldr	r3, [pc, #100]	; (8002604 <_ZL11MX_CAN_Initv+0x70>)
 80025a0:	2203      	movs	r2, #3
 80025a2:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 80025a4:	4b17      	ldr	r3, [pc, #92]	; (8002604 <_ZL11MX_CAN_Initv+0x70>)
 80025a6:	2200      	movs	r2, #0
 80025a8:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80025aa:	4b16      	ldr	r3, [pc, #88]	; (8002604 <_ZL11MX_CAN_Initv+0x70>)
 80025ac:	2200      	movs	r2, #0
 80025ae:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_6TQ;
 80025b0:	4b14      	ldr	r3, [pc, #80]	; (8002604 <_ZL11MX_CAN_Initv+0x70>)
 80025b2:	f44f 22a0 	mov.w	r2, #327680	; 0x50000
 80025b6:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_5TQ;
 80025b8:	4b12      	ldr	r3, [pc, #72]	; (8002604 <_ZL11MX_CAN_Initv+0x70>)
 80025ba:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80025be:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 80025c0:	4b10      	ldr	r3, [pc, #64]	; (8002604 <_ZL11MX_CAN_Initv+0x70>)
 80025c2:	2200      	movs	r2, #0
 80025c4:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = ENABLE;
 80025c6:	4b0f      	ldr	r3, [pc, #60]	; (8002604 <_ZL11MX_CAN_Initv+0x70>)
 80025c8:	2201      	movs	r2, #1
 80025ca:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = ENABLE;
 80025cc:	4b0d      	ldr	r3, [pc, #52]	; (8002604 <_ZL11MX_CAN_Initv+0x70>)
 80025ce:	2201      	movs	r2, #1
 80025d0:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = ENABLE;
 80025d2:	4b0c      	ldr	r3, [pc, #48]	; (8002604 <_ZL11MX_CAN_Initv+0x70>)
 80025d4:	2201      	movs	r2, #1
 80025d6:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 80025d8:	4b0a      	ldr	r3, [pc, #40]	; (8002604 <_ZL11MX_CAN_Initv+0x70>)
 80025da:	2200      	movs	r2, #0
 80025dc:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 80025de:	4b09      	ldr	r3, [pc, #36]	; (8002604 <_ZL11MX_CAN_Initv+0x70>)
 80025e0:	2200      	movs	r2, #0
 80025e2:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 80025e4:	4807      	ldr	r0, [pc, #28]	; (8002604 <_ZL11MX_CAN_Initv+0x70>)
 80025e6:	f001 fc41 	bl	8003e6c <HAL_CAN_Init>
 80025ea:	4603      	mov	r3, r0
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	bf14      	ite	ne
 80025f0:	2301      	movne	r3, #1
 80025f2:	2300      	moveq	r3, #0
 80025f4:	b2db      	uxtb	r3, r3
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d001      	beq.n	80025fe <_ZL11MX_CAN_Initv+0x6a>
  {
    Error_Handler();
 80025fa:	f000 fa0d 	bl	8002a18 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 80025fe:	bf00      	nop
 8002600:	bd80      	pop	{r7, pc}
 8002602:	bf00      	nop
 8002604:	2000007c 	.word	0x2000007c
 8002608:	40006400 	.word	0x40006400

0800260c <_ZL12MX_TIM1_Initv>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	b088      	sub	sp, #32
 8002610:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002612:	f107 0310 	add.w	r3, r7, #16
 8002616:	2200      	movs	r2, #0
 8002618:	601a      	str	r2, [r3, #0]
 800261a:	605a      	str	r2, [r3, #4]
 800261c:	609a      	str	r2, [r3, #8]
 800261e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002620:	1d3b      	adds	r3, r7, #4
 8002622:	2200      	movs	r2, #0
 8002624:	601a      	str	r2, [r3, #0]
 8002626:	605a      	str	r2, [r3, #4]
 8002628:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800262a:	4b27      	ldr	r3, [pc, #156]	; (80026c8 <_ZL12MX_TIM1_Initv+0xbc>)
 800262c:	4a27      	ldr	r2, [pc, #156]	; (80026cc <_ZL12MX_TIM1_Initv+0xc0>)
 800262e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 2;
 8002630:	4b25      	ldr	r3, [pc, #148]	; (80026c8 <_ZL12MX_TIM1_Initv+0xbc>)
 8002632:	2202      	movs	r2, #2
 8002634:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002636:	4b24      	ldr	r3, [pc, #144]	; (80026c8 <_ZL12MX_TIM1_Initv+0xbc>)
 8002638:	2200      	movs	r2, #0
 800263a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 3600;
 800263c:	4b22      	ldr	r3, [pc, #136]	; (80026c8 <_ZL12MX_TIM1_Initv+0xbc>)
 800263e:	f44f 6261 	mov.w	r2, #3600	; 0xe10
 8002642:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002644:	4b20      	ldr	r3, [pc, #128]	; (80026c8 <_ZL12MX_TIM1_Initv+0xbc>)
 8002646:	2200      	movs	r2, #0
 8002648:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800264a:	4b1f      	ldr	r3, [pc, #124]	; (80026c8 <_ZL12MX_TIM1_Initv+0xbc>)
 800264c:	2200      	movs	r2, #0
 800264e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002650:	4b1d      	ldr	r3, [pc, #116]	; (80026c8 <_ZL12MX_TIM1_Initv+0xbc>)
 8002652:	2280      	movs	r2, #128	; 0x80
 8002654:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002656:	481c      	ldr	r0, [pc, #112]	; (80026c8 <_ZL12MX_TIM1_Initv+0xbc>)
 8002658:	f003 ff6e 	bl	8006538 <HAL_TIM_Base_Init>
 800265c:	4603      	mov	r3, r0
 800265e:	2b00      	cmp	r3, #0
 8002660:	bf14      	ite	ne
 8002662:	2301      	movne	r3, #1
 8002664:	2300      	moveq	r3, #0
 8002666:	b2db      	uxtb	r3, r3
 8002668:	2b00      	cmp	r3, #0
 800266a:	d001      	beq.n	8002670 <_ZL12MX_TIM1_Initv+0x64>
  {
    Error_Handler();
 800266c:	f000 f9d4 	bl	8002a18 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002670:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002674:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002676:	f107 0310 	add.w	r3, r7, #16
 800267a:	4619      	mov	r1, r3
 800267c:	4812      	ldr	r0, [pc, #72]	; (80026c8 <_ZL12MX_TIM1_Initv+0xbc>)
 800267e:	f004 fd99 	bl	80071b4 <HAL_TIM_ConfigClockSource>
 8002682:	4603      	mov	r3, r0
 8002684:	2b00      	cmp	r3, #0
 8002686:	bf14      	ite	ne
 8002688:	2301      	movne	r3, #1
 800268a:	2300      	moveq	r3, #0
 800268c:	b2db      	uxtb	r3, r3
 800268e:	2b00      	cmp	r3, #0
 8002690:	d001      	beq.n	8002696 <_ZL12MX_TIM1_Initv+0x8a>
  {
    Error_Handler();
 8002692:	f000 f9c1 	bl	8002a18 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002696:	2300      	movs	r3, #0
 8002698:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800269a:	2300      	movs	r3, #0
 800269c:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800269e:	2300      	movs	r3, #0
 80026a0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80026a2:	1d3b      	adds	r3, r7, #4
 80026a4:	4619      	mov	r1, r3
 80026a6:	4808      	ldr	r0, [pc, #32]	; (80026c8 <_ZL12MX_TIM1_Initv+0xbc>)
 80026a8:	f005 fa54 	bl	8007b54 <HAL_TIMEx_MasterConfigSynchronization>
 80026ac:	4603      	mov	r3, r0
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	bf14      	ite	ne
 80026b2:	2301      	movne	r3, #1
 80026b4:	2300      	moveq	r3, #0
 80026b6:	b2db      	uxtb	r3, r3
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d001      	beq.n	80026c0 <_ZL12MX_TIM1_Initv+0xb4>
  {
    Error_Handler();
 80026bc:	f000 f9ac 	bl	8002a18 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80026c0:	bf00      	nop
 80026c2:	3720      	adds	r7, #32
 80026c4:	46bd      	mov	sp, r7
 80026c6:	bd80      	pop	{r7, pc}
 80026c8:	200000a4 	.word	0x200000a4
 80026cc:	40012c00 	.word	0x40012c00

080026d0 <_ZL12MX_TIM2_Initv>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b08c      	sub	sp, #48	; 0x30
 80026d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80026d6:	f107 030c 	add.w	r3, r7, #12
 80026da:	2224      	movs	r2, #36	; 0x24
 80026dc:	2100      	movs	r1, #0
 80026de:	4618      	mov	r0, r3
 80026e0:	f005 fe1c 	bl	800831c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026e4:	463b      	mov	r3, r7
 80026e6:	2200      	movs	r2, #0
 80026e8:	601a      	str	r2, [r3, #0]
 80026ea:	605a      	str	r2, [r3, #4]
 80026ec:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80026ee:	4b26      	ldr	r3, [pc, #152]	; (8002788 <_ZL12MX_TIM2_Initv+0xb8>)
 80026f0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80026f4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80026f6:	4b24      	ldr	r3, [pc, #144]	; (8002788 <_ZL12MX_TIM2_Initv+0xb8>)
 80026f8:	2200      	movs	r2, #0
 80026fa:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026fc:	4b22      	ldr	r3, [pc, #136]	; (8002788 <_ZL12MX_TIM2_Initv+0xb8>)
 80026fe:	2200      	movs	r2, #0
 8002700:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8002702:	4b21      	ldr	r3, [pc, #132]	; (8002788 <_ZL12MX_TIM2_Initv+0xb8>)
 8002704:	f04f 32ff 	mov.w	r2, #4294967295
 8002708:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800270a:	4b1f      	ldr	r3, [pc, #124]	; (8002788 <_ZL12MX_TIM2_Initv+0xb8>)
 800270c:	2200      	movs	r2, #0
 800270e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002710:	4b1d      	ldr	r3, [pc, #116]	; (8002788 <_ZL12MX_TIM2_Initv+0xb8>)
 8002712:	2280      	movs	r2, #128	; 0x80
 8002714:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002716:	2303      	movs	r3, #3
 8002718:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800271a:	2300      	movs	r3, #0
 800271c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800271e:	2301      	movs	r3, #1
 8002720:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002722:	2300      	movs	r3, #0
 8002724:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 2;
 8002726:	2302      	movs	r3, #2
 8002728:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800272a:	2300      	movs	r3, #0
 800272c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800272e:	2301      	movs	r3, #1
 8002730:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002732:	2300      	movs	r3, #0
 8002734:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 2;
 8002736:	2302      	movs	r3, #2
 8002738:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 800273a:	f107 030c 	add.w	r3, r7, #12
 800273e:	4619      	mov	r1, r3
 8002740:	4811      	ldr	r0, [pc, #68]	; (8002788 <_ZL12MX_TIM2_Initv+0xb8>)
 8002742:	f004 f929 	bl	8006998 <HAL_TIM_Encoder_Init>
 8002746:	4603      	mov	r3, r0
 8002748:	2b00      	cmp	r3, #0
 800274a:	bf14      	ite	ne
 800274c:	2301      	movne	r3, #1
 800274e:	2300      	moveq	r3, #0
 8002750:	b2db      	uxtb	r3, r3
 8002752:	2b00      	cmp	r3, #0
 8002754:	d001      	beq.n	800275a <_ZL12MX_TIM2_Initv+0x8a>
  {
    Error_Handler();
 8002756:	f000 f95f 	bl	8002a18 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800275a:	2300      	movs	r3, #0
 800275c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800275e:	2300      	movs	r3, #0
 8002760:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002762:	463b      	mov	r3, r7
 8002764:	4619      	mov	r1, r3
 8002766:	4808      	ldr	r0, [pc, #32]	; (8002788 <_ZL12MX_TIM2_Initv+0xb8>)
 8002768:	f005 f9f4 	bl	8007b54 <HAL_TIMEx_MasterConfigSynchronization>
 800276c:	4603      	mov	r3, r0
 800276e:	2b00      	cmp	r3, #0
 8002770:	bf14      	ite	ne
 8002772:	2301      	movne	r3, #1
 8002774:	2300      	moveq	r3, #0
 8002776:	b2db      	uxtb	r3, r3
 8002778:	2b00      	cmp	r3, #0
 800277a:	d001      	beq.n	8002780 <_ZL12MX_TIM2_Initv+0xb0>
  {
    Error_Handler();
 800277c:	f000 f94c 	bl	8002a18 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002780:	bf00      	nop
 8002782:	3730      	adds	r7, #48	; 0x30
 8002784:	46bd      	mov	sp, r7
 8002786:	bd80      	pop	{r7, pc}
 8002788:	200000f0 	.word	0x200000f0

0800278c <_ZL12MX_TIM3_Initv>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b08e      	sub	sp, #56	; 0x38
 8002790:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002792:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002796:	2200      	movs	r2, #0
 8002798:	601a      	str	r2, [r3, #0]
 800279a:	605a      	str	r2, [r3, #4]
 800279c:	609a      	str	r2, [r3, #8]
 800279e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80027a0:	f107 031c 	add.w	r3, r7, #28
 80027a4:	2200      	movs	r2, #0
 80027a6:	601a      	str	r2, [r3, #0]
 80027a8:	605a      	str	r2, [r3, #4]
 80027aa:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80027ac:	463b      	mov	r3, r7
 80027ae:	2200      	movs	r2, #0
 80027b0:	601a      	str	r2, [r3, #0]
 80027b2:	605a      	str	r2, [r3, #4]
 80027b4:	609a      	str	r2, [r3, #8]
 80027b6:	60da      	str	r2, [r3, #12]
 80027b8:	611a      	str	r2, [r3, #16]
 80027ba:	615a      	str	r2, [r3, #20]
 80027bc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80027be:	4b3d      	ldr	r3, [pc, #244]	; (80028b4 <_ZL12MX_TIM3_Initv+0x128>)
 80027c0:	4a3d      	ldr	r2, [pc, #244]	; (80028b8 <_ZL12MX_TIM3_Initv+0x12c>)
 80027c2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80027c4:	4b3b      	ldr	r3, [pc, #236]	; (80028b4 <_ZL12MX_TIM3_Initv+0x128>)
 80027c6:	2200      	movs	r2, #0
 80027c8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80027ca:	4b3a      	ldr	r3, [pc, #232]	; (80028b4 <_ZL12MX_TIM3_Initv+0x128>)
 80027cc:	2200      	movs	r2, #0
 80027ce:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 719;
 80027d0:	4b38      	ldr	r3, [pc, #224]	; (80028b4 <_ZL12MX_TIM3_Initv+0x128>)
 80027d2:	f240 22cf 	movw	r2, #719	; 0x2cf
 80027d6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80027d8:	4b36      	ldr	r3, [pc, #216]	; (80028b4 <_ZL12MX_TIM3_Initv+0x128>)
 80027da:	2200      	movs	r2, #0
 80027dc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80027de:	4b35      	ldr	r3, [pc, #212]	; (80028b4 <_ZL12MX_TIM3_Initv+0x128>)
 80027e0:	2280      	movs	r2, #128	; 0x80
 80027e2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80027e4:	4833      	ldr	r0, [pc, #204]	; (80028b4 <_ZL12MX_TIM3_Initv+0x128>)
 80027e6:	f003 fea7 	bl	8006538 <HAL_TIM_Base_Init>
 80027ea:	4603      	mov	r3, r0
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	bf14      	ite	ne
 80027f0:	2301      	movne	r3, #1
 80027f2:	2300      	moveq	r3, #0
 80027f4:	b2db      	uxtb	r3, r3
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d001      	beq.n	80027fe <_ZL12MX_TIM3_Initv+0x72>
  {
    Error_Handler();
 80027fa:	f000 f90d 	bl	8002a18 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80027fe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002802:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002804:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002808:	4619      	mov	r1, r3
 800280a:	482a      	ldr	r0, [pc, #168]	; (80028b4 <_ZL12MX_TIM3_Initv+0x128>)
 800280c:	f004 fcd2 	bl	80071b4 <HAL_TIM_ConfigClockSource>
 8002810:	4603      	mov	r3, r0
 8002812:	2b00      	cmp	r3, #0
 8002814:	bf14      	ite	ne
 8002816:	2301      	movne	r3, #1
 8002818:	2300      	moveq	r3, #0
 800281a:	b2db      	uxtb	r3, r3
 800281c:	2b00      	cmp	r3, #0
 800281e:	d001      	beq.n	8002824 <_ZL12MX_TIM3_Initv+0x98>
  {
    Error_Handler();
 8002820:	f000 f8fa 	bl	8002a18 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002824:	4823      	ldr	r0, [pc, #140]	; (80028b4 <_ZL12MX_TIM3_Initv+0x128>)
 8002826:	f003 ff6a 	bl	80066fe <HAL_TIM_PWM_Init>
 800282a:	4603      	mov	r3, r0
 800282c:	2b00      	cmp	r3, #0
 800282e:	bf14      	ite	ne
 8002830:	2301      	movne	r3, #1
 8002832:	2300      	moveq	r3, #0
 8002834:	b2db      	uxtb	r3, r3
 8002836:	2b00      	cmp	r3, #0
 8002838:	d001      	beq.n	800283e <_ZL12MX_TIM3_Initv+0xb2>
  {
    Error_Handler();
 800283a:	f000 f8ed 	bl	8002a18 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800283e:	2300      	movs	r3, #0
 8002840:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002842:	2300      	movs	r3, #0
 8002844:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002846:	f107 031c 	add.w	r3, r7, #28
 800284a:	4619      	mov	r1, r3
 800284c:	4819      	ldr	r0, [pc, #100]	; (80028b4 <_ZL12MX_TIM3_Initv+0x128>)
 800284e:	f005 f981 	bl	8007b54 <HAL_TIMEx_MasterConfigSynchronization>
 8002852:	4603      	mov	r3, r0
 8002854:	2b00      	cmp	r3, #0
 8002856:	bf14      	ite	ne
 8002858:	2301      	movne	r3, #1
 800285a:	2300      	moveq	r3, #0
 800285c:	b2db      	uxtb	r3, r3
 800285e:	2b00      	cmp	r3, #0
 8002860:	d001      	beq.n	8002866 <_ZL12MX_TIM3_Initv+0xda>
  {
    Error_Handler();
 8002862:	f000 f8d9 	bl	8002a18 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002866:	2360      	movs	r3, #96	; 0x60
 8002868:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800286a:	2300      	movs	r3, #0
 800286c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800286e:	2300      	movs	r3, #0
 8002870:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002872:	2300      	movs	r3, #0
 8002874:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002876:	463b      	mov	r3, r7
 8002878:	2208      	movs	r2, #8
 800287a:	4619      	mov	r1, r3
 800287c:	480d      	ldr	r0, [pc, #52]	; (80028b4 <_ZL12MX_TIM3_Initv+0x128>)
 800287e:	f004 fb85 	bl	8006f8c <HAL_TIM_PWM_ConfigChannel>
 8002882:	4603      	mov	r3, r0
 8002884:	2b00      	cmp	r3, #0
 8002886:	bf14      	ite	ne
 8002888:	2301      	movne	r3, #1
 800288a:	2300      	moveq	r3, #0
 800288c:	b2db      	uxtb	r3, r3
 800288e:	2b00      	cmp	r3, #0
 8002890:	d001      	beq.n	8002896 <_ZL12MX_TIM3_Initv+0x10a>
  {
    Error_Handler();
 8002892:	f000 f8c1 	bl	8002a18 <Error_Handler>
  }
  __HAL_TIM_DISABLE_OCxPRELOAD(&htim3, TIM_CHANNEL_3);
 8002896:	4b07      	ldr	r3, [pc, #28]	; (80028b4 <_ZL12MX_TIM3_Initv+0x128>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	69da      	ldr	r2, [r3, #28]
 800289c:	4b05      	ldr	r3, [pc, #20]	; (80028b4 <_ZL12MX_TIM3_Initv+0x128>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f022 0208 	bic.w	r2, r2, #8
 80028a4:	61da      	str	r2, [r3, #28]
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80028a6:	4803      	ldr	r0, [pc, #12]	; (80028b4 <_ZL12MX_TIM3_Initv+0x128>)
 80028a8:	f000 f9ec 	bl	8002c84 <HAL_TIM_MspPostInit>

}
 80028ac:	bf00      	nop
 80028ae:	3738      	adds	r7, #56	; 0x38
 80028b0:	46bd      	mov	sp, r7
 80028b2:	bd80      	pop	{r7, pc}
 80028b4:	2000013c 	.word	0x2000013c
 80028b8:	40000400 	.word	0x40000400

080028bc <_ZL19MX_USART1_UART_Initv>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80028c0:	4b16      	ldr	r3, [pc, #88]	; (800291c <_ZL19MX_USART1_UART_Initv+0x60>)
 80028c2:	4a17      	ldr	r2, [pc, #92]	; (8002920 <_ZL19MX_USART1_UART_Initv+0x64>)
 80028c4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 80028c6:	4b15      	ldr	r3, [pc, #84]	; (800291c <_ZL19MX_USART1_UART_Initv+0x60>)
 80028c8:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 80028cc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80028ce:	4b13      	ldr	r3, [pc, #76]	; (800291c <_ZL19MX_USART1_UART_Initv+0x60>)
 80028d0:	2200      	movs	r2, #0
 80028d2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80028d4:	4b11      	ldr	r3, [pc, #68]	; (800291c <_ZL19MX_USART1_UART_Initv+0x60>)
 80028d6:	2200      	movs	r2, #0
 80028d8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80028da:	4b10      	ldr	r3, [pc, #64]	; (800291c <_ZL19MX_USART1_UART_Initv+0x60>)
 80028dc:	2200      	movs	r2, #0
 80028de:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80028e0:	4b0e      	ldr	r3, [pc, #56]	; (800291c <_ZL19MX_USART1_UART_Initv+0x60>)
 80028e2:	220c      	movs	r2, #12
 80028e4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80028e6:	4b0d      	ldr	r3, [pc, #52]	; (800291c <_ZL19MX_USART1_UART_Initv+0x60>)
 80028e8:	2200      	movs	r2, #0
 80028ea:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80028ec:	4b0b      	ldr	r3, [pc, #44]	; (800291c <_ZL19MX_USART1_UART_Initv+0x60>)
 80028ee:	2200      	movs	r2, #0
 80028f0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80028f2:	4b0a      	ldr	r3, [pc, #40]	; (800291c <_ZL19MX_USART1_UART_Initv+0x60>)
 80028f4:	2200      	movs	r2, #0
 80028f6:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80028f8:	4b08      	ldr	r3, [pc, #32]	; (800291c <_ZL19MX_USART1_UART_Initv+0x60>)
 80028fa:	2200      	movs	r2, #0
 80028fc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80028fe:	4807      	ldr	r0, [pc, #28]	; (800291c <_ZL19MX_USART1_UART_Initv+0x60>)
 8002900:	f005 f9b4 	bl	8007c6c <HAL_UART_Init>
 8002904:	4603      	mov	r3, r0
 8002906:	2b00      	cmp	r3, #0
 8002908:	bf14      	ite	ne
 800290a:	2301      	movne	r3, #1
 800290c:	2300      	moveq	r3, #0
 800290e:	b2db      	uxtb	r3, r3
 8002910:	2b00      	cmp	r3, #0
 8002912:	d001      	beq.n	8002918 <_ZL19MX_USART1_UART_Initv+0x5c>
  {
    Error_Handler();
 8002914:	f000 f880 	bl	8002a18 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002918:	bf00      	nop
 800291a:	bd80      	pop	{r7, pc}
 800291c:	20000188 	.word	0x20000188
 8002920:	40013800 	.word	0x40013800

08002924 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	b088      	sub	sp, #32
 8002928:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800292a:	f107 030c 	add.w	r3, r7, #12
 800292e:	2200      	movs	r2, #0
 8002930:	601a      	str	r2, [r3, #0]
 8002932:	605a      	str	r2, [r3, #4]
 8002934:	609a      	str	r2, [r3, #8]
 8002936:	60da      	str	r2, [r3, #12]
 8002938:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800293a:	4b35      	ldr	r3, [pc, #212]	; (8002a10 <_ZL12MX_GPIO_Initv+0xec>)
 800293c:	695b      	ldr	r3, [r3, #20]
 800293e:	4a34      	ldr	r2, [pc, #208]	; (8002a10 <_ZL12MX_GPIO_Initv+0xec>)
 8002940:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002944:	6153      	str	r3, [r2, #20]
 8002946:	4b32      	ldr	r3, [pc, #200]	; (8002a10 <_ZL12MX_GPIO_Initv+0xec>)
 8002948:	695b      	ldr	r3, [r3, #20]
 800294a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800294e:	60bb      	str	r3, [r7, #8]
 8002950:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002952:	4b2f      	ldr	r3, [pc, #188]	; (8002a10 <_ZL12MX_GPIO_Initv+0xec>)
 8002954:	695b      	ldr	r3, [r3, #20]
 8002956:	4a2e      	ldr	r2, [pc, #184]	; (8002a10 <_ZL12MX_GPIO_Initv+0xec>)
 8002958:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800295c:	6153      	str	r3, [r2, #20]
 800295e:	4b2c      	ldr	r3, [pc, #176]	; (8002a10 <_ZL12MX_GPIO_Initv+0xec>)
 8002960:	695b      	ldr	r3, [r3, #20]
 8002962:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002966:	607b      	str	r3, [r7, #4]
 8002968:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800296a:	4b29      	ldr	r3, [pc, #164]	; (8002a10 <_ZL12MX_GPIO_Initv+0xec>)
 800296c:	695b      	ldr	r3, [r3, #20]
 800296e:	4a28      	ldr	r2, [pc, #160]	; (8002a10 <_ZL12MX_GPIO_Initv+0xec>)
 8002970:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002974:	6153      	str	r3, [r2, #20]
 8002976:	4b26      	ldr	r3, [pc, #152]	; (8002a10 <_ZL12MX_GPIO_Initv+0xec>)
 8002978:	695b      	ldr	r3, [r3, #20]
 800297a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800297e:	603b      	str	r3, [r7, #0]
 8002980:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 8002982:	2200      	movs	r2, #0
 8002984:	2180      	movs	r1, #128	; 0x80
 8002986:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800298a:	f002 fb57 	bl	800503c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 800298e:	2200      	movs	r2, #0
 8002990:	2130      	movs	r1, #48	; 0x30
 8002992:	4820      	ldr	r0, [pc, #128]	; (8002a14 <_ZL12MX_GPIO_Initv+0xf0>)
 8002994:	f002 fb52 	bl	800503c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA2 PA3 PA8 PA9
                           PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_8|GPIO_PIN_9
 8002998:	f240 730c 	movw	r3, #1804	; 0x70c
 800299c:	60fb      	str	r3, [r7, #12]
                          |GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800299e:	2300      	movs	r3, #0
 80029a0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80029a2:	2301      	movs	r3, #1
 80029a4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029a6:	f107 030c 	add.w	r3, r7, #12
 80029aa:	4619      	mov	r1, r3
 80029ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80029b0:	f002 f9ba 	bl	8004d28 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80029b4:	2380      	movs	r3, #128	; 0x80
 80029b6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029b8:	2301      	movs	r3, #1
 80029ba:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029bc:	2300      	movs	r3, #0
 80029be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029c0:	2300      	movs	r3, #0
 80029c2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029c4:	f107 030c 	add.w	r3, r7, #12
 80029c8:	4619      	mov	r1, r3
 80029ca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80029ce:	f002 f9ab 	bl	8004d28 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80029d2:	2302      	movs	r3, #2
 80029d4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80029d6:	2300      	movs	r3, #0
 80029d8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80029da:	2301      	movs	r3, #1
 80029dc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029de:	f107 030c 	add.w	r3, r7, #12
 80029e2:	4619      	mov	r1, r3
 80029e4:	480b      	ldr	r0, [pc, #44]	; (8002a14 <_ZL12MX_GPIO_Initv+0xf0>)
 80029e6:	f002 f99f 	bl	8004d28 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80029ea:	2330      	movs	r3, #48	; 0x30
 80029ec:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029ee:	2301      	movs	r3, #1
 80029f0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029f2:	2300      	movs	r3, #0
 80029f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029f6:	2300      	movs	r3, #0
 80029f8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029fa:	f107 030c 	add.w	r3, r7, #12
 80029fe:	4619      	mov	r1, r3
 8002a00:	4804      	ldr	r0, [pc, #16]	; (8002a14 <_ZL12MX_GPIO_Initv+0xf0>)
 8002a02:	f002 f991 	bl	8004d28 <HAL_GPIO_Init>

}
 8002a06:	bf00      	nop
 8002a08:	3720      	adds	r7, #32
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bd80      	pop	{r7, pc}
 8002a0e:	bf00      	nop
 8002a10:	40021000 	.word	0x40021000
 8002a14:	48000400 	.word	0x48000400

08002a18 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002a1c:	b672      	cpsid	i
}
 8002a1e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002a20:	e7fe      	b.n	8002a20 <Error_Handler+0x8>
	...

08002a24 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002a24:	b480      	push	{r7}
 8002a26:	b083      	sub	sp, #12
 8002a28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a2a:	4b0f      	ldr	r3, [pc, #60]	; (8002a68 <HAL_MspInit+0x44>)
 8002a2c:	699b      	ldr	r3, [r3, #24]
 8002a2e:	4a0e      	ldr	r2, [pc, #56]	; (8002a68 <HAL_MspInit+0x44>)
 8002a30:	f043 0301 	orr.w	r3, r3, #1
 8002a34:	6193      	str	r3, [r2, #24]
 8002a36:	4b0c      	ldr	r3, [pc, #48]	; (8002a68 <HAL_MspInit+0x44>)
 8002a38:	699b      	ldr	r3, [r3, #24]
 8002a3a:	f003 0301 	and.w	r3, r3, #1
 8002a3e:	607b      	str	r3, [r7, #4]
 8002a40:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a42:	4b09      	ldr	r3, [pc, #36]	; (8002a68 <HAL_MspInit+0x44>)
 8002a44:	69db      	ldr	r3, [r3, #28]
 8002a46:	4a08      	ldr	r2, [pc, #32]	; (8002a68 <HAL_MspInit+0x44>)
 8002a48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a4c:	61d3      	str	r3, [r2, #28]
 8002a4e:	4b06      	ldr	r3, [pc, #24]	; (8002a68 <HAL_MspInit+0x44>)
 8002a50:	69db      	ldr	r3, [r3, #28]
 8002a52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a56:	603b      	str	r3, [r7, #0]
 8002a58:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002a5a:	bf00      	nop
 8002a5c:	370c      	adds	r7, #12
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a64:	4770      	bx	lr
 8002a66:	bf00      	nop
 8002a68:	40021000 	.word	0x40021000

08002a6c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b08a      	sub	sp, #40	; 0x28
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a74:	f107 0314 	add.w	r3, r7, #20
 8002a78:	2200      	movs	r2, #0
 8002a7a:	601a      	str	r2, [r3, #0]
 8002a7c:	605a      	str	r2, [r3, #4]
 8002a7e:	609a      	str	r2, [r3, #8]
 8002a80:	60da      	str	r2, [r3, #12]
 8002a82:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC2)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	4a15      	ldr	r2, [pc, #84]	; (8002ae0 <HAL_ADC_MspInit+0x74>)
 8002a8a:	4293      	cmp	r3, r2
 8002a8c:	d124      	bne.n	8002ad8 <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8002a8e:	4b15      	ldr	r3, [pc, #84]	; (8002ae4 <HAL_ADC_MspInit+0x78>)
 8002a90:	695b      	ldr	r3, [r3, #20]
 8002a92:	4a14      	ldr	r2, [pc, #80]	; (8002ae4 <HAL_ADC_MspInit+0x78>)
 8002a94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a98:	6153      	str	r3, [r2, #20]
 8002a9a:	4b12      	ldr	r3, [pc, #72]	; (8002ae4 <HAL_ADC_MspInit+0x78>)
 8002a9c:	695b      	ldr	r3, [r3, #20]
 8002a9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002aa2:	613b      	str	r3, [r7, #16]
 8002aa4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002aa6:	4b0f      	ldr	r3, [pc, #60]	; (8002ae4 <HAL_ADC_MspInit+0x78>)
 8002aa8:	695b      	ldr	r3, [r3, #20]
 8002aaa:	4a0e      	ldr	r2, [pc, #56]	; (8002ae4 <HAL_ADC_MspInit+0x78>)
 8002aac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ab0:	6153      	str	r3, [r2, #20]
 8002ab2:	4b0c      	ldr	r3, [pc, #48]	; (8002ae4 <HAL_ADC_MspInit+0x78>)
 8002ab4:	695b      	ldr	r3, [r3, #20]
 8002ab6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002aba:	60fb      	str	r3, [r7, #12]
 8002abc:	68fb      	ldr	r3, [r7, #12]
    /**ADC2 GPIO Configuration
    PA5     ------> ADC2_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002abe:	2320      	movs	r3, #32
 8002ac0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002ac2:	2303      	movs	r3, #3
 8002ac4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002aca:	f107 0314 	add.w	r3, r7, #20
 8002ace:	4619      	mov	r1, r3
 8002ad0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002ad4:	f002 f928 	bl	8004d28 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8002ad8:	bf00      	nop
 8002ada:	3728      	adds	r7, #40	; 0x28
 8002adc:	46bd      	mov	sp, r7
 8002ade:	bd80      	pop	{r7, pc}
 8002ae0:	50000100 	.word	0x50000100
 8002ae4:	40021000 	.word	0x40021000

08002ae8 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b08a      	sub	sp, #40	; 0x28
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002af0:	f107 0314 	add.w	r3, r7, #20
 8002af4:	2200      	movs	r2, #0
 8002af6:	601a      	str	r2, [r3, #0]
 8002af8:	605a      	str	r2, [r3, #4]
 8002afa:	609a      	str	r2, [r3, #8]
 8002afc:	60da      	str	r2, [r3, #12]
 8002afe:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	4a20      	ldr	r2, [pc, #128]	; (8002b88 <HAL_CAN_MspInit+0xa0>)
 8002b06:	4293      	cmp	r3, r2
 8002b08:	d139      	bne.n	8002b7e <HAL_CAN_MspInit+0x96>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8002b0a:	4b20      	ldr	r3, [pc, #128]	; (8002b8c <HAL_CAN_MspInit+0xa4>)
 8002b0c:	69db      	ldr	r3, [r3, #28]
 8002b0e:	4a1f      	ldr	r2, [pc, #124]	; (8002b8c <HAL_CAN_MspInit+0xa4>)
 8002b10:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002b14:	61d3      	str	r3, [r2, #28]
 8002b16:	4b1d      	ldr	r3, [pc, #116]	; (8002b8c <HAL_CAN_MspInit+0xa4>)
 8002b18:	69db      	ldr	r3, [r3, #28]
 8002b1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b1e:	613b      	str	r3, [r7, #16]
 8002b20:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b22:	4b1a      	ldr	r3, [pc, #104]	; (8002b8c <HAL_CAN_MspInit+0xa4>)
 8002b24:	695b      	ldr	r3, [r3, #20]
 8002b26:	4a19      	ldr	r2, [pc, #100]	; (8002b8c <HAL_CAN_MspInit+0xa4>)
 8002b28:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002b2c:	6153      	str	r3, [r2, #20]
 8002b2e:	4b17      	ldr	r3, [pc, #92]	; (8002b8c <HAL_CAN_MspInit+0xa4>)
 8002b30:	695b      	ldr	r3, [r3, #20]
 8002b32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b36:	60fb      	str	r3, [r7, #12]
 8002b38:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8002b3a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8002b3e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b40:	2302      	movs	r3, #2
 8002b42:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b44:	2300      	movs	r3, #0
 8002b46:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002b48:	2303      	movs	r3, #3
 8002b4a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 8002b4c:	2309      	movs	r3, #9
 8002b4e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b50:	f107 0314 	add.w	r3, r7, #20
 8002b54:	4619      	mov	r1, r3
 8002b56:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002b5a:	f002 f8e5 	bl	8004d28 <HAL_GPIO_Init>

    /* CAN interrupt Init */
    HAL_NVIC_SetPriority(CAN_RX0_IRQn, 2, 0);
 8002b5e:	2200      	movs	r2, #0
 8002b60:	2102      	movs	r1, #2
 8002b62:	2014      	movs	r0, #20
 8002b64:	f002 f8a9 	bl	8004cba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN_RX0_IRQn);
 8002b68:	2014      	movs	r0, #20
 8002b6a:	f002 f8c2 	bl	8004cf2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN_RX1_IRQn, 3, 0);
 8002b6e:	2200      	movs	r2, #0
 8002b70:	2103      	movs	r1, #3
 8002b72:	2015      	movs	r0, #21
 8002b74:	f002 f8a1 	bl	8004cba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN_RX1_IRQn);
 8002b78:	2015      	movs	r0, #21
 8002b7a:	f002 f8ba 	bl	8004cf2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }

}
 8002b7e:	bf00      	nop
 8002b80:	3728      	adds	r7, #40	; 0x28
 8002b82:	46bd      	mov	sp, r7
 8002b84:	bd80      	pop	{r7, pc}
 8002b86:	bf00      	nop
 8002b88:	40006400 	.word	0x40006400
 8002b8c:	40021000 	.word	0x40021000

08002b90 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	b084      	sub	sp, #16
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	4a16      	ldr	r2, [pc, #88]	; (8002bf8 <HAL_TIM_Base_MspInit+0x68>)
 8002b9e:	4293      	cmp	r3, r2
 8002ba0:	d114      	bne.n	8002bcc <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002ba2:	4b16      	ldr	r3, [pc, #88]	; (8002bfc <HAL_TIM_Base_MspInit+0x6c>)
 8002ba4:	699b      	ldr	r3, [r3, #24]
 8002ba6:	4a15      	ldr	r2, [pc, #84]	; (8002bfc <HAL_TIM_Base_MspInit+0x6c>)
 8002ba8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002bac:	6193      	str	r3, [r2, #24]
 8002bae:	4b13      	ldr	r3, [pc, #76]	; (8002bfc <HAL_TIM_Base_MspInit+0x6c>)
 8002bb0:	699b      	ldr	r3, [r3, #24]
 8002bb2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002bb6:	60fb      	str	r3, [r7, #12]
 8002bb8:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 4, 0);
 8002bba:	2200      	movs	r2, #0
 8002bbc:	2104      	movs	r1, #4
 8002bbe:	2019      	movs	r0, #25
 8002bc0:	f002 f87b 	bl	8004cba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8002bc4:	2019      	movs	r0, #25
 8002bc6:	f002 f894 	bl	8004cf2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002bca:	e010      	b.n	8002bee <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM3)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	4a0b      	ldr	r2, [pc, #44]	; (8002c00 <HAL_TIM_Base_MspInit+0x70>)
 8002bd2:	4293      	cmp	r3, r2
 8002bd4:	d10b      	bne.n	8002bee <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002bd6:	4b09      	ldr	r3, [pc, #36]	; (8002bfc <HAL_TIM_Base_MspInit+0x6c>)
 8002bd8:	69db      	ldr	r3, [r3, #28]
 8002bda:	4a08      	ldr	r2, [pc, #32]	; (8002bfc <HAL_TIM_Base_MspInit+0x6c>)
 8002bdc:	f043 0302 	orr.w	r3, r3, #2
 8002be0:	61d3      	str	r3, [r2, #28]
 8002be2:	4b06      	ldr	r3, [pc, #24]	; (8002bfc <HAL_TIM_Base_MspInit+0x6c>)
 8002be4:	69db      	ldr	r3, [r3, #28]
 8002be6:	f003 0302 	and.w	r3, r3, #2
 8002bea:	60bb      	str	r3, [r7, #8]
 8002bec:	68bb      	ldr	r3, [r7, #8]
}
 8002bee:	bf00      	nop
 8002bf0:	3710      	adds	r7, #16
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	bd80      	pop	{r7, pc}
 8002bf6:	bf00      	nop
 8002bf8:	40012c00 	.word	0x40012c00
 8002bfc:	40021000 	.word	0x40021000
 8002c00:	40000400 	.word	0x40000400

08002c04 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b08a      	sub	sp, #40	; 0x28
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c0c:	f107 0314 	add.w	r3, r7, #20
 8002c10:	2200      	movs	r2, #0
 8002c12:	601a      	str	r2, [r3, #0]
 8002c14:	605a      	str	r2, [r3, #4]
 8002c16:	609a      	str	r2, [r3, #8]
 8002c18:	60da      	str	r2, [r3, #12]
 8002c1a:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c24:	d128      	bne.n	8002c78 <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002c26:	4b16      	ldr	r3, [pc, #88]	; (8002c80 <HAL_TIM_Encoder_MspInit+0x7c>)
 8002c28:	69db      	ldr	r3, [r3, #28]
 8002c2a:	4a15      	ldr	r2, [pc, #84]	; (8002c80 <HAL_TIM_Encoder_MspInit+0x7c>)
 8002c2c:	f043 0301 	orr.w	r3, r3, #1
 8002c30:	61d3      	str	r3, [r2, #28]
 8002c32:	4b13      	ldr	r3, [pc, #76]	; (8002c80 <HAL_TIM_Encoder_MspInit+0x7c>)
 8002c34:	69db      	ldr	r3, [r3, #28]
 8002c36:	f003 0301 	and.w	r3, r3, #1
 8002c3a:	613b      	str	r3, [r7, #16]
 8002c3c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c3e:	4b10      	ldr	r3, [pc, #64]	; (8002c80 <HAL_TIM_Encoder_MspInit+0x7c>)
 8002c40:	695b      	ldr	r3, [r3, #20]
 8002c42:	4a0f      	ldr	r2, [pc, #60]	; (8002c80 <HAL_TIM_Encoder_MspInit+0x7c>)
 8002c44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c48:	6153      	str	r3, [r2, #20]
 8002c4a:	4b0d      	ldr	r3, [pc, #52]	; (8002c80 <HAL_TIM_Encoder_MspInit+0x7c>)
 8002c4c:	695b      	ldr	r3, [r3, #20]
 8002c4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c52:	60fb      	str	r3, [r7, #12]
 8002c54:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002c56:	2303      	movs	r3, #3
 8002c58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c5a:	2302      	movs	r3, #2
 8002c5c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c5e:	2300      	movs	r3, #0
 8002c60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c62:	2300      	movs	r3, #0
 8002c64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002c66:	2301      	movs	r3, #1
 8002c68:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c6a:	f107 0314 	add.w	r3, r7, #20
 8002c6e:	4619      	mov	r1, r3
 8002c70:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002c74:	f002 f858 	bl	8004d28 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002c78:	bf00      	nop
 8002c7a:	3728      	adds	r7, #40	; 0x28
 8002c7c:	46bd      	mov	sp, r7
 8002c7e:	bd80      	pop	{r7, pc}
 8002c80:	40021000 	.word	0x40021000

08002c84 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b088      	sub	sp, #32
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c8c:	f107 030c 	add.w	r3, r7, #12
 8002c90:	2200      	movs	r2, #0
 8002c92:	601a      	str	r2, [r3, #0]
 8002c94:	605a      	str	r2, [r3, #4]
 8002c96:	609a      	str	r2, [r3, #8]
 8002c98:	60da      	str	r2, [r3, #12]
 8002c9a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	4a11      	ldr	r2, [pc, #68]	; (8002ce8 <HAL_TIM_MspPostInit+0x64>)
 8002ca2:	4293      	cmp	r3, r2
 8002ca4:	d11b      	bne.n	8002cde <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ca6:	4b11      	ldr	r3, [pc, #68]	; (8002cec <HAL_TIM_MspPostInit+0x68>)
 8002ca8:	695b      	ldr	r3, [r3, #20]
 8002caa:	4a10      	ldr	r2, [pc, #64]	; (8002cec <HAL_TIM_MspPostInit+0x68>)
 8002cac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002cb0:	6153      	str	r3, [r2, #20]
 8002cb2:	4b0e      	ldr	r3, [pc, #56]	; (8002cec <HAL_TIM_MspPostInit+0x68>)
 8002cb4:	695b      	ldr	r3, [r3, #20]
 8002cb6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002cba:	60bb      	str	r3, [r7, #8]
 8002cbc:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002cbe:	2301      	movs	r3, #1
 8002cc0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cc2:	2302      	movs	r3, #2
 8002cc4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cca:	2300      	movs	r3, #0
 8002ccc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002cce:	2302      	movs	r3, #2
 8002cd0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cd2:	f107 030c 	add.w	r3, r7, #12
 8002cd6:	4619      	mov	r1, r3
 8002cd8:	4805      	ldr	r0, [pc, #20]	; (8002cf0 <HAL_TIM_MspPostInit+0x6c>)
 8002cda:	f002 f825 	bl	8004d28 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002cde:	bf00      	nop
 8002ce0:	3720      	adds	r7, #32
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	bd80      	pop	{r7, pc}
 8002ce6:	bf00      	nop
 8002ce8:	40000400 	.word	0x40000400
 8002cec:	40021000 	.word	0x40021000
 8002cf0:	48000400 	.word	0x48000400

08002cf4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b08a      	sub	sp, #40	; 0x28
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cfc:	f107 0314 	add.w	r3, r7, #20
 8002d00:	2200      	movs	r2, #0
 8002d02:	601a      	str	r2, [r3, #0]
 8002d04:	605a      	str	r2, [r3, #4]
 8002d06:	609a      	str	r2, [r3, #8]
 8002d08:	60da      	str	r2, [r3, #12]
 8002d0a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	4a17      	ldr	r2, [pc, #92]	; (8002d70 <HAL_UART_MspInit+0x7c>)
 8002d12:	4293      	cmp	r3, r2
 8002d14:	d127      	bne.n	8002d66 <HAL_UART_MspInit+0x72>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002d16:	4b17      	ldr	r3, [pc, #92]	; (8002d74 <HAL_UART_MspInit+0x80>)
 8002d18:	699b      	ldr	r3, [r3, #24]
 8002d1a:	4a16      	ldr	r2, [pc, #88]	; (8002d74 <HAL_UART_MspInit+0x80>)
 8002d1c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002d20:	6193      	str	r3, [r2, #24]
 8002d22:	4b14      	ldr	r3, [pc, #80]	; (8002d74 <HAL_UART_MspInit+0x80>)
 8002d24:	699b      	ldr	r3, [r3, #24]
 8002d26:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002d2a:	613b      	str	r3, [r7, #16]
 8002d2c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d2e:	4b11      	ldr	r3, [pc, #68]	; (8002d74 <HAL_UART_MspInit+0x80>)
 8002d30:	695b      	ldr	r3, [r3, #20]
 8002d32:	4a10      	ldr	r2, [pc, #64]	; (8002d74 <HAL_UART_MspInit+0x80>)
 8002d34:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002d38:	6153      	str	r3, [r2, #20]
 8002d3a:	4b0e      	ldr	r3, [pc, #56]	; (8002d74 <HAL_UART_MspInit+0x80>)
 8002d3c:	695b      	ldr	r3, [r3, #20]
 8002d3e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002d42:	60fb      	str	r3, [r7, #12]
 8002d44:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002d46:	23c0      	movs	r3, #192	; 0xc0
 8002d48:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d4a:	2302      	movs	r3, #2
 8002d4c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d4e:	2300      	movs	r3, #0
 8002d50:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002d52:	2303      	movs	r3, #3
 8002d54:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002d56:	2307      	movs	r3, #7
 8002d58:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d5a:	f107 0314 	add.w	r3, r7, #20
 8002d5e:	4619      	mov	r1, r3
 8002d60:	4805      	ldr	r0, [pc, #20]	; (8002d78 <HAL_UART_MspInit+0x84>)
 8002d62:	f001 ffe1 	bl	8004d28 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002d66:	bf00      	nop
 8002d68:	3728      	adds	r7, #40	; 0x28
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	bd80      	pop	{r7, pc}
 8002d6e:	bf00      	nop
 8002d70:	40013800 	.word	0x40013800
 8002d74:	40021000 	.word	0x40021000
 8002d78:	48000400 	.word	0x48000400

08002d7c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002d7c:	b480      	push	{r7}
 8002d7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002d80:	e7fe      	b.n	8002d80 <NMI_Handler+0x4>

08002d82 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002d82:	b480      	push	{r7}
 8002d84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002d86:	e7fe      	b.n	8002d86 <HardFault_Handler+0x4>

08002d88 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002d88:	b480      	push	{r7}
 8002d8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002d8c:	e7fe      	b.n	8002d8c <MemManage_Handler+0x4>

08002d8e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002d8e:	b480      	push	{r7}
 8002d90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002d92:	e7fe      	b.n	8002d92 <BusFault_Handler+0x4>

08002d94 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002d94:	b480      	push	{r7}
 8002d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002d98:	e7fe      	b.n	8002d98 <UsageFault_Handler+0x4>

08002d9a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002d9a:	b480      	push	{r7}
 8002d9c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002d9e:	bf00      	nop
 8002da0:	46bd      	mov	sp, r7
 8002da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da6:	4770      	bx	lr

08002da8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002da8:	b480      	push	{r7}
 8002daa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002dac:	bf00      	nop
 8002dae:	46bd      	mov	sp, r7
 8002db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db4:	4770      	bx	lr

08002db6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002db6:	b480      	push	{r7}
 8002db8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002dba:	bf00      	nop
 8002dbc:	46bd      	mov	sp, r7
 8002dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc2:	4770      	bx	lr

08002dc4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002dc8:	f000 f8a2 	bl	8002f10 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002dcc:	bf00      	nop
 8002dce:	bd80      	pop	{r7, pc}

08002dd0 <CAN_RX0_IRQHandler>:

/**
  * @brief This function handles CAN RX0 interrupt.
  */
void CAN_RX0_IRQHandler(void)
{
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN_RX0_IRQn 0 */

  /* USER CODE END CAN_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8002dd4:	4802      	ldr	r0, [pc, #8]	; (8002de0 <CAN_RX0_IRQHandler+0x10>)
 8002dd6:	f001 fc65 	bl	80046a4 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN_RX0_IRQn 1 */

  /* USER CODE END CAN_RX0_IRQn 1 */
}
 8002dda:	bf00      	nop
 8002ddc:	bd80      	pop	{r7, pc}
 8002dde:	bf00      	nop
 8002de0:	2000007c 	.word	0x2000007c

08002de4 <CAN_RX1_IRQHandler>:

/**
  * @brief This function handles CAN RX1 interrupt.
  */
void CAN_RX1_IRQHandler(void)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN_RX1_IRQn 0 */

  /* USER CODE END CAN_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8002de8:	4802      	ldr	r0, [pc, #8]	; (8002df4 <CAN_RX1_IRQHandler+0x10>)
 8002dea:	f001 fc5b 	bl	80046a4 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN_RX1_IRQn 1 */

  /* USER CODE END CAN_RX1_IRQn 1 */
}
 8002dee:	bf00      	nop
 8002df0:	bd80      	pop	{r7, pc}
 8002df2:	bf00      	nop
 8002df4:	2000007c 	.word	0x2000007c

08002df8 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update and TIM16 interrupts.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002dfc:	4802      	ldr	r0, [pc, #8]	; (8002e08 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8002dfe:	f003 ffa6 	bl	8006d4e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8002e02:	bf00      	nop
 8002e04:	bd80      	pop	{r7, pc}
 8002e06:	bf00      	nop
 8002e08:	200000a4 	.word	0x200000a4

08002e0c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002e0c:	b480      	push	{r7}
 8002e0e:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002e10:	4b06      	ldr	r3, [pc, #24]	; (8002e2c <SystemInit+0x20>)
 8002e12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e16:	4a05      	ldr	r2, [pc, #20]	; (8002e2c <SystemInit+0x20>)
 8002e18:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002e1c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002e20:	bf00      	nop
 8002e22:	46bd      	mov	sp, r7
 8002e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e28:	4770      	bx	lr
 8002e2a:	bf00      	nop
 8002e2c:	e000ed00 	.word	0xe000ed00

08002e30 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002e30:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002e68 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002e34:	480d      	ldr	r0, [pc, #52]	; (8002e6c <LoopForever+0x6>)
  ldr r1, =_edata
 8002e36:	490e      	ldr	r1, [pc, #56]	; (8002e70 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002e38:	4a0e      	ldr	r2, [pc, #56]	; (8002e74 <LoopForever+0xe>)
  movs r3, #0
 8002e3a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002e3c:	e002      	b.n	8002e44 <LoopCopyDataInit>

08002e3e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002e3e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002e40:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002e42:	3304      	adds	r3, #4

08002e44 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002e44:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002e46:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002e48:	d3f9      	bcc.n	8002e3e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002e4a:	4a0b      	ldr	r2, [pc, #44]	; (8002e78 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002e4c:	4c0b      	ldr	r4, [pc, #44]	; (8002e7c <LoopForever+0x16>)
  movs r3, #0
 8002e4e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002e50:	e001      	b.n	8002e56 <LoopFillZerobss>

08002e52 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002e52:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002e54:	3204      	adds	r2, #4

08002e56 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002e56:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002e58:	d3fb      	bcc.n	8002e52 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002e5a:	f7ff ffd7 	bl	8002e0c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002e5e:	f005 fa39 	bl	80082d4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002e62:	f7ff fa8f 	bl	8002384 <main>

08002e66 <LoopForever>:

LoopForever:
    b LoopForever
 8002e66:	e7fe      	b.n	8002e66 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002e68:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8002e6c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002e70:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8002e74:	08008384 	.word	0x08008384
  ldr r2, =_sbss
 8002e78:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8002e7c:	20000210 	.word	0x20000210

08002e80 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002e80:	e7fe      	b.n	8002e80 <ADC1_2_IRQHandler>
	...

08002e84 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002e88:	4b08      	ldr	r3, [pc, #32]	; (8002eac <HAL_Init+0x28>)
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	4a07      	ldr	r2, [pc, #28]	; (8002eac <HAL_Init+0x28>)
 8002e8e:	f043 0310 	orr.w	r3, r3, #16
 8002e92:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e94:	2003      	movs	r0, #3
 8002e96:	f001 ff05 	bl	8004ca4 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002e9a:	200f      	movs	r0, #15
 8002e9c:	f000 f808 	bl	8002eb0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002ea0:	f7ff fdc0 	bl	8002a24 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002ea4:	2300      	movs	r3, #0
}
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	bd80      	pop	{r7, pc}
 8002eaa:	bf00      	nop
 8002eac:	40022000 	.word	0x40022000

08002eb0 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b082      	sub	sp, #8
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002eb8:	4b12      	ldr	r3, [pc, #72]	; (8002f04 <HAL_InitTick+0x54>)
 8002eba:	681a      	ldr	r2, [r3, #0]
 8002ebc:	4b12      	ldr	r3, [pc, #72]	; (8002f08 <HAL_InitTick+0x58>)
 8002ebe:	781b      	ldrb	r3, [r3, #0]
 8002ec0:	4619      	mov	r1, r3
 8002ec2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002ec6:	fbb3 f3f1 	udiv	r3, r3, r1
 8002eca:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ece:	4618      	mov	r0, r3
 8002ed0:	f001 ff1d 	bl	8004d0e <HAL_SYSTICK_Config>
 8002ed4:	4603      	mov	r3, r0
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d001      	beq.n	8002ede <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002eda:	2301      	movs	r3, #1
 8002edc:	e00e      	b.n	8002efc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	2b0f      	cmp	r3, #15
 8002ee2:	d80a      	bhi.n	8002efa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	6879      	ldr	r1, [r7, #4]
 8002ee8:	f04f 30ff 	mov.w	r0, #4294967295
 8002eec:	f001 fee5 	bl	8004cba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002ef0:	4a06      	ldr	r2, [pc, #24]	; (8002f0c <HAL_InitTick+0x5c>)
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8002ef6:	2300      	movs	r3, #0
 8002ef8:	e000      	b.n	8002efc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002efa:	2301      	movs	r3, #1
}
 8002efc:	4618      	mov	r0, r3
 8002efe:	3708      	adds	r7, #8
 8002f00:	46bd      	mov	sp, r7
 8002f02:	bd80      	pop	{r7, pc}
 8002f04:	20000000 	.word	0x20000000
 8002f08:	20000008 	.word	0x20000008
 8002f0c:	20000004 	.word	0x20000004

08002f10 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002f10:	b480      	push	{r7}
 8002f12:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002f14:	4b06      	ldr	r3, [pc, #24]	; (8002f30 <HAL_IncTick+0x20>)
 8002f16:	781b      	ldrb	r3, [r3, #0]
 8002f18:	461a      	mov	r2, r3
 8002f1a:	4b06      	ldr	r3, [pc, #24]	; (8002f34 <HAL_IncTick+0x24>)
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	4413      	add	r3, r2
 8002f20:	4a04      	ldr	r2, [pc, #16]	; (8002f34 <HAL_IncTick+0x24>)
 8002f22:	6013      	str	r3, [r2, #0]
}
 8002f24:	bf00      	nop
 8002f26:	46bd      	mov	sp, r7
 8002f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2c:	4770      	bx	lr
 8002f2e:	bf00      	nop
 8002f30:	20000008 	.word	0x20000008
 8002f34:	2000020c 	.word	0x2000020c

08002f38 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002f38:	b480      	push	{r7}
 8002f3a:	af00      	add	r7, sp, #0
  return uwTick;  
 8002f3c:	4b03      	ldr	r3, [pc, #12]	; (8002f4c <HAL_GetTick+0x14>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
}
 8002f40:	4618      	mov	r0, r3
 8002f42:	46bd      	mov	sp, r7
 8002f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f48:	4770      	bx	lr
 8002f4a:	bf00      	nop
 8002f4c:	2000020c 	.word	0x2000020c

08002f50 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b09a      	sub	sp, #104	; 0x68
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f58:	2300      	movs	r3, #0
 8002f5a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8002f5e:	2300      	movs	r3, #0
 8002f60:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 8002f62:	2300      	movs	r3, #0
 8002f64:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d101      	bne.n	8002f70 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8002f6c:	2301      	movs	r3, #1
 8002f6e:	e172      	b.n	8003256 <HAL_ADC_Init+0x306>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	691b      	ldr	r3, [r3, #16]
 8002f74:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f7a:	f003 0310 	and.w	r3, r3, #16
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d176      	bne.n	8003070 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d152      	bne.n	8003030 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2200      	movs	r2, #0
 8002f94:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	2200      	movs	r2, #0
 8002f9a:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002fa4:	6878      	ldr	r0, [r7, #4]
 8002fa6:	f7ff fd61 	bl	8002a6c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	689b      	ldr	r3, [r3, #8]
 8002fb0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d13b      	bne.n	8003030 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8002fb8:	6878      	ldr	r0, [r7, #4]
 8002fba:	f000 fe3b 	bl	8003c34 <ADC_Disable>
 8002fbe:	4603      	mov	r3, r0
 8002fc0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fc8:	f003 0310 	and.w	r3, r3, #16
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d12f      	bne.n	8003030 <HAL_ADC_Init+0xe0>
 8002fd0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d12b      	bne.n	8003030 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fdc:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002fe0:	f023 0302 	bic.w	r3, r3, #2
 8002fe4:	f043 0202 	orr.w	r2, r3, #2
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	689a      	ldr	r2, [r3, #8]
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002ffa:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	689a      	ldr	r2, [r3, #8]
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800300a:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800300c:	4b94      	ldr	r3, [pc, #592]	; (8003260 <HAL_ADC_Init+0x310>)
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	4a94      	ldr	r2, [pc, #592]	; (8003264 <HAL_ADC_Init+0x314>)
 8003012:	fba2 2303 	umull	r2, r3, r2, r3
 8003016:	0c9a      	lsrs	r2, r3, #18
 8003018:	4613      	mov	r3, r2
 800301a:	009b      	lsls	r3, r3, #2
 800301c:	4413      	add	r3, r2
 800301e:	005b      	lsls	r3, r3, #1
 8003020:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003022:	e002      	b.n	800302a <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8003024:	68bb      	ldr	r3, [r7, #8]
 8003026:	3b01      	subs	r3, #1
 8003028:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800302a:	68bb      	ldr	r3, [r7, #8]
 800302c:	2b00      	cmp	r3, #0
 800302e:	d1f9      	bne.n	8003024 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	689b      	ldr	r3, [r3, #8]
 8003036:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800303a:	2b00      	cmp	r3, #0
 800303c:	d007      	beq.n	800304e <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	689b      	ldr	r3, [r3, #8]
 8003044:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8003048:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800304c:	d110      	bne.n	8003070 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003052:	f023 0312 	bic.w	r3, r3, #18
 8003056:	f043 0210 	orr.w	r2, r3, #16
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003062:	f043 0201 	orr.w	r2, r3, #1
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 800306a:	2301      	movs	r3, #1
 800306c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003074:	f003 0310 	and.w	r3, r3, #16
 8003078:	2b00      	cmp	r3, #0
 800307a:	f040 80df 	bne.w	800323c <HAL_ADC_Init+0x2ec>
 800307e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8003082:	2b00      	cmp	r3, #0
 8003084:	f040 80da 	bne.w	800323c <HAL_ADC_Init+0x2ec>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	689b      	ldr	r3, [r3, #8]
 800308e:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8003092:	2b00      	cmp	r3, #0
 8003094:	f040 80d2 	bne.w	800323c <HAL_ADC_Init+0x2ec>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800309c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80030a0:	f043 0202 	orr.w	r2, r3, #2
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80030a8:	4b6f      	ldr	r3, [pc, #444]	; (8003268 <HAL_ADC_Init+0x318>)
 80030aa:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80030b4:	d102      	bne.n	80030bc <HAL_ADC_Init+0x16c>
 80030b6:	4b6d      	ldr	r3, [pc, #436]	; (800326c <HAL_ADC_Init+0x31c>)
 80030b8:	60fb      	str	r3, [r7, #12]
 80030ba:	e002      	b.n	80030c2 <HAL_ADC_Init+0x172>
 80030bc:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80030c0:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	689b      	ldr	r3, [r3, #8]
 80030c8:	f003 0303 	and.w	r3, r3, #3
 80030cc:	2b01      	cmp	r3, #1
 80030ce:	d108      	bne.n	80030e2 <HAL_ADC_Init+0x192>
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f003 0301 	and.w	r3, r3, #1
 80030da:	2b01      	cmp	r3, #1
 80030dc:	d101      	bne.n	80030e2 <HAL_ADC_Init+0x192>
 80030de:	2301      	movs	r3, #1
 80030e0:	e000      	b.n	80030e4 <HAL_ADC_Init+0x194>
 80030e2:	2300      	movs	r3, #0
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d11c      	bne.n	8003122 <HAL_ADC_Init+0x1d2>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80030e8:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d010      	beq.n	8003110 <HAL_ADC_Init+0x1c0>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	689b      	ldr	r3, [r3, #8]
 80030f2:	f003 0303 	and.w	r3, r3, #3
 80030f6:	2b01      	cmp	r3, #1
 80030f8:	d107      	bne.n	800310a <HAL_ADC_Init+0x1ba>
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f003 0301 	and.w	r3, r3, #1
 8003102:	2b01      	cmp	r3, #1
 8003104:	d101      	bne.n	800310a <HAL_ADC_Init+0x1ba>
 8003106:	2301      	movs	r3, #1
 8003108:	e000      	b.n	800310c <HAL_ADC_Init+0x1bc>
 800310a:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800310c:	2b00      	cmp	r3, #0
 800310e:	d108      	bne.n	8003122 <HAL_ADC_Init+0x1d2>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8003110:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003112:	689b      	ldr	r3, [r3, #8]
 8003114:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	685b      	ldr	r3, [r3, #4]
 800311c:	431a      	orrs	r2, r3
 800311e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003120:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	7e5b      	ldrb	r3, [r3, #25]
 8003126:	035b      	lsls	r3, r3, #13
 8003128:	687a      	ldr	r2, [r7, #4]
 800312a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800312c:	2a01      	cmp	r2, #1
 800312e:	d002      	beq.n	8003136 <HAL_ADC_Init+0x1e6>
 8003130:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003134:	e000      	b.n	8003138 <HAL_ADC_Init+0x1e8>
 8003136:	2200      	movs	r2, #0
 8003138:	431a      	orrs	r2, r3
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	68db      	ldr	r3, [r3, #12]
 800313e:	431a      	orrs	r2, r3
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	689b      	ldr	r3, [r3, #8]
 8003144:	4313      	orrs	r3, r2
 8003146:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003148:	4313      	orrs	r3, r2
 800314a:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003152:	2b01      	cmp	r3, #1
 8003154:	d11b      	bne.n	800318e <HAL_ADC_Init+0x23e>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	7e5b      	ldrb	r3, [r3, #25]
 800315a:	2b00      	cmp	r3, #0
 800315c:	d109      	bne.n	8003172 <HAL_ADC_Init+0x222>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003162:	3b01      	subs	r3, #1
 8003164:	045a      	lsls	r2, r3, #17
 8003166:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003168:	4313      	orrs	r3, r2
 800316a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800316e:	663b      	str	r3, [r7, #96]	; 0x60
 8003170:	e00d      	b.n	800318e <HAL_ADC_Init+0x23e>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003176:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800317a:	f043 0220 	orr.w	r2, r3, #32
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003186:	f043 0201 	orr.w	r2, r3, #1
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003192:	2b01      	cmp	r3, #1
 8003194:	d007      	beq.n	80031a6 <HAL_ADC_Init+0x256>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800319e:	4313      	orrs	r3, r2
 80031a0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80031a2:	4313      	orrs	r3, r2
 80031a4:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	689b      	ldr	r3, [r3, #8]
 80031ac:	f003 030c 	and.w	r3, r3, #12
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d114      	bne.n	80031de <HAL_ADC_Init+0x28e>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	68db      	ldr	r3, [r3, #12]
 80031ba:	687a      	ldr	r2, [r7, #4]
 80031bc:	6812      	ldr	r2, [r2, #0]
 80031be:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80031c2:	f023 0302 	bic.w	r3, r3, #2
 80031c6:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	7e1b      	ldrb	r3, [r3, #24]
 80031cc:	039a      	lsls	r2, r3, #14
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80031d4:	005b      	lsls	r3, r3, #1
 80031d6:	4313      	orrs	r3, r2
 80031d8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80031da:	4313      	orrs	r3, r2
 80031dc:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	68da      	ldr	r2, [r3, #12]
 80031e4:	4b22      	ldr	r3, [pc, #136]	; (8003270 <HAL_ADC_Init+0x320>)
 80031e6:	4013      	ands	r3, r2
 80031e8:	687a      	ldr	r2, [r7, #4]
 80031ea:	6812      	ldr	r2, [r2, #0]
 80031ec:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80031ee:	430b      	orrs	r3, r1
 80031f0:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	691b      	ldr	r3, [r3, #16]
 80031f6:	2b01      	cmp	r3, #1
 80031f8:	d10c      	bne.n	8003214 <HAL_ADC_Init+0x2c4>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003200:	f023 010f 	bic.w	r1, r3, #15
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	69db      	ldr	r3, [r3, #28]
 8003208:	1e5a      	subs	r2, r3, #1
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	430a      	orrs	r2, r1
 8003210:	631a      	str	r2, [r3, #48]	; 0x30
 8003212:	e007      	b.n	8003224 <HAL_ADC_Init+0x2d4>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f022 020f 	bic.w	r2, r2, #15
 8003222:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2200      	movs	r2, #0
 8003228:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800322e:	f023 0303 	bic.w	r3, r3, #3
 8003232:	f043 0201 	orr.w	r2, r3, #1
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	641a      	str	r2, [r3, #64]	; 0x40
 800323a:	e00a      	b.n	8003252 <HAL_ADC_Init+0x302>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003240:	f023 0312 	bic.w	r3, r3, #18
 8003244:	f043 0210 	orr.w	r2, r3, #16
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 800324c:	2301      	movs	r3, #1
 800324e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8003252:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8003256:	4618      	mov	r0, r3
 8003258:	3768      	adds	r7, #104	; 0x68
 800325a:	46bd      	mov	sp, r7
 800325c:	bd80      	pop	{r7, pc}
 800325e:	bf00      	nop
 8003260:	20000000 	.word	0x20000000
 8003264:	431bde83 	.word	0x431bde83
 8003268:	50000300 	.word	0x50000300
 800326c:	50000100 	.word	0x50000100
 8003270:	fff0c007 	.word	0xfff0c007

08003274 <HAL_ADC_Start>:
  *         if ADC is master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b084      	sub	sp, #16
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800327c:	2300      	movs	r3, #0
 800327e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	689b      	ldr	r3, [r3, #8]
 8003286:	f003 0304 	and.w	r3, r3, #4
 800328a:	2b00      	cmp	r3, #0
 800328c:	f040 809c 	bne.w	80033c8 <HAL_ADC_Start+0x154>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003296:	2b01      	cmp	r3, #1
 8003298:	d101      	bne.n	800329e <HAL_ADC_Start+0x2a>
 800329a:	2302      	movs	r3, #2
 800329c:	e097      	b.n	80033ce <HAL_ADC_Start+0x15a>
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	2201      	movs	r2, #1
 80032a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80032a6:	6878      	ldr	r0, [r7, #4]
 80032a8:	f000 fc60 	bl	8003b6c <ADC_Enable>
 80032ac:	4603      	mov	r3, r0
 80032ae:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80032b0:	7bfb      	ldrb	r3, [r7, #15]
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	f040 8083 	bne.w	80033be <HAL_ADC_Start+0x14a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032bc:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80032c0:	f023 0301 	bic.w	r3, r3, #1
 80032c4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80032cc:	4b42      	ldr	r3, [pc, #264]	; (80033d8 <HAL_ADC_Start+0x164>)
 80032ce:	689b      	ldr	r3, [r3, #8]
 80032d0:	f003 031f 	and.w	r3, r3, #31
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d004      	beq.n	80032e2 <HAL_ADC_Start+0x6e>
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80032e0:	d115      	bne.n	800330e <HAL_ADC_Start+0x9a>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032e6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	68db      	ldr	r3, [r3, #12]
 80032f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d027      	beq.n	800334c <HAL_ADC_Start+0xd8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003300:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003304:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	641a      	str	r2, [r3, #64]	; 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 800330c:	e01e      	b.n	800334c <HAL_ADC_Start+0xd8>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003312:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003322:	d004      	beq.n	800332e <HAL_ADC_Start+0xba>
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	4a2c      	ldr	r2, [pc, #176]	; (80033dc <HAL_ADC_Start+0x168>)
 800332a:	4293      	cmp	r3, r2
 800332c:	d10e      	bne.n	800334c <HAL_ADC_Start+0xd8>
 800332e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003332:	68db      	ldr	r3, [r3, #12]
 8003334:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003338:	2b00      	cmp	r3, #0
 800333a:	d007      	beq.n	800334c <HAL_ADC_Start+0xd8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003340:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003344:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	641a      	str	r2, [r3, #64]	; 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003350:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003354:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003358:	d106      	bne.n	8003368 <HAL_ADC_Start+0xf4>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800335e:	f023 0206 	bic.w	r2, r3, #6
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	645a      	str	r2, [r3, #68]	; 0x44
 8003366:	e002      	b.n	800336e <HAL_ADC_Start+0xfa>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2200      	movs	r2, #0
 800336c:	645a      	str	r2, [r3, #68]	; 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	2200      	movs	r2, #0
 8003372:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	221c      	movs	r2, #28
 800337c:	601a      	str	r2, [r3, #0]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 800337e:	4b16      	ldr	r3, [pc, #88]	; (80033d8 <HAL_ADC_Start+0x164>)
 8003380:	689b      	ldr	r3, [r3, #8]
 8003382:	f003 031f 	and.w	r3, r3, #31
 8003386:	2b00      	cmp	r3, #0
 8003388:	d010      	beq.n	80033ac <HAL_ADC_Start+0x138>
 800338a:	4b13      	ldr	r3, [pc, #76]	; (80033d8 <HAL_ADC_Start+0x164>)
 800338c:	689b      	ldr	r3, [r3, #8]
 800338e:	f003 031f 	and.w	r3, r3, #31
 8003392:	2b05      	cmp	r3, #5
 8003394:	d00a      	beq.n	80033ac <HAL_ADC_Start+0x138>
 8003396:	4b10      	ldr	r3, [pc, #64]	; (80033d8 <HAL_ADC_Start+0x164>)
 8003398:	689b      	ldr	r3, [r3, #8]
 800339a:	f003 031f 	and.w	r3, r3, #31
 800339e:	2b09      	cmp	r3, #9
 80033a0:	d004      	beq.n	80033ac <HAL_ADC_Start+0x138>
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80033aa:	d10f      	bne.n	80033cc <HAL_ADC_Start+0x158>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	689a      	ldr	r2, [r3, #8]
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f042 0204 	orr.w	r2, r2, #4
 80033ba:	609a      	str	r2, [r3, #8]
 80033bc:	e006      	b.n	80033cc <HAL_ADC_Start+0x158>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	2200      	movs	r2, #0
 80033c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80033c6:	e001      	b.n	80033cc <HAL_ADC_Start+0x158>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80033c8:	2302      	movs	r3, #2
 80033ca:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80033cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80033ce:	4618      	mov	r0, r3
 80033d0:	3710      	adds	r7, #16
 80033d2:	46bd      	mov	sp, r7
 80033d4:	bd80      	pop	{r7, pc}
 80033d6:	bf00      	nop
 80033d8:	50000300 	.word	0x50000300
 80033dc:	50000100 	.word	0x50000100

080033e0 <HAL_ADC_Stop>:
  *         use function @ref HAL_ADCEx_RegularStop().
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b084      	sub	sp, #16
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80033e8:	2300      	movs	r3, #0
 80033ea:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80033f2:	2b01      	cmp	r3, #1
 80033f4:	d101      	bne.n	80033fa <HAL_ADC_Stop+0x1a>
 80033f6:	2302      	movs	r3, #2
 80033f8:	e023      	b.n	8003442 <HAL_ADC_Stop+0x62>
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2201      	movs	r2, #1
 80033fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* 1. Stop potential conversion on going, on regular and injected groups */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8003402:	216c      	movs	r1, #108	; 0x6c
 8003404:	6878      	ldr	r0, [r7, #4]
 8003406:	f000 fc7b 	bl	8003d00 <ADC_ConversionStop>
 800340a:	4603      	mov	r3, r0
 800340c:	73fb      	strb	r3, [r7, #15]
  
  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800340e:	7bfb      	ldrb	r3, [r7, #15]
 8003410:	2b00      	cmp	r3, #0
 8003412:	d111      	bne.n	8003438 <HAL_ADC_Stop+0x58>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8003414:	6878      	ldr	r0, [r7, #4]
 8003416:	f000 fc0d 	bl	8003c34 <ADC_Disable>
 800341a:	4603      	mov	r3, r0
 800341c:	73fb      	strb	r3, [r7, #15]
    
    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800341e:	7bfb      	ldrb	r3, [r7, #15]
 8003420:	2b00      	cmp	r3, #0
 8003422:	d109      	bne.n	8003438 <HAL_ADC_Stop+0x58>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003428:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800342c:	f023 0301 	bic.w	r3, r3, #1
 8003430:	f043 0201 	orr.w	r2, r3, #1
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2200      	movs	r2, #0
 800343c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8003440:	7bfb      	ldrb	r3, [r7, #15]
}
 8003442:	4618      	mov	r0, r3
 8003444:	3710      	adds	r7, #16
 8003446:	46bd      	mov	sp, r7
 8003448:	bd80      	pop	{r7, pc}
	...

0800344c <HAL_ADC_PollForConversion>:
  * @note   Depending on init parameter "EOCSelection", flags EOS or EOC is 
  *         checked and cleared depending on autodelay status (bit AUTDLY).     
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 800344c:	b580      	push	{r7, lr}
 800344e:	b086      	sub	sp, #24
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
 8003454:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_EOC;
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 8003456:	2300      	movs	r3, #0
 8003458:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

/* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	695b      	ldr	r3, [r3, #20]
 800345e:	2b08      	cmp	r3, #8
 8003460:	d102      	bne.n	8003468 <HAL_ADC_PollForConversion+0x1c>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 8003462:	2308      	movs	r3, #8
 8003464:	617b      	str	r3, [r7, #20]
 8003466:	e02e      	b.n	80034c6 <HAL_ADC_PollForConversion+0x7a>
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003468:	4b5e      	ldr	r3, [pc, #376]	; (80035e4 <HAL_ADC_PollForConversion+0x198>)
 800346a:	60fb      	str	r3, [r7, #12]
    
    /* Check DMA configuration, depending on MultiMode set or not */
    if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	689b      	ldr	r3, [r3, #8]
 8003470:	f003 031f 	and.w	r3, r3, #31
 8003474:	2b00      	cmp	r3, #0
 8003476:	d112      	bne.n	800349e <HAL_ADC_PollForConversion+0x52>
    {
      if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	68db      	ldr	r3, [r3, #12]
 800347e:	f003 0301 	and.w	r3, r3, #1
 8003482:	2b01      	cmp	r3, #1
 8003484:	d11d      	bne.n	80034c2 <HAL_ADC_PollForConversion+0x76>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800348a:	f043 0220 	orr.w	r2, r3, #32
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	2200      	movs	r2, #0
 8003496:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 800349a:	2301      	movs	r3, #1
 800349c:	e09d      	b.n	80035da <HAL_ADC_PollForConversion+0x18e>
      }
    }
    else
    {
      /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	689b      	ldr	r3, [r3, #8]
 80034a2:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d00b      	beq.n	80034c2 <HAL_ADC_PollForConversion+0x76>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034ae:	f043 0220 	orr.w	r2, r3, #32
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	2200      	movs	r2, #0
 80034ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 80034be:	2301      	movs	r3, #1
 80034c0:	e08b      	b.n	80035da <HAL_ADC_PollForConversion+0x18e>
      }
    }
    
    tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 80034c2:	230c      	movs	r3, #12
 80034c4:	617b      	str	r3, [r7, #20]
  }
  
  /* Get relevant register CFGR in ADC instance of ADC master or slave      */
  /* in function of multimode state (for devices with multimode             */
  /* available).                                                            */
  if(ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80034c6:	4b47      	ldr	r3, [pc, #284]	; (80035e4 <HAL_ADC_PollForConversion+0x198>)
 80034c8:	689b      	ldr	r3, [r3, #8]
 80034ca:	f003 031f 	and.w	r3, r3, #31
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d004      	beq.n	80034dc <HAL_ADC_PollForConversion+0x90>
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80034da:	d104      	bne.n	80034e6 <HAL_ADC_PollForConversion+0x9a>
  {
    tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	68db      	ldr	r3, [r3, #12]
 80034e2:	613b      	str	r3, [r7, #16]
 80034e4:	e003      	b.n	80034ee <HAL_ADC_PollForConversion+0xa2>
  }
  else
  {
    tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 80034e6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80034ea:	68db      	ldr	r3, [r3, #12]
 80034ec:	613b      	str	r3, [r7, #16]
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();  
 80034ee:	f7ff fd23 	bl	8002f38 <HAL_GetTick>
 80034f2:	60b8      	str	r0, [r7, #8]
  
  /* Wait until End of Conversion or End of Sequence flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80034f4:	e021      	b.n	800353a <HAL_ADC_PollForConversion+0xee>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034fc:	d01d      	beq.n	800353a <HAL_ADC_PollForConversion+0xee>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	2b00      	cmp	r3, #0
 8003502:	d007      	beq.n	8003514 <HAL_ADC_PollForConversion+0xc8>
 8003504:	f7ff fd18 	bl	8002f38 <HAL_GetTick>
 8003508:	4602      	mov	r2, r0
 800350a:	68bb      	ldr	r3, [r7, #8]
 800350c:	1ad3      	subs	r3, r2, r3
 800350e:	683a      	ldr	r2, [r7, #0]
 8003510:	429a      	cmp	r2, r3
 8003512:	d212      	bcs.n	800353a <HAL_ADC_PollForConversion+0xee>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	681a      	ldr	r2, [r3, #0]
 800351a:	697b      	ldr	r3, [r7, #20]
 800351c:	4013      	ands	r3, r2
 800351e:	2b00      	cmp	r3, #0
 8003520:	d10b      	bne.n	800353a <HAL_ADC_PollForConversion+0xee>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003526:	f043 0204 	orr.w	r2, r3, #4
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	2200      	movs	r2, #0
 8003532:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_TIMEOUT;
 8003536:	2303      	movs	r3, #3
 8003538:	e04f      	b.n	80035da <HAL_ADC_PollForConversion+0x18e>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	681a      	ldr	r2, [r3, #0]
 8003540:	697b      	ldr	r3, [r7, #20]
 8003542:	4013      	ands	r3, r2
 8003544:	2b00      	cmp	r3, #0
 8003546:	d0d6      	beq.n	80034f6 <HAL_ADC_PollForConversion+0xaa>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800354c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	68db      	ldr	r3, [r3, #12]
 800355a:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800355e:	2b00      	cmp	r3, #0
 8003560:	d131      	bne.n	80035c6 <HAL_ADC_PollForConversion+0x17a>
     (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )
 8003562:	693b      	ldr	r3, [r7, #16]
 8003564:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 8003568:	2b00      	cmp	r3, #0
 800356a:	d12c      	bne.n	80035c6 <HAL_ADC_PollForConversion+0x17a>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f003 0308 	and.w	r3, r3, #8
 8003576:	2b08      	cmp	r3, #8
 8003578:	d125      	bne.n	80035c6 <HAL_ADC_PollForConversion+0x17a>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	689b      	ldr	r3, [r3, #8]
 8003580:	f003 0304 	and.w	r3, r3, #4
 8003584:	2b00      	cmp	r3, #0
 8003586:	d112      	bne.n	80035ae <HAL_ADC_PollForConversion+0x162>
      {        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800358c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	641a      	str	r2, [r3, #64]	; 0x40
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003598:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800359c:	2b00      	cmp	r3, #0
 800359e:	d112      	bne.n	80035c6 <HAL_ADC_PollForConversion+0x17a>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035a4:	f043 0201 	orr.w	r2, r3, #1
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	641a      	str	r2, [r3, #64]	; 0x40
 80035ac:	e00b      	b.n	80035c6 <HAL_ADC_PollForConversion+0x17a>
        }
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035b2:	f043 0220 	orr.w	r2, r3, #32
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035be:	f043 0201 	orr.w	r2, r3, #1
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (READ_BIT (tmp_cfgr, ADC_CFGR_AUTDLY) == RESET)
 80035c6:	693b      	ldr	r3, [r7, #16]
 80035c8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d103      	bne.n	80035d8 <HAL_ADC_PollForConversion+0x18c>
  {
    /* Clear regular group conversion flag */
    /* (EOC or EOS depending on HAL ADC initialization parameter) */
    __HAL_ADC_CLEAR_FLAG(hadc, tmp_Flag_EOC);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	697a      	ldr	r2, [r7, #20]
 80035d6:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 80035d8:	2300      	movs	r3, #0
}
 80035da:	4618      	mov	r0, r3
 80035dc:	3718      	adds	r7, #24
 80035de:	46bd      	mov	sp, r7
 80035e0:	bd80      	pop	{r7, pc}
 80035e2:	bf00      	nop
 80035e4:	50000300 	.word	0x50000300

080035e8 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80035e8:	b480      	push	{r7}
 80035ea:	b09b      	sub	sp, #108	; 0x6c
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	6078      	str	r0, [r7, #4]
 80035f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80035f2:	2300      	movs	r3, #0
 80035f4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 80035f8:	2300      	movs	r3, #0
 80035fa:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003602:	2b01      	cmp	r3, #1
 8003604:	d101      	bne.n	800360a <HAL_ADC_ConfigChannel+0x22>
 8003606:	2302      	movs	r3, #2
 8003608:	e2a5      	b.n	8003b56 <HAL_ADC_ConfigChannel+0x56e>
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	2201      	movs	r2, #1
 800360e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	689b      	ldr	r3, [r3, #8]
 8003618:	f003 0304 	and.w	r3, r3, #4
 800361c:	2b00      	cmp	r3, #0
 800361e:	f040 8289 	bne.w	8003b34 <HAL_ADC_ConfigChannel+0x54c>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8003622:	683b      	ldr	r3, [r7, #0]
 8003624:	685b      	ldr	r3, [r3, #4]
 8003626:	2b04      	cmp	r3, #4
 8003628:	d81c      	bhi.n	8003664 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	685a      	ldr	r2, [r3, #4]
 8003634:	4613      	mov	r3, r2
 8003636:	005b      	lsls	r3, r3, #1
 8003638:	4413      	add	r3, r2
 800363a:	005b      	lsls	r3, r3, #1
 800363c:	461a      	mov	r2, r3
 800363e:	231f      	movs	r3, #31
 8003640:	4093      	lsls	r3, r2
 8003642:	43db      	mvns	r3, r3
 8003644:	4019      	ands	r1, r3
 8003646:	683b      	ldr	r3, [r7, #0]
 8003648:	6818      	ldr	r0, [r3, #0]
 800364a:	683b      	ldr	r3, [r7, #0]
 800364c:	685a      	ldr	r2, [r3, #4]
 800364e:	4613      	mov	r3, r2
 8003650:	005b      	lsls	r3, r3, #1
 8003652:	4413      	add	r3, r2
 8003654:	005b      	lsls	r3, r3, #1
 8003656:	fa00 f203 	lsl.w	r2, r0, r3
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	430a      	orrs	r2, r1
 8003660:	631a      	str	r2, [r3, #48]	; 0x30
 8003662:	e063      	b.n	800372c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8003664:	683b      	ldr	r3, [r7, #0]
 8003666:	685b      	ldr	r3, [r3, #4]
 8003668:	2b09      	cmp	r3, #9
 800366a:	d81e      	bhi.n	80036aa <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	685a      	ldr	r2, [r3, #4]
 8003676:	4613      	mov	r3, r2
 8003678:	005b      	lsls	r3, r3, #1
 800367a:	4413      	add	r3, r2
 800367c:	005b      	lsls	r3, r3, #1
 800367e:	3b1e      	subs	r3, #30
 8003680:	221f      	movs	r2, #31
 8003682:	fa02 f303 	lsl.w	r3, r2, r3
 8003686:	43db      	mvns	r3, r3
 8003688:	4019      	ands	r1, r3
 800368a:	683b      	ldr	r3, [r7, #0]
 800368c:	6818      	ldr	r0, [r3, #0]
 800368e:	683b      	ldr	r3, [r7, #0]
 8003690:	685a      	ldr	r2, [r3, #4]
 8003692:	4613      	mov	r3, r2
 8003694:	005b      	lsls	r3, r3, #1
 8003696:	4413      	add	r3, r2
 8003698:	005b      	lsls	r3, r3, #1
 800369a:	3b1e      	subs	r3, #30
 800369c:	fa00 f203 	lsl.w	r2, r0, r3
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	430a      	orrs	r2, r1
 80036a6:	635a      	str	r2, [r3, #52]	; 0x34
 80036a8:	e040      	b.n	800372c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 80036aa:	683b      	ldr	r3, [r7, #0]
 80036ac:	685b      	ldr	r3, [r3, #4]
 80036ae:	2b0e      	cmp	r3, #14
 80036b0:	d81e      	bhi.n	80036f0 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80036b8:	683b      	ldr	r3, [r7, #0]
 80036ba:	685a      	ldr	r2, [r3, #4]
 80036bc:	4613      	mov	r3, r2
 80036be:	005b      	lsls	r3, r3, #1
 80036c0:	4413      	add	r3, r2
 80036c2:	005b      	lsls	r3, r3, #1
 80036c4:	3b3c      	subs	r3, #60	; 0x3c
 80036c6:	221f      	movs	r2, #31
 80036c8:	fa02 f303 	lsl.w	r3, r2, r3
 80036cc:	43db      	mvns	r3, r3
 80036ce:	4019      	ands	r1, r3
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	6818      	ldr	r0, [r3, #0]
 80036d4:	683b      	ldr	r3, [r7, #0]
 80036d6:	685a      	ldr	r2, [r3, #4]
 80036d8:	4613      	mov	r3, r2
 80036da:	005b      	lsls	r3, r3, #1
 80036dc:	4413      	add	r3, r2
 80036de:	005b      	lsls	r3, r3, #1
 80036e0:	3b3c      	subs	r3, #60	; 0x3c
 80036e2:	fa00 f203 	lsl.w	r2, r0, r3
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	430a      	orrs	r2, r1
 80036ec:	639a      	str	r2, [r3, #56]	; 0x38
 80036ee:	e01d      	b.n	800372c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80036f6:	683b      	ldr	r3, [r7, #0]
 80036f8:	685a      	ldr	r2, [r3, #4]
 80036fa:	4613      	mov	r3, r2
 80036fc:	005b      	lsls	r3, r3, #1
 80036fe:	4413      	add	r3, r2
 8003700:	005b      	lsls	r3, r3, #1
 8003702:	3b5a      	subs	r3, #90	; 0x5a
 8003704:	221f      	movs	r2, #31
 8003706:	fa02 f303 	lsl.w	r3, r2, r3
 800370a:	43db      	mvns	r3, r3
 800370c:	4019      	ands	r1, r3
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	6818      	ldr	r0, [r3, #0]
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	685a      	ldr	r2, [r3, #4]
 8003716:	4613      	mov	r3, r2
 8003718:	005b      	lsls	r3, r3, #1
 800371a:	4413      	add	r3, r2
 800371c:	005b      	lsls	r3, r3, #1
 800371e:	3b5a      	subs	r3, #90	; 0x5a
 8003720:	fa00 f203 	lsl.w	r2, r0, r3
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	430a      	orrs	r2, r1
 800372a:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	689b      	ldr	r3, [r3, #8]
 8003732:	f003 030c 	and.w	r3, r3, #12
 8003736:	2b00      	cmp	r3, #0
 8003738:	f040 80e5 	bne.w	8003906 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 800373c:	683b      	ldr	r3, [r7, #0]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	2b09      	cmp	r3, #9
 8003742:	d91c      	bls.n	800377e <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	6999      	ldr	r1, [r3, #24]
 800374a:	683b      	ldr	r3, [r7, #0]
 800374c:	681a      	ldr	r2, [r3, #0]
 800374e:	4613      	mov	r3, r2
 8003750:	005b      	lsls	r3, r3, #1
 8003752:	4413      	add	r3, r2
 8003754:	3b1e      	subs	r3, #30
 8003756:	2207      	movs	r2, #7
 8003758:	fa02 f303 	lsl.w	r3, r2, r3
 800375c:	43db      	mvns	r3, r3
 800375e:	4019      	ands	r1, r3
 8003760:	683b      	ldr	r3, [r7, #0]
 8003762:	6898      	ldr	r0, [r3, #8]
 8003764:	683b      	ldr	r3, [r7, #0]
 8003766:	681a      	ldr	r2, [r3, #0]
 8003768:	4613      	mov	r3, r2
 800376a:	005b      	lsls	r3, r3, #1
 800376c:	4413      	add	r3, r2
 800376e:	3b1e      	subs	r3, #30
 8003770:	fa00 f203 	lsl.w	r2, r0, r3
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	430a      	orrs	r2, r1
 800377a:	619a      	str	r2, [r3, #24]
 800377c:	e019      	b.n	80037b2 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	6959      	ldr	r1, [r3, #20]
 8003784:	683b      	ldr	r3, [r7, #0]
 8003786:	681a      	ldr	r2, [r3, #0]
 8003788:	4613      	mov	r3, r2
 800378a:	005b      	lsls	r3, r3, #1
 800378c:	4413      	add	r3, r2
 800378e:	2207      	movs	r2, #7
 8003790:	fa02 f303 	lsl.w	r3, r2, r3
 8003794:	43db      	mvns	r3, r3
 8003796:	4019      	ands	r1, r3
 8003798:	683b      	ldr	r3, [r7, #0]
 800379a:	6898      	ldr	r0, [r3, #8]
 800379c:	683b      	ldr	r3, [r7, #0]
 800379e:	681a      	ldr	r2, [r3, #0]
 80037a0:	4613      	mov	r3, r2
 80037a2:	005b      	lsls	r3, r3, #1
 80037a4:	4413      	add	r3, r2
 80037a6:	fa00 f203 	lsl.w	r2, r0, r3
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	430a      	orrs	r2, r1
 80037b0:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	695a      	ldr	r2, [r3, #20]
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	68db      	ldr	r3, [r3, #12]
 80037bc:	08db      	lsrs	r3, r3, #3
 80037be:	f003 0303 	and.w	r3, r3, #3
 80037c2:	005b      	lsls	r3, r3, #1
 80037c4:	fa02 f303 	lsl.w	r3, r2, r3
 80037c8:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 80037ca:	683b      	ldr	r3, [r7, #0]
 80037cc:	691b      	ldr	r3, [r3, #16]
 80037ce:	3b01      	subs	r3, #1
 80037d0:	2b03      	cmp	r3, #3
 80037d2:	d84f      	bhi.n	8003874 <HAL_ADC_ConfigChannel+0x28c>
 80037d4:	a201      	add	r2, pc, #4	; (adr r2, 80037dc <HAL_ADC_ConfigChannel+0x1f4>)
 80037d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037da:	bf00      	nop
 80037dc:	080037ed 	.word	0x080037ed
 80037e0:	0800380f 	.word	0x0800380f
 80037e4:	08003831 	.word	0x08003831
 80037e8:	08003853 	.word	0x08003853
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80037f2:	4b9e      	ldr	r3, [pc, #632]	; (8003a6c <HAL_ADC_ConfigChannel+0x484>)
 80037f4:	4013      	ands	r3, r2
 80037f6:	683a      	ldr	r2, [r7, #0]
 80037f8:	6812      	ldr	r2, [r2, #0]
 80037fa:	0691      	lsls	r1, r2, #26
 80037fc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80037fe:	430a      	orrs	r2, r1
 8003800:	431a      	orrs	r2, r3
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800380a:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800380c:	e07e      	b.n	800390c <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8003814:	4b95      	ldr	r3, [pc, #596]	; (8003a6c <HAL_ADC_ConfigChannel+0x484>)
 8003816:	4013      	ands	r3, r2
 8003818:	683a      	ldr	r2, [r7, #0]
 800381a:	6812      	ldr	r2, [r2, #0]
 800381c:	0691      	lsls	r1, r2, #26
 800381e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003820:	430a      	orrs	r2, r1
 8003822:	431a      	orrs	r2, r3
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800382c:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800382e:	e06d      	b.n	800390c <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8003836:	4b8d      	ldr	r3, [pc, #564]	; (8003a6c <HAL_ADC_ConfigChannel+0x484>)
 8003838:	4013      	ands	r3, r2
 800383a:	683a      	ldr	r2, [r7, #0]
 800383c:	6812      	ldr	r2, [r2, #0]
 800383e:	0691      	lsls	r1, r2, #26
 8003840:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003842:	430a      	orrs	r2, r1
 8003844:	431a      	orrs	r2, r3
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800384e:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8003850:	e05c      	b.n	800390c <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8003858:	4b84      	ldr	r3, [pc, #528]	; (8003a6c <HAL_ADC_ConfigChannel+0x484>)
 800385a:	4013      	ands	r3, r2
 800385c:	683a      	ldr	r2, [r7, #0]
 800385e:	6812      	ldr	r2, [r2, #0]
 8003860:	0691      	lsls	r1, r2, #26
 8003862:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003864:	430a      	orrs	r2, r1
 8003866:	431a      	orrs	r2, r3
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003870:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8003872:	e04b      	b.n	800390c <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800387a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800387e:	683b      	ldr	r3, [r7, #0]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	069b      	lsls	r3, r3, #26
 8003884:	429a      	cmp	r2, r3
 8003886:	d107      	bne.n	8003898 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003896:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800389e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80038a2:	683b      	ldr	r3, [r7, #0]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	069b      	lsls	r3, r3, #26
 80038a8:	429a      	cmp	r2, r3
 80038aa:	d107      	bne.n	80038bc <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80038ba:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80038c2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80038c6:	683b      	ldr	r3, [r7, #0]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	069b      	lsls	r3, r3, #26
 80038cc:	429a      	cmp	r2, r3
 80038ce:	d107      	bne.n	80038e0 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80038de:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80038e6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80038ea:	683b      	ldr	r3, [r7, #0]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	069b      	lsls	r3, r3, #26
 80038f0:	429a      	cmp	r2, r3
 80038f2:	d10a      	bne.n	800390a <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003902:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8003904:	e001      	b.n	800390a <HAL_ADC_ConfigChannel+0x322>
    }

  }
 8003906:	bf00      	nop
 8003908:	e000      	b.n	800390c <HAL_ADC_ConfigChannel+0x324>
      break;
 800390a:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	689b      	ldr	r3, [r3, #8]
 8003912:	f003 0303 	and.w	r3, r3, #3
 8003916:	2b01      	cmp	r3, #1
 8003918:	d108      	bne.n	800392c <HAL_ADC_ConfigChannel+0x344>
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f003 0301 	and.w	r3, r3, #1
 8003924:	2b01      	cmp	r3, #1
 8003926:	d101      	bne.n	800392c <HAL_ADC_ConfigChannel+0x344>
 8003928:	2301      	movs	r3, #1
 800392a:	e000      	b.n	800392e <HAL_ADC_ConfigChannel+0x346>
 800392c:	2300      	movs	r3, #0
 800392e:	2b00      	cmp	r3, #0
 8003930:	f040 810b 	bne.w	8003b4a <HAL_ADC_ConfigChannel+0x562>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8003934:	683b      	ldr	r3, [r7, #0]
 8003936:	68db      	ldr	r3, [r3, #12]
 8003938:	2b01      	cmp	r3, #1
 800393a:	d00f      	beq.n	800395c <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8003944:	683b      	ldr	r3, [r7, #0]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	2201      	movs	r2, #1
 800394a:	fa02 f303 	lsl.w	r3, r2, r3
 800394e:	43da      	mvns	r2, r3
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	400a      	ands	r2, r1
 8003956:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 800395a:	e049      	b.n	80039f0 <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8003964:	683b      	ldr	r3, [r7, #0]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	2201      	movs	r2, #1
 800396a:	409a      	lsls	r2, r3
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	430a      	orrs	r2, r1
 8003972:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8003976:	683b      	ldr	r3, [r7, #0]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	2b09      	cmp	r3, #9
 800397c:	d91c      	bls.n	80039b8 <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	6999      	ldr	r1, [r3, #24]
 8003984:	683b      	ldr	r3, [r7, #0]
 8003986:	681a      	ldr	r2, [r3, #0]
 8003988:	4613      	mov	r3, r2
 800398a:	005b      	lsls	r3, r3, #1
 800398c:	4413      	add	r3, r2
 800398e:	3b1b      	subs	r3, #27
 8003990:	2207      	movs	r2, #7
 8003992:	fa02 f303 	lsl.w	r3, r2, r3
 8003996:	43db      	mvns	r3, r3
 8003998:	4019      	ands	r1, r3
 800399a:	683b      	ldr	r3, [r7, #0]
 800399c:	6898      	ldr	r0, [r3, #8]
 800399e:	683b      	ldr	r3, [r7, #0]
 80039a0:	681a      	ldr	r2, [r3, #0]
 80039a2:	4613      	mov	r3, r2
 80039a4:	005b      	lsls	r3, r3, #1
 80039a6:	4413      	add	r3, r2
 80039a8:	3b1b      	subs	r3, #27
 80039aa:	fa00 f203 	lsl.w	r2, r0, r3
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	430a      	orrs	r2, r1
 80039b4:	619a      	str	r2, [r3, #24]
 80039b6:	e01b      	b.n	80039f0 <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	6959      	ldr	r1, [r3, #20]
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	1c5a      	adds	r2, r3, #1
 80039c4:	4613      	mov	r3, r2
 80039c6:	005b      	lsls	r3, r3, #1
 80039c8:	4413      	add	r3, r2
 80039ca:	2207      	movs	r2, #7
 80039cc:	fa02 f303 	lsl.w	r3, r2, r3
 80039d0:	43db      	mvns	r3, r3
 80039d2:	4019      	ands	r1, r3
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	6898      	ldr	r0, [r3, #8]
 80039d8:	683b      	ldr	r3, [r7, #0]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	1c5a      	adds	r2, r3, #1
 80039de:	4613      	mov	r3, r2
 80039e0:	005b      	lsls	r3, r3, #1
 80039e2:	4413      	add	r3, r2
 80039e4:	fa00 f203 	lsl.w	r2, r0, r3
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	430a      	orrs	r2, r1
 80039ee:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80039f0:	4b1f      	ldr	r3, [pc, #124]	; (8003a70 <HAL_ADC_ConfigChannel+0x488>)
 80039f2:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80039f4:	683b      	ldr	r3, [r7, #0]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	2b10      	cmp	r3, #16
 80039fa:	d105      	bne.n	8003a08 <HAL_ADC_ConfigChannel+0x420>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80039fc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80039fe:	689b      	ldr	r3, [r3, #8]
 8003a00:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d015      	beq.n	8003a34 <HAL_ADC_ConfigChannel+0x44c>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8003a08:	683b      	ldr	r3, [r7, #0]
 8003a0a:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8003a0c:	2b11      	cmp	r3, #17
 8003a0e:	d105      	bne.n	8003a1c <HAL_ADC_ConfigChannel+0x434>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8003a10:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003a12:	689b      	ldr	r3, [r3, #8]
 8003a14:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d00b      	beq.n	8003a34 <HAL_ADC_ConfigChannel+0x44c>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8003a1c:	683b      	ldr	r3, [r7, #0]
 8003a1e:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8003a20:	2b12      	cmp	r3, #18
 8003a22:	f040 8092 	bne.w	8003b4a <HAL_ADC_ConfigChannel+0x562>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8003a26:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003a28:	689b      	ldr	r3, [r3, #8]
 8003a2a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	f040 808b 	bne.w	8003b4a <HAL_ADC_ConfigChannel+0x562>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003a3c:	d102      	bne.n	8003a44 <HAL_ADC_ConfigChannel+0x45c>
 8003a3e:	4b0d      	ldr	r3, [pc, #52]	; (8003a74 <HAL_ADC_ConfigChannel+0x48c>)
 8003a40:	60fb      	str	r3, [r7, #12]
 8003a42:	e002      	b.n	8003a4a <HAL_ADC_ConfigChannel+0x462>
 8003a44:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003a48:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	689b      	ldr	r3, [r3, #8]
 8003a50:	f003 0303 	and.w	r3, r3, #3
 8003a54:	2b01      	cmp	r3, #1
 8003a56:	d10f      	bne.n	8003a78 <HAL_ADC_ConfigChannel+0x490>
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f003 0301 	and.w	r3, r3, #1
 8003a62:	2b01      	cmp	r3, #1
 8003a64:	d108      	bne.n	8003a78 <HAL_ADC_ConfigChannel+0x490>
 8003a66:	2301      	movs	r3, #1
 8003a68:	e007      	b.n	8003a7a <HAL_ADC_ConfigChannel+0x492>
 8003a6a:	bf00      	nop
 8003a6c:	83fff000 	.word	0x83fff000
 8003a70:	50000300 	.word	0x50000300
 8003a74:	50000100 	.word	0x50000100
 8003a78:	2300      	movs	r3, #0
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d150      	bne.n	8003b20 <HAL_ADC_ConfigChannel+0x538>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8003a7e:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d010      	beq.n	8003aa6 <HAL_ADC_ConfigChannel+0x4be>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	689b      	ldr	r3, [r3, #8]
 8003a88:	f003 0303 	and.w	r3, r3, #3
 8003a8c:	2b01      	cmp	r3, #1
 8003a8e:	d107      	bne.n	8003aa0 <HAL_ADC_ConfigChannel+0x4b8>
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f003 0301 	and.w	r3, r3, #1
 8003a98:	2b01      	cmp	r3, #1
 8003a9a:	d101      	bne.n	8003aa0 <HAL_ADC_ConfigChannel+0x4b8>
 8003a9c:	2301      	movs	r3, #1
 8003a9e:	e000      	b.n	8003aa2 <HAL_ADC_ConfigChannel+0x4ba>
 8003aa0:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d13c      	bne.n	8003b20 <HAL_ADC_ConfigChannel+0x538>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	2b10      	cmp	r3, #16
 8003aac:	d11d      	bne.n	8003aea <HAL_ADC_ConfigChannel+0x502>
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003ab6:	d118      	bne.n	8003aea <HAL_ADC_ConfigChannel+0x502>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8003ab8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003aba:	689b      	ldr	r3, [r3, #8]
 8003abc:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003ac0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003ac2:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003ac4:	4b27      	ldr	r3, [pc, #156]	; (8003b64 <HAL_ADC_ConfigChannel+0x57c>)
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	4a27      	ldr	r2, [pc, #156]	; (8003b68 <HAL_ADC_ConfigChannel+0x580>)
 8003aca:	fba2 2303 	umull	r2, r3, r2, r3
 8003ace:	0c9a      	lsrs	r2, r3, #18
 8003ad0:	4613      	mov	r3, r2
 8003ad2:	009b      	lsls	r3, r3, #2
 8003ad4:	4413      	add	r3, r2
 8003ad6:	005b      	lsls	r3, r3, #1
 8003ad8:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003ada:	e002      	b.n	8003ae2 <HAL_ADC_ConfigChannel+0x4fa>
          {
            wait_loop_index--;
 8003adc:	68bb      	ldr	r3, [r7, #8]
 8003ade:	3b01      	subs	r3, #1
 8003ae0:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003ae2:	68bb      	ldr	r3, [r7, #8]
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d1f9      	bne.n	8003adc <HAL_ADC_ConfigChannel+0x4f4>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003ae8:	e02e      	b.n	8003b48 <HAL_ADC_ConfigChannel+0x560>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8003aea:	683b      	ldr	r3, [r7, #0]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	2b11      	cmp	r3, #17
 8003af0:	d10b      	bne.n	8003b0a <HAL_ADC_ConfigChannel+0x522>
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003afa:	d106      	bne.n	8003b0a <HAL_ADC_ConfigChannel+0x522>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8003afc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003afe:	689b      	ldr	r3, [r3, #8]
 8003b00:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8003b04:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003b06:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003b08:	e01e      	b.n	8003b48 <HAL_ADC_ConfigChannel+0x560>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8003b0a:	683b      	ldr	r3, [r7, #0]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	2b12      	cmp	r3, #18
 8003b10:	d11a      	bne.n	8003b48 <HAL_ADC_ConfigChannel+0x560>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8003b12:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003b14:	689b      	ldr	r3, [r3, #8]
 8003b16:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003b1a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003b1c:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003b1e:	e013      	b.n	8003b48 <HAL_ADC_ConfigChannel+0x560>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b24:	f043 0220 	orr.w	r2, r3, #32
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8003b2c:	2301      	movs	r3, #1
 8003b2e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8003b32:	e00a      	b.n	8003b4a <HAL_ADC_ConfigChannel+0x562>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b38:	f043 0220 	orr.w	r2, r3, #32
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8003b40:	2301      	movs	r3, #1
 8003b42:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8003b46:	e000      	b.n	8003b4a <HAL_ADC_ConfigChannel+0x562>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003b48:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8003b52:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8003b56:	4618      	mov	r0, r3
 8003b58:	376c      	adds	r7, #108	; 0x6c
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b60:	4770      	bx	lr
 8003b62:	bf00      	nop
 8003b64:	20000000 	.word	0x20000000
 8003b68:	431bde83 	.word	0x431bde83

08003b6c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b084      	sub	sp, #16
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003b74:	2300      	movs	r3, #0
 8003b76:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	689b      	ldr	r3, [r3, #8]
 8003b7e:	f003 0303 	and.w	r3, r3, #3
 8003b82:	2b01      	cmp	r3, #1
 8003b84:	d108      	bne.n	8003b98 <ADC_Enable+0x2c>
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f003 0301 	and.w	r3, r3, #1
 8003b90:	2b01      	cmp	r3, #1
 8003b92:	d101      	bne.n	8003b98 <ADC_Enable+0x2c>
 8003b94:	2301      	movs	r3, #1
 8003b96:	e000      	b.n	8003b9a <ADC_Enable+0x2e>
 8003b98:	2300      	movs	r3, #0
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d143      	bne.n	8003c26 <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	689a      	ldr	r2, [r3, #8]
 8003ba4:	4b22      	ldr	r3, [pc, #136]	; (8003c30 <ADC_Enable+0xc4>)
 8003ba6:	4013      	ands	r3, r2
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d00d      	beq.n	8003bc8 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bb0:	f043 0210 	orr.w	r2, r3, #16
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bbc:	f043 0201 	orr.w	r2, r3, #1
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 8003bc4:	2301      	movs	r3, #1
 8003bc6:	e02f      	b.n	8003c28 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	689a      	ldr	r2, [r3, #8]
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f042 0201 	orr.w	r2, r2, #1
 8003bd6:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8003bd8:	f7ff f9ae 	bl	8002f38 <HAL_GetTick>
 8003bdc:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003bde:	e01b      	b.n	8003c18 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003be0:	f7ff f9aa 	bl	8002f38 <HAL_GetTick>
 8003be4:	4602      	mov	r2, r0
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	1ad3      	subs	r3, r2, r3
 8003bea:	2b02      	cmp	r3, #2
 8003bec:	d914      	bls.n	8003c18 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f003 0301 	and.w	r3, r3, #1
 8003bf8:	2b01      	cmp	r3, #1
 8003bfa:	d00d      	beq.n	8003c18 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c00:	f043 0210 	orr.w	r2, r3, #16
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c0c:	f043 0201 	orr.w	r2, r3, #1
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8003c14:	2301      	movs	r3, #1
 8003c16:	e007      	b.n	8003c28 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f003 0301 	and.w	r3, r3, #1
 8003c22:	2b01      	cmp	r3, #1
 8003c24:	d1dc      	bne.n	8003be0 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003c26:	2300      	movs	r3, #0
}
 8003c28:	4618      	mov	r0, r3
 8003c2a:	3710      	adds	r7, #16
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	bd80      	pop	{r7, pc}
 8003c30:	8000003f 	.word	0x8000003f

08003c34 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8003c34:	b580      	push	{r7, lr}
 8003c36:	b084      	sub	sp, #16
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003c3c:	2300      	movs	r3, #0
 8003c3e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	689b      	ldr	r3, [r3, #8]
 8003c46:	f003 0303 	and.w	r3, r3, #3
 8003c4a:	2b01      	cmp	r3, #1
 8003c4c:	d108      	bne.n	8003c60 <ADC_Disable+0x2c>
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f003 0301 	and.w	r3, r3, #1
 8003c58:	2b01      	cmp	r3, #1
 8003c5a:	d101      	bne.n	8003c60 <ADC_Disable+0x2c>
 8003c5c:	2301      	movs	r3, #1
 8003c5e:	e000      	b.n	8003c62 <ADC_Disable+0x2e>
 8003c60:	2300      	movs	r3, #0
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d047      	beq.n	8003cf6 <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	689b      	ldr	r3, [r3, #8]
 8003c6c:	f003 030d 	and.w	r3, r3, #13
 8003c70:	2b01      	cmp	r3, #1
 8003c72:	d10f      	bne.n	8003c94 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	689a      	ldr	r2, [r3, #8]
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f042 0202 	orr.w	r2, r2, #2
 8003c82:	609a      	str	r2, [r3, #8]
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	2203      	movs	r2, #3
 8003c8a:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8003c8c:	f7ff f954 	bl	8002f38 <HAL_GetTick>
 8003c90:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003c92:	e029      	b.n	8003ce8 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c98:	f043 0210 	orr.w	r2, r3, #16
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ca4:	f043 0201 	orr.w	r2, r3, #1
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8003cac:	2301      	movs	r3, #1
 8003cae:	e023      	b.n	8003cf8 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003cb0:	f7ff f942 	bl	8002f38 <HAL_GetTick>
 8003cb4:	4602      	mov	r2, r0
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	1ad3      	subs	r3, r2, r3
 8003cba:	2b02      	cmp	r3, #2
 8003cbc:	d914      	bls.n	8003ce8 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	689b      	ldr	r3, [r3, #8]
 8003cc4:	f003 0301 	and.w	r3, r3, #1
 8003cc8:	2b01      	cmp	r3, #1
 8003cca:	d10d      	bne.n	8003ce8 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cd0:	f043 0210 	orr.w	r2, r3, #16
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cdc:	f043 0201 	orr.w	r2, r3, #1
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8003ce4:	2301      	movs	r3, #1
 8003ce6:	e007      	b.n	8003cf8 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	689b      	ldr	r3, [r3, #8]
 8003cee:	f003 0301 	and.w	r3, r3, #1
 8003cf2:	2b01      	cmp	r3, #1
 8003cf4:	d0dc      	beq.n	8003cb0 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003cf6:	2300      	movs	r3, #0
}
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	3710      	adds	r7, #16
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	bd80      	pop	{r7, pc}

08003d00 <ADC_ConversionStop>:
  *            @arg ADC_INJECTED_GROUP: ADC injected conversion type.
  *            @arg ADC_REGULAR_INJECTED_GROUP: ADC regular and injected conversion type.
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef* hadc, uint32_t ConversionGroup)
{
 8003d00:	b580      	push	{r7, lr}
 8003d02:	b086      	sub	sp, #24
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	6078      	str	r0, [r7, #4]
 8003d08:	6039      	str	r1, [r7, #0]
  uint32_t tmp_ADC_CR_ADSTART_JADSTART = 0U;
 8003d0a:	2300      	movs	r3, #0
 8003d0c:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8003d0e:	2300      	movs	r3, #0
 8003d10:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8003d12:	2300      	movs	r3, #0
 8003d14:	613b      	str	r3, [r7, #16]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));
    
  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc))
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	689b      	ldr	r3, [r3, #8]
 8003d1c:	f003 030c 	and.w	r3, r3, #12
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	f000 809b 	beq.w	8003e5c <ADC_ConversionStop+0x15c>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1U, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	68db      	ldr	r3, [r3, #12]
 8003d2c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d30:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003d34:	d12a      	bne.n	8003d8c <ADC_ConversionStop+0x8c>
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	7e5b      	ldrb	r3, [r3, #25]
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 8003d3a:	2b01      	cmp	r3, #1
 8003d3c:	d126      	bne.n	8003d8c <ADC_ConversionStop+0x8c>
         (hadc->Init.LowPowerAutoWait==ENABLE)                   )
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	7e1b      	ldrb	r3, [r3, #24]
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 8003d42:	2b01      	cmp	r3, #1
 8003d44:	d122      	bne.n	8003d8c <ADC_ConversionStop+0x8c>
    {
      /* Use stop of regular group */
      ConversionGroup = ADC_REGULAR_GROUP;
 8003d46:	230c      	movs	r3, #12
 8003d48:	603b      	str	r3, [r7, #0]
      
      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 8003d4a:	e014      	b.n	8003d76 <ADC_ConversionStop+0x76>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES *4U))
 8003d4c:	693b      	ldr	r3, [r7, #16]
 8003d4e:	4a46      	ldr	r2, [pc, #280]	; (8003e68 <ADC_ConversionStop+0x168>)
 8003d50:	4293      	cmp	r3, r2
 8003d52:	d90d      	bls.n	8003d70 <ADC_ConversionStop+0x70>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d58:	f043 0210 	orr.w	r2, r3, #16
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d64:	f043 0201 	orr.w	r2, r3, #1
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	645a      	str	r2, [r3, #68]	; 0x44
          
          return HAL_ERROR;
 8003d6c:	2301      	movs	r3, #1
 8003d6e:	e076      	b.n	8003e5e <ADC_ConversionStop+0x15e>
        }
        Conversion_Timeout_CPU_cycles ++;
 8003d70:	693b      	ldr	r3, [r7, #16]
 8003d72:	3301      	adds	r3, #1
 8003d74:	613b      	str	r3, [r7, #16]
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d80:	2b40      	cmp	r3, #64	; 0x40
 8003d82:	d1e3      	bne.n	8003d4c <ADC_ConversionStop+0x4c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	2240      	movs	r2, #64	; 0x40
 8003d8a:	601a      	str	r2, [r3, #0]
    }
    
    /* Stop potential conversion on going on regular group */
    if (ConversionGroup != ADC_INJECTED_GROUP)
 8003d8c:	683b      	ldr	r3, [r7, #0]
 8003d8e:	2b60      	cmp	r3, #96	; 0x60
 8003d90:	d015      	beq.n	8003dbe <ADC_ConversionStop+0xbe>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	689b      	ldr	r3, [r3, #8]
 8003d98:	f003 0304 	and.w	r3, r3, #4
 8003d9c:	2b04      	cmp	r3, #4
 8003d9e:	d10e      	bne.n	8003dbe <ADC_ConversionStop+0xbe>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)     )
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	689b      	ldr	r3, [r3, #8]
 8003da6:	f003 0302 	and.w	r3, r3, #2
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d107      	bne.n	8003dbe <ADC_ConversionStop+0xbe>
      {
        /* Stop conversions on regular group */
        hadc->Instance->CR |= ADC_CR_ADSTP;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	689a      	ldr	r2, [r3, #8]
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f042 0210 	orr.w	r2, r2, #16
 8003dbc:	609a      	str	r2, [r3, #8]
      }
    }

    /* Stop potential conversion on going on injected group */
    if (ConversionGroup != ADC_REGULAR_GROUP)
 8003dbe:	683b      	ldr	r3, [r7, #0]
 8003dc0:	2b0c      	cmp	r3, #12
 8003dc2:	d015      	beq.n	8003df0 <ADC_ConversionStop+0xf0>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	689b      	ldr	r3, [r3, #8]
 8003dca:	f003 0308 	and.w	r3, r3, #8
 8003dce:	2b08      	cmp	r3, #8
 8003dd0:	d10e      	bne.n	8003df0 <ADC_ConversionStop+0xf0>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)      )
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	689b      	ldr	r3, [r3, #8]
 8003dd8:	f003 0302 	and.w	r3, r3, #2
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d107      	bne.n	8003df0 <ADC_ConversionStop+0xf0>
      {
        /* Stop conversions on injected group */
        hadc->Instance->CR |= ADC_CR_JADSTP;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	689a      	ldr	r2, [r3, #8]
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f042 0220 	orr.w	r2, r2, #32
 8003dee:	609a      	str	r2, [r3, #8]
      }
    }

    /* Selection of start and stop bits in function of regular or injected group */
    switch(ConversionGroup)
 8003df0:	683b      	ldr	r3, [r7, #0]
 8003df2:	2b60      	cmp	r3, #96	; 0x60
 8003df4:	d005      	beq.n	8003e02 <ADC_ConversionStop+0x102>
 8003df6:	683b      	ldr	r3, [r7, #0]
 8003df8:	2b6c      	cmp	r3, #108	; 0x6c
 8003dfa:	d105      	bne.n	8003e08 <ADC_ConversionStop+0x108>
    {
    case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8003dfc:	230c      	movs	r3, #12
 8003dfe:	617b      	str	r3, [r7, #20]
        break;
 8003e00:	e005      	b.n	8003e0e <ADC_ConversionStop+0x10e>
    case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8003e02:	2308      	movs	r3, #8
 8003e04:	617b      	str	r3, [r7, #20]
        break;
 8003e06:	e002      	b.n	8003e0e <ADC_ConversionStop+0x10e>
    /* Case ADC_REGULAR_GROUP */
    default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8003e08:	2304      	movs	r3, #4
 8003e0a:	617b      	str	r3, [r7, #20]
        break;
 8003e0c:	bf00      	nop
    }
    
    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8003e0e:	f7ff f893 	bl	8002f38 <HAL_GetTick>
 8003e12:	60f8      	str	r0, [r7, #12]
      
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8003e14:	e01b      	b.n	8003e4e <ADC_ConversionStop+0x14e>
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8003e16:	f7ff f88f 	bl	8002f38 <HAL_GetTick>
 8003e1a:	4602      	mov	r2, r0
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	1ad3      	subs	r3, r2, r3
 8003e20:	2b0b      	cmp	r3, #11
 8003e22:	d914      	bls.n	8003e4e <ADC_ConversionStop+0x14e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	689a      	ldr	r2, [r3, #8]
 8003e2a:	697b      	ldr	r3, [r7, #20]
 8003e2c:	4013      	ands	r3, r2
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d00d      	beq.n	8003e4e <ADC_ConversionStop+0x14e>
        {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e36:	f043 0210 	orr.w	r2, r3, #16
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e42:	f043 0201 	orr.w	r2, r3, #1
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	645a      	str	r2, [r3, #68]	; 0x44
        
        return HAL_ERROR;
 8003e4a:	2301      	movs	r3, #1
 8003e4c:	e007      	b.n	8003e5e <ADC_ConversionStop+0x15e>
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	689a      	ldr	r2, [r3, #8]
 8003e54:	697b      	ldr	r3, [r7, #20]
 8003e56:	4013      	ands	r3, r2
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d1dc      	bne.n	8003e16 <ADC_ConversionStop+0x116>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8003e5c:	2300      	movs	r3, #0
}
 8003e5e:	4618      	mov	r0, r3
 8003e60:	3718      	adds	r7, #24
 8003e62:	46bd      	mov	sp, r7
 8003e64:	bd80      	pop	{r7, pc}
 8003e66:	bf00      	nop
 8003e68:	000993ff 	.word	0x000993ff

08003e6c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	b084      	sub	sp, #16
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d101      	bne.n	8003e7e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8003e7a:	2301      	movs	r3, #1
 8003e7c:	e0ed      	b.n	800405a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003e84:	b2db      	uxtb	r3, r3
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d102      	bne.n	8003e90 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8003e8a:	6878      	ldr	r0, [r7, #4]
 8003e8c:	f7fe fe2c 	bl	8002ae8 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	681a      	ldr	r2, [r3, #0]
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f042 0201 	orr.w	r2, r2, #1
 8003e9e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003ea0:	f7ff f84a 	bl	8002f38 <HAL_GetTick>
 8003ea4:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003ea6:	e012      	b.n	8003ece <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003ea8:	f7ff f846 	bl	8002f38 <HAL_GetTick>
 8003eac:	4602      	mov	r2, r0
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	1ad3      	subs	r3, r2, r3
 8003eb2:	2b0a      	cmp	r3, #10
 8003eb4:	d90b      	bls.n	8003ece <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eba:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	2205      	movs	r2, #5
 8003ec6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003eca:	2301      	movs	r3, #1
 8003ecc:	e0c5      	b.n	800405a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	685b      	ldr	r3, [r3, #4]
 8003ed4:	f003 0301 	and.w	r3, r3, #1
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d0e5      	beq.n	8003ea8 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	681a      	ldr	r2, [r3, #0]
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f022 0202 	bic.w	r2, r2, #2
 8003eea:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003eec:	f7ff f824 	bl	8002f38 <HAL_GetTick>
 8003ef0:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003ef2:	e012      	b.n	8003f1a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003ef4:	f7ff f820 	bl	8002f38 <HAL_GetTick>
 8003ef8:	4602      	mov	r2, r0
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	1ad3      	subs	r3, r2, r3
 8003efe:	2b0a      	cmp	r3, #10
 8003f00:	d90b      	bls.n	8003f1a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f06:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	2205      	movs	r2, #5
 8003f12:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003f16:	2301      	movs	r3, #1
 8003f18:	e09f      	b.n	800405a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	685b      	ldr	r3, [r3, #4]
 8003f20:	f003 0302 	and.w	r3, r3, #2
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d1e5      	bne.n	8003ef4 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	7e1b      	ldrb	r3, [r3, #24]
 8003f2c:	2b01      	cmp	r3, #1
 8003f2e:	d108      	bne.n	8003f42 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	681a      	ldr	r2, [r3, #0]
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003f3e:	601a      	str	r2, [r3, #0]
 8003f40:	e007      	b.n	8003f52 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	681a      	ldr	r2, [r3, #0]
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003f50:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	7e5b      	ldrb	r3, [r3, #25]
 8003f56:	2b01      	cmp	r3, #1
 8003f58:	d108      	bne.n	8003f6c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	681a      	ldr	r2, [r3, #0]
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003f68:	601a      	str	r2, [r3, #0]
 8003f6a:	e007      	b.n	8003f7c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	681a      	ldr	r2, [r3, #0]
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003f7a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	7e9b      	ldrb	r3, [r3, #26]
 8003f80:	2b01      	cmp	r3, #1
 8003f82:	d108      	bne.n	8003f96 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	681a      	ldr	r2, [r3, #0]
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f042 0220 	orr.w	r2, r2, #32
 8003f92:	601a      	str	r2, [r3, #0]
 8003f94:	e007      	b.n	8003fa6 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	681a      	ldr	r2, [r3, #0]
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f022 0220 	bic.w	r2, r2, #32
 8003fa4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	7edb      	ldrb	r3, [r3, #27]
 8003faa:	2b01      	cmp	r3, #1
 8003fac:	d108      	bne.n	8003fc0 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	681a      	ldr	r2, [r3, #0]
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f022 0210 	bic.w	r2, r2, #16
 8003fbc:	601a      	str	r2, [r3, #0]
 8003fbe:	e007      	b.n	8003fd0 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	681a      	ldr	r2, [r3, #0]
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f042 0210 	orr.w	r2, r2, #16
 8003fce:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	7f1b      	ldrb	r3, [r3, #28]
 8003fd4:	2b01      	cmp	r3, #1
 8003fd6:	d108      	bne.n	8003fea <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	681a      	ldr	r2, [r3, #0]
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f042 0208 	orr.w	r2, r2, #8
 8003fe6:	601a      	str	r2, [r3, #0]
 8003fe8:	e007      	b.n	8003ffa <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	681a      	ldr	r2, [r3, #0]
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f022 0208 	bic.w	r2, r2, #8
 8003ff8:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	7f5b      	ldrb	r3, [r3, #29]
 8003ffe:	2b01      	cmp	r3, #1
 8004000:	d108      	bne.n	8004014 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	681a      	ldr	r2, [r3, #0]
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f042 0204 	orr.w	r2, r2, #4
 8004010:	601a      	str	r2, [r3, #0]
 8004012:	e007      	b.n	8004024 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	681a      	ldr	r2, [r3, #0]
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f022 0204 	bic.w	r2, r2, #4
 8004022:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	689a      	ldr	r2, [r3, #8]
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	68db      	ldr	r3, [r3, #12]
 800402c:	431a      	orrs	r2, r3
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	691b      	ldr	r3, [r3, #16]
 8004032:	431a      	orrs	r2, r3
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	695b      	ldr	r3, [r3, #20]
 8004038:	ea42 0103 	orr.w	r1, r2, r3
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	685b      	ldr	r3, [r3, #4]
 8004040:	1e5a      	subs	r2, r3, #1
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	430a      	orrs	r2, r1
 8004048:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	2200      	movs	r2, #0
 800404e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2201      	movs	r2, #1
 8004054:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8004058:	2300      	movs	r3, #0
}
 800405a:	4618      	mov	r0, r3
 800405c:	3710      	adds	r7, #16
 800405e:	46bd      	mov	sp, r7
 8004060:	bd80      	pop	{r7, pc}

08004062 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8004062:	b480      	push	{r7}
 8004064:	b087      	sub	sp, #28
 8004066:	af00      	add	r7, sp, #0
 8004068:	6078      	str	r0, [r7, #4]
 800406a:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004078:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 800407a:	7cfb      	ldrb	r3, [r7, #19]
 800407c:	2b01      	cmp	r3, #1
 800407e:	d003      	beq.n	8004088 <HAL_CAN_ConfigFilter+0x26>
 8004080:	7cfb      	ldrb	r3, [r7, #19]
 8004082:	2b02      	cmp	r3, #2
 8004084:	f040 80aa 	bne.w	80041dc <HAL_CAN_ConfigFilter+0x17a>

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8004088:	697b      	ldr	r3, [r7, #20]
 800408a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800408e:	f043 0201 	orr.w	r2, r3, #1
 8004092:	697b      	ldr	r3, [r7, #20]
 8004094:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8004098:	683b      	ldr	r3, [r7, #0]
 800409a:	695b      	ldr	r3, [r3, #20]
 800409c:	f003 031f 	and.w	r3, r3, #31
 80040a0:	2201      	movs	r2, #1
 80040a2:	fa02 f303 	lsl.w	r3, r2, r3
 80040a6:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80040a8:	697b      	ldr	r3, [r7, #20]
 80040aa:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	43db      	mvns	r3, r3
 80040b2:	401a      	ands	r2, r3
 80040b4:	697b      	ldr	r3, [r7, #20]
 80040b6:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80040ba:	683b      	ldr	r3, [r7, #0]
 80040bc:	69db      	ldr	r3, [r3, #28]
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d123      	bne.n	800410a <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80040c2:	697b      	ldr	r3, [r7, #20]
 80040c4:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	43db      	mvns	r3, r3
 80040cc:	401a      	ands	r2, r3
 80040ce:	697b      	ldr	r3, [r7, #20]
 80040d0:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80040d4:	683b      	ldr	r3, [r7, #0]
 80040d6:	68db      	ldr	r3, [r3, #12]
 80040d8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80040da:	683b      	ldr	r3, [r7, #0]
 80040dc:	685b      	ldr	r3, [r3, #4]
 80040de:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80040e0:	683a      	ldr	r2, [r7, #0]
 80040e2:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80040e4:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80040e6:	697b      	ldr	r3, [r7, #20]
 80040e8:	3248      	adds	r2, #72	; 0x48
 80040ea:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80040ee:	683b      	ldr	r3, [r7, #0]
 80040f0:	689b      	ldr	r3, [r3, #8]
 80040f2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80040f4:	683b      	ldr	r3, [r7, #0]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80040fa:	683b      	ldr	r3, [r7, #0]
 80040fc:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80040fe:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004100:	6979      	ldr	r1, [r7, #20]
 8004102:	3348      	adds	r3, #72	; 0x48
 8004104:	00db      	lsls	r3, r3, #3
 8004106:	440b      	add	r3, r1
 8004108:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800410a:	683b      	ldr	r3, [r7, #0]
 800410c:	69db      	ldr	r3, [r3, #28]
 800410e:	2b01      	cmp	r3, #1
 8004110:	d122      	bne.n	8004158 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8004112:	697b      	ldr	r3, [r7, #20]
 8004114:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	431a      	orrs	r2, r3
 800411c:	697b      	ldr	r3, [r7, #20]
 800411e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8004122:	683b      	ldr	r3, [r7, #0]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8004128:	683b      	ldr	r3, [r7, #0]
 800412a:	685b      	ldr	r3, [r3, #4]
 800412c:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800412e:	683a      	ldr	r2, [r7, #0]
 8004130:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8004132:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004134:	697b      	ldr	r3, [r7, #20]
 8004136:	3248      	adds	r2, #72	; 0x48
 8004138:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800413c:	683b      	ldr	r3, [r7, #0]
 800413e:	689b      	ldr	r3, [r3, #8]
 8004140:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8004142:	683b      	ldr	r3, [r7, #0]
 8004144:	68db      	ldr	r3, [r3, #12]
 8004146:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004148:	683b      	ldr	r3, [r7, #0]
 800414a:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800414c:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800414e:	6979      	ldr	r1, [r7, #20]
 8004150:	3348      	adds	r3, #72	; 0x48
 8004152:	00db      	lsls	r3, r3, #3
 8004154:	440b      	add	r3, r1
 8004156:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8004158:	683b      	ldr	r3, [r7, #0]
 800415a:	699b      	ldr	r3, [r3, #24]
 800415c:	2b00      	cmp	r3, #0
 800415e:	d109      	bne.n	8004174 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8004160:	697b      	ldr	r3, [r7, #20]
 8004162:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	43db      	mvns	r3, r3
 800416a:	401a      	ands	r2, r3
 800416c:	697b      	ldr	r3, [r7, #20]
 800416e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8004172:	e007      	b.n	8004184 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8004174:	697b      	ldr	r3, [r7, #20]
 8004176:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	431a      	orrs	r2, r3
 800417e:	697b      	ldr	r3, [r7, #20]
 8004180:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8004184:	683b      	ldr	r3, [r7, #0]
 8004186:	691b      	ldr	r3, [r3, #16]
 8004188:	2b00      	cmp	r3, #0
 800418a:	d109      	bne.n	80041a0 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800418c:	697b      	ldr	r3, [r7, #20]
 800418e:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	43db      	mvns	r3, r3
 8004196:	401a      	ands	r2, r3
 8004198:	697b      	ldr	r3, [r7, #20]
 800419a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 800419e:	e007      	b.n	80041b0 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80041a0:	697b      	ldr	r3, [r7, #20]
 80041a2:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	431a      	orrs	r2, r3
 80041aa:	697b      	ldr	r3, [r7, #20]
 80041ac:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80041b0:	683b      	ldr	r3, [r7, #0]
 80041b2:	6a1b      	ldr	r3, [r3, #32]
 80041b4:	2b01      	cmp	r3, #1
 80041b6:	d107      	bne.n	80041c8 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80041b8:	697b      	ldr	r3, [r7, #20]
 80041ba:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	431a      	orrs	r2, r3
 80041c2:	697b      	ldr	r3, [r7, #20]
 80041c4:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80041c8:	697b      	ldr	r3, [r7, #20]
 80041ca:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80041ce:	f023 0201 	bic.w	r2, r3, #1
 80041d2:	697b      	ldr	r3, [r7, #20]
 80041d4:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 80041d8:	2300      	movs	r3, #0
 80041da:	e006      	b.n	80041ea <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041e0:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80041e8:	2301      	movs	r3, #1
  }
}
 80041ea:	4618      	mov	r0, r3
 80041ec:	371c      	adds	r7, #28
 80041ee:	46bd      	mov	sp, r7
 80041f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f4:	4770      	bx	lr

080041f6 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80041f6:	b580      	push	{r7, lr}
 80041f8:	b084      	sub	sp, #16
 80041fa:	af00      	add	r7, sp, #0
 80041fc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004204:	b2db      	uxtb	r3, r3
 8004206:	2b01      	cmp	r3, #1
 8004208:	d12e      	bne.n	8004268 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2202      	movs	r2, #2
 800420e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	681a      	ldr	r2, [r3, #0]
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f022 0201 	bic.w	r2, r2, #1
 8004220:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004222:	f7fe fe89 	bl	8002f38 <HAL_GetTick>
 8004226:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8004228:	e012      	b.n	8004250 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800422a:	f7fe fe85 	bl	8002f38 <HAL_GetTick>
 800422e:	4602      	mov	r2, r0
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	1ad3      	subs	r3, r2, r3
 8004234:	2b0a      	cmp	r3, #10
 8004236:	d90b      	bls.n	8004250 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800423c:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	2205      	movs	r2, #5
 8004248:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800424c:	2301      	movs	r3, #1
 800424e:	e012      	b.n	8004276 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	685b      	ldr	r3, [r3, #4]
 8004256:	f003 0301 	and.w	r3, r3, #1
 800425a:	2b00      	cmp	r3, #0
 800425c:	d1e5      	bne.n	800422a <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	2200      	movs	r2, #0
 8004262:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8004264:	2300      	movs	r3, #0
 8004266:	e006      	b.n	8004276 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800426c:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004274:	2301      	movs	r3, #1
  }
}
 8004276:	4618      	mov	r0, r3
 8004278:	3710      	adds	r7, #16
 800427a:	46bd      	mov	sp, r7
 800427c:	bd80      	pop	{r7, pc}

0800427e <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 800427e:	b480      	push	{r7}
 8004280:	b089      	sub	sp, #36	; 0x24
 8004282:	af00      	add	r7, sp, #0
 8004284:	60f8      	str	r0, [r7, #12]
 8004286:	60b9      	str	r1, [r7, #8]
 8004288:	607a      	str	r2, [r7, #4]
 800428a:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004292:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	689b      	ldr	r3, [r3, #8]
 800429a:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800429c:	7ffb      	ldrb	r3, [r7, #31]
 800429e:	2b01      	cmp	r3, #1
 80042a0:	d003      	beq.n	80042aa <HAL_CAN_AddTxMessage+0x2c>
 80042a2:	7ffb      	ldrb	r3, [r7, #31]
 80042a4:	2b02      	cmp	r3, #2
 80042a6:	f040 80b8 	bne.w	800441a <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80042aa:	69bb      	ldr	r3, [r7, #24]
 80042ac:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d10a      	bne.n	80042ca <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80042b4:	69bb      	ldr	r3, [r7, #24]
 80042b6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d105      	bne.n	80042ca <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80042be:	69bb      	ldr	r3, [r7, #24]
 80042c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	f000 80a0 	beq.w	800440a <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80042ca:	69bb      	ldr	r3, [r7, #24]
 80042cc:	0e1b      	lsrs	r3, r3, #24
 80042ce:	f003 0303 	and.w	r3, r3, #3
 80042d2:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 80042d4:	697b      	ldr	r3, [r7, #20]
 80042d6:	2b02      	cmp	r3, #2
 80042d8:	d907      	bls.n	80042ea <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042de:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80042e6:	2301      	movs	r3, #1
 80042e8:	e09e      	b.n	8004428 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80042ea:	2201      	movs	r2, #1
 80042ec:	697b      	ldr	r3, [r7, #20]
 80042ee:	409a      	lsls	r2, r3
 80042f0:	683b      	ldr	r3, [r7, #0]
 80042f2:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80042f4:	68bb      	ldr	r3, [r7, #8]
 80042f6:	689b      	ldr	r3, [r3, #8]
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d10d      	bne.n	8004318 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80042fc:	68bb      	ldr	r3, [r7, #8]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8004302:	68bb      	ldr	r3, [r7, #8]
 8004304:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8004306:	68f9      	ldr	r1, [r7, #12]
 8004308:	6809      	ldr	r1, [r1, #0]
 800430a:	431a      	orrs	r2, r3
 800430c:	697b      	ldr	r3, [r7, #20]
 800430e:	3318      	adds	r3, #24
 8004310:	011b      	lsls	r3, r3, #4
 8004312:	440b      	add	r3, r1
 8004314:	601a      	str	r2, [r3, #0]
 8004316:	e00f      	b.n	8004338 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004318:	68bb      	ldr	r3, [r7, #8]
 800431a:	685b      	ldr	r3, [r3, #4]
 800431c:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800431e:	68bb      	ldr	r3, [r7, #8]
 8004320:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004322:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8004324:	68bb      	ldr	r3, [r7, #8]
 8004326:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004328:	68f9      	ldr	r1, [r7, #12]
 800432a:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800432c:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800432e:	697b      	ldr	r3, [r7, #20]
 8004330:	3318      	adds	r3, #24
 8004332:	011b      	lsls	r3, r3, #4
 8004334:	440b      	add	r3, r1
 8004336:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	6819      	ldr	r1, [r3, #0]
 800433c:	68bb      	ldr	r3, [r7, #8]
 800433e:	691a      	ldr	r2, [r3, #16]
 8004340:	697b      	ldr	r3, [r7, #20]
 8004342:	3318      	adds	r3, #24
 8004344:	011b      	lsls	r3, r3, #4
 8004346:	440b      	add	r3, r1
 8004348:	3304      	adds	r3, #4
 800434a:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800434c:	68bb      	ldr	r3, [r7, #8]
 800434e:	7d1b      	ldrb	r3, [r3, #20]
 8004350:	2b01      	cmp	r3, #1
 8004352:	d111      	bne.n	8004378 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	681a      	ldr	r2, [r3, #0]
 8004358:	697b      	ldr	r3, [r7, #20]
 800435a:	3318      	adds	r3, #24
 800435c:	011b      	lsls	r3, r3, #4
 800435e:	4413      	add	r3, r2
 8004360:	3304      	adds	r3, #4
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	68fa      	ldr	r2, [r7, #12]
 8004366:	6811      	ldr	r1, [r2, #0]
 8004368:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800436c:	697b      	ldr	r3, [r7, #20]
 800436e:	3318      	adds	r3, #24
 8004370:	011b      	lsls	r3, r3, #4
 8004372:	440b      	add	r3, r1
 8004374:	3304      	adds	r3, #4
 8004376:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	3307      	adds	r3, #7
 800437c:	781b      	ldrb	r3, [r3, #0]
 800437e:	061a      	lsls	r2, r3, #24
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	3306      	adds	r3, #6
 8004384:	781b      	ldrb	r3, [r3, #0]
 8004386:	041b      	lsls	r3, r3, #16
 8004388:	431a      	orrs	r2, r3
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	3305      	adds	r3, #5
 800438e:	781b      	ldrb	r3, [r3, #0]
 8004390:	021b      	lsls	r3, r3, #8
 8004392:	4313      	orrs	r3, r2
 8004394:	687a      	ldr	r2, [r7, #4]
 8004396:	3204      	adds	r2, #4
 8004398:	7812      	ldrb	r2, [r2, #0]
 800439a:	4610      	mov	r0, r2
 800439c:	68fa      	ldr	r2, [r7, #12]
 800439e:	6811      	ldr	r1, [r2, #0]
 80043a0:	ea43 0200 	orr.w	r2, r3, r0
 80043a4:	697b      	ldr	r3, [r7, #20]
 80043a6:	011b      	lsls	r3, r3, #4
 80043a8:	440b      	add	r3, r1
 80043aa:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 80043ae:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	3303      	adds	r3, #3
 80043b4:	781b      	ldrb	r3, [r3, #0]
 80043b6:	061a      	lsls	r2, r3, #24
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	3302      	adds	r3, #2
 80043bc:	781b      	ldrb	r3, [r3, #0]
 80043be:	041b      	lsls	r3, r3, #16
 80043c0:	431a      	orrs	r2, r3
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	3301      	adds	r3, #1
 80043c6:	781b      	ldrb	r3, [r3, #0]
 80043c8:	021b      	lsls	r3, r3, #8
 80043ca:	4313      	orrs	r3, r2
 80043cc:	687a      	ldr	r2, [r7, #4]
 80043ce:	7812      	ldrb	r2, [r2, #0]
 80043d0:	4610      	mov	r0, r2
 80043d2:	68fa      	ldr	r2, [r7, #12]
 80043d4:	6811      	ldr	r1, [r2, #0]
 80043d6:	ea43 0200 	orr.w	r2, r3, r0
 80043da:	697b      	ldr	r3, [r7, #20]
 80043dc:	011b      	lsls	r3, r3, #4
 80043de:	440b      	add	r3, r1
 80043e0:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80043e4:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	681a      	ldr	r2, [r3, #0]
 80043ea:	697b      	ldr	r3, [r7, #20]
 80043ec:	3318      	adds	r3, #24
 80043ee:	011b      	lsls	r3, r3, #4
 80043f0:	4413      	add	r3, r2
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	68fa      	ldr	r2, [r7, #12]
 80043f6:	6811      	ldr	r1, [r2, #0]
 80043f8:	f043 0201 	orr.w	r2, r3, #1
 80043fc:	697b      	ldr	r3, [r7, #20]
 80043fe:	3318      	adds	r3, #24
 8004400:	011b      	lsls	r3, r3, #4
 8004402:	440b      	add	r3, r1
 8004404:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8004406:	2300      	movs	r3, #0
 8004408:	e00e      	b.n	8004428 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800440e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8004416:	2301      	movs	r3, #1
 8004418:	e006      	b.n	8004428 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800441e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004426:	2301      	movs	r3, #1
  }
}
 8004428:	4618      	mov	r0, r3
 800442a:	3724      	adds	r7, #36	; 0x24
 800442c:	46bd      	mov	sp, r7
 800442e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004432:	4770      	bx	lr

08004434 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8004434:	b480      	push	{r7}
 8004436:	b087      	sub	sp, #28
 8004438:	af00      	add	r7, sp, #0
 800443a:	60f8      	str	r0, [r7, #12]
 800443c:	60b9      	str	r1, [r7, #8]
 800443e:	607a      	str	r2, [r7, #4]
 8004440:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004448:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800444a:	7dfb      	ldrb	r3, [r7, #23]
 800444c:	2b01      	cmp	r3, #1
 800444e:	d003      	beq.n	8004458 <HAL_CAN_GetRxMessage+0x24>
 8004450:	7dfb      	ldrb	r3, [r7, #23]
 8004452:	2b02      	cmp	r3, #2
 8004454:	f040 80f3 	bne.w	800463e <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8004458:	68bb      	ldr	r3, [r7, #8]
 800445a:	2b00      	cmp	r3, #0
 800445c:	d10e      	bne.n	800447c <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	68db      	ldr	r3, [r3, #12]
 8004464:	f003 0303 	and.w	r3, r3, #3
 8004468:	2b00      	cmp	r3, #0
 800446a:	d116      	bne.n	800449a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004470:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8004478:	2301      	movs	r3, #1
 800447a:	e0e7      	b.n	800464c <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	691b      	ldr	r3, [r3, #16]
 8004482:	f003 0303 	and.w	r3, r3, #3
 8004486:	2b00      	cmp	r3, #0
 8004488:	d107      	bne.n	800449a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800448e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8004496:	2301      	movs	r3, #1
 8004498:	e0d8      	b.n	800464c <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	681a      	ldr	r2, [r3, #0]
 800449e:	68bb      	ldr	r3, [r7, #8]
 80044a0:	331b      	adds	r3, #27
 80044a2:	011b      	lsls	r3, r3, #4
 80044a4:	4413      	add	r3, r2
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f003 0204 	and.w	r2, r3, #4
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	689b      	ldr	r3, [r3, #8]
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d10c      	bne.n	80044d2 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	681a      	ldr	r2, [r3, #0]
 80044bc:	68bb      	ldr	r3, [r7, #8]
 80044be:	331b      	adds	r3, #27
 80044c0:	011b      	lsls	r3, r3, #4
 80044c2:	4413      	add	r3, r2
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	0d5b      	lsrs	r3, r3, #21
 80044c8:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	601a      	str	r2, [r3, #0]
 80044d0:	e00b      	b.n	80044ea <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	681a      	ldr	r2, [r3, #0]
 80044d6:	68bb      	ldr	r3, [r7, #8]
 80044d8:	331b      	adds	r3, #27
 80044da:	011b      	lsls	r3, r3, #4
 80044dc:	4413      	add	r3, r2
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	08db      	lsrs	r3, r3, #3
 80044e2:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	681a      	ldr	r2, [r3, #0]
 80044ee:	68bb      	ldr	r3, [r7, #8]
 80044f0:	331b      	adds	r3, #27
 80044f2:	011b      	lsls	r3, r3, #4
 80044f4:	4413      	add	r3, r2
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f003 0202 	and.w	r2, r3, #2
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	681a      	ldr	r2, [r3, #0]
 8004504:	68bb      	ldr	r3, [r7, #8]
 8004506:	331b      	adds	r3, #27
 8004508:	011b      	lsls	r3, r3, #4
 800450a:	4413      	add	r3, r2
 800450c:	3304      	adds	r3, #4
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	f003 020f 	and.w	r2, r3, #15
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	681a      	ldr	r2, [r3, #0]
 800451c:	68bb      	ldr	r3, [r7, #8]
 800451e:	331b      	adds	r3, #27
 8004520:	011b      	lsls	r3, r3, #4
 8004522:	4413      	add	r3, r2
 8004524:	3304      	adds	r3, #4
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	0a1b      	lsrs	r3, r3, #8
 800452a:	b2da      	uxtb	r2, r3
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	681a      	ldr	r2, [r3, #0]
 8004534:	68bb      	ldr	r3, [r7, #8]
 8004536:	331b      	adds	r3, #27
 8004538:	011b      	lsls	r3, r3, #4
 800453a:	4413      	add	r3, r2
 800453c:	3304      	adds	r3, #4
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	0c1b      	lsrs	r3, r3, #16
 8004542:	b29a      	uxth	r2, r3
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	681a      	ldr	r2, [r3, #0]
 800454c:	68bb      	ldr	r3, [r7, #8]
 800454e:	011b      	lsls	r3, r3, #4
 8004550:	4413      	add	r3, r2
 8004552:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	b2da      	uxtb	r2, r3
 800455a:	683b      	ldr	r3, [r7, #0]
 800455c:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	681a      	ldr	r2, [r3, #0]
 8004562:	68bb      	ldr	r3, [r7, #8]
 8004564:	011b      	lsls	r3, r3, #4
 8004566:	4413      	add	r3, r2
 8004568:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	0a1a      	lsrs	r2, r3, #8
 8004570:	683b      	ldr	r3, [r7, #0]
 8004572:	3301      	adds	r3, #1
 8004574:	b2d2      	uxtb	r2, r2
 8004576:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681a      	ldr	r2, [r3, #0]
 800457c:	68bb      	ldr	r3, [r7, #8]
 800457e:	011b      	lsls	r3, r3, #4
 8004580:	4413      	add	r3, r2
 8004582:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	0c1a      	lsrs	r2, r3, #16
 800458a:	683b      	ldr	r3, [r7, #0]
 800458c:	3302      	adds	r3, #2
 800458e:	b2d2      	uxtb	r2, r2
 8004590:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	681a      	ldr	r2, [r3, #0]
 8004596:	68bb      	ldr	r3, [r7, #8]
 8004598:	011b      	lsls	r3, r3, #4
 800459a:	4413      	add	r3, r2
 800459c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	0e1a      	lsrs	r2, r3, #24
 80045a4:	683b      	ldr	r3, [r7, #0]
 80045a6:	3303      	adds	r3, #3
 80045a8:	b2d2      	uxtb	r2, r2
 80045aa:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	681a      	ldr	r2, [r3, #0]
 80045b0:	68bb      	ldr	r3, [r7, #8]
 80045b2:	011b      	lsls	r3, r3, #4
 80045b4:	4413      	add	r3, r2
 80045b6:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80045ba:	681a      	ldr	r2, [r3, #0]
 80045bc:	683b      	ldr	r3, [r7, #0]
 80045be:	3304      	adds	r3, #4
 80045c0:	b2d2      	uxtb	r2, r2
 80045c2:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	681a      	ldr	r2, [r3, #0]
 80045c8:	68bb      	ldr	r3, [r7, #8]
 80045ca:	011b      	lsls	r3, r3, #4
 80045cc:	4413      	add	r3, r2
 80045ce:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	0a1a      	lsrs	r2, r3, #8
 80045d6:	683b      	ldr	r3, [r7, #0]
 80045d8:	3305      	adds	r3, #5
 80045da:	b2d2      	uxtb	r2, r2
 80045dc:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	681a      	ldr	r2, [r3, #0]
 80045e2:	68bb      	ldr	r3, [r7, #8]
 80045e4:	011b      	lsls	r3, r3, #4
 80045e6:	4413      	add	r3, r2
 80045e8:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	0c1a      	lsrs	r2, r3, #16
 80045f0:	683b      	ldr	r3, [r7, #0]
 80045f2:	3306      	adds	r3, #6
 80045f4:	b2d2      	uxtb	r2, r2
 80045f6:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	681a      	ldr	r2, [r3, #0]
 80045fc:	68bb      	ldr	r3, [r7, #8]
 80045fe:	011b      	lsls	r3, r3, #4
 8004600:	4413      	add	r3, r2
 8004602:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	0e1a      	lsrs	r2, r3, #24
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	3307      	adds	r3, #7
 800460e:	b2d2      	uxtb	r2, r2
 8004610:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8004612:	68bb      	ldr	r3, [r7, #8]
 8004614:	2b00      	cmp	r3, #0
 8004616:	d108      	bne.n	800462a <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	68da      	ldr	r2, [r3, #12]
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f042 0220 	orr.w	r2, r2, #32
 8004626:	60da      	str	r2, [r3, #12]
 8004628:	e007      	b.n	800463a <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	691a      	ldr	r2, [r3, #16]
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	f042 0220 	orr.w	r2, r2, #32
 8004638:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800463a:	2300      	movs	r3, #0
 800463c:	e006      	b.n	800464c <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004642:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800464a:	2301      	movs	r3, #1
  }
}
 800464c:	4618      	mov	r0, r3
 800464e:	371c      	adds	r7, #28
 8004650:	46bd      	mov	sp, r7
 8004652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004656:	4770      	bx	lr

08004658 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8004658:	b480      	push	{r7}
 800465a:	b085      	sub	sp, #20
 800465c:	af00      	add	r7, sp, #0
 800465e:	6078      	str	r0, [r7, #4]
 8004660:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004668:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800466a:	7bfb      	ldrb	r3, [r7, #15]
 800466c:	2b01      	cmp	r3, #1
 800466e:	d002      	beq.n	8004676 <HAL_CAN_ActivateNotification+0x1e>
 8004670:	7bfb      	ldrb	r3, [r7, #15]
 8004672:	2b02      	cmp	r3, #2
 8004674:	d109      	bne.n	800468a <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	6959      	ldr	r1, [r3, #20]
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	683a      	ldr	r2, [r7, #0]
 8004682:	430a      	orrs	r2, r1
 8004684:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8004686:	2300      	movs	r3, #0
 8004688:	e006      	b.n	8004698 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800468e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004696:	2301      	movs	r3, #1
  }
}
 8004698:	4618      	mov	r0, r3
 800469a:	3714      	adds	r7, #20
 800469c:	46bd      	mov	sp, r7
 800469e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a2:	4770      	bx	lr

080046a4 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80046a4:	b580      	push	{r7, lr}
 80046a6:	b08a      	sub	sp, #40	; 0x28
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80046ac:	2300      	movs	r3, #0
 80046ae:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	695b      	ldr	r3, [r3, #20]
 80046b6:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	685b      	ldr	r3, [r3, #4]
 80046be:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	689b      	ldr	r3, [r3, #8]
 80046c6:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	68db      	ldr	r3, [r3, #12]
 80046ce:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	691b      	ldr	r3, [r3, #16]
 80046d6:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	699b      	ldr	r3, [r3, #24]
 80046de:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80046e0:	6a3b      	ldr	r3, [r7, #32]
 80046e2:	f003 0301 	and.w	r3, r3, #1
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d07c      	beq.n	80047e4 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80046ea:	69bb      	ldr	r3, [r7, #24]
 80046ec:	f003 0301 	and.w	r3, r3, #1
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d023      	beq.n	800473c <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	2201      	movs	r2, #1
 80046fa:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80046fc:	69bb      	ldr	r3, [r7, #24]
 80046fe:	f003 0302 	and.w	r3, r3, #2
 8004702:	2b00      	cmp	r3, #0
 8004704:	d003      	beq.n	800470e <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8004706:	6878      	ldr	r0, [r7, #4]
 8004708:	f000 f983 	bl	8004a12 <HAL_CAN_TxMailbox0CompleteCallback>
 800470c:	e016      	b.n	800473c <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800470e:	69bb      	ldr	r3, [r7, #24]
 8004710:	f003 0304 	and.w	r3, r3, #4
 8004714:	2b00      	cmp	r3, #0
 8004716:	d004      	beq.n	8004722 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8004718:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800471a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800471e:	627b      	str	r3, [r7, #36]	; 0x24
 8004720:	e00c      	b.n	800473c <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8004722:	69bb      	ldr	r3, [r7, #24]
 8004724:	f003 0308 	and.w	r3, r3, #8
 8004728:	2b00      	cmp	r3, #0
 800472a:	d004      	beq.n	8004736 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800472c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800472e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004732:	627b      	str	r3, [r7, #36]	; 0x24
 8004734:	e002      	b.n	800473c <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8004736:	6878      	ldr	r0, [r7, #4]
 8004738:	f000 f989 	bl	8004a4e <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800473c:	69bb      	ldr	r3, [r7, #24]
 800473e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004742:	2b00      	cmp	r3, #0
 8004744:	d024      	beq.n	8004790 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800474e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8004750:	69bb      	ldr	r3, [r7, #24]
 8004752:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004756:	2b00      	cmp	r3, #0
 8004758:	d003      	beq.n	8004762 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800475a:	6878      	ldr	r0, [r7, #4]
 800475c:	f000 f963 	bl	8004a26 <HAL_CAN_TxMailbox1CompleteCallback>
 8004760:	e016      	b.n	8004790 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8004762:	69bb      	ldr	r3, [r7, #24]
 8004764:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004768:	2b00      	cmp	r3, #0
 800476a:	d004      	beq.n	8004776 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800476c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800476e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004772:	627b      	str	r3, [r7, #36]	; 0x24
 8004774:	e00c      	b.n	8004790 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8004776:	69bb      	ldr	r3, [r7, #24]
 8004778:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800477c:	2b00      	cmp	r3, #0
 800477e:	d004      	beq.n	800478a <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8004780:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004782:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004786:	627b      	str	r3, [r7, #36]	; 0x24
 8004788:	e002      	b.n	8004790 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800478a:	6878      	ldr	r0, [r7, #4]
 800478c:	f000 f969 	bl	8004a62 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8004790:	69bb      	ldr	r3, [r7, #24]
 8004792:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004796:	2b00      	cmp	r3, #0
 8004798:	d024      	beq.n	80047e4 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80047a2:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80047a4:	69bb      	ldr	r3, [r7, #24]
 80047a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d003      	beq.n	80047b6 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80047ae:	6878      	ldr	r0, [r7, #4]
 80047b0:	f000 f943 	bl	8004a3a <HAL_CAN_TxMailbox2CompleteCallback>
 80047b4:	e016      	b.n	80047e4 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80047b6:	69bb      	ldr	r3, [r7, #24]
 80047b8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d004      	beq.n	80047ca <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80047c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047c2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80047c6:	627b      	str	r3, [r7, #36]	; 0x24
 80047c8:	e00c      	b.n	80047e4 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80047ca:	69bb      	ldr	r3, [r7, #24]
 80047cc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d004      	beq.n	80047de <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80047d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047d6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80047da:	627b      	str	r3, [r7, #36]	; 0x24
 80047dc:	e002      	b.n	80047e4 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80047de:	6878      	ldr	r0, [r7, #4]
 80047e0:	f000 f949 	bl	8004a76 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80047e4:	6a3b      	ldr	r3, [r7, #32]
 80047e6:	f003 0308 	and.w	r3, r3, #8
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d00c      	beq.n	8004808 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80047ee:	697b      	ldr	r3, [r7, #20]
 80047f0:	f003 0310 	and.w	r3, r3, #16
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d007      	beq.n	8004808 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80047f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047fa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80047fe:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	2210      	movs	r2, #16
 8004806:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8004808:	6a3b      	ldr	r3, [r7, #32]
 800480a:	f003 0304 	and.w	r3, r3, #4
 800480e:	2b00      	cmp	r3, #0
 8004810:	d00b      	beq.n	800482a <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8004812:	697b      	ldr	r3, [r7, #20]
 8004814:	f003 0308 	and.w	r3, r3, #8
 8004818:	2b00      	cmp	r3, #0
 800481a:	d006      	beq.n	800482a <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	2208      	movs	r2, #8
 8004822:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8004824:	6878      	ldr	r0, [r7, #4]
 8004826:	f000 f930 	bl	8004a8a <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800482a:	6a3b      	ldr	r3, [r7, #32]
 800482c:	f003 0302 	and.w	r3, r3, #2
 8004830:	2b00      	cmp	r3, #0
 8004832:	d009      	beq.n	8004848 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	68db      	ldr	r3, [r3, #12]
 800483a:	f003 0303 	and.w	r3, r3, #3
 800483e:	2b00      	cmp	r3, #0
 8004840:	d002      	beq.n	8004848 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8004842:	6878      	ldr	r0, [r7, #4]
 8004844:	f7fc ff0e 	bl	8001664 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8004848:	6a3b      	ldr	r3, [r7, #32]
 800484a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800484e:	2b00      	cmp	r3, #0
 8004850:	d00c      	beq.n	800486c <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8004852:	693b      	ldr	r3, [r7, #16]
 8004854:	f003 0310 	and.w	r3, r3, #16
 8004858:	2b00      	cmp	r3, #0
 800485a:	d007      	beq.n	800486c <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800485c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800485e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004862:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	2210      	movs	r2, #16
 800486a:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800486c:	6a3b      	ldr	r3, [r7, #32]
 800486e:	f003 0320 	and.w	r3, r3, #32
 8004872:	2b00      	cmp	r3, #0
 8004874:	d00b      	beq.n	800488e <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8004876:	693b      	ldr	r3, [r7, #16]
 8004878:	f003 0308 	and.w	r3, r3, #8
 800487c:	2b00      	cmp	r3, #0
 800487e:	d006      	beq.n	800488e <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	2208      	movs	r2, #8
 8004886:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8004888:	6878      	ldr	r0, [r7, #4]
 800488a:	f000 f912 	bl	8004ab2 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800488e:	6a3b      	ldr	r3, [r7, #32]
 8004890:	f003 0310 	and.w	r3, r3, #16
 8004894:	2b00      	cmp	r3, #0
 8004896:	d009      	beq.n	80048ac <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	691b      	ldr	r3, [r3, #16]
 800489e:	f003 0303 	and.w	r3, r3, #3
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d002      	beq.n	80048ac <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80048a6:	6878      	ldr	r0, [r7, #4]
 80048a8:	f000 f8f9 	bl	8004a9e <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80048ac:	6a3b      	ldr	r3, [r7, #32]
 80048ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d00b      	beq.n	80048ce <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80048b6:	69fb      	ldr	r3, [r7, #28]
 80048b8:	f003 0310 	and.w	r3, r3, #16
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d006      	beq.n	80048ce <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	2210      	movs	r2, #16
 80048c6:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80048c8:	6878      	ldr	r0, [r7, #4]
 80048ca:	f000 f8fc 	bl	8004ac6 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80048ce:	6a3b      	ldr	r3, [r7, #32]
 80048d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d00b      	beq.n	80048f0 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80048d8:	69fb      	ldr	r3, [r7, #28]
 80048da:	f003 0308 	and.w	r3, r3, #8
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d006      	beq.n	80048f0 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	2208      	movs	r2, #8
 80048e8:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80048ea:	6878      	ldr	r0, [r7, #4]
 80048ec:	f000 f8f5 	bl	8004ada <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80048f0:	6a3b      	ldr	r3, [r7, #32]
 80048f2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d07b      	beq.n	80049f2 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80048fa:	69fb      	ldr	r3, [r7, #28]
 80048fc:	f003 0304 	and.w	r3, r3, #4
 8004900:	2b00      	cmp	r3, #0
 8004902:	d072      	beq.n	80049ea <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8004904:	6a3b      	ldr	r3, [r7, #32]
 8004906:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800490a:	2b00      	cmp	r3, #0
 800490c:	d008      	beq.n	8004920 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8004914:	2b00      	cmp	r3, #0
 8004916:	d003      	beq.n	8004920 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8004918:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800491a:	f043 0301 	orr.w	r3, r3, #1
 800491e:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004920:	6a3b      	ldr	r3, [r7, #32]
 8004922:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004926:	2b00      	cmp	r3, #0
 8004928:	d008      	beq.n	800493c <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004930:	2b00      	cmp	r3, #0
 8004932:	d003      	beq.n	800493c <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8004934:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004936:	f043 0302 	orr.w	r3, r3, #2
 800493a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800493c:	6a3b      	ldr	r3, [r7, #32]
 800493e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004942:	2b00      	cmp	r3, #0
 8004944:	d008      	beq.n	8004958 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800494c:	2b00      	cmp	r3, #0
 800494e:	d003      	beq.n	8004958 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8004950:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004952:	f043 0304 	orr.w	r3, r3, #4
 8004956:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004958:	6a3b      	ldr	r3, [r7, #32]
 800495a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800495e:	2b00      	cmp	r3, #0
 8004960:	d043      	beq.n	80049ea <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004968:	2b00      	cmp	r3, #0
 800496a:	d03e      	beq.n	80049ea <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004972:	2b60      	cmp	r3, #96	; 0x60
 8004974:	d02b      	beq.n	80049ce <HAL_CAN_IRQHandler+0x32a>
 8004976:	2b60      	cmp	r3, #96	; 0x60
 8004978:	d82e      	bhi.n	80049d8 <HAL_CAN_IRQHandler+0x334>
 800497a:	2b50      	cmp	r3, #80	; 0x50
 800497c:	d022      	beq.n	80049c4 <HAL_CAN_IRQHandler+0x320>
 800497e:	2b50      	cmp	r3, #80	; 0x50
 8004980:	d82a      	bhi.n	80049d8 <HAL_CAN_IRQHandler+0x334>
 8004982:	2b40      	cmp	r3, #64	; 0x40
 8004984:	d019      	beq.n	80049ba <HAL_CAN_IRQHandler+0x316>
 8004986:	2b40      	cmp	r3, #64	; 0x40
 8004988:	d826      	bhi.n	80049d8 <HAL_CAN_IRQHandler+0x334>
 800498a:	2b30      	cmp	r3, #48	; 0x30
 800498c:	d010      	beq.n	80049b0 <HAL_CAN_IRQHandler+0x30c>
 800498e:	2b30      	cmp	r3, #48	; 0x30
 8004990:	d822      	bhi.n	80049d8 <HAL_CAN_IRQHandler+0x334>
 8004992:	2b10      	cmp	r3, #16
 8004994:	d002      	beq.n	800499c <HAL_CAN_IRQHandler+0x2f8>
 8004996:	2b20      	cmp	r3, #32
 8004998:	d005      	beq.n	80049a6 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800499a:	e01d      	b.n	80049d8 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 800499c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800499e:	f043 0308 	orr.w	r3, r3, #8
 80049a2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80049a4:	e019      	b.n	80049da <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80049a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049a8:	f043 0310 	orr.w	r3, r3, #16
 80049ac:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80049ae:	e014      	b.n	80049da <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80049b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049b2:	f043 0320 	orr.w	r3, r3, #32
 80049b6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80049b8:	e00f      	b.n	80049da <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80049ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80049c0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80049c2:	e00a      	b.n	80049da <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80049c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049c6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80049ca:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80049cc:	e005      	b.n	80049da <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80049ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80049d4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80049d6:	e000      	b.n	80049da <HAL_CAN_IRQHandler+0x336>
            break;
 80049d8:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	699a      	ldr	r2, [r3, #24]
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80049e8:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	2204      	movs	r2, #4
 80049f0:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80049f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d008      	beq.n	8004a0a <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80049fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049fe:	431a      	orrs	r2, r3
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8004a04:	6878      	ldr	r0, [r7, #4]
 8004a06:	f000 f872 	bl	8004aee <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8004a0a:	bf00      	nop
 8004a0c:	3728      	adds	r7, #40	; 0x28
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	bd80      	pop	{r7, pc}

08004a12 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004a12:	b480      	push	{r7}
 8004a14:	b083      	sub	sp, #12
 8004a16:	af00      	add	r7, sp, #0
 8004a18:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8004a1a:	bf00      	nop
 8004a1c:	370c      	adds	r7, #12
 8004a1e:	46bd      	mov	sp, r7
 8004a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a24:	4770      	bx	lr

08004a26 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004a26:	b480      	push	{r7}
 8004a28:	b083      	sub	sp, #12
 8004a2a:	af00      	add	r7, sp, #0
 8004a2c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8004a2e:	bf00      	nop
 8004a30:	370c      	adds	r7, #12
 8004a32:	46bd      	mov	sp, r7
 8004a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a38:	4770      	bx	lr

08004a3a <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004a3a:	b480      	push	{r7}
 8004a3c:	b083      	sub	sp, #12
 8004a3e:	af00      	add	r7, sp, #0
 8004a40:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8004a42:	bf00      	nop
 8004a44:	370c      	adds	r7, #12
 8004a46:	46bd      	mov	sp, r7
 8004a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4c:	4770      	bx	lr

08004a4e <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004a4e:	b480      	push	{r7}
 8004a50:	b083      	sub	sp, #12
 8004a52:	af00      	add	r7, sp, #0
 8004a54:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8004a56:	bf00      	nop
 8004a58:	370c      	adds	r7, #12
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a60:	4770      	bx	lr

08004a62 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004a62:	b480      	push	{r7}
 8004a64:	b083      	sub	sp, #12
 8004a66:	af00      	add	r7, sp, #0
 8004a68:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8004a6a:	bf00      	nop
 8004a6c:	370c      	adds	r7, #12
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a74:	4770      	bx	lr

08004a76 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004a76:	b480      	push	{r7}
 8004a78:	b083      	sub	sp, #12
 8004a7a:	af00      	add	r7, sp, #0
 8004a7c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8004a7e:	bf00      	nop
 8004a80:	370c      	adds	r7, #12
 8004a82:	46bd      	mov	sp, r7
 8004a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a88:	4770      	bx	lr

08004a8a <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8004a8a:	b480      	push	{r7}
 8004a8c:	b083      	sub	sp, #12
 8004a8e:	af00      	add	r7, sp, #0
 8004a90:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8004a92:	bf00      	nop
 8004a94:	370c      	adds	r7, #12
 8004a96:	46bd      	mov	sp, r7
 8004a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a9c:	4770      	bx	lr

08004a9e <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8004a9e:	b480      	push	{r7}
 8004aa0:	b083      	sub	sp, #12
 8004aa2:	af00      	add	r7, sp, #0
 8004aa4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8004aa6:	bf00      	nop
 8004aa8:	370c      	adds	r7, #12
 8004aaa:	46bd      	mov	sp, r7
 8004aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab0:	4770      	bx	lr

08004ab2 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8004ab2:	b480      	push	{r7}
 8004ab4:	b083      	sub	sp, #12
 8004ab6:	af00      	add	r7, sp, #0
 8004ab8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8004aba:	bf00      	nop
 8004abc:	370c      	adds	r7, #12
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac4:	4770      	bx	lr

08004ac6 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8004ac6:	b480      	push	{r7}
 8004ac8:	b083      	sub	sp, #12
 8004aca:	af00      	add	r7, sp, #0
 8004acc:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8004ace:	bf00      	nop
 8004ad0:	370c      	adds	r7, #12
 8004ad2:	46bd      	mov	sp, r7
 8004ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad8:	4770      	bx	lr

08004ada <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8004ada:	b480      	push	{r7}
 8004adc:	b083      	sub	sp, #12
 8004ade:	af00      	add	r7, sp, #0
 8004ae0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8004ae2:	bf00      	nop
 8004ae4:	370c      	adds	r7, #12
 8004ae6:	46bd      	mov	sp, r7
 8004ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aec:	4770      	bx	lr

08004aee <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8004aee:	b480      	push	{r7}
 8004af0:	b083      	sub	sp, #12
 8004af2:	af00      	add	r7, sp, #0
 8004af4:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8004af6:	bf00      	nop
 8004af8:	370c      	adds	r7, #12
 8004afa:	46bd      	mov	sp, r7
 8004afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b00:	4770      	bx	lr
	...

08004b04 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004b04:	b480      	push	{r7}
 8004b06:	b085      	sub	sp, #20
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	f003 0307 	and.w	r3, r3, #7
 8004b12:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004b14:	4b0c      	ldr	r3, [pc, #48]	; (8004b48 <__NVIC_SetPriorityGrouping+0x44>)
 8004b16:	68db      	ldr	r3, [r3, #12]
 8004b18:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004b1a:	68ba      	ldr	r2, [r7, #8]
 8004b1c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004b20:	4013      	ands	r3, r2
 8004b22:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004b28:	68bb      	ldr	r3, [r7, #8]
 8004b2a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004b2c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004b30:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004b34:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004b36:	4a04      	ldr	r2, [pc, #16]	; (8004b48 <__NVIC_SetPriorityGrouping+0x44>)
 8004b38:	68bb      	ldr	r3, [r7, #8]
 8004b3a:	60d3      	str	r3, [r2, #12]
}
 8004b3c:	bf00      	nop
 8004b3e:	3714      	adds	r7, #20
 8004b40:	46bd      	mov	sp, r7
 8004b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b46:	4770      	bx	lr
 8004b48:	e000ed00 	.word	0xe000ed00

08004b4c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004b4c:	b480      	push	{r7}
 8004b4e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004b50:	4b04      	ldr	r3, [pc, #16]	; (8004b64 <__NVIC_GetPriorityGrouping+0x18>)
 8004b52:	68db      	ldr	r3, [r3, #12]
 8004b54:	0a1b      	lsrs	r3, r3, #8
 8004b56:	f003 0307 	and.w	r3, r3, #7
}
 8004b5a:	4618      	mov	r0, r3
 8004b5c:	46bd      	mov	sp, r7
 8004b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b62:	4770      	bx	lr
 8004b64:	e000ed00 	.word	0xe000ed00

08004b68 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004b68:	b480      	push	{r7}
 8004b6a:	b083      	sub	sp, #12
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	4603      	mov	r3, r0
 8004b70:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004b72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	db0b      	blt.n	8004b92 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004b7a:	79fb      	ldrb	r3, [r7, #7]
 8004b7c:	f003 021f 	and.w	r2, r3, #31
 8004b80:	4907      	ldr	r1, [pc, #28]	; (8004ba0 <__NVIC_EnableIRQ+0x38>)
 8004b82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b86:	095b      	lsrs	r3, r3, #5
 8004b88:	2001      	movs	r0, #1
 8004b8a:	fa00 f202 	lsl.w	r2, r0, r2
 8004b8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004b92:	bf00      	nop
 8004b94:	370c      	adds	r7, #12
 8004b96:	46bd      	mov	sp, r7
 8004b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b9c:	4770      	bx	lr
 8004b9e:	bf00      	nop
 8004ba0:	e000e100 	.word	0xe000e100

08004ba4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004ba4:	b480      	push	{r7}
 8004ba6:	b083      	sub	sp, #12
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	4603      	mov	r3, r0
 8004bac:	6039      	str	r1, [r7, #0]
 8004bae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004bb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	db0a      	blt.n	8004bce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004bb8:	683b      	ldr	r3, [r7, #0]
 8004bba:	b2da      	uxtb	r2, r3
 8004bbc:	490c      	ldr	r1, [pc, #48]	; (8004bf0 <__NVIC_SetPriority+0x4c>)
 8004bbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004bc2:	0112      	lsls	r2, r2, #4
 8004bc4:	b2d2      	uxtb	r2, r2
 8004bc6:	440b      	add	r3, r1
 8004bc8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004bcc:	e00a      	b.n	8004be4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004bce:	683b      	ldr	r3, [r7, #0]
 8004bd0:	b2da      	uxtb	r2, r3
 8004bd2:	4908      	ldr	r1, [pc, #32]	; (8004bf4 <__NVIC_SetPriority+0x50>)
 8004bd4:	79fb      	ldrb	r3, [r7, #7]
 8004bd6:	f003 030f 	and.w	r3, r3, #15
 8004bda:	3b04      	subs	r3, #4
 8004bdc:	0112      	lsls	r2, r2, #4
 8004bde:	b2d2      	uxtb	r2, r2
 8004be0:	440b      	add	r3, r1
 8004be2:	761a      	strb	r2, [r3, #24]
}
 8004be4:	bf00      	nop
 8004be6:	370c      	adds	r7, #12
 8004be8:	46bd      	mov	sp, r7
 8004bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bee:	4770      	bx	lr
 8004bf0:	e000e100 	.word	0xe000e100
 8004bf4:	e000ed00 	.word	0xe000ed00

08004bf8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004bf8:	b480      	push	{r7}
 8004bfa:	b089      	sub	sp, #36	; 0x24
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	60f8      	str	r0, [r7, #12]
 8004c00:	60b9      	str	r1, [r7, #8]
 8004c02:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	f003 0307 	and.w	r3, r3, #7
 8004c0a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004c0c:	69fb      	ldr	r3, [r7, #28]
 8004c0e:	f1c3 0307 	rsb	r3, r3, #7
 8004c12:	2b04      	cmp	r3, #4
 8004c14:	bf28      	it	cs
 8004c16:	2304      	movcs	r3, #4
 8004c18:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004c1a:	69fb      	ldr	r3, [r7, #28]
 8004c1c:	3304      	adds	r3, #4
 8004c1e:	2b06      	cmp	r3, #6
 8004c20:	d902      	bls.n	8004c28 <NVIC_EncodePriority+0x30>
 8004c22:	69fb      	ldr	r3, [r7, #28]
 8004c24:	3b03      	subs	r3, #3
 8004c26:	e000      	b.n	8004c2a <NVIC_EncodePriority+0x32>
 8004c28:	2300      	movs	r3, #0
 8004c2a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004c2c:	f04f 32ff 	mov.w	r2, #4294967295
 8004c30:	69bb      	ldr	r3, [r7, #24]
 8004c32:	fa02 f303 	lsl.w	r3, r2, r3
 8004c36:	43da      	mvns	r2, r3
 8004c38:	68bb      	ldr	r3, [r7, #8]
 8004c3a:	401a      	ands	r2, r3
 8004c3c:	697b      	ldr	r3, [r7, #20]
 8004c3e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004c40:	f04f 31ff 	mov.w	r1, #4294967295
 8004c44:	697b      	ldr	r3, [r7, #20]
 8004c46:	fa01 f303 	lsl.w	r3, r1, r3
 8004c4a:	43d9      	mvns	r1, r3
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004c50:	4313      	orrs	r3, r2
         );
}
 8004c52:	4618      	mov	r0, r3
 8004c54:	3724      	adds	r7, #36	; 0x24
 8004c56:	46bd      	mov	sp, r7
 8004c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5c:	4770      	bx	lr
	...

08004c60 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004c60:	b580      	push	{r7, lr}
 8004c62:	b082      	sub	sp, #8
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	3b01      	subs	r3, #1
 8004c6c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004c70:	d301      	bcc.n	8004c76 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004c72:	2301      	movs	r3, #1
 8004c74:	e00f      	b.n	8004c96 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004c76:	4a0a      	ldr	r2, [pc, #40]	; (8004ca0 <SysTick_Config+0x40>)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	3b01      	subs	r3, #1
 8004c7c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004c7e:	210f      	movs	r1, #15
 8004c80:	f04f 30ff 	mov.w	r0, #4294967295
 8004c84:	f7ff ff8e 	bl	8004ba4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004c88:	4b05      	ldr	r3, [pc, #20]	; (8004ca0 <SysTick_Config+0x40>)
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004c8e:	4b04      	ldr	r3, [pc, #16]	; (8004ca0 <SysTick_Config+0x40>)
 8004c90:	2207      	movs	r2, #7
 8004c92:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004c94:	2300      	movs	r3, #0
}
 8004c96:	4618      	mov	r0, r3
 8004c98:	3708      	adds	r7, #8
 8004c9a:	46bd      	mov	sp, r7
 8004c9c:	bd80      	pop	{r7, pc}
 8004c9e:	bf00      	nop
 8004ca0:	e000e010 	.word	0xe000e010

08004ca4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	b082      	sub	sp, #8
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004cac:	6878      	ldr	r0, [r7, #4]
 8004cae:	f7ff ff29 	bl	8004b04 <__NVIC_SetPriorityGrouping>
}
 8004cb2:	bf00      	nop
 8004cb4:	3708      	adds	r7, #8
 8004cb6:	46bd      	mov	sp, r7
 8004cb8:	bd80      	pop	{r7, pc}

08004cba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004cba:	b580      	push	{r7, lr}
 8004cbc:	b086      	sub	sp, #24
 8004cbe:	af00      	add	r7, sp, #0
 8004cc0:	4603      	mov	r3, r0
 8004cc2:	60b9      	str	r1, [r7, #8]
 8004cc4:	607a      	str	r2, [r7, #4]
 8004cc6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004cc8:	2300      	movs	r3, #0
 8004cca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004ccc:	f7ff ff3e 	bl	8004b4c <__NVIC_GetPriorityGrouping>
 8004cd0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004cd2:	687a      	ldr	r2, [r7, #4]
 8004cd4:	68b9      	ldr	r1, [r7, #8]
 8004cd6:	6978      	ldr	r0, [r7, #20]
 8004cd8:	f7ff ff8e 	bl	8004bf8 <NVIC_EncodePriority>
 8004cdc:	4602      	mov	r2, r0
 8004cde:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004ce2:	4611      	mov	r1, r2
 8004ce4:	4618      	mov	r0, r3
 8004ce6:	f7ff ff5d 	bl	8004ba4 <__NVIC_SetPriority>
}
 8004cea:	bf00      	nop
 8004cec:	3718      	adds	r7, #24
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	bd80      	pop	{r7, pc}

08004cf2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004cf2:	b580      	push	{r7, lr}
 8004cf4:	b082      	sub	sp, #8
 8004cf6:	af00      	add	r7, sp, #0
 8004cf8:	4603      	mov	r3, r0
 8004cfa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004cfc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d00:	4618      	mov	r0, r3
 8004d02:	f7ff ff31 	bl	8004b68 <__NVIC_EnableIRQ>
}
 8004d06:	bf00      	nop
 8004d08:	3708      	adds	r7, #8
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	bd80      	pop	{r7, pc}

08004d0e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004d0e:	b580      	push	{r7, lr}
 8004d10:	b082      	sub	sp, #8
 8004d12:	af00      	add	r7, sp, #0
 8004d14:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004d16:	6878      	ldr	r0, [r7, #4]
 8004d18:	f7ff ffa2 	bl	8004c60 <SysTick_Config>
 8004d1c:	4603      	mov	r3, r0
}
 8004d1e:	4618      	mov	r0, r3
 8004d20:	3708      	adds	r7, #8
 8004d22:	46bd      	mov	sp, r7
 8004d24:	bd80      	pop	{r7, pc}
	...

08004d28 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004d28:	b480      	push	{r7}
 8004d2a:	b087      	sub	sp, #28
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	6078      	str	r0, [r7, #4]
 8004d30:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004d32:	2300      	movs	r3, #0
 8004d34:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004d36:	e14e      	b.n	8004fd6 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	681a      	ldr	r2, [r3, #0]
 8004d3c:	2101      	movs	r1, #1
 8004d3e:	697b      	ldr	r3, [r7, #20]
 8004d40:	fa01 f303 	lsl.w	r3, r1, r3
 8004d44:	4013      	ands	r3, r2
 8004d46:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	f000 8140 	beq.w	8004fd0 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004d50:	683b      	ldr	r3, [r7, #0]
 8004d52:	685b      	ldr	r3, [r3, #4]
 8004d54:	f003 0303 	and.w	r3, r3, #3
 8004d58:	2b01      	cmp	r3, #1
 8004d5a:	d005      	beq.n	8004d68 <HAL_GPIO_Init+0x40>
 8004d5c:	683b      	ldr	r3, [r7, #0]
 8004d5e:	685b      	ldr	r3, [r3, #4]
 8004d60:	f003 0303 	and.w	r3, r3, #3
 8004d64:	2b02      	cmp	r3, #2
 8004d66:	d130      	bne.n	8004dca <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	689b      	ldr	r3, [r3, #8]
 8004d6c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8004d6e:	697b      	ldr	r3, [r7, #20]
 8004d70:	005b      	lsls	r3, r3, #1
 8004d72:	2203      	movs	r2, #3
 8004d74:	fa02 f303 	lsl.w	r3, r2, r3
 8004d78:	43db      	mvns	r3, r3
 8004d7a:	693a      	ldr	r2, [r7, #16]
 8004d7c:	4013      	ands	r3, r2
 8004d7e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	68da      	ldr	r2, [r3, #12]
 8004d84:	697b      	ldr	r3, [r7, #20]
 8004d86:	005b      	lsls	r3, r3, #1
 8004d88:	fa02 f303 	lsl.w	r3, r2, r3
 8004d8c:	693a      	ldr	r2, [r7, #16]
 8004d8e:	4313      	orrs	r3, r2
 8004d90:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	693a      	ldr	r2, [r7, #16]
 8004d96:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	685b      	ldr	r3, [r3, #4]
 8004d9c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004d9e:	2201      	movs	r2, #1
 8004da0:	697b      	ldr	r3, [r7, #20]
 8004da2:	fa02 f303 	lsl.w	r3, r2, r3
 8004da6:	43db      	mvns	r3, r3
 8004da8:	693a      	ldr	r2, [r7, #16]
 8004daa:	4013      	ands	r3, r2
 8004dac:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004dae:	683b      	ldr	r3, [r7, #0]
 8004db0:	685b      	ldr	r3, [r3, #4]
 8004db2:	091b      	lsrs	r3, r3, #4
 8004db4:	f003 0201 	and.w	r2, r3, #1
 8004db8:	697b      	ldr	r3, [r7, #20]
 8004dba:	fa02 f303 	lsl.w	r3, r2, r3
 8004dbe:	693a      	ldr	r2, [r7, #16]
 8004dc0:	4313      	orrs	r3, r2
 8004dc2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	693a      	ldr	r2, [r7, #16]
 8004dc8:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004dca:	683b      	ldr	r3, [r7, #0]
 8004dcc:	685b      	ldr	r3, [r3, #4]
 8004dce:	f003 0303 	and.w	r3, r3, #3
 8004dd2:	2b03      	cmp	r3, #3
 8004dd4:	d017      	beq.n	8004e06 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	68db      	ldr	r3, [r3, #12]
 8004dda:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8004ddc:	697b      	ldr	r3, [r7, #20]
 8004dde:	005b      	lsls	r3, r3, #1
 8004de0:	2203      	movs	r2, #3
 8004de2:	fa02 f303 	lsl.w	r3, r2, r3
 8004de6:	43db      	mvns	r3, r3
 8004de8:	693a      	ldr	r2, [r7, #16]
 8004dea:	4013      	ands	r3, r2
 8004dec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004dee:	683b      	ldr	r3, [r7, #0]
 8004df0:	689a      	ldr	r2, [r3, #8]
 8004df2:	697b      	ldr	r3, [r7, #20]
 8004df4:	005b      	lsls	r3, r3, #1
 8004df6:	fa02 f303 	lsl.w	r3, r2, r3
 8004dfa:	693a      	ldr	r2, [r7, #16]
 8004dfc:	4313      	orrs	r3, r2
 8004dfe:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	693a      	ldr	r2, [r7, #16]
 8004e04:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004e06:	683b      	ldr	r3, [r7, #0]
 8004e08:	685b      	ldr	r3, [r3, #4]
 8004e0a:	f003 0303 	and.w	r3, r3, #3
 8004e0e:	2b02      	cmp	r3, #2
 8004e10:	d123      	bne.n	8004e5a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004e12:	697b      	ldr	r3, [r7, #20]
 8004e14:	08da      	lsrs	r2, r3, #3
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	3208      	adds	r2, #8
 8004e1a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004e1e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004e20:	697b      	ldr	r3, [r7, #20]
 8004e22:	f003 0307 	and.w	r3, r3, #7
 8004e26:	009b      	lsls	r3, r3, #2
 8004e28:	220f      	movs	r2, #15
 8004e2a:	fa02 f303 	lsl.w	r3, r2, r3
 8004e2e:	43db      	mvns	r3, r3
 8004e30:	693a      	ldr	r2, [r7, #16]
 8004e32:	4013      	ands	r3, r2
 8004e34:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004e36:	683b      	ldr	r3, [r7, #0]
 8004e38:	691a      	ldr	r2, [r3, #16]
 8004e3a:	697b      	ldr	r3, [r7, #20]
 8004e3c:	f003 0307 	and.w	r3, r3, #7
 8004e40:	009b      	lsls	r3, r3, #2
 8004e42:	fa02 f303 	lsl.w	r3, r2, r3
 8004e46:	693a      	ldr	r2, [r7, #16]
 8004e48:	4313      	orrs	r3, r2
 8004e4a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004e4c:	697b      	ldr	r3, [r7, #20]
 8004e4e:	08da      	lsrs	r2, r3, #3
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	3208      	adds	r2, #8
 8004e54:	6939      	ldr	r1, [r7, #16]
 8004e56:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8004e60:	697b      	ldr	r3, [r7, #20]
 8004e62:	005b      	lsls	r3, r3, #1
 8004e64:	2203      	movs	r2, #3
 8004e66:	fa02 f303 	lsl.w	r3, r2, r3
 8004e6a:	43db      	mvns	r3, r3
 8004e6c:	693a      	ldr	r2, [r7, #16]
 8004e6e:	4013      	ands	r3, r2
 8004e70:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004e72:	683b      	ldr	r3, [r7, #0]
 8004e74:	685b      	ldr	r3, [r3, #4]
 8004e76:	f003 0203 	and.w	r2, r3, #3
 8004e7a:	697b      	ldr	r3, [r7, #20]
 8004e7c:	005b      	lsls	r3, r3, #1
 8004e7e:	fa02 f303 	lsl.w	r3, r2, r3
 8004e82:	693a      	ldr	r2, [r7, #16]
 8004e84:	4313      	orrs	r3, r2
 8004e86:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	693a      	ldr	r2, [r7, #16]
 8004e8c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004e8e:	683b      	ldr	r3, [r7, #0]
 8004e90:	685b      	ldr	r3, [r3, #4]
 8004e92:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	f000 809a 	beq.w	8004fd0 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004e9c:	4b55      	ldr	r3, [pc, #340]	; (8004ff4 <HAL_GPIO_Init+0x2cc>)
 8004e9e:	699b      	ldr	r3, [r3, #24]
 8004ea0:	4a54      	ldr	r2, [pc, #336]	; (8004ff4 <HAL_GPIO_Init+0x2cc>)
 8004ea2:	f043 0301 	orr.w	r3, r3, #1
 8004ea6:	6193      	str	r3, [r2, #24]
 8004ea8:	4b52      	ldr	r3, [pc, #328]	; (8004ff4 <HAL_GPIO_Init+0x2cc>)
 8004eaa:	699b      	ldr	r3, [r3, #24]
 8004eac:	f003 0301 	and.w	r3, r3, #1
 8004eb0:	60bb      	str	r3, [r7, #8]
 8004eb2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004eb4:	4a50      	ldr	r2, [pc, #320]	; (8004ff8 <HAL_GPIO_Init+0x2d0>)
 8004eb6:	697b      	ldr	r3, [r7, #20]
 8004eb8:	089b      	lsrs	r3, r3, #2
 8004eba:	3302      	adds	r3, #2
 8004ebc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ec0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004ec2:	697b      	ldr	r3, [r7, #20]
 8004ec4:	f003 0303 	and.w	r3, r3, #3
 8004ec8:	009b      	lsls	r3, r3, #2
 8004eca:	220f      	movs	r2, #15
 8004ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8004ed0:	43db      	mvns	r3, r3
 8004ed2:	693a      	ldr	r2, [r7, #16]
 8004ed4:	4013      	ands	r3, r2
 8004ed6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004ede:	d013      	beq.n	8004f08 <HAL_GPIO_Init+0x1e0>
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	4a46      	ldr	r2, [pc, #280]	; (8004ffc <HAL_GPIO_Init+0x2d4>)
 8004ee4:	4293      	cmp	r3, r2
 8004ee6:	d00d      	beq.n	8004f04 <HAL_GPIO_Init+0x1dc>
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	4a45      	ldr	r2, [pc, #276]	; (8005000 <HAL_GPIO_Init+0x2d8>)
 8004eec:	4293      	cmp	r3, r2
 8004eee:	d007      	beq.n	8004f00 <HAL_GPIO_Init+0x1d8>
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	4a44      	ldr	r2, [pc, #272]	; (8005004 <HAL_GPIO_Init+0x2dc>)
 8004ef4:	4293      	cmp	r3, r2
 8004ef6:	d101      	bne.n	8004efc <HAL_GPIO_Init+0x1d4>
 8004ef8:	2303      	movs	r3, #3
 8004efa:	e006      	b.n	8004f0a <HAL_GPIO_Init+0x1e2>
 8004efc:	2305      	movs	r3, #5
 8004efe:	e004      	b.n	8004f0a <HAL_GPIO_Init+0x1e2>
 8004f00:	2302      	movs	r3, #2
 8004f02:	e002      	b.n	8004f0a <HAL_GPIO_Init+0x1e2>
 8004f04:	2301      	movs	r3, #1
 8004f06:	e000      	b.n	8004f0a <HAL_GPIO_Init+0x1e2>
 8004f08:	2300      	movs	r3, #0
 8004f0a:	697a      	ldr	r2, [r7, #20]
 8004f0c:	f002 0203 	and.w	r2, r2, #3
 8004f10:	0092      	lsls	r2, r2, #2
 8004f12:	4093      	lsls	r3, r2
 8004f14:	693a      	ldr	r2, [r7, #16]
 8004f16:	4313      	orrs	r3, r2
 8004f18:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004f1a:	4937      	ldr	r1, [pc, #220]	; (8004ff8 <HAL_GPIO_Init+0x2d0>)
 8004f1c:	697b      	ldr	r3, [r7, #20]
 8004f1e:	089b      	lsrs	r3, r3, #2
 8004f20:	3302      	adds	r3, #2
 8004f22:	693a      	ldr	r2, [r7, #16]
 8004f24:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004f28:	4b37      	ldr	r3, [pc, #220]	; (8005008 <HAL_GPIO_Init+0x2e0>)
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	43db      	mvns	r3, r3
 8004f32:	693a      	ldr	r2, [r7, #16]
 8004f34:	4013      	ands	r3, r2
 8004f36:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004f38:	683b      	ldr	r3, [r7, #0]
 8004f3a:	685b      	ldr	r3, [r3, #4]
 8004f3c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d003      	beq.n	8004f4c <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8004f44:	693a      	ldr	r2, [r7, #16]
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	4313      	orrs	r3, r2
 8004f4a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8004f4c:	4a2e      	ldr	r2, [pc, #184]	; (8005008 <HAL_GPIO_Init+0x2e0>)
 8004f4e:	693b      	ldr	r3, [r7, #16]
 8004f50:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004f52:	4b2d      	ldr	r3, [pc, #180]	; (8005008 <HAL_GPIO_Init+0x2e0>)
 8004f54:	685b      	ldr	r3, [r3, #4]
 8004f56:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	43db      	mvns	r3, r3
 8004f5c:	693a      	ldr	r2, [r7, #16]
 8004f5e:	4013      	ands	r3, r2
 8004f60:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004f62:	683b      	ldr	r3, [r7, #0]
 8004f64:	685b      	ldr	r3, [r3, #4]
 8004f66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d003      	beq.n	8004f76 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8004f6e:	693a      	ldr	r2, [r7, #16]
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	4313      	orrs	r3, r2
 8004f74:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8004f76:	4a24      	ldr	r2, [pc, #144]	; (8005008 <HAL_GPIO_Init+0x2e0>)
 8004f78:	693b      	ldr	r3, [r7, #16]
 8004f7a:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004f7c:	4b22      	ldr	r3, [pc, #136]	; (8005008 <HAL_GPIO_Init+0x2e0>)
 8004f7e:	689b      	ldr	r3, [r3, #8]
 8004f80:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	43db      	mvns	r3, r3
 8004f86:	693a      	ldr	r2, [r7, #16]
 8004f88:	4013      	ands	r3, r2
 8004f8a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004f8c:	683b      	ldr	r3, [r7, #0]
 8004f8e:	685b      	ldr	r3, [r3, #4]
 8004f90:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d003      	beq.n	8004fa0 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8004f98:	693a      	ldr	r2, [r7, #16]
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	4313      	orrs	r3, r2
 8004f9e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8004fa0:	4a19      	ldr	r2, [pc, #100]	; (8005008 <HAL_GPIO_Init+0x2e0>)
 8004fa2:	693b      	ldr	r3, [r7, #16]
 8004fa4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004fa6:	4b18      	ldr	r3, [pc, #96]	; (8005008 <HAL_GPIO_Init+0x2e0>)
 8004fa8:	68db      	ldr	r3, [r3, #12]
 8004faa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	43db      	mvns	r3, r3
 8004fb0:	693a      	ldr	r2, [r7, #16]
 8004fb2:	4013      	ands	r3, r2
 8004fb4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004fb6:	683b      	ldr	r3, [r7, #0]
 8004fb8:	685b      	ldr	r3, [r3, #4]
 8004fba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d003      	beq.n	8004fca <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8004fc2:	693a      	ldr	r2, [r7, #16]
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	4313      	orrs	r3, r2
 8004fc8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8004fca:	4a0f      	ldr	r2, [pc, #60]	; (8005008 <HAL_GPIO_Init+0x2e0>)
 8004fcc:	693b      	ldr	r3, [r7, #16]
 8004fce:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8004fd0:	697b      	ldr	r3, [r7, #20]
 8004fd2:	3301      	adds	r3, #1
 8004fd4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004fd6:	683b      	ldr	r3, [r7, #0]
 8004fd8:	681a      	ldr	r2, [r3, #0]
 8004fda:	697b      	ldr	r3, [r7, #20]
 8004fdc:	fa22 f303 	lsr.w	r3, r2, r3
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	f47f aea9 	bne.w	8004d38 <HAL_GPIO_Init+0x10>
  }
}
 8004fe6:	bf00      	nop
 8004fe8:	bf00      	nop
 8004fea:	371c      	adds	r7, #28
 8004fec:	46bd      	mov	sp, r7
 8004fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff2:	4770      	bx	lr
 8004ff4:	40021000 	.word	0x40021000
 8004ff8:	40010000 	.word	0x40010000
 8004ffc:	48000400 	.word	0x48000400
 8005000:	48000800 	.word	0x48000800
 8005004:	48000c00 	.word	0x48000c00
 8005008:	40010400 	.word	0x40010400

0800500c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800500c:	b480      	push	{r7}
 800500e:	b085      	sub	sp, #20
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
 8005014:	460b      	mov	r3, r1
 8005016:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	691a      	ldr	r2, [r3, #16]
 800501c:	887b      	ldrh	r3, [r7, #2]
 800501e:	4013      	ands	r3, r2
 8005020:	2b00      	cmp	r3, #0
 8005022:	d002      	beq.n	800502a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005024:	2301      	movs	r3, #1
 8005026:	73fb      	strb	r3, [r7, #15]
 8005028:	e001      	b.n	800502e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800502a:	2300      	movs	r3, #0
 800502c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800502e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005030:	4618      	mov	r0, r3
 8005032:	3714      	adds	r7, #20
 8005034:	46bd      	mov	sp, r7
 8005036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503a:	4770      	bx	lr

0800503c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800503c:	b480      	push	{r7}
 800503e:	b083      	sub	sp, #12
 8005040:	af00      	add	r7, sp, #0
 8005042:	6078      	str	r0, [r7, #4]
 8005044:	460b      	mov	r3, r1
 8005046:	807b      	strh	r3, [r7, #2]
 8005048:	4613      	mov	r3, r2
 800504a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800504c:	787b      	ldrb	r3, [r7, #1]
 800504e:	2b00      	cmp	r3, #0
 8005050:	d003      	beq.n	800505a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005052:	887a      	ldrh	r2, [r7, #2]
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005058:	e002      	b.n	8005060 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800505a:	887a      	ldrh	r2, [r7, #2]
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8005060:	bf00      	nop
 8005062:	370c      	adds	r7, #12
 8005064:	46bd      	mov	sp, r7
 8005066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800506a:	4770      	bx	lr

0800506c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800506c:	b580      	push	{r7, lr}
 800506e:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8005072:	af00      	add	r7, sp, #0
 8005074:	1d3b      	adds	r3, r7, #4
 8005076:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005078:	1d3b      	adds	r3, r7, #4
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	2b00      	cmp	r3, #0
 800507e:	d102      	bne.n	8005086 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8005080:	2301      	movs	r3, #1
 8005082:	f000 bef4 	b.w	8005e6e <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005086:	1d3b      	adds	r3, r7, #4
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	f003 0301 	and.w	r3, r3, #1
 8005090:	2b00      	cmp	r3, #0
 8005092:	f000 816a 	beq.w	800536a <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8005096:	4bb3      	ldr	r3, [pc, #716]	; (8005364 <HAL_RCC_OscConfig+0x2f8>)
 8005098:	685b      	ldr	r3, [r3, #4]
 800509a:	f003 030c 	and.w	r3, r3, #12
 800509e:	2b04      	cmp	r3, #4
 80050a0:	d00c      	beq.n	80050bc <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80050a2:	4bb0      	ldr	r3, [pc, #704]	; (8005364 <HAL_RCC_OscConfig+0x2f8>)
 80050a4:	685b      	ldr	r3, [r3, #4]
 80050a6:	f003 030c 	and.w	r3, r3, #12
 80050aa:	2b08      	cmp	r3, #8
 80050ac:	d159      	bne.n	8005162 <HAL_RCC_OscConfig+0xf6>
 80050ae:	4bad      	ldr	r3, [pc, #692]	; (8005364 <HAL_RCC_OscConfig+0x2f8>)
 80050b0:	685b      	ldr	r3, [r3, #4]
 80050b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80050b6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80050ba:	d152      	bne.n	8005162 <HAL_RCC_OscConfig+0xf6>
 80050bc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80050c0:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050c4:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 80050c8:	fa93 f3a3 	rbit	r3, r3
 80050cc:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80050d0:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80050d4:	fab3 f383 	clz	r3, r3
 80050d8:	b2db      	uxtb	r3, r3
 80050da:	095b      	lsrs	r3, r3, #5
 80050dc:	b2db      	uxtb	r3, r3
 80050de:	f043 0301 	orr.w	r3, r3, #1
 80050e2:	b2db      	uxtb	r3, r3
 80050e4:	2b01      	cmp	r3, #1
 80050e6:	d102      	bne.n	80050ee <HAL_RCC_OscConfig+0x82>
 80050e8:	4b9e      	ldr	r3, [pc, #632]	; (8005364 <HAL_RCC_OscConfig+0x2f8>)
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	e015      	b.n	800511a <HAL_RCC_OscConfig+0xae>
 80050ee:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80050f2:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050f6:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 80050fa:	fa93 f3a3 	rbit	r3, r3
 80050fe:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8005102:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005106:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 800510a:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 800510e:	fa93 f3a3 	rbit	r3, r3
 8005112:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8005116:	4b93      	ldr	r3, [pc, #588]	; (8005364 <HAL_RCC_OscConfig+0x2f8>)
 8005118:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800511a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800511e:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8005122:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8005126:	fa92 f2a2 	rbit	r2, r2
 800512a:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 800512e:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8005132:	fab2 f282 	clz	r2, r2
 8005136:	b2d2      	uxtb	r2, r2
 8005138:	f042 0220 	orr.w	r2, r2, #32
 800513c:	b2d2      	uxtb	r2, r2
 800513e:	f002 021f 	and.w	r2, r2, #31
 8005142:	2101      	movs	r1, #1
 8005144:	fa01 f202 	lsl.w	r2, r1, r2
 8005148:	4013      	ands	r3, r2
 800514a:	2b00      	cmp	r3, #0
 800514c:	f000 810c 	beq.w	8005368 <HAL_RCC_OscConfig+0x2fc>
 8005150:	1d3b      	adds	r3, r7, #4
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	685b      	ldr	r3, [r3, #4]
 8005156:	2b00      	cmp	r3, #0
 8005158:	f040 8106 	bne.w	8005368 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 800515c:	2301      	movs	r3, #1
 800515e:	f000 be86 	b.w	8005e6e <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005162:	1d3b      	adds	r3, r7, #4
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	685b      	ldr	r3, [r3, #4]
 8005168:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800516c:	d106      	bne.n	800517c <HAL_RCC_OscConfig+0x110>
 800516e:	4b7d      	ldr	r3, [pc, #500]	; (8005364 <HAL_RCC_OscConfig+0x2f8>)
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	4a7c      	ldr	r2, [pc, #496]	; (8005364 <HAL_RCC_OscConfig+0x2f8>)
 8005174:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005178:	6013      	str	r3, [r2, #0]
 800517a:	e030      	b.n	80051de <HAL_RCC_OscConfig+0x172>
 800517c:	1d3b      	adds	r3, r7, #4
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	685b      	ldr	r3, [r3, #4]
 8005182:	2b00      	cmp	r3, #0
 8005184:	d10c      	bne.n	80051a0 <HAL_RCC_OscConfig+0x134>
 8005186:	4b77      	ldr	r3, [pc, #476]	; (8005364 <HAL_RCC_OscConfig+0x2f8>)
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	4a76      	ldr	r2, [pc, #472]	; (8005364 <HAL_RCC_OscConfig+0x2f8>)
 800518c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005190:	6013      	str	r3, [r2, #0]
 8005192:	4b74      	ldr	r3, [pc, #464]	; (8005364 <HAL_RCC_OscConfig+0x2f8>)
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	4a73      	ldr	r2, [pc, #460]	; (8005364 <HAL_RCC_OscConfig+0x2f8>)
 8005198:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800519c:	6013      	str	r3, [r2, #0]
 800519e:	e01e      	b.n	80051de <HAL_RCC_OscConfig+0x172>
 80051a0:	1d3b      	adds	r3, r7, #4
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	685b      	ldr	r3, [r3, #4]
 80051a6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80051aa:	d10c      	bne.n	80051c6 <HAL_RCC_OscConfig+0x15a>
 80051ac:	4b6d      	ldr	r3, [pc, #436]	; (8005364 <HAL_RCC_OscConfig+0x2f8>)
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	4a6c      	ldr	r2, [pc, #432]	; (8005364 <HAL_RCC_OscConfig+0x2f8>)
 80051b2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80051b6:	6013      	str	r3, [r2, #0]
 80051b8:	4b6a      	ldr	r3, [pc, #424]	; (8005364 <HAL_RCC_OscConfig+0x2f8>)
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	4a69      	ldr	r2, [pc, #420]	; (8005364 <HAL_RCC_OscConfig+0x2f8>)
 80051be:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80051c2:	6013      	str	r3, [r2, #0]
 80051c4:	e00b      	b.n	80051de <HAL_RCC_OscConfig+0x172>
 80051c6:	4b67      	ldr	r3, [pc, #412]	; (8005364 <HAL_RCC_OscConfig+0x2f8>)
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	4a66      	ldr	r2, [pc, #408]	; (8005364 <HAL_RCC_OscConfig+0x2f8>)
 80051cc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80051d0:	6013      	str	r3, [r2, #0]
 80051d2:	4b64      	ldr	r3, [pc, #400]	; (8005364 <HAL_RCC_OscConfig+0x2f8>)
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	4a63      	ldr	r2, [pc, #396]	; (8005364 <HAL_RCC_OscConfig+0x2f8>)
 80051d8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80051dc:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80051de:	4b61      	ldr	r3, [pc, #388]	; (8005364 <HAL_RCC_OscConfig+0x2f8>)
 80051e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051e2:	f023 020f 	bic.w	r2, r3, #15
 80051e6:	1d3b      	adds	r3, r7, #4
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	689b      	ldr	r3, [r3, #8]
 80051ec:	495d      	ldr	r1, [pc, #372]	; (8005364 <HAL_RCC_OscConfig+0x2f8>)
 80051ee:	4313      	orrs	r3, r2
 80051f0:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80051f2:	1d3b      	adds	r3, r7, #4
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	685b      	ldr	r3, [r3, #4]
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d059      	beq.n	80052b0 <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051fc:	f7fd fe9c 	bl	8002f38 <HAL_GetTick>
 8005200:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005204:	e00a      	b.n	800521c <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005206:	f7fd fe97 	bl	8002f38 <HAL_GetTick>
 800520a:	4602      	mov	r2, r0
 800520c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005210:	1ad3      	subs	r3, r2, r3
 8005212:	2b64      	cmp	r3, #100	; 0x64
 8005214:	d902      	bls.n	800521c <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8005216:	2303      	movs	r3, #3
 8005218:	f000 be29 	b.w	8005e6e <HAL_RCC_OscConfig+0xe02>
 800521c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005220:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005224:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8005228:	fa93 f3a3 	rbit	r3, r3
 800522c:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8005230:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005234:	fab3 f383 	clz	r3, r3
 8005238:	b2db      	uxtb	r3, r3
 800523a:	095b      	lsrs	r3, r3, #5
 800523c:	b2db      	uxtb	r3, r3
 800523e:	f043 0301 	orr.w	r3, r3, #1
 8005242:	b2db      	uxtb	r3, r3
 8005244:	2b01      	cmp	r3, #1
 8005246:	d102      	bne.n	800524e <HAL_RCC_OscConfig+0x1e2>
 8005248:	4b46      	ldr	r3, [pc, #280]	; (8005364 <HAL_RCC_OscConfig+0x2f8>)
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	e015      	b.n	800527a <HAL_RCC_OscConfig+0x20e>
 800524e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005252:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005256:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 800525a:	fa93 f3a3 	rbit	r3, r3
 800525e:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8005262:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005266:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 800526a:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 800526e:	fa93 f3a3 	rbit	r3, r3
 8005272:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8005276:	4b3b      	ldr	r3, [pc, #236]	; (8005364 <HAL_RCC_OscConfig+0x2f8>)
 8005278:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800527a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800527e:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8005282:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8005286:	fa92 f2a2 	rbit	r2, r2
 800528a:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 800528e:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8005292:	fab2 f282 	clz	r2, r2
 8005296:	b2d2      	uxtb	r2, r2
 8005298:	f042 0220 	orr.w	r2, r2, #32
 800529c:	b2d2      	uxtb	r2, r2
 800529e:	f002 021f 	and.w	r2, r2, #31
 80052a2:	2101      	movs	r1, #1
 80052a4:	fa01 f202 	lsl.w	r2, r1, r2
 80052a8:	4013      	ands	r3, r2
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d0ab      	beq.n	8005206 <HAL_RCC_OscConfig+0x19a>
 80052ae:	e05c      	b.n	800536a <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052b0:	f7fd fe42 	bl	8002f38 <HAL_GetTick>
 80052b4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80052b8:	e00a      	b.n	80052d0 <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80052ba:	f7fd fe3d 	bl	8002f38 <HAL_GetTick>
 80052be:	4602      	mov	r2, r0
 80052c0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80052c4:	1ad3      	subs	r3, r2, r3
 80052c6:	2b64      	cmp	r3, #100	; 0x64
 80052c8:	d902      	bls.n	80052d0 <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 80052ca:	2303      	movs	r3, #3
 80052cc:	f000 bdcf 	b.w	8005e6e <HAL_RCC_OscConfig+0xe02>
 80052d0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80052d4:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052d8:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 80052dc:	fa93 f3a3 	rbit	r3, r3
 80052e0:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 80052e4:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80052e8:	fab3 f383 	clz	r3, r3
 80052ec:	b2db      	uxtb	r3, r3
 80052ee:	095b      	lsrs	r3, r3, #5
 80052f0:	b2db      	uxtb	r3, r3
 80052f2:	f043 0301 	orr.w	r3, r3, #1
 80052f6:	b2db      	uxtb	r3, r3
 80052f8:	2b01      	cmp	r3, #1
 80052fa:	d102      	bne.n	8005302 <HAL_RCC_OscConfig+0x296>
 80052fc:	4b19      	ldr	r3, [pc, #100]	; (8005364 <HAL_RCC_OscConfig+0x2f8>)
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	e015      	b.n	800532e <HAL_RCC_OscConfig+0x2c2>
 8005302:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005306:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800530a:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 800530e:	fa93 f3a3 	rbit	r3, r3
 8005312:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8005316:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800531a:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 800531e:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8005322:	fa93 f3a3 	rbit	r3, r3
 8005326:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 800532a:	4b0e      	ldr	r3, [pc, #56]	; (8005364 <HAL_RCC_OscConfig+0x2f8>)
 800532c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800532e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005332:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8005336:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 800533a:	fa92 f2a2 	rbit	r2, r2
 800533e:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8005342:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8005346:	fab2 f282 	clz	r2, r2
 800534a:	b2d2      	uxtb	r2, r2
 800534c:	f042 0220 	orr.w	r2, r2, #32
 8005350:	b2d2      	uxtb	r2, r2
 8005352:	f002 021f 	and.w	r2, r2, #31
 8005356:	2101      	movs	r1, #1
 8005358:	fa01 f202 	lsl.w	r2, r1, r2
 800535c:	4013      	ands	r3, r2
 800535e:	2b00      	cmp	r3, #0
 8005360:	d1ab      	bne.n	80052ba <HAL_RCC_OscConfig+0x24e>
 8005362:	e002      	b.n	800536a <HAL_RCC_OscConfig+0x2fe>
 8005364:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005368:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800536a:	1d3b      	adds	r3, r7, #4
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	f003 0302 	and.w	r3, r3, #2
 8005374:	2b00      	cmp	r3, #0
 8005376:	f000 816f 	beq.w	8005658 <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800537a:	4bd0      	ldr	r3, [pc, #832]	; (80056bc <HAL_RCC_OscConfig+0x650>)
 800537c:	685b      	ldr	r3, [r3, #4]
 800537e:	f003 030c 	and.w	r3, r3, #12
 8005382:	2b00      	cmp	r3, #0
 8005384:	d00b      	beq.n	800539e <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8005386:	4bcd      	ldr	r3, [pc, #820]	; (80056bc <HAL_RCC_OscConfig+0x650>)
 8005388:	685b      	ldr	r3, [r3, #4]
 800538a:	f003 030c 	and.w	r3, r3, #12
 800538e:	2b08      	cmp	r3, #8
 8005390:	d16c      	bne.n	800546c <HAL_RCC_OscConfig+0x400>
 8005392:	4bca      	ldr	r3, [pc, #808]	; (80056bc <HAL_RCC_OscConfig+0x650>)
 8005394:	685b      	ldr	r3, [r3, #4]
 8005396:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800539a:	2b00      	cmp	r3, #0
 800539c:	d166      	bne.n	800546c <HAL_RCC_OscConfig+0x400>
 800539e:	2302      	movs	r3, #2
 80053a0:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053a4:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 80053a8:	fa93 f3a3 	rbit	r3, r3
 80053ac:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 80053b0:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80053b4:	fab3 f383 	clz	r3, r3
 80053b8:	b2db      	uxtb	r3, r3
 80053ba:	095b      	lsrs	r3, r3, #5
 80053bc:	b2db      	uxtb	r3, r3
 80053be:	f043 0301 	orr.w	r3, r3, #1
 80053c2:	b2db      	uxtb	r3, r3
 80053c4:	2b01      	cmp	r3, #1
 80053c6:	d102      	bne.n	80053ce <HAL_RCC_OscConfig+0x362>
 80053c8:	4bbc      	ldr	r3, [pc, #752]	; (80056bc <HAL_RCC_OscConfig+0x650>)
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	e013      	b.n	80053f6 <HAL_RCC_OscConfig+0x38a>
 80053ce:	2302      	movs	r3, #2
 80053d0:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053d4:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 80053d8:	fa93 f3a3 	rbit	r3, r3
 80053dc:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 80053e0:	2302      	movs	r3, #2
 80053e2:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80053e6:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80053ea:	fa93 f3a3 	rbit	r3, r3
 80053ee:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 80053f2:	4bb2      	ldr	r3, [pc, #712]	; (80056bc <HAL_RCC_OscConfig+0x650>)
 80053f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053f6:	2202      	movs	r2, #2
 80053f8:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 80053fc:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8005400:	fa92 f2a2 	rbit	r2, r2
 8005404:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8005408:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 800540c:	fab2 f282 	clz	r2, r2
 8005410:	b2d2      	uxtb	r2, r2
 8005412:	f042 0220 	orr.w	r2, r2, #32
 8005416:	b2d2      	uxtb	r2, r2
 8005418:	f002 021f 	and.w	r2, r2, #31
 800541c:	2101      	movs	r1, #1
 800541e:	fa01 f202 	lsl.w	r2, r1, r2
 8005422:	4013      	ands	r3, r2
 8005424:	2b00      	cmp	r3, #0
 8005426:	d007      	beq.n	8005438 <HAL_RCC_OscConfig+0x3cc>
 8005428:	1d3b      	adds	r3, r7, #4
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	691b      	ldr	r3, [r3, #16]
 800542e:	2b01      	cmp	r3, #1
 8005430:	d002      	beq.n	8005438 <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 8005432:	2301      	movs	r3, #1
 8005434:	f000 bd1b 	b.w	8005e6e <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005438:	4ba0      	ldr	r3, [pc, #640]	; (80056bc <HAL_RCC_OscConfig+0x650>)
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005440:	1d3b      	adds	r3, r7, #4
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	695b      	ldr	r3, [r3, #20]
 8005446:	21f8      	movs	r1, #248	; 0xf8
 8005448:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800544c:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8005450:	fa91 f1a1 	rbit	r1, r1
 8005454:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8005458:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 800545c:	fab1 f181 	clz	r1, r1
 8005460:	b2c9      	uxtb	r1, r1
 8005462:	408b      	lsls	r3, r1
 8005464:	4995      	ldr	r1, [pc, #596]	; (80056bc <HAL_RCC_OscConfig+0x650>)
 8005466:	4313      	orrs	r3, r2
 8005468:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800546a:	e0f5      	b.n	8005658 <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800546c:	1d3b      	adds	r3, r7, #4
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	691b      	ldr	r3, [r3, #16]
 8005472:	2b00      	cmp	r3, #0
 8005474:	f000 8085 	beq.w	8005582 <HAL_RCC_OscConfig+0x516>
 8005478:	2301      	movs	r3, #1
 800547a:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800547e:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8005482:	fa93 f3a3 	rbit	r3, r3
 8005486:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 800548a:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800548e:	fab3 f383 	clz	r3, r3
 8005492:	b2db      	uxtb	r3, r3
 8005494:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005498:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800549c:	009b      	lsls	r3, r3, #2
 800549e:	461a      	mov	r2, r3
 80054a0:	2301      	movs	r3, #1
 80054a2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054a4:	f7fd fd48 	bl	8002f38 <HAL_GetTick>
 80054a8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80054ac:	e00a      	b.n	80054c4 <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80054ae:	f7fd fd43 	bl	8002f38 <HAL_GetTick>
 80054b2:	4602      	mov	r2, r0
 80054b4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80054b8:	1ad3      	subs	r3, r2, r3
 80054ba:	2b02      	cmp	r3, #2
 80054bc:	d902      	bls.n	80054c4 <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 80054be:	2303      	movs	r3, #3
 80054c0:	f000 bcd5 	b.w	8005e6e <HAL_RCC_OscConfig+0xe02>
 80054c4:	2302      	movs	r3, #2
 80054c6:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054ca:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 80054ce:	fa93 f3a3 	rbit	r3, r3
 80054d2:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 80054d6:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80054da:	fab3 f383 	clz	r3, r3
 80054de:	b2db      	uxtb	r3, r3
 80054e0:	095b      	lsrs	r3, r3, #5
 80054e2:	b2db      	uxtb	r3, r3
 80054e4:	f043 0301 	orr.w	r3, r3, #1
 80054e8:	b2db      	uxtb	r3, r3
 80054ea:	2b01      	cmp	r3, #1
 80054ec:	d102      	bne.n	80054f4 <HAL_RCC_OscConfig+0x488>
 80054ee:	4b73      	ldr	r3, [pc, #460]	; (80056bc <HAL_RCC_OscConfig+0x650>)
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	e013      	b.n	800551c <HAL_RCC_OscConfig+0x4b0>
 80054f4:	2302      	movs	r3, #2
 80054f6:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054fa:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 80054fe:	fa93 f3a3 	rbit	r3, r3
 8005502:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8005506:	2302      	movs	r3, #2
 8005508:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 800550c:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8005510:	fa93 f3a3 	rbit	r3, r3
 8005514:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8005518:	4b68      	ldr	r3, [pc, #416]	; (80056bc <HAL_RCC_OscConfig+0x650>)
 800551a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800551c:	2202      	movs	r2, #2
 800551e:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8005522:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8005526:	fa92 f2a2 	rbit	r2, r2
 800552a:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 800552e:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8005532:	fab2 f282 	clz	r2, r2
 8005536:	b2d2      	uxtb	r2, r2
 8005538:	f042 0220 	orr.w	r2, r2, #32
 800553c:	b2d2      	uxtb	r2, r2
 800553e:	f002 021f 	and.w	r2, r2, #31
 8005542:	2101      	movs	r1, #1
 8005544:	fa01 f202 	lsl.w	r2, r1, r2
 8005548:	4013      	ands	r3, r2
 800554a:	2b00      	cmp	r3, #0
 800554c:	d0af      	beq.n	80054ae <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800554e:	4b5b      	ldr	r3, [pc, #364]	; (80056bc <HAL_RCC_OscConfig+0x650>)
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005556:	1d3b      	adds	r3, r7, #4
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	695b      	ldr	r3, [r3, #20]
 800555c:	21f8      	movs	r1, #248	; 0xf8
 800555e:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005562:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8005566:	fa91 f1a1 	rbit	r1, r1
 800556a:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 800556e:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8005572:	fab1 f181 	clz	r1, r1
 8005576:	b2c9      	uxtb	r1, r1
 8005578:	408b      	lsls	r3, r1
 800557a:	4950      	ldr	r1, [pc, #320]	; (80056bc <HAL_RCC_OscConfig+0x650>)
 800557c:	4313      	orrs	r3, r2
 800557e:	600b      	str	r3, [r1, #0]
 8005580:	e06a      	b.n	8005658 <HAL_RCC_OscConfig+0x5ec>
 8005582:	2301      	movs	r3, #1
 8005584:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005588:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800558c:	fa93 f3a3 	rbit	r3, r3
 8005590:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8005594:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005598:	fab3 f383 	clz	r3, r3
 800559c:	b2db      	uxtb	r3, r3
 800559e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80055a2:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80055a6:	009b      	lsls	r3, r3, #2
 80055a8:	461a      	mov	r2, r3
 80055aa:	2300      	movs	r3, #0
 80055ac:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055ae:	f7fd fcc3 	bl	8002f38 <HAL_GetTick>
 80055b2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80055b6:	e00a      	b.n	80055ce <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80055b8:	f7fd fcbe 	bl	8002f38 <HAL_GetTick>
 80055bc:	4602      	mov	r2, r0
 80055be:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80055c2:	1ad3      	subs	r3, r2, r3
 80055c4:	2b02      	cmp	r3, #2
 80055c6:	d902      	bls.n	80055ce <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 80055c8:	2303      	movs	r3, #3
 80055ca:	f000 bc50 	b.w	8005e6e <HAL_RCC_OscConfig+0xe02>
 80055ce:	2302      	movs	r3, #2
 80055d0:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055d4:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80055d8:	fa93 f3a3 	rbit	r3, r3
 80055dc:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 80055e0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80055e4:	fab3 f383 	clz	r3, r3
 80055e8:	b2db      	uxtb	r3, r3
 80055ea:	095b      	lsrs	r3, r3, #5
 80055ec:	b2db      	uxtb	r3, r3
 80055ee:	f043 0301 	orr.w	r3, r3, #1
 80055f2:	b2db      	uxtb	r3, r3
 80055f4:	2b01      	cmp	r3, #1
 80055f6:	d102      	bne.n	80055fe <HAL_RCC_OscConfig+0x592>
 80055f8:	4b30      	ldr	r3, [pc, #192]	; (80056bc <HAL_RCC_OscConfig+0x650>)
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	e013      	b.n	8005626 <HAL_RCC_OscConfig+0x5ba>
 80055fe:	2302      	movs	r3, #2
 8005600:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005604:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005608:	fa93 f3a3 	rbit	r3, r3
 800560c:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8005610:	2302      	movs	r3, #2
 8005612:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8005616:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800561a:	fa93 f3a3 	rbit	r3, r3
 800561e:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8005622:	4b26      	ldr	r3, [pc, #152]	; (80056bc <HAL_RCC_OscConfig+0x650>)
 8005624:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005626:	2202      	movs	r2, #2
 8005628:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 800562c:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8005630:	fa92 f2a2 	rbit	r2, r2
 8005634:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8005638:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 800563c:	fab2 f282 	clz	r2, r2
 8005640:	b2d2      	uxtb	r2, r2
 8005642:	f042 0220 	orr.w	r2, r2, #32
 8005646:	b2d2      	uxtb	r2, r2
 8005648:	f002 021f 	and.w	r2, r2, #31
 800564c:	2101      	movs	r1, #1
 800564e:	fa01 f202 	lsl.w	r2, r1, r2
 8005652:	4013      	ands	r3, r2
 8005654:	2b00      	cmp	r3, #0
 8005656:	d1af      	bne.n	80055b8 <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005658:	1d3b      	adds	r3, r7, #4
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	f003 0308 	and.w	r3, r3, #8
 8005662:	2b00      	cmp	r3, #0
 8005664:	f000 80da 	beq.w	800581c <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005668:	1d3b      	adds	r3, r7, #4
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	699b      	ldr	r3, [r3, #24]
 800566e:	2b00      	cmp	r3, #0
 8005670:	d069      	beq.n	8005746 <HAL_RCC_OscConfig+0x6da>
 8005672:	2301      	movs	r3, #1
 8005674:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005678:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800567c:	fa93 f3a3 	rbit	r3, r3
 8005680:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8005684:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005688:	fab3 f383 	clz	r3, r3
 800568c:	b2db      	uxtb	r3, r3
 800568e:	461a      	mov	r2, r3
 8005690:	4b0b      	ldr	r3, [pc, #44]	; (80056c0 <HAL_RCC_OscConfig+0x654>)
 8005692:	4413      	add	r3, r2
 8005694:	009b      	lsls	r3, r3, #2
 8005696:	461a      	mov	r2, r3
 8005698:	2301      	movs	r3, #1
 800569a:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800569c:	f7fd fc4c 	bl	8002f38 <HAL_GetTick>
 80056a0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80056a4:	e00e      	b.n	80056c4 <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80056a6:	f7fd fc47 	bl	8002f38 <HAL_GetTick>
 80056aa:	4602      	mov	r2, r0
 80056ac:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80056b0:	1ad3      	subs	r3, r2, r3
 80056b2:	2b02      	cmp	r3, #2
 80056b4:	d906      	bls.n	80056c4 <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 80056b6:	2303      	movs	r3, #3
 80056b8:	e3d9      	b.n	8005e6e <HAL_RCC_OscConfig+0xe02>
 80056ba:	bf00      	nop
 80056bc:	40021000 	.word	0x40021000
 80056c0:	10908120 	.word	0x10908120
 80056c4:	2302      	movs	r3, #2
 80056c6:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056ca:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80056ce:	fa93 f3a3 	rbit	r3, r3
 80056d2:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80056d6:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80056da:	2202      	movs	r2, #2
 80056dc:	601a      	str	r2, [r3, #0]
 80056de:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	fa93 f2a3 	rbit	r2, r3
 80056e8:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 80056ec:	601a      	str	r2, [r3, #0]
 80056ee:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 80056f2:	2202      	movs	r2, #2
 80056f4:	601a      	str	r2, [r3, #0]
 80056f6:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	fa93 f2a3 	rbit	r2, r3
 8005700:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8005704:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005706:	4ba5      	ldr	r3, [pc, #660]	; (800599c <HAL_RCC_OscConfig+0x930>)
 8005708:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800570a:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 800570e:	2102      	movs	r1, #2
 8005710:	6019      	str	r1, [r3, #0]
 8005712:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	fa93 f1a3 	rbit	r1, r3
 800571c:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8005720:	6019      	str	r1, [r3, #0]
  return result;
 8005722:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	fab3 f383 	clz	r3, r3
 800572c:	b2db      	uxtb	r3, r3
 800572e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8005732:	b2db      	uxtb	r3, r3
 8005734:	f003 031f 	and.w	r3, r3, #31
 8005738:	2101      	movs	r1, #1
 800573a:	fa01 f303 	lsl.w	r3, r1, r3
 800573e:	4013      	ands	r3, r2
 8005740:	2b00      	cmp	r3, #0
 8005742:	d0b0      	beq.n	80056a6 <HAL_RCC_OscConfig+0x63a>
 8005744:	e06a      	b.n	800581c <HAL_RCC_OscConfig+0x7b0>
 8005746:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 800574a:	2201      	movs	r2, #1
 800574c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800574e:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	fa93 f2a3 	rbit	r2, r3
 8005758:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 800575c:	601a      	str	r2, [r3, #0]
  return result;
 800575e:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8005762:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005764:	fab3 f383 	clz	r3, r3
 8005768:	b2db      	uxtb	r3, r3
 800576a:	461a      	mov	r2, r3
 800576c:	4b8c      	ldr	r3, [pc, #560]	; (80059a0 <HAL_RCC_OscConfig+0x934>)
 800576e:	4413      	add	r3, r2
 8005770:	009b      	lsls	r3, r3, #2
 8005772:	461a      	mov	r2, r3
 8005774:	2300      	movs	r3, #0
 8005776:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005778:	f7fd fbde 	bl	8002f38 <HAL_GetTick>
 800577c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005780:	e009      	b.n	8005796 <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005782:	f7fd fbd9 	bl	8002f38 <HAL_GetTick>
 8005786:	4602      	mov	r2, r0
 8005788:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800578c:	1ad3      	subs	r3, r2, r3
 800578e:	2b02      	cmp	r3, #2
 8005790:	d901      	bls.n	8005796 <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 8005792:	2303      	movs	r3, #3
 8005794:	e36b      	b.n	8005e6e <HAL_RCC_OscConfig+0xe02>
 8005796:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 800579a:	2202      	movs	r2, #2
 800579c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800579e:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	fa93 f2a3 	rbit	r2, r3
 80057a8:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80057ac:	601a      	str	r2, [r3, #0]
 80057ae:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 80057b2:	2202      	movs	r2, #2
 80057b4:	601a      	str	r2, [r3, #0]
 80057b6:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	fa93 f2a3 	rbit	r2, r3
 80057c0:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80057c4:	601a      	str	r2, [r3, #0]
 80057c6:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 80057ca:	2202      	movs	r2, #2
 80057cc:	601a      	str	r2, [r3, #0]
 80057ce:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	fa93 f2a3 	rbit	r2, r3
 80057d8:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80057dc:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80057de:	4b6f      	ldr	r3, [pc, #444]	; (800599c <HAL_RCC_OscConfig+0x930>)
 80057e0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80057e2:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80057e6:	2102      	movs	r1, #2
 80057e8:	6019      	str	r1, [r3, #0]
 80057ea:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	fa93 f1a3 	rbit	r1, r3
 80057f4:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80057f8:	6019      	str	r1, [r3, #0]
  return result;
 80057fa:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	fab3 f383 	clz	r3, r3
 8005804:	b2db      	uxtb	r3, r3
 8005806:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800580a:	b2db      	uxtb	r3, r3
 800580c:	f003 031f 	and.w	r3, r3, #31
 8005810:	2101      	movs	r1, #1
 8005812:	fa01 f303 	lsl.w	r3, r1, r3
 8005816:	4013      	ands	r3, r2
 8005818:	2b00      	cmp	r3, #0
 800581a:	d1b2      	bne.n	8005782 <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800581c:	1d3b      	adds	r3, r7, #4
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	f003 0304 	and.w	r3, r3, #4
 8005826:	2b00      	cmp	r3, #0
 8005828:	f000 8158 	beq.w	8005adc <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 800582c:	2300      	movs	r3, #0
 800582e:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005832:	4b5a      	ldr	r3, [pc, #360]	; (800599c <HAL_RCC_OscConfig+0x930>)
 8005834:	69db      	ldr	r3, [r3, #28]
 8005836:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800583a:	2b00      	cmp	r3, #0
 800583c:	d112      	bne.n	8005864 <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800583e:	4b57      	ldr	r3, [pc, #348]	; (800599c <HAL_RCC_OscConfig+0x930>)
 8005840:	69db      	ldr	r3, [r3, #28]
 8005842:	4a56      	ldr	r2, [pc, #344]	; (800599c <HAL_RCC_OscConfig+0x930>)
 8005844:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005848:	61d3      	str	r3, [r2, #28]
 800584a:	4b54      	ldr	r3, [pc, #336]	; (800599c <HAL_RCC_OscConfig+0x930>)
 800584c:	69db      	ldr	r3, [r3, #28]
 800584e:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8005852:	f107 0308 	add.w	r3, r7, #8
 8005856:	601a      	str	r2, [r3, #0]
 8005858:	f107 0308 	add.w	r3, r7, #8
 800585c:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 800585e:	2301      	movs	r3, #1
 8005860:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005864:	4b4f      	ldr	r3, [pc, #316]	; (80059a4 <HAL_RCC_OscConfig+0x938>)
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800586c:	2b00      	cmp	r3, #0
 800586e:	d11a      	bne.n	80058a6 <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005870:	4b4c      	ldr	r3, [pc, #304]	; (80059a4 <HAL_RCC_OscConfig+0x938>)
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	4a4b      	ldr	r2, [pc, #300]	; (80059a4 <HAL_RCC_OscConfig+0x938>)
 8005876:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800587a:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800587c:	f7fd fb5c 	bl	8002f38 <HAL_GetTick>
 8005880:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005884:	e009      	b.n	800589a <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005886:	f7fd fb57 	bl	8002f38 <HAL_GetTick>
 800588a:	4602      	mov	r2, r0
 800588c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005890:	1ad3      	subs	r3, r2, r3
 8005892:	2b64      	cmp	r3, #100	; 0x64
 8005894:	d901      	bls.n	800589a <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 8005896:	2303      	movs	r3, #3
 8005898:	e2e9      	b.n	8005e6e <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800589a:	4b42      	ldr	r3, [pc, #264]	; (80059a4 <HAL_RCC_OscConfig+0x938>)
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d0ef      	beq.n	8005886 <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80058a6:	1d3b      	adds	r3, r7, #4
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	68db      	ldr	r3, [r3, #12]
 80058ac:	2b01      	cmp	r3, #1
 80058ae:	d106      	bne.n	80058be <HAL_RCC_OscConfig+0x852>
 80058b0:	4b3a      	ldr	r3, [pc, #232]	; (800599c <HAL_RCC_OscConfig+0x930>)
 80058b2:	6a1b      	ldr	r3, [r3, #32]
 80058b4:	4a39      	ldr	r2, [pc, #228]	; (800599c <HAL_RCC_OscConfig+0x930>)
 80058b6:	f043 0301 	orr.w	r3, r3, #1
 80058ba:	6213      	str	r3, [r2, #32]
 80058bc:	e02f      	b.n	800591e <HAL_RCC_OscConfig+0x8b2>
 80058be:	1d3b      	adds	r3, r7, #4
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	68db      	ldr	r3, [r3, #12]
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d10c      	bne.n	80058e2 <HAL_RCC_OscConfig+0x876>
 80058c8:	4b34      	ldr	r3, [pc, #208]	; (800599c <HAL_RCC_OscConfig+0x930>)
 80058ca:	6a1b      	ldr	r3, [r3, #32]
 80058cc:	4a33      	ldr	r2, [pc, #204]	; (800599c <HAL_RCC_OscConfig+0x930>)
 80058ce:	f023 0301 	bic.w	r3, r3, #1
 80058d2:	6213      	str	r3, [r2, #32]
 80058d4:	4b31      	ldr	r3, [pc, #196]	; (800599c <HAL_RCC_OscConfig+0x930>)
 80058d6:	6a1b      	ldr	r3, [r3, #32]
 80058d8:	4a30      	ldr	r2, [pc, #192]	; (800599c <HAL_RCC_OscConfig+0x930>)
 80058da:	f023 0304 	bic.w	r3, r3, #4
 80058de:	6213      	str	r3, [r2, #32]
 80058e0:	e01d      	b.n	800591e <HAL_RCC_OscConfig+0x8b2>
 80058e2:	1d3b      	adds	r3, r7, #4
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	68db      	ldr	r3, [r3, #12]
 80058e8:	2b05      	cmp	r3, #5
 80058ea:	d10c      	bne.n	8005906 <HAL_RCC_OscConfig+0x89a>
 80058ec:	4b2b      	ldr	r3, [pc, #172]	; (800599c <HAL_RCC_OscConfig+0x930>)
 80058ee:	6a1b      	ldr	r3, [r3, #32]
 80058f0:	4a2a      	ldr	r2, [pc, #168]	; (800599c <HAL_RCC_OscConfig+0x930>)
 80058f2:	f043 0304 	orr.w	r3, r3, #4
 80058f6:	6213      	str	r3, [r2, #32]
 80058f8:	4b28      	ldr	r3, [pc, #160]	; (800599c <HAL_RCC_OscConfig+0x930>)
 80058fa:	6a1b      	ldr	r3, [r3, #32]
 80058fc:	4a27      	ldr	r2, [pc, #156]	; (800599c <HAL_RCC_OscConfig+0x930>)
 80058fe:	f043 0301 	orr.w	r3, r3, #1
 8005902:	6213      	str	r3, [r2, #32]
 8005904:	e00b      	b.n	800591e <HAL_RCC_OscConfig+0x8b2>
 8005906:	4b25      	ldr	r3, [pc, #148]	; (800599c <HAL_RCC_OscConfig+0x930>)
 8005908:	6a1b      	ldr	r3, [r3, #32]
 800590a:	4a24      	ldr	r2, [pc, #144]	; (800599c <HAL_RCC_OscConfig+0x930>)
 800590c:	f023 0301 	bic.w	r3, r3, #1
 8005910:	6213      	str	r3, [r2, #32]
 8005912:	4b22      	ldr	r3, [pc, #136]	; (800599c <HAL_RCC_OscConfig+0x930>)
 8005914:	6a1b      	ldr	r3, [r3, #32]
 8005916:	4a21      	ldr	r2, [pc, #132]	; (800599c <HAL_RCC_OscConfig+0x930>)
 8005918:	f023 0304 	bic.w	r3, r3, #4
 800591c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800591e:	1d3b      	adds	r3, r7, #4
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	68db      	ldr	r3, [r3, #12]
 8005924:	2b00      	cmp	r3, #0
 8005926:	d06b      	beq.n	8005a00 <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005928:	f7fd fb06 	bl	8002f38 <HAL_GetTick>
 800592c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005930:	e00b      	b.n	800594a <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005932:	f7fd fb01 	bl	8002f38 <HAL_GetTick>
 8005936:	4602      	mov	r2, r0
 8005938:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800593c:	1ad3      	subs	r3, r2, r3
 800593e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005942:	4293      	cmp	r3, r2
 8005944:	d901      	bls.n	800594a <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 8005946:	2303      	movs	r3, #3
 8005948:	e291      	b.n	8005e6e <HAL_RCC_OscConfig+0xe02>
 800594a:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 800594e:	2202      	movs	r2, #2
 8005950:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005952:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	fa93 f2a3 	rbit	r2, r3
 800595c:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8005960:	601a      	str	r2, [r3, #0]
 8005962:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8005966:	2202      	movs	r2, #2
 8005968:	601a      	str	r2, [r3, #0]
 800596a:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	fa93 f2a3 	rbit	r2, r3
 8005974:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8005978:	601a      	str	r2, [r3, #0]
  return result;
 800597a:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800597e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005980:	fab3 f383 	clz	r3, r3
 8005984:	b2db      	uxtb	r3, r3
 8005986:	095b      	lsrs	r3, r3, #5
 8005988:	b2db      	uxtb	r3, r3
 800598a:	f043 0302 	orr.w	r3, r3, #2
 800598e:	b2db      	uxtb	r3, r3
 8005990:	2b02      	cmp	r3, #2
 8005992:	d109      	bne.n	80059a8 <HAL_RCC_OscConfig+0x93c>
 8005994:	4b01      	ldr	r3, [pc, #4]	; (800599c <HAL_RCC_OscConfig+0x930>)
 8005996:	6a1b      	ldr	r3, [r3, #32]
 8005998:	e014      	b.n	80059c4 <HAL_RCC_OscConfig+0x958>
 800599a:	bf00      	nop
 800599c:	40021000 	.word	0x40021000
 80059a0:	10908120 	.word	0x10908120
 80059a4:	40007000 	.word	0x40007000
 80059a8:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80059ac:	2202      	movs	r2, #2
 80059ae:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059b0:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	fa93 f2a3 	rbit	r2, r3
 80059ba:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80059be:	601a      	str	r2, [r3, #0]
 80059c0:	4bbb      	ldr	r3, [pc, #748]	; (8005cb0 <HAL_RCC_OscConfig+0xc44>)
 80059c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059c4:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80059c8:	2102      	movs	r1, #2
 80059ca:	6011      	str	r1, [r2, #0]
 80059cc:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80059d0:	6812      	ldr	r2, [r2, #0]
 80059d2:	fa92 f1a2 	rbit	r1, r2
 80059d6:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 80059da:	6011      	str	r1, [r2, #0]
  return result;
 80059dc:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 80059e0:	6812      	ldr	r2, [r2, #0]
 80059e2:	fab2 f282 	clz	r2, r2
 80059e6:	b2d2      	uxtb	r2, r2
 80059e8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80059ec:	b2d2      	uxtb	r2, r2
 80059ee:	f002 021f 	and.w	r2, r2, #31
 80059f2:	2101      	movs	r1, #1
 80059f4:	fa01 f202 	lsl.w	r2, r1, r2
 80059f8:	4013      	ands	r3, r2
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d099      	beq.n	8005932 <HAL_RCC_OscConfig+0x8c6>
 80059fe:	e063      	b.n	8005ac8 <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005a00:	f7fd fa9a 	bl	8002f38 <HAL_GetTick>
 8005a04:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005a08:	e00b      	b.n	8005a22 <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005a0a:	f7fd fa95 	bl	8002f38 <HAL_GetTick>
 8005a0e:	4602      	mov	r2, r0
 8005a10:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005a14:	1ad3      	subs	r3, r2, r3
 8005a16:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a1a:	4293      	cmp	r3, r2
 8005a1c:	d901      	bls.n	8005a22 <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 8005a1e:	2303      	movs	r3, #3
 8005a20:	e225      	b.n	8005e6e <HAL_RCC_OscConfig+0xe02>
 8005a22:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8005a26:	2202      	movs	r2, #2
 8005a28:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a2a:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	fa93 f2a3 	rbit	r2, r3
 8005a34:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8005a38:	601a      	str	r2, [r3, #0]
 8005a3a:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8005a3e:	2202      	movs	r2, #2
 8005a40:	601a      	str	r2, [r3, #0]
 8005a42:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	fa93 f2a3 	rbit	r2, r3
 8005a4c:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8005a50:	601a      	str	r2, [r3, #0]
  return result;
 8005a52:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8005a56:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005a58:	fab3 f383 	clz	r3, r3
 8005a5c:	b2db      	uxtb	r3, r3
 8005a5e:	095b      	lsrs	r3, r3, #5
 8005a60:	b2db      	uxtb	r3, r3
 8005a62:	f043 0302 	orr.w	r3, r3, #2
 8005a66:	b2db      	uxtb	r3, r3
 8005a68:	2b02      	cmp	r3, #2
 8005a6a:	d102      	bne.n	8005a72 <HAL_RCC_OscConfig+0xa06>
 8005a6c:	4b90      	ldr	r3, [pc, #576]	; (8005cb0 <HAL_RCC_OscConfig+0xc44>)
 8005a6e:	6a1b      	ldr	r3, [r3, #32]
 8005a70:	e00d      	b.n	8005a8e <HAL_RCC_OscConfig+0xa22>
 8005a72:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8005a76:	2202      	movs	r2, #2
 8005a78:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a7a:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	fa93 f2a3 	rbit	r2, r3
 8005a84:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8005a88:	601a      	str	r2, [r3, #0]
 8005a8a:	4b89      	ldr	r3, [pc, #548]	; (8005cb0 <HAL_RCC_OscConfig+0xc44>)
 8005a8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a8e:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8005a92:	2102      	movs	r1, #2
 8005a94:	6011      	str	r1, [r2, #0]
 8005a96:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8005a9a:	6812      	ldr	r2, [r2, #0]
 8005a9c:	fa92 f1a2 	rbit	r1, r2
 8005aa0:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8005aa4:	6011      	str	r1, [r2, #0]
  return result;
 8005aa6:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8005aaa:	6812      	ldr	r2, [r2, #0]
 8005aac:	fab2 f282 	clz	r2, r2
 8005ab0:	b2d2      	uxtb	r2, r2
 8005ab2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005ab6:	b2d2      	uxtb	r2, r2
 8005ab8:	f002 021f 	and.w	r2, r2, #31
 8005abc:	2101      	movs	r1, #1
 8005abe:	fa01 f202 	lsl.w	r2, r1, r2
 8005ac2:	4013      	ands	r3, r2
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d1a0      	bne.n	8005a0a <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005ac8:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8005acc:	2b01      	cmp	r3, #1
 8005ace:	d105      	bne.n	8005adc <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005ad0:	4b77      	ldr	r3, [pc, #476]	; (8005cb0 <HAL_RCC_OscConfig+0xc44>)
 8005ad2:	69db      	ldr	r3, [r3, #28]
 8005ad4:	4a76      	ldr	r2, [pc, #472]	; (8005cb0 <HAL_RCC_OscConfig+0xc44>)
 8005ad6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005ada:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005adc:	1d3b      	adds	r3, r7, #4
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	69db      	ldr	r3, [r3, #28]
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	f000 81c2 	beq.w	8005e6c <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005ae8:	4b71      	ldr	r3, [pc, #452]	; (8005cb0 <HAL_RCC_OscConfig+0xc44>)
 8005aea:	685b      	ldr	r3, [r3, #4]
 8005aec:	f003 030c 	and.w	r3, r3, #12
 8005af0:	2b08      	cmp	r3, #8
 8005af2:	f000 819c 	beq.w	8005e2e <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005af6:	1d3b      	adds	r3, r7, #4
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	69db      	ldr	r3, [r3, #28]
 8005afc:	2b02      	cmp	r3, #2
 8005afe:	f040 8114 	bne.w	8005d2a <HAL_RCC_OscConfig+0xcbe>
 8005b02:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8005b06:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005b0a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b0c:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	fa93 f2a3 	rbit	r2, r3
 8005b16:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8005b1a:	601a      	str	r2, [r3, #0]
  return result;
 8005b1c:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8005b20:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005b22:	fab3 f383 	clz	r3, r3
 8005b26:	b2db      	uxtb	r3, r3
 8005b28:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005b2c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005b30:	009b      	lsls	r3, r3, #2
 8005b32:	461a      	mov	r2, r3
 8005b34:	2300      	movs	r3, #0
 8005b36:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b38:	f7fd f9fe 	bl	8002f38 <HAL_GetTick>
 8005b3c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005b40:	e009      	b.n	8005b56 <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005b42:	f7fd f9f9 	bl	8002f38 <HAL_GetTick>
 8005b46:	4602      	mov	r2, r0
 8005b48:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005b4c:	1ad3      	subs	r3, r2, r3
 8005b4e:	2b02      	cmp	r3, #2
 8005b50:	d901      	bls.n	8005b56 <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 8005b52:	2303      	movs	r3, #3
 8005b54:	e18b      	b.n	8005e6e <HAL_RCC_OscConfig+0xe02>
 8005b56:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8005b5a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005b5e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b60:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	fa93 f2a3 	rbit	r2, r3
 8005b6a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8005b6e:	601a      	str	r2, [r3, #0]
  return result;
 8005b70:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8005b74:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005b76:	fab3 f383 	clz	r3, r3
 8005b7a:	b2db      	uxtb	r3, r3
 8005b7c:	095b      	lsrs	r3, r3, #5
 8005b7e:	b2db      	uxtb	r3, r3
 8005b80:	f043 0301 	orr.w	r3, r3, #1
 8005b84:	b2db      	uxtb	r3, r3
 8005b86:	2b01      	cmp	r3, #1
 8005b88:	d102      	bne.n	8005b90 <HAL_RCC_OscConfig+0xb24>
 8005b8a:	4b49      	ldr	r3, [pc, #292]	; (8005cb0 <HAL_RCC_OscConfig+0xc44>)
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	e01b      	b.n	8005bc8 <HAL_RCC_OscConfig+0xb5c>
 8005b90:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8005b94:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005b98:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b9a:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	fa93 f2a3 	rbit	r2, r3
 8005ba4:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8005ba8:	601a      	str	r2, [r3, #0]
 8005baa:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8005bae:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005bb2:	601a      	str	r2, [r3, #0]
 8005bb4:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	fa93 f2a3 	rbit	r2, r3
 8005bbe:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8005bc2:	601a      	str	r2, [r3, #0]
 8005bc4:	4b3a      	ldr	r3, [pc, #232]	; (8005cb0 <HAL_RCC_OscConfig+0xc44>)
 8005bc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bc8:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8005bcc:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005bd0:	6011      	str	r1, [r2, #0]
 8005bd2:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8005bd6:	6812      	ldr	r2, [r2, #0]
 8005bd8:	fa92 f1a2 	rbit	r1, r2
 8005bdc:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8005be0:	6011      	str	r1, [r2, #0]
  return result;
 8005be2:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8005be6:	6812      	ldr	r2, [r2, #0]
 8005be8:	fab2 f282 	clz	r2, r2
 8005bec:	b2d2      	uxtb	r2, r2
 8005bee:	f042 0220 	orr.w	r2, r2, #32
 8005bf2:	b2d2      	uxtb	r2, r2
 8005bf4:	f002 021f 	and.w	r2, r2, #31
 8005bf8:	2101      	movs	r1, #1
 8005bfa:	fa01 f202 	lsl.w	r2, r1, r2
 8005bfe:	4013      	ands	r3, r2
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d19e      	bne.n	8005b42 <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005c04:	4b2a      	ldr	r3, [pc, #168]	; (8005cb0 <HAL_RCC_OscConfig+0xc44>)
 8005c06:	685b      	ldr	r3, [r3, #4]
 8005c08:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8005c0c:	1d3b      	adds	r3, r7, #4
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8005c12:	1d3b      	adds	r3, r7, #4
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	6a1b      	ldr	r3, [r3, #32]
 8005c18:	430b      	orrs	r3, r1
 8005c1a:	4925      	ldr	r1, [pc, #148]	; (8005cb0 <HAL_RCC_OscConfig+0xc44>)
 8005c1c:	4313      	orrs	r3, r2
 8005c1e:	604b      	str	r3, [r1, #4]
 8005c20:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8005c24:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005c28:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c2a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	fa93 f2a3 	rbit	r2, r3
 8005c34:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8005c38:	601a      	str	r2, [r3, #0]
  return result;
 8005c3a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8005c3e:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005c40:	fab3 f383 	clz	r3, r3
 8005c44:	b2db      	uxtb	r3, r3
 8005c46:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005c4a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005c4e:	009b      	lsls	r3, r3, #2
 8005c50:	461a      	mov	r2, r3
 8005c52:	2301      	movs	r3, #1
 8005c54:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c56:	f7fd f96f 	bl	8002f38 <HAL_GetTick>
 8005c5a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005c5e:	e009      	b.n	8005c74 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005c60:	f7fd f96a 	bl	8002f38 <HAL_GetTick>
 8005c64:	4602      	mov	r2, r0
 8005c66:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005c6a:	1ad3      	subs	r3, r2, r3
 8005c6c:	2b02      	cmp	r3, #2
 8005c6e:	d901      	bls.n	8005c74 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8005c70:	2303      	movs	r3, #3
 8005c72:	e0fc      	b.n	8005e6e <HAL_RCC_OscConfig+0xe02>
 8005c74:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8005c78:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005c7c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c7e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	fa93 f2a3 	rbit	r2, r3
 8005c88:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8005c8c:	601a      	str	r2, [r3, #0]
  return result;
 8005c8e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8005c92:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005c94:	fab3 f383 	clz	r3, r3
 8005c98:	b2db      	uxtb	r3, r3
 8005c9a:	095b      	lsrs	r3, r3, #5
 8005c9c:	b2db      	uxtb	r3, r3
 8005c9e:	f043 0301 	orr.w	r3, r3, #1
 8005ca2:	b2db      	uxtb	r3, r3
 8005ca4:	2b01      	cmp	r3, #1
 8005ca6:	d105      	bne.n	8005cb4 <HAL_RCC_OscConfig+0xc48>
 8005ca8:	4b01      	ldr	r3, [pc, #4]	; (8005cb0 <HAL_RCC_OscConfig+0xc44>)
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	e01e      	b.n	8005cec <HAL_RCC_OscConfig+0xc80>
 8005cae:	bf00      	nop
 8005cb0:	40021000 	.word	0x40021000
 8005cb4:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8005cb8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005cbc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005cbe:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	fa93 f2a3 	rbit	r2, r3
 8005cc8:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8005ccc:	601a      	str	r2, [r3, #0]
 8005cce:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8005cd2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005cd6:	601a      	str	r2, [r3, #0]
 8005cd8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	fa93 f2a3 	rbit	r2, r3
 8005ce2:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8005ce6:	601a      	str	r2, [r3, #0]
 8005ce8:	4b63      	ldr	r3, [pc, #396]	; (8005e78 <HAL_RCC_OscConfig+0xe0c>)
 8005cea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cec:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005cf0:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005cf4:	6011      	str	r1, [r2, #0]
 8005cf6:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005cfa:	6812      	ldr	r2, [r2, #0]
 8005cfc:	fa92 f1a2 	rbit	r1, r2
 8005d00:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8005d04:	6011      	str	r1, [r2, #0]
  return result;
 8005d06:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8005d0a:	6812      	ldr	r2, [r2, #0]
 8005d0c:	fab2 f282 	clz	r2, r2
 8005d10:	b2d2      	uxtb	r2, r2
 8005d12:	f042 0220 	orr.w	r2, r2, #32
 8005d16:	b2d2      	uxtb	r2, r2
 8005d18:	f002 021f 	and.w	r2, r2, #31
 8005d1c:	2101      	movs	r1, #1
 8005d1e:	fa01 f202 	lsl.w	r2, r1, r2
 8005d22:	4013      	ands	r3, r2
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d09b      	beq.n	8005c60 <HAL_RCC_OscConfig+0xbf4>
 8005d28:	e0a0      	b.n	8005e6c <HAL_RCC_OscConfig+0xe00>
 8005d2a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005d2e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005d32:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d34:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	fa93 f2a3 	rbit	r2, r3
 8005d3e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005d42:	601a      	str	r2, [r3, #0]
  return result;
 8005d44:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005d48:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005d4a:	fab3 f383 	clz	r3, r3
 8005d4e:	b2db      	uxtb	r3, r3
 8005d50:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005d54:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005d58:	009b      	lsls	r3, r3, #2
 8005d5a:	461a      	mov	r2, r3
 8005d5c:	2300      	movs	r3, #0
 8005d5e:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d60:	f7fd f8ea 	bl	8002f38 <HAL_GetTick>
 8005d64:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005d68:	e009      	b.n	8005d7e <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005d6a:	f7fd f8e5 	bl	8002f38 <HAL_GetTick>
 8005d6e:	4602      	mov	r2, r0
 8005d70:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005d74:	1ad3      	subs	r3, r2, r3
 8005d76:	2b02      	cmp	r3, #2
 8005d78:	d901      	bls.n	8005d7e <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 8005d7a:	2303      	movs	r3, #3
 8005d7c:	e077      	b.n	8005e6e <HAL_RCC_OscConfig+0xe02>
 8005d7e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005d82:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005d86:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d88:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	fa93 f2a3 	rbit	r2, r3
 8005d92:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005d96:	601a      	str	r2, [r3, #0]
  return result;
 8005d98:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005d9c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005d9e:	fab3 f383 	clz	r3, r3
 8005da2:	b2db      	uxtb	r3, r3
 8005da4:	095b      	lsrs	r3, r3, #5
 8005da6:	b2db      	uxtb	r3, r3
 8005da8:	f043 0301 	orr.w	r3, r3, #1
 8005dac:	b2db      	uxtb	r3, r3
 8005dae:	2b01      	cmp	r3, #1
 8005db0:	d102      	bne.n	8005db8 <HAL_RCC_OscConfig+0xd4c>
 8005db2:	4b31      	ldr	r3, [pc, #196]	; (8005e78 <HAL_RCC_OscConfig+0xe0c>)
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	e01b      	b.n	8005df0 <HAL_RCC_OscConfig+0xd84>
 8005db8:	f107 0320 	add.w	r3, r7, #32
 8005dbc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005dc0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005dc2:	f107 0320 	add.w	r3, r7, #32
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	fa93 f2a3 	rbit	r2, r3
 8005dcc:	f107 031c 	add.w	r3, r7, #28
 8005dd0:	601a      	str	r2, [r3, #0]
 8005dd2:	f107 0318 	add.w	r3, r7, #24
 8005dd6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005dda:	601a      	str	r2, [r3, #0]
 8005ddc:	f107 0318 	add.w	r3, r7, #24
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	fa93 f2a3 	rbit	r2, r3
 8005de6:	f107 0314 	add.w	r3, r7, #20
 8005dea:	601a      	str	r2, [r3, #0]
 8005dec:	4b22      	ldr	r3, [pc, #136]	; (8005e78 <HAL_RCC_OscConfig+0xe0c>)
 8005dee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005df0:	f107 0210 	add.w	r2, r7, #16
 8005df4:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005df8:	6011      	str	r1, [r2, #0]
 8005dfa:	f107 0210 	add.w	r2, r7, #16
 8005dfe:	6812      	ldr	r2, [r2, #0]
 8005e00:	fa92 f1a2 	rbit	r1, r2
 8005e04:	f107 020c 	add.w	r2, r7, #12
 8005e08:	6011      	str	r1, [r2, #0]
  return result;
 8005e0a:	f107 020c 	add.w	r2, r7, #12
 8005e0e:	6812      	ldr	r2, [r2, #0]
 8005e10:	fab2 f282 	clz	r2, r2
 8005e14:	b2d2      	uxtb	r2, r2
 8005e16:	f042 0220 	orr.w	r2, r2, #32
 8005e1a:	b2d2      	uxtb	r2, r2
 8005e1c:	f002 021f 	and.w	r2, r2, #31
 8005e20:	2101      	movs	r1, #1
 8005e22:	fa01 f202 	lsl.w	r2, r1, r2
 8005e26:	4013      	ands	r3, r2
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d19e      	bne.n	8005d6a <HAL_RCC_OscConfig+0xcfe>
 8005e2c:	e01e      	b.n	8005e6c <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005e2e:	1d3b      	adds	r3, r7, #4
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	69db      	ldr	r3, [r3, #28]
 8005e34:	2b01      	cmp	r3, #1
 8005e36:	d101      	bne.n	8005e3c <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8005e38:	2301      	movs	r3, #1
 8005e3a:	e018      	b.n	8005e6e <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005e3c:	4b0e      	ldr	r3, [pc, #56]	; (8005e78 <HAL_RCC_OscConfig+0xe0c>)
 8005e3e:	685b      	ldr	r3, [r3, #4]
 8005e40:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8005e44:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8005e48:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005e4c:	1d3b      	adds	r3, r7, #4
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	6a1b      	ldr	r3, [r3, #32]
 8005e52:	429a      	cmp	r2, r3
 8005e54:	d108      	bne.n	8005e68 <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8005e56:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8005e5a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8005e5e:	1d3b      	adds	r3, r7, #4
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8005e64:	429a      	cmp	r2, r3
 8005e66:	d001      	beq.n	8005e6c <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 8005e68:	2301      	movs	r3, #1
 8005e6a:	e000      	b.n	8005e6e <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 8005e6c:	2300      	movs	r3, #0
}
 8005e6e:	4618      	mov	r0, r3
 8005e70:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8005e74:	46bd      	mov	sp, r7
 8005e76:	bd80      	pop	{r7, pc}
 8005e78:	40021000 	.word	0x40021000

08005e7c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005e7c:	b580      	push	{r7, lr}
 8005e7e:	b09e      	sub	sp, #120	; 0x78
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	6078      	str	r0, [r7, #4]
 8005e84:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8005e86:	2300      	movs	r3, #0
 8005e88:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d101      	bne.n	8005e94 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005e90:	2301      	movs	r3, #1
 8005e92:	e162      	b.n	800615a <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005e94:	4b90      	ldr	r3, [pc, #576]	; (80060d8 <HAL_RCC_ClockConfig+0x25c>)
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	f003 0307 	and.w	r3, r3, #7
 8005e9c:	683a      	ldr	r2, [r7, #0]
 8005e9e:	429a      	cmp	r2, r3
 8005ea0:	d910      	bls.n	8005ec4 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ea2:	4b8d      	ldr	r3, [pc, #564]	; (80060d8 <HAL_RCC_ClockConfig+0x25c>)
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	f023 0207 	bic.w	r2, r3, #7
 8005eaa:	498b      	ldr	r1, [pc, #556]	; (80060d8 <HAL_RCC_ClockConfig+0x25c>)
 8005eac:	683b      	ldr	r3, [r7, #0]
 8005eae:	4313      	orrs	r3, r2
 8005eb0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005eb2:	4b89      	ldr	r3, [pc, #548]	; (80060d8 <HAL_RCC_ClockConfig+0x25c>)
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	f003 0307 	and.w	r3, r3, #7
 8005eba:	683a      	ldr	r2, [r7, #0]
 8005ebc:	429a      	cmp	r2, r3
 8005ebe:	d001      	beq.n	8005ec4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005ec0:	2301      	movs	r3, #1
 8005ec2:	e14a      	b.n	800615a <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	f003 0302 	and.w	r3, r3, #2
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d008      	beq.n	8005ee2 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005ed0:	4b82      	ldr	r3, [pc, #520]	; (80060dc <HAL_RCC_ClockConfig+0x260>)
 8005ed2:	685b      	ldr	r3, [r3, #4]
 8005ed4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	689b      	ldr	r3, [r3, #8]
 8005edc:	497f      	ldr	r1, [pc, #508]	; (80060dc <HAL_RCC_ClockConfig+0x260>)
 8005ede:	4313      	orrs	r3, r2
 8005ee0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	f003 0301 	and.w	r3, r3, #1
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	f000 80dc 	beq.w	80060a8 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	685b      	ldr	r3, [r3, #4]
 8005ef4:	2b01      	cmp	r3, #1
 8005ef6:	d13c      	bne.n	8005f72 <HAL_RCC_ClockConfig+0xf6>
 8005ef8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005efc:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005efe:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005f00:	fa93 f3a3 	rbit	r3, r3
 8005f04:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8005f06:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005f08:	fab3 f383 	clz	r3, r3
 8005f0c:	b2db      	uxtb	r3, r3
 8005f0e:	095b      	lsrs	r3, r3, #5
 8005f10:	b2db      	uxtb	r3, r3
 8005f12:	f043 0301 	orr.w	r3, r3, #1
 8005f16:	b2db      	uxtb	r3, r3
 8005f18:	2b01      	cmp	r3, #1
 8005f1a:	d102      	bne.n	8005f22 <HAL_RCC_ClockConfig+0xa6>
 8005f1c:	4b6f      	ldr	r3, [pc, #444]	; (80060dc <HAL_RCC_ClockConfig+0x260>)
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	e00f      	b.n	8005f42 <HAL_RCC_ClockConfig+0xc6>
 8005f22:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005f26:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f28:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005f2a:	fa93 f3a3 	rbit	r3, r3
 8005f2e:	667b      	str	r3, [r7, #100]	; 0x64
 8005f30:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005f34:	663b      	str	r3, [r7, #96]	; 0x60
 8005f36:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005f38:	fa93 f3a3 	rbit	r3, r3
 8005f3c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005f3e:	4b67      	ldr	r3, [pc, #412]	; (80060dc <HAL_RCC_ClockConfig+0x260>)
 8005f40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f42:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005f46:	65ba      	str	r2, [r7, #88]	; 0x58
 8005f48:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005f4a:	fa92 f2a2 	rbit	r2, r2
 8005f4e:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8005f50:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005f52:	fab2 f282 	clz	r2, r2
 8005f56:	b2d2      	uxtb	r2, r2
 8005f58:	f042 0220 	orr.w	r2, r2, #32
 8005f5c:	b2d2      	uxtb	r2, r2
 8005f5e:	f002 021f 	and.w	r2, r2, #31
 8005f62:	2101      	movs	r1, #1
 8005f64:	fa01 f202 	lsl.w	r2, r1, r2
 8005f68:	4013      	ands	r3, r2
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d17b      	bne.n	8006066 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005f6e:	2301      	movs	r3, #1
 8005f70:	e0f3      	b.n	800615a <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	685b      	ldr	r3, [r3, #4]
 8005f76:	2b02      	cmp	r3, #2
 8005f78:	d13c      	bne.n	8005ff4 <HAL_RCC_ClockConfig+0x178>
 8005f7a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005f7e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f80:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005f82:	fa93 f3a3 	rbit	r3, r3
 8005f86:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8005f88:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005f8a:	fab3 f383 	clz	r3, r3
 8005f8e:	b2db      	uxtb	r3, r3
 8005f90:	095b      	lsrs	r3, r3, #5
 8005f92:	b2db      	uxtb	r3, r3
 8005f94:	f043 0301 	orr.w	r3, r3, #1
 8005f98:	b2db      	uxtb	r3, r3
 8005f9a:	2b01      	cmp	r3, #1
 8005f9c:	d102      	bne.n	8005fa4 <HAL_RCC_ClockConfig+0x128>
 8005f9e:	4b4f      	ldr	r3, [pc, #316]	; (80060dc <HAL_RCC_ClockConfig+0x260>)
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	e00f      	b.n	8005fc4 <HAL_RCC_ClockConfig+0x148>
 8005fa4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005fa8:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005faa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005fac:	fa93 f3a3 	rbit	r3, r3
 8005fb0:	647b      	str	r3, [r7, #68]	; 0x44
 8005fb2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005fb6:	643b      	str	r3, [r7, #64]	; 0x40
 8005fb8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005fba:	fa93 f3a3 	rbit	r3, r3
 8005fbe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005fc0:	4b46      	ldr	r3, [pc, #280]	; (80060dc <HAL_RCC_ClockConfig+0x260>)
 8005fc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fc4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005fc8:	63ba      	str	r2, [r7, #56]	; 0x38
 8005fca:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005fcc:	fa92 f2a2 	rbit	r2, r2
 8005fd0:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8005fd2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005fd4:	fab2 f282 	clz	r2, r2
 8005fd8:	b2d2      	uxtb	r2, r2
 8005fda:	f042 0220 	orr.w	r2, r2, #32
 8005fde:	b2d2      	uxtb	r2, r2
 8005fe0:	f002 021f 	and.w	r2, r2, #31
 8005fe4:	2101      	movs	r1, #1
 8005fe6:	fa01 f202 	lsl.w	r2, r1, r2
 8005fea:	4013      	ands	r3, r2
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d13a      	bne.n	8006066 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005ff0:	2301      	movs	r3, #1
 8005ff2:	e0b2      	b.n	800615a <HAL_RCC_ClockConfig+0x2de>
 8005ff4:	2302      	movs	r3, #2
 8005ff6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ff8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ffa:	fa93 f3a3 	rbit	r3, r3
 8005ffe:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8006000:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006002:	fab3 f383 	clz	r3, r3
 8006006:	b2db      	uxtb	r3, r3
 8006008:	095b      	lsrs	r3, r3, #5
 800600a:	b2db      	uxtb	r3, r3
 800600c:	f043 0301 	orr.w	r3, r3, #1
 8006010:	b2db      	uxtb	r3, r3
 8006012:	2b01      	cmp	r3, #1
 8006014:	d102      	bne.n	800601c <HAL_RCC_ClockConfig+0x1a0>
 8006016:	4b31      	ldr	r3, [pc, #196]	; (80060dc <HAL_RCC_ClockConfig+0x260>)
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	e00d      	b.n	8006038 <HAL_RCC_ClockConfig+0x1bc>
 800601c:	2302      	movs	r3, #2
 800601e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006020:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006022:	fa93 f3a3 	rbit	r3, r3
 8006026:	627b      	str	r3, [r7, #36]	; 0x24
 8006028:	2302      	movs	r3, #2
 800602a:	623b      	str	r3, [r7, #32]
 800602c:	6a3b      	ldr	r3, [r7, #32]
 800602e:	fa93 f3a3 	rbit	r3, r3
 8006032:	61fb      	str	r3, [r7, #28]
 8006034:	4b29      	ldr	r3, [pc, #164]	; (80060dc <HAL_RCC_ClockConfig+0x260>)
 8006036:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006038:	2202      	movs	r2, #2
 800603a:	61ba      	str	r2, [r7, #24]
 800603c:	69ba      	ldr	r2, [r7, #24]
 800603e:	fa92 f2a2 	rbit	r2, r2
 8006042:	617a      	str	r2, [r7, #20]
  return result;
 8006044:	697a      	ldr	r2, [r7, #20]
 8006046:	fab2 f282 	clz	r2, r2
 800604a:	b2d2      	uxtb	r2, r2
 800604c:	f042 0220 	orr.w	r2, r2, #32
 8006050:	b2d2      	uxtb	r2, r2
 8006052:	f002 021f 	and.w	r2, r2, #31
 8006056:	2101      	movs	r1, #1
 8006058:	fa01 f202 	lsl.w	r2, r1, r2
 800605c:	4013      	ands	r3, r2
 800605e:	2b00      	cmp	r3, #0
 8006060:	d101      	bne.n	8006066 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8006062:	2301      	movs	r3, #1
 8006064:	e079      	b.n	800615a <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006066:	4b1d      	ldr	r3, [pc, #116]	; (80060dc <HAL_RCC_ClockConfig+0x260>)
 8006068:	685b      	ldr	r3, [r3, #4]
 800606a:	f023 0203 	bic.w	r2, r3, #3
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	685b      	ldr	r3, [r3, #4]
 8006072:	491a      	ldr	r1, [pc, #104]	; (80060dc <HAL_RCC_ClockConfig+0x260>)
 8006074:	4313      	orrs	r3, r2
 8006076:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006078:	f7fc ff5e 	bl	8002f38 <HAL_GetTick>
 800607c:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800607e:	e00a      	b.n	8006096 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006080:	f7fc ff5a 	bl	8002f38 <HAL_GetTick>
 8006084:	4602      	mov	r2, r0
 8006086:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006088:	1ad3      	subs	r3, r2, r3
 800608a:	f241 3288 	movw	r2, #5000	; 0x1388
 800608e:	4293      	cmp	r3, r2
 8006090:	d901      	bls.n	8006096 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8006092:	2303      	movs	r3, #3
 8006094:	e061      	b.n	800615a <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006096:	4b11      	ldr	r3, [pc, #68]	; (80060dc <HAL_RCC_ClockConfig+0x260>)
 8006098:	685b      	ldr	r3, [r3, #4]
 800609a:	f003 020c 	and.w	r2, r3, #12
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	685b      	ldr	r3, [r3, #4]
 80060a2:	009b      	lsls	r3, r3, #2
 80060a4:	429a      	cmp	r2, r3
 80060a6:	d1eb      	bne.n	8006080 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80060a8:	4b0b      	ldr	r3, [pc, #44]	; (80060d8 <HAL_RCC_ClockConfig+0x25c>)
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	f003 0307 	and.w	r3, r3, #7
 80060b0:	683a      	ldr	r2, [r7, #0]
 80060b2:	429a      	cmp	r2, r3
 80060b4:	d214      	bcs.n	80060e0 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80060b6:	4b08      	ldr	r3, [pc, #32]	; (80060d8 <HAL_RCC_ClockConfig+0x25c>)
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	f023 0207 	bic.w	r2, r3, #7
 80060be:	4906      	ldr	r1, [pc, #24]	; (80060d8 <HAL_RCC_ClockConfig+0x25c>)
 80060c0:	683b      	ldr	r3, [r7, #0]
 80060c2:	4313      	orrs	r3, r2
 80060c4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80060c6:	4b04      	ldr	r3, [pc, #16]	; (80060d8 <HAL_RCC_ClockConfig+0x25c>)
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	f003 0307 	and.w	r3, r3, #7
 80060ce:	683a      	ldr	r2, [r7, #0]
 80060d0:	429a      	cmp	r2, r3
 80060d2:	d005      	beq.n	80060e0 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 80060d4:	2301      	movs	r3, #1
 80060d6:	e040      	b.n	800615a <HAL_RCC_ClockConfig+0x2de>
 80060d8:	40022000 	.word	0x40022000
 80060dc:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	f003 0304 	and.w	r3, r3, #4
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d008      	beq.n	80060fe <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80060ec:	4b1d      	ldr	r3, [pc, #116]	; (8006164 <HAL_RCC_ClockConfig+0x2e8>)
 80060ee:	685b      	ldr	r3, [r3, #4]
 80060f0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	68db      	ldr	r3, [r3, #12]
 80060f8:	491a      	ldr	r1, [pc, #104]	; (8006164 <HAL_RCC_ClockConfig+0x2e8>)
 80060fa:	4313      	orrs	r3, r2
 80060fc:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	f003 0308 	and.w	r3, r3, #8
 8006106:	2b00      	cmp	r3, #0
 8006108:	d009      	beq.n	800611e <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800610a:	4b16      	ldr	r3, [pc, #88]	; (8006164 <HAL_RCC_ClockConfig+0x2e8>)
 800610c:	685b      	ldr	r3, [r3, #4]
 800610e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	691b      	ldr	r3, [r3, #16]
 8006116:	00db      	lsls	r3, r3, #3
 8006118:	4912      	ldr	r1, [pc, #72]	; (8006164 <HAL_RCC_ClockConfig+0x2e8>)
 800611a:	4313      	orrs	r3, r2
 800611c:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800611e:	f000 f829 	bl	8006174 <HAL_RCC_GetSysClockFreq>
 8006122:	4601      	mov	r1, r0
 8006124:	4b0f      	ldr	r3, [pc, #60]	; (8006164 <HAL_RCC_ClockConfig+0x2e8>)
 8006126:	685b      	ldr	r3, [r3, #4]
 8006128:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800612c:	22f0      	movs	r2, #240	; 0xf0
 800612e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006130:	693a      	ldr	r2, [r7, #16]
 8006132:	fa92 f2a2 	rbit	r2, r2
 8006136:	60fa      	str	r2, [r7, #12]
  return result;
 8006138:	68fa      	ldr	r2, [r7, #12]
 800613a:	fab2 f282 	clz	r2, r2
 800613e:	b2d2      	uxtb	r2, r2
 8006140:	40d3      	lsrs	r3, r2
 8006142:	4a09      	ldr	r2, [pc, #36]	; (8006168 <HAL_RCC_ClockConfig+0x2ec>)
 8006144:	5cd3      	ldrb	r3, [r2, r3]
 8006146:	fa21 f303 	lsr.w	r3, r1, r3
 800614a:	4a08      	ldr	r2, [pc, #32]	; (800616c <HAL_RCC_ClockConfig+0x2f0>)
 800614c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800614e:	4b08      	ldr	r3, [pc, #32]	; (8006170 <HAL_RCC_ClockConfig+0x2f4>)
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	4618      	mov	r0, r3
 8006154:	f7fc feac 	bl	8002eb0 <HAL_InitTick>
  
  return HAL_OK;
 8006158:	2300      	movs	r3, #0
}
 800615a:	4618      	mov	r0, r3
 800615c:	3778      	adds	r7, #120	; 0x78
 800615e:	46bd      	mov	sp, r7
 8006160:	bd80      	pop	{r7, pc}
 8006162:	bf00      	nop
 8006164:	40021000 	.word	0x40021000
 8006168:	08008344 	.word	0x08008344
 800616c:	20000000 	.word	0x20000000
 8006170:	20000004 	.word	0x20000004

08006174 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006174:	b480      	push	{r7}
 8006176:	b08b      	sub	sp, #44	; 0x2c
 8006178:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800617a:	2300      	movs	r3, #0
 800617c:	61fb      	str	r3, [r7, #28]
 800617e:	2300      	movs	r3, #0
 8006180:	61bb      	str	r3, [r7, #24]
 8006182:	2300      	movs	r3, #0
 8006184:	627b      	str	r3, [r7, #36]	; 0x24
 8006186:	2300      	movs	r3, #0
 8006188:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800618a:	2300      	movs	r3, #0
 800618c:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 800618e:	4b29      	ldr	r3, [pc, #164]	; (8006234 <HAL_RCC_GetSysClockFreq+0xc0>)
 8006190:	685b      	ldr	r3, [r3, #4]
 8006192:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006194:	69fb      	ldr	r3, [r7, #28]
 8006196:	f003 030c 	and.w	r3, r3, #12
 800619a:	2b04      	cmp	r3, #4
 800619c:	d002      	beq.n	80061a4 <HAL_RCC_GetSysClockFreq+0x30>
 800619e:	2b08      	cmp	r3, #8
 80061a0:	d003      	beq.n	80061aa <HAL_RCC_GetSysClockFreq+0x36>
 80061a2:	e03c      	b.n	800621e <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80061a4:	4b24      	ldr	r3, [pc, #144]	; (8006238 <HAL_RCC_GetSysClockFreq+0xc4>)
 80061a6:	623b      	str	r3, [r7, #32]
      break;
 80061a8:	e03c      	b.n	8006224 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80061aa:	69fb      	ldr	r3, [r7, #28]
 80061ac:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80061b0:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80061b4:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061b6:	68ba      	ldr	r2, [r7, #8]
 80061b8:	fa92 f2a2 	rbit	r2, r2
 80061bc:	607a      	str	r2, [r7, #4]
  return result;
 80061be:	687a      	ldr	r2, [r7, #4]
 80061c0:	fab2 f282 	clz	r2, r2
 80061c4:	b2d2      	uxtb	r2, r2
 80061c6:	40d3      	lsrs	r3, r2
 80061c8:	4a1c      	ldr	r2, [pc, #112]	; (800623c <HAL_RCC_GetSysClockFreq+0xc8>)
 80061ca:	5cd3      	ldrb	r3, [r2, r3]
 80061cc:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80061ce:	4b19      	ldr	r3, [pc, #100]	; (8006234 <HAL_RCC_GetSysClockFreq+0xc0>)
 80061d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061d2:	f003 030f 	and.w	r3, r3, #15
 80061d6:	220f      	movs	r2, #15
 80061d8:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061da:	693a      	ldr	r2, [r7, #16]
 80061dc:	fa92 f2a2 	rbit	r2, r2
 80061e0:	60fa      	str	r2, [r7, #12]
  return result;
 80061e2:	68fa      	ldr	r2, [r7, #12]
 80061e4:	fab2 f282 	clz	r2, r2
 80061e8:	b2d2      	uxtb	r2, r2
 80061ea:	40d3      	lsrs	r3, r2
 80061ec:	4a14      	ldr	r2, [pc, #80]	; (8006240 <HAL_RCC_GetSysClockFreq+0xcc>)
 80061ee:	5cd3      	ldrb	r3, [r2, r3]
 80061f0:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80061f2:	69fb      	ldr	r3, [r7, #28]
 80061f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d008      	beq.n	800620e <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80061fc:	4a0e      	ldr	r2, [pc, #56]	; (8006238 <HAL_RCC_GetSysClockFreq+0xc4>)
 80061fe:	69bb      	ldr	r3, [r7, #24]
 8006200:	fbb2 f2f3 	udiv	r2, r2, r3
 8006204:	697b      	ldr	r3, [r7, #20]
 8006206:	fb02 f303 	mul.w	r3, r2, r3
 800620a:	627b      	str	r3, [r7, #36]	; 0x24
 800620c:	e004      	b.n	8006218 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800620e:	697b      	ldr	r3, [r7, #20]
 8006210:	4a0c      	ldr	r2, [pc, #48]	; (8006244 <HAL_RCC_GetSysClockFreq+0xd0>)
 8006212:	fb02 f303 	mul.w	r3, r2, r3
 8006216:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8006218:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800621a:	623b      	str	r3, [r7, #32]
      break;
 800621c:	e002      	b.n	8006224 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800621e:	4b0a      	ldr	r3, [pc, #40]	; (8006248 <HAL_RCC_GetSysClockFreq+0xd4>)
 8006220:	623b      	str	r3, [r7, #32]
      break;
 8006222:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006224:	6a3b      	ldr	r3, [r7, #32]
}
 8006226:	4618      	mov	r0, r3
 8006228:	372c      	adds	r7, #44	; 0x2c
 800622a:	46bd      	mov	sp, r7
 800622c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006230:	4770      	bx	lr
 8006232:	bf00      	nop
 8006234:	40021000 	.word	0x40021000
 8006238:	00b71b00 	.word	0x00b71b00
 800623c:	0800835c 	.word	0x0800835c
 8006240:	0800836c 	.word	0x0800836c
 8006244:	003d0900 	.word	0x003d0900
 8006248:	007a1200 	.word	0x007a1200

0800624c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800624c:	b480      	push	{r7}
 800624e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006250:	4b03      	ldr	r3, [pc, #12]	; (8006260 <HAL_RCC_GetHCLKFreq+0x14>)
 8006252:	681b      	ldr	r3, [r3, #0]
}
 8006254:	4618      	mov	r0, r3
 8006256:	46bd      	mov	sp, r7
 8006258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800625c:	4770      	bx	lr
 800625e:	bf00      	nop
 8006260:	20000000 	.word	0x20000000

08006264 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006264:	b580      	push	{r7, lr}
 8006266:	b082      	sub	sp, #8
 8006268:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 800626a:	f7ff ffef 	bl	800624c <HAL_RCC_GetHCLKFreq>
 800626e:	4601      	mov	r1, r0
 8006270:	4b0b      	ldr	r3, [pc, #44]	; (80062a0 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8006272:	685b      	ldr	r3, [r3, #4]
 8006274:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006278:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800627c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800627e:	687a      	ldr	r2, [r7, #4]
 8006280:	fa92 f2a2 	rbit	r2, r2
 8006284:	603a      	str	r2, [r7, #0]
  return result;
 8006286:	683a      	ldr	r2, [r7, #0]
 8006288:	fab2 f282 	clz	r2, r2
 800628c:	b2d2      	uxtb	r2, r2
 800628e:	40d3      	lsrs	r3, r2
 8006290:	4a04      	ldr	r2, [pc, #16]	; (80062a4 <HAL_RCC_GetPCLK1Freq+0x40>)
 8006292:	5cd3      	ldrb	r3, [r2, r3]
 8006294:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8006298:	4618      	mov	r0, r3
 800629a:	3708      	adds	r7, #8
 800629c:	46bd      	mov	sp, r7
 800629e:	bd80      	pop	{r7, pc}
 80062a0:	40021000 	.word	0x40021000
 80062a4:	08008354 	.word	0x08008354

080062a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80062a8:	b580      	push	{r7, lr}
 80062aa:	b082      	sub	sp, #8
 80062ac:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80062ae:	f7ff ffcd 	bl	800624c <HAL_RCC_GetHCLKFreq>
 80062b2:	4601      	mov	r1, r0
 80062b4:	4b0b      	ldr	r3, [pc, #44]	; (80062e4 <HAL_RCC_GetPCLK2Freq+0x3c>)
 80062b6:	685b      	ldr	r3, [r3, #4]
 80062b8:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80062bc:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80062c0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80062c2:	687a      	ldr	r2, [r7, #4]
 80062c4:	fa92 f2a2 	rbit	r2, r2
 80062c8:	603a      	str	r2, [r7, #0]
  return result;
 80062ca:	683a      	ldr	r2, [r7, #0]
 80062cc:	fab2 f282 	clz	r2, r2
 80062d0:	b2d2      	uxtb	r2, r2
 80062d2:	40d3      	lsrs	r3, r2
 80062d4:	4a04      	ldr	r2, [pc, #16]	; (80062e8 <HAL_RCC_GetPCLK2Freq+0x40>)
 80062d6:	5cd3      	ldrb	r3, [r2, r3]
 80062d8:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80062dc:	4618      	mov	r0, r3
 80062de:	3708      	adds	r7, #8
 80062e0:	46bd      	mov	sp, r7
 80062e2:	bd80      	pop	{r7, pc}
 80062e4:	40021000 	.word	0x40021000
 80062e8:	08008354 	.word	0x08008354

080062ec <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80062ec:	b580      	push	{r7, lr}
 80062ee:	b092      	sub	sp, #72	; 0x48
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80062f4:	2300      	movs	r3, #0
 80062f6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 80062f8:	2300      	movs	r3, #0
 80062fa:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 80062fc:	2300      	movs	r3, #0
 80062fe:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800630a:	2b00      	cmp	r3, #0
 800630c:	f000 80cd 	beq.w	80064aa <HAL_RCCEx_PeriphCLKConfig+0x1be>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006310:	4b86      	ldr	r3, [pc, #536]	; (800652c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006312:	69db      	ldr	r3, [r3, #28]
 8006314:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006318:	2b00      	cmp	r3, #0
 800631a:	d10e      	bne.n	800633a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800631c:	4b83      	ldr	r3, [pc, #524]	; (800652c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800631e:	69db      	ldr	r3, [r3, #28]
 8006320:	4a82      	ldr	r2, [pc, #520]	; (800652c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006322:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006326:	61d3      	str	r3, [r2, #28]
 8006328:	4b80      	ldr	r3, [pc, #512]	; (800652c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800632a:	69db      	ldr	r3, [r3, #28]
 800632c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006330:	60bb      	str	r3, [r7, #8]
 8006332:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006334:	2301      	movs	r3, #1
 8006336:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800633a:	4b7d      	ldr	r3, [pc, #500]	; (8006530 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006342:	2b00      	cmp	r3, #0
 8006344:	d118      	bne.n	8006378 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006346:	4b7a      	ldr	r3, [pc, #488]	; (8006530 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	4a79      	ldr	r2, [pc, #484]	; (8006530 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800634c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006350:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006352:	f7fc fdf1 	bl	8002f38 <HAL_GetTick>
 8006356:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006358:	e008      	b.n	800636c <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800635a:	f7fc fded 	bl	8002f38 <HAL_GetTick>
 800635e:	4602      	mov	r2, r0
 8006360:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006362:	1ad3      	subs	r3, r2, r3
 8006364:	2b64      	cmp	r3, #100	; 0x64
 8006366:	d901      	bls.n	800636c <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8006368:	2303      	movs	r3, #3
 800636a:	e0db      	b.n	8006524 <HAL_RCCEx_PeriphCLKConfig+0x238>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800636c:	4b70      	ldr	r3, [pc, #448]	; (8006530 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006374:	2b00      	cmp	r3, #0
 8006376:	d0f0      	beq.n	800635a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006378:	4b6c      	ldr	r3, [pc, #432]	; (800652c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800637a:	6a1b      	ldr	r3, [r3, #32]
 800637c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006380:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006382:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006384:	2b00      	cmp	r3, #0
 8006386:	d07d      	beq.n	8006484 <HAL_RCCEx_PeriphCLKConfig+0x198>
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	685b      	ldr	r3, [r3, #4]
 800638c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006390:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006392:	429a      	cmp	r2, r3
 8006394:	d076      	beq.n	8006484 <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006396:	4b65      	ldr	r3, [pc, #404]	; (800652c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006398:	6a1b      	ldr	r3, [r3, #32]
 800639a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800639e:	63fb      	str	r3, [r7, #60]	; 0x3c
 80063a0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80063a4:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80063a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063a8:	fa93 f3a3 	rbit	r3, r3
 80063ac:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80063ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80063b0:	fab3 f383 	clz	r3, r3
 80063b4:	b2db      	uxtb	r3, r3
 80063b6:	461a      	mov	r2, r3
 80063b8:	4b5e      	ldr	r3, [pc, #376]	; (8006534 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80063ba:	4413      	add	r3, r2
 80063bc:	009b      	lsls	r3, r3, #2
 80063be:	461a      	mov	r2, r3
 80063c0:	2301      	movs	r3, #1
 80063c2:	6013      	str	r3, [r2, #0]
 80063c4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80063c8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80063ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063cc:	fa93 f3a3 	rbit	r3, r3
 80063d0:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80063d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80063d4:	fab3 f383 	clz	r3, r3
 80063d8:	b2db      	uxtb	r3, r3
 80063da:	461a      	mov	r2, r3
 80063dc:	4b55      	ldr	r3, [pc, #340]	; (8006534 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80063de:	4413      	add	r3, r2
 80063e0:	009b      	lsls	r3, r3, #2
 80063e2:	461a      	mov	r2, r3
 80063e4:	2300      	movs	r3, #0
 80063e6:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80063e8:	4a50      	ldr	r2, [pc, #320]	; (800652c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80063ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80063ec:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80063ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80063f0:	f003 0301 	and.w	r3, r3, #1
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d045      	beq.n	8006484 <HAL_RCCEx_PeriphCLKConfig+0x198>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80063f8:	f7fc fd9e 	bl	8002f38 <HAL_GetTick>
 80063fc:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80063fe:	e00a      	b.n	8006416 <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006400:	f7fc fd9a 	bl	8002f38 <HAL_GetTick>
 8006404:	4602      	mov	r2, r0
 8006406:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006408:	1ad3      	subs	r3, r2, r3
 800640a:	f241 3288 	movw	r2, #5000	; 0x1388
 800640e:	4293      	cmp	r3, r2
 8006410:	d901      	bls.n	8006416 <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8006412:	2303      	movs	r3, #3
 8006414:	e086      	b.n	8006524 <HAL_RCCEx_PeriphCLKConfig+0x238>
 8006416:	2302      	movs	r3, #2
 8006418:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800641a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800641c:	fa93 f3a3 	rbit	r3, r3
 8006420:	627b      	str	r3, [r7, #36]	; 0x24
 8006422:	2302      	movs	r3, #2
 8006424:	623b      	str	r3, [r7, #32]
 8006426:	6a3b      	ldr	r3, [r7, #32]
 8006428:	fa93 f3a3 	rbit	r3, r3
 800642c:	61fb      	str	r3, [r7, #28]
  return result;
 800642e:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006430:	fab3 f383 	clz	r3, r3
 8006434:	b2db      	uxtb	r3, r3
 8006436:	095b      	lsrs	r3, r3, #5
 8006438:	b2db      	uxtb	r3, r3
 800643a:	f043 0302 	orr.w	r3, r3, #2
 800643e:	b2db      	uxtb	r3, r3
 8006440:	2b02      	cmp	r3, #2
 8006442:	d102      	bne.n	800644a <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8006444:	4b39      	ldr	r3, [pc, #228]	; (800652c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006446:	6a1b      	ldr	r3, [r3, #32]
 8006448:	e007      	b.n	800645a <HAL_RCCEx_PeriphCLKConfig+0x16e>
 800644a:	2302      	movs	r3, #2
 800644c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800644e:	69bb      	ldr	r3, [r7, #24]
 8006450:	fa93 f3a3 	rbit	r3, r3
 8006454:	617b      	str	r3, [r7, #20]
 8006456:	4b35      	ldr	r3, [pc, #212]	; (800652c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006458:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800645a:	2202      	movs	r2, #2
 800645c:	613a      	str	r2, [r7, #16]
 800645e:	693a      	ldr	r2, [r7, #16]
 8006460:	fa92 f2a2 	rbit	r2, r2
 8006464:	60fa      	str	r2, [r7, #12]
  return result;
 8006466:	68fa      	ldr	r2, [r7, #12]
 8006468:	fab2 f282 	clz	r2, r2
 800646c:	b2d2      	uxtb	r2, r2
 800646e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006472:	b2d2      	uxtb	r2, r2
 8006474:	f002 021f 	and.w	r2, r2, #31
 8006478:	2101      	movs	r1, #1
 800647a:	fa01 f202 	lsl.w	r2, r1, r2
 800647e:	4013      	ands	r3, r2
 8006480:	2b00      	cmp	r3, #0
 8006482:	d0bd      	beq.n	8006400 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8006484:	4b29      	ldr	r3, [pc, #164]	; (800652c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006486:	6a1b      	ldr	r3, [r3, #32]
 8006488:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	685b      	ldr	r3, [r3, #4]
 8006490:	4926      	ldr	r1, [pc, #152]	; (800652c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006492:	4313      	orrs	r3, r2
 8006494:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8006496:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800649a:	2b01      	cmp	r3, #1
 800649c:	d105      	bne.n	80064aa <HAL_RCCEx_PeriphCLKConfig+0x1be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800649e:	4b23      	ldr	r3, [pc, #140]	; (800652c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80064a0:	69db      	ldr	r3, [r3, #28]
 80064a2:	4a22      	ldr	r2, [pc, #136]	; (800652c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80064a4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80064a8:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	f003 0301 	and.w	r3, r3, #1
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d008      	beq.n	80064c8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80064b6:	4b1d      	ldr	r3, [pc, #116]	; (800652c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80064b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064ba:	f023 0203 	bic.w	r2, r3, #3
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	689b      	ldr	r3, [r3, #8]
 80064c2:	491a      	ldr	r1, [pc, #104]	; (800652c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80064c4:	4313      	orrs	r3, r2
 80064c6:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	f003 0320 	and.w	r3, r3, #32
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d008      	beq.n	80064e6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80064d4:	4b15      	ldr	r3, [pc, #84]	; (800652c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80064d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064d8:	f023 0210 	bic.w	r2, r3, #16
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	68db      	ldr	r3, [r3, #12]
 80064e0:	4912      	ldr	r1, [pc, #72]	; (800652c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80064e2:	4313      	orrs	r3, r2
 80064e4:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d008      	beq.n	8006504 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80064f2:	4b0e      	ldr	r3, [pc, #56]	; (800652c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80064f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064f6:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	691b      	ldr	r3, [r3, #16]
 80064fe:	490b      	ldr	r1, [pc, #44]	; (800652c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006500:	4313      	orrs	r3, r2
 8006502:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800650c:	2b00      	cmp	r3, #0
 800650e:	d008      	beq.n	8006522 <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8006510:	4b06      	ldr	r3, [pc, #24]	; (800652c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006512:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006514:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	695b      	ldr	r3, [r3, #20]
 800651c:	4903      	ldr	r1, [pc, #12]	; (800652c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800651e:	4313      	orrs	r3, r2
 8006520:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8006522:	2300      	movs	r3, #0
}
 8006524:	4618      	mov	r0, r3
 8006526:	3748      	adds	r7, #72	; 0x48
 8006528:	46bd      	mov	sp, r7
 800652a:	bd80      	pop	{r7, pc}
 800652c:	40021000 	.word	0x40021000
 8006530:	40007000 	.word	0x40007000
 8006534:	10908100 	.word	0x10908100

08006538 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006538:	b580      	push	{r7, lr}
 800653a:	b082      	sub	sp, #8
 800653c:	af00      	add	r7, sp, #0
 800653e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	2b00      	cmp	r3, #0
 8006544:	d101      	bne.n	800654a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006546:	2301      	movs	r3, #1
 8006548:	e049      	b.n	80065de <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006550:	b2db      	uxtb	r3, r3
 8006552:	2b00      	cmp	r3, #0
 8006554:	d106      	bne.n	8006564 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	2200      	movs	r2, #0
 800655a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800655e:	6878      	ldr	r0, [r7, #4]
 8006560:	f7fc fb16 	bl	8002b90 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	2202      	movs	r2, #2
 8006568:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681a      	ldr	r2, [r3, #0]
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	3304      	adds	r3, #4
 8006574:	4619      	mov	r1, r3
 8006576:	4610      	mov	r0, r2
 8006578:	f000 ff0e 	bl	8007398 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	2201      	movs	r2, #1
 8006580:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	2201      	movs	r2, #1
 8006588:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	2201      	movs	r2, #1
 8006590:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	2201      	movs	r2, #1
 8006598:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	2201      	movs	r2, #1
 80065a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	2201      	movs	r2, #1
 80065a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	2201      	movs	r2, #1
 80065b0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	2201      	movs	r2, #1
 80065b8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	2201      	movs	r2, #1
 80065c0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	2201      	movs	r2, #1
 80065c8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	2201      	movs	r2, #1
 80065d0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	2201      	movs	r2, #1
 80065d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80065dc:	2300      	movs	r3, #0
}
 80065de:	4618      	mov	r0, r3
 80065e0:	3708      	adds	r7, #8
 80065e2:	46bd      	mov	sp, r7
 80065e4:	bd80      	pop	{r7, pc}
	...

080065e8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80065e8:	b480      	push	{r7}
 80065ea:	b085      	sub	sp, #20
 80065ec:	af00      	add	r7, sp, #0
 80065ee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80065f6:	b2db      	uxtb	r3, r3
 80065f8:	2b01      	cmp	r3, #1
 80065fa:	d001      	beq.n	8006600 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80065fc:	2301      	movs	r3, #1
 80065fe:	e040      	b.n	8006682 <HAL_TIM_Base_Start_IT+0x9a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	2202      	movs	r2, #2
 8006604:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	68da      	ldr	r2, [r3, #12]
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	f042 0201 	orr.w	r2, r2, #1
 8006616:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	4a1c      	ldr	r2, [pc, #112]	; (8006690 <HAL_TIM_Base_Start_IT+0xa8>)
 800661e:	4293      	cmp	r3, r2
 8006620:	d00e      	beq.n	8006640 <HAL_TIM_Base_Start_IT+0x58>
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800662a:	d009      	beq.n	8006640 <HAL_TIM_Base_Start_IT+0x58>
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	4a18      	ldr	r2, [pc, #96]	; (8006694 <HAL_TIM_Base_Start_IT+0xac>)
 8006632:	4293      	cmp	r3, r2
 8006634:	d004      	beq.n	8006640 <HAL_TIM_Base_Start_IT+0x58>
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	4a17      	ldr	r2, [pc, #92]	; (8006698 <HAL_TIM_Base_Start_IT+0xb0>)
 800663c:	4293      	cmp	r3, r2
 800663e:	d115      	bne.n	800666c <HAL_TIM_Base_Start_IT+0x84>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	689a      	ldr	r2, [r3, #8]
 8006646:	4b15      	ldr	r3, [pc, #84]	; (800669c <HAL_TIM_Base_Start_IT+0xb4>)
 8006648:	4013      	ands	r3, r2
 800664a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	2b06      	cmp	r3, #6
 8006650:	d015      	beq.n	800667e <HAL_TIM_Base_Start_IT+0x96>
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006658:	d011      	beq.n	800667e <HAL_TIM_Base_Start_IT+0x96>
    {
      __HAL_TIM_ENABLE(htim);
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	681a      	ldr	r2, [r3, #0]
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	f042 0201 	orr.w	r2, r2, #1
 8006668:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800666a:	e008      	b.n	800667e <HAL_TIM_Base_Start_IT+0x96>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	681a      	ldr	r2, [r3, #0]
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	f042 0201 	orr.w	r2, r2, #1
 800667a:	601a      	str	r2, [r3, #0]
 800667c:	e000      	b.n	8006680 <HAL_TIM_Base_Start_IT+0x98>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800667e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006680:	2300      	movs	r3, #0
}
 8006682:	4618      	mov	r0, r3
 8006684:	3714      	adds	r7, #20
 8006686:	46bd      	mov	sp, r7
 8006688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800668c:	4770      	bx	lr
 800668e:	bf00      	nop
 8006690:	40012c00 	.word	0x40012c00
 8006694:	40000400 	.word	0x40000400
 8006698:	40014000 	.word	0x40014000
 800669c:	00010007 	.word	0x00010007

080066a0 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80066a0:	b480      	push	{r7}
 80066a2:	b083      	sub	sp, #12
 80066a4:	af00      	add	r7, sp, #0
 80066a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	68da      	ldr	r2, [r3, #12]
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	f022 0201 	bic.w	r2, r2, #1
 80066b6:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	6a1a      	ldr	r2, [r3, #32]
 80066be:	f241 1311 	movw	r3, #4369	; 0x1111
 80066c2:	4013      	ands	r3, r2
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d10f      	bne.n	80066e8 <HAL_TIM_Base_Stop_IT+0x48>
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	6a1a      	ldr	r2, [r3, #32]
 80066ce:	f240 4344 	movw	r3, #1092	; 0x444
 80066d2:	4013      	ands	r3, r2
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d107      	bne.n	80066e8 <HAL_TIM_Base_Stop_IT+0x48>
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	681a      	ldr	r2, [r3, #0]
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	f022 0201 	bic.w	r2, r2, #1
 80066e6:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	2201      	movs	r2, #1
 80066ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80066f0:	2300      	movs	r3, #0
}
 80066f2:	4618      	mov	r0, r3
 80066f4:	370c      	adds	r7, #12
 80066f6:	46bd      	mov	sp, r7
 80066f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066fc:	4770      	bx	lr

080066fe <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80066fe:	b580      	push	{r7, lr}
 8006700:	b082      	sub	sp, #8
 8006702:	af00      	add	r7, sp, #0
 8006704:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	2b00      	cmp	r3, #0
 800670a:	d101      	bne.n	8006710 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800670c:	2301      	movs	r3, #1
 800670e:	e049      	b.n	80067a4 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006716:	b2db      	uxtb	r3, r3
 8006718:	2b00      	cmp	r3, #0
 800671a:	d106      	bne.n	800672a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	2200      	movs	r2, #0
 8006720:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006724:	6878      	ldr	r0, [r7, #4]
 8006726:	f000 f841 	bl	80067ac <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	2202      	movs	r2, #2
 800672e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681a      	ldr	r2, [r3, #0]
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	3304      	adds	r3, #4
 800673a:	4619      	mov	r1, r3
 800673c:	4610      	mov	r0, r2
 800673e:	f000 fe2b 	bl	8007398 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	2201      	movs	r2, #1
 8006746:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	2201      	movs	r2, #1
 800674e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	2201      	movs	r2, #1
 8006756:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	2201      	movs	r2, #1
 800675e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	2201      	movs	r2, #1
 8006766:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	2201      	movs	r2, #1
 800676e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	2201      	movs	r2, #1
 8006776:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	2201      	movs	r2, #1
 800677e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	2201      	movs	r2, #1
 8006786:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	2201      	movs	r2, #1
 800678e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	2201      	movs	r2, #1
 8006796:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	2201      	movs	r2, #1
 800679e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80067a2:	2300      	movs	r3, #0
}
 80067a4:	4618      	mov	r0, r3
 80067a6:	3708      	adds	r7, #8
 80067a8:	46bd      	mov	sp, r7
 80067aa:	bd80      	pop	{r7, pc}

080067ac <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80067ac:	b480      	push	{r7}
 80067ae:	b083      	sub	sp, #12
 80067b0:	af00      	add	r7, sp, #0
 80067b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80067b4:	bf00      	nop
 80067b6:	370c      	adds	r7, #12
 80067b8:	46bd      	mov	sp, r7
 80067ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067be:	4770      	bx	lr

080067c0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80067c0:	b580      	push	{r7, lr}
 80067c2:	b084      	sub	sp, #16
 80067c4:	af00      	add	r7, sp, #0
 80067c6:	6078      	str	r0, [r7, #4]
 80067c8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80067ca:	683b      	ldr	r3, [r7, #0]
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d109      	bne.n	80067e4 <HAL_TIM_PWM_Start+0x24>
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80067d6:	b2db      	uxtb	r3, r3
 80067d8:	2b01      	cmp	r3, #1
 80067da:	bf14      	ite	ne
 80067dc:	2301      	movne	r3, #1
 80067de:	2300      	moveq	r3, #0
 80067e0:	b2db      	uxtb	r3, r3
 80067e2:	e03c      	b.n	800685e <HAL_TIM_PWM_Start+0x9e>
 80067e4:	683b      	ldr	r3, [r7, #0]
 80067e6:	2b04      	cmp	r3, #4
 80067e8:	d109      	bne.n	80067fe <HAL_TIM_PWM_Start+0x3e>
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80067f0:	b2db      	uxtb	r3, r3
 80067f2:	2b01      	cmp	r3, #1
 80067f4:	bf14      	ite	ne
 80067f6:	2301      	movne	r3, #1
 80067f8:	2300      	moveq	r3, #0
 80067fa:	b2db      	uxtb	r3, r3
 80067fc:	e02f      	b.n	800685e <HAL_TIM_PWM_Start+0x9e>
 80067fe:	683b      	ldr	r3, [r7, #0]
 8006800:	2b08      	cmp	r3, #8
 8006802:	d109      	bne.n	8006818 <HAL_TIM_PWM_Start+0x58>
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800680a:	b2db      	uxtb	r3, r3
 800680c:	2b01      	cmp	r3, #1
 800680e:	bf14      	ite	ne
 8006810:	2301      	movne	r3, #1
 8006812:	2300      	moveq	r3, #0
 8006814:	b2db      	uxtb	r3, r3
 8006816:	e022      	b.n	800685e <HAL_TIM_PWM_Start+0x9e>
 8006818:	683b      	ldr	r3, [r7, #0]
 800681a:	2b0c      	cmp	r3, #12
 800681c:	d109      	bne.n	8006832 <HAL_TIM_PWM_Start+0x72>
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006824:	b2db      	uxtb	r3, r3
 8006826:	2b01      	cmp	r3, #1
 8006828:	bf14      	ite	ne
 800682a:	2301      	movne	r3, #1
 800682c:	2300      	moveq	r3, #0
 800682e:	b2db      	uxtb	r3, r3
 8006830:	e015      	b.n	800685e <HAL_TIM_PWM_Start+0x9e>
 8006832:	683b      	ldr	r3, [r7, #0]
 8006834:	2b10      	cmp	r3, #16
 8006836:	d109      	bne.n	800684c <HAL_TIM_PWM_Start+0x8c>
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800683e:	b2db      	uxtb	r3, r3
 8006840:	2b01      	cmp	r3, #1
 8006842:	bf14      	ite	ne
 8006844:	2301      	movne	r3, #1
 8006846:	2300      	moveq	r3, #0
 8006848:	b2db      	uxtb	r3, r3
 800684a:	e008      	b.n	800685e <HAL_TIM_PWM_Start+0x9e>
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006852:	b2db      	uxtb	r3, r3
 8006854:	2b01      	cmp	r3, #1
 8006856:	bf14      	ite	ne
 8006858:	2301      	movne	r3, #1
 800685a:	2300      	moveq	r3, #0
 800685c:	b2db      	uxtb	r3, r3
 800685e:	2b00      	cmp	r3, #0
 8006860:	d001      	beq.n	8006866 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8006862:	2301      	movs	r3, #1
 8006864:	e088      	b.n	8006978 <HAL_TIM_PWM_Start+0x1b8>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006866:	683b      	ldr	r3, [r7, #0]
 8006868:	2b00      	cmp	r3, #0
 800686a:	d104      	bne.n	8006876 <HAL_TIM_PWM_Start+0xb6>
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	2202      	movs	r2, #2
 8006870:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006874:	e023      	b.n	80068be <HAL_TIM_PWM_Start+0xfe>
 8006876:	683b      	ldr	r3, [r7, #0]
 8006878:	2b04      	cmp	r3, #4
 800687a:	d104      	bne.n	8006886 <HAL_TIM_PWM_Start+0xc6>
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	2202      	movs	r2, #2
 8006880:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006884:	e01b      	b.n	80068be <HAL_TIM_PWM_Start+0xfe>
 8006886:	683b      	ldr	r3, [r7, #0]
 8006888:	2b08      	cmp	r3, #8
 800688a:	d104      	bne.n	8006896 <HAL_TIM_PWM_Start+0xd6>
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	2202      	movs	r2, #2
 8006890:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006894:	e013      	b.n	80068be <HAL_TIM_PWM_Start+0xfe>
 8006896:	683b      	ldr	r3, [r7, #0]
 8006898:	2b0c      	cmp	r3, #12
 800689a:	d104      	bne.n	80068a6 <HAL_TIM_PWM_Start+0xe6>
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	2202      	movs	r2, #2
 80068a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80068a4:	e00b      	b.n	80068be <HAL_TIM_PWM_Start+0xfe>
 80068a6:	683b      	ldr	r3, [r7, #0]
 80068a8:	2b10      	cmp	r3, #16
 80068aa:	d104      	bne.n	80068b6 <HAL_TIM_PWM_Start+0xf6>
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	2202      	movs	r2, #2
 80068b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80068b4:	e003      	b.n	80068be <HAL_TIM_PWM_Start+0xfe>
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	2202      	movs	r2, #2
 80068ba:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	2201      	movs	r2, #1
 80068c4:	6839      	ldr	r1, [r7, #0]
 80068c6:	4618      	mov	r0, r3
 80068c8:	f001 f91e 	bl	8007b08 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	4a2b      	ldr	r2, [pc, #172]	; (8006980 <HAL_TIM_PWM_Start+0x1c0>)
 80068d2:	4293      	cmp	r3, r2
 80068d4:	d00e      	beq.n	80068f4 <HAL_TIM_PWM_Start+0x134>
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	4a2a      	ldr	r2, [pc, #168]	; (8006984 <HAL_TIM_PWM_Start+0x1c4>)
 80068dc:	4293      	cmp	r3, r2
 80068de:	d009      	beq.n	80068f4 <HAL_TIM_PWM_Start+0x134>
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	4a28      	ldr	r2, [pc, #160]	; (8006988 <HAL_TIM_PWM_Start+0x1c8>)
 80068e6:	4293      	cmp	r3, r2
 80068e8:	d004      	beq.n	80068f4 <HAL_TIM_PWM_Start+0x134>
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	4a27      	ldr	r2, [pc, #156]	; (800698c <HAL_TIM_PWM_Start+0x1cc>)
 80068f0:	4293      	cmp	r3, r2
 80068f2:	d101      	bne.n	80068f8 <HAL_TIM_PWM_Start+0x138>
 80068f4:	2301      	movs	r3, #1
 80068f6:	e000      	b.n	80068fa <HAL_TIM_PWM_Start+0x13a>
 80068f8:	2300      	movs	r3, #0
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d007      	beq.n	800690e <HAL_TIM_PWM_Start+0x14e>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800690c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	4a1b      	ldr	r2, [pc, #108]	; (8006980 <HAL_TIM_PWM_Start+0x1c0>)
 8006914:	4293      	cmp	r3, r2
 8006916:	d00e      	beq.n	8006936 <HAL_TIM_PWM_Start+0x176>
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006920:	d009      	beq.n	8006936 <HAL_TIM_PWM_Start+0x176>
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	4a1a      	ldr	r2, [pc, #104]	; (8006990 <HAL_TIM_PWM_Start+0x1d0>)
 8006928:	4293      	cmp	r3, r2
 800692a:	d004      	beq.n	8006936 <HAL_TIM_PWM_Start+0x176>
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	4a14      	ldr	r2, [pc, #80]	; (8006984 <HAL_TIM_PWM_Start+0x1c4>)
 8006932:	4293      	cmp	r3, r2
 8006934:	d115      	bne.n	8006962 <HAL_TIM_PWM_Start+0x1a2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	689a      	ldr	r2, [r3, #8]
 800693c:	4b15      	ldr	r3, [pc, #84]	; (8006994 <HAL_TIM_PWM_Start+0x1d4>)
 800693e:	4013      	ands	r3, r2
 8006940:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	2b06      	cmp	r3, #6
 8006946:	d015      	beq.n	8006974 <HAL_TIM_PWM_Start+0x1b4>
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800694e:	d011      	beq.n	8006974 <HAL_TIM_PWM_Start+0x1b4>
    {
      __HAL_TIM_ENABLE(htim);
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	681a      	ldr	r2, [r3, #0]
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	f042 0201 	orr.w	r2, r2, #1
 800695e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006960:	e008      	b.n	8006974 <HAL_TIM_PWM_Start+0x1b4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	681a      	ldr	r2, [r3, #0]
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	f042 0201 	orr.w	r2, r2, #1
 8006970:	601a      	str	r2, [r3, #0]
 8006972:	e000      	b.n	8006976 <HAL_TIM_PWM_Start+0x1b6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006974:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006976:	2300      	movs	r3, #0
}
 8006978:	4618      	mov	r0, r3
 800697a:	3710      	adds	r7, #16
 800697c:	46bd      	mov	sp, r7
 800697e:	bd80      	pop	{r7, pc}
 8006980:	40012c00 	.word	0x40012c00
 8006984:	40014000 	.word	0x40014000
 8006988:	40014400 	.word	0x40014400
 800698c:	40014800 	.word	0x40014800
 8006990:	40000400 	.word	0x40000400
 8006994:	00010007 	.word	0x00010007

08006998 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8006998:	b580      	push	{r7, lr}
 800699a:	b086      	sub	sp, #24
 800699c:	af00      	add	r7, sp, #0
 800699e:	6078      	str	r0, [r7, #4]
 80069a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d101      	bne.n	80069ac <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80069a8:	2301      	movs	r3, #1
 80069aa:	e097      	b.n	8006adc <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80069b2:	b2db      	uxtb	r3, r3
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d106      	bne.n	80069c6 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	2200      	movs	r2, #0
 80069bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80069c0:	6878      	ldr	r0, [r7, #4]
 80069c2:	f7fc f91f 	bl	8002c04 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	2202      	movs	r2, #2
 80069ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	689b      	ldr	r3, [r3, #8]
 80069d4:	687a      	ldr	r2, [r7, #4]
 80069d6:	6812      	ldr	r2, [r2, #0]
 80069d8:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 80069dc:	f023 0307 	bic.w	r3, r3, #7
 80069e0:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681a      	ldr	r2, [r3, #0]
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	3304      	adds	r3, #4
 80069ea:	4619      	mov	r1, r3
 80069ec:	4610      	mov	r0, r2
 80069ee:	f000 fcd3 	bl	8007398 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	689b      	ldr	r3, [r3, #8]
 80069f8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	699b      	ldr	r3, [r3, #24]
 8006a00:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	6a1b      	ldr	r3, [r3, #32]
 8006a08:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8006a0a:	683b      	ldr	r3, [r7, #0]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	697a      	ldr	r2, [r7, #20]
 8006a10:	4313      	orrs	r3, r2
 8006a12:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8006a14:	693b      	ldr	r3, [r7, #16]
 8006a16:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006a1a:	f023 0303 	bic.w	r3, r3, #3
 8006a1e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006a20:	683b      	ldr	r3, [r7, #0]
 8006a22:	689a      	ldr	r2, [r3, #8]
 8006a24:	683b      	ldr	r3, [r7, #0]
 8006a26:	699b      	ldr	r3, [r3, #24]
 8006a28:	021b      	lsls	r3, r3, #8
 8006a2a:	4313      	orrs	r3, r2
 8006a2c:	693a      	ldr	r2, [r7, #16]
 8006a2e:	4313      	orrs	r3, r2
 8006a30:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8006a32:	693b      	ldr	r3, [r7, #16]
 8006a34:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8006a38:	f023 030c 	bic.w	r3, r3, #12
 8006a3c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8006a3e:	693b      	ldr	r3, [r7, #16]
 8006a40:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006a44:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006a48:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8006a4a:	683b      	ldr	r3, [r7, #0]
 8006a4c:	68da      	ldr	r2, [r3, #12]
 8006a4e:	683b      	ldr	r3, [r7, #0]
 8006a50:	69db      	ldr	r3, [r3, #28]
 8006a52:	021b      	lsls	r3, r3, #8
 8006a54:	4313      	orrs	r3, r2
 8006a56:	693a      	ldr	r2, [r7, #16]
 8006a58:	4313      	orrs	r3, r2
 8006a5a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006a5c:	683b      	ldr	r3, [r7, #0]
 8006a5e:	691b      	ldr	r3, [r3, #16]
 8006a60:	011a      	lsls	r2, r3, #4
 8006a62:	683b      	ldr	r3, [r7, #0]
 8006a64:	6a1b      	ldr	r3, [r3, #32]
 8006a66:	031b      	lsls	r3, r3, #12
 8006a68:	4313      	orrs	r3, r2
 8006a6a:	693a      	ldr	r2, [r7, #16]
 8006a6c:	4313      	orrs	r3, r2
 8006a6e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8006a76:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8006a7e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006a80:	683b      	ldr	r3, [r7, #0]
 8006a82:	685a      	ldr	r2, [r3, #4]
 8006a84:	683b      	ldr	r3, [r7, #0]
 8006a86:	695b      	ldr	r3, [r3, #20]
 8006a88:	011b      	lsls	r3, r3, #4
 8006a8a:	4313      	orrs	r3, r2
 8006a8c:	68fa      	ldr	r2, [r7, #12]
 8006a8e:	4313      	orrs	r3, r2
 8006a90:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	697a      	ldr	r2, [r7, #20]
 8006a98:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	693a      	ldr	r2, [r7, #16]
 8006aa0:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	68fa      	ldr	r2, [r7, #12]
 8006aa8:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	2201      	movs	r2, #1
 8006aae:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	2201      	movs	r2, #1
 8006ab6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	2201      	movs	r2, #1
 8006abe:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	2201      	movs	r2, #1
 8006ac6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	2201      	movs	r2, #1
 8006ace:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	2201      	movs	r2, #1
 8006ad6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006ada:	2300      	movs	r3, #0
}
 8006adc:	4618      	mov	r0, r3
 8006ade:	3718      	adds	r7, #24
 8006ae0:	46bd      	mov	sp, r7
 8006ae2:	bd80      	pop	{r7, pc}

08006ae4 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006ae4:	b580      	push	{r7, lr}
 8006ae6:	b084      	sub	sp, #16
 8006ae8:	af00      	add	r7, sp, #0
 8006aea:	6078      	str	r0, [r7, #4]
 8006aec:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006af4:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006afc:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006b04:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006b0c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8006b0e:	683b      	ldr	r3, [r7, #0]
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d110      	bne.n	8006b36 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006b14:	7bfb      	ldrb	r3, [r7, #15]
 8006b16:	2b01      	cmp	r3, #1
 8006b18:	d102      	bne.n	8006b20 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8006b1a:	7b7b      	ldrb	r3, [r7, #13]
 8006b1c:	2b01      	cmp	r3, #1
 8006b1e:	d001      	beq.n	8006b24 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8006b20:	2301      	movs	r3, #1
 8006b22:	e069      	b.n	8006bf8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	2202      	movs	r2, #2
 8006b28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	2202      	movs	r2, #2
 8006b30:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006b34:	e031      	b.n	8006b9a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8006b36:	683b      	ldr	r3, [r7, #0]
 8006b38:	2b04      	cmp	r3, #4
 8006b3a:	d110      	bne.n	8006b5e <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006b3c:	7bbb      	ldrb	r3, [r7, #14]
 8006b3e:	2b01      	cmp	r3, #1
 8006b40:	d102      	bne.n	8006b48 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006b42:	7b3b      	ldrb	r3, [r7, #12]
 8006b44:	2b01      	cmp	r3, #1
 8006b46:	d001      	beq.n	8006b4c <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8006b48:	2301      	movs	r3, #1
 8006b4a:	e055      	b.n	8006bf8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	2202      	movs	r2, #2
 8006b50:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	2202      	movs	r2, #2
 8006b58:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006b5c:	e01d      	b.n	8006b9a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006b5e:	7bfb      	ldrb	r3, [r7, #15]
 8006b60:	2b01      	cmp	r3, #1
 8006b62:	d108      	bne.n	8006b76 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006b64:	7bbb      	ldrb	r3, [r7, #14]
 8006b66:	2b01      	cmp	r3, #1
 8006b68:	d105      	bne.n	8006b76 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006b6a:	7b7b      	ldrb	r3, [r7, #13]
 8006b6c:	2b01      	cmp	r3, #1
 8006b6e:	d102      	bne.n	8006b76 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006b70:	7b3b      	ldrb	r3, [r7, #12]
 8006b72:	2b01      	cmp	r3, #1
 8006b74:	d001      	beq.n	8006b7a <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8006b76:	2301      	movs	r3, #1
 8006b78:	e03e      	b.n	8006bf8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	2202      	movs	r2, #2
 8006b7e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	2202      	movs	r2, #2
 8006b86:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	2202      	movs	r2, #2
 8006b8e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	2202      	movs	r2, #2
 8006b96:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8006b9a:	683b      	ldr	r3, [r7, #0]
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d003      	beq.n	8006ba8 <HAL_TIM_Encoder_Start+0xc4>
 8006ba0:	683b      	ldr	r3, [r7, #0]
 8006ba2:	2b04      	cmp	r3, #4
 8006ba4:	d008      	beq.n	8006bb8 <HAL_TIM_Encoder_Start+0xd4>
 8006ba6:	e00f      	b.n	8006bc8 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	2201      	movs	r2, #1
 8006bae:	2100      	movs	r1, #0
 8006bb0:	4618      	mov	r0, r3
 8006bb2:	f000 ffa9 	bl	8007b08 <TIM_CCxChannelCmd>
      break;
 8006bb6:	e016      	b.n	8006be6 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	2201      	movs	r2, #1
 8006bbe:	2104      	movs	r1, #4
 8006bc0:	4618      	mov	r0, r3
 8006bc2:	f000 ffa1 	bl	8007b08 <TIM_CCxChannelCmd>
      break;
 8006bc6:	e00e      	b.n	8006be6 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	2201      	movs	r2, #1
 8006bce:	2100      	movs	r1, #0
 8006bd0:	4618      	mov	r0, r3
 8006bd2:	f000 ff99 	bl	8007b08 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	2201      	movs	r2, #1
 8006bdc:	2104      	movs	r1, #4
 8006bde:	4618      	mov	r0, r3
 8006be0:	f000 ff92 	bl	8007b08 <TIM_CCxChannelCmd>
      break;
 8006be4:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	681a      	ldr	r2, [r3, #0]
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	f042 0201 	orr.w	r2, r2, #1
 8006bf4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006bf6:	2300      	movs	r3, #0
}
 8006bf8:	4618      	mov	r0, r3
 8006bfa:	3710      	adds	r7, #16
 8006bfc:	46bd      	mov	sp, r7
 8006bfe:	bd80      	pop	{r7, pc}

08006c00 <HAL_TIM_Encoder_Stop>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006c00:	b580      	push	{r7, lr}
 8006c02:	b082      	sub	sp, #8
 8006c04:	af00      	add	r7, sp, #0
 8006c06:	6078      	str	r0, [r7, #4]
 8006c08:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Disable the Input Capture channels 1 and 2
    (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) */
  switch (Channel)
 8006c0a:	683b      	ldr	r3, [r7, #0]
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d003      	beq.n	8006c18 <HAL_TIM_Encoder_Stop+0x18>
 8006c10:	683b      	ldr	r3, [r7, #0]
 8006c12:	2b04      	cmp	r3, #4
 8006c14:	d008      	beq.n	8006c28 <HAL_TIM_Encoder_Stop+0x28>
 8006c16:	e00f      	b.n	8006c38 <HAL_TIM_Encoder_Stop+0x38>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	2200      	movs	r2, #0
 8006c1e:	2100      	movs	r1, #0
 8006c20:	4618      	mov	r0, r3
 8006c22:	f000 ff71 	bl	8007b08 <TIM_CCxChannelCmd>
      break;
 8006c26:	e016      	b.n	8006c56 <HAL_TIM_Encoder_Stop+0x56>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	2200      	movs	r2, #0
 8006c2e:	2104      	movs	r1, #4
 8006c30:	4618      	mov	r0, r3
 8006c32:	f000 ff69 	bl	8007b08 <TIM_CCxChannelCmd>
      break;
 8006c36:	e00e      	b.n	8006c56 <HAL_TIM_Encoder_Stop+0x56>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	2200      	movs	r2, #0
 8006c3e:	2100      	movs	r1, #0
 8006c40:	4618      	mov	r0, r3
 8006c42:	f000 ff61 	bl	8007b08 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	2200      	movs	r2, #0
 8006c4c:	2104      	movs	r1, #4
 8006c4e:	4618      	mov	r0, r3
 8006c50:	f000 ff5a 	bl	8007b08 <TIM_CCxChannelCmd>
      break;
 8006c54:	bf00      	nop
    }
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	6a1a      	ldr	r2, [r3, #32]
 8006c5c:	f241 1311 	movw	r3, #4369	; 0x1111
 8006c60:	4013      	ands	r3, r2
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d10f      	bne.n	8006c86 <HAL_TIM_Encoder_Stop+0x86>
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	6a1a      	ldr	r2, [r3, #32]
 8006c6c:	f240 4344 	movw	r3, #1092	; 0x444
 8006c70:	4013      	ands	r3, r2
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d107      	bne.n	8006c86 <HAL_TIM_Encoder_Stop+0x86>
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	681a      	ldr	r2, [r3, #0]
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	f022 0201 	bic.w	r2, r2, #1
 8006c84:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel(s) state */
  if ((Channel == TIM_CHANNEL_1) || (Channel == TIM_CHANNEL_2))
 8006c86:	683b      	ldr	r3, [r7, #0]
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d002      	beq.n	8006c92 <HAL_TIM_Encoder_Stop+0x92>
 8006c8c:	683b      	ldr	r3, [r7, #0]
 8006c8e:	2b04      	cmp	r3, #4
 8006c90:	d148      	bne.n	8006d24 <HAL_TIM_Encoder_Stop+0x124>
  {
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006c92:	683b      	ldr	r3, [r7, #0]
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d104      	bne.n	8006ca2 <HAL_TIM_Encoder_Stop+0xa2>
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	2201      	movs	r2, #1
 8006c9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006ca0:	e023      	b.n	8006cea <HAL_TIM_Encoder_Stop+0xea>
 8006ca2:	683b      	ldr	r3, [r7, #0]
 8006ca4:	2b04      	cmp	r3, #4
 8006ca6:	d104      	bne.n	8006cb2 <HAL_TIM_Encoder_Stop+0xb2>
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	2201      	movs	r2, #1
 8006cac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006cb0:	e01b      	b.n	8006cea <HAL_TIM_Encoder_Stop+0xea>
 8006cb2:	683b      	ldr	r3, [r7, #0]
 8006cb4:	2b08      	cmp	r3, #8
 8006cb6:	d104      	bne.n	8006cc2 <HAL_TIM_Encoder_Stop+0xc2>
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	2201      	movs	r2, #1
 8006cbc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006cc0:	e013      	b.n	8006cea <HAL_TIM_Encoder_Stop+0xea>
 8006cc2:	683b      	ldr	r3, [r7, #0]
 8006cc4:	2b0c      	cmp	r3, #12
 8006cc6:	d104      	bne.n	8006cd2 <HAL_TIM_Encoder_Stop+0xd2>
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	2201      	movs	r2, #1
 8006ccc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006cd0:	e00b      	b.n	8006cea <HAL_TIM_Encoder_Stop+0xea>
 8006cd2:	683b      	ldr	r3, [r7, #0]
 8006cd4:	2b10      	cmp	r3, #16
 8006cd6:	d104      	bne.n	8006ce2 <HAL_TIM_Encoder_Stop+0xe2>
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	2201      	movs	r2, #1
 8006cdc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006ce0:	e003      	b.n	8006cea <HAL_TIM_Encoder_Stop+0xea>
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	2201      	movs	r2, #1
 8006ce6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006cea:	683b      	ldr	r3, [r7, #0]
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d104      	bne.n	8006cfa <HAL_TIM_Encoder_Stop+0xfa>
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	2201      	movs	r2, #1
 8006cf4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006cf8:	e024      	b.n	8006d44 <HAL_TIM_Encoder_Stop+0x144>
 8006cfa:	683b      	ldr	r3, [r7, #0]
 8006cfc:	2b04      	cmp	r3, #4
 8006cfe:	d104      	bne.n	8006d0a <HAL_TIM_Encoder_Stop+0x10a>
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	2201      	movs	r2, #1
 8006d04:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006d08:	e01c      	b.n	8006d44 <HAL_TIM_Encoder_Stop+0x144>
 8006d0a:	683b      	ldr	r3, [r7, #0]
 8006d0c:	2b08      	cmp	r3, #8
 8006d0e:	d104      	bne.n	8006d1a <HAL_TIM_Encoder_Stop+0x11a>
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	2201      	movs	r2, #1
 8006d14:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006d18:	e014      	b.n	8006d44 <HAL_TIM_Encoder_Stop+0x144>
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	2201      	movs	r2, #1
 8006d1e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
 8006d22:	e00f      	b.n	8006d44 <HAL_TIM_Encoder_Stop+0x144>
  }
  else
  {
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	2201      	movs	r2, #1
 8006d28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	2201      	movs	r2, #1
 8006d30:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	2201      	movs	r2, #1
 8006d38:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	2201      	movs	r2, #1
 8006d40:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }

  /* Return function status */
  return HAL_OK;
 8006d44:	2300      	movs	r3, #0
}
 8006d46:	4618      	mov	r0, r3
 8006d48:	3708      	adds	r7, #8
 8006d4a:	46bd      	mov	sp, r7
 8006d4c:	bd80      	pop	{r7, pc}

08006d4e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006d4e:	b580      	push	{r7, lr}
 8006d50:	b082      	sub	sp, #8
 8006d52:	af00      	add	r7, sp, #0
 8006d54:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	691b      	ldr	r3, [r3, #16]
 8006d5c:	f003 0302 	and.w	r3, r3, #2
 8006d60:	2b02      	cmp	r3, #2
 8006d62:	d122      	bne.n	8006daa <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	68db      	ldr	r3, [r3, #12]
 8006d6a:	f003 0302 	and.w	r3, r3, #2
 8006d6e:	2b02      	cmp	r3, #2
 8006d70:	d11b      	bne.n	8006daa <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	f06f 0202 	mvn.w	r2, #2
 8006d7a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	2201      	movs	r2, #1
 8006d80:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	699b      	ldr	r3, [r3, #24]
 8006d88:	f003 0303 	and.w	r3, r3, #3
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d003      	beq.n	8006d98 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006d90:	6878      	ldr	r0, [r7, #4]
 8006d92:	f000 fae2 	bl	800735a <HAL_TIM_IC_CaptureCallback>
 8006d96:	e005      	b.n	8006da4 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006d98:	6878      	ldr	r0, [r7, #4]
 8006d9a:	f000 fad4 	bl	8007346 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006d9e:	6878      	ldr	r0, [r7, #4]
 8006da0:	f000 fae5 	bl	800736e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	2200      	movs	r2, #0
 8006da8:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	691b      	ldr	r3, [r3, #16]
 8006db0:	f003 0304 	and.w	r3, r3, #4
 8006db4:	2b04      	cmp	r3, #4
 8006db6:	d122      	bne.n	8006dfe <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	68db      	ldr	r3, [r3, #12]
 8006dbe:	f003 0304 	and.w	r3, r3, #4
 8006dc2:	2b04      	cmp	r3, #4
 8006dc4:	d11b      	bne.n	8006dfe <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	f06f 0204 	mvn.w	r2, #4
 8006dce:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	2202      	movs	r2, #2
 8006dd4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	699b      	ldr	r3, [r3, #24]
 8006ddc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d003      	beq.n	8006dec <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006de4:	6878      	ldr	r0, [r7, #4]
 8006de6:	f000 fab8 	bl	800735a <HAL_TIM_IC_CaptureCallback>
 8006dea:	e005      	b.n	8006df8 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006dec:	6878      	ldr	r0, [r7, #4]
 8006dee:	f000 faaa 	bl	8007346 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006df2:	6878      	ldr	r0, [r7, #4]
 8006df4:	f000 fabb 	bl	800736e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	2200      	movs	r2, #0
 8006dfc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	691b      	ldr	r3, [r3, #16]
 8006e04:	f003 0308 	and.w	r3, r3, #8
 8006e08:	2b08      	cmp	r3, #8
 8006e0a:	d122      	bne.n	8006e52 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	68db      	ldr	r3, [r3, #12]
 8006e12:	f003 0308 	and.w	r3, r3, #8
 8006e16:	2b08      	cmp	r3, #8
 8006e18:	d11b      	bne.n	8006e52 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	f06f 0208 	mvn.w	r2, #8
 8006e22:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	2204      	movs	r2, #4
 8006e28:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	69db      	ldr	r3, [r3, #28]
 8006e30:	f003 0303 	and.w	r3, r3, #3
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d003      	beq.n	8006e40 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006e38:	6878      	ldr	r0, [r7, #4]
 8006e3a:	f000 fa8e 	bl	800735a <HAL_TIM_IC_CaptureCallback>
 8006e3e:	e005      	b.n	8006e4c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006e40:	6878      	ldr	r0, [r7, #4]
 8006e42:	f000 fa80 	bl	8007346 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006e46:	6878      	ldr	r0, [r7, #4]
 8006e48:	f000 fa91 	bl	800736e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	2200      	movs	r2, #0
 8006e50:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	691b      	ldr	r3, [r3, #16]
 8006e58:	f003 0310 	and.w	r3, r3, #16
 8006e5c:	2b10      	cmp	r3, #16
 8006e5e:	d122      	bne.n	8006ea6 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	68db      	ldr	r3, [r3, #12]
 8006e66:	f003 0310 	and.w	r3, r3, #16
 8006e6a:	2b10      	cmp	r3, #16
 8006e6c:	d11b      	bne.n	8006ea6 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	f06f 0210 	mvn.w	r2, #16
 8006e76:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	2208      	movs	r2, #8
 8006e7c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	69db      	ldr	r3, [r3, #28]
 8006e84:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d003      	beq.n	8006e94 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006e8c:	6878      	ldr	r0, [r7, #4]
 8006e8e:	f000 fa64 	bl	800735a <HAL_TIM_IC_CaptureCallback>
 8006e92:	e005      	b.n	8006ea0 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006e94:	6878      	ldr	r0, [r7, #4]
 8006e96:	f000 fa56 	bl	8007346 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006e9a:	6878      	ldr	r0, [r7, #4]
 8006e9c:	f000 fa67 	bl	800736e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	2200      	movs	r2, #0
 8006ea4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	691b      	ldr	r3, [r3, #16]
 8006eac:	f003 0301 	and.w	r3, r3, #1
 8006eb0:	2b01      	cmp	r3, #1
 8006eb2:	d10e      	bne.n	8006ed2 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	68db      	ldr	r3, [r3, #12]
 8006eba:	f003 0301 	and.w	r3, r3, #1
 8006ebe:	2b01      	cmp	r3, #1
 8006ec0:	d107      	bne.n	8006ed2 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	f06f 0201 	mvn.w	r2, #1
 8006eca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006ecc:	6878      	ldr	r0, [r7, #4]
 8006ece:	f7fa ff5b 	bl	8001d88 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	691b      	ldr	r3, [r3, #16]
 8006ed8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006edc:	2b80      	cmp	r3, #128	; 0x80
 8006ede:	d10e      	bne.n	8006efe <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	68db      	ldr	r3, [r3, #12]
 8006ee6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006eea:	2b80      	cmp	r3, #128	; 0x80
 8006eec:	d107      	bne.n	8006efe <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006ef6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006ef8:	6878      	ldr	r0, [r7, #4]
 8006efa:	f000 fea3 	bl	8007c44 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	691b      	ldr	r3, [r3, #16]
 8006f04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f08:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006f0c:	d10e      	bne.n	8006f2c <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	68db      	ldr	r3, [r3, #12]
 8006f14:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f18:	2b80      	cmp	r3, #128	; 0x80
 8006f1a:	d107      	bne.n	8006f2c <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006f24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006f26:	6878      	ldr	r0, [r7, #4]
 8006f28:	f000 fe96 	bl	8007c58 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	691b      	ldr	r3, [r3, #16]
 8006f32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f36:	2b40      	cmp	r3, #64	; 0x40
 8006f38:	d10e      	bne.n	8006f58 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	68db      	ldr	r3, [r3, #12]
 8006f40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f44:	2b40      	cmp	r3, #64	; 0x40
 8006f46:	d107      	bne.n	8006f58 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006f50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006f52:	6878      	ldr	r0, [r7, #4]
 8006f54:	f000 fa15 	bl	8007382 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	691b      	ldr	r3, [r3, #16]
 8006f5e:	f003 0320 	and.w	r3, r3, #32
 8006f62:	2b20      	cmp	r3, #32
 8006f64:	d10e      	bne.n	8006f84 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	68db      	ldr	r3, [r3, #12]
 8006f6c:	f003 0320 	and.w	r3, r3, #32
 8006f70:	2b20      	cmp	r3, #32
 8006f72:	d107      	bne.n	8006f84 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	f06f 0220 	mvn.w	r2, #32
 8006f7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006f7e:	6878      	ldr	r0, [r7, #4]
 8006f80:	f000 fe56 	bl	8007c30 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006f84:	bf00      	nop
 8006f86:	3708      	adds	r7, #8
 8006f88:	46bd      	mov	sp, r7
 8006f8a:	bd80      	pop	{r7, pc}

08006f8c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006f8c:	b580      	push	{r7, lr}
 8006f8e:	b086      	sub	sp, #24
 8006f90:	af00      	add	r7, sp, #0
 8006f92:	60f8      	str	r0, [r7, #12]
 8006f94:	60b9      	str	r1, [r7, #8]
 8006f96:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006f98:	2300      	movs	r3, #0
 8006f9a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006fa2:	2b01      	cmp	r3, #1
 8006fa4:	d101      	bne.n	8006faa <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006fa6:	2302      	movs	r3, #2
 8006fa8:	e0ff      	b.n	80071aa <HAL_TIM_PWM_ConfigChannel+0x21e>
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	2201      	movs	r2, #1
 8006fae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	2b14      	cmp	r3, #20
 8006fb6:	f200 80f0 	bhi.w	800719a <HAL_TIM_PWM_ConfigChannel+0x20e>
 8006fba:	a201      	add	r2, pc, #4	; (adr r2, 8006fc0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006fbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fc0:	08007015 	.word	0x08007015
 8006fc4:	0800719b 	.word	0x0800719b
 8006fc8:	0800719b 	.word	0x0800719b
 8006fcc:	0800719b 	.word	0x0800719b
 8006fd0:	08007055 	.word	0x08007055
 8006fd4:	0800719b 	.word	0x0800719b
 8006fd8:	0800719b 	.word	0x0800719b
 8006fdc:	0800719b 	.word	0x0800719b
 8006fe0:	08007097 	.word	0x08007097
 8006fe4:	0800719b 	.word	0x0800719b
 8006fe8:	0800719b 	.word	0x0800719b
 8006fec:	0800719b 	.word	0x0800719b
 8006ff0:	080070d7 	.word	0x080070d7
 8006ff4:	0800719b 	.word	0x0800719b
 8006ff8:	0800719b 	.word	0x0800719b
 8006ffc:	0800719b 	.word	0x0800719b
 8007000:	08007119 	.word	0x08007119
 8007004:	0800719b 	.word	0x0800719b
 8007008:	0800719b 	.word	0x0800719b
 800700c:	0800719b 	.word	0x0800719b
 8007010:	08007159 	.word	0x08007159
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	68b9      	ldr	r1, [r7, #8]
 800701a:	4618      	mov	r0, r3
 800701c:	f000 fa34 	bl	8007488 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	699a      	ldr	r2, [r3, #24]
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	f042 0208 	orr.w	r2, r2, #8
 800702e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	699a      	ldr	r2, [r3, #24]
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	f022 0204 	bic.w	r2, r2, #4
 800703e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	6999      	ldr	r1, [r3, #24]
 8007046:	68bb      	ldr	r3, [r7, #8]
 8007048:	691a      	ldr	r2, [r3, #16]
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	430a      	orrs	r2, r1
 8007050:	619a      	str	r2, [r3, #24]
      break;
 8007052:	e0a5      	b.n	80071a0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	68b9      	ldr	r1, [r7, #8]
 800705a:	4618      	mov	r0, r3
 800705c:	f000 fa9a 	bl	8007594 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	699a      	ldr	r2, [r3, #24]
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800706e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	699a      	ldr	r2, [r3, #24]
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800707e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	6999      	ldr	r1, [r3, #24]
 8007086:	68bb      	ldr	r3, [r7, #8]
 8007088:	691b      	ldr	r3, [r3, #16]
 800708a:	021a      	lsls	r2, r3, #8
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	430a      	orrs	r2, r1
 8007092:	619a      	str	r2, [r3, #24]
      break;
 8007094:	e084      	b.n	80071a0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	68b9      	ldr	r1, [r7, #8]
 800709c:	4618      	mov	r0, r3
 800709e:	f000 faf9 	bl	8007694 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	69da      	ldr	r2, [r3, #28]
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	f042 0208 	orr.w	r2, r2, #8
 80070b0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	69da      	ldr	r2, [r3, #28]
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	f022 0204 	bic.w	r2, r2, #4
 80070c0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	69d9      	ldr	r1, [r3, #28]
 80070c8:	68bb      	ldr	r3, [r7, #8]
 80070ca:	691a      	ldr	r2, [r3, #16]
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	430a      	orrs	r2, r1
 80070d2:	61da      	str	r2, [r3, #28]
      break;
 80070d4:	e064      	b.n	80071a0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	68b9      	ldr	r1, [r7, #8]
 80070dc:	4618      	mov	r0, r3
 80070de:	f000 fb57 	bl	8007790 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	69da      	ldr	r2, [r3, #28]
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80070f0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	69da      	ldr	r2, [r3, #28]
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007100:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	69d9      	ldr	r1, [r3, #28]
 8007108:	68bb      	ldr	r3, [r7, #8]
 800710a:	691b      	ldr	r3, [r3, #16]
 800710c:	021a      	lsls	r2, r3, #8
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	430a      	orrs	r2, r1
 8007114:	61da      	str	r2, [r3, #28]
      break;
 8007116:	e043      	b.n	80071a0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	68b9      	ldr	r1, [r7, #8]
 800711e:	4618      	mov	r0, r3
 8007120:	f000 fb9a 	bl	8007858 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	f042 0208 	orr.w	r2, r2, #8
 8007132:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	f022 0204 	bic.w	r2, r2, #4
 8007142:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800714a:	68bb      	ldr	r3, [r7, #8]
 800714c:	691a      	ldr	r2, [r3, #16]
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	430a      	orrs	r2, r1
 8007154:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8007156:	e023      	b.n	80071a0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	68b9      	ldr	r1, [r7, #8]
 800715e:	4618      	mov	r0, r3
 8007160:	f000 fbd8 	bl	8007914 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007172:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007182:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800718a:	68bb      	ldr	r3, [r7, #8]
 800718c:	691b      	ldr	r3, [r3, #16]
 800718e:	021a      	lsls	r2, r3, #8
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	430a      	orrs	r2, r1
 8007196:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8007198:	e002      	b.n	80071a0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 800719a:	2301      	movs	r3, #1
 800719c:	75fb      	strb	r3, [r7, #23]
      break;
 800719e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	2200      	movs	r2, #0
 80071a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80071a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80071aa:	4618      	mov	r0, r3
 80071ac:	3718      	adds	r7, #24
 80071ae:	46bd      	mov	sp, r7
 80071b0:	bd80      	pop	{r7, pc}
 80071b2:	bf00      	nop

080071b4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80071b4:	b580      	push	{r7, lr}
 80071b6:	b084      	sub	sp, #16
 80071b8:	af00      	add	r7, sp, #0
 80071ba:	6078      	str	r0, [r7, #4]
 80071bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80071be:	2300      	movs	r3, #0
 80071c0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80071c8:	2b01      	cmp	r3, #1
 80071ca:	d101      	bne.n	80071d0 <HAL_TIM_ConfigClockSource+0x1c>
 80071cc:	2302      	movs	r3, #2
 80071ce:	e0b6      	b.n	800733e <HAL_TIM_ConfigClockSource+0x18a>
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	2201      	movs	r2, #1
 80071d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	2202      	movs	r2, #2
 80071dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	689b      	ldr	r3, [r3, #8]
 80071e6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80071e8:	68bb      	ldr	r3, [r7, #8]
 80071ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80071ee:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80071f2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80071f4:	68bb      	ldr	r3, [r7, #8]
 80071f6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80071fa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	68ba      	ldr	r2, [r7, #8]
 8007202:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007204:	683b      	ldr	r3, [r7, #0]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800720c:	d03e      	beq.n	800728c <HAL_TIM_ConfigClockSource+0xd8>
 800720e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007212:	f200 8087 	bhi.w	8007324 <HAL_TIM_ConfigClockSource+0x170>
 8007216:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800721a:	f000 8086 	beq.w	800732a <HAL_TIM_ConfigClockSource+0x176>
 800721e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007222:	d87f      	bhi.n	8007324 <HAL_TIM_ConfigClockSource+0x170>
 8007224:	2b70      	cmp	r3, #112	; 0x70
 8007226:	d01a      	beq.n	800725e <HAL_TIM_ConfigClockSource+0xaa>
 8007228:	2b70      	cmp	r3, #112	; 0x70
 800722a:	d87b      	bhi.n	8007324 <HAL_TIM_ConfigClockSource+0x170>
 800722c:	2b60      	cmp	r3, #96	; 0x60
 800722e:	d050      	beq.n	80072d2 <HAL_TIM_ConfigClockSource+0x11e>
 8007230:	2b60      	cmp	r3, #96	; 0x60
 8007232:	d877      	bhi.n	8007324 <HAL_TIM_ConfigClockSource+0x170>
 8007234:	2b50      	cmp	r3, #80	; 0x50
 8007236:	d03c      	beq.n	80072b2 <HAL_TIM_ConfigClockSource+0xfe>
 8007238:	2b50      	cmp	r3, #80	; 0x50
 800723a:	d873      	bhi.n	8007324 <HAL_TIM_ConfigClockSource+0x170>
 800723c:	2b40      	cmp	r3, #64	; 0x40
 800723e:	d058      	beq.n	80072f2 <HAL_TIM_ConfigClockSource+0x13e>
 8007240:	2b40      	cmp	r3, #64	; 0x40
 8007242:	d86f      	bhi.n	8007324 <HAL_TIM_ConfigClockSource+0x170>
 8007244:	2b30      	cmp	r3, #48	; 0x30
 8007246:	d064      	beq.n	8007312 <HAL_TIM_ConfigClockSource+0x15e>
 8007248:	2b30      	cmp	r3, #48	; 0x30
 800724a:	d86b      	bhi.n	8007324 <HAL_TIM_ConfigClockSource+0x170>
 800724c:	2b20      	cmp	r3, #32
 800724e:	d060      	beq.n	8007312 <HAL_TIM_ConfigClockSource+0x15e>
 8007250:	2b20      	cmp	r3, #32
 8007252:	d867      	bhi.n	8007324 <HAL_TIM_ConfigClockSource+0x170>
 8007254:	2b00      	cmp	r3, #0
 8007256:	d05c      	beq.n	8007312 <HAL_TIM_ConfigClockSource+0x15e>
 8007258:	2b10      	cmp	r3, #16
 800725a:	d05a      	beq.n	8007312 <HAL_TIM_ConfigClockSource+0x15e>
 800725c:	e062      	b.n	8007324 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	6818      	ldr	r0, [r3, #0]
 8007262:	683b      	ldr	r3, [r7, #0]
 8007264:	6899      	ldr	r1, [r3, #8]
 8007266:	683b      	ldr	r3, [r7, #0]
 8007268:	685a      	ldr	r2, [r3, #4]
 800726a:	683b      	ldr	r3, [r7, #0]
 800726c:	68db      	ldr	r3, [r3, #12]
 800726e:	f000 fc2b 	bl	8007ac8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	689b      	ldr	r3, [r3, #8]
 8007278:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800727a:	68bb      	ldr	r3, [r7, #8]
 800727c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007280:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	68ba      	ldr	r2, [r7, #8]
 8007288:	609a      	str	r2, [r3, #8]
      break;
 800728a:	e04f      	b.n	800732c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	6818      	ldr	r0, [r3, #0]
 8007290:	683b      	ldr	r3, [r7, #0]
 8007292:	6899      	ldr	r1, [r3, #8]
 8007294:	683b      	ldr	r3, [r7, #0]
 8007296:	685a      	ldr	r2, [r3, #4]
 8007298:	683b      	ldr	r3, [r7, #0]
 800729a:	68db      	ldr	r3, [r3, #12]
 800729c:	f000 fc14 	bl	8007ac8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	689a      	ldr	r2, [r3, #8]
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80072ae:	609a      	str	r2, [r3, #8]
      break;
 80072b0:	e03c      	b.n	800732c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	6818      	ldr	r0, [r3, #0]
 80072b6:	683b      	ldr	r3, [r7, #0]
 80072b8:	6859      	ldr	r1, [r3, #4]
 80072ba:	683b      	ldr	r3, [r7, #0]
 80072bc:	68db      	ldr	r3, [r3, #12]
 80072be:	461a      	mov	r2, r3
 80072c0:	f000 fb88 	bl	80079d4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	2150      	movs	r1, #80	; 0x50
 80072ca:	4618      	mov	r0, r3
 80072cc:	f000 fbe1 	bl	8007a92 <TIM_ITRx_SetConfig>
      break;
 80072d0:	e02c      	b.n	800732c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	6818      	ldr	r0, [r3, #0]
 80072d6:	683b      	ldr	r3, [r7, #0]
 80072d8:	6859      	ldr	r1, [r3, #4]
 80072da:	683b      	ldr	r3, [r7, #0]
 80072dc:	68db      	ldr	r3, [r3, #12]
 80072de:	461a      	mov	r2, r3
 80072e0:	f000 fba7 	bl	8007a32 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	2160      	movs	r1, #96	; 0x60
 80072ea:	4618      	mov	r0, r3
 80072ec:	f000 fbd1 	bl	8007a92 <TIM_ITRx_SetConfig>
      break;
 80072f0:	e01c      	b.n	800732c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	6818      	ldr	r0, [r3, #0]
 80072f6:	683b      	ldr	r3, [r7, #0]
 80072f8:	6859      	ldr	r1, [r3, #4]
 80072fa:	683b      	ldr	r3, [r7, #0]
 80072fc:	68db      	ldr	r3, [r3, #12]
 80072fe:	461a      	mov	r2, r3
 8007300:	f000 fb68 	bl	80079d4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	2140      	movs	r1, #64	; 0x40
 800730a:	4618      	mov	r0, r3
 800730c:	f000 fbc1 	bl	8007a92 <TIM_ITRx_SetConfig>
      break;
 8007310:	e00c      	b.n	800732c <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681a      	ldr	r2, [r3, #0]
 8007316:	683b      	ldr	r3, [r7, #0]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	4619      	mov	r1, r3
 800731c:	4610      	mov	r0, r2
 800731e:	f000 fbb8 	bl	8007a92 <TIM_ITRx_SetConfig>
      break;
 8007322:	e003      	b.n	800732c <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8007324:	2301      	movs	r3, #1
 8007326:	73fb      	strb	r3, [r7, #15]
      break;
 8007328:	e000      	b.n	800732c <HAL_TIM_ConfigClockSource+0x178>
      break;
 800732a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	2201      	movs	r2, #1
 8007330:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	2200      	movs	r2, #0
 8007338:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800733c:	7bfb      	ldrb	r3, [r7, #15]
}
 800733e:	4618      	mov	r0, r3
 8007340:	3710      	adds	r7, #16
 8007342:	46bd      	mov	sp, r7
 8007344:	bd80      	pop	{r7, pc}

08007346 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007346:	b480      	push	{r7}
 8007348:	b083      	sub	sp, #12
 800734a:	af00      	add	r7, sp, #0
 800734c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800734e:	bf00      	nop
 8007350:	370c      	adds	r7, #12
 8007352:	46bd      	mov	sp, r7
 8007354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007358:	4770      	bx	lr

0800735a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800735a:	b480      	push	{r7}
 800735c:	b083      	sub	sp, #12
 800735e:	af00      	add	r7, sp, #0
 8007360:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007362:	bf00      	nop
 8007364:	370c      	adds	r7, #12
 8007366:	46bd      	mov	sp, r7
 8007368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800736c:	4770      	bx	lr

0800736e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800736e:	b480      	push	{r7}
 8007370:	b083      	sub	sp, #12
 8007372:	af00      	add	r7, sp, #0
 8007374:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007376:	bf00      	nop
 8007378:	370c      	adds	r7, #12
 800737a:	46bd      	mov	sp, r7
 800737c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007380:	4770      	bx	lr

08007382 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007382:	b480      	push	{r7}
 8007384:	b083      	sub	sp, #12
 8007386:	af00      	add	r7, sp, #0
 8007388:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800738a:	bf00      	nop
 800738c:	370c      	adds	r7, #12
 800738e:	46bd      	mov	sp, r7
 8007390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007394:	4770      	bx	lr
	...

08007398 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007398:	b480      	push	{r7}
 800739a:	b085      	sub	sp, #20
 800739c:	af00      	add	r7, sp, #0
 800739e:	6078      	str	r0, [r7, #4]
 80073a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	4a32      	ldr	r2, [pc, #200]	; (8007474 <TIM_Base_SetConfig+0xdc>)
 80073ac:	4293      	cmp	r3, r2
 80073ae:	d007      	beq.n	80073c0 <TIM_Base_SetConfig+0x28>
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80073b6:	d003      	beq.n	80073c0 <TIM_Base_SetConfig+0x28>
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	4a2f      	ldr	r2, [pc, #188]	; (8007478 <TIM_Base_SetConfig+0xe0>)
 80073bc:	4293      	cmp	r3, r2
 80073be:	d108      	bne.n	80073d2 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80073c6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80073c8:	683b      	ldr	r3, [r7, #0]
 80073ca:	685b      	ldr	r3, [r3, #4]
 80073cc:	68fa      	ldr	r2, [r7, #12]
 80073ce:	4313      	orrs	r3, r2
 80073d0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	4a27      	ldr	r2, [pc, #156]	; (8007474 <TIM_Base_SetConfig+0xdc>)
 80073d6:	4293      	cmp	r3, r2
 80073d8:	d013      	beq.n	8007402 <TIM_Base_SetConfig+0x6a>
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80073e0:	d00f      	beq.n	8007402 <TIM_Base_SetConfig+0x6a>
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	4a24      	ldr	r2, [pc, #144]	; (8007478 <TIM_Base_SetConfig+0xe0>)
 80073e6:	4293      	cmp	r3, r2
 80073e8:	d00b      	beq.n	8007402 <TIM_Base_SetConfig+0x6a>
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	4a23      	ldr	r2, [pc, #140]	; (800747c <TIM_Base_SetConfig+0xe4>)
 80073ee:	4293      	cmp	r3, r2
 80073f0:	d007      	beq.n	8007402 <TIM_Base_SetConfig+0x6a>
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	4a22      	ldr	r2, [pc, #136]	; (8007480 <TIM_Base_SetConfig+0xe8>)
 80073f6:	4293      	cmp	r3, r2
 80073f8:	d003      	beq.n	8007402 <TIM_Base_SetConfig+0x6a>
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	4a21      	ldr	r2, [pc, #132]	; (8007484 <TIM_Base_SetConfig+0xec>)
 80073fe:	4293      	cmp	r3, r2
 8007400:	d108      	bne.n	8007414 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007408:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800740a:	683b      	ldr	r3, [r7, #0]
 800740c:	68db      	ldr	r3, [r3, #12]
 800740e:	68fa      	ldr	r2, [r7, #12]
 8007410:	4313      	orrs	r3, r2
 8007412:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800741a:	683b      	ldr	r3, [r7, #0]
 800741c:	695b      	ldr	r3, [r3, #20]
 800741e:	4313      	orrs	r3, r2
 8007420:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	68fa      	ldr	r2, [r7, #12]
 8007426:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007428:	683b      	ldr	r3, [r7, #0]
 800742a:	689a      	ldr	r2, [r3, #8]
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007430:	683b      	ldr	r3, [r7, #0]
 8007432:	681a      	ldr	r2, [r3, #0]
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	4a0e      	ldr	r2, [pc, #56]	; (8007474 <TIM_Base_SetConfig+0xdc>)
 800743c:	4293      	cmp	r3, r2
 800743e:	d00b      	beq.n	8007458 <TIM_Base_SetConfig+0xc0>
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	4a0e      	ldr	r2, [pc, #56]	; (800747c <TIM_Base_SetConfig+0xe4>)
 8007444:	4293      	cmp	r3, r2
 8007446:	d007      	beq.n	8007458 <TIM_Base_SetConfig+0xc0>
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	4a0d      	ldr	r2, [pc, #52]	; (8007480 <TIM_Base_SetConfig+0xe8>)
 800744c:	4293      	cmp	r3, r2
 800744e:	d003      	beq.n	8007458 <TIM_Base_SetConfig+0xc0>
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	4a0c      	ldr	r2, [pc, #48]	; (8007484 <TIM_Base_SetConfig+0xec>)
 8007454:	4293      	cmp	r3, r2
 8007456:	d103      	bne.n	8007460 <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007458:	683b      	ldr	r3, [r7, #0]
 800745a:	691a      	ldr	r2, [r3, #16]
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	2201      	movs	r2, #1
 8007464:	615a      	str	r2, [r3, #20]
}
 8007466:	bf00      	nop
 8007468:	3714      	adds	r7, #20
 800746a:	46bd      	mov	sp, r7
 800746c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007470:	4770      	bx	lr
 8007472:	bf00      	nop
 8007474:	40012c00 	.word	0x40012c00
 8007478:	40000400 	.word	0x40000400
 800747c:	40014000 	.word	0x40014000
 8007480:	40014400 	.word	0x40014400
 8007484:	40014800 	.word	0x40014800

08007488 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007488:	b480      	push	{r7}
 800748a:	b087      	sub	sp, #28
 800748c:	af00      	add	r7, sp, #0
 800748e:	6078      	str	r0, [r7, #4]
 8007490:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	6a1b      	ldr	r3, [r3, #32]
 8007496:	f023 0201 	bic.w	r2, r3, #1
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	6a1b      	ldr	r3, [r3, #32]
 80074a2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	685b      	ldr	r3, [r3, #4]
 80074a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	699b      	ldr	r3, [r3, #24]
 80074ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80074b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80074ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	f023 0303 	bic.w	r3, r3, #3
 80074c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80074c4:	683b      	ldr	r3, [r7, #0]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	68fa      	ldr	r2, [r7, #12]
 80074ca:	4313      	orrs	r3, r2
 80074cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80074ce:	697b      	ldr	r3, [r7, #20]
 80074d0:	f023 0302 	bic.w	r3, r3, #2
 80074d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80074d6:	683b      	ldr	r3, [r7, #0]
 80074d8:	689b      	ldr	r3, [r3, #8]
 80074da:	697a      	ldr	r2, [r7, #20]
 80074dc:	4313      	orrs	r3, r2
 80074de:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	4a28      	ldr	r2, [pc, #160]	; (8007584 <TIM_OC1_SetConfig+0xfc>)
 80074e4:	4293      	cmp	r3, r2
 80074e6:	d00b      	beq.n	8007500 <TIM_OC1_SetConfig+0x78>
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	4a27      	ldr	r2, [pc, #156]	; (8007588 <TIM_OC1_SetConfig+0x100>)
 80074ec:	4293      	cmp	r3, r2
 80074ee:	d007      	beq.n	8007500 <TIM_OC1_SetConfig+0x78>
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	4a26      	ldr	r2, [pc, #152]	; (800758c <TIM_OC1_SetConfig+0x104>)
 80074f4:	4293      	cmp	r3, r2
 80074f6:	d003      	beq.n	8007500 <TIM_OC1_SetConfig+0x78>
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	4a25      	ldr	r2, [pc, #148]	; (8007590 <TIM_OC1_SetConfig+0x108>)
 80074fc:	4293      	cmp	r3, r2
 80074fe:	d10c      	bne.n	800751a <TIM_OC1_SetConfig+0x92>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007500:	697b      	ldr	r3, [r7, #20]
 8007502:	f023 0308 	bic.w	r3, r3, #8
 8007506:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007508:	683b      	ldr	r3, [r7, #0]
 800750a:	68db      	ldr	r3, [r3, #12]
 800750c:	697a      	ldr	r2, [r7, #20]
 800750e:	4313      	orrs	r3, r2
 8007510:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007512:	697b      	ldr	r3, [r7, #20]
 8007514:	f023 0304 	bic.w	r3, r3, #4
 8007518:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	4a19      	ldr	r2, [pc, #100]	; (8007584 <TIM_OC1_SetConfig+0xfc>)
 800751e:	4293      	cmp	r3, r2
 8007520:	d00b      	beq.n	800753a <TIM_OC1_SetConfig+0xb2>
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	4a18      	ldr	r2, [pc, #96]	; (8007588 <TIM_OC1_SetConfig+0x100>)
 8007526:	4293      	cmp	r3, r2
 8007528:	d007      	beq.n	800753a <TIM_OC1_SetConfig+0xb2>
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	4a17      	ldr	r2, [pc, #92]	; (800758c <TIM_OC1_SetConfig+0x104>)
 800752e:	4293      	cmp	r3, r2
 8007530:	d003      	beq.n	800753a <TIM_OC1_SetConfig+0xb2>
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	4a16      	ldr	r2, [pc, #88]	; (8007590 <TIM_OC1_SetConfig+0x108>)
 8007536:	4293      	cmp	r3, r2
 8007538:	d111      	bne.n	800755e <TIM_OC1_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800753a:	693b      	ldr	r3, [r7, #16]
 800753c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007540:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007542:	693b      	ldr	r3, [r7, #16]
 8007544:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007548:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800754a:	683b      	ldr	r3, [r7, #0]
 800754c:	695b      	ldr	r3, [r3, #20]
 800754e:	693a      	ldr	r2, [r7, #16]
 8007550:	4313      	orrs	r3, r2
 8007552:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007554:	683b      	ldr	r3, [r7, #0]
 8007556:	699b      	ldr	r3, [r3, #24]
 8007558:	693a      	ldr	r2, [r7, #16]
 800755a:	4313      	orrs	r3, r2
 800755c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	693a      	ldr	r2, [r7, #16]
 8007562:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	68fa      	ldr	r2, [r7, #12]
 8007568:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800756a:	683b      	ldr	r3, [r7, #0]
 800756c:	685a      	ldr	r2, [r3, #4]
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	697a      	ldr	r2, [r7, #20]
 8007576:	621a      	str	r2, [r3, #32]
}
 8007578:	bf00      	nop
 800757a:	371c      	adds	r7, #28
 800757c:	46bd      	mov	sp, r7
 800757e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007582:	4770      	bx	lr
 8007584:	40012c00 	.word	0x40012c00
 8007588:	40014000 	.word	0x40014000
 800758c:	40014400 	.word	0x40014400
 8007590:	40014800 	.word	0x40014800

08007594 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007594:	b480      	push	{r7}
 8007596:	b087      	sub	sp, #28
 8007598:	af00      	add	r7, sp, #0
 800759a:	6078      	str	r0, [r7, #4]
 800759c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	6a1b      	ldr	r3, [r3, #32]
 80075a2:	f023 0210 	bic.w	r2, r3, #16
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	6a1b      	ldr	r3, [r3, #32]
 80075ae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	685b      	ldr	r3, [r3, #4]
 80075b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	699b      	ldr	r3, [r3, #24]
 80075ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80075c2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80075c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80075ce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80075d0:	683b      	ldr	r3, [r7, #0]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	021b      	lsls	r3, r3, #8
 80075d6:	68fa      	ldr	r2, [r7, #12]
 80075d8:	4313      	orrs	r3, r2
 80075da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80075dc:	697b      	ldr	r3, [r7, #20]
 80075de:	f023 0320 	bic.w	r3, r3, #32
 80075e2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80075e4:	683b      	ldr	r3, [r7, #0]
 80075e6:	689b      	ldr	r3, [r3, #8]
 80075e8:	011b      	lsls	r3, r3, #4
 80075ea:	697a      	ldr	r2, [r7, #20]
 80075ec:	4313      	orrs	r3, r2
 80075ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	4a24      	ldr	r2, [pc, #144]	; (8007684 <TIM_OC2_SetConfig+0xf0>)
 80075f4:	4293      	cmp	r3, r2
 80075f6:	d10d      	bne.n	8007614 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80075f8:	697b      	ldr	r3, [r7, #20]
 80075fa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80075fe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007600:	683b      	ldr	r3, [r7, #0]
 8007602:	68db      	ldr	r3, [r3, #12]
 8007604:	011b      	lsls	r3, r3, #4
 8007606:	697a      	ldr	r2, [r7, #20]
 8007608:	4313      	orrs	r3, r2
 800760a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800760c:	697b      	ldr	r3, [r7, #20]
 800760e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007612:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	4a1b      	ldr	r2, [pc, #108]	; (8007684 <TIM_OC2_SetConfig+0xf0>)
 8007618:	4293      	cmp	r3, r2
 800761a:	d00b      	beq.n	8007634 <TIM_OC2_SetConfig+0xa0>
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	4a1a      	ldr	r2, [pc, #104]	; (8007688 <TIM_OC2_SetConfig+0xf4>)
 8007620:	4293      	cmp	r3, r2
 8007622:	d007      	beq.n	8007634 <TIM_OC2_SetConfig+0xa0>
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	4a19      	ldr	r2, [pc, #100]	; (800768c <TIM_OC2_SetConfig+0xf8>)
 8007628:	4293      	cmp	r3, r2
 800762a:	d003      	beq.n	8007634 <TIM_OC2_SetConfig+0xa0>
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	4a18      	ldr	r2, [pc, #96]	; (8007690 <TIM_OC2_SetConfig+0xfc>)
 8007630:	4293      	cmp	r3, r2
 8007632:	d113      	bne.n	800765c <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007634:	693b      	ldr	r3, [r7, #16]
 8007636:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800763a:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800763c:	693b      	ldr	r3, [r7, #16]
 800763e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007642:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007644:	683b      	ldr	r3, [r7, #0]
 8007646:	695b      	ldr	r3, [r3, #20]
 8007648:	009b      	lsls	r3, r3, #2
 800764a:	693a      	ldr	r2, [r7, #16]
 800764c:	4313      	orrs	r3, r2
 800764e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007650:	683b      	ldr	r3, [r7, #0]
 8007652:	699b      	ldr	r3, [r3, #24]
 8007654:	009b      	lsls	r3, r3, #2
 8007656:	693a      	ldr	r2, [r7, #16]
 8007658:	4313      	orrs	r3, r2
 800765a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	693a      	ldr	r2, [r7, #16]
 8007660:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	68fa      	ldr	r2, [r7, #12]
 8007666:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007668:	683b      	ldr	r3, [r7, #0]
 800766a:	685a      	ldr	r2, [r3, #4]
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	697a      	ldr	r2, [r7, #20]
 8007674:	621a      	str	r2, [r3, #32]
}
 8007676:	bf00      	nop
 8007678:	371c      	adds	r7, #28
 800767a:	46bd      	mov	sp, r7
 800767c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007680:	4770      	bx	lr
 8007682:	bf00      	nop
 8007684:	40012c00 	.word	0x40012c00
 8007688:	40014000 	.word	0x40014000
 800768c:	40014400 	.word	0x40014400
 8007690:	40014800 	.word	0x40014800

08007694 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007694:	b480      	push	{r7}
 8007696:	b087      	sub	sp, #28
 8007698:	af00      	add	r7, sp, #0
 800769a:	6078      	str	r0, [r7, #4]
 800769c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	6a1b      	ldr	r3, [r3, #32]
 80076a2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	6a1b      	ldr	r3, [r3, #32]
 80076ae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	685b      	ldr	r3, [r3, #4]
 80076b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	69db      	ldr	r3, [r3, #28]
 80076ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80076c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80076c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	f023 0303 	bic.w	r3, r3, #3
 80076ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80076d0:	683b      	ldr	r3, [r7, #0]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	68fa      	ldr	r2, [r7, #12]
 80076d6:	4313      	orrs	r3, r2
 80076d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80076da:	697b      	ldr	r3, [r7, #20]
 80076dc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80076e0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80076e2:	683b      	ldr	r3, [r7, #0]
 80076e4:	689b      	ldr	r3, [r3, #8]
 80076e6:	021b      	lsls	r3, r3, #8
 80076e8:	697a      	ldr	r2, [r7, #20]
 80076ea:	4313      	orrs	r3, r2
 80076ec:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	4a23      	ldr	r2, [pc, #140]	; (8007780 <TIM_OC3_SetConfig+0xec>)
 80076f2:	4293      	cmp	r3, r2
 80076f4:	d10d      	bne.n	8007712 <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80076f6:	697b      	ldr	r3, [r7, #20]
 80076f8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80076fc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80076fe:	683b      	ldr	r3, [r7, #0]
 8007700:	68db      	ldr	r3, [r3, #12]
 8007702:	021b      	lsls	r3, r3, #8
 8007704:	697a      	ldr	r2, [r7, #20]
 8007706:	4313      	orrs	r3, r2
 8007708:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800770a:	697b      	ldr	r3, [r7, #20]
 800770c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007710:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	4a1a      	ldr	r2, [pc, #104]	; (8007780 <TIM_OC3_SetConfig+0xec>)
 8007716:	4293      	cmp	r3, r2
 8007718:	d00b      	beq.n	8007732 <TIM_OC3_SetConfig+0x9e>
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	4a19      	ldr	r2, [pc, #100]	; (8007784 <TIM_OC3_SetConfig+0xf0>)
 800771e:	4293      	cmp	r3, r2
 8007720:	d007      	beq.n	8007732 <TIM_OC3_SetConfig+0x9e>
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	4a18      	ldr	r2, [pc, #96]	; (8007788 <TIM_OC3_SetConfig+0xf4>)
 8007726:	4293      	cmp	r3, r2
 8007728:	d003      	beq.n	8007732 <TIM_OC3_SetConfig+0x9e>
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	4a17      	ldr	r2, [pc, #92]	; (800778c <TIM_OC3_SetConfig+0xf8>)
 800772e:	4293      	cmp	r3, r2
 8007730:	d113      	bne.n	800775a <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007732:	693b      	ldr	r3, [r7, #16]
 8007734:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007738:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800773a:	693b      	ldr	r3, [r7, #16]
 800773c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007740:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007742:	683b      	ldr	r3, [r7, #0]
 8007744:	695b      	ldr	r3, [r3, #20]
 8007746:	011b      	lsls	r3, r3, #4
 8007748:	693a      	ldr	r2, [r7, #16]
 800774a:	4313      	orrs	r3, r2
 800774c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800774e:	683b      	ldr	r3, [r7, #0]
 8007750:	699b      	ldr	r3, [r3, #24]
 8007752:	011b      	lsls	r3, r3, #4
 8007754:	693a      	ldr	r2, [r7, #16]
 8007756:	4313      	orrs	r3, r2
 8007758:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	693a      	ldr	r2, [r7, #16]
 800775e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	68fa      	ldr	r2, [r7, #12]
 8007764:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007766:	683b      	ldr	r3, [r7, #0]
 8007768:	685a      	ldr	r2, [r3, #4]
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	697a      	ldr	r2, [r7, #20]
 8007772:	621a      	str	r2, [r3, #32]
}
 8007774:	bf00      	nop
 8007776:	371c      	adds	r7, #28
 8007778:	46bd      	mov	sp, r7
 800777a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800777e:	4770      	bx	lr
 8007780:	40012c00 	.word	0x40012c00
 8007784:	40014000 	.word	0x40014000
 8007788:	40014400 	.word	0x40014400
 800778c:	40014800 	.word	0x40014800

08007790 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007790:	b480      	push	{r7}
 8007792:	b087      	sub	sp, #28
 8007794:	af00      	add	r7, sp, #0
 8007796:	6078      	str	r0, [r7, #4]
 8007798:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	6a1b      	ldr	r3, [r3, #32]
 800779e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	6a1b      	ldr	r3, [r3, #32]
 80077aa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	685b      	ldr	r3, [r3, #4]
 80077b0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	69db      	ldr	r3, [r3, #28]
 80077b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80077be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80077c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80077ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80077cc:	683b      	ldr	r3, [r7, #0]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	021b      	lsls	r3, r3, #8
 80077d2:	68fa      	ldr	r2, [r7, #12]
 80077d4:	4313      	orrs	r3, r2
 80077d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80077d8:	693b      	ldr	r3, [r7, #16]
 80077da:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80077de:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80077e0:	683b      	ldr	r3, [r7, #0]
 80077e2:	689b      	ldr	r3, [r3, #8]
 80077e4:	031b      	lsls	r3, r3, #12
 80077e6:	693a      	ldr	r2, [r7, #16]
 80077e8:	4313      	orrs	r3, r2
 80077ea:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	4a16      	ldr	r2, [pc, #88]	; (8007848 <TIM_OC4_SetConfig+0xb8>)
 80077f0:	4293      	cmp	r3, r2
 80077f2:	d00b      	beq.n	800780c <TIM_OC4_SetConfig+0x7c>
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	4a15      	ldr	r2, [pc, #84]	; (800784c <TIM_OC4_SetConfig+0xbc>)
 80077f8:	4293      	cmp	r3, r2
 80077fa:	d007      	beq.n	800780c <TIM_OC4_SetConfig+0x7c>
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	4a14      	ldr	r2, [pc, #80]	; (8007850 <TIM_OC4_SetConfig+0xc0>)
 8007800:	4293      	cmp	r3, r2
 8007802:	d003      	beq.n	800780c <TIM_OC4_SetConfig+0x7c>
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	4a13      	ldr	r2, [pc, #76]	; (8007854 <TIM_OC4_SetConfig+0xc4>)
 8007808:	4293      	cmp	r3, r2
 800780a:	d109      	bne.n	8007820 <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800780c:	697b      	ldr	r3, [r7, #20]
 800780e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007812:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007814:	683b      	ldr	r3, [r7, #0]
 8007816:	695b      	ldr	r3, [r3, #20]
 8007818:	019b      	lsls	r3, r3, #6
 800781a:	697a      	ldr	r2, [r7, #20]
 800781c:	4313      	orrs	r3, r2
 800781e:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	697a      	ldr	r2, [r7, #20]
 8007824:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	68fa      	ldr	r2, [r7, #12]
 800782a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800782c:	683b      	ldr	r3, [r7, #0]
 800782e:	685a      	ldr	r2, [r3, #4]
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	693a      	ldr	r2, [r7, #16]
 8007838:	621a      	str	r2, [r3, #32]
}
 800783a:	bf00      	nop
 800783c:	371c      	adds	r7, #28
 800783e:	46bd      	mov	sp, r7
 8007840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007844:	4770      	bx	lr
 8007846:	bf00      	nop
 8007848:	40012c00 	.word	0x40012c00
 800784c:	40014000 	.word	0x40014000
 8007850:	40014400 	.word	0x40014400
 8007854:	40014800 	.word	0x40014800

08007858 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007858:	b480      	push	{r7}
 800785a:	b087      	sub	sp, #28
 800785c:	af00      	add	r7, sp, #0
 800785e:	6078      	str	r0, [r7, #4]
 8007860:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	6a1b      	ldr	r3, [r3, #32]
 8007866:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	6a1b      	ldr	r3, [r3, #32]
 8007872:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	685b      	ldr	r3, [r3, #4]
 8007878:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800787e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007886:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800788a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800788c:	683b      	ldr	r3, [r7, #0]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	68fa      	ldr	r2, [r7, #12]
 8007892:	4313      	orrs	r3, r2
 8007894:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007896:	693b      	ldr	r3, [r7, #16]
 8007898:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800789c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800789e:	683b      	ldr	r3, [r7, #0]
 80078a0:	689b      	ldr	r3, [r3, #8]
 80078a2:	041b      	lsls	r3, r3, #16
 80078a4:	693a      	ldr	r2, [r7, #16]
 80078a6:	4313      	orrs	r3, r2
 80078a8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	4a15      	ldr	r2, [pc, #84]	; (8007904 <TIM_OC5_SetConfig+0xac>)
 80078ae:	4293      	cmp	r3, r2
 80078b0:	d00b      	beq.n	80078ca <TIM_OC5_SetConfig+0x72>
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	4a14      	ldr	r2, [pc, #80]	; (8007908 <TIM_OC5_SetConfig+0xb0>)
 80078b6:	4293      	cmp	r3, r2
 80078b8:	d007      	beq.n	80078ca <TIM_OC5_SetConfig+0x72>
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	4a13      	ldr	r2, [pc, #76]	; (800790c <TIM_OC5_SetConfig+0xb4>)
 80078be:	4293      	cmp	r3, r2
 80078c0:	d003      	beq.n	80078ca <TIM_OC5_SetConfig+0x72>
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	4a12      	ldr	r2, [pc, #72]	; (8007910 <TIM_OC5_SetConfig+0xb8>)
 80078c6:	4293      	cmp	r3, r2
 80078c8:	d109      	bne.n	80078de <TIM_OC5_SetConfig+0x86>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80078ca:	697b      	ldr	r3, [r7, #20]
 80078cc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80078d0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80078d2:	683b      	ldr	r3, [r7, #0]
 80078d4:	695b      	ldr	r3, [r3, #20]
 80078d6:	021b      	lsls	r3, r3, #8
 80078d8:	697a      	ldr	r2, [r7, #20]
 80078da:	4313      	orrs	r3, r2
 80078dc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	697a      	ldr	r2, [r7, #20]
 80078e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	68fa      	ldr	r2, [r7, #12]
 80078e8:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80078ea:	683b      	ldr	r3, [r7, #0]
 80078ec:	685a      	ldr	r2, [r3, #4]
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	693a      	ldr	r2, [r7, #16]
 80078f6:	621a      	str	r2, [r3, #32]
}
 80078f8:	bf00      	nop
 80078fa:	371c      	adds	r7, #28
 80078fc:	46bd      	mov	sp, r7
 80078fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007902:	4770      	bx	lr
 8007904:	40012c00 	.word	0x40012c00
 8007908:	40014000 	.word	0x40014000
 800790c:	40014400 	.word	0x40014400
 8007910:	40014800 	.word	0x40014800

08007914 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007914:	b480      	push	{r7}
 8007916:	b087      	sub	sp, #28
 8007918:	af00      	add	r7, sp, #0
 800791a:	6078      	str	r0, [r7, #4]
 800791c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	6a1b      	ldr	r3, [r3, #32]
 8007922:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	6a1b      	ldr	r3, [r3, #32]
 800792e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	685b      	ldr	r3, [r3, #4]
 8007934:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800793a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007942:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007946:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007948:	683b      	ldr	r3, [r7, #0]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	021b      	lsls	r3, r3, #8
 800794e:	68fa      	ldr	r2, [r7, #12]
 8007950:	4313      	orrs	r3, r2
 8007952:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007954:	693b      	ldr	r3, [r7, #16]
 8007956:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800795a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800795c:	683b      	ldr	r3, [r7, #0]
 800795e:	689b      	ldr	r3, [r3, #8]
 8007960:	051b      	lsls	r3, r3, #20
 8007962:	693a      	ldr	r2, [r7, #16]
 8007964:	4313      	orrs	r3, r2
 8007966:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	4a16      	ldr	r2, [pc, #88]	; (80079c4 <TIM_OC6_SetConfig+0xb0>)
 800796c:	4293      	cmp	r3, r2
 800796e:	d00b      	beq.n	8007988 <TIM_OC6_SetConfig+0x74>
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	4a15      	ldr	r2, [pc, #84]	; (80079c8 <TIM_OC6_SetConfig+0xb4>)
 8007974:	4293      	cmp	r3, r2
 8007976:	d007      	beq.n	8007988 <TIM_OC6_SetConfig+0x74>
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	4a14      	ldr	r2, [pc, #80]	; (80079cc <TIM_OC6_SetConfig+0xb8>)
 800797c:	4293      	cmp	r3, r2
 800797e:	d003      	beq.n	8007988 <TIM_OC6_SetConfig+0x74>
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	4a13      	ldr	r2, [pc, #76]	; (80079d0 <TIM_OC6_SetConfig+0xbc>)
 8007984:	4293      	cmp	r3, r2
 8007986:	d109      	bne.n	800799c <TIM_OC6_SetConfig+0x88>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007988:	697b      	ldr	r3, [r7, #20]
 800798a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800798e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007990:	683b      	ldr	r3, [r7, #0]
 8007992:	695b      	ldr	r3, [r3, #20]
 8007994:	029b      	lsls	r3, r3, #10
 8007996:	697a      	ldr	r2, [r7, #20]
 8007998:	4313      	orrs	r3, r2
 800799a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	697a      	ldr	r2, [r7, #20]
 80079a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	68fa      	ldr	r2, [r7, #12]
 80079a6:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80079a8:	683b      	ldr	r3, [r7, #0]
 80079aa:	685a      	ldr	r2, [r3, #4]
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	693a      	ldr	r2, [r7, #16]
 80079b4:	621a      	str	r2, [r3, #32]
}
 80079b6:	bf00      	nop
 80079b8:	371c      	adds	r7, #28
 80079ba:	46bd      	mov	sp, r7
 80079bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c0:	4770      	bx	lr
 80079c2:	bf00      	nop
 80079c4:	40012c00 	.word	0x40012c00
 80079c8:	40014000 	.word	0x40014000
 80079cc:	40014400 	.word	0x40014400
 80079d0:	40014800 	.word	0x40014800

080079d4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80079d4:	b480      	push	{r7}
 80079d6:	b087      	sub	sp, #28
 80079d8:	af00      	add	r7, sp, #0
 80079da:	60f8      	str	r0, [r7, #12]
 80079dc:	60b9      	str	r1, [r7, #8]
 80079de:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	6a1b      	ldr	r3, [r3, #32]
 80079e4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	6a1b      	ldr	r3, [r3, #32]
 80079ea:	f023 0201 	bic.w	r2, r3, #1
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	699b      	ldr	r3, [r3, #24]
 80079f6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80079f8:	693b      	ldr	r3, [r7, #16]
 80079fa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80079fe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	011b      	lsls	r3, r3, #4
 8007a04:	693a      	ldr	r2, [r7, #16]
 8007a06:	4313      	orrs	r3, r2
 8007a08:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007a0a:	697b      	ldr	r3, [r7, #20]
 8007a0c:	f023 030a 	bic.w	r3, r3, #10
 8007a10:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007a12:	697a      	ldr	r2, [r7, #20]
 8007a14:	68bb      	ldr	r3, [r7, #8]
 8007a16:	4313      	orrs	r3, r2
 8007a18:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	693a      	ldr	r2, [r7, #16]
 8007a1e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	697a      	ldr	r2, [r7, #20]
 8007a24:	621a      	str	r2, [r3, #32]
}
 8007a26:	bf00      	nop
 8007a28:	371c      	adds	r7, #28
 8007a2a:	46bd      	mov	sp, r7
 8007a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a30:	4770      	bx	lr

08007a32 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007a32:	b480      	push	{r7}
 8007a34:	b087      	sub	sp, #28
 8007a36:	af00      	add	r7, sp, #0
 8007a38:	60f8      	str	r0, [r7, #12]
 8007a3a:	60b9      	str	r1, [r7, #8]
 8007a3c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	6a1b      	ldr	r3, [r3, #32]
 8007a42:	f023 0210 	bic.w	r2, r3, #16
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	699b      	ldr	r3, [r3, #24]
 8007a4e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	6a1b      	ldr	r3, [r3, #32]
 8007a54:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007a56:	697b      	ldr	r3, [r7, #20]
 8007a58:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007a5c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	031b      	lsls	r3, r3, #12
 8007a62:	697a      	ldr	r2, [r7, #20]
 8007a64:	4313      	orrs	r3, r2
 8007a66:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007a68:	693b      	ldr	r3, [r7, #16]
 8007a6a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007a6e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007a70:	68bb      	ldr	r3, [r7, #8]
 8007a72:	011b      	lsls	r3, r3, #4
 8007a74:	693a      	ldr	r2, [r7, #16]
 8007a76:	4313      	orrs	r3, r2
 8007a78:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	697a      	ldr	r2, [r7, #20]
 8007a7e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	693a      	ldr	r2, [r7, #16]
 8007a84:	621a      	str	r2, [r3, #32]
}
 8007a86:	bf00      	nop
 8007a88:	371c      	adds	r7, #28
 8007a8a:	46bd      	mov	sp, r7
 8007a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a90:	4770      	bx	lr

08007a92 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007a92:	b480      	push	{r7}
 8007a94:	b085      	sub	sp, #20
 8007a96:	af00      	add	r7, sp, #0
 8007a98:	6078      	str	r0, [r7, #4]
 8007a9a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	689b      	ldr	r3, [r3, #8]
 8007aa0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007aa8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007aaa:	683a      	ldr	r2, [r7, #0]
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	4313      	orrs	r3, r2
 8007ab0:	f043 0307 	orr.w	r3, r3, #7
 8007ab4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	68fa      	ldr	r2, [r7, #12]
 8007aba:	609a      	str	r2, [r3, #8]
}
 8007abc:	bf00      	nop
 8007abe:	3714      	adds	r7, #20
 8007ac0:	46bd      	mov	sp, r7
 8007ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac6:	4770      	bx	lr

08007ac8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007ac8:	b480      	push	{r7}
 8007aca:	b087      	sub	sp, #28
 8007acc:	af00      	add	r7, sp, #0
 8007ace:	60f8      	str	r0, [r7, #12]
 8007ad0:	60b9      	str	r1, [r7, #8]
 8007ad2:	607a      	str	r2, [r7, #4]
 8007ad4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	689b      	ldr	r3, [r3, #8]
 8007ada:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007adc:	697b      	ldr	r3, [r7, #20]
 8007ade:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007ae2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007ae4:	683b      	ldr	r3, [r7, #0]
 8007ae6:	021a      	lsls	r2, r3, #8
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	431a      	orrs	r2, r3
 8007aec:	68bb      	ldr	r3, [r7, #8]
 8007aee:	4313      	orrs	r3, r2
 8007af0:	697a      	ldr	r2, [r7, #20]
 8007af2:	4313      	orrs	r3, r2
 8007af4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	697a      	ldr	r2, [r7, #20]
 8007afa:	609a      	str	r2, [r3, #8]
}
 8007afc:	bf00      	nop
 8007afe:	371c      	adds	r7, #28
 8007b00:	46bd      	mov	sp, r7
 8007b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b06:	4770      	bx	lr

08007b08 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007b08:	b480      	push	{r7}
 8007b0a:	b087      	sub	sp, #28
 8007b0c:	af00      	add	r7, sp, #0
 8007b0e:	60f8      	str	r0, [r7, #12]
 8007b10:	60b9      	str	r1, [r7, #8]
 8007b12:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007b14:	68bb      	ldr	r3, [r7, #8]
 8007b16:	f003 031f 	and.w	r3, r3, #31
 8007b1a:	2201      	movs	r2, #1
 8007b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8007b20:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	6a1a      	ldr	r2, [r3, #32]
 8007b26:	697b      	ldr	r3, [r7, #20]
 8007b28:	43db      	mvns	r3, r3
 8007b2a:	401a      	ands	r2, r3
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	6a1a      	ldr	r2, [r3, #32]
 8007b34:	68bb      	ldr	r3, [r7, #8]
 8007b36:	f003 031f 	and.w	r3, r3, #31
 8007b3a:	6879      	ldr	r1, [r7, #4]
 8007b3c:	fa01 f303 	lsl.w	r3, r1, r3
 8007b40:	431a      	orrs	r2, r3
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	621a      	str	r2, [r3, #32]
}
 8007b46:	bf00      	nop
 8007b48:	371c      	adds	r7, #28
 8007b4a:	46bd      	mov	sp, r7
 8007b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b50:	4770      	bx	lr
	...

08007b54 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007b54:	b480      	push	{r7}
 8007b56:	b085      	sub	sp, #20
 8007b58:	af00      	add	r7, sp, #0
 8007b5a:	6078      	str	r0, [r7, #4]
 8007b5c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007b64:	2b01      	cmp	r3, #1
 8007b66:	d101      	bne.n	8007b6c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007b68:	2302      	movs	r3, #2
 8007b6a:	e054      	b.n	8007c16 <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	2201      	movs	r2, #1
 8007b70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	2202      	movs	r2, #2
 8007b78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	685b      	ldr	r3, [r3, #4]
 8007b82:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	689b      	ldr	r3, [r3, #8]
 8007b8a:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	4a24      	ldr	r2, [pc, #144]	; (8007c24 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8007b92:	4293      	cmp	r3, r2
 8007b94:	d108      	bne.n	8007ba8 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007b9c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007b9e:	683b      	ldr	r3, [r7, #0]
 8007ba0:	685b      	ldr	r3, [r3, #4]
 8007ba2:	68fa      	ldr	r2, [r7, #12]
 8007ba4:	4313      	orrs	r3, r2
 8007ba6:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007bae:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007bb0:	683b      	ldr	r3, [r7, #0]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	68fa      	ldr	r2, [r7, #12]
 8007bb6:	4313      	orrs	r3, r2
 8007bb8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	68fa      	ldr	r2, [r7, #12]
 8007bc0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	4a17      	ldr	r2, [pc, #92]	; (8007c24 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8007bc8:	4293      	cmp	r3, r2
 8007bca:	d00e      	beq.n	8007bea <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007bd4:	d009      	beq.n	8007bea <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	4a13      	ldr	r2, [pc, #76]	; (8007c28 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8007bdc:	4293      	cmp	r3, r2
 8007bde:	d004      	beq.n	8007bea <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	4a11      	ldr	r2, [pc, #68]	; (8007c2c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8007be6:	4293      	cmp	r3, r2
 8007be8:	d10c      	bne.n	8007c04 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007bea:	68bb      	ldr	r3, [r7, #8]
 8007bec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007bf0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007bf2:	683b      	ldr	r3, [r7, #0]
 8007bf4:	689b      	ldr	r3, [r3, #8]
 8007bf6:	68ba      	ldr	r2, [r7, #8]
 8007bf8:	4313      	orrs	r3, r2
 8007bfa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	68ba      	ldr	r2, [r7, #8]
 8007c02:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	2201      	movs	r2, #1
 8007c08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	2200      	movs	r2, #0
 8007c10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007c14:	2300      	movs	r3, #0
}
 8007c16:	4618      	mov	r0, r3
 8007c18:	3714      	adds	r7, #20
 8007c1a:	46bd      	mov	sp, r7
 8007c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c20:	4770      	bx	lr
 8007c22:	bf00      	nop
 8007c24:	40012c00 	.word	0x40012c00
 8007c28:	40000400 	.word	0x40000400
 8007c2c:	40014000 	.word	0x40014000

08007c30 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007c30:	b480      	push	{r7}
 8007c32:	b083      	sub	sp, #12
 8007c34:	af00      	add	r7, sp, #0
 8007c36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007c38:	bf00      	nop
 8007c3a:	370c      	adds	r7, #12
 8007c3c:	46bd      	mov	sp, r7
 8007c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c42:	4770      	bx	lr

08007c44 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007c44:	b480      	push	{r7}
 8007c46:	b083      	sub	sp, #12
 8007c48:	af00      	add	r7, sp, #0
 8007c4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007c4c:	bf00      	nop
 8007c4e:	370c      	adds	r7, #12
 8007c50:	46bd      	mov	sp, r7
 8007c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c56:	4770      	bx	lr

08007c58 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007c58:	b480      	push	{r7}
 8007c5a:	b083      	sub	sp, #12
 8007c5c:	af00      	add	r7, sp, #0
 8007c5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007c60:	bf00      	nop
 8007c62:	370c      	adds	r7, #12
 8007c64:	46bd      	mov	sp, r7
 8007c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c6a:	4770      	bx	lr

08007c6c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007c6c:	b580      	push	{r7, lr}
 8007c6e:	b082      	sub	sp, #8
 8007c70:	af00      	add	r7, sp, #0
 8007c72:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d101      	bne.n	8007c7e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007c7a:	2301      	movs	r3, #1
 8007c7c:	e040      	b.n	8007d00 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d106      	bne.n	8007c94 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	2200      	movs	r2, #0
 8007c8a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007c8e:	6878      	ldr	r0, [r7, #4]
 8007c90:	f7fb f830 	bl	8002cf4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	2224      	movs	r2, #36	; 0x24
 8007c98:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	681a      	ldr	r2, [r3, #0]
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	f022 0201 	bic.w	r2, r2, #1
 8007ca8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007caa:	6878      	ldr	r0, [r7, #4]
 8007cac:	f000 f82c 	bl	8007d08 <UART_SetConfig>
 8007cb0:	4603      	mov	r3, r0
 8007cb2:	2b01      	cmp	r3, #1
 8007cb4:	d101      	bne.n	8007cba <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8007cb6:	2301      	movs	r3, #1
 8007cb8:	e022      	b.n	8007d00 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d002      	beq.n	8007cc8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8007cc2:	6878      	ldr	r0, [r7, #4]
 8007cc4:	f000 f956 	bl	8007f74 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	685a      	ldr	r2, [r3, #4]
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007cd6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	689a      	ldr	r2, [r3, #8]
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007ce6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	681a      	ldr	r2, [r3, #0]
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	f042 0201 	orr.w	r2, r2, #1
 8007cf6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007cf8:	6878      	ldr	r0, [r7, #4]
 8007cfa:	f000 f9dd 	bl	80080b8 <UART_CheckIdleState>
 8007cfe:	4603      	mov	r3, r0
}
 8007d00:	4618      	mov	r0, r3
 8007d02:	3708      	adds	r7, #8
 8007d04:	46bd      	mov	sp, r7
 8007d06:	bd80      	pop	{r7, pc}

08007d08 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007d08:	b580      	push	{r7, lr}
 8007d0a:	b088      	sub	sp, #32
 8007d0c:	af00      	add	r7, sp, #0
 8007d0e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007d10:	2300      	movs	r3, #0
 8007d12:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	689a      	ldr	r2, [r3, #8]
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	691b      	ldr	r3, [r3, #16]
 8007d1c:	431a      	orrs	r2, r3
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	695b      	ldr	r3, [r3, #20]
 8007d22:	431a      	orrs	r2, r3
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	69db      	ldr	r3, [r3, #28]
 8007d28:	4313      	orrs	r3, r2
 8007d2a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	681a      	ldr	r2, [r3, #0]
 8007d32:	4b8a      	ldr	r3, [pc, #552]	; (8007f5c <UART_SetConfig+0x254>)
 8007d34:	4013      	ands	r3, r2
 8007d36:	687a      	ldr	r2, [r7, #4]
 8007d38:	6812      	ldr	r2, [r2, #0]
 8007d3a:	6979      	ldr	r1, [r7, #20]
 8007d3c:	430b      	orrs	r3, r1
 8007d3e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	685b      	ldr	r3, [r3, #4]
 8007d46:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	68da      	ldr	r2, [r3, #12]
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	430a      	orrs	r2, r1
 8007d54:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	699b      	ldr	r3, [r3, #24]
 8007d5a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	6a1b      	ldr	r3, [r3, #32]
 8007d60:	697a      	ldr	r2, [r7, #20]
 8007d62:	4313      	orrs	r3, r2
 8007d64:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	689b      	ldr	r3, [r3, #8]
 8007d6c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	697a      	ldr	r2, [r7, #20]
 8007d76:	430a      	orrs	r2, r1
 8007d78:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	4a78      	ldr	r2, [pc, #480]	; (8007f60 <UART_SetConfig+0x258>)
 8007d80:	4293      	cmp	r3, r2
 8007d82:	d120      	bne.n	8007dc6 <UART_SetConfig+0xbe>
 8007d84:	4b77      	ldr	r3, [pc, #476]	; (8007f64 <UART_SetConfig+0x25c>)
 8007d86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d88:	f003 0303 	and.w	r3, r3, #3
 8007d8c:	2b03      	cmp	r3, #3
 8007d8e:	d817      	bhi.n	8007dc0 <UART_SetConfig+0xb8>
 8007d90:	a201      	add	r2, pc, #4	; (adr r2, 8007d98 <UART_SetConfig+0x90>)
 8007d92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d96:	bf00      	nop
 8007d98:	08007da9 	.word	0x08007da9
 8007d9c:	08007db5 	.word	0x08007db5
 8007da0:	08007dbb 	.word	0x08007dbb
 8007da4:	08007daf 	.word	0x08007daf
 8007da8:	2300      	movs	r3, #0
 8007daa:	77fb      	strb	r3, [r7, #31]
 8007dac:	e01d      	b.n	8007dea <UART_SetConfig+0xe2>
 8007dae:	2302      	movs	r3, #2
 8007db0:	77fb      	strb	r3, [r7, #31]
 8007db2:	e01a      	b.n	8007dea <UART_SetConfig+0xe2>
 8007db4:	2304      	movs	r3, #4
 8007db6:	77fb      	strb	r3, [r7, #31]
 8007db8:	e017      	b.n	8007dea <UART_SetConfig+0xe2>
 8007dba:	2308      	movs	r3, #8
 8007dbc:	77fb      	strb	r3, [r7, #31]
 8007dbe:	e014      	b.n	8007dea <UART_SetConfig+0xe2>
 8007dc0:	2310      	movs	r3, #16
 8007dc2:	77fb      	strb	r3, [r7, #31]
 8007dc4:	e011      	b.n	8007dea <UART_SetConfig+0xe2>
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	4a67      	ldr	r2, [pc, #412]	; (8007f68 <UART_SetConfig+0x260>)
 8007dcc:	4293      	cmp	r3, r2
 8007dce:	d102      	bne.n	8007dd6 <UART_SetConfig+0xce>
 8007dd0:	2300      	movs	r3, #0
 8007dd2:	77fb      	strb	r3, [r7, #31]
 8007dd4:	e009      	b.n	8007dea <UART_SetConfig+0xe2>
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	4a64      	ldr	r2, [pc, #400]	; (8007f6c <UART_SetConfig+0x264>)
 8007ddc:	4293      	cmp	r3, r2
 8007dde:	d102      	bne.n	8007de6 <UART_SetConfig+0xde>
 8007de0:	2300      	movs	r3, #0
 8007de2:	77fb      	strb	r3, [r7, #31]
 8007de4:	e001      	b.n	8007dea <UART_SetConfig+0xe2>
 8007de6:	2310      	movs	r3, #16
 8007de8:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	69db      	ldr	r3, [r3, #28]
 8007dee:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007df2:	d15b      	bne.n	8007eac <UART_SetConfig+0x1a4>
  {
    switch (clocksource)
 8007df4:	7ffb      	ldrb	r3, [r7, #31]
 8007df6:	2b08      	cmp	r3, #8
 8007df8:	d827      	bhi.n	8007e4a <UART_SetConfig+0x142>
 8007dfa:	a201      	add	r2, pc, #4	; (adr r2, 8007e00 <UART_SetConfig+0xf8>)
 8007dfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e00:	08007e25 	.word	0x08007e25
 8007e04:	08007e2d 	.word	0x08007e2d
 8007e08:	08007e35 	.word	0x08007e35
 8007e0c:	08007e4b 	.word	0x08007e4b
 8007e10:	08007e3b 	.word	0x08007e3b
 8007e14:	08007e4b 	.word	0x08007e4b
 8007e18:	08007e4b 	.word	0x08007e4b
 8007e1c:	08007e4b 	.word	0x08007e4b
 8007e20:	08007e43 	.word	0x08007e43
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007e24:	f7fe fa1e 	bl	8006264 <HAL_RCC_GetPCLK1Freq>
 8007e28:	61b8      	str	r0, [r7, #24]
        break;
 8007e2a:	e013      	b.n	8007e54 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007e2c:	f7fe fa3c 	bl	80062a8 <HAL_RCC_GetPCLK2Freq>
 8007e30:	61b8      	str	r0, [r7, #24]
        break;
 8007e32:	e00f      	b.n	8007e54 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007e34:	4b4e      	ldr	r3, [pc, #312]	; (8007f70 <UART_SetConfig+0x268>)
 8007e36:	61bb      	str	r3, [r7, #24]
        break;
 8007e38:	e00c      	b.n	8007e54 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007e3a:	f7fe f99b 	bl	8006174 <HAL_RCC_GetSysClockFreq>
 8007e3e:	61b8      	str	r0, [r7, #24]
        break;
 8007e40:	e008      	b.n	8007e54 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007e42:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007e46:	61bb      	str	r3, [r7, #24]
        break;
 8007e48:	e004      	b.n	8007e54 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8007e4a:	2300      	movs	r3, #0
 8007e4c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007e4e:	2301      	movs	r3, #1
 8007e50:	77bb      	strb	r3, [r7, #30]
        break;
 8007e52:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007e54:	69bb      	ldr	r3, [r7, #24]
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d074      	beq.n	8007f44 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007e5a:	69bb      	ldr	r3, [r7, #24]
 8007e5c:	005a      	lsls	r2, r3, #1
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	685b      	ldr	r3, [r3, #4]
 8007e62:	085b      	lsrs	r3, r3, #1
 8007e64:	441a      	add	r2, r3
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	685b      	ldr	r3, [r3, #4]
 8007e6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e6e:	b29b      	uxth	r3, r3
 8007e70:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007e72:	693b      	ldr	r3, [r7, #16]
 8007e74:	2b0f      	cmp	r3, #15
 8007e76:	d916      	bls.n	8007ea6 <UART_SetConfig+0x19e>
 8007e78:	693b      	ldr	r3, [r7, #16]
 8007e7a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007e7e:	d212      	bcs.n	8007ea6 <UART_SetConfig+0x19e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007e80:	693b      	ldr	r3, [r7, #16]
 8007e82:	b29b      	uxth	r3, r3
 8007e84:	f023 030f 	bic.w	r3, r3, #15
 8007e88:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007e8a:	693b      	ldr	r3, [r7, #16]
 8007e8c:	085b      	lsrs	r3, r3, #1
 8007e8e:	b29b      	uxth	r3, r3
 8007e90:	f003 0307 	and.w	r3, r3, #7
 8007e94:	b29a      	uxth	r2, r3
 8007e96:	89fb      	ldrh	r3, [r7, #14]
 8007e98:	4313      	orrs	r3, r2
 8007e9a:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	89fa      	ldrh	r2, [r7, #14]
 8007ea2:	60da      	str	r2, [r3, #12]
 8007ea4:	e04e      	b.n	8007f44 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8007ea6:	2301      	movs	r3, #1
 8007ea8:	77bb      	strb	r3, [r7, #30]
 8007eaa:	e04b      	b.n	8007f44 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007eac:	7ffb      	ldrb	r3, [r7, #31]
 8007eae:	2b08      	cmp	r3, #8
 8007eb0:	d827      	bhi.n	8007f02 <UART_SetConfig+0x1fa>
 8007eb2:	a201      	add	r2, pc, #4	; (adr r2, 8007eb8 <UART_SetConfig+0x1b0>)
 8007eb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007eb8:	08007edd 	.word	0x08007edd
 8007ebc:	08007ee5 	.word	0x08007ee5
 8007ec0:	08007eed 	.word	0x08007eed
 8007ec4:	08007f03 	.word	0x08007f03
 8007ec8:	08007ef3 	.word	0x08007ef3
 8007ecc:	08007f03 	.word	0x08007f03
 8007ed0:	08007f03 	.word	0x08007f03
 8007ed4:	08007f03 	.word	0x08007f03
 8007ed8:	08007efb 	.word	0x08007efb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007edc:	f7fe f9c2 	bl	8006264 <HAL_RCC_GetPCLK1Freq>
 8007ee0:	61b8      	str	r0, [r7, #24]
        break;
 8007ee2:	e013      	b.n	8007f0c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007ee4:	f7fe f9e0 	bl	80062a8 <HAL_RCC_GetPCLK2Freq>
 8007ee8:	61b8      	str	r0, [r7, #24]
        break;
 8007eea:	e00f      	b.n	8007f0c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007eec:	4b20      	ldr	r3, [pc, #128]	; (8007f70 <UART_SetConfig+0x268>)
 8007eee:	61bb      	str	r3, [r7, #24]
        break;
 8007ef0:	e00c      	b.n	8007f0c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007ef2:	f7fe f93f 	bl	8006174 <HAL_RCC_GetSysClockFreq>
 8007ef6:	61b8      	str	r0, [r7, #24]
        break;
 8007ef8:	e008      	b.n	8007f0c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007efa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007efe:	61bb      	str	r3, [r7, #24]
        break;
 8007f00:	e004      	b.n	8007f0c <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8007f02:	2300      	movs	r3, #0
 8007f04:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007f06:	2301      	movs	r3, #1
 8007f08:	77bb      	strb	r3, [r7, #30]
        break;
 8007f0a:	bf00      	nop
    }

    if (pclk != 0U)
 8007f0c:	69bb      	ldr	r3, [r7, #24]
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d018      	beq.n	8007f44 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	685b      	ldr	r3, [r3, #4]
 8007f16:	085a      	lsrs	r2, r3, #1
 8007f18:	69bb      	ldr	r3, [r7, #24]
 8007f1a:	441a      	add	r2, r3
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	685b      	ldr	r3, [r3, #4]
 8007f20:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f24:	b29b      	uxth	r3, r3
 8007f26:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007f28:	693b      	ldr	r3, [r7, #16]
 8007f2a:	2b0f      	cmp	r3, #15
 8007f2c:	d908      	bls.n	8007f40 <UART_SetConfig+0x238>
 8007f2e:	693b      	ldr	r3, [r7, #16]
 8007f30:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007f34:	d204      	bcs.n	8007f40 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = usartdiv;
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	693a      	ldr	r2, [r7, #16]
 8007f3c:	60da      	str	r2, [r3, #12]
 8007f3e:	e001      	b.n	8007f44 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8007f40:	2301      	movs	r3, #1
 8007f42:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	2200      	movs	r2, #0
 8007f48:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	2200      	movs	r2, #0
 8007f4e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8007f50:	7fbb      	ldrb	r3, [r7, #30]
}
 8007f52:	4618      	mov	r0, r3
 8007f54:	3720      	adds	r7, #32
 8007f56:	46bd      	mov	sp, r7
 8007f58:	bd80      	pop	{r7, pc}
 8007f5a:	bf00      	nop
 8007f5c:	efff69f3 	.word	0xefff69f3
 8007f60:	40013800 	.word	0x40013800
 8007f64:	40021000 	.word	0x40021000
 8007f68:	40004400 	.word	0x40004400
 8007f6c:	40004800 	.word	0x40004800
 8007f70:	007a1200 	.word	0x007a1200

08007f74 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007f74:	b480      	push	{r7}
 8007f76:	b083      	sub	sp, #12
 8007f78:	af00      	add	r7, sp, #0
 8007f7a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f80:	f003 0301 	and.w	r3, r3, #1
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d00a      	beq.n	8007f9e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	685b      	ldr	r3, [r3, #4]
 8007f8e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	430a      	orrs	r2, r1
 8007f9c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fa2:	f003 0302 	and.w	r3, r3, #2
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d00a      	beq.n	8007fc0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	685b      	ldr	r3, [r3, #4]
 8007fb0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	430a      	orrs	r2, r1
 8007fbe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fc4:	f003 0304 	and.w	r3, r3, #4
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d00a      	beq.n	8007fe2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	685b      	ldr	r3, [r3, #4]
 8007fd2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	430a      	orrs	r2, r1
 8007fe0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fe6:	f003 0308 	and.w	r3, r3, #8
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d00a      	beq.n	8008004 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	685b      	ldr	r3, [r3, #4]
 8007ff4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	430a      	orrs	r2, r1
 8008002:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008008:	f003 0310 	and.w	r3, r3, #16
 800800c:	2b00      	cmp	r3, #0
 800800e:	d00a      	beq.n	8008026 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	689b      	ldr	r3, [r3, #8]
 8008016:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	430a      	orrs	r2, r1
 8008024:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800802a:	f003 0320 	and.w	r3, r3, #32
 800802e:	2b00      	cmp	r3, #0
 8008030:	d00a      	beq.n	8008048 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	689b      	ldr	r3, [r3, #8]
 8008038:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	430a      	orrs	r2, r1
 8008046:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800804c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008050:	2b00      	cmp	r3, #0
 8008052:	d01a      	beq.n	800808a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	685b      	ldr	r3, [r3, #4]
 800805a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	430a      	orrs	r2, r1
 8008068:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800806e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008072:	d10a      	bne.n	800808a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	685b      	ldr	r3, [r3, #4]
 800807a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	430a      	orrs	r2, r1
 8008088:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800808e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008092:	2b00      	cmp	r3, #0
 8008094:	d00a      	beq.n	80080ac <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	685b      	ldr	r3, [r3, #4]
 800809c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	430a      	orrs	r2, r1
 80080aa:	605a      	str	r2, [r3, #4]
  }
}
 80080ac:	bf00      	nop
 80080ae:	370c      	adds	r7, #12
 80080b0:	46bd      	mov	sp, r7
 80080b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080b6:	4770      	bx	lr

080080b8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80080b8:	b580      	push	{r7, lr}
 80080ba:	b086      	sub	sp, #24
 80080bc:	af02      	add	r7, sp, #8
 80080be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	2200      	movs	r2, #0
 80080c4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80080c8:	f7fa ff36 	bl	8002f38 <HAL_GetTick>
 80080cc:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	f003 0308 	and.w	r3, r3, #8
 80080d8:	2b08      	cmp	r3, #8
 80080da:	d10e      	bne.n	80080fa <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80080dc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80080e0:	9300      	str	r3, [sp, #0]
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	2200      	movs	r2, #0
 80080e6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80080ea:	6878      	ldr	r0, [r7, #4]
 80080ec:	f000 f82d 	bl	800814a <UART_WaitOnFlagUntilTimeout>
 80080f0:	4603      	mov	r3, r0
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d001      	beq.n	80080fa <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80080f6:	2303      	movs	r3, #3
 80080f8:	e023      	b.n	8008142 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	f003 0304 	and.w	r3, r3, #4
 8008104:	2b04      	cmp	r3, #4
 8008106:	d10e      	bne.n	8008126 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008108:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800810c:	9300      	str	r3, [sp, #0]
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	2200      	movs	r2, #0
 8008112:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008116:	6878      	ldr	r0, [r7, #4]
 8008118:	f000 f817 	bl	800814a <UART_WaitOnFlagUntilTimeout>
 800811c:	4603      	mov	r3, r0
 800811e:	2b00      	cmp	r3, #0
 8008120:	d001      	beq.n	8008126 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008122:	2303      	movs	r3, #3
 8008124:	e00d      	b.n	8008142 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	2220      	movs	r2, #32
 800812a:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	2220      	movs	r2, #32
 8008130:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	2200      	movs	r2, #0
 8008136:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	2200      	movs	r2, #0
 800813c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8008140:	2300      	movs	r3, #0
}
 8008142:	4618      	mov	r0, r3
 8008144:	3710      	adds	r7, #16
 8008146:	46bd      	mov	sp, r7
 8008148:	bd80      	pop	{r7, pc}

0800814a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800814a:	b580      	push	{r7, lr}
 800814c:	b09c      	sub	sp, #112	; 0x70
 800814e:	af00      	add	r7, sp, #0
 8008150:	60f8      	str	r0, [r7, #12]
 8008152:	60b9      	str	r1, [r7, #8]
 8008154:	603b      	str	r3, [r7, #0]
 8008156:	4613      	mov	r3, r2
 8008158:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800815a:	e0a5      	b.n	80082a8 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800815c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800815e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008162:	f000 80a1 	beq.w	80082a8 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008166:	f7fa fee7 	bl	8002f38 <HAL_GetTick>
 800816a:	4602      	mov	r2, r0
 800816c:	683b      	ldr	r3, [r7, #0]
 800816e:	1ad3      	subs	r3, r2, r3
 8008170:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8008172:	429a      	cmp	r2, r3
 8008174:	d302      	bcc.n	800817c <UART_WaitOnFlagUntilTimeout+0x32>
 8008176:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008178:	2b00      	cmp	r3, #0
 800817a:	d13e      	bne.n	80081fa <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008182:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008184:	e853 3f00 	ldrex	r3, [r3]
 8008188:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800818a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800818c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008190:	667b      	str	r3, [r7, #100]	; 0x64
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	461a      	mov	r2, r3
 8008198:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800819a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800819c:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800819e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80081a0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80081a2:	e841 2300 	strex	r3, r2, [r1]
 80081a6:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80081a8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d1e6      	bne.n	800817c <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	3308      	adds	r3, #8
 80081b4:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80081b8:	e853 3f00 	ldrex	r3, [r3]
 80081bc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80081be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081c0:	f023 0301 	bic.w	r3, r3, #1
 80081c4:	663b      	str	r3, [r7, #96]	; 0x60
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	3308      	adds	r3, #8
 80081cc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80081ce:	64ba      	str	r2, [r7, #72]	; 0x48
 80081d0:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081d2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80081d4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80081d6:	e841 2300 	strex	r3, r2, [r1]
 80081da:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80081dc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d1e5      	bne.n	80081ae <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	2220      	movs	r2, #32
 80081e6:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	2220      	movs	r2, #32
 80081ec:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	2200      	movs	r2, #0
 80081f2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80081f6:	2303      	movs	r3, #3
 80081f8:	e067      	b.n	80082ca <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	f003 0304 	and.w	r3, r3, #4
 8008204:	2b00      	cmp	r3, #0
 8008206:	d04f      	beq.n	80082a8 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	69db      	ldr	r3, [r3, #28]
 800820e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008212:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008216:	d147      	bne.n	80082a8 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008220:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008228:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800822a:	e853 3f00 	ldrex	r3, [r3]
 800822e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008230:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008232:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008236:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	461a      	mov	r2, r3
 800823e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008240:	637b      	str	r3, [r7, #52]	; 0x34
 8008242:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008244:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008246:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008248:	e841 2300 	strex	r3, r2, [r1]
 800824c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800824e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008250:	2b00      	cmp	r3, #0
 8008252:	d1e6      	bne.n	8008222 <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	3308      	adds	r3, #8
 800825a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800825c:	697b      	ldr	r3, [r7, #20]
 800825e:	e853 3f00 	ldrex	r3, [r3]
 8008262:	613b      	str	r3, [r7, #16]
   return(result);
 8008264:	693b      	ldr	r3, [r7, #16]
 8008266:	f023 0301 	bic.w	r3, r3, #1
 800826a:	66bb      	str	r3, [r7, #104]	; 0x68
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	3308      	adds	r3, #8
 8008272:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8008274:	623a      	str	r2, [r7, #32]
 8008276:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008278:	69f9      	ldr	r1, [r7, #28]
 800827a:	6a3a      	ldr	r2, [r7, #32]
 800827c:	e841 2300 	strex	r3, r2, [r1]
 8008280:	61bb      	str	r3, [r7, #24]
   return(result);
 8008282:	69bb      	ldr	r3, [r7, #24]
 8008284:	2b00      	cmp	r3, #0
 8008286:	d1e5      	bne.n	8008254 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	2220      	movs	r2, #32
 800828c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	2220      	movs	r2, #32
 8008292:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	2220      	movs	r2, #32
 8008298:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	2200      	movs	r2, #0
 80082a0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80082a4:	2303      	movs	r3, #3
 80082a6:	e010      	b.n	80082ca <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	69da      	ldr	r2, [r3, #28]
 80082ae:	68bb      	ldr	r3, [r7, #8]
 80082b0:	4013      	ands	r3, r2
 80082b2:	68ba      	ldr	r2, [r7, #8]
 80082b4:	429a      	cmp	r2, r3
 80082b6:	bf0c      	ite	eq
 80082b8:	2301      	moveq	r3, #1
 80082ba:	2300      	movne	r3, #0
 80082bc:	b2db      	uxtb	r3, r3
 80082be:	461a      	mov	r2, r3
 80082c0:	79fb      	ldrb	r3, [r7, #7]
 80082c2:	429a      	cmp	r2, r3
 80082c4:	f43f af4a 	beq.w	800815c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80082c8:	2300      	movs	r3, #0
}
 80082ca:	4618      	mov	r0, r3
 80082cc:	3770      	adds	r7, #112	; 0x70
 80082ce:	46bd      	mov	sp, r7
 80082d0:	bd80      	pop	{r7, pc}
	...

080082d4 <__libc_init_array>:
 80082d4:	b570      	push	{r4, r5, r6, lr}
 80082d6:	4d0d      	ldr	r5, [pc, #52]	; (800830c <__libc_init_array+0x38>)
 80082d8:	4c0d      	ldr	r4, [pc, #52]	; (8008310 <__libc_init_array+0x3c>)
 80082da:	1b64      	subs	r4, r4, r5
 80082dc:	10a4      	asrs	r4, r4, #2
 80082de:	2600      	movs	r6, #0
 80082e0:	42a6      	cmp	r6, r4
 80082e2:	d109      	bne.n	80082f8 <__libc_init_array+0x24>
 80082e4:	4d0b      	ldr	r5, [pc, #44]	; (8008314 <__libc_init_array+0x40>)
 80082e6:	4c0c      	ldr	r4, [pc, #48]	; (8008318 <__libc_init_array+0x44>)
 80082e8:	f000 f820 	bl	800832c <_init>
 80082ec:	1b64      	subs	r4, r4, r5
 80082ee:	10a4      	asrs	r4, r4, #2
 80082f0:	2600      	movs	r6, #0
 80082f2:	42a6      	cmp	r6, r4
 80082f4:	d105      	bne.n	8008302 <__libc_init_array+0x2e>
 80082f6:	bd70      	pop	{r4, r5, r6, pc}
 80082f8:	f855 3b04 	ldr.w	r3, [r5], #4
 80082fc:	4798      	blx	r3
 80082fe:	3601      	adds	r6, #1
 8008300:	e7ee      	b.n	80082e0 <__libc_init_array+0xc>
 8008302:	f855 3b04 	ldr.w	r3, [r5], #4
 8008306:	4798      	blx	r3
 8008308:	3601      	adds	r6, #1
 800830a:	e7f2      	b.n	80082f2 <__libc_init_array+0x1e>
 800830c:	0800837c 	.word	0x0800837c
 8008310:	0800837c 	.word	0x0800837c
 8008314:	0800837c 	.word	0x0800837c
 8008318:	08008380 	.word	0x08008380

0800831c <memset>:
 800831c:	4402      	add	r2, r0
 800831e:	4603      	mov	r3, r0
 8008320:	4293      	cmp	r3, r2
 8008322:	d100      	bne.n	8008326 <memset+0xa>
 8008324:	4770      	bx	lr
 8008326:	f803 1b01 	strb.w	r1, [r3], #1
 800832a:	e7f9      	b.n	8008320 <memset+0x4>

0800832c <_init>:
 800832c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800832e:	bf00      	nop
 8008330:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008332:	bc08      	pop	{r3}
 8008334:	469e      	mov	lr, r3
 8008336:	4770      	bx	lr

08008338 <_fini>:
 8008338:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800833a:	bf00      	nop
 800833c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800833e:	bc08      	pop	{r3}
 8008340:	469e      	mov	lr, r3
 8008342:	4770      	bx	lr
