Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Dec 26 15:15:18 2020
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file PR_LED_PE_timing_summary_routed.rpt -pb PR_LED_PE_timing_summary_routed.pb -rpx PR_LED_PE_timing_summary_routed.rpx -warn_on_violation
| Design       : PR_LED_PE
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.567        0.000                      0                  260        0.262        0.000                      0                  260        4.500        0.000                       0                   133  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.567        0.000                      0                  260        0.262        0.000                      0                  260        4.500        0.000                       0                   133  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.567ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.567ns  (required time - arrival time)
  Source:                 genblk1[3].toggleBlk/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[3].toggleBlk/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.850ns  (logic 2.481ns (42.411%)  route 3.369ns (57.589%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         nolabel_line7/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=133, routed)         1.727     3.021    boundary       genblk1[3].toggleBlk/clk
    SLICE_X79Y16         FDRE                                         r  reconfigurable genblk1[3].toggleBlk/count_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X79Y16         FDRE (Prop_fdre_C_Q)         0.456     3.477 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]/Q
                         net (fo=3, routed)           0.547     4.024    reconfigurable genblk1[3].toggleBlk/count_reg[0]
    SLICE_X78Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.604 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     4.604    reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_17_n_0
    SLICE_X78Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.718 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.718    reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_13_n_0
    SLICE_X78Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.832 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.832    reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_14_n_0
    SLICE_X78Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.946 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.946    reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_16_n_0
    SLICE_X78Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.060 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.060    reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_15_n_0
    SLICE_X78Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.174 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.174    reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_10_n_0
    SLICE_X78Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.288 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.288    reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_11_n_0
    SLICE_X78Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.622 f  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.807     6.430    reconfigurable genblk1[3].toggleBlk/p_0_in[30]
    SLICE_X77Y23         LUT2 (Prop_lut2_I0_O)        0.303     6.733 f  reconfigurable genblk1[3].toggleBlk/count[0]_i_7/O
                         net (fo=1, routed)           0.938     7.671    reconfigurable genblk1[3].toggleBlk/count[0]_i_7_n_0
    SLICE_X77Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.795 r  reconfigurable genblk1[3].toggleBlk/count[0]_i_1/O
                         net (fo=33, routed)          1.076     8.871    reconfigurable genblk1[3].toggleBlk/clear
    SLICE_X79Y16         FDRE                                         r  reconfigurable genblk1[3].toggleBlk/count_reg[0]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         nolabel_line7/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=133, routed)         1.554    12.733    boundary       genblk1[3].toggleBlk/clk
    SLICE_X79Y16         FDRE                                         r  reconfigurable genblk1[3].toggleBlk/count_reg[0]/C
                         clock pessimism              0.288    13.021                     
                         clock uncertainty           -0.154    12.867                     
    SLICE_X79Y16         FDRE (Setup_fdre_C_R)       -0.429    12.438    reconfigurable   genblk1[3].toggleBlk/count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.438                     
                         arrival time                          -8.871                     
  -------------------------------------------------------------------
                         slack                                  3.567                     

Slack (MET) :             3.567ns  (required time - arrival time)
  Source:                 genblk1[3].toggleBlk/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[3].toggleBlk/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.850ns  (logic 2.481ns (42.411%)  route 3.369ns (57.589%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         nolabel_line7/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=133, routed)         1.727     3.021    boundary       genblk1[3].toggleBlk/clk
    SLICE_X79Y16         FDRE                                         r  reconfigurable genblk1[3].toggleBlk/count_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X79Y16         FDRE (Prop_fdre_C_Q)         0.456     3.477 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]/Q
                         net (fo=3, routed)           0.547     4.024    reconfigurable genblk1[3].toggleBlk/count_reg[0]
    SLICE_X78Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.604 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     4.604    reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_17_n_0
    SLICE_X78Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.718 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.718    reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_13_n_0
    SLICE_X78Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.832 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.832    reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_14_n_0
    SLICE_X78Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.946 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.946    reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_16_n_0
    SLICE_X78Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.060 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.060    reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_15_n_0
    SLICE_X78Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.174 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.174    reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_10_n_0
    SLICE_X78Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.288 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.288    reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_11_n_0
    SLICE_X78Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.622 f  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.807     6.430    reconfigurable genblk1[3].toggleBlk/p_0_in[30]
    SLICE_X77Y23         LUT2 (Prop_lut2_I0_O)        0.303     6.733 f  reconfigurable genblk1[3].toggleBlk/count[0]_i_7/O
                         net (fo=1, routed)           0.938     7.671    reconfigurable genblk1[3].toggleBlk/count[0]_i_7_n_0
    SLICE_X77Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.795 r  reconfigurable genblk1[3].toggleBlk/count[0]_i_1/O
                         net (fo=33, routed)          1.076     8.871    reconfigurable genblk1[3].toggleBlk/clear
    SLICE_X79Y16         FDRE                                         r  reconfigurable genblk1[3].toggleBlk/count_reg[1]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         nolabel_line7/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=133, routed)         1.554    12.733    boundary       genblk1[3].toggleBlk/clk
    SLICE_X79Y16         FDRE                                         r  reconfigurable genblk1[3].toggleBlk/count_reg[1]/C
                         clock pessimism              0.288    13.021                     
                         clock uncertainty           -0.154    12.867                     
    SLICE_X79Y16         FDRE (Setup_fdre_C_R)       -0.429    12.438    reconfigurable   genblk1[3].toggleBlk/count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.438                     
                         arrival time                          -8.871                     
  -------------------------------------------------------------------
                         slack                                  3.567                     

Slack (MET) :             3.567ns  (required time - arrival time)
  Source:                 genblk1[3].toggleBlk/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[3].toggleBlk/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.850ns  (logic 2.481ns (42.411%)  route 3.369ns (57.589%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         nolabel_line7/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=133, routed)         1.727     3.021    boundary       genblk1[3].toggleBlk/clk
    SLICE_X79Y16         FDRE                                         r  reconfigurable genblk1[3].toggleBlk/count_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X79Y16         FDRE (Prop_fdre_C_Q)         0.456     3.477 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]/Q
                         net (fo=3, routed)           0.547     4.024    reconfigurable genblk1[3].toggleBlk/count_reg[0]
    SLICE_X78Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.604 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     4.604    reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_17_n_0
    SLICE_X78Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.718 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.718    reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_13_n_0
    SLICE_X78Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.832 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.832    reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_14_n_0
    SLICE_X78Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.946 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.946    reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_16_n_0
    SLICE_X78Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.060 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.060    reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_15_n_0
    SLICE_X78Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.174 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.174    reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_10_n_0
    SLICE_X78Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.288 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.288    reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_11_n_0
    SLICE_X78Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.622 f  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.807     6.430    reconfigurable genblk1[3].toggleBlk/p_0_in[30]
    SLICE_X77Y23         LUT2 (Prop_lut2_I0_O)        0.303     6.733 f  reconfigurable genblk1[3].toggleBlk/count[0]_i_7/O
                         net (fo=1, routed)           0.938     7.671    reconfigurable genblk1[3].toggleBlk/count[0]_i_7_n_0
    SLICE_X77Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.795 r  reconfigurable genblk1[3].toggleBlk/count[0]_i_1/O
                         net (fo=33, routed)          1.076     8.871    reconfigurable genblk1[3].toggleBlk/clear
    SLICE_X79Y16         FDRE                                         r  reconfigurable genblk1[3].toggleBlk/count_reg[2]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         nolabel_line7/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=133, routed)         1.554    12.733    boundary       genblk1[3].toggleBlk/clk
    SLICE_X79Y16         FDRE                                         r  reconfigurable genblk1[3].toggleBlk/count_reg[2]/C
                         clock pessimism              0.288    13.021                     
                         clock uncertainty           -0.154    12.867                     
    SLICE_X79Y16         FDRE (Setup_fdre_C_R)       -0.429    12.438    reconfigurable   genblk1[3].toggleBlk/count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.438                     
                         arrival time                          -8.871                     
  -------------------------------------------------------------------
                         slack                                  3.567                     

Slack (MET) :             3.567ns  (required time - arrival time)
  Source:                 genblk1[3].toggleBlk/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[3].toggleBlk/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.850ns  (logic 2.481ns (42.411%)  route 3.369ns (57.589%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         nolabel_line7/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=133, routed)         1.727     3.021    boundary       genblk1[3].toggleBlk/clk
    SLICE_X79Y16         FDRE                                         r  reconfigurable genblk1[3].toggleBlk/count_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X79Y16         FDRE (Prop_fdre_C_Q)         0.456     3.477 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]/Q
                         net (fo=3, routed)           0.547     4.024    reconfigurable genblk1[3].toggleBlk/count_reg[0]
    SLICE_X78Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.604 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     4.604    reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_17_n_0
    SLICE_X78Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.718 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.718    reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_13_n_0
    SLICE_X78Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.832 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.832    reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_14_n_0
    SLICE_X78Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.946 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.946    reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_16_n_0
    SLICE_X78Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.060 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.060    reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_15_n_0
    SLICE_X78Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.174 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.174    reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_10_n_0
    SLICE_X78Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.288 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.288    reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_11_n_0
    SLICE_X78Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.622 f  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.807     6.430    reconfigurable genblk1[3].toggleBlk/p_0_in[30]
    SLICE_X77Y23         LUT2 (Prop_lut2_I0_O)        0.303     6.733 f  reconfigurable genblk1[3].toggleBlk/count[0]_i_7/O
                         net (fo=1, routed)           0.938     7.671    reconfigurable genblk1[3].toggleBlk/count[0]_i_7_n_0
    SLICE_X77Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.795 r  reconfigurable genblk1[3].toggleBlk/count[0]_i_1/O
                         net (fo=33, routed)          1.076     8.871    reconfigurable genblk1[3].toggleBlk/clear
    SLICE_X79Y16         FDRE                                         r  reconfigurable genblk1[3].toggleBlk/count_reg[3]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         nolabel_line7/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=133, routed)         1.554    12.733    boundary       genblk1[3].toggleBlk/clk
    SLICE_X79Y16         FDRE                                         r  reconfigurable genblk1[3].toggleBlk/count_reg[3]/C
                         clock pessimism              0.288    13.021                     
                         clock uncertainty           -0.154    12.867                     
    SLICE_X79Y16         FDRE (Setup_fdre_C_R)       -0.429    12.438    reconfigurable   genblk1[3].toggleBlk/count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.438                     
                         arrival time                          -8.871                     
  -------------------------------------------------------------------
                         slack                                  3.567                     

Slack (MET) :             3.673ns  (required time - arrival time)
  Source:                 genblk1[3].toggleBlk/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[3].toggleBlk/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.712ns  (logic 2.481ns (43.438%)  route 3.231ns (56.562%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 12.726 - 10.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         nolabel_line7/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=133, routed)         1.727     3.021    boundary       genblk1[3].toggleBlk/clk
    SLICE_X79Y16         FDRE                                         r  reconfigurable genblk1[3].toggleBlk/count_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X79Y16         FDRE (Prop_fdre_C_Q)         0.456     3.477 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]/Q
                         net (fo=3, routed)           0.547     4.024    reconfigurable genblk1[3].toggleBlk/count_reg[0]
    SLICE_X78Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.604 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     4.604    reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_17_n_0
    SLICE_X78Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.718 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.718    reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_13_n_0
    SLICE_X78Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.832 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.832    reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_14_n_0
    SLICE_X78Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.946 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.946    reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_16_n_0
    SLICE_X78Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.060 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.060    reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_15_n_0
    SLICE_X78Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.174 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.174    reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_10_n_0
    SLICE_X78Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.288 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.288    reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_11_n_0
    SLICE_X78Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.622 f  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.807     6.430    reconfigurable genblk1[3].toggleBlk/p_0_in[30]
    SLICE_X77Y23         LUT2 (Prop_lut2_I0_O)        0.303     6.733 f  reconfigurable genblk1[3].toggleBlk/count[0]_i_7/O
                         net (fo=1, routed)           0.938     7.671    reconfigurable genblk1[3].toggleBlk/count[0]_i_7_n_0
    SLICE_X77Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.795 r  reconfigurable genblk1[3].toggleBlk/count[0]_i_1/O
                         net (fo=33, routed)          0.938     8.733    reconfigurable genblk1[3].toggleBlk/clear
    SLICE_X79Y23         FDRE                                         r  reconfigurable genblk1[3].toggleBlk/count_reg[28]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         nolabel_line7/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=133, routed)         1.546    12.726    boundary       genblk1[3].toggleBlk/clk
    SLICE_X79Y23         FDRE                                         r  reconfigurable genblk1[3].toggleBlk/count_reg[28]/C
                         clock pessimism              0.264    12.989                     
                         clock uncertainty           -0.154    12.835                     
    SLICE_X79Y23         FDRE (Setup_fdre_C_R)       -0.429    12.406    reconfigurable   genblk1[3].toggleBlk/count_reg[28]
  -------------------------------------------------------------------
                         required time                         12.406                     
                         arrival time                          -8.733                     
  -------------------------------------------------------------------
                         slack                                  3.673                     

Slack (MET) :             3.673ns  (required time - arrival time)
  Source:                 genblk1[3].toggleBlk/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[3].toggleBlk/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.712ns  (logic 2.481ns (43.438%)  route 3.231ns (56.562%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 12.726 - 10.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         nolabel_line7/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=133, routed)         1.727     3.021    boundary       genblk1[3].toggleBlk/clk
    SLICE_X79Y16         FDRE                                         r  reconfigurable genblk1[3].toggleBlk/count_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X79Y16         FDRE (Prop_fdre_C_Q)         0.456     3.477 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]/Q
                         net (fo=3, routed)           0.547     4.024    reconfigurable genblk1[3].toggleBlk/count_reg[0]
    SLICE_X78Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.604 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     4.604    reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_17_n_0
    SLICE_X78Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.718 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.718    reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_13_n_0
    SLICE_X78Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.832 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.832    reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_14_n_0
    SLICE_X78Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.946 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.946    reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_16_n_0
    SLICE_X78Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.060 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.060    reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_15_n_0
    SLICE_X78Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.174 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.174    reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_10_n_0
    SLICE_X78Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.288 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.288    reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_11_n_0
    SLICE_X78Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.622 f  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.807     6.430    reconfigurable genblk1[3].toggleBlk/p_0_in[30]
    SLICE_X77Y23         LUT2 (Prop_lut2_I0_O)        0.303     6.733 f  reconfigurable genblk1[3].toggleBlk/count[0]_i_7/O
                         net (fo=1, routed)           0.938     7.671    reconfigurable genblk1[3].toggleBlk/count[0]_i_7_n_0
    SLICE_X77Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.795 r  reconfigurable genblk1[3].toggleBlk/count[0]_i_1/O
                         net (fo=33, routed)          0.938     8.733    reconfigurable genblk1[3].toggleBlk/clear
    SLICE_X79Y23         FDRE                                         r  reconfigurable genblk1[3].toggleBlk/count_reg[29]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         nolabel_line7/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=133, routed)         1.546    12.726    boundary       genblk1[3].toggleBlk/clk
    SLICE_X79Y23         FDRE                                         r  reconfigurable genblk1[3].toggleBlk/count_reg[29]/C
                         clock pessimism              0.264    12.989                     
                         clock uncertainty           -0.154    12.835                     
    SLICE_X79Y23         FDRE (Setup_fdre_C_R)       -0.429    12.406    reconfigurable   genblk1[3].toggleBlk/count_reg[29]
  -------------------------------------------------------------------
                         required time                         12.406                     
                         arrival time                          -8.733                     
  -------------------------------------------------------------------
                         slack                                  3.673                     

Slack (MET) :             3.673ns  (required time - arrival time)
  Source:                 genblk1[3].toggleBlk/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[3].toggleBlk/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.712ns  (logic 2.481ns (43.438%)  route 3.231ns (56.562%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 12.726 - 10.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         nolabel_line7/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=133, routed)         1.727     3.021    boundary       genblk1[3].toggleBlk/clk
    SLICE_X79Y16         FDRE                                         r  reconfigurable genblk1[3].toggleBlk/count_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X79Y16         FDRE (Prop_fdre_C_Q)         0.456     3.477 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]/Q
                         net (fo=3, routed)           0.547     4.024    reconfigurable genblk1[3].toggleBlk/count_reg[0]
    SLICE_X78Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.604 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     4.604    reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_17_n_0
    SLICE_X78Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.718 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.718    reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_13_n_0
    SLICE_X78Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.832 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.832    reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_14_n_0
    SLICE_X78Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.946 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.946    reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_16_n_0
    SLICE_X78Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.060 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.060    reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_15_n_0
    SLICE_X78Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.174 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.174    reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_10_n_0
    SLICE_X78Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.288 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.288    reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_11_n_0
    SLICE_X78Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.622 f  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.807     6.430    reconfigurable genblk1[3].toggleBlk/p_0_in[30]
    SLICE_X77Y23         LUT2 (Prop_lut2_I0_O)        0.303     6.733 f  reconfigurable genblk1[3].toggleBlk/count[0]_i_7/O
                         net (fo=1, routed)           0.938     7.671    reconfigurable genblk1[3].toggleBlk/count[0]_i_7_n_0
    SLICE_X77Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.795 r  reconfigurable genblk1[3].toggleBlk/count[0]_i_1/O
                         net (fo=33, routed)          0.938     8.733    reconfigurable genblk1[3].toggleBlk/clear
    SLICE_X79Y23         FDRE                                         r  reconfigurable genblk1[3].toggleBlk/count_reg[30]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         nolabel_line7/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=133, routed)         1.546    12.726    boundary       genblk1[3].toggleBlk/clk
    SLICE_X79Y23         FDRE                                         r  reconfigurable genblk1[3].toggleBlk/count_reg[30]/C
                         clock pessimism              0.264    12.989                     
                         clock uncertainty           -0.154    12.835                     
    SLICE_X79Y23         FDRE (Setup_fdre_C_R)       -0.429    12.406    reconfigurable   genblk1[3].toggleBlk/count_reg[30]
  -------------------------------------------------------------------
                         required time                         12.406                     
                         arrival time                          -8.733                     
  -------------------------------------------------------------------
                         slack                                  3.673                     

Slack (MET) :             3.673ns  (required time - arrival time)
  Source:                 genblk1[3].toggleBlk/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[3].toggleBlk/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.712ns  (logic 2.481ns (43.438%)  route 3.231ns (56.562%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 12.726 - 10.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         nolabel_line7/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=133, routed)         1.727     3.021    boundary       genblk1[3].toggleBlk/clk
    SLICE_X79Y16         FDRE                                         r  reconfigurable genblk1[3].toggleBlk/count_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X79Y16         FDRE (Prop_fdre_C_Q)         0.456     3.477 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]/Q
                         net (fo=3, routed)           0.547     4.024    reconfigurable genblk1[3].toggleBlk/count_reg[0]
    SLICE_X78Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.604 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     4.604    reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_17_n_0
    SLICE_X78Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.718 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.718    reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_13_n_0
    SLICE_X78Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.832 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.832    reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_14_n_0
    SLICE_X78Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.946 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.946    reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_16_n_0
    SLICE_X78Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.060 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.060    reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_15_n_0
    SLICE_X78Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.174 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.174    reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_10_n_0
    SLICE_X78Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.288 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.288    reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_11_n_0
    SLICE_X78Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.622 f  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.807     6.430    reconfigurable genblk1[3].toggleBlk/p_0_in[30]
    SLICE_X77Y23         LUT2 (Prop_lut2_I0_O)        0.303     6.733 f  reconfigurable genblk1[3].toggleBlk/count[0]_i_7/O
                         net (fo=1, routed)           0.938     7.671    reconfigurable genblk1[3].toggleBlk/count[0]_i_7_n_0
    SLICE_X77Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.795 r  reconfigurable genblk1[3].toggleBlk/count[0]_i_1/O
                         net (fo=33, routed)          0.938     8.733    reconfigurable genblk1[3].toggleBlk/clear
    SLICE_X79Y23         FDRE                                         r  reconfigurable genblk1[3].toggleBlk/count_reg[31]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         nolabel_line7/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=133, routed)         1.546    12.726    boundary       genblk1[3].toggleBlk/clk
    SLICE_X79Y23         FDRE                                         r  reconfigurable genblk1[3].toggleBlk/count_reg[31]/C
                         clock pessimism              0.264    12.989                     
                         clock uncertainty           -0.154    12.835                     
    SLICE_X79Y23         FDRE (Setup_fdre_C_R)       -0.429    12.406    reconfigurable   genblk1[3].toggleBlk/count_reg[31]
  -------------------------------------------------------------------
                         required time                         12.406                     
                         arrival time                          -8.733                     
  -------------------------------------------------------------------
                         slack                                  3.673                     

Slack (MET) :             3.682ns  (required time - arrival time)
  Source:                 genblk1[3].toggleBlk/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[3].toggleBlk/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.707ns  (logic 2.481ns (43.476%)  route 3.226ns (56.524%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         nolabel_line7/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=133, routed)         1.727     3.021    boundary       genblk1[3].toggleBlk/clk
    SLICE_X79Y16         FDRE                                         r  reconfigurable genblk1[3].toggleBlk/count_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X79Y16         FDRE (Prop_fdre_C_Q)         0.456     3.477 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]/Q
                         net (fo=3, routed)           0.547     4.024    reconfigurable genblk1[3].toggleBlk/count_reg[0]
    SLICE_X78Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.604 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     4.604    reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_17_n_0
    SLICE_X78Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.718 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.718    reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_13_n_0
    SLICE_X78Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.832 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.832    reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_14_n_0
    SLICE_X78Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.946 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.946    reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_16_n_0
    SLICE_X78Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.060 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.060    reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_15_n_0
    SLICE_X78Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.174 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.174    reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_10_n_0
    SLICE_X78Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.288 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.288    reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_11_n_0
    SLICE_X78Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.622 f  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.807     6.430    reconfigurable genblk1[3].toggleBlk/p_0_in[30]
    SLICE_X77Y23         LUT2 (Prop_lut2_I0_O)        0.303     6.733 f  reconfigurable genblk1[3].toggleBlk/count[0]_i_7/O
                         net (fo=1, routed)           0.938     7.671    reconfigurable genblk1[3].toggleBlk/count[0]_i_7_n_0
    SLICE_X77Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.795 r  reconfigurable genblk1[3].toggleBlk/count[0]_i_1/O
                         net (fo=33, routed)          0.933     8.728    reconfigurable genblk1[3].toggleBlk/clear
    SLICE_X79Y19         FDRE                                         r  reconfigurable genblk1[3].toggleBlk/count_reg[12]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         nolabel_line7/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=133, routed)         1.550    12.729    boundary       genblk1[3].toggleBlk/clk
    SLICE_X79Y19         FDRE                                         r  reconfigurable genblk1[3].toggleBlk/count_reg[12]/C
                         clock pessimism              0.264    12.993                     
                         clock uncertainty           -0.154    12.839                     
    SLICE_X79Y19         FDRE (Setup_fdre_C_R)       -0.429    12.410    reconfigurable   genblk1[3].toggleBlk/count_reg[12]
  -------------------------------------------------------------------
                         required time                         12.410                     
                         arrival time                          -8.728                     
  -------------------------------------------------------------------
                         slack                                  3.682                     

Slack (MET) :             3.682ns  (required time - arrival time)
  Source:                 genblk1[3].toggleBlk/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[3].toggleBlk/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.707ns  (logic 2.481ns (43.476%)  route 3.226ns (56.524%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         nolabel_line7/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=133, routed)         1.727     3.021    boundary       genblk1[3].toggleBlk/clk
    SLICE_X79Y16         FDRE                                         r  reconfigurable genblk1[3].toggleBlk/count_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X79Y16         FDRE (Prop_fdre_C_Q)         0.456     3.477 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]/Q
                         net (fo=3, routed)           0.547     4.024    reconfigurable genblk1[3].toggleBlk/count_reg[0]
    SLICE_X78Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.604 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     4.604    reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_17_n_0
    SLICE_X78Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.718 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.718    reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_13_n_0
    SLICE_X78Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.832 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.832    reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_14_n_0
    SLICE_X78Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.946 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.946    reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_16_n_0
    SLICE_X78Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.060 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.060    reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_15_n_0
    SLICE_X78Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.174 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.174    reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_10_n_0
    SLICE_X78Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.288 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.288    reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_11_n_0
    SLICE_X78Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.622 f  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.807     6.430    reconfigurable genblk1[3].toggleBlk/p_0_in[30]
    SLICE_X77Y23         LUT2 (Prop_lut2_I0_O)        0.303     6.733 f  reconfigurable genblk1[3].toggleBlk/count[0]_i_7/O
                         net (fo=1, routed)           0.938     7.671    reconfigurable genblk1[3].toggleBlk/count[0]_i_7_n_0
    SLICE_X77Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.795 r  reconfigurable genblk1[3].toggleBlk/count[0]_i_1/O
                         net (fo=33, routed)          0.933     8.728    reconfigurable genblk1[3].toggleBlk/clear
    SLICE_X79Y19         FDRE                                         r  reconfigurable genblk1[3].toggleBlk/count_reg[13]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         nolabel_line7/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=133, routed)         1.550    12.729    boundary       genblk1[3].toggleBlk/clk
    SLICE_X79Y19         FDRE                                         r  reconfigurable genblk1[3].toggleBlk/count_reg[13]/C
                         clock pessimism              0.264    12.993                     
                         clock uncertainty           -0.154    12.839                     
    SLICE_X79Y19         FDRE (Setup_fdre_C_R)       -0.429    12.410    reconfigurable   genblk1[3].toggleBlk/count_reg[13]
  -------------------------------------------------------------------
                         required time                         12.410                     
                         arrival time                          -8.728                     
  -------------------------------------------------------------------
                         slack                                  3.682                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 genblk1[3].toggleBlk/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[3].toggleBlk/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         nolabel_line7/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=133, routed)         0.576     0.912    boundary       genblk1[3].toggleBlk/clk
    SLICE_X79Y23         FDRE                                         r  reconfigurable genblk1[3].toggleBlk/count_reg[31]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X79Y23         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  reconfigurable genblk1[3].toggleBlk/count_reg[31]/Q
                         net (fo=2, routed)           0.118     1.171    reconfigurable genblk1[3].toggleBlk/count_reg[31]
    SLICE_X79Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.279 r  reconfigurable genblk1[3].toggleBlk/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.279    reconfigurable genblk1[3].toggleBlk/count_reg[28]_i_1_n_4
    SLICE_X79Y23         FDRE                                         r  reconfigurable genblk1[3].toggleBlk/count_reg[31]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         nolabel_line7/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=133, routed)         0.842     1.208    boundary       genblk1[3].toggleBlk/clk
    SLICE_X79Y23         FDRE                                         r  reconfigurable genblk1[3].toggleBlk/count_reg[31]/C
                         clock pessimism             -0.296     0.912                     
    SLICE_X79Y23         FDRE (Hold_fdre_C_D)         0.105     1.017    reconfigurable   genblk1[3].toggleBlk/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.016                     
                         arrival time                           1.279                     
  -------------------------------------------------------------------
                         slack                                  0.262                     

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 genblk1[1].toggleBlk/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].toggleBlk/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         nolabel_line7/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=133, routed)         0.585     0.921    boundary       genblk1[1].toggleBlk/clk
    SLICE_X67Y46         FDRE                                         r  reconfigurable genblk1[1].toggleBlk/count_reg[31]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X67Y46         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  reconfigurable genblk1[1].toggleBlk/count_reg[31]/Q
                         net (fo=2, routed)           0.118     1.180    reconfigurable genblk1[1].toggleBlk/count_reg[31]
    SLICE_X67Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.288 r  reconfigurable genblk1[1].toggleBlk/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.288    reconfigurable genblk1[1].toggleBlk/count_reg[28]_i_1_n_4
    SLICE_X67Y46         FDRE                                         r  reconfigurable genblk1[1].toggleBlk/count_reg[31]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         nolabel_line7/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=133, routed)         0.853     1.219    boundary       genblk1[1].toggleBlk/clk
    SLICE_X67Y46         FDRE                                         r  reconfigurable genblk1[1].toggleBlk/count_reg[31]/C
                         clock pessimism             -0.298     0.921                     
    SLICE_X67Y46         FDRE (Hold_fdre_C_D)         0.105     1.026    reconfigurable   genblk1[1].toggleBlk/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.026                     
                         arrival time                           1.288                     
  -------------------------------------------------------------------
                         slack                                  0.262                     

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 genblk1[2].toggleBlk/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[2].toggleBlk/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         nolabel_line7/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=133, routed)         0.590     0.926    boundary       genblk1[2].toggleBlk/clk
    SLICE_X31Y44         FDRE                                         r  reconfigurable genblk1[2].toggleBlk/count_reg[31]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  reconfigurable genblk1[2].toggleBlk/count_reg[31]/Q
                         net (fo=2, routed)           0.118     1.185    reconfigurable genblk1[2].toggleBlk/count_reg[31]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.293 r  reconfigurable genblk1[2].toggleBlk/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.293    reconfigurable genblk1[2].toggleBlk/count_reg[28]_i_1_n_4
    SLICE_X31Y44         FDRE                                         r  reconfigurable genblk1[2].toggleBlk/count_reg[31]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         nolabel_line7/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=133, routed)         0.858     1.224    boundary       genblk1[2].toggleBlk/clk
    SLICE_X31Y44         FDRE                                         r  reconfigurable genblk1[2].toggleBlk/count_reg[31]/C
                         clock pessimism             -0.298     0.926                     
    SLICE_X31Y44         FDRE (Hold_fdre_C_D)         0.105     1.031    reconfigurable   genblk1[2].toggleBlk/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.031                     
                         arrival time                           1.293                     
  -------------------------------------------------------------------
                         slack                                  0.262                     

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 genblk1[2].toggleBlk/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[2].toggleBlk/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         nolabel_line7/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=133, routed)         0.587     0.923    boundary       genblk1[2].toggleBlk/clk
    SLICE_X31Y37         FDRE                                         r  reconfigurable genblk1[2].toggleBlk/count_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  reconfigurable genblk1[2].toggleBlk/count_reg[3]/Q
                         net (fo=2, routed)           0.119     1.183    reconfigurable genblk1[2].toggleBlk/count_reg[3]
    SLICE_X31Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.291 r  reconfigurable genblk1[2].toggleBlk/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.291    reconfigurable genblk1[2].toggleBlk/count_reg[0]_i_2_n_4
    SLICE_X31Y37         FDRE                                         r  reconfigurable genblk1[2].toggleBlk/count_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         nolabel_line7/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=133, routed)         0.854     1.220    boundary       genblk1[2].toggleBlk/clk
    SLICE_X31Y37         FDRE                                         r  reconfigurable genblk1[2].toggleBlk/count_reg[3]/C
                         clock pessimism             -0.297     0.923                     
    SLICE_X31Y37         FDRE (Hold_fdre_C_D)         0.105     1.028    reconfigurable   genblk1[2].toggleBlk/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.028                     
                         arrival time                           1.291                     
  -------------------------------------------------------------------
                         slack                                  0.263                     

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 genblk1[3].toggleBlk/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[3].toggleBlk/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         nolabel_line7/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=133, routed)         0.582     0.918    boundary       genblk1[3].toggleBlk/clk
    SLICE_X79Y17         FDRE                                         r  reconfigurable genblk1[3].toggleBlk/count_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X79Y17         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  reconfigurable genblk1[3].toggleBlk/count_reg[7]/Q
                         net (fo=2, routed)           0.119     1.178    reconfigurable genblk1[3].toggleBlk/count_reg[7]
    SLICE_X79Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.286 r  reconfigurable genblk1[3].toggleBlk/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.286    reconfigurable genblk1[3].toggleBlk/count_reg[4]_i_1_n_4
    SLICE_X79Y17         FDRE                                         r  reconfigurable genblk1[3].toggleBlk/count_reg[7]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         nolabel_line7/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=133, routed)         0.849     1.215    boundary       genblk1[3].toggleBlk/clk
    SLICE_X79Y17         FDRE                                         r  reconfigurable genblk1[3].toggleBlk/count_reg[7]/C
                         clock pessimism             -0.297     0.918                     
    SLICE_X79Y17         FDRE (Hold_fdre_C_D)         0.105     1.023    reconfigurable   genblk1[3].toggleBlk/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.023                     
                         arrival time                           1.286                     
  -------------------------------------------------------------------
                         slack                                  0.263                     

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 genblk1[1].toggleBlk/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].toggleBlk/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         nolabel_line7/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=133, routed)         0.583     0.919    boundary       genblk1[1].toggleBlk/clk
    SLICE_X67Y39         FDRE                                         r  reconfigurable genblk1[1].toggleBlk/count_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X67Y39         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  reconfigurable genblk1[1].toggleBlk/count_reg[3]/Q
                         net (fo=2, routed)           0.119     1.179    reconfigurable genblk1[1].toggleBlk/count_reg[3]
    SLICE_X67Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.287 r  reconfigurable genblk1[1].toggleBlk/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.287    reconfigurable genblk1[1].toggleBlk/count_reg[0]_i_2_n_4
    SLICE_X67Y39         FDRE                                         r  reconfigurable genblk1[1].toggleBlk/count_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         nolabel_line7/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=133, routed)         0.851     1.217    boundary       genblk1[1].toggleBlk/clk
    SLICE_X67Y39         FDRE                                         r  reconfigurable genblk1[1].toggleBlk/count_reg[3]/C
                         clock pessimism             -0.299     0.919                     
    SLICE_X67Y39         FDRE (Hold_fdre_C_D)         0.105     1.024    reconfigurable   genblk1[1].toggleBlk/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.024                     
                         arrival time                           1.287                     
  -------------------------------------------------------------------
                         slack                                  0.263                     

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 genblk1[2].toggleBlk/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[2].toggleBlk/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         nolabel_line7/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=133, routed)         0.588     0.924    boundary       genblk1[2].toggleBlk/clk
    SLICE_X31Y39         FDRE                                         r  reconfigurable genblk1[2].toggleBlk/count_reg[11]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141     1.065 r  reconfigurable genblk1[2].toggleBlk/count_reg[11]/Q
                         net (fo=2, routed)           0.119     1.184    reconfigurable genblk1[2].toggleBlk/count_reg[11]
    SLICE_X31Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.292 r  reconfigurable genblk1[2].toggleBlk/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.292    reconfigurable genblk1[2].toggleBlk/count_reg[8]_i_1_n_4
    SLICE_X31Y39         FDRE                                         r  reconfigurable genblk1[2].toggleBlk/count_reg[11]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         nolabel_line7/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=133, routed)         0.856     1.222    boundary       genblk1[2].toggleBlk/clk
    SLICE_X31Y39         FDRE                                         r  reconfigurable genblk1[2].toggleBlk/count_reg[11]/C
                         clock pessimism             -0.299     0.924                     
    SLICE_X31Y39         FDRE (Hold_fdre_C_D)         0.105     1.029    reconfigurable   genblk1[2].toggleBlk/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.029                     
                         arrival time                           1.292                     
  -------------------------------------------------------------------
                         slack                                  0.263                     

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 genblk1[2].toggleBlk/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[2].toggleBlk/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         nolabel_line7/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=133, routed)         0.588     0.924    boundary       genblk1[2].toggleBlk/clk
    SLICE_X31Y38         FDRE                                         r  reconfigurable genblk1[2].toggleBlk/count_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X31Y38         FDRE (Prop_fdre_C_Q)         0.141     1.065 r  reconfigurable genblk1[2].toggleBlk/count_reg[7]/Q
                         net (fo=2, routed)           0.119     1.184    reconfigurable genblk1[2].toggleBlk/count_reg[7]
    SLICE_X31Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.292 r  reconfigurable genblk1[2].toggleBlk/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.292    reconfigurable genblk1[2].toggleBlk/count_reg[4]_i_1_n_4
    SLICE_X31Y38         FDRE                                         r  reconfigurable genblk1[2].toggleBlk/count_reg[7]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         nolabel_line7/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=133, routed)         0.856     1.222    boundary       genblk1[2].toggleBlk/clk
    SLICE_X31Y38         FDRE                                         r  reconfigurable genblk1[2].toggleBlk/count_reg[7]/C
                         clock pessimism             -0.299     0.924                     
    SLICE_X31Y38         FDRE (Hold_fdre_C_D)         0.105     1.029    reconfigurable   genblk1[2].toggleBlk/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.029                     
                         arrival time                           1.292                     
  -------------------------------------------------------------------
                         slack                                  0.263                     

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 genblk1[3].toggleBlk/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[3].toggleBlk/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         nolabel_line7/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=133, routed)         0.580     0.916    boundary       genblk1[3].toggleBlk/clk
    SLICE_X79Y19         FDRE                                         r  reconfigurable genblk1[3].toggleBlk/count_reg[15]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X79Y19         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  reconfigurable genblk1[3].toggleBlk/count_reg[15]/Q
                         net (fo=2, routed)           0.119     1.176    reconfigurable genblk1[3].toggleBlk/count_reg[15]
    SLICE_X79Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.284 r  reconfigurable genblk1[3].toggleBlk/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.284    reconfigurable genblk1[3].toggleBlk/count_reg[12]_i_1_n_4
    SLICE_X79Y19         FDRE                                         r  reconfigurable genblk1[3].toggleBlk/count_reg[15]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         nolabel_line7/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=133, routed)         0.847     1.213    boundary       genblk1[3].toggleBlk/clk
    SLICE_X79Y19         FDRE                                         r  reconfigurable genblk1[3].toggleBlk/count_reg[15]/C
                         clock pessimism             -0.297     0.916                     
    SLICE_X79Y19         FDRE (Hold_fdre_C_D)         0.105     1.021    reconfigurable   genblk1[3].toggleBlk/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.021                     
                         arrival time                           1.284                     
  -------------------------------------------------------------------
                         slack                                  0.263                     

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 genblk1[3].toggleBlk/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[3].toggleBlk/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         nolabel_line7/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=133, routed)         0.583     0.919    boundary       genblk1[3].toggleBlk/clk
    SLICE_X79Y16         FDRE                                         r  reconfigurable genblk1[3].toggleBlk/count_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X79Y16         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  reconfigurable genblk1[3].toggleBlk/count_reg[3]/Q
                         net (fo=2, routed)           0.119     1.179    reconfigurable genblk1[3].toggleBlk/count_reg[3]
    SLICE_X79Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.287 r  reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.287    reconfigurable genblk1[3].toggleBlk/count_reg[0]_i_2_n_4
    SLICE_X79Y16         FDRE                                         r  reconfigurable genblk1[3].toggleBlk/count_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         nolabel_line7/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         nolabel_line7/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=133, routed)         0.850     1.216    boundary       genblk1[3].toggleBlk/clk
    SLICE_X79Y16         FDRE                                         r  reconfigurable genblk1[3].toggleBlk/count_reg[3]/C
                         clock pessimism             -0.298     0.919                     
    SLICE_X79Y16         FDRE (Hold_fdre_C_D)         0.105     1.024    reconfigurable   genblk1[3].toggleBlk/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.024                     
                         arrival time                           1.287                     
  -------------------------------------------------------------------
                         slack                                  0.263                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nolabel_line7/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  nolabel_line7/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y41    genblk1[0].toggleBlk/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y44    genblk1[0].toggleBlk/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y44    genblk1[0].toggleBlk/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y44    genblk1[0].toggleBlk/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y45    genblk1[0].toggleBlk/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y45    genblk1[0].toggleBlk/count_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y45    genblk1[0].toggleBlk/count_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y45    genblk1[0].toggleBlk/count_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y41    genblk1[0].toggleBlk/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y41    genblk1[0].toggleBlk/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y41    genblk1[0].toggleBlk/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y44    genblk1[0].toggleBlk/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y44    genblk1[0].toggleBlk/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y44    genblk1[0].toggleBlk/count_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y44    genblk1[0].toggleBlk/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y44    genblk1[0].toggleBlk/count_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y44    genblk1[0].toggleBlk/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y45    genblk1[0].toggleBlk/count_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y45    genblk1[0].toggleBlk/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y41    genblk1[2].toggleBlk/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y41    genblk1[2].toggleBlk/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y41    genblk1[2].toggleBlk/count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y41    genblk1[2].toggleBlk/count_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y42    genblk1[2].toggleBlk/count_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y42    genblk1[2].toggleBlk/count_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y42    genblk1[2].toggleBlk/count_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y42    genblk1[2].toggleBlk/count_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y43    genblk1[2].toggleBlk/count_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y43    genblk1[2].toggleBlk/count_reg[25]/C



