
Proy_SEU_S5_CI_21793606.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000071fc  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000024c  0800739c  0800739c  0001739c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080075e8  080075e8  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  080075e8  080075e8  000175e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080075f0  080075f0  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080075f0  080075f0  000175f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080075f4  080075f4  000175f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  080075f8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004dfc  20000074  0800766c  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004e70  0800766c  00024e70  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001776f  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000036d9  00000000  00000000  00037813  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e58  00000000  00000000  0003aef0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d10  00000000  00000000  0003bd48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019735  00000000  00000000  0003ca58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001248c  00000000  00000000  0005618d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00090e9e  00000000  00000000  00068619  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000f94b7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004254  00000000  00000000  000f950c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000074 	.word	0x20000074
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08007384 	.word	0x08007384

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000078 	.word	0x20000078
 80001dc:	08007384 	.word	0x08007384

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b96e 	b.w	8000584 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468c      	mov	ip, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	f040 8083 	bne.w	80003d6 <__udivmoddi4+0x116>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d947      	bls.n	8000366 <__udivmoddi4+0xa6>
 80002d6:	fab2 f282 	clz	r2, r2
 80002da:	b142      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002dc:	f1c2 0020 	rsb	r0, r2, #32
 80002e0:	fa24 f000 	lsr.w	r0, r4, r0
 80002e4:	4091      	lsls	r1, r2
 80002e6:	4097      	lsls	r7, r2
 80002e8:	ea40 0c01 	orr.w	ip, r0, r1
 80002ec:	4094      	lsls	r4, r2
 80002ee:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002f2:	0c23      	lsrs	r3, r4, #16
 80002f4:	fbbc f6f8 	udiv	r6, ip, r8
 80002f8:	fa1f fe87 	uxth.w	lr, r7
 80002fc:	fb08 c116 	mls	r1, r8, r6, ip
 8000300:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000304:	fb06 f10e 	mul.w	r1, r6, lr
 8000308:	4299      	cmp	r1, r3
 800030a:	d909      	bls.n	8000320 <__udivmoddi4+0x60>
 800030c:	18fb      	adds	r3, r7, r3
 800030e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000312:	f080 8119 	bcs.w	8000548 <__udivmoddi4+0x288>
 8000316:	4299      	cmp	r1, r3
 8000318:	f240 8116 	bls.w	8000548 <__udivmoddi4+0x288>
 800031c:	3e02      	subs	r6, #2
 800031e:	443b      	add	r3, r7
 8000320:	1a5b      	subs	r3, r3, r1
 8000322:	b2a4      	uxth	r4, r4
 8000324:	fbb3 f0f8 	udiv	r0, r3, r8
 8000328:	fb08 3310 	mls	r3, r8, r0, r3
 800032c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000330:	fb00 fe0e 	mul.w	lr, r0, lr
 8000334:	45a6      	cmp	lr, r4
 8000336:	d909      	bls.n	800034c <__udivmoddi4+0x8c>
 8000338:	193c      	adds	r4, r7, r4
 800033a:	f100 33ff 	add.w	r3, r0, #4294967295
 800033e:	f080 8105 	bcs.w	800054c <__udivmoddi4+0x28c>
 8000342:	45a6      	cmp	lr, r4
 8000344:	f240 8102 	bls.w	800054c <__udivmoddi4+0x28c>
 8000348:	3802      	subs	r0, #2
 800034a:	443c      	add	r4, r7
 800034c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000350:	eba4 040e 	sub.w	r4, r4, lr
 8000354:	2600      	movs	r6, #0
 8000356:	b11d      	cbz	r5, 8000360 <__udivmoddi4+0xa0>
 8000358:	40d4      	lsrs	r4, r2
 800035a:	2300      	movs	r3, #0
 800035c:	e9c5 4300 	strd	r4, r3, [r5]
 8000360:	4631      	mov	r1, r6
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	b902      	cbnz	r2, 800036a <__udivmoddi4+0xaa>
 8000368:	deff      	udf	#255	; 0xff
 800036a:	fab2 f282 	clz	r2, r2
 800036e:	2a00      	cmp	r2, #0
 8000370:	d150      	bne.n	8000414 <__udivmoddi4+0x154>
 8000372:	1bcb      	subs	r3, r1, r7
 8000374:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000378:	fa1f f887 	uxth.w	r8, r7
 800037c:	2601      	movs	r6, #1
 800037e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000382:	0c21      	lsrs	r1, r4, #16
 8000384:	fb0e 331c 	mls	r3, lr, ip, r3
 8000388:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800038c:	fb08 f30c 	mul.w	r3, r8, ip
 8000390:	428b      	cmp	r3, r1
 8000392:	d907      	bls.n	80003a4 <__udivmoddi4+0xe4>
 8000394:	1879      	adds	r1, r7, r1
 8000396:	f10c 30ff 	add.w	r0, ip, #4294967295
 800039a:	d202      	bcs.n	80003a2 <__udivmoddi4+0xe2>
 800039c:	428b      	cmp	r3, r1
 800039e:	f200 80e9 	bhi.w	8000574 <__udivmoddi4+0x2b4>
 80003a2:	4684      	mov	ip, r0
 80003a4:	1ac9      	subs	r1, r1, r3
 80003a6:	b2a3      	uxth	r3, r4
 80003a8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003ac:	fb0e 1110 	mls	r1, lr, r0, r1
 80003b0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003b4:	fb08 f800 	mul.w	r8, r8, r0
 80003b8:	45a0      	cmp	r8, r4
 80003ba:	d907      	bls.n	80003cc <__udivmoddi4+0x10c>
 80003bc:	193c      	adds	r4, r7, r4
 80003be:	f100 33ff 	add.w	r3, r0, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x10a>
 80003c4:	45a0      	cmp	r8, r4
 80003c6:	f200 80d9 	bhi.w	800057c <__udivmoddi4+0x2bc>
 80003ca:	4618      	mov	r0, r3
 80003cc:	eba4 0408 	sub.w	r4, r4, r8
 80003d0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003d4:	e7bf      	b.n	8000356 <__udivmoddi4+0x96>
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d909      	bls.n	80003ee <__udivmoddi4+0x12e>
 80003da:	2d00      	cmp	r5, #0
 80003dc:	f000 80b1 	beq.w	8000542 <__udivmoddi4+0x282>
 80003e0:	2600      	movs	r6, #0
 80003e2:	e9c5 0100 	strd	r0, r1, [r5]
 80003e6:	4630      	mov	r0, r6
 80003e8:	4631      	mov	r1, r6
 80003ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ee:	fab3 f683 	clz	r6, r3
 80003f2:	2e00      	cmp	r6, #0
 80003f4:	d14a      	bne.n	800048c <__udivmoddi4+0x1cc>
 80003f6:	428b      	cmp	r3, r1
 80003f8:	d302      	bcc.n	8000400 <__udivmoddi4+0x140>
 80003fa:	4282      	cmp	r2, r0
 80003fc:	f200 80b8 	bhi.w	8000570 <__udivmoddi4+0x2b0>
 8000400:	1a84      	subs	r4, r0, r2
 8000402:	eb61 0103 	sbc.w	r1, r1, r3
 8000406:	2001      	movs	r0, #1
 8000408:	468c      	mov	ip, r1
 800040a:	2d00      	cmp	r5, #0
 800040c:	d0a8      	beq.n	8000360 <__udivmoddi4+0xa0>
 800040e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000412:	e7a5      	b.n	8000360 <__udivmoddi4+0xa0>
 8000414:	f1c2 0320 	rsb	r3, r2, #32
 8000418:	fa20 f603 	lsr.w	r6, r0, r3
 800041c:	4097      	lsls	r7, r2
 800041e:	fa01 f002 	lsl.w	r0, r1, r2
 8000422:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000426:	40d9      	lsrs	r1, r3
 8000428:	4330      	orrs	r0, r6
 800042a:	0c03      	lsrs	r3, r0, #16
 800042c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000430:	fa1f f887 	uxth.w	r8, r7
 8000434:	fb0e 1116 	mls	r1, lr, r6, r1
 8000438:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800043c:	fb06 f108 	mul.w	r1, r6, r8
 8000440:	4299      	cmp	r1, r3
 8000442:	fa04 f402 	lsl.w	r4, r4, r2
 8000446:	d909      	bls.n	800045c <__udivmoddi4+0x19c>
 8000448:	18fb      	adds	r3, r7, r3
 800044a:	f106 3cff 	add.w	ip, r6, #4294967295
 800044e:	f080 808d 	bcs.w	800056c <__udivmoddi4+0x2ac>
 8000452:	4299      	cmp	r1, r3
 8000454:	f240 808a 	bls.w	800056c <__udivmoddi4+0x2ac>
 8000458:	3e02      	subs	r6, #2
 800045a:	443b      	add	r3, r7
 800045c:	1a5b      	subs	r3, r3, r1
 800045e:	b281      	uxth	r1, r0
 8000460:	fbb3 f0fe 	udiv	r0, r3, lr
 8000464:	fb0e 3310 	mls	r3, lr, r0, r3
 8000468:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800046c:	fb00 f308 	mul.w	r3, r0, r8
 8000470:	428b      	cmp	r3, r1
 8000472:	d907      	bls.n	8000484 <__udivmoddi4+0x1c4>
 8000474:	1879      	adds	r1, r7, r1
 8000476:	f100 3cff 	add.w	ip, r0, #4294967295
 800047a:	d273      	bcs.n	8000564 <__udivmoddi4+0x2a4>
 800047c:	428b      	cmp	r3, r1
 800047e:	d971      	bls.n	8000564 <__udivmoddi4+0x2a4>
 8000480:	3802      	subs	r0, #2
 8000482:	4439      	add	r1, r7
 8000484:	1acb      	subs	r3, r1, r3
 8000486:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800048a:	e778      	b.n	800037e <__udivmoddi4+0xbe>
 800048c:	f1c6 0c20 	rsb	ip, r6, #32
 8000490:	fa03 f406 	lsl.w	r4, r3, r6
 8000494:	fa22 f30c 	lsr.w	r3, r2, ip
 8000498:	431c      	orrs	r4, r3
 800049a:	fa20 f70c 	lsr.w	r7, r0, ip
 800049e:	fa01 f306 	lsl.w	r3, r1, r6
 80004a2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004a6:	fa21 f10c 	lsr.w	r1, r1, ip
 80004aa:	431f      	orrs	r7, r3
 80004ac:	0c3b      	lsrs	r3, r7, #16
 80004ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80004b2:	fa1f f884 	uxth.w	r8, r4
 80004b6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ba:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004be:	fb09 fa08 	mul.w	sl, r9, r8
 80004c2:	458a      	cmp	sl, r1
 80004c4:	fa02 f206 	lsl.w	r2, r2, r6
 80004c8:	fa00 f306 	lsl.w	r3, r0, r6
 80004cc:	d908      	bls.n	80004e0 <__udivmoddi4+0x220>
 80004ce:	1861      	adds	r1, r4, r1
 80004d0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004d4:	d248      	bcs.n	8000568 <__udivmoddi4+0x2a8>
 80004d6:	458a      	cmp	sl, r1
 80004d8:	d946      	bls.n	8000568 <__udivmoddi4+0x2a8>
 80004da:	f1a9 0902 	sub.w	r9, r9, #2
 80004de:	4421      	add	r1, r4
 80004e0:	eba1 010a 	sub.w	r1, r1, sl
 80004e4:	b2bf      	uxth	r7, r7
 80004e6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ea:	fb0e 1110 	mls	r1, lr, r0, r1
 80004ee:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004f2:	fb00 f808 	mul.w	r8, r0, r8
 80004f6:	45b8      	cmp	r8, r7
 80004f8:	d907      	bls.n	800050a <__udivmoddi4+0x24a>
 80004fa:	19e7      	adds	r7, r4, r7
 80004fc:	f100 31ff 	add.w	r1, r0, #4294967295
 8000500:	d22e      	bcs.n	8000560 <__udivmoddi4+0x2a0>
 8000502:	45b8      	cmp	r8, r7
 8000504:	d92c      	bls.n	8000560 <__udivmoddi4+0x2a0>
 8000506:	3802      	subs	r0, #2
 8000508:	4427      	add	r7, r4
 800050a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800050e:	eba7 0708 	sub.w	r7, r7, r8
 8000512:	fba0 8902 	umull	r8, r9, r0, r2
 8000516:	454f      	cmp	r7, r9
 8000518:	46c6      	mov	lr, r8
 800051a:	4649      	mov	r1, r9
 800051c:	d31a      	bcc.n	8000554 <__udivmoddi4+0x294>
 800051e:	d017      	beq.n	8000550 <__udivmoddi4+0x290>
 8000520:	b15d      	cbz	r5, 800053a <__udivmoddi4+0x27a>
 8000522:	ebb3 020e 	subs.w	r2, r3, lr
 8000526:	eb67 0701 	sbc.w	r7, r7, r1
 800052a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800052e:	40f2      	lsrs	r2, r6
 8000530:	ea4c 0202 	orr.w	r2, ip, r2
 8000534:	40f7      	lsrs	r7, r6
 8000536:	e9c5 2700 	strd	r2, r7, [r5]
 800053a:	2600      	movs	r6, #0
 800053c:	4631      	mov	r1, r6
 800053e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e70b      	b.n	8000360 <__udivmoddi4+0xa0>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e9      	b.n	8000320 <__udivmoddi4+0x60>
 800054c:	4618      	mov	r0, r3
 800054e:	e6fd      	b.n	800034c <__udivmoddi4+0x8c>
 8000550:	4543      	cmp	r3, r8
 8000552:	d2e5      	bcs.n	8000520 <__udivmoddi4+0x260>
 8000554:	ebb8 0e02 	subs.w	lr, r8, r2
 8000558:	eb69 0104 	sbc.w	r1, r9, r4
 800055c:	3801      	subs	r0, #1
 800055e:	e7df      	b.n	8000520 <__udivmoddi4+0x260>
 8000560:	4608      	mov	r0, r1
 8000562:	e7d2      	b.n	800050a <__udivmoddi4+0x24a>
 8000564:	4660      	mov	r0, ip
 8000566:	e78d      	b.n	8000484 <__udivmoddi4+0x1c4>
 8000568:	4681      	mov	r9, r0
 800056a:	e7b9      	b.n	80004e0 <__udivmoddi4+0x220>
 800056c:	4666      	mov	r6, ip
 800056e:	e775      	b.n	800045c <__udivmoddi4+0x19c>
 8000570:	4630      	mov	r0, r6
 8000572:	e74a      	b.n	800040a <__udivmoddi4+0x14a>
 8000574:	f1ac 0c02 	sub.w	ip, ip, #2
 8000578:	4439      	add	r1, r7
 800057a:	e713      	b.n	80003a4 <__udivmoddi4+0xe4>
 800057c:	3802      	subs	r0, #2
 800057e:	443c      	add	r4, r7
 8000580:	e724      	b.n	80003cc <__udivmoddi4+0x10c>
 8000582:	bf00      	nop

08000584 <__aeabi_idiv0>:
 8000584:	4770      	bx	lr
 8000586:	bf00      	nop

08000588 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000588:	b480      	push	{r7}
 800058a:	b085      	sub	sp, #20
 800058c:	af00      	add	r7, sp, #0
 800058e:	60f8      	str	r0, [r7, #12]
 8000590:	60b9      	str	r1, [r7, #8]
 8000592:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000594:	68fb      	ldr	r3, [r7, #12]
 8000596:	4a07      	ldr	r2, [pc, #28]	; (80005b4 <vApplicationGetIdleTaskMemory+0x2c>)
 8000598:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800059a:	68bb      	ldr	r3, [r7, #8]
 800059c:	4a06      	ldr	r2, [pc, #24]	; (80005b8 <vApplicationGetIdleTaskMemory+0x30>)
 800059e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	2280      	movs	r2, #128	; 0x80
 80005a4:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80005a6:	bf00      	nop
 80005a8:	3714      	adds	r7, #20
 80005aa:	46bd      	mov	sp, r7
 80005ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b0:	4770      	bx	lr
 80005b2:	bf00      	nop
 80005b4:	20000090 	.word	0x20000090
 80005b8:	200000e4 	.word	0x200000e4

080005bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005bc:	b5b0      	push	{r4, r5, r7, lr}
 80005be:	b088      	sub	sp, #32
 80005c0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005c2:	f001 fa4d 	bl	8001a60 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005c6:	f000 f823 	bl	8000610 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005ca:	f000 f915 	bl	80007f8 <MX_GPIO_Init>
  MX_DMA_Init();
 80005ce:	f000 f8dd 	bl	800078c <MX_DMA_Init>
  MX_USART2_UART_Init();
 80005d2:	f000 f8b1 	bl	8000738 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 80005d6:	f000 f885 	bl	80006e4 <MX_USART1_UART_Init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80005da:	4b0b      	ldr	r3, [pc, #44]	; (8000608 <main+0x4c>)
 80005dc:	1d3c      	adds	r4, r7, #4
 80005de:	461d      	mov	r5, r3
 80005e0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005e2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005e4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80005e8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80005ec:	1d3b      	adds	r3, r7, #4
 80005ee:	2100      	movs	r1, #0
 80005f0:	4618      	mov	r0, r3
 80005f2:	f003 fbda 	bl	8003daa <osThreadCreate>
 80005f6:	4603      	mov	r3, r0
 80005f8:	4a04      	ldr	r2, [pc, #16]	; (800060c <main+0x50>)
 80005fa:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  serie_Init_FreeRTOS();
 80005fc:	f000 fc34 	bl	8000e68 <serie_Init_FreeRTOS>
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000600:	f003 fbcc 	bl	8003d9c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000604:	e7fe      	b.n	8000604 <main+0x48>
 8000606:	bf00      	nop
 8000608:	080073a8 	.word	0x080073a8
 800060c:	20004044 	.word	0x20004044

08000610 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	b094      	sub	sp, #80	; 0x50
 8000614:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000616:	f107 0320 	add.w	r3, r7, #32
 800061a:	2230      	movs	r2, #48	; 0x30
 800061c:	2100      	movs	r1, #0
 800061e:	4618      	mov	r0, r3
 8000620:	f005 fed2 	bl	80063c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000624:	f107 030c 	add.w	r3, r7, #12
 8000628:	2200      	movs	r2, #0
 800062a:	601a      	str	r2, [r3, #0]
 800062c:	605a      	str	r2, [r3, #4]
 800062e:	609a      	str	r2, [r3, #8]
 8000630:	60da      	str	r2, [r3, #12]
 8000632:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000634:	2300      	movs	r3, #0
 8000636:	60bb      	str	r3, [r7, #8]
 8000638:	4b28      	ldr	r3, [pc, #160]	; (80006dc <SystemClock_Config+0xcc>)
 800063a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800063c:	4a27      	ldr	r2, [pc, #156]	; (80006dc <SystemClock_Config+0xcc>)
 800063e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000642:	6413      	str	r3, [r2, #64]	; 0x40
 8000644:	4b25      	ldr	r3, [pc, #148]	; (80006dc <SystemClock_Config+0xcc>)
 8000646:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000648:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800064c:	60bb      	str	r3, [r7, #8]
 800064e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000650:	2300      	movs	r3, #0
 8000652:	607b      	str	r3, [r7, #4]
 8000654:	4b22      	ldr	r3, [pc, #136]	; (80006e0 <SystemClock_Config+0xd0>)
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	4a21      	ldr	r2, [pc, #132]	; (80006e0 <SystemClock_Config+0xd0>)
 800065a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800065e:	6013      	str	r3, [r2, #0]
 8000660:	4b1f      	ldr	r3, [pc, #124]	; (80006e0 <SystemClock_Config+0xd0>)
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000668:	607b      	str	r3, [r7, #4]
 800066a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800066c:	2302      	movs	r3, #2
 800066e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000670:	2301      	movs	r3, #1
 8000672:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000674:	2310      	movs	r3, #16
 8000676:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000678:	2302      	movs	r3, #2
 800067a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800067c:	2300      	movs	r3, #0
 800067e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000680:	2310      	movs	r3, #16
 8000682:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000684:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000688:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800068a:	2304      	movs	r3, #4
 800068c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800068e:	2304      	movs	r3, #4
 8000690:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000692:	f107 0320 	add.w	r3, r7, #32
 8000696:	4618      	mov	r0, r3
 8000698:	f002 f8e4 	bl	8002864 <HAL_RCC_OscConfig>
 800069c:	4603      	mov	r3, r0
 800069e:	2b00      	cmp	r3, #0
 80006a0:	d001      	beq.n	80006a6 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80006a2:	f000 f91f 	bl	80008e4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006a6:	230f      	movs	r3, #15
 80006a8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006aa:	2302      	movs	r3, #2
 80006ac:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006ae:	2300      	movs	r3, #0
 80006b0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006b2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006b6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006b8:	2300      	movs	r3, #0
 80006ba:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80006bc:	f107 030c 	add.w	r3, r7, #12
 80006c0:	2102      	movs	r1, #2
 80006c2:	4618      	mov	r0, r3
 80006c4:	f002 fb46 	bl	8002d54 <HAL_RCC_ClockConfig>
 80006c8:	4603      	mov	r3, r0
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	d001      	beq.n	80006d2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80006ce:	f000 f909 	bl	80008e4 <Error_Handler>
  }
}
 80006d2:	bf00      	nop
 80006d4:	3750      	adds	r7, #80	; 0x50
 80006d6:	46bd      	mov	sp, r7
 80006d8:	bd80      	pop	{r7, pc}
 80006da:	bf00      	nop
 80006dc:	40023800 	.word	0x40023800
 80006e0:	40007000 	.word	0x40007000

080006e4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80006e8:	4b11      	ldr	r3, [pc, #68]	; (8000730 <MX_USART1_UART_Init+0x4c>)
 80006ea:	4a12      	ldr	r2, [pc, #72]	; (8000734 <MX_USART1_UART_Init+0x50>)
 80006ec:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80006ee:	4b10      	ldr	r3, [pc, #64]	; (8000730 <MX_USART1_UART_Init+0x4c>)
 80006f0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80006f4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80006f6:	4b0e      	ldr	r3, [pc, #56]	; (8000730 <MX_USART1_UART_Init+0x4c>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80006fc:	4b0c      	ldr	r3, [pc, #48]	; (8000730 <MX_USART1_UART_Init+0x4c>)
 80006fe:	2200      	movs	r2, #0
 8000700:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000702:	4b0b      	ldr	r3, [pc, #44]	; (8000730 <MX_USART1_UART_Init+0x4c>)
 8000704:	2200      	movs	r2, #0
 8000706:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000708:	4b09      	ldr	r3, [pc, #36]	; (8000730 <MX_USART1_UART_Init+0x4c>)
 800070a:	220c      	movs	r2, #12
 800070c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800070e:	4b08      	ldr	r3, [pc, #32]	; (8000730 <MX_USART1_UART_Init+0x4c>)
 8000710:	2200      	movs	r2, #0
 8000712:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000714:	4b06      	ldr	r3, [pc, #24]	; (8000730 <MX_USART1_UART_Init+0x4c>)
 8000716:	2200      	movs	r2, #0
 8000718:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800071a:	4805      	ldr	r0, [pc, #20]	; (8000730 <MX_USART1_UART_Init+0x4c>)
 800071c:	f002 fd16 	bl	800314c <HAL_UART_Init>
 8000720:	4603      	mov	r3, r0
 8000722:	2b00      	cmp	r3, #0
 8000724:	d001      	beq.n	800072a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000726:	f000 f8dd 	bl	80008e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800072a:	bf00      	nop
 800072c:	bd80      	pop	{r7, pc}
 800072e:	bf00      	nop
 8000730:	20004108 	.word	0x20004108
 8000734:	40011000 	.word	0x40011000

08000738 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800073c:	4b11      	ldr	r3, [pc, #68]	; (8000784 <MX_USART2_UART_Init+0x4c>)
 800073e:	4a12      	ldr	r2, [pc, #72]	; (8000788 <MX_USART2_UART_Init+0x50>)
 8000740:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000742:	4b10      	ldr	r3, [pc, #64]	; (8000784 <MX_USART2_UART_Init+0x4c>)
 8000744:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000748:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800074a:	4b0e      	ldr	r3, [pc, #56]	; (8000784 <MX_USART2_UART_Init+0x4c>)
 800074c:	2200      	movs	r2, #0
 800074e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000750:	4b0c      	ldr	r3, [pc, #48]	; (8000784 <MX_USART2_UART_Init+0x4c>)
 8000752:	2200      	movs	r2, #0
 8000754:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000756:	4b0b      	ldr	r3, [pc, #44]	; (8000784 <MX_USART2_UART_Init+0x4c>)
 8000758:	2200      	movs	r2, #0
 800075a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800075c:	4b09      	ldr	r3, [pc, #36]	; (8000784 <MX_USART2_UART_Init+0x4c>)
 800075e:	220c      	movs	r2, #12
 8000760:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000762:	4b08      	ldr	r3, [pc, #32]	; (8000784 <MX_USART2_UART_Init+0x4c>)
 8000764:	2200      	movs	r2, #0
 8000766:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000768:	4b06      	ldr	r3, [pc, #24]	; (8000784 <MX_USART2_UART_Init+0x4c>)
 800076a:	2200      	movs	r2, #0
 800076c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800076e:	4805      	ldr	r0, [pc, #20]	; (8000784 <MX_USART2_UART_Init+0x4c>)
 8000770:	f002 fcec 	bl	800314c <HAL_UART_Init>
 8000774:	4603      	mov	r3, r0
 8000776:	2b00      	cmp	r3, #0
 8000778:	d001      	beq.n	800077e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800077a:	f000 f8b3 	bl	80008e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800077e:	bf00      	nop
 8000780:	bd80      	pop	{r7, pc}
 8000782:	bf00      	nop
 8000784:	200041ac 	.word	0x200041ac
 8000788:	40004400 	.word	0x40004400

0800078c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	b082      	sub	sp, #8
 8000790:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000792:	2300      	movs	r3, #0
 8000794:	607b      	str	r3, [r7, #4]
 8000796:	4b17      	ldr	r3, [pc, #92]	; (80007f4 <MX_DMA_Init+0x68>)
 8000798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800079a:	4a16      	ldr	r2, [pc, #88]	; (80007f4 <MX_DMA_Init+0x68>)
 800079c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80007a0:	6313      	str	r3, [r2, #48]	; 0x30
 80007a2:	4b14      	ldr	r3, [pc, #80]	; (80007f4 <MX_DMA_Init+0x68>)
 80007a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007a6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80007aa:	607b      	str	r3, [r7, #4]
 80007ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80007ae:	2300      	movs	r3, #0
 80007b0:	603b      	str	r3, [r7, #0]
 80007b2:	4b10      	ldr	r3, [pc, #64]	; (80007f4 <MX_DMA_Init+0x68>)
 80007b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007b6:	4a0f      	ldr	r2, [pc, #60]	; (80007f4 <MX_DMA_Init+0x68>)
 80007b8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80007bc:	6313      	str	r3, [r2, #48]	; 0x30
 80007be:	4b0d      	ldr	r3, [pc, #52]	; (80007f4 <MX_DMA_Init+0x68>)
 80007c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80007c6:	603b      	str	r3, [r7, #0]
 80007c8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 80007ca:	2200      	movs	r2, #0
 80007cc:	2105      	movs	r1, #5
 80007ce:	2010      	movs	r0, #16
 80007d0:	f001 fa93 	bl	8001cfa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80007d4:	2010      	movs	r0, #16
 80007d6:	f001 faac 	bl	8001d32 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 80007da:	2200      	movs	r2, #0
 80007dc:	2105      	movs	r1, #5
 80007de:	203a      	movs	r0, #58	; 0x3a
 80007e0:	f001 fa8b 	bl	8001cfa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80007e4:	203a      	movs	r0, #58	; 0x3a
 80007e6:	f001 faa4 	bl	8001d32 <HAL_NVIC_EnableIRQ>

}
 80007ea:	bf00      	nop
 80007ec:	3708      	adds	r7, #8
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bd80      	pop	{r7, pc}
 80007f2:	bf00      	nop
 80007f4:	40023800 	.word	0x40023800

080007f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b08a      	sub	sp, #40	; 0x28
 80007fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007fe:	f107 0314 	add.w	r3, r7, #20
 8000802:	2200      	movs	r2, #0
 8000804:	601a      	str	r2, [r3, #0]
 8000806:	605a      	str	r2, [r3, #4]
 8000808:	609a      	str	r2, [r3, #8]
 800080a:	60da      	str	r2, [r3, #12]
 800080c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800080e:	2300      	movs	r3, #0
 8000810:	613b      	str	r3, [r7, #16]
 8000812:	4b2d      	ldr	r3, [pc, #180]	; (80008c8 <MX_GPIO_Init+0xd0>)
 8000814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000816:	4a2c      	ldr	r2, [pc, #176]	; (80008c8 <MX_GPIO_Init+0xd0>)
 8000818:	f043 0304 	orr.w	r3, r3, #4
 800081c:	6313      	str	r3, [r2, #48]	; 0x30
 800081e:	4b2a      	ldr	r3, [pc, #168]	; (80008c8 <MX_GPIO_Init+0xd0>)
 8000820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000822:	f003 0304 	and.w	r3, r3, #4
 8000826:	613b      	str	r3, [r7, #16]
 8000828:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800082a:	2300      	movs	r3, #0
 800082c:	60fb      	str	r3, [r7, #12]
 800082e:	4b26      	ldr	r3, [pc, #152]	; (80008c8 <MX_GPIO_Init+0xd0>)
 8000830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000832:	4a25      	ldr	r2, [pc, #148]	; (80008c8 <MX_GPIO_Init+0xd0>)
 8000834:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000838:	6313      	str	r3, [r2, #48]	; 0x30
 800083a:	4b23      	ldr	r3, [pc, #140]	; (80008c8 <MX_GPIO_Init+0xd0>)
 800083c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800083e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000842:	60fb      	str	r3, [r7, #12]
 8000844:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000846:	2300      	movs	r3, #0
 8000848:	60bb      	str	r3, [r7, #8]
 800084a:	4b1f      	ldr	r3, [pc, #124]	; (80008c8 <MX_GPIO_Init+0xd0>)
 800084c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800084e:	4a1e      	ldr	r2, [pc, #120]	; (80008c8 <MX_GPIO_Init+0xd0>)
 8000850:	f043 0301 	orr.w	r3, r3, #1
 8000854:	6313      	str	r3, [r2, #48]	; 0x30
 8000856:	4b1c      	ldr	r3, [pc, #112]	; (80008c8 <MX_GPIO_Init+0xd0>)
 8000858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800085a:	f003 0301 	and.w	r3, r3, #1
 800085e:	60bb      	str	r3, [r7, #8]
 8000860:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000862:	2300      	movs	r3, #0
 8000864:	607b      	str	r3, [r7, #4]
 8000866:	4b18      	ldr	r3, [pc, #96]	; (80008c8 <MX_GPIO_Init+0xd0>)
 8000868:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800086a:	4a17      	ldr	r2, [pc, #92]	; (80008c8 <MX_GPIO_Init+0xd0>)
 800086c:	f043 0302 	orr.w	r3, r3, #2
 8000870:	6313      	str	r3, [r2, #48]	; 0x30
 8000872:	4b15      	ldr	r3, [pc, #84]	; (80008c8 <MX_GPIO_Init+0xd0>)
 8000874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000876:	f003 0302 	and.w	r3, r3, #2
 800087a:	607b      	str	r3, [r7, #4]
 800087c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800087e:	2200      	movs	r2, #0
 8000880:	2120      	movs	r1, #32
 8000882:	4812      	ldr	r0, [pc, #72]	; (80008cc <MX_GPIO_Init+0xd4>)
 8000884:	f001 ffd4 	bl	8002830 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000888:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800088c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800088e:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000892:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000894:	2300      	movs	r3, #0
 8000896:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000898:	f107 0314 	add.w	r3, r7, #20
 800089c:	4619      	mov	r1, r3
 800089e:	480c      	ldr	r0, [pc, #48]	; (80008d0 <MX_GPIO_Init+0xd8>)
 80008a0:	f001 fe42 	bl	8002528 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80008a4:	2320      	movs	r3, #32
 80008a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008a8:	2301      	movs	r3, #1
 80008aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ac:	2300      	movs	r3, #0
 80008ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008b0:	2300      	movs	r3, #0
 80008b2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80008b4:	f107 0314 	add.w	r3, r7, #20
 80008b8:	4619      	mov	r1, r3
 80008ba:	4804      	ldr	r0, [pc, #16]	; (80008cc <MX_GPIO_Init+0xd4>)
 80008bc:	f001 fe34 	bl	8002528 <HAL_GPIO_Init>

}
 80008c0:	bf00      	nop
 80008c2:	3728      	adds	r7, #40	; 0x28
 80008c4:	46bd      	mov	sp, r7
 80008c6:	bd80      	pop	{r7, pc}
 80008c8:	40023800 	.word	0x40023800
 80008cc:	40020000 	.word	0x40020000
 80008d0:	40020800 	.word	0x40020800

080008d4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	b082      	sub	sp, #8
 80008d8:	af00      	add	r7, sp, #0
 80008da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80008dc:	2001      	movs	r0, #1
 80008de:	f003 fab0 	bl	8003e42 <osDelay>
 80008e2:	e7fb      	b.n	80008dc <StartDefaultTask+0x8>

080008e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008e4:	b480      	push	{r7}
 80008e6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008e8:	b672      	cpsid	i
}
 80008ea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008ec:	e7fe      	b.n	80008ec <Error_Handler+0x8>
	...

080008f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b082      	sub	sp, #8
 80008f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008f6:	2300      	movs	r3, #0
 80008f8:	607b      	str	r3, [r7, #4]
 80008fa:	4b12      	ldr	r3, [pc, #72]	; (8000944 <HAL_MspInit+0x54>)
 80008fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008fe:	4a11      	ldr	r2, [pc, #68]	; (8000944 <HAL_MspInit+0x54>)
 8000900:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000904:	6453      	str	r3, [r2, #68]	; 0x44
 8000906:	4b0f      	ldr	r3, [pc, #60]	; (8000944 <HAL_MspInit+0x54>)
 8000908:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800090a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800090e:	607b      	str	r3, [r7, #4]
 8000910:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000912:	2300      	movs	r3, #0
 8000914:	603b      	str	r3, [r7, #0]
 8000916:	4b0b      	ldr	r3, [pc, #44]	; (8000944 <HAL_MspInit+0x54>)
 8000918:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800091a:	4a0a      	ldr	r2, [pc, #40]	; (8000944 <HAL_MspInit+0x54>)
 800091c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000920:	6413      	str	r3, [r2, #64]	; 0x40
 8000922:	4b08      	ldr	r3, [pc, #32]	; (8000944 <HAL_MspInit+0x54>)
 8000924:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000926:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800092a:	603b      	str	r3, [r7, #0]
 800092c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800092e:	2200      	movs	r2, #0
 8000930:	210f      	movs	r1, #15
 8000932:	f06f 0001 	mvn.w	r0, #1
 8000936:	f001 f9e0 	bl	8001cfa <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800093a:	bf00      	nop
 800093c:	3708      	adds	r7, #8
 800093e:	46bd      	mov	sp, r7
 8000940:	bd80      	pop	{r7, pc}
 8000942:	bf00      	nop
 8000944:	40023800 	.word	0x40023800

08000948 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	b08c      	sub	sp, #48	; 0x30
 800094c:	af00      	add	r7, sp, #0
 800094e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000950:	f107 031c 	add.w	r3, r7, #28
 8000954:	2200      	movs	r2, #0
 8000956:	601a      	str	r2, [r3, #0]
 8000958:	605a      	str	r2, [r3, #4]
 800095a:	609a      	str	r2, [r3, #8]
 800095c:	60da      	str	r2, [r3, #12]
 800095e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	4a60      	ldr	r2, [pc, #384]	; (8000ae8 <HAL_UART_MspInit+0x1a0>)
 8000966:	4293      	cmp	r3, r2
 8000968:	d15b      	bne.n	8000a22 <HAL_UART_MspInit+0xda>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800096a:	2300      	movs	r3, #0
 800096c:	61bb      	str	r3, [r7, #24]
 800096e:	4b5f      	ldr	r3, [pc, #380]	; (8000aec <HAL_UART_MspInit+0x1a4>)
 8000970:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000972:	4a5e      	ldr	r2, [pc, #376]	; (8000aec <HAL_UART_MspInit+0x1a4>)
 8000974:	f043 0310 	orr.w	r3, r3, #16
 8000978:	6453      	str	r3, [r2, #68]	; 0x44
 800097a:	4b5c      	ldr	r3, [pc, #368]	; (8000aec <HAL_UART_MspInit+0x1a4>)
 800097c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800097e:	f003 0310 	and.w	r3, r3, #16
 8000982:	61bb      	str	r3, [r7, #24]
 8000984:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000986:	2300      	movs	r3, #0
 8000988:	617b      	str	r3, [r7, #20]
 800098a:	4b58      	ldr	r3, [pc, #352]	; (8000aec <HAL_UART_MspInit+0x1a4>)
 800098c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800098e:	4a57      	ldr	r2, [pc, #348]	; (8000aec <HAL_UART_MspInit+0x1a4>)
 8000990:	f043 0301 	orr.w	r3, r3, #1
 8000994:	6313      	str	r3, [r2, #48]	; 0x30
 8000996:	4b55      	ldr	r3, [pc, #340]	; (8000aec <HAL_UART_MspInit+0x1a4>)
 8000998:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800099a:	f003 0301 	and.w	r3, r3, #1
 800099e:	617b      	str	r3, [r7, #20]
 80009a0:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80009a2:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80009a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009a8:	2302      	movs	r3, #2
 80009aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ac:	2300      	movs	r3, #0
 80009ae:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009b0:	2303      	movs	r3, #3
 80009b2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80009b4:	2307      	movs	r3, #7
 80009b6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009b8:	f107 031c 	add.w	r3, r7, #28
 80009bc:	4619      	mov	r1, r3
 80009be:	484c      	ldr	r0, [pc, #304]	; (8000af0 <HAL_UART_MspInit+0x1a8>)
 80009c0:	f001 fdb2 	bl	8002528 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 80009c4:	4b4b      	ldr	r3, [pc, #300]	; (8000af4 <HAL_UART_MspInit+0x1ac>)
 80009c6:	4a4c      	ldr	r2, [pc, #304]	; (8000af8 <HAL_UART_MspInit+0x1b0>)
 80009c8:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 80009ca:	4b4a      	ldr	r3, [pc, #296]	; (8000af4 <HAL_UART_MspInit+0x1ac>)
 80009cc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80009d0:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80009d2:	4b48      	ldr	r3, [pc, #288]	; (8000af4 <HAL_UART_MspInit+0x1ac>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80009d8:	4b46      	ldr	r3, [pc, #280]	; (8000af4 <HAL_UART_MspInit+0x1ac>)
 80009da:	2200      	movs	r2, #0
 80009dc:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80009de:	4b45      	ldr	r3, [pc, #276]	; (8000af4 <HAL_UART_MspInit+0x1ac>)
 80009e0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80009e4:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80009e6:	4b43      	ldr	r3, [pc, #268]	; (8000af4 <HAL_UART_MspInit+0x1ac>)
 80009e8:	2200      	movs	r2, #0
 80009ea:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80009ec:	4b41      	ldr	r3, [pc, #260]	; (8000af4 <HAL_UART_MspInit+0x1ac>)
 80009ee:	2200      	movs	r2, #0
 80009f0:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80009f2:	4b40      	ldr	r3, [pc, #256]	; (8000af4 <HAL_UART_MspInit+0x1ac>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80009f8:	4b3e      	ldr	r3, [pc, #248]	; (8000af4 <HAL_UART_MspInit+0x1ac>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80009fe:	4b3d      	ldr	r3, [pc, #244]	; (8000af4 <HAL_UART_MspInit+0x1ac>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8000a04:	483b      	ldr	r0, [pc, #236]	; (8000af4 <HAL_UART_MspInit+0x1ac>)
 8000a06:	f001 f9af 	bl	8001d68 <HAL_DMA_Init>
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d001      	beq.n	8000a14 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8000a10:	f7ff ff68 	bl	80008e4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	4a37      	ldr	r2, [pc, #220]	; (8000af4 <HAL_UART_MspInit+0x1ac>)
 8000a18:	639a      	str	r2, [r3, #56]	; 0x38
 8000a1a:	4a36      	ldr	r2, [pc, #216]	; (8000af4 <HAL_UART_MspInit+0x1ac>)
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000a20:	e05e      	b.n	8000ae0 <HAL_UART_MspInit+0x198>
  else if(huart->Instance==USART2)
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	681b      	ldr	r3, [r3, #0]
 8000a26:	4a35      	ldr	r2, [pc, #212]	; (8000afc <HAL_UART_MspInit+0x1b4>)
 8000a28:	4293      	cmp	r3, r2
 8000a2a:	d159      	bne.n	8000ae0 <HAL_UART_MspInit+0x198>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	613b      	str	r3, [r7, #16]
 8000a30:	4b2e      	ldr	r3, [pc, #184]	; (8000aec <HAL_UART_MspInit+0x1a4>)
 8000a32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a34:	4a2d      	ldr	r2, [pc, #180]	; (8000aec <HAL_UART_MspInit+0x1a4>)
 8000a36:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a3a:	6413      	str	r3, [r2, #64]	; 0x40
 8000a3c:	4b2b      	ldr	r3, [pc, #172]	; (8000aec <HAL_UART_MspInit+0x1a4>)
 8000a3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a40:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a44:	613b      	str	r3, [r7, #16]
 8000a46:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a48:	2300      	movs	r3, #0
 8000a4a:	60fb      	str	r3, [r7, #12]
 8000a4c:	4b27      	ldr	r3, [pc, #156]	; (8000aec <HAL_UART_MspInit+0x1a4>)
 8000a4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a50:	4a26      	ldr	r2, [pc, #152]	; (8000aec <HAL_UART_MspInit+0x1a4>)
 8000a52:	f043 0301 	orr.w	r3, r3, #1
 8000a56:	6313      	str	r3, [r2, #48]	; 0x30
 8000a58:	4b24      	ldr	r3, [pc, #144]	; (8000aec <HAL_UART_MspInit+0x1a4>)
 8000a5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a5c:	f003 0301 	and.w	r3, r3, #1
 8000a60:	60fb      	str	r3, [r7, #12]
 8000a62:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000a64:	230c      	movs	r3, #12
 8000a66:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a68:	2302      	movs	r3, #2
 8000a6a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a70:	2303      	movs	r3, #3
 8000a72:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000a74:	2307      	movs	r3, #7
 8000a76:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a78:	f107 031c 	add.w	r3, r7, #28
 8000a7c:	4619      	mov	r1, r3
 8000a7e:	481c      	ldr	r0, [pc, #112]	; (8000af0 <HAL_UART_MspInit+0x1a8>)
 8000a80:	f001 fd52 	bl	8002528 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8000a84:	4b1e      	ldr	r3, [pc, #120]	; (8000b00 <HAL_UART_MspInit+0x1b8>)
 8000a86:	4a1f      	ldr	r2, [pc, #124]	; (8000b04 <HAL_UART_MspInit+0x1bc>)
 8000a88:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8000a8a:	4b1d      	ldr	r3, [pc, #116]	; (8000b00 <HAL_UART_MspInit+0x1b8>)
 8000a8c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000a90:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000a92:	4b1b      	ldr	r3, [pc, #108]	; (8000b00 <HAL_UART_MspInit+0x1b8>)
 8000a94:	2200      	movs	r2, #0
 8000a96:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000a98:	4b19      	ldr	r3, [pc, #100]	; (8000b00 <HAL_UART_MspInit+0x1b8>)
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000a9e:	4b18      	ldr	r3, [pc, #96]	; (8000b00 <HAL_UART_MspInit+0x1b8>)
 8000aa0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000aa4:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000aa6:	4b16      	ldr	r3, [pc, #88]	; (8000b00 <HAL_UART_MspInit+0x1b8>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000aac:	4b14      	ldr	r3, [pc, #80]	; (8000b00 <HAL_UART_MspInit+0x1b8>)
 8000aae:	2200      	movs	r2, #0
 8000ab0:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8000ab2:	4b13      	ldr	r3, [pc, #76]	; (8000b00 <HAL_UART_MspInit+0x1b8>)
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000ab8:	4b11      	ldr	r3, [pc, #68]	; (8000b00 <HAL_UART_MspInit+0x1b8>)
 8000aba:	2200      	movs	r2, #0
 8000abc:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000abe:	4b10      	ldr	r3, [pc, #64]	; (8000b00 <HAL_UART_MspInit+0x1b8>)
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8000ac4:	480e      	ldr	r0, [pc, #56]	; (8000b00 <HAL_UART_MspInit+0x1b8>)
 8000ac6:	f001 f94f 	bl	8001d68 <HAL_DMA_Init>
 8000aca:	4603      	mov	r3, r0
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d001      	beq.n	8000ad4 <HAL_UART_MspInit+0x18c>
      Error_Handler();
 8000ad0:	f7ff ff08 	bl	80008e4 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	4a0a      	ldr	r2, [pc, #40]	; (8000b00 <HAL_UART_MspInit+0x1b8>)
 8000ad8:	639a      	str	r2, [r3, #56]	; 0x38
 8000ada:	4a09      	ldr	r2, [pc, #36]	; (8000b00 <HAL_UART_MspInit+0x1b8>)
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	6393      	str	r3, [r2, #56]	; 0x38
}
 8000ae0:	bf00      	nop
 8000ae2:	3730      	adds	r7, #48	; 0x30
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	bd80      	pop	{r7, pc}
 8000ae8:	40011000 	.word	0x40011000
 8000aec:	40023800 	.word	0x40023800
 8000af0:	40020000 	.word	0x40020000
 8000af4:	200040a8 	.word	0x200040a8
 8000af8:	40026440 	.word	0x40026440
 8000afc:	40004400 	.word	0x40004400
 8000b00:	20004048 	.word	0x20004048
 8000b04:	40026088 	.word	0x40026088

08000b08 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b08:	b480      	push	{r7}
 8000b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b0c:	e7fe      	b.n	8000b0c <NMI_Handler+0x4>

08000b0e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b0e:	b480      	push	{r7}
 8000b10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b12:	e7fe      	b.n	8000b12 <HardFault_Handler+0x4>

08000b14 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b14:	b480      	push	{r7}
 8000b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b18:	e7fe      	b.n	8000b18 <MemManage_Handler+0x4>

08000b1a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b1a:	b480      	push	{r7}
 8000b1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b1e:	e7fe      	b.n	8000b1e <BusFault_Handler+0x4>

08000b20 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b20:	b480      	push	{r7}
 8000b22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b24:	e7fe      	b.n	8000b24 <UsageFault_Handler+0x4>

08000b26 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b26:	b480      	push	{r7}
 8000b28:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b2a:	bf00      	nop
 8000b2c:	46bd      	mov	sp, r7
 8000b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b32:	4770      	bx	lr

08000b34 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b38:	f000 ffe4 	bl	8001b04 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000b3c:	f004 fc10 	bl	8005360 <xTaskGetSchedulerState>
 8000b40:	4603      	mov	r3, r0
 8000b42:	2b01      	cmp	r3, #1
 8000b44:	d001      	beq.n	8000b4a <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000b46:	f004 ffef 	bl	8005b28 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b4a:	bf00      	nop
 8000b4c:	bd80      	pop	{r7, pc}
	...

08000b50 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8000b54:	4802      	ldr	r0, [pc, #8]	; (8000b60 <DMA1_Stream5_IRQHandler+0x10>)
 8000b56:	f001 fa7d 	bl	8002054 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8000b5a:	bf00      	nop
 8000b5c:	bd80      	pop	{r7, pc}
 8000b5e:	bf00      	nop
 8000b60:	20004048 	.word	0x20004048

08000b64 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8000b68:	4802      	ldr	r0, [pc, #8]	; (8000b74 <DMA2_Stream2_IRQHandler+0x10>)
 8000b6a:	f001 fa73 	bl	8002054 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8000b6e:	bf00      	nop
 8000b70:	bd80      	pop	{r7, pc}
 8000b72:	bf00      	nop
 8000b74:	200040a8 	.word	0x200040a8

08000b78 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b086      	sub	sp, #24
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	60f8      	str	r0, [r7, #12]
 8000b80:	60b9      	str	r1, [r7, #8]
 8000b82:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b84:	2300      	movs	r3, #0
 8000b86:	617b      	str	r3, [r7, #20]
 8000b88:	e00a      	b.n	8000ba0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000b8a:	f3af 8000 	nop.w
 8000b8e:	4601      	mov	r1, r0
 8000b90:	68bb      	ldr	r3, [r7, #8]
 8000b92:	1c5a      	adds	r2, r3, #1
 8000b94:	60ba      	str	r2, [r7, #8]
 8000b96:	b2ca      	uxtb	r2, r1
 8000b98:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b9a:	697b      	ldr	r3, [r7, #20]
 8000b9c:	3301      	adds	r3, #1
 8000b9e:	617b      	str	r3, [r7, #20]
 8000ba0:	697a      	ldr	r2, [r7, #20]
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	429a      	cmp	r2, r3
 8000ba6:	dbf0      	blt.n	8000b8a <_read+0x12>
	}

return len;
 8000ba8:	687b      	ldr	r3, [r7, #4]
}
 8000baa:	4618      	mov	r0, r3
 8000bac:	3718      	adds	r7, #24
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	bd80      	pop	{r7, pc}

08000bb2 <_close>:
	}
	return len;
}

int _close(int file)
{
 8000bb2:	b480      	push	{r7}
 8000bb4:	b083      	sub	sp, #12
 8000bb6:	af00      	add	r7, sp, #0
 8000bb8:	6078      	str	r0, [r7, #4]
	return -1;
 8000bba:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	370c      	adds	r7, #12
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc8:	4770      	bx	lr

08000bca <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000bca:	b480      	push	{r7}
 8000bcc:	b083      	sub	sp, #12
 8000bce:	af00      	add	r7, sp, #0
 8000bd0:	6078      	str	r0, [r7, #4]
 8000bd2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000bd4:	683b      	ldr	r3, [r7, #0]
 8000bd6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000bda:	605a      	str	r2, [r3, #4]
	return 0;
 8000bdc:	2300      	movs	r3, #0
}
 8000bde:	4618      	mov	r0, r3
 8000be0:	370c      	adds	r7, #12
 8000be2:	46bd      	mov	sp, r7
 8000be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be8:	4770      	bx	lr

08000bea <_isatty>:

int _isatty(int file)
{
 8000bea:	b480      	push	{r7}
 8000bec:	b083      	sub	sp, #12
 8000bee:	af00      	add	r7, sp, #0
 8000bf0:	6078      	str	r0, [r7, #4]
	return 1;
 8000bf2:	2301      	movs	r3, #1
}
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	370c      	adds	r7, #12
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfe:	4770      	bx	lr

08000c00 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000c00:	b480      	push	{r7}
 8000c02:	b085      	sub	sp, #20
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	60f8      	str	r0, [r7, #12]
 8000c08:	60b9      	str	r1, [r7, #8]
 8000c0a:	607a      	str	r2, [r7, #4]
	return 0;
 8000c0c:	2300      	movs	r3, #0
}
 8000c0e:	4618      	mov	r0, r3
 8000c10:	3714      	adds	r7, #20
 8000c12:	46bd      	mov	sp, r7
 8000c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c18:	4770      	bx	lr
	...

08000c1c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b086      	sub	sp, #24
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c24:	4a14      	ldr	r2, [pc, #80]	; (8000c78 <_sbrk+0x5c>)
 8000c26:	4b15      	ldr	r3, [pc, #84]	; (8000c7c <_sbrk+0x60>)
 8000c28:	1ad3      	subs	r3, r2, r3
 8000c2a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c2c:	697b      	ldr	r3, [r7, #20]
 8000c2e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c30:	4b13      	ldr	r3, [pc, #76]	; (8000c80 <_sbrk+0x64>)
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d102      	bne.n	8000c3e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c38:	4b11      	ldr	r3, [pc, #68]	; (8000c80 <_sbrk+0x64>)
 8000c3a:	4a12      	ldr	r2, [pc, #72]	; (8000c84 <_sbrk+0x68>)
 8000c3c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c3e:	4b10      	ldr	r3, [pc, #64]	; (8000c80 <_sbrk+0x64>)
 8000c40:	681a      	ldr	r2, [r3, #0]
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	4413      	add	r3, r2
 8000c46:	693a      	ldr	r2, [r7, #16]
 8000c48:	429a      	cmp	r2, r3
 8000c4a:	d207      	bcs.n	8000c5c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c4c:	f005 f9a6 	bl	8005f9c <__errno>
 8000c50:	4603      	mov	r3, r0
 8000c52:	220c      	movs	r2, #12
 8000c54:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c56:	f04f 33ff 	mov.w	r3, #4294967295
 8000c5a:	e009      	b.n	8000c70 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c5c:	4b08      	ldr	r3, [pc, #32]	; (8000c80 <_sbrk+0x64>)
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c62:	4b07      	ldr	r3, [pc, #28]	; (8000c80 <_sbrk+0x64>)
 8000c64:	681a      	ldr	r2, [r3, #0]
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	4413      	add	r3, r2
 8000c6a:	4a05      	ldr	r2, [pc, #20]	; (8000c80 <_sbrk+0x64>)
 8000c6c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c6e:	68fb      	ldr	r3, [r7, #12]
}
 8000c70:	4618      	mov	r0, r3
 8000c72:	3718      	adds	r7, #24
 8000c74:	46bd      	mov	sp, r7
 8000c76:	bd80      	pop	{r7, pc}
 8000c78:	20020000 	.word	0x20020000
 8000c7c:	00000400 	.word	0x00000400
 8000c80:	200002e4 	.word	0x200002e4
 8000c84:	20004e70 	.word	0x20004e70

08000c88 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c88:	b480      	push	{r7}
 8000c8a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c8c:	4b06      	ldr	r3, [pc, #24]	; (8000ca8 <SystemInit+0x20>)
 8000c8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c92:	4a05      	ldr	r2, [pc, #20]	; (8000ca8 <SystemInit+0x20>)
 8000c94:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c98:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c9c:	bf00      	nop
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop
 8000ca8:	e000ed00 	.word	0xe000ed00

08000cac <Task_DMA>:
extern uint8_t buffer_DMA_1[buffer_SIZE];
extern uint8_t buffer_DMA_2[buffer_SIZE];



void Task_DMA( void *pvParameters ){
 8000cac:	b580      	push	{r7, lr}
 8000cae:	b086      	sub	sp, #24
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef res;
	uint32_t nbuff;



    hdma_usart2_rx2.Instance = DMA1_Stream7;
 8000cb4:	4b54      	ldr	r3, [pc, #336]	; (8000e08 <Task_DMA+0x15c>)
 8000cb6:	4a55      	ldr	r2, [pc, #340]	; (8000e0c <Task_DMA+0x160>)
 8000cb8:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx2.Init.Channel = DMA_CHANNEL_6;
 8000cba:	4b53      	ldr	r3, [pc, #332]	; (8000e08 <Task_DMA+0x15c>)
 8000cbc:	f04f 6240 	mov.w	r2, #201326592	; 0xc000000
 8000cc0:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000cc2:	4b51      	ldr	r3, [pc, #324]	; (8000e08 <Task_DMA+0x15c>)
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx2.Init.PeriphInc = DMA_PINC_DISABLE;
 8000cc8:	4b4f      	ldr	r3, [pc, #316]	; (8000e08 <Task_DMA+0x15c>)
 8000cca:	2200      	movs	r2, #0
 8000ccc:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx2.Init.MemInc = DMA_MINC_ENABLE;
 8000cce:	4b4e      	ldr	r3, [pc, #312]	; (8000e08 <Task_DMA+0x15c>)
 8000cd0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000cd4:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx2.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000cd6:	4b4c      	ldr	r3, [pc, #304]	; (8000e08 <Task_DMA+0x15c>)
 8000cd8:	2200      	movs	r2, #0
 8000cda:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx2.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000cdc:	4b4a      	ldr	r3, [pc, #296]	; (8000e08 <Task_DMA+0x15c>)
 8000cde:	2200      	movs	r2, #0
 8000ce0:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx2.Init.Mode = DMA_NORMAL;
 8000ce2:	4b49      	ldr	r3, [pc, #292]	; (8000e08 <Task_DMA+0x15c>)
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx2.Init.Priority = DMA_PRIORITY_LOW;
 8000ce8:	4b47      	ldr	r3, [pc, #284]	; (8000e08 <Task_DMA+0x15c>)
 8000cea:	2200      	movs	r2, #0
 8000cec:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000cee:	4b46      	ldr	r3, [pc, #280]	; (8000e08 <Task_DMA+0x15c>)
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	625a      	str	r2, [r3, #36]	; 0x24



    if (HAL_DMA_Init(&hdma_usart2_rx2) != HAL_OK)
 8000cf4:	4844      	ldr	r0, [pc, #272]	; (8000e08 <Task_DMA+0x15c>)
 8000cf6:	f001 f837 	bl	8001d68 <HAL_DMA_Init>
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d001      	beq.n	8000d04 <Task_DMA+0x58>
    {
      Error_Handler();
 8000d00:	f7ff fdf0 	bl	80008e4 <Error_Handler>
    }

	nbuff=0;
 8000d04:	2300      	movs	r3, #0
 8000d06:	613b      	str	r3, [r7, #16]
	res=HAL_UART_Receive_DMA(&huart2, buffer_DMA_1,buffer_SIZE); // Para arrancar
 8000d08:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000d0c:	4940      	ldr	r1, [pc, #256]	; (8000e10 <Task_DMA+0x164>)
 8000d0e:	4841      	ldr	r0, [pc, #260]	; (8000e14 <Task_DMA+0x168>)
 8000d10:	f002 fafb 	bl	800330a <HAL_UART_Receive_DMA>
 8000d14:	4603      	mov	r3, r0
 8000d16:	73fb      	strb	r3, [r7, #15]

	it=0;
 8000d18:	2300      	movs	r3, #0
 8000d1a:	617b      	str	r3, [r7, #20]
	while(1){

		switch (nbuff){
 8000d1c:	693b      	ldr	r3, [r7, #16]
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d003      	beq.n	8000d2a <Task_DMA+0x7e>
 8000d22:	693b      	ldr	r3, [r7, #16]
 8000d24:	2b01      	cmp	r3, #1
 8000d26:	d032      	beq.n	8000d8e <Task_DMA+0xe2>
 8000d28:	e066      	b.n	8000df8 <Task_DMA+0x14c>
		case 0: 	num=hdma_usart2_rx.Instance->NDTR;
 8000d2a:	4b3b      	ldr	r3, [pc, #236]	; (8000e18 <Task_DMA+0x16c>)
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	685b      	ldr	r3, [r3, #4]
 8000d30:	60bb      	str	r3, [r7, #8]
					if (num<buffer_SIZE){
 8000d32:	68bb      	ldr	r3, [r7, #8]
 8000d34:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000d38:	d25b      	bcs.n	8000df2 <Task_DMA+0x146>
  __ASM volatile ("cpsid i" : : : "memory");
 8000d3a:	b672      	cpsid	i
}
 8000d3c:	bf00      	nop
						__disable_irq();
						res=HAL_UART_DMAStop_PAS(&huart2);
 8000d3e:	4835      	ldr	r0, [pc, #212]	; (8000e14 <Task_DMA+0x168>)
 8000d40:	f000 fe10 	bl	8001964 <HAL_UART_DMAStop_PAS>
 8000d44:	4603      	mov	r3, r0
 8000d46:	73fb      	strb	r3, [r7, #15]
					   __HAL_LINKDMA(&huart2,hdmarx,hdma_usart2_rx2);
 8000d48:	4b32      	ldr	r3, [pc, #200]	; (8000e14 <Task_DMA+0x168>)
 8000d4a:	4a2f      	ldr	r2, [pc, #188]	; (8000e08 <Task_DMA+0x15c>)
 8000d4c:	639a      	str	r2, [r3, #56]	; 0x38
 8000d4e:	4b2e      	ldr	r3, [pc, #184]	; (8000e08 <Task_DMA+0x15c>)
 8000d50:	4a30      	ldr	r2, [pc, #192]	; (8000e14 <Task_DMA+0x168>)
 8000d52:	639a      	str	r2, [r3, #56]	; 0x38
					   res=HAL_UART_Receive_DMA(&huart2, buffer_DMA_2,buffer_SIZE);
 8000d54:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000d58:	4930      	ldr	r1, [pc, #192]	; (8000e1c <Task_DMA+0x170>)
 8000d5a:	482e      	ldr	r0, [pc, #184]	; (8000e14 <Task_DMA+0x168>)
 8000d5c:	f002 fad5 	bl	800330a <HAL_UART_Receive_DMA>
 8000d60:	4603      	mov	r3, r0
 8000d62:	73fb      	strb	r3, [r7, #15]
  __ASM volatile ("cpsie i" : : : "memory");
 8000d64:	b662      	cpsie	i
}
 8000d66:	bf00      	nop
					   __enable_irq();
					   nbuff=1;
 8000d68:	2301      	movs	r3, #1
 8000d6a:	613b      	str	r3, [r7, #16]
					   num=hdma_usart2_rx.Instance->NDTR;
 8000d6c:	4b2a      	ldr	r3, [pc, #168]	; (8000e18 <Task_DMA+0x16c>)
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	685b      	ldr	r3, [r3, #4]
 8000d72:	60bb      	str	r3, [r7, #8]
					   res=buff->puts(buff_rx,buffer_DMA_1,buffer_SIZE-num);
 8000d74:	4b2a      	ldr	r3, [pc, #168]	; (8000e20 <Task_DMA+0x174>)
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	691b      	ldr	r3, [r3, #16]
 8000d7a:	4a2a      	ldr	r2, [pc, #168]	; (8000e24 <Task_DMA+0x178>)
 8000d7c:	6810      	ldr	r0, [r2, #0]
 8000d7e:	68ba      	ldr	r2, [r7, #8]
 8000d80:	f5c2 7200 	rsb	r2, r2, #512	; 0x200
 8000d84:	4922      	ldr	r1, [pc, #136]	; (8000e10 <Task_DMA+0x164>)
 8000d86:	4798      	blx	r3
 8000d88:	4603      	mov	r3, r0
 8000d8a:	73fb      	strb	r3, [r7, #15]
					}else
						;

					break;
 8000d8c:	e031      	b.n	8000df2 <Task_DMA+0x146>
		case 1:
	    			num=hdma_usart2_rx2.Instance->NDTR;
 8000d8e:	4b1e      	ldr	r3, [pc, #120]	; (8000e08 <Task_DMA+0x15c>)
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	685b      	ldr	r3, [r3, #4]
 8000d94:	60bb      	str	r3, [r7, #8]
	    			if (num<buffer_SIZE){
 8000d96:	68bb      	ldr	r3, [r7, #8]
 8000d98:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000d9c:	d22b      	bcs.n	8000df6 <Task_DMA+0x14a>
  __ASM volatile ("cpsid i" : : : "memory");
 8000d9e:	b672      	cpsid	i
}
 8000da0:	bf00      	nop
	    				__disable_irq();
	    				res=HAL_UART_DMAStop_PAS(&huart2);
 8000da2:	481c      	ldr	r0, [pc, #112]	; (8000e14 <Task_DMA+0x168>)
 8000da4:	f000 fdde 	bl	8001964 <HAL_UART_DMAStop_PAS>
 8000da8:	4603      	mov	r3, r0
 8000daa:	73fb      	strb	r3, [r7, #15]
	    				__HAL_LINKDMA(&huart2,hdmarx,hdma_usart2_rx);
 8000dac:	4b19      	ldr	r3, [pc, #100]	; (8000e14 <Task_DMA+0x168>)
 8000dae:	4a1a      	ldr	r2, [pc, #104]	; (8000e18 <Task_DMA+0x16c>)
 8000db0:	639a      	str	r2, [r3, #56]	; 0x38
 8000db2:	4b19      	ldr	r3, [pc, #100]	; (8000e18 <Task_DMA+0x16c>)
 8000db4:	4a17      	ldr	r2, [pc, #92]	; (8000e14 <Task_DMA+0x168>)
 8000db6:	639a      	str	r2, [r3, #56]	; 0x38
	    				res=HAL_UART_Receive_DMA(&huart2, buffer_DMA_1,buffer_SIZE);
 8000db8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000dbc:	4914      	ldr	r1, [pc, #80]	; (8000e10 <Task_DMA+0x164>)
 8000dbe:	4815      	ldr	r0, [pc, #84]	; (8000e14 <Task_DMA+0x168>)
 8000dc0:	f002 faa3 	bl	800330a <HAL_UART_Receive_DMA>
 8000dc4:	4603      	mov	r3, r0
 8000dc6:	73fb      	strb	r3, [r7, #15]
  __ASM volatile ("cpsie i" : : : "memory");
 8000dc8:	b662      	cpsie	i
}
 8000dca:	bf00      	nop
	    				__enable_irq();
	    				nbuff=0;
 8000dcc:	2300      	movs	r3, #0
 8000dce:	613b      	str	r3, [r7, #16]
	    				num=hdma_usart2_rx2.Instance->NDTR;
 8000dd0:	4b0d      	ldr	r3, [pc, #52]	; (8000e08 <Task_DMA+0x15c>)
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	685b      	ldr	r3, [r3, #4]
 8000dd6:	60bb      	str	r3, [r7, #8]
	    				res=buff->puts(buff_rx,buffer_DMA_2,buffer_SIZE-num);
 8000dd8:	4b11      	ldr	r3, [pc, #68]	; (8000e20 <Task_DMA+0x174>)
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	691b      	ldr	r3, [r3, #16]
 8000dde:	4a11      	ldr	r2, [pc, #68]	; (8000e24 <Task_DMA+0x178>)
 8000de0:	6810      	ldr	r0, [r2, #0]
 8000de2:	68ba      	ldr	r2, [r7, #8]
 8000de4:	f5c2 7200 	rsb	r2, r2, #512	; 0x200
 8000de8:	490c      	ldr	r1, [pc, #48]	; (8000e1c <Task_DMA+0x170>)
 8000dea:	4798      	blx	r3
 8000dec:	4603      	mov	r3, r0
 8000dee:	73fb      	strb	r3, [r7, #15]
	    			}else
	    				;
	    			break;
 8000df0:	e001      	b.n	8000df6 <Task_DMA+0x14a>
					break;
 8000df2:	bf00      	nop
 8000df4:	e000      	b.n	8000df8 <Task_DMA+0x14c>
	    			break;
 8000df6:	bf00      	nop
		}

		it++;
 8000df8:	697b      	ldr	r3, [r7, #20]
 8000dfa:	3301      	adds	r3, #1
 8000dfc:	617b      	str	r3, [r7, #20]
		vTaskDelay(1/portTICK_RATE_MS );
 8000dfe:	2001      	movs	r0, #1
 8000e00:	f003 fe7c 	bl	8004afc <vTaskDelay>
		switch (nbuff){
 8000e04:	e78a      	b.n	8000d1c <Task_DMA+0x70>
 8000e06:	bf00      	nop
 8000e08:	2000414c 	.word	0x2000414c
 8000e0c:	400260b8 	.word	0x400260b8
 8000e10:	20004a58 	.word	0x20004a58
 8000e14:	200041ac 	.word	0x200041ac
 8000e18:	20004048 	.word	0x20004048
 8000e1c:	20004c5c 	.word	0x20004c5c
 8000e20:	20004c58 	.word	0x20004c58
 8000e24:	20004a54 	.word	0x20004a54

08000e28 <Task_Display>:
	}
}


void Task_Display( void *pvParameters ){
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b084      	sub	sp, #16
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]

	uint32_t it;
	BUFF_ITEM_t car;
	HAL_StatusTypeDef res;

    it=0;
 8000e30:	2300      	movs	r3, #0
 8000e32:	60fb      	str	r3, [r7, #12]
	while(1){

		buff->get(buff,&car);
 8000e34:	4b0a      	ldr	r3, [pc, #40]	; (8000e60 <Task_Display+0x38>)
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	4a09      	ldr	r2, [pc, #36]	; (8000e60 <Task_Display+0x38>)
 8000e3c:	6812      	ldr	r2, [r2, #0]
 8000e3e:	f107 010a 	add.w	r1, r7, #10
 8000e42:	4610      	mov	r0, r2
 8000e44:	4798      	blx	r3
		res=HAL_UART_Transmit(& huart2,&car,1,100);
 8000e46:	f107 010a 	add.w	r1, r7, #10
 8000e4a:	2364      	movs	r3, #100	; 0x64
 8000e4c:	2201      	movs	r2, #1
 8000e4e:	4805      	ldr	r0, [pc, #20]	; (8000e64 <Task_Display+0x3c>)
 8000e50:	f002 f9c9 	bl	80031e6 <HAL_UART_Transmit>
 8000e54:	4603      	mov	r3, r0
 8000e56:	72fb      	strb	r3, [r7, #11]
		it++;
 8000e58:	68fb      	ldr	r3, [r7, #12]
 8000e5a:	3301      	adds	r3, #1
 8000e5c:	60fb      	str	r3, [r7, #12]
		buff->get(buff,&car);
 8000e5e:	e7e9      	b.n	8000e34 <Task_Display+0xc>
 8000e60:	20004c58 	.word	0x20004c58
 8000e64:	200041ac 	.word	0x200041ac

08000e68 <serie_Init_FreeRTOS>:


extern BUFF_BUFFER_t * buff;
extern BUFF_BUFFER_t * buff_rx;

void serie_Init_FreeRTOS(void){
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b084      	sub	sp, #16
 8000e6c:	af02      	add	r7, sp, #8

	BaseType_t res_task;

	printf (PASCU_PRJ " at "__TIME__);
 8000e6e:	4844      	ldr	r0, [pc, #272]	; (8000f80 <serie_Init_FreeRTOS+0x118>)
 8000e70:	f005 fb5c 	bl	800652c <iprintf>
	fflush(0);
 8000e74:	2000      	movs	r0, #0
 8000e76:	f005 f959 	bl	800612c <fflush>

	buff=bufferCreat(128);
 8000e7a:	2080      	movs	r0, #128	; 0x80
 8000e7c:	f000 fc2a 	bl	80016d4 <bufferCreat>
 8000e80:	4603      	mov	r3, r0
 8000e82:	4a40      	ldr	r2, [pc, #256]	; (8000f84 <serie_Init_FreeRTOS+0x11c>)
 8000e84:	6013      	str	r3, [r2, #0]
	if (!buff) return;
 8000e86:	4b3f      	ldr	r3, [pc, #252]	; (8000f84 <serie_Init_FreeRTOS+0x11c>)
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d072      	beq.n	8000f74 <serie_Init_FreeRTOS+0x10c>

	buff_rx=bufferCreat(512);
 8000e8e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000e92:	f000 fc1f 	bl	80016d4 <bufferCreat>
 8000e96:	4603      	mov	r3, r0
 8000e98:	4a3b      	ldr	r2, [pc, #236]	; (8000f88 <serie_Init_FreeRTOS+0x120>)
 8000e9a:	6013      	str	r3, [r2, #0]
	if (!buff_rx) return;
 8000e9c:	4b3a      	ldr	r3, [pc, #232]	; (8000f88 <serie_Init_FreeRTOS+0x120>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d069      	beq.n	8000f78 <serie_Init_FreeRTOS+0x110>

	res_task=xTaskCreate(Task_Display,"DISPLAY",512,NULL,	makeFreeRtosPriority(osPriorityNormal),NULL);
 8000ea4:	2000      	movs	r0, #0
 8000ea6:	f000 fc6f 	bl	8001788 <makeFreeRtosPriority>
 8000eaa:	4603      	mov	r3, r0
 8000eac:	461a      	mov	r2, r3
 8000eae:	2300      	movs	r3, #0
 8000eb0:	9301      	str	r3, [sp, #4]
 8000eb2:	9200      	str	r2, [sp, #0]
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000eba:	4934      	ldr	r1, [pc, #208]	; (8000f8c <serie_Init_FreeRTOS+0x124>)
 8000ebc:	4834      	ldr	r0, [pc, #208]	; (8000f90 <serie_Init_FreeRTOS+0x128>)
 8000ebe:	f003 fce6 	bl	800488e <xTaskCreate>
 8000ec2:	6078      	str	r0, [r7, #4]
	if( res_task != pdPASS ){
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	2b01      	cmp	r3, #1
 8000ec8:	d006      	beq.n	8000ed8 <serie_Init_FreeRTOS+0x70>
			printf("PANIC: Error al crear Tarea Visualizador\r\n");
 8000eca:	4832      	ldr	r0, [pc, #200]	; (8000f94 <serie_Init_FreeRTOS+0x12c>)
 8000ecc:	f005 fbb4 	bl	8006638 <puts>
			fflush(NULL);
 8000ed0:	2000      	movs	r0, #0
 8000ed2:	f005 f92b 	bl	800612c <fflush>
			while(1);
 8000ed6:	e7fe      	b.n	8000ed6 <serie_Init_FreeRTOS+0x6e>
	}

	res_task=xTaskCreate(Task_DMA,"DMA",512,NULL,	makeFreeRtosPriority(osPriorityNormal),NULL);
 8000ed8:	2000      	movs	r0, #0
 8000eda:	f000 fc55 	bl	8001788 <makeFreeRtosPriority>
 8000ede:	4603      	mov	r3, r0
 8000ee0:	461a      	mov	r2, r3
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	9301      	str	r3, [sp, #4]
 8000ee6:	9200      	str	r2, [sp, #0]
 8000ee8:	2300      	movs	r3, #0
 8000eea:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000eee:	492a      	ldr	r1, [pc, #168]	; (8000f98 <serie_Init_FreeRTOS+0x130>)
 8000ef0:	482a      	ldr	r0, [pc, #168]	; (8000f9c <serie_Init_FreeRTOS+0x134>)
 8000ef2:	f003 fccc 	bl	800488e <xTaskCreate>
 8000ef6:	6078      	str	r0, [r7, #4]
		if( res_task != pdPASS ){
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	2b01      	cmp	r3, #1
 8000efc:	d006      	beq.n	8000f0c <serie_Init_FreeRTOS+0xa4>
				printf("PANIC: Error al crear Tarea Visualizador\r\n");
 8000efe:	4825      	ldr	r0, [pc, #148]	; (8000f94 <serie_Init_FreeRTOS+0x12c>)
 8000f00:	f005 fb9a 	bl	8006638 <puts>
				fflush(NULL);
 8000f04:	2000      	movs	r0, #0
 8000f06:	f005 f911 	bl	800612c <fflush>
				while(1);
 8000f0a:	e7fe      	b.n	8000f0a <serie_Init_FreeRTOS+0xa2>
		}

	res_task=xTaskCreate(Task_Send,"ENVIO",512,NULL,	makeFreeRtosPriority(osPriorityNormal),NULL);
 8000f0c:	2000      	movs	r0, #0
 8000f0e:	f000 fc3b 	bl	8001788 <makeFreeRtosPriority>
 8000f12:	4603      	mov	r3, r0
 8000f14:	461a      	mov	r2, r3
 8000f16:	2300      	movs	r3, #0
 8000f18:	9301      	str	r3, [sp, #4]
 8000f1a:	9200      	str	r2, [sp, #0]
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000f22:	491f      	ldr	r1, [pc, #124]	; (8000fa0 <serie_Init_FreeRTOS+0x138>)
 8000f24:	481f      	ldr	r0, [pc, #124]	; (8000fa4 <serie_Init_FreeRTOS+0x13c>)
 8000f26:	f003 fcb2 	bl	800488e <xTaskCreate>
 8000f2a:	6078      	str	r0, [r7, #4]
	if( res_task != pdPASS ){
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	2b01      	cmp	r3, #1
 8000f30:	d006      	beq.n	8000f40 <serie_Init_FreeRTOS+0xd8>
			printf("PANIC: Error al crear Tarea Visualizador\r\n");
 8000f32:	4818      	ldr	r0, [pc, #96]	; (8000f94 <serie_Init_FreeRTOS+0x12c>)
 8000f34:	f005 fb80 	bl	8006638 <puts>
			fflush(NULL);
 8000f38:	2000      	movs	r0, #0
 8000f3a:	f005 f8f7 	bl	800612c <fflush>
			while(1);
 8000f3e:	e7fe      	b.n	8000f3e <serie_Init_FreeRTOS+0xd6>
	}

	res_task=xTaskCreate(Task_Receive,"RECEIVE",512,NULL,	makeFreeRtosPriority(osPriorityNormal),NULL);
 8000f40:	2000      	movs	r0, #0
 8000f42:	f000 fc21 	bl	8001788 <makeFreeRtosPriority>
 8000f46:	4603      	mov	r3, r0
 8000f48:	461a      	mov	r2, r3
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	9301      	str	r3, [sp, #4]
 8000f4e:	9200      	str	r2, [sp, #0]
 8000f50:	2300      	movs	r3, #0
 8000f52:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000f56:	4914      	ldr	r1, [pc, #80]	; (8000fa8 <serie_Init_FreeRTOS+0x140>)
 8000f58:	4814      	ldr	r0, [pc, #80]	; (8000fac <serie_Init_FreeRTOS+0x144>)
 8000f5a:	f003 fc98 	bl	800488e <xTaskCreate>
 8000f5e:	6078      	str	r0, [r7, #4]
	if( res_task != pdPASS ){
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	2b01      	cmp	r3, #1
 8000f64:	d009      	beq.n	8000f7a <serie_Init_FreeRTOS+0x112>
			printf("PANIC: Error al crear Tarea Visualizador\r\n");
 8000f66:	480b      	ldr	r0, [pc, #44]	; (8000f94 <serie_Init_FreeRTOS+0x12c>)
 8000f68:	f005 fb66 	bl	8006638 <puts>
			fflush(NULL);
 8000f6c:	2000      	movs	r0, #0
 8000f6e:	f005 f8dd 	bl	800612c <fflush>
			while(1);
 8000f72:	e7fe      	b.n	8000f72 <serie_Init_FreeRTOS+0x10a>
	if (!buff) return;
 8000f74:	bf00      	nop
 8000f76:	e000      	b.n	8000f7a <serie_Init_FreeRTOS+0x112>
	if (!buff_rx) return;
 8000f78:	bf00      	nop
	}
}
 8000f7a:	3708      	adds	r7, #8
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	bd80      	pop	{r7, pc}
 8000f80:	080073c4 	.word	0x080073c4
 8000f84:	20004c58 	.word	0x20004c58
 8000f88:	20004a54 	.word	0x20004a54
 8000f8c:	080073ec 	.word	0x080073ec
 8000f90:	08000e29 	.word	0x08000e29
 8000f94:	080073f4 	.word	0x080073f4
 8000f98:	08007420 	.word	0x08007420
 8000f9c:	08000cad 	.word	0x08000cad
 8000fa0:	08007424 	.word	0x08007424
 8000fa4:	080012fd 	.word	0x080012fd
 8000fa8:	0800742c 	.word	0x0800742c
 8000fac:	08001369 	.word	0x08001369

08000fb0 <entregable>:
		res=buff->put(buff,buffer_DMA[buffer_ct++]);
	// wait a bit time
	osDelay(1);

}
void entregable(char * nombreMaquina,char * ssid, char * passwd){
 8000fb0:	b5b0      	push	{r4, r5, r7, lr}
 8000fb2:	b09a      	sub	sp, #104	; 0x68
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	60f8      	str	r0, [r7, #12]
 8000fb8:	60b9      	str	r1, [r7, #8]
 8000fba:	607a      	str	r2, [r7, #4]
	uint32_t res;
		char cad[]="AT+CWJAP=\"%s\",\"%s\"\r\n";
 8000fbc:	4b99      	ldr	r3, [pc, #612]	; (8001224 <entregable+0x274>)
 8000fbe:	f107 0440 	add.w	r4, r7, #64	; 0x40
 8000fc2:	461d      	mov	r5, r3
 8000fc4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000fc6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000fc8:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000fcc:	6020      	str	r0, [r4, #0]
 8000fce:	3404      	adds	r4, #4
 8000fd0:	7021      	strb	r1, [r4, #0]

		sprintf(candenafinal,cad,ssid,passwd);
 8000fd2:	f107 0140 	add.w	r1, r7, #64	; 0x40
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	68ba      	ldr	r2, [r7, #8]
 8000fda:	4893      	ldr	r0, [pc, #588]	; (8001228 <entregable+0x278>)
 8000fdc:	f005 fb44 	bl	8006668 <siprintf>

		res=HAL_UART_Transmit(UART_ESP_AT_WIFI,"AT+CWMODE=3\r\n",15,1000);
 8000fe0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fe4:	220f      	movs	r2, #15
 8000fe6:	4991      	ldr	r1, [pc, #580]	; (800122c <entregable+0x27c>)
 8000fe8:	4891      	ldr	r0, [pc, #580]	; (8001230 <entregable+0x280>)
 8000fea:	f002 f8fc 	bl	80031e6 <HAL_UART_Transmit>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	663b      	str	r3, [r7, #96]	; 0x60
		HAL_UART_Receive_DMA(UART_ESP_AT_WIFI, buffer_DMA,buffer_DMA_size);
 8000ff2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000ff6:	498f      	ldr	r1, [pc, #572]	; (8001234 <entregable+0x284>)
 8000ff8:	488d      	ldr	r0, [pc, #564]	; (8001230 <entregable+0x280>)
 8000ffa:	f002 f986 	bl	800330a <HAL_UART_Receive_DMA>
		osDelay(500);
 8000ffe:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001002:	f002 ff1e 	bl	8003e42 <osDelay>
		HAL_UART_DMAStop(UART_ESP_AT_WIFI);
 8001006:	488a      	ldr	r0, [pc, #552]	; (8001230 <entregable+0x280>)
 8001008:	f002 f9af 	bl	800336a <HAL_UART_DMAStop>
		int buffer_ct1=buffer_DMA_size - HAL_DMA_getcounter(UART_ESP_AT_WIFI);
 800100c:	4888      	ldr	r0, [pc, #544]	; (8001230 <entregable+0x280>)
 800100e:	f000 fcee 	bl	80019ee <HAL_DMA_getcounter>
 8001012:	4603      	mov	r3, r0
 8001014:	f5c3 6300 	rsb	r3, r3, #2048	; 0x800
 8001018:	65fb      	str	r3, [r7, #92]	; 0x5c
		int buffer_ct=0;
 800101a:	2300      	movs	r3, #0
 800101c:	667b      	str	r3, [r7, #100]	; 0x64
		while (buffer_ct<buffer_ct1)
 800101e:	e00d      	b.n	800103c <entregable+0x8c>
				res=buff->put(buff,buffer_DMA[buffer_ct++]);
 8001020:	4b85      	ldr	r3, [pc, #532]	; (8001238 <entregable+0x288>)
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	685a      	ldr	r2, [r3, #4]
 8001026:	4b84      	ldr	r3, [pc, #528]	; (8001238 <entregable+0x288>)
 8001028:	6818      	ldr	r0, [r3, #0]
 800102a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800102c:	1c59      	adds	r1, r3, #1
 800102e:	6679      	str	r1, [r7, #100]	; 0x64
 8001030:	4980      	ldr	r1, [pc, #512]	; (8001234 <entregable+0x284>)
 8001032:	5ccb      	ldrb	r3, [r1, r3]
 8001034:	4619      	mov	r1, r3
 8001036:	4790      	blx	r2
 8001038:	4603      	mov	r3, r0
 800103a:	663b      	str	r3, [r7, #96]	; 0x60
		while (buffer_ct<buffer_ct1)
 800103c:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800103e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001040:	429a      	cmp	r2, r3
 8001042:	dbed      	blt.n	8001020 <entregable+0x70>
		osDelay(1);
 8001044:	2001      	movs	r0, #1
 8001046:	f002 fefc 	bl	8003e42 <osDelay>


		res=HAL_UART_Transmit(UART_ESP_AT_WIFI,candenafinal,strlen(candenafinal),1000);
 800104a:	4877      	ldr	r0, [pc, #476]	; (8001228 <entregable+0x278>)
 800104c:	f7ff f8c8 	bl	80001e0 <strlen>
 8001050:	4603      	mov	r3, r0
 8001052:	b29a      	uxth	r2, r3
 8001054:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001058:	4973      	ldr	r1, [pc, #460]	; (8001228 <entregable+0x278>)
 800105a:	4875      	ldr	r0, [pc, #468]	; (8001230 <entregable+0x280>)
 800105c:	f002 f8c3 	bl	80031e6 <HAL_UART_Transmit>
 8001060:	4603      	mov	r3, r0
 8001062:	663b      	str	r3, [r7, #96]	; 0x60
		HAL_UART_Receive_DMA(UART_ESP_AT_WIFI, buffer_DMA,buffer_DMA_size);
 8001064:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001068:	4972      	ldr	r1, [pc, #456]	; (8001234 <entregable+0x284>)
 800106a:	4871      	ldr	r0, [pc, #452]	; (8001230 <entregable+0x280>)
 800106c:	f002 f94d 	bl	800330a <HAL_UART_Receive_DMA>
		osDelay(500);
 8001070:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001074:	f002 fee5 	bl	8003e42 <osDelay>
		HAL_UART_DMAStop(UART_ESP_AT_WIFI);
 8001078:	486d      	ldr	r0, [pc, #436]	; (8001230 <entregable+0x280>)
 800107a:	f002 f976 	bl	800336a <HAL_UART_DMAStop>
		buffer_ct1=buffer_DMA_size - HAL_DMA_getcounter(UART_ESP_AT_WIFI);
 800107e:	486c      	ldr	r0, [pc, #432]	; (8001230 <entregable+0x280>)
 8001080:	f000 fcb5 	bl	80019ee <HAL_DMA_getcounter>
 8001084:	4603      	mov	r3, r0
 8001086:	f5c3 6300 	rsb	r3, r3, #2048	; 0x800
 800108a:	65fb      	str	r3, [r7, #92]	; 0x5c
		buffer_ct=0;
 800108c:	2300      	movs	r3, #0
 800108e:	667b      	str	r3, [r7, #100]	; 0x64
		while (buffer_ct<buffer_ct1)
 8001090:	e00d      	b.n	80010ae <entregable+0xfe>
			res=buff->put(buff,buffer_DMA[buffer_ct++]);
 8001092:	4b69      	ldr	r3, [pc, #420]	; (8001238 <entregable+0x288>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	685a      	ldr	r2, [r3, #4]
 8001098:	4b67      	ldr	r3, [pc, #412]	; (8001238 <entregable+0x288>)
 800109a:	6818      	ldr	r0, [r3, #0]
 800109c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800109e:	1c59      	adds	r1, r3, #1
 80010a0:	6679      	str	r1, [r7, #100]	; 0x64
 80010a2:	4964      	ldr	r1, [pc, #400]	; (8001234 <entregable+0x284>)
 80010a4:	5ccb      	ldrb	r3, [r1, r3]
 80010a6:	4619      	mov	r1, r3
 80010a8:	4790      	blx	r2
 80010aa:	4603      	mov	r3, r0
 80010ac:	663b      	str	r3, [r7, #96]	; 0x60
		while (buffer_ct<buffer_ct1)
 80010ae:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80010b0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80010b2:	429a      	cmp	r2, r3
 80010b4:	dbed      	blt.n	8001092 <entregable+0xe2>
		osDelay(1);
 80010b6:	2001      	movs	r0, #1
 80010b8:	f002 fec3 	bl	8003e42 <osDelay>


		res=HAL_UART_Transmit(UART_ESP_AT_WIFI,"AT+CIFSR\r\n",15,1000);
 80010bc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010c0:	220f      	movs	r2, #15
 80010c2:	495e      	ldr	r1, [pc, #376]	; (800123c <entregable+0x28c>)
 80010c4:	485a      	ldr	r0, [pc, #360]	; (8001230 <entregable+0x280>)
 80010c6:	f002 f88e 	bl	80031e6 <HAL_UART_Transmit>
 80010ca:	4603      	mov	r3, r0
 80010cc:	663b      	str	r3, [r7, #96]	; 0x60
		HAL_UART_Receive_DMA(UART_ESP_AT_WIFI, buffer_DMA,buffer_DMA_size);
 80010ce:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80010d2:	4958      	ldr	r1, [pc, #352]	; (8001234 <entregable+0x284>)
 80010d4:	4856      	ldr	r0, [pc, #344]	; (8001230 <entregable+0x280>)
 80010d6:	f002 f918 	bl	800330a <HAL_UART_Receive_DMA>
		osDelay(500);
 80010da:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80010de:	f002 feb0 	bl	8003e42 <osDelay>
		HAL_UART_DMAStop(UART_ESP_AT_WIFI);
 80010e2:	4853      	ldr	r0, [pc, #332]	; (8001230 <entregable+0x280>)
 80010e4:	f002 f941 	bl	800336a <HAL_UART_DMAStop>
		buffer_ct1=buffer_DMA_size - HAL_DMA_getcounter(UART_ESP_AT_WIFI);
 80010e8:	4851      	ldr	r0, [pc, #324]	; (8001230 <entregable+0x280>)
 80010ea:	f000 fc80 	bl	80019ee <HAL_DMA_getcounter>
 80010ee:	4603      	mov	r3, r0
 80010f0:	f5c3 6300 	rsb	r3, r3, #2048	; 0x800
 80010f4:	65fb      	str	r3, [r7, #92]	; 0x5c
		buffer_ct=0;
 80010f6:	2300      	movs	r3, #0
 80010f8:	667b      	str	r3, [r7, #100]	; 0x64
		while (buffer_ct<buffer_ct1)
 80010fa:	e00d      	b.n	8001118 <entregable+0x168>
			res=buff->put(buff,buffer_DMA[buffer_ct++]);
 80010fc:	4b4e      	ldr	r3, [pc, #312]	; (8001238 <entregable+0x288>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	685a      	ldr	r2, [r3, #4]
 8001102:	4b4d      	ldr	r3, [pc, #308]	; (8001238 <entregable+0x288>)
 8001104:	6818      	ldr	r0, [r3, #0]
 8001106:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001108:	1c59      	adds	r1, r3, #1
 800110a:	6679      	str	r1, [r7, #100]	; 0x64
 800110c:	4949      	ldr	r1, [pc, #292]	; (8001234 <entregable+0x284>)
 800110e:	5ccb      	ldrb	r3, [r1, r3]
 8001110:	4619      	mov	r1, r3
 8001112:	4790      	blx	r2
 8001114:	4603      	mov	r3, r0
 8001116:	663b      	str	r3, [r7, #96]	; 0x60
		while (buffer_ct<buffer_ct1)
 8001118:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800111a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800111c:	429a      	cmp	r2, r3
 800111e:	dbed      	blt.n	80010fc <entregable+0x14c>
		osDelay(1);
 8001120:	2001      	movs	r0, #1
 8001122:	f002 fe8e 	bl	8003e42 <osDelay>


		char cad2[]="AT+CIPSTART=\"TCP\",\"%s\",80\r\n";
 8001126:	4b46      	ldr	r3, [pc, #280]	; (8001240 <entregable+0x290>)
 8001128:	f107 0424 	add.w	r4, r7, #36	; 0x24
 800112c:	461d      	mov	r5, r3
 800112e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001130:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001132:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001136:	e884 0007 	stmia.w	r4, {r0, r1, r2}
		sprintf(candenafinal,cad2,nombreMaquina);
 800113a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800113e:	68fa      	ldr	r2, [r7, #12]
 8001140:	4619      	mov	r1, r3
 8001142:	4839      	ldr	r0, [pc, #228]	; (8001228 <entregable+0x278>)
 8001144:	f005 fa90 	bl	8006668 <siprintf>
		res=HAL_UART_Transmit(UART_ESP_AT_WIFI,candenafinal,strlen(candenafinal),1000);
 8001148:	4837      	ldr	r0, [pc, #220]	; (8001228 <entregable+0x278>)
 800114a:	f7ff f849 	bl	80001e0 <strlen>
 800114e:	4603      	mov	r3, r0
 8001150:	b29a      	uxth	r2, r3
 8001152:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001156:	4934      	ldr	r1, [pc, #208]	; (8001228 <entregable+0x278>)
 8001158:	4835      	ldr	r0, [pc, #212]	; (8001230 <entregable+0x280>)
 800115a:	f002 f844 	bl	80031e6 <HAL_UART_Transmit>
 800115e:	4603      	mov	r3, r0
 8001160:	663b      	str	r3, [r7, #96]	; 0x60
		HAL_UART_Receive_DMA(UART_ESP_AT_WIFI, buffer_DMA,buffer_DMA_size);
 8001162:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001166:	4933      	ldr	r1, [pc, #204]	; (8001234 <entregable+0x284>)
 8001168:	4831      	ldr	r0, [pc, #196]	; (8001230 <entregable+0x280>)
 800116a:	f002 f8ce 	bl	800330a <HAL_UART_Receive_DMA>
		osDelay(500);
 800116e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001172:	f002 fe66 	bl	8003e42 <osDelay>
		HAL_UART_DMAStop(UART_ESP_AT_WIFI);
 8001176:	482e      	ldr	r0, [pc, #184]	; (8001230 <entregable+0x280>)
 8001178:	f002 f8f7 	bl	800336a <HAL_UART_DMAStop>
		buffer_ct1=buffer_DMA_size - HAL_DMA_getcounter(UART_ESP_AT_WIFI);
 800117c:	482c      	ldr	r0, [pc, #176]	; (8001230 <entregable+0x280>)
 800117e:	f000 fc36 	bl	80019ee <HAL_DMA_getcounter>
 8001182:	4603      	mov	r3, r0
 8001184:	f5c3 6300 	rsb	r3, r3, #2048	; 0x800
 8001188:	65fb      	str	r3, [r7, #92]	; 0x5c
		buffer_ct=0;
 800118a:	2300      	movs	r3, #0
 800118c:	667b      	str	r3, [r7, #100]	; 0x64
		while (buffer_ct<buffer_ct1)
 800118e:	e00d      	b.n	80011ac <entregable+0x1fc>
			res=buff->put(buff,buffer_DMA[buffer_ct++]);
 8001190:	4b29      	ldr	r3, [pc, #164]	; (8001238 <entregable+0x288>)
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	685a      	ldr	r2, [r3, #4]
 8001196:	4b28      	ldr	r3, [pc, #160]	; (8001238 <entregable+0x288>)
 8001198:	6818      	ldr	r0, [r3, #0]
 800119a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800119c:	1c59      	adds	r1, r3, #1
 800119e:	6679      	str	r1, [r7, #100]	; 0x64
 80011a0:	4924      	ldr	r1, [pc, #144]	; (8001234 <entregable+0x284>)
 80011a2:	5ccb      	ldrb	r3, [r1, r3]
 80011a4:	4619      	mov	r1, r3
 80011a6:	4790      	blx	r2
 80011a8:	4603      	mov	r3, r0
 80011aa:	663b      	str	r3, [r7, #96]	; 0x60
		while (buffer_ct<buffer_ct1)
 80011ac:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80011ae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80011b0:	429a      	cmp	r2, r3
 80011b2:	dbed      	blt.n	8001190 <entregable+0x1e0>
		osDelay(1);
 80011b4:	2001      	movs	r0, #1
 80011b6:	f002 fe44 	bl	8003e42 <osDelay>

		//***get***
		char cad3[]="AT+CIPSEND=%i";
 80011ba:	4b22      	ldr	r3, [pc, #136]	; (8001244 <entregable+0x294>)
 80011bc:	f107 0414 	add.w	r4, r7, #20
 80011c0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80011c2:	c407      	stmia	r4!, {r0, r1, r2}
 80011c4:	8023      	strh	r3, [r4, #0]
		char * get="GET /api/json/cet/now HTTP/1.1\r\nAccept: text/html\r\nHost: worldclockapi.com\r\n\r\n";
 80011c6:	4b20      	ldr	r3, [pc, #128]	; (8001248 <entregable+0x298>)
 80011c8:	65bb      	str	r3, [r7, #88]	; 0x58
		sprintf(candenafinal,cad3,sizeof(get));
 80011ca:	f107 0314 	add.w	r3, r7, #20
 80011ce:	2204      	movs	r2, #4
 80011d0:	4619      	mov	r1, r3
 80011d2:	4815      	ldr	r0, [pc, #84]	; (8001228 <entregable+0x278>)
 80011d4:	f005 fa48 	bl	8006668 <siprintf>
		HAL_UART_Receive_DMA(UART_ESP8266, buffer_DMA,2048);
 80011d8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80011dc:	4915      	ldr	r1, [pc, #84]	; (8001234 <entregable+0x284>)
 80011de:	4814      	ldr	r0, [pc, #80]	; (8001230 <entregable+0x280>)
 80011e0:	f002 f893 	bl	800330a <HAL_UART_Receive_DMA>
		//HAL_UART_Transmit(UART_ESP8266,candenafinal);
		res=HAL_UART_Transmit(UART_ESP_AT_WIFI,candenafinal,sizeof(candenafinal),1000);
 80011e4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011e8:	2264      	movs	r2, #100	; 0x64
 80011ea:	490f      	ldr	r1, [pc, #60]	; (8001228 <entregable+0x278>)
 80011ec:	4810      	ldr	r0, [pc, #64]	; (8001230 <entregable+0x280>)
 80011ee:	f001 fffa 	bl	80031e6 <HAL_UART_Transmit>
 80011f2:	4603      	mov	r3, r0
 80011f4:	663b      	str	r3, [r7, #96]	; 0x60
		HAL_UART_Receive_DMA(UART_ESP_AT_WIFI, buffer_DMA,buffer_DMA_size);
 80011f6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80011fa:	490e      	ldr	r1, [pc, #56]	; (8001234 <entregable+0x284>)
 80011fc:	480c      	ldr	r0, [pc, #48]	; (8001230 <entregable+0x280>)
 80011fe:	f002 f884 	bl	800330a <HAL_UART_Receive_DMA>
		osDelay(1000);
 8001202:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001206:	f002 fe1c 	bl	8003e42 <osDelay>
		HAL_UART_DMAStop(UART_ESP_AT_WIFI);
 800120a:	4809      	ldr	r0, [pc, #36]	; (8001230 <entregable+0x280>)
 800120c:	f002 f8ad 	bl	800336a <HAL_UART_DMAStop>
		buffer_ct1=buffer_DMA_size - HAL_DMA_getcounter(UART_ESP_AT_WIFI);
 8001210:	4807      	ldr	r0, [pc, #28]	; (8001230 <entregable+0x280>)
 8001212:	f000 fbec 	bl	80019ee <HAL_DMA_getcounter>
 8001216:	4603      	mov	r3, r0
 8001218:	f5c3 6300 	rsb	r3, r3, #2048	; 0x800
 800121c:	65fb      	str	r3, [r7, #92]	; 0x5c
		buffer_ct=0;
 800121e:	2300      	movs	r3, #0
 8001220:	667b      	str	r3, [r7, #100]	; 0x64
		while (buffer_ct<buffer_ct1)
 8001222:	e021      	b.n	8001268 <entregable+0x2b8>
 8001224:	08007444 	.word	0x08007444
 8001228:	200049f0 	.word	0x200049f0
 800122c:	0800745c 	.word	0x0800745c
 8001230:	20004108 	.word	0x20004108
 8001234:	200041f0 	.word	0x200041f0
 8001238:	20004c58 	.word	0x20004c58
 800123c:	0800746c 	.word	0x0800746c
 8001240:	080074c8 	.word	0x080074c8
 8001244:	080074e4 	.word	0x080074e4
 8001248:	08007478 	.word	0x08007478
			res=buff->put(buff,buffer_DMA[buffer_ct++]);
 800124c:	4b27      	ldr	r3, [pc, #156]	; (80012ec <entregable+0x33c>)
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	685a      	ldr	r2, [r3, #4]
 8001252:	4b26      	ldr	r3, [pc, #152]	; (80012ec <entregable+0x33c>)
 8001254:	6818      	ldr	r0, [r3, #0]
 8001256:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001258:	1c59      	adds	r1, r3, #1
 800125a:	6679      	str	r1, [r7, #100]	; 0x64
 800125c:	4924      	ldr	r1, [pc, #144]	; (80012f0 <entregable+0x340>)
 800125e:	5ccb      	ldrb	r3, [r1, r3]
 8001260:	4619      	mov	r1, r3
 8001262:	4790      	blx	r2
 8001264:	4603      	mov	r3, r0
 8001266:	663b      	str	r3, [r7, #96]	; 0x60
		while (buffer_ct<buffer_ct1)
 8001268:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800126a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800126c:	429a      	cmp	r2, r3
 800126e:	dbed      	blt.n	800124c <entregable+0x29c>
		osDelay(1);
 8001270:	2001      	movs	r0, #1
 8001272:	f002 fde6 	bl	8003e42 <osDelay>


		HAL_UART_Receive_DMA(UART_ESP8266, buffer_DMA,2048);
 8001276:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800127a:	491d      	ldr	r1, [pc, #116]	; (80012f0 <entregable+0x340>)
 800127c:	481d      	ldr	r0, [pc, #116]	; (80012f4 <entregable+0x344>)
 800127e:	f002 f844 	bl	800330a <HAL_UART_Receive_DMA>
		res=HAL_UART_Transmit(UART_ESP_AT_WIFI,candenafinal,sizeof(candenafinal),1000);
 8001282:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001286:	2264      	movs	r2, #100	; 0x64
 8001288:	491b      	ldr	r1, [pc, #108]	; (80012f8 <entregable+0x348>)
 800128a:	481a      	ldr	r0, [pc, #104]	; (80012f4 <entregable+0x344>)
 800128c:	f001 ffab 	bl	80031e6 <HAL_UART_Transmit>
 8001290:	4603      	mov	r3, r0
 8001292:	663b      	str	r3, [r7, #96]	; 0x60
		osDelay(1000);
 8001294:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001298:	f002 fdd3 	bl	8003e42 <osDelay>
		HAL_UART_DMAStop(UART_ESP_AT_WIFI);
 800129c:	4815      	ldr	r0, [pc, #84]	; (80012f4 <entregable+0x344>)
 800129e:	f002 f864 	bl	800336a <HAL_UART_DMAStop>
		buffer_ct1=buffer_DMA_size - HAL_DMA_getcounter(UART_ESP_AT_WIFI);
 80012a2:	4814      	ldr	r0, [pc, #80]	; (80012f4 <entregable+0x344>)
 80012a4:	f000 fba3 	bl	80019ee <HAL_DMA_getcounter>
 80012a8:	4603      	mov	r3, r0
 80012aa:	f5c3 6300 	rsb	r3, r3, #2048	; 0x800
 80012ae:	65fb      	str	r3, [r7, #92]	; 0x5c
		buffer_ct=0;
 80012b0:	2300      	movs	r3, #0
 80012b2:	667b      	str	r3, [r7, #100]	; 0x64
		while (buffer_ct<buffer_ct1)
 80012b4:	e00d      	b.n	80012d2 <entregable+0x322>
			res=buff->put(buff,buffer_DMA[buffer_ct++]);
 80012b6:	4b0d      	ldr	r3, [pc, #52]	; (80012ec <entregable+0x33c>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	685a      	ldr	r2, [r3, #4]
 80012bc:	4b0b      	ldr	r3, [pc, #44]	; (80012ec <entregable+0x33c>)
 80012be:	6818      	ldr	r0, [r3, #0]
 80012c0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80012c2:	1c59      	adds	r1, r3, #1
 80012c4:	6679      	str	r1, [r7, #100]	; 0x64
 80012c6:	490a      	ldr	r1, [pc, #40]	; (80012f0 <entregable+0x340>)
 80012c8:	5ccb      	ldrb	r3, [r1, r3]
 80012ca:	4619      	mov	r1, r3
 80012cc:	4790      	blx	r2
 80012ce:	4603      	mov	r3, r0
 80012d0:	663b      	str	r3, [r7, #96]	; 0x60
		while (buffer_ct<buffer_ct1)
 80012d2:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80012d4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80012d6:	429a      	cmp	r2, r3
 80012d8:	dbed      	blt.n	80012b6 <entregable+0x306>
		osDelay(2000);
 80012da:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80012de:	f002 fdb0 	bl	8003e42 <osDelay>

}
 80012e2:	bf00      	nop
 80012e4:	3768      	adds	r7, #104	; 0x68
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bdb0      	pop	{r4, r5, r7, pc}
 80012ea:	bf00      	nop
 80012ec:	20004c58 	.word	0x20004c58
 80012f0:	200041f0 	.word	0x200041f0
 80012f4:	20004108 	.word	0x20004108
 80012f8:	200049f0 	.word	0x200049f0

080012fc <Task_Send>:


void Task_Send( void *pvParameters ){
 80012fc:	b5b0      	push	{r4, r5, r7, lr}
 80012fe:	b09e      	sub	sp, #120	; 0x78
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]

	uint32_t it;
    uint32_t res;

	char cad[100];
	it=0;
 8001304:	2300      	movs	r3, #0
 8001306:	677b      	str	r3, [r7, #116]	; 0x74
	//boot_wifi("OPPOReno2","ilovematy");
	entregable("worldclockapi.com","OPPOReno2","ilovematy");
 8001308:	4a12      	ldr	r2, [pc, #72]	; (8001354 <Task_Send+0x58>)
 800130a:	4913      	ldr	r1, [pc, #76]	; (8001358 <Task_Send+0x5c>)
 800130c:	4813      	ldr	r0, [pc, #76]	; (800135c <Task_Send+0x60>)
 800130e:	f7ff fe4f 	bl	8000fb0 <entregable>
	while(1){
		it++;
 8001312:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001314:	3301      	adds	r3, #1
 8001316:	677b      	str	r3, [r7, #116]	; 0x74
		sprintf(cad,"IT %d\r\n",(int)it);
 8001318:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800131a:	f107 030c 	add.w	r3, r7, #12
 800131e:	4910      	ldr	r1, [pc, #64]	; (8001360 <Task_Send+0x64>)
 8001320:	4618      	mov	r0, r3
 8001322:	f005 f9a1 	bl	8006668 <siprintf>
		res=buff->puts(buff,(BUFF_ITEM_t *)cad,strlen(cad));
 8001326:	4b0f      	ldr	r3, [pc, #60]	; (8001364 <Task_Send+0x68>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	691c      	ldr	r4, [r3, #16]
 800132c:	4b0d      	ldr	r3, [pc, #52]	; (8001364 <Task_Send+0x68>)
 800132e:	681d      	ldr	r5, [r3, #0]
 8001330:	f107 030c 	add.w	r3, r7, #12
 8001334:	4618      	mov	r0, r3
 8001336:	f7fe ff53 	bl	80001e0 <strlen>
 800133a:	4602      	mov	r2, r0
 800133c:	f107 030c 	add.w	r3, r7, #12
 8001340:	4619      	mov	r1, r3
 8001342:	4628      	mov	r0, r5
 8001344:	47a0      	blx	r4
 8001346:	6738      	str	r0, [r7, #112]	; 0x70
		vTaskDelay(10000/portTICK_RATE_MS );
 8001348:	f242 7010 	movw	r0, #10000	; 0x2710
 800134c:	f003 fbd6 	bl	8004afc <vTaskDelay>
		it++;
 8001350:	e7df      	b.n	8001312 <Task_Send+0x16>
 8001352:	bf00      	nop
 8001354:	080074f4 	.word	0x080074f4
 8001358:	08007500 	.word	0x08007500
 800135c:	0800750c 	.word	0x0800750c
 8001360:	08007520 	.word	0x08007520
 8001364:	20004c58 	.word	0x20004c58

08001368 <Task_Receive>:

	}
}

void Task_Receive( void *pvParameters ){
 8001368:	b580      	push	{r7, lr}
 800136a:	b0a8      	sub	sp, #160	; 0xa0
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
#define buffer_length	128
    BUFF_ITEM_t  buffer[buffer_length];
    int buffer_ct,buffer_ct1;
    int crln_detect;

	it=0;
 8001370:	2300      	movs	r3, #0
 8001372:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c


	while(1){
		it++;
 8001376:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800137a:	3301      	adds	r3, #1
 800137c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

		crln_detect=0;
 8001380:	2300      	movs	r3, #0
 8001382:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		buffer_ct=0;
 8001386:	2300      	movs	r3, #0
 8001388:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

		while(crln_detect<2){
 800138c:	e03a      	b.n	8001404 <Task_Receive+0x9c>
	    	res=buff->get(buff_rx,&car);
 800138e:	4b3e      	ldr	r3, [pc, #248]	; (8001488 <Task_Receive+0x120>)
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	4a3d      	ldr	r2, [pc, #244]	; (800148c <Task_Receive+0x124>)
 8001396:	6812      	ldr	r2, [r2, #0]
 8001398:	f107 018b 	add.w	r1, r7, #139	; 0x8b
 800139c:	4610      	mov	r0, r2
 800139e:	4798      	blx	r3
 80013a0:	4603      	mov	r3, r0
 80013a2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	    	buffer[buffer_ct++]=car;
 80013a6:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80013aa:	1c5a      	adds	r2, r3, #1
 80013ac:	f8c7 2098 	str.w	r2, [r7, #152]	; 0x98
 80013b0:	f897 208b 	ldrb.w	r2, [r7, #139]	; 0x8b
 80013b4:	f107 01a0 	add.w	r1, r7, #160	; 0xa0
 80013b8:	440b      	add	r3, r1
 80013ba:	f803 2c98 	strb.w	r2, [r3, #-152]
	    	if (buffer_ct>1){
 80013be:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80013c2:	2b01      	cmp	r3, #1
 80013c4:	dd1e      	ble.n	8001404 <Task_Receive+0x9c>

	    		if ((buffer[buffer_ct-2]=='\r')&&(buffer[buffer_ct-1]=='\n')) // \r\n detection end of line
 80013c6:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80013ca:	3b02      	subs	r3, #2
 80013cc:	f107 02a0 	add.w	r2, r7, #160	; 0xa0
 80013d0:	4413      	add	r3, r2
 80013d2:	f813 3c98 	ldrb.w	r3, [r3, #-152]
 80013d6:	2b0d      	cmp	r3, #13
 80013d8:	d10d      	bne.n	80013f6 <Task_Receive+0x8e>
 80013da:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80013de:	3b01      	subs	r3, #1
 80013e0:	f107 02a0 	add.w	r2, r7, #160	; 0xa0
 80013e4:	4413      	add	r3, r2
 80013e6:	f813 3c98 	ldrb.w	r3, [r3, #-152]
 80013ea:	2b0a      	cmp	r3, #10
 80013ec:	d103      	bne.n	80013f6 <Task_Receive+0x8e>
					crln_detect=2;
 80013ee:	2302      	movs	r3, #2
 80013f0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80013f4:	e006      	b.n	8001404 <Task_Receive+0x9c>
				else
					if ((buffer_ct)==buffer_length)  // line out of limits --> error
 80013f6:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80013fa:	2b80      	cmp	r3, #128	; 0x80
 80013fc:	d102      	bne.n	8001404 <Task_Receive+0x9c>
						crln_detect=3;
 80013fe:	2303      	movs	r3, #3
 8001400:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		while(crln_detect<2){
 8001404:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001408:	2b01      	cmp	r3, #1
 800140a:	ddc0      	ble.n	800138e <Task_Receive+0x26>
	    	}

		}

		// prepare reception buffer from ESP
		HAL_UART_Receive_DMA(UART_ESP_AT_WIFI, buffer_DMA,buffer_DMA_size);
 800140c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001410:	491f      	ldr	r1, [pc, #124]	; (8001490 <Task_Receive+0x128>)
 8001412:	4820      	ldr	r0, [pc, #128]	; (8001494 <Task_Receive+0x12c>)
 8001414:	f001 ff79 	bl	800330a <HAL_UART_Receive_DMA>
		// send line (command) to ESP
		res=HAL_UART_Transmit(UART_ESP_AT_WIFI,buffer,buffer_ct,1000);
 8001418:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800141c:	b29a      	uxth	r2, r3
 800141e:	f107 0108 	add.w	r1, r7, #8
 8001422:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001426:	481b      	ldr	r0, [pc, #108]	; (8001494 <Task_Receive+0x12c>)
 8001428:	f001 fedd 	bl	80031e6 <HAL_UART_Transmit>
 800142c:	4603      	mov	r3, r0
 800142e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
		// wait a bit time
		osDelay(500);
 8001432:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001436:	f002 fd04 	bl	8003e42 <osDelay>
		//stop reception probably all data are in dma buffer
		HAL_UART_DMAStop(UART_ESP_AT_WIFI);
 800143a:	4816      	ldr	r0, [pc, #88]	; (8001494 <Task_Receive+0x12c>)
 800143c:	f001 ff95 	bl	800336a <HAL_UART_DMAStop>

		// send to console ESP answer.
		buffer_ct1=HAL_DMA_getcounter(UART_ESP_AT_WIFI);
 8001440:	4814      	ldr	r0, [pc, #80]	; (8001494 <Task_Receive+0x12c>)
 8001442:	f000 fad4 	bl	80019ee <HAL_DMA_getcounter>
 8001446:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
		buffer_ct=0;
 800144a:	2300      	movs	r3, #0
 800144c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
		while (buffer_ct<buffer_ct1)
 8001450:	e010      	b.n	8001474 <Task_Receive+0x10c>
			res=buff->put(buff,buffer_DMA[buffer_ct++]);
 8001452:	4b0d      	ldr	r3, [pc, #52]	; (8001488 <Task_Receive+0x120>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	685a      	ldr	r2, [r3, #4]
 8001458:	4b0b      	ldr	r3, [pc, #44]	; (8001488 <Task_Receive+0x120>)
 800145a:	6818      	ldr	r0, [r3, #0]
 800145c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001460:	1c59      	adds	r1, r3, #1
 8001462:	f8c7 1098 	str.w	r1, [r7, #152]	; 0x98
 8001466:	490a      	ldr	r1, [pc, #40]	; (8001490 <Task_Receive+0x128>)
 8001468:	5ccb      	ldrb	r3, [r1, r3]
 800146a:	4619      	mov	r1, r3
 800146c:	4790      	blx	r2
 800146e:	4603      	mov	r3, r0
 8001470:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
		while (buffer_ct<buffer_ct1)
 8001474:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8001478:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800147c:	429a      	cmp	r2, r3
 800147e:	dbe8      	blt.n	8001452 <Task_Receive+0xea>
		// wait a bit time
		osDelay(1);
 8001480:	2001      	movs	r0, #1
 8001482:	f002 fcde 	bl	8003e42 <osDelay>
	while(1){
 8001486:	e776      	b.n	8001376 <Task_Receive+0xe>
 8001488:	20004c58 	.word	0x20004c58
 800148c:	20004a54 	.word	0x20004a54
 8001490:	200041f0 	.word	0x200041f0
 8001494:	20004108 	.word	0x20004108

08001498 <BUFF_is_empty>:
#include <task.h>
#include <math.h>

/////////////////////////////////////////////////////////////////////////////////////// BUFFER sin proteccion

uint32_t BUFF_is_empty(BUFF_BUFFER_t * buffer){
 8001498:	b480      	push	{r7}
 800149a:	b083      	sub	sp, #12
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
	return (buffer->n_elem==0);
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	bf0c      	ite	eq
 80014a8:	2301      	moveq	r3, #1
 80014aa:	2300      	movne	r3, #0
 80014ac:	b2db      	uxtb	r3, r3
}
 80014ae:	4618      	mov	r0, r3
 80014b0:	370c      	adds	r7, #12
 80014b2:	46bd      	mov	sp, r7
 80014b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b8:	4770      	bx	lr

080014ba <BUFF_is_full>:

uint32_t BUFF_is_full(BUFF_BUFFER_t * buffer){
 80014ba:	b480      	push	{r7}
 80014bc:	b083      	sub	sp, #12
 80014be:	af00      	add	r7, sp, #0
 80014c0:	6078      	str	r0, [r7, #4]
	return (buffer->n_elem==buffer->size);
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	6a1b      	ldr	r3, [r3, #32]
 80014ca:	429a      	cmp	r2, r3
 80014cc:	bf0c      	ite	eq
 80014ce:	2301      	moveq	r3, #1
 80014d0:	2300      	movne	r3, #0
 80014d2:	b2db      	uxtb	r3, r3
}
 80014d4:	4618      	mov	r0, r3
 80014d6:	370c      	adds	r7, #12
 80014d8:	46bd      	mov	sp, r7
 80014da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014de:	4770      	bx	lr

080014e0 <BUFF_inserta>:

uint32_t BUFF_inserta(BUFF_BUFFER_t * buffer,BUFF_ITEM_t item){
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b082      	sub	sp, #8
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
 80014e8:	460b      	mov	r3, r1
 80014ea:	70fb      	strb	r3, [r7, #3]

	if (!buffer->isfull(buffer)){
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	68db      	ldr	r3, [r3, #12]
 80014f0:	6878      	ldr	r0, [r7, #4]
 80014f2:	4798      	blx	r3
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d119      	bne.n	800152e <BUFF_inserta+0x4e>
		buffer->buff[buffer->cabeza]=item;
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	699b      	ldr	r3, [r3, #24]
 8001502:	4413      	add	r3, r2
 8001504:	78fa      	ldrb	r2, [r7, #3]
 8001506:	701a      	strb	r2, [r3, #0]
		buffer->cabeza=((buffer->cabeza)+1)%(buffer->size);
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	699b      	ldr	r3, [r3, #24]
 800150c:	3301      	adds	r3, #1
 800150e:	687a      	ldr	r2, [r7, #4]
 8001510:	6a12      	ldr	r2, [r2, #32]
 8001512:	fbb3 f1f2 	udiv	r1, r3, r2
 8001516:	fb02 f201 	mul.w	r2, r2, r1
 800151a:	1a9a      	subs	r2, r3, r2
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	619a      	str	r2, [r3, #24]
		buffer->n_elem++;
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001524:	1c5a      	adds	r2, r3, #1
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	629a      	str	r2, [r3, #40]	; 0x28
		return 1;
 800152a:	2301      	movs	r3, #1
 800152c:	e000      	b.n	8001530 <BUFF_inserta+0x50>
	} else return 0;
 800152e:	2300      	movs	r3, #0
}
 8001530:	4618      	mov	r0, r3
 8001532:	3708      	adds	r7, #8
 8001534:	46bd      	mov	sp, r7
 8001536:	bd80      	pop	{r7, pc}

08001538 <BUFF_extrae>:

uint32_t BUFF_extrae(BUFF_BUFFER_t * buffer,BUFF_ITEM_t *item){
 8001538:	b580      	push	{r7, lr}
 800153a:	b082      	sub	sp, #8
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
 8001540:	6039      	str	r1, [r7, #0]

	if (!buffer->isempty(buffer)){
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	689b      	ldr	r3, [r3, #8]
 8001546:	6878      	ldr	r0, [r7, #4]
 8001548:	4798      	blx	r3
 800154a:	4603      	mov	r3, r0
 800154c:	2b00      	cmp	r3, #0
 800154e:	d11a      	bne.n	8001586 <BUFF_extrae+0x4e>
			*item=buffer->buff[buffer->cola];
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	69db      	ldr	r3, [r3, #28]
 8001558:	4413      	add	r3, r2
 800155a:	781a      	ldrb	r2, [r3, #0]
 800155c:	683b      	ldr	r3, [r7, #0]
 800155e:	701a      	strb	r2, [r3, #0]
			buffer->cola=(buffer->cola+1)%(buffer->size);
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	69db      	ldr	r3, [r3, #28]
 8001564:	3301      	adds	r3, #1
 8001566:	687a      	ldr	r2, [r7, #4]
 8001568:	6a12      	ldr	r2, [r2, #32]
 800156a:	fbb3 f1f2 	udiv	r1, r3, r2
 800156e:	fb02 f201 	mul.w	r2, r2, r1
 8001572:	1a9a      	subs	r2, r3, r2
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	61da      	str	r2, [r3, #28]
			buffer->n_elem--;
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800157c:	1e5a      	subs	r2, r3, #1
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	629a      	str	r2, [r3, #40]	; 0x28

	} else return 0;

   return 1;
 8001582:	2301      	movs	r3, #1
 8001584:	e000      	b.n	8001588 <BUFF_extrae+0x50>
	} else return 0;
 8001586:	2300      	movs	r3, #0
}
 8001588:	4618      	mov	r0, r3
 800158a:	3708      	adds	r7, #8
 800158c:	46bd      	mov	sp, r7
 800158e:	bd80      	pop	{r7, pc}

08001590 <BUFF_extrae_prot>:

uint32_t BUFF_extrae_prot(BUFF_BUFFER_t * buffer,BUFF_ITEM_t *item)
{ //variable condicion
 8001590:	b580      	push	{r7, lr}
 8001592:	b084      	sub	sp, #16
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
 8001598:	6039      	str	r1, [r7, #0]
	int it;

	it=0;
 800159a:	2300      	movs	r3, #0
 800159c:	60fb      	str	r3, [r7, #12]
	while (xSemaphoreTake(buffer->xSem, 10000/portTICK_RATE_MS  ) != pdTRUE );
 800159e:	bf00      	nop
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	695b      	ldr	r3, [r3, #20]
 80015a4:	f242 7110 	movw	r1, #10000	; 0x2710
 80015a8:	4618      	mov	r0, r3
 80015aa:	f002 ff05 	bl	80043b8 <xQueueSemaphoreTake>
 80015ae:	4603      	mov	r3, r0
 80015b0:	2b01      	cmp	r3, #1
 80015b2:	d1f5      	bne.n	80015a0 <BUFF_extrae_prot+0x10>
	 // lock
	while(!BUFF_extrae(buffer,item)){
 80015b4:	e017      	b.n	80015e6 <BUFF_extrae_prot+0x56>
			 xSemaphoreGive(buffer->xSem);
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	6958      	ldr	r0, [r3, #20]
 80015ba:	2300      	movs	r3, #0
 80015bc:	2200      	movs	r2, #0
 80015be:	2100      	movs	r1, #0
 80015c0:	f002 fdfc 	bl	80041bc <xQueueGenericSend>
	 		 vTaskDelay(100/portTICK_RATE_MS );
 80015c4:	2064      	movs	r0, #100	; 0x64
 80015c6:	f003 fa99 	bl	8004afc <vTaskDelay>
	 		 while (xSemaphoreTake(buffer->xSem, 10000/portTICK_RATE_MS  ) != pdTRUE );
 80015ca:	bf00      	nop
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	695b      	ldr	r3, [r3, #20]
 80015d0:	f242 7110 	movw	r1, #10000	; 0x2710
 80015d4:	4618      	mov	r0, r3
 80015d6:	f002 feef 	bl	80043b8 <xQueueSemaphoreTake>
 80015da:	4603      	mov	r3, r0
 80015dc:	2b01      	cmp	r3, #1
 80015de:	d1f5      	bne.n	80015cc <BUFF_extrae_prot+0x3c>
	 		 it++;
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	3301      	adds	r3, #1
 80015e4:	60fb      	str	r3, [r7, #12]
	while(!BUFF_extrae(buffer,item)){
 80015e6:	6839      	ldr	r1, [r7, #0]
 80015e8:	6878      	ldr	r0, [r7, #4]
 80015ea:	f7ff ffa5 	bl	8001538 <BUFF_extrae>
 80015ee:	4603      	mov	r3, r0
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d0e0      	beq.n	80015b6 <BUFF_extrae_prot+0x26>
	}
	xSemaphoreGive(buffer->xSem);
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	6958      	ldr	r0, [r3, #20]
 80015f8:	2300      	movs	r3, #0
 80015fa:	2200      	movs	r2, #0
 80015fc:	2100      	movs	r1, #0
 80015fe:	f002 fddd 	bl	80041bc <xQueueGenericSend>
	return 1; // siempre tiene xito
 8001602:	2301      	movs	r3, #1
}
 8001604:	4618      	mov	r0, r3
 8001606:	3710      	adds	r7, #16
 8001608:	46bd      	mov	sp, r7
 800160a:	bd80      	pop	{r7, pc}

0800160c <BUFF_inserta_prot>:
uint32_t BUFF_inserta_prot(BUFF_BUFFER_t * buffer,BUFF_ITEM_t item)
{ //variable condicion
 800160c:	b580      	push	{r7, lr}
 800160e:	b084      	sub	sp, #16
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
 8001614:	460b      	mov	r3, r1
 8001616:	70fb      	strb	r3, [r7, #3]
	int it;

	it=0;
 8001618:	2300      	movs	r3, #0
 800161a:	60fb      	str	r3, [r7, #12]
	while (xSemaphoreTake(buffer->xSem, 10000/portTICK_RATE_MS  ) != pdTRUE );
 800161c:	bf00      	nop
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	695b      	ldr	r3, [r3, #20]
 8001622:	f242 7110 	movw	r1, #10000	; 0x2710
 8001626:	4618      	mov	r0, r3
 8001628:	f002 fec6 	bl	80043b8 <xQueueSemaphoreTake>
 800162c:	4603      	mov	r3, r0
 800162e:	2b01      	cmp	r3, #1
 8001630:	d1f5      	bne.n	800161e <BUFF_inserta_prot+0x12>
	 // lock
	while(!BUFF_inserta(buffer,item)){
 8001632:	e017      	b.n	8001664 <BUFF_inserta_prot+0x58>
	 		 xSemaphoreGive(buffer->xSem);
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	6958      	ldr	r0, [r3, #20]
 8001638:	2300      	movs	r3, #0
 800163a:	2200      	movs	r2, #0
 800163c:	2100      	movs	r1, #0
 800163e:	f002 fdbd 	bl	80041bc <xQueueGenericSend>
	 		 vTaskDelay(100/portTICK_RATE_MS );
 8001642:	2064      	movs	r0, #100	; 0x64
 8001644:	f003 fa5a 	bl	8004afc <vTaskDelay>
	 		 while (xSemaphoreTake(buffer->xSem, 10000/portTICK_RATE_MS  ) != pdTRUE );
 8001648:	bf00      	nop
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	695b      	ldr	r3, [r3, #20]
 800164e:	f242 7110 	movw	r1, #10000	; 0x2710
 8001652:	4618      	mov	r0, r3
 8001654:	f002 feb0 	bl	80043b8 <xQueueSemaphoreTake>
 8001658:	4603      	mov	r3, r0
 800165a:	2b01      	cmp	r3, #1
 800165c:	d1f5      	bne.n	800164a <BUFF_inserta_prot+0x3e>
	 		 it++;
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	3301      	adds	r3, #1
 8001662:	60fb      	str	r3, [r7, #12]
	while(!BUFF_inserta(buffer,item)){
 8001664:	78fb      	ldrb	r3, [r7, #3]
 8001666:	4619      	mov	r1, r3
 8001668:	6878      	ldr	r0, [r7, #4]
 800166a:	f7ff ff39 	bl	80014e0 <BUFF_inserta>
 800166e:	4603      	mov	r3, r0
 8001670:	2b00      	cmp	r3, #0
 8001672:	d0df      	beq.n	8001634 <BUFF_inserta_prot+0x28>
	}
	xSemaphoreGive(buffer->xSem);
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	6958      	ldr	r0, [r3, #20]
 8001678:	2300      	movs	r3, #0
 800167a:	2200      	movs	r2, #0
 800167c:	2100      	movs	r1, #0
 800167e:	f002 fd9d 	bl	80041bc <xQueueGenericSend>
	return 1; // siempre tiene xito
 8001682:	2301      	movs	r3, #1
}
 8001684:	4618      	mov	r0, r3
 8001686:	3710      	adds	r7, #16
 8001688:	46bd      	mov	sp, r7
 800168a:	bd80      	pop	{r7, pc}

0800168c <BUFF_inserta_cad>:

uint32_t BUFF_inserta_cad(BUFF_BUFFER_t * buffer,BUFF_ITEM_t * cad,uint32_t nitems)
{ //variable condicion
 800168c:	b580      	push	{r7, lr}
 800168e:	b086      	sub	sp, #24
 8001690:	af00      	add	r7, sp, #0
 8001692:	60f8      	str	r0, [r7, #12]
 8001694:	60b9      	str	r1, [r7, #8]
 8001696:	607a      	str	r2, [r7, #4]

	int it;
	uint32_t res;
	for (it=0;it<nitems;it++)
 8001698:	2300      	movs	r3, #0
 800169a:	617b      	str	r3, [r7, #20]
 800169c:	e010      	b.n	80016c0 <BUFF_inserta_cad+0x34>
	{
		res=BUFF_inserta_prot(buffer,cad[it]);
 800169e:	697b      	ldr	r3, [r7, #20]
 80016a0:	68ba      	ldr	r2, [r7, #8]
 80016a2:	4413      	add	r3, r2
 80016a4:	781b      	ldrb	r3, [r3, #0]
 80016a6:	4619      	mov	r1, r3
 80016a8:	68f8      	ldr	r0, [r7, #12]
 80016aa:	f7ff ffaf 	bl	800160c <BUFF_inserta_prot>
 80016ae:	6138      	str	r0, [r7, #16]
		if (!res) return it;
 80016b0:	693b      	ldr	r3, [r7, #16]
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d101      	bne.n	80016ba <BUFF_inserta_cad+0x2e>
 80016b6:	697b      	ldr	r3, [r7, #20]
 80016b8:	e007      	b.n	80016ca <BUFF_inserta_cad+0x3e>
	for (it=0;it<nitems;it++)
 80016ba:	697b      	ldr	r3, [r7, #20]
 80016bc:	3301      	adds	r3, #1
 80016be:	617b      	str	r3, [r7, #20]
 80016c0:	697b      	ldr	r3, [r7, #20]
 80016c2:	687a      	ldr	r2, [r7, #4]
 80016c4:	429a      	cmp	r2, r3
 80016c6:	d8ea      	bhi.n	800169e <BUFF_inserta_cad+0x12>
	}
	return 1; // siempre tiene xito
 80016c8:	2301      	movs	r3, #1
}
 80016ca:	4618      	mov	r0, r3
 80016cc:	3718      	adds	r7, #24
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}
	...

080016d4 <bufferCreat>:
} BUFF_BUFFER_t;
*/


// API
BUFF_BUFFER_t * bufferCreat(int size){
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b084      	sub	sp, #16
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
	BUFF_BUFFER_t * tmp;
	void * bff;

	tmp=malloc(sizeof(BUFF_BUFFER_t));
 80016dc:	202c      	movs	r0, #44	; 0x2c
 80016de:	f004 fe55 	bl	800638c <malloc>
 80016e2:	4603      	mov	r3, r0
 80016e4:	60fb      	str	r3, [r7, #12]
	if (tmp){ // enought for structure
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d03d      	beq.n	8001768 <bufferCreat+0x94>

		bff=malloc(sizeof(uint8_t)*size);
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	4618      	mov	r0, r3
 80016f0:	f004 fe4c 	bl	800638c <malloc>
 80016f4:	4603      	mov	r3, r0
 80016f6:	60bb      	str	r3, [r7, #8]
		if (bff){ //enought for buffer
 80016f8:	68bb      	ldr	r3, [r7, #8]
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d031      	beq.n	8001762 <bufferCreat+0x8e>
			tmp->xSem=xSemaphoreCreateMutex();
 80016fe:	2001      	movs	r0, #1
 8001700:	f002 fd43 	bl	800418a <xQueueCreateMutex>
 8001704:	4602      	mov	r2, r0
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	615a      	str	r2, [r3, #20]
			if (!tmp->xSem){
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	695b      	ldr	r3, [r3, #20]
 800170e:	2b00      	cmp	r3, #0
 8001710:	d107      	bne.n	8001722 <bufferCreat+0x4e>
				free(bff);
 8001712:	68b8      	ldr	r0, [r7, #8]
 8001714:	f004 fe42 	bl	800639c <free>
				free(tmp);
 8001718:	68f8      	ldr	r0, [r7, #12]
 800171a:	f004 fe3f 	bl	800639c <free>
				return NULL;
 800171e:	2300      	movs	r3, #0
 8001720:	e023      	b.n	800176a <bufferCreat+0x96>
			};
            tmp->buff=bff;
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	68ba      	ldr	r2, [r7, #8]
 8001726:	625a      	str	r2, [r3, #36]	; 0x24
			tmp->cabeza=0;
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	2200      	movs	r2, #0
 800172c:	619a      	str	r2, [r3, #24]
			tmp->cola=0;
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	2200      	movs	r2, #0
 8001732:	61da      	str	r2, [r3, #28]
			tmp->size=size;
 8001734:	687a      	ldr	r2, [r7, #4]
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	621a      	str	r2, [r3, #32]
			tmp->n_elem=0;
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	2200      	movs	r2, #0
 800173e:	629a      	str	r2, [r3, #40]	; 0x28
			tmp->get=(void*)BUFF_extrae_prot;
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	4a0c      	ldr	r2, [pc, #48]	; (8001774 <bufferCreat+0xa0>)
 8001744:	601a      	str	r2, [r3, #0]
			tmp->put=(void*)BUFF_inserta_prot;
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	4a0b      	ldr	r2, [pc, #44]	; (8001778 <bufferCreat+0xa4>)
 800174a:	605a      	str	r2, [r3, #4]
			tmp->puts=(void*)BUFF_inserta_cad;
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	4a0b      	ldr	r2, [pc, #44]	; (800177c <bufferCreat+0xa8>)
 8001750:	611a      	str	r2, [r3, #16]

			tmp->isfull=(void*)BUFF_is_full;
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	4a0a      	ldr	r2, [pc, #40]	; (8001780 <bufferCreat+0xac>)
 8001756:	60da      	str	r2, [r3, #12]
			tmp->isempty=(void*)BUFF_is_empty;
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	4a0a      	ldr	r2, [pc, #40]	; (8001784 <bufferCreat+0xb0>)
 800175c:	609a      	str	r2, [r3, #8]
			return tmp;
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	e003      	b.n	800176a <bufferCreat+0x96>
		}
		else
			free(tmp);
 8001762:	68f8      	ldr	r0, [r7, #12]
 8001764:	f004 fe1a 	bl	800639c <free>
	}
	return NULL;
 8001768:	2300      	movs	r3, #0

}
 800176a:	4618      	mov	r0, r3
 800176c:	3710      	adds	r7, #16
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}
 8001772:	bf00      	nop
 8001774:	08001591 	.word	0x08001591
 8001778:	0800160d 	.word	0x0800160d
 800177c:	0800168d 	.word	0x0800168d
 8001780:	080014bb 	.word	0x080014bb
 8001784:	08001499 	.word	0x08001499

08001788 <makeFreeRtosPriority>:
uint8_t buffer_DMA_1[buffer_SIZE];
uint8_t buffer_DMA_2[buffer_SIZE];


unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8001788:	b480      	push	{r7}
 800178a:	b085      	sub	sp, #20
 800178c:	af00      	add	r7, sp, #0
 800178e:	4603      	mov	r3, r0
 8001790:	80fb      	strh	r3, [r7, #6]
unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8001792:	2300      	movs	r3, #0
 8001794:	60fb      	str	r3, [r7, #12]

if (priority != osPriorityError) {
 8001796:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800179a:	2b84      	cmp	r3, #132	; 0x84
 800179c:	d005      	beq.n	80017aa <makeFreeRtosPriority+0x22>
fpriority += (priority - osPriorityIdle);
 800179e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	4413      	add	r3, r2
 80017a6:	3303      	adds	r3, #3
 80017a8:	60fb      	str	r3, [r7, #12]
}

return fpriority;
 80017aa:	68fb      	ldr	r3, [r7, #12]
}
 80017ac:	4618      	mov	r0, r3
 80017ae:	3714      	adds	r7, #20
 80017b0:	46bd      	mov	sp, r7
 80017b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b6:	4770      	bx	lr

080017b8 <_write>:

int _write(int file, char *ptr, int len)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b086      	sub	sp, #24
 80017bc:	af00      	add	r7, sp, #0
 80017be:	60f8      	str	r0, [r7, #12]
 80017c0:	60b9      	str	r1, [r7, #8]
 80017c2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017c4:	2300      	movs	r3, #0
 80017c6:	617b      	str	r3, [r7, #20]
 80017c8:	e00b      	b.n	80017e2 <_write+0x2a>
	{
	    //ITM_SendChar( *ptr++ );
	   HAL_UART_Transmit(&huart2, (uint8_t*)ptr++,1,1000);
 80017ca:	68b9      	ldr	r1, [r7, #8]
 80017cc:	1c4b      	adds	r3, r1, #1
 80017ce:	60bb      	str	r3, [r7, #8]
 80017d0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80017d4:	2201      	movs	r2, #1
 80017d6:	4807      	ldr	r0, [pc, #28]	; (80017f4 <_write+0x3c>)
 80017d8:	f001 fd05 	bl	80031e6 <HAL_UART_Transmit>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017dc:	697b      	ldr	r3, [r7, #20]
 80017de:	3301      	adds	r3, #1
 80017e0:	617b      	str	r3, [r7, #20]
 80017e2:	697a      	ldr	r2, [r7, #20]
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	429a      	cmp	r2, r3
 80017e8:	dbef      	blt.n	80017ca <_write+0x12>
	}

	return len;
 80017ea:	687b      	ldr	r3, [r7, #4]
}
 80017ec:	4618      	mov	r0, r3
 80017ee:	3718      	adds	r7, #24
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bd80      	pop	{r7, pc}
 80017f4:	200041ac 	.word	0x200041ac

080017f8 <UART_EndRxTransfer>:
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */

static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80017f8:	b480      	push	{r7}
 80017fa:	b095      	sub	sp, #84	; 0x54
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	330c      	adds	r3, #12
 8001806:	637b      	str	r3, [r7, #52]	; 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001808:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800180a:	e853 3f00 	ldrex	r3, [r3]
 800180e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8001810:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001812:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8001816:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	330c      	adds	r3, #12
 800181e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001820:	643a      	str	r2, [r7, #64]	; 0x40
 8001822:	63fb      	str	r3, [r7, #60]	; 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001824:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8001826:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001828:	e841 2300 	strex	r3, r2, [r1]
 800182c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800182e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001830:	2b00      	cmp	r3, #0
 8001832:	d1e5      	bne.n	8001800 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	3314      	adds	r3, #20
 800183a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800183c:	6a3b      	ldr	r3, [r7, #32]
 800183e:	e853 3f00 	ldrex	r3, [r3]
 8001842:	61fb      	str	r3, [r7, #28]
   return(result);
 8001844:	69fb      	ldr	r3, [r7, #28]
 8001846:	f023 0301 	bic.w	r3, r3, #1
 800184a:	64bb      	str	r3, [r7, #72]	; 0x48
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	3314      	adds	r3, #20
 8001852:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001854:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001856:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001858:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800185a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800185c:	e841 2300 	strex	r3, r2, [r1]
 8001860:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8001862:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001864:	2b00      	cmp	r3, #0
 8001866:	d1e5      	bne.n	8001834 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800186c:	2b01      	cmp	r3, #1
 800186e:	d119      	bne.n	80018a4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	330c      	adds	r3, #12
 8001876:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	e853 3f00 	ldrex	r3, [r3]
 800187e:	60bb      	str	r3, [r7, #8]
   return(result);
 8001880:	68bb      	ldr	r3, [r7, #8]
 8001882:	f023 0310 	bic.w	r3, r3, #16
 8001886:	647b      	str	r3, [r7, #68]	; 0x44
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	330c      	adds	r3, #12
 800188e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001890:	61ba      	str	r2, [r7, #24]
 8001892:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001894:	6979      	ldr	r1, [r7, #20]
 8001896:	69ba      	ldr	r2, [r7, #24]
 8001898:	e841 2300 	strex	r3, r2, [r1]
 800189c:	613b      	str	r3, [r7, #16]
   return(result);
 800189e:	693b      	ldr	r3, [r7, #16]
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d1e5      	bne.n	8001870 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	2220      	movs	r2, #32
 80018a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	2200      	movs	r2, #0
 80018b0:	631a      	str	r2, [r3, #48]	; 0x30
}
 80018b2:	bf00      	nop
 80018b4:	3754      	adds	r7, #84	; 0x54
 80018b6:	46bd      	mov	sp, r7
 80018b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018bc:	4770      	bx	lr

080018be <HAL_DMA_Abort_PAS>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_PAS(DMA_HandleTypeDef *hdma)
{
 80018be:	b480      	push	{r7}
 80018c0:	b085      	sub	sp, #20
 80018c2:	af00      	add	r7, sp, #0
 80018c4:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018ca:	60fb      	str	r3, [r7, #12]

  //uint32_t tickstart = HAL_GetTick();

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80018d2:	b2db      	uxtb	r3, r3
 80018d4:	2b02      	cmp	r3, #2
 80018d6:	d008      	beq.n	80018ea <HAL_DMA_Abort_PAS+0x2c>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	2280      	movs	r2, #128	; 0x80
 80018dc:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	2200      	movs	r2, #0
 80018e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_ERROR;
 80018e6:	2301      	movs	r3, #1
 80018e8:	e036      	b.n	8001958 <HAL_DMA_Abort_PAS+0x9a>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	681a      	ldr	r2, [r3, #0]
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	f022 0216 	bic.w	r2, r2, #22
 80018f8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	695a      	ldr	r2, [r3, #20]
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001908:	615a      	str	r2, [r3, #20]

    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800190e:	2b00      	cmp	r3, #0
 8001910:	d103      	bne.n	800191a <HAL_DMA_Abort_PAS+0x5c>
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001916:	2b00      	cmp	r3, #0
 8001918:	d007      	beq.n	800192a <HAL_DMA_Abort_PAS+0x6c>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	681a      	ldr	r2, [r3, #0]
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	f022 0208 	bic.w	r2, r2, #8
 8001928:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	681a      	ldr	r2, [r3, #0]
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	f022 0201 	bic.w	r2, r2, #1
 8001938:	601a      	str	r2, [r3, #0]
        return HAL_TIMEOUT;
      }
    }*/

    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800193e:	223f      	movs	r2, #63	; 0x3f
 8001940:	409a      	lsls	r2, r3
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	609a      	str	r2, [r3, #8]

    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	2201      	movs	r2, #1
 800194a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	2200      	movs	r2, #0
 8001952:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8001956:	2300      	movs	r3, #0
}
 8001958:	4618      	mov	r0, r3
 800195a:	3714      	adds	r7, #20
 800195c:	46bd      	mov	sp, r7
 800195e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001962:	4770      	bx	lr

08001964 <HAL_UART_DMAStop_PAS>:

HAL_StatusTypeDef HAL_UART_DMAStop_PAS(UART_HandleTypeDef *huart)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b08a      	sub	sp, #40	; 0x28
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800196c:	2300      	movs	r3, #0
 800196e:	627b      	str	r3, [r7, #36]	; 0x24
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */


  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	695b      	ldr	r3, [r3, #20]
 8001976:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800197a:	2b40      	cmp	r3, #64	; 0x40
 800197c:	bf0c      	ite	eq
 800197e:	2301      	moveq	r3, #1
 8001980:	2300      	movne	r3, #0
 8001982:	b2db      	uxtb	r3, r3
 8001984:	627b      	str	r3, [r7, #36]	; 0x24
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800198c:	b2db      	uxtb	r3, r3
 800198e:	2b22      	cmp	r3, #34	; 0x22
 8001990:	d128      	bne.n	80019e4 <HAL_UART_DMAStop_PAS+0x80>
 8001992:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001994:	2b00      	cmp	r3, #0
 8001996:	d025      	beq.n	80019e4 <HAL_UART_DMAStop_PAS+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	3314      	adds	r3, #20
 800199e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80019a0:	693b      	ldr	r3, [r7, #16]
 80019a2:	e853 3f00 	ldrex	r3, [r3]
 80019a6:	60fb      	str	r3, [r7, #12]
   return(result);
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80019ae:	623b      	str	r3, [r7, #32]
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	3314      	adds	r3, #20
 80019b6:	6a3a      	ldr	r2, [r7, #32]
 80019b8:	61fa      	str	r2, [r7, #28]
 80019ba:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80019bc:	69b9      	ldr	r1, [r7, #24]
 80019be:	69fa      	ldr	r2, [r7, #28]
 80019c0:	e841 2300 	strex	r3, r2, [r1]
 80019c4:	617b      	str	r3, [r7, #20]
   return(result);
 80019c6:	697b      	ldr	r3, [r7, #20]
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d1e5      	bne.n	8001998 <HAL_UART_DMAStop_PAS+0x34>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d004      	beq.n	80019de <HAL_UART_DMAStop_PAS+0x7a>
    {
      HAL_DMA_Abort_PAS(huart->hdmarx);
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019d8:	4618      	mov	r0, r3
 80019da:	f7ff ff70 	bl	80018be <HAL_DMA_Abort_PAS>
    }
    UART_EndRxTransfer(huart);
 80019de:	6878      	ldr	r0, [r7, #4]
 80019e0:	f7ff ff0a 	bl	80017f8 <UART_EndRxTransfer>
  }

  return HAL_OK;
 80019e4:	2300      	movs	r3, #0
}
 80019e6:	4618      	mov	r0, r3
 80019e8:	3728      	adds	r7, #40	; 0x28
 80019ea:	46bd      	mov	sp, r7
 80019ec:	bd80      	pop	{r7, pc}

080019ee <HAL_DMA_getcounter>:



uint32_t HAL_DMA_getcounter(UART_HandleTypeDef *huart){
 80019ee:	b480      	push	{r7}
 80019f0:	b083      	sub	sp, #12
 80019f2:	af00      	add	r7, sp, #0
 80019f4:	6078      	str	r0, [r7, #4]
	return huart->hdmarx->Instance->NDTR;
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	685b      	ldr	r3, [r3, #4]
}
 80019fe:	4618      	mov	r0, r3
 8001a00:	370c      	adds	r7, #12
 8001a02:	46bd      	mov	sp, r7
 8001a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a08:	4770      	bx	lr
	...

08001a0c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001a0c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001a44 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001a10:	480d      	ldr	r0, [pc, #52]	; (8001a48 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001a12:	490e      	ldr	r1, [pc, #56]	; (8001a4c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001a14:	4a0e      	ldr	r2, [pc, #56]	; (8001a50 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001a16:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a18:	e002      	b.n	8001a20 <LoopCopyDataInit>

08001a1a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a1a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a1c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a1e:	3304      	adds	r3, #4

08001a20 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a20:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a22:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a24:	d3f9      	bcc.n	8001a1a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a26:	4a0b      	ldr	r2, [pc, #44]	; (8001a54 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001a28:	4c0b      	ldr	r4, [pc, #44]	; (8001a58 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001a2a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a2c:	e001      	b.n	8001a32 <LoopFillZerobss>

08001a2e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a2e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a30:	3204      	adds	r2, #4

08001a32 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a32:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a34:	d3fb      	bcc.n	8001a2e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001a36:	f7ff f927 	bl	8000c88 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001a3a:	f004 fc7f 	bl	800633c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001a3e:	f7fe fdbd 	bl	80005bc <main>
  bx  lr    
 8001a42:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001a44:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001a48:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a4c:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8001a50:	080075f8 	.word	0x080075f8
  ldr r2, =_sbss
 8001a54:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8001a58:	20004e70 	.word	0x20004e70

08001a5c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001a5c:	e7fe      	b.n	8001a5c <ADC_IRQHandler>
	...

08001a60 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001a64:	4b0e      	ldr	r3, [pc, #56]	; (8001aa0 <HAL_Init+0x40>)
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	4a0d      	ldr	r2, [pc, #52]	; (8001aa0 <HAL_Init+0x40>)
 8001a6a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001a6e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001a70:	4b0b      	ldr	r3, [pc, #44]	; (8001aa0 <HAL_Init+0x40>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	4a0a      	ldr	r2, [pc, #40]	; (8001aa0 <HAL_Init+0x40>)
 8001a76:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001a7a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a7c:	4b08      	ldr	r3, [pc, #32]	; (8001aa0 <HAL_Init+0x40>)
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	4a07      	ldr	r2, [pc, #28]	; (8001aa0 <HAL_Init+0x40>)
 8001a82:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a86:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a88:	2003      	movs	r0, #3
 8001a8a:	f000 f92b 	bl	8001ce4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a8e:	200f      	movs	r0, #15
 8001a90:	f000 f808 	bl	8001aa4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a94:	f7fe ff2c 	bl	80008f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a98:	2300      	movs	r3, #0
}
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	bd80      	pop	{r7, pc}
 8001a9e:	bf00      	nop
 8001aa0:	40023c00 	.word	0x40023c00

08001aa4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b082      	sub	sp, #8
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001aac:	4b12      	ldr	r3, [pc, #72]	; (8001af8 <HAL_InitTick+0x54>)
 8001aae:	681a      	ldr	r2, [r3, #0]
 8001ab0:	4b12      	ldr	r3, [pc, #72]	; (8001afc <HAL_InitTick+0x58>)
 8001ab2:	781b      	ldrb	r3, [r3, #0]
 8001ab4:	4619      	mov	r1, r3
 8001ab6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001aba:	fbb3 f3f1 	udiv	r3, r3, r1
 8001abe:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	f000 f943 	bl	8001d4e <HAL_SYSTICK_Config>
 8001ac8:	4603      	mov	r3, r0
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d001      	beq.n	8001ad2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001ace:	2301      	movs	r3, #1
 8001ad0:	e00e      	b.n	8001af0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	2b0f      	cmp	r3, #15
 8001ad6:	d80a      	bhi.n	8001aee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ad8:	2200      	movs	r2, #0
 8001ada:	6879      	ldr	r1, [r7, #4]
 8001adc:	f04f 30ff 	mov.w	r0, #4294967295
 8001ae0:	f000 f90b 	bl	8001cfa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ae4:	4a06      	ldr	r2, [pc, #24]	; (8001b00 <HAL_InitTick+0x5c>)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001aea:	2300      	movs	r3, #0
 8001aec:	e000      	b.n	8001af0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001aee:	2301      	movs	r3, #1
}
 8001af0:	4618      	mov	r0, r3
 8001af2:	3708      	adds	r7, #8
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bd80      	pop	{r7, pc}
 8001af8:	20000000 	.word	0x20000000
 8001afc:	20000008 	.word	0x20000008
 8001b00:	20000004 	.word	0x20000004

08001b04 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b04:	b480      	push	{r7}
 8001b06:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b08:	4b06      	ldr	r3, [pc, #24]	; (8001b24 <HAL_IncTick+0x20>)
 8001b0a:	781b      	ldrb	r3, [r3, #0]
 8001b0c:	461a      	mov	r2, r3
 8001b0e:	4b06      	ldr	r3, [pc, #24]	; (8001b28 <HAL_IncTick+0x24>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	4413      	add	r3, r2
 8001b14:	4a04      	ldr	r2, [pc, #16]	; (8001b28 <HAL_IncTick+0x24>)
 8001b16:	6013      	str	r3, [r2, #0]
}
 8001b18:	bf00      	nop
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b20:	4770      	bx	lr
 8001b22:	bf00      	nop
 8001b24:	20000008 	.word	0x20000008
 8001b28:	20004e5c 	.word	0x20004e5c

08001b2c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	af00      	add	r7, sp, #0
  return uwTick;
 8001b30:	4b03      	ldr	r3, [pc, #12]	; (8001b40 <HAL_GetTick+0x14>)
 8001b32:	681b      	ldr	r3, [r3, #0]
}
 8001b34:	4618      	mov	r0, r3
 8001b36:	46bd      	mov	sp, r7
 8001b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3c:	4770      	bx	lr
 8001b3e:	bf00      	nop
 8001b40:	20004e5c 	.word	0x20004e5c

08001b44 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b44:	b480      	push	{r7}
 8001b46:	b085      	sub	sp, #20
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	f003 0307 	and.w	r3, r3, #7
 8001b52:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b54:	4b0c      	ldr	r3, [pc, #48]	; (8001b88 <__NVIC_SetPriorityGrouping+0x44>)
 8001b56:	68db      	ldr	r3, [r3, #12]
 8001b58:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b5a:	68ba      	ldr	r2, [r7, #8]
 8001b5c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001b60:	4013      	ands	r3, r2
 8001b62:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b68:	68bb      	ldr	r3, [r7, #8]
 8001b6a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b6c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001b70:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b74:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b76:	4a04      	ldr	r2, [pc, #16]	; (8001b88 <__NVIC_SetPriorityGrouping+0x44>)
 8001b78:	68bb      	ldr	r3, [r7, #8]
 8001b7a:	60d3      	str	r3, [r2, #12]
}
 8001b7c:	bf00      	nop
 8001b7e:	3714      	adds	r7, #20
 8001b80:	46bd      	mov	sp, r7
 8001b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b86:	4770      	bx	lr
 8001b88:	e000ed00 	.word	0xe000ed00

08001b8c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b90:	4b04      	ldr	r3, [pc, #16]	; (8001ba4 <__NVIC_GetPriorityGrouping+0x18>)
 8001b92:	68db      	ldr	r3, [r3, #12]
 8001b94:	0a1b      	lsrs	r3, r3, #8
 8001b96:	f003 0307 	and.w	r3, r3, #7
}
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba2:	4770      	bx	lr
 8001ba4:	e000ed00 	.word	0xe000ed00

08001ba8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	b083      	sub	sp, #12
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	4603      	mov	r3, r0
 8001bb0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	db0b      	blt.n	8001bd2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001bba:	79fb      	ldrb	r3, [r7, #7]
 8001bbc:	f003 021f 	and.w	r2, r3, #31
 8001bc0:	4907      	ldr	r1, [pc, #28]	; (8001be0 <__NVIC_EnableIRQ+0x38>)
 8001bc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bc6:	095b      	lsrs	r3, r3, #5
 8001bc8:	2001      	movs	r0, #1
 8001bca:	fa00 f202 	lsl.w	r2, r0, r2
 8001bce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001bd2:	bf00      	nop
 8001bd4:	370c      	adds	r7, #12
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bdc:	4770      	bx	lr
 8001bde:	bf00      	nop
 8001be0:	e000e100 	.word	0xe000e100

08001be4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001be4:	b480      	push	{r7}
 8001be6:	b083      	sub	sp, #12
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	4603      	mov	r3, r0
 8001bec:	6039      	str	r1, [r7, #0]
 8001bee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bf0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	db0a      	blt.n	8001c0e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	b2da      	uxtb	r2, r3
 8001bfc:	490c      	ldr	r1, [pc, #48]	; (8001c30 <__NVIC_SetPriority+0x4c>)
 8001bfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c02:	0112      	lsls	r2, r2, #4
 8001c04:	b2d2      	uxtb	r2, r2
 8001c06:	440b      	add	r3, r1
 8001c08:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c0c:	e00a      	b.n	8001c24 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c0e:	683b      	ldr	r3, [r7, #0]
 8001c10:	b2da      	uxtb	r2, r3
 8001c12:	4908      	ldr	r1, [pc, #32]	; (8001c34 <__NVIC_SetPriority+0x50>)
 8001c14:	79fb      	ldrb	r3, [r7, #7]
 8001c16:	f003 030f 	and.w	r3, r3, #15
 8001c1a:	3b04      	subs	r3, #4
 8001c1c:	0112      	lsls	r2, r2, #4
 8001c1e:	b2d2      	uxtb	r2, r2
 8001c20:	440b      	add	r3, r1
 8001c22:	761a      	strb	r2, [r3, #24]
}
 8001c24:	bf00      	nop
 8001c26:	370c      	adds	r7, #12
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2e:	4770      	bx	lr
 8001c30:	e000e100 	.word	0xe000e100
 8001c34:	e000ed00 	.word	0xe000ed00

08001c38 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	b089      	sub	sp, #36	; 0x24
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	60f8      	str	r0, [r7, #12]
 8001c40:	60b9      	str	r1, [r7, #8]
 8001c42:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	f003 0307 	and.w	r3, r3, #7
 8001c4a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c4c:	69fb      	ldr	r3, [r7, #28]
 8001c4e:	f1c3 0307 	rsb	r3, r3, #7
 8001c52:	2b04      	cmp	r3, #4
 8001c54:	bf28      	it	cs
 8001c56:	2304      	movcs	r3, #4
 8001c58:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c5a:	69fb      	ldr	r3, [r7, #28]
 8001c5c:	3304      	adds	r3, #4
 8001c5e:	2b06      	cmp	r3, #6
 8001c60:	d902      	bls.n	8001c68 <NVIC_EncodePriority+0x30>
 8001c62:	69fb      	ldr	r3, [r7, #28]
 8001c64:	3b03      	subs	r3, #3
 8001c66:	e000      	b.n	8001c6a <NVIC_EncodePriority+0x32>
 8001c68:	2300      	movs	r3, #0
 8001c6a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c6c:	f04f 32ff 	mov.w	r2, #4294967295
 8001c70:	69bb      	ldr	r3, [r7, #24]
 8001c72:	fa02 f303 	lsl.w	r3, r2, r3
 8001c76:	43da      	mvns	r2, r3
 8001c78:	68bb      	ldr	r3, [r7, #8]
 8001c7a:	401a      	ands	r2, r3
 8001c7c:	697b      	ldr	r3, [r7, #20]
 8001c7e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c80:	f04f 31ff 	mov.w	r1, #4294967295
 8001c84:	697b      	ldr	r3, [r7, #20]
 8001c86:	fa01 f303 	lsl.w	r3, r1, r3
 8001c8a:	43d9      	mvns	r1, r3
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c90:	4313      	orrs	r3, r2
         );
}
 8001c92:	4618      	mov	r0, r3
 8001c94:	3724      	adds	r7, #36	; 0x24
 8001c96:	46bd      	mov	sp, r7
 8001c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9c:	4770      	bx	lr
	...

08001ca0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b082      	sub	sp, #8
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	3b01      	subs	r3, #1
 8001cac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001cb0:	d301      	bcc.n	8001cb6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001cb2:	2301      	movs	r3, #1
 8001cb4:	e00f      	b.n	8001cd6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001cb6:	4a0a      	ldr	r2, [pc, #40]	; (8001ce0 <SysTick_Config+0x40>)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	3b01      	subs	r3, #1
 8001cbc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001cbe:	210f      	movs	r1, #15
 8001cc0:	f04f 30ff 	mov.w	r0, #4294967295
 8001cc4:	f7ff ff8e 	bl	8001be4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001cc8:	4b05      	ldr	r3, [pc, #20]	; (8001ce0 <SysTick_Config+0x40>)
 8001cca:	2200      	movs	r2, #0
 8001ccc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001cce:	4b04      	ldr	r3, [pc, #16]	; (8001ce0 <SysTick_Config+0x40>)
 8001cd0:	2207      	movs	r2, #7
 8001cd2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001cd4:	2300      	movs	r3, #0
}
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	3708      	adds	r7, #8
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bd80      	pop	{r7, pc}
 8001cde:	bf00      	nop
 8001ce0:	e000e010 	.word	0xe000e010

08001ce4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b082      	sub	sp, #8
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001cec:	6878      	ldr	r0, [r7, #4]
 8001cee:	f7ff ff29 	bl	8001b44 <__NVIC_SetPriorityGrouping>
}
 8001cf2:	bf00      	nop
 8001cf4:	3708      	adds	r7, #8
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bd80      	pop	{r7, pc}

08001cfa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001cfa:	b580      	push	{r7, lr}
 8001cfc:	b086      	sub	sp, #24
 8001cfe:	af00      	add	r7, sp, #0
 8001d00:	4603      	mov	r3, r0
 8001d02:	60b9      	str	r1, [r7, #8]
 8001d04:	607a      	str	r2, [r7, #4]
 8001d06:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d0c:	f7ff ff3e 	bl	8001b8c <__NVIC_GetPriorityGrouping>
 8001d10:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d12:	687a      	ldr	r2, [r7, #4]
 8001d14:	68b9      	ldr	r1, [r7, #8]
 8001d16:	6978      	ldr	r0, [r7, #20]
 8001d18:	f7ff ff8e 	bl	8001c38 <NVIC_EncodePriority>
 8001d1c:	4602      	mov	r2, r0
 8001d1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d22:	4611      	mov	r1, r2
 8001d24:	4618      	mov	r0, r3
 8001d26:	f7ff ff5d 	bl	8001be4 <__NVIC_SetPriority>
}
 8001d2a:	bf00      	nop
 8001d2c:	3718      	adds	r7, #24
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bd80      	pop	{r7, pc}

08001d32 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d32:	b580      	push	{r7, lr}
 8001d34:	b082      	sub	sp, #8
 8001d36:	af00      	add	r7, sp, #0
 8001d38:	4603      	mov	r3, r0
 8001d3a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d40:	4618      	mov	r0, r3
 8001d42:	f7ff ff31 	bl	8001ba8 <__NVIC_EnableIRQ>
}
 8001d46:	bf00      	nop
 8001d48:	3708      	adds	r7, #8
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bd80      	pop	{r7, pc}

08001d4e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d4e:	b580      	push	{r7, lr}
 8001d50:	b082      	sub	sp, #8
 8001d52:	af00      	add	r7, sp, #0
 8001d54:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d56:	6878      	ldr	r0, [r7, #4]
 8001d58:	f7ff ffa2 	bl	8001ca0 <SysTick_Config>
 8001d5c:	4603      	mov	r3, r0
}
 8001d5e:	4618      	mov	r0, r3
 8001d60:	3708      	adds	r7, #8
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}
	...

08001d68 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b086      	sub	sp, #24
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001d70:	2300      	movs	r3, #0
 8001d72:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001d74:	f7ff feda 	bl	8001b2c <HAL_GetTick>
 8001d78:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d101      	bne.n	8001d84 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001d80:	2301      	movs	r3, #1
 8001d82:	e099      	b.n	8001eb8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	2202      	movs	r2, #2
 8001d88:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	2200      	movs	r2, #0
 8001d90:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	681a      	ldr	r2, [r3, #0]
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f022 0201 	bic.w	r2, r2, #1
 8001da2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001da4:	e00f      	b.n	8001dc6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001da6:	f7ff fec1 	bl	8001b2c <HAL_GetTick>
 8001daa:	4602      	mov	r2, r0
 8001dac:	693b      	ldr	r3, [r7, #16]
 8001dae:	1ad3      	subs	r3, r2, r3
 8001db0:	2b05      	cmp	r3, #5
 8001db2:	d908      	bls.n	8001dc6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	2220      	movs	r2, #32
 8001db8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	2203      	movs	r2, #3
 8001dbe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001dc2:	2303      	movs	r3, #3
 8001dc4:	e078      	b.n	8001eb8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f003 0301 	and.w	r3, r3, #1
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d1e8      	bne.n	8001da6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001ddc:	697a      	ldr	r2, [r7, #20]
 8001dde:	4b38      	ldr	r3, [pc, #224]	; (8001ec0 <HAL_DMA_Init+0x158>)
 8001de0:	4013      	ands	r3, r2
 8001de2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	685a      	ldr	r2, [r3, #4]
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	689b      	ldr	r3, [r3, #8]
 8001dec:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001df2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	691b      	ldr	r3, [r3, #16]
 8001df8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001dfe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	699b      	ldr	r3, [r3, #24]
 8001e04:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e0a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	6a1b      	ldr	r3, [r3, #32]
 8001e10:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001e12:	697a      	ldr	r2, [r7, #20]
 8001e14:	4313      	orrs	r3, r2
 8001e16:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e1c:	2b04      	cmp	r3, #4
 8001e1e:	d107      	bne.n	8001e30 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e28:	4313      	orrs	r3, r2
 8001e2a:	697a      	ldr	r2, [r7, #20]
 8001e2c:	4313      	orrs	r3, r2
 8001e2e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	697a      	ldr	r2, [r7, #20]
 8001e36:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	695b      	ldr	r3, [r3, #20]
 8001e3e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001e40:	697b      	ldr	r3, [r7, #20]
 8001e42:	f023 0307 	bic.w	r3, r3, #7
 8001e46:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e4c:	697a      	ldr	r2, [r7, #20]
 8001e4e:	4313      	orrs	r3, r2
 8001e50:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e56:	2b04      	cmp	r3, #4
 8001e58:	d117      	bne.n	8001e8a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e5e:	697a      	ldr	r2, [r7, #20]
 8001e60:	4313      	orrs	r3, r2
 8001e62:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d00e      	beq.n	8001e8a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001e6c:	6878      	ldr	r0, [r7, #4]
 8001e6e:	f000 fadf 	bl	8002430 <DMA_CheckFifoParam>
 8001e72:	4603      	mov	r3, r0
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d008      	beq.n	8001e8a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	2240      	movs	r2, #64	; 0x40
 8001e7c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	2201      	movs	r2, #1
 8001e82:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001e86:	2301      	movs	r3, #1
 8001e88:	e016      	b.n	8001eb8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	697a      	ldr	r2, [r7, #20]
 8001e90:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001e92:	6878      	ldr	r0, [r7, #4]
 8001e94:	f000 fa96 	bl	80023c4 <DMA_CalcBaseAndBitshift>
 8001e98:	4603      	mov	r3, r0
 8001e9a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ea0:	223f      	movs	r2, #63	; 0x3f
 8001ea2:	409a      	lsls	r2, r3
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	2200      	movs	r2, #0
 8001eac:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	2201      	movs	r2, #1
 8001eb2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001eb6:	2300      	movs	r3, #0
}
 8001eb8:	4618      	mov	r0, r3
 8001eba:	3718      	adds	r7, #24
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	bd80      	pop	{r7, pc}
 8001ec0:	f010803f 	.word	0xf010803f

08001ec4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b086      	sub	sp, #24
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	60f8      	str	r0, [r7, #12]
 8001ecc:	60b9      	str	r1, [r7, #8]
 8001ece:	607a      	str	r2, [r7, #4]
 8001ed0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001eda:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001ee2:	2b01      	cmp	r3, #1
 8001ee4:	d101      	bne.n	8001eea <HAL_DMA_Start_IT+0x26>
 8001ee6:	2302      	movs	r3, #2
 8001ee8:	e040      	b.n	8001f6c <HAL_DMA_Start_IT+0xa8>
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	2201      	movs	r2, #1
 8001eee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001ef8:	b2db      	uxtb	r3, r3
 8001efa:	2b01      	cmp	r3, #1
 8001efc:	d12f      	bne.n	8001f5e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	2202      	movs	r2, #2
 8001f02:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	2200      	movs	r2, #0
 8001f0a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	687a      	ldr	r2, [r7, #4]
 8001f10:	68b9      	ldr	r1, [r7, #8]
 8001f12:	68f8      	ldr	r0, [r7, #12]
 8001f14:	f000 fa28 	bl	8002368 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f1c:	223f      	movs	r2, #63	; 0x3f
 8001f1e:	409a      	lsls	r2, r3
 8001f20:	693b      	ldr	r3, [r7, #16]
 8001f22:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	681a      	ldr	r2, [r3, #0]
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	f042 0216 	orr.w	r2, r2, #22
 8001f32:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d007      	beq.n	8001f4c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	681a      	ldr	r2, [r3, #0]
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f042 0208 	orr.w	r2, r2, #8
 8001f4a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	681a      	ldr	r2, [r3, #0]
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	f042 0201 	orr.w	r2, r2, #1
 8001f5a:	601a      	str	r2, [r3, #0]
 8001f5c:	e005      	b.n	8001f6a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	2200      	movs	r2, #0
 8001f62:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001f66:	2302      	movs	r3, #2
 8001f68:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001f6a:	7dfb      	ldrb	r3, [r7, #23]
}
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	3718      	adds	r7, #24
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bd80      	pop	{r7, pc}

08001f74 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b084      	sub	sp, #16
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f80:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001f82:	f7ff fdd3 	bl	8001b2c <HAL_GetTick>
 8001f86:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001f8e:	b2db      	uxtb	r3, r3
 8001f90:	2b02      	cmp	r3, #2
 8001f92:	d008      	beq.n	8001fa6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	2280      	movs	r2, #128	; 0x80
 8001f98:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001fa2:	2301      	movs	r3, #1
 8001fa4:	e052      	b.n	800204c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	681a      	ldr	r2, [r3, #0]
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	f022 0216 	bic.w	r2, r2, #22
 8001fb4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	695a      	ldr	r2, [r3, #20]
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001fc4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d103      	bne.n	8001fd6 <HAL_DMA_Abort+0x62>
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d007      	beq.n	8001fe6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	681a      	ldr	r2, [r3, #0]
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	f022 0208 	bic.w	r2, r2, #8
 8001fe4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	681a      	ldr	r2, [r3, #0]
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	f022 0201 	bic.w	r2, r2, #1
 8001ff4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001ff6:	e013      	b.n	8002020 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001ff8:	f7ff fd98 	bl	8001b2c <HAL_GetTick>
 8001ffc:	4602      	mov	r2, r0
 8001ffe:	68bb      	ldr	r3, [r7, #8]
 8002000:	1ad3      	subs	r3, r2, r3
 8002002:	2b05      	cmp	r3, #5
 8002004:	d90c      	bls.n	8002020 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	2220      	movs	r2, #32
 800200a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	2203      	movs	r2, #3
 8002010:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	2200      	movs	r2, #0
 8002018:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 800201c:	2303      	movs	r3, #3
 800201e:	e015      	b.n	800204c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f003 0301 	and.w	r3, r3, #1
 800202a:	2b00      	cmp	r3, #0
 800202c:	d1e4      	bne.n	8001ff8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002032:	223f      	movs	r2, #63	; 0x3f
 8002034:	409a      	lsls	r2, r3
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	2201      	movs	r2, #1
 800203e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	2200      	movs	r2, #0
 8002046:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800204a:	2300      	movs	r3, #0
}
 800204c:	4618      	mov	r0, r3
 800204e:	3710      	adds	r7, #16
 8002050:	46bd      	mov	sp, r7
 8002052:	bd80      	pop	{r7, pc}

08002054 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b086      	sub	sp, #24
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800205c:	2300      	movs	r3, #0
 800205e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002060:	4b92      	ldr	r3, [pc, #584]	; (80022ac <HAL_DMA_IRQHandler+0x258>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	4a92      	ldr	r2, [pc, #584]	; (80022b0 <HAL_DMA_IRQHandler+0x25c>)
 8002066:	fba2 2303 	umull	r2, r3, r2, r3
 800206a:	0a9b      	lsrs	r3, r3, #10
 800206c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002072:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002074:	693b      	ldr	r3, [r7, #16]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800207e:	2208      	movs	r2, #8
 8002080:	409a      	lsls	r2, r3
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	4013      	ands	r3, r2
 8002086:	2b00      	cmp	r3, #0
 8002088:	d01a      	beq.n	80020c0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f003 0304 	and.w	r3, r3, #4
 8002094:	2b00      	cmp	r3, #0
 8002096:	d013      	beq.n	80020c0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	681a      	ldr	r2, [r3, #0]
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f022 0204 	bic.w	r2, r2, #4
 80020a6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020ac:	2208      	movs	r2, #8
 80020ae:	409a      	lsls	r2, r3
 80020b0:	693b      	ldr	r3, [r7, #16]
 80020b2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020b8:	f043 0201 	orr.w	r2, r3, #1
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020c4:	2201      	movs	r2, #1
 80020c6:	409a      	lsls	r2, r3
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	4013      	ands	r3, r2
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d012      	beq.n	80020f6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	695b      	ldr	r3, [r3, #20]
 80020d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d00b      	beq.n	80020f6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020e2:	2201      	movs	r2, #1
 80020e4:	409a      	lsls	r2, r3
 80020e6:	693b      	ldr	r3, [r7, #16]
 80020e8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020ee:	f043 0202 	orr.w	r2, r3, #2
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020fa:	2204      	movs	r2, #4
 80020fc:	409a      	lsls	r2, r3
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	4013      	ands	r3, r2
 8002102:	2b00      	cmp	r3, #0
 8002104:	d012      	beq.n	800212c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f003 0302 	and.w	r3, r3, #2
 8002110:	2b00      	cmp	r3, #0
 8002112:	d00b      	beq.n	800212c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002118:	2204      	movs	r2, #4
 800211a:	409a      	lsls	r2, r3
 800211c:	693b      	ldr	r3, [r7, #16]
 800211e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002124:	f043 0204 	orr.w	r2, r3, #4
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002130:	2210      	movs	r2, #16
 8002132:	409a      	lsls	r2, r3
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	4013      	ands	r3, r2
 8002138:	2b00      	cmp	r3, #0
 800213a:	d043      	beq.n	80021c4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f003 0308 	and.w	r3, r3, #8
 8002146:	2b00      	cmp	r3, #0
 8002148:	d03c      	beq.n	80021c4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800214e:	2210      	movs	r2, #16
 8002150:	409a      	lsls	r2, r3
 8002152:	693b      	ldr	r3, [r7, #16]
 8002154:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002160:	2b00      	cmp	r3, #0
 8002162:	d018      	beq.n	8002196 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800216e:	2b00      	cmp	r3, #0
 8002170:	d108      	bne.n	8002184 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002176:	2b00      	cmp	r3, #0
 8002178:	d024      	beq.n	80021c4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800217e:	6878      	ldr	r0, [r7, #4]
 8002180:	4798      	blx	r3
 8002182:	e01f      	b.n	80021c4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002188:	2b00      	cmp	r3, #0
 800218a:	d01b      	beq.n	80021c4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002190:	6878      	ldr	r0, [r7, #4]
 8002192:	4798      	blx	r3
 8002194:	e016      	b.n	80021c4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d107      	bne.n	80021b4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	681a      	ldr	r2, [r3, #0]
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f022 0208 	bic.w	r2, r2, #8
 80021b2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d003      	beq.n	80021c4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021c0:	6878      	ldr	r0, [r7, #4]
 80021c2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021c8:	2220      	movs	r2, #32
 80021ca:	409a      	lsls	r2, r3
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	4013      	ands	r3, r2
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	f000 808e 	beq.w	80022f2 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	f003 0310 	and.w	r3, r3, #16
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	f000 8086 	beq.w	80022f2 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021ea:	2220      	movs	r2, #32
 80021ec:	409a      	lsls	r2, r3
 80021ee:	693b      	ldr	r3, [r7, #16]
 80021f0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80021f8:	b2db      	uxtb	r3, r3
 80021fa:	2b05      	cmp	r3, #5
 80021fc:	d136      	bne.n	800226c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	681a      	ldr	r2, [r3, #0]
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	f022 0216 	bic.w	r2, r2, #22
 800220c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	695a      	ldr	r2, [r3, #20]
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800221c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002222:	2b00      	cmp	r3, #0
 8002224:	d103      	bne.n	800222e <HAL_DMA_IRQHandler+0x1da>
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800222a:	2b00      	cmp	r3, #0
 800222c:	d007      	beq.n	800223e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	681a      	ldr	r2, [r3, #0]
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f022 0208 	bic.w	r2, r2, #8
 800223c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002242:	223f      	movs	r2, #63	; 0x3f
 8002244:	409a      	lsls	r2, r3
 8002246:	693b      	ldr	r3, [r7, #16]
 8002248:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	2201      	movs	r2, #1
 800224e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	2200      	movs	r2, #0
 8002256:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800225e:	2b00      	cmp	r3, #0
 8002260:	d07d      	beq.n	800235e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002266:	6878      	ldr	r0, [r7, #4]
 8002268:	4798      	blx	r3
        }
        return;
 800226a:	e078      	b.n	800235e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002276:	2b00      	cmp	r3, #0
 8002278:	d01c      	beq.n	80022b4 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002284:	2b00      	cmp	r3, #0
 8002286:	d108      	bne.n	800229a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800228c:	2b00      	cmp	r3, #0
 800228e:	d030      	beq.n	80022f2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002294:	6878      	ldr	r0, [r7, #4]
 8002296:	4798      	blx	r3
 8002298:	e02b      	b.n	80022f2 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d027      	beq.n	80022f2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022a6:	6878      	ldr	r0, [r7, #4]
 80022a8:	4798      	blx	r3
 80022aa:	e022      	b.n	80022f2 <HAL_DMA_IRQHandler+0x29e>
 80022ac:	20000000 	.word	0x20000000
 80022b0:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d10f      	bne.n	80022e2 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	681a      	ldr	r2, [r3, #0]
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f022 0210 	bic.w	r2, r2, #16
 80022d0:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	2201      	movs	r2, #1
 80022d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	2200      	movs	r2, #0
 80022de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d003      	beq.n	80022f2 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022ee:	6878      	ldr	r0, [r7, #4]
 80022f0:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d032      	beq.n	8002360 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022fe:	f003 0301 	and.w	r3, r3, #1
 8002302:	2b00      	cmp	r3, #0
 8002304:	d022      	beq.n	800234c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	2205      	movs	r2, #5
 800230a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	681a      	ldr	r2, [r3, #0]
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f022 0201 	bic.w	r2, r2, #1
 800231c:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800231e:	68bb      	ldr	r3, [r7, #8]
 8002320:	3301      	adds	r3, #1
 8002322:	60bb      	str	r3, [r7, #8]
 8002324:	697a      	ldr	r2, [r7, #20]
 8002326:	429a      	cmp	r2, r3
 8002328:	d307      	bcc.n	800233a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	f003 0301 	and.w	r3, r3, #1
 8002334:	2b00      	cmp	r3, #0
 8002336:	d1f2      	bne.n	800231e <HAL_DMA_IRQHandler+0x2ca>
 8002338:	e000      	b.n	800233c <HAL_DMA_IRQHandler+0x2e8>
          break;
 800233a:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	2201      	movs	r2, #1
 8002340:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	2200      	movs	r2, #0
 8002348:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002350:	2b00      	cmp	r3, #0
 8002352:	d005      	beq.n	8002360 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002358:	6878      	ldr	r0, [r7, #4]
 800235a:	4798      	blx	r3
 800235c:	e000      	b.n	8002360 <HAL_DMA_IRQHandler+0x30c>
        return;
 800235e:	bf00      	nop
    }
  }
}
 8002360:	3718      	adds	r7, #24
 8002362:	46bd      	mov	sp, r7
 8002364:	bd80      	pop	{r7, pc}
 8002366:	bf00      	nop

08002368 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002368:	b480      	push	{r7}
 800236a:	b085      	sub	sp, #20
 800236c:	af00      	add	r7, sp, #0
 800236e:	60f8      	str	r0, [r7, #12]
 8002370:	60b9      	str	r1, [r7, #8]
 8002372:	607a      	str	r2, [r7, #4]
 8002374:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	681a      	ldr	r2, [r3, #0]
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002384:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	683a      	ldr	r2, [r7, #0]
 800238c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	689b      	ldr	r3, [r3, #8]
 8002392:	2b40      	cmp	r3, #64	; 0x40
 8002394:	d108      	bne.n	80023a8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	687a      	ldr	r2, [r7, #4]
 800239c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	68ba      	ldr	r2, [r7, #8]
 80023a4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80023a6:	e007      	b.n	80023b8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	68ba      	ldr	r2, [r7, #8]
 80023ae:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	687a      	ldr	r2, [r7, #4]
 80023b6:	60da      	str	r2, [r3, #12]
}
 80023b8:	bf00      	nop
 80023ba:	3714      	adds	r7, #20
 80023bc:	46bd      	mov	sp, r7
 80023be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c2:	4770      	bx	lr

080023c4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80023c4:	b480      	push	{r7}
 80023c6:	b085      	sub	sp, #20
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	b2db      	uxtb	r3, r3
 80023d2:	3b10      	subs	r3, #16
 80023d4:	4a14      	ldr	r2, [pc, #80]	; (8002428 <DMA_CalcBaseAndBitshift+0x64>)
 80023d6:	fba2 2303 	umull	r2, r3, r2, r3
 80023da:	091b      	lsrs	r3, r3, #4
 80023dc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80023de:	4a13      	ldr	r2, [pc, #76]	; (800242c <DMA_CalcBaseAndBitshift+0x68>)
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	4413      	add	r3, r2
 80023e4:	781b      	ldrb	r3, [r3, #0]
 80023e6:	461a      	mov	r2, r3
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	2b03      	cmp	r3, #3
 80023f0:	d909      	bls.n	8002406 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80023fa:	f023 0303 	bic.w	r3, r3, #3
 80023fe:	1d1a      	adds	r2, r3, #4
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	659a      	str	r2, [r3, #88]	; 0x58
 8002404:	e007      	b.n	8002416 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800240e:	f023 0303 	bic.w	r3, r3, #3
 8002412:	687a      	ldr	r2, [r7, #4]
 8002414:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800241a:	4618      	mov	r0, r3
 800241c:	3714      	adds	r7, #20
 800241e:	46bd      	mov	sp, r7
 8002420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002424:	4770      	bx	lr
 8002426:	bf00      	nop
 8002428:	aaaaaaab 	.word	0xaaaaaaab
 800242c:	08007548 	.word	0x08007548

08002430 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002430:	b480      	push	{r7}
 8002432:	b085      	sub	sp, #20
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002438:	2300      	movs	r3, #0
 800243a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002440:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	699b      	ldr	r3, [r3, #24]
 8002446:	2b00      	cmp	r3, #0
 8002448:	d11f      	bne.n	800248a <DMA_CheckFifoParam+0x5a>
 800244a:	68bb      	ldr	r3, [r7, #8]
 800244c:	2b03      	cmp	r3, #3
 800244e:	d856      	bhi.n	80024fe <DMA_CheckFifoParam+0xce>
 8002450:	a201      	add	r2, pc, #4	; (adr r2, 8002458 <DMA_CheckFifoParam+0x28>)
 8002452:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002456:	bf00      	nop
 8002458:	08002469 	.word	0x08002469
 800245c:	0800247b 	.word	0x0800247b
 8002460:	08002469 	.word	0x08002469
 8002464:	080024ff 	.word	0x080024ff
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800246c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002470:	2b00      	cmp	r3, #0
 8002472:	d046      	beq.n	8002502 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002474:	2301      	movs	r3, #1
 8002476:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002478:	e043      	b.n	8002502 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800247e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002482:	d140      	bne.n	8002506 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002484:	2301      	movs	r3, #1
 8002486:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002488:	e03d      	b.n	8002506 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	699b      	ldr	r3, [r3, #24]
 800248e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002492:	d121      	bne.n	80024d8 <DMA_CheckFifoParam+0xa8>
 8002494:	68bb      	ldr	r3, [r7, #8]
 8002496:	2b03      	cmp	r3, #3
 8002498:	d837      	bhi.n	800250a <DMA_CheckFifoParam+0xda>
 800249a:	a201      	add	r2, pc, #4	; (adr r2, 80024a0 <DMA_CheckFifoParam+0x70>)
 800249c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024a0:	080024b1 	.word	0x080024b1
 80024a4:	080024b7 	.word	0x080024b7
 80024a8:	080024b1 	.word	0x080024b1
 80024ac:	080024c9 	.word	0x080024c9
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80024b0:	2301      	movs	r3, #1
 80024b2:	73fb      	strb	r3, [r7, #15]
      break;
 80024b4:	e030      	b.n	8002518 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024ba:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d025      	beq.n	800250e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80024c2:	2301      	movs	r3, #1
 80024c4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80024c6:	e022      	b.n	800250e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024cc:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80024d0:	d11f      	bne.n	8002512 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80024d2:	2301      	movs	r3, #1
 80024d4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80024d6:	e01c      	b.n	8002512 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80024d8:	68bb      	ldr	r3, [r7, #8]
 80024da:	2b02      	cmp	r3, #2
 80024dc:	d903      	bls.n	80024e6 <DMA_CheckFifoParam+0xb6>
 80024de:	68bb      	ldr	r3, [r7, #8]
 80024e0:	2b03      	cmp	r3, #3
 80024e2:	d003      	beq.n	80024ec <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80024e4:	e018      	b.n	8002518 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80024e6:	2301      	movs	r3, #1
 80024e8:	73fb      	strb	r3, [r7, #15]
      break;
 80024ea:	e015      	b.n	8002518 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024f0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d00e      	beq.n	8002516 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80024f8:	2301      	movs	r3, #1
 80024fa:	73fb      	strb	r3, [r7, #15]
      break;
 80024fc:	e00b      	b.n	8002516 <DMA_CheckFifoParam+0xe6>
      break;
 80024fe:	bf00      	nop
 8002500:	e00a      	b.n	8002518 <DMA_CheckFifoParam+0xe8>
      break;
 8002502:	bf00      	nop
 8002504:	e008      	b.n	8002518 <DMA_CheckFifoParam+0xe8>
      break;
 8002506:	bf00      	nop
 8002508:	e006      	b.n	8002518 <DMA_CheckFifoParam+0xe8>
      break;
 800250a:	bf00      	nop
 800250c:	e004      	b.n	8002518 <DMA_CheckFifoParam+0xe8>
      break;
 800250e:	bf00      	nop
 8002510:	e002      	b.n	8002518 <DMA_CheckFifoParam+0xe8>
      break;   
 8002512:	bf00      	nop
 8002514:	e000      	b.n	8002518 <DMA_CheckFifoParam+0xe8>
      break;
 8002516:	bf00      	nop
    }
  } 
  
  return status; 
 8002518:	7bfb      	ldrb	r3, [r7, #15]
}
 800251a:	4618      	mov	r0, r3
 800251c:	3714      	adds	r7, #20
 800251e:	46bd      	mov	sp, r7
 8002520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002524:	4770      	bx	lr
 8002526:	bf00      	nop

08002528 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002528:	b480      	push	{r7}
 800252a:	b089      	sub	sp, #36	; 0x24
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
 8002530:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002532:	2300      	movs	r3, #0
 8002534:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002536:	2300      	movs	r3, #0
 8002538:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800253a:	2300      	movs	r3, #0
 800253c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800253e:	2300      	movs	r3, #0
 8002540:	61fb      	str	r3, [r7, #28]
 8002542:	e159      	b.n	80027f8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002544:	2201      	movs	r2, #1
 8002546:	69fb      	ldr	r3, [r7, #28]
 8002548:	fa02 f303 	lsl.w	r3, r2, r3
 800254c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	697a      	ldr	r2, [r7, #20]
 8002554:	4013      	ands	r3, r2
 8002556:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002558:	693a      	ldr	r2, [r7, #16]
 800255a:	697b      	ldr	r3, [r7, #20]
 800255c:	429a      	cmp	r2, r3
 800255e:	f040 8148 	bne.w	80027f2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002562:	683b      	ldr	r3, [r7, #0]
 8002564:	685b      	ldr	r3, [r3, #4]
 8002566:	f003 0303 	and.w	r3, r3, #3
 800256a:	2b01      	cmp	r3, #1
 800256c:	d005      	beq.n	800257a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	685b      	ldr	r3, [r3, #4]
 8002572:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002576:	2b02      	cmp	r3, #2
 8002578:	d130      	bne.n	80025dc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	689b      	ldr	r3, [r3, #8]
 800257e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002580:	69fb      	ldr	r3, [r7, #28]
 8002582:	005b      	lsls	r3, r3, #1
 8002584:	2203      	movs	r2, #3
 8002586:	fa02 f303 	lsl.w	r3, r2, r3
 800258a:	43db      	mvns	r3, r3
 800258c:	69ba      	ldr	r2, [r7, #24]
 800258e:	4013      	ands	r3, r2
 8002590:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002592:	683b      	ldr	r3, [r7, #0]
 8002594:	68da      	ldr	r2, [r3, #12]
 8002596:	69fb      	ldr	r3, [r7, #28]
 8002598:	005b      	lsls	r3, r3, #1
 800259a:	fa02 f303 	lsl.w	r3, r2, r3
 800259e:	69ba      	ldr	r2, [r7, #24]
 80025a0:	4313      	orrs	r3, r2
 80025a2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	69ba      	ldr	r2, [r7, #24]
 80025a8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	685b      	ldr	r3, [r3, #4]
 80025ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80025b0:	2201      	movs	r2, #1
 80025b2:	69fb      	ldr	r3, [r7, #28]
 80025b4:	fa02 f303 	lsl.w	r3, r2, r3
 80025b8:	43db      	mvns	r3, r3
 80025ba:	69ba      	ldr	r2, [r7, #24]
 80025bc:	4013      	ands	r3, r2
 80025be:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	685b      	ldr	r3, [r3, #4]
 80025c4:	091b      	lsrs	r3, r3, #4
 80025c6:	f003 0201 	and.w	r2, r3, #1
 80025ca:	69fb      	ldr	r3, [r7, #28]
 80025cc:	fa02 f303 	lsl.w	r3, r2, r3
 80025d0:	69ba      	ldr	r2, [r7, #24]
 80025d2:	4313      	orrs	r3, r2
 80025d4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	69ba      	ldr	r2, [r7, #24]
 80025da:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80025dc:	683b      	ldr	r3, [r7, #0]
 80025de:	685b      	ldr	r3, [r3, #4]
 80025e0:	f003 0303 	and.w	r3, r3, #3
 80025e4:	2b03      	cmp	r3, #3
 80025e6:	d017      	beq.n	8002618 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	68db      	ldr	r3, [r3, #12]
 80025ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80025ee:	69fb      	ldr	r3, [r7, #28]
 80025f0:	005b      	lsls	r3, r3, #1
 80025f2:	2203      	movs	r2, #3
 80025f4:	fa02 f303 	lsl.w	r3, r2, r3
 80025f8:	43db      	mvns	r3, r3
 80025fa:	69ba      	ldr	r2, [r7, #24]
 80025fc:	4013      	ands	r3, r2
 80025fe:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002600:	683b      	ldr	r3, [r7, #0]
 8002602:	689a      	ldr	r2, [r3, #8]
 8002604:	69fb      	ldr	r3, [r7, #28]
 8002606:	005b      	lsls	r3, r3, #1
 8002608:	fa02 f303 	lsl.w	r3, r2, r3
 800260c:	69ba      	ldr	r2, [r7, #24]
 800260e:	4313      	orrs	r3, r2
 8002610:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	69ba      	ldr	r2, [r7, #24]
 8002616:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	685b      	ldr	r3, [r3, #4]
 800261c:	f003 0303 	and.w	r3, r3, #3
 8002620:	2b02      	cmp	r3, #2
 8002622:	d123      	bne.n	800266c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002624:	69fb      	ldr	r3, [r7, #28]
 8002626:	08da      	lsrs	r2, r3, #3
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	3208      	adds	r2, #8
 800262c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002630:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002632:	69fb      	ldr	r3, [r7, #28]
 8002634:	f003 0307 	and.w	r3, r3, #7
 8002638:	009b      	lsls	r3, r3, #2
 800263a:	220f      	movs	r2, #15
 800263c:	fa02 f303 	lsl.w	r3, r2, r3
 8002640:	43db      	mvns	r3, r3
 8002642:	69ba      	ldr	r2, [r7, #24]
 8002644:	4013      	ands	r3, r2
 8002646:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002648:	683b      	ldr	r3, [r7, #0]
 800264a:	691a      	ldr	r2, [r3, #16]
 800264c:	69fb      	ldr	r3, [r7, #28]
 800264e:	f003 0307 	and.w	r3, r3, #7
 8002652:	009b      	lsls	r3, r3, #2
 8002654:	fa02 f303 	lsl.w	r3, r2, r3
 8002658:	69ba      	ldr	r2, [r7, #24]
 800265a:	4313      	orrs	r3, r2
 800265c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800265e:	69fb      	ldr	r3, [r7, #28]
 8002660:	08da      	lsrs	r2, r3, #3
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	3208      	adds	r2, #8
 8002666:	69b9      	ldr	r1, [r7, #24]
 8002668:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002672:	69fb      	ldr	r3, [r7, #28]
 8002674:	005b      	lsls	r3, r3, #1
 8002676:	2203      	movs	r2, #3
 8002678:	fa02 f303 	lsl.w	r3, r2, r3
 800267c:	43db      	mvns	r3, r3
 800267e:	69ba      	ldr	r2, [r7, #24]
 8002680:	4013      	ands	r3, r2
 8002682:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002684:	683b      	ldr	r3, [r7, #0]
 8002686:	685b      	ldr	r3, [r3, #4]
 8002688:	f003 0203 	and.w	r2, r3, #3
 800268c:	69fb      	ldr	r3, [r7, #28]
 800268e:	005b      	lsls	r3, r3, #1
 8002690:	fa02 f303 	lsl.w	r3, r2, r3
 8002694:	69ba      	ldr	r2, [r7, #24]
 8002696:	4313      	orrs	r3, r2
 8002698:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	69ba      	ldr	r2, [r7, #24]
 800269e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	685b      	ldr	r3, [r3, #4]
 80026a4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	f000 80a2 	beq.w	80027f2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80026ae:	2300      	movs	r3, #0
 80026b0:	60fb      	str	r3, [r7, #12]
 80026b2:	4b57      	ldr	r3, [pc, #348]	; (8002810 <HAL_GPIO_Init+0x2e8>)
 80026b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026b6:	4a56      	ldr	r2, [pc, #344]	; (8002810 <HAL_GPIO_Init+0x2e8>)
 80026b8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80026bc:	6453      	str	r3, [r2, #68]	; 0x44
 80026be:	4b54      	ldr	r3, [pc, #336]	; (8002810 <HAL_GPIO_Init+0x2e8>)
 80026c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026c2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80026c6:	60fb      	str	r3, [r7, #12]
 80026c8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80026ca:	4a52      	ldr	r2, [pc, #328]	; (8002814 <HAL_GPIO_Init+0x2ec>)
 80026cc:	69fb      	ldr	r3, [r7, #28]
 80026ce:	089b      	lsrs	r3, r3, #2
 80026d0:	3302      	adds	r3, #2
 80026d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80026d8:	69fb      	ldr	r3, [r7, #28]
 80026da:	f003 0303 	and.w	r3, r3, #3
 80026de:	009b      	lsls	r3, r3, #2
 80026e0:	220f      	movs	r2, #15
 80026e2:	fa02 f303 	lsl.w	r3, r2, r3
 80026e6:	43db      	mvns	r3, r3
 80026e8:	69ba      	ldr	r2, [r7, #24]
 80026ea:	4013      	ands	r3, r2
 80026ec:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	4a49      	ldr	r2, [pc, #292]	; (8002818 <HAL_GPIO_Init+0x2f0>)
 80026f2:	4293      	cmp	r3, r2
 80026f4:	d019      	beq.n	800272a <HAL_GPIO_Init+0x202>
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	4a48      	ldr	r2, [pc, #288]	; (800281c <HAL_GPIO_Init+0x2f4>)
 80026fa:	4293      	cmp	r3, r2
 80026fc:	d013      	beq.n	8002726 <HAL_GPIO_Init+0x1fe>
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	4a47      	ldr	r2, [pc, #284]	; (8002820 <HAL_GPIO_Init+0x2f8>)
 8002702:	4293      	cmp	r3, r2
 8002704:	d00d      	beq.n	8002722 <HAL_GPIO_Init+0x1fa>
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	4a46      	ldr	r2, [pc, #280]	; (8002824 <HAL_GPIO_Init+0x2fc>)
 800270a:	4293      	cmp	r3, r2
 800270c:	d007      	beq.n	800271e <HAL_GPIO_Init+0x1f6>
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	4a45      	ldr	r2, [pc, #276]	; (8002828 <HAL_GPIO_Init+0x300>)
 8002712:	4293      	cmp	r3, r2
 8002714:	d101      	bne.n	800271a <HAL_GPIO_Init+0x1f2>
 8002716:	2304      	movs	r3, #4
 8002718:	e008      	b.n	800272c <HAL_GPIO_Init+0x204>
 800271a:	2307      	movs	r3, #7
 800271c:	e006      	b.n	800272c <HAL_GPIO_Init+0x204>
 800271e:	2303      	movs	r3, #3
 8002720:	e004      	b.n	800272c <HAL_GPIO_Init+0x204>
 8002722:	2302      	movs	r3, #2
 8002724:	e002      	b.n	800272c <HAL_GPIO_Init+0x204>
 8002726:	2301      	movs	r3, #1
 8002728:	e000      	b.n	800272c <HAL_GPIO_Init+0x204>
 800272a:	2300      	movs	r3, #0
 800272c:	69fa      	ldr	r2, [r7, #28]
 800272e:	f002 0203 	and.w	r2, r2, #3
 8002732:	0092      	lsls	r2, r2, #2
 8002734:	4093      	lsls	r3, r2
 8002736:	69ba      	ldr	r2, [r7, #24]
 8002738:	4313      	orrs	r3, r2
 800273a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800273c:	4935      	ldr	r1, [pc, #212]	; (8002814 <HAL_GPIO_Init+0x2ec>)
 800273e:	69fb      	ldr	r3, [r7, #28]
 8002740:	089b      	lsrs	r3, r3, #2
 8002742:	3302      	adds	r3, #2
 8002744:	69ba      	ldr	r2, [r7, #24]
 8002746:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800274a:	4b38      	ldr	r3, [pc, #224]	; (800282c <HAL_GPIO_Init+0x304>)
 800274c:	689b      	ldr	r3, [r3, #8]
 800274e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002750:	693b      	ldr	r3, [r7, #16]
 8002752:	43db      	mvns	r3, r3
 8002754:	69ba      	ldr	r2, [r7, #24]
 8002756:	4013      	ands	r3, r2
 8002758:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	685b      	ldr	r3, [r3, #4]
 800275e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002762:	2b00      	cmp	r3, #0
 8002764:	d003      	beq.n	800276e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002766:	69ba      	ldr	r2, [r7, #24]
 8002768:	693b      	ldr	r3, [r7, #16]
 800276a:	4313      	orrs	r3, r2
 800276c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800276e:	4a2f      	ldr	r2, [pc, #188]	; (800282c <HAL_GPIO_Init+0x304>)
 8002770:	69bb      	ldr	r3, [r7, #24]
 8002772:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002774:	4b2d      	ldr	r3, [pc, #180]	; (800282c <HAL_GPIO_Init+0x304>)
 8002776:	68db      	ldr	r3, [r3, #12]
 8002778:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800277a:	693b      	ldr	r3, [r7, #16]
 800277c:	43db      	mvns	r3, r3
 800277e:	69ba      	ldr	r2, [r7, #24]
 8002780:	4013      	ands	r3, r2
 8002782:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002784:	683b      	ldr	r3, [r7, #0]
 8002786:	685b      	ldr	r3, [r3, #4]
 8002788:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800278c:	2b00      	cmp	r3, #0
 800278e:	d003      	beq.n	8002798 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002790:	69ba      	ldr	r2, [r7, #24]
 8002792:	693b      	ldr	r3, [r7, #16]
 8002794:	4313      	orrs	r3, r2
 8002796:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002798:	4a24      	ldr	r2, [pc, #144]	; (800282c <HAL_GPIO_Init+0x304>)
 800279a:	69bb      	ldr	r3, [r7, #24]
 800279c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800279e:	4b23      	ldr	r3, [pc, #140]	; (800282c <HAL_GPIO_Init+0x304>)
 80027a0:	685b      	ldr	r3, [r3, #4]
 80027a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027a4:	693b      	ldr	r3, [r7, #16]
 80027a6:	43db      	mvns	r3, r3
 80027a8:	69ba      	ldr	r2, [r7, #24]
 80027aa:	4013      	ands	r3, r2
 80027ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	685b      	ldr	r3, [r3, #4]
 80027b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d003      	beq.n	80027c2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80027ba:	69ba      	ldr	r2, [r7, #24]
 80027bc:	693b      	ldr	r3, [r7, #16]
 80027be:	4313      	orrs	r3, r2
 80027c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80027c2:	4a1a      	ldr	r2, [pc, #104]	; (800282c <HAL_GPIO_Init+0x304>)
 80027c4:	69bb      	ldr	r3, [r7, #24]
 80027c6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80027c8:	4b18      	ldr	r3, [pc, #96]	; (800282c <HAL_GPIO_Init+0x304>)
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027ce:	693b      	ldr	r3, [r7, #16]
 80027d0:	43db      	mvns	r3, r3
 80027d2:	69ba      	ldr	r2, [r7, #24]
 80027d4:	4013      	ands	r3, r2
 80027d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	685b      	ldr	r3, [r3, #4]
 80027dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d003      	beq.n	80027ec <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80027e4:	69ba      	ldr	r2, [r7, #24]
 80027e6:	693b      	ldr	r3, [r7, #16]
 80027e8:	4313      	orrs	r3, r2
 80027ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80027ec:	4a0f      	ldr	r2, [pc, #60]	; (800282c <HAL_GPIO_Init+0x304>)
 80027ee:	69bb      	ldr	r3, [r7, #24]
 80027f0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80027f2:	69fb      	ldr	r3, [r7, #28]
 80027f4:	3301      	adds	r3, #1
 80027f6:	61fb      	str	r3, [r7, #28]
 80027f8:	69fb      	ldr	r3, [r7, #28]
 80027fa:	2b0f      	cmp	r3, #15
 80027fc:	f67f aea2 	bls.w	8002544 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002800:	bf00      	nop
 8002802:	bf00      	nop
 8002804:	3724      	adds	r7, #36	; 0x24
 8002806:	46bd      	mov	sp, r7
 8002808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280c:	4770      	bx	lr
 800280e:	bf00      	nop
 8002810:	40023800 	.word	0x40023800
 8002814:	40013800 	.word	0x40013800
 8002818:	40020000 	.word	0x40020000
 800281c:	40020400 	.word	0x40020400
 8002820:	40020800 	.word	0x40020800
 8002824:	40020c00 	.word	0x40020c00
 8002828:	40021000 	.word	0x40021000
 800282c:	40013c00 	.word	0x40013c00

08002830 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002830:	b480      	push	{r7}
 8002832:	b083      	sub	sp, #12
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
 8002838:	460b      	mov	r3, r1
 800283a:	807b      	strh	r3, [r7, #2]
 800283c:	4613      	mov	r3, r2
 800283e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002840:	787b      	ldrb	r3, [r7, #1]
 8002842:	2b00      	cmp	r3, #0
 8002844:	d003      	beq.n	800284e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002846:	887a      	ldrh	r2, [r7, #2]
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800284c:	e003      	b.n	8002856 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800284e:	887b      	ldrh	r3, [r7, #2]
 8002850:	041a      	lsls	r2, r3, #16
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	619a      	str	r2, [r3, #24]
}
 8002856:	bf00      	nop
 8002858:	370c      	adds	r7, #12
 800285a:	46bd      	mov	sp, r7
 800285c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002860:	4770      	bx	lr
	...

08002864 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	b086      	sub	sp, #24
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	2b00      	cmp	r3, #0
 8002870:	d101      	bne.n	8002876 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002872:	2301      	movs	r3, #1
 8002874:	e264      	b.n	8002d40 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f003 0301 	and.w	r3, r3, #1
 800287e:	2b00      	cmp	r3, #0
 8002880:	d075      	beq.n	800296e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002882:	4ba3      	ldr	r3, [pc, #652]	; (8002b10 <HAL_RCC_OscConfig+0x2ac>)
 8002884:	689b      	ldr	r3, [r3, #8]
 8002886:	f003 030c 	and.w	r3, r3, #12
 800288a:	2b04      	cmp	r3, #4
 800288c:	d00c      	beq.n	80028a8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800288e:	4ba0      	ldr	r3, [pc, #640]	; (8002b10 <HAL_RCC_OscConfig+0x2ac>)
 8002890:	689b      	ldr	r3, [r3, #8]
 8002892:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002896:	2b08      	cmp	r3, #8
 8002898:	d112      	bne.n	80028c0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800289a:	4b9d      	ldr	r3, [pc, #628]	; (8002b10 <HAL_RCC_OscConfig+0x2ac>)
 800289c:	685b      	ldr	r3, [r3, #4]
 800289e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80028a2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80028a6:	d10b      	bne.n	80028c0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028a8:	4b99      	ldr	r3, [pc, #612]	; (8002b10 <HAL_RCC_OscConfig+0x2ac>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d05b      	beq.n	800296c <HAL_RCC_OscConfig+0x108>
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	685b      	ldr	r3, [r3, #4]
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d157      	bne.n	800296c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80028bc:	2301      	movs	r3, #1
 80028be:	e23f      	b.n	8002d40 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	685b      	ldr	r3, [r3, #4]
 80028c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80028c8:	d106      	bne.n	80028d8 <HAL_RCC_OscConfig+0x74>
 80028ca:	4b91      	ldr	r3, [pc, #580]	; (8002b10 <HAL_RCC_OscConfig+0x2ac>)
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	4a90      	ldr	r2, [pc, #576]	; (8002b10 <HAL_RCC_OscConfig+0x2ac>)
 80028d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028d4:	6013      	str	r3, [r2, #0]
 80028d6:	e01d      	b.n	8002914 <HAL_RCC_OscConfig+0xb0>
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	685b      	ldr	r3, [r3, #4]
 80028dc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80028e0:	d10c      	bne.n	80028fc <HAL_RCC_OscConfig+0x98>
 80028e2:	4b8b      	ldr	r3, [pc, #556]	; (8002b10 <HAL_RCC_OscConfig+0x2ac>)
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	4a8a      	ldr	r2, [pc, #552]	; (8002b10 <HAL_RCC_OscConfig+0x2ac>)
 80028e8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80028ec:	6013      	str	r3, [r2, #0]
 80028ee:	4b88      	ldr	r3, [pc, #544]	; (8002b10 <HAL_RCC_OscConfig+0x2ac>)
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	4a87      	ldr	r2, [pc, #540]	; (8002b10 <HAL_RCC_OscConfig+0x2ac>)
 80028f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028f8:	6013      	str	r3, [r2, #0]
 80028fa:	e00b      	b.n	8002914 <HAL_RCC_OscConfig+0xb0>
 80028fc:	4b84      	ldr	r3, [pc, #528]	; (8002b10 <HAL_RCC_OscConfig+0x2ac>)
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	4a83      	ldr	r2, [pc, #524]	; (8002b10 <HAL_RCC_OscConfig+0x2ac>)
 8002902:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002906:	6013      	str	r3, [r2, #0]
 8002908:	4b81      	ldr	r3, [pc, #516]	; (8002b10 <HAL_RCC_OscConfig+0x2ac>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	4a80      	ldr	r2, [pc, #512]	; (8002b10 <HAL_RCC_OscConfig+0x2ac>)
 800290e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002912:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	685b      	ldr	r3, [r3, #4]
 8002918:	2b00      	cmp	r3, #0
 800291a:	d013      	beq.n	8002944 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800291c:	f7ff f906 	bl	8001b2c <HAL_GetTick>
 8002920:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002922:	e008      	b.n	8002936 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002924:	f7ff f902 	bl	8001b2c <HAL_GetTick>
 8002928:	4602      	mov	r2, r0
 800292a:	693b      	ldr	r3, [r7, #16]
 800292c:	1ad3      	subs	r3, r2, r3
 800292e:	2b64      	cmp	r3, #100	; 0x64
 8002930:	d901      	bls.n	8002936 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002932:	2303      	movs	r3, #3
 8002934:	e204      	b.n	8002d40 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002936:	4b76      	ldr	r3, [pc, #472]	; (8002b10 <HAL_RCC_OscConfig+0x2ac>)
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800293e:	2b00      	cmp	r3, #0
 8002940:	d0f0      	beq.n	8002924 <HAL_RCC_OscConfig+0xc0>
 8002942:	e014      	b.n	800296e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002944:	f7ff f8f2 	bl	8001b2c <HAL_GetTick>
 8002948:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800294a:	e008      	b.n	800295e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800294c:	f7ff f8ee 	bl	8001b2c <HAL_GetTick>
 8002950:	4602      	mov	r2, r0
 8002952:	693b      	ldr	r3, [r7, #16]
 8002954:	1ad3      	subs	r3, r2, r3
 8002956:	2b64      	cmp	r3, #100	; 0x64
 8002958:	d901      	bls.n	800295e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800295a:	2303      	movs	r3, #3
 800295c:	e1f0      	b.n	8002d40 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800295e:	4b6c      	ldr	r3, [pc, #432]	; (8002b10 <HAL_RCC_OscConfig+0x2ac>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002966:	2b00      	cmp	r3, #0
 8002968:	d1f0      	bne.n	800294c <HAL_RCC_OscConfig+0xe8>
 800296a:	e000      	b.n	800296e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800296c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f003 0302 	and.w	r3, r3, #2
 8002976:	2b00      	cmp	r3, #0
 8002978:	d063      	beq.n	8002a42 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800297a:	4b65      	ldr	r3, [pc, #404]	; (8002b10 <HAL_RCC_OscConfig+0x2ac>)
 800297c:	689b      	ldr	r3, [r3, #8]
 800297e:	f003 030c 	and.w	r3, r3, #12
 8002982:	2b00      	cmp	r3, #0
 8002984:	d00b      	beq.n	800299e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002986:	4b62      	ldr	r3, [pc, #392]	; (8002b10 <HAL_RCC_OscConfig+0x2ac>)
 8002988:	689b      	ldr	r3, [r3, #8]
 800298a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800298e:	2b08      	cmp	r3, #8
 8002990:	d11c      	bne.n	80029cc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002992:	4b5f      	ldr	r3, [pc, #380]	; (8002b10 <HAL_RCC_OscConfig+0x2ac>)
 8002994:	685b      	ldr	r3, [r3, #4]
 8002996:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800299a:	2b00      	cmp	r3, #0
 800299c:	d116      	bne.n	80029cc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800299e:	4b5c      	ldr	r3, [pc, #368]	; (8002b10 <HAL_RCC_OscConfig+0x2ac>)
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f003 0302 	and.w	r3, r3, #2
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d005      	beq.n	80029b6 <HAL_RCC_OscConfig+0x152>
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	68db      	ldr	r3, [r3, #12]
 80029ae:	2b01      	cmp	r3, #1
 80029b0:	d001      	beq.n	80029b6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80029b2:	2301      	movs	r3, #1
 80029b4:	e1c4      	b.n	8002d40 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029b6:	4b56      	ldr	r3, [pc, #344]	; (8002b10 <HAL_RCC_OscConfig+0x2ac>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	691b      	ldr	r3, [r3, #16]
 80029c2:	00db      	lsls	r3, r3, #3
 80029c4:	4952      	ldr	r1, [pc, #328]	; (8002b10 <HAL_RCC_OscConfig+0x2ac>)
 80029c6:	4313      	orrs	r3, r2
 80029c8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80029ca:	e03a      	b.n	8002a42 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	68db      	ldr	r3, [r3, #12]
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d020      	beq.n	8002a16 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80029d4:	4b4f      	ldr	r3, [pc, #316]	; (8002b14 <HAL_RCC_OscConfig+0x2b0>)
 80029d6:	2201      	movs	r2, #1
 80029d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029da:	f7ff f8a7 	bl	8001b2c <HAL_GetTick>
 80029de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029e0:	e008      	b.n	80029f4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80029e2:	f7ff f8a3 	bl	8001b2c <HAL_GetTick>
 80029e6:	4602      	mov	r2, r0
 80029e8:	693b      	ldr	r3, [r7, #16]
 80029ea:	1ad3      	subs	r3, r2, r3
 80029ec:	2b02      	cmp	r3, #2
 80029ee:	d901      	bls.n	80029f4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80029f0:	2303      	movs	r3, #3
 80029f2:	e1a5      	b.n	8002d40 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029f4:	4b46      	ldr	r3, [pc, #280]	; (8002b10 <HAL_RCC_OscConfig+0x2ac>)
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f003 0302 	and.w	r3, r3, #2
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d0f0      	beq.n	80029e2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a00:	4b43      	ldr	r3, [pc, #268]	; (8002b10 <HAL_RCC_OscConfig+0x2ac>)
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	691b      	ldr	r3, [r3, #16]
 8002a0c:	00db      	lsls	r3, r3, #3
 8002a0e:	4940      	ldr	r1, [pc, #256]	; (8002b10 <HAL_RCC_OscConfig+0x2ac>)
 8002a10:	4313      	orrs	r3, r2
 8002a12:	600b      	str	r3, [r1, #0]
 8002a14:	e015      	b.n	8002a42 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a16:	4b3f      	ldr	r3, [pc, #252]	; (8002b14 <HAL_RCC_OscConfig+0x2b0>)
 8002a18:	2200      	movs	r2, #0
 8002a1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a1c:	f7ff f886 	bl	8001b2c <HAL_GetTick>
 8002a20:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a22:	e008      	b.n	8002a36 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002a24:	f7ff f882 	bl	8001b2c <HAL_GetTick>
 8002a28:	4602      	mov	r2, r0
 8002a2a:	693b      	ldr	r3, [r7, #16]
 8002a2c:	1ad3      	subs	r3, r2, r3
 8002a2e:	2b02      	cmp	r3, #2
 8002a30:	d901      	bls.n	8002a36 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002a32:	2303      	movs	r3, #3
 8002a34:	e184      	b.n	8002d40 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a36:	4b36      	ldr	r3, [pc, #216]	; (8002b10 <HAL_RCC_OscConfig+0x2ac>)
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f003 0302 	and.w	r3, r3, #2
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d1f0      	bne.n	8002a24 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f003 0308 	and.w	r3, r3, #8
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d030      	beq.n	8002ab0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	695b      	ldr	r3, [r3, #20]
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d016      	beq.n	8002a84 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a56:	4b30      	ldr	r3, [pc, #192]	; (8002b18 <HAL_RCC_OscConfig+0x2b4>)
 8002a58:	2201      	movs	r2, #1
 8002a5a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a5c:	f7ff f866 	bl	8001b2c <HAL_GetTick>
 8002a60:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a62:	e008      	b.n	8002a76 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a64:	f7ff f862 	bl	8001b2c <HAL_GetTick>
 8002a68:	4602      	mov	r2, r0
 8002a6a:	693b      	ldr	r3, [r7, #16]
 8002a6c:	1ad3      	subs	r3, r2, r3
 8002a6e:	2b02      	cmp	r3, #2
 8002a70:	d901      	bls.n	8002a76 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002a72:	2303      	movs	r3, #3
 8002a74:	e164      	b.n	8002d40 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a76:	4b26      	ldr	r3, [pc, #152]	; (8002b10 <HAL_RCC_OscConfig+0x2ac>)
 8002a78:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a7a:	f003 0302 	and.w	r3, r3, #2
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d0f0      	beq.n	8002a64 <HAL_RCC_OscConfig+0x200>
 8002a82:	e015      	b.n	8002ab0 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a84:	4b24      	ldr	r3, [pc, #144]	; (8002b18 <HAL_RCC_OscConfig+0x2b4>)
 8002a86:	2200      	movs	r2, #0
 8002a88:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a8a:	f7ff f84f 	bl	8001b2c <HAL_GetTick>
 8002a8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a90:	e008      	b.n	8002aa4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a92:	f7ff f84b 	bl	8001b2c <HAL_GetTick>
 8002a96:	4602      	mov	r2, r0
 8002a98:	693b      	ldr	r3, [r7, #16]
 8002a9a:	1ad3      	subs	r3, r2, r3
 8002a9c:	2b02      	cmp	r3, #2
 8002a9e:	d901      	bls.n	8002aa4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002aa0:	2303      	movs	r3, #3
 8002aa2:	e14d      	b.n	8002d40 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002aa4:	4b1a      	ldr	r3, [pc, #104]	; (8002b10 <HAL_RCC_OscConfig+0x2ac>)
 8002aa6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002aa8:	f003 0302 	and.w	r3, r3, #2
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d1f0      	bne.n	8002a92 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f003 0304 	and.w	r3, r3, #4
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	f000 80a0 	beq.w	8002bfe <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002abe:	2300      	movs	r3, #0
 8002ac0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ac2:	4b13      	ldr	r3, [pc, #76]	; (8002b10 <HAL_RCC_OscConfig+0x2ac>)
 8002ac4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ac6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d10f      	bne.n	8002aee <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ace:	2300      	movs	r3, #0
 8002ad0:	60bb      	str	r3, [r7, #8]
 8002ad2:	4b0f      	ldr	r3, [pc, #60]	; (8002b10 <HAL_RCC_OscConfig+0x2ac>)
 8002ad4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ad6:	4a0e      	ldr	r2, [pc, #56]	; (8002b10 <HAL_RCC_OscConfig+0x2ac>)
 8002ad8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002adc:	6413      	str	r3, [r2, #64]	; 0x40
 8002ade:	4b0c      	ldr	r3, [pc, #48]	; (8002b10 <HAL_RCC_OscConfig+0x2ac>)
 8002ae0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ae2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ae6:	60bb      	str	r3, [r7, #8]
 8002ae8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002aea:	2301      	movs	r3, #1
 8002aec:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002aee:	4b0b      	ldr	r3, [pc, #44]	; (8002b1c <HAL_RCC_OscConfig+0x2b8>)
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d121      	bne.n	8002b3e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002afa:	4b08      	ldr	r3, [pc, #32]	; (8002b1c <HAL_RCC_OscConfig+0x2b8>)
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	4a07      	ldr	r2, [pc, #28]	; (8002b1c <HAL_RCC_OscConfig+0x2b8>)
 8002b00:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b04:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b06:	f7ff f811 	bl	8001b2c <HAL_GetTick>
 8002b0a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b0c:	e011      	b.n	8002b32 <HAL_RCC_OscConfig+0x2ce>
 8002b0e:	bf00      	nop
 8002b10:	40023800 	.word	0x40023800
 8002b14:	42470000 	.word	0x42470000
 8002b18:	42470e80 	.word	0x42470e80
 8002b1c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b20:	f7ff f804 	bl	8001b2c <HAL_GetTick>
 8002b24:	4602      	mov	r2, r0
 8002b26:	693b      	ldr	r3, [r7, #16]
 8002b28:	1ad3      	subs	r3, r2, r3
 8002b2a:	2b02      	cmp	r3, #2
 8002b2c:	d901      	bls.n	8002b32 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8002b2e:	2303      	movs	r3, #3
 8002b30:	e106      	b.n	8002d40 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b32:	4b85      	ldr	r3, [pc, #532]	; (8002d48 <HAL_RCC_OscConfig+0x4e4>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d0f0      	beq.n	8002b20 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	689b      	ldr	r3, [r3, #8]
 8002b42:	2b01      	cmp	r3, #1
 8002b44:	d106      	bne.n	8002b54 <HAL_RCC_OscConfig+0x2f0>
 8002b46:	4b81      	ldr	r3, [pc, #516]	; (8002d4c <HAL_RCC_OscConfig+0x4e8>)
 8002b48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b4a:	4a80      	ldr	r2, [pc, #512]	; (8002d4c <HAL_RCC_OscConfig+0x4e8>)
 8002b4c:	f043 0301 	orr.w	r3, r3, #1
 8002b50:	6713      	str	r3, [r2, #112]	; 0x70
 8002b52:	e01c      	b.n	8002b8e <HAL_RCC_OscConfig+0x32a>
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	689b      	ldr	r3, [r3, #8]
 8002b58:	2b05      	cmp	r3, #5
 8002b5a:	d10c      	bne.n	8002b76 <HAL_RCC_OscConfig+0x312>
 8002b5c:	4b7b      	ldr	r3, [pc, #492]	; (8002d4c <HAL_RCC_OscConfig+0x4e8>)
 8002b5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b60:	4a7a      	ldr	r2, [pc, #488]	; (8002d4c <HAL_RCC_OscConfig+0x4e8>)
 8002b62:	f043 0304 	orr.w	r3, r3, #4
 8002b66:	6713      	str	r3, [r2, #112]	; 0x70
 8002b68:	4b78      	ldr	r3, [pc, #480]	; (8002d4c <HAL_RCC_OscConfig+0x4e8>)
 8002b6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b6c:	4a77      	ldr	r2, [pc, #476]	; (8002d4c <HAL_RCC_OscConfig+0x4e8>)
 8002b6e:	f043 0301 	orr.w	r3, r3, #1
 8002b72:	6713      	str	r3, [r2, #112]	; 0x70
 8002b74:	e00b      	b.n	8002b8e <HAL_RCC_OscConfig+0x32a>
 8002b76:	4b75      	ldr	r3, [pc, #468]	; (8002d4c <HAL_RCC_OscConfig+0x4e8>)
 8002b78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b7a:	4a74      	ldr	r2, [pc, #464]	; (8002d4c <HAL_RCC_OscConfig+0x4e8>)
 8002b7c:	f023 0301 	bic.w	r3, r3, #1
 8002b80:	6713      	str	r3, [r2, #112]	; 0x70
 8002b82:	4b72      	ldr	r3, [pc, #456]	; (8002d4c <HAL_RCC_OscConfig+0x4e8>)
 8002b84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b86:	4a71      	ldr	r2, [pc, #452]	; (8002d4c <HAL_RCC_OscConfig+0x4e8>)
 8002b88:	f023 0304 	bic.w	r3, r3, #4
 8002b8c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	689b      	ldr	r3, [r3, #8]
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d015      	beq.n	8002bc2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b96:	f7fe ffc9 	bl	8001b2c <HAL_GetTick>
 8002b9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b9c:	e00a      	b.n	8002bb4 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002b9e:	f7fe ffc5 	bl	8001b2c <HAL_GetTick>
 8002ba2:	4602      	mov	r2, r0
 8002ba4:	693b      	ldr	r3, [r7, #16]
 8002ba6:	1ad3      	subs	r3, r2, r3
 8002ba8:	f241 3288 	movw	r2, #5000	; 0x1388
 8002bac:	4293      	cmp	r3, r2
 8002bae:	d901      	bls.n	8002bb4 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8002bb0:	2303      	movs	r3, #3
 8002bb2:	e0c5      	b.n	8002d40 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002bb4:	4b65      	ldr	r3, [pc, #404]	; (8002d4c <HAL_RCC_OscConfig+0x4e8>)
 8002bb6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bb8:	f003 0302 	and.w	r3, r3, #2
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d0ee      	beq.n	8002b9e <HAL_RCC_OscConfig+0x33a>
 8002bc0:	e014      	b.n	8002bec <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002bc2:	f7fe ffb3 	bl	8001b2c <HAL_GetTick>
 8002bc6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002bc8:	e00a      	b.n	8002be0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002bca:	f7fe ffaf 	bl	8001b2c <HAL_GetTick>
 8002bce:	4602      	mov	r2, r0
 8002bd0:	693b      	ldr	r3, [r7, #16]
 8002bd2:	1ad3      	subs	r3, r2, r3
 8002bd4:	f241 3288 	movw	r2, #5000	; 0x1388
 8002bd8:	4293      	cmp	r3, r2
 8002bda:	d901      	bls.n	8002be0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8002bdc:	2303      	movs	r3, #3
 8002bde:	e0af      	b.n	8002d40 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002be0:	4b5a      	ldr	r3, [pc, #360]	; (8002d4c <HAL_RCC_OscConfig+0x4e8>)
 8002be2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002be4:	f003 0302 	and.w	r3, r3, #2
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d1ee      	bne.n	8002bca <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002bec:	7dfb      	ldrb	r3, [r7, #23]
 8002bee:	2b01      	cmp	r3, #1
 8002bf0:	d105      	bne.n	8002bfe <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002bf2:	4b56      	ldr	r3, [pc, #344]	; (8002d4c <HAL_RCC_OscConfig+0x4e8>)
 8002bf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bf6:	4a55      	ldr	r2, [pc, #340]	; (8002d4c <HAL_RCC_OscConfig+0x4e8>)
 8002bf8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002bfc:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	699b      	ldr	r3, [r3, #24]
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	f000 809b 	beq.w	8002d3e <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002c08:	4b50      	ldr	r3, [pc, #320]	; (8002d4c <HAL_RCC_OscConfig+0x4e8>)
 8002c0a:	689b      	ldr	r3, [r3, #8]
 8002c0c:	f003 030c 	and.w	r3, r3, #12
 8002c10:	2b08      	cmp	r3, #8
 8002c12:	d05c      	beq.n	8002cce <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	699b      	ldr	r3, [r3, #24]
 8002c18:	2b02      	cmp	r3, #2
 8002c1a:	d141      	bne.n	8002ca0 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c1c:	4b4c      	ldr	r3, [pc, #304]	; (8002d50 <HAL_RCC_OscConfig+0x4ec>)
 8002c1e:	2200      	movs	r2, #0
 8002c20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c22:	f7fe ff83 	bl	8001b2c <HAL_GetTick>
 8002c26:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c28:	e008      	b.n	8002c3c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c2a:	f7fe ff7f 	bl	8001b2c <HAL_GetTick>
 8002c2e:	4602      	mov	r2, r0
 8002c30:	693b      	ldr	r3, [r7, #16]
 8002c32:	1ad3      	subs	r3, r2, r3
 8002c34:	2b02      	cmp	r3, #2
 8002c36:	d901      	bls.n	8002c3c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8002c38:	2303      	movs	r3, #3
 8002c3a:	e081      	b.n	8002d40 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c3c:	4b43      	ldr	r3, [pc, #268]	; (8002d4c <HAL_RCC_OscConfig+0x4e8>)
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d1f0      	bne.n	8002c2a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	69da      	ldr	r2, [r3, #28]
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6a1b      	ldr	r3, [r3, #32]
 8002c50:	431a      	orrs	r2, r3
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c56:	019b      	lsls	r3, r3, #6
 8002c58:	431a      	orrs	r2, r3
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c5e:	085b      	lsrs	r3, r3, #1
 8002c60:	3b01      	subs	r3, #1
 8002c62:	041b      	lsls	r3, r3, #16
 8002c64:	431a      	orrs	r2, r3
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c6a:	061b      	lsls	r3, r3, #24
 8002c6c:	4937      	ldr	r1, [pc, #220]	; (8002d4c <HAL_RCC_OscConfig+0x4e8>)
 8002c6e:	4313      	orrs	r3, r2
 8002c70:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c72:	4b37      	ldr	r3, [pc, #220]	; (8002d50 <HAL_RCC_OscConfig+0x4ec>)
 8002c74:	2201      	movs	r2, #1
 8002c76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c78:	f7fe ff58 	bl	8001b2c <HAL_GetTick>
 8002c7c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c7e:	e008      	b.n	8002c92 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c80:	f7fe ff54 	bl	8001b2c <HAL_GetTick>
 8002c84:	4602      	mov	r2, r0
 8002c86:	693b      	ldr	r3, [r7, #16]
 8002c88:	1ad3      	subs	r3, r2, r3
 8002c8a:	2b02      	cmp	r3, #2
 8002c8c:	d901      	bls.n	8002c92 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8002c8e:	2303      	movs	r3, #3
 8002c90:	e056      	b.n	8002d40 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c92:	4b2e      	ldr	r3, [pc, #184]	; (8002d4c <HAL_RCC_OscConfig+0x4e8>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d0f0      	beq.n	8002c80 <HAL_RCC_OscConfig+0x41c>
 8002c9e:	e04e      	b.n	8002d3e <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ca0:	4b2b      	ldr	r3, [pc, #172]	; (8002d50 <HAL_RCC_OscConfig+0x4ec>)
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ca6:	f7fe ff41 	bl	8001b2c <HAL_GetTick>
 8002caa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002cac:	e008      	b.n	8002cc0 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002cae:	f7fe ff3d 	bl	8001b2c <HAL_GetTick>
 8002cb2:	4602      	mov	r2, r0
 8002cb4:	693b      	ldr	r3, [r7, #16]
 8002cb6:	1ad3      	subs	r3, r2, r3
 8002cb8:	2b02      	cmp	r3, #2
 8002cba:	d901      	bls.n	8002cc0 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8002cbc:	2303      	movs	r3, #3
 8002cbe:	e03f      	b.n	8002d40 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002cc0:	4b22      	ldr	r3, [pc, #136]	; (8002d4c <HAL_RCC_OscConfig+0x4e8>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d1f0      	bne.n	8002cae <HAL_RCC_OscConfig+0x44a>
 8002ccc:	e037      	b.n	8002d3e <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	699b      	ldr	r3, [r3, #24]
 8002cd2:	2b01      	cmp	r3, #1
 8002cd4:	d101      	bne.n	8002cda <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	e032      	b.n	8002d40 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002cda:	4b1c      	ldr	r3, [pc, #112]	; (8002d4c <HAL_RCC_OscConfig+0x4e8>)
 8002cdc:	685b      	ldr	r3, [r3, #4]
 8002cde:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	699b      	ldr	r3, [r3, #24]
 8002ce4:	2b01      	cmp	r3, #1
 8002ce6:	d028      	beq.n	8002d3a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002cf2:	429a      	cmp	r2, r3
 8002cf4:	d121      	bne.n	8002d3a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d00:	429a      	cmp	r2, r3
 8002d02:	d11a      	bne.n	8002d3a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002d04:	68fa      	ldr	r2, [r7, #12]
 8002d06:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002d0a:	4013      	ands	r3, r2
 8002d0c:	687a      	ldr	r2, [r7, #4]
 8002d0e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002d10:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002d12:	4293      	cmp	r3, r2
 8002d14:	d111      	bne.n	8002d3a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d20:	085b      	lsrs	r3, r3, #1
 8002d22:	3b01      	subs	r3, #1
 8002d24:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002d26:	429a      	cmp	r2, r3
 8002d28:	d107      	bne.n	8002d3a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d34:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002d36:	429a      	cmp	r2, r3
 8002d38:	d001      	beq.n	8002d3e <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8002d3a:	2301      	movs	r3, #1
 8002d3c:	e000      	b.n	8002d40 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8002d3e:	2300      	movs	r3, #0
}
 8002d40:	4618      	mov	r0, r3
 8002d42:	3718      	adds	r7, #24
 8002d44:	46bd      	mov	sp, r7
 8002d46:	bd80      	pop	{r7, pc}
 8002d48:	40007000 	.word	0x40007000
 8002d4c:	40023800 	.word	0x40023800
 8002d50:	42470060 	.word	0x42470060

08002d54 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b084      	sub	sp, #16
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
 8002d5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d101      	bne.n	8002d68 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002d64:	2301      	movs	r3, #1
 8002d66:	e0cc      	b.n	8002f02 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002d68:	4b68      	ldr	r3, [pc, #416]	; (8002f0c <HAL_RCC_ClockConfig+0x1b8>)
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f003 0307 	and.w	r3, r3, #7
 8002d70:	683a      	ldr	r2, [r7, #0]
 8002d72:	429a      	cmp	r2, r3
 8002d74:	d90c      	bls.n	8002d90 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d76:	4b65      	ldr	r3, [pc, #404]	; (8002f0c <HAL_RCC_ClockConfig+0x1b8>)
 8002d78:	683a      	ldr	r2, [r7, #0]
 8002d7a:	b2d2      	uxtb	r2, r2
 8002d7c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d7e:	4b63      	ldr	r3, [pc, #396]	; (8002f0c <HAL_RCC_ClockConfig+0x1b8>)
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f003 0307 	and.w	r3, r3, #7
 8002d86:	683a      	ldr	r2, [r7, #0]
 8002d88:	429a      	cmp	r2, r3
 8002d8a:	d001      	beq.n	8002d90 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002d8c:	2301      	movs	r3, #1
 8002d8e:	e0b8      	b.n	8002f02 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f003 0302 	and.w	r3, r3, #2
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d020      	beq.n	8002dde <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f003 0304 	and.w	r3, r3, #4
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d005      	beq.n	8002db4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002da8:	4b59      	ldr	r3, [pc, #356]	; (8002f10 <HAL_RCC_ClockConfig+0x1bc>)
 8002daa:	689b      	ldr	r3, [r3, #8]
 8002dac:	4a58      	ldr	r2, [pc, #352]	; (8002f10 <HAL_RCC_ClockConfig+0x1bc>)
 8002dae:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002db2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f003 0308 	and.w	r3, r3, #8
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d005      	beq.n	8002dcc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002dc0:	4b53      	ldr	r3, [pc, #332]	; (8002f10 <HAL_RCC_ClockConfig+0x1bc>)
 8002dc2:	689b      	ldr	r3, [r3, #8]
 8002dc4:	4a52      	ldr	r2, [pc, #328]	; (8002f10 <HAL_RCC_ClockConfig+0x1bc>)
 8002dc6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002dca:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002dcc:	4b50      	ldr	r3, [pc, #320]	; (8002f10 <HAL_RCC_ClockConfig+0x1bc>)
 8002dce:	689b      	ldr	r3, [r3, #8]
 8002dd0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	689b      	ldr	r3, [r3, #8]
 8002dd8:	494d      	ldr	r1, [pc, #308]	; (8002f10 <HAL_RCC_ClockConfig+0x1bc>)
 8002dda:	4313      	orrs	r3, r2
 8002ddc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f003 0301 	and.w	r3, r3, #1
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d044      	beq.n	8002e74 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	685b      	ldr	r3, [r3, #4]
 8002dee:	2b01      	cmp	r3, #1
 8002df0:	d107      	bne.n	8002e02 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002df2:	4b47      	ldr	r3, [pc, #284]	; (8002f10 <HAL_RCC_ClockConfig+0x1bc>)
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d119      	bne.n	8002e32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002dfe:	2301      	movs	r3, #1
 8002e00:	e07f      	b.n	8002f02 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	685b      	ldr	r3, [r3, #4]
 8002e06:	2b02      	cmp	r3, #2
 8002e08:	d003      	beq.n	8002e12 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002e0e:	2b03      	cmp	r3, #3
 8002e10:	d107      	bne.n	8002e22 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e12:	4b3f      	ldr	r3, [pc, #252]	; (8002f10 <HAL_RCC_ClockConfig+0x1bc>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d109      	bne.n	8002e32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e1e:	2301      	movs	r3, #1
 8002e20:	e06f      	b.n	8002f02 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e22:	4b3b      	ldr	r3, [pc, #236]	; (8002f10 <HAL_RCC_ClockConfig+0x1bc>)
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f003 0302 	and.w	r3, r3, #2
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d101      	bne.n	8002e32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e2e:	2301      	movs	r3, #1
 8002e30:	e067      	b.n	8002f02 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002e32:	4b37      	ldr	r3, [pc, #220]	; (8002f10 <HAL_RCC_ClockConfig+0x1bc>)
 8002e34:	689b      	ldr	r3, [r3, #8]
 8002e36:	f023 0203 	bic.w	r2, r3, #3
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	685b      	ldr	r3, [r3, #4]
 8002e3e:	4934      	ldr	r1, [pc, #208]	; (8002f10 <HAL_RCC_ClockConfig+0x1bc>)
 8002e40:	4313      	orrs	r3, r2
 8002e42:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002e44:	f7fe fe72 	bl	8001b2c <HAL_GetTick>
 8002e48:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e4a:	e00a      	b.n	8002e62 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e4c:	f7fe fe6e 	bl	8001b2c <HAL_GetTick>
 8002e50:	4602      	mov	r2, r0
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	1ad3      	subs	r3, r2, r3
 8002e56:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e5a:	4293      	cmp	r3, r2
 8002e5c:	d901      	bls.n	8002e62 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002e5e:	2303      	movs	r3, #3
 8002e60:	e04f      	b.n	8002f02 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e62:	4b2b      	ldr	r3, [pc, #172]	; (8002f10 <HAL_RCC_ClockConfig+0x1bc>)
 8002e64:	689b      	ldr	r3, [r3, #8]
 8002e66:	f003 020c 	and.w	r2, r3, #12
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	685b      	ldr	r3, [r3, #4]
 8002e6e:	009b      	lsls	r3, r3, #2
 8002e70:	429a      	cmp	r2, r3
 8002e72:	d1eb      	bne.n	8002e4c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002e74:	4b25      	ldr	r3, [pc, #148]	; (8002f0c <HAL_RCC_ClockConfig+0x1b8>)
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f003 0307 	and.w	r3, r3, #7
 8002e7c:	683a      	ldr	r2, [r7, #0]
 8002e7e:	429a      	cmp	r2, r3
 8002e80:	d20c      	bcs.n	8002e9c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e82:	4b22      	ldr	r3, [pc, #136]	; (8002f0c <HAL_RCC_ClockConfig+0x1b8>)
 8002e84:	683a      	ldr	r2, [r7, #0]
 8002e86:	b2d2      	uxtb	r2, r2
 8002e88:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e8a:	4b20      	ldr	r3, [pc, #128]	; (8002f0c <HAL_RCC_ClockConfig+0x1b8>)
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f003 0307 	and.w	r3, r3, #7
 8002e92:	683a      	ldr	r2, [r7, #0]
 8002e94:	429a      	cmp	r2, r3
 8002e96:	d001      	beq.n	8002e9c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002e98:	2301      	movs	r3, #1
 8002e9a:	e032      	b.n	8002f02 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f003 0304 	and.w	r3, r3, #4
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d008      	beq.n	8002eba <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002ea8:	4b19      	ldr	r3, [pc, #100]	; (8002f10 <HAL_RCC_ClockConfig+0x1bc>)
 8002eaa:	689b      	ldr	r3, [r3, #8]
 8002eac:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	68db      	ldr	r3, [r3, #12]
 8002eb4:	4916      	ldr	r1, [pc, #88]	; (8002f10 <HAL_RCC_ClockConfig+0x1bc>)
 8002eb6:	4313      	orrs	r3, r2
 8002eb8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f003 0308 	and.w	r3, r3, #8
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d009      	beq.n	8002eda <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002ec6:	4b12      	ldr	r3, [pc, #72]	; (8002f10 <HAL_RCC_ClockConfig+0x1bc>)
 8002ec8:	689b      	ldr	r3, [r3, #8]
 8002eca:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	691b      	ldr	r3, [r3, #16]
 8002ed2:	00db      	lsls	r3, r3, #3
 8002ed4:	490e      	ldr	r1, [pc, #56]	; (8002f10 <HAL_RCC_ClockConfig+0x1bc>)
 8002ed6:	4313      	orrs	r3, r2
 8002ed8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002eda:	f000 f821 	bl	8002f20 <HAL_RCC_GetSysClockFreq>
 8002ede:	4602      	mov	r2, r0
 8002ee0:	4b0b      	ldr	r3, [pc, #44]	; (8002f10 <HAL_RCC_ClockConfig+0x1bc>)
 8002ee2:	689b      	ldr	r3, [r3, #8]
 8002ee4:	091b      	lsrs	r3, r3, #4
 8002ee6:	f003 030f 	and.w	r3, r3, #15
 8002eea:	490a      	ldr	r1, [pc, #40]	; (8002f14 <HAL_RCC_ClockConfig+0x1c0>)
 8002eec:	5ccb      	ldrb	r3, [r1, r3]
 8002eee:	fa22 f303 	lsr.w	r3, r2, r3
 8002ef2:	4a09      	ldr	r2, [pc, #36]	; (8002f18 <HAL_RCC_ClockConfig+0x1c4>)
 8002ef4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002ef6:	4b09      	ldr	r3, [pc, #36]	; (8002f1c <HAL_RCC_ClockConfig+0x1c8>)
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	4618      	mov	r0, r3
 8002efc:	f7fe fdd2 	bl	8001aa4 <HAL_InitTick>

  return HAL_OK;
 8002f00:	2300      	movs	r3, #0
}
 8002f02:	4618      	mov	r0, r3
 8002f04:	3710      	adds	r7, #16
 8002f06:	46bd      	mov	sp, r7
 8002f08:	bd80      	pop	{r7, pc}
 8002f0a:	bf00      	nop
 8002f0c:	40023c00 	.word	0x40023c00
 8002f10:	40023800 	.word	0x40023800
 8002f14:	08007530 	.word	0x08007530
 8002f18:	20000000 	.word	0x20000000
 8002f1c:	20000004 	.word	0x20000004

08002f20 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f20:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002f24:	b084      	sub	sp, #16
 8002f26:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002f28:	2300      	movs	r3, #0
 8002f2a:	607b      	str	r3, [r7, #4]
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	60fb      	str	r3, [r7, #12]
 8002f30:	2300      	movs	r3, #0
 8002f32:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8002f34:	2300      	movs	r3, #0
 8002f36:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002f38:	4b67      	ldr	r3, [pc, #412]	; (80030d8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002f3a:	689b      	ldr	r3, [r3, #8]
 8002f3c:	f003 030c 	and.w	r3, r3, #12
 8002f40:	2b08      	cmp	r3, #8
 8002f42:	d00d      	beq.n	8002f60 <HAL_RCC_GetSysClockFreq+0x40>
 8002f44:	2b08      	cmp	r3, #8
 8002f46:	f200 80bd 	bhi.w	80030c4 <HAL_RCC_GetSysClockFreq+0x1a4>
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d002      	beq.n	8002f54 <HAL_RCC_GetSysClockFreq+0x34>
 8002f4e:	2b04      	cmp	r3, #4
 8002f50:	d003      	beq.n	8002f5a <HAL_RCC_GetSysClockFreq+0x3a>
 8002f52:	e0b7      	b.n	80030c4 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002f54:	4b61      	ldr	r3, [pc, #388]	; (80030dc <HAL_RCC_GetSysClockFreq+0x1bc>)
 8002f56:	60bb      	str	r3, [r7, #8]
       break;
 8002f58:	e0b7      	b.n	80030ca <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002f5a:	4b61      	ldr	r3, [pc, #388]	; (80030e0 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8002f5c:	60bb      	str	r3, [r7, #8]
      break;
 8002f5e:	e0b4      	b.n	80030ca <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002f60:	4b5d      	ldr	r3, [pc, #372]	; (80030d8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002f62:	685b      	ldr	r3, [r3, #4]
 8002f64:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002f68:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002f6a:	4b5b      	ldr	r3, [pc, #364]	; (80030d8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002f6c:	685b      	ldr	r3, [r3, #4]
 8002f6e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d04d      	beq.n	8003012 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f76:	4b58      	ldr	r3, [pc, #352]	; (80030d8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002f78:	685b      	ldr	r3, [r3, #4]
 8002f7a:	099b      	lsrs	r3, r3, #6
 8002f7c:	461a      	mov	r2, r3
 8002f7e:	f04f 0300 	mov.w	r3, #0
 8002f82:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002f86:	f04f 0100 	mov.w	r1, #0
 8002f8a:	ea02 0800 	and.w	r8, r2, r0
 8002f8e:	ea03 0901 	and.w	r9, r3, r1
 8002f92:	4640      	mov	r0, r8
 8002f94:	4649      	mov	r1, r9
 8002f96:	f04f 0200 	mov.w	r2, #0
 8002f9a:	f04f 0300 	mov.w	r3, #0
 8002f9e:	014b      	lsls	r3, r1, #5
 8002fa0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002fa4:	0142      	lsls	r2, r0, #5
 8002fa6:	4610      	mov	r0, r2
 8002fa8:	4619      	mov	r1, r3
 8002faa:	ebb0 0008 	subs.w	r0, r0, r8
 8002fae:	eb61 0109 	sbc.w	r1, r1, r9
 8002fb2:	f04f 0200 	mov.w	r2, #0
 8002fb6:	f04f 0300 	mov.w	r3, #0
 8002fba:	018b      	lsls	r3, r1, #6
 8002fbc:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8002fc0:	0182      	lsls	r2, r0, #6
 8002fc2:	1a12      	subs	r2, r2, r0
 8002fc4:	eb63 0301 	sbc.w	r3, r3, r1
 8002fc8:	f04f 0000 	mov.w	r0, #0
 8002fcc:	f04f 0100 	mov.w	r1, #0
 8002fd0:	00d9      	lsls	r1, r3, #3
 8002fd2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002fd6:	00d0      	lsls	r0, r2, #3
 8002fd8:	4602      	mov	r2, r0
 8002fda:	460b      	mov	r3, r1
 8002fdc:	eb12 0208 	adds.w	r2, r2, r8
 8002fe0:	eb43 0309 	adc.w	r3, r3, r9
 8002fe4:	f04f 0000 	mov.w	r0, #0
 8002fe8:	f04f 0100 	mov.w	r1, #0
 8002fec:	0259      	lsls	r1, r3, #9
 8002fee:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8002ff2:	0250      	lsls	r0, r2, #9
 8002ff4:	4602      	mov	r2, r0
 8002ff6:	460b      	mov	r3, r1
 8002ff8:	4610      	mov	r0, r2
 8002ffa:	4619      	mov	r1, r3
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	461a      	mov	r2, r3
 8003000:	f04f 0300 	mov.w	r3, #0
 8003004:	f7fd f944 	bl	8000290 <__aeabi_uldivmod>
 8003008:	4602      	mov	r2, r0
 800300a:	460b      	mov	r3, r1
 800300c:	4613      	mov	r3, r2
 800300e:	60fb      	str	r3, [r7, #12]
 8003010:	e04a      	b.n	80030a8 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003012:	4b31      	ldr	r3, [pc, #196]	; (80030d8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003014:	685b      	ldr	r3, [r3, #4]
 8003016:	099b      	lsrs	r3, r3, #6
 8003018:	461a      	mov	r2, r3
 800301a:	f04f 0300 	mov.w	r3, #0
 800301e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003022:	f04f 0100 	mov.w	r1, #0
 8003026:	ea02 0400 	and.w	r4, r2, r0
 800302a:	ea03 0501 	and.w	r5, r3, r1
 800302e:	4620      	mov	r0, r4
 8003030:	4629      	mov	r1, r5
 8003032:	f04f 0200 	mov.w	r2, #0
 8003036:	f04f 0300 	mov.w	r3, #0
 800303a:	014b      	lsls	r3, r1, #5
 800303c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003040:	0142      	lsls	r2, r0, #5
 8003042:	4610      	mov	r0, r2
 8003044:	4619      	mov	r1, r3
 8003046:	1b00      	subs	r0, r0, r4
 8003048:	eb61 0105 	sbc.w	r1, r1, r5
 800304c:	f04f 0200 	mov.w	r2, #0
 8003050:	f04f 0300 	mov.w	r3, #0
 8003054:	018b      	lsls	r3, r1, #6
 8003056:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800305a:	0182      	lsls	r2, r0, #6
 800305c:	1a12      	subs	r2, r2, r0
 800305e:	eb63 0301 	sbc.w	r3, r3, r1
 8003062:	f04f 0000 	mov.w	r0, #0
 8003066:	f04f 0100 	mov.w	r1, #0
 800306a:	00d9      	lsls	r1, r3, #3
 800306c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003070:	00d0      	lsls	r0, r2, #3
 8003072:	4602      	mov	r2, r0
 8003074:	460b      	mov	r3, r1
 8003076:	1912      	adds	r2, r2, r4
 8003078:	eb45 0303 	adc.w	r3, r5, r3
 800307c:	f04f 0000 	mov.w	r0, #0
 8003080:	f04f 0100 	mov.w	r1, #0
 8003084:	0299      	lsls	r1, r3, #10
 8003086:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800308a:	0290      	lsls	r0, r2, #10
 800308c:	4602      	mov	r2, r0
 800308e:	460b      	mov	r3, r1
 8003090:	4610      	mov	r0, r2
 8003092:	4619      	mov	r1, r3
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	461a      	mov	r2, r3
 8003098:	f04f 0300 	mov.w	r3, #0
 800309c:	f7fd f8f8 	bl	8000290 <__aeabi_uldivmod>
 80030a0:	4602      	mov	r2, r0
 80030a2:	460b      	mov	r3, r1
 80030a4:	4613      	mov	r3, r2
 80030a6:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80030a8:	4b0b      	ldr	r3, [pc, #44]	; (80030d8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80030aa:	685b      	ldr	r3, [r3, #4]
 80030ac:	0c1b      	lsrs	r3, r3, #16
 80030ae:	f003 0303 	and.w	r3, r3, #3
 80030b2:	3301      	adds	r3, #1
 80030b4:	005b      	lsls	r3, r3, #1
 80030b6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80030b8:	68fa      	ldr	r2, [r7, #12]
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80030c0:	60bb      	str	r3, [r7, #8]
      break;
 80030c2:	e002      	b.n	80030ca <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80030c4:	4b05      	ldr	r3, [pc, #20]	; (80030dc <HAL_RCC_GetSysClockFreq+0x1bc>)
 80030c6:	60bb      	str	r3, [r7, #8]
      break;
 80030c8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80030ca:	68bb      	ldr	r3, [r7, #8]
}
 80030cc:	4618      	mov	r0, r3
 80030ce:	3710      	adds	r7, #16
 80030d0:	46bd      	mov	sp, r7
 80030d2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80030d6:	bf00      	nop
 80030d8:	40023800 	.word	0x40023800
 80030dc:	00f42400 	.word	0x00f42400
 80030e0:	007a1200 	.word	0x007a1200

080030e4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80030e4:	b480      	push	{r7}
 80030e6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80030e8:	4b03      	ldr	r3, [pc, #12]	; (80030f8 <HAL_RCC_GetHCLKFreq+0x14>)
 80030ea:	681b      	ldr	r3, [r3, #0]
}
 80030ec:	4618      	mov	r0, r3
 80030ee:	46bd      	mov	sp, r7
 80030f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f4:	4770      	bx	lr
 80030f6:	bf00      	nop
 80030f8:	20000000 	.word	0x20000000

080030fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003100:	f7ff fff0 	bl	80030e4 <HAL_RCC_GetHCLKFreq>
 8003104:	4602      	mov	r2, r0
 8003106:	4b05      	ldr	r3, [pc, #20]	; (800311c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003108:	689b      	ldr	r3, [r3, #8]
 800310a:	0a9b      	lsrs	r3, r3, #10
 800310c:	f003 0307 	and.w	r3, r3, #7
 8003110:	4903      	ldr	r1, [pc, #12]	; (8003120 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003112:	5ccb      	ldrb	r3, [r1, r3]
 8003114:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003118:	4618      	mov	r0, r3
 800311a:	bd80      	pop	{r7, pc}
 800311c:	40023800 	.word	0x40023800
 8003120:	08007540 	.word	0x08007540

08003124 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003124:	b580      	push	{r7, lr}
 8003126:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003128:	f7ff ffdc 	bl	80030e4 <HAL_RCC_GetHCLKFreq>
 800312c:	4602      	mov	r2, r0
 800312e:	4b05      	ldr	r3, [pc, #20]	; (8003144 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003130:	689b      	ldr	r3, [r3, #8]
 8003132:	0b5b      	lsrs	r3, r3, #13
 8003134:	f003 0307 	and.w	r3, r3, #7
 8003138:	4903      	ldr	r1, [pc, #12]	; (8003148 <HAL_RCC_GetPCLK2Freq+0x24>)
 800313a:	5ccb      	ldrb	r3, [r1, r3]
 800313c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003140:	4618      	mov	r0, r3
 8003142:	bd80      	pop	{r7, pc}
 8003144:	40023800 	.word	0x40023800
 8003148:	08007540 	.word	0x08007540

0800314c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b082      	sub	sp, #8
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2b00      	cmp	r3, #0
 8003158:	d101      	bne.n	800315e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800315a:	2301      	movs	r3, #1
 800315c:	e03f      	b.n	80031de <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003164:	b2db      	uxtb	r3, r3
 8003166:	2b00      	cmp	r3, #0
 8003168:	d106      	bne.n	8003178 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	2200      	movs	r2, #0
 800316e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003172:	6878      	ldr	r0, [r7, #4]
 8003174:	f7fd fbe8 	bl	8000948 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	2224      	movs	r2, #36	; 0x24
 800317c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	68da      	ldr	r2, [r3, #12]
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800318e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003190:	6878      	ldr	r0, [r7, #4]
 8003192:	f000 fc23 	bl	80039dc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	691a      	ldr	r2, [r3, #16]
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80031a4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	695a      	ldr	r2, [r3, #20]
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80031b4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	68da      	ldr	r2, [r3, #12]
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80031c4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	2200      	movs	r2, #0
 80031ca:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	2220      	movs	r2, #32
 80031d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	2220      	movs	r2, #32
 80031d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80031dc:	2300      	movs	r3, #0
}
 80031de:	4618      	mov	r0, r3
 80031e0:	3708      	adds	r7, #8
 80031e2:	46bd      	mov	sp, r7
 80031e4:	bd80      	pop	{r7, pc}

080031e6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80031e6:	b580      	push	{r7, lr}
 80031e8:	b08a      	sub	sp, #40	; 0x28
 80031ea:	af02      	add	r7, sp, #8
 80031ec:	60f8      	str	r0, [r7, #12]
 80031ee:	60b9      	str	r1, [r7, #8]
 80031f0:	603b      	str	r3, [r7, #0]
 80031f2:	4613      	mov	r3, r2
 80031f4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80031f6:	2300      	movs	r3, #0
 80031f8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003200:	b2db      	uxtb	r3, r3
 8003202:	2b20      	cmp	r3, #32
 8003204:	d17c      	bne.n	8003300 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003206:	68bb      	ldr	r3, [r7, #8]
 8003208:	2b00      	cmp	r3, #0
 800320a:	d002      	beq.n	8003212 <HAL_UART_Transmit+0x2c>
 800320c:	88fb      	ldrh	r3, [r7, #6]
 800320e:	2b00      	cmp	r3, #0
 8003210:	d101      	bne.n	8003216 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003212:	2301      	movs	r3, #1
 8003214:	e075      	b.n	8003302 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800321c:	2b01      	cmp	r3, #1
 800321e:	d101      	bne.n	8003224 <HAL_UART_Transmit+0x3e>
 8003220:	2302      	movs	r3, #2
 8003222:	e06e      	b.n	8003302 <HAL_UART_Transmit+0x11c>
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	2201      	movs	r2, #1
 8003228:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	2200      	movs	r2, #0
 8003230:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	2221      	movs	r2, #33	; 0x21
 8003236:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800323a:	f7fe fc77 	bl	8001b2c <HAL_GetTick>
 800323e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	88fa      	ldrh	r2, [r7, #6]
 8003244:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	88fa      	ldrh	r2, [r7, #6]
 800324a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	689b      	ldr	r3, [r3, #8]
 8003250:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003254:	d108      	bne.n	8003268 <HAL_UART_Transmit+0x82>
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	691b      	ldr	r3, [r3, #16]
 800325a:	2b00      	cmp	r3, #0
 800325c:	d104      	bne.n	8003268 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800325e:	2300      	movs	r3, #0
 8003260:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003262:	68bb      	ldr	r3, [r7, #8]
 8003264:	61bb      	str	r3, [r7, #24]
 8003266:	e003      	b.n	8003270 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003268:	68bb      	ldr	r3, [r7, #8]
 800326a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800326c:	2300      	movs	r3, #0
 800326e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	2200      	movs	r2, #0
 8003274:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003278:	e02a      	b.n	80032d0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800327a:	683b      	ldr	r3, [r7, #0]
 800327c:	9300      	str	r3, [sp, #0]
 800327e:	697b      	ldr	r3, [r7, #20]
 8003280:	2200      	movs	r2, #0
 8003282:	2180      	movs	r1, #128	; 0x80
 8003284:	68f8      	ldr	r0, [r7, #12]
 8003286:	f000 fa11 	bl	80036ac <UART_WaitOnFlagUntilTimeout>
 800328a:	4603      	mov	r3, r0
 800328c:	2b00      	cmp	r3, #0
 800328e:	d001      	beq.n	8003294 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003290:	2303      	movs	r3, #3
 8003292:	e036      	b.n	8003302 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003294:	69fb      	ldr	r3, [r7, #28]
 8003296:	2b00      	cmp	r3, #0
 8003298:	d10b      	bne.n	80032b2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800329a:	69bb      	ldr	r3, [r7, #24]
 800329c:	881b      	ldrh	r3, [r3, #0]
 800329e:	461a      	mov	r2, r3
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80032a8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80032aa:	69bb      	ldr	r3, [r7, #24]
 80032ac:	3302      	adds	r3, #2
 80032ae:	61bb      	str	r3, [r7, #24]
 80032b0:	e007      	b.n	80032c2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80032b2:	69fb      	ldr	r3, [r7, #28]
 80032b4:	781a      	ldrb	r2, [r3, #0]
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80032bc:	69fb      	ldr	r3, [r7, #28]
 80032be:	3301      	adds	r3, #1
 80032c0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80032c6:	b29b      	uxth	r3, r3
 80032c8:	3b01      	subs	r3, #1
 80032ca:	b29a      	uxth	r2, r3
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80032d4:	b29b      	uxth	r3, r3
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d1cf      	bne.n	800327a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80032da:	683b      	ldr	r3, [r7, #0]
 80032dc:	9300      	str	r3, [sp, #0]
 80032de:	697b      	ldr	r3, [r7, #20]
 80032e0:	2200      	movs	r2, #0
 80032e2:	2140      	movs	r1, #64	; 0x40
 80032e4:	68f8      	ldr	r0, [r7, #12]
 80032e6:	f000 f9e1 	bl	80036ac <UART_WaitOnFlagUntilTimeout>
 80032ea:	4603      	mov	r3, r0
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d001      	beq.n	80032f4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80032f0:	2303      	movs	r3, #3
 80032f2:	e006      	b.n	8003302 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	2220      	movs	r2, #32
 80032f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80032fc:	2300      	movs	r3, #0
 80032fe:	e000      	b.n	8003302 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003300:	2302      	movs	r3, #2
  }
}
 8003302:	4618      	mov	r0, r3
 8003304:	3720      	adds	r7, #32
 8003306:	46bd      	mov	sp, r7
 8003308:	bd80      	pop	{r7, pc}

0800330a <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800330a:	b580      	push	{r7, lr}
 800330c:	b084      	sub	sp, #16
 800330e:	af00      	add	r7, sp, #0
 8003310:	60f8      	str	r0, [r7, #12]
 8003312:	60b9      	str	r1, [r7, #8]
 8003314:	4613      	mov	r3, r2
 8003316:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800331e:	b2db      	uxtb	r3, r3
 8003320:	2b20      	cmp	r3, #32
 8003322:	d11d      	bne.n	8003360 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8003324:	68bb      	ldr	r3, [r7, #8]
 8003326:	2b00      	cmp	r3, #0
 8003328:	d002      	beq.n	8003330 <HAL_UART_Receive_DMA+0x26>
 800332a:	88fb      	ldrh	r3, [r7, #6]
 800332c:	2b00      	cmp	r3, #0
 800332e:	d101      	bne.n	8003334 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8003330:	2301      	movs	r3, #1
 8003332:	e016      	b.n	8003362 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800333a:	2b01      	cmp	r3, #1
 800333c:	d101      	bne.n	8003342 <HAL_UART_Receive_DMA+0x38>
 800333e:	2302      	movs	r3, #2
 8003340:	e00f      	b.n	8003362 <HAL_UART_Receive_DMA+0x58>
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	2201      	movs	r2, #1
 8003346:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	2200      	movs	r2, #0
 800334e:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8003350:	88fb      	ldrh	r3, [r7, #6]
 8003352:	461a      	mov	r2, r3
 8003354:	68b9      	ldr	r1, [r7, #8]
 8003356:	68f8      	ldr	r0, [r7, #12]
 8003358:	f000 fa16 	bl	8003788 <UART_Start_Receive_DMA>
 800335c:	4603      	mov	r3, r0
 800335e:	e000      	b.n	8003362 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8003360:	2302      	movs	r3, #2
  }
}
 8003362:	4618      	mov	r0, r3
 8003364:	3710      	adds	r7, #16
 8003366:	46bd      	mov	sp, r7
 8003368:	bd80      	pop	{r7, pc}

0800336a <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 800336a:	b580      	push	{r7, lr}
 800336c:	b090      	sub	sp, #64	; 0x40
 800336e:	af00      	add	r7, sp, #0
 8003370:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8003372:	2300      	movs	r3, #0
 8003374:	63fb      	str	r3, [r7, #60]	; 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	695b      	ldr	r3, [r3, #20]
 800337c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003380:	2b80      	cmp	r3, #128	; 0x80
 8003382:	bf0c      	ite	eq
 8003384:	2301      	moveq	r3, #1
 8003386:	2300      	movne	r3, #0
 8003388:	b2db      	uxtb	r3, r3
 800338a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003392:	b2db      	uxtb	r3, r3
 8003394:	2b21      	cmp	r3, #33	; 0x21
 8003396:	d128      	bne.n	80033ea <HAL_UART_DMAStop+0x80>
 8003398:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800339a:	2b00      	cmp	r3, #0
 800339c:	d025      	beq.n	80033ea <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	3314      	adds	r3, #20
 80033a4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033a8:	e853 3f00 	ldrex	r3, [r3]
 80033ac:	623b      	str	r3, [r7, #32]
   return(result);
 80033ae:	6a3b      	ldr	r3, [r7, #32]
 80033b0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80033b4:	63bb      	str	r3, [r7, #56]	; 0x38
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	3314      	adds	r3, #20
 80033bc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80033be:	633a      	str	r2, [r7, #48]	; 0x30
 80033c0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033c2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80033c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80033c6:	e841 2300 	strex	r3, r2, [r1]
 80033ca:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80033cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d1e5      	bne.n	800339e <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d004      	beq.n	80033e4 <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80033de:	4618      	mov	r0, r3
 80033e0:	f7fe fdc8 	bl	8001f74 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 80033e4:	6878      	ldr	r0, [r7, #4]
 80033e6:	f000 fa6d 	bl	80038c4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	695b      	ldr	r3, [r3, #20]
 80033f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033f4:	2b40      	cmp	r3, #64	; 0x40
 80033f6:	bf0c      	ite	eq
 80033f8:	2301      	moveq	r3, #1
 80033fa:	2300      	movne	r3, #0
 80033fc:	b2db      	uxtb	r3, r3
 80033fe:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003406:	b2db      	uxtb	r3, r3
 8003408:	2b22      	cmp	r3, #34	; 0x22
 800340a:	d128      	bne.n	800345e <HAL_UART_DMAStop+0xf4>
 800340c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800340e:	2b00      	cmp	r3, #0
 8003410:	d025      	beq.n	800345e <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	3314      	adds	r3, #20
 8003418:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800341a:	693b      	ldr	r3, [r7, #16]
 800341c:	e853 3f00 	ldrex	r3, [r3]
 8003420:	60fb      	str	r3, [r7, #12]
   return(result);
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003428:	637b      	str	r3, [r7, #52]	; 0x34
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	3314      	adds	r3, #20
 8003430:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003432:	61fa      	str	r2, [r7, #28]
 8003434:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003436:	69b9      	ldr	r1, [r7, #24]
 8003438:	69fa      	ldr	r2, [r7, #28]
 800343a:	e841 2300 	strex	r3, r2, [r1]
 800343e:	617b      	str	r3, [r7, #20]
   return(result);
 8003440:	697b      	ldr	r3, [r7, #20]
 8003442:	2b00      	cmp	r3, #0
 8003444:	d1e5      	bne.n	8003412 <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800344a:	2b00      	cmp	r3, #0
 800344c:	d004      	beq.n	8003458 <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003452:	4618      	mov	r0, r3
 8003454:	f7fe fd8e 	bl	8001f74 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 8003458:	6878      	ldr	r0, [r7, #4]
 800345a:	f000 fa5b 	bl	8003914 <UART_EndRxTransfer>
  }

  return HAL_OK;
 800345e:	2300      	movs	r3, #0
}
 8003460:	4618      	mov	r0, r3
 8003462:	3740      	adds	r7, #64	; 0x40
 8003464:	46bd      	mov	sp, r7
 8003466:	bd80      	pop	{r7, pc}

08003468 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003468:	b480      	push	{r7}
 800346a:	b083      	sub	sp, #12
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8003470:	bf00      	nop
 8003472:	370c      	adds	r7, #12
 8003474:	46bd      	mov	sp, r7
 8003476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347a:	4770      	bx	lr

0800347c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800347c:	b480      	push	{r7}
 800347e:	b083      	sub	sp, #12
 8003480:	af00      	add	r7, sp, #0
 8003482:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8003484:	bf00      	nop
 8003486:	370c      	adds	r7, #12
 8003488:	46bd      	mov	sp, r7
 800348a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348e:	4770      	bx	lr

08003490 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003490:	b480      	push	{r7}
 8003492:	b083      	sub	sp, #12
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003498:	bf00      	nop
 800349a:	370c      	adds	r7, #12
 800349c:	46bd      	mov	sp, r7
 800349e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a2:	4770      	bx	lr

080034a4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80034a4:	b480      	push	{r7}
 80034a6:	b083      	sub	sp, #12
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
 80034ac:	460b      	mov	r3, r1
 80034ae:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80034b0:	bf00      	nop
 80034b2:	370c      	adds	r7, #12
 80034b4:	46bd      	mov	sp, r7
 80034b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ba:	4770      	bx	lr

080034bc <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80034bc:	b580      	push	{r7, lr}
 80034be:	b09c      	sub	sp, #112	; 0x70
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034c8:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d172      	bne.n	80035be <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80034d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80034da:	2200      	movs	r2, #0
 80034dc:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80034de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	330c      	adds	r3, #12
 80034e4:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034e6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80034e8:	e853 3f00 	ldrex	r3, [r3]
 80034ec:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80034ee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80034f0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80034f4:	66bb      	str	r3, [r7, #104]	; 0x68
 80034f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	330c      	adds	r3, #12
 80034fc:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80034fe:	65ba      	str	r2, [r7, #88]	; 0x58
 8003500:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003502:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003504:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003506:	e841 2300 	strex	r3, r2, [r1]
 800350a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800350c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800350e:	2b00      	cmp	r3, #0
 8003510:	d1e5      	bne.n	80034de <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003512:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	3314      	adds	r3, #20
 8003518:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800351a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800351c:	e853 3f00 	ldrex	r3, [r3]
 8003520:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003522:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003524:	f023 0301 	bic.w	r3, r3, #1
 8003528:	667b      	str	r3, [r7, #100]	; 0x64
 800352a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	3314      	adds	r3, #20
 8003530:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8003532:	647a      	str	r2, [r7, #68]	; 0x44
 8003534:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003536:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003538:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800353a:	e841 2300 	strex	r3, r2, [r1]
 800353e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003540:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003542:	2b00      	cmp	r3, #0
 8003544:	d1e5      	bne.n	8003512 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003546:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	3314      	adds	r3, #20
 800354c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800354e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003550:	e853 3f00 	ldrex	r3, [r3]
 8003554:	623b      	str	r3, [r7, #32]
   return(result);
 8003556:	6a3b      	ldr	r3, [r7, #32]
 8003558:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800355c:	663b      	str	r3, [r7, #96]	; 0x60
 800355e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	3314      	adds	r3, #20
 8003564:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003566:	633a      	str	r2, [r7, #48]	; 0x30
 8003568:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800356a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800356c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800356e:	e841 2300 	strex	r3, r2, [r1]
 8003572:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003574:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003576:	2b00      	cmp	r3, #0
 8003578:	d1e5      	bne.n	8003546 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800357a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800357c:	2220      	movs	r2, #32
 800357e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003582:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003584:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003586:	2b01      	cmp	r3, #1
 8003588:	d119      	bne.n	80035be <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800358a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	330c      	adds	r3, #12
 8003590:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003592:	693b      	ldr	r3, [r7, #16]
 8003594:	e853 3f00 	ldrex	r3, [r3]
 8003598:	60fb      	str	r3, [r7, #12]
   return(result);
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	f023 0310 	bic.w	r3, r3, #16
 80035a0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80035a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	330c      	adds	r3, #12
 80035a8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80035aa:	61fa      	str	r2, [r7, #28]
 80035ac:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035ae:	69b9      	ldr	r1, [r7, #24]
 80035b0:	69fa      	ldr	r2, [r7, #28]
 80035b2:	e841 2300 	strex	r3, r2, [r1]
 80035b6:	617b      	str	r3, [r7, #20]
   return(result);
 80035b8:	697b      	ldr	r3, [r7, #20]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d1e5      	bne.n	800358a <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80035be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80035c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035c2:	2b01      	cmp	r3, #1
 80035c4:	d106      	bne.n	80035d4 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80035c6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80035c8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80035ca:	4619      	mov	r1, r3
 80035cc:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80035ce:	f7ff ff69 	bl	80034a4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80035d2:	e002      	b.n	80035da <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 80035d4:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80035d6:	f7ff ff47 	bl	8003468 <HAL_UART_RxCpltCallback>
}
 80035da:	bf00      	nop
 80035dc:	3770      	adds	r7, #112	; 0x70
 80035de:	46bd      	mov	sp, r7
 80035e0:	bd80      	pop	{r7, pc}

080035e2 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80035e2:	b580      	push	{r7, lr}
 80035e4:	b084      	sub	sp, #16
 80035e6:	af00      	add	r7, sp, #0
 80035e8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035ee:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035f4:	2b01      	cmp	r3, #1
 80035f6:	d108      	bne.n	800360a <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80035fc:	085b      	lsrs	r3, r3, #1
 80035fe:	b29b      	uxth	r3, r3
 8003600:	4619      	mov	r1, r3
 8003602:	68f8      	ldr	r0, [r7, #12]
 8003604:	f7ff ff4e 	bl	80034a4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003608:	e002      	b.n	8003610 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 800360a:	68f8      	ldr	r0, [r7, #12]
 800360c:	f7ff ff36 	bl	800347c <HAL_UART_RxHalfCpltCallback>
}
 8003610:	bf00      	nop
 8003612:	3710      	adds	r7, #16
 8003614:	46bd      	mov	sp, r7
 8003616:	bd80      	pop	{r7, pc}

08003618 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	b084      	sub	sp, #16
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8003620:	2300      	movs	r3, #0
 8003622:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003628:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800362a:	68bb      	ldr	r3, [r7, #8]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	695b      	ldr	r3, [r3, #20]
 8003630:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003634:	2b80      	cmp	r3, #128	; 0x80
 8003636:	bf0c      	ite	eq
 8003638:	2301      	moveq	r3, #1
 800363a:	2300      	movne	r3, #0
 800363c:	b2db      	uxtb	r3, r3
 800363e:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8003640:	68bb      	ldr	r3, [r7, #8]
 8003642:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003646:	b2db      	uxtb	r3, r3
 8003648:	2b21      	cmp	r3, #33	; 0x21
 800364a:	d108      	bne.n	800365e <UART_DMAError+0x46>
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	2b00      	cmp	r3, #0
 8003650:	d005      	beq.n	800365e <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8003652:	68bb      	ldr	r3, [r7, #8]
 8003654:	2200      	movs	r2, #0
 8003656:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8003658:	68b8      	ldr	r0, [r7, #8]
 800365a:	f000 f933 	bl	80038c4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800365e:	68bb      	ldr	r3, [r7, #8]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	695b      	ldr	r3, [r3, #20]
 8003664:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003668:	2b40      	cmp	r3, #64	; 0x40
 800366a:	bf0c      	ite	eq
 800366c:	2301      	moveq	r3, #1
 800366e:	2300      	movne	r3, #0
 8003670:	b2db      	uxtb	r3, r3
 8003672:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8003674:	68bb      	ldr	r3, [r7, #8]
 8003676:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800367a:	b2db      	uxtb	r3, r3
 800367c:	2b22      	cmp	r3, #34	; 0x22
 800367e:	d108      	bne.n	8003692 <UART_DMAError+0x7a>
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	2b00      	cmp	r3, #0
 8003684:	d005      	beq.n	8003692 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8003686:	68bb      	ldr	r3, [r7, #8]
 8003688:	2200      	movs	r2, #0
 800368a:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800368c:	68b8      	ldr	r0, [r7, #8]
 800368e:	f000 f941 	bl	8003914 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8003692:	68bb      	ldr	r3, [r7, #8]
 8003694:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003696:	f043 0210 	orr.w	r2, r3, #16
 800369a:	68bb      	ldr	r3, [r7, #8]
 800369c:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800369e:	68b8      	ldr	r0, [r7, #8]
 80036a0:	f7ff fef6 	bl	8003490 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80036a4:	bf00      	nop
 80036a6:	3710      	adds	r7, #16
 80036a8:	46bd      	mov	sp, r7
 80036aa:	bd80      	pop	{r7, pc}

080036ac <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b090      	sub	sp, #64	; 0x40
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	60f8      	str	r0, [r7, #12]
 80036b4:	60b9      	str	r1, [r7, #8]
 80036b6:	603b      	str	r3, [r7, #0]
 80036b8:	4613      	mov	r3, r2
 80036ba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80036bc:	e050      	b.n	8003760 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80036be:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80036c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036c4:	d04c      	beq.n	8003760 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80036c6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d007      	beq.n	80036dc <UART_WaitOnFlagUntilTimeout+0x30>
 80036cc:	f7fe fa2e 	bl	8001b2c <HAL_GetTick>
 80036d0:	4602      	mov	r2, r0
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	1ad3      	subs	r3, r2, r3
 80036d6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80036d8:	429a      	cmp	r2, r3
 80036da:	d241      	bcs.n	8003760 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	330c      	adds	r3, #12
 80036e2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036e6:	e853 3f00 	ldrex	r3, [r3]
 80036ea:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80036ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036ee:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80036f2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	330c      	adds	r3, #12
 80036fa:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80036fc:	637a      	str	r2, [r7, #52]	; 0x34
 80036fe:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003700:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003702:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003704:	e841 2300 	strex	r3, r2, [r1]
 8003708:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800370a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800370c:	2b00      	cmp	r3, #0
 800370e:	d1e5      	bne.n	80036dc <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	3314      	adds	r3, #20
 8003716:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003718:	697b      	ldr	r3, [r7, #20]
 800371a:	e853 3f00 	ldrex	r3, [r3]
 800371e:	613b      	str	r3, [r7, #16]
   return(result);
 8003720:	693b      	ldr	r3, [r7, #16]
 8003722:	f023 0301 	bic.w	r3, r3, #1
 8003726:	63bb      	str	r3, [r7, #56]	; 0x38
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	3314      	adds	r3, #20
 800372e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003730:	623a      	str	r2, [r7, #32]
 8003732:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003734:	69f9      	ldr	r1, [r7, #28]
 8003736:	6a3a      	ldr	r2, [r7, #32]
 8003738:	e841 2300 	strex	r3, r2, [r1]
 800373c:	61bb      	str	r3, [r7, #24]
   return(result);
 800373e:	69bb      	ldr	r3, [r7, #24]
 8003740:	2b00      	cmp	r3, #0
 8003742:	d1e5      	bne.n	8003710 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	2220      	movs	r2, #32
 8003748:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	2220      	movs	r2, #32
 8003750:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	2200      	movs	r2, #0
 8003758:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800375c:	2303      	movs	r3, #3
 800375e:	e00f      	b.n	8003780 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	681a      	ldr	r2, [r3, #0]
 8003766:	68bb      	ldr	r3, [r7, #8]
 8003768:	4013      	ands	r3, r2
 800376a:	68ba      	ldr	r2, [r7, #8]
 800376c:	429a      	cmp	r2, r3
 800376e:	bf0c      	ite	eq
 8003770:	2301      	moveq	r3, #1
 8003772:	2300      	movne	r3, #0
 8003774:	b2db      	uxtb	r3, r3
 8003776:	461a      	mov	r2, r3
 8003778:	79fb      	ldrb	r3, [r7, #7]
 800377a:	429a      	cmp	r2, r3
 800377c:	d09f      	beq.n	80036be <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800377e:	2300      	movs	r3, #0
}
 8003780:	4618      	mov	r0, r3
 8003782:	3740      	adds	r7, #64	; 0x40
 8003784:	46bd      	mov	sp, r7
 8003786:	bd80      	pop	{r7, pc}

08003788 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	b098      	sub	sp, #96	; 0x60
 800378c:	af00      	add	r7, sp, #0
 800378e:	60f8      	str	r0, [r7, #12]
 8003790:	60b9      	str	r1, [r7, #8]
 8003792:	4613      	mov	r3, r2
 8003794:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8003796:	68ba      	ldr	r2, [r7, #8]
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	88fa      	ldrh	r2, [r7, #6]
 80037a0:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	2200      	movs	r2, #0
 80037a6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	2222      	movs	r2, #34	; 0x22
 80037ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037b4:	4a40      	ldr	r2, [pc, #256]	; (80038b8 <UART_Start_Receive_DMA+0x130>)
 80037b6:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037bc:	4a3f      	ldr	r2, [pc, #252]	; (80038bc <UART_Start_Receive_DMA+0x134>)
 80037be:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037c4:	4a3e      	ldr	r2, [pc, #248]	; (80038c0 <UART_Start_Receive_DMA+0x138>)
 80037c6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037cc:	2200      	movs	r2, #0
 80037ce:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80037d0:	f107 0308 	add.w	r3, r7, #8
 80037d4:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	3304      	adds	r3, #4
 80037e0:	4619      	mov	r1, r3
 80037e2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80037e4:	681a      	ldr	r2, [r3, #0]
 80037e6:	88fb      	ldrh	r3, [r7, #6]
 80037e8:	f7fe fb6c 	bl	8001ec4 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80037ec:	2300      	movs	r3, #0
 80037ee:	613b      	str	r3, [r7, #16]
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	613b      	str	r3, [r7, #16]
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	685b      	ldr	r3, [r3, #4]
 80037fe:	613b      	str	r3, [r7, #16]
 8003800:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	2200      	movs	r2, #0
 8003806:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	691b      	ldr	r3, [r3, #16]
 800380e:	2b00      	cmp	r3, #0
 8003810:	d019      	beq.n	8003846 <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	330c      	adds	r3, #12
 8003818:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800381a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800381c:	e853 3f00 	ldrex	r3, [r3]
 8003820:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003822:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003824:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003828:	65bb      	str	r3, [r7, #88]	; 0x58
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	330c      	adds	r3, #12
 8003830:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003832:	64fa      	str	r2, [r7, #76]	; 0x4c
 8003834:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003836:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8003838:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800383a:	e841 2300 	strex	r3, r2, [r1]
 800383e:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8003840:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003842:	2b00      	cmp	r3, #0
 8003844:	d1e5      	bne.n	8003812 <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	3314      	adds	r3, #20
 800384c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800384e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003850:	e853 3f00 	ldrex	r3, [r3]
 8003854:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003856:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003858:	f043 0301 	orr.w	r3, r3, #1
 800385c:	657b      	str	r3, [r7, #84]	; 0x54
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	3314      	adds	r3, #20
 8003864:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003866:	63ba      	str	r2, [r7, #56]	; 0x38
 8003868:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800386a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800386c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800386e:	e841 2300 	strex	r3, r2, [r1]
 8003872:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003874:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003876:	2b00      	cmp	r3, #0
 8003878:	d1e5      	bne.n	8003846 <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	3314      	adds	r3, #20
 8003880:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003882:	69bb      	ldr	r3, [r7, #24]
 8003884:	e853 3f00 	ldrex	r3, [r3]
 8003888:	617b      	str	r3, [r7, #20]
   return(result);
 800388a:	697b      	ldr	r3, [r7, #20]
 800388c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003890:	653b      	str	r3, [r7, #80]	; 0x50
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	3314      	adds	r3, #20
 8003898:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800389a:	627a      	str	r2, [r7, #36]	; 0x24
 800389c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800389e:	6a39      	ldr	r1, [r7, #32]
 80038a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80038a2:	e841 2300 	strex	r3, r2, [r1]
 80038a6:	61fb      	str	r3, [r7, #28]
   return(result);
 80038a8:	69fb      	ldr	r3, [r7, #28]
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d1e5      	bne.n	800387a <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 80038ae:	2300      	movs	r3, #0
}
 80038b0:	4618      	mov	r0, r3
 80038b2:	3760      	adds	r7, #96	; 0x60
 80038b4:	46bd      	mov	sp, r7
 80038b6:	bd80      	pop	{r7, pc}
 80038b8:	080034bd 	.word	0x080034bd
 80038bc:	080035e3 	.word	0x080035e3
 80038c0:	08003619 	.word	0x08003619

080038c4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80038c4:	b480      	push	{r7}
 80038c6:	b089      	sub	sp, #36	; 0x24
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	330c      	adds	r3, #12
 80038d2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	e853 3f00 	ldrex	r3, [r3]
 80038da:	60bb      	str	r3, [r7, #8]
   return(result);
 80038dc:	68bb      	ldr	r3, [r7, #8]
 80038de:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80038e2:	61fb      	str	r3, [r7, #28]
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	330c      	adds	r3, #12
 80038ea:	69fa      	ldr	r2, [r7, #28]
 80038ec:	61ba      	str	r2, [r7, #24]
 80038ee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038f0:	6979      	ldr	r1, [r7, #20]
 80038f2:	69ba      	ldr	r2, [r7, #24]
 80038f4:	e841 2300 	strex	r3, r2, [r1]
 80038f8:	613b      	str	r3, [r7, #16]
   return(result);
 80038fa:	693b      	ldr	r3, [r7, #16]
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d1e5      	bne.n	80038cc <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	2220      	movs	r2, #32
 8003904:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8003908:	bf00      	nop
 800390a:	3724      	adds	r7, #36	; 0x24
 800390c:	46bd      	mov	sp, r7
 800390e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003912:	4770      	bx	lr

08003914 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003914:	b480      	push	{r7}
 8003916:	b095      	sub	sp, #84	; 0x54
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	330c      	adds	r3, #12
 8003922:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003924:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003926:	e853 3f00 	ldrex	r3, [r3]
 800392a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800392c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800392e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003932:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	330c      	adds	r3, #12
 800393a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800393c:	643a      	str	r2, [r7, #64]	; 0x40
 800393e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003940:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003942:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003944:	e841 2300 	strex	r3, r2, [r1]
 8003948:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800394a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800394c:	2b00      	cmp	r3, #0
 800394e:	d1e5      	bne.n	800391c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	3314      	adds	r3, #20
 8003956:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003958:	6a3b      	ldr	r3, [r7, #32]
 800395a:	e853 3f00 	ldrex	r3, [r3]
 800395e:	61fb      	str	r3, [r7, #28]
   return(result);
 8003960:	69fb      	ldr	r3, [r7, #28]
 8003962:	f023 0301 	bic.w	r3, r3, #1
 8003966:	64bb      	str	r3, [r7, #72]	; 0x48
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	3314      	adds	r3, #20
 800396e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003970:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003972:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003974:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003976:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003978:	e841 2300 	strex	r3, r2, [r1]
 800397c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800397e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003980:	2b00      	cmp	r3, #0
 8003982:	d1e5      	bne.n	8003950 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003988:	2b01      	cmp	r3, #1
 800398a:	d119      	bne.n	80039c0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	330c      	adds	r3, #12
 8003992:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	e853 3f00 	ldrex	r3, [r3]
 800399a:	60bb      	str	r3, [r7, #8]
   return(result);
 800399c:	68bb      	ldr	r3, [r7, #8]
 800399e:	f023 0310 	bic.w	r3, r3, #16
 80039a2:	647b      	str	r3, [r7, #68]	; 0x44
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	330c      	adds	r3, #12
 80039aa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80039ac:	61ba      	str	r2, [r7, #24]
 80039ae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039b0:	6979      	ldr	r1, [r7, #20]
 80039b2:	69ba      	ldr	r2, [r7, #24]
 80039b4:	e841 2300 	strex	r3, r2, [r1]
 80039b8:	613b      	str	r3, [r7, #16]
   return(result);
 80039ba:	693b      	ldr	r3, [r7, #16]
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d1e5      	bne.n	800398c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2220      	movs	r2, #32
 80039c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2200      	movs	r2, #0
 80039cc:	631a      	str	r2, [r3, #48]	; 0x30
}
 80039ce:	bf00      	nop
 80039d0:	3754      	adds	r7, #84	; 0x54
 80039d2:	46bd      	mov	sp, r7
 80039d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d8:	4770      	bx	lr
	...

080039dc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80039dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80039e0:	b09f      	sub	sp, #124	; 0x7c
 80039e2:	af00      	add	r7, sp, #0
 80039e4:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80039e6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	691b      	ldr	r3, [r3, #16]
 80039ec:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80039f0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80039f2:	68d9      	ldr	r1, [r3, #12]
 80039f4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80039f6:	681a      	ldr	r2, [r3, #0]
 80039f8:	ea40 0301 	orr.w	r3, r0, r1
 80039fc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80039fe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a00:	689a      	ldr	r2, [r3, #8]
 8003a02:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a04:	691b      	ldr	r3, [r3, #16]
 8003a06:	431a      	orrs	r2, r3
 8003a08:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a0a:	695b      	ldr	r3, [r3, #20]
 8003a0c:	431a      	orrs	r2, r3
 8003a0e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a10:	69db      	ldr	r3, [r3, #28]
 8003a12:	4313      	orrs	r3, r2
 8003a14:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8003a16:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	68db      	ldr	r3, [r3, #12]
 8003a1c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003a20:	f021 010c 	bic.w	r1, r1, #12
 8003a24:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a26:	681a      	ldr	r2, [r3, #0]
 8003a28:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003a2a:	430b      	orrs	r3, r1
 8003a2c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003a2e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	695b      	ldr	r3, [r3, #20]
 8003a34:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003a38:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a3a:	6999      	ldr	r1, [r3, #24]
 8003a3c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a3e:	681a      	ldr	r2, [r3, #0]
 8003a40:	ea40 0301 	orr.w	r3, r0, r1
 8003a44:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003a46:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a48:	681a      	ldr	r2, [r3, #0]
 8003a4a:	4bc5      	ldr	r3, [pc, #788]	; (8003d60 <UART_SetConfig+0x384>)
 8003a4c:	429a      	cmp	r2, r3
 8003a4e:	d004      	beq.n	8003a5a <UART_SetConfig+0x7e>
 8003a50:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a52:	681a      	ldr	r2, [r3, #0]
 8003a54:	4bc3      	ldr	r3, [pc, #780]	; (8003d64 <UART_SetConfig+0x388>)
 8003a56:	429a      	cmp	r2, r3
 8003a58:	d103      	bne.n	8003a62 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003a5a:	f7ff fb63 	bl	8003124 <HAL_RCC_GetPCLK2Freq>
 8003a5e:	6778      	str	r0, [r7, #116]	; 0x74
 8003a60:	e002      	b.n	8003a68 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003a62:	f7ff fb4b 	bl	80030fc <HAL_RCC_GetPCLK1Freq>
 8003a66:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003a68:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a6a:	69db      	ldr	r3, [r3, #28]
 8003a6c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003a70:	f040 80b6 	bne.w	8003be0 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003a74:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003a76:	461c      	mov	r4, r3
 8003a78:	f04f 0500 	mov.w	r5, #0
 8003a7c:	4622      	mov	r2, r4
 8003a7e:	462b      	mov	r3, r5
 8003a80:	1891      	adds	r1, r2, r2
 8003a82:	6439      	str	r1, [r7, #64]	; 0x40
 8003a84:	415b      	adcs	r3, r3
 8003a86:	647b      	str	r3, [r7, #68]	; 0x44
 8003a88:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003a8c:	1912      	adds	r2, r2, r4
 8003a8e:	eb45 0303 	adc.w	r3, r5, r3
 8003a92:	f04f 0000 	mov.w	r0, #0
 8003a96:	f04f 0100 	mov.w	r1, #0
 8003a9a:	00d9      	lsls	r1, r3, #3
 8003a9c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003aa0:	00d0      	lsls	r0, r2, #3
 8003aa2:	4602      	mov	r2, r0
 8003aa4:	460b      	mov	r3, r1
 8003aa6:	1911      	adds	r1, r2, r4
 8003aa8:	6639      	str	r1, [r7, #96]	; 0x60
 8003aaa:	416b      	adcs	r3, r5
 8003aac:	667b      	str	r3, [r7, #100]	; 0x64
 8003aae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003ab0:	685b      	ldr	r3, [r3, #4]
 8003ab2:	461a      	mov	r2, r3
 8003ab4:	f04f 0300 	mov.w	r3, #0
 8003ab8:	1891      	adds	r1, r2, r2
 8003aba:	63b9      	str	r1, [r7, #56]	; 0x38
 8003abc:	415b      	adcs	r3, r3
 8003abe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003ac0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003ac4:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8003ac8:	f7fc fbe2 	bl	8000290 <__aeabi_uldivmod>
 8003acc:	4602      	mov	r2, r0
 8003ace:	460b      	mov	r3, r1
 8003ad0:	4ba5      	ldr	r3, [pc, #660]	; (8003d68 <UART_SetConfig+0x38c>)
 8003ad2:	fba3 2302 	umull	r2, r3, r3, r2
 8003ad6:	095b      	lsrs	r3, r3, #5
 8003ad8:	011e      	lsls	r6, r3, #4
 8003ada:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003adc:	461c      	mov	r4, r3
 8003ade:	f04f 0500 	mov.w	r5, #0
 8003ae2:	4622      	mov	r2, r4
 8003ae4:	462b      	mov	r3, r5
 8003ae6:	1891      	adds	r1, r2, r2
 8003ae8:	6339      	str	r1, [r7, #48]	; 0x30
 8003aea:	415b      	adcs	r3, r3
 8003aec:	637b      	str	r3, [r7, #52]	; 0x34
 8003aee:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8003af2:	1912      	adds	r2, r2, r4
 8003af4:	eb45 0303 	adc.w	r3, r5, r3
 8003af8:	f04f 0000 	mov.w	r0, #0
 8003afc:	f04f 0100 	mov.w	r1, #0
 8003b00:	00d9      	lsls	r1, r3, #3
 8003b02:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003b06:	00d0      	lsls	r0, r2, #3
 8003b08:	4602      	mov	r2, r0
 8003b0a:	460b      	mov	r3, r1
 8003b0c:	1911      	adds	r1, r2, r4
 8003b0e:	65b9      	str	r1, [r7, #88]	; 0x58
 8003b10:	416b      	adcs	r3, r5
 8003b12:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003b14:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b16:	685b      	ldr	r3, [r3, #4]
 8003b18:	461a      	mov	r2, r3
 8003b1a:	f04f 0300 	mov.w	r3, #0
 8003b1e:	1891      	adds	r1, r2, r2
 8003b20:	62b9      	str	r1, [r7, #40]	; 0x28
 8003b22:	415b      	adcs	r3, r3
 8003b24:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003b26:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003b2a:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8003b2e:	f7fc fbaf 	bl	8000290 <__aeabi_uldivmod>
 8003b32:	4602      	mov	r2, r0
 8003b34:	460b      	mov	r3, r1
 8003b36:	4b8c      	ldr	r3, [pc, #560]	; (8003d68 <UART_SetConfig+0x38c>)
 8003b38:	fba3 1302 	umull	r1, r3, r3, r2
 8003b3c:	095b      	lsrs	r3, r3, #5
 8003b3e:	2164      	movs	r1, #100	; 0x64
 8003b40:	fb01 f303 	mul.w	r3, r1, r3
 8003b44:	1ad3      	subs	r3, r2, r3
 8003b46:	00db      	lsls	r3, r3, #3
 8003b48:	3332      	adds	r3, #50	; 0x32
 8003b4a:	4a87      	ldr	r2, [pc, #540]	; (8003d68 <UART_SetConfig+0x38c>)
 8003b4c:	fba2 2303 	umull	r2, r3, r2, r3
 8003b50:	095b      	lsrs	r3, r3, #5
 8003b52:	005b      	lsls	r3, r3, #1
 8003b54:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003b58:	441e      	add	r6, r3
 8003b5a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003b5c:	4618      	mov	r0, r3
 8003b5e:	f04f 0100 	mov.w	r1, #0
 8003b62:	4602      	mov	r2, r0
 8003b64:	460b      	mov	r3, r1
 8003b66:	1894      	adds	r4, r2, r2
 8003b68:	623c      	str	r4, [r7, #32]
 8003b6a:	415b      	adcs	r3, r3
 8003b6c:	627b      	str	r3, [r7, #36]	; 0x24
 8003b6e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003b72:	1812      	adds	r2, r2, r0
 8003b74:	eb41 0303 	adc.w	r3, r1, r3
 8003b78:	f04f 0400 	mov.w	r4, #0
 8003b7c:	f04f 0500 	mov.w	r5, #0
 8003b80:	00dd      	lsls	r5, r3, #3
 8003b82:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8003b86:	00d4      	lsls	r4, r2, #3
 8003b88:	4622      	mov	r2, r4
 8003b8a:	462b      	mov	r3, r5
 8003b8c:	1814      	adds	r4, r2, r0
 8003b8e:	653c      	str	r4, [r7, #80]	; 0x50
 8003b90:	414b      	adcs	r3, r1
 8003b92:	657b      	str	r3, [r7, #84]	; 0x54
 8003b94:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b96:	685b      	ldr	r3, [r3, #4]
 8003b98:	461a      	mov	r2, r3
 8003b9a:	f04f 0300 	mov.w	r3, #0
 8003b9e:	1891      	adds	r1, r2, r2
 8003ba0:	61b9      	str	r1, [r7, #24]
 8003ba2:	415b      	adcs	r3, r3
 8003ba4:	61fb      	str	r3, [r7, #28]
 8003ba6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003baa:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8003bae:	f7fc fb6f 	bl	8000290 <__aeabi_uldivmod>
 8003bb2:	4602      	mov	r2, r0
 8003bb4:	460b      	mov	r3, r1
 8003bb6:	4b6c      	ldr	r3, [pc, #432]	; (8003d68 <UART_SetConfig+0x38c>)
 8003bb8:	fba3 1302 	umull	r1, r3, r3, r2
 8003bbc:	095b      	lsrs	r3, r3, #5
 8003bbe:	2164      	movs	r1, #100	; 0x64
 8003bc0:	fb01 f303 	mul.w	r3, r1, r3
 8003bc4:	1ad3      	subs	r3, r2, r3
 8003bc6:	00db      	lsls	r3, r3, #3
 8003bc8:	3332      	adds	r3, #50	; 0x32
 8003bca:	4a67      	ldr	r2, [pc, #412]	; (8003d68 <UART_SetConfig+0x38c>)
 8003bcc:	fba2 2303 	umull	r2, r3, r2, r3
 8003bd0:	095b      	lsrs	r3, r3, #5
 8003bd2:	f003 0207 	and.w	r2, r3, #7
 8003bd6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	4432      	add	r2, r6
 8003bdc:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003bde:	e0b9      	b.n	8003d54 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003be0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003be2:	461c      	mov	r4, r3
 8003be4:	f04f 0500 	mov.w	r5, #0
 8003be8:	4622      	mov	r2, r4
 8003bea:	462b      	mov	r3, r5
 8003bec:	1891      	adds	r1, r2, r2
 8003bee:	6139      	str	r1, [r7, #16]
 8003bf0:	415b      	adcs	r3, r3
 8003bf2:	617b      	str	r3, [r7, #20]
 8003bf4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003bf8:	1912      	adds	r2, r2, r4
 8003bfa:	eb45 0303 	adc.w	r3, r5, r3
 8003bfe:	f04f 0000 	mov.w	r0, #0
 8003c02:	f04f 0100 	mov.w	r1, #0
 8003c06:	00d9      	lsls	r1, r3, #3
 8003c08:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003c0c:	00d0      	lsls	r0, r2, #3
 8003c0e:	4602      	mov	r2, r0
 8003c10:	460b      	mov	r3, r1
 8003c12:	eb12 0804 	adds.w	r8, r2, r4
 8003c16:	eb43 0905 	adc.w	r9, r3, r5
 8003c1a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c1c:	685b      	ldr	r3, [r3, #4]
 8003c1e:	4618      	mov	r0, r3
 8003c20:	f04f 0100 	mov.w	r1, #0
 8003c24:	f04f 0200 	mov.w	r2, #0
 8003c28:	f04f 0300 	mov.w	r3, #0
 8003c2c:	008b      	lsls	r3, r1, #2
 8003c2e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8003c32:	0082      	lsls	r2, r0, #2
 8003c34:	4640      	mov	r0, r8
 8003c36:	4649      	mov	r1, r9
 8003c38:	f7fc fb2a 	bl	8000290 <__aeabi_uldivmod>
 8003c3c:	4602      	mov	r2, r0
 8003c3e:	460b      	mov	r3, r1
 8003c40:	4b49      	ldr	r3, [pc, #292]	; (8003d68 <UART_SetConfig+0x38c>)
 8003c42:	fba3 2302 	umull	r2, r3, r3, r2
 8003c46:	095b      	lsrs	r3, r3, #5
 8003c48:	011e      	lsls	r6, r3, #4
 8003c4a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003c4c:	4618      	mov	r0, r3
 8003c4e:	f04f 0100 	mov.w	r1, #0
 8003c52:	4602      	mov	r2, r0
 8003c54:	460b      	mov	r3, r1
 8003c56:	1894      	adds	r4, r2, r2
 8003c58:	60bc      	str	r4, [r7, #8]
 8003c5a:	415b      	adcs	r3, r3
 8003c5c:	60fb      	str	r3, [r7, #12]
 8003c5e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003c62:	1812      	adds	r2, r2, r0
 8003c64:	eb41 0303 	adc.w	r3, r1, r3
 8003c68:	f04f 0400 	mov.w	r4, #0
 8003c6c:	f04f 0500 	mov.w	r5, #0
 8003c70:	00dd      	lsls	r5, r3, #3
 8003c72:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8003c76:	00d4      	lsls	r4, r2, #3
 8003c78:	4622      	mov	r2, r4
 8003c7a:	462b      	mov	r3, r5
 8003c7c:	1814      	adds	r4, r2, r0
 8003c7e:	64bc      	str	r4, [r7, #72]	; 0x48
 8003c80:	414b      	adcs	r3, r1
 8003c82:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003c84:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c86:	685b      	ldr	r3, [r3, #4]
 8003c88:	4618      	mov	r0, r3
 8003c8a:	f04f 0100 	mov.w	r1, #0
 8003c8e:	f04f 0200 	mov.w	r2, #0
 8003c92:	f04f 0300 	mov.w	r3, #0
 8003c96:	008b      	lsls	r3, r1, #2
 8003c98:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8003c9c:	0082      	lsls	r2, r0, #2
 8003c9e:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8003ca2:	f7fc faf5 	bl	8000290 <__aeabi_uldivmod>
 8003ca6:	4602      	mov	r2, r0
 8003ca8:	460b      	mov	r3, r1
 8003caa:	4b2f      	ldr	r3, [pc, #188]	; (8003d68 <UART_SetConfig+0x38c>)
 8003cac:	fba3 1302 	umull	r1, r3, r3, r2
 8003cb0:	095b      	lsrs	r3, r3, #5
 8003cb2:	2164      	movs	r1, #100	; 0x64
 8003cb4:	fb01 f303 	mul.w	r3, r1, r3
 8003cb8:	1ad3      	subs	r3, r2, r3
 8003cba:	011b      	lsls	r3, r3, #4
 8003cbc:	3332      	adds	r3, #50	; 0x32
 8003cbe:	4a2a      	ldr	r2, [pc, #168]	; (8003d68 <UART_SetConfig+0x38c>)
 8003cc0:	fba2 2303 	umull	r2, r3, r2, r3
 8003cc4:	095b      	lsrs	r3, r3, #5
 8003cc6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003cca:	441e      	add	r6, r3
 8003ccc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003cce:	4618      	mov	r0, r3
 8003cd0:	f04f 0100 	mov.w	r1, #0
 8003cd4:	4602      	mov	r2, r0
 8003cd6:	460b      	mov	r3, r1
 8003cd8:	1894      	adds	r4, r2, r2
 8003cda:	603c      	str	r4, [r7, #0]
 8003cdc:	415b      	adcs	r3, r3
 8003cde:	607b      	str	r3, [r7, #4]
 8003ce0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003ce4:	1812      	adds	r2, r2, r0
 8003ce6:	eb41 0303 	adc.w	r3, r1, r3
 8003cea:	f04f 0400 	mov.w	r4, #0
 8003cee:	f04f 0500 	mov.w	r5, #0
 8003cf2:	00dd      	lsls	r5, r3, #3
 8003cf4:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8003cf8:	00d4      	lsls	r4, r2, #3
 8003cfa:	4622      	mov	r2, r4
 8003cfc:	462b      	mov	r3, r5
 8003cfe:	eb12 0a00 	adds.w	sl, r2, r0
 8003d02:	eb43 0b01 	adc.w	fp, r3, r1
 8003d06:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003d08:	685b      	ldr	r3, [r3, #4]
 8003d0a:	4618      	mov	r0, r3
 8003d0c:	f04f 0100 	mov.w	r1, #0
 8003d10:	f04f 0200 	mov.w	r2, #0
 8003d14:	f04f 0300 	mov.w	r3, #0
 8003d18:	008b      	lsls	r3, r1, #2
 8003d1a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8003d1e:	0082      	lsls	r2, r0, #2
 8003d20:	4650      	mov	r0, sl
 8003d22:	4659      	mov	r1, fp
 8003d24:	f7fc fab4 	bl	8000290 <__aeabi_uldivmod>
 8003d28:	4602      	mov	r2, r0
 8003d2a:	460b      	mov	r3, r1
 8003d2c:	4b0e      	ldr	r3, [pc, #56]	; (8003d68 <UART_SetConfig+0x38c>)
 8003d2e:	fba3 1302 	umull	r1, r3, r3, r2
 8003d32:	095b      	lsrs	r3, r3, #5
 8003d34:	2164      	movs	r1, #100	; 0x64
 8003d36:	fb01 f303 	mul.w	r3, r1, r3
 8003d3a:	1ad3      	subs	r3, r2, r3
 8003d3c:	011b      	lsls	r3, r3, #4
 8003d3e:	3332      	adds	r3, #50	; 0x32
 8003d40:	4a09      	ldr	r2, [pc, #36]	; (8003d68 <UART_SetConfig+0x38c>)
 8003d42:	fba2 2303 	umull	r2, r3, r2, r3
 8003d46:	095b      	lsrs	r3, r3, #5
 8003d48:	f003 020f 	and.w	r2, r3, #15
 8003d4c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	4432      	add	r2, r6
 8003d52:	609a      	str	r2, [r3, #8]
}
 8003d54:	bf00      	nop
 8003d56:	377c      	adds	r7, #124	; 0x7c
 8003d58:	46bd      	mov	sp, r7
 8003d5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d5e:	bf00      	nop
 8003d60:	40011000 	.word	0x40011000
 8003d64:	40011400 	.word	0x40011400
 8003d68:	51eb851f 	.word	0x51eb851f

08003d6c <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8003d6c:	b480      	push	{r7}
 8003d6e:	b085      	sub	sp, #20
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	4603      	mov	r3, r0
 8003d74:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8003d76:	2300      	movs	r3, #0
 8003d78:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8003d7a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003d7e:	2b84      	cmp	r3, #132	; 0x84
 8003d80:	d005      	beq.n	8003d8e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8003d82:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	4413      	add	r3, r2
 8003d8a:	3303      	adds	r3, #3
 8003d8c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
}
 8003d90:	4618      	mov	r0, r3
 8003d92:	3714      	adds	r7, #20
 8003d94:	46bd      	mov	sp, r7
 8003d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9a:	4770      	bx	lr

08003d9c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8003da0:	f000 fee0 	bl	8004b64 <vTaskStartScheduler>
  
  return osOK;
 8003da4:	2300      	movs	r3, #0
}
 8003da6:	4618      	mov	r0, r3
 8003da8:	bd80      	pop	{r7, pc}

08003daa <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8003daa:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003dac:	b089      	sub	sp, #36	; 0x24
 8003dae:	af04      	add	r7, sp, #16
 8003db0:	6078      	str	r0, [r7, #4]
 8003db2:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	695b      	ldr	r3, [r3, #20]
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d020      	beq.n	8003dfe <osThreadCreate+0x54>
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	699b      	ldr	r3, [r3, #24]
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d01c      	beq.n	8003dfe <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	685c      	ldr	r4, [r3, #4]
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681d      	ldr	r5, [r3, #0]
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	691e      	ldr	r6, [r3, #16]
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	f7ff ffc8 	bl	8003d6c <makeFreeRtosPriority>
 8003ddc:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	695b      	ldr	r3, [r3, #20]
 8003de2:	687a      	ldr	r2, [r7, #4]
 8003de4:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003de6:	9202      	str	r2, [sp, #8]
 8003de8:	9301      	str	r3, [sp, #4]
 8003dea:	9100      	str	r1, [sp, #0]
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	4632      	mov	r2, r6
 8003df0:	4629      	mov	r1, r5
 8003df2:	4620      	mov	r0, r4
 8003df4:	f000 fcee 	bl	80047d4 <xTaskCreateStatic>
 8003df8:	4603      	mov	r3, r0
 8003dfa:	60fb      	str	r3, [r7, #12]
 8003dfc:	e01c      	b.n	8003e38 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	685c      	ldr	r4, [r3, #4]
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003e0a:	b29e      	uxth	r6, r3
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8003e12:	4618      	mov	r0, r3
 8003e14:	f7ff ffaa 	bl	8003d6c <makeFreeRtosPriority>
 8003e18:	4602      	mov	r2, r0
 8003e1a:	f107 030c 	add.w	r3, r7, #12
 8003e1e:	9301      	str	r3, [sp, #4]
 8003e20:	9200      	str	r2, [sp, #0]
 8003e22:	683b      	ldr	r3, [r7, #0]
 8003e24:	4632      	mov	r2, r6
 8003e26:	4629      	mov	r1, r5
 8003e28:	4620      	mov	r0, r4
 8003e2a:	f000 fd30 	bl	800488e <xTaskCreate>
 8003e2e:	4603      	mov	r3, r0
 8003e30:	2b01      	cmp	r3, #1
 8003e32:	d001      	beq.n	8003e38 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8003e34:	2300      	movs	r3, #0
 8003e36:	e000      	b.n	8003e3a <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8003e38:	68fb      	ldr	r3, [r7, #12]
}
 8003e3a:	4618      	mov	r0, r3
 8003e3c:	3714      	adds	r7, #20
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003e42 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8003e42:	b580      	push	{r7, lr}
 8003e44:	b084      	sub	sp, #16
 8003e46:	af00      	add	r7, sp, #0
 8003e48:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d001      	beq.n	8003e58 <osDelay+0x16>
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	e000      	b.n	8003e5a <osDelay+0x18>
 8003e58:	2301      	movs	r3, #1
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	f000 fe4e 	bl	8004afc <vTaskDelay>
  
  return osOK;
 8003e60:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8003e62:	4618      	mov	r0, r3
 8003e64:	3710      	adds	r7, #16
 8003e66:	46bd      	mov	sp, r7
 8003e68:	bd80      	pop	{r7, pc}

08003e6a <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003e6a:	b480      	push	{r7}
 8003e6c:	b083      	sub	sp, #12
 8003e6e:	af00      	add	r7, sp, #0
 8003e70:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	f103 0208 	add.w	r2, r3, #8
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	f04f 32ff 	mov.w	r2, #4294967295
 8003e82:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	f103 0208 	add.w	r2, r3, #8
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	f103 0208 	add.w	r2, r3, #8
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	2200      	movs	r2, #0
 8003e9c:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003e9e:	bf00      	nop
 8003ea0:	370c      	adds	r7, #12
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea8:	4770      	bx	lr

08003eaa <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003eaa:	b480      	push	{r7}
 8003eac:	b083      	sub	sp, #12
 8003eae:	af00      	add	r7, sp, #0
 8003eb0:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003eb8:	bf00      	nop
 8003eba:	370c      	adds	r7, #12
 8003ebc:	46bd      	mov	sp, r7
 8003ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec2:	4770      	bx	lr

08003ec4 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003ec4:	b480      	push	{r7}
 8003ec6:	b085      	sub	sp, #20
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	6078      	str	r0, [r7, #4]
 8003ecc:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	685b      	ldr	r3, [r3, #4]
 8003ed2:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003ed4:	683b      	ldr	r3, [r7, #0]
 8003ed6:	68fa      	ldr	r2, [r7, #12]
 8003ed8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	689a      	ldr	r2, [r3, #8]
 8003ede:	683b      	ldr	r3, [r7, #0]
 8003ee0:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	689b      	ldr	r3, [r3, #8]
 8003ee6:	683a      	ldr	r2, [r7, #0]
 8003ee8:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	683a      	ldr	r2, [r7, #0]
 8003eee:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003ef0:	683b      	ldr	r3, [r7, #0]
 8003ef2:	687a      	ldr	r2, [r7, #4]
 8003ef4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	1c5a      	adds	r2, r3, #1
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	601a      	str	r2, [r3, #0]
}
 8003f00:	bf00      	nop
 8003f02:	3714      	adds	r7, #20
 8003f04:	46bd      	mov	sp, r7
 8003f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0a:	4770      	bx	lr

08003f0c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003f0c:	b480      	push	{r7}
 8003f0e:	b085      	sub	sp, #20
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	6078      	str	r0, [r7, #4]
 8003f14:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003f16:	683b      	ldr	r3, [r7, #0]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003f1c:	68bb      	ldr	r3, [r7, #8]
 8003f1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f22:	d103      	bne.n	8003f2c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	691b      	ldr	r3, [r3, #16]
 8003f28:	60fb      	str	r3, [r7, #12]
 8003f2a:	e00c      	b.n	8003f46 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	3308      	adds	r3, #8
 8003f30:	60fb      	str	r3, [r7, #12]
 8003f32:	e002      	b.n	8003f3a <vListInsert+0x2e>
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	685b      	ldr	r3, [r3, #4]
 8003f38:	60fb      	str	r3, [r7, #12]
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	685b      	ldr	r3, [r3, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	68ba      	ldr	r2, [r7, #8]
 8003f42:	429a      	cmp	r2, r3
 8003f44:	d2f6      	bcs.n	8003f34 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	685a      	ldr	r2, [r3, #4]
 8003f4a:	683b      	ldr	r3, [r7, #0]
 8003f4c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003f4e:	683b      	ldr	r3, [r7, #0]
 8003f50:	685b      	ldr	r3, [r3, #4]
 8003f52:	683a      	ldr	r2, [r7, #0]
 8003f54:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003f56:	683b      	ldr	r3, [r7, #0]
 8003f58:	68fa      	ldr	r2, [r7, #12]
 8003f5a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	683a      	ldr	r2, [r7, #0]
 8003f60:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003f62:	683b      	ldr	r3, [r7, #0]
 8003f64:	687a      	ldr	r2, [r7, #4]
 8003f66:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	1c5a      	adds	r2, r3, #1
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	601a      	str	r2, [r3, #0]
}
 8003f72:	bf00      	nop
 8003f74:	3714      	adds	r7, #20
 8003f76:	46bd      	mov	sp, r7
 8003f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7c:	4770      	bx	lr

08003f7e <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003f7e:	b480      	push	{r7}
 8003f80:	b085      	sub	sp, #20
 8003f82:	af00      	add	r7, sp, #0
 8003f84:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	691b      	ldr	r3, [r3, #16]
 8003f8a:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	685b      	ldr	r3, [r3, #4]
 8003f90:	687a      	ldr	r2, [r7, #4]
 8003f92:	6892      	ldr	r2, [r2, #8]
 8003f94:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	689b      	ldr	r3, [r3, #8]
 8003f9a:	687a      	ldr	r2, [r7, #4]
 8003f9c:	6852      	ldr	r2, [r2, #4]
 8003f9e:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	685b      	ldr	r3, [r3, #4]
 8003fa4:	687a      	ldr	r2, [r7, #4]
 8003fa6:	429a      	cmp	r2, r3
 8003fa8:	d103      	bne.n	8003fb2 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	689a      	ldr	r2, [r3, #8]
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	1e5a      	subs	r2, r3, #1
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	681b      	ldr	r3, [r3, #0]
}
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	3714      	adds	r7, #20
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd0:	4770      	bx	lr
	...

08003fd4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003fd4:	b580      	push	{r7, lr}
 8003fd6:	b084      	sub	sp, #16
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	6078      	str	r0, [r7, #4]
 8003fdc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d10a      	bne.n	8003ffe <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003fe8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fec:	f383 8811 	msr	BASEPRI, r3
 8003ff0:	f3bf 8f6f 	isb	sy
 8003ff4:	f3bf 8f4f 	dsb	sy
 8003ff8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8003ffa:	bf00      	nop
 8003ffc:	e7fe      	b.n	8003ffc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8003ffe:	f001 fd01 	bl	8005a04 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	681a      	ldr	r2, [r3, #0]
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800400a:	68f9      	ldr	r1, [r7, #12]
 800400c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800400e:	fb01 f303 	mul.w	r3, r1, r3
 8004012:	441a      	add	r2, r3
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	2200      	movs	r2, #0
 800401c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	681a      	ldr	r2, [r3, #0]
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	681a      	ldr	r2, [r3, #0]
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800402e:	3b01      	subs	r3, #1
 8004030:	68f9      	ldr	r1, [r7, #12]
 8004032:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004034:	fb01 f303 	mul.w	r3, r1, r3
 8004038:	441a      	add	r2, r3
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	22ff      	movs	r2, #255	; 0xff
 8004042:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	22ff      	movs	r2, #255	; 0xff
 800404a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800404e:	683b      	ldr	r3, [r7, #0]
 8004050:	2b00      	cmp	r3, #0
 8004052:	d114      	bne.n	800407e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	691b      	ldr	r3, [r3, #16]
 8004058:	2b00      	cmp	r3, #0
 800405a:	d01a      	beq.n	8004092 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	3310      	adds	r3, #16
 8004060:	4618      	mov	r0, r3
 8004062:	f000 ffc1 	bl	8004fe8 <xTaskRemoveFromEventList>
 8004066:	4603      	mov	r3, r0
 8004068:	2b00      	cmp	r3, #0
 800406a:	d012      	beq.n	8004092 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800406c:	4b0c      	ldr	r3, [pc, #48]	; (80040a0 <xQueueGenericReset+0xcc>)
 800406e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004072:	601a      	str	r2, [r3, #0]
 8004074:	f3bf 8f4f 	dsb	sy
 8004078:	f3bf 8f6f 	isb	sy
 800407c:	e009      	b.n	8004092 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	3310      	adds	r3, #16
 8004082:	4618      	mov	r0, r3
 8004084:	f7ff fef1 	bl	8003e6a <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	3324      	adds	r3, #36	; 0x24
 800408c:	4618      	mov	r0, r3
 800408e:	f7ff feec 	bl	8003e6a <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004092:	f001 fce7 	bl	8005a64 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004096:	2301      	movs	r3, #1
}
 8004098:	4618      	mov	r0, r3
 800409a:	3710      	adds	r7, #16
 800409c:	46bd      	mov	sp, r7
 800409e:	bd80      	pop	{r7, pc}
 80040a0:	e000ed04 	.word	0xe000ed04

080040a4 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80040a4:	b580      	push	{r7, lr}
 80040a6:	b08a      	sub	sp, #40	; 0x28
 80040a8:	af02      	add	r7, sp, #8
 80040aa:	60f8      	str	r0, [r7, #12]
 80040ac:	60b9      	str	r1, [r7, #8]
 80040ae:	4613      	mov	r3, r2
 80040b0:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d10a      	bne.n	80040ce <xQueueGenericCreate+0x2a>
	__asm volatile
 80040b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040bc:	f383 8811 	msr	BASEPRI, r3
 80040c0:	f3bf 8f6f 	isb	sy
 80040c4:	f3bf 8f4f 	dsb	sy
 80040c8:	613b      	str	r3, [r7, #16]
}
 80040ca:	bf00      	nop
 80040cc:	e7fe      	b.n	80040cc <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	68ba      	ldr	r2, [r7, #8]
 80040d2:	fb02 f303 	mul.w	r3, r2, r3
 80040d6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80040d8:	69fb      	ldr	r3, [r7, #28]
 80040da:	3348      	adds	r3, #72	; 0x48
 80040dc:	4618      	mov	r0, r3
 80040de:	f001 fd73 	bl	8005bc8 <pvPortMalloc>
 80040e2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80040e4:	69bb      	ldr	r3, [r7, #24]
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d011      	beq.n	800410e <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80040ea:	69bb      	ldr	r3, [r7, #24]
 80040ec:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80040ee:	697b      	ldr	r3, [r7, #20]
 80040f0:	3348      	adds	r3, #72	; 0x48
 80040f2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80040f4:	69bb      	ldr	r3, [r7, #24]
 80040f6:	2200      	movs	r2, #0
 80040f8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80040fc:	79fa      	ldrb	r2, [r7, #7]
 80040fe:	69bb      	ldr	r3, [r7, #24]
 8004100:	9300      	str	r3, [sp, #0]
 8004102:	4613      	mov	r3, r2
 8004104:	697a      	ldr	r2, [r7, #20]
 8004106:	68b9      	ldr	r1, [r7, #8]
 8004108:	68f8      	ldr	r0, [r7, #12]
 800410a:	f000 f805 	bl	8004118 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800410e:	69bb      	ldr	r3, [r7, #24]
	}
 8004110:	4618      	mov	r0, r3
 8004112:	3720      	adds	r7, #32
 8004114:	46bd      	mov	sp, r7
 8004116:	bd80      	pop	{r7, pc}

08004118 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004118:	b580      	push	{r7, lr}
 800411a:	b084      	sub	sp, #16
 800411c:	af00      	add	r7, sp, #0
 800411e:	60f8      	str	r0, [r7, #12]
 8004120:	60b9      	str	r1, [r7, #8]
 8004122:	607a      	str	r2, [r7, #4]
 8004124:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004126:	68bb      	ldr	r3, [r7, #8]
 8004128:	2b00      	cmp	r3, #0
 800412a:	d103      	bne.n	8004134 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800412c:	69bb      	ldr	r3, [r7, #24]
 800412e:	69ba      	ldr	r2, [r7, #24]
 8004130:	601a      	str	r2, [r3, #0]
 8004132:	e002      	b.n	800413a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004134:	69bb      	ldr	r3, [r7, #24]
 8004136:	687a      	ldr	r2, [r7, #4]
 8004138:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800413a:	69bb      	ldr	r3, [r7, #24]
 800413c:	68fa      	ldr	r2, [r7, #12]
 800413e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004140:	69bb      	ldr	r3, [r7, #24]
 8004142:	68ba      	ldr	r2, [r7, #8]
 8004144:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004146:	2101      	movs	r1, #1
 8004148:	69b8      	ldr	r0, [r7, #24]
 800414a:	f7ff ff43 	bl	8003fd4 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800414e:	bf00      	nop
 8004150:	3710      	adds	r7, #16
 8004152:	46bd      	mov	sp, r7
 8004154:	bd80      	pop	{r7, pc}

08004156 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8004156:	b580      	push	{r7, lr}
 8004158:	b082      	sub	sp, #8
 800415a:	af00      	add	r7, sp, #0
 800415c:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	2b00      	cmp	r3, #0
 8004162:	d00e      	beq.n	8004182 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2200      	movs	r2, #0
 8004168:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	2200      	movs	r2, #0
 800416e:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2200      	movs	r2, #0
 8004174:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8004176:	2300      	movs	r3, #0
 8004178:	2200      	movs	r2, #0
 800417a:	2100      	movs	r1, #0
 800417c:	6878      	ldr	r0, [r7, #4]
 800417e:	f000 f81d 	bl	80041bc <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8004182:	bf00      	nop
 8004184:	3708      	adds	r7, #8
 8004186:	46bd      	mov	sp, r7
 8004188:	bd80      	pop	{r7, pc}

0800418a <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800418a:	b580      	push	{r7, lr}
 800418c:	b086      	sub	sp, #24
 800418e:	af00      	add	r7, sp, #0
 8004190:	4603      	mov	r3, r0
 8004192:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8004194:	2301      	movs	r3, #1
 8004196:	617b      	str	r3, [r7, #20]
 8004198:	2300      	movs	r3, #0
 800419a:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800419c:	79fb      	ldrb	r3, [r7, #7]
 800419e:	461a      	mov	r2, r3
 80041a0:	6939      	ldr	r1, [r7, #16]
 80041a2:	6978      	ldr	r0, [r7, #20]
 80041a4:	f7ff ff7e 	bl	80040a4 <xQueueGenericCreate>
 80041a8:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80041aa:	68f8      	ldr	r0, [r7, #12]
 80041ac:	f7ff ffd3 	bl	8004156 <prvInitialiseMutex>

		return xNewQueue;
 80041b0:	68fb      	ldr	r3, [r7, #12]
	}
 80041b2:	4618      	mov	r0, r3
 80041b4:	3718      	adds	r7, #24
 80041b6:	46bd      	mov	sp, r7
 80041b8:	bd80      	pop	{r7, pc}
	...

080041bc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80041bc:	b580      	push	{r7, lr}
 80041be:	b08e      	sub	sp, #56	; 0x38
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	60f8      	str	r0, [r7, #12]
 80041c4:	60b9      	str	r1, [r7, #8]
 80041c6:	607a      	str	r2, [r7, #4]
 80041c8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80041ca:	2300      	movs	r3, #0
 80041cc:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80041d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d10a      	bne.n	80041ee <xQueueGenericSend+0x32>
	__asm volatile
 80041d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041dc:	f383 8811 	msr	BASEPRI, r3
 80041e0:	f3bf 8f6f 	isb	sy
 80041e4:	f3bf 8f4f 	dsb	sy
 80041e8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80041ea:	bf00      	nop
 80041ec:	e7fe      	b.n	80041ec <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80041ee:	68bb      	ldr	r3, [r7, #8]
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d103      	bne.n	80041fc <xQueueGenericSend+0x40>
 80041f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d101      	bne.n	8004200 <xQueueGenericSend+0x44>
 80041fc:	2301      	movs	r3, #1
 80041fe:	e000      	b.n	8004202 <xQueueGenericSend+0x46>
 8004200:	2300      	movs	r3, #0
 8004202:	2b00      	cmp	r3, #0
 8004204:	d10a      	bne.n	800421c <xQueueGenericSend+0x60>
	__asm volatile
 8004206:	f04f 0350 	mov.w	r3, #80	; 0x50
 800420a:	f383 8811 	msr	BASEPRI, r3
 800420e:	f3bf 8f6f 	isb	sy
 8004212:	f3bf 8f4f 	dsb	sy
 8004216:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004218:	bf00      	nop
 800421a:	e7fe      	b.n	800421a <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800421c:	683b      	ldr	r3, [r7, #0]
 800421e:	2b02      	cmp	r3, #2
 8004220:	d103      	bne.n	800422a <xQueueGenericSend+0x6e>
 8004222:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004224:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004226:	2b01      	cmp	r3, #1
 8004228:	d101      	bne.n	800422e <xQueueGenericSend+0x72>
 800422a:	2301      	movs	r3, #1
 800422c:	e000      	b.n	8004230 <xQueueGenericSend+0x74>
 800422e:	2300      	movs	r3, #0
 8004230:	2b00      	cmp	r3, #0
 8004232:	d10a      	bne.n	800424a <xQueueGenericSend+0x8e>
	__asm volatile
 8004234:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004238:	f383 8811 	msr	BASEPRI, r3
 800423c:	f3bf 8f6f 	isb	sy
 8004240:	f3bf 8f4f 	dsb	sy
 8004244:	623b      	str	r3, [r7, #32]
}
 8004246:	bf00      	nop
 8004248:	e7fe      	b.n	8004248 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800424a:	f001 f889 	bl	8005360 <xTaskGetSchedulerState>
 800424e:	4603      	mov	r3, r0
 8004250:	2b00      	cmp	r3, #0
 8004252:	d102      	bne.n	800425a <xQueueGenericSend+0x9e>
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	2b00      	cmp	r3, #0
 8004258:	d101      	bne.n	800425e <xQueueGenericSend+0xa2>
 800425a:	2301      	movs	r3, #1
 800425c:	e000      	b.n	8004260 <xQueueGenericSend+0xa4>
 800425e:	2300      	movs	r3, #0
 8004260:	2b00      	cmp	r3, #0
 8004262:	d10a      	bne.n	800427a <xQueueGenericSend+0xbe>
	__asm volatile
 8004264:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004268:	f383 8811 	msr	BASEPRI, r3
 800426c:	f3bf 8f6f 	isb	sy
 8004270:	f3bf 8f4f 	dsb	sy
 8004274:	61fb      	str	r3, [r7, #28]
}
 8004276:	bf00      	nop
 8004278:	e7fe      	b.n	8004278 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800427a:	f001 fbc3 	bl	8005a04 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800427e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004280:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004282:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004284:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004286:	429a      	cmp	r2, r3
 8004288:	d302      	bcc.n	8004290 <xQueueGenericSend+0xd4>
 800428a:	683b      	ldr	r3, [r7, #0]
 800428c:	2b02      	cmp	r3, #2
 800428e:	d129      	bne.n	80042e4 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004290:	683a      	ldr	r2, [r7, #0]
 8004292:	68b9      	ldr	r1, [r7, #8]
 8004294:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004296:	f000 f9b3 	bl	8004600 <prvCopyDataToQueue>
 800429a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800429c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800429e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d010      	beq.n	80042c6 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80042a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042a6:	3324      	adds	r3, #36	; 0x24
 80042a8:	4618      	mov	r0, r3
 80042aa:	f000 fe9d 	bl	8004fe8 <xTaskRemoveFromEventList>
 80042ae:	4603      	mov	r3, r0
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d013      	beq.n	80042dc <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80042b4:	4b3f      	ldr	r3, [pc, #252]	; (80043b4 <xQueueGenericSend+0x1f8>)
 80042b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80042ba:	601a      	str	r2, [r3, #0]
 80042bc:	f3bf 8f4f 	dsb	sy
 80042c0:	f3bf 8f6f 	isb	sy
 80042c4:	e00a      	b.n	80042dc <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80042c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d007      	beq.n	80042dc <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80042cc:	4b39      	ldr	r3, [pc, #228]	; (80043b4 <xQueueGenericSend+0x1f8>)
 80042ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80042d2:	601a      	str	r2, [r3, #0]
 80042d4:	f3bf 8f4f 	dsb	sy
 80042d8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80042dc:	f001 fbc2 	bl	8005a64 <vPortExitCritical>
				return pdPASS;
 80042e0:	2301      	movs	r3, #1
 80042e2:	e063      	b.n	80043ac <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d103      	bne.n	80042f2 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80042ea:	f001 fbbb 	bl	8005a64 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80042ee:	2300      	movs	r3, #0
 80042f0:	e05c      	b.n	80043ac <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80042f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d106      	bne.n	8004306 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80042f8:	f107 0314 	add.w	r3, r7, #20
 80042fc:	4618      	mov	r0, r3
 80042fe:	f000 fed5 	bl	80050ac <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004302:	2301      	movs	r3, #1
 8004304:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004306:	f001 fbad 	bl	8005a64 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800430a:	f000 fc8b 	bl	8004c24 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800430e:	f001 fb79 	bl	8005a04 <vPortEnterCritical>
 8004312:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004314:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004318:	b25b      	sxtb	r3, r3
 800431a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800431e:	d103      	bne.n	8004328 <xQueueGenericSend+0x16c>
 8004320:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004322:	2200      	movs	r2, #0
 8004324:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004328:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800432a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800432e:	b25b      	sxtb	r3, r3
 8004330:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004334:	d103      	bne.n	800433e <xQueueGenericSend+0x182>
 8004336:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004338:	2200      	movs	r2, #0
 800433a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800433e:	f001 fb91 	bl	8005a64 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004342:	1d3a      	adds	r2, r7, #4
 8004344:	f107 0314 	add.w	r3, r7, #20
 8004348:	4611      	mov	r1, r2
 800434a:	4618      	mov	r0, r3
 800434c:	f000 fec4 	bl	80050d8 <xTaskCheckForTimeOut>
 8004350:	4603      	mov	r3, r0
 8004352:	2b00      	cmp	r3, #0
 8004354:	d124      	bne.n	80043a0 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004356:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004358:	f000 fa24 	bl	80047a4 <prvIsQueueFull>
 800435c:	4603      	mov	r3, r0
 800435e:	2b00      	cmp	r3, #0
 8004360:	d018      	beq.n	8004394 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004362:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004364:	3310      	adds	r3, #16
 8004366:	687a      	ldr	r2, [r7, #4]
 8004368:	4611      	mov	r1, r2
 800436a:	4618      	mov	r0, r3
 800436c:	f000 fe18 	bl	8004fa0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004370:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004372:	f000 f9af 	bl	80046d4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004376:	f000 fc63 	bl	8004c40 <xTaskResumeAll>
 800437a:	4603      	mov	r3, r0
 800437c:	2b00      	cmp	r3, #0
 800437e:	f47f af7c 	bne.w	800427a <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8004382:	4b0c      	ldr	r3, [pc, #48]	; (80043b4 <xQueueGenericSend+0x1f8>)
 8004384:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004388:	601a      	str	r2, [r3, #0]
 800438a:	f3bf 8f4f 	dsb	sy
 800438e:	f3bf 8f6f 	isb	sy
 8004392:	e772      	b.n	800427a <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004394:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004396:	f000 f99d 	bl	80046d4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800439a:	f000 fc51 	bl	8004c40 <xTaskResumeAll>
 800439e:	e76c      	b.n	800427a <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80043a0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80043a2:	f000 f997 	bl	80046d4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80043a6:	f000 fc4b 	bl	8004c40 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80043aa:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80043ac:	4618      	mov	r0, r3
 80043ae:	3738      	adds	r7, #56	; 0x38
 80043b0:	46bd      	mov	sp, r7
 80043b2:	bd80      	pop	{r7, pc}
 80043b4:	e000ed04 	.word	0xe000ed04

080043b8 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80043b8:	b580      	push	{r7, lr}
 80043ba:	b08e      	sub	sp, #56	; 0x38
 80043bc:	af00      	add	r7, sp, #0
 80043be:	6078      	str	r0, [r7, #4]
 80043c0:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80043c2:	2300      	movs	r3, #0
 80043c4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80043ca:	2300      	movs	r3, #0
 80043cc:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80043ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d10a      	bne.n	80043ea <xQueueSemaphoreTake+0x32>
	__asm volatile
 80043d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043d8:	f383 8811 	msr	BASEPRI, r3
 80043dc:	f3bf 8f6f 	isb	sy
 80043e0:	f3bf 8f4f 	dsb	sy
 80043e4:	623b      	str	r3, [r7, #32]
}
 80043e6:	bf00      	nop
 80043e8:	e7fe      	b.n	80043e8 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80043ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d00a      	beq.n	8004408 <xQueueSemaphoreTake+0x50>
	__asm volatile
 80043f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043f6:	f383 8811 	msr	BASEPRI, r3
 80043fa:	f3bf 8f6f 	isb	sy
 80043fe:	f3bf 8f4f 	dsb	sy
 8004402:	61fb      	str	r3, [r7, #28]
}
 8004404:	bf00      	nop
 8004406:	e7fe      	b.n	8004406 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004408:	f000 ffaa 	bl	8005360 <xTaskGetSchedulerState>
 800440c:	4603      	mov	r3, r0
 800440e:	2b00      	cmp	r3, #0
 8004410:	d102      	bne.n	8004418 <xQueueSemaphoreTake+0x60>
 8004412:	683b      	ldr	r3, [r7, #0]
 8004414:	2b00      	cmp	r3, #0
 8004416:	d101      	bne.n	800441c <xQueueSemaphoreTake+0x64>
 8004418:	2301      	movs	r3, #1
 800441a:	e000      	b.n	800441e <xQueueSemaphoreTake+0x66>
 800441c:	2300      	movs	r3, #0
 800441e:	2b00      	cmp	r3, #0
 8004420:	d10a      	bne.n	8004438 <xQueueSemaphoreTake+0x80>
	__asm volatile
 8004422:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004426:	f383 8811 	msr	BASEPRI, r3
 800442a:	f3bf 8f6f 	isb	sy
 800442e:	f3bf 8f4f 	dsb	sy
 8004432:	61bb      	str	r3, [r7, #24]
}
 8004434:	bf00      	nop
 8004436:	e7fe      	b.n	8004436 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004438:	f001 fae4 	bl	8005a04 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800443c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800443e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004440:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8004442:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004444:	2b00      	cmp	r3, #0
 8004446:	d024      	beq.n	8004492 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8004448:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800444a:	1e5a      	subs	r2, r3, #1
 800444c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800444e:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004450:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	2b00      	cmp	r3, #0
 8004456:	d104      	bne.n	8004462 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8004458:	f001 f92a 	bl	80056b0 <pvTaskIncrementMutexHeldCount>
 800445c:	4602      	mov	r2, r0
 800445e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004460:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004462:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004464:	691b      	ldr	r3, [r3, #16]
 8004466:	2b00      	cmp	r3, #0
 8004468:	d00f      	beq.n	800448a <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800446a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800446c:	3310      	adds	r3, #16
 800446e:	4618      	mov	r0, r3
 8004470:	f000 fdba 	bl	8004fe8 <xTaskRemoveFromEventList>
 8004474:	4603      	mov	r3, r0
 8004476:	2b00      	cmp	r3, #0
 8004478:	d007      	beq.n	800448a <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800447a:	4b54      	ldr	r3, [pc, #336]	; (80045cc <xQueueSemaphoreTake+0x214>)
 800447c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004480:	601a      	str	r2, [r3, #0]
 8004482:	f3bf 8f4f 	dsb	sy
 8004486:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800448a:	f001 faeb 	bl	8005a64 <vPortExitCritical>
				return pdPASS;
 800448e:	2301      	movs	r3, #1
 8004490:	e097      	b.n	80045c2 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004492:	683b      	ldr	r3, [r7, #0]
 8004494:	2b00      	cmp	r3, #0
 8004496:	d111      	bne.n	80044bc <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8004498:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800449a:	2b00      	cmp	r3, #0
 800449c:	d00a      	beq.n	80044b4 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800449e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044a2:	f383 8811 	msr	BASEPRI, r3
 80044a6:	f3bf 8f6f 	isb	sy
 80044aa:	f3bf 8f4f 	dsb	sy
 80044ae:	617b      	str	r3, [r7, #20]
}
 80044b0:	bf00      	nop
 80044b2:	e7fe      	b.n	80044b2 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80044b4:	f001 fad6 	bl	8005a64 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80044b8:	2300      	movs	r3, #0
 80044ba:	e082      	b.n	80045c2 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 80044bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d106      	bne.n	80044d0 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80044c2:	f107 030c 	add.w	r3, r7, #12
 80044c6:	4618      	mov	r0, r3
 80044c8:	f000 fdf0 	bl	80050ac <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80044cc:	2301      	movs	r3, #1
 80044ce:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80044d0:	f001 fac8 	bl	8005a64 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80044d4:	f000 fba6 	bl	8004c24 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80044d8:	f001 fa94 	bl	8005a04 <vPortEnterCritical>
 80044dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044de:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80044e2:	b25b      	sxtb	r3, r3
 80044e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044e8:	d103      	bne.n	80044f2 <xQueueSemaphoreTake+0x13a>
 80044ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044ec:	2200      	movs	r2, #0
 80044ee:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80044f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044f4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80044f8:	b25b      	sxtb	r3, r3
 80044fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044fe:	d103      	bne.n	8004508 <xQueueSemaphoreTake+0x150>
 8004500:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004502:	2200      	movs	r2, #0
 8004504:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004508:	f001 faac 	bl	8005a64 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800450c:	463a      	mov	r2, r7
 800450e:	f107 030c 	add.w	r3, r7, #12
 8004512:	4611      	mov	r1, r2
 8004514:	4618      	mov	r0, r3
 8004516:	f000 fddf 	bl	80050d8 <xTaskCheckForTimeOut>
 800451a:	4603      	mov	r3, r0
 800451c:	2b00      	cmp	r3, #0
 800451e:	d132      	bne.n	8004586 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004520:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004522:	f000 f929 	bl	8004778 <prvIsQueueEmpty>
 8004526:	4603      	mov	r3, r0
 8004528:	2b00      	cmp	r3, #0
 800452a:	d026      	beq.n	800457a <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800452c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	2b00      	cmp	r3, #0
 8004532:	d109      	bne.n	8004548 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8004534:	f001 fa66 	bl	8005a04 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004538:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800453a:	689b      	ldr	r3, [r3, #8]
 800453c:	4618      	mov	r0, r3
 800453e:	f000 ff2d 	bl	800539c <xTaskPriorityInherit>
 8004542:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8004544:	f001 fa8e 	bl	8005a64 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004548:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800454a:	3324      	adds	r3, #36	; 0x24
 800454c:	683a      	ldr	r2, [r7, #0]
 800454e:	4611      	mov	r1, r2
 8004550:	4618      	mov	r0, r3
 8004552:	f000 fd25 	bl	8004fa0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004556:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004558:	f000 f8bc 	bl	80046d4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800455c:	f000 fb70 	bl	8004c40 <xTaskResumeAll>
 8004560:	4603      	mov	r3, r0
 8004562:	2b00      	cmp	r3, #0
 8004564:	f47f af68 	bne.w	8004438 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8004568:	4b18      	ldr	r3, [pc, #96]	; (80045cc <xQueueSemaphoreTake+0x214>)
 800456a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800456e:	601a      	str	r2, [r3, #0]
 8004570:	f3bf 8f4f 	dsb	sy
 8004574:	f3bf 8f6f 	isb	sy
 8004578:	e75e      	b.n	8004438 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800457a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800457c:	f000 f8aa 	bl	80046d4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004580:	f000 fb5e 	bl	8004c40 <xTaskResumeAll>
 8004584:	e758      	b.n	8004438 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8004586:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004588:	f000 f8a4 	bl	80046d4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800458c:	f000 fb58 	bl	8004c40 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004590:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004592:	f000 f8f1 	bl	8004778 <prvIsQueueEmpty>
 8004596:	4603      	mov	r3, r0
 8004598:	2b00      	cmp	r3, #0
 800459a:	f43f af4d 	beq.w	8004438 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800459e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d00d      	beq.n	80045c0 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 80045a4:	f001 fa2e 	bl	8005a04 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80045a8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80045aa:	f000 f811 	bl	80045d0 <prvGetDisinheritPriorityAfterTimeout>
 80045ae:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80045b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045b2:	689b      	ldr	r3, [r3, #8]
 80045b4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80045b6:	4618      	mov	r0, r3
 80045b8:	f000 ffec 	bl	8005594 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80045bc:	f001 fa52 	bl	8005a64 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80045c0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80045c2:	4618      	mov	r0, r3
 80045c4:	3738      	adds	r7, #56	; 0x38
 80045c6:	46bd      	mov	sp, r7
 80045c8:	bd80      	pop	{r7, pc}
 80045ca:	bf00      	nop
 80045cc:	e000ed04 	.word	0xe000ed04

080045d0 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80045d0:	b480      	push	{r7}
 80045d2:	b085      	sub	sp, #20
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d006      	beq.n	80045ee <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f1c3 0307 	rsb	r3, r3, #7
 80045ea:	60fb      	str	r3, [r7, #12]
 80045ec:	e001      	b.n	80045f2 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80045ee:	2300      	movs	r3, #0
 80045f0:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80045f2:	68fb      	ldr	r3, [r7, #12]
	}
 80045f4:	4618      	mov	r0, r3
 80045f6:	3714      	adds	r7, #20
 80045f8:	46bd      	mov	sp, r7
 80045fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045fe:	4770      	bx	lr

08004600 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004600:	b580      	push	{r7, lr}
 8004602:	b086      	sub	sp, #24
 8004604:	af00      	add	r7, sp, #0
 8004606:	60f8      	str	r0, [r7, #12]
 8004608:	60b9      	str	r1, [r7, #8]
 800460a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800460c:	2300      	movs	r3, #0
 800460e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004614:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800461a:	2b00      	cmp	r3, #0
 800461c:	d10d      	bne.n	800463a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	2b00      	cmp	r3, #0
 8004624:	d14d      	bne.n	80046c2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	689b      	ldr	r3, [r3, #8]
 800462a:	4618      	mov	r0, r3
 800462c:	f000 ff2c 	bl	8005488 <xTaskPriorityDisinherit>
 8004630:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	2200      	movs	r2, #0
 8004636:	609a      	str	r2, [r3, #8]
 8004638:	e043      	b.n	80046c2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	2b00      	cmp	r3, #0
 800463e:	d119      	bne.n	8004674 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	6858      	ldr	r0, [r3, #4]
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004648:	461a      	mov	r2, r3
 800464a:	68b9      	ldr	r1, [r7, #8]
 800464c:	f001 feae 	bl	80063ac <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	685a      	ldr	r2, [r3, #4]
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004658:	441a      	add	r2, r3
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	685a      	ldr	r2, [r3, #4]
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	689b      	ldr	r3, [r3, #8]
 8004666:	429a      	cmp	r2, r3
 8004668:	d32b      	bcc.n	80046c2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	681a      	ldr	r2, [r3, #0]
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	605a      	str	r2, [r3, #4]
 8004672:	e026      	b.n	80046c2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	68d8      	ldr	r0, [r3, #12]
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800467c:	461a      	mov	r2, r3
 800467e:	68b9      	ldr	r1, [r7, #8]
 8004680:	f001 fe94 	bl	80063ac <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	68da      	ldr	r2, [r3, #12]
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800468c:	425b      	negs	r3, r3
 800468e:	441a      	add	r2, r3
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	68da      	ldr	r2, [r3, #12]
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	429a      	cmp	r2, r3
 800469e:	d207      	bcs.n	80046b0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	689a      	ldr	r2, [r3, #8]
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046a8:	425b      	negs	r3, r3
 80046aa:	441a      	add	r2, r3
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2b02      	cmp	r3, #2
 80046b4:	d105      	bne.n	80046c2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80046b6:	693b      	ldr	r3, [r7, #16]
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d002      	beq.n	80046c2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80046bc:	693b      	ldr	r3, [r7, #16]
 80046be:	3b01      	subs	r3, #1
 80046c0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80046c2:	693b      	ldr	r3, [r7, #16]
 80046c4:	1c5a      	adds	r2, r3, #1
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80046ca:	697b      	ldr	r3, [r7, #20]
}
 80046cc:	4618      	mov	r0, r3
 80046ce:	3718      	adds	r7, #24
 80046d0:	46bd      	mov	sp, r7
 80046d2:	bd80      	pop	{r7, pc}

080046d4 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80046d4:	b580      	push	{r7, lr}
 80046d6:	b084      	sub	sp, #16
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80046dc:	f001 f992 	bl	8005a04 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80046e6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80046e8:	e011      	b.n	800470e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d012      	beq.n	8004718 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	3324      	adds	r3, #36	; 0x24
 80046f6:	4618      	mov	r0, r3
 80046f8:	f000 fc76 	bl	8004fe8 <xTaskRemoveFromEventList>
 80046fc:	4603      	mov	r3, r0
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d001      	beq.n	8004706 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004702:	f000 fd4b 	bl	800519c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004706:	7bfb      	ldrb	r3, [r7, #15]
 8004708:	3b01      	subs	r3, #1
 800470a:	b2db      	uxtb	r3, r3
 800470c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800470e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004712:	2b00      	cmp	r3, #0
 8004714:	dce9      	bgt.n	80046ea <prvUnlockQueue+0x16>
 8004716:	e000      	b.n	800471a <prvUnlockQueue+0x46>
					break;
 8004718:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	22ff      	movs	r2, #255	; 0xff
 800471e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8004722:	f001 f99f 	bl	8005a64 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004726:	f001 f96d 	bl	8005a04 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004730:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004732:	e011      	b.n	8004758 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	691b      	ldr	r3, [r3, #16]
 8004738:	2b00      	cmp	r3, #0
 800473a:	d012      	beq.n	8004762 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	3310      	adds	r3, #16
 8004740:	4618      	mov	r0, r3
 8004742:	f000 fc51 	bl	8004fe8 <xTaskRemoveFromEventList>
 8004746:	4603      	mov	r3, r0
 8004748:	2b00      	cmp	r3, #0
 800474a:	d001      	beq.n	8004750 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800474c:	f000 fd26 	bl	800519c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004750:	7bbb      	ldrb	r3, [r7, #14]
 8004752:	3b01      	subs	r3, #1
 8004754:	b2db      	uxtb	r3, r3
 8004756:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004758:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800475c:	2b00      	cmp	r3, #0
 800475e:	dce9      	bgt.n	8004734 <prvUnlockQueue+0x60>
 8004760:	e000      	b.n	8004764 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004762:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	22ff      	movs	r2, #255	; 0xff
 8004768:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800476c:	f001 f97a 	bl	8005a64 <vPortExitCritical>
}
 8004770:	bf00      	nop
 8004772:	3710      	adds	r7, #16
 8004774:	46bd      	mov	sp, r7
 8004776:	bd80      	pop	{r7, pc}

08004778 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004778:	b580      	push	{r7, lr}
 800477a:	b084      	sub	sp, #16
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004780:	f001 f940 	bl	8005a04 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004788:	2b00      	cmp	r3, #0
 800478a:	d102      	bne.n	8004792 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800478c:	2301      	movs	r3, #1
 800478e:	60fb      	str	r3, [r7, #12]
 8004790:	e001      	b.n	8004796 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004792:	2300      	movs	r3, #0
 8004794:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004796:	f001 f965 	bl	8005a64 <vPortExitCritical>

	return xReturn;
 800479a:	68fb      	ldr	r3, [r7, #12]
}
 800479c:	4618      	mov	r0, r3
 800479e:	3710      	adds	r7, #16
 80047a0:	46bd      	mov	sp, r7
 80047a2:	bd80      	pop	{r7, pc}

080047a4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	b084      	sub	sp, #16
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80047ac:	f001 f92a 	bl	8005a04 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047b8:	429a      	cmp	r2, r3
 80047ba:	d102      	bne.n	80047c2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80047bc:	2301      	movs	r3, #1
 80047be:	60fb      	str	r3, [r7, #12]
 80047c0:	e001      	b.n	80047c6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80047c2:	2300      	movs	r3, #0
 80047c4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80047c6:	f001 f94d 	bl	8005a64 <vPortExitCritical>

	return xReturn;
 80047ca:	68fb      	ldr	r3, [r7, #12]
}
 80047cc:	4618      	mov	r0, r3
 80047ce:	3710      	adds	r7, #16
 80047d0:	46bd      	mov	sp, r7
 80047d2:	bd80      	pop	{r7, pc}

080047d4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b08e      	sub	sp, #56	; 0x38
 80047d8:	af04      	add	r7, sp, #16
 80047da:	60f8      	str	r0, [r7, #12]
 80047dc:	60b9      	str	r1, [r7, #8]
 80047de:	607a      	str	r2, [r7, #4]
 80047e0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80047e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d10a      	bne.n	80047fe <xTaskCreateStatic+0x2a>
	__asm volatile
 80047e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047ec:	f383 8811 	msr	BASEPRI, r3
 80047f0:	f3bf 8f6f 	isb	sy
 80047f4:	f3bf 8f4f 	dsb	sy
 80047f8:	623b      	str	r3, [r7, #32]
}
 80047fa:	bf00      	nop
 80047fc:	e7fe      	b.n	80047fc <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80047fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004800:	2b00      	cmp	r3, #0
 8004802:	d10a      	bne.n	800481a <xTaskCreateStatic+0x46>
	__asm volatile
 8004804:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004808:	f383 8811 	msr	BASEPRI, r3
 800480c:	f3bf 8f6f 	isb	sy
 8004810:	f3bf 8f4f 	dsb	sy
 8004814:	61fb      	str	r3, [r7, #28]
}
 8004816:	bf00      	nop
 8004818:	e7fe      	b.n	8004818 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800481a:	2354      	movs	r3, #84	; 0x54
 800481c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800481e:	693b      	ldr	r3, [r7, #16]
 8004820:	2b54      	cmp	r3, #84	; 0x54
 8004822:	d00a      	beq.n	800483a <xTaskCreateStatic+0x66>
	__asm volatile
 8004824:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004828:	f383 8811 	msr	BASEPRI, r3
 800482c:	f3bf 8f6f 	isb	sy
 8004830:	f3bf 8f4f 	dsb	sy
 8004834:	61bb      	str	r3, [r7, #24]
}
 8004836:	bf00      	nop
 8004838:	e7fe      	b.n	8004838 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800483a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800483c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800483e:	2b00      	cmp	r3, #0
 8004840:	d01e      	beq.n	8004880 <xTaskCreateStatic+0xac>
 8004842:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004844:	2b00      	cmp	r3, #0
 8004846:	d01b      	beq.n	8004880 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004848:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800484a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800484c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800484e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004850:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004852:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004854:	2202      	movs	r2, #2
 8004856:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800485a:	2300      	movs	r3, #0
 800485c:	9303      	str	r3, [sp, #12]
 800485e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004860:	9302      	str	r3, [sp, #8]
 8004862:	f107 0314 	add.w	r3, r7, #20
 8004866:	9301      	str	r3, [sp, #4]
 8004868:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800486a:	9300      	str	r3, [sp, #0]
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	687a      	ldr	r2, [r7, #4]
 8004870:	68b9      	ldr	r1, [r7, #8]
 8004872:	68f8      	ldr	r0, [r7, #12]
 8004874:	f000 f850 	bl	8004918 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004878:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800487a:	f000 f8d5 	bl	8004a28 <prvAddNewTaskToReadyList>
 800487e:	e001      	b.n	8004884 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8004880:	2300      	movs	r3, #0
 8004882:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004884:	697b      	ldr	r3, [r7, #20]
	}
 8004886:	4618      	mov	r0, r3
 8004888:	3728      	adds	r7, #40	; 0x28
 800488a:	46bd      	mov	sp, r7
 800488c:	bd80      	pop	{r7, pc}

0800488e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800488e:	b580      	push	{r7, lr}
 8004890:	b08c      	sub	sp, #48	; 0x30
 8004892:	af04      	add	r7, sp, #16
 8004894:	60f8      	str	r0, [r7, #12]
 8004896:	60b9      	str	r1, [r7, #8]
 8004898:	603b      	str	r3, [r7, #0]
 800489a:	4613      	mov	r3, r2
 800489c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800489e:	88fb      	ldrh	r3, [r7, #6]
 80048a0:	009b      	lsls	r3, r3, #2
 80048a2:	4618      	mov	r0, r3
 80048a4:	f001 f990 	bl	8005bc8 <pvPortMalloc>
 80048a8:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80048aa:	697b      	ldr	r3, [r7, #20]
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d00e      	beq.n	80048ce <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80048b0:	2054      	movs	r0, #84	; 0x54
 80048b2:	f001 f989 	bl	8005bc8 <pvPortMalloc>
 80048b6:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80048b8:	69fb      	ldr	r3, [r7, #28]
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d003      	beq.n	80048c6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80048be:	69fb      	ldr	r3, [r7, #28]
 80048c0:	697a      	ldr	r2, [r7, #20]
 80048c2:	631a      	str	r2, [r3, #48]	; 0x30
 80048c4:	e005      	b.n	80048d2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80048c6:	6978      	ldr	r0, [r7, #20]
 80048c8:	f001 fa4a 	bl	8005d60 <vPortFree>
 80048cc:	e001      	b.n	80048d2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80048ce:	2300      	movs	r3, #0
 80048d0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80048d2:	69fb      	ldr	r3, [r7, #28]
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d017      	beq.n	8004908 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80048d8:	69fb      	ldr	r3, [r7, #28]
 80048da:	2200      	movs	r2, #0
 80048dc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80048e0:	88fa      	ldrh	r2, [r7, #6]
 80048e2:	2300      	movs	r3, #0
 80048e4:	9303      	str	r3, [sp, #12]
 80048e6:	69fb      	ldr	r3, [r7, #28]
 80048e8:	9302      	str	r3, [sp, #8]
 80048ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048ec:	9301      	str	r3, [sp, #4]
 80048ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048f0:	9300      	str	r3, [sp, #0]
 80048f2:	683b      	ldr	r3, [r7, #0]
 80048f4:	68b9      	ldr	r1, [r7, #8]
 80048f6:	68f8      	ldr	r0, [r7, #12]
 80048f8:	f000 f80e 	bl	8004918 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80048fc:	69f8      	ldr	r0, [r7, #28]
 80048fe:	f000 f893 	bl	8004a28 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004902:	2301      	movs	r3, #1
 8004904:	61bb      	str	r3, [r7, #24]
 8004906:	e002      	b.n	800490e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004908:	f04f 33ff 	mov.w	r3, #4294967295
 800490c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800490e:	69bb      	ldr	r3, [r7, #24]
	}
 8004910:	4618      	mov	r0, r3
 8004912:	3720      	adds	r7, #32
 8004914:	46bd      	mov	sp, r7
 8004916:	bd80      	pop	{r7, pc}

08004918 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004918:	b580      	push	{r7, lr}
 800491a:	b088      	sub	sp, #32
 800491c:	af00      	add	r7, sp, #0
 800491e:	60f8      	str	r0, [r7, #12]
 8004920:	60b9      	str	r1, [r7, #8]
 8004922:	607a      	str	r2, [r7, #4]
 8004924:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004926:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004928:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004930:	3b01      	subs	r3, #1
 8004932:	009b      	lsls	r3, r3, #2
 8004934:	4413      	add	r3, r2
 8004936:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004938:	69bb      	ldr	r3, [r7, #24]
 800493a:	f023 0307 	bic.w	r3, r3, #7
 800493e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004940:	69bb      	ldr	r3, [r7, #24]
 8004942:	f003 0307 	and.w	r3, r3, #7
 8004946:	2b00      	cmp	r3, #0
 8004948:	d00a      	beq.n	8004960 <prvInitialiseNewTask+0x48>
	__asm volatile
 800494a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800494e:	f383 8811 	msr	BASEPRI, r3
 8004952:	f3bf 8f6f 	isb	sy
 8004956:	f3bf 8f4f 	dsb	sy
 800495a:	617b      	str	r3, [r7, #20]
}
 800495c:	bf00      	nop
 800495e:	e7fe      	b.n	800495e <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004960:	68bb      	ldr	r3, [r7, #8]
 8004962:	2b00      	cmp	r3, #0
 8004964:	d01f      	beq.n	80049a6 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004966:	2300      	movs	r3, #0
 8004968:	61fb      	str	r3, [r7, #28]
 800496a:	e012      	b.n	8004992 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800496c:	68ba      	ldr	r2, [r7, #8]
 800496e:	69fb      	ldr	r3, [r7, #28]
 8004970:	4413      	add	r3, r2
 8004972:	7819      	ldrb	r1, [r3, #0]
 8004974:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004976:	69fb      	ldr	r3, [r7, #28]
 8004978:	4413      	add	r3, r2
 800497a:	3334      	adds	r3, #52	; 0x34
 800497c:	460a      	mov	r2, r1
 800497e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004980:	68ba      	ldr	r2, [r7, #8]
 8004982:	69fb      	ldr	r3, [r7, #28]
 8004984:	4413      	add	r3, r2
 8004986:	781b      	ldrb	r3, [r3, #0]
 8004988:	2b00      	cmp	r3, #0
 800498a:	d006      	beq.n	800499a <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800498c:	69fb      	ldr	r3, [r7, #28]
 800498e:	3301      	adds	r3, #1
 8004990:	61fb      	str	r3, [r7, #28]
 8004992:	69fb      	ldr	r3, [r7, #28]
 8004994:	2b0f      	cmp	r3, #15
 8004996:	d9e9      	bls.n	800496c <prvInitialiseNewTask+0x54>
 8004998:	e000      	b.n	800499c <prvInitialiseNewTask+0x84>
			{
				break;
 800499a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800499c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800499e:	2200      	movs	r2, #0
 80049a0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80049a4:	e003      	b.n	80049ae <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80049a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049a8:	2200      	movs	r2, #0
 80049aa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80049ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049b0:	2b06      	cmp	r3, #6
 80049b2:	d901      	bls.n	80049b8 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80049b4:	2306      	movs	r3, #6
 80049b6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80049b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049ba:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80049bc:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80049be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049c0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80049c2:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80049c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049c6:	2200      	movs	r2, #0
 80049c8:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80049ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049cc:	3304      	adds	r3, #4
 80049ce:	4618      	mov	r0, r3
 80049d0:	f7ff fa6b 	bl	8003eaa <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80049d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049d6:	3318      	adds	r3, #24
 80049d8:	4618      	mov	r0, r3
 80049da:	f7ff fa66 	bl	8003eaa <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80049de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80049e2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80049e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049e6:	f1c3 0207 	rsb	r2, r3, #7
 80049ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049ec:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80049ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049f0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80049f2:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80049f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049f6:	2200      	movs	r2, #0
 80049f8:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80049fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049fc:	2200      	movs	r2, #0
 80049fe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004a02:	683a      	ldr	r2, [r7, #0]
 8004a04:	68f9      	ldr	r1, [r7, #12]
 8004a06:	69b8      	ldr	r0, [r7, #24]
 8004a08:	f000 fecc 	bl	80057a4 <pxPortInitialiseStack>
 8004a0c:	4602      	mov	r2, r0
 8004a0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a10:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004a12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d002      	beq.n	8004a1e <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004a18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a1a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004a1c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004a1e:	bf00      	nop
 8004a20:	3720      	adds	r7, #32
 8004a22:	46bd      	mov	sp, r7
 8004a24:	bd80      	pop	{r7, pc}
	...

08004a28 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004a28:	b580      	push	{r7, lr}
 8004a2a:	b082      	sub	sp, #8
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004a30:	f000 ffe8 	bl	8005a04 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004a34:	4b2a      	ldr	r3, [pc, #168]	; (8004ae0 <prvAddNewTaskToReadyList+0xb8>)
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	3301      	adds	r3, #1
 8004a3a:	4a29      	ldr	r2, [pc, #164]	; (8004ae0 <prvAddNewTaskToReadyList+0xb8>)
 8004a3c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004a3e:	4b29      	ldr	r3, [pc, #164]	; (8004ae4 <prvAddNewTaskToReadyList+0xbc>)
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d109      	bne.n	8004a5a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004a46:	4a27      	ldr	r2, [pc, #156]	; (8004ae4 <prvAddNewTaskToReadyList+0xbc>)
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004a4c:	4b24      	ldr	r3, [pc, #144]	; (8004ae0 <prvAddNewTaskToReadyList+0xb8>)
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	2b01      	cmp	r3, #1
 8004a52:	d110      	bne.n	8004a76 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004a54:	f000 fbc6 	bl	80051e4 <prvInitialiseTaskLists>
 8004a58:	e00d      	b.n	8004a76 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004a5a:	4b23      	ldr	r3, [pc, #140]	; (8004ae8 <prvAddNewTaskToReadyList+0xc0>)
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d109      	bne.n	8004a76 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004a62:	4b20      	ldr	r3, [pc, #128]	; (8004ae4 <prvAddNewTaskToReadyList+0xbc>)
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a6c:	429a      	cmp	r2, r3
 8004a6e:	d802      	bhi.n	8004a76 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004a70:	4a1c      	ldr	r2, [pc, #112]	; (8004ae4 <prvAddNewTaskToReadyList+0xbc>)
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004a76:	4b1d      	ldr	r3, [pc, #116]	; (8004aec <prvAddNewTaskToReadyList+0xc4>)
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	3301      	adds	r3, #1
 8004a7c:	4a1b      	ldr	r2, [pc, #108]	; (8004aec <prvAddNewTaskToReadyList+0xc4>)
 8004a7e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a84:	2201      	movs	r2, #1
 8004a86:	409a      	lsls	r2, r3
 8004a88:	4b19      	ldr	r3, [pc, #100]	; (8004af0 <prvAddNewTaskToReadyList+0xc8>)
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	4313      	orrs	r3, r2
 8004a8e:	4a18      	ldr	r2, [pc, #96]	; (8004af0 <prvAddNewTaskToReadyList+0xc8>)
 8004a90:	6013      	str	r3, [r2, #0]
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a96:	4613      	mov	r3, r2
 8004a98:	009b      	lsls	r3, r3, #2
 8004a9a:	4413      	add	r3, r2
 8004a9c:	009b      	lsls	r3, r3, #2
 8004a9e:	4a15      	ldr	r2, [pc, #84]	; (8004af4 <prvAddNewTaskToReadyList+0xcc>)
 8004aa0:	441a      	add	r2, r3
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	3304      	adds	r3, #4
 8004aa6:	4619      	mov	r1, r3
 8004aa8:	4610      	mov	r0, r2
 8004aaa:	f7ff fa0b 	bl	8003ec4 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004aae:	f000 ffd9 	bl	8005a64 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004ab2:	4b0d      	ldr	r3, [pc, #52]	; (8004ae8 <prvAddNewTaskToReadyList+0xc0>)
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d00e      	beq.n	8004ad8 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004aba:	4b0a      	ldr	r3, [pc, #40]	; (8004ae4 <prvAddNewTaskToReadyList+0xbc>)
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ac4:	429a      	cmp	r2, r3
 8004ac6:	d207      	bcs.n	8004ad8 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004ac8:	4b0b      	ldr	r3, [pc, #44]	; (8004af8 <prvAddNewTaskToReadyList+0xd0>)
 8004aca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004ace:	601a      	str	r2, [r3, #0]
 8004ad0:	f3bf 8f4f 	dsb	sy
 8004ad4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004ad8:	bf00      	nop
 8004ada:	3708      	adds	r7, #8
 8004adc:	46bd      	mov	sp, r7
 8004ade:	bd80      	pop	{r7, pc}
 8004ae0:	200003e8 	.word	0x200003e8
 8004ae4:	200002e8 	.word	0x200002e8
 8004ae8:	200003f4 	.word	0x200003f4
 8004aec:	20000404 	.word	0x20000404
 8004af0:	200003f0 	.word	0x200003f0
 8004af4:	200002ec 	.word	0x200002ec
 8004af8:	e000ed04 	.word	0xe000ed04

08004afc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004afc:	b580      	push	{r7, lr}
 8004afe:	b084      	sub	sp, #16
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004b04:	2300      	movs	r3, #0
 8004b06:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d017      	beq.n	8004b3e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004b0e:	4b13      	ldr	r3, [pc, #76]	; (8004b5c <vTaskDelay+0x60>)
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d00a      	beq.n	8004b2c <vTaskDelay+0x30>
	__asm volatile
 8004b16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b1a:	f383 8811 	msr	BASEPRI, r3
 8004b1e:	f3bf 8f6f 	isb	sy
 8004b22:	f3bf 8f4f 	dsb	sy
 8004b26:	60bb      	str	r3, [r7, #8]
}
 8004b28:	bf00      	nop
 8004b2a:	e7fe      	b.n	8004b2a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8004b2c:	f000 f87a 	bl	8004c24 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004b30:	2100      	movs	r1, #0
 8004b32:	6878      	ldr	r0, [r7, #4]
 8004b34:	f000 fdd0 	bl	80056d8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004b38:	f000 f882 	bl	8004c40 <xTaskResumeAll>
 8004b3c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d107      	bne.n	8004b54 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8004b44:	4b06      	ldr	r3, [pc, #24]	; (8004b60 <vTaskDelay+0x64>)
 8004b46:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004b4a:	601a      	str	r2, [r3, #0]
 8004b4c:	f3bf 8f4f 	dsb	sy
 8004b50:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004b54:	bf00      	nop
 8004b56:	3710      	adds	r7, #16
 8004b58:	46bd      	mov	sp, r7
 8004b5a:	bd80      	pop	{r7, pc}
 8004b5c:	20000410 	.word	0x20000410
 8004b60:	e000ed04 	.word	0xe000ed04

08004b64 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004b64:	b580      	push	{r7, lr}
 8004b66:	b08a      	sub	sp, #40	; 0x28
 8004b68:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004b6e:	2300      	movs	r3, #0
 8004b70:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004b72:	463a      	mov	r2, r7
 8004b74:	1d39      	adds	r1, r7, #4
 8004b76:	f107 0308 	add.w	r3, r7, #8
 8004b7a:	4618      	mov	r0, r3
 8004b7c:	f7fb fd04 	bl	8000588 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004b80:	6839      	ldr	r1, [r7, #0]
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	68ba      	ldr	r2, [r7, #8]
 8004b86:	9202      	str	r2, [sp, #8]
 8004b88:	9301      	str	r3, [sp, #4]
 8004b8a:	2300      	movs	r3, #0
 8004b8c:	9300      	str	r3, [sp, #0]
 8004b8e:	2300      	movs	r3, #0
 8004b90:	460a      	mov	r2, r1
 8004b92:	491e      	ldr	r1, [pc, #120]	; (8004c0c <vTaskStartScheduler+0xa8>)
 8004b94:	481e      	ldr	r0, [pc, #120]	; (8004c10 <vTaskStartScheduler+0xac>)
 8004b96:	f7ff fe1d 	bl	80047d4 <xTaskCreateStatic>
 8004b9a:	4603      	mov	r3, r0
 8004b9c:	4a1d      	ldr	r2, [pc, #116]	; (8004c14 <vTaskStartScheduler+0xb0>)
 8004b9e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004ba0:	4b1c      	ldr	r3, [pc, #112]	; (8004c14 <vTaskStartScheduler+0xb0>)
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d002      	beq.n	8004bae <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004ba8:	2301      	movs	r3, #1
 8004baa:	617b      	str	r3, [r7, #20]
 8004bac:	e001      	b.n	8004bb2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004bae:	2300      	movs	r3, #0
 8004bb0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004bb2:	697b      	ldr	r3, [r7, #20]
 8004bb4:	2b01      	cmp	r3, #1
 8004bb6:	d116      	bne.n	8004be6 <vTaskStartScheduler+0x82>
	__asm volatile
 8004bb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bbc:	f383 8811 	msr	BASEPRI, r3
 8004bc0:	f3bf 8f6f 	isb	sy
 8004bc4:	f3bf 8f4f 	dsb	sy
 8004bc8:	613b      	str	r3, [r7, #16]
}
 8004bca:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004bcc:	4b12      	ldr	r3, [pc, #72]	; (8004c18 <vTaskStartScheduler+0xb4>)
 8004bce:	f04f 32ff 	mov.w	r2, #4294967295
 8004bd2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004bd4:	4b11      	ldr	r3, [pc, #68]	; (8004c1c <vTaskStartScheduler+0xb8>)
 8004bd6:	2201      	movs	r2, #1
 8004bd8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004bda:	4b11      	ldr	r3, [pc, #68]	; (8004c20 <vTaskStartScheduler+0xbc>)
 8004bdc:	2200      	movs	r2, #0
 8004bde:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004be0:	f000 fe6e 	bl	80058c0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004be4:	e00e      	b.n	8004c04 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004be6:	697b      	ldr	r3, [r7, #20]
 8004be8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bec:	d10a      	bne.n	8004c04 <vTaskStartScheduler+0xa0>
	__asm volatile
 8004bee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bf2:	f383 8811 	msr	BASEPRI, r3
 8004bf6:	f3bf 8f6f 	isb	sy
 8004bfa:	f3bf 8f4f 	dsb	sy
 8004bfe:	60fb      	str	r3, [r7, #12]
}
 8004c00:	bf00      	nop
 8004c02:	e7fe      	b.n	8004c02 <vTaskStartScheduler+0x9e>
}
 8004c04:	bf00      	nop
 8004c06:	3718      	adds	r7, #24
 8004c08:	46bd      	mov	sp, r7
 8004c0a:	bd80      	pop	{r7, pc}
 8004c0c:	08007528 	.word	0x08007528
 8004c10:	080051b5 	.word	0x080051b5
 8004c14:	2000040c 	.word	0x2000040c
 8004c18:	20000408 	.word	0x20000408
 8004c1c:	200003f4 	.word	0x200003f4
 8004c20:	200003ec 	.word	0x200003ec

08004c24 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004c24:	b480      	push	{r7}
 8004c26:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8004c28:	4b04      	ldr	r3, [pc, #16]	; (8004c3c <vTaskSuspendAll+0x18>)
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	3301      	adds	r3, #1
 8004c2e:	4a03      	ldr	r2, [pc, #12]	; (8004c3c <vTaskSuspendAll+0x18>)
 8004c30:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8004c32:	bf00      	nop
 8004c34:	46bd      	mov	sp, r7
 8004c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c3a:	4770      	bx	lr
 8004c3c:	20000410 	.word	0x20000410

08004c40 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	b084      	sub	sp, #16
 8004c44:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004c46:	2300      	movs	r3, #0
 8004c48:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004c4a:	2300      	movs	r3, #0
 8004c4c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004c4e:	4b41      	ldr	r3, [pc, #260]	; (8004d54 <xTaskResumeAll+0x114>)
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d10a      	bne.n	8004c6c <xTaskResumeAll+0x2c>
	__asm volatile
 8004c56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c5a:	f383 8811 	msr	BASEPRI, r3
 8004c5e:	f3bf 8f6f 	isb	sy
 8004c62:	f3bf 8f4f 	dsb	sy
 8004c66:	603b      	str	r3, [r7, #0]
}
 8004c68:	bf00      	nop
 8004c6a:	e7fe      	b.n	8004c6a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004c6c:	f000 feca 	bl	8005a04 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004c70:	4b38      	ldr	r3, [pc, #224]	; (8004d54 <xTaskResumeAll+0x114>)
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	3b01      	subs	r3, #1
 8004c76:	4a37      	ldr	r2, [pc, #220]	; (8004d54 <xTaskResumeAll+0x114>)
 8004c78:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004c7a:	4b36      	ldr	r3, [pc, #216]	; (8004d54 <xTaskResumeAll+0x114>)
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d161      	bne.n	8004d46 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004c82:	4b35      	ldr	r3, [pc, #212]	; (8004d58 <xTaskResumeAll+0x118>)
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d05d      	beq.n	8004d46 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004c8a:	e02e      	b.n	8004cea <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004c8c:	4b33      	ldr	r3, [pc, #204]	; (8004d5c <xTaskResumeAll+0x11c>)
 8004c8e:	68db      	ldr	r3, [r3, #12]
 8004c90:	68db      	ldr	r3, [r3, #12]
 8004c92:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	3318      	adds	r3, #24
 8004c98:	4618      	mov	r0, r3
 8004c9a:	f7ff f970 	bl	8003f7e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	3304      	adds	r3, #4
 8004ca2:	4618      	mov	r0, r3
 8004ca4:	f7ff f96b 	bl	8003f7e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cac:	2201      	movs	r2, #1
 8004cae:	409a      	lsls	r2, r3
 8004cb0:	4b2b      	ldr	r3, [pc, #172]	; (8004d60 <xTaskResumeAll+0x120>)
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	4313      	orrs	r3, r2
 8004cb6:	4a2a      	ldr	r2, [pc, #168]	; (8004d60 <xTaskResumeAll+0x120>)
 8004cb8:	6013      	str	r3, [r2, #0]
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004cbe:	4613      	mov	r3, r2
 8004cc0:	009b      	lsls	r3, r3, #2
 8004cc2:	4413      	add	r3, r2
 8004cc4:	009b      	lsls	r3, r3, #2
 8004cc6:	4a27      	ldr	r2, [pc, #156]	; (8004d64 <xTaskResumeAll+0x124>)
 8004cc8:	441a      	add	r2, r3
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	3304      	adds	r3, #4
 8004cce:	4619      	mov	r1, r3
 8004cd0:	4610      	mov	r0, r2
 8004cd2:	f7ff f8f7 	bl	8003ec4 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004cda:	4b23      	ldr	r3, [pc, #140]	; (8004d68 <xTaskResumeAll+0x128>)
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ce0:	429a      	cmp	r2, r3
 8004ce2:	d302      	bcc.n	8004cea <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8004ce4:	4b21      	ldr	r3, [pc, #132]	; (8004d6c <xTaskResumeAll+0x12c>)
 8004ce6:	2201      	movs	r2, #1
 8004ce8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004cea:	4b1c      	ldr	r3, [pc, #112]	; (8004d5c <xTaskResumeAll+0x11c>)
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d1cc      	bne.n	8004c8c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d001      	beq.n	8004cfc <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004cf8:	f000 fb12 	bl	8005320 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8004cfc:	4b1c      	ldr	r3, [pc, #112]	; (8004d70 <xTaskResumeAll+0x130>)
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d010      	beq.n	8004d2a <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004d08:	f000 f836 	bl	8004d78 <xTaskIncrementTick>
 8004d0c:	4603      	mov	r3, r0
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d002      	beq.n	8004d18 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8004d12:	4b16      	ldr	r3, [pc, #88]	; (8004d6c <xTaskResumeAll+0x12c>)
 8004d14:	2201      	movs	r2, #1
 8004d16:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	3b01      	subs	r3, #1
 8004d1c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d1f1      	bne.n	8004d08 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8004d24:	4b12      	ldr	r3, [pc, #72]	; (8004d70 <xTaskResumeAll+0x130>)
 8004d26:	2200      	movs	r2, #0
 8004d28:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004d2a:	4b10      	ldr	r3, [pc, #64]	; (8004d6c <xTaskResumeAll+0x12c>)
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d009      	beq.n	8004d46 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004d32:	2301      	movs	r3, #1
 8004d34:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004d36:	4b0f      	ldr	r3, [pc, #60]	; (8004d74 <xTaskResumeAll+0x134>)
 8004d38:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004d3c:	601a      	str	r2, [r3, #0]
 8004d3e:	f3bf 8f4f 	dsb	sy
 8004d42:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004d46:	f000 fe8d 	bl	8005a64 <vPortExitCritical>

	return xAlreadyYielded;
 8004d4a:	68bb      	ldr	r3, [r7, #8]
}
 8004d4c:	4618      	mov	r0, r3
 8004d4e:	3710      	adds	r7, #16
 8004d50:	46bd      	mov	sp, r7
 8004d52:	bd80      	pop	{r7, pc}
 8004d54:	20000410 	.word	0x20000410
 8004d58:	200003e8 	.word	0x200003e8
 8004d5c:	200003a8 	.word	0x200003a8
 8004d60:	200003f0 	.word	0x200003f0
 8004d64:	200002ec 	.word	0x200002ec
 8004d68:	200002e8 	.word	0x200002e8
 8004d6c:	200003fc 	.word	0x200003fc
 8004d70:	200003f8 	.word	0x200003f8
 8004d74:	e000ed04 	.word	0xe000ed04

08004d78 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	b086      	sub	sp, #24
 8004d7c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004d7e:	2300      	movs	r3, #0
 8004d80:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004d82:	4b4e      	ldr	r3, [pc, #312]	; (8004ebc <xTaskIncrementTick+0x144>)
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	f040 808e 	bne.w	8004ea8 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004d8c:	4b4c      	ldr	r3, [pc, #304]	; (8004ec0 <xTaskIncrementTick+0x148>)
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	3301      	adds	r3, #1
 8004d92:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004d94:	4a4a      	ldr	r2, [pc, #296]	; (8004ec0 <xTaskIncrementTick+0x148>)
 8004d96:	693b      	ldr	r3, [r7, #16]
 8004d98:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004d9a:	693b      	ldr	r3, [r7, #16]
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d120      	bne.n	8004de2 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8004da0:	4b48      	ldr	r3, [pc, #288]	; (8004ec4 <xTaskIncrementTick+0x14c>)
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d00a      	beq.n	8004dc0 <xTaskIncrementTick+0x48>
	__asm volatile
 8004daa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004dae:	f383 8811 	msr	BASEPRI, r3
 8004db2:	f3bf 8f6f 	isb	sy
 8004db6:	f3bf 8f4f 	dsb	sy
 8004dba:	603b      	str	r3, [r7, #0]
}
 8004dbc:	bf00      	nop
 8004dbe:	e7fe      	b.n	8004dbe <xTaskIncrementTick+0x46>
 8004dc0:	4b40      	ldr	r3, [pc, #256]	; (8004ec4 <xTaskIncrementTick+0x14c>)
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	60fb      	str	r3, [r7, #12]
 8004dc6:	4b40      	ldr	r3, [pc, #256]	; (8004ec8 <xTaskIncrementTick+0x150>)
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	4a3e      	ldr	r2, [pc, #248]	; (8004ec4 <xTaskIncrementTick+0x14c>)
 8004dcc:	6013      	str	r3, [r2, #0]
 8004dce:	4a3e      	ldr	r2, [pc, #248]	; (8004ec8 <xTaskIncrementTick+0x150>)
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	6013      	str	r3, [r2, #0]
 8004dd4:	4b3d      	ldr	r3, [pc, #244]	; (8004ecc <xTaskIncrementTick+0x154>)
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	3301      	adds	r3, #1
 8004dda:	4a3c      	ldr	r2, [pc, #240]	; (8004ecc <xTaskIncrementTick+0x154>)
 8004ddc:	6013      	str	r3, [r2, #0]
 8004dde:	f000 fa9f 	bl	8005320 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004de2:	4b3b      	ldr	r3, [pc, #236]	; (8004ed0 <xTaskIncrementTick+0x158>)
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	693a      	ldr	r2, [r7, #16]
 8004de8:	429a      	cmp	r2, r3
 8004dea:	d348      	bcc.n	8004e7e <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004dec:	4b35      	ldr	r3, [pc, #212]	; (8004ec4 <xTaskIncrementTick+0x14c>)
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d104      	bne.n	8004e00 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004df6:	4b36      	ldr	r3, [pc, #216]	; (8004ed0 <xTaskIncrementTick+0x158>)
 8004df8:	f04f 32ff 	mov.w	r2, #4294967295
 8004dfc:	601a      	str	r2, [r3, #0]
					break;
 8004dfe:	e03e      	b.n	8004e7e <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004e00:	4b30      	ldr	r3, [pc, #192]	; (8004ec4 <xTaskIncrementTick+0x14c>)
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	68db      	ldr	r3, [r3, #12]
 8004e06:	68db      	ldr	r3, [r3, #12]
 8004e08:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004e0a:	68bb      	ldr	r3, [r7, #8]
 8004e0c:	685b      	ldr	r3, [r3, #4]
 8004e0e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004e10:	693a      	ldr	r2, [r7, #16]
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	429a      	cmp	r2, r3
 8004e16:	d203      	bcs.n	8004e20 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004e18:	4a2d      	ldr	r2, [pc, #180]	; (8004ed0 <xTaskIncrementTick+0x158>)
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004e1e:	e02e      	b.n	8004e7e <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004e20:	68bb      	ldr	r3, [r7, #8]
 8004e22:	3304      	adds	r3, #4
 8004e24:	4618      	mov	r0, r3
 8004e26:	f7ff f8aa 	bl	8003f7e <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004e2a:	68bb      	ldr	r3, [r7, #8]
 8004e2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d004      	beq.n	8004e3c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004e32:	68bb      	ldr	r3, [r7, #8]
 8004e34:	3318      	adds	r3, #24
 8004e36:	4618      	mov	r0, r3
 8004e38:	f7ff f8a1 	bl	8003f7e <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004e3c:	68bb      	ldr	r3, [r7, #8]
 8004e3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e40:	2201      	movs	r2, #1
 8004e42:	409a      	lsls	r2, r3
 8004e44:	4b23      	ldr	r3, [pc, #140]	; (8004ed4 <xTaskIncrementTick+0x15c>)
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	4313      	orrs	r3, r2
 8004e4a:	4a22      	ldr	r2, [pc, #136]	; (8004ed4 <xTaskIncrementTick+0x15c>)
 8004e4c:	6013      	str	r3, [r2, #0]
 8004e4e:	68bb      	ldr	r3, [r7, #8]
 8004e50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e52:	4613      	mov	r3, r2
 8004e54:	009b      	lsls	r3, r3, #2
 8004e56:	4413      	add	r3, r2
 8004e58:	009b      	lsls	r3, r3, #2
 8004e5a:	4a1f      	ldr	r2, [pc, #124]	; (8004ed8 <xTaskIncrementTick+0x160>)
 8004e5c:	441a      	add	r2, r3
 8004e5e:	68bb      	ldr	r3, [r7, #8]
 8004e60:	3304      	adds	r3, #4
 8004e62:	4619      	mov	r1, r3
 8004e64:	4610      	mov	r0, r2
 8004e66:	f7ff f82d 	bl	8003ec4 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004e6a:	68bb      	ldr	r3, [r7, #8]
 8004e6c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e6e:	4b1b      	ldr	r3, [pc, #108]	; (8004edc <xTaskIncrementTick+0x164>)
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e74:	429a      	cmp	r2, r3
 8004e76:	d3b9      	bcc.n	8004dec <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8004e78:	2301      	movs	r3, #1
 8004e7a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004e7c:	e7b6      	b.n	8004dec <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004e7e:	4b17      	ldr	r3, [pc, #92]	; (8004edc <xTaskIncrementTick+0x164>)
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e84:	4914      	ldr	r1, [pc, #80]	; (8004ed8 <xTaskIncrementTick+0x160>)
 8004e86:	4613      	mov	r3, r2
 8004e88:	009b      	lsls	r3, r3, #2
 8004e8a:	4413      	add	r3, r2
 8004e8c:	009b      	lsls	r3, r3, #2
 8004e8e:	440b      	add	r3, r1
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	2b01      	cmp	r3, #1
 8004e94:	d901      	bls.n	8004e9a <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8004e96:	2301      	movs	r3, #1
 8004e98:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8004e9a:	4b11      	ldr	r3, [pc, #68]	; (8004ee0 <xTaskIncrementTick+0x168>)
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d007      	beq.n	8004eb2 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8004ea2:	2301      	movs	r3, #1
 8004ea4:	617b      	str	r3, [r7, #20]
 8004ea6:	e004      	b.n	8004eb2 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8004ea8:	4b0e      	ldr	r3, [pc, #56]	; (8004ee4 <xTaskIncrementTick+0x16c>)
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	3301      	adds	r3, #1
 8004eae:	4a0d      	ldr	r2, [pc, #52]	; (8004ee4 <xTaskIncrementTick+0x16c>)
 8004eb0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8004eb2:	697b      	ldr	r3, [r7, #20]
}
 8004eb4:	4618      	mov	r0, r3
 8004eb6:	3718      	adds	r7, #24
 8004eb8:	46bd      	mov	sp, r7
 8004eba:	bd80      	pop	{r7, pc}
 8004ebc:	20000410 	.word	0x20000410
 8004ec0:	200003ec 	.word	0x200003ec
 8004ec4:	200003a0 	.word	0x200003a0
 8004ec8:	200003a4 	.word	0x200003a4
 8004ecc:	20000400 	.word	0x20000400
 8004ed0:	20000408 	.word	0x20000408
 8004ed4:	200003f0 	.word	0x200003f0
 8004ed8:	200002ec 	.word	0x200002ec
 8004edc:	200002e8 	.word	0x200002e8
 8004ee0:	200003fc 	.word	0x200003fc
 8004ee4:	200003f8 	.word	0x200003f8

08004ee8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004ee8:	b480      	push	{r7}
 8004eea:	b087      	sub	sp, #28
 8004eec:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004eee:	4b27      	ldr	r3, [pc, #156]	; (8004f8c <vTaskSwitchContext+0xa4>)
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d003      	beq.n	8004efe <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004ef6:	4b26      	ldr	r3, [pc, #152]	; (8004f90 <vTaskSwitchContext+0xa8>)
 8004ef8:	2201      	movs	r2, #1
 8004efa:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004efc:	e03f      	b.n	8004f7e <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 8004efe:	4b24      	ldr	r3, [pc, #144]	; (8004f90 <vTaskSwitchContext+0xa8>)
 8004f00:	2200      	movs	r2, #0
 8004f02:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004f04:	4b23      	ldr	r3, [pc, #140]	; (8004f94 <vTaskSwitchContext+0xac>)
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	fab3 f383 	clz	r3, r3
 8004f10:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8004f12:	7afb      	ldrb	r3, [r7, #11]
 8004f14:	f1c3 031f 	rsb	r3, r3, #31
 8004f18:	617b      	str	r3, [r7, #20]
 8004f1a:	491f      	ldr	r1, [pc, #124]	; (8004f98 <vTaskSwitchContext+0xb0>)
 8004f1c:	697a      	ldr	r2, [r7, #20]
 8004f1e:	4613      	mov	r3, r2
 8004f20:	009b      	lsls	r3, r3, #2
 8004f22:	4413      	add	r3, r2
 8004f24:	009b      	lsls	r3, r3, #2
 8004f26:	440b      	add	r3, r1
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d10a      	bne.n	8004f44 <vTaskSwitchContext+0x5c>
	__asm volatile
 8004f2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f32:	f383 8811 	msr	BASEPRI, r3
 8004f36:	f3bf 8f6f 	isb	sy
 8004f3a:	f3bf 8f4f 	dsb	sy
 8004f3e:	607b      	str	r3, [r7, #4]
}
 8004f40:	bf00      	nop
 8004f42:	e7fe      	b.n	8004f42 <vTaskSwitchContext+0x5a>
 8004f44:	697a      	ldr	r2, [r7, #20]
 8004f46:	4613      	mov	r3, r2
 8004f48:	009b      	lsls	r3, r3, #2
 8004f4a:	4413      	add	r3, r2
 8004f4c:	009b      	lsls	r3, r3, #2
 8004f4e:	4a12      	ldr	r2, [pc, #72]	; (8004f98 <vTaskSwitchContext+0xb0>)
 8004f50:	4413      	add	r3, r2
 8004f52:	613b      	str	r3, [r7, #16]
 8004f54:	693b      	ldr	r3, [r7, #16]
 8004f56:	685b      	ldr	r3, [r3, #4]
 8004f58:	685a      	ldr	r2, [r3, #4]
 8004f5a:	693b      	ldr	r3, [r7, #16]
 8004f5c:	605a      	str	r2, [r3, #4]
 8004f5e:	693b      	ldr	r3, [r7, #16]
 8004f60:	685a      	ldr	r2, [r3, #4]
 8004f62:	693b      	ldr	r3, [r7, #16]
 8004f64:	3308      	adds	r3, #8
 8004f66:	429a      	cmp	r2, r3
 8004f68:	d104      	bne.n	8004f74 <vTaskSwitchContext+0x8c>
 8004f6a:	693b      	ldr	r3, [r7, #16]
 8004f6c:	685b      	ldr	r3, [r3, #4]
 8004f6e:	685a      	ldr	r2, [r3, #4]
 8004f70:	693b      	ldr	r3, [r7, #16]
 8004f72:	605a      	str	r2, [r3, #4]
 8004f74:	693b      	ldr	r3, [r7, #16]
 8004f76:	685b      	ldr	r3, [r3, #4]
 8004f78:	68db      	ldr	r3, [r3, #12]
 8004f7a:	4a08      	ldr	r2, [pc, #32]	; (8004f9c <vTaskSwitchContext+0xb4>)
 8004f7c:	6013      	str	r3, [r2, #0]
}
 8004f7e:	bf00      	nop
 8004f80:	371c      	adds	r7, #28
 8004f82:	46bd      	mov	sp, r7
 8004f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f88:	4770      	bx	lr
 8004f8a:	bf00      	nop
 8004f8c:	20000410 	.word	0x20000410
 8004f90:	200003fc 	.word	0x200003fc
 8004f94:	200003f0 	.word	0x200003f0
 8004f98:	200002ec 	.word	0x200002ec
 8004f9c:	200002e8 	.word	0x200002e8

08004fa0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004fa0:	b580      	push	{r7, lr}
 8004fa2:	b084      	sub	sp, #16
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	6078      	str	r0, [r7, #4]
 8004fa8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d10a      	bne.n	8004fc6 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8004fb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fb4:	f383 8811 	msr	BASEPRI, r3
 8004fb8:	f3bf 8f6f 	isb	sy
 8004fbc:	f3bf 8f4f 	dsb	sy
 8004fc0:	60fb      	str	r3, [r7, #12]
}
 8004fc2:	bf00      	nop
 8004fc4:	e7fe      	b.n	8004fc4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004fc6:	4b07      	ldr	r3, [pc, #28]	; (8004fe4 <vTaskPlaceOnEventList+0x44>)
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	3318      	adds	r3, #24
 8004fcc:	4619      	mov	r1, r3
 8004fce:	6878      	ldr	r0, [r7, #4]
 8004fd0:	f7fe ff9c 	bl	8003f0c <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004fd4:	2101      	movs	r1, #1
 8004fd6:	6838      	ldr	r0, [r7, #0]
 8004fd8:	f000 fb7e 	bl	80056d8 <prvAddCurrentTaskToDelayedList>
}
 8004fdc:	bf00      	nop
 8004fde:	3710      	adds	r7, #16
 8004fe0:	46bd      	mov	sp, r7
 8004fe2:	bd80      	pop	{r7, pc}
 8004fe4:	200002e8 	.word	0x200002e8

08004fe8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	b086      	sub	sp, #24
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	68db      	ldr	r3, [r3, #12]
 8004ff4:	68db      	ldr	r3, [r3, #12]
 8004ff6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8004ff8:	693b      	ldr	r3, [r7, #16]
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d10a      	bne.n	8005014 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8004ffe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005002:	f383 8811 	msr	BASEPRI, r3
 8005006:	f3bf 8f6f 	isb	sy
 800500a:	f3bf 8f4f 	dsb	sy
 800500e:	60fb      	str	r3, [r7, #12]
}
 8005010:	bf00      	nop
 8005012:	e7fe      	b.n	8005012 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005014:	693b      	ldr	r3, [r7, #16]
 8005016:	3318      	adds	r3, #24
 8005018:	4618      	mov	r0, r3
 800501a:	f7fe ffb0 	bl	8003f7e <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800501e:	4b1d      	ldr	r3, [pc, #116]	; (8005094 <xTaskRemoveFromEventList+0xac>)
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	2b00      	cmp	r3, #0
 8005024:	d11c      	bne.n	8005060 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005026:	693b      	ldr	r3, [r7, #16]
 8005028:	3304      	adds	r3, #4
 800502a:	4618      	mov	r0, r3
 800502c:	f7fe ffa7 	bl	8003f7e <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005030:	693b      	ldr	r3, [r7, #16]
 8005032:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005034:	2201      	movs	r2, #1
 8005036:	409a      	lsls	r2, r3
 8005038:	4b17      	ldr	r3, [pc, #92]	; (8005098 <xTaskRemoveFromEventList+0xb0>)
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	4313      	orrs	r3, r2
 800503e:	4a16      	ldr	r2, [pc, #88]	; (8005098 <xTaskRemoveFromEventList+0xb0>)
 8005040:	6013      	str	r3, [r2, #0]
 8005042:	693b      	ldr	r3, [r7, #16]
 8005044:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005046:	4613      	mov	r3, r2
 8005048:	009b      	lsls	r3, r3, #2
 800504a:	4413      	add	r3, r2
 800504c:	009b      	lsls	r3, r3, #2
 800504e:	4a13      	ldr	r2, [pc, #76]	; (800509c <xTaskRemoveFromEventList+0xb4>)
 8005050:	441a      	add	r2, r3
 8005052:	693b      	ldr	r3, [r7, #16]
 8005054:	3304      	adds	r3, #4
 8005056:	4619      	mov	r1, r3
 8005058:	4610      	mov	r0, r2
 800505a:	f7fe ff33 	bl	8003ec4 <vListInsertEnd>
 800505e:	e005      	b.n	800506c <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005060:	693b      	ldr	r3, [r7, #16]
 8005062:	3318      	adds	r3, #24
 8005064:	4619      	mov	r1, r3
 8005066:	480e      	ldr	r0, [pc, #56]	; (80050a0 <xTaskRemoveFromEventList+0xb8>)
 8005068:	f7fe ff2c 	bl	8003ec4 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800506c:	693b      	ldr	r3, [r7, #16]
 800506e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005070:	4b0c      	ldr	r3, [pc, #48]	; (80050a4 <xTaskRemoveFromEventList+0xbc>)
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005076:	429a      	cmp	r2, r3
 8005078:	d905      	bls.n	8005086 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800507a:	2301      	movs	r3, #1
 800507c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800507e:	4b0a      	ldr	r3, [pc, #40]	; (80050a8 <xTaskRemoveFromEventList+0xc0>)
 8005080:	2201      	movs	r2, #1
 8005082:	601a      	str	r2, [r3, #0]
 8005084:	e001      	b.n	800508a <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8005086:	2300      	movs	r3, #0
 8005088:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800508a:	697b      	ldr	r3, [r7, #20]
}
 800508c:	4618      	mov	r0, r3
 800508e:	3718      	adds	r7, #24
 8005090:	46bd      	mov	sp, r7
 8005092:	bd80      	pop	{r7, pc}
 8005094:	20000410 	.word	0x20000410
 8005098:	200003f0 	.word	0x200003f0
 800509c:	200002ec 	.word	0x200002ec
 80050a0:	200003a8 	.word	0x200003a8
 80050a4:	200002e8 	.word	0x200002e8
 80050a8:	200003fc 	.word	0x200003fc

080050ac <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80050ac:	b480      	push	{r7}
 80050ae:	b083      	sub	sp, #12
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80050b4:	4b06      	ldr	r3, [pc, #24]	; (80050d0 <vTaskInternalSetTimeOutState+0x24>)
 80050b6:	681a      	ldr	r2, [r3, #0]
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80050bc:	4b05      	ldr	r3, [pc, #20]	; (80050d4 <vTaskInternalSetTimeOutState+0x28>)
 80050be:	681a      	ldr	r2, [r3, #0]
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	605a      	str	r2, [r3, #4]
}
 80050c4:	bf00      	nop
 80050c6:	370c      	adds	r7, #12
 80050c8:	46bd      	mov	sp, r7
 80050ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ce:	4770      	bx	lr
 80050d0:	20000400 	.word	0x20000400
 80050d4:	200003ec 	.word	0x200003ec

080050d8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80050d8:	b580      	push	{r7, lr}
 80050da:	b088      	sub	sp, #32
 80050dc:	af00      	add	r7, sp, #0
 80050de:	6078      	str	r0, [r7, #4]
 80050e0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d10a      	bne.n	80050fe <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80050e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050ec:	f383 8811 	msr	BASEPRI, r3
 80050f0:	f3bf 8f6f 	isb	sy
 80050f4:	f3bf 8f4f 	dsb	sy
 80050f8:	613b      	str	r3, [r7, #16]
}
 80050fa:	bf00      	nop
 80050fc:	e7fe      	b.n	80050fc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80050fe:	683b      	ldr	r3, [r7, #0]
 8005100:	2b00      	cmp	r3, #0
 8005102:	d10a      	bne.n	800511a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8005104:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005108:	f383 8811 	msr	BASEPRI, r3
 800510c:	f3bf 8f6f 	isb	sy
 8005110:	f3bf 8f4f 	dsb	sy
 8005114:	60fb      	str	r3, [r7, #12]
}
 8005116:	bf00      	nop
 8005118:	e7fe      	b.n	8005118 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800511a:	f000 fc73 	bl	8005a04 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800511e:	4b1d      	ldr	r3, [pc, #116]	; (8005194 <xTaskCheckForTimeOut+0xbc>)
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	685b      	ldr	r3, [r3, #4]
 8005128:	69ba      	ldr	r2, [r7, #24]
 800512a:	1ad3      	subs	r3, r2, r3
 800512c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800512e:	683b      	ldr	r3, [r7, #0]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005136:	d102      	bne.n	800513e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005138:	2300      	movs	r3, #0
 800513a:	61fb      	str	r3, [r7, #28]
 800513c:	e023      	b.n	8005186 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681a      	ldr	r2, [r3, #0]
 8005142:	4b15      	ldr	r3, [pc, #84]	; (8005198 <xTaskCheckForTimeOut+0xc0>)
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	429a      	cmp	r2, r3
 8005148:	d007      	beq.n	800515a <xTaskCheckForTimeOut+0x82>
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	685b      	ldr	r3, [r3, #4]
 800514e:	69ba      	ldr	r2, [r7, #24]
 8005150:	429a      	cmp	r2, r3
 8005152:	d302      	bcc.n	800515a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005154:	2301      	movs	r3, #1
 8005156:	61fb      	str	r3, [r7, #28]
 8005158:	e015      	b.n	8005186 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800515a:	683b      	ldr	r3, [r7, #0]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	697a      	ldr	r2, [r7, #20]
 8005160:	429a      	cmp	r2, r3
 8005162:	d20b      	bcs.n	800517c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005164:	683b      	ldr	r3, [r7, #0]
 8005166:	681a      	ldr	r2, [r3, #0]
 8005168:	697b      	ldr	r3, [r7, #20]
 800516a:	1ad2      	subs	r2, r2, r3
 800516c:	683b      	ldr	r3, [r7, #0]
 800516e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005170:	6878      	ldr	r0, [r7, #4]
 8005172:	f7ff ff9b 	bl	80050ac <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005176:	2300      	movs	r3, #0
 8005178:	61fb      	str	r3, [r7, #28]
 800517a:	e004      	b.n	8005186 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800517c:	683b      	ldr	r3, [r7, #0]
 800517e:	2200      	movs	r2, #0
 8005180:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005182:	2301      	movs	r3, #1
 8005184:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005186:	f000 fc6d 	bl	8005a64 <vPortExitCritical>

	return xReturn;
 800518a:	69fb      	ldr	r3, [r7, #28]
}
 800518c:	4618      	mov	r0, r3
 800518e:	3720      	adds	r7, #32
 8005190:	46bd      	mov	sp, r7
 8005192:	bd80      	pop	{r7, pc}
 8005194:	200003ec 	.word	0x200003ec
 8005198:	20000400 	.word	0x20000400

0800519c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800519c:	b480      	push	{r7}
 800519e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80051a0:	4b03      	ldr	r3, [pc, #12]	; (80051b0 <vTaskMissedYield+0x14>)
 80051a2:	2201      	movs	r2, #1
 80051a4:	601a      	str	r2, [r3, #0]
}
 80051a6:	bf00      	nop
 80051a8:	46bd      	mov	sp, r7
 80051aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ae:	4770      	bx	lr
 80051b0:	200003fc 	.word	0x200003fc

080051b4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80051b4:	b580      	push	{r7, lr}
 80051b6:	b082      	sub	sp, #8
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80051bc:	f000 f852 	bl	8005264 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80051c0:	4b06      	ldr	r3, [pc, #24]	; (80051dc <prvIdleTask+0x28>)
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	2b01      	cmp	r3, #1
 80051c6:	d9f9      	bls.n	80051bc <prvIdleTask+0x8>
			{
				taskYIELD();
 80051c8:	4b05      	ldr	r3, [pc, #20]	; (80051e0 <prvIdleTask+0x2c>)
 80051ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80051ce:	601a      	str	r2, [r3, #0]
 80051d0:	f3bf 8f4f 	dsb	sy
 80051d4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80051d8:	e7f0      	b.n	80051bc <prvIdleTask+0x8>
 80051da:	bf00      	nop
 80051dc:	200002ec 	.word	0x200002ec
 80051e0:	e000ed04 	.word	0xe000ed04

080051e4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80051e4:	b580      	push	{r7, lr}
 80051e6:	b082      	sub	sp, #8
 80051e8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80051ea:	2300      	movs	r3, #0
 80051ec:	607b      	str	r3, [r7, #4]
 80051ee:	e00c      	b.n	800520a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80051f0:	687a      	ldr	r2, [r7, #4]
 80051f2:	4613      	mov	r3, r2
 80051f4:	009b      	lsls	r3, r3, #2
 80051f6:	4413      	add	r3, r2
 80051f8:	009b      	lsls	r3, r3, #2
 80051fa:	4a12      	ldr	r2, [pc, #72]	; (8005244 <prvInitialiseTaskLists+0x60>)
 80051fc:	4413      	add	r3, r2
 80051fe:	4618      	mov	r0, r3
 8005200:	f7fe fe33 	bl	8003e6a <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	3301      	adds	r3, #1
 8005208:	607b      	str	r3, [r7, #4]
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	2b06      	cmp	r3, #6
 800520e:	d9ef      	bls.n	80051f0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005210:	480d      	ldr	r0, [pc, #52]	; (8005248 <prvInitialiseTaskLists+0x64>)
 8005212:	f7fe fe2a 	bl	8003e6a <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005216:	480d      	ldr	r0, [pc, #52]	; (800524c <prvInitialiseTaskLists+0x68>)
 8005218:	f7fe fe27 	bl	8003e6a <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800521c:	480c      	ldr	r0, [pc, #48]	; (8005250 <prvInitialiseTaskLists+0x6c>)
 800521e:	f7fe fe24 	bl	8003e6a <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005222:	480c      	ldr	r0, [pc, #48]	; (8005254 <prvInitialiseTaskLists+0x70>)
 8005224:	f7fe fe21 	bl	8003e6a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005228:	480b      	ldr	r0, [pc, #44]	; (8005258 <prvInitialiseTaskLists+0x74>)
 800522a:	f7fe fe1e 	bl	8003e6a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800522e:	4b0b      	ldr	r3, [pc, #44]	; (800525c <prvInitialiseTaskLists+0x78>)
 8005230:	4a05      	ldr	r2, [pc, #20]	; (8005248 <prvInitialiseTaskLists+0x64>)
 8005232:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005234:	4b0a      	ldr	r3, [pc, #40]	; (8005260 <prvInitialiseTaskLists+0x7c>)
 8005236:	4a05      	ldr	r2, [pc, #20]	; (800524c <prvInitialiseTaskLists+0x68>)
 8005238:	601a      	str	r2, [r3, #0]
}
 800523a:	bf00      	nop
 800523c:	3708      	adds	r7, #8
 800523e:	46bd      	mov	sp, r7
 8005240:	bd80      	pop	{r7, pc}
 8005242:	bf00      	nop
 8005244:	200002ec 	.word	0x200002ec
 8005248:	20000378 	.word	0x20000378
 800524c:	2000038c 	.word	0x2000038c
 8005250:	200003a8 	.word	0x200003a8
 8005254:	200003bc 	.word	0x200003bc
 8005258:	200003d4 	.word	0x200003d4
 800525c:	200003a0 	.word	0x200003a0
 8005260:	200003a4 	.word	0x200003a4

08005264 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005264:	b580      	push	{r7, lr}
 8005266:	b082      	sub	sp, #8
 8005268:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800526a:	e019      	b.n	80052a0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800526c:	f000 fbca 	bl	8005a04 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005270:	4b10      	ldr	r3, [pc, #64]	; (80052b4 <prvCheckTasksWaitingTermination+0x50>)
 8005272:	68db      	ldr	r3, [r3, #12]
 8005274:	68db      	ldr	r3, [r3, #12]
 8005276:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	3304      	adds	r3, #4
 800527c:	4618      	mov	r0, r3
 800527e:	f7fe fe7e 	bl	8003f7e <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005282:	4b0d      	ldr	r3, [pc, #52]	; (80052b8 <prvCheckTasksWaitingTermination+0x54>)
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	3b01      	subs	r3, #1
 8005288:	4a0b      	ldr	r2, [pc, #44]	; (80052b8 <prvCheckTasksWaitingTermination+0x54>)
 800528a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800528c:	4b0b      	ldr	r3, [pc, #44]	; (80052bc <prvCheckTasksWaitingTermination+0x58>)
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	3b01      	subs	r3, #1
 8005292:	4a0a      	ldr	r2, [pc, #40]	; (80052bc <prvCheckTasksWaitingTermination+0x58>)
 8005294:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005296:	f000 fbe5 	bl	8005a64 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800529a:	6878      	ldr	r0, [r7, #4]
 800529c:	f000 f810 	bl	80052c0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80052a0:	4b06      	ldr	r3, [pc, #24]	; (80052bc <prvCheckTasksWaitingTermination+0x58>)
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d1e1      	bne.n	800526c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80052a8:	bf00      	nop
 80052aa:	bf00      	nop
 80052ac:	3708      	adds	r7, #8
 80052ae:	46bd      	mov	sp, r7
 80052b0:	bd80      	pop	{r7, pc}
 80052b2:	bf00      	nop
 80052b4:	200003bc 	.word	0x200003bc
 80052b8:	200003e8 	.word	0x200003e8
 80052bc:	200003d0 	.word	0x200003d0

080052c0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80052c0:	b580      	push	{r7, lr}
 80052c2:	b084      	sub	sp, #16
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d108      	bne.n	80052e4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052d6:	4618      	mov	r0, r3
 80052d8:	f000 fd42 	bl	8005d60 <vPortFree>
				vPortFree( pxTCB );
 80052dc:	6878      	ldr	r0, [r7, #4]
 80052de:	f000 fd3f 	bl	8005d60 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80052e2:	e018      	b.n	8005316 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80052ea:	2b01      	cmp	r3, #1
 80052ec:	d103      	bne.n	80052f6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80052ee:	6878      	ldr	r0, [r7, #4]
 80052f0:	f000 fd36 	bl	8005d60 <vPortFree>
	}
 80052f4:	e00f      	b.n	8005316 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80052fc:	2b02      	cmp	r3, #2
 80052fe:	d00a      	beq.n	8005316 <prvDeleteTCB+0x56>
	__asm volatile
 8005300:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005304:	f383 8811 	msr	BASEPRI, r3
 8005308:	f3bf 8f6f 	isb	sy
 800530c:	f3bf 8f4f 	dsb	sy
 8005310:	60fb      	str	r3, [r7, #12]
}
 8005312:	bf00      	nop
 8005314:	e7fe      	b.n	8005314 <prvDeleteTCB+0x54>
	}
 8005316:	bf00      	nop
 8005318:	3710      	adds	r7, #16
 800531a:	46bd      	mov	sp, r7
 800531c:	bd80      	pop	{r7, pc}
	...

08005320 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005320:	b480      	push	{r7}
 8005322:	b083      	sub	sp, #12
 8005324:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005326:	4b0c      	ldr	r3, [pc, #48]	; (8005358 <prvResetNextTaskUnblockTime+0x38>)
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	2b00      	cmp	r3, #0
 800532e:	d104      	bne.n	800533a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005330:	4b0a      	ldr	r3, [pc, #40]	; (800535c <prvResetNextTaskUnblockTime+0x3c>)
 8005332:	f04f 32ff 	mov.w	r2, #4294967295
 8005336:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005338:	e008      	b.n	800534c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800533a:	4b07      	ldr	r3, [pc, #28]	; (8005358 <prvResetNextTaskUnblockTime+0x38>)
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	68db      	ldr	r3, [r3, #12]
 8005340:	68db      	ldr	r3, [r3, #12]
 8005342:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	685b      	ldr	r3, [r3, #4]
 8005348:	4a04      	ldr	r2, [pc, #16]	; (800535c <prvResetNextTaskUnblockTime+0x3c>)
 800534a:	6013      	str	r3, [r2, #0]
}
 800534c:	bf00      	nop
 800534e:	370c      	adds	r7, #12
 8005350:	46bd      	mov	sp, r7
 8005352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005356:	4770      	bx	lr
 8005358:	200003a0 	.word	0x200003a0
 800535c:	20000408 	.word	0x20000408

08005360 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005360:	b480      	push	{r7}
 8005362:	b083      	sub	sp, #12
 8005364:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005366:	4b0b      	ldr	r3, [pc, #44]	; (8005394 <xTaskGetSchedulerState+0x34>)
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	2b00      	cmp	r3, #0
 800536c:	d102      	bne.n	8005374 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800536e:	2301      	movs	r3, #1
 8005370:	607b      	str	r3, [r7, #4]
 8005372:	e008      	b.n	8005386 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005374:	4b08      	ldr	r3, [pc, #32]	; (8005398 <xTaskGetSchedulerState+0x38>)
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	2b00      	cmp	r3, #0
 800537a:	d102      	bne.n	8005382 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800537c:	2302      	movs	r3, #2
 800537e:	607b      	str	r3, [r7, #4]
 8005380:	e001      	b.n	8005386 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005382:	2300      	movs	r3, #0
 8005384:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005386:	687b      	ldr	r3, [r7, #4]
	}
 8005388:	4618      	mov	r0, r3
 800538a:	370c      	adds	r7, #12
 800538c:	46bd      	mov	sp, r7
 800538e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005392:	4770      	bx	lr
 8005394:	200003f4 	.word	0x200003f4
 8005398:	20000410 	.word	0x20000410

0800539c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800539c:	b580      	push	{r7, lr}
 800539e:	b084      	sub	sp, #16
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80053a8:	2300      	movs	r3, #0
 80053aa:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d05e      	beq.n	8005470 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80053b2:	68bb      	ldr	r3, [r7, #8]
 80053b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053b6:	4b31      	ldr	r3, [pc, #196]	; (800547c <xTaskPriorityInherit+0xe0>)
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053bc:	429a      	cmp	r2, r3
 80053be:	d24e      	bcs.n	800545e <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80053c0:	68bb      	ldr	r3, [r7, #8]
 80053c2:	699b      	ldr	r3, [r3, #24]
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	db06      	blt.n	80053d6 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80053c8:	4b2c      	ldr	r3, [pc, #176]	; (800547c <xTaskPriorityInherit+0xe0>)
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053ce:	f1c3 0207 	rsb	r2, r3, #7
 80053d2:	68bb      	ldr	r3, [r7, #8]
 80053d4:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80053d6:	68bb      	ldr	r3, [r7, #8]
 80053d8:	6959      	ldr	r1, [r3, #20]
 80053da:	68bb      	ldr	r3, [r7, #8]
 80053dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053de:	4613      	mov	r3, r2
 80053e0:	009b      	lsls	r3, r3, #2
 80053e2:	4413      	add	r3, r2
 80053e4:	009b      	lsls	r3, r3, #2
 80053e6:	4a26      	ldr	r2, [pc, #152]	; (8005480 <xTaskPriorityInherit+0xe4>)
 80053e8:	4413      	add	r3, r2
 80053ea:	4299      	cmp	r1, r3
 80053ec:	d12f      	bne.n	800544e <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80053ee:	68bb      	ldr	r3, [r7, #8]
 80053f0:	3304      	adds	r3, #4
 80053f2:	4618      	mov	r0, r3
 80053f4:	f7fe fdc3 	bl	8003f7e <uxListRemove>
 80053f8:	4603      	mov	r3, r0
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d10a      	bne.n	8005414 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 80053fe:	68bb      	ldr	r3, [r7, #8]
 8005400:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005402:	2201      	movs	r2, #1
 8005404:	fa02 f303 	lsl.w	r3, r2, r3
 8005408:	43da      	mvns	r2, r3
 800540a:	4b1e      	ldr	r3, [pc, #120]	; (8005484 <xTaskPriorityInherit+0xe8>)
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	4013      	ands	r3, r2
 8005410:	4a1c      	ldr	r2, [pc, #112]	; (8005484 <xTaskPriorityInherit+0xe8>)
 8005412:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005414:	4b19      	ldr	r3, [pc, #100]	; (800547c <xTaskPriorityInherit+0xe0>)
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800541a:	68bb      	ldr	r3, [r7, #8]
 800541c:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800541e:	68bb      	ldr	r3, [r7, #8]
 8005420:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005422:	2201      	movs	r2, #1
 8005424:	409a      	lsls	r2, r3
 8005426:	4b17      	ldr	r3, [pc, #92]	; (8005484 <xTaskPriorityInherit+0xe8>)
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	4313      	orrs	r3, r2
 800542c:	4a15      	ldr	r2, [pc, #84]	; (8005484 <xTaskPriorityInherit+0xe8>)
 800542e:	6013      	str	r3, [r2, #0]
 8005430:	68bb      	ldr	r3, [r7, #8]
 8005432:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005434:	4613      	mov	r3, r2
 8005436:	009b      	lsls	r3, r3, #2
 8005438:	4413      	add	r3, r2
 800543a:	009b      	lsls	r3, r3, #2
 800543c:	4a10      	ldr	r2, [pc, #64]	; (8005480 <xTaskPriorityInherit+0xe4>)
 800543e:	441a      	add	r2, r3
 8005440:	68bb      	ldr	r3, [r7, #8]
 8005442:	3304      	adds	r3, #4
 8005444:	4619      	mov	r1, r3
 8005446:	4610      	mov	r0, r2
 8005448:	f7fe fd3c 	bl	8003ec4 <vListInsertEnd>
 800544c:	e004      	b.n	8005458 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800544e:	4b0b      	ldr	r3, [pc, #44]	; (800547c <xTaskPriorityInherit+0xe0>)
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005454:	68bb      	ldr	r3, [r7, #8]
 8005456:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8005458:	2301      	movs	r3, #1
 800545a:	60fb      	str	r3, [r7, #12]
 800545c:	e008      	b.n	8005470 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800545e:	68bb      	ldr	r3, [r7, #8]
 8005460:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005462:	4b06      	ldr	r3, [pc, #24]	; (800547c <xTaskPriorityInherit+0xe0>)
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005468:	429a      	cmp	r2, r3
 800546a:	d201      	bcs.n	8005470 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800546c:	2301      	movs	r3, #1
 800546e:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005470:	68fb      	ldr	r3, [r7, #12]
	}
 8005472:	4618      	mov	r0, r3
 8005474:	3710      	adds	r7, #16
 8005476:	46bd      	mov	sp, r7
 8005478:	bd80      	pop	{r7, pc}
 800547a:	bf00      	nop
 800547c:	200002e8 	.word	0x200002e8
 8005480:	200002ec 	.word	0x200002ec
 8005484:	200003f0 	.word	0x200003f0

08005488 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005488:	b580      	push	{r7, lr}
 800548a:	b086      	sub	sp, #24
 800548c:	af00      	add	r7, sp, #0
 800548e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005494:	2300      	movs	r3, #0
 8005496:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	2b00      	cmp	r3, #0
 800549c:	d06e      	beq.n	800557c <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800549e:	4b3a      	ldr	r3, [pc, #232]	; (8005588 <xTaskPriorityDisinherit+0x100>)
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	693a      	ldr	r2, [r7, #16]
 80054a4:	429a      	cmp	r2, r3
 80054a6:	d00a      	beq.n	80054be <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80054a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054ac:	f383 8811 	msr	BASEPRI, r3
 80054b0:	f3bf 8f6f 	isb	sy
 80054b4:	f3bf 8f4f 	dsb	sy
 80054b8:	60fb      	str	r3, [r7, #12]
}
 80054ba:	bf00      	nop
 80054bc:	e7fe      	b.n	80054bc <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80054be:	693b      	ldr	r3, [r7, #16]
 80054c0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d10a      	bne.n	80054dc <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80054c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054ca:	f383 8811 	msr	BASEPRI, r3
 80054ce:	f3bf 8f6f 	isb	sy
 80054d2:	f3bf 8f4f 	dsb	sy
 80054d6:	60bb      	str	r3, [r7, #8]
}
 80054d8:	bf00      	nop
 80054da:	e7fe      	b.n	80054da <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80054dc:	693b      	ldr	r3, [r7, #16]
 80054de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80054e0:	1e5a      	subs	r2, r3, #1
 80054e2:	693b      	ldr	r3, [r7, #16]
 80054e4:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80054e6:	693b      	ldr	r3, [r7, #16]
 80054e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80054ea:	693b      	ldr	r3, [r7, #16]
 80054ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054ee:	429a      	cmp	r2, r3
 80054f0:	d044      	beq.n	800557c <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80054f2:	693b      	ldr	r3, [r7, #16]
 80054f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d140      	bne.n	800557c <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80054fa:	693b      	ldr	r3, [r7, #16]
 80054fc:	3304      	adds	r3, #4
 80054fe:	4618      	mov	r0, r3
 8005500:	f7fe fd3d 	bl	8003f7e <uxListRemove>
 8005504:	4603      	mov	r3, r0
 8005506:	2b00      	cmp	r3, #0
 8005508:	d115      	bne.n	8005536 <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800550a:	693b      	ldr	r3, [r7, #16]
 800550c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800550e:	491f      	ldr	r1, [pc, #124]	; (800558c <xTaskPriorityDisinherit+0x104>)
 8005510:	4613      	mov	r3, r2
 8005512:	009b      	lsls	r3, r3, #2
 8005514:	4413      	add	r3, r2
 8005516:	009b      	lsls	r3, r3, #2
 8005518:	440b      	add	r3, r1
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	2b00      	cmp	r3, #0
 800551e:	d10a      	bne.n	8005536 <xTaskPriorityDisinherit+0xae>
 8005520:	693b      	ldr	r3, [r7, #16]
 8005522:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005524:	2201      	movs	r2, #1
 8005526:	fa02 f303 	lsl.w	r3, r2, r3
 800552a:	43da      	mvns	r2, r3
 800552c:	4b18      	ldr	r3, [pc, #96]	; (8005590 <xTaskPriorityDisinherit+0x108>)
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	4013      	ands	r3, r2
 8005532:	4a17      	ldr	r2, [pc, #92]	; (8005590 <xTaskPriorityDisinherit+0x108>)
 8005534:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005536:	693b      	ldr	r3, [r7, #16]
 8005538:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800553a:	693b      	ldr	r3, [r7, #16]
 800553c:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800553e:	693b      	ldr	r3, [r7, #16]
 8005540:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005542:	f1c3 0207 	rsb	r2, r3, #7
 8005546:	693b      	ldr	r3, [r7, #16]
 8005548:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800554a:	693b      	ldr	r3, [r7, #16]
 800554c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800554e:	2201      	movs	r2, #1
 8005550:	409a      	lsls	r2, r3
 8005552:	4b0f      	ldr	r3, [pc, #60]	; (8005590 <xTaskPriorityDisinherit+0x108>)
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	4313      	orrs	r3, r2
 8005558:	4a0d      	ldr	r2, [pc, #52]	; (8005590 <xTaskPriorityDisinherit+0x108>)
 800555a:	6013      	str	r3, [r2, #0]
 800555c:	693b      	ldr	r3, [r7, #16]
 800555e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005560:	4613      	mov	r3, r2
 8005562:	009b      	lsls	r3, r3, #2
 8005564:	4413      	add	r3, r2
 8005566:	009b      	lsls	r3, r3, #2
 8005568:	4a08      	ldr	r2, [pc, #32]	; (800558c <xTaskPriorityDisinherit+0x104>)
 800556a:	441a      	add	r2, r3
 800556c:	693b      	ldr	r3, [r7, #16]
 800556e:	3304      	adds	r3, #4
 8005570:	4619      	mov	r1, r3
 8005572:	4610      	mov	r0, r2
 8005574:	f7fe fca6 	bl	8003ec4 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005578:	2301      	movs	r3, #1
 800557a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800557c:	697b      	ldr	r3, [r7, #20]
	}
 800557e:	4618      	mov	r0, r3
 8005580:	3718      	adds	r7, #24
 8005582:	46bd      	mov	sp, r7
 8005584:	bd80      	pop	{r7, pc}
 8005586:	bf00      	nop
 8005588:	200002e8 	.word	0x200002e8
 800558c:	200002ec 	.word	0x200002ec
 8005590:	200003f0 	.word	0x200003f0

08005594 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8005594:	b580      	push	{r7, lr}
 8005596:	b088      	sub	sp, #32
 8005598:	af00      	add	r7, sp, #0
 800559a:	6078      	str	r0, [r7, #4]
 800559c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80055a2:	2301      	movs	r3, #1
 80055a4:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d077      	beq.n	800569c <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80055ac:	69bb      	ldr	r3, [r7, #24]
 80055ae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d10a      	bne.n	80055ca <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 80055b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055b8:	f383 8811 	msr	BASEPRI, r3
 80055bc:	f3bf 8f6f 	isb	sy
 80055c0:	f3bf 8f4f 	dsb	sy
 80055c4:	60fb      	str	r3, [r7, #12]
}
 80055c6:	bf00      	nop
 80055c8:	e7fe      	b.n	80055c8 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80055ca:	69bb      	ldr	r3, [r7, #24]
 80055cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055ce:	683a      	ldr	r2, [r7, #0]
 80055d0:	429a      	cmp	r2, r3
 80055d2:	d902      	bls.n	80055da <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80055d4:	683b      	ldr	r3, [r7, #0]
 80055d6:	61fb      	str	r3, [r7, #28]
 80055d8:	e002      	b.n	80055e0 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80055da:	69bb      	ldr	r3, [r7, #24]
 80055dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055de:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80055e0:	69bb      	ldr	r3, [r7, #24]
 80055e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055e4:	69fa      	ldr	r2, [r7, #28]
 80055e6:	429a      	cmp	r2, r3
 80055e8:	d058      	beq.n	800569c <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80055ea:	69bb      	ldr	r3, [r7, #24]
 80055ec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80055ee:	697a      	ldr	r2, [r7, #20]
 80055f0:	429a      	cmp	r2, r3
 80055f2:	d153      	bne.n	800569c <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80055f4:	4b2b      	ldr	r3, [pc, #172]	; (80056a4 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	69ba      	ldr	r2, [r7, #24]
 80055fa:	429a      	cmp	r2, r3
 80055fc:	d10a      	bne.n	8005614 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 80055fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005602:	f383 8811 	msr	BASEPRI, r3
 8005606:	f3bf 8f6f 	isb	sy
 800560a:	f3bf 8f4f 	dsb	sy
 800560e:	60bb      	str	r3, [r7, #8]
}
 8005610:	bf00      	nop
 8005612:	e7fe      	b.n	8005612 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8005614:	69bb      	ldr	r3, [r7, #24]
 8005616:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005618:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800561a:	69bb      	ldr	r3, [r7, #24]
 800561c:	69fa      	ldr	r2, [r7, #28]
 800561e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005620:	69bb      	ldr	r3, [r7, #24]
 8005622:	699b      	ldr	r3, [r3, #24]
 8005624:	2b00      	cmp	r3, #0
 8005626:	db04      	blt.n	8005632 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005628:	69fb      	ldr	r3, [r7, #28]
 800562a:	f1c3 0207 	rsb	r2, r3, #7
 800562e:	69bb      	ldr	r3, [r7, #24]
 8005630:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8005632:	69bb      	ldr	r3, [r7, #24]
 8005634:	6959      	ldr	r1, [r3, #20]
 8005636:	693a      	ldr	r2, [r7, #16]
 8005638:	4613      	mov	r3, r2
 800563a:	009b      	lsls	r3, r3, #2
 800563c:	4413      	add	r3, r2
 800563e:	009b      	lsls	r3, r3, #2
 8005640:	4a19      	ldr	r2, [pc, #100]	; (80056a8 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8005642:	4413      	add	r3, r2
 8005644:	4299      	cmp	r1, r3
 8005646:	d129      	bne.n	800569c <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005648:	69bb      	ldr	r3, [r7, #24]
 800564a:	3304      	adds	r3, #4
 800564c:	4618      	mov	r0, r3
 800564e:	f7fe fc96 	bl	8003f7e <uxListRemove>
 8005652:	4603      	mov	r3, r0
 8005654:	2b00      	cmp	r3, #0
 8005656:	d10a      	bne.n	800566e <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8005658:	69bb      	ldr	r3, [r7, #24]
 800565a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800565c:	2201      	movs	r2, #1
 800565e:	fa02 f303 	lsl.w	r3, r2, r3
 8005662:	43da      	mvns	r2, r3
 8005664:	4b11      	ldr	r3, [pc, #68]	; (80056ac <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	4013      	ands	r3, r2
 800566a:	4a10      	ldr	r2, [pc, #64]	; (80056ac <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800566c:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800566e:	69bb      	ldr	r3, [r7, #24]
 8005670:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005672:	2201      	movs	r2, #1
 8005674:	409a      	lsls	r2, r3
 8005676:	4b0d      	ldr	r3, [pc, #52]	; (80056ac <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	4313      	orrs	r3, r2
 800567c:	4a0b      	ldr	r2, [pc, #44]	; (80056ac <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800567e:	6013      	str	r3, [r2, #0]
 8005680:	69bb      	ldr	r3, [r7, #24]
 8005682:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005684:	4613      	mov	r3, r2
 8005686:	009b      	lsls	r3, r3, #2
 8005688:	4413      	add	r3, r2
 800568a:	009b      	lsls	r3, r3, #2
 800568c:	4a06      	ldr	r2, [pc, #24]	; (80056a8 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800568e:	441a      	add	r2, r3
 8005690:	69bb      	ldr	r3, [r7, #24]
 8005692:	3304      	adds	r3, #4
 8005694:	4619      	mov	r1, r3
 8005696:	4610      	mov	r0, r2
 8005698:	f7fe fc14 	bl	8003ec4 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800569c:	bf00      	nop
 800569e:	3720      	adds	r7, #32
 80056a0:	46bd      	mov	sp, r7
 80056a2:	bd80      	pop	{r7, pc}
 80056a4:	200002e8 	.word	0x200002e8
 80056a8:	200002ec 	.word	0x200002ec
 80056ac:	200003f0 	.word	0x200003f0

080056b0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80056b0:	b480      	push	{r7}
 80056b2:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80056b4:	4b07      	ldr	r3, [pc, #28]	; (80056d4 <pvTaskIncrementMutexHeldCount+0x24>)
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d004      	beq.n	80056c6 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80056bc:	4b05      	ldr	r3, [pc, #20]	; (80056d4 <pvTaskIncrementMutexHeldCount+0x24>)
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80056c2:	3201      	adds	r2, #1
 80056c4:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 80056c6:	4b03      	ldr	r3, [pc, #12]	; (80056d4 <pvTaskIncrementMutexHeldCount+0x24>)
 80056c8:	681b      	ldr	r3, [r3, #0]
	}
 80056ca:	4618      	mov	r0, r3
 80056cc:	46bd      	mov	sp, r7
 80056ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d2:	4770      	bx	lr
 80056d4:	200002e8 	.word	0x200002e8

080056d8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80056d8:	b580      	push	{r7, lr}
 80056da:	b084      	sub	sp, #16
 80056dc:	af00      	add	r7, sp, #0
 80056de:	6078      	str	r0, [r7, #4]
 80056e0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80056e2:	4b29      	ldr	r3, [pc, #164]	; (8005788 <prvAddCurrentTaskToDelayedList+0xb0>)
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80056e8:	4b28      	ldr	r3, [pc, #160]	; (800578c <prvAddCurrentTaskToDelayedList+0xb4>)
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	3304      	adds	r3, #4
 80056ee:	4618      	mov	r0, r3
 80056f0:	f7fe fc45 	bl	8003f7e <uxListRemove>
 80056f4:	4603      	mov	r3, r0
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d10b      	bne.n	8005712 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80056fa:	4b24      	ldr	r3, [pc, #144]	; (800578c <prvAddCurrentTaskToDelayedList+0xb4>)
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005700:	2201      	movs	r2, #1
 8005702:	fa02 f303 	lsl.w	r3, r2, r3
 8005706:	43da      	mvns	r2, r3
 8005708:	4b21      	ldr	r3, [pc, #132]	; (8005790 <prvAddCurrentTaskToDelayedList+0xb8>)
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	4013      	ands	r3, r2
 800570e:	4a20      	ldr	r2, [pc, #128]	; (8005790 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005710:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005718:	d10a      	bne.n	8005730 <prvAddCurrentTaskToDelayedList+0x58>
 800571a:	683b      	ldr	r3, [r7, #0]
 800571c:	2b00      	cmp	r3, #0
 800571e:	d007      	beq.n	8005730 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005720:	4b1a      	ldr	r3, [pc, #104]	; (800578c <prvAddCurrentTaskToDelayedList+0xb4>)
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	3304      	adds	r3, #4
 8005726:	4619      	mov	r1, r3
 8005728:	481a      	ldr	r0, [pc, #104]	; (8005794 <prvAddCurrentTaskToDelayedList+0xbc>)
 800572a:	f7fe fbcb 	bl	8003ec4 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800572e:	e026      	b.n	800577e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005730:	68fa      	ldr	r2, [r7, #12]
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	4413      	add	r3, r2
 8005736:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005738:	4b14      	ldr	r3, [pc, #80]	; (800578c <prvAddCurrentTaskToDelayedList+0xb4>)
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	68ba      	ldr	r2, [r7, #8]
 800573e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005740:	68ba      	ldr	r2, [r7, #8]
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	429a      	cmp	r2, r3
 8005746:	d209      	bcs.n	800575c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005748:	4b13      	ldr	r3, [pc, #76]	; (8005798 <prvAddCurrentTaskToDelayedList+0xc0>)
 800574a:	681a      	ldr	r2, [r3, #0]
 800574c:	4b0f      	ldr	r3, [pc, #60]	; (800578c <prvAddCurrentTaskToDelayedList+0xb4>)
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	3304      	adds	r3, #4
 8005752:	4619      	mov	r1, r3
 8005754:	4610      	mov	r0, r2
 8005756:	f7fe fbd9 	bl	8003f0c <vListInsert>
}
 800575a:	e010      	b.n	800577e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800575c:	4b0f      	ldr	r3, [pc, #60]	; (800579c <prvAddCurrentTaskToDelayedList+0xc4>)
 800575e:	681a      	ldr	r2, [r3, #0]
 8005760:	4b0a      	ldr	r3, [pc, #40]	; (800578c <prvAddCurrentTaskToDelayedList+0xb4>)
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	3304      	adds	r3, #4
 8005766:	4619      	mov	r1, r3
 8005768:	4610      	mov	r0, r2
 800576a:	f7fe fbcf 	bl	8003f0c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800576e:	4b0c      	ldr	r3, [pc, #48]	; (80057a0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	68ba      	ldr	r2, [r7, #8]
 8005774:	429a      	cmp	r2, r3
 8005776:	d202      	bcs.n	800577e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8005778:	4a09      	ldr	r2, [pc, #36]	; (80057a0 <prvAddCurrentTaskToDelayedList+0xc8>)
 800577a:	68bb      	ldr	r3, [r7, #8]
 800577c:	6013      	str	r3, [r2, #0]
}
 800577e:	bf00      	nop
 8005780:	3710      	adds	r7, #16
 8005782:	46bd      	mov	sp, r7
 8005784:	bd80      	pop	{r7, pc}
 8005786:	bf00      	nop
 8005788:	200003ec 	.word	0x200003ec
 800578c:	200002e8 	.word	0x200002e8
 8005790:	200003f0 	.word	0x200003f0
 8005794:	200003d4 	.word	0x200003d4
 8005798:	200003a4 	.word	0x200003a4
 800579c:	200003a0 	.word	0x200003a0
 80057a0:	20000408 	.word	0x20000408

080057a4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80057a4:	b480      	push	{r7}
 80057a6:	b085      	sub	sp, #20
 80057a8:	af00      	add	r7, sp, #0
 80057aa:	60f8      	str	r0, [r7, #12]
 80057ac:	60b9      	str	r1, [r7, #8]
 80057ae:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	3b04      	subs	r3, #4
 80057b4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80057bc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	3b04      	subs	r3, #4
 80057c2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80057c4:	68bb      	ldr	r3, [r7, #8]
 80057c6:	f023 0201 	bic.w	r2, r3, #1
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	3b04      	subs	r3, #4
 80057d2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80057d4:	4a0c      	ldr	r2, [pc, #48]	; (8005808 <pxPortInitialiseStack+0x64>)
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	3b14      	subs	r3, #20
 80057de:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80057e0:	687a      	ldr	r2, [r7, #4]
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	3b04      	subs	r3, #4
 80057ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	f06f 0202 	mvn.w	r2, #2
 80057f2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	3b20      	subs	r3, #32
 80057f8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80057fa:	68fb      	ldr	r3, [r7, #12]
}
 80057fc:	4618      	mov	r0, r3
 80057fe:	3714      	adds	r7, #20
 8005800:	46bd      	mov	sp, r7
 8005802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005806:	4770      	bx	lr
 8005808:	0800580d 	.word	0x0800580d

0800580c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800580c:	b480      	push	{r7}
 800580e:	b085      	sub	sp, #20
 8005810:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8005812:	2300      	movs	r3, #0
 8005814:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005816:	4b12      	ldr	r3, [pc, #72]	; (8005860 <prvTaskExitError+0x54>)
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800581e:	d00a      	beq.n	8005836 <prvTaskExitError+0x2a>
	__asm volatile
 8005820:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005824:	f383 8811 	msr	BASEPRI, r3
 8005828:	f3bf 8f6f 	isb	sy
 800582c:	f3bf 8f4f 	dsb	sy
 8005830:	60fb      	str	r3, [r7, #12]
}
 8005832:	bf00      	nop
 8005834:	e7fe      	b.n	8005834 <prvTaskExitError+0x28>
	__asm volatile
 8005836:	f04f 0350 	mov.w	r3, #80	; 0x50
 800583a:	f383 8811 	msr	BASEPRI, r3
 800583e:	f3bf 8f6f 	isb	sy
 8005842:	f3bf 8f4f 	dsb	sy
 8005846:	60bb      	str	r3, [r7, #8]
}
 8005848:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800584a:	bf00      	nop
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	2b00      	cmp	r3, #0
 8005850:	d0fc      	beq.n	800584c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005852:	bf00      	nop
 8005854:	bf00      	nop
 8005856:	3714      	adds	r7, #20
 8005858:	46bd      	mov	sp, r7
 800585a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800585e:	4770      	bx	lr
 8005860:	2000000c 	.word	0x2000000c
	...

08005870 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005870:	4b07      	ldr	r3, [pc, #28]	; (8005890 <pxCurrentTCBConst2>)
 8005872:	6819      	ldr	r1, [r3, #0]
 8005874:	6808      	ldr	r0, [r1, #0]
 8005876:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800587a:	f380 8809 	msr	PSP, r0
 800587e:	f3bf 8f6f 	isb	sy
 8005882:	f04f 0000 	mov.w	r0, #0
 8005886:	f380 8811 	msr	BASEPRI, r0
 800588a:	4770      	bx	lr
 800588c:	f3af 8000 	nop.w

08005890 <pxCurrentTCBConst2>:
 8005890:	200002e8 	.word	0x200002e8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005894:	bf00      	nop
 8005896:	bf00      	nop

08005898 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005898:	4808      	ldr	r0, [pc, #32]	; (80058bc <prvPortStartFirstTask+0x24>)
 800589a:	6800      	ldr	r0, [r0, #0]
 800589c:	6800      	ldr	r0, [r0, #0]
 800589e:	f380 8808 	msr	MSP, r0
 80058a2:	f04f 0000 	mov.w	r0, #0
 80058a6:	f380 8814 	msr	CONTROL, r0
 80058aa:	b662      	cpsie	i
 80058ac:	b661      	cpsie	f
 80058ae:	f3bf 8f4f 	dsb	sy
 80058b2:	f3bf 8f6f 	isb	sy
 80058b6:	df00      	svc	0
 80058b8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80058ba:	bf00      	nop
 80058bc:	e000ed08 	.word	0xe000ed08

080058c0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80058c0:	b580      	push	{r7, lr}
 80058c2:	b086      	sub	sp, #24
 80058c4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80058c6:	4b46      	ldr	r3, [pc, #280]	; (80059e0 <xPortStartScheduler+0x120>)
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	4a46      	ldr	r2, [pc, #280]	; (80059e4 <xPortStartScheduler+0x124>)
 80058cc:	4293      	cmp	r3, r2
 80058ce:	d10a      	bne.n	80058e6 <xPortStartScheduler+0x26>
	__asm volatile
 80058d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058d4:	f383 8811 	msr	BASEPRI, r3
 80058d8:	f3bf 8f6f 	isb	sy
 80058dc:	f3bf 8f4f 	dsb	sy
 80058e0:	613b      	str	r3, [r7, #16]
}
 80058e2:	bf00      	nop
 80058e4:	e7fe      	b.n	80058e4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80058e6:	4b3e      	ldr	r3, [pc, #248]	; (80059e0 <xPortStartScheduler+0x120>)
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	4a3f      	ldr	r2, [pc, #252]	; (80059e8 <xPortStartScheduler+0x128>)
 80058ec:	4293      	cmp	r3, r2
 80058ee:	d10a      	bne.n	8005906 <xPortStartScheduler+0x46>
	__asm volatile
 80058f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058f4:	f383 8811 	msr	BASEPRI, r3
 80058f8:	f3bf 8f6f 	isb	sy
 80058fc:	f3bf 8f4f 	dsb	sy
 8005900:	60fb      	str	r3, [r7, #12]
}
 8005902:	bf00      	nop
 8005904:	e7fe      	b.n	8005904 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005906:	4b39      	ldr	r3, [pc, #228]	; (80059ec <xPortStartScheduler+0x12c>)
 8005908:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800590a:	697b      	ldr	r3, [r7, #20]
 800590c:	781b      	ldrb	r3, [r3, #0]
 800590e:	b2db      	uxtb	r3, r3
 8005910:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005912:	697b      	ldr	r3, [r7, #20]
 8005914:	22ff      	movs	r2, #255	; 0xff
 8005916:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005918:	697b      	ldr	r3, [r7, #20]
 800591a:	781b      	ldrb	r3, [r3, #0]
 800591c:	b2db      	uxtb	r3, r3
 800591e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005920:	78fb      	ldrb	r3, [r7, #3]
 8005922:	b2db      	uxtb	r3, r3
 8005924:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005928:	b2da      	uxtb	r2, r3
 800592a:	4b31      	ldr	r3, [pc, #196]	; (80059f0 <xPortStartScheduler+0x130>)
 800592c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800592e:	4b31      	ldr	r3, [pc, #196]	; (80059f4 <xPortStartScheduler+0x134>)
 8005930:	2207      	movs	r2, #7
 8005932:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005934:	e009      	b.n	800594a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8005936:	4b2f      	ldr	r3, [pc, #188]	; (80059f4 <xPortStartScheduler+0x134>)
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	3b01      	subs	r3, #1
 800593c:	4a2d      	ldr	r2, [pc, #180]	; (80059f4 <xPortStartScheduler+0x134>)
 800593e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005940:	78fb      	ldrb	r3, [r7, #3]
 8005942:	b2db      	uxtb	r3, r3
 8005944:	005b      	lsls	r3, r3, #1
 8005946:	b2db      	uxtb	r3, r3
 8005948:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800594a:	78fb      	ldrb	r3, [r7, #3]
 800594c:	b2db      	uxtb	r3, r3
 800594e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005952:	2b80      	cmp	r3, #128	; 0x80
 8005954:	d0ef      	beq.n	8005936 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005956:	4b27      	ldr	r3, [pc, #156]	; (80059f4 <xPortStartScheduler+0x134>)
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	f1c3 0307 	rsb	r3, r3, #7
 800595e:	2b04      	cmp	r3, #4
 8005960:	d00a      	beq.n	8005978 <xPortStartScheduler+0xb8>
	__asm volatile
 8005962:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005966:	f383 8811 	msr	BASEPRI, r3
 800596a:	f3bf 8f6f 	isb	sy
 800596e:	f3bf 8f4f 	dsb	sy
 8005972:	60bb      	str	r3, [r7, #8]
}
 8005974:	bf00      	nop
 8005976:	e7fe      	b.n	8005976 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005978:	4b1e      	ldr	r3, [pc, #120]	; (80059f4 <xPortStartScheduler+0x134>)
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	021b      	lsls	r3, r3, #8
 800597e:	4a1d      	ldr	r2, [pc, #116]	; (80059f4 <xPortStartScheduler+0x134>)
 8005980:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005982:	4b1c      	ldr	r3, [pc, #112]	; (80059f4 <xPortStartScheduler+0x134>)
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800598a:	4a1a      	ldr	r2, [pc, #104]	; (80059f4 <xPortStartScheduler+0x134>)
 800598c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	b2da      	uxtb	r2, r3
 8005992:	697b      	ldr	r3, [r7, #20]
 8005994:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005996:	4b18      	ldr	r3, [pc, #96]	; (80059f8 <xPortStartScheduler+0x138>)
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	4a17      	ldr	r2, [pc, #92]	; (80059f8 <xPortStartScheduler+0x138>)
 800599c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80059a0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80059a2:	4b15      	ldr	r3, [pc, #84]	; (80059f8 <xPortStartScheduler+0x138>)
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	4a14      	ldr	r2, [pc, #80]	; (80059f8 <xPortStartScheduler+0x138>)
 80059a8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80059ac:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80059ae:	f000 f8dd 	bl	8005b6c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80059b2:	4b12      	ldr	r3, [pc, #72]	; (80059fc <xPortStartScheduler+0x13c>)
 80059b4:	2200      	movs	r2, #0
 80059b6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80059b8:	f000 f8fc 	bl	8005bb4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80059bc:	4b10      	ldr	r3, [pc, #64]	; (8005a00 <xPortStartScheduler+0x140>)
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	4a0f      	ldr	r2, [pc, #60]	; (8005a00 <xPortStartScheduler+0x140>)
 80059c2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80059c6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80059c8:	f7ff ff66 	bl	8005898 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80059cc:	f7ff fa8c 	bl	8004ee8 <vTaskSwitchContext>
	prvTaskExitError();
 80059d0:	f7ff ff1c 	bl	800580c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80059d4:	2300      	movs	r3, #0
}
 80059d6:	4618      	mov	r0, r3
 80059d8:	3718      	adds	r7, #24
 80059da:	46bd      	mov	sp, r7
 80059dc:	bd80      	pop	{r7, pc}
 80059de:	bf00      	nop
 80059e0:	e000ed00 	.word	0xe000ed00
 80059e4:	410fc271 	.word	0x410fc271
 80059e8:	410fc270 	.word	0x410fc270
 80059ec:	e000e400 	.word	0xe000e400
 80059f0:	20000414 	.word	0x20000414
 80059f4:	20000418 	.word	0x20000418
 80059f8:	e000ed20 	.word	0xe000ed20
 80059fc:	2000000c 	.word	0x2000000c
 8005a00:	e000ef34 	.word	0xe000ef34

08005a04 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005a04:	b480      	push	{r7}
 8005a06:	b083      	sub	sp, #12
 8005a08:	af00      	add	r7, sp, #0
	__asm volatile
 8005a0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a0e:	f383 8811 	msr	BASEPRI, r3
 8005a12:	f3bf 8f6f 	isb	sy
 8005a16:	f3bf 8f4f 	dsb	sy
 8005a1a:	607b      	str	r3, [r7, #4]
}
 8005a1c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005a1e:	4b0f      	ldr	r3, [pc, #60]	; (8005a5c <vPortEnterCritical+0x58>)
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	3301      	adds	r3, #1
 8005a24:	4a0d      	ldr	r2, [pc, #52]	; (8005a5c <vPortEnterCritical+0x58>)
 8005a26:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8005a28:	4b0c      	ldr	r3, [pc, #48]	; (8005a5c <vPortEnterCritical+0x58>)
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	2b01      	cmp	r3, #1
 8005a2e:	d10f      	bne.n	8005a50 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005a30:	4b0b      	ldr	r3, [pc, #44]	; (8005a60 <vPortEnterCritical+0x5c>)
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	b2db      	uxtb	r3, r3
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d00a      	beq.n	8005a50 <vPortEnterCritical+0x4c>
	__asm volatile
 8005a3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a3e:	f383 8811 	msr	BASEPRI, r3
 8005a42:	f3bf 8f6f 	isb	sy
 8005a46:	f3bf 8f4f 	dsb	sy
 8005a4a:	603b      	str	r3, [r7, #0]
}
 8005a4c:	bf00      	nop
 8005a4e:	e7fe      	b.n	8005a4e <vPortEnterCritical+0x4a>
	}
}
 8005a50:	bf00      	nop
 8005a52:	370c      	adds	r7, #12
 8005a54:	46bd      	mov	sp, r7
 8005a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a5a:	4770      	bx	lr
 8005a5c:	2000000c 	.word	0x2000000c
 8005a60:	e000ed04 	.word	0xe000ed04

08005a64 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005a64:	b480      	push	{r7}
 8005a66:	b083      	sub	sp, #12
 8005a68:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005a6a:	4b12      	ldr	r3, [pc, #72]	; (8005ab4 <vPortExitCritical+0x50>)
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d10a      	bne.n	8005a88 <vPortExitCritical+0x24>
	__asm volatile
 8005a72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a76:	f383 8811 	msr	BASEPRI, r3
 8005a7a:	f3bf 8f6f 	isb	sy
 8005a7e:	f3bf 8f4f 	dsb	sy
 8005a82:	607b      	str	r3, [r7, #4]
}
 8005a84:	bf00      	nop
 8005a86:	e7fe      	b.n	8005a86 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005a88:	4b0a      	ldr	r3, [pc, #40]	; (8005ab4 <vPortExitCritical+0x50>)
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	3b01      	subs	r3, #1
 8005a8e:	4a09      	ldr	r2, [pc, #36]	; (8005ab4 <vPortExitCritical+0x50>)
 8005a90:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005a92:	4b08      	ldr	r3, [pc, #32]	; (8005ab4 <vPortExitCritical+0x50>)
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d105      	bne.n	8005aa6 <vPortExitCritical+0x42>
 8005a9a:	2300      	movs	r3, #0
 8005a9c:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005a9e:	683b      	ldr	r3, [r7, #0]
 8005aa0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005aa4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005aa6:	bf00      	nop
 8005aa8:	370c      	adds	r7, #12
 8005aaa:	46bd      	mov	sp, r7
 8005aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab0:	4770      	bx	lr
 8005ab2:	bf00      	nop
 8005ab4:	2000000c 	.word	0x2000000c
	...

08005ac0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005ac0:	f3ef 8009 	mrs	r0, PSP
 8005ac4:	f3bf 8f6f 	isb	sy
 8005ac8:	4b15      	ldr	r3, [pc, #84]	; (8005b20 <pxCurrentTCBConst>)
 8005aca:	681a      	ldr	r2, [r3, #0]
 8005acc:	f01e 0f10 	tst.w	lr, #16
 8005ad0:	bf08      	it	eq
 8005ad2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005ad6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ada:	6010      	str	r0, [r2, #0]
 8005adc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005ae0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8005ae4:	f380 8811 	msr	BASEPRI, r0
 8005ae8:	f3bf 8f4f 	dsb	sy
 8005aec:	f3bf 8f6f 	isb	sy
 8005af0:	f7ff f9fa 	bl	8004ee8 <vTaskSwitchContext>
 8005af4:	f04f 0000 	mov.w	r0, #0
 8005af8:	f380 8811 	msr	BASEPRI, r0
 8005afc:	bc09      	pop	{r0, r3}
 8005afe:	6819      	ldr	r1, [r3, #0]
 8005b00:	6808      	ldr	r0, [r1, #0]
 8005b02:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b06:	f01e 0f10 	tst.w	lr, #16
 8005b0a:	bf08      	it	eq
 8005b0c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005b10:	f380 8809 	msr	PSP, r0
 8005b14:	f3bf 8f6f 	isb	sy
 8005b18:	4770      	bx	lr
 8005b1a:	bf00      	nop
 8005b1c:	f3af 8000 	nop.w

08005b20 <pxCurrentTCBConst>:
 8005b20:	200002e8 	.word	0x200002e8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005b24:	bf00      	nop
 8005b26:	bf00      	nop

08005b28 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005b28:	b580      	push	{r7, lr}
 8005b2a:	b082      	sub	sp, #8
 8005b2c:	af00      	add	r7, sp, #0
	__asm volatile
 8005b2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b32:	f383 8811 	msr	BASEPRI, r3
 8005b36:	f3bf 8f6f 	isb	sy
 8005b3a:	f3bf 8f4f 	dsb	sy
 8005b3e:	607b      	str	r3, [r7, #4]
}
 8005b40:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005b42:	f7ff f919 	bl	8004d78 <xTaskIncrementTick>
 8005b46:	4603      	mov	r3, r0
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d003      	beq.n	8005b54 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005b4c:	4b06      	ldr	r3, [pc, #24]	; (8005b68 <xPortSysTickHandler+0x40>)
 8005b4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005b52:	601a      	str	r2, [r3, #0]
 8005b54:	2300      	movs	r3, #0
 8005b56:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005b58:	683b      	ldr	r3, [r7, #0]
 8005b5a:	f383 8811 	msr	BASEPRI, r3
}
 8005b5e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005b60:	bf00      	nop
 8005b62:	3708      	adds	r7, #8
 8005b64:	46bd      	mov	sp, r7
 8005b66:	bd80      	pop	{r7, pc}
 8005b68:	e000ed04 	.word	0xe000ed04

08005b6c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8005b6c:	b480      	push	{r7}
 8005b6e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005b70:	4b0b      	ldr	r3, [pc, #44]	; (8005ba0 <vPortSetupTimerInterrupt+0x34>)
 8005b72:	2200      	movs	r2, #0
 8005b74:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005b76:	4b0b      	ldr	r3, [pc, #44]	; (8005ba4 <vPortSetupTimerInterrupt+0x38>)
 8005b78:	2200      	movs	r2, #0
 8005b7a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005b7c:	4b0a      	ldr	r3, [pc, #40]	; (8005ba8 <vPortSetupTimerInterrupt+0x3c>)
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	4a0a      	ldr	r2, [pc, #40]	; (8005bac <vPortSetupTimerInterrupt+0x40>)
 8005b82:	fba2 2303 	umull	r2, r3, r2, r3
 8005b86:	099b      	lsrs	r3, r3, #6
 8005b88:	4a09      	ldr	r2, [pc, #36]	; (8005bb0 <vPortSetupTimerInterrupt+0x44>)
 8005b8a:	3b01      	subs	r3, #1
 8005b8c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8005b8e:	4b04      	ldr	r3, [pc, #16]	; (8005ba0 <vPortSetupTimerInterrupt+0x34>)
 8005b90:	2207      	movs	r2, #7
 8005b92:	601a      	str	r2, [r3, #0]
}
 8005b94:	bf00      	nop
 8005b96:	46bd      	mov	sp, r7
 8005b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b9c:	4770      	bx	lr
 8005b9e:	bf00      	nop
 8005ba0:	e000e010 	.word	0xe000e010
 8005ba4:	e000e018 	.word	0xe000e018
 8005ba8:	20000000 	.word	0x20000000
 8005bac:	10624dd3 	.word	0x10624dd3
 8005bb0:	e000e014 	.word	0xe000e014

08005bb4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005bb4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8005bc4 <vPortEnableVFP+0x10>
 8005bb8:	6801      	ldr	r1, [r0, #0]
 8005bba:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8005bbe:	6001      	str	r1, [r0, #0]
 8005bc0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005bc2:	bf00      	nop
 8005bc4:	e000ed88 	.word	0xe000ed88

08005bc8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005bc8:	b580      	push	{r7, lr}
 8005bca:	b08a      	sub	sp, #40	; 0x28
 8005bcc:	af00      	add	r7, sp, #0
 8005bce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005bd0:	2300      	movs	r3, #0
 8005bd2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005bd4:	f7ff f826 	bl	8004c24 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005bd8:	4b5b      	ldr	r3, [pc, #364]	; (8005d48 <pvPortMalloc+0x180>)
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d101      	bne.n	8005be4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005be0:	f000 f920 	bl	8005e24 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005be4:	4b59      	ldr	r3, [pc, #356]	; (8005d4c <pvPortMalloc+0x184>)
 8005be6:	681a      	ldr	r2, [r3, #0]
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	4013      	ands	r3, r2
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	f040 8093 	bne.w	8005d18 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d01d      	beq.n	8005c34 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8005bf8:	2208      	movs	r2, #8
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	4413      	add	r3, r2
 8005bfe:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	f003 0307 	and.w	r3, r3, #7
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d014      	beq.n	8005c34 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	f023 0307 	bic.w	r3, r3, #7
 8005c10:	3308      	adds	r3, #8
 8005c12:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	f003 0307 	and.w	r3, r3, #7
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d00a      	beq.n	8005c34 <pvPortMalloc+0x6c>
	__asm volatile
 8005c1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c22:	f383 8811 	msr	BASEPRI, r3
 8005c26:	f3bf 8f6f 	isb	sy
 8005c2a:	f3bf 8f4f 	dsb	sy
 8005c2e:	617b      	str	r3, [r7, #20]
}
 8005c30:	bf00      	nop
 8005c32:	e7fe      	b.n	8005c32 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d06e      	beq.n	8005d18 <pvPortMalloc+0x150>
 8005c3a:	4b45      	ldr	r3, [pc, #276]	; (8005d50 <pvPortMalloc+0x188>)
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	687a      	ldr	r2, [r7, #4]
 8005c40:	429a      	cmp	r2, r3
 8005c42:	d869      	bhi.n	8005d18 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005c44:	4b43      	ldr	r3, [pc, #268]	; (8005d54 <pvPortMalloc+0x18c>)
 8005c46:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005c48:	4b42      	ldr	r3, [pc, #264]	; (8005d54 <pvPortMalloc+0x18c>)
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005c4e:	e004      	b.n	8005c5a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8005c50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c52:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005c54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005c5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c5c:	685b      	ldr	r3, [r3, #4]
 8005c5e:	687a      	ldr	r2, [r7, #4]
 8005c60:	429a      	cmp	r2, r3
 8005c62:	d903      	bls.n	8005c6c <pvPortMalloc+0xa4>
 8005c64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d1f1      	bne.n	8005c50 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005c6c:	4b36      	ldr	r3, [pc, #216]	; (8005d48 <pvPortMalloc+0x180>)
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c72:	429a      	cmp	r2, r3
 8005c74:	d050      	beq.n	8005d18 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005c76:	6a3b      	ldr	r3, [r7, #32]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	2208      	movs	r2, #8
 8005c7c:	4413      	add	r3, r2
 8005c7e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005c80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c82:	681a      	ldr	r2, [r3, #0]
 8005c84:	6a3b      	ldr	r3, [r7, #32]
 8005c86:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005c88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c8a:	685a      	ldr	r2, [r3, #4]
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	1ad2      	subs	r2, r2, r3
 8005c90:	2308      	movs	r3, #8
 8005c92:	005b      	lsls	r3, r3, #1
 8005c94:	429a      	cmp	r2, r3
 8005c96:	d91f      	bls.n	8005cd8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005c98:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	4413      	add	r3, r2
 8005c9e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005ca0:	69bb      	ldr	r3, [r7, #24]
 8005ca2:	f003 0307 	and.w	r3, r3, #7
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d00a      	beq.n	8005cc0 <pvPortMalloc+0xf8>
	__asm volatile
 8005caa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cae:	f383 8811 	msr	BASEPRI, r3
 8005cb2:	f3bf 8f6f 	isb	sy
 8005cb6:	f3bf 8f4f 	dsb	sy
 8005cba:	613b      	str	r3, [r7, #16]
}
 8005cbc:	bf00      	nop
 8005cbe:	e7fe      	b.n	8005cbe <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005cc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cc2:	685a      	ldr	r2, [r3, #4]
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	1ad2      	subs	r2, r2, r3
 8005cc8:	69bb      	ldr	r3, [r7, #24]
 8005cca:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005ccc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cce:	687a      	ldr	r2, [r7, #4]
 8005cd0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005cd2:	69b8      	ldr	r0, [r7, #24]
 8005cd4:	f000 f908 	bl	8005ee8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005cd8:	4b1d      	ldr	r3, [pc, #116]	; (8005d50 <pvPortMalloc+0x188>)
 8005cda:	681a      	ldr	r2, [r3, #0]
 8005cdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cde:	685b      	ldr	r3, [r3, #4]
 8005ce0:	1ad3      	subs	r3, r2, r3
 8005ce2:	4a1b      	ldr	r2, [pc, #108]	; (8005d50 <pvPortMalloc+0x188>)
 8005ce4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005ce6:	4b1a      	ldr	r3, [pc, #104]	; (8005d50 <pvPortMalloc+0x188>)
 8005ce8:	681a      	ldr	r2, [r3, #0]
 8005cea:	4b1b      	ldr	r3, [pc, #108]	; (8005d58 <pvPortMalloc+0x190>)
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	429a      	cmp	r2, r3
 8005cf0:	d203      	bcs.n	8005cfa <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005cf2:	4b17      	ldr	r3, [pc, #92]	; (8005d50 <pvPortMalloc+0x188>)
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	4a18      	ldr	r2, [pc, #96]	; (8005d58 <pvPortMalloc+0x190>)
 8005cf8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005cfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cfc:	685a      	ldr	r2, [r3, #4]
 8005cfe:	4b13      	ldr	r3, [pc, #76]	; (8005d4c <pvPortMalloc+0x184>)
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	431a      	orrs	r2, r3
 8005d04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d06:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005d08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d0a:	2200      	movs	r2, #0
 8005d0c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8005d0e:	4b13      	ldr	r3, [pc, #76]	; (8005d5c <pvPortMalloc+0x194>)
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	3301      	adds	r3, #1
 8005d14:	4a11      	ldr	r2, [pc, #68]	; (8005d5c <pvPortMalloc+0x194>)
 8005d16:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005d18:	f7fe ff92 	bl	8004c40 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005d1c:	69fb      	ldr	r3, [r7, #28]
 8005d1e:	f003 0307 	and.w	r3, r3, #7
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d00a      	beq.n	8005d3c <pvPortMalloc+0x174>
	__asm volatile
 8005d26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d2a:	f383 8811 	msr	BASEPRI, r3
 8005d2e:	f3bf 8f6f 	isb	sy
 8005d32:	f3bf 8f4f 	dsb	sy
 8005d36:	60fb      	str	r3, [r7, #12]
}
 8005d38:	bf00      	nop
 8005d3a:	e7fe      	b.n	8005d3a <pvPortMalloc+0x172>
	return pvReturn;
 8005d3c:	69fb      	ldr	r3, [r7, #28]
}
 8005d3e:	4618      	mov	r0, r3
 8005d40:	3728      	adds	r7, #40	; 0x28
 8005d42:	46bd      	mov	sp, r7
 8005d44:	bd80      	pop	{r7, pc}
 8005d46:	bf00      	nop
 8005d48:	20004024 	.word	0x20004024
 8005d4c:	20004038 	.word	0x20004038
 8005d50:	20004028 	.word	0x20004028
 8005d54:	2000401c 	.word	0x2000401c
 8005d58:	2000402c 	.word	0x2000402c
 8005d5c:	20004030 	.word	0x20004030

08005d60 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005d60:	b580      	push	{r7, lr}
 8005d62:	b086      	sub	sp, #24
 8005d64:	af00      	add	r7, sp, #0
 8005d66:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d04d      	beq.n	8005e0e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005d72:	2308      	movs	r3, #8
 8005d74:	425b      	negs	r3, r3
 8005d76:	697a      	ldr	r2, [r7, #20]
 8005d78:	4413      	add	r3, r2
 8005d7a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005d7c:	697b      	ldr	r3, [r7, #20]
 8005d7e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005d80:	693b      	ldr	r3, [r7, #16]
 8005d82:	685a      	ldr	r2, [r3, #4]
 8005d84:	4b24      	ldr	r3, [pc, #144]	; (8005e18 <vPortFree+0xb8>)
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	4013      	ands	r3, r2
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d10a      	bne.n	8005da4 <vPortFree+0x44>
	__asm volatile
 8005d8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d92:	f383 8811 	msr	BASEPRI, r3
 8005d96:	f3bf 8f6f 	isb	sy
 8005d9a:	f3bf 8f4f 	dsb	sy
 8005d9e:	60fb      	str	r3, [r7, #12]
}
 8005da0:	bf00      	nop
 8005da2:	e7fe      	b.n	8005da2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005da4:	693b      	ldr	r3, [r7, #16]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d00a      	beq.n	8005dc2 <vPortFree+0x62>
	__asm volatile
 8005dac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005db0:	f383 8811 	msr	BASEPRI, r3
 8005db4:	f3bf 8f6f 	isb	sy
 8005db8:	f3bf 8f4f 	dsb	sy
 8005dbc:	60bb      	str	r3, [r7, #8]
}
 8005dbe:	bf00      	nop
 8005dc0:	e7fe      	b.n	8005dc0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005dc2:	693b      	ldr	r3, [r7, #16]
 8005dc4:	685a      	ldr	r2, [r3, #4]
 8005dc6:	4b14      	ldr	r3, [pc, #80]	; (8005e18 <vPortFree+0xb8>)
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	4013      	ands	r3, r2
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d01e      	beq.n	8005e0e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005dd0:	693b      	ldr	r3, [r7, #16]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d11a      	bne.n	8005e0e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005dd8:	693b      	ldr	r3, [r7, #16]
 8005dda:	685a      	ldr	r2, [r3, #4]
 8005ddc:	4b0e      	ldr	r3, [pc, #56]	; (8005e18 <vPortFree+0xb8>)
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	43db      	mvns	r3, r3
 8005de2:	401a      	ands	r2, r3
 8005de4:	693b      	ldr	r3, [r7, #16]
 8005de6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005de8:	f7fe ff1c 	bl	8004c24 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005dec:	693b      	ldr	r3, [r7, #16]
 8005dee:	685a      	ldr	r2, [r3, #4]
 8005df0:	4b0a      	ldr	r3, [pc, #40]	; (8005e1c <vPortFree+0xbc>)
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	4413      	add	r3, r2
 8005df6:	4a09      	ldr	r2, [pc, #36]	; (8005e1c <vPortFree+0xbc>)
 8005df8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005dfa:	6938      	ldr	r0, [r7, #16]
 8005dfc:	f000 f874 	bl	8005ee8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005e00:	4b07      	ldr	r3, [pc, #28]	; (8005e20 <vPortFree+0xc0>)
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	3301      	adds	r3, #1
 8005e06:	4a06      	ldr	r2, [pc, #24]	; (8005e20 <vPortFree+0xc0>)
 8005e08:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8005e0a:	f7fe ff19 	bl	8004c40 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005e0e:	bf00      	nop
 8005e10:	3718      	adds	r7, #24
 8005e12:	46bd      	mov	sp, r7
 8005e14:	bd80      	pop	{r7, pc}
 8005e16:	bf00      	nop
 8005e18:	20004038 	.word	0x20004038
 8005e1c:	20004028 	.word	0x20004028
 8005e20:	20004034 	.word	0x20004034

08005e24 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005e24:	b480      	push	{r7}
 8005e26:	b085      	sub	sp, #20
 8005e28:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005e2a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8005e2e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005e30:	4b27      	ldr	r3, [pc, #156]	; (8005ed0 <prvHeapInit+0xac>)
 8005e32:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	f003 0307 	and.w	r3, r3, #7
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d00c      	beq.n	8005e58 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	3307      	adds	r3, #7
 8005e42:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	f023 0307 	bic.w	r3, r3, #7
 8005e4a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005e4c:	68ba      	ldr	r2, [r7, #8]
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	1ad3      	subs	r3, r2, r3
 8005e52:	4a1f      	ldr	r2, [pc, #124]	; (8005ed0 <prvHeapInit+0xac>)
 8005e54:	4413      	add	r3, r2
 8005e56:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005e5c:	4a1d      	ldr	r2, [pc, #116]	; (8005ed4 <prvHeapInit+0xb0>)
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005e62:	4b1c      	ldr	r3, [pc, #112]	; (8005ed4 <prvHeapInit+0xb0>)
 8005e64:	2200      	movs	r2, #0
 8005e66:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	68ba      	ldr	r2, [r7, #8]
 8005e6c:	4413      	add	r3, r2
 8005e6e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005e70:	2208      	movs	r2, #8
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	1a9b      	subs	r3, r3, r2
 8005e76:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	f023 0307 	bic.w	r3, r3, #7
 8005e7e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	4a15      	ldr	r2, [pc, #84]	; (8005ed8 <prvHeapInit+0xb4>)
 8005e84:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005e86:	4b14      	ldr	r3, [pc, #80]	; (8005ed8 <prvHeapInit+0xb4>)
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	2200      	movs	r2, #0
 8005e8c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005e8e:	4b12      	ldr	r3, [pc, #72]	; (8005ed8 <prvHeapInit+0xb4>)
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	2200      	movs	r2, #0
 8005e94:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005e9a:	683b      	ldr	r3, [r7, #0]
 8005e9c:	68fa      	ldr	r2, [r7, #12]
 8005e9e:	1ad2      	subs	r2, r2, r3
 8005ea0:	683b      	ldr	r3, [r7, #0]
 8005ea2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005ea4:	4b0c      	ldr	r3, [pc, #48]	; (8005ed8 <prvHeapInit+0xb4>)
 8005ea6:	681a      	ldr	r2, [r3, #0]
 8005ea8:	683b      	ldr	r3, [r7, #0]
 8005eaa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005eac:	683b      	ldr	r3, [r7, #0]
 8005eae:	685b      	ldr	r3, [r3, #4]
 8005eb0:	4a0a      	ldr	r2, [pc, #40]	; (8005edc <prvHeapInit+0xb8>)
 8005eb2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005eb4:	683b      	ldr	r3, [r7, #0]
 8005eb6:	685b      	ldr	r3, [r3, #4]
 8005eb8:	4a09      	ldr	r2, [pc, #36]	; (8005ee0 <prvHeapInit+0xbc>)
 8005eba:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005ebc:	4b09      	ldr	r3, [pc, #36]	; (8005ee4 <prvHeapInit+0xc0>)
 8005ebe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005ec2:	601a      	str	r2, [r3, #0]
}
 8005ec4:	bf00      	nop
 8005ec6:	3714      	adds	r7, #20
 8005ec8:	46bd      	mov	sp, r7
 8005eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ece:	4770      	bx	lr
 8005ed0:	2000041c 	.word	0x2000041c
 8005ed4:	2000401c 	.word	0x2000401c
 8005ed8:	20004024 	.word	0x20004024
 8005edc:	2000402c 	.word	0x2000402c
 8005ee0:	20004028 	.word	0x20004028
 8005ee4:	20004038 	.word	0x20004038

08005ee8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005ee8:	b480      	push	{r7}
 8005eea:	b085      	sub	sp, #20
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005ef0:	4b28      	ldr	r3, [pc, #160]	; (8005f94 <prvInsertBlockIntoFreeList+0xac>)
 8005ef2:	60fb      	str	r3, [r7, #12]
 8005ef4:	e002      	b.n	8005efc <prvInsertBlockIntoFreeList+0x14>
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	60fb      	str	r3, [r7, #12]
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	687a      	ldr	r2, [r7, #4]
 8005f02:	429a      	cmp	r2, r3
 8005f04:	d8f7      	bhi.n	8005ef6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	685b      	ldr	r3, [r3, #4]
 8005f0e:	68ba      	ldr	r2, [r7, #8]
 8005f10:	4413      	add	r3, r2
 8005f12:	687a      	ldr	r2, [r7, #4]
 8005f14:	429a      	cmp	r2, r3
 8005f16:	d108      	bne.n	8005f2a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	685a      	ldr	r2, [r3, #4]
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	685b      	ldr	r3, [r3, #4]
 8005f20:	441a      	add	r2, r3
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	685b      	ldr	r3, [r3, #4]
 8005f32:	68ba      	ldr	r2, [r7, #8]
 8005f34:	441a      	add	r2, r3
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	429a      	cmp	r2, r3
 8005f3c:	d118      	bne.n	8005f70 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	681a      	ldr	r2, [r3, #0]
 8005f42:	4b15      	ldr	r3, [pc, #84]	; (8005f98 <prvInsertBlockIntoFreeList+0xb0>)
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	429a      	cmp	r2, r3
 8005f48:	d00d      	beq.n	8005f66 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	685a      	ldr	r2, [r3, #4]
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	685b      	ldr	r3, [r3, #4]
 8005f54:	441a      	add	r2, r3
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	681a      	ldr	r2, [r3, #0]
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	601a      	str	r2, [r3, #0]
 8005f64:	e008      	b.n	8005f78 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005f66:	4b0c      	ldr	r3, [pc, #48]	; (8005f98 <prvInsertBlockIntoFreeList+0xb0>)
 8005f68:	681a      	ldr	r2, [r3, #0]
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	601a      	str	r2, [r3, #0]
 8005f6e:	e003      	b.n	8005f78 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	681a      	ldr	r2, [r3, #0]
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005f78:	68fa      	ldr	r2, [r7, #12]
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	429a      	cmp	r2, r3
 8005f7e:	d002      	beq.n	8005f86 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	687a      	ldr	r2, [r7, #4]
 8005f84:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005f86:	bf00      	nop
 8005f88:	3714      	adds	r7, #20
 8005f8a:	46bd      	mov	sp, r7
 8005f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f90:	4770      	bx	lr
 8005f92:	bf00      	nop
 8005f94:	2000401c 	.word	0x2000401c
 8005f98:	20004024 	.word	0x20004024

08005f9c <__errno>:
 8005f9c:	4b01      	ldr	r3, [pc, #4]	; (8005fa4 <__errno+0x8>)
 8005f9e:	6818      	ldr	r0, [r3, #0]
 8005fa0:	4770      	bx	lr
 8005fa2:	bf00      	nop
 8005fa4:	20000010 	.word	0x20000010

08005fa8 <__sflush_r>:
 8005fa8:	898a      	ldrh	r2, [r1, #12]
 8005faa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005fae:	4605      	mov	r5, r0
 8005fb0:	0710      	lsls	r0, r2, #28
 8005fb2:	460c      	mov	r4, r1
 8005fb4:	d458      	bmi.n	8006068 <__sflush_r+0xc0>
 8005fb6:	684b      	ldr	r3, [r1, #4]
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	dc05      	bgt.n	8005fc8 <__sflush_r+0x20>
 8005fbc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	dc02      	bgt.n	8005fc8 <__sflush_r+0x20>
 8005fc2:	2000      	movs	r0, #0
 8005fc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005fc8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005fca:	2e00      	cmp	r6, #0
 8005fcc:	d0f9      	beq.n	8005fc2 <__sflush_r+0x1a>
 8005fce:	2300      	movs	r3, #0
 8005fd0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005fd4:	682f      	ldr	r7, [r5, #0]
 8005fd6:	602b      	str	r3, [r5, #0]
 8005fd8:	d032      	beq.n	8006040 <__sflush_r+0x98>
 8005fda:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005fdc:	89a3      	ldrh	r3, [r4, #12]
 8005fde:	075a      	lsls	r2, r3, #29
 8005fe0:	d505      	bpl.n	8005fee <__sflush_r+0x46>
 8005fe2:	6863      	ldr	r3, [r4, #4]
 8005fe4:	1ac0      	subs	r0, r0, r3
 8005fe6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005fe8:	b10b      	cbz	r3, 8005fee <__sflush_r+0x46>
 8005fea:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005fec:	1ac0      	subs	r0, r0, r3
 8005fee:	2300      	movs	r3, #0
 8005ff0:	4602      	mov	r2, r0
 8005ff2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005ff4:	6a21      	ldr	r1, [r4, #32]
 8005ff6:	4628      	mov	r0, r5
 8005ff8:	47b0      	blx	r6
 8005ffa:	1c43      	adds	r3, r0, #1
 8005ffc:	89a3      	ldrh	r3, [r4, #12]
 8005ffe:	d106      	bne.n	800600e <__sflush_r+0x66>
 8006000:	6829      	ldr	r1, [r5, #0]
 8006002:	291d      	cmp	r1, #29
 8006004:	d82c      	bhi.n	8006060 <__sflush_r+0xb8>
 8006006:	4a2a      	ldr	r2, [pc, #168]	; (80060b0 <__sflush_r+0x108>)
 8006008:	40ca      	lsrs	r2, r1
 800600a:	07d6      	lsls	r6, r2, #31
 800600c:	d528      	bpl.n	8006060 <__sflush_r+0xb8>
 800600e:	2200      	movs	r2, #0
 8006010:	6062      	str	r2, [r4, #4]
 8006012:	04d9      	lsls	r1, r3, #19
 8006014:	6922      	ldr	r2, [r4, #16]
 8006016:	6022      	str	r2, [r4, #0]
 8006018:	d504      	bpl.n	8006024 <__sflush_r+0x7c>
 800601a:	1c42      	adds	r2, r0, #1
 800601c:	d101      	bne.n	8006022 <__sflush_r+0x7a>
 800601e:	682b      	ldr	r3, [r5, #0]
 8006020:	b903      	cbnz	r3, 8006024 <__sflush_r+0x7c>
 8006022:	6560      	str	r0, [r4, #84]	; 0x54
 8006024:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006026:	602f      	str	r7, [r5, #0]
 8006028:	2900      	cmp	r1, #0
 800602a:	d0ca      	beq.n	8005fc2 <__sflush_r+0x1a>
 800602c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006030:	4299      	cmp	r1, r3
 8006032:	d002      	beq.n	800603a <__sflush_r+0x92>
 8006034:	4628      	mov	r0, r5
 8006036:	f000 f9cf 	bl	80063d8 <_free_r>
 800603a:	2000      	movs	r0, #0
 800603c:	6360      	str	r0, [r4, #52]	; 0x34
 800603e:	e7c1      	b.n	8005fc4 <__sflush_r+0x1c>
 8006040:	6a21      	ldr	r1, [r4, #32]
 8006042:	2301      	movs	r3, #1
 8006044:	4628      	mov	r0, r5
 8006046:	47b0      	blx	r6
 8006048:	1c41      	adds	r1, r0, #1
 800604a:	d1c7      	bne.n	8005fdc <__sflush_r+0x34>
 800604c:	682b      	ldr	r3, [r5, #0]
 800604e:	2b00      	cmp	r3, #0
 8006050:	d0c4      	beq.n	8005fdc <__sflush_r+0x34>
 8006052:	2b1d      	cmp	r3, #29
 8006054:	d001      	beq.n	800605a <__sflush_r+0xb2>
 8006056:	2b16      	cmp	r3, #22
 8006058:	d101      	bne.n	800605e <__sflush_r+0xb6>
 800605a:	602f      	str	r7, [r5, #0]
 800605c:	e7b1      	b.n	8005fc2 <__sflush_r+0x1a>
 800605e:	89a3      	ldrh	r3, [r4, #12]
 8006060:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006064:	81a3      	strh	r3, [r4, #12]
 8006066:	e7ad      	b.n	8005fc4 <__sflush_r+0x1c>
 8006068:	690f      	ldr	r7, [r1, #16]
 800606a:	2f00      	cmp	r7, #0
 800606c:	d0a9      	beq.n	8005fc2 <__sflush_r+0x1a>
 800606e:	0793      	lsls	r3, r2, #30
 8006070:	680e      	ldr	r6, [r1, #0]
 8006072:	bf08      	it	eq
 8006074:	694b      	ldreq	r3, [r1, #20]
 8006076:	600f      	str	r7, [r1, #0]
 8006078:	bf18      	it	ne
 800607a:	2300      	movne	r3, #0
 800607c:	eba6 0807 	sub.w	r8, r6, r7
 8006080:	608b      	str	r3, [r1, #8]
 8006082:	f1b8 0f00 	cmp.w	r8, #0
 8006086:	dd9c      	ble.n	8005fc2 <__sflush_r+0x1a>
 8006088:	6a21      	ldr	r1, [r4, #32]
 800608a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800608c:	4643      	mov	r3, r8
 800608e:	463a      	mov	r2, r7
 8006090:	4628      	mov	r0, r5
 8006092:	47b0      	blx	r6
 8006094:	2800      	cmp	r0, #0
 8006096:	dc06      	bgt.n	80060a6 <__sflush_r+0xfe>
 8006098:	89a3      	ldrh	r3, [r4, #12]
 800609a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800609e:	81a3      	strh	r3, [r4, #12]
 80060a0:	f04f 30ff 	mov.w	r0, #4294967295
 80060a4:	e78e      	b.n	8005fc4 <__sflush_r+0x1c>
 80060a6:	4407      	add	r7, r0
 80060a8:	eba8 0800 	sub.w	r8, r8, r0
 80060ac:	e7e9      	b.n	8006082 <__sflush_r+0xda>
 80060ae:	bf00      	nop
 80060b0:	20400001 	.word	0x20400001

080060b4 <_fflush_r>:
 80060b4:	b538      	push	{r3, r4, r5, lr}
 80060b6:	690b      	ldr	r3, [r1, #16]
 80060b8:	4605      	mov	r5, r0
 80060ba:	460c      	mov	r4, r1
 80060bc:	b913      	cbnz	r3, 80060c4 <_fflush_r+0x10>
 80060be:	2500      	movs	r5, #0
 80060c0:	4628      	mov	r0, r5
 80060c2:	bd38      	pop	{r3, r4, r5, pc}
 80060c4:	b118      	cbz	r0, 80060ce <_fflush_r+0x1a>
 80060c6:	6983      	ldr	r3, [r0, #24]
 80060c8:	b90b      	cbnz	r3, 80060ce <_fflush_r+0x1a>
 80060ca:	f000 f899 	bl	8006200 <__sinit>
 80060ce:	4b14      	ldr	r3, [pc, #80]	; (8006120 <_fflush_r+0x6c>)
 80060d0:	429c      	cmp	r4, r3
 80060d2:	d11b      	bne.n	800610c <_fflush_r+0x58>
 80060d4:	686c      	ldr	r4, [r5, #4]
 80060d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d0ef      	beq.n	80060be <_fflush_r+0xa>
 80060de:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80060e0:	07d0      	lsls	r0, r2, #31
 80060e2:	d404      	bmi.n	80060ee <_fflush_r+0x3a>
 80060e4:	0599      	lsls	r1, r3, #22
 80060e6:	d402      	bmi.n	80060ee <_fflush_r+0x3a>
 80060e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80060ea:	f000 f94c 	bl	8006386 <__retarget_lock_acquire_recursive>
 80060ee:	4628      	mov	r0, r5
 80060f0:	4621      	mov	r1, r4
 80060f2:	f7ff ff59 	bl	8005fa8 <__sflush_r>
 80060f6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80060f8:	07da      	lsls	r2, r3, #31
 80060fa:	4605      	mov	r5, r0
 80060fc:	d4e0      	bmi.n	80060c0 <_fflush_r+0xc>
 80060fe:	89a3      	ldrh	r3, [r4, #12]
 8006100:	059b      	lsls	r3, r3, #22
 8006102:	d4dd      	bmi.n	80060c0 <_fflush_r+0xc>
 8006104:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006106:	f000 f93f 	bl	8006388 <__retarget_lock_release_recursive>
 800610a:	e7d9      	b.n	80060c0 <_fflush_r+0xc>
 800610c:	4b05      	ldr	r3, [pc, #20]	; (8006124 <_fflush_r+0x70>)
 800610e:	429c      	cmp	r4, r3
 8006110:	d101      	bne.n	8006116 <_fflush_r+0x62>
 8006112:	68ac      	ldr	r4, [r5, #8]
 8006114:	e7df      	b.n	80060d6 <_fflush_r+0x22>
 8006116:	4b04      	ldr	r3, [pc, #16]	; (8006128 <_fflush_r+0x74>)
 8006118:	429c      	cmp	r4, r3
 800611a:	bf08      	it	eq
 800611c:	68ec      	ldreq	r4, [r5, #12]
 800611e:	e7da      	b.n	80060d6 <_fflush_r+0x22>
 8006120:	08007570 	.word	0x08007570
 8006124:	08007590 	.word	0x08007590
 8006128:	08007550 	.word	0x08007550

0800612c <fflush>:
 800612c:	4601      	mov	r1, r0
 800612e:	b920      	cbnz	r0, 800613a <fflush+0xe>
 8006130:	4b04      	ldr	r3, [pc, #16]	; (8006144 <fflush+0x18>)
 8006132:	4905      	ldr	r1, [pc, #20]	; (8006148 <fflush+0x1c>)
 8006134:	6818      	ldr	r0, [r3, #0]
 8006136:	f000 b8e1 	b.w	80062fc <_fwalk_reent>
 800613a:	4b04      	ldr	r3, [pc, #16]	; (800614c <fflush+0x20>)
 800613c:	6818      	ldr	r0, [r3, #0]
 800613e:	f7ff bfb9 	b.w	80060b4 <_fflush_r>
 8006142:	bf00      	nop
 8006144:	080075b0 	.word	0x080075b0
 8006148:	080060b5 	.word	0x080060b5
 800614c:	20000010 	.word	0x20000010

08006150 <std>:
 8006150:	2300      	movs	r3, #0
 8006152:	b510      	push	{r4, lr}
 8006154:	4604      	mov	r4, r0
 8006156:	e9c0 3300 	strd	r3, r3, [r0]
 800615a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800615e:	6083      	str	r3, [r0, #8]
 8006160:	8181      	strh	r1, [r0, #12]
 8006162:	6643      	str	r3, [r0, #100]	; 0x64
 8006164:	81c2      	strh	r2, [r0, #14]
 8006166:	6183      	str	r3, [r0, #24]
 8006168:	4619      	mov	r1, r3
 800616a:	2208      	movs	r2, #8
 800616c:	305c      	adds	r0, #92	; 0x5c
 800616e:	f000 f92b 	bl	80063c8 <memset>
 8006172:	4b05      	ldr	r3, [pc, #20]	; (8006188 <std+0x38>)
 8006174:	6263      	str	r3, [r4, #36]	; 0x24
 8006176:	4b05      	ldr	r3, [pc, #20]	; (800618c <std+0x3c>)
 8006178:	62a3      	str	r3, [r4, #40]	; 0x28
 800617a:	4b05      	ldr	r3, [pc, #20]	; (8006190 <std+0x40>)
 800617c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800617e:	4b05      	ldr	r3, [pc, #20]	; (8006194 <std+0x44>)
 8006180:	6224      	str	r4, [r4, #32]
 8006182:	6323      	str	r3, [r4, #48]	; 0x30
 8006184:	bd10      	pop	{r4, pc}
 8006186:	bf00      	nop
 8006188:	080066a9 	.word	0x080066a9
 800618c:	080066cb 	.word	0x080066cb
 8006190:	08006703 	.word	0x08006703
 8006194:	08006727 	.word	0x08006727

08006198 <_cleanup_r>:
 8006198:	4901      	ldr	r1, [pc, #4]	; (80061a0 <_cleanup_r+0x8>)
 800619a:	f000 b8af 	b.w	80062fc <_fwalk_reent>
 800619e:	bf00      	nop
 80061a0:	080060b5 	.word	0x080060b5

080061a4 <__sfmoreglue>:
 80061a4:	b570      	push	{r4, r5, r6, lr}
 80061a6:	1e4a      	subs	r2, r1, #1
 80061a8:	2568      	movs	r5, #104	; 0x68
 80061aa:	4355      	muls	r5, r2
 80061ac:	460e      	mov	r6, r1
 80061ae:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80061b2:	f000 f961 	bl	8006478 <_malloc_r>
 80061b6:	4604      	mov	r4, r0
 80061b8:	b140      	cbz	r0, 80061cc <__sfmoreglue+0x28>
 80061ba:	2100      	movs	r1, #0
 80061bc:	e9c0 1600 	strd	r1, r6, [r0]
 80061c0:	300c      	adds	r0, #12
 80061c2:	60a0      	str	r0, [r4, #8]
 80061c4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80061c8:	f000 f8fe 	bl	80063c8 <memset>
 80061cc:	4620      	mov	r0, r4
 80061ce:	bd70      	pop	{r4, r5, r6, pc}

080061d0 <__sfp_lock_acquire>:
 80061d0:	4801      	ldr	r0, [pc, #4]	; (80061d8 <__sfp_lock_acquire+0x8>)
 80061d2:	f000 b8d8 	b.w	8006386 <__retarget_lock_acquire_recursive>
 80061d6:	bf00      	nop
 80061d8:	20004e68 	.word	0x20004e68

080061dc <__sfp_lock_release>:
 80061dc:	4801      	ldr	r0, [pc, #4]	; (80061e4 <__sfp_lock_release+0x8>)
 80061de:	f000 b8d3 	b.w	8006388 <__retarget_lock_release_recursive>
 80061e2:	bf00      	nop
 80061e4:	20004e68 	.word	0x20004e68

080061e8 <__sinit_lock_acquire>:
 80061e8:	4801      	ldr	r0, [pc, #4]	; (80061f0 <__sinit_lock_acquire+0x8>)
 80061ea:	f000 b8cc 	b.w	8006386 <__retarget_lock_acquire_recursive>
 80061ee:	bf00      	nop
 80061f0:	20004e63 	.word	0x20004e63

080061f4 <__sinit_lock_release>:
 80061f4:	4801      	ldr	r0, [pc, #4]	; (80061fc <__sinit_lock_release+0x8>)
 80061f6:	f000 b8c7 	b.w	8006388 <__retarget_lock_release_recursive>
 80061fa:	bf00      	nop
 80061fc:	20004e63 	.word	0x20004e63

08006200 <__sinit>:
 8006200:	b510      	push	{r4, lr}
 8006202:	4604      	mov	r4, r0
 8006204:	f7ff fff0 	bl	80061e8 <__sinit_lock_acquire>
 8006208:	69a3      	ldr	r3, [r4, #24]
 800620a:	b11b      	cbz	r3, 8006214 <__sinit+0x14>
 800620c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006210:	f7ff bff0 	b.w	80061f4 <__sinit_lock_release>
 8006214:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006218:	6523      	str	r3, [r4, #80]	; 0x50
 800621a:	4b13      	ldr	r3, [pc, #76]	; (8006268 <__sinit+0x68>)
 800621c:	4a13      	ldr	r2, [pc, #76]	; (800626c <__sinit+0x6c>)
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	62a2      	str	r2, [r4, #40]	; 0x28
 8006222:	42a3      	cmp	r3, r4
 8006224:	bf04      	itt	eq
 8006226:	2301      	moveq	r3, #1
 8006228:	61a3      	streq	r3, [r4, #24]
 800622a:	4620      	mov	r0, r4
 800622c:	f000 f820 	bl	8006270 <__sfp>
 8006230:	6060      	str	r0, [r4, #4]
 8006232:	4620      	mov	r0, r4
 8006234:	f000 f81c 	bl	8006270 <__sfp>
 8006238:	60a0      	str	r0, [r4, #8]
 800623a:	4620      	mov	r0, r4
 800623c:	f000 f818 	bl	8006270 <__sfp>
 8006240:	2200      	movs	r2, #0
 8006242:	60e0      	str	r0, [r4, #12]
 8006244:	2104      	movs	r1, #4
 8006246:	6860      	ldr	r0, [r4, #4]
 8006248:	f7ff ff82 	bl	8006150 <std>
 800624c:	68a0      	ldr	r0, [r4, #8]
 800624e:	2201      	movs	r2, #1
 8006250:	2109      	movs	r1, #9
 8006252:	f7ff ff7d 	bl	8006150 <std>
 8006256:	68e0      	ldr	r0, [r4, #12]
 8006258:	2202      	movs	r2, #2
 800625a:	2112      	movs	r1, #18
 800625c:	f7ff ff78 	bl	8006150 <std>
 8006260:	2301      	movs	r3, #1
 8006262:	61a3      	str	r3, [r4, #24]
 8006264:	e7d2      	b.n	800620c <__sinit+0xc>
 8006266:	bf00      	nop
 8006268:	080075b0 	.word	0x080075b0
 800626c:	08006199 	.word	0x08006199

08006270 <__sfp>:
 8006270:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006272:	4607      	mov	r7, r0
 8006274:	f7ff ffac 	bl	80061d0 <__sfp_lock_acquire>
 8006278:	4b1e      	ldr	r3, [pc, #120]	; (80062f4 <__sfp+0x84>)
 800627a:	681e      	ldr	r6, [r3, #0]
 800627c:	69b3      	ldr	r3, [r6, #24]
 800627e:	b913      	cbnz	r3, 8006286 <__sfp+0x16>
 8006280:	4630      	mov	r0, r6
 8006282:	f7ff ffbd 	bl	8006200 <__sinit>
 8006286:	3648      	adds	r6, #72	; 0x48
 8006288:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800628c:	3b01      	subs	r3, #1
 800628e:	d503      	bpl.n	8006298 <__sfp+0x28>
 8006290:	6833      	ldr	r3, [r6, #0]
 8006292:	b30b      	cbz	r3, 80062d8 <__sfp+0x68>
 8006294:	6836      	ldr	r6, [r6, #0]
 8006296:	e7f7      	b.n	8006288 <__sfp+0x18>
 8006298:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800629c:	b9d5      	cbnz	r5, 80062d4 <__sfp+0x64>
 800629e:	4b16      	ldr	r3, [pc, #88]	; (80062f8 <__sfp+0x88>)
 80062a0:	60e3      	str	r3, [r4, #12]
 80062a2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80062a6:	6665      	str	r5, [r4, #100]	; 0x64
 80062a8:	f000 f86c 	bl	8006384 <__retarget_lock_init_recursive>
 80062ac:	f7ff ff96 	bl	80061dc <__sfp_lock_release>
 80062b0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80062b4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80062b8:	6025      	str	r5, [r4, #0]
 80062ba:	61a5      	str	r5, [r4, #24]
 80062bc:	2208      	movs	r2, #8
 80062be:	4629      	mov	r1, r5
 80062c0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80062c4:	f000 f880 	bl	80063c8 <memset>
 80062c8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80062cc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80062d0:	4620      	mov	r0, r4
 80062d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80062d4:	3468      	adds	r4, #104	; 0x68
 80062d6:	e7d9      	b.n	800628c <__sfp+0x1c>
 80062d8:	2104      	movs	r1, #4
 80062da:	4638      	mov	r0, r7
 80062dc:	f7ff ff62 	bl	80061a4 <__sfmoreglue>
 80062e0:	4604      	mov	r4, r0
 80062e2:	6030      	str	r0, [r6, #0]
 80062e4:	2800      	cmp	r0, #0
 80062e6:	d1d5      	bne.n	8006294 <__sfp+0x24>
 80062e8:	f7ff ff78 	bl	80061dc <__sfp_lock_release>
 80062ec:	230c      	movs	r3, #12
 80062ee:	603b      	str	r3, [r7, #0]
 80062f0:	e7ee      	b.n	80062d0 <__sfp+0x60>
 80062f2:	bf00      	nop
 80062f4:	080075b0 	.word	0x080075b0
 80062f8:	ffff0001 	.word	0xffff0001

080062fc <_fwalk_reent>:
 80062fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006300:	4606      	mov	r6, r0
 8006302:	4688      	mov	r8, r1
 8006304:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006308:	2700      	movs	r7, #0
 800630a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800630e:	f1b9 0901 	subs.w	r9, r9, #1
 8006312:	d505      	bpl.n	8006320 <_fwalk_reent+0x24>
 8006314:	6824      	ldr	r4, [r4, #0]
 8006316:	2c00      	cmp	r4, #0
 8006318:	d1f7      	bne.n	800630a <_fwalk_reent+0xe>
 800631a:	4638      	mov	r0, r7
 800631c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006320:	89ab      	ldrh	r3, [r5, #12]
 8006322:	2b01      	cmp	r3, #1
 8006324:	d907      	bls.n	8006336 <_fwalk_reent+0x3a>
 8006326:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800632a:	3301      	adds	r3, #1
 800632c:	d003      	beq.n	8006336 <_fwalk_reent+0x3a>
 800632e:	4629      	mov	r1, r5
 8006330:	4630      	mov	r0, r6
 8006332:	47c0      	blx	r8
 8006334:	4307      	orrs	r7, r0
 8006336:	3568      	adds	r5, #104	; 0x68
 8006338:	e7e9      	b.n	800630e <_fwalk_reent+0x12>
	...

0800633c <__libc_init_array>:
 800633c:	b570      	push	{r4, r5, r6, lr}
 800633e:	4d0d      	ldr	r5, [pc, #52]	; (8006374 <__libc_init_array+0x38>)
 8006340:	4c0d      	ldr	r4, [pc, #52]	; (8006378 <__libc_init_array+0x3c>)
 8006342:	1b64      	subs	r4, r4, r5
 8006344:	10a4      	asrs	r4, r4, #2
 8006346:	2600      	movs	r6, #0
 8006348:	42a6      	cmp	r6, r4
 800634a:	d109      	bne.n	8006360 <__libc_init_array+0x24>
 800634c:	4d0b      	ldr	r5, [pc, #44]	; (800637c <__libc_init_array+0x40>)
 800634e:	4c0c      	ldr	r4, [pc, #48]	; (8006380 <__libc_init_array+0x44>)
 8006350:	f001 f818 	bl	8007384 <_init>
 8006354:	1b64      	subs	r4, r4, r5
 8006356:	10a4      	asrs	r4, r4, #2
 8006358:	2600      	movs	r6, #0
 800635a:	42a6      	cmp	r6, r4
 800635c:	d105      	bne.n	800636a <__libc_init_array+0x2e>
 800635e:	bd70      	pop	{r4, r5, r6, pc}
 8006360:	f855 3b04 	ldr.w	r3, [r5], #4
 8006364:	4798      	blx	r3
 8006366:	3601      	adds	r6, #1
 8006368:	e7ee      	b.n	8006348 <__libc_init_array+0xc>
 800636a:	f855 3b04 	ldr.w	r3, [r5], #4
 800636e:	4798      	blx	r3
 8006370:	3601      	adds	r6, #1
 8006372:	e7f2      	b.n	800635a <__libc_init_array+0x1e>
 8006374:	080075f0 	.word	0x080075f0
 8006378:	080075f0 	.word	0x080075f0
 800637c:	080075f0 	.word	0x080075f0
 8006380:	080075f4 	.word	0x080075f4

08006384 <__retarget_lock_init_recursive>:
 8006384:	4770      	bx	lr

08006386 <__retarget_lock_acquire_recursive>:
 8006386:	4770      	bx	lr

08006388 <__retarget_lock_release_recursive>:
 8006388:	4770      	bx	lr
	...

0800638c <malloc>:
 800638c:	4b02      	ldr	r3, [pc, #8]	; (8006398 <malloc+0xc>)
 800638e:	4601      	mov	r1, r0
 8006390:	6818      	ldr	r0, [r3, #0]
 8006392:	f000 b871 	b.w	8006478 <_malloc_r>
 8006396:	bf00      	nop
 8006398:	20000010 	.word	0x20000010

0800639c <free>:
 800639c:	4b02      	ldr	r3, [pc, #8]	; (80063a8 <free+0xc>)
 800639e:	4601      	mov	r1, r0
 80063a0:	6818      	ldr	r0, [r3, #0]
 80063a2:	f000 b819 	b.w	80063d8 <_free_r>
 80063a6:	bf00      	nop
 80063a8:	20000010 	.word	0x20000010

080063ac <memcpy>:
 80063ac:	440a      	add	r2, r1
 80063ae:	4291      	cmp	r1, r2
 80063b0:	f100 33ff 	add.w	r3, r0, #4294967295
 80063b4:	d100      	bne.n	80063b8 <memcpy+0xc>
 80063b6:	4770      	bx	lr
 80063b8:	b510      	push	{r4, lr}
 80063ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 80063be:	f803 4f01 	strb.w	r4, [r3, #1]!
 80063c2:	4291      	cmp	r1, r2
 80063c4:	d1f9      	bne.n	80063ba <memcpy+0xe>
 80063c6:	bd10      	pop	{r4, pc}

080063c8 <memset>:
 80063c8:	4402      	add	r2, r0
 80063ca:	4603      	mov	r3, r0
 80063cc:	4293      	cmp	r3, r2
 80063ce:	d100      	bne.n	80063d2 <memset+0xa>
 80063d0:	4770      	bx	lr
 80063d2:	f803 1b01 	strb.w	r1, [r3], #1
 80063d6:	e7f9      	b.n	80063cc <memset+0x4>

080063d8 <_free_r>:
 80063d8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80063da:	2900      	cmp	r1, #0
 80063dc:	d048      	beq.n	8006470 <_free_r+0x98>
 80063de:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80063e2:	9001      	str	r0, [sp, #4]
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	f1a1 0404 	sub.w	r4, r1, #4
 80063ea:	bfb8      	it	lt
 80063ec:	18e4      	addlt	r4, r4, r3
 80063ee:	f000 faf7 	bl	80069e0 <__malloc_lock>
 80063f2:	4a20      	ldr	r2, [pc, #128]	; (8006474 <_free_r+0x9c>)
 80063f4:	9801      	ldr	r0, [sp, #4]
 80063f6:	6813      	ldr	r3, [r2, #0]
 80063f8:	4615      	mov	r5, r2
 80063fa:	b933      	cbnz	r3, 800640a <_free_r+0x32>
 80063fc:	6063      	str	r3, [r4, #4]
 80063fe:	6014      	str	r4, [r2, #0]
 8006400:	b003      	add	sp, #12
 8006402:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006406:	f000 baf1 	b.w	80069ec <__malloc_unlock>
 800640a:	42a3      	cmp	r3, r4
 800640c:	d90b      	bls.n	8006426 <_free_r+0x4e>
 800640e:	6821      	ldr	r1, [r4, #0]
 8006410:	1862      	adds	r2, r4, r1
 8006412:	4293      	cmp	r3, r2
 8006414:	bf04      	itt	eq
 8006416:	681a      	ldreq	r2, [r3, #0]
 8006418:	685b      	ldreq	r3, [r3, #4]
 800641a:	6063      	str	r3, [r4, #4]
 800641c:	bf04      	itt	eq
 800641e:	1852      	addeq	r2, r2, r1
 8006420:	6022      	streq	r2, [r4, #0]
 8006422:	602c      	str	r4, [r5, #0]
 8006424:	e7ec      	b.n	8006400 <_free_r+0x28>
 8006426:	461a      	mov	r2, r3
 8006428:	685b      	ldr	r3, [r3, #4]
 800642a:	b10b      	cbz	r3, 8006430 <_free_r+0x58>
 800642c:	42a3      	cmp	r3, r4
 800642e:	d9fa      	bls.n	8006426 <_free_r+0x4e>
 8006430:	6811      	ldr	r1, [r2, #0]
 8006432:	1855      	adds	r5, r2, r1
 8006434:	42a5      	cmp	r5, r4
 8006436:	d10b      	bne.n	8006450 <_free_r+0x78>
 8006438:	6824      	ldr	r4, [r4, #0]
 800643a:	4421      	add	r1, r4
 800643c:	1854      	adds	r4, r2, r1
 800643e:	42a3      	cmp	r3, r4
 8006440:	6011      	str	r1, [r2, #0]
 8006442:	d1dd      	bne.n	8006400 <_free_r+0x28>
 8006444:	681c      	ldr	r4, [r3, #0]
 8006446:	685b      	ldr	r3, [r3, #4]
 8006448:	6053      	str	r3, [r2, #4]
 800644a:	4421      	add	r1, r4
 800644c:	6011      	str	r1, [r2, #0]
 800644e:	e7d7      	b.n	8006400 <_free_r+0x28>
 8006450:	d902      	bls.n	8006458 <_free_r+0x80>
 8006452:	230c      	movs	r3, #12
 8006454:	6003      	str	r3, [r0, #0]
 8006456:	e7d3      	b.n	8006400 <_free_r+0x28>
 8006458:	6825      	ldr	r5, [r4, #0]
 800645a:	1961      	adds	r1, r4, r5
 800645c:	428b      	cmp	r3, r1
 800645e:	bf04      	itt	eq
 8006460:	6819      	ldreq	r1, [r3, #0]
 8006462:	685b      	ldreq	r3, [r3, #4]
 8006464:	6063      	str	r3, [r4, #4]
 8006466:	bf04      	itt	eq
 8006468:	1949      	addeq	r1, r1, r5
 800646a:	6021      	streq	r1, [r4, #0]
 800646c:	6054      	str	r4, [r2, #4]
 800646e:	e7c7      	b.n	8006400 <_free_r+0x28>
 8006470:	b003      	add	sp, #12
 8006472:	bd30      	pop	{r4, r5, pc}
 8006474:	2000403c 	.word	0x2000403c

08006478 <_malloc_r>:
 8006478:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800647a:	1ccd      	adds	r5, r1, #3
 800647c:	f025 0503 	bic.w	r5, r5, #3
 8006480:	3508      	adds	r5, #8
 8006482:	2d0c      	cmp	r5, #12
 8006484:	bf38      	it	cc
 8006486:	250c      	movcc	r5, #12
 8006488:	2d00      	cmp	r5, #0
 800648a:	4606      	mov	r6, r0
 800648c:	db01      	blt.n	8006492 <_malloc_r+0x1a>
 800648e:	42a9      	cmp	r1, r5
 8006490:	d903      	bls.n	800649a <_malloc_r+0x22>
 8006492:	230c      	movs	r3, #12
 8006494:	6033      	str	r3, [r6, #0]
 8006496:	2000      	movs	r0, #0
 8006498:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800649a:	f000 faa1 	bl	80069e0 <__malloc_lock>
 800649e:	4921      	ldr	r1, [pc, #132]	; (8006524 <_malloc_r+0xac>)
 80064a0:	680a      	ldr	r2, [r1, #0]
 80064a2:	4614      	mov	r4, r2
 80064a4:	b99c      	cbnz	r4, 80064ce <_malloc_r+0x56>
 80064a6:	4f20      	ldr	r7, [pc, #128]	; (8006528 <_malloc_r+0xb0>)
 80064a8:	683b      	ldr	r3, [r7, #0]
 80064aa:	b923      	cbnz	r3, 80064b6 <_malloc_r+0x3e>
 80064ac:	4621      	mov	r1, r4
 80064ae:	4630      	mov	r0, r6
 80064b0:	f000 f8ca 	bl	8006648 <_sbrk_r>
 80064b4:	6038      	str	r0, [r7, #0]
 80064b6:	4629      	mov	r1, r5
 80064b8:	4630      	mov	r0, r6
 80064ba:	f000 f8c5 	bl	8006648 <_sbrk_r>
 80064be:	1c43      	adds	r3, r0, #1
 80064c0:	d123      	bne.n	800650a <_malloc_r+0x92>
 80064c2:	230c      	movs	r3, #12
 80064c4:	6033      	str	r3, [r6, #0]
 80064c6:	4630      	mov	r0, r6
 80064c8:	f000 fa90 	bl	80069ec <__malloc_unlock>
 80064cc:	e7e3      	b.n	8006496 <_malloc_r+0x1e>
 80064ce:	6823      	ldr	r3, [r4, #0]
 80064d0:	1b5b      	subs	r3, r3, r5
 80064d2:	d417      	bmi.n	8006504 <_malloc_r+0x8c>
 80064d4:	2b0b      	cmp	r3, #11
 80064d6:	d903      	bls.n	80064e0 <_malloc_r+0x68>
 80064d8:	6023      	str	r3, [r4, #0]
 80064da:	441c      	add	r4, r3
 80064dc:	6025      	str	r5, [r4, #0]
 80064de:	e004      	b.n	80064ea <_malloc_r+0x72>
 80064e0:	6863      	ldr	r3, [r4, #4]
 80064e2:	42a2      	cmp	r2, r4
 80064e4:	bf0c      	ite	eq
 80064e6:	600b      	streq	r3, [r1, #0]
 80064e8:	6053      	strne	r3, [r2, #4]
 80064ea:	4630      	mov	r0, r6
 80064ec:	f000 fa7e 	bl	80069ec <__malloc_unlock>
 80064f0:	f104 000b 	add.w	r0, r4, #11
 80064f4:	1d23      	adds	r3, r4, #4
 80064f6:	f020 0007 	bic.w	r0, r0, #7
 80064fa:	1ac2      	subs	r2, r0, r3
 80064fc:	d0cc      	beq.n	8006498 <_malloc_r+0x20>
 80064fe:	1a1b      	subs	r3, r3, r0
 8006500:	50a3      	str	r3, [r4, r2]
 8006502:	e7c9      	b.n	8006498 <_malloc_r+0x20>
 8006504:	4622      	mov	r2, r4
 8006506:	6864      	ldr	r4, [r4, #4]
 8006508:	e7cc      	b.n	80064a4 <_malloc_r+0x2c>
 800650a:	1cc4      	adds	r4, r0, #3
 800650c:	f024 0403 	bic.w	r4, r4, #3
 8006510:	42a0      	cmp	r0, r4
 8006512:	d0e3      	beq.n	80064dc <_malloc_r+0x64>
 8006514:	1a21      	subs	r1, r4, r0
 8006516:	4630      	mov	r0, r6
 8006518:	f000 f896 	bl	8006648 <_sbrk_r>
 800651c:	3001      	adds	r0, #1
 800651e:	d1dd      	bne.n	80064dc <_malloc_r+0x64>
 8006520:	e7cf      	b.n	80064c2 <_malloc_r+0x4a>
 8006522:	bf00      	nop
 8006524:	2000403c 	.word	0x2000403c
 8006528:	20004040 	.word	0x20004040

0800652c <iprintf>:
 800652c:	b40f      	push	{r0, r1, r2, r3}
 800652e:	4b0a      	ldr	r3, [pc, #40]	; (8006558 <iprintf+0x2c>)
 8006530:	b513      	push	{r0, r1, r4, lr}
 8006532:	681c      	ldr	r4, [r3, #0]
 8006534:	b124      	cbz	r4, 8006540 <iprintf+0x14>
 8006536:	69a3      	ldr	r3, [r4, #24]
 8006538:	b913      	cbnz	r3, 8006540 <iprintf+0x14>
 800653a:	4620      	mov	r0, r4
 800653c:	f7ff fe60 	bl	8006200 <__sinit>
 8006540:	ab05      	add	r3, sp, #20
 8006542:	9a04      	ldr	r2, [sp, #16]
 8006544:	68a1      	ldr	r1, [r4, #8]
 8006546:	9301      	str	r3, [sp, #4]
 8006548:	4620      	mov	r0, r4
 800654a:	f000 fbdb 	bl	8006d04 <_vfiprintf_r>
 800654e:	b002      	add	sp, #8
 8006550:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006554:	b004      	add	sp, #16
 8006556:	4770      	bx	lr
 8006558:	20000010 	.word	0x20000010

0800655c <_puts_r>:
 800655c:	b570      	push	{r4, r5, r6, lr}
 800655e:	460e      	mov	r6, r1
 8006560:	4605      	mov	r5, r0
 8006562:	b118      	cbz	r0, 800656c <_puts_r+0x10>
 8006564:	6983      	ldr	r3, [r0, #24]
 8006566:	b90b      	cbnz	r3, 800656c <_puts_r+0x10>
 8006568:	f7ff fe4a 	bl	8006200 <__sinit>
 800656c:	69ab      	ldr	r3, [r5, #24]
 800656e:	68ac      	ldr	r4, [r5, #8]
 8006570:	b913      	cbnz	r3, 8006578 <_puts_r+0x1c>
 8006572:	4628      	mov	r0, r5
 8006574:	f7ff fe44 	bl	8006200 <__sinit>
 8006578:	4b2c      	ldr	r3, [pc, #176]	; (800662c <_puts_r+0xd0>)
 800657a:	429c      	cmp	r4, r3
 800657c:	d120      	bne.n	80065c0 <_puts_r+0x64>
 800657e:	686c      	ldr	r4, [r5, #4]
 8006580:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006582:	07db      	lsls	r3, r3, #31
 8006584:	d405      	bmi.n	8006592 <_puts_r+0x36>
 8006586:	89a3      	ldrh	r3, [r4, #12]
 8006588:	0598      	lsls	r0, r3, #22
 800658a:	d402      	bmi.n	8006592 <_puts_r+0x36>
 800658c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800658e:	f7ff fefa 	bl	8006386 <__retarget_lock_acquire_recursive>
 8006592:	89a3      	ldrh	r3, [r4, #12]
 8006594:	0719      	lsls	r1, r3, #28
 8006596:	d51d      	bpl.n	80065d4 <_puts_r+0x78>
 8006598:	6923      	ldr	r3, [r4, #16]
 800659a:	b1db      	cbz	r3, 80065d4 <_puts_r+0x78>
 800659c:	3e01      	subs	r6, #1
 800659e:	68a3      	ldr	r3, [r4, #8]
 80065a0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80065a4:	3b01      	subs	r3, #1
 80065a6:	60a3      	str	r3, [r4, #8]
 80065a8:	bb39      	cbnz	r1, 80065fa <_puts_r+0x9e>
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	da38      	bge.n	8006620 <_puts_r+0xc4>
 80065ae:	4622      	mov	r2, r4
 80065b0:	210a      	movs	r1, #10
 80065b2:	4628      	mov	r0, r5
 80065b4:	f000 f8bc 	bl	8006730 <__swbuf_r>
 80065b8:	3001      	adds	r0, #1
 80065ba:	d011      	beq.n	80065e0 <_puts_r+0x84>
 80065bc:	250a      	movs	r5, #10
 80065be:	e011      	b.n	80065e4 <_puts_r+0x88>
 80065c0:	4b1b      	ldr	r3, [pc, #108]	; (8006630 <_puts_r+0xd4>)
 80065c2:	429c      	cmp	r4, r3
 80065c4:	d101      	bne.n	80065ca <_puts_r+0x6e>
 80065c6:	68ac      	ldr	r4, [r5, #8]
 80065c8:	e7da      	b.n	8006580 <_puts_r+0x24>
 80065ca:	4b1a      	ldr	r3, [pc, #104]	; (8006634 <_puts_r+0xd8>)
 80065cc:	429c      	cmp	r4, r3
 80065ce:	bf08      	it	eq
 80065d0:	68ec      	ldreq	r4, [r5, #12]
 80065d2:	e7d5      	b.n	8006580 <_puts_r+0x24>
 80065d4:	4621      	mov	r1, r4
 80065d6:	4628      	mov	r0, r5
 80065d8:	f000 f90e 	bl	80067f8 <__swsetup_r>
 80065dc:	2800      	cmp	r0, #0
 80065de:	d0dd      	beq.n	800659c <_puts_r+0x40>
 80065e0:	f04f 35ff 	mov.w	r5, #4294967295
 80065e4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80065e6:	07da      	lsls	r2, r3, #31
 80065e8:	d405      	bmi.n	80065f6 <_puts_r+0x9a>
 80065ea:	89a3      	ldrh	r3, [r4, #12]
 80065ec:	059b      	lsls	r3, r3, #22
 80065ee:	d402      	bmi.n	80065f6 <_puts_r+0x9a>
 80065f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80065f2:	f7ff fec9 	bl	8006388 <__retarget_lock_release_recursive>
 80065f6:	4628      	mov	r0, r5
 80065f8:	bd70      	pop	{r4, r5, r6, pc}
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	da04      	bge.n	8006608 <_puts_r+0xac>
 80065fe:	69a2      	ldr	r2, [r4, #24]
 8006600:	429a      	cmp	r2, r3
 8006602:	dc06      	bgt.n	8006612 <_puts_r+0xb6>
 8006604:	290a      	cmp	r1, #10
 8006606:	d004      	beq.n	8006612 <_puts_r+0xb6>
 8006608:	6823      	ldr	r3, [r4, #0]
 800660a:	1c5a      	adds	r2, r3, #1
 800660c:	6022      	str	r2, [r4, #0]
 800660e:	7019      	strb	r1, [r3, #0]
 8006610:	e7c5      	b.n	800659e <_puts_r+0x42>
 8006612:	4622      	mov	r2, r4
 8006614:	4628      	mov	r0, r5
 8006616:	f000 f88b 	bl	8006730 <__swbuf_r>
 800661a:	3001      	adds	r0, #1
 800661c:	d1bf      	bne.n	800659e <_puts_r+0x42>
 800661e:	e7df      	b.n	80065e0 <_puts_r+0x84>
 8006620:	6823      	ldr	r3, [r4, #0]
 8006622:	250a      	movs	r5, #10
 8006624:	1c5a      	adds	r2, r3, #1
 8006626:	6022      	str	r2, [r4, #0]
 8006628:	701d      	strb	r5, [r3, #0]
 800662a:	e7db      	b.n	80065e4 <_puts_r+0x88>
 800662c:	08007570 	.word	0x08007570
 8006630:	08007590 	.word	0x08007590
 8006634:	08007550 	.word	0x08007550

08006638 <puts>:
 8006638:	4b02      	ldr	r3, [pc, #8]	; (8006644 <puts+0xc>)
 800663a:	4601      	mov	r1, r0
 800663c:	6818      	ldr	r0, [r3, #0]
 800663e:	f7ff bf8d 	b.w	800655c <_puts_r>
 8006642:	bf00      	nop
 8006644:	20000010 	.word	0x20000010

08006648 <_sbrk_r>:
 8006648:	b538      	push	{r3, r4, r5, lr}
 800664a:	4d06      	ldr	r5, [pc, #24]	; (8006664 <_sbrk_r+0x1c>)
 800664c:	2300      	movs	r3, #0
 800664e:	4604      	mov	r4, r0
 8006650:	4608      	mov	r0, r1
 8006652:	602b      	str	r3, [r5, #0]
 8006654:	f7fa fae2 	bl	8000c1c <_sbrk>
 8006658:	1c43      	adds	r3, r0, #1
 800665a:	d102      	bne.n	8006662 <_sbrk_r+0x1a>
 800665c:	682b      	ldr	r3, [r5, #0]
 800665e:	b103      	cbz	r3, 8006662 <_sbrk_r+0x1a>
 8006660:	6023      	str	r3, [r4, #0]
 8006662:	bd38      	pop	{r3, r4, r5, pc}
 8006664:	20004e6c 	.word	0x20004e6c

08006668 <siprintf>:
 8006668:	b40e      	push	{r1, r2, r3}
 800666a:	b500      	push	{lr}
 800666c:	b09c      	sub	sp, #112	; 0x70
 800666e:	ab1d      	add	r3, sp, #116	; 0x74
 8006670:	9002      	str	r0, [sp, #8]
 8006672:	9006      	str	r0, [sp, #24]
 8006674:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006678:	4809      	ldr	r0, [pc, #36]	; (80066a0 <siprintf+0x38>)
 800667a:	9107      	str	r1, [sp, #28]
 800667c:	9104      	str	r1, [sp, #16]
 800667e:	4909      	ldr	r1, [pc, #36]	; (80066a4 <siprintf+0x3c>)
 8006680:	f853 2b04 	ldr.w	r2, [r3], #4
 8006684:	9105      	str	r1, [sp, #20]
 8006686:	6800      	ldr	r0, [r0, #0]
 8006688:	9301      	str	r3, [sp, #4]
 800668a:	a902      	add	r1, sp, #8
 800668c:	f000 fa10 	bl	8006ab0 <_svfiprintf_r>
 8006690:	9b02      	ldr	r3, [sp, #8]
 8006692:	2200      	movs	r2, #0
 8006694:	701a      	strb	r2, [r3, #0]
 8006696:	b01c      	add	sp, #112	; 0x70
 8006698:	f85d eb04 	ldr.w	lr, [sp], #4
 800669c:	b003      	add	sp, #12
 800669e:	4770      	bx	lr
 80066a0:	20000010 	.word	0x20000010
 80066a4:	ffff0208 	.word	0xffff0208

080066a8 <__sread>:
 80066a8:	b510      	push	{r4, lr}
 80066aa:	460c      	mov	r4, r1
 80066ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80066b0:	f000 fdec 	bl	800728c <_read_r>
 80066b4:	2800      	cmp	r0, #0
 80066b6:	bfab      	itete	ge
 80066b8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80066ba:	89a3      	ldrhlt	r3, [r4, #12]
 80066bc:	181b      	addge	r3, r3, r0
 80066be:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80066c2:	bfac      	ite	ge
 80066c4:	6563      	strge	r3, [r4, #84]	; 0x54
 80066c6:	81a3      	strhlt	r3, [r4, #12]
 80066c8:	bd10      	pop	{r4, pc}

080066ca <__swrite>:
 80066ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80066ce:	461f      	mov	r7, r3
 80066d0:	898b      	ldrh	r3, [r1, #12]
 80066d2:	05db      	lsls	r3, r3, #23
 80066d4:	4605      	mov	r5, r0
 80066d6:	460c      	mov	r4, r1
 80066d8:	4616      	mov	r6, r2
 80066da:	d505      	bpl.n	80066e8 <__swrite+0x1e>
 80066dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80066e0:	2302      	movs	r3, #2
 80066e2:	2200      	movs	r2, #0
 80066e4:	f000 f906 	bl	80068f4 <_lseek_r>
 80066e8:	89a3      	ldrh	r3, [r4, #12]
 80066ea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80066ee:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80066f2:	81a3      	strh	r3, [r4, #12]
 80066f4:	4632      	mov	r2, r6
 80066f6:	463b      	mov	r3, r7
 80066f8:	4628      	mov	r0, r5
 80066fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80066fe:	f000 b869 	b.w	80067d4 <_write_r>

08006702 <__sseek>:
 8006702:	b510      	push	{r4, lr}
 8006704:	460c      	mov	r4, r1
 8006706:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800670a:	f000 f8f3 	bl	80068f4 <_lseek_r>
 800670e:	1c43      	adds	r3, r0, #1
 8006710:	89a3      	ldrh	r3, [r4, #12]
 8006712:	bf15      	itete	ne
 8006714:	6560      	strne	r0, [r4, #84]	; 0x54
 8006716:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800671a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800671e:	81a3      	strheq	r3, [r4, #12]
 8006720:	bf18      	it	ne
 8006722:	81a3      	strhne	r3, [r4, #12]
 8006724:	bd10      	pop	{r4, pc}

08006726 <__sclose>:
 8006726:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800672a:	f000 b8d3 	b.w	80068d4 <_close_r>
	...

08006730 <__swbuf_r>:
 8006730:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006732:	460e      	mov	r6, r1
 8006734:	4614      	mov	r4, r2
 8006736:	4605      	mov	r5, r0
 8006738:	b118      	cbz	r0, 8006742 <__swbuf_r+0x12>
 800673a:	6983      	ldr	r3, [r0, #24]
 800673c:	b90b      	cbnz	r3, 8006742 <__swbuf_r+0x12>
 800673e:	f7ff fd5f 	bl	8006200 <__sinit>
 8006742:	4b21      	ldr	r3, [pc, #132]	; (80067c8 <__swbuf_r+0x98>)
 8006744:	429c      	cmp	r4, r3
 8006746:	d12b      	bne.n	80067a0 <__swbuf_r+0x70>
 8006748:	686c      	ldr	r4, [r5, #4]
 800674a:	69a3      	ldr	r3, [r4, #24]
 800674c:	60a3      	str	r3, [r4, #8]
 800674e:	89a3      	ldrh	r3, [r4, #12]
 8006750:	071a      	lsls	r2, r3, #28
 8006752:	d52f      	bpl.n	80067b4 <__swbuf_r+0x84>
 8006754:	6923      	ldr	r3, [r4, #16]
 8006756:	b36b      	cbz	r3, 80067b4 <__swbuf_r+0x84>
 8006758:	6923      	ldr	r3, [r4, #16]
 800675a:	6820      	ldr	r0, [r4, #0]
 800675c:	1ac0      	subs	r0, r0, r3
 800675e:	6963      	ldr	r3, [r4, #20]
 8006760:	b2f6      	uxtb	r6, r6
 8006762:	4283      	cmp	r3, r0
 8006764:	4637      	mov	r7, r6
 8006766:	dc04      	bgt.n	8006772 <__swbuf_r+0x42>
 8006768:	4621      	mov	r1, r4
 800676a:	4628      	mov	r0, r5
 800676c:	f7ff fca2 	bl	80060b4 <_fflush_r>
 8006770:	bb30      	cbnz	r0, 80067c0 <__swbuf_r+0x90>
 8006772:	68a3      	ldr	r3, [r4, #8]
 8006774:	3b01      	subs	r3, #1
 8006776:	60a3      	str	r3, [r4, #8]
 8006778:	6823      	ldr	r3, [r4, #0]
 800677a:	1c5a      	adds	r2, r3, #1
 800677c:	6022      	str	r2, [r4, #0]
 800677e:	701e      	strb	r6, [r3, #0]
 8006780:	6963      	ldr	r3, [r4, #20]
 8006782:	3001      	adds	r0, #1
 8006784:	4283      	cmp	r3, r0
 8006786:	d004      	beq.n	8006792 <__swbuf_r+0x62>
 8006788:	89a3      	ldrh	r3, [r4, #12]
 800678a:	07db      	lsls	r3, r3, #31
 800678c:	d506      	bpl.n	800679c <__swbuf_r+0x6c>
 800678e:	2e0a      	cmp	r6, #10
 8006790:	d104      	bne.n	800679c <__swbuf_r+0x6c>
 8006792:	4621      	mov	r1, r4
 8006794:	4628      	mov	r0, r5
 8006796:	f7ff fc8d 	bl	80060b4 <_fflush_r>
 800679a:	b988      	cbnz	r0, 80067c0 <__swbuf_r+0x90>
 800679c:	4638      	mov	r0, r7
 800679e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80067a0:	4b0a      	ldr	r3, [pc, #40]	; (80067cc <__swbuf_r+0x9c>)
 80067a2:	429c      	cmp	r4, r3
 80067a4:	d101      	bne.n	80067aa <__swbuf_r+0x7a>
 80067a6:	68ac      	ldr	r4, [r5, #8]
 80067a8:	e7cf      	b.n	800674a <__swbuf_r+0x1a>
 80067aa:	4b09      	ldr	r3, [pc, #36]	; (80067d0 <__swbuf_r+0xa0>)
 80067ac:	429c      	cmp	r4, r3
 80067ae:	bf08      	it	eq
 80067b0:	68ec      	ldreq	r4, [r5, #12]
 80067b2:	e7ca      	b.n	800674a <__swbuf_r+0x1a>
 80067b4:	4621      	mov	r1, r4
 80067b6:	4628      	mov	r0, r5
 80067b8:	f000 f81e 	bl	80067f8 <__swsetup_r>
 80067bc:	2800      	cmp	r0, #0
 80067be:	d0cb      	beq.n	8006758 <__swbuf_r+0x28>
 80067c0:	f04f 37ff 	mov.w	r7, #4294967295
 80067c4:	e7ea      	b.n	800679c <__swbuf_r+0x6c>
 80067c6:	bf00      	nop
 80067c8:	08007570 	.word	0x08007570
 80067cc:	08007590 	.word	0x08007590
 80067d0:	08007550 	.word	0x08007550

080067d4 <_write_r>:
 80067d4:	b538      	push	{r3, r4, r5, lr}
 80067d6:	4d07      	ldr	r5, [pc, #28]	; (80067f4 <_write_r+0x20>)
 80067d8:	4604      	mov	r4, r0
 80067da:	4608      	mov	r0, r1
 80067dc:	4611      	mov	r1, r2
 80067de:	2200      	movs	r2, #0
 80067e0:	602a      	str	r2, [r5, #0]
 80067e2:	461a      	mov	r2, r3
 80067e4:	f7fa ffe8 	bl	80017b8 <_write>
 80067e8:	1c43      	adds	r3, r0, #1
 80067ea:	d102      	bne.n	80067f2 <_write_r+0x1e>
 80067ec:	682b      	ldr	r3, [r5, #0]
 80067ee:	b103      	cbz	r3, 80067f2 <_write_r+0x1e>
 80067f0:	6023      	str	r3, [r4, #0]
 80067f2:	bd38      	pop	{r3, r4, r5, pc}
 80067f4:	20004e6c 	.word	0x20004e6c

080067f8 <__swsetup_r>:
 80067f8:	4b32      	ldr	r3, [pc, #200]	; (80068c4 <__swsetup_r+0xcc>)
 80067fa:	b570      	push	{r4, r5, r6, lr}
 80067fc:	681d      	ldr	r5, [r3, #0]
 80067fe:	4606      	mov	r6, r0
 8006800:	460c      	mov	r4, r1
 8006802:	b125      	cbz	r5, 800680e <__swsetup_r+0x16>
 8006804:	69ab      	ldr	r3, [r5, #24]
 8006806:	b913      	cbnz	r3, 800680e <__swsetup_r+0x16>
 8006808:	4628      	mov	r0, r5
 800680a:	f7ff fcf9 	bl	8006200 <__sinit>
 800680e:	4b2e      	ldr	r3, [pc, #184]	; (80068c8 <__swsetup_r+0xd0>)
 8006810:	429c      	cmp	r4, r3
 8006812:	d10f      	bne.n	8006834 <__swsetup_r+0x3c>
 8006814:	686c      	ldr	r4, [r5, #4]
 8006816:	89a3      	ldrh	r3, [r4, #12]
 8006818:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800681c:	0719      	lsls	r1, r3, #28
 800681e:	d42c      	bmi.n	800687a <__swsetup_r+0x82>
 8006820:	06dd      	lsls	r5, r3, #27
 8006822:	d411      	bmi.n	8006848 <__swsetup_r+0x50>
 8006824:	2309      	movs	r3, #9
 8006826:	6033      	str	r3, [r6, #0]
 8006828:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800682c:	81a3      	strh	r3, [r4, #12]
 800682e:	f04f 30ff 	mov.w	r0, #4294967295
 8006832:	e03e      	b.n	80068b2 <__swsetup_r+0xba>
 8006834:	4b25      	ldr	r3, [pc, #148]	; (80068cc <__swsetup_r+0xd4>)
 8006836:	429c      	cmp	r4, r3
 8006838:	d101      	bne.n	800683e <__swsetup_r+0x46>
 800683a:	68ac      	ldr	r4, [r5, #8]
 800683c:	e7eb      	b.n	8006816 <__swsetup_r+0x1e>
 800683e:	4b24      	ldr	r3, [pc, #144]	; (80068d0 <__swsetup_r+0xd8>)
 8006840:	429c      	cmp	r4, r3
 8006842:	bf08      	it	eq
 8006844:	68ec      	ldreq	r4, [r5, #12]
 8006846:	e7e6      	b.n	8006816 <__swsetup_r+0x1e>
 8006848:	0758      	lsls	r0, r3, #29
 800684a:	d512      	bpl.n	8006872 <__swsetup_r+0x7a>
 800684c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800684e:	b141      	cbz	r1, 8006862 <__swsetup_r+0x6a>
 8006850:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006854:	4299      	cmp	r1, r3
 8006856:	d002      	beq.n	800685e <__swsetup_r+0x66>
 8006858:	4630      	mov	r0, r6
 800685a:	f7ff fdbd 	bl	80063d8 <_free_r>
 800685e:	2300      	movs	r3, #0
 8006860:	6363      	str	r3, [r4, #52]	; 0x34
 8006862:	89a3      	ldrh	r3, [r4, #12]
 8006864:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006868:	81a3      	strh	r3, [r4, #12]
 800686a:	2300      	movs	r3, #0
 800686c:	6063      	str	r3, [r4, #4]
 800686e:	6923      	ldr	r3, [r4, #16]
 8006870:	6023      	str	r3, [r4, #0]
 8006872:	89a3      	ldrh	r3, [r4, #12]
 8006874:	f043 0308 	orr.w	r3, r3, #8
 8006878:	81a3      	strh	r3, [r4, #12]
 800687a:	6923      	ldr	r3, [r4, #16]
 800687c:	b94b      	cbnz	r3, 8006892 <__swsetup_r+0x9a>
 800687e:	89a3      	ldrh	r3, [r4, #12]
 8006880:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006884:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006888:	d003      	beq.n	8006892 <__swsetup_r+0x9a>
 800688a:	4621      	mov	r1, r4
 800688c:	4630      	mov	r0, r6
 800688e:	f000 f867 	bl	8006960 <__smakebuf_r>
 8006892:	89a0      	ldrh	r0, [r4, #12]
 8006894:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006898:	f010 0301 	ands.w	r3, r0, #1
 800689c:	d00a      	beq.n	80068b4 <__swsetup_r+0xbc>
 800689e:	2300      	movs	r3, #0
 80068a0:	60a3      	str	r3, [r4, #8]
 80068a2:	6963      	ldr	r3, [r4, #20]
 80068a4:	425b      	negs	r3, r3
 80068a6:	61a3      	str	r3, [r4, #24]
 80068a8:	6923      	ldr	r3, [r4, #16]
 80068aa:	b943      	cbnz	r3, 80068be <__swsetup_r+0xc6>
 80068ac:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80068b0:	d1ba      	bne.n	8006828 <__swsetup_r+0x30>
 80068b2:	bd70      	pop	{r4, r5, r6, pc}
 80068b4:	0781      	lsls	r1, r0, #30
 80068b6:	bf58      	it	pl
 80068b8:	6963      	ldrpl	r3, [r4, #20]
 80068ba:	60a3      	str	r3, [r4, #8]
 80068bc:	e7f4      	b.n	80068a8 <__swsetup_r+0xb0>
 80068be:	2000      	movs	r0, #0
 80068c0:	e7f7      	b.n	80068b2 <__swsetup_r+0xba>
 80068c2:	bf00      	nop
 80068c4:	20000010 	.word	0x20000010
 80068c8:	08007570 	.word	0x08007570
 80068cc:	08007590 	.word	0x08007590
 80068d0:	08007550 	.word	0x08007550

080068d4 <_close_r>:
 80068d4:	b538      	push	{r3, r4, r5, lr}
 80068d6:	4d06      	ldr	r5, [pc, #24]	; (80068f0 <_close_r+0x1c>)
 80068d8:	2300      	movs	r3, #0
 80068da:	4604      	mov	r4, r0
 80068dc:	4608      	mov	r0, r1
 80068de:	602b      	str	r3, [r5, #0]
 80068e0:	f7fa f967 	bl	8000bb2 <_close>
 80068e4:	1c43      	adds	r3, r0, #1
 80068e6:	d102      	bne.n	80068ee <_close_r+0x1a>
 80068e8:	682b      	ldr	r3, [r5, #0]
 80068ea:	b103      	cbz	r3, 80068ee <_close_r+0x1a>
 80068ec:	6023      	str	r3, [r4, #0]
 80068ee:	bd38      	pop	{r3, r4, r5, pc}
 80068f0:	20004e6c 	.word	0x20004e6c

080068f4 <_lseek_r>:
 80068f4:	b538      	push	{r3, r4, r5, lr}
 80068f6:	4d07      	ldr	r5, [pc, #28]	; (8006914 <_lseek_r+0x20>)
 80068f8:	4604      	mov	r4, r0
 80068fa:	4608      	mov	r0, r1
 80068fc:	4611      	mov	r1, r2
 80068fe:	2200      	movs	r2, #0
 8006900:	602a      	str	r2, [r5, #0]
 8006902:	461a      	mov	r2, r3
 8006904:	f7fa f97c 	bl	8000c00 <_lseek>
 8006908:	1c43      	adds	r3, r0, #1
 800690a:	d102      	bne.n	8006912 <_lseek_r+0x1e>
 800690c:	682b      	ldr	r3, [r5, #0]
 800690e:	b103      	cbz	r3, 8006912 <_lseek_r+0x1e>
 8006910:	6023      	str	r3, [r4, #0]
 8006912:	bd38      	pop	{r3, r4, r5, pc}
 8006914:	20004e6c 	.word	0x20004e6c

08006918 <__swhatbuf_r>:
 8006918:	b570      	push	{r4, r5, r6, lr}
 800691a:	460e      	mov	r6, r1
 800691c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006920:	2900      	cmp	r1, #0
 8006922:	b096      	sub	sp, #88	; 0x58
 8006924:	4614      	mov	r4, r2
 8006926:	461d      	mov	r5, r3
 8006928:	da07      	bge.n	800693a <__swhatbuf_r+0x22>
 800692a:	2300      	movs	r3, #0
 800692c:	602b      	str	r3, [r5, #0]
 800692e:	89b3      	ldrh	r3, [r6, #12]
 8006930:	061a      	lsls	r2, r3, #24
 8006932:	d410      	bmi.n	8006956 <__swhatbuf_r+0x3e>
 8006934:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006938:	e00e      	b.n	8006958 <__swhatbuf_r+0x40>
 800693a:	466a      	mov	r2, sp
 800693c:	f000 fcb8 	bl	80072b0 <_fstat_r>
 8006940:	2800      	cmp	r0, #0
 8006942:	dbf2      	blt.n	800692a <__swhatbuf_r+0x12>
 8006944:	9a01      	ldr	r2, [sp, #4]
 8006946:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800694a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800694e:	425a      	negs	r2, r3
 8006950:	415a      	adcs	r2, r3
 8006952:	602a      	str	r2, [r5, #0]
 8006954:	e7ee      	b.n	8006934 <__swhatbuf_r+0x1c>
 8006956:	2340      	movs	r3, #64	; 0x40
 8006958:	2000      	movs	r0, #0
 800695a:	6023      	str	r3, [r4, #0]
 800695c:	b016      	add	sp, #88	; 0x58
 800695e:	bd70      	pop	{r4, r5, r6, pc}

08006960 <__smakebuf_r>:
 8006960:	898b      	ldrh	r3, [r1, #12]
 8006962:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006964:	079d      	lsls	r5, r3, #30
 8006966:	4606      	mov	r6, r0
 8006968:	460c      	mov	r4, r1
 800696a:	d507      	bpl.n	800697c <__smakebuf_r+0x1c>
 800696c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006970:	6023      	str	r3, [r4, #0]
 8006972:	6123      	str	r3, [r4, #16]
 8006974:	2301      	movs	r3, #1
 8006976:	6163      	str	r3, [r4, #20]
 8006978:	b002      	add	sp, #8
 800697a:	bd70      	pop	{r4, r5, r6, pc}
 800697c:	ab01      	add	r3, sp, #4
 800697e:	466a      	mov	r2, sp
 8006980:	f7ff ffca 	bl	8006918 <__swhatbuf_r>
 8006984:	9900      	ldr	r1, [sp, #0]
 8006986:	4605      	mov	r5, r0
 8006988:	4630      	mov	r0, r6
 800698a:	f7ff fd75 	bl	8006478 <_malloc_r>
 800698e:	b948      	cbnz	r0, 80069a4 <__smakebuf_r+0x44>
 8006990:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006994:	059a      	lsls	r2, r3, #22
 8006996:	d4ef      	bmi.n	8006978 <__smakebuf_r+0x18>
 8006998:	f023 0303 	bic.w	r3, r3, #3
 800699c:	f043 0302 	orr.w	r3, r3, #2
 80069a0:	81a3      	strh	r3, [r4, #12]
 80069a2:	e7e3      	b.n	800696c <__smakebuf_r+0xc>
 80069a4:	4b0d      	ldr	r3, [pc, #52]	; (80069dc <__smakebuf_r+0x7c>)
 80069a6:	62b3      	str	r3, [r6, #40]	; 0x28
 80069a8:	89a3      	ldrh	r3, [r4, #12]
 80069aa:	6020      	str	r0, [r4, #0]
 80069ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80069b0:	81a3      	strh	r3, [r4, #12]
 80069b2:	9b00      	ldr	r3, [sp, #0]
 80069b4:	6163      	str	r3, [r4, #20]
 80069b6:	9b01      	ldr	r3, [sp, #4]
 80069b8:	6120      	str	r0, [r4, #16]
 80069ba:	b15b      	cbz	r3, 80069d4 <__smakebuf_r+0x74>
 80069bc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80069c0:	4630      	mov	r0, r6
 80069c2:	f000 fc87 	bl	80072d4 <_isatty_r>
 80069c6:	b128      	cbz	r0, 80069d4 <__smakebuf_r+0x74>
 80069c8:	89a3      	ldrh	r3, [r4, #12]
 80069ca:	f023 0303 	bic.w	r3, r3, #3
 80069ce:	f043 0301 	orr.w	r3, r3, #1
 80069d2:	81a3      	strh	r3, [r4, #12]
 80069d4:	89a0      	ldrh	r0, [r4, #12]
 80069d6:	4305      	orrs	r5, r0
 80069d8:	81a5      	strh	r5, [r4, #12]
 80069da:	e7cd      	b.n	8006978 <__smakebuf_r+0x18>
 80069dc:	08006199 	.word	0x08006199

080069e0 <__malloc_lock>:
 80069e0:	4801      	ldr	r0, [pc, #4]	; (80069e8 <__malloc_lock+0x8>)
 80069e2:	f7ff bcd0 	b.w	8006386 <__retarget_lock_acquire_recursive>
 80069e6:	bf00      	nop
 80069e8:	20004e64 	.word	0x20004e64

080069ec <__malloc_unlock>:
 80069ec:	4801      	ldr	r0, [pc, #4]	; (80069f4 <__malloc_unlock+0x8>)
 80069ee:	f7ff bccb 	b.w	8006388 <__retarget_lock_release_recursive>
 80069f2:	bf00      	nop
 80069f4:	20004e64 	.word	0x20004e64

080069f8 <__ssputs_r>:
 80069f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80069fc:	688e      	ldr	r6, [r1, #8]
 80069fe:	429e      	cmp	r6, r3
 8006a00:	4682      	mov	sl, r0
 8006a02:	460c      	mov	r4, r1
 8006a04:	4690      	mov	r8, r2
 8006a06:	461f      	mov	r7, r3
 8006a08:	d838      	bhi.n	8006a7c <__ssputs_r+0x84>
 8006a0a:	898a      	ldrh	r2, [r1, #12]
 8006a0c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006a10:	d032      	beq.n	8006a78 <__ssputs_r+0x80>
 8006a12:	6825      	ldr	r5, [r4, #0]
 8006a14:	6909      	ldr	r1, [r1, #16]
 8006a16:	eba5 0901 	sub.w	r9, r5, r1
 8006a1a:	6965      	ldr	r5, [r4, #20]
 8006a1c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006a20:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006a24:	3301      	adds	r3, #1
 8006a26:	444b      	add	r3, r9
 8006a28:	106d      	asrs	r5, r5, #1
 8006a2a:	429d      	cmp	r5, r3
 8006a2c:	bf38      	it	cc
 8006a2e:	461d      	movcc	r5, r3
 8006a30:	0553      	lsls	r3, r2, #21
 8006a32:	d531      	bpl.n	8006a98 <__ssputs_r+0xa0>
 8006a34:	4629      	mov	r1, r5
 8006a36:	f7ff fd1f 	bl	8006478 <_malloc_r>
 8006a3a:	4606      	mov	r6, r0
 8006a3c:	b950      	cbnz	r0, 8006a54 <__ssputs_r+0x5c>
 8006a3e:	230c      	movs	r3, #12
 8006a40:	f8ca 3000 	str.w	r3, [sl]
 8006a44:	89a3      	ldrh	r3, [r4, #12]
 8006a46:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006a4a:	81a3      	strh	r3, [r4, #12]
 8006a4c:	f04f 30ff 	mov.w	r0, #4294967295
 8006a50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a54:	6921      	ldr	r1, [r4, #16]
 8006a56:	464a      	mov	r2, r9
 8006a58:	f7ff fca8 	bl	80063ac <memcpy>
 8006a5c:	89a3      	ldrh	r3, [r4, #12]
 8006a5e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006a62:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006a66:	81a3      	strh	r3, [r4, #12]
 8006a68:	6126      	str	r6, [r4, #16]
 8006a6a:	6165      	str	r5, [r4, #20]
 8006a6c:	444e      	add	r6, r9
 8006a6e:	eba5 0509 	sub.w	r5, r5, r9
 8006a72:	6026      	str	r6, [r4, #0]
 8006a74:	60a5      	str	r5, [r4, #8]
 8006a76:	463e      	mov	r6, r7
 8006a78:	42be      	cmp	r6, r7
 8006a7a:	d900      	bls.n	8006a7e <__ssputs_r+0x86>
 8006a7c:	463e      	mov	r6, r7
 8006a7e:	4632      	mov	r2, r6
 8006a80:	6820      	ldr	r0, [r4, #0]
 8006a82:	4641      	mov	r1, r8
 8006a84:	f000 fc36 	bl	80072f4 <memmove>
 8006a88:	68a3      	ldr	r3, [r4, #8]
 8006a8a:	6822      	ldr	r2, [r4, #0]
 8006a8c:	1b9b      	subs	r3, r3, r6
 8006a8e:	4432      	add	r2, r6
 8006a90:	60a3      	str	r3, [r4, #8]
 8006a92:	6022      	str	r2, [r4, #0]
 8006a94:	2000      	movs	r0, #0
 8006a96:	e7db      	b.n	8006a50 <__ssputs_r+0x58>
 8006a98:	462a      	mov	r2, r5
 8006a9a:	f000 fc45 	bl	8007328 <_realloc_r>
 8006a9e:	4606      	mov	r6, r0
 8006aa0:	2800      	cmp	r0, #0
 8006aa2:	d1e1      	bne.n	8006a68 <__ssputs_r+0x70>
 8006aa4:	6921      	ldr	r1, [r4, #16]
 8006aa6:	4650      	mov	r0, sl
 8006aa8:	f7ff fc96 	bl	80063d8 <_free_r>
 8006aac:	e7c7      	b.n	8006a3e <__ssputs_r+0x46>
	...

08006ab0 <_svfiprintf_r>:
 8006ab0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ab4:	4698      	mov	r8, r3
 8006ab6:	898b      	ldrh	r3, [r1, #12]
 8006ab8:	061b      	lsls	r3, r3, #24
 8006aba:	b09d      	sub	sp, #116	; 0x74
 8006abc:	4607      	mov	r7, r0
 8006abe:	460d      	mov	r5, r1
 8006ac0:	4614      	mov	r4, r2
 8006ac2:	d50e      	bpl.n	8006ae2 <_svfiprintf_r+0x32>
 8006ac4:	690b      	ldr	r3, [r1, #16]
 8006ac6:	b963      	cbnz	r3, 8006ae2 <_svfiprintf_r+0x32>
 8006ac8:	2140      	movs	r1, #64	; 0x40
 8006aca:	f7ff fcd5 	bl	8006478 <_malloc_r>
 8006ace:	6028      	str	r0, [r5, #0]
 8006ad0:	6128      	str	r0, [r5, #16]
 8006ad2:	b920      	cbnz	r0, 8006ade <_svfiprintf_r+0x2e>
 8006ad4:	230c      	movs	r3, #12
 8006ad6:	603b      	str	r3, [r7, #0]
 8006ad8:	f04f 30ff 	mov.w	r0, #4294967295
 8006adc:	e0d1      	b.n	8006c82 <_svfiprintf_r+0x1d2>
 8006ade:	2340      	movs	r3, #64	; 0x40
 8006ae0:	616b      	str	r3, [r5, #20]
 8006ae2:	2300      	movs	r3, #0
 8006ae4:	9309      	str	r3, [sp, #36]	; 0x24
 8006ae6:	2320      	movs	r3, #32
 8006ae8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006aec:	f8cd 800c 	str.w	r8, [sp, #12]
 8006af0:	2330      	movs	r3, #48	; 0x30
 8006af2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8006c9c <_svfiprintf_r+0x1ec>
 8006af6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006afa:	f04f 0901 	mov.w	r9, #1
 8006afe:	4623      	mov	r3, r4
 8006b00:	469a      	mov	sl, r3
 8006b02:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006b06:	b10a      	cbz	r2, 8006b0c <_svfiprintf_r+0x5c>
 8006b08:	2a25      	cmp	r2, #37	; 0x25
 8006b0a:	d1f9      	bne.n	8006b00 <_svfiprintf_r+0x50>
 8006b0c:	ebba 0b04 	subs.w	fp, sl, r4
 8006b10:	d00b      	beq.n	8006b2a <_svfiprintf_r+0x7a>
 8006b12:	465b      	mov	r3, fp
 8006b14:	4622      	mov	r2, r4
 8006b16:	4629      	mov	r1, r5
 8006b18:	4638      	mov	r0, r7
 8006b1a:	f7ff ff6d 	bl	80069f8 <__ssputs_r>
 8006b1e:	3001      	adds	r0, #1
 8006b20:	f000 80aa 	beq.w	8006c78 <_svfiprintf_r+0x1c8>
 8006b24:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006b26:	445a      	add	r2, fp
 8006b28:	9209      	str	r2, [sp, #36]	; 0x24
 8006b2a:	f89a 3000 	ldrb.w	r3, [sl]
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	f000 80a2 	beq.w	8006c78 <_svfiprintf_r+0x1c8>
 8006b34:	2300      	movs	r3, #0
 8006b36:	f04f 32ff 	mov.w	r2, #4294967295
 8006b3a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006b3e:	f10a 0a01 	add.w	sl, sl, #1
 8006b42:	9304      	str	r3, [sp, #16]
 8006b44:	9307      	str	r3, [sp, #28]
 8006b46:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006b4a:	931a      	str	r3, [sp, #104]	; 0x68
 8006b4c:	4654      	mov	r4, sl
 8006b4e:	2205      	movs	r2, #5
 8006b50:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b54:	4851      	ldr	r0, [pc, #324]	; (8006c9c <_svfiprintf_r+0x1ec>)
 8006b56:	f7f9 fb4b 	bl	80001f0 <memchr>
 8006b5a:	9a04      	ldr	r2, [sp, #16]
 8006b5c:	b9d8      	cbnz	r0, 8006b96 <_svfiprintf_r+0xe6>
 8006b5e:	06d0      	lsls	r0, r2, #27
 8006b60:	bf44      	itt	mi
 8006b62:	2320      	movmi	r3, #32
 8006b64:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006b68:	0711      	lsls	r1, r2, #28
 8006b6a:	bf44      	itt	mi
 8006b6c:	232b      	movmi	r3, #43	; 0x2b
 8006b6e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006b72:	f89a 3000 	ldrb.w	r3, [sl]
 8006b76:	2b2a      	cmp	r3, #42	; 0x2a
 8006b78:	d015      	beq.n	8006ba6 <_svfiprintf_r+0xf6>
 8006b7a:	9a07      	ldr	r2, [sp, #28]
 8006b7c:	4654      	mov	r4, sl
 8006b7e:	2000      	movs	r0, #0
 8006b80:	f04f 0c0a 	mov.w	ip, #10
 8006b84:	4621      	mov	r1, r4
 8006b86:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006b8a:	3b30      	subs	r3, #48	; 0x30
 8006b8c:	2b09      	cmp	r3, #9
 8006b8e:	d94e      	bls.n	8006c2e <_svfiprintf_r+0x17e>
 8006b90:	b1b0      	cbz	r0, 8006bc0 <_svfiprintf_r+0x110>
 8006b92:	9207      	str	r2, [sp, #28]
 8006b94:	e014      	b.n	8006bc0 <_svfiprintf_r+0x110>
 8006b96:	eba0 0308 	sub.w	r3, r0, r8
 8006b9a:	fa09 f303 	lsl.w	r3, r9, r3
 8006b9e:	4313      	orrs	r3, r2
 8006ba0:	9304      	str	r3, [sp, #16]
 8006ba2:	46a2      	mov	sl, r4
 8006ba4:	e7d2      	b.n	8006b4c <_svfiprintf_r+0x9c>
 8006ba6:	9b03      	ldr	r3, [sp, #12]
 8006ba8:	1d19      	adds	r1, r3, #4
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	9103      	str	r1, [sp, #12]
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	bfbb      	ittet	lt
 8006bb2:	425b      	neglt	r3, r3
 8006bb4:	f042 0202 	orrlt.w	r2, r2, #2
 8006bb8:	9307      	strge	r3, [sp, #28]
 8006bba:	9307      	strlt	r3, [sp, #28]
 8006bbc:	bfb8      	it	lt
 8006bbe:	9204      	strlt	r2, [sp, #16]
 8006bc0:	7823      	ldrb	r3, [r4, #0]
 8006bc2:	2b2e      	cmp	r3, #46	; 0x2e
 8006bc4:	d10c      	bne.n	8006be0 <_svfiprintf_r+0x130>
 8006bc6:	7863      	ldrb	r3, [r4, #1]
 8006bc8:	2b2a      	cmp	r3, #42	; 0x2a
 8006bca:	d135      	bne.n	8006c38 <_svfiprintf_r+0x188>
 8006bcc:	9b03      	ldr	r3, [sp, #12]
 8006bce:	1d1a      	adds	r2, r3, #4
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	9203      	str	r2, [sp, #12]
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	bfb8      	it	lt
 8006bd8:	f04f 33ff 	movlt.w	r3, #4294967295
 8006bdc:	3402      	adds	r4, #2
 8006bde:	9305      	str	r3, [sp, #20]
 8006be0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8006cac <_svfiprintf_r+0x1fc>
 8006be4:	7821      	ldrb	r1, [r4, #0]
 8006be6:	2203      	movs	r2, #3
 8006be8:	4650      	mov	r0, sl
 8006bea:	f7f9 fb01 	bl	80001f0 <memchr>
 8006bee:	b140      	cbz	r0, 8006c02 <_svfiprintf_r+0x152>
 8006bf0:	2340      	movs	r3, #64	; 0x40
 8006bf2:	eba0 000a 	sub.w	r0, r0, sl
 8006bf6:	fa03 f000 	lsl.w	r0, r3, r0
 8006bfa:	9b04      	ldr	r3, [sp, #16]
 8006bfc:	4303      	orrs	r3, r0
 8006bfe:	3401      	adds	r4, #1
 8006c00:	9304      	str	r3, [sp, #16]
 8006c02:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006c06:	4826      	ldr	r0, [pc, #152]	; (8006ca0 <_svfiprintf_r+0x1f0>)
 8006c08:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006c0c:	2206      	movs	r2, #6
 8006c0e:	f7f9 faef 	bl	80001f0 <memchr>
 8006c12:	2800      	cmp	r0, #0
 8006c14:	d038      	beq.n	8006c88 <_svfiprintf_r+0x1d8>
 8006c16:	4b23      	ldr	r3, [pc, #140]	; (8006ca4 <_svfiprintf_r+0x1f4>)
 8006c18:	bb1b      	cbnz	r3, 8006c62 <_svfiprintf_r+0x1b2>
 8006c1a:	9b03      	ldr	r3, [sp, #12]
 8006c1c:	3307      	adds	r3, #7
 8006c1e:	f023 0307 	bic.w	r3, r3, #7
 8006c22:	3308      	adds	r3, #8
 8006c24:	9303      	str	r3, [sp, #12]
 8006c26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c28:	4433      	add	r3, r6
 8006c2a:	9309      	str	r3, [sp, #36]	; 0x24
 8006c2c:	e767      	b.n	8006afe <_svfiprintf_r+0x4e>
 8006c2e:	fb0c 3202 	mla	r2, ip, r2, r3
 8006c32:	460c      	mov	r4, r1
 8006c34:	2001      	movs	r0, #1
 8006c36:	e7a5      	b.n	8006b84 <_svfiprintf_r+0xd4>
 8006c38:	2300      	movs	r3, #0
 8006c3a:	3401      	adds	r4, #1
 8006c3c:	9305      	str	r3, [sp, #20]
 8006c3e:	4619      	mov	r1, r3
 8006c40:	f04f 0c0a 	mov.w	ip, #10
 8006c44:	4620      	mov	r0, r4
 8006c46:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006c4a:	3a30      	subs	r2, #48	; 0x30
 8006c4c:	2a09      	cmp	r2, #9
 8006c4e:	d903      	bls.n	8006c58 <_svfiprintf_r+0x1a8>
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d0c5      	beq.n	8006be0 <_svfiprintf_r+0x130>
 8006c54:	9105      	str	r1, [sp, #20]
 8006c56:	e7c3      	b.n	8006be0 <_svfiprintf_r+0x130>
 8006c58:	fb0c 2101 	mla	r1, ip, r1, r2
 8006c5c:	4604      	mov	r4, r0
 8006c5e:	2301      	movs	r3, #1
 8006c60:	e7f0      	b.n	8006c44 <_svfiprintf_r+0x194>
 8006c62:	ab03      	add	r3, sp, #12
 8006c64:	9300      	str	r3, [sp, #0]
 8006c66:	462a      	mov	r2, r5
 8006c68:	4b0f      	ldr	r3, [pc, #60]	; (8006ca8 <_svfiprintf_r+0x1f8>)
 8006c6a:	a904      	add	r1, sp, #16
 8006c6c:	4638      	mov	r0, r7
 8006c6e:	f3af 8000 	nop.w
 8006c72:	1c42      	adds	r2, r0, #1
 8006c74:	4606      	mov	r6, r0
 8006c76:	d1d6      	bne.n	8006c26 <_svfiprintf_r+0x176>
 8006c78:	89ab      	ldrh	r3, [r5, #12]
 8006c7a:	065b      	lsls	r3, r3, #25
 8006c7c:	f53f af2c 	bmi.w	8006ad8 <_svfiprintf_r+0x28>
 8006c80:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006c82:	b01d      	add	sp, #116	; 0x74
 8006c84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c88:	ab03      	add	r3, sp, #12
 8006c8a:	9300      	str	r3, [sp, #0]
 8006c8c:	462a      	mov	r2, r5
 8006c8e:	4b06      	ldr	r3, [pc, #24]	; (8006ca8 <_svfiprintf_r+0x1f8>)
 8006c90:	a904      	add	r1, sp, #16
 8006c92:	4638      	mov	r0, r7
 8006c94:	f000 f9d4 	bl	8007040 <_printf_i>
 8006c98:	e7eb      	b.n	8006c72 <_svfiprintf_r+0x1c2>
 8006c9a:	bf00      	nop
 8006c9c:	080075b4 	.word	0x080075b4
 8006ca0:	080075be 	.word	0x080075be
 8006ca4:	00000000 	.word	0x00000000
 8006ca8:	080069f9 	.word	0x080069f9
 8006cac:	080075ba 	.word	0x080075ba

08006cb0 <__sfputc_r>:
 8006cb0:	6893      	ldr	r3, [r2, #8]
 8006cb2:	3b01      	subs	r3, #1
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	b410      	push	{r4}
 8006cb8:	6093      	str	r3, [r2, #8]
 8006cba:	da08      	bge.n	8006cce <__sfputc_r+0x1e>
 8006cbc:	6994      	ldr	r4, [r2, #24]
 8006cbe:	42a3      	cmp	r3, r4
 8006cc0:	db01      	blt.n	8006cc6 <__sfputc_r+0x16>
 8006cc2:	290a      	cmp	r1, #10
 8006cc4:	d103      	bne.n	8006cce <__sfputc_r+0x1e>
 8006cc6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006cca:	f7ff bd31 	b.w	8006730 <__swbuf_r>
 8006cce:	6813      	ldr	r3, [r2, #0]
 8006cd0:	1c58      	adds	r0, r3, #1
 8006cd2:	6010      	str	r0, [r2, #0]
 8006cd4:	7019      	strb	r1, [r3, #0]
 8006cd6:	4608      	mov	r0, r1
 8006cd8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006cdc:	4770      	bx	lr

08006cde <__sfputs_r>:
 8006cde:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ce0:	4606      	mov	r6, r0
 8006ce2:	460f      	mov	r7, r1
 8006ce4:	4614      	mov	r4, r2
 8006ce6:	18d5      	adds	r5, r2, r3
 8006ce8:	42ac      	cmp	r4, r5
 8006cea:	d101      	bne.n	8006cf0 <__sfputs_r+0x12>
 8006cec:	2000      	movs	r0, #0
 8006cee:	e007      	b.n	8006d00 <__sfputs_r+0x22>
 8006cf0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006cf4:	463a      	mov	r2, r7
 8006cf6:	4630      	mov	r0, r6
 8006cf8:	f7ff ffda 	bl	8006cb0 <__sfputc_r>
 8006cfc:	1c43      	adds	r3, r0, #1
 8006cfe:	d1f3      	bne.n	8006ce8 <__sfputs_r+0xa>
 8006d00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006d04 <_vfiprintf_r>:
 8006d04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d08:	460d      	mov	r5, r1
 8006d0a:	b09d      	sub	sp, #116	; 0x74
 8006d0c:	4614      	mov	r4, r2
 8006d0e:	4698      	mov	r8, r3
 8006d10:	4606      	mov	r6, r0
 8006d12:	b118      	cbz	r0, 8006d1c <_vfiprintf_r+0x18>
 8006d14:	6983      	ldr	r3, [r0, #24]
 8006d16:	b90b      	cbnz	r3, 8006d1c <_vfiprintf_r+0x18>
 8006d18:	f7ff fa72 	bl	8006200 <__sinit>
 8006d1c:	4b89      	ldr	r3, [pc, #548]	; (8006f44 <_vfiprintf_r+0x240>)
 8006d1e:	429d      	cmp	r5, r3
 8006d20:	d11b      	bne.n	8006d5a <_vfiprintf_r+0x56>
 8006d22:	6875      	ldr	r5, [r6, #4]
 8006d24:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006d26:	07d9      	lsls	r1, r3, #31
 8006d28:	d405      	bmi.n	8006d36 <_vfiprintf_r+0x32>
 8006d2a:	89ab      	ldrh	r3, [r5, #12]
 8006d2c:	059a      	lsls	r2, r3, #22
 8006d2e:	d402      	bmi.n	8006d36 <_vfiprintf_r+0x32>
 8006d30:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006d32:	f7ff fb28 	bl	8006386 <__retarget_lock_acquire_recursive>
 8006d36:	89ab      	ldrh	r3, [r5, #12]
 8006d38:	071b      	lsls	r3, r3, #28
 8006d3a:	d501      	bpl.n	8006d40 <_vfiprintf_r+0x3c>
 8006d3c:	692b      	ldr	r3, [r5, #16]
 8006d3e:	b9eb      	cbnz	r3, 8006d7c <_vfiprintf_r+0x78>
 8006d40:	4629      	mov	r1, r5
 8006d42:	4630      	mov	r0, r6
 8006d44:	f7ff fd58 	bl	80067f8 <__swsetup_r>
 8006d48:	b1c0      	cbz	r0, 8006d7c <_vfiprintf_r+0x78>
 8006d4a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006d4c:	07dc      	lsls	r4, r3, #31
 8006d4e:	d50e      	bpl.n	8006d6e <_vfiprintf_r+0x6a>
 8006d50:	f04f 30ff 	mov.w	r0, #4294967295
 8006d54:	b01d      	add	sp, #116	; 0x74
 8006d56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d5a:	4b7b      	ldr	r3, [pc, #492]	; (8006f48 <_vfiprintf_r+0x244>)
 8006d5c:	429d      	cmp	r5, r3
 8006d5e:	d101      	bne.n	8006d64 <_vfiprintf_r+0x60>
 8006d60:	68b5      	ldr	r5, [r6, #8]
 8006d62:	e7df      	b.n	8006d24 <_vfiprintf_r+0x20>
 8006d64:	4b79      	ldr	r3, [pc, #484]	; (8006f4c <_vfiprintf_r+0x248>)
 8006d66:	429d      	cmp	r5, r3
 8006d68:	bf08      	it	eq
 8006d6a:	68f5      	ldreq	r5, [r6, #12]
 8006d6c:	e7da      	b.n	8006d24 <_vfiprintf_r+0x20>
 8006d6e:	89ab      	ldrh	r3, [r5, #12]
 8006d70:	0598      	lsls	r0, r3, #22
 8006d72:	d4ed      	bmi.n	8006d50 <_vfiprintf_r+0x4c>
 8006d74:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006d76:	f7ff fb07 	bl	8006388 <__retarget_lock_release_recursive>
 8006d7a:	e7e9      	b.n	8006d50 <_vfiprintf_r+0x4c>
 8006d7c:	2300      	movs	r3, #0
 8006d7e:	9309      	str	r3, [sp, #36]	; 0x24
 8006d80:	2320      	movs	r3, #32
 8006d82:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006d86:	f8cd 800c 	str.w	r8, [sp, #12]
 8006d8a:	2330      	movs	r3, #48	; 0x30
 8006d8c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8006f50 <_vfiprintf_r+0x24c>
 8006d90:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006d94:	f04f 0901 	mov.w	r9, #1
 8006d98:	4623      	mov	r3, r4
 8006d9a:	469a      	mov	sl, r3
 8006d9c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006da0:	b10a      	cbz	r2, 8006da6 <_vfiprintf_r+0xa2>
 8006da2:	2a25      	cmp	r2, #37	; 0x25
 8006da4:	d1f9      	bne.n	8006d9a <_vfiprintf_r+0x96>
 8006da6:	ebba 0b04 	subs.w	fp, sl, r4
 8006daa:	d00b      	beq.n	8006dc4 <_vfiprintf_r+0xc0>
 8006dac:	465b      	mov	r3, fp
 8006dae:	4622      	mov	r2, r4
 8006db0:	4629      	mov	r1, r5
 8006db2:	4630      	mov	r0, r6
 8006db4:	f7ff ff93 	bl	8006cde <__sfputs_r>
 8006db8:	3001      	adds	r0, #1
 8006dba:	f000 80aa 	beq.w	8006f12 <_vfiprintf_r+0x20e>
 8006dbe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006dc0:	445a      	add	r2, fp
 8006dc2:	9209      	str	r2, [sp, #36]	; 0x24
 8006dc4:	f89a 3000 	ldrb.w	r3, [sl]
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	f000 80a2 	beq.w	8006f12 <_vfiprintf_r+0x20e>
 8006dce:	2300      	movs	r3, #0
 8006dd0:	f04f 32ff 	mov.w	r2, #4294967295
 8006dd4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006dd8:	f10a 0a01 	add.w	sl, sl, #1
 8006ddc:	9304      	str	r3, [sp, #16]
 8006dde:	9307      	str	r3, [sp, #28]
 8006de0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006de4:	931a      	str	r3, [sp, #104]	; 0x68
 8006de6:	4654      	mov	r4, sl
 8006de8:	2205      	movs	r2, #5
 8006dea:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006dee:	4858      	ldr	r0, [pc, #352]	; (8006f50 <_vfiprintf_r+0x24c>)
 8006df0:	f7f9 f9fe 	bl	80001f0 <memchr>
 8006df4:	9a04      	ldr	r2, [sp, #16]
 8006df6:	b9d8      	cbnz	r0, 8006e30 <_vfiprintf_r+0x12c>
 8006df8:	06d1      	lsls	r1, r2, #27
 8006dfa:	bf44      	itt	mi
 8006dfc:	2320      	movmi	r3, #32
 8006dfe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006e02:	0713      	lsls	r3, r2, #28
 8006e04:	bf44      	itt	mi
 8006e06:	232b      	movmi	r3, #43	; 0x2b
 8006e08:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006e0c:	f89a 3000 	ldrb.w	r3, [sl]
 8006e10:	2b2a      	cmp	r3, #42	; 0x2a
 8006e12:	d015      	beq.n	8006e40 <_vfiprintf_r+0x13c>
 8006e14:	9a07      	ldr	r2, [sp, #28]
 8006e16:	4654      	mov	r4, sl
 8006e18:	2000      	movs	r0, #0
 8006e1a:	f04f 0c0a 	mov.w	ip, #10
 8006e1e:	4621      	mov	r1, r4
 8006e20:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006e24:	3b30      	subs	r3, #48	; 0x30
 8006e26:	2b09      	cmp	r3, #9
 8006e28:	d94e      	bls.n	8006ec8 <_vfiprintf_r+0x1c4>
 8006e2a:	b1b0      	cbz	r0, 8006e5a <_vfiprintf_r+0x156>
 8006e2c:	9207      	str	r2, [sp, #28]
 8006e2e:	e014      	b.n	8006e5a <_vfiprintf_r+0x156>
 8006e30:	eba0 0308 	sub.w	r3, r0, r8
 8006e34:	fa09 f303 	lsl.w	r3, r9, r3
 8006e38:	4313      	orrs	r3, r2
 8006e3a:	9304      	str	r3, [sp, #16]
 8006e3c:	46a2      	mov	sl, r4
 8006e3e:	e7d2      	b.n	8006de6 <_vfiprintf_r+0xe2>
 8006e40:	9b03      	ldr	r3, [sp, #12]
 8006e42:	1d19      	adds	r1, r3, #4
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	9103      	str	r1, [sp, #12]
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	bfbb      	ittet	lt
 8006e4c:	425b      	neglt	r3, r3
 8006e4e:	f042 0202 	orrlt.w	r2, r2, #2
 8006e52:	9307      	strge	r3, [sp, #28]
 8006e54:	9307      	strlt	r3, [sp, #28]
 8006e56:	bfb8      	it	lt
 8006e58:	9204      	strlt	r2, [sp, #16]
 8006e5a:	7823      	ldrb	r3, [r4, #0]
 8006e5c:	2b2e      	cmp	r3, #46	; 0x2e
 8006e5e:	d10c      	bne.n	8006e7a <_vfiprintf_r+0x176>
 8006e60:	7863      	ldrb	r3, [r4, #1]
 8006e62:	2b2a      	cmp	r3, #42	; 0x2a
 8006e64:	d135      	bne.n	8006ed2 <_vfiprintf_r+0x1ce>
 8006e66:	9b03      	ldr	r3, [sp, #12]
 8006e68:	1d1a      	adds	r2, r3, #4
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	9203      	str	r2, [sp, #12]
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	bfb8      	it	lt
 8006e72:	f04f 33ff 	movlt.w	r3, #4294967295
 8006e76:	3402      	adds	r4, #2
 8006e78:	9305      	str	r3, [sp, #20]
 8006e7a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8006f60 <_vfiprintf_r+0x25c>
 8006e7e:	7821      	ldrb	r1, [r4, #0]
 8006e80:	2203      	movs	r2, #3
 8006e82:	4650      	mov	r0, sl
 8006e84:	f7f9 f9b4 	bl	80001f0 <memchr>
 8006e88:	b140      	cbz	r0, 8006e9c <_vfiprintf_r+0x198>
 8006e8a:	2340      	movs	r3, #64	; 0x40
 8006e8c:	eba0 000a 	sub.w	r0, r0, sl
 8006e90:	fa03 f000 	lsl.w	r0, r3, r0
 8006e94:	9b04      	ldr	r3, [sp, #16]
 8006e96:	4303      	orrs	r3, r0
 8006e98:	3401      	adds	r4, #1
 8006e9a:	9304      	str	r3, [sp, #16]
 8006e9c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ea0:	482c      	ldr	r0, [pc, #176]	; (8006f54 <_vfiprintf_r+0x250>)
 8006ea2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006ea6:	2206      	movs	r2, #6
 8006ea8:	f7f9 f9a2 	bl	80001f0 <memchr>
 8006eac:	2800      	cmp	r0, #0
 8006eae:	d03f      	beq.n	8006f30 <_vfiprintf_r+0x22c>
 8006eb0:	4b29      	ldr	r3, [pc, #164]	; (8006f58 <_vfiprintf_r+0x254>)
 8006eb2:	bb1b      	cbnz	r3, 8006efc <_vfiprintf_r+0x1f8>
 8006eb4:	9b03      	ldr	r3, [sp, #12]
 8006eb6:	3307      	adds	r3, #7
 8006eb8:	f023 0307 	bic.w	r3, r3, #7
 8006ebc:	3308      	adds	r3, #8
 8006ebe:	9303      	str	r3, [sp, #12]
 8006ec0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ec2:	443b      	add	r3, r7
 8006ec4:	9309      	str	r3, [sp, #36]	; 0x24
 8006ec6:	e767      	b.n	8006d98 <_vfiprintf_r+0x94>
 8006ec8:	fb0c 3202 	mla	r2, ip, r2, r3
 8006ecc:	460c      	mov	r4, r1
 8006ece:	2001      	movs	r0, #1
 8006ed0:	e7a5      	b.n	8006e1e <_vfiprintf_r+0x11a>
 8006ed2:	2300      	movs	r3, #0
 8006ed4:	3401      	adds	r4, #1
 8006ed6:	9305      	str	r3, [sp, #20]
 8006ed8:	4619      	mov	r1, r3
 8006eda:	f04f 0c0a 	mov.w	ip, #10
 8006ede:	4620      	mov	r0, r4
 8006ee0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006ee4:	3a30      	subs	r2, #48	; 0x30
 8006ee6:	2a09      	cmp	r2, #9
 8006ee8:	d903      	bls.n	8006ef2 <_vfiprintf_r+0x1ee>
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d0c5      	beq.n	8006e7a <_vfiprintf_r+0x176>
 8006eee:	9105      	str	r1, [sp, #20]
 8006ef0:	e7c3      	b.n	8006e7a <_vfiprintf_r+0x176>
 8006ef2:	fb0c 2101 	mla	r1, ip, r1, r2
 8006ef6:	4604      	mov	r4, r0
 8006ef8:	2301      	movs	r3, #1
 8006efa:	e7f0      	b.n	8006ede <_vfiprintf_r+0x1da>
 8006efc:	ab03      	add	r3, sp, #12
 8006efe:	9300      	str	r3, [sp, #0]
 8006f00:	462a      	mov	r2, r5
 8006f02:	4b16      	ldr	r3, [pc, #88]	; (8006f5c <_vfiprintf_r+0x258>)
 8006f04:	a904      	add	r1, sp, #16
 8006f06:	4630      	mov	r0, r6
 8006f08:	f3af 8000 	nop.w
 8006f0c:	4607      	mov	r7, r0
 8006f0e:	1c78      	adds	r0, r7, #1
 8006f10:	d1d6      	bne.n	8006ec0 <_vfiprintf_r+0x1bc>
 8006f12:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006f14:	07d9      	lsls	r1, r3, #31
 8006f16:	d405      	bmi.n	8006f24 <_vfiprintf_r+0x220>
 8006f18:	89ab      	ldrh	r3, [r5, #12]
 8006f1a:	059a      	lsls	r2, r3, #22
 8006f1c:	d402      	bmi.n	8006f24 <_vfiprintf_r+0x220>
 8006f1e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006f20:	f7ff fa32 	bl	8006388 <__retarget_lock_release_recursive>
 8006f24:	89ab      	ldrh	r3, [r5, #12]
 8006f26:	065b      	lsls	r3, r3, #25
 8006f28:	f53f af12 	bmi.w	8006d50 <_vfiprintf_r+0x4c>
 8006f2c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006f2e:	e711      	b.n	8006d54 <_vfiprintf_r+0x50>
 8006f30:	ab03      	add	r3, sp, #12
 8006f32:	9300      	str	r3, [sp, #0]
 8006f34:	462a      	mov	r2, r5
 8006f36:	4b09      	ldr	r3, [pc, #36]	; (8006f5c <_vfiprintf_r+0x258>)
 8006f38:	a904      	add	r1, sp, #16
 8006f3a:	4630      	mov	r0, r6
 8006f3c:	f000 f880 	bl	8007040 <_printf_i>
 8006f40:	e7e4      	b.n	8006f0c <_vfiprintf_r+0x208>
 8006f42:	bf00      	nop
 8006f44:	08007570 	.word	0x08007570
 8006f48:	08007590 	.word	0x08007590
 8006f4c:	08007550 	.word	0x08007550
 8006f50:	080075b4 	.word	0x080075b4
 8006f54:	080075be 	.word	0x080075be
 8006f58:	00000000 	.word	0x00000000
 8006f5c:	08006cdf 	.word	0x08006cdf
 8006f60:	080075ba 	.word	0x080075ba

08006f64 <_printf_common>:
 8006f64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006f68:	4616      	mov	r6, r2
 8006f6a:	4699      	mov	r9, r3
 8006f6c:	688a      	ldr	r2, [r1, #8]
 8006f6e:	690b      	ldr	r3, [r1, #16]
 8006f70:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006f74:	4293      	cmp	r3, r2
 8006f76:	bfb8      	it	lt
 8006f78:	4613      	movlt	r3, r2
 8006f7a:	6033      	str	r3, [r6, #0]
 8006f7c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006f80:	4607      	mov	r7, r0
 8006f82:	460c      	mov	r4, r1
 8006f84:	b10a      	cbz	r2, 8006f8a <_printf_common+0x26>
 8006f86:	3301      	adds	r3, #1
 8006f88:	6033      	str	r3, [r6, #0]
 8006f8a:	6823      	ldr	r3, [r4, #0]
 8006f8c:	0699      	lsls	r1, r3, #26
 8006f8e:	bf42      	ittt	mi
 8006f90:	6833      	ldrmi	r3, [r6, #0]
 8006f92:	3302      	addmi	r3, #2
 8006f94:	6033      	strmi	r3, [r6, #0]
 8006f96:	6825      	ldr	r5, [r4, #0]
 8006f98:	f015 0506 	ands.w	r5, r5, #6
 8006f9c:	d106      	bne.n	8006fac <_printf_common+0x48>
 8006f9e:	f104 0a19 	add.w	sl, r4, #25
 8006fa2:	68e3      	ldr	r3, [r4, #12]
 8006fa4:	6832      	ldr	r2, [r6, #0]
 8006fa6:	1a9b      	subs	r3, r3, r2
 8006fa8:	42ab      	cmp	r3, r5
 8006faa:	dc26      	bgt.n	8006ffa <_printf_common+0x96>
 8006fac:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006fb0:	1e13      	subs	r3, r2, #0
 8006fb2:	6822      	ldr	r2, [r4, #0]
 8006fb4:	bf18      	it	ne
 8006fb6:	2301      	movne	r3, #1
 8006fb8:	0692      	lsls	r2, r2, #26
 8006fba:	d42b      	bmi.n	8007014 <_printf_common+0xb0>
 8006fbc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006fc0:	4649      	mov	r1, r9
 8006fc2:	4638      	mov	r0, r7
 8006fc4:	47c0      	blx	r8
 8006fc6:	3001      	adds	r0, #1
 8006fc8:	d01e      	beq.n	8007008 <_printf_common+0xa4>
 8006fca:	6823      	ldr	r3, [r4, #0]
 8006fcc:	68e5      	ldr	r5, [r4, #12]
 8006fce:	6832      	ldr	r2, [r6, #0]
 8006fd0:	f003 0306 	and.w	r3, r3, #6
 8006fd4:	2b04      	cmp	r3, #4
 8006fd6:	bf08      	it	eq
 8006fd8:	1aad      	subeq	r5, r5, r2
 8006fda:	68a3      	ldr	r3, [r4, #8]
 8006fdc:	6922      	ldr	r2, [r4, #16]
 8006fde:	bf0c      	ite	eq
 8006fe0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006fe4:	2500      	movne	r5, #0
 8006fe6:	4293      	cmp	r3, r2
 8006fe8:	bfc4      	itt	gt
 8006fea:	1a9b      	subgt	r3, r3, r2
 8006fec:	18ed      	addgt	r5, r5, r3
 8006fee:	2600      	movs	r6, #0
 8006ff0:	341a      	adds	r4, #26
 8006ff2:	42b5      	cmp	r5, r6
 8006ff4:	d11a      	bne.n	800702c <_printf_common+0xc8>
 8006ff6:	2000      	movs	r0, #0
 8006ff8:	e008      	b.n	800700c <_printf_common+0xa8>
 8006ffa:	2301      	movs	r3, #1
 8006ffc:	4652      	mov	r2, sl
 8006ffe:	4649      	mov	r1, r9
 8007000:	4638      	mov	r0, r7
 8007002:	47c0      	blx	r8
 8007004:	3001      	adds	r0, #1
 8007006:	d103      	bne.n	8007010 <_printf_common+0xac>
 8007008:	f04f 30ff 	mov.w	r0, #4294967295
 800700c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007010:	3501      	adds	r5, #1
 8007012:	e7c6      	b.n	8006fa2 <_printf_common+0x3e>
 8007014:	18e1      	adds	r1, r4, r3
 8007016:	1c5a      	adds	r2, r3, #1
 8007018:	2030      	movs	r0, #48	; 0x30
 800701a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800701e:	4422      	add	r2, r4
 8007020:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007024:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007028:	3302      	adds	r3, #2
 800702a:	e7c7      	b.n	8006fbc <_printf_common+0x58>
 800702c:	2301      	movs	r3, #1
 800702e:	4622      	mov	r2, r4
 8007030:	4649      	mov	r1, r9
 8007032:	4638      	mov	r0, r7
 8007034:	47c0      	blx	r8
 8007036:	3001      	adds	r0, #1
 8007038:	d0e6      	beq.n	8007008 <_printf_common+0xa4>
 800703a:	3601      	adds	r6, #1
 800703c:	e7d9      	b.n	8006ff2 <_printf_common+0x8e>
	...

08007040 <_printf_i>:
 8007040:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007044:	460c      	mov	r4, r1
 8007046:	4691      	mov	r9, r2
 8007048:	7e27      	ldrb	r7, [r4, #24]
 800704a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800704c:	2f78      	cmp	r7, #120	; 0x78
 800704e:	4680      	mov	r8, r0
 8007050:	469a      	mov	sl, r3
 8007052:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007056:	d807      	bhi.n	8007068 <_printf_i+0x28>
 8007058:	2f62      	cmp	r7, #98	; 0x62
 800705a:	d80a      	bhi.n	8007072 <_printf_i+0x32>
 800705c:	2f00      	cmp	r7, #0
 800705e:	f000 80d8 	beq.w	8007212 <_printf_i+0x1d2>
 8007062:	2f58      	cmp	r7, #88	; 0x58
 8007064:	f000 80a3 	beq.w	80071ae <_printf_i+0x16e>
 8007068:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800706c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007070:	e03a      	b.n	80070e8 <_printf_i+0xa8>
 8007072:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007076:	2b15      	cmp	r3, #21
 8007078:	d8f6      	bhi.n	8007068 <_printf_i+0x28>
 800707a:	a001      	add	r0, pc, #4	; (adr r0, 8007080 <_printf_i+0x40>)
 800707c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8007080:	080070d9 	.word	0x080070d9
 8007084:	080070ed 	.word	0x080070ed
 8007088:	08007069 	.word	0x08007069
 800708c:	08007069 	.word	0x08007069
 8007090:	08007069 	.word	0x08007069
 8007094:	08007069 	.word	0x08007069
 8007098:	080070ed 	.word	0x080070ed
 800709c:	08007069 	.word	0x08007069
 80070a0:	08007069 	.word	0x08007069
 80070a4:	08007069 	.word	0x08007069
 80070a8:	08007069 	.word	0x08007069
 80070ac:	080071f9 	.word	0x080071f9
 80070b0:	0800711d 	.word	0x0800711d
 80070b4:	080071db 	.word	0x080071db
 80070b8:	08007069 	.word	0x08007069
 80070bc:	08007069 	.word	0x08007069
 80070c0:	0800721b 	.word	0x0800721b
 80070c4:	08007069 	.word	0x08007069
 80070c8:	0800711d 	.word	0x0800711d
 80070cc:	08007069 	.word	0x08007069
 80070d0:	08007069 	.word	0x08007069
 80070d4:	080071e3 	.word	0x080071e3
 80070d8:	680b      	ldr	r3, [r1, #0]
 80070da:	1d1a      	adds	r2, r3, #4
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	600a      	str	r2, [r1, #0]
 80070e0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80070e4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80070e8:	2301      	movs	r3, #1
 80070ea:	e0a3      	b.n	8007234 <_printf_i+0x1f4>
 80070ec:	6825      	ldr	r5, [r4, #0]
 80070ee:	6808      	ldr	r0, [r1, #0]
 80070f0:	062e      	lsls	r6, r5, #24
 80070f2:	f100 0304 	add.w	r3, r0, #4
 80070f6:	d50a      	bpl.n	800710e <_printf_i+0xce>
 80070f8:	6805      	ldr	r5, [r0, #0]
 80070fa:	600b      	str	r3, [r1, #0]
 80070fc:	2d00      	cmp	r5, #0
 80070fe:	da03      	bge.n	8007108 <_printf_i+0xc8>
 8007100:	232d      	movs	r3, #45	; 0x2d
 8007102:	426d      	negs	r5, r5
 8007104:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007108:	485e      	ldr	r0, [pc, #376]	; (8007284 <_printf_i+0x244>)
 800710a:	230a      	movs	r3, #10
 800710c:	e019      	b.n	8007142 <_printf_i+0x102>
 800710e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8007112:	6805      	ldr	r5, [r0, #0]
 8007114:	600b      	str	r3, [r1, #0]
 8007116:	bf18      	it	ne
 8007118:	b22d      	sxthne	r5, r5
 800711a:	e7ef      	b.n	80070fc <_printf_i+0xbc>
 800711c:	680b      	ldr	r3, [r1, #0]
 800711e:	6825      	ldr	r5, [r4, #0]
 8007120:	1d18      	adds	r0, r3, #4
 8007122:	6008      	str	r0, [r1, #0]
 8007124:	0628      	lsls	r0, r5, #24
 8007126:	d501      	bpl.n	800712c <_printf_i+0xec>
 8007128:	681d      	ldr	r5, [r3, #0]
 800712a:	e002      	b.n	8007132 <_printf_i+0xf2>
 800712c:	0669      	lsls	r1, r5, #25
 800712e:	d5fb      	bpl.n	8007128 <_printf_i+0xe8>
 8007130:	881d      	ldrh	r5, [r3, #0]
 8007132:	4854      	ldr	r0, [pc, #336]	; (8007284 <_printf_i+0x244>)
 8007134:	2f6f      	cmp	r7, #111	; 0x6f
 8007136:	bf0c      	ite	eq
 8007138:	2308      	moveq	r3, #8
 800713a:	230a      	movne	r3, #10
 800713c:	2100      	movs	r1, #0
 800713e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007142:	6866      	ldr	r6, [r4, #4]
 8007144:	60a6      	str	r6, [r4, #8]
 8007146:	2e00      	cmp	r6, #0
 8007148:	bfa2      	ittt	ge
 800714a:	6821      	ldrge	r1, [r4, #0]
 800714c:	f021 0104 	bicge.w	r1, r1, #4
 8007150:	6021      	strge	r1, [r4, #0]
 8007152:	b90d      	cbnz	r5, 8007158 <_printf_i+0x118>
 8007154:	2e00      	cmp	r6, #0
 8007156:	d04d      	beq.n	80071f4 <_printf_i+0x1b4>
 8007158:	4616      	mov	r6, r2
 800715a:	fbb5 f1f3 	udiv	r1, r5, r3
 800715e:	fb03 5711 	mls	r7, r3, r1, r5
 8007162:	5dc7      	ldrb	r7, [r0, r7]
 8007164:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007168:	462f      	mov	r7, r5
 800716a:	42bb      	cmp	r3, r7
 800716c:	460d      	mov	r5, r1
 800716e:	d9f4      	bls.n	800715a <_printf_i+0x11a>
 8007170:	2b08      	cmp	r3, #8
 8007172:	d10b      	bne.n	800718c <_printf_i+0x14c>
 8007174:	6823      	ldr	r3, [r4, #0]
 8007176:	07df      	lsls	r7, r3, #31
 8007178:	d508      	bpl.n	800718c <_printf_i+0x14c>
 800717a:	6923      	ldr	r3, [r4, #16]
 800717c:	6861      	ldr	r1, [r4, #4]
 800717e:	4299      	cmp	r1, r3
 8007180:	bfde      	ittt	le
 8007182:	2330      	movle	r3, #48	; 0x30
 8007184:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007188:	f106 36ff 	addle.w	r6, r6, #4294967295
 800718c:	1b92      	subs	r2, r2, r6
 800718e:	6122      	str	r2, [r4, #16]
 8007190:	f8cd a000 	str.w	sl, [sp]
 8007194:	464b      	mov	r3, r9
 8007196:	aa03      	add	r2, sp, #12
 8007198:	4621      	mov	r1, r4
 800719a:	4640      	mov	r0, r8
 800719c:	f7ff fee2 	bl	8006f64 <_printf_common>
 80071a0:	3001      	adds	r0, #1
 80071a2:	d14c      	bne.n	800723e <_printf_i+0x1fe>
 80071a4:	f04f 30ff 	mov.w	r0, #4294967295
 80071a8:	b004      	add	sp, #16
 80071aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071ae:	4835      	ldr	r0, [pc, #212]	; (8007284 <_printf_i+0x244>)
 80071b0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80071b4:	6823      	ldr	r3, [r4, #0]
 80071b6:	680e      	ldr	r6, [r1, #0]
 80071b8:	061f      	lsls	r7, r3, #24
 80071ba:	f856 5b04 	ldr.w	r5, [r6], #4
 80071be:	600e      	str	r6, [r1, #0]
 80071c0:	d514      	bpl.n	80071ec <_printf_i+0x1ac>
 80071c2:	07d9      	lsls	r1, r3, #31
 80071c4:	bf44      	itt	mi
 80071c6:	f043 0320 	orrmi.w	r3, r3, #32
 80071ca:	6023      	strmi	r3, [r4, #0]
 80071cc:	b91d      	cbnz	r5, 80071d6 <_printf_i+0x196>
 80071ce:	6823      	ldr	r3, [r4, #0]
 80071d0:	f023 0320 	bic.w	r3, r3, #32
 80071d4:	6023      	str	r3, [r4, #0]
 80071d6:	2310      	movs	r3, #16
 80071d8:	e7b0      	b.n	800713c <_printf_i+0xfc>
 80071da:	6823      	ldr	r3, [r4, #0]
 80071dc:	f043 0320 	orr.w	r3, r3, #32
 80071e0:	6023      	str	r3, [r4, #0]
 80071e2:	2378      	movs	r3, #120	; 0x78
 80071e4:	4828      	ldr	r0, [pc, #160]	; (8007288 <_printf_i+0x248>)
 80071e6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80071ea:	e7e3      	b.n	80071b4 <_printf_i+0x174>
 80071ec:	065e      	lsls	r6, r3, #25
 80071ee:	bf48      	it	mi
 80071f0:	b2ad      	uxthmi	r5, r5
 80071f2:	e7e6      	b.n	80071c2 <_printf_i+0x182>
 80071f4:	4616      	mov	r6, r2
 80071f6:	e7bb      	b.n	8007170 <_printf_i+0x130>
 80071f8:	680b      	ldr	r3, [r1, #0]
 80071fa:	6826      	ldr	r6, [r4, #0]
 80071fc:	6960      	ldr	r0, [r4, #20]
 80071fe:	1d1d      	adds	r5, r3, #4
 8007200:	600d      	str	r5, [r1, #0]
 8007202:	0635      	lsls	r5, r6, #24
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	d501      	bpl.n	800720c <_printf_i+0x1cc>
 8007208:	6018      	str	r0, [r3, #0]
 800720a:	e002      	b.n	8007212 <_printf_i+0x1d2>
 800720c:	0671      	lsls	r1, r6, #25
 800720e:	d5fb      	bpl.n	8007208 <_printf_i+0x1c8>
 8007210:	8018      	strh	r0, [r3, #0]
 8007212:	2300      	movs	r3, #0
 8007214:	6123      	str	r3, [r4, #16]
 8007216:	4616      	mov	r6, r2
 8007218:	e7ba      	b.n	8007190 <_printf_i+0x150>
 800721a:	680b      	ldr	r3, [r1, #0]
 800721c:	1d1a      	adds	r2, r3, #4
 800721e:	600a      	str	r2, [r1, #0]
 8007220:	681e      	ldr	r6, [r3, #0]
 8007222:	6862      	ldr	r2, [r4, #4]
 8007224:	2100      	movs	r1, #0
 8007226:	4630      	mov	r0, r6
 8007228:	f7f8 ffe2 	bl	80001f0 <memchr>
 800722c:	b108      	cbz	r0, 8007232 <_printf_i+0x1f2>
 800722e:	1b80      	subs	r0, r0, r6
 8007230:	6060      	str	r0, [r4, #4]
 8007232:	6863      	ldr	r3, [r4, #4]
 8007234:	6123      	str	r3, [r4, #16]
 8007236:	2300      	movs	r3, #0
 8007238:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800723c:	e7a8      	b.n	8007190 <_printf_i+0x150>
 800723e:	6923      	ldr	r3, [r4, #16]
 8007240:	4632      	mov	r2, r6
 8007242:	4649      	mov	r1, r9
 8007244:	4640      	mov	r0, r8
 8007246:	47d0      	blx	sl
 8007248:	3001      	adds	r0, #1
 800724a:	d0ab      	beq.n	80071a4 <_printf_i+0x164>
 800724c:	6823      	ldr	r3, [r4, #0]
 800724e:	079b      	lsls	r3, r3, #30
 8007250:	d413      	bmi.n	800727a <_printf_i+0x23a>
 8007252:	68e0      	ldr	r0, [r4, #12]
 8007254:	9b03      	ldr	r3, [sp, #12]
 8007256:	4298      	cmp	r0, r3
 8007258:	bfb8      	it	lt
 800725a:	4618      	movlt	r0, r3
 800725c:	e7a4      	b.n	80071a8 <_printf_i+0x168>
 800725e:	2301      	movs	r3, #1
 8007260:	4632      	mov	r2, r6
 8007262:	4649      	mov	r1, r9
 8007264:	4640      	mov	r0, r8
 8007266:	47d0      	blx	sl
 8007268:	3001      	adds	r0, #1
 800726a:	d09b      	beq.n	80071a4 <_printf_i+0x164>
 800726c:	3501      	adds	r5, #1
 800726e:	68e3      	ldr	r3, [r4, #12]
 8007270:	9903      	ldr	r1, [sp, #12]
 8007272:	1a5b      	subs	r3, r3, r1
 8007274:	42ab      	cmp	r3, r5
 8007276:	dcf2      	bgt.n	800725e <_printf_i+0x21e>
 8007278:	e7eb      	b.n	8007252 <_printf_i+0x212>
 800727a:	2500      	movs	r5, #0
 800727c:	f104 0619 	add.w	r6, r4, #25
 8007280:	e7f5      	b.n	800726e <_printf_i+0x22e>
 8007282:	bf00      	nop
 8007284:	080075c5 	.word	0x080075c5
 8007288:	080075d6 	.word	0x080075d6

0800728c <_read_r>:
 800728c:	b538      	push	{r3, r4, r5, lr}
 800728e:	4d07      	ldr	r5, [pc, #28]	; (80072ac <_read_r+0x20>)
 8007290:	4604      	mov	r4, r0
 8007292:	4608      	mov	r0, r1
 8007294:	4611      	mov	r1, r2
 8007296:	2200      	movs	r2, #0
 8007298:	602a      	str	r2, [r5, #0]
 800729a:	461a      	mov	r2, r3
 800729c:	f7f9 fc6c 	bl	8000b78 <_read>
 80072a0:	1c43      	adds	r3, r0, #1
 80072a2:	d102      	bne.n	80072aa <_read_r+0x1e>
 80072a4:	682b      	ldr	r3, [r5, #0]
 80072a6:	b103      	cbz	r3, 80072aa <_read_r+0x1e>
 80072a8:	6023      	str	r3, [r4, #0]
 80072aa:	bd38      	pop	{r3, r4, r5, pc}
 80072ac:	20004e6c 	.word	0x20004e6c

080072b0 <_fstat_r>:
 80072b0:	b538      	push	{r3, r4, r5, lr}
 80072b2:	4d07      	ldr	r5, [pc, #28]	; (80072d0 <_fstat_r+0x20>)
 80072b4:	2300      	movs	r3, #0
 80072b6:	4604      	mov	r4, r0
 80072b8:	4608      	mov	r0, r1
 80072ba:	4611      	mov	r1, r2
 80072bc:	602b      	str	r3, [r5, #0]
 80072be:	f7f9 fc84 	bl	8000bca <_fstat>
 80072c2:	1c43      	adds	r3, r0, #1
 80072c4:	d102      	bne.n	80072cc <_fstat_r+0x1c>
 80072c6:	682b      	ldr	r3, [r5, #0]
 80072c8:	b103      	cbz	r3, 80072cc <_fstat_r+0x1c>
 80072ca:	6023      	str	r3, [r4, #0]
 80072cc:	bd38      	pop	{r3, r4, r5, pc}
 80072ce:	bf00      	nop
 80072d0:	20004e6c 	.word	0x20004e6c

080072d4 <_isatty_r>:
 80072d4:	b538      	push	{r3, r4, r5, lr}
 80072d6:	4d06      	ldr	r5, [pc, #24]	; (80072f0 <_isatty_r+0x1c>)
 80072d8:	2300      	movs	r3, #0
 80072da:	4604      	mov	r4, r0
 80072dc:	4608      	mov	r0, r1
 80072de:	602b      	str	r3, [r5, #0]
 80072e0:	f7f9 fc83 	bl	8000bea <_isatty>
 80072e4:	1c43      	adds	r3, r0, #1
 80072e6:	d102      	bne.n	80072ee <_isatty_r+0x1a>
 80072e8:	682b      	ldr	r3, [r5, #0]
 80072ea:	b103      	cbz	r3, 80072ee <_isatty_r+0x1a>
 80072ec:	6023      	str	r3, [r4, #0]
 80072ee:	bd38      	pop	{r3, r4, r5, pc}
 80072f0:	20004e6c 	.word	0x20004e6c

080072f4 <memmove>:
 80072f4:	4288      	cmp	r0, r1
 80072f6:	b510      	push	{r4, lr}
 80072f8:	eb01 0402 	add.w	r4, r1, r2
 80072fc:	d902      	bls.n	8007304 <memmove+0x10>
 80072fe:	4284      	cmp	r4, r0
 8007300:	4623      	mov	r3, r4
 8007302:	d807      	bhi.n	8007314 <memmove+0x20>
 8007304:	1e43      	subs	r3, r0, #1
 8007306:	42a1      	cmp	r1, r4
 8007308:	d008      	beq.n	800731c <memmove+0x28>
 800730a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800730e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007312:	e7f8      	b.n	8007306 <memmove+0x12>
 8007314:	4402      	add	r2, r0
 8007316:	4601      	mov	r1, r0
 8007318:	428a      	cmp	r2, r1
 800731a:	d100      	bne.n	800731e <memmove+0x2a>
 800731c:	bd10      	pop	{r4, pc}
 800731e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007322:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007326:	e7f7      	b.n	8007318 <memmove+0x24>

08007328 <_realloc_r>:
 8007328:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800732a:	4607      	mov	r7, r0
 800732c:	4614      	mov	r4, r2
 800732e:	460e      	mov	r6, r1
 8007330:	b921      	cbnz	r1, 800733c <_realloc_r+0x14>
 8007332:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007336:	4611      	mov	r1, r2
 8007338:	f7ff b89e 	b.w	8006478 <_malloc_r>
 800733c:	b922      	cbnz	r2, 8007348 <_realloc_r+0x20>
 800733e:	f7ff f84b 	bl	80063d8 <_free_r>
 8007342:	4625      	mov	r5, r4
 8007344:	4628      	mov	r0, r5
 8007346:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007348:	f000 f814 	bl	8007374 <_malloc_usable_size_r>
 800734c:	42a0      	cmp	r0, r4
 800734e:	d20f      	bcs.n	8007370 <_realloc_r+0x48>
 8007350:	4621      	mov	r1, r4
 8007352:	4638      	mov	r0, r7
 8007354:	f7ff f890 	bl	8006478 <_malloc_r>
 8007358:	4605      	mov	r5, r0
 800735a:	2800      	cmp	r0, #0
 800735c:	d0f2      	beq.n	8007344 <_realloc_r+0x1c>
 800735e:	4631      	mov	r1, r6
 8007360:	4622      	mov	r2, r4
 8007362:	f7ff f823 	bl	80063ac <memcpy>
 8007366:	4631      	mov	r1, r6
 8007368:	4638      	mov	r0, r7
 800736a:	f7ff f835 	bl	80063d8 <_free_r>
 800736e:	e7e9      	b.n	8007344 <_realloc_r+0x1c>
 8007370:	4635      	mov	r5, r6
 8007372:	e7e7      	b.n	8007344 <_realloc_r+0x1c>

08007374 <_malloc_usable_size_r>:
 8007374:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007378:	1f18      	subs	r0, r3, #4
 800737a:	2b00      	cmp	r3, #0
 800737c:	bfbc      	itt	lt
 800737e:	580b      	ldrlt	r3, [r1, r0]
 8007380:	18c0      	addlt	r0, r0, r3
 8007382:	4770      	bx	lr

08007384 <_init>:
 8007384:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007386:	bf00      	nop
 8007388:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800738a:	bc08      	pop	{r3}
 800738c:	469e      	mov	lr, r3
 800738e:	4770      	bx	lr

08007390 <_fini>:
 8007390:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007392:	bf00      	nop
 8007394:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007396:	bc08      	pop	{r3}
 8007398:	469e      	mov	lr, r3
 800739a:	4770      	bx	lr
