

================================================================
== Vivado HLS Report for 'softmax_latency_array_array_softmax_config28_s'
================================================================
* Date:           Sun Nov 14 10:24:47 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.092|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    9|    9|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    127|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      3|     225|      6|    -|
|Memory           |        3|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|     54|    -|
|Register         |        0|      -|     387|     96|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        3|      3|     612|    283|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      1|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+-----------------------------------+---------+-------+----+----+-----+
    |                 Instance                |               Module              | BRAM_18K| DSP48E| FF | LUT| URAM|
    +-----------------------------------------+-----------------------------------+---------+-------+----+----+-----+
    |myproject_axi_mul_18s_17ns_26_2_1_U2307  |myproject_axi_mul_18s_17ns_26_2_1  |        0|      1|  75|   2|    0|
    |myproject_axi_mul_18s_17ns_26_2_1_U2308  |myproject_axi_mul_18s_17ns_26_2_1  |        0|      1|  75|   2|    0|
    |myproject_axi_mul_18s_17ns_26_2_1_U2309  |myproject_axi_mul_18s_17ns_26_2_1  |        0|      1|  75|   2|    0|
    +-----------------------------------------+-----------------------------------+---------+-------+----+----+-----+
    |Total                                    |                                   |        0|      3| 225|   6|    0|
    +-----------------------------------------+-----------------------------------+---------+-------+----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |                            Module                            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |exp_table4_U     |softmax_latency_array_array_softmax_config28_s_exp_table4     |        2|  0|   0|    0|  1024|   17|     1|        17408|
    |invert_table5_U  |softmax_latency_array_array_softmax_config28_s_invert_tabb1s  |        1|  0|   0|    0|  1024|   18|     1|        18432|
    +-----------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                                                              |        3|  0|   0|    0|  2048|   35|     2|        35840|
    +-----------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_11_fu_299_p2               |     +    |      0|  0|  25|          18|          18|
    |ret_V_1_fu_285_p2                 |     +    |      0|  0|  26|          19|          19|
    |ret_V_fu_270_p2                   |     +    |      0|  0|  25|          18|          18|
    |io_acc_block_signal_op11          |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op85          |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_318_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_336_p2                |    or    |      0|  0|   2|           1|           1|
    |select_ln340_fu_352_p3            |  select  |      0|  0|  10|           1|           9|
    |select_ln388_fu_360_p3            |  select  |      0|  0|  11|           1|          11|
    |y_V_3_fu_368_p3                   |  select  |      0|  0|  10|           1|          10|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_1_fu_330_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_fu_324_p2               |    xor   |      0|  0|   2|           1|           1|
    |xor_ln786_fu_312_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 127|          68|          98|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |data_V_data_0_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n  |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n   |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  54|         12|    6|         12|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9      |   1|   0|    1|          0|
    |exp_res_0_V_reg_453          |  17|   0|   17|          0|
    |exp_res_1_V_reg_459          |  17|   0|   17|          0|
    |exp_res_2_V_reg_470          |  17|   0|   17|          0|
    |inv_exp_sum_V_reg_493        |  18|   0|   18|          0|
    |ret_V_reg_477                |  18|   0|   18|          0|
    |tmp_data_0_V_reg_520         |  16|   0|   16|          0|
    |tmp_data_1_V_reg_525         |  16|   0|   16|          0|
    |tmp_data_2_V_reg_530         |  16|   0|   16|          0|
    |y_V_1_reg_433                |  10|   0|   10|          0|
    |y_V_2_reg_438                |  10|   0|   10|          0|
    |y_V_2_reg_438_pp0_iter1_reg  |  10|   0|   10|          0|
    |y_V_3_reg_483                |  10|   0|   10|          0|
    |y_V_reg_428                  |  10|   0|   10|          0|
    |exp_res_0_V_reg_453          |  64|  32|   17|          0|
    |exp_res_1_V_reg_459          |  64|  32|   17|          0|
    |exp_res_2_V_reg_470          |  64|  32|   17|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 387|  96|  246|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+-------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | softmax_latency<array,array,softmax_config28> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | softmax_latency<array,array,softmax_config28> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | softmax_latency<array,array,softmax_config28> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | softmax_latency<array,array,softmax_config28> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | softmax_latency<array,array,softmax_config28> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | softmax_latency<array,array,softmax_config28> | return value |
|data_V_data_0_V_blk_n    | out |    1| ap_ctrl_hs | softmax_latency<array,array,softmax_config28> | return value |
|data_V_data_1_V_blk_n    | out |    1| ap_ctrl_hs | softmax_latency<array,array,softmax_config28> | return value |
|data_V_data_2_V_blk_n    | out |    1| ap_ctrl_hs | softmax_latency<array,array,softmax_config28> | return value |
|res_V_data_0_V_blk_n     | out |    1| ap_ctrl_hs | softmax_latency<array,array,softmax_config28> | return value |
|res_V_data_1_V_blk_n     | out |    1| ap_ctrl_hs | softmax_latency<array,array,softmax_config28> | return value |
|res_V_data_2_V_blk_n     | out |    1| ap_ctrl_hs | softmax_latency<array,array,softmax_config28> | return value |
|data_V_data_0_V_dout     |  in |   16|   ap_fifo  |                data_V_data_0_V                |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_0_V                |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                data_V_data_0_V                |    pointer   |
|data_V_data_1_V_dout     |  in |   16|   ap_fifo  |                data_V_data_1_V                |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_1_V                |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                data_V_data_1_V                |    pointer   |
|data_V_data_2_V_dout     |  in |   16|   ap_fifo  |                data_V_data_2_V                |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_2_V                |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                data_V_data_2_V                |    pointer   |
|res_V_data_0_V_din       | out |   16|   ap_fifo  |                 res_V_data_0_V                |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_0_V                |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |                 res_V_data_0_V                |    pointer   |
|res_V_data_1_V_din       | out |   16|   ap_fifo  |                 res_V_data_1_V                |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_1_V                |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |                 res_V_data_1_V                |    pointer   |
|res_V_data_2_V_din       | out |   16|   ap_fifo  |                 res_V_data_2_V                |    pointer   |
|res_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_2_V                |    pointer   |
|res_V_data_2_V_write     | out |    1|   ap_fifo  |                 res_V_data_2_V                |    pointer   |
+-------------------------+-----+-----+------------+-----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.18>
ST_1 : Operation 11 [1/1] (2.18ns)   --->   "%empty = call { i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %data_V_data_2_V)" [firmware/nnet_utils/nnet_activation_stream.h:153]   --->   Operation 11 'read' 'empty' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_data_0_V_1 = extractvalue { i16, i16, i16 } %empty, 0" [firmware/nnet_utils/nnet_activation_stream.h:153]   --->   Operation 12 'extractvalue' 'tmp_data_0_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_data_1_V_1 = extractvalue { i16, i16, i16 } %empty, 1" [firmware/nnet_utils/nnet_activation_stream.h:153]   --->   Operation 13 'extractvalue' 'tmp_data_1_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_data_2_V_1 = extractvalue { i16, i16, i16 } %empty, 2" [firmware/nnet_utils/nnet_activation_stream.h:153]   --->   Operation 14 'extractvalue' 'tmp_data_2_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%y_V = call i10 @_ssdm_op_PartSelect.i10.i16.i32.i32(i16 %tmp_data_0_V_1, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:197->firmware/nnet_utils/nnet_activation_stream.h:156]   --->   Operation 15 'partselect' 'y_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%y_V_1 = call i10 @_ssdm_op_PartSelect.i10.i16.i32.i32(i16 %tmp_data_1_V_1, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:197->firmware/nnet_utils/nnet_activation_stream.h:156]   --->   Operation 16 'partselect' 'y_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%y_V_2 = call i10 @_ssdm_op_PartSelect.i10.i16.i32.i32(i16 %tmp_data_2_V_1, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:197->firmware/nnet_utils/nnet_activation_stream.h:156]   --->   Operation 17 'partselect' 'y_V_2' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln157 = zext i10 %y_V to i64" [firmware/nnet_utils/nnet_activation_stream.h:157]   --->   Operation 18 'zext' 'zext_ln157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%exp_table4_addr = getelementptr [1024 x i17]* @exp_table4, i64 0, i64 %zext_ln157" [firmware/nnet_utils/nnet_activation_stream.h:157]   --->   Operation 19 'getelementptr' 'exp_table4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (3.25ns)   --->   "%exp_res_0_V = load i17* %exp_table4_addr, align 4" [firmware/nnet_utils/nnet_activation_stream.h:157]   --->   Operation 20 'load' 'exp_res_0_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln157_1 = zext i10 %y_V_1 to i64" [firmware/nnet_utils/nnet_activation_stream.h:157]   --->   Operation 21 'zext' 'zext_ln157_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%exp_table4_addr_1 = getelementptr [1024 x i17]* @exp_table4, i64 0, i64 %zext_ln157_1" [firmware/nnet_utils/nnet_activation_stream.h:157]   --->   Operation 22 'getelementptr' 'exp_table4_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (3.25ns)   --->   "%exp_res_1_V = load i17* %exp_table4_addr_1, align 4" [firmware/nnet_utils/nnet_activation_stream.h:157]   --->   Operation 23 'load' 'exp_res_1_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 24 [1/2] (3.25ns)   --->   "%exp_res_0_V = load i17* %exp_table4_addr, align 4" [firmware/nnet_utils/nnet_activation_stream.h:157]   --->   Operation 24 'load' 'exp_res_0_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_3 : Operation 25 [1/2] (3.25ns)   --->   "%exp_res_1_V = load i17* %exp_table4_addr_1, align 4" [firmware/nnet_utils/nnet_activation_stream.h:157]   --->   Operation 25 'load' 'exp_res_1_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln157_2 = zext i10 %y_V_2 to i64" [firmware/nnet_utils/nnet_activation_stream.h:157]   --->   Operation 26 'zext' 'zext_ln157_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%exp_table4_addr_2 = getelementptr [1024 x i17]* @exp_table4, i64 0, i64 %zext_ln157_2" [firmware/nnet_utils/nnet_activation_stream.h:157]   --->   Operation 27 'getelementptr' 'exp_table4_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [2/2] (3.25ns)   --->   "%exp_res_2_V = load i17* %exp_table4_addr_2, align 4" [firmware/nnet_utils/nnet_activation_stream.h:157]   --->   Operation 28 'load' 'exp_res_2_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 29 [1/2] (3.25ns)   --->   "%exp_res_2_V = load i17* %exp_table4_addr_2, align 4" [firmware/nnet_utils/nnet_activation_stream.h:157]   --->   Operation 29 'load' 'exp_res_2_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln45_1 = zext i17 %exp_res_1_V to i18" [firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:164]   --->   Operation 30 'zext' 'zext_ln45_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln45_2 = zext i17 %exp_res_0_V to i18" [firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:164]   --->   Operation 31 'zext' 'zext_ln45_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (2.10ns)   --->   "%ret_V = add i18 %zext_ln45_1, %zext_ln45_2" [firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_common.h:53->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_activation_stream.h:164]   --->   Operation 32 'add' 'ret_V' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.09>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i17 %exp_res_2_V to i18" [firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:164]   --->   Operation 33 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%lhs_V = sext i18 %ret_V to i19" [firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_activation_stream.h:164]   --->   Operation 34 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%rhs_V = zext i17 %exp_res_2_V to i19" [firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_activation_stream.h:164]   --->   Operation 35 'zext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (2.13ns)   --->   "%ret_V_1 = add nsw i19 %lhs_V, %rhs_V" [firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_activation_stream.h:164]   --->   Operation 36 'add' 'ret_V_1' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %ret_V_1, i32 18)" [firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_activation_stream.h:164]   --->   Operation 37 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (2.13ns)   --->   "%p_Val2_11 = add i18 %ret_V, %zext_ln45" [firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_activation_stream.h:164]   --->   Operation 38 'add' 'p_Val2_11' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_11, i32 17)" [firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_activation_stream.h:164]   --->   Operation 39 'bitselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%xor_ln786 = xor i1 %p_Result_7, true" [firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_activation_stream.h:164]   --->   Operation 40 'xor' 'xor_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%underflow = and i1 %p_Result_s, %xor_ln786" [firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_activation_stream.h:164]   --->   Operation 41 'and' 'underflow' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node y_V_3)   --->   "%xor_ln340 = xor i1 %p_Result_s, %p_Result_7" [firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_activation_stream.h:164]   --->   Operation 42 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node y_V_3)   --->   "%xor_ln340_1 = xor i1 %p_Result_s, true" [firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_activation_stream.h:164]   --->   Operation 43 'xor' 'xor_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node y_V_3)   --->   "%or_ln340 = or i1 %p_Result_7, %xor_ln340_1" [firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_activation_stream.h:164]   --->   Operation 44 'or' 'or_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_PartSelect.i10.i18.i32.i32(i18 %p_Val2_11, i32 8, i32 17)" [firmware/nnet_utils/nnet_activation.h:197->firmware/nnet_utils/nnet_activation_stream.h:166]   --->   Operation 45 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node y_V_3)   --->   "%select_ln340 = select i1 %xor_ln340, i10 511, i10 %tmp" [firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_activation_stream.h:164]   --->   Operation 46 'select' 'select_ln340' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388 = select i1 %underflow, i10 -512, i10 %tmp" [firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_activation_stream.h:164]   --->   Operation 47 'select' 'select_ln388' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.97ns) (out node of the LUT)   --->   "%y_V_3 = select i1 %or_ln340, i10 %select_ln340, i10 %select_ln388" [firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_activation_stream.h:164]   --->   Operation 48 'select' 'y_V_3' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln166 = zext i10 %y_V_3 to i64" [firmware/nnet_utils/nnet_activation_stream.h:166]   --->   Operation 49 'zext' 'zext_ln166' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%invert_table5_addr = getelementptr [1024 x i18]* @invert_table5, i64 0, i64 %zext_ln166" [firmware/nnet_utils/nnet_activation_stream.h:166]   --->   Operation 50 'getelementptr' 'invert_table5_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [2/2] (3.25ns)   --->   "%inv_exp_sum_V = load i18* %invert_table5_addr, align 4" [firmware/nnet_utils/nnet_activation_stream.h:166]   --->   Operation 51 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 52 [1/2] (3.25ns)   --->   "%inv_exp_sum_V = load i18* %invert_table5_addr, align 4" [firmware/nnet_utils/nnet_activation_stream.h:166]   --->   Operation 52 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 8 <SV = 7> <Delay = 3.34>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln167 = sext i18 %inv_exp_sum_V to i26" [firmware/nnet_utils/nnet_activation_stream.h:167]   --->   Operation 53 'sext' 'sext_ln167' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i17 %exp_res_0_V to i26" [firmware/nnet_utils/nnet_activation_stream.h:175]   --->   Operation 54 'zext' 'zext_ln1118' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [2/2] (3.34ns)   --->   "%mul_ln1118 = mul i26 %sext_ln167, %zext_ln1118" [firmware/nnet_utils/nnet_activation_stream.h:175]   --->   Operation 55 'mul' 'mul_ln1118' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i17 %exp_res_1_V to i26" [firmware/nnet_utils/nnet_activation_stream.h:175]   --->   Operation 56 'zext' 'zext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [2/2] (3.34ns)   --->   "%mul_ln1118_1 = mul i26 %sext_ln167, %zext_ln1118_1" [firmware/nnet_utils/nnet_activation_stream.h:175]   --->   Operation 57 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln1118_2 = zext i17 %exp_res_2_V to i26" [firmware/nnet_utils/nnet_activation_stream.h:175]   --->   Operation 58 'zext' 'zext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [2/2] (3.34ns)   --->   "%mul_ln1118_2 = mul i26 %sext_ln167, %zext_ln1118_2" [firmware/nnet_utils/nnet_activation_stream.h:175]   --->   Operation 59 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.34>
ST_9 : Operation 60 [1/2] (3.34ns)   --->   "%mul_ln1118 = mul i26 %sext_ln167, %zext_ln1118" [firmware/nnet_utils/nnet_activation_stream.h:175]   --->   Operation 60 'mul' 'mul_ln1118' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_data_0_V = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation_stream.h:175]   --->   Operation 61 'partselect' 'tmp_data_0_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 62 [1/2] (3.34ns)   --->   "%mul_ln1118_1 = mul i26 %sext_ln167, %zext_ln1118_1" [firmware/nnet_utils/nnet_activation_stream.h:175]   --->   Operation 62 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_data_1_V = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_1, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation_stream.h:175]   --->   Operation 63 'partselect' 'tmp_data_1_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 64 [1/2] (3.34ns)   --->   "%mul_ln1118_2 = mul i26 %sext_ln167, %zext_ln1118_2" [firmware/nnet_utils/nnet_activation_stream.h:175]   --->   Operation 64 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_data_2_V = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_2, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation_stream.h:175]   --->   Operation 65 'partselect' 'tmp_data_2_V' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 2.18>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 66 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 68 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 70 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 71 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str49) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:149]   --->   Operation 72 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str51) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:167]   --->   Operation 73 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str51)" [firmware/nnet_utils/nnet_activation_stream.h:167]   --->   Operation 74 'specregionbegin' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str24) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:168]   --->   Operation 75 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str52)" [firmware/nnet_utils/nnet_activation_stream.h:172]   --->   Operation 76 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 3, [4 x i8]* @p_str53, [1 x i8]* @p_str24, [1 x i8]* @p_str24, [1 x i8]* @p_str24) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:174]   --->   Operation 77 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str52, i32 %tmp_s)" [firmware/nnet_utils/nnet_activation_stream.h:176]   --->   Operation 78 'specregionend' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str52)" [firmware/nnet_utils/nnet_activation_stream.h:172]   --->   Operation 79 'specregionbegin' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 3, [4 x i8]* @p_str53, [1 x i8]* @p_str24, [1 x i8]* @p_str24, [1 x i8]* @p_str24) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:174]   --->   Operation 80 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str52, i32 %tmp_1)" [firmware/nnet_utils/nnet_activation_stream.h:176]   --->   Operation 81 'specregionend' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str52)" [firmware/nnet_utils/nnet_activation_stream.h:172]   --->   Operation 82 'specregionbegin' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 3, [4 x i8]* @p_str53, [1 x i8]* @p_str24, [1 x i8]* @p_str24, [1 x i8]* @p_str24) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:174]   --->   Operation 83 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%empty_72 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str52, i32 %tmp_2)" [firmware/nnet_utils/nnet_activation_stream.h:176]   --->   Operation 84 'specregionend' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16 %tmp_data_0_V, i16 %tmp_data_1_V, i16 %tmp_data_2_V)" [firmware/nnet_utils/nnet_activation_stream.h:177]   --->   Operation 85 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%empty_73 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str51, i32 %tmp_9)" [firmware/nnet_utils/nnet_activation_stream.h:178]   --->   Operation 86 'specregionend' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_activation_stream.h:179]   --->   Operation 87 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ exp_table4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[111]; IO mode=ap_memory:ce=0
Port [ invert_table5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                   (read             ) [ 00000000000]
tmp_data_0_V_1          (extractvalue     ) [ 00000000000]
tmp_data_1_V_1          (extractvalue     ) [ 00000000000]
tmp_data_2_V_1          (extractvalue     ) [ 00000000000]
y_V                     (partselect       ) [ 01100000000]
y_V_1                   (partselect       ) [ 01100000000]
y_V_2                   (partselect       ) [ 01110000000]
zext_ln157              (zext             ) [ 00000000000]
exp_table4_addr         (getelementptr    ) [ 01010000000]
zext_ln157_1            (zext             ) [ 00000000000]
exp_table4_addr_1       (getelementptr    ) [ 01010000000]
exp_res_0_V             (load             ) [ 01001111100]
exp_res_1_V             (load             ) [ 01001111100]
zext_ln157_2            (zext             ) [ 00000000000]
exp_table4_addr_2       (getelementptr    ) [ 01001000000]
exp_res_2_V             (load             ) [ 01000111100]
zext_ln45_1             (zext             ) [ 00000000000]
zext_ln45_2             (zext             ) [ 00000000000]
ret_V                   (add              ) [ 01000100000]
zext_ln45               (zext             ) [ 00000000000]
lhs_V                   (sext             ) [ 00000000000]
rhs_V                   (zext             ) [ 00000000000]
ret_V_1                 (add              ) [ 00000000000]
p_Result_s              (bitselect        ) [ 00000000000]
p_Val2_11               (add              ) [ 00000000000]
p_Result_7              (bitselect        ) [ 00000000000]
xor_ln786               (xor              ) [ 00000000000]
underflow               (and              ) [ 00000000000]
xor_ln340               (xor              ) [ 00000000000]
xor_ln340_1             (xor              ) [ 00000000000]
or_ln340                (or               ) [ 00000000000]
tmp                     (partselect       ) [ 00000000000]
select_ln340            (select           ) [ 00000000000]
select_ln388            (select           ) [ 00000000000]
y_V_3                   (select           ) [ 01000010000]
zext_ln166              (zext             ) [ 00000000000]
invert_table5_addr      (getelementptr    ) [ 01000001000]
inv_exp_sum_V           (load             ) [ 01000000100]
sext_ln167              (sext             ) [ 01000000010]
zext_ln1118             (zext             ) [ 01000000010]
zext_ln1118_1           (zext             ) [ 01000000010]
zext_ln1118_2           (zext             ) [ 01000000010]
mul_ln1118              (mul              ) [ 00000000000]
tmp_data_0_V            (partselect       ) [ 01000000001]
mul_ln1118_1            (mul              ) [ 00000000000]
tmp_data_1_V            (partselect       ) [ 01000000001]
mul_ln1118_2            (mul              ) [ 00000000000]
tmp_data_2_V            (partselect       ) [ 01000000001]
specinterface_ln0       (specinterface    ) [ 00000000000]
specinterface_ln0       (specinterface    ) [ 00000000000]
specinterface_ln0       (specinterface    ) [ 00000000000]
specinterface_ln0       (specinterface    ) [ 00000000000]
specinterface_ln0       (specinterface    ) [ 00000000000]
specinterface_ln0       (specinterface    ) [ 00000000000]
specloopname_ln149      (specloopname     ) [ 00000000000]
specloopname_ln167      (specloopname     ) [ 00000000000]
tmp_9                   (specregionbegin  ) [ 00000000000]
specpipeline_ln168      (specpipeline     ) [ 00000000000]
tmp_s                   (specregionbegin  ) [ 00000000000]
specresourcelimit_ln174 (specresourcelimit) [ 00000000000]
empty_70                (specregionend    ) [ 00000000000]
tmp_1                   (specregionbegin  ) [ 00000000000]
specresourcelimit_ln174 (specresourcelimit) [ 00000000000]
empty_71                (specregionend    ) [ 00000000000]
tmp_2                   (specregionbegin  ) [ 00000000000]
specresourcelimit_ln174 (specresourcelimit) [ 00000000000]
empty_72                (specregionend    ) [ 00000000000]
write_ln177             (write            ) [ 00000000000]
empty_73                (specregionend    ) [ 00000000000]
ret_ln179               (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="res_V_data_0_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="res_V_data_1_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="res_V_data_2_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="exp_table4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_table4"/><MemPortTyVec>1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="invert_table5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="invert_table5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i19.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i18.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str51"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str52"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str53"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="empty_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="48" slack="0"/>
<pin id="90" dir="0" index="1" bw="16" slack="0"/>
<pin id="91" dir="0" index="2" bw="16" slack="0"/>
<pin id="92" dir="0" index="3" bw="16" slack="0"/>
<pin id="93" dir="1" index="4" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="write_ln177_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="16" slack="0"/>
<pin id="101" dir="0" index="2" bw="16" slack="0"/>
<pin id="102" dir="0" index="3" bw="16" slack="0"/>
<pin id="103" dir="0" index="4" bw="16" slack="1"/>
<pin id="104" dir="0" index="5" bw="16" slack="1"/>
<pin id="105" dir="0" index="6" bw="16" slack="1"/>
<pin id="106" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln177/10 "/>
</bind>
</comp>

<comp id="111" class="1004" name="exp_table4_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="17" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="10" slack="0"/>
<pin id="115" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table4_addr/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="10" slack="0"/>
<pin id="120" dir="0" index="1" bw="17" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="0" slack="0"/>
<pin id="131" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="132" dir="0" index="5" bw="17" slack="0"/>
<pin id="133" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="8" bw="10" slack="2147483647"/>
<pin id="144" dir="0" index="9" bw="17" slack="2147483647"/>
<pin id="145" dir="0" index="10" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="17" slack="1"/>
<pin id="134" dir="1" index="7" bw="17" slack="1"/>
<pin id="146" dir="1" index="11" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_res_0_V/2 exp_res_1_V/2 exp_res_2_V/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="exp_table4_addr_1_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="17" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="10" slack="0"/>
<pin id="128" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table4_addr_1/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="exp_table4_addr_2_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="17" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="10" slack="0"/>
<pin id="140" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table4_addr_2/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="invert_table5_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="18" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="10" slack="0"/>
<pin id="152" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="invert_table5_addr/6 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_access_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="10" slack="0"/>
<pin id="157" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inv_exp_sum_V/6 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_fu_161">
<pin_list>
<pin id="194" dir="0" index="0" bw="18" slack="0"/>
<pin id="195" dir="0" index="1" bw="17" slack="0"/>
<pin id="196" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_1/8 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_fu_162">
<pin_list>
<pin id="191" dir="0" index="0" bw="18" slack="0"/>
<pin id="192" dir="0" index="1" bw="17" slack="0"/>
<pin id="193" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/8 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_fu_163">
<pin_list>
<pin id="197" dir="0" index="0" bw="18" slack="0"/>
<pin id="198" dir="0" index="1" bw="17" slack="0"/>
<pin id="199" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_2/8 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_data_0_V_1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="48" slack="0"/>
<pin id="212" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_0_V_1/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_data_1_V_1_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="48" slack="0"/>
<pin id="216" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_1_V_1/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_data_2_V_1_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="48" slack="0"/>
<pin id="220" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_2_V_1/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="y_V_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="10" slack="0"/>
<pin id="224" dir="0" index="1" bw="16" slack="0"/>
<pin id="225" dir="0" index="2" bw="4" slack="0"/>
<pin id="226" dir="0" index="3" bw="5" slack="0"/>
<pin id="227" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_V/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="y_V_1_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="10" slack="0"/>
<pin id="234" dir="0" index="1" bw="16" slack="0"/>
<pin id="235" dir="0" index="2" bw="4" slack="0"/>
<pin id="236" dir="0" index="3" bw="5" slack="0"/>
<pin id="237" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_V_1/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="y_V_2_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="10" slack="0"/>
<pin id="244" dir="0" index="1" bw="16" slack="0"/>
<pin id="245" dir="0" index="2" bw="4" slack="0"/>
<pin id="246" dir="0" index="3" bw="5" slack="0"/>
<pin id="247" dir="1" index="4" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_V_2/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="zext_ln157_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="10" slack="1"/>
<pin id="254" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln157/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="zext_ln157_1_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="10" slack="1"/>
<pin id="258" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln157_1/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="zext_ln157_2_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="10" slack="2"/>
<pin id="262" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln157_2/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="zext_ln45_1_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="17" slack="1"/>
<pin id="266" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_1/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="zext_ln45_2_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="17" slack="1"/>
<pin id="269" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_2/4 "/>
</bind>
</comp>

<comp id="270" class="1004" name="ret_V_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="17" slack="0"/>
<pin id="272" dir="0" index="1" bw="17" slack="0"/>
<pin id="273" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/4 "/>
</bind>
</comp>

<comp id="276" class="1004" name="zext_ln45_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="17" slack="1"/>
<pin id="278" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/5 "/>
</bind>
</comp>

<comp id="279" class="1004" name="lhs_V_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="18" slack="1"/>
<pin id="281" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/5 "/>
</bind>
</comp>

<comp id="282" class="1004" name="rhs_V_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="17" slack="1"/>
<pin id="284" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V/5 "/>
</bind>
</comp>

<comp id="285" class="1004" name="ret_V_1_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="18" slack="0"/>
<pin id="287" dir="0" index="1" bw="17" slack="0"/>
<pin id="288" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/5 "/>
</bind>
</comp>

<comp id="291" class="1004" name="p_Result_s_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="19" slack="0"/>
<pin id="294" dir="0" index="2" bw="6" slack="0"/>
<pin id="295" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/5 "/>
</bind>
</comp>

<comp id="299" class="1004" name="p_Val2_11_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="18" slack="1"/>
<pin id="301" dir="0" index="1" bw="17" slack="0"/>
<pin id="302" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_11/5 "/>
</bind>
</comp>

<comp id="304" class="1004" name="p_Result_7_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="18" slack="0"/>
<pin id="307" dir="0" index="2" bw="6" slack="0"/>
<pin id="308" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_7/5 "/>
</bind>
</comp>

<comp id="312" class="1004" name="xor_ln786_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786/5 "/>
</bind>
</comp>

<comp id="318" class="1004" name="underflow_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/5 "/>
</bind>
</comp>

<comp id="324" class="1004" name="xor_ln340_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340/5 "/>
</bind>
</comp>

<comp id="330" class="1004" name="xor_ln340_1_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_1/5 "/>
</bind>
</comp>

<comp id="336" class="1004" name="or_ln340_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340/5 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="10" slack="0"/>
<pin id="344" dir="0" index="1" bw="18" slack="0"/>
<pin id="345" dir="0" index="2" bw="5" slack="0"/>
<pin id="346" dir="0" index="3" bw="6" slack="0"/>
<pin id="347" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="352" class="1004" name="select_ln340_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="10" slack="0"/>
<pin id="355" dir="0" index="2" bw="10" slack="0"/>
<pin id="356" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340/5 "/>
</bind>
</comp>

<comp id="360" class="1004" name="select_ln388_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="10" slack="0"/>
<pin id="363" dir="0" index="2" bw="10" slack="0"/>
<pin id="364" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388/5 "/>
</bind>
</comp>

<comp id="368" class="1004" name="y_V_3_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="0" index="1" bw="10" slack="0"/>
<pin id="371" dir="0" index="2" bw="10" slack="0"/>
<pin id="372" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_V_3/5 "/>
</bind>
</comp>

<comp id="376" class="1004" name="zext_ln166_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="10" slack="1"/>
<pin id="378" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln166/6 "/>
</bind>
</comp>

<comp id="380" class="1004" name="sext_ln167_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="18" slack="1"/>
<pin id="382" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln167/8 "/>
</bind>
</comp>

<comp id="386" class="1004" name="zext_ln1118_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="17" slack="5"/>
<pin id="388" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/8 "/>
</bind>
</comp>

<comp id="390" class="1004" name="zext_ln1118_1_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="17" slack="5"/>
<pin id="392" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_1/8 "/>
</bind>
</comp>

<comp id="394" class="1004" name="zext_ln1118_2_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="17" slack="4"/>
<pin id="396" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_2/8 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_data_0_V_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="16" slack="0"/>
<pin id="400" dir="0" index="1" bw="26" slack="0"/>
<pin id="401" dir="0" index="2" bw="5" slack="0"/>
<pin id="402" dir="0" index="3" bw="6" slack="0"/>
<pin id="403" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_data_0_V/9 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_data_1_V_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="16" slack="0"/>
<pin id="410" dir="0" index="1" bw="26" slack="0"/>
<pin id="411" dir="0" index="2" bw="5" slack="0"/>
<pin id="412" dir="0" index="3" bw="6" slack="0"/>
<pin id="413" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_data_1_V/9 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_data_2_V_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="16" slack="0"/>
<pin id="420" dir="0" index="1" bw="26" slack="0"/>
<pin id="421" dir="0" index="2" bw="5" slack="0"/>
<pin id="422" dir="0" index="3" bw="6" slack="0"/>
<pin id="423" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_data_2_V/9 "/>
</bind>
</comp>

<comp id="428" class="1005" name="y_V_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="10" slack="1"/>
<pin id="430" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_V "/>
</bind>
</comp>

<comp id="433" class="1005" name="y_V_1_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="10" slack="1"/>
<pin id="435" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_V_1 "/>
</bind>
</comp>

<comp id="438" class="1005" name="y_V_2_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="10" slack="2"/>
<pin id="440" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="y_V_2 "/>
</bind>
</comp>

<comp id="443" class="1005" name="exp_table4_addr_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="10" slack="1"/>
<pin id="445" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table4_addr "/>
</bind>
</comp>

<comp id="448" class="1005" name="exp_table4_addr_1_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="10" slack="1"/>
<pin id="450" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table4_addr_1 "/>
</bind>
</comp>

<comp id="453" class="1005" name="exp_res_0_V_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="17" slack="1"/>
<pin id="455" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="exp_res_0_V "/>
</bind>
</comp>

<comp id="459" class="1005" name="exp_res_1_V_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="17" slack="1"/>
<pin id="461" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="exp_res_1_V "/>
</bind>
</comp>

<comp id="465" class="1005" name="exp_table4_addr_2_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="10" slack="1"/>
<pin id="467" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table4_addr_2 "/>
</bind>
</comp>

<comp id="470" class="1005" name="exp_res_2_V_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="17" slack="1"/>
<pin id="472" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="exp_res_2_V "/>
</bind>
</comp>

<comp id="477" class="1005" name="ret_V_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="18" slack="1"/>
<pin id="479" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="483" class="1005" name="y_V_3_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="10" slack="1"/>
<pin id="485" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_V_3 "/>
</bind>
</comp>

<comp id="488" class="1005" name="invert_table5_addr_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="10" slack="1"/>
<pin id="490" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="invert_table5_addr "/>
</bind>
</comp>

<comp id="493" class="1005" name="inv_exp_sum_V_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="18" slack="1"/>
<pin id="495" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="inv_exp_sum_V "/>
</bind>
</comp>

<comp id="498" class="1005" name="sext_ln167_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="26" slack="1"/>
<pin id="500" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln167 "/>
</bind>
</comp>

<comp id="505" class="1005" name="zext_ln1118_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="26" slack="1"/>
<pin id="507" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1118 "/>
</bind>
</comp>

<comp id="510" class="1005" name="zext_ln1118_1_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="26" slack="1"/>
<pin id="512" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1118_1 "/>
</bind>
</comp>

<comp id="515" class="1005" name="zext_ln1118_2_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="26" slack="1"/>
<pin id="517" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1118_2 "/>
</bind>
</comp>

<comp id="520" class="1005" name="tmp_data_0_V_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="16" slack="1"/>
<pin id="522" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_0_V "/>
</bind>
</comp>

<comp id="525" class="1005" name="tmp_data_1_V_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="16" slack="1"/>
<pin id="527" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_1_V "/>
</bind>
</comp>

<comp id="530" class="1005" name="tmp_data_2_V_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="16" slack="1"/>
<pin id="532" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_2_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="94"><net_src comp="16" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="96"><net_src comp="2" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="88" pin=3"/></net>

<net id="107"><net_src comp="86" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="6" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="110"><net_src comp="10" pin="0"/><net_sink comp="98" pin=3"/></net>

<net id="116"><net_src comp="12" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="24" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="111" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="129"><net_src comp="12" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="24" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="124" pin="3"/><net_sink comp="118" pin=2"/></net>

<net id="141"><net_src comp="12" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="24" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="136" pin="3"/><net_sink comp="118" pin=5"/></net>

<net id="153"><net_src comp="14" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="24" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="148" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="213"><net_src comp="88" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="88" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="88" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="18" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="210" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="230"><net_src comp="20" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="231"><net_src comp="22" pin="0"/><net_sink comp="222" pin=3"/></net>

<net id="238"><net_src comp="18" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="214" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="240"><net_src comp="20" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="241"><net_src comp="22" pin="0"/><net_sink comp="232" pin=3"/></net>

<net id="248"><net_src comp="18" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="218" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="250"><net_src comp="20" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="251"><net_src comp="22" pin="0"/><net_sink comp="242" pin=3"/></net>

<net id="255"><net_src comp="252" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="259"><net_src comp="256" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="263"><net_src comp="260" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="274"><net_src comp="264" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="267" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="289"><net_src comp="279" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="282" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="296"><net_src comp="26" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="285" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="28" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="303"><net_src comp="276" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="30" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="299" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="32" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="316"><net_src comp="304" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="34" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="291" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="312" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="291" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="304" pin="3"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="291" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="34" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="304" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="330" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="348"><net_src comp="36" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="299" pin="2"/><net_sink comp="342" pin=1"/></net>

<net id="350"><net_src comp="38" pin="0"/><net_sink comp="342" pin=2"/></net>

<net id="351"><net_src comp="32" pin="0"/><net_sink comp="342" pin=3"/></net>

<net id="357"><net_src comp="324" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="40" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="342" pin="4"/><net_sink comp="352" pin=2"/></net>

<net id="365"><net_src comp="318" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="42" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="367"><net_src comp="342" pin="4"/><net_sink comp="360" pin=2"/></net>

<net id="373"><net_src comp="336" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="352" pin="3"/><net_sink comp="368" pin=1"/></net>

<net id="375"><net_src comp="360" pin="3"/><net_sink comp="368" pin=2"/></net>

<net id="379"><net_src comp="376" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="383"><net_src comp="380" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="385"><net_src comp="380" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="389"><net_src comp="386" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="393"><net_src comp="390" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="397"><net_src comp="394" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="404"><net_src comp="44" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="162" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="406"><net_src comp="46" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="407"><net_src comp="48" pin="0"/><net_sink comp="398" pin=3"/></net>

<net id="414"><net_src comp="44" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="161" pin="2"/><net_sink comp="408" pin=1"/></net>

<net id="416"><net_src comp="46" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="417"><net_src comp="48" pin="0"/><net_sink comp="408" pin=3"/></net>

<net id="424"><net_src comp="44" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="163" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="426"><net_src comp="46" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="427"><net_src comp="48" pin="0"/><net_sink comp="418" pin=3"/></net>

<net id="431"><net_src comp="222" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="436"><net_src comp="232" pin="4"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="441"><net_src comp="242" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="446"><net_src comp="111" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="451"><net_src comp="124" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="456"><net_src comp="118" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="458"><net_src comp="453" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="462"><net_src comp="118" pin="7"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="464"><net_src comp="459" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="468"><net_src comp="136" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="118" pin=5"/></net>

<net id="473"><net_src comp="118" pin="11"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="475"><net_src comp="470" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="476"><net_src comp="470" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="480"><net_src comp="270" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="482"><net_src comp="477" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="486"><net_src comp="368" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="491"><net_src comp="148" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="496"><net_src comp="155" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="501"><net_src comp="380" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="503"><net_src comp="498" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="504"><net_src comp="498" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="508"><net_src comp="386" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="513"><net_src comp="390" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="518"><net_src comp="394" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="523"><net_src comp="398" pin="4"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="98" pin=4"/></net>

<net id="528"><net_src comp="408" pin="4"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="98" pin=5"/></net>

<net id="533"><net_src comp="418" pin="4"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="98" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_V_data_0_V | {}
	Port: data_V_data_1_V | {}
	Port: data_V_data_2_V | {}
	Port: res_V_data_0_V | {10 }
	Port: res_V_data_1_V | {10 }
	Port: res_V_data_2_V | {10 }
	Port: exp_table4 | {}
	Port: invert_table5 | {}
 - Input state : 
	Port: softmax_latency<array,array,softmax_config28> : data_V_data_0_V | {1 }
	Port: softmax_latency<array,array,softmax_config28> : data_V_data_1_V | {1 }
	Port: softmax_latency<array,array,softmax_config28> : data_V_data_2_V | {1 }
	Port: softmax_latency<array,array,softmax_config28> : res_V_data_0_V | {}
	Port: softmax_latency<array,array,softmax_config28> : res_V_data_1_V | {}
	Port: softmax_latency<array,array,softmax_config28> : res_V_data_2_V | {}
	Port: softmax_latency<array,array,softmax_config28> : exp_table4 | {2 3 4 }
	Port: softmax_latency<array,array,softmax_config28> : invert_table5 | {6 7 }
  - Chain level:
	State 1
		y_V : 1
		y_V_1 : 1
		y_V_2 : 1
	State 2
		exp_table4_addr : 1
		exp_res_0_V : 2
		exp_table4_addr_1 : 1
		exp_res_1_V : 2
	State 3
		exp_table4_addr_2 : 1
		exp_res_2_V : 2
	State 4
		ret_V : 1
	State 5
		ret_V_1 : 1
		p_Result_s : 2
		p_Val2_11 : 1
		p_Result_7 : 2
		xor_ln786 : 3
		underflow : 3
		xor_ln340 : 3
		xor_ln340_1 : 3
		or_ln340 : 3
		tmp : 2
		select_ln340 : 3
		select_ln388 : 3
		y_V_3 : 4
	State 6
		invert_table5_addr : 1
		inv_exp_sum_V : 2
	State 7
	State 8
		mul_ln1118 : 1
		mul_ln1118_1 : 1
		mul_ln1118_2 : 1
	State 9
		tmp_data_0_V : 1
		tmp_data_1_V : 1
		tmp_data_2_V : 1
	State 10
		empty_70 : 1
		empty_71 : 1
		empty_72 : 1
		empty_73 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |        grp_fu_161       |    1    |    75   |    2    |
|    mul   |        grp_fu_162       |    1    |    75   |    2    |
|          |        grp_fu_163       |    1    |    75   |    2    |
|----------|-------------------------|---------|---------|---------|
|          |       ret_V_fu_270      |    0    |    0    |    24   |
|    add   |      ret_V_1_fu_285     |    0    |    0    |    25   |
|          |     p_Val2_11_fu_299    |    0    |    0    |    25   |
|----------|-------------------------|---------|---------|---------|
|          |   select_ln340_fu_352   |    0    |    0    |    10   |
|  select  |   select_ln388_fu_360   |    0    |    0    |    10   |
|          |       y_V_3_fu_368      |    0    |    0    |    10   |
|----------|-------------------------|---------|---------|---------|
|          |     xor_ln786_fu_312    |    0    |    0    |    2    |
|    xor   |     xor_ln340_fu_324    |    0    |    0    |    2    |
|          |    xor_ln340_1_fu_330   |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|    and   |     underflow_fu_318    |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|    or    |     or_ln340_fu_336     |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|   read   |     empty_read_fu_88    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | write_ln177_write_fu_98 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |  tmp_data_0_V_1_fu_210  |    0    |    0    |    0    |
|extractvalue|  tmp_data_1_V_1_fu_214  |    0    |    0    |    0    |
|          |  tmp_data_2_V_1_fu_218  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |        y_V_fu_222       |    0    |    0    |    0    |
|          |       y_V_1_fu_232      |    0    |    0    |    0    |
|          |       y_V_2_fu_242      |    0    |    0    |    0    |
|partselect|        tmp_fu_342       |    0    |    0    |    0    |
|          |   tmp_data_0_V_fu_398   |    0    |    0    |    0    |
|          |   tmp_data_1_V_fu_408   |    0    |    0    |    0    |
|          |   tmp_data_2_V_fu_418   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    zext_ln157_fu_252    |    0    |    0    |    0    |
|          |   zext_ln157_1_fu_256   |    0    |    0    |    0    |
|          |   zext_ln157_2_fu_260   |    0    |    0    |    0    |
|          |    zext_ln45_1_fu_264   |    0    |    0    |    0    |
|          |    zext_ln45_2_fu_267   |    0    |    0    |    0    |
|   zext   |     zext_ln45_fu_276    |    0    |    0    |    0    |
|          |       rhs_V_fu_282      |    0    |    0    |    0    |
|          |    zext_ln166_fu_376    |    0    |    0    |    0    |
|          |    zext_ln1118_fu_386   |    0    |    0    |    0    |
|          |   zext_ln1118_1_fu_390  |    0    |    0    |    0    |
|          |   zext_ln1118_2_fu_394  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   sext   |       lhs_V_fu_279      |    0    |    0    |    0    |
|          |    sext_ln167_fu_380    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
| bitselect|    p_Result_s_fu_291    |    0    |    0    |    0    |
|          |    p_Result_7_fu_304    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    3    |   225   |   120   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    exp_res_0_V_reg_453   |   17   |
|    exp_res_1_V_reg_459   |   17   |
|    exp_res_2_V_reg_470   |   17   |
| exp_table4_addr_1_reg_448|   10   |
| exp_table4_addr_2_reg_465|   10   |
|  exp_table4_addr_reg_443 |   10   |
|   inv_exp_sum_V_reg_493  |   18   |
|invert_table5_addr_reg_488|   10   |
|       ret_V_reg_477      |   18   |
|    sext_ln167_reg_498    |   26   |
|   tmp_data_0_V_reg_520   |   16   |
|   tmp_data_1_V_reg_525   |   16   |
|   tmp_data_2_V_reg_530   |   16   |
|       y_V_1_reg_433      |   10   |
|       y_V_2_reg_438      |   10   |
|       y_V_3_reg_483      |   10   |
|        y_V_reg_428       |   10   |
|   zext_ln1118_1_reg_510  |   26   |
|   zext_ln1118_2_reg_515  |   26   |
|    zext_ln1118_reg_505   |   26   |
+--------------------------+--------+
|           Total          |   319  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_118 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_118 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_118 |  p5  |   2  |  17  |   34   ||    9    |
| grp_access_fu_155 |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_161    |  p0  |   2  |  18  |   36   ||    9    |
|     grp_fu_161    |  p1  |   2  |  17  |   34   ||    9    |
|     grp_fu_162    |  p0  |   2  |  18  |   36   ||    9    |
|     grp_fu_162    |  p1  |   2  |  17  |   34   ||    9    |
|     grp_fu_163    |  p0  |   2  |  18  |   36   ||    9    |
|     grp_fu_163    |  p1  |   2  |  17  |   34   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   284  ||  17.69  ||    90   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   225  |   120  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   17   |    -   |   90   |
|  Register |    -   |    -   |   319  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |   17   |   544  |   210  |
+-----------+--------+--------+--------+--------+
