Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Dec  5 19:56:13 2019
| Host         : DESKTOP-RQQ2FB3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.584      -92.272                     89                 1313        0.044        0.000                      0                 1313        3.000        0.000                       0                   602  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       -1.584      -92.272                     89                 1313        0.044        0.000                      0                 1313        6.712        0.000                       0                   598  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           89  Failing Endpoints,  Worst Slack       -1.584ns,  Total Violation      -92.272ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.584ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.084ns  (logic 9.180ns (57.076%)  route 6.904ns (42.924%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 13.997 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         1.717    -0.823    xvga1/clk_out1
    SLICE_X79Y87         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y87         FDRE (Prop_fdre_C_Q)         0.419    -0.404 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.906     0.503    xvga1/vcount_out[0]
    SLICE_X78Y87         LUT3 (Prop_lut3_I1_O)        0.328     0.831 r  xvga1/i__carry__0_i_1__1/O
                         net (fo=4, routed)           0.726     1.557    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X78Y87         LUT4 (Prop_lut4_I3_O)        0.331     1.888 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.888    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X78Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.264 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.264    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X78Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.587 r  minesweeper/td/image_addr3_carry__1/O[1]
                         net (fo=20, routed)          1.062     3.649    minesweeper/td/image_addr3_carry__1_n_6
    SLICE_X76Y87         LUT4 (Prop_lut4_I1_O)        0.335     3.984 r  minesweeper/td/image_addr3__17_carry_i_1/O
                         net (fo=2, routed)           0.514     4.497    minesweeper/td/image_addr3__17_carry_i_1_n_0
    SLICE_X76Y87         LUT6 (Prop_lut6_I0_O)        0.331     4.828 r  minesweeper/td/image_addr3__17_carry_i_4/O
                         net (fo=1, routed)           0.000     4.828    minesweeper/td/image_addr3__17_carry_i_4_n_0
    SLICE_X76Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.204 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.000     5.204    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X76Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.361 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.305     5.667    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X75Y88         LUT3 (Prop_lut3_I0_O)        0.332     5.999 r  minesweeper/td/image_addr_i_13/O
                         net (fo=7, routed)           0.340     6.339    minesweeper/td/image_addr_i_13_n_0
    SLICE_X75Y87         LUT5 (Prop_lut5_I4_O)        0.124     6.463 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.563     7.026    minesweeper/td/image_addr_i_14_n_0
    SLICE_X77Y87         LUT4 (Prop_lut4_I1_O)        0.124     7.150 r  minesweeper/td/image_addr_i_6/O
                         net (fo=1, routed)           0.000     7.150    xvga1/image_addr_0[1]
    SLICE_X77Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.548 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.548    xvga1/image_addr_i_2_n_0
    SLICE_X77Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.770 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.608     8.378    minesweeper/td/A[11]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.016    12.394 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           0.660    13.054    minesweeper/td/image_addr__0[5]
    SLICE_X74Y87         LUT2 (Prop_lut2_I1_O)        0.124    13.178 r  minesweeper/td/image_addr_carry_i_4/O
                         net (fo=1, routed)           0.000    13.178    minesweeper/td/image_addr_carry_i_4_n_0
    SLICE_X74Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.711 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    13.711    minesweeper/td/image_addr_carry_n_0
    SLICE_X74Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.042 r  minesweeper/td/image_addr_carry__0/O[3]
                         net (fo=12, routed)          1.219    15.261    minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y19         RAMB36E1                                     r  minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         1.633    13.997    minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.556    
                         clock uncertainty           -0.130    14.426    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.749    13.677    minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.677    
                         arrival time                         -15.261    
  -------------------------------------------------------------------
                         slack                                 -1.584    

Slack (VIOLATED) :        -1.535ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/one_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.947ns  (logic 9.180ns (57.564%)  route 6.767ns (42.436%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 13.910 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         1.717    -0.823    xvga1/clk_out1
    SLICE_X79Y87         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y87         FDRE (Prop_fdre_C_Q)         0.419    -0.404 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.906     0.503    xvga1/vcount_out[0]
    SLICE_X78Y87         LUT3 (Prop_lut3_I1_O)        0.328     0.831 r  xvga1/i__carry__0_i_1__1/O
                         net (fo=4, routed)           0.726     1.557    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X78Y87         LUT4 (Prop_lut4_I3_O)        0.331     1.888 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.888    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X78Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.264 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.264    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X78Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.587 r  minesweeper/td/image_addr3_carry__1/O[1]
                         net (fo=20, routed)          1.062     3.649    minesweeper/td/image_addr3_carry__1_n_6
    SLICE_X76Y87         LUT4 (Prop_lut4_I1_O)        0.335     3.984 r  minesweeper/td/image_addr3__17_carry_i_1/O
                         net (fo=2, routed)           0.514     4.497    minesweeper/td/image_addr3__17_carry_i_1_n_0
    SLICE_X76Y87         LUT6 (Prop_lut6_I0_O)        0.331     4.828 r  minesweeper/td/image_addr3__17_carry_i_4/O
                         net (fo=1, routed)           0.000     4.828    minesweeper/td/image_addr3__17_carry_i_4_n_0
    SLICE_X76Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.204 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.000     5.204    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X76Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.361 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.305     5.667    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X75Y88         LUT3 (Prop_lut3_I0_O)        0.332     5.999 r  minesweeper/td/image_addr_i_13/O
                         net (fo=7, routed)           0.340     6.339    minesweeper/td/image_addr_i_13_n_0
    SLICE_X75Y87         LUT5 (Prop_lut5_I4_O)        0.124     6.463 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.563     7.026    minesweeper/td/image_addr_i_14_n_0
    SLICE_X77Y87         LUT4 (Prop_lut4_I1_O)        0.124     7.150 r  minesweeper/td/image_addr_i_6/O
                         net (fo=1, routed)           0.000     7.150    xvga1/image_addr_0[1]
    SLICE_X77Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.548 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.548    xvga1/image_addr_i_2_n_0
    SLICE_X77Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.770 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.608     8.378    minesweeper/td/A[11]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.016    12.394 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           0.660    13.054    minesweeper/td/image_addr__0[5]
    SLICE_X74Y87         LUT2 (Prop_lut2_I1_O)        0.124    13.178 r  minesweeper/td/image_addr_carry_i_4/O
                         net (fo=1, routed)           0.000    13.178    minesweeper/td/image_addr_carry_i_4_n_0
    SLICE_X74Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.711 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    13.711    minesweeper/td/image_addr_carry_n_0
    SLICE_X74Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.042 r  minesweeper/td/image_addr_carry__0/O[3]
                         net (fo=12, routed)          1.083    15.125    minesweeper/td/one_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y17         RAMB36E1                                     r  minesweeper/td/one_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         1.546    13.910    minesweeper/td/one_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  minesweeper/td/one_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.469    
                         clock uncertainty           -0.130    14.339    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.749    13.590    minesweeper/td/one_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.590    
                         arrival time                         -15.125    
  -------------------------------------------------------------------
                         slack                                 -1.535    

Slack (VIOLATED) :        -1.524ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.026ns  (logic 9.105ns (56.815%)  route 6.921ns (43.185%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 13.993 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         1.717    -0.823    xvga1/clk_out1
    SLICE_X79Y87         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y87         FDRE (Prop_fdre_C_Q)         0.419    -0.404 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.906     0.503    xvga1/vcount_out[0]
    SLICE_X78Y87         LUT3 (Prop_lut3_I1_O)        0.328     0.831 r  xvga1/i__carry__0_i_1__1/O
                         net (fo=4, routed)           0.726     1.557    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X78Y87         LUT4 (Prop_lut4_I3_O)        0.331     1.888 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.888    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X78Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.264 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.264    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X78Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.587 r  minesweeper/td/image_addr3_carry__1/O[1]
                         net (fo=20, routed)          1.062     3.649    minesweeper/td/image_addr3_carry__1_n_6
    SLICE_X76Y87         LUT4 (Prop_lut4_I1_O)        0.335     3.984 r  minesweeper/td/image_addr3__17_carry_i_1/O
                         net (fo=2, routed)           0.514     4.497    minesweeper/td/image_addr3__17_carry_i_1_n_0
    SLICE_X76Y87         LUT6 (Prop_lut6_I0_O)        0.331     4.828 r  minesweeper/td/image_addr3__17_carry_i_4/O
                         net (fo=1, routed)           0.000     4.828    minesweeper/td/image_addr3__17_carry_i_4_n_0
    SLICE_X76Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.204 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.000     5.204    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X76Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.361 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.305     5.667    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X75Y88         LUT3 (Prop_lut3_I0_O)        0.332     5.999 r  minesweeper/td/image_addr_i_13/O
                         net (fo=7, routed)           0.340     6.339    minesweeper/td/image_addr_i_13_n_0
    SLICE_X75Y87         LUT5 (Prop_lut5_I4_O)        0.124     6.463 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.563     7.026    minesweeper/td/image_addr_i_14_n_0
    SLICE_X77Y87         LUT4 (Prop_lut4_I1_O)        0.124     7.150 r  minesweeper/td/image_addr_i_6/O
                         net (fo=1, routed)           0.000     7.150    xvga1/image_addr_0[1]
    SLICE_X77Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.548 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.548    xvga1/image_addr_i_2_n_0
    SLICE_X77Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.770 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.608     8.378    minesweeper/td/A[11]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.016    12.394 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           0.660    13.054    minesweeper/td/image_addr__0[5]
    SLICE_X74Y87         LUT2 (Prop_lut2_I1_O)        0.124    13.178 r  minesweeper/td/image_addr_carry_i_4/O
                         net (fo=1, routed)           0.000    13.178    minesweeper/td/image_addr_carry_i_4_n_0
    SLICE_X74Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.711 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    13.711    minesweeper/td/image_addr_carry_n_0
    SLICE_X74Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    13.967 r  minesweeper/td/image_addr_carry__0/O[2]
                         net (fo=12, routed)          1.236    15.203    minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X3Y15         RAMB36E1                                     r  minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         1.629    13.993    minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.552    
                         clock uncertainty           -0.130    14.422    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.743    13.679    minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.679    
                         arrival time                         -15.203    
  -------------------------------------------------------------------
                         slack                                 -1.524    

Slack (VIOLATED) :        -1.518ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.025ns  (logic 9.068ns (56.586%)  route 6.957ns (43.414%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 13.993 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         1.717    -0.823    xvga1/clk_out1
    SLICE_X79Y87         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y87         FDRE (Prop_fdre_C_Q)         0.419    -0.404 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.906     0.503    xvga1/vcount_out[0]
    SLICE_X78Y87         LUT3 (Prop_lut3_I1_O)        0.328     0.831 r  xvga1/i__carry__0_i_1__1/O
                         net (fo=4, routed)           0.726     1.557    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X78Y87         LUT4 (Prop_lut4_I3_O)        0.331     1.888 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.888    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X78Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.264 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.264    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X78Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.587 r  minesweeper/td/image_addr3_carry__1/O[1]
                         net (fo=20, routed)          1.062     3.649    minesweeper/td/image_addr3_carry__1_n_6
    SLICE_X76Y87         LUT4 (Prop_lut4_I1_O)        0.335     3.984 r  minesweeper/td/image_addr3__17_carry_i_1/O
                         net (fo=2, routed)           0.514     4.497    minesweeper/td/image_addr3__17_carry_i_1_n_0
    SLICE_X76Y87         LUT6 (Prop_lut6_I0_O)        0.331     4.828 r  minesweeper/td/image_addr3__17_carry_i_4/O
                         net (fo=1, routed)           0.000     4.828    minesweeper/td/image_addr3__17_carry_i_4_n_0
    SLICE_X76Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.204 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.000     5.204    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X76Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.361 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.305     5.667    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X75Y88         LUT3 (Prop_lut3_I0_O)        0.332     5.999 r  minesweeper/td/image_addr_i_13/O
                         net (fo=7, routed)           0.340     6.339    minesweeper/td/image_addr_i_13_n_0
    SLICE_X75Y87         LUT5 (Prop_lut5_I4_O)        0.124     6.463 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.563     7.026    minesweeper/td/image_addr_i_14_n_0
    SLICE_X77Y87         LUT4 (Prop_lut4_I1_O)        0.124     7.150 r  minesweeper/td/image_addr_i_6/O
                         net (fo=1, routed)           0.000     7.150    xvga1/image_addr_0[1]
    SLICE_X77Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.548 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.548    xvga1/image_addr_i_2_n_0
    SLICE_X77Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.770 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.608     8.378    minesweeper/td/A[11]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.016    12.394 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           0.660    13.054    minesweeper/td/image_addr__0[5]
    SLICE_X74Y87         LUT2 (Prop_lut2_I1_O)        0.124    13.178 r  minesweeper/td/image_addr_carry_i_4/O
                         net (fo=1, routed)           0.000    13.178    minesweeper/td/image_addr_carry_i_4_n_0
    SLICE_X74Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.711 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    13.711    minesweeper/td/image_addr_carry_n_0
    SLICE_X74Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.930 r  minesweeper/td/image_addr_carry__0/O[0]
                         net (fo=11, routed)          1.272    15.202    minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X3Y15         RAMB36E1                                     r  minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         1.629    13.993    minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.552    
                         clock uncertainty           -0.130    14.422    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.737    13.685    minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.685    
                         arrival time                         -15.202    
  -------------------------------------------------------------------
                         slack                                 -1.518    

Slack (VIOLATED) :        -1.517ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.012ns  (logic 9.180ns (57.331%)  route 6.832ns (42.669%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 13.993 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         1.717    -0.823    xvga1/clk_out1
    SLICE_X79Y87         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y87         FDRE (Prop_fdre_C_Q)         0.419    -0.404 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.906     0.503    xvga1/vcount_out[0]
    SLICE_X78Y87         LUT3 (Prop_lut3_I1_O)        0.328     0.831 r  xvga1/i__carry__0_i_1__1/O
                         net (fo=4, routed)           0.726     1.557    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X78Y87         LUT4 (Prop_lut4_I3_O)        0.331     1.888 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.888    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X78Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.264 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.264    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X78Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.587 r  minesweeper/td/image_addr3_carry__1/O[1]
                         net (fo=20, routed)          1.062     3.649    minesweeper/td/image_addr3_carry__1_n_6
    SLICE_X76Y87         LUT4 (Prop_lut4_I1_O)        0.335     3.984 r  minesweeper/td/image_addr3__17_carry_i_1/O
                         net (fo=2, routed)           0.514     4.497    minesweeper/td/image_addr3__17_carry_i_1_n_0
    SLICE_X76Y87         LUT6 (Prop_lut6_I0_O)        0.331     4.828 r  minesweeper/td/image_addr3__17_carry_i_4/O
                         net (fo=1, routed)           0.000     4.828    minesweeper/td/image_addr3__17_carry_i_4_n_0
    SLICE_X76Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.204 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.000     5.204    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X76Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.361 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.305     5.667    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X75Y88         LUT3 (Prop_lut3_I0_O)        0.332     5.999 r  minesweeper/td/image_addr_i_13/O
                         net (fo=7, routed)           0.340     6.339    minesweeper/td/image_addr_i_13_n_0
    SLICE_X75Y87         LUT5 (Prop_lut5_I4_O)        0.124     6.463 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.563     7.026    minesweeper/td/image_addr_i_14_n_0
    SLICE_X77Y87         LUT4 (Prop_lut4_I1_O)        0.124     7.150 r  minesweeper/td/image_addr_i_6/O
                         net (fo=1, routed)           0.000     7.150    xvga1/image_addr_0[1]
    SLICE_X77Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.548 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.548    xvga1/image_addr_i_2_n_0
    SLICE_X77Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.770 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.608     8.378    minesweeper/td/A[11]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.016    12.394 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           0.660    13.054    minesweeper/td/image_addr__0[5]
    SLICE_X74Y87         LUT2 (Prop_lut2_I1_O)        0.124    13.178 r  minesweeper/td/image_addr_carry_i_4/O
                         net (fo=1, routed)           0.000    13.178    minesweeper/td/image_addr_carry_i_4_n_0
    SLICE_X74Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.711 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    13.711    minesweeper/td/image_addr_carry_n_0
    SLICE_X74Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.042 r  minesweeper/td/image_addr_carry__0/O[3]
                         net (fo=12, routed)          1.147    15.190    minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X3Y15         RAMB36E1                                     r  minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         1.629    13.993    minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.552    
                         clock uncertainty           -0.130    14.422    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.749    13.673    minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.673    
                         arrival time                         -15.190    
  -------------------------------------------------------------------
                         slack                                 -1.517    

Slack (VIOLATED) :        -1.514ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.022ns  (logic 9.180ns (57.296%)  route 6.842ns (42.704%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 14.005 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         1.717    -0.823    xvga1/clk_out1
    SLICE_X79Y87         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y87         FDRE (Prop_fdre_C_Q)         0.419    -0.404 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.906     0.503    xvga1/vcount_out[0]
    SLICE_X78Y87         LUT3 (Prop_lut3_I1_O)        0.328     0.831 r  xvga1/i__carry__0_i_1__1/O
                         net (fo=4, routed)           0.726     1.557    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X78Y87         LUT4 (Prop_lut4_I3_O)        0.331     1.888 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.888    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X78Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.264 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.264    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X78Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.587 r  minesweeper/td/image_addr3_carry__1/O[1]
                         net (fo=20, routed)          1.062     3.649    minesweeper/td/image_addr3_carry__1_n_6
    SLICE_X76Y87         LUT4 (Prop_lut4_I1_O)        0.335     3.984 r  minesweeper/td/image_addr3__17_carry_i_1/O
                         net (fo=2, routed)           0.514     4.497    minesweeper/td/image_addr3__17_carry_i_1_n_0
    SLICE_X76Y87         LUT6 (Prop_lut6_I0_O)        0.331     4.828 r  minesweeper/td/image_addr3__17_carry_i_4/O
                         net (fo=1, routed)           0.000     4.828    minesweeper/td/image_addr3__17_carry_i_4_n_0
    SLICE_X76Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.204 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.000     5.204    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X76Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.361 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.305     5.667    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X75Y88         LUT3 (Prop_lut3_I0_O)        0.332     5.999 r  minesweeper/td/image_addr_i_13/O
                         net (fo=7, routed)           0.340     6.339    minesweeper/td/image_addr_i_13_n_0
    SLICE_X75Y87         LUT5 (Prop_lut5_I4_O)        0.124     6.463 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.563     7.026    minesweeper/td/image_addr_i_14_n_0
    SLICE_X77Y87         LUT4 (Prop_lut4_I1_O)        0.124     7.150 r  minesweeper/td/image_addr_i_6/O
                         net (fo=1, routed)           0.000     7.150    xvga1/image_addr_0[1]
    SLICE_X77Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.548 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.548    xvga1/image_addr_i_2_n_0
    SLICE_X77Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.770 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.608     8.378    minesweeper/td/A[11]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.016    12.394 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           0.660    13.054    minesweeper/td/image_addr__0[5]
    SLICE_X74Y87         LUT2 (Prop_lut2_I1_O)        0.124    13.178 r  minesweeper/td/image_addr_carry_i_4/O
                         net (fo=1, routed)           0.000    13.178    minesweeper/td/image_addr_carry_i_4_n_0
    SLICE_X74Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.711 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    13.711    minesweeper/td/image_addr_carry_n_0
    SLICE_X74Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.042 r  minesweeper/td/image_addr_carry__0/O[3]
                         net (fo=12, routed)          1.157    15.199    minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X3Y19         RAMB36E1                                     r  minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         1.641    14.005    minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y19         RAMB36E1                                     r  minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.564    
                         clock uncertainty           -0.130    14.434    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.749    13.685    minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.685    
                         arrival time                         -15.199    
  -------------------------------------------------------------------
                         slack                                 -1.514    

Slack (VIOLATED) :        -1.511ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/one_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.929ns  (logic 9.105ns (57.159%)  route 6.824ns (42.841%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 13.910 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         1.717    -0.823    xvga1/clk_out1
    SLICE_X79Y87         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y87         FDRE (Prop_fdre_C_Q)         0.419    -0.404 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.906     0.503    xvga1/vcount_out[0]
    SLICE_X78Y87         LUT3 (Prop_lut3_I1_O)        0.328     0.831 r  xvga1/i__carry__0_i_1__1/O
                         net (fo=4, routed)           0.726     1.557    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X78Y87         LUT4 (Prop_lut4_I3_O)        0.331     1.888 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.888    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X78Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.264 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.264    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X78Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.587 r  minesweeper/td/image_addr3_carry__1/O[1]
                         net (fo=20, routed)          1.062     3.649    minesweeper/td/image_addr3_carry__1_n_6
    SLICE_X76Y87         LUT4 (Prop_lut4_I1_O)        0.335     3.984 r  minesweeper/td/image_addr3__17_carry_i_1/O
                         net (fo=2, routed)           0.514     4.497    minesweeper/td/image_addr3__17_carry_i_1_n_0
    SLICE_X76Y87         LUT6 (Prop_lut6_I0_O)        0.331     4.828 r  minesweeper/td/image_addr3__17_carry_i_4/O
                         net (fo=1, routed)           0.000     4.828    minesweeper/td/image_addr3__17_carry_i_4_n_0
    SLICE_X76Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.204 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.000     5.204    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X76Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.361 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.305     5.667    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X75Y88         LUT3 (Prop_lut3_I0_O)        0.332     5.999 r  minesweeper/td/image_addr_i_13/O
                         net (fo=7, routed)           0.340     6.339    minesweeper/td/image_addr_i_13_n_0
    SLICE_X75Y87         LUT5 (Prop_lut5_I4_O)        0.124     6.463 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.563     7.026    minesweeper/td/image_addr_i_14_n_0
    SLICE_X77Y87         LUT4 (Prop_lut4_I1_O)        0.124     7.150 r  minesweeper/td/image_addr_i_6/O
                         net (fo=1, routed)           0.000     7.150    xvga1/image_addr_0[1]
    SLICE_X77Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.548 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.548    xvga1/image_addr_i_2_n_0
    SLICE_X77Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.770 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.608     8.378    minesweeper/td/A[11]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.016    12.394 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           0.660    13.054    minesweeper/td/image_addr__0[5]
    SLICE_X74Y87         LUT2 (Prop_lut2_I1_O)        0.124    13.178 r  minesweeper/td/image_addr_carry_i_4/O
                         net (fo=1, routed)           0.000    13.178    minesweeper/td/image_addr_carry_i_4_n_0
    SLICE_X74Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.711 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    13.711    minesweeper/td/image_addr_carry_n_0
    SLICE_X74Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    13.967 r  minesweeper/td/image_addr_carry__0/O[2]
                         net (fo=12, routed)          1.139    15.106    minesweeper/td/one_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y17         RAMB36E1                                     r  minesweeper/td/one_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         1.546    13.910    minesweeper/td/one_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  minesweeper/td/one_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.469    
                         clock uncertainty           -0.130    14.339    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.743    13.596    minesweeper/td/one_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.596    
                         arrival time                         -15.106    
  -------------------------------------------------------------------
                         slack                                 -1.511    

Slack (VIOLATED) :        -1.485ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.981ns  (logic 9.172ns (57.392%)  route 6.809ns (42.608%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 13.993 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         1.717    -0.823    xvga1/clk_out1
    SLICE_X79Y87         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y87         FDRE (Prop_fdre_C_Q)         0.419    -0.404 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.906     0.503    xvga1/vcount_out[0]
    SLICE_X78Y87         LUT3 (Prop_lut3_I1_O)        0.328     0.831 r  xvga1/i__carry__0_i_1__1/O
                         net (fo=4, routed)           0.726     1.557    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X78Y87         LUT4 (Prop_lut4_I3_O)        0.331     1.888 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.888    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X78Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.264 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.264    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X78Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.587 r  minesweeper/td/image_addr3_carry__1/O[1]
                         net (fo=20, routed)          1.062     3.649    minesweeper/td/image_addr3_carry__1_n_6
    SLICE_X76Y87         LUT4 (Prop_lut4_I1_O)        0.335     3.984 r  minesweeper/td/image_addr3__17_carry_i_1/O
                         net (fo=2, routed)           0.514     4.497    minesweeper/td/image_addr3__17_carry_i_1_n_0
    SLICE_X76Y87         LUT6 (Prop_lut6_I0_O)        0.331     4.828 r  minesweeper/td/image_addr3__17_carry_i_4/O
                         net (fo=1, routed)           0.000     4.828    minesweeper/td/image_addr3__17_carry_i_4_n_0
    SLICE_X76Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.204 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.000     5.204    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X76Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.361 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.305     5.667    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X75Y88         LUT3 (Prop_lut3_I0_O)        0.332     5.999 r  minesweeper/td/image_addr_i_13/O
                         net (fo=7, routed)           0.340     6.339    minesweeper/td/image_addr_i_13_n_0
    SLICE_X75Y87         LUT5 (Prop_lut5_I4_O)        0.124     6.463 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.563     7.026    minesweeper/td/image_addr_i_14_n_0
    SLICE_X77Y87         LUT4 (Prop_lut4_I1_O)        0.124     7.150 r  minesweeper/td/image_addr_i_6/O
                         net (fo=1, routed)           0.000     7.150    xvga1/image_addr_0[1]
    SLICE_X77Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.548 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.548    xvga1/image_addr_i_2_n_0
    SLICE_X77Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.770 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.608     8.378    minesweeper/td/A[11]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.016    12.394 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           0.660    13.054    minesweeper/td/image_addr__0[5]
    SLICE_X74Y87         LUT2 (Prop_lut2_I1_O)        0.124    13.178 r  minesweeper/td/image_addr_carry_i_4/O
                         net (fo=1, routed)           0.000    13.178    minesweeper/td/image_addr_carry_i_4_n_0
    SLICE_X74Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.711 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    13.711    minesweeper/td/image_addr_carry_n_0
    SLICE_X74Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.034 r  minesweeper/td/image_addr_carry__0/O[1]
                         net (fo=11, routed)          1.124    15.159    minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X3Y15         RAMB36E1                                     r  minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         1.629    13.993    minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.552    
                         clock uncertainty           -0.130    14.422    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.748    13.674    minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.674    
                         arrival time                         -15.159    
  -------------------------------------------------------------------
                         slack                                 -1.485    

Slack (VIOLATED) :        -1.478ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.987ns  (logic 9.172ns (57.372%)  route 6.815ns (42.628%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 14.005 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         1.717    -0.823    xvga1/clk_out1
    SLICE_X79Y87         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y87         FDRE (Prop_fdre_C_Q)         0.419    -0.404 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.906     0.503    xvga1/vcount_out[0]
    SLICE_X78Y87         LUT3 (Prop_lut3_I1_O)        0.328     0.831 r  xvga1/i__carry__0_i_1__1/O
                         net (fo=4, routed)           0.726     1.557    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X78Y87         LUT4 (Prop_lut4_I3_O)        0.331     1.888 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.888    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X78Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.264 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.264    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X78Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.587 r  minesweeper/td/image_addr3_carry__1/O[1]
                         net (fo=20, routed)          1.062     3.649    minesweeper/td/image_addr3_carry__1_n_6
    SLICE_X76Y87         LUT4 (Prop_lut4_I1_O)        0.335     3.984 r  minesweeper/td/image_addr3__17_carry_i_1/O
                         net (fo=2, routed)           0.514     4.497    minesweeper/td/image_addr3__17_carry_i_1_n_0
    SLICE_X76Y87         LUT6 (Prop_lut6_I0_O)        0.331     4.828 r  minesweeper/td/image_addr3__17_carry_i_4/O
                         net (fo=1, routed)           0.000     4.828    minesweeper/td/image_addr3__17_carry_i_4_n_0
    SLICE_X76Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.204 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.000     5.204    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X76Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.361 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.305     5.667    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X75Y88         LUT3 (Prop_lut3_I0_O)        0.332     5.999 r  minesweeper/td/image_addr_i_13/O
                         net (fo=7, routed)           0.340     6.339    minesweeper/td/image_addr_i_13_n_0
    SLICE_X75Y87         LUT5 (Prop_lut5_I4_O)        0.124     6.463 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.563     7.026    minesweeper/td/image_addr_i_14_n_0
    SLICE_X77Y87         LUT4 (Prop_lut4_I1_O)        0.124     7.150 r  minesweeper/td/image_addr_i_6/O
                         net (fo=1, routed)           0.000     7.150    xvga1/image_addr_0[1]
    SLICE_X77Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.548 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.548    xvga1/image_addr_i_2_n_0
    SLICE_X77Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.770 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.608     8.378    minesweeper/td/A[11]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.016    12.394 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           0.660    13.054    minesweeper/td/image_addr__0[5]
    SLICE_X74Y87         LUT2 (Prop_lut2_I1_O)        0.124    13.178 r  minesweeper/td/image_addr_carry_i_4/O
                         net (fo=1, routed)           0.000    13.178    minesweeper/td/image_addr_carry_i_4_n_0
    SLICE_X74Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.711 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    13.711    minesweeper/td/image_addr_carry_n_0
    SLICE_X74Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.034 r  minesweeper/td/image_addr_carry__0/O[1]
                         net (fo=11, routed)          1.130    15.164    minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X3Y19         RAMB36E1                                     r  minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         1.641    14.005    minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y19         RAMB36E1                                     r  minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.564    
                         clock uncertainty           -0.130    14.434    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.748    13.686    minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.686    
                         arrival time                         -15.164    
  -------------------------------------------------------------------
                         slack                                 -1.478    

Slack (VIOLATED) :        -1.470ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/one_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.894ns  (logic 9.068ns (57.051%)  route 6.826ns (42.949%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 13.910 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         1.717    -0.823    xvga1/clk_out1
    SLICE_X79Y87         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y87         FDRE (Prop_fdre_C_Q)         0.419    -0.404 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.906     0.503    xvga1/vcount_out[0]
    SLICE_X78Y87         LUT3 (Prop_lut3_I1_O)        0.328     0.831 r  xvga1/i__carry__0_i_1__1/O
                         net (fo=4, routed)           0.726     1.557    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X78Y87         LUT4 (Prop_lut4_I3_O)        0.331     1.888 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.888    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X78Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.264 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.264    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X78Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.587 r  minesweeper/td/image_addr3_carry__1/O[1]
                         net (fo=20, routed)          1.062     3.649    minesweeper/td/image_addr3_carry__1_n_6
    SLICE_X76Y87         LUT4 (Prop_lut4_I1_O)        0.335     3.984 r  minesweeper/td/image_addr3__17_carry_i_1/O
                         net (fo=2, routed)           0.514     4.497    minesweeper/td/image_addr3__17_carry_i_1_n_0
    SLICE_X76Y87         LUT6 (Prop_lut6_I0_O)        0.331     4.828 r  minesweeper/td/image_addr3__17_carry_i_4/O
                         net (fo=1, routed)           0.000     4.828    minesweeper/td/image_addr3__17_carry_i_4_n_0
    SLICE_X76Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.204 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.000     5.204    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X76Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.361 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.305     5.667    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X75Y88         LUT3 (Prop_lut3_I0_O)        0.332     5.999 r  minesweeper/td/image_addr_i_13/O
                         net (fo=7, routed)           0.340     6.339    minesweeper/td/image_addr_i_13_n_0
    SLICE_X75Y87         LUT5 (Prop_lut5_I4_O)        0.124     6.463 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.563     7.026    minesweeper/td/image_addr_i_14_n_0
    SLICE_X77Y87         LUT4 (Prop_lut4_I1_O)        0.124     7.150 r  minesweeper/td/image_addr_i_6/O
                         net (fo=1, routed)           0.000     7.150    xvga1/image_addr_0[1]
    SLICE_X77Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.548 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.548    xvga1/image_addr_i_2_n_0
    SLICE_X77Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.770 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.608     8.378    minesweeper/td/A[11]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.016    12.394 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           0.660    13.054    minesweeper/td/image_addr__0[5]
    SLICE_X74Y87         LUT2 (Prop_lut2_I1_O)        0.124    13.178 r  minesweeper/td/image_addr_carry_i_4/O
                         net (fo=1, routed)           0.000    13.178    minesweeper/td/image_addr_carry_i_4_n_0
    SLICE_X74Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.711 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    13.711    minesweeper/td/image_addr_carry_n_0
    SLICE_X74Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.930 r  minesweeper/td/image_addr_carry__0/O[0]
                         net (fo=11, routed)          1.142    15.072    minesweeper/td/one_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y17         RAMB36E1                                     r  minesweeper/td/one_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         1.546    13.910    minesweeper/td/one_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  minesweeper/td/one_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.469    
                         clock uncertainty           -0.130    14.339    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.737    13.602    minesweeper/td/one_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.602    
                         arrival time                         -15.072    
  -------------------------------------------------------------------
                         slack                                 -1.470    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 minesweeper/hcount_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mouse_renderer/x_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.288ns (69.446%)  route 0.127ns (30.554%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         0.569    -0.595    minesweeper/clk_out1
    SLICE_X70Y99         FDRE                                         r  minesweeper/hcount_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  minesweeper/hcount_reg[0][0]/Q
                         net (fo=2, routed)           0.127    -0.305    minesweeper/ms_hcount[0]
    SLICE_X71Y101        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.181 r  minesweeper/x_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.181    mouse_renderer/x_reg[3]_0[1]
    SLICE_X71Y101        FDRE                                         r  mouse_renderer/x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         0.835    -0.838    mouse_renderer/clk_out1
    SLICE_X71Y101        FDRE                                         r  mouse_renderer/x_reg[1]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X71Y101        FDRE (Hold_fdre_C_D)         0.105    -0.224    mouse_renderer/x_reg[1]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 minesweeper/hcount_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mouse_renderer/x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.291ns (69.665%)  route 0.127ns (30.335%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         0.569    -0.595    minesweeper/clk_out1
    SLICE_X70Y99         FDRE                                         r  minesweeper/hcount_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  minesweeper/hcount_reg[0][2]/Q
                         net (fo=2, routed)           0.127    -0.305    minesweeper/ms_hcount[2]
    SLICE_X71Y101        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.178 r  minesweeper/x_reg[3]_i_1/O[3]
                         net (fo=2, routed)           0.000    -0.178    mouse_renderer/x_reg[3]_0[3]
    SLICE_X71Y101        FDRE                                         r  mouse_renderer/x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         0.835    -0.838    mouse_renderer/clk_out1
    SLICE_X71Y101        FDRE                                         r  mouse_renderer/x_reg[3]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X71Y101        FDRE (Hold_fdre_C_D)         0.102    -0.227    mouse_renderer/x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 minesweeper/hcount_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mouse_renderer/x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.279ns (64.627%)  route 0.153ns (35.373%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         0.569    -0.595    minesweeper/clk_out1
    SLICE_X70Y99         FDRE                                         r  minesweeper/hcount_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  minesweeper/hcount_reg[0][0]/Q
                         net (fo=2, routed)           0.153    -0.279    minesweeper/ms_hcount[0]
    SLICE_X71Y101        LUT2 (Prop_lut2_I0_O)        0.045    -0.234 r  minesweeper/x[3]_i_5/O
                         net (fo=1, routed)           0.000    -0.234    minesweeper/x[3]_i_5_n_0
    SLICE_X71Y101        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.164 r  minesweeper/x_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.164    mouse_renderer/x_reg[3]_0[0]
    SLICE_X71Y101        FDRE                                         r  mouse_renderer/x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         0.835    -0.838    mouse_renderer/clk_out1
    SLICE_X71Y101        FDRE                                         r  mouse_renderer/x_reg[0]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X71Y101        FDRE (Hold_fdre_C_D)         0.105    -0.224    mouse_renderer/x_reg[0]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 minesweeper/hcount_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mouse_renderer/x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.321ns (71.698%)  route 0.127ns (28.302%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         0.569    -0.595    minesweeper/clk_out1
    SLICE_X70Y99         FDRE                                         r  minesweeper/hcount_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  minesweeper/hcount_reg[0][0]/Q
                         net (fo=2, routed)           0.127    -0.305    minesweeper/ms_hcount[0]
    SLICE_X71Y101        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.157    -0.148 r  minesweeper/x_reg[3]_i_1/O[2]
                         net (fo=2, routed)           0.000    -0.148    mouse_renderer/x_reg[3]_0[2]
    SLICE_X71Y101        FDRE                                         r  mouse_renderer/x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         0.835    -0.838    mouse_renderer/clk_out1
    SLICE_X71Y101        FDRE                                         r  mouse_renderer/x_reg[2]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X71Y101        FDRE (Hold_fdre_C_D)         0.102    -0.227    mouse_renderer/x_reg[2]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 xvga1/hsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mouse_renderer/hsync_reg[0]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.473%)  route 0.133ns (48.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         0.596    -0.568    xvga1/clk_out1
    SLICE_X72Y97         FDRE                                         r  xvga1/hsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  xvga1/hsync_out_reg/Q
                         net (fo=2, routed)           0.133    -0.294    mouse_renderer/hsync
    SLICE_X76Y97         SRL16E                                       r  mouse_renderer/hsync_reg[0]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         0.871    -0.802    mouse_renderer/clk_out1
    SLICE_X76Y97         SRL16E                                       r  mouse_renderer/hsync_reg[0]_srl8/CLK
                         clock pessimism              0.275    -0.527    
    SLICE_X76Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.410    mouse_renderer/hsync_reg[0]_srl8
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 minesweeper/vcount_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mouse_renderer/y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.275ns (54.236%)  route 0.232ns (45.764%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         0.598    -0.566    minesweeper/clk_out1
    SLICE_X76Y99         FDRE                                         r  minesweeper/vcount_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  minesweeper/vcount_reg[0][2]/Q
                         net (fo=2, routed)           0.232    -0.170    minesweeper/ms_vcount[2]
    SLICE_X73Y102        LUT2 (Prop_lut2_I0_O)        0.045    -0.125 r  minesweeper/y[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.125    minesweeper/y[3]_i_3_n_0
    SLICE_X73Y102        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.059 r  minesweeper/y_reg[3]_i_1/O[2]
                         net (fo=2, routed)           0.000    -0.059    mouse_renderer/D[2]
    SLICE_X73Y102        FDRE                                         r  mouse_renderer/y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         0.862    -0.811    mouse_renderer/clk_out1
    SLICE_X73Y102        FDRE                                         r  mouse_renderer/y_reg[2]/C
                         clock pessimism              0.509    -0.302    
    SLICE_X73Y102        FDRE (Hold_fdre_C_D)         0.102    -0.200    mouse_renderer/y_reg[2]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 MouseCtl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/mouse_right_edge_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         0.559    -0.605    MouseCtl/clk_out1
    SLICE_X64Y112        FDRE                                         r  MouseCtl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  MouseCtl/right_reg/Q
                         net (fo=2, routed)           0.086    -0.378    MouseCtl/led_OBUF[0]
    SLICE_X65Y112        LUT2 (Prop_lut2_I0_O)        0.045    -0.333 r  MouseCtl/mouse_right_edge_i_1/O
                         net (fo=1, routed)           0.000    -0.333    minesweeper/mouse_right_edge0
    SLICE_X65Y112        FDRE                                         r  minesweeper/mouse_right_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         0.830    -0.843    minesweeper/clk_out1
    SLICE_X65Y112        FDRE                                         r  minesweeper/mouse_right_edge_reg/C
                         clock pessimism              0.251    -0.592    
    SLICE_X65Y112        FDRE (Hold_fdre_C_D)         0.091    -0.501    minesweeper/mouse_right_edge_reg
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 minesweeper/vcount_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mouse_renderer/y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.331ns (61.980%)  route 0.203ns (38.020%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         0.598    -0.566    minesweeper/clk_out1
    SLICE_X76Y99         FDRE                                         r  minesweeper/vcount_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  minesweeper/vcount_reg[0][1]/Q
                         net (fo=2, routed)           0.203    -0.199    minesweeper/ms_vcount[1]
    SLICE_X73Y102        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.167    -0.032 r  minesweeper/y_reg[3]_i_1/O[3]
                         net (fo=2, routed)           0.000    -0.032    mouse_renderer/D[3]
    SLICE_X73Y102        FDRE                                         r  mouse_renderer/y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         0.862    -0.811    mouse_renderer/clk_out1
    SLICE_X73Y102        FDRE                                         r  mouse_renderer/y_reg[3]/C
                         clock pessimism              0.509    -0.302    
    SLICE_X73Y102        FDRE (Hold_fdre_C_D)         0.102    -0.200    mouse_renderer/y_reg[3]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 minesweeper/vcount_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mouse_renderer/y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.331ns (61.634%)  route 0.206ns (38.366%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         0.598    -0.566    minesweeper/clk_out1
    SLICE_X76Y99         FDRE                                         r  minesweeper/vcount_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  minesweeper/vcount_reg[0][3]/Q
                         net (fo=2, routed)           0.206    -0.196    minesweeper/ms_vcount[3]
    SLICE_X73Y102        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.083 r  minesweeper/y_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.083    minesweeper/y_reg[3]_i_1_n_0
    SLICE_X73Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.029 r  minesweeper/y_reg[4]_i_1/O[0]
                         net (fo=2, routed)           0.000    -0.029    mouse_renderer/D[4]
    SLICE_X73Y103        FDRE                                         r  mouse_renderer/y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         0.860    -0.812    mouse_renderer/clk_out1
    SLICE_X73Y103        FDRE                                         r  mouse_renderer/y_reg[4]/C
                         clock pessimism              0.509    -0.303    
    SLICE_X73Y103        FDRE (Hold_fdre_C_D)         0.102    -0.201    mouse_renderer/y_reg[4]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 minesweeper/td/pixel_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mouse_renderer/pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         0.560    -0.604    minesweeper/td/clk_out1
    SLICE_X67Y110        FDRE                                         r  minesweeper/td/pixel_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  minesweeper/td/pixel_out_reg[5]/Q
                         net (fo=1, routed)           0.116    -0.347    mouse_renderer/pixel_reg[11]_0[5]
    SLICE_X67Y112        FDRE                                         r  mouse_renderer/pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         0.830    -0.843    mouse_renderer/clk_out1
    SLICE_X67Y112        FDRE                                         r  mouse_renderer/pixel_reg[5]/C
                         clock pessimism              0.253    -0.590    
    SLICE_X67Y112        FDRE (Hold_fdre_C_D)         0.070    -0.520    mouse_renderer/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y48     minesweeper/td/bomb_rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y48     minesweeper/td/bomb_rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y47     minesweeper/td/three_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y47     minesweeper/td/three_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X3Y48     minesweeper/td/zero_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X3Y48     minesweeper/td/zero_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y18     minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y18     minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X3Y15     minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X3Y15     minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X76Y99     minesweeper/vcount_reg[1][0]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X76Y99     minesweeper/vcount_reg[1][1]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X76Y99     minesweeper/vcount_reg[1][2]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X76Y99     minesweeper/vcount_reg[1][3]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X76Y99     minesweeper/vcount_reg[1][4]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X76Y99     minesweeper/vcount_reg[1][5]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X76Y99     minesweeper/vcount_reg[1][6]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X76Y99     minesweeper/vcount_reg[1][7]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X76Y97     mouse_renderer/hsync_reg[0]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y99     minesweeper/hcount_reg[1][0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X76Y99     minesweeper/vcount_reg[1][0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X76Y99     minesweeper/vcount_reg[1][0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X76Y99     minesweeper/vcount_reg[1][1]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X76Y99     minesweeper/vcount_reg[1][1]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X76Y99     minesweeper/vcount_reg[1][2]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X76Y99     minesweeper/vcount_reg[1][2]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X76Y99     minesweeper/vcount_reg[1][3]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X76Y99     minesweeper/vcount_reg[1][3]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X76Y99     minesweeper/vcount_reg[1][4]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X76Y99     minesweeper/vcount_reg[1][4]_srl5/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clkdivider/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT



