# Info: [9569]: Logging project transcript to file D:/CAD/cad_lib/ps/Memory_stage_Structure/Memory_stage_Structure_impl_1/precision.log
# Info: [9569]: Logging suppressed messages transcript to file D:/CAD/cad_lib/ps/Memory_stage_Structure/Memory_stage_Structure_impl_1/precision.log.suppressed
# Info: [9552]: Activated implementation Memory_stage_Structure_impl_1 in project D:/CAD/cad_lib/ps/Memory_stage_Structure/Memory_stage_Structure.psp.
new_impl -name Memory_stage_Structure_impl_1
# Info: [15300]: Setting up the design to use synthesis library "xis6.syn"
# Info: [580]: The global max fanout is currently set to 10000 for Xilinx - SPARTAN6.
# Info: [15326]: Setting Part to: "6SLX16CSG324".
# Info: [15327]: Setting Process to: "3".
# Info: [7512]: The place and route tool for current technology is ISE.
# Info: [3022]: Reading file: C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/techlibs/xis6.syn.
# Info: [639]: Loading library initialization file C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2018a.17
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2018a.17
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/hdl/RV32I_pkg.vhd" ...
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/hdl/Memory_stage_entity.vhd" ...
# Error: [43094]: "D:/CAD/cad_lib/hdl/Memory_stage_entity.vhd", line 35: Design Unit Reg not found in logical library work.
# Error: [40008]: HDL analysis failed.
# Info: HDL Designer Synthesis run finished
source D:/CAD/cad_lib/ps/Memory_stage_Structure/hds/precision.tcl
# COMMAND: add_input_file {../../hdl/Alu_control_entity.vhd ../../hdl/ALU_entity.vhd ../../hdl/Alu_op_pkg.vhd ../../hdl/Arbiter_entity.vhd ../../hdl/Compare_entity.vhd ../../hdl/Counter_entity.vhd ../../hdl/Counter4_entity.vhd ../../hdl/De_Control_entity.vhd ../../hdl/decoder_entity.vhd ../../hdl/Decoder_stage_entity.vhd ../../hdl/Ex_controller_entity.vhd ../../hdl/Execute_stage_entity.vhd ../../hdl/Fetch_entity.vhd ../../hdl/Fetch_new_entity.vhd ../../hdl/Fun_reg_entity.vhd ../../hdl/Increment_entity.vhd ../../hdl/Me_controller_entity.vhd ../../hdl/Memory_entity.vhd ../../hdl/Memory_stage_entity.vhd ../../hdl/Mux2_entity.vhd ../../hdl/Mux3_entity.vhd ../../hdl/Mux4_entity.vhd ../../hdl/Reg_entity.vhd ../../hdl/RV32I_pkg.vhd ../../hdl/Test_bench_alu_entity.vhd ../../hdl/Test_bench_Arbiter_entity.vhd ../../hdl/Test_bench_decoder_entity.vhd ../../hdl/Test_bench_Des_entity.vhd ../../hdl/Test_bench_entity.vhd ../../hdl/Test_bench_execute_entity.vhd ../../hdl/Test_bench_memory_entity.vhd ../../hdl/Test_bench_Write_entity.vhd ../../hdl/We_controller_entity.vhd ../../hdl/Write_stage_entity.vhd}
# Warning: [15239]: Input file D:/CAD/cad_lib/hdl/Memory_stage_entity.vhd already exists in the list. Command options ignored.
# Warning: [15239]: Input file D:/CAD/cad_lib/hdl/RV32I_pkg.vhd already exists in the list. Command options ignored.
add_input_file {../../hdl/Alu_control_entity.vhd ../../hdl/ALU_entity.vhd ../../hdl/Alu_op_pkg.vhd ../../hdl/Arbiter_entity.vhd ../../hdl/Compare_entity.vhd ../../hdl/Counter_entity.vhd ../../hdl/Counter4_entity.vhd ../../hdl/De_Control_entity.vhd ../../hdl/decoder_entity.vhd ../../hdl/Decoder_stage_entity.vhd ../../hdl/Ex_controller_entity.vhd ../../hdl/Execute_stage_entity.vhd ../../hdl/Fetch_entity.vhd ../../hdl/Fetch_new_entity.vhd ../../hdl/Fun_reg_entity.vhd ../../hdl/Increment_entity.vhd ../../hdl/Me_controller_entity.vhd ../../hdl/Memory_entity.vhd ../../hdl/Memory_stage_entity.vhd ../../hdl/Mux2_entity.vhd ../../hdl/Mux3_entity.vhd ../../hdl/Mux4_entity.vhd ../../hdl/Reg_entity.vhd ../../hdl/RV32I_pkg.vhd ../../hdl/Test_bench_alu_entity.vhd ../../hdl/Test_bench_Arbiter_entity.vhd ../../hdl/Test_bench_decoder_entity.vhd ../../hdl/Test_bench_Des_entity.vhd ../../hdl/Test_bench_entity.vhd ../../hdl/Test_bench_execute_entity.vhd ../../hdl/Test_bench_memory_entity.vhd ../../hdl/Test_bench_Write_entity.vhd ../../hdl/We_controller_entity.vhd ../../hdl/Write_stage_entity.vhd}
# COMMAND: compile
# Info: [639]: Loading library initialization file C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2018a.17
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2018a.17
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/hdl/RV32I_pkg.vhd" ...
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/ps/Memory_stage_Structure/../../hdl/Alu_op_pkg.vhd" ...
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/ps/Memory_stage_Structure/../../hdl/ALU_entity.vhd" ...
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/ps/Memory_stage_Structure/../../hdl/Alu_control_entity.vhd" ...
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/ps/Memory_stage_Structure/../../hdl/Arbiter_entity.vhd" ...
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/ps/Memory_stage_Structure/../../hdl/Compare_entity.vhd" ...
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/ps/Memory_stage_Structure/../../hdl/De_Control_entity.vhd" ...
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/ps/Memory_stage_Structure/../../hdl/decoder_entity.vhd" ...
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/ps/Memory_stage_Structure/../../hdl/Ex_controller_entity.vhd" ...
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/ps/Memory_stage_Structure/../../hdl/Fetch_entity.vhd" ...
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/ps/Memory_stage_Structure/../../hdl/Fun_reg_entity.vhd" ...
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/ps/Memory_stage_Structure/../../hdl/Increment_entity.vhd" ...
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/ps/Memory_stage_Structure/../../hdl/Me_controller_entity.vhd" ...
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/ps/Memory_stage_Structure/../../hdl/Memory_entity.vhd" ...
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/ps/Memory_stage_Structure/../../hdl/Mux2_entity.vhd" ...
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/ps/Memory_stage_Structure/../../hdl/Decoder_stage_entity.vhd" ...
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/ps/Memory_stage_Structure/../../hdl/Mux3_entity.vhd" ...
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/ps/Memory_stage_Structure/../../hdl/Mux4_entity.vhd" ...
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/ps/Memory_stage_Structure/../../hdl/Reg_entity.vhd" ...
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/ps/Memory_stage_Structure/../../hdl/Fetch_new_entity.vhd" ...
# Warning: [43642]: "D:/CAD/cad_lib/ps/Memory_stage_Structure/../../hdl/Fetch_new_entity.vhd", line 14: Design unit FETCH_NEW is already present in library work. Overwriting old definition of this design unit.
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/ps/Memory_stage_Structure/../../hdl/Execute_stage_entity.vhd" ...
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/ps/Memory_stage_Structure/../../hdl/Counter_entity.vhd" ...
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/ps/Memory_stage_Structure/../../hdl/Counter4_entity.vhd" ...
# Warning: [43642]: "D:/CAD/cad_lib/ps/Memory_stage_Structure/../../hdl/Counter4_entity.vhd", line 14: Design unit COUNTER is already present in library work. Overwriting old definition of this design unit.
# Warning: [43642]: "D:/CAD/cad_lib/ps/Memory_stage_Structure/../../hdl/Counter4_entity.vhd", line 21: Design unit STRUCTURE is already present in library work. Overwriting old definition of this design unit.
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/hdl/Memory_stage_entity.vhd" ...
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/ps/Memory_stage_Structure/../../hdl/Test_bench_alu_entity.vhd" ...
# Warning: [43535]: "D:/CAD/cad_lib/ps/Memory_stage_Structure/../../hdl/Test_bench_alu_entity.vhd", line 39: Timeout expression in wait statement is not supported
# Warning: [43535]: "D:/CAD/cad_lib/ps/Memory_stage_Structure/../../hdl/Test_bench_alu_entity.vhd", line 54: Timeout expression in wait statement is not supported
# Warning: [43535]: "D:/CAD/cad_lib/ps/Memory_stage_Structure/../../hdl/Test_bench_alu_entity.vhd", line 56: Timeout expression in wait statement is not supported
# Warning: [43535]: "D:/CAD/cad_lib/ps/Memory_stage_Structure/../../hdl/Test_bench_alu_entity.vhd", line 58: Timeout expression in wait statement is not supported
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/ps/Memory_stage_Structure/../../hdl/Test_bench_Arbiter_entity.vhd" ...
# Warning: [43535]: "D:/CAD/cad_lib/ps/Memory_stage_Structure/../../hdl/Test_bench_Arbiter_entity.vhd", line 38: Timeout expression in wait statement is not supported
# Warning: [43535]: "D:/CAD/cad_lib/ps/Memory_stage_Structure/../../hdl/Test_bench_Arbiter_entity.vhd", line 64: Timeout expression in wait statement is not supported
# Warning: [43535]: "D:/CAD/cad_lib/ps/Memory_stage_Structure/../../hdl/Test_bench_Arbiter_entity.vhd", line 66: Timeout expression in wait statement is not supported
# Warning: [43535]: "D:/CAD/cad_lib/ps/Memory_stage_Structure/../../hdl/Test_bench_Arbiter_entity.vhd", line 68: Timeout expression in wait statement is not supported
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/ps/Memory_stage_Structure/../../hdl/Test_bench_decoder_entity.vhd" ...
# Warning: [43535]: "D:/CAD/cad_lib/ps/Memory_stage_Structure/../../hdl/Test_bench_decoder_entity.vhd", line 43: Timeout expression in wait statement is not supported
# Warning: [43535]: "D:/CAD/cad_lib/ps/Memory_stage_Structure/../../hdl/Test_bench_decoder_entity.vhd", line 65: Timeout expression in wait statement is not supported
# Warning: [43535]: "D:/CAD/cad_lib/ps/Memory_stage_Structure/../../hdl/Test_bench_decoder_entity.vhd", line 67: Timeout expression in wait statement is not supported
# Warning: [43535]: "D:/CAD/cad_lib/ps/Memory_stage_Structure/../../hdl/Test_bench_decoder_entity.vhd", line 69: Timeout expression in wait statement is not supported
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/ps/Memory_stage_Structure/../../hdl/Test_bench_Des_entity.vhd" ...
# Warning: [43535]: "D:/CAD/cad_lib/ps/Memory_stage_Structure/../../hdl/Test_bench_Des_entity.vhd", line 43: Timeout expression in wait statement is not supported
# Warning: [43535]: "D:/CAD/cad_lib/ps/Memory_stage_Structure/../../hdl/Test_bench_Des_entity.vhd", line 67: Timeout expression in wait statement is not supported
# Warning: [43535]: "D:/CAD/cad_lib/ps/Memory_stage_Structure/../../hdl/Test_bench_Des_entity.vhd", line 69: Timeout expression in wait statement is not supported
# Warning: [43535]: "D:/CAD/cad_lib/ps/Memory_stage_Structure/../../hdl/Test_bench_Des_entity.vhd", line 71: Timeout expression in wait statement is not supported
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/ps/Memory_stage_Structure/../../hdl/Test_bench_entity.vhd" ...
# Warning: [43535]: "D:/CAD/cad_lib/ps/Memory_stage_Structure/../../hdl/Test_bench_entity.vhd", line 36: Timeout expression in wait statement is not supported
# Warning: [43535]: "D:/CAD/cad_lib/ps/Memory_stage_Structure/../../hdl/Test_bench_entity.vhd", line 56: Timeout expression in wait statement is not supported
# Warning: [43535]: "D:/CAD/cad_lib/ps/Memory_stage_Structure/../../hdl/Test_bench_entity.vhd", line 58: Timeout expression in wait statement is not supported
# Warning: [43535]: "D:/CAD/cad_lib/ps/Memory_stage_Structure/../../hdl/Test_bench_entity.vhd", line 60: Timeout expression in wait statement is not supported
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/ps/Memory_stage_Structure/../../hdl/Test_bench_execute_entity.vhd" ...
# Warning: [43535]: "D:/CAD/cad_lib/ps/Memory_stage_Structure/../../hdl/Test_bench_execute_entity.vhd", line 44: Timeout expression in wait statement is not supported
# Warning: [43535]: "D:/CAD/cad_lib/ps/Memory_stage_Structure/../../hdl/Test_bench_execute_entity.vhd", line 70: Timeout expression in wait statement is not supported
# Warning: [43535]: "D:/CAD/cad_lib/ps/Memory_stage_Structure/../../hdl/Test_bench_execute_entity.vhd", line 72: Timeout expression in wait statement is not supported
# Warning: [43535]: "D:/CAD/cad_lib/ps/Memory_stage_Structure/../../hdl/Test_bench_execute_entity.vhd", line 74: Timeout expression in wait statement is not supported
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/ps/Memory_stage_Structure/../../hdl/Test_bench_memory_entity.vhd" ...
# Warning: [43535]: "D:/CAD/cad_lib/ps/Memory_stage_Structure/../../hdl/Test_bench_memory_entity.vhd", line 48: Timeout expression in wait statement is not supported
# Warning: [43535]: "D:/CAD/cad_lib/ps/Memory_stage_Structure/../../hdl/Test_bench_memory_entity.vhd", line 81: Timeout expression in wait statement is not supported
# Warning: [43535]: "D:/CAD/cad_lib/ps/Memory_stage_Structure/../../hdl/Test_bench_memory_entity.vhd", line 83: Timeout expression in wait statement is not supported
# Warning: [43535]: "D:/CAD/cad_lib/ps/Memory_stage_Structure/../../hdl/Test_bench_memory_entity.vhd", line 85: Timeout expression in wait statement is not supported
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/ps/Memory_stage_Structure/../../hdl/We_controller_entity.vhd" ...
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/ps/Memory_stage_Structure/../../hdl/Write_stage_entity.vhd" ...
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/ps/Memory_stage_Structure/../../hdl/Test_bench_Write_entity.vhd" ...
# Warning: [43535]: "D:/CAD/cad_lib/ps/Memory_stage_Structure/../../hdl/Test_bench_Write_entity.vhd", line 39: Timeout expression in wait statement is not supported
# Warning: [43535]: "D:/CAD/cad_lib/ps/Memory_stage_Structure/../../hdl/Test_bench_Write_entity.vhd", line 55: Timeout expression in wait statement is not supported
# Warning: [43535]: "D:/CAD/cad_lib/ps/Memory_stage_Structure/../../hdl/Test_bench_Write_entity.vhd", line 57: Timeout expression in wait statement is not supported
# Warning: [43535]: "D:/CAD/cad_lib/ps/Memory_stage_Structure/../../hdl/Test_bench_Write_entity.vhd", line 59: Timeout expression in wait statement is not supported
# Info: [662]: Current working directory: D:/CAD/cad_lib/ps/Memory_stage_Structure/Memory_stage_Structure_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2018a.17
# Info: [40000]: Last compiled on Jun 28 2018 15:32:49
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2018a.17
# Info: [40000]: Last compiled on Jun 28 2018 15:52:40
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.Memory_stage(Structure): Pre-processing...
# Info: [44506]: Module work.Reg(Behavior){generic map (width => 32)}: Pre-processing...
# Info: [44506]: Module work.Reg(Behavior){generic map (width => 5)}: Pre-processing...
# Info: [44506]: Module work.Fun_reg(Behavior): Pre-processing...
# Info: [44506]: Module work.Me_controller(Behavior): Pre-processing...
# Info: [44506]: Module work.Mux2(Behavior){generic map (width => 32)}: Pre-processing...
# Info: [44508]: Module work.Reg(Behavior){generic map (width => 32)}: Compiling...
# Info: [44508]: Module work.Reg(Behavior){generic map (width => 5)}: Compiling...
# Info: [44508]: Module work.Fun_reg(Behavior): Compiling...
# Info: [44508]: Module work.Me_controller(Behavior): Compiling...
# Warning: [45784]: "D:/CAD/cad_lib/ps/Memory_stage_Structure/../../hdl/Me_controller_entity.vhd", line 26: Module work.Me_controller(Behavior), Net(s) Delay: Although this signal is not part of the sensitivity list of this block, it is being read. This may lead to simulation mismatch.
# Info: [44508]: Module work.Mux2(Behavior){generic map (width => 32)}: Compiling...
# Info: [44523]: Root Module work.Memory_stage(Structure): Compiling...
# Info: [45252]: "D:/CAD/cad_lib/ps/Memory_stage_Structure/../../hdl/Me_controller_entity.vhd", line 69: Inferred rom instance 'rtlcI2' of type 'rom_4_6_64_4'.
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 218.
# Info: [44835]: Total CPU time for compilation: 0.8 secs.
# Info: [44513]: Overall running time for compilation: 2.0 secs.
# Info: [662]: Current working directory: D:/CAD/cad_lib/ps/Memory_stage_Structure/Memory_stage_Structure_impl_1.
# Info: [15332]: Doing rtl optimizations.
# Info: [665]: Finished compiling design.
compile
# COMMAND: report_area D:/CAD/cad_lib/ps/Memory_stage_Structure/Memory_stage_Structure_impl_1/Memory_stage_area.rep -cell_usage
report_area D:/CAD/cad_lib/ps/Memory_stage_Structure/Memory_stage_Structure_impl_1/Memory_stage_area.rep -cell_usage
# Warning: [1067]: Some hierarchy instances were flattened in ".work.Memory_stage.Structure" during optimization. If you want to preserve hierarchy path, add the sdc file into precision before running compile
# COMMAND: exit -force
# Warning: [9526]: Discarded unsaved work in implementation Memory_stage_Structure_impl_1.
