$date
	Mon Apr 22 12:47:54 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module fsm_tb $end
$var wire 1 ! ready $end
$var wire 36 " out [35:0] $end
$var parameter 33 # OP_WIDTH $end
$var parameter 32 $ WIDTH $end
$var reg 32 % a [31:0] $end
$var reg 32 & b [31:0] $end
$var reg 1 ' clk $end
$var reg 1 ( passed $end
$var reg 1 ) rst_n $end
$var reg 36 * tst_out [35:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000 $
b100100 #
$end
#0
$dumpvars
bx *
0)
1(
0'
bx &
bx %
b0 "
0!
$end
#10
1'
#20
1)
b100 &
b110 %
0'
#30
1'
#40
0'
#50
1'
#60
0'
#70
1'
#80
0'
#90
1'
#100
0'
#110
1'
#120
0'
#130
1'
#140
0'
#150
1'
#160
0'
#170
1!
b1001000 "
1'
#180
0'
#190
b1001000 *
1'
#200
0!
b0 "
b10011010010 &
b1011000101110 %
0)
b0 *
0'
#210
1'
#220
1)
0'
#230
1'
#240
0'
#250
1'
#260
0'
#270
1'
#280
0'
#290
1'
#300
0'
#310
1'
#320
0'
#330
1'
#340
0'
#350
1'
#360
0'
#370
1!
b1100111001011100 "
1'
#380
0'
#390
b1100111001011100 *
1'
#400
0'
#410
1'
#420
0!
b0 "
0)
0'
#430
1'
#440
1)
b11111111111111111111111111111111 &
b11111111111111111111111111111111 %
0'
#450
1'
#460
0'
#470
1'
#480
0'
#490
1'
#500
0'
#510
1'
#520
0'
#530
1'
#540
0'
#550
1'
#560
0'
#570
1'
#580
0'
#590
1!
b110111111111111111111111111111110000 "
1'
#600
0'
#610
b110111111111111111111111111111110000 *
1'
#620
0'
#630
1'
#640
0!
b0 "
0)
b0 &
b0 %
0'
#650
1'
#660
1)
0'
#670
1'
#680
0'
#690
1'
#700
0'
#710
1'
#720
0'
#730
1'
#740
0'
#750
1'
#760
0'
#770
1'
#780
0'
#790
1'
#800
0'
#810
1!
1'
#820
0'
#830
b0 *
1'
#840
0'
#850
1'
#860
0'
#870
1'
#880
0'
