---
title: "M57-0705 - Â© SEMI 2004, 2005..."
description: "SEMIæ ‡å‡†æ–‡æ¡£"
sidebar_label: "M57-0705 - Â© SEMI 2004, 2005..."
sidebar_position: 109
tags: ['SEMI', 'Standard']
custom_props:
  source_type: 'pdf'
  source_file: 'semi-chapter-109.pdf'
  chapter: 109
  page_count: 50
---

import PdfDownloadCard from '@site/src/components/PdfDownloadCard';
import PdfSplitView from '@site/src/components/PdfSplitView';

<PdfDownloadCard
  pdfLink="/pdfs/semi/109.pdf"
  pdfSize="N/A"
  title="M57-0705 - Â© SEMI 2004, 2005..."
  description="SEMIæ ‡å‡†æ–‡æ¡£"
/>

---

## ðŸ“– å¹¶æŽ’æŸ¥çœ‹ï¼šMarkdownæ–‡æœ¬ + PDFåŽŸæ–‡æ¡£

<PdfSplitView pdfPath="/pdfs/semi/109.pdf">

---
title: "M57-0705 - Â© SEMI 2004, 2005..."
description: "SEMIæ ‡å‡†æ–‡æ¡£"
sidebar_label: "M57-0705 - Â© SEMI 2004, 2005..."
sidebar_position: 109
tags: ['SEMI', 'Standard']
custom_props:
  source_type: 'pdf'
  source_file: 'semi-chapter-109.pdf'
  chapter: 109
  page_count: 50
---



&lt;!-- Page 1 --&gt;

SEMI M57-0705 Â© SEMI 2004, 2005 5 ITEM SPECIFICATION MEASUREMENT METHOD 5-4.1.8 Zinc \[ \]Not greater than \[  10 \]atoms/cm 2 \[ \]ICP/MS; \[ \]AAS; \[ \]SEMI MF1617 (SIMS);\[ \]SEMI M33 (TXRF); \[ \]ISO 14706 (TXRF);\[ \]Other: (specify)\_\_\_\_\_\_\_\_\_\_\_\_\_ 5-4.2 Other Surface Metals (List Separately) 5-4.2.1 Calcium \[ \]Not greater than \[  10 \]atoms/cm 2 \[ \]ICP/MS; \[ \]AAS; \[ \]SEMI MF1617 (SIMS);\[ \]SEMI M33 (TXRF); \[ \]ISO 14706 (TXRF);\[ \]Other: (specify)\_\_\_\_\_\_\_\_\_\_\_\_\_ 5-5. POST-ANNEAL FRONT SURFACE INSPECTION CHARACTERISTICS5-5.1 Slip \[ \]None; \[ \]Other: (specify)\_\_\_\_\_\_\_\_\_\_\_ \[ \]SEMI MF1809; \[ \]JIS H 0609; \[ \]DIN 50434;\[ \]DIN 50443/1; \[ \]Other: (specify)\_\_\_\_\_\_\_\_\_ 5-5.2 Oxidation Induced StackingFaults (OSF) \[ \]None; \[ \]Not greater than \[ \] per cm 2 Test Cycle: \[ \]SEMI MF1727;\[ \]JIS H 0609; \[ \]Other: (specify)\_\_\_\_Observation Method: \[ \]SEMI MF1726;\[ \]JIS H 0609; \[ \]DIN 50443/1;\[ \]Other: (specify)\_\_\_\_\_\_\_\_\_\_\_\_ 5-5.3 Scratches  Macro \[ \]None; Total Length = \[ \]mm \[ \]SEMI MF523; \[ \]JIS H 0614; \[ \]SSIS; #3 \[ \]Other: (specify)\_\_\_\_\_\_\_\_\_\_\_ 5-5.4 Scratches  Micro \[ \]None; \[ \]Total Length = \[ \]mm \[ \]SEMI MF523; \[ \]JIS H 0614; \[ \]SSIS; #3 \[ \]Other: (specify)\_\_\_\_\_\_\_\_\_\_\_ 5-5.5 Haze \[ \]None; \[ \]Other: (specify)\_\_\_\_\_\_\_\_\_\_\_ \[ \]SEMI MF523; \[ \]JIS H 0614; \[ \]SSIS; #3 \[ \]Other: (specify)\_\_\_\_\_\_\_\_\_\_\_ 5-5.6 Localized Light Scatterers(Total LLS) Size: â‰¥\[ \] m (LSE) Count: â‰¤\[ \] \[ \] per wafer; \[ \] per cm 2 Size: â‰¥\[ \] m (LSE) Count: â‰¤\[ \] \[ \] per wafer; \[ \] per cm 2\[ \]SEMI MF523; \[ \]JIS H 0614; \[ \]SSIS; #3 \[ \]Other: (specify)\_\_\_\_\_\_\_\_\_\_\_ 5-5.7 Localized Light Scatterers(COP only) Size: â‰¥\[ \] m (LSE) Count: â‰¤\[ \] \[ \] per wafer; \[ \] per cm 2 \[ \]SEMI MF523; \[ \]JIS H 0614; \[ \]SSIS; #3 \[ \]Other: (specify)\_\_\_\_\_\_\_\_\_\_\_ 5-5.8 Other Front Surface Defects Terracing, Surface microroughness, Nanotopography, and otherattributes as discussed between supplier and customer As discussed between supplier and customer. 5-6. POST- ANNEAL BACK SURFACE INSPECTION CHARACTERISTICS5-6.1 Contamination/Area \[ \]None; \[ \]Other: (specify)\_\_\_\_\_\_\_\_\_\_\_ \[ \]SEMI MF 523; \[ \]JIS H 0614; \[ \]Other: (specify)\_\_\_\_\_\_\_\_\_\_ 5-6.2 Other Back Surface Defects Support-related back surface defects as discussed betweensupplier and customer As discussed between supplier and customer. 5-7. OTHER POST-ANNEAL CHARACTERISTICS5-7.1 Bulk Iron (Fe) \[ \]Not greater than \[ \]  10\[ \] atoms/cm 3 \[ \]SEMI MF391; \[ \]SEMI MF1535; \[ \]Other:(specify)\_\_\_\_\_\_\_\_\_\_\_\_\_\_ 5-7.2 Depth of BMD Denuded Zone \[ \]more than \[ \] m As agreed between supplier and customer

&lt;!-- Page 2 --&gt;

SEMI M57-0705 Â© SEMI 2004, 2005 6 ITEM SPECIFICATION MEASUREMENT METHOD 5-7.3 BMD Density Range \[ \]  10\[ \] to \[ \]  10\[ \] Unit Unit: \[ \]cm 2; \[ \]cm 3 Test Cycle: SEMI MF1239 \[ \]A, \[ \]B;Other: (specify)\_\_\_\_\_\_\_\_ 5-7.4 Other Post-AnnealCharacteristics Surface boron depletion, dissolved hydrogen in the case ofhydrogen annealed wafer, post-annealed oxygen, and siliconnitride precipitates and defects in the case of nitrogen-dopedsilicon may be discussed between supplier and customer. As discussed between supplier and customer. #1 If specified as polished, this term is meant to imply a surface condition and not a particular processing technique. If desired, a quantitative measure of surface finish may optionally be indicated byspecifying the rms microroughness over a specified spatial frequency (or wavelength) range. Because a standardized test method has not yet been developed for this metric, both values and testprocedures, including sampling plan and detrending procedures, shall be agreed upon between supplier and customer.#2 Flatness Acronyms are defined in the Flatness Decision Tree in Appendix 1 of SEMI M1.#3 In todays technology, it may be possible to inspect for some of these items using automated surface scanning inspection systems (SSIS). Such systems should be calibrated according to SEMI M53using polystyrene latex spheres deposited in accordance with SEMI M58. Some indication of the defects separable by such instruments is provided in SEMI M35; however, a standard test procedure hasyet to be developed. Application of automated inspection with the use of an SSIS must be agreed upon between supplier and customer.

&lt;!-- Page 3 --&gt;

SEMI M57-0705 Â© SEMI 2004, 20057 5.2 Purchase orders furnished to this guide shall also include the items shown in Table 1 for the finished annealedwafers, and other items as agreed between supplier and customer.5.3 In addition, the purchase order must indicate the test method to be used in evaluating each of those items forwhich alternate test procedures exist.5.4 The following items must also be included in the purchase order:5.4.1 Lot acceptance procedures.5.4.2 Certification (if required).5.4.3 Packing and shipping container labeling requirements. 6 Requirements Specifying Silicon Annealed Wafers6.1 Table 2 provides a guide for specifying polished silicon annealed wafers for the 180 nm, 130 nm, and 90 nmtechnology generations. A parameter not listed in this table need not be specified.6.2 It is also essential to specify appropriate test methods in each case. Defaults for test method selection are givenin 8.6.2.1 The line items with numbers beginning with 2- are listed in Part 2 of the Silicon Wafer Specification Formatfor Order Entry, SEMI M1, Table 1. The line items with numbers beginning with 5- are listed in Part 5 of thisformat, included herein as Table 1.Table 2 Guide for Specifying Polished Silicon Annealed Wafers for the 180 nm, 130 nm and 90 nmTechnology Generations Item 180 nm TechnologyGeneration130 nm TechnologyGeneration90 nm TechnologyGeneration PRE-ANNEAL STATE (POLISHED WAFER) 2-1 GENERAL CHARACTERISTICS2-1.1 Growth Method Cz or MCz Cz or MCz Cz or MCz2-1.3 Crystal Orientation (100) (100) (100)2-1.4 Conductivity Type p-type p-type p-type2-1.5 Dopant Boron Boron Boron2-1.6 Nominal Edge Exclusion 3 mm 3 mm 2 mm2-1.7 Co-dopant in Crystal None, Nitrogen and/orCarbon (as agreed betweensupplier & customer). None, Nitrogen and/orCarbon (as agreed betweensupplier & customer). None, Nitrogen and/orCarbon (as agreed betweensupplier & customer).2-1.8 Wafer Surface Orientation On-orientation:0.00Â° Â± 1.00Â°On-orientation:0.00Â° Â± 1.00Â°On-orientation:0.00Â° Â± 1.00Â°2-2 ELECTRICAL CHARACTERISTICS2-2.1 Resistivity (Center point) As agreed between supplier& customer.As agreed between supplier& customer.As agreed between supplier& customer.2-2.2 Radial ResistivityVariation#1 â‰¤20% â‰¤20% â‰¤20% 2-3 CHEMICAL CHARACTERISTICS2-3.1 Oxygen Concentration/Calibration FactorAs agreed between supplier& customer.As agreed between supplier& customer.As agreed between supplier& customer.2-3.2 Radial Oxygen Variation #2 Â±10%, 10 mm from the edge Â±10%, 10 mm from the edge Â±10%, 10 mm from the edge

&lt;!-- Page 4 --&gt;

SEMI M57-0705 Â© SEMI 2004, 2005 8 Item 180 nm TechnologyGeneration130 nm TechnologyGeneration90 nm TechnologyGeneration2-3.3 Carbon Concentration(Background #3)â‰¤0.5 ppma â‰¤0.5 ppma â‰¤0.5 ppma 2-4 STRUCTURAL CHARACTERISTICS2-4.3 Lineage None None None2-4.4 Twin Boundary None None None2-4.5 Swirl None None None2-5 WAFER PREPARATION CHARACTERISTICS2-5.1 Wafer ID Marking As agreed between supplierand customer.SEMI T7 plus optionalalphanumeric mark.SEMI T7 plus optionalalphanumeric mark.2-5.2 Front Surface Thin Films None None None2-5.4 Extrinsic Gettering None None None2-5.5 Backseal None None None2-6 DIMENSIONAL CHARACTERISTICS2-6.1 Diameter 200.00 mm Â± 0.20 mm 300.00 mm Â± 0.20 mm#4 300.00 mm Â± 0.20 mm#42-6.6 Edge Profile As agreed between supplier& customer.As agreed between supplier& customer.As agreed between supplier& customer.2-6.7 Thickness 725 m Â± 20 m(Notched type wafers) or675 m Â± 15 m(Flatted type wafers) 775 m Â± 20 m 775 m Â± 20 m 2-6.8 Total Thickness Variation(TTV)10 m, max 10 m, max 10 m, max 2-9 BACK SURFACE INSPECTION CHARACTERISTICS2-9.1 Edge Chips None None None2-9.8 Brightness (Gloss) Not specified 0.80 #5 0.80 #52-9.9 Scratches (macro) cumulative length0.25  diameter 0.25  diameter 0.25  diameter 5-1 ANNEALING CONDITIONS5-1.1 Annealing Atmosphere Hydrogen, Argon, or Other(as agreed between supplier& customer). Hydrogen, Argon, or Other(as agreed between supplier& customer). Hydrogen, Argon, or Other(as agreed between supplier& customer).POST-ANNEAL STATE 5-2 POST-ANNEAL WAFER PREPARATION CHARACTERISTIC5-2.1 Edge Surface Condition Acid Etched or Polished#6(as agreed between supplier& customer). Acid Etched or Polished#6(as agreed between supplier& customer). Acid Etched or Polished#6(as agreed between supplier& customer).5-3 POST ANNEAL DIMENSIONAL CHARACTERISTICS5-3.1 Warp 75 m 100 m#7 100 m#75-3.2 Site Flatness#8 SFQR â‰¤ 180 nm SFQR â‰¤ 130 nm SFQR â‰¤ 90 nm

&lt;!-- Page 5 --&gt;

SEMI M57-0705 Â© SEMI 2004, 20059 Item 180 nm TechnologyGeneration130 nm TechnologyGeneration90 nm TechnologyGeneration 5-4 POST-ANNEAL FRONT SURFACE CHEMISTRY#9 (Surface Metal Concentration)5-4.1.1 Sodium â‰¤1.3  1010 cm2 â‰¤1.3  1010 cm2 â‰¤1  1010 cm25-4.1.2 Aluminum â‰¤1  1011 cm2 â‰¤1  1011 cm2 â‰¤1  1010 cm25-4.1.3 Potassium â‰¤1.3  1010 cm2 â‰¤1.3  1010 cm2 â‰¤1  1010 cm25-4.1.4 Chromium â‰¤1.3  1010 cm2 â‰¤1.3  1010 cm2 â‰¤1  1010 cm25-4.1.5 Iron â‰¤1.3  1010 cm2 â‰¤1.3  1010 cm2 â‰¤1  1010 cm25-4.1.6 Nickel â‰¤1.3  1010 cm2 â‰¤1.3  1010 cm2 â‰¤1  1010 cm25-4.1.7 Copper â‰¤1.3  1010 cm2 â‰¤1.3  1010 cm2 â‰¤1  1010 cm25-4.1.8 Zinc â‰¤1  1011 cm2 â‰¤1  1011 cm2 â‰¤1  1010 cm25-4.2.1 Calcium â‰¤1.3  1010 cm2 â‰¤1.3  1010 cm2 â‰¤1  1010 cm2 5-5 POST-ANNEAL FRONT SURFACE INSPECTION CHARACTERISTICS5-5.1 Slip As agreed between supplier& customer.As agreed between supplier& customer.As agreed between supplier& customer.5-5.2 Oxidation-Induced StackingFaultsAs agreed between supplier& customer.As agreed between supplier& customer.As agreed between supplier& customer.5-5.3 Scratches (macro) None None None5-5.4 Scratches (micro)  totallength0.25  diameter 0.25  diameter 0.25  diameter 5-5.5 Haze None by Bright LightInspection.None by Bright LightInspection.None by Bright LightInspection.5-5.6 Total Localized LightScatterers, cm2â‰¤0.382 @ â‰¥120 nm LSE â‰¤0.270 @ â‰¥90 nm LSE â‰¤0.270 @ â‰¥90 nm LSE 5.5.7 Localized Light Scatterers(COP only), cm2As agreed between supplier& customer.As agreed between supplier& customer.As agreed between supplier& customer.5.5.8 Other Front SurfaceDefects#10As agreed between supplier& customer.As agreed between supplier& customer.As agreed between supplier& customer.5-6 POST-ANNEAL BACK SURFACE INSPECTION CHARACTERISTICS5-6.1 Contamination/Area As agreed between supplier& customer.As agreed between supplier& customer.As agreed between supplier& customer.5-6.2 Other Back SurfaceDefects#11As agreed between supplier& customer.As agreed between supplier& customer.As agreed between supplier& customer.5-7 POST-ANNEAL OTHER CHARACTERISTICS5-7.1 Bulk#12 As agreed between supplier& customer.As agreed between supplier& customer.As agreed between supplier& customer.5-7.2 Depth of BMD DenudedZoneAs agreed between supplier& customer.As agreed between supplier& customer.As agreed between supplier& customer.5-7.3 BMD Density As agreed between supplier& customer.As agreed between supplier& customer.As agreed between supplier& customer.5-7.4 Other Characteristics#13 As agreed between supplier& customer.As agreed between supplier& customer.As agreed between supplier& customer.#1 Test in accordance with SEMI MF81, Plan B.

&lt;!-- Page 6 --&gt;

SEMI M57-0705 Â© SEMI 2004, 2005 10 #2 Test in accordance with SEMI MF951, Plan A1, A2, or A3, as agreed between supplier and customer.#3 The value of background carbon concentration is valid only if the crystal is not intentionally co-doped with carbon (see Item 2-1.7).#4 200 mm diameter wafers may be used, as agreed between supplier & customer.#5 Gloss as measured in accordance with ASTM Test Method D 523 or JIS Z 8741 with visible illumination at a 60Â° angle of incidencereferenced to a mirror polished silicon wafer front surface. This metric may not describe the back surface finish adequately to establishdetectability of small localized light scatterers (LLSs). If it is necessary to detect LLSs smaller than 0.25 m LSE, another quantitative measureof surface finish may optionally be indicated by specifying the rms microroughness over a specified spatial frequency (or wavelength) range.Because a standardized test method has not yet been developed for this metric, both values and test procedures shall be agreed upon betweensupplier and customer.#6 If specified as polished, this term is meant to imply a surface condition and not a particular processing technique. If desired, a quantitativemeasure of surface finish may optionally be indicated by specifying the rms microroughness over a specified spatial frequency (or wavelength)range. Because a standardized test method has not yet been developed for this metric, both values and test procedures, including sampling planand detrending procedures, shall be agreed upon between supplier and purchaser.#7 Warp corrected for gravitational effects. However, warp is not an adequate wafer shape specification for all applications.#8 Determine in accordance with SEMI MF1530 with the following set up parameters: Site size, 26 mm  8 mm; x-offset = 0 mm; and either %usable area = 100% with full sites only or % usable area â‰¥95% with partial sites included, as per agreement between supplier and customer.SFQR with a site size of 26 mm  8 mm is approximately equal to SFSR with a site size of 26 mm  32 mm. The smaller site allows morecoverage of the FQA than the larger site. The value of site flatness is taken from the ITRS Starting Materials Table.#9 Surface metal measurement variation can be significant. Measurement results are frequently larger than the actual value. Processes arenormally controlled with median values to reduce the impact of the measurement variation.#10 Haze, Terracing, Surface micro-roughness, Nanotopography, shallow pits, and other attributes.#11 Back surface defects that relate to the support (such as, chuck etc.) provided to the back surface of the wafer.#12 Bulk iron (Fe) may be characterized by SPV technique. For details, refer to SEMI MF391.#13 Surface boron depletion, dissolved hydrogen in the case of hydrogen annealed wafer, post-annealed oxygen, silicon nitride precipitates anddefects in the case of nitrogen-doped silicon.7 Sampling7.1 Unless otherwise specified, ASTM Practice E 122 shall be used to define the sampling plan. When so specified,appropriate sample sizes shall be selected from each lot in accordance with ANSI/ASQC Z1.4. Each qualitycharacteristic shall be assigned an acceptable quality level (AQL) or lot tolerance percent defective (LTPD) value inaccordance with ANSI/ASQC Z1.4 definitions for critical, major, and minor classifications. If desired and sospecified in the contract or order, each of these classifications may alternatively be assigned cumulative AQL orLTPD values. Inspection levels shall be agreed upon between the supplier and the purchaser. 8 Test Methods8.1 Measurements shall be made or certifiable to one of the SEMI, ASTM, JEITA, JIS, or DIN standard testmethods for the item as selected from the Silicon Wafer Specification Format for Order Entry, Parts 2 and 5, locatedin Table 1 of SEMI M1 and Table 1 herein, respectively, and specified in the purchase order.8.2 If several different standard test methods for an item are commonly used within a region, it is particularlyimportant that the applicable method of test be identified in the purchase order.8.3 If no method of test is specified in the purchase order and if standard test methods from different geographicregions are available, the default method shall be a method in common usage for the region of the purchaser of thewafer.8.4 If no standard test method for an item is available, the test procedure to be used must be agreed upon betweensupplier and customer.8.5 Information about the various test methods cited is provided in Related Information 2 of SEMI M1 togetherwith information about some additional test methods no longer in wide use throughout the industry. 9 Certification9.1 Upon request of the purchaser in the contract or order, a manufacturers or suppliers certification that thematerial was manufactured and tested in accordance with this specification, together with a report of the test results,shall be furnished at the time of shipment.9.2 In the interest of controlling inspection costs, the supplier and the customer may agree that the material shall becertified as capable of meeting certain requirements. In this context, capable of meeting shall signify that the

&lt;!-- Page 7 --&gt;

SEMI M57-0705 Â© SEMI 2004, 200511 supplier is not required to perform the appropriate tests in 7. However, if the customer performs the test and thematerial fails to meet the requirement, the material may be subject to rejection. 10 Product Labeling10.1 The wafers supplied under these specifications shall be identified by appropriately labeling the outside of eachbox or other container and each subdivision thereof in which it may reasonably be expected that the wafers will bestored prior to further processing. Identification shall include as a minimum the nominal diameter, conductivitytype, dopant, orientation, resistivity range, and lot number. The lot number, either (1) assigned by the originalmanufacturer of the wafers, or (2) assigned subsequent to wafer manufacture but providing reference to the originallot number, shall provide easy access to information concerning the fabrication history of the particular wafers inthat lot. Such information shall be retained on file at the manufacturers facility for at least one month after thatparticular lot has been accepted by the customer.10.2 Alternatively, if agreed upon between supplier and customer, one of the box labeling schemes in SEMI T3shall be used and the information listed in 10.1 that is not included on the label shall be retained in the suppliersdata base for at least one month after that particular lot has been accepted by the customer.10.3 Wafers of 300 mm diameter shall be shipped in packages labeled in accordance with SEMI M45. 11 Packing and Shipping Container Labeling11.1 Special packing requirements shall be subject to agreement between the supplier and customer. Otherwise, allwafers shall be handled, inspected, and packed in such a manner as to avoid chipping, scratches, and contaminationand in accordance with the best industry practices to provide ample protection against damage during shipment.11.2 Wafers of 300 mm diameter shall be shipped in accordance with SEMI M45.11.3 Unless otherwise indicated in the purchase order, all outside wafer shipping containers shall be labeled inaccordance with ANSI/EIA 556-B. NOTICE: SEMI makes no warranties or representations as to the suitability of the standards set forth herein for anyparticular application. The determination of the suitability of the standard is solely the responsibility of the user.Users are cautioned to refer to manufacturer's instructions, product labels, product data sheets, and other relevantliterature, respecting any materials or equipment mentioned herein. These standards are subject to change withoutnotice.By publication of this standard, Semiconductor Equipment and Materials International (SEMI) takes no positionrespecting the validity of any patent rights or copyrights asserted in connection with any items mentioned in thisstandard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, andthe risk of infringement of such rights are entirely their own responsibility. Copyright by SEMIÂ® (Semiconductor Equipment and MaterialsInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction ofthe contents in whole or in part is forbidden without express writtenconsent of SEMI.

&lt;!-- Page 8 --&gt;

SEMI M58-0704 Â© SEMI 20041 SEMI M58-0704TEST METHOD FOR EVALUATING DMA BASED PARTICLEDEPOSITION SYSTEMS AND PROCESSES This test method was technically approved by the Global Silicon Wafer Committee and is the directresponsibility of the North American Silicon Wafer Committee. Current edition approved by the NorthAmerican Regional Standards Committee on April 22, 2004. Initially available at www.semi.org May 2004;to be published July 2004. 1 Purpose1.1 SEMI M52 requires the use of certified referencematerials (CRMs) for calibration of scanning surfaceinspection systems (SSISs). The calibration method isdefined in SEMI M53. This test method provides theprocedure to determine whether a specific particledeposition system, using a differential mobilityanalyzer (DMA), can produce the required CRMs.1.2 Both organizations producing depositions internallyfor in-house use and companies manufacturingdepositions for sale can apply this test method to ensurethat their particle deposition systems providedepositions that meet the requirements of SEMI M52. 2 Scope2.1 This test method covers determination of thedeposition peak diameter and the associated expandedrelative combined peak diameter uncertainty producedby a particle deposition system and its associateddeposition procedures for comparison to the 3%requirement of SEMI M52.2.2 This test method also covers determination of theability of the deposition system to produce depositionswith diameter distributions that are less than 5% fullwidth at half maximum (FWHM) as required by SEMIM52 even when using a particle source with a muchwider distribution.2.3 These tests require that the deposition systememploy a DMA (or an equivalent programmablefiltering system) to accomplish both peak diameterdetermination and narrowing of particle sourcedistributions (see Related Information 1).2.4 This test method covers determination ofrepeatability over a period of one week. Tests can berepeated periodically to determine long term stability.Long term stability of most DMA-based particledeposition systems is believed to be on the order of ayear or more, but it is recommended that the tests berepeated on an annual basis or whenever the instrumentappears to be out of control.2.5 This test method requires the use of three differentkinds of particle distributions with specified characteristics and wafers that have surfacecharacteristics adequate to allow detection of thesmallest particles utilized with a capture rate of greaterthan 95%.NOTICE: This standard does not purport to addresssafety issues, if any, associated with its use. It is theresponsibility of the users of this standard to establishappropriate safety and health practices and determinethe applicability of regulatory or other limitations priorto use. 3 Limitations3.1 This test method is limited to use of depositions ofPSL spheres, even though the deposition system undertest may be capable of depositing particles of othermaterials.3.2 When used to make a deposition from a suspensionof PSL spheres that does not have an observablecertified peak diameter (or if the deposition is made at asize away from the peak of the distribution in thesuspension), the uncertainty with which the depositionsystem evaluates a peak deposition diameter includesbias information determined from measurements on aknown standard or standards with extremely narrowdistributions. At the time when this test method wasdeveloped, only one such standard existed. Therefore ifthe bias contribution to uncertainty is a function of thepeak diameter in the suspension, the determination maybe in error at peak diameters away from that of theknown standard.3.3 There is the possibility that the deposited particlediameter may differ slightly from the certified value forthe bottle containing the suspension because thesurfactant in the suspension and contaminants in thewater may cause an increase in particle size. Thislimitation can be avoided by using DMAs with thesame spray system, the same purity of dilution water,and the same suspension concentration both to size theparticles in the bottle and make the deposition. Thispossibility may be minimized by using PSL suspensionfluids with low non-volatile content to reduce thepossibility of non-volatile materials drying onto theparticles in the suspension.

&lt;!-- Page 9 --&gt;

SEMI M58-0704 Â© SEMI 2004 2 4 Referenced Standards4.1 SEMI StandardsSEMI M50  Test Method for Determining CaptureRate for Surface Scanning Inspection Systems by theOverlay MethodSEMI M52  Guide for Specifying Scanning SurfaceInspection Systems for Silicon Wafers for the 130-nmTechnology GenerationSEMI M53  Practice for Calibrating ScanningSurface Inspection Systems using Depositions of Mon-odisperse Polystyrene Latex Sphere on UnpatternedSemiconductor Wafer SurfacesSEMI MF1241  Terminology of Silicon Technology4.2 ISO Standard1 ISO 14644-1 Cleanrooms and associated controlledenvironments  Part 1: Classification of airborneparticulatesNOTICE: As listed or revised, all documents citedshall be the latest publications of adopted standards. 5 Terminology5.1 Definitions for terms related to surface scanning in-spection systems are found in SEMI M50, SEMI M52,and SEMI M53.5.2 Additional terminology related to silicon wafertechnology is defined in SEMI MF1241. 6 Summary of Method6.1 Three bottles (A, B and C) of PSL spheresuspensions meeting specific requirements are obtained.Bottle A is a CRM with a certified peak diameter and avery narrow diameter distribution so that no matter howthe deposition system functions, the deposition willmeet the requirements of SEMI M52. Bottles B(smaller diameters) and C (larger diameters) have muchwider distributions and there are no restrictions on peakdiameter accuracy.6.2 Over a five day period, spot depositions of the samenumber of each of the three PSL sphere sizes are madeeach morning on one or more wafers and a final scancheck of the diameter of spheres in Bottle A is madelate in the day. 1 International Organization for Standardization, ISO CentralSecretariat, 1, rue de Varemb, Case postale 56, CH-1211 Geneva 20,Switzerland. Telephone: 41.22.749.01.11; Fax: 41.22.733.34.30Website: www.iso.ch; also available in the US from AmericanNational Standards Institute, New York Office: 11 West 42nd Street,New York, NY 10036, USA. Telephone: 212.642.4900; Fax:212.398.0023 Website: www.ansi.org, and in other countries fromISO member organizations. 6.3 The deposited diameters from each bottle, asdetermined by the deposition system, are recorded on adata sheet.6.4 At the end of the week the spot depositions arescanned with an SSIS to obtain a histogram for eachspot deposition. The FWHM values are obtained fromthese histograms and recorded. The peak diametervalues and particle counts found from the SSIS mayalso be recorded, but these values are not required toverify the requirements of SEMI M52.6.5 The results for each bottle are analyzed to determineif the deposition system has a peak diameter expandedrelative combined standard uncertainty less than 3%and a deposited FWHM on the wafer of less than 5%,as required by SEMI M52. 7 Apparatus7.1 Particle Deposition System7.1.1 The particle deposition system to be evaluatedmust be available in a clean room of class 4 or better asdefined in ISO 14644-1.7.1.2 The deposition system must have an atomizerthat takes the particles from the liquid suspension to anair droplet mist.7.1.3 The particle deposition system must have a DMA(or an equivalent programmable filtering system) toaccomplish both peak diameter determination andnarrowing of particle source distributions.7.1.4 The deposition system must have wafer handlingequipment appropriate for the wafers on which thedepositions are being made.7.2 Surface Scanning Inspection System7.2.1 An SSIS appropriate for use with the wafers usedand the PSL spheres deposited must be capable ofdetermining the FWHM of each of the depositionsmade.7.2.2 The SSIS does not have to be calibrated inaccordance with SEMI M53 in order to be used in thistest method, but the results obtained when the testmethod is performed can give an indication of thecalibration of the SSIS in the size region of the test. 8 Reagents and Materials8.1 PSL Spheres8.1.1 Three types of PSL liquid sphere suspensions areused in this test method.8.1.1.1 Bottle A is a CRM that contains a suspension ofPSL spheres with a relative expanded peak diameteruncertainty much less than 3% and a FWHM less than

&lt;!-- Page 10 --&gt;

SEMI M58-0704 Â© SEMI 20043 5%. It is used in the measurement of (1) peak diameterrepeatability and (2) peak diameter bias of thedeposition system. 2 8.1.1.2 Bottle B contains a suspension of PSL sphereswith a single well defined peak diameter that is at least20% smaller than that of the spheres in Bottle A, and aFWHM that is significantly larger than 5%. It is usedin the measurement of (1) peak diameter repeatabilityand (2) FWHM of the deposition system when filteringa smaller diameter with a broad diameter distribution.8.1.1.3 Bottle C contains a suspension of PSL sphereswith a single well defined peak diameter that is at least30% larger than Bottle A, and a FWHM that, ifpossible, is larger than 5%. It is used in themeasurement of (1) peak diameter repeatability and (2)FWHM of the deposition system when filtering a largerdiameter with a broad diameter distribution.NOTE 1: Because spheres with peak diameters larger than100 nm often have a FWHM smaller than 5% it may not bepossible to secure a bottle with FWHM greater than 5%; inthis case use a bottle with as large a FWHM as possible.8.2 Wafers8.2.1 One or more polished silicon wafers ofappropriate diameter that have a high enough surfacequality that the smallest PSL spheres deposited can bedetected on the SSIS with a capture rate greater than95% as determined in accordance with SEMI M53. 9 Preparation and Control of Apparatus9.1 The deposition system under test must be availableto run without scheduled, or unscheduled, maintenanceor other interruption for the full five day test period.9.2 Maintain a control chart of the voltage(s) associatedwith one or more peak diameters on a daily or weeklybasis to ensure that the deposition system is undercontrol.9.3 Repeat the entire test procedure, calculations, andinterpretation of results (see Sections 10 through 12) onan annual basis or whenever the control chart shows outof control conditions. 10 Procedure10.1 Obtain three bottles of suspensions of PSL spheres(A, B and C) as described in Section 8.1. Record thepeak diameter certified 1 relative uncertainty, and%FWHM of the particle distribution in Bottle A on thedata sheet. Record the supplier, part number, and lotnumber for each bottle of suspensions. If available,record the same information for Bottles B and C. An 2 At the present time, NIST SRM 1963 meets these requirements. example data sheet is shown in Figure 1 and acompleted example is shown in Figure R2-1.NOTE 2: If desired, the data sheet can be set up as a spread-sheet that automatically completes the calculations discussedin Section 11. This spreadsheet is outlined in RelatedInformation 2. If this is done, error messages will appear inthe cells that contain the equations to perform the calculationsuntil the data has been entered.10.2 Record on the data sheet the laboratory name, thecontact for the test, the address, telephone number, ande-mail address by which the contact can be reached, andthe dates of the test.10.3 Record on the data sheet the identification of thedeposition system under test, including supplier andmodel number, serial number, and software revision. Ifthe test has been performed previously on thisdeposition system, enter the date of the last previoustest.10.4 Choose one or more wafers upon which to makethe depositions and load the first wafer into thedeposition system.10.5 Choose a value of N (between 1000 and 3000)particles for the deposition count and record this valueon the data sheet. Use the same value of N for alldepositions.10.6 Depositions on the First Day10.6.1 On the morning of the first day of a five dayperiod, scan the particles from Bottle A in thedeposition system to find the peak diameter. Recordthe peak diameter as found by the deposition system inthe Day 1 row of the first Bottle A column of theDeposition System Diameter portion of the data sheet.Then use the deposition system, centered at the peakdiameter, to make a deposition of N particles at alocation on the first wafer.10.6.2 Repeat this procedure for bottles B and C,recording the peak diameter as found by the depositionsystem in the appropriate Day 1 columns of theDeposition System Diameter portion of the data sheet.10.6.3 Near the end of the day, make a final peakdiameter scan (but not an additional deposition) ofbottle A. Record the peak diameter as found by thedeposition system in the Day 1 row of the second BottleA column of the Deposition System Diameter portionof the data sheet.10.7 Repeat the procedures of subsection 10.6 for thenext four days, using additional locations on the waferor on additional wafers.10.8 At the end of the five days run the wafer (orwafers) on an SSIS, to obtain a histogram for each ofthe 15 depositions.

&lt;!-- Page 11 --&gt;

SEMI M58-0704 Â© SEMI 2004 4 10.8.1 Determine the FWHM values in nm obtainedfrom the histograms and record these in the FWHM onWafer columns of the SSIS Data portions of the datasheet.10.8.2 If desired, enter the peak diameter values andcounts found from the SSIS histograms in the MeasuredPeak and Count columns of the SSIS Data portions ofthe data sheet. These values may be used to evaluateSSIS calibration and deposition system count accuracy,respectively, but they are not used to evaluate thedeposition system against the requirements of SEMIM52. 11 Calculations (see Note 2)11.1 Calculate and record the mean diameter in nm toone decimal place and the relative standard deviation asa percentage of the mean of each of the four columns ofthe Deposition System Diameter portion of the datasheet.11.2 Calculate and record the Relative FWHM in eachappropriate column of the SSIS Data portions of thedata sheet by dividing the FWHM in nm by themeasured peak diameter in nm and converting topercent with two decimal places.11.3 Calculate the mean and standard deviation of eachof the columns in the three SSIS Data portions of thedata sheet.11.4 Calculate the expanded relative combined standarduncertainty, U relA, for the peak diameter associated withthe deposition from Bottle A as follows:222 BottleADepArelA usU += (1) where:s DepA = pooled relative standard deviation forsystem repeatability associated with thedeposition from Bottle A taken from theDeposition System Diameter Data portion ofthe data sheet by adding the square of thestandard deviation from the five depositionsmade at the beginning of each day to thesquare of the standard deviation from thefive scans made at the end of each day,dividing by 2, and taking the square root.u BottleA = 1 relative combined standard uncertaintyof the peak diameter of the particledistribution in Bottle A as certified by themanufacturer found in the Bottle PeakDiameter portion of the data sheet.Record the result as a percentage to one decimal placein the Bottle A column of the Dep Peak Uncertaintyrow of the Analysis portion of the data sheet. Take the certified value of the peak diameter of the deposition asthe peak diameter of the deposition from Bottle A.11.5 Calculate the expanded relative combined standarduncertainty, U relB, for the peak diameter associated withthe deposition from Bottle B as follows:222 BottleADepBrelB usU += (2) where:s DepB = relative standard deviation of the measuredpeak from Bottle B taken from theDeposition System Diameter Data: Bottle Bportion of the data sheet, andu BottleA has the same meaning as in Equation (1). Thefirst term of this equation accounts for the variation dueto the uncertainty in the finding of the peak diameter ofBottle B by the DMA and the second term accounts forthe uncertainty in the certified peak diameter of thesuspension in Bottle A, which is used to correct thepeak diameter of Bottle B as found by the DMA.Record the result as a percentage to one decimal placein the Bottle B column of the Dep Peak Uncertaintyrow of the Analysis portion of the data sheet.Determine the peak diameter of the deposition fromBottle B as follows:  +=AAABB CertMeanCertMeanPeakDia 1 (3) where:Mean B = value of the mean deposition diameter fromBottle B taken from the Deposition SystemDiameter Data portion of the data sheet, andMean A = average mean deposition diameter fromBottle A taken from the Deposition SystemDiameter Data portion of the data sheet byadding the mean from the depositions at thebeginning of the day to the mean from thescans at the end of the day, andCertA = value of the peak diameter in the suspensionin Bottle A as certified by the manufacturerfound in the Bottle Peak Diameter portion ofthe data sheet.Record PeakDia B in the Bottle B column of thePeak(DepSysCorrected) row of the Analysis portion ofthe data sheet.11.6 Calculate the expanded relative combined standarduncertainty, U relC, for the peak diameter associated withthe deposition from Bottle C as follows:222 BottleADepCrelC usU += (4)

&lt;!-- Page 12 --&gt;

SEMI M58-0704 Â© SEMI 20045 where:s DepC = relative standard deviation of the measuredpeak from Bottle C taken from theDeposition System Diameter Data: Bottle Cportion of the data sheet, andu BottleA has the same meaning as in Equation (1). Again,the first term of this equation accounts for the variationdue to the uncertainty in the finding of the peakdiameter of Bottle C by the DMA and the second termaccounts for the uncertainty in the certified peakdiameter of the suspension in Bottle A, which is used tocorrect the peak diameter of Bottle C as found by theDMA. Record the result as a percentage to one decimalplace in the Bottle C column of the Dep PeakUncertainty row of the Analysis portion of the datasheet. Take the peak height of the deposition as thechosen value of deposition diameter corrected asfollows:  +=AAACC CertMeanCertMeanPeakDia 1 (5) where:Mean C = value of the mean chosen depositiondiameter from Bottle C taken from theDeposition System Diameter Data portion ofthe data sheet, andMean A and CertA have the same meaning as in Equation(3). Record PeakDia C in the Bottle C column of thePeak(DepSysCorrected) row of the Analysis portion ofthe data sheet.11.7 Record the Mean Relative FWHM values for eachof the three bottles in the SSIS Data sections aspercentages with one decimal place in the FWHM SSISrow of the Analysis portion of the data sheet.11.8 Average the two mean deposition systemdiameters for Bottle A found in the Deposition SystemDiameter data and record this average and the meandeposition system diameters for Bottles B and C in thePeak (Dep System) row of the Analysis portion of thedata sheet. This is additional information only. 11.9 Record the Mean Measured Peak from the threeSSIS Data sections for each of the three Bottles in thePeak (SSIS) row of the Analysis portion of the datasheet. This is additional information only.11.10 Record the value of N (Particles Deposited) in theCount row of the Analysis portion of the data sheet. 12 Interpretation of Results12.1 If a value for Bottle A, B, or C in the Dep PeakUncertainty row of the Analysis portion of the datasheet is greater than 3.0%, the deposition system cannotbe used with this bottle or these settings to producecalibration standards that meet the uncertaintyrequirements of SEMI M52.12.2 If a value for Bottle A, B, or C in the FWHM rowof the Analysis portion of the data sheet is greater than5.0%, the deposition system cannot be used with thisbottle or these settings to produce calibration standardsthat meet the FWHM requirements of SEMI M52.12.3 Although it is not required by SEMI M52, themean for the deposited diameters determined by theSSIS can be compared to the values found by thedeposition system and the PSL sphere manufacturer. Asignificant difference in mean may imply that the SSISis not properly calibrated.12.4 Although it is not required by SEMI M52, themean count values determined by the SSIS may becompared to the count value set by the depositionsystem. A significant difference may imply that thedeposition system needs to be adjusted. 13 Report13.1 Report all the information, data, and calculationsrecorded on the data sheet. A completed example ofsuch a report is provided in Related Information 2. 14 Precision and Bias14.1 No data regarding precision and bias are presentlyavailable. At present there are no plans to develop suchdata, but should such data become available, it will beadded to this test method.

&lt;!-- Page 13 --&gt;

SEMI M58-0704 Â© SEMI 2004 6 Lab: Identification of deposition system used: 1Contact Supplier/Model # 2Address System S/N 3System S/W Revision 4Phone Date of Test 5email Date of Last Previous Test 67Characteristics of Suspensions Used for Test 8u Bottle i %FWHM i 9Bottle A, Certified nm Â± nm (1) or 10nm Â± nm (1) or 11nm Â± nm (1) or 12Particles Deposited ( N ) 13Supplier Part No. Lot No. 14Deposition System Diameters (nm) Bottle A 15Bottle A Bottle B Bottle C Bottle A Bottle B 16Day nm nm nm nm Bottle C 171 182 193 SSIS Data: Bottle C 204 215 22Mean Day nm nm % 23s Dep 1 242 25Dep System Sizing Corrections 3 26Mean A = nm 4 27s DepA = 5 28Cert A Mean A = nm Mean 29Std Dev 30SSIS Data: Bottle A 31Analysis 32Bottle A Bottle B Bottle C 33Day nm nm % Dep Peak Uncertainty 341 FWHM (SSIS) 352 Peak (Dep System) 363 Peak (Dep Sys Corrected) 374 Peak (SSIS) 385 Measured Count 39Mean 40Std Dev Compare Quantity with Limit 4142SSIS Data: Bottle B Uncertainty Limit 43FWHM Limit 44SSIS Peak 45Day nm nm % SSIS Count 461 472 Interpretation of Results 483 Bottle A Bottle B Bottle C 494 Uncertainty 505 51Mean SSIS/Dep Peak Comp 52Std Dev SSIS/Dep Count Comp 53A B C D E F G H I J K Measured Peak Suspension Peak Diameter Bottle BBottle C RelativeFWHM Count FWHM FWHM onWafer Quantity Limit CountRelativeFWHM MeasuredPeakFWHMon Wafer 3.0% (SEMI M52) Count5.0% (SEMI M52)Dep Sys Corrected Peak (Info only)Dep System Count (Info only) MeasuredPeakFWHMon WaferRelativeFWHM Figure 1Example of Data, Calculation, and Analysis Sheet for Test Procedure

&lt;!-- Page 14 --&gt;

SEMI M58-0704 Â© SEMI 20047 RELATED INFORMATION 1BACKGROUND INFORMATION ON THE OPERATION OF ADIFFERENTIAL MOBILITY ANALYZER NOTICE: This related information is not an official part of SEMI M58 and was derived from informationdeveloped during drafting of the standard. This related information was approved for publication by full letter ballotprocedures on April 22, 2004. R1-1 Deposition systems include a nebulizer forproducing a PSL sphere aerosol by spraying andevaporating a suspension of PSL spheres in high puritywater, a differential mobility analyzer (DMA) forselecting a monodisperse fraction of the aerosol, andthen a chamber to electrostatically deposit the spheresonto wafers. Here we focus on the DMA, which is usedfor both isolating a monodisperse size fraction and forsizing the particles. A brief description of theinstrumentation and methodology is given below; adetailed description is given by Kinney et al. 3 R1-2 The particles leaving the nebulizer pass through abipolar charger that produces a charge distribution thatdepends only on the size of the particles and not ontheir initial charge. For 100 nm particles, about 45% ofthe particles are uncharged, about 20% have +1 electroncharge, another 20% have 1 electron charge, and muchsmaller fractions have multiple charges. As illustratedin Figure R1-1, the DMA consists of an innercylindrical rod connected to a variable high voltage dcpower supply and an outer annular tube connected toground. Clean sheath air flows through the axialregion, while the charged aerosol enters through anaxisymmetric opening along the outer cylinder. Thepositively charged PSL spheres move radially towardsthe center rod under the influence of the electric field.Near the bottom of the classifying region, a fraction ofthe air flow consisting of near-monodisperse aerosolexits through a slit in the center rod. The quantitymeasured by the DMA is the electrical mobility, Z p,defined as the velocity a particle attains under a unitelectric field. Knutson and Whitby4 derived an expres-sion for the average value of Z p for particles enteringthe slit involving the peak electrode voltage, V, thesheath air flow rate, Q c, the inner and outer radii of thecylinders, r1 and r2 , and the length of the centralelectrode down to the slit, L: 3 Kinney, P.D., Pui, D. Y. H., Mulholland, G. W., and Bryner, N.,Use of the Electrostatic Classification Method to Size 0.1 mSRM Particles  A Feasibility Study, J. Res. Natl. Inst. Technol.,96, 147176 (1991).4 Knutson, E. O., and Whitby, K. T. Aerosol Classification byElectric Mobility: Apparatus, Theory, and Applications, J. Aer. Sci.6: 443451 (1975). MonodisperseAerosol Excess Air ChargedAerosolCleanAirHigh Voltage Figure R1-1Monodisperse Aerosol Selected in a DifferentialMobility Analyzer from a Polydisperse AerosolBased on the Size Dependence of the ElectricalMobility =12ln2 rrVLQZ cp (R1-1) R1-3 This equation is valid provided the sheath airflow, Q c, is equal to the excess flow, Q m, leaving theclassifier. They derived an expression for the transferfunction, defined as the probability that a particle willleave the sampling slit. The transfer function is of greatimportance, because the size distribution of the aerosolexiting the DMA is proportional to the convolution ofthe transfer function with the particle size distributionfunction. The transfer function has a triangular shapewith a peak value of 1. The ratio of the base of thetransfer function triangle in terms of voltage divided bythe peak voltage is predicted to be 2(Q s/Qc), where Q sis the flow of monodisperse aerosol. R1-4 This ratio is also equal to the ratio of the fullwidth of the mobility distribution to the peak value.For a flow ratio of 1 to 20, one finds that the full widthat half maximum of the peak mobility (FWHM) isequal to 5% of the peak mobility. For 100 nm particle

&lt;!-- Page 15 --&gt;

SEMI M58-0704 Â© SEMI 2004 8 size, the corresponding FWHM in terms of particlediameter is about 3%. R1-5 The relationship between electrical mobility andparticle diameter, D p, is obtained by equating theelectric field force of a singly charged particle with theStokes friction force, ppp DDCeZ 3)(= (R1-2) where is the dynamic viscosity of air, and e is theelectron charge. The Cunningham slip correction,C(D p), corrects for the non-continuum gas behavior onthe motion of small particles.R1-6 For increased accuracy, the DMA can becalibrated using the NIST SRM 1963 (100 nm) PSLspheres.5 The voltage corresponding to the peakparticle concentration for the 100.7 nm SRM isdetermined and then the peak voltage is determined forthe unknown. The electrical mobility of the 100.7 nmSRM, Z SRM, is computed from Equation (R1-2) usingthe best available values for the viscosity, Cunninghamslip correction, and the electron charge.6 The mobilityof the unknown particle, Z x, is then computed based onthe voltage ratio and the mobility of the 100.7 nm SRM,Z SRM: SRMxSRMx ZVVZ = (R1-3) The peak particle diameter is computed using Equation(R1-2). Because the slip correction is a function of thediameter, an iterative process is used. In cases wheresamples have a broad size distribution, a correctionfactor is used that is based on the instrumentconvolution integral and involves the product of thetransfer function times, the charging probability, andthe size distribution (see Related Information 1 ofSEMI M53 for a further discussion of the effect of thetransfer function). 5 Donnelly, M. K., Mulholland, G. W., and Winchester, M. R.,NIST Calibration Facility for Sizing Spheres Suspended in Liquids,Characterization and Metrology for ULSI Technology (AIP, Mellville,N. Y., 2003), pp. xxxyyy..6 Donnelly, M. K., and Mulholland, G. W., Particle SizeMeasurements for Spheres with Diameters of 50 nm to 400 nm, U.S.Department of Commerce, NISTIR 6935, National Institute ofStandards and Technology, Gaithersburg, November 2002.

&lt;!-- Page 16 --&gt;

SEMI M58-0704 Â© SEMI 20049 RELATED INFORMATION 2EXAMPLE OF A COMPLETED DATA AND ANALYSIS SHEET NOTICE: This related information is not an official part of SEMI M58 and was derived from informationdeveloped during drafting of the standard. This related information was approved for publication by full letter ballotprocedures on April 22, 2004. R2-1 Figure R2-1 shows an example of a completeddata set. This example is the result of using aspreadsheet that automates the calculations of Section11. If such a spreadsheet is constructed, once the datais input as described in Section 10 the results of the testare found by spreadsheet calculation. R2-2 In this example the results obtained indicate thatthe deposition system is capable of meeting therequirements of SEMI M52 for all three bottles. Notethat the test was done with an SSIS that was notcalibrated according to SEMI M53. R2-3 The following sections detail the spreadsheetexample in Figure R2-1 in order to allow it to be easilyduplicated for use with this test method. Information inthe shaded cells is entered in accordance with theprocedures given in Section 10.R2-3.1 At the top of the spreadsheet, the entries inrows 1 through 13 are obvious except for those in cellsH10 through H12. Here, the uncertainties on the bottleare converted to %. In this example, Bottle C does nothave a peak diameter uncertainty given. This is true formany older bottles where diameters were given in termsof mean, rather than peak, diameters. To avoidreturning an error result, the formula for the percentageis =IF(SUM(Ei&gt;0,Ei/Ci,"not available"), wherei = 10,11, or 12 for Bottle A, B, or C, respectively. The cell isformatted for % with one decimal place.R2-3.2 In the section on Deposition System Diametersand the three SSIS Data sections the inputs are takendirectly from the instrumentation as directed in Section10. As an example, the equation to compute mean inB23 is: =AVERAGE(B18:B22). The equation tocompute s Dep in B24 is: =STDEV(B18:B22)/B23 and isformatted for % with one decimal place.R2-3.3 The portion of the data sheet labeled DepSystem Sizing Corrections starting at A26 uses allBottle A results to correct any offset in the meandiameter found by deposition system and to evaluatethe pooled relative standard deviation for systemrepeatability. Mean A is given by: =(B23+E23)/2. s DepAis given by: =SQRT((B24^2+E24^2)/2), and includesday long contributions from system stability. The biascorrection CertAMean A is given by: =C10-C27. R2-3.4 AnalysisR2-3.4.1 The value for Dep Peak Uncertainty (row 34)for Bottle A (or U relA ) is given by:=2\*SQRT(C28^2+H10^2). This combines theuncertainty in the certified bottle with the uncertainty inthe deposition system at the diameter of Bottle A. Thefactor of 2 is needed for expanded uncertainty.R2-3.4.2 The expanded uncertainty equations forBottles B and C are slightly different and are thecombination of the relative uncertainty in the certifiedvalue A (as a percent) and the relative uncertainty of thedeposition system at the broader distribution ofdiameter B or C. The equation for the expandedrelative combined standard uncertainty of thedepositions of Bottle B is: =2\*SQRT(C24^2+H10^2),and of those of Bottle C is: =2\*SQRT(D24^2+H10^2).As noted in the standard (see 11.5 and 11.6), the firstterm of this equation accounts for the variation due tothe uncertainty in the finding of the peak diameter ofBottle B or C by the DMA and the second termaccounts for the uncertainty in the certified peakdiameter of the suspension in Bottle A, which is used tocorrect the peak diameter of Bottle B or C as found bythe DMA.R2-3.4.3 The FWHM (SSIS) values for Bottles A, B,and C (row 35) are taken directly from D40, D52 andJ29, respectively.R2-3.4.4 The uncorrected Peak (Dep System)diameters for Bottles A, B, and C (row 36) are takendirectly from C27, C23, and D23 respectively.R2-3.4.5 The corrections made in the next row (37)employ the percentage error found by comparing thecertified peak diameter of Bottle A to the mean peakdiameter found by the deposition system. For Bottle Athis is: =C27+C29. For Bottle B it is:=C23\*(1+(C29/C10), and for Bottle C it is:=D23\*(1+(C29/C10).R2-3.4.6 The Peak (SSIS) values Bottles A, B, and C(row 38) are taken directly from B40, B52, and H29,respectively.R2-3.4.7 The Measured Counts (row 39) are takendirectly from the SSIS data averages, E40, E52, or K29,for Bottles A, B, and C, respectively.

&lt;!-- Page 17 --&gt;

SEMI M58-0704 Â© SEMI 2004 10 R2-3.5 Interpretation of ResultsR2-3.5.1 A conditional command is used toautomatically grade results for Uncertainty and FWHM.R2-3.5.1.1 The equation for Bottle B Uncertainty (row50) is: =IF(J34&gt;0.03,"Fail","Pass"), and the others aresimilar.R2-3.5.1.2 The equation for Bottle B FWHM (row 51)is =IF(J35&gt;0.05,"Fail","Pass"), and the others aresimilar. R2-3.5.2 These are the only two requirements of SEMIM52 verified by this test method. Two additionalcomparisons are made for information only:R2-3.5.2.1 The SSIS Peak diameter is compared withthe corrected deposition system peak diameter (row 52).For Bottle B the equation is =B52/J37, and the othersare similar.R2-3.5.3 Finally, the SSIS mean count is comparedwith the count from the deposition system (row 53).The equation for Bottle B is =E52/$D$13, and theothers are similar.

&lt;!-- Page 18 --&gt;

SEMI M58-0704 Â© SEMI 200411 Lab: Company ABC Identification of deposition system used: 1Contact N. P. Tester Supplier/Model # Dep Sys/45U 2Address 456 Main Street System S/N 12345 3Anywhere, CA, USA System S/W Revision 3 4Phone 782-555-5555 Date of Test 5email nptester@abcco.com Date of Last Previous Test Not applicable 67Characteristics of Suspensions Used for Test 8u Bottle i %FWHM i 9Bottle A, Certified 100.7 nm Â± 0.5 nm (1) or 0.5% 2.0% 1079 nm Â± 2.6 nm (1) or 3.3% 10.0% 11145 nm Â± nominal nm (1) or not available unknown 12Particles Deposited ( N ) 3000 13Supplier Part No. Lot No. 14Deposition System Diameters (nm) Bottle A NIST SRM 1963 ?? 15Bottle A Bottle B Bottle C Bottle A Bottle B ?? ?? ?? 16Day nm nm nm nm Bottle C ?? ?? ?? 171 101.5 79.6 155.6 101.0 182 100.5 79.0 153.9 101.0 193 101.0 78.2 154.6 102.0 SSIS Data: Bottle C 204 102.0 78.5 155.9 102.0 215 101.0 78.1 154.3 102.0 22Mean 101.2 78.7 154.9 101.6 Day nm nm % 23s Dep 0.6% 0.8% 0.6% 0.5% 1 149.2 3.3 2.21% 2815 242 148.9 3.6 2.42% 2548 25Dep System Sizing Corrections 3 150.9 3.4 2.25% 2720 26Mean A = 101.4 nm 4 151.1 3.6 2.38% 2716 27s DepA = 0.6% 5 149.7 3.4 2.27% 2178 28Cert A Mean A = -0.7 nm Mean 150.0 3.5 2.31% 2595 29Std Dev 0.994 0.134 0.088% 252.4 30SSIS Data: Bottle A 31Analysis 32Bottle A Bottle B Bottle C 33Day nm nm % Dep Peak Uncertainty 1.5% 1.9% 1.5% 341 95.6 2.1 2.20% 2178 FWHM (SSIS) 2.3% 3.3% 2.3% 352 95.9 2.2 2.29% 2418 Peak (Dep System) 101.4 78.7 154.9 363 96.1 2.3 2.39% 2555 Peak (Dep Sys Corrected) 100.7 78.1 153.8 374 96.1 2.2 2.29% 2512 Peak (SSIS) 96 72 150 385 96.2 2.2 2.29% 1929 Measured Count 2318 2524 2595 39Mean 96.0 2.2 2.29% 2318 40Std Dev 0.239 0.071 0.070% 262.1 Compare Quantity with Limit 4142SSIS Data: Bottle B Uncertainty Limit 43FWHM Limit 44SSIS Peak 45Day nm nm % SSIS Count 461 72.6 2.4 3.31% 2297 472 71.6 2.3 3.21% 2690 Interpretation of Results 483 72.2 2.3 3.19% 2742 Bottle A Bottle B Bottle C 494 72.2 2.3 3.19% 2735 Uncertainty Pass Pass Pass 505 71.2 2.5 3.51% 2156 Pass Pass Pass 51Mean 72.0 2.4 3.28% 2524 SSIS/Dep Peak Comp 0.95 0.92 0.98 52Std Dev 0.555 0.089 0.138% 276.8 SSIS/Dep Count Comp 0.77 0.84 0.87 53A B C D E F G H I J K August 20, 2003 Bottle BBottle C Suspension Peak Diameter MeasuredPeakFWHMon WaferRelativeFWHM Count FWHM Dep Sys Corrected Peak (Info only)5.0% (SEMI M52)3.0% (SEMI M52) Dep System Count (Info only) Count Limit FWHMon WaferMeasuredPeakRelativeFWHM Quantity Count RelativeFWHMMeasured Peak FWHM onWafer Figure R2-1Example Test Results

&lt;!-- Page 19 --&gt;

SEMI M58-0704 Â© SEMI 2004 12 NOTICE: SEMI makes no warranties or representations as to the suitability of the standards set forthherein for any particular application. The determination of the suitability of the standard is solely theresponsibility of the user. Users are cautioned to refer to manufacturer's instructions, product labels,product data sheets, and other relevant literature, respecting any materials or equipment mentioned herein.These standards are subject to change without notice.By publication of this standard, Semiconductor Equipment and Materials International (SEMI) takes noposition respecting the validity of any patent rights or copyrights asserted in connection with any itemsmentioned in this standard. Users of this standard are expressly advised that determination of any suchpatent rights or copyrights, and the risk of infringement of such rights are entirely their own responsibility. Copyright by SEMIÂ® (Semiconductor Equipment and MaterialsInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction ofthe contents in whole or in part is forbidden without express writtenconsent of SEMI.

&lt;!-- Page 20 --&gt;

SEMI M59-0305 Â© SEMI 20051 SEMI M59-0305TERMINOLOGY FOR SILICON TECHNOLOGY This standard was technically approved by the Global Silicon Wafer Committee and is the directresponsibility of the North American Silicon Wafer Committee. Current edition approved by the NorthAmerican Regional Standards Committee on December 10, 2004. Initially available at www.semi.orgFebruary 2005; to be published March 2005. NOTICE: This document replaces SEMI MF1241.1 Purpose1.1 Silicon technology underlies the integrated circuit and device industry. To promote common understanding andcorrect communication between suppliers and customers and others in the field, terms used in this field should bedefined.1.2 This terminology document covers definitions of terms used in relation to semiconductor silicon crystals andwafers. 2 Scope2.1 This terminology covers terms describing attributes of silicon wafers as specified in SEMI M1 and other SEMIstandards as outlined in SEMI M1. These attributes include electrical, structural, chemical, and dimensionalcharacteristics of polished and other types of silicon wafers as well as surface defects and contamination.2.2 This terminology is applicable for use in connection with research, development, process control, inspection,and procurement of silicon material.2.3 Almost all of the terms for which definitions are listed are nouns. Unless the part of speech is given for anyparticular term, it can be assumed that the term is a noun.NOTICE: This standard does not purport to address safety issues, if any, associated with its use. It is theresponsibility of the user of this standard to establish appropriate safety and health practices and determine theapplicability of regulatory or other limitations prior to use. 3 Referenced Standards3.1 SEMI StandardSEMI M1  Specifications for Polished Monocrystalline Silicon Wafers3.2 ISO Standard1 ISO 4287/1  Surface Roughness  Terminology  Part 1: Surface and its Parameters3.3 ANSI Standard2 ANSI/ASME B46.1  Surface Texture (Surface Roughness, Waviness, and Lay)NOTICE: Unless otherwise indicated, all documents cited shall be the latest published versions. 4 Abbreviations and Acronyms4.1 AAS  atomic absorption spectroscopy, a method for analyzing for impurities.4.2 AFM  atomic force microscope, an instrument for measuring microroughness.4.3 A/N  alphanumeric.4.4 ANSI  American National Standards Institute2, the American member of ISO. 1 International Organization for Standardization, ISO Central Secretariat, 1, rue de Varemb, Case postale 56, CH-1211 Geneva 20, Switzerland.Telephone: 41.22.749.01.11; Fax: 41.22.733.34.30 Website: www.iso.ch.2 American National Standards Institute, New York Office: 25 West 43rd Street, New York, NY 10036, USA. Telephone: 212.642.4900; Fax:212.398.0023 Website: www.ansi.org.

&lt;!-- Page 21 --&gt;

SEMI M59-0305 Â© SEMI 2005 2 4.5 As  arsenic, an n-type dopant in silicon.4.6 ASTM  ASTM International,3 previously the American Society for Testing and Materials, an Americanorganization that developed standards for silicon technology between 1964 and 2002; these standards, thoughdeveloped primarily by American experts have been used world-wide.4.7 B  boron, a p-type dopant in silicon.4.8 BMD  bulk micro defect.4.9 BRDF  bi-directional reflectance distribution function.4.10 CCW  counterclockwise, rotation in the direction opposite to that of the hands of a clock.4.11 COP  crystal originated pit, a small pit or plurality of small pits introduced during crystal growth that act asan LLS.4.12 CRM  certified reference material.4.13 CVD  chemical vapor deposition, a method for producing epitaxial films.4.14 CW  clockwise, rotation in the direction of the hands of a clock.4.15 Cz  Czochralski, a type of crystal growth.4.16 DDS  difference data set, the difference between the reference data set and the sample data set.4.17 DI  deionized, generally referred to in connection with electronic grade water.4.18 DIN  Deutches Institut fr Normung,4 the German national standards organization, which has developednumerous standards for silicon during the last three decades.4.19 FPD  focal plane deviation.4.20 FQA  fixed quality area of a silicon wafer.4.21 FZ  float zone, a type of crystal growth.4.22 GBIR  the most common type of global flatness, see Appendix 1 of SEMI M1 for other types of globalflatness.4.23 GFA  gas fusion analysis, a method for measuring total oxygen in silicon.4.24 GRR  grand round robin, the international interlaboratory experiment that established IOC-88.4.25 IC  integrated circuit.4.26 ICP/MS  inductively coupled plasma mass spectroscopy, a method for analysis of impurities, not yetstandardized.4.27 IOC-88  international oxygen conversion factor-1988, the currently universally adopted conversion factorbetween the infrared absorption peak and the interstitial oxygen content in silicon.4.28 ID  identification, referring to the laser mark on silicon and other semiconductor wafers.4.29 ISO  International Organization for Standardization,1 a body recognized by the World Trade Organization asa developer of international standards, including a few applicable to silicon technology.4.30 JEIDA  Japan Electronic Industry Development Association, now JEITA4.31 JEITA  Japanese Electronic and Information Technology Industries Association,5 successor to JEIDA uponthe merging of JEIDA and the Electronic Industries Association of Japan (EIAJ), which has a committee thatdevelops standards for silicon materials and technology. 3 ASTM International, 100 Barr Harbor Drive, West Conshohocken, Pennsylvania 19428-2959, USA. Telephone: 610.832.9585, Fax:610.832.9555 Website: www.astm.org.4 Deutches Institut fr Normung e.V., Beuth Verlag GmbH, Burggrafenstrasse 4-10, D 10787 Berlin, Germany, website: www.din.de.5 Japan Electronics and Information Technology Industries Association, 3rd floor, Mitsui Sumitomo Kaijo Bldg. Annex, 11, Kanda-Surugadai3-chome, Chiyoda-ku, Tokyo 101-0062, Japan, Website: www.jeita.or.jp.

&lt;!-- Page 22 --&gt;

SEMI M59-0305 Â© SEMI 20053 4.32 JIS  Japan Industrial Standard, standards published by the Japanese Standards Association.6 4.33 LLS  localized light scatterer.4.34 LPD  light point defect, a term formerly widely used, but now superseded by the term LLS.4.35 MAE  mixed acid etchant.4.36 MCz  magnetic Czochralski, a type of crystal growth that generally yields crystals with lower oxygencontent than Cz growth.4.37 NTD  neutron transmutation doped, a method for forming high resistivity n-type silicon.4.38 OSF  oxidation induced stacking fault, a defect in silicon wafers.4.39 P  phosphorus, an n-type dopant in silicon.4.40 ppba  parts per billion atomic.4.41 ppbw  parts per billion by weight.4.42 ppma  parts per million atomic.4.43 ppmw  parts per million by weight.4.44 PSD  power spectral density.4.45 PTFE  polytetrafluoroethylene, an HF-resistant material for sample bottles, lids, and tongs.4.46 RDS  reference data set.4.47 rf  radio frequency.4.48 RPD  reference plane deviation.4.49 RSF  relative sensitivity factor, used in TXRF analysis of surface metals to relate the concentrations of avariety of elements to the calibration element.4.50 Sb  antimony, an n-type dopant in silicon.4.51 SCFM  standard cubic feet per minute.4.52 SDS  sample data set.4.53 SFQR  the most commonly used type of site flatness, see Appendix 1 of SEMI M1 for other types of siteflatness.4.54 Si  silicon.4.55 SIMS  secondary ion mass spectroscopy, a method for analysis of impurities.4.56 SPC  statistical process control.4.57 SRM  registered trademark for a CRM produced by the National Institute for Standards and Technology.4.58 SSIS  scanning surface inspection system, an automated instrument for examining the surface of siliconwafers for LLSs and XLSs.4.59 TIR  total indicator reading (also known as total indicator runout).4.60 TTV  total thickness variation.4.61 TXRF  total reflection x-ray reflectance spectroscopy, a surface metal analysis technique.4.62 VPD  vapor phase decomposition, a method for dissolving an oxide film containing impurities to beexamined by means of hydrofluoric (HF) acid vapor. 6 Japanese Standards Association, 1-24, Akasaka 4-Chome, Minato-ku, Tokyo 107-8440, Japan. Telephone: 81.3.3583.8005; Fax:81.3.3586.2014 Website: www.jsa.or.jp.

&lt;!-- Page 23 --&gt;

SEMI M59-0305 Â© SEMI 2005 4 4.63 XLS  extended light scatterer, a relatively large surface defect on silicon wafers, such as scratches andregions of high surface roughness. 5 Definitions5.1 acceptor  an impurity in a semiconductor that accepts electrons excited from the valence band, leading to holeconduction.5.2 anisotropic, adj.  exhibiting different physical properties in differing crystallographic directions.5.3 anisotropic etch  a selective etch that exhibits an accelerated etch rate along specific crystallographicdirections.5.3.1 Discussion  Anisotropic etches are used to determine crystal orientation, to fabricate micromechanicalstructures, and to facilitate dielectric component isolation.5.4 annealed wafer  wafer that has a defect (COP) free zone near the surface resulting from high temperatureannealing under a neutral or reducing atmosphere.5.5 back surface  the exposed surface opposite to that upon which active semiconductor devices have been or willbe fabricated.5.6 backseal  a film of silicon dioxide or other insulator placed over the back surface of a silicon wafer to inhibitoutdiffusion of the majority dopant impurity.5.7 backside  not preferred, use back surface.5.8 bow  the deviation of the center point of the median surface of a free, unclamped wafer from a median-surfacereference plane established by three points equally spaced on a circle with diameter a specified amount less than thenominal diameter of the wafer.5.9 carrier  an entity capable of carrying electric charge through a solid, for example, valence holes andconduction electrons in semiconductors; also known as charge carrier.5.10 chem-mechanical polish  a process for the removal of surface material from the wafer that uses chemical andmechanical actions to achieve a mirror-like surface for subsequent processing.5.11 chip  region where material has been unintentionally removed from the surface or edge of the wafer.5.12 cleavage plane  a crystallographically preferred fracture plane.5.13 concentration  relative amount of a minority constituent of a mixture to the majority constituent (forexample parts per million, parts per billion, or percent) by either volume or weight.5.14 conductivity (electrical),  \[(Î©cm)1 \]  a measure of the ease with which charge carriers flow in a material;the reciprocal of resistivity.5.14.1 Discussion  In a semiconductor, the conductivity is proportional to the product of free carrier density,electron electrical charge, and carrier mobility. Most variant of all crystal properties, conductivity can range over 13orders of magnitude. Conductivity can be locally modified by temperature, carrier injection, irradiation, or magneticfield.5.15 conductivity type  a property that identifies the majority charge carrier in the semiconductor; see also n-type,p-type.5.16 contaminant, particulate  see localized light scatterer.5.17 contamination, area  matter, unintentionally added to the surface of a wafer, of extent greater than a singlelocalized light scatterer.5.17.1 Discussion  Area contamination, a type of extended light scatterer, may be foreign matter on the wafersurface resulting from chuck marks, finger or glove prints, stains, wax or solvent residues, etc.5.18 contamination, particulate  a particle or particles on the surface of a wafer, see localized light scatterer.5.19 crack  cleavage or fracture that extends to the surface of a wafer.

&lt;!-- Page 24 --&gt;

SEMI M59-0305 Â© SEMI 20055 5.20 crater  surface feature with irregular closed ridges and smooth central regions.5.21 Crows foot  intersecting cracks in a pattern resembling a crow's foot (Y) on (111) surfaces and a cross (+)on (100) surfaces.5.22 crystal defect  departure from the ideal arrangement of atoms in a crystal.5.23 crystal indices  see Miller indices.5.24 crystal originated pit, COP  a small pit or plurality of small pits introduced during crystal growth that act asan LLS when they intersect the surface of a wafer.5.24.1 Discussion  Because they act in some ways similarly to particles when viewed with an SSIS, this defectwas originally called a crystal originated particle. Modern SSISs can, however, generally distinguish COPs fromparticles. Surface cleaning or light etching frequently increases the size and number of COPs observed, when theyare present.5.25 crystallographic notation  a symbolism based on Miller indices used to label planes and directions in acrystal as follows: plane (111) family of planes &#123;111&#125; direction \[111\] family of directions &lt;111&gt;5.26 denuded zone  a volume in a wafer, usually located just under the front surface, in which the oxygen contenthas been lowered so that the bulk microdefect (oxide precipitate) density is reduced.5.27 diameter, of a semiconductor wafer  the linear dimension across the surface of a circular wafer that containsthe wafer center and excludes flats or other peripheral fiduciary geometries.5.28 dimple  a shallow depression with gently sloping sides that exhibits a concave, spheroidal shape and isvisible to the unaided eye under proper lighting conditions.5.29 dislocation etch pit  a pit generated by a preferential etch where a dislocation meets the surface of a wafer.5.30 donor  an impurity or imperfection in a semiconductor that donates electrons to the conduction band, leadingto electron conduction.5.31 dopant  a chemical element, usually from the third or fifth columns of the periodic table, incorporated intrace amounts in a silicon crystal to establish its conductivity type and resistivity.5.32 dopant striation rings  helical features on the surface of a silicon wafer associated with local variations inimpurity concentration.5.33 doping, v.  addition of specific impurities to a semiconductor to control the electrical resistivity.5.34 edge exclusion, nominal, EE  the distance from the FQA boundary to the periphery of a wafer of nominaldimensions.5.35 edge profile  on edge contoured wafers (whose edges have been shaped chemically or mechanically), adescription of the contour of the boundary of the wafer that joins the front and back surfaces.5.36 etch  a solution, a mixture of solutions, or a mixture of gases that attacks the surfaces of a film or substrate,removing material either selectively or nonselectively.5.37 etch pit  a pit, resulting from preferential etching, localized on the surface of a wafer at a crystal defect orstressed region.5.38 extended light scatterer (XLS)  a feature larger than the spatial resolution of the inspection equipment, on orin a wafer surface, resulting in increased light scattering intensity relative to that of the surrounding wafer surface.5.38.1 Discussion  Origins of XLSs include area contamination and unresolved clusters of localized lightscatterers, such as particles or COPs. When oberved by the unaided eye, an XLS can usually be seen under high

&lt;!-- Page 25 --&gt;

SEMI M59-0305 Â© SEMI 2005 6 intensity illumination. Some SSISs have sensors for reporting XLSs. XLSs can be observed as increased hazeunder dark field conditions. Under bright field conditions, an XLS can be observed as a decrease in the intensity ofthe specularly reflected beam, sometimes called a light channel defect.5.39 extrinsic, adj.  (1) the region in the conductivity-temperature curve where the conduction in a wafer isdominated by holes or electrons from dopant atoms; (2) a process, such as extrinsic gettering, caused by factorsoutside the crystal of the wafer itself.5.40 fiducial  a flat or a notch on a wafer intended to provide a location referenced to its crystallographic axes.5.41 fixed quality area, FQA  the central area of a wafer surface, defined by a nominal edge exclusion, EE, overwhich the specified values of a parameter apply.5.41.1 Discussion  The boundary of the FQA is at all points the distance EE away from the periphery of a waferof nominal dimensions. The size of the FQA is independent of wafer diameter and flat length tolerances. For thepurposes of defining the FQA, the periphery of a wafer of nominal dimensions at a location with a notch is assumedto follow the circumference of a circle with diameter equal to the nominal wafer diameter. It may be necessary tospecify exclusion areas where the values of a specified parameter do not apply for regions like: the notch, lasermarks, or where handling/gripping devices contact the wafer.5.42 flat  a portion of the periphery of a circular wafer that has been removed to a chord; see also primary flat,secondary flat.5.43 flat diameter  the linear dimension across the surface of a semiconductor wafer from the center of the flatthrough the wafer center to the circumference of the wafer on the opposite edge along the diameter perpendicular tothe flat.5.43.1 Discussion  The flat diameter is most often associated with the primary flat. In the case of opposingprimary and secondary flats, as occurs on &#123;100&#125; n-type wafers 125 mm and smaller in diameter, the concept of flatdiameter does not apply because the diameter perpendicular to the flats does not intersect the wafer circumference.5.44 flatness  for wafer surfaces, the deviation of the front surface, expressed in TIR or maximum FPD relative toa specified reference plane when the back surface of the wafer is ideally flat, as when pulled down by a vacuum ontoan ideally clean flat chuck.5.44.1 Discussion  The flatness of a wafer may be described as either: the global flatness, the maximum value of site flatness as measured on all sites, or the percentage of sites that have a site flatness equal to or less than a specified value.NOTE 1: See Appendix 1 of SEMI M1 for a complete discussion of flatness parameters.5.45 focal plane  the plane perpendicular to the optical axis of an imaging system that contains the focal point ofthe imaging system.5.45.1 Discussion  The reference plane used by an imaging system is coincident with or parallel with the focalplane. Full field imaging systems employ coincident global focal and reference planes. Partial field imagingsystems employ either coincident site focal and reference planes or displaced site focal and global reference planes.If the reference plane is not coincident with the focal plane, it is displaced from the focal plane so that the point onthe front surface at a site center lies in the focal plane.5.46 focal plane deviation, FPD  the distance parallel to the optical axis from a point on the wafer surface to thefocal plane.5.47 four-point probe  an electrical probe arrangement for determining the resistivity of a material in whichseparate pairs of contacts are used (1) for passing current through the specimen and (2) measuring the potential dropcaused by the current.5.48 front side  not preferred; use front surface.5.49 front surface  the exposed surface upon which active semiconductor devices have been or will be fabricated.

&lt;!-- Page 26 --&gt;

SEMI M59-0305 Â© SEMI 20057 5.50 gettering  the process that immobilizes impurities at locations away from the region of the specimen to beinvestigated.5.51 global flatness  the TIR or the maximum FPD relative to a specified reference plane within the FQA.5.52 gradient, resistivity  not preferred; use resistivity variation.5.53 groove  a shallow scratch with rounded edges that is usually the remnant of a scratch not completelyremoved by polishing.5.54 haze  non-localized light-scattering resulting from surface topography (microroughness) or from denseconcentrations of surface or near-surface imperfections; see also laser light-scattering event.5.54.1 Discussion  Haze due to the existence of a collection of imperfections is a mass effect; individualimperfections of the type that result in haze cannot be readily distinguished by the eye or other optical detectionsystem without magnification. In a scanning surface inspection system, haze results in a background signal; thissignal and laser light-scattering events together comprise the signal due to light-scattering from a wafer surface.5.55 hole  a mobile vacancy in the electronic valence structure of a semiconductor that acts like a positiveelectron charge with positive mass; the majority carrier in p-type material.5.56 indent  an edge defect that extends from the front surface to the back surface of a silicon wafer.5.57 ingot  a cylinder or rectangular solid of polycrystalline or single crystal silicon, generally of slightly irregulardimensions.5.57.1 Discussion  Silicon wafers are usually sliced from cylindrical single-crystal ingots that have been ground toa uniform diameter prior to slicing.5.58 intrinsic, adj.  (1) the region in the conductivity-temperature curve where the conduction in a wafer isdominated by hole-electron pairs excited across the forbidden energy gap; (2) a process, such as intrinsic gettering,caused by factors within the crystal of the wafer itself.5.59 laser light-scattering event  a signal pulse that exceeds a preset threshold, generated by the interaction of alaser beam with a discrete scatterer at a wafer surface as sensed by a detector; see also haze.5.59.1 Discussion  In a scanning surface inspection system, the background signal due to haze and laser light-scattering events together comprise the signal due to light-scattering from a wafer surface.5.60 lay  the predominant direction of the surface texture.5.60.1 Discussion  Although the texture of polished silicon wafers is generally isotropic, some epitaxial wafersexhibit a pattern of steps and ledges when examined by atomic force microscopy at near atomic resolution.Contoured wafer edges may also exhibit lay even after polishing.5.61 light point defect, LPD  not preferred, use localized light-scatterer, LLS.5.61.1 Discussion  To some, the term light point defect implies a defective part; hence, a search was undertakenfor a more neutral term. Several were tried, and finally, despite some objection to the difficulty of saying the code,the term localized light scatterer was approved as a replacement. This term is general in nature and can refer tofeatures detected both visual inspection and by automated inspection using a scanning surface inspection system.5.62 lineage  a low-angle grain boundary resulting from an array of dislocations.5.63 localized light-scatterer, LLS  an isolated feature, such as a particle or a pit, on or in a wafer surface,resulting in increased light-scattering intensity relative to that of the surrounding wafer surface; sometimes calledlight point defect.5.63.1 Discussion  Localized light scatterers of sufficient size appear as points of light under high intensity opticalillumination; these points of light can be observed visually, but the observation is a qualitative one. Localized lightscatterers are observed by automated inspection techniques as laser-light scattering events. Automated inspectiontechniques are quantitative in the sense that scatterers with different scattering intensities can be segregated. Thepresence of LLSs does not necessarily decrease the utility of the wafer.

&lt;!-- Page 27 --&gt;

SEMI M59-0305 Â© SEMI 2005 8 5.64 lot  for the purposes of commercial exchange of silicon wafers, (a) all of the wafers of nominally identicalsize and characteristics contained in a single shipment, or (b) subdivisions of large shipments consisting of wafers asabove that have been identified by the supplier as constituting a lot.5.65 macroscratch  a scratch that is visible to the unaided eye under either incandescent (high intensity) orfluorescent (diffuse) illumination.5.65.1 Discussion  The number of macroscratches on a wafer is equal to the count of scratches seen under diffuseillumination.5.66 majority carrier  type of charge carrier constituting more than one half the total charge-carrier concentration(e.g., holes in p-type material).5.67 maximum FPD  the largest of the absolute values of the focal plane deviations.5.68 microroughness  surface roughness components with spacing between irregularities (spatial wavelength)less than about 100 m.5.69 microscratch  a scratch that is not visible to the unaided eye under fluorescent (diffuse) illumination but isvisible to the unaided eye under incandescent (high intensity) illumination.5.69.1 Discussion  The number of microscratches on a wafer is the difference of the count of scratches seen underhigh intensity illumination and the count of scratches seen under diffuse illumination.5.70 Miller indices, of a crystallographic plane  the smallest integers proportional to the reciprocals of theintercepts of the plane on the three crystal axes of unit length.5.71 minority carrier  type of charge carrier constituting less than one half the total charge-carrier concentration(e.g., electrons in p-type material).5.72 mound  on a semiconductor wafer surface, irregularly shaped projection with one or more irregularlydeveloped facets.5.73 nanotopography  the non-planar deviation of a wafer surface within a spatial wavelength range ofapproximately 0.2 mm to 20 mm.5.74 notch  an intentionally fabricated indent of specified shape and dimensions on a silicon wafer oriented suchthat the diameter passing through the center of the notch is parallel with a specified low index crystal direction.5.75 orange peel  large-featured, roughened type of wafer surface visible to the unaided eye.5.76 orientation, of a single crystal surface  the crystallographic plane, described in terms of its Miller indices,with which the surface is ideally coincident.5.76.1 Discussion  In semiconductor single crystals, where the surface of a wafer cut from the crystal usuallycorresponds closely (within a degree or several degrees) to a low index plane, such as a (100) or (111) plane, thesurface orientation is frequently described in terms of the maximum angular deviation of the mechanically preparedsurface from the low index crystallographic plane.5.77 orthogonal misorientationin wafers cut intentionally off orientation, the angle between the projection ofthe vector normal to the wafer surface onto a &#123;111&#125; plane and the projection on that plane of the nearest &lt;110&gt;direction.5.78 particle  a small, discrete piece of foreign material or silicon not connected crystallographically to thewafer.5.78.1 Discussion  Particles may be pieces of solid material or condensate from liquids or gases. Particles areobserved by automated inspection as laser light-scattering events, but they may also be observed visually under highintensity illumination as points of light or studied by other methods, including scanning electron microscopy.Particles on wafer surfaces can usually be removed by non-etching cleaning.5.79 pit  a depression in a wafer surface where sloped sides of the depression meet the surface in adistinguishable manner in contrast to the sides of a dimple, which are rounded.

&lt;!-- Page 28 --&gt;

SEMI M59-0305 Â© SEMI 20059 5.80 point defect  a localized crystal defect such as a lattice vacancy, interstitial atom, or substitutional impurity.Contrast with light point defect.5.81 preferential etch  a selective etch that etches regions of different crystal strain or conductivity at differentrates, used to delineate crystal defects or regions of differing conductivity on wafer surfaces.5.82 primary flat  the flat of longest length on the wafer, oriented such that the chord is parallel with a specifiedlow index crystal plane; sometimes called major flat.5.83 radial gradient  not preferred; use resistivity variation.5.84 reference plane  a plane defined by one of the following: three points at specified locations on the front or back surface of the wafer, the least squares fit to the front or median surface of the wafer using all points within the FQA, the least squares fit to the front surface of the wafer using all points within a site, or an ideal back surface (equivalent to the ideally flat chuck surface that contacts the wafer).5.84.1 Discussion  For flatness measurement, the specified reference plane is chosen with due regard for thecapabilities of the imaging system. Front surface or back surface reference planes should be selected depending onthe wafer mounting system. If the wafer cannot be gimbaled in the imaging system, a back surface reference planeshould be specified. For shape measurement, the reference plane to be used is spelled out in the applicable testmethod.5.85 reference plane deviation, RPD  the distance perpendicular to the reference plane between the referenceplane and the wafer surface being measured.5.86 resistivity, (electrical),, \[Î©cm\]  the measure of difficulty with which charged carriers flow through amaterial; the reciprocal of conductivity.5.86.1 Discussion  the resistivity of a semiconductor or other material is the ratio of the potential gradient (electricfield) parallel with the current to the current density.5.87 rms area microroughness, R qA  the root mean square of the topographic deviations of a surface Z(x,y) fromthe mean surface taken within the (rectangular) evaluation area Ae = L x L y.5.87.1 Discussion  The rms area microroughness is one of several statistical metrics that can be used to describesurface topography; definitions for other metrics and for such concepts as mean surface and evaluation area may befound in ANSI/ASME B46.1 and ISO 4287/1.5.87.2 The function RqA is related to a two-dimensional measurement of the surface profile as follows:2/1 0 02 dd),(1  =  x yL L eqA yxyxZAR (1) The digital approximation of RqA for a surface profile consisting of N by M data points equally spaced along the xand y directions, respectively, is:2/1 1 121   = = = M i N jijqA ZNMR (2) 5.87.3 Experimentally, the profile is always limited by the spatial bandwidth of the measurement. In the x direction,the profile length is L x divided into N equally spaced points; the lower spatial frequency limit for fx can never be lessthan 1/L x and the upper spatial frequency limit can never be greater than the Nyquist limit, N/2L x. Similarly, in the ydirection, the profile length is L y divided into M equally spaced points; the lower frequency limit for fy can never beless than 1/L y and the upper spatial frequency limit can never be greater than the Nyquist limit, M/2L y. Practicallimits to the spatial bandwidth are governed by considerations similar to those for the one-dimensional case (see5.88.4).

&lt;!-- Page 29 --&gt;

SEMI M59-0305 Â© SEMI 2005 10 5.87.4 RqA can also be estimated by integrating the two-dimensional power spectral density (PSD) function, PSD(fx ,fy), over the spatial frequency range between spatial frequencies that lie within the bandwidth of the measurement:2/12 1 2 1dd),(   =  x x y y f f f fyxyxAqA ffffPSDR (3) 5.87.5 If the surface is assumed to be isotropic and the instrument response function is neglected, the rmsmicroroughness over the spatial frequency range between f1 and f2 can also be obtained by integrating the isotropicPSD function:2/12 1d)(   = f fisoqA ffPSDR (4) where: 2/122 2 0 )( and),,(2 d),()( yx yxA yxAiso fff ffPSDf fffPSDfPSD += = =    5.88 rms microroughness, Rq  the root mean square of the surface profile height deviations Z(x) from the meanline taken within the evaluation length L.5.88.1 Discussion  Rq is one of several statistical metrics that can be used to describe a surface profile; definitionsfor other metrics and for such concepts as mean line, evaluation length, and power spectral density function, may befound in ANSI/ASME B46.1 and ISO 4287/1.5.88.2 The function Rq is related to a one-dimensional measurement of the surface profile as follows:2/1 02 d)(1 = Lq xxZLR (5) 5.88.3 The digital approximation of Rq for a profile consisting of N equally spaced points is:2/1 121 = =Ni iq ZNR (6) 5.88.4 Experimentally, the profile is always limited by the spatial bandwidth of the measurement. For a profile oflength L, consisting of N equally spaced points, the lower spatial frequency limit f1 can never be less than 1/L andthe upper spatial frequency limit f2 can never be greater than the Nyquist limit, N/2L. In practical cases, f1  2/L; theachievable value of f2 depends on instrumental parameters.5.88.5 Rq can also be estimated by integrating the one-dimensional power spectral density (PSD) function, PSD(f),over the spatial frequency range between two spatial frequencies, f1 and f2, that lie within the bandwidth of themeasurement:2/12 1d)(   = f fq ffPSDR (7) 5.88.6 In all cases, Rq must be reported together with the lower and upper limits, f1 and f2, respectively, of the spatialfrequency bandwidth over which it has been determined. Alternatively, the spatial bandwidth may be expressed interms of the upper and lower spatial wavelengths,  2 (= 1/f2) and  1 (= 1/f1), respectively.5.89 roughness  the more narrowly spaced components of surface texture.

&lt;!-- Page 30 --&gt;

SEMI M59-0305 Â© SEMI 200511 5.89.1 Discussion These components are considered within defined limits of spatial wavelength (or frequency).5.90 scan direction  the direction of successive subsites in a scanner site flatness calculation.5.90.1 Discussion  The scanner site flatness value obtained for a site may depend on scan direction.5.91 scanner site flatness  the maximum subsite TIR or the maximum subsite FPD, of a site.5.91.1 Discussion  The subsite TIR is the TIR of the portion of the subsite that falls within the FQA and withinthe site; the subsite FPD is the maximum FPD of the portion of the subsite that falls within the FQA and within thesite. The reference plane is calculated using all points within the subsite that fall within the FQA.5.91.2 Precise scanner site flatness measurement requires measurement points located closely enough to reveal thesurface topography in detail. It is recommended that the scanner site flatness be measured using a data point arraywith adjacent points separated by 1 mm or less.5.92 scratch  a shallow groove or cut below the established plane of the surface of a semiconductor wafer, with alength to width ratio greater than 5:1.5.93 secondary flat  a flat of length shorter than the primary orientation flat, whose position with respect to theprimary orientation flat identifies the type and orientation of the wafer.5.94 shallow etch pits  etch pits that are small and shallow in depth under high magnification, &gt; 200. Alsoknown as saucer pits (see also haze).5.95 shape  for wafer surfaces, the deviation of a specified wafer surface relative to a specified reference planewhen the wafer is in an unclamped condition, expressed as the range or total indicator reading (TIR) or as themaximum reference plane deviation (maximum RPD) within the specified fixed quality area.5.95.1 Discussion  This definition is analogous to the definition of flatness, which applies to the front surfacegeometry when the wafer is in the clamped condition.5.96 site  a rectangular area, on the front surface of a wafer, whose sides are parallel and perpendicular to theprimary orientation flat or to the notch bisector, and whose center falls within the FQA.5.97 site array  a set of contiguous sites.5.98 site flatness  the TIR or the maximum FPD of the portion of a site that falls within the FQA.5.98.1 Discussion  Precise site flatness measurement requires measurement points located closely enough toreveal the surface topology in detail. It is recommended that site flatness be measured using a data point array withadjacent points separated by 2 mm or less. It is also recommended that the data set used to calculate site flatnesshave data at each site corner and along each site boundary. This makes the effective site measurement area equal tothe site size.5.99 slip  a process of plastic deformation in which one part of a crystal undergoes a shear displacement relativeto another in a fashion that preserves the crystallinity of the material.5.99.1 Discussion  After preferential etching, slip lines are evidenced by a pattern of one or more parallel straightlines of dislocation etch pits that do not necessarily touch each other. On &#123;111&#125; surfaces, groups of lines areinclined at 60Â° to each other; on &#123;100&#125; surfaces, they are inclined at 90Â° to each other.5.100 sori  the difference between the maximum positive and maximum negative deviations of the front surfaceof a wafer that is not chucked from a reference plane that is a least-squares fit to the front surface.5.101 stain  area contamination that is chemical in nature and cannot be removed except through further lappingor polishing.5.101.1 Discussion  Included in this category are white stains that are seen after chemical etching as white orbrown streaks. Not included in this category are non-removable artifacts not caused by contaminants; such artifactsare frequently localized differences in surface texture.5.102 subsite, of a site  a rectangular area, Lss  W ss , on the front surface of a wafer, associated with a particularsite. The center of the subsite must be within the site. Some part of the subsite must be within or on the FQAboundary. A subsite corresponds to the instantaneous area exposed by a scanning stepper.

&lt;!-- Page 31 --&gt;

SEMI M59-0305 Â© SEMI 2005 12 5.103 surface texture  the topographic deviations of a real surface from a reference surface.5.103.1 Discussion  Surface texture includes roughness, waviness, and lay.5.104 swirl  helical or concentric features that are visible to the unaided eye after preferential etch, and appear tobe discontinuous under 100 magnification.5.105 terracing  a network of contours that are associated with pyramid-like defects on epitaxially depositedsurfaces and are related to the orientation of the surface.5.106 thermal emf  the net emf set up in a thermocouple under conditions of zero current. Also known asSeebeck emf.5.107 thickness, of a semiconductor wafer  the distance through the wafer between corresponding points on thefront and back surfaces.5.108 thickness, of an epitaxial layer  the distance from the surface of a wafer to the layer-substrate interface.5.109 tolerance  the allowable range of a specification parameter on either side of the nominal or target value.5.110 total indicator reading, TIR  the smallest perpendicular distance between two planes, both parallel with thereference plane, that encloses all points on the front surface of a wafer within the FQA, the site, or the subsite,depending on which is specified.5.111 total thickness variation, TTV  the difference between the maximum and minimum values of the thicknessof a wafer.5.111.1 Discussion  Initially, the TTV was determined by measurement at a small number of points, generallyfive or nine, but modern measurement equipment samples the wafer at relatively small intervals over its entireextent.5.112 twin boundary  a coherent planar interface that separates two parts of a crystal lattice that are related toeach other in orientation as mirror images.5.113 warp, of a semiconductor wafer  the difference between the maximum and minimum distances of themedian surface of a free, unclamped wafer from a reference plane.5.114 waviness  the more widely spaced component of surface texture.5.114.1 Discussion  Waviness may be caused by such factors as machine or work piece deflections, vibration, andchatter. Roughness may be considered as superimposed on a wavy surface 6 Symbols6.1 English Alphabetical Symbols6.1.1 r  radial dimension of wafer coordinate system with origin at the wafer center.6.1.1.1 Discussion  Note that the radial dimension associated with the edge profile template in SEMI M1 is calledx and that this dimension is positive away from the actual edge of the wafer.6.1.2 t  wafer thickness.6.1.2.1 Discussion  The wafer thickness is sometimes indicated with a capital T, but this usage is to bediscouraged because T also stands for temperature.6.1.3 x  direction of the wafer coordinate system along the diameter perpendicular to the bisector of the primaryfiducial with origin at the center and positive direction to the right when the top surface is up and the primaryfiducial is toward the operator.NOTE 2: See also 6.1.1.1.6.1.4 y  direction of the wafer coordinate system along the diameter that is the bisector of the primary fiducialwith origin at the center and positive direction to the top (away from the fiducial) when the top surface is up and theprimary fiducial is toward the operator.

&lt;!-- Page 32 --&gt;

SEMI M59-0305 Â© SEMI 200513 6.1.4.1 Discussion  Note that the y-direction associated with the edge profile template in SEMI M1 is in thevertical direction through the wafer and that this dimension is positive away from the actual surface of the wafer.6.1.5 z  direction of the wafer coordinate system through the bulk of wafer with the positive direction upwardswhen the top surface is up.NOTE 3: See also 6.1.4.1.6.2 Greek letters6.2.1   delta, difference.6.2.2  angular direction in a counter clockwise direction from the diameter perpendicular to the bisector of theprimary fiducial in the wafer coordinate system.6.2.3   micro, one millionth, usually associated with meters (m) or seconds (s).6.2.4  carrier mobility as of an electron or hole in a semiconductor.6.2.5  resistivity.6.2.6  conductivity.6.2.7 Î©  ohm, the unit of resistance, combined with a linear dimension, usually centimeter, to be the unit ofresistivity.6.3 Mathematical symbol6.3.1   multiplication sign, also sometimes indicated by a center dot () especially when separating various unitsin a group of units such as Î©cm. NOTICE: SEMI makes no warranties or representations as to the suitability of the standards set forth herein for anyparticular application. The determination of the suitability of the standard is solely the responsibility of the user.Users are cautioned to refer to manufacturer's instructions, product labels, product data sheets, and other relevantliterature, respecting any materials or equipment mentioned herein. These standards are subject to change withoutnotice.By publication of this standard, Semiconductor Equipment and Materials International (SEMI) takes no positionrespecting the validity of any patent rights or copyrights asserted in connection with any items mentioned in thisstandard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, andthe risk of infringement of such rights are entirely their own responsibility. Copyright by SEMIÂ® (Semiconductor Equipment and MaterialsInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction ofthe contents in whole or in part is forbidden without express writtenconsent of SEMI.

&lt;!-- Page 33 --&gt;

SEMI M60-0305 Â© SEMI 20051 SEMI M60-0305TEST METHOD FOR TIME DEPENDENT DIELECTRIC BREAKDOWNCHARACTERISTICS OF SiO2 FILMS FOR Si WAFER EVALUATION This test method was technically approved by the Global Silicon Wafer Committee and is the directresponsibility of the Japanese Silicon Wafer Committee. Current edition approved by the Japanese RegionalStandards Committee on January 11, 2005. Initially available at www.semi.org January 2005; to bepublished March 2005. 1 Purpose1.1 The technique outlined in this test method is for the purpose of standardizing silicon wafer characterization byGOI (Gate Oxide Integrity). For more detailed discussion of the general characterizing methods for this test, thereader is referred to 3. TZDB technique as SEMI M51 is advantageous to estimate failure rate by intrinsicbreakdown as the C mode and an accidental breakdown as the B mode. However, this test method has a highersensitivity for detecting the accidental breakdown mode than TZDB. 2 Scope2.1 This test method is for the purpose of the characterization method of silicon wafer by GOI. Thischaracterization method is outlined below2.1.1 MOS (Metal Oxide Semiconductor)  capacitor fabrication  A gate oxide film is thermally grown on asilicon wafer surface. Then, poly-Si electrodes are formed on the gate oxide film. Other metals, other than poly-silicon electrode materials, can be used, however, it shall be desirable to use an electrode that has been confirmed tohave sufficiently good characteristics for application as a gate electrode as described below.2.1.2 Electrical Characterization Evaluation  The TDDB (Time Dependent Dielectric Breakdown) characteristicsof the MOS capacitors are measured. The presence of COPs (Crystal Originated Particles) at the surface of thepolished Si substrates influences the TDDB characteristics of the gate oxide. That is, the silicon wafer is evaluatedin terms of the TDDB characteristics of the gate oxide. The test method outlined in this test method is for thepurpose of standardizing the procedure of MOS fabrication, measurement, analyses, and the report of the GOI datato interested parties. This test method is based on the results of round robin among the silicon wafer manufacturers.In general, GOI strongly depends on crystal defects, contaminations and particles on/near wafer surface. GOI alsodepends on the fabrication environment. The cleanliness of the process environment in which the MOS capacitorsare fabricated shall be evaluated to be acceptable (see 5.3).2.2 The target of this test method is to characterize silicon wafers, that is, evaluate COPs near the silicon wafersurface. The proper gate oxide thickness of the MOS samples is 2025 nm. A discussion on gate oxide thickness isgiven in a later section. Oxygen precipitates are also one of the gate oxide defect origins, however, this is beyondthe scope of this test method because the as-received wafers contain only a small amount of oxygen precipitates.Near-surface quality can be evaluated in this test. In this case, it is assumed that an oxide film thickness ofapproximately 10 nm is used. It is more difficult to categorize the accidental and intrinsic breakdowns in TZDB, asthe gate oxide thickness becomes thinner. Therefore mode classification in TDDB is more effective.2.3 For detailed discussion on sample structures used in this test method, the reader shall refer to EIA/JEDECStandard 35-1. In general, the most likely sample structures are a simple planar MOS (Metal Oxide Semiconductor)capacitor structure, various isolation structures (for example, LOCOS (LOCal Oxidation of Silicon), STI (ShallowTrench Isolation)), and FET (Field-Effect Transistor) structures. For the purpose of silicon wafer characterization,the simple planar MOS capacitor structure is the most desirable. In the case of the various isolation and FETstructures, the silicon wafer receives thermal treatments several times in the complicated sample fabrication process.Therefore, in this case it is questionable whether the characteristics of the starting Si wafer are reflected in this testmeasurement results.2.4 In this evaluation method, a constant current stress is applied to the gate oxide and time to breakdown ismeasured. The amount of charge injected until dielectric breakdown (Q bd) is also calculated. (Constant-currentTDDB: detail of measurement condition is described in a later section). The dielectric breakdown by the COPs andother defects can be evaluated from the accumulated failure distribution of Qbd. In addition, a constant-voltage

&lt;!-- Page 34 --&gt;

SEMI M60-0305 Â© SEMI 2005 2 TDDB method can be used as an evaluation of gate oxide lifetime. In this test method, the constant-current TDDBmethod is chosen, because the constant current TDDB method has less influence on parasitic resistance in ameasurement circuit than the constant-voltage TDDB method.2.5 This test method gives instructions for the procedure for characterizing mirror-polished, p-type CZ siliconwafers. Gate electrodes were negatively biased so that the silicon surface is in accumulation. Stress current shall besufficient for the gate oxide to be broken down within a finite measurement time. In addition, it is desirable to havean applied current density J within 0.01 and 0.1A/cm2.2.6 The stress gate current has to be reversed for the n-type silicon wafer.2.7 The poly-silicon film is used as gate electrode of measured MOS capacitors. The poly-silicon film can makestandard test results applicable to the testing of wafers used to fabricate integrated circuits rather than other metalelectrodes because poly-silicon electrodes are commonly used in actual devices. However, a gate electrode otherthan poly-silicon gate electrode shall be studied for applications in advanced ultralarge-scale integrated circuits. Inthis case, the new electrode material shall have the same detection sensitivity to silicon wafer defects as poly-siliconelectrode.NOTICE: This test method does not purport to address safety issues, if any, associated with its use. It is theresponsibility of the users of this test method to establish appropriate safety and health practices and determine theapplicability of regulatory or other limitations prior to use.3 Referenced StandardsNOTE 1: When there is no special direction, all the quoted documents are the newest editions.NOTE 2: When a material other than poly-silicon is used for electrodes, refer to the standard suitable for individual process.3.1 SEMI StandardsSEMI C3.6  Standard for Phosphine (PH3) in Cylinders, 99.98% QualitySEMI C3.54  Gas Purity Guideline for Silane (SiH 4)SEMI C21  Specifications and Guideline for Ammonium HydroxideSEMI C27  Specifications and Guidelines for Hydrochloric AcidSEMI C28  Specifications and Guidelines for Hydrochloric AcidSEMI C30  Specifications and Guidelines for Hydrogen PeroxideSEMI C35  Specifications and Guideline for Nitric AcidSEMI C38  Guideline for Phosphorus OxychlorideSEMI C41  Specifications and Guidelines for 2-PropanolSEMI C44  Specifications and Guidelines for Sulfuric AcidSEMI C54  Specifications and Guidelines for OxygenSEMI C59  Specifications and Guidelines for NitrogenSEMI M1  Specifications for Polished Monocrystalline Silicon WafersSEMI M51  Test Method For Characterizing Silicon Wafers by Gate Oxide Integrity.SEMI MF1241  Terminology of Silicon Technology (Reapprpved2000)SEMI MF1771  Standard Test Method for Evaluating Gate Oxide Integrity by Voltage Ramp Technique3.2 ASTM Standards1 ASTM D5127  Standard Guide for Ultra Pure Water Used in the Electronics and Semiconductor for Industry. 1 American Society for Testing and Materials, 100 Barr Harbor Drive, West Conshohocken, Pennsylvania 19428-2959, USA. Telephone:610.832.9585, Fax: 610.832.9555 Website: www.astm.org

&lt;!-- Page 35 --&gt;

SEMI M60-0305 Â© SEMI 20053 3.3 EIA/JEDEC Standards2, 3 EIA/JEDEC 35  Procedure for the Wafer-Level Testing of Thin DielectricsEIA/JEDEC 35-1  General Guidelines for Designing Test Structures for the Wafer-Level Testing of ThinDielectricsEIA/JEDEC 35-2  Test Criteria for the Wafer-Level Testing of Thin DielectricNOTICE: Unless otherwise indicated, all documents cited shall be the latest published versions. 4 Terminology4.1 Abbreviations & Acronyms4.1.1 COP  Crystal Originated Particles4.1.2 GOI  Gate Oxide Integrity4.1.3 LOCOS  Local Oxidation of Silicon4.1.4 MOS  Metal Oxide Semiconductor4.1.5 STI  Shallow Trench Isolation4.1.6 TZDB  Time Zero Dielectric Breakdown4.2 Definitions4.2.1 Many terms relating to silicon technology are defined in SEMI MF1241.4.2.2 Definitions for some additional terms are given in SEMI M1 and SEMI MF1771.4.2.3 Other terms are defined as follows:4.2.3.1 Crystal Originated Particles4 (COP)  This is the one of grown-in defects in the CZ Si wafers with anoctahedral structure. This was found as particles appeared on the silicon surface by repetition SC-15 of RCAcleaning.4.2.3.1.1 Discussion  It has been thought that the COP is one of the main origins of the GOI. The gate oxideformed on the Si surface at which the COP appears easily breaks down at the corner of the octahedral shape like at aSi trench corner6,7,8. This corner of octahedral structures is thinning the oxide films. The oxide electric fieldenhances at that place. The breakdown electric field is decreased.4.2.3.2 Failure Modes  The TDDB Weibull plot9, 10 is classified to three modes. A typical plot is shown inFigure 1.Accidental failure A-A modeA-B modeWearout breakdown W mode 2 Electronic Industries Alliance, EIA Engineering Department, Standards Sales Office, 2001 Eye Street, NW, Washington, D.C. 20006, USA.Website: www.eia.org3 Joint Electron Device Engineering Council, 2500 Wilson Blvd., Arlington, VA 22201, website: www.jedec.org4 J. Ryuta, E. Morita, T. Tanaka and Y. Shimanuki, Crystal  Originated Singularities on Si Wafer Surface after SC1 Cleaning, Jpn. J.Appl. Phys. 29(1990) L947.5 W. Kern and D. Puotinen, Clean Solution Based on Hydrogen Peroxide for Use in Silicon Semiconductor Technology, RCA Rev., 31,187(1970).6 T. Mera, J. Jablonski, K. Nagai, and M. Watanabe, Grown-in defects in silicon crystals responsible for gate oxide integrity deterioration,Ohyo-Buturi, 66(7), 728 (1997).7 K.Yamabe and K.Imai,Nonplanar Oxidation and Reduction of Oxide Leakage Currents at Silicon Corners by Rounding-off Oxidation, IEEETrans. Electron Devices, ED34, 1681(1987).8 K.Yamabe, Y.Shimada, M.Piao, T.Yamazaki, T.Otsuki, R.Takeda, Y.Ohta, S.Jimbo, and M.Watanabe, Effect of SiO 2 Thickness on DielectricBreakdown Defect Density Due to Surface CrystalOriginated Particles, J.Electrochem.Soc., 150, F42(2003).9 D. L. Crook, Method of Determining Reliability Screens for Time Dependent Dielectric Breakdown, Proc. Int. Reliability PhysicsSymposium, 1979, p.1.10 E. S. Anolick and G. R. Nelson, Low Field Time Dependent Dielectric Integrity, Proc. Int. Reliability Physics Symposium, 1978, p.8.

&lt;!-- Page 36 --&gt;

SEMI M60-0305 Â© SEMI 2005 4 Figure 1Classification in Weibull plot of TDDB result. 4.2.3.2.1 Discussion on failure modes: A-A Mode: Initial breakdown failureo This failure is caused by defects generated during gate oxide formation process such as pinholes and alsoby crystal defects such as COPs. This failure corresponds to the A mode and partly B mode failures ofTZDB. A-B Mode: Intermediate breakdown failureo This failure is caused by extrinsic defects which are not serious enough to cause the A-A mode. Thisfailure corresponds to the B mode and partly C mode failure of TZDB. W Mode: Wearout breakdowno This breakdown is also called intrinsic breakdown or fatigue breakdown, and relates to the intrinsic lifetimeof oxide films. The measurement of this breakdown shall be performed carefully because the resultdepends on measurement conditions.o Response rapidity of the measurement system has a great influence on A-A mode detection. The totalnumber of A-A and A-B mode failures is related to the crystal quality of the mirror-polished CZ Si wafers.4.2.3.3 Categorization of Breakdown Modes  boundaries of A-A/A-B modes and A-B/W modes shall be definedin advance.4.2.3.3.1 A-A/A-B Mode Boundary The detectable minimum Q bd values depend on the stress current and response speed of the measurementsystems. As stress current density increases, the charge density of the A-A/A-B mode boundary may alsoincreases. This effect shall be considered when defining the A-A/A-B mode boundary. Based on these roundrobin results, the charge density range from 0.0001C/cm2 to 0.01 C/cm2 is recommended as the A-A/A-B modeboundary.4.2.3.3.2 A-B/W mode boundary The A-B/W mode boundary is defined in terms of Weibull plots as shown in Figure RI-3. Ideally, it shall bedetermined by the intercept point of two approximation lines in the A-B and W mode ranges. If the boundarycharge density is too low (Q &lt; 1 C/cm2), one part of the A-B mode breakdown can be counted as the W mode.Otherwise, if the boundary charge density is too high (Q &gt; 4 C/cm2), one part of the W mode breakdown can becounted as the A-B mode. In both cases, we have errors in the classification of the failure mode categories, even if the measurement isaccurately carried out and appropriate Weibull plots are obtained. So, the results of this round robin indicatethat the charge density of 2 C/cm2 is recommended as the A-B/W mode boundary. To measure the failure ratesat the boundary charge density of the A-B/W modes, all samples are not necessarily broken down. If thedetermination procedure of the boundary charge density is clear, the application of a predetermined charge

&lt;!-- Page 37 --&gt;

SEMI M60-0305 Â© SEMI 20055 density will give us the approximate failure rate by the A-B mode breakdown. It is necessary to determine theclassification of failure modes in advance. This is because reliabilities depend on the devices fabricated on theSi wafer (electrode material, gate oxide thickness, operating voltage, etc.). Refer to an example of modeclassification described in Figure RI-2.4.2.3.4 Time Zero Dielectric Breakdown (TZDB)  one of the dielectric breakdown characteristic of the gate oxide.4.2.3.4.1 Discussion  To measure TZDB, oxide leakage current is monitored with an electric field applied to theMOS capacitor stepwise from 0 to 15MV/cm (for example in the case of a 25 nm-thick oxide, actual applied voltagewould be from 0 to 37.5V). The electrode is negatively biased so that the Si surface is in accumulation and theelectric field is applied effectively. Applied electric field (or voltage) is measured when the oxide leakage currentreaches a predetermined value (judgment current), in other words when the gate oxide breaks down. The influenceof COPs on gate oxide breakdown can be estimated from the distribution of breakdown electric field. 5 Summary of Method5.1 Overview  This test method consists of two parts. The first one is the fabrication of a number of similar MOScapacitors on silicon wafers, and the second one is the measurement of the electric charge injected just before thedielectric breakdown of the MOS capacitors. To measure the injected electric charge, the voltage applied to a MOScapacitor is controlled so that the current is kept constant. The voltage is monitored throughout the test, and the timefrom the beginning to a sudden voltage drop which results from the dielectric breakdown of the silicon dioxide filmis measured. The injected electric charge is the product of the measured time and the gate current density.5.2 MOS Capacitor Fabrication Process  Many MOS capacitors are formed on the test wafer. The MOSfabrication process consists of wafer cleaning, thermal oxidation, poly-Si deposition, phosphorous doping, activationheat treatment, photolithography and etching, in the case of using poly-Si electrodes. The details of the MOScapacitor fabrication process are shown in SEMI M51. When materials other than poly-silicon are used forelectrodes, the process shall be adjusted to the material used. Although thermally grown 2025 nm-thick gate oxidefilms are recommended in SEMI M51, oxide films as thin as 10 nm can be used depending on the situation.However, measurement shall be performed carefully for oxide films thinner than 3 nm, because breakdownjudgment becomes difficult under the influence of direct tunneling current. See SEMI C3.6, SEMI C3.54, SEMIC21, SEMI C27, SEMI C28, SEMI C30, SEMI C35, SEMI C38, SEMI C41, SEMI C44, SEMI C54, SEMI C59.5.3 Fabrication Environment  It is necessary to fabricate MOS capacitors in a clean room environment of 1000 orbetter class in total quality. That is, it needs to be confirmed that the A mode failure rate is 10% or less by TZDBevaluation. The A mode failure depends not only on the particle of work environment atmosphere but also on theultrapure water, fixtures, process apparatus, clean clothes, operation rules etc. Heavily contamination such asalkaline or heavy metal has an important negative effect on the GOI of the oxide.5.4 Measurement of Electric Characteristic of MOS Capacitors5.4.1 The dielectric breakdown defect density of the silicon oxide film is evaluated by constant current TDDBmeasurement of the MOS capacitors. The evaluation consists of the measurement of charge injected before thedielectric breakdown of the MOS capacitors. To measure the injected charge, voltage applied to a MOS capacitor iscontrolled so that the current is kept constant. The applied voltage is monitored throughout the test, and the time tosudden voltage drop which results from dielectric breakdown of the silicon dioxide film is measured. The amount ofthe injected charge is the product of the measured time and gate current density. The defect density of the oxidefilm is evaluated from the Weibull plot (cumulative failure rate) of the dielectric breakdown data of approximately100 MOS capacitors.

&lt;!-- Page 38 --&gt;

SEMI M60-0305 Â© SEMI 2005 6 5.4.2 Stress Current Density  For reliable measurement, a voltage/current source with a stable output wave shapeshall be used. It is necessary to stabilize the output as much as possible. In the constant current TDDBmeasurement, a constant current is continuously applied, and voltage is monitored. The dielectric breakdown isjudged by a sudden drop in the voltage monitored. If the applied stress current density is too low, the time tobreakdown will be too long to be realistic. Contrarily, too a high current density is also unsuitable because thevoltage drop in the oxide breakdown instant becomes small. Considering these factors, the recommended stresscurrent density range is from 0.01 to 0.1A/cm2.5.5 Measurement Temperature  Besides current density, the measurement temperature is also an importantparameter which determines measurement time. It is appropriate to measure in the temperature range of roomtemperature to 150C, taking into consideration the temperature tolerance of the measurement equipment. Inaddition, there are cases that since silicon wafer, stage chuck, probe, and so on, expand at a high temperature, theprobe deviates from the predetermined position, thus consideration is required when selecting probing machines.5.6 Breakdown Judgment  To measure the dielectric breakdown lifetime of an oxide film, the voltage applied to aMOS capacitor is controlled so that a current is kept constant. The applied voltage is monitored throughout the test.The dielectric breakdown of the oxide is judged by sudden voltage drop. In practice, at the dielectric breakdown theapplied voltage becomes lower than the criterion voltage defined before. The dielectric breakdown lifetime is thestress application time till breakdown. If the criterion voltage is too low, it can easily affected by noise. In contrast,the chance of missing breakdown events is increased if the criterion voltage is too high. The changes in twocontinuous measured gate voltages can be used to judge the oxide breakdown. The instant at which the voltagechange became larger than the criterion value is defined as dielectric breakdown. The same caution mentionedabove is also required in this case. In this round robin, the current density is from 0.01 to 0.1A/cm2 , the sheetresistance of the poly-silicon electrode is approximately 50 ohm/sq, gate electrode area is from 1mm2 to 10mm2,gate oxide thickness is 25nm and measurement temperature is from room temperature to 150C. In this casedielectric breakdown is determined from the changes in two continuous measured gate voltages. For example, thechange in gate voltage is larger than X criterion(%) of the former gate voltage value. Xcriterion is higher than 10%.Alternatively, dielectric breakdown is determined with the measured electric field, Eox. It is considered thatdielectric breakdown does not happen until E ox becomes Ecriterion or lower. Ecriterion is higher than 4MV/cm. Stablemeasurement results are obtained in both cases. Of course, these criterion electric fields depend on gate oxidethickness, sheet resistance and area of gate electrode, stress current, stress temperature, and so on. To detect thedielectric breakdown with the change in gate voltage as shown in Figure 2, it is desirable to determine the criterionunder each condition in advance.5.7 Estimation of Accidental Failure Rate  As mentioned before, the total number of A-A and A-B mode failuresis related to the crystal quality of the mirror polished CZ Si wafers. It takes a long time to measure the wearoutlifetime of all the MOS capacitors. If a requirement is only measurement of the accidental failure rates of the MOScapacitors on silicon wafer surface, TDDB measurement can be finished without detecting the wearout lifetimes.That is, maximum stress time, Tmax, is determined to be Qbd in the A-B mode range in advance. The cumulativefailure rate at Tmax is the total failure rate of the A-A and A-B modes. If the rough shapes of the Weibull plots of theTDDB measurement can be predicted in advance, Tmax shall be determined as to be the maximum Q bd in therelatively flat range of the A-B mode. This reason is that variation of Tmax has little influence on the evaluation oftotal accidental failure rates. This method has an advantage of that the failure rate of the A-A and A-B modes isevaluated very quickly.5.8 Constant-Voltage TDDB  The constant-voltage TDDB method is also used for a lifetime test. Measurementconditions shall be optimized for each purpose. For TDDB, an average electric field of approximately 10MV/cm isrequired. Therefore, the effective electric field applied to an oxide film is influenced by a series resistance. Thus,the constant current TDDB is more suitable.

&lt;!-- Page 39 --&gt;

SEMI M60-0305 Â© SEMI 20057 Drop of appliedgate voltage atbreakdown Breakdown judgementvoltage level Applied Gate Voltage (V)Time (sec) Drop of appliedgate voltage atbreakdown Breakdown judgementvoltage level Applied Gate Voltage (V)Time (sec)NOTE: A typical applied gate voltage as a function of stress time and a relationship between a drop of the applied gate voltage atdielectric break-down and breakdown judgment voltage level.Figure 2 6 Significance and Use6.1 This standard gives the procedure for characterizing mirror-polished, p-type CZ silicon wafers using thedielectric breakdown defect densities of the gate oxide thermally grown on them. The MOS capacitors shall beformed in accordance with the fabrication processes described in 5 and SEMI M51. This reason is because theoxide characteristics depend on the fabrication processes. If MOS capacitors would be formed with differentfabrication processes, it is desirable to confirm that these GOI results are similar to those of the MOS capacitorsformed by the fabrication processes described above. Particularly, the electrode material of the MOS capacitors hasa great influence on the dielectric breakdown of the gate oxide. Poly-silicon is specified as the electrode material inthis standard. The test with the poly-silicon gate electrode gives us the test results directly applicable to the wafersfor the integrated circuits rather than other metal electrodes, because poly-silicon electrodes are commonly used inactual devices. Of course other materials are also available for electrodes. Where other electrode material is used,an appropriate method for each case and the correlation data between poly-silicon and the other material shall beprepared.6.2 It is well known that both the silicon surface morphology and the cross-sectional structure at the pattern edge ofthe active region of the MOS devices influence the dielectric breakdown of the gate oxide. Various types ofcontaminants also influence the dielectric breakdown of the gate oxide. The extent of contamination by alkalinemetals, heavy metals or organic particles increases, as the sample fabrication process progresses.6.2.1 The electrode area and total number of MOS capacitors shall be chosen to be suitable for the purpose of thetest. The suitable gate area for the constant current TDDB measurement depends on the applied stress (i.e. inducedcurrent). If the gate electrode area is too large, parasitic resistance of the gate electrode disturbs uniform applicationof stress current to gate oxide. That is, too a high current density leads to nonuniform stress on gate oxide. As aresult, the reliability of the measurement is reduced. The gate oxide with a defect density is able to be evaluatedusing two sets of MOS capacitors. Although the gate area and total number of MOS capacitors have the sameproduct, one set consists of many capacitors with a small gate area and the other set consists of a few of capacitorswith a large gate area. The TDDB evaluations using the former are more desirable than those using the latter. Inthis round robin, where a polycrystalline silicon thickness is 300 nm, sheet resistance is 50Î©/ and gate area issmaller than 5 mm2, reasonable TDDB results were obtained. 7 Interferences7.1 Since this is a DC measurement, care must be taken to make sure that the silicon wafer has a low-resistanceohmic contact. There must be no dielectric film on the back surface, e.g., silicon oxide, in order to effectively applya voltage bias to the gate oxide. It is not necessary for this to be carried out with a metallic contact on the backsurface of the wafer under test. However, when the vacuum chucking is weak, care must be taken because of thepossibility that the dielectric breakdown of the gate oxide is not accurately judged due to an increase in parasiticresistance. It is strongly suggested that testing be carried out with a current polarity such that the silicon surface willbe in accumulation below the gate oxide, that is, negative voltages for p-type silicon wafers. If the polarity of thevoltage is chosen to be in the reverse direction, the breakdown voltage may not be accurately measured due to thepresence of a depletion layer below the gate oxide. Controls of electrical noise in this test method are crucial to the

&lt;!-- Page 40 --&gt;

SEMI M60-0305 Â© SEMI 2005 8 proper identification of the failure criteria. It is possible that rapid voltage changes at the dielectric breakdown ofthe gate oxide cause electrical noise. There is a possibility that this noise leads to misjudgments of the oxidebreakdown. So it is desirable to confirm that oxide breakdown occurred. For example after the TDDBmeasurement has been completed, the samples are measured to confirm their insulation. Mechanical stress due tothe exploring probe can influence the measurement results, because the exploring probe is in contact with the gateelectrode directly on the gate oxide. The actual results obtained depend somewhat on the sample fabricationprocess. Care must be taken to ensure consistent processing. Wafer temperature during testing shall be clearlydefined. Large temperature variations might have an impact on results.7.1.1 Precaution  Since the voltages and currents involved are potentially dangerous, appropriate means ofpreventing the operator from coming into contact with the exploring probe or other charge surfaces shall be in placebefore testing. This standard does not include any clauses relating to the safety and sanitation of the environment.Those who intend to implement this standard shall consider appropriate means to prevent any accidents or disasters,as well as taking responsibility for maintaining a state of safety, health and hygiene for users. 8 Sampling8.1 Sampling is the responsibility of the user of this test method. However, if testing is carried out as part of acomparison or a correlation, all participants shall agree upon sampling in advance.NOTE 3: Refer to the appendix of JEDEC standard No.35 for good discussion of sampling plan statistics. 9 Apparatus9.1 SEMI M51 and SEMI M1771 shall be applied for measurement equipment such as current/voltage source unitsand manual probing machines 10 Procedure10.1 Fabrication of MOS Capacitors10.1.1 Refer to SEMI M51, introducing poly-silicon as an electrode material. Where another electrode material isused, an appropriate method for each case and the correlation data between poly-silicon and the other material shallbe prepared.10.2 Measurement10.2.1 Before measurement, record the following information for each sample: date, time, operator, sample ID,oxide thickness, gate area, gate material, oxidation condition, conductivity type (p or n), equipment ID, andcomments.10.2.2 Decide on measurement parameters and record them. Constant current is applied in this test method. Theparameters include stress current density (J), measurement interval (Tint), maximum stress time (Tmax), gate area (S),judgment voltage of breakdown (V bd), measurement temperature, the number of capacitors to be measured and amap of the capacitors.10.2.3 Set a tungsten exploring probe at the starting position.10.2.4 Set the exploring probe on a new MOS capacitor at the next position.10.2.5 Set the accumulated time to zero (T (0) = 0). Record the oxide leakage current and the voltage.10.2.6 Set the stress current to the designated point. Monitor the time (t) and the voltage (Vt) from the start.10.2.7 If the applied time is equal to or greater than the maximum stress time(t â‰¥ Tmax), record the maximum stresstime (Tmax) as the breakdown time (Tbd) along with the MOS address, and proceed to 10.2.8. If t is less than Tmax,proceed to the next step.10.2.8 Check to see if the voltage Vt has reached the judgment voltage of breakdown (Vbd). If so, record the time(t), along with each MOS address, as the breakdown time (Tbd), stop applying the stress current, and proceed to10.2.9. If not, repeat from 10.2.6.

&lt;!-- Page 41 --&gt;

SEMI M60-0305 Â© SEMI 20059 10.2.9 Check to see if there are any more MOS capacitors to be measured. If so, repeat from 10.2.4 until all MOScapacitors have been tested. A contact probe for all measuring points eliminates the need for repeat of themeasurement, and proceeds to the next wafer.10.2.10 Report the results.10.2.11 Figure 3 shows a flow diagram outlining the procedure for this test method.10.2.12 For the judgment method of breakdown, not only fixed V bd but variation in voltage (V) monitored couldbe used.10.2.13 Figure 4 shows a flow diagram outlining the procedure for the test method when the judgment ofbreakdown by drop in voltage (V) is adopted.

&lt;!-- Page 42 --&gt;

SEMI M60-0305 Â© SEMI 2005 10 Record Sample ID Determine Test ParameterJ, Tint ., Tmax, Vbd Probe New Cap. Set = 0 Measure t, Vt t &gt; Tmax Vt &gt; Vbd Record MOS ID &JStop & T bd = T max More Cap. onWafer? Report Result Yes NoNo Yes Yes No Record MOS ID &J Stop & T bd = Vt Force J ( I = J/Area) Wait Tint . Figure 3Flow Diagram Outline (1)

&lt;!-- Page 43 --&gt;

SEMI M60-0305 Â© SEMI 200511 R eco rd Sa m p le ID D eterm ine T est P aram eterJ, T int ., T m ax,  V P robe N ew C ap. Set = 0 M easure V ini V ini &lt; V bd T &gt; T m ax R ecord M O S ID & JStop & T bd = T in i M o re C ap . onW afer? R eport R esult Y esN o N o Y es Y esN o R ecord M O S ID & JStop & T bd = V t Force J ( I = J/A rea) W ait T int . M easure V i V i V i-1&lt;  V Force J ( I = J/A rea) W ait T int . R ecord M O S ID& J stop & T bd =T m ax N o Y es Figure 4Flow Diagram Outline (2)

&lt;!-- Page 44 --&gt;

SEMI M60-0305 Â© SEMI 2005 12 11 Calculations11.1 Current and Current Density11.1.1 To calculate current(I) from current density(J), multiply the current density by the area of gate area(S) asfollows:Symbolically:I = J  S (1)Example: Given a current density(J) of 1A/cm2 and a gate area(S) of 10 mm2 , the current would be 100nA.Similarly, compute current density(J, \[A/cm2 \]) from measured current(I, \[A\]) and area (S, \[cm2\]) using.J = I / S \[A/cm2\] (2)11.2 Voltage and Electric Field Strength11.2.1 To calculate voltage(V) from an electric field(E), multiply the electric field strength by the gate oxidethickness(T ox) as follows:Symbolically:V = E  Tox (3)where:Tox = Gate oxide thickness, cm.Example: Given an electric field(E) of 15 MV/cm and a gate oxide thickness(Tox) of 25nm, the voltage would be37.5 V.Similarly, compute electric field (E, \[MV/cm\]) from measured voltage(V, \[V\]) and gate oxide thickness(Tox, \[cm\])using.E = V / Tox \[MV/cm\] (4)11.3 Oxide Voltage11.3.1 Neglect the flatband voltage shift. The flatband voltage shift is due to gate-substrate work functiondifference\[ms\] and oxide fixed charge\[Qf \]. Although it is better to consider this flatband voltage shift, its influenceon the oxide film thickness in the range recommended in this test method is small.11.4 Calculation of Defect Density11.4.1 Calculate the defect density using the following equation based on the Poisson distribution assumption of thedielectric breakdown defects (see Standard EIA/JEDEC 35):ox =  ln (1  F) / S (5)Hereox = Defect density (defects/cm2) ,F = Failure fraction for each oxide breakdown mode ,and S = Capacitor gate area (cm2).Example: Given a total of 100 MOS capacitors tested, with 30 accidental-mode-failed capacitors and a gate area of10 mm2 , the defect density would be as follows:ox =  ln ( 1  ( 30 / 100 ) ) / 0.1= 3.6 defects/cm2 (6)

&lt;!-- Page 45 --&gt;

SEMI M60-0305 Â© SEMI 200513 11.5 Weibull Distribution11.5.1 To convert cumulative percent to Weibull format (sometimes referred to as smallest extreme valueprobability distribution III), use the following equation:ln (  ln ( 1  F ) ) (7)11.6 Where ln is the natural log operator and F is a percent of the cumulative failures. Care shall be taken so that Fis never exactly 1 since this will be in an undefined situation. 12 Report12.1 Report the following for each wafer, as appropriate for the test conditions and as agreed upon by the parties tothe test.12.1.1 Test Description12.1.2 Date12.1.3 Time12.1.4 Operator12.1.5 Measurement system ID12.1.6 Sample lot ID12.1.7 Wafer ID12.1.8 Average oxide thickness12.1.9 Gate area (cm2 )12.1.10 Gate material12.1.11 Oxidation parameters12.1.12 Type of wafer (Ex: n or p)12.1.13 Applied stress parameters12.1.14 Test temperature12.1.15 Process comment12.1.16 Capacitor ID such as adress12.1.17 V-T characteristic data12.1.18 Breakdown time12.1.19 Weibull plot of Qbd12.1.20 Average, median and maximum Q bd12.1.21 Breakdown mode yield12.1.22 Breakdown mode map or Tbd / Q bd map12.1.23 Result of calculated defect density

&lt;!-- Page 46 --&gt;

SEMI M60-0305 Â© SEMI 2005 14 RELATED INFORMATION 1OUTLINE OF ROUND ROBIN NOTICE: This related information is not an official part of SEMI M60 and was derived from the GOI Task Force.This round robin was conducted among Shin-Etsu Handotai Co., Ltd., Komatsu Electronic Metals Co., Ltd.,Toshiba Ceramics Co., Ltd., Sumitomo Mitsubishi Silicon Corporation and MEMC Japan Ltd. R1-1 MOS StructureR1-1.1 Gate Oxide ThicknessR1-1.1.1 In this round robin, we evaluated the constant current TDDB (TDDB) of MOS capacitors with a gateoxide film thickness of 25 nm on mirror-polished, p-type, CZ silicon wafers. In the TDDB evaluation, a negativeconstant current was applied, and T bd was measured. R1-2 Correlation between TZDB and TDDBR1-2.1 Correlation Between TZDB and TDDBR1-2.1.1 A correlation between TZDB and TDDB is shown in Figure RI-1. This result is based on round robin.This figure is shown by defect densities of the TZDB and TDDB measurements. The defect densities of TDDB aregenerally higher than those of TZDB. This result is shown that the sensitivity to dielectric breakdown defect ofTDDB measurement is higher than that of TZDB measurement. R1-3 Classification of Breakdown modeR1-3.1 In Figure RI-2, a typical cumulative failure fraction is shown as a function of charge injected beforebreakdown. Such a plot is called the TDDB Weibull plot. In the Weibull plot of the TDDB result, the breakdownevents are categorized into the following three modes.R1-3.2 A-A Mode  Initial Breakdown FailureR1-3.2.1 Integrity of the oxide films in this mode is very low. There are COPs or oxygen precipitates other thanparticles, alkaline and metallic contamination at the Si surface of the MOS capacitors in this category. Classificationof this mode with the following A-B mode is performed at a small amount of injected charge, Qa , as illustrated inFig RI-2. For example, the classification charge, Qa , was 0.01C/cm2 in this round robin. This failure is caused bydefects generated during formation of the gate oxide such as pinholes and also by crystal defects such as COPs.That is, this failure corresponds to the A mode and partial B mode failure of TZDB.R1-3.3 A-B Mode  Intermediate Breakdown FailureR1-3.3.1 This failure occurs in the intermediate time range from initial breakdown failure to wearout breakdown.This failure is caused by extrinsic defects. This failure corresponds to the B mode and partial C-mode failure ofTZDB.R1-3.4 W Mode  Wearout BreakdownR1-3.4.1 This breakdown is also called intrinsic breakdown or wearout breakdown, and related to the intrinsiclifetime of oxide films. The failure fraction steeply increases as shown in Figure R1-2. The measurement of thisbreakdown should be performed carefully because the result depends on measurement conditions.R1-3.4.2 Classification of the accidental and wearout modes, that is, the A-B and W modes, is far from easybecause the W mode gradually shifts toward the A-B mode as shown in Figures R1-3, R1-5 and R1-6. It isstatistically supported that the Weibull plot is straight in the W mode region. The regression straight line has thecorrelation coefficient higher than 0.9 with the experimental data. When the A-B mode breakdown events are addedto the breakdown data, a correlation coefficient of the data and its straight line approximation decreases. Thischaracteristic to determine the classification of the accidental and wearout modes can be used. In this round robin,the classification of the injected charge density, Qw , was determined as follows. A regression straight line in theinjected charge density range of higher than Qw was obtained by the least square method. The recommendedcorrelation coefficient is higher than 0.95. Qw is 2C/cm2 in Figure R1-4. In a different manner, the cross point oftwo regression straight lines in the A-B and W mode breakdown ranges was read as Qw .

&lt;!-- Page 47 --&gt;

SEMI M60-0305 Â© SEMI 200515 R1-4 Dependence of Stress Current DensityR1-4.1 In this TDDB measurement, the stress electric field was applied so as to keep the oxide leakage currentconstant. The applied voltage was monitored at the constant time interval. A stress current of 0.001 A/cm2 or lessleads to uselessly long measurement time.R1-4.2 On the other hand, too high a current density leads to nonuniform application of the stress voltage to thegate oxide. That is, the reliability of the measurement is reduced.R1-4.3 In this round robin, the applied stress condition is shown in Table R1-1.R1-4.4 The Weibull plot obtained in this round robin is shown in Figure R1-5. The Q bd values and the accidentalfailure rates are shown in Table R1-2. The Qbd clearly depended on the stress current in the stress range of thisround robin. The Q bd decreased with increasing stress current density, though the difference of the failure rates isslight. The failure rates in this result were defined by the sum of the accidental initial and intermediate modes inFigure R1-2. The classification between intermediate (A-B mode) and wearout (W mode) breakdowns wasperformed at the injected charge density of 2C/cm2.R1-4.5 The total accidental failure rates, that is, the sum of the A-A and A-B modes, were not influenced by thecurrent density in this round robin condition. Therefore, the recommended stress current density range is from 0.1 to0.01A/cm2 . R1-5 Dependence of Measurement TemperatureR1-5.1 On the other hand, in this TDDB measurement, the stress temperature is an important parameter. The Q bddepended on the stress temperature. Too high a temperature degrades the measurement system. In the stresstemperature range of room temperature to 125C, systematic TDDB data were obtained. The recommended stresstemperature is 125C or less.R1-5.2 The stress conditions in this round robin are shown in Table R1-1. In this table, the accidental failure ratewas defined by the sum of the initial and intermediate breakdowns in Figure R1-2. In this case, the classifications ofthe A-B and W modes were defined as follows:125C2C/cm2 85C5C/cm2 25C (r.t.)10C/cm2 R1-5.3 The Q bd depended on the stress temperature in this round robin condition. However, the sum of theaccidental A-A and A-B breakdown modes was independent of stress temperature. Therefore, taking intoconsideration the above practical factors, the reasonable stress temperature range is from room temperature to125C.

&lt;!-- Page 48 --&gt;

SEMI M60-0305 Â© SEMI 2005 16 0 5 10 15 0 10 20TDDB defect density(cm-2) TZDB B-mode defect density(cm-2) Figure R1-1Correlation of Defect Densities of TZDB and TDDB Measurements Qbd Weibull Initial Breakdown Wearout Breakdown Intermediate Breakdown Q alog QBDQbd Weibull Initial Breakdown Wearout Breakdown Intermediate Breakdown Q aQbd Weibull Initial Breakdown Wearout Breakdown Intermediate Breakdown Q alog QBD Figure R1-2Classification of TDDB Breakdown Mode

&lt;!-- Page 49 --&gt;

SEMI M60-0305 Â© SEMI 200517 -5.00-4.00-3.00-2.00-1.000.001.002.003.00 1.E-02 1.E-01 1.E+00 1.E+01 1.E+02Qbd (C/cm 2) Ln(-Ln(1-F)) 1mm21mm21mm25mm25mm25mm210mm210mm210mm2 Figure R1-3Capacitor Area Dependence of QBD . J=0.1A/cm2, 125C. Table R1-1 Measurement Condition of Constant Current StressTDDB for Round Robin. J stress (Acm2) Temp.(C)0.1 RT/80/1250.05 1250.01 125 Figure R1-4Gate Area Dependence of CCS-TDDB Measurement at 125C, 100mA/cm 2 in the W-mode Range of 2C/cm 2or more. High Linearity in All TDDB Results Was Obtained in the W-mode Region. -5.00-4.00-3.00-2.00-1.000.001.002.003.00 0.1 1 10Q bd (C /cm 2) Ln(-Ln(1-F)) 1m m 21m m 21m m 25m m 25m m 25m m 210m m 210m m 210m m 2

&lt;!-- Page 50 --&gt;

SEMI M60-0305 Â© SEMI 2005 18 J (A/cm 2 ) Failure (%) Qbd (C/cm 2 )at Weibull = 0 0.01 15.4 5.9 0.05 15.0 5.4 0.1 14.7 5.2 -5-4-3-2-10123 1.E-02 1.E-01 1.E+00 1.E+01 1.E+02Qbd (C/cm2) Ln(-Ln(1-F)) 10mA10mA10mA50mA50mA50mA100mA100mA100mA Figure R1-5Current Density Dependence of QBD . 1mm2, 125C -5.00-4.00-3.00-2.00-1.000.001.002.003.00 1.E-02 1.E-01 1.E+00 1.E+01 1.E+02Qbd (C/cm 2) Ln(-Ln(1-F)) R.TR.TR.T85C85C85C125C125C125C Figure R1-6Temperature Dependence of QBD . J=0.1A/cm2, 125C Table R1-2 Current Density Dependence of Q BD. (Area = 1mm2 , Temperature = 125C)

</PdfSplitView>
