
---------- Begin Simulation Statistics ----------
final_tick                               124287507000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 154793                       # Simulator instruction rate (inst/s)
host_mem_usage                                4423616                       # Number of bytes of host memory used
host_op_rate                                   301007                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   129.20                       # Real time elapsed on the host
host_tick_rate                              961961197                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    19999534                       # Number of instructions simulated
sim_ops                                      38890740                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.124288                       # Number of seconds simulated
sim_ticks                                124287507000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               68                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             21                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              21                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     68                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    9999534                       # Number of instructions committed
system.cpu0.committedOps                     19444904                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             24.858646                       # CPI: cycles per instruction
system.cpu0.discardedOps                      6689804                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1503328                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2022                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                   10503332                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                        40539                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                      215582424                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.040227                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    4149310                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          176                       # TLB misses on write requests
system.cpu0.numCycles                       248574879                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               2098      0.01%      0.01% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                8734225     44.92%     44.93% # Class of committed instruction
system.cpu0.op_class_0::IntMult                   641      0.00%     44.93% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1317      0.01%     44.94% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                  190      0.00%     44.94% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     44.94% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                   96      0.00%     44.94% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     44.94% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     44.94% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     44.94% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     44.94% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     44.94% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   916      0.00%     44.94% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     44.94% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                   943      0.00%     44.95% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     44.95% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1230      0.01%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                  850      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 388      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::MemRead                199685      1.03%     45.99% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               133413      0.69%     46.68% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead             1610      0.01%     46.68% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite        10367302     53.32%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                19444904                       # Class of committed instruction
system.cpu0.tickCycles                       32992455                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   30                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               68                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             21                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              21                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     68                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     19445836                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             24.857501                       # CPI: cycles per instruction
system.cpu1.discardedOps                      6690133                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1503395                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2016                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                   10503865                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        40541                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                      215581382                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.040229                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    4149519                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          178                       # TLB misses on write requests
system.cpu1.numCycles                       248575014                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               2098      0.01%      0.01% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                8734625     44.92%     44.93% # Class of committed instruction
system.cpu1.op_class_0::IntMult                   641      0.00%     44.93% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1317      0.01%     44.94% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                  190      0.00%     44.94% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     44.94% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                   96      0.00%     44.94% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     44.94% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     44.94% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     44.94% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     44.94% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     44.94% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   916      0.00%     44.94% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     44.94% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                   943      0.00%     44.95% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     44.95% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1230      0.01%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                  850      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 388      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::MemRead                199685      1.03%     45.99% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               133413      0.69%     46.68% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead             1610      0.01%     46.68% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite        10367834     53.32%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                19445836                       # Class of committed instruction
system.cpu1.tickCycles                       32993632                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   30                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2600917                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5202892                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2653323                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          187                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5306711                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            187                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               8824                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2592313                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8604                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2593151                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2593151                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8824                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7804867                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      7804867                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7804867                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    332434432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    332434432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               332434432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2601975                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2601975    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2601975                       # Request fanout histogram
system.membus.reqLayer4.occupancy         16731433500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              13.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        13558582000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 124287507000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      4140385                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4140385                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4140385                       # number of overall hits
system.cpu0.icache.overall_hits::total        4140385                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst         8882                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          8882                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst         8882                       # number of overall misses
system.cpu0.icache.overall_misses::total         8882                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    243234500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    243234500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    243234500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    243234500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4149267                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4149267                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4149267                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4149267                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.002141                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002141                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.002141                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002141                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 27385.104706                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 27385.104706                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 27385.104706                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 27385.104706                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks         8866                       # number of writebacks
system.cpu0.icache.writebacks::total             8866                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst         8882                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         8882                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst         8882                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         8882                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    234352500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    234352500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    234352500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    234352500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.002141                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.002141                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.002141                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.002141                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 26385.104706                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 26385.104706                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 26385.104706                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 26385.104706                       # average overall mshr miss latency
system.cpu0.icache.replacements                  8866                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4140385                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4140385                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst         8882                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         8882                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    243234500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    243234500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4149267                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4149267                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.002141                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002141                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 27385.104706                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 27385.104706                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst         8882                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         8882                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    234352500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    234352500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.002141                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.002141                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 26385.104706                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 26385.104706                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 124287507000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999888                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4149267                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             8882                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           467.154582                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999888                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999993                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         33203018                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        33203018                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124287507000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124287507000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 124287507000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124287507000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 124287507000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124287507000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      9364137                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         9364137                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      9364137                       # number of overall hits
system.cpu0.dcache.overall_hits::total        9364137                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2617148                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2617148                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2617148                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2617148                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 224898793500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 224898793500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 224898793500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 224898793500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     11981285                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     11981285                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     11981285                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     11981285                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.218436                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.218436                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.218436                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.218436                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 85932.776251                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 85932.776251                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 85932.776251                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 85932.776251                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1303412                       # number of writebacks
system.cpu0.dcache.writebacks::total          1303412                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      1299380                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1299380                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      1299380                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1299380                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1317768                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1317768                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1317768                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1317768                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 111151731000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 111151731000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 111151731000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 111151731000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.109986                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.109986                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.109986                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.109986                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 84348.482434                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 84348.482434                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 84348.482434                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 84348.482434                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1317751                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1484392                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1484392                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data        16402                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16402                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    428048000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    428048000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1500794                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1500794                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.010929                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010929                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 26097.305207                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26097.305207                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          302                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          302                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data        16100                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        16100                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    398497000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    398497000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.010728                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.010728                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 24751.366460                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 24751.366460                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      7879745                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7879745                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2600746                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2600746                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 224470745500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 224470745500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     10480491                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     10480491                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.248151                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.248151                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 86310.137745                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 86310.137745                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1299078                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1299078                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1301668                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1301668                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 110753234000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 110753234000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.124199                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.124199                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 85085.623984                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 85085.623984                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 124287507000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999895                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           10681904                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1317767                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.106064                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999895                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999993                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         97168047                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        97168047                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124287507000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON 124287507000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124287507000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4140576                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4140576                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4140576                       # number of overall hits
system.cpu1.icache.overall_hits::total        4140576                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         8900                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          8900                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         8900                       # number of overall misses
system.cpu1.icache.overall_misses::total         8900                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    234411000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    234411000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    234411000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    234411000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4149476                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4149476                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4149476                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4149476                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002145                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002145                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002145                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002145                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 26338.314607                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 26338.314607                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 26338.314607                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 26338.314607                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         8884                       # number of writebacks
system.cpu1.icache.writebacks::total             8884                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         8900                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         8900                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         8900                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         8900                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    225511000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    225511000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    225511000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    225511000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002145                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002145                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002145                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002145                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 25338.314607                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 25338.314607                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 25338.314607                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 25338.314607                       # average overall mshr miss latency
system.cpu1.icache.replacements                  8884                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4140576                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4140576                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         8900                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         8900                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    234411000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    234411000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4149476                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4149476                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002145                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002145                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 26338.314607                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 26338.314607                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         8900                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         8900                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    225511000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    225511000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002145                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002145                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 25338.314607                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 25338.314607                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 124287507000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999883                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4149476                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             8900                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           466.233258                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999883                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999993                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         33204708                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        33204708                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124287507000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124287507000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 124287507000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124287507000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 124287507000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124287507000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9364701                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9364701                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9364701                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9364701                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2617185                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2617185                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2617185                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2617185                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 224912139000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 224912139000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 224912139000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 224912139000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11981886                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11981886                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11981886                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11981886                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.218428                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.218428                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.218428                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.218428                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 85936.660572                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 85936.660572                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 85936.660572                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 85936.660572                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1303639                       # number of writebacks
system.cpu1.dcache.writebacks::total          1303639                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1299347                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1299347                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1299347                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1299347                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1317838                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1317838                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1317838                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1317838                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 111157192000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 111157192000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 111157192000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 111157192000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.109986                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.109986                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.109986                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.109986                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 84348.145978                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 84348.145978                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 84348.145978                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 84348.145978                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1317822                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1484453                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1484453                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        16408                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        16408                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    418622500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    418622500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1500861                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1500861                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.010932                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010932                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 25513.316675                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 25513.316675                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          302                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          302                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        16106                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        16106                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    388950000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    388950000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.010731                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.010731                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 24149.385322                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 24149.385322                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      7880248                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7880248                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2600777                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2600777                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 224493516500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 224493516500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     10481025                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     10481025                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.248141                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.248141                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 86317.864431                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 86317.864431                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1299045                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1299045                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1301732                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1301732                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 110768242000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 110768242000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.124199                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.124199                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 85092.969982                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 85092.969982                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 124287507000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999891                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10682539                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1317838                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.106109                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           193500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999891                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999993                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         97172926                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        97172926                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124287507000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON 124287507000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124287507000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                7148                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               18384                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                7323                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               18558                       # number of demand (read+write) hits
system.l2.demand_hits::total                    51413                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               7148                       # number of overall hits
system.l2.overall_hits::.cpu0.data              18384                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               7323                       # number of overall hits
system.l2.overall_hits::.cpu1.data              18558                       # number of overall hits
system.l2.overall_hits::total                   51413                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1734                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1299384                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1577                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1299280                       # number of demand (read+write) misses
system.l2.demand_misses::total                2601975                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1734                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1299384                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1577                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1299280                       # number of overall misses
system.l2.overall_misses::total               2601975                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    141521000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 108911326000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    130805500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 108914470500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     218098123000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    141521000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 108911326000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    130805500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 108914470500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    218098123000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst            8882                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1317768                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            8900                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1317838                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2653388                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst           8882                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1317768                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           8900                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1317838                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2653388                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.195226                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.986049                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.177191                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.985918                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.980624                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.195226                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.986049                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.177191                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.985918                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.980624                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81615.340254                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 83817.659753                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 82945.783133                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 83826.789068                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83820.222331                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81615.340254                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 83817.659753                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 82945.783133                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 83826.789068                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83820.222331                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2592313                       # number of writebacks
system.l2.writebacks::total                   2592313                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         1734                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1299384                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1577                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1299280                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2601975                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1734                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1299384                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1577                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1299280                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2601975                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    124181000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  95917486000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    115035500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  95921670500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 192078373000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    124181000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  95917486000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    115035500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  95921670500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 192078373000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.195226                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.986049                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.177191                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.985918                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.980624                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.195226                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.986049                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.177191                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.985918                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.980624                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71615.340254                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 73817.659753                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 72945.783133                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 73826.789068                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73820.222331                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71615.340254                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 73817.659753                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 72945.783133                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 73826.789068                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73820.222331                       # average overall mshr miss latency
system.l2.replacements                        2601083                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2607051                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2607051                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2607051                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2607051                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        17750                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            17750                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        17750                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        17750                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           21                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            21                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             5116                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             5133                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10249                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1296552                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1296599                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2593151                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 108677198000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 108691583500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  217368781500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1301668                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1301732                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2603400                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.996070                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.996057                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.996063                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 83820.161474                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 83828.217899                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83824.189760                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data      1296552                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1296599                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2593151                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  95711678000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  95725593500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 191437271500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.996070                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.996057                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.996063                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 73820.161474                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 73828.217899                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73824.189760                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          7148                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          7323                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              14471                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1734                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1577                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3311                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    141521000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    130805500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    272326500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst         8882                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         8900                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          17782                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.195226                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.177191                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.186200                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81615.340254                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 82945.783133                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82249.018423                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1734                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1577                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3311                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    124181000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    115035500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    239216500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.195226                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.177191                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.186200                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71615.340254                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 72945.783133                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72249.018423                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        13268                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        13425                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             26693                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         2832                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         2681                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5513                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    234128000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    222887000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    457015000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data        16100                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data        16106                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         32206                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.175901                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.166460                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.171179                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 82672.316384                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 83135.770235                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82897.696354                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         2832                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         2681                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         5513                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    205808000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    196077000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    401885000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.175901                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.166460                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.171179                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 72672.316384                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 73135.770235                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72897.696354                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 124287507000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.811930                       # Cycle average of tags in use
system.l2.tags.total_refs                     5306690                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2602107                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.039382                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.310224                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.918835                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      380.013575                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        6.087010                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      633.482287                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000303                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.003827                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.371107                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.005944                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.618635                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999816                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          212                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          486                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          326                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  45055795                       # Number of tag accesses
system.l2.tags.data_accesses                 45055795                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124287507000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        110976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      83160576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        100928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      83153920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          166526400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       110976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       100928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        211904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    165908032                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       165908032                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1734                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1299384                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1577                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1299280                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2601975                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2592313                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2592313                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst           892897                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        669098432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           812053                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        669044878                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1339848260                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst       892897                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       812053                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1704950                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1334872957                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1334872957                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1334872957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst          892897                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       669098432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          812053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       669044878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2674721217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2592309.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1734.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1299335.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1577.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1299265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000249124500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       161591                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       161591                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7392793                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2434458                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2601975                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2592313                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2601975                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2592313                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     64                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            162741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            162746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            162867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            162715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            162682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            162615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            162332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            162327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            162488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            162424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           162414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           162623                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           162614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           163001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           162579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           162743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            161904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            162004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            162049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            162202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            162060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            162038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            161933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            161904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            161981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            161927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           161973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           162021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           162058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           162195                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           162050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           161985                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.89                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.39                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  35751821000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                13009555000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             84537652250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13740.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32490.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2407569                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2414379                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.53                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.14                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2601975                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2592313                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1341405                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1259788                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     611                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  56130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 163104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 163509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 163147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 163382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 163089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 164450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 177019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 166447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 201169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 162789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 166659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 192876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 161597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 161615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 161593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       372242                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    893.037798                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   798.558600                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   275.050608                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         9164      2.46%      2.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        14575      3.92%      6.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        13412      3.60%      9.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        10477      2.81%     12.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10970      2.95%     15.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         9326      2.51%     18.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         8742      2.35%     20.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8504      2.28%     22.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       287072     77.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       372242                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       161591                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.101782                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.058365                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      4.011618                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63         161535     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           35      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           14      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        161591                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       161591                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.042255                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.037597                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.418191                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           159903     98.96%     98.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               11      0.01%     98.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              109      0.07%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               35      0.02%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1171      0.72%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              362      0.22%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        161591                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              166522304                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4096                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               165906176                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               166526400                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            165908032                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1339.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1334.86                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1339.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1334.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        20.90                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.47                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   10.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  124287495000                       # Total gap between requests
system.mem_ctrls.avgGap                      23927.73                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       110976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     83157440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       100928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     83152960                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    165906176                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 892897.465551384841                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 669073199.770593166351                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 812052.654656593921                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 669037154.313506364822                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1334858023.984663248062                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1734                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1299384                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1577                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1299280                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2592313                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     53064750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  42215645500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     50351750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  42218590250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3136108338750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30602.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     32488.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     31928.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     32493.84                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1209772.25                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1324262940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            703843470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9288326040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         6766111800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9810883680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      42668425590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      11795097120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        82356950640                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        662.632574                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  29961396500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4150120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  90175990500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1333580640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            708814920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9289318500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6765610680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9810883680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      42921993510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      11581566240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        82411768170                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        663.073628                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  29419194500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4150120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  90718192500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 124287507000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp             49988                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5199364                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        17750                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           37292                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2603400                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2603400                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         17782                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        32206                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        26630                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3953287                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        26684                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3953498                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7960099                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1135872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    167755520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1138176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    167774528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              337804096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2601083                       # Total snoops (count)
system.tol2bus.snoopTraffic                 165908032                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5254471                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000036                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005966                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5254284    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    187      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5254471                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5278156500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1976794924                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          13359481                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1976692419                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          13334477                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 124287507000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
