{"Source Block": ["oh/xilibs/hdl/PLLE2_ADV.v@67:80@HdlStmProcess", "      \n   //##############\n   //#VCO \n   //##############\n   reg \t  vco_clk;\n   initial\n     begin\n\tvco_clk = 1'b0;\t\n     end\n   \n   always\n     #(VCO_PERIOD/2) vco_clk = ~vco_clk;\n   wire \t reset = POR | RST;\n   \n"], "Clone Blocks": [["oh/xilibs/hdl/PLLE2_ADV.v@74:84", "\tvco_clk = 1'b0;\t\n     end\n   \n   always\n     #(VCO_PERIOD/2) vco_clk = ~vco_clk;\n   wire \t reset = POR | RST;\n   \n   //##############\n   //#DIVIDERS\n   //##############\n   wire [3:0] DIVCFG[5:0]; \n"], ["oh/xilibs/hdl/PLLE2_ADV.v@73:83", "     begin\n\tvco_clk = 1'b0;\t\n     end\n   \n   always\n     #(VCO_PERIOD/2) vco_clk = ~vco_clk;\n   wire \t reset = POR | RST;\n   \n   //##############\n   //#DIVIDERS\n   //##############\n"]], "Diff Content": {"Delete": [[72, "   initial\n"], [73, "     begin\n"], [74, "\tvco_clk = 1'b0;\t\n"]], "Add": [[74, "   localparam real VCO_PERIOD = (CLKIN1_PERIOD * DIVCLK_DIVIDE) / CLKFBOUT_MULT;\n"], [74, "   localparam real CLK0_DELAY = VCO_PERIOD * CLKOUT0_DIVIDE * (CLKOUT0_PHASE/360);\n"], [74, "   localparam real CLK1_DELAY = VCO_PERIOD * CLKOUT1_DIVIDE * (CLKOUT1_PHASE/360);\n"], [74, "   localparam real CLK2_DELAY = VCO_PERIOD * CLKOUT2_DIVIDE * (CLKOUT2_PHASE/360);\n"], [74, "   localparam real CLK3_DELAY = VCO_PERIOD * CLKOUT3_DIVIDE * (CLKOUT3_PHASE/360);\n"], [74, "   localparam real CLK4_DELAY = VCO_PERIOD * CLKOUT4_DIVIDE * (CLKOUT4_PHASE/360);\n"], [74, "   localparam real CLK5_DELAY = VCO_PERIOD * CLKOUT5_DIVIDE * (CLKOUT5_PHASE/360);\n"], [74, "   localparam phases = CLKFBOUT_MULT / DIVCLK_DIVIDE;\n"], [74, "   integer \tj;   \n"], [74, "   reg [2*phases-1:0] \tdelay;\n"], [74, "   always @ (CLKIN1)\n"], [74, "     begin\t\n"], [74, "\tfor(j=0; j<(2*phases); j=j+1)\n"], [74, "\t  delay[j] <= #(CLKIN1_PERIOD*j/(2*phases)) CLKIN1;\n"]]}}