{"vcs1":{"timestamp_begin":1680398136.843405871, "rt":1.11, "ut":0.28, "st":0.14}}
{"vcselab":{"timestamp_begin":1680398137.984443124, "rt":2.55, "ut":0.20, "st":0.10}}
{"link":{"timestamp_begin":1680398140.558057920, "rt":0.73, "ut":0.06, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680398136.551680568}
{"VCS_COMP_START_TIME": 1680398136.551680568}
{"VCS_COMP_END_TIME": 1680398145.820710478}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340080}}
{"stitch_vcselab": {"peak_mem": 239008}}
