Info: Generated by version: 17.1 build 240
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/tianzhao/quartus_17_fringe_ref/a10_soc_devkit_ghrd/ip/ghrd_10as066n2/ghrd_10as066n2_axi_bridge_0.ip --block-symbol-file --output-directory=/home/tianzhao/quartus_17_fringe_ref/a10_soc_devkit_ghrd/ip/ghrd_10as066n2/ghrd_10as066n2_axi_bridge_0 --family="Arria 10" --part=10AS066N3F40E2SG
Info: ghrd_10as066n2_axi_bridge_0.axi_bridge_0: Burst length BURST_LENGTH_WIDTH 8
Info: ghrd_10as066n2_axi_bridge_0.axi_bridge_0: Lock signals width LOCK_WIDTH 1
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/tianzhao/quartus_17_fringe_ref/a10_soc_devkit_ghrd/ip/ghrd_10as066n2/ghrd_10as066n2_axi_bridge_0.ip --synthesis=VERILOG --output-directory=/home/tianzhao/quartus_17_fringe_ref/a10_soc_devkit_ghrd/ip/ghrd_10as066n2/ghrd_10as066n2_axi_bridge_0 --family="Arria 10" --part=10AS066N3F40E2SG
Info: ghrd_10as066n2_axi_bridge_0.axi_bridge_0: Burst length BURST_LENGTH_WIDTH 8
Info: ghrd_10as066n2_axi_bridge_0.axi_bridge_0: Lock signals width LOCK_WIDTH 1
Info: ghrd_10as066n2_axi_bridge_0: "Transforming system: ghrd_10as066n2_axi_bridge_0"
Info: ghrd_10as066n2_axi_bridge_0: Running transform generation_view_transform
Info: ghrd_10as066n2_axi_bridge_0: Running transform generation_view_transform took 0.001s
Info: axi_bridge_0: Running transform generation_view_transform
Info: axi_bridge_0: Running transform generation_view_transform took 0.000s
Info: ghrd_10as066n2_axi_bridge_0: Running transform interconnect_transform_chooser
Info: ghrd_10as066n2_axi_bridge_0: Running transform interconnect_transform_chooser took 0.064s
Info: ghrd_10as066n2_axi_bridge_0: "Naming system components in system: ghrd_10as066n2_axi_bridge_0"
Info: ghrd_10as066n2_axi_bridge_0: "Processing generation queue"
Info: ghrd_10as066n2_axi_bridge_0: "Generating: ghrd_10as066n2_axi_bridge_0"
Info: ghrd_10as066n2_axi_bridge_0: "Generating: altera_axi_bridge"
Info: ghrd_10as066n2_axi_bridge_0: Done "ghrd_10as066n2_axi_bridge_0" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
