==39965== NVPROF is profiling process 39965, command: ./class2b
==39965== Some kernel(s) will be replayed on device 0 in order to collect all events/metrics.
==39965== Profiling application: ./class2b
==39965== Profiling result:
==39965== Metric result:
"Device","Kernel","Invocations","Metric Name","Metric Description","Min","Max","Avg"
"TITAN V (0)","classify(float*, float*, int2)",1,"inst_per_warp","Instructions per warp",219.785156,219.785156,219.785156
"TITAN V (0)","classify(float*, float*, int2)",1,"branch_efficiency","Branch Efficiency",100.000000%,100.000000%,100.000000%
"TITAN V (0)","classify(float*, float*, int2)",1,"warp_execution_efficiency","Warp Execution Efficiency",100.000000%,100.000000%,100.000000%
"TITAN V (0)","classify(float*, float*, int2)",1,"warp_nonpred_execution_efficiency","Warp Non-Predicated Execution Efficiency",97.423687%,97.423687%,97.423687%
"TITAN V (0)","classify(float*, float*, int2)",1,"inst_replay_overhead","Instruction Replay Overhead",0.000582,0.000582,0.000582
"TITAN V (0)","classify(float*, float*, int2)",1,"shared_load_transactions_per_request","Shared Memory Load Transactions Per Request",0.000000,0.000000,0.000000
"TITAN V (0)","classify(float*, float*, int2)",1,"shared_store_transactions_per_request","Shared Memory Store Transactions Per Request",0.000000,0.000000,0.000000
"TITAN V (0)","classify(float*, float*, int2)",1,"local_load_transactions_per_request","Local Memory Load Transactions Per Request",0.000000,0.000000,0.000000
"TITAN V (0)","classify(float*, float*, int2)",1,"local_store_transactions_per_request","Local Memory Store Transactions Per Request",0.000000,0.000000,0.000000
"TITAN V (0)","classify(float*, float*, int2)",1,"gld_transactions_per_request","Global Load Transactions Per Request",9.000854,9.000854,9.000854
"TITAN V (0)","classify(float*, float*, int2)",1,"gst_transactions_per_request","Global Store Transactions Per Request",16.000000,16.000000,16.000000
"TITAN V (0)","classify(float*, float*, int2)",1,"shared_store_transactions","Shared Store Transactions",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"shared_load_transactions","Shared Load Transactions",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"local_load_transactions","Local Load Transactions",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"local_store_transactions","Local Store Transactions",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"gld_transactions","Global Load Transactions",37756928,37756928,37756928
"TITAN V (0)","classify(float*, float*, int2)",1,"gst_transactions","Global Store Transactions",33554432,33554432,33554432
"TITAN V (0)","classify(float*, float*, int2)",1,"sysmem_read_transactions","System Memory Read Transactions",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"sysmem_write_transactions","System Memory Write Transactions",5,5,5
"TITAN V (0)","classify(float*, float*, int2)",1,"l2_read_transactions","L2 Read Transactions",1051776,1051776,1051776
"TITAN V (0)","classify(float*, float*, int2)",1,"l2_write_transactions","L2 Write Transactions",33554448,33554448,33554448
"TITAN V (0)","classify(float*, float*, int2)",1,"dram_read_transactions","Device Memory Read Transactions",523983,523983,523983
"TITAN V (0)","classify(float*, float*, int2)",1,"dram_write_transactions","Device Memory Write Transactions",71361,71361,71361
"TITAN V (0)","classify(float*, float*, int2)",1,"global_hit_rate","Global Hit Rate in unified l1/tex",98.526709%,98.526709%,98.526709%
"TITAN V (0)","classify(float*, float*, int2)",1,"local_hit_rate","Local Hit Rate",0.000000%,0.000000%,0.000000%
"TITAN V (0)","classify(float*, float*, int2)",1,"gld_requested_throughput","Requested Global Load Throughput",78.078054GB/s,78.078054GB/s,78.078054GB/s
"TITAN V (0)","classify(float*, float*, int2)",1,"gst_requested_throughput","Requested Global Store Throughput",138.745211GB/s,138.745211GB/s,138.745211GB/s
"TITAN V (0)","classify(float*, float*, int2)",1,"gld_throughput","Global Load Throughput",624.488941GB/s,624.488941GB/s,624.488941GB/s
"TITAN V (0)","classify(float*, float*, int2)",1,"gst_throughput","Global Store Throughput",554.980842GB/s,554.980842GB/s,554.980842GB/s
"TITAN V (0)","classify(float*, float*, int2)",1,"local_memory_overhead","Local Memory Overhead",96.963958%,96.963958%,96.963958%
"TITAN V (0)","classify(float*, float*, int2)",1,"tex_cache_hit_rate","Unified Cache Hit Rate",51.473290%,51.473290%,51.473290%
"TITAN V (0)","classify(float*, float*, int2)",1,"l2_tex_read_hit_rate","L2 Hit Rate (Texture Reads)",75.071505%,75.071505%,75.071505%
"TITAN V (0)","classify(float*, float*, int2)",1,"l2_tex_write_hit_rate","L2 Hit Rate (Texture Writes)",100.000000%,100.000000%,100.000000%
"TITAN V (0)","classify(float*, float*, int2)",1,"dram_read_throughput","Device Memory Read Throughput",8.666531GB/s,8.666531GB/s,8.666531GB/s
"TITAN V (0)","classify(float*, float*, int2)",1,"dram_write_throughput","Device Memory Write Throughput",1.180291GB/s,1.180291GB/s,1.180291GB/s
"TITAN V (0)","classify(float*, float*, int2)",1,"tex_cache_throughput","Unified cache to Multiprocessor throughput",716.374418GB/s,716.374418GB/s,716.374418GB/s
"TITAN V (0)","classify(float*, float*, int2)",1,"l2_tex_read_throughput","L2 Throughput (Texture Reads)",17.377041GB/s,17.377041GB/s,17.377041GB/s
"TITAN V (0)","classify(float*, float*, int2)",1,"l2_tex_write_throughput","L2 Throughput (Texture Writes)",554.980842GB/s,554.980842GB/s,554.980842GB/s
"TITAN V (0)","classify(float*, float*, int2)",1,"l2_read_throughput","L2 Throughput (Reads)",17.396078GB/s,17.396078GB/s,17.396078GB/s
"TITAN V (0)","classify(float*, float*, int2)",1,"l2_write_throughput","L2 Throughput (Writes)",554.981107GB/s,554.981107GB/s,554.981107GB/s
"TITAN V (0)","classify(float*, float*, int2)",1,"sysmem_read_throughput","System Memory Read Throughput",0.000000B/s,0.000000B/s,0.000000B/s
"TITAN V (0)","classify(float*, float*, int2)",1,"sysmem_write_throughput","System Memory Write Throughput",86.714844KB/s,86.714844KB/s,86.713867KB/s
"TITAN V (0)","classify(float*, float*, int2)",1,"local_load_throughput","Local Memory Load Throughput",0.000000B/s,0.000000B/s,0.000000B/s
"TITAN V (0)","classify(float*, float*, int2)",1,"local_store_throughput","Local Memory Store Throughput",0.000000B/s,0.000000B/s,0.000000B/s
"TITAN V (0)","classify(float*, float*, int2)",1,"shared_load_throughput","Shared Memory Load Throughput",0.000000B/s,0.000000B/s,0.000000B/s
"TITAN V (0)","classify(float*, float*, int2)",1,"shared_store_throughput","Shared Memory Store Throughput",0.000000B/s,0.000000B/s,0.000000B/s
"TITAN V (0)","classify(float*, float*, int2)",1,"gld_efficiency","Global Memory Load Efficiency",12.502712%,12.502712%,12.502712%
"TITAN V (0)","classify(float*, float*, int2)",1,"gst_efficiency","Global Memory Store Efficiency",25.000000%,25.000000%,25.000000%
"TITAN V (0)","classify(float*, float*, int2)",1,"tex_cache_transactions","Unified cache to Multiprocessor transactions",10828093,10828093,10828093
"TITAN V (0)","classify(float*, float*, int2)",1,"flop_count_dp","Floating Point Operations(Double Precision)",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"flop_count_dp_add","Floating Point Operations(Double Precision Add)",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"flop_count_dp_fma","Floating Point Operations(Double Precision FMA)",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"flop_count_dp_mul","Floating Point Operations(Double Precision Mul)",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"flop_count_sp","Floating Point Operations(Single Precision)",134217728,134217728,134217728
"TITAN V (0)","classify(float*, float*, int2)",1,"flop_count_sp_add","Floating Point Operations(Single Precision Add)",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"flop_count_sp_fma","Floating Point Operations(Single Precision FMA)",67108864,67108864,67108864
"TITAN V (0)","classify(float*, float*, int2)",1,"flop_count_sp_mul","Floating Point Operation(Single Precision Mul)",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"flop_count_sp_special","Floating Point Operations(Single Precision Special)",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"inst_executed","Instructions Executed",28807680,28807680,28807680
"TITAN V (0)","classify(float*, float*, int2)",1,"inst_issued","Instructions Issued",12125073,12125073,12125073
"TITAN V (0)","classify(float*, float*, int2)",1,"dram_utilization","Device Memory Utilization","Low (1)","Low (1)","Low (1)"
"TITAN V (0)","classify(float*, float*, int2)",1,"sysmem_utilization","System Memory Utilization","Low (1)","Low (1)","Low (1)"
"TITAN V (0)","classify(float*, float*, int2)",1,"stall_inst_fetch","Issue Stall Reasons (Instructions Fetch)",0.491147%,0.491147%,0.491147%
"TITAN V (0)","classify(float*, float*, int2)",1,"stall_exec_dependency","Issue Stall Reasons (Execution Dependency)",4.851475%,4.851475%,4.851475%
"TITAN V (0)","classify(float*, float*, int2)",1,"stall_memory_dependency","Issue Stall Reasons (Data Request)",59.117882%,59.117882%,59.117882%
"TITAN V (0)","classify(float*, float*, int2)",1,"stall_texture","Issue Stall Reasons (Texture)",0.000000%,0.000000%,0.000000%
"TITAN V (0)","classify(float*, float*, int2)",1,"stall_sync","Issue Stall Reasons (Synchronization)",0.000000%,0.000000%,0.000000%
"TITAN V (0)","classify(float*, float*, int2)",1,"stall_other","Issue Stall Reasons (Other)",0.006914%,0.006914%,0.006914%
"TITAN V (0)","classify(float*, float*, int2)",1,"stall_constant_memory_dependency","Issue Stall Reasons (Immediate constant)",0.093826%,0.093826%,0.093826%
"TITAN V (0)","classify(float*, float*, int2)",1,"stall_pipe_busy","Issue Stall Reasons (Pipe Busy)",0.136942%,0.136942%,0.136942%
"TITAN V (0)","classify(float*, float*, int2)",1,"shared_efficiency","Shared Memory Efficiency",0.000000%,0.000000%,0.000000%
"TITAN V (0)","classify(float*, float*, int2)",1,"inst_fp_32","FP Instructions(Single)",67108864,67108864,67108864
"TITAN V (0)","classify(float*, float*, int2)",1,"inst_fp_64","FP Instructions(Double)",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"inst_integer","Integer Instructions",71417856,71417856,71417856
"TITAN V (0)","classify(float*, float*, int2)",1,"inst_bit_convert","Bit-Convert Instructions",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"inst_control","Control-Flow Instructions",18432000,18432000,18432000
"TITAN V (0)","classify(float*, float*, int2)",1,"inst_compute_ld_st","Load/Store Instructions",201342976,201342976,201342976
"TITAN V (0)","classify(float*, float*, int2)",1,"inst_misc","Misc Instructions",25247744,25247744,25247744
"TITAN V (0)","classify(float*, float*, int2)",1,"inst_inter_thread_communication","Inter-Thread Instructions",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"issue_slots","Issue Slots",12125073,12125073,12125073
"TITAN V (0)","classify(float*, float*, int2)",1,"cf_issued","Issued Control-Flow Instructions",839168,839168,839168
"TITAN V (0)","classify(float*, float*, int2)",1,"cf_executed","Executed Control-Flow Instructions",839168,839168,839168
"TITAN V (0)","classify(float*, float*, int2)",1,"ldst_issued","Issued Load/Store Instructions",6685184,6685184,6685184
"TITAN V (0)","classify(float*, float*, int2)",1,"ldst_executed","Executed Load/Store Instructions",6685184,6685184,6685184
"TITAN V (0)","classify(float*, float*, int2)",1,"atomic_transactions","Atomic Transactions",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"atomic_transactions_per_request","Atomic Transactions Per Request",0.000000,0.000000,0.000000
"TITAN V (0)","classify(float*, float*, int2)",1,"l2_atomic_throughput","L2 Throughput (Atomic requests)",0.000000B/s,0.000000B/s,0.000000B/s
"TITAN V (0)","classify(float*, float*, int2)",1,"l2_atomic_transactions","L2 Transactions (Atomic requests)",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"l2_tex_read_transactions","L2 Transactions (Texture Reads)",1050625,1050625,1050625
"TITAN V (0)","classify(float*, float*, int2)",1,"stall_memory_throttle","Issue Stall Reasons (Memory Throttle)",35.047133%,35.047133%,35.047133%
"TITAN V (0)","classify(float*, float*, int2)",1,"stall_not_selected","Issue Stall Reasons (Not Selected)",0.254680%,0.254680%,0.254680%
"TITAN V (0)","classify(float*, float*, int2)",1,"l2_tex_write_transactions","L2 Transactions (Texture Writes)",33554432,33554432,33554432
"TITAN V (0)","classify(float*, float*, int2)",1,"flop_count_hp","Floating Point Operations(Half Precision)",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"flop_count_hp_add","Floating Point Operations(Half Precision Add)",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"flop_count_hp_mul","Floating Point Operation(Half Precision Mul)",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"flop_count_hp_fma","Floating Point Operations(Half Precision FMA)",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"inst_fp_16","HP Instructions(Half)",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"ipc","Executed IPC",0.109144,0.109144,0.109144
"TITAN V (0)","classify(float*, float*, int2)",1,"issued_ipc","Issued IPC",0.109313,0.109313,0.109313
"TITAN V (0)","classify(float*, float*, int2)",1,"issue_slot_utilization","Issue Slot Utilization",2.732817%,2.732817%,2.732817%
"TITAN V (0)","classify(float*, float*, int2)",1,"sm_efficiency","Multiprocessor Activity",63.712711%,63.712711%,63.712711%
"TITAN V (0)","classify(float*, float*, int2)",1,"achieved_occupancy","Achieved Occupancy",0.394981,0.394981,0.394981
"TITAN V (0)","classify(float*, float*, int2)",1,"eligible_warps_per_cycle","Eligible Warps Per Active Cycle",0.129845,0.129845,0.129845
"TITAN V (0)","classify(float*, float*, int2)",1,"shared_utilization","Shared Memory Utilization","Idle (0)","Idle (0)","Idle (0)"
"TITAN V (0)","classify(float*, float*, int2)",1,"l2_utilization","L2 Cache Utilization","Low (2)","Low (2)","Low (2)"
"TITAN V (0)","classify(float*, float*, int2)",1,"tex_utilization","Unified Cache Utilization","Low (1)","Low (1)","Low (1)"
"TITAN V (0)","classify(float*, float*, int2)",1,"ldst_fu_utilization","Load/Store Function Unit Utilization","Low (1)","Low (1)","Low (1)"
"TITAN V (0)","classify(float*, float*, int2)",1,"cf_fu_utilization","Control-Flow Function Unit Utilization","Low (1)","Low (1)","Low (1)"
"TITAN V (0)","classify(float*, float*, int2)",1,"tex_fu_utilization","Texture Function Unit Utilization","Idle (0)","Idle (0)","Idle (0)"
"TITAN V (0)","classify(float*, float*, int2)",1,"special_fu_utilization","Special Function Unit Utilization","Idle (0)","Idle (0)","Idle (0)"
"TITAN V (0)","classify(float*, float*, int2)",1,"half_precision_fu_utilization","Half-Precision Function Unit Utilization","Idle (0)","Idle (0)","Idle (0)"
"TITAN V (0)","classify(float*, float*, int2)",1,"single_precision_fu_utilization","Single-Precision Function Unit Utilization","Low (1)","Low (1)","Low (1)"
"TITAN V (0)","classify(float*, float*, int2)",1,"double_precision_fu_utilization","Double-Precision Function Unit Utilization","Idle (0)","Idle (0)","Idle (0)"
"TITAN V (0)","classify(float*, float*, int2)",1,"flop_hp_efficiency","FLOP Efficiency(Peak Half)",0.000000%,0.000000%,0.000000%
"TITAN V (0)","classify(float*, float*, int2)",1,"flop_sp_efficiency","FLOP Efficiency(Peak Single)",0.601711%,0.601711%,0.601711%
"TITAN V (0)","classify(float*, float*, int2)",1,"flop_dp_efficiency","FLOP Efficiency(Peak Double)",0.000000%,0.000000%,0.000000%
"TITAN V (0)","classify(float*, float*, int2)",1,"sysmem_read_utilization","System Memory Read Utilization","Idle (0)","Idle (0)","Idle (0)"
"TITAN V (0)","classify(float*, float*, int2)",1,"sysmem_write_utilization","System Memory Write Utilization","Low (1)","Low (1)","Low (1)"
"TITAN V (0)","classify(float*, float*, int2)",1,"stall_sleeping","Issue Stall Reasons (Sleeping)",0.000000%,0.000000%,0.000000%
"TITAN V (0)","classify(float*, float*, int2)",1,"pcie_total_data_transmitted","PCIe Total Data Transmitted",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"pcie_total_data_received","PCIe Total Data Received",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"inst_executed_global_loads","Warp level instructions for global loads",4194816,4194816,4194816
"TITAN V (0)","classify(float*, float*, int2)",1,"inst_executed_local_loads","Warp level instructions for local loads",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"inst_executed_shared_loads","Warp level instructions for shared loads",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"inst_executed_surface_loads","Warp level instructions for surface loads",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"inst_executed_global_stores","Warp level instructions for global stores",2097152,2097152,2097152
"TITAN V (0)","classify(float*, float*, int2)",1,"inst_executed_local_stores","Warp level instructions for local stores",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"inst_executed_shared_stores","Warp level instructions for shared stores",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"inst_executed_surface_stores","Warp level instructions for surface stores",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"inst_executed_global_atomics","Warp level instructions for global atom and atom cas",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"inst_executed_global_reductions","Warp level instructions for global reductions",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"inst_executed_surface_atomics","Warp level instructions for surface atom and atom cas",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"inst_executed_surface_reductions","Warp level instructions for surface reductions",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"inst_executed_shared_atomics","Warp level shared instructions for atom and atom CAS",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"inst_executed_tex_ops","Warp level instructions for texture",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"dram_read_bytes","Total bytes read from DRAM to L2 cache",16767456,16767456,16767456
"TITAN V (0)","classify(float*, float*, int2)",1,"dram_write_bytes","Total bytes written from L2 cache to DRAM",2283552,2283552,2283552
"TITAN V (0)","classify(float*, float*, int2)",1,"global_load_requests","Total number of global load requests from Multiprocessor",4194816,4194816,4194816
"TITAN V (0)","classify(float*, float*, int2)",1,"local_load_requests","Total number of local load requests from Multiprocessor",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"surface_load_requests","Total number of surface load requests from Multiprocessor",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"global_store_requests","Total number of global store requests from Multiprocessor",2097152,2097152,2097152
"TITAN V (0)","classify(float*, float*, int2)",1,"local_store_requests","Total number of local store requests from Multiprocessor",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"surface_store_requests","Total number of surface store requests from Multiprocessor",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"global_atomic_requests","Total number of global atomic requests from Multiprocessor",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"global_reduction_requests","Total number of global reduction requests from Multiprocessor",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"surface_atomic_requests","Total number of surface atomic requests from Multiprocessor",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"surface_reduction_requests","Total number of surface reduction requests from Multiprocessor",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"l2_global_load_bytes","Bytes read from L2 for misses in L1 for global loads",33619968,33619968,33619968
"TITAN V (0)","classify(float*, float*, int2)",1,"l2_local_load_bytes","Bytes read from L2 for misses in L1 for local loads",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"l2_surface_load_bytes","Bytes read from L2 for misses in L1 for surface loads",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"l2_global_atomic_store_bytes","Bytes written to L2 from L1 for global atomics",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"l2_local_global_store_bytes","Bytes written to L2 from L1 for local and global stores.",1073741824,1073741824,1073741824
"TITAN V (0)","classify(float*, float*, int2)",1,"l2_surface_store_bytes","Bytes read from L2 for misses in L1 for surface stores",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"sysmem_read_bytes","System Memory Read Bytes",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"sysmem_write_bytes","System Memory Write Bytes",160,160,160
"TITAN V (0)","classify(float*, float*, int2)",1,"l2_tex_hit_rate","L2 Cache Hit Rate",99.243160%,99.243160%,99.243160%
"TITAN V (0)","classify(float*, float*, int2)",1,"texture_load_requests","Total number of texture Load requests from Multiprocessor",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"tensor_precision_fu_utilization","Tensor-Precision Function Unit Utilization","Idle (0)","Idle (0)","Idle (0)"
