// Seed: 1527321268
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  module_2 modCall_1 ();
endmodule
module module_1;
  assign id_1 = 1;
  wand id_2, id_3;
  wor id_4, id_5, id_6;
  tri   id_7 = 1;
  uwire id_8;
  assign id_1 = 1;
  assign id_6 = 1;
  module_0 modCall_1 (
      id_3,
      id_6
  );
  assign id_8 = id_4;
  assign id_2 = 1 ^ 1;
endmodule : SymbolIdentifier
module module_2;
  id_1(
      1, 1, id_2, 1'b0, 1, 1
  );
endmodule
