// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        arr_load_1,
        arg1_r_1_04_reload,
        arg1_r_0_01_reload,
        arg1_r_1_1_011_reload,
        arg1_r_0_1_010_reload,
        arg1_r_1_2_014_reload,
        arg1_r_0_2_013_reload,
        arg1_r_1_3_017_reload,
        arg1_r_0_3_016_reload,
        arg1_r_1_04_cast,
        arg1_r_2_07_cast,
        arg1_r_1_1_011_cast,
        arg1_r_2_1_012_cast,
        arg1_r_1_2_014_cast,
        arg1_r_2_2_015_cast,
        arg1_r_1_3_017_cast,
        arg1_r_2_3_018_cast,
        add8117_out,
        add8117_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] arr_load_1;
input  [31:0] arg1_r_1_04_reload;
input  [31:0] arg1_r_0_01_reload;
input  [31:0] arg1_r_1_1_011_reload;
input  [31:0] arg1_r_0_1_010_reload;
input  [31:0] arg1_r_1_2_014_reload;
input  [31:0] arg1_r_0_2_013_reload;
input  [31:0] arg1_r_1_3_017_reload;
input  [31:0] arg1_r_0_3_016_reload;
input  [30:0] arg1_r_1_04_cast;
input  [30:0] arg1_r_2_07_cast;
input  [30:0] arg1_r_1_1_011_cast;
input  [30:0] arg1_r_2_1_012_cast;
input  [30:0] arg1_r_1_2_014_cast;
input  [30:0] arg1_r_2_2_015_cast;
input  [30:0] arg1_r_1_3_017_cast;
input  [30:0] arg1_r_2_3_018_cast;
output  [63:0] add8117_out;
output   add8117_out_ap_vld;

reg ap_idle;
reg add8117_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln44_fu_220_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
reg   [63:0] add8117_fu_86;
wire   [63:0] add_ln50_fu_371_p2;
wire    ap_loop_init;
wire    ap_block_pp0_stage0;
reg   [2:0] i_3_fu_90;
wire   [2:0] add_ln44_fu_226_p2;
wire    ap_block_pp0_stage0_01001;
wire   [31:0] mul_ln50_fu_203_p0;
wire   [31:0] mul_ln50_fu_203_p1;
wire   [3:0] zext_ln44_fu_235_p1;
wire   [3:0] empty_fu_243_p2;
wire   [0:0] tmp_fu_253_p3;
wire   [31:0] tmp_2_fu_285_p1;
wire   [31:0] tmp_2_fu_285_p2;
wire   [31:0] tmp_2_fu_285_p3;
wire   [31:0] tmp_2_fu_285_p4;
wire   [1:0] tmp_2_fu_285_p5;
wire   [31:0] tmp_2_fu_285_p6;
wire   [1:0] trunc_ln50_1_fu_304_p4;
wire   [0:0] icmp_ln50_fu_314_p2;
wire   [30:0] tmp_3_fu_344_p1;
wire   [30:0] tmp_3_fu_344_p2;
wire   [30:0] tmp_3_fu_344_p3;
wire   [30:0] tmp_3_fu_344_p4;
wire   [1:0] tmp_3_fu_344_p5;
wire   [30:0] tmp_3_fu_344_p6;
wire   [31:0] shl_ln2_fu_358_p3;
wire   [63:0] mul_ln50_fu_203_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [63:0] mul_ln50_fu_203_p00;
wire   [63:0] mul_ln50_fu_203_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
end

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U53(
    .din0(mul_ln50_fu_203_p0),
    .din1(mul_ln50_fu_203_p1),
    .dout(mul_ln50_fu_203_p2)
);

fiat_25519_carry_square_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U54(
    .din0(tmp_2_fu_285_p1),
    .din1(tmp_2_fu_285_p2),
    .din2(tmp_2_fu_285_p3),
    .din3(tmp_2_fu_285_p4),
    .din4(tmp_2_fu_285_p5),
    .dout(tmp_2_fu_285_p6)
);

fiat_25519_carry_square_mux_4_2_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 31 ),
    .din2_WIDTH( 31 ),
    .din3_WIDTH( 31 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 31 ))
mux_4_2_31_1_1_U55(
    .din0(tmp_3_fu_344_p1),
    .din1(tmp_3_fu_344_p2),
    .din2(tmp_3_fu_344_p3),
    .din3(tmp_3_fu_344_p4),
    .din4(tmp_3_fu_344_p5),
    .dout(tmp_3_fu_344_p6)
);

fiat_25519_carry_square_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add8117_fu_86 <= arr_load_1;
        end else if (((icmp_ln44_fu_220_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            add8117_fu_86 <= add_ln50_fu_371_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            i_3_fu_90 <= 3'd0;
        end else if (((icmp_ln44_fu_220_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            i_3_fu_90 <= add_ln44_fu_226_p2;
        end
    end
end

always @ (*) begin
    if (((icmp_ln44_fu_220_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add8117_out_ap_vld = 1'b1;
    end else begin
        add8117_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln44_fu_220_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add8117_out = add8117_fu_86;

assign add_ln44_fu_226_p2 = (i_3_fu_90 + 3'd1);

assign add_ln50_fu_371_p2 = (mul_ln50_fu_203_p2 + add8117_fu_86);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign empty_fu_243_p2 = ($signed(4'd9) - $signed(zext_ln44_fu_235_p1));

assign icmp_ln44_fu_220_p2 = ((i_3_fu_90 == 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln50_fu_314_p2 = ((trunc_ln50_1_fu_304_p4 == 2'd1) ? 1'b1 : 1'b0);

assign mul_ln50_fu_203_p0 = mul_ln50_fu_203_p00;

assign mul_ln50_fu_203_p00 = shl_ln2_fu_358_p3;

assign mul_ln50_fu_203_p1 = mul_ln50_fu_203_p10;

assign mul_ln50_fu_203_p10 = tmp_2_fu_285_p6;

assign shl_ln2_fu_358_p3 = {{tmp_3_fu_344_p6}, {1'd0}};

assign tmp_2_fu_285_p1 = ((tmp_fu_253_p3[0:0] == 1'b1) ? arg1_r_1_04_reload : arg1_r_0_01_reload);

assign tmp_2_fu_285_p2 = ((tmp_fu_253_p3[0:0] == 1'b1) ? arg1_r_1_1_011_reload : arg1_r_0_1_010_reload);

assign tmp_2_fu_285_p3 = ((tmp_fu_253_p3[0:0] == 1'b1) ? arg1_r_1_2_014_reload : arg1_r_0_2_013_reload);

assign tmp_2_fu_285_p4 = ((tmp_fu_253_p3[0:0] == 1'b1) ? arg1_r_1_3_017_reload : arg1_r_0_3_016_reload);

assign tmp_2_fu_285_p5 = i_3_fu_90[1:0];

assign tmp_3_fu_344_p1 = ((icmp_ln50_fu_314_p2[0:0] == 1'b1) ? arg1_r_1_04_cast : arg1_r_2_07_cast);

assign tmp_3_fu_344_p2 = ((icmp_ln50_fu_314_p2[0:0] == 1'b1) ? arg1_r_1_1_011_cast : arg1_r_2_1_012_cast);

assign tmp_3_fu_344_p3 = ((icmp_ln50_fu_314_p2[0:0] == 1'b1) ? arg1_r_1_2_014_cast : arg1_r_2_2_015_cast);

assign tmp_3_fu_344_p4 = ((icmp_ln50_fu_314_p2[0:0] == 1'b1) ? arg1_r_1_3_017_cast : arg1_r_2_3_018_cast);

assign tmp_3_fu_344_p5 = empty_fu_243_p2[1:0];

assign tmp_fu_253_p3 = i_3_fu_90[32'd2];

assign trunc_ln50_1_fu_304_p4 = {{empty_fu_243_p2[3:2]}};

assign zext_ln44_fu_235_p1 = i_3_fu_90;

endmodule //fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5
