#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001a7a6299f50 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000001a7a6503d30_0 .net "PC", 31 0, L_000001a7a657fc70;  1 drivers
v000001a7a6504690_0 .net "cycles_consumed", 31 0, v000001a7a6504370_0;  1 drivers
v000001a7a6503a10_0 .var "input_clk", 0 0;
v000001a7a6502250_0 .var "rst", 0 0;
S_000001a7a647cea0 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000001a7a6299f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000001a7a6440880 .functor NOR 1, v000001a7a6503a10_0, v000001a7a64eeee0_0, C4<0>, C4<0>;
L_000001a7a64408f0 .functor AND 1, v000001a7a64d4100_0, v000001a7a64d41a0_0, C4<1>, C4<1>;
L_000001a7a6441610 .functor AND 1, L_000001a7a64408f0, L_000001a7a6502d90, C4<1>, C4<1>;
L_000001a7a6441220 .functor AND 1, v000001a7a64c2980_0, v000001a7a64c2160_0, C4<1>, C4<1>;
L_000001a7a6442020 .functor AND 1, L_000001a7a6441220, L_000001a7a6503dd0, C4<1>, C4<1>;
L_000001a7a6441e60 .functor AND 1, v000001a7a64eebc0_0, v000001a7a64eeb20_0, C4<1>, C4<1>;
L_000001a7a6440ff0 .functor AND 1, L_000001a7a6441e60, L_000001a7a6503e70, C4<1>, C4<1>;
L_000001a7a6442410 .functor AND 1, v000001a7a64d4100_0, v000001a7a64d41a0_0, C4<1>, C4<1>;
L_000001a7a6441680 .functor AND 1, L_000001a7a6442410, L_000001a7a6502e30, C4<1>, C4<1>;
L_000001a7a6441840 .functor AND 1, v000001a7a64c2980_0, v000001a7a64c2160_0, C4<1>, C4<1>;
L_000001a7a6440960 .functor AND 1, L_000001a7a6441840, L_000001a7a6502070, C4<1>, C4<1>;
L_000001a7a6440ab0 .functor AND 1, v000001a7a64eebc0_0, v000001a7a64eeb20_0, C4<1>, C4<1>;
L_000001a7a6441290 .functor AND 1, L_000001a7a6440ab0, L_000001a7a6502390, C4<1>, C4<1>;
L_000001a7a6506420 .functor NOT 1, L_000001a7a6440880, C4<0>, C4<0>, C4<0>;
L_000001a7a6505a10 .functor NOT 1, L_000001a7a6440880, C4<0>, C4<0>, C4<0>;
L_000001a7a656ac10 .functor NOT 1, L_000001a7a6440880, C4<0>, C4<0>, C4<0>;
L_000001a7a656bd90 .functor NOT 1, L_000001a7a6440880, C4<0>, C4<0>, C4<0>;
L_000001a7a656bb60 .functor NOT 1, L_000001a7a6440880, C4<0>, C4<0>, C4<0>;
L_000001a7a657fc70 .functor BUFZ 32, v000001a7a64eb2e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a7a64ef7a0_0 .net "EX1_ALU_OPER1", 31 0, L_000001a7a65050e0;  1 drivers
v000001a7a64ef840_0 .net "EX1_ALU_OPER2", 31 0, L_000001a7a656a0b0;  1 drivers
v000001a7a64ef8e0_0 .net "EX1_PC", 31 0, v000001a7a64d4060_0;  1 drivers
v000001a7a64ed400_0 .net "EX1_PFC", 31 0, v000001a7a64d3980_0;  1 drivers
v000001a7a64ed4a0_0 .net "EX1_PFC_to_IF", 31 0, L_000001a7a6501a30;  1 drivers
v000001a7a64ed5e0_0 .net "EX1_forward_to_B", 31 0, v000001a7a64d2d00_0;  1 drivers
v000001a7a64ed680_0 .net "EX1_is_beq", 0 0, v000001a7a64d2c60_0;  1 drivers
v000001a7a64ed7c0_0 .net "EX1_is_bne", 0 0, v000001a7a64d30c0_0;  1 drivers
v000001a7a64f2220_0 .net "EX1_is_jal", 0 0, v000001a7a64d3520_0;  1 drivers
v000001a7a64f13c0_0 .net "EX1_is_jr", 0 0, v000001a7a64d3200_0;  1 drivers
v000001a7a64f1820_0 .net "EX1_is_oper2_immed", 0 0, v000001a7a64d1900_0;  1 drivers
v000001a7a64f15a0_0 .net "EX1_memread", 0 0, v000001a7a64d38e0_0;  1 drivers
v000001a7a64f16e0_0 .net "EX1_memwrite", 0 0, v000001a7a64d1fe0_0;  1 drivers
v000001a7a64f1f00_0 .net "EX1_opcode", 11 0, v000001a7a64d2ee0_0;  1 drivers
v000001a7a64f1a00_0 .net "EX1_predicted", 0 0, v000001a7a64d1a40_0;  1 drivers
v000001a7a64f1be0_0 .net "EX1_rd_ind", 4 0, v000001a7a64d2bc0_0;  1 drivers
v000001a7a64f1460_0 .net "EX1_rd_indzero", 0 0, v000001a7a64d23a0_0;  1 drivers
v000001a7a64efac0_0 .net "EX1_regwrite", 0 0, v000001a7a64d2da0_0;  1 drivers
v000001a7a64f0ce0_0 .net "EX1_rs1", 31 0, v000001a7a64d2e40_0;  1 drivers
v000001a7a64f06a0_0 .net "EX1_rs1_ind", 4 0, v000001a7a64d32a0_0;  1 drivers
v000001a7a64f0a60_0 .net "EX1_rs2", 31 0, v000001a7a64d21c0_0;  1 drivers
v000001a7a64f1280_0 .net "EX1_rs2_ind", 4 0, v000001a7a64d3340_0;  1 drivers
v000001a7a64f1640_0 .net "EX1_rs2_out", 31 0, L_000001a7a656a580;  1 drivers
v000001a7a64efca0_0 .net "EX2_ALU_OPER1", 31 0, v000001a7a64d4560_0;  1 drivers
v000001a7a64f1fa0_0 .net "EX2_ALU_OPER2", 31 0, v000001a7a64d4240_0;  1 drivers
v000001a7a64f01a0_0 .net "EX2_ALU_OUT", 31 0, L_000001a7a6500ef0;  1 drivers
v000001a7a64f0240_0 .net "EX2_PC", 31 0, v000001a7a64d5000_0;  1 drivers
v000001a7a64efd40_0 .net "EX2_PFC_to_IF", 31 0, v000001a7a64d4600_0;  1 drivers
v000001a7a64f1500_0 .net "EX2_forward_to_B", 31 0, v000001a7a64d5460_0;  1 drivers
v000001a7a64f1960_0 .net "EX2_is_beq", 0 0, v000001a7a64d55a0_0;  1 drivers
v000001a7a64f0600_0 .net "EX2_is_bne", 0 0, v000001a7a64d5320_0;  1 drivers
v000001a7a64f0560_0 .net "EX2_is_jal", 0 0, v000001a7a64d4380_0;  1 drivers
v000001a7a64f0b00_0 .net "EX2_is_jr", 0 0, v000001a7a64d49c0_0;  1 drivers
v000001a7a64f0740_0 .net "EX2_is_oper2_immed", 0 0, v000001a7a64d4740_0;  1 drivers
v000001a7a64f0ba0_0 .net "EX2_memread", 0 0, v000001a7a64d5140_0;  1 drivers
v000001a7a64f1140_0 .net "EX2_memwrite", 0 0, v000001a7a64d5640_0;  1 drivers
v000001a7a64f1e60_0 .net "EX2_opcode", 11 0, v000001a7a64d56e0_0;  1 drivers
v000001a7a64efe80_0 .net "EX2_predicted", 0 0, v000001a7a64d4420_0;  1 drivers
v000001a7a64f0f60_0 .net "EX2_rd_ind", 4 0, v000001a7a64d5780_0;  1 drivers
v000001a7a64efb60_0 .net "EX2_rd_indzero", 0 0, v000001a7a64d41a0_0;  1 drivers
v000001a7a64f0100_0 .net "EX2_regwrite", 0 0, v000001a7a64d4100_0;  1 drivers
v000001a7a64f2180_0 .net "EX2_rs1", 31 0, v000001a7a64d46a0_0;  1 drivers
v000001a7a64f0380_0 .net "EX2_rs1_ind", 4 0, v000001a7a64d4880_0;  1 drivers
v000001a7a64f0e20_0 .net "EX2_rs2_ind", 4 0, v000001a7a64d4920_0;  1 drivers
v000001a7a64efc00_0 .net "EX2_rs2_out", 31 0, v000001a7a64d4a60_0;  1 drivers
v000001a7a64f0ec0_0 .net "ID_INST", 31 0, v000001a7a64d6910_0;  1 drivers
v000001a7a64f07e0_0 .net "ID_PC", 31 0, v000001a7a64d6a50_0;  1 drivers
v000001a7a64efde0_0 .net "ID_PFC_to_EX", 31 0, L_000001a7a64fd070;  1 drivers
v000001a7a64f0880_0 .net "ID_PFC_to_IF", 31 0, L_000001a7a64ff550;  1 drivers
v000001a7a64eff20_0 .net "ID_forward_to_B", 31 0, L_000001a7a64fd6b0;  1 drivers
v000001a7a64f1aa0_0 .net "ID_is_beq", 0 0, L_000001a7a64fd250;  1 drivers
v000001a7a64f0420_0 .net "ID_is_bne", 0 0, L_000001a7a64ff0f0;  1 drivers
v000001a7a64f02e0_0 .net "ID_is_j", 0 0, L_000001a7a64fe8d0;  1 drivers
v000001a7a64f10a0_0 .net "ID_is_jal", 0 0, L_000001a7a64ff690;  1 drivers
v000001a7a64f11e0_0 .net "ID_is_jr", 0 0, L_000001a7a64fe790;  1 drivers
v000001a7a64f1320_0 .net "ID_is_oper2_immed", 0 0, L_000001a7a65063b0;  1 drivers
v000001a7a64effc0_0 .net "ID_memread", 0 0, L_000001a7a64ff050;  1 drivers
v000001a7a64f0060_0 .net "ID_memwrite", 0 0, L_000001a7a64fd390;  1 drivers
v000001a7a64f0d80_0 .net "ID_opcode", 11 0, v000001a7a64f2680_0;  1 drivers
v000001a7a64f0920_0 .net "ID_predicted", 0 0, v000001a7a64d9b10_0;  1 drivers
v000001a7a64f1780_0 .net "ID_rd_ind", 4 0, v000001a7a64f2900_0;  1 drivers
v000001a7a64f04c0_0 .net "ID_regwrite", 0 0, L_000001a7a64fdf70;  1 drivers
v000001a7a64f09c0_0 .net "ID_rs1", 31 0, v000001a7a64de070_0;  1 drivers
v000001a7a64f18c0_0 .net "ID_rs1_ind", 4 0, v000001a7a64f24a0_0;  1 drivers
v000001a7a64f0c40_0 .net "ID_rs2", 31 0, v000001a7a64de110_0;  1 drivers
v000001a7a64f1000_0 .net "ID_rs2_ind", 4 0, v000001a7a64f2360_0;  1 drivers
v000001a7a64f1b40_0 .net "IF_INST", 31 0, L_000001a7a6505d90;  1 drivers
v000001a7a64f1c80_0 .net "IF_pc", 31 0, v000001a7a64eb2e0_0;  1 drivers
v000001a7a64f1d20_0 .net "MEM_ALU_OUT", 31 0, v000001a7a64c31a0_0;  1 drivers
v000001a7a64f1dc0_0 .net "MEM_Data_mem_out", 31 0, v000001a7a64edea0_0;  1 drivers
v000001a7a64f2040_0 .net "MEM_memread", 0 0, v000001a7a64c3060_0;  1 drivers
v000001a7a64f20e0_0 .net "MEM_memwrite", 0 0, v000001a7a64c3100_0;  1 drivers
v000001a7a65024d0_0 .net "MEM_opcode", 11 0, v000001a7a64c25c0_0;  1 drivers
v000001a7a6503f10_0 .net "MEM_rd_ind", 4 0, v000001a7a64c2f20_0;  1 drivers
v000001a7a65035b0_0 .net "MEM_rd_indzero", 0 0, v000001a7a64c2160_0;  1 drivers
v000001a7a65022f0_0 .net "MEM_regwrite", 0 0, v000001a7a64c2980_0;  1 drivers
v000001a7a6504410_0 .net "MEM_rs2", 31 0, v000001a7a64c2520_0;  1 drivers
v000001a7a6503790_0 .net "PC", 31 0, L_000001a7a657fc70;  alias, 1 drivers
v000001a7a6502570_0 .net "STALL_ID1_FLUSH", 0 0, v000001a7a64db0f0_0;  1 drivers
v000001a7a65047d0_0 .net "STALL_ID2_FLUSH", 0 0, v000001a7a64db230_0;  1 drivers
v000001a7a6502610_0 .net "STALL_IF_FLUSH", 0 0, v000001a7a64dc6d0_0;  1 drivers
v000001a7a6503fb0_0 .net "WB_ALU_OUT", 31 0, v000001a7a64ed2c0_0;  1 drivers
v000001a7a6502cf0_0 .net "WB_Data_mem_out", 31 0, v000001a7a64edb80_0;  1 drivers
v000001a7a6503b50_0 .net "WB_memread", 0 0, v000001a7a64ed720_0;  1 drivers
v000001a7a6503470_0 .net "WB_rd_ind", 4 0, v000001a7a64ed540_0;  1 drivers
v000001a7a6504230_0 .net "WB_rd_indzero", 0 0, v000001a7a64eeb20_0;  1 drivers
v000001a7a6503330_0 .net "WB_regwrite", 0 0, v000001a7a64eebc0_0;  1 drivers
v000001a7a6502a70_0 .net "Wrong_prediction", 0 0, L_000001a7a656be70;  1 drivers
v000001a7a6503290_0 .net *"_ivl_1", 0 0, L_000001a7a64408f0;  1 drivers
v000001a7a6502ed0_0 .net *"_ivl_13", 0 0, L_000001a7a6441e60;  1 drivers
v000001a7a65026b0_0 .net *"_ivl_14", 0 0, L_000001a7a6503e70;  1 drivers
v000001a7a6504050_0 .net *"_ivl_19", 0 0, L_000001a7a6442410;  1 drivers
v000001a7a6502110_0 .net *"_ivl_2", 0 0, L_000001a7a6502d90;  1 drivers
v000001a7a6503ab0_0 .net *"_ivl_20", 0 0, L_000001a7a6502e30;  1 drivers
v000001a7a6502750_0 .net *"_ivl_25", 0 0, L_000001a7a6441840;  1 drivers
v000001a7a6504550_0 .net *"_ivl_26", 0 0, L_000001a7a6502070;  1 drivers
v000001a7a6503010_0 .net *"_ivl_31", 0 0, L_000001a7a6440ab0;  1 drivers
v000001a7a6502c50_0 .net *"_ivl_32", 0 0, L_000001a7a6502390;  1 drivers
v000001a7a65042d0_0 .net *"_ivl_40", 31 0, L_000001a7a64fdc50;  1 drivers
L_000001a7a6520c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a7a6503830_0 .net *"_ivl_43", 26 0, L_000001a7a6520c58;  1 drivers
L_000001a7a6520ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a7a6503bf0_0 .net/2u *"_ivl_44", 31 0, L_000001a7a6520ca0;  1 drivers
v000001a7a6503150_0 .net *"_ivl_52", 31 0, L_000001a7a65724f0;  1 drivers
L_000001a7a6520d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a7a65027f0_0 .net *"_ivl_55", 26 0, L_000001a7a6520d30;  1 drivers
L_000001a7a6520d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a7a6502b10_0 .net/2u *"_ivl_56", 31 0, L_000001a7a6520d78;  1 drivers
v000001a7a6502890_0 .net *"_ivl_7", 0 0, L_000001a7a6441220;  1 drivers
v000001a7a6502f70_0 .net *"_ivl_8", 0 0, L_000001a7a6503dd0;  1 drivers
v000001a7a65040f0_0 .net "alu_selA", 1 0, L_000001a7a6504730;  1 drivers
v000001a7a6502bb0_0 .net "alu_selB", 1 0, L_000001a7a6504eb0;  1 drivers
v000001a7a65030b0_0 .net "clk", 0 0, L_000001a7a6440880;  1 drivers
v000001a7a6504370_0 .var "cycles_consumed", 31 0;
v000001a7a65031f0_0 .net "exhaz", 0 0, L_000001a7a6442020;  1 drivers
v000001a7a65036f0_0 .net "exhaz2", 0 0, L_000001a7a6440960;  1 drivers
v000001a7a65044b0_0 .net "hlt", 0 0, v000001a7a64eeee0_0;  1 drivers
v000001a7a6502430_0 .net "idhaz", 0 0, L_000001a7a6441610;  1 drivers
v000001a7a6503510_0 .net "idhaz2", 0 0, L_000001a7a6441680;  1 drivers
v000001a7a65033d0_0 .net "if_id_write", 0 0, v000001a7a64db550_0;  1 drivers
v000001a7a65021b0_0 .net "input_clk", 0 0, v000001a7a6503a10_0;  1 drivers
v000001a7a65038d0_0 .net "is_branch_and_taken", 0 0, L_000001a7a6505af0;  1 drivers
v000001a7a6504190_0 .net "memhaz", 0 0, L_000001a7a6440ff0;  1 drivers
v000001a7a6502930_0 .net "memhaz2", 0 0, L_000001a7a6441290;  1 drivers
v000001a7a6503c90_0 .net "pc_src", 2 0, L_000001a7a64fe830;  1 drivers
v000001a7a6503650_0 .net "pc_write", 0 0, v000001a7a64dbc30_0;  1 drivers
v000001a7a6503970_0 .net "rst", 0 0, v000001a7a6502250_0;  1 drivers
v000001a7a65029d0_0 .net "store_rs2_forward", 1 0, L_000001a7a6504870;  1 drivers
v000001a7a65045f0_0 .net "wdata_to_reg_file", 31 0, L_000001a7a656bc40;  1 drivers
E_000001a7a6458340/0 .event negedge, v000001a7a64d9570_0;
E_000001a7a6458340/1 .event posedge, v000001a7a64c3920_0;
E_000001a7a6458340 .event/or E_000001a7a6458340/0, E_000001a7a6458340/1;
L_000001a7a6502d90 .cmp/eq 5, v000001a7a64d5780_0, v000001a7a64d32a0_0;
L_000001a7a6503dd0 .cmp/eq 5, v000001a7a64c2f20_0, v000001a7a64d32a0_0;
L_000001a7a6503e70 .cmp/eq 5, v000001a7a64ed540_0, v000001a7a64d32a0_0;
L_000001a7a6502e30 .cmp/eq 5, v000001a7a64d5780_0, v000001a7a64d3340_0;
L_000001a7a6502070 .cmp/eq 5, v000001a7a64c2f20_0, v000001a7a64d3340_0;
L_000001a7a6502390 .cmp/eq 5, v000001a7a64ed540_0, v000001a7a64d3340_0;
L_000001a7a64fdc50 .concat [ 5 27 0 0], v000001a7a64f2900_0, L_000001a7a6520c58;
L_000001a7a64fe150 .cmp/ne 32, L_000001a7a64fdc50, L_000001a7a6520ca0;
L_000001a7a65724f0 .concat [ 5 27 0 0], v000001a7a64d5780_0, L_000001a7a6520d30;
L_000001a7a6571910 .cmp/ne 32, L_000001a7a65724f0, L_000001a7a6520d78;
S_000001a7a647d030 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000001a7a647cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000001a7a6441370 .functor NOT 1, L_000001a7a6442020, C4<0>, C4<0>, C4<0>;
L_000001a7a6441ed0 .functor AND 1, L_000001a7a6440ff0, L_000001a7a6441370, C4<1>, C4<1>;
L_000001a7a6442100 .functor OR 1, L_000001a7a6441610, L_000001a7a6441ed0, C4<0>, C4<0>;
L_000001a7a6441a70 .functor OR 1, L_000001a7a6441610, L_000001a7a6442020, C4<0>, C4<0>;
v000001a7a6467550_0 .net *"_ivl_12", 0 0, L_000001a7a6441a70;  1 drivers
v000001a7a64677d0_0 .net *"_ivl_2", 0 0, L_000001a7a6441370;  1 drivers
v000001a7a6467ff0_0 .net *"_ivl_5", 0 0, L_000001a7a6441ed0;  1 drivers
v000001a7a64686d0_0 .net *"_ivl_7", 0 0, L_000001a7a6442100;  1 drivers
v000001a7a6467af0_0 .net "alu_selA", 1 0, L_000001a7a6504730;  alias, 1 drivers
v000001a7a6466ab0_0 .net "exhaz", 0 0, L_000001a7a6442020;  alias, 1 drivers
v000001a7a6468090_0 .net "idhaz", 0 0, L_000001a7a6441610;  alias, 1 drivers
v000001a7a6466e70_0 .net "memhaz", 0 0, L_000001a7a6440ff0;  alias, 1 drivers
L_000001a7a6504730 .concat8 [ 1 1 0 0], L_000001a7a6442100, L_000001a7a6441a70;
S_000001a7a6266030 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000001a7a647cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000001a7a64413e0 .functor NOT 1, L_000001a7a6440960, C4<0>, C4<0>, C4<0>;
L_000001a7a64418b0 .functor AND 1, L_000001a7a6441290, L_000001a7a64413e0, C4<1>, C4<1>;
L_000001a7a64410d0 .functor OR 1, L_000001a7a6441680, L_000001a7a64418b0, C4<0>, C4<0>;
L_000001a7a6441920 .functor NOT 1, v000001a7a64d1900_0, C4<0>, C4<0>, C4<0>;
L_000001a7a6441f40 .functor AND 1, L_000001a7a64410d0, L_000001a7a6441920, C4<1>, C4<1>;
L_000001a7a6441ae0 .functor OR 1, L_000001a7a6441680, L_000001a7a6440960, C4<0>, C4<0>;
L_000001a7a64421e0 .functor NOT 1, v000001a7a64d1900_0, C4<0>, C4<0>, C4<0>;
L_000001a7a6441b50 .functor AND 1, L_000001a7a6441ae0, L_000001a7a64421e0, C4<1>, C4<1>;
v000001a7a6468310_0 .net "EX1_is_oper2_immed", 0 0, v000001a7a64d1900_0;  alias, 1 drivers
v000001a7a6468130_0 .net *"_ivl_11", 0 0, L_000001a7a6441f40;  1 drivers
v000001a7a6468770_0 .net *"_ivl_16", 0 0, L_000001a7a6441ae0;  1 drivers
v000001a7a6466c90_0 .net *"_ivl_17", 0 0, L_000001a7a64421e0;  1 drivers
v000001a7a6467870_0 .net *"_ivl_2", 0 0, L_000001a7a64413e0;  1 drivers
v000001a7a64684f0_0 .net *"_ivl_20", 0 0, L_000001a7a6441b50;  1 drivers
v000001a7a6466fb0_0 .net *"_ivl_5", 0 0, L_000001a7a64418b0;  1 drivers
v000001a7a6466970_0 .net *"_ivl_7", 0 0, L_000001a7a64410d0;  1 drivers
v000001a7a64674b0_0 .net *"_ivl_8", 0 0, L_000001a7a6441920;  1 drivers
v000001a7a64679b0_0 .net "alu_selB", 1 0, L_000001a7a6504eb0;  alias, 1 drivers
v000001a7a6466b50_0 .net "exhaz", 0 0, L_000001a7a6440960;  alias, 1 drivers
v000001a7a6468270_0 .net "idhaz", 0 0, L_000001a7a6441680;  alias, 1 drivers
v000001a7a64683b0_0 .net "memhaz", 0 0, L_000001a7a6441290;  alias, 1 drivers
L_000001a7a6504eb0 .concat8 [ 1 1 0 0], L_000001a7a6441f40, L_000001a7a6441b50;
S_000001a7a62661c0 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000001a7a647cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000001a7a6441bc0 .functor NOT 1, L_000001a7a6440960, C4<0>, C4<0>, C4<0>;
L_000001a7a6441ca0 .functor AND 1, L_000001a7a6441290, L_000001a7a6441bc0, C4<1>, C4<1>;
L_000001a7a6440ce0 .functor OR 1, L_000001a7a6441680, L_000001a7a6441ca0, C4<0>, C4<0>;
L_000001a7a6441d10 .functor OR 1, L_000001a7a6441680, L_000001a7a6440960, C4<0>, C4<0>;
v000001a7a6466bf0_0 .net *"_ivl_12", 0 0, L_000001a7a6441d10;  1 drivers
v000001a7a6466dd0_0 .net *"_ivl_2", 0 0, L_000001a7a6441bc0;  1 drivers
v000001a7a64670f0_0 .net *"_ivl_5", 0 0, L_000001a7a6441ca0;  1 drivers
v000001a7a6467230_0 .net *"_ivl_7", 0 0, L_000001a7a6440ce0;  1 drivers
v000001a7a64672d0_0 .net "exhaz", 0 0, L_000001a7a6440960;  alias, 1 drivers
v000001a7a6467370_0 .net "idhaz", 0 0, L_000001a7a6441680;  alias, 1 drivers
v000001a7a63e5180_0 .net "memhaz", 0 0, L_000001a7a6441290;  alias, 1 drivers
v000001a7a63e4820_0 .net "store_rs2_forward", 1 0, L_000001a7a6504870;  alias, 1 drivers
L_000001a7a6504870 .concat8 [ 1 1 0 0], L_000001a7a6440ce0, L_000001a7a6441d10;
S_000001a7a62169c0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_000001a7a647cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000001a7a63e4280_0 .net "EX_ALU_OUT", 31 0, L_000001a7a6500ef0;  alias, 1 drivers
v000001a7a63e5720_0 .net "EX_memread", 0 0, v000001a7a64d5140_0;  alias, 1 drivers
v000001a7a63cf2e0_0 .net "EX_memwrite", 0 0, v000001a7a64d5640_0;  alias, 1 drivers
v000001a7a63cda80_0 .net "EX_opcode", 11 0, v000001a7a64d56e0_0;  alias, 1 drivers
v000001a7a64c3d80_0 .net "EX_rd_ind", 4 0, v000001a7a64d5780_0;  alias, 1 drivers
v000001a7a64c3e20_0 .net "EX_rd_indzero", 0 0, L_000001a7a6571910;  1 drivers
v000001a7a64c22a0_0 .net "EX_regwrite", 0 0, v000001a7a64d4100_0;  alias, 1 drivers
v000001a7a64c2fc0_0 .net "EX_rs2_out", 31 0, v000001a7a64d4a60_0;  alias, 1 drivers
v000001a7a64c31a0_0 .var "MEM_ALU_OUT", 31 0;
v000001a7a64c3060_0 .var "MEM_memread", 0 0;
v000001a7a64c3100_0 .var "MEM_memwrite", 0 0;
v000001a7a64c25c0_0 .var "MEM_opcode", 11 0;
v000001a7a64c2f20_0 .var "MEM_rd_ind", 4 0;
v000001a7a64c2160_0 .var "MEM_rd_indzero", 0 0;
v000001a7a64c2980_0 .var "MEM_regwrite", 0 0;
v000001a7a64c2520_0 .var "MEM_rs2", 31 0;
v000001a7a64c2660_0 .net "clk", 0 0, L_000001a7a656bd90;  1 drivers
v000001a7a64c3920_0 .net "rst", 0 0, v000001a7a6502250_0;  alias, 1 drivers
E_000001a7a6458840 .event posedge, v000001a7a64c3920_0, v000001a7a64c2660_0;
S_000001a7a6216b50 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000001a7a647cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000001a7a6271490 .param/l "add" 0 9 6, C4<000000100000>;
P_000001a7a62714c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001a7a6271500 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001a7a6271538 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001a7a6271570 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001a7a62715a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001a7a62715e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001a7a6271618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001a7a6271650 .param/l "j" 0 9 19, C4<000010000000>;
P_000001a7a6271688 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001a7a62716c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001a7a62716f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001a7a6271730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001a7a6271768 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001a7a62717a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001a7a62717d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001a7a6271810 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001a7a6271848 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001a7a6271880 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001a7a62718b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001a7a62718f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001a7a6271928 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001a7a6271960 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001a7a6271998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001a7a62719d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001a7a656a3c0 .functor XOR 1, L_000001a7a656a2e0, v000001a7a64d4420_0, C4<0>, C4<0>;
L_000001a7a656a430 .functor NOT 1, L_000001a7a656a3c0, C4<0>, C4<0>, C4<0>;
L_000001a7a656bcb0 .functor OR 1, v000001a7a6502250_0, L_000001a7a656a430, C4<0>, C4<0>;
L_000001a7a656be70 .functor NOT 1, L_000001a7a656bcb0, C4<0>, C4<0>, C4<0>;
v000001a7a64c6b70_0 .net "ALU_OP", 3 0, v000001a7a64c6a30_0;  1 drivers
v000001a7a64c9550_0 .net "BranchDecision", 0 0, L_000001a7a656a2e0;  1 drivers
v000001a7a64c8e70_0 .net "CF", 0 0, v000001a7a64c67b0_0;  1 drivers
v000001a7a64c8c90_0 .net "EX_opcode", 11 0, v000001a7a64d56e0_0;  alias, 1 drivers
v000001a7a64c9230_0 .net "Wrong_prediction", 0 0, L_000001a7a656be70;  alias, 1 drivers
v000001a7a64c8d30_0 .net "ZF", 0 0, L_000001a7a6569fd0;  1 drivers
L_000001a7a6520ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001a7a64c8790_0 .net/2u *"_ivl_0", 31 0, L_000001a7a6520ce8;  1 drivers
v000001a7a64c8330_0 .net *"_ivl_11", 0 0, L_000001a7a656bcb0;  1 drivers
v000001a7a64c92d0_0 .net *"_ivl_2", 31 0, L_000001a7a6501e90;  1 drivers
v000001a7a64c9910_0 .net *"_ivl_6", 0 0, L_000001a7a656a3c0;  1 drivers
v000001a7a64c8510_0 .net *"_ivl_8", 0 0, L_000001a7a656a430;  1 drivers
v000001a7a64c9870_0 .net "alu_out", 31 0, L_000001a7a6500ef0;  alias, 1 drivers
v000001a7a64c9690_0 .net "alu_outw", 31 0, v000001a7a64c6990_0;  1 drivers
v000001a7a64c9050_0 .net "is_beq", 0 0, v000001a7a64d55a0_0;  alias, 1 drivers
v000001a7a64c8f10_0 .net "is_bne", 0 0, v000001a7a64d5320_0;  alias, 1 drivers
v000001a7a64c86f0_0 .net "is_jal", 0 0, v000001a7a64d4380_0;  alias, 1 drivers
v000001a7a64c8650_0 .net "oper1", 31 0, v000001a7a64d4560_0;  alias, 1 drivers
v000001a7a64c8dd0_0 .net "oper2", 31 0, v000001a7a64d4240_0;  alias, 1 drivers
v000001a7a64c99b0_0 .net "pc", 31 0, v000001a7a64d5000_0;  alias, 1 drivers
v000001a7a64c8830_0 .net "predicted", 0 0, v000001a7a64d4420_0;  alias, 1 drivers
v000001a7a64c8470_0 .net "rst", 0 0, v000001a7a6502250_0;  alias, 1 drivers
L_000001a7a6501e90 .arith/sum 32, v000001a7a64d5000_0, L_000001a7a6520ce8;
L_000001a7a6500ef0 .functor MUXZ 32, v000001a7a64c6990_0, L_000001a7a6501e90, v000001a7a64d4380_0, C4<>;
S_000001a7a6289aa0 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000001a7a6216b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000001a7a656a200 .functor AND 1, v000001a7a64d55a0_0, L_000001a7a656a120, C4<1>, C4<1>;
L_000001a7a656a6d0 .functor NOT 1, L_000001a7a656a120, C4<0>, C4<0>, C4<0>;
L_000001a7a656a270 .functor AND 1, v000001a7a64d5320_0, L_000001a7a656a6d0, C4<1>, C4<1>;
L_000001a7a656a2e0 .functor OR 1, L_000001a7a656a200, L_000001a7a656a270, C4<0>, C4<0>;
v000001a7a64c7930_0 .net "BranchDecision", 0 0, L_000001a7a656a2e0;  alias, 1 drivers
v000001a7a64c7a70_0 .net *"_ivl_2", 0 0, L_000001a7a656a6d0;  1 drivers
v000001a7a64c7b10_0 .net "is_beq", 0 0, v000001a7a64d55a0_0;  alias, 1 drivers
v000001a7a64c8010_0 .net "is_beq_taken", 0 0, L_000001a7a656a200;  1 drivers
v000001a7a64c5b30_0 .net "is_bne", 0 0, v000001a7a64d5320_0;  alias, 1 drivers
v000001a7a64c5bd0_0 .net "is_bne_taken", 0 0, L_000001a7a656a270;  1 drivers
v000001a7a64c5d10_0 .net "is_eq", 0 0, L_000001a7a656a120;  1 drivers
v000001a7a64c5db0_0 .net "oper1", 31 0, v000001a7a64d4560_0;  alias, 1 drivers
v000001a7a64c5e50_0 .net "oper2", 31 0, v000001a7a64d4240_0;  alias, 1 drivers
S_000001a7a6289c30 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000001a7a6289aa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000001a7a656b7e0 .functor XOR 1, L_000001a7a64ff910, L_000001a7a64ffd70, C4<0>, C4<0>;
L_000001a7a656aac0 .functor XOR 1, L_000001a7a6500f90, L_000001a7a6501490, C4<0>, C4<0>;
L_000001a7a656a4a0 .functor XOR 1, L_000001a7a64ff9b0, L_000001a7a6501530, C4<0>, C4<0>;
L_000001a7a656b3f0 .functor XOR 1, L_000001a7a65015d0, L_000001a7a6501ad0, C4<0>, C4<0>;
L_000001a7a656b930 .functor XOR 1, L_000001a7a65017b0, L_000001a7a6501850, C4<0>, C4<0>;
L_000001a7a656b5b0 .functor XOR 1, L_000001a7a65018f0, L_000001a7a64ffe10, C4<0>, C4<0>;
L_000001a7a656ac80 .functor XOR 1, L_000001a7a656f9d0, L_000001a7a656df90, C4<0>, C4<0>;
L_000001a7a656a820 .functor XOR 1, L_000001a7a6570470, L_000001a7a656e670, C4<0>, C4<0>;
L_000001a7a6569f60 .functor XOR 1, L_000001a7a656ec10, L_000001a7a6570510, C4<0>, C4<0>;
L_000001a7a656a900 .functor XOR 1, L_000001a7a656fcf0, L_000001a7a656e7b0, C4<0>, C4<0>;
L_000001a7a656a5f0 .functor XOR 1, L_000001a7a65705b0, L_000001a7a656e030, C4<0>, C4<0>;
L_000001a7a656b380 .functor XOR 1, L_000001a7a656fa70, L_000001a7a656e350, C4<0>, C4<0>;
L_000001a7a656acf0 .functor XOR 1, L_000001a7a656f890, L_000001a7a656edf0, C4<0>, C4<0>;
L_000001a7a656b4d0 .functor XOR 1, L_000001a7a656ecb0, L_000001a7a656ef30, C4<0>, C4<0>;
L_000001a7a656b1c0 .functor XOR 1, L_000001a7a656f250, L_000001a7a656ed50, C4<0>, C4<0>;
L_000001a7a656b230 .functor XOR 1, L_000001a7a656fb10, L_000001a7a656e170, C4<0>, C4<0>;
L_000001a7a656b8c0 .functor XOR 1, L_000001a7a656f570, L_000001a7a656ee90, C4<0>, C4<0>;
L_000001a7a656b2a0 .functor XOR 1, L_000001a7a656efd0, L_000001a7a656ead0, C4<0>, C4<0>;
L_000001a7a656ab30 .functor XOR 1, L_000001a7a656e3f0, L_000001a7a656f430, C4<0>, C4<0>;
L_000001a7a656ad60 .functor XOR 1, L_000001a7a656e850, L_000001a7a6570010, C4<0>, C4<0>;
L_000001a7a656af20 .functor XOR 1, L_000001a7a656f2f0, L_000001a7a656eb70, C4<0>, C4<0>;
L_000001a7a656a190 .functor XOR 1, L_000001a7a6570650, L_000001a7a656ff70, C4<0>, C4<0>;
L_000001a7a656a660 .functor XOR 1, L_000001a7a656f6b0, L_000001a7a656e0d0, C4<0>, C4<0>;
L_000001a7a656b070 .functor XOR 1, L_000001a7a656f1b0, L_000001a7a656f070, C4<0>, C4<0>;
L_000001a7a656a970 .functor XOR 1, L_000001a7a656f110, L_000001a7a656f750, C4<0>, C4<0>;
L_000001a7a656b310 .functor XOR 1, L_000001a7a656f390, L_000001a7a6570150, C4<0>, C4<0>;
L_000001a7a656b460 .functor XOR 1, L_000001a7a656e2b0, L_000001a7a656f4d0, C4<0>, C4<0>;
L_000001a7a656b9a0 .functor XOR 1, L_000001a7a65706f0, L_000001a7a656fed0, C4<0>, C4<0>;
L_000001a7a656b620 .functor XOR 1, L_000001a7a656f7f0, L_000001a7a656f610, C4<0>, C4<0>;
L_000001a7a656ba10 .functor XOR 1, L_000001a7a656f930, L_000001a7a656fbb0, C4<0>, C4<0>;
L_000001a7a656a040 .functor XOR 1, L_000001a7a656fc50, L_000001a7a656fd90, C4<0>, C4<0>;
L_000001a7a656ba80 .functor XOR 1, L_000001a7a65700b0, L_000001a7a656fe30, C4<0>, C4<0>;
L_000001a7a656a120/0/0 .functor OR 1, L_000001a7a65701f0, L_000001a7a6570290, L_000001a7a6570330, L_000001a7a65703d0;
L_000001a7a656a120/0/4 .functor OR 1, L_000001a7a656e490, L_000001a7a656e530, L_000001a7a656e5d0, L_000001a7a656e710;
L_000001a7a656a120/0/8 .functor OR 1, L_000001a7a656e8f0, L_000001a7a656e990, L_000001a7a656ea30, L_000001a7a6571cd0;
L_000001a7a656a120/0/12 .functor OR 1, L_000001a7a6571550, L_000001a7a6572810, L_000001a7a6572450, L_000001a7a6572630;
L_000001a7a656a120/0/16 .functor OR 1, L_000001a7a6572ef0, L_000001a7a65726d0, L_000001a7a6571ff0, L_000001a7a6571050;
L_000001a7a656a120/0/20 .functor OR 1, L_000001a7a6572270, L_000001a7a6571b90, L_000001a7a6572950, L_000001a7a6571a50;
L_000001a7a656a120/0/24 .functor OR 1, L_000001a7a65719b0, L_000001a7a65715f0, L_000001a7a6570dd0, L_000001a7a6572770;
L_000001a7a656a120/0/28 .functor OR 1, L_000001a7a6570830, L_000001a7a65721d0, L_000001a7a6570e70, L_000001a7a65729f0;
L_000001a7a656a120/1/0 .functor OR 1, L_000001a7a656a120/0/0, L_000001a7a656a120/0/4, L_000001a7a656a120/0/8, L_000001a7a656a120/0/12;
L_000001a7a656a120/1/4 .functor OR 1, L_000001a7a656a120/0/16, L_000001a7a656a120/0/20, L_000001a7a656a120/0/24, L_000001a7a656a120/0/28;
L_000001a7a656a120 .functor NOR 1, L_000001a7a656a120/1/0, L_000001a7a656a120/1/4, C4<0>, C4<0>;
v000001a7a64c2e80_0 .net *"_ivl_0", 0 0, L_000001a7a656b7e0;  1 drivers
v000001a7a64c3c40_0 .net *"_ivl_101", 0 0, L_000001a7a656ee90;  1 drivers
v000001a7a64c2340_0 .net *"_ivl_102", 0 0, L_000001a7a656b2a0;  1 drivers
v000001a7a64c4280_0 .net *"_ivl_105", 0 0, L_000001a7a656efd0;  1 drivers
v000001a7a64c3420_0 .net *"_ivl_107", 0 0, L_000001a7a656ead0;  1 drivers
v000001a7a64c4000_0 .net *"_ivl_108", 0 0, L_000001a7a656ab30;  1 drivers
v000001a7a64c3240_0 .net *"_ivl_11", 0 0, L_000001a7a6501490;  1 drivers
v000001a7a64c3ce0_0 .net *"_ivl_111", 0 0, L_000001a7a656e3f0;  1 drivers
v000001a7a64c32e0_0 .net *"_ivl_113", 0 0, L_000001a7a656f430;  1 drivers
v000001a7a64c1b20_0 .net *"_ivl_114", 0 0, L_000001a7a656ad60;  1 drivers
v000001a7a64c3ec0_0 .net *"_ivl_117", 0 0, L_000001a7a656e850;  1 drivers
v000001a7a64c2d40_0 .net *"_ivl_119", 0 0, L_000001a7a6570010;  1 drivers
v000001a7a64c23e0_0 .net *"_ivl_12", 0 0, L_000001a7a656a4a0;  1 drivers
v000001a7a64c2480_0 .net *"_ivl_120", 0 0, L_000001a7a656af20;  1 drivers
v000001a7a64c1d00_0 .net *"_ivl_123", 0 0, L_000001a7a656f2f0;  1 drivers
v000001a7a64c3380_0 .net *"_ivl_125", 0 0, L_000001a7a656eb70;  1 drivers
v000001a7a64c27a0_0 .net *"_ivl_126", 0 0, L_000001a7a656a190;  1 drivers
v000001a7a64c34c0_0 .net *"_ivl_129", 0 0, L_000001a7a6570650;  1 drivers
v000001a7a64c2200_0 .net *"_ivl_131", 0 0, L_000001a7a656ff70;  1 drivers
v000001a7a64c3560_0 .net *"_ivl_132", 0 0, L_000001a7a656a660;  1 drivers
v000001a7a64c3f60_0 .net *"_ivl_135", 0 0, L_000001a7a656f6b0;  1 drivers
v000001a7a64c2c00_0 .net *"_ivl_137", 0 0, L_000001a7a656e0d0;  1 drivers
v000001a7a64c2840_0 .net *"_ivl_138", 0 0, L_000001a7a656b070;  1 drivers
v000001a7a64c1ee0_0 .net *"_ivl_141", 0 0, L_000001a7a656f1b0;  1 drivers
v000001a7a64c3600_0 .net *"_ivl_143", 0 0, L_000001a7a656f070;  1 drivers
v000001a7a64c28e0_0 .net *"_ivl_144", 0 0, L_000001a7a656a970;  1 drivers
v000001a7a64c3ba0_0 .net *"_ivl_147", 0 0, L_000001a7a656f110;  1 drivers
v000001a7a64c40a0_0 .net *"_ivl_149", 0 0, L_000001a7a656f750;  1 drivers
v000001a7a64c37e0_0 .net *"_ivl_15", 0 0, L_000001a7a64ff9b0;  1 drivers
v000001a7a64c2ca0_0 .net *"_ivl_150", 0 0, L_000001a7a656b310;  1 drivers
v000001a7a64c39c0_0 .net *"_ivl_153", 0 0, L_000001a7a656f390;  1 drivers
v000001a7a64c36a0_0 .net *"_ivl_155", 0 0, L_000001a7a6570150;  1 drivers
v000001a7a64c3740_0 .net *"_ivl_156", 0 0, L_000001a7a656b460;  1 drivers
v000001a7a64c4140_0 .net *"_ivl_159", 0 0, L_000001a7a656e2b0;  1 drivers
v000001a7a64c2a20_0 .net *"_ivl_161", 0 0, L_000001a7a656f4d0;  1 drivers
v000001a7a64c3880_0 .net *"_ivl_162", 0 0, L_000001a7a656b9a0;  1 drivers
v000001a7a64c1c60_0 .net *"_ivl_165", 0 0, L_000001a7a65706f0;  1 drivers
v000001a7a64c3a60_0 .net *"_ivl_167", 0 0, L_000001a7a656fed0;  1 drivers
v000001a7a64c3b00_0 .net *"_ivl_168", 0 0, L_000001a7a656b620;  1 drivers
v000001a7a64c2de0_0 .net *"_ivl_17", 0 0, L_000001a7a6501530;  1 drivers
v000001a7a64c41e0_0 .net *"_ivl_171", 0 0, L_000001a7a656f7f0;  1 drivers
v000001a7a64c2ac0_0 .net *"_ivl_173", 0 0, L_000001a7a656f610;  1 drivers
v000001a7a64c1bc0_0 .net *"_ivl_174", 0 0, L_000001a7a656ba10;  1 drivers
v000001a7a64c1da0_0 .net *"_ivl_177", 0 0, L_000001a7a656f930;  1 drivers
v000001a7a64c1e40_0 .net *"_ivl_179", 0 0, L_000001a7a656fbb0;  1 drivers
v000001a7a64c1f80_0 .net *"_ivl_18", 0 0, L_000001a7a656b3f0;  1 drivers
v000001a7a64c2020_0 .net *"_ivl_180", 0 0, L_000001a7a656a040;  1 drivers
v000001a7a64c20c0_0 .net *"_ivl_183", 0 0, L_000001a7a656fc50;  1 drivers
v000001a7a64c2b60_0 .net *"_ivl_185", 0 0, L_000001a7a656fd90;  1 drivers
v000001a7a64c4e60_0 .net *"_ivl_186", 0 0, L_000001a7a656ba80;  1 drivers
v000001a7a64c4be0_0 .net *"_ivl_190", 0 0, L_000001a7a65700b0;  1 drivers
v000001a7a64c5360_0 .net *"_ivl_192", 0 0, L_000001a7a656fe30;  1 drivers
v000001a7a64c4fa0_0 .net *"_ivl_194", 0 0, L_000001a7a65701f0;  1 drivers
v000001a7a64c50e0_0 .net *"_ivl_196", 0 0, L_000001a7a6570290;  1 drivers
v000001a7a64c4500_0 .net *"_ivl_198", 0 0, L_000001a7a6570330;  1 drivers
v000001a7a64c5180_0 .net *"_ivl_200", 0 0, L_000001a7a65703d0;  1 drivers
v000001a7a64c43c0_0 .net *"_ivl_202", 0 0, L_000001a7a656e490;  1 drivers
v000001a7a64c5900_0 .net *"_ivl_204", 0 0, L_000001a7a656e530;  1 drivers
v000001a7a64c4f00_0 .net *"_ivl_206", 0 0, L_000001a7a656e5d0;  1 drivers
v000001a7a64c5220_0 .net *"_ivl_208", 0 0, L_000001a7a656e710;  1 drivers
v000001a7a64c46e0_0 .net *"_ivl_21", 0 0, L_000001a7a65015d0;  1 drivers
v000001a7a64c4640_0 .net *"_ivl_210", 0 0, L_000001a7a656e8f0;  1 drivers
v000001a7a64c52c0_0 .net *"_ivl_212", 0 0, L_000001a7a656e990;  1 drivers
v000001a7a64c5540_0 .net *"_ivl_214", 0 0, L_000001a7a656ea30;  1 drivers
v000001a7a64c5040_0 .net *"_ivl_216", 0 0, L_000001a7a6571cd0;  1 drivers
v000001a7a64c4c80_0 .net *"_ivl_218", 0 0, L_000001a7a6571550;  1 drivers
v000001a7a64c5400_0 .net *"_ivl_220", 0 0, L_000001a7a6572810;  1 drivers
v000001a7a64c4d20_0 .net *"_ivl_222", 0 0, L_000001a7a6572450;  1 drivers
v000001a7a64c54a0_0 .net *"_ivl_224", 0 0, L_000001a7a6572630;  1 drivers
v000001a7a64c55e0_0 .net *"_ivl_226", 0 0, L_000001a7a6572ef0;  1 drivers
v000001a7a64c4780_0 .net *"_ivl_228", 0 0, L_000001a7a65726d0;  1 drivers
v000001a7a64c45a0_0 .net *"_ivl_23", 0 0, L_000001a7a6501ad0;  1 drivers
v000001a7a64c5680_0 .net *"_ivl_230", 0 0, L_000001a7a6571ff0;  1 drivers
v000001a7a64c5720_0 .net *"_ivl_232", 0 0, L_000001a7a6571050;  1 drivers
v000001a7a64c59a0_0 .net *"_ivl_234", 0 0, L_000001a7a6572270;  1 drivers
v000001a7a64c48c0_0 .net *"_ivl_236", 0 0, L_000001a7a6571b90;  1 drivers
v000001a7a64c4820_0 .net *"_ivl_238", 0 0, L_000001a7a6572950;  1 drivers
v000001a7a64c4dc0_0 .net *"_ivl_24", 0 0, L_000001a7a656b930;  1 drivers
v000001a7a64c4960_0 .net *"_ivl_240", 0 0, L_000001a7a6571a50;  1 drivers
v000001a7a64c57c0_0 .net *"_ivl_242", 0 0, L_000001a7a65719b0;  1 drivers
v000001a7a64c4460_0 .net *"_ivl_244", 0 0, L_000001a7a65715f0;  1 drivers
v000001a7a64c4a00_0 .net *"_ivl_246", 0 0, L_000001a7a6570dd0;  1 drivers
v000001a7a64c5860_0 .net *"_ivl_248", 0 0, L_000001a7a6572770;  1 drivers
v000001a7a64c4320_0 .net *"_ivl_250", 0 0, L_000001a7a6570830;  1 drivers
v000001a7a64c4aa0_0 .net *"_ivl_252", 0 0, L_000001a7a65721d0;  1 drivers
v000001a7a64c4b40_0 .net *"_ivl_254", 0 0, L_000001a7a6570e70;  1 drivers
v000001a7a63e4a00_0 .net *"_ivl_256", 0 0, L_000001a7a65729f0;  1 drivers
v000001a7a64c6350_0 .net *"_ivl_27", 0 0, L_000001a7a65017b0;  1 drivers
v000001a7a64c63f0_0 .net *"_ivl_29", 0 0, L_000001a7a6501850;  1 drivers
v000001a7a64c7c50_0 .net *"_ivl_3", 0 0, L_000001a7a64ff910;  1 drivers
v000001a7a64c65d0_0 .net *"_ivl_30", 0 0, L_000001a7a656b5b0;  1 drivers
v000001a7a64c6fd0_0 .net *"_ivl_33", 0 0, L_000001a7a65018f0;  1 drivers
v000001a7a64c6e90_0 .net *"_ivl_35", 0 0, L_000001a7a64ffe10;  1 drivers
v000001a7a64c7ed0_0 .net *"_ivl_36", 0 0, L_000001a7a656ac80;  1 drivers
v000001a7a64c6cb0_0 .net *"_ivl_39", 0 0, L_000001a7a656f9d0;  1 drivers
v000001a7a64c6df0_0 .net *"_ivl_41", 0 0, L_000001a7a656df90;  1 drivers
v000001a7a64c8290_0 .net *"_ivl_42", 0 0, L_000001a7a656a820;  1 drivers
v000001a7a64c7430_0 .net *"_ivl_45", 0 0, L_000001a7a6570470;  1 drivers
v000001a7a64c80b0_0 .net *"_ivl_47", 0 0, L_000001a7a656e670;  1 drivers
v000001a7a64c77f0_0 .net *"_ivl_48", 0 0, L_000001a7a6569f60;  1 drivers
v000001a7a64c6850_0 .net *"_ivl_5", 0 0, L_000001a7a64ffd70;  1 drivers
v000001a7a64c8150_0 .net *"_ivl_51", 0 0, L_000001a7a656ec10;  1 drivers
v000001a7a64c6d50_0 .net *"_ivl_53", 0 0, L_000001a7a6570510;  1 drivers
v000001a7a64c7250_0 .net *"_ivl_54", 0 0, L_000001a7a656a900;  1 drivers
v000001a7a64c81f0_0 .net *"_ivl_57", 0 0, L_000001a7a656fcf0;  1 drivers
v000001a7a64c7d90_0 .net *"_ivl_59", 0 0, L_000001a7a656e7b0;  1 drivers
v000001a7a64c72f0_0 .net *"_ivl_6", 0 0, L_000001a7a656aac0;  1 drivers
v000001a7a64c7610_0 .net *"_ivl_60", 0 0, L_000001a7a656a5f0;  1 drivers
v000001a7a64c6c10_0 .net *"_ivl_63", 0 0, L_000001a7a65705b0;  1 drivers
v000001a7a64c6210_0 .net *"_ivl_65", 0 0, L_000001a7a656e030;  1 drivers
v000001a7a64c6670_0 .net *"_ivl_66", 0 0, L_000001a7a656b380;  1 drivers
v000001a7a64c6f30_0 .net *"_ivl_69", 0 0, L_000001a7a656fa70;  1 drivers
v000001a7a64c6170_0 .net *"_ivl_71", 0 0, L_000001a7a656e350;  1 drivers
v000001a7a64c7390_0 .net *"_ivl_72", 0 0, L_000001a7a656acf0;  1 drivers
v000001a7a64c7e30_0 .net *"_ivl_75", 0 0, L_000001a7a656f890;  1 drivers
v000001a7a64c7070_0 .net *"_ivl_77", 0 0, L_000001a7a656edf0;  1 drivers
v000001a7a64c6710_0 .net *"_ivl_78", 0 0, L_000001a7a656b4d0;  1 drivers
v000001a7a64c5ef0_0 .net *"_ivl_81", 0 0, L_000001a7a656ecb0;  1 drivers
v000001a7a64c7110_0 .net *"_ivl_83", 0 0, L_000001a7a656ef30;  1 drivers
v000001a7a64c62b0_0 .net *"_ivl_84", 0 0, L_000001a7a656b1c0;  1 drivers
v000001a7a64c7bb0_0 .net *"_ivl_87", 0 0, L_000001a7a656f250;  1 drivers
v000001a7a64c7cf0_0 .net *"_ivl_89", 0 0, L_000001a7a656ed50;  1 drivers
v000001a7a64c7890_0 .net *"_ivl_9", 0 0, L_000001a7a6500f90;  1 drivers
v000001a7a64c71b0_0 .net *"_ivl_90", 0 0, L_000001a7a656b230;  1 drivers
v000001a7a64c79d0_0 .net *"_ivl_93", 0 0, L_000001a7a656fb10;  1 drivers
v000001a7a64c74d0_0 .net *"_ivl_95", 0 0, L_000001a7a656e170;  1 drivers
v000001a7a64c7570_0 .net *"_ivl_96", 0 0, L_000001a7a656b8c0;  1 drivers
v000001a7a64c7f70_0 .net *"_ivl_99", 0 0, L_000001a7a656f570;  1 drivers
v000001a7a64c6490_0 .net "a", 31 0, v000001a7a64d4560_0;  alias, 1 drivers
v000001a7a64c76b0_0 .net "b", 31 0, v000001a7a64d4240_0;  alias, 1 drivers
v000001a7a64c5c70_0 .net "out", 0 0, L_000001a7a656a120;  alias, 1 drivers
v000001a7a64c7750_0 .net "temp", 31 0, L_000001a7a656e210;  1 drivers
L_000001a7a64ff910 .part v000001a7a64d4560_0, 0, 1;
L_000001a7a64ffd70 .part v000001a7a64d4240_0, 0, 1;
L_000001a7a6500f90 .part v000001a7a64d4560_0, 1, 1;
L_000001a7a6501490 .part v000001a7a64d4240_0, 1, 1;
L_000001a7a64ff9b0 .part v000001a7a64d4560_0, 2, 1;
L_000001a7a6501530 .part v000001a7a64d4240_0, 2, 1;
L_000001a7a65015d0 .part v000001a7a64d4560_0, 3, 1;
L_000001a7a6501ad0 .part v000001a7a64d4240_0, 3, 1;
L_000001a7a65017b0 .part v000001a7a64d4560_0, 4, 1;
L_000001a7a6501850 .part v000001a7a64d4240_0, 4, 1;
L_000001a7a65018f0 .part v000001a7a64d4560_0, 5, 1;
L_000001a7a64ffe10 .part v000001a7a64d4240_0, 5, 1;
L_000001a7a656f9d0 .part v000001a7a64d4560_0, 6, 1;
L_000001a7a656df90 .part v000001a7a64d4240_0, 6, 1;
L_000001a7a6570470 .part v000001a7a64d4560_0, 7, 1;
L_000001a7a656e670 .part v000001a7a64d4240_0, 7, 1;
L_000001a7a656ec10 .part v000001a7a64d4560_0, 8, 1;
L_000001a7a6570510 .part v000001a7a64d4240_0, 8, 1;
L_000001a7a656fcf0 .part v000001a7a64d4560_0, 9, 1;
L_000001a7a656e7b0 .part v000001a7a64d4240_0, 9, 1;
L_000001a7a65705b0 .part v000001a7a64d4560_0, 10, 1;
L_000001a7a656e030 .part v000001a7a64d4240_0, 10, 1;
L_000001a7a656fa70 .part v000001a7a64d4560_0, 11, 1;
L_000001a7a656e350 .part v000001a7a64d4240_0, 11, 1;
L_000001a7a656f890 .part v000001a7a64d4560_0, 12, 1;
L_000001a7a656edf0 .part v000001a7a64d4240_0, 12, 1;
L_000001a7a656ecb0 .part v000001a7a64d4560_0, 13, 1;
L_000001a7a656ef30 .part v000001a7a64d4240_0, 13, 1;
L_000001a7a656f250 .part v000001a7a64d4560_0, 14, 1;
L_000001a7a656ed50 .part v000001a7a64d4240_0, 14, 1;
L_000001a7a656fb10 .part v000001a7a64d4560_0, 15, 1;
L_000001a7a656e170 .part v000001a7a64d4240_0, 15, 1;
L_000001a7a656f570 .part v000001a7a64d4560_0, 16, 1;
L_000001a7a656ee90 .part v000001a7a64d4240_0, 16, 1;
L_000001a7a656efd0 .part v000001a7a64d4560_0, 17, 1;
L_000001a7a656ead0 .part v000001a7a64d4240_0, 17, 1;
L_000001a7a656e3f0 .part v000001a7a64d4560_0, 18, 1;
L_000001a7a656f430 .part v000001a7a64d4240_0, 18, 1;
L_000001a7a656e850 .part v000001a7a64d4560_0, 19, 1;
L_000001a7a6570010 .part v000001a7a64d4240_0, 19, 1;
L_000001a7a656f2f0 .part v000001a7a64d4560_0, 20, 1;
L_000001a7a656eb70 .part v000001a7a64d4240_0, 20, 1;
L_000001a7a6570650 .part v000001a7a64d4560_0, 21, 1;
L_000001a7a656ff70 .part v000001a7a64d4240_0, 21, 1;
L_000001a7a656f6b0 .part v000001a7a64d4560_0, 22, 1;
L_000001a7a656e0d0 .part v000001a7a64d4240_0, 22, 1;
L_000001a7a656f1b0 .part v000001a7a64d4560_0, 23, 1;
L_000001a7a656f070 .part v000001a7a64d4240_0, 23, 1;
L_000001a7a656f110 .part v000001a7a64d4560_0, 24, 1;
L_000001a7a656f750 .part v000001a7a64d4240_0, 24, 1;
L_000001a7a656f390 .part v000001a7a64d4560_0, 25, 1;
L_000001a7a6570150 .part v000001a7a64d4240_0, 25, 1;
L_000001a7a656e2b0 .part v000001a7a64d4560_0, 26, 1;
L_000001a7a656f4d0 .part v000001a7a64d4240_0, 26, 1;
L_000001a7a65706f0 .part v000001a7a64d4560_0, 27, 1;
L_000001a7a656fed0 .part v000001a7a64d4240_0, 27, 1;
L_000001a7a656f7f0 .part v000001a7a64d4560_0, 28, 1;
L_000001a7a656f610 .part v000001a7a64d4240_0, 28, 1;
L_000001a7a656f930 .part v000001a7a64d4560_0, 29, 1;
L_000001a7a656fbb0 .part v000001a7a64d4240_0, 29, 1;
L_000001a7a656fc50 .part v000001a7a64d4560_0, 30, 1;
L_000001a7a656fd90 .part v000001a7a64d4240_0, 30, 1;
LS_000001a7a656e210_0_0 .concat8 [ 1 1 1 1], L_000001a7a656b7e0, L_000001a7a656aac0, L_000001a7a656a4a0, L_000001a7a656b3f0;
LS_000001a7a656e210_0_4 .concat8 [ 1 1 1 1], L_000001a7a656b930, L_000001a7a656b5b0, L_000001a7a656ac80, L_000001a7a656a820;
LS_000001a7a656e210_0_8 .concat8 [ 1 1 1 1], L_000001a7a6569f60, L_000001a7a656a900, L_000001a7a656a5f0, L_000001a7a656b380;
LS_000001a7a656e210_0_12 .concat8 [ 1 1 1 1], L_000001a7a656acf0, L_000001a7a656b4d0, L_000001a7a656b1c0, L_000001a7a656b230;
LS_000001a7a656e210_0_16 .concat8 [ 1 1 1 1], L_000001a7a656b8c0, L_000001a7a656b2a0, L_000001a7a656ab30, L_000001a7a656ad60;
LS_000001a7a656e210_0_20 .concat8 [ 1 1 1 1], L_000001a7a656af20, L_000001a7a656a190, L_000001a7a656a660, L_000001a7a656b070;
LS_000001a7a656e210_0_24 .concat8 [ 1 1 1 1], L_000001a7a656a970, L_000001a7a656b310, L_000001a7a656b460, L_000001a7a656b9a0;
LS_000001a7a656e210_0_28 .concat8 [ 1 1 1 1], L_000001a7a656b620, L_000001a7a656ba10, L_000001a7a656a040, L_000001a7a656ba80;
LS_000001a7a656e210_1_0 .concat8 [ 4 4 4 4], LS_000001a7a656e210_0_0, LS_000001a7a656e210_0_4, LS_000001a7a656e210_0_8, LS_000001a7a656e210_0_12;
LS_000001a7a656e210_1_4 .concat8 [ 4 4 4 4], LS_000001a7a656e210_0_16, LS_000001a7a656e210_0_20, LS_000001a7a656e210_0_24, LS_000001a7a656e210_0_28;
L_000001a7a656e210 .concat8 [ 16 16 0 0], LS_000001a7a656e210_1_0, LS_000001a7a656e210_1_4;
L_000001a7a65700b0 .part v000001a7a64d4560_0, 31, 1;
L_000001a7a656fe30 .part v000001a7a64d4240_0, 31, 1;
L_000001a7a65701f0 .part L_000001a7a656e210, 0, 1;
L_000001a7a6570290 .part L_000001a7a656e210, 1, 1;
L_000001a7a6570330 .part L_000001a7a656e210, 2, 1;
L_000001a7a65703d0 .part L_000001a7a656e210, 3, 1;
L_000001a7a656e490 .part L_000001a7a656e210, 4, 1;
L_000001a7a656e530 .part L_000001a7a656e210, 5, 1;
L_000001a7a656e5d0 .part L_000001a7a656e210, 6, 1;
L_000001a7a656e710 .part L_000001a7a656e210, 7, 1;
L_000001a7a656e8f0 .part L_000001a7a656e210, 8, 1;
L_000001a7a656e990 .part L_000001a7a656e210, 9, 1;
L_000001a7a656ea30 .part L_000001a7a656e210, 10, 1;
L_000001a7a6571cd0 .part L_000001a7a656e210, 11, 1;
L_000001a7a6571550 .part L_000001a7a656e210, 12, 1;
L_000001a7a6572810 .part L_000001a7a656e210, 13, 1;
L_000001a7a6572450 .part L_000001a7a656e210, 14, 1;
L_000001a7a6572630 .part L_000001a7a656e210, 15, 1;
L_000001a7a6572ef0 .part L_000001a7a656e210, 16, 1;
L_000001a7a65726d0 .part L_000001a7a656e210, 17, 1;
L_000001a7a6571ff0 .part L_000001a7a656e210, 18, 1;
L_000001a7a6571050 .part L_000001a7a656e210, 19, 1;
L_000001a7a6572270 .part L_000001a7a656e210, 20, 1;
L_000001a7a6571b90 .part L_000001a7a656e210, 21, 1;
L_000001a7a6572950 .part L_000001a7a656e210, 22, 1;
L_000001a7a6571a50 .part L_000001a7a656e210, 23, 1;
L_000001a7a65719b0 .part L_000001a7a656e210, 24, 1;
L_000001a7a65715f0 .part L_000001a7a656e210, 25, 1;
L_000001a7a6570dd0 .part L_000001a7a656e210, 26, 1;
L_000001a7a6572770 .part L_000001a7a656e210, 27, 1;
L_000001a7a6570830 .part L_000001a7a656e210, 28, 1;
L_000001a7a65721d0 .part L_000001a7a656e210, 29, 1;
L_000001a7a6570e70 .part L_000001a7a656e210, 30, 1;
L_000001a7a65729f0 .part L_000001a7a656e210, 31, 1;
S_000001a7a62cd8a0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000001a7a6216b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000001a7a64583c0 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000001a7a6569fd0 .functor NOT 1, L_000001a7a64ffeb0, C4<0>, C4<0>, C4<0>;
v000001a7a64c5f90_0 .net "A", 31 0, v000001a7a64d4560_0;  alias, 1 drivers
v000001a7a64c6030_0 .net "ALUOP", 3 0, v000001a7a64c6a30_0;  alias, 1 drivers
v000001a7a64c60d0_0 .net "B", 31 0, v000001a7a64d4240_0;  alias, 1 drivers
v000001a7a64c67b0_0 .var "CF", 0 0;
v000001a7a64c6530_0 .net "ZF", 0 0, L_000001a7a6569fd0;  alias, 1 drivers
v000001a7a64c68f0_0 .net *"_ivl_1", 0 0, L_000001a7a64ffeb0;  1 drivers
v000001a7a64c6990_0 .var "res", 31 0;
E_000001a7a6457a80 .event anyedge, v000001a7a64c6030_0, v000001a7a64c6490_0, v000001a7a64c76b0_0, v000001a7a64c67b0_0;
L_000001a7a64ffeb0 .reduce/or v000001a7a64c6990_0;
S_000001a7a62cda30 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000001a7a6216b50;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000001a7a64ca2f0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001a7a64ca328 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001a7a64ca360 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001a7a64ca398 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001a7a64ca3d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001a7a64ca408 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001a7a64ca440 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001a7a64ca478 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001a7a64ca4b0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001a7a64ca4e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001a7a64ca520 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001a7a64ca558 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001a7a64ca590 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001a7a64ca5c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001a7a64ca600 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001a7a64ca638 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001a7a64ca670 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001a7a64ca6a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001a7a64ca6e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001a7a64ca718 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001a7a64ca750 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001a7a64ca788 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001a7a64ca7c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001a7a64ca7f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001a7a64ca830 .param/l "xori" 0 9 12, C4<001110000000>;
v000001a7a64c6a30_0 .var "ALU_OP", 3 0;
v000001a7a64c6ad0_0 .net "opcode", 11 0, v000001a7a64d56e0_0;  alias, 1 drivers
E_000001a7a6457ac0 .event anyedge, v000001a7a63cda80_0;
S_000001a7a62d0140 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000001a7a647cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000001a7a64d28a0_0 .net "EX1_forward_to_B", 31 0, v000001a7a64d2d00_0;  alias, 1 drivers
v000001a7a64d3160_0 .net "EX_PFC", 31 0, v000001a7a64d3980_0;  alias, 1 drivers
v000001a7a64d3a20_0 .net "EX_PFC_to_IF", 31 0, L_000001a7a6501a30;  alias, 1 drivers
v000001a7a64d2300_0 .net "alu_selA", 1 0, L_000001a7a6504730;  alias, 1 drivers
v000001a7a64d1ea0_0 .net "alu_selB", 1 0, L_000001a7a6504eb0;  alias, 1 drivers
v000001a7a64d3e80_0 .net "ex_haz", 31 0, v000001a7a64c31a0_0;  alias, 1 drivers
v000001a7a64d3de0_0 .net "id_haz", 31 0, L_000001a7a6500ef0;  alias, 1 drivers
v000001a7a64d3c00_0 .net "is_jr", 0 0, v000001a7a64d3200_0;  alias, 1 drivers
v000001a7a64d2080_0 .net "mem_haz", 31 0, L_000001a7a656bc40;  alias, 1 drivers
v000001a7a64d2b20_0 .net "oper1", 31 0, L_000001a7a65050e0;  alias, 1 drivers
v000001a7a64d2120_0 .net "oper2", 31 0, L_000001a7a656a0b0;  alias, 1 drivers
v000001a7a64d3020_0 .net "pc", 31 0, v000001a7a64d4060_0;  alias, 1 drivers
v000001a7a64d3fc0_0 .net "rs1", 31 0, v000001a7a64d2e40_0;  alias, 1 drivers
v000001a7a64d3660_0 .net "rs2_in", 31 0, v000001a7a64d21c0_0;  alias, 1 drivers
v000001a7a64d3480_0 .net "rs2_out", 31 0, L_000001a7a656a580;  alias, 1 drivers
v000001a7a64d33e0_0 .net "store_rs2_forward", 1 0, L_000001a7a6504870;  alias, 1 drivers
L_000001a7a6501a30 .functor MUXZ 32, v000001a7a64d3980_0, L_000001a7a65050e0, v000001a7a64d3200_0, C4<>;
S_000001a7a62d02d0 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000001a7a62d0140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001a7a6458400 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001a7a6506ab0 .functor NOT 1, L_000001a7a6501fd0, C4<0>, C4<0>, C4<0>;
L_000001a7a6506b20 .functor NOT 1, L_000001a7a6500e50, C4<0>, C4<0>, C4<0>;
L_000001a7a6506500 .functor NOT 1, L_000001a7a64ffff0, C4<0>, C4<0>, C4<0>;
L_000001a7a6506650 .functor NOT 1, L_000001a7a6501b70, C4<0>, C4<0>, C4<0>;
L_000001a7a65057e0 .functor AND 32, L_000001a7a6505380, v000001a7a64d2e40_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a7a6505d20 .functor AND 32, L_000001a7a6505700, L_000001a7a656bc40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a7a6505230 .functor OR 32, L_000001a7a65057e0, L_000001a7a6505d20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001a7a6505e70 .functor AND 32, L_000001a7a6506c00, v000001a7a64c31a0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a7a6505070 .functor OR 32, L_000001a7a6505230, L_000001a7a6505e70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001a7a65066c0 .functor AND 32, L_000001a7a65053f0, L_000001a7a6500ef0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a7a65050e0 .functor OR 32, L_000001a7a6505070, L_000001a7a65066c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a7a64c85b0_0 .net *"_ivl_1", 0 0, L_000001a7a6501fd0;  1 drivers
v000001a7a64c8a10_0 .net *"_ivl_13", 0 0, L_000001a7a64ffff0;  1 drivers
v000001a7a64c8ab0_0 .net *"_ivl_14", 0 0, L_000001a7a6506500;  1 drivers
v000001a7a64c8b50_0 .net *"_ivl_19", 0 0, L_000001a7a6500d10;  1 drivers
v000001a7a64c8bf0_0 .net *"_ivl_2", 0 0, L_000001a7a6506ab0;  1 drivers
v000001a7a64ce360_0 .net *"_ivl_23", 0 0, L_000001a7a6501c10;  1 drivers
v000001a7a64ce9a0_0 .net *"_ivl_27", 0 0, L_000001a7a6501b70;  1 drivers
v000001a7a64cea40_0 .net *"_ivl_28", 0 0, L_000001a7a6506650;  1 drivers
v000001a7a64cee00_0 .net *"_ivl_33", 0 0, L_000001a7a6500a90;  1 drivers
v000001a7a64ce2c0_0 .net *"_ivl_37", 0 0, L_000001a7a6500090;  1 drivers
v000001a7a64ced60_0 .net *"_ivl_40", 31 0, L_000001a7a65057e0;  1 drivers
v000001a7a64ce400_0 .net *"_ivl_42", 31 0, L_000001a7a6505d20;  1 drivers
v000001a7a64cf3a0_0 .net *"_ivl_44", 31 0, L_000001a7a6505230;  1 drivers
v000001a7a64cf440_0 .net *"_ivl_46", 31 0, L_000001a7a6505e70;  1 drivers
v000001a7a64cf1c0_0 .net *"_ivl_48", 31 0, L_000001a7a6505070;  1 drivers
v000001a7a64ceae0_0 .net *"_ivl_50", 31 0, L_000001a7a65066c0;  1 drivers
v000001a7a64cf260_0 .net *"_ivl_7", 0 0, L_000001a7a6500e50;  1 drivers
v000001a7a64cf080_0 .net *"_ivl_8", 0 0, L_000001a7a6506b20;  1 drivers
v000001a7a64ceea0_0 .net "ina", 31 0, v000001a7a64d2e40_0;  alias, 1 drivers
v000001a7a64cf300_0 .net "inb", 31 0, L_000001a7a656bc40;  alias, 1 drivers
v000001a7a64ce4a0_0 .net "inc", 31 0, v000001a7a64c31a0_0;  alias, 1 drivers
v000001a7a64cef40_0 .net "ind", 31 0, L_000001a7a6500ef0;  alias, 1 drivers
v000001a7a64ce0e0_0 .net "out", 31 0, L_000001a7a65050e0;  alias, 1 drivers
v000001a7a64ce5e0_0 .net "s0", 31 0, L_000001a7a6505380;  1 drivers
v000001a7a64ceb80_0 .net "s1", 31 0, L_000001a7a6505700;  1 drivers
v000001a7a64cf760_0 .net "s2", 31 0, L_000001a7a6506c00;  1 drivers
v000001a7a64ce680_0 .net "s3", 31 0, L_000001a7a65053f0;  1 drivers
v000001a7a64ce720_0 .net "sel", 1 0, L_000001a7a6504730;  alias, 1 drivers
L_000001a7a6501fd0 .part L_000001a7a6504730, 1, 1;
LS_000001a7a65010d0_0_0 .concat [ 1 1 1 1], L_000001a7a6506ab0, L_000001a7a6506ab0, L_000001a7a6506ab0, L_000001a7a6506ab0;
LS_000001a7a65010d0_0_4 .concat [ 1 1 1 1], L_000001a7a6506ab0, L_000001a7a6506ab0, L_000001a7a6506ab0, L_000001a7a6506ab0;
LS_000001a7a65010d0_0_8 .concat [ 1 1 1 1], L_000001a7a6506ab0, L_000001a7a6506ab0, L_000001a7a6506ab0, L_000001a7a6506ab0;
LS_000001a7a65010d0_0_12 .concat [ 1 1 1 1], L_000001a7a6506ab0, L_000001a7a6506ab0, L_000001a7a6506ab0, L_000001a7a6506ab0;
LS_000001a7a65010d0_0_16 .concat [ 1 1 1 1], L_000001a7a6506ab0, L_000001a7a6506ab0, L_000001a7a6506ab0, L_000001a7a6506ab0;
LS_000001a7a65010d0_0_20 .concat [ 1 1 1 1], L_000001a7a6506ab0, L_000001a7a6506ab0, L_000001a7a6506ab0, L_000001a7a6506ab0;
LS_000001a7a65010d0_0_24 .concat [ 1 1 1 1], L_000001a7a6506ab0, L_000001a7a6506ab0, L_000001a7a6506ab0, L_000001a7a6506ab0;
LS_000001a7a65010d0_0_28 .concat [ 1 1 1 1], L_000001a7a6506ab0, L_000001a7a6506ab0, L_000001a7a6506ab0, L_000001a7a6506ab0;
LS_000001a7a65010d0_1_0 .concat [ 4 4 4 4], LS_000001a7a65010d0_0_0, LS_000001a7a65010d0_0_4, LS_000001a7a65010d0_0_8, LS_000001a7a65010d0_0_12;
LS_000001a7a65010d0_1_4 .concat [ 4 4 4 4], LS_000001a7a65010d0_0_16, LS_000001a7a65010d0_0_20, LS_000001a7a65010d0_0_24, LS_000001a7a65010d0_0_28;
L_000001a7a65010d0 .concat [ 16 16 0 0], LS_000001a7a65010d0_1_0, LS_000001a7a65010d0_1_4;
L_000001a7a6500e50 .part L_000001a7a6504730, 0, 1;
LS_000001a7a6501df0_0_0 .concat [ 1 1 1 1], L_000001a7a6506b20, L_000001a7a6506b20, L_000001a7a6506b20, L_000001a7a6506b20;
LS_000001a7a6501df0_0_4 .concat [ 1 1 1 1], L_000001a7a6506b20, L_000001a7a6506b20, L_000001a7a6506b20, L_000001a7a6506b20;
LS_000001a7a6501df0_0_8 .concat [ 1 1 1 1], L_000001a7a6506b20, L_000001a7a6506b20, L_000001a7a6506b20, L_000001a7a6506b20;
LS_000001a7a6501df0_0_12 .concat [ 1 1 1 1], L_000001a7a6506b20, L_000001a7a6506b20, L_000001a7a6506b20, L_000001a7a6506b20;
LS_000001a7a6501df0_0_16 .concat [ 1 1 1 1], L_000001a7a6506b20, L_000001a7a6506b20, L_000001a7a6506b20, L_000001a7a6506b20;
LS_000001a7a6501df0_0_20 .concat [ 1 1 1 1], L_000001a7a6506b20, L_000001a7a6506b20, L_000001a7a6506b20, L_000001a7a6506b20;
LS_000001a7a6501df0_0_24 .concat [ 1 1 1 1], L_000001a7a6506b20, L_000001a7a6506b20, L_000001a7a6506b20, L_000001a7a6506b20;
LS_000001a7a6501df0_0_28 .concat [ 1 1 1 1], L_000001a7a6506b20, L_000001a7a6506b20, L_000001a7a6506b20, L_000001a7a6506b20;
LS_000001a7a6501df0_1_0 .concat [ 4 4 4 4], LS_000001a7a6501df0_0_0, LS_000001a7a6501df0_0_4, LS_000001a7a6501df0_0_8, LS_000001a7a6501df0_0_12;
LS_000001a7a6501df0_1_4 .concat [ 4 4 4 4], LS_000001a7a6501df0_0_16, LS_000001a7a6501df0_0_20, LS_000001a7a6501df0_0_24, LS_000001a7a6501df0_0_28;
L_000001a7a6501df0 .concat [ 16 16 0 0], LS_000001a7a6501df0_1_0, LS_000001a7a6501df0_1_4;
L_000001a7a64ffff0 .part L_000001a7a6504730, 1, 1;
LS_000001a7a6500450_0_0 .concat [ 1 1 1 1], L_000001a7a6506500, L_000001a7a6506500, L_000001a7a6506500, L_000001a7a6506500;
LS_000001a7a6500450_0_4 .concat [ 1 1 1 1], L_000001a7a6506500, L_000001a7a6506500, L_000001a7a6506500, L_000001a7a6506500;
LS_000001a7a6500450_0_8 .concat [ 1 1 1 1], L_000001a7a6506500, L_000001a7a6506500, L_000001a7a6506500, L_000001a7a6506500;
LS_000001a7a6500450_0_12 .concat [ 1 1 1 1], L_000001a7a6506500, L_000001a7a6506500, L_000001a7a6506500, L_000001a7a6506500;
LS_000001a7a6500450_0_16 .concat [ 1 1 1 1], L_000001a7a6506500, L_000001a7a6506500, L_000001a7a6506500, L_000001a7a6506500;
LS_000001a7a6500450_0_20 .concat [ 1 1 1 1], L_000001a7a6506500, L_000001a7a6506500, L_000001a7a6506500, L_000001a7a6506500;
LS_000001a7a6500450_0_24 .concat [ 1 1 1 1], L_000001a7a6506500, L_000001a7a6506500, L_000001a7a6506500, L_000001a7a6506500;
LS_000001a7a6500450_0_28 .concat [ 1 1 1 1], L_000001a7a6506500, L_000001a7a6506500, L_000001a7a6506500, L_000001a7a6506500;
LS_000001a7a6500450_1_0 .concat [ 4 4 4 4], LS_000001a7a6500450_0_0, LS_000001a7a6500450_0_4, LS_000001a7a6500450_0_8, LS_000001a7a6500450_0_12;
LS_000001a7a6500450_1_4 .concat [ 4 4 4 4], LS_000001a7a6500450_0_16, LS_000001a7a6500450_0_20, LS_000001a7a6500450_0_24, LS_000001a7a6500450_0_28;
L_000001a7a6500450 .concat [ 16 16 0 0], LS_000001a7a6500450_1_0, LS_000001a7a6500450_1_4;
L_000001a7a6500d10 .part L_000001a7a6504730, 0, 1;
LS_000001a7a64ffaf0_0_0 .concat [ 1 1 1 1], L_000001a7a6500d10, L_000001a7a6500d10, L_000001a7a6500d10, L_000001a7a6500d10;
LS_000001a7a64ffaf0_0_4 .concat [ 1 1 1 1], L_000001a7a6500d10, L_000001a7a6500d10, L_000001a7a6500d10, L_000001a7a6500d10;
LS_000001a7a64ffaf0_0_8 .concat [ 1 1 1 1], L_000001a7a6500d10, L_000001a7a6500d10, L_000001a7a6500d10, L_000001a7a6500d10;
LS_000001a7a64ffaf0_0_12 .concat [ 1 1 1 1], L_000001a7a6500d10, L_000001a7a6500d10, L_000001a7a6500d10, L_000001a7a6500d10;
LS_000001a7a64ffaf0_0_16 .concat [ 1 1 1 1], L_000001a7a6500d10, L_000001a7a6500d10, L_000001a7a6500d10, L_000001a7a6500d10;
LS_000001a7a64ffaf0_0_20 .concat [ 1 1 1 1], L_000001a7a6500d10, L_000001a7a6500d10, L_000001a7a6500d10, L_000001a7a6500d10;
LS_000001a7a64ffaf0_0_24 .concat [ 1 1 1 1], L_000001a7a6500d10, L_000001a7a6500d10, L_000001a7a6500d10, L_000001a7a6500d10;
LS_000001a7a64ffaf0_0_28 .concat [ 1 1 1 1], L_000001a7a6500d10, L_000001a7a6500d10, L_000001a7a6500d10, L_000001a7a6500d10;
LS_000001a7a64ffaf0_1_0 .concat [ 4 4 4 4], LS_000001a7a64ffaf0_0_0, LS_000001a7a64ffaf0_0_4, LS_000001a7a64ffaf0_0_8, LS_000001a7a64ffaf0_0_12;
LS_000001a7a64ffaf0_1_4 .concat [ 4 4 4 4], LS_000001a7a64ffaf0_0_16, LS_000001a7a64ffaf0_0_20, LS_000001a7a64ffaf0_0_24, LS_000001a7a64ffaf0_0_28;
L_000001a7a64ffaf0 .concat [ 16 16 0 0], LS_000001a7a64ffaf0_1_0, LS_000001a7a64ffaf0_1_4;
L_000001a7a6501c10 .part L_000001a7a6504730, 1, 1;
LS_000001a7a65009f0_0_0 .concat [ 1 1 1 1], L_000001a7a6501c10, L_000001a7a6501c10, L_000001a7a6501c10, L_000001a7a6501c10;
LS_000001a7a65009f0_0_4 .concat [ 1 1 1 1], L_000001a7a6501c10, L_000001a7a6501c10, L_000001a7a6501c10, L_000001a7a6501c10;
LS_000001a7a65009f0_0_8 .concat [ 1 1 1 1], L_000001a7a6501c10, L_000001a7a6501c10, L_000001a7a6501c10, L_000001a7a6501c10;
LS_000001a7a65009f0_0_12 .concat [ 1 1 1 1], L_000001a7a6501c10, L_000001a7a6501c10, L_000001a7a6501c10, L_000001a7a6501c10;
LS_000001a7a65009f0_0_16 .concat [ 1 1 1 1], L_000001a7a6501c10, L_000001a7a6501c10, L_000001a7a6501c10, L_000001a7a6501c10;
LS_000001a7a65009f0_0_20 .concat [ 1 1 1 1], L_000001a7a6501c10, L_000001a7a6501c10, L_000001a7a6501c10, L_000001a7a6501c10;
LS_000001a7a65009f0_0_24 .concat [ 1 1 1 1], L_000001a7a6501c10, L_000001a7a6501c10, L_000001a7a6501c10, L_000001a7a6501c10;
LS_000001a7a65009f0_0_28 .concat [ 1 1 1 1], L_000001a7a6501c10, L_000001a7a6501c10, L_000001a7a6501c10, L_000001a7a6501c10;
LS_000001a7a65009f0_1_0 .concat [ 4 4 4 4], LS_000001a7a65009f0_0_0, LS_000001a7a65009f0_0_4, LS_000001a7a65009f0_0_8, LS_000001a7a65009f0_0_12;
LS_000001a7a65009f0_1_4 .concat [ 4 4 4 4], LS_000001a7a65009f0_0_16, LS_000001a7a65009f0_0_20, LS_000001a7a65009f0_0_24, LS_000001a7a65009f0_0_28;
L_000001a7a65009f0 .concat [ 16 16 0 0], LS_000001a7a65009f0_1_0, LS_000001a7a65009f0_1_4;
L_000001a7a6501b70 .part L_000001a7a6504730, 0, 1;
LS_000001a7a6501cb0_0_0 .concat [ 1 1 1 1], L_000001a7a6506650, L_000001a7a6506650, L_000001a7a6506650, L_000001a7a6506650;
LS_000001a7a6501cb0_0_4 .concat [ 1 1 1 1], L_000001a7a6506650, L_000001a7a6506650, L_000001a7a6506650, L_000001a7a6506650;
LS_000001a7a6501cb0_0_8 .concat [ 1 1 1 1], L_000001a7a6506650, L_000001a7a6506650, L_000001a7a6506650, L_000001a7a6506650;
LS_000001a7a6501cb0_0_12 .concat [ 1 1 1 1], L_000001a7a6506650, L_000001a7a6506650, L_000001a7a6506650, L_000001a7a6506650;
LS_000001a7a6501cb0_0_16 .concat [ 1 1 1 1], L_000001a7a6506650, L_000001a7a6506650, L_000001a7a6506650, L_000001a7a6506650;
LS_000001a7a6501cb0_0_20 .concat [ 1 1 1 1], L_000001a7a6506650, L_000001a7a6506650, L_000001a7a6506650, L_000001a7a6506650;
LS_000001a7a6501cb0_0_24 .concat [ 1 1 1 1], L_000001a7a6506650, L_000001a7a6506650, L_000001a7a6506650, L_000001a7a6506650;
LS_000001a7a6501cb0_0_28 .concat [ 1 1 1 1], L_000001a7a6506650, L_000001a7a6506650, L_000001a7a6506650, L_000001a7a6506650;
LS_000001a7a6501cb0_1_0 .concat [ 4 4 4 4], LS_000001a7a6501cb0_0_0, LS_000001a7a6501cb0_0_4, LS_000001a7a6501cb0_0_8, LS_000001a7a6501cb0_0_12;
LS_000001a7a6501cb0_1_4 .concat [ 4 4 4 4], LS_000001a7a6501cb0_0_16, LS_000001a7a6501cb0_0_20, LS_000001a7a6501cb0_0_24, LS_000001a7a6501cb0_0_28;
L_000001a7a6501cb0 .concat [ 16 16 0 0], LS_000001a7a6501cb0_1_0, LS_000001a7a6501cb0_1_4;
L_000001a7a6500a90 .part L_000001a7a6504730, 1, 1;
LS_000001a7a65004f0_0_0 .concat [ 1 1 1 1], L_000001a7a6500a90, L_000001a7a6500a90, L_000001a7a6500a90, L_000001a7a6500a90;
LS_000001a7a65004f0_0_4 .concat [ 1 1 1 1], L_000001a7a6500a90, L_000001a7a6500a90, L_000001a7a6500a90, L_000001a7a6500a90;
LS_000001a7a65004f0_0_8 .concat [ 1 1 1 1], L_000001a7a6500a90, L_000001a7a6500a90, L_000001a7a6500a90, L_000001a7a6500a90;
LS_000001a7a65004f0_0_12 .concat [ 1 1 1 1], L_000001a7a6500a90, L_000001a7a6500a90, L_000001a7a6500a90, L_000001a7a6500a90;
LS_000001a7a65004f0_0_16 .concat [ 1 1 1 1], L_000001a7a6500a90, L_000001a7a6500a90, L_000001a7a6500a90, L_000001a7a6500a90;
LS_000001a7a65004f0_0_20 .concat [ 1 1 1 1], L_000001a7a6500a90, L_000001a7a6500a90, L_000001a7a6500a90, L_000001a7a6500a90;
LS_000001a7a65004f0_0_24 .concat [ 1 1 1 1], L_000001a7a6500a90, L_000001a7a6500a90, L_000001a7a6500a90, L_000001a7a6500a90;
LS_000001a7a65004f0_0_28 .concat [ 1 1 1 1], L_000001a7a6500a90, L_000001a7a6500a90, L_000001a7a6500a90, L_000001a7a6500a90;
LS_000001a7a65004f0_1_0 .concat [ 4 4 4 4], LS_000001a7a65004f0_0_0, LS_000001a7a65004f0_0_4, LS_000001a7a65004f0_0_8, LS_000001a7a65004f0_0_12;
LS_000001a7a65004f0_1_4 .concat [ 4 4 4 4], LS_000001a7a65004f0_0_16, LS_000001a7a65004f0_0_20, LS_000001a7a65004f0_0_24, LS_000001a7a65004f0_0_28;
L_000001a7a65004f0 .concat [ 16 16 0 0], LS_000001a7a65004f0_1_0, LS_000001a7a65004f0_1_4;
L_000001a7a6500090 .part L_000001a7a6504730, 0, 1;
LS_000001a7a64ffa50_0_0 .concat [ 1 1 1 1], L_000001a7a6500090, L_000001a7a6500090, L_000001a7a6500090, L_000001a7a6500090;
LS_000001a7a64ffa50_0_4 .concat [ 1 1 1 1], L_000001a7a6500090, L_000001a7a6500090, L_000001a7a6500090, L_000001a7a6500090;
LS_000001a7a64ffa50_0_8 .concat [ 1 1 1 1], L_000001a7a6500090, L_000001a7a6500090, L_000001a7a6500090, L_000001a7a6500090;
LS_000001a7a64ffa50_0_12 .concat [ 1 1 1 1], L_000001a7a6500090, L_000001a7a6500090, L_000001a7a6500090, L_000001a7a6500090;
LS_000001a7a64ffa50_0_16 .concat [ 1 1 1 1], L_000001a7a6500090, L_000001a7a6500090, L_000001a7a6500090, L_000001a7a6500090;
LS_000001a7a64ffa50_0_20 .concat [ 1 1 1 1], L_000001a7a6500090, L_000001a7a6500090, L_000001a7a6500090, L_000001a7a6500090;
LS_000001a7a64ffa50_0_24 .concat [ 1 1 1 1], L_000001a7a6500090, L_000001a7a6500090, L_000001a7a6500090, L_000001a7a6500090;
LS_000001a7a64ffa50_0_28 .concat [ 1 1 1 1], L_000001a7a6500090, L_000001a7a6500090, L_000001a7a6500090, L_000001a7a6500090;
LS_000001a7a64ffa50_1_0 .concat [ 4 4 4 4], LS_000001a7a64ffa50_0_0, LS_000001a7a64ffa50_0_4, LS_000001a7a64ffa50_0_8, LS_000001a7a64ffa50_0_12;
LS_000001a7a64ffa50_1_4 .concat [ 4 4 4 4], LS_000001a7a64ffa50_0_16, LS_000001a7a64ffa50_0_20, LS_000001a7a64ffa50_0_24, LS_000001a7a64ffa50_0_28;
L_000001a7a64ffa50 .concat [ 16 16 0 0], LS_000001a7a64ffa50_1_0, LS_000001a7a64ffa50_1_4;
S_000001a7a6288200 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001a7a62d02d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001a7a6505380 .functor AND 32, L_000001a7a65010d0, L_000001a7a6501df0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001a7a64c90f0_0 .net "in1", 31 0, L_000001a7a65010d0;  1 drivers
v000001a7a64c8fb0_0 .net "in2", 31 0, L_000001a7a6501df0;  1 drivers
v000001a7a64c9190_0 .net "out", 31 0, L_000001a7a6505380;  alias, 1 drivers
S_000001a7a6288390 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001a7a62d02d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001a7a6505700 .functor AND 32, L_000001a7a6500450, L_000001a7a64ffaf0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001a7a64c88d0_0 .net "in1", 31 0, L_000001a7a6500450;  1 drivers
v000001a7a64c9370_0 .net "in2", 31 0, L_000001a7a64ffaf0;  1 drivers
v000001a7a64c9730_0 .net "out", 31 0, L_000001a7a6505700;  alias, 1 drivers
S_000001a7a62c0940 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001a7a62d02d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001a7a6506c00 .functor AND 32, L_000001a7a65009f0, L_000001a7a6501cb0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001a7a64c9410_0 .net "in1", 31 0, L_000001a7a65009f0;  1 drivers
v000001a7a64c94b0_0 .net "in2", 31 0, L_000001a7a6501cb0;  1 drivers
v000001a7a64c97d0_0 .net "out", 31 0, L_000001a7a6506c00;  alias, 1 drivers
S_000001a7a64cb540 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001a7a62d02d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001a7a65053f0 .functor AND 32, L_000001a7a65004f0, L_000001a7a64ffa50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001a7a64c8970_0 .net "in1", 31 0, L_000001a7a65004f0;  1 drivers
v000001a7a64c95f0_0 .net "in2", 31 0, L_000001a7a64ffa50;  1 drivers
v000001a7a64c83d0_0 .net "out", 31 0, L_000001a7a65053f0;  alias, 1 drivers
S_000001a7a64cad70 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000001a7a62d0140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001a7a6458080 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001a7a6505850 .functor NOT 1, L_000001a7a6500bd0, C4<0>, C4<0>, C4<0>;
L_000001a7a65052a0 .functor NOT 1, L_000001a7a6501170, C4<0>, C4<0>, C4<0>;
L_000001a7a65058c0 .functor NOT 1, L_000001a7a6501030, C4<0>, C4<0>, C4<0>;
L_000001a7a6440c70 .functor NOT 1, L_000001a7a6501670, C4<0>, C4<0>, C4<0>;
L_000001a7a656a740 .functor AND 32, L_000001a7a6506730, v000001a7a64d2d00_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a7a656af90 .functor AND 32, L_000001a7a6505540, L_000001a7a656bc40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a7a656aa50 .functor OR 32, L_000001a7a656a740, L_000001a7a656af90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001a7a656a350 .functor AND 32, L_000001a7a6505a80, v000001a7a64c31a0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a7a656a510 .functor OR 32, L_000001a7a656aa50, L_000001a7a656a350, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001a7a656b690 .functor AND 32, L_000001a7a656aba0, L_000001a7a6500ef0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a7a656a0b0 .functor OR 32, L_000001a7a656a510, L_000001a7a656b690, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a7a64cf6c0_0 .net *"_ivl_1", 0 0, L_000001a7a6500bd0;  1 drivers
v000001a7a64cec20_0 .net *"_ivl_13", 0 0, L_000001a7a6501030;  1 drivers
v000001a7a64cdf00_0 .net *"_ivl_14", 0 0, L_000001a7a65058c0;  1 drivers
v000001a7a64cc880_0 .net *"_ivl_19", 0 0, L_000001a7a64ffc30;  1 drivers
v000001a7a64ccd80_0 .net *"_ivl_2", 0 0, L_000001a7a6505850;  1 drivers
v000001a7a64cbac0_0 .net *"_ivl_23", 0 0, L_000001a7a65001d0;  1 drivers
v000001a7a64cce20_0 .net *"_ivl_27", 0 0, L_000001a7a6501670;  1 drivers
v000001a7a64cc060_0 .net *"_ivl_28", 0 0, L_000001a7a6440c70;  1 drivers
v000001a7a64cd960_0 .net *"_ivl_33", 0 0, L_000001a7a6501f30;  1 drivers
v000001a7a64cd460_0 .net *"_ivl_37", 0 0, L_000001a7a6500810;  1 drivers
v000001a7a64cbca0_0 .net *"_ivl_40", 31 0, L_000001a7a656a740;  1 drivers
v000001a7a64cdb40_0 .net *"_ivl_42", 31 0, L_000001a7a656af90;  1 drivers
v000001a7a64cc9c0_0 .net *"_ivl_44", 31 0, L_000001a7a656aa50;  1 drivers
v000001a7a64cc4c0_0 .net *"_ivl_46", 31 0, L_000001a7a656a350;  1 drivers
v000001a7a64cbd40_0 .net *"_ivl_48", 31 0, L_000001a7a656a510;  1 drivers
v000001a7a64ccec0_0 .net *"_ivl_50", 31 0, L_000001a7a656b690;  1 drivers
v000001a7a64cbf20_0 .net *"_ivl_7", 0 0, L_000001a7a6501170;  1 drivers
v000001a7a64cc1a0_0 .net *"_ivl_8", 0 0, L_000001a7a65052a0;  1 drivers
v000001a7a64cd320_0 .net "ina", 31 0, v000001a7a64d2d00_0;  alias, 1 drivers
v000001a7a64ccce0_0 .net "inb", 31 0, L_000001a7a656bc40;  alias, 1 drivers
v000001a7a64cbfc0_0 .net "inc", 31 0, v000001a7a64c31a0_0;  alias, 1 drivers
v000001a7a64cd000_0 .net "ind", 31 0, L_000001a7a6500ef0;  alias, 1 drivers
v000001a7a64ccf60_0 .net "out", 31 0, L_000001a7a656a0b0;  alias, 1 drivers
v000001a7a64cd0a0_0 .net "s0", 31 0, L_000001a7a6506730;  1 drivers
v000001a7a64cda00_0 .net "s1", 31 0, L_000001a7a6505540;  1 drivers
v000001a7a64cc240_0 .net "s2", 31 0, L_000001a7a6505a80;  1 drivers
v000001a7a64cd140_0 .net "s3", 31 0, L_000001a7a656aba0;  1 drivers
v000001a7a64cba20_0 .net "sel", 1 0, L_000001a7a6504eb0;  alias, 1 drivers
L_000001a7a6500bd0 .part L_000001a7a6504eb0, 1, 1;
LS_000001a7a65012b0_0_0 .concat [ 1 1 1 1], L_000001a7a6505850, L_000001a7a6505850, L_000001a7a6505850, L_000001a7a6505850;
LS_000001a7a65012b0_0_4 .concat [ 1 1 1 1], L_000001a7a6505850, L_000001a7a6505850, L_000001a7a6505850, L_000001a7a6505850;
LS_000001a7a65012b0_0_8 .concat [ 1 1 1 1], L_000001a7a6505850, L_000001a7a6505850, L_000001a7a6505850, L_000001a7a6505850;
LS_000001a7a65012b0_0_12 .concat [ 1 1 1 1], L_000001a7a6505850, L_000001a7a6505850, L_000001a7a6505850, L_000001a7a6505850;
LS_000001a7a65012b0_0_16 .concat [ 1 1 1 1], L_000001a7a6505850, L_000001a7a6505850, L_000001a7a6505850, L_000001a7a6505850;
LS_000001a7a65012b0_0_20 .concat [ 1 1 1 1], L_000001a7a6505850, L_000001a7a6505850, L_000001a7a6505850, L_000001a7a6505850;
LS_000001a7a65012b0_0_24 .concat [ 1 1 1 1], L_000001a7a6505850, L_000001a7a6505850, L_000001a7a6505850, L_000001a7a6505850;
LS_000001a7a65012b0_0_28 .concat [ 1 1 1 1], L_000001a7a6505850, L_000001a7a6505850, L_000001a7a6505850, L_000001a7a6505850;
LS_000001a7a65012b0_1_0 .concat [ 4 4 4 4], LS_000001a7a65012b0_0_0, LS_000001a7a65012b0_0_4, LS_000001a7a65012b0_0_8, LS_000001a7a65012b0_0_12;
LS_000001a7a65012b0_1_4 .concat [ 4 4 4 4], LS_000001a7a65012b0_0_16, LS_000001a7a65012b0_0_20, LS_000001a7a65012b0_0_24, LS_000001a7a65012b0_0_28;
L_000001a7a65012b0 .concat [ 16 16 0 0], LS_000001a7a65012b0_1_0, LS_000001a7a65012b0_1_4;
L_000001a7a6501170 .part L_000001a7a6504eb0, 0, 1;
LS_000001a7a6500130_0_0 .concat [ 1 1 1 1], L_000001a7a65052a0, L_000001a7a65052a0, L_000001a7a65052a0, L_000001a7a65052a0;
LS_000001a7a6500130_0_4 .concat [ 1 1 1 1], L_000001a7a65052a0, L_000001a7a65052a0, L_000001a7a65052a0, L_000001a7a65052a0;
LS_000001a7a6500130_0_8 .concat [ 1 1 1 1], L_000001a7a65052a0, L_000001a7a65052a0, L_000001a7a65052a0, L_000001a7a65052a0;
LS_000001a7a6500130_0_12 .concat [ 1 1 1 1], L_000001a7a65052a0, L_000001a7a65052a0, L_000001a7a65052a0, L_000001a7a65052a0;
LS_000001a7a6500130_0_16 .concat [ 1 1 1 1], L_000001a7a65052a0, L_000001a7a65052a0, L_000001a7a65052a0, L_000001a7a65052a0;
LS_000001a7a6500130_0_20 .concat [ 1 1 1 1], L_000001a7a65052a0, L_000001a7a65052a0, L_000001a7a65052a0, L_000001a7a65052a0;
LS_000001a7a6500130_0_24 .concat [ 1 1 1 1], L_000001a7a65052a0, L_000001a7a65052a0, L_000001a7a65052a0, L_000001a7a65052a0;
LS_000001a7a6500130_0_28 .concat [ 1 1 1 1], L_000001a7a65052a0, L_000001a7a65052a0, L_000001a7a65052a0, L_000001a7a65052a0;
LS_000001a7a6500130_1_0 .concat [ 4 4 4 4], LS_000001a7a6500130_0_0, LS_000001a7a6500130_0_4, LS_000001a7a6500130_0_8, LS_000001a7a6500130_0_12;
LS_000001a7a6500130_1_4 .concat [ 4 4 4 4], LS_000001a7a6500130_0_16, LS_000001a7a6500130_0_20, LS_000001a7a6500130_0_24, LS_000001a7a6500130_0_28;
L_000001a7a6500130 .concat [ 16 16 0 0], LS_000001a7a6500130_1_0, LS_000001a7a6500130_1_4;
L_000001a7a6501030 .part L_000001a7a6504eb0, 1, 1;
LS_000001a7a64ffb90_0_0 .concat [ 1 1 1 1], L_000001a7a65058c0, L_000001a7a65058c0, L_000001a7a65058c0, L_000001a7a65058c0;
LS_000001a7a64ffb90_0_4 .concat [ 1 1 1 1], L_000001a7a65058c0, L_000001a7a65058c0, L_000001a7a65058c0, L_000001a7a65058c0;
LS_000001a7a64ffb90_0_8 .concat [ 1 1 1 1], L_000001a7a65058c0, L_000001a7a65058c0, L_000001a7a65058c0, L_000001a7a65058c0;
LS_000001a7a64ffb90_0_12 .concat [ 1 1 1 1], L_000001a7a65058c0, L_000001a7a65058c0, L_000001a7a65058c0, L_000001a7a65058c0;
LS_000001a7a64ffb90_0_16 .concat [ 1 1 1 1], L_000001a7a65058c0, L_000001a7a65058c0, L_000001a7a65058c0, L_000001a7a65058c0;
LS_000001a7a64ffb90_0_20 .concat [ 1 1 1 1], L_000001a7a65058c0, L_000001a7a65058c0, L_000001a7a65058c0, L_000001a7a65058c0;
LS_000001a7a64ffb90_0_24 .concat [ 1 1 1 1], L_000001a7a65058c0, L_000001a7a65058c0, L_000001a7a65058c0, L_000001a7a65058c0;
LS_000001a7a64ffb90_0_28 .concat [ 1 1 1 1], L_000001a7a65058c0, L_000001a7a65058c0, L_000001a7a65058c0, L_000001a7a65058c0;
LS_000001a7a64ffb90_1_0 .concat [ 4 4 4 4], LS_000001a7a64ffb90_0_0, LS_000001a7a64ffb90_0_4, LS_000001a7a64ffb90_0_8, LS_000001a7a64ffb90_0_12;
LS_000001a7a64ffb90_1_4 .concat [ 4 4 4 4], LS_000001a7a64ffb90_0_16, LS_000001a7a64ffb90_0_20, LS_000001a7a64ffb90_0_24, LS_000001a7a64ffb90_0_28;
L_000001a7a64ffb90 .concat [ 16 16 0 0], LS_000001a7a64ffb90_1_0, LS_000001a7a64ffb90_1_4;
L_000001a7a64ffc30 .part L_000001a7a6504eb0, 0, 1;
LS_000001a7a6500770_0_0 .concat [ 1 1 1 1], L_000001a7a64ffc30, L_000001a7a64ffc30, L_000001a7a64ffc30, L_000001a7a64ffc30;
LS_000001a7a6500770_0_4 .concat [ 1 1 1 1], L_000001a7a64ffc30, L_000001a7a64ffc30, L_000001a7a64ffc30, L_000001a7a64ffc30;
LS_000001a7a6500770_0_8 .concat [ 1 1 1 1], L_000001a7a64ffc30, L_000001a7a64ffc30, L_000001a7a64ffc30, L_000001a7a64ffc30;
LS_000001a7a6500770_0_12 .concat [ 1 1 1 1], L_000001a7a64ffc30, L_000001a7a64ffc30, L_000001a7a64ffc30, L_000001a7a64ffc30;
LS_000001a7a6500770_0_16 .concat [ 1 1 1 1], L_000001a7a64ffc30, L_000001a7a64ffc30, L_000001a7a64ffc30, L_000001a7a64ffc30;
LS_000001a7a6500770_0_20 .concat [ 1 1 1 1], L_000001a7a64ffc30, L_000001a7a64ffc30, L_000001a7a64ffc30, L_000001a7a64ffc30;
LS_000001a7a6500770_0_24 .concat [ 1 1 1 1], L_000001a7a64ffc30, L_000001a7a64ffc30, L_000001a7a64ffc30, L_000001a7a64ffc30;
LS_000001a7a6500770_0_28 .concat [ 1 1 1 1], L_000001a7a64ffc30, L_000001a7a64ffc30, L_000001a7a64ffc30, L_000001a7a64ffc30;
LS_000001a7a6500770_1_0 .concat [ 4 4 4 4], LS_000001a7a6500770_0_0, LS_000001a7a6500770_0_4, LS_000001a7a6500770_0_8, LS_000001a7a6500770_0_12;
LS_000001a7a6500770_1_4 .concat [ 4 4 4 4], LS_000001a7a6500770_0_16, LS_000001a7a6500770_0_20, LS_000001a7a6500770_0_24, LS_000001a7a6500770_0_28;
L_000001a7a6500770 .concat [ 16 16 0 0], LS_000001a7a6500770_1_0, LS_000001a7a6500770_1_4;
L_000001a7a65001d0 .part L_000001a7a6504eb0, 1, 1;
LS_000001a7a6501210_0_0 .concat [ 1 1 1 1], L_000001a7a65001d0, L_000001a7a65001d0, L_000001a7a65001d0, L_000001a7a65001d0;
LS_000001a7a6501210_0_4 .concat [ 1 1 1 1], L_000001a7a65001d0, L_000001a7a65001d0, L_000001a7a65001d0, L_000001a7a65001d0;
LS_000001a7a6501210_0_8 .concat [ 1 1 1 1], L_000001a7a65001d0, L_000001a7a65001d0, L_000001a7a65001d0, L_000001a7a65001d0;
LS_000001a7a6501210_0_12 .concat [ 1 1 1 1], L_000001a7a65001d0, L_000001a7a65001d0, L_000001a7a65001d0, L_000001a7a65001d0;
LS_000001a7a6501210_0_16 .concat [ 1 1 1 1], L_000001a7a65001d0, L_000001a7a65001d0, L_000001a7a65001d0, L_000001a7a65001d0;
LS_000001a7a6501210_0_20 .concat [ 1 1 1 1], L_000001a7a65001d0, L_000001a7a65001d0, L_000001a7a65001d0, L_000001a7a65001d0;
LS_000001a7a6501210_0_24 .concat [ 1 1 1 1], L_000001a7a65001d0, L_000001a7a65001d0, L_000001a7a65001d0, L_000001a7a65001d0;
LS_000001a7a6501210_0_28 .concat [ 1 1 1 1], L_000001a7a65001d0, L_000001a7a65001d0, L_000001a7a65001d0, L_000001a7a65001d0;
LS_000001a7a6501210_1_0 .concat [ 4 4 4 4], LS_000001a7a6501210_0_0, LS_000001a7a6501210_0_4, LS_000001a7a6501210_0_8, LS_000001a7a6501210_0_12;
LS_000001a7a6501210_1_4 .concat [ 4 4 4 4], LS_000001a7a6501210_0_16, LS_000001a7a6501210_0_20, LS_000001a7a6501210_0_24, LS_000001a7a6501210_0_28;
L_000001a7a6501210 .concat [ 16 16 0 0], LS_000001a7a6501210_1_0, LS_000001a7a6501210_1_4;
L_000001a7a6501670 .part L_000001a7a6504eb0, 0, 1;
LS_000001a7a6501350_0_0 .concat [ 1 1 1 1], L_000001a7a6440c70, L_000001a7a6440c70, L_000001a7a6440c70, L_000001a7a6440c70;
LS_000001a7a6501350_0_4 .concat [ 1 1 1 1], L_000001a7a6440c70, L_000001a7a6440c70, L_000001a7a6440c70, L_000001a7a6440c70;
LS_000001a7a6501350_0_8 .concat [ 1 1 1 1], L_000001a7a6440c70, L_000001a7a6440c70, L_000001a7a6440c70, L_000001a7a6440c70;
LS_000001a7a6501350_0_12 .concat [ 1 1 1 1], L_000001a7a6440c70, L_000001a7a6440c70, L_000001a7a6440c70, L_000001a7a6440c70;
LS_000001a7a6501350_0_16 .concat [ 1 1 1 1], L_000001a7a6440c70, L_000001a7a6440c70, L_000001a7a6440c70, L_000001a7a6440c70;
LS_000001a7a6501350_0_20 .concat [ 1 1 1 1], L_000001a7a6440c70, L_000001a7a6440c70, L_000001a7a6440c70, L_000001a7a6440c70;
LS_000001a7a6501350_0_24 .concat [ 1 1 1 1], L_000001a7a6440c70, L_000001a7a6440c70, L_000001a7a6440c70, L_000001a7a6440c70;
LS_000001a7a6501350_0_28 .concat [ 1 1 1 1], L_000001a7a6440c70, L_000001a7a6440c70, L_000001a7a6440c70, L_000001a7a6440c70;
LS_000001a7a6501350_1_0 .concat [ 4 4 4 4], LS_000001a7a6501350_0_0, LS_000001a7a6501350_0_4, LS_000001a7a6501350_0_8, LS_000001a7a6501350_0_12;
LS_000001a7a6501350_1_4 .concat [ 4 4 4 4], LS_000001a7a6501350_0_16, LS_000001a7a6501350_0_20, LS_000001a7a6501350_0_24, LS_000001a7a6501350_0_28;
L_000001a7a6501350 .concat [ 16 16 0 0], LS_000001a7a6501350_1_0, LS_000001a7a6501350_1_4;
L_000001a7a6501f30 .part L_000001a7a6504eb0, 1, 1;
LS_000001a7a6500270_0_0 .concat [ 1 1 1 1], L_000001a7a6501f30, L_000001a7a6501f30, L_000001a7a6501f30, L_000001a7a6501f30;
LS_000001a7a6500270_0_4 .concat [ 1 1 1 1], L_000001a7a6501f30, L_000001a7a6501f30, L_000001a7a6501f30, L_000001a7a6501f30;
LS_000001a7a6500270_0_8 .concat [ 1 1 1 1], L_000001a7a6501f30, L_000001a7a6501f30, L_000001a7a6501f30, L_000001a7a6501f30;
LS_000001a7a6500270_0_12 .concat [ 1 1 1 1], L_000001a7a6501f30, L_000001a7a6501f30, L_000001a7a6501f30, L_000001a7a6501f30;
LS_000001a7a6500270_0_16 .concat [ 1 1 1 1], L_000001a7a6501f30, L_000001a7a6501f30, L_000001a7a6501f30, L_000001a7a6501f30;
LS_000001a7a6500270_0_20 .concat [ 1 1 1 1], L_000001a7a6501f30, L_000001a7a6501f30, L_000001a7a6501f30, L_000001a7a6501f30;
LS_000001a7a6500270_0_24 .concat [ 1 1 1 1], L_000001a7a6501f30, L_000001a7a6501f30, L_000001a7a6501f30, L_000001a7a6501f30;
LS_000001a7a6500270_0_28 .concat [ 1 1 1 1], L_000001a7a6501f30, L_000001a7a6501f30, L_000001a7a6501f30, L_000001a7a6501f30;
LS_000001a7a6500270_1_0 .concat [ 4 4 4 4], LS_000001a7a6500270_0_0, LS_000001a7a6500270_0_4, LS_000001a7a6500270_0_8, LS_000001a7a6500270_0_12;
LS_000001a7a6500270_1_4 .concat [ 4 4 4 4], LS_000001a7a6500270_0_16, LS_000001a7a6500270_0_20, LS_000001a7a6500270_0_24, LS_000001a7a6500270_0_28;
L_000001a7a6500270 .concat [ 16 16 0 0], LS_000001a7a6500270_1_0, LS_000001a7a6500270_1_4;
L_000001a7a6500810 .part L_000001a7a6504eb0, 0, 1;
LS_000001a7a6501710_0_0 .concat [ 1 1 1 1], L_000001a7a6500810, L_000001a7a6500810, L_000001a7a6500810, L_000001a7a6500810;
LS_000001a7a6501710_0_4 .concat [ 1 1 1 1], L_000001a7a6500810, L_000001a7a6500810, L_000001a7a6500810, L_000001a7a6500810;
LS_000001a7a6501710_0_8 .concat [ 1 1 1 1], L_000001a7a6500810, L_000001a7a6500810, L_000001a7a6500810, L_000001a7a6500810;
LS_000001a7a6501710_0_12 .concat [ 1 1 1 1], L_000001a7a6500810, L_000001a7a6500810, L_000001a7a6500810, L_000001a7a6500810;
LS_000001a7a6501710_0_16 .concat [ 1 1 1 1], L_000001a7a6500810, L_000001a7a6500810, L_000001a7a6500810, L_000001a7a6500810;
LS_000001a7a6501710_0_20 .concat [ 1 1 1 1], L_000001a7a6500810, L_000001a7a6500810, L_000001a7a6500810, L_000001a7a6500810;
LS_000001a7a6501710_0_24 .concat [ 1 1 1 1], L_000001a7a6500810, L_000001a7a6500810, L_000001a7a6500810, L_000001a7a6500810;
LS_000001a7a6501710_0_28 .concat [ 1 1 1 1], L_000001a7a6500810, L_000001a7a6500810, L_000001a7a6500810, L_000001a7a6500810;
LS_000001a7a6501710_1_0 .concat [ 4 4 4 4], LS_000001a7a6501710_0_0, LS_000001a7a6501710_0_4, LS_000001a7a6501710_0_8, LS_000001a7a6501710_0_12;
LS_000001a7a6501710_1_4 .concat [ 4 4 4 4], LS_000001a7a6501710_0_16, LS_000001a7a6501710_0_20, LS_000001a7a6501710_0_24, LS_000001a7a6501710_0_28;
L_000001a7a6501710 .concat [ 16 16 0 0], LS_000001a7a6501710_1_0, LS_000001a7a6501710_1_4;
S_000001a7a64cb220 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001a7a64cad70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001a7a6506730 .functor AND 32, L_000001a7a65012b0, L_000001a7a6500130, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001a7a64cf580_0 .net "in1", 31 0, L_000001a7a65012b0;  1 drivers
v000001a7a64ce180_0 .net "in2", 31 0, L_000001a7a6500130;  1 drivers
v000001a7a64ce540_0 .net "out", 31 0, L_000001a7a6506730;  alias, 1 drivers
S_000001a7a64cb3b0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001a7a64cad70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001a7a6505540 .functor AND 32, L_000001a7a64ffb90, L_000001a7a6500770, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001a7a64cecc0_0 .net "in1", 31 0, L_000001a7a64ffb90;  1 drivers
v000001a7a64ce220_0 .net "in2", 31 0, L_000001a7a6500770;  1 drivers
v000001a7a64cf4e0_0 .net "out", 31 0, L_000001a7a6505540;  alias, 1 drivers
S_000001a7a64cb6d0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001a7a64cad70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001a7a6505a80 .functor AND 32, L_000001a7a6501210, L_000001a7a6501350, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001a7a64cf620_0 .net "in1", 31 0, L_000001a7a6501210;  1 drivers
v000001a7a64ce7c0_0 .net "in2", 31 0, L_000001a7a6501350;  1 drivers
v000001a7a64cefe0_0 .net "out", 31 0, L_000001a7a6505a80;  alias, 1 drivers
S_000001a7a64caf00 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001a7a64cad70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001a7a656aba0 .functor AND 32, L_000001a7a6500270, L_000001a7a6501710, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001a7a64ce860_0 .net "in1", 31 0, L_000001a7a6500270;  1 drivers
v000001a7a64ce900_0 .net "in2", 31 0, L_000001a7a6501710;  1 drivers
v000001a7a64cf120_0 .net "out", 31 0, L_000001a7a656aba0;  alias, 1 drivers
S_000001a7a64ca8c0 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000001a7a62d0140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001a7a6458c80 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001a7a656baf0 .functor NOT 1, L_000001a7a6500b30, C4<0>, C4<0>, C4<0>;
L_000001a7a656b150 .functor NOT 1, L_000001a7a6501990, C4<0>, C4<0>, C4<0>;
L_000001a7a656ae40 .functor NOT 1, L_000001a7a6501d50, C4<0>, C4<0>, C4<0>;
L_000001a7a656a7b0 .functor NOT 1, L_000001a7a64fff50, C4<0>, C4<0>, C4<0>;
L_000001a7a656b000 .functor AND 32, L_000001a7a656b850, v000001a7a64d21c0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a7a656a890 .functor AND 32, L_000001a7a656add0, L_000001a7a656bc40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a7a656b700 .functor OR 32, L_000001a7a656b000, L_000001a7a656a890, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001a7a656a9e0 .functor AND 32, L_000001a7a656aeb0, v000001a7a64c31a0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a7a656b770 .functor OR 32, L_000001a7a656b700, L_000001a7a656a9e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001a7a656b540 .functor AND 32, L_000001a7a656b0e0, L_000001a7a6500ef0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a7a656a580 .functor OR 32, L_000001a7a656b770, L_000001a7a656b540, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a7a64cc380_0 .net *"_ivl_1", 0 0, L_000001a7a6500b30;  1 drivers
v000001a7a64ccb00_0 .net *"_ivl_13", 0 0, L_000001a7a6501d50;  1 drivers
v000001a7a64cc920_0 .net *"_ivl_14", 0 0, L_000001a7a656ae40;  1 drivers
v000001a7a64cde60_0 .net *"_ivl_19", 0 0, L_000001a7a65008b0;  1 drivers
v000001a7a64cc420_0 .net *"_ivl_2", 0 0, L_000001a7a656baf0;  1 drivers
v000001a7a64cd5a0_0 .net *"_ivl_23", 0 0, L_000001a7a64ff870;  1 drivers
v000001a7a64cd640_0 .net *"_ivl_27", 0 0, L_000001a7a64fff50;  1 drivers
v000001a7a64cc560_0 .net *"_ivl_28", 0 0, L_000001a7a656a7b0;  1 drivers
v000001a7a64ccba0_0 .net *"_ivl_33", 0 0, L_000001a7a6500db0;  1 drivers
v000001a7a64cdbe0_0 .net *"_ivl_37", 0 0, L_000001a7a64ffcd0;  1 drivers
v000001a7a64ccc40_0 .net *"_ivl_40", 31 0, L_000001a7a656b000;  1 drivers
v000001a7a64cdc80_0 .net *"_ivl_42", 31 0, L_000001a7a656a890;  1 drivers
v000001a7a64cbe80_0 .net *"_ivl_44", 31 0, L_000001a7a656b700;  1 drivers
v000001a7a64cd6e0_0 .net *"_ivl_46", 31 0, L_000001a7a656a9e0;  1 drivers
v000001a7a64cc600_0 .net *"_ivl_48", 31 0, L_000001a7a656b770;  1 drivers
v000001a7a64cd780_0 .net *"_ivl_50", 31 0, L_000001a7a656b540;  1 drivers
v000001a7a64cd8c0_0 .net *"_ivl_7", 0 0, L_000001a7a6501990;  1 drivers
v000001a7a64cc6a0_0 .net *"_ivl_8", 0 0, L_000001a7a656b150;  1 drivers
v000001a7a64cdd20_0 .net "ina", 31 0, v000001a7a64d21c0_0;  alias, 1 drivers
v000001a7a64cc740_0 .net "inb", 31 0, L_000001a7a656bc40;  alias, 1 drivers
v000001a7a64cb8e0_0 .net "inc", 31 0, v000001a7a64c31a0_0;  alias, 1 drivers
v000001a7a64cddc0_0 .net "ind", 31 0, L_000001a7a6500ef0;  alias, 1 drivers
v000001a7a64cc7e0_0 .net "out", 31 0, L_000001a7a656a580;  alias, 1 drivers
v000001a7a64cb980_0 .net "s0", 31 0, L_000001a7a656b850;  1 drivers
v000001a7a64cbb60_0 .net "s1", 31 0, L_000001a7a656add0;  1 drivers
v000001a7a64cbc00_0 .net "s2", 31 0, L_000001a7a656aeb0;  1 drivers
v000001a7a64d2760_0 .net "s3", 31 0, L_000001a7a656b0e0;  1 drivers
v000001a7a64d1d60_0 .net "sel", 1 0, L_000001a7a6504870;  alias, 1 drivers
L_000001a7a6500b30 .part L_000001a7a6504870, 1, 1;
LS_000001a7a65013f0_0_0 .concat [ 1 1 1 1], L_000001a7a656baf0, L_000001a7a656baf0, L_000001a7a656baf0, L_000001a7a656baf0;
LS_000001a7a65013f0_0_4 .concat [ 1 1 1 1], L_000001a7a656baf0, L_000001a7a656baf0, L_000001a7a656baf0, L_000001a7a656baf0;
LS_000001a7a65013f0_0_8 .concat [ 1 1 1 1], L_000001a7a656baf0, L_000001a7a656baf0, L_000001a7a656baf0, L_000001a7a656baf0;
LS_000001a7a65013f0_0_12 .concat [ 1 1 1 1], L_000001a7a656baf0, L_000001a7a656baf0, L_000001a7a656baf0, L_000001a7a656baf0;
LS_000001a7a65013f0_0_16 .concat [ 1 1 1 1], L_000001a7a656baf0, L_000001a7a656baf0, L_000001a7a656baf0, L_000001a7a656baf0;
LS_000001a7a65013f0_0_20 .concat [ 1 1 1 1], L_000001a7a656baf0, L_000001a7a656baf0, L_000001a7a656baf0, L_000001a7a656baf0;
LS_000001a7a65013f0_0_24 .concat [ 1 1 1 1], L_000001a7a656baf0, L_000001a7a656baf0, L_000001a7a656baf0, L_000001a7a656baf0;
LS_000001a7a65013f0_0_28 .concat [ 1 1 1 1], L_000001a7a656baf0, L_000001a7a656baf0, L_000001a7a656baf0, L_000001a7a656baf0;
LS_000001a7a65013f0_1_0 .concat [ 4 4 4 4], LS_000001a7a65013f0_0_0, LS_000001a7a65013f0_0_4, LS_000001a7a65013f0_0_8, LS_000001a7a65013f0_0_12;
LS_000001a7a65013f0_1_4 .concat [ 4 4 4 4], LS_000001a7a65013f0_0_16, LS_000001a7a65013f0_0_20, LS_000001a7a65013f0_0_24, LS_000001a7a65013f0_0_28;
L_000001a7a65013f0 .concat [ 16 16 0 0], LS_000001a7a65013f0_1_0, LS_000001a7a65013f0_1_4;
L_000001a7a6501990 .part L_000001a7a6504870, 0, 1;
LS_000001a7a6500c70_0_0 .concat [ 1 1 1 1], L_000001a7a656b150, L_000001a7a656b150, L_000001a7a656b150, L_000001a7a656b150;
LS_000001a7a6500c70_0_4 .concat [ 1 1 1 1], L_000001a7a656b150, L_000001a7a656b150, L_000001a7a656b150, L_000001a7a656b150;
LS_000001a7a6500c70_0_8 .concat [ 1 1 1 1], L_000001a7a656b150, L_000001a7a656b150, L_000001a7a656b150, L_000001a7a656b150;
LS_000001a7a6500c70_0_12 .concat [ 1 1 1 1], L_000001a7a656b150, L_000001a7a656b150, L_000001a7a656b150, L_000001a7a656b150;
LS_000001a7a6500c70_0_16 .concat [ 1 1 1 1], L_000001a7a656b150, L_000001a7a656b150, L_000001a7a656b150, L_000001a7a656b150;
LS_000001a7a6500c70_0_20 .concat [ 1 1 1 1], L_000001a7a656b150, L_000001a7a656b150, L_000001a7a656b150, L_000001a7a656b150;
LS_000001a7a6500c70_0_24 .concat [ 1 1 1 1], L_000001a7a656b150, L_000001a7a656b150, L_000001a7a656b150, L_000001a7a656b150;
LS_000001a7a6500c70_0_28 .concat [ 1 1 1 1], L_000001a7a656b150, L_000001a7a656b150, L_000001a7a656b150, L_000001a7a656b150;
LS_000001a7a6500c70_1_0 .concat [ 4 4 4 4], LS_000001a7a6500c70_0_0, LS_000001a7a6500c70_0_4, LS_000001a7a6500c70_0_8, LS_000001a7a6500c70_0_12;
LS_000001a7a6500c70_1_4 .concat [ 4 4 4 4], LS_000001a7a6500c70_0_16, LS_000001a7a6500c70_0_20, LS_000001a7a6500c70_0_24, LS_000001a7a6500c70_0_28;
L_000001a7a6500c70 .concat [ 16 16 0 0], LS_000001a7a6500c70_1_0, LS_000001a7a6500c70_1_4;
L_000001a7a6501d50 .part L_000001a7a6504870, 1, 1;
LS_000001a7a6500630_0_0 .concat [ 1 1 1 1], L_000001a7a656ae40, L_000001a7a656ae40, L_000001a7a656ae40, L_000001a7a656ae40;
LS_000001a7a6500630_0_4 .concat [ 1 1 1 1], L_000001a7a656ae40, L_000001a7a656ae40, L_000001a7a656ae40, L_000001a7a656ae40;
LS_000001a7a6500630_0_8 .concat [ 1 1 1 1], L_000001a7a656ae40, L_000001a7a656ae40, L_000001a7a656ae40, L_000001a7a656ae40;
LS_000001a7a6500630_0_12 .concat [ 1 1 1 1], L_000001a7a656ae40, L_000001a7a656ae40, L_000001a7a656ae40, L_000001a7a656ae40;
LS_000001a7a6500630_0_16 .concat [ 1 1 1 1], L_000001a7a656ae40, L_000001a7a656ae40, L_000001a7a656ae40, L_000001a7a656ae40;
LS_000001a7a6500630_0_20 .concat [ 1 1 1 1], L_000001a7a656ae40, L_000001a7a656ae40, L_000001a7a656ae40, L_000001a7a656ae40;
LS_000001a7a6500630_0_24 .concat [ 1 1 1 1], L_000001a7a656ae40, L_000001a7a656ae40, L_000001a7a656ae40, L_000001a7a656ae40;
LS_000001a7a6500630_0_28 .concat [ 1 1 1 1], L_000001a7a656ae40, L_000001a7a656ae40, L_000001a7a656ae40, L_000001a7a656ae40;
LS_000001a7a6500630_1_0 .concat [ 4 4 4 4], LS_000001a7a6500630_0_0, LS_000001a7a6500630_0_4, LS_000001a7a6500630_0_8, LS_000001a7a6500630_0_12;
LS_000001a7a6500630_1_4 .concat [ 4 4 4 4], LS_000001a7a6500630_0_16, LS_000001a7a6500630_0_20, LS_000001a7a6500630_0_24, LS_000001a7a6500630_0_28;
L_000001a7a6500630 .concat [ 16 16 0 0], LS_000001a7a6500630_1_0, LS_000001a7a6500630_1_4;
L_000001a7a65008b0 .part L_000001a7a6504870, 0, 1;
LS_000001a7a6500950_0_0 .concat [ 1 1 1 1], L_000001a7a65008b0, L_000001a7a65008b0, L_000001a7a65008b0, L_000001a7a65008b0;
LS_000001a7a6500950_0_4 .concat [ 1 1 1 1], L_000001a7a65008b0, L_000001a7a65008b0, L_000001a7a65008b0, L_000001a7a65008b0;
LS_000001a7a6500950_0_8 .concat [ 1 1 1 1], L_000001a7a65008b0, L_000001a7a65008b0, L_000001a7a65008b0, L_000001a7a65008b0;
LS_000001a7a6500950_0_12 .concat [ 1 1 1 1], L_000001a7a65008b0, L_000001a7a65008b0, L_000001a7a65008b0, L_000001a7a65008b0;
LS_000001a7a6500950_0_16 .concat [ 1 1 1 1], L_000001a7a65008b0, L_000001a7a65008b0, L_000001a7a65008b0, L_000001a7a65008b0;
LS_000001a7a6500950_0_20 .concat [ 1 1 1 1], L_000001a7a65008b0, L_000001a7a65008b0, L_000001a7a65008b0, L_000001a7a65008b0;
LS_000001a7a6500950_0_24 .concat [ 1 1 1 1], L_000001a7a65008b0, L_000001a7a65008b0, L_000001a7a65008b0, L_000001a7a65008b0;
LS_000001a7a6500950_0_28 .concat [ 1 1 1 1], L_000001a7a65008b0, L_000001a7a65008b0, L_000001a7a65008b0, L_000001a7a65008b0;
LS_000001a7a6500950_1_0 .concat [ 4 4 4 4], LS_000001a7a6500950_0_0, LS_000001a7a6500950_0_4, LS_000001a7a6500950_0_8, LS_000001a7a6500950_0_12;
LS_000001a7a6500950_1_4 .concat [ 4 4 4 4], LS_000001a7a6500950_0_16, LS_000001a7a6500950_0_20, LS_000001a7a6500950_0_24, LS_000001a7a6500950_0_28;
L_000001a7a6500950 .concat [ 16 16 0 0], LS_000001a7a6500950_1_0, LS_000001a7a6500950_1_4;
L_000001a7a64ff870 .part L_000001a7a6504870, 1, 1;
LS_000001a7a6500310_0_0 .concat [ 1 1 1 1], L_000001a7a64ff870, L_000001a7a64ff870, L_000001a7a64ff870, L_000001a7a64ff870;
LS_000001a7a6500310_0_4 .concat [ 1 1 1 1], L_000001a7a64ff870, L_000001a7a64ff870, L_000001a7a64ff870, L_000001a7a64ff870;
LS_000001a7a6500310_0_8 .concat [ 1 1 1 1], L_000001a7a64ff870, L_000001a7a64ff870, L_000001a7a64ff870, L_000001a7a64ff870;
LS_000001a7a6500310_0_12 .concat [ 1 1 1 1], L_000001a7a64ff870, L_000001a7a64ff870, L_000001a7a64ff870, L_000001a7a64ff870;
LS_000001a7a6500310_0_16 .concat [ 1 1 1 1], L_000001a7a64ff870, L_000001a7a64ff870, L_000001a7a64ff870, L_000001a7a64ff870;
LS_000001a7a6500310_0_20 .concat [ 1 1 1 1], L_000001a7a64ff870, L_000001a7a64ff870, L_000001a7a64ff870, L_000001a7a64ff870;
LS_000001a7a6500310_0_24 .concat [ 1 1 1 1], L_000001a7a64ff870, L_000001a7a64ff870, L_000001a7a64ff870, L_000001a7a64ff870;
LS_000001a7a6500310_0_28 .concat [ 1 1 1 1], L_000001a7a64ff870, L_000001a7a64ff870, L_000001a7a64ff870, L_000001a7a64ff870;
LS_000001a7a6500310_1_0 .concat [ 4 4 4 4], LS_000001a7a6500310_0_0, LS_000001a7a6500310_0_4, LS_000001a7a6500310_0_8, LS_000001a7a6500310_0_12;
LS_000001a7a6500310_1_4 .concat [ 4 4 4 4], LS_000001a7a6500310_0_16, LS_000001a7a6500310_0_20, LS_000001a7a6500310_0_24, LS_000001a7a6500310_0_28;
L_000001a7a6500310 .concat [ 16 16 0 0], LS_000001a7a6500310_1_0, LS_000001a7a6500310_1_4;
L_000001a7a64fff50 .part L_000001a7a6504870, 0, 1;
LS_000001a7a6500590_0_0 .concat [ 1 1 1 1], L_000001a7a656a7b0, L_000001a7a656a7b0, L_000001a7a656a7b0, L_000001a7a656a7b0;
LS_000001a7a6500590_0_4 .concat [ 1 1 1 1], L_000001a7a656a7b0, L_000001a7a656a7b0, L_000001a7a656a7b0, L_000001a7a656a7b0;
LS_000001a7a6500590_0_8 .concat [ 1 1 1 1], L_000001a7a656a7b0, L_000001a7a656a7b0, L_000001a7a656a7b0, L_000001a7a656a7b0;
LS_000001a7a6500590_0_12 .concat [ 1 1 1 1], L_000001a7a656a7b0, L_000001a7a656a7b0, L_000001a7a656a7b0, L_000001a7a656a7b0;
LS_000001a7a6500590_0_16 .concat [ 1 1 1 1], L_000001a7a656a7b0, L_000001a7a656a7b0, L_000001a7a656a7b0, L_000001a7a656a7b0;
LS_000001a7a6500590_0_20 .concat [ 1 1 1 1], L_000001a7a656a7b0, L_000001a7a656a7b0, L_000001a7a656a7b0, L_000001a7a656a7b0;
LS_000001a7a6500590_0_24 .concat [ 1 1 1 1], L_000001a7a656a7b0, L_000001a7a656a7b0, L_000001a7a656a7b0, L_000001a7a656a7b0;
LS_000001a7a6500590_0_28 .concat [ 1 1 1 1], L_000001a7a656a7b0, L_000001a7a656a7b0, L_000001a7a656a7b0, L_000001a7a656a7b0;
LS_000001a7a6500590_1_0 .concat [ 4 4 4 4], LS_000001a7a6500590_0_0, LS_000001a7a6500590_0_4, LS_000001a7a6500590_0_8, LS_000001a7a6500590_0_12;
LS_000001a7a6500590_1_4 .concat [ 4 4 4 4], LS_000001a7a6500590_0_16, LS_000001a7a6500590_0_20, LS_000001a7a6500590_0_24, LS_000001a7a6500590_0_28;
L_000001a7a6500590 .concat [ 16 16 0 0], LS_000001a7a6500590_1_0, LS_000001a7a6500590_1_4;
L_000001a7a6500db0 .part L_000001a7a6504870, 1, 1;
LS_000001a7a65003b0_0_0 .concat [ 1 1 1 1], L_000001a7a6500db0, L_000001a7a6500db0, L_000001a7a6500db0, L_000001a7a6500db0;
LS_000001a7a65003b0_0_4 .concat [ 1 1 1 1], L_000001a7a6500db0, L_000001a7a6500db0, L_000001a7a6500db0, L_000001a7a6500db0;
LS_000001a7a65003b0_0_8 .concat [ 1 1 1 1], L_000001a7a6500db0, L_000001a7a6500db0, L_000001a7a6500db0, L_000001a7a6500db0;
LS_000001a7a65003b0_0_12 .concat [ 1 1 1 1], L_000001a7a6500db0, L_000001a7a6500db0, L_000001a7a6500db0, L_000001a7a6500db0;
LS_000001a7a65003b0_0_16 .concat [ 1 1 1 1], L_000001a7a6500db0, L_000001a7a6500db0, L_000001a7a6500db0, L_000001a7a6500db0;
LS_000001a7a65003b0_0_20 .concat [ 1 1 1 1], L_000001a7a6500db0, L_000001a7a6500db0, L_000001a7a6500db0, L_000001a7a6500db0;
LS_000001a7a65003b0_0_24 .concat [ 1 1 1 1], L_000001a7a6500db0, L_000001a7a6500db0, L_000001a7a6500db0, L_000001a7a6500db0;
LS_000001a7a65003b0_0_28 .concat [ 1 1 1 1], L_000001a7a6500db0, L_000001a7a6500db0, L_000001a7a6500db0, L_000001a7a6500db0;
LS_000001a7a65003b0_1_0 .concat [ 4 4 4 4], LS_000001a7a65003b0_0_0, LS_000001a7a65003b0_0_4, LS_000001a7a65003b0_0_8, LS_000001a7a65003b0_0_12;
LS_000001a7a65003b0_1_4 .concat [ 4 4 4 4], LS_000001a7a65003b0_0_16, LS_000001a7a65003b0_0_20, LS_000001a7a65003b0_0_24, LS_000001a7a65003b0_0_28;
L_000001a7a65003b0 .concat [ 16 16 0 0], LS_000001a7a65003b0_1_0, LS_000001a7a65003b0_1_4;
L_000001a7a64ffcd0 .part L_000001a7a6504870, 0, 1;
LS_000001a7a65006d0_0_0 .concat [ 1 1 1 1], L_000001a7a64ffcd0, L_000001a7a64ffcd0, L_000001a7a64ffcd0, L_000001a7a64ffcd0;
LS_000001a7a65006d0_0_4 .concat [ 1 1 1 1], L_000001a7a64ffcd0, L_000001a7a64ffcd0, L_000001a7a64ffcd0, L_000001a7a64ffcd0;
LS_000001a7a65006d0_0_8 .concat [ 1 1 1 1], L_000001a7a64ffcd0, L_000001a7a64ffcd0, L_000001a7a64ffcd0, L_000001a7a64ffcd0;
LS_000001a7a65006d0_0_12 .concat [ 1 1 1 1], L_000001a7a64ffcd0, L_000001a7a64ffcd0, L_000001a7a64ffcd0, L_000001a7a64ffcd0;
LS_000001a7a65006d0_0_16 .concat [ 1 1 1 1], L_000001a7a64ffcd0, L_000001a7a64ffcd0, L_000001a7a64ffcd0, L_000001a7a64ffcd0;
LS_000001a7a65006d0_0_20 .concat [ 1 1 1 1], L_000001a7a64ffcd0, L_000001a7a64ffcd0, L_000001a7a64ffcd0, L_000001a7a64ffcd0;
LS_000001a7a65006d0_0_24 .concat [ 1 1 1 1], L_000001a7a64ffcd0, L_000001a7a64ffcd0, L_000001a7a64ffcd0, L_000001a7a64ffcd0;
LS_000001a7a65006d0_0_28 .concat [ 1 1 1 1], L_000001a7a64ffcd0, L_000001a7a64ffcd0, L_000001a7a64ffcd0, L_000001a7a64ffcd0;
LS_000001a7a65006d0_1_0 .concat [ 4 4 4 4], LS_000001a7a65006d0_0_0, LS_000001a7a65006d0_0_4, LS_000001a7a65006d0_0_8, LS_000001a7a65006d0_0_12;
LS_000001a7a65006d0_1_4 .concat [ 4 4 4 4], LS_000001a7a65006d0_0_16, LS_000001a7a65006d0_0_20, LS_000001a7a65006d0_0_24, LS_000001a7a65006d0_0_28;
L_000001a7a65006d0 .concat [ 16 16 0 0], LS_000001a7a65006d0_1_0, LS_000001a7a65006d0_1_4;
S_000001a7a64caa50 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001a7a64ca8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001a7a656b850 .functor AND 32, L_000001a7a65013f0, L_000001a7a6500c70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001a7a64cd1e0_0 .net "in1", 31 0, L_000001a7a65013f0;  1 drivers
v000001a7a64cdaa0_0 .net "in2", 31 0, L_000001a7a6500c70;  1 drivers
v000001a7a64cd280_0 .net "out", 31 0, L_000001a7a656b850;  alias, 1 drivers
S_000001a7a64cabe0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001a7a64ca8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001a7a656add0 .functor AND 32, L_000001a7a6500630, L_000001a7a6500950, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001a7a64cc100_0 .net "in1", 31 0, L_000001a7a6500630;  1 drivers
v000001a7a64cd820_0 .net "in2", 31 0, L_000001a7a6500950;  1 drivers
v000001a7a64cc2e0_0 .net "out", 31 0, L_000001a7a656add0;  alias, 1 drivers
S_000001a7a64cb090 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001a7a64ca8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001a7a656aeb0 .functor AND 32, L_000001a7a6500310, L_000001a7a6500590, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001a7a64cca60_0 .net "in1", 31 0, L_000001a7a6500310;  1 drivers
v000001a7a64cd3c0_0 .net "in2", 31 0, L_000001a7a6500590;  1 drivers
v000001a7a64ce040_0 .net "out", 31 0, L_000001a7a656aeb0;  alias, 1 drivers
S_000001a7a64cfc00 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001a7a64ca8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001a7a656b0e0 .functor AND 32, L_000001a7a65003b0, L_000001a7a65006d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001a7a64cdfa0_0 .net "in1", 31 0, L_000001a7a65003b0;  1 drivers
v000001a7a64cd500_0 .net "in2", 31 0, L_000001a7a65006d0;  1 drivers
v000001a7a64cbde0_0 .net "out", 31 0, L_000001a7a656b0e0;  alias, 1 drivers
S_000001a7a64d1370 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000001a7a647cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000001a7a64d58b0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001a7a64d58e8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001a7a64d5920 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001a7a64d5958 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001a7a64d5990 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001a7a64d59c8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001a7a64d5a00 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001a7a64d5a38 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001a7a64d5a70 .param/l "j" 0 9 19, C4<000010000000>;
P_000001a7a64d5aa8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001a7a64d5ae0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001a7a64d5b18 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001a7a64d5b50 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001a7a64d5b88 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001a7a64d5bc0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001a7a64d5bf8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001a7a64d5c30 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001a7a64d5c68 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001a7a64d5ca0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001a7a64d5cd8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001a7a64d5d10 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001a7a64d5d48 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001a7a64d5d80 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001a7a64d5db8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001a7a64d5df0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001a7a64d4060_0 .var "EX1_PC", 31 0;
v000001a7a64d3980_0 .var "EX1_PFC", 31 0;
v000001a7a64d2d00_0 .var "EX1_forward_to_B", 31 0;
v000001a7a64d2c60_0 .var "EX1_is_beq", 0 0;
v000001a7a64d30c0_0 .var "EX1_is_bne", 0 0;
v000001a7a64d3520_0 .var "EX1_is_jal", 0 0;
v000001a7a64d3200_0 .var "EX1_is_jr", 0 0;
v000001a7a64d1900_0 .var "EX1_is_oper2_immed", 0 0;
v000001a7a64d38e0_0 .var "EX1_memread", 0 0;
v000001a7a64d1fe0_0 .var "EX1_memwrite", 0 0;
v000001a7a64d2ee0_0 .var "EX1_opcode", 11 0;
v000001a7a64d1a40_0 .var "EX1_predicted", 0 0;
v000001a7a64d2bc0_0 .var "EX1_rd_ind", 4 0;
v000001a7a64d23a0_0 .var "EX1_rd_indzero", 0 0;
v000001a7a64d2da0_0 .var "EX1_regwrite", 0 0;
v000001a7a64d2e40_0 .var "EX1_rs1", 31 0;
v000001a7a64d32a0_0 .var "EX1_rs1_ind", 4 0;
v000001a7a64d21c0_0 .var "EX1_rs2", 31 0;
v000001a7a64d3340_0 .var "EX1_rs2_ind", 4 0;
v000001a7a64d2f80_0 .net "FLUSH", 0 0, v000001a7a64db0f0_0;  alias, 1 drivers
v000001a7a64d35c0_0 .net "ID_PC", 31 0, v000001a7a64d6a50_0;  alias, 1 drivers
v000001a7a64d1c20_0 .net "ID_PFC_to_EX", 31 0, L_000001a7a64fd070;  alias, 1 drivers
v000001a7a64d3700_0 .net "ID_forward_to_B", 31 0, L_000001a7a64fd6b0;  alias, 1 drivers
v000001a7a64d1ae0_0 .net "ID_is_beq", 0 0, L_000001a7a64fd250;  alias, 1 drivers
v000001a7a64d37a0_0 .net "ID_is_bne", 0 0, L_000001a7a64ff0f0;  alias, 1 drivers
v000001a7a64d3840_0 .net "ID_is_jal", 0 0, L_000001a7a64ff690;  alias, 1 drivers
v000001a7a64d3ac0_0 .net "ID_is_jr", 0 0, L_000001a7a64fe790;  alias, 1 drivers
v000001a7a64d3b60_0 .net "ID_is_oper2_immed", 0 0, L_000001a7a65063b0;  alias, 1 drivers
v000001a7a64d2440_0 .net "ID_memread", 0 0, L_000001a7a64ff050;  alias, 1 drivers
v000001a7a64d2260_0 .net "ID_memwrite", 0 0, L_000001a7a64fd390;  alias, 1 drivers
v000001a7a64d19a0_0 .net "ID_opcode", 11 0, v000001a7a64f2680_0;  alias, 1 drivers
v000001a7a64d3ca0_0 .net "ID_predicted", 0 0, v000001a7a64d9b10_0;  alias, 1 drivers
v000001a7a64d3d40_0 .net "ID_rd_ind", 4 0, v000001a7a64f2900_0;  alias, 1 drivers
v000001a7a64d3f20_0 .net "ID_rd_indzero", 0 0, L_000001a7a64fe150;  1 drivers
v000001a7a64d1b80_0 .net "ID_regwrite", 0 0, L_000001a7a64fdf70;  alias, 1 drivers
v000001a7a64d1cc0_0 .net "ID_rs1", 31 0, v000001a7a64de070_0;  alias, 1 drivers
v000001a7a64d24e0_0 .net "ID_rs1_ind", 4 0, v000001a7a64f24a0_0;  alias, 1 drivers
v000001a7a64d1e00_0 .net "ID_rs2", 31 0, v000001a7a64de110_0;  alias, 1 drivers
v000001a7a64d1f40_0 .net "ID_rs2_ind", 4 0, v000001a7a64f2360_0;  alias, 1 drivers
v000001a7a64d2580_0 .net "clk", 0 0, L_000001a7a6505a10;  1 drivers
v000001a7a64d2620_0 .net "rst", 0 0, v000001a7a6502250_0;  alias, 1 drivers
E_000001a7a64589c0 .event posedge, v000001a7a64c3920_0, v000001a7a64d2580_0;
S_000001a7a64d1050 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000001a7a647cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000001a7a64d5e30 .param/l "add" 0 9 6, C4<000000100000>;
P_000001a7a64d5e68 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001a7a64d5ea0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001a7a64d5ed8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001a7a64d5f10 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001a7a64d5f48 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001a7a64d5f80 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001a7a64d5fb8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001a7a64d5ff0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001a7a64d6028 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001a7a64d6060 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001a7a64d6098 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001a7a64d60d0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001a7a64d6108 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001a7a64d6140 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001a7a64d6178 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001a7a64d61b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001a7a64d61e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001a7a64d6220 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001a7a64d6258 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001a7a64d6290 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001a7a64d62c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001a7a64d6300 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001a7a64d6338 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001a7a64d6370 .param/l "xori" 0 9 12, C4<001110000000>;
v000001a7a64d26c0_0 .net "EX1_ALU_OPER1", 31 0, L_000001a7a65050e0;  alias, 1 drivers
v000001a7a64d2800_0 .net "EX1_ALU_OPER2", 31 0, L_000001a7a656a0b0;  alias, 1 drivers
v000001a7a64d2940_0 .net "EX1_PC", 31 0, v000001a7a64d4060_0;  alias, 1 drivers
v000001a7a64d29e0_0 .net "EX1_PFC_to_IF", 31 0, L_000001a7a6501a30;  alias, 1 drivers
v000001a7a64d2a80_0 .net "EX1_forward_to_B", 31 0, v000001a7a64d2d00_0;  alias, 1 drivers
v000001a7a64d50a0_0 .net "EX1_is_beq", 0 0, v000001a7a64d2c60_0;  alias, 1 drivers
v000001a7a64d42e0_0 .net "EX1_is_bne", 0 0, v000001a7a64d30c0_0;  alias, 1 drivers
v000001a7a64d4ba0_0 .net "EX1_is_jal", 0 0, v000001a7a64d3520_0;  alias, 1 drivers
v000001a7a64d4d80_0 .net "EX1_is_jr", 0 0, v000001a7a64d3200_0;  alias, 1 drivers
v000001a7a64d51e0_0 .net "EX1_is_oper2_immed", 0 0, v000001a7a64d1900_0;  alias, 1 drivers
v000001a7a64d5280_0 .net "EX1_memread", 0 0, v000001a7a64d38e0_0;  alias, 1 drivers
v000001a7a64d47e0_0 .net "EX1_memwrite", 0 0, v000001a7a64d1fe0_0;  alias, 1 drivers
v000001a7a64d4f60_0 .net "EX1_opcode", 11 0, v000001a7a64d2ee0_0;  alias, 1 drivers
v000001a7a64d4ce0_0 .net "EX1_predicted", 0 0, v000001a7a64d1a40_0;  alias, 1 drivers
v000001a7a64d53c0_0 .net "EX1_rd_ind", 4 0, v000001a7a64d2bc0_0;  alias, 1 drivers
v000001a7a64d4e20_0 .net "EX1_rd_indzero", 0 0, v000001a7a64d23a0_0;  alias, 1 drivers
v000001a7a64d4b00_0 .net "EX1_regwrite", 0 0, v000001a7a64d2da0_0;  alias, 1 drivers
v000001a7a64d4ec0_0 .net "EX1_rs1", 31 0, v000001a7a64d2e40_0;  alias, 1 drivers
v000001a7a64d5500_0 .net "EX1_rs1_ind", 4 0, v000001a7a64d32a0_0;  alias, 1 drivers
v000001a7a64d4c40_0 .net "EX1_rs2_ind", 4 0, v000001a7a64d3340_0;  alias, 1 drivers
v000001a7a64d44c0_0 .net "EX1_rs2_out", 31 0, L_000001a7a656a580;  alias, 1 drivers
v000001a7a64d4560_0 .var "EX2_ALU_OPER1", 31 0;
v000001a7a64d4240_0 .var "EX2_ALU_OPER2", 31 0;
v000001a7a64d5000_0 .var "EX2_PC", 31 0;
v000001a7a64d4600_0 .var "EX2_PFC_to_IF", 31 0;
v000001a7a64d5460_0 .var "EX2_forward_to_B", 31 0;
v000001a7a64d55a0_0 .var "EX2_is_beq", 0 0;
v000001a7a64d5320_0 .var "EX2_is_bne", 0 0;
v000001a7a64d4380_0 .var "EX2_is_jal", 0 0;
v000001a7a64d49c0_0 .var "EX2_is_jr", 0 0;
v000001a7a64d4740_0 .var "EX2_is_oper2_immed", 0 0;
v000001a7a64d5140_0 .var "EX2_memread", 0 0;
v000001a7a64d5640_0 .var "EX2_memwrite", 0 0;
v000001a7a64d56e0_0 .var "EX2_opcode", 11 0;
v000001a7a64d4420_0 .var "EX2_predicted", 0 0;
v000001a7a64d5780_0 .var "EX2_rd_ind", 4 0;
v000001a7a64d41a0_0 .var "EX2_rd_indzero", 0 0;
v000001a7a64d4100_0 .var "EX2_regwrite", 0 0;
v000001a7a64d46a0_0 .var "EX2_rs1", 31 0;
v000001a7a64d4880_0 .var "EX2_rs1_ind", 4 0;
v000001a7a64d4920_0 .var "EX2_rs2_ind", 4 0;
v000001a7a64d4a60_0 .var "EX2_rs2_out", 31 0;
v000001a7a64dac90_0 .net "FLUSH", 0 0, v000001a7a64db230_0;  alias, 1 drivers
v000001a7a64d9390_0 .net "clk", 0 0, L_000001a7a656ac10;  1 drivers
v000001a7a64d9e30_0 .net "rst", 0 0, v000001a7a6502250_0;  alias, 1 drivers
E_000001a7a6458ac0 .event posedge, v000001a7a64c3920_0, v000001a7a64d9390_0;
S_000001a7a64d0880 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000001a7a647cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000001a7a64de3c0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001a7a64de3f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001a7a64de430 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001a7a64de468 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001a7a64de4a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001a7a64de4d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001a7a64de510 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001a7a64de548 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001a7a64de580 .param/l "j" 0 9 19, C4<000010000000>;
P_000001a7a64de5b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001a7a64de5f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001a7a64de628 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001a7a64de660 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001a7a64de698 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001a7a64de6d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001a7a64de708 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001a7a64de740 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001a7a64de778 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001a7a64de7b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001a7a64de7e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001a7a64de820 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001a7a64de858 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001a7a64de890 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001a7a64de8c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001a7a64de900 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001a7a6505c40 .functor OR 1, L_000001a7a64fd250, L_000001a7a64ff0f0, C4<0>, C4<0>;
L_000001a7a6505af0 .functor AND 1, L_000001a7a6505c40, L_000001a7a65062d0, C4<1>, C4<1>;
L_000001a7a6506810 .functor OR 1, L_000001a7a64fd250, L_000001a7a64ff0f0, C4<0>, C4<0>;
L_000001a7a6505310 .functor AND 1, L_000001a7a6506810, L_000001a7a65062d0, C4<1>, C4<1>;
L_000001a7a6505770 .functor OR 1, L_000001a7a64fd250, L_000001a7a64ff0f0, C4<0>, C4<0>;
L_000001a7a65059a0 .functor AND 1, L_000001a7a6505770, v000001a7a64d9b10_0, C4<1>, C4<1>;
v000001a7a64d8850_0 .net "EX1_memread", 0 0, v000001a7a64d38e0_0;  alias, 1 drivers
v000001a7a64d7950_0 .net "EX1_opcode", 11 0, v000001a7a64d2ee0_0;  alias, 1 drivers
v000001a7a64d6c30_0 .net "EX1_rd_ind", 4 0, v000001a7a64d2bc0_0;  alias, 1 drivers
v000001a7a64d7d10_0 .net "EX1_rd_indzero", 0 0, v000001a7a64d23a0_0;  alias, 1 drivers
v000001a7a64d7630_0 .net "EX2_memread", 0 0, v000001a7a64d5140_0;  alias, 1 drivers
v000001a7a64d8b70_0 .net "EX2_opcode", 11 0, v000001a7a64d56e0_0;  alias, 1 drivers
v000001a7a64d76d0_0 .net "EX2_rd_ind", 4 0, v000001a7a64d5780_0;  alias, 1 drivers
v000001a7a64d8a30_0 .net "EX2_rd_indzero", 0 0, v000001a7a64d41a0_0;  alias, 1 drivers
v000001a7a64d7770_0 .net "ID_EX1_flush", 0 0, v000001a7a64db0f0_0;  alias, 1 drivers
v000001a7a64d6b90_0 .net "ID_EX2_flush", 0 0, v000001a7a64db230_0;  alias, 1 drivers
v000001a7a64d78b0_0 .net "ID_is_beq", 0 0, L_000001a7a64fd250;  alias, 1 drivers
v000001a7a64d7ef0_0 .net "ID_is_bne", 0 0, L_000001a7a64ff0f0;  alias, 1 drivers
v000001a7a64d65f0_0 .net "ID_is_j", 0 0, L_000001a7a64fe8d0;  alias, 1 drivers
v000001a7a64d88f0_0 .net "ID_is_jal", 0 0, L_000001a7a64ff690;  alias, 1 drivers
v000001a7a64d6af0_0 .net "ID_is_jr", 0 0, L_000001a7a64fe790;  alias, 1 drivers
v000001a7a64d6cd0_0 .net "ID_opcode", 11 0, v000001a7a64f2680_0;  alias, 1 drivers
v000001a7a64d79f0_0 .net "ID_rs1_ind", 4 0, v000001a7a64f24a0_0;  alias, 1 drivers
v000001a7a64d7db0_0 .net "ID_rs2_ind", 4 0, v000001a7a64f2360_0;  alias, 1 drivers
v000001a7a64d6690_0 .net "IF_ID_flush", 0 0, v000001a7a64dc6d0_0;  alias, 1 drivers
v000001a7a64d6f50_0 .net "IF_ID_write", 0 0, v000001a7a64db550_0;  alias, 1 drivers
v000001a7a64d6e10_0 .net "PC_src", 2 0, L_000001a7a64fe830;  alias, 1 drivers
v000001a7a64d6ff0_0 .net "PFC_to_EX", 31 0, L_000001a7a64fd070;  alias, 1 drivers
v000001a7a64d8210_0 .net "PFC_to_IF", 31 0, L_000001a7a64ff550;  alias, 1 drivers
v000001a7a64d87b0_0 .net "WB_rd_ind", 4 0, v000001a7a64ed540_0;  alias, 1 drivers
v000001a7a64d64b0_0 .net "Wrong_prediction", 0 0, L_000001a7a656be70;  alias, 1 drivers
v000001a7a64d7bd0_0 .net *"_ivl_11", 0 0, L_000001a7a6505310;  1 drivers
v000001a7a64d6410_0 .net *"_ivl_13", 9 0, L_000001a7a64ff230;  1 drivers
v000001a7a64d8990_0 .net *"_ivl_15", 9 0, L_000001a7a64fe3d0;  1 drivers
v000001a7a64d7090_0 .net *"_ivl_16", 9 0, L_000001a7a64fd570;  1 drivers
v000001a7a64d67d0_0 .net *"_ivl_19", 9 0, L_000001a7a64fdcf0;  1 drivers
v000001a7a64d8530_0 .net *"_ivl_20", 9 0, L_000001a7a64feb50;  1 drivers
v000001a7a64d7a90_0 .net *"_ivl_25", 0 0, L_000001a7a6505770;  1 drivers
v000001a7a64d7810_0 .net *"_ivl_27", 0 0, L_000001a7a65059a0;  1 drivers
v000001a7a64d69b0_0 .net *"_ivl_29", 9 0, L_000001a7a64fd110;  1 drivers
v000001a7a64d7450_0 .net *"_ivl_3", 0 0, L_000001a7a6505c40;  1 drivers
L_000001a7a65201f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000001a7a64d73b0_0 .net/2u *"_ivl_30", 9 0, L_000001a7a65201f0;  1 drivers
v000001a7a64d82b0_0 .net *"_ivl_32", 9 0, L_000001a7a64fd750;  1 drivers
v000001a7a64d6d70_0 .net *"_ivl_35", 9 0, L_000001a7a64fde30;  1 drivers
v000001a7a64d7b30_0 .net *"_ivl_37", 9 0, L_000001a7a64fe470;  1 drivers
v000001a7a64d6eb0_0 .net *"_ivl_38", 9 0, L_000001a7a64ff7d0;  1 drivers
v000001a7a64d7c70_0 .net *"_ivl_40", 9 0, L_000001a7a64fd610;  1 drivers
L_000001a7a6520238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a7a64d8ad0_0 .net/2s *"_ivl_45", 21 0, L_000001a7a6520238;  1 drivers
L_000001a7a6520280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a7a64d7e50_0 .net/2s *"_ivl_50", 21 0, L_000001a7a6520280;  1 drivers
v000001a7a64d7f90_0 .net *"_ivl_9", 0 0, L_000001a7a6506810;  1 drivers
v000001a7a64d8170_0 .net "clk", 0 0, L_000001a7a6440880;  alias, 1 drivers
v000001a7a64d8030_0 .net "forward_to_B", 31 0, L_000001a7a64fd6b0;  alias, 1 drivers
v000001a7a64d7130_0 .net "imm", 31 0, v000001a7a64ddad0_0;  1 drivers
v000001a7a64d7590_0 .net "inst", 31 0, v000001a7a64d6910_0;  alias, 1 drivers
v000001a7a64d80d0_0 .net "is_branch_and_taken", 0 0, L_000001a7a6505af0;  alias, 1 drivers
v000001a7a64d71d0_0 .net "is_oper2_immed", 0 0, L_000001a7a65063b0;  alias, 1 drivers
v000001a7a64d74f0_0 .net "mem_read", 0 0, L_000001a7a64ff050;  alias, 1 drivers
v000001a7a64d85d0_0 .net "mem_write", 0 0, L_000001a7a64fd390;  alias, 1 drivers
v000001a7a64d8350_0 .net "pc", 31 0, v000001a7a64d6a50_0;  alias, 1 drivers
v000001a7a64d6550_0 .net "pc_write", 0 0, v000001a7a64dbc30_0;  alias, 1 drivers
v000001a7a64d83f0_0 .net "predicted", 0 0, L_000001a7a65062d0;  1 drivers
v000001a7a64d6870_0 .net "predicted_to_EX", 0 0, v000001a7a64d9b10_0;  alias, 1 drivers
v000001a7a64d7270_0 .net "reg_write", 0 0, L_000001a7a64fdf70;  alias, 1 drivers
v000001a7a64d8490_0 .net "reg_write_from_wb", 0 0, v000001a7a64eebc0_0;  alias, 1 drivers
v000001a7a64d6730_0 .net "rs1", 31 0, v000001a7a64de070_0;  alias, 1 drivers
v000001a7a64d8670_0 .net "rs2", 31 0, v000001a7a64de110_0;  alias, 1 drivers
v000001a7a64d7310_0 .net "rst", 0 0, v000001a7a6502250_0;  alias, 1 drivers
v000001a7a64d8710_0 .net "wr_reg_data", 31 0, L_000001a7a656bc40;  alias, 1 drivers
L_000001a7a64fd6b0 .functor MUXZ 32, v000001a7a64de110_0, v000001a7a64ddad0_0, L_000001a7a65063b0, C4<>;
L_000001a7a64ff230 .part v000001a7a64d6a50_0, 0, 10;
L_000001a7a64fe3d0 .part v000001a7a64d6910_0, 0, 10;
L_000001a7a64fd570 .arith/sum 10, L_000001a7a64ff230, L_000001a7a64fe3d0;
L_000001a7a64fdcf0 .part v000001a7a64d6910_0, 0, 10;
L_000001a7a64feb50 .functor MUXZ 10, L_000001a7a64fdcf0, L_000001a7a64fd570, L_000001a7a6505310, C4<>;
L_000001a7a64fd110 .part v000001a7a64d6a50_0, 0, 10;
L_000001a7a64fd750 .arith/sum 10, L_000001a7a64fd110, L_000001a7a65201f0;
L_000001a7a64fde30 .part v000001a7a64d6a50_0, 0, 10;
L_000001a7a64fe470 .part v000001a7a64d6910_0, 0, 10;
L_000001a7a64ff7d0 .arith/sum 10, L_000001a7a64fde30, L_000001a7a64fe470;
L_000001a7a64fd610 .functor MUXZ 10, L_000001a7a64ff7d0, L_000001a7a64fd750, L_000001a7a65059a0, C4<>;
L_000001a7a64ff550 .concat8 [ 10 22 0 0], L_000001a7a64feb50, L_000001a7a6520238;
L_000001a7a64fd070 .concat8 [ 10 22 0 0], L_000001a7a64fd610, L_000001a7a6520280;
S_000001a7a64cfd90 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000001a7a64d0880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000001a7a64de940 .param/l "add" 0 9 6, C4<000000100000>;
P_000001a7a64de978 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001a7a64de9b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001a7a64de9e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001a7a64dea20 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001a7a64dea58 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001a7a64dea90 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001a7a64deac8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001a7a64deb00 .param/l "j" 0 9 19, C4<000010000000>;
P_000001a7a64deb38 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001a7a64deb70 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001a7a64deba8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001a7a64debe0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001a7a64dec18 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001a7a64dec50 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001a7a64dec88 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001a7a64decc0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001a7a64decf8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001a7a64ded30 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001a7a64ded68 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001a7a64deda0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001a7a64dedd8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001a7a64dee10 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001a7a64dee48 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001a7a64dee80 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001a7a6505f50 .functor OR 1, L_000001a7a65062d0, L_000001a7a64ff370, C4<0>, C4<0>;
L_000001a7a6505620 .functor OR 1, L_000001a7a6505f50, L_000001a7a64ff4b0, C4<0>, C4<0>;
v000001a7a64d9f70_0 .net "EX1_opcode", 11 0, v000001a7a64d2ee0_0;  alias, 1 drivers
v000001a7a64d8f30_0 .net "EX2_opcode", 11 0, v000001a7a64d56e0_0;  alias, 1 drivers
v000001a7a64d9930_0 .net "ID_opcode", 11 0, v000001a7a64f2680_0;  alias, 1 drivers
v000001a7a64dabf0_0 .net "PC_src", 2 0, L_000001a7a64fe830;  alias, 1 drivers
v000001a7a64d92f0_0 .net "Wrong_prediction", 0 0, L_000001a7a656be70;  alias, 1 drivers
L_000001a7a65203e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001a7a64da290_0 .net/2u *"_ivl_0", 2 0, L_000001a7a65203e8;  1 drivers
v000001a7a64d8c10_0 .net *"_ivl_10", 0 0, L_000001a7a64fd1b0;  1 drivers
L_000001a7a6520508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001a7a64da3d0_0 .net/2u *"_ivl_12", 2 0, L_000001a7a6520508;  1 drivers
L_000001a7a6520550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001a7a64da470_0 .net/2u *"_ivl_14", 11 0, L_000001a7a6520550;  1 drivers
v000001a7a64db190_0 .net *"_ivl_16", 0 0, L_000001a7a64ff370;  1 drivers
v000001a7a64da5b0_0 .net *"_ivl_19", 0 0, L_000001a7a6505f50;  1 drivers
L_000001a7a6520430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000001a7a64da010_0 .net/2u *"_ivl_2", 11 0, L_000001a7a6520430;  1 drivers
L_000001a7a6520598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001a7a64d9cf0_0 .net/2u *"_ivl_20", 11 0, L_000001a7a6520598;  1 drivers
v000001a7a64d99d0_0 .net *"_ivl_22", 0 0, L_000001a7a64ff4b0;  1 drivers
v000001a7a64da650_0 .net *"_ivl_25", 0 0, L_000001a7a6505620;  1 drivers
L_000001a7a65205e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001a7a64da790_0 .net/2u *"_ivl_26", 2 0, L_000001a7a65205e0;  1 drivers
L_000001a7a6520628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001a7a64d8fd0_0 .net/2u *"_ivl_28", 2 0, L_000001a7a6520628;  1 drivers
v000001a7a64d9d90_0 .net *"_ivl_30", 2 0, L_000001a7a64fe970;  1 drivers
v000001a7a64d9610_0 .net *"_ivl_32", 2 0, L_000001a7a64fe010;  1 drivers
v000001a7a64dab50_0 .net *"_ivl_34", 2 0, L_000001a7a64fd4d0;  1 drivers
v000001a7a64dafb0_0 .net *"_ivl_4", 0 0, L_000001a7a64ff2d0;  1 drivers
L_000001a7a6520478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001a7a64da830_0 .net/2u *"_ivl_6", 2 0, L_000001a7a6520478;  1 drivers
L_000001a7a65204c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001a7a64d9430_0 .net/2u *"_ivl_8", 11 0, L_000001a7a65204c0;  1 drivers
v000001a7a64d91b0_0 .net "clk", 0 0, L_000001a7a6440880;  alias, 1 drivers
v000001a7a64d9ed0_0 .net "predicted", 0 0, L_000001a7a65062d0;  alias, 1 drivers
v000001a7a64d9a70_0 .net "predicted_to_EX", 0 0, v000001a7a64d9b10_0;  alias, 1 drivers
v000001a7a64dadd0_0 .net "rst", 0 0, v000001a7a6502250_0;  alias, 1 drivers
v000001a7a64da8d0_0 .net "state", 1 0, v000001a7a64db2d0_0;  1 drivers
L_000001a7a64ff2d0 .cmp/eq 12, v000001a7a64f2680_0, L_000001a7a6520430;
L_000001a7a64fd1b0 .cmp/eq 12, v000001a7a64d2ee0_0, L_000001a7a65204c0;
L_000001a7a64ff370 .cmp/eq 12, v000001a7a64f2680_0, L_000001a7a6520550;
L_000001a7a64ff4b0 .cmp/eq 12, v000001a7a64f2680_0, L_000001a7a6520598;
L_000001a7a64fe970 .functor MUXZ 3, L_000001a7a6520628, L_000001a7a65205e0, L_000001a7a6505620, C4<>;
L_000001a7a64fe010 .functor MUXZ 3, L_000001a7a64fe970, L_000001a7a6520508, L_000001a7a64fd1b0, C4<>;
L_000001a7a64fd4d0 .functor MUXZ 3, L_000001a7a64fe010, L_000001a7a6520478, L_000001a7a64ff2d0, C4<>;
L_000001a7a64fe830 .functor MUXZ 3, L_000001a7a64fd4d0, L_000001a7a65203e8, L_000001a7a656be70, C4<>;
S_000001a7a64d0560 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000001a7a64cfd90;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000001a7a64deec0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001a7a64deef8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001a7a64def30 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001a7a64def68 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001a7a64defa0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001a7a64defd8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001a7a64df010 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001a7a64df048 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001a7a64df080 .param/l "j" 0 9 19, C4<000010000000>;
P_000001a7a64df0b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001a7a64df0f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001a7a64df128 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001a7a64df160 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001a7a64df198 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001a7a64df1d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001a7a64df208 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001a7a64df240 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001a7a64df278 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001a7a64df2b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001a7a64df2e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001a7a64df320 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001a7a64df358 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001a7a64df390 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001a7a64df3c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001a7a64df400 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001a7a6505460 .functor OR 1, L_000001a7a64fed30, L_000001a7a64fe6f0, C4<0>, C4<0>;
L_000001a7a65065e0 .functor OR 1, L_000001a7a64fd9d0, L_000001a7a64ff5f0, C4<0>, C4<0>;
L_000001a7a6506880 .functor AND 1, L_000001a7a6505460, L_000001a7a65065e0, C4<1>, C4<1>;
L_000001a7a6505cb0 .functor NOT 1, L_000001a7a6506880, C4<0>, C4<0>, C4<0>;
L_000001a7a65061f0 .functor OR 1, v000001a7a6502250_0, L_000001a7a6505cb0, C4<0>, C4<0>;
L_000001a7a65062d0 .functor NOT 1, L_000001a7a65061f0, C4<0>, C4<0>, C4<0>;
v000001a7a64da510_0 .net "EX_opcode", 11 0, v000001a7a64d56e0_0;  alias, 1 drivers
v000001a7a64da330_0 .net "ID_opcode", 11 0, v000001a7a64f2680_0;  alias, 1 drivers
v000001a7a64d97f0_0 .net "Wrong_prediction", 0 0, L_000001a7a656be70;  alias, 1 drivers
L_000001a7a65202c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001a7a64d9bb0_0 .net/2u *"_ivl_0", 11 0, L_000001a7a65202c8;  1 drivers
L_000001a7a6520358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001a7a64da0b0_0 .net/2u *"_ivl_10", 1 0, L_000001a7a6520358;  1 drivers
v000001a7a64d8e90_0 .net *"_ivl_12", 0 0, L_000001a7a64fd9d0;  1 drivers
L_000001a7a65203a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001a7a64db050_0 .net/2u *"_ivl_14", 1 0, L_000001a7a65203a0;  1 drivers
v000001a7a64da150_0 .net *"_ivl_16", 0 0, L_000001a7a64ff5f0;  1 drivers
v000001a7a64d96b0_0 .net *"_ivl_19", 0 0, L_000001a7a65065e0;  1 drivers
v000001a7a64da6f0_0 .net *"_ivl_2", 0 0, L_000001a7a64fed30;  1 drivers
v000001a7a64dad30_0 .net *"_ivl_21", 0 0, L_000001a7a6506880;  1 drivers
v000001a7a64daa10_0 .net *"_ivl_22", 0 0, L_000001a7a6505cb0;  1 drivers
v000001a7a64d9c50_0 .net *"_ivl_25", 0 0, L_000001a7a65061f0;  1 drivers
L_000001a7a6520310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001a7a64d9750_0 .net/2u *"_ivl_4", 11 0, L_000001a7a6520310;  1 drivers
v000001a7a64daab0_0 .net *"_ivl_6", 0 0, L_000001a7a64fe6f0;  1 drivers
v000001a7a64d9890_0 .net *"_ivl_9", 0 0, L_000001a7a6505460;  1 drivers
v000001a7a64d9570_0 .net "clk", 0 0, L_000001a7a6440880;  alias, 1 drivers
v000001a7a64da1f0_0 .net "predicted", 0 0, L_000001a7a65062d0;  alias, 1 drivers
v000001a7a64d9b10_0 .var "predicted_to_EX", 0 0;
v000001a7a64d9250_0 .net "rst", 0 0, v000001a7a6502250_0;  alias, 1 drivers
v000001a7a64db2d0_0 .var "state", 1 0;
E_000001a7a6458cc0 .event posedge, v000001a7a64d9570_0, v000001a7a64c3920_0;
L_000001a7a64fed30 .cmp/eq 12, v000001a7a64f2680_0, L_000001a7a65202c8;
L_000001a7a64fe6f0 .cmp/eq 12, v000001a7a64f2680_0, L_000001a7a6520310;
L_000001a7a64fd9d0 .cmp/eq 2, v000001a7a64db2d0_0, L_000001a7a6520358;
L_000001a7a64ff5f0 .cmp/eq 2, v000001a7a64db2d0_0, L_000001a7a65203a0;
S_000001a7a64cff20 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000001a7a64d0880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000001a7a64e1450 .param/l "add" 0 9 6, C4<000000100000>;
P_000001a7a64e1488 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001a7a64e14c0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001a7a64e14f8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001a7a64e1530 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001a7a64e1568 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001a7a64e15a0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001a7a64e15d8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001a7a64e1610 .param/l "j" 0 9 19, C4<000010000000>;
P_000001a7a64e1648 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001a7a64e1680 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001a7a64e16b8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001a7a64e16f0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001a7a64e1728 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001a7a64e1760 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001a7a64e1798 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001a7a64e17d0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001a7a64e1808 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001a7a64e1840 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001a7a64e1878 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001a7a64e18b0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001a7a64e18e8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001a7a64e1920 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001a7a64e1958 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001a7a64e1990 .param/l "xori" 0 9 12, C4<001110000000>;
v000001a7a64db370_0 .net "EX1_memread", 0 0, v000001a7a64d38e0_0;  alias, 1 drivers
v000001a7a64d94d0_0 .net "EX1_rd_ind", 4 0, v000001a7a64d2bc0_0;  alias, 1 drivers
v000001a7a64da970_0 .net "EX1_rd_indzero", 0 0, v000001a7a64d23a0_0;  alias, 1 drivers
v000001a7a64dae70_0 .net "EX2_memread", 0 0, v000001a7a64d5140_0;  alias, 1 drivers
v000001a7a64daf10_0 .net "EX2_rd_ind", 4 0, v000001a7a64d5780_0;  alias, 1 drivers
v000001a7a64d9070_0 .net "EX2_rd_indzero", 0 0, v000001a7a64d41a0_0;  alias, 1 drivers
v000001a7a64db0f0_0 .var "ID_EX1_flush", 0 0;
v000001a7a64db230_0 .var "ID_EX2_flush", 0 0;
v000001a7a64d8cb0_0 .net "ID_opcode", 11 0, v000001a7a64f2680_0;  alias, 1 drivers
v000001a7a64d8d50_0 .net "ID_rs1_ind", 4 0, v000001a7a64f24a0_0;  alias, 1 drivers
v000001a7a64d9110_0 .net "ID_rs2_ind", 4 0, v000001a7a64f2360_0;  alias, 1 drivers
v000001a7a64db550_0 .var "IF_ID_Write", 0 0;
v000001a7a64dc6d0_0 .var "IF_ID_flush", 0 0;
v000001a7a64dbc30_0 .var "PC_Write", 0 0;
v000001a7a64dc8b0_0 .net "Wrong_prediction", 0 0, L_000001a7a656be70;  alias, 1 drivers
E_000001a7a6458a00/0 .event anyedge, v000001a7a64c9230_0, v000001a7a64d38e0_0, v000001a7a64d23a0_0, v000001a7a64d24e0_0;
E_000001a7a6458a00/1 .event anyedge, v000001a7a64d2bc0_0, v000001a7a64d1f40_0, v000001a7a63e5720_0, v000001a7a64d41a0_0;
E_000001a7a6458a00/2 .event anyedge, v000001a7a64c3d80_0, v000001a7a64d19a0_0;
E_000001a7a6458a00 .event/or E_000001a7a6458a00/0, E_000001a7a6458a00/1, E_000001a7a6458a00/2;
S_000001a7a64d03d0 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000001a7a64d0880;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000001a7a64e99e0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001a7a64e9a18 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001a7a64e9a50 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001a7a64e9a88 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001a7a64e9ac0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001a7a64e9af8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001a7a64e9b30 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001a7a64e9b68 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001a7a64e9ba0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001a7a64e9bd8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001a7a64e9c10 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001a7a64e9c48 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001a7a64e9c80 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001a7a64e9cb8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001a7a64e9cf0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001a7a64e9d28 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001a7a64e9d60 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001a7a64e9d98 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001a7a64e9dd0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001a7a64e9e08 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001a7a64e9e40 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001a7a64e9e78 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001a7a64e9eb0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001a7a64e9ee8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001a7a64e9f20 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001a7a6505e00 .functor OR 1, L_000001a7a64feab0, L_000001a7a64fe1f0, C4<0>, C4<0>;
L_000001a7a6505fc0 .functor OR 1, L_000001a7a6505e00, L_000001a7a64fdb10, C4<0>, C4<0>;
L_000001a7a6506960 .functor OR 1, L_000001a7a6505fc0, L_000001a7a64fdd90, C4<0>, C4<0>;
L_000001a7a6506110 .functor OR 1, L_000001a7a6506960, L_000001a7a64fea10, C4<0>, C4<0>;
L_000001a7a6505690 .functor OR 1, L_000001a7a6506110, L_000001a7a64fe0b0, C4<0>, C4<0>;
L_000001a7a6506030 .functor OR 1, L_000001a7a6505690, L_000001a7a64fdbb0, C4<0>, C4<0>;
L_000001a7a65068f0 .functor OR 1, L_000001a7a6506030, L_000001a7a64febf0, C4<0>, C4<0>;
L_000001a7a65063b0 .functor OR 1, L_000001a7a65068f0, L_000001a7a64ff410, C4<0>, C4<0>;
L_000001a7a65051c0 .functor OR 1, L_000001a7a64fd2f0, L_000001a7a64fec90, C4<0>, C4<0>;
L_000001a7a65054d0 .functor OR 1, L_000001a7a65051c0, L_000001a7a64fedd0, C4<0>, C4<0>;
L_000001a7a6506490 .functor OR 1, L_000001a7a65054d0, L_000001a7a64fefb0, C4<0>, C4<0>;
L_000001a7a65069d0 .functor OR 1, L_000001a7a6506490, L_000001a7a64fded0, C4<0>, C4<0>;
v000001a7a64dbaf0_0 .net "ID_opcode", 11 0, v000001a7a64f2680_0;  alias, 1 drivers
L_000001a7a6520670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000001a7a64dc630_0 .net/2u *"_ivl_0", 11 0, L_000001a7a6520670;  1 drivers
L_000001a7a6520700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000001a7a64dc3b0_0 .net/2u *"_ivl_10", 11 0, L_000001a7a6520700;  1 drivers
L_000001a7a6520bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001a7a64dd990_0 .net/2u *"_ivl_102", 11 0, L_000001a7a6520bc8;  1 drivers
L_000001a7a6520c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001a7a64dbff0_0 .net/2u *"_ivl_106", 11 0, L_000001a7a6520c10;  1 drivers
v000001a7a64dc9f0_0 .net *"_ivl_12", 0 0, L_000001a7a64fdb10;  1 drivers
v000001a7a64dd170_0 .net *"_ivl_15", 0 0, L_000001a7a6505fc0;  1 drivers
L_000001a7a6520748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000001a7a64db7d0_0 .net/2u *"_ivl_16", 11 0, L_000001a7a6520748;  1 drivers
v000001a7a64db690_0 .net *"_ivl_18", 0 0, L_000001a7a64fdd90;  1 drivers
v000001a7a64dc090_0 .net *"_ivl_2", 0 0, L_000001a7a64feab0;  1 drivers
v000001a7a64dca90_0 .net *"_ivl_21", 0 0, L_000001a7a6506960;  1 drivers
L_000001a7a6520790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001a7a64dbeb0_0 .net/2u *"_ivl_22", 11 0, L_000001a7a6520790;  1 drivers
v000001a7a64dc950_0 .net *"_ivl_24", 0 0, L_000001a7a64fea10;  1 drivers
v000001a7a64dd670_0 .net *"_ivl_27", 0 0, L_000001a7a6506110;  1 drivers
L_000001a7a65207d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001a7a64dcc70_0 .net/2u *"_ivl_28", 11 0, L_000001a7a65207d8;  1 drivers
v000001a7a64dd530_0 .net *"_ivl_30", 0 0, L_000001a7a64fe0b0;  1 drivers
v000001a7a64dc590_0 .net *"_ivl_33", 0 0, L_000001a7a6505690;  1 drivers
L_000001a7a6520820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001a7a64dc770_0 .net/2u *"_ivl_34", 11 0, L_000001a7a6520820;  1 drivers
v000001a7a64ddb70_0 .net *"_ivl_36", 0 0, L_000001a7a64fdbb0;  1 drivers
v000001a7a64dd210_0 .net *"_ivl_39", 0 0, L_000001a7a6506030;  1 drivers
L_000001a7a65206b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000001a7a64dd2b0_0 .net/2u *"_ivl_4", 11 0, L_000001a7a65206b8;  1 drivers
L_000001a7a6520868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000001a7a64dd030_0 .net/2u *"_ivl_40", 11 0, L_000001a7a6520868;  1 drivers
v000001a7a64dd7b0_0 .net *"_ivl_42", 0 0, L_000001a7a64febf0;  1 drivers
v000001a7a64dc130_0 .net *"_ivl_45", 0 0, L_000001a7a65068f0;  1 drivers
L_000001a7a65208b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000001a7a64dbcd0_0 .net/2u *"_ivl_46", 11 0, L_000001a7a65208b0;  1 drivers
v000001a7a64dcd10_0 .net *"_ivl_48", 0 0, L_000001a7a64ff410;  1 drivers
L_000001a7a65208f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001a7a64db5f0_0 .net/2u *"_ivl_52", 11 0, L_000001a7a65208f8;  1 drivers
L_000001a7a6520940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001a7a64dc810_0 .net/2u *"_ivl_56", 11 0, L_000001a7a6520940;  1 drivers
v000001a7a64dc1d0_0 .net *"_ivl_6", 0 0, L_000001a7a64fe1f0;  1 drivers
L_000001a7a6520988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001a7a64dd710_0 .net/2u *"_ivl_60", 11 0, L_000001a7a6520988;  1 drivers
L_000001a7a65209d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001a7a64dcbd0_0 .net/2u *"_ivl_64", 11 0, L_000001a7a65209d0;  1 drivers
L_000001a7a6520a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001a7a64dcef0_0 .net/2u *"_ivl_68", 11 0, L_000001a7a6520a18;  1 drivers
L_000001a7a6520a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001a7a64dc4f0_0 .net/2u *"_ivl_72", 11 0, L_000001a7a6520a60;  1 drivers
v000001a7a64dbb90_0 .net *"_ivl_74", 0 0, L_000001a7a64fd2f0;  1 drivers
L_000001a7a6520aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001a7a64dbd70_0 .net/2u *"_ivl_76", 11 0, L_000001a7a6520aa8;  1 drivers
v000001a7a64db730_0 .net *"_ivl_78", 0 0, L_000001a7a64fec90;  1 drivers
v000001a7a64dcdb0_0 .net *"_ivl_81", 0 0, L_000001a7a65051c0;  1 drivers
L_000001a7a6520af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001a7a64db870_0 .net/2u *"_ivl_82", 11 0, L_000001a7a6520af0;  1 drivers
v000001a7a64dbf50_0 .net *"_ivl_84", 0 0, L_000001a7a64fedd0;  1 drivers
v000001a7a64dc450_0 .net *"_ivl_87", 0 0, L_000001a7a65054d0;  1 drivers
L_000001a7a6520b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001a7a64dcb30_0 .net/2u *"_ivl_88", 11 0, L_000001a7a6520b38;  1 drivers
v000001a7a64db4b0_0 .net *"_ivl_9", 0 0, L_000001a7a6505e00;  1 drivers
v000001a7a64dce50_0 .net *"_ivl_90", 0 0, L_000001a7a64fefb0;  1 drivers
v000001a7a64dd490_0 .net *"_ivl_93", 0 0, L_000001a7a6506490;  1 drivers
L_000001a7a6520b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001a7a64dbe10_0 .net/2u *"_ivl_94", 11 0, L_000001a7a6520b80;  1 drivers
v000001a7a64dcf90_0 .net *"_ivl_96", 0 0, L_000001a7a64fded0;  1 drivers
v000001a7a64dd0d0_0 .net *"_ivl_99", 0 0, L_000001a7a65069d0;  1 drivers
v000001a7a64dd350_0 .net "is_beq", 0 0, L_000001a7a64fd250;  alias, 1 drivers
v000001a7a64dd3f0_0 .net "is_bne", 0 0, L_000001a7a64ff0f0;  alias, 1 drivers
v000001a7a64dc270_0 .net "is_j", 0 0, L_000001a7a64fe8d0;  alias, 1 drivers
v000001a7a64db910_0 .net "is_jal", 0 0, L_000001a7a64ff690;  alias, 1 drivers
v000001a7a64dd5d0_0 .net "is_jr", 0 0, L_000001a7a64fe790;  alias, 1 drivers
v000001a7a64dd850_0 .net "is_oper2_immed", 0 0, L_000001a7a65063b0;  alias, 1 drivers
v000001a7a64dd8f0_0 .net "memread", 0 0, L_000001a7a64ff050;  alias, 1 drivers
v000001a7a64dda30_0 .net "memwrite", 0 0, L_000001a7a64fd390;  alias, 1 drivers
v000001a7a64dc310_0 .net "regwrite", 0 0, L_000001a7a64fdf70;  alias, 1 drivers
L_000001a7a64feab0 .cmp/eq 12, v000001a7a64f2680_0, L_000001a7a6520670;
L_000001a7a64fe1f0 .cmp/eq 12, v000001a7a64f2680_0, L_000001a7a65206b8;
L_000001a7a64fdb10 .cmp/eq 12, v000001a7a64f2680_0, L_000001a7a6520700;
L_000001a7a64fdd90 .cmp/eq 12, v000001a7a64f2680_0, L_000001a7a6520748;
L_000001a7a64fea10 .cmp/eq 12, v000001a7a64f2680_0, L_000001a7a6520790;
L_000001a7a64fe0b0 .cmp/eq 12, v000001a7a64f2680_0, L_000001a7a65207d8;
L_000001a7a64fdbb0 .cmp/eq 12, v000001a7a64f2680_0, L_000001a7a6520820;
L_000001a7a64febf0 .cmp/eq 12, v000001a7a64f2680_0, L_000001a7a6520868;
L_000001a7a64ff410 .cmp/eq 12, v000001a7a64f2680_0, L_000001a7a65208b0;
L_000001a7a64fd250 .cmp/eq 12, v000001a7a64f2680_0, L_000001a7a65208f8;
L_000001a7a64ff0f0 .cmp/eq 12, v000001a7a64f2680_0, L_000001a7a6520940;
L_000001a7a64fe790 .cmp/eq 12, v000001a7a64f2680_0, L_000001a7a6520988;
L_000001a7a64ff690 .cmp/eq 12, v000001a7a64f2680_0, L_000001a7a65209d0;
L_000001a7a64fe8d0 .cmp/eq 12, v000001a7a64f2680_0, L_000001a7a6520a18;
L_000001a7a64fd2f0 .cmp/eq 12, v000001a7a64f2680_0, L_000001a7a6520a60;
L_000001a7a64fec90 .cmp/eq 12, v000001a7a64f2680_0, L_000001a7a6520aa8;
L_000001a7a64fedd0 .cmp/eq 12, v000001a7a64f2680_0, L_000001a7a6520af0;
L_000001a7a64fefb0 .cmp/eq 12, v000001a7a64f2680_0, L_000001a7a6520b38;
L_000001a7a64fded0 .cmp/eq 12, v000001a7a64f2680_0, L_000001a7a6520b80;
L_000001a7a64fdf70 .reduce/nor L_000001a7a65069d0;
L_000001a7a64ff050 .cmp/eq 12, v000001a7a64f2680_0, L_000001a7a6520bc8;
L_000001a7a64fd390 .cmp/eq 12, v000001a7a64f2680_0, L_000001a7a6520c10;
S_000001a7a64d06f0 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000001a7a64d0880;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000001a7a64e9f60 .param/l "add" 0 9 6, C4<000000100000>;
P_000001a7a64e9f98 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001a7a64e9fd0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001a7a64ea008 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001a7a64ea040 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001a7a64ea078 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001a7a64ea0b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001a7a64ea0e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001a7a64ea120 .param/l "j" 0 9 19, C4<000010000000>;
P_000001a7a64ea158 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001a7a64ea190 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001a7a64ea1c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001a7a64ea200 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001a7a64ea238 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001a7a64ea270 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001a7a64ea2a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001a7a64ea2e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001a7a64ea318 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001a7a64ea350 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001a7a64ea388 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001a7a64ea3c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001a7a64ea3f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001a7a64ea430 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001a7a64ea468 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001a7a64ea4a0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001a7a64ddad0_0 .var "Immed", 31 0;
v000001a7a64db410_0 .net "Inst", 31 0, v000001a7a64d6910_0;  alias, 1 drivers
v000001a7a64db9b0_0 .net "opcode", 11 0, v000001a7a64f2680_0;  alias, 1 drivers
E_000001a7a64598c0 .event anyedge, v000001a7a64d19a0_0, v000001a7a64db410_0;
S_000001a7a64cf8e0 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000001a7a64d0880;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000001a7a64de070_0 .var "Read_data1", 31 0;
v000001a7a64de110_0 .var "Read_data2", 31 0;
v000001a7a64dddf0_0 .net "Read_reg1", 4 0, v000001a7a64f24a0_0;  alias, 1 drivers
v000001a7a64dde90_0 .net "Read_reg2", 4 0, v000001a7a64f2360_0;  alias, 1 drivers
v000001a7a64de1b0_0 .net "Write_data", 31 0, L_000001a7a656bc40;  alias, 1 drivers
v000001a7a64ddfd0_0 .net "Write_en", 0 0, v000001a7a64eebc0_0;  alias, 1 drivers
v000001a7a64de250_0 .net "Write_reg", 4 0, v000001a7a64ed540_0;  alias, 1 drivers
v000001a7a64ddcb0_0 .net "clk", 0 0, L_000001a7a6440880;  alias, 1 drivers
v000001a7a64ddc10_0 .var/i "i", 31 0;
v000001a7a64ddf30 .array "reg_file", 0 31, 31 0;
v000001a7a64ddd50_0 .net "rst", 0 0, v000001a7a6502250_0;  alias, 1 drivers
E_000001a7a6458c40 .event posedge, v000001a7a64d9570_0;
S_000001a7a64d0ba0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000001a7a64cf8e0;
 .timescale 0 0;
v000001a7a64de2f0_0 .var/i "i", 31 0;
S_000001a7a64d0240 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000001a7a647cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000001a7a64ea4e0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001a7a64ea518 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001a7a64ea550 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001a7a64ea588 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001a7a64ea5c0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001a7a64ea5f8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001a7a64ea630 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001a7a64ea668 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001a7a64ea6a0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001a7a64ea6d8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001a7a64ea710 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001a7a64ea748 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001a7a64ea780 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001a7a64ea7b8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001a7a64ea7f0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001a7a64ea828 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001a7a64ea860 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001a7a64ea898 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001a7a64ea8d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001a7a64ea908 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001a7a64ea940 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001a7a64ea978 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001a7a64ea9b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001a7a64ea9e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001a7a64eaa20 .param/l "xori" 0 9 12, C4<001110000000>;
v000001a7a64d6910_0 .var "ID_INST", 31 0;
v000001a7a64d6a50_0 .var "ID_PC", 31 0;
v000001a7a64f2680_0 .var "ID_opcode", 11 0;
v000001a7a64f2900_0 .var "ID_rd_ind", 4 0;
v000001a7a64f24a0_0 .var "ID_rs1_ind", 4 0;
v000001a7a64f2360_0 .var "ID_rs2_ind", 4 0;
v000001a7a64f2720_0 .net "IF_FLUSH", 0 0, v000001a7a64dc6d0_0;  alias, 1 drivers
v000001a7a64f2400_0 .net "IF_INST", 31 0, L_000001a7a6505d90;  alias, 1 drivers
v000001a7a64f27c0_0 .net "IF_PC", 31 0, v000001a7a64eb2e0_0;  alias, 1 drivers
v000001a7a64f25e0_0 .net "clk", 0 0, L_000001a7a6506420;  1 drivers
v000001a7a64f2540_0 .net "if_id_Write", 0 0, v000001a7a64db550_0;  alias, 1 drivers
v000001a7a64f2860_0 .net "rst", 0 0, v000001a7a6502250_0;  alias, 1 drivers
E_000001a7a6458f80 .event posedge, v000001a7a64c3920_0, v000001a7a64f25e0_0;
S_000001a7a64d00b0 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000001a7a647cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000001a7a64edf40_0 .net "EX1_PFC", 31 0, L_000001a7a6501a30;  alias, 1 drivers
v000001a7a64eeda0_0 .net "EX2_PFC", 31 0, v000001a7a64d4600_0;  alias, 1 drivers
v000001a7a64ef480_0 .net "ID_PFC", 31 0, L_000001a7a64ff550;  alias, 1 drivers
v000001a7a64ee4e0_0 .net "PC_src", 2 0, L_000001a7a64fe830;  alias, 1 drivers
v000001a7a64ee120_0 .net "PC_write", 0 0, v000001a7a64dbc30_0;  alias, 1 drivers
L_000001a7a6520088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001a7a64ed900_0 .net/2u *"_ivl_0", 31 0, L_000001a7a6520088;  1 drivers
v000001a7a64eed00_0 .net "clk", 0 0, L_000001a7a6440880;  alias, 1 drivers
v000001a7a64ed360_0 .net "inst", 31 0, L_000001a7a6505d90;  alias, 1 drivers
v000001a7a64efa20_0 .net "inst_mem_in", 31 0, v000001a7a64eb2e0_0;  alias, 1 drivers
v000001a7a64ee3a0_0 .net "pc_reg_in", 31 0, L_000001a7a6505150;  1 drivers
v000001a7a64ee080_0 .net "rst", 0 0, v000001a7a6502250_0;  alias, 1 drivers
L_000001a7a64fee70 .arith/sum 32, v000001a7a64eb2e0_0, L_000001a7a6520088;
S_000001a7a64d0a10 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000001a7a64d00b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000001a7a6505d90 .functor BUFZ 32, L_000001a7a64fe330, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a7a64f22c0_0 .net "Data_Out", 31 0, L_000001a7a6505d90;  alias, 1 drivers
v000001a7a64ecbe0 .array "InstMem", 0 1023, 31 0;
v000001a7a64ec320_0 .net *"_ivl_0", 31 0, L_000001a7a64fe330;  1 drivers
v000001a7a64ec5a0_0 .net *"_ivl_3", 9 0, L_000001a7a64ff730;  1 drivers
v000001a7a64eb240_0 .net *"_ivl_4", 11 0, L_000001a7a64fd930;  1 drivers
L_000001a7a65201a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001a7a64ed220_0 .net *"_ivl_7", 1 0, L_000001a7a65201a8;  1 drivers
v000001a7a64ec3c0_0 .net "addr", 31 0, v000001a7a64eb2e0_0;  alias, 1 drivers
v000001a7a64eb740_0 .net "clk", 0 0, L_000001a7a6440880;  alias, 1 drivers
v000001a7a64ec460_0 .var/i "i", 31 0;
L_000001a7a64fe330 .array/port v000001a7a64ecbe0, L_000001a7a64fd930;
L_000001a7a64ff730 .part v000001a7a64eb2e0_0, 0, 10;
L_000001a7a64fd930 .concat [ 10 2 0 0], L_000001a7a64ff730, L_000001a7a65201a8;
S_000001a7a64d0d30 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000001a7a64d00b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000001a7a6458a40 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000001a7a64eb6a0_0 .net "DataIn", 31 0, L_000001a7a6505150;  alias, 1 drivers
v000001a7a64eb2e0_0 .var "DataOut", 31 0;
v000001a7a64ec640_0 .net "PC_Write", 0 0, v000001a7a64dbc30_0;  alias, 1 drivers
v000001a7a64ebba0_0 .net "clk", 0 0, L_000001a7a6440880;  alias, 1 drivers
v000001a7a64ecf00_0 .net "rst", 0 0, v000001a7a6502250_0;  alias, 1 drivers
S_000001a7a64d0ec0 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000001a7a64d00b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000001a7a6458a80 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000001a7a6441d80 .functor NOT 1, L_000001a7a6504a50, C4<0>, C4<0>, C4<0>;
L_000001a7a6440dc0 .functor NOT 1, L_000001a7a6504af0, C4<0>, C4<0>, C4<0>;
L_000001a7a6440f80 .functor AND 1, L_000001a7a6441d80, L_000001a7a6440dc0, C4<1>, C4<1>;
L_000001a7a6441060 .functor NOT 1, L_000001a7a6504b90, C4<0>, C4<0>, C4<0>;
L_000001a7a63dca90 .functor AND 1, L_000001a7a6440f80, L_000001a7a6441060, C4<1>, C4<1>;
L_000001a7a63dcef0 .functor AND 32, L_000001a7a65049b0, L_000001a7a64fee70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a7a63dd0b0 .functor NOT 1, L_000001a7a6504cd0, C4<0>, C4<0>, C4<0>;
L_000001a7a63dc2b0 .functor NOT 1, L_000001a7a6504c30, C4<0>, C4<0>, C4<0>;
L_000001a7a6506dc0 .functor AND 1, L_000001a7a63dd0b0, L_000001a7a63dc2b0, C4<1>, C4<1>;
L_000001a7a6506ce0 .functor AND 1, L_000001a7a6506dc0, L_000001a7a6504d70, C4<1>, C4<1>;
L_000001a7a6506e30 .functor AND 32, L_000001a7a6504f50, L_000001a7a64ff550, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a7a6506d50 .functor OR 32, L_000001a7a63dcef0, L_000001a7a6506e30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001a7a6506f80 .functor NOT 1, L_000001a7a6504e10, C4<0>, C4<0>, C4<0>;
L_000001a7a6506ea0 .functor AND 1, L_000001a7a6506f80, L_000001a7a6504910, C4<1>, C4<1>;
L_000001a7a6506f10 .functor NOT 1, L_000001a7a64fda70, C4<0>, C4<0>, C4<0>;
L_000001a7a6506c70 .functor AND 1, L_000001a7a6506ea0, L_000001a7a6506f10, C4<1>, C4<1>;
L_000001a7a6505b60 .functor AND 32, L_000001a7a64fd7f0, v000001a7a64eb2e0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a7a6506b90 .functor OR 32, L_000001a7a6506d50, L_000001a7a6505b60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001a7a6505ee0 .functor NOT 1, L_000001a7a64fe650, C4<0>, C4<0>, C4<0>;
L_000001a7a65067a0 .functor AND 1, L_000001a7a6505ee0, L_000001a7a64fd890, C4<1>, C4<1>;
L_000001a7a6506180 .functor AND 1, L_000001a7a65067a0, L_000001a7a64fef10, C4<1>, C4<1>;
L_000001a7a6506570 .functor AND 32, L_000001a7a64fd430, L_000001a7a6501a30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a7a6505930 .functor OR 32, L_000001a7a6506b90, L_000001a7a6506570, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001a7a6506260 .functor NOT 1, L_000001a7a64ff190, C4<0>, C4<0>, C4<0>;
L_000001a7a65060a0 .functor AND 1, L_000001a7a64fe5b0, L_000001a7a6506260, C4<1>, C4<1>;
L_000001a7a65055b0 .functor NOT 1, L_000001a7a64fe290, C4<0>, C4<0>, C4<0>;
L_000001a7a6506340 .functor AND 1, L_000001a7a65060a0, L_000001a7a65055b0, C4<1>, C4<1>;
L_000001a7a6505bd0 .functor AND 32, L_000001a7a64fe510, v000001a7a64d4600_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a7a6505150 .functor OR 32, L_000001a7a6505930, L_000001a7a6505bd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a7a64ecd20_0 .net *"_ivl_1", 0 0, L_000001a7a6504a50;  1 drivers
v000001a7a64ec8c0_0 .net *"_ivl_11", 0 0, L_000001a7a6504b90;  1 drivers
v000001a7a64eb420_0 .net *"_ivl_12", 0 0, L_000001a7a6441060;  1 drivers
v000001a7a64ec0a0_0 .net *"_ivl_14", 0 0, L_000001a7a63dca90;  1 drivers
v000001a7a64eb100_0 .net *"_ivl_16", 31 0, L_000001a7a65049b0;  1 drivers
v000001a7a64eb380_0 .net *"_ivl_18", 31 0, L_000001a7a63dcef0;  1 drivers
v000001a7a64ec500_0 .net *"_ivl_2", 0 0, L_000001a7a6441d80;  1 drivers
v000001a7a64ebec0_0 .net *"_ivl_21", 0 0, L_000001a7a6504cd0;  1 drivers
v000001a7a64eb1a0_0 .net *"_ivl_22", 0 0, L_000001a7a63dd0b0;  1 drivers
v000001a7a64eb4c0_0 .net *"_ivl_25", 0 0, L_000001a7a6504c30;  1 drivers
v000001a7a64ebc40_0 .net *"_ivl_26", 0 0, L_000001a7a63dc2b0;  1 drivers
v000001a7a64ed180_0 .net *"_ivl_28", 0 0, L_000001a7a6506dc0;  1 drivers
v000001a7a64ec960_0 .net *"_ivl_31", 0 0, L_000001a7a6504d70;  1 drivers
v000001a7a64ec6e0_0 .net *"_ivl_32", 0 0, L_000001a7a6506ce0;  1 drivers
v000001a7a64ec1e0_0 .net *"_ivl_34", 31 0, L_000001a7a6504f50;  1 drivers
v000001a7a64ebd80_0 .net *"_ivl_36", 31 0, L_000001a7a6506e30;  1 drivers
v000001a7a64eb560_0 .net *"_ivl_38", 31 0, L_000001a7a6506d50;  1 drivers
v000001a7a64ead40_0 .net *"_ivl_41", 0 0, L_000001a7a6504e10;  1 drivers
v000001a7a64ec280_0 .net *"_ivl_42", 0 0, L_000001a7a6506f80;  1 drivers
v000001a7a64eb600_0 .net *"_ivl_45", 0 0, L_000001a7a6504910;  1 drivers
v000001a7a64ec780_0 .net *"_ivl_46", 0 0, L_000001a7a6506ea0;  1 drivers
v000001a7a64ec000_0 .net *"_ivl_49", 0 0, L_000001a7a64fda70;  1 drivers
v000001a7a64eb9c0_0 .net *"_ivl_5", 0 0, L_000001a7a6504af0;  1 drivers
v000001a7a64ecc80_0 .net *"_ivl_50", 0 0, L_000001a7a6506f10;  1 drivers
v000001a7a64ebce0_0 .net *"_ivl_52", 0 0, L_000001a7a6506c70;  1 drivers
v000001a7a64eb7e0_0 .net *"_ivl_54", 31 0, L_000001a7a64fd7f0;  1 drivers
v000001a7a64eca00_0 .net *"_ivl_56", 31 0, L_000001a7a6505b60;  1 drivers
v000001a7a64ec820_0 .net *"_ivl_58", 31 0, L_000001a7a6506b90;  1 drivers
v000001a7a64ecaa0_0 .net *"_ivl_6", 0 0, L_000001a7a6440dc0;  1 drivers
v000001a7a64eafc0_0 .net *"_ivl_61", 0 0, L_000001a7a64fe650;  1 drivers
v000001a7a64ecb40_0 .net *"_ivl_62", 0 0, L_000001a7a6505ee0;  1 drivers
v000001a7a64eb880_0 .net *"_ivl_65", 0 0, L_000001a7a64fd890;  1 drivers
v000001a7a64ecdc0_0 .net *"_ivl_66", 0 0, L_000001a7a65067a0;  1 drivers
v000001a7a64eba60_0 .net *"_ivl_69", 0 0, L_000001a7a64fef10;  1 drivers
v000001a7a64ebe20_0 .net *"_ivl_70", 0 0, L_000001a7a6506180;  1 drivers
v000001a7a64ece60_0 .net *"_ivl_72", 31 0, L_000001a7a64fd430;  1 drivers
v000001a7a64eb920_0 .net *"_ivl_74", 31 0, L_000001a7a6506570;  1 drivers
v000001a7a64ecfa0_0 .net *"_ivl_76", 31 0, L_000001a7a6505930;  1 drivers
v000001a7a64ed040_0 .net *"_ivl_79", 0 0, L_000001a7a64fe5b0;  1 drivers
v000001a7a64ed0e0_0 .net *"_ivl_8", 0 0, L_000001a7a6440f80;  1 drivers
v000001a7a64ebb00_0 .net *"_ivl_81", 0 0, L_000001a7a64ff190;  1 drivers
v000001a7a64eaac0_0 .net *"_ivl_82", 0 0, L_000001a7a6506260;  1 drivers
v000001a7a64ebf60_0 .net *"_ivl_84", 0 0, L_000001a7a65060a0;  1 drivers
v000001a7a64eab60_0 .net *"_ivl_87", 0 0, L_000001a7a64fe290;  1 drivers
v000001a7a64ec140_0 .net *"_ivl_88", 0 0, L_000001a7a65055b0;  1 drivers
v000001a7a64eac00_0 .net *"_ivl_90", 0 0, L_000001a7a6506340;  1 drivers
v000001a7a64eaca0_0 .net *"_ivl_92", 31 0, L_000001a7a64fe510;  1 drivers
v000001a7a64eade0_0 .net *"_ivl_94", 31 0, L_000001a7a6505bd0;  1 drivers
v000001a7a64eae80_0 .net "ina", 31 0, L_000001a7a64fee70;  1 drivers
v000001a7a64eaf20_0 .net "inb", 31 0, L_000001a7a64ff550;  alias, 1 drivers
v000001a7a64eb060_0 .net "inc", 31 0, v000001a7a64eb2e0_0;  alias, 1 drivers
v000001a7a64ee260_0 .net "ind", 31 0, L_000001a7a6501a30;  alias, 1 drivers
v000001a7a64eef80_0 .net "ine", 31 0, v000001a7a64d4600_0;  alias, 1 drivers
L_000001a7a65200d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a7a64ee300_0 .net "inf", 31 0, L_000001a7a65200d0;  1 drivers
L_000001a7a6520118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a7a64edfe0_0 .net "ing", 31 0, L_000001a7a6520118;  1 drivers
L_000001a7a6520160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a7a64ee6c0_0 .net "inh", 31 0, L_000001a7a6520160;  1 drivers
v000001a7a64eec60_0 .net "out", 31 0, L_000001a7a6505150;  alias, 1 drivers
v000001a7a64ee800_0 .net "sel", 2 0, L_000001a7a64fe830;  alias, 1 drivers
L_000001a7a6504a50 .part L_000001a7a64fe830, 2, 1;
L_000001a7a6504af0 .part L_000001a7a64fe830, 1, 1;
L_000001a7a6504b90 .part L_000001a7a64fe830, 0, 1;
LS_000001a7a65049b0_0_0 .concat [ 1 1 1 1], L_000001a7a63dca90, L_000001a7a63dca90, L_000001a7a63dca90, L_000001a7a63dca90;
LS_000001a7a65049b0_0_4 .concat [ 1 1 1 1], L_000001a7a63dca90, L_000001a7a63dca90, L_000001a7a63dca90, L_000001a7a63dca90;
LS_000001a7a65049b0_0_8 .concat [ 1 1 1 1], L_000001a7a63dca90, L_000001a7a63dca90, L_000001a7a63dca90, L_000001a7a63dca90;
LS_000001a7a65049b0_0_12 .concat [ 1 1 1 1], L_000001a7a63dca90, L_000001a7a63dca90, L_000001a7a63dca90, L_000001a7a63dca90;
LS_000001a7a65049b0_0_16 .concat [ 1 1 1 1], L_000001a7a63dca90, L_000001a7a63dca90, L_000001a7a63dca90, L_000001a7a63dca90;
LS_000001a7a65049b0_0_20 .concat [ 1 1 1 1], L_000001a7a63dca90, L_000001a7a63dca90, L_000001a7a63dca90, L_000001a7a63dca90;
LS_000001a7a65049b0_0_24 .concat [ 1 1 1 1], L_000001a7a63dca90, L_000001a7a63dca90, L_000001a7a63dca90, L_000001a7a63dca90;
LS_000001a7a65049b0_0_28 .concat [ 1 1 1 1], L_000001a7a63dca90, L_000001a7a63dca90, L_000001a7a63dca90, L_000001a7a63dca90;
LS_000001a7a65049b0_1_0 .concat [ 4 4 4 4], LS_000001a7a65049b0_0_0, LS_000001a7a65049b0_0_4, LS_000001a7a65049b0_0_8, LS_000001a7a65049b0_0_12;
LS_000001a7a65049b0_1_4 .concat [ 4 4 4 4], LS_000001a7a65049b0_0_16, LS_000001a7a65049b0_0_20, LS_000001a7a65049b0_0_24, LS_000001a7a65049b0_0_28;
L_000001a7a65049b0 .concat [ 16 16 0 0], LS_000001a7a65049b0_1_0, LS_000001a7a65049b0_1_4;
L_000001a7a6504cd0 .part L_000001a7a64fe830, 2, 1;
L_000001a7a6504c30 .part L_000001a7a64fe830, 1, 1;
L_000001a7a6504d70 .part L_000001a7a64fe830, 0, 1;
LS_000001a7a6504f50_0_0 .concat [ 1 1 1 1], L_000001a7a6506ce0, L_000001a7a6506ce0, L_000001a7a6506ce0, L_000001a7a6506ce0;
LS_000001a7a6504f50_0_4 .concat [ 1 1 1 1], L_000001a7a6506ce0, L_000001a7a6506ce0, L_000001a7a6506ce0, L_000001a7a6506ce0;
LS_000001a7a6504f50_0_8 .concat [ 1 1 1 1], L_000001a7a6506ce0, L_000001a7a6506ce0, L_000001a7a6506ce0, L_000001a7a6506ce0;
LS_000001a7a6504f50_0_12 .concat [ 1 1 1 1], L_000001a7a6506ce0, L_000001a7a6506ce0, L_000001a7a6506ce0, L_000001a7a6506ce0;
LS_000001a7a6504f50_0_16 .concat [ 1 1 1 1], L_000001a7a6506ce0, L_000001a7a6506ce0, L_000001a7a6506ce0, L_000001a7a6506ce0;
LS_000001a7a6504f50_0_20 .concat [ 1 1 1 1], L_000001a7a6506ce0, L_000001a7a6506ce0, L_000001a7a6506ce0, L_000001a7a6506ce0;
LS_000001a7a6504f50_0_24 .concat [ 1 1 1 1], L_000001a7a6506ce0, L_000001a7a6506ce0, L_000001a7a6506ce0, L_000001a7a6506ce0;
LS_000001a7a6504f50_0_28 .concat [ 1 1 1 1], L_000001a7a6506ce0, L_000001a7a6506ce0, L_000001a7a6506ce0, L_000001a7a6506ce0;
LS_000001a7a6504f50_1_0 .concat [ 4 4 4 4], LS_000001a7a6504f50_0_0, LS_000001a7a6504f50_0_4, LS_000001a7a6504f50_0_8, LS_000001a7a6504f50_0_12;
LS_000001a7a6504f50_1_4 .concat [ 4 4 4 4], LS_000001a7a6504f50_0_16, LS_000001a7a6504f50_0_20, LS_000001a7a6504f50_0_24, LS_000001a7a6504f50_0_28;
L_000001a7a6504f50 .concat [ 16 16 0 0], LS_000001a7a6504f50_1_0, LS_000001a7a6504f50_1_4;
L_000001a7a6504e10 .part L_000001a7a64fe830, 2, 1;
L_000001a7a6504910 .part L_000001a7a64fe830, 1, 1;
L_000001a7a64fda70 .part L_000001a7a64fe830, 0, 1;
LS_000001a7a64fd7f0_0_0 .concat [ 1 1 1 1], L_000001a7a6506c70, L_000001a7a6506c70, L_000001a7a6506c70, L_000001a7a6506c70;
LS_000001a7a64fd7f0_0_4 .concat [ 1 1 1 1], L_000001a7a6506c70, L_000001a7a6506c70, L_000001a7a6506c70, L_000001a7a6506c70;
LS_000001a7a64fd7f0_0_8 .concat [ 1 1 1 1], L_000001a7a6506c70, L_000001a7a6506c70, L_000001a7a6506c70, L_000001a7a6506c70;
LS_000001a7a64fd7f0_0_12 .concat [ 1 1 1 1], L_000001a7a6506c70, L_000001a7a6506c70, L_000001a7a6506c70, L_000001a7a6506c70;
LS_000001a7a64fd7f0_0_16 .concat [ 1 1 1 1], L_000001a7a6506c70, L_000001a7a6506c70, L_000001a7a6506c70, L_000001a7a6506c70;
LS_000001a7a64fd7f0_0_20 .concat [ 1 1 1 1], L_000001a7a6506c70, L_000001a7a6506c70, L_000001a7a6506c70, L_000001a7a6506c70;
LS_000001a7a64fd7f0_0_24 .concat [ 1 1 1 1], L_000001a7a6506c70, L_000001a7a6506c70, L_000001a7a6506c70, L_000001a7a6506c70;
LS_000001a7a64fd7f0_0_28 .concat [ 1 1 1 1], L_000001a7a6506c70, L_000001a7a6506c70, L_000001a7a6506c70, L_000001a7a6506c70;
LS_000001a7a64fd7f0_1_0 .concat [ 4 4 4 4], LS_000001a7a64fd7f0_0_0, LS_000001a7a64fd7f0_0_4, LS_000001a7a64fd7f0_0_8, LS_000001a7a64fd7f0_0_12;
LS_000001a7a64fd7f0_1_4 .concat [ 4 4 4 4], LS_000001a7a64fd7f0_0_16, LS_000001a7a64fd7f0_0_20, LS_000001a7a64fd7f0_0_24, LS_000001a7a64fd7f0_0_28;
L_000001a7a64fd7f0 .concat [ 16 16 0 0], LS_000001a7a64fd7f0_1_0, LS_000001a7a64fd7f0_1_4;
L_000001a7a64fe650 .part L_000001a7a64fe830, 2, 1;
L_000001a7a64fd890 .part L_000001a7a64fe830, 1, 1;
L_000001a7a64fef10 .part L_000001a7a64fe830, 0, 1;
LS_000001a7a64fd430_0_0 .concat [ 1 1 1 1], L_000001a7a6506180, L_000001a7a6506180, L_000001a7a6506180, L_000001a7a6506180;
LS_000001a7a64fd430_0_4 .concat [ 1 1 1 1], L_000001a7a6506180, L_000001a7a6506180, L_000001a7a6506180, L_000001a7a6506180;
LS_000001a7a64fd430_0_8 .concat [ 1 1 1 1], L_000001a7a6506180, L_000001a7a6506180, L_000001a7a6506180, L_000001a7a6506180;
LS_000001a7a64fd430_0_12 .concat [ 1 1 1 1], L_000001a7a6506180, L_000001a7a6506180, L_000001a7a6506180, L_000001a7a6506180;
LS_000001a7a64fd430_0_16 .concat [ 1 1 1 1], L_000001a7a6506180, L_000001a7a6506180, L_000001a7a6506180, L_000001a7a6506180;
LS_000001a7a64fd430_0_20 .concat [ 1 1 1 1], L_000001a7a6506180, L_000001a7a6506180, L_000001a7a6506180, L_000001a7a6506180;
LS_000001a7a64fd430_0_24 .concat [ 1 1 1 1], L_000001a7a6506180, L_000001a7a6506180, L_000001a7a6506180, L_000001a7a6506180;
LS_000001a7a64fd430_0_28 .concat [ 1 1 1 1], L_000001a7a6506180, L_000001a7a6506180, L_000001a7a6506180, L_000001a7a6506180;
LS_000001a7a64fd430_1_0 .concat [ 4 4 4 4], LS_000001a7a64fd430_0_0, LS_000001a7a64fd430_0_4, LS_000001a7a64fd430_0_8, LS_000001a7a64fd430_0_12;
LS_000001a7a64fd430_1_4 .concat [ 4 4 4 4], LS_000001a7a64fd430_0_16, LS_000001a7a64fd430_0_20, LS_000001a7a64fd430_0_24, LS_000001a7a64fd430_0_28;
L_000001a7a64fd430 .concat [ 16 16 0 0], LS_000001a7a64fd430_1_0, LS_000001a7a64fd430_1_4;
L_000001a7a64fe5b0 .part L_000001a7a64fe830, 2, 1;
L_000001a7a64ff190 .part L_000001a7a64fe830, 1, 1;
L_000001a7a64fe290 .part L_000001a7a64fe830, 0, 1;
LS_000001a7a64fe510_0_0 .concat [ 1 1 1 1], L_000001a7a6506340, L_000001a7a6506340, L_000001a7a6506340, L_000001a7a6506340;
LS_000001a7a64fe510_0_4 .concat [ 1 1 1 1], L_000001a7a6506340, L_000001a7a6506340, L_000001a7a6506340, L_000001a7a6506340;
LS_000001a7a64fe510_0_8 .concat [ 1 1 1 1], L_000001a7a6506340, L_000001a7a6506340, L_000001a7a6506340, L_000001a7a6506340;
LS_000001a7a64fe510_0_12 .concat [ 1 1 1 1], L_000001a7a6506340, L_000001a7a6506340, L_000001a7a6506340, L_000001a7a6506340;
LS_000001a7a64fe510_0_16 .concat [ 1 1 1 1], L_000001a7a6506340, L_000001a7a6506340, L_000001a7a6506340, L_000001a7a6506340;
LS_000001a7a64fe510_0_20 .concat [ 1 1 1 1], L_000001a7a6506340, L_000001a7a6506340, L_000001a7a6506340, L_000001a7a6506340;
LS_000001a7a64fe510_0_24 .concat [ 1 1 1 1], L_000001a7a6506340, L_000001a7a6506340, L_000001a7a6506340, L_000001a7a6506340;
LS_000001a7a64fe510_0_28 .concat [ 1 1 1 1], L_000001a7a6506340, L_000001a7a6506340, L_000001a7a6506340, L_000001a7a6506340;
LS_000001a7a64fe510_1_0 .concat [ 4 4 4 4], LS_000001a7a64fe510_0_0, LS_000001a7a64fe510_0_4, LS_000001a7a64fe510_0_8, LS_000001a7a64fe510_0_12;
LS_000001a7a64fe510_1_4 .concat [ 4 4 4 4], LS_000001a7a64fe510_0_16, LS_000001a7a64fe510_0_20, LS_000001a7a64fe510_0_24, LS_000001a7a64fe510_0_28;
L_000001a7a64fe510 .concat [ 16 16 0 0], LS_000001a7a64fe510_1_0, LS_000001a7a64fe510_1_4;
S_000001a7a64cfa70 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_000001a7a647cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000001a7a64edae0_0 .net "Write_Data", 31 0, v000001a7a64c2520_0;  alias, 1 drivers
v000001a7a64ee620_0 .net "addr", 31 0, v000001a7a64c31a0_0;  alias, 1 drivers
v000001a7a64ee8a0_0 .net "clk", 0 0, L_000001a7a6440880;  alias, 1 drivers
v000001a7a64edcc0_0 .net "mem_out", 31 0, v000001a7a64edea0_0;  alias, 1 drivers
v000001a7a64ef0c0_0 .net "mem_read", 0 0, v000001a7a64c3060_0;  alias, 1 drivers
v000001a7a64ed860_0 .net "mem_write", 0 0, v000001a7a64c3100_0;  alias, 1 drivers
S_000001a7a64d11e0 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000001a7a64cfa70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000001a7a64ef160 .array "DataMem", 1023 0, 31 0;
v000001a7a64eda40_0 .net "Data_In", 31 0, v000001a7a64c2520_0;  alias, 1 drivers
v000001a7a64edea0_0 .var "Data_Out", 31 0;
v000001a7a64ee1c0_0 .net "Write_en", 0 0, v000001a7a64c3100_0;  alias, 1 drivers
v000001a7a64ef020_0 .net "addr", 31 0, v000001a7a64c31a0_0;  alias, 1 drivers
v000001a7a64ee440_0 .net "clk", 0 0, L_000001a7a6440880;  alias, 1 drivers
v000001a7a64ee580_0 .var/i "i", 31 0;
S_000001a7a64d1500 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_000001a7a647cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000001a7a64f4a80 .param/l "add" 0 9 6, C4<000000100000>;
P_000001a7a64f4ab8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001a7a64f4af0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001a7a64f4b28 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001a7a64f4b60 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001a7a64f4b98 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001a7a64f4bd0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001a7a64f4c08 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001a7a64f4c40 .param/l "j" 0 9 19, C4<000010000000>;
P_000001a7a64f4c78 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001a7a64f4cb0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001a7a64f4ce8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001a7a64f4d20 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001a7a64f4d58 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001a7a64f4d90 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001a7a64f4dc8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001a7a64f4e00 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001a7a64f4e38 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001a7a64f4e70 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001a7a64f4ea8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001a7a64f4ee0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001a7a64f4f18 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001a7a64f4f50 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001a7a64f4f88 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001a7a64f4fc0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001a7a64ed9a0_0 .net "MEM_ALU_OUT", 31 0, v000001a7a64c31a0_0;  alias, 1 drivers
v000001a7a64ee760_0 .net "MEM_Data_mem_out", 31 0, v000001a7a64edea0_0;  alias, 1 drivers
v000001a7a64ee940_0 .net "MEM_memread", 0 0, v000001a7a64c3060_0;  alias, 1 drivers
v000001a7a64ef980_0 .net "MEM_opcode", 11 0, v000001a7a64c25c0_0;  alias, 1 drivers
v000001a7a64ef200_0 .net "MEM_rd_ind", 4 0, v000001a7a64c2f20_0;  alias, 1 drivers
v000001a7a64ee9e0_0 .net "MEM_rd_indzero", 0 0, v000001a7a64c2160_0;  alias, 1 drivers
v000001a7a64eea80_0 .net "MEM_regwrite", 0 0, v000001a7a64c2980_0;  alias, 1 drivers
v000001a7a64ed2c0_0 .var "WB_ALU_OUT", 31 0;
v000001a7a64edb80_0 .var "WB_Data_mem_out", 31 0;
v000001a7a64ed720_0 .var "WB_memread", 0 0;
v000001a7a64ed540_0 .var "WB_rd_ind", 4 0;
v000001a7a64eeb20_0 .var "WB_rd_indzero", 0 0;
v000001a7a64eebc0_0 .var "WB_regwrite", 0 0;
v000001a7a64eee40_0 .net "clk", 0 0, L_000001a7a656bb60;  1 drivers
v000001a7a64eeee0_0 .var "hlt", 0 0;
v000001a7a64ef2a0_0 .net "rst", 0 0, v000001a7a6502250_0;  alias, 1 drivers
E_000001a7a6459200 .event posedge, v000001a7a64c3920_0, v000001a7a64eee40_0;
S_000001a7a64d1690 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_000001a7a647cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000001a7a656be00 .functor AND 32, v000001a7a64edb80_0, L_000001a7a65728b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a7a656bd20 .functor NOT 1, v000001a7a64ed720_0, C4<0>, C4<0>, C4<0>;
L_000001a7a656bbd0 .functor AND 32, v000001a7a64ed2c0_0, L_000001a7a6572590, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a7a656bc40 .functor OR 32, L_000001a7a656be00, L_000001a7a656bbd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a7a64ef340_0 .net "Write_Data_RegFile", 31 0, L_000001a7a656bc40;  alias, 1 drivers
v000001a7a64edc20_0 .net *"_ivl_0", 31 0, L_000001a7a65728b0;  1 drivers
v000001a7a64edd60_0 .net *"_ivl_2", 31 0, L_000001a7a656be00;  1 drivers
v000001a7a64ef3e0_0 .net *"_ivl_4", 0 0, L_000001a7a656bd20;  1 drivers
v000001a7a64ede00_0 .net *"_ivl_6", 31 0, L_000001a7a6572590;  1 drivers
v000001a7a64ef520_0 .net *"_ivl_8", 31 0, L_000001a7a656bbd0;  1 drivers
v000001a7a64ef5c0_0 .net "alu_out", 31 0, v000001a7a64ed2c0_0;  alias, 1 drivers
v000001a7a64ef660_0 .net "mem_out", 31 0, v000001a7a64edb80_0;  alias, 1 drivers
v000001a7a64ef700_0 .net "mem_read", 0 0, v000001a7a64ed720_0;  alias, 1 drivers
LS_000001a7a65728b0_0_0 .concat [ 1 1 1 1], v000001a7a64ed720_0, v000001a7a64ed720_0, v000001a7a64ed720_0, v000001a7a64ed720_0;
LS_000001a7a65728b0_0_4 .concat [ 1 1 1 1], v000001a7a64ed720_0, v000001a7a64ed720_0, v000001a7a64ed720_0, v000001a7a64ed720_0;
LS_000001a7a65728b0_0_8 .concat [ 1 1 1 1], v000001a7a64ed720_0, v000001a7a64ed720_0, v000001a7a64ed720_0, v000001a7a64ed720_0;
LS_000001a7a65728b0_0_12 .concat [ 1 1 1 1], v000001a7a64ed720_0, v000001a7a64ed720_0, v000001a7a64ed720_0, v000001a7a64ed720_0;
LS_000001a7a65728b0_0_16 .concat [ 1 1 1 1], v000001a7a64ed720_0, v000001a7a64ed720_0, v000001a7a64ed720_0, v000001a7a64ed720_0;
LS_000001a7a65728b0_0_20 .concat [ 1 1 1 1], v000001a7a64ed720_0, v000001a7a64ed720_0, v000001a7a64ed720_0, v000001a7a64ed720_0;
LS_000001a7a65728b0_0_24 .concat [ 1 1 1 1], v000001a7a64ed720_0, v000001a7a64ed720_0, v000001a7a64ed720_0, v000001a7a64ed720_0;
LS_000001a7a65728b0_0_28 .concat [ 1 1 1 1], v000001a7a64ed720_0, v000001a7a64ed720_0, v000001a7a64ed720_0, v000001a7a64ed720_0;
LS_000001a7a65728b0_1_0 .concat [ 4 4 4 4], LS_000001a7a65728b0_0_0, LS_000001a7a65728b0_0_4, LS_000001a7a65728b0_0_8, LS_000001a7a65728b0_0_12;
LS_000001a7a65728b0_1_4 .concat [ 4 4 4 4], LS_000001a7a65728b0_0_16, LS_000001a7a65728b0_0_20, LS_000001a7a65728b0_0_24, LS_000001a7a65728b0_0_28;
L_000001a7a65728b0 .concat [ 16 16 0 0], LS_000001a7a65728b0_1_0, LS_000001a7a65728b0_1_4;
LS_000001a7a6572590_0_0 .concat [ 1 1 1 1], L_000001a7a656bd20, L_000001a7a656bd20, L_000001a7a656bd20, L_000001a7a656bd20;
LS_000001a7a6572590_0_4 .concat [ 1 1 1 1], L_000001a7a656bd20, L_000001a7a656bd20, L_000001a7a656bd20, L_000001a7a656bd20;
LS_000001a7a6572590_0_8 .concat [ 1 1 1 1], L_000001a7a656bd20, L_000001a7a656bd20, L_000001a7a656bd20, L_000001a7a656bd20;
LS_000001a7a6572590_0_12 .concat [ 1 1 1 1], L_000001a7a656bd20, L_000001a7a656bd20, L_000001a7a656bd20, L_000001a7a656bd20;
LS_000001a7a6572590_0_16 .concat [ 1 1 1 1], L_000001a7a656bd20, L_000001a7a656bd20, L_000001a7a656bd20, L_000001a7a656bd20;
LS_000001a7a6572590_0_20 .concat [ 1 1 1 1], L_000001a7a656bd20, L_000001a7a656bd20, L_000001a7a656bd20, L_000001a7a656bd20;
LS_000001a7a6572590_0_24 .concat [ 1 1 1 1], L_000001a7a656bd20, L_000001a7a656bd20, L_000001a7a656bd20, L_000001a7a656bd20;
LS_000001a7a6572590_0_28 .concat [ 1 1 1 1], L_000001a7a656bd20, L_000001a7a656bd20, L_000001a7a656bd20, L_000001a7a656bd20;
LS_000001a7a6572590_1_0 .concat [ 4 4 4 4], LS_000001a7a6572590_0_0, LS_000001a7a6572590_0_4, LS_000001a7a6572590_0_8, LS_000001a7a6572590_0_12;
LS_000001a7a6572590_1_4 .concat [ 4 4 4 4], LS_000001a7a6572590_0_16, LS_000001a7a6572590_0_20, LS_000001a7a6572590_0_24, LS_000001a7a6572590_0_28;
L_000001a7a6572590 .concat [ 16 16 0 0], LS_000001a7a6572590_1_0, LS_000001a7a6572590_1_4;
    .scope S_000001a7a64d0d30;
T_0 ;
    %wait E_000001a7a6458cc0;
    %load/vec4 v000001a7a64ecf00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001a7a64eb2e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001a7a64ec640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001a7a64eb6a0_0;
    %assign/vec4 v000001a7a64eb2e0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001a7a64d0a10;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a7a64ec460_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001a7a64ec460_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001a7a64ec460_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a7a64ecbe0, 0, 4;
    %load/vec4 v000001a7a64ec460_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a7a64ec460_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a7a64ecbe0, 0, 4;
    %pushi/vec4 537067530, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a7a64ecbe0, 0, 4;
    %pushi/vec4 807337984, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a7a64ecbe0, 0, 4;
    %pushi/vec4 260128, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a7a64ecbe0, 0, 4;
    %pushi/vec4 137248, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a7a64ecbe0, 0, 4;
    %pushi/vec4 2035744, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a7a64ecbe0, 0, 4;
    %pushi/vec4 2885812225, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a7a64ecbe0, 0, 4;
    %pushi/vec4 2885877762, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a7a64ecbe0, 0, 4;
    %pushi/vec4 537133071, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a7a64ecbe0, 0, 4;
    %pushi/vec4 537198612, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a7a64ecbe0, 0, 4;
    %pushi/vec4 8726560, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a7a64ecbe0, 0, 4;
    %pushi/vec4 10756130, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a7a64ecbe0, 0, 4;
    %pushi/vec4 10758178, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a7a64ecbe0, 0, 4;
    %pushi/vec4 2885943299, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a7a64ecbe0, 0, 4;
    %pushi/vec4 2886008836, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a7a64ecbe0, 0, 4;
    %pushi/vec4 537264153, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a7a64ecbe0, 0, 4;
    %pushi/vec4 537329694, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a7a64ecbe0, 0, 4;
    %pushi/vec4 13053990, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a7a64ecbe0, 0, 4;
    %pushi/vec4 13056038, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a7a64ecbe0, 0, 4;
    %pushi/vec4 13053990, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a7a64ecbe0, 0, 4;
    %pushi/vec4 2886074373, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a7a64ecbe0, 0, 4;
    %pushi/vec4 2886139910, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a7a64ecbe0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a7a64ecbe0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a7a64ecbe0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a7a64ecbe0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a7a64ecbe0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a7a64ecbe0, 0, 4;
    %end;
    .thread T_1;
    .scope S_000001a7a64d0240;
T_2 ;
    %wait E_000001a7a6458f80;
    %load/vec4 v000001a7a64f2860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001a7a64d6a50_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a7a64d6910_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a7a64f2900_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a7a64f2360_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a7a64f24a0_0, 0;
    %assign/vec4 v000001a7a64f2680_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001a7a64f2540_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001a7a64f2720_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001a7a64d6a50_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a7a64d6910_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a7a64f2900_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a7a64f2360_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a7a64f24a0_0, 0;
    %assign/vec4 v000001a7a64f2680_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001a7a64f2540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000001a7a64f2400_0;
    %assign/vec4 v000001a7a64d6910_0, 0;
    %load/vec4 v000001a7a64f27c0_0;
    %assign/vec4 v000001a7a64d6a50_0, 0;
    %load/vec4 v000001a7a64f2400_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001a7a64f2360_0, 0;
    %load/vec4 v000001a7a64f2400_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a7a64f2680_0, 4, 5;
    %load/vec4 v000001a7a64f2400_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000001a7a64f2400_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a7a64f2680_0, 4, 5;
    %load/vec4 v000001a7a64f2400_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001a7a64f2400_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001a7a64f2400_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001a7a64f2400_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000001a7a64f2400_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000001a7a64f2400_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000001a7a64f24a0_0, 0;
    %load/vec4 v000001a7a64f2400_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000001a7a64f2400_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000001a7a64f2900_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000001a7a64f2400_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000001a7a64f2900_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001a7a64f2400_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001a7a64f2900_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001a7a64cf8e0;
T_3 ;
    %wait E_000001a7a6458cc0;
    %load/vec4 v000001a7a64ddd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a7a64ddc10_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001a7a64ddc10_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001a7a64ddc10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a7a64ddf30, 0, 4;
    %load/vec4 v000001a7a64ddc10_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a7a64ddc10_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001a7a64de250_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000001a7a64ddfd0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001a7a64de1b0_0;
    %load/vec4 v000001a7a64de250_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a7a64ddf30, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a7a64ddf30, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001a7a64cf8e0;
T_4 ;
    %wait E_000001a7a6458c40;
    %load/vec4 v000001a7a64de250_0;
    %load/vec4 v000001a7a64dddf0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000001a7a64de250_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001a7a64ddfd0_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001a7a64de1b0_0;
    %assign/vec4 v000001a7a64de070_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001a7a64dddf0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001a7a64ddf30, 4;
    %assign/vec4 v000001a7a64de070_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001a7a64cf8e0;
T_5 ;
    %wait E_000001a7a6458c40;
    %load/vec4 v000001a7a64de250_0;
    %load/vec4 v000001a7a64dde90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000001a7a64de250_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001a7a64ddfd0_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001a7a64de1b0_0;
    %assign/vec4 v000001a7a64de110_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001a7a64dde90_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001a7a64ddf30, 4;
    %assign/vec4 v000001a7a64de110_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001a7a64cf8e0;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000001a7a64d0ba0;
    %jmp t_0;
    .scope S_000001a7a64d0ba0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a7a64de2f0_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001a7a64de2f0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000001a7a64de2f0_0;
    %ix/getv/s 4, v000001a7a64de2f0_0;
    %load/vec4a v000001a7a64ddf30, 4;
    %ix/getv/s 4, v000001a7a64de2f0_0;
    %load/vec4a v000001a7a64ddf30, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001a7a64de2f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a7a64de2f0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000001a7a64cf8e0;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000001a7a64d06f0;
T_7 ;
    %wait E_000001a7a64598c0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a7a64ddad0_0, 0, 32;
    %load/vec4 v000001a7a64db9b0_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001a7a64db9b0_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001a7a64db410_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001a7a64ddad0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001a7a64db9b0_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001a7a64db9b0_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001a7a64db9b0_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001a7a64db410_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001a7a64ddad0_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000001a7a64db410_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000001a7a64db410_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001a7a64ddad0_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001a7a64d0560;
T_8 ;
    %wait E_000001a7a6458cc0;
    %load/vec4 v000001a7a64d9250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001a7a64db2d0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001a7a64da510_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001a7a64da510_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000001a7a64db2d0_0;
    %load/vec4 v000001a7a64d97f0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001a7a64db2d0_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001a7a64db2d0_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001a7a64db2d0_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001a7a64db2d0_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001a7a64db2d0_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001a7a64db2d0_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001a7a64d0560;
T_9 ;
    %wait E_000001a7a6458cc0;
    %load/vec4 v000001a7a64d9250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a7a64d9b10_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001a7a64da1f0_0;
    %assign/vec4 v000001a7a64d9b10_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001a7a64cff20;
T_10 ;
    %wait E_000001a7a6458a00;
    %load/vec4 v000001a7a64dc8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a7a64dbc30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a7a64db550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a7a64dc6d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a7a64db0f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a7a64db230_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001a7a64db370_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000001a7a64da970_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000001a7a64d8d50_0;
    %load/vec4 v000001a7a64d94d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000001a7a64d9110_0;
    %load/vec4 v000001a7a64d94d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000001a7a64dae70_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000001a7a64d9070_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000001a7a64d8d50_0;
    %load/vec4 v000001a7a64daf10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000001a7a64d9110_0;
    %load/vec4 v000001a7a64daf10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a7a64dbc30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a7a64db550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a7a64dc6d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a7a64db0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a7a64db230_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001a7a64d8cb0_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a7a64dbc30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a7a64db550_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a7a64dc6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a7a64db0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a7a64db230_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a7a64dbc30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a7a64db550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a7a64dc6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a7a64db0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a7a64db230_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001a7a64d1370;
T_11 ;
    %wait E_000001a7a64589c0;
    %load/vec4 v000001a7a64d2620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001a7a64d23a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a7a64d2d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a7a64d3520_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a7a64d3200_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a7a64d30c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a7a64d2c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a7a64d1900_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a7a64d1a40_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a7a64d3980_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a7a64d1fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a7a64d38e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a7a64d2da0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a7a64d21c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a7a64d2e40_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a7a64d4060_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a7a64d2bc0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a7a64d3340_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a7a64d32a0_0, 0;
    %assign/vec4 v000001a7a64d2ee0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001a7a64d2f80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001a7a64d19a0_0;
    %assign/vec4 v000001a7a64d2ee0_0, 0;
    %load/vec4 v000001a7a64d24e0_0;
    %assign/vec4 v000001a7a64d32a0_0, 0;
    %load/vec4 v000001a7a64d1f40_0;
    %assign/vec4 v000001a7a64d3340_0, 0;
    %load/vec4 v000001a7a64d3d40_0;
    %assign/vec4 v000001a7a64d2bc0_0, 0;
    %load/vec4 v000001a7a64d35c0_0;
    %assign/vec4 v000001a7a64d4060_0, 0;
    %load/vec4 v000001a7a64d1cc0_0;
    %assign/vec4 v000001a7a64d2e40_0, 0;
    %load/vec4 v000001a7a64d1e00_0;
    %assign/vec4 v000001a7a64d21c0_0, 0;
    %load/vec4 v000001a7a64d1b80_0;
    %assign/vec4 v000001a7a64d2da0_0, 0;
    %load/vec4 v000001a7a64d2440_0;
    %assign/vec4 v000001a7a64d38e0_0, 0;
    %load/vec4 v000001a7a64d2260_0;
    %assign/vec4 v000001a7a64d1fe0_0, 0;
    %load/vec4 v000001a7a64d1c20_0;
    %assign/vec4 v000001a7a64d3980_0, 0;
    %load/vec4 v000001a7a64d3ca0_0;
    %assign/vec4 v000001a7a64d1a40_0, 0;
    %load/vec4 v000001a7a64d3b60_0;
    %assign/vec4 v000001a7a64d1900_0, 0;
    %load/vec4 v000001a7a64d1ae0_0;
    %assign/vec4 v000001a7a64d2c60_0, 0;
    %load/vec4 v000001a7a64d37a0_0;
    %assign/vec4 v000001a7a64d30c0_0, 0;
    %load/vec4 v000001a7a64d3ac0_0;
    %assign/vec4 v000001a7a64d3200_0, 0;
    %load/vec4 v000001a7a64d3840_0;
    %assign/vec4 v000001a7a64d3520_0, 0;
    %load/vec4 v000001a7a64d3700_0;
    %assign/vec4 v000001a7a64d2d00_0, 0;
    %load/vec4 v000001a7a64d3f20_0;
    %assign/vec4 v000001a7a64d23a0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001a7a64d23a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a7a64d2d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a7a64d3520_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a7a64d3200_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a7a64d30c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a7a64d2c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a7a64d1900_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a7a64d1a40_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a7a64d3980_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a7a64d1fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a7a64d38e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a7a64d2da0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a7a64d21c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a7a64d2e40_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a7a64d4060_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a7a64d2bc0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a7a64d3340_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a7a64d32a0_0, 0;
    %assign/vec4 v000001a7a64d2ee0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001a7a64d1050;
T_12 ;
    %wait E_000001a7a6458ac0;
    %load/vec4 v000001a7a64d9e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001a7a64d41a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a7a64d4600_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a7a64d5460_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a7a64d4380_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a7a64d49c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a7a64d5320_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a7a64d55a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a7a64d4740_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a7a64d4420_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a7a64d5640_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a7a64d5140_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a7a64d4100_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a7a64d4a60_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a7a64d46a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a7a64d5000_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a7a64d5780_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a7a64d4920_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a7a64d4880_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001a7a64d56e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a7a64d4240_0, 0;
    %assign/vec4 v000001a7a64d4560_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001a7a64dac90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001a7a64d26c0_0;
    %assign/vec4 v000001a7a64d4560_0, 0;
    %load/vec4 v000001a7a64d2800_0;
    %assign/vec4 v000001a7a64d4240_0, 0;
    %load/vec4 v000001a7a64d4f60_0;
    %assign/vec4 v000001a7a64d56e0_0, 0;
    %load/vec4 v000001a7a64d5500_0;
    %assign/vec4 v000001a7a64d4880_0, 0;
    %load/vec4 v000001a7a64d4c40_0;
    %assign/vec4 v000001a7a64d4920_0, 0;
    %load/vec4 v000001a7a64d53c0_0;
    %assign/vec4 v000001a7a64d5780_0, 0;
    %load/vec4 v000001a7a64d2940_0;
    %assign/vec4 v000001a7a64d5000_0, 0;
    %load/vec4 v000001a7a64d4ec0_0;
    %assign/vec4 v000001a7a64d46a0_0, 0;
    %load/vec4 v000001a7a64d44c0_0;
    %assign/vec4 v000001a7a64d4a60_0, 0;
    %load/vec4 v000001a7a64d4b00_0;
    %assign/vec4 v000001a7a64d4100_0, 0;
    %load/vec4 v000001a7a64d5280_0;
    %assign/vec4 v000001a7a64d5140_0, 0;
    %load/vec4 v000001a7a64d47e0_0;
    %assign/vec4 v000001a7a64d5640_0, 0;
    %load/vec4 v000001a7a64d4ce0_0;
    %assign/vec4 v000001a7a64d4420_0, 0;
    %load/vec4 v000001a7a64d51e0_0;
    %assign/vec4 v000001a7a64d4740_0, 0;
    %load/vec4 v000001a7a64d50a0_0;
    %assign/vec4 v000001a7a64d55a0_0, 0;
    %load/vec4 v000001a7a64d42e0_0;
    %assign/vec4 v000001a7a64d5320_0, 0;
    %load/vec4 v000001a7a64d4d80_0;
    %assign/vec4 v000001a7a64d49c0_0, 0;
    %load/vec4 v000001a7a64d4ba0_0;
    %assign/vec4 v000001a7a64d4380_0, 0;
    %load/vec4 v000001a7a64d2a80_0;
    %assign/vec4 v000001a7a64d5460_0, 0;
    %load/vec4 v000001a7a64d29e0_0;
    %assign/vec4 v000001a7a64d4600_0, 0;
    %load/vec4 v000001a7a64d4e20_0;
    %assign/vec4 v000001a7a64d41a0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001a7a64d41a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a7a64d4600_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a7a64d5460_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a7a64d4380_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a7a64d49c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a7a64d5320_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a7a64d55a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a7a64d4740_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a7a64d4420_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a7a64d5640_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a7a64d5140_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a7a64d4100_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a7a64d4a60_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a7a64d46a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a7a64d5000_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a7a64d5780_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a7a64d4920_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a7a64d4880_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001a7a64d56e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a7a64d4240_0, 0;
    %assign/vec4 v000001a7a64d4560_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001a7a62cda30;
T_13 ;
    %wait E_000001a7a6457ac0;
    %load/vec4 v000001a7a64c6ad0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a7a64c6a30_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a7a64c6a30_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a7a64c6a30_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a7a64c6a30_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a7a64c6a30_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a7a64c6a30_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a7a64c6a30_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a7a64c6a30_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001a7a64c6a30_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001a7a64c6a30_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001a7a64c6a30_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001a7a64c6a30_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001a7a64c6a30_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001a7a64c6a30_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001a7a64c6a30_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001a7a64c6a30_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001a7a64c6a30_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001a7a64c6a30_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001a7a64c6a30_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001a7a64c6a30_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001a7a64c6a30_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001a7a64c6a30_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001a7a62cd8a0;
T_14 ;
    %wait E_000001a7a6457a80;
    %load/vec4 v000001a7a64c6030_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000001a7a64c5f90_0;
    %pad/u 33;
    %load/vec4 v000001a7a64c60d0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000001a7a64c6990_0, 0;
    %assign/vec4 v000001a7a64c67b0_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000001a7a64c5f90_0;
    %pad/u 33;
    %load/vec4 v000001a7a64c60d0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000001a7a64c6990_0, 0;
    %assign/vec4 v000001a7a64c67b0_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000001a7a64c5f90_0;
    %pad/u 33;
    %load/vec4 v000001a7a64c60d0_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000001a7a64c6990_0, 0;
    %assign/vec4 v000001a7a64c67b0_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000001a7a64c5f90_0;
    %pad/u 33;
    %load/vec4 v000001a7a64c60d0_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000001a7a64c6990_0, 0;
    %assign/vec4 v000001a7a64c67b0_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000001a7a64c5f90_0;
    %pad/u 33;
    %load/vec4 v000001a7a64c60d0_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000001a7a64c6990_0, 0;
    %assign/vec4 v000001a7a64c67b0_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000001a7a64c5f90_0;
    %pad/u 33;
    %load/vec4 v000001a7a64c60d0_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000001a7a64c6990_0, 0;
    %assign/vec4 v000001a7a64c67b0_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000001a7a64c60d0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000001a7a64c67b0_0;
    %load/vec4 v000001a7a64c60d0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001a7a64c5f90_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001a7a64c60d0_0;
    %sub;
    %part/u 1;
    %load/vec4 v000001a7a64c60d0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000001a7a64c67b0_0, 0;
    %load/vec4 v000001a7a64c5f90_0;
    %ix/getv 4, v000001a7a64c60d0_0;
    %shiftl 4;
    %assign/vec4 v000001a7a64c6990_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000001a7a64c60d0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000001a7a64c67b0_0;
    %load/vec4 v000001a7a64c60d0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001a7a64c5f90_0;
    %load/vec4 v000001a7a64c60d0_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000001a7a64c60d0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000001a7a64c67b0_0, 0;
    %load/vec4 v000001a7a64c5f90_0;
    %ix/getv 4, v000001a7a64c60d0_0;
    %shiftr 4;
    %assign/vec4 v000001a7a64c6990_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a7a64c67b0_0, 0;
    %load/vec4 v000001a7a64c5f90_0;
    %load/vec4 v000001a7a64c60d0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000001a7a64c6990_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a7a64c67b0_0, 0;
    %load/vec4 v000001a7a64c60d0_0;
    %load/vec4 v000001a7a64c5f90_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000001a7a64c6990_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001a7a62169c0;
T_15 ;
    %wait E_000001a7a6458840;
    %load/vec4 v000001a7a64c3920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000001a7a64c2160_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a7a64c2980_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a7a64c3100_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a7a64c3060_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001a7a64c25c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a7a64c2f20_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a7a64c2520_0, 0;
    %assign/vec4 v000001a7a64c31a0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001a7a63e4280_0;
    %assign/vec4 v000001a7a64c31a0_0, 0;
    %load/vec4 v000001a7a64c2fc0_0;
    %assign/vec4 v000001a7a64c2520_0, 0;
    %load/vec4 v000001a7a64c3d80_0;
    %assign/vec4 v000001a7a64c2f20_0, 0;
    %load/vec4 v000001a7a63cda80_0;
    %assign/vec4 v000001a7a64c25c0_0, 0;
    %load/vec4 v000001a7a63e5720_0;
    %assign/vec4 v000001a7a64c3060_0, 0;
    %load/vec4 v000001a7a63cf2e0_0;
    %assign/vec4 v000001a7a64c3100_0, 0;
    %load/vec4 v000001a7a64c22a0_0;
    %assign/vec4 v000001a7a64c2980_0, 0;
    %load/vec4 v000001a7a64c3e20_0;
    %assign/vec4 v000001a7a64c2160_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001a7a64d11e0;
T_16 ;
    %wait E_000001a7a6458c40;
    %load/vec4 v000001a7a64ee1c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000001a7a64eda40_0;
    %load/vec4 v000001a7a64ef020_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a7a64ef160, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001a7a64d11e0;
T_17 ;
    %wait E_000001a7a6458c40;
    %load/vec4 v000001a7a64ef020_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001a7a64ef160, 4;
    %assign/vec4 v000001a7a64edea0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000001a7a64d11e0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a7a64ee580_0, 0, 32;
T_18.0 ;
    %load/vec4 v000001a7a64ee580_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001a7a64ee580_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a7a64ef160, 0, 4;
    %load/vec4 v000001a7a64ee580_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a7a64ee580_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_000001a7a64d11e0;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a7a64ee580_0, 0, 32;
T_19.0 ;
    %load/vec4 v000001a7a64ee580_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000001a7a64ee580_0;
    %load/vec4a v000001a7a64ef160, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000001a7a64ee580_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001a7a64ee580_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a7a64ee580_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000001a7a64d1500;
T_20 ;
    %wait E_000001a7a6459200;
    %load/vec4 v000001a7a64ef2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000001a7a64eeb20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a7a64eeee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a7a64eebc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a7a64ed720_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a7a64ed540_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a7a64edb80_0, 0;
    %assign/vec4 v000001a7a64ed2c0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001a7a64ed9a0_0;
    %assign/vec4 v000001a7a64ed2c0_0, 0;
    %load/vec4 v000001a7a64ee760_0;
    %assign/vec4 v000001a7a64edb80_0, 0;
    %load/vec4 v000001a7a64ee940_0;
    %assign/vec4 v000001a7a64ed720_0, 0;
    %load/vec4 v000001a7a64ef200_0;
    %assign/vec4 v000001a7a64ed540_0, 0;
    %load/vec4 v000001a7a64eea80_0;
    %assign/vec4 v000001a7a64eebc0_0, 0;
    %load/vec4 v000001a7a64ee9e0_0;
    %assign/vec4 v000001a7a64eeb20_0, 0;
    %load/vec4 v000001a7a64ef980_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000001a7a64eeee0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001a7a647cea0;
T_21 ;
    %wait E_000001a7a6458340;
    %load/vec4 v000001a7a6503970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001a7a6504370_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001a7a6504370_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001a7a6504370_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001a7a6299f50;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a7a6503a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a7a6502250_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000001a7a6299f50;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000001a7a6503a10_0;
    %inv;
    %assign/vec4 v000001a7a6503a10_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000001a7a6299f50;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./Swapping/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a7a6502250_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a7a6502250_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000001a7a6504690_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
