module multicore(
	input clk, rst,
	input signed [31:0] io_in,
	output signed [31:0] io_out, io_out0, io_out1,
	output [1:0] req_in, req_in0, req_in1,
	output [1:0] out_en, out_en0, out_en1
)

reg rst0, rst1;

always @(posedge clk) begin
	rst0 = 1;
	rst1 = 1;
	#424 rst0 = 0;
	#424 rst1 = 0;
end

proc_fix proc_fix (clk, rst, io_in, io_out, req_in, out_en);
proc_fix proc_fix0(clk, rst0, io_in, io_out0, req_in0, out_en0);
proc_fix proc_fix1(clk, rst1, io_in, io_out1, req_in1, out_en1);

endmodule
