#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001e7c9f03380 .scope module, "tb_MIPS_Pipeline" "tb_MIPS_Pipeline" 2 19;
 .timescale -12 -12;
v000001e7c9fd94c0_0 .var "clk", 0 0;
v000001e7c9fd8660_0 .var "cnt", 31 0;
v000001e7c9fd9240_0 .var "rst_n", 0 0;
S_000001e7c9f02d70 .scope module, "u_MIPS_Pipeline" "MIPS_Pipeline" 2 56, 3 17 0, S_000001e7c9f03380;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
v000001e7c9fd79b0_0 .net "ALUControl", 2 0, v000001e7c9fcf5b0_0;  1 drivers
v000001e7c9fd6b50_0 .net "ALUControlE", 2 0, v000001e7c9fd1b60_0;  1 drivers
v000001e7c9fd7690_0 .net "ALUOp", 1 0, v000001e7c9fcf010_0;  1 drivers
v000001e7c9fd65b0_0 .net "ALUOut", 31 0, v000001e7c9ef70e0_0;  1 drivers
v000001e7c9fd66f0_0 .net "ALUOutM", 31 0, v000001e7c9fce430_0;  1 drivers
v000001e7c9fd6bf0_0 .net "ALUOutW", 31 0, v000001e7c9fd29f0_0;  1 drivers
v000001e7c9fd60b0_0 .net "ALUSrc", 0 0, v000001e7c9fcfdd0_0;  1 drivers
v000001e7c9fd6f10_0 .net "ALUSrcE", 0 0, v000001e7c9fd0300_0;  1 drivers
v000001e7c9fd7b90_0 .net "BranchD", 0 0, v000001e7c9fce250_0;  1 drivers
v000001e7c9fd6a10_0 .net "FlushE", 0 0, v000001e7c9fd5360_0;  1 drivers
v000001e7c9fd6d30_0 .net "ForwardAD", 0 0, v000001e7c9fd1a20_0;  1 drivers
v000001e7c9fd75f0_0 .net "ForwardAE", 1 0, v000001e7c9fd1700_0;  1 drivers
v000001e7c9fd6330_0 .net "ForwardBD", 0 0, v000001e7c9fd06c0_0;  1 drivers
v000001e7c9fd7370_0 .net "ForwardBE", 1 0, v000001e7c9fd0da0_0;  1 drivers
v000001e7c9fd7c30_0 .net "Instr", 31 0, L_000001e7c9fd88e0;  1 drivers
v000001e7c9fd6290_0 .net "InstrD", 31 0, v000001e7c9fd2d10_0;  1 drivers
v000001e7c9fd6dd0_0 .net "JumpD", 0 0, v000001e7c9fce390_0;  1 drivers
v000001e7c9fd61f0_0 .net "MemWrite", 0 0, v000001e7c9fce4d0_0;  1 drivers
v000001e7c9fd7cd0_0 .net "MemWriteE", 0 0, v000001e7c9fd1ca0_0;  1 drivers
v000001e7c9fd6fb0_0 .net "MemWriteM", 0 0, v000001e7c9fcee30_0;  1 drivers
v000001e7c9fd7e10_0 .net "MemtoReg", 0 0, v000001e7c9fcf510_0;  1 drivers
v000001e7c9fd7870_0 .net "MemtoRegE", 0 0, v000001e7c9fd17a0_0;  1 drivers
v000001e7c9fd6470_0 .net "MemtoRegM", 0 0, v000001e7c9fcef70_0;  1 drivers
v000001e7c9fd6510_0 .net "MemtoRegW", 0 0, v000001e7c9fd3350_0;  1 drivers
v000001e7c9fd7050_0 .net "PC", 31 0, v000001e7c9fd2630_0;  1 drivers
v000001e7c9fd74b0_0 .net "PCBranchD", 31 0, L_000001e7ca03a250;  1 drivers
v000001e7c9fd7410_0 .net "PCPlus4D", 31 0, v000001e7c9fd3990_0;  1 drivers
v000001e7c9fd70f0_0 .net "PCPlus4F", 31 0, L_000001e7c9efdaf0;  1 drivers
v000001e7c9fd7d70_0 .net "PCSrcD", 0 0, L_000001e7c9eb5ae0;  1 drivers
v000001e7c9fd6e70_0 .net "RD1", 31 0, L_000001e7c9efdcb0;  1 drivers
v000001e7c9fd7eb0_0 .net "RD1E", 31 0, v000001e7c9fd04e0_0;  1 drivers
v000001e7c9fd7910_0 .net "RD2", 31 0, L_000001e7c9efde00;  1 drivers
v000001e7c9fd7a50_0 .net "RD2E", 31 0, v000001e7c9fd1840_0;  1 drivers
v000001e7c9fd7190_0 .net "RdE", 4 0, v000001e7c9fd0620_0;  1 drivers
v000001e7c9fd7230_0 .net "ReadDataM", 31 0, v000001e7c9fce750_0;  1 drivers
v000001e7c9fd63d0_0 .net "ReadDataW", 31 0, v000001e7c9fd3df0_0;  1 drivers
v000001e7c9fd6650_0 .net "RegDst", 0 0, v000001e7c9fcf650_0;  1 drivers
v000001e7c9fd6830_0 .net "RegDstE", 0 0, v000001e7c9fd1160_0;  1 drivers
v000001e7c9fd72d0_0 .net "RegWrite", 0 0, v000001e7c9fcf0b0_0;  1 drivers
v000001e7c9fd68d0_0 .net "RegWriteE", 0 0, v000001e7c9fd13e0_0;  1 drivers
v000001e7c9fd6970_0 .net "RegWriteM", 0 0, v000001e7c9fcfa10_0;  1 drivers
v000001e7c9fd6ab0_0 .net "RegWriteW", 0 0, v000001e7c9fd3670_0;  1 drivers
v000001e7c9fd9600_0 .net "ResultW", 31 0, L_000001e7c9fd96a0;  1 drivers
v000001e7c9fd9380_0 .net "RsE", 4 0, v000001e7c9fd0a80_0;  1 drivers
v000001e7c9fd9f60_0 .net "RtE", 4 0, v000001e7c9fd0bc0_0;  1 drivers
v000001e7c9fd9560_0 .net "SignImm", 31 0, L_000001e7ca03acf0;  1 drivers
v000001e7c9fd9420_0 .net "SignImmE", 31 0, v000001e7c9fd0d00_0;  1 drivers
v000001e7c9fd9920_0 .net "SrcB_Forward", 31 0, v000001e7c9ef6be0_0;  1 drivers
v000001e7c9fd85c0_0 .net "StallD", 0 0, v000001e7c9fd5180_0;  1 drivers
v000001e7c9fd83e0_0 .net "StallF", 0 0, v000001e7c9fd4820_0;  1 drivers
v000001e7c9fd9a60_0 .net "WriteDataM", 31 0, v000001e7c9fd1340_0;  1 drivers
v000001e7c9fd9880_0 .net "WriteRegE", 4 0, L_000001e7c9fd9740;  1 drivers
v000001e7c9fd99c0_0 .net "WriteRegM", 4 0, v000001e7c9fd1de0_0;  1 drivers
v000001e7c9fd8e80_0 .net "WriteRegW", 4 0, v000001e7c9fd3850_0;  1 drivers
v000001e7c9fd8ca0_0 .net "Zero", 0 0, L_000001e7ca03b0b0;  1 drivers
v000001e7c9fd9c40_0 .net "ZeroM", 0 0, v000001e7c9fd1e80_0;  1 drivers
v000001e7c9fd8200_0 .net "clk", 0 0, v000001e7c9fd94c0_0;  1 drivers
v000001e7c9fd9b00_0 .net "rst_n", 0 0, v000001e7c9fd9240_0;  1 drivers
L_000001e7c9fd96a0 .functor MUXZ 32, v000001e7c9fd29f0_0, v000001e7c9fd3df0_0, v000001e7c9fd3350_0, C4<>;
L_000001e7c9fd9740 .functor MUXZ 5, v000001e7c9fd0bc0_0, v000001e7c9fd0620_0, v000001e7c9fd1160_0, C4<>;
L_000001e7c9fd87a0 .part v000001e7c9fd2d10_0, 0, 26;
L_000001e7c9fd8980 .part v000001e7c9fd2d10_0, 26, 6;
L_000001e7c9fd8de0 .part v000001e7c9fd2d10_0, 21, 5;
L_000001e7c9fd8fc0 .part v000001e7c9fd2d10_0, 16, 5;
L_000001e7ca03aed0 .part v000001e7c9fd2d10_0, 0, 16;
L_000001e7ca03ac50 .part v000001e7c9fd2d10_0, 16, 5;
L_000001e7ca03bdd0 .part v000001e7c9fd2d10_0, 21, 5;
L_000001e7ca03b650 .part v000001e7c9fd2d10_0, 11, 5;
L_000001e7ca03ae30 .part v000001e7c9fd2d10_0, 0, 6;
L_000001e7ca03b3d0 .part v000001e7c9fd2d10_0, 21, 5;
L_000001e7ca03ad90 .part v000001e7c9fd2d10_0, 16, 5;
L_000001e7ca03bfb0 .part v000001e7c9fd2d10_0, 21, 5;
L_000001e7ca03b010 .part v000001e7c9fd2d10_0, 16, 5;
S_000001e7c9f26c80 .scope module, "u_ALU" "ALU" 3 142, 4 17 0, S_000001e7c9f02d70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "rst_n";
    .port_info 1 /INPUT 32 "SignImm";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /INPUT 1 "ALUSrc";
    .port_info 4 /INPUT 2 "ForwardAE";
    .port_info 5 /INPUT 2 "ForwardBE";
    .port_info 6 /INPUT 32 "ResultW";
    .port_info 7 /INPUT 32 "ALUOutM";
    .port_info 8 /INPUT 32 "RD1E";
    .port_info 9 /INPUT 32 "RD2E";
    .port_info 10 /OUTPUT 32 "SrcB_Forward";
    .port_info 11 /OUTPUT 32 "ALUOut";
    .port_info 12 /OUTPUT 1 "Zero";
v000001e7c9ef7b80_0 .net "ALUControl", 2 0, v000001e7c9fd1b60_0;  alias, 1 drivers
v000001e7c9ef70e0_0 .var "ALUOut", 31 0;
v000001e7c9ef7c20_0 .net "ALUOutM", 31 0, v000001e7c9fce430_0;  alias, 1 drivers
v000001e7c9ef7cc0_0 .net "ALUSrc", 0 0, v000001e7c9fd0300_0;  alias, 1 drivers
v000001e7c9ef7ea0_0 .net "ForwardAE", 1 0, v000001e7c9fd1700_0;  alias, 1 drivers
v000001e7c9ef6460_0 .net "ForwardBE", 1 0, v000001e7c9fd0da0_0;  alias, 1 drivers
v000001e7c9ef68c0_0 .net "RD1E", 31 0, v000001e7c9fd04e0_0;  alias, 1 drivers
v000001e7c9ef7d60_0 .net "RD2E", 31 0, v000001e7c9fd1840_0;  alias, 1 drivers
v000001e7c9ef74a0_0 .net "ResultW", 31 0, L_000001e7c9fd96a0;  alias, 1 drivers
v000001e7c9ef65a0_0 .net "SignImm", 31 0, v000001e7c9fd0d00_0;  alias, 1 drivers
v000001e7c9ef6a00_0 .var "SrcA", 31 0;
v000001e7c9ef6aa0_0 .net "SrcB", 31 0, L_000001e7ca03a2f0;  1 drivers
v000001e7c9ef6be0_0 .var "SrcB_Forward", 31 0;
v000001e7c9ef6fa0_0 .net "Zero", 0 0, L_000001e7ca03b0b0;  alias, 1 drivers
L_000001e7c9fda280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e7c9ee4330_0 .net/2u *"_ivl_2", 31 0, L_000001e7c9fda280;  1 drivers
v000001e7c9ee4ab0_0 .net *"_ivl_4", 0 0, L_000001e7ca03be70;  1 drivers
L_000001e7c9fda2c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e7c9ee40b0_0 .net/2u *"_ivl_6", 0 0, L_000001e7c9fda2c8;  1 drivers
L_000001e7c9fda310 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001e7c9fcf3d0_0 .net/2u *"_ivl_8", 0 0, L_000001e7c9fda310;  1 drivers
v000001e7c9fce570_0 .net "rst_n", 0 0, v000001e7c9fd9240_0;  alias, 1 drivers
E_000001e7c9ee75b0 .event anyedge, v000001e7c9ef7b80_0, v000001e7c9ef6a00_0, v000001e7c9ef6aa0_0;
E_000001e7c9ee7970/0 .event anyedge, v000001e7c9fce570_0, v000001e7c9ef7ea0_0, v000001e7c9ef68c0_0, v000001e7c9ef74a0_0;
E_000001e7c9ee7970/1 .event anyedge, v000001e7c9ef7c20_0, v000001e7c9ef6460_0, v000001e7c9ef7d60_0;
E_000001e7c9ee7970 .event/or E_000001e7c9ee7970/0, E_000001e7c9ee7970/1;
L_000001e7ca03a2f0 .functor MUXZ 32, v000001e7c9ef6be0_0, v000001e7c9fd0d00_0, v000001e7c9fd0300_0, C4<>;
L_000001e7ca03be70 .cmp/ne 32, v000001e7c9ef70e0_0, L_000001e7c9fda280;
L_000001e7ca03b0b0 .functor MUXZ 1, L_000001e7c9fda310, L_000001e7c9fda2c8, L_000001e7ca03be70, C4<>;
S_000001e7c9f26e10 .scope module, "u_ALU_Control_Unit" "ALU_Control_Unit" 3 158, 5 18 0, S_000001e7c9f02d70;
 .timescale -12 -12;
    .port_info 0 /INPUT 6 "Funct";
    .port_info 1 /INPUT 2 "ALUOp";
    .port_info 2 /OUTPUT 3 "ALUControl";
v000001e7c9fcf5b0_0 .var "ALUControl", 2 0;
v000001e7c9fcfab0_0 .net "ALUOp", 1 0, v000001e7c9fcf010_0;  alias, 1 drivers
v000001e7c9fce1b0_0 .net "Funct", 5 0, L_000001e7ca03ae30;  1 drivers
E_000001e7c9ee72f0 .event anyedge, v000001e7c9fcfab0_0, v000001e7c9fce1b0_0;
S_000001e7c9ec5b00 .scope module, "u_Branch_Unit" "Branch_Unit" 3 244, 6 18 0, S_000001e7c9f02d70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "BranchD";
    .port_info 1 /INPUT 32 "SignImm";
    .port_info 2 /INPUT 32 "PCPlus4D";
    .port_info 3 /INPUT 32 "RD1";
    .port_info 4 /INPUT 32 "RD2";
    .port_info 5 /INPUT 32 "ALUOutM";
    .port_info 6 /INPUT 1 "ForwardAD";
    .port_info 7 /INPUT 1 "ForwardBD";
    .port_info 8 /OUTPUT 32 "PCBranchD";
    .port_info 9 /OUTPUT 1 "PCSrcD";
L_000001e7c9eb5ae0 .functor AND 1, L_000001e7ca03a4d0, v000001e7c9fce250_0, C4<1>, C4<1>;
v000001e7c9fce2f0_0 .net "ALUOutM", 31 0, v000001e7c9fce430_0;  alias, 1 drivers
v000001e7c9fcec50_0 .net "BranchD", 0 0, v000001e7c9fce250_0;  alias, 1 drivers
v000001e7c9fcf150_0 .net "Branch_Check_RD1", 31 0, L_000001e7ca03b6f0;  1 drivers
v000001e7c9fcff10_0 .net "Branch_Check_RD2", 31 0, L_000001e7ca03b470;  1 drivers
v000001e7c9fce7f0_0 .net "EqualD", 0 0, L_000001e7ca03a4d0;  1 drivers
v000001e7c9fcf330_0 .net "ForwardAD", 0 0, v000001e7c9fd1a20_0;  alias, 1 drivers
v000001e7c9fcf790_0 .net "ForwardBD", 0 0, v000001e7c9fd06c0_0;  alias, 1 drivers
v000001e7c9fcf1f0_0 .net "PCBranchD", 31 0, L_000001e7ca03a250;  alias, 1 drivers
v000001e7c9fce110_0 .net "PCPlus4D", 31 0, v000001e7c9fd3990_0;  alias, 1 drivers
v000001e7c9fce610_0 .net "PCSrcD", 0 0, L_000001e7c9eb5ae0;  alias, 1 drivers
v000001e7c9fced90_0 .net "RD1", 31 0, L_000001e7c9efdcb0;  alias, 1 drivers
v000001e7c9fcf470_0 .net "RD2", 31 0, L_000001e7c9efde00;  alias, 1 drivers
v000001e7c9fcf290_0 .net "SignImm", 31 0, L_000001e7ca03acf0;  alias, 1 drivers
v000001e7c9fcea70_0 .net *"_ivl_14", 31 0, L_000001e7ca03b150;  1 drivers
v000001e7c9fceb10_0 .net *"_ivl_16", 29 0, L_000001e7ca03a9d0;  1 drivers
L_000001e7c9fda3e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e7c9fcfd30_0 .net *"_ivl_18", 1 0, L_000001e7c9fda3e8;  1 drivers
v000001e7c9fce9d0_0 .net *"_ivl_4", 0 0, L_000001e7ca03ab10;  1 drivers
L_000001e7c9fda358 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001e7c9fce070_0 .net/2u *"_ivl_6", 0 0, L_000001e7c9fda358;  1 drivers
L_000001e7c9fda3a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e7c9fcf830_0 .net/2u *"_ivl_8", 0 0, L_000001e7c9fda3a0;  1 drivers
L_000001e7ca03b6f0 .functor MUXZ 32, L_000001e7c9efdcb0, v000001e7c9fce430_0, v000001e7c9fd1a20_0, C4<>;
L_000001e7ca03b470 .functor MUXZ 32, L_000001e7c9efde00, v000001e7c9fce430_0, v000001e7c9fd06c0_0, C4<>;
L_000001e7ca03ab10 .cmp/eq 32, L_000001e7ca03b6f0, L_000001e7ca03b470;
L_000001e7ca03a4d0 .functor MUXZ 1, L_000001e7c9fda3a0, L_000001e7c9fda358, L_000001e7ca03ab10, C4<>;
L_000001e7ca03a9d0 .part L_000001e7ca03acf0, 0, 30;
L_000001e7ca03b150 .concat [ 2 30 0 0], L_000001e7c9fda3e8, L_000001e7ca03a9d0;
L_000001e7ca03a250 .arith/sum 32, v000001e7c9fd3990_0, L_000001e7ca03b150;
S_000001e7c9ec5c90 .scope module, "u_Control_Unit" "Control_Unit" 3 80, 7 17 0, S_000001e7c9f02d70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "rst_n";
    .port_info 1 /OUTPUT 2 "ALUOp";
    .port_info 2 /OUTPUT 1 "MemWrite";
    .port_info 3 /OUTPUT 1 "RegWrite";
    .port_info 4 /OUTPUT 1 "RegDst";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 1 "ALUSrc";
    .port_info 7 /OUTPUT 1 "Branch";
    .port_info 8 /OUTPUT 1 "Jump";
    .port_info 9 /INPUT 6 "Opcode";
v000001e7c9fcf010_0 .var "ALUOp", 1 0;
v000001e7c9fcfdd0_0 .var "ALUSrc", 0 0;
v000001e7c9fce250_0 .var "Branch", 0 0;
v000001e7c9fce390_0 .var "Jump", 0 0;
v000001e7c9fce4d0_0 .var "MemWrite", 0 0;
v000001e7c9fcf510_0 .var "MemtoReg", 0 0;
v000001e7c9fce6b0_0 .net "Opcode", 5 0, L_000001e7c9fd8980;  1 drivers
v000001e7c9fcf650_0 .var "RegDst", 0 0;
v000001e7c9fcf0b0_0 .var "RegWrite", 0 0;
v000001e7c9fce890_0 .net "rst_n", 0 0, v000001e7c9fd9240_0;  alias, 1 drivers
E_000001e7c9ee75f0 .event anyedge, v000001e7c9fce570_0, v000001e7c9fce6b0_0;
S_000001e7c9e4ee90 .scope module, "u_Data_Memory" "Data_Memory" 3 184, 8 17 0, S_000001e7c9f02d70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "A";
    .port_info 3 /INPUT 32 "WD";
    .port_info 4 /INPUT 1 "WE";
    .port_info 5 /OUTPUT 32 "RD";
v000001e7c9fcfc90_0 .net "A", 31 0, v000001e7c9fce430_0;  alias, 1 drivers
v000001e7c9fcf8d0 .array "DATA_MEM", 0 84, 31 0;
v000001e7c9fce750_0 .var "RD", 31 0;
v000001e7c9fcfb50_0 .net "WD", 31 0, v000001e7c9fd1340_0;  alias, 1 drivers
v000001e7c9fcf6f0_0 .net "WE", 0 0, v000001e7c9fcee30_0;  alias, 1 drivers
v000001e7c9fce930_0 .net "clk", 0 0, v000001e7c9fd94c0_0;  alias, 1 drivers
v000001e7c9fcfe70_0 .var/i "fd", 31 0;
v000001e7c9fcfbf0_0 .net "rst_n", 0 0, v000001e7c9fd9240_0;  alias, 1 drivers
E_000001e7c9ee8df0 .event posedge, v000001e7c9fce930_0;
v000001e7c9fcf8d0_0 .array/port v000001e7c9fcf8d0, 0;
v000001e7c9fcf8d0_1 .array/port v000001e7c9fcf8d0, 1;
v000001e7c9fcf8d0_2 .array/port v000001e7c9fcf8d0, 2;
E_000001e7c9ee87b0/0 .event anyedge, v000001e7c9ef7c20_0, v000001e7c9fcf8d0_0, v000001e7c9fcf8d0_1, v000001e7c9fcf8d0_2;
v000001e7c9fcf8d0_3 .array/port v000001e7c9fcf8d0, 3;
v000001e7c9fcf8d0_4 .array/port v000001e7c9fcf8d0, 4;
v000001e7c9fcf8d0_5 .array/port v000001e7c9fcf8d0, 5;
v000001e7c9fcf8d0_6 .array/port v000001e7c9fcf8d0, 6;
E_000001e7c9ee87b0/1 .event anyedge, v000001e7c9fcf8d0_3, v000001e7c9fcf8d0_4, v000001e7c9fcf8d0_5, v000001e7c9fcf8d0_6;
v000001e7c9fcf8d0_7 .array/port v000001e7c9fcf8d0, 7;
v000001e7c9fcf8d0_8 .array/port v000001e7c9fcf8d0, 8;
v000001e7c9fcf8d0_9 .array/port v000001e7c9fcf8d0, 9;
v000001e7c9fcf8d0_10 .array/port v000001e7c9fcf8d0, 10;
E_000001e7c9ee87b0/2 .event anyedge, v000001e7c9fcf8d0_7, v000001e7c9fcf8d0_8, v000001e7c9fcf8d0_9, v000001e7c9fcf8d0_10;
v000001e7c9fcf8d0_11 .array/port v000001e7c9fcf8d0, 11;
v000001e7c9fcf8d0_12 .array/port v000001e7c9fcf8d0, 12;
v000001e7c9fcf8d0_13 .array/port v000001e7c9fcf8d0, 13;
v000001e7c9fcf8d0_14 .array/port v000001e7c9fcf8d0, 14;
E_000001e7c9ee87b0/3 .event anyedge, v000001e7c9fcf8d0_11, v000001e7c9fcf8d0_12, v000001e7c9fcf8d0_13, v000001e7c9fcf8d0_14;
v000001e7c9fcf8d0_15 .array/port v000001e7c9fcf8d0, 15;
v000001e7c9fcf8d0_16 .array/port v000001e7c9fcf8d0, 16;
v000001e7c9fcf8d0_17 .array/port v000001e7c9fcf8d0, 17;
v000001e7c9fcf8d0_18 .array/port v000001e7c9fcf8d0, 18;
E_000001e7c9ee87b0/4 .event anyedge, v000001e7c9fcf8d0_15, v000001e7c9fcf8d0_16, v000001e7c9fcf8d0_17, v000001e7c9fcf8d0_18;
v000001e7c9fcf8d0_19 .array/port v000001e7c9fcf8d0, 19;
v000001e7c9fcf8d0_20 .array/port v000001e7c9fcf8d0, 20;
v000001e7c9fcf8d0_21 .array/port v000001e7c9fcf8d0, 21;
v000001e7c9fcf8d0_22 .array/port v000001e7c9fcf8d0, 22;
E_000001e7c9ee87b0/5 .event anyedge, v000001e7c9fcf8d0_19, v000001e7c9fcf8d0_20, v000001e7c9fcf8d0_21, v000001e7c9fcf8d0_22;
v000001e7c9fcf8d0_23 .array/port v000001e7c9fcf8d0, 23;
v000001e7c9fcf8d0_24 .array/port v000001e7c9fcf8d0, 24;
v000001e7c9fcf8d0_25 .array/port v000001e7c9fcf8d0, 25;
v000001e7c9fcf8d0_26 .array/port v000001e7c9fcf8d0, 26;
E_000001e7c9ee87b0/6 .event anyedge, v000001e7c9fcf8d0_23, v000001e7c9fcf8d0_24, v000001e7c9fcf8d0_25, v000001e7c9fcf8d0_26;
v000001e7c9fcf8d0_27 .array/port v000001e7c9fcf8d0, 27;
v000001e7c9fcf8d0_28 .array/port v000001e7c9fcf8d0, 28;
v000001e7c9fcf8d0_29 .array/port v000001e7c9fcf8d0, 29;
v000001e7c9fcf8d0_30 .array/port v000001e7c9fcf8d0, 30;
E_000001e7c9ee87b0/7 .event anyedge, v000001e7c9fcf8d0_27, v000001e7c9fcf8d0_28, v000001e7c9fcf8d0_29, v000001e7c9fcf8d0_30;
v000001e7c9fcf8d0_31 .array/port v000001e7c9fcf8d0, 31;
v000001e7c9fcf8d0_32 .array/port v000001e7c9fcf8d0, 32;
v000001e7c9fcf8d0_33 .array/port v000001e7c9fcf8d0, 33;
v000001e7c9fcf8d0_34 .array/port v000001e7c9fcf8d0, 34;
E_000001e7c9ee87b0/8 .event anyedge, v000001e7c9fcf8d0_31, v000001e7c9fcf8d0_32, v000001e7c9fcf8d0_33, v000001e7c9fcf8d0_34;
v000001e7c9fcf8d0_35 .array/port v000001e7c9fcf8d0, 35;
v000001e7c9fcf8d0_36 .array/port v000001e7c9fcf8d0, 36;
v000001e7c9fcf8d0_37 .array/port v000001e7c9fcf8d0, 37;
v000001e7c9fcf8d0_38 .array/port v000001e7c9fcf8d0, 38;
E_000001e7c9ee87b0/9 .event anyedge, v000001e7c9fcf8d0_35, v000001e7c9fcf8d0_36, v000001e7c9fcf8d0_37, v000001e7c9fcf8d0_38;
v000001e7c9fcf8d0_39 .array/port v000001e7c9fcf8d0, 39;
v000001e7c9fcf8d0_40 .array/port v000001e7c9fcf8d0, 40;
v000001e7c9fcf8d0_41 .array/port v000001e7c9fcf8d0, 41;
v000001e7c9fcf8d0_42 .array/port v000001e7c9fcf8d0, 42;
E_000001e7c9ee87b0/10 .event anyedge, v000001e7c9fcf8d0_39, v000001e7c9fcf8d0_40, v000001e7c9fcf8d0_41, v000001e7c9fcf8d0_42;
v000001e7c9fcf8d0_43 .array/port v000001e7c9fcf8d0, 43;
v000001e7c9fcf8d0_44 .array/port v000001e7c9fcf8d0, 44;
v000001e7c9fcf8d0_45 .array/port v000001e7c9fcf8d0, 45;
v000001e7c9fcf8d0_46 .array/port v000001e7c9fcf8d0, 46;
E_000001e7c9ee87b0/11 .event anyedge, v000001e7c9fcf8d0_43, v000001e7c9fcf8d0_44, v000001e7c9fcf8d0_45, v000001e7c9fcf8d0_46;
v000001e7c9fcf8d0_47 .array/port v000001e7c9fcf8d0, 47;
v000001e7c9fcf8d0_48 .array/port v000001e7c9fcf8d0, 48;
v000001e7c9fcf8d0_49 .array/port v000001e7c9fcf8d0, 49;
v000001e7c9fcf8d0_50 .array/port v000001e7c9fcf8d0, 50;
E_000001e7c9ee87b0/12 .event anyedge, v000001e7c9fcf8d0_47, v000001e7c9fcf8d0_48, v000001e7c9fcf8d0_49, v000001e7c9fcf8d0_50;
v000001e7c9fcf8d0_51 .array/port v000001e7c9fcf8d0, 51;
v000001e7c9fcf8d0_52 .array/port v000001e7c9fcf8d0, 52;
v000001e7c9fcf8d0_53 .array/port v000001e7c9fcf8d0, 53;
v000001e7c9fcf8d0_54 .array/port v000001e7c9fcf8d0, 54;
E_000001e7c9ee87b0/13 .event anyedge, v000001e7c9fcf8d0_51, v000001e7c9fcf8d0_52, v000001e7c9fcf8d0_53, v000001e7c9fcf8d0_54;
v000001e7c9fcf8d0_55 .array/port v000001e7c9fcf8d0, 55;
v000001e7c9fcf8d0_56 .array/port v000001e7c9fcf8d0, 56;
v000001e7c9fcf8d0_57 .array/port v000001e7c9fcf8d0, 57;
v000001e7c9fcf8d0_58 .array/port v000001e7c9fcf8d0, 58;
E_000001e7c9ee87b0/14 .event anyedge, v000001e7c9fcf8d0_55, v000001e7c9fcf8d0_56, v000001e7c9fcf8d0_57, v000001e7c9fcf8d0_58;
v000001e7c9fcf8d0_59 .array/port v000001e7c9fcf8d0, 59;
v000001e7c9fcf8d0_60 .array/port v000001e7c9fcf8d0, 60;
v000001e7c9fcf8d0_61 .array/port v000001e7c9fcf8d0, 61;
v000001e7c9fcf8d0_62 .array/port v000001e7c9fcf8d0, 62;
E_000001e7c9ee87b0/15 .event anyedge, v000001e7c9fcf8d0_59, v000001e7c9fcf8d0_60, v000001e7c9fcf8d0_61, v000001e7c9fcf8d0_62;
v000001e7c9fcf8d0_63 .array/port v000001e7c9fcf8d0, 63;
v000001e7c9fcf8d0_64 .array/port v000001e7c9fcf8d0, 64;
v000001e7c9fcf8d0_65 .array/port v000001e7c9fcf8d0, 65;
v000001e7c9fcf8d0_66 .array/port v000001e7c9fcf8d0, 66;
E_000001e7c9ee87b0/16 .event anyedge, v000001e7c9fcf8d0_63, v000001e7c9fcf8d0_64, v000001e7c9fcf8d0_65, v000001e7c9fcf8d0_66;
v000001e7c9fcf8d0_67 .array/port v000001e7c9fcf8d0, 67;
v000001e7c9fcf8d0_68 .array/port v000001e7c9fcf8d0, 68;
v000001e7c9fcf8d0_69 .array/port v000001e7c9fcf8d0, 69;
v000001e7c9fcf8d0_70 .array/port v000001e7c9fcf8d0, 70;
E_000001e7c9ee87b0/17 .event anyedge, v000001e7c9fcf8d0_67, v000001e7c9fcf8d0_68, v000001e7c9fcf8d0_69, v000001e7c9fcf8d0_70;
v000001e7c9fcf8d0_71 .array/port v000001e7c9fcf8d0, 71;
v000001e7c9fcf8d0_72 .array/port v000001e7c9fcf8d0, 72;
v000001e7c9fcf8d0_73 .array/port v000001e7c9fcf8d0, 73;
v000001e7c9fcf8d0_74 .array/port v000001e7c9fcf8d0, 74;
E_000001e7c9ee87b0/18 .event anyedge, v000001e7c9fcf8d0_71, v000001e7c9fcf8d0_72, v000001e7c9fcf8d0_73, v000001e7c9fcf8d0_74;
v000001e7c9fcf8d0_75 .array/port v000001e7c9fcf8d0, 75;
v000001e7c9fcf8d0_76 .array/port v000001e7c9fcf8d0, 76;
v000001e7c9fcf8d0_77 .array/port v000001e7c9fcf8d0, 77;
v000001e7c9fcf8d0_78 .array/port v000001e7c9fcf8d0, 78;
E_000001e7c9ee87b0/19 .event anyedge, v000001e7c9fcf8d0_75, v000001e7c9fcf8d0_76, v000001e7c9fcf8d0_77, v000001e7c9fcf8d0_78;
v000001e7c9fcf8d0_79 .array/port v000001e7c9fcf8d0, 79;
v000001e7c9fcf8d0_80 .array/port v000001e7c9fcf8d0, 80;
v000001e7c9fcf8d0_81 .array/port v000001e7c9fcf8d0, 81;
v000001e7c9fcf8d0_82 .array/port v000001e7c9fcf8d0, 82;
E_000001e7c9ee87b0/20 .event anyedge, v000001e7c9fcf8d0_79, v000001e7c9fcf8d0_80, v000001e7c9fcf8d0_81, v000001e7c9fcf8d0_82;
v000001e7c9fcf8d0_83 .array/port v000001e7c9fcf8d0, 83;
v000001e7c9fcf8d0_84 .array/port v000001e7c9fcf8d0, 84;
E_000001e7c9ee87b0/21 .event anyedge, v000001e7c9fcf8d0_83, v000001e7c9fcf8d0_84;
E_000001e7c9ee87b0 .event/or E_000001e7c9ee87b0/0, E_000001e7c9ee87b0/1, E_000001e7c9ee87b0/2, E_000001e7c9ee87b0/3, E_000001e7c9ee87b0/4, E_000001e7c9ee87b0/5, E_000001e7c9ee87b0/6, E_000001e7c9ee87b0/7, E_000001e7c9ee87b0/8, E_000001e7c9ee87b0/9, E_000001e7c9ee87b0/10, E_000001e7c9ee87b0/11, E_000001e7c9ee87b0/12, E_000001e7c9ee87b0/13, E_000001e7c9ee87b0/14, E_000001e7c9ee87b0/15, E_000001e7c9ee87b0/16, E_000001e7c9ee87b0/17, E_000001e7c9ee87b0/18, E_000001e7c9ee87b0/19, E_000001e7c9ee87b0/20, E_000001e7c9ee87b0/21;
S_000001e7c9e57580 .scope module, "u_EX_MEM_Register" "EX_MEM_Register" 3 165, 9 17 0, S_000001e7c9f02d70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "ALUOut";
    .port_info 3 /INPUT 32 "WriteDataE";
    .port_info 4 /INPUT 5 "WriteRegE";
    .port_info 5 /INPUT 1 "Zero";
    .port_info 6 /OUTPUT 32 "ALUOutM";
    .port_info 7 /OUTPUT 32 "WriteDataM";
    .port_info 8 /OUTPUT 5 "WriteRegM";
    .port_info 9 /OUTPUT 1 "ZeroM";
    .port_info 10 /INPUT 1 "RegWriteE";
    .port_info 11 /INPUT 1 "MemtoRegE";
    .port_info 12 /INPUT 1 "MemWriteE";
    .port_info 13 /OUTPUT 1 "RegWriteM";
    .port_info 14 /OUTPUT 1 "MemtoRegM";
    .port_info 15 /OUTPUT 1 "MemWriteM";
v000001e7c9fcebb0_0 .net "ALUOut", 31 0, v000001e7c9ef70e0_0;  alias, 1 drivers
v000001e7c9fce430_0 .var "ALUOutM", 31 0;
v000001e7c9fcecf0_0 .net "MemWriteE", 0 0, v000001e7c9fd1ca0_0;  alias, 1 drivers
v000001e7c9fcee30_0 .var "MemWriteM", 0 0;
v000001e7c9fceed0_0 .net "MemtoRegE", 0 0, v000001e7c9fd17a0_0;  alias, 1 drivers
v000001e7c9fcef70_0 .var "MemtoRegM", 0 0;
v000001e7c9fcf970_0 .net "RegWriteE", 0 0, v000001e7c9fd13e0_0;  alias, 1 drivers
v000001e7c9fcfa10_0 .var "RegWriteM", 0 0;
v000001e7c9fd1d40_0 .net "WriteDataE", 31 0, v000001e7c9ef6be0_0;  alias, 1 drivers
v000001e7c9fd1340_0 .var "WriteDataM", 31 0;
v000001e7c9fd0940_0 .net "WriteRegE", 4 0, L_000001e7c9fd9740;  alias, 1 drivers
v000001e7c9fd1de0_0 .var "WriteRegM", 4 0;
v000001e7c9fd01c0_0 .net "Zero", 0 0, L_000001e7ca03b0b0;  alias, 1 drivers
v000001e7c9fd1e80_0 .var "ZeroM", 0 0;
v000001e7c9fd0f80_0 .net "clk", 0 0, v000001e7c9fd94c0_0;  alias, 1 drivers
v000001e7c9fd0ee0_0 .net "rst_n", 0 0, v000001e7c9fd9240_0;  alias, 1 drivers
E_000001e7c9ee84b0/0 .event negedge, v000001e7c9fce570_0;
E_000001e7c9ee84b0/1 .event posedge, v000001e7c9fce930_0;
E_000001e7c9ee84b0 .event/or E_000001e7c9ee84b0/0, E_000001e7c9ee84b0/1;
S_000001e7c9eb60b0 .scope module, "u_Forward_Unit" "Forward_Unit" 3 211, 10 17 0, S_000001e7c9f02d70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "rst_n";
    .port_info 1 /INPUT 5 "RsE";
    .port_info 2 /INPUT 5 "RtE";
    .port_info 3 /INPUT 5 "RsD";
    .port_info 4 /INPUT 5 "RtD";
    .port_info 5 /INPUT 5 "WriteRegM";
    .port_info 6 /INPUT 5 "WriteRegW";
    .port_info 7 /INPUT 1 "RegWriteM";
    .port_info 8 /INPUT 1 "RegWriteW";
    .port_info 9 /OUTPUT 2 "ForwardAE";
    .port_info 10 /OUTPUT 2 "ForwardBE";
    .port_info 11 /OUTPUT 1 "ForwardAD";
    .port_info 12 /OUTPUT 1 "ForwardBD";
v000001e7c9fd1a20_0 .var "ForwardAD", 0 0;
v000001e7c9fd1700_0 .var "ForwardAE", 1 0;
v000001e7c9fd06c0_0 .var "ForwardBD", 0 0;
v000001e7c9fd0da0_0 .var "ForwardBE", 1 0;
v000001e7c9fd0760_0 .net "RegWriteM", 0 0, v000001e7c9fcfa10_0;  alias, 1 drivers
v000001e7c9fd0b20_0 .net "RegWriteW", 0 0, v000001e7c9fd3670_0;  alias, 1 drivers
v000001e7c9fd1480_0 .net "RsD", 4 0, L_000001e7ca03b3d0;  1 drivers
v000001e7c9fd0260_0 .net "RsE", 4 0, v000001e7c9fd0a80_0;  alias, 1 drivers
v000001e7c9fd1980_0 .net "RtD", 4 0, L_000001e7ca03ad90;  1 drivers
v000001e7c9fd1660_0 .net "RtE", 4 0, v000001e7c9fd0bc0_0;  alias, 1 drivers
v000001e7c9fd0800_0 .net "WriteRegM", 4 0, v000001e7c9fd1de0_0;  alias, 1 drivers
v000001e7c9fd1ac0_0 .net "WriteRegW", 4 0, v000001e7c9fd3850_0;  alias, 1 drivers
v000001e7c9fd1200_0 .net "rst_n", 0 0, v000001e7c9fd9240_0;  alias, 1 drivers
E_000001e7c9ee8230 .event anyedge, v000001e7c9fce570_0, v000001e7c9fd1980_0, v000001e7c9fd1de0_0, v000001e7c9fcfa10_0;
E_000001e7c9ee84f0 .event anyedge, v000001e7c9fce570_0, v000001e7c9fd1480_0, v000001e7c9fd1de0_0, v000001e7c9fcfa10_0;
E_000001e7c9ee8530/0 .event anyedge, v000001e7c9fce570_0, v000001e7c9fd1660_0, v000001e7c9fd1de0_0, v000001e7c9fcfa10_0;
E_000001e7c9ee8530/1 .event anyedge, v000001e7c9fd1ac0_0, v000001e7c9fd0b20_0;
E_000001e7c9ee8530 .event/or E_000001e7c9ee8530/0, E_000001e7c9ee8530/1;
E_000001e7c9eeae70/0 .event anyedge, v000001e7c9fce570_0, v000001e7c9fd0260_0, v000001e7c9fd1de0_0, v000001e7c9fcfa10_0;
E_000001e7c9eeae70/1 .event anyedge, v000001e7c9fd1ac0_0, v000001e7c9fd0b20_0;
E_000001e7c9eeae70 .event/or E_000001e7c9eeae70/0, E_000001e7c9eeae70/1;
S_000001e7c9eb6240 .scope module, "u_ID_EX_Register" "ID_EX_Register" 3 110, 11 17 0, S_000001e7c9f02d70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "RD1";
    .port_info 3 /INPUT 32 "RD2";
    .port_info 4 /INPUT 5 "Rt";
    .port_info 5 /INPUT 5 "Rs";
    .port_info 6 /INPUT 5 "Rd";
    .port_info 7 /INPUT 32 "SignImm";
    .port_info 8 /INPUT 32 "PCPlus4D";
    .port_info 9 /OUTPUT 32 "RD1E";
    .port_info 10 /OUTPUT 32 "RD2E";
    .port_info 11 /OUTPUT 5 "RtE";
    .port_info 12 /OUTPUT 5 "RsE";
    .port_info 13 /OUTPUT 5 "RdE";
    .port_info 14 /OUTPUT 32 "SignImmE";
    .port_info 15 /OUTPUT 32 "PCPlus4E";
    .port_info 16 /INPUT 1 "RegWriteD";
    .port_info 17 /INPUT 1 "MemtoRegD";
    .port_info 18 /INPUT 1 "MemWriteD";
    .port_info 19 /INPUT 1 "RegDstD";
    .port_info 20 /INPUT 1 "ALUSrcD";
    .port_info 21 /INPUT 1 "FlushE";
    .port_info 22 /INPUT 3 "ALUControlD";
    .port_info 23 /OUTPUT 1 "RegWriteE";
    .port_info 24 /OUTPUT 1 "MemtoRegE";
    .port_info 25 /OUTPUT 1 "MemWriteE";
    .port_info 26 /OUTPUT 1 "RegDstE";
    .port_info 27 /OUTPUT 1 "ALUSrcE";
    .port_info 28 /OUTPUT 3 "ALUControlE";
v000001e7c9fd0080_0 .net "ALUControlD", 2 0, v000001e7c9fcf5b0_0;  alias, 1 drivers
v000001e7c9fd1b60_0 .var "ALUControlE", 2 0;
v000001e7c9fd1f20_0 .net "ALUSrcD", 0 0, v000001e7c9fcfdd0_0;  alias, 1 drivers
v000001e7c9fd0300_0 .var "ALUSrcE", 0 0;
v000001e7c9fd0120_0 .net "FlushE", 0 0, v000001e7c9fd5360_0;  alias, 1 drivers
v000001e7c9fd1020_0 .net "MemWriteD", 0 0, v000001e7c9fce4d0_0;  alias, 1 drivers
v000001e7c9fd1ca0_0 .var "MemWriteE", 0 0;
v000001e7c9fd0e40_0 .net "MemtoRegD", 0 0, v000001e7c9fcf510_0;  alias, 1 drivers
v000001e7c9fd17a0_0 .var "MemtoRegE", 0 0;
v000001e7c9fd10c0_0 .net "PCPlus4D", 31 0, v000001e7c9fd3990_0;  alias, 1 drivers
v000001e7c9fd0440_0 .var "PCPlus4E", 31 0;
v000001e7c9fd03a0_0 .net "RD1", 31 0, L_000001e7c9efdcb0;  alias, 1 drivers
v000001e7c9fd04e0_0 .var "RD1E", 31 0;
v000001e7c9fd0580_0 .net "RD2", 31 0, L_000001e7c9efde00;  alias, 1 drivers
v000001e7c9fd1840_0 .var "RD2E", 31 0;
v000001e7c9fd1c00_0 .net "Rd", 4 0, L_000001e7ca03b650;  1 drivers
v000001e7c9fd0620_0 .var "RdE", 4 0;
v000001e7c9fd08a0_0 .net "RegDstD", 0 0, v000001e7c9fcf650_0;  alias, 1 drivers
v000001e7c9fd1160_0 .var "RegDstE", 0 0;
v000001e7c9fd12a0_0 .net "RegWriteD", 0 0, v000001e7c9fcf0b0_0;  alias, 1 drivers
v000001e7c9fd13e0_0 .var "RegWriteE", 0 0;
v000001e7c9fd09e0_0 .net "Rs", 4 0, L_000001e7ca03bdd0;  1 drivers
v000001e7c9fd0a80_0 .var "RsE", 4 0;
v000001e7c9fd1520_0 .net "Rt", 4 0, L_000001e7ca03ac50;  1 drivers
v000001e7c9fd0bc0_0 .var "RtE", 4 0;
v000001e7c9fd0c60_0 .net "SignImm", 31 0, L_000001e7ca03acf0;  alias, 1 drivers
v000001e7c9fd0d00_0 .var "SignImmE", 31 0;
v000001e7c9fd15c0_0 .net "clk", 0 0, v000001e7c9fd94c0_0;  alias, 1 drivers
v000001e7c9fd18e0_0 .net "rst_n", 0 0, v000001e7c9fd9240_0;  alias, 1 drivers
S_000001e7c9e751f0 .scope module, "u_IF_ID_Register" "IF_ID_Register" 3 68, 12 17 0, S_000001e7c9f02d70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "StallD";
    .port_info 3 /INPUT 1 "PCSrcD";
    .port_info 4 /INPUT 1 "JumpD";
    .port_info 5 /INPUT 32 "PCPlus4F";
    .port_info 6 /INPUT 32 "Instr";
    .port_info 7 /OUTPUT 32 "PCPlus4D";
    .port_info 8 /OUTPUT 32 "InstrD";
v000001e7c9fd3490_0 .net "Instr", 31 0, L_000001e7c9fd88e0;  alias, 1 drivers
v000001e7c9fd2d10_0 .var "InstrD", 31 0;
v000001e7c9fd2ef0_0 .net "JumpD", 0 0, v000001e7c9fce390_0;  alias, 1 drivers
v000001e7c9fd3990_0 .var "PCPlus4D", 31 0;
v000001e7c9fd3b70_0 .net "PCPlus4F", 31 0, L_000001e7c9efdaf0;  alias, 1 drivers
v000001e7c9fd2a90_0 .net "PCSrcD", 0 0, L_000001e7c9eb5ae0;  alias, 1 drivers
v000001e7c9fd2c70_0 .net "StallD", 0 0, v000001e7c9fd5180_0;  alias, 1 drivers
v000001e7c9fd3cb0_0 .net "clk", 0 0, v000001e7c9fd94c0_0;  alias, 1 drivers
v000001e7c9fd33f0_0 .net "rst_n", 0 0, v000001e7c9fd9240_0;  alias, 1 drivers
S_000001e7c9e91800 .scope module, "u_Imm_Sign_Extend" "Imm_Sign_Extend" 3 105, 13 18 0, S_000001e7c9f02d70;
 .timescale -12 -12;
    .port_info 0 /INPUT 16 "Immediate";
    .port_info 1 /OUTPUT 32 "SignImm";
v000001e7c9fd2450_0 .net "Immediate", 15 0, L_000001e7ca03aed0;  1 drivers
v000001e7c9fd23b0_0 .net "SignImm", 31 0, L_000001e7ca03acf0;  alias, 1 drivers
v000001e7c9fd32b0_0 .net *"_ivl_1", 0 0, L_000001e7c9fd9100;  1 drivers
v000001e7c9fd3a30_0 .net *"_ivl_2", 15 0, L_000001e7c9fd91a0;  1 drivers
L_000001e7c9fd9100 .part L_000001e7ca03aed0, 15, 1;
LS_000001e7c9fd91a0_0_0 .concat [ 1 1 1 1], L_000001e7c9fd9100, L_000001e7c9fd9100, L_000001e7c9fd9100, L_000001e7c9fd9100;
LS_000001e7c9fd91a0_0_4 .concat [ 1 1 1 1], L_000001e7c9fd9100, L_000001e7c9fd9100, L_000001e7c9fd9100, L_000001e7c9fd9100;
LS_000001e7c9fd91a0_0_8 .concat [ 1 1 1 1], L_000001e7c9fd9100, L_000001e7c9fd9100, L_000001e7c9fd9100, L_000001e7c9fd9100;
LS_000001e7c9fd91a0_0_12 .concat [ 1 1 1 1], L_000001e7c9fd9100, L_000001e7c9fd9100, L_000001e7c9fd9100, L_000001e7c9fd9100;
L_000001e7c9fd91a0 .concat [ 4 4 4 4], LS_000001e7c9fd91a0_0_0, LS_000001e7c9fd91a0_0_4, LS_000001e7c9fd91a0_0_8, LS_000001e7c9fd91a0_0_12;
L_000001e7ca03acf0 .concat [ 16 16 0 0], L_000001e7ca03aed0, L_000001e7c9fd91a0;
S_000001e7c9e91990 .scope module, "u_Instr_Memory" "Instr_Memory" 3 63, 14 18 0, S_000001e7c9f02d70;
 .timescale -12 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /OUTPUT 32 "RD";
v000001e7c9fd21d0_0 .net "A", 31 0, v000001e7c9fd2630_0;  alias, 1 drivers
v000001e7c9fd3c10 .array "Instr_Reg", 0 71, 7 0;
v000001e7c9fd2b30_0 .net "RD", 31 0, L_000001e7c9fd88e0;  alias, 1 drivers
v000001e7c9fd2950_0 .net *"_ivl_0", 7 0, L_000001e7c9fd97e0;  1 drivers
v000001e7c9fd3530_0 .net *"_ivl_10", 7 0, L_000001e7c9fd9ce0;  1 drivers
v000001e7c9fd35d0_0 .net *"_ivl_12", 7 0, L_000001e7c9fd9e20;  1 drivers
L_000001e7c9fda160 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000001e7c9fd24f0_0 .net/2u *"_ivl_14", 31 0, L_000001e7c9fda160;  1 drivers
v000001e7c9fd3030_0 .net *"_ivl_16", 31 0, L_000001e7c9fd9ec0;  1 drivers
v000001e7c9fd2bd0_0 .net *"_ivl_18", 7 0, L_000001e7c9fd80c0;  1 drivers
v000001e7c9fd2f90_0 .net *"_ivl_2", 7 0, L_000001e7c9fd9d80;  1 drivers
v000001e7c9fd3710_0 .net *"_ivl_20", 7 0, L_000001e7c9fd82a0;  1 drivers
L_000001e7c9fda1a8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v000001e7c9fd3170_0 .net/2u *"_ivl_22", 31 0, L_000001e7c9fda1a8;  1 drivers
v000001e7c9fd2130_0 .net *"_ivl_24", 31 0, L_000001e7c9fd8340;  1 drivers
v000001e7c9fd30d0_0 .net *"_ivl_26", 7 0, L_000001e7c9fd8480;  1 drivers
v000001e7c9fd3210_0 .net *"_ivl_4", 7 0, L_000001e7c9fd8840;  1 drivers
L_000001e7c9fda118 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e7c9fd2db0_0 .net/2u *"_ivl_6", 31 0, L_000001e7c9fda118;  1 drivers
v000001e7c9fd26d0_0 .net *"_ivl_8", 31 0, L_000001e7c9fd9ba0;  1 drivers
L_000001e7c9fd97e0 .array/port v000001e7c9fd3c10, v000001e7c9fd2630_0;
L_000001e7c9fd9d80 .concat [ 8 0 0 0], L_000001e7c9fd97e0;
L_000001e7c9fd8840 .array/port v000001e7c9fd3c10, L_000001e7c9fd9ba0;
L_000001e7c9fd9ba0 .arith/sum 32, v000001e7c9fd2630_0, L_000001e7c9fda118;
L_000001e7c9fd9ce0 .concat [ 8 0 0 0], L_000001e7c9fd8840;
L_000001e7c9fd9e20 .array/port v000001e7c9fd3c10, L_000001e7c9fd9ec0;
L_000001e7c9fd9ec0 .arith/sum 32, v000001e7c9fd2630_0, L_000001e7c9fda160;
L_000001e7c9fd80c0 .concat [ 8 0 0 0], L_000001e7c9fd9e20;
L_000001e7c9fd82a0 .array/port v000001e7c9fd3c10, L_000001e7c9fd8340;
L_000001e7c9fd8340 .arith/sum 32, v000001e7c9fd2630_0, L_000001e7c9fda1a8;
L_000001e7c9fd8480 .concat [ 8 0 0 0], L_000001e7c9fd82a0;
L_000001e7c9fd88e0 .concat [ 8 8 8 8], L_000001e7c9fd8480, L_000001e7c9fd80c0, L_000001e7c9fd9ce0, L_000001e7c9fd9d80;
S_000001e7c9e937d0 .scope module, "u_MEM_WB_Register" "MEM_WB_Register" 3 194, 15 17 0, S_000001e7c9f02d70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "ReadDataM";
    .port_info 3 /INPUT 32 "ALUOutM";
    .port_info 4 /INPUT 5 "WriteRegM";
    .port_info 5 /OUTPUT 32 "ReadDataW";
    .port_info 6 /OUTPUT 32 "ALUOutW";
    .port_info 7 /OUTPUT 5 "WriteRegW";
    .port_info 8 /INPUT 1 "RegWriteM";
    .port_info 9 /INPUT 1 "MemtoRegM";
    .port_info 10 /OUTPUT 1 "RegWriteW";
    .port_info 11 /OUTPUT 1 "MemtoRegW";
v000001e7c9fd38f0_0 .net "ALUOutM", 31 0, v000001e7c9fce430_0;  alias, 1 drivers
v000001e7c9fd29f0_0 .var "ALUOutW", 31 0;
v000001e7c9fd2e50_0 .net "MemtoRegM", 0 0, v000001e7c9fcef70_0;  alias, 1 drivers
v000001e7c9fd3350_0 .var "MemtoRegW", 0 0;
v000001e7c9fd2270_0 .net "ReadDataM", 31 0, v000001e7c9fce750_0;  alias, 1 drivers
v000001e7c9fd3df0_0 .var "ReadDataW", 31 0;
v000001e7c9fd3e90_0 .net "RegWriteM", 0 0, v000001e7c9fcfa10_0;  alias, 1 drivers
v000001e7c9fd3670_0 .var "RegWriteW", 0 0;
v000001e7c9fd37b0_0 .net "WriteRegM", 4 0, v000001e7c9fd1de0_0;  alias, 1 drivers
v000001e7c9fd3850_0 .var "WriteRegW", 4 0;
v000001e7c9fd3ad0_0 .net "clk", 0 0, v000001e7c9fd94c0_0;  alias, 1 drivers
v000001e7c9fd3f30_0 .net "rst_n", 0 0, v000001e7c9fd9240_0;  alias, 1 drivers
S_000001e7c9e93960 .scope module, "u_PC_Counter" "PC_Counter" 3 51, 16 17 0, S_000001e7c9f02d70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "PCSrcD";
    .port_info 3 /INPUT 1 "StallF";
    .port_info 4 /INPUT 32 "PCBranchD";
    .port_info 5 /INPUT 1 "JumpD";
    .port_info 6 /INPUT 26 "InstrD_Low25Bit";
    .port_info 7 /OUTPUT 32 "PCPlus4F";
    .port_info 8 /OUTPUT 32 "PC";
L_000001e7c9efdaf0 .functor BUFZ 32, L_000001e7c9fd8700, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e7c9fd2310_0 .net "InstrD_Low25Bit", 25 0, L_000001e7c9fd87a0;  1 drivers
v000001e7c9fd2590_0 .net "JumpD", 0 0, v000001e7c9fce390_0;  alias, 1 drivers
v000001e7c9fd2630_0 .var "PC", 31 0;
v000001e7c9fd2770_0 .net "PCBranchD", 31 0, L_000001e7ca03a250;  alias, 1 drivers
v000001e7c9fd2810_0 .net "PCPlus4", 31 0, L_000001e7c9fd8700;  1 drivers
v000001e7c9fd28b0_0 .net "PCPlus4F", 31 0, L_000001e7c9efdaf0;  alias, 1 drivers
v000001e7c9fd45a0_0 .net "PCSrcD", 0 0, L_000001e7c9eb5ae0;  alias, 1 drivers
v000001e7c9fd5220_0 .net "PC_Jump", 31 0, L_000001e7c9fd8a20;  1 drivers
v000001e7c9fd5900_0 .net "PC_Next", 31 0, L_000001e7c9fd8d40;  1 drivers
v000001e7c9fd4140_0 .net "PC_Next_or_Jump", 31 0, L_000001e7c9fd92e0;  1 drivers
v000001e7c9fd5ae0_0 .net "StallF", 0 0, v000001e7c9fd4820_0;  alias, 1 drivers
L_000001e7c9fda0d0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001e7c9fd5040_0 .net/2u *"_ivl_12", 31 0, L_000001e7c9fda0d0;  1 drivers
v000001e7c9fd4b40_0 .net *"_ivl_3", 3 0, L_000001e7c9fd8f20;  1 drivers
v000001e7c9fd41e0_0 .net *"_ivl_4", 3 0, L_000001e7c9fd8520;  1 drivers
v000001e7c9fd4280_0 .net *"_ivl_6", 25 0, L_000001e7c9fd8160;  1 drivers
L_000001e7c9fda088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e7c9fd4dc0_0 .net/2u *"_ivl_8", 1 0, L_000001e7c9fda088;  1 drivers
v000001e7c9fd4be0_0 .net "clk", 0 0, v000001e7c9fd94c0_0;  alias, 1 drivers
v000001e7c9fd4f00_0 .net "rst_n", 0 0, v000001e7c9fd9240_0;  alias, 1 drivers
L_000001e7c9fd8d40 .functor MUXZ 32, L_000001e7c9efdaf0, L_000001e7ca03a250, L_000001e7c9eb5ae0, C4<>;
L_000001e7c9fd8f20 .part L_000001e7c9efdaf0, 28, 4;
L_000001e7c9fd8520 .concat [ 4 0 0 0], L_000001e7c9fd8f20;
L_000001e7c9fd8160 .concat [ 26 0 0 0], L_000001e7c9fd87a0;
L_000001e7c9fd8a20 .concat [ 2 26 4 0], L_000001e7c9fda088, L_000001e7c9fd8160, L_000001e7c9fd8520;
L_000001e7c9fd8700 .arith/sum 32, v000001e7c9fd2630_0, L_000001e7c9fda0d0;
L_000001e7c9fd92e0 .functor MUXZ 32, L_000001e7c9fd8d40, L_000001e7c9fd8a20, v000001e7c9fce390_0, C4<>;
S_000001e7c9eb68e0 .scope module, "u_Reg_File" "Reg_File" 3 93, 17 18 0, S_000001e7c9f02d70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 5 "A1";
    .port_info 3 /INPUT 5 "A2";
    .port_info 4 /INPUT 5 "A3";
    .port_info 5 /INPUT 1 "RegWrite";
    .port_info 6 /INPUT 32 "WD3";
    .port_info 7 /OUTPUT 32 "RD2";
    .port_info 8 /OUTPUT 32 "RD1";
L_000001e7c9efdcb0 .functor BUFZ 32, L_000001e7c9fd8ac0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e7c9efde00 .functor BUFZ 32, L_000001e7c9fd9060, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e7c9fd5ea0_0 .net "A1", 4 0, L_000001e7c9fd8de0;  1 drivers
v000001e7c9fd59a0_0 .net "A2", 4 0, L_000001e7c9fd8fc0;  1 drivers
v000001e7c9fd52c0_0 .net "A3", 4 0, v000001e7c9fd3850_0;  alias, 1 drivers
v000001e7c9fd4e60_0 .net "RD1", 31 0, L_000001e7c9efdcb0;  alias, 1 drivers
v000001e7c9fd4640_0 .net "RD2", 31 0, L_000001e7c9efde00;  alias, 1 drivers
v000001e7c9fd54a0 .array "ROM", 0 31, 31 0;
v000001e7c9fd4d20_0 .net "RegWrite", 0 0, v000001e7c9fd3670_0;  alias, 1 drivers
v000001e7c9fd5d60_0 .net "WD3", 31 0, L_000001e7c9fd96a0;  alias, 1 drivers
v000001e7c9fd4320_0 .net *"_ivl_0", 31 0, L_000001e7c9fd8ac0;  1 drivers
v000001e7c9fd4960_0 .net *"_ivl_10", 6 0, L_000001e7c9fd8c00;  1 drivers
L_000001e7c9fda238 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e7c9fd5e00_0 .net *"_ivl_13", 1 0, L_000001e7c9fda238;  1 drivers
v000001e7c9fd43c0_0 .net *"_ivl_2", 6 0, L_000001e7c9fd8b60;  1 drivers
L_000001e7c9fda1f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e7c9fd55e0_0 .net *"_ivl_5", 1 0, L_000001e7c9fda1f0;  1 drivers
v000001e7c9fd4fa0_0 .net *"_ivl_8", 31 0, L_000001e7c9fd9060;  1 drivers
v000001e7c9fd4aa0_0 .net "clk", 0 0, v000001e7c9fd94c0_0;  alias, 1 drivers
v000001e7c9fd50e0_0 .net "rst_n", 0 0, v000001e7c9fd9240_0;  alias, 1 drivers
E_000001e7c9eeaaf0 .event negedge, v000001e7c9fce930_0;
L_000001e7c9fd8ac0 .array/port v000001e7c9fd54a0, L_000001e7c9fd8b60;
L_000001e7c9fd8b60 .concat [ 5 2 0 0], L_000001e7c9fd8de0, L_000001e7c9fda1f0;
L_000001e7c9fd9060 .array/port v000001e7c9fd54a0, L_000001e7c9fd8c00;
L_000001e7c9fd8c00 .concat [ 5 2 0 0], L_000001e7c9fd8fc0, L_000001e7c9fda238;
S_000001e7c9eb6a70 .scope module, "u_Stall_Unit" "Stall_Unit" 3 227, 18 17 0, S_000001e7c9f02d70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 5 "RsD";
    .port_info 3 /INPUT 5 "RtD";
    .port_info 4 /INPUT 5 "RtE";
    .port_info 5 /INPUT 5 "WriteRegE";
    .port_info 6 /INPUT 5 "WriteRegM";
    .port_info 7 /INPUT 1 "RegWriteE";
    .port_info 8 /INPUT 1 "MemtoRegE";
    .port_info 9 /INPUT 1 "MemtoRegM";
    .port_info 10 /INPUT 1 "BranchD";
    .port_info 11 /OUTPUT 1 "FlushE";
    .port_info 12 /OUTPUT 1 "StallD";
    .port_info 13 /OUTPUT 1 "StallF";
L_000001e7c9efdfc0 .functor AND 1, v000001e7c9fce250_0, v000001e7c9fd13e0_0, C4<1>, C4<1>;
L_000001e7c9efd0e0 .functor OR 1, L_000001e7ca03af70, L_000001e7ca03a930, C4<0>, C4<0>;
L_000001e7c9efd150 .functor AND 1, L_000001e7c9efdfc0, L_000001e7c9efd0e0, C4<1>, C4<1>;
L_000001e7c9efd310 .functor AND 1, v000001e7c9fce250_0, v000001e7c9fcef70_0, C4<1>, C4<1>;
L_000001e7c9efd380 .functor OR 1, L_000001e7ca03ba10, L_000001e7ca03bb50, C4<0>, C4<0>;
L_000001e7c9ec7d00 .functor AND 1, L_000001e7c9efd310, L_000001e7c9efd380, C4<1>, C4<1>;
L_000001e7c9ec7d70 .functor OR 1, L_000001e7c9efd150, L_000001e7c9ec7d00, C4<0>, C4<0>;
L_000001e7c9ec7210 .functor OR 1, L_000001e7ca03bf10, L_000001e7ca03b5b0, C4<0>, C4<0>;
L_000001e7c9eb5a70 .functor AND 1, L_000001e7c9ec7210, v000001e7c9fd17a0_0, C4<1>, C4<1>;
v000001e7c9fd5a40_0 .net "BranchD", 0 0, v000001e7c9fce250_0;  alias, 1 drivers
v000001e7c9fd5360_0 .var "FlushE", 0 0;
v000001e7c9fd5680_0 .net "MemtoRegE", 0 0, v000001e7c9fd17a0_0;  alias, 1 drivers
v000001e7c9fd5400_0 .net "MemtoRegM", 0 0, v000001e7c9fcef70_0;  alias, 1 drivers
v000001e7c9fd4460_0 .net "RegWriteE", 0 0, v000001e7c9fd13e0_0;  alias, 1 drivers
v000001e7c9fd5b80_0 .net "RsD", 4 0, L_000001e7ca03bfb0;  1 drivers
v000001e7c9fd46e0_0 .net "RtD", 4 0, L_000001e7ca03b010;  1 drivers
v000001e7c9fd4780_0 .net "RtE", 4 0, v000001e7c9fd0bc0_0;  alias, 1 drivers
v000001e7c9fd5180_0 .var "StallD", 0 0;
v000001e7c9fd4820_0 .var "StallF", 0 0;
v000001e7c9fd48c0_0 .net "WriteRegE", 4 0, L_000001e7c9fd9740;  alias, 1 drivers
v000001e7c9fd5540_0 .net "WriteRegM", 4 0, v000001e7c9fd1de0_0;  alias, 1 drivers
v000001e7c9fd5f40_0 .net *"_ivl_1", 0 0, L_000001e7c9efdfc0;  1 drivers
v000001e7c9fd5720_0 .net *"_ivl_11", 0 0, L_000001e7c9efd310;  1 drivers
v000001e7c9fd5c20_0 .net *"_ivl_12", 0 0, L_000001e7ca03ba10;  1 drivers
v000001e7c9fd5cc0_0 .net *"_ivl_14", 0 0, L_000001e7ca03bb50;  1 drivers
v000001e7c9fd57c0_0 .net *"_ivl_17", 0 0, L_000001e7c9efd380;  1 drivers
v000001e7c9fd4500_0 .net *"_ivl_19", 0 0, L_000001e7c9ec7d00;  1 drivers
v000001e7c9fd5860_0 .net *"_ivl_2", 0 0, L_000001e7ca03af70;  1 drivers
v000001e7c9fd40a0_0 .net *"_ivl_22", 0 0, L_000001e7ca03bf10;  1 drivers
v000001e7c9fd4a00_0 .net *"_ivl_24", 0 0, L_000001e7ca03b5b0;  1 drivers
v000001e7c9fd7af0_0 .net *"_ivl_27", 0 0, L_000001e7c9ec7210;  1 drivers
v000001e7c9fd7550_0 .net *"_ivl_4", 0 0, L_000001e7ca03a930;  1 drivers
v000001e7c9fd6150_0 .net *"_ivl_7", 0 0, L_000001e7c9efd0e0;  1 drivers
v000001e7c9fd6c90_0 .net *"_ivl_9", 0 0, L_000001e7c9efd150;  1 drivers
v000001e7c9fd7730_0 .net "branchstall", 0 0, L_000001e7c9ec7d70;  1 drivers
v000001e7c9fd6790_0 .net "clk", 0 0, v000001e7c9fd94c0_0;  alias, 1 drivers
v000001e7c9fd77d0_0 .net "lwstall", 0 0, L_000001e7c9eb5a70;  1 drivers
v000001e7c9fd7f50_0 .net "rst_n", 0 0, v000001e7c9fd9240_0;  alias, 1 drivers
E_000001e7c9eea2f0 .event anyedge, v000001e7c9fce570_0, v000001e7c9fd77d0_0, v000001e7c9fd7730_0;
L_000001e7ca03af70 .cmp/eq 5, L_000001e7c9fd9740, L_000001e7ca03bfb0;
L_000001e7ca03a930 .cmp/eq 5, L_000001e7c9fd9740, L_000001e7ca03b010;
L_000001e7ca03ba10 .cmp/eq 5, v000001e7c9fd1de0_0, L_000001e7ca03bfb0;
L_000001e7ca03bb50 .cmp/eq 5, v000001e7c9fd1de0_0, L_000001e7ca03b010;
L_000001e7ca03bf10 .cmp/eq 5, L_000001e7ca03bfb0, v000001e7c9fd0bc0_0;
L_000001e7ca03b5b0 .cmp/eq 5, L_000001e7ca03b010, v000001e7c9fd0bc0_0;
    .scope S_000001e7c9e93960;
T_0 ;
    %wait E_000001e7c9ee8df0;
    %load/vec4 v000001e7c9fd4f00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e7c9fd2630_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001e7c9fd5ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001e7c9fd2630_0;
    %assign/vec4 v000001e7c9fd2630_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001e7c9fd4140_0;
    %assign/vec4 v000001e7c9fd2630_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001e7c9e91990;
T_1 ;
    %vpi_call 14 28 "$readmemh", "./memfile.dat", v000001e7c9fd3c10, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000001000111 {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001e7c9e751f0;
T_2 ;
    %wait E_000001e7c9ee8df0;
    %load/vec4 v000001e7c9fd33f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e7c9fd3990_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e7c9fd2d10_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001e7c9fd2a90_0;
    %flag_set/vec4 8;
    %jmp/1 T_2.4, 8;
    %load/vec4 v000001e7c9fd2ef0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.4;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e7c9fd2d10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e7c9fd3990_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001e7c9fd2c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000001e7c9fd3990_0;
    %assign/vec4 v000001e7c9fd3990_0, 0;
    %load/vec4 v000001e7c9fd2d10_0;
    %assign/vec4 v000001e7c9fd2d10_0, 0;
    %jmp T_2.6;
T_2.5 ;
    %load/vec4 v000001e7c9fd3b70_0;
    %assign/vec4 v000001e7c9fd3990_0, 0;
    %load/vec4 v000001e7c9fd3490_0;
    %assign/vec4 v000001e7c9fd2d10_0, 0;
T_2.6 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001e7c9ec5c90;
T_3 ;
    %wait E_000001e7c9ee75f0;
    %load/vec4 v000001e7c9fce890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7c9fcf0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7c9fcf650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7c9fcfdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7c9fce250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7c9fce4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7c9fcf510_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e7c9fcf010_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7c9fce390_0, 0, 1;
T_3.0 ;
    %load/vec4 v000001e7c9fce6b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7c9fcf0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7c9fcf650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7c9fcfdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7c9fce250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7c9fce4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7c9fcf510_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e7c9fcf010_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7c9fce390_0, 0, 1;
    %jmp T_3.9;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e7c9fcf0b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e7c9fcf650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7c9fcfdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7c9fce250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7c9fce4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7c9fcf510_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001e7c9fcf010_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7c9fce390_0, 0, 1;
    %jmp T_3.9;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7c9fcf0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7c9fcf650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7c9fcfdd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e7c9fce250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7c9fce4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7c9fcf510_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001e7c9fcf010_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7c9fce390_0, 0, 1;
    %jmp T_3.9;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7c9fcf0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7c9fcf650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e7c9fcfdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7c9fce250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e7c9fce4d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e7c9fcf510_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e7c9fcf010_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7c9fce390_0, 0, 1;
    %jmp T_3.9;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e7c9fcf0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7c9fcf650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e7c9fcfdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7c9fce250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7c9fce4d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e7c9fcf510_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e7c9fcf010_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7c9fce390_0, 0, 1;
    %jmp T_3.9;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e7c9fcf0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7c9fcf650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e7c9fcfdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7c9fce250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7c9fce4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7c9fcf510_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e7c9fcf010_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7c9fce390_0, 0, 1;
    %jmp T_3.9;
T_3.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7c9fcf0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7c9fcf650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7c9fcfdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7c9fce250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7c9fce4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7c9fcf510_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e7c9fcf010_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e7c9fce390_0, 0, 1;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001e7c9eb68e0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e7c9fd54a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e7c9fd54a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e7c9fd54a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e7c9fd54a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e7c9fd54a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e7c9fd54a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e7c9fd54a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e7c9fd54a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e7c9fd54a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e7c9fd54a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e7c9fd54a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e7c9fd54a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e7c9fd54a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e7c9fd54a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e7c9fd54a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e7c9fd54a0, 0, 4;
    %end;
    .thread T_4;
    .scope S_000001e7c9eb68e0;
T_5 ;
    %wait E_000001e7c9eeaaf0;
    %load/vec4 v000001e7c9fd4d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001e7c9fd5d60_0;
    %load/vec4 v000001e7c9fd52c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e7c9fd54a0, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001e7c9eb6240;
T_6 ;
    %wait E_000001e7c9ee84b0;
    %load/vec4 v000001e7c9fd18e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7c9fd13e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7c9fd17a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7c9fd1ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7c9fd1160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7c9fd0300_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e7c9fd1b60_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001e7c9fd0120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7c9fd13e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7c9fd17a0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v000001e7c9fd03a0_0;
    %assign/vec4 v000001e7c9fd04e0_0, 0;
    %load/vec4 v000001e7c9fd0580_0;
    %assign/vec4 v000001e7c9fd1840_0, 0;
    %load/vec4 v000001e7c9fd1520_0;
    %assign/vec4 v000001e7c9fd0bc0_0, 0;
    %load/vec4 v000001e7c9fd09e0_0;
    %assign/vec4 v000001e7c9fd0a80_0, 0;
    %load/vec4 v000001e7c9fd1c00_0;
    %assign/vec4 v000001e7c9fd0620_0, 0;
    %load/vec4 v000001e7c9fd0c60_0;
    %assign/vec4 v000001e7c9fd0d00_0, 0;
    %load/vec4 v000001e7c9fd10c0_0;
    %assign/vec4 v000001e7c9fd0440_0, 0;
    %load/vec4 v000001e7c9fd12a0_0;
    %assign/vec4 v000001e7c9fd13e0_0, 0;
    %load/vec4 v000001e7c9fd0e40_0;
    %assign/vec4 v000001e7c9fd17a0_0, 0;
    %load/vec4 v000001e7c9fd1020_0;
    %assign/vec4 v000001e7c9fd1ca0_0, 0;
    %load/vec4 v000001e7c9fd08a0_0;
    %assign/vec4 v000001e7c9fd1160_0, 0;
    %load/vec4 v000001e7c9fd1f20_0;
    %assign/vec4 v000001e7c9fd0300_0, 0;
    %load/vec4 v000001e7c9fd0080_0;
    %assign/vec4 v000001e7c9fd1b60_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001e7c9f26c80;
T_7 ;
    %wait E_000001e7c9ee7970;
    %load/vec4 v000001e7c9fce570_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e7c9ef6a00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e7c9ef6be0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001e7c9ef7ea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v000001e7c9ef68c0_0;
    %store/vec4 v000001e7c9ef6a00_0, 0, 32;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v000001e7c9ef74a0_0;
    %store/vec4 v000001e7c9ef6a00_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v000001e7c9ef7c20_0;
    %store/vec4 v000001e7c9ef6a00_0, 0, 32;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %load/vec4 v000001e7c9ef6460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %jmp T_7.9;
T_7.6 ;
    %load/vec4 v000001e7c9ef7d60_0;
    %store/vec4 v000001e7c9ef6be0_0, 0, 32;
    %jmp T_7.9;
T_7.7 ;
    %load/vec4 v000001e7c9ef74a0_0;
    %store/vec4 v000001e7c9ef6be0_0, 0, 32;
    %jmp T_7.9;
T_7.8 ;
    %load/vec4 v000001e7c9ef7c20_0;
    %store/vec4 v000001e7c9ef6be0_0, 0, 32;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001e7c9f26c80;
T_8 ;
    %wait E_000001e7c9ee75b0;
    %load/vec4 v000001e7c9ef7b80_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %jmp T_8.6;
T_8.0 ;
    %load/vec4 v000001e7c9ef6a00_0;
    %load/vec4 v000001e7c9ef6aa0_0;
    %add;
    %store/vec4 v000001e7c9ef70e0_0, 0, 32;
    %jmp T_8.6;
T_8.1 ;
    %load/vec4 v000001e7c9ef6a00_0;
    %load/vec4 v000001e7c9ef6aa0_0;
    %sub;
    %store/vec4 v000001e7c9ef70e0_0, 0, 32;
    %jmp T_8.6;
T_8.2 ;
    %load/vec4 v000001e7c9ef6a00_0;
    %load/vec4 v000001e7c9ef6aa0_0;
    %and;
    %store/vec4 v000001e7c9ef70e0_0, 0, 32;
    %jmp T_8.6;
T_8.3 ;
    %load/vec4 v000001e7c9ef6a00_0;
    %load/vec4 v000001e7c9ef6aa0_0;
    %or;
    %store/vec4 v000001e7c9ef70e0_0, 0, 32;
    %jmp T_8.6;
T_8.4 ;
    %load/vec4 v000001e7c9ef6a00_0;
    %load/vec4 v000001e7c9ef6aa0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_8.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_8.8, 8;
T_8.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_8.8, 8;
 ; End of false expr.
    %blend;
T_8.8;
    %store/vec4 v000001e7c9ef70e0_0, 0, 32;
    %jmp T_8.6;
T_8.6 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001e7c9f26e10;
T_9 ;
    %wait E_000001e7c9ee72f0;
    %load/vec4 v000001e7c9fcfab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %jmp T_9.4;
T_9.0 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001e7c9fcf5b0_0, 0, 3;
    %jmp T_9.4;
T_9.1 ;
    %load/vec4 v000001e7c9fce1b0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %jmp T_9.10;
T_9.5 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001e7c9fcf5b0_0, 0, 3;
    %jmp T_9.10;
T_9.6 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001e7c9fcf5b0_0, 0, 3;
    %jmp T_9.10;
T_9.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001e7c9fcf5b0_0, 0, 3;
    %jmp T_9.10;
T_9.8 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001e7c9fcf5b0_0, 0, 3;
    %jmp T_9.10;
T_9.9 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000001e7c9fcf5b0_0, 0, 3;
    %jmp T_9.10;
T_9.10 ;
    %pop/vec4 1;
    %jmp T_9.4;
T_9.2 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001e7c9fcf5b0_0, 0, 3;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001e7c9e57580;
T_10 ;
    %wait E_000001e7c9ee84b0;
    %load/vec4 v000001e7c9fd0ee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7c9fd1e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7c9fcfa10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7c9fcef70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7c9fcee30_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001e7c9fcebb0_0;
    %assign/vec4 v000001e7c9fce430_0, 0;
    %load/vec4 v000001e7c9fd1d40_0;
    %assign/vec4 v000001e7c9fd1340_0, 0;
    %load/vec4 v000001e7c9fd0940_0;
    %assign/vec4 v000001e7c9fd1de0_0, 0;
    %load/vec4 v000001e7c9fd01c0_0;
    %assign/vec4 v000001e7c9fd1e80_0, 0;
    %load/vec4 v000001e7c9fcf970_0;
    %assign/vec4 v000001e7c9fcfa10_0, 0;
    %load/vec4 v000001e7c9fceed0_0;
    %assign/vec4 v000001e7c9fcef70_0, 0;
    %load/vec4 v000001e7c9fcecf0_0;
    %assign/vec4 v000001e7c9fcee30_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001e7c9e4ee90;
T_11 ;
    %vpi_func 8 36 "$fopen" 32, "./MEM_Data.txt", "w" {0 0 0};
    %store/vec4 v000001e7c9fcfe70_0, 0, 32;
    %delay 500, 0;
    %vpi_call 8 38 "$fclose", v000001e7c9fcfe70_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_000001e7c9e4ee90;
T_12 ;
    %wait E_000001e7c9ee87b0;
    %ix/getv 4, v000001e7c9fcfc90_0;
    %load/vec4a v000001e7c9fcf8d0, 4;
    %store/vec4 v000001e7c9fce750_0, 0, 32;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000001e7c9e4ee90;
T_13 ;
    %wait E_000001e7c9ee8df0;
    %load/vec4 v000001e7c9fcf6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v000001e7c9fcfb50_0;
    %ix/getv 3, v000001e7c9fcfc90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e7c9fcf8d0, 0, 4;
    %vpi_call 8 48 "$fdisplay", v000001e7c9fcfe70_0, "The Write Address A is %h", v000001e7c9fcfc90_0 {0 0 0};
    %vpi_call 8 49 "$fdisplay", v000001e7c9fcfe70_0, "DATA_MEM[A] is %h", v000001e7c9fcfb50_0 {0 0 0};
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000001e7c9e937d0;
T_14 ;
    %wait E_000001e7c9ee84b0;
    %load/vec4 v000001e7c9fd3f30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7c9fd3670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7c9fd3350_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000001e7c9fd2270_0;
    %assign/vec4 v000001e7c9fd3df0_0, 0;
    %load/vec4 v000001e7c9fd38f0_0;
    %assign/vec4 v000001e7c9fd29f0_0, 0;
    %load/vec4 v000001e7c9fd37b0_0;
    %assign/vec4 v000001e7c9fd3850_0, 0;
    %load/vec4 v000001e7c9fd3e90_0;
    %assign/vec4 v000001e7c9fd3670_0, 0;
    %load/vec4 v000001e7c9fd2e50_0;
    %assign/vec4 v000001e7c9fd3350_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000001e7c9eb60b0;
T_15 ;
    %wait E_000001e7c9eeae70;
    %load/vec4 v000001e7c9fd1200_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e7c9fd1700_0, 0, 2;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001e7c9fd0260_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_15.5, 4;
    %load/vec4 v000001e7c9fd0260_0;
    %load/vec4 v000001e7c9fd0800_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.4, 9;
    %load/vec4 v000001e7c9fd0760_0;
    %and;
T_15.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001e7c9fd1700_0, 0, 2;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v000001e7c9fd0260_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_15.9, 4;
    %load/vec4 v000001e7c9fd0260_0;
    %load/vec4 v000001e7c9fd1ac0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.8, 9;
    %load/vec4 v000001e7c9fd0b20_0;
    %and;
T_15.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001e7c9fd1700_0, 0, 2;
    %jmp T_15.7;
T_15.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e7c9fd1700_0, 0, 2;
T_15.7 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000001e7c9eb60b0;
T_16 ;
    %wait E_000001e7c9ee8530;
    %load/vec4 v000001e7c9fd1200_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e7c9fd0da0_0, 0, 2;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v000001e7c9fd1660_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_16.5, 4;
    %load/vec4 v000001e7c9fd1660_0;
    %load/vec4 v000001e7c9fd0800_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.4, 9;
    %load/vec4 v000001e7c9fd0760_0;
    %and;
T_16.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001e7c9fd0da0_0, 0, 2;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v000001e7c9fd1660_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_16.9, 4;
    %load/vec4 v000001e7c9fd1660_0;
    %load/vec4 v000001e7c9fd1ac0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.8, 9;
    %load/vec4 v000001e7c9fd0b20_0;
    %and;
T_16.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001e7c9fd0da0_0, 0, 2;
    %jmp T_16.7;
T_16.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e7c9fd0da0_0, 0, 2;
T_16.7 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000001e7c9eb60b0;
T_17 ;
    %wait E_000001e7c9ee84f0;
    %load/vec4 v000001e7c9fd1200_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7c9fd1a20_0, 0, 1;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000001e7c9fd1480_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_17.5, 4;
    %load/vec4 v000001e7c9fd1480_0;
    %load/vec4 v000001e7c9fd0800_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_17.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.4, 9;
    %load/vec4 v000001e7c9fd0760_0;
    %and;
T_17.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e7c9fd1a20_0, 0, 1;
    %jmp T_17.3;
T_17.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7c9fd1a20_0, 0, 1;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000001e7c9eb60b0;
T_18 ;
    %wait E_000001e7c9ee8230;
    %load/vec4 v000001e7c9fd1200_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7c9fd06c0_0, 0, 1;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v000001e7c9fd1980_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_18.5, 4;
    %load/vec4 v000001e7c9fd1980_0;
    %load/vec4 v000001e7c9fd0800_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.4, 9;
    %load/vec4 v000001e7c9fd0760_0;
    %and;
T_18.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e7c9fd06c0_0, 0, 1;
    %jmp T_18.3;
T_18.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7c9fd06c0_0, 0, 1;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_000001e7c9eb6a70;
T_19 ;
    %wait E_000001e7c9eea2f0;
    %load/vec4 v000001e7c9fd7f50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7c9fd5360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7c9fd5180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7c9fd4820_0, 0, 1;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v000001e7c9fd77d0_0;
    %flag_set/vec4 8;
    %jmp/1 T_19.4, 8;
    %load/vec4 v000001e7c9fd7730_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_19.4;
    %jmp/0xz  T_19.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e7c9fd5360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e7c9fd5180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e7c9fd4820_0, 0, 1;
    %jmp T_19.3;
T_19.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7c9fd5360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7c9fd5180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7c9fd4820_0, 0, 1;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_000001e7c9f03380;
T_20 ;
    %vpi_call 2 26 "$dumpfile", "MIPS_wave.vcd" {0 0 0};
    %vpi_call 2 27 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001e7c9f03380 {0 0 0};
    %end;
    .thread T_20;
    .scope S_000001e7c9f03380;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7c9fd94c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7c9fd9240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e7c9fd8660_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e7c9fd94c0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7c9fd94c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e7c9fd9240_0, 0;
T_21.0 ;
    %delay 10, 0;
    %load/vec4 v000001e7c9fd94c0_0;
    %inv;
    %assign/vec4 v000001e7c9fd94c0_0, 0;
    %jmp T_21.0;
    %end;
    .thread T_21;
    .scope S_000001e7c9f03380;
T_22 ;
    %wait E_000001e7c9eeaaf0;
    %load/vec4 v000001e7c9fd8660_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001e7c9fd8660_0, 0;
    %load/vec4 v000001e7c9fd8660_0;
    %cmpi/u 25, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_22.0, 5;
    %vpi_call 2 51 "$stop" {0 0 0};
T_22.0 ;
    %jmp T_22;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "tb_MIPS_Pipeline.v";
    ".//MIPS_Pipeline.v";
    ".//ALU.v";
    ".//ALU_Control_Unit.v";
    ".//Branch_Unit.v";
    ".//Control_Unit.v";
    ".//Data_Memory.v";
    ".//EX_MEM_Register.v";
    ".//Forward_Unit.v";
    ".//ID_EX_Register.v";
    ".//IF_ID_Register.v";
    ".//Imm_Sign_Extend.v";
    ".//Instr_Memory.v";
    ".//MEM_WB_Register.v";
    ".//PC_Counter.v";
    ".//Reg_File.v";
    ".//Stall_Unit.v";
