\doxysection{stm32wlxx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}
\hypertarget{stm32wlxx__hal__rcc__ex_8h_source}{}\label{stm32wlxx__hal__rcc__ex_8h_source}\index{Drivers/STM32WLxx\_HAL\_Driver/Inc/stm32wlxx\_hal\_rcc\_ex.h@{Drivers/STM32WLxx\_HAL\_Driver/Inc/stm32wlxx\_hal\_rcc\_ex.h}}
\mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00019}00019\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00020}00020\ \textcolor{preprocessor}{\#ifndef\ STM32WLxx\_HAL\_RCC\_EX\_H}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00021}00021\ \textcolor{preprocessor}{\#define\ STM32WLxx\_HAL\_RCC\_EX\_H}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00022}00022\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00023}00023\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00024}00024\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00025}00025\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00026}00026\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00027}00027\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00028}00028\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32wlxx__hal__def_8h}{stm32wlxx\_hal\_def.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00029}00029\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32wlxx__ll__exti_8h}{stm32wlxx\_ll\_exti.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00030}00030\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32wlxx__ll__pwr_8h}{stm32wlxx\_ll\_pwr.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00031}00031\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00039}00039\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00043}00043\ \textcolor{comment}{/*\ Define\ used\ for\ IS\_RCC\_*\ macros\ below\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00044}\mbox{\hyperlink{group__RCCEx__Private__Constants_ga872161cbb9f0b7256a60c89b63d59f6d}{00044}}\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLOCK\_ALL\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PERIPHCLK\_USART1\ |\ RCC\_PERIPHCLK\_USART2\ |\ RCC\_PERIPHCLK\_I2S2\ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00045}00045\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_LPUART1\ |\ RCC\_PERIPHCLK\_I2C1\ |\ RCC\_PERIPHCLK\_I2C2\ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00046}00046\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_I2C3\ |\ RCC\_PERIPHCLK\_LPTIM1\ |\ RCC\_PERIPHCLK\_LPTIM2\ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00047}00047\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_LPTIM3\ |\ RCC\_PERIPHCLK\_ADC\ |\ RCC\_PERIPHCLK\_RNG\ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00048}00048\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_RTC\ )}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00053}00053\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00058}\mbox{\hyperlink{group__RCCEx__Private__Macros_ga8fb006f66c765cfb0b4b53a05d3d13a0}{00058}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_LSCOSOURCE(\_\_SOURCE\_\_)\ (((\_\_SOURCE\_\_)\ ==\ RCC\_LSCOSOURCE\_LSI)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00059}00059\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_LSCOSOURCE\_LSE))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00060}00060\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00061}\mbox{\hyperlink{group__RCCEx__Private__Macros_ga7ef5298a4d0e7b186c4a4e5471987084}{00061}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PERIPHCLOCK(\_\_SELECTION\_\_)\ \ \ ((((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLOCK\_ALL)\ !=\ 0x00u)\ \&\&\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00062}00062\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ \string~RCC\_PERIPHCLOCK\_ALL)\ ==\ 0x00u))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00063}00063\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00064}\mbox{\hyperlink{group__RCCEx__Private__Macros_ga6003fec797edb43f2d69424cf9da6a2b}{00064}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_USART1CLKSOURCE(\_\_SOURCE\_\_)\ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_USART1CLKSOURCE\_PCLK2)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00065}00065\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_USART1CLKSOURCE\_SYSCLK)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00066}00066\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_USART1CLKSOURCE\_LSE)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00067}00067\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_USART1CLKSOURCE\_HSI))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00068}00068\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00069}\mbox{\hyperlink{group__RCCEx__Private__Macros_gad0871c1f91966bdd646d4b583ed16f1b}{00069}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_USART2CLKSOURCE(\_\_SOURCE\_\_)\ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_USART2CLKSOURCE\_PCLK1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00070}00070\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_USART2CLKSOURCE\_SYSCLK)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00071}00071\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_USART2CLKSOURCE\_LSE)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00072}00072\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_USART2CLKSOURCE\_HSI))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00073}00073\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00074}\mbox{\hyperlink{group__RCCEx__Private__Macros_ga6a49a9c60f0bafa3b05ed9d30ff2f9d9}{00074}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_I2S2CLKSOURCE(\_\_SOURCE\_\_)\ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_I2S2CLKSOURCE\_PLL)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00075}00075\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_I2S2CLKSOURCE\_HSI)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00076}00076\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_I2S2CLKSOURCE\_PIN))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00077}00077\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00078}\mbox{\hyperlink{group__RCCEx__Private__Macros_ga1460e301aee805e26a6f6a4936213bd5}{00078}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_LPUART1CLKSOURCE(\_\_SOURCE\_\_)\ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_LPUART1CLKSOURCE\_PCLK1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00079}00079\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_LPUART1CLKSOURCE\_SYSCLK)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00080}00080\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_LPUART1CLKSOURCE\_LSE)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00081}00081\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_LPUART1CLKSOURCE\_HSI))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00082}00082\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00083}\mbox{\hyperlink{group__RCCEx__Private__Macros_ga08abf8048ad8806f0fb9199ee3095436}{00083}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_I2C1CLKSOURCE(\_\_SOURCE\_\_)\ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_I2C1CLKSOURCE\_PCLK1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00084}00084\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_I2C1CLKSOURCE\_SYSCLK)||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00085}00085\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_I2C1CLKSOURCE\_HSI))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00086}00086\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00087}\mbox{\hyperlink{group__RCCEx__Private__Macros_ga06d868f8ccbb3bcdd2b573e0475219f0}{00087}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_I2C2CLKSOURCE(\_\_SOURCE\_\_)\ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_I2C2CLKSOURCE\_PCLK1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00088}00088\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_I2C2CLKSOURCE\_SYSCLK)||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00089}00089\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_I2C2CLKSOURCE\_HSI))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00090}00090\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00091}00091\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00092}\mbox{\hyperlink{group__RCCEx__Private__Macros_ga7bf8b9f78ff28b99e0ec6c3f4bf9eb5a}{00092}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_I2C3CLKSOURCE(\_\_SOURCE\_\_)\ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_I2C3CLKSOURCE\_PCLK1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00093}00093\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_I2C3CLKSOURCE\_SYSCLK)||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00094}00094\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_I2C3CLKSOURCE\_HSI))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00095}00095\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00096}\mbox{\hyperlink{group__RCCEx__Private__Macros_ga2ff0181ecf68326dc8c783420c5e7935}{00096}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_LPTIM1CLKSOURCE(\_\_SOURCE\_\_)\ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_LPTIM1CLKSOURCE\_PCLK1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00097}00097\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_LPTIM1CLKSOURCE\_LSI)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00098}00098\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_LPTIM1CLKSOURCE\_HSI)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00099}00099\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_LPTIM1CLKSOURCE\_LSE))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00100}00100\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00101}\mbox{\hyperlink{group__RCCEx__Private__Macros_ga6ff9e8c312fb5f55629e0189387a1bcf}{00101}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_LPTIM2CLKSOURCE(\_\_SOURCE\_\_)\ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_LPTIM2CLKSOURCE\_PCLK1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00102}00102\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_LPTIM2CLKSOURCE\_LSI)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00103}00103\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_LPTIM2CLKSOURCE\_HSI)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00104}00104\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_LPTIM2CLKSOURCE\_LSE))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00105}00105\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00106}\mbox{\hyperlink{group__RCCEx__Private__Macros_ga701e03fed69e91c639934a8cac88648d}{00106}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_LPTIM3CLKSOURCE(\_\_SOURCE\_\_)\ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_LPTIM3CLKSOURCE\_PCLK1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00107}00107\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_LPTIM3CLKSOURCE\_LSI)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00108}00108\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_LPTIM3CLKSOURCE\_HSI)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00109}00109\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_LPTIM3CLKSOURCE\_LSE))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00110}00110\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00111}\mbox{\hyperlink{group__RCCEx__Private__Macros_gaa24e40974218456ca273b7d4710bdedc}{00111}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_RNGCLKSOURCE(\_\_SOURCE\_\_)\ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_RNGCLKSOURCE\_PLL)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00112}00112\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_RNGCLKSOURCE\_LSI)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00113}00113\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_RNGCLKSOURCE\_LSE)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00114}00114\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_RNGCLKSOURCE\_MSI))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00115}00115\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00116}\mbox{\hyperlink{group__RCCEx__Private__Macros_ga1807ca48bb133c760e218fba1b95e516}{00116}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_ADCCLKSOURCE(\_\_SOURCE\_\_)\ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_ADCCLKSOURCE\_NONE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00117}00117\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_ADCCLKSOURCE\_HSI)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00118}00118\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_ADCCLKSOURCE\_PLL)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00119}00119\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_ADCCLKSOURCE\_SYSCLK))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00120}00120\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00125}00125\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00126}00126\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00134}\mbox{\hyperlink{structRCC__PeriphCLKInitTypeDef}{00134}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00135}00135\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00136}\mbox{\hyperlink{structRCC__PeriphCLKInitTypeDef_a82dae3f6a5ae6c184bd1b95a88d41fc2}{00136}}\ \ \ uint32\_t\ \mbox{\hyperlink{structRCC__PeriphCLKInitTypeDef_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00139}\mbox{\hyperlink{structRCC__PeriphCLKInitTypeDef_a324fed138e6de514e7ebf932f762c0c3}{00139}}\ \ \ uint32\_t\ \mbox{\hyperlink{structRCC__PeriphCLKInitTypeDef_a324fed138e6de514e7ebf932f762c0c3}{Usart1ClockSelection}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00142}\mbox{\hyperlink{structRCC__PeriphCLKInitTypeDef_a4946a635381e80f574ed922223894e4c}{00142}}\ \ \ uint32\_t\ \mbox{\hyperlink{structRCC__PeriphCLKInitTypeDef_a4946a635381e80f574ed922223894e4c}{Usart2ClockSelection}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00145}\mbox{\hyperlink{structRCC__PeriphCLKInitTypeDef_acac635719ada1752b97cbbc953762b43}{00145}}\ \ \ uint32\_t\ \mbox{\hyperlink{structRCC__PeriphCLKInitTypeDef_acac635719ada1752b97cbbc953762b43}{I2s2ClockSelection}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00148}\mbox{\hyperlink{structRCC__PeriphCLKInitTypeDef_a85cccba6173592abc09b69859459de55}{00148}}\ \ \ uint32\_t\ \mbox{\hyperlink{structRCC__PeriphCLKInitTypeDef_a85cccba6173592abc09b69859459de55}{Lpuart1ClockSelection}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00151}\mbox{\hyperlink{structRCC__PeriphCLKInitTypeDef_a554df8ffb13c305a365c1e0ffc071b0d}{00151}}\ \ \ uint32\_t\ \mbox{\hyperlink{structRCC__PeriphCLKInitTypeDef_a554df8ffb13c305a365c1e0ffc071b0d}{I2c1ClockSelection}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00154}\mbox{\hyperlink{structRCC__PeriphCLKInitTypeDef_a3ea6471d70d1fbeae5eacf995bde6beb}{00154}}\ \ \ uint32\_t\ \mbox{\hyperlink{structRCC__PeriphCLKInitTypeDef_a3ea6471d70d1fbeae5eacf995bde6beb}{I2c2ClockSelection}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00157}\mbox{\hyperlink{structRCC__PeriphCLKInitTypeDef_af6fdfa189c236541a450df2453b24e97}{00157}}\ \ \ uint32\_t\ \mbox{\hyperlink{structRCC__PeriphCLKInitTypeDef_af6fdfa189c236541a450df2453b24e97}{I2c3ClockSelection}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00160}\mbox{\hyperlink{structRCC__PeriphCLKInitTypeDef_ae6bfd4f746dcca2aba6d7b2a72a2bdb3}{00160}}\ \ \ uint32\_t\ \mbox{\hyperlink{structRCC__PeriphCLKInitTypeDef_ae6bfd4f746dcca2aba6d7b2a72a2bdb3}{Lptim1ClockSelection}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00163}\mbox{\hyperlink{structRCC__PeriphCLKInitTypeDef_a417ceec4819ae29f6b0cf9b455d985c4}{00163}}\ \ \ uint32\_t\ \mbox{\hyperlink{structRCC__PeriphCLKInitTypeDef_a417ceec4819ae29f6b0cf9b455d985c4}{Lptim2ClockSelection}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00166}\mbox{\hyperlink{structRCC__PeriphCLKInitTypeDef_a8ae8e952a7190d8768eb2fc2bfa663b9}{00166}}\ \ \ uint32\_t\ \mbox{\hyperlink{structRCC__PeriphCLKInitTypeDef_a8ae8e952a7190d8768eb2fc2bfa663b9}{Lptim3ClockSelection}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00169}\mbox{\hyperlink{structRCC__PeriphCLKInitTypeDef_a28e358df2e95d000ccf4984cd14250e8}{00169}}\ \ \ uint32\_t\ \mbox{\hyperlink{structRCC__PeriphCLKInitTypeDef_a28e358df2e95d000ccf4984cd14250e8}{AdcClockSelection}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00172}\mbox{\hyperlink{structRCC__PeriphCLKInitTypeDef_ad2ddb2fbd0dbfc86cc5ae6dfab26b195}{00172}}\ \ \ uint32\_t\ \mbox{\hyperlink{structRCC__PeriphCLKInitTypeDef_ad2ddb2fbd0dbfc86cc5ae6dfab26b195}{RngClockSelection}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00175}\mbox{\hyperlink{structRCC__PeriphCLKInitTypeDef_a831cc6023077b77683871743290aa720}{00175}}\ \ \ uint32\_t\ \mbox{\hyperlink{structRCC__PeriphCLKInitTypeDef_a831cc6023077b77683871743290aa720}{RTCClockSelection}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00178}00178\ \}\ \mbox{\hyperlink{structRCC__PeriphCLKInitTypeDef}{RCC\_PeriphCLKInitTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00179}00179\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00184}00184\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00192}\mbox{\hyperlink{group__RCCEx__LSCO__Clock__Source_ga50b7a89596fc4a355b8b895a96956998}{00192}}\ \textcolor{preprocessor}{\#define\ RCC\_LSCOSOURCE\_LSI\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_LSCO\_CLKSOURCE\_LSI\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00193}\mbox{\hyperlink{group__RCCEx__LSCO__Clock__Source_gaab2c71c02c7b79c1f12d2952e7cdba53}{00193}}\ \textcolor{preprocessor}{\#define\ RCC\_LSCOSOURCE\_LSE\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_LSCO\_CLKSOURCE\_LSE\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00201}\mbox{\hyperlink{group__RCCEx__Periph__Clock__Selection_ga45390869c206531ea6d98baefb2315ac}{00201}}\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_USART1\ \ \ \ \ \ \ \ \ \ \ 0x00000001U\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00202}\mbox{\hyperlink{group__RCCEx__Periph__Clock__Selection_ga5d259e3e1607db6e547d525043246387}{00202}}\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_USART2\ \ \ \ \ \ \ \ \ \ \ 0x00000002U\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00203}\mbox{\hyperlink{group__RCCEx__Periph__Clock__Selection_gac059932abb02c0664b3c4549e81e24ce}{00203}}\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_I2S2\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000010U\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00204}\mbox{\hyperlink{group__RCCEx__Periph__Clock__Selection_ga26dd46ff44eb9a532070bb3790ce0086}{00204}}\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_LPUART1\ \ \ \ \ \ \ \ \ \ 0x00000020U\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00205}\mbox{\hyperlink{group__RCCEx__Periph__Clock__Selection_gafe21bb1cd8d7004373b236a8dd90fd92}{00205}}\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_I2C1\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000040U\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00206}\mbox{\hyperlink{group__RCCEx__Periph__Clock__Selection_gad3ca02c3ca6c548484cd1302c8adbb53}{00206}}\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_I2C2\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000080U\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00207}\mbox{\hyperlink{group__RCCEx__Periph__Clock__Selection_ga9fa8ac7959aeb5b76fdd780fbc1754f3}{00207}}\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_I2C3\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000100U\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00208}\mbox{\hyperlink{group__RCCEx__Periph__Clock__Selection_ga56ca7e8b3726ee68934795277eb0cbce}{00208}}\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_LPTIM1\ \ \ \ \ \ \ \ \ \ \ 0x00000200U\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00209}\mbox{\hyperlink{group__RCCEx__Periph__Clock__Selection_ga561fc62cb1c8790b7647d9a6fd24818d}{00209}}\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_LPTIM2\ \ \ \ \ \ \ \ \ \ \ 0x00000400U\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00210}\mbox{\hyperlink{group__RCCEx__Periph__Clock__Selection_gae53cf22ab47a35dc16400b6df35b4977}{00210}}\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_LPTIM3\ \ \ \ \ \ \ \ \ \ \ 0x00000800U\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00211}\mbox{\hyperlink{group__RCCEx__Periph__Clock__Selection_gaa234e496ace2f188b106dc15a95ed6bc}{00211}}\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_ADC\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00004000U\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00212}\mbox{\hyperlink{group__RCCEx__Periph__Clock__Selection_ga0390b2c914194fb8ed71ec93c7b3bef1}{00212}}\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_RNG\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00008000U\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00213}\mbox{\hyperlink{group__RCCEx__Periph__Clock__Selection_gaede03aaafb5319bb39767bf50182406f}{00213}}\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_RTC\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00010000U\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00221}\mbox{\hyperlink{group__RCCEx__USART1__Clock__Source_ga0b28509687786167271f0eb84b80b124}{00221}}\ \textcolor{preprocessor}{\#define\ RCC\_USART1CLKSOURCE\_PCLK2\ \ \ \ \ \ LL\_RCC\_USART1\_CLKSOURCE\_PCLK2\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00222}\mbox{\hyperlink{group__RCCEx__USART1__Clock__Source_ga50441be9ccc8a7abbdba23cfd7f7286c}{00222}}\ \textcolor{preprocessor}{\#define\ RCC\_USART1CLKSOURCE\_SYSCLK\ \ \ \ \ LL\_RCC\_USART1\_CLKSOURCE\_SYSCLK\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00223}\mbox{\hyperlink{group__RCCEx__USART1__Clock__Source_ga15818f4637d9721117cf6751ad79af28}{00223}}\ \textcolor{preprocessor}{\#define\ RCC\_USART1CLKSOURCE\_HSI\ \ \ \ \ \ \ \ LL\_RCC\_USART1\_CLKSOURCE\_HSI\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00224}\mbox{\hyperlink{group__RCCEx__USART1__Clock__Source_gac2e82299a4295d0e5bf42950f99ddb39}{00224}}\ \textcolor{preprocessor}{\#define\ RCC\_USART1CLKSOURCE\_LSE\ \ \ \ \ \ \ \ LL\_RCC\_USART1\_CLKSOURCE\_LSE\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00232}\mbox{\hyperlink{group__RCCEx__USART2__Clock__Source_gab289cffbef2f41c7df1866d7da23e8ec}{00232}}\ \textcolor{preprocessor}{\#define\ RCC\_USART2CLKSOURCE\_PCLK1\ \ \ \ \ \ LL\_RCC\_USART2\_CLKSOURCE\_PCLK1\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00233}\mbox{\hyperlink{group__RCCEx__USART2__Clock__Source_gab06c008b4b6015e3a13fbbdbfe8d0121}{00233}}\ \textcolor{preprocessor}{\#define\ RCC\_USART2CLKSOURCE\_SYSCLK\ \ \ \ \ LL\_RCC\_USART2\_CLKSOURCE\_SYSCLK\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00234}\mbox{\hyperlink{group__RCCEx__USART2__Clock__Source_gae2ca7c150d24aa19b3cdfff9859872fc}{00234}}\ \textcolor{preprocessor}{\#define\ RCC\_USART2CLKSOURCE\_HSI\ \ \ \ \ \ \ \ LL\_RCC\_USART2\_CLKSOURCE\_HSI\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00235}\mbox{\hyperlink{group__RCCEx__USART2__Clock__Source_gae95fa6fc4e888e6ea48d8f83ea4c0f4b}{00235}}\ \textcolor{preprocessor}{\#define\ RCC\_USART2CLKSOURCE\_LSE\ \ \ \ \ \ \ \ LL\_RCC\_USART2\_CLKSOURCE\_LSE\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00243}\mbox{\hyperlink{group__RCCEx__I2S2__Clock__Source_ga72747e0de2606ef44be62541e870365a}{00243}}\ \textcolor{preprocessor}{\#define\ RCC\_I2S2CLKSOURCE\_PLL\ \ \ \ \ \ \ \ LL\_RCC\_I2S2\_CLKSOURCE\_PLL\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00244}\mbox{\hyperlink{group__RCCEx__I2S2__Clock__Source_ga0408141630a49899c6b78571fdd5d07c}{00244}}\ \textcolor{preprocessor}{\#define\ RCC\_I2S2CLKSOURCE\_HSI\ \ \ \ \ \ \ \ LL\_RCC\_I2S2\_CLKSOURCE\_HSI\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00245}\mbox{\hyperlink{group__RCCEx__I2S2__Clock__Source_ga003438376a0af9eb7ccfca5e9803c3e9}{00245}}\ \textcolor{preprocessor}{\#define\ RCC\_I2S2CLKSOURCE\_PIN\ \ \ \ \ \ \ \ LL\_RCC\_I2S2\_CLKSOURCE\_PIN\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00253}\mbox{\hyperlink{group__RCCEx__LPUART1__Clock__Source_ga8158f86dafbb5879aed91b766f64f360}{00253}}\ \textcolor{preprocessor}{\#define\ RCC\_LPUART1CLKSOURCE\_PCLK1\ \ \ \ \ LL\_RCC\_LPUART1\_CLKSOURCE\_PCLK1\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00254}\mbox{\hyperlink{group__RCCEx__LPUART1__Clock__Source_gaec4723bf0172e21fcd0a1f85404c370d}{00254}}\ \textcolor{preprocessor}{\#define\ RCC\_LPUART1CLKSOURCE\_SYSCLK\ \ \ \ LL\_RCC\_LPUART1\_CLKSOURCE\_SYSCLK\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00255}\mbox{\hyperlink{group__RCCEx__LPUART1__Clock__Source_gacbe5b8226a6804b33af9409d3de4986d}{00255}}\ \textcolor{preprocessor}{\#define\ RCC\_LPUART1CLKSOURCE\_HSI\ \ \ \ \ \ \ LL\_RCC\_LPUART1\_CLKSOURCE\_HSI\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00256}\mbox{\hyperlink{group__RCCEx__LPUART1__Clock__Source_gaf12ce77cb8bf9ec5b4053c7c3df8d8a0}{00256}}\ \textcolor{preprocessor}{\#define\ RCC\_LPUART1CLKSOURCE\_LSE\ \ \ \ \ \ \ LL\_RCC\_LPUART1\_CLKSOURCE\_LSE\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00264}\mbox{\hyperlink{group__RCCEx__I2C1__Clock__Source_ga2fc90800e3059c5e65977746386f651c}{00264}}\ \textcolor{preprocessor}{\#define\ RCC\_I2C1CLKSOURCE\_PCLK1\ \ \ \ \ \ \ \ LL\_RCC\_I2C1\_CLKSOURCE\_PCLK1\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00265}\mbox{\hyperlink{group__RCCEx__I2C1__Clock__Source_ga1a04c52a4f4665188e40cd7f4018ea3f}{00265}}\ \textcolor{preprocessor}{\#define\ RCC\_I2C1CLKSOURCE\_SYSCLK\ \ \ \ \ \ \ LL\_RCC\_I2C1\_CLKSOURCE\_SYSCLK\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00266}\mbox{\hyperlink{group__RCCEx__I2C1__Clock__Source_ga5645524b292048cfe127da02ba9b3df7}{00266}}\ \textcolor{preprocessor}{\#define\ RCC\_I2C1CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ LL\_RCC\_I2C1\_CLKSOURCE\_HSI\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00274}\mbox{\hyperlink{group__RCCEx__I2C2__Clock__Source_ga8aad93752b3933f771ef44ad53afd6b7}{00274}}\ \textcolor{preprocessor}{\#define\ RCC\_I2C2CLKSOURCE\_PCLK1\ \ \ \ \ \ \ \ LL\_RCC\_I2C2\_CLKSOURCE\_PCLK1\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00275}\mbox{\hyperlink{group__RCCEx__I2C2__Clock__Source_ga6c973611f0026e17e06e140f708168d5}{00275}}\ \textcolor{preprocessor}{\#define\ RCC\_I2C2CLKSOURCE\_SYSCLK\ \ \ \ \ \ \ LL\_RCC\_I2C2\_CLKSOURCE\_SYSCLK\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00276}\mbox{\hyperlink{group__RCCEx__I2C2__Clock__Source_gab2d1849bb1ec2df29cab79843441e3cc}{00276}}\ \textcolor{preprocessor}{\#define\ RCC\_I2C2CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ LL\_RCC\_I2C2\_CLKSOURCE\_HSI\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00284}\mbox{\hyperlink{group__RCCEx__I2C3__Clock__Source_ga32cf2e3b0c2d7988833577547ba5ad76}{00284}}\ \textcolor{preprocessor}{\#define\ RCC\_I2C3CLKSOURCE\_PCLK1\ \ \ \ \ \ \ \ LL\_RCC\_I2C3\_CLKSOURCE\_PCLK1\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00285}\mbox{\hyperlink{group__RCCEx__I2C3__Clock__Source_ga3d4bde7e23e661154eee079f3ef57c09}{00285}}\ \textcolor{preprocessor}{\#define\ RCC\_I2C3CLKSOURCE\_SYSCLK\ \ \ \ \ \ \ LL\_RCC\_I2C3\_CLKSOURCE\_SYSCLK\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00286}\mbox{\hyperlink{group__RCCEx__I2C3__Clock__Source_ga15d4072c90a04b2393e49f05dc3c8fd2}{00286}}\ \textcolor{preprocessor}{\#define\ RCC\_I2C3CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ LL\_RCC\_I2C3\_CLKSOURCE\_HSI\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00294}\mbox{\hyperlink{group__RCCEx__LPTIM1__Clock__Source_ga40cdb170aad26d4c4d0860ad5b35b455}{00294}}\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM1CLKSOURCE\_PCLK1\ \ \ \ \ \ LL\_RCC\_LPTIM1\_CLKSOURCE\_PCLK1\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00295}\mbox{\hyperlink{group__RCCEx__LPTIM1__Clock__Source_gac6dc141d42b90f46a14f6dc653856055}{00295}}\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM1CLKSOURCE\_LSI\ \ \ \ \ \ \ \ LL\_RCC\_LPTIM1\_CLKSOURCE\_LSI\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00296}\mbox{\hyperlink{group__RCCEx__LPTIM1__Clock__Source_ga3194a321e6699246642dd78dcdefa7b9}{00296}}\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM1CLKSOURCE\_HSI\ \ \ \ \ \ \ \ LL\_RCC\_LPTIM1\_CLKSOURCE\_HSI\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00297}\mbox{\hyperlink{group__RCCEx__LPTIM1__Clock__Source_ga6f268c170b61a50711db963c02356874}{00297}}\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM1CLKSOURCE\_LSE\ \ \ \ \ \ \ \ LL\_RCC\_LPTIM1\_CLKSOURCE\_LSE\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00305}\mbox{\hyperlink{group__RCCEx__LPTIM2__Clock__Source_ga8eb7d869a9d33f91c8732ec27dc461b7}{00305}}\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM2CLKSOURCE\_PCLK1\ \ \ \ \ \ LL\_RCC\_LPTIM2\_CLKSOURCE\_PCLK1\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00306}\mbox{\hyperlink{group__RCCEx__LPTIM2__Clock__Source_ga56818e296ec1095f2449787e98ae8b56}{00306}}\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM2CLKSOURCE\_LSI\ \ \ \ \ \ \ \ LL\_RCC\_LPTIM2\_CLKSOURCE\_LSI\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00307}\mbox{\hyperlink{group__RCCEx__LPTIM2__Clock__Source_gaae54e9f89db84dabcd02b56c56cd1b74}{00307}}\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM2CLKSOURCE\_HSI\ \ \ \ \ \ \ \ LL\_RCC\_LPTIM2\_CLKSOURCE\_HSI\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00308}\mbox{\hyperlink{group__RCCEx__LPTIM2__Clock__Source_ga9a2d055b3c47d3ef219b44b2819317e6}{00308}}\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM2CLKSOURCE\_LSE\ \ \ \ \ \ \ \ LL\_RCC\_LPTIM2\_CLKSOURCE\_LSE\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00316}\mbox{\hyperlink{group__RCCEx__LPTIM3__Clock__Source_ga58908949049997c61473bf69f96efcb9}{00316}}\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM3CLKSOURCE\_PCLK1\ \ \ \ \ \ LL\_RCC\_LPTIM3\_CLKSOURCE\_PCLK1\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00317}\mbox{\hyperlink{group__RCCEx__LPTIM3__Clock__Source_ga5f381755e2436c4e6f38f3932459bc3a}{00317}}\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM3CLKSOURCE\_LSI\ \ \ \ \ \ \ \ LL\_RCC\_LPTIM3\_CLKSOURCE\_LSI\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00318}\mbox{\hyperlink{group__RCCEx__LPTIM3__Clock__Source_ga513813757e201ec2702b702d99d5b77b}{00318}}\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM3CLKSOURCE\_HSI\ \ \ \ \ \ \ \ LL\_RCC\_LPTIM3\_CLKSOURCE\_HSI\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00319}\mbox{\hyperlink{group__RCCEx__LPTIM3__Clock__Source_ga3d5e174bdf6bfd62f422ce03c02f07f4}{00319}}\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM3CLKSOURCE\_LSE\ \ \ \ \ \ \ \ LL\_RCC\_LPTIM3\_CLKSOURCE\_LSE\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00327}\mbox{\hyperlink{group__RCCEx__RNG__Clock__Source_ga600007fdf65479d864fe0144cfbc260f}{00327}}\ \textcolor{preprocessor}{\#define\ RCC\_RNGCLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_RNG\_CLKSOURCE\_PLL\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00328}\mbox{\hyperlink{group__RCCEx__RNG__Clock__Source_ga24db3e934cb86dca56b473c253f98dee}{00328}}\ \textcolor{preprocessor}{\#define\ RCC\_RNGCLKSOURCE\_LSI\ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_RNG\_CLKSOURCE\_LSI\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00329}\mbox{\hyperlink{group__RCCEx__RNG__Clock__Source_gad24da555a5911627241abc7a76675149}{00329}}\ \textcolor{preprocessor}{\#define\ RCC\_RNGCLKSOURCE\_LSE\ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_RNG\_CLKSOURCE\_LSE\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00330}\mbox{\hyperlink{group__RCCEx__RNG__Clock__Source_ga636e63cf17475059091a1c1d8633f37f}{00330}}\ \textcolor{preprocessor}{\#define\ RCC\_RNGCLKSOURCE\_MSI\ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_RNG\_CLKSOURCE\_MSI\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00338}\mbox{\hyperlink{group__RCCEx__ADC__Clock__Source_ga451dec253c6ead337ba6e7058d9dbff0}{00338}}\ \textcolor{preprocessor}{\#define\ RCC\_ADCCLKSOURCE\_NONE\ \ \ \ \ \ \ \ \ \ LL\_RCC\_ADC\_CLKSOURCE\_NONE\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00339}\mbox{\hyperlink{group__RCCEx__ADC__Clock__Source_ga67d9e1fa709ffb88b4fa82bbf75bc731}{00339}}\ \textcolor{preprocessor}{\#define\ RCC\_ADCCLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_ADC\_CLKSOURCE\_HSI\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00340}\mbox{\hyperlink{group__RCCEx__ADC__Clock__Source_ga21505a1b99222480d66c9d0abbf18e72}{00340}}\ \textcolor{preprocessor}{\#define\ RCC\_ADCCLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_ADC\_CLKSOURCE\_PLL\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00341}\mbox{\hyperlink{group__RCCEx__ADC__Clock__Source_ga2c5e64b7af7f986894c430da219d1356}{00341}}\ \textcolor{preprocessor}{\#define\ RCC\_ADCCLKSOURCE\_SYSCLK\ \ \ \ \ \ \ \ LL\_RCC\_ADC\_CLKSOURCE\_SYSCLK\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00349}\mbox{\hyperlink{group__RCCEx__EXTI__LINE__LSECSS_ga9b28da23df63fe2a235536edd669d8e9}{00349}}\ \textcolor{preprocessor}{\#define\ \ RCC\_EXTI\_LINE\_LSECSS\ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM19\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00357}\mbox{\hyperlink{group__RCCEx__EXTI__LINE__HSECSS_gaffb4e79e7478f1dd99b4a1355f811167}{00357}}\ \textcolor{preprocessor}{\#define\ \ RCC\_EXTI\_LINE\_HSECSS\ \ \ \ \ \ \ \ \ \ EXTI\_IMR2\_IM43\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00367}00367\ \textcolor{comment}{/*\ Exported\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00372}00372\ \textcolor{comment}{/*============================================================================*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00373}00373\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00383}\mbox{\hyperlink{group__RCCEx__Exported__Macros_ga4a383ccb3cc3caaea1f4226e3e61f3e0}{00383}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART1\_CONFIG(\_\_USART1\_CLKSOURCE\_\_)\ \ LL\_RCC\_SetUSARTClockSource(\_\_USART1\_CLKSOURCE\_\_)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00384}00384\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00392}\mbox{\hyperlink{group__RCCEx__Exported__Macros_gaf6ff545446befd6af48cd5108e8fbc2e}{00392}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_USART1\_SOURCE()\ \ LL\_RCC\_GetUSARTClockSource(LL\_RCC\_USART1\_CLKSOURCE)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00393}00393\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00403}\mbox{\hyperlink{group__RCCEx__Exported__Macros_gaa413643f4a106ca54111e8ff510290ca}{00403}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART2\_CONFIG(\_\_USART2\_CLKSOURCE\_\_)\ \ LL\_RCC\_SetUSARTClockSource(\_\_USART2\_CLKSOURCE\_\_)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00404}00404\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00412}\mbox{\hyperlink{group__RCCEx__Exported__Macros_ga7f2fecdd9f75bb71677602f9b2c22dd7}{00412}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_USART2\_SOURCE()\ \ LL\_RCC\_GetUSARTClockSource(LL\_RCC\_USART2\_CLKSOURCE)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00413}00413\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00422}\mbox{\hyperlink{group__RCCEx__Exported__Macros_ga5a847f3524c3786a8c6210bd55a84e5f}{00422}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2S2\_CONFIG(\_\_I2S2\_CLKSOURCE\_\_)\ \ LL\_RCC\_SetI2SClockSource(\_\_I2S2\_CLKSOURCE\_\_)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00423}00423\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00430}\mbox{\hyperlink{group__RCCEx__Exported__Macros_ga4497f87c25250a2dd5d045c9946a5d6f}{00430}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_I2S2\_SOURCE()\ \ LL\_RCC\_GetI2SClockSource(LL\_RCC\_I2S2\_CLKSOURCE)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00431}00431\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00441}\mbox{\hyperlink{group__RCCEx__Exported__Macros_gac85728cc36ce921048d46f6f9be3bf39}{00441}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPUART1\_CONFIG(\_\_LPUART1\_CLKSOURCE\_\_)\ \ LL\_RCC\_SetLPUARTClockSource(\_\_LPUART1\_CLKSOURCE\_\_)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00442}00442\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00450}\mbox{\hyperlink{group__RCCEx__Exported__Macros_ga193015f4df5fb541bd4fbbc20d1e20ae}{00450}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_LPUART1\_SOURCE()\ \ LL\_RCC\_GetLPUARTClockSource(LL\_RCC\_LPUART1\_CLKSOURCE)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00451}00451\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00460}\mbox{\hyperlink{group__RCCEx__Exported__Macros_ga90e36ab9a2478f1c6066432e230845a2}{00460}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_CONFIG(\_\_I2C1\_CLKSOURCE\_\_)\ \ LL\_RCC\_SetI2CClockSource(\_\_I2C1\_CLKSOURCE\_\_)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00461}00461\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00468}\mbox{\hyperlink{group__RCCEx__Exported__Macros_gab9372aa811e622a602d2b3657790c8e7}{00468}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_I2C1\_SOURCE()\ \ LL\_RCC\_GetI2CClockSource(LL\_RCC\_I2C1\_CLKSOURCE)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00469}00469\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00478}\mbox{\hyperlink{group__RCCEx__Exported__Macros_ga49280a374f55802d8063a083350572ab}{00478}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C2\_CONFIG(\_\_I2C2\_CLKSOURCE\_\_)\ \ LL\_RCC\_SetI2CClockSource(\_\_I2C2\_CLKSOURCE\_\_)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00479}00479\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00486}\mbox{\hyperlink{group__RCCEx__Exported__Macros_ga374d6807df83720c548fdea1d86d3852}{00486}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_I2C2\_SOURCE()\ \ LL\_RCC\_GetI2CClockSource(LL\_RCC\_I2C2\_CLKSOURCE)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00487}00487\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00496}\mbox{\hyperlink{group__RCCEx__Exported__Macros_ga2ca9240d0a7d79ca5f72b298255e73ee}{00496}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CONFIG(\_\_I2C3\_CLKSOURCE\_\_)\ \ LL\_RCC\_SetI2CClockSource(\_\_I2C3\_CLKSOURCE\_\_)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00497}00497\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00504}\mbox{\hyperlink{group__RCCEx__Exported__Macros_gac1a897c77611227b305f8dde521c0d9e}{00504}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_I2C3\_SOURCE()\ \ LL\_RCC\_GetI2CClockSource(LL\_RCC\_I2C3\_CLKSOURCE)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00505}00505\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00515}\mbox{\hyperlink{group__RCCEx__Exported__Macros_ga2a59d733248c7e8f36c2c6abd1dd2bb4}{00515}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_CONFIG(\_\_LPTIM1\_CLKSOURCE\_\_)\ \ LL\_RCC\_SetLPTIMClockSource(\_\_LPTIM1\_CLKSOURCE\_\_)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00516}00516\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00524}\mbox{\hyperlink{group__RCCEx__Exported__Macros_gad6688c07a2a8c314df547de8caf378bb}{00524}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_LPTIM1\_SOURCE()\ \ LL\_RCC\_GetLPTIMClockSource(LL\_RCC\_LPTIM1\_CLKSOURCE)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00525}00525\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00535}\mbox{\hyperlink{group__RCCEx__Exported__Macros_ga847e2252de2d28b745b375110fdc4d6e}{00535}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM2\_CONFIG(\_\_LPTIM2\_CLKSOURCE\_\_)\ \ LL\_RCC\_SetLPTIMClockSource(\_\_LPTIM2\_CLKSOURCE\_\_)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00536}00536\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00544}\mbox{\hyperlink{group__RCCEx__Exported__Macros_ga806f1d6e6a7d741b4d0524aa849f8ed8}{00544}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_LPTIM2\_SOURCE()\ \ LL\_RCC\_GetLPTIMClockSource(LL\_RCC\_LPTIM2\_CLKSOURCE)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00545}00545\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00555}\mbox{\hyperlink{group__RCCEx__Exported__Macros_ga97610795ddadd4294e5499278d02254f}{00555}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM3\_CONFIG(\_\_LPTIM3\_CLKSOURCE\_\_)\ \ LL\_RCC\_SetLPTIMClockSource(\_\_LPTIM3\_CLKSOURCE\_\_)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00556}00556\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00564}\mbox{\hyperlink{group__RCCEx__Exported__Macros_ga0977cdba08aedf2664f900fb47e1518c}{00564}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_LPTIM3\_SOURCE()\ \ LL\_RCC\_GetLPTIMClockSource(LL\_RCC\_LPTIM3\_CLKSOURCE)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00565}00565\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00575}\mbox{\hyperlink{group__RCCEx__Exported__Macros_gae4028fc77f79b25d655d43c5e0cd9b75}{00575}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_CONFIG(\_\_RNG\_CLKSOURCE\_\_)\ \ LL\_RCC\_SetRNGClockSource(\_\_RNG\_CLKSOURCE\_\_)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00576}00576\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00584}\mbox{\hyperlink{group__RCCEx__Exported__Macros_gad8f27c485f7252991877f8e423b73d46}{00584}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_RNG\_SOURCE()\ \ LL\_RCC\_GetRNGClockSource(LL\_RCC\_RNG\_CLKSOURCE)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00585}00585\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00595}\mbox{\hyperlink{group__RCCEx__Exported__Macros_gab2ff47096d330f8909ea32e7374763ac}{00595}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC\_CONFIG(\_\_ADC\_CLKSOURCE\_\_)\ \ LL\_RCC\_SetADCClockSource(\_\_ADC\_CLKSOURCE\_\_)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00596}00596\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00604}\mbox{\hyperlink{group__RCCEx__Exported__Macros_ga2ee9f1838a8450f949b548a06ed3bc58}{00604}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_ADC\_SOURCE()\ \ LL\_RCC\_GetADCClockSource(LL\_RCC\_ADC\_CLKSOURCE)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00605}00605\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00606}00606\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00607}00607\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00608}00608\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00609}00609\ \textcolor{preprocessor}{\#if\ defined(CORE\_CM0PLUS)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00610}00610\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSECSS\_EXTI\_ENABLE\_IT()\ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_EXTI\_EnableIT\_0\_31(RCC\_EXTI\_LINE\_LSECSS)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00611}00611\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSECSS\_EXTI\_DISABLE\_IT()\ \ \ \ \ \ \ \ \ \ \ LL\_C2\_EXTI\_DisableIT\_0\_31(RCC\_EXTI\_LINE\_LSECSS)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00612}00612\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSECSS\_EXTI\_ENABLE\_EVENT()\ \ \ \ \ \ \ \ \ LL\_C2\_EXTI\_EnableEvent\_0\_31(RCC\_EXTI\_LINE\_LSECSS)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00613}00613\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSECSS\_EXTI\_DISABLE\_EVENT()\ \ \ \ \ \ \ \ LL\_C2\_EXTI\_DisableEvent\_0\_31(RCC\_EXTI\_LINE\_LSECSS)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00614}00614\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00615}00615\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSECSS\_EXTI\_ENABLE\_IT()\ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_EXTI\_EnableIT\_32\_63(RCC\_EXTI\_LINE\_HSECSS)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00616}00616\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSECSS\_EXTI\_DISABLE\_IT()\ \ \ \ \ \ \ \ \ \ \ LL\_C2\_EXTI\_DisableIT\_32\_63(RCC\_EXTI\_LINE\_HSECSS)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00617}00617\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00618}00618\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSECSS\_EXTI\_ENABLE\_IT()\ \ \ \ \ \ \ \ \ \ \ \ LL\_EXTI\_EnableIT\_0\_31(RCC\_EXTI\_LINE\_LSECSS)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00619}00619\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSECSS\_EXTI\_DISABLE\_IT()\ \ \ \ \ \ \ \ \ \ \ LL\_EXTI\_DisableIT\_0\_31(RCC\_EXTI\_LINE\_LSECSS)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00620}00620\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSECSS\_EXTI\_ENABLE\_EVENT()\ \ \ \ \ \ \ \ \ LL\_EXTI\_EnableEvent\_0\_31(RCC\_EXTI\_LINE\_LSECSS)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00621}00621\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSECSS\_EXTI\_DISABLE\_EVENT()\ \ \ \ \ \ \ \ LL\_EXTI\_DisableEvent\_0\_31(RCC\_EXTI\_LINE\_LSECSS)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00622}00622\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00623}00623\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSECSS\_EXTI\_ENABLE\_IT()\ \ \ \ \ \ \ \ \ \ \ \ LL\_EXTI\_EnableIT\_32\_63(RCC\_EXTI\_LINE\_HSECSS)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00624}00624\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSECSS\_EXTI\_DISABLE\_IT()\ \ \ \ \ \ \ \ \ \ \ LL\_EXTI\_DisableIT\_32\_63(RCC\_EXTI\_LINE\_HSECSS)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00625}00625\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CORE\_CM0PLUS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00626}00626\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00627}00627\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00628}00628\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00629}\mbox{\hyperlink{group__RCCEx__Exported__Macros_gafca78bb6fbfed8a31ef7ee030d424b50}{00629}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSECSS\_EXTI\_ENABLE\_IT()\ \ \ \ \ \ \ \ \ \ \ \ LL\_EXTI\_EnableIT\_0\_31(RCC\_EXTI\_LINE\_LSECSS)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00630}\mbox{\hyperlink{group__RCCEx__Exported__Macros_gaa5c2a31f367b8085be517e315b8c0196}{00630}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSECSS\_EXTI\_DISABLE\_IT()\ \ \ \ \ \ \ \ \ \ \ LL\_EXTI\_DisableIT\_0\_31(RCC\_EXTI\_LINE\_LSECSS)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00631}\mbox{\hyperlink{group__RCCEx__Exported__Macros_gad5f8173d2752512c30375c9ca7890fbc}{00631}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSECSS\_EXTI\_ENABLE\_EVENT()\ \ \ \ \ \ \ \ \ LL\_EXTI\_EnableEvent\_0\_31(RCC\_EXTI\_LINE\_LSECSS)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00632}\mbox{\hyperlink{group__RCCEx__Exported__Macros_ga20711e52b237c9c598c87d5329a9700f}{00632}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSECSS\_EXTI\_DISABLE\_EVENT()\ \ \ \ \ \ \ \ LL\_EXTI\_DisableEvent\_0\_31(RCC\_EXTI\_LINE\_LSECSS)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00633}00633\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00634}\mbox{\hyperlink{group__RCCEx__Exported__Macros_gaca584a61c549060532c0d5f0cbfe77e9}{00634}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSECSS\_EXTI\_ENABLE\_IT()\ \ \ \ \ \ \ \ \ \ \ \ LL\_EXTI\_EnableIT\_32\_63(RCC\_EXTI\_LINE\_HSECSS)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00635}\mbox{\hyperlink{group__RCCEx__Exported__Macros_ga6b65103e41053ff39fa1b1d373ee89ab}{00635}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSECSS\_EXTI\_DISABLE\_IT()\ \ \ \ \ \ \ \ \ \ \ LL\_EXTI\_DisableIT\_32\_63(RCC\_EXTI\_LINE\_HSECSS)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00636}00636\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00637}00637\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DUAL\_CORE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00638}00638\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00644}00644\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00653}\mbox{\hyperlink{group__RCCEx__Exported__Functions__Group1_ga0c0f61a1e2f47cc81bc43d83ba3e0d95}{00653}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__RCCEx__Exported__Functions__Group1_ga0c0f61a1e2f47cc81bc43d83ba3e0d95}{HAL\_RCCEx\_PeriphCLKConfig}}(\mbox{\hyperlink{structRCC__PeriphCLKInitTypeDef}{RCC\_PeriphCLKInitTypeDef}}\ \ *PeriphClkInit);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00654}\mbox{\hyperlink{group__RCCEx__Exported__Functions__Group1_ga754fc5136c63ad52b7c459aafc8a3927}{00654}}\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group__RCCEx__Exported__Functions__Group1_ga754fc5136c63ad52b7c459aafc8a3927}{HAL\_RCCEx\_GetPeriphCLKConfig}}(\mbox{\hyperlink{structRCC__PeriphCLKInitTypeDef}{RCC\_PeriphCLKInitTypeDef}}\ \ *PeriphClkInit);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00655}\mbox{\hyperlink{group__RCCEx__Exported__Functions__Group1_ga14acaeb88163a6bb0839470b753ba1bd}{00655}}\ uint32\_t\ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group__RCCEx__Exported__Functions__Group1_ga14acaeb88163a6bb0839470b753ba1bd}{HAL\_RCCEx\_GetPeriphCLKFreq}}(uint32\_t\ PeriphClk);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00656}00656\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00665}\mbox{\hyperlink{group__RCCEx__Exported__Functions__Group2_gab5a363cbbf01f48cc19db511919c5a1a}{00665}}\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group__RCCEx__Exported__Functions__Group2_gab5a363cbbf01f48cc19db511919c5a1a}{HAL\_RCCEx\_WakeUpStopCLKConfig}}(uint32\_t\ WakeUpClk);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00666}00666\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00667}\mbox{\hyperlink{group__RCCEx__Exported__Functions__Group2_ga7d237da5647613e86a997794b864f0fa}{00667}}\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group__RCCEx__Exported__Functions__Group2_ga7d237da5647613e86a997794b864f0fa}{HAL\_RCCEx\_EnableLSECSS}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00668}\mbox{\hyperlink{group__RCCEx__Exported__Functions__Group2_gae5959cd3a8acfbed2c967f7b2336151c}{00668}}\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group__RCCEx__Exported__Functions__Group2_gae5959cd3a8acfbed2c967f7b2336151c}{HAL\_RCCEx\_DisableLSECSS}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00669}\mbox{\hyperlink{group__RCCEx__Exported__Functions__Group2_ga8ddfc54f96412cceafa11f4a6389e261}{00669}}\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group__RCCEx__Exported__Functions__Group2_ga8ddfc54f96412cceafa11f4a6389e261}{HAL\_RCCEx\_EnableLSECSS\_IT}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00670}\mbox{\hyperlink{group__RCCEx__Exported__Functions__Group2_ga88a422344cd65e2eda4107252c1fc749}{00670}}\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group__RCCEx__Exported__Functions__Group2_ga88a422344cd65e2eda4107252c1fc749}{HAL\_RCCEx\_LSECSS\_IRQHandler}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00671}\mbox{\hyperlink{group__RCCEx__Exported__Functions__Group2_ga6a0c850cc08b2788116cf0c2bf993778}{00671}}\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group__RCCEx__Exported__Functions__Group2_ga6a0c850cc08b2788116cf0c2bf993778}{HAL\_RCCEx\_LSECSS\_Callback}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00672}00672\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00673}\mbox{\hyperlink{group__RCCEx__Exported__Functions__Group2_gab76127c09ee117183a0a502c8012cb6d}{00673}}\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group__RCCEx__Exported__Functions__Group2_gab76127c09ee117183a0a502c8012cb6d}{HAL\_RCCEx\_EnableLSCO}}(uint32\_t\ LSCOSource);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00674}\mbox{\hyperlink{group__RCCEx__Exported__Functions__Group2_gaab1246ffe1198dfc1cf498b6989ade38}{00674}}\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group__RCCEx__Exported__Functions__Group2_gaab1246ffe1198dfc1cf498b6989ade38}{HAL\_RCCEx\_DisableLSCO}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00675}00675\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00676}\mbox{\hyperlink{group__RCCEx__Exported__Functions__Group2_ga5cc774d489a5af9b68d3939752827eec}{00676}}\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group__RCCEx__Exported__Functions__Group2_ga5cc774d489a5af9b68d3939752827eec}{HAL\_RCCEx\_EnableMSIPLLMode}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00677}\mbox{\hyperlink{group__RCCEx__Exported__Functions__Group2_gac442d3a67c2369816448410fee1eef35}{00677}}\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group__RCCEx__Exported__Functions__Group2_gac442d3a67c2369816448410fee1eef35}{HAL\_RCCEx\_DisableMSIPLLMode}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00678}00678\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00679}00679\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00697}00697\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00698}00698\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00699}00699\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00700}00700\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc__ex_8h_source_l00701}00701\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32WLxx\_HAL\_RCC\_EX\_H\ */}\textcolor{preprocessor}{}}

\end{DoxyCode}
