
IMU_FreeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00015a38  00400000  00400000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00415a38  00415a38  00025a38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000a54  20000000  00415a40  00030000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00003b98  20000a58  00416498  00030a54  2**3
                  ALLOC
  4 .stack        00000800  200045f0  0041a030  00030a54  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00030a54  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00030a7d  2**0
                  CONTENTS, READONLY
  7 .debug_info   000192e2  00000000  00000000  00030ad6  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000047af  00000000  00000000  00049db8  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000b5d5  00000000  00000000  0004e567  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00001598  00000000  00000000  00059b3c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00001348  00000000  00000000  0005b0d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00019e79  00000000  00000000  0005c41c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0001efd4  00000000  00000000  00076295  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0004bfb2  00000000  00000000  00095269  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00006ed0  00000000  00000000  000e121c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20004df0 	.word	0x20004df0
  400004:	004061cd 	.word	0x004061cd
  400008:	004061c5 	.word	0x004061c5
  40000c:	004061c5 	.word	0x004061c5
  400010:	004061c5 	.word	0x004061c5
  400014:	004061c5 	.word	0x004061c5
  400018:	004061c5 	.word	0x004061c5
	...
  40002c:	004066e9 	.word	0x004066e9
  400030:	004061c5 	.word	0x004061c5
  400034:	00000000 	.word	0x00000000
  400038:	004067e1 	.word	0x004067e1
  40003c:	00406821 	.word	0x00406821
  400040:	004061c5 	.word	0x004061c5
  400044:	004061c5 	.word	0x004061c5
  400048:	004061c5 	.word	0x004061c5
  40004c:	004061c5 	.word	0x004061c5
  400050:	004061c5 	.word	0x004061c5
  400054:	004061c5 	.word	0x004061c5
  400058:	004061c5 	.word	0x004061c5
  40005c:	004061c5 	.word	0x004061c5
  400060:	00403e51 	.word	0x00403e51
  400064:	00403e65 	.word	0x00403e65
  400068:	004061c5 	.word	0x004061c5
  40006c:	00405821 	.word	0x00405821
  400070:	00405839 	.word	0x00405839
  400074:	00405851 	.word	0x00405851
  400078:	004061c5 	.word	0x004061c5
  40007c:	004061c5 	.word	0x004061c5
  400080:	004061c5 	.word	0x004061c5
  400084:	004061c5 	.word	0x004061c5
  400088:	004061c5 	.word	0x004061c5
  40008c:	004035c5 	.word	0x004035c5
  400090:	004035d9 	.word	0x004035d9
  400094:	00401d81 	.word	0x00401d81
  400098:	004061c5 	.word	0x004061c5
  40009c:	004061c5 	.word	0x004061c5
  4000a0:	004061c5 	.word	0x004061c5
  4000a4:	004061c5 	.word	0x004061c5
  4000a8:	004061c5 	.word	0x004061c5
  4000ac:	004061c5 	.word	0x004061c5
  4000b0:	004061c5 	.word	0x004061c5
  4000b4:	004061c5 	.word	0x004061c5
  4000b8:	004061c5 	.word	0x004061c5
  4000bc:	004061c5 	.word	0x004061c5
  4000c0:	004061c5 	.word	0x004061c5

004000c4 <__do_global_dtors_aux>:
  4000c4:	b510      	push	{r4, lr}
  4000c6:	4c05      	ldr	r4, [pc, #20]	; (4000dc <__do_global_dtors_aux+0x18>)
  4000c8:	7823      	ldrb	r3, [r4, #0]
  4000ca:	b933      	cbnz	r3, 4000da <__do_global_dtors_aux+0x16>
  4000cc:	4b04      	ldr	r3, [pc, #16]	; (4000e0 <__do_global_dtors_aux+0x1c>)
  4000ce:	b113      	cbz	r3, 4000d6 <__do_global_dtors_aux+0x12>
  4000d0:	4804      	ldr	r0, [pc, #16]	; (4000e4 <__do_global_dtors_aux+0x20>)
  4000d2:	f3af 8000 	nop.w
  4000d6:	2301      	movs	r3, #1
  4000d8:	7023      	strb	r3, [r4, #0]
  4000da:	bd10      	pop	{r4, pc}
  4000dc:	20000a58 	.word	0x20000a58
  4000e0:	00000000 	.word	0x00000000
  4000e4:	00415a40 	.word	0x00415a40

004000e8 <frame_dummy>:
  4000e8:	4b08      	ldr	r3, [pc, #32]	; (40010c <frame_dummy+0x24>)
  4000ea:	b510      	push	{r4, lr}
  4000ec:	b11b      	cbz	r3, 4000f6 <frame_dummy+0xe>
  4000ee:	4908      	ldr	r1, [pc, #32]	; (400110 <frame_dummy+0x28>)
  4000f0:	4808      	ldr	r0, [pc, #32]	; (400114 <frame_dummy+0x2c>)
  4000f2:	f3af 8000 	nop.w
  4000f6:	4808      	ldr	r0, [pc, #32]	; (400118 <frame_dummy+0x30>)
  4000f8:	6803      	ldr	r3, [r0, #0]
  4000fa:	b903      	cbnz	r3, 4000fe <frame_dummy+0x16>
  4000fc:	bd10      	pop	{r4, pc}
  4000fe:	4b07      	ldr	r3, [pc, #28]	; (40011c <frame_dummy+0x34>)
  400100:	2b00      	cmp	r3, #0
  400102:	d0fb      	beq.n	4000fc <frame_dummy+0x14>
  400104:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400108:	4718      	bx	r3
  40010a:	bf00      	nop
  40010c:	00000000 	.word	0x00000000
  400110:	20000a5c 	.word	0x20000a5c
  400114:	00415a40 	.word	0x00415a40
  400118:	00415a40 	.word	0x00415a40
  40011c:	00000000 	.word	0x00000000

00400120 <parseCMD>:
	{	"offsetGyroZ",		cOffsetGyroZ},
	{	"calibrationIMU",	cRunCalibrationIMU},
	{	"end",				cUnknowCommand},
};

static void parseCMD(char *buf, commVar *cmdParse){
  400120:	b580      	push	{r7, lr}
  400122:	b086      	sub	sp, #24
  400124:	af00      	add	r7, sp, #0
  400126:	6078      	str	r0, [r7, #4]
  400128:	6039      	str	r1, [r7, #0]
	uint32_t i = 0;
  40012a:	2300      	movs	r3, #0
  40012c:	617b      	str	r3, [r7, #20]
	cmdParse->func = NULL;
  40012e:	683b      	ldr	r3, [r7, #0]
  400130:	2200      	movs	r2, #0
  400132:	601a      	str	r2, [r3, #0]
	cmdParse->type = cGet;
  400134:	683b      	ldr	r3, [r7, #0]
  400136:	2200      	movs	r2, #0
  400138:	711a      	strb	r2, [r3, #4]
	cmdParse->value = 0;
  40013a:	683b      	ldr	r3, [r7, #0]
  40013c:	f04f 0200 	mov.w	r2, #0
  400140:	609a      	str	r2, [r3, #8]
	cmdParse->device = IMU_Low;
  400142:	683b      	ldr	r3, [r7, #0]
  400144:	2268      	movs	r2, #104	; 0x68
  400146:	731a      	strb	r2, [r3, #12]
	char *pch;
	
	if (strstr(buf, ";")){
  400148:	213b      	movs	r1, #59	; 0x3b
  40014a:	6878      	ldr	r0, [r7, #4]
  40014c:	4b3f      	ldr	r3, [pc, #252]	; (40024c <parseCMD+0x12c>)
  40014e:	4798      	blx	r3
  400150:	4603      	mov	r3, r0
  400152:	2b00      	cmp	r3, #0
  400154:	d06f      	beq.n	400236 <parseCMD+0x116>
		pch = strtok(buf, ";");
  400156:	493e      	ldr	r1, [pc, #248]	; (400250 <parseCMD+0x130>)
  400158:	6878      	ldr	r0, [r7, #4]
  40015a:	4b3e      	ldr	r3, [pc, #248]	; (400254 <parseCMD+0x134>)
  40015c:	4798      	blx	r3
  40015e:	6138      	str	r0, [r7, #16]
		while( pch != NULL ){
  400160:	e065      	b.n	40022e <parseCMD+0x10e>
			switch (i++){
  400162:	697b      	ldr	r3, [r7, #20]
  400164:	1c5a      	adds	r2, r3, #1
  400166:	617a      	str	r2, [r7, #20]
  400168:	2b03      	cmp	r3, #3
  40016a:	d855      	bhi.n	400218 <parseCMD+0xf8>
  40016c:	a201      	add	r2, pc, #4	; (adr r2, 400174 <parseCMD+0x54>)
  40016e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400172:	bf00      	nop
  400174:	00400185 	.word	0x00400185
  400178:	00400193 	.word	0x00400193
  40017c:	004001b9 	.word	0x004001b9
  400180:	004001dd 	.word	0x004001dd
				case 0:
					cmdParse->func = cmdToFunc(pch);
  400184:	6938      	ldr	r0, [r7, #16]
  400186:	4b34      	ldr	r3, [pc, #208]	; (400258 <parseCMD+0x138>)
  400188:	4798      	blx	r3
  40018a:	4602      	mov	r2, r0
  40018c:	683b      	ldr	r3, [r7, #0]
  40018e:	601a      	str	r2, [r3, #0]
					break;
  400190:	e048      	b.n	400224 <parseCMD+0x104>
				case 1:
					if (isFloat(pch)){
  400192:	6938      	ldr	r0, [r7, #16]
  400194:	4b31      	ldr	r3, [pc, #196]	; (40025c <parseCMD+0x13c>)
  400196:	4798      	blx	r3
  400198:	4603      	mov	r3, r0
  40019a:	2b00      	cmp	r3, #0
  40019c:	d007      	beq.n	4001ae <parseCMD+0x8e>
						cmdParse->type = atoi(pch);
  40019e:	6938      	ldr	r0, [r7, #16]
  4001a0:	4b2f      	ldr	r3, [pc, #188]	; (400260 <parseCMD+0x140>)
  4001a2:	4798      	blx	r3
  4001a4:	4603      	mov	r3, r0
  4001a6:	b2da      	uxtb	r2, r3
  4001a8:	683b      	ldr	r3, [r7, #0]
  4001aa:	711a      	strb	r2, [r3, #4]
					} else {
						printf_mux("Wrong format [%s]\n", pch);
					}					
					break;
  4001ac:	e03a      	b.n	400224 <parseCMD+0x104>
					break;
				case 1:
					if (isFloat(pch)){
						cmdParse->type = atoi(pch);
					} else {
						printf_mux("Wrong format [%s]\n", pch);
  4001ae:	6939      	ldr	r1, [r7, #16]
  4001b0:	482c      	ldr	r0, [pc, #176]	; (400264 <parseCMD+0x144>)
  4001b2:	4b2d      	ldr	r3, [pc, #180]	; (400268 <parseCMD+0x148>)
  4001b4:	4798      	blx	r3
					}					
					break;
  4001b6:	e035      	b.n	400224 <parseCMD+0x104>
				case 2:
					if (isFloat(pch)){
  4001b8:	6938      	ldr	r0, [r7, #16]
  4001ba:	4b28      	ldr	r3, [pc, #160]	; (40025c <parseCMD+0x13c>)
  4001bc:	4798      	blx	r3
  4001be:	4603      	mov	r3, r0
  4001c0:	2b00      	cmp	r3, #0
  4001c2:	d006      	beq.n	4001d2 <parseCMD+0xb2>
						cmdParse->value = atoff(pch);
  4001c4:	6938      	ldr	r0, [r7, #16]
  4001c6:	4b29      	ldr	r3, [pc, #164]	; (40026c <parseCMD+0x14c>)
  4001c8:	4798      	blx	r3
  4001ca:	4602      	mov	r2, r0
  4001cc:	683b      	ldr	r3, [r7, #0]
  4001ce:	609a      	str	r2, [r3, #8]
					} else {
						printf_mux("Wrong format [%s]\n", pch);
					}
					break;
  4001d0:	e028      	b.n	400224 <parseCMD+0x104>
					break;
				case 2:
					if (isFloat(pch)){
						cmdParse->value = atoff(pch);
					} else {
						printf_mux("Wrong format [%s]\n", pch);
  4001d2:	6939      	ldr	r1, [r7, #16]
  4001d4:	4823      	ldr	r0, [pc, #140]	; (400264 <parseCMD+0x144>)
  4001d6:	4b24      	ldr	r3, [pc, #144]	; (400268 <parseCMD+0x148>)
  4001d8:	4798      	blx	r3
					}
					break;
  4001da:	e023      	b.n	400224 <parseCMD+0x104>
				case 3:
					if (isFloat(pch)) {
  4001dc:	6938      	ldr	r0, [r7, #16]
  4001de:	4b1f      	ldr	r3, [pc, #124]	; (40025c <parseCMD+0x13c>)
  4001e0:	4798      	blx	r3
  4001e2:	4603      	mov	r3, r0
  4001e4:	2b00      	cmp	r3, #0
  4001e6:	d012      	beq.n	40020e <parseCMD+0xee>
						uint8_t dev_addr = atoi(pch);
  4001e8:	6938      	ldr	r0, [r7, #16]
  4001ea:	4b1d      	ldr	r3, [pc, #116]	; (400260 <parseCMD+0x140>)
  4001ec:	4798      	blx	r3
  4001ee:	4603      	mov	r3, r0
  4001f0:	73fb      	strb	r3, [r7, #15]
						if (dev_addr == 1) {
  4001f2:	7bfb      	ldrb	r3, [r7, #15]
  4001f4:	2b01      	cmp	r3, #1
  4001f6:	d103      	bne.n	400200 <parseCMD+0xe0>
							cmdParse->device = IMU_High;
  4001f8:	683b      	ldr	r3, [r7, #0]
  4001fa:	2269      	movs	r2, #105	; 0x69
  4001fc:	731a      	strb	r2, [r3, #12]
							cmdParse->device = IMU_Low;
						}
					} else {
						printf_mux("Wrong format [%s]\n", pch);
					}
					break;
  4001fe:	e010      	b.n	400222 <parseCMD+0x102>
				case 3:
					if (isFloat(pch)) {
						uint8_t dev_addr = atoi(pch);
						if (dev_addr == 1) {
							cmdParse->device = IMU_High;
						} else if (dev_addr == 0) {
  400200:	7bfb      	ldrb	r3, [r7, #15]
  400202:	2b00      	cmp	r3, #0
  400204:	d10d      	bne.n	400222 <parseCMD+0x102>
							cmdParse->device = IMU_Low;
  400206:	683b      	ldr	r3, [r7, #0]
  400208:	2268      	movs	r2, #104	; 0x68
  40020a:	731a      	strb	r2, [r3, #12]
						}
					} else {
						printf_mux("Wrong format [%s]\n", pch);
					}
					break;
  40020c:	e009      	b.n	400222 <parseCMD+0x102>
							cmdParse->device = IMU_High;
						} else if (dev_addr == 0) {
							cmdParse->device = IMU_Low;
						}
					} else {
						printf_mux("Wrong format [%s]\n", pch);
  40020e:	6939      	ldr	r1, [r7, #16]
  400210:	4814      	ldr	r0, [pc, #80]	; (400264 <parseCMD+0x144>)
  400212:	4b15      	ldr	r3, [pc, #84]	; (400268 <parseCMD+0x148>)
  400214:	4798      	blx	r3
					}
					break;
  400216:	e004      	b.n	400222 <parseCMD+0x102>
				default:
					printf_mux("Too much args: [%s]\n", pch);
  400218:	6939      	ldr	r1, [r7, #16]
  40021a:	4815      	ldr	r0, [pc, #84]	; (400270 <parseCMD+0x150>)
  40021c:	4b12      	ldr	r3, [pc, #72]	; (400268 <parseCMD+0x148>)
  40021e:	4798      	blx	r3
					break;
  400220:	e000      	b.n	400224 <parseCMD+0x104>
							cmdParse->device = IMU_Low;
						}
					} else {
						printf_mux("Wrong format [%s]\n", pch);
					}
					break;
  400222:	bf00      	nop
				default:
					printf_mux("Too much args: [%s]\n", pch);
					break;
			}
			pch = strtok(NULL, ";");
  400224:	490a      	ldr	r1, [pc, #40]	; (400250 <parseCMD+0x130>)
  400226:	2000      	movs	r0, #0
  400228:	4b0a      	ldr	r3, [pc, #40]	; (400254 <parseCMD+0x134>)
  40022a:	4798      	blx	r3
  40022c:	6138      	str	r0, [r7, #16]
	cmdParse->device = IMU_Low;
	char *pch;
	
	if (strstr(buf, ";")){
		pch = strtok(buf, ";");
		while( pch != NULL ){
  40022e:	693b      	ldr	r3, [r7, #16]
  400230:	2b00      	cmp	r3, #0
  400232:	d196      	bne.n	400162 <parseCMD+0x42>
			pch = strtok(NULL, ";");
		}
	} else {
		cmdParse->func = cmdToFunc(buf);
	}
}
  400234:	e005      	b.n	400242 <parseCMD+0x122>
					break;
			}
			pch = strtok(NULL, ";");
		}
	} else {
		cmdParse->func = cmdToFunc(buf);
  400236:	6878      	ldr	r0, [r7, #4]
  400238:	4b07      	ldr	r3, [pc, #28]	; (400258 <parseCMD+0x138>)
  40023a:	4798      	blx	r3
  40023c:	4602      	mov	r2, r0
  40023e:	683b      	ldr	r3, [r7, #0]
  400240:	601a      	str	r2, [r3, #0]
	}
}
  400242:	bf00      	nop
  400244:	3718      	adds	r7, #24
  400246:	46bd      	mov	sp, r7
  400248:	bd80      	pop	{r7, pc}
  40024a:	bf00      	nop
  40024c:	0040c571 	.word	0x0040c571
  400250:	0041463c 	.word	0x0041463c
  400254:	0040dd79 	.word	0x0040dd79
  400258:	00400275 	.word	0x00400275
  40025c:	00400325 	.word	0x00400325
  400260:	0040c159 	.word	0x0040c159
  400264:	00414640 	.word	0x00414640
  400268:	00401c59 	.word	0x00401c59
  40026c:	0040c151 	.word	0x0040c151
  400270:	00414654 	.word	0x00414654

00400274 <cmdToFunc>:

static funcCommand cmdToFunc(char *buf){
  400274:	b580      	push	{r7, lr}
  400276:	b084      	sub	sp, #16
  400278:	af00      	add	r7, sp, #0
  40027a:	6078      	str	r0, [r7, #4]
	uint32_t i;
	for (i = 0; functionsMap[i].func != cUnknowCommand; i++){
  40027c:	2300      	movs	r3, #0
  40027e:	60fb      	str	r3, [r7, #12]
  400280:	e01a      	b.n	4002b8 <cmdToFunc+0x44>
		if (strcmp(buf, functionsMap[i].str) == 0){
  400282:	68fa      	ldr	r2, [r7, #12]
  400284:	4613      	mov	r3, r2
  400286:	00db      	lsls	r3, r3, #3
  400288:	4413      	add	r3, r2
  40028a:	009b      	lsls	r3, r3, #2
  40028c:	4a13      	ldr	r2, [pc, #76]	; (4002dc <cmdToFunc+0x68>)
  40028e:	4413      	add	r3, r2
  400290:	4619      	mov	r1, r3
  400292:	6878      	ldr	r0, [r7, #4]
  400294:	4b12      	ldr	r3, [pc, #72]	; (4002e0 <cmdToFunc+0x6c>)
  400296:	4798      	blx	r3
  400298:	4603      	mov	r3, r0
  40029a:	2b00      	cmp	r3, #0
  40029c:	d109      	bne.n	4002b2 <cmdToFunc+0x3e>
			//Comando encontrado, retornar função:
			return functionsMap[i].func;
  40029e:	490f      	ldr	r1, [pc, #60]	; (4002dc <cmdToFunc+0x68>)
  4002a0:	68fa      	ldr	r2, [r7, #12]
  4002a2:	4613      	mov	r3, r2
  4002a4:	00db      	lsls	r3, r3, #3
  4002a6:	4413      	add	r3, r2
  4002a8:	009b      	lsls	r3, r3, #2
  4002aa:	440b      	add	r3, r1
  4002ac:	3320      	adds	r3, #32
  4002ae:	681b      	ldr	r3, [r3, #0]
  4002b0:	e00f      	b.n	4002d2 <cmdToFunc+0x5e>
	}
}

static funcCommand cmdToFunc(char *buf){
	uint32_t i;
	for (i = 0; functionsMap[i].func != cUnknowCommand; i++){
  4002b2:	68fb      	ldr	r3, [r7, #12]
  4002b4:	3301      	adds	r3, #1
  4002b6:	60fb      	str	r3, [r7, #12]
  4002b8:	4908      	ldr	r1, [pc, #32]	; (4002dc <cmdToFunc+0x68>)
  4002ba:	68fa      	ldr	r2, [r7, #12]
  4002bc:	4613      	mov	r3, r2
  4002be:	00db      	lsls	r3, r3, #3
  4002c0:	4413      	add	r3, r2
  4002c2:	009b      	lsls	r3, r3, #2
  4002c4:	440b      	add	r3, r1
  4002c6:	3320      	adds	r3, #32
  4002c8:	681b      	ldr	r3, [r3, #0]
  4002ca:	4a06      	ldr	r2, [pc, #24]	; (4002e4 <cmdToFunc+0x70>)
  4002cc:	4293      	cmp	r3, r2
  4002ce:	d1d8      	bne.n	400282 <cmdToFunc+0xe>
			return functionsMap[i].func;
		}
	}
	
	//Se não encontrado, retornar função de Command Unknow
	return cUnknowCommand;
  4002d0:	4b04      	ldr	r3, [pc, #16]	; (4002e4 <cmdToFunc+0x70>)
}
  4002d2:	4618      	mov	r0, r3
  4002d4:	3710      	adds	r7, #16
  4002d6:	46bd      	mov	sp, r7
  4002d8:	bd80      	pop	{r7, pc}
  4002da:	bf00      	nop
  4002dc:	004143d8 	.word	0x004143d8
  4002e0:	0040c641 	.word	0x0040c641
  4002e4:	00400371 	.word	0x00400371

004002e8 <receiveCMD>:

void receiveCMD(char *buf){
  4002e8:	b590      	push	{r4, r7, lr}
  4002ea:	b087      	sub	sp, #28
  4002ec:	af00      	add	r7, sp, #0
  4002ee:	6078      	str	r0, [r7, #4]
	commVar cmdVal;
	
	parseCMD(buf, &cmdVal);
  4002f0:	f107 0308 	add.w	r3, r7, #8
  4002f4:	4619      	mov	r1, r3
  4002f6:	6878      	ldr	r0, [r7, #4]
  4002f8:	4b08      	ldr	r3, [pc, #32]	; (40031c <receiveCMD+0x34>)
  4002fa:	4798      	blx	r3
	
	if (cmdVal.func){
  4002fc:	68bb      	ldr	r3, [r7, #8]
  4002fe:	2b00      	cmp	r3, #0
  400300:	d005      	beq.n	40030e <receiveCMD+0x26>
		cmdVal.func(cmdVal);
  400302:	68bc      	ldr	r4, [r7, #8]
  400304:	f107 0308 	add.w	r3, r7, #8
  400308:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  40030a:	47a0      	blx	r4
	} else {
		sendErrorCMD(buf);
	}
}
  40030c:	e002      	b.n	400314 <receiveCMD+0x2c>
	parseCMD(buf, &cmdVal);
	
	if (cmdVal.func){
		cmdVal.func(cmdVal);
	} else {
		sendErrorCMD(buf);
  40030e:	6878      	ldr	r0, [r7, #4]
  400310:	4b03      	ldr	r3, [pc, #12]	; (400320 <receiveCMD+0x38>)
  400312:	4798      	blx	r3
	}
}
  400314:	bf00      	nop
  400316:	371c      	adds	r7, #28
  400318:	46bd      	mov	sp, r7
  40031a:	bd90      	pop	{r4, r7, pc}
  40031c:	00400121 	.word	0x00400121
  400320:	00400395 	.word	0x00400395

00400324 <isFloat>:

static uint8_t isFloat(char *str){
  400324:	b480      	push	{r7}
  400326:	b083      	sub	sp, #12
  400328:	af00      	add	r7, sp, #0
  40032a:	6078      	str	r0, [r7, #4]
	while(*str){
  40032c:	e013      	b.n	400356 <isFloat+0x32>
		if ( (!isdigit((unsigned char)*str)) && ( (*str) != '.' ) ){
  40032e:	4b0f      	ldr	r3, [pc, #60]	; (40036c <isFloat+0x48>)
  400330:	681a      	ldr	r2, [r3, #0]
  400332:	687b      	ldr	r3, [r7, #4]
  400334:	781b      	ldrb	r3, [r3, #0]
  400336:	3301      	adds	r3, #1
  400338:	4413      	add	r3, r2
  40033a:	781b      	ldrb	r3, [r3, #0]
  40033c:	f003 0304 	and.w	r3, r3, #4
  400340:	2b00      	cmp	r3, #0
  400342:	d105      	bne.n	400350 <isFloat+0x2c>
  400344:	687b      	ldr	r3, [r7, #4]
  400346:	781b      	ldrb	r3, [r3, #0]
  400348:	2b2e      	cmp	r3, #46	; 0x2e
  40034a:	d001      	beq.n	400350 <isFloat+0x2c>
			return false;
  40034c:	2300      	movs	r3, #0
  40034e:	e007      	b.n	400360 <isFloat+0x3c>
		}
		str++;
  400350:	687b      	ldr	r3, [r7, #4]
  400352:	3301      	adds	r3, #1
  400354:	607b      	str	r3, [r7, #4]
		sendErrorCMD(buf);
	}
}

static uint8_t isFloat(char *str){
	while(*str){
  400356:	687b      	ldr	r3, [r7, #4]
  400358:	781b      	ldrb	r3, [r3, #0]
  40035a:	2b00      	cmp	r3, #0
  40035c:	d1e7      	bne.n	40032e <isFloat+0xa>
		if ( (!isdigit((unsigned char)*str)) && ( (*str) != '.' ) ){
			return false;
		}
		str++;
	}
	return true;
  40035e:	2301      	movs	r3, #1
}
  400360:	4618      	mov	r0, r3
  400362:	370c      	adds	r7, #12
  400364:	46bd      	mov	sp, r7
  400366:	bc80      	pop	{r7}
  400368:	4770      	bx	lr
  40036a:	bf00      	nop
  40036c:	200001b4 	.word	0x200001b4

00400370 <cUnknowCommand>:

void cUnknowCommand(commVar values){
  400370:	b590      	push	{r4, r7, lr}
  400372:	b085      	sub	sp, #20
  400374:	af00      	add	r7, sp, #0
  400376:	463c      	mov	r4, r7
  400378:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	printf_mux("\tCOMMAND UNKNOW\r\n");
  40037c:	4803      	ldr	r0, [pc, #12]	; (40038c <cUnknowCommand+0x1c>)
  40037e:	4b04      	ldr	r3, [pc, #16]	; (400390 <cUnknowCommand+0x20>)
  400380:	4798      	blx	r3
}
  400382:	bf00      	nop
  400384:	3714      	adds	r7, #20
  400386:	46bd      	mov	sp, r7
  400388:	bd90      	pop	{r4, r7, pc}
  40038a:	bf00      	nop
  40038c:	0041466c 	.word	0x0041466c
  400390:	00401c59 	.word	0x00401c59

00400394 <sendErrorCMD>:

void sendErrorCMD(char *buf){
  400394:	b580      	push	{r7, lr}
  400396:	b082      	sub	sp, #8
  400398:	af00      	add	r7, sp, #0
  40039a:	6078      	str	r0, [r7, #4]
	printf_mux("\tERROR COMMAND [%s]\r\n", buf);
  40039c:	6879      	ldr	r1, [r7, #4]
  40039e:	4803      	ldr	r0, [pc, #12]	; (4003ac <sendErrorCMD+0x18>)
  4003a0:	4b03      	ldr	r3, [pc, #12]	; (4003b0 <sendErrorCMD+0x1c>)
  4003a2:	4798      	blx	r3
  4003a4:	bf00      	nop
  4003a6:	3708      	adds	r7, #8
  4003a8:	46bd      	mov	sp, r7
  4003aa:	bd80      	pop	{r7, pc}
  4003ac:	00414680 	.word	0x00414680
  4003b0:	00401c59 	.word	0x00401c59

004003b4 <setAlpha>:

#include "ComplementaryFilter.h"

double alpha = 0.7143;//0.8333//0.9091

Bool setAlpha(double val){
  4003b4:	b590      	push	{r4, r7, lr}
  4003b6:	b085      	sub	sp, #20
  4003b8:	af00      	add	r7, sp, #0
  4003ba:	e9c7 0100 	strd	r0, r1, [r7]
	Bool resp = false;
  4003be:	2300      	movs	r3, #0
  4003c0:	73fb      	strb	r3, [r7, #15]
	
	if (val >= 0 && val <= 1) {
  4003c2:	4c10      	ldr	r4, [pc, #64]	; (400404 <setAlpha+0x50>)
  4003c4:	f04f 0200 	mov.w	r2, #0
  4003c8:	f04f 0300 	mov.w	r3, #0
  4003cc:	e9d7 0100 	ldrd	r0, r1, [r7]
  4003d0:	47a0      	blx	r4
  4003d2:	4603      	mov	r3, r0
  4003d4:	2b00      	cmp	r3, #0
  4003d6:	d010      	beq.n	4003fa <setAlpha+0x46>
  4003d8:	4c0b      	ldr	r4, [pc, #44]	; (400408 <setAlpha+0x54>)
  4003da:	f04f 0200 	mov.w	r2, #0
  4003de:	4b0b      	ldr	r3, [pc, #44]	; (40040c <setAlpha+0x58>)
  4003e0:	e9d7 0100 	ldrd	r0, r1, [r7]
  4003e4:	47a0      	blx	r4
  4003e6:	4603      	mov	r3, r0
  4003e8:	2b00      	cmp	r3, #0
  4003ea:	d006      	beq.n	4003fa <setAlpha+0x46>
		alpha = val;
  4003ec:	4a08      	ldr	r2, [pc, #32]	; (400410 <setAlpha+0x5c>)
  4003ee:	e9d7 3400 	ldrd	r3, r4, [r7]
  4003f2:	e9c2 3400 	strd	r3, r4, [r2]
		resp = true;
  4003f6:	2301      	movs	r3, #1
  4003f8:	73fb      	strb	r3, [r7, #15]
	}
	
	return resp;
  4003fa:	7bfb      	ldrb	r3, [r7, #15]
}
  4003fc:	4618      	mov	r0, r3
  4003fe:	3714      	adds	r7, #20
  400400:	46bd      	mov	sp, r7
  400402:	bd90      	pop	{r4, r7, pc}
  400404:	0040ba51 	.word	0x0040ba51
  400408:	0040ba3d 	.word	0x0040ba3d
  40040c:	3ff00000 	.word	0x3ff00000
  400410:	20000128 	.word	0x20000128

00400414 <getAlpha>:

double getAlpha(void){
  400414:	b490      	push	{r4, r7}
  400416:	af00      	add	r7, sp, #0
	return alpha;
  400418:	4b03      	ldr	r3, [pc, #12]	; (400428 <getAlpha+0x14>)
  40041a:	cb18      	ldmia	r3, {r3, r4}
}
  40041c:	4618      	mov	r0, r3
  40041e:	4621      	mov	r1, r4
  400420:	46bd      	mov	sp, r7
  400422:	bc90      	pop	{r4, r7}
  400424:	4770      	bx	lr
  400426:	bf00      	nop
  400428:	20000128 	.word	0x20000128

0040042c <initComplFilter>:

double initComplFilter(IMU_Addr_Dev dev){
  40042c:	b590      	push	{r4, r7, lr}
  40042e:	b089      	sub	sp, #36	; 0x24
  400430:	af00      	add	r7, sp, #0
  400432:	4603      	mov	r3, r0
  400434:	71fb      	strb	r3, [r7, #7]
	double acelInit[3];
	getAllAcelValue(dev, acelInit);
  400436:	f107 0208 	add.w	r2, r7, #8
  40043a:	79fb      	ldrb	r3, [r7, #7]
  40043c:	4611      	mov	r1, r2
  40043e:	4618      	mov	r0, r3
  400440:	4b06      	ldr	r3, [pc, #24]	; (40045c <initComplFilter+0x30>)
  400442:	4798      	blx	r3
	return getPureAngle(acelInit);
  400444:	f107 0308 	add.w	r3, r7, #8
  400448:	4618      	mov	r0, r3
  40044a:	4b05      	ldr	r3, [pc, #20]	; (400460 <initComplFilter+0x34>)
  40044c:	4798      	blx	r3
  40044e:	4603      	mov	r3, r0
  400450:	460c      	mov	r4, r1
}
  400452:	4618      	mov	r0, r3
  400454:	4621      	mov	r1, r4
  400456:	3724      	adds	r7, #36	; 0x24
  400458:	46bd      	mov	sp, r7
  40045a:	bd90      	pop	{r4, r7, pc}
  40045c:	004010f1 	.word	0x004010f1
  400460:	00401081 	.word	0x00401081

00400464 <getComplFilterAngle>:

void getComplFilterAngle(double *angle, double *acel, double *gyro, double dt){
  400464:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  400468:	b087      	sub	sp, #28
  40046a:	af00      	add	r7, sp, #0
  40046c:	60f8      	str	r0, [r7, #12]
  40046e:	60b9      	str	r1, [r7, #8]
  400470:	607a      	str	r2, [r7, #4]
	double angle_measure;
	
	angle_measure = getPureAngle(acel);
  400472:	68b8      	ldr	r0, [r7, #8]
  400474:	4b22      	ldr	r3, [pc, #136]	; (400500 <getComplFilterAngle+0x9c>)
  400476:	4798      	blx	r3
  400478:	e9c7 0104 	strd	r0, r1, [r7, #16]
	
	*angle = (*angle + (gyro[Axis_Z]*dt) )*alpha + (1-alpha)*angle_measure;
  40047c:	68fb      	ldr	r3, [r7, #12]
  40047e:	e9d3 4500 	ldrd	r4, r5, [r3]
  400482:	687b      	ldr	r3, [r7, #4]
  400484:	3310      	adds	r3, #16
  400486:	e9d3 0100 	ldrd	r0, r1, [r3]
  40048a:	4e1e      	ldr	r6, [pc, #120]	; (400504 <getComplFilterAngle+0xa0>)
  40048c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
  400490:	47b0      	blx	r6
  400492:	4602      	mov	r2, r0
  400494:	460b      	mov	r3, r1
  400496:	4e1c      	ldr	r6, [pc, #112]	; (400508 <getComplFilterAngle+0xa4>)
  400498:	4620      	mov	r0, r4
  40049a:	4629      	mov	r1, r5
  40049c:	47b0      	blx	r6
  40049e:	4603      	mov	r3, r0
  4004a0:	460c      	mov	r4, r1
  4004a2:	4618      	mov	r0, r3
  4004a4:	4621      	mov	r1, r4
  4004a6:	4b19      	ldr	r3, [pc, #100]	; (40050c <getComplFilterAngle+0xa8>)
  4004a8:	cb18      	ldmia	r3, {r3, r4}
  4004aa:	4d16      	ldr	r5, [pc, #88]	; (400504 <getComplFilterAngle+0xa0>)
  4004ac:	461a      	mov	r2, r3
  4004ae:	4623      	mov	r3, r4
  4004b0:	47a8      	blx	r5
  4004b2:	4603      	mov	r3, r0
  4004b4:	460c      	mov	r4, r1
  4004b6:	4698      	mov	r8, r3
  4004b8:	46a1      	mov	r9, r4
  4004ba:	4b14      	ldr	r3, [pc, #80]	; (40050c <getComplFilterAngle+0xa8>)
  4004bc:	cb18      	ldmia	r3, {r3, r4}
  4004be:	4d14      	ldr	r5, [pc, #80]	; (400510 <getComplFilterAngle+0xac>)
  4004c0:	461a      	mov	r2, r3
  4004c2:	4623      	mov	r3, r4
  4004c4:	f04f 0000 	mov.w	r0, #0
  4004c8:	4912      	ldr	r1, [pc, #72]	; (400514 <getComplFilterAngle+0xb0>)
  4004ca:	47a8      	blx	r5
  4004cc:	4603      	mov	r3, r0
  4004ce:	460c      	mov	r4, r1
  4004d0:	4618      	mov	r0, r3
  4004d2:	4621      	mov	r1, r4
  4004d4:	4c0b      	ldr	r4, [pc, #44]	; (400504 <getComplFilterAngle+0xa0>)
  4004d6:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
  4004da:	47a0      	blx	r4
  4004dc:	4603      	mov	r3, r0
  4004de:	460c      	mov	r4, r1
  4004e0:	461a      	mov	r2, r3
  4004e2:	4623      	mov	r3, r4
  4004e4:	4c08      	ldr	r4, [pc, #32]	; (400508 <getComplFilterAngle+0xa4>)
  4004e6:	4640      	mov	r0, r8
  4004e8:	4649      	mov	r1, r9
  4004ea:	47a0      	blx	r4
  4004ec:	4603      	mov	r3, r0
  4004ee:	460c      	mov	r4, r1
  4004f0:	68fa      	ldr	r2, [r7, #12]
  4004f2:	e9c2 3400 	strd	r3, r4, [r2]
  4004f6:	bf00      	nop
  4004f8:	371c      	adds	r7, #28
  4004fa:	46bd      	mov	sp, r7
  4004fc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  400500:	00401081 	.word	0x00401081
  400504:	0040b545 	.word	0x0040b545
  400508:	0040b1e1 	.word	0x0040b1e1
  40050c:	20000128 	.word	0x20000128
  400510:	0040b1dd 	.word	0x0040b1dd
  400514:	3ff00000 	.word	0x3ff00000

00400518 <initKalman>:
double angle = 0;
double bias = 0;

double P[2][2] = {{0}};

void initKalman(KalmanConst *kalmanInit){
  400518:	b490      	push	{r4, r7}
  40051a:	b082      	sub	sp, #8
  40051c:	af00      	add	r7, sp, #0
  40051e:	6078      	str	r0, [r7, #4]
	Qangle		=	kalmanInit->Qangle;
  400520:	687b      	ldr	r3, [r7, #4]
  400522:	cb18      	ldmia	r3, {r3, r4}
  400524:	4a23      	ldr	r2, [pc, #140]	; (4005b4 <initKalman+0x9c>)
  400526:	e9c2 3400 	strd	r3, r4, [r2]
	QgyroBias	=	kalmanInit->Qbias;
  40052a:	687b      	ldr	r3, [r7, #4]
  40052c:	f103 0408 	add.w	r4, r3, #8
  400530:	e9d4 3400 	ldrd	r3, r4, [r4]
  400534:	4a20      	ldr	r2, [pc, #128]	; (4005b8 <initKalman+0xa0>)
  400536:	e9c2 3400 	strd	r3, r4, [r2]
	Rmeasure	=	kalmanInit->Rmeasure;
  40053a:	687b      	ldr	r3, [r7, #4]
  40053c:	f103 0410 	add.w	r4, r3, #16
  400540:	e9d4 3400 	ldrd	r3, r4, [r4]
  400544:	4a1d      	ldr	r2, [pc, #116]	; (4005bc <initKalman+0xa4>)
  400546:	e9c2 3400 	strd	r3, r4, [r2]
	
	angle		=	kalmanInit->angleInit;	//Reset Angle
  40054a:	687b      	ldr	r3, [r7, #4]
  40054c:	f103 0418 	add.w	r4, r3, #24
  400550:	e9d4 3400 	ldrd	r3, r4, [r4]
  400554:	4a1a      	ldr	r2, [pc, #104]	; (4005c0 <initKalman+0xa8>)
  400556:	e9c2 3400 	strd	r3, r4, [r2]
	bias		=	kalmanInit->bias;		//Reset Bias
  40055a:	687b      	ldr	r3, [r7, #4]
  40055c:	f103 0420 	add.w	r4, r3, #32
  400560:	e9d4 3400 	ldrd	r3, r4, [r4]
  400564:	4a17      	ldr	r2, [pc, #92]	; (4005c4 <initKalman+0xac>)
  400566:	e9c2 3400 	strd	r3, r4, [r2]
	
	P[0][0]		=	kalmanInit->P[0][0];	//Initialize Error Covariance Matrix
  40056a:	687b      	ldr	r3, [r7, #4]
  40056c:	f103 0428 	add.w	r4, r3, #40	; 0x28
  400570:	e9d4 3400 	ldrd	r3, r4, [r4]
  400574:	4a14      	ldr	r2, [pc, #80]	; (4005c8 <initKalman+0xb0>)
  400576:	e9c2 3400 	strd	r3, r4, [r2]
	P[1][0]		=	kalmanInit->P[1][0];
  40057a:	687b      	ldr	r3, [r7, #4]
  40057c:	f103 0438 	add.w	r4, r3, #56	; 0x38
  400580:	e9d4 3400 	ldrd	r3, r4, [r4]
  400584:	4a10      	ldr	r2, [pc, #64]	; (4005c8 <initKalman+0xb0>)
  400586:	e9c2 3404 	strd	r3, r4, [r2, #16]
	P[0][1]		=	kalmanInit->P[0][1];
  40058a:	687b      	ldr	r3, [r7, #4]
  40058c:	f103 0430 	add.w	r4, r3, #48	; 0x30
  400590:	e9d4 3400 	ldrd	r3, r4, [r4]
  400594:	4a0c      	ldr	r2, [pc, #48]	; (4005c8 <initKalman+0xb0>)
  400596:	e9c2 3402 	strd	r3, r4, [r2, #8]
	P[1][1]		=	kalmanInit->P[1][1];
  40059a:	687b      	ldr	r3, [r7, #4]
  40059c:	f103 0440 	add.w	r4, r3, #64	; 0x40
  4005a0:	e9d4 3400 	ldrd	r3, r4, [r4]
  4005a4:	4a08      	ldr	r2, [pc, #32]	; (4005c8 <initKalman+0xb0>)
  4005a6:	e9c2 3406 	strd	r3, r4, [r2, #24]
}
  4005aa:	bf00      	nop
  4005ac:	3708      	adds	r7, #8
  4005ae:	46bd      	mov	sp, r7
  4005b0:	bc90      	pop	{r4, r7}
  4005b2:	4770      	bx	lr
  4005b4:	20000a78 	.word	0x20000a78
  4005b8:	20000a80 	.word	0x20000a80
  4005bc:	20000a88 	.word	0x20000a88
  4005c0:	20000a90 	.word	0x20000a90
  4005c4:	20000a98 	.word	0x20000a98
  4005c8:	20000aa0 	.word	0x20000aa0

004005cc <getKalmanAngle>:

double getKalmanAngle (float newAngle, float newRate, float dt){
  4005cc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4005d0:	b093      	sub	sp, #76	; 0x4c
  4005d2:	af00      	add	r7, sp, #0
  4005d4:	60f8      	str	r0, [r7, #12]
  4005d6:	60b9      	str	r1, [r7, #8]
  4005d8:	607a      	str	r2, [r7, #4]
	
	// Discrete Kalman filter time update equations - Time Update ("Predict")
	// Update xhat - Project the state ahead
	/* Step 1 */
	double rate = newRate - bias;
  4005da:	4b93      	ldr	r3, [pc, #588]	; (400828 <getKalmanAngle+0x25c>)
  4005dc:	68b8      	ldr	r0, [r7, #8]
  4005de:	4798      	blx	r3
  4005e0:	4b92      	ldr	r3, [pc, #584]	; (40082c <getKalmanAngle+0x260>)
  4005e2:	cb18      	ldmia	r3, {r3, r4}
  4005e4:	4d92      	ldr	r5, [pc, #584]	; (400830 <getKalmanAngle+0x264>)
  4005e6:	461a      	mov	r2, r3
  4005e8:	4623      	mov	r3, r4
  4005ea:	47a8      	blx	r5
  4005ec:	4603      	mov	r3, r0
  4005ee:	460c      	mov	r4, r1
  4005f0:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
	angle += dt*rate;
  4005f4:	4b8c      	ldr	r3, [pc, #560]	; (400828 <getKalmanAngle+0x25c>)
  4005f6:	6878      	ldr	r0, [r7, #4]
  4005f8:	4798      	blx	r3
  4005fa:	4c8e      	ldr	r4, [pc, #568]	; (400834 <getKalmanAngle+0x268>)
  4005fc:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
  400600:	47a0      	blx	r4
  400602:	4603      	mov	r3, r0
  400604:	460c      	mov	r4, r1
  400606:	4618      	mov	r0, r3
  400608:	4621      	mov	r1, r4
  40060a:	4b8b      	ldr	r3, [pc, #556]	; (400838 <getKalmanAngle+0x26c>)
  40060c:	cb18      	ldmia	r3, {r3, r4}
  40060e:	4d8b      	ldr	r5, [pc, #556]	; (40083c <getKalmanAngle+0x270>)
  400610:	461a      	mov	r2, r3
  400612:	4623      	mov	r3, r4
  400614:	47a8      	blx	r5
  400616:	4603      	mov	r3, r0
  400618:	460c      	mov	r4, r1
  40061a:	4a87      	ldr	r2, [pc, #540]	; (400838 <getKalmanAngle+0x26c>)
  40061c:	e9c2 3400 	strd	r3, r4, [r2]
	
	// Update estimation error covariance - Project the error covariance ahead
	/* Step 2 */
	P[0][0] += dt * (dt*P[1][1] - P[0][1] - P[1][0] + Qangle);
  400620:	4b87      	ldr	r3, [pc, #540]	; (400840 <getKalmanAngle+0x274>)
  400622:	e9d3 4500 	ldrd	r4, r5, [r3]
  400626:	4b80      	ldr	r3, [pc, #512]	; (400828 <getKalmanAngle+0x25c>)
  400628:	6878      	ldr	r0, [r7, #4]
  40062a:	4798      	blx	r3
  40062c:	4680      	mov	r8, r0
  40062e:	4689      	mov	r9, r1
  400630:	4b7d      	ldr	r3, [pc, #500]	; (400828 <getKalmanAngle+0x25c>)
  400632:	6878      	ldr	r0, [r7, #4]
  400634:	4798      	blx	r3
  400636:	4b82      	ldr	r3, [pc, #520]	; (400840 <getKalmanAngle+0x274>)
  400638:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
  40063c:	4e7d      	ldr	r6, [pc, #500]	; (400834 <getKalmanAngle+0x268>)
  40063e:	47b0      	blx	r6
  400640:	4602      	mov	r2, r0
  400642:	460b      	mov	r3, r1
  400644:	4610      	mov	r0, r2
  400646:	4619      	mov	r1, r3
  400648:	4b7d      	ldr	r3, [pc, #500]	; (400840 <getKalmanAngle+0x274>)
  40064a:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
  40064e:	4e78      	ldr	r6, [pc, #480]	; (400830 <getKalmanAngle+0x264>)
  400650:	47b0      	blx	r6
  400652:	4602      	mov	r2, r0
  400654:	460b      	mov	r3, r1
  400656:	4610      	mov	r0, r2
  400658:	4619      	mov	r1, r3
  40065a:	4b79      	ldr	r3, [pc, #484]	; (400840 <getKalmanAngle+0x274>)
  40065c:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
  400660:	4e73      	ldr	r6, [pc, #460]	; (400830 <getKalmanAngle+0x264>)
  400662:	47b0      	blx	r6
  400664:	4602      	mov	r2, r0
  400666:	460b      	mov	r3, r1
  400668:	4610      	mov	r0, r2
  40066a:	4619      	mov	r1, r3
  40066c:	4b75      	ldr	r3, [pc, #468]	; (400844 <getKalmanAngle+0x278>)
  40066e:	e9d3 2300 	ldrd	r2, r3, [r3]
  400672:	4e72      	ldr	r6, [pc, #456]	; (40083c <getKalmanAngle+0x270>)
  400674:	47b0      	blx	r6
  400676:	4602      	mov	r2, r0
  400678:	460b      	mov	r3, r1
  40067a:	4e6e      	ldr	r6, [pc, #440]	; (400834 <getKalmanAngle+0x268>)
  40067c:	4640      	mov	r0, r8
  40067e:	4649      	mov	r1, r9
  400680:	47b0      	blx	r6
  400682:	4602      	mov	r2, r0
  400684:	460b      	mov	r3, r1
  400686:	4e6d      	ldr	r6, [pc, #436]	; (40083c <getKalmanAngle+0x270>)
  400688:	4620      	mov	r0, r4
  40068a:	4629      	mov	r1, r5
  40068c:	47b0      	blx	r6
  40068e:	4603      	mov	r3, r0
  400690:	460c      	mov	r4, r1
  400692:	4a6b      	ldr	r2, [pc, #428]	; (400840 <getKalmanAngle+0x274>)
  400694:	e9c2 3400 	strd	r3, r4, [r2]
	P[0][1] -= dt * P[1][1];
  400698:	4b69      	ldr	r3, [pc, #420]	; (400840 <getKalmanAngle+0x274>)
  40069a:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
  40069e:	4b62      	ldr	r3, [pc, #392]	; (400828 <getKalmanAngle+0x25c>)
  4006a0:	6878      	ldr	r0, [r7, #4]
  4006a2:	4798      	blx	r3
  4006a4:	4b66      	ldr	r3, [pc, #408]	; (400840 <getKalmanAngle+0x274>)
  4006a6:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
  4006aa:	4e62      	ldr	r6, [pc, #392]	; (400834 <getKalmanAngle+0x268>)
  4006ac:	47b0      	blx	r6
  4006ae:	4602      	mov	r2, r0
  4006b0:	460b      	mov	r3, r1
  4006b2:	4e5f      	ldr	r6, [pc, #380]	; (400830 <getKalmanAngle+0x264>)
  4006b4:	4620      	mov	r0, r4
  4006b6:	4629      	mov	r1, r5
  4006b8:	47b0      	blx	r6
  4006ba:	4603      	mov	r3, r0
  4006bc:	460c      	mov	r4, r1
  4006be:	4a60      	ldr	r2, [pc, #384]	; (400840 <getKalmanAngle+0x274>)
  4006c0:	e9c2 3402 	strd	r3, r4, [r2, #8]
	P[1][0] -= dt * P[1][1];
  4006c4:	4b5e      	ldr	r3, [pc, #376]	; (400840 <getKalmanAngle+0x274>)
  4006c6:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
  4006ca:	4b57      	ldr	r3, [pc, #348]	; (400828 <getKalmanAngle+0x25c>)
  4006cc:	6878      	ldr	r0, [r7, #4]
  4006ce:	4798      	blx	r3
  4006d0:	4b5b      	ldr	r3, [pc, #364]	; (400840 <getKalmanAngle+0x274>)
  4006d2:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
  4006d6:	4e57      	ldr	r6, [pc, #348]	; (400834 <getKalmanAngle+0x268>)
  4006d8:	47b0      	blx	r6
  4006da:	4602      	mov	r2, r0
  4006dc:	460b      	mov	r3, r1
  4006de:	4e54      	ldr	r6, [pc, #336]	; (400830 <getKalmanAngle+0x264>)
  4006e0:	4620      	mov	r0, r4
  4006e2:	4629      	mov	r1, r5
  4006e4:	47b0      	blx	r6
  4006e6:	4603      	mov	r3, r0
  4006e8:	460c      	mov	r4, r1
  4006ea:	4a55      	ldr	r2, [pc, #340]	; (400840 <getKalmanAngle+0x274>)
  4006ec:	e9c2 3404 	strd	r3, r4, [r2, #16]
	P[1][1] += QgyroBias * dt;
  4006f0:	4b53      	ldr	r3, [pc, #332]	; (400840 <getKalmanAngle+0x274>)
  4006f2:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
  4006f6:	4b4c      	ldr	r3, [pc, #304]	; (400828 <getKalmanAngle+0x25c>)
  4006f8:	6878      	ldr	r0, [r7, #4]
  4006fa:	4798      	blx	r3
  4006fc:	4b52      	ldr	r3, [pc, #328]	; (400848 <getKalmanAngle+0x27c>)
  4006fe:	e9d3 2300 	ldrd	r2, r3, [r3]
  400702:	4e4c      	ldr	r6, [pc, #304]	; (400834 <getKalmanAngle+0x268>)
  400704:	47b0      	blx	r6
  400706:	4602      	mov	r2, r0
  400708:	460b      	mov	r3, r1
  40070a:	4e4c      	ldr	r6, [pc, #304]	; (40083c <getKalmanAngle+0x270>)
  40070c:	4620      	mov	r0, r4
  40070e:	4629      	mov	r1, r5
  400710:	47b0      	blx	r6
  400712:	4603      	mov	r3, r0
  400714:	460c      	mov	r4, r1
  400716:	4a4a      	ldr	r2, [pc, #296]	; (400840 <getKalmanAngle+0x274>)
  400718:	e9c2 3406 	strd	r3, r4, [r2, #24]
	
	// Discrete Kalman filter measurement update equations - Measurement Update ("Correct")
	// Calculate Kalman gain - Compute the Kalman gain
	/* Step 4 */
	double S = P[0][0] + Rmeasure; // Estimate error
  40071c:	4b48      	ldr	r3, [pc, #288]	; (400840 <getKalmanAngle+0x274>)
  40071e:	e9d3 0100 	ldrd	r0, r1, [r3]
  400722:	4b4a      	ldr	r3, [pc, #296]	; (40084c <getKalmanAngle+0x280>)
  400724:	cb18      	ldmia	r3, {r3, r4}
  400726:	4d45      	ldr	r5, [pc, #276]	; (40083c <getKalmanAngle+0x270>)
  400728:	461a      	mov	r2, r3
  40072a:	4623      	mov	r3, r4
  40072c:	47a8      	blx	r5
  40072e:	4603      	mov	r3, r0
  400730:	460c      	mov	r4, r1
  400732:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
	/* Step 5 */
	double K[2]; // Kalman gain - This is a 2x1 vector
	K[0] = P[0][0]/S;
  400736:	4b42      	ldr	r3, [pc, #264]	; (400840 <getKalmanAngle+0x274>)
  400738:	e9d3 0100 	ldrd	r0, r1, [r3]
  40073c:	4c44      	ldr	r4, [pc, #272]	; (400850 <getKalmanAngle+0x284>)
  40073e:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
  400742:	47a0      	blx	r4
  400744:	4603      	mov	r3, r0
  400746:	460c      	mov	r4, r1
  400748:	e9c7 3404 	strd	r3, r4, [r7, #16]
	K[1] = P[1][0]/S;
  40074c:	4b3c      	ldr	r3, [pc, #240]	; (400840 <getKalmanAngle+0x274>)
  40074e:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
  400752:	4c3f      	ldr	r4, [pc, #252]	; (400850 <getKalmanAngle+0x284>)
  400754:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
  400758:	47a0      	blx	r4
  40075a:	4603      	mov	r3, r0
  40075c:	460c      	mov	r4, r1
  40075e:	e9c7 3406 	strd	r3, r4, [r7, #24]
	
	// Calculate angle and bias - Update estimate with measurement zk (newAngle)
	/* Step 3 */
	double y = newAngle - angle;
  400762:	4b31      	ldr	r3, [pc, #196]	; (400828 <getKalmanAngle+0x25c>)
  400764:	68f8      	ldr	r0, [r7, #12]
  400766:	4798      	blx	r3
  400768:	4b33      	ldr	r3, [pc, #204]	; (400838 <getKalmanAngle+0x26c>)
  40076a:	cb18      	ldmia	r3, {r3, r4}
  40076c:	4d30      	ldr	r5, [pc, #192]	; (400830 <getKalmanAngle+0x264>)
  40076e:	461a      	mov	r2, r3
  400770:	4623      	mov	r3, r4
  400772:	47a8      	blx	r5
  400774:	4603      	mov	r3, r0
  400776:	460c      	mov	r4, r1
  400778:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
	/* Step 6 */
	angle += K[0] * y;
  40077c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
  400780:	4c2c      	ldr	r4, [pc, #176]	; (400834 <getKalmanAngle+0x268>)
  400782:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
  400786:	47a0      	blx	r4
  400788:	4603      	mov	r3, r0
  40078a:	460c      	mov	r4, r1
  40078c:	4618      	mov	r0, r3
  40078e:	4621      	mov	r1, r4
  400790:	4b29      	ldr	r3, [pc, #164]	; (400838 <getKalmanAngle+0x26c>)
  400792:	cb18      	ldmia	r3, {r3, r4}
  400794:	4d29      	ldr	r5, [pc, #164]	; (40083c <getKalmanAngle+0x270>)
  400796:	461a      	mov	r2, r3
  400798:	4623      	mov	r3, r4
  40079a:	47a8      	blx	r5
  40079c:	4603      	mov	r3, r0
  40079e:	460c      	mov	r4, r1
  4007a0:	4a25      	ldr	r2, [pc, #148]	; (400838 <getKalmanAngle+0x26c>)
  4007a2:	e9c2 3400 	strd	r3, r4, [r2]
	bias += K[1] * y;
  4007a6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
  4007aa:	4c22      	ldr	r4, [pc, #136]	; (400834 <getKalmanAngle+0x268>)
  4007ac:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
  4007b0:	47a0      	blx	r4
  4007b2:	4603      	mov	r3, r0
  4007b4:	460c      	mov	r4, r1
  4007b6:	4618      	mov	r0, r3
  4007b8:	4621      	mov	r1, r4
  4007ba:	4b1c      	ldr	r3, [pc, #112]	; (40082c <getKalmanAngle+0x260>)
  4007bc:	cb18      	ldmia	r3, {r3, r4}
  4007be:	4d1f      	ldr	r5, [pc, #124]	; (40083c <getKalmanAngle+0x270>)
  4007c0:	461a      	mov	r2, r3
  4007c2:	4623      	mov	r3, r4
  4007c4:	47a8      	blx	r5
  4007c6:	4603      	mov	r3, r0
  4007c8:	460c      	mov	r4, r1
  4007ca:	4a18      	ldr	r2, [pc, #96]	; (40082c <getKalmanAngle+0x260>)
  4007cc:	e9c2 3400 	strd	r3, r4, [r2]
	
	// Calculate estimation error covariance - Update the error covariance
	/* Step 7 */
	double P00_temp = P[0][0];
  4007d0:	4b1b      	ldr	r3, [pc, #108]	; (400840 <getKalmanAngle+0x274>)
  4007d2:	cb18      	ldmia	r3, {r3, r4}
  4007d4:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
	double P01_temp = P[0][1];
  4007d8:	4b19      	ldr	r3, [pc, #100]	; (400840 <getKalmanAngle+0x274>)
  4007da:	f103 0408 	add.w	r4, r3, #8
  4007de:	e9d4 3400 	ldrd	r3, r4, [r4]
  4007e2:	e9c7 3408 	strd	r3, r4, [r7, #32]
	
	P[0][0] -= K[0] * P00_temp;
  4007e6:	4b16      	ldr	r3, [pc, #88]	; (400840 <getKalmanAngle+0x274>)
  4007e8:	e9d3 4500 	ldrd	r4, r5, [r3]
  4007ec:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
  4007f0:	4e10      	ldr	r6, [pc, #64]	; (400834 <getKalmanAngle+0x268>)
  4007f2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
  4007f6:	47b0      	blx	r6
  4007f8:	4602      	mov	r2, r0
  4007fa:	460b      	mov	r3, r1
  4007fc:	4e0c      	ldr	r6, [pc, #48]	; (400830 <getKalmanAngle+0x264>)
  4007fe:	4620      	mov	r0, r4
  400800:	4629      	mov	r1, r5
  400802:	47b0      	blx	r6
  400804:	4603      	mov	r3, r0
  400806:	460c      	mov	r4, r1
  400808:	4a0d      	ldr	r2, [pc, #52]	; (400840 <getKalmanAngle+0x274>)
  40080a:	e9c2 3400 	strd	r3, r4, [r2]
	P[0][1] -= K[0] * P01_temp;
  40080e:	4b0c      	ldr	r3, [pc, #48]	; (400840 <getKalmanAngle+0x274>)
  400810:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
  400814:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
  400818:	4e06      	ldr	r6, [pc, #24]	; (400834 <getKalmanAngle+0x268>)
  40081a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
  40081e:	47b0      	blx	r6
  400820:	4602      	mov	r2, r0
  400822:	460b      	mov	r3, r1
  400824:	e016      	b.n	400854 <getKalmanAngle+0x288>
  400826:	bf00      	nop
  400828:	0040b49d 	.word	0x0040b49d
  40082c:	20000a98 	.word	0x20000a98
  400830:	0040b1dd 	.word	0x0040b1dd
  400834:	0040b545 	.word	0x0040b545
  400838:	20000a90 	.word	0x20000a90
  40083c:	0040b1e1 	.word	0x0040b1e1
  400840:	20000aa0 	.word	0x20000aa0
  400844:	20000a78 	.word	0x20000a78
  400848:	20000a80 	.word	0x20000a80
  40084c:	20000a88 	.word	0x20000a88
  400850:	0040b799 	.word	0x0040b799
  400854:	4e1c      	ldr	r6, [pc, #112]	; (4008c8 <getKalmanAngle+0x2fc>)
  400856:	4620      	mov	r0, r4
  400858:	4629      	mov	r1, r5
  40085a:	47b0      	blx	r6
  40085c:	4603      	mov	r3, r0
  40085e:	460c      	mov	r4, r1
  400860:	4a1a      	ldr	r2, [pc, #104]	; (4008cc <getKalmanAngle+0x300>)
  400862:	e9c2 3402 	strd	r3, r4, [r2, #8]
	P[1][0] -= K[1] * P00_temp;
  400866:	4b19      	ldr	r3, [pc, #100]	; (4008cc <getKalmanAngle+0x300>)
  400868:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
  40086c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
  400870:	4e17      	ldr	r6, [pc, #92]	; (4008d0 <getKalmanAngle+0x304>)
  400872:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
  400876:	47b0      	blx	r6
  400878:	4602      	mov	r2, r0
  40087a:	460b      	mov	r3, r1
  40087c:	4e12      	ldr	r6, [pc, #72]	; (4008c8 <getKalmanAngle+0x2fc>)
  40087e:	4620      	mov	r0, r4
  400880:	4629      	mov	r1, r5
  400882:	47b0      	blx	r6
  400884:	4603      	mov	r3, r0
  400886:	460c      	mov	r4, r1
  400888:	4a10      	ldr	r2, [pc, #64]	; (4008cc <getKalmanAngle+0x300>)
  40088a:	e9c2 3404 	strd	r3, r4, [r2, #16]
	P[1][1] -= K[1] * P01_temp;
  40088e:	4b0f      	ldr	r3, [pc, #60]	; (4008cc <getKalmanAngle+0x300>)
  400890:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
  400894:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
  400898:	4e0d      	ldr	r6, [pc, #52]	; (4008d0 <getKalmanAngle+0x304>)
  40089a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
  40089e:	47b0      	blx	r6
  4008a0:	4602      	mov	r2, r0
  4008a2:	460b      	mov	r3, r1
  4008a4:	4e08      	ldr	r6, [pc, #32]	; (4008c8 <getKalmanAngle+0x2fc>)
  4008a6:	4620      	mov	r0, r4
  4008a8:	4629      	mov	r1, r5
  4008aa:	47b0      	blx	r6
  4008ac:	4603      	mov	r3, r0
  4008ae:	460c      	mov	r4, r1
  4008b0:	4a06      	ldr	r2, [pc, #24]	; (4008cc <getKalmanAngle+0x300>)
  4008b2:	e9c2 3406 	strd	r3, r4, [r2, #24]
	
	return angle;
  4008b6:	4b07      	ldr	r3, [pc, #28]	; (4008d4 <getKalmanAngle+0x308>)
  4008b8:	cb18      	ldmia	r3, {r3, r4}
  4008ba:	4618      	mov	r0, r3
  4008bc:	4621      	mov	r1, r4
  4008be:	374c      	adds	r7, #76	; 0x4c
  4008c0:	46bd      	mov	sp, r7
  4008c2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4008c6:	bf00      	nop
  4008c8:	0040b1dd 	.word	0x0040b1dd
  4008cc:	20000aa0 	.word	0x20000aa0
  4008d0:	0040b545 	.word	0x0040b545
  4008d4:	20000a90 	.word	0x20000a90

004008d8 <resetCounterEncoder>:
uint32_t aFlag;
uint32_t bFlag;

int32_t roundEncoder;

void resetCounterEncoder(void){
  4008d8:	b480      	push	{r7}
  4008da:	af00      	add	r7, sp, #0
	roundEncoder = 0;
  4008dc:	4b06      	ldr	r3, [pc, #24]	; (4008f8 <resetCounterEncoder+0x20>)
  4008de:	2200      	movs	r2, #0
  4008e0:	601a      	str	r2, [r3, #0]
	aFlag = 0;
  4008e2:	4b06      	ldr	r3, [pc, #24]	; (4008fc <resetCounterEncoder+0x24>)
  4008e4:	2200      	movs	r2, #0
  4008e6:	601a      	str	r2, [r3, #0]
	bFlag = 0;
  4008e8:	4b05      	ldr	r3, [pc, #20]	; (400900 <resetCounterEncoder+0x28>)
  4008ea:	2200      	movs	r2, #0
  4008ec:	601a      	str	r2, [r3, #0]
}
  4008ee:	bf00      	nop
  4008f0:	46bd      	mov	sp, r7
  4008f2:	bc80      	pop	{r7}
  4008f4:	4770      	bx	lr
  4008f6:	bf00      	nop
  4008f8:	20004520 	.word	0x20004520
  4008fc:	20004524 	.word	0x20004524
  400900:	2000451c 	.word	0x2000451c
  400904:	00000000 	.word	0x00000000

00400908 <setCounterEncoder>:

void setCounterEncoder(Bool degrees, double value){
  400908:	b590      	push	{r4, r7, lr}
  40090a:	b085      	sub	sp, #20
  40090c:	af00      	add	r7, sp, #0
  40090e:	4601      	mov	r1, r0
  400910:	e9c7 2300 	strd	r2, r3, [r7]
  400914:	460b      	mov	r3, r1
  400916:	73fb      	strb	r3, [r7, #15]
	if (degrees){
  400918:	7bfb      	ldrb	r3, [r7, #15]
  40091a:	2b00      	cmp	r3, #0
  40091c:	d01b      	beq.n	400956 <setCounterEncoder+0x4e>
		roundEncoder = (value/VOLTA_COMP)*ENC_RES;
  40091e:	4c20      	ldr	r4, [pc, #128]	; (4009a0 <setCounterEncoder+0x98>)
  400920:	f04f 0200 	mov.w	r2, #0
  400924:	4b1f      	ldr	r3, [pc, #124]	; (4009a4 <setCounterEncoder+0x9c>)
  400926:	e9d7 0100 	ldrd	r0, r1, [r7]
  40092a:	47a0      	blx	r4
  40092c:	4603      	mov	r3, r0
  40092e:	460c      	mov	r4, r1
  400930:	4618      	mov	r0, r3
  400932:	4621      	mov	r1, r4
  400934:	4c1c      	ldr	r4, [pc, #112]	; (4009a8 <setCounterEncoder+0xa0>)
  400936:	f04f 0200 	mov.w	r2, #0
  40093a:	4b1c      	ldr	r3, [pc, #112]	; (4009ac <setCounterEncoder+0xa4>)
  40093c:	47a0      	blx	r4
  40093e:	4603      	mov	r3, r0
  400940:	460c      	mov	r4, r1
  400942:	4619      	mov	r1, r3
  400944:	4622      	mov	r2, r4
  400946:	4b1a      	ldr	r3, [pc, #104]	; (4009b0 <setCounterEncoder+0xa8>)
  400948:	4608      	mov	r0, r1
  40094a:	4611      	mov	r1, r2
  40094c:	4798      	blx	r3
  40094e:	4602      	mov	r2, r0
  400950:	4b18      	ldr	r3, [pc, #96]	; (4009b4 <setCounterEncoder+0xac>)
  400952:	601a      	str	r2, [r3, #0]
	} else {
		roundEncoder = (value/M_TWOPI)*ENC_RES;
	}
}
  400954:	e01a      	b.n	40098c <setCounterEncoder+0x84>

void setCounterEncoder(Bool degrees, double value){
	if (degrees){
		roundEncoder = (value/VOLTA_COMP)*ENC_RES;
	} else {
		roundEncoder = (value/M_TWOPI)*ENC_RES;
  400956:	4c12      	ldr	r4, [pc, #72]	; (4009a0 <setCounterEncoder+0x98>)
  400958:	a30f      	add	r3, pc, #60	; (adr r3, 400998 <setCounterEncoder+0x90>)
  40095a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40095e:	e9d7 0100 	ldrd	r0, r1, [r7]
  400962:	47a0      	blx	r4
  400964:	4603      	mov	r3, r0
  400966:	460c      	mov	r4, r1
  400968:	4618      	mov	r0, r3
  40096a:	4621      	mov	r1, r4
  40096c:	4c0e      	ldr	r4, [pc, #56]	; (4009a8 <setCounterEncoder+0xa0>)
  40096e:	f04f 0200 	mov.w	r2, #0
  400972:	4b0e      	ldr	r3, [pc, #56]	; (4009ac <setCounterEncoder+0xa4>)
  400974:	47a0      	blx	r4
  400976:	4603      	mov	r3, r0
  400978:	460c      	mov	r4, r1
  40097a:	4619      	mov	r1, r3
  40097c:	4622      	mov	r2, r4
  40097e:	4b0c      	ldr	r3, [pc, #48]	; (4009b0 <setCounterEncoder+0xa8>)
  400980:	4608      	mov	r0, r1
  400982:	4611      	mov	r1, r2
  400984:	4798      	blx	r3
  400986:	4602      	mov	r2, r0
  400988:	4b0a      	ldr	r3, [pc, #40]	; (4009b4 <setCounterEncoder+0xac>)
  40098a:	601a      	str	r2, [r3, #0]
	}
}
  40098c:	bf00      	nop
  40098e:	3714      	adds	r7, #20
  400990:	46bd      	mov	sp, r7
  400992:	bd90      	pop	{r4, r7, pc}
  400994:	f3af 8000 	nop.w
  400998:	54442d18 	.word	0x54442d18
  40099c:	401921fb 	.word	0x401921fb
  4009a0:	0040b799 	.word	0x0040b799
  4009a4:	40768000 	.word	0x40768000
  4009a8:	0040b545 	.word	0x0040b545
  4009ac:	40900000 	.word	0x40900000
  4009b0:	0040ba79 	.word	0x0040ba79
  4009b4:	20004520 	.word	0x20004520

004009b8 <getAngleEncoder>:

double getAngleEncoder(Bool degrees){
  4009b8:	b590      	push	{r4, r7, lr}
  4009ba:	b085      	sub	sp, #20
  4009bc:	af00      	add	r7, sp, #0
  4009be:	4603      	mov	r3, r0
  4009c0:	71fb      	strb	r3, [r7, #7]
	double val = -400;
  4009c2:	f04f 0300 	mov.w	r3, #0
  4009c6:	4c20      	ldr	r4, [pc, #128]	; (400a48 <getAngleEncoder+0x90>)
  4009c8:	e9c7 3402 	strd	r3, r4, [r7, #8]
	
	if (degrees){
  4009cc:	79fb      	ldrb	r3, [r7, #7]
  4009ce:	2b00      	cmp	r3, #0
  4009d0:	d017      	beq.n	400a02 <getAngleEncoder+0x4a>
		val = ((double)roundEncoder/ENC_RES)*VOLTA_COMP;
  4009d2:	4b1e      	ldr	r3, [pc, #120]	; (400a4c <getAngleEncoder+0x94>)
  4009d4:	681a      	ldr	r2, [r3, #0]
  4009d6:	4b1e      	ldr	r3, [pc, #120]	; (400a50 <getAngleEncoder+0x98>)
  4009d8:	4610      	mov	r0, r2
  4009da:	4798      	blx	r3
  4009dc:	4c1d      	ldr	r4, [pc, #116]	; (400a54 <getAngleEncoder+0x9c>)
  4009de:	f04f 0200 	mov.w	r2, #0
  4009e2:	4b1d      	ldr	r3, [pc, #116]	; (400a58 <getAngleEncoder+0xa0>)
  4009e4:	47a0      	blx	r4
  4009e6:	4603      	mov	r3, r0
  4009e8:	460c      	mov	r4, r1
  4009ea:	4618      	mov	r0, r3
  4009ec:	4621      	mov	r1, r4
  4009ee:	4c1b      	ldr	r4, [pc, #108]	; (400a5c <getAngleEncoder+0xa4>)
  4009f0:	f04f 0200 	mov.w	r2, #0
  4009f4:	4b1a      	ldr	r3, [pc, #104]	; (400a60 <getAngleEncoder+0xa8>)
  4009f6:	47a0      	blx	r4
  4009f8:	4603      	mov	r3, r0
  4009fa:	460c      	mov	r4, r1
  4009fc:	e9c7 3402 	strd	r3, r4, [r7, #8]
  400a00:	e016      	b.n	400a30 <getAngleEncoder+0x78>
	} else {
		val = ((double)roundEncoder/ENC_RES)*M_TWOPI;
  400a02:	4b12      	ldr	r3, [pc, #72]	; (400a4c <getAngleEncoder+0x94>)
  400a04:	681a      	ldr	r2, [r3, #0]
  400a06:	4b12      	ldr	r3, [pc, #72]	; (400a50 <getAngleEncoder+0x98>)
  400a08:	4610      	mov	r0, r2
  400a0a:	4798      	blx	r3
  400a0c:	4c11      	ldr	r4, [pc, #68]	; (400a54 <getAngleEncoder+0x9c>)
  400a0e:	f04f 0200 	mov.w	r2, #0
  400a12:	4b11      	ldr	r3, [pc, #68]	; (400a58 <getAngleEncoder+0xa0>)
  400a14:	47a0      	blx	r4
  400a16:	4603      	mov	r3, r0
  400a18:	460c      	mov	r4, r1
  400a1a:	4618      	mov	r0, r3
  400a1c:	4621      	mov	r1, r4
  400a1e:	4c0f      	ldr	r4, [pc, #60]	; (400a5c <getAngleEncoder+0xa4>)
  400a20:	a307      	add	r3, pc, #28	; (adr r3, 400a40 <getAngleEncoder+0x88>)
  400a22:	e9d3 2300 	ldrd	r2, r3, [r3]
  400a26:	47a0      	blx	r4
  400a28:	4603      	mov	r3, r0
  400a2a:	460c      	mov	r4, r1
  400a2c:	e9c7 3402 	strd	r3, r4, [r7, #8]
	}
	
	return val;
  400a30:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
}
  400a34:	4618      	mov	r0, r3
  400a36:	4621      	mov	r1, r4
  400a38:	3714      	adds	r7, #20
  400a3a:	46bd      	mov	sp, r7
  400a3c:	bd90      	pop	{r4, r7, pc}
  400a3e:	bf00      	nop
  400a40:	54442d18 	.word	0x54442d18
  400a44:	401921fb 	.word	0x401921fb
  400a48:	c0790000 	.word	0xc0790000
  400a4c:	20004520 	.word	0x20004520
  400a50:	0040b479 	.word	0x0040b479
  400a54:	0040b799 	.word	0x0040b799
  400a58:	40900000 	.word	0x40900000
  400a5c:	0040b545 	.word	0x0040b545
  400a60:	40768000 	.word	0x40768000

00400a64 <pin_handler>:

static void pin_handler(uint32_t id, uint32_t mask){
  400a64:	b480      	push	{r7}
  400a66:	b083      	sub	sp, #12
  400a68:	af00      	add	r7, sp, #0
  400a6a:	6078      	str	r0, [r7, #4]
  400a6c:	6039      	str	r1, [r7, #0]
	if (id == ID_ENC){
  400a6e:	687b      	ldr	r3, [r7, #4]
  400a70:	2b0b      	cmp	r3, #11
  400a72:	d12d      	bne.n	400ad0 <pin_handler+0x6c>
		switch (mask){
  400a74:	683b      	ldr	r3, [r7, #0]
  400a76:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
  400a7a:	d014      	beq.n	400aa6 <pin_handler+0x42>
  400a7c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
  400a80:	d01f      	beq.n	400ac2 <pin_handler+0x5e>
  400a82:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  400a86:	d000      	beq.n	400a8a <pin_handler+0x26>
				bFlag = 0;
				aFlag = 0;
			break;
		}
	}
}
  400a88:	e022      	b.n	400ad0 <pin_handler+0x6c>

static void pin_handler(uint32_t id, uint32_t mask){
	if (id == ID_ENC){
		switch (mask){
			case GPIO_A:
				if (bFlag){
  400a8a:	4b14      	ldr	r3, [pc, #80]	; (400adc <pin_handler+0x78>)
  400a8c:	681b      	ldr	r3, [r3, #0]
  400a8e:	2b00      	cmp	r3, #0
  400a90:	d005      	beq.n	400a9e <pin_handler+0x3a>
					roundEncoder++;
  400a92:	4b13      	ldr	r3, [pc, #76]	; (400ae0 <pin_handler+0x7c>)
  400a94:	681b      	ldr	r3, [r3, #0]
  400a96:	3301      	adds	r3, #1
  400a98:	4a11      	ldr	r2, [pc, #68]	; (400ae0 <pin_handler+0x7c>)
  400a9a:	6013      	str	r3, [r2, #0]
				} else {
					aFlag = 1;
				}
			break;
  400a9c:	e018      	b.n	400ad0 <pin_handler+0x6c>
		switch (mask){
			case GPIO_A:
				if (bFlag){
					roundEncoder++;
				} else {
					aFlag = 1;
  400a9e:	4b11      	ldr	r3, [pc, #68]	; (400ae4 <pin_handler+0x80>)
  400aa0:	2201      	movs	r2, #1
  400aa2:	601a      	str	r2, [r3, #0]
				}
			break;
  400aa4:	e014      	b.n	400ad0 <pin_handler+0x6c>
			case GPIO_B:
				if (aFlag){
  400aa6:	4b0f      	ldr	r3, [pc, #60]	; (400ae4 <pin_handler+0x80>)
  400aa8:	681b      	ldr	r3, [r3, #0]
  400aaa:	2b00      	cmp	r3, #0
  400aac:	d005      	beq.n	400aba <pin_handler+0x56>
					roundEncoder--;
  400aae:	4b0c      	ldr	r3, [pc, #48]	; (400ae0 <pin_handler+0x7c>)
  400ab0:	681b      	ldr	r3, [r3, #0]
  400ab2:	3b01      	subs	r3, #1
  400ab4:	4a0a      	ldr	r2, [pc, #40]	; (400ae0 <pin_handler+0x7c>)
  400ab6:	6013      	str	r3, [r2, #0]
				} else {
					bFlag = 1;
				}
			break;
  400ab8:	e00a      	b.n	400ad0 <pin_handler+0x6c>
			break;
			case GPIO_B:
				if (aFlag){
					roundEncoder--;
				} else {
					bFlag = 1;
  400aba:	4b08      	ldr	r3, [pc, #32]	; (400adc <pin_handler+0x78>)
  400abc:	2201      	movs	r2, #1
  400abe:	601a      	str	r2, [r3, #0]
				}
			break;
  400ac0:	e006      	b.n	400ad0 <pin_handler+0x6c>
			case GPIO_C:
				bFlag = 0;
  400ac2:	4b06      	ldr	r3, [pc, #24]	; (400adc <pin_handler+0x78>)
  400ac4:	2200      	movs	r2, #0
  400ac6:	601a      	str	r2, [r3, #0]
				aFlag = 0;
  400ac8:	4b06      	ldr	r3, [pc, #24]	; (400ae4 <pin_handler+0x80>)
  400aca:	2200      	movs	r2, #0
  400acc:	601a      	str	r2, [r3, #0]
			break;
  400ace:	bf00      	nop
		}
	}
}
  400ad0:	bf00      	nop
  400ad2:	370c      	adds	r7, #12
  400ad4:	46bd      	mov	sp, r7
  400ad6:	bc80      	pop	{r7}
  400ad8:	4770      	bx	lr
  400ada:	bf00      	nop
  400adc:	2000451c 	.word	0x2000451c
  400ae0:	20004520 	.word	0x20004520
  400ae4:	20004524 	.word	0x20004524

00400ae8 <configEncoderPin>:

void configEncoderPin(void){
  400ae8:	b590      	push	{r4, r7, lr}
  400aea:	b083      	sub	sp, #12
  400aec:	af02      	add	r7, sp, #8
	//Interrupt for A:
	pio_set_input(PIOA, GPIO_A, PIO_DEFAULT);
  400aee:	2200      	movs	r2, #0
  400af0:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  400af4:	4828      	ldr	r0, [pc, #160]	; (400b98 <configEncoderPin+0xb0>)
  400af6:	4b29      	ldr	r3, [pc, #164]	; (400b9c <configEncoderPin+0xb4>)
  400af8:	4798      	blx	r3
	pio_pull_down(PIOA, GPIO_A, ENABLE);
  400afa:	2201      	movs	r2, #1
  400afc:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  400b00:	4825      	ldr	r0, [pc, #148]	; (400b98 <configEncoderPin+0xb0>)
  400b02:	4b27      	ldr	r3, [pc, #156]	; (400ba0 <configEncoderPin+0xb8>)
  400b04:	4798      	blx	r3
	pio_handler_set(PIOA, ID_ENC, GPIO_A, PIO_IT_RISE_EDGE, pin_handler);
  400b06:	4b27      	ldr	r3, [pc, #156]	; (400ba4 <configEncoderPin+0xbc>)
  400b08:	9300      	str	r3, [sp, #0]
  400b0a:	2370      	movs	r3, #112	; 0x70
  400b0c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  400b10:	210b      	movs	r1, #11
  400b12:	4821      	ldr	r0, [pc, #132]	; (400b98 <configEncoderPin+0xb0>)
  400b14:	4c24      	ldr	r4, [pc, #144]	; (400ba8 <configEncoderPin+0xc0>)
  400b16:	47a0      	blx	r4
	pio_enable_interrupt(PIOA, GPIO_A);
  400b18:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  400b1c:	481e      	ldr	r0, [pc, #120]	; (400b98 <configEncoderPin+0xb0>)
  400b1e:	4b23      	ldr	r3, [pc, #140]	; (400bac <configEncoderPin+0xc4>)
  400b20:	4798      	blx	r3
	
	//Interrupt for B:
	pio_set_input(PIOA, GPIO_B, PIO_DEFAULT);
  400b22:	2200      	movs	r2, #0
  400b24:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  400b28:	481b      	ldr	r0, [pc, #108]	; (400b98 <configEncoderPin+0xb0>)
  400b2a:	4b1c      	ldr	r3, [pc, #112]	; (400b9c <configEncoderPin+0xb4>)
  400b2c:	4798      	blx	r3
	pio_pull_down(PIOA, GPIO_B, ENABLE);
  400b2e:	2201      	movs	r2, #1
  400b30:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  400b34:	4818      	ldr	r0, [pc, #96]	; (400b98 <configEncoderPin+0xb0>)
  400b36:	4b1a      	ldr	r3, [pc, #104]	; (400ba0 <configEncoderPin+0xb8>)
  400b38:	4798      	blx	r3
	pio_handler_set(PIOA, ID_ENC, GPIO_B, PIO_IT_RISE_EDGE, pin_handler);
  400b3a:	4b1a      	ldr	r3, [pc, #104]	; (400ba4 <configEncoderPin+0xbc>)
  400b3c:	9300      	str	r3, [sp, #0]
  400b3e:	2370      	movs	r3, #112	; 0x70
  400b40:	f44f 3200 	mov.w	r2, #131072	; 0x20000
  400b44:	210b      	movs	r1, #11
  400b46:	4814      	ldr	r0, [pc, #80]	; (400b98 <configEncoderPin+0xb0>)
  400b48:	4c17      	ldr	r4, [pc, #92]	; (400ba8 <configEncoderPin+0xc0>)
  400b4a:	47a0      	blx	r4
	pio_enable_interrupt(PIOA, GPIO_B);
  400b4c:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  400b50:	4811      	ldr	r0, [pc, #68]	; (400b98 <configEncoderPin+0xb0>)
  400b52:	4b16      	ldr	r3, [pc, #88]	; (400bac <configEncoderPin+0xc4>)
  400b54:	4798      	blx	r3
	
	//Interrupt for C:
	pio_set_input(PIOA, GPIO_C, PIO_DEFAULT);
  400b56:	2200      	movs	r2, #0
  400b58:	f44f 2180 	mov.w	r1, #262144	; 0x40000
  400b5c:	480e      	ldr	r0, [pc, #56]	; (400b98 <configEncoderPin+0xb0>)
  400b5e:	4b0f      	ldr	r3, [pc, #60]	; (400b9c <configEncoderPin+0xb4>)
  400b60:	4798      	blx	r3
	pio_pull_down(PIOA, GPIO_C, ENABLE);
  400b62:	2201      	movs	r2, #1
  400b64:	f44f 2180 	mov.w	r1, #262144	; 0x40000
  400b68:	480b      	ldr	r0, [pc, #44]	; (400b98 <configEncoderPin+0xb0>)
  400b6a:	4b0d      	ldr	r3, [pc, #52]	; (400ba0 <configEncoderPin+0xb8>)
  400b6c:	4798      	blx	r3
	pio_handler_set(PIOA, ID_ENC, GPIO_C, PIO_IT_FALL_EDGE, pin_handler);
  400b6e:	4b0d      	ldr	r3, [pc, #52]	; (400ba4 <configEncoderPin+0xbc>)
  400b70:	9300      	str	r3, [sp, #0]
  400b72:	2350      	movs	r3, #80	; 0x50
  400b74:	f44f 2280 	mov.w	r2, #262144	; 0x40000
  400b78:	210b      	movs	r1, #11
  400b7a:	4807      	ldr	r0, [pc, #28]	; (400b98 <configEncoderPin+0xb0>)
  400b7c:	4c0a      	ldr	r4, [pc, #40]	; (400ba8 <configEncoderPin+0xc0>)
  400b7e:	47a0      	blx	r4
	pio_enable_interrupt(PIOA, GPIO_C);
  400b80:	f44f 2180 	mov.w	r1, #262144	; 0x40000
  400b84:	4804      	ldr	r0, [pc, #16]	; (400b98 <configEncoderPin+0xb0>)
  400b86:	4b09      	ldr	r3, [pc, #36]	; (400bac <configEncoderPin+0xc4>)
  400b88:	4798      	blx	r3
	
	resetCounterEncoder();
  400b8a:	4b09      	ldr	r3, [pc, #36]	; (400bb0 <configEncoderPin+0xc8>)
  400b8c:	4798      	blx	r3
  400b8e:	bf00      	nop
  400b90:	3704      	adds	r7, #4
  400b92:	46bd      	mov	sp, r7
  400b94:	bd90      	pop	{r4, r7, pc}
  400b96:	bf00      	nop
  400b98:	400e0e00 	.word	0x400e0e00
  400b9c:	00405161 	.word	0x00405161
  400ba0:	00405245 	.word	0x00405245
  400ba4:	00400a65 	.word	0x00400a65
  400ba8:	004057b9 	.word	0x004057b9
  400bac:	004052e1 	.word	0x004052e1
  400bb0:	004008d9 	.word	0x004008d9

00400bb4 <formatVersion>:
#define __HOUR__ ((__TIME__ [0] - '0') * 10 + (__TIME__ [1] - '0'))
#define __MINUTE__ ((__TIME__ [3] - '0') * 10 + (__TIME__ [4] - '0'))
#define __INT_TIMESTAMP__ ( (__YEAR__ - 2000) * 100000000 + __MONTH__ * 1000000 + __DAY__ * 10000 + __HOUR__ * 100 + __MINUTE__)

/* Show the current Version */
void formatVersion(char *buildVersion){
  400bb4:	b590      	push	{r4, r7, lr}
  400bb6:	b085      	sub	sp, #20
  400bb8:	af02      	add	r7, sp, #8
  400bba:	6078      	str	r0, [r7, #4]
	sprintf(buildVersion, "%u.%u.%u.%d", MAJOR_VERSION, MINOR_VERSION, RELEASE_VERSION, __INT_TIMESTAMP__);
  400bbc:	2332      	movs	r3, #50	; 0x32
  400bbe:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  400bc2:	4613      	mov	r3, r2
  400bc4:	009b      	lsls	r3, r3, #2
  400bc6:	4413      	add	r3, r2
  400bc8:	005b      	lsls	r3, r3, #1
  400bca:	461a      	mov	r2, r3
  400bcc:	2330      	movs	r3, #48	; 0x30
  400bce:	3b30      	subs	r3, #48	; 0x30
  400bd0:	441a      	add	r2, r3
  400bd2:	4613      	mov	r3, r2
  400bd4:	009b      	lsls	r3, r3, #2
  400bd6:	4413      	add	r3, r2
  400bd8:	005b      	lsls	r3, r3, #1
  400bda:	461a      	mov	r2, r3
  400bdc:	2331      	movs	r3, #49	; 0x31
  400bde:	3b30      	subs	r3, #48	; 0x30
  400be0:	441a      	add	r2, r3
  400be2:	4613      	mov	r3, r2
  400be4:	009b      	lsls	r3, r3, #2
  400be6:	4413      	add	r3, r2
  400be8:	005b      	lsls	r3, r3, #1
  400bea:	461a      	mov	r2, r3
  400bec:	2337      	movs	r3, #55	; 0x37
  400bee:	3b30      	subs	r3, #48	; 0x30
  400bf0:	4413      	add	r3, r2
  400bf2:	f5a3 63fa 	sub.w	r3, r3, #2000	; 0x7d0
  400bf6:	4a3c      	ldr	r2, [pc, #240]	; (400ce8 <formatVersion+0x134>)
  400bf8:	fb02 f203 	mul.w	r2, r2, r3
  400bfc:	236e      	movs	r3, #110	; 0x6e
  400bfe:	2b6e      	cmp	r3, #110	; 0x6e
  400c00:	d106      	bne.n	400c10 <formatVersion+0x5c>
  400c02:	2361      	movs	r3, #97	; 0x61
  400c04:	2b61      	cmp	r3, #97	; 0x61
  400c06:	d101      	bne.n	400c0c <formatVersion+0x58>
  400c08:	4b38      	ldr	r3, [pc, #224]	; (400cec <formatVersion+0x138>)
  400c0a:	e02f      	b.n	400c6c <formatVersion+0xb8>
  400c0c:	4b38      	ldr	r3, [pc, #224]	; (400cf0 <formatVersion+0x13c>)
  400c0e:	e02d      	b.n	400c6c <formatVersion+0xb8>
  400c10:	236e      	movs	r3, #110	; 0x6e
  400c12:	2b62      	cmp	r3, #98	; 0x62
  400c14:	d029      	beq.n	400c6a <formatVersion+0xb6>
  400c16:	236e      	movs	r3, #110	; 0x6e
  400c18:	2b72      	cmp	r3, #114	; 0x72
  400c1a:	d106      	bne.n	400c2a <formatVersion+0x76>
  400c1c:	234a      	movs	r3, #74	; 0x4a
  400c1e:	2b4d      	cmp	r3, #77	; 0x4d
  400c20:	d101      	bne.n	400c26 <formatVersion+0x72>
  400c22:	4b34      	ldr	r3, [pc, #208]	; (400cf4 <formatVersion+0x140>)
  400c24:	e022      	b.n	400c6c <formatVersion+0xb8>
  400c26:	4b34      	ldr	r3, [pc, #208]	; (400cf8 <formatVersion+0x144>)
  400c28:	e020      	b.n	400c6c <formatVersion+0xb8>
  400c2a:	236e      	movs	r3, #110	; 0x6e
  400c2c:	2b79      	cmp	r3, #121	; 0x79
  400c2e:	d01a      	beq.n	400c66 <formatVersion+0xb2>
  400c30:	236e      	movs	r3, #110	; 0x6e
  400c32:	2b6c      	cmp	r3, #108	; 0x6c
  400c34:	d015      	beq.n	400c62 <formatVersion+0xae>
  400c36:	236e      	movs	r3, #110	; 0x6e
  400c38:	2b67      	cmp	r3, #103	; 0x67
  400c3a:	d010      	beq.n	400c5e <formatVersion+0xaa>
  400c3c:	236e      	movs	r3, #110	; 0x6e
  400c3e:	2b70      	cmp	r3, #112	; 0x70
  400c40:	d00b      	beq.n	400c5a <formatVersion+0xa6>
  400c42:	236e      	movs	r3, #110	; 0x6e
  400c44:	2b74      	cmp	r3, #116	; 0x74
  400c46:	d006      	beq.n	400c56 <formatVersion+0xa2>
  400c48:	236e      	movs	r3, #110	; 0x6e
  400c4a:	2b76      	cmp	r3, #118	; 0x76
  400c4c:	d101      	bne.n	400c52 <formatVersion+0x9e>
  400c4e:	4b2b      	ldr	r3, [pc, #172]	; (400cfc <formatVersion+0x148>)
  400c50:	e00c      	b.n	400c6c <formatVersion+0xb8>
  400c52:	4b2b      	ldr	r3, [pc, #172]	; (400d00 <formatVersion+0x14c>)
  400c54:	e00a      	b.n	400c6c <formatVersion+0xb8>
  400c56:	4b2b      	ldr	r3, [pc, #172]	; (400d04 <formatVersion+0x150>)
  400c58:	e008      	b.n	400c6c <formatVersion+0xb8>
  400c5a:	4b2b      	ldr	r3, [pc, #172]	; (400d08 <formatVersion+0x154>)
  400c5c:	e006      	b.n	400c6c <formatVersion+0xb8>
  400c5e:	4b2b      	ldr	r3, [pc, #172]	; (400d0c <formatVersion+0x158>)
  400c60:	e004      	b.n	400c6c <formatVersion+0xb8>
  400c62:	4b2b      	ldr	r3, [pc, #172]	; (400d10 <formatVersion+0x15c>)
  400c64:	e002      	b.n	400c6c <formatVersion+0xb8>
  400c66:	4b2b      	ldr	r3, [pc, #172]	; (400d14 <formatVersion+0x160>)
  400c68:	e000      	b.n	400c6c <formatVersion+0xb8>
  400c6a:	4b2b      	ldr	r3, [pc, #172]	; (400d18 <formatVersion+0x164>)
  400c6c:	18d1      	adds	r1, r2, r3
  400c6e:	2333      	movs	r3, #51	; 0x33
  400c70:	2b20      	cmp	r3, #32
  400c72:	d008      	beq.n	400c86 <formatVersion+0xd2>
  400c74:	2333      	movs	r3, #51	; 0x33
  400c76:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  400c7a:	4613      	mov	r3, r2
  400c7c:	009b      	lsls	r3, r3, #2
  400c7e:	4413      	add	r3, r2
  400c80:	005b      	lsls	r3, r3, #1
  400c82:	461a      	mov	r2, r3
  400c84:	e000      	b.n	400c88 <formatVersion+0xd4>
  400c86:	2200      	movs	r2, #0
  400c88:	2331      	movs	r3, #49	; 0x31
  400c8a:	3b30      	subs	r3, #48	; 0x30
  400c8c:	4413      	add	r3, r2
  400c8e:	f242 7210 	movw	r2, #10000	; 0x2710
  400c92:	fb02 f303 	mul.w	r3, r2, r3
  400c96:	4419      	add	r1, r3
  400c98:	2332      	movs	r3, #50	; 0x32
  400c9a:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  400c9e:	4613      	mov	r3, r2
  400ca0:	009b      	lsls	r3, r3, #2
  400ca2:	4413      	add	r3, r2
  400ca4:	005b      	lsls	r3, r3, #1
  400ca6:	461a      	mov	r2, r3
  400ca8:	2333      	movs	r3, #51	; 0x33
  400caa:	3b30      	subs	r3, #48	; 0x30
  400cac:	4413      	add	r3, r2
  400cae:	2264      	movs	r2, #100	; 0x64
  400cb0:	fb02 f303 	mul.w	r3, r2, r3
  400cb4:	4419      	add	r1, r3
  400cb6:	2332      	movs	r3, #50	; 0x32
  400cb8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  400cbc:	4613      	mov	r3, r2
  400cbe:	009b      	lsls	r3, r3, #2
  400cc0:	4413      	add	r3, r2
  400cc2:	005b      	lsls	r3, r3, #1
  400cc4:	461a      	mov	r2, r3
  400cc6:	2330      	movs	r3, #48	; 0x30
  400cc8:	3b30      	subs	r3, #48	; 0x30
  400cca:	4413      	add	r3, r2
  400ccc:	440b      	add	r3, r1
  400cce:	9301      	str	r3, [sp, #4]
  400cd0:	2304      	movs	r3, #4
  400cd2:	9300      	str	r3, [sp, #0]
  400cd4:	2300      	movs	r3, #0
  400cd6:	2200      	movs	r2, #0
  400cd8:	4910      	ldr	r1, [pc, #64]	; (400d1c <formatVersion+0x168>)
  400cda:	6878      	ldr	r0, [r7, #4]
  400cdc:	4c10      	ldr	r4, [pc, #64]	; (400d20 <formatVersion+0x16c>)
  400cde:	47a0      	blx	r4
  400ce0:	bf00      	nop
  400ce2:	370c      	adds	r7, #12
  400ce4:	46bd      	mov	sp, r7
  400ce6:	bd90      	pop	{r4, r7, pc}
  400ce8:	05f5e100 	.word	0x05f5e100
  400cec:	000f4240 	.word	0x000f4240
  400cf0:	005b8d80 	.word	0x005b8d80
  400cf4:	002dc6c0 	.word	0x002dc6c0
  400cf8:	003d0900 	.word	0x003d0900
  400cfc:	00a7d8c0 	.word	0x00a7d8c0
  400d00:	00b71b00 	.word	0x00b71b00
  400d04:	00989680 	.word	0x00989680
  400d08:	00895440 	.word	0x00895440
  400d0c:	007a1200 	.word	0x007a1200
  400d10:	006acfc0 	.word	0x006acfc0
  400d14:	004c4b40 	.word	0x004c4b40
  400d18:	001e8480 	.word	0x001e8480
  400d1c:	00414698 	.word	0x00414698
  400d20:	0040c525 	.word	0x0040c525

00400d24 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  400d24:	b480      	push	{r7}
  400d26:	b083      	sub	sp, #12
  400d28:	af00      	add	r7, sp, #0
  400d2a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400d2c:	687b      	ldr	r3, [r7, #4]
  400d2e:	2b07      	cmp	r3, #7
  400d30:	d825      	bhi.n	400d7e <osc_get_rate+0x5a>
  400d32:	a201      	add	r2, pc, #4	; (adr r2, 400d38 <osc_get_rate+0x14>)
  400d34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400d38:	00400d59 	.word	0x00400d59
  400d3c:	00400d5f 	.word	0x00400d5f
  400d40:	00400d65 	.word	0x00400d65
  400d44:	00400d6b 	.word	0x00400d6b
  400d48:	00400d6f 	.word	0x00400d6f
  400d4c:	00400d73 	.word	0x00400d73
  400d50:	00400d77 	.word	0x00400d77
  400d54:	00400d7b 	.word	0x00400d7b
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  400d58:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400d5c:	e010      	b.n	400d80 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  400d5e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400d62:	e00d      	b.n	400d80 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  400d64:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400d68:	e00a      	b.n	400d80 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  400d6a:	4b08      	ldr	r3, [pc, #32]	; (400d8c <osc_get_rate+0x68>)
  400d6c:	e008      	b.n	400d80 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  400d6e:	4b08      	ldr	r3, [pc, #32]	; (400d90 <osc_get_rate+0x6c>)
  400d70:	e006      	b.n	400d80 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  400d72:	4b08      	ldr	r3, [pc, #32]	; (400d94 <osc_get_rate+0x70>)
  400d74:	e004      	b.n	400d80 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  400d76:	4b07      	ldr	r3, [pc, #28]	; (400d94 <osc_get_rate+0x70>)
  400d78:	e002      	b.n	400d80 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  400d7a:	4b06      	ldr	r3, [pc, #24]	; (400d94 <osc_get_rate+0x70>)
  400d7c:	e000      	b.n	400d80 <osc_get_rate+0x5c>
	}

	return 0;
  400d7e:	2300      	movs	r3, #0
}
  400d80:	4618      	mov	r0, r3
  400d82:	370c      	adds	r7, #12
  400d84:	46bd      	mov	sp, r7
  400d86:	bc80      	pop	{r7}
  400d88:	4770      	bx	lr
  400d8a:	bf00      	nop
  400d8c:	003d0900 	.word	0x003d0900
  400d90:	007a1200 	.word	0x007a1200
  400d94:	00b71b00 	.word	0x00b71b00

00400d98 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400d98:	b580      	push	{r7, lr}
  400d9a:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  400d9c:	2006      	movs	r0, #6
  400d9e:	4b03      	ldr	r3, [pc, #12]	; (400dac <sysclk_get_main_hz+0x14>)
  400da0:	4798      	blx	r3
  400da2:	4603      	mov	r3, r0
  400da4:	00db      	lsls	r3, r3, #3
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  400da6:	4618      	mov	r0, r3
  400da8:	bd80      	pop	{r7, pc}
  400daa:	bf00      	nop
  400dac:	00400d25 	.word	0x00400d25

00400db0 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400db0:	b580      	push	{r7, lr}
  400db2:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  400db4:	4b02      	ldr	r3, [pc, #8]	; (400dc0 <sysclk_get_cpu_hz+0x10>)
  400db6:	4798      	blx	r3
  400db8:	4603      	mov	r3, r0
  400dba:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  400dbc:	4618      	mov	r0, r3
  400dbe:	bd80      	pop	{r7, pc}
  400dc0:	00400d99 	.word	0x00400d99

00400dc4 <setOffsetAccelIMU>:
	GYRO_OFFSET_Z
};

freertos_twi_if freertos_twi;

Bool setOffsetAccelIMU(IMU_Addr_Dev dev, Axis_Op ax, float offset){
  400dc4:	b5b0      	push	{r4, r5, r7, lr}
  400dc6:	b084      	sub	sp, #16
  400dc8:	af00      	add	r7, sp, #0
  400dca:	4603      	mov	r3, r0
  400dcc:	603a      	str	r2, [r7, #0]
  400dce:	71fb      	strb	r3, [r7, #7]
  400dd0:	460b      	mov	r3, r1
  400dd2:	71bb      	strb	r3, [r7, #6]
	Bool flag = false;
  400dd4:	2300      	movs	r3, #0
  400dd6:	73fb      	strb	r3, [r7, #15]
	
	/* Defines the device for offset array */
	uint8_t IMUdev = IMUADDR_TO_NUM(dev);
  400dd8:	79fb      	ldrb	r3, [r7, #7]
  400dda:	2b68      	cmp	r3, #104	; 0x68
  400ddc:	bf14      	ite	ne
  400dde:	2301      	movne	r3, #1
  400de0:	2300      	moveq	r3, #0
  400de2:	b2db      	uxtb	r3, r3
  400de4:	73bb      	strb	r3, [r7, #14]
	
	if ( (offset > (-2000.0)) && (offset < (2000.0)) ) {
  400de6:	4b12      	ldr	r3, [pc, #72]	; (400e30 <setOffsetAccelIMU+0x6c>)
  400de8:	4912      	ldr	r1, [pc, #72]	; (400e34 <setOffsetAccelIMU+0x70>)
  400dea:	6838      	ldr	r0, [r7, #0]
  400dec:	4798      	blx	r3
  400dee:	4603      	mov	r3, r0
  400df0:	2b00      	cmp	r3, #0
  400df2:	d018      	beq.n	400e26 <setOffsetAccelIMU+0x62>
  400df4:	4b10      	ldr	r3, [pc, #64]	; (400e38 <setOffsetAccelIMU+0x74>)
  400df6:	4911      	ldr	r1, [pc, #68]	; (400e3c <setOffsetAccelIMU+0x78>)
  400df8:	6838      	ldr	r0, [r7, #0]
  400dfa:	4798      	blx	r3
  400dfc:	4603      	mov	r3, r0
  400dfe:	2b00      	cmp	r3, #0
  400e00:	d011      	beq.n	400e26 <setOffsetAccelIMU+0x62>
		offsetAcelIMU[IMUdev][ax] = offset;
  400e02:	7bbc      	ldrb	r4, [r7, #14]
  400e04:	79bd      	ldrb	r5, [r7, #6]
  400e06:	4b0e      	ldr	r3, [pc, #56]	; (400e40 <setOffsetAccelIMU+0x7c>)
  400e08:	6838      	ldr	r0, [r7, #0]
  400e0a:	4798      	blx	r3
  400e0c:	460a      	mov	r2, r1
  400e0e:	4601      	mov	r1, r0
  400e10:	480c      	ldr	r0, [pc, #48]	; (400e44 <setOffsetAccelIMU+0x80>)
  400e12:	4623      	mov	r3, r4
  400e14:	005b      	lsls	r3, r3, #1
  400e16:	4423      	add	r3, r4
  400e18:	442b      	add	r3, r5
  400e1a:	00db      	lsls	r3, r3, #3
  400e1c:	4403      	add	r3, r0
  400e1e:	e9c3 1200 	strd	r1, r2, [r3]
		flag = true;
  400e22:	2301      	movs	r3, #1
  400e24:	73fb      	strb	r3, [r7, #15]
	}
	
	return flag;
  400e26:	7bfb      	ldrb	r3, [r7, #15]
}
  400e28:	4618      	mov	r0, r3
  400e2a:	3710      	adds	r7, #16
  400e2c:	46bd      	mov	sp, r7
  400e2e:	bdb0      	pop	{r4, r5, r7, pc}
  400e30:	0040c0fd 	.word	0x0040c0fd
  400e34:	c4fa0000 	.word	0xc4fa0000
  400e38:	0040c0c1 	.word	0x0040c0c1
  400e3c:	44fa0000 	.word	0x44fa0000
  400e40:	0040b49d 	.word	0x0040b49d
  400e44:	20000130 	.word	0x20000130

00400e48 <getOffsetAccelIMU>:
		flag = true;
	}
	return flag;
}

float getOffsetAccelIMU(IMU_Addr_Dev dev, Axis_Op ax){
  400e48:	b590      	push	{r4, r7, lr}
  400e4a:	b085      	sub	sp, #20
  400e4c:	af00      	add	r7, sp, #0
  400e4e:	4603      	mov	r3, r0
  400e50:	460a      	mov	r2, r1
  400e52:	71fb      	strb	r3, [r7, #7]
  400e54:	4613      	mov	r3, r2
  400e56:	71bb      	strb	r3, [r7, #6]
	
	/* Defines the device for offset array */
	uint8_t IMUdev = IMUADDR_TO_NUM(dev);
  400e58:	79fb      	ldrb	r3, [r7, #7]
  400e5a:	2b68      	cmp	r3, #104	; 0x68
  400e5c:	bf14      	ite	ne
  400e5e:	2301      	movne	r3, #1
  400e60:	2300      	moveq	r3, #0
  400e62:	b2db      	uxtb	r3, r3
  400e64:	73fb      	strb	r3, [r7, #15]
	
	return offsetAcelIMU[IMUdev][ax];
  400e66:	7bfa      	ldrb	r2, [r7, #15]
  400e68:	79b9      	ldrb	r1, [r7, #6]
  400e6a:	4808      	ldr	r0, [pc, #32]	; (400e8c <getOffsetAccelIMU+0x44>)
  400e6c:	4613      	mov	r3, r2
  400e6e:	005b      	lsls	r3, r3, #1
  400e70:	4413      	add	r3, r2
  400e72:	440b      	add	r3, r1
  400e74:	00db      	lsls	r3, r3, #3
  400e76:	4403      	add	r3, r0
  400e78:	cb18      	ldmia	r3, {r3, r4}
  400e7a:	4a05      	ldr	r2, [pc, #20]	; (400e90 <getOffsetAccelIMU+0x48>)
  400e7c:	4618      	mov	r0, r3
  400e7e:	4621      	mov	r1, r4
  400e80:	4790      	blx	r2
  400e82:	4603      	mov	r3, r0
}
  400e84:	4618      	mov	r0, r3
  400e86:	3714      	adds	r7, #20
  400e88:	46bd      	mov	sp, r7
  400e8a:	bd90      	pop	{r4, r7, pc}
  400e8c:	20000130 	.word	0x20000130
  400e90:	0040bac9 	.word	0x0040bac9

00400e94 <setOffsetGyroIMU>:

float getOffsetAccel(Axis_Op ax){
	return offsetAcel[ax];
}

Bool setOffsetGyroIMU(IMU_Addr_Dev dev, Axis_Op ax, float offset){
  400e94:	b5b0      	push	{r4, r5, r7, lr}
  400e96:	b084      	sub	sp, #16
  400e98:	af00      	add	r7, sp, #0
  400e9a:	4603      	mov	r3, r0
  400e9c:	603a      	str	r2, [r7, #0]
  400e9e:	71fb      	strb	r3, [r7, #7]
  400ea0:	460b      	mov	r3, r1
  400ea2:	71bb      	strb	r3, [r7, #6]
	Bool flag = false;
  400ea4:	2300      	movs	r3, #0
  400ea6:	73fb      	strb	r3, [r7, #15]
	
	/* Defines the device for offset array */
	uint8_t IMUdev = IMUADDR_TO_NUM(dev);
  400ea8:	79fb      	ldrb	r3, [r7, #7]
  400eaa:	2b68      	cmp	r3, #104	; 0x68
  400eac:	bf14      	ite	ne
  400eae:	2301      	movne	r3, #1
  400eb0:	2300      	moveq	r3, #0
  400eb2:	b2db      	uxtb	r3, r3
  400eb4:	73bb      	strb	r3, [r7, #14]
	
	if ( (offset > (-2000.0)) && (offset < (2000.0)) ) {
  400eb6:	4b12      	ldr	r3, [pc, #72]	; (400f00 <setOffsetGyroIMU+0x6c>)
  400eb8:	4912      	ldr	r1, [pc, #72]	; (400f04 <setOffsetGyroIMU+0x70>)
  400eba:	6838      	ldr	r0, [r7, #0]
  400ebc:	4798      	blx	r3
  400ebe:	4603      	mov	r3, r0
  400ec0:	2b00      	cmp	r3, #0
  400ec2:	d018      	beq.n	400ef6 <setOffsetGyroIMU+0x62>
  400ec4:	4b10      	ldr	r3, [pc, #64]	; (400f08 <setOffsetGyroIMU+0x74>)
  400ec6:	4911      	ldr	r1, [pc, #68]	; (400f0c <setOffsetGyroIMU+0x78>)
  400ec8:	6838      	ldr	r0, [r7, #0]
  400eca:	4798      	blx	r3
  400ecc:	4603      	mov	r3, r0
  400ece:	2b00      	cmp	r3, #0
  400ed0:	d011      	beq.n	400ef6 <setOffsetGyroIMU+0x62>
		offsetGyroIMU[IMUdev][ax] = offset;
  400ed2:	7bbc      	ldrb	r4, [r7, #14]
  400ed4:	79bd      	ldrb	r5, [r7, #6]
  400ed6:	4b0e      	ldr	r3, [pc, #56]	; (400f10 <setOffsetGyroIMU+0x7c>)
  400ed8:	6838      	ldr	r0, [r7, #0]
  400eda:	4798      	blx	r3
  400edc:	460a      	mov	r2, r1
  400ede:	4601      	mov	r1, r0
  400ee0:	480c      	ldr	r0, [pc, #48]	; (400f14 <setOffsetGyroIMU+0x80>)
  400ee2:	4623      	mov	r3, r4
  400ee4:	005b      	lsls	r3, r3, #1
  400ee6:	4423      	add	r3, r4
  400ee8:	442b      	add	r3, r5
  400eea:	00db      	lsls	r3, r3, #3
  400eec:	4403      	add	r3, r0
  400eee:	e9c3 1200 	strd	r1, r2, [r3]
		flag = true;
  400ef2:	2301      	movs	r3, #1
  400ef4:	73fb      	strb	r3, [r7, #15]
	}
	
	return flag;
  400ef6:	7bfb      	ldrb	r3, [r7, #15]
}
  400ef8:	4618      	mov	r0, r3
  400efa:	3710      	adds	r7, #16
  400efc:	46bd      	mov	sp, r7
  400efe:	bdb0      	pop	{r4, r5, r7, pc}
  400f00:	0040c0fd 	.word	0x0040c0fd
  400f04:	c4fa0000 	.word	0xc4fa0000
  400f08:	0040c0c1 	.word	0x0040c0c1
  400f0c:	44fa0000 	.word	0x44fa0000
  400f10:	0040b49d 	.word	0x0040b49d
  400f14:	20000160 	.word	0x20000160

00400f18 <getOffsetGyroIMU>:
		flag = true;
	}
	return flag;
}

float getOffsetGyroIMU(IMU_Addr_Dev dev, Axis_Op ax){
  400f18:	b590      	push	{r4, r7, lr}
  400f1a:	b085      	sub	sp, #20
  400f1c:	af00      	add	r7, sp, #0
  400f1e:	4603      	mov	r3, r0
  400f20:	460a      	mov	r2, r1
  400f22:	71fb      	strb	r3, [r7, #7]
  400f24:	4613      	mov	r3, r2
  400f26:	71bb      	strb	r3, [r7, #6]
	
	/* Defines the device for offset array */
	uint8_t IMUdev = IMUADDR_TO_NUM(dev);
  400f28:	79fb      	ldrb	r3, [r7, #7]
  400f2a:	2b68      	cmp	r3, #104	; 0x68
  400f2c:	bf14      	ite	ne
  400f2e:	2301      	movne	r3, #1
  400f30:	2300      	moveq	r3, #0
  400f32:	b2db      	uxtb	r3, r3
  400f34:	73fb      	strb	r3, [r7, #15]
	
	return offsetGyroIMU[IMUdev][ax];
  400f36:	7bfa      	ldrb	r2, [r7, #15]
  400f38:	79b9      	ldrb	r1, [r7, #6]
  400f3a:	4808      	ldr	r0, [pc, #32]	; (400f5c <getOffsetGyroIMU+0x44>)
  400f3c:	4613      	mov	r3, r2
  400f3e:	005b      	lsls	r3, r3, #1
  400f40:	4413      	add	r3, r2
  400f42:	440b      	add	r3, r1
  400f44:	00db      	lsls	r3, r3, #3
  400f46:	4403      	add	r3, r0
  400f48:	cb18      	ldmia	r3, {r3, r4}
  400f4a:	4a05      	ldr	r2, [pc, #20]	; (400f60 <getOffsetGyroIMU+0x48>)
  400f4c:	4618      	mov	r0, r3
  400f4e:	4621      	mov	r1, r4
  400f50:	4790      	blx	r2
  400f52:	4603      	mov	r3, r0
}
  400f54:	4618      	mov	r0, r3
  400f56:	3714      	adds	r7, #20
  400f58:	46bd      	mov	sp, r7
  400f5a:	bd90      	pop	{r4, r7, pc}
  400f5c:	20000160 	.word	0x20000160
  400f60:	0040bac9 	.word	0x0040bac9

00400f64 <sampleIMU>:

float getOffsetGyro(Axis_Op ax){
	return offsetGyro[ax];
}

uint32_t sampleIMU(IMU_Addr_Dev dev, double *acel, double *gyro){
  400f64:	b580      	push	{r7, lr}
  400f66:	b086      	sub	sp, #24
  400f68:	af00      	add	r7, sp, #0
  400f6a:	4603      	mov	r3, r0
  400f6c:	60b9      	str	r1, [r7, #8]
  400f6e:	607a      	str	r2, [r7, #4]
  400f70:	73fb      	strb	r3, [r7, #15]
	uint32_t status_imu;
	
	status_imu = imu_probe(dev);
  400f72:	7bfb      	ldrb	r3, [r7, #15]
  400f74:	4618      	mov	r0, r3
  400f76:	4b10      	ldr	r3, [pc, #64]	; (400fb8 <sampleIMU+0x54>)
  400f78:	4798      	blx	r3
  400f7a:	6178      	str	r0, [r7, #20]
	if (status_imu != TWI_SUCCESS) {
  400f7c:	697b      	ldr	r3, [r7, #20]
  400f7e:	2b00      	cmp	r3, #0
  400f80:	d001      	beq.n	400f86 <sampleIMU+0x22>
		return status_imu;
  400f82:	697b      	ldr	r3, [r7, #20]
  400f84:	e014      	b.n	400fb0 <sampleIMU+0x4c>
	}
	
	memset(acel, 0, NUM_AXIS);
  400f86:	2203      	movs	r2, #3
  400f88:	2100      	movs	r1, #0
  400f8a:	68b8      	ldr	r0, [r7, #8]
  400f8c:	4b0b      	ldr	r3, [pc, #44]	; (400fbc <sampleIMU+0x58>)
  400f8e:	4798      	blx	r3
	memset(gyro, 0, NUM_AXIS);
  400f90:	2203      	movs	r2, #3
  400f92:	2100      	movs	r1, #0
  400f94:	6878      	ldr	r0, [r7, #4]
  400f96:	4b09      	ldr	r3, [pc, #36]	; (400fbc <sampleIMU+0x58>)
  400f98:	4798      	blx	r3
	
	getAllAcelValue(dev, acel);
  400f9a:	7bfb      	ldrb	r3, [r7, #15]
  400f9c:	68b9      	ldr	r1, [r7, #8]
  400f9e:	4618      	mov	r0, r3
  400fa0:	4b07      	ldr	r3, [pc, #28]	; (400fc0 <sampleIMU+0x5c>)
  400fa2:	4798      	blx	r3
	getAllGyroValue(dev, gyro);
  400fa4:	7bfb      	ldrb	r3, [r7, #15]
  400fa6:	6879      	ldr	r1, [r7, #4]
  400fa8:	4618      	mov	r0, r3
  400faa:	4b06      	ldr	r3, [pc, #24]	; (400fc4 <sampleIMU+0x60>)
  400fac:	4798      	blx	r3
	
	return status_imu;
  400fae:	697b      	ldr	r3, [r7, #20]
}
  400fb0:	4618      	mov	r0, r3
  400fb2:	3718      	adds	r7, #24
  400fb4:	46bd      	mov	sp, r7
  400fb6:	bd80      	pop	{r7, pc}
  400fb8:	00401705 	.word	0x00401705
  400fbc:	0040c329 	.word	0x0040c329
  400fc0:	004010f1 	.word	0x004010f1
  400fc4:	00401291 	.word	0x00401291

00400fc8 <getPureAngleTwoIMU>:
/************************************************************************/
/* Based on "The Cubli: A Cube that can Jump Up and Balance" III - a    */
/************************************************************************/
#define R1		15.5
#define R2		5.5
double getPureAngleTwoIMU(double *acelLow, double *acelHigh){
  400fc8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  400fcc:	b08b      	sub	sp, #44	; 0x2c
  400fce:	af00      	add	r7, sp, #0
  400fd0:	6078      	str	r0, [r7, #4]
  400fd2:	6039      	str	r1, [r7, #0]
	double mx,my;
	double ratioRelation = (R1/R2);
  400fd4:	a324      	add	r3, pc, #144	; (adr r3, 401068 <getPureAngleTwoIMU+0xa0>)
  400fd6:	e9d3 2300 	ldrd	r2, r3, [r3]
  400fda:	e9c7 2308 	strd	r2, r3, [r7, #32]
	
	mx = acelHigh[Axis_X] - ratioRelation * acelLow[Axis_X];
  400fde:	683b      	ldr	r3, [r7, #0]
  400fe0:	e9d3 8900 	ldrd	r8, r9, [r3]
  400fe4:	687b      	ldr	r3, [r7, #4]
  400fe6:	e9d3 0100 	ldrd	r0, r1, [r3]
  400fea:	4e21      	ldr	r6, [pc, #132]	; (401070 <getPureAngleTwoIMU+0xa8>)
  400fec:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
  400ff0:	47b0      	blx	r6
  400ff2:	4602      	mov	r2, r0
  400ff4:	460b      	mov	r3, r1
  400ff6:	4e1f      	ldr	r6, [pc, #124]	; (401074 <getPureAngleTwoIMU+0xac>)
  400ff8:	4640      	mov	r0, r8
  400ffa:	4649      	mov	r1, r9
  400ffc:	47b0      	blx	r6
  400ffe:	4602      	mov	r2, r0
  401000:	460b      	mov	r3, r1
  401002:	e9c7 2306 	strd	r2, r3, [r7, #24]
	my = acelHigh[Axis_Y] - ratioRelation * acelLow[Axis_Y];
  401006:	683b      	ldr	r3, [r7, #0]
  401008:	3308      	adds	r3, #8
  40100a:	e9d3 8900 	ldrd	r8, r9, [r3]
  40100e:	687b      	ldr	r3, [r7, #4]
  401010:	3308      	adds	r3, #8
  401012:	e9d3 0100 	ldrd	r0, r1, [r3]
  401016:	4e16      	ldr	r6, [pc, #88]	; (401070 <getPureAngleTwoIMU+0xa8>)
  401018:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
  40101c:	47b0      	blx	r6
  40101e:	4602      	mov	r2, r0
  401020:	460b      	mov	r3, r1
  401022:	4e14      	ldr	r6, [pc, #80]	; (401074 <getPureAngleTwoIMU+0xac>)
  401024:	4640      	mov	r0, r8
  401026:	4649      	mov	r1, r9
  401028:	47b0      	blx	r6
  40102a:	4602      	mov	r2, r0
  40102c:	460b      	mov	r3, r1
  40102e:	e9c7 2304 	strd	r2, r3, [r7, #16]
	
	double angle = (atan(-mx/my));
  401032:	69bc      	ldr	r4, [r7, #24]
  401034:	69fb      	ldr	r3, [r7, #28]
  401036:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
  40103a:	4e0f      	ldr	r6, [pc, #60]	; (401078 <getPureAngleTwoIMU+0xb0>)
  40103c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
  401040:	4620      	mov	r0, r4
  401042:	4629      	mov	r1, r5
  401044:	47b0      	blx	r6
  401046:	4603      	mov	r3, r0
  401048:	460c      	mov	r4, r1
  40104a:	4618      	mov	r0, r3
  40104c:	4621      	mov	r1, r4
  40104e:	4b0b      	ldr	r3, [pc, #44]	; (40107c <getPureAngleTwoIMU+0xb4>)
  401050:	4798      	blx	r3
  401052:	e9c7 0102 	strd	r0, r1, [r7, #8]
	
	return angle;
  401056:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
}
  40105a:	4618      	mov	r0, r3
  40105c:	4621      	mov	r1, r4
  40105e:	372c      	adds	r7, #44	; 0x2c
  401060:	46bd      	mov	sp, r7
  401062:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401066:	bf00      	nop
  401068:	e8ba2e8c 	.word	0xe8ba2e8c
  40106c:	40068ba2 	.word	0x40068ba2
  401070:	0040b545 	.word	0x0040b545
  401074:	0040b1dd 	.word	0x0040b1dd
  401078:	0040b799 	.word	0x0040b799
  40107c:	00409c19 	.word	0x00409c19

00401080 <getPureAngle>:

double getPureAngle(double *acel){
  401080:	b5b0      	push	{r4, r5, r7, lr}
  401082:	b084      	sub	sp, #16
  401084:	af00      	add	r7, sp, #0
  401086:	6078      	str	r0, [r7, #4]
	double angle = 0.0;
  401088:	f04f 0300 	mov.w	r3, #0
  40108c:	f04f 0400 	mov.w	r4, #0
  401090:	e9c7 3402 	strd	r3, r4, [r7, #8]
	
	if (acel[Axis_Y] < 0){
		angle = - angle;
	}*/
	
	angle = (sin( acel[Axis_Y]/ acel[Axis_X] ) * (180.0/M_PI));
  401094:	687b      	ldr	r3, [r7, #4]
  401096:	3308      	adds	r3, #8
  401098:	e9d3 0100 	ldrd	r0, r1, [r3]
  40109c:	687b      	ldr	r3, [r7, #4]
  40109e:	cb18      	ldmia	r3, {r3, r4}
  4010a0:	4d0f      	ldr	r5, [pc, #60]	; (4010e0 <getPureAngle+0x60>)
  4010a2:	461a      	mov	r2, r3
  4010a4:	4623      	mov	r3, r4
  4010a6:	47a8      	blx	r5
  4010a8:	4603      	mov	r3, r0
  4010aa:	460c      	mov	r4, r1
  4010ac:	4618      	mov	r0, r3
  4010ae:	4621      	mov	r1, r4
  4010b0:	4b0c      	ldr	r3, [pc, #48]	; (4010e4 <getPureAngle+0x64>)
  4010b2:	4798      	blx	r3
  4010b4:	4c0c      	ldr	r4, [pc, #48]	; (4010e8 <getPureAngle+0x68>)
  4010b6:	a308      	add	r3, pc, #32	; (adr r3, 4010d8 <getPureAngle+0x58>)
  4010b8:	e9d3 2300 	ldrd	r2, r3, [r3]
  4010bc:	47a0      	blx	r4
  4010be:	4603      	mov	r3, r0
  4010c0:	460c      	mov	r4, r1
  4010c2:	e9c7 3402 	strd	r3, r4, [r7, #8]
	
	return angle;
  4010c6:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
}
  4010ca:	4618      	mov	r0, r3
  4010cc:	4621      	mov	r1, r4
  4010ce:	3710      	adds	r7, #16
  4010d0:	46bd      	mov	sp, r7
  4010d2:	bdb0      	pop	{r4, r5, r7, pc}
  4010d4:	f3af 8000 	nop.w
  4010d8:	1a63c1f8 	.word	0x1a63c1f8
  4010dc:	404ca5dc 	.word	0x404ca5dc
  4010e0:	0040b799 	.word	0x0040b799
  4010e4:	00409f5d 	.word	0x00409f5d
  4010e8:	0040b545 	.word	0x0040b545
  4010ec:	00000000 	.word	0x00000000

004010f0 <getAllAcelValue>:

void getAllAcelValue(IMU_Addr_Dev dev, double *acel){
  4010f0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4010f4:	b087      	sub	sp, #28
  4010f6:	af00      	add	r7, sp, #0
  4010f8:	4603      	mov	r3, r0
  4010fa:	6039      	str	r1, [r7, #0]
  4010fc:	71fb      	strb	r3, [r7, #7]
	status_code_t result;
	uint8_t b[6] = {0};
  4010fe:	f107 030c 	add.w	r3, r7, #12
  401102:	2200      	movs	r2, #0
  401104:	601a      	str	r2, [r3, #0]
  401106:	809a      	strh	r2, [r3, #4]
	uint16_t raw_accel = 0;
  401108:	2300      	movs	r3, #0
  40110a:	82bb      	strh	r3, [r7, #20]
	uint8_t i = 0;
  40110c:	2300      	movs	r3, #0
  40110e:	75fb      	strb	r3, [r7, #23]
	
	/* Reset Buffer: */
	for (i = 0; i < NUM_AXIS; i++) {
  401110:	2300      	movs	r3, #0
  401112:	75fb      	strb	r3, [r7, #23]
  401114:	e00b      	b.n	40112e <getAllAcelValue+0x3e>
		acel[i] = -16000.0;
  401116:	7dfb      	ldrb	r3, [r7, #23]
  401118:	00db      	lsls	r3, r3, #3
  40111a:	683a      	ldr	r2, [r7, #0]
  40111c:	18d1      	adds	r1, r2, r3
  40111e:	f04f 0200 	mov.w	r2, #0
  401122:	4b53      	ldr	r3, [pc, #332]	; (401270 <getAllAcelValue+0x180>)
  401124:	e9c1 2300 	strd	r2, r3, [r1]
	uint8_t b[6] = {0};
	uint16_t raw_accel = 0;
	uint8_t i = 0;
	
	/* Reset Buffer: */
	for (i = 0; i < NUM_AXIS; i++) {
  401128:	7dfb      	ldrb	r3, [r7, #23]
  40112a:	3301      	adds	r3, #1
  40112c:	75fb      	strb	r3, [r7, #23]
  40112e:	7dfb      	ldrb	r3, [r7, #23]
  401130:	2b02      	cmp	r3, #2
  401132:	d9f0      	bls.n	401116 <getAllAcelValue+0x26>
		acel[i] = -16000.0;
	}
	
	/* Check if the dev exists: */
	if (imu_probe(dev) != TWI_SUCCESS){
  401134:	79fb      	ldrb	r3, [r7, #7]
  401136:	4618      	mov	r0, r3
  401138:	4b4e      	ldr	r3, [pc, #312]	; (401274 <getAllAcelValue+0x184>)
  40113a:	4798      	blx	r3
  40113c:	4603      	mov	r3, r0
  40113e:	2b00      	cmp	r3, #0
  401140:	f040 808b 	bne.w	40125a <getAllAcelValue+0x16a>
		return;
	}
	
	//Read all axis address:
	result = imu_read(dev, b, IMU_ACCEL_XOUT_H, sizeof(b));
  401144:	f107 010c 	add.w	r1, r7, #12
  401148:	79f8      	ldrb	r0, [r7, #7]
  40114a:	2306      	movs	r3, #6
  40114c:	223b      	movs	r2, #59	; 0x3b
  40114e:	4e4a      	ldr	r6, [pc, #296]	; (401278 <getAllAcelValue+0x188>)
  401150:	47b0      	blx	r6
  401152:	4603      	mov	r3, r0
  401154:	74fb      	strb	r3, [r7, #19]
	
	//If there is an error in read return with wrong values:
	if (result != STATUS_OK) return;
  401156:	f997 3013 	ldrsb.w	r3, [r7, #19]
  40115a:	2b00      	cmp	r3, #0
  40115c:	d17f      	bne.n	40125e <getAllAcelValue+0x16e>
	
	/* Defines the device for offset array */
	uint8_t IMUdev = IMUADDR_TO_NUM(dev);
  40115e:	79fb      	ldrb	r3, [r7, #7]
  401160:	2b68      	cmp	r3, #104	; 0x68
  401162:	bf14      	ite	ne
  401164:	2301      	movne	r3, #1
  401166:	2300      	moveq	r3, #0
  401168:	b2db      	uxtb	r3, r3
  40116a:	74bb      	strb	r3, [r7, #18]
	
	//Convert each axis from two complements to float:
	for (i = 0; i < NUM_AXIS; i++){
  40116c:	2300      	movs	r3, #0
  40116e:	75fb      	strb	r3, [r7, #23]
  401170:	e06f      	b.n	401252 <getAllAcelValue+0x162>
		raw_accel = (uint16_t)( (b[(2*i)] << 8) | b[(2*i)+1] );
  401172:	7dfb      	ldrb	r3, [r7, #23]
  401174:	005b      	lsls	r3, r3, #1
  401176:	f107 0218 	add.w	r2, r7, #24
  40117a:	4413      	add	r3, r2
  40117c:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
  401180:	021b      	lsls	r3, r3, #8
  401182:	b21a      	sxth	r2, r3
  401184:	7dfb      	ldrb	r3, [r7, #23]
  401186:	005b      	lsls	r3, r3, #1
  401188:	3301      	adds	r3, #1
  40118a:	f107 0118 	add.w	r1, r7, #24
  40118e:	440b      	add	r3, r1
  401190:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
  401194:	b21b      	sxth	r3, r3
  401196:	4313      	orrs	r3, r2
  401198:	b21b      	sxth	r3, r3
  40119a:	82bb      	strh	r3, [r7, #20]
		if ( !(raw_accel & 0x8000) ){
  40119c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
  4011a0:	2b00      	cmp	r3, #0
  4011a2:	db16      	blt.n	4011d2 <getAllAcelValue+0xe2>
			acel[i] = ((float) raw_accel) / CONST_ACCEL;
  4011a4:	7dfb      	ldrb	r3, [r7, #23]
  4011a6:	00db      	lsls	r3, r3, #3
  4011a8:	683a      	ldr	r2, [r7, #0]
  4011aa:	18d6      	adds	r6, r2, r3
  4011ac:	8aba      	ldrh	r2, [r7, #20]
  4011ae:	4b33      	ldr	r3, [pc, #204]	; (40127c <getAllAcelValue+0x18c>)
  4011b0:	4610      	mov	r0, r2
  4011b2:	4798      	blx	r3
  4011b4:	4602      	mov	r2, r0
  4011b6:	4b32      	ldr	r3, [pc, #200]	; (401280 <getAllAcelValue+0x190>)
  4011b8:	4610      	mov	r0, r2
  4011ba:	4798      	blx	r3
  4011bc:	4b31      	ldr	r3, [pc, #196]	; (401284 <getAllAcelValue+0x194>)
  4011be:	461c      	mov	r4, r3
  4011c0:	a329      	add	r3, pc, #164	; (adr r3, 401268 <getAllAcelValue+0x178>)
  4011c2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4011c6:	47a0      	blx	r4
  4011c8:	4602      	mov	r2, r0
  4011ca:	460b      	mov	r3, r1
  4011cc:	e9c6 2300 	strd	r2, r3, [r6]
  4011d0:	e01e      	b.n	401210 <getAllAcelValue+0x120>
			} else {
			raw_accel = ( ( (~raw_accel) +1 ) & 0x7FFF);
  4011d2:	8abb      	ldrh	r3, [r7, #20]
  4011d4:	425b      	negs	r3, r3
  4011d6:	b29b      	uxth	r3, r3
  4011d8:	f3c3 030e 	ubfx	r3, r3, #0, #15
  4011dc:	82bb      	strh	r3, [r7, #20]
			acel[i] = -(((float) raw_accel) / CONST_ACCEL );
  4011de:	7dfb      	ldrb	r3, [r7, #23]
  4011e0:	00db      	lsls	r3, r3, #3
  4011e2:	683a      	ldr	r2, [r7, #0]
  4011e4:	18d6      	adds	r6, r2, r3
  4011e6:	8aba      	ldrh	r2, [r7, #20]
  4011e8:	4b24      	ldr	r3, [pc, #144]	; (40127c <getAllAcelValue+0x18c>)
  4011ea:	4610      	mov	r0, r2
  4011ec:	4798      	blx	r3
  4011ee:	4602      	mov	r2, r0
  4011f0:	4b23      	ldr	r3, [pc, #140]	; (401280 <getAllAcelValue+0x190>)
  4011f2:	4610      	mov	r0, r2
  4011f4:	4798      	blx	r3
  4011f6:	4b23      	ldr	r3, [pc, #140]	; (401284 <getAllAcelValue+0x194>)
  4011f8:	461c      	mov	r4, r3
  4011fa:	a31b      	add	r3, pc, #108	; (adr r3, 401268 <getAllAcelValue+0x178>)
  4011fc:	e9d3 2300 	ldrd	r2, r3, [r3]
  401200:	47a0      	blx	r4
  401202:	4602      	mov	r2, r0
  401204:	460b      	mov	r3, r1
  401206:	4690      	mov	r8, r2
  401208:	f083 4900 	eor.w	r9, r3, #2147483648	; 0x80000000
  40120c:	e9c6 8900 	strd	r8, r9, [r6]
		}
		acel[i] += offsetAcelIMU[IMUdev][i];	//Apply Offset
  401210:	7dfb      	ldrb	r3, [r7, #23]
  401212:	00db      	lsls	r3, r3, #3
  401214:	683a      	ldr	r2, [r7, #0]
  401216:	18d6      	adds	r6, r2, r3
  401218:	7dfb      	ldrb	r3, [r7, #23]
  40121a:	00db      	lsls	r3, r3, #3
  40121c:	683a      	ldr	r2, [r7, #0]
  40121e:	4413      	add	r3, r2
  401220:	e9d3 0100 	ldrd	r0, r1, [r3]
  401224:	7cba      	ldrb	r2, [r7, #18]
  401226:	f897 e017 	ldrb.w	lr, [r7, #23]
  40122a:	4b17      	ldr	r3, [pc, #92]	; (401288 <getAllAcelValue+0x198>)
  40122c:	461c      	mov	r4, r3
  40122e:	4613      	mov	r3, r2
  401230:	005b      	lsls	r3, r3, #1
  401232:	4413      	add	r3, r2
  401234:	4473      	add	r3, lr
  401236:	00db      	lsls	r3, r3, #3
  401238:	4622      	mov	r2, r4
  40123a:	4413      	add	r3, r2
  40123c:	e9d3 2300 	ldrd	r2, r3, [r3]
  401240:	4c12      	ldr	r4, [pc, #72]	; (40128c <getAllAcelValue+0x19c>)
  401242:	47a0      	blx	r4
  401244:	4602      	mov	r2, r0
  401246:	460b      	mov	r3, r1
  401248:	e9c6 2300 	strd	r2, r3, [r6]
	
	/* Defines the device for offset array */
	uint8_t IMUdev = IMUADDR_TO_NUM(dev);
	
	//Convert each axis from two complements to float:
	for (i = 0; i < NUM_AXIS; i++){
  40124c:	7dfb      	ldrb	r3, [r7, #23]
  40124e:	3301      	adds	r3, #1
  401250:	75fb      	strb	r3, [r7, #23]
  401252:	7dfb      	ldrb	r3, [r7, #23]
  401254:	2b02      	cmp	r3, #2
  401256:	d98c      	bls.n	401172 <getAllAcelValue+0x82>
  401258:	e002      	b.n	401260 <getAllAcelValue+0x170>
		acel[i] = -16000.0;
	}
	
	/* Check if the dev exists: */
	if (imu_probe(dev) != TWI_SUCCESS){
		return;
  40125a:	bf00      	nop
  40125c:	e000      	b.n	401260 <getAllAcelValue+0x170>
	
	//Read all axis address:
	result = imu_read(dev, b, IMU_ACCEL_XOUT_H, sizeof(b));
	
	//If there is an error in read return with wrong values:
	if (result != STATUS_OK) return;
  40125e:	bf00      	nop
			raw_accel = ( ( (~raw_accel) +1 ) & 0x7FFF);
			acel[i] = -(((float) raw_accel) / CONST_ACCEL );
		}
		acel[i] += offsetAcelIMU[IMUdev][i];	//Apply Offset
	}
}
  401260:	371c      	adds	r7, #28
  401262:	46bd      	mov	sp, r7
  401264:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401268:	d2f1a9fc 	.word	0xd2f1a9fc
  40126c:	4030624d 	.word	0x4030624d
  401270:	c0cf4000 	.word	0xc0cf4000
  401274:	00401705 	.word	0x00401705
  401278:	0040198d 	.word	0x0040198d
  40127c:	0040bcd5 	.word	0x0040bcd5
  401280:	0040b49d 	.word	0x0040b49d
  401284:	0040b799 	.word	0x0040b799
  401288:	20000130 	.word	0x20000130
  40128c:	0040b1e1 	.word	0x0040b1e1

00401290 <getAllGyroValue>:

void getAllGyroValue(IMU_Addr_Dev dev, double *gyro){
  401290:	b5f0      	push	{r4, r5, r6, r7, lr}
  401292:	b087      	sub	sp, #28
  401294:	af00      	add	r7, sp, #0
  401296:	4603      	mov	r3, r0
  401298:	6039      	str	r1, [r7, #0]
  40129a:	71fb      	strb	r3, [r7, #7]
	status_code_t result;
	uint8_t b[6] = {0};
  40129c:	f107 030c 	add.w	r3, r7, #12
  4012a0:	2200      	movs	r2, #0
  4012a2:	601a      	str	r2, [r3, #0]
  4012a4:	809a      	strh	r2, [r3, #4]
	uint16_t itg = 0;
  4012a6:	2300      	movs	r3, #0
  4012a8:	82bb      	strh	r3, [r7, #20]
	uint8_t i = 0;
  4012aa:	2300      	movs	r3, #0
  4012ac:	75fb      	strb	r3, [r7, #23]
	
	/* Reset Buffer: */
	for (i = 0; i < NUM_AXIS; i++) {
  4012ae:	2300      	movs	r3, #0
  4012b0:	75fb      	strb	r3, [r7, #23]
  4012b2:	e00b      	b.n	4012cc <getAllGyroValue+0x3c>
		gyro[i] = -16000.0;
  4012b4:	7dfb      	ldrb	r3, [r7, #23]
  4012b6:	00db      	lsls	r3, r3, #3
  4012b8:	683a      	ldr	r2, [r7, #0]
  4012ba:	441a      	add	r2, r3
  4012bc:	f04f 0300 	mov.w	r3, #0
  4012c0:	4c4e      	ldr	r4, [pc, #312]	; (4013fc <getAllGyroValue+0x16c>)
  4012c2:	e9c2 3400 	strd	r3, r4, [r2]
	uint8_t b[6] = {0};
	uint16_t itg = 0;
	uint8_t i = 0;
	
	/* Reset Buffer: */
	for (i = 0; i < NUM_AXIS; i++) {
  4012c6:	7dfb      	ldrb	r3, [r7, #23]
  4012c8:	3301      	adds	r3, #1
  4012ca:	75fb      	strb	r3, [r7, #23]
  4012cc:	7dfb      	ldrb	r3, [r7, #23]
  4012ce:	2b02      	cmp	r3, #2
  4012d0:	d9f0      	bls.n	4012b4 <getAllGyroValue+0x24>
		gyro[i] = -16000.0;
	}
	
	/* Check if the dev exists: */
	if (imu_probe(dev) != TWI_SUCCESS){
  4012d2:	79fb      	ldrb	r3, [r7, #7]
  4012d4:	4618      	mov	r0, r3
  4012d6:	4b4a      	ldr	r3, [pc, #296]	; (401400 <getAllGyroValue+0x170>)
  4012d8:	4798      	blx	r3
  4012da:	4603      	mov	r3, r0
  4012dc:	2b00      	cmp	r3, #0
  4012de:	f040 8087 	bne.w	4013f0 <getAllGyroValue+0x160>
		return;
	}
	
	//Read all axis address:
	result = imu_read(dev, b, IMU_GYRO_XOUT_H, sizeof(b));
  4012e2:	f107 010c 	add.w	r1, r7, #12
  4012e6:	79f8      	ldrb	r0, [r7, #7]
  4012e8:	2306      	movs	r3, #6
  4012ea:	2243      	movs	r2, #67	; 0x43
  4012ec:	4c45      	ldr	r4, [pc, #276]	; (401404 <getAllGyroValue+0x174>)
  4012ee:	47a0      	blx	r4
  4012f0:	4603      	mov	r3, r0
  4012f2:	74fb      	strb	r3, [r7, #19]
	
	//If there is an error in read return with wrong values:
	if (result != STATUS_OK) return;
  4012f4:	f997 3013 	ldrsb.w	r3, [r7, #19]
  4012f8:	2b00      	cmp	r3, #0
  4012fa:	d17b      	bne.n	4013f4 <getAllGyroValue+0x164>
	
	/* Defines the device for offset array */
	uint8_t IMUdev = IMUADDR_TO_NUM(dev);
  4012fc:	79fb      	ldrb	r3, [r7, #7]
  4012fe:	2b68      	cmp	r3, #104	; 0x68
  401300:	bf14      	ite	ne
  401302:	2301      	movne	r3, #1
  401304:	2300      	moveq	r3, #0
  401306:	b2db      	uxtb	r3, r3
  401308:	74bb      	strb	r3, [r7, #18]
	
	//Convert each axis from two complements to float:
	for (i = 0; i < NUM_AXIS; i++){
  40130a:	2300      	movs	r3, #0
  40130c:	75fb      	strb	r3, [r7, #23]
  40130e:	e06b      	b.n	4013e8 <getAllGyroValue+0x158>
		itg = (uint16_t)( (b[(2*i)] << 8) | b[(2*i)+1] );
  401310:	7dfb      	ldrb	r3, [r7, #23]
  401312:	005b      	lsls	r3, r3, #1
  401314:	f107 0218 	add.w	r2, r7, #24
  401318:	4413      	add	r3, r2
  40131a:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
  40131e:	021b      	lsls	r3, r3, #8
  401320:	b21a      	sxth	r2, r3
  401322:	7dfb      	ldrb	r3, [r7, #23]
  401324:	005b      	lsls	r3, r3, #1
  401326:	3301      	adds	r3, #1
  401328:	f107 0118 	add.w	r1, r7, #24
  40132c:	440b      	add	r3, r1
  40132e:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
  401332:	b21b      	sxth	r3, r3
  401334:	4313      	orrs	r3, r2
  401336:	b21b      	sxth	r3, r3
  401338:	82bb      	strh	r3, [r7, #20]
		if ( !(itg & 0x8000) ){
  40133a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
  40133e:	2b00      	cmp	r3, #0
  401340:	db16      	blt.n	401370 <getAllGyroValue+0xe0>
			gyro[i] = ((float) itg) / CONST_GYRO;
  401342:	7dfb      	ldrb	r3, [r7, #23]
  401344:	00db      	lsls	r3, r3, #3
  401346:	683a      	ldr	r2, [r7, #0]
  401348:	18d5      	adds	r5, r2, r3
  40134a:	8aba      	ldrh	r2, [r7, #20]
  40134c:	4b2e      	ldr	r3, [pc, #184]	; (401408 <getAllGyroValue+0x178>)
  40134e:	4610      	mov	r0, r2
  401350:	4798      	blx	r3
  401352:	4602      	mov	r2, r0
  401354:	4b2d      	ldr	r3, [pc, #180]	; (40140c <getAllGyroValue+0x17c>)
  401356:	492e      	ldr	r1, [pc, #184]	; (401410 <getAllGyroValue+0x180>)
  401358:	4610      	mov	r0, r2
  40135a:	4798      	blx	r3
  40135c:	4603      	mov	r3, r0
  40135e:	461a      	mov	r2, r3
  401360:	4b2c      	ldr	r3, [pc, #176]	; (401414 <getAllGyroValue+0x184>)
  401362:	4610      	mov	r0, r2
  401364:	4798      	blx	r3
  401366:	4603      	mov	r3, r0
  401368:	460c      	mov	r4, r1
  40136a:	e9c5 3400 	strd	r3, r4, [r5]
  40136e:	e01c      	b.n	4013aa <getAllGyroValue+0x11a>
			} else {
			itg = ( ( (~itg) +1 ) & 0x7FFF);
  401370:	8abb      	ldrh	r3, [r7, #20]
  401372:	425b      	negs	r3, r3
  401374:	b29b      	uxth	r3, r3
  401376:	f3c3 030e 	ubfx	r3, r3, #0, #15
  40137a:	82bb      	strh	r3, [r7, #20]
			gyro[i] = -( ((float) itg) / CONST_GYRO );
  40137c:	7dfb      	ldrb	r3, [r7, #23]
  40137e:	00db      	lsls	r3, r3, #3
  401380:	683a      	ldr	r2, [r7, #0]
  401382:	18d5      	adds	r5, r2, r3
  401384:	8aba      	ldrh	r2, [r7, #20]
  401386:	4b20      	ldr	r3, [pc, #128]	; (401408 <getAllGyroValue+0x178>)
  401388:	4610      	mov	r0, r2
  40138a:	4798      	blx	r3
  40138c:	4602      	mov	r2, r0
  40138e:	4b1f      	ldr	r3, [pc, #124]	; (40140c <getAllGyroValue+0x17c>)
  401390:	491f      	ldr	r1, [pc, #124]	; (401410 <getAllGyroValue+0x180>)
  401392:	4610      	mov	r0, r2
  401394:	4798      	blx	r3
  401396:	4603      	mov	r3, r0
  401398:	f083 4200 	eor.w	r2, r3, #2147483648	; 0x80000000
  40139c:	4b1d      	ldr	r3, [pc, #116]	; (401414 <getAllGyroValue+0x184>)
  40139e:	4610      	mov	r0, r2
  4013a0:	4798      	blx	r3
  4013a2:	4603      	mov	r3, r0
  4013a4:	460c      	mov	r4, r1
  4013a6:	e9c5 3400 	strd	r3, r4, [r5]
		}
		gyro[i] += offsetGyroIMU[IMUdev][i];	//Apply Offset
  4013aa:	7dfb      	ldrb	r3, [r7, #23]
  4013ac:	00db      	lsls	r3, r3, #3
  4013ae:	683a      	ldr	r2, [r7, #0]
  4013b0:	18d5      	adds	r5, r2, r3
  4013b2:	7dfb      	ldrb	r3, [r7, #23]
  4013b4:	00db      	lsls	r3, r3, #3
  4013b6:	683a      	ldr	r2, [r7, #0]
  4013b8:	4413      	add	r3, r2
  4013ba:	e9d3 0100 	ldrd	r0, r1, [r3]
  4013be:	7cba      	ldrb	r2, [r7, #18]
  4013c0:	7dfc      	ldrb	r4, [r7, #23]
  4013c2:	4e15      	ldr	r6, [pc, #84]	; (401418 <getAllGyroValue+0x188>)
  4013c4:	4613      	mov	r3, r2
  4013c6:	005b      	lsls	r3, r3, #1
  4013c8:	4413      	add	r3, r2
  4013ca:	4423      	add	r3, r4
  4013cc:	00db      	lsls	r3, r3, #3
  4013ce:	4433      	add	r3, r6
  4013d0:	cb18      	ldmia	r3, {r3, r4}
  4013d2:	4e12      	ldr	r6, [pc, #72]	; (40141c <getAllGyroValue+0x18c>)
  4013d4:	461a      	mov	r2, r3
  4013d6:	4623      	mov	r3, r4
  4013d8:	47b0      	blx	r6
  4013da:	4603      	mov	r3, r0
  4013dc:	460c      	mov	r4, r1
  4013de:	e9c5 3400 	strd	r3, r4, [r5]
	
	/* Defines the device for offset array */
	uint8_t IMUdev = IMUADDR_TO_NUM(dev);
	
	//Convert each axis from two complements to float:
	for (i = 0; i < NUM_AXIS; i++){
  4013e2:	7dfb      	ldrb	r3, [r7, #23]
  4013e4:	3301      	adds	r3, #1
  4013e6:	75fb      	strb	r3, [r7, #23]
  4013e8:	7dfb      	ldrb	r3, [r7, #23]
  4013ea:	2b02      	cmp	r3, #2
  4013ec:	d990      	bls.n	401310 <getAllGyroValue+0x80>
  4013ee:	e002      	b.n	4013f6 <getAllGyroValue+0x166>
		gyro[i] = -16000.0;
	}
	
	/* Check if the dev exists: */
	if (imu_probe(dev) != TWI_SUCCESS){
		return;
  4013f0:	bf00      	nop
  4013f2:	e000      	b.n	4013f6 <getAllGyroValue+0x166>
	
	//Read all axis address:
	result = imu_read(dev, b, IMU_GYRO_XOUT_H, sizeof(b));
	
	//If there is an error in read return with wrong values:
	if (result != STATUS_OK) return;
  4013f4:	bf00      	nop
			itg = ( ( (~itg) +1 ) & 0x7FFF);
			gyro[i] = -( ((float) itg) / CONST_GYRO );
		}
		gyro[i] += offsetGyroIMU[IMUdev][i];	//Apply Offset
	}
}
  4013f6:	371c      	adds	r7, #28
  4013f8:	46bd      	mov	sp, r7
  4013fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4013fc:	c0cf4000 	.word	0xc0cf4000
  401400:	00401705 	.word	0x00401705
  401404:	0040198d 	.word	0x0040198d
  401408:	0040bcd5 	.word	0x0040bcd5
  40140c:	0040beed 	.word	0x0040beed
  401410:	43030000 	.word	0x43030000
  401414:	0040b49d 	.word	0x0040b49d
  401418:	20000160 	.word	0x20000160
  40141c:	0040b1e1 	.word	0x0040b1e1

00401420 <runIMUCalibration>:
	return acel_value;
}

#define TOTAL_SAMPLE_CALIBRATION		100
#define DELAY_BETWEEN_SAMPLES			(100/portTICK_RATE_MS)
uint32_t runIMUCalibration(IMU_Addr_Dev dev, Axis_Op gAxis, Bool positiveG){
  401420:	b5f0      	push	{r4, r5, r6, r7, lr}
  401422:	b0a5      	sub	sp, #148	; 0x94
  401424:	af00      	add	r7, sp, #0
  401426:	4603      	mov	r3, r0
  401428:	71fb      	strb	r3, [r7, #7]
  40142a:	460b      	mov	r3, r1
  40142c:	71bb      	strb	r3, [r7, #6]
  40142e:	4613      	mov	r3, r2
  401430:	717b      	strb	r3, [r7, #5]
	double acel[3] = {0};
  401432:	f107 0368 	add.w	r3, r7, #104	; 0x68
  401436:	2200      	movs	r2, #0
  401438:	601a      	str	r2, [r3, #0]
  40143a:	605a      	str	r2, [r3, #4]
  40143c:	609a      	str	r2, [r3, #8]
  40143e:	60da      	str	r2, [r3, #12]
  401440:	611a      	str	r2, [r3, #16]
  401442:	615a      	str	r2, [r3, #20]
	double gyro[3] = {0};
  401444:	f107 0350 	add.w	r3, r7, #80	; 0x50
  401448:	2200      	movs	r2, #0
  40144a:	601a      	str	r2, [r3, #0]
  40144c:	605a      	str	r2, [r3, #4]
  40144e:	609a      	str	r2, [r3, #8]
  401450:	60da      	str	r2, [r3, #12]
  401452:	611a      	str	r2, [r3, #16]
  401454:	615a      	str	r2, [r3, #20]
	double sumAcel[3] = {0};
  401456:	f107 0338 	add.w	r3, r7, #56	; 0x38
  40145a:	2200      	movs	r2, #0
  40145c:	601a      	str	r2, [r3, #0]
  40145e:	605a      	str	r2, [r3, #4]
  401460:	609a      	str	r2, [r3, #8]
  401462:	60da      	str	r2, [r3, #12]
  401464:	611a      	str	r2, [r3, #16]
  401466:	615a      	str	r2, [r3, #20]
	double sumGyro[3] = {0};
  401468:	f107 0320 	add.w	r3, r7, #32
  40146c:	2200      	movs	r2, #0
  40146e:	601a      	str	r2, [r3, #0]
  401470:	605a      	str	r2, [r3, #4]
  401472:	609a      	str	r2, [r3, #8]
  401474:	60da      	str	r2, [r3, #12]
  401476:	611a      	str	r2, [r3, #16]
  401478:	615a      	str	r2, [r3, #20]
	double gForce[3] = {0};
  40147a:	f107 0308 	add.w	r3, r7, #8
  40147e:	2200      	movs	r2, #0
  401480:	601a      	str	r2, [r3, #0]
  401482:	605a      	str	r2, [r3, #4]
  401484:	609a      	str	r2, [r3, #8]
  401486:	60da      	str	r2, [r3, #12]
  401488:	611a      	str	r2, [r3, #16]
  40148a:	615a      	str	r2, [r3, #20]
	uint32_t i, j;
	
	/* Check if IMU exists */
	uint32_t result = imu_probe(dev);
  40148c:	79fb      	ldrb	r3, [r7, #7]
  40148e:	4618      	mov	r0, r3
  401490:	4b91      	ldr	r3, [pc, #580]	; (4016d8 <runIMUCalibration+0x2b8>)
  401492:	4798      	blx	r3
  401494:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84
	if (result != TWI_SUCCESS){
  401498:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
  40149c:	2b00      	cmp	r3, #0
  40149e:	d002      	beq.n	4014a6 <runIMUCalibration+0x86>
		return result;
  4014a0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
  4014a4:	e110      	b.n	4016c8 <runIMUCalibration+0x2a8>
	}
	
	/* It define what axis from IMU is faced to G Force: */
	gForce[gAxis] = (positiveG ? (1.0) : (-1.0) ) * 1000;
  4014a6:	79ba      	ldrb	r2, [r7, #6]
  4014a8:	797b      	ldrb	r3, [r7, #5]
  4014aa:	2b00      	cmp	r3, #0
  4014ac:	d003      	beq.n	4014b6 <runIMUCalibration+0x96>
  4014ae:	f04f 0300 	mov.w	r3, #0
  4014b2:	4c8a      	ldr	r4, [pc, #552]	; (4016dc <runIMUCalibration+0x2bc>)
  4014b4:	e002      	b.n	4014bc <runIMUCalibration+0x9c>
  4014b6:	a486      	add	r4, pc, #536	; (adr r4, 4016d0 <runIMUCalibration+0x2b0>)
  4014b8:	e9d4 3400 	ldrd	r3, r4, [r4]
  4014bc:	00d2      	lsls	r2, r2, #3
  4014be:	f107 0190 	add.w	r1, r7, #144	; 0x90
  4014c2:	440a      	add	r2, r1
  4014c4:	3a88      	subs	r2, #136	; 0x88
  4014c6:	e9c2 3400 	strd	r3, r4, [r2]
	
	/* Define Zero for all Offsets to not be use in getAllAcelValue and getAllGyroValue */
	uint8_t IMUdev = IMUADDR_TO_NUM(dev);
  4014ca:	79fb      	ldrb	r3, [r7, #7]
  4014cc:	2b68      	cmp	r3, #104	; 0x68
  4014ce:	bf14      	ite	ne
  4014d0:	2301      	movne	r3, #1
  4014d2:	2300      	moveq	r3, #0
  4014d4:	b2db      	uxtb	r3, r3
  4014d6:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
	for (j = 0; j < NUM_AXIS; j++)
  4014da:	2300      	movs	r3, #0
  4014dc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  4014e0:	e026      	b.n	401530 <runIMUCalibration+0x110>
	{
		offsetAcelIMU[IMUdev][j] = 0;
  4014e2:	f897 2083 	ldrb.w	r2, [r7, #131]	; 0x83
  4014e6:	497e      	ldr	r1, [pc, #504]	; (4016e0 <runIMUCalibration+0x2c0>)
  4014e8:	4613      	mov	r3, r2
  4014ea:	005b      	lsls	r3, r3, #1
  4014ec:	4413      	add	r3, r2
  4014ee:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
  4014f2:	4413      	add	r3, r2
  4014f4:	00db      	lsls	r3, r3, #3
  4014f6:	18ca      	adds	r2, r1, r3
  4014f8:	f04f 0300 	mov.w	r3, #0
  4014fc:	f04f 0400 	mov.w	r4, #0
  401500:	e9c2 3400 	strd	r3, r4, [r2]
		offsetGyroIMU[IMUdev][j] = 0;
  401504:	f897 2083 	ldrb.w	r2, [r7, #131]	; 0x83
  401508:	4976      	ldr	r1, [pc, #472]	; (4016e4 <runIMUCalibration+0x2c4>)
  40150a:	4613      	mov	r3, r2
  40150c:	005b      	lsls	r3, r3, #1
  40150e:	4413      	add	r3, r2
  401510:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
  401514:	4413      	add	r3, r2
  401516:	00db      	lsls	r3, r3, #3
  401518:	18ca      	adds	r2, r1, r3
  40151a:	f04f 0300 	mov.w	r3, #0
  40151e:	f04f 0400 	mov.w	r4, #0
  401522:	e9c2 3400 	strd	r3, r4, [r2]
	/* It define what axis from IMU is faced to G Force: */
	gForce[gAxis] = (positiveG ? (1.0) : (-1.0) ) * 1000;
	
	/* Define Zero for all Offsets to not be use in getAllAcelValue and getAllGyroValue */
	uint8_t IMUdev = IMUADDR_TO_NUM(dev);
	for (j = 0; j < NUM_AXIS; j++)
  401526:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
  40152a:	3301      	adds	r3, #1
  40152c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  401530:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
  401534:	2b02      	cmp	r3, #2
  401536:	d9d4      	bls.n	4014e2 <runIMUCalibration+0xc2>
		offsetAcelIMU[IMUdev][j] = 0;
		offsetGyroIMU[IMUdev][j] = 0;
	}
	
	/* Here's where it sample: */
	for (i = 0; i < TOTAL_SAMPLE_CALIBRATION; i++) {
  401538:	2300      	movs	r3, #0
  40153a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  40153e:	e062      	b.n	401606 <runIMUCalibration+0x1e6>
		getAllAcelValue(dev, acel);
  401540:	f107 0268 	add.w	r2, r7, #104	; 0x68
  401544:	79fb      	ldrb	r3, [r7, #7]
  401546:	4611      	mov	r1, r2
  401548:	4618      	mov	r0, r3
  40154a:	4b67      	ldr	r3, [pc, #412]	; (4016e8 <runIMUCalibration+0x2c8>)
  40154c:	4798      	blx	r3
		getAllGyroValue(dev, gyro);
  40154e:	f107 0250 	add.w	r2, r7, #80	; 0x50
  401552:	79fb      	ldrb	r3, [r7, #7]
  401554:	4611      	mov	r1, r2
  401556:	4618      	mov	r0, r3
  401558:	4b64      	ldr	r3, [pc, #400]	; (4016ec <runIMUCalibration+0x2cc>)
  40155a:	4798      	blx	r3
		
		for (j = 0; j < NUM_AXIS; j++) {
  40155c:	2300      	movs	r3, #0
  40155e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  401562:	e044      	b.n	4015ee <runIMUCalibration+0x1ce>
			sumAcel[j] += acel[j];
  401564:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
  401568:	00db      	lsls	r3, r3, #3
  40156a:	f107 0290 	add.w	r2, r7, #144	; 0x90
  40156e:	4413      	add	r3, r2
  401570:	3b58      	subs	r3, #88	; 0x58
  401572:	e9d3 0100 	ldrd	r0, r1, [r3]
  401576:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
  40157a:	00db      	lsls	r3, r3, #3
  40157c:	f107 0290 	add.w	r2, r7, #144	; 0x90
  401580:	4413      	add	r3, r2
  401582:	3b28      	subs	r3, #40	; 0x28
  401584:	cb18      	ldmia	r3, {r3, r4}
  401586:	4d5a      	ldr	r5, [pc, #360]	; (4016f0 <runIMUCalibration+0x2d0>)
  401588:	461a      	mov	r2, r3
  40158a:	4623      	mov	r3, r4
  40158c:	47a8      	blx	r5
  40158e:	4603      	mov	r3, r0
  401590:	460c      	mov	r4, r1
  401592:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
  401596:	00d2      	lsls	r2, r2, #3
  401598:	f107 0190 	add.w	r1, r7, #144	; 0x90
  40159c:	440a      	add	r2, r1
  40159e:	3a58      	subs	r2, #88	; 0x58
  4015a0:	e9c2 3400 	strd	r3, r4, [r2]
			sumGyro[j] += gyro[j];
  4015a4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
  4015a8:	00db      	lsls	r3, r3, #3
  4015aa:	f107 0290 	add.w	r2, r7, #144	; 0x90
  4015ae:	4413      	add	r3, r2
  4015b0:	3b70      	subs	r3, #112	; 0x70
  4015b2:	e9d3 0100 	ldrd	r0, r1, [r3]
  4015b6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
  4015ba:	00db      	lsls	r3, r3, #3
  4015bc:	f107 0290 	add.w	r2, r7, #144	; 0x90
  4015c0:	4413      	add	r3, r2
  4015c2:	3b40      	subs	r3, #64	; 0x40
  4015c4:	cb18      	ldmia	r3, {r3, r4}
  4015c6:	4d4a      	ldr	r5, [pc, #296]	; (4016f0 <runIMUCalibration+0x2d0>)
  4015c8:	461a      	mov	r2, r3
  4015ca:	4623      	mov	r3, r4
  4015cc:	47a8      	blx	r5
  4015ce:	4603      	mov	r3, r0
  4015d0:	460c      	mov	r4, r1
  4015d2:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
  4015d6:	00d2      	lsls	r2, r2, #3
  4015d8:	f107 0190 	add.w	r1, r7, #144	; 0x90
  4015dc:	440a      	add	r2, r1
  4015de:	3a70      	subs	r2, #112	; 0x70
  4015e0:	e9c2 3400 	strd	r3, r4, [r2]
	/* Here's where it sample: */
	for (i = 0; i < TOTAL_SAMPLE_CALIBRATION; i++) {
		getAllAcelValue(dev, acel);
		getAllGyroValue(dev, gyro);
		
		for (j = 0; j < NUM_AXIS; j++) {
  4015e4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
  4015e8:	3301      	adds	r3, #1
  4015ea:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  4015ee:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
  4015f2:	2b02      	cmp	r3, #2
  4015f4:	d9b6      	bls.n	401564 <runIMUCalibration+0x144>
			sumAcel[j] += acel[j];
			sumGyro[j] += gyro[j];
		}
		
		vTaskDelay(DELAY_BETWEEN_SAMPLES);
  4015f6:	2064      	movs	r0, #100	; 0x64
  4015f8:	4b3e      	ldr	r3, [pc, #248]	; (4016f4 <runIMUCalibration+0x2d4>)
  4015fa:	4798      	blx	r3
		offsetAcelIMU[IMUdev][j] = 0;
		offsetGyroIMU[IMUdev][j] = 0;
	}
	
	/* Here's where it sample: */
	for (i = 0; i < TOTAL_SAMPLE_CALIBRATION; i++) {
  4015fc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
  401600:	3301      	adds	r3, #1
  401602:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  401606:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
  40160a:	2b63      	cmp	r3, #99	; 0x63
  40160c:	d998      	bls.n	401540 <runIMUCalibration+0x120>
		
		vTaskDelay(DELAY_BETWEEN_SAMPLES);
	}
	
	/* Update all Offsets */
	for (j = 0; j < NUM_AXIS; j++)
  40160e:	2300      	movs	r3, #0
  401610:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  401614:	e052      	b.n	4016bc <runIMUCalibration+0x29c>
	{
		offsetAcelIMU[IMUdev][j] = (sumAcel[j]/TOTAL_SAMPLE_CALIBRATION) - gForce[j];
  401616:	f897 5083 	ldrb.w	r5, [r7, #131]	; 0x83
  40161a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
  40161e:	00db      	lsls	r3, r3, #3
  401620:	f107 0290 	add.w	r2, r7, #144	; 0x90
  401624:	4413      	add	r3, r2
  401626:	3b58      	subs	r3, #88	; 0x58
  401628:	e9d3 0100 	ldrd	r0, r1, [r3]
  40162c:	4c32      	ldr	r4, [pc, #200]	; (4016f8 <runIMUCalibration+0x2d8>)
  40162e:	f04f 0200 	mov.w	r2, #0
  401632:	4b32      	ldr	r3, [pc, #200]	; (4016fc <runIMUCalibration+0x2dc>)
  401634:	47a0      	blx	r4
  401636:	4603      	mov	r3, r0
  401638:	460c      	mov	r4, r1
  40163a:	4618      	mov	r0, r3
  40163c:	4621      	mov	r1, r4
  40163e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
  401642:	00db      	lsls	r3, r3, #3
  401644:	f107 0290 	add.w	r2, r7, #144	; 0x90
  401648:	4413      	add	r3, r2
  40164a:	3b88      	subs	r3, #136	; 0x88
  40164c:	cb18      	ldmia	r3, {r3, r4}
  40164e:	4e2c      	ldr	r6, [pc, #176]	; (401700 <runIMUCalibration+0x2e0>)
  401650:	461a      	mov	r2, r3
  401652:	4623      	mov	r3, r4
  401654:	47b0      	blx	r6
  401656:	4603      	mov	r3, r0
  401658:	460c      	mov	r4, r1
  40165a:	4619      	mov	r1, r3
  40165c:	4622      	mov	r2, r4
  40165e:	4c20      	ldr	r4, [pc, #128]	; (4016e0 <runIMUCalibration+0x2c0>)
  401660:	462b      	mov	r3, r5
  401662:	005b      	lsls	r3, r3, #1
  401664:	442b      	add	r3, r5
  401666:	f8d7 0088 	ldr.w	r0, [r7, #136]	; 0x88
  40166a:	4403      	add	r3, r0
  40166c:	00db      	lsls	r3, r3, #3
  40166e:	4423      	add	r3, r4
  401670:	e9c3 1200 	strd	r1, r2, [r3]
		offsetGyroIMU[IMUdev][j] = (sumGyro[j]/TOTAL_SAMPLE_CALIBRATION);
  401674:	f897 4083 	ldrb.w	r4, [r7, #131]	; 0x83
  401678:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
  40167c:	00db      	lsls	r3, r3, #3
  40167e:	f107 0290 	add.w	r2, r7, #144	; 0x90
  401682:	4413      	add	r3, r2
  401684:	3b70      	subs	r3, #112	; 0x70
  401686:	e9d3 0100 	ldrd	r0, r1, [r3]
  40168a:	4d1b      	ldr	r5, [pc, #108]	; (4016f8 <runIMUCalibration+0x2d8>)
  40168c:	f04f 0200 	mov.w	r2, #0
  401690:	4b1a      	ldr	r3, [pc, #104]	; (4016fc <runIMUCalibration+0x2dc>)
  401692:	47a8      	blx	r5
  401694:	4602      	mov	r2, r0
  401696:	460b      	mov	r3, r1
  401698:	4611      	mov	r1, r2
  40169a:	461a      	mov	r2, r3
  40169c:	4d11      	ldr	r5, [pc, #68]	; (4016e4 <runIMUCalibration+0x2c4>)
  40169e:	4623      	mov	r3, r4
  4016a0:	005b      	lsls	r3, r3, #1
  4016a2:	4423      	add	r3, r4
  4016a4:	f8d7 0088 	ldr.w	r0, [r7, #136]	; 0x88
  4016a8:	4403      	add	r3, r0
  4016aa:	00db      	lsls	r3, r3, #3
  4016ac:	442b      	add	r3, r5
  4016ae:	e9c3 1200 	strd	r1, r2, [r3]
		
		vTaskDelay(DELAY_BETWEEN_SAMPLES);
	}
	
	/* Update all Offsets */
	for (j = 0; j < NUM_AXIS; j++)
  4016b2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
  4016b6:	3301      	adds	r3, #1
  4016b8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  4016bc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
  4016c0:	2b02      	cmp	r3, #2
  4016c2:	d9a8      	bls.n	401616 <runIMUCalibration+0x1f6>
	{
		offsetAcelIMU[IMUdev][j] = (sumAcel[j]/TOTAL_SAMPLE_CALIBRATION) - gForce[j];
		offsetGyroIMU[IMUdev][j] = (sumGyro[j]/TOTAL_SAMPLE_CALIBRATION);
	}
	
	return result;
  4016c4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
}
  4016c8:	4618      	mov	r0, r3
  4016ca:	3794      	adds	r7, #148	; 0x94
  4016cc:	46bd      	mov	sp, r7
  4016ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4016d0:	00000000 	.word	0x00000000
  4016d4:	c08f4000 	.word	0xc08f4000
  4016d8:	00401705 	.word	0x00401705
  4016dc:	408f4000 	.word	0x408f4000
  4016e0:	20000130 	.word	0x20000130
  4016e4:	20000160 	.word	0x20000160
  4016e8:	004010f1 	.word	0x004010f1
  4016ec:	00401291 	.word	0x00401291
  4016f0:	0040b1e1 	.word	0x0040b1e1
  4016f4:	00407659 	.word	0x00407659
  4016f8:	0040b799 	.word	0x0040b799
  4016fc:	40590000 	.word	0x40590000
  401700:	0040b1dd 	.word	0x0040b1dd

00401704 <imu_probe>:

uint32_t imu_probe(IMU_Addr_Dev dev){
  401704:	b580      	push	{r7, lr}
  401706:	b082      	sub	sp, #8
  401708:	af00      	add	r7, sp, #0
  40170a:	4603      	mov	r3, r0
  40170c:	71fb      	strb	r3, [r7, #7]
	return imu_write(dev, 0, 0);
  40170e:	79fb      	ldrb	r3, [r7, #7]
  401710:	2200      	movs	r2, #0
  401712:	2100      	movs	r1, #0
  401714:	4618      	mov	r0, r3
  401716:	4b03      	ldr	r3, [pc, #12]	; (401724 <imu_probe+0x20>)
  401718:	4798      	blx	r3
  40171a:	4603      	mov	r3, r0
	//return twi_probe(TWI0, dev);
}
  40171c:	4618      	mov	r0, r3
  40171e:	3708      	adds	r7, #8
  401720:	46bd      	mov	sp, r7
  401722:	bd80      	pop	{r7, pc}
  401724:	00401929 	.word	0x00401929

00401728 <configIMU>:

status_code_t configIMU(void){
  401728:	b580      	push	{r7, lr}
  40172a:	b082      	sub	sp, #8
  40172c:	af00      	add	r7, sp, #0
	status_code_t status = ERR_IO_ERROR;
  40172e:	23ff      	movs	r3, #255	; 0xff
  401730:	71fb      	strb	r3, [r7, #7]
	uint32_t probeState = TWI_NO_CHIP_FOUND;
  401732:	2303      	movs	r3, #3
  401734:	603b      	str	r3, [r7, #0]
	
	if (twi_init() != TWI_SUCCESS){
  401736:	4b1f      	ldr	r3, [pc, #124]	; (4017b4 <configIMU+0x8c>)
  401738:	4798      	blx	r3
  40173a:	4603      	mov	r3, r0
  40173c:	2b00      	cmp	r3, #0
  40173e:	d005      	beq.n	40174c <configIMU+0x24>
		printf_mux("TWI Init Error!");
  401740:	481d      	ldr	r0, [pc, #116]	; (4017b8 <configIMU+0x90>)
  401742:	4b1e      	ldr	r3, [pc, #120]	; (4017bc <configIMU+0x94>)
  401744:	4798      	blx	r3
		return ERR_IO_ERROR;
  401746:	f04f 33ff 	mov.w	r3, #4294967295
  40174a:	e02f      	b.n	4017ac <configIMU+0x84>
	}
	
	probeState = imu_probe(IMU_Low);
  40174c:	2068      	movs	r0, #104	; 0x68
  40174e:	4b1c      	ldr	r3, [pc, #112]	; (4017c0 <configIMU+0x98>)
  401750:	4798      	blx	r3
  401752:	6038      	str	r0, [r7, #0]
	if (probeState == TWI_SUCCESS) {
  401754:	683b      	ldr	r3, [r7, #0]
  401756:	2b00      	cmp	r3, #0
  401758:	d10c      	bne.n	401774 <configIMU+0x4c>
		
		status = imu_init(IMU_Low);
  40175a:	2068      	movs	r0, #104	; 0x68
  40175c:	4b19      	ldr	r3, [pc, #100]	; (4017c4 <configIMU+0x9c>)
  40175e:	4798      	blx	r3
  401760:	4603      	mov	r3, r0
  401762:	71fb      	strb	r3, [r7, #7]
		if (status != STATUS_OK){
  401764:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401768:	2b00      	cmp	r3, #0
  40176a:	d006      	beq.n	40177a <configIMU+0x52>
			printf_mux("MPU6050 Low Init Error!\n");
  40176c:	4816      	ldr	r0, [pc, #88]	; (4017c8 <configIMU+0xa0>)
  40176e:	4b13      	ldr	r3, [pc, #76]	; (4017bc <configIMU+0x94>)
  401770:	4798      	blx	r3
  401772:	e002      	b.n	40177a <configIMU+0x52>
		}
		
	} else {
		printf_mux("IMU Low not Found!\n");
  401774:	4815      	ldr	r0, [pc, #84]	; (4017cc <configIMU+0xa4>)
  401776:	4b11      	ldr	r3, [pc, #68]	; (4017bc <configIMU+0x94>)
  401778:	4798      	blx	r3
	}
	
	probeState = imu_probe(IMU_High);
  40177a:	2069      	movs	r0, #105	; 0x69
  40177c:	4b10      	ldr	r3, [pc, #64]	; (4017c0 <configIMU+0x98>)
  40177e:	4798      	blx	r3
  401780:	6038      	str	r0, [r7, #0]
	if (probeState == TWI_SUCCESS) {
  401782:	683b      	ldr	r3, [r7, #0]
  401784:	2b00      	cmp	r3, #0
  401786:	d10c      	bne.n	4017a2 <configIMU+0x7a>
		
		status = imu_init(IMU_High);
  401788:	2069      	movs	r0, #105	; 0x69
  40178a:	4b0e      	ldr	r3, [pc, #56]	; (4017c4 <configIMU+0x9c>)
  40178c:	4798      	blx	r3
  40178e:	4603      	mov	r3, r0
  401790:	71fb      	strb	r3, [r7, #7]
		if (status != STATUS_OK){
  401792:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401796:	2b00      	cmp	r3, #0
  401798:	d006      	beq.n	4017a8 <configIMU+0x80>
			printf_mux("MPU6050 High Init Error!\n");
  40179a:	480d      	ldr	r0, [pc, #52]	; (4017d0 <configIMU+0xa8>)
  40179c:	4b07      	ldr	r3, [pc, #28]	; (4017bc <configIMU+0x94>)
  40179e:	4798      	blx	r3
  4017a0:	e002      	b.n	4017a8 <configIMU+0x80>
		}
		
	} else {
		printf_mux("IMU High not Found!\n");
  4017a2:	480c      	ldr	r0, [pc, #48]	; (4017d4 <configIMU+0xac>)
  4017a4:	4b05      	ldr	r3, [pc, #20]	; (4017bc <configIMU+0x94>)
  4017a6:	4798      	blx	r3
	}
	
	return status;
  4017a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
  4017ac:	4618      	mov	r0, r3
  4017ae:	3708      	adds	r7, #8
  4017b0:	46bd      	mov	sp, r7
  4017b2:	bd80      	pop	{r7, pc}
  4017b4:	004017d9 	.word	0x004017d9
  4017b8:	004146a4 	.word	0x004146a4
  4017bc:	00401c59 	.word	0x00401c59
  4017c0:	00401705 	.word	0x00401705
  4017c4:	00401849 	.word	0x00401849
  4017c8:	004146b4 	.word	0x004146b4
  4017cc:	004146d0 	.word	0x004146d0
  4017d0:	004146e4 	.word	0x004146e4
  4017d4:	00414700 	.word	0x00414700

004017d8 <twi_init>:

static uint8_t twi_init(void){
  4017d8:	b590      	push	{r4, r7, lr}
  4017da:	b087      	sub	sp, #28
  4017dc:	af00      	add	r7, sp, #0
	freertos_peripheral_options_t driver_options = {
  4017de:	4b12      	ldr	r3, [pc, #72]	; (401828 <twi_init+0x50>)
  4017e0:	1d3c      	adds	r4, r7, #4
  4017e2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  4017e4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		(configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY),
		TWI_I2C_MASTER,
		( USE_TX_ACCESS_MUTEX | USE_RX_ACCESS_MUTEX | WAIT_TX_COMPLETE | WAIT_RX_COMPLETE)
	};
	
	freertos_twi = freertos_twi_master_init(TWI0, &driver_options);
  4017e8:	1d3b      	adds	r3, r7, #4
  4017ea:	4619      	mov	r1, r3
  4017ec:	480f      	ldr	r0, [pc, #60]	; (40182c <twi_init+0x54>)
  4017ee:	4b10      	ldr	r3, [pc, #64]	; (401830 <twi_init+0x58>)
  4017f0:	4798      	blx	r3
  4017f2:	4602      	mov	r2, r0
  4017f4:	4b0f      	ldr	r3, [pc, #60]	; (401834 <twi_init+0x5c>)
  4017f6:	601a      	str	r2, [r3, #0]
	
	configASSERT(freertos_twi);
  4017f8:	4b0e      	ldr	r3, [pc, #56]	; (401834 <twi_init+0x5c>)
  4017fa:	681b      	ldr	r3, [r3, #0]
  4017fc:	2b00      	cmp	r3, #0
  4017fe:	d103      	bne.n	401808 <twi_init+0x30>
  401800:	4b0d      	ldr	r3, [pc, #52]	; (401838 <twi_init+0x60>)
  401802:	4798      	blx	r3
  401804:	bf00      	nop
  401806:	e7fd      	b.n	401804 <twi_init+0x2c>
	uint8_t twi_flag = twi_set_speed(TWI0, TWI_SPEED, sysclk_get_cpu_hz());
  401808:	4b0c      	ldr	r3, [pc, #48]	; (40183c <twi_init+0x64>)
  40180a:	4798      	blx	r3
  40180c:	4603      	mov	r3, r0
  40180e:	461a      	mov	r2, r3
  401810:	490b      	ldr	r1, [pc, #44]	; (401840 <twi_init+0x68>)
  401812:	4806      	ldr	r0, [pc, #24]	; (40182c <twi_init+0x54>)
  401814:	4b0b      	ldr	r3, [pc, #44]	; (401844 <twi_init+0x6c>)
  401816:	4798      	blx	r3
  401818:	4603      	mov	r3, r0
  40181a:	75fb      	strb	r3, [r7, #23]
	return twi_flag;
  40181c:	7dfb      	ldrb	r3, [r7, #23]
}
  40181e:	4618      	mov	r0, r3
  401820:	371c      	adds	r7, #28
  401822:	46bd      	mov	sp, r7
  401824:	bd90      	pop	{r4, r7, pc}
  401826:	bf00      	nop
  401828:	00414718 	.word	0x00414718
  40182c:	40018000 	.word	0x40018000
  401830:	00402c31 	.word	0x00402c31
  401834:	20004528 	.word	0x20004528
  401838:	004067c5 	.word	0x004067c5
  40183c:	00400db1 	.word	0x00400db1
  401840:	00061a80 	.word	0x00061a80
  401844:	00405ead 	.word	0x00405ead

00401848 <imu_init>:

static uint8_t imu_init(IMU_Addr_Dev IMU_Dev){
  401848:	b580      	push	{r7, lr}
  40184a:	b084      	sub	sp, #16
  40184c:	af00      	add	r7, sp, #0
  40184e:	4603      	mov	r3, r0
  401850:	71fb      	strb	r3, [r7, #7]
	status_code_t result = STATUS_OK;	
  401852:	2300      	movs	r3, #0
  401854:	73fb      	strb	r3, [r7, #15]
	/*
	*	Define Sample Rate:
	*	Sample Rate = Gyroscope Output Rate/(1 + SMPLRT_DIV)
	*	Gyroscope Output Rate = 8 KHz
	*/
	result = imu_write(IMU_Dev, 0, IMU_SMPLRT_DIV);	//Sample Rate = 8 KHz
  401856:	79fb      	ldrb	r3, [r7, #7]
  401858:	2219      	movs	r2, #25
  40185a:	2100      	movs	r1, #0
  40185c:	4618      	mov	r0, r3
  40185e:	4b31      	ldr	r3, [pc, #196]	; (401924 <imu_init+0xdc>)
  401860:	4798      	blx	r3
  401862:	4603      	mov	r3, r0
  401864:	73fb      	strb	r3, [r7, #15]
	if (result != STATUS_OK) return result;
  401866:	f997 300f 	ldrsb.w	r3, [r7, #15]
  40186a:	2b00      	cmp	r3, #0
  40186c:	d001      	beq.n	401872 <imu_init+0x2a>
  40186e:	7bfb      	ldrb	r3, [r7, #15]
  401870:	e054      	b.n	40191c <imu_init+0xd4>
	*	EXT_SYNC_SET- External Frame Synchronication
	*	DLPF_CFG	- Digital Low Pass Filter
	*		Accel	- BW 260Hz / Delay: 0 ms
	*		Gyro	- BW 256Hz / Delay: 0.98 ms
	*/
	result = imu_write(IMU_Dev, 0, IMU_CONFIG);
  401872:	79fb      	ldrb	r3, [r7, #7]
  401874:	221a      	movs	r2, #26
  401876:	2100      	movs	r1, #0
  401878:	4618      	mov	r0, r3
  40187a:	4b2a      	ldr	r3, [pc, #168]	; (401924 <imu_init+0xdc>)
  40187c:	4798      	blx	r3
  40187e:	4603      	mov	r3, r0
  401880:	73fb      	strb	r3, [r7, #15]
	if (result != STATUS_OK) return result;
  401882:	f997 300f 	ldrsb.w	r3, [r7, #15]
  401886:	2b00      	cmp	r3, #0
  401888:	d001      	beq.n	40188e <imu_init+0x46>
  40188a:	7bfb      	ldrb	r3, [r7, #15]
  40188c:	e046      	b.n	40191c <imu_init+0xd4>
	
	/*
	*	FS_SEL	- Full Scale for Gyroscope
	*		FS_SEL: 0 = +-250 °/s
	*/
	result = imu_write(IMU_Dev, 0, IMU_GYRO_CONFIG);
  40188e:	79fb      	ldrb	r3, [r7, #7]
  401890:	221b      	movs	r2, #27
  401892:	2100      	movs	r1, #0
  401894:	4618      	mov	r0, r3
  401896:	4b23      	ldr	r3, [pc, #140]	; (401924 <imu_init+0xdc>)
  401898:	4798      	blx	r3
  40189a:	4603      	mov	r3, r0
  40189c:	73fb      	strb	r3, [r7, #15]
	if (result != STATUS_OK) return result;
  40189e:	f997 300f 	ldrsb.w	r3, [r7, #15]
  4018a2:	2b00      	cmp	r3, #0
  4018a4:	d001      	beq.n	4018aa <imu_init+0x62>
  4018a6:	7bfb      	ldrb	r3, [r7, #15]
  4018a8:	e038      	b.n	40191c <imu_init+0xd4>
	
	/*
	*	AFS_SEL	- Full Scale for Accelerometer
	*		AFS_SEL: 0 = +-2g
	*/
	result = imu_write(IMU_Dev, 0, IMU_ACCEL_CONFIG);
  4018aa:	79fb      	ldrb	r3, [r7, #7]
  4018ac:	221c      	movs	r2, #28
  4018ae:	2100      	movs	r1, #0
  4018b0:	4618      	mov	r0, r3
  4018b2:	4b1c      	ldr	r3, [pc, #112]	; (401924 <imu_init+0xdc>)
  4018b4:	4798      	blx	r3
  4018b6:	4603      	mov	r3, r0
  4018b8:	73fb      	strb	r3, [r7, #15]
	if (result != STATUS_OK) return result;
  4018ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
  4018be:	2b00      	cmp	r3, #0
  4018c0:	d001      	beq.n	4018c6 <imu_init+0x7e>
  4018c2:	7bfb      	ldrb	r3, [r7, #15]
  4018c4:	e02a      	b.n	40191c <imu_init+0xd4>
	
	/*
	*	Interrupt Enable
	*		All interrupt disable
	*/
	result = imu_write(IMU_Dev, 0, IMU_INT_ENABLE);
  4018c6:	79fb      	ldrb	r3, [r7, #7]
  4018c8:	2238      	movs	r2, #56	; 0x38
  4018ca:	2100      	movs	r1, #0
  4018cc:	4618      	mov	r0, r3
  4018ce:	4b15      	ldr	r3, [pc, #84]	; (401924 <imu_init+0xdc>)
  4018d0:	4798      	blx	r3
  4018d2:	4603      	mov	r3, r0
  4018d4:	73fb      	strb	r3, [r7, #15]
	if (result != STATUS_OK) return result;
  4018d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
  4018da:	2b00      	cmp	r3, #0
  4018dc:	d001      	beq.n	4018e2 <imu_init+0x9a>
  4018de:	7bfb      	ldrb	r3, [r7, #15]
  4018e0:	e01c      	b.n	40191c <imu_init+0xd4>
	
	result = imu_write(IMU_Dev, 0, IMU_USER_CTRL);
  4018e2:	79fb      	ldrb	r3, [r7, #7]
  4018e4:	226a      	movs	r2, #106	; 0x6a
  4018e6:	2100      	movs	r1, #0
  4018e8:	4618      	mov	r0, r3
  4018ea:	4b0e      	ldr	r3, [pc, #56]	; (401924 <imu_init+0xdc>)
  4018ec:	4798      	blx	r3
  4018ee:	4603      	mov	r3, r0
  4018f0:	73fb      	strb	r3, [r7, #15]
	if (result != STATUS_OK) return result;
  4018f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
  4018f6:	2b00      	cmp	r3, #0
  4018f8:	d001      	beq.n	4018fe <imu_init+0xb6>
  4018fa:	7bfb      	ldrb	r3, [r7, #15]
  4018fc:	e00e      	b.n	40191c <imu_init+0xd4>
	*		Disable Temperature sensor
	*		PLL with Z axis gyroscope reference
	*		Enable IMU
	*/
	//result = imu_write(IMU_Dev, 0x0B, IMU_PWR_MGMT_1);
	result = imu_write(IMU_Dev, 0, IMU_PWR_MGMT_1);
  4018fe:	79fb      	ldrb	r3, [r7, #7]
  401900:	226b      	movs	r2, #107	; 0x6b
  401902:	2100      	movs	r1, #0
  401904:	4618      	mov	r0, r3
  401906:	4b07      	ldr	r3, [pc, #28]	; (401924 <imu_init+0xdc>)
  401908:	4798      	blx	r3
  40190a:	4603      	mov	r3, r0
  40190c:	73fb      	strb	r3, [r7, #15]
	if (result != STATUS_OK) return result;
  40190e:	f997 300f 	ldrsb.w	r3, [r7, #15]
  401912:	2b00      	cmp	r3, #0
  401914:	d001      	beq.n	40191a <imu_init+0xd2>
  401916:	7bfb      	ldrb	r3, [r7, #15]
  401918:	e000      	b.n	40191c <imu_init+0xd4>
	
	return result;
  40191a:	7bfb      	ldrb	r3, [r7, #15]
}
  40191c:	4618      	mov	r0, r3
  40191e:	3710      	adds	r7, #16
  401920:	46bd      	mov	sp, r7
  401922:	bd80      	pop	{r7, pc}
  401924:	00401929 	.word	0x00401929

00401928 <imu_write>:

static status_code_t imu_write(IMU_Addr_Dev imu_addr, uint8_t value, IMU_Addr_Reg imu_reg){
  401928:	b590      	push	{r4, r7, lr}
  40192a:	b089      	sub	sp, #36	; 0x24
  40192c:	af00      	add	r7, sp, #0
  40192e:	4603      	mov	r3, r0
  401930:	71fb      	strb	r3, [r7, #7]
  401932:	460b      	mov	r3, r1
  401934:	71bb      	strb	r3, [r7, #6]
  401936:	4613      	mov	r3, r2
  401938:	717b      	strb	r3, [r7, #5]
	twi_packet_t tx = {
  40193a:	f107 0308 	add.w	r3, r7, #8
  40193e:	2200      	movs	r2, #0
  401940:	601a      	str	r2, [r3, #0]
  401942:	605a      	str	r2, [r3, #4]
  401944:	609a      	str	r2, [r3, #8]
  401946:	60da      	str	r2, [r3, #12]
  401948:	611a      	str	r2, [r3, #16]
  40194a:	797b      	ldrb	r3, [r7, #5]
  40194c:	723b      	strb	r3, [r7, #8]
  40194e:	2301      	movs	r3, #1
  401950:	60fb      	str	r3, [r7, #12]
  401952:	1dbb      	adds	r3, r7, #6
  401954:	613b      	str	r3, [r7, #16]
  401956:	2301      	movs	r3, #1
  401958:	617b      	str	r3, [r7, #20]
  40195a:	79fb      	ldrb	r3, [r7, #7]
  40195c:	763b      	strb	r3, [r7, #24]
		.buffer			= &value,
		.length			= 1,
		.chip			= ((uint8_t) imu_addr)
	};
	
	status_code_t result = STATUS_ERR_TIMEOUT;
  40195e:	2312      	movs	r3, #18
  401960:	77fb      	strb	r3, [r7, #31]
	
	result = freertos_twi_write_packet(freertos_twi, &tx, TWI_BLOCK_TIME);
  401962:	4b08      	ldr	r3, [pc, #32]	; (401984 <imu_write+0x5c>)
  401964:	6818      	ldr	r0, [r3, #0]
  401966:	f107 0108 	add.w	r1, r7, #8
  40196a:	2300      	movs	r3, #0
  40196c:	f04f 32ff 	mov.w	r2, #4294967295
  401970:	4c05      	ldr	r4, [pc, #20]	; (401988 <imu_write+0x60>)
  401972:	47a0      	blx	r4
  401974:	4603      	mov	r3, r0
  401976:	77fb      	strb	r3, [r7, #31]
	
	return result;
  401978:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
  40197c:	4618      	mov	r0, r3
  40197e:	3724      	adds	r7, #36	; 0x24
  401980:	46bd      	mov	sp, r7
  401982:	bd90      	pop	{r4, r7, pc}
  401984:	20004528 	.word	0x20004528
  401988:	00402db1 	.word	0x00402db1

0040198c <imu_read>:

static status_code_t imu_read (IMU_Addr_Dev imu_addr, uint8_t *value, IMU_Addr_Reg imu_reg, uint8_t len){
  40198c:	b590      	push	{r4, r7, lr}
  40198e:	b089      	sub	sp, #36	; 0x24
  401990:	af00      	add	r7, sp, #0
  401992:	6039      	str	r1, [r7, #0]
  401994:	4611      	mov	r1, r2
  401996:	461a      	mov	r2, r3
  401998:	4603      	mov	r3, r0
  40199a:	71fb      	strb	r3, [r7, #7]
  40199c:	460b      	mov	r3, r1
  40199e:	71bb      	strb	r3, [r7, #6]
  4019a0:	4613      	mov	r3, r2
  4019a2:	717b      	strb	r3, [r7, #5]
	twi_packet_t rx = {
  4019a4:	f107 0308 	add.w	r3, r7, #8
  4019a8:	2200      	movs	r2, #0
  4019aa:	601a      	str	r2, [r3, #0]
  4019ac:	605a      	str	r2, [r3, #4]
  4019ae:	609a      	str	r2, [r3, #8]
  4019b0:	60da      	str	r2, [r3, #12]
  4019b2:	611a      	str	r2, [r3, #16]
  4019b4:	79bb      	ldrb	r3, [r7, #6]
  4019b6:	723b      	strb	r3, [r7, #8]
  4019b8:	2301      	movs	r3, #1
  4019ba:	60fb      	str	r3, [r7, #12]
  4019bc:	683b      	ldr	r3, [r7, #0]
  4019be:	613b      	str	r3, [r7, #16]
  4019c0:	797b      	ldrb	r3, [r7, #5]
  4019c2:	617b      	str	r3, [r7, #20]
  4019c4:	79fb      	ldrb	r3, [r7, #7]
  4019c6:	763b      	strb	r3, [r7, #24]
		.buffer			= value,
		.length			= len,
		.chip			= ((uint8_t) imu_addr)
	};
	
	status_code_t result = STATUS_ERR_TIMEOUT;
  4019c8:	2312      	movs	r3, #18
  4019ca:	77fb      	strb	r3, [r7, #31]
	
	result = freertos_twi_read_packet(freertos_twi, &rx, TWI_BLOCK_TIME);
  4019cc:	4b08      	ldr	r3, [pc, #32]	; (4019f0 <imu_read+0x64>)
  4019ce:	6818      	ldr	r0, [r3, #0]
  4019d0:	f107 0108 	add.w	r1, r7, #8
  4019d4:	2300      	movs	r3, #0
  4019d6:	f04f 32ff 	mov.w	r2, #4294967295
  4019da:	4c06      	ldr	r4, [pc, #24]	; (4019f4 <imu_read+0x68>)
  4019dc:	47a0      	blx	r4
  4019de:	4603      	mov	r3, r0
  4019e0:	77fb      	strb	r3, [r7, #31]
	
	return result;
  4019e2:	f997 301f 	ldrsb.w	r3, [r7, #31]
  4019e6:	4618      	mov	r0, r3
  4019e8:	3724      	adds	r7, #36	; 0x24
  4019ea:	46bd      	mov	sp, r7
  4019ec:	bd90      	pop	{r4, r7, pc}
  4019ee:	bf00      	nop
  4019f0:	20004528 	.word	0x20004528
  4019f4:	00402ff5 	.word	0x00402ff5

004019f8 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  4019f8:	b480      	push	{r7}
  4019fa:	b083      	sub	sp, #12
  4019fc:	af00      	add	r7, sp, #0
  4019fe:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401a00:	687b      	ldr	r3, [r7, #4]
  401a02:	2b07      	cmp	r3, #7
  401a04:	d825      	bhi.n	401a52 <osc_get_rate+0x5a>
  401a06:	a201      	add	r2, pc, #4	; (adr r2, 401a0c <osc_get_rate+0x14>)
  401a08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401a0c:	00401a2d 	.word	0x00401a2d
  401a10:	00401a33 	.word	0x00401a33
  401a14:	00401a39 	.word	0x00401a39
  401a18:	00401a3f 	.word	0x00401a3f
  401a1c:	00401a43 	.word	0x00401a43
  401a20:	00401a47 	.word	0x00401a47
  401a24:	00401a4b 	.word	0x00401a4b
  401a28:	00401a4f 	.word	0x00401a4f
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  401a2c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401a30:	e010      	b.n	401a54 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  401a32:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401a36:	e00d      	b.n	401a54 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  401a38:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401a3c:	e00a      	b.n	401a54 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  401a3e:	4b08      	ldr	r3, [pc, #32]	; (401a60 <osc_get_rate+0x68>)
  401a40:	e008      	b.n	401a54 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  401a42:	4b08      	ldr	r3, [pc, #32]	; (401a64 <osc_get_rate+0x6c>)
  401a44:	e006      	b.n	401a54 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  401a46:	4b08      	ldr	r3, [pc, #32]	; (401a68 <osc_get_rate+0x70>)
  401a48:	e004      	b.n	401a54 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  401a4a:	4b07      	ldr	r3, [pc, #28]	; (401a68 <osc_get_rate+0x70>)
  401a4c:	e002      	b.n	401a54 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  401a4e:	4b06      	ldr	r3, [pc, #24]	; (401a68 <osc_get_rate+0x70>)
  401a50:	e000      	b.n	401a54 <osc_get_rate+0x5c>
	}

	return 0;
  401a52:	2300      	movs	r3, #0
}
  401a54:	4618      	mov	r0, r3
  401a56:	370c      	adds	r7, #12
  401a58:	46bd      	mov	sp, r7
  401a5a:	bc80      	pop	{r7}
  401a5c:	4770      	bx	lr
  401a5e:	bf00      	nop
  401a60:	003d0900 	.word	0x003d0900
  401a64:	007a1200 	.word	0x007a1200
  401a68:	00b71b00 	.word	0x00b71b00

00401a6c <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  401a6c:	b580      	push	{r7, lr}
  401a6e:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  401a70:	2006      	movs	r0, #6
  401a72:	4b03      	ldr	r3, [pc, #12]	; (401a80 <sysclk_get_main_hz+0x14>)
  401a74:	4798      	blx	r3
  401a76:	4603      	mov	r3, r0
  401a78:	00db      	lsls	r3, r3, #3
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  401a7a:	4618      	mov	r0, r3
  401a7c:	bd80      	pop	{r7, pc}
  401a7e:	bf00      	nop
  401a80:	004019f9 	.word	0x004019f9

00401a84 <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  401a84:	b580      	push	{r7, lr}
  401a86:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  401a88:	4b02      	ldr	r3, [pc, #8]	; (401a94 <sysclk_get_peripheral_hz+0x10>)
  401a8a:	4798      	blx	r3
  401a8c:	4603      	mov	r3, r0
  401a8e:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  401a90:	4618      	mov	r0, r3
  401a92:	bd80      	pop	{r7, pc}
  401a94:	00401a6d 	.word	0x00401a6d

00401a98 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  401a98:	b580      	push	{r7, lr}
  401a9a:	b082      	sub	sp, #8
  401a9c:	af00      	add	r7, sp, #0
  401a9e:	6078      	str	r0, [r7, #4]
  401aa0:	460b      	mov	r3, r1
  401aa2:	70fb      	strb	r3, [r7, #3]
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  401aa4:	687b      	ldr	r3, [r7, #4]
  401aa6:	4a20      	ldr	r2, [pc, #128]	; (401b28 <usart_serial_putchar+0x90>)
  401aa8:	4293      	cmp	r3, r2
  401aaa:	d10a      	bne.n	401ac2 <usart_serial_putchar+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  401aac:	bf00      	nop
  401aae:	78fb      	ldrb	r3, [r7, #3]
  401ab0:	4619      	mov	r1, r3
  401ab2:	6878      	ldr	r0, [r7, #4]
  401ab4:	4b1d      	ldr	r3, [pc, #116]	; (401b2c <usart_serial_putchar+0x94>)
  401ab6:	4798      	blx	r3
  401ab8:	4603      	mov	r3, r0
  401aba:	2b00      	cmp	r3, #0
  401abc:	d1f7      	bne.n	401aae <usart_serial_putchar+0x16>
		return 1;
  401abe:	2301      	movs	r3, #1
  401ac0:	e02d      	b.n	401b1e <usart_serial_putchar+0x86>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  401ac2:	687b      	ldr	r3, [r7, #4]
  401ac4:	4a1a      	ldr	r2, [pc, #104]	; (401b30 <usart_serial_putchar+0x98>)
  401ac6:	4293      	cmp	r3, r2
  401ac8:	d10a      	bne.n	401ae0 <usart_serial_putchar+0x48>
		while (uart_write((Uart*)p_usart, c)!=0);
  401aca:	bf00      	nop
  401acc:	78fb      	ldrb	r3, [r7, #3]
  401ace:	4619      	mov	r1, r3
  401ad0:	6878      	ldr	r0, [r7, #4]
  401ad2:	4b16      	ldr	r3, [pc, #88]	; (401b2c <usart_serial_putchar+0x94>)
  401ad4:	4798      	blx	r3
  401ad6:	4603      	mov	r3, r0
  401ad8:	2b00      	cmp	r3, #0
  401ada:	d1f7      	bne.n	401acc <usart_serial_putchar+0x34>
		return 1;
  401adc:	2301      	movs	r3, #1
  401ade:	e01e      	b.n	401b1e <usart_serial_putchar+0x86>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401ae0:	687b      	ldr	r3, [r7, #4]
  401ae2:	4a14      	ldr	r2, [pc, #80]	; (401b34 <usart_serial_putchar+0x9c>)
  401ae4:	4293      	cmp	r3, r2
  401ae6:	d10a      	bne.n	401afe <usart_serial_putchar+0x66>
		while (usart_write(p_usart, c)!=0);
  401ae8:	bf00      	nop
  401aea:	78fb      	ldrb	r3, [r7, #3]
  401aec:	4619      	mov	r1, r3
  401aee:	6878      	ldr	r0, [r7, #4]
  401af0:	4b11      	ldr	r3, [pc, #68]	; (401b38 <usart_serial_putchar+0xa0>)
  401af2:	4798      	blx	r3
  401af4:	4603      	mov	r3, r0
  401af6:	2b00      	cmp	r3, #0
  401af8:	d1f7      	bne.n	401aea <usart_serial_putchar+0x52>
		return 1;
  401afa:	2301      	movs	r3, #1
  401afc:	e00f      	b.n	401b1e <usart_serial_putchar+0x86>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401afe:	687b      	ldr	r3, [r7, #4]
  401b00:	4a0e      	ldr	r2, [pc, #56]	; (401b3c <usart_serial_putchar+0xa4>)
  401b02:	4293      	cmp	r3, r2
  401b04:	d10a      	bne.n	401b1c <usart_serial_putchar+0x84>
		while (usart_write(p_usart, c)!=0);
  401b06:	bf00      	nop
  401b08:	78fb      	ldrb	r3, [r7, #3]
  401b0a:	4619      	mov	r1, r3
  401b0c:	6878      	ldr	r0, [r7, #4]
  401b0e:	4b0a      	ldr	r3, [pc, #40]	; (401b38 <usart_serial_putchar+0xa0>)
  401b10:	4798      	blx	r3
  401b12:	4603      	mov	r3, r0
  401b14:	2b00      	cmp	r3, #0
  401b16:	d1f7      	bne.n	401b08 <usart_serial_putchar+0x70>
		return 1;
  401b18:	2301      	movs	r3, #1
  401b1a:	e000      	b.n	401b1e <usart_serial_putchar+0x86>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  401b1c:	2300      	movs	r3, #0
}
  401b1e:	4618      	mov	r0, r3
  401b20:	3708      	adds	r7, #8
  401b22:	46bd      	mov	sp, r7
  401b24:	bd80      	pop	{r7, pc}
  401b26:	bf00      	nop
  401b28:	400e0600 	.word	0x400e0600
  401b2c:	00406101 	.word	0x00406101
  401b30:	400e0800 	.word	0x400e0800
  401b34:	40024000 	.word	0x40024000
  401b38:	00406161 	.word	0x00406161
  401b3c:	40028000 	.word	0x40028000

00401b40 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  401b40:	b580      	push	{r7, lr}
  401b42:	b084      	sub	sp, #16
  401b44:	af00      	add	r7, sp, #0
  401b46:	6078      	str	r0, [r7, #4]
  401b48:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
  401b4a:	2300      	movs	r3, #0
  401b4c:	60fb      	str	r3, [r7, #12]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  401b4e:	687b      	ldr	r3, [r7, #4]
  401b50:	4a1f      	ldr	r2, [pc, #124]	; (401bd0 <usart_serial_getchar+0x90>)
  401b52:	4293      	cmp	r3, r2
  401b54:	d107      	bne.n	401b66 <usart_serial_getchar+0x26>
		while (uart_read((Uart*)p_usart, data));
  401b56:	bf00      	nop
  401b58:	6839      	ldr	r1, [r7, #0]
  401b5a:	6878      	ldr	r0, [r7, #4]
  401b5c:	4b1d      	ldr	r3, [pc, #116]	; (401bd4 <usart_serial_getchar+0x94>)
  401b5e:	4798      	blx	r3
  401b60:	4603      	mov	r3, r0
  401b62:	2b00      	cmp	r3, #0
  401b64:	d1f8      	bne.n	401b58 <usart_serial_getchar+0x18>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  401b66:	687b      	ldr	r3, [r7, #4]
  401b68:	4a1b      	ldr	r2, [pc, #108]	; (401bd8 <usart_serial_getchar+0x98>)
  401b6a:	4293      	cmp	r3, r2
  401b6c:	d107      	bne.n	401b7e <usart_serial_getchar+0x3e>
		while (uart_read((Uart*)p_usart, data));
  401b6e:	bf00      	nop
  401b70:	6839      	ldr	r1, [r7, #0]
  401b72:	6878      	ldr	r0, [r7, #4]
  401b74:	4b17      	ldr	r3, [pc, #92]	; (401bd4 <usart_serial_getchar+0x94>)
  401b76:	4798      	blx	r3
  401b78:	4603      	mov	r3, r0
  401b7a:	2b00      	cmp	r3, #0
  401b7c:	d1f8      	bne.n	401b70 <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401b7e:	687b      	ldr	r3, [r7, #4]
  401b80:	4a16      	ldr	r2, [pc, #88]	; (401bdc <usart_serial_getchar+0x9c>)
  401b82:	4293      	cmp	r3, r2
  401b84:	d10d      	bne.n	401ba2 <usart_serial_getchar+0x62>
		while (usart_read(p_usart, &val));
  401b86:	bf00      	nop
  401b88:	f107 030c 	add.w	r3, r7, #12
  401b8c:	4619      	mov	r1, r3
  401b8e:	6878      	ldr	r0, [r7, #4]
  401b90:	4b13      	ldr	r3, [pc, #76]	; (401be0 <usart_serial_getchar+0xa0>)
  401b92:	4798      	blx	r3
  401b94:	4603      	mov	r3, r0
  401b96:	2b00      	cmp	r3, #0
  401b98:	d1f6      	bne.n	401b88 <usart_serial_getchar+0x48>
		*data = (uint8_t)(val & 0xFF);
  401b9a:	68fb      	ldr	r3, [r7, #12]
  401b9c:	b2da      	uxtb	r2, r3
  401b9e:	683b      	ldr	r3, [r7, #0]
  401ba0:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401ba2:	687b      	ldr	r3, [r7, #4]
  401ba4:	4a0f      	ldr	r2, [pc, #60]	; (401be4 <usart_serial_getchar+0xa4>)
  401ba6:	4293      	cmp	r3, r2
  401ba8:	d10d      	bne.n	401bc6 <usart_serial_getchar+0x86>
		while (usart_read(p_usart, &val));
  401baa:	bf00      	nop
  401bac:	f107 030c 	add.w	r3, r7, #12
  401bb0:	4619      	mov	r1, r3
  401bb2:	6878      	ldr	r0, [r7, #4]
  401bb4:	4b0a      	ldr	r3, [pc, #40]	; (401be0 <usart_serial_getchar+0xa0>)
  401bb6:	4798      	blx	r3
  401bb8:	4603      	mov	r3, r0
  401bba:	2b00      	cmp	r3, #0
  401bbc:	d1f6      	bne.n	401bac <usart_serial_getchar+0x6c>
		*data = (uint8_t)(val & 0xFF);
  401bbe:	68fb      	ldr	r3, [r7, #12]
  401bc0:	b2da      	uxtb	r2, r3
  401bc2:	683b      	ldr	r3, [r7, #0]
  401bc4:	701a      	strb	r2, [r3, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  401bc6:	bf00      	nop
  401bc8:	3710      	adds	r7, #16
  401bca:	46bd      	mov	sp, r7
  401bcc:	bd80      	pop	{r7, pc}
  401bce:	bf00      	nop
  401bd0:	400e0600 	.word	0x400e0600
  401bd4:	00406131 	.word	0x00406131
  401bd8:	400e0800 	.word	0x400e0800
  401bdc:	40024000 	.word	0x40024000
  401be0:	00406191 	.word	0x00406191
  401be4:	40028000 	.word	0x40028000

00401be8 <send_uart>:
freertos_uart_if freertos_uart;

uint8_t recBuf[50];
uint32_t sizeRecBuf = sizeof(recBuf);

status_code_t send_uart(char * buf, size_t len){
  401be8:	b590      	push	{r4, r7, lr}
  401bea:	b087      	sub	sp, #28
  401bec:	af02      	add	r7, sp, #8
  401bee:	6078      	str	r0, [r7, #4]
  401bf0:	6039      	str	r1, [r7, #0]
	status_code_t status = ERR_ABORTED;
  401bf2:	23f1      	movs	r3, #241	; 0xf1
  401bf4:	73fb      	strb	r3, [r7, #15]
	
	status = freertos_uart_write_packet(freertos_uart, (const uint8_t *) buf, len, UART_WAIT);
  401bf6:	4b09      	ldr	r3, [pc, #36]	; (401c1c <send_uart+0x34>)
  401bf8:	6818      	ldr	r0, [r3, #0]
  401bfa:	2300      	movs	r3, #0
  401bfc:	9300      	str	r3, [sp, #0]
  401bfe:	f04f 33ff 	mov.w	r3, #4294967295
  401c02:	683a      	ldr	r2, [r7, #0]
  401c04:	6879      	ldr	r1, [r7, #4]
  401c06:	4c06      	ldr	r4, [pc, #24]	; (401c20 <send_uart+0x38>)
  401c08:	47a0      	blx	r4
  401c0a:	4603      	mov	r3, r0
  401c0c:	73fb      	strb	r3, [r7, #15]
	
	return status;
  401c0e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
  401c12:	4618      	mov	r0, r3
  401c14:	3714      	adds	r7, #20
  401c16:	46bd      	mov	sp, r7
  401c18:	bd90      	pop	{r4, r7, pc}
  401c1a:	bf00      	nop
  401c1c:	20004560 	.word	0x20004560
  401c20:	004038bd 	.word	0x004038bd

00401c24 <read_uart>:

uint32_t read_uart(char *buf, uint32_t len){
  401c24:	b590      	push	{r4, r7, lr}
  401c26:	b085      	sub	sp, #20
  401c28:	af00      	add	r7, sp, #0
  401c2a:	6078      	str	r0, [r7, #4]
  401c2c:	6039      	str	r1, [r7, #0]
	uint32_t size = 0;
  401c2e:	2300      	movs	r3, #0
  401c30:	60fb      	str	r3, [r7, #12]
	
	size = freertos_uart_serial_read_packet(freertos_uart,
  401c32:	4b07      	ldr	r3, [pc, #28]	; (401c50 <read_uart+0x2c>)
  401c34:	6818      	ldr	r0, [r3, #0]
  401c36:	f04f 33ff 	mov.w	r3, #4294967295
  401c3a:	683a      	ldr	r2, [r7, #0]
  401c3c:	6879      	ldr	r1, [r7, #4]
  401c3e:	4c05      	ldr	r4, [pc, #20]	; (401c54 <read_uart+0x30>)
  401c40:	47a0      	blx	r4
  401c42:	60f8      	str	r0, [r7, #12]
											(uint8_t *) buf,
											len,
											UART_WAIT);

	return size;
  401c44:	68fb      	ldr	r3, [r7, #12]
}
  401c46:	4618      	mov	r0, r3
  401c48:	3714      	adds	r7, #20
  401c4a:	46bd      	mov	sp, r7
  401c4c:	bd90      	pop	{r4, r7, pc}
  401c4e:	bf00      	nop
  401c50:	20004560 	.word	0x20004560
  401c54:	00403971 	.word	0x00403971

00401c58 <printf_mux>:

status_code_t printf_mux( const char * format, ... ){
  401c58:	b40f      	push	{r0, r1, r2, r3}
  401c5a:	b580      	push	{r7, lr}
  401c5c:	b084      	sub	sp, #16
  401c5e:	af00      	add	r7, sp, #0
	status_code_t status = ERR_ABORTED;
  401c60:	23f1      	movs	r3, #241	; 0xf1
  401c62:	73fb      	strb	r3, [r7, #15]
	//char buffer[128];
	char *buffer = (char *)pvPortMalloc( sizeof(char) * BUFFER_SIZE );
  401c64:	f240 4004 	movw	r0, #1028	; 0x404
  401c68:	4b10      	ldr	r3, [pc, #64]	; (401cac <printf_mux+0x54>)
  401c6a:	4798      	blx	r3
  401c6c:	60b8      	str	r0, [r7, #8]
	uint32_t n = 0;
  401c6e:	2300      	movs	r3, #0
  401c70:	607b      	str	r3, [r7, #4]
	va_list(args);
	va_start(args, format);
  401c72:	f107 031c 	add.w	r3, r7, #28
  401c76:	603b      	str	r3, [r7, #0]
	n = vsprintf(buffer, format, args);
  401c78:	683a      	ldr	r2, [r7, #0]
  401c7a:	69b9      	ldr	r1, [r7, #24]
  401c7c:	68b8      	ldr	r0, [r7, #8]
  401c7e:	4b0c      	ldr	r3, [pc, #48]	; (401cb0 <printf_mux+0x58>)
  401c80:	4798      	blx	r3
  401c82:	4603      	mov	r3, r0
  401c84:	607b      	str	r3, [r7, #4]
	status = send_uart(buffer, n);
  401c86:	6879      	ldr	r1, [r7, #4]
  401c88:	68b8      	ldr	r0, [r7, #8]
  401c8a:	4b0a      	ldr	r3, [pc, #40]	; (401cb4 <printf_mux+0x5c>)
  401c8c:	4798      	blx	r3
  401c8e:	4603      	mov	r3, r0
  401c90:	73fb      	strb	r3, [r7, #15]
	//status = freertos_uart_write_packet(freertos_uart, buffer, n, UART_WAIT);
	va_end(args);
	vPortFree(buffer);
  401c92:	68b8      	ldr	r0, [r7, #8]
  401c94:	4b08      	ldr	r3, [pc, #32]	; (401cb8 <printf_mux+0x60>)
  401c96:	4798      	blx	r3
	return status;
  401c98:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
  401c9c:	4618      	mov	r0, r3
  401c9e:	3710      	adds	r7, #16
  401ca0:	46bd      	mov	sp, r7
  401ca2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
  401ca6:	b004      	add	sp, #16
  401ca8:	4770      	bx	lr
  401caa:	bf00      	nop
  401cac:	00406885 	.word	0x00406885
  401cb0:	00410589 	.word	0x00410589
  401cb4:	00401be9 	.word	0x00401be9
  401cb8:	00406991 	.word	0x00406991

00401cbc <configure_console>:

/**
 * \brief Configure the console UART.
 */
void configure_console(void){
  401cbc:	b580      	push	{r7, lr}
  401cbe:	b088      	sub	sp, #32
  401cc0:	af00      	add	r7, sp, #0
		.charlength = CONF_UART_CHAR_LENGTH,
		.stopbits = CONF_UART_STOP_BITS,
		.paritytype = CONF_UART_PARITY,
	};*/
	
	freertos_peripheral_options_t driver_options = {
  401cc2:	4b21      	ldr	r3, [pc, #132]	; (401d48 <configure_console+0x8c>)
  401cc4:	613b      	str	r3, [r7, #16]
  401cc6:	4b21      	ldr	r3, [pc, #132]	; (401d4c <configure_console+0x90>)
  401cc8:	681b      	ldr	r3, [r3, #0]
  401cca:	617b      	str	r3, [r7, #20]
  401ccc:	230a      	movs	r3, #10
  401cce:	61bb      	str	r3, [r7, #24]
  401cd0:	2301      	movs	r3, #1
  401cd2:	773b      	strb	r3, [r7, #28]
  401cd4:	2303      	movs	r3, #3
  401cd6:	777b      	strb	r3, [r7, #29]
		UART_RS232,
		(USE_TX_ACCESS_MUTEX | USE_RX_ACCESS_MUTEX)
	};
	
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  401cd8:	4b1d      	ldr	r3, [pc, #116]	; (401d50 <configure_console+0x94>)
  401cda:	4798      	blx	r3
  401cdc:	4603      	mov	r3, r0
  401cde:	607b      	str	r3, [r7, #4]
	uart_settings.ul_baudrate = CONF_UART_BAUDRATE;
  401ce0:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  401ce4:	60bb      	str	r3, [r7, #8]
	uart_settings.ul_mode = UART_MR_PAR_NO;
  401ce6:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401cea:	60fb      	str	r3, [r7, #12]

	/* Configure console UART. */
	stdio_base = (void *)CONF_UART;
  401cec:	4b19      	ldr	r3, [pc, #100]	; (401d54 <configure_console+0x98>)
  401cee:	4a1a      	ldr	r2, [pc, #104]	; (401d58 <configure_console+0x9c>)
  401cf0:	601a      	str	r2, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  401cf2:	4b1a      	ldr	r3, [pc, #104]	; (401d5c <configure_console+0xa0>)
  401cf4:	4a1a      	ldr	r2, [pc, #104]	; (401d60 <configure_console+0xa4>)
  401cf6:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  401cf8:	4b1a      	ldr	r3, [pc, #104]	; (401d64 <configure_console+0xa8>)
  401cfa:	4a1b      	ldr	r2, [pc, #108]	; (401d68 <configure_console+0xac>)
  401cfc:	601a      	str	r2, [r3, #0]
	setbuf(stdout, NULL);
  401cfe:	4b1b      	ldr	r3, [pc, #108]	; (401d6c <configure_console+0xb0>)
  401d00:	681b      	ldr	r3, [r3, #0]
  401d02:	689b      	ldr	r3, [r3, #8]
  401d04:	2100      	movs	r1, #0
  401d06:	4618      	mov	r0, r3
  401d08:	4b19      	ldr	r3, [pc, #100]	; (401d70 <configure_console+0xb4>)
  401d0a:	4798      	blx	r3
	setbuf(stdin, NULL);
  401d0c:	4b17      	ldr	r3, [pc, #92]	; (401d6c <configure_console+0xb0>)
  401d0e:	681b      	ldr	r3, [r3, #0]
  401d10:	685b      	ldr	r3, [r3, #4]
  401d12:	2100      	movs	r1, #0
  401d14:	4618      	mov	r0, r3
  401d16:	4b16      	ldr	r3, [pc, #88]	; (401d70 <configure_console+0xb4>)
  401d18:	4798      	blx	r3
	
	freertos_uart = freertos_uart_serial_init(UART0, 
  401d1a:	f107 0210 	add.w	r2, r7, #16
  401d1e:	1d3b      	adds	r3, r7, #4
  401d20:	4619      	mov	r1, r3
  401d22:	480d      	ldr	r0, [pc, #52]	; (401d58 <configure_console+0x9c>)
  401d24:	4b13      	ldr	r3, [pc, #76]	; (401d74 <configure_console+0xb8>)
  401d26:	4798      	blx	r3
  401d28:	4602      	mov	r2, r0
  401d2a:	4b13      	ldr	r3, [pc, #76]	; (401d78 <configure_console+0xbc>)
  401d2c:	601a      	str	r2, [r3, #0]
											&uart_settings, 
											&driver_options);
	configASSERT(freertos_uart);
  401d2e:	4b12      	ldr	r3, [pc, #72]	; (401d78 <configure_console+0xbc>)
  401d30:	681b      	ldr	r3, [r3, #0]
  401d32:	2b00      	cmp	r3, #0
  401d34:	d103      	bne.n	401d3e <configure_console+0x82>
  401d36:	4b11      	ldr	r3, [pc, #68]	; (401d7c <configure_console+0xc0>)
  401d38:	4798      	blx	r3
  401d3a:	bf00      	nop
  401d3c:	e7fd      	b.n	401d3a <configure_console+0x7e>
  401d3e:	bf00      	nop
  401d40:	3720      	adds	r7, #32
  401d42:	46bd      	mov	sp, r7
  401d44:	bd80      	pop	{r7, pc}
  401d46:	bf00      	nop
  401d48:	2000452c 	.word	0x2000452c
  401d4c:	20000190 	.word	0x20000190
  401d50:	00401a85 	.word	0x00401a85
  401d54:	20004580 	.word	0x20004580
  401d58:	400e0600 	.word	0x400e0600
  401d5c:	2000457c 	.word	0x2000457c
  401d60:	00401a99 	.word	0x00401a99
  401d64:	20004578 	.word	0x20004578
  401d68:	00401b41 	.word	0x00401b41
  401d6c:	200005e0 	.word	0x200005e0
  401d70:	0040c3c5 	.word	0x0040c3c5
  401d74:	004035ed 	.word	0x004035ed
  401d78:	20004560 	.word	0x20004560
  401d7c:	004067c5 	.word	0x004067c5

00401d80 <SPI_Handler>:
struct ili9225_opt_t g_ili9225_display_opt;
/**
 * \brief Override SPI handler.
 */
void SPI_Handler(void)
{
  401d80:	b580      	push	{r7, lr}
  401d82:	af00      	add	r7, sp, #0
	ili9225_spi_handler();
  401d84:	4b01      	ldr	r3, [pc, #4]	; (401d8c <SPI_Handler+0xc>)
  401d86:	4798      	blx	r3
}
  401d88:	bf00      	nop
  401d8a:	bd80      	pop	{r7, pc}
  401d8c:	00404b51 	.word	0x00404b51

00401d90 <config_lcd>:

void config_lcd(void){
  401d90:	b580      	push	{r7, lr}
  401d92:	af00      	add	r7, sp, #0
	
	/* Initialize display parameter */
	g_ili9225_display_opt.ul_width = ILI9225_LCD_WIDTH;
  401d94:	4b0e      	ldr	r3, [pc, #56]	; (401dd0 <config_lcd+0x40>)
  401d96:	22b0      	movs	r2, #176	; 0xb0
  401d98:	601a      	str	r2, [r3, #0]
	g_ili9225_display_opt.ul_height = ILI9225_LCD_HEIGHT;
  401d9a:	4b0d      	ldr	r3, [pc, #52]	; (401dd0 <config_lcd+0x40>)
  401d9c:	22dc      	movs	r2, #220	; 0xdc
  401d9e:	605a      	str	r2, [r3, #4]
	g_ili9225_display_opt.foreground_color = COLOR_BLACK;
  401da0:	4b0b      	ldr	r3, [pc, #44]	; (401dd0 <config_lcd+0x40>)
  401da2:	2200      	movs	r2, #0
  401da4:	609a      	str	r2, [r3, #8]
	g_ili9225_display_opt.background_color = COLOR_WHITE;
  401da6:	4b0a      	ldr	r3, [pc, #40]	; (401dd0 <config_lcd+0x40>)
  401da8:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
  401dac:	60da      	str	r2, [r3, #12]

	/* Switch off backlight */
	aat31xx_disable_backlight();
  401dae:	4b09      	ldr	r3, [pc, #36]	; (401dd4 <config_lcd+0x44>)
  401db0:	4798      	blx	r3

	/* Initialize LCD */
	ili9225_init(&g_ili9225_display_opt);
  401db2:	4807      	ldr	r0, [pc, #28]	; (401dd0 <config_lcd+0x40>)
  401db4:	4b08      	ldr	r3, [pc, #32]	; (401dd8 <config_lcd+0x48>)
  401db6:	4798      	blx	r3

	/* Set backlight level */
	aat31xx_set_backlight(AAT31XX_AVG_BACKLIGHT_LEVEL);
  401db8:	2008      	movs	r0, #8
  401dba:	4b08      	ldr	r3, [pc, #32]	; (401ddc <config_lcd+0x4c>)
  401dbc:	4798      	blx	r3

	/* Turn on LCD */
	ili9225_display_on();
  401dbe:	4b08      	ldr	r3, [pc, #32]	; (401de0 <config_lcd+0x50>)
  401dc0:	4798      	blx	r3
	
	/* Draw filled rectangle with white color */
	ili9225_fill( (ili9225_color_t) COLOR_WHITE);
  401dc2:	f64f 70ff 	movw	r0, #65535	; 0xffff
  401dc6:	4b07      	ldr	r3, [pc, #28]	; (401de4 <config_lcd+0x54>)
  401dc8:	4798      	blx	r3
}
  401dca:	bf00      	nop
  401dcc:	bd80      	pop	{r7, pc}
  401dce:	bf00      	nop
  401dd0:	20004568 	.word	0x20004568
  401dd4:	00404521 	.word	0x00404521
  401dd8:	0040490d 	.word	0x0040490d
  401ddc:	00404495 	.word	0x00404495
  401de0:	00404b85 	.word	0x00404b85
  401de4:	00404c15 	.word	0x00404c15

00401de8 <LCDTask>:

void LCDTask(void *pvParameters){
  401de8:	b5f0      	push	{r4, r5, r6, r7, lr}
  401dea:	b0a5      	sub	sp, #148	; 0x94
  401dec:	af04      	add	r7, sp, #16
  401dee:	6078      	str	r0, [r7, #4]
	UNUSED(pvParameters);
	
	config_lcd();
  401df0:	4b67      	ldr	r3, [pc, #412]	; (401f90 <LCDTask+0x1a8>)
  401df2:	4798      	blx	r3
	
	double lcd_acel[3];
	double lcd_angle[3];
	double lcd_gyro[3];
	char lcd_buf[40];
	uint8_t i = 0;
  401df4:	2300      	movs	r3, #0
  401df6:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
	signed portBASE_TYPE statusQueue;
	
	ili9225_set_foreground_color(COLOR_BLACK);
  401dfa:	2000      	movs	r0, #0
  401dfc:	4b65      	ldr	r3, [pc, #404]	; (401f94 <LCDTask+0x1ac>)
  401dfe:	4798      	blx	r3
	ili9225_draw_string(5,10, (uint8_t *)"IMU FreeRTOS");
  401e00:	4a65      	ldr	r2, [pc, #404]	; (401f98 <LCDTask+0x1b0>)
  401e02:	210a      	movs	r1, #10
  401e04:	2005      	movs	r0, #5
  401e06:	4b65      	ldr	r3, [pc, #404]	; (401f9c <LCDTask+0x1b4>)
  401e08:	4798      	blx	r3
	
	for (;;){
		vTaskDelay(TASK_DELAY);
  401e0a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
  401e0e:	4b64      	ldr	r3, [pc, #400]	; (401fa0 <LCDTask+0x1b8>)
  401e10:	4798      	blx	r3
		
		memset(lcd_acel, 0, sizeof(lcd_acel));
  401e12:	f107 0360 	add.w	r3, r7, #96	; 0x60
  401e16:	2218      	movs	r2, #24
  401e18:	2100      	movs	r1, #0
  401e1a:	4618      	mov	r0, r3
  401e1c:	4b61      	ldr	r3, [pc, #388]	; (401fa4 <LCDTask+0x1bc>)
  401e1e:	4798      	blx	r3
		for (i = 0; i < NUM_AXIS; i++){
  401e20:	2300      	movs	r3, #0
  401e22:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  401e26:	e01b      	b.n	401e60 <LCDTask+0x78>
			statusQueue = xQueuePeek(xQueueAcel[i], &(lcd_acel[i]),LCD_WAIT);
  401e28:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
  401e2c:	4a5e      	ldr	r2, [pc, #376]	; (401fa8 <LCDTask+0x1c0>)
  401e2e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
  401e32:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
  401e36:	f107 0260 	add.w	r2, r7, #96	; 0x60
  401e3a:	00db      	lsls	r3, r3, #3
  401e3c:	18d1      	adds	r1, r2, r3
  401e3e:	2301      	movs	r3, #1
  401e40:	f04f 32ff 	mov.w	r2, #4294967295
  401e44:	4c59      	ldr	r4, [pc, #356]	; (401fac <LCDTask+0x1c4>)
  401e46:	47a0      	blx	r4
  401e48:	67b8      	str	r0, [r7, #120]	; 0x78
			if (statusQueue != pdPASS) vTaskDelete(NULL);
  401e4a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  401e4c:	2b01      	cmp	r3, #1
  401e4e:	d002      	beq.n	401e56 <LCDTask+0x6e>
  401e50:	2000      	movs	r0, #0
  401e52:	4b57      	ldr	r3, [pc, #348]	; (401fb0 <LCDTask+0x1c8>)
  401e54:	4798      	blx	r3
	
	for (;;){
		vTaskDelay(TASK_DELAY);
		
		memset(lcd_acel, 0, sizeof(lcd_acel));
		for (i = 0; i < NUM_AXIS; i++){
  401e56:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
  401e5a:	3301      	adds	r3, #1
  401e5c:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  401e60:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
  401e64:	2b02      	cmp	r3, #2
  401e66:	d9df      	bls.n	401e28 <LCDTask+0x40>
			statusQueue = xQueuePeek(xQueueAcel[i], &(lcd_acel[i]),LCD_WAIT);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		memset(lcd_angle, 0, sizeof(lcd_angle));
  401e68:	f107 0348 	add.w	r3, r7, #72	; 0x48
  401e6c:	2218      	movs	r2, #24
  401e6e:	2100      	movs	r1, #0
  401e70:	4618      	mov	r0, r3
  401e72:	4b4c      	ldr	r3, [pc, #304]	; (401fa4 <LCDTask+0x1bc>)
  401e74:	4798      	blx	r3
		for (i = 0; i < NUM_AXIS; i++){
  401e76:	2300      	movs	r3, #0
  401e78:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  401e7c:	e01b      	b.n	401eb6 <LCDTask+0xce>
			statusQueue = xQueuePeek(xQueueAngle[i], &(lcd_angle[i]),LCD_WAIT);
  401e7e:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
  401e82:	4a4c      	ldr	r2, [pc, #304]	; (401fb4 <LCDTask+0x1cc>)
  401e84:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
  401e88:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
  401e8c:	f107 0248 	add.w	r2, r7, #72	; 0x48
  401e90:	00db      	lsls	r3, r3, #3
  401e92:	18d1      	adds	r1, r2, r3
  401e94:	2301      	movs	r3, #1
  401e96:	f04f 32ff 	mov.w	r2, #4294967295
  401e9a:	4c44      	ldr	r4, [pc, #272]	; (401fac <LCDTask+0x1c4>)
  401e9c:	47a0      	blx	r4
  401e9e:	67b8      	str	r0, [r7, #120]	; 0x78
			if (statusQueue != pdPASS) vTaskDelete(NULL);
  401ea0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  401ea2:	2b01      	cmp	r3, #1
  401ea4:	d002      	beq.n	401eac <LCDTask+0xc4>
  401ea6:	2000      	movs	r0, #0
  401ea8:	4b41      	ldr	r3, [pc, #260]	; (401fb0 <LCDTask+0x1c8>)
  401eaa:	4798      	blx	r3
			statusQueue = xQueuePeek(xQueueAcel[i], &(lcd_acel[i]),LCD_WAIT);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		memset(lcd_angle, 0, sizeof(lcd_angle));
		for (i = 0; i < NUM_AXIS; i++){
  401eac:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
  401eb0:	3301      	adds	r3, #1
  401eb2:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  401eb6:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
  401eba:	2b02      	cmp	r3, #2
  401ebc:	d9df      	bls.n	401e7e <LCDTask+0x96>
			statusQueue = xQueuePeek(xQueueAngle[i], &(lcd_angle[i]),LCD_WAIT);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		memset(lcd_gyro, 0, sizeof(lcd_gyro));
  401ebe:	f107 0330 	add.w	r3, r7, #48	; 0x30
  401ec2:	2218      	movs	r2, #24
  401ec4:	2100      	movs	r1, #0
  401ec6:	4618      	mov	r0, r3
  401ec8:	4b36      	ldr	r3, [pc, #216]	; (401fa4 <LCDTask+0x1bc>)
  401eca:	4798      	blx	r3
		for (i = 0; i < NUM_AXIS; i++){
  401ecc:	2300      	movs	r3, #0
  401ece:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  401ed2:	e01b      	b.n	401f0c <LCDTask+0x124>
			statusQueue = xQueuePeek(xQueueGyro[i], &(lcd_gyro[i]),LCD_WAIT);
  401ed4:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
  401ed8:	4a37      	ldr	r2, [pc, #220]	; (401fb8 <LCDTask+0x1d0>)
  401eda:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
  401ede:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
  401ee2:	f107 0230 	add.w	r2, r7, #48	; 0x30
  401ee6:	00db      	lsls	r3, r3, #3
  401ee8:	18d1      	adds	r1, r2, r3
  401eea:	2301      	movs	r3, #1
  401eec:	f04f 32ff 	mov.w	r2, #4294967295
  401ef0:	4c2e      	ldr	r4, [pc, #184]	; (401fac <LCDTask+0x1c4>)
  401ef2:	47a0      	blx	r4
  401ef4:	67b8      	str	r0, [r7, #120]	; 0x78
			if (statusQueue != pdPASS) vTaskDelete(NULL);
  401ef6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  401ef8:	2b01      	cmp	r3, #1
  401efa:	d002      	beq.n	401f02 <LCDTask+0x11a>
  401efc:	2000      	movs	r0, #0
  401efe:	4b2c      	ldr	r3, [pc, #176]	; (401fb0 <LCDTask+0x1c8>)
  401f00:	4798      	blx	r3
			statusQueue = xQueuePeek(xQueueAngle[i], &(lcd_angle[i]),LCD_WAIT);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		memset(lcd_gyro, 0, sizeof(lcd_gyro));
		for (i = 0; i < NUM_AXIS; i++){
  401f02:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
  401f06:	3301      	adds	r3, #1
  401f08:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  401f0c:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
  401f10:	2b02      	cmp	r3, #2
  401f12:	d9df      	bls.n	401ed4 <LCDTask+0xec>
			statusQueue = xQueuePeek(xQueueGyro[i], &(lcd_gyro[i]),LCD_WAIT);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		ili9225_set_foreground_color(COLOR_WHITE);
  401f14:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  401f18:	4b1e      	ldr	r3, [pc, #120]	; (401f94 <LCDTask+0x1ac>)
  401f1a:	4798      	blx	r3
		ili9225_draw_filled_rectangle(0,30,ILI9225_LCD_WIDTH,ILI9225_LCD_HEIGHT);
  401f1c:	23dc      	movs	r3, #220	; 0xdc
  401f1e:	22b0      	movs	r2, #176	; 0xb0
  401f20:	211e      	movs	r1, #30
  401f22:	2000      	movs	r0, #0
  401f24:	4c25      	ldr	r4, [pc, #148]	; (401fbc <LCDTask+0x1d4>)
  401f26:	47a0      	blx	r4
		
		ili9225_set_foreground_color(COLOR_BLACK);
  401f28:	2000      	movs	r0, #0
  401f2a:	4b1a      	ldr	r3, [pc, #104]	; (401f94 <LCDTask+0x1ac>)
  401f2c:	4798      	blx	r3
		sprintf(lcd_buf, "Acel:\nX=%0.3f mG\nY=%0.3f mG\nGyro:\n%0.3f Graus/s", lcd_acel[0], lcd_acel[1],lcd_gyro[2]);
  401f2e:	e9d7 5618 	ldrd	r5, r6, [r7, #96]	; 0x60
  401f32:	e9d7 341a 	ldrd	r3, r4, [r7, #104]	; 0x68
  401f36:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
  401f3a:	f107 0008 	add.w	r0, r7, #8
  401f3e:	e9cd 1202 	strd	r1, r2, [sp, #8]
  401f42:	e9cd 3400 	strd	r3, r4, [sp]
  401f46:	462a      	mov	r2, r5
  401f48:	4633      	mov	r3, r6
  401f4a:	491d      	ldr	r1, [pc, #116]	; (401fc0 <LCDTask+0x1d8>)
  401f4c:	4c1d      	ldr	r4, [pc, #116]	; (401fc4 <LCDTask+0x1dc>)
  401f4e:	47a0      	blx	r4
		ili9225_draw_string(5,30, (uint8_t *)lcd_buf);
  401f50:	f107 0308 	add.w	r3, r7, #8
  401f54:	461a      	mov	r2, r3
  401f56:	211e      	movs	r1, #30
  401f58:	2005      	movs	r0, #5
  401f5a:	4b10      	ldr	r3, [pc, #64]	; (401f9c <LCDTask+0x1b4>)
  401f5c:	4798      	blx	r3
		sprintf(lcd_buf, "Angle Pure:\n%0.3f Graus\nAngle Comp.:\n%0.3f Graus\nAngle Kalman:\n%0.3f Graus", lcd_angle[0], lcd_angle[1],lcd_angle[2]);
  401f5e:	e9d7 5612 	ldrd	r5, r6, [r7, #72]	; 0x48
  401f62:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
  401f66:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
  401f6a:	f107 0008 	add.w	r0, r7, #8
  401f6e:	e9cd 1202 	strd	r1, r2, [sp, #8]
  401f72:	e9cd 3400 	strd	r3, r4, [sp]
  401f76:	462a      	mov	r2, r5
  401f78:	4633      	mov	r3, r6
  401f7a:	4913      	ldr	r1, [pc, #76]	; (401fc8 <LCDTask+0x1e0>)
  401f7c:	4c11      	ldr	r4, [pc, #68]	; (401fc4 <LCDTask+0x1dc>)
  401f7e:	47a0      	blx	r4
		ili9225_draw_string(5,110, (uint8_t *)lcd_buf);
  401f80:	f107 0308 	add.w	r3, r7, #8
  401f84:	461a      	mov	r2, r3
  401f86:	216e      	movs	r1, #110	; 0x6e
  401f88:	2005      	movs	r0, #5
  401f8a:	4b04      	ldr	r3, [pc, #16]	; (401f9c <LCDTask+0x1b4>)
  401f8c:	4798      	blx	r3
		/*sprintf(lcd_buf,"%u bytes Free", (uint32_t)xPortGetFreeHeapSize());
		ili9225_draw_string(5,200, (uint8_t *)lcd_buf);*/
	}
  401f8e:	e73c      	b.n	401e0a <LCDTask+0x22>
  401f90:	00401d91 	.word	0x00401d91
  401f94:	00404bb1 	.word	0x00404bb1
  401f98:	00414728 	.word	0x00414728
  401f9c:	00404efd 	.word	0x00404efd
  401fa0:	00407659 	.word	0x00407659
  401fa4:	0040c329 	.word	0x0040c329
  401fa8:	200045d8 	.word	0x200045d8
  401fac:	00406f91 	.word	0x00406f91
  401fb0:	004075ad 	.word	0x004075ad
  401fb4:	2000458c 	.word	0x2000458c
  401fb8:	20004598 	.word	0x20004598
  401fbc:	00404d5d 	.word	0x00404d5d
  401fc0:	00414738 	.word	0x00414738
  401fc4:	0040c525 	.word	0x0040c525
  401fc8:	00414768 	.word	0x00414768

00401fcc <vTimerTX>:

uint32_t timer = (1000/portTICK_RATE_MS);

uint8_t enableTX = 0;

static void vTimerTX(void *pvParameters){
  401fcc:	b580      	push	{r7, lr}
  401fce:	b082      	sub	sp, #8
  401fd0:	af00      	add	r7, sp, #0
  401fd2:	6078      	str	r0, [r7, #4]
	LED_Off(LED1_GPIO);
  401fd4:	202e      	movs	r0, #46	; 0x2e
  401fd6:	4b07      	ldr	r3, [pc, #28]	; (401ff4 <vTimerTX+0x28>)
  401fd8:	4798      	blx	r3
	enableTX = 1;
  401fda:	4b07      	ldr	r3, [pc, #28]	; (401ff8 <vTimerTX+0x2c>)
  401fdc:	2201      	movs	r2, #1
  401fde:	701a      	strb	r2, [r3, #0]
	vTaskResume(xLCDHandler);
  401fe0:	4b06      	ldr	r3, [pc, #24]	; (401ffc <vTimerTX+0x30>)
  401fe2:	681b      	ldr	r3, [r3, #0]
  401fe4:	4618      	mov	r0, r3
  401fe6:	4b06      	ldr	r3, [pc, #24]	; (402000 <vTimerTX+0x34>)
  401fe8:	4798      	blx	r3
}
  401fea:	bf00      	nop
  401fec:	3708      	adds	r7, #8
  401fee:	46bd      	mov	sp, r7
  401ff0:	bd80      	pop	{r7, pc}
  401ff2:	bf00      	nop
  401ff4:	00404379 	.word	0x00404379
  401ff8:	20000ac0 	.word	0x20000ac0
  401ffc:	20004564 	.word	0x20004564
  402000:	004077c9 	.word	0x004077c9

00402004 <cTotalTimeTest>:

void cTotalTimeTest(commVar val){
  402004:	b590      	push	{r4, r7, lr}
  402006:	b087      	sub	sp, #28
  402008:	af00      	add	r7, sp, #0
  40200a:	463c      	mov	r4, r7
  40200c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	float value = val.value;
  402010:	68bb      	ldr	r3, [r7, #8]
  402012:	617b      	str	r3, [r7, #20]
	
	switch (val.type)
  402014:	793b      	ldrb	r3, [r7, #4]
  402016:	2b00      	cmp	r3, #0
  402018:	d038      	beq.n	40208c <cTotalTimeTest+0x88>
  40201a:	2b01      	cmp	r3, #1
  40201c:	d000      	beq.n	402020 <cTotalTimeTest+0x1c>
		break;
		case cGet:
		printf_mux("Timer = %0.3f seconds\r\n", ((float)timer/1000));
		break;
	}
}
  40201e:	e04c      	b.n	4020ba <cTotalTimeTest+0xb6>
	float value = val.value;
	
	switch (val.type)
	{
		case cSet:
		if (value > 0){
  402020:	4b28      	ldr	r3, [pc, #160]	; (4020c4 <cTotalTimeTest+0xc0>)
  402022:	f04f 0100 	mov.w	r1, #0
  402026:	6978      	ldr	r0, [r7, #20]
  402028:	4798      	blx	r3
  40202a:	4603      	mov	r3, r0
  40202c:	2b00      	cmp	r3, #0
  40202e:	d022      	beq.n	402076 <cTotalTimeTest+0x72>
			timer = value*(1000/portTICK_RATE_MS);
  402030:	4b25      	ldr	r3, [pc, #148]	; (4020c8 <cTotalTimeTest+0xc4>)
  402032:	4926      	ldr	r1, [pc, #152]	; (4020cc <cTotalTimeTest+0xc8>)
  402034:	6978      	ldr	r0, [r7, #20]
  402036:	4798      	blx	r3
  402038:	4603      	mov	r3, r0
  40203a:	461a      	mov	r2, r3
  40203c:	4b24      	ldr	r3, [pc, #144]	; (4020d0 <cTotalTimeTest+0xcc>)
  40203e:	4610      	mov	r0, r2
  402040:	4798      	blx	r3
  402042:	4602      	mov	r2, r0
  402044:	4b23      	ldr	r3, [pc, #140]	; (4020d4 <cTotalTimeTest+0xd0>)
  402046:	601a      	str	r2, [r3, #0]
			printf_mux("Timer = %0.3f seconds\r\n", ((float)timer/1000));
  402048:	4b22      	ldr	r3, [pc, #136]	; (4020d4 <cTotalTimeTest+0xd0>)
  40204a:	681a      	ldr	r2, [r3, #0]
  40204c:	4b22      	ldr	r3, [pc, #136]	; (4020d8 <cTotalTimeTest+0xd4>)
  40204e:	4610      	mov	r0, r2
  402050:	4798      	blx	r3
  402052:	4602      	mov	r2, r0
  402054:	4b21      	ldr	r3, [pc, #132]	; (4020dc <cTotalTimeTest+0xd8>)
  402056:	491d      	ldr	r1, [pc, #116]	; (4020cc <cTotalTimeTest+0xc8>)
  402058:	4610      	mov	r0, r2
  40205a:	4798      	blx	r3
  40205c:	4603      	mov	r3, r0
  40205e:	461a      	mov	r2, r3
  402060:	4b1f      	ldr	r3, [pc, #124]	; (4020e0 <cTotalTimeTest+0xdc>)
  402062:	4610      	mov	r0, r2
  402064:	4798      	blx	r3
  402066:	4603      	mov	r3, r0
  402068:	460c      	mov	r4, r1
  40206a:	461a      	mov	r2, r3
  40206c:	4623      	mov	r3, r4
  40206e:	481d      	ldr	r0, [pc, #116]	; (4020e4 <cTotalTimeTest+0xe0>)
  402070:	491d      	ldr	r1, [pc, #116]	; (4020e8 <cTotalTimeTest+0xe4>)
  402072:	4788      	blx	r1
			} else {
			printf_mux("Timer Value Error [%f]\r\n", value);
		}
		break;
  402074:	e021      	b.n	4020ba <cTotalTimeTest+0xb6>
		case cSet:
		if (value > 0){
			timer = value*(1000/portTICK_RATE_MS);
			printf_mux("Timer = %0.3f seconds\r\n", ((float)timer/1000));
			} else {
			printf_mux("Timer Value Error [%f]\r\n", value);
  402076:	4b1a      	ldr	r3, [pc, #104]	; (4020e0 <cTotalTimeTest+0xdc>)
  402078:	6978      	ldr	r0, [r7, #20]
  40207a:	4798      	blx	r3
  40207c:	4603      	mov	r3, r0
  40207e:	460c      	mov	r4, r1
  402080:	461a      	mov	r2, r3
  402082:	4623      	mov	r3, r4
  402084:	4819      	ldr	r0, [pc, #100]	; (4020ec <cTotalTimeTest+0xe8>)
  402086:	4918      	ldr	r1, [pc, #96]	; (4020e8 <cTotalTimeTest+0xe4>)
  402088:	4788      	blx	r1
		}
		break;
  40208a:	e016      	b.n	4020ba <cTotalTimeTest+0xb6>
		case cGet:
		printf_mux("Timer = %0.3f seconds\r\n", ((float)timer/1000));
  40208c:	4b11      	ldr	r3, [pc, #68]	; (4020d4 <cTotalTimeTest+0xd0>)
  40208e:	681a      	ldr	r2, [r3, #0]
  402090:	4b11      	ldr	r3, [pc, #68]	; (4020d8 <cTotalTimeTest+0xd4>)
  402092:	4610      	mov	r0, r2
  402094:	4798      	blx	r3
  402096:	4602      	mov	r2, r0
  402098:	4b10      	ldr	r3, [pc, #64]	; (4020dc <cTotalTimeTest+0xd8>)
  40209a:	490c      	ldr	r1, [pc, #48]	; (4020cc <cTotalTimeTest+0xc8>)
  40209c:	4610      	mov	r0, r2
  40209e:	4798      	blx	r3
  4020a0:	4603      	mov	r3, r0
  4020a2:	461a      	mov	r2, r3
  4020a4:	4b0e      	ldr	r3, [pc, #56]	; (4020e0 <cTotalTimeTest+0xdc>)
  4020a6:	4610      	mov	r0, r2
  4020a8:	4798      	blx	r3
  4020aa:	4603      	mov	r3, r0
  4020ac:	460c      	mov	r4, r1
  4020ae:	461a      	mov	r2, r3
  4020b0:	4623      	mov	r3, r4
  4020b2:	480c      	ldr	r0, [pc, #48]	; (4020e4 <cTotalTimeTest+0xe0>)
  4020b4:	490c      	ldr	r1, [pc, #48]	; (4020e8 <cTotalTimeTest+0xe4>)
  4020b6:	4788      	blx	r1
		break;
  4020b8:	bf00      	nop
	}
}
  4020ba:	bf00      	nop
  4020bc:	371c      	adds	r7, #28
  4020be:	46bd      	mov	sp, r7
  4020c0:	bd90      	pop	{r4, r7, pc}
  4020c2:	bf00      	nop
  4020c4:	0040c0fd 	.word	0x0040c0fd
  4020c8:	0040bd85 	.word	0x0040bd85
  4020cc:	447a0000 	.word	0x447a0000
  4020d0:	0040c111 	.word	0x0040c111
  4020d4:	20000194 	.word	0x20000194
  4020d8:	0040bcd5 	.word	0x0040bcd5
  4020dc:	0040beed 	.word	0x0040beed
  4020e0:	0040b49d 	.word	0x0040b49d
  4020e4:	004147b4 	.word	0x004147b4
  4020e8:	00401c59 	.word	0x00401c59
  4020ec:	004147cc 	.word	0x004147cc

004020f0 <cStartSample>:

void cStartSample(commVar val){
  4020f0:	b590      	push	{r4, r7, lr}
  4020f2:	b087      	sub	sp, #28
  4020f4:	af02      	add	r7, sp, #8
  4020f6:	463c      	mov	r4, r7
  4020f8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	if (timer){
  4020fc:	4b0e      	ldr	r3, [pc, #56]	; (402138 <cStartSample+0x48>)
  4020fe:	681b      	ldr	r3, [r3, #0]
  402100:	2b00      	cmp	r3, #0
  402102:	d015      	beq.n	402130 <cStartSample+0x40>
		vTaskSuspend(xLCDHandler);
  402104:	4b0d      	ldr	r3, [pc, #52]	; (40213c <cStartSample+0x4c>)
  402106:	681b      	ldr	r3, [r3, #0]
  402108:	4618      	mov	r0, r3
  40210a:	4b0d      	ldr	r3, [pc, #52]	; (402140 <cStartSample+0x50>)
  40210c:	4798      	blx	r3
		LED_On(LED1_GPIO);
  40210e:	202e      	movs	r0, #46	; 0x2e
  402110:	4b0c      	ldr	r3, [pc, #48]	; (402144 <cStartSample+0x54>)
  402112:	4798      	blx	r3
		xTimerChangePeriod(xTimerTX, timer, portMAX_DELAY);
  402114:	4b0c      	ldr	r3, [pc, #48]	; (402148 <cStartSample+0x58>)
  402116:	6818      	ldr	r0, [r3, #0]
  402118:	4b07      	ldr	r3, [pc, #28]	; (402138 <cStartSample+0x48>)
  40211a:	681a      	ldr	r2, [r3, #0]
  40211c:	f04f 33ff 	mov.w	r3, #4294967295
  402120:	9300      	str	r3, [sp, #0]
  402122:	2300      	movs	r3, #0
  402124:	2102      	movs	r1, #2
  402126:	4c09      	ldr	r4, [pc, #36]	; (40214c <cStartSample+0x5c>)
  402128:	47a0      	blx	r4
		enableTX = 2;
  40212a:	4b09      	ldr	r3, [pc, #36]	; (402150 <cStartSample+0x60>)
  40212c:	2202      	movs	r2, #2
  40212e:	701a      	strb	r2, [r3, #0]
	}
}
  402130:	bf00      	nop
  402132:	3714      	adds	r7, #20
  402134:	46bd      	mov	sp, r7
  402136:	bd90      	pop	{r4, r7, pc}
  402138:	20000194 	.word	0x20000194
  40213c:	20004564 	.word	0x20004564
  402140:	004076c1 	.word	0x004076c1
  402144:	004043d1 	.word	0x004043d1
  402148:	20004504 	.word	0x20004504
  40214c:	0040846d 	.word	0x0040846d
  402150:	20000ac0 	.word	0x20000ac0

00402154 <UARTTXTask>:

/**
 * \UART TX Task
 */
void UARTTXTask (void *pvParameters){
  402154:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402158:	b0b5      	sub	sp, #212	; 0xd4
  40215a:	af12      	add	r7, sp, #72	; 0x48
  40215c:	6378      	str	r0, [r7, #52]	; 0x34
		
	double uart_acel[3];
	double uart_angle[3];
	double uart_gyro[3];
	//char uartBuf[100] = {0};
	uint8_t i = 0;
  40215e:	2300      	movs	r3, #0
  402160:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
	signed portBASE_TYPE statusQueue;
	
	status_code_t result = STATUS_OK;
  402164:	2300      	movs	r3, #0
  402166:	f887 3086 	strb.w	r3, [r7, #134]	; 0x86
	
	for (;;){
		if (enableTX == 1) {
  40216a:	4b78      	ldr	r3, [pc, #480]	; (40234c <UARTTXTask+0x1f8>)
  40216c:	781b      	ldrb	r3, [r3, #0]
  40216e:	2b01      	cmp	r3, #1
  402170:	d10d      	bne.n	40218e <UARTTXTask+0x3a>
			/*Identify that the task did stop by vTimerTX.
			  Sends a message to notify MATLAB:*/
			xSemaphoreTake(xseIMUValues, portMAX_DELAY);
  402172:	4b77      	ldr	r3, [pc, #476]	; (402350 <UARTTXTask+0x1fc>)
  402174:	6818      	ldr	r0, [r3, #0]
  402176:	2300      	movs	r3, #0
  402178:	f04f 32ff 	mov.w	r2, #4294967295
  40217c:	2100      	movs	r1, #0
  40217e:	4c75      	ldr	r4, [pc, #468]	; (402354 <UARTTXTask+0x200>)
  402180:	47a0      	blx	r4
			enableTX = 0;
  402182:	4b72      	ldr	r3, [pc, #456]	; (40234c <UARTTXTask+0x1f8>)
  402184:	2200      	movs	r2, #0
  402186:	701a      	strb	r2, [r3, #0]
			printf_mux("STOP\r\n");
  402188:	4873      	ldr	r0, [pc, #460]	; (402358 <UARTTXTask+0x204>)
  40218a:	4b74      	ldr	r3, [pc, #464]	; (40235c <UARTTXTask+0x208>)
  40218c:	4798      	blx	r3
		}
		xSemaphoreTake(xseIMUValues, portMAX_DELAY);
  40218e:	4b70      	ldr	r3, [pc, #448]	; (402350 <UARTTXTask+0x1fc>)
  402190:	6818      	ldr	r0, [r3, #0]
  402192:	2300      	movs	r3, #0
  402194:	f04f 32ff 	mov.w	r2, #4294967295
  402198:	2100      	movs	r1, #0
  40219a:	4c6e      	ldr	r4, [pc, #440]	; (402354 <UARTTXTask+0x200>)
  40219c:	47a0      	blx	r4
		
		memset(uart_acel, 0, sizeof(uart_acel));
  40219e:	f107 0368 	add.w	r3, r7, #104	; 0x68
  4021a2:	2218      	movs	r2, #24
  4021a4:	2100      	movs	r1, #0
  4021a6:	4618      	mov	r0, r3
  4021a8:	4b6d      	ldr	r3, [pc, #436]	; (402360 <UARTTXTask+0x20c>)
  4021aa:	4798      	blx	r3
		for (i = 0; i < NUM_AXIS; i++){
  4021ac:	2300      	movs	r3, #0
  4021ae:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
  4021b2:	e01d      	b.n	4021f0 <UARTTXTask+0x9c>
			statusQueue = xQueuePeek(xQueueAcel[i], &(uart_acel[i]),portMAX_DELAY);
  4021b4:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
  4021b8:	4a6a      	ldr	r2, [pc, #424]	; (402364 <UARTTXTask+0x210>)
  4021ba:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
  4021be:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
  4021c2:	f107 0268 	add.w	r2, r7, #104	; 0x68
  4021c6:	00db      	lsls	r3, r3, #3
  4021c8:	18d1      	adds	r1, r2, r3
  4021ca:	2301      	movs	r3, #1
  4021cc:	f04f 32ff 	mov.w	r2, #4294967295
  4021d0:	4c60      	ldr	r4, [pc, #384]	; (402354 <UARTTXTask+0x200>)
  4021d2:	47a0      	blx	r4
  4021d4:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
			if (statusQueue != pdPASS) LED_Toggle(LED2_GPIO);
  4021d8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
  4021dc:	2b01      	cmp	r3, #1
  4021de:	d002      	beq.n	4021e6 <UARTTXTask+0x92>
  4021e0:	2019      	movs	r0, #25
  4021e2:	4b61      	ldr	r3, [pc, #388]	; (402368 <UARTTXTask+0x214>)
  4021e4:	4798      	blx	r3
			printf_mux("STOP\r\n");
		}
		xSemaphoreTake(xseIMUValues, portMAX_DELAY);
		
		memset(uart_acel, 0, sizeof(uart_acel));
		for (i = 0; i < NUM_AXIS; i++){
  4021e6:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
  4021ea:	3301      	adds	r3, #1
  4021ec:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
  4021f0:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
  4021f4:	2b02      	cmp	r3, #2
  4021f6:	d9dd      	bls.n	4021b4 <UARTTXTask+0x60>
			statusQueue = xQueuePeek(xQueueAcel[i], &(uart_acel[i]),portMAX_DELAY);
			if (statusQueue != pdPASS) LED_Toggle(LED2_GPIO);
		}
		
		memset(uart_angle, 0, sizeof(uart_angle));
  4021f8:	f107 0350 	add.w	r3, r7, #80	; 0x50
  4021fc:	2218      	movs	r2, #24
  4021fe:	2100      	movs	r1, #0
  402200:	4618      	mov	r0, r3
  402202:	4b57      	ldr	r3, [pc, #348]	; (402360 <UARTTXTask+0x20c>)
  402204:	4798      	blx	r3
		for (i = 0; i < NUM_AXIS; i++){
  402206:	2300      	movs	r3, #0
  402208:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
  40220c:	e01d      	b.n	40224a <UARTTXTask+0xf6>
			statusQueue = xQueuePeek(xQueueAngle[i], &(uart_angle[i]),portMAX_DELAY);
  40220e:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
  402212:	4a56      	ldr	r2, [pc, #344]	; (40236c <UARTTXTask+0x218>)
  402214:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
  402218:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
  40221c:	f107 0250 	add.w	r2, r7, #80	; 0x50
  402220:	00db      	lsls	r3, r3, #3
  402222:	18d1      	adds	r1, r2, r3
  402224:	2301      	movs	r3, #1
  402226:	f04f 32ff 	mov.w	r2, #4294967295
  40222a:	4c4a      	ldr	r4, [pc, #296]	; (402354 <UARTTXTask+0x200>)
  40222c:	47a0      	blx	r4
  40222e:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
			if (statusQueue != pdPASS) LED_Toggle(LED2_GPIO);
  402232:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
  402236:	2b01      	cmp	r3, #1
  402238:	d002      	beq.n	402240 <UARTTXTask+0xec>
  40223a:	2019      	movs	r0, #25
  40223c:	4b4a      	ldr	r3, [pc, #296]	; (402368 <UARTTXTask+0x214>)
  40223e:	4798      	blx	r3
			statusQueue = xQueuePeek(xQueueAcel[i], &(uart_acel[i]),portMAX_DELAY);
			if (statusQueue != pdPASS) LED_Toggle(LED2_GPIO);
		}
		
		memset(uart_angle, 0, sizeof(uart_angle));
		for (i = 0; i < NUM_AXIS; i++){
  402240:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
  402244:	3301      	adds	r3, #1
  402246:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
  40224a:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
  40224e:	2b02      	cmp	r3, #2
  402250:	d9dd      	bls.n	40220e <UARTTXTask+0xba>
			statusQueue = xQueuePeek(xQueueAngle[i], &(uart_angle[i]),portMAX_DELAY);
			if (statusQueue != pdPASS) LED_Toggle(LED2_GPIO);
		}
		
		memset(uart_gyro, 0, sizeof(uart_gyro));
  402252:	f107 0338 	add.w	r3, r7, #56	; 0x38
  402256:	2218      	movs	r2, #24
  402258:	2100      	movs	r1, #0
  40225a:	4618      	mov	r0, r3
  40225c:	4b40      	ldr	r3, [pc, #256]	; (402360 <UARTTXTask+0x20c>)
  40225e:	4798      	blx	r3
		for (i = 0; i < NUM_AXIS; i++){
  402260:	2300      	movs	r3, #0
  402262:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
  402266:	e01d      	b.n	4022a4 <UARTTXTask+0x150>
			statusQueue = xQueuePeek(xQueueGyro[i], &(uart_gyro[i]),portMAX_DELAY);
  402268:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
  40226c:	4a40      	ldr	r2, [pc, #256]	; (402370 <UARTTXTask+0x21c>)
  40226e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
  402272:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
  402276:	f107 0238 	add.w	r2, r7, #56	; 0x38
  40227a:	00db      	lsls	r3, r3, #3
  40227c:	18d1      	adds	r1, r2, r3
  40227e:	2301      	movs	r3, #1
  402280:	f04f 32ff 	mov.w	r2, #4294967295
  402284:	4c33      	ldr	r4, [pc, #204]	; (402354 <UARTTXTask+0x200>)
  402286:	47a0      	blx	r4
  402288:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
			if (statusQueue != pdPASS) LED_Toggle(LED2_GPIO);
  40228c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
  402290:	2b01      	cmp	r3, #1
  402292:	d002      	beq.n	40229a <UARTTXTask+0x146>
  402294:	2019      	movs	r0, #25
  402296:	4b34      	ldr	r3, [pc, #208]	; (402368 <UARTTXTask+0x214>)
  402298:	4798      	blx	r3
			statusQueue = xQueuePeek(xQueueAngle[i], &(uart_angle[i]),portMAX_DELAY);
			if (statusQueue != pdPASS) LED_Toggle(LED2_GPIO);
		}
		
		memset(uart_gyro, 0, sizeof(uart_gyro));
		for (i = 0; i < NUM_AXIS; i++){
  40229a:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
  40229e:	3301      	adds	r3, #1
  4022a0:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
  4022a4:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
  4022a8:	2b02      	cmp	r3, #2
  4022aa:	d9dd      	bls.n	402268 <UARTTXTask+0x114>
			statusQueue = xQueuePeek(xQueueGyro[i], &(uart_gyro[i]),portMAX_DELAY);
			if (statusQueue != pdPASS) LED_Toggle(LED2_GPIO);
		}
		
		result = printf_mux("%0.4f;%0.4f;%0.4f;%0.4f;%0.4f;%0.4f;%0.4f;%0.4f;%0.4f;%0.4f;\r\n",
  4022ac:	e9d7 341a 	ldrd	r3, r4, [r7, #104]	; 0x68
  4022b0:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
  4022b4:	e9d7 ab1c 	ldrd	sl, fp, [r7, #112]	; 0x70
  4022b8:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
  4022bc:	e9c7 1208 	strd	r1, r2, [r7, #32]
  4022c0:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
  4022c4:	e9c7 0106 	strd	r0, r1, [r7, #24]
  4022c8:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	; 0x40
  4022cc:	e9c7 4504 	strd	r4, r5, [r7, #16]
  4022d0:	e9d7 5612 	ldrd	r5, r6, [r7, #72]	; 0x48
  4022d4:	e9c7 5602 	strd	r5, r6, [r7, #8]
  4022d8:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
  4022dc:	e9c7 8900 	strd	r8, r9, [r7]
  4022e0:	e9d7 8916 	ldrd	r8, r9, [r7, #88]	; 0x58
  4022e4:	e9d7 5618 	ldrd	r5, r6, [r7, #96]	; 0x60
  4022e8:	2001      	movs	r0, #1
  4022ea:	4b22      	ldr	r3, [pc, #136]	; (402374 <UARTTXTask+0x220>)
  4022ec:	4798      	blx	r3
  4022ee:	4603      	mov	r3, r0
  4022f0:	460c      	mov	r4, r1
  4022f2:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
  4022f6:	e9cd 560e 	strd	r5, r6, [sp, #56]	; 0x38
  4022fa:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
  4022fe:	e9d7 8900 	ldrd	r8, r9, [r7]
  402302:	e9cd 890a 	strd	r8, r9, [sp, #40]	; 0x28
  402306:	e9d7 5602 	ldrd	r5, r6, [r7, #8]
  40230a:	e9cd 5608 	strd	r5, r6, [sp, #32]
  40230e:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
  402312:	e9cd 4506 	strd	r4, r5, [sp, #24]
  402316:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
  40231a:	e9cd 0104 	strd	r0, r1, [sp, #16]
  40231e:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
  402322:	e9cd 1202 	strd	r1, r2, [sp, #8]
  402326:	e9cd ab00 	strd	sl, fp, [sp]
  40232a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
  40232e:	4812      	ldr	r0, [pc, #72]	; (402378 <UARTTXTask+0x224>)
  402330:	490a      	ldr	r1, [pc, #40]	; (40235c <UARTTXTask+0x208>)
  402332:	4788      	blx	r1
  402334:	4603      	mov	r3, r0
  402336:	f887 3086 	strb.w	r3, [r7, #134]	; 0x86
							uart_acel[0], uart_acel[1], uart_acel[2],
							uart_gyro[0], uart_gyro[1], uart_gyro[2],
							uart_angle[0], uart_angle[1], uart_angle[2],
							getAngleEncoder(true));
		if (result != STATUS_OK) LED_Toggle(LED2_GPIO);
  40233a:	f997 3086 	ldrsb.w	r3, [r7, #134]	; 0x86
  40233e:	2b00      	cmp	r3, #0
  402340:	f43f af13 	beq.w	40216a <UARTTXTask+0x16>
  402344:	2019      	movs	r0, #25
  402346:	4b08      	ldr	r3, [pc, #32]	; (402368 <UARTTXTask+0x214>)
  402348:	4798      	blx	r3
	}
  40234a:	e70e      	b.n	40216a <UARTTXTask+0x16>
  40234c:	20000ac0 	.word	0x20000ac0
  402350:	20004508 	.word	0x20004508
  402354:	00406f91 	.word	0x00406f91
  402358:	004147e8 	.word	0x004147e8
  40235c:	00401c59 	.word	0x00401c59
  402360:	0040c329 	.word	0x0040c329
  402364:	200045d8 	.word	0x200045d8
  402368:	004053ad 	.word	0x004053ad
  40236c:	2000458c 	.word	0x2000458c
  402370:	20004598 	.word	0x20004598
  402374:	004009b9 	.word	0x004009b9
  402378:	004147f0 	.word	0x004147f0

0040237c <UARTRXTask>:
}

// Task to receive commands via Serial:
void UARTRXTask(void *pvParameters){
  40237c:	b590      	push	{r4, r7, lr}
  40237e:	b095      	sub	sp, #84	; 0x54
  402380:	af02      	add	r7, sp, #8
  402382:	6078      	str	r0, [r7, #4]
	UNUSED(pvParameters);
	
	char receive;
	char buf_msg[50] = {0};
  402384:	f107 030c 	add.w	r3, r7, #12
  402388:	2232      	movs	r2, #50	; 0x32
  40238a:	2100      	movs	r1, #0
  40238c:	4618      	mov	r0, r3
  40238e:	4b20      	ldr	r3, [pc, #128]	; (402410 <UARTRXTask+0x94>)
  402390:	4798      	blx	r3
	uint32_t countChar = 0;
  402392:	2300      	movs	r3, #0
  402394:	647b      	str	r3, [r7, #68]	; 0x44
	
	uint32_t size = 0;
  402396:	2300      	movs	r3, #0
  402398:	643b      	str	r3, [r7, #64]	; 0x40
	
	xTimerTX = xTimerCreate( (const signed char *) "TimerIMU", (1000/portTICK_RATE_MS) , pdFALSE, NULL, vTimerTX);
  40239a:	4b1e      	ldr	r3, [pc, #120]	; (402414 <UARTRXTask+0x98>)
  40239c:	9300      	str	r3, [sp, #0]
  40239e:	2300      	movs	r3, #0
  4023a0:	2200      	movs	r2, #0
  4023a2:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
  4023a6:	481c      	ldr	r0, [pc, #112]	; (402418 <UARTRXTask+0x9c>)
  4023a8:	4c1c      	ldr	r4, [pc, #112]	; (40241c <UARTRXTask+0xa0>)
  4023aa:	47a0      	blx	r4
  4023ac:	4602      	mov	r2, r0
  4023ae:	4b1c      	ldr	r3, [pc, #112]	; (402420 <UARTRXTask+0xa4>)
  4023b0:	601a      	str	r2, [r3, #0]
	
	for (;;){
		//Receive only one character at a time
		size = read_uart(&receive, sizeof(receive));
  4023b2:	f107 033f 	add.w	r3, r7, #63	; 0x3f
  4023b6:	2101      	movs	r1, #1
  4023b8:	4618      	mov	r0, r3
  4023ba:	4b1a      	ldr	r3, [pc, #104]	; (402424 <UARTRXTask+0xa8>)
  4023bc:	4798      	blx	r3
  4023be:	6438      	str	r0, [r7, #64]	; 0x40
		if (size == sizeof(receive)){
  4023c0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
  4023c2:	2b01      	cmp	r3, #1
  4023c4:	d1f5      	bne.n	4023b2 <UARTRXTask+0x36>
			//Enter is the end of message:
			if (receive == 13){
  4023c6:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
  4023ca:	2b0d      	cmp	r3, #13
  4023cc:	d10e      	bne.n	4023ec <UARTRXTask+0x70>
				receiveCMD(buf_msg);
  4023ce:	f107 030c 	add.w	r3, r7, #12
  4023d2:	4618      	mov	r0, r3
  4023d4:	4b14      	ldr	r3, [pc, #80]	; (402428 <UARTRXTask+0xac>)
  4023d6:	4798      	blx	r3
				memset(buf_msg, 0, sizeof(buf_msg));
  4023d8:	f107 030c 	add.w	r3, r7, #12
  4023dc:	2232      	movs	r2, #50	; 0x32
  4023de:	2100      	movs	r1, #0
  4023e0:	4618      	mov	r0, r3
  4023e2:	4b0b      	ldr	r3, [pc, #44]	; (402410 <UARTRXTask+0x94>)
  4023e4:	4798      	blx	r3
				countChar = 0;
  4023e6:	2300      	movs	r3, #0
  4023e8:	647b      	str	r3, [r7, #68]	; 0x44
  4023ea:	e7e2      	b.n	4023b2 <UARTRXTask+0x36>
			}
			//Keep receiving characters:
			else {
				buf_msg[countChar++] = receive;
  4023ec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
  4023ee:	1c5a      	adds	r2, r3, #1
  4023f0:	647a      	str	r2, [r7, #68]	; 0x44
  4023f2:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
  4023f6:	f107 0148 	add.w	r1, r7, #72	; 0x48
  4023fa:	440b      	add	r3, r1
  4023fc:	f803 2c3c 	strb.w	r2, [r3, #-60]
				buf_msg[countChar] = '\0';
  402400:	f107 020c 	add.w	r2, r7, #12
  402404:	6c7b      	ldr	r3, [r7, #68]	; 0x44
  402406:	4413      	add	r3, r2
  402408:	2200      	movs	r2, #0
  40240a:	701a      	strb	r2, [r3, #0]
			}
		}
	}
  40240c:	e7d1      	b.n	4023b2 <UARTRXTask+0x36>
  40240e:	bf00      	nop
  402410:	0040c329 	.word	0x0040c329
  402414:	00401fcd 	.word	0x00401fcd
  402418:	00414830 	.word	0x00414830
  40241c:	004083f1 	.word	0x004083f1
  402420:	20004504 	.word	0x20004504
  402424:	00401c25 	.word	0x00401c25
  402428:	004002e9 	.word	0x004002e9

0040242c <osc_enable>:
#define OSC_MAINCK_XTAL_HZ          BOARD_FREQ_MAINCK_XTAL          //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ        BOARD_FREQ_MAINCK_BYPASS        //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  40242c:	b580      	push	{r7, lr}
  40242e:	b082      	sub	sp, #8
  402430:	af00      	add	r7, sp, #0
  402432:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  402434:	687b      	ldr	r3, [r7, #4]
  402436:	2b07      	cmp	r3, #7
  402438:	d831      	bhi.n	40249e <osc_enable+0x72>
  40243a:	a201      	add	r2, pc, #4	; (adr r2, 402440 <osc_enable+0x14>)
  40243c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402440:	0040249d 	.word	0x0040249d
  402444:	00402461 	.word	0x00402461
  402448:	00402469 	.word	0x00402469
  40244c:	00402471 	.word	0x00402471
  402450:	00402479 	.word	0x00402479
  402454:	00402481 	.word	0x00402481
  402458:	00402489 	.word	0x00402489
  40245c:	00402493 	.word	0x00402493
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  402460:	2000      	movs	r0, #0
  402462:	4b11      	ldr	r3, [pc, #68]	; (4024a8 <osc_enable+0x7c>)
  402464:	4798      	blx	r3
		break;
  402466:	e01a      	b.n	40249e <osc_enable+0x72>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  402468:	2001      	movs	r0, #1
  40246a:	4b0f      	ldr	r3, [pc, #60]	; (4024a8 <osc_enable+0x7c>)
  40246c:	4798      	blx	r3
		break;
  40246e:	e016      	b.n	40249e <osc_enable+0x72>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  402470:	2000      	movs	r0, #0
  402472:	4b0e      	ldr	r3, [pc, #56]	; (4024ac <osc_enable+0x80>)
  402474:	4798      	blx	r3
		break;
  402476:	e012      	b.n	40249e <osc_enable+0x72>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  402478:	2010      	movs	r0, #16
  40247a:	4b0c      	ldr	r3, [pc, #48]	; (4024ac <osc_enable+0x80>)
  40247c:	4798      	blx	r3
		break;
  40247e:	e00e      	b.n	40249e <osc_enable+0x72>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  402480:	2020      	movs	r0, #32
  402482:	4b0a      	ldr	r3, [pc, #40]	; (4024ac <osc_enable+0x80>)
  402484:	4798      	blx	r3
		break;
  402486:	e00a      	b.n	40249e <osc_enable+0x72>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  402488:	213e      	movs	r1, #62	; 0x3e
  40248a:	2000      	movs	r0, #0
  40248c:	4b08      	ldr	r3, [pc, #32]	; (4024b0 <osc_enable+0x84>)
  40248e:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  402490:	e005      	b.n	40249e <osc_enable+0x72>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  402492:	213e      	movs	r1, #62	; 0x3e
  402494:	2001      	movs	r0, #1
  402496:	4b06      	ldr	r3, [pc, #24]	; (4024b0 <osc_enable+0x84>)
  402498:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  40249a:	e000      	b.n	40249e <osc_enable+0x72>

static inline void osc_enable(uint32_t ul_id)
{
	switch (ul_id) {
	case OSC_SLCK_32K_RC:
		break;
  40249c:	bf00      	nop
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
	}
}
  40249e:	bf00      	nop
  4024a0:	3708      	adds	r7, #8
  4024a2:	46bd      	mov	sp, r7
  4024a4:	bd80      	pop	{r7, pc}
  4024a6:	bf00      	nop
  4024a8:	004058e9 	.word	0x004058e9
  4024ac:	00405955 	.word	0x00405955
  4024b0:	004059c5 	.word	0x004059c5

004024b4 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  4024b4:	b580      	push	{r7, lr}
  4024b6:	b082      	sub	sp, #8
  4024b8:	af00      	add	r7, sp, #0
  4024ba:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4024bc:	687b      	ldr	r3, [r7, #4]
  4024be:	2b07      	cmp	r3, #7
  4024c0:	d826      	bhi.n	402510 <osc_is_ready+0x5c>
  4024c2:	a201      	add	r2, pc, #4	; (adr r2, 4024c8 <osc_is_ready+0x14>)
  4024c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4024c8:	004024e9 	.word	0x004024e9
  4024cc:	004024ed 	.word	0x004024ed
  4024d0:	004024ed 	.word	0x004024ed
  4024d4:	004024ff 	.word	0x004024ff
  4024d8:	004024ff 	.word	0x004024ff
  4024dc:	004024ff 	.word	0x004024ff
  4024e0:	004024ff 	.word	0x004024ff
  4024e4:	004024ff 	.word	0x004024ff
	case OSC_SLCK_32K_RC:
		return 1;
  4024e8:	2301      	movs	r3, #1
  4024ea:	e012      	b.n	402512 <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  4024ec:	4b0b      	ldr	r3, [pc, #44]	; (40251c <osc_is_ready+0x68>)
  4024ee:	4798      	blx	r3
  4024f0:	4603      	mov	r3, r0
  4024f2:	2b00      	cmp	r3, #0
  4024f4:	bf14      	ite	ne
  4024f6:	2301      	movne	r3, #1
  4024f8:	2300      	moveq	r3, #0
  4024fa:	b2db      	uxtb	r3, r3
  4024fc:	e009      	b.n	402512 <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4024fe:	4b08      	ldr	r3, [pc, #32]	; (402520 <osc_is_ready+0x6c>)
  402500:	4798      	blx	r3
  402502:	4603      	mov	r3, r0
  402504:	2b00      	cmp	r3, #0
  402506:	bf14      	ite	ne
  402508:	2301      	movne	r3, #1
  40250a:	2300      	moveq	r3, #0
  40250c:	b2db      	uxtb	r3, r3
  40250e:	e000      	b.n	402512 <osc_is_ready+0x5e>
	}

	return 0;
  402510:	2300      	movs	r3, #0
}
  402512:	4618      	mov	r0, r3
  402514:	3708      	adds	r7, #8
  402516:	46bd      	mov	sp, r7
  402518:	bd80      	pop	{r7, pc}
  40251a:	bf00      	nop
  40251c:	00405921 	.word	0x00405921
  402520:	00405a3d 	.word	0x00405a3d

00402524 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  402524:	b480      	push	{r7}
  402526:	b083      	sub	sp, #12
  402528:	af00      	add	r7, sp, #0
  40252a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40252c:	687b      	ldr	r3, [r7, #4]
  40252e:	2b07      	cmp	r3, #7
  402530:	d825      	bhi.n	40257e <osc_get_rate+0x5a>
  402532:	a201      	add	r2, pc, #4	; (adr r2, 402538 <osc_get_rate+0x14>)
  402534:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402538:	00402559 	.word	0x00402559
  40253c:	0040255f 	.word	0x0040255f
  402540:	00402565 	.word	0x00402565
  402544:	0040256b 	.word	0x0040256b
  402548:	0040256f 	.word	0x0040256f
  40254c:	00402573 	.word	0x00402573
  402550:	00402577 	.word	0x00402577
  402554:	0040257b 	.word	0x0040257b
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  402558:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  40255c:	e010      	b.n	402580 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  40255e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  402562:	e00d      	b.n	402580 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  402564:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  402568:	e00a      	b.n	402580 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  40256a:	4b08      	ldr	r3, [pc, #32]	; (40258c <osc_get_rate+0x68>)
  40256c:	e008      	b.n	402580 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  40256e:	4b08      	ldr	r3, [pc, #32]	; (402590 <osc_get_rate+0x6c>)
  402570:	e006      	b.n	402580 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  402572:	4b08      	ldr	r3, [pc, #32]	; (402594 <osc_get_rate+0x70>)
  402574:	e004      	b.n	402580 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  402576:	4b07      	ldr	r3, [pc, #28]	; (402594 <osc_get_rate+0x70>)
  402578:	e002      	b.n	402580 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  40257a:	4b06      	ldr	r3, [pc, #24]	; (402594 <osc_get_rate+0x70>)
  40257c:	e000      	b.n	402580 <osc_get_rate+0x5c>
	}

	return 0;
  40257e:	2300      	movs	r3, #0
}
  402580:	4618      	mov	r0, r3
  402582:	370c      	adds	r7, #12
  402584:	46bd      	mov	sp, r7
  402586:	bc80      	pop	{r7}
  402588:	4770      	bx	lr
  40258a:	bf00      	nop
  40258c:	003d0900 	.word	0x003d0900
  402590:	007a1200 	.word	0x007a1200
  402594:	00b71b00 	.word	0x00b71b00

00402598 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  402598:	b580      	push	{r7, lr}
  40259a:	b082      	sub	sp, #8
  40259c:	af00      	add	r7, sp, #0
  40259e:	4603      	mov	r3, r0
  4025a0:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  4025a2:	bf00      	nop
  4025a4:	79fb      	ldrb	r3, [r7, #7]
  4025a6:	4618      	mov	r0, r3
  4025a8:	4b05      	ldr	r3, [pc, #20]	; (4025c0 <osc_wait_ready+0x28>)
  4025aa:	4798      	blx	r3
  4025ac:	4603      	mov	r3, r0
  4025ae:	f083 0301 	eor.w	r3, r3, #1
  4025b2:	b2db      	uxtb	r3, r3
  4025b4:	2b00      	cmp	r3, #0
  4025b6:	d1f5      	bne.n	4025a4 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  4025b8:	bf00      	nop
  4025ba:	3708      	adds	r7, #8
  4025bc:	46bd      	mov	sp, r7
  4025be:	bd80      	pop	{r7, pc}
  4025c0:	004024b5 	.word	0x004024b5

004025c4 <pll_config_init>:
 * \note The SAM3N PLL hardware interprets mul as mul+1. For readability the hardware mul+1
 * is hidden in this implementation. Use mul as mul effective value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  4025c4:	b580      	push	{r7, lr}
  4025c6:	b086      	sub	sp, #24
  4025c8:	af00      	add	r7, sp, #0
  4025ca:	60f8      	str	r0, [r7, #12]
  4025cc:	607a      	str	r2, [r7, #4]
  4025ce:	603b      	str	r3, [r7, #0]
  4025d0:	460b      	mov	r3, r1
  4025d2:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  4025d4:	7afb      	ldrb	r3, [r7, #11]
  4025d6:	4618      	mov	r0, r3
  4025d8:	4b0d      	ldr	r3, [pc, #52]	; (402610 <pll_config_init+0x4c>)
  4025da:	4798      	blx	r3
  4025dc:	4602      	mov	r2, r0
  4025de:	687b      	ldr	r3, [r7, #4]
  4025e0:	fbb2 f3f3 	udiv	r3, r2, r3
  4025e4:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  4025e6:	697b      	ldr	r3, [r7, #20]
  4025e8:	683a      	ldr	r2, [r7, #0]
  4025ea:	fb02 f303 	mul.w	r3, r2, r3
  4025ee:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
	p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div) | CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  4025f0:	683b      	ldr	r3, [r7, #0]
  4025f2:	3b01      	subs	r3, #1
  4025f4:	041a      	lsls	r2, r3, #16
  4025f6:	4b07      	ldr	r3, [pc, #28]	; (402614 <pll_config_init+0x50>)
  4025f8:	4013      	ands	r3, r2
  4025fa:	687a      	ldr	r2, [r7, #4]
  4025fc:	b2d2      	uxtb	r2, r2
  4025fe:	4313      	orrs	r3, r2
  402600:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
  402604:	68fb      	ldr	r3, [r7, #12]
  402606:	601a      	str	r2, [r3, #0]
}
  402608:	bf00      	nop
  40260a:	3718      	adds	r7, #24
  40260c:	46bd      	mov	sp, r7
  40260e:	bd80      	pop	{r7, pc}
  402610:	00402525 	.word	0x00402525
  402614:	07ff0000 	.word	0x07ff0000

00402618 <pll_enable>:
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  402618:	b580      	push	{r7, lr}
  40261a:	b082      	sub	sp, #8
  40261c:	af00      	add	r7, sp, #0
  40261e:	6078      	str	r0, [r7, #4]
  402620:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  402622:	683b      	ldr	r3, [r7, #0]
  402624:	2b00      	cmp	r3, #0
  402626:	d107      	bne.n	402638 <pll_enable+0x20>
		pmc_disable_pllack(); // Always stop PLL first!
  402628:	4b05      	ldr	r3, [pc, #20]	; (402640 <pll_enable+0x28>)
  40262a:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  40262c:	4a05      	ldr	r2, [pc, #20]	; (402644 <pll_enable+0x2c>)
  40262e:	687b      	ldr	r3, [r7, #4]
  402630:	681b      	ldr	r3, [r3, #0]
  402632:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  402636:	6293      	str	r3, [r2, #40]	; 0x28
	}
}
  402638:	bf00      	nop
  40263a:	3708      	adds	r7, #8
  40263c:	46bd      	mov	sp, r7
  40263e:	bd80      	pop	{r7, pc}
  402640:	00405a55 	.word	0x00405a55
  402644:	400e0400 	.word	0x400e0400

00402648 <pll_is_locked>:
		pmc_disable_pllack();
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  402648:	b580      	push	{r7, lr}
  40264a:	b082      	sub	sp, #8
  40264c:	af00      	add	r7, sp, #0
  40264e:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  402650:	687b      	ldr	r3, [r7, #4]
  402652:	2b00      	cmp	r3, #0
  402654:	d103      	bne.n	40265e <pll_is_locked+0x16>
		return pmc_is_locked_pllack();
  402656:	4b04      	ldr	r3, [pc, #16]	; (402668 <pll_is_locked+0x20>)
  402658:	4798      	blx	r3
  40265a:	4603      	mov	r3, r0
  40265c:	e000      	b.n	402660 <pll_is_locked+0x18>
	}
	else {
		return 0;
  40265e:	2300      	movs	r3, #0
	}
}
  402660:	4618      	mov	r0, r3
  402662:	3708      	adds	r7, #8
  402664:	46bd      	mov	sp, r7
  402666:	bd80      	pop	{r7, pc}
  402668:	00405a6d 	.word	0x00405a6d

0040266c <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  40266c:	b580      	push	{r7, lr}
  40266e:	b082      	sub	sp, #8
  402670:	af00      	add	r7, sp, #0
  402672:	4603      	mov	r3, r0
  402674:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  402676:	79fb      	ldrb	r3, [r7, #7]
  402678:	3b03      	subs	r3, #3
  40267a:	2b04      	cmp	r3, #4
  40267c:	d808      	bhi.n	402690 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  40267e:	79fb      	ldrb	r3, [r7, #7]
  402680:	4618      	mov	r0, r3
  402682:	4b06      	ldr	r3, [pc, #24]	; (40269c <pll_enable_source+0x30>)
  402684:	4798      	blx	r3
		osc_wait_ready(e_src);
  402686:	79fb      	ldrb	r3, [r7, #7]
  402688:	4618      	mov	r0, r3
  40268a:	4b05      	ldr	r3, [pc, #20]	; (4026a0 <pll_enable_source+0x34>)
  40268c:	4798      	blx	r3
		break;
  40268e:	e000      	b.n	402692 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  402690:	bf00      	nop
	}
}
  402692:	bf00      	nop
  402694:	3708      	adds	r7, #8
  402696:	46bd      	mov	sp, r7
  402698:	bd80      	pop	{r7, pc}
  40269a:	bf00      	nop
  40269c:	0040242d 	.word	0x0040242d
  4026a0:	00402599 	.word	0x00402599

004026a4 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  4026a4:	b580      	push	{r7, lr}
  4026a6:	b082      	sub	sp, #8
  4026a8:	af00      	add	r7, sp, #0
  4026aa:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4026ac:	bf00      	nop
  4026ae:	6878      	ldr	r0, [r7, #4]
  4026b0:	4b04      	ldr	r3, [pc, #16]	; (4026c4 <pll_wait_for_lock+0x20>)
  4026b2:	4798      	blx	r3
  4026b4:	4603      	mov	r3, r0
  4026b6:	2b00      	cmp	r3, #0
  4026b8:	d0f9      	beq.n	4026ae <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  4026ba:	2300      	movs	r3, #0
}
  4026bc:	4618      	mov	r0, r3
  4026be:	3708      	adds	r7, #8
  4026c0:	46bd      	mov	sp, r7
  4026c2:	bd80      	pop	{r7, pc}
  4026c4:	00402649 	.word	0x00402649

004026c8 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  4026c8:	b580      	push	{r7, lr}
  4026ca:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  4026cc:	2006      	movs	r0, #6
  4026ce:	4b03      	ldr	r3, [pc, #12]	; (4026dc <sysclk_get_main_hz+0x14>)
  4026d0:	4798      	blx	r3
  4026d2:	4603      	mov	r3, r0
  4026d4:	00db      	lsls	r3, r3, #3
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  4026d6:	4618      	mov	r0, r3
  4026d8:	bd80      	pop	{r7, pc}
  4026da:	bf00      	nop
  4026dc:	00402525 	.word	0x00402525

004026e0 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  4026e0:	b580      	push	{r7, lr}
  4026e2:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  4026e4:	4b02      	ldr	r3, [pc, #8]	; (4026f0 <sysclk_get_cpu_hz+0x10>)
  4026e6:	4798      	blx	r3
  4026e8:	4603      	mov	r3, r0
  4026ea:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4026ec:	4618      	mov	r0, r3
  4026ee:	bd80      	pop	{r7, pc}
  4026f0:	004026c9 	.word	0x004026c9

004026f4 <sysclk_init>:
{
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4026f4:	b590      	push	{r4, r7, lr}
  4026f6:	b083      	sub	sp, #12
  4026f8:	af00      	add	r7, sp, #0
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4026fa:	4811      	ldr	r0, [pc, #68]	; (402740 <sysclk_init+0x4c>)
  4026fc:	4b11      	ldr	r3, [pc, #68]	; (402744 <sysclk_init+0x50>)
  4026fe:	4798      	blx	r3

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		struct pll_config pllcfg;

		pll_enable_source(CONFIG_PLL0_SOURCE);
  402700:	2006      	movs	r0, #6
  402702:	4b11      	ldr	r3, [pc, #68]	; (402748 <sysclk_init+0x54>)
  402704:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  402706:	1d38      	adds	r0, r7, #4
  402708:	2308      	movs	r3, #8
  40270a:	2201      	movs	r2, #1
  40270c:	2106      	movs	r1, #6
  40270e:	4c0f      	ldr	r4, [pc, #60]	; (40274c <sysclk_init+0x58>)
  402710:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  402712:	1d3b      	adds	r3, r7, #4
  402714:	2100      	movs	r1, #0
  402716:	4618      	mov	r0, r3
  402718:	4b0d      	ldr	r3, [pc, #52]	; (402750 <sysclk_init+0x5c>)
  40271a:	4798      	blx	r3
		pll_wait_for_lock(0);
  40271c:	2000      	movs	r0, #0
  40271e:	4b0d      	ldr	r3, [pc, #52]	; (402754 <sysclk_init+0x60>)
  402720:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  402722:	2010      	movs	r0, #16
  402724:	4b0c      	ldr	r3, [pc, #48]	; (402758 <sysclk_init+0x64>)
  402726:	4798      	blx	r3
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  402728:	4b0c      	ldr	r3, [pc, #48]	; (40275c <sysclk_init+0x68>)
  40272a:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40272c:	4b0c      	ldr	r3, [pc, #48]	; (402760 <sysclk_init+0x6c>)
  40272e:	4798      	blx	r3
  402730:	4603      	mov	r3, r0
  402732:	4618      	mov	r0, r3
  402734:	4b03      	ldr	r3, [pc, #12]	; (402744 <sysclk_init+0x50>)
  402736:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  402738:	bf00      	nop
  40273a:	370c      	adds	r7, #12
  40273c:	46bd      	mov	sp, r7
  40273e:	bd90      	pop	{r4, r7, pc}
  402740:	02dc6c00 	.word	0x02dc6c00
  402744:	200000c5 	.word	0x200000c5
  402748:	0040266d 	.word	0x0040266d
  40274c:	004025c5 	.word	0x004025c5
  402750:	00402619 	.word	0x00402619
  402754:	004026a5 	.word	0x004026a5
  402758:	00405869 	.word	0x00405869
  40275c:	00406275 	.word	0x00406275
  402760:	004026e1 	.word	0x004026e1

00402764 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  402764:	b480      	push	{r7}
  402766:	b083      	sub	sp, #12
  402768:	af00      	add	r7, sp, #0
  40276a:	4603      	mov	r3, r0
  40276c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
  40276e:	4908      	ldr	r1, [pc, #32]	; (402790 <NVIC_EnableIRQ+0x2c>)
  402770:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402774:	095b      	lsrs	r3, r3, #5
  402776:	79fa      	ldrb	r2, [r7, #7]
  402778:	f002 021f 	and.w	r2, r2, #31
  40277c:	2001      	movs	r0, #1
  40277e:	fa00 f202 	lsl.w	r2, r0, r2
  402782:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  402786:	bf00      	nop
  402788:	370c      	adds	r7, #12
  40278a:	46bd      	mov	sp, r7
  40278c:	bc80      	pop	{r7}
  40278e:	4770      	bx	lr
  402790:	e000e100 	.word	0xe000e100

00402794 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  402794:	b480      	push	{r7}
  402796:	b083      	sub	sp, #12
  402798:	af00      	add	r7, sp, #0
  40279a:	4603      	mov	r3, r0
  40279c:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  40279e:	4909      	ldr	r1, [pc, #36]	; (4027c4 <NVIC_ClearPendingIRQ+0x30>)
  4027a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4027a4:	095b      	lsrs	r3, r3, #5
  4027a6:	79fa      	ldrb	r2, [r7, #7]
  4027a8:	f002 021f 	and.w	r2, r2, #31
  4027ac:	2001      	movs	r0, #1
  4027ae:	fa00 f202 	lsl.w	r2, r0, r2
  4027b2:	3360      	adds	r3, #96	; 0x60
  4027b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  4027b8:	bf00      	nop
  4027ba:	370c      	adds	r7, #12
  4027bc:	46bd      	mov	sp, r7
  4027be:	bc80      	pop	{r7}
  4027c0:	4770      	bx	lr
  4027c2:	bf00      	nop
  4027c4:	e000e100 	.word	0xe000e100

004027c8 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  4027c8:	b480      	push	{r7}
  4027ca:	b083      	sub	sp, #12
  4027cc:	af00      	add	r7, sp, #0
  4027ce:	4603      	mov	r3, r0
  4027d0:	6039      	str	r1, [r7, #0]
  4027d2:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  4027d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4027d8:	2b00      	cmp	r3, #0
  4027da:	da0b      	bge.n	4027f4 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  4027dc:	490d      	ldr	r1, [pc, #52]	; (402814 <NVIC_SetPriority+0x4c>)
  4027de:	79fb      	ldrb	r3, [r7, #7]
  4027e0:	f003 030f 	and.w	r3, r3, #15
  4027e4:	3b04      	subs	r3, #4
  4027e6:	683a      	ldr	r2, [r7, #0]
  4027e8:	b2d2      	uxtb	r2, r2
  4027ea:	0112      	lsls	r2, r2, #4
  4027ec:	b2d2      	uxtb	r2, r2
  4027ee:	440b      	add	r3, r1
  4027f0:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
  4027f2:	e009      	b.n	402808 <NVIC_SetPriority+0x40>
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  4027f4:	4908      	ldr	r1, [pc, #32]	; (402818 <NVIC_SetPriority+0x50>)
  4027f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4027fa:	683a      	ldr	r2, [r7, #0]
  4027fc:	b2d2      	uxtb	r2, r2
  4027fe:	0112      	lsls	r2, r2, #4
  402800:	b2d2      	uxtb	r2, r2
  402802:	440b      	add	r3, r1
  402804:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  402808:	bf00      	nop
  40280a:	370c      	adds	r7, #12
  40280c:	46bd      	mov	sp, r7
  40280e:	bc80      	pop	{r7}
  402810:	4770      	bx	lr
  402812:	bf00      	nop
  402814:	e000ed00 	.word	0xe000ed00
  402818:	e000e100 	.word	0xe000e100

0040281c <get_pdc_peripheral_details>:
 * peripheral that has the start address specified by peripheral_to_find.
 */
portBASE_TYPE get_pdc_peripheral_details(
		const freertos_pdc_peripheral_parameters_t peripheral_array[],
		size_t array_size, void *peripheral_to_find)
{
  40281c:	b480      	push	{r7}
  40281e:	b087      	sub	sp, #28
  402820:	af00      	add	r7, sp, #0
  402822:	60f8      	str	r0, [r7, #12]
  402824:	60b9      	str	r1, [r7, #8]
  402826:	607a      	str	r2, [r7, #4]
	size_t x;

	for (x = 0; x < array_size; x++) {
  402828:	2300      	movs	r3, #0
  40282a:	617b      	str	r3, [r7, #20]
  40282c:	e00a      	b.n	402844 <get_pdc_peripheral_details+0x28>
		if (peripheral_array[x].peripheral_base_address ==
  40282e:	697b      	ldr	r3, [r7, #20]
  402830:	011b      	lsls	r3, r3, #4
  402832:	68fa      	ldr	r2, [r7, #12]
  402834:	4413      	add	r3, r2
  402836:	681a      	ldr	r2, [r3, #0]
  402838:	687b      	ldr	r3, [r7, #4]
  40283a:	429a      	cmp	r2, r3
  40283c:	d007      	beq.n	40284e <get_pdc_peripheral_details+0x32>
		const freertos_pdc_peripheral_parameters_t peripheral_array[],
		size_t array_size, void *peripheral_to_find)
{
	size_t x;

	for (x = 0; x < array_size; x++) {
  40283e:	697b      	ldr	r3, [r7, #20]
  402840:	3301      	adds	r3, #1
  402842:	617b      	str	r3, [r7, #20]
  402844:	697a      	ldr	r2, [r7, #20]
  402846:	68bb      	ldr	r3, [r7, #8]
  402848:	429a      	cmp	r2, r3
  40284a:	d3f0      	bcc.n	40282e <get_pdc_peripheral_details+0x12>
  40284c:	e000      	b.n	402850 <get_pdc_peripheral_details+0x34>
		if (peripheral_array[x].peripheral_base_address ==
				peripheral_to_find) {
			break;
  40284e:	bf00      	nop
		}
	}

	return x;
  402850:	697b      	ldr	r3, [r7, #20]
}
  402852:	4618      	mov	r0, r3
  402854:	371c      	adds	r7, #28
  402856:	46bd      	mov	sp, r7
  402858:	bc80      	pop	{r7}
  40285a:	4770      	bx	lr

0040285c <check_requested_operating_mode>:
 */
bool check_requested_operating_mode(
		const enum peripheral_operation_mode requested_operation_mode,
		const enum peripheral_operation_mode valid_operating_modes[],
		portBASE_TYPE num_valid_operating_modes)
{
  40285c:	b480      	push	{r7}
  40285e:	b087      	sub	sp, #28
  402860:	af00      	add	r7, sp, #0
  402862:	4603      	mov	r3, r0
  402864:	60b9      	str	r1, [r7, #8]
  402866:	607a      	str	r2, [r7, #4]
  402868:	73fb      	strb	r3, [r7, #15]
	bool return_value = false;
  40286a:	2300      	movs	r3, #0
  40286c:	75fb      	strb	r3, [r7, #23]
	portBASE_TYPE index_position;

	for (index_position = 0; index_position < num_valid_operating_modes;
  40286e:	2300      	movs	r3, #0
  402870:	613b      	str	r3, [r7, #16]
  402872:	e00c      	b.n	40288e <check_requested_operating_mode+0x32>
			index_position++) {
		if (requested_operation_mode ==
				valid_operating_modes[index_position]) {
  402874:	693b      	ldr	r3, [r7, #16]
  402876:	68ba      	ldr	r2, [r7, #8]
  402878:	4413      	add	r3, r2
	bool return_value = false;
	portBASE_TYPE index_position;

	for (index_position = 0; index_position < num_valid_operating_modes;
			index_position++) {
		if (requested_operation_mode ==
  40287a:	781b      	ldrb	r3, [r3, #0]
  40287c:	7bfa      	ldrb	r2, [r7, #15]
  40287e:	429a      	cmp	r2, r3
  402880:	d102      	bne.n	402888 <check_requested_operating_mode+0x2c>
				valid_operating_modes[index_position]) {
			return_value = true;
  402882:	2301      	movs	r3, #1
  402884:	75fb      	strb	r3, [r7, #23]
			break;
  402886:	e006      	b.n	402896 <check_requested_operating_mode+0x3a>
{
	bool return_value = false;
	portBASE_TYPE index_position;

	for (index_position = 0; index_position < num_valid_operating_modes;
			index_position++) {
  402888:	693b      	ldr	r3, [r7, #16]
  40288a:	3301      	adds	r3, #1
  40288c:	613b      	str	r3, [r7, #16]
		portBASE_TYPE num_valid_operating_modes)
{
	bool return_value = false;
	portBASE_TYPE index_position;

	for (index_position = 0; index_position < num_valid_operating_modes;
  40288e:	693a      	ldr	r2, [r7, #16]
  402890:	687b      	ldr	r3, [r7, #4]
  402892:	429a      	cmp	r2, r3
  402894:	dbee      	blt.n	402874 <check_requested_operating_mode+0x18>
			return_value = true;
			break;
		}
	}

	return return_value;
  402896:	7dfb      	ldrb	r3, [r7, #23]
}
  402898:	4618      	mov	r0, r3
  40289a:	371c      	adds	r7, #28
  40289c:	46bd      	mov	sp, r7
  40289e:	bc80      	pop	{r7}
  4028a0:	4770      	bx	lr
  4028a2:	bf00      	nop

004028a4 <create_peripheral_control_semaphores>:
 * with the bits set in the options_flags value.
 */
void create_peripheral_control_semaphores(const uint8_t options_flags,
		freertos_dma_event_control_t *tx_dma_control,
		freertos_dma_event_control_t *rx_dma_control)
{
  4028a4:	b590      	push	{r4, r7, lr}
  4028a6:	b085      	sub	sp, #20
  4028a8:	af00      	add	r7, sp, #0
  4028aa:	4603      	mov	r3, r0
  4028ac:	60b9      	str	r1, [r7, #8]
  4028ae:	607a      	str	r2, [r7, #4]
  4028b0:	73fb      	strb	r3, [r7, #15]
	/* If the tx driver is to be thread aware then create an access control
	mutex.  An Rx access mutex is not created in this function as half duplex
	peripherals need only use a single access mutex, and the Tx mutex is used
	for the purpose.  Full duplex peripherals have extra configuration steps
	that are performed separately. */
	if ((options_flags & USE_TX_ACCESS_MUTEX) != 0) {
  4028b2:	7bfb      	ldrb	r3, [r7, #15]
  4028b4:	f003 0301 	and.w	r3, r3, #1
  4028b8:	2b00      	cmp	r3, #0
  4028ba:	d00d      	beq.n	4028d8 <create_peripheral_control_semaphores+0x34>
		tx_dma_control->peripheral_access_mutex = xSemaphoreCreateMutex();
  4028bc:	2001      	movs	r0, #1
  4028be:	4b35      	ldr	r3, [pc, #212]	; (402994 <create_peripheral_control_semaphores+0xf0>)
  4028c0:	4798      	blx	r3
  4028c2:	4602      	mov	r2, r0
  4028c4:	68bb      	ldr	r3, [r7, #8]
  4028c6:	605a      	str	r2, [r3, #4]
		configASSERT(tx_dma_control->peripheral_access_mutex);
  4028c8:	68bb      	ldr	r3, [r7, #8]
  4028ca:	685b      	ldr	r3, [r3, #4]
  4028cc:	2b00      	cmp	r3, #0
  4028ce:	d103      	bne.n	4028d8 <create_peripheral_control_semaphores+0x34>
  4028d0:	4b31      	ldr	r3, [pc, #196]	; (402998 <create_peripheral_control_semaphores+0xf4>)
  4028d2:	4798      	blx	r3
  4028d4:	bf00      	nop
  4028d6:	e7fd      	b.n	4028d4 <create_peripheral_control_semaphores+0x30>
	}

	/* If the transmit function is only going to return once the transmit is
	complete then create an internal notification semaphore. */
	if ((options_flags & WAIT_TX_COMPLETE) != 0) {
  4028d8:	7bfb      	ldrb	r3, [r7, #15]
  4028da:	f003 0304 	and.w	r3, r3, #4
  4028de:	2b00      	cmp	r3, #0
  4028e0:	d022      	beq.n	402928 <create_peripheral_control_semaphores+0x84>
		vSemaphoreCreateBinary(
  4028e2:	2203      	movs	r2, #3
  4028e4:	2100      	movs	r1, #0
  4028e6:	2001      	movs	r0, #1
  4028e8:	4b2c      	ldr	r3, [pc, #176]	; (40299c <create_peripheral_control_semaphores+0xf8>)
  4028ea:	4798      	blx	r3
  4028ec:	4602      	mov	r2, r0
  4028ee:	68bb      	ldr	r3, [r7, #8]
  4028f0:	601a      	str	r2, [r3, #0]
  4028f2:	68bb      	ldr	r3, [r7, #8]
  4028f4:	681b      	ldr	r3, [r3, #0]
  4028f6:	2b00      	cmp	r3, #0
  4028f8:	d006      	beq.n	402908 <create_peripheral_control_semaphores+0x64>
  4028fa:	68bb      	ldr	r3, [r7, #8]
  4028fc:	6818      	ldr	r0, [r3, #0]
  4028fe:	2300      	movs	r3, #0
  402900:	2200      	movs	r2, #0
  402902:	2100      	movs	r1, #0
  402904:	4c26      	ldr	r4, [pc, #152]	; (4029a0 <create_peripheral_control_semaphores+0xfc>)
  402906:	47a0      	blx	r4
				tx_dma_control->transaction_complete_notification_semaphore);
		configASSERT(
  402908:	68bb      	ldr	r3, [r7, #8]
  40290a:	681b      	ldr	r3, [r3, #0]
  40290c:	2b00      	cmp	r3, #0
  40290e:	d103      	bne.n	402918 <create_peripheral_control_semaphores+0x74>
  402910:	4b21      	ldr	r3, [pc, #132]	; (402998 <create_peripheral_control_semaphores+0xf4>)
  402912:	4798      	blx	r3
  402914:	bf00      	nop
  402916:	e7fd      	b.n	402914 <create_peripheral_control_semaphores+0x70>
				tx_dma_control->transaction_complete_notification_semaphore);

		/* Ensure the semaphore starts in the expected state.  A block time
		of zero can be used here as the semaphore is guaranteed to be
		available (it has only just been created). */
		xSemaphoreTake(
  402918:	68bb      	ldr	r3, [r7, #8]
  40291a:	6818      	ldr	r0, [r3, #0]
  40291c:	2300      	movs	r3, #0
  40291e:	2200      	movs	r2, #0
  402920:	2100      	movs	r1, #0
  402922:	4c20      	ldr	r4, [pc, #128]	; (4029a4 <create_peripheral_control_semaphores+0x100>)
  402924:	47a0      	blx	r4
  402926:	e002      	b.n	40292e <create_peripheral_control_semaphores+0x8a>
				tx_dma_control->transaction_complete_notification_semaphore,
				0);
	} else {
		tx_dma_control->transaction_complete_notification_semaphore = NULL;
  402928:	68bb      	ldr	r3, [r7, #8]
  40292a:	2200      	movs	r2, #0
  40292c:	601a      	str	r2, [r3, #0]
	}

	/* If the receive function is only going to return once the receive
	is complete then create an internal notification semaphore. */
	if (((options_flags & WAIT_RX_COMPLETE) != 0) &&
  40292e:	7bfb      	ldrb	r3, [r7, #15]
  402930:	f003 0308 	and.w	r3, r3, #8
  402934:	2b00      	cmp	r3, #0
  402936:	d025      	beq.n	402984 <create_peripheral_control_semaphores+0xe0>
  402938:	687b      	ldr	r3, [r7, #4]
  40293a:	2b00      	cmp	r3, #0
  40293c:	d022      	beq.n	402984 <create_peripheral_control_semaphores+0xe0>
			(rx_dma_control != NULL)) {
		vSemaphoreCreateBinary(
  40293e:	2203      	movs	r2, #3
  402940:	2100      	movs	r1, #0
  402942:	2001      	movs	r0, #1
  402944:	4b15      	ldr	r3, [pc, #84]	; (40299c <create_peripheral_control_semaphores+0xf8>)
  402946:	4798      	blx	r3
  402948:	4602      	mov	r2, r0
  40294a:	687b      	ldr	r3, [r7, #4]
  40294c:	601a      	str	r2, [r3, #0]
  40294e:	687b      	ldr	r3, [r7, #4]
  402950:	681b      	ldr	r3, [r3, #0]
  402952:	2b00      	cmp	r3, #0
  402954:	d006      	beq.n	402964 <create_peripheral_control_semaphores+0xc0>
  402956:	687b      	ldr	r3, [r7, #4]
  402958:	6818      	ldr	r0, [r3, #0]
  40295a:	2300      	movs	r3, #0
  40295c:	2200      	movs	r2, #0
  40295e:	2100      	movs	r1, #0
  402960:	4c0f      	ldr	r4, [pc, #60]	; (4029a0 <create_peripheral_control_semaphores+0xfc>)
  402962:	47a0      	blx	r4
				rx_dma_control->transaction_complete_notification_semaphore);
		configASSERT(
  402964:	687b      	ldr	r3, [r7, #4]
  402966:	681b      	ldr	r3, [r3, #0]
  402968:	2b00      	cmp	r3, #0
  40296a:	d103      	bne.n	402974 <create_peripheral_control_semaphores+0xd0>
  40296c:	4b0a      	ldr	r3, [pc, #40]	; (402998 <create_peripheral_control_semaphores+0xf4>)
  40296e:	4798      	blx	r3
  402970:	bf00      	nop
  402972:	e7fd      	b.n	402970 <create_peripheral_control_semaphores+0xcc>
				rx_dma_control->transaction_complete_notification_semaphore);

		/* Ensure the semaphore starts in the expected state.  A block time
		of zero can be used here as the semaphore is guaranteed to be
		available (it has only just been created. */
		xSemaphoreTake(
  402974:	687b      	ldr	r3, [r7, #4]
  402976:	6818      	ldr	r0, [r3, #0]
  402978:	2300      	movs	r3, #0
  40297a:	2200      	movs	r2, #0
  40297c:	2100      	movs	r1, #0
  40297e:	4c09      	ldr	r4, [pc, #36]	; (4029a4 <create_peripheral_control_semaphores+0x100>)
  402980:	47a0      	blx	r4
  402982:	e002      	b.n	40298a <create_peripheral_control_semaphores+0xe6>
				rx_dma_control->transaction_complete_notification_semaphore,
				0);
	} else {
		rx_dma_control->transaction_complete_notification_semaphore = NULL;
  402984:	687b      	ldr	r3, [r7, #4]
  402986:	2200      	movs	r2, #0
  402988:	601a      	str	r2, [r3, #0]
	}
}
  40298a:	bf00      	nop
  40298c:	3714      	adds	r7, #20
  40298e:	46bd      	mov	sp, r7
  402990:	bd90      	pop	{r4, r7, pc}
  402992:	bf00      	nop
  402994:	00406c85 	.word	0x00406c85
  402998:	004067c5 	.word	0x004067c5
  40299c:	00406bed 	.word	0x00406bed
  4029a0:	00406d6d 	.word	0x00406d6d
  4029a4:	00406f91 	.word	0x00406f91

004029a8 <configure_interrupt_controller>:
 * Configure the NVIC to enable, and set the priority of, the interrupt
 * specified by peripheral_irq.
 */
void configure_interrupt_controller(const enum IRQn peripheral_irq,
		uint32_t interrupt_priority)
{
  4029a8:	b580      	push	{r7, lr}
  4029aa:	b082      	sub	sp, #8
  4029ac:	af00      	add	r7, sp, #0
  4029ae:	4603      	mov	r3, r0
  4029b0:	6039      	str	r1, [r7, #0]
  4029b2:	71fb      	strb	r3, [r7, #7]
	configASSERT(interrupt_priority <=
  4029b4:	683b      	ldr	r3, [r7, #0]
  4029b6:	2b0f      	cmp	r3, #15
  4029b8:	d903      	bls.n	4029c2 <configure_interrupt_controller+0x1a>
  4029ba:	4b0f      	ldr	r3, [pc, #60]	; (4029f8 <configure_interrupt_controller+0x50>)
  4029bc:	4798      	blx	r3
  4029be:	bf00      	nop
  4029c0:	e7fd      	b.n	4029be <configure_interrupt_controller+0x16>
            configLIBRARY_LOWEST_INTERRUPT_PRIORITY);
	configASSERT(interrupt_priority >=
  4029c2:	683b      	ldr	r3, [r7, #0]
  4029c4:	2b09      	cmp	r3, #9
  4029c6:	d803      	bhi.n	4029d0 <configure_interrupt_controller+0x28>
  4029c8:	4b0b      	ldr	r3, [pc, #44]	; (4029f8 <configure_interrupt_controller+0x50>)
  4029ca:	4798      	blx	r3
  4029cc:	bf00      	nop
  4029ce:	e7fd      	b.n	4029cc <configure_interrupt_controller+0x24>
			configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY);

	NVIC_ClearPendingIRQ(peripheral_irq);
  4029d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4029d4:	4618      	mov	r0, r3
  4029d6:	4b09      	ldr	r3, [pc, #36]	; (4029fc <configure_interrupt_controller+0x54>)
  4029d8:	4798      	blx	r3
	NVIC_SetPriority(peripheral_irq, interrupt_priority);
  4029da:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4029de:	6839      	ldr	r1, [r7, #0]
  4029e0:	4618      	mov	r0, r3
  4029e2:	4b07      	ldr	r3, [pc, #28]	; (402a00 <configure_interrupt_controller+0x58>)
  4029e4:	4798      	blx	r3
	NVIC_EnableIRQ(peripheral_irq);
  4029e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4029ea:	4618      	mov	r0, r3
  4029ec:	4b05      	ldr	r3, [pc, #20]	; (402a04 <configure_interrupt_controller+0x5c>)
  4029ee:	4798      	blx	r3
}
  4029f0:	bf00      	nop
  4029f2:	3708      	adds	r7, #8
  4029f4:	46bd      	mov	sp, r7
  4029f6:	bd80      	pop	{r7, pc}
  4029f8:	004067c5 	.word	0x004067c5
  4029fc:	00402795 	.word	0x00402795
  402a00:	004027c9 	.word	0x004027c9
  402a04:	00402765 	.word	0x00402765

00402a08 <freertos_copy_bytes_from_pdc_circular_buffer>:
 */
uint32_t freertos_copy_bytes_from_pdc_circular_buffer(
		freertos_pdc_rx_control_t *p_rx_buffer_details,
		uint32_t next_byte_to_be_written, uint8_t *buf,
		uint32_t bytes_to_read)
{
  402a08:	b590      	push	{r4, r7, lr}
  402a0a:	b087      	sub	sp, #28
  402a0c:	af00      	add	r7, sp, #0
  402a0e:	60f8      	str	r0, [r7, #12]
  402a10:	60b9      	str	r1, [r7, #8]
  402a12:	607a      	str	r2, [r7, #4]
  402a14:	603b      	str	r3, [r7, #0]
	uint32_t number_of_bytes_available, next_byte_to_read;

	/* Locate the position that data will be read from next. */
	next_byte_to_read = (uint32_t) p_rx_buffer_details->next_byte_to_read;
  402a16:	68fb      	ldr	r3, [r7, #12]
  402a18:	699b      	ldr	r3, [r3, #24]
  402a1a:	613b      	str	r3, [r7, #16]

	if (next_byte_to_be_written == next_byte_to_read) {
  402a1c:	68ba      	ldr	r2, [r7, #8]
  402a1e:	693b      	ldr	r3, [r7, #16]
  402a20:	429a      	cmp	r2, r3
  402a22:	d10c      	bne.n	402a3e <freertos_copy_bytes_from_pdc_circular_buffer+0x36>
		if (p_rx_buffer_details->rx_pdc_parameters.ul_size == 0) {
  402a24:	68fb      	ldr	r3, [r7, #12]
  402a26:	68db      	ldr	r3, [r3, #12]
  402a28:	2b00      	cmp	r3, #0
  402a2a:	d105      	bne.n	402a38 <freertos_copy_bytes_from_pdc_circular_buffer+0x30>
			/* The read and write pointers are equal, but as the Rx DMA has been
			stopped, the buffer must be full, not empty.  Data from the read
			pointer up to the end of the buffer is available. */
			number_of_bytes_available =
					p_rx_buffer_details->past_rx_buffer_end_address
  402a2c:	68fb      	ldr	r3, [r7, #12]
  402a2e:	685a      	ldr	r2, [r3, #4]
	if (next_byte_to_be_written == next_byte_to_read) {
		if (p_rx_buffer_details->rx_pdc_parameters.ul_size == 0) {
			/* The read and write pointers are equal, but as the Rx DMA has been
			stopped, the buffer must be full, not empty.  Data from the read
			pointer up to the end of the buffer is available. */
			number_of_bytes_available =
  402a30:	693b      	ldr	r3, [r7, #16]
  402a32:	1ad3      	subs	r3, r2, r3
  402a34:	617b      	str	r3, [r7, #20]
  402a36:	e010      	b.n	402a5a <freertos_copy_bytes_from_pdc_circular_buffer+0x52>
					p_rx_buffer_details->past_rx_buffer_end_address
					- next_byte_to_read;
		} else {
			/* The read and write pointers are equal, but the Rx DMA is still
			in operation, so the buffer must be empty. */
			number_of_bytes_available = 0;
  402a38:	2300      	movs	r3, #0
  402a3a:	617b      	str	r3, [r7, #20]
  402a3c:	e00d      	b.n	402a5a <freertos_copy_bytes_from_pdc_circular_buffer+0x52>
		}
	} else if (next_byte_to_be_written > next_byte_to_read) {
  402a3e:	68ba      	ldr	r2, [r7, #8]
  402a40:	693b      	ldr	r3, [r7, #16]
  402a42:	429a      	cmp	r2, r3
  402a44:	d904      	bls.n	402a50 <freertos_copy_bytes_from_pdc_circular_buffer+0x48>
		/* The write pointer has not wrapped around from the read pointer, or
		the write and read pointer are the same indicating a buffer overflow.
		Calculate the bytes available between the write and read pointers. */
		number_of_bytes_available = next_byte_to_be_written -
  402a46:	68ba      	ldr	r2, [r7, #8]
  402a48:	693b      	ldr	r3, [r7, #16]
  402a4a:	1ad3      	subs	r3, r2, r3
  402a4c:	617b      	str	r3, [r7, #20]
  402a4e:	e004      	b.n	402a5a <freertos_copy_bytes_from_pdc_circular_buffer+0x52>
	} else {
		/* The write pointer has wrapped around from the read pointer.
		Calculate the bytes available between the end of the buffer and the
		read pointer. */
		number_of_bytes_available =
				p_rx_buffer_details->past_rx_buffer_end_address
  402a50:	68fb      	ldr	r3, [r7, #12]
  402a52:	685a      	ldr	r2, [r3, #4]
				next_byte_to_read;
	} else {
		/* The write pointer has wrapped around from the read pointer.
		Calculate the bytes available between the end of the buffer and the
		read pointer. */
		number_of_bytes_available =
  402a54:	693b      	ldr	r3, [r7, #16]
  402a56:	1ad3      	subs	r3, r2, r3
  402a58:	617b      	str	r3, [r7, #20]
				p_rx_buffer_details->past_rx_buffer_end_address
				- next_byte_to_read;
	}

	/* Cap the number of requested bytes to those available. */
	if (bytes_to_read > number_of_bytes_available) {
  402a5a:	683a      	ldr	r2, [r7, #0]
  402a5c:	697b      	ldr	r3, [r7, #20]
  402a5e:	429a      	cmp	r2, r3
  402a60:	d902      	bls.n	402a68 <freertos_copy_bytes_from_pdc_circular_buffer+0x60>
		bytes_to_read = number_of_bytes_available;
  402a62:	697b      	ldr	r3, [r7, #20]
  402a64:	603b      	str	r3, [r7, #0]
  402a66:	e00a      	b.n	402a7e <freertos_copy_bytes_from_pdc_circular_buffer+0x76>
	} else if (bytes_to_read != number_of_bytes_available) {
  402a68:	683a      	ldr	r2, [r7, #0]
  402a6a:	697b      	ldr	r3, [r7, #20]
  402a6c:	429a      	cmp	r2, r3
  402a6e:	d006      	beq.n	402a7e <freertos_copy_bytes_from_pdc_circular_buffer+0x76>
		/* There are more bytes available than being read now, so there is no
		need to wait for the interrupt to give the semaphore to indicate that
		new data is available. */
		xSemaphoreGive(p_rx_buffer_details->rx_event_semaphore);
  402a70:	68fb      	ldr	r3, [r7, #12]
  402a72:	6918      	ldr	r0, [r3, #16]
  402a74:	2300      	movs	r3, #0
  402a76:	2200      	movs	r2, #0
  402a78:	2100      	movs	r1, #0
  402a7a:	4c14      	ldr	r4, [pc, #80]	; (402acc <freertos_copy_bytes_from_pdc_circular_buffer+0xc4>)
  402a7c:	47a0      	blx	r4
	}

	/* Copy the bytes into the user buffer. */
	memcpy(buf, (void *) p_rx_buffer_details->next_byte_to_read,
  402a7e:	68fb      	ldr	r3, [r7, #12]
  402a80:	699b      	ldr	r3, [r3, #24]
  402a82:	683a      	ldr	r2, [r7, #0]
  402a84:	4619      	mov	r1, r3
  402a86:	6878      	ldr	r0, [r7, #4]
  402a88:	4b11      	ldr	r3, [pc, #68]	; (402ad0 <freertos_copy_bytes_from_pdc_circular_buffer+0xc8>)
  402a8a:	4798      	blx	r3
			bytes_to_read);

	/* Move up the read buffer accordingly, wrapping around if it reaches the
	end of the buffer. */
	next_byte_to_read += bytes_to_read;
  402a8c:	693a      	ldr	r2, [r7, #16]
  402a8e:	683b      	ldr	r3, [r7, #0]
  402a90:	4413      	add	r3, r2
  402a92:	613b      	str	r3, [r7, #16]

	if (next_byte_to_read >=
			p_rx_buffer_details->past_rx_buffer_end_address) {
  402a94:	68fb      	ldr	r3, [r7, #12]
  402a96:	685a      	ldr	r2, [r3, #4]

	/* Move up the read buffer accordingly, wrapping around if it reaches the
	end of the buffer. */
	next_byte_to_read += bytes_to_read;

	if (next_byte_to_read >=
  402a98:	693b      	ldr	r3, [r7, #16]
  402a9a:	429a      	cmp	r2, r3
  402a9c:	d809      	bhi.n	402ab2 <freertos_copy_bytes_from_pdc_circular_buffer+0xaa>
			p_rx_buffer_details->past_rx_buffer_end_address) {
		/* The next_byte_to_read pointer is only read by the ISR, so the
		critical section is probably not needed on 32-bit machines. */
		taskENTER_CRITICAL();
  402a9e:	4b0d      	ldr	r3, [pc, #52]	; (402ad4 <freertos_copy_bytes_from_pdc_circular_buffer+0xcc>)
  402aa0:	4798      	blx	r3
		{
			p_rx_buffer_details->next_byte_to_read =
					(uint8_t *) p_rx_buffer_details->rx_buffer_start_address;
  402aa2:	68fb      	ldr	r3, [r7, #12]
  402aa4:	681b      	ldr	r3, [r3, #0]
  402aa6:	461a      	mov	r2, r3
			p_rx_buffer_details->past_rx_buffer_end_address) {
		/* The next_byte_to_read pointer is only read by the ISR, so the
		critical section is probably not needed on 32-bit machines. */
		taskENTER_CRITICAL();
		{
			p_rx_buffer_details->next_byte_to_read =
  402aa8:	68fb      	ldr	r3, [r7, #12]
  402aaa:	619a      	str	r2, [r3, #24]
					(uint8_t *) p_rx_buffer_details->rx_buffer_start_address;
		}
		taskEXIT_CRITICAL();
  402aac:	4b0a      	ldr	r3, [pc, #40]	; (402ad8 <freertos_copy_bytes_from_pdc_circular_buffer+0xd0>)
  402aae:	4798      	blx	r3
  402ab0:	e006      	b.n	402ac0 <freertos_copy_bytes_from_pdc_circular_buffer+0xb8>
	} else {
		/* The next_byte_to_read pointer is only read by the ISR, so the
		critical section is probably not needed on 32-bit machines. */
		taskENTER_CRITICAL();
  402ab2:	4b08      	ldr	r3, [pc, #32]	; (402ad4 <freertos_copy_bytes_from_pdc_circular_buffer+0xcc>)
  402ab4:	4798      	blx	r3
		{
			p_rx_buffer_details->next_byte_to_read =
					(uint8_t *) next_byte_to_read;
  402ab6:	693a      	ldr	r2, [r7, #16]
	} else {
		/* The next_byte_to_read pointer is only read by the ISR, so the
		critical section is probably not needed on 32-bit machines. */
		taskENTER_CRITICAL();
		{
			p_rx_buffer_details->next_byte_to_read =
  402ab8:	68fb      	ldr	r3, [r7, #12]
  402aba:	619a      	str	r2, [r3, #24]
					(uint8_t *) next_byte_to_read;
		}
		taskEXIT_CRITICAL();
  402abc:	4b06      	ldr	r3, [pc, #24]	; (402ad8 <freertos_copy_bytes_from_pdc_circular_buffer+0xd0>)
  402abe:	4798      	blx	r3
	}

	/* Return the number of bytes actually read. */
	return bytes_to_read;
  402ac0:	683b      	ldr	r3, [r7, #0]
}
  402ac2:	4618      	mov	r0, r3
  402ac4:	371c      	adds	r7, #28
  402ac6:	46bd      	mov	sp, r7
  402ac8:	bd90      	pop	{r4, r7, pc}
  402aca:	bf00      	nop
  402acc:	00406d6d 	.word	0x00406d6d
  402ad0:	0040c23d 	.word	0x0040c23d
  402ad4:	0040677d 	.word	0x0040677d
  402ad8:	0040679d 	.word	0x0040679d

00402adc <freertos_obtain_peripheral_access_mutex>:
 * did not become available within max_block_time_ticks tick periods.
 */
status_code_t freertos_obtain_peripheral_access_mutex(
		freertos_dma_event_control_t *dma_event_control,
		portTickType *max_block_time_ticks)
{
  402adc:	b590      	push	{r4, r7, lr}
  402ade:	b087      	sub	sp, #28
  402ae0:	af00      	add	r7, sp, #0
  402ae2:	6078      	str	r0, [r7, #4]
  402ae4:	6039      	str	r1, [r7, #0]
	status_code_t return_value = STATUS_OK;
  402ae6:	2300      	movs	r3, #0
  402ae8:	75fb      	strb	r3, [r7, #23]
	xTimeOutType time_out_definition;

	if (dma_event_control->peripheral_access_mutex != NULL) {
  402aea:	687b      	ldr	r3, [r7, #4]
  402aec:	685b      	ldr	r3, [r3, #4]
  402aee:	2b00      	cmp	r3, #0
  402af0:	d01e      	beq.n	402b30 <freertos_obtain_peripheral_access_mutex+0x54>
		/* Remember the time on entry. */
		vTaskSetTimeOutState(&time_out_definition);
  402af2:	f107 030c 	add.w	r3, r7, #12
  402af6:	4618      	mov	r0, r3
  402af8:	4b10      	ldr	r3, [pc, #64]	; (402b3c <freertos_obtain_peripheral_access_mutex+0x60>)
  402afa:	4798      	blx	r3

		/* Wait to get exclusive access to the peripheral. */
		if (xSemaphoreTake(dma_event_control->peripheral_access_mutex,
  402afc:	687b      	ldr	r3, [r7, #4]
  402afe:	6858      	ldr	r0, [r3, #4]
  402b00:	683b      	ldr	r3, [r7, #0]
  402b02:	681a      	ldr	r2, [r3, #0]
  402b04:	2300      	movs	r3, #0
  402b06:	2100      	movs	r1, #0
  402b08:	4c0d      	ldr	r4, [pc, #52]	; (402b40 <freertos_obtain_peripheral_access_mutex+0x64>)
  402b0a:	47a0      	blx	r4
  402b0c:	4603      	mov	r3, r0
  402b0e:	2b00      	cmp	r3, #0
  402b10:	d102      	bne.n	402b18 <freertos_obtain_peripheral_access_mutex+0x3c>
				*max_block_time_ticks) == pdFAIL) {
			return_value = ERR_TIMEOUT;
  402b12:	23fd      	movs	r3, #253	; 0xfd
  402b14:	75fb      	strb	r3, [r7, #23]
  402b16:	e00b      	b.n	402b30 <freertos_obtain_peripheral_access_mutex+0x54>
		} else {
			/* Adjust the time out value in case the task had to block to
			wait for the semaphore. */
			if (xTaskCheckForTimeOut(&time_out_definition,
  402b18:	f107 030c 	add.w	r3, r7, #12
  402b1c:	6839      	ldr	r1, [r7, #0]
  402b1e:	4618      	mov	r0, r3
  402b20:	4b08      	ldr	r3, [pc, #32]	; (402b44 <freertos_obtain_peripheral_access_mutex+0x68>)
  402b22:	4798      	blx	r3
  402b24:	4603      	mov	r3, r0
  402b26:	2b01      	cmp	r3, #1
  402b28:	d102      	bne.n	402b30 <freertos_obtain_peripheral_access_mutex+0x54>
					max_block_time_ticks) == pdTRUE) {
				*max_block_time_ticks = 0;
  402b2a:	683b      	ldr	r3, [r7, #0]
  402b2c:	2200      	movs	r2, #0
  402b2e:	601a      	str	r2, [r3, #0]
			}
		}
	}

	return return_value;
  402b30:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
  402b34:	4618      	mov	r0, r3
  402b36:	371c      	adds	r7, #28
  402b38:	46bd      	mov	sp, r7
  402b3a:	bd90      	pop	{r4, r7, pc}
  402b3c:	00407e39 	.word	0x00407e39
  402b40:	00406f91 	.word	0x00406f91
  402b44:	00407e75 	.word	0x00407e75

00402b48 <freertos_start_pdc_transfer>:
 */
void freertos_start_pdc_transfer(
		freertos_dma_event_control_t *dma_event_control,
		const uint8_t *data, size_t len, void *pdc_base_address,
		xSemaphoreHandle notification_semaphore, bool is_transmitting)
{
  402b48:	b590      	push	{r4, r7, lr}
  402b4a:	b087      	sub	sp, #28
  402b4c:	af00      	add	r7, sp, #0
  402b4e:	60f8      	str	r0, [r7, #12]
  402b50:	60b9      	str	r1, [r7, #8]
  402b52:	607a      	str	r2, [r7, #4]
  402b54:	603b      	str	r3, [r7, #0]
	/* Remember which semaphore is to be used to indicate the end of
	transmission.  If notification_semaphore is NULL then either no
	semaphore is being used, or the driver is using an internal notification
	semaphore because it is configured to wait until the transmit has
	completed before returning. */
	if (notification_semaphore != NULL) {
  402b56:	6abb      	ldr	r3, [r7, #40]	; 0x28
  402b58:	2b00      	cmp	r3, #0
  402b5a:	d002      	beq.n	402b62 <freertos_start_pdc_transfer+0x1a>
		dma_event_control->transaction_complete_notification_semaphore =
  402b5c:	68fb      	ldr	r3, [r7, #12]
  402b5e:	6aba      	ldr	r2, [r7, #40]	; 0x28
  402b60:	601a      	str	r2, [r3, #0]
				notification_semaphore;
	}

	/* Ensure the notification semaphore starts in the expected state in case
	the previous PDC transfer didn't complete for any reason. */
	if (dma_event_control->transaction_complete_notification_semaphore !=
  402b62:	68fb      	ldr	r3, [r7, #12]
  402b64:	681b      	ldr	r3, [r3, #0]
  402b66:	2b00      	cmp	r3, #0
  402b68:	d006      	beq.n	402b78 <freertos_start_pdc_transfer+0x30>
			NULL) {
		xSemaphoreTake(
  402b6a:	68fb      	ldr	r3, [r7, #12]
  402b6c:	6818      	ldr	r0, [r3, #0]
  402b6e:	2300      	movs	r3, #0
  402b70:	2200      	movs	r2, #0
  402b72:	2100      	movs	r1, #0
  402b74:	4c17      	ldr	r4, [pc, #92]	; (402bd4 <freertos_start_pdc_transfer+0x8c>)
  402b76:	47a0      	blx	r4
				dma_event_control->transaction_complete_notification_semaphore,
				0);
	}

	/* Configure the PDC to transmit or receive parameters. */
	pdc_packet.ul_addr = (uint32_t) data;
  402b78:	68bb      	ldr	r3, [r7, #8]
  402b7a:	613b      	str	r3, [r7, #16]
	pdc_packet.ul_size = (uint32_t) len;
  402b7c:	687b      	ldr	r3, [r7, #4]
  402b7e:	617b      	str	r3, [r7, #20]

	if (is_transmitting == true) {
  402b80:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
  402b84:	2b00      	cmp	r3, #0
  402b86:	d011      	beq.n	402bac <freertos_start_pdc_transfer+0x64>
		pdc_disable_transfer(pdc_base_address, PERIPH_PTCR_TXTDIS);
  402b88:	f44f 7100 	mov.w	r1, #512	; 0x200
  402b8c:	6838      	ldr	r0, [r7, #0]
  402b8e:	4b12      	ldr	r3, [pc, #72]	; (402bd8 <freertos_start_pdc_transfer+0x90>)
  402b90:	4798      	blx	r3
		pdc_tx_init(pdc_base_address, &pdc_packet, NULL);
  402b92:	f107 0310 	add.w	r3, r7, #16
  402b96:	2200      	movs	r2, #0
  402b98:	4619      	mov	r1, r3
  402b9a:	6838      	ldr	r0, [r7, #0]
  402b9c:	4b0f      	ldr	r3, [pc, #60]	; (402bdc <freertos_start_pdc_transfer+0x94>)
  402b9e:	4798      	blx	r3
		pdc_enable_transfer(pdc_base_address, PERIPH_PTCR_TXTEN);
  402ba0:	f44f 7180 	mov.w	r1, #256	; 0x100
  402ba4:	6838      	ldr	r0, [r7, #0]
  402ba6:	4b0e      	ldr	r3, [pc, #56]	; (402be0 <freertos_start_pdc_transfer+0x98>)
  402ba8:	4798      	blx	r3
	} else {
		pdc_disable_transfer(pdc_base_address, PERIPH_PTCR_RXTDIS);
		pdc_rx_init(pdc_base_address, &pdc_packet, NULL);
		pdc_enable_transfer(pdc_base_address, PERIPH_PTCR_RXTEN);
	}
}
  402baa:	e00e      	b.n	402bca <freertos_start_pdc_transfer+0x82>
	if (is_transmitting == true) {
		pdc_disable_transfer(pdc_base_address, PERIPH_PTCR_TXTDIS);
		pdc_tx_init(pdc_base_address, &pdc_packet, NULL);
		pdc_enable_transfer(pdc_base_address, PERIPH_PTCR_TXTEN);
	} else {
		pdc_disable_transfer(pdc_base_address, PERIPH_PTCR_RXTDIS);
  402bac:	2102      	movs	r1, #2
  402bae:	6838      	ldr	r0, [r7, #0]
  402bb0:	4b09      	ldr	r3, [pc, #36]	; (402bd8 <freertos_start_pdc_transfer+0x90>)
  402bb2:	4798      	blx	r3
		pdc_rx_init(pdc_base_address, &pdc_packet, NULL);
  402bb4:	f107 0310 	add.w	r3, r7, #16
  402bb8:	2200      	movs	r2, #0
  402bba:	4619      	mov	r1, r3
  402bbc:	6838      	ldr	r0, [r7, #0]
  402bbe:	4b09      	ldr	r3, [pc, #36]	; (402be4 <freertos_start_pdc_transfer+0x9c>)
  402bc0:	4798      	blx	r3
		pdc_enable_transfer(pdc_base_address, PERIPH_PTCR_RXTEN);
  402bc2:	2101      	movs	r1, #1
  402bc4:	6838      	ldr	r0, [r7, #0]
  402bc6:	4b06      	ldr	r3, [pc, #24]	; (402be0 <freertos_start_pdc_transfer+0x98>)
  402bc8:	4798      	blx	r3
	}
}
  402bca:	bf00      	nop
  402bcc:	371c      	adds	r7, #28
  402bce:	46bd      	mov	sp, r7
  402bd0:	bd90      	pop	{r4, r7, pc}
  402bd2:	bf00      	nop
  402bd4:	00406f91 	.word	0x00406f91
  402bd8:	00405005 	.word	0x00405005
  402bdc:	00404f5d 	.word	0x00404f5d
  402be0:	00404fe5 	.word	0x00404fe5
  402be4:	00404fa1 	.word	0x00404fa1

00402be8 <freertos_optionally_wait_transfer_completion>:
 */
status_code_t freertos_optionally_wait_transfer_completion(
		freertos_dma_event_control_t *dma_event_control,
		xSemaphoreHandle notification_semaphore,
		portTickType max_block_time_ticks)
{
  402be8:	b590      	push	{r4, r7, lr}
  402bea:	b087      	sub	sp, #28
  402bec:	af00      	add	r7, sp, #0
  402bee:	60f8      	str	r0, [r7, #12]
  402bf0:	60b9      	str	r1, [r7, #8]
  402bf2:	607a      	str	r2, [r7, #4]
	status_code_t return_value = STATUS_OK;
  402bf4:	2300      	movs	r3, #0
  402bf6:	75fb      	strb	r3, [r7, #23]

	if (notification_semaphore == NULL) {
  402bf8:	68bb      	ldr	r3, [r7, #8]
  402bfa:	2b00      	cmp	r3, #0
  402bfc:	d10f      	bne.n	402c1e <freertos_optionally_wait_transfer_completion+0x36>
		if (dma_event_control->transaction_complete_notification_semaphore !=
  402bfe:	68fb      	ldr	r3, [r7, #12]
  402c00:	681b      	ldr	r3, [r3, #0]
  402c02:	2b00      	cmp	r3, #0
  402c04:	d00b      	beq.n	402c1e <freertos_optionally_wait_transfer_completion+0x36>
				NULL) {
			/* Wait until notified by the ISR that transmission is
			complete. */
			if (xSemaphoreTake(dma_event_control->
  402c06:	68fb      	ldr	r3, [r7, #12]
  402c08:	6818      	ldr	r0, [r3, #0]
  402c0a:	2300      	movs	r3, #0
  402c0c:	687a      	ldr	r2, [r7, #4]
  402c0e:	2100      	movs	r1, #0
  402c10:	4c06      	ldr	r4, [pc, #24]	; (402c2c <freertos_optionally_wait_transfer_completion+0x44>)
  402c12:	47a0      	blx	r4
  402c14:	4603      	mov	r3, r0
  402c16:	2b01      	cmp	r3, #1
  402c18:	d001      	beq.n	402c1e <freertos_optionally_wait_transfer_completion+0x36>
					transaction_complete_notification_semaphore,
					max_block_time_ticks) != pdPASS) {
				return_value = ERR_TIMEOUT;
  402c1a:	23fd      	movs	r3, #253	; 0xfd
  402c1c:	75fb      	strb	r3, [r7, #23]
			}
		}
	}

	return return_value;
  402c1e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
  402c22:	4618      	mov	r0, r3
  402c24:	371c      	adds	r7, #28
  402c26:	46bd      	mov	sp, r7
  402c28:	bd90      	pop	{r4, r7, pc}
  402c2a:	bf00      	nop
  402c2c:	00406f91 	.word	0x00406f91

00402c30 <freertos_twi_master_init>:
 *     be used with FreeRTOS TWI read and write functions is returned.  If
 *     the initialisation fails then NULL is returned.
 */
freertos_twi_if freertos_twi_master_init(Twi *p_twi,
		const freertos_peripheral_options_t *const freertos_driver_parameters)
{
  402c30:	b580      	push	{r7, lr}
  402c32:	b086      	sub	sp, #24
  402c34:	af00      	add	r7, sp, #0
  402c36:	6078      	str	r0, [r7, #4]
  402c38:	6039      	str	r1, [r7, #0]
	portBASE_TYPE twi_index;
	bool is_valid_operating_mode;
	freertos_twi_if return_value;
	const enum peripheral_operation_mode valid_operating_modes[] = {TWI_I2C_MASTER};
  402c3a:	2303      	movs	r3, #3
  402c3c:	733b      	strb	r3, [r7, #12]

	/* Find the index into the all_twi_definitions array that holds details of
	the p_twi peripheral. */
	twi_index = get_pdc_peripheral_details(all_twi_definitions, MAX_TWIS,
  402c3e:	687a      	ldr	r2, [r7, #4]
  402c40:	2101      	movs	r1, #1
  402c42:	484b      	ldr	r0, [pc, #300]	; (402d70 <freertos_twi_master_init+0x140>)
  402c44:	4b4b      	ldr	r3, [pc, #300]	; (402d74 <freertos_twi_master_init+0x144>)
  402c46:	4798      	blx	r3
  402c48:	6138      	str	r0, [r7, #16]
			(void *) p_twi);

	/* Check the requested operating mode is valid for the peripheral. */
	is_valid_operating_mode = check_requested_operating_mode(
  402c4a:	683b      	ldr	r3, [r7, #0]
  402c4c:	7b1b      	ldrb	r3, [r3, #12]
  402c4e:	f107 010c 	add.w	r1, r7, #12
  402c52:	2201      	movs	r2, #1
  402c54:	4618      	mov	r0, r3
  402c56:	4b48      	ldr	r3, [pc, #288]	; (402d78 <freertos_twi_master_init+0x148>)
  402c58:	4798      	blx	r3
  402c5a:	4603      	mov	r3, r0
  402c5c:	73fb      	strb	r3, [r7, #15]
			sizeof(valid_operating_modes) /
			sizeof(enum peripheral_operation_mode));

	/* Don't do anything unless a valid p_twi pointer was used, and a valid
	operating mode was requested. */
	if ((twi_index < MAX_TWIS) && (is_valid_operating_mode == true)) {
  402c5e:	693b      	ldr	r3, [r7, #16]
  402c60:	2b00      	cmp	r3, #0
  402c62:	dc7d      	bgt.n	402d60 <freertos_twi_master_init+0x130>
  402c64:	7bfb      	ldrb	r3, [r7, #15]
  402c66:	2b00      	cmp	r3, #0
  402c68:	d07a      	beq.n	402d60 <freertos_twi_master_init+0x130>
		/* This function must be called exactly once per supported twi.  Check
		it has not been called	before. */
		configASSERT(memcmp((void *)&(tx_dma_control[twi_index]),
  402c6a:	693b      	ldr	r3, [r7, #16]
  402c6c:	00db      	lsls	r3, r3, #3
  402c6e:	4a43      	ldr	r2, [pc, #268]	; (402d7c <freertos_twi_master_init+0x14c>)
  402c70:	4413      	add	r3, r2
  402c72:	2208      	movs	r2, #8
  402c74:	4942      	ldr	r1, [pc, #264]	; (402d80 <freertos_twi_master_init+0x150>)
  402c76:	4618      	mov	r0, r3
  402c78:	4b42      	ldr	r3, [pc, #264]	; (402d84 <freertos_twi_master_init+0x154>)
  402c7a:	4798      	blx	r3
  402c7c:	4603      	mov	r3, r0
  402c7e:	2b00      	cmp	r3, #0
  402c80:	d003      	beq.n	402c8a <freertos_twi_master_init+0x5a>
  402c82:	4b41      	ldr	r3, [pc, #260]	; (402d88 <freertos_twi_master_init+0x158>)
  402c84:	4798      	blx	r3
  402c86:	bf00      	nop
  402c88:	e7fd      	b.n	402c86 <freertos_twi_master_init+0x56>
				&null_dma_control,
				sizeof(null_dma_control)) == 0);
		configASSERT(memcmp((void *)&(rx_dma_control[twi_index]),
  402c8a:	693b      	ldr	r3, [r7, #16]
  402c8c:	00db      	lsls	r3, r3, #3
  402c8e:	4a3f      	ldr	r2, [pc, #252]	; (402d8c <freertos_twi_master_init+0x15c>)
  402c90:	4413      	add	r3, r2
  402c92:	2208      	movs	r2, #8
  402c94:	493a      	ldr	r1, [pc, #232]	; (402d80 <freertos_twi_master_init+0x150>)
  402c96:	4618      	mov	r0, r3
  402c98:	4b3a      	ldr	r3, [pc, #232]	; (402d84 <freertos_twi_master_init+0x154>)
  402c9a:	4798      	blx	r3
  402c9c:	4603      	mov	r3, r0
  402c9e:	2b00      	cmp	r3, #0
  402ca0:	d003      	beq.n	402caa <freertos_twi_master_init+0x7a>
  402ca2:	4b39      	ldr	r3, [pc, #228]	; (402d88 <freertos_twi_master_init+0x158>)
  402ca4:	4798      	blx	r3
  402ca6:	bf00      	nop
  402ca8:	e7fd      	b.n	402ca6 <freertos_twi_master_init+0x76>
		uint32_t temp = (uint32_t)(all_twi_definitions[twi_index].peripheral_base_address - 0x600);
		Flexcom *p_flexcom = (Flexcom *)temp;
		flexcom_enable(p_flexcom);
		flexcom_set_opmode(p_flexcom, FLEXCOM_TWI);
#else
		pmc_enable_periph_clk(
  402caa:	4a31      	ldr	r2, [pc, #196]	; (402d70 <freertos_twi_master_init+0x140>)
  402cac:	693b      	ldr	r3, [r7, #16]
  402cae:	011b      	lsls	r3, r3, #4
  402cb0:	4413      	add	r3, r2
  402cb2:	3308      	adds	r3, #8
  402cb4:	681b      	ldr	r3, [r3, #0]
  402cb6:	4618      	mov	r0, r3
  402cb8:	4b35      	ldr	r3, [pc, #212]	; (402d90 <freertos_twi_master_init+0x160>)
  402cba:	4798      	blx	r3
				all_twi_definitions[twi_index].peripheral_id);
#endif
		/* Ensure everything is disabled before configuration. */
		pdc_disable_transfer(
  402cbc:	4a2c      	ldr	r2, [pc, #176]	; (402d70 <freertos_twi_master_init+0x140>)
  402cbe:	693b      	ldr	r3, [r7, #16]
  402cc0:	011b      	lsls	r3, r3, #4
  402cc2:	4413      	add	r3, r2
  402cc4:	3304      	adds	r3, #4
  402cc6:	681b      	ldr	r3, [r3, #0]
  402cc8:	f240 2102 	movw	r1, #514	; 0x202
  402ccc:	4618      	mov	r0, r3
  402cce:	4b31      	ldr	r3, [pc, #196]	; (402d94 <freertos_twi_master_init+0x164>)
  402cd0:	4798      	blx	r3
				all_twi_definitions[twi_index].pdc_base_address,
				(PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS));
		twi_disable_interrupt(
				all_twi_definitions[twi_index].peripheral_base_address,
  402cd2:	4a27      	ldr	r2, [pc, #156]	; (402d70 <freertos_twi_master_init+0x140>)
  402cd4:	693b      	ldr	r3, [r7, #16]
  402cd6:	011b      	lsls	r3, r3, #4
  402cd8:	4413      	add	r3, r2
  402cda:	681b      	ldr	r3, [r3, #0]
#endif
		/* Ensure everything is disabled before configuration. */
		pdc_disable_transfer(
				all_twi_definitions[twi_index].pdc_base_address,
				(PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS));
		twi_disable_interrupt(
  402cdc:	f04f 31ff 	mov.w	r1, #4294967295
  402ce0:	4618      	mov	r0, r3
  402ce2:	4b2d      	ldr	r3, [pc, #180]	; (402d98 <freertos_twi_master_init+0x168>)
  402ce4:	4798      	blx	r3
				all_twi_definitions[twi_index].peripheral_base_address,
				MASK_ALL_INTERRUPTS);
		twi_reset(
				all_twi_definitions[twi_index].peripheral_base_address);
  402ce6:	4a22      	ldr	r2, [pc, #136]	; (402d70 <freertos_twi_master_init+0x140>)
  402ce8:	693b      	ldr	r3, [r7, #16]
  402cea:	011b      	lsls	r3, r3, #4
  402cec:	4413      	add	r3, r2
  402cee:	681b      	ldr	r3, [r3, #0]
				all_twi_definitions[twi_index].pdc_base_address,
				(PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS));
		twi_disable_interrupt(
				all_twi_definitions[twi_index].peripheral_base_address,
				MASK_ALL_INTERRUPTS);
		twi_reset(
  402cf0:	4618      	mov	r0, r3
  402cf2:	4b2a      	ldr	r3, [pc, #168]	; (402d9c <freertos_twi_master_init+0x16c>)
  402cf4:	4798      	blx	r3
				all_twi_definitions[twi_index].peripheral_base_address);

		switch (freertos_driver_parameters->operation_mode) {
  402cf6:	683b      	ldr	r3, [r7, #0]
  402cf8:	7b1b      	ldrb	r3, [r3, #12]
  402cfa:	2b03      	cmp	r3, #3
  402cfc:	d000      	beq.n	402d00 <freertos_twi_master_init+0xd0>
					all_twi_definitions[twi_index].peripheral_base_address);
			break;

		default:
			/* No other modes are currently supported. */
			break;
  402cfe:	e008      	b.n	402d12 <freertos_twi_master_init+0xe2>

		switch (freertos_driver_parameters->operation_mode) {
		case TWI_I2C_MASTER:
			/* Call the standard ASF init function. */
			twi_enable_master_mode(
					all_twi_definitions[twi_index].peripheral_base_address);
  402d00:	4a1b      	ldr	r2, [pc, #108]	; (402d70 <freertos_twi_master_init+0x140>)
  402d02:	693b      	ldr	r3, [r7, #16]
  402d04:	011b      	lsls	r3, r3, #4
  402d06:	4413      	add	r3, r2
  402d08:	681b      	ldr	r3, [r3, #0]
				all_twi_definitions[twi_index].peripheral_base_address);

		switch (freertos_driver_parameters->operation_mode) {
		case TWI_I2C_MASTER:
			/* Call the standard ASF init function. */
			twi_enable_master_mode(
  402d0a:	4618      	mov	r0, r3
  402d0c:	4b24      	ldr	r3, [pc, #144]	; (402da0 <freertos_twi_master_init+0x170>)
  402d0e:	4798      	blx	r3
					all_twi_definitions[twi_index].peripheral_base_address);
			break;
  402d10:	bf00      	nop
		}

		/* Create any required peripheral access mutexes and transaction complete
		semaphores.  This peripheral is half duplex so only a single access
		mutex is required. */
		create_peripheral_control_semaphores(
  402d12:	683b      	ldr	r3, [r7, #0]
  402d14:	7b58      	ldrb	r0, [r3, #13]
  402d16:	693b      	ldr	r3, [r7, #16]
  402d18:	00db      	lsls	r3, r3, #3
  402d1a:	4a18      	ldr	r2, [pc, #96]	; (402d7c <freertos_twi_master_init+0x14c>)
  402d1c:	1899      	adds	r1, r3, r2
  402d1e:	693b      	ldr	r3, [r7, #16]
  402d20:	00db      	lsls	r3, r3, #3
  402d22:	4a1a      	ldr	r2, [pc, #104]	; (402d8c <freertos_twi_master_init+0x15c>)
  402d24:	4413      	add	r3, r2
  402d26:	461a      	mov	r2, r3
  402d28:	4b1e      	ldr	r3, [pc, #120]	; (402da4 <freertos_twi_master_init+0x174>)
  402d2a:	4798      	blx	r3
				&(tx_dma_control[twi_index]),
				&(rx_dma_control[twi_index]));

		/* Error interrupts are always enabled. */
		twi_enable_interrupt(
				all_twi_definitions[twi_index].peripheral_base_address,
  402d2c:	4a10      	ldr	r2, [pc, #64]	; (402d70 <freertos_twi_master_init+0x140>)
  402d2e:	693b      	ldr	r3, [r7, #16]
  402d30:	011b      	lsls	r3, r3, #4
  402d32:	4413      	add	r3, r2
  402d34:	681b      	ldr	r3, [r3, #0]
				freertos_driver_parameters->options_flags,
				&(tx_dma_control[twi_index]),
				&(rx_dma_control[twi_index]));

		/* Error interrupts are always enabled. */
		twi_enable_interrupt(
  402d36:	f44f 7150 	mov.w	r1, #832	; 0x340
  402d3a:	4618      	mov	r0, r3
  402d3c:	4b1a      	ldr	r3, [pc, #104]	; (402da8 <freertos_twi_master_init+0x178>)
  402d3e:	4798      	blx	r3
				all_twi_definitions[twi_index].peripheral_base_address,
				IER_ERROR_INTERRUPTS);

		/* Configure and enable the TWI interrupt in the interrupt controller. */
		configure_interrupt_controller(
  402d40:	4a0b      	ldr	r2, [pc, #44]	; (402d70 <freertos_twi_master_init+0x140>)
  402d42:	693b      	ldr	r3, [r7, #16]
  402d44:	011b      	lsls	r3, r3, #4
  402d46:	4413      	add	r3, r2
  402d48:	330c      	adds	r3, #12
  402d4a:	f993 2000 	ldrsb.w	r2, [r3]
  402d4e:	683b      	ldr	r3, [r7, #0]
  402d50:	689b      	ldr	r3, [r3, #8]
  402d52:	4619      	mov	r1, r3
  402d54:	4610      	mov	r0, r2
  402d56:	4b15      	ldr	r3, [pc, #84]	; (402dac <freertos_twi_master_init+0x17c>)
  402d58:	4798      	blx	r3
				all_twi_definitions[twi_index].peripheral_irq,
				freertos_driver_parameters->interrupt_priority);

		return_value = (freertos_twi_if) p_twi;
  402d5a:	687b      	ldr	r3, [r7, #4]
  402d5c:	617b      	str	r3, [r7, #20]
  402d5e:	e001      	b.n	402d64 <freertos_twi_master_init+0x134>
	} else {
		return_value = NULL;
  402d60:	2300      	movs	r3, #0
  402d62:	617b      	str	r3, [r7, #20]
	}

	return return_value;
  402d64:	697b      	ldr	r3, [r7, #20]
}
  402d66:	4618      	mov	r0, r3
  402d68:	3718      	adds	r7, #24
  402d6a:	46bd      	mov	sp, r7
  402d6c:	bd80      	pop	{r7, pc}
  402d6e:	bf00      	nop
  402d70:	00414844 	.word	0x00414844
  402d74:	0040281d 	.word	0x0040281d
  402d78:	0040285d 	.word	0x0040285d
  402d7c:	20000ac4 	.word	0x20000ac4
  402d80:	0041483c 	.word	0x0041483c
  402d84:	0040c1d9 	.word	0x0040c1d9
  402d88:	004067c5 	.word	0x004067c5
  402d8c:	20000acc 	.word	0x20000acc
  402d90:	00405a85 	.word	0x00405a85
  402d94:	00405005 	.word	0x00405005
  402d98:	00405f39 	.word	0x00405f39
  402d9c:	00405fa1 	.word	0x00405fa1
  402da0:	00405e89 	.word	0x00405e89
  402da4:	004028a5 	.word	0x004028a5
  402da8:	00405f1d 	.word	0x00405f1d
  402dac:	004029a9 	.word	0x004029a9

00402db0 <freertos_twi_write_packet_async>:
 *     the PDC was successfully configured to perform the TWI write operation.
 */
status_code_t freertos_twi_write_packet_async(freertos_twi_if p_twi,
		twi_packet_t *p_packet, portTickType block_time_ticks,
		xSemaphoreHandle notification_semaphore)
{
  402db0:	b590      	push	{r4, r7, lr}
  402db2:	b08d      	sub	sp, #52	; 0x34
  402db4:	af02      	add	r7, sp, #8
  402db6:	60f8      	str	r0, [r7, #12]
  402db8:	60b9      	str	r1, [r7, #8]
  402dba:	607a      	str	r2, [r7, #4]
  402dbc:	603b      	str	r3, [r7, #0]
	status_code_t return_value;
	portBASE_TYPE twi_index;
	Twi *twi_base;
	uint32_t internal_address = 0;
  402dbe:	2300      	movs	r3, #0
  402dc0:	623b      	str	r3, [r7, #32]

	twi_base = (Twi *) p_twi;
  402dc2:	68fb      	ldr	r3, [r7, #12]
  402dc4:	61bb      	str	r3, [r7, #24]
	twi_index = get_pdc_peripheral_details(all_twi_definitions, MAX_TWIS,
  402dc6:	69ba      	ldr	r2, [r7, #24]
  402dc8:	2101      	movs	r1, #1
  402dca:	4880      	ldr	r0, [pc, #512]	; (402fcc <freertos_twi_write_packet_async+0x21c>)
  402dcc:	4b80      	ldr	r3, [pc, #512]	; (402fd0 <freertos_twi_write_packet_async+0x220>)
  402dce:	4798      	blx	r3
  402dd0:	6178      	str	r0, [r7, #20]
			(void *) twi_base);

	/* Don't do anything unless a valid TWI pointer was used. */
	if ((twi_index < MAX_TWIS) && (p_packet->length > 0)) {
  402dd2:	697b      	ldr	r3, [r7, #20]
  402dd4:	2b00      	cmp	r3, #0
  402dd6:	f300 80f0 	bgt.w	402fba <freertos_twi_write_packet_async+0x20a>
  402dda:	68bb      	ldr	r3, [r7, #8]
  402ddc:	68db      	ldr	r3, [r3, #12]
  402dde:	2b00      	cmp	r3, #0
  402de0:	f000 80eb 	beq.w	402fba <freertos_twi_write_packet_async+0x20a>
		return_value = freertos_obtain_peripheral_access_mutex(
  402de4:	697b      	ldr	r3, [r7, #20]
  402de6:	00db      	lsls	r3, r3, #3
  402de8:	4a7a      	ldr	r2, [pc, #488]	; (402fd4 <freertos_twi_write_packet_async+0x224>)
  402dea:	4413      	add	r3, r2
  402dec:	1d3a      	adds	r2, r7, #4
  402dee:	4611      	mov	r1, r2
  402df0:	4618      	mov	r0, r3
  402df2:	4b79      	ldr	r3, [pc, #484]	; (402fd8 <freertos_twi_write_packet_async+0x228>)
  402df4:	4798      	blx	r3
  402df6:	4603      	mov	r3, r0
  402df8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				&(tx_dma_control[twi_index]), &block_time_ticks);

		if (return_value == STATUS_OK) {
  402dfc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
  402e00:	2b00      	cmp	r3, #0
  402e02:	f040 80dd 	bne.w	402fc0 <freertos_twi_write_packet_async+0x210>
			/* Set write mode and slave address. */
			twi_base->TWI_MMR = 0;
  402e06:	69bb      	ldr	r3, [r7, #24]
  402e08:	2200      	movs	r2, #0
  402e0a:	605a      	str	r2, [r3, #4]
			twi_base->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  402e0c:	68bb      	ldr	r3, [r7, #8]
  402e0e:	7c1b      	ldrb	r3, [r3, #16]
  402e10:	041b      	lsls	r3, r3, #16
  402e12:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
					((p_packet->addr_length <<
  402e16:	68bb      	ldr	r3, [r7, #8]
  402e18:	685b      	ldr	r3, [r3, #4]
  402e1a:	021b      	lsls	r3, r3, #8
					TWI_MMR_IADRSZ_Pos) &
  402e1c:	f403 7340 	and.w	r3, r3, #768	; 0x300
				&(tx_dma_control[twi_index]), &block_time_ticks);

		if (return_value == STATUS_OK) {
			/* Set write mode and slave address. */
			twi_base->TWI_MMR = 0;
			twi_base->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  402e20:	431a      	orrs	r2, r3
  402e22:	69bb      	ldr	r3, [r7, #24]
  402e24:	605a      	str	r2, [r3, #4]
					((p_packet->addr_length <<
					TWI_MMR_IADRSZ_Pos) &
					TWI_MMR_IADRSZ_Msk);

			/* Set internal address if any. */
			if (p_packet->addr_length > 0) {
  402e26:	68bb      	ldr	r3, [r7, #8]
  402e28:	685b      	ldr	r3, [r3, #4]
  402e2a:	2b00      	cmp	r3, #0
  402e2c:	d01c      	beq.n	402e68 <freertos_twi_write_packet_async+0xb8>
				internal_address = p_packet->addr[0];
  402e2e:	68bb      	ldr	r3, [r7, #8]
  402e30:	781b      	ldrb	r3, [r3, #0]
  402e32:	623b      	str	r3, [r7, #32]
				if (p_packet->addr_length > 1) {
  402e34:	68bb      	ldr	r3, [r7, #8]
  402e36:	685b      	ldr	r3, [r3, #4]
  402e38:	2b01      	cmp	r3, #1
  402e3a:	d908      	bls.n	402e4e <freertos_twi_write_packet_async+0x9e>
					internal_address <<= 8;
  402e3c:	6a3b      	ldr	r3, [r7, #32]
  402e3e:	021b      	lsls	r3, r3, #8
  402e40:	623b      	str	r3, [r7, #32]
					internal_address |= p_packet->addr[1];
  402e42:	68bb      	ldr	r3, [r7, #8]
  402e44:	785b      	ldrb	r3, [r3, #1]
  402e46:	461a      	mov	r2, r3
  402e48:	6a3b      	ldr	r3, [r7, #32]
  402e4a:	4313      	orrs	r3, r2
  402e4c:	623b      	str	r3, [r7, #32]
				}

				if (p_packet->addr_length > 2) {
  402e4e:	68bb      	ldr	r3, [r7, #8]
  402e50:	685b      	ldr	r3, [r3, #4]
  402e52:	2b02      	cmp	r3, #2
  402e54:	d908      	bls.n	402e68 <freertos_twi_write_packet_async+0xb8>
					internal_address <<= 8;
  402e56:	6a3b      	ldr	r3, [r7, #32]
  402e58:	021b      	lsls	r3, r3, #8
  402e5a:	623b      	str	r3, [r7, #32]
					internal_address |= p_packet->addr[2];
  402e5c:	68bb      	ldr	r3, [r7, #8]
  402e5e:	789b      	ldrb	r3, [r3, #2]
  402e60:	461a      	mov	r2, r3
  402e62:	6a3b      	ldr	r3, [r7, #32]
  402e64:	4313      	orrs	r3, r2
  402e66:	623b      	str	r3, [r7, #32]
				}
			}
			twi_base->TWI_IADR = internal_address;
  402e68:	69bb      	ldr	r3, [r7, #24]
  402e6a:	6a3a      	ldr	r2, [r7, #32]
  402e6c:	60da      	str	r2, [r3, #12]

			if (p_packet->length == 1) {
  402e6e:	68bb      	ldr	r3, [r7, #8]
  402e70:	68db      	ldr	r3, [r3, #12]
  402e72:	2b01      	cmp	r3, #1
  402e74:	d16b      	bne.n	402f4e <freertos_twi_write_packet_async+0x19e>
				uint32_t status;
				uint32_t timeout_counter = 0;
  402e76:	2300      	movs	r3, #0
  402e78:	61fb      	str	r3, [r7, #28]
				/* Do not handle errors for short packets in interrupt handler */
				twi_disable_interrupt(
						all_twi_definitions[twi_index].peripheral_base_address,
  402e7a:	4a54      	ldr	r2, [pc, #336]	; (402fcc <freertos_twi_write_packet_async+0x21c>)
  402e7c:	697b      	ldr	r3, [r7, #20]
  402e7e:	011b      	lsls	r3, r3, #4
  402e80:	4413      	add	r3, r2
  402e82:	681b      	ldr	r3, [r3, #0]

			if (p_packet->length == 1) {
				uint32_t status;
				uint32_t timeout_counter = 0;
				/* Do not handle errors for short packets in interrupt handler */
				twi_disable_interrupt(
  402e84:	f44f 7150 	mov.w	r1, #832	; 0x340
  402e88:	4618      	mov	r0, r3
  402e8a:	4b54      	ldr	r3, [pc, #336]	; (402fdc <freertos_twi_write_packet_async+0x22c>)
  402e8c:	4798      	blx	r3
						all_twi_definitions[twi_index].peripheral_base_address,
						IER_ERROR_INTERRUPTS);
				/* Send start condition */
				twi_base->TWI_THR = *((uint8_t*)(p_packet->buffer));
  402e8e:	68bb      	ldr	r3, [r7, #8]
  402e90:	689b      	ldr	r3, [r3, #8]
  402e92:	781b      	ldrb	r3, [r3, #0]
  402e94:	461a      	mov	r2, r3
  402e96:	69bb      	ldr	r3, [r7, #24]
  402e98:	635a      	str	r2, [r3, #52]	; 0x34
				while (1) {
					status = twi_base->TWI_SR;
  402e9a:	69bb      	ldr	r3, [r7, #24]
  402e9c:	6a1b      	ldr	r3, [r3, #32]
  402e9e:	613b      	str	r3, [r7, #16]
					if (status & TWI_SR_NACK) {
  402ea0:	693b      	ldr	r3, [r7, #16]
  402ea2:	f403 7380 	and.w	r3, r3, #256	; 0x100
  402ea6:	2b00      	cmp	r3, #0
  402ea8:	d016      	beq.n	402ed8 <freertos_twi_write_packet_async+0x128>
						/* Re-enable interrupts */
						twi_enable_interrupt(
								all_twi_definitions[twi_index].peripheral_base_address,
  402eaa:	4a48      	ldr	r2, [pc, #288]	; (402fcc <freertos_twi_write_packet_async+0x21c>)
  402eac:	697b      	ldr	r3, [r7, #20]
  402eae:	011b      	lsls	r3, r3, #4
  402eb0:	4413      	add	r3, r2
  402eb2:	681b      	ldr	r3, [r3, #0]
				twi_base->TWI_THR = *((uint8_t*)(p_packet->buffer));
				while (1) {
					status = twi_base->TWI_SR;
					if (status & TWI_SR_NACK) {
						/* Re-enable interrupts */
						twi_enable_interrupt(
  402eb4:	f44f 7150 	mov.w	r1, #832	; 0x340
  402eb8:	4618      	mov	r0, r3
  402eba:	4b49      	ldr	r3, [pc, #292]	; (402fe0 <freertos_twi_write_packet_async+0x230>)
  402ebc:	4798      	blx	r3
								all_twi_definitions[twi_index].peripheral_base_address,
								IER_ERROR_INTERRUPTS);
						/* Release semaphore */
						xSemaphoreGive(tx_dma_control[twi_index].peripheral_access_mutex);
  402ebe:	4a45      	ldr	r2, [pc, #276]	; (402fd4 <freertos_twi_write_packet_async+0x224>)
  402ec0:	697b      	ldr	r3, [r7, #20]
  402ec2:	00db      	lsls	r3, r3, #3
  402ec4:	4413      	add	r3, r2
  402ec6:	6858      	ldr	r0, [r3, #4]
  402ec8:	2300      	movs	r3, #0
  402eca:	2200      	movs	r2, #0
  402ecc:	2100      	movs	r1, #0
  402ece:	4c45      	ldr	r4, [pc, #276]	; (402fe4 <freertos_twi_write_packet_async+0x234>)
  402ed0:	47a0      	blx	r4
						return ERR_BUSY;
  402ed2:	f06f 0309 	mvn.w	r3, #9
  402ed6:	e075      	b.n	402fc4 <freertos_twi_write_packet_async+0x214>
					}
					if (status & TWI_SR_TXRDY) {
  402ed8:	693b      	ldr	r3, [r7, #16]
  402eda:	f003 0304 	and.w	r3, r3, #4
  402ede:	2b00      	cmp	r3, #0
  402ee0:	d10a      	bne.n	402ef8 <freertos_twi_write_packet_async+0x148>
						break;
					}
					/* Check timeout condition. */
					if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  402ee2:	69fb      	ldr	r3, [r7, #28]
  402ee4:	3301      	adds	r3, #1
  402ee6:	61fb      	str	r3, [r7, #28]
  402ee8:	69fb      	ldr	r3, [r7, #28]
  402eea:	f1b3 3fff 	cmp.w	r3, #4294967295
  402eee:	d1d4      	bne.n	402e9a <freertos_twi_write_packet_async+0xea>
						return_value = ERR_TIMEOUT;
  402ef0:	23fd      	movs	r3, #253	; 0xfd
  402ef2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						break;
  402ef6:	e000      	b.n	402efa <freertos_twi_write_packet_async+0x14a>
						/* Release semaphore */
						xSemaphoreGive(tx_dma_control[twi_index].peripheral_access_mutex);
						return ERR_BUSY;
					}
					if (status & TWI_SR_TXRDY) {
						break;
  402ef8:	bf00      	nop
					if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
						return_value = ERR_TIMEOUT;
						break;
					}
				}
				twi_base->TWI_CR = TWI_CR_STOP;
  402efa:	69bb      	ldr	r3, [r7, #24]
  402efc:	2202      	movs	r2, #2
  402efe:	601a      	str	r2, [r3, #0]
				/* Wait for TX complete */
				while (!(twi_base->TWI_SR & TWI_SR_TXCOMP)) {
  402f00:	e00a      	b.n	402f18 <freertos_twi_write_packet_async+0x168>
					/* Check timeout condition. */
					if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  402f02:	69fb      	ldr	r3, [r7, #28]
  402f04:	3301      	adds	r3, #1
  402f06:	61fb      	str	r3, [r7, #28]
  402f08:	69fb      	ldr	r3, [r7, #28]
  402f0a:	f1b3 3fff 	cmp.w	r3, #4294967295
  402f0e:	d103      	bne.n	402f18 <freertos_twi_write_packet_async+0x168>
						return_value = ERR_TIMEOUT;
  402f10:	23fd      	movs	r3, #253	; 0xfd
  402f12:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						break;
  402f16:	e005      	b.n	402f24 <freertos_twi_write_packet_async+0x174>
						break;
					}
				}
				twi_base->TWI_CR = TWI_CR_STOP;
				/* Wait for TX complete */
				while (!(twi_base->TWI_SR & TWI_SR_TXCOMP)) {
  402f18:	69bb      	ldr	r3, [r7, #24]
  402f1a:	6a1b      	ldr	r3, [r3, #32]
  402f1c:	f003 0301 	and.w	r3, r3, #1
  402f20:	2b00      	cmp	r3, #0
  402f22:	d0ee      	beq.n	402f02 <freertos_twi_write_packet_async+0x152>
					}
				}

				/* Re-enable interrupts */
				twi_enable_interrupt(
						all_twi_definitions[twi_index].peripheral_base_address,
  402f24:	4a29      	ldr	r2, [pc, #164]	; (402fcc <freertos_twi_write_packet_async+0x21c>)
  402f26:	697b      	ldr	r3, [r7, #20]
  402f28:	011b      	lsls	r3, r3, #4
  402f2a:	4413      	add	r3, r2
  402f2c:	681b      	ldr	r3, [r3, #0]
						break;
					}
				}

				/* Re-enable interrupts */
				twi_enable_interrupt(
  402f2e:	f44f 7150 	mov.w	r1, #832	; 0x340
  402f32:	4618      	mov	r0, r3
  402f34:	4b2a      	ldr	r3, [pc, #168]	; (402fe0 <freertos_twi_write_packet_async+0x230>)
  402f36:	4798      	blx	r3
						all_twi_definitions[twi_index].peripheral_base_address,
						IER_ERROR_INTERRUPTS);
				/* Release semaphores */
				xSemaphoreGive(tx_dma_control[twi_index].peripheral_access_mutex);
  402f38:	4a26      	ldr	r2, [pc, #152]	; (402fd4 <freertos_twi_write_packet_async+0x224>)
  402f3a:	697b      	ldr	r3, [r7, #20]
  402f3c:	00db      	lsls	r3, r3, #3
  402f3e:	4413      	add	r3, r2
  402f40:	6858      	ldr	r0, [r3, #4]
  402f42:	2300      	movs	r3, #0
  402f44:	2200      	movs	r2, #0
  402f46:	2100      	movs	r1, #0
  402f48:	4c26      	ldr	r4, [pc, #152]	; (402fe4 <freertos_twi_write_packet_async+0x234>)
  402f4a:	47a0      	blx	r4
	/* Don't do anything unless a valid TWI pointer was used. */
	if ((twi_index < MAX_TWIS) && (p_packet->length > 0)) {
		return_value = freertos_obtain_peripheral_access_mutex(
				&(tx_dma_control[twi_index]), &block_time_ticks);

		if (return_value == STATUS_OK) {
  402f4c:	e038      	b.n	402fc0 <freertos_twi_write_packet_async+0x210>
						IER_ERROR_INTERRUPTS);
				/* Release semaphores */
				xSemaphoreGive(tx_dma_control[twi_index].peripheral_access_mutex);
			} else {

				twis[twi_index].buffer = p_packet->buffer;
  402f4e:	68bb      	ldr	r3, [r7, #8]
  402f50:	689a      	ldr	r2, [r3, #8]
  402f52:	4925      	ldr	r1, [pc, #148]	; (402fe8 <freertos_twi_write_packet_async+0x238>)
  402f54:	697b      	ldr	r3, [r7, #20]
  402f56:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				twis[twi_index].length = p_packet->length;
  402f5a:	68bb      	ldr	r3, [r7, #8]
  402f5c:	68da      	ldr	r2, [r3, #12]
  402f5e:	4922      	ldr	r1, [pc, #136]	; (402fe8 <freertos_twi_write_packet_async+0x238>)
  402f60:	697b      	ldr	r3, [r7, #20]
  402f62:	00db      	lsls	r3, r3, #3
  402f64:	440b      	add	r3, r1
  402f66:	605a      	str	r2, [r3, #4]

				freertos_start_pdc_tx(&(tx_dma_control[twi_index]),
  402f68:	697b      	ldr	r3, [r7, #20]
  402f6a:	00db      	lsls	r3, r3, #3
  402f6c:	4a19      	ldr	r2, [pc, #100]	; (402fd4 <freertos_twi_write_packet_async+0x224>)
  402f6e:	1898      	adds	r0, r3, r2
  402f70:	68bb      	ldr	r3, [r7, #8]
  402f72:	6899      	ldr	r1, [r3, #8]
  402f74:	68bb      	ldr	r3, [r7, #8]
  402f76:	68db      	ldr	r3, [r3, #12]
  402f78:	1e5c      	subs	r4, r3, #1
  402f7a:	4a14      	ldr	r2, [pc, #80]	; (402fcc <freertos_twi_write_packet_async+0x21c>)
  402f7c:	697b      	ldr	r3, [r7, #20]
  402f7e:	011b      	lsls	r3, r3, #4
  402f80:	4413      	add	r3, r2
  402f82:	3304      	adds	r3, #4
  402f84:	681a      	ldr	r2, [r3, #0]
  402f86:	2301      	movs	r3, #1
  402f88:	9301      	str	r3, [sp, #4]
  402f8a:	683b      	ldr	r3, [r7, #0]
  402f8c:	9300      	str	r3, [sp, #0]
  402f8e:	4613      	mov	r3, r2
  402f90:	4622      	mov	r2, r4
  402f92:	4c16      	ldr	r4, [pc, #88]	; (402fec <freertos_twi_write_packet_async+0x23c>)
  402f94:	47a0      	blx	r4
				/* Catch the end of transmission so the access mutex can be
				returned, and the task notified (if it supplied a notification
				semaphore).  The interrupt can be enabled here because the ENDTX
				signal from the PDC to the peripheral will have been de-asserted when
				the next transfer was configured. */
				twi_enable_interrupt(twi_base, TWI_IER_ENDTX);
  402f96:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  402f9a:	69b8      	ldr	r0, [r7, #24]
  402f9c:	4b10      	ldr	r3, [pc, #64]	; (402fe0 <freertos_twi_write_packet_async+0x230>)
  402f9e:	4798      	blx	r3

				return_value = freertos_optionally_wait_transfer_completion(
  402fa0:	697b      	ldr	r3, [r7, #20]
  402fa2:	00db      	lsls	r3, r3, #3
  402fa4:	4a0b      	ldr	r2, [pc, #44]	; (402fd4 <freertos_twi_write_packet_async+0x224>)
  402fa6:	4413      	add	r3, r2
  402fa8:	687a      	ldr	r2, [r7, #4]
  402faa:	6839      	ldr	r1, [r7, #0]
  402fac:	4618      	mov	r0, r3
  402fae:	4b10      	ldr	r3, [pc, #64]	; (402ff0 <freertos_twi_write_packet_async+0x240>)
  402fb0:	4798      	blx	r3
  402fb2:	4603      	mov	r3, r0
  402fb4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	/* Don't do anything unless a valid TWI pointer was used. */
	if ((twi_index < MAX_TWIS) && (p_packet->length > 0)) {
		return_value = freertos_obtain_peripheral_access_mutex(
				&(tx_dma_control[twi_index]), &block_time_ticks);

		if (return_value == STATUS_OK) {
  402fb8:	e002      	b.n	402fc0 <freertos_twi_write_packet_async+0x210>
						notification_semaphore,
						block_time_ticks);
			}
		}
	} else {
		return_value = ERR_INVALID_ARG;
  402fba:	23f8      	movs	r3, #248	; 0xf8
  402fbc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	return return_value;
  402fc0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
  402fc4:	4618      	mov	r0, r3
  402fc6:	372c      	adds	r7, #44	; 0x2c
  402fc8:	46bd      	mov	sp, r7
  402fca:	bd90      	pop	{r4, r7, pc}
  402fcc:	00414844 	.word	0x00414844
  402fd0:	0040281d 	.word	0x0040281d
  402fd4:	20000ac4 	.word	0x20000ac4
  402fd8:	00402add 	.word	0x00402add
  402fdc:	00405f39 	.word	0x00405f39
  402fe0:	00405f1d 	.word	0x00405f1d
  402fe4:	00406d6d 	.word	0x00406d6d
  402fe8:	20000ad4 	.word	0x20000ad4
  402fec:	00402b49 	.word	0x00402b49
  402ff0:	00402be9 	.word	0x00402be9

00402ff4 <freertos_twi_read_packet_async>:
 *     the PDC was successfully configured to perform the TWI read operation.
 */
status_code_t freertos_twi_read_packet_async(freertos_twi_if p_twi,
		twi_packet_t *p_packet, portTickType block_time_ticks,
		xSemaphoreHandle notification_semaphore)
{
  402ff4:	b590      	push	{r4, r7, lr}
  402ff6:	b091      	sub	sp, #68	; 0x44
  402ff8:	af02      	add	r7, sp, #8
  402ffa:	60f8      	str	r0, [r7, #12]
  402ffc:	60b9      	str	r1, [r7, #8]
  402ffe:	607a      	str	r2, [r7, #4]
  403000:	603b      	str	r3, [r7, #0]
	status_code_t return_value;
	portBASE_TYPE twi_index;
	Twi *twi_base;
	uint32_t internal_address = 0;
  403002:	2300      	movs	r3, #0
  403004:	633b      	str	r3, [r7, #48]	; 0x30

	twi_base = (Twi *) p_twi;
  403006:	68fb      	ldr	r3, [r7, #12]
  403008:	61fb      	str	r3, [r7, #28]
	twi_index = get_pdc_peripheral_details(all_twi_definitions, MAX_TWIS,
  40300a:	69fa      	ldr	r2, [r7, #28]
  40300c:	2101      	movs	r1, #1
  40300e:	489a      	ldr	r0, [pc, #616]	; (403278 <freertos_twi_read_packet_async+0x284>)
  403010:	4b9a      	ldr	r3, [pc, #616]	; (40327c <freertos_twi_read_packet_async+0x288>)
  403012:	4798      	blx	r3
  403014:	61b8      	str	r0, [r7, #24]
			(void *) twi_base);

	/* Don't do anything unless a valid TWI pointer was used. */
	if ((twi_index < MAX_TWIS) && (p_packet->length > 0)) {
  403016:	69bb      	ldr	r3, [r7, #24]
  403018:	2b00      	cmp	r3, #0
  40301a:	f300 8124 	bgt.w	403266 <freertos_twi_read_packet_async+0x272>
  40301e:	68bb      	ldr	r3, [r7, #8]
  403020:	68db      	ldr	r3, [r3, #12]
  403022:	2b00      	cmp	r3, #0
  403024:	f000 811f 	beq.w	403266 <freertos_twi_read_packet_async+0x272>
		/* Because the peripheral is half duplex, there is only one access mutex
		and the rx uses the tx mutex. */
		return_value = freertos_obtain_peripheral_access_mutex(
  403028:	69bb      	ldr	r3, [r7, #24]
  40302a:	00db      	lsls	r3, r3, #3
  40302c:	4a94      	ldr	r2, [pc, #592]	; (403280 <freertos_twi_read_packet_async+0x28c>)
  40302e:	4413      	add	r3, r2
  403030:	1d3a      	adds	r2, r7, #4
  403032:	4611      	mov	r1, r2
  403034:	4618      	mov	r0, r3
  403036:	4b93      	ldr	r3, [pc, #588]	; (403284 <freertos_twi_read_packet_async+0x290>)
  403038:	4798      	blx	r3
  40303a:	4603      	mov	r3, r0
  40303c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				&(tx_dma_control[twi_index]), &block_time_ticks);

		if (return_value == STATUS_OK) {
  403040:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
  403044:	2b00      	cmp	r3, #0
  403046:	f040 8111 	bne.w	40326c <freertos_twi_read_packet_async+0x278>
			/* Ensure Rx is already empty. */
			twi_read_byte(twi_base);
  40304a:	69f8      	ldr	r0, [r7, #28]
  40304c:	4b8e      	ldr	r3, [pc, #568]	; (403288 <freertos_twi_read_packet_async+0x294>)
  40304e:	4798      	blx	r3

			/* Set read mode and slave address. */
			twi_base->TWI_MMR = 0;
  403050:	69fb      	ldr	r3, [r7, #28]
  403052:	2200      	movs	r2, #0
  403054:	605a      	str	r2, [r3, #4]
			twi_base->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(
  403056:	68bb      	ldr	r3, [r7, #8]
  403058:	7c1b      	ldrb	r3, [r3, #16]
  40305a:	041b      	lsls	r3, r3, #16
					p_packet->chip) |
  40305c:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
					((p_packet->addr_length <<
  403060:	68bb      	ldr	r3, [r7, #8]
  403062:	685b      	ldr	r3, [r3, #4]
  403064:	021b      	lsls	r3, r3, #8
					TWI_MMR_IADRSZ_Pos) &
  403066:	f403 7340 	and.w	r3, r3, #768	; 0x300
			twi_read_byte(twi_base);

			/* Set read mode and slave address. */
			twi_base->TWI_MMR = 0;
			twi_base->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(
					p_packet->chip) |
  40306a:	4313      	orrs	r3, r2
  40306c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
			/* Ensure Rx is already empty. */
			twi_read_byte(twi_base);

			/* Set read mode and slave address. */
			twi_base->TWI_MMR = 0;
			twi_base->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(
  403070:	69fb      	ldr	r3, [r7, #28]
  403072:	605a      	str	r2, [r3, #4]
					((p_packet->addr_length <<
					TWI_MMR_IADRSZ_Pos) &
					TWI_MMR_IADRSZ_Msk);

			/* Set internal address if any. */
			if (p_packet->addr_length) {
  403074:	68bb      	ldr	r3, [r7, #8]
  403076:	685b      	ldr	r3, [r3, #4]
  403078:	2b00      	cmp	r3, #0
  40307a:	d01c      	beq.n	4030b6 <freertos_twi_read_packet_async+0xc2>
				internal_address = p_packet->addr [0];
  40307c:	68bb      	ldr	r3, [r7, #8]
  40307e:	781b      	ldrb	r3, [r3, #0]
  403080:	633b      	str	r3, [r7, #48]	; 0x30
				if (p_packet->addr_length > 1) {
  403082:	68bb      	ldr	r3, [r7, #8]
  403084:	685b      	ldr	r3, [r3, #4]
  403086:	2b01      	cmp	r3, #1
  403088:	d908      	bls.n	40309c <freertos_twi_read_packet_async+0xa8>
					internal_address <<= 8;
  40308a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  40308c:	021b      	lsls	r3, r3, #8
  40308e:	633b      	str	r3, [r7, #48]	; 0x30
					internal_address |= p_packet->addr[1];
  403090:	68bb      	ldr	r3, [r7, #8]
  403092:	785b      	ldrb	r3, [r3, #1]
  403094:	461a      	mov	r2, r3
  403096:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  403098:	4313      	orrs	r3, r2
  40309a:	633b      	str	r3, [r7, #48]	; 0x30
				}

				if (p_packet->addr_length > 2) {
  40309c:	68bb      	ldr	r3, [r7, #8]
  40309e:	685b      	ldr	r3, [r3, #4]
  4030a0:	2b02      	cmp	r3, #2
  4030a2:	d908      	bls.n	4030b6 <freertos_twi_read_packet_async+0xc2>
					internal_address <<= 8;
  4030a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  4030a6:	021b      	lsls	r3, r3, #8
  4030a8:	633b      	str	r3, [r7, #48]	; 0x30
					internal_address |= p_packet->addr[2];
  4030aa:	68bb      	ldr	r3, [r7, #8]
  4030ac:	789b      	ldrb	r3, [r3, #2]
  4030ae:	461a      	mov	r2, r3
  4030b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  4030b2:	4313      	orrs	r3, r2
  4030b4:	633b      	str	r3, [r7, #48]	; 0x30
				}
			}
			twi_base->TWI_IADR = internal_address;
  4030b6:	69fb      	ldr	r3, [r7, #28]
  4030b8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
  4030ba:	60da      	str	r2, [r3, #12]

			if (p_packet->length <= 2) {
  4030bc:	68bb      	ldr	r3, [r7, #8]
  4030be:	68db      	ldr	r3, [r3, #12]
  4030c0:	2b02      	cmp	r3, #2
  4030c2:	f200 8097 	bhi.w	4031f4 <freertos_twi_read_packet_async+0x200>
				/* Do not handle errors for short packets in interrupt handler */
				twi_disable_interrupt(
						all_twi_definitions[twi_index].peripheral_base_address,
  4030c6:	4a6c      	ldr	r2, [pc, #432]	; (403278 <freertos_twi_read_packet_async+0x284>)
  4030c8:	69bb      	ldr	r3, [r7, #24]
  4030ca:	011b      	lsls	r3, r3, #4
  4030cc:	4413      	add	r3, r2
  4030ce:	681b      	ldr	r3, [r3, #0]
			}
			twi_base->TWI_IADR = internal_address;

			if (p_packet->length <= 2) {
				/* Do not handle errors for short packets in interrupt handler */
				twi_disable_interrupt(
  4030d0:	f44f 7150 	mov.w	r1, #832	; 0x340
  4030d4:	4618      	mov	r0, r3
  4030d6:	4b6d      	ldr	r3, [pc, #436]	; (40328c <freertos_twi_read_packet_async+0x298>)
  4030d8:	4798      	blx	r3
						all_twi_definitions[twi_index].peripheral_base_address,
						IER_ERROR_INTERRUPTS);

				/* Cannot use PDC transfer, use normal transfer */
				uint8_t stop_sent = 0;
  4030da:	2300      	movs	r3, #0
  4030dc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				uint32_t cnt = p_packet->length;
  4030e0:	68bb      	ldr	r3, [r7, #8]
  4030e2:	68db      	ldr	r3, [r3, #12]
  4030e4:	62bb      	str	r3, [r7, #40]	; 0x28
				uint32_t status;
				uint8_t *buffer = p_packet->buffer;
  4030e6:	68bb      	ldr	r3, [r7, #8]
  4030e8:	689b      	ldr	r3, [r3, #8]
  4030ea:	627b      	str	r3, [r7, #36]	; 0x24
				uint32_t timeout_counter = 0;
  4030ec:	2300      	movs	r3, #0
  4030ee:	623b      	str	r3, [r7, #32]

				/* Start the transfer. */
				if (cnt == 1) {
  4030f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4030f2:	2b01      	cmp	r3, #1
  4030f4:	d106      	bne.n	403104 <freertos_twi_read_packet_async+0x110>
					twi_base->TWI_CR = TWI_CR_START | TWI_CR_STOP;
  4030f6:	69fb      	ldr	r3, [r7, #28]
  4030f8:	2203      	movs	r2, #3
  4030fa:	601a      	str	r2, [r3, #0]
					stop_sent = 1;
  4030fc:	2301      	movs	r3, #1
  4030fe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  403102:	e04b      	b.n	40319c <freertos_twi_read_packet_async+0x1a8>
				} else {
					twi_base->TWI_CR = TWI_CR_START;
  403104:	69fb      	ldr	r3, [r7, #28]
  403106:	2201      	movs	r2, #1
  403108:	601a      	str	r2, [r3, #0]
				}

				while (cnt > 0) {
  40310a:	e047      	b.n	40319c <freertos_twi_read_packet_async+0x1a8>
					status = twi_base->TWI_SR;
  40310c:	69fb      	ldr	r3, [r7, #28]
  40310e:	6a1b      	ldr	r3, [r3, #32]
  403110:	617b      	str	r3, [r7, #20]
					if (status & TWI_SR_NACK) {
  403112:	697b      	ldr	r3, [r7, #20]
  403114:	f403 7380 	and.w	r3, r3, #256	; 0x100
  403118:	2b00      	cmp	r3, #0
  40311a:	d016      	beq.n	40314a <freertos_twi_read_packet_async+0x156>
						/* Re-enable interrupts */
						twi_enable_interrupt(
								all_twi_definitions[twi_index].peripheral_base_address,
  40311c:	4a56      	ldr	r2, [pc, #344]	; (403278 <freertos_twi_read_packet_async+0x284>)
  40311e:	69bb      	ldr	r3, [r7, #24]
  403120:	011b      	lsls	r3, r3, #4
  403122:	4413      	add	r3, r2
  403124:	681b      	ldr	r3, [r3, #0]

				while (cnt > 0) {
					status = twi_base->TWI_SR;
					if (status & TWI_SR_NACK) {
						/* Re-enable interrupts */
						twi_enable_interrupt(
  403126:	f44f 7150 	mov.w	r1, #832	; 0x340
  40312a:	4618      	mov	r0, r3
  40312c:	4b58      	ldr	r3, [pc, #352]	; (403290 <freertos_twi_read_packet_async+0x29c>)
  40312e:	4798      	blx	r3
								all_twi_definitions[twi_index].peripheral_base_address,
								IER_ERROR_INTERRUPTS);
						/* Release semaphore */
						xSemaphoreGive(tx_dma_control[twi_index].peripheral_access_mutex);
  403130:	4a53      	ldr	r2, [pc, #332]	; (403280 <freertos_twi_read_packet_async+0x28c>)
  403132:	69bb      	ldr	r3, [r7, #24]
  403134:	00db      	lsls	r3, r3, #3
  403136:	4413      	add	r3, r2
  403138:	6858      	ldr	r0, [r3, #4]
  40313a:	2300      	movs	r3, #0
  40313c:	2200      	movs	r2, #0
  40313e:	2100      	movs	r1, #0
  403140:	4c54      	ldr	r4, [pc, #336]	; (403294 <freertos_twi_read_packet_async+0x2a0>)
  403142:	47a0      	blx	r4
						return ERR_BUSY;
  403144:	f06f 0309 	mvn.w	r3, #9
  403148:	e092      	b.n	403270 <freertos_twi_read_packet_async+0x27c>
					}
					/* Last byte ? */
					if (cnt == 1 && !stop_sent) {
  40314a:	6abb      	ldr	r3, [r7, #40]	; 0x28
  40314c:	2b01      	cmp	r3, #1
  40314e:	d109      	bne.n	403164 <freertos_twi_read_packet_async+0x170>
  403150:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
  403154:	2b00      	cmp	r3, #0
  403156:	d105      	bne.n	403164 <freertos_twi_read_packet_async+0x170>
						twi_base->TWI_CR = TWI_CR_STOP;
  403158:	69fb      	ldr	r3, [r7, #28]
  40315a:	2202      	movs	r2, #2
  40315c:	601a      	str	r2, [r3, #0]
						stop_sent = 1;
  40315e:	2301      	movs	r3, #1
  403160:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					}
					if (!(status & TWI_SR_RXRDY)) {
  403164:	697b      	ldr	r3, [r7, #20]
  403166:	f003 0302 	and.w	r3, r3, #2
  40316a:	2b00      	cmp	r3, #0
  40316c:	d10a      	bne.n	403184 <freertos_twi_read_packet_async+0x190>
						if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  40316e:	6a3b      	ldr	r3, [r7, #32]
  403170:	3301      	adds	r3, #1
  403172:	623b      	str	r3, [r7, #32]
  403174:	6a3b      	ldr	r3, [r7, #32]
  403176:	f1b3 3fff 	cmp.w	r3, #4294967295
  40317a:	d10f      	bne.n	40319c <freertos_twi_read_packet_async+0x1a8>
							return_value = ERR_TIMEOUT;
  40317c:	23fd      	movs	r3, #253	; 0xfd
  40317e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
							break;
  403182:	e00e      	b.n	4031a2 <freertos_twi_read_packet_async+0x1ae>
						}
						continue;
					}
					*buffer++ = twi_base->TWI_RHR;
  403184:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  403186:	1c5a      	adds	r2, r3, #1
  403188:	627a      	str	r2, [r7, #36]	; 0x24
  40318a:	69fa      	ldr	r2, [r7, #28]
  40318c:	6b12      	ldr	r2, [r2, #48]	; 0x30
  40318e:	b2d2      	uxtb	r2, r2
  403190:	701a      	strb	r2, [r3, #0]
					cnt--;
  403192:	6abb      	ldr	r3, [r7, #40]	; 0x28
  403194:	3b01      	subs	r3, #1
  403196:	62bb      	str	r3, [r7, #40]	; 0x28
					timeout_counter = 0;
  403198:	2300      	movs	r3, #0
  40319a:	623b      	str	r3, [r7, #32]
					stop_sent = 1;
				} else {
					twi_base->TWI_CR = TWI_CR_START;
				}

				while (cnt > 0) {
  40319c:	6abb      	ldr	r3, [r7, #40]	; 0x28
  40319e:	2b00      	cmp	r3, #0
  4031a0:	d1b4      	bne.n	40310c <freertos_twi_read_packet_async+0x118>
					*buffer++ = twi_base->TWI_RHR;
					cnt--;
					timeout_counter = 0;
				}

				timeout_counter = 0;
  4031a2:	2300      	movs	r3, #0
  4031a4:	623b      	str	r3, [r7, #32]
				/* Wait for stop to be sent */
				while (!(twi_base->TWI_SR & TWI_SR_TXCOMP)) {
  4031a6:	e00a      	b.n	4031be <freertos_twi_read_packet_async+0x1ca>
					/* Check timeout condition. */
					if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  4031a8:	6a3b      	ldr	r3, [r7, #32]
  4031aa:	3301      	adds	r3, #1
  4031ac:	623b      	str	r3, [r7, #32]
  4031ae:	6a3b      	ldr	r3, [r7, #32]
  4031b0:	f1b3 3fff 	cmp.w	r3, #4294967295
  4031b4:	d103      	bne.n	4031be <freertos_twi_read_packet_async+0x1ca>
						return_value = ERR_TIMEOUT;
  4031b6:	23fd      	movs	r3, #253	; 0xfd
  4031b8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
						break;
  4031bc:	e005      	b.n	4031ca <freertos_twi_read_packet_async+0x1d6>
					timeout_counter = 0;
				}

				timeout_counter = 0;
				/* Wait for stop to be sent */
				while (!(twi_base->TWI_SR & TWI_SR_TXCOMP)) {
  4031be:	69fb      	ldr	r3, [r7, #28]
  4031c0:	6a1b      	ldr	r3, [r3, #32]
  4031c2:	f003 0301 	and.w	r3, r3, #1
  4031c6:	2b00      	cmp	r3, #0
  4031c8:	d0ee      	beq.n	4031a8 <freertos_twi_read_packet_async+0x1b4>
						break;
					}
				}
				/* Re-enable interrupts */
				twi_enable_interrupt(
						all_twi_definitions[twi_index].peripheral_base_address,
  4031ca:	4a2b      	ldr	r2, [pc, #172]	; (403278 <freertos_twi_read_packet_async+0x284>)
  4031cc:	69bb      	ldr	r3, [r7, #24]
  4031ce:	011b      	lsls	r3, r3, #4
  4031d0:	4413      	add	r3, r2
  4031d2:	681b      	ldr	r3, [r3, #0]
						return_value = ERR_TIMEOUT;
						break;
					}
				}
				/* Re-enable interrupts */
				twi_enable_interrupt(
  4031d4:	f44f 7150 	mov.w	r1, #832	; 0x340
  4031d8:	4618      	mov	r0, r3
  4031da:	4b2d      	ldr	r3, [pc, #180]	; (403290 <freertos_twi_read_packet_async+0x29c>)
  4031dc:	4798      	blx	r3
						all_twi_definitions[twi_index].peripheral_base_address,
						IER_ERROR_INTERRUPTS);
				/* Release semaphores */
				xSemaphoreGive(tx_dma_control[twi_index].peripheral_access_mutex);
  4031de:	4a28      	ldr	r2, [pc, #160]	; (403280 <freertos_twi_read_packet_async+0x28c>)
  4031e0:	69bb      	ldr	r3, [r7, #24]
  4031e2:	00db      	lsls	r3, r3, #3
  4031e4:	4413      	add	r3, r2
  4031e6:	6858      	ldr	r0, [r3, #4]
  4031e8:	2300      	movs	r3, #0
  4031ea:	2200      	movs	r2, #0
  4031ec:	2100      	movs	r1, #0
  4031ee:	4c29      	ldr	r4, [pc, #164]	; (403294 <freertos_twi_read_packet_async+0x2a0>)
  4031f0:	47a0      	blx	r4
		/* Because the peripheral is half duplex, there is only one access mutex
		and the rx uses the tx mutex. */
		return_value = freertos_obtain_peripheral_access_mutex(
				&(tx_dma_control[twi_index]), &block_time_ticks);

		if (return_value == STATUS_OK) {
  4031f2:	e03b      	b.n	40326c <freertos_twi_read_packet_async+0x278>
						IER_ERROR_INTERRUPTS);
				/* Release semaphores */
				xSemaphoreGive(tx_dma_control[twi_index].peripheral_access_mutex);
			} else {
				/* Start the PDC reception. */
				twis[twi_index].buffer = p_packet->buffer;
  4031f4:	68bb      	ldr	r3, [r7, #8]
  4031f6:	689a      	ldr	r2, [r3, #8]
  4031f8:	4927      	ldr	r1, [pc, #156]	; (403298 <freertos_twi_read_packet_async+0x2a4>)
  4031fa:	69bb      	ldr	r3, [r7, #24]
  4031fc:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				twis[twi_index].length = p_packet->length;
  403200:	68bb      	ldr	r3, [r7, #8]
  403202:	68da      	ldr	r2, [r3, #12]
  403204:	4924      	ldr	r1, [pc, #144]	; (403298 <freertos_twi_read_packet_async+0x2a4>)
  403206:	69bb      	ldr	r3, [r7, #24]
  403208:	00db      	lsls	r3, r3, #3
  40320a:	440b      	add	r3, r1
  40320c:	605a      	str	r2, [r3, #4]
				freertos_start_pdc_rx(&(rx_dma_control[twi_index]),
  40320e:	69bb      	ldr	r3, [r7, #24]
  403210:	00db      	lsls	r3, r3, #3
  403212:	4a22      	ldr	r2, [pc, #136]	; (40329c <freertos_twi_read_packet_async+0x2a8>)
  403214:	1898      	adds	r0, r3, r2
  403216:	68bb      	ldr	r3, [r7, #8]
  403218:	6899      	ldr	r1, [r3, #8]
  40321a:	68bb      	ldr	r3, [r7, #8]
  40321c:	68db      	ldr	r3, [r3, #12]
  40321e:	1e9c      	subs	r4, r3, #2
  403220:	4a15      	ldr	r2, [pc, #84]	; (403278 <freertos_twi_read_packet_async+0x284>)
  403222:	69bb      	ldr	r3, [r7, #24]
  403224:	011b      	lsls	r3, r3, #4
  403226:	4413      	add	r3, r2
  403228:	3304      	adds	r3, #4
  40322a:	681a      	ldr	r2, [r3, #0]
  40322c:	2300      	movs	r3, #0
  40322e:	9301      	str	r3, [sp, #4]
  403230:	683b      	ldr	r3, [r7, #0]
  403232:	9300      	str	r3, [sp, #0]
  403234:	4613      	mov	r3, r2
  403236:	4622      	mov	r2, r4
  403238:	4c19      	ldr	r4, [pc, #100]	; (4032a0 <freertos_twi_read_packet_async+0x2ac>)
  40323a:	47a0      	blx	r4
						p_packet->buffer, (p_packet->length)-2,
						all_twi_definitions[twi_index].pdc_base_address,
						notification_semaphore);

				/* Start the transfer. */
				twi_base->TWI_CR = TWI_CR_START;
  40323c:	69fb      	ldr	r3, [r7, #28]
  40323e:	2201      	movs	r2, #1
  403240:	601a      	str	r2, [r3, #0]
				/* Catch the end of reception so the access mutex can be returned,
				and the task notified (if it supplied a notification semaphore).
				The interrupt can be enabled here because the ENDRX	signal from the
				PDC to the peripheral will have been de-asserted when the next
				transfer was configured. */
				twi_enable_interrupt(twi_base, TWI_IER_ENDRX);
  403242:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  403246:	69f8      	ldr	r0, [r7, #28]
  403248:	4b11      	ldr	r3, [pc, #68]	; (403290 <freertos_twi_read_packet_async+0x29c>)
  40324a:	4798      	blx	r3

				return_value = freertos_optionally_wait_transfer_completion(
  40324c:	69bb      	ldr	r3, [r7, #24]
  40324e:	00db      	lsls	r3, r3, #3
  403250:	4a12      	ldr	r2, [pc, #72]	; (40329c <freertos_twi_read_packet_async+0x2a8>)
  403252:	4413      	add	r3, r2
  403254:	687a      	ldr	r2, [r7, #4]
  403256:	6839      	ldr	r1, [r7, #0]
  403258:	4618      	mov	r0, r3
  40325a:	4b12      	ldr	r3, [pc, #72]	; (4032a4 <freertos_twi_read_packet_async+0x2b0>)
  40325c:	4798      	blx	r3
  40325e:	4603      	mov	r3, r0
  403260:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		/* Because the peripheral is half duplex, there is only one access mutex
		and the rx uses the tx mutex. */
		return_value = freertos_obtain_peripheral_access_mutex(
				&(tx_dma_control[twi_index]), &block_time_ticks);

		if (return_value == STATUS_OK) {
  403264:	e002      	b.n	40326c <freertos_twi_read_packet_async+0x278>
						notification_semaphore,
						block_time_ticks);
			}
		}
	} else {
		return_value = ERR_INVALID_ARG;
  403266:	23f8      	movs	r3, #248	; 0xf8
  403268:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	}

	return return_value;
  40326c:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
}
  403270:	4618      	mov	r0, r3
  403272:	373c      	adds	r7, #60	; 0x3c
  403274:	46bd      	mov	sp, r7
  403276:	bd90      	pop	{r4, r7, pc}
  403278:	00414844 	.word	0x00414844
  40327c:	0040281d 	.word	0x0040281d
  403280:	20000ac4 	.word	0x20000ac4
  403284:	00402add 	.word	0x00402add
  403288:	00405f89 	.word	0x00405f89
  40328c:	00405f39 	.word	0x00405f39
  403290:	00405f1d 	.word	0x00405f1d
  403294:	00406d6d 	.word	0x00406d6d
  403298:	20000ad4 	.word	0x20000ad4
  40329c:	20000acc 	.word	0x20000acc
  4032a0:	00402b49 	.word	0x00402b49
  4032a4:	00402be9 	.word	0x00402be9

004032a8 <local_twi_handler>:
/*
 * For internal use only.
 * A common TWI interrupt handler that is called for all TWI peripherals.
 */
static void local_twi_handler(const portBASE_TYPE twi_index)
{
  4032a8:	b590      	push	{r4, r7, lr}
  4032aa:	b08b      	sub	sp, #44	; 0x2c
  4032ac:	af00      	add	r7, sp, #0
  4032ae:	6078      	str	r0, [r7, #4]
	portBASE_TYPE higher_priority_task_woken = pdFALSE;
  4032b0:	2300      	movs	r3, #0
  4032b2:	60bb      	str	r3, [r7, #8]
	uint32_t twi_status;
	Twi *twi_port;
	bool transfer_timeout = false;
  4032b4:	2300      	movs	r3, #0
  4032b6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	twi_port = all_twi_definitions[twi_index].peripheral_base_address;
  4032ba:	4a7f      	ldr	r2, [pc, #508]	; (4034b8 <local_twi_handler+0x210>)
  4032bc:	687b      	ldr	r3, [r7, #4]
  4032be:	011b      	lsls	r3, r3, #4
  4032c0:	4413      	add	r3, r2
  4032c2:	681b      	ldr	r3, [r3, #0]
  4032c4:	61bb      	str	r3, [r7, #24]

	twi_status = twi_get_interrupt_status(twi_port);
  4032c6:	69b8      	ldr	r0, [r7, #24]
  4032c8:	4b7c      	ldr	r3, [pc, #496]	; (4034bc <local_twi_handler+0x214>)
  4032ca:	4798      	blx	r3
  4032cc:	6178      	str	r0, [r7, #20]
	twi_status &= twi_get_interrupt_mask(twi_port);
  4032ce:	69b8      	ldr	r0, [r7, #24]
  4032d0:	4b7b      	ldr	r3, [pc, #492]	; (4034c0 <local_twi_handler+0x218>)
  4032d2:	4798      	blx	r3
  4032d4:	4602      	mov	r2, r0
  4032d6:	697b      	ldr	r3, [r7, #20]
  4032d8:	4013      	ands	r3, r2
  4032da:	617b      	str	r3, [r7, #20]

	/* Has the PDC completed a transmission? */
	if ((twi_status & TWI_SR_ENDTX) != 0UL) {
  4032dc:	697b      	ldr	r3, [r7, #20]
  4032de:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  4032e2:	2b00      	cmp	r3, #0
  4032e4:	d071      	beq.n	4033ca <local_twi_handler+0x122>
		/* Disable PDC */
		pdc_disable_transfer(all_twi_definitions[twi_index].pdc_base_address, PERIPH_PTCR_TXTDIS);
  4032e6:	4a74      	ldr	r2, [pc, #464]	; (4034b8 <local_twi_handler+0x210>)
  4032e8:	687b      	ldr	r3, [r7, #4]
  4032ea:	011b      	lsls	r3, r3, #4
  4032ec:	4413      	add	r3, r2
  4032ee:	3304      	adds	r3, #4
  4032f0:	681b      	ldr	r3, [r3, #0]
  4032f2:	f44f 7100 	mov.w	r1, #512	; 0x200
  4032f6:	4618      	mov	r0, r3
  4032f8:	4b72      	ldr	r3, [pc, #456]	; (4034c4 <local_twi_handler+0x21c>)
  4032fa:	4798      	blx	r3
		twi_disable_interrupt(twi_port, TWI_IDR_ENDTX);
  4032fc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  403300:	69b8      	ldr	r0, [r7, #24]
  403302:	4b71      	ldr	r3, [pc, #452]	; (4034c8 <local_twi_handler+0x220>)
  403304:	4798      	blx	r3

		uint8_t status;
		uint32_t timeout_counter = 0;
  403306:	2300      	movs	r3, #0
  403308:	623b      	str	r3, [r7, #32]

		/* Wait for TX ready flag */
		while (1) {
			status = twi_port->TWI_SR;
  40330a:	69bb      	ldr	r3, [r7, #24]
  40330c:	6a1b      	ldr	r3, [r3, #32]
  40330e:	74fb      	strb	r3, [r7, #19]
			if (status & TWI_SR_TXRDY) {
  403310:	7cfb      	ldrb	r3, [r7, #19]
  403312:	f003 0304 	and.w	r3, r3, #4
  403316:	2b00      	cmp	r3, #0
  403318:	d10a      	bne.n	403330 <local_twi_handler+0x88>
				break;
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  40331a:	6a3b      	ldr	r3, [r7, #32]
  40331c:	3301      	adds	r3, #1
  40331e:	623b      	str	r3, [r7, #32]
  403320:	6a3b      	ldr	r3, [r7, #32]
  403322:	f1b3 3fff 	cmp.w	r3, #4294967295
  403326:	d1f0      	bne.n	40330a <local_twi_handler+0x62>
				transfer_timeout = true;
  403328:	2301      	movs	r3, #1
  40332a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				break;
  40332e:	e000      	b.n	403332 <local_twi_handler+0x8a>

		/* Wait for TX ready flag */
		while (1) {
			status = twi_port->TWI_SR;
			if (status & TWI_SR_TXRDY) {
				break;
  403330:	bf00      	nop
				transfer_timeout = true;
				break;
			}
		}
		/* Complete the transfer - stop and last byte */
		twi_port->TWI_CR = TWI_CR_STOP;
  403332:	69bb      	ldr	r3, [r7, #24]
  403334:	2202      	movs	r2, #2
  403336:	601a      	str	r2, [r3, #0]
		twi_port->TWI_THR = twis[twi_index].buffer[twis[twi_index].length-1];
  403338:	4a64      	ldr	r2, [pc, #400]	; (4034cc <local_twi_handler+0x224>)
  40333a:	687b      	ldr	r3, [r7, #4]
  40333c:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
  403340:	4962      	ldr	r1, [pc, #392]	; (4034cc <local_twi_handler+0x224>)
  403342:	687b      	ldr	r3, [r7, #4]
  403344:	00db      	lsls	r3, r3, #3
  403346:	440b      	add	r3, r1
  403348:	685b      	ldr	r3, [r3, #4]
  40334a:	3b01      	subs	r3, #1
  40334c:	4413      	add	r3, r2
  40334e:	781b      	ldrb	r3, [r3, #0]
  403350:	461a      	mov	r2, r3
  403352:	69bb      	ldr	r3, [r7, #24]
  403354:	635a      	str	r2, [r3, #52]	; 0x34

		/* Wait for TX complete flag */
		while (1) {
			status = twi_port->TWI_SR;
  403356:	69bb      	ldr	r3, [r7, #24]
  403358:	6a1b      	ldr	r3, [r3, #32]
  40335a:	74fb      	strb	r3, [r7, #19]
			if (status & TWI_SR_TXCOMP) {
  40335c:	7cfb      	ldrb	r3, [r7, #19]
  40335e:	f003 0301 	and.w	r3, r3, #1
  403362:	2b00      	cmp	r3, #0
  403364:	d10a      	bne.n	40337c <local_twi_handler+0xd4>
				break;
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  403366:	6a3b      	ldr	r3, [r7, #32]
  403368:	3301      	adds	r3, #1
  40336a:	623b      	str	r3, [r7, #32]
  40336c:	6a3b      	ldr	r3, [r7, #32]
  40336e:	f1b3 3fff 	cmp.w	r3, #4294967295
  403372:	d1f0      	bne.n	403356 <local_twi_handler+0xae>
				transfer_timeout = true;
  403374:	2301      	movs	r3, #1
  403376:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				break;
  40337a:	e000      	b.n	40337e <local_twi_handler+0xd6>

		/* Wait for TX complete flag */
		while (1) {
			status = twi_port->TWI_SR;
			if (status & TWI_SR_TXCOMP) {
				break;
  40337c:	bf00      	nop
				break;
			}
		}
		/* If the driver is supporting multi-threading, then return the access
		mutex. */
		if (tx_dma_control[twi_index].peripheral_access_mutex != NULL) {
  40337e:	4a54      	ldr	r2, [pc, #336]	; (4034d0 <local_twi_handler+0x228>)
  403380:	687b      	ldr	r3, [r7, #4]
  403382:	00db      	lsls	r3, r3, #3
  403384:	4413      	add	r3, r2
  403386:	685b      	ldr	r3, [r3, #4]
  403388:	2b00      	cmp	r3, #0
  40338a:	d00a      	beq.n	4033a2 <local_twi_handler+0xfa>
			xSemaphoreGiveFromISR(
  40338c:	4a50      	ldr	r2, [pc, #320]	; (4034d0 <local_twi_handler+0x228>)
  40338e:	687b      	ldr	r3, [r7, #4]
  403390:	00db      	lsls	r3, r3, #3
  403392:	4413      	add	r3, r2
  403394:	6858      	ldr	r0, [r3, #4]
  403396:	f107 0208 	add.w	r2, r7, #8
  40339a:	2300      	movs	r3, #0
  40339c:	2100      	movs	r1, #0
  40339e:	4c4d      	ldr	r4, [pc, #308]	; (4034d4 <local_twi_handler+0x22c>)
  4033a0:	47a0      	blx	r4
					&higher_priority_task_woken);
		}

		/* if the sending task supplied a notification semaphore, then
		notify the task that the transmission has completed. */
		if (!(timeout_counter >= TWI_TIMEOUT_COUNTER)) {
  4033a2:	6a3b      	ldr	r3, [r7, #32]
  4033a4:	f1b3 3fff 	cmp.w	r3, #4294967295
  4033a8:	d00f      	beq.n	4033ca <local_twi_handler+0x122>
			if (tx_dma_control[twi_index]. transaction_complete_notification_semaphore != NULL) {
  4033aa:	4a49      	ldr	r2, [pc, #292]	; (4034d0 <local_twi_handler+0x228>)
  4033ac:	687b      	ldr	r3, [r7, #4]
  4033ae:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
  4033b2:	2b00      	cmp	r3, #0
  4033b4:	d009      	beq.n	4033ca <local_twi_handler+0x122>
				xSemaphoreGiveFromISR(
  4033b6:	4a46      	ldr	r2, [pc, #280]	; (4034d0 <local_twi_handler+0x228>)
  4033b8:	687b      	ldr	r3, [r7, #4]
  4033ba:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
  4033be:	f107 0208 	add.w	r2, r7, #8
  4033c2:	2300      	movs	r3, #0
  4033c4:	2100      	movs	r1, #0
  4033c6:	4c43      	ldr	r4, [pc, #268]	; (4034d4 <local_twi_handler+0x22c>)
  4033c8:	47a0      	blx	r4
			}
		}
	}

	/* Has the PDC completed a reception? */
	if ((twi_status & TWI_SR_ENDRX) != 0UL) {
  4033ca:	697b      	ldr	r3, [r7, #20]
  4033cc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
  4033d0:	2b00      	cmp	r3, #0
  4033d2:	f000 80a8 	beq.w	403526 <local_twi_handler+0x27e>
		uint32_t timeout_counter = 0;
  4033d6:	2300      	movs	r3, #0
  4033d8:	61fb      	str	r3, [r7, #28]
		uint32_t status;
		/* Must handle the two last bytes */
		/* Disable PDC */
		pdc_disable_transfer(all_twi_definitions[twi_index].pdc_base_address, PERIPH_PTCR_RXTDIS);
  4033da:	4a37      	ldr	r2, [pc, #220]	; (4034b8 <local_twi_handler+0x210>)
  4033dc:	687b      	ldr	r3, [r7, #4]
  4033de:	011b      	lsls	r3, r3, #4
  4033e0:	4413      	add	r3, r2
  4033e2:	3304      	adds	r3, #4
  4033e4:	681b      	ldr	r3, [r3, #0]
  4033e6:	2102      	movs	r1, #2
  4033e8:	4618      	mov	r0, r3
  4033ea:	4b36      	ldr	r3, [pc, #216]	; (4034c4 <local_twi_handler+0x21c>)
  4033ec:	4798      	blx	r3

		twi_disable_interrupt(twi_port, TWI_IDR_ENDRX);
  4033ee:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4033f2:	69b8      	ldr	r0, [r7, #24]
  4033f4:	4b34      	ldr	r3, [pc, #208]	; (4034c8 <local_twi_handler+0x220>)
  4033f6:	4798      	blx	r3

		/* Wait for RX ready flag */
		while (1) {
			status = twi_port->TWI_SR;
  4033f8:	69bb      	ldr	r3, [r7, #24]
  4033fa:	6a1b      	ldr	r3, [r3, #32]
  4033fc:	60fb      	str	r3, [r7, #12]
			if (status & TWI_SR_RXRDY) {
  4033fe:	68fb      	ldr	r3, [r7, #12]
  403400:	f003 0302 	and.w	r3, r3, #2
  403404:	2b00      	cmp	r3, #0
  403406:	d107      	bne.n	403418 <local_twi_handler+0x170>
				break;
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  403408:	69fb      	ldr	r3, [r7, #28]
  40340a:	3301      	adds	r3, #1
  40340c:	61fb      	str	r3, [r7, #28]
  40340e:	69fb      	ldr	r3, [r7, #28]
  403410:	f1b3 3fff 	cmp.w	r3, #4294967295
  403414:	d002      	beq.n	40341c <local_twi_handler+0x174>
				break;
			}
		}
  403416:	e7ef      	b.n	4033f8 <local_twi_handler+0x150>

		/* Wait for RX ready flag */
		while (1) {
			status = twi_port->TWI_SR;
			if (status & TWI_SR_RXRDY) {
				break;
  403418:	bf00      	nop
  40341a:	e000      	b.n	40341e <local_twi_handler+0x176>
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
				break;
  40341c:	bf00      	nop
			}
		}
		/* Complete the transfer. */
		twi_port->TWI_CR = TWI_CR_STOP;
  40341e:	69bb      	ldr	r3, [r7, #24]
  403420:	2202      	movs	r2, #2
  403422:	601a      	str	r2, [r3, #0]
		/* Read second last data */
		twis[twi_index].buffer[(twis[twi_index].length)-2] = twi_port->TWI_RHR;
  403424:	4a29      	ldr	r2, [pc, #164]	; (4034cc <local_twi_handler+0x224>)
  403426:	687b      	ldr	r3, [r7, #4]
  403428:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
  40342c:	4927      	ldr	r1, [pc, #156]	; (4034cc <local_twi_handler+0x224>)
  40342e:	687b      	ldr	r3, [r7, #4]
  403430:	00db      	lsls	r3, r3, #3
  403432:	440b      	add	r3, r1
  403434:	685b      	ldr	r3, [r3, #4]
  403436:	3b02      	subs	r3, #2
  403438:	4413      	add	r3, r2
  40343a:	69ba      	ldr	r2, [r7, #24]
  40343c:	6b12      	ldr	r2, [r2, #48]	; 0x30
  40343e:	b2d2      	uxtb	r2, r2
  403440:	701a      	strb	r2, [r3, #0]

		/* Wait for RX ready flag */
		while (1) {
			status = twi_port->TWI_SR;
  403442:	69bb      	ldr	r3, [r7, #24]
  403444:	6a1b      	ldr	r3, [r3, #32]
  403446:	60fb      	str	r3, [r7, #12]
			if (status & TWI_SR_RXRDY) {
  403448:	68fb      	ldr	r3, [r7, #12]
  40344a:	f003 0302 	and.w	r3, r3, #2
  40344e:	2b00      	cmp	r3, #0
  403450:	d107      	bne.n	403462 <local_twi_handler+0x1ba>
				break;
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  403452:	69fb      	ldr	r3, [r7, #28]
  403454:	3301      	adds	r3, #1
  403456:	61fb      	str	r3, [r7, #28]
  403458:	69fb      	ldr	r3, [r7, #28]
  40345a:	f1b3 3fff 	cmp.w	r3, #4294967295
  40345e:	d002      	beq.n	403466 <local_twi_handler+0x1be>
				break;
			}
		}
  403460:	e7ef      	b.n	403442 <local_twi_handler+0x19a>

		/* Wait for RX ready flag */
		while (1) {
			status = twi_port->TWI_SR;
			if (status & TWI_SR_RXRDY) {
				break;
  403462:	bf00      	nop
  403464:	e000      	b.n	403468 <local_twi_handler+0x1c0>
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
				break;
  403466:	bf00      	nop
			}
		}

		if (!(timeout_counter >= TWI_TIMEOUT_COUNTER)) {
  403468:	69fb      	ldr	r3, [r7, #28]
  40346a:	f1b3 3fff 	cmp.w	r3, #4294967295
  40346e:	d034      	beq.n	4034da <local_twi_handler+0x232>
			/* Read last data */
			twis[twi_index].buffer[(twis[twi_index].length)-1] = twi_port->TWI_RHR;
  403470:	4a16      	ldr	r2, [pc, #88]	; (4034cc <local_twi_handler+0x224>)
  403472:	687b      	ldr	r3, [r7, #4]
  403474:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
  403478:	4914      	ldr	r1, [pc, #80]	; (4034cc <local_twi_handler+0x224>)
  40347a:	687b      	ldr	r3, [r7, #4]
  40347c:	00db      	lsls	r3, r3, #3
  40347e:	440b      	add	r3, r1
  403480:	685b      	ldr	r3, [r3, #4]
  403482:	3b01      	subs	r3, #1
  403484:	4413      	add	r3, r2
  403486:	69ba      	ldr	r2, [r7, #24]
  403488:	6b12      	ldr	r2, [r2, #48]	; 0x30
  40348a:	b2d2      	uxtb	r2, r2
  40348c:	701a      	strb	r2, [r3, #0]
			timeout_counter = 0;
  40348e:	2300      	movs	r3, #0
  403490:	61fb      	str	r3, [r7, #28]
			/* Wait for TX complete flag before releasing semaphore */
			while (1) {
				status = twi_port->TWI_SR;
  403492:	69bb      	ldr	r3, [r7, #24]
  403494:	6a1b      	ldr	r3, [r3, #32]
  403496:	60fb      	str	r3, [r7, #12]
				if (status & TWI_SR_TXCOMP) {
  403498:	68fb      	ldr	r3, [r7, #12]
  40349a:	f003 0301 	and.w	r3, r3, #1
  40349e:	2b00      	cmp	r3, #0
  4034a0:	d11a      	bne.n	4034d8 <local_twi_handler+0x230>
					break;
				}
				/* Check timeout condition. */
				if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  4034a2:	69fb      	ldr	r3, [r7, #28]
  4034a4:	3301      	adds	r3, #1
  4034a6:	61fb      	str	r3, [r7, #28]
  4034a8:	69fb      	ldr	r3, [r7, #28]
  4034aa:	f1b3 3fff 	cmp.w	r3, #4294967295
  4034ae:	d1f0      	bne.n	403492 <local_twi_handler+0x1ea>
					transfer_timeout = true;
  4034b0:	2301      	movs	r3, #1
  4034b2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					break;
  4034b6:	e010      	b.n	4034da <local_twi_handler+0x232>
  4034b8:	00414844 	.word	0x00414844
  4034bc:	00405f59 	.word	0x00405f59
  4034c0:	00405f71 	.word	0x00405f71
  4034c4:	00405005 	.word	0x00405005
  4034c8:	00405f39 	.word	0x00405f39
  4034cc:	20000ad4 	.word	0x20000ad4
  4034d0:	20000ac4 	.word	0x20000ac4
  4034d4:	00406ed5 	.word	0x00406ed5
			timeout_counter = 0;
			/* Wait for TX complete flag before releasing semaphore */
			while (1) {
				status = twi_port->TWI_SR;
				if (status & TWI_SR_TXCOMP) {
					break;
  4034d8:	bf00      	nop
		}

		/* If the driver is supporting multi-threading, then return the access
		mutex.  NOTE: As the peripheral is half duplex there is only one
		access mutex, and the reception uses the tx access muted. */
		if (tx_dma_control[twi_index].peripheral_access_mutex != NULL) {
  4034da:	4a33      	ldr	r2, [pc, #204]	; (4035a8 <local_twi_handler+0x300>)
  4034dc:	687b      	ldr	r3, [r7, #4]
  4034de:	00db      	lsls	r3, r3, #3
  4034e0:	4413      	add	r3, r2
  4034e2:	685b      	ldr	r3, [r3, #4]
  4034e4:	2b00      	cmp	r3, #0
  4034e6:	d00a      	beq.n	4034fe <local_twi_handler+0x256>
			xSemaphoreGiveFromISR(
  4034e8:	4a2f      	ldr	r2, [pc, #188]	; (4035a8 <local_twi_handler+0x300>)
  4034ea:	687b      	ldr	r3, [r7, #4]
  4034ec:	00db      	lsls	r3, r3, #3
  4034ee:	4413      	add	r3, r2
  4034f0:	6858      	ldr	r0, [r3, #4]
  4034f2:	f107 0208 	add.w	r2, r7, #8
  4034f6:	2300      	movs	r3, #0
  4034f8:	2100      	movs	r1, #0
  4034fa:	4c2c      	ldr	r4, [pc, #176]	; (4035ac <local_twi_handler+0x304>)
  4034fc:	47a0      	blx	r4
					&higher_priority_task_woken);
		}

		/* if the receiving task supplied a notification semaphore, then
		notify the task that the transmission has completed. */
		if  (!(timeout_counter >= TWI_TIMEOUT_COUNTER)) {
  4034fe:	69fb      	ldr	r3, [r7, #28]
  403500:	f1b3 3fff 	cmp.w	r3, #4294967295
  403504:	d00f      	beq.n	403526 <local_twi_handler+0x27e>
			if (rx_dma_control[twi_index].transaction_complete_notification_semaphore != NULL) {
  403506:	4a2a      	ldr	r2, [pc, #168]	; (4035b0 <local_twi_handler+0x308>)
  403508:	687b      	ldr	r3, [r7, #4]
  40350a:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
  40350e:	2b00      	cmp	r3, #0
  403510:	d009      	beq.n	403526 <local_twi_handler+0x27e>
				xSemaphoreGiveFromISR(
  403512:	4a27      	ldr	r2, [pc, #156]	; (4035b0 <local_twi_handler+0x308>)
  403514:	687b      	ldr	r3, [r7, #4]
  403516:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
  40351a:	f107 0208 	add.w	r2, r7, #8
  40351e:	2300      	movs	r3, #0
  403520:	2100      	movs	r1, #0
  403522:	4c22      	ldr	r4, [pc, #136]	; (4035ac <local_twi_handler+0x304>)
  403524:	47a0      	blx	r4
						&higher_priority_task_woken);
			}
		}
	}

	if (((twi_status & SR_ERROR_INTERRUPTS) != 0) || (transfer_timeout == true)) {
  403526:	697b      	ldr	r3, [r7, #20]
  403528:	f403 7350 	and.w	r3, r3, #832	; 0x340
  40352c:	2b00      	cmp	r3, #0
  40352e:	d103      	bne.n	403538 <local_twi_handler+0x290>
  403530:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
  403534:	2b00      	cmp	r3, #0
  403536:	d02e      	beq.n	403596 <local_twi_handler+0x2ee>
		Stop the transmission, disable interrupts used by the peripheral, and
		ensure the peripheral access mutex is made available to tasks.  As this
		peripheral is half duplex, only the Tx peripheral access mutex exits.*/

		/* Stop the PDC */
		pdc_disable_transfer(all_twi_definitions[twi_index].pdc_base_address, PERIPH_PTCR_TXTDIS | PERIPH_PTCR_RXTDIS);
  403538:	4a1e      	ldr	r2, [pc, #120]	; (4035b4 <local_twi_handler+0x30c>)
  40353a:	687b      	ldr	r3, [r7, #4]
  40353c:	011b      	lsls	r3, r3, #4
  40353e:	4413      	add	r3, r2
  403540:	3304      	adds	r3, #4
  403542:	681b      	ldr	r3, [r3, #0]
  403544:	f240 2102 	movw	r1, #514	; 0x202
  403548:	4618      	mov	r0, r3
  40354a:	4b1b      	ldr	r3, [pc, #108]	; (4035b8 <local_twi_handler+0x310>)
  40354c:	4798      	blx	r3

		if (!(twi_status & TWI_SR_NACK)) {
  40354e:	697b      	ldr	r3, [r7, #20]
  403550:	f403 7380 	and.w	r3, r3, #256	; 0x100
  403554:	2b00      	cmp	r3, #0
  403556:	d102      	bne.n	40355e <local_twi_handler+0x2b6>
			/* Do not send stop if NACK received. Handled by hardware */
			twi_port->TWI_CR = TWI_CR_STOP;
  403558:	69bb      	ldr	r3, [r7, #24]
  40355a:	2202      	movs	r2, #2
  40355c:	601a      	str	r2, [r3, #0]
		}
		twi_disable_interrupt(twi_port, TWI_IDR_ENDTX);
  40355e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  403562:	69b8      	ldr	r0, [r7, #24]
  403564:	4b15      	ldr	r3, [pc, #84]	; (4035bc <local_twi_handler+0x314>)
  403566:	4798      	blx	r3
		twi_disable_interrupt(twi_port, TWI_IDR_ENDRX);
  403568:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  40356c:	69b8      	ldr	r0, [r7, #24]
  40356e:	4b13      	ldr	r3, [pc, #76]	; (4035bc <local_twi_handler+0x314>)
  403570:	4798      	blx	r3

		if (tx_dma_control[twi_index].peripheral_access_mutex != NULL) {
  403572:	4a0d      	ldr	r2, [pc, #52]	; (4035a8 <local_twi_handler+0x300>)
  403574:	687b      	ldr	r3, [r7, #4]
  403576:	00db      	lsls	r3, r3, #3
  403578:	4413      	add	r3, r2
  40357a:	685b      	ldr	r3, [r3, #4]
  40357c:	2b00      	cmp	r3, #0
  40357e:	d00a      	beq.n	403596 <local_twi_handler+0x2ee>
			xSemaphoreGiveFromISR(
  403580:	4a09      	ldr	r2, [pc, #36]	; (4035a8 <local_twi_handler+0x300>)
  403582:	687b      	ldr	r3, [r7, #4]
  403584:	00db      	lsls	r3, r3, #3
  403586:	4413      	add	r3, r2
  403588:	6858      	ldr	r0, [r3, #4]
  40358a:	f107 0208 	add.w	r2, r7, #8
  40358e:	2300      	movs	r3, #0
  403590:	2100      	movs	r1, #0
  403592:	4c06      	ldr	r4, [pc, #24]	; (4035ac <local_twi_handler+0x304>)
  403594:	47a0      	blx	r4
	has a priority equal to or higher than the currently running task (the task
	this ISR interrupted), then higher_priority_task_woken will have
	automatically been set to pdTRUE within the semaphore function.
	portEND_SWITCHING_ISR() will then ensure that this ISR returns directly to
	the higher priority unblocked task. */
	portEND_SWITCHING_ISR(higher_priority_task_woken);
  403596:	68bb      	ldr	r3, [r7, #8]
  403598:	2b00      	cmp	r3, #0
  40359a:	d001      	beq.n	4035a0 <local_twi_handler+0x2f8>
  40359c:	4b08      	ldr	r3, [pc, #32]	; (4035c0 <local_twi_handler+0x318>)
  40359e:	4798      	blx	r3
}
  4035a0:	bf00      	nop
  4035a2:	372c      	adds	r7, #44	; 0x2c
  4035a4:	46bd      	mov	sp, r7
  4035a6:	bd90      	pop	{r4, r7, pc}
  4035a8:	20000ac4 	.word	0x20000ac4
  4035ac:	00406ed5 	.word	0x00406ed5
  4035b0:	20000acc 	.word	0x20000acc
  4035b4:	00414844 	.word	0x00414844
  4035b8:	00405005 	.word	0x00405005
  4035bc:	00405f39 	.word	0x00405f39
  4035c0:	00406765 	.word	0x00406765

004035c4 <TWI0_Handler>:
#endif /* TWI */

#ifdef TWI0

void TWI0_Handler(void)
{
  4035c4:	b580      	push	{r7, lr}
  4035c6:	af00      	add	r7, sp, #0
	local_twi_handler(0);
  4035c8:	2000      	movs	r0, #0
  4035ca:	4b02      	ldr	r3, [pc, #8]	; (4035d4 <TWI0_Handler+0x10>)
  4035cc:	4798      	blx	r3
}
  4035ce:	bf00      	nop
  4035d0:	bd80      	pop	{r7, pc}
  4035d2:	bf00      	nop
  4035d4:	004032a9 	.word	0x004032a9

004035d8 <TWI1_Handler>:
#endif

#ifdef TWI1

void TWI1_Handler(void)
{
  4035d8:	b580      	push	{r7, lr}
  4035da:	af00      	add	r7, sp, #0
	local_twi_handler(1);
  4035dc:	2001      	movs	r0, #1
  4035de:	4b02      	ldr	r3, [pc, #8]	; (4035e8 <TWI1_Handler+0x10>)
  4035e0:	4798      	blx	r3
}
  4035e2:	bf00      	nop
  4035e4:	bd80      	pop	{r7, pc}
  4035e6:	bf00      	nop
  4035e8:	004032a9 	.word	0x004032a9

004035ec <freertos_uart_serial_init>:
 *     the initialisation fails then NULL is returned.
 */
freertos_uart_if freertos_uart_serial_init(Uart *p_uart,
		const sam_uart_opt_t *const uart_parameters,
		const freertos_peripheral_options_t *const freertos_driver_parameters)
{
  4035ec:	b580      	push	{r7, lr}
  4035ee:	b088      	sub	sp, #32
  4035f0:	af00      	add	r7, sp, #0
  4035f2:	60f8      	str	r0, [r7, #12]
  4035f4:	60b9      	str	r1, [r7, #8]
  4035f6:	607a      	str	r2, [r7, #4]
	portBASE_TYPE uart_index;
	bool is_valid_operating_mode;
	freertos_uart_if return_value;
	const enum peripheral_operation_mode valid_operating_modes[] = {UART_RS232};
  4035f8:	2301      	movs	r3, #1
  4035fa:	753b      	strb	r3, [r7, #20]

	/* Find the index into the all_uart_definitions array that holds details of
	the p_uart peripheral. */
	uart_index = get_pdc_peripheral_details(all_uart_definitions,
  4035fc:	68fa      	ldr	r2, [r7, #12]
  4035fe:	2101      	movs	r1, #1
  403600:	4899      	ldr	r0, [pc, #612]	; (403868 <freertos_uart_serial_init+0x27c>)
  403602:	4b9a      	ldr	r3, [pc, #616]	; (40386c <freertos_uart_serial_init+0x280>)
  403604:	4798      	blx	r3
  403606:	61b8      	str	r0, [r7, #24]
			MAX_UARTS,
			(void *) p_uart);

	/* Check the requested operating mode is valid for the peripheral. */
	is_valid_operating_mode = check_requested_operating_mode(
  403608:	687b      	ldr	r3, [r7, #4]
  40360a:	7b1b      	ldrb	r3, [r3, #12]
  40360c:	f107 0114 	add.w	r1, r7, #20
  403610:	2201      	movs	r2, #1
  403612:	4618      	mov	r0, r3
  403614:	4b96      	ldr	r3, [pc, #600]	; (403870 <freertos_uart_serial_init+0x284>)
  403616:	4798      	blx	r3
  403618:	4603      	mov	r3, r0
  40361a:	75fb      	strb	r3, [r7, #23]
			sizeof(valid_operating_modes) /
			sizeof(enum peripheral_operation_mode));

	/* Don't do anything unless a valid p_uart pointer was used, and a valid
	operating mode was requested. */
	if ((uart_index < MAX_UARTS) && (is_valid_operating_mode == true)) {
  40361c:	69bb      	ldr	r3, [r7, #24]
  40361e:	2b00      	cmp	r3, #0
  403620:	f300 811a 	bgt.w	403858 <freertos_uart_serial_init+0x26c>
  403624:	7dfb      	ldrb	r3, [r7, #23]
  403626:	2b00      	cmp	r3, #0
  403628:	f000 8116 	beq.w	403858 <freertos_uart_serial_init+0x26c>
		/* This function must be called exactly once per supported UART.  Check it
		has not been called	before. */
		configASSERT(rx_buffer_definitions[uart_index].next_byte_to_read == NULL);
  40362c:	4991      	ldr	r1, [pc, #580]	; (403874 <freertos_uart_serial_init+0x288>)
  40362e:	69ba      	ldr	r2, [r7, #24]
  403630:	4613      	mov	r3, r2
  403632:	00db      	lsls	r3, r3, #3
  403634:	1a9b      	subs	r3, r3, r2
  403636:	009b      	lsls	r3, r3, #2
  403638:	440b      	add	r3, r1
  40363a:	3318      	adds	r3, #24
  40363c:	681b      	ldr	r3, [r3, #0]
  40363e:	2b00      	cmp	r3, #0
  403640:	d003      	beq.n	40364a <freertos_uart_serial_init+0x5e>
  403642:	4b8d      	ldr	r3, [pc, #564]	; (403878 <freertos_uart_serial_init+0x28c>)
  403644:	4798      	blx	r3
  403646:	bf00      	nop
  403648:	e7fd      	b.n	403646 <freertos_uart_serial_init+0x5a>

		/* Disable everything before enabling the clock. */
		uart_disable_tx(p_uart);
  40364a:	68f8      	ldr	r0, [r7, #12]
  40364c:	4b8b      	ldr	r3, [pc, #556]	; (40387c <freertos_uart_serial_init+0x290>)
  40364e:	4798      	blx	r3
		uart_disable_rx(p_uart);
  403650:	68f8      	ldr	r0, [r7, #12]
  403652:	4b8b      	ldr	r3, [pc, #556]	; (403880 <freertos_uart_serial_init+0x294>)
  403654:	4798      	blx	r3
		pdc_disable_transfer(all_uart_definitions[uart_index].pdc_base_address,
  403656:	4a84      	ldr	r2, [pc, #528]	; (403868 <freertos_uart_serial_init+0x27c>)
  403658:	69bb      	ldr	r3, [r7, #24]
  40365a:	011b      	lsls	r3, r3, #4
  40365c:	4413      	add	r3, r2
  40365e:	3304      	adds	r3, #4
  403660:	681b      	ldr	r3, [r3, #0]
  403662:	f240 2102 	movw	r1, #514	; 0x202
  403666:	4618      	mov	r0, r3
  403668:	4b86      	ldr	r3, [pc, #536]	; (403884 <freertos_uart_serial_init+0x298>)
  40366a:	4798      	blx	r3
				(PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS));

		/* Enable the peripheral clock in the PMC. */
		pmc_enable_periph_clk(
  40366c:	4a7e      	ldr	r2, [pc, #504]	; (403868 <freertos_uart_serial_init+0x27c>)
  40366e:	69bb      	ldr	r3, [r7, #24]
  403670:	011b      	lsls	r3, r3, #4
  403672:	4413      	add	r3, r2
  403674:	3308      	adds	r3, #8
  403676:	681b      	ldr	r3, [r3, #0]
  403678:	4618      	mov	r0, r3
  40367a:	4b83      	ldr	r3, [pc, #524]	; (403888 <freertos_uart_serial_init+0x29c>)
  40367c:	4798      	blx	r3
				all_uart_definitions[uart_index].peripheral_id);

		switch (freertos_driver_parameters->operation_mode) {
  40367e:	687b      	ldr	r3, [r7, #4]
  403680:	7b1b      	ldrb	r3, [r3, #12]
  403682:	2b01      	cmp	r3, #1
  403684:	d000      	beq.n	403688 <freertos_uart_serial_init+0x9c>
			uart_init(p_uart, uart_parameters);
			break;

		default:
			/* Other modes are not currently supported. */
			break;
  403686:	e004      	b.n	403692 <freertos_uart_serial_init+0xa6>
				all_uart_definitions[uart_index].peripheral_id);

		switch (freertos_driver_parameters->operation_mode) {
		case UART_RS232:
			/* Call the standard ASF init function. */
			uart_init(p_uart, uart_parameters);
  403688:	68b9      	ldr	r1, [r7, #8]
  40368a:	68f8      	ldr	r0, [r7, #12]
  40368c:	4b7f      	ldr	r3, [pc, #508]	; (40388c <freertos_uart_serial_init+0x2a0>)
  40368e:	4798      	blx	r3
			break;
  403690:	bf00      	nop
			/* Other modes are not currently supported. */
			break;
		}

		/* Disable all the interrupts. */
		uart_disable_interrupt(p_uart, MASK_ALL_INTERRUPTS);
  403692:	f04f 31ff 	mov.w	r1, #4294967295
  403696:	68f8      	ldr	r0, [r7, #12]
  403698:	4b7d      	ldr	r3, [pc, #500]	; (403890 <freertos_uart_serial_init+0x2a4>)
  40369a:	4798      	blx	r3

		/* Create any required peripheral access mutexes and transaction complete
		semaphores.  This peripheral is full duplex so only the Tx semaphores
		are created in the following function.  The the Rx semaphores are
		created	separately. */
		create_peripheral_control_semaphores(
  40369c:	687b      	ldr	r3, [r7, #4]
  40369e:	7b58      	ldrb	r0, [r3, #13]
  4036a0:	69bb      	ldr	r3, [r7, #24]
  4036a2:	00db      	lsls	r3, r3, #3
  4036a4:	4a7b      	ldr	r2, [pc, #492]	; (403894 <freertos_uart_serial_init+0x2a8>)
  4036a6:	4413      	add	r3, r2
  4036a8:	2200      	movs	r2, #0
  4036aa:	4619      	mov	r1, r3
  4036ac:	4b7a      	ldr	r3, [pc, #488]	; (403898 <freertos_uart_serial_init+0x2ac>)
  4036ae:	4798      	blx	r3
				freertos_driver_parameters->options_flags,
				&(tx_dma_control[uart_index]),
				NULL /* The rx structures are not created in this function. */);

		/* Is the driver also going to receive? */
		if (freertos_driver_parameters->receive_buffer != NULL) {
  4036b0:	687b      	ldr	r3, [r7, #4]
  4036b2:	681b      	ldr	r3, [r3, #0]
  4036b4:	2b00      	cmp	r3, #0
  4036b6:	f000 80a6 	beq.w	403806 <freertos_uart_serial_init+0x21a>
			capped to that available up to the end of the buffer only.  If this
			semaphore was a binary semaphore, it would then be 'taken' even
			though, unknown to the reading task, unread and therefore available
			data remained at the beginning of the buffer. */
			rx_buffer_definitions[uart_index].rx_event_semaphore =
					xSemaphoreCreateCounting(portMAX_DELAY, 0);
  4036ba:	2100      	movs	r1, #0
  4036bc:	f04f 30ff 	mov.w	r0, #4294967295
  4036c0:	4b76      	ldr	r3, [pc, #472]	; (40389c <freertos_uart_serial_init+0x2b0>)
  4036c2:	4798      	blx	r3
			and the end of the buffer, the actual amount returned will be
			capped to that available up to the end of the buffer only.  If this
			semaphore was a binary semaphore, it would then be 'taken' even
			though, unknown to the reading task, unread and therefore available
			data remained at the beginning of the buffer. */
			rx_buffer_definitions[uart_index].rx_event_semaphore =
  4036c4:	496b      	ldr	r1, [pc, #428]	; (403874 <freertos_uart_serial_init+0x288>)
  4036c6:	69ba      	ldr	r2, [r7, #24]
  4036c8:	4613      	mov	r3, r2
  4036ca:	00db      	lsls	r3, r3, #3
  4036cc:	1a9b      	subs	r3, r3, r2
  4036ce:	009b      	lsls	r3, r3, #2
  4036d0:	440b      	add	r3, r1
  4036d2:	3310      	adds	r3, #16
  4036d4:	6018      	str	r0, [r3, #0]
					xSemaphoreCreateCounting(portMAX_DELAY, 0);
			configASSERT(rx_buffer_definitions[uart_index].rx_event_semaphore);
  4036d6:	4967      	ldr	r1, [pc, #412]	; (403874 <freertos_uart_serial_init+0x288>)
  4036d8:	69ba      	ldr	r2, [r7, #24]
  4036da:	4613      	mov	r3, r2
  4036dc:	00db      	lsls	r3, r3, #3
  4036de:	1a9b      	subs	r3, r3, r2
  4036e0:	009b      	lsls	r3, r3, #2
  4036e2:	440b      	add	r3, r1
  4036e4:	3310      	adds	r3, #16
  4036e6:	681b      	ldr	r3, [r3, #0]
  4036e8:	2b00      	cmp	r3, #0
  4036ea:	d103      	bne.n	4036f4 <freertos_uart_serial_init+0x108>
  4036ec:	4b62      	ldr	r3, [pc, #392]	; (403878 <freertos_uart_serial_init+0x28c>)
  4036ee:	4798      	blx	r3
  4036f0:	bf00      	nop
  4036f2:	e7fd      	b.n	4036f0 <freertos_uart_serial_init+0x104>

			/* The receive buffer is currently empty, so the DMA has control
			over the entire buffer. */
			rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_addr =
					(uint32_t)freertos_driver_parameters->receive_buffer;
  4036f4:	687b      	ldr	r3, [r7, #4]
  4036f6:	681b      	ldr	r3, [r3, #0]
  4036f8:	4618      	mov	r0, r3
					xSemaphoreCreateCounting(portMAX_DELAY, 0);
			configASSERT(rx_buffer_definitions[uart_index].rx_event_semaphore);

			/* The receive buffer is currently empty, so the DMA has control
			over the entire buffer. */
			rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_addr =
  4036fa:	495e      	ldr	r1, [pc, #376]	; (403874 <freertos_uart_serial_init+0x288>)
  4036fc:	69ba      	ldr	r2, [r7, #24]
  4036fe:	4613      	mov	r3, r2
  403700:	00db      	lsls	r3, r3, #3
  403702:	1a9b      	subs	r3, r3, r2
  403704:	009b      	lsls	r3, r3, #2
  403706:	440b      	add	r3, r1
  403708:	3308      	adds	r3, #8
  40370a:	6018      	str	r0, [r3, #0]
					(uint32_t)freertos_driver_parameters->receive_buffer;
			rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_size =
					freertos_driver_parameters->receive_buffer_size;
  40370c:	687b      	ldr	r3, [r7, #4]
  40370e:	6859      	ldr	r1, [r3, #4]

			/* The receive buffer is currently empty, so the DMA has control
			over the entire buffer. */
			rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_addr =
					(uint32_t)freertos_driver_parameters->receive_buffer;
			rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_size =
  403710:	4858      	ldr	r0, [pc, #352]	; (403874 <freertos_uart_serial_init+0x288>)
  403712:	69ba      	ldr	r2, [r7, #24]
  403714:	4613      	mov	r3, r2
  403716:	00db      	lsls	r3, r3, #3
  403718:	1a9b      	subs	r3, r3, r2
  40371a:	009b      	lsls	r3, r3, #2
  40371c:	4403      	add	r3, r0
  40371e:	330c      	adds	r3, #12
  403720:	6019      	str	r1, [r3, #0]
					freertos_driver_parameters->receive_buffer_size;
			pdc_rx_init(
  403722:	4a51      	ldr	r2, [pc, #324]	; (403868 <freertos_uart_serial_init+0x27c>)
  403724:	69bb      	ldr	r3, [r7, #24]
  403726:	011b      	lsls	r3, r3, #4
  403728:	4413      	add	r3, r2
  40372a:	3304      	adds	r3, #4
  40372c:	6818      	ldr	r0, [r3, #0]
  40372e:	69ba      	ldr	r2, [r7, #24]
  403730:	4613      	mov	r3, r2
  403732:	00db      	lsls	r3, r3, #3
  403734:	1a9b      	subs	r3, r3, r2
  403736:	009b      	lsls	r3, r3, #2
  403738:	3308      	adds	r3, #8
  40373a:	4a4e      	ldr	r2, [pc, #312]	; (403874 <freertos_uart_serial_init+0x288>)
  40373c:	4413      	add	r3, r2
  40373e:	2200      	movs	r2, #0
  403740:	4619      	mov	r1, r3
  403742:	4b57      	ldr	r3, [pc, #348]	; (4038a0 <freertos_uart_serial_init+0x2b4>)
  403744:	4798      	blx	r3
					NULL);

			/* Set the next byte to read to the start of the buffer as no data
			has yet been read. */
			rx_buffer_definitions[uart_index].next_byte_to_read =
					freertos_driver_parameters->receive_buffer;
  403746:	687b      	ldr	r3, [r7, #4]
  403748:	6819      	ldr	r1, [r3, #0]
					&(rx_buffer_definitions[uart_index].rx_pdc_parameters),
					NULL);

			/* Set the next byte to read to the start of the buffer as no data
			has yet been read. */
			rx_buffer_definitions[uart_index].next_byte_to_read =
  40374a:	484a      	ldr	r0, [pc, #296]	; (403874 <freertos_uart_serial_init+0x288>)
  40374c:	69ba      	ldr	r2, [r7, #24]
  40374e:	4613      	mov	r3, r2
  403750:	00db      	lsls	r3, r3, #3
  403752:	1a9b      	subs	r3, r3, r2
  403754:	009b      	lsls	r3, r3, #2
  403756:	4403      	add	r3, r0
  403758:	3318      	adds	r3, #24
  40375a:	6019      	str	r1, [r3, #0]
					freertos_driver_parameters->receive_buffer;

			/* Remember the limits of entire buffer. */
			rx_buffer_definitions[uart_index].rx_buffer_start_address =
					rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_addr;
  40375c:	4945      	ldr	r1, [pc, #276]	; (403874 <freertos_uart_serial_init+0x288>)
  40375e:	69ba      	ldr	r2, [r7, #24]
  403760:	4613      	mov	r3, r2
  403762:	00db      	lsls	r3, r3, #3
  403764:	1a9b      	subs	r3, r3, r2
  403766:	009b      	lsls	r3, r3, #2
  403768:	440b      	add	r3, r1
  40376a:	3308      	adds	r3, #8
  40376c:	6819      	ldr	r1, [r3, #0]
			has yet been read. */
			rx_buffer_definitions[uart_index].next_byte_to_read =
					freertos_driver_parameters->receive_buffer;

			/* Remember the limits of entire buffer. */
			rx_buffer_definitions[uart_index].rx_buffer_start_address =
  40376e:	4841      	ldr	r0, [pc, #260]	; (403874 <freertos_uart_serial_init+0x288>)
  403770:	69ba      	ldr	r2, [r7, #24]
  403772:	4613      	mov	r3, r2
  403774:	00db      	lsls	r3, r3, #3
  403776:	1a9b      	subs	r3, r3, r2
  403778:	009b      	lsls	r3, r3, #2
  40377a:	4403      	add	r3, r0
  40377c:	6019      	str	r1, [r3, #0]
					rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_addr;
			rx_buffer_definitions[uart_index].past_rx_buffer_end_address =
					rx_buffer_definitions[uart_index].rx_buffer_start_address +
  40377e:	493d      	ldr	r1, [pc, #244]	; (403874 <freertos_uart_serial_init+0x288>)
  403780:	69ba      	ldr	r2, [r7, #24]
  403782:	4613      	mov	r3, r2
  403784:	00db      	lsls	r3, r3, #3
  403786:	1a9b      	subs	r3, r3, r2
  403788:	009b      	lsls	r3, r3, #2
  40378a:	440b      	add	r3, r1
  40378c:	681a      	ldr	r2, [r3, #0]
					freertos_driver_parameters->receive_buffer_size;
  40378e:	687b      	ldr	r3, [r7, #4]
  403790:	685b      	ldr	r3, [r3, #4]

			/* Remember the limits of entire buffer. */
			rx_buffer_definitions[uart_index].rx_buffer_start_address =
					rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_addr;
			rx_buffer_definitions[uart_index].past_rx_buffer_end_address =
					rx_buffer_definitions[uart_index].rx_buffer_start_address +
  403792:	18d1      	adds	r1, r2, r3
					freertos_driver_parameters->receive_buffer;

			/* Remember the limits of entire buffer. */
			rx_buffer_definitions[uart_index].rx_buffer_start_address =
					rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_addr;
			rx_buffer_definitions[uart_index].past_rx_buffer_end_address =
  403794:	4837      	ldr	r0, [pc, #220]	; (403874 <freertos_uart_serial_init+0x288>)
  403796:	69ba      	ldr	r2, [r7, #24]
  403798:	4613      	mov	r3, r2
  40379a:	00db      	lsls	r3, r3, #3
  40379c:	1a9b      	subs	r3, r3, r2
  40379e:	009b      	lsls	r3, r3, #2
  4037a0:	4403      	add	r3, r0
  4037a2:	3304      	adds	r3, #4
  4037a4:	6019      	str	r1, [r3, #0]
					rx_buffer_definitions[uart_index].rx_buffer_start_address +
					freertos_driver_parameters->receive_buffer_size;

			/* If the rx driver is to be thread aware, create an access control
			mutex. */
			if ((freertos_driver_parameters->options_flags &
  4037a6:	687b      	ldr	r3, [r7, #4]
  4037a8:	7b5b      	ldrb	r3, [r3, #13]
  4037aa:	f003 0302 	and.w	r3, r3, #2
  4037ae:	2b00      	cmp	r3, #0
  4037b0:	d01a      	beq.n	4037e8 <freertos_uart_serial_init+0x1fc>
					USE_RX_ACCESS_MUTEX) != 0) {
				rx_buffer_definitions[uart_index].rx_access_mutex =
					xSemaphoreCreateMutex();
  4037b2:	2001      	movs	r0, #1
  4037b4:	4b3b      	ldr	r3, [pc, #236]	; (4038a4 <freertos_uart_serial_init+0x2b8>)
  4037b6:	4798      	blx	r3

			/* If the rx driver is to be thread aware, create an access control
			mutex. */
			if ((freertos_driver_parameters->options_flags &
					USE_RX_ACCESS_MUTEX) != 0) {
				rx_buffer_definitions[uart_index].rx_access_mutex =
  4037b8:	492e      	ldr	r1, [pc, #184]	; (403874 <freertos_uart_serial_init+0x288>)
  4037ba:	69ba      	ldr	r2, [r7, #24]
  4037bc:	4613      	mov	r3, r2
  4037be:	00db      	lsls	r3, r3, #3
  4037c0:	1a9b      	subs	r3, r3, r2
  4037c2:	009b      	lsls	r3, r3, #2
  4037c4:	440b      	add	r3, r1
  4037c6:	3314      	adds	r3, #20
  4037c8:	6018      	str	r0, [r3, #0]
					xSemaphoreCreateMutex();
				configASSERT(rx_buffer_definitions[uart_index].rx_access_mutex);
  4037ca:	492a      	ldr	r1, [pc, #168]	; (403874 <freertos_uart_serial_init+0x288>)
  4037cc:	69ba      	ldr	r2, [r7, #24]
  4037ce:	4613      	mov	r3, r2
  4037d0:	00db      	lsls	r3, r3, #3
  4037d2:	1a9b      	subs	r3, r3, r2
  4037d4:	009b      	lsls	r3, r3, #2
  4037d6:	440b      	add	r3, r1
  4037d8:	3314      	adds	r3, #20
  4037da:	681b      	ldr	r3, [r3, #0]
  4037dc:	2b00      	cmp	r3, #0
  4037de:	d103      	bne.n	4037e8 <freertos_uart_serial_init+0x1fc>
  4037e0:	4b25      	ldr	r3, [pc, #148]	; (403878 <freertos_uart_serial_init+0x28c>)
  4037e2:	4798      	blx	r3
  4037e4:	bf00      	nop
  4037e6:	e7fd      	b.n	4037e4 <freertos_uart_serial_init+0x1f8>
			}

			/* Catch the DMA running out of Rx space, and gaps in the
			reception.  These events are both used to signal that there is
			data available in the Rx buffer. */
			uart_enable_interrupt(p_uart, UART_IER_ENDRX | UART_IER_RXRDY);
  4037e8:	2109      	movs	r1, #9
  4037ea:	68f8      	ldr	r0, [r7, #12]
  4037ec:	4b2e      	ldr	r3, [pc, #184]	; (4038a8 <freertos_uart_serial_init+0x2bc>)
  4037ee:	4798      	blx	r3

			/* The Rx DMA is running all the time, so enable it now. */
			pdc_enable_transfer(
  4037f0:	4a1d      	ldr	r2, [pc, #116]	; (403868 <freertos_uart_serial_init+0x27c>)
  4037f2:	69bb      	ldr	r3, [r7, #24]
  4037f4:	011b      	lsls	r3, r3, #4
  4037f6:	4413      	add	r3, r2
  4037f8:	3304      	adds	r3, #4
  4037fa:	681b      	ldr	r3, [r3, #0]
  4037fc:	2101      	movs	r1, #1
  4037fe:	4618      	mov	r0, r3
  403800:	4b2a      	ldr	r3, [pc, #168]	; (4038ac <freertos_uart_serial_init+0x2c0>)
  403802:	4798      	blx	r3
  403804:	e009      	b.n	40381a <freertos_uart_serial_init+0x22e>
		} else {
			/* next_byte_to_read is used to check to see if this function
			has been called before, so it must be set to something, even if
			it is not going to be used.  The value it is set to is not
			important, provided it is not zero (NULL). */
			rx_buffer_definitions[uart_index].next_byte_to_read = RX_NOT_USED;
  403806:	491b      	ldr	r1, [pc, #108]	; (403874 <freertos_uart_serial_init+0x288>)
  403808:	69ba      	ldr	r2, [r7, #24]
  40380a:	4613      	mov	r3, r2
  40380c:	00db      	lsls	r3, r3, #3
  40380e:	1a9b      	subs	r3, r3, r2
  403810:	009b      	lsls	r3, r3, #2
  403812:	440b      	add	r3, r1
  403814:	3318      	adds	r3, #24
  403816:	2201      	movs	r2, #1
  403818:	601a      	str	r2, [r3, #0]
		}

		/* Configure and enable the UART interrupt in the interrupt controller. */
		configure_interrupt_controller(all_uart_definitions[uart_index].peripheral_irq,
  40381a:	4a13      	ldr	r2, [pc, #76]	; (403868 <freertos_uart_serial_init+0x27c>)
  40381c:	69bb      	ldr	r3, [r7, #24]
  40381e:	011b      	lsls	r3, r3, #4
  403820:	4413      	add	r3, r2
  403822:	330c      	adds	r3, #12
  403824:	f993 2000 	ldrsb.w	r2, [r3]
  403828:	687b      	ldr	r3, [r7, #4]
  40382a:	689b      	ldr	r3, [r3, #8]
  40382c:	4619      	mov	r1, r3
  40382e:	4610      	mov	r0, r2
  403830:	4b1f      	ldr	r3, [pc, #124]	; (4038b0 <freertos_uart_serial_init+0x2c4>)
  403832:	4798      	blx	r3
				freertos_driver_parameters->interrupt_priority);

		/* Error interrupts are always enabled. */
		uart_enable_interrupt(
				all_uart_definitions[uart_index].peripheral_base_address,
  403834:	4a0c      	ldr	r2, [pc, #48]	; (403868 <freertos_uart_serial_init+0x27c>)
  403836:	69bb      	ldr	r3, [r7, #24]
  403838:	011b      	lsls	r3, r3, #4
  40383a:	4413      	add	r3, r2
  40383c:	681b      	ldr	r3, [r3, #0]
		/* Configure and enable the UART interrupt in the interrupt controller. */
		configure_interrupt_controller(all_uart_definitions[uart_index].peripheral_irq,
				freertos_driver_parameters->interrupt_priority);

		/* Error interrupts are always enabled. */
		uart_enable_interrupt(
  40383e:	21e0      	movs	r1, #224	; 0xe0
  403840:	4618      	mov	r0, r3
  403842:	4b19      	ldr	r3, [pc, #100]	; (4038a8 <freertos_uart_serial_init+0x2bc>)
  403844:	4798      	blx	r3
				all_uart_definitions[uart_index].peripheral_base_address,
				IER_ERROR_INTERRUPTS);

		/* Finally, enable the receiver and transmitter. */
		uart_enable_tx(p_uart);
  403846:	68f8      	ldr	r0, [r7, #12]
  403848:	4b1a      	ldr	r3, [pc, #104]	; (4038b4 <freertos_uart_serial_init+0x2c8>)
  40384a:	4798      	blx	r3
		uart_enable_rx(p_uart);
  40384c:	68f8      	ldr	r0, [r7, #12]
  40384e:	4b1a      	ldr	r3, [pc, #104]	; (4038b8 <freertos_uart_serial_init+0x2cc>)
  403850:	4798      	blx	r3

		return_value = (freertos_uart_if) p_uart;
  403852:	68fb      	ldr	r3, [r7, #12]
  403854:	61fb      	str	r3, [r7, #28]
  403856:	e001      	b.n	40385c <freertos_uart_serial_init+0x270>
	} else {
		return_value = NULL;
  403858:	2300      	movs	r3, #0
  40385a:	61fb      	str	r3, [r7, #28]
	}

	return return_value;
  40385c:	69fb      	ldr	r3, [r7, #28]
}
  40385e:	4618      	mov	r0, r3
  403860:	3720      	adds	r7, #32
  403862:	46bd      	mov	sp, r7
  403864:	bd80      	pop	{r7, pc}
  403866:	bf00      	nop
  403868:	00414854 	.word	0x00414854
  40386c:	0040281d 	.word	0x0040281d
  403870:	0040285d 	.word	0x0040285d
  403874:	20000adc 	.word	0x20000adc
  403878:	004067c5 	.word	0x004067c5
  40387c:	00406035 	.word	0x00406035
  403880:	00406065 	.word	0x00406065
  403884:	00405005 	.word	0x00405005
  403888:	00405a85 	.word	0x00405a85
  40388c:	00405fbd 	.word	0x00405fbd
  403890:	00406099 	.word	0x00406099
  403894:	20000af8 	.word	0x20000af8
  403898:	004028a5 	.word	0x004028a5
  40389c:	00406d29 	.word	0x00406d29
  4038a0:	00404fa1 	.word	0x00404fa1
  4038a4:	00406c85 	.word	0x00406c85
  4038a8:	0040607d 	.word	0x0040607d
  4038ac:	00404fe5 	.word	0x00404fe5
  4038b0:	004029a9 	.word	0x004029a9
  4038b4:	0040601d 	.word	0x0040601d
  4038b8:	0040604d 	.word	0x0040604d

004038bc <freertos_uart_write_packet_async>:
 *     operation.
 */
status_code_t freertos_uart_write_packet_async(freertos_uart_if p_uart,
		const uint8_t *data, size_t len, portTickType block_time_ticks,
		xSemaphoreHandle notification_semaphore)
{
  4038bc:	b590      	push	{r4, r7, lr}
  4038be:	b08b      	sub	sp, #44	; 0x2c
  4038c0:	af02      	add	r7, sp, #8
  4038c2:	60f8      	str	r0, [r7, #12]
  4038c4:	60b9      	str	r1, [r7, #8]
  4038c6:	607a      	str	r2, [r7, #4]
  4038c8:	603b      	str	r3, [r7, #0]
	status_code_t return_value;
	portBASE_TYPE uart_index;
	Uart *uart_base;

	uart_base = (Uart *) p_uart;
  4038ca:	68fb      	ldr	r3, [r7, #12]
  4038cc:	61bb      	str	r3, [r7, #24]
	uart_index = get_pdc_peripheral_details(all_uart_definitions,
  4038ce:	69ba      	ldr	r2, [r7, #24]
  4038d0:	2101      	movs	r1, #1
  4038d2:	4820      	ldr	r0, [pc, #128]	; (403954 <freertos_uart_write_packet_async+0x98>)
  4038d4:	4b20      	ldr	r3, [pc, #128]	; (403958 <freertos_uart_write_packet_async+0x9c>)
  4038d6:	4798      	blx	r3
  4038d8:	6178      	str	r0, [r7, #20]
			MAX_UARTS,
			(void *) uart_base);

	/* Don't do anything unless a valid UART pointer was used. */
	if (uart_index < MAX_UARTS) {
  4038da:	697b      	ldr	r3, [r7, #20]
  4038dc:	2b00      	cmp	r3, #0
  4038de:	dc31      	bgt.n	403944 <freertos_uart_write_packet_async+0x88>
		return_value = freertos_obtain_peripheral_access_mutex(
  4038e0:	697b      	ldr	r3, [r7, #20]
  4038e2:	00db      	lsls	r3, r3, #3
  4038e4:	4a1d      	ldr	r2, [pc, #116]	; (40395c <freertos_uart_write_packet_async+0xa0>)
  4038e6:	4413      	add	r3, r2
  4038e8:	463a      	mov	r2, r7
  4038ea:	4611      	mov	r1, r2
  4038ec:	4618      	mov	r0, r3
  4038ee:	4b1c      	ldr	r3, [pc, #112]	; (403960 <freertos_uart_write_packet_async+0xa4>)
  4038f0:	4798      	blx	r3
  4038f2:	4603      	mov	r3, r0
  4038f4:	77fb      	strb	r3, [r7, #31]
				&(tx_dma_control[uart_index]),
				&block_time_ticks);

		if (return_value == STATUS_OK) {
  4038f6:	f997 301f 	ldrsb.w	r3, [r7, #31]
  4038fa:	2b00      	cmp	r3, #0
  4038fc:	d124      	bne.n	403948 <freertos_uart_write_packet_async+0x8c>
			freertos_start_pdc_tx(&(tx_dma_control[uart_index]),
  4038fe:	697b      	ldr	r3, [r7, #20]
  403900:	00db      	lsls	r3, r3, #3
  403902:	4a16      	ldr	r2, [pc, #88]	; (40395c <freertos_uart_write_packet_async+0xa0>)
  403904:	1898      	adds	r0, r3, r2
  403906:	4a13      	ldr	r2, [pc, #76]	; (403954 <freertos_uart_write_packet_async+0x98>)
  403908:	697b      	ldr	r3, [r7, #20]
  40390a:	011b      	lsls	r3, r3, #4
  40390c:	4413      	add	r3, r2
  40390e:	3304      	adds	r3, #4
  403910:	681a      	ldr	r2, [r3, #0]
  403912:	2301      	movs	r3, #1
  403914:	9301      	str	r3, [sp, #4]
  403916:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  403918:	9300      	str	r3, [sp, #0]
  40391a:	4613      	mov	r3, r2
  40391c:	687a      	ldr	r2, [r7, #4]
  40391e:	68b9      	ldr	r1, [r7, #8]
  403920:	4c10      	ldr	r4, [pc, #64]	; (403964 <freertos_uart_write_packet_async+0xa8>)
  403922:	47a0      	blx	r4
			/* Catch the end of transmission so the access mutex can be
			returned, and the task notified (if it supplied a notification
			semaphore).  The interrupt can be enabled here because the ENDTX
			signal from the PDC to the UART will have been de-asserted when
			the next transfer was configured. */
			uart_enable_interrupt(uart_base, UART_IER_ENDTX);
  403924:	2110      	movs	r1, #16
  403926:	69b8      	ldr	r0, [r7, #24]
  403928:	4b0f      	ldr	r3, [pc, #60]	; (403968 <freertos_uart_write_packet_async+0xac>)
  40392a:	4798      	blx	r3

			return_value = freertos_optionally_wait_transfer_completion(
  40392c:	697b      	ldr	r3, [r7, #20]
  40392e:	00db      	lsls	r3, r3, #3
  403930:	4a0a      	ldr	r2, [pc, #40]	; (40395c <freertos_uart_write_packet_async+0xa0>)
  403932:	4413      	add	r3, r2
  403934:	683a      	ldr	r2, [r7, #0]
  403936:	6b39      	ldr	r1, [r7, #48]	; 0x30
  403938:	4618      	mov	r0, r3
  40393a:	4b0c      	ldr	r3, [pc, #48]	; (40396c <freertos_uart_write_packet_async+0xb0>)
  40393c:	4798      	blx	r3
  40393e:	4603      	mov	r3, r0
  403940:	77fb      	strb	r3, [r7, #31]
  403942:	e001      	b.n	403948 <freertos_uart_write_packet_async+0x8c>
					&(tx_dma_control[uart_index]),
					notification_semaphore,
					block_time_ticks);
		}
	} else {
		return_value = ERR_INVALID_ARG;
  403944:	23f8      	movs	r3, #248	; 0xf8
  403946:	77fb      	strb	r3, [r7, #31]
	}

	return return_value;
  403948:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
  40394c:	4618      	mov	r0, r3
  40394e:	3724      	adds	r7, #36	; 0x24
  403950:	46bd      	mov	sp, r7
  403952:	bd90      	pop	{r4, r7, pc}
  403954:	00414854 	.word	0x00414854
  403958:	0040281d 	.word	0x0040281d
  40395c:	20000af8 	.word	0x20000af8
  403960:	00402add 	.word	0x00402add
  403964:	00402b49 	.word	0x00402b49
  403968:	0040607d 	.word	0x0040607d
  40396c:	00402be9 	.word	0x00402be9

00403970 <freertos_uart_serial_read_packet>:
 * \return     The number of bytes that were copied into data.  This will be
 *     less than the requested number of bytes if a time out occurred.
 */
uint32_t freertos_uart_serial_read_packet(freertos_uart_if p_uart,
		uint8_t *data, uint32_t len, portTickType block_time_ticks)
{
  403970:	b590      	push	{r4, r7, lr}
  403972:	b08b      	sub	sp, #44	; 0x2c
  403974:	af00      	add	r7, sp, #0
  403976:	60f8      	str	r0, [r7, #12]
  403978:	60b9      	str	r1, [r7, #8]
  40397a:	607a      	str	r2, [r7, #4]
  40397c:	603b      	str	r3, [r7, #0]
	portBASE_TYPE uart_index, attempt_read;
	Uart *uart_base;
	xTimeOutType time_out_definition;
	uint32_t bytes_read = 0;
  40397e:	2300      	movs	r3, #0
  403980:	623b      	str	r3, [r7, #32]

	uart_base = (Uart *) p_uart;
  403982:	68fb      	ldr	r3, [r7, #12]
  403984:	61fb      	str	r3, [r7, #28]
	uart_index = get_pdc_peripheral_details(all_uart_definitions,
  403986:	69fa      	ldr	r2, [r7, #28]
  403988:	2101      	movs	r1, #1
  40398a:	4875      	ldr	r0, [pc, #468]	; (403b60 <freertos_uart_serial_read_packet+0x1f0>)
  40398c:	4b75      	ldr	r3, [pc, #468]	; (403b64 <freertos_uart_serial_read_packet+0x1f4>)
  40398e:	4798      	blx	r3
  403990:	61b8      	str	r0, [r7, #24]
			MAX_UARTS,
			(void *) uart_base);

	/* It is possible to initialise the peripheral to only use Tx and not Rx.
	Check that Rx has been initialised. */
	configASSERT(rx_buffer_definitions[uart_index].next_byte_to_read);
  403992:	4975      	ldr	r1, [pc, #468]	; (403b68 <freertos_uart_serial_read_packet+0x1f8>)
  403994:	69ba      	ldr	r2, [r7, #24]
  403996:	4613      	mov	r3, r2
  403998:	00db      	lsls	r3, r3, #3
  40399a:	1a9b      	subs	r3, r3, r2
  40399c:	009b      	lsls	r3, r3, #2
  40399e:	440b      	add	r3, r1
  4039a0:	3318      	adds	r3, #24
  4039a2:	681b      	ldr	r3, [r3, #0]
  4039a4:	2b00      	cmp	r3, #0
  4039a6:	d103      	bne.n	4039b0 <freertos_uart_serial_read_packet+0x40>
  4039a8:	4b70      	ldr	r3, [pc, #448]	; (403b6c <freertos_uart_serial_read_packet+0x1fc>)
  4039aa:	4798      	blx	r3
  4039ac:	bf00      	nop
  4039ae:	e7fd      	b.n	4039ac <freertos_uart_serial_read_packet+0x3c>
	configASSERT(rx_buffer_definitions[uart_index].next_byte_to_read !=
  4039b0:	496d      	ldr	r1, [pc, #436]	; (403b68 <freertos_uart_serial_read_packet+0x1f8>)
  4039b2:	69ba      	ldr	r2, [r7, #24]
  4039b4:	4613      	mov	r3, r2
  4039b6:	00db      	lsls	r3, r3, #3
  4039b8:	1a9b      	subs	r3, r3, r2
  4039ba:	009b      	lsls	r3, r3, #2
  4039bc:	440b      	add	r3, r1
  4039be:	3318      	adds	r3, #24
  4039c0:	681b      	ldr	r3, [r3, #0]
  4039c2:	2b01      	cmp	r3, #1
  4039c4:	d103      	bne.n	4039ce <freertos_uart_serial_read_packet+0x5e>
  4039c6:	4b69      	ldr	r3, [pc, #420]	; (403b6c <freertos_uart_serial_read_packet+0x1fc>)
  4039c8:	4798      	blx	r3
  4039ca:	bf00      	nop
  4039cc:	e7fd      	b.n	4039ca <freertos_uart_serial_read_packet+0x5a>
			RX_NOT_USED);

	/* Only do anything if the UART is valid. */
	if (uart_index < MAX_UARTS) {
  4039ce:	69bb      	ldr	r3, [r7, #24]
  4039d0:	2b00      	cmp	r3, #0
  4039d2:	f300 80bf 	bgt.w	403b54 <freertos_uart_serial_read_packet+0x1e4>
		/* Must not request more bytes than will fit in the buffer. */
		if (len <=
				(rx_buffer_definitions[uart_index].past_rx_buffer_end_address
  4039d6:	4964      	ldr	r1, [pc, #400]	; (403b68 <freertos_uart_serial_read_packet+0x1f8>)
  4039d8:	69ba      	ldr	r2, [r7, #24]
  4039da:	4613      	mov	r3, r2
  4039dc:	00db      	lsls	r3, r3, #3
  4039de:	1a9b      	subs	r3, r3, r2
  4039e0:	009b      	lsls	r3, r3, #2
  4039e2:	440b      	add	r3, r1
  4039e4:	3304      	adds	r3, #4
  4039e6:	6819      	ldr	r1, [r3, #0]
				- rx_buffer_definitions[uart_index].rx_buffer_start_address)) {
  4039e8:	485f      	ldr	r0, [pc, #380]	; (403b68 <freertos_uart_serial_read_packet+0x1f8>)
  4039ea:	69ba      	ldr	r2, [r7, #24]
  4039ec:	4613      	mov	r3, r2
  4039ee:	00db      	lsls	r3, r3, #3
  4039f0:	1a9b      	subs	r3, r3, r2
  4039f2:	009b      	lsls	r3, r3, #2
  4039f4:	4403      	add	r3, r0
  4039f6:	681b      	ldr	r3, [r3, #0]
  4039f8:	1aca      	subs	r2, r1, r3
			RX_NOT_USED);

	/* Only do anything if the UART is valid. */
	if (uart_index < MAX_UARTS) {
		/* Must not request more bytes than will fit in the buffer. */
		if (len <=
  4039fa:	687b      	ldr	r3, [r7, #4]
  4039fc:	429a      	cmp	r2, r3
  4039fe:	f0c0 80a9 	bcc.w	403b54 <freertos_uart_serial_read_packet+0x1e4>
				(rx_buffer_definitions[uart_index].past_rx_buffer_end_address
				- rx_buffer_definitions[uart_index].rx_buffer_start_address)) {
			/* Remember the time on entry. */
			vTaskSetTimeOutState(&time_out_definition);
  403a02:	f107 0310 	add.w	r3, r7, #16
  403a06:	4618      	mov	r0, r3
  403a08:	4b59      	ldr	r3, [pc, #356]	; (403b70 <freertos_uart_serial_read_packet+0x200>)
  403a0a:	4798      	blx	r3

			/* If an Rx mutex is in use, attempt to obtain it. */
			if (rx_buffer_definitions[uart_index].rx_access_mutex != NULL) {
  403a0c:	4956      	ldr	r1, [pc, #344]	; (403b68 <freertos_uart_serial_read_packet+0x1f8>)
  403a0e:	69ba      	ldr	r2, [r7, #24]
  403a10:	4613      	mov	r3, r2
  403a12:	00db      	lsls	r3, r3, #3
  403a14:	1a9b      	subs	r3, r3, r2
  403a16:	009b      	lsls	r3, r3, #2
  403a18:	440b      	add	r3, r1
  403a1a:	3314      	adds	r3, #20
  403a1c:	681b      	ldr	r3, [r3, #0]
  403a1e:	2b00      	cmp	r3, #0
  403a20:	d02c      	beq.n	403a7c <freertos_uart_serial_read_packet+0x10c>
				/* Attempt to obtain the mutex. */
				attempt_read = xSemaphoreTake(
  403a22:	4951      	ldr	r1, [pc, #324]	; (403b68 <freertos_uart_serial_read_packet+0x1f8>)
  403a24:	69ba      	ldr	r2, [r7, #24]
  403a26:	4613      	mov	r3, r2
  403a28:	00db      	lsls	r3, r3, #3
  403a2a:	1a9b      	subs	r3, r3, r2
  403a2c:	009b      	lsls	r3, r3, #2
  403a2e:	440b      	add	r3, r1
  403a30:	3314      	adds	r3, #20
  403a32:	6818      	ldr	r0, [r3, #0]
  403a34:	683a      	ldr	r2, [r7, #0]
  403a36:	2300      	movs	r3, #0
  403a38:	2100      	movs	r1, #0
  403a3a:	4c4e      	ldr	r4, [pc, #312]	; (403b74 <freertos_uart_serial_read_packet+0x204>)
  403a3c:	47a0      	blx	r4
  403a3e:	6278      	str	r0, [r7, #36]	; 0x24
						rx_buffer_definitions[uart_index].rx_access_mutex,
						block_time_ticks);

				if (attempt_read == pdTRUE) {
  403a40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  403a42:	2b01      	cmp	r3, #1
  403a44:	d11c      	bne.n	403a80 <freertos_uart_serial_read_packet+0x110>
					/* The semaphore was obtained, adjust the block_time_ticks to take
					into account the time taken to obtain the semaphore. */
					if (xTaskCheckForTimeOut(&time_out_definition,
  403a46:	463a      	mov	r2, r7
  403a48:	f107 0310 	add.w	r3, r7, #16
  403a4c:	4611      	mov	r1, r2
  403a4e:	4618      	mov	r0, r3
  403a50:	4b49      	ldr	r3, [pc, #292]	; (403b78 <freertos_uart_serial_read_packet+0x208>)
  403a52:	4798      	blx	r3
  403a54:	4603      	mov	r3, r0
  403a56:	2b01      	cmp	r3, #1
  403a58:	d112      	bne.n	403a80 <freertos_uart_serial_read_packet+0x110>
							&block_time_ticks) == pdTRUE) {
						attempt_read = pdFALSE;
  403a5a:	2300      	movs	r3, #0
  403a5c:	627b      	str	r3, [r7, #36]	; 0x24

						/* The port is not going to be used, so return the
						mutex now. */
						xSemaphoreGive(rx_buffer_definitions[uart_index].rx_access_mutex);
  403a5e:	4942      	ldr	r1, [pc, #264]	; (403b68 <freertos_uart_serial_read_packet+0x1f8>)
  403a60:	69ba      	ldr	r2, [r7, #24]
  403a62:	4613      	mov	r3, r2
  403a64:	00db      	lsls	r3, r3, #3
  403a66:	1a9b      	subs	r3, r3, r2
  403a68:	009b      	lsls	r3, r3, #2
  403a6a:	440b      	add	r3, r1
  403a6c:	3314      	adds	r3, #20
  403a6e:	6818      	ldr	r0, [r3, #0]
  403a70:	2300      	movs	r3, #0
  403a72:	2200      	movs	r2, #0
  403a74:	2100      	movs	r1, #0
  403a76:	4c41      	ldr	r4, [pc, #260]	; (403b7c <freertos_uart_serial_read_packet+0x20c>)
  403a78:	47a0      	blx	r4
  403a7a:	e001      	b.n	403a80 <freertos_uart_serial_read_packet+0x110>
					}
				}
			} else {
				attempt_read = pdTRUE;
  403a7c:	2301      	movs	r3, #1
  403a7e:	627b      	str	r3, [r7, #36]	; 0x24
			}

			if (attempt_read == pdTRUE) {
  403a80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  403a82:	2b01      	cmp	r3, #1
  403a84:	d166      	bne.n	403b54 <freertos_uart_serial_read_packet+0x1e4>
				do {
					/* Wait until data is available. */
					xSemaphoreTake(rx_buffer_definitions[uart_index].rx_event_semaphore,
  403a86:	4938      	ldr	r1, [pc, #224]	; (403b68 <freertos_uart_serial_read_packet+0x1f8>)
  403a88:	69ba      	ldr	r2, [r7, #24]
  403a8a:	4613      	mov	r3, r2
  403a8c:	00db      	lsls	r3, r3, #3
  403a8e:	1a9b      	subs	r3, r3, r2
  403a90:	009b      	lsls	r3, r3, #2
  403a92:	440b      	add	r3, r1
  403a94:	3310      	adds	r3, #16
  403a96:	6818      	ldr	r0, [r3, #0]
  403a98:	683a      	ldr	r2, [r7, #0]
  403a9a:	2300      	movs	r3, #0
  403a9c:	2100      	movs	r1, #0
  403a9e:	4c35      	ldr	r4, [pc, #212]	; (403b74 <freertos_uart_serial_read_packet+0x204>)
  403aa0:	47a0      	blx	r4
							block_time_ticks);

					/* Copy as much data as is available, up to however much
					a maximum of the total number of requested bytes. */
					bytes_read += freertos_copy_bytes_from_pdc_circular_buffer(
  403aa2:	69ba      	ldr	r2, [r7, #24]
  403aa4:	4613      	mov	r3, r2
  403aa6:	00db      	lsls	r3, r3, #3
  403aa8:	1a9b      	subs	r3, r3, r2
  403aaa:	009b      	lsls	r3, r3, #2
  403aac:	4a2e      	ldr	r2, [pc, #184]	; (403b68 <freertos_uart_serial_read_packet+0x1f8>)
  403aae:	1898      	adds	r0, r3, r2
							&(rx_buffer_definitions[uart_index]),
							all_uart_definitions[uart_index].pdc_base_address->PERIPH_RPR,
  403ab0:	4a2b      	ldr	r2, [pc, #172]	; (403b60 <freertos_uart_serial_read_packet+0x1f0>)
  403ab2:	69bb      	ldr	r3, [r7, #24]
  403ab4:	011b      	lsls	r3, r3, #4
  403ab6:	4413      	add	r3, r2
  403ab8:	3304      	adds	r3, #4
  403aba:	681b      	ldr	r3, [r3, #0]
					xSemaphoreTake(rx_buffer_definitions[uart_index].rx_event_semaphore,
							block_time_ticks);

					/* Copy as much data as is available, up to however much
					a maximum of the total number of requested bytes. */
					bytes_read += freertos_copy_bytes_from_pdc_circular_buffer(
  403abc:	6819      	ldr	r1, [r3, #0]
  403abe:	68ba      	ldr	r2, [r7, #8]
  403ac0:	6a3b      	ldr	r3, [r7, #32]
  403ac2:	18d4      	adds	r4, r2, r3
  403ac4:	687a      	ldr	r2, [r7, #4]
  403ac6:	6a3b      	ldr	r3, [r7, #32]
  403ac8:	1ad3      	subs	r3, r2, r3
  403aca:	4622      	mov	r2, r4
  403acc:	4c2c      	ldr	r4, [pc, #176]	; (403b80 <freertos_uart_serial_read_packet+0x210>)
  403ace:	47a0      	blx	r4
  403ad0:	4602      	mov	r2, r0
  403ad2:	6a3b      	ldr	r3, [r7, #32]
  403ad4:	4413      	add	r3, r2
  403ad6:	623b      	str	r3, [r7, #32]

					/* The Rx DMA will have stopped if the Rx buffer had become
					full before this read operation.  If bytes were removed by
					this read then there is guaranteed to be space in the Rx
					buffer and the Rx DMA can be restarted. */
					if (bytes_read > 0) {
  403ad8:	6a3b      	ldr	r3, [r7, #32]
  403ada:	2b00      	cmp	r3, #0
  403adc:	d013      	beq.n	403b06 <freertos_uart_serial_read_packet+0x196>
						taskENTER_CRITICAL();
  403ade:	4b29      	ldr	r3, [pc, #164]	; (403b84 <freertos_uart_serial_read_packet+0x214>)
  403ae0:	4798      	blx	r3
						{
							if(rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_size == 0UL) {
  403ae2:	4921      	ldr	r1, [pc, #132]	; (403b68 <freertos_uart_serial_read_packet+0x1f8>)
  403ae4:	69ba      	ldr	r2, [r7, #24]
  403ae6:	4613      	mov	r3, r2
  403ae8:	00db      	lsls	r3, r3, #3
  403aea:	1a9b      	subs	r3, r3, r2
  403aec:	009b      	lsls	r3, r3, #2
  403aee:	440b      	add	r3, r1
  403af0:	330c      	adds	r3, #12
  403af2:	681b      	ldr	r3, [r3, #0]
  403af4:	2b00      	cmp	r3, #0
  403af6:	d104      	bne.n	403b02 <freertos_uart_serial_read_packet+0x192>
								configure_rx_dma(uart_index, data_removed);
  403af8:	69bb      	ldr	r3, [r7, #24]
  403afa:	2101      	movs	r1, #1
  403afc:	4618      	mov	r0, r3
  403afe:	4b22      	ldr	r3, [pc, #136]	; (403b88 <freertos_uart_serial_read_packet+0x218>)
  403b00:	4798      	blx	r3
							}
						}
						taskEXIT_CRITICAL();
  403b02:	4b22      	ldr	r3, [pc, #136]	; (403b8c <freertos_uart_serial_read_packet+0x21c>)
  403b04:	4798      	blx	r3

				  /* Until all the requested bytes are received, or the function
				  runs out of time. */
				} while ((bytes_read < len) && (xTaskCheckForTimeOut(
						&time_out_definition,
						&block_time_ticks) == pdFALSE));
  403b06:	6a3a      	ldr	r2, [r7, #32]
  403b08:	687b      	ldr	r3, [r7, #4]
  403b0a:	429a      	cmp	r2, r3
  403b0c:	d209      	bcs.n	403b22 <freertos_uart_serial_read_packet+0x1b2>
						taskEXIT_CRITICAL();
					}

				  /* Until all the requested bytes are received, or the function
				  runs out of time. */
				} while ((bytes_read < len) && (xTaskCheckForTimeOut(
  403b0e:	463a      	mov	r2, r7
  403b10:	f107 0310 	add.w	r3, r7, #16
  403b14:	4611      	mov	r1, r2
  403b16:	4618      	mov	r0, r3
  403b18:	4b17      	ldr	r3, [pc, #92]	; (403b78 <freertos_uart_serial_read_packet+0x208>)
  403b1a:	4798      	blx	r3
  403b1c:	4603      	mov	r3, r0
  403b1e:	2b00      	cmp	r3, #0
  403b20:	d0b1      	beq.n	403a86 <freertos_uart_serial_read_packet+0x116>
						&time_out_definition,
						&block_time_ticks) == pdFALSE));

				if (rx_buffer_definitions[uart_index].rx_access_mutex != NULL) {
  403b22:	4911      	ldr	r1, [pc, #68]	; (403b68 <freertos_uart_serial_read_packet+0x1f8>)
  403b24:	69ba      	ldr	r2, [r7, #24]
  403b26:	4613      	mov	r3, r2
  403b28:	00db      	lsls	r3, r3, #3
  403b2a:	1a9b      	subs	r3, r3, r2
  403b2c:	009b      	lsls	r3, r3, #2
  403b2e:	440b      	add	r3, r1
  403b30:	3314      	adds	r3, #20
  403b32:	681b      	ldr	r3, [r3, #0]
  403b34:	2b00      	cmp	r3, #0
  403b36:	d00d      	beq.n	403b54 <freertos_uart_serial_read_packet+0x1e4>
					/* Return the mutex. */
					xSemaphoreGive(rx_buffer_definitions[uart_index].rx_access_mutex);
  403b38:	490b      	ldr	r1, [pc, #44]	; (403b68 <freertos_uart_serial_read_packet+0x1f8>)
  403b3a:	69ba      	ldr	r2, [r7, #24]
  403b3c:	4613      	mov	r3, r2
  403b3e:	00db      	lsls	r3, r3, #3
  403b40:	1a9b      	subs	r3, r3, r2
  403b42:	009b      	lsls	r3, r3, #2
  403b44:	440b      	add	r3, r1
  403b46:	3314      	adds	r3, #20
  403b48:	6818      	ldr	r0, [r3, #0]
  403b4a:	2300      	movs	r3, #0
  403b4c:	2200      	movs	r2, #0
  403b4e:	2100      	movs	r1, #0
  403b50:	4c0a      	ldr	r4, [pc, #40]	; (403b7c <freertos_uart_serial_read_packet+0x20c>)
  403b52:	47a0      	blx	r4
				}
			}
		}
	}

	return bytes_read;
  403b54:	6a3b      	ldr	r3, [r7, #32]
}
  403b56:	4618      	mov	r0, r3
  403b58:	372c      	adds	r7, #44	; 0x2c
  403b5a:	46bd      	mov	sp, r7
  403b5c:	bd90      	pop	{r4, r7, pc}
  403b5e:	bf00      	nop
  403b60:	00414854 	.word	0x00414854
  403b64:	0040281d 	.word	0x0040281d
  403b68:	20000adc 	.word	0x20000adc
  403b6c:	004067c5 	.word	0x004067c5
  403b70:	00407e39 	.word	0x00407e39
  403b74:	00406f91 	.word	0x00406f91
  403b78:	00407e75 	.word	0x00407e75
  403b7c:	00406d6d 	.word	0x00406d6d
  403b80:	00402a09 	.word	0x00402a09
  403b84:	0040677d 	.word	0x0040677d
  403b88:	00403b91 	.word	0x00403b91
  403b8c:	0040679d 	.word	0x0040679d

00403b90 <configure_rx_dma>:
 * For internal use only.
 * Configures the Rx DMA to receive data into free space within the Rx buffer.
 */
static void configure_rx_dma(uint32_t uart_index,
		enum buffer_operations operation_performed)
{
  403b90:	b580      	push	{r7, lr}
  403b92:	b084      	sub	sp, #16
  403b94:	af00      	add	r7, sp, #0
  403b96:	6078      	str	r0, [r7, #4]
  403b98:	460b      	mov	r3, r1
  403b9a:	70fb      	strb	r3, [r7, #3]
	freertos_pdc_rx_control_t *rx_buffer_definition;

	rx_buffer_definition = &(rx_buffer_definitions[uart_index]);
  403b9c:	687a      	ldr	r2, [r7, #4]
  403b9e:	4613      	mov	r3, r2
  403ba0:	00db      	lsls	r3, r3, #3
  403ba2:	1a9b      	subs	r3, r3, r2
  403ba4:	009b      	lsls	r3, r3, #2
  403ba6:	4a37      	ldr	r2, [pc, #220]	; (403c84 <configure_rx_dma+0xf4>)
  403ba8:	4413      	add	r3, r2
  403baa:	60fb      	str	r3, [r7, #12]

	/* How much space is there between the start of the DMA buffer and the
	current read pointer?  */

	if (((uint32_t)rx_buffer_definition->next_byte_to_read) ==
  403bac:	68fb      	ldr	r3, [r7, #12]
  403bae:	699b      	ldr	r3, [r3, #24]
  403bb0:	461a      	mov	r2, r3
			rx_buffer_definition->rx_pdc_parameters.ul_addr) {
  403bb2:	68fb      	ldr	r3, [r7, #12]
  403bb4:	689b      	ldr	r3, [r3, #8]
	rx_buffer_definition = &(rx_buffer_definitions[uart_index]);

	/* How much space is there between the start of the DMA buffer and the
	current read pointer?  */

	if (((uint32_t)rx_buffer_definition->next_byte_to_read) ==
  403bb6:	429a      	cmp	r2, r3
  403bb8:	d10e      	bne.n	403bd8 <configure_rx_dma+0x48>
		/* The read pointer and the write pointer are equal.  If this function
		was called because data was added to the buffer, then there is no free
		space in the buffer remaining.  If this function was called because data
		was removed from the buffer, then the space remaining is from the write
		pointer up to the end of the buffer. */
		if (operation_performed == data_added) {
  403bba:	78fb      	ldrb	r3, [r7, #3]
  403bbc:	2b00      	cmp	r3, #0
  403bbe:	d103      	bne.n	403bc8 <configure_rx_dma+0x38>
			rx_buffer_definition->rx_pdc_parameters.ul_size = 0UL;
  403bc0:	68fb      	ldr	r3, [r7, #12]
  403bc2:	2200      	movs	r2, #0
  403bc4:	60da      	str	r2, [r3, #12]
  403bc6:	e01e      	b.n	403c06 <configure_rx_dma+0x76>
		} else {
			rx_buffer_definition->rx_pdc_parameters.ul_size =
				rx_buffer_definition->past_rx_buffer_end_address - rx_buffer_definition->rx_pdc_parameters.ul_addr;
  403bc8:	68fb      	ldr	r3, [r7, #12]
  403bca:	685a      	ldr	r2, [r3, #4]
  403bcc:	68fb      	ldr	r3, [r7, #12]
  403bce:	689b      	ldr	r3, [r3, #8]
  403bd0:	1ad2      	subs	r2, r2, r3
		was removed from the buffer, then the space remaining is from the write
		pointer up to the end of the buffer. */
		if (operation_performed == data_added) {
			rx_buffer_definition->rx_pdc_parameters.ul_size = 0UL;
		} else {
			rx_buffer_definition->rx_pdc_parameters.ul_size =
  403bd2:	68fb      	ldr	r3, [r7, #12]
  403bd4:	60da      	str	r2, [r3, #12]
  403bd6:	e016      	b.n	403c06 <configure_rx_dma+0x76>
				rx_buffer_definition->past_rx_buffer_end_address - rx_buffer_definition->rx_pdc_parameters.ul_addr;
		}
	} else if (((uint32_t)rx_buffer_definition->next_byte_to_read) >
  403bd8:	68fb      	ldr	r3, [r7, #12]
  403bda:	699b      	ldr	r3, [r3, #24]
  403bdc:	461a      	mov	r2, r3
			rx_buffer_definition->rx_pdc_parameters.ul_addr) {
  403bde:	68fb      	ldr	r3, [r7, #12]
  403be0:	689b      	ldr	r3, [r3, #8]
			rx_buffer_definition->rx_pdc_parameters.ul_size = 0UL;
		} else {
			rx_buffer_definition->rx_pdc_parameters.ul_size =
				rx_buffer_definition->past_rx_buffer_end_address - rx_buffer_definition->rx_pdc_parameters.ul_addr;
		}
	} else if (((uint32_t)rx_buffer_definition->next_byte_to_read) >
  403be2:	429a      	cmp	r2, r3
  403be4:	d908      	bls.n	403bf8 <configure_rx_dma+0x68>
			rx_buffer_definition->rx_pdc_parameters.ul_addr) {
		/* The read pointer is ahead of the write pointer.  The space available
		is up to the write pointer to ensure unread data is not overwritten. */
		rx_buffer_definition->rx_pdc_parameters.ul_size =
			((uint32_t) rx_buffer_definition->next_byte_to_read) - rx_buffer_definition->rx_pdc_parameters.ul_addr;
  403be6:	68fb      	ldr	r3, [r7, #12]
  403be8:	699b      	ldr	r3, [r3, #24]
  403bea:	461a      	mov	r2, r3
  403bec:	68fb      	ldr	r3, [r7, #12]
  403bee:	689b      	ldr	r3, [r3, #8]
  403bf0:	1ad2      	subs	r2, r2, r3
		}
	} else if (((uint32_t)rx_buffer_definition->next_byte_to_read) >
			rx_buffer_definition->rx_pdc_parameters.ul_addr) {
		/* The read pointer is ahead of the write pointer.  The space available
		is up to the write pointer to ensure unread data is not overwritten. */
		rx_buffer_definition->rx_pdc_parameters.ul_size =
  403bf2:	68fb      	ldr	r3, [r7, #12]
  403bf4:	60da      	str	r2, [r3, #12]
  403bf6:	e006      	b.n	403c06 <configure_rx_dma+0x76>
			((uint32_t) rx_buffer_definition->next_byte_to_read) - rx_buffer_definition->rx_pdc_parameters.ul_addr;
	} else {
		/* The write pointer is ahead of the read pointer so the space
		available is up to the end of the buffer. */
		rx_buffer_definition->rx_pdc_parameters.ul_size =
			rx_buffer_definition->past_rx_buffer_end_address - rx_buffer_definition->rx_pdc_parameters.ul_addr;
  403bf8:	68fb      	ldr	r3, [r7, #12]
  403bfa:	685a      	ldr	r2, [r3, #4]
  403bfc:	68fb      	ldr	r3, [r7, #12]
  403bfe:	689b      	ldr	r3, [r3, #8]
  403c00:	1ad2      	subs	r2, r2, r3
		rx_buffer_definition->rx_pdc_parameters.ul_size =
			((uint32_t) rx_buffer_definition->next_byte_to_read) - rx_buffer_definition->rx_pdc_parameters.ul_addr;
	} else {
		/* The write pointer is ahead of the read pointer so the space
		available is up to the end of the buffer. */
		rx_buffer_definition->rx_pdc_parameters.ul_size =
  403c02:	68fb      	ldr	r3, [r7, #12]
  403c04:	60da      	str	r2, [r3, #12]
			rx_buffer_definition->past_rx_buffer_end_address - rx_buffer_definition->rx_pdc_parameters.ul_addr;
	}

	configASSERT((rx_buffer_definition->rx_pdc_parameters.ul_addr+
  403c06:	68fb      	ldr	r3, [r7, #12]
  403c08:	689a      	ldr	r2, [r3, #8]
  403c0a:	68fb      	ldr	r3, [r7, #12]
  403c0c:	68db      	ldr	r3, [r3, #12]
  403c0e:	441a      	add	r2, r3
  403c10:	68fb      	ldr	r3, [r7, #12]
  403c12:	685b      	ldr	r3, [r3, #4]
  403c14:	429a      	cmp	r2, r3
  403c16:	d903      	bls.n	403c20 <configure_rx_dma+0x90>
  403c18:	4b1b      	ldr	r3, [pc, #108]	; (403c88 <configure_rx_dma+0xf8>)
  403c1a:	4798      	blx	r3
  403c1c:	bf00      	nop
  403c1e:	e7fd      	b.n	403c1c <configure_rx_dma+0x8c>
			rx_buffer_definition->rx_pdc_parameters.ul_size) <=
			rx_buffer_definition->past_rx_buffer_end_address);

	if (rx_buffer_definition->rx_pdc_parameters.ul_size > 0) {
  403c20:	68fb      	ldr	r3, [r7, #12]
  403c22:	68db      	ldr	r3, [r3, #12]
  403c24:	2b00      	cmp	r3, #0
  403c26:	d01f      	beq.n	403c68 <configure_rx_dma+0xd8>
		/* Restart the DMA to receive into whichever space was calculated
		as remaining.  First clear any characters that might already be in the
		registers. */
		pdc_rx_init(
  403c28:	4a18      	ldr	r2, [pc, #96]	; (403c8c <configure_rx_dma+0xfc>)
  403c2a:	687b      	ldr	r3, [r7, #4]
  403c2c:	011b      	lsls	r3, r3, #4
  403c2e:	4413      	add	r3, r2
  403c30:	3304      	adds	r3, #4
  403c32:	6818      	ldr	r0, [r3, #0]
  403c34:	68fb      	ldr	r3, [r7, #12]
  403c36:	3308      	adds	r3, #8
  403c38:	2200      	movs	r2, #0
  403c3a:	4619      	mov	r1, r3
  403c3c:	4b14      	ldr	r3, [pc, #80]	; (403c90 <configure_rx_dma+0x100>)
  403c3e:	4798      	blx	r3
				all_uart_definitions[uart_index].pdc_base_address, &rx_buffer_definition->rx_pdc_parameters,
				NULL);
		pdc_enable_transfer(
  403c40:	4a12      	ldr	r2, [pc, #72]	; (403c8c <configure_rx_dma+0xfc>)
  403c42:	687b      	ldr	r3, [r7, #4]
  403c44:	011b      	lsls	r3, r3, #4
  403c46:	4413      	add	r3, r2
  403c48:	3304      	adds	r3, #4
  403c4a:	681b      	ldr	r3, [r3, #0]
  403c4c:	2101      	movs	r1, #1
  403c4e:	4618      	mov	r0, r3
  403c50:	4b10      	ldr	r3, [pc, #64]	; (403c94 <configure_rx_dma+0x104>)
  403c52:	4798      	blx	r3
				all_uart_definitions[uart_index].pdc_base_address,
				PERIPH_PTCR_RXTEN);
		uart_enable_interrupt(
				all_uart_definitions[uart_index].peripheral_base_address,
  403c54:	4a0d      	ldr	r2, [pc, #52]	; (403c8c <configure_rx_dma+0xfc>)
  403c56:	687b      	ldr	r3, [r7, #4]
  403c58:	011b      	lsls	r3, r3, #4
  403c5a:	4413      	add	r3, r2
  403c5c:	681b      	ldr	r3, [r3, #0]
				all_uart_definitions[uart_index].pdc_base_address, &rx_buffer_definition->rx_pdc_parameters,
				NULL);
		pdc_enable_transfer(
				all_uart_definitions[uart_index].pdc_base_address,
				PERIPH_PTCR_RXTEN);
		uart_enable_interrupt(
  403c5e:	2109      	movs	r1, #9
  403c60:	4618      	mov	r0, r3
  403c62:	4b0d      	ldr	r3, [pc, #52]	; (403c98 <configure_rx_dma+0x108>)
  403c64:	4798      	blx	r3
		space. */
		uart_disable_interrupt(
				all_uart_definitions[uart_index].peripheral_base_address,
				UART_IDR_ENDRX | UART_IDR_RXRDY);
	}
}
  403c66:	e008      	b.n	403c7a <configure_rx_dma+0xea>
	} else {
		/* The write pointer has reached the read pointer.  There is no
		more room so the DMA is not re-enabled until a read has created
		space. */
		uart_disable_interrupt(
				all_uart_definitions[uart_index].peripheral_base_address,
  403c68:	4a08      	ldr	r2, [pc, #32]	; (403c8c <configure_rx_dma+0xfc>)
  403c6a:	687b      	ldr	r3, [r7, #4]
  403c6c:	011b      	lsls	r3, r3, #4
  403c6e:	4413      	add	r3, r2
  403c70:	681b      	ldr	r3, [r3, #0]
				UART_IER_ENDRX | UART_IER_RXRDY);
	} else {
		/* The write pointer has reached the read pointer.  There is no
		more room so the DMA is not re-enabled until a read has created
		space. */
		uart_disable_interrupt(
  403c72:	2109      	movs	r1, #9
  403c74:	4618      	mov	r0, r3
  403c76:	4b09      	ldr	r3, [pc, #36]	; (403c9c <configure_rx_dma+0x10c>)
  403c78:	4798      	blx	r3
				all_uart_definitions[uart_index].peripheral_base_address,
				UART_IDR_ENDRX | UART_IDR_RXRDY);
	}
}
  403c7a:	bf00      	nop
  403c7c:	3710      	adds	r7, #16
  403c7e:	46bd      	mov	sp, r7
  403c80:	bd80      	pop	{r7, pc}
  403c82:	bf00      	nop
  403c84:	20000adc 	.word	0x20000adc
  403c88:	004067c5 	.word	0x004067c5
  403c8c:	00414854 	.word	0x00414854
  403c90:	00404fa1 	.word	0x00404fa1
  403c94:	00404fe5 	.word	0x00404fe5
  403c98:	0040607d 	.word	0x0040607d
  403c9c:	00406099 	.word	0x00406099

00403ca0 <local_uart_handler>:
/*
 * For internal use only.
 * A common UART interrupt handler that is called for all UART peripherals.
 */
static void local_uart_handler(const portBASE_TYPE uart_index)
{
  403ca0:	b590      	push	{r4, r7, lr}
  403ca2:	b087      	sub	sp, #28
  403ca4:	af00      	add	r7, sp, #0
  403ca6:	6078      	str	r0, [r7, #4]
	portBASE_TYPE higher_priority_task_woken = pdFALSE;
  403ca8:	2300      	movs	r3, #0
  403caa:	60fb      	str	r3, [r7, #12]
	uint32_t uart_status;
	freertos_pdc_rx_control_t *rx_buffer_definition;

	uart_status = uart_get_status(
			all_uart_definitions[uart_index].peripheral_base_address);
  403cac:	4a5d      	ldr	r2, [pc, #372]	; (403e24 <local_uart_handler+0x184>)
  403cae:	687b      	ldr	r3, [r7, #4]
  403cb0:	011b      	lsls	r3, r3, #4
  403cb2:	4413      	add	r3, r2
  403cb4:	681b      	ldr	r3, [r3, #0]
{
	portBASE_TYPE higher_priority_task_woken = pdFALSE;
	uint32_t uart_status;
	freertos_pdc_rx_control_t *rx_buffer_definition;

	uart_status = uart_get_status(
  403cb6:	4618      	mov	r0, r3
  403cb8:	4b5b      	ldr	r3, [pc, #364]	; (403e28 <local_uart_handler+0x188>)
  403cba:	4798      	blx	r3
  403cbc:	6178      	str	r0, [r7, #20]
			all_uart_definitions[uart_index].peripheral_base_address);
	uart_status &= uart_get_interrupt_mask(
			all_uart_definitions[uart_index].peripheral_base_address);
  403cbe:	4a59      	ldr	r2, [pc, #356]	; (403e24 <local_uart_handler+0x184>)
  403cc0:	687b      	ldr	r3, [r7, #4]
  403cc2:	011b      	lsls	r3, r3, #4
  403cc4:	4413      	add	r3, r2
  403cc6:	681b      	ldr	r3, [r3, #0]
	uint32_t uart_status;
	freertos_pdc_rx_control_t *rx_buffer_definition;

	uart_status = uart_get_status(
			all_uart_definitions[uart_index].peripheral_base_address);
	uart_status &= uart_get_interrupt_mask(
  403cc8:	4618      	mov	r0, r3
  403cca:	4b58      	ldr	r3, [pc, #352]	; (403e2c <local_uart_handler+0x18c>)
  403ccc:	4798      	blx	r3
  403cce:	4602      	mov	r2, r0
  403cd0:	697b      	ldr	r3, [r7, #20]
  403cd2:	4013      	ands	r3, r2
  403cd4:	617b      	str	r3, [r7, #20]
			all_uart_definitions[uart_index].peripheral_base_address);

	rx_buffer_definition = &(rx_buffer_definitions[uart_index]);
  403cd6:	687a      	ldr	r2, [r7, #4]
  403cd8:	4613      	mov	r3, r2
  403cda:	00db      	lsls	r3, r3, #3
  403cdc:	1a9b      	subs	r3, r3, r2
  403cde:	009b      	lsls	r3, r3, #2
  403ce0:	4a53      	ldr	r2, [pc, #332]	; (403e30 <local_uart_handler+0x190>)
  403ce2:	4413      	add	r3, r2
  403ce4:	613b      	str	r3, [r7, #16]

	/* Has the PDC completed a transmission? */
	if ((uart_status & UART_SR_ENDTX) != 0UL) {
  403ce6:	697b      	ldr	r3, [r7, #20]
  403ce8:	f003 0310 	and.w	r3, r3, #16
  403cec:	2b00      	cmp	r3, #0
  403cee:	d02a      	beq.n	403d46 <local_uart_handler+0xa6>
		uart_disable_interrupt(
				all_uart_definitions[uart_index].peripheral_base_address,
  403cf0:	4a4c      	ldr	r2, [pc, #304]	; (403e24 <local_uart_handler+0x184>)
  403cf2:	687b      	ldr	r3, [r7, #4]
  403cf4:	011b      	lsls	r3, r3, #4
  403cf6:	4413      	add	r3, r2
  403cf8:	681b      	ldr	r3, [r3, #0]

	rx_buffer_definition = &(rx_buffer_definitions[uart_index]);

	/* Has the PDC completed a transmission? */
	if ((uart_status & UART_SR_ENDTX) != 0UL) {
		uart_disable_interrupt(
  403cfa:	2110      	movs	r1, #16
  403cfc:	4618      	mov	r0, r3
  403cfe:	4b4d      	ldr	r3, [pc, #308]	; (403e34 <local_uart_handler+0x194>)
  403d00:	4798      	blx	r3
				all_uart_definitions[uart_index].peripheral_base_address,
				UART_IDR_ENDTX);

		/* If the driver is supporting multi-threading, then return the access
		mutex. */
		if (tx_dma_control[uart_index].peripheral_access_mutex != NULL) {
  403d02:	4a4d      	ldr	r2, [pc, #308]	; (403e38 <local_uart_handler+0x198>)
  403d04:	687b      	ldr	r3, [r7, #4]
  403d06:	00db      	lsls	r3, r3, #3
  403d08:	4413      	add	r3, r2
  403d0a:	685b      	ldr	r3, [r3, #4]
  403d0c:	2b00      	cmp	r3, #0
  403d0e:	d00a      	beq.n	403d26 <local_uart_handler+0x86>
			xSemaphoreGiveFromISR(
  403d10:	4a49      	ldr	r2, [pc, #292]	; (403e38 <local_uart_handler+0x198>)
  403d12:	687b      	ldr	r3, [r7, #4]
  403d14:	00db      	lsls	r3, r3, #3
  403d16:	4413      	add	r3, r2
  403d18:	6858      	ldr	r0, [r3, #4]
  403d1a:	f107 020c 	add.w	r2, r7, #12
  403d1e:	2300      	movs	r3, #0
  403d20:	2100      	movs	r1, #0
  403d22:	4c46      	ldr	r4, [pc, #280]	; (403e3c <local_uart_handler+0x19c>)
  403d24:	47a0      	blx	r4
					&higher_priority_task_woken);
		}

		/* if the sending task supplied a notification semaphore, then
		notify the task that the transmission has completed. */
		if (tx_dma_control[uart_index].transaction_complete_notification_semaphore != NULL) {
  403d26:	4a44      	ldr	r2, [pc, #272]	; (403e38 <local_uart_handler+0x198>)
  403d28:	687b      	ldr	r3, [r7, #4]
  403d2a:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
  403d2e:	2b00      	cmp	r3, #0
  403d30:	d009      	beq.n	403d46 <local_uart_handler+0xa6>
			xSemaphoreGiveFromISR(
  403d32:	4a41      	ldr	r2, [pc, #260]	; (403e38 <local_uart_handler+0x198>)
  403d34:	687b      	ldr	r3, [r7, #4]
  403d36:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
  403d3a:	f107 020c 	add.w	r2, r7, #12
  403d3e:	2300      	movs	r3, #0
  403d40:	2100      	movs	r1, #0
  403d42:	4c3e      	ldr	r4, [pc, #248]	; (403e3c <local_uart_handler+0x19c>)
  403d44:	47a0      	blx	r4
					tx_dma_control[uart_index].transaction_complete_notification_semaphore,
					&higher_priority_task_woken);
		}
	}

	if ((uart_status & UART_SR_ENDRX) != 0UL) {
  403d46:	697b      	ldr	r3, [r7, #20]
  403d48:	f003 0308 	and.w	r3, r3, #8
  403d4c:	2b00      	cmp	r3, #0
  403d4e:	d031      	beq.n	403db4 <local_uart_handler+0x114>
		/* It is possible to initialise the peripheral to only use Tx and not Rx.
		Check that Rx has been initialised. */
		configASSERT(rx_buffer_definition->next_byte_to_read);
  403d50:	693b      	ldr	r3, [r7, #16]
  403d52:	699b      	ldr	r3, [r3, #24]
  403d54:	2b00      	cmp	r3, #0
  403d56:	d103      	bne.n	403d60 <local_uart_handler+0xc0>
  403d58:	4b39      	ldr	r3, [pc, #228]	; (403e40 <local_uart_handler+0x1a0>)
  403d5a:	4798      	blx	r3
  403d5c:	bf00      	nop
  403d5e:	e7fd      	b.n	403d5c <local_uart_handler+0xbc>
		configASSERT(rx_buffer_definition->next_byte_to_read !=
  403d60:	693b      	ldr	r3, [r7, #16]
  403d62:	699b      	ldr	r3, [r3, #24]
  403d64:	2b01      	cmp	r3, #1
  403d66:	d103      	bne.n	403d70 <local_uart_handler+0xd0>
  403d68:	4b35      	ldr	r3, [pc, #212]	; (403e40 <local_uart_handler+0x1a0>)
  403d6a:	4798      	blx	r3
  403d6c:	bf00      	nop
  403d6e:	e7fd      	b.n	403d6c <local_uart_handler+0xcc>
				RX_NOT_USED);

		/* Out of DMA buffer, configure the next buffer.  Start by moving
		the DMA buffer start address up to the end of the previously defined
		buffer. */
		rx_buffer_definition->rx_pdc_parameters.ul_addr +=
  403d70:	693b      	ldr	r3, [r7, #16]
  403d72:	689a      	ldr	r2, [r3, #8]
				rx_buffer_definition->rx_pdc_parameters.ul_size;
  403d74:	693b      	ldr	r3, [r7, #16]
  403d76:	68db      	ldr	r3, [r3, #12]
				RX_NOT_USED);

		/* Out of DMA buffer, configure the next buffer.  Start by moving
		the DMA buffer start address up to the end of the previously defined
		buffer. */
		rx_buffer_definition->rx_pdc_parameters.ul_addr +=
  403d78:	441a      	add	r2, r3
  403d7a:	693b      	ldr	r3, [r7, #16]
  403d7c:	609a      	str	r2, [r3, #8]
				rx_buffer_definition->rx_pdc_parameters.ul_size;

		/* If the end of the buffer has been reached, wrap back to the start. */
		if (rx_buffer_definition->rx_pdc_parameters.ul_addr >=
  403d7e:	693b      	ldr	r3, [r7, #16]
  403d80:	689a      	ldr	r2, [r3, #8]
				rx_buffer_definition->past_rx_buffer_end_address)
  403d82:	693b      	ldr	r3, [r7, #16]
  403d84:	685b      	ldr	r3, [r3, #4]
		buffer. */
		rx_buffer_definition->rx_pdc_parameters.ul_addr +=
				rx_buffer_definition->rx_pdc_parameters.ul_size;

		/* If the end of the buffer has been reached, wrap back to the start. */
		if (rx_buffer_definition->rx_pdc_parameters.ul_addr >=
  403d86:	429a      	cmp	r2, r3
  403d88:	d303      	bcc.n	403d92 <local_uart_handler+0xf2>
				rx_buffer_definition->past_rx_buffer_end_address)
		{
			rx_buffer_definition->rx_pdc_parameters.ul_addr =
					rx_buffer_definition->rx_buffer_start_address;
  403d8a:	693b      	ldr	r3, [r7, #16]
  403d8c:	681a      	ldr	r2, [r3, #0]

		/* If the end of the buffer has been reached, wrap back to the start. */
		if (rx_buffer_definition->rx_pdc_parameters.ul_addr >=
				rx_buffer_definition->past_rx_buffer_end_address)
		{
			rx_buffer_definition->rx_pdc_parameters.ul_addr =
  403d8e:	693b      	ldr	r3, [r7, #16]
  403d90:	609a      	str	r2, [r3, #8]
					rx_buffer_definition->rx_buffer_start_address;
		}

		/* Reset the Rx DMA to receive data into whatever free space remains in
		the Rx buffer. */
		configure_rx_dma(uart_index, data_added);
  403d92:	687b      	ldr	r3, [r7, #4]
  403d94:	2100      	movs	r1, #0
  403d96:	4618      	mov	r0, r3
  403d98:	4b2a      	ldr	r3, [pc, #168]	; (403e44 <local_uart_handler+0x1a4>)
  403d9a:	4798      	blx	r3

		if (rx_buffer_definition->rx_event_semaphore != NULL) {
  403d9c:	693b      	ldr	r3, [r7, #16]
  403d9e:	691b      	ldr	r3, [r3, #16]
  403da0:	2b00      	cmp	r3, #0
  403da2:	d007      	beq.n	403db4 <local_uart_handler+0x114>
			/* Notify that new data is available. */
			xSemaphoreGiveFromISR(
  403da4:	693b      	ldr	r3, [r7, #16]
  403da6:	6918      	ldr	r0, [r3, #16]
  403da8:	f107 020c 	add.w	r2, r7, #12
  403dac:	2300      	movs	r3, #0
  403dae:	2100      	movs	r1, #0
  403db0:	4c22      	ldr	r4, [pc, #136]	; (403e3c <local_uart_handler+0x19c>)
  403db2:	47a0      	blx	r4
	 * It happened only when in PDC mode with TXRDY and RXRDY interrupts since
	 * the flags has been cleared by PDC.
	 * As the TXRDY is never enabled in this service, here we
	 * check the RXRDY interrupt case.
	 */
	if (uart_status == 0UL) {
  403db4:	697b      	ldr	r3, [r7, #20]
  403db6:	2b00      	cmp	r3, #0
  403db8:	d10b      	bne.n	403dd2 <local_uart_handler+0x132>
		/* Character has been placed into the Rx buffer. */
		if (rx_buffer_definition->rx_event_semaphore != NULL) {
  403dba:	693b      	ldr	r3, [r7, #16]
  403dbc:	691b      	ldr	r3, [r3, #16]
  403dbe:	2b00      	cmp	r3, #0
  403dc0:	d007      	beq.n	403dd2 <local_uart_handler+0x132>
			/* Notify that new data is available. */
			xSemaphoreGiveFromISR(
  403dc2:	693b      	ldr	r3, [r7, #16]
  403dc4:	6918      	ldr	r0, [r3, #16]
  403dc6:	f107 020c 	add.w	r2, r7, #12
  403dca:	2300      	movs	r3, #0
  403dcc:	2100      	movs	r1, #0
  403dce:	4c1b      	ldr	r4, [pc, #108]	; (403e3c <local_uart_handler+0x19c>)
  403dd0:	47a0      	blx	r4
					rx_buffer_definition->rx_event_semaphore,
					&higher_priority_task_woken);
		}
	}

	if ((uart_status & SR_ERROR_INTERRUPTS) != 0) {
  403dd2:	697b      	ldr	r3, [r7, #20]
  403dd4:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
  403dd8:	2b00      	cmp	r3, #0
  403dda:	d019      	beq.n	403e10 <local_uart_handler+0x170>
		/* An error occurred in either a transmission or reception.  Abort, and
		ensure the peripheral access mutex is made available to tasks. */
		uart_reset_status(
				all_uart_definitions[uart_index].peripheral_base_address);
  403ddc:	4a11      	ldr	r2, [pc, #68]	; (403e24 <local_uart_handler+0x184>)
  403dde:	687b      	ldr	r3, [r7, #4]
  403de0:	011b      	lsls	r3, r3, #4
  403de2:	4413      	add	r3, r2
  403de4:	681b      	ldr	r3, [r3, #0]
	}

	if ((uart_status & SR_ERROR_INTERRUPTS) != 0) {
		/* An error occurred in either a transmission or reception.  Abort, and
		ensure the peripheral access mutex is made available to tasks. */
		uart_reset_status(
  403de6:	4618      	mov	r0, r3
  403de8:	4b17      	ldr	r3, [pc, #92]	; (403e48 <local_uart_handler+0x1a8>)
  403dea:	4798      	blx	r3
				all_uart_definitions[uart_index].peripheral_base_address);
		if (tx_dma_control[uart_index].peripheral_access_mutex != NULL) {
  403dec:	4a12      	ldr	r2, [pc, #72]	; (403e38 <local_uart_handler+0x198>)
  403dee:	687b      	ldr	r3, [r7, #4]
  403df0:	00db      	lsls	r3, r3, #3
  403df2:	4413      	add	r3, r2
  403df4:	685b      	ldr	r3, [r3, #4]
  403df6:	2b00      	cmp	r3, #0
  403df8:	d00a      	beq.n	403e10 <local_uart_handler+0x170>
			xSemaphoreGiveFromISR(
  403dfa:	4a0f      	ldr	r2, [pc, #60]	; (403e38 <local_uart_handler+0x198>)
  403dfc:	687b      	ldr	r3, [r7, #4]
  403dfe:	00db      	lsls	r3, r3, #3
  403e00:	4413      	add	r3, r2
  403e02:	6858      	ldr	r0, [r3, #4]
  403e04:	f107 020c 	add.w	r2, r7, #12
  403e08:	2300      	movs	r3, #0
  403e0a:	2100      	movs	r1, #0
  403e0c:	4c0b      	ldr	r4, [pc, #44]	; (403e3c <local_uart_handler+0x19c>)
  403e0e:	47a0      	blx	r4
	has a priority equal to or higher than the currently running task (the task
	this ISR interrupted), then higher_priority_task_woken will have
	automatically been set to pdTRUE within the semaphore function.
	portEND_SWITCHING_ISR() will then ensure that this ISR returns directly to
	the higher priority unblocked task. */
	portEND_SWITCHING_ISR(higher_priority_task_woken);
  403e10:	68fb      	ldr	r3, [r7, #12]
  403e12:	2b00      	cmp	r3, #0
  403e14:	d001      	beq.n	403e1a <local_uart_handler+0x17a>
  403e16:	4b0d      	ldr	r3, [pc, #52]	; (403e4c <local_uart_handler+0x1ac>)
  403e18:	4798      	blx	r3
}
  403e1a:	bf00      	nop
  403e1c:	371c      	adds	r7, #28
  403e1e:	46bd      	mov	sp, r7
  403e20:	bd90      	pop	{r4, r7, pc}
  403e22:	bf00      	nop
  403e24:	00414854 	.word	0x00414854
  403e28:	004060cd 	.word	0x004060cd
  403e2c:	004060b5 	.word	0x004060b5
  403e30:	20000adc 	.word	0x20000adc
  403e34:	00406099 	.word	0x00406099
  403e38:	20000af8 	.word	0x20000af8
  403e3c:	00406ed5 	.word	0x00406ed5
  403e40:	004067c5 	.word	0x004067c5
  403e44:	00403b91 	.word	0x00403b91
  403e48:	004060e5 	.word	0x004060e5
  403e4c:	00406765 	.word	0x00406765

00403e50 <UART0_Handler>:
#endif /* UART */

#ifdef UART0

void UART0_Handler(void)
{
  403e50:	b580      	push	{r7, lr}
  403e52:	af00      	add	r7, sp, #0
	local_uart_handler(0);
  403e54:	2000      	movs	r0, #0
  403e56:	4b02      	ldr	r3, [pc, #8]	; (403e60 <UART0_Handler+0x10>)
  403e58:	4798      	blx	r3
}
  403e5a:	bf00      	nop
  403e5c:	bd80      	pop	{r7, pc}
  403e5e:	bf00      	nop
  403e60:	00403ca1 	.word	0x00403ca1

00403e64 <UART1_Handler>:
#endif /* UART0 */

#ifdef UART1

void UART1_Handler(void)
{
  403e64:	b580      	push	{r7, lr}
  403e66:	af00      	add	r7, sp, #0
	local_uart_handler(1);
  403e68:	2001      	movs	r0, #1
  403e6a:	4b02      	ldr	r3, [pc, #8]	; (403e74 <UART1_Handler+0x10>)
  403e6c:	4798      	blx	r3
}
  403e6e:	bf00      	nop
  403e70:	bd80      	pop	{r7, pc}
  403e72:	bf00      	nop
  403e74:	00403ca1 	.word	0x00403ca1

00403e78 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  403e78:	b480      	push	{r7}
  403e7a:	b083      	sub	sp, #12
  403e7c:	af00      	add	r7, sp, #0
  403e7e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  403e80:	687b      	ldr	r3, [r7, #4]
  403e82:	2b07      	cmp	r3, #7
  403e84:	d825      	bhi.n	403ed2 <osc_get_rate+0x5a>
  403e86:	a201      	add	r2, pc, #4	; (adr r2, 403e8c <osc_get_rate+0x14>)
  403e88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  403e8c:	00403ead 	.word	0x00403ead
  403e90:	00403eb3 	.word	0x00403eb3
  403e94:	00403eb9 	.word	0x00403eb9
  403e98:	00403ebf 	.word	0x00403ebf
  403e9c:	00403ec3 	.word	0x00403ec3
  403ea0:	00403ec7 	.word	0x00403ec7
  403ea4:	00403ecb 	.word	0x00403ecb
  403ea8:	00403ecf 	.word	0x00403ecf
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  403eac:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  403eb0:	e010      	b.n	403ed4 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  403eb2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  403eb6:	e00d      	b.n	403ed4 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  403eb8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  403ebc:	e00a      	b.n	403ed4 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  403ebe:	4b08      	ldr	r3, [pc, #32]	; (403ee0 <osc_get_rate+0x68>)
  403ec0:	e008      	b.n	403ed4 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  403ec2:	4b08      	ldr	r3, [pc, #32]	; (403ee4 <osc_get_rate+0x6c>)
  403ec4:	e006      	b.n	403ed4 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  403ec6:	4b08      	ldr	r3, [pc, #32]	; (403ee8 <osc_get_rate+0x70>)
  403ec8:	e004      	b.n	403ed4 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  403eca:	4b07      	ldr	r3, [pc, #28]	; (403ee8 <osc_get_rate+0x70>)
  403ecc:	e002      	b.n	403ed4 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  403ece:	4b06      	ldr	r3, [pc, #24]	; (403ee8 <osc_get_rate+0x70>)
  403ed0:	e000      	b.n	403ed4 <osc_get_rate+0x5c>
	}

	return 0;
  403ed2:	2300      	movs	r3, #0
}
  403ed4:	4618      	mov	r0, r3
  403ed6:	370c      	adds	r7, #12
  403ed8:	46bd      	mov	sp, r7
  403eda:	bc80      	pop	{r7}
  403edc:	4770      	bx	lr
  403ede:	bf00      	nop
  403ee0:	003d0900 	.word	0x003d0900
  403ee4:	007a1200 	.word	0x007a1200
  403ee8:	00b71b00 	.word	0x00b71b00

00403eec <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  403eec:	b580      	push	{r7, lr}
  403eee:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  403ef0:	2006      	movs	r0, #6
  403ef2:	4b03      	ldr	r3, [pc, #12]	; (403f00 <sysclk_get_main_hz+0x14>)
  403ef4:	4798      	blx	r3
  403ef6:	4603      	mov	r3, r0
  403ef8:	00db      	lsls	r3, r3, #3
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  403efa:	4618      	mov	r0, r3
  403efc:	bd80      	pop	{r7, pc}
  403efe:	bf00      	nop
  403f00:	00403e79 	.word	0x00403e79

00403f04 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  403f04:	b580      	push	{r7, lr}
  403f06:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  403f08:	4b02      	ldr	r3, [pc, #8]	; (403f14 <sysclk_get_cpu_hz+0x10>)
  403f0a:	4798      	blx	r3
  403f0c:	4603      	mov	r3, r0
  403f0e:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  403f10:	4618      	mov	r0, r3
  403f12:	bd80      	pop	{r7, pc}
  403f14:	00403eed 	.word	0x00403eed

00403f18 <spi_reset>:
 * \brief Reset SPI and set it to Slave mode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_reset(Spi *p_spi)
{
  403f18:	b480      	push	{r7}
  403f1a:	b083      	sub	sp, #12
  403f1c:	af00      	add	r7, sp, #0
  403f1e:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  403f20:	687b      	ldr	r3, [r7, #4]
  403f22:	2280      	movs	r2, #128	; 0x80
  403f24:	601a      	str	r2, [r3, #0]
}
  403f26:	bf00      	nop
  403f28:	370c      	adds	r7, #12
  403f2a:	46bd      	mov	sp, r7
  403f2c:	bc80      	pop	{r7}
  403f2e:	4770      	bx	lr

00403f30 <spi_set_master_mode>:
 * \brief Set SPI to Master mode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_master_mode(Spi *p_spi)
{
  403f30:	b480      	push	{r7}
  403f32:	b083      	sub	sp, #12
  403f34:	af00      	add	r7, sp, #0
  403f36:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  403f38:	687b      	ldr	r3, [r7, #4]
  403f3a:	685b      	ldr	r3, [r3, #4]
  403f3c:	f043 0201 	orr.w	r2, r3, #1
  403f40:	687b      	ldr	r3, [r7, #4]
  403f42:	605a      	str	r2, [r3, #4]
}
  403f44:	bf00      	nop
  403f46:	370c      	adds	r7, #12
  403f48:	46bd      	mov	sp, r7
  403f4a:	bc80      	pop	{r7}
  403f4c:	4770      	bx	lr
  403f4e:	bf00      	nop

00403f50 <spi_set_fixed_peripheral_select>:
 *  Peripheral Chip Select is controlled by SPI_MR.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_fixed_peripheral_select(Spi *p_spi)
{
  403f50:	b480      	push	{r7}
  403f52:	b083      	sub	sp, #12
  403f54:	af00      	add	r7, sp, #0
  403f56:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR &= (~SPI_MR_PS);
  403f58:	687b      	ldr	r3, [r7, #4]
  403f5a:	685b      	ldr	r3, [r3, #4]
  403f5c:	f023 0202 	bic.w	r2, r3, #2
  403f60:	687b      	ldr	r3, [r7, #4]
  403f62:	605a      	str	r2, [r3, #4]
}
  403f64:	bf00      	nop
  403f66:	370c      	adds	r7, #12
  403f68:	46bd      	mov	sp, r7
  403f6a:	bc80      	pop	{r7}
  403f6c:	4770      	bx	lr
  403f6e:	bf00      	nop

00403f70 <spi_disable_peripheral_select_decode>:
 * \brief Disable Peripheral Select Decode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_peripheral_select_decode(Spi *p_spi)
{
  403f70:	b480      	push	{r7}
  403f72:	b083      	sub	sp, #12
  403f74:	af00      	add	r7, sp, #0
  403f76:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR &= (~SPI_MR_PCSDEC);
  403f78:	687b      	ldr	r3, [r7, #4]
  403f7a:	685b      	ldr	r3, [r3, #4]
  403f7c:	f023 0204 	bic.w	r2, r3, #4
  403f80:	687b      	ldr	r3, [r7, #4]
  403f82:	605a      	str	r2, [r3, #4]
}
  403f84:	bf00      	nop
  403f86:	370c      	adds	r7, #12
  403f88:	46bd      	mov	sp, r7
  403f8a:	bc80      	pop	{r7}
  403f8c:	4770      	bx	lr
  403f8e:	bf00      	nop

00403f90 <spi_get_peripheral_select_decode_setting>:
 * \param p_spi Pointer to an SPI instance.
 *
 * \return 1 for decode mode, 0 for direct mode.
 */
static inline uint32_t spi_get_peripheral_select_decode_setting(Spi *p_spi)
{
  403f90:	b480      	push	{r7}
  403f92:	b083      	sub	sp, #12
  403f94:	af00      	add	r7, sp, #0
  403f96:	6078      	str	r0, [r7, #4]
	if (p_spi->SPI_MR & SPI_MR_PCSDEC) {
  403f98:	687b      	ldr	r3, [r7, #4]
  403f9a:	685b      	ldr	r3, [r3, #4]
  403f9c:	f003 0304 	and.w	r3, r3, #4
  403fa0:	2b00      	cmp	r3, #0
  403fa2:	d001      	beq.n	403fa8 <spi_get_peripheral_select_decode_setting+0x18>
		return 1;
  403fa4:	2301      	movs	r3, #1
  403fa6:	e000      	b.n	403faa <spi_get_peripheral_select_decode_setting+0x1a>
	} else {
		return 0;
  403fa8:	2300      	movs	r3, #0
	}
}
  403faa:	4618      	mov	r0, r3
  403fac:	370c      	adds	r7, #12
  403fae:	46bd      	mov	sp, r7
  403fb0:	bc80      	pop	{r7}
  403fb2:	4770      	bx	lr

00403fb4 <spi_disable_mode_fault_detect>:
 * \brief Disable Mode Fault Detection.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
  403fb4:	b480      	push	{r7}
  403fb6:	b083      	sub	sp, #12
  403fb8:	af00      	add	r7, sp, #0
  403fba:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  403fbc:	687b      	ldr	r3, [r7, #4]
  403fbe:	685b      	ldr	r3, [r3, #4]
  403fc0:	f043 0210 	orr.w	r2, r3, #16
  403fc4:	687b      	ldr	r3, [r7, #4]
  403fc6:	605a      	str	r2, [r3, #4]
}
  403fc8:	bf00      	nop
  403fca:	370c      	adds	r7, #12
  403fcc:	46bd      	mov	sp, r7
  403fce:	bc80      	pop	{r7}
  403fd0:	4770      	bx	lr
  403fd2:	bf00      	nop

00403fd4 <spi_disable_loopback>:
 * \brief Disable loopback mode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
  403fd4:	b480      	push	{r7}
  403fd6:	b083      	sub	sp, #12
  403fd8:	af00      	add	r7, sp, #0
  403fda:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  403fdc:	687b      	ldr	r3, [r7, #4]
  403fde:	685b      	ldr	r3, [r3, #4]
  403fe0:	f023 0280 	bic.w	r2, r3, #128	; 0x80
  403fe4:	687b      	ldr	r3, [r7, #4]
  403fe6:	605a      	str	r2, [r3, #4]
}
  403fe8:	bf00      	nop
  403fea:	370c      	adds	r7, #12
  403fec:	46bd      	mov	sp, r7
  403fee:	bc80      	pop	{r7}
  403ff0:	4770      	bx	lr
  403ff2:	bf00      	nop

00403ff4 <spi_master_init>:
 *
 * \param p_spi  Base address of the SPI instance.
 *
 */
void spi_master_init(Spi *p_spi)
{
  403ff4:	b580      	push	{r7, lr}
  403ff6:	b082      	sub	sp, #8
  403ff8:	af00      	add	r7, sp, #0
  403ffa:	6078      	str	r0, [r7, #4]
#if SAMG55
	flexcom_enable(BOARD_FLEXCOM_SPI);
	flexcom_set_opmode(BOARD_FLEXCOM_SPI, FLEXCOM_SPI);
#else
	spi_enable_clock(p_spi);
  403ffc:	6878      	ldr	r0, [r7, #4]
  403ffe:	4b10      	ldr	r3, [pc, #64]	; (404040 <spi_master_init+0x4c>)
  404000:	4798      	blx	r3
#endif
	spi_reset(p_spi);
  404002:	6878      	ldr	r0, [r7, #4]
  404004:	4b0f      	ldr	r3, [pc, #60]	; (404044 <spi_master_init+0x50>)
  404006:	4798      	blx	r3
	spi_set_master_mode(p_spi);
  404008:	6878      	ldr	r0, [r7, #4]
  40400a:	4b0f      	ldr	r3, [pc, #60]	; (404048 <spi_master_init+0x54>)
  40400c:	4798      	blx	r3
	spi_disable_mode_fault_detect(p_spi);
  40400e:	6878      	ldr	r0, [r7, #4]
  404010:	4b0e      	ldr	r3, [pc, #56]	; (40404c <spi_master_init+0x58>)
  404012:	4798      	blx	r3
	spi_disable_loopback(p_spi);
  404014:	6878      	ldr	r0, [r7, #4]
  404016:	4b0e      	ldr	r3, [pc, #56]	; (404050 <spi_master_init+0x5c>)
  404018:	4798      	blx	r3
	spi_set_peripheral_chip_select_value(p_spi, DEFAULT_CHIP_ID);
  40401a:	2100      	movs	r1, #0
  40401c:	6878      	ldr	r0, [r7, #4]
  40401e:	4b0d      	ldr	r3, [pc, #52]	; (404054 <spi_master_init+0x60>)
  404020:	4798      	blx	r3
	spi_set_fixed_peripheral_select(p_spi);
  404022:	6878      	ldr	r0, [r7, #4]
  404024:	4b0c      	ldr	r3, [pc, #48]	; (404058 <spi_master_init+0x64>)
  404026:	4798      	blx	r3
	spi_disable_peripheral_select_decode(p_spi);
  404028:	6878      	ldr	r0, [r7, #4]
  40402a:	4b0c      	ldr	r3, [pc, #48]	; (40405c <spi_master_init+0x68>)
  40402c:	4798      	blx	r3
	spi_set_delay_between_chip_select(p_spi, CONFIG_SPI_MASTER_DELAY_BCS);
  40402e:	2100      	movs	r1, #0
  404030:	6878      	ldr	r0, [r7, #4]
  404032:	4b0b      	ldr	r3, [pc, #44]	; (404060 <spi_master_init+0x6c>)
  404034:	4798      	blx	r3
}
  404036:	bf00      	nop
  404038:	3708      	adds	r7, #8
  40403a:	46bd      	mov	sp, r7
  40403c:	bd80      	pop	{r7, pc}
  40403e:	bf00      	nop
  404040:	00405b15 	.word	0x00405b15
  404044:	00403f19 	.word	0x00403f19
  404048:	00403f31 	.word	0x00403f31
  40404c:	00403fb5 	.word	0x00403fb5
  404050:	00403fd5 	.word	0x00403fd5
  404054:	00405b31 	.word	0x00405b31
  404058:	00403f51 	.word	0x00403f51
  40405c:	00403f71 	.word	0x00403f71
  404060:	00405b65 	.word	0x00405b65

00404064 <spi_master_setup_device>:
 * \param baud_rate Baud rate for communication with slave device in Hz.
 * \param sel_id    Board specific select id.
 */
void spi_master_setup_device(Spi *p_spi, struct spi_device *device,
		spi_flags_t flags, uint32_t baud_rate, board_spi_select_id_t sel_id)
{
  404064:	b590      	push	{r4, r7, lr}
  404066:	b087      	sub	sp, #28
  404068:	af00      	add	r7, sp, #0
  40406a:	60f8      	str	r0, [r7, #12]
  40406c:	60b9      	str	r1, [r7, #8]
  40406e:	603b      	str	r3, [r7, #0]
  404070:	4613      	mov	r3, r2
  404072:	71fb      	strb	r3, [r7, #7]
	int16_t baud_div = spi_calc_baudrate_div(baud_rate, sysclk_get_cpu_hz());
  404074:	4b20      	ldr	r3, [pc, #128]	; (4040f8 <spi_master_setup_device+0x94>)
  404076:	4798      	blx	r3
  404078:	4603      	mov	r3, r0
  40407a:	4619      	mov	r1, r3
  40407c:	6838      	ldr	r0, [r7, #0]
  40407e:	4b1f      	ldr	r3, [pc, #124]	; (4040fc <spi_master_setup_device+0x98>)
  404080:	4798      	blx	r3
  404082:	4603      	mov	r3, r0
  404084:	82fb      	strh	r3, [r7, #22]
	/* avoid Cppcheck Warning */
	UNUSED(sel_id);
	if (-1 == baud_div) {
		Assert(0 == "Failed to find baudrate divider");
	}
	spi_set_transfer_delay(p_spi, device->id, CONFIG_SPI_MASTER_DELAY_BS,
  404086:	68bb      	ldr	r3, [r7, #8]
  404088:	6819      	ldr	r1, [r3, #0]
  40408a:	2300      	movs	r3, #0
  40408c:	2200      	movs	r2, #0
  40408e:	68f8      	ldr	r0, [r7, #12]
  404090:	4c1b      	ldr	r4, [pc, #108]	; (404100 <spi_master_setup_device+0x9c>)
  404092:	47a0      	blx	r4
			CONFIG_SPI_MASTER_DELAY_BCT);
	spi_set_bits_per_transfer(p_spi, device->id,
  404094:	68bb      	ldr	r3, [r7, #8]
  404096:	681b      	ldr	r3, [r3, #0]
  404098:	2208      	movs	r2, #8
  40409a:	4619      	mov	r1, r3
  40409c:	68f8      	ldr	r0, [r7, #12]
  40409e:	4b19      	ldr	r3, [pc, #100]	; (404104 <spi_master_setup_device+0xa0>)
  4040a0:	4798      	blx	r3
			CONFIG_SPI_MASTER_BITS_PER_TRANSFER);
	spi_set_baudrate_div(p_spi, device->id, baud_div);
  4040a2:	68bb      	ldr	r3, [r7, #8]
  4040a4:	681b      	ldr	r3, [r3, #0]
  4040a6:	8afa      	ldrh	r2, [r7, #22]
  4040a8:	b2d2      	uxtb	r2, r2
  4040aa:	4619      	mov	r1, r3
  4040ac:	68f8      	ldr	r0, [r7, #12]
  4040ae:	4b16      	ldr	r3, [pc, #88]	; (404108 <spi_master_setup_device+0xa4>)
  4040b0:	4798      	blx	r3
	spi_configure_cs_behavior(p_spi, device->id, SPI_CS_KEEP_LOW);
  4040b2:	68bb      	ldr	r3, [r7, #8]
  4040b4:	681b      	ldr	r3, [r3, #0]
  4040b6:	2208      	movs	r2, #8
  4040b8:	4619      	mov	r1, r3
  4040ba:	68f8      	ldr	r0, [r7, #12]
  4040bc:	4b13      	ldr	r3, [pc, #76]	; (40410c <spi_master_setup_device+0xa8>)
  4040be:	4798      	blx	r3
	spi_set_clock_polarity(p_spi, device->id, flags >> 1);
  4040c0:	68bb      	ldr	r3, [r7, #8]
  4040c2:	6819      	ldr	r1, [r3, #0]
  4040c4:	79fb      	ldrb	r3, [r7, #7]
  4040c6:	085b      	lsrs	r3, r3, #1
  4040c8:	b2db      	uxtb	r3, r3
  4040ca:	461a      	mov	r2, r3
  4040cc:	68f8      	ldr	r0, [r7, #12]
  4040ce:	4b10      	ldr	r3, [pc, #64]	; (404110 <spi_master_setup_device+0xac>)
  4040d0:	4798      	blx	r3
	spi_set_clock_phase(p_spi, device->id, ((flags & 0x1) ^ 0x1));
  4040d2:	68bb      	ldr	r3, [r7, #8]
  4040d4:	6819      	ldr	r1, [r3, #0]
  4040d6:	79fb      	ldrb	r3, [r7, #7]
  4040d8:	f003 0301 	and.w	r3, r3, #1
  4040dc:	2b00      	cmp	r3, #0
  4040de:	bf0c      	ite	eq
  4040e0:	2301      	moveq	r3, #1
  4040e2:	2300      	movne	r3, #0
  4040e4:	b2db      	uxtb	r3, r3
  4040e6:	461a      	mov	r2, r3
  4040e8:	68f8      	ldr	r0, [r7, #12]
  4040ea:	4b0a      	ldr	r3, [pc, #40]	; (404114 <spi_master_setup_device+0xb0>)
  4040ec:	4798      	blx	r3
}
  4040ee:	bf00      	nop
  4040f0:	371c      	adds	r7, #28
  4040f2:	46bd      	mov	sp, r7
  4040f4:	bd90      	pop	{r4, r7, pc}
  4040f6:	bf00      	nop
  4040f8:	00403f05 	.word	0x00403f05
  4040fc:	00405da1 	.word	0x00405da1
  404100:	00405e2d 	.word	0x00405e2d
  404104:	00405d59 	.word	0x00405d59
  404108:	00405ddd 	.word	0x00405ddd
  40410c:	00405cb5 	.word	0x00405cb5
  404110:	00405c15 	.word	0x00405c15
  404114:	00405c65 	.word	0x00405c65

00404118 <spi_select_device>:
 * \param p_spi   Base address of the SPI instance.
 * \param device  SPI device.
 *
 */
void spi_select_device(Spi *p_spi, struct spi_device *device)
{
  404118:	b580      	push	{r7, lr}
  40411a:	b082      	sub	sp, #8
  40411c:	af00      	add	r7, sp, #0
  40411e:	6078      	str	r0, [r7, #4]
  404120:	6039      	str	r1, [r7, #0]
	if (spi_get_peripheral_select_decode_setting(p_spi)) {
  404122:	6878      	ldr	r0, [r7, #4]
  404124:	4b10      	ldr	r3, [pc, #64]	; (404168 <spi_select_device+0x50>)
  404126:	4798      	blx	r3
  404128:	4603      	mov	r3, r0
  40412a:	2b00      	cmp	r3, #0
  40412c:	d00a      	beq.n	404144 <spi_select_device+0x2c>
		if (device->id < MAX_NUM_WITH_DECODER) {
  40412e:	683b      	ldr	r3, [r7, #0]
  404130:	681b      	ldr	r3, [r3, #0]
  404132:	2b0f      	cmp	r3, #15
  404134:	d814      	bhi.n	404160 <spi_select_device+0x48>
			spi_set_peripheral_chip_select_value(p_spi, device->id);
  404136:	683b      	ldr	r3, [r7, #0]
  404138:	681b      	ldr	r3, [r3, #0]
  40413a:	4619      	mov	r1, r3
  40413c:	6878      	ldr	r0, [r7, #4]
  40413e:	4b0b      	ldr	r3, [pc, #44]	; (40416c <spi_select_device+0x54>)
  404140:	4798      	blx	r3
	} else {
		if (device->id < MAX_NUM_WITHOUT_DECODER) {
			spi_set_peripheral_chip_select_value(p_spi, (~(1 << device->id)));
		}
	}
}
  404142:	e00d      	b.n	404160 <spi_select_device+0x48>
	if (spi_get_peripheral_select_decode_setting(p_spi)) {
		if (device->id < MAX_NUM_WITH_DECODER) {
			spi_set_peripheral_chip_select_value(p_spi, device->id);
		}
	} else {
		if (device->id < MAX_NUM_WITHOUT_DECODER) {
  404144:	683b      	ldr	r3, [r7, #0]
  404146:	681b      	ldr	r3, [r3, #0]
  404148:	2b03      	cmp	r3, #3
  40414a:	d809      	bhi.n	404160 <spi_select_device+0x48>
			spi_set_peripheral_chip_select_value(p_spi, (~(1 << device->id)));
  40414c:	683b      	ldr	r3, [r7, #0]
  40414e:	681b      	ldr	r3, [r3, #0]
  404150:	2201      	movs	r2, #1
  404152:	fa02 f303 	lsl.w	r3, r2, r3
  404156:	43db      	mvns	r3, r3
  404158:	4619      	mov	r1, r3
  40415a:	6878      	ldr	r0, [r7, #4]
  40415c:	4b03      	ldr	r3, [pc, #12]	; (40416c <spi_select_device+0x54>)
  40415e:	4798      	blx	r3
		}
	}
}
  404160:	bf00      	nop
  404162:	3708      	adds	r7, #8
  404164:	46bd      	mov	sp, r7
  404166:	bd80      	pop	{r7, pc}
  404168:	00403f91 	.word	0x00403f91
  40416c:	00405b31 	.word	0x00405b31

00404170 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  404170:	b580      	push	{r7, lr}
  404172:	b086      	sub	sp, #24
  404174:	af00      	add	r7, sp, #0
  404176:	60f8      	str	r0, [r7, #12]
  404178:	60b9      	str	r1, [r7, #8]
  40417a:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  40417c:	2300      	movs	r3, #0
  40417e:	617b      	str	r3, [r7, #20]

	if (file != 0) {
  404180:	68fb      	ldr	r3, [r7, #12]
  404182:	2b00      	cmp	r3, #0
  404184:	d012      	beq.n	4041ac <_read+0x3c>
		return -1;
  404186:	f04f 33ff 	mov.w	r3, #4294967295
  40418a:	e013      	b.n	4041b4 <_read+0x44>
	}

	for (; len > 0; --len) {
		ptr_get(stdio_base, ptr);
  40418c:	4b0b      	ldr	r3, [pc, #44]	; (4041bc <_read+0x4c>)
  40418e:	681b      	ldr	r3, [r3, #0]
  404190:	4a0b      	ldr	r2, [pc, #44]	; (4041c0 <_read+0x50>)
  404192:	6812      	ldr	r2, [r2, #0]
  404194:	68b9      	ldr	r1, [r7, #8]
  404196:	4610      	mov	r0, r2
  404198:	4798      	blx	r3
		ptr++;
  40419a:	68bb      	ldr	r3, [r7, #8]
  40419c:	3301      	adds	r3, #1
  40419e:	60bb      	str	r3, [r7, #8]
		nChars++;
  4041a0:	697b      	ldr	r3, [r7, #20]
  4041a2:	3301      	adds	r3, #1
  4041a4:	617b      	str	r3, [r7, #20]

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  4041a6:	687b      	ldr	r3, [r7, #4]
  4041a8:	3b01      	subs	r3, #1
  4041aa:	607b      	str	r3, [r7, #4]
  4041ac:	687b      	ldr	r3, [r7, #4]
  4041ae:	2b00      	cmp	r3, #0
  4041b0:	dcec      	bgt.n	40418c <_read+0x1c>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
  4041b2:	697b      	ldr	r3, [r7, #20]
}
  4041b4:	4618      	mov	r0, r3
  4041b6:	3718      	adds	r7, #24
  4041b8:	46bd      	mov	sp, r7
  4041ba:	bd80      	pop	{r7, pc}
  4041bc:	20004578 	.word	0x20004578
  4041c0:	20004580 	.word	0x20004580

004041c4 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  4041c4:	b580      	push	{r7, lr}
  4041c6:	b086      	sub	sp, #24
  4041c8:	af00      	add	r7, sp, #0
  4041ca:	60f8      	str	r0, [r7, #12]
  4041cc:	60b9      	str	r1, [r7, #8]
  4041ce:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  4041d0:	2300      	movs	r3, #0
  4041d2:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
  4041d4:	68fb      	ldr	r3, [r7, #12]
  4041d6:	2b01      	cmp	r3, #1
  4041d8:	d01e      	beq.n	404218 <_write+0x54>
  4041da:	68fb      	ldr	r3, [r7, #12]
  4041dc:	2b02      	cmp	r3, #2
  4041de:	d01b      	beq.n	404218 <_write+0x54>
  4041e0:	68fb      	ldr	r3, [r7, #12]
  4041e2:	2b03      	cmp	r3, #3
  4041e4:	d018      	beq.n	404218 <_write+0x54>
		return -1;
  4041e6:	f04f 33ff 	mov.w	r3, #4294967295
  4041ea:	e019      	b.n	404220 <_write+0x5c>
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
  4041ec:	4b0e      	ldr	r3, [pc, #56]	; (404228 <_write+0x64>)
  4041ee:	681a      	ldr	r2, [r3, #0]
  4041f0:	4b0e      	ldr	r3, [pc, #56]	; (40422c <_write+0x68>)
  4041f2:	6818      	ldr	r0, [r3, #0]
  4041f4:	68bb      	ldr	r3, [r7, #8]
  4041f6:	1c59      	adds	r1, r3, #1
  4041f8:	60b9      	str	r1, [r7, #8]
  4041fa:	781b      	ldrb	r3, [r3, #0]
  4041fc:	4619      	mov	r1, r3
  4041fe:	4790      	blx	r2
  404200:	4603      	mov	r3, r0
  404202:	2b00      	cmp	r3, #0
  404204:	da02      	bge.n	40420c <_write+0x48>
			return -1;
  404206:	f04f 33ff 	mov.w	r3, #4294967295
  40420a:	e009      	b.n	404220 <_write+0x5c>
		}
		++nChars;
  40420c:	697b      	ldr	r3, [r7, #20]
  40420e:	3301      	adds	r3, #1
  404210:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  404212:	687b      	ldr	r3, [r7, #4]
  404214:	3b01      	subs	r3, #1
  404216:	607b      	str	r3, [r7, #4]
  404218:	687b      	ldr	r3, [r7, #4]
  40421a:	2b00      	cmp	r3, #0
  40421c:	d1e6      	bne.n	4041ec <_write+0x28>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
	}
	return nChars;
  40421e:	697b      	ldr	r3, [r7, #20]
}
  404220:	4618      	mov	r0, r3
  404222:	3718      	adds	r7, #24
  404224:	46bd      	mov	sp, r7
  404226:	bd80      	pop	{r7, pc}
  404228:	2000457c 	.word	0x2000457c
  40422c:	20004580 	.word	0x20004580

00404230 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  404230:	b580      	push	{r7, lr}
  404232:	b082      	sub	sp, #8
  404234:	af00      	add	r7, sp, #0
  404236:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  404238:	6878      	ldr	r0, [r7, #4]
  40423a:	4b03      	ldr	r3, [pc, #12]	; (404248 <sysclk_enable_peripheral_clock+0x18>)
  40423c:	4798      	blx	r3
}
  40423e:	bf00      	nop
  404240:	3708      	adds	r7, #8
  404242:	46bd      	mov	sp, r7
  404244:	bd80      	pop	{r7, pc}
  404246:	bf00      	nop
  404248:	00405a85 	.word	0x00405a85

0040424c <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
  40424c:	b580      	push	{r7, lr}
  40424e:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
  404250:	200b      	movs	r0, #11
  404252:	4b05      	ldr	r3, [pc, #20]	; (404268 <ioport_init+0x1c>)
  404254:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
  404256:	200c      	movs	r0, #12
  404258:	4b03      	ldr	r3, [pc, #12]	; (404268 <ioport_init+0x1c>)
  40425a:	4798      	blx	r3
#endif
#ifdef ID_PIOC
	sysclk_enable_peripheral_clock(ID_PIOC);
  40425c:	200d      	movs	r0, #13
  40425e:	4b02      	ldr	r3, [pc, #8]	; (404268 <ioport_init+0x1c>)
  404260:	4798      	blx	r3
	arch_ioport_init();
}
  404262:	bf00      	nop
  404264:	bd80      	pop	{r7, pc}
  404266:	bf00      	nop
  404268:	00404231 	.word	0x00404231

0040426c <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  40426c:	b580      	push	{r7, lr}
  40426e:	af00      	add	r7, sp, #0
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  404270:	4b3a      	ldr	r3, [pc, #232]	; (40435c <board_init+0xf0>)
  404272:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  404276:	605a      	str	r2, [r3, #4]

	/* GPIO has been deprecated, the old code just keeps it for compatibility.
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
  404278:	4b39      	ldr	r3, [pc, #228]	; (404360 <board_init+0xf4>)
  40427a:	4798      	blx	r3

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  40427c:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  404280:	2017      	movs	r0, #23
  404282:	4b38      	ldr	r3, [pc, #224]	; (404364 <board_init+0xf8>)
  404284:	4798      	blx	r3
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  404286:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  40428a:	202e      	movs	r0, #46	; 0x2e
  40428c:	4b35      	ldr	r3, [pc, #212]	; (404364 <board_init+0xf8>)
  40428e:	4798      	blx	r3
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
  404290:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  404294:	2019      	movs	r0, #25
  404296:	4b33      	ldr	r3, [pc, #204]	; (404364 <board_init+0xf8>)
  404298:	4798      	blx	r3

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  40429a:	4933      	ldr	r1, [pc, #204]	; (404368 <board_init+0xfc>)
  40429c:	200f      	movs	r0, #15
  40429e:	4b31      	ldr	r3, [pc, #196]	; (404364 <board_init+0xf8>)
  4042a0:	4798      	blx	r3
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  4042a2:	4932      	ldr	r1, [pc, #200]	; (40436c <board_init+0x100>)
  4042a4:	2010      	movs	r0, #16
  4042a6:	4b2f      	ldr	r3, [pc, #188]	; (404364 <board_init+0xf8>)
  4042a8:	4798      	blx	r3

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  4042aa:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  4042ae:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  4042b2:	482f      	ldr	r0, [pc, #188]	; (404370 <board_init+0x104>)
  4042b4:	4b2f      	ldr	r3, [pc, #188]	; (404374 <board_init+0x108>)
  4042b6:	4798      	blx	r3
#endif

	/* Configure ADC example pins */
#ifdef CONF_BOARD_ADC
	/* TC TIOA configuration */
	gpio_configure_pin(PIN_TC0_TIOA0,PIN_TC0_TIOA0_FLAGS);
  4042b8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4042bc:	2000      	movs	r0, #0
  4042be:	4b29      	ldr	r3, [pc, #164]	; (404364 <board_init+0xf8>)
  4042c0:	4798      	blx	r3

	/* ADC Trigger configuration */
	gpio_configure_pin(PINS_ADC_TRIG, PINS_ADC_TRIG_FLAG);
  4042c2:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4042c6:	2008      	movs	r0, #8
  4042c8:	4b26      	ldr	r3, [pc, #152]	; (404364 <board_init+0xf8>)
  4042ca:	4798      	blx	r3
	/* Configure PWM LED1 pin */
	gpio_configure_pin(PIN_PWM_LED1_GPIO, PIN_PWM_LED1_FLAGS);
#endif

#ifdef CONF_BOARD_TWI0
		gpio_configure_pin(TWI0_DATA_GPIO, TWI0_DATA_FLAGS);
  4042cc:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4042d0:	2003      	movs	r0, #3
  4042d2:	4b24      	ldr	r3, [pc, #144]	; (404364 <board_init+0xf8>)
  4042d4:	4798      	blx	r3
		gpio_configure_pin(TWI0_CLK_GPIO, TWI0_CLK_FLAGS);
  4042d6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4042da:	2004      	movs	r0, #4
  4042dc:	4b21      	ldr	r3, [pc, #132]	; (404364 <board_init+0xf8>)
  4042de:	4798      	blx	r3
		gpio_configure_pin(TWI1_CLK_GPIO, TWI1_CLK_FLAGS);
#endif

	/* Configure SPI pins */
#if (defined CONF_BOARD_SPI) || (defined CONF_BOARD_SD_MMC_SPI)
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  4042e0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4042e4:	200c      	movs	r0, #12
  4042e6:	4b1f      	ldr	r3, [pc, #124]	; (404364 <board_init+0xf8>)
  4042e8:	4798      	blx	r3
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  4042ea:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4042ee:	200d      	movs	r0, #13
  4042f0:	4b1c      	ldr	r3, [pc, #112]	; (404364 <board_init+0xf8>)
  4042f2:	4798      	blx	r3
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  4042f4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4042f8:	200e      	movs	r0, #14
  4042fa:	4b1a      	ldr	r3, [pc, #104]	; (404364 <board_init+0xf8>)
  4042fc:	4798      	blx	r3

	#ifdef CONF_BOARD_SPI_NPCS1
		#if defined(CONF_BOARD_SPI_NPCS1_GPIO) && defined(CONF_BOARD_SPI_NPCS1_FLAGS)
			gpio_configure_pin(CONF_BOARD_SPI_NPCS1_GPIO, CONF_BOARD_SPI_NPCS1_FLAGS);
		#else
			gpio_configure_pin(SPI_NPCS1_PA31_GPIO, SPI_NPCS1_PA31_FLAGS);
  4042fe:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  404302:	201f      	movs	r0, #31
  404304:	4b17      	ldr	r3, [pc, #92]	; (404364 <board_init+0xf8>)
  404306:	4798      	blx	r3

	#ifdef CONF_BOARD_SPI_NPCS2
		#if defined(CONF_BOARD_SPI_NPCS2_GPIO) && defined(CONF_BOARD_SPI_NPCS2_FLAGS)
			gpio_configure_pin(CONF_BOARD_SPI_NPCS2_GPIO, CONF_BOARD_SPI_NPCS2_FLAGS);
		#else
			gpio_configure_pin(SPI_NPCS2_PA30_GPIO, SPI_NPCS2_PA30_FLAGS);
  404308:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40430c:	201e      	movs	r0, #30
  40430e:	4b15      	ldr	r3, [pc, #84]	; (404364 <board_init+0xf8>)
  404310:	4798      	blx	r3
	gpio_set_pin_low(PIN_RE_IDX);
#endif

#ifdef CONF_BOARD_ILI9225
	/* Configure SPI LCD control pin */
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  404312:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  404316:	200c      	movs	r0, #12
  404318:	4b12      	ldr	r3, [pc, #72]	; (404364 <board_init+0xf8>)
  40431a:	4798      	blx	r3
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  40431c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  404320:	200d      	movs	r0, #13
  404322:	4b10      	ldr	r3, [pc, #64]	; (404364 <board_init+0xf8>)
  404324:	4798      	blx	r3
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  404326:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40432a:	200e      	movs	r0, #14
  40432c:	4b0d      	ldr	r3, [pc, #52]	; (404364 <board_init+0xf8>)
  40432e:	4798      	blx	r3
	gpio_configure_pin(SPI_NPCS2_PA30_GPIO, SPI_NPCS2_PA30_FLAGS);
  404330:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  404334:	201e      	movs	r0, #30
  404336:	4b0b      	ldr	r3, [pc, #44]	; (404364 <board_init+0xf8>)
  404338:	4798      	blx	r3
	gpio_configure_pin(BOARD_ILI9225_RS_GPIO, BOARD_ILI9225_RS_FLAGS);
  40433a:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  40433e:	201c      	movs	r0, #28
  404340:	4b08      	ldr	r3, [pc, #32]	; (404364 <board_init+0xf8>)
  404342:	4798      	blx	r3
	gpio_configure_pin(BOARD_ILI9225_RSTN_GPIO, BOARD_ILI9225_RSTN_FLAGS);
  404344:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  404348:	201d      	movs	r0, #29
  40434a:	4b06      	ldr	r3, [pc, #24]	; (404364 <board_init+0xf8>)
  40434c:	4798      	blx	r3
#endif

#ifdef CONF_BOARD_AAT3193
	/* Configure Backlight control pin */
	gpio_configure_pin(BOARD_AAT31XX_SET_GPIO, BOARD_AAT31XX_SET_FLAGS);
  40434e:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  404352:	204d      	movs	r0, #77	; 0x4d
  404354:	4b03      	ldr	r3, [pc, #12]	; (404364 <board_init+0xf8>)
  404356:	4798      	blx	r3
#ifdef CONF_BOARD_ISO7816
	/* Configure ISO7816 interface TXD & SCK pin */
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
	gpio_configure_pin(PIN_USART0_SCK_IDX, PIN_USART0_SCK_FLAGS);
#endif
}
  404358:	bf00      	nop
  40435a:	bd80      	pop	{r7, pc}
  40435c:	400e1450 	.word	0x400e1450
  404360:	0040424d 	.word	0x0040424d
  404364:	00405405 	.word	0x00405405
  404368:	28000079 	.word	0x28000079
  40436c:	28000059 	.word	0x28000059
  404370:	400e0e00 	.word	0x400e0e00
  404374:	004055b5 	.word	0x004055b5

00404378 <LED_Off>:
 * \param led_gpio LED to turn off (LEDx_GPIO).
 *
 * \note The pins of the specified LEDs are set to GPIO output mode.
 */
void LED_Off(uint32_t led_gpio)
{
  404378:	b580      	push	{r7, lr}
  40437a:	b084      	sub	sp, #16
  40437c:	af00      	add	r7, sp, #0
  40437e:	6078      	str	r0, [r7, #4]
	uint32_t i;
	for (i = 0; i < BOARD_NUM_OF_LED; i++) {
  404380:	2300      	movs	r3, #0
  404382:	60fb      	str	r3, [r7, #12]
  404384:	e017      	b.n	4043b6 <LED_Off+0x3e>
		if (led_gpio == LED_DESCRIPTOR[i].ul_port_id) {
  404386:	4a0f      	ldr	r2, [pc, #60]	; (4043c4 <LED_Off+0x4c>)
  404388:	68fb      	ldr	r3, [r7, #12]
  40438a:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
  40438e:	687b      	ldr	r3, [r7, #4]
  404390:	429a      	cmp	r2, r3
  404392:	d10d      	bne.n	4043b0 <LED_Off+0x38>
			if (LED_DESCRIPTOR[i].ul_active_level == ACTIVE_LEVEL_IS_HIGH) {
  404394:	4a0b      	ldr	r2, [pc, #44]	; (4043c4 <LED_Off+0x4c>)
  404396:	68fb      	ldr	r3, [r7, #12]
  404398:	00db      	lsls	r3, r3, #3
  40439a:	4413      	add	r3, r2
  40439c:	685b      	ldr	r3, [r3, #4]
  40439e:	2b01      	cmp	r3, #1
  4043a0:	d103      	bne.n	4043aa <LED_Off+0x32>
				gpio_set_pin_low(led_gpio);
  4043a2:	6878      	ldr	r0, [r7, #4]
  4043a4:	4b08      	ldr	r3, [pc, #32]	; (4043c8 <LED_Off+0x50>)
  4043a6:	4798      	blx	r3
  4043a8:	e002      	b.n	4043b0 <LED_Off+0x38>
			} else {
				gpio_set_pin_high(led_gpio);
  4043aa:	6878      	ldr	r0, [r7, #4]
  4043ac:	4b07      	ldr	r3, [pc, #28]	; (4043cc <LED_Off+0x54>)
  4043ae:	4798      	blx	r3
 * \note The pins of the specified LEDs are set to GPIO output mode.
 */
void LED_Off(uint32_t led_gpio)
{
	uint32_t i;
	for (i = 0; i < BOARD_NUM_OF_LED; i++) {
  4043b0:	68fb      	ldr	r3, [r7, #12]
  4043b2:	3301      	adds	r3, #1
  4043b4:	60fb      	str	r3, [r7, #12]
  4043b6:	68fb      	ldr	r3, [r7, #12]
  4043b8:	2b03      	cmp	r3, #3
  4043ba:	d9e4      	bls.n	404386 <LED_Off+0xe>
			} else {
				gpio_set_pin_high(led_gpio);
			}
		}
	}
}
  4043bc:	bf00      	nop
  4043be:	3710      	adds	r7, #16
  4043c0:	46bd      	mov	sp, r7
  4043c2:	bd80      	pop	{r7, pc}
  4043c4:	00414864 	.word	0x00414864
  4043c8:	0040537d 	.word	0x0040537d
  4043cc:	0040534d 	.word	0x0040534d

004043d0 <LED_On>:
 * \param led_gpio LED to turn on (LEDx_GPIO).
 *
 * \note The pins of the specified LEDs are set to GPIO output mode.
 */
void LED_On(uint32_t led_gpio)
{
  4043d0:	b580      	push	{r7, lr}
  4043d2:	b084      	sub	sp, #16
  4043d4:	af00      	add	r7, sp, #0
  4043d6:	6078      	str	r0, [r7, #4]
	uint32_t i;
	for (i = 0; i < BOARD_NUM_OF_LED; i++) {
  4043d8:	2300      	movs	r3, #0
  4043da:	60fb      	str	r3, [r7, #12]
  4043dc:	e017      	b.n	40440e <LED_On+0x3e>
		if (led_gpio == LED_DESCRIPTOR[i].ul_port_id) {
  4043de:	4a0f      	ldr	r2, [pc, #60]	; (40441c <LED_On+0x4c>)
  4043e0:	68fb      	ldr	r3, [r7, #12]
  4043e2:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
  4043e6:	687b      	ldr	r3, [r7, #4]
  4043e8:	429a      	cmp	r2, r3
  4043ea:	d10d      	bne.n	404408 <LED_On+0x38>
			if (LED_DESCRIPTOR[i].ul_active_level == ACTIVE_LEVEL_IS_HIGH) {
  4043ec:	4a0b      	ldr	r2, [pc, #44]	; (40441c <LED_On+0x4c>)
  4043ee:	68fb      	ldr	r3, [r7, #12]
  4043f0:	00db      	lsls	r3, r3, #3
  4043f2:	4413      	add	r3, r2
  4043f4:	685b      	ldr	r3, [r3, #4]
  4043f6:	2b01      	cmp	r3, #1
  4043f8:	d103      	bne.n	404402 <LED_On+0x32>
				gpio_set_pin_high(led_gpio);
  4043fa:	6878      	ldr	r0, [r7, #4]
  4043fc:	4b08      	ldr	r3, [pc, #32]	; (404420 <LED_On+0x50>)
  4043fe:	4798      	blx	r3
  404400:	e002      	b.n	404408 <LED_On+0x38>
			} else {
				gpio_set_pin_low(led_gpio);
  404402:	6878      	ldr	r0, [r7, #4]
  404404:	4b07      	ldr	r3, [pc, #28]	; (404424 <LED_On+0x54>)
  404406:	4798      	blx	r3
 * \note The pins of the specified LEDs are set to GPIO output mode.
 */
void LED_On(uint32_t led_gpio)
{
	uint32_t i;
	for (i = 0; i < BOARD_NUM_OF_LED; i++) {
  404408:	68fb      	ldr	r3, [r7, #12]
  40440a:	3301      	adds	r3, #1
  40440c:	60fb      	str	r3, [r7, #12]
  40440e:	68fb      	ldr	r3, [r7, #12]
  404410:	2b03      	cmp	r3, #3
  404412:	d9e4      	bls.n	4043de <LED_On+0xe>
			} else {
				gpio_set_pin_low(led_gpio);
			}
		}
	}
}
  404414:	bf00      	nop
  404416:	3710      	adds	r7, #16
  404418:	46bd      	mov	sp, r7
  40441a:	bd80      	pop	{r7, pc}
  40441c:	00414864 	.word	0x00414864
  404420:	0040534d 	.word	0x0040534d
  404424:	0040537d 	.word	0x0040537d

00404428 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  404428:	b480      	push	{r7}
  40442a:	b08b      	sub	sp, #44	; 0x2c
  40442c:	af00      	add	r7, sp, #0
  40442e:	6078      	str	r0, [r7, #4]
  404430:	460b      	mov	r3, r1
  404432:	70fb      	strb	r3, [r7, #3]
  404434:	687b      	ldr	r3, [r7, #4]
  404436:	627b      	str	r3, [r7, #36]	; 0x24
  404438:	78fb      	ldrb	r3, [r7, #3]
  40443a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  40443e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  404440:	61fb      	str	r3, [r7, #28]
  404442:	69fb      	ldr	r3, [r7, #28]
  404444:	61bb      	str	r3, [r7, #24]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  404446:	69bb      	ldr	r3, [r7, #24]
  404448:	095b      	lsrs	r3, r3, #5
  40444a:	617b      	str	r3, [r7, #20]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  40444c:	697b      	ldr	r3, [r7, #20]
  40444e:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  404452:	f203 7307 	addw	r3, r3, #1799	; 0x707
  404456:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  404458:	613b      	str	r3, [r7, #16]

	if (level) {
  40445a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  40445e:	2b00      	cmp	r3, #0
  404460:	d009      	beq.n	404476 <ioport_set_pin_level+0x4e>
  404462:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  404464:	60fb      	str	r3, [r7, #12]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  404466:	68fb      	ldr	r3, [r7, #12]
  404468:	f003 031f 	and.w	r3, r3, #31
  40446c:	2201      	movs	r2, #1
  40446e:	409a      	lsls	r2, r3
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  404470:	693b      	ldr	r3, [r7, #16]
  404472:	631a      	str	r2, [r3, #48]	; 0x30
	arch_ioport_set_pin_level(pin, level);
}
  404474:	e008      	b.n	404488 <ioport_set_pin_level+0x60>
  404476:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  404478:	60bb      	str	r3, [r7, #8]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  40447a:	68bb      	ldr	r3, [r7, #8]
  40447c:	f003 031f 	and.w	r3, r3, #31
  404480:	2201      	movs	r2, #1
  404482:	409a      	lsls	r2, r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  404484:	693b      	ldr	r3, [r7, #16]
  404486:	635a      	str	r2, [r3, #52]	; 0x34
  404488:	bf00      	nop
  40448a:	372c      	adds	r7, #44	; 0x2c
  40448c:	46bd      	mov	sp, r7
  40448e:	bc80      	pop	{r7}
  404490:	4770      	bx	lr
  404492:	bf00      	nop

00404494 <aat31xx_set_backlight>:
 * \param ul_level backlight level.
 *
 * \note pin BOARD_AAT31XX_SET_GPIO must be configured before calling aat31xx_set_backlight.
 */
void aat31xx_set_backlight(uint32_t ul_level)
{
  404494:	b580      	push	{r7, lr}
  404496:	b084      	sub	sp, #16
  404498:	af00      	add	r7, sp, #0
  40449a:	6078      	str	r0, [r7, #4]
#ifdef CONF_BOARD_AAT3155
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
#endif

#ifdef CONF_BOARD_AAT3193
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
  40449c:	687b      	ldr	r3, [r7, #4]
  40449e:	f1c3 0311 	rsb	r3, r3, #17
  4044a2:	607b      	str	r3, [r7, #4]
#endif

	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
  4044a4:	687b      	ldr	r3, [r7, #4]
  4044a6:	2b10      	cmp	r3, #16
  4044a8:	bf28      	it	cs
  4044aa:	2310      	movcs	r3, #16
  4044ac:	607b      	str	r3, [r7, #4]
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;
  4044ae:	687b      	ldr	r3, [r7, #4]
  4044b0:	2b00      	cmp	r3, #0
  4044b2:	d001      	beq.n	4044b8 <aat31xx_set_backlight+0x24>
  4044b4:	687b      	ldr	r3, [r7, #4]
  4044b6:	e000      	b.n	4044ba <aat31xx_set_backlight+0x26>
  4044b8:	2301      	movs	r3, #1
  4044ba:	607b      	str	r3, [r7, #4]

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
  4044bc:	2300      	movs	r3, #0
  4044be:	60fb      	str	r3, [r7, #12]
  4044c0:	e01a      	b.n	4044f8 <aat31xx_set_backlight+0x64>
		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);
  4044c2:	2100      	movs	r1, #0
  4044c4:	204d      	movs	r0, #77	; 0x4d
  4044c6:	4b15      	ldr	r3, [pc, #84]	; (40451c <aat31xx_set_backlight+0x88>)
  4044c8:	4798      	blx	r3
		ul_delay = DELAY_PULSE;
  4044ca:	2318      	movs	r3, #24
  4044cc:	60bb      	str	r3, [r7, #8]
		while (ul_delay--) {
  4044ce:	bf00      	nop
  4044d0:	68bb      	ldr	r3, [r7, #8]
  4044d2:	1e5a      	subs	r2, r3, #1
  4044d4:	60ba      	str	r2, [r7, #8]
  4044d6:	2b00      	cmp	r3, #0
  4044d8:	d1fa      	bne.n	4044d0 <aat31xx_set_backlight+0x3c>
		}

		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_HIGH);
  4044da:	2101      	movs	r1, #1
  4044dc:	204d      	movs	r0, #77	; 0x4d
  4044de:	4b0f      	ldr	r3, [pc, #60]	; (40451c <aat31xx_set_backlight+0x88>)
  4044e0:	4798      	blx	r3

		ul_delay = DELAY_PULSE;
  4044e2:	2318      	movs	r3, #24
  4044e4:	60bb      	str	r3, [r7, #8]
		while (ul_delay--) {
  4044e6:	bf00      	nop
  4044e8:	68bb      	ldr	r3, [r7, #8]
  4044ea:	1e5a      	subs	r2, r3, #1
  4044ec:	60ba      	str	r2, [r7, #8]
  4044ee:	2b00      	cmp	r3, #0
  4044f0:	d1fa      	bne.n	4044e8 <aat31xx_set_backlight+0x54>
	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
  4044f2:	68fb      	ldr	r3, [r7, #12]
  4044f4:	3301      	adds	r3, #1
  4044f6:	60fb      	str	r3, [r7, #12]
  4044f8:	68fa      	ldr	r2, [r7, #12]
  4044fa:	687b      	ldr	r3, [r7, #4]
  4044fc:	429a      	cmp	r2, r3
  4044fe:	d3e0      	bcc.n	4044c2 <aat31xx_set_backlight+0x2e>
		ul_delay = DELAY_PULSE;
		while (ul_delay--) {
		}
	}

	ul_delay = DELAY_ENABLE;
  404500:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  404504:	60bb      	str	r3, [r7, #8]
	while (ul_delay--) {
  404506:	bf00      	nop
  404508:	68bb      	ldr	r3, [r7, #8]
  40450a:	1e5a      	subs	r2, r3, #1
  40450c:	60ba      	str	r2, [r7, #8]
  40450e:	2b00      	cmp	r3, #0
  404510:	d1fa      	bne.n	404508 <aat31xx_set_backlight+0x74>
	}
}
  404512:	bf00      	nop
  404514:	3710      	adds	r7, #16
  404516:	46bd      	mov	sp, r7
  404518:	bd80      	pop	{r7, pc}
  40451a:	bf00      	nop
  40451c:	00404429 	.word	0x00404429

00404520 <aat31xx_disable_backlight>:

/**
 * \brief Switch off backlight.
 */
void aat31xx_disable_backlight(void)
{
  404520:	b580      	push	{r7, lr}
  404522:	b082      	sub	sp, #8
  404524:	af00      	add	r7, sp, #0
	volatile uint32_t ul_delay;

	ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);
  404526:	2100      	movs	r1, #0
  404528:	204d      	movs	r0, #77	; 0x4d
  40452a:	4b07      	ldr	r3, [pc, #28]	; (404548 <aat31xx_disable_backlight+0x28>)
  40452c:	4798      	blx	r3

	ul_delay = DELAY_DISABLE;
  40452e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  404532:	607b      	str	r3, [r7, #4]
	while (ul_delay--) {
  404534:	bf00      	nop
  404536:	687b      	ldr	r3, [r7, #4]
  404538:	1e5a      	subs	r2, r3, #1
  40453a:	607a      	str	r2, [r7, #4]
  40453c:	2b00      	cmp	r3, #0
  40453e:	d1fa      	bne.n	404536 <aat31xx_disable_backlight+0x16>
	}
}
  404540:	bf00      	nop
  404542:	3708      	adds	r7, #8
  404544:	46bd      	mov	sp, r7
  404546:	bd80      	pop	{r7, pc}
  404548:	00404429 	.word	0x00404429

0040454c <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  40454c:	b480      	push	{r7}
  40454e:	b083      	sub	sp, #12
  404550:	af00      	add	r7, sp, #0
  404552:	4603      	mov	r3, r0
  404554:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
  404556:	4908      	ldr	r1, [pc, #32]	; (404578 <NVIC_EnableIRQ+0x2c>)
  404558:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40455c:	095b      	lsrs	r3, r3, #5
  40455e:	79fa      	ldrb	r2, [r7, #7]
  404560:	f002 021f 	and.w	r2, r2, #31
  404564:	2001      	movs	r0, #1
  404566:	fa00 f202 	lsl.w	r2, r0, r2
  40456a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  40456e:	bf00      	nop
  404570:	370c      	adds	r7, #12
  404572:	46bd      	mov	sp, r7
  404574:	bc80      	pop	{r7}
  404576:	4770      	bx	lr
  404578:	e000e100 	.word	0xe000e100

0040457c <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  40457c:	b480      	push	{r7}
  40457e:	b083      	sub	sp, #12
  404580:	af00      	add	r7, sp, #0
  404582:	4603      	mov	r3, r0
  404584:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  404586:	4909      	ldr	r1, [pc, #36]	; (4045ac <NVIC_DisableIRQ+0x30>)
  404588:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40458c:	095b      	lsrs	r3, r3, #5
  40458e:	79fa      	ldrb	r2, [r7, #7]
  404590:	f002 021f 	and.w	r2, r2, #31
  404594:	2001      	movs	r0, #1
  404596:	fa00 f202 	lsl.w	r2, r0, r2
  40459a:	3320      	adds	r3, #32
  40459c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  4045a0:	bf00      	nop
  4045a2:	370c      	adds	r7, #12
  4045a4:	46bd      	mov	sp, r7
  4045a6:	bc80      	pop	{r7}
  4045a8:	4770      	bx	lr
  4045aa:	bf00      	nop
  4045ac:	e000e100 	.word	0xe000e100

004045b0 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  4045b0:	b480      	push	{r7}
  4045b2:	b083      	sub	sp, #12
  4045b4:	af00      	add	r7, sp, #0
  4045b6:	4603      	mov	r3, r0
  4045b8:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  4045ba:	4909      	ldr	r1, [pc, #36]	; (4045e0 <NVIC_ClearPendingIRQ+0x30>)
  4045bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4045c0:	095b      	lsrs	r3, r3, #5
  4045c2:	79fa      	ldrb	r2, [r7, #7]
  4045c4:	f002 021f 	and.w	r2, r2, #31
  4045c8:	2001      	movs	r0, #1
  4045ca:	fa00 f202 	lsl.w	r2, r0, r2
  4045ce:	3360      	adds	r3, #96	; 0x60
  4045d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  4045d4:	bf00      	nop
  4045d6:	370c      	adds	r7, #12
  4045d8:	46bd      	mov	sp, r7
  4045da:	bc80      	pop	{r7}
  4045dc:	4770      	bx	lr
  4045de:	bf00      	nop
  4045e0:	e000e100 	.word	0xe000e100

004045e4 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  4045e4:	b480      	push	{r7}
  4045e6:	b083      	sub	sp, #12
  4045e8:	af00      	add	r7, sp, #0
  4045ea:	4603      	mov	r3, r0
  4045ec:	6039      	str	r1, [r7, #0]
  4045ee:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  4045f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4045f4:	2b00      	cmp	r3, #0
  4045f6:	da0b      	bge.n	404610 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  4045f8:	490d      	ldr	r1, [pc, #52]	; (404630 <NVIC_SetPriority+0x4c>)
  4045fa:	79fb      	ldrb	r3, [r7, #7]
  4045fc:	f003 030f 	and.w	r3, r3, #15
  404600:	3b04      	subs	r3, #4
  404602:	683a      	ldr	r2, [r7, #0]
  404604:	b2d2      	uxtb	r2, r2
  404606:	0112      	lsls	r2, r2, #4
  404608:	b2d2      	uxtb	r2, r2
  40460a:	440b      	add	r3, r1
  40460c:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
  40460e:	e009      	b.n	404624 <NVIC_SetPriority+0x40>
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  404610:	4908      	ldr	r1, [pc, #32]	; (404634 <NVIC_SetPriority+0x50>)
  404612:	f997 3007 	ldrsb.w	r3, [r7, #7]
  404616:	683a      	ldr	r2, [r7, #0]
  404618:	b2d2      	uxtb	r2, r2
  40461a:	0112      	lsls	r2, r2, #4
  40461c:	b2d2      	uxtb	r2, r2
  40461e:	440b      	add	r3, r1
  404620:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  404624:	bf00      	nop
  404626:	370c      	adds	r7, #12
  404628:	46bd      	mov	sp, r7
  40462a:	bc80      	pop	{r7}
  40462c:	4770      	bx	lr
  40462e:	bf00      	nop
  404630:	e000ed00 	.word	0xe000ed00
  404634:	e000e100 	.word	0xe000e100

00404638 <spi_reset>:
 * \brief Reset SPI and set it to Slave mode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_reset(Spi *p_spi)
{
  404638:	b480      	push	{r7}
  40463a:	b083      	sub	sp, #12
  40463c:	af00      	add	r7, sp, #0
  40463e:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  404640:	687b      	ldr	r3, [r7, #4]
  404642:	2280      	movs	r2, #128	; 0x80
  404644:	601a      	str	r2, [r3, #0]
}
  404646:	bf00      	nop
  404648:	370c      	adds	r7, #12
  40464a:	46bd      	mov	sp, r7
  40464c:	bc80      	pop	{r7}
  40464e:	4770      	bx	lr

00404650 <spi_enable>:
 * \brief Enable SPI.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_enable(Spi *p_spi)
{
  404650:	b480      	push	{r7}
  404652:	b083      	sub	sp, #12
  404654:	af00      	add	r7, sp, #0
  404656:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SPIEN;
  404658:	687b      	ldr	r3, [r7, #4]
  40465a:	2201      	movs	r2, #1
  40465c:	601a      	str	r2, [r3, #0]
}
  40465e:	bf00      	nop
  404660:	370c      	adds	r7, #12
  404662:	46bd      	mov	sp, r7
  404664:	bc80      	pop	{r7}
  404666:	4770      	bx	lr

00404668 <spi_disable>:
 * should check TX_EMPTY before disabling SPI.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable(Spi *p_spi)
{
  404668:	b480      	push	{r7}
  40466a:	b083      	sub	sp, #12
  40466c:	af00      	add	r7, sp, #0
  40466e:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  404670:	687b      	ldr	r3, [r7, #4]
  404672:	2202      	movs	r2, #2
  404674:	601a      	str	r2, [r3, #0]
}
  404676:	bf00      	nop
  404678:	370c      	adds	r7, #12
  40467a:	46bd      	mov	sp, r7
  40467c:	bc80      	pop	{r7}
  40467e:	4770      	bx	lr

00404680 <spi_set_lastxfer>:
 *  The next transfer is the last transfer and after that CS is de-asserted.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_lastxfer(Spi *p_spi)
{
  404680:	b480      	push	{r7}
  404682:	b083      	sub	sp, #12
  404684:	af00      	add	r7, sp, #0
  404686:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_LASTXFER;
  404688:	687b      	ldr	r3, [r7, #4]
  40468a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  40468e:	601a      	str	r2, [r3, #0]
}
  404690:	bf00      	nop
  404692:	370c      	adds	r7, #12
  404694:	46bd      	mov	sp, r7
  404696:	bc80      	pop	{r7}
  404698:	4770      	bx	lr
  40469a:	bf00      	nop

0040469c <spi_enable_interrupt>:
 *
 * \param p_spi Pointer to an SPI instance.
 * \param ul_sources Interrupts to be enabled.
 */
static inline void spi_enable_interrupt(Spi *p_spi, uint32_t ul_sources)
{
  40469c:	b480      	push	{r7}
  40469e:	b083      	sub	sp, #12
  4046a0:	af00      	add	r7, sp, #0
  4046a2:	6078      	str	r0, [r7, #4]
  4046a4:	6039      	str	r1, [r7, #0]
	p_spi->SPI_IER = ul_sources;
  4046a6:	687b      	ldr	r3, [r7, #4]
  4046a8:	683a      	ldr	r2, [r7, #0]
  4046aa:	615a      	str	r2, [r3, #20]
}
  4046ac:	bf00      	nop
  4046ae:	370c      	adds	r7, #12
  4046b0:	46bd      	mov	sp, r7
  4046b2:	bc80      	pop	{r7}
  4046b4:	4770      	bx	lr
  4046b6:	bf00      	nop

004046b8 <spi_disable_interrupt>:
 *
 * \param p_spi Pointer to an SPI instance.
 * \param ul_sources Interrupts to be disabled.
 */
static inline void spi_disable_interrupt(Spi *p_spi, uint32_t ul_sources)
{
  4046b8:	b480      	push	{r7}
  4046ba:	b083      	sub	sp, #12
  4046bc:	af00      	add	r7, sp, #0
  4046be:	6078      	str	r0, [r7, #4]
  4046c0:	6039      	str	r1, [r7, #0]
	p_spi->SPI_IDR = ul_sources;
  4046c2:	687b      	ldr	r3, [r7, #4]
  4046c4:	683a      	ldr	r2, [r7, #0]
  4046c6:	619a      	str	r2, [r3, #24]
}
  4046c8:	bf00      	nop
  4046ca:	370c      	adds	r7, #12
  4046cc:	46bd      	mov	sp, r7
  4046ce:	bc80      	pop	{r7}
  4046d0:	4770      	bx	lr
  4046d2:	bf00      	nop

004046d4 <spi_read_interrupt_mask>:
 * \param p_spi Pointer to an SPI instance.
 *
 * \return The interrupt mask value.
 */
static inline uint32_t spi_read_interrupt_mask(Spi *p_spi)
{
  4046d4:	b480      	push	{r7}
  4046d6:	b083      	sub	sp, #12
  4046d8:	af00      	add	r7, sp, #0
  4046da:	6078      	str	r0, [r7, #4]
	return p_spi->SPI_IMR;
  4046dc:	687b      	ldr	r3, [r7, #4]
  4046de:	69db      	ldr	r3, [r3, #28]
}
  4046e0:	4618      	mov	r0, r3
  4046e2:	370c      	adds	r7, #12
  4046e4:	46bd      	mov	sp, r7
  4046e6:	bc80      	pop	{r7}
  4046e8:	4770      	bx	lr
  4046ea:	bf00      	nop

004046ec <ili9225_write_cmd>:
 * \brief Send command to LCD controller.
 *
 * \param uc_cmd command.
 */
static void ili9225_write_cmd(uint8_t uc_cmd)
{
  4046ec:	b590      	push	{r4, r7, lr}
  4046ee:	b083      	sub	sp, #12
  4046f0:	af00      	add	r7, sp, #0
  4046f2:	4603      	mov	r3, r0
  4046f4:	71fb      	strb	r3, [r7, #7]
	/* Configure SPI Chip Select: SPI Mode 0, 8bits */
	spi_set_bits_per_transfer(BOARD_ILI9225_SPI, BOARD_ILI9225_SPI_NPCS, SPI_CSR_BITS_8_BIT);
  4046f6:	2200      	movs	r2, #0
  4046f8:	2102      	movs	r1, #2
  4046fa:	480e      	ldr	r0, [pc, #56]	; (404734 <ili9225_write_cmd+0x48>)
  4046fc:	4b0e      	ldr	r3, [pc, #56]	; (404738 <ili9225_write_cmd+0x4c>)
  4046fe:	4798      	blx	r3
	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);
  404700:	480c      	ldr	r0, [pc, #48]	; (404734 <ili9225_write_cmd+0x48>)
  404702:	4b0e      	ldr	r3, [pc, #56]	; (40473c <ili9225_write_cmd+0x50>)
  404704:	4798      	blx	r3

	/* Transfer cmd */
	gpio_set_pin_low(BOARD_ILI9225_RS_GPIO);
  404706:	201c      	movs	r0, #28
  404708:	4b0d      	ldr	r3, [pc, #52]	; (404740 <ili9225_write_cmd+0x54>)
  40470a:	4798      	blx	r3
	spi_write(BOARD_ILI9225_SPI, uc_cmd, BOARD_ILI9225_SPI_NPCS, 0);
  40470c:	79fb      	ldrb	r3, [r7, #7]
  40470e:	b299      	uxth	r1, r3
  404710:	2300      	movs	r3, #0
  404712:	2202      	movs	r2, #2
  404714:	4807      	ldr	r0, [pc, #28]	; (404734 <ili9225_write_cmd+0x48>)
  404716:	4c0b      	ldr	r4, [pc, #44]	; (404744 <ili9225_write_cmd+0x58>)
  404718:	47a0      	blx	r4

	/* Disable SPI */
	spi_disable(BOARD_ILI9225_SPI);
  40471a:	4806      	ldr	r0, [pc, #24]	; (404734 <ili9225_write_cmd+0x48>)
  40471c:	4b0a      	ldr	r3, [pc, #40]	; (404748 <ili9225_write_cmd+0x5c>)
  40471e:	4798      	blx	r3

	/* Back to the default config: SPI Mode 0, 16bits */
	spi_set_bits_per_transfer(BOARD_ILI9225_SPI, BOARD_ILI9225_SPI_NPCS, SPI_CSR_BITS_16_BIT);
  404720:	2280      	movs	r2, #128	; 0x80
  404722:	2102      	movs	r1, #2
  404724:	4803      	ldr	r0, [pc, #12]	; (404734 <ili9225_write_cmd+0x48>)
  404726:	4b04      	ldr	r3, [pc, #16]	; (404738 <ili9225_write_cmd+0x4c>)
  404728:	4798      	blx	r3
}
  40472a:	bf00      	nop
  40472c:	370c      	adds	r7, #12
  40472e:	46bd      	mov	sp, r7
  404730:	bd90      	pop	{r4, r7, pc}
  404732:	bf00      	nop
  404734:	40008000 	.word	0x40008000
  404738:	00405d59 	.word	0x00405d59
  40473c:	00404651 	.word	0x00404651
  404740:	0040537d 	.word	0x0040537d
  404744:	00405b95 	.word	0x00405b95
  404748:	00404669 	.word	0x00404669

0040474c <ili9225_write_ram_prepare>:

/**
 * \brief Prepare to write GRAM data.
 */
static void ili9225_write_ram_prepare(void)
{
  40474c:	b580      	push	{r7, lr}
  40474e:	af00      	add	r7, sp, #0
	ili9225_write_cmd(ILI9225_GRAM_DATA_REG);
  404750:	2022      	movs	r0, #34	; 0x22
  404752:	4b02      	ldr	r3, [pc, #8]	; (40475c <ili9225_write_ram_prepare+0x10>)
  404754:	4798      	blx	r3
}
  404756:	bf00      	nop
  404758:	bd80      	pop	{r7, pc}
  40475a:	bf00      	nop
  40475c:	004046ed 	.word	0x004046ed

00404760 <ili9225_write_ram>:
 * \brief Write data to LCD GRAM.
 *
 * \param us_data data.
 */
static void ili9225_write_ram(uint16_t us_data)
{
  404760:	b590      	push	{r4, r7, lr}
  404762:	b083      	sub	sp, #12
  404764:	af00      	add	r7, sp, #0
  404766:	4603      	mov	r3, r0
  404768:	80fb      	strh	r3, [r7, #6]
	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);
  40476a:	4809      	ldr	r0, [pc, #36]	; (404790 <ili9225_write_ram+0x30>)
  40476c:	4b09      	ldr	r3, [pc, #36]	; (404794 <ili9225_write_ram+0x34>)
  40476e:	4798      	blx	r3

	/* Transfer data */
	gpio_set_pin_high(BOARD_ILI9225_RS_GPIO);
  404770:	201c      	movs	r0, #28
  404772:	4b09      	ldr	r3, [pc, #36]	; (404798 <ili9225_write_ram+0x38>)
  404774:	4798      	blx	r3
	spi_write(BOARD_ILI9225_SPI, us_data, BOARD_ILI9225_SPI_NPCS, 0);
  404776:	88f9      	ldrh	r1, [r7, #6]
  404778:	2300      	movs	r3, #0
  40477a:	2202      	movs	r2, #2
  40477c:	4804      	ldr	r0, [pc, #16]	; (404790 <ili9225_write_ram+0x30>)
  40477e:	4c07      	ldr	r4, [pc, #28]	; (40479c <ili9225_write_ram+0x3c>)
  404780:	47a0      	blx	r4

	/* Disable SPI */
	spi_disable(BOARD_ILI9225_SPI);
  404782:	4803      	ldr	r0, [pc, #12]	; (404790 <ili9225_write_ram+0x30>)
  404784:	4b06      	ldr	r3, [pc, #24]	; (4047a0 <ili9225_write_ram+0x40>)
  404786:	4798      	blx	r3
}
  404788:	bf00      	nop
  40478a:	370c      	adds	r7, #12
  40478c:	46bd      	mov	sp, r7
  40478e:	bd90      	pop	{r4, r7, pc}
  404790:	40008000 	.word	0x40008000
  404794:	00404651 	.word	0x00404651
  404798:	0040534d 	.word	0x0040534d
  40479c:	00405b95 	.word	0x00405b95
  4047a0:	00404669 	.word	0x00404669

004047a4 <ili9225_write_ram_buffer>:
 *
 * \param p_us_buf data buffer.
 * \param ul_size size in pixels.
 */
static void ili9225_write_ram_buffer(const ili9225_color_t *p_us_buf, uint32_t ul_size)
{
  4047a4:	b590      	push	{r4, r7, lr}
  4047a6:	b085      	sub	sp, #20
  4047a8:	af00      	add	r7, sp, #0
  4047aa:	6078      	str	r0, [r7, #4]
  4047ac:	6039      	str	r1, [r7, #0]
	volatile uint32_t i;
	if (ul_size == 0)
  4047ae:	683b      	ldr	r3, [r7, #0]
  4047b0:	2b00      	cmp	r3, #0
  4047b2:	d01d      	beq.n	4047f0 <ili9225_write_ram_buffer+0x4c>
		return;

	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);
  4047b4:	4810      	ldr	r0, [pc, #64]	; (4047f8 <ili9225_write_ram_buffer+0x54>)
  4047b6:	4b11      	ldr	r3, [pc, #68]	; (4047fc <ili9225_write_ram_buffer+0x58>)
  4047b8:	4798      	blx	r3

	/* Transfer data */
	gpio_set_pin_high(BOARD_ILI9225_RS_GPIO);
  4047ba:	201c      	movs	r0, #28
  4047bc:	4b10      	ldr	r3, [pc, #64]	; (404800 <ili9225_write_ram_buffer+0x5c>)
  4047be:	4798      	blx	r3
	for(i = 0; i < ul_size; i++){
  4047c0:	2300      	movs	r3, #0
  4047c2:	60fb      	str	r3, [r7, #12]
  4047c4:	e00c      	b.n	4047e0 <ili9225_write_ram_buffer+0x3c>
		spi_write(BOARD_ILI9225_SPI, p_us_buf[i], BOARD_ILI9225_SPI_NPCS, 0);
  4047c6:	68fb      	ldr	r3, [r7, #12]
  4047c8:	005b      	lsls	r3, r3, #1
  4047ca:	687a      	ldr	r2, [r7, #4]
  4047cc:	4413      	add	r3, r2
  4047ce:	8819      	ldrh	r1, [r3, #0]
  4047d0:	2300      	movs	r3, #0
  4047d2:	2202      	movs	r2, #2
  4047d4:	4808      	ldr	r0, [pc, #32]	; (4047f8 <ili9225_write_ram_buffer+0x54>)
  4047d6:	4c0b      	ldr	r4, [pc, #44]	; (404804 <ili9225_write_ram_buffer+0x60>)
  4047d8:	47a0      	blx	r4
	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);

	/* Transfer data */
	gpio_set_pin_high(BOARD_ILI9225_RS_GPIO);
	for(i = 0; i < ul_size; i++){
  4047da:	68fb      	ldr	r3, [r7, #12]
  4047dc:	3301      	adds	r3, #1
  4047de:	60fb      	str	r3, [r7, #12]
  4047e0:	68fa      	ldr	r2, [r7, #12]
  4047e2:	683b      	ldr	r3, [r7, #0]
  4047e4:	429a      	cmp	r2, r3
  4047e6:	d3ee      	bcc.n	4047c6 <ili9225_write_ram_buffer+0x22>
		spi_write(BOARD_ILI9225_SPI, p_us_buf[i], BOARD_ILI9225_SPI_NPCS, 0);
	}

	spi_disable(BOARD_ILI9225_SPI);
  4047e8:	4803      	ldr	r0, [pc, #12]	; (4047f8 <ili9225_write_ram_buffer+0x54>)
  4047ea:	4b07      	ldr	r3, [pc, #28]	; (404808 <ili9225_write_ram_buffer+0x64>)
  4047ec:	4798      	blx	r3
  4047ee:	e000      	b.n	4047f2 <ili9225_write_ram_buffer+0x4e>
 */
static void ili9225_write_ram_buffer(const ili9225_color_t *p_us_buf, uint32_t ul_size)
{
	volatile uint32_t i;
	if (ul_size == 0)
		return;
  4047f0:	bf00      	nop
	for(i = 0; i < ul_size; i++){
		spi_write(BOARD_ILI9225_SPI, p_us_buf[i], BOARD_ILI9225_SPI_NPCS, 0);
	}

	spi_disable(BOARD_ILI9225_SPI);
}
  4047f2:	3714      	adds	r7, #20
  4047f4:	46bd      	mov	sp, r7
  4047f6:	bd90      	pop	{r4, r7, pc}
  4047f8:	40008000 	.word	0x40008000
  4047fc:	00404651 	.word	0x00404651
  404800:	0040534d 	.word	0x0040534d
  404804:	00405b95 	.word	0x00405b95
  404808:	00404669 	.word	0x00404669

0040480c <ili9225_write_register>:
 *
 * \param uc_reg register address.
 * \param us_data data to be written.
 */
static void ili9225_write_register(uint8_t uc_reg, ili9225_color_t us_data)
{
  40480c:	b580      	push	{r7, lr}
  40480e:	b082      	sub	sp, #8
  404810:	af00      	add	r7, sp, #0
  404812:	4603      	mov	r3, r0
  404814:	460a      	mov	r2, r1
  404816:	71fb      	strb	r3, [r7, #7]
  404818:	4613      	mov	r3, r2
  40481a:	80bb      	strh	r3, [r7, #4]
	ili9225_write_cmd(uc_reg);
  40481c:	79fb      	ldrb	r3, [r7, #7]
  40481e:	4618      	mov	r0, r3
  404820:	4b04      	ldr	r3, [pc, #16]	; (404834 <ili9225_write_register+0x28>)
  404822:	4798      	blx	r3
	ili9225_write_ram(us_data);
  404824:	88bb      	ldrh	r3, [r7, #4]
  404826:	4618      	mov	r0, r3
  404828:	4b03      	ldr	r3, [pc, #12]	; (404838 <ili9225_write_register+0x2c>)
  40482a:	4798      	blx	r3
}
  40482c:	bf00      	nop
  40482e:	3708      	adds	r7, #8
  404830:	46bd      	mov	sp, r7
  404832:	bd80      	pop	{r7, pc}
  404834:	004046ed 	.word	0x004046ed
  404838:	00404761 	.word	0x00404761

0040483c <ili9225_delay>:

/**
 * \brief Delay function.
 */
static void ili9225_delay(uint32_t ul_ms)
{
  40483c:	b480      	push	{r7}
  40483e:	b085      	sub	sp, #20
  404840:	af00      	add	r7, sp, #0
  404842:	6078      	str	r0, [r7, #4]
	volatile uint32_t i;

	for(i = 0; i < ul_ms; i++) {
  404844:	2300      	movs	r3, #0
  404846:	60fb      	str	r3, [r7, #12]
  404848:	e00c      	b.n	404864 <ili9225_delay+0x28>
		for(i = 0; i < 100000; i++) {
  40484a:	2300      	movs	r3, #0
  40484c:	60fb      	str	r3, [r7, #12]
  40484e:	e002      	b.n	404856 <ili9225_delay+0x1a>
  404850:	68fb      	ldr	r3, [r7, #12]
  404852:	3301      	adds	r3, #1
  404854:	60fb      	str	r3, [r7, #12]
  404856:	68fb      	ldr	r3, [r7, #12]
  404858:	4a07      	ldr	r2, [pc, #28]	; (404878 <ili9225_delay+0x3c>)
  40485a:	4293      	cmp	r3, r2
  40485c:	d9f8      	bls.n	404850 <ili9225_delay+0x14>
 */
static void ili9225_delay(uint32_t ul_ms)
{
	volatile uint32_t i;

	for(i = 0; i < ul_ms; i++) {
  40485e:	68fb      	ldr	r3, [r7, #12]
  404860:	3301      	adds	r3, #1
  404862:	60fb      	str	r3, [r7, #12]
  404864:	68fa      	ldr	r2, [r7, #12]
  404866:	687b      	ldr	r3, [r7, #4]
  404868:	429a      	cmp	r2, r3
  40486a:	d3ee      	bcc.n	40484a <ili9225_delay+0xe>
		for(i = 0; i < 100000; i++) {
		}
	}
}
  40486c:	bf00      	nop
  40486e:	3714      	adds	r7, #20
  404870:	46bd      	mov	sp, r7
  404872:	bc80      	pop	{r7}
  404874:	4770      	bx	lr
  404876:	bf00      	nop
  404878:	0001869f 	.word	0x0001869f

0040487c <ili9225_check_box_coordinates>:
 * \param p_ul_x2 X coordinate of lower-right corner on LCD.
 * \param p_ul_y2 Y coordinate of lower-right corner on LCD.
 */
static void ili9225_check_box_coordinates(uint32_t *p_ul_x1, uint32_t *p_ul_y1,
		uint32_t *p_ul_x2, uint32_t *p_ul_y2)
{
  40487c:	b480      	push	{r7}
  40487e:	b087      	sub	sp, #28
  404880:	af00      	add	r7, sp, #0
  404882:	60f8      	str	r0, [r7, #12]
  404884:	60b9      	str	r1, [r7, #8]
  404886:	607a      	str	r2, [r7, #4]
  404888:	603b      	str	r3, [r7, #0]
	uint32_t ul;

	if (*p_ul_x1 >= ILI9225_LCD_WIDTH) {
  40488a:	68fb      	ldr	r3, [r7, #12]
  40488c:	681b      	ldr	r3, [r3, #0]
  40488e:	2baf      	cmp	r3, #175	; 0xaf
  404890:	d902      	bls.n	404898 <ili9225_check_box_coordinates+0x1c>
		*p_ul_x1 = ILI9225_LCD_WIDTH - 1;
  404892:	68fb      	ldr	r3, [r7, #12]
  404894:	22af      	movs	r2, #175	; 0xaf
  404896:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_x2 >= ILI9225_LCD_WIDTH) {
  404898:	687b      	ldr	r3, [r7, #4]
  40489a:	681b      	ldr	r3, [r3, #0]
  40489c:	2baf      	cmp	r3, #175	; 0xaf
  40489e:	d902      	bls.n	4048a6 <ili9225_check_box_coordinates+0x2a>
		*p_ul_x2 = ILI9225_LCD_WIDTH - 1;
  4048a0:	687b      	ldr	r3, [r7, #4]
  4048a2:	22af      	movs	r2, #175	; 0xaf
  4048a4:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_y1 >= ILI9225_LCD_HEIGHT) {
  4048a6:	68bb      	ldr	r3, [r7, #8]
  4048a8:	681b      	ldr	r3, [r3, #0]
  4048aa:	2bdb      	cmp	r3, #219	; 0xdb
  4048ac:	d902      	bls.n	4048b4 <ili9225_check_box_coordinates+0x38>
		*p_ul_y1 = ILI9225_LCD_HEIGHT - 1;
  4048ae:	68bb      	ldr	r3, [r7, #8]
  4048b0:	22db      	movs	r2, #219	; 0xdb
  4048b2:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_y2 >= ILI9225_LCD_HEIGHT) {
  4048b4:	683b      	ldr	r3, [r7, #0]
  4048b6:	681b      	ldr	r3, [r3, #0]
  4048b8:	2bdb      	cmp	r3, #219	; 0xdb
  4048ba:	d902      	bls.n	4048c2 <ili9225_check_box_coordinates+0x46>
		*p_ul_y2 = ILI9225_LCD_HEIGHT - 1;
  4048bc:	683b      	ldr	r3, [r7, #0]
  4048be:	22db      	movs	r2, #219	; 0xdb
  4048c0:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_x1 > *p_ul_x2) {
  4048c2:	68fb      	ldr	r3, [r7, #12]
  4048c4:	681a      	ldr	r2, [r3, #0]
  4048c6:	687b      	ldr	r3, [r7, #4]
  4048c8:	681b      	ldr	r3, [r3, #0]
  4048ca:	429a      	cmp	r2, r3
  4048cc:	d909      	bls.n	4048e2 <ili9225_check_box_coordinates+0x66>
		ul = *p_ul_x1;
  4048ce:	68fb      	ldr	r3, [r7, #12]
  4048d0:	681b      	ldr	r3, [r3, #0]
  4048d2:	617b      	str	r3, [r7, #20]
		*p_ul_x1 = *p_ul_x2;
  4048d4:	687b      	ldr	r3, [r7, #4]
  4048d6:	681a      	ldr	r2, [r3, #0]
  4048d8:	68fb      	ldr	r3, [r7, #12]
  4048da:	601a      	str	r2, [r3, #0]
		*p_ul_x2 = ul;
  4048dc:	687b      	ldr	r3, [r7, #4]
  4048de:	697a      	ldr	r2, [r7, #20]
  4048e0:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_y1 > *p_ul_y2) {
  4048e2:	68bb      	ldr	r3, [r7, #8]
  4048e4:	681a      	ldr	r2, [r3, #0]
  4048e6:	683b      	ldr	r3, [r7, #0]
  4048e8:	681b      	ldr	r3, [r3, #0]
  4048ea:	429a      	cmp	r2, r3
  4048ec:	d909      	bls.n	404902 <ili9225_check_box_coordinates+0x86>
		ul = *p_ul_y1;
  4048ee:	68bb      	ldr	r3, [r7, #8]
  4048f0:	681b      	ldr	r3, [r3, #0]
  4048f2:	617b      	str	r3, [r7, #20]
		*p_ul_y1 = *p_ul_y2;
  4048f4:	683b      	ldr	r3, [r7, #0]
  4048f6:	681a      	ldr	r2, [r3, #0]
  4048f8:	68bb      	ldr	r3, [r7, #8]
  4048fa:	601a      	str	r2, [r3, #0]
		*p_ul_y2 = ul;
  4048fc:	683b      	ldr	r3, [r7, #0]
  4048fe:	697a      	ldr	r2, [r7, #20]
  404900:	601a      	str	r2, [r3, #0]
	}
}
  404902:	bf00      	nop
  404904:	371c      	adds	r7, #28
  404906:	46bd      	mov	sp, r7
  404908:	bc80      	pop	{r7}
  40490a:	4770      	bx	lr

0040490c <ili9225_init>:
 * \param p_opt pointer to ILI9225 option structure.
 *
 * \return 0 if initialization succeeds, otherwise fails.
 */
uint32_t ili9225_init(struct ili9225_opt_t *p_opt)
{
  40490c:	b590      	push	{r4, r7, lr}
  40490e:	b087      	sub	sp, #28
  404910:	af02      	add	r7, sp, #8
  404912:	6078      	str	r0, [r7, #4]
	struct spi_device ILI9225_SPI_DEVICE = {
  404914:	2302      	movs	r3, #2
  404916:	60fb      	str	r3, [r7, #12]
		// Board specific chip select configuration
		.id = BOARD_ILI9225_SPI_NPCS
	};

	/* Reset LCD module */
	gpio_set_pin_high(BOARD_ILI9225_RSTN_GPIO);
  404918:	201d      	movs	r0, #29
  40491a:	4b77      	ldr	r3, [pc, #476]	; (404af8 <ili9225_init+0x1ec>)
  40491c:	4798      	blx	r3
	ili9225_delay(2); /* wait for at least 2ms */
  40491e:	2002      	movs	r0, #2
  404920:	4b76      	ldr	r3, [pc, #472]	; (404afc <ili9225_init+0x1f0>)
  404922:	4798      	blx	r3

	gpio_set_pin_low(BOARD_ILI9225_RSTN_GPIO);
  404924:	201d      	movs	r0, #29
  404926:	4b76      	ldr	r3, [pc, #472]	; (404b00 <ili9225_init+0x1f4>)
  404928:	4798      	blx	r3
	ili9225_delay(20); /* wait for at least 20ms */
  40492a:	2014      	movs	r0, #20
  40492c:	4b73      	ldr	r3, [pc, #460]	; (404afc <ili9225_init+0x1f0>)
  40492e:	4798      	blx	r3

	gpio_set_pin_high(BOARD_ILI9225_RSTN_GPIO);
  404930:	201d      	movs	r0, #29
  404932:	4b71      	ldr	r3, [pc, #452]	; (404af8 <ili9225_init+0x1ec>)
  404934:	4798      	blx	r3
	ili9225_delay(50); /* wait for at least 50ms */
  404936:	2032      	movs	r0, #50	; 0x32
  404938:	4b70      	ldr	r3, [pc, #448]	; (404afc <ili9225_init+0x1f0>)
  40493a:	4798      	blx	r3

	/* Finish current transfer and reset SPI */
	spi_disable(BOARD_ILI9225_SPI);
  40493c:	4871      	ldr	r0, [pc, #452]	; (404b04 <ili9225_init+0x1f8>)
  40493e:	4b72      	ldr	r3, [pc, #456]	; (404b08 <ili9225_init+0x1fc>)
  404940:	4798      	blx	r3
	spi_reset(BOARD_ILI9225_SPI);
  404942:	4870      	ldr	r0, [pc, #448]	; (404b04 <ili9225_init+0x1f8>)
  404944:	4b71      	ldr	r3, [pc, #452]	; (404b0c <ili9225_init+0x200>)
  404946:	4798      	blx	r3
	spi_set_lastxfer(BOARD_ILI9225_SPI);
  404948:	486e      	ldr	r0, [pc, #440]	; (404b04 <ili9225_init+0x1f8>)
  40494a:	4b71      	ldr	r3, [pc, #452]	; (404b10 <ili9225_init+0x204>)
  40494c:	4798      	blx	r3

	/* Enable Interrupt */
	NVIC_DisableIRQ(BOARD_ILI9225_SPI_IRQN);
  40494e:	2015      	movs	r0, #21
  404950:	4b70      	ldr	r3, [pc, #448]	; (404b14 <ili9225_init+0x208>)
  404952:	4798      	blx	r3
	NVIC_ClearPendingIRQ(BOARD_ILI9225_SPI_IRQN);
  404954:	2015      	movs	r0, #21
  404956:	4b70      	ldr	r3, [pc, #448]	; (404b18 <ili9225_init+0x20c>)
  404958:	4798      	blx	r3
	NVIC_SetPriority(BOARD_ILI9225_SPI_IRQN, 0);
  40495a:	2100      	movs	r1, #0
  40495c:	2015      	movs	r0, #21
  40495e:	4b6f      	ldr	r3, [pc, #444]	; (404b1c <ili9225_init+0x210>)
  404960:	4798      	blx	r3
	NVIC_EnableIRQ(BOARD_ILI9225_SPI_IRQN);
  404962:	2015      	movs	r0, #21
  404964:	4b6e      	ldr	r3, [pc, #440]	; (404b20 <ili9225_init+0x214>)
  404966:	4798      	blx	r3

	/* Init, select and configure the chip */
	spi_master_init(BOARD_ILI9225_SPI);
  404968:	4866      	ldr	r0, [pc, #408]	; (404b04 <ili9225_init+0x1f8>)
  40496a:	4b6e      	ldr	r3, [pc, #440]	; (404b24 <ili9225_init+0x218>)
  40496c:	4798      	blx	r3
	spi_master_setup_device(BOARD_ILI9225_SPI, &ILI9225_SPI_DEVICE, SPI_MODE_0, ILI9225_SPI_BAUDRATE, 0);
  40496e:	f107 010c 	add.w	r1, r7, #12
  404972:	2300      	movs	r3, #0
  404974:	9300      	str	r3, [sp, #0]
  404976:	4b6c      	ldr	r3, [pc, #432]	; (404b28 <ili9225_init+0x21c>)
  404978:	2200      	movs	r2, #0
  40497a:	4862      	ldr	r0, [pc, #392]	; (404b04 <ili9225_init+0x1f8>)
  40497c:	4c6b      	ldr	r4, [pc, #428]	; (404b2c <ili9225_init+0x220>)
  40497e:	47a0      	blx	r4
	spi_select_device(BOARD_ILI9225_SPI, &ILI9225_SPI_DEVICE);
  404980:	f107 030c 	add.w	r3, r7, #12
  404984:	4619      	mov	r1, r3
  404986:	485f      	ldr	r0, [pc, #380]	; (404b04 <ili9225_init+0x1f8>)
  404988:	4b69      	ldr	r3, [pc, #420]	; (404b30 <ili9225_init+0x224>)
  40498a:	4798      	blx	r3

	/* Enable the SPI peripheral */
	spi_enable(BOARD_ILI9225_SPI);
  40498c:	485d      	ldr	r0, [pc, #372]	; (404b04 <ili9225_init+0x1f8>)
  40498e:	4b69      	ldr	r3, [pc, #420]	; (404b34 <ili9225_init+0x228>)
  404990:	4798      	blx	r3
	spi_enable_interrupt(BOARD_ILI9225_SPI, SPI_IER_RDRF);
  404992:	2101      	movs	r1, #1
  404994:	485b      	ldr	r0, [pc, #364]	; (404b04 <ili9225_init+0x1f8>)
  404996:	4b68      	ldr	r3, [pc, #416]	; (404b38 <ili9225_init+0x22c>)
  404998:	4798      	blx	r3

	/* Turn off LCD */
	ili9225_display_off();
  40499a:	4b68      	ldr	r3, [pc, #416]	; (404b3c <ili9225_init+0x230>)
  40499c:	4798      	blx	r3

	/* Start Initial Sequence */
	/* Set SS bit and direction output from S528 to S1 */
	ili9225_write_register(ILI9225_DRIVER_OUTPUT_CTRL, ILI9225_DRIVER_OUTPUT_CTRL_SS |
  40499e:	f44f 718e 	mov.w	r1, #284	; 0x11c
  4049a2:	2001      	movs	r0, #1
  4049a4:	4b66      	ldr	r3, [pc, #408]	; (404b40 <ili9225_init+0x234>)
  4049a6:	4798      	blx	r3
			ILI9225_DRIVER_OUTPUT_CTRL_NL(0x1c));
	/* Set 1 line inversion */
	ili9225_write_register(ILI9225_LCD_AC_DRIVING_CTRL, ILI9225_LCD_AC_DRIVING_CTRL_INV(0x01));
  4049a8:	f44f 7180 	mov.w	r1, #256	; 0x100
  4049ac:	2002      	movs	r0, #2
  4049ae:	4b64      	ldr	r3, [pc, #400]	; (404b40 <ili9225_init+0x234>)
  4049b0:	4798      	blx	r3
	/* Set GRAM write direction to horizontal */
	ili9225_write_register(ILI9225_ENTRY_MODE, ILI9225_ENTRY_MODE_BGR | ILI9225_ENTRY_MODE_ID(0x03));
  4049b2:	f241 0130 	movw	r1, #4144	; 0x1030
  4049b6:	2003      	movs	r0, #3
  4049b8:	4b61      	ldr	r3, [pc, #388]	; (404b40 <ili9225_init+0x234>)
  4049ba:	4798      	blx	r3
	/* Set BP and FP */
	ili9225_write_register(ILI9225_BLANK_PERIOD_CTRL1, ILI9225_BLANK_PERIOD_CTRL1_BP(0x08) |
  4049bc:	f640 0108 	movw	r1, #2056	; 0x808
  4049c0:	2008      	movs	r0, #8
  4049c2:	4b5f      	ldr	r3, [pc, #380]	; (404b40 <ili9225_init+0x234>)
  4049c4:	4798      	blx	r3
			ILI9225_BLANK_PERIOD_CTRL1_FP(0x08));
	/* RGB Input Interface Control:16-bit RGB interface */
	ili9225_write_register(ILI9225_INTERFACE_CTRL, ILI9225_INTERFACE_CTRL_RIM(0x01));
  4049c6:	2101      	movs	r1, #1
  4049c8:	200c      	movs	r0, #12
  4049ca:	4b5d      	ldr	r3, [pc, #372]	; (404b40 <ili9225_init+0x234>)
  4049cc:	4798      	blx	r3
	/* Set frame rate: 83Hz */
	ili9225_write_register(ILI9225_OSC_CTRL, ILI9225_OSC_CTRL_ON | ILI9225_OSC_CTRL_FOSC(0x0a));
  4049ce:	f640 2101 	movw	r1, #2561	; 0xa01
  4049d2:	200f      	movs	r0, #15
  4049d4:	4b5a      	ldr	r3, [pc, #360]	; (404b40 <ili9225_init+0x234>)
  4049d6:	4798      	blx	r3
	/* Set GRAM Address */
	ili9225_write_register(ILI9225_RAM_ADDR_SET1, ILI9225_RAM_ADDR_SET1_AD(ILI9225_LCD_WIDTH));
  4049d8:	21b0      	movs	r1, #176	; 0xb0
  4049da:	2020      	movs	r0, #32
  4049dc:	4b58      	ldr	r3, [pc, #352]	; (404b40 <ili9225_init+0x234>)
  4049de:	4798      	blx	r3
	/* Set GRAM Address */
	ili9225_write_register(ILI9225_RAM_ADDR_SET2, ILI9225_RAM_ADDR_SET2_AD(ILI9225_LCD_HEIGHT));
  4049e0:	21dc      	movs	r1, #220	; 0xdc
  4049e2:	2021      	movs	r0, #33	; 0x21
  4049e4:	4b56      	ldr	r3, [pc, #344]	; (404b40 <ili9225_init+0x234>)
  4049e6:	4798      	blx	r3

	/* Power on sequence */
	/* Set the driving capability of source driver and disable standby */
	ili9225_write_register(ILI9225_POWER_CTRL1, ILI9225_POWER_CTRL1_SAP(0x0A));
  4049e8:	f44f 6120 	mov.w	r1, #2560	; 0xa00
  4049ec:	2010      	movs	r0, #16
  4049ee:	4b54      	ldr	r3, [pc, #336]	; (404b40 <ili9225_init+0x234>)
  4049f0:	4798      	blx	r3
	/* Control the booster circuit and set VCI1 voltage */
	ili9225_write_register(ILI9225_POWER_CTRL2, ILI9225_POWER_CTRL2_APON | ILI9225_POWER_CTRL2_AON |
  4049f2:	f241 0138 	movw	r1, #4152	; 0x1038
  4049f6:	2011      	movs	r0, #17
  4049f8:	4b51      	ldr	r3, [pc, #324]	; (404b40 <ili9225_init+0x234>)
  4049fa:	4798      	blx	r3
			ILI9225_POWER_CTRL2_VCI1 | ILI9225_POWER_CTRL2_VC(0x08));
	ili9225_delay(50); /* Wait for at least 50ms */
  4049fc:	2032      	movs	r0, #50	; 0x32
  4049fe:	4b3f      	ldr	r3, [pc, #252]	; (404afc <ili9225_init+0x1f0>)
  404a00:	4798      	blx	r3

	/* Select the output factor and operating frequency of step-up circuit */
	ili9225_write_register(ILI9225_POWER_CTRL3, ILI9225_POWER_CTRL3_BT(0x01) |
  404a02:	f241 1121 	movw	r1, #4385	; 0x1121
  404a06:	2012      	movs	r0, #18
  404a08:	4b4d      	ldr	r3, [pc, #308]	; (404b40 <ili9225_init+0x234>)
  404a0a:	4798      	blx	r3
			ILI9225_POWER_CTRL3_DC1(0x01) | ILI9225_POWER_CTRL3_DC2(0x02) |
			ILI9225_POWER_CTRL3_DC3(0x01));
	/* Set the amplifying factor of the GVDD voltage */
	ili9225_write_register(ILI9225_POWER_CTRL4, ILI9225_POWER_CTRL4_GVD(0x4e));
  404a0c:	214e      	movs	r1, #78	; 0x4e
  404a0e:	2013      	movs	r0, #19
  404a10:	4b4b      	ldr	r3, [pc, #300]	; (404b40 <ili9225_init+0x234>)
  404a12:	4798      	blx	r3
	/* Set the VCOMH voltage and the alternating amplitudes of VCOM */
	ili9225_write_register(ILI9225_POWER_CTRL5, ILI9225_POWER_CTRL5_VCM(0x67) |
  404a14:	f246 716f 	movw	r1, #26479	; 0x676f
  404a18:	2014      	movs	r0, #20
  404a1a:	4b49      	ldr	r3, [pc, #292]	; (404b40 <ili9225_init+0x234>)
  404a1c:	4798      	blx	r3
			ILI9225_POWER_CTRL5_VML(0x6f));

	/* Set GRAM area */
	ili9225_write_register(ILI9225_GATE_SCAN_CTRL, 0x0000);
  404a1e:	2100      	movs	r1, #0
  404a20:	2030      	movs	r0, #48	; 0x30
  404a22:	4b47      	ldr	r3, [pc, #284]	; (404b40 <ili9225_init+0x234>)
  404a24:	4798      	blx	r3
	ili9225_write_register(ILI9225_VERTICAL_SCROLL_CTRL1,
  404a26:	21db      	movs	r1, #219	; 0xdb
  404a28:	2031      	movs	r0, #49	; 0x31
  404a2a:	4b45      	ldr	r3, [pc, #276]	; (404b40 <ili9225_init+0x234>)
  404a2c:	4798      	blx	r3
			ILI9225_VERTICAL_SCROLL_CTRL1_SEA(0xDB));
	ili9225_write_register(ILI9225_VERTICAL_SCROLL_CTRL2, 0x0000);
  404a2e:	2100      	movs	r1, #0
  404a30:	2032      	movs	r0, #50	; 0x32
  404a32:	4b43      	ldr	r3, [pc, #268]	; (404b40 <ili9225_init+0x234>)
  404a34:	4798      	blx	r3
	ili9225_write_register(ILI9225_VERTICAL_SCROLL_CTRL3, 0x0000);
  404a36:	2100      	movs	r1, #0
  404a38:	2033      	movs	r0, #51	; 0x33
  404a3a:	4b41      	ldr	r3, [pc, #260]	; (404b40 <ili9225_init+0x234>)
  404a3c:	4798      	blx	r3
	ili9225_write_register(ILI9225_PARTIAL_DRIVING_POS1,
  404a3e:	21db      	movs	r1, #219	; 0xdb
  404a40:	2034      	movs	r0, #52	; 0x34
  404a42:	4b3f      	ldr	r3, [pc, #252]	; (404b40 <ili9225_init+0x234>)
  404a44:	4798      	blx	r3
			ILI9225_PARTIAL_DRIVING_POS1_SE1(0xDB));
	ili9225_write_register(ILI9225_PARTIAL_DRIVING_POS2, 0x0000);
  404a46:	2100      	movs	r1, #0
  404a48:	2035      	movs	r0, #53	; 0x35
  404a4a:	4b3d      	ldr	r3, [pc, #244]	; (404b40 <ili9225_init+0x234>)
  404a4c:	4798      	blx	r3
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR1,
  404a4e:	21b0      	movs	r1, #176	; 0xb0
  404a50:	2036      	movs	r0, #54	; 0x36
  404a52:	4b3b      	ldr	r3, [pc, #236]	; (404b40 <ili9225_init+0x234>)
  404a54:	4798      	blx	r3
			ILI9225_HORIZONTAL_WINDOW_ADDR1_HEA(ILI9225_LCD_WIDTH));
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR2, 0x0000);
  404a56:	2100      	movs	r1, #0
  404a58:	2037      	movs	r0, #55	; 0x37
  404a5a:	4b39      	ldr	r3, [pc, #228]	; (404b40 <ili9225_init+0x234>)
  404a5c:	4798      	blx	r3
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR1,
  404a5e:	21dc      	movs	r1, #220	; 0xdc
  404a60:	2038      	movs	r0, #56	; 0x38
  404a62:	4b37      	ldr	r3, [pc, #220]	; (404b40 <ili9225_init+0x234>)
  404a64:	4798      	blx	r3
			ILI9225_VERTICAL_WINDOW_ADDR1_VEA(ILI9225_LCD_HEIGHT));
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR2, 0x0000);
  404a66:	2100      	movs	r1, #0
  404a68:	2039      	movs	r0, #57	; 0x39
  404a6a:	4b35      	ldr	r3, [pc, #212]	; (404b40 <ili9225_init+0x234>)
  404a6c:	4798      	blx	r3

	/* Set GAMMA curve */
	ili9225_write_register(ILI9225_GAMMA_CTRL1, 0x0000);
  404a6e:	2100      	movs	r1, #0
  404a70:	2050      	movs	r0, #80	; 0x50
  404a72:	4b33      	ldr	r3, [pc, #204]	; (404b40 <ili9225_init+0x234>)
  404a74:	4798      	blx	r3
	ili9225_write_register(ILI9225_GAMMA_CTRL2, ILI9225_GAMMA_CTRL2_KP3(0x06) |
  404a76:	f240 610a 	movw	r1, #1546	; 0x60a
  404a7a:	2051      	movs	r0, #81	; 0x51
  404a7c:	4b30      	ldr	r3, [pc, #192]	; (404b40 <ili9225_init+0x234>)
  404a7e:	4798      	blx	r3
			ILI9225_GAMMA_CTRL2_KP2(0x0A));
	ili9225_write_register(ILI9225_GAMMA_CTRL3, ILI9225_GAMMA_CTRL3_KP5(0x0D) |
  404a80:	f640 510a 	movw	r1, #3338	; 0xd0a
  404a84:	2052      	movs	r0, #82	; 0x52
  404a86:	4b2e      	ldr	r3, [pc, #184]	; (404b40 <ili9225_init+0x234>)
  404a88:	4798      	blx	r3
			ILI9225_GAMMA_CTRL3_KP4(0x0A));
	ili9225_write_register(ILI9225_GAMMA_CTRL4, ILI9225_GAMMA_CTRL4_RP1(0x03) |
  404a8a:	f240 3103 	movw	r1, #771	; 0x303
  404a8e:	2053      	movs	r0, #83	; 0x53
  404a90:	4b2b      	ldr	r3, [pc, #172]	; (404b40 <ili9225_init+0x234>)
  404a92:	4798      	blx	r3
			ILI9225_GAMMA_CTRL4_RP0(0x03));
	ili9225_write_register(ILI9225_GAMMA_CTRL5, ILI9225_GAMMA_CTRL5_KN1(0x0A) |
  404a94:	f640 210d 	movw	r1, #2573	; 0xa0d
  404a98:	2054      	movs	r0, #84	; 0x54
  404a9a:	4b29      	ldr	r3, [pc, #164]	; (404b40 <ili9225_init+0x234>)
  404a9c:	4798      	blx	r3
			ILI9225_GAMMA_CTRL5_KN0(0x0D));
	ili9225_write_register(ILI9225_GAMMA_CTRL6, ILI9225_GAMMA_CTRL6_KN3(0x0A) |
  404a9e:	f640 2106 	movw	r1, #2566	; 0xa06
  404aa2:	2055      	movs	r0, #85	; 0x55
  404aa4:	4b26      	ldr	r3, [pc, #152]	; (404b40 <ili9225_init+0x234>)
  404aa6:	4798      	blx	r3
			ILI9225_GAMMA_CTRL6_KN2(0x06));
	ili9225_write_register(ILI9225_GAMMA_CTRL7, 0x0000);
  404aa8:	2100      	movs	r1, #0
  404aaa:	2056      	movs	r0, #86	; 0x56
  404aac:	4b24      	ldr	r3, [pc, #144]	; (404b40 <ili9225_init+0x234>)
  404aae:	4798      	blx	r3
	ili9225_write_register(ILI9225_GAMMA_CTRL8, ILI9225_GAMMA_CTRL8_RN1(0x03) |
  404ab0:	f240 3103 	movw	r1, #771	; 0x303
  404ab4:	2057      	movs	r0, #87	; 0x57
  404ab6:	4b22      	ldr	r3, [pc, #136]	; (404b40 <ili9225_init+0x234>)
  404ab8:	4798      	blx	r3
			ILI9225_GAMMA_CTRL8_RN0(0x03));
	ili9225_write_register(ILI9225_GAMMA_CTRL9, 0x0000);
  404aba:	2100      	movs	r1, #0
  404abc:	2058      	movs	r0, #88	; 0x58
  404abe:	4b20      	ldr	r3, [pc, #128]	; (404b40 <ili9225_init+0x234>)
  404ac0:	4798      	blx	r3
	ili9225_write_register(ILI9225_GAMMA_CTRL10, 0x0000);
  404ac2:	2100      	movs	r1, #0
  404ac4:	2059      	movs	r0, #89	; 0x59
  404ac6:	4b1e      	ldr	r3, [pc, #120]	; (404b40 <ili9225_init+0x234>)
  404ac8:	4798      	blx	r3

	/* Initialize display setting */
	ili9225_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  404aca:	687b      	ldr	r3, [r7, #4]
  404acc:	681a      	ldr	r2, [r3, #0]
  404ace:	687b      	ldr	r3, [r7, #4]
  404ad0:	685b      	ldr	r3, [r3, #4]
  404ad2:	2100      	movs	r1, #0
  404ad4:	2000      	movs	r0, #0
  404ad6:	4c1b      	ldr	r4, [pc, #108]	; (404b44 <ili9225_init+0x238>)
  404ad8:	47a0      	blx	r4
	ili9225_set_foreground_color(p_opt->foreground_color);
  404ada:	687b      	ldr	r3, [r7, #4]
  404adc:	689b      	ldr	r3, [r3, #8]
  404ade:	4618      	mov	r0, r3
  404ae0:	4b19      	ldr	r3, [pc, #100]	; (404b48 <ili9225_init+0x23c>)
  404ae2:	4798      	blx	r3
	ili9225_set_cursor_position(0, 0);
  404ae4:	2100      	movs	r1, #0
  404ae6:	2000      	movs	r0, #0
  404ae8:	4b18      	ldr	r3, [pc, #96]	; (404b4c <ili9225_init+0x240>)
  404aea:	4798      	blx	r3
	return 0;
  404aec:	2300      	movs	r3, #0
}
  404aee:	4618      	mov	r0, r3
  404af0:	3714      	adds	r7, #20
  404af2:	46bd      	mov	sp, r7
  404af4:	bd90      	pop	{r4, r7, pc}
  404af6:	bf00      	nop
  404af8:	0040534d 	.word	0x0040534d
  404afc:	0040483d 	.word	0x0040483d
  404b00:	0040537d 	.word	0x0040537d
  404b04:	40008000 	.word	0x40008000
  404b08:	00404669 	.word	0x00404669
  404b0c:	00404639 	.word	0x00404639
  404b10:	00404681 	.word	0x00404681
  404b14:	0040457d 	.word	0x0040457d
  404b18:	004045b1 	.word	0x004045b1
  404b1c:	004045e5 	.word	0x004045e5
  404b20:	0040454d 	.word	0x0040454d
  404b24:	00403ff5 	.word	0x00403ff5
  404b28:	00bebc20 	.word	0x00bebc20
  404b2c:	00404065 	.word	0x00404065
  404b30:	00404119 	.word	0x00404119
  404b34:	00404651 	.word	0x00404651
  404b38:	0040469d 	.word	0x0040469d
  404b3c:	00404b9d 	.word	0x00404b9d
  404b40:	0040480d 	.word	0x0040480d
  404b44:	00404c5d 	.word	0x00404c5d
  404b48:	00404bb1 	.word	0x00404bb1
  404b4c:	00404cd1 	.word	0x00404cd1

00404b50 <ili9225_spi_handler>:
/**
 * \brief The SPI_Handler must be called by the SPI Interrupt Service Routine with the
 * corresponding SPI instance to enable ILI9225 driver support.
 */
void ili9225_spi_handler(void)
{
  404b50:	b580      	push	{r7, lr}
  404b52:	b082      	sub	sp, #8
  404b54:	af00      	add	r7, sp, #0
	uint32_t ul_spi_reg;

	/* Disable interrupts */
	ul_spi_reg = spi_read_interrupt_mask(BOARD_ILI9225_SPI);
  404b56:	4807      	ldr	r0, [pc, #28]	; (404b74 <ili9225_spi_handler+0x24>)
  404b58:	4b07      	ldr	r3, [pc, #28]	; (404b78 <ili9225_spi_handler+0x28>)
  404b5a:	4798      	blx	r3
  404b5c:	6078      	str	r0, [r7, #4]
	spi_disable_interrupt(BOARD_ILI9225_SPI, ul_spi_reg);
  404b5e:	6879      	ldr	r1, [r7, #4]
  404b60:	4804      	ldr	r0, [pc, #16]	; (404b74 <ili9225_spi_handler+0x24>)
  404b62:	4b06      	ldr	r3, [pc, #24]	; (404b7c <ili9225_spi_handler+0x2c>)
  404b64:	4798      	blx	r3

	/* Set the flag to notify the end of transfer */
	g_by_transfend_flag = 1;
  404b66:	4b06      	ldr	r3, [pc, #24]	; (404b80 <ili9225_spi_handler+0x30>)
  404b68:	2201      	movs	r2, #1
  404b6a:	701a      	strb	r2, [r3, #0]
}
  404b6c:	bf00      	nop
  404b6e:	3708      	adds	r7, #8
  404b70:	46bd      	mov	sp, r7
  404b72:	bd80      	pop	{r7, pc}
  404b74:	40008000 	.word	0x40008000
  404b78:	004046d5 	.word	0x004046d5
  404b7c:	004046b9 	.word	0x004046b9
  404b80:	20000c60 	.word	0x20000c60

00404b84 <ili9225_display_on>:

/**
 * \brief Turn on the LCD.
 */
void ili9225_display_on(void)
{
  404b84:	b580      	push	{r7, lr}
  404b86:	af00      	add	r7, sp, #0
	ili9225_write_register(ILI9225_DISP_CTRL1,
  404b88:	f241 0117 	movw	r1, #4119	; 0x1017
  404b8c:	2007      	movs	r0, #7
  404b8e:	4b02      	ldr	r3, [pc, #8]	; (404b98 <ili9225_display_on+0x14>)
  404b90:	4798      	blx	r3
			ILI9225_DISP_CTRL1_TEMON |
			ILI9225_DISP_CTRL1_GON |
			ILI9225_DISP_CTRL1_REV |
			ILI9225_DISP_CTRL1_D(0x03));
}
  404b92:	bf00      	nop
  404b94:	bd80      	pop	{r7, pc}
  404b96:	bf00      	nop
  404b98:	0040480d 	.word	0x0040480d

00404b9c <ili9225_display_off>:

/**
 * \brief Turn off the LCD.
 */
void ili9225_display_off(void)
{
  404b9c:	b580      	push	{r7, lr}
  404b9e:	af00      	add	r7, sp, #0
	ili9225_write_register(ILI9225_DISP_CTRL1, 0x0000);
  404ba0:	2100      	movs	r1, #0
  404ba2:	2007      	movs	r0, #7
  404ba4:	4b01      	ldr	r3, [pc, #4]	; (404bac <ili9225_display_off+0x10>)
  404ba6:	4798      	blx	r3
}
  404ba8:	bf00      	nop
  404baa:	bd80      	pop	{r7, pc}
  404bac:	0040480d 	.word	0x0040480d

00404bb0 <ili9225_set_foreground_color>:
 * \brief Set foreground color.
 *
 * \param ul_rgb24bits foreground color.
 */
void ili9225_set_foreground_color(uint32_t ul_rgb24bits)
{
  404bb0:	b480      	push	{r7}
  404bb2:	b085      	sub	sp, #20
  404bb4:	af00      	add	r7, sp, #0
  404bb6:	6078      	str	r0, [r7, #4]
	uint32_t i;
	ili9225_color_t w_color;

	/* Convert 24 bit RGB color into 5-6-5 RGB color */
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
  404bb8:	687b      	ldr	r3, [r7, #4]
  404bba:	0a1b      	lsrs	r3, r3, #8
  404bbc:	b29b      	uxth	r3, r3
  404bbe:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
  404bc2:	f023 0307 	bic.w	r3, r3, #7
  404bc6:	b29a      	uxth	r2, r3
			(ul_rgb24bits & 0x00FC00) >> 5 |
  404bc8:	687b      	ldr	r3, [r7, #4]
  404bca:	095b      	lsrs	r3, r3, #5
{
	uint32_t i;
	ili9225_color_t w_color;

	/* Convert 24 bit RGB color into 5-6-5 RGB color */
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
  404bcc:	b29b      	uxth	r3, r3
  404bce:	f403 63fc 	and.w	r3, r3, #2016	; 0x7e0
  404bd2:	b29b      	uxth	r3, r3
  404bd4:	4313      	orrs	r3, r2
  404bd6:	b29a      	uxth	r2, r3
			(ul_rgb24bits & 0x00FC00) >> 5 |
			(ul_rgb24bits & 0x0000F8) >> 3;
  404bd8:	687b      	ldr	r3, [r7, #4]
  404bda:	08db      	lsrs	r3, r3, #3
{
	uint32_t i;
	ili9225_color_t w_color;

	/* Convert 24 bit RGB color into 5-6-5 RGB color */
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
  404bdc:	b29b      	uxth	r3, r3
  404bde:	f003 031f 	and.w	r3, r3, #31
  404be2:	b29b      	uxth	r3, r3
  404be4:	4313      	orrs	r3, r2
  404be6:	817b      	strh	r3, [r7, #10]
			(ul_rgb24bits & 0x00FC00) >> 5 |
			(ul_rgb24bits & 0x0000F8) >> 3;

	/* Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  404be8:	2300      	movs	r3, #0
  404bea:	60fb      	str	r3, [r7, #12]
  404bec:	e007      	b.n	404bfe <ili9225_set_foreground_color+0x4e>
		g_ul_pixel_cache[i] = w_color;
  404bee:	4908      	ldr	r1, [pc, #32]	; (404c10 <ili9225_set_foreground_color+0x60>)
  404bf0:	68fb      	ldr	r3, [r7, #12]
  404bf2:	897a      	ldrh	r2, [r7, #10]
  404bf4:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
			(ul_rgb24bits & 0x00FC00) >> 5 |
			(ul_rgb24bits & 0x0000F8) >> 3;

	/* Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  404bf8:	68fb      	ldr	r3, [r7, #12]
  404bfa:	3301      	adds	r3, #1
  404bfc:	60fb      	str	r3, [r7, #12]
  404bfe:	68fb      	ldr	r3, [r7, #12]
  404c00:	2baf      	cmp	r3, #175	; 0xaf
  404c02:	d9f4      	bls.n	404bee <ili9225_set_foreground_color+0x3e>
		g_ul_pixel_cache[i] = w_color;
	}
}
  404c04:	bf00      	nop
  404c06:	3714      	adds	r7, #20
  404c08:	46bd      	mov	sp, r7
  404c0a:	bc80      	pop	{r7}
  404c0c:	4770      	bx	lr
  404c0e:	bf00      	nop
  404c10:	20000b00 	.word	0x20000b00

00404c14 <ili9225_fill>:
 * \brief Fill the LCD buffer with the specified color.
 *
 * \param us_color fill color.
 */
void ili9225_fill(ili9225_color_t us_color)
{
  404c14:	b580      	push	{r7, lr}
  404c16:	b084      	sub	sp, #16
  404c18:	af00      	add	r7, sp, #0
  404c1a:	4603      	mov	r3, r0
  404c1c:	80fb      	strh	r3, [r7, #6]
	uint32_t i;

	ili9225_set_cursor_position(0, 0);
  404c1e:	2100      	movs	r1, #0
  404c20:	2000      	movs	r0, #0
  404c22:	4b0b      	ldr	r3, [pc, #44]	; (404c50 <ili9225_fill+0x3c>)
  404c24:	4798      	blx	r3
	ili9225_write_ram_prepare();
  404c26:	4b0b      	ldr	r3, [pc, #44]	; (404c54 <ili9225_fill+0x40>)
  404c28:	4798      	blx	r3

	for (i = ILI9225_LCD_WIDTH * ILI9225_LCD_HEIGHT; i > 0; i--) {
  404c2a:	f249 7340 	movw	r3, #38720	; 0x9740
  404c2e:	60fb      	str	r3, [r7, #12]
  404c30:	e006      	b.n	404c40 <ili9225_fill+0x2c>
		ili9225_write_ram(us_color);
  404c32:	88fb      	ldrh	r3, [r7, #6]
  404c34:	4618      	mov	r0, r3
  404c36:	4b08      	ldr	r3, [pc, #32]	; (404c58 <ili9225_fill+0x44>)
  404c38:	4798      	blx	r3
	uint32_t i;

	ili9225_set_cursor_position(0, 0);
	ili9225_write_ram_prepare();

	for (i = ILI9225_LCD_WIDTH * ILI9225_LCD_HEIGHT; i > 0; i--) {
  404c3a:	68fb      	ldr	r3, [r7, #12]
  404c3c:	3b01      	subs	r3, #1
  404c3e:	60fb      	str	r3, [r7, #12]
  404c40:	68fb      	ldr	r3, [r7, #12]
  404c42:	2b00      	cmp	r3, #0
  404c44:	d1f5      	bne.n	404c32 <ili9225_fill+0x1e>
		ili9225_write_ram(us_color);
	}
}
  404c46:	bf00      	nop
  404c48:	3710      	adds	r7, #16
  404c4a:	46bd      	mov	sp, r7
  404c4c:	bd80      	pop	{r7, pc}
  404c4e:	bf00      	nop
  404c50:	00404cd1 	.word	0x00404cd1
  404c54:	0040474d 	.word	0x0040474d
  404c58:	00404761 	.word	0x00404761

00404c5c <ili9225_set_window>:
 * \param ul_width The width of the window.
 * \param ul_height The height of the window.
 */
void ili9225_set_window(uint32_t ul_x, uint32_t ul_y, uint32_t ul_width,
		uint32_t ul_height)
{
  404c5c:	b580      	push	{r7, lr}
  404c5e:	b084      	sub	sp, #16
  404c60:	af00      	add	r7, sp, #0
  404c62:	60f8      	str	r0, [r7, #12]
  404c64:	60b9      	str	r1, [r7, #8]
  404c66:	607a      	str	r2, [r7, #4]
  404c68:	603b      	str	r3, [r7, #0]
	Assert(ul_width <= (0xB0 - ul_x));
	Assert(ul_height <= (0xDC - ul_y));

	/* Set Horizontal Address End Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR1,
			ILI9225_HORIZONTAL_WINDOW_ADDR1_HEA((uint16_t)(ul_x + ul_width - 1)));
  404c6a:	68fb      	ldr	r3, [r7, #12]
  404c6c:	b29a      	uxth	r2, r3
  404c6e:	687b      	ldr	r3, [r7, #4]
  404c70:	b29b      	uxth	r3, r3
  404c72:	4413      	add	r3, r2
  404c74:	b29b      	uxth	r3, r3
  404c76:	3b01      	subs	r3, #1
  404c78:	b29b      	uxth	r3, r3
	Assert(ul_y <= 0xDB);
	Assert(ul_width <= (0xB0 - ul_x));
	Assert(ul_height <= (0xDC - ul_y));

	/* Set Horizontal Address End Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR1,
  404c7a:	b2db      	uxtb	r3, r3
  404c7c:	b29b      	uxth	r3, r3
  404c7e:	4619      	mov	r1, r3
  404c80:	2036      	movs	r0, #54	; 0x36
  404c82:	4b12      	ldr	r3, [pc, #72]	; (404ccc <ili9225_set_window+0x70>)
  404c84:	4798      	blx	r3
			ILI9225_HORIZONTAL_WINDOW_ADDR1_HEA((uint16_t)(ul_x + ul_width - 1)));

	/* Set Horizontal Address Start Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR2,
  404c86:	68fb      	ldr	r3, [r7, #12]
  404c88:	b29b      	uxth	r3, r3
  404c8a:	b2db      	uxtb	r3, r3
  404c8c:	b29b      	uxth	r3, r3
  404c8e:	4619      	mov	r1, r3
  404c90:	2037      	movs	r0, #55	; 0x37
  404c92:	4b0e      	ldr	r3, [pc, #56]	; (404ccc <ili9225_set_window+0x70>)
  404c94:	4798      	blx	r3
			ILI9225_HORIZONTAL_WINDOW_ADDR2_HSA((uint16_t)ul_x));

	/* Set Vertical Address End Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR1,
			ILI9225_VERTICAL_WINDOW_ADDR1_VEA((uint16_t)(ul_y + ul_height - 1)));
  404c96:	68bb      	ldr	r3, [r7, #8]
  404c98:	b29a      	uxth	r2, r3
  404c9a:	683b      	ldr	r3, [r7, #0]
  404c9c:	b29b      	uxth	r3, r3
  404c9e:	4413      	add	r3, r2
  404ca0:	b29b      	uxth	r3, r3
  404ca2:	3b01      	subs	r3, #1
  404ca4:	b29b      	uxth	r3, r3
	/* Set Horizontal Address Start Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR2,
			ILI9225_HORIZONTAL_WINDOW_ADDR2_HSA((uint16_t)ul_x));

	/* Set Vertical Address End Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR1,
  404ca6:	b2db      	uxtb	r3, r3
  404ca8:	b29b      	uxth	r3, r3
  404caa:	4619      	mov	r1, r3
  404cac:	2038      	movs	r0, #56	; 0x38
  404cae:	4b07      	ldr	r3, [pc, #28]	; (404ccc <ili9225_set_window+0x70>)
  404cb0:	4798      	blx	r3
			ILI9225_VERTICAL_WINDOW_ADDR1_VEA((uint16_t)(ul_y + ul_height - 1)));

	/* Set Vertical Address Start Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR2,
  404cb2:	68bb      	ldr	r3, [r7, #8]
  404cb4:	b29b      	uxth	r3, r3
  404cb6:	b2db      	uxtb	r3, r3
  404cb8:	b29b      	uxth	r3, r3
  404cba:	4619      	mov	r1, r3
  404cbc:	2039      	movs	r0, #57	; 0x39
  404cbe:	4b03      	ldr	r3, [pc, #12]	; (404ccc <ili9225_set_window+0x70>)
  404cc0:	4798      	blx	r3
			ILI9225_VERTICAL_WINDOW_ADDR2_VSA((uint16_t)ul_y));
}
  404cc2:	bf00      	nop
  404cc4:	3710      	adds	r7, #16
  404cc6:	46bd      	mov	sp, r7
  404cc8:	bd80      	pop	{r7, pc}
  404cca:	bf00      	nop
  404ccc:	0040480d 	.word	0x0040480d

00404cd0 <ili9225_set_cursor_position>:
 *
 * \param ul_x X coordinate of upper-left corner on LCD.
 * \param ul_y Y coordinate of upper-left corner on LCD.
 */
void ili9225_set_cursor_position(uint16_t ul_x, uint16_t ul_y)
{
  404cd0:	b580      	push	{r7, lr}
  404cd2:	b082      	sub	sp, #8
  404cd4:	af00      	add	r7, sp, #0
  404cd6:	4603      	mov	r3, r0
  404cd8:	460a      	mov	r2, r1
  404cda:	80fb      	strh	r3, [r7, #6]
  404cdc:	4613      	mov	r3, r2
  404cde:	80bb      	strh	r3, [r7, #4]
	/* GRAM Horizontal/Vertical Address Set (R20h, R21h) */
	ili9225_write_register(ILI9225_RAM_ADDR_SET1, ILI9225_RAM_ADDR_SET1_AD(ul_x));  /* column */
  404ce0:	88fb      	ldrh	r3, [r7, #6]
  404ce2:	b2db      	uxtb	r3, r3
  404ce4:	b29b      	uxth	r3, r3
  404ce6:	4619      	mov	r1, r3
  404ce8:	2020      	movs	r0, #32
  404cea:	4b06      	ldr	r3, [pc, #24]	; (404d04 <ili9225_set_cursor_position+0x34>)
  404cec:	4798      	blx	r3
	ili9225_write_register(ILI9225_RAM_ADDR_SET2, ILI9225_RAM_ADDR_SET2_AD(ul_y));  /* row */
  404cee:	88bb      	ldrh	r3, [r7, #4]
  404cf0:	b2db      	uxtb	r3, r3
  404cf2:	b29b      	uxth	r3, r3
  404cf4:	4619      	mov	r1, r3
  404cf6:	2021      	movs	r0, #33	; 0x21
  404cf8:	4b02      	ldr	r3, [pc, #8]	; (404d04 <ili9225_set_cursor_position+0x34>)
  404cfa:	4798      	blx	r3
}
  404cfc:	bf00      	nop
  404cfe:	3708      	adds	r7, #8
  404d00:	46bd      	mov	sp, r7
  404d02:	bd80      	pop	{r7, pc}
  404d04:	0040480d 	.word	0x0040480d

00404d08 <ili9225_draw_pixel>:
 * \param ul_y Y coordinate of pixel.
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili9225_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
  404d08:	b580      	push	{r7, lr}
  404d0a:	b082      	sub	sp, #8
  404d0c:	af00      	add	r7, sp, #0
  404d0e:	6078      	str	r0, [r7, #4]
  404d10:	6039      	str	r1, [r7, #0]
	if ((ul_x >= ILI9225_LCD_WIDTH) || (ul_y >= ILI9225_LCD_HEIGHT)) {
  404d12:	687b      	ldr	r3, [r7, #4]
  404d14:	2baf      	cmp	r3, #175	; 0xaf
  404d16:	d802      	bhi.n	404d1e <ili9225_draw_pixel+0x16>
  404d18:	683b      	ldr	r3, [r7, #0]
  404d1a:	2bdb      	cmp	r3, #219	; 0xdb
  404d1c:	d901      	bls.n	404d22 <ili9225_draw_pixel+0x1a>
		return 1;
  404d1e:	2301      	movs	r3, #1
  404d20:	e00f      	b.n	404d42 <ili9225_draw_pixel+0x3a>
	}

	/* Set cursor */
	ili9225_set_cursor_position(ul_x, ul_y);
  404d22:	687b      	ldr	r3, [r7, #4]
  404d24:	b29b      	uxth	r3, r3
  404d26:	683a      	ldr	r2, [r7, #0]
  404d28:	b292      	uxth	r2, r2
  404d2a:	4611      	mov	r1, r2
  404d2c:	4618      	mov	r0, r3
  404d2e:	4b07      	ldr	r3, [pc, #28]	; (404d4c <ili9225_draw_pixel+0x44>)
  404d30:	4798      	blx	r3

	/* Prepare to write in GRAM */
	ili9225_write_ram_prepare();
  404d32:	4b07      	ldr	r3, [pc, #28]	; (404d50 <ili9225_draw_pixel+0x48>)
  404d34:	4798      	blx	r3
	ili9225_write_ram(*g_ul_pixel_cache);
  404d36:	4b07      	ldr	r3, [pc, #28]	; (404d54 <ili9225_draw_pixel+0x4c>)
  404d38:	881b      	ldrh	r3, [r3, #0]
  404d3a:	4618      	mov	r0, r3
  404d3c:	4b06      	ldr	r3, [pc, #24]	; (404d58 <ili9225_draw_pixel+0x50>)
  404d3e:	4798      	blx	r3
	return 0;
  404d40:	2300      	movs	r3, #0
}
  404d42:	4618      	mov	r0, r3
  404d44:	3708      	adds	r7, #8
  404d46:	46bd      	mov	sp, r7
  404d48:	bd80      	pop	{r7, pc}
  404d4a:	bf00      	nop
  404d4c:	00404cd1 	.word	0x00404cd1
  404d50:	0040474d 	.word	0x0040474d
  404d54:	20000b00 	.word	0x20000b00
  404d58:	00404761 	.word	0x00404761

00404d5c <ili9225_draw_filled_rectangle>:
 * \param ul_x2 X coordinate of lower-right corner on LCD.
 * \param ul_y2 Y coordinate of lower-right corner on LCD.
 */
void ili9225_draw_filled_rectangle(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  404d5c:	b590      	push	{r4, r7, lr}
  404d5e:	b087      	sub	sp, #28
  404d60:	af00      	add	r7, sp, #0
  404d62:	60f8      	str	r0, [r7, #12]
  404d64:	60b9      	str	r1, [r7, #8]
  404d66:	607a      	str	r2, [r7, #4]
  404d68:	603b      	str	r3, [r7, #0]
	uint32_t size, blocks;

	/* Swap coordinates if necessary */
	ili9225_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);
  404d6a:	463b      	mov	r3, r7
  404d6c:	1d3a      	adds	r2, r7, #4
  404d6e:	f107 0108 	add.w	r1, r7, #8
  404d72:	f107 000c 	add.w	r0, r7, #12
  404d76:	4c25      	ldr	r4, [pc, #148]	; (404e0c <ili9225_draw_filled_rectangle+0xb0>)
  404d78:	47a0      	blx	r4

	/* Determine the refresh window area */
	ili9225_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1, (ul_y2 - ul_y1) + 1);
  404d7a:	68f8      	ldr	r0, [r7, #12]
  404d7c:	68b9      	ldr	r1, [r7, #8]
  404d7e:	687a      	ldr	r2, [r7, #4]
  404d80:	68fb      	ldr	r3, [r7, #12]
  404d82:	1ad3      	subs	r3, r2, r3
  404d84:	1c5c      	adds	r4, r3, #1
  404d86:	683a      	ldr	r2, [r7, #0]
  404d88:	68bb      	ldr	r3, [r7, #8]
  404d8a:	1ad3      	subs	r3, r2, r3
  404d8c:	3301      	adds	r3, #1
  404d8e:	4622      	mov	r2, r4
  404d90:	4c1f      	ldr	r4, [pc, #124]	; (404e10 <ili9225_draw_filled_rectangle+0xb4>)
  404d92:	47a0      	blx	r4

	/* Set cursor */
	ili9225_set_cursor_position(ul_x1, ul_y1);
  404d94:	68fb      	ldr	r3, [r7, #12]
  404d96:	b29b      	uxth	r3, r3
  404d98:	68ba      	ldr	r2, [r7, #8]
  404d9a:	b292      	uxth	r2, r2
  404d9c:	4611      	mov	r1, r2
  404d9e:	4618      	mov	r0, r3
  404da0:	4b1c      	ldr	r3, [pc, #112]	; (404e14 <ili9225_draw_filled_rectangle+0xb8>)
  404da2:	4798      	blx	r3

	/* Prepare to write in GRAM */
	ili9225_write_ram_prepare();
  404da4:	4b1c      	ldr	r3, [pc, #112]	; (404e18 <ili9225_draw_filled_rectangle+0xbc>)
  404da6:	4798      	blx	r3

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
  404da8:	687a      	ldr	r2, [r7, #4]
  404daa:	68fb      	ldr	r3, [r7, #12]
  404dac:	1ad3      	subs	r3, r2, r3
  404dae:	3301      	adds	r3, #1
  404db0:	6839      	ldr	r1, [r7, #0]
  404db2:	68ba      	ldr	r2, [r7, #8]
  404db4:	1a8a      	subs	r2, r1, r2
  404db6:	3201      	adds	r2, #1
  404db8:	fb02 f303 	mul.w	r3, r2, r3
  404dbc:	613b      	str	r3, [r7, #16]
	/* Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
  404dbe:	693b      	ldr	r3, [r7, #16]
  404dc0:	4a16      	ldr	r2, [pc, #88]	; (404e1c <ili9225_draw_filled_rectangle+0xc0>)
  404dc2:	fba2 2303 	umull	r2, r3, r2, r3
  404dc6:	09db      	lsrs	r3, r3, #7
  404dc8:	617b      	str	r3, [r7, #20]
	while (blocks--) {
  404dca:	e003      	b.n	404dd4 <ili9225_draw_filled_rectangle+0x78>
		ili9225_write_ram_buffer(g_ul_pixel_cache, LCD_DATA_CACHE_SIZE);
  404dcc:	21b0      	movs	r1, #176	; 0xb0
  404dce:	4814      	ldr	r0, [pc, #80]	; (404e20 <ili9225_draw_filled_rectangle+0xc4>)
  404dd0:	4b14      	ldr	r3, [pc, #80]	; (404e24 <ili9225_draw_filled_rectangle+0xc8>)
  404dd2:	4798      	blx	r3
	ili9225_write_ram_prepare();

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
	/* Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
	while (blocks--) {
  404dd4:	697b      	ldr	r3, [r7, #20]
  404dd6:	1e5a      	subs	r2, r3, #1
  404dd8:	617a      	str	r2, [r7, #20]
  404dda:	2b00      	cmp	r3, #0
  404ddc:	d1f6      	bne.n	404dcc <ili9225_draw_filled_rectangle+0x70>
		ili9225_write_ram_buffer(g_ul_pixel_cache, LCD_DATA_CACHE_SIZE);
	}
	/* Send remaining pixels */
	ili9225_write_ram_buffer(g_ul_pixel_cache, size % LCD_DATA_CACHE_SIZE);
  404dde:	693a      	ldr	r2, [r7, #16]
  404de0:	4b0e      	ldr	r3, [pc, #56]	; (404e1c <ili9225_draw_filled_rectangle+0xc0>)
  404de2:	fba3 1302 	umull	r1, r3, r3, r2
  404de6:	09db      	lsrs	r3, r3, #7
  404de8:	21b0      	movs	r1, #176	; 0xb0
  404dea:	fb01 f303 	mul.w	r3, r1, r3
  404dee:	1ad3      	subs	r3, r2, r3
  404df0:	4619      	mov	r1, r3
  404df2:	480b      	ldr	r0, [pc, #44]	; (404e20 <ili9225_draw_filled_rectangle+0xc4>)
  404df4:	4b0b      	ldr	r3, [pc, #44]	; (404e24 <ili9225_draw_filled_rectangle+0xc8>)
  404df6:	4798      	blx	r3

	/* Reset the refresh window area */
	ili9225_set_window(0, 0, ILI9225_LCD_WIDTH, ILI9225_LCD_HEIGHT);
  404df8:	23dc      	movs	r3, #220	; 0xdc
  404dfa:	22b0      	movs	r2, #176	; 0xb0
  404dfc:	2100      	movs	r1, #0
  404dfe:	2000      	movs	r0, #0
  404e00:	4c03      	ldr	r4, [pc, #12]	; (404e10 <ili9225_draw_filled_rectangle+0xb4>)
  404e02:	47a0      	blx	r4
}
  404e04:	bf00      	nop
  404e06:	371c      	adds	r7, #28
  404e08:	46bd      	mov	sp, r7
  404e0a:	bd90      	pop	{r4, r7, pc}
  404e0c:	0040487d 	.word	0x0040487d
  404e10:	00404c5d 	.word	0x00404c5d
  404e14:	00404cd1 	.word	0x00404cd1
  404e18:	0040474d 	.word	0x0040474d
  404e1c:	ba2e8ba3 	.word	0xba2e8ba3
  404e20:	20000b00 	.word	0x20000b00
  404e24:	004047a5 	.word	0x004047a5

00404e28 <ili9225_draw_char>:
 * \param ul_x X coordinate of character upper-left corner.
 * \param ul_y Y coordinate of character upper-left corner.
 * \param uc_c character to print.
 */
static void ili9225_draw_char(uint32_t ul_x, uint32_t ul_y, uint8_t uc_c)
{
  404e28:	b580      	push	{r7, lr}
  404e2a:	b08a      	sub	sp, #40	; 0x28
  404e2c:	af00      	add	r7, sp, #0
  404e2e:	60f8      	str	r0, [r7, #12]
  404e30:	60b9      	str	r1, [r7, #8]
  404e32:	4613      	mov	r3, r2
  404e34:	71fb      	strb	r3, [r7, #7]
	uint32_t row, col;
	uint32_t offset, offset0, offset1;

	/* Compute offset according of the specified ASCII character */
	/* Note: the first 32 characters of the ASCII table are not handled */
	offset = ((uint32_t)uc_c - 0x20) * 20;
  404e36:	79fa      	ldrb	r2, [r7, #7]
  404e38:	4613      	mov	r3, r2
  404e3a:	009b      	lsls	r3, r3, #2
  404e3c:	4413      	add	r3, r2
  404e3e:	009b      	lsls	r3, r3, #2
  404e40:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
  404e44:	61fb      	str	r3, [r7, #28]

	for (col = 0; col < 10; col++) {
  404e46:	2300      	movs	r3, #0
  404e48:	623b      	str	r3, [r7, #32]
  404e4a:	e04b      	b.n	404ee4 <ili9225_draw_char+0xbc>
		/* Compute the first and second byte offset of a column */
		offset0 = offset + col * 2;
  404e4c:	6a3b      	ldr	r3, [r7, #32]
  404e4e:	005a      	lsls	r2, r3, #1
  404e50:	69fb      	ldr	r3, [r7, #28]
  404e52:	4413      	add	r3, r2
  404e54:	61bb      	str	r3, [r7, #24]
		offset1 = offset0 + 1;
  404e56:	69bb      	ldr	r3, [r7, #24]
  404e58:	3301      	adds	r3, #1
  404e5a:	617b      	str	r3, [r7, #20]

		/* Draw pixel on screen depending on the corresponding bit value from the charset */
		for (row = 0; row < 8; row++) {
  404e5c:	2300      	movs	r3, #0
  404e5e:	627b      	str	r3, [r7, #36]	; 0x24
  404e60:	e019      	b.n	404e96 <ili9225_draw_char+0x6e>
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
  404e62:	4a24      	ldr	r2, [pc, #144]	; (404ef4 <ili9225_draw_char+0xcc>)
  404e64:	69bb      	ldr	r3, [r7, #24]
  404e66:	4413      	add	r3, r2
  404e68:	781b      	ldrb	r3, [r3, #0]
  404e6a:	461a      	mov	r2, r3
  404e6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  404e6e:	f1c3 0307 	rsb	r3, r3, #7
  404e72:	fa42 f303 	asr.w	r3, r2, r3
  404e76:	f003 0301 	and.w	r3, r3, #1
  404e7a:	2b00      	cmp	r3, #0
  404e7c:	d008      	beq.n	404e90 <ili9225_draw_char+0x68>
				ili9225_draw_pixel(ul_x + col, ul_y + row);
  404e7e:	68fa      	ldr	r2, [r7, #12]
  404e80:	6a3b      	ldr	r3, [r7, #32]
  404e82:	18d0      	adds	r0, r2, r3
  404e84:	68ba      	ldr	r2, [r7, #8]
  404e86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  404e88:	4413      	add	r3, r2
  404e8a:	4619      	mov	r1, r3
  404e8c:	4b1a      	ldr	r3, [pc, #104]	; (404ef8 <ili9225_draw_char+0xd0>)
  404e8e:	4798      	blx	r3
		/* Compute the first and second byte offset of a column */
		offset0 = offset + col * 2;
		offset1 = offset0 + 1;

		/* Draw pixel on screen depending on the corresponding bit value from the charset */
		for (row = 0; row < 8; row++) {
  404e90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  404e92:	3301      	adds	r3, #1
  404e94:	627b      	str	r3, [r7, #36]	; 0x24
  404e96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  404e98:	2b07      	cmp	r3, #7
  404e9a:	d9e2      	bls.n	404e62 <ili9225_draw_char+0x3a>
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili9225_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
  404e9c:	2300      	movs	r3, #0
  404e9e:	627b      	str	r3, [r7, #36]	; 0x24
  404ea0:	e01a      	b.n	404ed8 <ili9225_draw_char+0xb0>
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
  404ea2:	4a14      	ldr	r2, [pc, #80]	; (404ef4 <ili9225_draw_char+0xcc>)
  404ea4:	697b      	ldr	r3, [r7, #20]
  404ea6:	4413      	add	r3, r2
  404ea8:	781b      	ldrb	r3, [r3, #0]
  404eaa:	461a      	mov	r2, r3
  404eac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  404eae:	f1c3 0307 	rsb	r3, r3, #7
  404eb2:	fa42 f303 	asr.w	r3, r2, r3
  404eb6:	f003 0301 	and.w	r3, r3, #1
  404eba:	2b00      	cmp	r3, #0
  404ebc:	d009      	beq.n	404ed2 <ili9225_draw_char+0xaa>
				ili9225_draw_pixel(ul_x + col, ul_y + row + 8);
  404ebe:	68fa      	ldr	r2, [r7, #12]
  404ec0:	6a3b      	ldr	r3, [r7, #32]
  404ec2:	18d0      	adds	r0, r2, r3
  404ec4:	68ba      	ldr	r2, [r7, #8]
  404ec6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  404ec8:	4413      	add	r3, r2
  404eca:	3308      	adds	r3, #8
  404ecc:	4619      	mov	r1, r3
  404ece:	4b0a      	ldr	r3, [pc, #40]	; (404ef8 <ili9225_draw_char+0xd0>)
  404ed0:	4798      	blx	r3
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili9225_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
  404ed2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  404ed4:	3301      	adds	r3, #1
  404ed6:	627b      	str	r3, [r7, #36]	; 0x24
  404ed8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  404eda:	2b05      	cmp	r3, #5
  404edc:	d9e1      	bls.n	404ea2 <ili9225_draw_char+0x7a>

	/* Compute offset according of the specified ASCII character */
	/* Note: the first 32 characters of the ASCII table are not handled */
	offset = ((uint32_t)uc_c - 0x20) * 20;

	for (col = 0; col < 10; col++) {
  404ede:	6a3b      	ldr	r3, [r7, #32]
  404ee0:	3301      	adds	r3, #1
  404ee2:	623b      	str	r3, [r7, #32]
  404ee4:	6a3b      	ldr	r3, [r7, #32]
  404ee6:	2b09      	cmp	r3, #9
  404ee8:	d9b0      	bls.n	404e4c <ili9225_draw_char+0x24>
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
				ili9225_draw_pixel(ul_x + col, ul_y + row + 8);
			}
		}
	}
}
  404eea:	bf00      	nop
  404eec:	3728      	adds	r7, #40	; 0x28
  404eee:	46bd      	mov	sp, r7
  404ef0:	bd80      	pop	{r7, pc}
  404ef2:	bf00      	nop
  404ef4:	00414884 	.word	0x00414884
  404ef8:	00404d09 	.word	0x00404d09

00404efc <ili9225_draw_string>:
 * \param ul_x X coordinate of string top-left corner.
 * \param ul_y Y coordinate of string top-left corner.
 * \param p_str String to display.
 */
void ili9225_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
  404efc:	b580      	push	{r7, lr}
  404efe:	b086      	sub	sp, #24
  404f00:	af00      	add	r7, sp, #0
  404f02:	60f8      	str	r0, [r7, #12]
  404f04:	60b9      	str	r1, [r7, #8]
  404f06:	607a      	str	r2, [r7, #4]
	uint32_t xorg = ul_x;
  404f08:	68fb      	ldr	r3, [r7, #12]
  404f0a:	617b      	str	r3, [r7, #20]

	while (*p_str != 0) {
  404f0c:	e01c      	b.n	404f48 <ili9225_draw_string+0x4c>
		/* If newline, jump to the next line (font height + 2) */
		if (*p_str == '\n') {
  404f0e:	687b      	ldr	r3, [r7, #4]
  404f10:	781b      	ldrb	r3, [r3, #0]
  404f12:	2b0a      	cmp	r3, #10
  404f14:	d108      	bne.n	404f28 <ili9225_draw_string+0x2c>
			ul_y += gfont.height + 2;
  404f16:	230e      	movs	r3, #14
  404f18:	461a      	mov	r2, r3
  404f1a:	68bb      	ldr	r3, [r7, #8]
  404f1c:	4413      	add	r3, r2
  404f1e:	3302      	adds	r3, #2
  404f20:	60bb      	str	r3, [r7, #8]
			ul_x = xorg;
  404f22:	697b      	ldr	r3, [r7, #20]
  404f24:	60fb      	str	r3, [r7, #12]
  404f26:	e00c      	b.n	404f42 <ili9225_draw_string+0x46>
		} else {
			/* Draw the character and place cursor right after (font width + 2) */
			ili9225_draw_char(ul_x, ul_y, *p_str);
  404f28:	687b      	ldr	r3, [r7, #4]
  404f2a:	781b      	ldrb	r3, [r3, #0]
  404f2c:	461a      	mov	r2, r3
  404f2e:	68b9      	ldr	r1, [r7, #8]
  404f30:	68f8      	ldr	r0, [r7, #12]
  404f32:	4b09      	ldr	r3, [pc, #36]	; (404f58 <ili9225_draw_string+0x5c>)
  404f34:	4798      	blx	r3
			ul_x += gfont.width + 2;
  404f36:	230a      	movs	r3, #10
  404f38:	461a      	mov	r2, r3
  404f3a:	68fb      	ldr	r3, [r7, #12]
  404f3c:	4413      	add	r3, r2
  404f3e:	3302      	adds	r3, #2
  404f40:	60fb      	str	r3, [r7, #12]
		}
		p_str++;
  404f42:	687b      	ldr	r3, [r7, #4]
  404f44:	3301      	adds	r3, #1
  404f46:	607b      	str	r3, [r7, #4]
 */
void ili9225_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  404f48:	687b      	ldr	r3, [r7, #4]
  404f4a:	781b      	ldrb	r3, [r3, #0]
  404f4c:	2b00      	cmp	r3, #0
  404f4e:	d1de      	bne.n	404f0e <ili9225_draw_string+0x12>
			ili9225_draw_char(ul_x, ul_y, *p_str);
			ul_x += gfont.width + 2;
		}
		p_str++;
	}
}
  404f50:	bf00      	nop
  404f52:	3718      	adds	r7, #24
  404f54:	46bd      	mov	sp, r7
  404f56:	bd80      	pop	{r7, pc}
  404f58:	00404e29 	.word	0x00404e29

00404f5c <pdc_tx_init>:
 */
void pdc_tx_init(
		Pdc *p_pdc,
		pdc_packet_t *p_packet,
		pdc_packet_t *p_next_packet)
{
  404f5c:	b480      	push	{r7}
  404f5e:	b085      	sub	sp, #20
  404f60:	af00      	add	r7, sp, #0
  404f62:	60f8      	str	r0, [r7, #12]
  404f64:	60b9      	str	r1, [r7, #8]
  404f66:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_pdc);
	
	if (p_packet) {
  404f68:	68bb      	ldr	r3, [r7, #8]
  404f6a:	2b00      	cmp	r3, #0
  404f6c:	d007      	beq.n	404f7e <pdc_tx_init+0x22>
		p_pdc->PERIPH_TPR = p_packet->ul_addr;
  404f6e:	68bb      	ldr	r3, [r7, #8]
  404f70:	681a      	ldr	r2, [r3, #0]
  404f72:	68fb      	ldr	r3, [r7, #12]
  404f74:	609a      	str	r2, [r3, #8]
		p_pdc->PERIPH_TCR = p_packet->ul_size;
  404f76:	68bb      	ldr	r3, [r7, #8]
  404f78:	685a      	ldr	r2, [r3, #4]
  404f7a:	68fb      	ldr	r3, [r7, #12]
  404f7c:	60da      	str	r2, [r3, #12]
	}
	if (p_next_packet) {
  404f7e:	687b      	ldr	r3, [r7, #4]
  404f80:	2b00      	cmp	r3, #0
  404f82:	d007      	beq.n	404f94 <pdc_tx_init+0x38>
		p_pdc->PERIPH_TNPR = p_next_packet->ul_addr;
  404f84:	687b      	ldr	r3, [r7, #4]
  404f86:	681a      	ldr	r2, [r3, #0]
  404f88:	68fb      	ldr	r3, [r7, #12]
  404f8a:	619a      	str	r2, [r3, #24]
		p_pdc->PERIPH_TNCR = p_next_packet->ul_size;
  404f8c:	687b      	ldr	r3, [r7, #4]
  404f8e:	685a      	ldr	r2, [r3, #4]
  404f90:	68fb      	ldr	r3, [r7, #12]
  404f92:	61da      	str	r2, [r3, #28]
	}
}
  404f94:	bf00      	nop
  404f96:	3714      	adds	r7, #20
  404f98:	46bd      	mov	sp, r7
  404f9a:	bc80      	pop	{r7}
  404f9c:	4770      	bx	lr
  404f9e:	bf00      	nop

00404fa0 <pdc_rx_init>:
 */
void pdc_rx_init(
		Pdc *p_pdc,
		pdc_packet_t *p_packet,
		pdc_packet_t *p_next_packet)
{
  404fa0:	b480      	push	{r7}
  404fa2:	b085      	sub	sp, #20
  404fa4:	af00      	add	r7, sp, #0
  404fa6:	60f8      	str	r0, [r7, #12]
  404fa8:	60b9      	str	r1, [r7, #8]
  404faa:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_pdc);
	
	if (p_packet) {
  404fac:	68bb      	ldr	r3, [r7, #8]
  404fae:	2b00      	cmp	r3, #0
  404fb0:	d007      	beq.n	404fc2 <pdc_rx_init+0x22>
		p_pdc->PERIPH_RPR = p_packet->ul_addr;
  404fb2:	68bb      	ldr	r3, [r7, #8]
  404fb4:	681a      	ldr	r2, [r3, #0]
  404fb6:	68fb      	ldr	r3, [r7, #12]
  404fb8:	601a      	str	r2, [r3, #0]
		p_pdc->PERIPH_RCR = p_packet->ul_size;
  404fba:	68bb      	ldr	r3, [r7, #8]
  404fbc:	685a      	ldr	r2, [r3, #4]
  404fbe:	68fb      	ldr	r3, [r7, #12]
  404fc0:	605a      	str	r2, [r3, #4]
	}
	if (p_next_packet) {
  404fc2:	687b      	ldr	r3, [r7, #4]
  404fc4:	2b00      	cmp	r3, #0
  404fc6:	d007      	beq.n	404fd8 <pdc_rx_init+0x38>
		p_pdc->PERIPH_RNPR = p_next_packet->ul_addr;
  404fc8:	687b      	ldr	r3, [r7, #4]
  404fca:	681a      	ldr	r2, [r3, #0]
  404fcc:	68fb      	ldr	r3, [r7, #12]
  404fce:	611a      	str	r2, [r3, #16]
		p_pdc->PERIPH_RNCR = p_next_packet->ul_size;
  404fd0:	687b      	ldr	r3, [r7, #4]
  404fd2:	685a      	ldr	r2, [r3, #4]
  404fd4:	68fb      	ldr	r3, [r7, #12]
  404fd6:	615a      	str	r2, [r3, #20]
	}
}
  404fd8:	bf00      	nop
  404fda:	3714      	adds	r7, #20
  404fdc:	46bd      	mov	sp, r7
  404fde:	bc80      	pop	{r7}
  404fe0:	4770      	bx	lr
  404fe2:	bf00      	nop

00404fe4 <pdc_enable_transfer>:
 *                        (bit PERIPH_PTCR_RXTEN and bit PERIPH_PTCR_TXTEN)
 */
void pdc_enable_transfer(
		Pdc *p_pdc,
		uint32_t ul_controls)
{
  404fe4:	b480      	push	{r7}
  404fe6:	b083      	sub	sp, #12
  404fe8:	af00      	add	r7, sp, #0
  404fea:	6078      	str	r0, [r7, #4]
  404fec:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
			ul_controls & (PERIPH_PTCR_RXTEN | PERIPH_PTCR_TXTEN);
  404fee:	683a      	ldr	r2, [r7, #0]
  404ff0:	f240 1301 	movw	r3, #257	; 0x101
  404ff4:	4013      	ands	r3, r2
		uint32_t ul_controls)
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
  404ff6:	687a      	ldr	r2, [r7, #4]
  404ff8:	6213      	str	r3, [r2, #32]
			ul_controls & (PERIPH_PTCR_RXTEN | PERIPH_PTCR_TXTEN);
}
  404ffa:	bf00      	nop
  404ffc:	370c      	adds	r7, #12
  404ffe:	46bd      	mov	sp, r7
  405000:	bc80      	pop	{r7}
  405002:	4770      	bx	lr

00405004 <pdc_disable_transfer>:
 *                        (bit PERIPH_PTCR_TXTDIS, bit PERIPH_PTCR_TXTDIS)
 */
void pdc_disable_transfer(
		Pdc *p_pdc,
		uint32_t ul_controls)
{
  405004:	b480      	push	{r7}
  405006:	b083      	sub	sp, #12
  405008:	af00      	add	r7, sp, #0
  40500a:	6078      	str	r0, [r7, #4]
  40500c:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
			ul_controls & (PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS);
  40500e:	683a      	ldr	r2, [r7, #0]
  405010:	f240 2302 	movw	r3, #514	; 0x202
  405014:	4013      	ands	r3, r2
		uint32_t ul_controls)
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
  405016:	687a      	ldr	r2, [r7, #4]
  405018:	6213      	str	r3, [r2, #32]
			ul_controls & (PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS);
}
  40501a:	bf00      	nop
  40501c:	370c      	adds	r7, #12
  40501e:	46bd      	mov	sp, r7
  405020:	bc80      	pop	{r7}
  405022:	4770      	bx	lr

00405024 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  405024:	b480      	push	{r7}
  405026:	b085      	sub	sp, #20
  405028:	af00      	add	r7, sp, #0
  40502a:	60f8      	str	r0, [r7, #12]
  40502c:	60b9      	str	r1, [r7, #8]
  40502e:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  405030:	687b      	ldr	r3, [r7, #4]
  405032:	2b00      	cmp	r3, #0
  405034:	d003      	beq.n	40503e <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  405036:	68fb      	ldr	r3, [r7, #12]
  405038:	68ba      	ldr	r2, [r7, #8]
  40503a:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  40503c:	e002      	b.n	405044 <pio_pull_up+0x20>
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
		p_pio->PIO_PUER = ul_mask;
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40503e:	68fb      	ldr	r3, [r7, #12]
  405040:	68ba      	ldr	r2, [r7, #8]
  405042:	661a      	str	r2, [r3, #96]	; 0x60
	}
}
  405044:	bf00      	nop
  405046:	3714      	adds	r7, #20
  405048:	46bd      	mov	sp, r7
  40504a:	bc80      	pop	{r7}
  40504c:	4770      	bx	lr
  40504e:	bf00      	nop

00405050 <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  405050:	b480      	push	{r7}
  405052:	b087      	sub	sp, #28
  405054:	af00      	add	r7, sp, #0
  405056:	60f8      	str	r0, [r7, #12]
  405058:	60b9      	str	r1, [r7, #8]
  40505a:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  40505c:	68fb      	ldr	r3, [r7, #12]
  40505e:	687a      	ldr	r2, [r7, #4]
  405060:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  405062:	68bb      	ldr	r3, [r7, #8]
  405064:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  405068:	d04a      	beq.n	405100 <pio_set_peripheral+0xb0>
  40506a:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  40506e:	d808      	bhi.n	405082 <pio_set_peripheral+0x32>
  405070:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  405074:	d016      	beq.n	4050a4 <pio_set_peripheral+0x54>
  405076:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  40507a:	d02c      	beq.n	4050d6 <pio_set_peripheral+0x86>
  40507c:	2b00      	cmp	r3, #0
  40507e:	d069      	beq.n	405154 <pio_set_peripheral+0x104>
  405080:	e064      	b.n	40514c <pio_set_peripheral+0xfc>
  405082:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  405086:	d065      	beq.n	405154 <pio_set_peripheral+0x104>
  405088:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  40508c:	d803      	bhi.n	405096 <pio_set_peripheral+0x46>
  40508e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  405092:	d04a      	beq.n	40512a <pio_set_peripheral+0xda>
  405094:	e05a      	b.n	40514c <pio_set_peripheral+0xfc>
  405096:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  40509a:	d05b      	beq.n	405154 <pio_set_peripheral+0x104>
  40509c:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4050a0:	d058      	beq.n	405154 <pio_set_peripheral+0x104>
  4050a2:	e053      	b.n	40514c <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4050a4:	68fb      	ldr	r3, [r7, #12]
  4050a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4050a8:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4050aa:	68fb      	ldr	r3, [r7, #12]
  4050ac:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4050ae:	687b      	ldr	r3, [r7, #4]
  4050b0:	43d9      	mvns	r1, r3
  4050b2:	697b      	ldr	r3, [r7, #20]
  4050b4:	400b      	ands	r3, r1
  4050b6:	401a      	ands	r2, r3
  4050b8:	68fb      	ldr	r3, [r7, #12]
  4050ba:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4050bc:	68fb      	ldr	r3, [r7, #12]
  4050be:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4050c0:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4050c2:	68fb      	ldr	r3, [r7, #12]
  4050c4:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4050c6:	687b      	ldr	r3, [r7, #4]
  4050c8:	43d9      	mvns	r1, r3
  4050ca:	697b      	ldr	r3, [r7, #20]
  4050cc:	400b      	ands	r3, r1
  4050ce:	401a      	ands	r2, r3
  4050d0:	68fb      	ldr	r3, [r7, #12]
  4050d2:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4050d4:	e03a      	b.n	40514c <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4050d6:	68fb      	ldr	r3, [r7, #12]
  4050d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4050da:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4050dc:	687a      	ldr	r2, [r7, #4]
  4050de:	697b      	ldr	r3, [r7, #20]
  4050e0:	431a      	orrs	r2, r3
  4050e2:	68fb      	ldr	r3, [r7, #12]
  4050e4:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4050e6:	68fb      	ldr	r3, [r7, #12]
  4050e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4050ea:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4050ec:	68fb      	ldr	r3, [r7, #12]
  4050ee:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4050f0:	687b      	ldr	r3, [r7, #4]
  4050f2:	43d9      	mvns	r1, r3
  4050f4:	697b      	ldr	r3, [r7, #20]
  4050f6:	400b      	ands	r3, r1
  4050f8:	401a      	ands	r2, r3
  4050fa:	68fb      	ldr	r3, [r7, #12]
  4050fc:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4050fe:	e025      	b.n	40514c <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  405100:	68fb      	ldr	r3, [r7, #12]
  405102:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  405104:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  405106:	68fb      	ldr	r3, [r7, #12]
  405108:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40510a:	687b      	ldr	r3, [r7, #4]
  40510c:	43d9      	mvns	r1, r3
  40510e:	697b      	ldr	r3, [r7, #20]
  405110:	400b      	ands	r3, r1
  405112:	401a      	ands	r2, r3
  405114:	68fb      	ldr	r3, [r7, #12]
  405116:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  405118:	68fb      	ldr	r3, [r7, #12]
  40511a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40511c:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40511e:	687a      	ldr	r2, [r7, #4]
  405120:	697b      	ldr	r3, [r7, #20]
  405122:	431a      	orrs	r2, r3
  405124:	68fb      	ldr	r3, [r7, #12]
  405126:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  405128:	e010      	b.n	40514c <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40512a:	68fb      	ldr	r3, [r7, #12]
  40512c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40512e:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  405130:	687a      	ldr	r2, [r7, #4]
  405132:	697b      	ldr	r3, [r7, #20]
  405134:	431a      	orrs	r2, r3
  405136:	68fb      	ldr	r3, [r7, #12]
  405138:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  40513a:	68fb      	ldr	r3, [r7, #12]
  40513c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40513e:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  405140:	687a      	ldr	r2, [r7, #4]
  405142:	697b      	ldr	r3, [r7, #20]
  405144:	431a      	orrs	r2, r3
  405146:	68fb      	ldr	r3, [r7, #12]
  405148:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  40514a:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  40514c:	68fb      	ldr	r3, [r7, #12]
  40514e:	687a      	ldr	r2, [r7, #4]
  405150:	605a      	str	r2, [r3, #4]
  405152:	e000      	b.n	405156 <pio_set_peripheral+0x106>
		/* Other types are invalid in this function */
	case PIO_INPUT:
	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
  405154:	bf00      	nop
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
}
  405156:	371c      	adds	r7, #28
  405158:	46bd      	mov	sp, r7
  40515a:	bc80      	pop	{r7}
  40515c:	4770      	bx	lr
  40515e:	bf00      	nop

00405160 <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  405160:	b580      	push	{r7, lr}
  405162:	b084      	sub	sp, #16
  405164:	af00      	add	r7, sp, #0
  405166:	60f8      	str	r0, [r7, #12]
  405168:	60b9      	str	r1, [r7, #8]
  40516a:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  40516c:	68b9      	ldr	r1, [r7, #8]
  40516e:	68f8      	ldr	r0, [r7, #12]
  405170:	4b19      	ldr	r3, [pc, #100]	; (4051d8 <pio_set_input+0x78>)
  405172:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  405174:	687b      	ldr	r3, [r7, #4]
  405176:	f003 0301 	and.w	r3, r3, #1
  40517a:	461a      	mov	r2, r3
  40517c:	68b9      	ldr	r1, [r7, #8]
  40517e:	68f8      	ldr	r0, [r7, #12]
  405180:	4b16      	ldr	r3, [pc, #88]	; (4051dc <pio_set_input+0x7c>)
  405182:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  405184:	687b      	ldr	r3, [r7, #4]
  405186:	f003 030a 	and.w	r3, r3, #10
  40518a:	2b00      	cmp	r3, #0
  40518c:	d003      	beq.n	405196 <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  40518e:	68fb      	ldr	r3, [r7, #12]
  405190:	68ba      	ldr	r2, [r7, #8]
  405192:	621a      	str	r2, [r3, #32]
  405194:	e002      	b.n	40519c <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  405196:	68fb      	ldr	r3, [r7, #12]
  405198:	68ba      	ldr	r2, [r7, #8]
  40519a:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  40519c:	687b      	ldr	r3, [r7, #4]
  40519e:	f003 0302 	and.w	r3, r3, #2
  4051a2:	2b00      	cmp	r3, #0
  4051a4:	d004      	beq.n	4051b0 <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  4051a6:	68fb      	ldr	r3, [r7, #12]
  4051a8:	68ba      	ldr	r2, [r7, #8]
  4051aa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  4051ae:	e008      	b.n	4051c2 <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  4051b0:	687b      	ldr	r3, [r7, #4]
  4051b2:	f003 0308 	and.w	r3, r3, #8
  4051b6:	2b00      	cmp	r3, #0
  4051b8:	d003      	beq.n	4051c2 <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  4051ba:	68fb      	ldr	r3, [r7, #12]
  4051bc:	68ba      	ldr	r2, [r7, #8]
  4051be:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  4051c2:	68fb      	ldr	r3, [r7, #12]
  4051c4:	68ba      	ldr	r2, [r7, #8]
  4051c6:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  4051c8:	68fb      	ldr	r3, [r7, #12]
  4051ca:	68ba      	ldr	r2, [r7, #8]
  4051cc:	601a      	str	r2, [r3, #0]
}
  4051ce:	bf00      	nop
  4051d0:	3710      	adds	r7, #16
  4051d2:	46bd      	mov	sp, r7
  4051d4:	bd80      	pop	{r7, pc}
  4051d6:	bf00      	nop
  4051d8:	00405301 	.word	0x00405301
  4051dc:	00405025 	.word	0x00405025

004051e0 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  4051e0:	b580      	push	{r7, lr}
  4051e2:	b084      	sub	sp, #16
  4051e4:	af00      	add	r7, sp, #0
  4051e6:	60f8      	str	r0, [r7, #12]
  4051e8:	60b9      	str	r1, [r7, #8]
  4051ea:	607a      	str	r2, [r7, #4]
  4051ec:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  4051ee:	68b9      	ldr	r1, [r7, #8]
  4051f0:	68f8      	ldr	r0, [r7, #12]
  4051f2:	4b12      	ldr	r3, [pc, #72]	; (40523c <pio_set_output+0x5c>)
  4051f4:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  4051f6:	69ba      	ldr	r2, [r7, #24]
  4051f8:	68b9      	ldr	r1, [r7, #8]
  4051fa:	68f8      	ldr	r0, [r7, #12]
  4051fc:	4b10      	ldr	r3, [pc, #64]	; (405240 <pio_set_output+0x60>)
  4051fe:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  405200:	683b      	ldr	r3, [r7, #0]
  405202:	2b00      	cmp	r3, #0
  405204:	d003      	beq.n	40520e <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  405206:	68fb      	ldr	r3, [r7, #12]
  405208:	68ba      	ldr	r2, [r7, #8]
  40520a:	651a      	str	r2, [r3, #80]	; 0x50
  40520c:	e002      	b.n	405214 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  40520e:	68fb      	ldr	r3, [r7, #12]
  405210:	68ba      	ldr	r2, [r7, #8]
  405212:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  405214:	687b      	ldr	r3, [r7, #4]
  405216:	2b00      	cmp	r3, #0
  405218:	d003      	beq.n	405222 <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  40521a:	68fb      	ldr	r3, [r7, #12]
  40521c:	68ba      	ldr	r2, [r7, #8]
  40521e:	631a      	str	r2, [r3, #48]	; 0x30
  405220:	e002      	b.n	405228 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  405222:	68fb      	ldr	r3, [r7, #12]
  405224:	68ba      	ldr	r2, [r7, #8]
  405226:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  405228:	68fb      	ldr	r3, [r7, #12]
  40522a:	68ba      	ldr	r2, [r7, #8]
  40522c:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  40522e:	68fb      	ldr	r3, [r7, #12]
  405230:	68ba      	ldr	r2, [r7, #8]
  405232:	601a      	str	r2, [r3, #0]
}
  405234:	bf00      	nop
  405236:	3710      	adds	r7, #16
  405238:	46bd      	mov	sp, r7
  40523a:	bd80      	pop	{r7, pc}
  40523c:	00405301 	.word	0x00405301
  405240:	00405025 	.word	0x00405025

00405244 <pio_pull_down>:
 * \param ul_pull_down_enable Indicates if the pin(s) internal pull-down shall
 * be configured.
 */
void pio_pull_down(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_down_enable)
{
  405244:	b480      	push	{r7}
  405246:	b085      	sub	sp, #20
  405248:	af00      	add	r7, sp, #0
  40524a:	60f8      	str	r0, [r7, #12]
  40524c:	60b9      	str	r1, [r7, #8]
  40524e:	607a      	str	r2, [r7, #4]
	/* Enable the pull-down if necessary */
	if (ul_pull_down_enable) {
  405250:	687b      	ldr	r3, [r7, #4]
  405252:	2b00      	cmp	r3, #0
  405254:	d004      	beq.n	405260 <pio_pull_down+0x1c>
		p_pio->PIO_PPDER = ul_mask;
  405256:	68fb      	ldr	r3, [r7, #12]
  405258:	68ba      	ldr	r2, [r7, #8]
  40525a:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
	} else {
		p_pio->PIO_PPDDR = ul_mask;
	}
}
  40525e:	e003      	b.n	405268 <pio_pull_down+0x24>
{
	/* Enable the pull-down if necessary */
	if (ul_pull_down_enable) {
		p_pio->PIO_PPDER = ul_mask;
	} else {
		p_pio->PIO_PPDDR = ul_mask;
  405260:	68fb      	ldr	r3, [r7, #12]
  405262:	68ba      	ldr	r2, [r7, #8]
  405264:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	}
}
  405268:	bf00      	nop
  40526a:	3714      	adds	r7, #20
  40526c:	46bd      	mov	sp, r7
  40526e:	bc80      	pop	{r7}
  405270:	4770      	bx	lr
  405272:	bf00      	nop

00405274 <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  405274:	b480      	push	{r7}
  405276:	b085      	sub	sp, #20
  405278:	af00      	add	r7, sp, #0
  40527a:	60f8      	str	r0, [r7, #12]
  40527c:	60b9      	str	r1, [r7, #8]
  40527e:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  405280:	687b      	ldr	r3, [r7, #4]
  405282:	f003 0310 	and.w	r3, r3, #16
  405286:	2b00      	cmp	r3, #0
  405288:	d020      	beq.n	4052cc <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  40528a:	68fb      	ldr	r3, [r7, #12]
  40528c:	68ba      	ldr	r2, [r7, #8]
  40528e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  405292:	687b      	ldr	r3, [r7, #4]
  405294:	f003 0320 	and.w	r3, r3, #32
  405298:	2b00      	cmp	r3, #0
  40529a:	d004      	beq.n	4052a6 <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  40529c:	68fb      	ldr	r3, [r7, #12]
  40529e:	68ba      	ldr	r2, [r7, #8]
  4052a0:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  4052a4:	e003      	b.n	4052ae <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  4052a6:	68fb      	ldr	r3, [r7, #12]
  4052a8:	68ba      	ldr	r2, [r7, #8]
  4052aa:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  4052ae:	687b      	ldr	r3, [r7, #4]
  4052b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
  4052b4:	2b00      	cmp	r3, #0
  4052b6:	d004      	beq.n	4052c2 <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  4052b8:	68fb      	ldr	r3, [r7, #12]
  4052ba:	68ba      	ldr	r2, [r7, #8]
  4052bc:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  4052c0:	e008      	b.n	4052d4 <pio_configure_interrupt+0x60>
		if (ul_attr & PIO_IT_EDGE) {
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
  4052c2:	68fb      	ldr	r3, [r7, #12]
  4052c4:	68ba      	ldr	r2, [r7, #8]
  4052c6:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  4052ca:	e003      	b.n	4052d4 <pio_configure_interrupt+0x60>
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
  4052cc:	68fb      	ldr	r3, [r7, #12]
  4052ce:	68ba      	ldr	r2, [r7, #8]
  4052d0:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	}
}
  4052d4:	bf00      	nop
  4052d6:	3714      	adds	r7, #20
  4052d8:	46bd      	mov	sp, r7
  4052da:	bc80      	pop	{r7}
  4052dc:	4770      	bx	lr
  4052de:	bf00      	nop

004052e0 <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  4052e0:	b480      	push	{r7}
  4052e2:	b083      	sub	sp, #12
  4052e4:	af00      	add	r7, sp, #0
  4052e6:	6078      	str	r0, [r7, #4]
  4052e8:	6039      	str	r1, [r7, #0]
	p_pio->PIO_ISR;
  4052ea:	687b      	ldr	r3, [r7, #4]
  4052ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
	p_pio->PIO_IER = ul_mask;
  4052ee:	687b      	ldr	r3, [r7, #4]
  4052f0:	683a      	ldr	r2, [r7, #0]
  4052f2:	641a      	str	r2, [r3, #64]	; 0x40
}
  4052f4:	bf00      	nop
  4052f6:	370c      	adds	r7, #12
  4052f8:	46bd      	mov	sp, r7
  4052fa:	bc80      	pop	{r7}
  4052fc:	4770      	bx	lr
  4052fe:	bf00      	nop

00405300 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  405300:	b480      	push	{r7}
  405302:	b083      	sub	sp, #12
  405304:	af00      	add	r7, sp, #0
  405306:	6078      	str	r0, [r7, #4]
  405308:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  40530a:	687b      	ldr	r3, [r7, #4]
  40530c:	683a      	ldr	r2, [r7, #0]
  40530e:	645a      	str	r2, [r3, #68]	; 0x44
}
  405310:	bf00      	nop
  405312:	370c      	adds	r7, #12
  405314:	46bd      	mov	sp, r7
  405316:	bc80      	pop	{r7}
  405318:	4770      	bx	lr
  40531a:	bf00      	nop

0040531c <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  40531c:	b480      	push	{r7}
  40531e:	b083      	sub	sp, #12
  405320:	af00      	add	r7, sp, #0
  405322:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  405324:	687b      	ldr	r3, [r7, #4]
  405326:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  405328:	4618      	mov	r0, r3
  40532a:	370c      	adds	r7, #12
  40532c:	46bd      	mov	sp, r7
  40532e:	bc80      	pop	{r7}
  405330:	4770      	bx	lr
  405332:	bf00      	nop

00405334 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  405334:	b480      	push	{r7}
  405336:	b083      	sub	sp, #12
  405338:	af00      	add	r7, sp, #0
  40533a:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  40533c:	687b      	ldr	r3, [r7, #4]
  40533e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  405340:	4618      	mov	r0, r3
  405342:	370c      	adds	r7, #12
  405344:	46bd      	mov	sp, r7
  405346:	bc80      	pop	{r7}
  405348:	4770      	bx	lr
  40534a:	bf00      	nop

0040534c <pio_set_pin_high>:
 * \param ul_pin The pin index.
 *
 * \note The function \ref pio_configure_pin must be called beforehand.
 */
void pio_set_pin_high(uint32_t ul_pin)
{
  40534c:	b580      	push	{r7, lr}
  40534e:	b084      	sub	sp, #16
  405350:	af00      	add	r7, sp, #0
  405352:	6078      	str	r0, [r7, #4]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  405354:	6878      	ldr	r0, [r7, #4]
  405356:	4b08      	ldr	r3, [pc, #32]	; (405378 <pio_set_pin_high+0x2c>)
  405358:	4798      	blx	r3
  40535a:	60f8      	str	r0, [r7, #12]

	/* Value to be driven on the I/O line: 1. */
	p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  40535c:	687b      	ldr	r3, [r7, #4]
  40535e:	f003 031f 	and.w	r3, r3, #31
  405362:	2201      	movs	r2, #1
  405364:	fa02 f303 	lsl.w	r3, r2, r3
  405368:	461a      	mov	r2, r3
  40536a:	68fb      	ldr	r3, [r7, #12]
  40536c:	631a      	str	r2, [r3, #48]	; 0x30
}
  40536e:	bf00      	nop
  405370:	3710      	adds	r7, #16
  405372:	46bd      	mov	sp, r7
  405374:	bd80      	pop	{r7, pc}
  405376:	bf00      	nop
  405378:	004056e1 	.word	0x004056e1

0040537c <pio_set_pin_low>:
 * \param ul_pin The pin index.
 *
 * \note The function \ref pio_configure_pin must be called before.
 */
void pio_set_pin_low(uint32_t ul_pin)
{
  40537c:	b580      	push	{r7, lr}
  40537e:	b084      	sub	sp, #16
  405380:	af00      	add	r7, sp, #0
  405382:	6078      	str	r0, [r7, #4]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  405384:	6878      	ldr	r0, [r7, #4]
  405386:	4b08      	ldr	r3, [pc, #32]	; (4053a8 <pio_set_pin_low+0x2c>)
  405388:	4798      	blx	r3
  40538a:	60f8      	str	r0, [r7, #12]

	/* Value to be driven on the I/O line: 0. */
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  40538c:	687b      	ldr	r3, [r7, #4]
  40538e:	f003 031f 	and.w	r3, r3, #31
  405392:	2201      	movs	r2, #1
  405394:	fa02 f303 	lsl.w	r3, r2, r3
  405398:	461a      	mov	r2, r3
  40539a:	68fb      	ldr	r3, [r7, #12]
  40539c:	635a      	str	r2, [r3, #52]	; 0x34
}
  40539e:	bf00      	nop
  4053a0:	3710      	adds	r7, #16
  4053a2:	46bd      	mov	sp, r7
  4053a4:	bd80      	pop	{r7, pc}
  4053a6:	bf00      	nop
  4053a8:	004056e1 	.word	0x004056e1

004053ac <pio_toggle_pin>:
 * \param ul_pin The pin index.
 *
 * \note The function \ref pio_configure_pin must be called before.
 */
void pio_toggle_pin(uint32_t ul_pin)
{
  4053ac:	b580      	push	{r7, lr}
  4053ae:	b084      	sub	sp, #16
  4053b0:	af00      	add	r7, sp, #0
  4053b2:	6078      	str	r0, [r7, #4]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  4053b4:	6878      	ldr	r0, [r7, #4]
  4053b6:	4b12      	ldr	r3, [pc, #72]	; (405400 <pio_toggle_pin+0x54>)
  4053b8:	4798      	blx	r3
  4053ba:	60f8      	str	r0, [r7, #12]

	if (p_pio->PIO_ODSR & (1 << (ul_pin & 0x1F))) {
  4053bc:	68fb      	ldr	r3, [r7, #12]
  4053be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  4053c0:	687a      	ldr	r2, [r7, #4]
  4053c2:	f002 021f 	and.w	r2, r2, #31
  4053c6:	2101      	movs	r1, #1
  4053c8:	fa01 f202 	lsl.w	r2, r1, r2
  4053cc:	4013      	ands	r3, r2
  4053ce:	2b00      	cmp	r3, #0
  4053d0:	d009      	beq.n	4053e6 <pio_toggle_pin+0x3a>
		/* Value to be driven on the I/O line: 0. */
		p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  4053d2:	687b      	ldr	r3, [r7, #4]
  4053d4:	f003 031f 	and.w	r3, r3, #31
  4053d8:	2201      	movs	r2, #1
  4053da:	fa02 f303 	lsl.w	r3, r2, r3
  4053de:	461a      	mov	r2, r3
  4053e0:	68fb      	ldr	r3, [r7, #12]
  4053e2:	635a      	str	r2, [r3, #52]	; 0x34
	} else {
		/* Value to be driven on the I/O line: 1. */
		p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
	}
}
  4053e4:	e008      	b.n	4053f8 <pio_toggle_pin+0x4c>
	if (p_pio->PIO_ODSR & (1 << (ul_pin & 0x1F))) {
		/* Value to be driven on the I/O line: 0. */
		p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
	} else {
		/* Value to be driven on the I/O line: 1. */
		p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  4053e6:	687b      	ldr	r3, [r7, #4]
  4053e8:	f003 031f 	and.w	r3, r3, #31
  4053ec:	2201      	movs	r2, #1
  4053ee:	fa02 f303 	lsl.w	r3, r2, r3
  4053f2:	461a      	mov	r2, r3
  4053f4:	68fb      	ldr	r3, [r7, #12]
  4053f6:	631a      	str	r2, [r3, #48]	; 0x30
	}
}
  4053f8:	bf00      	nop
  4053fa:	3710      	adds	r7, #16
  4053fc:	46bd      	mov	sp, r7
  4053fe:	bd80      	pop	{r7, pc}
  405400:	004056e1 	.word	0x004056e1

00405404 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  405404:	b590      	push	{r4, r7, lr}
  405406:	b087      	sub	sp, #28
  405408:	af02      	add	r7, sp, #8
  40540a:	6078      	str	r0, [r7, #4]
  40540c:	6039      	str	r1, [r7, #0]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  40540e:	6878      	ldr	r0, [r7, #4]
  405410:	4b63      	ldr	r3, [pc, #396]	; (4055a0 <pio_configure_pin+0x19c>)
  405412:	4798      	blx	r3
  405414:	60f8      	str	r0, [r7, #12]

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  405416:	683b      	ldr	r3, [r7, #0]
  405418:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
  40541c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  405420:	d067      	beq.n	4054f2 <pio_configure_pin+0xee>
  405422:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  405426:	d809      	bhi.n	40543c <pio_configure_pin+0x38>
  405428:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  40542c:	d02b      	beq.n	405486 <pio_configure_pin+0x82>
  40542e:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  405432:	d043      	beq.n	4054bc <pio_configure_pin+0xb8>
  405434:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  405438:	d00a      	beq.n	405450 <pio_configure_pin+0x4c>
  40543a:	e0a9      	b.n	405590 <pio_configure_pin+0x18c>
  40543c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  405440:	d07e      	beq.n	405540 <pio_configure_pin+0x13c>
  405442:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  405446:	d07b      	beq.n	405540 <pio_configure_pin+0x13c>
  405448:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  40544c:	d06c      	beq.n	405528 <pio_configure_pin+0x124>
  40544e:	e09f      	b.n	405590 <pio_configure_pin+0x18c>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  405450:	687b      	ldr	r3, [r7, #4]
  405452:	f003 031f 	and.w	r3, r3, #31
  405456:	2201      	movs	r2, #1
  405458:	fa02 f303 	lsl.w	r3, r2, r3
  40545c:	461a      	mov	r2, r3
  40545e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  405462:	68f8      	ldr	r0, [r7, #12]
  405464:	4b4f      	ldr	r3, [pc, #316]	; (4055a4 <pio_configure_pin+0x1a0>)
  405466:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  405468:	687b      	ldr	r3, [r7, #4]
  40546a:	f003 031f 	and.w	r3, r3, #31
  40546e:	2201      	movs	r2, #1
  405470:	fa02 f303 	lsl.w	r3, r2, r3
  405474:	4619      	mov	r1, r3
  405476:	683b      	ldr	r3, [r7, #0]
  405478:	f003 0301 	and.w	r3, r3, #1
  40547c:	461a      	mov	r2, r3
  40547e:	68f8      	ldr	r0, [r7, #12]
  405480:	4b49      	ldr	r3, [pc, #292]	; (4055a8 <pio_configure_pin+0x1a4>)
  405482:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  405484:	e086      	b.n	405594 <pio_configure_pin+0x190>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  405486:	687b      	ldr	r3, [r7, #4]
  405488:	f003 031f 	and.w	r3, r3, #31
  40548c:	2201      	movs	r2, #1
  40548e:	fa02 f303 	lsl.w	r3, r2, r3
  405492:	461a      	mov	r2, r3
  405494:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  405498:	68f8      	ldr	r0, [r7, #12]
  40549a:	4b42      	ldr	r3, [pc, #264]	; (4055a4 <pio_configure_pin+0x1a0>)
  40549c:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  40549e:	687b      	ldr	r3, [r7, #4]
  4054a0:	f003 031f 	and.w	r3, r3, #31
  4054a4:	2201      	movs	r2, #1
  4054a6:	fa02 f303 	lsl.w	r3, r2, r3
  4054aa:	4619      	mov	r1, r3
  4054ac:	683b      	ldr	r3, [r7, #0]
  4054ae:	f003 0301 	and.w	r3, r3, #1
  4054b2:	461a      	mov	r2, r3
  4054b4:	68f8      	ldr	r0, [r7, #12]
  4054b6:	4b3c      	ldr	r3, [pc, #240]	; (4055a8 <pio_configure_pin+0x1a4>)
  4054b8:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  4054ba:	e06b      	b.n	405594 <pio_configure_pin+0x190>
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  4054bc:	687b      	ldr	r3, [r7, #4]
  4054be:	f003 031f 	and.w	r3, r3, #31
  4054c2:	2201      	movs	r2, #1
  4054c4:	fa02 f303 	lsl.w	r3, r2, r3
  4054c8:	461a      	mov	r2, r3
  4054ca:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  4054ce:	68f8      	ldr	r0, [r7, #12]
  4054d0:	4b34      	ldr	r3, [pc, #208]	; (4055a4 <pio_configure_pin+0x1a0>)
  4054d2:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  4054d4:	687b      	ldr	r3, [r7, #4]
  4054d6:	f003 031f 	and.w	r3, r3, #31
  4054da:	2201      	movs	r2, #1
  4054dc:	fa02 f303 	lsl.w	r3, r2, r3
  4054e0:	4619      	mov	r1, r3
  4054e2:	683b      	ldr	r3, [r7, #0]
  4054e4:	f003 0301 	and.w	r3, r3, #1
  4054e8:	461a      	mov	r2, r3
  4054ea:	68f8      	ldr	r0, [r7, #12]
  4054ec:	4b2e      	ldr	r3, [pc, #184]	; (4055a8 <pio_configure_pin+0x1a4>)
  4054ee:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  4054f0:	e050      	b.n	405594 <pio_configure_pin+0x190>
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  4054f2:	687b      	ldr	r3, [r7, #4]
  4054f4:	f003 031f 	and.w	r3, r3, #31
  4054f8:	2201      	movs	r2, #1
  4054fa:	fa02 f303 	lsl.w	r3, r2, r3
  4054fe:	461a      	mov	r2, r3
  405500:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  405504:	68f8      	ldr	r0, [r7, #12]
  405506:	4b27      	ldr	r3, [pc, #156]	; (4055a4 <pio_configure_pin+0x1a0>)
  405508:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  40550a:	687b      	ldr	r3, [r7, #4]
  40550c:	f003 031f 	and.w	r3, r3, #31
  405510:	2201      	movs	r2, #1
  405512:	fa02 f303 	lsl.w	r3, r2, r3
  405516:	4619      	mov	r1, r3
  405518:	683b      	ldr	r3, [r7, #0]
  40551a:	f003 0301 	and.w	r3, r3, #1
  40551e:	461a      	mov	r2, r3
  405520:	68f8      	ldr	r0, [r7, #12]
  405522:	4b21      	ldr	r3, [pc, #132]	; (4055a8 <pio_configure_pin+0x1a4>)
  405524:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  405526:	e035      	b.n	405594 <pio_configure_pin+0x190>
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  405528:	687b      	ldr	r3, [r7, #4]
  40552a:	f003 031f 	and.w	r3, r3, #31
  40552e:	2201      	movs	r2, #1
  405530:	fa02 f303 	lsl.w	r3, r2, r3
  405534:	683a      	ldr	r2, [r7, #0]
  405536:	4619      	mov	r1, r3
  405538:	68f8      	ldr	r0, [r7, #12]
  40553a:	4b1c      	ldr	r3, [pc, #112]	; (4055ac <pio_configure_pin+0x1a8>)
  40553c:	4798      	blx	r3
		break;
  40553e:	e029      	b.n	405594 <pio_configure_pin+0x190>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  405540:	687b      	ldr	r3, [r7, #4]
  405542:	f003 031f 	and.w	r3, r3, #31
  405546:	2201      	movs	r2, #1
  405548:	fa02 f303 	lsl.w	r3, r2, r3
  40554c:	4619      	mov	r1, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  40554e:	683b      	ldr	r3, [r7, #0]
  405550:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  405554:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  405558:	bf0c      	ite	eq
  40555a:	2301      	moveq	r3, #1
  40555c:	2300      	movne	r3, #0
  40555e:	b2db      	uxtb	r3, r3
  405560:	461a      	mov	r2, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
  405562:	683b      	ldr	r3, [r7, #0]
  405564:	f003 0304 	and.w	r3, r3, #4
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  405568:	2b00      	cmp	r3, #0
  40556a:	bf14      	ite	ne
  40556c:	2301      	movne	r3, #1
  40556e:	2300      	moveq	r3, #0
  405570:	b2db      	uxtb	r3, r3
  405572:	4618      	mov	r0, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
  405574:	683b      	ldr	r3, [r7, #0]
  405576:	f003 0301 	and.w	r3, r3, #1
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  40557a:	2b00      	cmp	r3, #0
  40557c:	bf14      	ite	ne
  40557e:	2301      	movne	r3, #1
  405580:	2300      	moveq	r3, #0
  405582:	b2db      	uxtb	r3, r3
  405584:	9300      	str	r3, [sp, #0]
  405586:	4603      	mov	r3, r0
  405588:	68f8      	ldr	r0, [r7, #12]
  40558a:	4c09      	ldr	r4, [pc, #36]	; (4055b0 <pio_configure_pin+0x1ac>)
  40558c:	47a0      	blx	r4
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  40558e:	e001      	b.n	405594 <pio_configure_pin+0x190>

	default:
		return 0;
  405590:	2300      	movs	r3, #0
  405592:	e000      	b.n	405596 <pio_configure_pin+0x192>
	}

	return 1;
  405594:	2301      	movs	r3, #1
}
  405596:	4618      	mov	r0, r3
  405598:	3714      	adds	r7, #20
  40559a:	46bd      	mov	sp, r7
  40559c:	bd90      	pop	{r4, r7, pc}
  40559e:	bf00      	nop
  4055a0:	004056e1 	.word	0x004056e1
  4055a4:	00405051 	.word	0x00405051
  4055a8:	00405025 	.word	0x00405025
  4055ac:	00405161 	.word	0x00405161
  4055b0:	004051e1 	.word	0x004051e1

004055b4 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  4055b4:	b590      	push	{r4, r7, lr}
  4055b6:	b087      	sub	sp, #28
  4055b8:	af02      	add	r7, sp, #8
  4055ba:	60f8      	str	r0, [r7, #12]
  4055bc:	60b9      	str	r1, [r7, #8]
  4055be:	607a      	str	r2, [r7, #4]
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  4055c0:	687b      	ldr	r3, [r7, #4]
  4055c2:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
  4055c6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4055ca:	d043      	beq.n	405654 <pio_configure_pin_group+0xa0>
  4055cc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4055d0:	d809      	bhi.n	4055e6 <pio_configure_pin_group+0x32>
  4055d2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4055d6:	d01f      	beq.n	405618 <pio_configure_pin_group+0x64>
  4055d8:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4055dc:	d02b      	beq.n	405636 <pio_configure_pin_group+0x82>
  4055de:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4055e2:	d00a      	beq.n	4055fa <pio_configure_pin_group+0x46>
  4055e4:	e06d      	b.n	4056c2 <pio_configure_pin_group+0x10e>
  4055e6:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4055ea:	d048      	beq.n	40567e <pio_configure_pin_group+0xca>
  4055ec:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4055f0:	d045      	beq.n	40567e <pio_configure_pin_group+0xca>
  4055f2:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4055f6:	d03c      	beq.n	405672 <pio_configure_pin_group+0xbe>
  4055f8:	e063      	b.n	4056c2 <pio_configure_pin_group+0x10e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  4055fa:	68ba      	ldr	r2, [r7, #8]
  4055fc:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  405600:	68f8      	ldr	r0, [r7, #12]
  405602:	4b33      	ldr	r3, [pc, #204]	; (4056d0 <pio_configure_pin_group+0x11c>)
  405604:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  405606:	687b      	ldr	r3, [r7, #4]
  405608:	f003 0301 	and.w	r3, r3, #1
  40560c:	461a      	mov	r2, r3
  40560e:	68b9      	ldr	r1, [r7, #8]
  405610:	68f8      	ldr	r0, [r7, #12]
  405612:	4b30      	ldr	r3, [pc, #192]	; (4056d4 <pio_configure_pin_group+0x120>)
  405614:	4798      	blx	r3
		break;
  405616:	e056      	b.n	4056c6 <pio_configure_pin_group+0x112>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  405618:	68ba      	ldr	r2, [r7, #8]
  40561a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40561e:	68f8      	ldr	r0, [r7, #12]
  405620:	4b2b      	ldr	r3, [pc, #172]	; (4056d0 <pio_configure_pin_group+0x11c>)
  405622:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  405624:	687b      	ldr	r3, [r7, #4]
  405626:	f003 0301 	and.w	r3, r3, #1
  40562a:	461a      	mov	r2, r3
  40562c:	68b9      	ldr	r1, [r7, #8]
  40562e:	68f8      	ldr	r0, [r7, #12]
  405630:	4b28      	ldr	r3, [pc, #160]	; (4056d4 <pio_configure_pin_group+0x120>)
  405632:	4798      	blx	r3
		break;
  405634:	e047      	b.n	4056c6 <pio_configure_pin_group+0x112>
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  405636:	68ba      	ldr	r2, [r7, #8]
  405638:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  40563c:	68f8      	ldr	r0, [r7, #12]
  40563e:	4b24      	ldr	r3, [pc, #144]	; (4056d0 <pio_configure_pin_group+0x11c>)
  405640:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  405642:	687b      	ldr	r3, [r7, #4]
  405644:	f003 0301 	and.w	r3, r3, #1
  405648:	461a      	mov	r2, r3
  40564a:	68b9      	ldr	r1, [r7, #8]
  40564c:	68f8      	ldr	r0, [r7, #12]
  40564e:	4b21      	ldr	r3, [pc, #132]	; (4056d4 <pio_configure_pin_group+0x120>)
  405650:	4798      	blx	r3
		break;
  405652:	e038      	b.n	4056c6 <pio_configure_pin_group+0x112>
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  405654:	68ba      	ldr	r2, [r7, #8]
  405656:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  40565a:	68f8      	ldr	r0, [r7, #12]
  40565c:	4b1c      	ldr	r3, [pc, #112]	; (4056d0 <pio_configure_pin_group+0x11c>)
  40565e:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  405660:	687b      	ldr	r3, [r7, #4]
  405662:	f003 0301 	and.w	r3, r3, #1
  405666:	461a      	mov	r2, r3
  405668:	68b9      	ldr	r1, [r7, #8]
  40566a:	68f8      	ldr	r0, [r7, #12]
  40566c:	4b19      	ldr	r3, [pc, #100]	; (4056d4 <pio_configure_pin_group+0x120>)
  40566e:	4798      	blx	r3
		break;
  405670:	e029      	b.n	4056c6 <pio_configure_pin_group+0x112>
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  405672:	687a      	ldr	r2, [r7, #4]
  405674:	68b9      	ldr	r1, [r7, #8]
  405676:	68f8      	ldr	r0, [r7, #12]
  405678:	4b17      	ldr	r3, [pc, #92]	; (4056d8 <pio_configure_pin_group+0x124>)
  40567a:	4798      	blx	r3
		break;
  40567c:	e023      	b.n	4056c6 <pio_configure_pin_group+0x112>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  40567e:	687b      	ldr	r3, [r7, #4]
  405680:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  405684:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  405688:	bf0c      	ite	eq
  40568a:	2301      	moveq	r3, #1
  40568c:	2300      	movne	r3, #0
  40568e:	b2db      	uxtb	r3, r3
  405690:	461a      	mov	r2, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
  405692:	687b      	ldr	r3, [r7, #4]
  405694:	f003 0304 	and.w	r3, r3, #4
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  405698:	2b00      	cmp	r3, #0
  40569a:	bf14      	ite	ne
  40569c:	2301      	movne	r3, #1
  40569e:	2300      	moveq	r3, #0
  4056a0:	b2db      	uxtb	r3, r3
  4056a2:	4619      	mov	r1, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
  4056a4:	687b      	ldr	r3, [r7, #4]
  4056a6:	f003 0301 	and.w	r3, r3, #1
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  4056aa:	2b00      	cmp	r3, #0
  4056ac:	bf14      	ite	ne
  4056ae:	2301      	movne	r3, #1
  4056b0:	2300      	moveq	r3, #0
  4056b2:	b2db      	uxtb	r3, r3
  4056b4:	9300      	str	r3, [sp, #0]
  4056b6:	460b      	mov	r3, r1
  4056b8:	68b9      	ldr	r1, [r7, #8]
  4056ba:	68f8      	ldr	r0, [r7, #12]
  4056bc:	4c07      	ldr	r4, [pc, #28]	; (4056dc <pio_configure_pin_group+0x128>)
  4056be:	47a0      	blx	r4
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  4056c0:	e001      	b.n	4056c6 <pio_configure_pin_group+0x112>

	default:
		return 0;
  4056c2:	2300      	movs	r3, #0
  4056c4:	e000      	b.n	4056c8 <pio_configure_pin_group+0x114>
	}

	return 1;
  4056c6:	2301      	movs	r3, #1
}
  4056c8:	4618      	mov	r0, r3
  4056ca:	3714      	adds	r7, #20
  4056cc:	46bd      	mov	sp, r7
  4056ce:	bd90      	pop	{r4, r7, pc}
  4056d0:	00405051 	.word	0x00405051
  4056d4:	00405025 	.word	0x00405025
  4056d8:	00405161 	.word	0x00405161
  4056dc:	004051e1 	.word	0x004051e1

004056e0 <pio_get_pin_group>:
 * \param ul_pin The pin index.
 *
 * \return Pointer to \ref Pio struct for GPIO port.
 */
Pio *pio_get_pin_group(uint32_t ul_pin)
{
  4056e0:	b480      	push	{r7}
  4056e2:	b085      	sub	sp, #20
  4056e4:	af00      	add	r7, sp, #0
  4056e6:	6078      	str	r0, [r7, #4]
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  4056e8:	687b      	ldr	r3, [r7, #4]
  4056ea:	095b      	lsrs	r3, r3, #5
  4056ec:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4056f0:	f203 7307 	addw	r3, r3, #1799	; 0x707
  4056f4:	025b      	lsls	r3, r3, #9
  4056f6:	60fb      	str	r3, [r7, #12]
#endif
	return p_pio;
  4056f8:	68fb      	ldr	r3, [r7, #12]
}
  4056fa:	4618      	mov	r0, r3
  4056fc:	3714      	adds	r7, #20
  4056fe:	46bd      	mov	sp, r7
  405700:	bc80      	pop	{r7}
  405702:	4770      	bx	lr

00405704 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  405704:	b580      	push	{r7, lr}
  405706:	b084      	sub	sp, #16
  405708:	af00      	add	r7, sp, #0
  40570a:	6078      	str	r0, [r7, #4]
  40570c:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  40570e:	6878      	ldr	r0, [r7, #4]
  405710:	4b26      	ldr	r3, [pc, #152]	; (4057ac <pio_handler_process+0xa8>)
  405712:	4798      	blx	r3
  405714:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  405716:	6878      	ldr	r0, [r7, #4]
  405718:	4b25      	ldr	r3, [pc, #148]	; (4057b0 <pio_handler_process+0xac>)
  40571a:	4798      	blx	r3
  40571c:	4602      	mov	r2, r0
  40571e:	68fb      	ldr	r3, [r7, #12]
  405720:	4013      	ands	r3, r2
  405722:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  405724:	68fb      	ldr	r3, [r7, #12]
  405726:	2b00      	cmp	r3, #0
  405728:	d03c      	beq.n	4057a4 <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  40572a:	2300      	movs	r3, #0
  40572c:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  40572e:	e034      	b.n	40579a <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  405730:	4a20      	ldr	r2, [pc, #128]	; (4057b4 <pio_handler_process+0xb0>)
  405732:	68bb      	ldr	r3, [r7, #8]
  405734:	011b      	lsls	r3, r3, #4
  405736:	4413      	add	r3, r2
  405738:	681a      	ldr	r2, [r3, #0]
  40573a:	683b      	ldr	r3, [r7, #0]
  40573c:	429a      	cmp	r2, r3
  40573e:	d126      	bne.n	40578e <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  405740:	4a1c      	ldr	r2, [pc, #112]	; (4057b4 <pio_handler_process+0xb0>)
  405742:	68bb      	ldr	r3, [r7, #8]
  405744:	011b      	lsls	r3, r3, #4
  405746:	4413      	add	r3, r2
  405748:	3304      	adds	r3, #4
  40574a:	681a      	ldr	r2, [r3, #0]
  40574c:	68fb      	ldr	r3, [r7, #12]
  40574e:	4013      	ands	r3, r2
  405750:	2b00      	cmp	r3, #0
  405752:	d01c      	beq.n	40578e <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  405754:	4a17      	ldr	r2, [pc, #92]	; (4057b4 <pio_handler_process+0xb0>)
  405756:	68bb      	ldr	r3, [r7, #8]
  405758:	011b      	lsls	r3, r3, #4
  40575a:	4413      	add	r3, r2
  40575c:	330c      	adds	r3, #12
  40575e:	681b      	ldr	r3, [r3, #0]
  405760:	4914      	ldr	r1, [pc, #80]	; (4057b4 <pio_handler_process+0xb0>)
  405762:	68ba      	ldr	r2, [r7, #8]
  405764:	0112      	lsls	r2, r2, #4
  405766:	440a      	add	r2, r1
  405768:	6810      	ldr	r0, [r2, #0]
  40576a:	4912      	ldr	r1, [pc, #72]	; (4057b4 <pio_handler_process+0xb0>)
  40576c:	68ba      	ldr	r2, [r7, #8]
  40576e:	0112      	lsls	r2, r2, #4
  405770:	440a      	add	r2, r1
  405772:	3204      	adds	r2, #4
  405774:	6812      	ldr	r2, [r2, #0]
  405776:	4611      	mov	r1, r2
  405778:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  40577a:	4a0e      	ldr	r2, [pc, #56]	; (4057b4 <pio_handler_process+0xb0>)
  40577c:	68bb      	ldr	r3, [r7, #8]
  40577e:	011b      	lsls	r3, r3, #4
  405780:	4413      	add	r3, r2
  405782:	3304      	adds	r3, #4
  405784:	681b      	ldr	r3, [r3, #0]
  405786:	43db      	mvns	r3, r3
  405788:	68fa      	ldr	r2, [r7, #12]
  40578a:	4013      	ands	r3, r2
  40578c:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  40578e:	68bb      	ldr	r3, [r7, #8]
  405790:	3301      	adds	r3, #1
  405792:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  405794:	68bb      	ldr	r3, [r7, #8]
  405796:	2b06      	cmp	r3, #6
  405798:	d803      	bhi.n	4057a2 <pio_handler_process+0x9e>

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  40579a:	68fb      	ldr	r3, [r7, #12]
  40579c:	2b00      	cmp	r3, #0
  40579e:	d1c7      	bne.n	405730 <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  4057a0:	e000      	b.n	4057a4 <pio_handler_process+0xa0>
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
				break;
  4057a2:	bf00      	nop
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  4057a4:	bf00      	nop
  4057a6:	3710      	adds	r7, #16
  4057a8:	46bd      	mov	sp, r7
  4057aa:	bd80      	pop	{r7, pc}
  4057ac:	0040531d 	.word	0x0040531d
  4057b0:	00405335 	.word	0x00405335
  4057b4:	20000c64 	.word	0x20000c64

004057b8 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  4057b8:	b580      	push	{r7, lr}
  4057ba:	b086      	sub	sp, #24
  4057bc:	af00      	add	r7, sp, #0
  4057be:	60f8      	str	r0, [r7, #12]
  4057c0:	60b9      	str	r1, [r7, #8]
  4057c2:	607a      	str	r2, [r7, #4]
  4057c4:	603b      	str	r3, [r7, #0]
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  4057c6:	4b13      	ldr	r3, [pc, #76]	; (405814 <pio_handler_set+0x5c>)
  4057c8:	681b      	ldr	r3, [r3, #0]
  4057ca:	2b06      	cmp	r3, #6
  4057cc:	d901      	bls.n	4057d2 <pio_handler_set+0x1a>
		return 1;
  4057ce:	2301      	movs	r3, #1
  4057d0:	e01c      	b.n	40580c <pio_handler_set+0x54>

	/* Define new source */
	pSource = &(gs_interrupt_sources[gs_ul_nb_sources]);
  4057d2:	4b10      	ldr	r3, [pc, #64]	; (405814 <pio_handler_set+0x5c>)
  4057d4:	681b      	ldr	r3, [r3, #0]
  4057d6:	011b      	lsls	r3, r3, #4
  4057d8:	4a0f      	ldr	r2, [pc, #60]	; (405818 <pio_handler_set+0x60>)
  4057da:	4413      	add	r3, r2
  4057dc:	617b      	str	r3, [r7, #20]
	pSource->id = ul_id;
  4057de:	697b      	ldr	r3, [r7, #20]
  4057e0:	68ba      	ldr	r2, [r7, #8]
  4057e2:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  4057e4:	697b      	ldr	r3, [r7, #20]
  4057e6:	687a      	ldr	r2, [r7, #4]
  4057e8:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  4057ea:	697b      	ldr	r3, [r7, #20]
  4057ec:	683a      	ldr	r2, [r7, #0]
  4057ee:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  4057f0:	697b      	ldr	r3, [r7, #20]
  4057f2:	6a3a      	ldr	r2, [r7, #32]
  4057f4:	60da      	str	r2, [r3, #12]
	gs_ul_nb_sources++;
  4057f6:	4b07      	ldr	r3, [pc, #28]	; (405814 <pio_handler_set+0x5c>)
  4057f8:	681b      	ldr	r3, [r3, #0]
  4057fa:	3301      	adds	r3, #1
  4057fc:	4a05      	ldr	r2, [pc, #20]	; (405814 <pio_handler_set+0x5c>)
  4057fe:	6013      	str	r3, [r2, #0]

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  405800:	683a      	ldr	r2, [r7, #0]
  405802:	6879      	ldr	r1, [r7, #4]
  405804:	68f8      	ldr	r0, [r7, #12]
  405806:	4b05      	ldr	r3, [pc, #20]	; (40581c <pio_handler_set+0x64>)
  405808:	4798      	blx	r3

	return 0;
  40580a:	2300      	movs	r3, #0
}
  40580c:	4618      	mov	r0, r3
  40580e:	3718      	adds	r7, #24
  405810:	46bd      	mov	sp, r7
  405812:	bd80      	pop	{r7, pc}
  405814:	20000cd4 	.word	0x20000cd4
  405818:	20000c64 	.word	0x20000c64
  40581c:	00405275 	.word	0x00405275

00405820 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  405820:	b580      	push	{r7, lr}
  405822:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  405824:	210b      	movs	r1, #11
  405826:	4802      	ldr	r0, [pc, #8]	; (405830 <PIOA_Handler+0x10>)
  405828:	4b02      	ldr	r3, [pc, #8]	; (405834 <PIOA_Handler+0x14>)
  40582a:	4798      	blx	r3
}
  40582c:	bf00      	nop
  40582e:	bd80      	pop	{r7, pc}
  405830:	400e0e00 	.word	0x400e0e00
  405834:	00405705 	.word	0x00405705

00405838 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  405838:	b580      	push	{r7, lr}
  40583a:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  40583c:	210c      	movs	r1, #12
  40583e:	4802      	ldr	r0, [pc, #8]	; (405848 <PIOB_Handler+0x10>)
  405840:	4b02      	ldr	r3, [pc, #8]	; (40584c <PIOB_Handler+0x14>)
  405842:	4798      	blx	r3
}
  405844:	bf00      	nop
  405846:	bd80      	pop	{r7, pc}
  405848:	400e1000 	.word	0x400e1000
  40584c:	00405705 	.word	0x00405705

00405850 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  405850:	b580      	push	{r7, lr}
  405852:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  405854:	210d      	movs	r1, #13
  405856:	4802      	ldr	r0, [pc, #8]	; (405860 <PIOC_Handler+0x10>)
  405858:	4b02      	ldr	r3, [pc, #8]	; (405864 <PIOC_Handler+0x14>)
  40585a:	4798      	blx	r3
}
  40585c:	bf00      	nop
  40585e:	bd80      	pop	{r7, pc}
  405860:	400e1200 	.word	0x400e1200
  405864:	00405705 	.word	0x00405705

00405868 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  405868:	b480      	push	{r7}
  40586a:	b085      	sub	sp, #20
  40586c:	af00      	add	r7, sp, #0
  40586e:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  405870:	491c      	ldr	r1, [pc, #112]	; (4058e4 <pmc_switch_mck_to_pllack+0x7c>)
  405872:	4b1c      	ldr	r3, [pc, #112]	; (4058e4 <pmc_switch_mck_to_pllack+0x7c>)
  405874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  405876:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  40587a:	687b      	ldr	r3, [r7, #4]
  40587c:	4313      	orrs	r3, r2
  40587e:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  405880:	f44f 6300 	mov.w	r3, #2048	; 0x800
  405884:	60fb      	str	r3, [r7, #12]
  405886:	e007      	b.n	405898 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  405888:	68fb      	ldr	r3, [r7, #12]
  40588a:	2b00      	cmp	r3, #0
  40588c:	d101      	bne.n	405892 <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  40588e:	2301      	movs	r3, #1
  405890:	e023      	b.n	4058da <pmc_switch_mck_to_pllack+0x72>
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  405892:	68fb      	ldr	r3, [r7, #12]
  405894:	3b01      	subs	r3, #1
  405896:	60fb      	str	r3, [r7, #12]
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  405898:	4b12      	ldr	r3, [pc, #72]	; (4058e4 <pmc_switch_mck_to_pllack+0x7c>)
  40589a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40589c:	f003 0308 	and.w	r3, r3, #8
  4058a0:	2b00      	cmp	r3, #0
  4058a2:	d0f1      	beq.n	405888 <pmc_switch_mck_to_pllack+0x20>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4058a4:	4a0f      	ldr	r2, [pc, #60]	; (4058e4 <pmc_switch_mck_to_pllack+0x7c>)
  4058a6:	4b0f      	ldr	r3, [pc, #60]	; (4058e4 <pmc_switch_mck_to_pllack+0x7c>)
  4058a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4058aa:	f023 0303 	bic.w	r3, r3, #3
  4058ae:	f043 0302 	orr.w	r3, r3, #2
  4058b2:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4058b4:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4058b8:	60fb      	str	r3, [r7, #12]
  4058ba:	e007      	b.n	4058cc <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4058bc:	68fb      	ldr	r3, [r7, #12]
  4058be:	2b00      	cmp	r3, #0
  4058c0:	d101      	bne.n	4058c6 <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  4058c2:	2301      	movs	r3, #1
  4058c4:	e009      	b.n	4058da <pmc_switch_mck_to_pllack+0x72>

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  4058c6:	68fb      	ldr	r3, [r7, #12]
  4058c8:	3b01      	subs	r3, #1
  4058ca:	60fb      	str	r3, [r7, #12]
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4058cc:	4b05      	ldr	r3, [pc, #20]	; (4058e4 <pmc_switch_mck_to_pllack+0x7c>)
  4058ce:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4058d0:	f003 0308 	and.w	r3, r3, #8
  4058d4:	2b00      	cmp	r3, #0
  4058d6:	d0f1      	beq.n	4058bc <pmc_switch_mck_to_pllack+0x54>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  4058d8:	2300      	movs	r3, #0
}
  4058da:	4618      	mov	r0, r3
  4058dc:	3714      	adds	r7, #20
  4058de:	46bd      	mov	sp, r7
  4058e0:	bc80      	pop	{r7}
  4058e2:	4770      	bx	lr
  4058e4:	400e0400 	.word	0x400e0400

004058e8 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  4058e8:	b480      	push	{r7}
  4058ea:	b083      	sub	sp, #12
  4058ec:	af00      	add	r7, sp, #0
  4058ee:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  4058f0:	687b      	ldr	r3, [r7, #4]
  4058f2:	2b01      	cmp	r3, #1
  4058f4:	d107      	bne.n	405906 <pmc_switch_sclk_to_32kxtal+0x1e>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  4058f6:	4a08      	ldr	r2, [pc, #32]	; (405918 <pmc_switch_sclk_to_32kxtal+0x30>)
  4058f8:	4b07      	ldr	r3, [pc, #28]	; (405918 <pmc_switch_sclk_to_32kxtal+0x30>)
  4058fa:	689b      	ldr	r3, [r3, #8]
  4058fc:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
  405900:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  405904:	6093      	str	r3, [r2, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  405906:	4b04      	ldr	r3, [pc, #16]	; (405918 <pmc_switch_sclk_to_32kxtal+0x30>)
  405908:	4a04      	ldr	r2, [pc, #16]	; (40591c <pmc_switch_sclk_to_32kxtal+0x34>)
  40590a:	601a      	str	r2, [r3, #0]
}
  40590c:	bf00      	nop
  40590e:	370c      	adds	r7, #12
  405910:	46bd      	mov	sp, r7
  405912:	bc80      	pop	{r7}
  405914:	4770      	bx	lr
  405916:	bf00      	nop
  405918:	400e1410 	.word	0x400e1410
  40591c:	a5000008 	.word	0xa5000008

00405920 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  405920:	b480      	push	{r7}
  405922:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  405924:	4b09      	ldr	r3, [pc, #36]	; (40594c <pmc_osc_is_ready_32kxtal+0x2c>)
  405926:	695b      	ldr	r3, [r3, #20]
  405928:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  40592c:	2b00      	cmp	r3, #0
  40592e:	d007      	beq.n	405940 <pmc_osc_is_ready_32kxtal+0x20>
  405930:	4b07      	ldr	r3, [pc, #28]	; (405950 <pmc_osc_is_ready_32kxtal+0x30>)
  405932:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  405934:	f003 0380 	and.w	r3, r3, #128	; 0x80
  405938:	2b00      	cmp	r3, #0
  40593a:	d001      	beq.n	405940 <pmc_osc_is_ready_32kxtal+0x20>
  40593c:	2301      	movs	r3, #1
  40593e:	e000      	b.n	405942 <pmc_osc_is_ready_32kxtal+0x22>
  405940:	2300      	movs	r3, #0
}
  405942:	4618      	mov	r0, r3
  405944:	46bd      	mov	sp, r7
  405946:	bc80      	pop	{r7}
  405948:	4770      	bx	lr
  40594a:	bf00      	nop
  40594c:	400e1410 	.word	0x400e1410
  405950:	400e0400 	.word	0x400e0400

00405954 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  405954:	b480      	push	{r7}
  405956:	b083      	sub	sp, #12
  405958:	af00      	add	r7, sp, #0
  40595a:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  40595c:	4a18      	ldr	r2, [pc, #96]	; (4059c0 <pmc_switch_mainck_to_fastrc+0x6c>)
  40595e:	4b18      	ldr	r3, [pc, #96]	; (4059c0 <pmc_switch_mainck_to_fastrc+0x6c>)
  405960:	6a1b      	ldr	r3, [r3, #32]
  405962:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  405966:	f043 0308 	orr.w	r3, r3, #8
  40596a:	6213      	str	r3, [r2, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  40596c:	bf00      	nop
  40596e:	4b14      	ldr	r3, [pc, #80]	; (4059c0 <pmc_switch_mainck_to_fastrc+0x6c>)
  405970:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  405972:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  405976:	2b00      	cmp	r3, #0
  405978:	d0f9      	beq.n	40596e <pmc_switch_mainck_to_fastrc+0x1a>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  40597a:	4911      	ldr	r1, [pc, #68]	; (4059c0 <pmc_switch_mainck_to_fastrc+0x6c>)
  40597c:	4b10      	ldr	r3, [pc, #64]	; (4059c0 <pmc_switch_mainck_to_fastrc+0x6c>)
  40597e:	6a1b      	ldr	r3, [r3, #32]
  405980:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  405984:	f023 0370 	bic.w	r3, r3, #112	; 0x70
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  405988:	687a      	ldr	r2, [r7, #4]
  40598a:	4313      	orrs	r3, r2
  40598c:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  405990:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  405992:	bf00      	nop
  405994:	4b0a      	ldr	r3, [pc, #40]	; (4059c0 <pmc_switch_mainck_to_fastrc+0x6c>)
  405996:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  405998:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  40599c:	2b00      	cmp	r3, #0
  40599e:	d0f9      	beq.n	405994 <pmc_switch_mainck_to_fastrc+0x40>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  4059a0:	4a07      	ldr	r2, [pc, #28]	; (4059c0 <pmc_switch_mainck_to_fastrc+0x6c>)
  4059a2:	4b07      	ldr	r3, [pc, #28]	; (4059c0 <pmc_switch_mainck_to_fastrc+0x6c>)
  4059a4:	6a1b      	ldr	r3, [r3, #32]
  4059a6:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
  4059aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  4059ae:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4059b2:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD;
}
  4059b4:	bf00      	nop
  4059b6:	370c      	adds	r7, #12
  4059b8:	46bd      	mov	sp, r7
  4059ba:	bc80      	pop	{r7}
  4059bc:	4770      	bx	lr
  4059be:	bf00      	nop
  4059c0:	400e0400 	.word	0x400e0400

004059c4 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  4059c4:	b480      	push	{r7}
  4059c6:	b083      	sub	sp, #12
  4059c8:	af00      	add	r7, sp, #0
  4059ca:	6078      	str	r0, [r7, #4]
  4059cc:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4059ce:	687b      	ldr	r3, [r7, #4]
  4059d0:	2b00      	cmp	r3, #0
  4059d2:	d008      	beq.n	4059e6 <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4059d4:	4916      	ldr	r1, [pc, #88]	; (405a30 <pmc_switch_mainck_to_xtal+0x6c>)
  4059d6:	4b16      	ldr	r3, [pc, #88]	; (405a30 <pmc_switch_mainck_to_xtal+0x6c>)
  4059d8:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4059da:	4a16      	ldr	r2, [pc, #88]	; (405a34 <pmc_switch_mainck_to_xtal+0x70>)
  4059dc:	401a      	ands	r2, r3
  4059de:	4b16      	ldr	r3, [pc, #88]	; (405a38 <pmc_switch_mainck_to_xtal+0x74>)
  4059e0:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4059e2:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  4059e4:	e01e      	b.n	405a24 <pmc_switch_mainck_to_xtal+0x60>
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4059e6:	4912      	ldr	r1, [pc, #72]	; (405a30 <pmc_switch_mainck_to_xtal+0x6c>)
  4059e8:	4b11      	ldr	r3, [pc, #68]	; (405a30 <pmc_switch_mainck_to_xtal+0x6c>)
  4059ea:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4059ec:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  4059f0:	f023 0303 	bic.w	r3, r3, #3
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  4059f4:	683a      	ldr	r2, [r7, #0]
  4059f6:	0212      	lsls	r2, r2, #8
  4059f8:	b292      	uxth	r2, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4059fa:	4313      	orrs	r3, r2
  4059fc:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  405a00:	f043 0301 	orr.w	r3, r3, #1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  405a04:	620b      	str	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  405a06:	bf00      	nop
  405a08:	4b09      	ldr	r3, [pc, #36]	; (405a30 <pmc_switch_mainck_to_xtal+0x6c>)
  405a0a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  405a0c:	f003 0301 	and.w	r3, r3, #1
  405a10:	2b00      	cmp	r3, #0
  405a12:	d0f9      	beq.n	405a08 <pmc_switch_mainck_to_xtal+0x44>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  405a14:	4a06      	ldr	r2, [pc, #24]	; (405a30 <pmc_switch_mainck_to_xtal+0x6c>)
  405a16:	4b06      	ldr	r3, [pc, #24]	; (405a30 <pmc_switch_mainck_to_xtal+0x6c>)
  405a18:	6a1b      	ldr	r3, [r3, #32]
  405a1a:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  405a1e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  405a22:	6213      	str	r3, [r2, #32]
	}
}
  405a24:	bf00      	nop
  405a26:	370c      	adds	r7, #12
  405a28:	46bd      	mov	sp, r7
  405a2a:	bc80      	pop	{r7}
  405a2c:	4770      	bx	lr
  405a2e:	bf00      	nop
  405a30:	400e0400 	.word	0x400e0400
  405a34:	fec8fffc 	.word	0xfec8fffc
  405a38:	01370002 	.word	0x01370002

00405a3c <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  405a3c:	b480      	push	{r7}
  405a3e:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  405a40:	4b03      	ldr	r3, [pc, #12]	; (405a50 <pmc_osc_is_ready_mainck+0x14>)
  405a42:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  405a44:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  405a48:	4618      	mov	r0, r3
  405a4a:	46bd      	mov	sp, r7
  405a4c:	bc80      	pop	{r7}
  405a4e:	4770      	bx	lr
  405a50:	400e0400 	.word	0x400e0400

00405a54 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  405a54:	b480      	push	{r7}
  405a56:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  405a58:	4b03      	ldr	r3, [pc, #12]	; (405a68 <pmc_disable_pllack+0x14>)
  405a5a:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  405a5e:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  405a60:	bf00      	nop
  405a62:	46bd      	mov	sp, r7
  405a64:	bc80      	pop	{r7}
  405a66:	4770      	bx	lr
  405a68:	400e0400 	.word	0x400e0400

00405a6c <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  405a6c:	b480      	push	{r7}
  405a6e:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  405a70:	4b03      	ldr	r3, [pc, #12]	; (405a80 <pmc_is_locked_pllack+0x14>)
  405a72:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  405a74:	f003 0302 	and.w	r3, r3, #2
}
  405a78:	4618      	mov	r0, r3
  405a7a:	46bd      	mov	sp, r7
  405a7c:	bc80      	pop	{r7}
  405a7e:	4770      	bx	lr
  405a80:	400e0400 	.word	0x400e0400

00405a84 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  405a84:	b480      	push	{r7}
  405a86:	b083      	sub	sp, #12
  405a88:	af00      	add	r7, sp, #0
  405a8a:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  405a8c:	687b      	ldr	r3, [r7, #4]
  405a8e:	2b1f      	cmp	r3, #31
  405a90:	d901      	bls.n	405a96 <pmc_enable_periph_clk+0x12>
		return 1;
  405a92:	2301      	movs	r3, #1
  405a94:	e016      	b.n	405ac4 <pmc_enable_periph_clk+0x40>
	}

	if (ul_id < 32) {
  405a96:	687b      	ldr	r3, [r7, #4]
  405a98:	2b1f      	cmp	r3, #31
  405a9a:	d812      	bhi.n	405ac2 <pmc_enable_periph_clk+0x3e>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  405a9c:	4b0c      	ldr	r3, [pc, #48]	; (405ad0 <pmc_enable_periph_clk+0x4c>)
  405a9e:	699a      	ldr	r2, [r3, #24]
  405aa0:	2101      	movs	r1, #1
  405aa2:	687b      	ldr	r3, [r7, #4]
  405aa4:	fa01 f303 	lsl.w	r3, r1, r3
  405aa8:	401a      	ands	r2, r3
  405aaa:	2101      	movs	r1, #1
  405aac:	687b      	ldr	r3, [r7, #4]
  405aae:	fa01 f303 	lsl.w	r3, r1, r3
  405ab2:	429a      	cmp	r2, r3
  405ab4:	d005      	beq.n	405ac2 <pmc_enable_periph_clk+0x3e>
			PMC->PMC_PCER0 = 1 << ul_id;
  405ab6:	4a06      	ldr	r2, [pc, #24]	; (405ad0 <pmc_enable_periph_clk+0x4c>)
  405ab8:	2101      	movs	r1, #1
  405aba:	687b      	ldr	r3, [r7, #4]
  405abc:	fa01 f303 	lsl.w	r3, r1, r3
  405ac0:	6113      	str	r3, [r2, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  405ac2:	2300      	movs	r3, #0
}
  405ac4:	4618      	mov	r0, r3
  405ac6:	370c      	adds	r7, #12
  405ac8:	46bd      	mov	sp, r7
  405aca:	bc80      	pop	{r7}
  405acc:	4770      	bx	lr
  405ace:	bf00      	nop
  405ad0:	400e0400 	.word	0x400e0400

00405ad4 <spi_get_peripheral_select_mode>:
 * \param p_spi Pointer to an SPI instance.
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
  405ad4:	b480      	push	{r7}
  405ad6:	b083      	sub	sp, #12
  405ad8:	af00      	add	r7, sp, #0
  405ada:	6078      	str	r0, [r7, #4]
	if (p_spi->SPI_MR & SPI_MR_PS) {
  405adc:	687b      	ldr	r3, [r7, #4]
  405ade:	685b      	ldr	r3, [r3, #4]
  405ae0:	f003 0302 	and.w	r3, r3, #2
  405ae4:	2b00      	cmp	r3, #0
  405ae6:	d001      	beq.n	405aec <spi_get_peripheral_select_mode+0x18>
		return 1;
  405ae8:	2301      	movs	r3, #1
  405aea:	e000      	b.n	405aee <spi_get_peripheral_select_mode+0x1a>
	} else {
		return 0;
  405aec:	2300      	movs	r3, #0
	}
}
  405aee:	4618      	mov	r0, r3
  405af0:	370c      	adds	r7, #12
  405af2:	46bd      	mov	sp, r7
  405af4:	bc80      	pop	{r7}
  405af6:	4770      	bx	lr

00405af8 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  405af8:	b580      	push	{r7, lr}
  405afa:	b082      	sub	sp, #8
  405afc:	af00      	add	r7, sp, #0
  405afe:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  405b00:	6878      	ldr	r0, [r7, #4]
  405b02:	4b03      	ldr	r3, [pc, #12]	; (405b10 <sysclk_enable_peripheral_clock+0x18>)
  405b04:	4798      	blx	r3
}
  405b06:	bf00      	nop
  405b08:	3708      	adds	r7, #8
  405b0a:	46bd      	mov	sp, r7
  405b0c:	bd80      	pop	{r7, pc}
  405b0e:	bf00      	nop
  405b10:	00405a85 	.word	0x00405a85

00405b14 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  405b14:	b580      	push	{r7, lr}
  405b16:	b082      	sub	sp, #8
  405b18:	af00      	add	r7, sp, #0
  405b1a:	6078      	str	r0, [r7, #4]
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
  405b1c:	2015      	movs	r0, #21
  405b1e:	4b03      	ldr	r3, [pc, #12]	; (405b2c <spi_enable_clock+0x18>)
  405b20:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  405b22:	bf00      	nop
  405b24:	3708      	adds	r7, #8
  405b26:	46bd      	mov	sp, r7
  405b28:	bd80      	pop	{r7, pc}
  405b2a:	bf00      	nop
  405b2c:	00405af9 	.word	0x00405af9

00405b30 <spi_set_peripheral_chip_select_value>:
 *                 The decode mode can be enabled/disabled by follow functions:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
  405b30:	b480      	push	{r7}
  405b32:	b083      	sub	sp, #12
  405b34:	af00      	add	r7, sp, #0
  405b36:	6078      	str	r0, [r7, #4]
  405b38:	6039      	str	r1, [r7, #0]
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  405b3a:	687b      	ldr	r3, [r7, #4]
  405b3c:	685b      	ldr	r3, [r3, #4]
  405b3e:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
  405b42:	687b      	ldr	r3, [r7, #4]
  405b44:	605a      	str	r2, [r3, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  405b46:	687b      	ldr	r3, [r7, #4]
  405b48:	685a      	ldr	r2, [r3, #4]
  405b4a:	683b      	ldr	r3, [r7, #0]
  405b4c:	041b      	lsls	r3, r3, #16
  405b4e:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
  405b52:	431a      	orrs	r2, r3
  405b54:	687b      	ldr	r3, [r7, #4]
  405b56:	605a      	str	r2, [r3, #4]
}
  405b58:	bf00      	nop
  405b5a:	370c      	adds	r7, #12
  405b5c:	46bd      	mov	sp, r7
  405b5e:	bc80      	pop	{r7}
  405b60:	4770      	bx	lr
  405b62:	bf00      	nop

00405b64 <spi_set_delay_between_chip_select>:
 *
 * \param p_spi Pointer to an SPI instance.
 * \param ul_delay Delay between chip selects (in number of MCK clocks).
 */
void spi_set_delay_between_chip_select(Spi *p_spi, uint32_t ul_delay)
{
  405b64:	b480      	push	{r7}
  405b66:	b083      	sub	sp, #12
  405b68:	af00      	add	r7, sp, #0
  405b6a:	6078      	str	r0, [r7, #4]
  405b6c:	6039      	str	r1, [r7, #0]
	p_spi->SPI_MR &= (~SPI_MR_DLYBCS_Msk);
  405b6e:	687b      	ldr	r3, [r7, #4]
  405b70:	685b      	ldr	r3, [r3, #4]
  405b72:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
  405b76:	687b      	ldr	r3, [r7, #4]
  405b78:	605a      	str	r2, [r3, #4]
	p_spi->SPI_MR |= SPI_MR_DLYBCS(ul_delay);
  405b7a:	687b      	ldr	r3, [r7, #4]
  405b7c:	685a      	ldr	r2, [r3, #4]
  405b7e:	683b      	ldr	r3, [r7, #0]
  405b80:	061b      	lsls	r3, r3, #24
  405b82:	431a      	orrs	r2, r3
  405b84:	687b      	ldr	r3, [r7, #4]
  405b86:	605a      	str	r2, [r3, #4]
}
  405b88:	bf00      	nop
  405b8a:	370c      	adds	r7, #12
  405b8c:	46bd      	mov	sp, r7
  405b8e:	bc80      	pop	{r7}
  405b90:	4770      	bx	lr
  405b92:	bf00      	nop

00405b94 <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  405b94:	b580      	push	{r7, lr}
  405b96:	b084      	sub	sp, #16
  405b98:	af00      	add	r7, sp, #0
  405b9a:	6078      	str	r0, [r7, #4]
  405b9c:	4608      	mov	r0, r1
  405b9e:	4611      	mov	r1, r2
  405ba0:	461a      	mov	r2, r3
  405ba2:	4603      	mov	r3, r0
  405ba4:	807b      	strh	r3, [r7, #2]
  405ba6:	460b      	mov	r3, r1
  405ba8:	707b      	strb	r3, [r7, #1]
  405baa:	4613      	mov	r3, r2
  405bac:	703b      	strb	r3, [r7, #0]
	uint32_t timeout = SPI_TIMEOUT;
  405bae:	f643 2398 	movw	r3, #15000	; 0x3a98
  405bb2:	60fb      	str	r3, [r7, #12]
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  405bb4:	e006      	b.n	405bc4 <spi_write+0x30>
		if (!timeout--) {
  405bb6:	68fb      	ldr	r3, [r7, #12]
  405bb8:	1e5a      	subs	r2, r3, #1
  405bba:	60fa      	str	r2, [r7, #12]
  405bbc:	2b00      	cmp	r3, #0
  405bbe:	d101      	bne.n	405bc4 <spi_write+0x30>
			return SPI_ERROR_TIMEOUT;
  405bc0:	2301      	movs	r3, #1
  405bc2:	e020      	b.n	405c06 <spi_write+0x72>
		uint8_t uc_pcs, uint8_t uc_last)
{
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  405bc4:	687b      	ldr	r3, [r7, #4]
  405bc6:	691b      	ldr	r3, [r3, #16]
  405bc8:	f003 0302 	and.w	r3, r3, #2
  405bcc:	2b00      	cmp	r3, #0
  405bce:	d0f2      	beq.n	405bb6 <spi_write+0x22>
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  405bd0:	6878      	ldr	r0, [r7, #4]
  405bd2:	4b0f      	ldr	r3, [pc, #60]	; (405c10 <spi_write+0x7c>)
  405bd4:	4798      	blx	r3
  405bd6:	4603      	mov	r3, r0
  405bd8:	2b00      	cmp	r3, #0
  405bda:	d00e      	beq.n	405bfa <spi_write+0x66>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  405bdc:	887a      	ldrh	r2, [r7, #2]
  405bde:	787b      	ldrb	r3, [r7, #1]
  405be0:	041b      	lsls	r3, r3, #16
  405be2:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
  405be6:	4313      	orrs	r3, r2
  405be8:	60bb      	str	r3, [r7, #8]
		if (uc_last) {
  405bea:	783b      	ldrb	r3, [r7, #0]
  405bec:	2b00      	cmp	r3, #0
  405bee:	d006      	beq.n	405bfe <spi_write+0x6a>
			value |= SPI_TDR_LASTXFER;
  405bf0:	68bb      	ldr	r3, [r7, #8]
  405bf2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  405bf6:	60bb      	str	r3, [r7, #8]
  405bf8:	e001      	b.n	405bfe <spi_write+0x6a>
		}
	} else {
		value = SPI_TDR_TD(us_data);
  405bfa:	887b      	ldrh	r3, [r7, #2]
  405bfc:	60bb      	str	r3, [r7, #8]
	}

	p_spi->SPI_TDR = value;
  405bfe:	687b      	ldr	r3, [r7, #4]
  405c00:	68ba      	ldr	r2, [r7, #8]
  405c02:	60da      	str	r2, [r3, #12]

	return SPI_OK;
  405c04:	2300      	movs	r3, #0
}
  405c06:	4618      	mov	r0, r3
  405c08:	3710      	adds	r7, #16
  405c0a:	46bd      	mov	sp, r7
  405c0c:	bd80      	pop	{r7, pc}
  405c0e:	bf00      	nop
  405c10:	00405ad5 	.word	0x00405ad5

00405c14 <spi_set_clock_polarity>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
  405c14:	b480      	push	{r7}
  405c16:	b085      	sub	sp, #20
  405c18:	af00      	add	r7, sp, #0
  405c1a:	60f8      	str	r0, [r7, #12]
  405c1c:	60b9      	str	r1, [r7, #8]
  405c1e:	607a      	str	r2, [r7, #4]
	if (ul_polarity) {
  405c20:	687b      	ldr	r3, [r7, #4]
  405c22:	2b00      	cmp	r3, #0
  405c24:	d00c      	beq.n	405c40 <spi_set_clock_polarity+0x2c>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  405c26:	68fb      	ldr	r3, [r7, #12]
  405c28:	68ba      	ldr	r2, [r7, #8]
  405c2a:	320c      	adds	r2, #12
  405c2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  405c30:	f043 0101 	orr.w	r1, r3, #1
  405c34:	68fb      	ldr	r3, [r7, #12]
  405c36:	68ba      	ldr	r2, [r7, #8]
  405c38:	320c      	adds	r2, #12
  405c3a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
	}
}
  405c3e:	e00b      	b.n	405c58 <spi_set_clock_polarity+0x44>
		uint32_t ul_polarity)
{
	if (ul_polarity) {
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  405c40:	68fb      	ldr	r3, [r7, #12]
  405c42:	68ba      	ldr	r2, [r7, #8]
  405c44:	320c      	adds	r2, #12
  405c46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  405c4a:	f023 0101 	bic.w	r1, r3, #1
  405c4e:	68fb      	ldr	r3, [r7, #12]
  405c50:	68ba      	ldr	r2, [r7, #8]
  405c52:	320c      	adds	r2, #12
  405c54:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
  405c58:	bf00      	nop
  405c5a:	3714      	adds	r7, #20
  405c5c:	46bd      	mov	sp, r7
  405c5e:	bc80      	pop	{r7}
  405c60:	4770      	bx	lr
  405c62:	bf00      	nop

00405c64 <spi_set_clock_phase>:
 * \param p_spi Pointer to an SPI instance.
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
  405c64:	b480      	push	{r7}
  405c66:	b085      	sub	sp, #20
  405c68:	af00      	add	r7, sp, #0
  405c6a:	60f8      	str	r0, [r7, #12]
  405c6c:	60b9      	str	r1, [r7, #8]
  405c6e:	607a      	str	r2, [r7, #4]
	if (ul_phase) {
  405c70:	687b      	ldr	r3, [r7, #4]
  405c72:	2b00      	cmp	r3, #0
  405c74:	d00c      	beq.n	405c90 <spi_set_clock_phase+0x2c>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  405c76:	68fb      	ldr	r3, [r7, #12]
  405c78:	68ba      	ldr	r2, [r7, #8]
  405c7a:	320c      	adds	r2, #12
  405c7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  405c80:	f043 0102 	orr.w	r1, r3, #2
  405c84:	68fb      	ldr	r3, [r7, #12]
  405c86:	68ba      	ldr	r2, [r7, #8]
  405c88:	320c      	adds	r2, #12
  405c8a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
	}
}
  405c8e:	e00b      	b.n	405ca8 <spi_set_clock_phase+0x44>
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  405c90:	68fb      	ldr	r3, [r7, #12]
  405c92:	68ba      	ldr	r2, [r7, #8]
  405c94:	320c      	adds	r2, #12
  405c96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  405c9a:	f023 0102 	bic.w	r1, r3, #2
  405c9e:	68fb      	ldr	r3, [r7, #12]
  405ca0:	68ba      	ldr	r2, [r7, #8]
  405ca2:	320c      	adds	r2, #12
  405ca4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
  405ca8:	bf00      	nop
  405caa:	3714      	adds	r7, #20
  405cac:	46bd      	mov	sp, r7
  405cae:	bc80      	pop	{r7}
  405cb0:	4770      	bx	lr
  405cb2:	bf00      	nop

00405cb4 <spi_configure_cs_behavior>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
  405cb4:	b480      	push	{r7}
  405cb6:	b085      	sub	sp, #20
  405cb8:	af00      	add	r7, sp, #0
  405cba:	60f8      	str	r0, [r7, #12]
  405cbc:	60b9      	str	r1, [r7, #8]
  405cbe:	607a      	str	r2, [r7, #4]
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  405cc0:	687b      	ldr	r3, [r7, #4]
  405cc2:	2b04      	cmp	r3, #4
  405cc4:	d118      	bne.n	405cf8 <spi_configure_cs_behavior+0x44>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  405cc6:	68fb      	ldr	r3, [r7, #12]
  405cc8:	68ba      	ldr	r2, [r7, #8]
  405cca:	320c      	adds	r2, #12
  405ccc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  405cd0:	f023 0108 	bic.w	r1, r3, #8
  405cd4:	68fb      	ldr	r3, [r7, #12]
  405cd6:	68ba      	ldr	r2, [r7, #8]
  405cd8:	320c      	adds	r2, #12
  405cda:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  405cde:	68fb      	ldr	r3, [r7, #12]
  405ce0:	68ba      	ldr	r2, [r7, #8]
  405ce2:	320c      	adds	r2, #12
  405ce4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  405ce8:	f043 0104 	orr.w	r1, r3, #4
  405cec:	68fb      	ldr	r3, [r7, #12]
  405cee:	68ba      	ldr	r2, [r7, #8]
  405cf0:	320c      	adds	r2, #12
  405cf2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
	}
}
  405cf6:	e02a      	b.n	405d4e <spi_configure_cs_behavior+0x9a>
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  405cf8:	687b      	ldr	r3, [r7, #4]
  405cfa:	2b00      	cmp	r3, #0
  405cfc:	d118      	bne.n	405d30 <spi_configure_cs_behavior+0x7c>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  405cfe:	68fb      	ldr	r3, [r7, #12]
  405d00:	68ba      	ldr	r2, [r7, #8]
  405d02:	320c      	adds	r2, #12
  405d04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  405d08:	f023 0108 	bic.w	r1, r3, #8
  405d0c:	68fb      	ldr	r3, [r7, #12]
  405d0e:	68ba      	ldr	r2, [r7, #8]
  405d10:	320c      	adds	r2, #12
  405d12:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  405d16:	68fb      	ldr	r3, [r7, #12]
  405d18:	68ba      	ldr	r2, [r7, #8]
  405d1a:	320c      	adds	r2, #12
  405d1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  405d20:	f023 0104 	bic.w	r1, r3, #4
  405d24:	68fb      	ldr	r3, [r7, #12]
  405d26:	68ba      	ldr	r2, [r7, #8]
  405d28:	320c      	adds	r2, #12
  405d2a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
	}
}
  405d2e:	e00e      	b.n	405d4e <spi_configure_cs_behavior+0x9a>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  405d30:	687b      	ldr	r3, [r7, #4]
  405d32:	2b08      	cmp	r3, #8
  405d34:	d10b      	bne.n	405d4e <spi_configure_cs_behavior+0x9a>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  405d36:	68fb      	ldr	r3, [r7, #12]
  405d38:	68ba      	ldr	r2, [r7, #8]
  405d3a:	320c      	adds	r2, #12
  405d3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  405d40:	f043 0108 	orr.w	r1, r3, #8
  405d44:	68fb      	ldr	r3, [r7, #12]
  405d46:	68ba      	ldr	r2, [r7, #8]
  405d48:	320c      	adds	r2, #12
  405d4a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
  405d4e:	bf00      	nop
  405d50:	3714      	adds	r7, #20
  405d52:	46bd      	mov	sp, r7
  405d54:	bc80      	pop	{r7}
  405d56:	4770      	bx	lr

00405d58 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  405d58:	b480      	push	{r7}
  405d5a:	b085      	sub	sp, #20
  405d5c:	af00      	add	r7, sp, #0
  405d5e:	60f8      	str	r0, [r7, #12]
  405d60:	60b9      	str	r1, [r7, #8]
  405d62:	607a      	str	r2, [r7, #4]
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  405d64:	68fb      	ldr	r3, [r7, #12]
  405d66:	68ba      	ldr	r2, [r7, #8]
  405d68:	320c      	adds	r2, #12
  405d6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  405d6e:	f023 01f0 	bic.w	r1, r3, #240	; 0xf0
  405d72:	68fb      	ldr	r3, [r7, #12]
  405d74:	68ba      	ldr	r2, [r7, #8]
  405d76:	320c      	adds	r2, #12
  405d78:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  405d7c:	68fb      	ldr	r3, [r7, #12]
  405d7e:	68ba      	ldr	r2, [r7, #8]
  405d80:	320c      	adds	r2, #12
  405d82:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  405d86:	687b      	ldr	r3, [r7, #4]
  405d88:	ea42 0103 	orr.w	r1, r2, r3
  405d8c:	68fb      	ldr	r3, [r7, #12]
  405d8e:	68ba      	ldr	r2, [r7, #8]
  405d90:	320c      	adds	r2, #12
  405d92:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  405d96:	bf00      	nop
  405d98:	3714      	adds	r7, #20
  405d9a:	46bd      	mov	sp, r7
  405d9c:	bc80      	pop	{r7}
  405d9e:	4770      	bx	lr

00405da0 <spi_calc_baudrate_div>:
 * \return Divider or error code.
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
  405da0:	b480      	push	{r7}
  405da2:	b085      	sub	sp, #20
  405da4:	af00      	add	r7, sp, #0
  405da6:	6078      	str	r0, [r7, #4]
  405da8:	6039      	str	r1, [r7, #0]
	int baud_div = div_ceil(mck, baudrate);
  405daa:	683a      	ldr	r2, [r7, #0]
  405dac:	687b      	ldr	r3, [r7, #4]
  405dae:	4413      	add	r3, r2
  405db0:	1e5a      	subs	r2, r3, #1
  405db2:	687b      	ldr	r3, [r7, #4]
  405db4:	fbb2 f3f3 	udiv	r3, r2, r3
  405db8:	60fb      	str	r3, [r7, #12]

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  405dba:	68fb      	ldr	r3, [r7, #12]
  405dbc:	2b00      	cmp	r3, #0
  405dbe:	dd02      	ble.n	405dc6 <spi_calc_baudrate_div+0x26>
  405dc0:	68fb      	ldr	r3, [r7, #12]
  405dc2:	2bff      	cmp	r3, #255	; 0xff
  405dc4:	dd02      	ble.n	405dcc <spi_calc_baudrate_div+0x2c>
		return -1;
  405dc6:	f04f 33ff 	mov.w	r3, #4294967295
  405dca:	e001      	b.n	405dd0 <spi_calc_baudrate_div+0x30>
	}

	return baud_div;
  405dcc:	68fb      	ldr	r3, [r7, #12]
  405dce:	b21b      	sxth	r3, r3
}
  405dd0:	4618      	mov	r0, r3
  405dd2:	3714      	adds	r7, #20
  405dd4:	46bd      	mov	sp, r7
  405dd6:	bc80      	pop	{r7}
  405dd8:	4770      	bx	lr
  405dda:	bf00      	nop

00405ddc <spi_set_baudrate_div>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param uc_baudrate_divider Baudrate divider from MCK.
 */
void spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
  405ddc:	b480      	push	{r7}
  405dde:	b085      	sub	sp, #20
  405de0:	af00      	add	r7, sp, #0
  405de2:	60f8      	str	r0, [r7, #12]
  405de4:	60b9      	str	r1, [r7, #8]
  405de6:	4613      	mov	r3, r2
  405de8:	71fb      	strb	r3, [r7, #7]
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  405dea:	68fb      	ldr	r3, [r7, #12]
  405dec:	68ba      	ldr	r2, [r7, #8]
  405dee:	320c      	adds	r2, #12
  405df0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  405df4:	f423 417f 	bic.w	r1, r3, #65280	; 0xff00
  405df8:	68fb      	ldr	r3, [r7, #12]
  405dfa:	68ba      	ldr	r2, [r7, #8]
  405dfc:	320c      	adds	r2, #12
  405dfe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  405e02:	68fb      	ldr	r3, [r7, #12]
  405e04:	68ba      	ldr	r2, [r7, #8]
  405e06:	320c      	adds	r2, #12
  405e08:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  405e0c:	79fb      	ldrb	r3, [r7, #7]
  405e0e:	021b      	lsls	r3, r3, #8
  405e10:	b29b      	uxth	r3, r3
  405e12:	ea42 0103 	orr.w	r1, r2, r3
  405e16:	68fb      	ldr	r3, [r7, #12]
  405e18:	68ba      	ldr	r2, [r7, #8]
  405e1a:	320c      	adds	r2, #12
  405e1c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  405e20:	bf00      	nop
  405e22:	3714      	adds	r7, #20
  405e24:	46bd      	mov	sp, r7
  405e26:	bc80      	pop	{r7}
  405e28:	4770      	bx	lr
  405e2a:	bf00      	nop

00405e2c <spi_set_transfer_delay>:
 * \param uc_dlybs Delay before SPCK (in number of MCK clocks).
 * \param uc_dlybct Delay between consecutive transfers (in number of MCK clocks).
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
  405e2c:	b480      	push	{r7}
  405e2e:	b085      	sub	sp, #20
  405e30:	af00      	add	r7, sp, #0
  405e32:	60f8      	str	r0, [r7, #12]
  405e34:	60b9      	str	r1, [r7, #8]
  405e36:	4611      	mov	r1, r2
  405e38:	461a      	mov	r2, r3
  405e3a:	460b      	mov	r3, r1
  405e3c:	71fb      	strb	r3, [r7, #7]
  405e3e:	4613      	mov	r3, r2
  405e40:	71bb      	strb	r3, [r7, #6]
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
  405e42:	68fb      	ldr	r3, [r7, #12]
  405e44:	68ba      	ldr	r2, [r7, #8]
  405e46:	320c      	adds	r2, #12
  405e48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  405e4c:	b299      	uxth	r1, r3
  405e4e:	68fb      	ldr	r3, [r7, #12]
  405e50:	68ba      	ldr	r2, [r7, #8]
  405e52:	320c      	adds	r2, #12
  405e54:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  405e58:	68fb      	ldr	r3, [r7, #12]
  405e5a:	68ba      	ldr	r2, [r7, #8]
  405e5c:	320c      	adds	r2, #12
  405e5e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  405e62:	79fb      	ldrb	r3, [r7, #7]
  405e64:	041b      	lsls	r3, r3, #16
  405e66:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
			| SPI_CSR_DLYBCT(uc_dlybct);
  405e6a:	79b9      	ldrb	r1, [r7, #6]
  405e6c:	0609      	lsls	r1, r1, #24
  405e6e:	430b      	orrs	r3, r1
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  405e70:	ea42 0103 	orr.w	r1, r2, r3
  405e74:	68fb      	ldr	r3, [r7, #12]
  405e76:	68ba      	ldr	r2, [r7, #8]
  405e78:	320c      	adds	r2, #12
  405e7a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			| SPI_CSR_DLYBCT(uc_dlybct);
}
  405e7e:	bf00      	nop
  405e80:	3714      	adds	r7, #20
  405e82:	46bd      	mov	sp, r7
  405e84:	bc80      	pop	{r7}
  405e86:	4770      	bx	lr

00405e88 <twi_enable_master_mode>:
 * \brief Enable TWI master mode.
 *
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
  405e88:	b480      	push	{r7}
  405e8a:	b083      	sub	sp, #12
  405e8c:	af00      	add	r7, sp, #0
  405e8e:	6078      	str	r0, [r7, #4]
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
  405e90:	687b      	ldr	r3, [r7, #4]
  405e92:	2208      	movs	r2, #8
  405e94:	601a      	str	r2, [r3, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
  405e96:	687b      	ldr	r3, [r7, #4]
  405e98:	2220      	movs	r2, #32
  405e9a:	601a      	str	r2, [r3, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
  405e9c:	687b      	ldr	r3, [r7, #4]
  405e9e:	2204      	movs	r2, #4
  405ea0:	601a      	str	r2, [r3, #0]
}
  405ea2:	bf00      	nop
  405ea4:	370c      	adds	r7, #12
  405ea6:	46bd      	mov	sp, r7
  405ea8:	bc80      	pop	{r7}
  405eaa:	4770      	bx	lr

00405eac <twi_set_speed>:
 *
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
  405eac:	b480      	push	{r7}
  405eae:	b087      	sub	sp, #28
  405eb0:	af00      	add	r7, sp, #0
  405eb2:	60f8      	str	r0, [r7, #12]
  405eb4:	60b9      	str	r1, [r7, #8]
  405eb6:	607a      	str	r2, [r7, #4]
	uint32_t ckdiv = 0;
  405eb8:	2300      	movs	r3, #0
  405eba:	617b      	str	r3, [r7, #20]
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
  405ebc:	68bb      	ldr	r3, [r7, #8]
  405ebe:	4a16      	ldr	r2, [pc, #88]	; (405f18 <twi_set_speed+0x6c>)
  405ec0:	4293      	cmp	r3, r2
  405ec2:	d901      	bls.n	405ec8 <twi_set_speed+0x1c>
		return FAIL;
  405ec4:	2301      	movs	r3, #1
  405ec6:	e021      	b.n	405f0c <twi_set_speed+0x60>
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  405ec8:	68bb      	ldr	r3, [r7, #8]
  405eca:	005b      	lsls	r3, r3, #1
  405ecc:	687a      	ldr	r2, [r7, #4]
  405ece:	fbb2 f3f3 	udiv	r3, r2, r3
  405ed2:	3b04      	subs	r3, #4
  405ed4:	613b      	str	r3, [r7, #16]

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  405ed6:	e005      	b.n	405ee4 <twi_set_speed+0x38>
		/* Increase clock divider */
		ckdiv++;
  405ed8:	697b      	ldr	r3, [r7, #20]
  405eda:	3301      	adds	r3, #1
  405edc:	617b      	str	r3, [r7, #20]
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
  405ede:	693b      	ldr	r3, [r7, #16]
  405ee0:	085b      	lsrs	r3, r3, #1
  405ee2:	613b      	str	r3, [r7, #16]
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  405ee4:	693b      	ldr	r3, [r7, #16]
  405ee6:	2bff      	cmp	r3, #255	; 0xff
  405ee8:	d902      	bls.n	405ef0 <twi_set_speed+0x44>
  405eea:	697b      	ldr	r3, [r7, #20]
  405eec:	2b06      	cmp	r3, #6
  405eee:	d9f3      	bls.n	405ed8 <twi_set_speed+0x2c>
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  405ef0:	693b      	ldr	r3, [r7, #16]
  405ef2:	b2da      	uxtb	r2, r3
  405ef4:	693b      	ldr	r3, [r7, #16]
  405ef6:	021b      	lsls	r3, r3, #8
  405ef8:	b29b      	uxth	r3, r3
  405efa:	431a      	orrs	r2, r3
			TWI_CWGR_CKDIV(ckdiv);
  405efc:	697b      	ldr	r3, [r7, #20]
  405efe:	041b      	lsls	r3, r3, #16
  405f00:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  405f04:	431a      	orrs	r2, r3
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
  405f06:	68fb      	ldr	r3, [r7, #12]
  405f08:	611a      	str	r2, [r3, #16]
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
  405f0a:	2300      	movs	r3, #0
}
  405f0c:	4618      	mov	r0, r3
  405f0e:	371c      	adds	r7, #28
  405f10:	46bd      	mov	sp, r7
  405f12:	bc80      	pop	{r7}
  405f14:	4770      	bx	lr
  405f16:	bf00      	nop
  405f18:	00061a80 	.word	0x00061a80

00405f1c <twi_enable_interrupt>:
 *
 * \param p_twi Pointer to a TWI instance.
 * \param ul_sources Interrupts to be enabled.
 */
void twi_enable_interrupt(Twi *p_twi, uint32_t ul_sources)
{
  405f1c:	b480      	push	{r7}
  405f1e:	b083      	sub	sp, #12
  405f20:	af00      	add	r7, sp, #0
  405f22:	6078      	str	r0, [r7, #4]
  405f24:	6039      	str	r1, [r7, #0]
	/* Enable the specified interrupts */
	p_twi->TWI_IER = ul_sources;
  405f26:	687b      	ldr	r3, [r7, #4]
  405f28:	683a      	ldr	r2, [r7, #0]
  405f2a:	625a      	str	r2, [r3, #36]	; 0x24
}
  405f2c:	bf00      	nop
  405f2e:	370c      	adds	r7, #12
  405f30:	46bd      	mov	sp, r7
  405f32:	bc80      	pop	{r7}
  405f34:	4770      	bx	lr
  405f36:	bf00      	nop

00405f38 <twi_disable_interrupt>:
 *
 * \param p_twi Pointer to a TWI instance.
 * \param ul_sources Interrupts to be disabled.
 */
void twi_disable_interrupt(Twi *p_twi, uint32_t ul_sources)
{
  405f38:	b480      	push	{r7}
  405f3a:	b083      	sub	sp, #12
  405f3c:	af00      	add	r7, sp, #0
  405f3e:	6078      	str	r0, [r7, #4]
  405f40:	6039      	str	r1, [r7, #0]
	/* Disable the specified interrupts */
	p_twi->TWI_IDR = ul_sources;
  405f42:	687b      	ldr	r3, [r7, #4]
  405f44:	683a      	ldr	r2, [r7, #0]
  405f46:	629a      	str	r2, [r3, #40]	; 0x28
	/* Dummy read */
	p_twi->TWI_SR;
  405f48:	687b      	ldr	r3, [r7, #4]
  405f4a:	6a1b      	ldr	r3, [r3, #32]
}
  405f4c:	bf00      	nop
  405f4e:	370c      	adds	r7, #12
  405f50:	46bd      	mov	sp, r7
  405f52:	bc80      	pop	{r7}
  405f54:	4770      	bx	lr
  405f56:	bf00      	nop

00405f58 <twi_get_interrupt_status>:
 * \param p_twi Pointer to a TWI instance.
 *
 * \retval TWI interrupt status.
 */
uint32_t twi_get_interrupt_status(Twi *p_twi)
{
  405f58:	b480      	push	{r7}
  405f5a:	b083      	sub	sp, #12
  405f5c:	af00      	add	r7, sp, #0
  405f5e:	6078      	str	r0, [r7, #4]
	return p_twi->TWI_SR;
  405f60:	687b      	ldr	r3, [r7, #4]
  405f62:	6a1b      	ldr	r3, [r3, #32]
}
  405f64:	4618      	mov	r0, r3
  405f66:	370c      	adds	r7, #12
  405f68:	46bd      	mov	sp, r7
  405f6a:	bc80      	pop	{r7}
  405f6c:	4770      	bx	lr
  405f6e:	bf00      	nop

00405f70 <twi_get_interrupt_mask>:
 * \param p_twi Pointer to a TWI instance.
 *
 * \return The interrupt mask value.
 */
uint32_t twi_get_interrupt_mask(Twi *p_twi)
{
  405f70:	b480      	push	{r7}
  405f72:	b083      	sub	sp, #12
  405f74:	af00      	add	r7, sp, #0
  405f76:	6078      	str	r0, [r7, #4]
	return p_twi->TWI_IMR;
  405f78:	687b      	ldr	r3, [r7, #4]
  405f7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
}
  405f7c:	4618      	mov	r0, r3
  405f7e:	370c      	adds	r7, #12
  405f80:	46bd      	mov	sp, r7
  405f82:	bc80      	pop	{r7}
  405f84:	4770      	bx	lr
  405f86:	bf00      	nop

00405f88 <twi_read_byte>:
 * \param p_twi Pointer to a TWI instance.
 *
 * \return The byte read.
 */
uint8_t twi_read_byte(Twi *p_twi)
{
  405f88:	b480      	push	{r7}
  405f8a:	b083      	sub	sp, #12
  405f8c:	af00      	add	r7, sp, #0
  405f8e:	6078      	str	r0, [r7, #4]
	return p_twi->TWI_RHR;
  405f90:	687b      	ldr	r3, [r7, #4]
  405f92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  405f94:	b2db      	uxtb	r3, r3
}
  405f96:	4618      	mov	r0, r3
  405f98:	370c      	adds	r7, #12
  405f9a:	46bd      	mov	sp, r7
  405f9c:	bc80      	pop	{r7}
  405f9e:	4770      	bx	lr

00405fa0 <twi_reset>:
 * \brief Reset TWI.
 *
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
  405fa0:	b480      	push	{r7}
  405fa2:	b083      	sub	sp, #12
  405fa4:	af00      	add	r7, sp, #0
  405fa6:	6078      	str	r0, [r7, #4]
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
  405fa8:	687b      	ldr	r3, [r7, #4]
  405faa:	2280      	movs	r2, #128	; 0x80
  405fac:	601a      	str	r2, [r3, #0]
	p_twi->TWI_RHR;
  405fae:	687b      	ldr	r3, [r7, #4]
  405fb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
  405fb2:	bf00      	nop
  405fb4:	370c      	adds	r7, #12
  405fb6:	46bd      	mov	sp, r7
  405fb8:	bc80      	pop	{r7}
  405fba:	4770      	bx	lr

00405fbc <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  405fbc:	b480      	push	{r7}
  405fbe:	b085      	sub	sp, #20
  405fc0:	af00      	add	r7, sp, #0
  405fc2:	6078      	str	r0, [r7, #4]
  405fc4:	6039      	str	r1, [r7, #0]
	uint32_t cd = 0;
  405fc6:	2300      	movs	r3, #0
  405fc8:	60fb      	str	r3, [r7, #12]

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  405fca:	687b      	ldr	r3, [r7, #4]
  405fcc:	22ac      	movs	r2, #172	; 0xac
  405fce:	601a      	str	r2, [r3, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  405fd0:	683b      	ldr	r3, [r7, #0]
  405fd2:	681a      	ldr	r2, [r3, #0]
  405fd4:	683b      	ldr	r3, [r7, #0]
  405fd6:	685b      	ldr	r3, [r3, #4]
  405fd8:	fbb2 f3f3 	udiv	r3, r2, r3
  405fdc:	091b      	lsrs	r3, r3, #4
  405fde:	60fb      	str	r3, [r7, #12]
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  405fe0:	68fb      	ldr	r3, [r7, #12]
  405fe2:	2b00      	cmp	r3, #0
  405fe4:	d003      	beq.n	405fee <uart_init+0x32>
  405fe6:	68fb      	ldr	r3, [r7, #12]
  405fe8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  405fec:	d301      	bcc.n	405ff2 <uart_init+0x36>
		return 1;
  405fee:	2301      	movs	r3, #1
  405ff0:	e00f      	b.n	406012 <uart_init+0x56>

	p_uart->UART_BRGR = cd;
  405ff2:	687b      	ldr	r3, [r7, #4]
  405ff4:	68fa      	ldr	r2, [r7, #12]
  405ff6:	621a      	str	r2, [r3, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  405ff8:	683b      	ldr	r3, [r7, #0]
  405ffa:	689a      	ldr	r2, [r3, #8]
  405ffc:	687b      	ldr	r3, [r7, #4]
  405ffe:	605a      	str	r2, [r3, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  406000:	687b      	ldr	r3, [r7, #4]
  406002:	f240 2202 	movw	r2, #514	; 0x202
  406006:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  40600a:	687b      	ldr	r3, [r7, #4]
  40600c:	2250      	movs	r2, #80	; 0x50
  40600e:	601a      	str	r2, [r3, #0]

	return 0;
  406010:	2300      	movs	r3, #0
}
  406012:	4618      	mov	r0, r3
  406014:	3714      	adds	r7, #20
  406016:	46bd      	mov	sp, r7
  406018:	bc80      	pop	{r7}
  40601a:	4770      	bx	lr

0040601c <uart_enable_tx>:
 * \brief Enable UART transmitter.
 *
 * \param p_uart Pointer to a UART instance.
 */
void uart_enable_tx(Uart *p_uart)
{
  40601c:	b480      	push	{r7}
  40601e:	b083      	sub	sp, #12
  406020:	af00      	add	r7, sp, #0
  406022:	6078      	str	r0, [r7, #4]
	/* Enable transmitter */
	p_uart->UART_CR = UART_CR_TXEN;
  406024:	687b      	ldr	r3, [r7, #4]
  406026:	2240      	movs	r2, #64	; 0x40
  406028:	601a      	str	r2, [r3, #0]
}
  40602a:	bf00      	nop
  40602c:	370c      	adds	r7, #12
  40602e:	46bd      	mov	sp, r7
  406030:	bc80      	pop	{r7}
  406032:	4770      	bx	lr

00406034 <uart_disable_tx>:
 * \brief Disable UART transmitter.
 *
 * \param p_uart Pointer to a UART instance.
 */
void uart_disable_tx(Uart *p_uart)
{
  406034:	b480      	push	{r7}
  406036:	b083      	sub	sp, #12
  406038:	af00      	add	r7, sp, #0
  40603a:	6078      	str	r0, [r7, #4]
	/* Disable transmitter */
	p_uart->UART_CR = UART_CR_TXDIS;
  40603c:	687b      	ldr	r3, [r7, #4]
  40603e:	2280      	movs	r2, #128	; 0x80
  406040:	601a      	str	r2, [r3, #0]
}
  406042:	bf00      	nop
  406044:	370c      	adds	r7, #12
  406046:	46bd      	mov	sp, r7
  406048:	bc80      	pop	{r7}
  40604a:	4770      	bx	lr

0040604c <uart_enable_rx>:
 * \brief Enable UART receiver.
 *
 * \param p_uart Pointer to a UART instance.
 */
void uart_enable_rx(Uart *p_uart)
{
  40604c:	b480      	push	{r7}
  40604e:	b083      	sub	sp, #12
  406050:	af00      	add	r7, sp, #0
  406052:	6078      	str	r0, [r7, #4]
	/* Enable receiver */
	p_uart->UART_CR = UART_CR_RXEN;
  406054:	687b      	ldr	r3, [r7, #4]
  406056:	2210      	movs	r2, #16
  406058:	601a      	str	r2, [r3, #0]
}
  40605a:	bf00      	nop
  40605c:	370c      	adds	r7, #12
  40605e:	46bd      	mov	sp, r7
  406060:	bc80      	pop	{r7}
  406062:	4770      	bx	lr

00406064 <uart_disable_rx>:
 * \brief Disable UART receiver.
 *
 * \param p_uart Pointer to a UART instance.
 */
void uart_disable_rx(Uart *p_uart)
{
  406064:	b480      	push	{r7}
  406066:	b083      	sub	sp, #12
  406068:	af00      	add	r7, sp, #0
  40606a:	6078      	str	r0, [r7, #4]
	/* Disable receiver */
	p_uart->UART_CR = UART_CR_RXDIS;
  40606c:	687b      	ldr	r3, [r7, #4]
  40606e:	2220      	movs	r2, #32
  406070:	601a      	str	r2, [r3, #0]
}
  406072:	bf00      	nop
  406074:	370c      	adds	r7, #12
  406076:	46bd      	mov	sp, r7
  406078:	bc80      	pop	{r7}
  40607a:	4770      	bx	lr

0040607c <uart_enable_interrupt>:
 *
 * \param p_uart Pointer to a UART instance.
 *  \param ul_sources Interrupts to be enabled.
 */
void uart_enable_interrupt(Uart *p_uart, uint32_t ul_sources)
{
  40607c:	b480      	push	{r7}
  40607e:	b083      	sub	sp, #12
  406080:	af00      	add	r7, sp, #0
  406082:	6078      	str	r0, [r7, #4]
  406084:	6039      	str	r1, [r7, #0]
	p_uart->UART_IER = ul_sources;
  406086:	687b      	ldr	r3, [r7, #4]
  406088:	683a      	ldr	r2, [r7, #0]
  40608a:	609a      	str	r2, [r3, #8]
}
  40608c:	bf00      	nop
  40608e:	370c      	adds	r7, #12
  406090:	46bd      	mov	sp, r7
  406092:	bc80      	pop	{r7}
  406094:	4770      	bx	lr
  406096:	bf00      	nop

00406098 <uart_disable_interrupt>:
 *
 * \param p_uart Pointer to a UART instance.
 *  \param ul_sources Interrupts to be disabled.
 */
void uart_disable_interrupt(Uart *p_uart, uint32_t ul_sources)
{
  406098:	b480      	push	{r7}
  40609a:	b083      	sub	sp, #12
  40609c:	af00      	add	r7, sp, #0
  40609e:	6078      	str	r0, [r7, #4]
  4060a0:	6039      	str	r1, [r7, #0]
	p_uart->UART_IDR = ul_sources;
  4060a2:	687b      	ldr	r3, [r7, #4]
  4060a4:	683a      	ldr	r2, [r7, #0]
  4060a6:	60da      	str	r2, [r3, #12]
}
  4060a8:	bf00      	nop
  4060aa:	370c      	adds	r7, #12
  4060ac:	46bd      	mov	sp, r7
  4060ae:	bc80      	pop	{r7}
  4060b0:	4770      	bx	lr
  4060b2:	bf00      	nop

004060b4 <uart_get_interrupt_mask>:
 * \param p_uart Pointer to a UART instance.
 *
 *  \return The interrupt mask value.
 */
uint32_t uart_get_interrupt_mask(Uart *p_uart)
{
  4060b4:	b480      	push	{r7}
  4060b6:	b083      	sub	sp, #12
  4060b8:	af00      	add	r7, sp, #0
  4060ba:	6078      	str	r0, [r7, #4]
	return p_uart->UART_IMR;
  4060bc:	687b      	ldr	r3, [r7, #4]
  4060be:	691b      	ldr	r3, [r3, #16]
}
  4060c0:	4618      	mov	r0, r3
  4060c2:	370c      	adds	r7, #12
  4060c4:	46bd      	mov	sp, r7
  4060c6:	bc80      	pop	{r7}
  4060c8:	4770      	bx	lr
  4060ca:	bf00      	nop

004060cc <uart_get_status>:
 * \param p_uart Pointer to a UART instance.
 *
 * \return The current UART status.
 */
uint32_t uart_get_status(Uart *p_uart)
{
  4060cc:	b480      	push	{r7}
  4060ce:	b083      	sub	sp, #12
  4060d0:	af00      	add	r7, sp, #0
  4060d2:	6078      	str	r0, [r7, #4]
	return p_uart->UART_SR;
  4060d4:	687b      	ldr	r3, [r7, #4]
  4060d6:	695b      	ldr	r3, [r3, #20]
}
  4060d8:	4618      	mov	r0, r3
  4060da:	370c      	adds	r7, #12
  4060dc:	46bd      	mov	sp, r7
  4060de:	bc80      	pop	{r7}
  4060e0:	4770      	bx	lr
  4060e2:	bf00      	nop

004060e4 <uart_reset_status>:
 * \brief Reset status bits.
 *
 * \param p_uart Pointer to a UART instance.
 */
void uart_reset_status(Uart *p_uart)
{
  4060e4:	b480      	push	{r7}
  4060e6:	b083      	sub	sp, #12
  4060e8:	af00      	add	r7, sp, #0
  4060ea:	6078      	str	r0, [r7, #4]
	p_uart->UART_CR = UART_CR_RSTSTA;
  4060ec:	687b      	ldr	r3, [r7, #4]
  4060ee:	f44f 7280 	mov.w	r2, #256	; 0x100
  4060f2:	601a      	str	r2, [r3, #0]
}
  4060f4:	bf00      	nop
  4060f6:	370c      	adds	r7, #12
  4060f8:	46bd      	mov	sp, r7
  4060fa:	bc80      	pop	{r7}
  4060fc:	4770      	bx	lr
  4060fe:	bf00      	nop

00406100 <uart_write>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
  406100:	b480      	push	{r7}
  406102:	b083      	sub	sp, #12
  406104:	af00      	add	r7, sp, #0
  406106:	6078      	str	r0, [r7, #4]
  406108:	460b      	mov	r3, r1
  40610a:	70fb      	strb	r3, [r7, #3]
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  40610c:	687b      	ldr	r3, [r7, #4]
  40610e:	695b      	ldr	r3, [r3, #20]
  406110:	f003 0302 	and.w	r3, r3, #2
  406114:	2b00      	cmp	r3, #0
  406116:	d101      	bne.n	40611c <uart_write+0x1c>
		return 1;
  406118:	2301      	movs	r3, #1
  40611a:	e003      	b.n	406124 <uart_write+0x24>

	/* Send character */
	p_uart->UART_THR = uc_data;
  40611c:	78fa      	ldrb	r2, [r7, #3]
  40611e:	687b      	ldr	r3, [r7, #4]
  406120:	61da      	str	r2, [r3, #28]
	return 0;
  406122:	2300      	movs	r3, #0
}
  406124:	4618      	mov	r0, r3
  406126:	370c      	adds	r7, #12
  406128:	46bd      	mov	sp, r7
  40612a:	bc80      	pop	{r7}
  40612c:	4770      	bx	lr
  40612e:	bf00      	nop

00406130 <uart_read>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
  406130:	b480      	push	{r7}
  406132:	b083      	sub	sp, #12
  406134:	af00      	add	r7, sp, #0
  406136:	6078      	str	r0, [r7, #4]
  406138:	6039      	str	r1, [r7, #0]
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  40613a:	687b      	ldr	r3, [r7, #4]
  40613c:	695b      	ldr	r3, [r3, #20]
  40613e:	f003 0301 	and.w	r3, r3, #1
  406142:	2b00      	cmp	r3, #0
  406144:	d101      	bne.n	40614a <uart_read+0x1a>
		return 1;
  406146:	2301      	movs	r3, #1
  406148:	e005      	b.n	406156 <uart_read+0x26>

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  40614a:	687b      	ldr	r3, [r7, #4]
  40614c:	699b      	ldr	r3, [r3, #24]
  40614e:	b2da      	uxtb	r2, r3
  406150:	683b      	ldr	r3, [r7, #0]
  406152:	701a      	strb	r2, [r3, #0]
	return 0;
  406154:	2300      	movs	r3, #0
}
  406156:	4618      	mov	r0, r3
  406158:	370c      	adds	r7, #12
  40615a:	46bd      	mov	sp, r7
  40615c:	bc80      	pop	{r7}
  40615e:	4770      	bx	lr

00406160 <usart_write>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
  406160:	b480      	push	{r7}
  406162:	b083      	sub	sp, #12
  406164:	af00      	add	r7, sp, #0
  406166:	6078      	str	r0, [r7, #4]
  406168:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  40616a:	687b      	ldr	r3, [r7, #4]
  40616c:	695b      	ldr	r3, [r3, #20]
  40616e:	f003 0302 	and.w	r3, r3, #2
  406172:	2b00      	cmp	r3, #0
  406174:	d101      	bne.n	40617a <usart_write+0x1a>
		return 1;
  406176:	2301      	movs	r3, #1
  406178:	e005      	b.n	406186 <usart_write+0x26>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  40617a:	683b      	ldr	r3, [r7, #0]
  40617c:	f3c3 0208 	ubfx	r2, r3, #0, #9
  406180:	687b      	ldr	r3, [r7, #4]
  406182:	61da      	str	r2, [r3, #28]
	return 0;
  406184:	2300      	movs	r3, #0
}
  406186:	4618      	mov	r0, r3
  406188:	370c      	adds	r7, #12
  40618a:	46bd      	mov	sp, r7
  40618c:	bc80      	pop	{r7}
  40618e:	4770      	bx	lr

00406190 <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  406190:	b480      	push	{r7}
  406192:	b083      	sub	sp, #12
  406194:	af00      	add	r7, sp, #0
  406196:	6078      	str	r0, [r7, #4]
  406198:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  40619a:	687b      	ldr	r3, [r7, #4]
  40619c:	695b      	ldr	r3, [r3, #20]
  40619e:	f003 0301 	and.w	r3, r3, #1
  4061a2:	2b00      	cmp	r3, #0
  4061a4:	d101      	bne.n	4061aa <usart_read+0x1a>
		return 1;
  4061a6:	2301      	movs	r3, #1
  4061a8:	e006      	b.n	4061b8 <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  4061aa:	687b      	ldr	r3, [r7, #4]
  4061ac:	699b      	ldr	r3, [r3, #24]
  4061ae:	f3c3 0208 	ubfx	r2, r3, #0, #9
  4061b2:	683b      	ldr	r3, [r7, #0]
  4061b4:	601a      	str	r2, [r3, #0]

	return 0;
  4061b6:	2300      	movs	r3, #0
}
  4061b8:	4618      	mov	r0, r3
  4061ba:	370c      	adds	r7, #12
  4061bc:	46bd      	mov	sp, r7
  4061be:	bc80      	pop	{r7}
  4061c0:	4770      	bx	lr
  4061c2:	bf00      	nop

004061c4 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4061c4:	b480      	push	{r7}
  4061c6:	af00      	add	r7, sp, #0
	while (1) {
	}
  4061c8:	e7fe      	b.n	4061c8 <Dummy_Handler+0x4>
  4061ca:	bf00      	nop

004061cc <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  4061cc:	b580      	push	{r7, lr}
  4061ce:	b082      	sub	sp, #8
  4061d0:	af00      	add	r7, sp, #0
	uint32_t *pSrc, *pDest;

	/* Initialize the relocate segment */
	pSrc = &_etext;
  4061d2:	4b1e      	ldr	r3, [pc, #120]	; (40624c <Reset_Handler+0x80>)
  4061d4:	607b      	str	r3, [r7, #4]
	pDest = &_srelocate;
  4061d6:	4b1e      	ldr	r3, [pc, #120]	; (406250 <Reset_Handler+0x84>)
  4061d8:	603b      	str	r3, [r7, #0]

	if (pSrc != pDest) {
  4061da:	687a      	ldr	r2, [r7, #4]
  4061dc:	683b      	ldr	r3, [r7, #0]
  4061de:	429a      	cmp	r2, r3
  4061e0:	d00c      	beq.n	4061fc <Reset_Handler+0x30>
		for (; pDest < &_erelocate;) {
  4061e2:	e007      	b.n	4061f4 <Reset_Handler+0x28>
			*pDest++ = *pSrc++;
  4061e4:	683b      	ldr	r3, [r7, #0]
  4061e6:	1d1a      	adds	r2, r3, #4
  4061e8:	603a      	str	r2, [r7, #0]
  4061ea:	687a      	ldr	r2, [r7, #4]
  4061ec:	1d11      	adds	r1, r2, #4
  4061ee:	6079      	str	r1, [r7, #4]
  4061f0:	6812      	ldr	r2, [r2, #0]
  4061f2:	601a      	str	r2, [r3, #0]
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
  4061f4:	683b      	ldr	r3, [r7, #0]
  4061f6:	4a17      	ldr	r2, [pc, #92]	; (406254 <Reset_Handler+0x88>)
  4061f8:	4293      	cmp	r3, r2
  4061fa:	d3f3      	bcc.n	4061e4 <Reset_Handler+0x18>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  4061fc:	4b16      	ldr	r3, [pc, #88]	; (406258 <Reset_Handler+0x8c>)
  4061fe:	603b      	str	r3, [r7, #0]
  406200:	e004      	b.n	40620c <Reset_Handler+0x40>
		*pDest++ = 0;
  406202:	683b      	ldr	r3, [r7, #0]
  406204:	1d1a      	adds	r2, r3, #4
  406206:	603a      	str	r2, [r7, #0]
  406208:	2200      	movs	r2, #0
  40620a:	601a      	str	r2, [r3, #0]
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  40620c:	683b      	ldr	r3, [r7, #0]
  40620e:	4a13      	ldr	r2, [pc, #76]	; (40625c <Reset_Handler+0x90>)
  406210:	4293      	cmp	r3, r2
  406212:	d3f6      	bcc.n	406202 <Reset_Handler+0x36>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
  406214:	4b12      	ldr	r3, [pc, #72]	; (406260 <Reset_Handler+0x94>)
  406216:	607b      	str	r3, [r7, #4]
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  406218:	4a12      	ldr	r2, [pc, #72]	; (406264 <Reset_Handler+0x98>)
  40621a:	687b      	ldr	r3, [r7, #4]
  40621c:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
  406220:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  406224:	6093      	str	r3, [r2, #8]

	if (((uint32_t) pSrc >= IRAM_ADDR) && ((uint32_t) pSrc < IRAM_ADDR + IRAM_SIZE)) {
  406226:	687b      	ldr	r3, [r7, #4]
  406228:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  40622c:	d309      	bcc.n	406242 <Reset_Handler+0x76>
  40622e:	687b      	ldr	r3, [r7, #4]
  406230:	4a0d      	ldr	r2, [pc, #52]	; (406268 <Reset_Handler+0x9c>)
  406232:	4293      	cmp	r3, r2
  406234:	d805      	bhi.n	406242 <Reset_Handler+0x76>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
  406236:	4a0b      	ldr	r2, [pc, #44]	; (406264 <Reset_Handler+0x98>)
  406238:	4b0a      	ldr	r3, [pc, #40]	; (406264 <Reset_Handler+0x98>)
  40623a:	689b      	ldr	r3, [r3, #8]
  40623c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  406240:	6093      	str	r3, [r2, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
  406242:	4b0a      	ldr	r3, [pc, #40]	; (40626c <Reset_Handler+0xa0>)
  406244:	4798      	blx	r3

	/* Branch to main function */
	main();
  406246:	4b0a      	ldr	r3, [pc, #40]	; (406270 <Reset_Handler+0xa4>)
  406248:	4798      	blx	r3

	/* Infinite loop */
	while (1);
  40624a:	e7fe      	b.n	40624a <Reset_Handler+0x7e>
  40624c:	00415a40 	.word	0x00415a40
  406250:	20000000 	.word	0x20000000
  406254:	20000a54 	.word	0x20000a54
  406258:	20000a58 	.word	0x20000a58
  40625c:	200045f0 	.word	0x200045f0
  406260:	00400000 	.word	0x00400000
  406264:	e000ed00 	.word	0xe000ed00
  406268:	20005fff 	.word	0x20005fff
  40626c:	0040c161 	.word	0x0040c161
  406270:	00409a11 	.word	0x00409a11

00406274 <SystemCoreClockUpdate>:

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate(void)
{
  406274:	b480      	push	{r7}
  406276:	af00      	add	r7, sp, #0
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
  406278:	4b4e      	ldr	r3, [pc, #312]	; (4063b4 <SystemCoreClockUpdate+0x140>)
  40627a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40627c:	f003 0303 	and.w	r3, r3, #3
  406280:	2b01      	cmp	r3, #1
  406282:	d014      	beq.n	4062ae <SystemCoreClockUpdate+0x3a>
  406284:	2b01      	cmp	r3, #1
  406286:	d302      	bcc.n	40628e <SystemCoreClockUpdate+0x1a>
  406288:	2b02      	cmp	r3, #2
  40628a:	d038      	beq.n	4062fe <SystemCoreClockUpdate+0x8a>
  40628c:	e074      	b.n	406378 <SystemCoreClockUpdate+0x104>
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
  40628e:	4b4a      	ldr	r3, [pc, #296]	; (4063b8 <SystemCoreClockUpdate+0x144>)
  406290:	695b      	ldr	r3, [r3, #20]
  406292:	f003 0380 	and.w	r3, r3, #128	; 0x80
  406296:	2b00      	cmp	r3, #0
  406298:	d004      	beq.n	4062a4 <SystemCoreClockUpdate+0x30>
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
  40629a:	4b48      	ldr	r3, [pc, #288]	; (4063bc <SystemCoreClockUpdate+0x148>)
  40629c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4062a0:	601a      	str	r2, [r3, #0]
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
		}
		break;
  4062a2:	e069      	b.n	406378 <SystemCoreClockUpdate+0x104>
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4062a4:	4b45      	ldr	r3, [pc, #276]	; (4063bc <SystemCoreClockUpdate+0x148>)
  4062a6:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  4062aa:	601a      	str	r2, [r3, #0]
		}
		break;
  4062ac:	e064      	b.n	406378 <SystemCoreClockUpdate+0x104>
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  4062ae:	4b41      	ldr	r3, [pc, #260]	; (4063b4 <SystemCoreClockUpdate+0x140>)
  4062b0:	6a1b      	ldr	r3, [r3, #32]
  4062b2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  4062b6:	2b00      	cmp	r3, #0
  4062b8:	d003      	beq.n	4062c2 <SystemCoreClockUpdate+0x4e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  4062ba:	4b40      	ldr	r3, [pc, #256]	; (4063bc <SystemCoreClockUpdate+0x148>)
  4062bc:	4a40      	ldr	r2, [pc, #256]	; (4063c0 <SystemCoreClockUpdate+0x14c>)
  4062be:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		break;
  4062c0:	e05a      	b.n	406378 <SystemCoreClockUpdate+0x104>
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4062c2:	4b3e      	ldr	r3, [pc, #248]	; (4063bc <SystemCoreClockUpdate+0x148>)
  4062c4:	4a3f      	ldr	r2, [pc, #252]	; (4063c4 <SystemCoreClockUpdate+0x150>)
  4062c6:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  4062c8:	4b3a      	ldr	r3, [pc, #232]	; (4063b4 <SystemCoreClockUpdate+0x140>)
  4062ca:	6a1b      	ldr	r3, [r3, #32]
  4062cc:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4062d0:	2b10      	cmp	r3, #16
  4062d2:	d004      	beq.n	4062de <SystemCoreClockUpdate+0x6a>
  4062d4:	2b20      	cmp	r3, #32
  4062d6:	d008      	beq.n	4062ea <SystemCoreClockUpdate+0x76>
  4062d8:	2b00      	cmp	r3, #0
  4062da:	d00e      	beq.n	4062fa <SystemCoreClockUpdate+0x86>
				break;
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
				break;
			default:
				break;
  4062dc:	e00e      	b.n	4062fc <SystemCoreClockUpdate+0x88>

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
  4062de:	4b37      	ldr	r3, [pc, #220]	; (4063bc <SystemCoreClockUpdate+0x148>)
  4062e0:	681b      	ldr	r3, [r3, #0]
  4062e2:	005b      	lsls	r3, r3, #1
  4062e4:	4a35      	ldr	r2, [pc, #212]	; (4063bc <SystemCoreClockUpdate+0x148>)
  4062e6:	6013      	str	r3, [r2, #0]
				break;
  4062e8:	e008      	b.n	4062fc <SystemCoreClockUpdate+0x88>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
  4062ea:	4b34      	ldr	r3, [pc, #208]	; (4063bc <SystemCoreClockUpdate+0x148>)
  4062ec:	681a      	ldr	r2, [r3, #0]
  4062ee:	4613      	mov	r3, r2
  4062f0:	005b      	lsls	r3, r3, #1
  4062f2:	4413      	add	r3, r2
  4062f4:	4a31      	ldr	r2, [pc, #196]	; (4063bc <SystemCoreClockUpdate+0x148>)
  4062f6:	6013      	str	r3, [r2, #0]
				break;
  4062f8:	e000      	b.n	4062fc <SystemCoreClockUpdate+0x88>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
  4062fa:	bf00      	nop
				break;
			default:
				break;
			}
		}
		break;
  4062fc:	e03c      	b.n	406378 <SystemCoreClockUpdate+0x104>
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  4062fe:	4b2d      	ldr	r3, [pc, #180]	; (4063b4 <SystemCoreClockUpdate+0x140>)
  406300:	6a1b      	ldr	r3, [r3, #32]
  406302:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  406306:	2b00      	cmp	r3, #0
  406308:	d003      	beq.n	406312 <SystemCoreClockUpdate+0x9e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  40630a:	4b2c      	ldr	r3, [pc, #176]	; (4063bc <SystemCoreClockUpdate+0x148>)
  40630c:	4a2c      	ldr	r2, [pc, #176]	; (4063c0 <SystemCoreClockUpdate+0x14c>)
  40630e:	601a      	str	r2, [r3, #0]
  406310:	e01c      	b.n	40634c <SystemCoreClockUpdate+0xd8>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  406312:	4b2a      	ldr	r3, [pc, #168]	; (4063bc <SystemCoreClockUpdate+0x148>)
  406314:	4a2b      	ldr	r2, [pc, #172]	; (4063c4 <SystemCoreClockUpdate+0x150>)
  406316:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  406318:	4b26      	ldr	r3, [pc, #152]	; (4063b4 <SystemCoreClockUpdate+0x140>)
  40631a:	6a1b      	ldr	r3, [r3, #32]
  40631c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  406320:	2b10      	cmp	r3, #16
  406322:	d004      	beq.n	40632e <SystemCoreClockUpdate+0xba>
  406324:	2b20      	cmp	r3, #32
  406326:	d008      	beq.n	40633a <SystemCoreClockUpdate+0xc6>
  406328:	2b00      	cmp	r3, #0
  40632a:	d00e      	beq.n	40634a <SystemCoreClockUpdate+0xd6>
				break;
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
				break;
			default:
				break;
  40632c:	e00e      	b.n	40634c <SystemCoreClockUpdate+0xd8>

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
  40632e:	4b23      	ldr	r3, [pc, #140]	; (4063bc <SystemCoreClockUpdate+0x148>)
  406330:	681b      	ldr	r3, [r3, #0]
  406332:	005b      	lsls	r3, r3, #1
  406334:	4a21      	ldr	r2, [pc, #132]	; (4063bc <SystemCoreClockUpdate+0x148>)
  406336:	6013      	str	r3, [r2, #0]
				break;
  406338:	e008      	b.n	40634c <SystemCoreClockUpdate+0xd8>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
  40633a:	4b20      	ldr	r3, [pc, #128]	; (4063bc <SystemCoreClockUpdate+0x148>)
  40633c:	681a      	ldr	r2, [r3, #0]
  40633e:	4613      	mov	r3, r2
  406340:	005b      	lsls	r3, r3, #1
  406342:	4413      	add	r3, r2
  406344:	4a1d      	ldr	r2, [pc, #116]	; (4063bc <SystemCoreClockUpdate+0x148>)
  406346:	6013      	str	r3, [r2, #0]
				break;
  406348:	e000      	b.n	40634c <SystemCoreClockUpdate+0xd8>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
  40634a:	bf00      	nop
				break;
			default:
				break;
			}
		}
		SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
  40634c:	4b19      	ldr	r3, [pc, #100]	; (4063b4 <SystemCoreClockUpdate+0x140>)
  40634e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  406350:	4b1d      	ldr	r3, [pc, #116]	; (4063c8 <SystemCoreClockUpdate+0x154>)
  406352:	4013      	ands	r3, r2
  406354:	0c1b      	lsrs	r3, r3, #16
			                         CKGR_PLLAR_MULA_Pos) + 1U);
  406356:	3301      	adds	r3, #1
				break;
			default:
				break;
			}
		}
		SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
  406358:	4a18      	ldr	r2, [pc, #96]	; (4063bc <SystemCoreClockUpdate+0x148>)
  40635a:	6812      	ldr	r2, [r2, #0]
  40635c:	fb02 f303 	mul.w	r3, r2, r3
  406360:	4a16      	ldr	r2, [pc, #88]	; (4063bc <SystemCoreClockUpdate+0x148>)
  406362:	6013      	str	r3, [r2, #0]
			                         CKGR_PLLAR_MULA_Pos) + 1U);
		SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
  406364:	4b13      	ldr	r3, [pc, #76]	; (4063b4 <SystemCoreClockUpdate+0x140>)
  406366:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  406368:	b2db      	uxtb	r3, r3
  40636a:	4a14      	ldr	r2, [pc, #80]	; (4063bc <SystemCoreClockUpdate+0x148>)
  40636c:	6812      	ldr	r2, [r2, #0]
  40636e:	fbb2 f3f3 	udiv	r3, r2, r3
  406372:	4a12      	ldr	r2, [pc, #72]	; (4063bc <SystemCoreClockUpdate+0x148>)
  406374:	6013      	str	r3, [r2, #0]
			                         CKGR_PLLAR_DIVA_Pos));
		break;
  406376:	bf00      	nop
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
  406378:	4b0e      	ldr	r3, [pc, #56]	; (4063b4 <SystemCoreClockUpdate+0x140>)
  40637a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40637c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  406380:	2b70      	cmp	r3, #112	; 0x70
  406382:	d108      	bne.n	406396 <SystemCoreClockUpdate+0x122>
		SystemCoreClock /= 3U;
  406384:	4b0d      	ldr	r3, [pc, #52]	; (4063bc <SystemCoreClockUpdate+0x148>)
  406386:	681b      	ldr	r3, [r3, #0]
  406388:	4a10      	ldr	r2, [pc, #64]	; (4063cc <SystemCoreClockUpdate+0x158>)
  40638a:	fba2 2303 	umull	r2, r3, r2, r3
  40638e:	085b      	lsrs	r3, r3, #1
  406390:	4a0a      	ldr	r2, [pc, #40]	; (4063bc <SystemCoreClockUpdate+0x148>)
  406392:	6013      	str	r3, [r2, #0]
	} else { 
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
			                           PMC_MCKR_PRES_Pos);
	}
}
  406394:	e00a      	b.n	4063ac <SystemCoreClockUpdate+0x138>
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
		SystemCoreClock /= 3U;
	} else { 
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
  406396:	4b07      	ldr	r3, [pc, #28]	; (4063b4 <SystemCoreClockUpdate+0x140>)
  406398:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40639a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40639e:	091b      	lsrs	r3, r3, #4
  4063a0:	4a06      	ldr	r2, [pc, #24]	; (4063bc <SystemCoreClockUpdate+0x148>)
  4063a2:	6812      	ldr	r2, [r2, #0]
  4063a4:	fa22 f303 	lsr.w	r3, r2, r3
  4063a8:	4a04      	ldr	r2, [pc, #16]	; (4063bc <SystemCoreClockUpdate+0x148>)
  4063aa:	6013      	str	r3, [r2, #0]
			                           PMC_MCKR_PRES_Pos);
	}
}
  4063ac:	bf00      	nop
  4063ae:	46bd      	mov	sp, r7
  4063b0:	bc80      	pop	{r7}
  4063b2:	4770      	bx	lr
  4063b4:	400e0400 	.word	0x400e0400
  4063b8:	400e1410 	.word	0x400e1410
  4063bc:	20000198 	.word	0x20000198
  4063c0:	00b71b00 	.word	0x00b71b00
  4063c4:	003d0900 	.word	0x003d0900
  4063c8:	07ff0000 	.word	0x07ff0000
  4063cc:	aaaaaaab 	.word	0xaaaaaaab

004063d0 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  4063d0:	b480      	push	{r7}
  4063d2:	b085      	sub	sp, #20
  4063d4:	af00      	add	r7, sp, #0
  4063d6:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  4063d8:	4b10      	ldr	r3, [pc, #64]	; (40641c <_sbrk+0x4c>)
  4063da:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  4063dc:	4b10      	ldr	r3, [pc, #64]	; (406420 <_sbrk+0x50>)
  4063de:	681b      	ldr	r3, [r3, #0]
  4063e0:	2b00      	cmp	r3, #0
  4063e2:	d102      	bne.n	4063ea <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  4063e4:	4b0e      	ldr	r3, [pc, #56]	; (406420 <_sbrk+0x50>)
  4063e6:	4a0f      	ldr	r2, [pc, #60]	; (406424 <_sbrk+0x54>)
  4063e8:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  4063ea:	4b0d      	ldr	r3, [pc, #52]	; (406420 <_sbrk+0x50>)
  4063ec:	681b      	ldr	r3, [r3, #0]
  4063ee:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  4063f0:	68ba      	ldr	r2, [r7, #8]
  4063f2:	687b      	ldr	r3, [r7, #4]
  4063f4:	441a      	add	r2, r3
  4063f6:	68fb      	ldr	r3, [r7, #12]
  4063f8:	429a      	cmp	r2, r3
  4063fa:	dd02      	ble.n	406402 <_sbrk+0x32>
		return (caddr_t) -1;	
  4063fc:	f04f 33ff 	mov.w	r3, #4294967295
  406400:	e006      	b.n	406410 <_sbrk+0x40>
	}

	heap += incr;
  406402:	4b07      	ldr	r3, [pc, #28]	; (406420 <_sbrk+0x50>)
  406404:	681a      	ldr	r2, [r3, #0]
  406406:	687b      	ldr	r3, [r7, #4]
  406408:	4413      	add	r3, r2
  40640a:	4a05      	ldr	r2, [pc, #20]	; (406420 <_sbrk+0x50>)
  40640c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  40640e:	68bb      	ldr	r3, [r7, #8]
}
  406410:	4618      	mov	r0, r3
  406412:	3714      	adds	r7, #20
  406414:	46bd      	mov	sp, r7
  406416:	bc80      	pop	{r7}
  406418:	4770      	bx	lr
  40641a:	bf00      	nop
  40641c:	20005ffc 	.word	0x20005ffc
  406420:	20000cd8 	.word	0x20000cd8
  406424:	20004df0 	.word	0x20004df0

00406428 <_close>:
{
	return -1;
}

extern int _close(int file)
{
  406428:	b480      	push	{r7}
  40642a:	b083      	sub	sp, #12
  40642c:	af00      	add	r7, sp, #0
  40642e:	6078      	str	r0, [r7, #4]
	return -1;
  406430:	f04f 33ff 	mov.w	r3, #4294967295
}
  406434:	4618      	mov	r0, r3
  406436:	370c      	adds	r7, #12
  406438:	46bd      	mov	sp, r7
  40643a:	bc80      	pop	{r7}
  40643c:	4770      	bx	lr
  40643e:	bf00      	nop

00406440 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
  406440:	b480      	push	{r7}
  406442:	b083      	sub	sp, #12
  406444:	af00      	add	r7, sp, #0
  406446:	6078      	str	r0, [r7, #4]
  406448:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
  40644a:	683b      	ldr	r3, [r7, #0]
  40644c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  406450:	605a      	str	r2, [r3, #4]

	return 0;
  406452:	2300      	movs	r3, #0
}
  406454:	4618      	mov	r0, r3
  406456:	370c      	adds	r7, #12
  406458:	46bd      	mov	sp, r7
  40645a:	bc80      	pop	{r7}
  40645c:	4770      	bx	lr
  40645e:	bf00      	nop

00406460 <_isatty>:

extern int _isatty(int file)
{
  406460:	b480      	push	{r7}
  406462:	b083      	sub	sp, #12
  406464:	af00      	add	r7, sp, #0
  406466:	6078      	str	r0, [r7, #4]
	return 1;
  406468:	2301      	movs	r3, #1
}
  40646a:	4618      	mov	r0, r3
  40646c:	370c      	adds	r7, #12
  40646e:	46bd      	mov	sp, r7
  406470:	bc80      	pop	{r7}
  406472:	4770      	bx	lr

00406474 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
  406474:	b480      	push	{r7}
  406476:	b085      	sub	sp, #20
  406478:	af00      	add	r7, sp, #0
  40647a:	60f8      	str	r0, [r7, #12]
  40647c:	60b9      	str	r1, [r7, #8]
  40647e:	607a      	str	r2, [r7, #4]
	return 0;
  406480:	2300      	movs	r3, #0
}
  406482:	4618      	mov	r0, r3
  406484:	3714      	adds	r7, #20
  406486:	46bd      	mov	sp, r7
  406488:	bc80      	pop	{r7}
  40648a:	4770      	bx	lr

0040648c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( xList *pxList )
{
  40648c:	b480      	push	{r7}
  40648e:	b083      	sub	sp, #12
  406490:	af00      	add	r7, sp, #0
  406492:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
  406494:	687b      	ldr	r3, [r7, #4]
  406496:	f103 0208 	add.w	r2, r3, #8
  40649a:	687b      	ldr	r3, [r7, #4]
  40649c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
  40649e:	687b      	ldr	r3, [r7, #4]
  4064a0:	f04f 32ff 	mov.w	r2, #4294967295
  4064a4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
  4064a6:	687b      	ldr	r3, [r7, #4]
  4064a8:	f103 0208 	add.w	r2, r3, #8
  4064ac:	687b      	ldr	r3, [r7, #4]
  4064ae:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
  4064b0:	687b      	ldr	r3, [r7, #4]
  4064b2:	f103 0208 	add.w	r2, r3, #8
  4064b6:	687b      	ldr	r3, [r7, #4]
  4064b8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
  4064ba:	687b      	ldr	r3, [r7, #4]
  4064bc:	2200      	movs	r2, #0
  4064be:	601a      	str	r2, [r3, #0]
}
  4064c0:	bf00      	nop
  4064c2:	370c      	adds	r7, #12
  4064c4:	46bd      	mov	sp, r7
  4064c6:	bc80      	pop	{r7}
  4064c8:	4770      	bx	lr
  4064ca:	bf00      	nop

004064cc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem *pxItem )
{
  4064cc:	b480      	push	{r7}
  4064ce:	b083      	sub	sp, #12
  4064d0:	af00      	add	r7, sp, #0
  4064d2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
  4064d4:	687b      	ldr	r3, [r7, #4]
  4064d6:	2200      	movs	r2, #0
  4064d8:	611a      	str	r2, [r3, #16]
}
  4064da:	bf00      	nop
  4064dc:	370c      	adds	r7, #12
  4064de:	46bd      	mov	sp, r7
  4064e0:	bc80      	pop	{r7}
  4064e2:	4770      	bx	lr

004064e4 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( xList *pxList, xListItem *pxNewListItem )
{
  4064e4:	b480      	push	{r7}
  4064e6:	b085      	sub	sp, #20
  4064e8:	af00      	add	r7, sp, #0
  4064ea:	6078      	str	r0, [r7, #4]
  4064ec:	6039      	str	r1, [r7, #0]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
  4064ee:	687b      	ldr	r3, [r7, #4]
  4064f0:	685b      	ldr	r3, [r3, #4]
  4064f2:	60fb      	str	r3, [r7, #12]

	pxNewListItem->pxNext = pxIndex->pxNext;
  4064f4:	68fb      	ldr	r3, [r7, #12]
  4064f6:	685a      	ldr	r2, [r3, #4]
  4064f8:	683b      	ldr	r3, [r7, #0]
  4064fa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
  4064fc:	687b      	ldr	r3, [r7, #4]
  4064fe:	685a      	ldr	r2, [r3, #4]
  406500:	683b      	ldr	r3, [r7, #0]
  406502:	609a      	str	r2, [r3, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
  406504:	68fb      	ldr	r3, [r7, #12]
  406506:	685b      	ldr	r3, [r3, #4]
  406508:	683a      	ldr	r2, [r7, #0]
  40650a:	609a      	str	r2, [r3, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
  40650c:	68fb      	ldr	r3, [r7, #12]
  40650e:	683a      	ldr	r2, [r7, #0]
  406510:	605a      	str	r2, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
  406512:	687b      	ldr	r3, [r7, #4]
  406514:	683a      	ldr	r2, [r7, #0]
  406516:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  406518:	683b      	ldr	r3, [r7, #0]
  40651a:	687a      	ldr	r2, [r7, #4]
  40651c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
  40651e:	687b      	ldr	r3, [r7, #4]
  406520:	681b      	ldr	r3, [r3, #0]
  406522:	1c5a      	adds	r2, r3, #1
  406524:	687b      	ldr	r3, [r7, #4]
  406526:	601a      	str	r2, [r3, #0]
}
  406528:	bf00      	nop
  40652a:	3714      	adds	r7, #20
  40652c:	46bd      	mov	sp, r7
  40652e:	bc80      	pop	{r7}
  406530:	4770      	bx	lr
  406532:	bf00      	nop

00406534 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( xList *pxList, xListItem *pxNewListItem )
{
  406534:	b480      	push	{r7}
  406536:	b085      	sub	sp, #20
  406538:	af00      	add	r7, sp, #0
  40653a:	6078      	str	r0, [r7, #4]
  40653c:	6039      	str	r1, [r7, #0]
volatile xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
  40653e:	683b      	ldr	r3, [r7, #0]
  406540:	681b      	ldr	r3, [r3, #0]
  406542:	60bb      	str	r3, [r7, #8]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
  406544:	68bb      	ldr	r3, [r7, #8]
  406546:	f1b3 3fff 	cmp.w	r3, #4294967295
  40654a:	d103      	bne.n	406554 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
  40654c:	687b      	ldr	r3, [r7, #4]
  40654e:	691b      	ldr	r3, [r3, #16]
  406550:	60fb      	str	r3, [r7, #12]
  406552:	e00c      	b.n	40656e <vListInsert+0x3a>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/

		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
  406554:	687b      	ldr	r3, [r7, #4]
  406556:	3308      	adds	r3, #8
  406558:	60fb      	str	r3, [r7, #12]
  40655a:	e002      	b.n	406562 <vListInsert+0x2e>
  40655c:	68fb      	ldr	r3, [r7, #12]
  40655e:	685b      	ldr	r3, [r3, #4]
  406560:	60fb      	str	r3, [r7, #12]
  406562:	68fb      	ldr	r3, [r7, #12]
  406564:	685b      	ldr	r3, [r3, #4]
  406566:	681a      	ldr	r2, [r3, #0]
  406568:	68bb      	ldr	r3, [r7, #8]
  40656a:	429a      	cmp	r2, r3
  40656c:	d9f6      	bls.n	40655c <vListInsert+0x28>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
  40656e:	68fb      	ldr	r3, [r7, #12]
  406570:	685a      	ldr	r2, [r3, #4]
  406572:	683b      	ldr	r3, [r7, #0]
  406574:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
  406576:	683b      	ldr	r3, [r7, #0]
  406578:	685b      	ldr	r3, [r3, #4]
  40657a:	683a      	ldr	r2, [r7, #0]
  40657c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
  40657e:	683b      	ldr	r3, [r7, #0]
  406580:	68fa      	ldr	r2, [r7, #12]
  406582:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
  406584:	68fb      	ldr	r3, [r7, #12]
  406586:	683a      	ldr	r2, [r7, #0]
  406588:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  40658a:	683b      	ldr	r3, [r7, #0]
  40658c:	687a      	ldr	r2, [r7, #4]
  40658e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
  406590:	687b      	ldr	r3, [r7, #4]
  406592:	681b      	ldr	r3, [r3, #0]
  406594:	1c5a      	adds	r2, r3, #1
  406596:	687b      	ldr	r3, [r7, #4]
  406598:	601a      	str	r2, [r3, #0]
}
  40659a:	bf00      	nop
  40659c:	3714      	adds	r7, #20
  40659e:	46bd      	mov	sp, r7
  4065a0:	bc80      	pop	{r7}
  4065a2:	4770      	bx	lr

004065a4 <uxListRemove>:
/*-----------------------------------------------------------*/

unsigned portBASE_TYPE uxListRemove( xListItem *pxItemToRemove )
{
  4065a4:	b480      	push	{r7}
  4065a6:	b085      	sub	sp, #20
  4065a8:	af00      	add	r7, sp, #0
  4065aa:	6078      	str	r0, [r7, #4]
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
  4065ac:	687b      	ldr	r3, [r7, #4]
  4065ae:	685b      	ldr	r3, [r3, #4]
  4065b0:	687a      	ldr	r2, [r7, #4]
  4065b2:	6892      	ldr	r2, [r2, #8]
  4065b4:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
  4065b6:	687b      	ldr	r3, [r7, #4]
  4065b8:	689b      	ldr	r3, [r3, #8]
  4065ba:	687a      	ldr	r2, [r7, #4]
  4065bc:	6852      	ldr	r2, [r2, #4]
  4065be:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
  4065c0:	687b      	ldr	r3, [r7, #4]
  4065c2:	691b      	ldr	r3, [r3, #16]
  4065c4:	60fb      	str	r3, [r7, #12]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
  4065c6:	68fb      	ldr	r3, [r7, #12]
  4065c8:	685a      	ldr	r2, [r3, #4]
  4065ca:	687b      	ldr	r3, [r7, #4]
  4065cc:	429a      	cmp	r2, r3
  4065ce:	d103      	bne.n	4065d8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
  4065d0:	687b      	ldr	r3, [r7, #4]
  4065d2:	689a      	ldr	r2, [r3, #8]
  4065d4:	68fb      	ldr	r3, [r7, #12]
  4065d6:	605a      	str	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
  4065d8:	687b      	ldr	r3, [r7, #4]
  4065da:	2200      	movs	r2, #0
  4065dc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
  4065de:	68fb      	ldr	r3, [r7, #12]
  4065e0:	681b      	ldr	r3, [r3, #0]
  4065e2:	1e5a      	subs	r2, r3, #1
  4065e4:	68fb      	ldr	r3, [r7, #12]
  4065e6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
  4065e8:	68fb      	ldr	r3, [r7, #12]
  4065ea:	681b      	ldr	r3, [r3, #0]
}
  4065ec:	4618      	mov	r0, r3
  4065ee:	3714      	adds	r7, #20
  4065f0:	46bd      	mov	sp, r7
  4065f2:	bc80      	pop	{r7}
  4065f4:	4770      	bx	lr
  4065f6:	bf00      	nop

004065f8 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  4065f8:	b480      	push	{r7}
  4065fa:	b083      	sub	sp, #12
  4065fc:	af00      	add	r7, sp, #0
  4065fe:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  406600:	687b      	ldr	r3, [r7, #4]
  406602:	2b07      	cmp	r3, #7
  406604:	d825      	bhi.n	406652 <osc_get_rate+0x5a>
  406606:	a201      	add	r2, pc, #4	; (adr r2, 40660c <osc_get_rate+0x14>)
  406608:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40660c:	0040662d 	.word	0x0040662d
  406610:	00406633 	.word	0x00406633
  406614:	00406639 	.word	0x00406639
  406618:	0040663f 	.word	0x0040663f
  40661c:	00406643 	.word	0x00406643
  406620:	00406647 	.word	0x00406647
  406624:	0040664b 	.word	0x0040664b
  406628:	0040664f 	.word	0x0040664f
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  40662c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  406630:	e010      	b.n	406654 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  406632:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  406636:	e00d      	b.n	406654 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  406638:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40663c:	e00a      	b.n	406654 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  40663e:	4b08      	ldr	r3, [pc, #32]	; (406660 <osc_get_rate+0x68>)
  406640:	e008      	b.n	406654 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  406642:	4b08      	ldr	r3, [pc, #32]	; (406664 <osc_get_rate+0x6c>)
  406644:	e006      	b.n	406654 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  406646:	4b08      	ldr	r3, [pc, #32]	; (406668 <osc_get_rate+0x70>)
  406648:	e004      	b.n	406654 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  40664a:	4b07      	ldr	r3, [pc, #28]	; (406668 <osc_get_rate+0x70>)
  40664c:	e002      	b.n	406654 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  40664e:	4b06      	ldr	r3, [pc, #24]	; (406668 <osc_get_rate+0x70>)
  406650:	e000      	b.n	406654 <osc_get_rate+0x5c>
	}

	return 0;
  406652:	2300      	movs	r3, #0
}
  406654:	4618      	mov	r0, r3
  406656:	370c      	adds	r7, #12
  406658:	46bd      	mov	sp, r7
  40665a:	bc80      	pop	{r7}
  40665c:	4770      	bx	lr
  40665e:	bf00      	nop
  406660:	003d0900 	.word	0x003d0900
  406664:	007a1200 	.word	0x007a1200
  406668:	00b71b00 	.word	0x00b71b00

0040666c <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  40666c:	b580      	push	{r7, lr}
  40666e:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  406670:	2006      	movs	r0, #6
  406672:	4b03      	ldr	r3, [pc, #12]	; (406680 <sysclk_get_main_hz+0x14>)
  406674:	4798      	blx	r3
  406676:	4603      	mov	r3, r0
  406678:	00db      	lsls	r3, r3, #3
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  40667a:	4618      	mov	r0, r3
  40667c:	bd80      	pop	{r7, pc}
  40667e:	bf00      	nop
  406680:	004065f9 	.word	0x004065f9

00406684 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  406684:	b580      	push	{r7, lr}
  406686:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  406688:	4b02      	ldr	r3, [pc, #8]	; (406694 <sysclk_get_cpu_hz+0x10>)
  40668a:	4798      	blx	r3
  40668c:	4603      	mov	r3, r0
  40668e:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  406690:	4618      	mov	r0, r3
  406692:	bd80      	pop	{r7, pc}
  406694:	0040666d 	.word	0x0040666d

00406698 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
{
  406698:	b480      	push	{r7}
  40669a:	b085      	sub	sp, #20
  40669c:	af00      	add	r7, sp, #0
  40669e:	60f8      	str	r0, [r7, #12]
  4066a0:	60b9      	str	r1, [r7, #8]
  4066a2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
  4066a4:	68fb      	ldr	r3, [r7, #12]
  4066a6:	3b04      	subs	r3, #4
  4066a8:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
  4066aa:	68fb      	ldr	r3, [r7, #12]
  4066ac:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  4066b0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
  4066b2:	68fb      	ldr	r3, [r7, #12]
  4066b4:	3b04      	subs	r3, #4
  4066b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( portSTACK_TYPE ) pxCode;	/* PC */
  4066b8:	68ba      	ldr	r2, [r7, #8]
  4066ba:	68fb      	ldr	r3, [r7, #12]
  4066bc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
  4066be:	68fb      	ldr	r3, [r7, #12]
  4066c0:	3b04      	subs	r3, #4
  4066c2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = 0;	/* LR */
  4066c4:	68fb      	ldr	r3, [r7, #12]
  4066c6:	2200      	movs	r2, #0
  4066c8:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
  4066ca:	68fb      	ldr	r3, [r7, #12]
  4066cc:	3b14      	subs	r3, #20
  4066ce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( portSTACK_TYPE ) pvParameters;	/* R0 */
  4066d0:	687a      	ldr	r2, [r7, #4]
  4066d2:	68fb      	ldr	r3, [r7, #12]
  4066d4:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
  4066d6:	68fb      	ldr	r3, [r7, #12]
  4066d8:	3b20      	subs	r3, #32
  4066da:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
  4066dc:	68fb      	ldr	r3, [r7, #12]
}
  4066de:	4618      	mov	r0, r3
  4066e0:	3714      	adds	r7, #20
  4066e2:	46bd      	mov	sp, r7
  4066e4:	bc80      	pop	{r7}
  4066e6:	4770      	bx	lr

004066e8 <SVC_Handler>:
/*-----------------------------------------------------------*/

__attribute__ (( naked )) void SVC_Handler( void )
{
	__asm volatile (
  4066e8:	4b06      	ldr	r3, [pc, #24]	; (406704 <pxCurrentTCBConst2>)
  4066ea:	6819      	ldr	r1, [r3, #0]
  4066ec:	6808      	ldr	r0, [r1, #0]
  4066ee:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
  4066f2:	f380 8809 	msr	PSP, r0
  4066f6:	f04f 0000 	mov.w	r0, #0
  4066fa:	f380 8811 	msr	BASEPRI, r0
  4066fe:	f04e 0e0d 	orr.w	lr, lr, #13
  406702:	4770      	bx	lr

00406704 <pxCurrentTCBConst2>:
  406704:	200042dc 	.word	0x200042dc
					"	bx r14							\n"
					"									\n"
					"	.align 2						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
  406708:	bf00      	nop
  40670a:	bf00      	nop

0040670c <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
  40670c:	4804      	ldr	r0, [pc, #16]	; (406720 <prvPortStartFirstTask+0x14>)
  40670e:	6800      	ldr	r0, [r0, #0]
  406710:	6800      	ldr	r0, [r0, #0]
  406712:	f380 8808 	msr	MSP, r0
  406716:	b662      	cpsie	i
  406718:	df00      	svc	0
  40671a:	bf00      	nop
					" msr msp, r0			\n" /* Set the msp back to the start of the stack. */
					" cpsie i				\n" /* Globally enable interrupts. */
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
  40671c:	bf00      	nop
  40671e:	0000      	.short	0x0000
  406720:	e000ed08 	.word	0xe000ed08

00406724 <xPortStartScheduler>:

/*
 * See header file for description.
 */
portBASE_TYPE xPortStartScheduler( void )
{
  406724:	b580      	push	{r7, lr}
  406726:	af00      	add	r7, sp, #0
	/* configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0.
	See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
  406728:	4a0a      	ldr	r2, [pc, #40]	; (406754 <xPortStartScheduler+0x30>)
  40672a:	4b0a      	ldr	r3, [pc, #40]	; (406754 <xPortStartScheduler+0x30>)
  40672c:	681b      	ldr	r3, [r3, #0]
  40672e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  406732:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
  406734:	4a07      	ldr	r2, [pc, #28]	; (406754 <xPortStartScheduler+0x30>)
  406736:	4b07      	ldr	r3, [pc, #28]	; (406754 <xPortStartScheduler+0x30>)
  406738:	681b      	ldr	r3, [r3, #0]
  40673a:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
  40673e:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
  406740:	4b05      	ldr	r3, [pc, #20]	; (406758 <xPortStartScheduler+0x34>)
  406742:	4798      	blx	r3

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
  406744:	4b05      	ldr	r3, [pc, #20]	; (40675c <xPortStartScheduler+0x38>)
  406746:	2200      	movs	r2, #0
  406748:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
  40674a:	4b05      	ldr	r3, [pc, #20]	; (406760 <xPortStartScheduler+0x3c>)
  40674c:	4798      	blx	r3

	/* Should not get here! */
	return 0;
  40674e:	2300      	movs	r3, #0
}
  406750:	4618      	mov	r0, r3
  406752:	bd80      	pop	{r7, pc}
  406754:	e000ed20 	.word	0xe000ed20
  406758:	00406851 	.word	0x00406851
  40675c:	2000019c 	.word	0x2000019c
  406760:	0040670d 	.word	0x0040670d

00406764 <vPortYieldFromISR>:
	is nothing to return to.  */
}
/*-----------------------------------------------------------*/

void vPortYieldFromISR( void )
{
  406764:	b480      	push	{r7}
  406766:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  406768:	4b03      	ldr	r3, [pc, #12]	; (406778 <vPortYieldFromISR+0x14>)
  40676a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40676e:	601a      	str	r2, [r3, #0]
}
  406770:	bf00      	nop
  406772:	46bd      	mov	sp, r7
  406774:	bc80      	pop	{r7}
  406776:	4770      	bx	lr
  406778:	e000ed04 	.word	0xe000ed04

0040677c <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
  40677c:	b580      	push	{r7, lr}
  40677e:	af00      	add	r7, sp, #0
	portDISABLE_INTERRUPTS();
  406780:	4b04      	ldr	r3, [pc, #16]	; (406794 <vPortEnterCritical+0x18>)
  406782:	4798      	blx	r3
	uxCriticalNesting++;
  406784:	4b04      	ldr	r3, [pc, #16]	; (406798 <vPortEnterCritical+0x1c>)
  406786:	681b      	ldr	r3, [r3, #0]
  406788:	3301      	adds	r3, #1
  40678a:	4a03      	ldr	r2, [pc, #12]	; (406798 <vPortEnterCritical+0x1c>)
  40678c:	6013      	str	r3, [r2, #0]
}
  40678e:	bf00      	nop
  406790:	bd80      	pop	{r7, pc}
  406792:	bf00      	nop
  406794:	004067c5 	.word	0x004067c5
  406798:	2000019c 	.word	0x2000019c

0040679c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
  40679c:	b580      	push	{r7, lr}
  40679e:	af00      	add	r7, sp, #0
	uxCriticalNesting--;
  4067a0:	4b06      	ldr	r3, [pc, #24]	; (4067bc <vPortExitCritical+0x20>)
  4067a2:	681b      	ldr	r3, [r3, #0]
  4067a4:	3b01      	subs	r3, #1
  4067a6:	4a05      	ldr	r2, [pc, #20]	; (4067bc <vPortExitCritical+0x20>)
  4067a8:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
  4067aa:	4b04      	ldr	r3, [pc, #16]	; (4067bc <vPortExitCritical+0x20>)
  4067ac:	681b      	ldr	r3, [r3, #0]
  4067ae:	2b00      	cmp	r3, #0
  4067b0:	d102      	bne.n	4067b8 <vPortExitCritical+0x1c>
	{
		portENABLE_INTERRUPTS();
  4067b2:	2000      	movs	r0, #0
  4067b4:	4b02      	ldr	r3, [pc, #8]	; (4067c0 <vPortExitCritical+0x24>)
  4067b6:	4798      	blx	r3
	}
}
  4067b8:	bf00      	nop
  4067ba:	bd80      	pop	{r7, pc}
  4067bc:	2000019c 	.word	0x2000019c
  4067c0:	004067d9 	.word	0x004067d9

004067c4 <ulPortSetInterruptMask>:
/*-----------------------------------------------------------*/

__attribute__(( naked )) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile														\
  4067c4:	f3ef 8011 	mrs	r0, BASEPRI
  4067c8:	f04f 01a0 	mov.w	r1, #160	; 0xa0
  4067cc:	f381 8811 	msr	BASEPRI, r1
  4067d0:	4770      	bx	lr
		:: "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "r0", "r1"	\
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
  4067d2:	2300      	movs	r3, #0
}
  4067d4:	4618      	mov	r0, r3
  4067d6:	bf00      	nop

004067d8 <vPortClearInterruptMask>:
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( unsigned long ulNewMaskValue )
{
	__asm volatile													\
  4067d8:	f380 8811 	msr	BASEPRI, r0
  4067dc:	4770      	bx	lr
		:::"r0"														\
	);
	
	/* Just to avoid compiler warnings. */
	( void ) ulNewMaskValue;
}
  4067de:	bf00      	nop

004067e0 <PendSV_Handler>:

__attribute__(( naked )) void PendSV_Handler( void )
{
	/* This is a naked function. */

	__asm volatile
  4067e0:	f3ef 8009 	mrs	r0, PSP
  4067e4:	4b0c      	ldr	r3, [pc, #48]	; (406818 <pxCurrentTCBConst>)
  4067e6:	681a      	ldr	r2, [r3, #0]
  4067e8:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
  4067ec:	6010      	str	r0, [r2, #0]
  4067ee:	e92d 4008 	stmdb	sp!, {r3, lr}
  4067f2:	f04f 00a0 	mov.w	r0, #160	; 0xa0
  4067f6:	f380 8811 	msr	BASEPRI, r0
  4067fa:	f001 f9e5 	bl	407bc8 <vTaskSwitchContext>
  4067fe:	f04f 0000 	mov.w	r0, #0
  406802:	f380 8811 	msr	BASEPRI, r0
  406806:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  40680a:	6819      	ldr	r1, [r3, #0]
  40680c:	6808      	ldr	r0, [r1, #0]
  40680e:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
  406812:	f380 8809 	msr	PSP, r0
  406816:	4770      	bx	lr

00406818 <pxCurrentTCBConst>:
  406818:	200042dc 	.word	0x200042dc
	"										\n"
	"	.align 2							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
  40681c:	bf00      	nop
  40681e:	bf00      	nop

00406820 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void SysTick_Handler( void )
{
  406820:	b580      	push	{r7, lr}
  406822:	af00      	add	r7, sp, #0
	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  406824:	4b06      	ldr	r3, [pc, #24]	; (406840 <SysTick_Handler+0x20>)
  406826:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40682a:	601a      	str	r2, [r3, #0]
	to generate the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
		portNVIC_SYSTICK_LOAD_REG = ulTimerReloadValueForOneTick;
	#endif

	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
  40682c:	4b05      	ldr	r3, [pc, #20]	; (406844 <SysTick_Handler+0x24>)
  40682e:	4798      	blx	r3
	{
		vTaskIncrementTick();
  406830:	4b05      	ldr	r3, [pc, #20]	; (406848 <SysTick_Handler+0x28>)
  406832:	4798      	blx	r3
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
  406834:	2000      	movs	r0, #0
  406836:	4b05      	ldr	r3, [pc, #20]	; (40684c <SysTick_Handler+0x2c>)
  406838:	4798      	blx	r3
}
  40683a:	bf00      	nop
  40683c:	bd80      	pop	{r7, pc}
  40683e:	bf00      	nop
  406840:	e000ed04 	.word	0xe000ed04
  406844:	004067c5 	.word	0x004067c5
  406848:	00407a6d 	.word	0x00407a6d
  40684c:	004067d9 	.word	0x004067d9

00406850 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
  406850:	b598      	push	{r3, r4, r7, lr}
  406852:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = 45UL / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;;
  406854:	4c07      	ldr	r4, [pc, #28]	; (406874 <vPortSetupTimerInterrupt+0x24>)
  406856:	4b08      	ldr	r3, [pc, #32]	; (406878 <vPortSetupTimerInterrupt+0x28>)
  406858:	4798      	blx	r3
  40685a:	4602      	mov	r2, r0
  40685c:	4b07      	ldr	r3, [pc, #28]	; (40687c <vPortSetupTimerInterrupt+0x2c>)
  40685e:	fba3 2302 	umull	r2, r3, r3, r2
  406862:	099b      	lsrs	r3, r3, #6
  406864:	3b01      	subs	r3, #1
  406866:	6023      	str	r3, [r4, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
  406868:	4b05      	ldr	r3, [pc, #20]	; (406880 <vPortSetupTimerInterrupt+0x30>)
  40686a:	2207      	movs	r2, #7
  40686c:	601a      	str	r2, [r3, #0]
}
  40686e:	bf00      	nop
  406870:	bd98      	pop	{r3, r4, r7, pc}
  406872:	bf00      	nop
  406874:	e000e014 	.word	0xe000e014
  406878:	00406685 	.word	0x00406685
  40687c:	10624dd3 	.word	0x10624dd3
  406880:	e000e010 	.word	0xe000e010

00406884 <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/
extern void vApplicationMallocFailedHook( void );
void *pvPortMalloc( size_t xWantedSize )
{
  406884:	b580      	push	{r7, lr}
  406886:	b086      	sub	sp, #24
  406888:	af00      	add	r7, sp, #0
  40688a:	6078      	str	r0, [r7, #4]
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
  40688c:	2300      	movs	r3, #0
  40688e:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
  406890:	4b37      	ldr	r3, [pc, #220]	; (406970 <pvPortMalloc+0xec>)
  406892:	4798      	blx	r3
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
  406894:	4b37      	ldr	r3, [pc, #220]	; (406974 <pvPortMalloc+0xf0>)
  406896:	681b      	ldr	r3, [r3, #0]
  406898:	2b00      	cmp	r3, #0
  40689a:	d101      	bne.n	4068a0 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
  40689c:	4b36      	ldr	r3, [pc, #216]	; (406978 <pvPortMalloc+0xf4>)
  40689e:	4798      	blx	r3
		}

		/* The wanted size is increased so it can contain a xBlockLink
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
  4068a0:	687b      	ldr	r3, [r7, #4]
  4068a2:	2b00      	cmp	r3, #0
  4068a4:	d00e      	beq.n	4068c4 <pvPortMalloc+0x40>
		{
			xWantedSize += heapSTRUCT_SIZE;
  4068a6:	2310      	movs	r3, #16
  4068a8:	461a      	mov	r2, r3
  4068aa:	687b      	ldr	r3, [r7, #4]
  4068ac:	4413      	add	r3, r2
  4068ae:	607b      	str	r3, [r7, #4]

			/* Ensure that blocks are always aligned to the required number of 
			bytes. */
			if( xWantedSize & portBYTE_ALIGNMENT_MASK )
  4068b0:	687b      	ldr	r3, [r7, #4]
  4068b2:	f003 0307 	and.w	r3, r3, #7
  4068b6:	2b00      	cmp	r3, #0
  4068b8:	d004      	beq.n	4068c4 <pvPortMalloc+0x40>
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
  4068ba:	687b      	ldr	r3, [r7, #4]
  4068bc:	f023 0307 	bic.w	r3, r3, #7
  4068c0:	3308      	adds	r3, #8
  4068c2:	607b      	str	r3, [r7, #4]
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
  4068c4:	687b      	ldr	r3, [r7, #4]
  4068c6:	2b00      	cmp	r3, #0
  4068c8:	d045      	beq.n	406956 <pvPortMalloc+0xd2>
  4068ca:	f243 52f0 	movw	r2, #13808	; 0x35f0
  4068ce:	687b      	ldr	r3, [r7, #4]
  4068d0:	4293      	cmp	r3, r2
  4068d2:	d240      	bcs.n	406956 <pvPortMalloc+0xd2>
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
  4068d4:	4b29      	ldr	r3, [pc, #164]	; (40697c <pvPortMalloc+0xf8>)
  4068d6:	613b      	str	r3, [r7, #16]
			pxBlock = xStart.pxNextFreeBlock;
  4068d8:	4b28      	ldr	r3, [pc, #160]	; (40697c <pvPortMalloc+0xf8>)
  4068da:	681b      	ldr	r3, [r3, #0]
  4068dc:	617b      	str	r3, [r7, #20]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
  4068de:	e004      	b.n	4068ea <pvPortMalloc+0x66>
			{
				pxPreviousBlock = pxBlock;
  4068e0:	697b      	ldr	r3, [r7, #20]
  4068e2:	613b      	str	r3, [r7, #16]
				pxBlock = pxBlock->pxNextFreeBlock;
  4068e4:	697b      	ldr	r3, [r7, #20]
  4068e6:	681b      	ldr	r3, [r3, #0]
  4068e8:	617b      	str	r3, [r7, #20]
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
  4068ea:	697b      	ldr	r3, [r7, #20]
  4068ec:	685a      	ldr	r2, [r3, #4]
  4068ee:	687b      	ldr	r3, [r7, #4]
  4068f0:	429a      	cmp	r2, r3
  4068f2:	d203      	bcs.n	4068fc <pvPortMalloc+0x78>
  4068f4:	697b      	ldr	r3, [r7, #20]
  4068f6:	681b      	ldr	r3, [r3, #0]
  4068f8:	2b00      	cmp	r3, #0
  4068fa:	d1f1      	bne.n	4068e0 <pvPortMalloc+0x5c>
				pxBlock = pxBlock->pxNextFreeBlock;
			}

			/* If the end marker was reached then a block of adequate size was
			not found. */
			if( pxBlock != pxEnd )
  4068fc:	4b1d      	ldr	r3, [pc, #116]	; (406974 <pvPortMalloc+0xf0>)
  4068fe:	681b      	ldr	r3, [r3, #0]
  406900:	697a      	ldr	r2, [r7, #20]
  406902:	429a      	cmp	r2, r3
  406904:	d027      	beq.n	406956 <pvPortMalloc+0xd2>
			{
				/* Return the memory space - jumping over the xBlockLink structure
				at its start. */
				pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
  406906:	693b      	ldr	r3, [r7, #16]
  406908:	681b      	ldr	r3, [r3, #0]
  40690a:	2210      	movs	r2, #16
  40690c:	4413      	add	r3, r2
  40690e:	60fb      	str	r3, [r7, #12]

				/* This block is being returned for use so must be taken out of
				the	list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
  406910:	697b      	ldr	r3, [r7, #20]
  406912:	681a      	ldr	r2, [r3, #0]
  406914:	693b      	ldr	r3, [r7, #16]
  406916:	601a      	str	r2, [r3, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
  406918:	697b      	ldr	r3, [r7, #20]
  40691a:	685a      	ldr	r2, [r3, #4]
  40691c:	687b      	ldr	r3, [r7, #4]
  40691e:	1ad3      	subs	r3, r2, r3
  406920:	2210      	movs	r2, #16
  406922:	0052      	lsls	r2, r2, #1
  406924:	4293      	cmp	r3, r2
  406926:	d90f      	bls.n	406948 <pvPortMalloc+0xc4>
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
  406928:	697a      	ldr	r2, [r7, #20]
  40692a:	687b      	ldr	r3, [r7, #4]
  40692c:	4413      	add	r3, r2
  40692e:	60bb      	str	r3, [r7, #8]

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
  406930:	697b      	ldr	r3, [r7, #20]
  406932:	685a      	ldr	r2, [r3, #4]
  406934:	687b      	ldr	r3, [r7, #4]
  406936:	1ad2      	subs	r2, r2, r3
  406938:	68bb      	ldr	r3, [r7, #8]
  40693a:	605a      	str	r2, [r3, #4]
					pxBlock->xBlockSize = xWantedSize;
  40693c:	697b      	ldr	r3, [r7, #20]
  40693e:	687a      	ldr	r2, [r7, #4]
  406940:	605a      	str	r2, [r3, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
  406942:	68b8      	ldr	r0, [r7, #8]
  406944:	4b0e      	ldr	r3, [pc, #56]	; (406980 <pvPortMalloc+0xfc>)
  406946:	4798      	blx	r3
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
  406948:	4b0e      	ldr	r3, [pc, #56]	; (406984 <pvPortMalloc+0x100>)
  40694a:	681a      	ldr	r2, [r3, #0]
  40694c:	697b      	ldr	r3, [r7, #20]
  40694e:	685b      	ldr	r3, [r3, #4]
  406950:	1ad3      	subs	r3, r2, r3
  406952:	4a0c      	ldr	r2, [pc, #48]	; (406984 <pvPortMalloc+0x100>)
  406954:	6013      	str	r3, [r2, #0]
			}
		}
	}
	xTaskResumeAll();
  406956:	4b0c      	ldr	r3, [pc, #48]	; (406988 <pvPortMalloc+0x104>)
  406958:	4798      	blx	r3

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
  40695a:	68fb      	ldr	r3, [r7, #12]
  40695c:	2b00      	cmp	r3, #0
  40695e:	d101      	bne.n	406964 <pvPortMalloc+0xe0>
		{
			vApplicationMallocFailedHook();
  406960:	4b0a      	ldr	r3, [pc, #40]	; (40698c <pvPortMalloc+0x108>)
  406962:	4798      	blx	r3
		}
	}
	#endif

	return pvReturn;
  406964:	68fb      	ldr	r3, [r7, #12]
}
  406966:	4618      	mov	r0, r3
  406968:	3718      	adds	r7, #24
  40696a:	46bd      	mov	sp, r7
  40696c:	bd80      	pop	{r7, pc}
  40696e:	bf00      	nop
  406970:	00407905 	.word	0x00407905
  406974:	200042d8 	.word	0x200042d8
  406978:	004069e5 	.word	0x004069e5
  40697c:	200042d0 	.word	0x200042d0
  406980:	00406a75 	.word	0x00406a75
  406984:	200001a0 	.word	0x200001a0
  406988:	00407921 	.word	0x00407921
  40698c:	004098ed 	.word	0x004098ed

00406990 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
  406990:	b580      	push	{r7, lr}
  406992:	b084      	sub	sp, #16
  406994:	af00      	add	r7, sp, #0
  406996:	6078      	str	r0, [r7, #4]
unsigned char *puc = ( unsigned char * ) pv;
  406998:	687b      	ldr	r3, [r7, #4]
  40699a:	60fb      	str	r3, [r7, #12]
xBlockLink *pxLink;

	if( pv != NULL )
  40699c:	687b      	ldr	r3, [r7, #4]
  40699e:	2b00      	cmp	r3, #0
  4069a0:	d014      	beq.n	4069cc <vPortFree+0x3c>
	{
		/* The memory being freed will have an xBlockLink structure immediately
		before it. */
		puc -= heapSTRUCT_SIZE;
  4069a2:	2310      	movs	r3, #16
  4069a4:	425b      	negs	r3, r3
  4069a6:	68fa      	ldr	r2, [r7, #12]
  4069a8:	4413      	add	r3, r2
  4069aa:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
  4069ac:	68fb      	ldr	r3, [r7, #12]
  4069ae:	60bb      	str	r3, [r7, #8]

		vTaskSuspendAll();
  4069b0:	4b08      	ldr	r3, [pc, #32]	; (4069d4 <vPortFree+0x44>)
  4069b2:	4798      	blx	r3
		{
			/* Add this block to the list of free blocks. */
			xFreeBytesRemaining += pxLink->xBlockSize;
  4069b4:	68bb      	ldr	r3, [r7, #8]
  4069b6:	685a      	ldr	r2, [r3, #4]
  4069b8:	4b07      	ldr	r3, [pc, #28]	; (4069d8 <vPortFree+0x48>)
  4069ba:	681b      	ldr	r3, [r3, #0]
  4069bc:	4413      	add	r3, r2
  4069be:	4a06      	ldr	r2, [pc, #24]	; (4069d8 <vPortFree+0x48>)
  4069c0:	6013      	str	r3, [r2, #0]
			prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );			
  4069c2:	68b8      	ldr	r0, [r7, #8]
  4069c4:	4b05      	ldr	r3, [pc, #20]	; (4069dc <vPortFree+0x4c>)
  4069c6:	4798      	blx	r3
		}
		xTaskResumeAll();
  4069c8:	4b05      	ldr	r3, [pc, #20]	; (4069e0 <vPortFree+0x50>)
  4069ca:	4798      	blx	r3
	}
}
  4069cc:	bf00      	nop
  4069ce:	3710      	adds	r7, #16
  4069d0:	46bd      	mov	sp, r7
  4069d2:	bd80      	pop	{r7, pc}
  4069d4:	00407905 	.word	0x00407905
  4069d8:	200001a0 	.word	0x200001a0
  4069dc:	00406a75 	.word	0x00406a75
  4069e0:	00407921 	.word	0x00407921

004069e4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
  4069e4:	b580      	push	{r7, lr}
  4069e6:	b082      	sub	sp, #8
  4069e8:	af00      	add	r7, sp, #0
	/* Ensure the start of the heap is aligned. */
	configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
  4069ea:	4b1d      	ldr	r3, [pc, #116]	; (406a60 <prvHeapInit+0x7c>)
  4069ec:	4a1d      	ldr	r2, [pc, #116]	; (406a64 <prvHeapInit+0x80>)
  4069ee:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
  4069f0:	4b1b      	ldr	r3, [pc, #108]	; (406a60 <prvHeapInit+0x7c>)
  4069f2:	2200      	movs	r2, #0
  4069f4:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
  4069f6:	f243 52f0 	movw	r2, #13808	; 0x35f0
  4069fa:	4b1a      	ldr	r3, [pc, #104]	; (406a64 <prvHeapInit+0x80>)
  4069fc:	4413      	add	r3, r2
  4069fe:	607b      	str	r3, [r7, #4]
	pucHeapEnd -= heapSTRUCT_SIZE;
  406a00:	2310      	movs	r3, #16
  406a02:	425b      	negs	r3, r3
  406a04:	687a      	ldr	r2, [r7, #4]
  406a06:	4413      	add	r3, r2
  406a08:	607b      	str	r3, [r7, #4]
	pxEnd = ( void * ) pucHeapEnd;
  406a0a:	4a17      	ldr	r2, [pc, #92]	; (406a68 <prvHeapInit+0x84>)
  406a0c:	687b      	ldr	r3, [r7, #4]
  406a0e:	6013      	str	r3, [r2, #0]
	configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
  406a10:	4b15      	ldr	r3, [pc, #84]	; (406a68 <prvHeapInit+0x84>)
  406a12:	681b      	ldr	r3, [r3, #0]
  406a14:	f003 0307 	and.w	r3, r3, #7
  406a18:	2b00      	cmp	r3, #0
  406a1a:	d003      	beq.n	406a24 <prvHeapInit+0x40>
  406a1c:	4b13      	ldr	r3, [pc, #76]	; (406a6c <prvHeapInit+0x88>)
  406a1e:	4798      	blx	r3
  406a20:	bf00      	nop
  406a22:	e7fd      	b.n	406a20 <prvHeapInit+0x3c>
	pxEnd->xBlockSize = 0;
  406a24:	4b10      	ldr	r3, [pc, #64]	; (406a68 <prvHeapInit+0x84>)
  406a26:	681b      	ldr	r3, [r3, #0]
  406a28:	2200      	movs	r2, #0
  406a2a:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
  406a2c:	4b0e      	ldr	r3, [pc, #56]	; (406a68 <prvHeapInit+0x84>)
  406a2e:	681b      	ldr	r3, [r3, #0]
  406a30:	2200      	movs	r2, #0
  406a32:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
  406a34:	4b0b      	ldr	r3, [pc, #44]	; (406a64 <prvHeapInit+0x80>)
  406a36:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
  406a38:	f243 53f0 	movw	r3, #13808	; 0x35f0
  406a3c:	2210      	movs	r2, #16
  406a3e:	1a9a      	subs	r2, r3, r2
  406a40:	683b      	ldr	r3, [r7, #0]
  406a42:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
  406a44:	4b08      	ldr	r3, [pc, #32]	; (406a68 <prvHeapInit+0x84>)
  406a46:	681a      	ldr	r2, [r3, #0]
  406a48:	683b      	ldr	r3, [r7, #0]
  406a4a:	601a      	str	r2, [r3, #0]

	/* The heap now contains pxEnd. */
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
  406a4c:	4b08      	ldr	r3, [pc, #32]	; (406a70 <prvHeapInit+0x8c>)
  406a4e:	681b      	ldr	r3, [r3, #0]
  406a50:	2210      	movs	r2, #16
  406a52:	1a9b      	subs	r3, r3, r2
  406a54:	4a06      	ldr	r2, [pc, #24]	; (406a70 <prvHeapInit+0x8c>)
  406a56:	6013      	str	r3, [r2, #0]
}
  406a58:	bf00      	nop
  406a5a:	3708      	adds	r7, #8
  406a5c:	46bd      	mov	sp, r7
  406a5e:	bd80      	pop	{r7, pc}
  406a60:	200042d0 	.word	0x200042d0
  406a64:	20000ce0 	.word	0x20000ce0
  406a68:	200042d8 	.word	0x200042d8
  406a6c:	004067c5 	.word	0x004067c5
  406a70:	200001a0 	.word	0x200001a0

00406a74 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
  406a74:	b480      	push	{r7}
  406a76:	b085      	sub	sp, #20
  406a78:	af00      	add	r7, sp, #0
  406a7a:	6078      	str	r0, [r7, #4]
xBlockLink *pxIterator;
unsigned char *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
  406a7c:	4b27      	ldr	r3, [pc, #156]	; (406b1c <prvInsertBlockIntoFreeList+0xa8>)
  406a7e:	60fb      	str	r3, [r7, #12]
  406a80:	e002      	b.n	406a88 <prvInsertBlockIntoFreeList+0x14>
  406a82:	68fb      	ldr	r3, [r7, #12]
  406a84:	681b      	ldr	r3, [r3, #0]
  406a86:	60fb      	str	r3, [r7, #12]
  406a88:	68fb      	ldr	r3, [r7, #12]
  406a8a:	681a      	ldr	r2, [r3, #0]
  406a8c:	687b      	ldr	r3, [r7, #4]
  406a8e:	429a      	cmp	r2, r3
  406a90:	d3f7      	bcc.n	406a82 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */	
	puc = ( unsigned char * ) pxIterator;
  406a92:	68fb      	ldr	r3, [r7, #12]
  406a94:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
  406a96:	68fb      	ldr	r3, [r7, #12]
  406a98:	685b      	ldr	r3, [r3, #4]
  406a9a:	68ba      	ldr	r2, [r7, #8]
  406a9c:	441a      	add	r2, r3
  406a9e:	687b      	ldr	r3, [r7, #4]
  406aa0:	429a      	cmp	r2, r3
  406aa2:	d108      	bne.n	406ab6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
  406aa4:	68fb      	ldr	r3, [r7, #12]
  406aa6:	685a      	ldr	r2, [r3, #4]
  406aa8:	687b      	ldr	r3, [r7, #4]
  406aaa:	685b      	ldr	r3, [r3, #4]
  406aac:	441a      	add	r2, r3
  406aae:	68fb      	ldr	r3, [r7, #12]
  406ab0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
  406ab2:	68fb      	ldr	r3, [r7, #12]
  406ab4:	607b      	str	r3, [r7, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( unsigned char * ) pxBlockToInsert;
  406ab6:	687b      	ldr	r3, [r7, #4]
  406ab8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
  406aba:	687b      	ldr	r3, [r7, #4]
  406abc:	685b      	ldr	r3, [r3, #4]
  406abe:	68ba      	ldr	r2, [r7, #8]
  406ac0:	441a      	add	r2, r3
  406ac2:	68fb      	ldr	r3, [r7, #12]
  406ac4:	681b      	ldr	r3, [r3, #0]
  406ac6:	429a      	cmp	r2, r3
  406ac8:	d118      	bne.n	406afc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
  406aca:	68fb      	ldr	r3, [r7, #12]
  406acc:	681a      	ldr	r2, [r3, #0]
  406ace:	4b14      	ldr	r3, [pc, #80]	; (406b20 <prvInsertBlockIntoFreeList+0xac>)
  406ad0:	681b      	ldr	r3, [r3, #0]
  406ad2:	429a      	cmp	r2, r3
  406ad4:	d00d      	beq.n	406af2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
  406ad6:	687b      	ldr	r3, [r7, #4]
  406ad8:	685a      	ldr	r2, [r3, #4]
  406ada:	68fb      	ldr	r3, [r7, #12]
  406adc:	681b      	ldr	r3, [r3, #0]
  406ade:	685b      	ldr	r3, [r3, #4]
  406ae0:	441a      	add	r2, r3
  406ae2:	687b      	ldr	r3, [r7, #4]
  406ae4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
  406ae6:	68fb      	ldr	r3, [r7, #12]
  406ae8:	681b      	ldr	r3, [r3, #0]
  406aea:	681a      	ldr	r2, [r3, #0]
  406aec:	687b      	ldr	r3, [r7, #4]
  406aee:	601a      	str	r2, [r3, #0]
  406af0:	e008      	b.n	406b04 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
  406af2:	4b0b      	ldr	r3, [pc, #44]	; (406b20 <prvInsertBlockIntoFreeList+0xac>)
  406af4:	681a      	ldr	r2, [r3, #0]
  406af6:	687b      	ldr	r3, [r7, #4]
  406af8:	601a      	str	r2, [r3, #0]
  406afa:	e003      	b.n	406b04 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;		
  406afc:	68fb      	ldr	r3, [r7, #12]
  406afe:	681a      	ldr	r2, [r3, #0]
  406b00:	687b      	ldr	r3, [r7, #4]
  406b02:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
  406b04:	68fa      	ldr	r2, [r7, #12]
  406b06:	687b      	ldr	r3, [r7, #4]
  406b08:	429a      	cmp	r2, r3
  406b0a:	d002      	beq.n	406b12 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
  406b0c:	68fb      	ldr	r3, [r7, #12]
  406b0e:	687a      	ldr	r2, [r7, #4]
  406b10:	601a      	str	r2, [r3, #0]
	}
}
  406b12:	bf00      	nop
  406b14:	3714      	adds	r7, #20
  406b16:	46bd      	mov	sp, r7
  406b18:	bc80      	pop	{r7}
  406b1a:	4770      	bx	lr
  406b1c:	200042d0 	.word	0x200042d0
  406b20:	200042d8 	.word	0x200042d8

00406b24 <xQueueGenericReset>:
/*-----------------------------------------------------------
 * PUBLIC QUEUE MANAGEMENT API documented in queue.h
 *----------------------------------------------------------*/

portBASE_TYPE xQueueGenericReset( xQueueHandle pxQueue, portBASE_TYPE xNewQueue )
{
  406b24:	b580      	push	{r7, lr}
  406b26:	b082      	sub	sp, #8
  406b28:	af00      	add	r7, sp, #0
  406b2a:	6078      	str	r0, [r7, #4]
  406b2c:	6039      	str	r1, [r7, #0]
	configASSERT( pxQueue );
  406b2e:	687b      	ldr	r3, [r7, #4]
  406b30:	2b00      	cmp	r3, #0
  406b32:	d103      	bne.n	406b3c <xQueueGenericReset+0x18>
  406b34:	4b27      	ldr	r3, [pc, #156]	; (406bd4 <xQueueGenericReset+0xb0>)
  406b36:	4798      	blx	r3
  406b38:	bf00      	nop
  406b3a:	e7fd      	b.n	406b38 <xQueueGenericReset+0x14>

	taskENTER_CRITICAL();
  406b3c:	4b26      	ldr	r3, [pc, #152]	; (406bd8 <xQueueGenericReset+0xb4>)
  406b3e:	4798      	blx	r3
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
  406b40:	687b      	ldr	r3, [r7, #4]
  406b42:	681a      	ldr	r2, [r3, #0]
  406b44:	687b      	ldr	r3, [r7, #4]
  406b46:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  406b48:	6879      	ldr	r1, [r7, #4]
  406b4a:	6c09      	ldr	r1, [r1, #64]	; 0x40
  406b4c:	fb01 f303 	mul.w	r3, r1, r3
  406b50:	441a      	add	r2, r3
  406b52:	687b      	ldr	r3, [r7, #4]
  406b54:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
  406b56:	687b      	ldr	r3, [r7, #4]
  406b58:	2200      	movs	r2, #0
  406b5a:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
  406b5c:	687b      	ldr	r3, [r7, #4]
  406b5e:	681a      	ldr	r2, [r3, #0]
  406b60:	687b      	ldr	r3, [r7, #4]
  406b62:	609a      	str	r2, [r3, #8]
		pxQueue->pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( unsigned portBASE_TYPE ) 1U ) * pxQueue->uxItemSize );
  406b64:	687b      	ldr	r3, [r7, #4]
  406b66:	681a      	ldr	r2, [r3, #0]
  406b68:	687b      	ldr	r3, [r7, #4]
  406b6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  406b6c:	3b01      	subs	r3, #1
  406b6e:	6879      	ldr	r1, [r7, #4]
  406b70:	6c09      	ldr	r1, [r1, #64]	; 0x40
  406b72:	fb01 f303 	mul.w	r3, r1, r3
  406b76:	441a      	add	r2, r3
  406b78:	687b      	ldr	r3, [r7, #4]
  406b7a:	60da      	str	r2, [r3, #12]
		pxQueue->xRxLock = queueUNLOCKED;
  406b7c:	687b      	ldr	r3, [r7, #4]
  406b7e:	f04f 32ff 	mov.w	r2, #4294967295
  406b82:	645a      	str	r2, [r3, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
  406b84:	687b      	ldr	r3, [r7, #4]
  406b86:	f04f 32ff 	mov.w	r2, #4294967295
  406b8a:	649a      	str	r2, [r3, #72]	; 0x48

		if( xNewQueue == pdFALSE )
  406b8c:	683b      	ldr	r3, [r7, #0]
  406b8e:	2b00      	cmp	r3, #0
  406b90:	d10e      	bne.n	406bb0 <xQueueGenericReset+0x8c>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to	write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  406b92:	687b      	ldr	r3, [r7, #4]
  406b94:	691b      	ldr	r3, [r3, #16]
  406b96:	2b00      	cmp	r3, #0
  406b98:	d014      	beq.n	406bc4 <xQueueGenericReset+0xa0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  406b9a:	687b      	ldr	r3, [r7, #4]
  406b9c:	3310      	adds	r3, #16
  406b9e:	4618      	mov	r0, r3
  406ba0:	4b0e      	ldr	r3, [pc, #56]	; (406bdc <xQueueGenericReset+0xb8>)
  406ba2:	4798      	blx	r3
  406ba4:	4603      	mov	r3, r0
  406ba6:	2b01      	cmp	r3, #1
  406ba8:	d10c      	bne.n	406bc4 <xQueueGenericReset+0xa0>
				{
					portYIELD_WITHIN_API();
  406baa:	4b0d      	ldr	r3, [pc, #52]	; (406be0 <xQueueGenericReset+0xbc>)
  406bac:	4798      	blx	r3
  406bae:	e009      	b.n	406bc4 <xQueueGenericReset+0xa0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
  406bb0:	687b      	ldr	r3, [r7, #4]
  406bb2:	3310      	adds	r3, #16
  406bb4:	4618      	mov	r0, r3
  406bb6:	4b0b      	ldr	r3, [pc, #44]	; (406be4 <xQueueGenericReset+0xc0>)
  406bb8:	4798      	blx	r3
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
  406bba:	687b      	ldr	r3, [r7, #4]
  406bbc:	3324      	adds	r3, #36	; 0x24
  406bbe:	4618      	mov	r0, r3
  406bc0:	4b08      	ldr	r3, [pc, #32]	; (406be4 <xQueueGenericReset+0xc0>)
  406bc2:	4798      	blx	r3
		}
	}
	taskEXIT_CRITICAL();
  406bc4:	4b08      	ldr	r3, [pc, #32]	; (406be8 <xQueueGenericReset+0xc4>)
  406bc6:	4798      	blx	r3

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
  406bc8:	2301      	movs	r3, #1
}
  406bca:	4618      	mov	r0, r3
  406bcc:	3708      	adds	r7, #8
  406bce:	46bd      	mov	sp, r7
  406bd0:	bd80      	pop	{r7, pc}
  406bd2:	bf00      	nop
  406bd4:	004067c5 	.word	0x004067c5
  406bd8:	0040677d 	.word	0x0040677d
  406bdc:	00407d7d 	.word	0x00407d7d
  406be0:	00406765 	.word	0x00406765
  406be4:	0040648d 	.word	0x0040648d
  406be8:	0040679d 	.word	0x0040679d

00406bec <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

xQueueHandle xQueueGenericCreate( unsigned portBASE_TYPE uxQueueLength, unsigned portBASE_TYPE uxItemSize, unsigned char ucQueueType )
{
  406bec:	b580      	push	{r7, lr}
  406bee:	b088      	sub	sp, #32
  406bf0:	af00      	add	r7, sp, #0
  406bf2:	60f8      	str	r0, [r7, #12]
  406bf4:	60b9      	str	r1, [r7, #8]
  406bf6:	4613      	mov	r3, r2
  406bf8:	71fb      	strb	r3, [r7, #7]
xQUEUE *pxNewQueue;
size_t xQueueSizeInBytes;
xQueueHandle xReturn = NULL;
  406bfa:	2300      	movs	r3, #0
  406bfc:	61fb      	str	r3, [r7, #28]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( unsigned portBASE_TYPE ) 0 )
  406bfe:	68fb      	ldr	r3, [r7, #12]
  406c00:	2b00      	cmp	r3, #0
  406c02:	d02a      	beq.n	406c5a <xQueueGenericCreate+0x6e>
	{
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
  406c04:	2050      	movs	r0, #80	; 0x50
  406c06:	4b1b      	ldr	r3, [pc, #108]	; (406c74 <xQueueGenericCreate+0x88>)
  406c08:	4798      	blx	r3
  406c0a:	61b8      	str	r0, [r7, #24]
		if( pxNewQueue != NULL )
  406c0c:	69bb      	ldr	r3, [r7, #24]
  406c0e:	2b00      	cmp	r3, #0
  406c10:	d023      	beq.n	406c5a <xQueueGenericCreate+0x6e>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1;
  406c12:	68fb      	ldr	r3, [r7, #12]
  406c14:	68ba      	ldr	r2, [r7, #8]
  406c16:	fb02 f303 	mul.w	r3, r2, r3
  406c1a:	3301      	adds	r3, #1
  406c1c:	617b      	str	r3, [r7, #20]

			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
  406c1e:	6978      	ldr	r0, [r7, #20]
  406c20:	4b14      	ldr	r3, [pc, #80]	; (406c74 <xQueueGenericCreate+0x88>)
  406c22:	4798      	blx	r3
  406c24:	4602      	mov	r2, r0
  406c26:	69bb      	ldr	r3, [r7, #24]
  406c28:	601a      	str	r2, [r3, #0]
			if( pxNewQueue->pcHead != NULL )
  406c2a:	69bb      	ldr	r3, [r7, #24]
  406c2c:	681b      	ldr	r3, [r3, #0]
  406c2e:	2b00      	cmp	r3, #0
  406c30:	d010      	beq.n	406c54 <xQueueGenericCreate+0x68>
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->uxLength = uxQueueLength;
  406c32:	69bb      	ldr	r3, [r7, #24]
  406c34:	68fa      	ldr	r2, [r7, #12]
  406c36:	63da      	str	r2, [r3, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
  406c38:	69bb      	ldr	r3, [r7, #24]
  406c3a:	68ba      	ldr	r2, [r7, #8]
  406c3c:	641a      	str	r2, [r3, #64]	; 0x40
				xQueueGenericReset( pxNewQueue, pdTRUE );
  406c3e:	2101      	movs	r1, #1
  406c40:	69b8      	ldr	r0, [r7, #24]
  406c42:	4b0d      	ldr	r3, [pc, #52]	; (406c78 <xQueueGenericCreate+0x8c>)
  406c44:	4798      	blx	r3
				#if ( configUSE_TRACE_FACILITY == 1 )
				{
					pxNewQueue->ucQueueType = ucQueueType;
  406c46:	69bb      	ldr	r3, [r7, #24]
  406c48:	79fa      	ldrb	r2, [r7, #7]
  406c4a:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
				}
				#endif /* configUSE_TRACE_FACILITY */

				traceQUEUE_CREATE( pxNewQueue );
				xReturn = pxNewQueue;
  406c4e:	69bb      	ldr	r3, [r7, #24]
  406c50:	61fb      	str	r3, [r7, #28]
  406c52:	e002      	b.n	406c5a <xQueueGenericCreate+0x6e>
			}
			else
			{
				traceQUEUE_CREATE_FAILED( ucQueueType );
				vPortFree( pxNewQueue );
  406c54:	69b8      	ldr	r0, [r7, #24]
  406c56:	4b09      	ldr	r3, [pc, #36]	; (406c7c <xQueueGenericCreate+0x90>)
  406c58:	4798      	blx	r3
			}
		}
	}

	configASSERT( xReturn );
  406c5a:	69fb      	ldr	r3, [r7, #28]
  406c5c:	2b00      	cmp	r3, #0
  406c5e:	d103      	bne.n	406c68 <xQueueGenericCreate+0x7c>
  406c60:	4b07      	ldr	r3, [pc, #28]	; (406c80 <xQueueGenericCreate+0x94>)
  406c62:	4798      	blx	r3
  406c64:	bf00      	nop
  406c66:	e7fd      	b.n	406c64 <xQueueGenericCreate+0x78>

	return xReturn;
  406c68:	69fb      	ldr	r3, [r7, #28]
}
  406c6a:	4618      	mov	r0, r3
  406c6c:	3720      	adds	r7, #32
  406c6e:	46bd      	mov	sp, r7
  406c70:	bd80      	pop	{r7, pc}
  406c72:	bf00      	nop
  406c74:	00406885 	.word	0x00406885
  406c78:	00406b25 	.word	0x00406b25
  406c7c:	00406991 	.word	0x00406991
  406c80:	004067c5 	.word	0x004067c5

00406c84 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	xQueueHandle xQueueCreateMutex( unsigned char ucQueueType )
	{
  406c84:	b590      	push	{r4, r7, lr}
  406c86:	b085      	sub	sp, #20
  406c88:	af00      	add	r7, sp, #0
  406c8a:	4603      	mov	r3, r0
  406c8c:	71fb      	strb	r3, [r7, #7]
		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		/* Allocate the new queue structure. */
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
  406c8e:	2050      	movs	r0, #80	; 0x50
  406c90:	4b21      	ldr	r3, [pc, #132]	; (406d18 <xQueueCreateMutex+0x94>)
  406c92:	4798      	blx	r3
  406c94:	60f8      	str	r0, [r7, #12]
		if( pxNewQueue != NULL )
  406c96:	68fb      	ldr	r3, [r7, #12]
  406c98:	2b00      	cmp	r3, #0
  406c9a:	d030      	beq.n	406cfe <xQueueCreateMutex+0x7a>
		{
			/* Information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
  406c9c:	68fb      	ldr	r3, [r7, #12]
  406c9e:	2200      	movs	r2, #0
  406ca0:	605a      	str	r2, [r3, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
  406ca2:	68fb      	ldr	r3, [r7, #12]
  406ca4:	2200      	movs	r2, #0
  406ca6:	601a      	str	r2, [r3, #0]

			/* Queues used as a mutex no data is actually copied into or out
			of the queue. */
			pxNewQueue->pcWriteTo = NULL;
  406ca8:	68fb      	ldr	r3, [r7, #12]
  406caa:	2200      	movs	r2, #0
  406cac:	609a      	str	r2, [r3, #8]
			pxNewQueue->pcReadFrom = NULL;
  406cae:	68fb      	ldr	r3, [r7, #12]
  406cb0:	2200      	movs	r2, #0
  406cb2:	60da      	str	r2, [r3, #12]

			/* Each mutex has a length of 1 (like a binary semaphore) and
			an item size of 0 as nothing is actually copied into or out
			of the mutex. */
			pxNewQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
  406cb4:	68fb      	ldr	r3, [r7, #12]
  406cb6:	2200      	movs	r2, #0
  406cb8:	639a      	str	r2, [r3, #56]	; 0x38
			pxNewQueue->uxLength = ( unsigned portBASE_TYPE ) 1U;
  406cba:	68fb      	ldr	r3, [r7, #12]
  406cbc:	2201      	movs	r2, #1
  406cbe:	63da      	str	r2, [r3, #60]	; 0x3c
			pxNewQueue->uxItemSize = ( unsigned portBASE_TYPE ) 0U;
  406cc0:	68fb      	ldr	r3, [r7, #12]
  406cc2:	2200      	movs	r2, #0
  406cc4:	641a      	str	r2, [r3, #64]	; 0x40
			pxNewQueue->xRxLock = queueUNLOCKED;
  406cc6:	68fb      	ldr	r3, [r7, #12]
  406cc8:	f04f 32ff 	mov.w	r2, #4294967295
  406ccc:	645a      	str	r2, [r3, #68]	; 0x44
			pxNewQueue->xTxLock = queueUNLOCKED;
  406cce:	68fb      	ldr	r3, [r7, #12]
  406cd0:	f04f 32ff 	mov.w	r2, #4294967295
  406cd4:	649a      	str	r2, [r3, #72]	; 0x48

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				pxNewQueue->ucQueueType = ucQueueType;
  406cd6:	68fb      	ldr	r3, [r7, #12]
  406cd8:	79fa      	ldrb	r2, [r7, #7]
  406cda:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
			}
			#endif

			/* Ensure the event queues start with the correct state. */
			vListInitialise( &( pxNewQueue->xTasksWaitingToSend ) );
  406cde:	68fb      	ldr	r3, [r7, #12]
  406ce0:	3310      	adds	r3, #16
  406ce2:	4618      	mov	r0, r3
  406ce4:	4b0d      	ldr	r3, [pc, #52]	; (406d1c <xQueueCreateMutex+0x98>)
  406ce6:	4798      	blx	r3
			vListInitialise( &( pxNewQueue->xTasksWaitingToReceive ) );
  406ce8:	68fb      	ldr	r3, [r7, #12]
  406cea:	3324      	adds	r3, #36	; 0x24
  406cec:	4618      	mov	r0, r3
  406cee:	4b0b      	ldr	r3, [pc, #44]	; (406d1c <xQueueCreateMutex+0x98>)
  406cf0:	4798      	blx	r3

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			xQueueGenericSend( pxNewQueue, NULL, ( portTickType ) 0U, queueSEND_TO_BACK );
  406cf2:	2300      	movs	r3, #0
  406cf4:	2200      	movs	r2, #0
  406cf6:	2100      	movs	r1, #0
  406cf8:	68f8      	ldr	r0, [r7, #12]
  406cfa:	4c09      	ldr	r4, [pc, #36]	; (406d20 <xQueueCreateMutex+0x9c>)
  406cfc:	47a0      	blx	r4
		else
		{
			traceCREATE_MUTEX_FAILED();
		}

		configASSERT( pxNewQueue );
  406cfe:	68fb      	ldr	r3, [r7, #12]
  406d00:	2b00      	cmp	r3, #0
  406d02:	d103      	bne.n	406d0c <xQueueCreateMutex+0x88>
  406d04:	4b07      	ldr	r3, [pc, #28]	; (406d24 <xQueueCreateMutex+0xa0>)
  406d06:	4798      	blx	r3
  406d08:	bf00      	nop
  406d0a:	e7fd      	b.n	406d08 <xQueueCreateMutex+0x84>
		return pxNewQueue;
  406d0c:	68fb      	ldr	r3, [r7, #12]
	}
  406d0e:	4618      	mov	r0, r3
  406d10:	3714      	adds	r7, #20
  406d12:	46bd      	mov	sp, r7
  406d14:	bd90      	pop	{r4, r7, pc}
  406d16:	bf00      	nop
  406d18:	00406885 	.word	0x00406885
  406d1c:	0040648d 	.word	0x0040648d
  406d20:	00406d6d 	.word	0x00406d6d
  406d24:	004067c5 	.word	0x004067c5

00406d28 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if configUSE_COUNTING_SEMAPHORES == 1

	xQueueHandle xQueueCreateCountingSemaphore( unsigned portBASE_TYPE uxCountValue, unsigned portBASE_TYPE uxInitialCount )
	{
  406d28:	b580      	push	{r7, lr}
  406d2a:	b084      	sub	sp, #16
  406d2c:	af00      	add	r7, sp, #0
  406d2e:	6078      	str	r0, [r7, #4]
  406d30:	6039      	str	r1, [r7, #0]
	xQueueHandle pxHandle;

		pxHandle = xQueueGenericCreate( ( unsigned portBASE_TYPE ) uxCountValue, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
  406d32:	2202      	movs	r2, #2
  406d34:	2100      	movs	r1, #0
  406d36:	6878      	ldr	r0, [r7, #4]
  406d38:	4b0a      	ldr	r3, [pc, #40]	; (406d64 <xQueueCreateCountingSemaphore+0x3c>)
  406d3a:	4798      	blx	r3
  406d3c:	60f8      	str	r0, [r7, #12]

		if( pxHandle != NULL )
  406d3e:	68fb      	ldr	r3, [r7, #12]
  406d40:	2b00      	cmp	r3, #0
  406d42:	d002      	beq.n	406d4a <xQueueCreateCountingSemaphore+0x22>
		{
			pxHandle->uxMessagesWaiting = uxInitialCount;
  406d44:	68fb      	ldr	r3, [r7, #12]
  406d46:	683a      	ldr	r2, [r7, #0]
  406d48:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		configASSERT( pxHandle );
  406d4a:	68fb      	ldr	r3, [r7, #12]
  406d4c:	2b00      	cmp	r3, #0
  406d4e:	d103      	bne.n	406d58 <xQueueCreateCountingSemaphore+0x30>
  406d50:	4b05      	ldr	r3, [pc, #20]	; (406d68 <xQueueCreateCountingSemaphore+0x40>)
  406d52:	4798      	blx	r3
  406d54:	bf00      	nop
  406d56:	e7fd      	b.n	406d54 <xQueueCreateCountingSemaphore+0x2c>
		return pxHandle;
  406d58:	68fb      	ldr	r3, [r7, #12]
	}
  406d5a:	4618      	mov	r0, r3
  406d5c:	3710      	adds	r7, #16
  406d5e:	46bd      	mov	sp, r7
  406d60:	bd80      	pop	{r7, pc}
  406d62:	bf00      	nop
  406d64:	00406bed 	.word	0x00406bed
  406d68:	004067c5 	.word	0x004067c5

00406d6c <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
  406d6c:	b580      	push	{r7, lr}
  406d6e:	b088      	sub	sp, #32
  406d70:	af00      	add	r7, sp, #0
  406d72:	60f8      	str	r0, [r7, #12]
  406d74:	60b9      	str	r1, [r7, #8]
  406d76:	607a      	str	r2, [r7, #4]
  406d78:	603b      	str	r3, [r7, #0]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
  406d7a:	2300      	movs	r3, #0
  406d7c:	61fb      	str	r3, [r7, #28]
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
  406d7e:	68fb      	ldr	r3, [r7, #12]
  406d80:	2b00      	cmp	r3, #0
  406d82:	d103      	bne.n	406d8c <xQueueGenericSend+0x20>
  406d84:	4b46      	ldr	r3, [pc, #280]	; (406ea0 <xQueueGenericSend+0x134>)
  406d86:	4798      	blx	r3
  406d88:	bf00      	nop
  406d8a:	e7fd      	b.n	406d88 <xQueueGenericSend+0x1c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  406d8c:	68bb      	ldr	r3, [r7, #8]
  406d8e:	2b00      	cmp	r3, #0
  406d90:	d103      	bne.n	406d9a <xQueueGenericSend+0x2e>
  406d92:	68fb      	ldr	r3, [r7, #12]
  406d94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  406d96:	2b00      	cmp	r3, #0
  406d98:	d101      	bne.n	406d9e <xQueueGenericSend+0x32>
  406d9a:	2301      	movs	r3, #1
  406d9c:	e000      	b.n	406da0 <xQueueGenericSend+0x34>
  406d9e:	2300      	movs	r3, #0
  406da0:	2b00      	cmp	r3, #0
  406da2:	d103      	bne.n	406dac <xQueueGenericSend+0x40>
  406da4:	4b3e      	ldr	r3, [pc, #248]	; (406ea0 <xQueueGenericSend+0x134>)
  406da6:	4798      	blx	r3
  406da8:	bf00      	nop
  406daa:	e7fd      	b.n	406da8 <xQueueGenericSend+0x3c>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
  406dac:	4b3d      	ldr	r3, [pc, #244]	; (406ea4 <xQueueGenericSend+0x138>)
  406dae:	4798      	blx	r3
		{
			/* Is there room on the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
  406db0:	68fb      	ldr	r3, [r7, #12]
  406db2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  406db4:	68fb      	ldr	r3, [r7, #12]
  406db6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  406db8:	429a      	cmp	r2, r3
  406dba:	d216      	bcs.n	406dea <xQueueGenericSend+0x7e>
			{
				traceQUEUE_SEND( pxQueue );
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  406dbc:	683a      	ldr	r2, [r7, #0]
  406dbe:	68b9      	ldr	r1, [r7, #8]
  406dc0:	68f8      	ldr	r0, [r7, #12]
  406dc2:	4b39      	ldr	r3, [pc, #228]	; (406ea8 <xQueueGenericSend+0x13c>)
  406dc4:	4798      	blx	r3

				/* If there was a task waiting for data to arrive on the
				queue then unblock it now. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  406dc6:	68fb      	ldr	r3, [r7, #12]
  406dc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  406dca:	2b00      	cmp	r3, #0
  406dcc:	d009      	beq.n	406de2 <xQueueGenericSend+0x76>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
  406dce:	68fb      	ldr	r3, [r7, #12]
  406dd0:	3324      	adds	r3, #36	; 0x24
  406dd2:	4618      	mov	r0, r3
  406dd4:	4b35      	ldr	r3, [pc, #212]	; (406eac <xQueueGenericSend+0x140>)
  406dd6:	4798      	blx	r3
  406dd8:	4603      	mov	r3, r0
  406dda:	2b01      	cmp	r3, #1
  406ddc:	d101      	bne.n	406de2 <xQueueGenericSend+0x76>
					{
						/* The unblocked task has a priority higher than
						our own so yield immediately.  Yes it is ok to do
						this from within the critical section - the kernel
						takes care of that. */
						portYIELD_WITHIN_API();
  406dde:	4b34      	ldr	r3, [pc, #208]	; (406eb0 <xQueueGenericSend+0x144>)
  406de0:	4798      	blx	r3
					}
				}

				taskEXIT_CRITICAL();
  406de2:	4b34      	ldr	r3, [pc, #208]	; (406eb4 <xQueueGenericSend+0x148>)
  406de4:	4798      	blx	r3

				/* Return to the original privilege level before exiting the
				function. */
				return pdPASS;
  406de6:	2301      	movs	r3, #1
  406de8:	e056      	b.n	406e98 <xQueueGenericSend+0x12c>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
  406dea:	687b      	ldr	r3, [r7, #4]
  406dec:	2b00      	cmp	r3, #0
  406dee:	d103      	bne.n	406df8 <xQueueGenericSend+0x8c>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
  406df0:	4b30      	ldr	r3, [pc, #192]	; (406eb4 <xQueueGenericSend+0x148>)
  406df2:	4798      	blx	r3

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
  406df4:	2300      	movs	r3, #0
  406df6:	e04f      	b.n	406e98 <xQueueGenericSend+0x12c>
				}
				else if( xEntryTimeSet == pdFALSE )
  406df8:	69fb      	ldr	r3, [r7, #28]
  406dfa:	2b00      	cmp	r3, #0
  406dfc:	d106      	bne.n	406e0c <xQueueGenericSend+0xa0>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  406dfe:	f107 0314 	add.w	r3, r7, #20
  406e02:	4618      	mov	r0, r3
  406e04:	4b2c      	ldr	r3, [pc, #176]	; (406eb8 <xQueueGenericSend+0x14c>)
  406e06:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
  406e08:	2301      	movs	r3, #1
  406e0a:	61fb      	str	r3, [r7, #28]
				}
			}
		}
		taskEXIT_CRITICAL();
  406e0c:	4b29      	ldr	r3, [pc, #164]	; (406eb4 <xQueueGenericSend+0x148>)
  406e0e:	4798      	blx	r3

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
  406e10:	4b2a      	ldr	r3, [pc, #168]	; (406ebc <xQueueGenericSend+0x150>)
  406e12:	4798      	blx	r3
		prvLockQueue( pxQueue );
  406e14:	4b23      	ldr	r3, [pc, #140]	; (406ea4 <xQueueGenericSend+0x138>)
  406e16:	4798      	blx	r3
  406e18:	68fb      	ldr	r3, [r7, #12]
  406e1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  406e1c:	f1b3 3fff 	cmp.w	r3, #4294967295
  406e20:	d102      	bne.n	406e28 <xQueueGenericSend+0xbc>
  406e22:	68fb      	ldr	r3, [r7, #12]
  406e24:	2200      	movs	r2, #0
  406e26:	645a      	str	r2, [r3, #68]	; 0x44
  406e28:	68fb      	ldr	r3, [r7, #12]
  406e2a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  406e2c:	f1b3 3fff 	cmp.w	r3, #4294967295
  406e30:	d102      	bne.n	406e38 <xQueueGenericSend+0xcc>
  406e32:	68fb      	ldr	r3, [r7, #12]
  406e34:	2200      	movs	r2, #0
  406e36:	649a      	str	r2, [r3, #72]	; 0x48
  406e38:	4b1e      	ldr	r3, [pc, #120]	; (406eb4 <xQueueGenericSend+0x148>)
  406e3a:	4798      	blx	r3

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  406e3c:	1d3a      	adds	r2, r7, #4
  406e3e:	f107 0314 	add.w	r3, r7, #20
  406e42:	4611      	mov	r1, r2
  406e44:	4618      	mov	r0, r3
  406e46:	4b1e      	ldr	r3, [pc, #120]	; (406ec0 <xQueueGenericSend+0x154>)
  406e48:	4798      	blx	r3
  406e4a:	4603      	mov	r3, r0
  406e4c:	2b00      	cmp	r3, #0
  406e4e:	d11d      	bne.n	406e8c <xQueueGenericSend+0x120>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
  406e50:	68f8      	ldr	r0, [r7, #12]
  406e52:	4b1c      	ldr	r3, [pc, #112]	; (406ec4 <xQueueGenericSend+0x158>)
  406e54:	4798      	blx	r3
  406e56:	4603      	mov	r3, r0
  406e58:	2b00      	cmp	r3, #0
  406e5a:	d011      	beq.n	406e80 <xQueueGenericSend+0x114>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
  406e5c:	68fb      	ldr	r3, [r7, #12]
  406e5e:	3310      	adds	r3, #16
  406e60:	687a      	ldr	r2, [r7, #4]
  406e62:	4611      	mov	r1, r2
  406e64:	4618      	mov	r0, r3
  406e66:	4b18      	ldr	r3, [pc, #96]	; (406ec8 <xQueueGenericSend+0x15c>)
  406e68:	4798      	blx	r3
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
  406e6a:	68f8      	ldr	r0, [r7, #12]
  406e6c:	4b17      	ldr	r3, [pc, #92]	; (406ecc <xQueueGenericSend+0x160>)
  406e6e:	4798      	blx	r3
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
  406e70:	4b17      	ldr	r3, [pc, #92]	; (406ed0 <xQueueGenericSend+0x164>)
  406e72:	4798      	blx	r3
  406e74:	4603      	mov	r3, r0
  406e76:	2b00      	cmp	r3, #0
  406e78:	d198      	bne.n	406dac <xQueueGenericSend+0x40>
				{
					portYIELD_WITHIN_API();
  406e7a:	4b0d      	ldr	r3, [pc, #52]	; (406eb0 <xQueueGenericSend+0x144>)
  406e7c:	4798      	blx	r3
  406e7e:	e795      	b.n	406dac <xQueueGenericSend+0x40>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
  406e80:	68f8      	ldr	r0, [r7, #12]
  406e82:	4b12      	ldr	r3, [pc, #72]	; (406ecc <xQueueGenericSend+0x160>)
  406e84:	4798      	blx	r3
				( void ) xTaskResumeAll();
  406e86:	4b12      	ldr	r3, [pc, #72]	; (406ed0 <xQueueGenericSend+0x164>)
  406e88:	4798      	blx	r3
  406e8a:	e78f      	b.n	406dac <xQueueGenericSend+0x40>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
  406e8c:	68f8      	ldr	r0, [r7, #12]
  406e8e:	4b0f      	ldr	r3, [pc, #60]	; (406ecc <xQueueGenericSend+0x160>)
  406e90:	4798      	blx	r3
			( void ) xTaskResumeAll();
  406e92:	4b0f      	ldr	r3, [pc, #60]	; (406ed0 <xQueueGenericSend+0x164>)
  406e94:	4798      	blx	r3

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
  406e96:	2300      	movs	r3, #0
		}
	}
}
  406e98:	4618      	mov	r0, r3
  406e9a:	3720      	adds	r7, #32
  406e9c:	46bd      	mov	sp, r7
  406e9e:	bd80      	pop	{r7, pc}
  406ea0:	004067c5 	.word	0x004067c5
  406ea4:	0040677d 	.word	0x0040677d
  406ea8:	00407165 	.word	0x00407165
  406eac:	00407d7d 	.word	0x00407d7d
  406eb0:	00406765 	.word	0x00406765
  406eb4:	0040679d 	.word	0x0040679d
  406eb8:	00407e39 	.word	0x00407e39
  406ebc:	00407905 	.word	0x00407905
  406ec0:	00407e75 	.word	0x00407e75
  406ec4:	00407351 	.word	0x00407351
  406ec8:	00407c95 	.word	0x00407c95
  406ecc:	00407275 	.word	0x00407275
  406ed0:	00407921 	.word	0x00407921

00406ed4 <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSendFromISR( xQueueHandle pxQueue, const void * const pvItemToQueue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portBASE_TYPE xCopyPosition )
{
  406ed4:	b580      	push	{r7, lr}
  406ed6:	b086      	sub	sp, #24
  406ed8:	af00      	add	r7, sp, #0
  406eda:	60f8      	str	r0, [r7, #12]
  406edc:	60b9      	str	r1, [r7, #8]
  406ede:	607a      	str	r2, [r7, #4]
  406ee0:	603b      	str	r3, [r7, #0]
signed portBASE_TYPE xReturn;
unsigned portBASE_TYPE uxSavedInterruptStatus;

	configASSERT( pxQueue );
  406ee2:	68fb      	ldr	r3, [r7, #12]
  406ee4:	2b00      	cmp	r3, #0
  406ee6:	d103      	bne.n	406ef0 <xQueueGenericSendFromISR+0x1c>
  406ee8:	4b25      	ldr	r3, [pc, #148]	; (406f80 <xQueueGenericSendFromISR+0xac>)
  406eea:	4798      	blx	r3
  406eec:	bf00      	nop
  406eee:	e7fd      	b.n	406eec <xQueueGenericSendFromISR+0x18>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  406ef0:	68bb      	ldr	r3, [r7, #8]
  406ef2:	2b00      	cmp	r3, #0
  406ef4:	d103      	bne.n	406efe <xQueueGenericSendFromISR+0x2a>
  406ef6:	68fb      	ldr	r3, [r7, #12]
  406ef8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  406efa:	2b00      	cmp	r3, #0
  406efc:	d101      	bne.n	406f02 <xQueueGenericSendFromISR+0x2e>
  406efe:	2301      	movs	r3, #1
  406f00:	e000      	b.n	406f04 <xQueueGenericSendFromISR+0x30>
  406f02:	2300      	movs	r3, #0
  406f04:	2b00      	cmp	r3, #0
  406f06:	d103      	bne.n	406f10 <xQueueGenericSendFromISR+0x3c>
  406f08:	4b1d      	ldr	r3, [pc, #116]	; (406f80 <xQueueGenericSendFromISR+0xac>)
  406f0a:	4798      	blx	r3
  406f0c:	bf00      	nop
  406f0e:	e7fd      	b.n	406f0c <xQueueGenericSendFromISR+0x38>
	/* Similar to xQueueGenericSend, except we don't block if there is no room
	in the queue.  Also we don't directly wake a task that was blocked on a
	queue read, instead we return a flag to say whether a context switch is
	required or not (i.e. has a task with a higher priority than us been woken
	by this	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
  406f10:	4b1b      	ldr	r3, [pc, #108]	; (406f80 <xQueueGenericSendFromISR+0xac>)
  406f12:	4798      	blx	r3
  406f14:	6138      	str	r0, [r7, #16]
	{
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
  406f16:	68fb      	ldr	r3, [r7, #12]
  406f18:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  406f1a:	68fb      	ldr	r3, [r7, #12]
  406f1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  406f1e:	429a      	cmp	r2, r3
  406f20:	d224      	bcs.n	406f6c <xQueueGenericSendFromISR+0x98>
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );

			prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  406f22:	683a      	ldr	r2, [r7, #0]
  406f24:	68b9      	ldr	r1, [r7, #8]
  406f26:	68f8      	ldr	r0, [r7, #12]
  406f28:	4b16      	ldr	r3, [pc, #88]	; (406f84 <xQueueGenericSendFromISR+0xb0>)
  406f2a:	4798      	blx	r3

			/* If the queue is locked we do not alter the event list.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
  406f2c:	68fb      	ldr	r3, [r7, #12]
  406f2e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  406f30:	f1b3 3fff 	cmp.w	r3, #4294967295
  406f34:	d112      	bne.n	406f5c <xQueueGenericSendFromISR+0x88>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  406f36:	68fb      	ldr	r3, [r7, #12]
  406f38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  406f3a:	2b00      	cmp	r3, #0
  406f3c:	d013      	beq.n	406f66 <xQueueGenericSendFromISR+0x92>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  406f3e:	68fb      	ldr	r3, [r7, #12]
  406f40:	3324      	adds	r3, #36	; 0x24
  406f42:	4618      	mov	r0, r3
  406f44:	4b10      	ldr	r3, [pc, #64]	; (406f88 <xQueueGenericSendFromISR+0xb4>)
  406f46:	4798      	blx	r3
  406f48:	4603      	mov	r3, r0
  406f4a:	2b00      	cmp	r3, #0
  406f4c:	d00b      	beq.n	406f66 <xQueueGenericSendFromISR+0x92>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						if( pxHigherPriorityTaskWoken != NULL )
  406f4e:	687b      	ldr	r3, [r7, #4]
  406f50:	2b00      	cmp	r3, #0
  406f52:	d008      	beq.n	406f66 <xQueueGenericSendFromISR+0x92>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
  406f54:	687b      	ldr	r3, [r7, #4]
  406f56:	2201      	movs	r2, #1
  406f58:	601a      	str	r2, [r3, #0]
  406f5a:	e004      	b.n	406f66 <xQueueGenericSendFromISR+0x92>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
  406f5c:	68fb      	ldr	r3, [r7, #12]
  406f5e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  406f60:	1c5a      	adds	r2, r3, #1
  406f62:	68fb      	ldr	r3, [r7, #12]
  406f64:	649a      	str	r2, [r3, #72]	; 0x48
			}

			xReturn = pdPASS;
  406f66:	2301      	movs	r3, #1
  406f68:	617b      	str	r3, [r7, #20]
  406f6a:	e001      	b.n	406f70 <xQueueGenericSendFromISR+0x9c>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
  406f6c:	2300      	movs	r3, #0
  406f6e:	617b      	str	r3, [r7, #20]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
  406f70:	6938      	ldr	r0, [r7, #16]
  406f72:	4b06      	ldr	r3, [pc, #24]	; (406f8c <xQueueGenericSendFromISR+0xb8>)
  406f74:	4798      	blx	r3

	return xReturn;
  406f76:	697b      	ldr	r3, [r7, #20]
}
  406f78:	4618      	mov	r0, r3
  406f7a:	3718      	adds	r7, #24
  406f7c:	46bd      	mov	sp, r7
  406f7e:	bd80      	pop	{r7, pc}
  406f80:	004067c5 	.word	0x004067c5
  406f84:	00407165 	.word	0x00407165
  406f88:	00407d7d 	.word	0x00407d7d
  406f8c:	004067d9 	.word	0x004067d9

00406f90 <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
  406f90:	b580      	push	{r7, lr}
  406f92:	b088      	sub	sp, #32
  406f94:	af00      	add	r7, sp, #0
  406f96:	60f8      	str	r0, [r7, #12]
  406f98:	60b9      	str	r1, [r7, #8]
  406f9a:	607a      	str	r2, [r7, #4]
  406f9c:	603b      	str	r3, [r7, #0]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
  406f9e:	2300      	movs	r3, #0
  406fa0:	61fb      	str	r3, [r7, #28]
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;

	configASSERT( pxQueue );
  406fa2:	68fb      	ldr	r3, [r7, #12]
  406fa4:	2b00      	cmp	r3, #0
  406fa6:	d103      	bne.n	406fb0 <xQueueGenericReceive+0x20>
  406fa8:	4b5f      	ldr	r3, [pc, #380]	; (407128 <xQueueGenericReceive+0x198>)
  406faa:	4798      	blx	r3
  406fac:	bf00      	nop
  406fae:	e7fd      	b.n	406fac <xQueueGenericReceive+0x1c>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  406fb0:	68bb      	ldr	r3, [r7, #8]
  406fb2:	2b00      	cmp	r3, #0
  406fb4:	d103      	bne.n	406fbe <xQueueGenericReceive+0x2e>
  406fb6:	68fb      	ldr	r3, [r7, #12]
  406fb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  406fba:	2b00      	cmp	r3, #0
  406fbc:	d101      	bne.n	406fc2 <xQueueGenericReceive+0x32>
  406fbe:	2301      	movs	r3, #1
  406fc0:	e000      	b.n	406fc4 <xQueueGenericReceive+0x34>
  406fc2:	2300      	movs	r3, #0
  406fc4:	2b00      	cmp	r3, #0
  406fc6:	d103      	bne.n	406fd0 <xQueueGenericReceive+0x40>
  406fc8:	4b57      	ldr	r3, [pc, #348]	; (407128 <xQueueGenericReceive+0x198>)
  406fca:	4798      	blx	r3
  406fcc:	bf00      	nop
  406fce:	e7fd      	b.n	406fcc <xQueueGenericReceive+0x3c>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
  406fd0:	4b56      	ldr	r3, [pc, #344]	; (40712c <xQueueGenericReceive+0x19c>)
  406fd2:	4798      	blx	r3
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
  406fd4:	68fb      	ldr	r3, [r7, #12]
  406fd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  406fd8:	2b00      	cmp	r3, #0
  406fda:	d03b      	beq.n	407054 <xQueueGenericReceive+0xc4>
			{
				/* Remember our read position in case we are just peeking. */
				pcOriginalReadPosition = pxQueue->pcReadFrom;
  406fdc:	68fb      	ldr	r3, [r7, #12]
  406fde:	68db      	ldr	r3, [r3, #12]
  406fe0:	61bb      	str	r3, [r7, #24]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
  406fe2:	68b9      	ldr	r1, [r7, #8]
  406fe4:	68f8      	ldr	r0, [r7, #12]
  406fe6:	4b52      	ldr	r3, [pc, #328]	; (407130 <xQueueGenericReceive+0x1a0>)
  406fe8:	4798      	blx	r3

				if( xJustPeeking == pdFALSE )
  406fea:	683b      	ldr	r3, [r7, #0]
  406fec:	2b00      	cmp	r3, #0
  406fee:	d11c      	bne.n	40702a <xQueueGenericReceive+0x9a>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* We are actually removing data. */
					--( pxQueue->uxMessagesWaiting );
  406ff0:	68fb      	ldr	r3, [r7, #12]
  406ff2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  406ff4:	1e5a      	subs	r2, r3, #1
  406ff6:	68fb      	ldr	r3, [r7, #12]
  406ff8:	639a      	str	r2, [r3, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  406ffa:	68fb      	ldr	r3, [r7, #12]
  406ffc:	681b      	ldr	r3, [r3, #0]
  406ffe:	2b00      	cmp	r3, #0
  407000:	d104      	bne.n	40700c <xQueueGenericReceive+0x7c>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = xTaskGetCurrentTaskHandle();
  407002:	4b4c      	ldr	r3, [pc, #304]	; (407134 <xQueueGenericReceive+0x1a4>)
  407004:	4798      	blx	r3
  407006:	4602      	mov	r2, r0
  407008:	68fb      	ldr	r3, [r7, #12]
  40700a:	605a      	str	r2, [r3, #4]
						}
					}
					#endif

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  40700c:	68fb      	ldr	r3, [r7, #12]
  40700e:	691b      	ldr	r3, [r3, #16]
  407010:	2b00      	cmp	r3, #0
  407012:	d01b      	beq.n	40704c <xQueueGenericReceive+0xbc>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  407014:	68fb      	ldr	r3, [r7, #12]
  407016:	3310      	adds	r3, #16
  407018:	4618      	mov	r0, r3
  40701a:	4b47      	ldr	r3, [pc, #284]	; (407138 <xQueueGenericReceive+0x1a8>)
  40701c:	4798      	blx	r3
  40701e:	4603      	mov	r3, r0
  407020:	2b01      	cmp	r3, #1
  407022:	d113      	bne.n	40704c <xQueueGenericReceive+0xbc>
						{
							portYIELD_WITHIN_API();
  407024:	4b45      	ldr	r3, [pc, #276]	; (40713c <xQueueGenericReceive+0x1ac>)
  407026:	4798      	blx	r3
  407028:	e010      	b.n	40704c <xQueueGenericReceive+0xbc>
				{
					traceQUEUE_PEEK( pxQueue );

					/* We are not removing the data, so reset our read
					pointer. */
					pxQueue->pcReadFrom = pcOriginalReadPosition;
  40702a:	68fb      	ldr	r3, [r7, #12]
  40702c:	69ba      	ldr	r2, [r7, #24]
  40702e:	60da      	str	r2, [r3, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  407030:	68fb      	ldr	r3, [r7, #12]
  407032:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  407034:	2b00      	cmp	r3, #0
  407036:	d009      	beq.n	40704c <xQueueGenericReceive+0xbc>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  407038:	68fb      	ldr	r3, [r7, #12]
  40703a:	3324      	adds	r3, #36	; 0x24
  40703c:	4618      	mov	r0, r3
  40703e:	4b3e      	ldr	r3, [pc, #248]	; (407138 <xQueueGenericReceive+0x1a8>)
  407040:	4798      	blx	r3
  407042:	4603      	mov	r3, r0
  407044:	2b00      	cmp	r3, #0
  407046:	d001      	beq.n	40704c <xQueueGenericReceive+0xbc>
						{
							/* The task waiting has a higher priority than this task. */
							portYIELD_WITHIN_API();
  407048:	4b3c      	ldr	r3, [pc, #240]	; (40713c <xQueueGenericReceive+0x1ac>)
  40704a:	4798      	blx	r3
						}
					}
				}

				taskEXIT_CRITICAL();
  40704c:	4b3c      	ldr	r3, [pc, #240]	; (407140 <xQueueGenericReceive+0x1b0>)
  40704e:	4798      	blx	r3
				return pdPASS;
  407050:	2301      	movs	r3, #1
  407052:	e064      	b.n	40711e <xQueueGenericReceive+0x18e>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
  407054:	687b      	ldr	r3, [r7, #4]
  407056:	2b00      	cmp	r3, #0
  407058:	d103      	bne.n	407062 <xQueueGenericReceive+0xd2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
  40705a:	4b39      	ldr	r3, [pc, #228]	; (407140 <xQueueGenericReceive+0x1b0>)
  40705c:	4798      	blx	r3
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
  40705e:	2300      	movs	r3, #0
  407060:	e05d      	b.n	40711e <xQueueGenericReceive+0x18e>
				}
				else if( xEntryTimeSet == pdFALSE )
  407062:	69fb      	ldr	r3, [r7, #28]
  407064:	2b00      	cmp	r3, #0
  407066:	d106      	bne.n	407076 <xQueueGenericReceive+0xe6>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  407068:	f107 0310 	add.w	r3, r7, #16
  40706c:	4618      	mov	r0, r3
  40706e:	4b35      	ldr	r3, [pc, #212]	; (407144 <xQueueGenericReceive+0x1b4>)
  407070:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
  407072:	2301      	movs	r3, #1
  407074:	61fb      	str	r3, [r7, #28]
				}
			}
		}
		taskEXIT_CRITICAL();
  407076:	4b32      	ldr	r3, [pc, #200]	; (407140 <xQueueGenericReceive+0x1b0>)
  407078:	4798      	blx	r3

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
  40707a:	4b33      	ldr	r3, [pc, #204]	; (407148 <xQueueGenericReceive+0x1b8>)
  40707c:	4798      	blx	r3
		prvLockQueue( pxQueue );
  40707e:	4b2b      	ldr	r3, [pc, #172]	; (40712c <xQueueGenericReceive+0x19c>)
  407080:	4798      	blx	r3
  407082:	68fb      	ldr	r3, [r7, #12]
  407084:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  407086:	f1b3 3fff 	cmp.w	r3, #4294967295
  40708a:	d102      	bne.n	407092 <xQueueGenericReceive+0x102>
  40708c:	68fb      	ldr	r3, [r7, #12]
  40708e:	2200      	movs	r2, #0
  407090:	645a      	str	r2, [r3, #68]	; 0x44
  407092:	68fb      	ldr	r3, [r7, #12]
  407094:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  407096:	f1b3 3fff 	cmp.w	r3, #4294967295
  40709a:	d102      	bne.n	4070a2 <xQueueGenericReceive+0x112>
  40709c:	68fb      	ldr	r3, [r7, #12]
  40709e:	2200      	movs	r2, #0
  4070a0:	649a      	str	r2, [r3, #72]	; 0x48
  4070a2:	4b27      	ldr	r3, [pc, #156]	; (407140 <xQueueGenericReceive+0x1b0>)
  4070a4:	4798      	blx	r3

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  4070a6:	1d3a      	adds	r2, r7, #4
  4070a8:	f107 0310 	add.w	r3, r7, #16
  4070ac:	4611      	mov	r1, r2
  4070ae:	4618      	mov	r0, r3
  4070b0:	4b26      	ldr	r3, [pc, #152]	; (40714c <xQueueGenericReceive+0x1bc>)
  4070b2:	4798      	blx	r3
  4070b4:	4603      	mov	r3, r0
  4070b6:	2b00      	cmp	r3, #0
  4070b8:	d12b      	bne.n	407112 <xQueueGenericReceive+0x182>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
  4070ba:	68f8      	ldr	r0, [r7, #12]
  4070bc:	4b24      	ldr	r3, [pc, #144]	; (407150 <xQueueGenericReceive+0x1c0>)
  4070be:	4798      	blx	r3
  4070c0:	4603      	mov	r3, r0
  4070c2:	2b00      	cmp	r3, #0
  4070c4:	d01f      	beq.n	407106 <xQueueGenericReceive+0x176>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  4070c6:	68fb      	ldr	r3, [r7, #12]
  4070c8:	681b      	ldr	r3, [r3, #0]
  4070ca:	2b00      	cmp	r3, #0
  4070cc:	d108      	bne.n	4070e0 <xQueueGenericReceive+0x150>
					{
						portENTER_CRITICAL();
  4070ce:	4b17      	ldr	r3, [pc, #92]	; (40712c <xQueueGenericReceive+0x19c>)
  4070d0:	4798      	blx	r3
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
  4070d2:	68fb      	ldr	r3, [r7, #12]
  4070d4:	685b      	ldr	r3, [r3, #4]
  4070d6:	4618      	mov	r0, r3
  4070d8:	4b1e      	ldr	r3, [pc, #120]	; (407154 <xQueueGenericReceive+0x1c4>)
  4070da:	4798      	blx	r3
						}
						portEXIT_CRITICAL();
  4070dc:	4b18      	ldr	r3, [pc, #96]	; (407140 <xQueueGenericReceive+0x1b0>)
  4070de:	4798      	blx	r3
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  4070e0:	68fb      	ldr	r3, [r7, #12]
  4070e2:	3324      	adds	r3, #36	; 0x24
  4070e4:	687a      	ldr	r2, [r7, #4]
  4070e6:	4611      	mov	r1, r2
  4070e8:	4618      	mov	r0, r3
  4070ea:	4b1b      	ldr	r3, [pc, #108]	; (407158 <xQueueGenericReceive+0x1c8>)
  4070ec:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  4070ee:	68f8      	ldr	r0, [r7, #12]
  4070f0:	4b1a      	ldr	r3, [pc, #104]	; (40715c <xQueueGenericReceive+0x1cc>)
  4070f2:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  4070f4:	4b1a      	ldr	r3, [pc, #104]	; (407160 <xQueueGenericReceive+0x1d0>)
  4070f6:	4798      	blx	r3
  4070f8:	4603      	mov	r3, r0
  4070fa:	2b00      	cmp	r3, #0
  4070fc:	f47f af68 	bne.w	406fd0 <xQueueGenericReceive+0x40>
				{
					portYIELD_WITHIN_API();
  407100:	4b0e      	ldr	r3, [pc, #56]	; (40713c <xQueueGenericReceive+0x1ac>)
  407102:	4798      	blx	r3
  407104:	e764      	b.n	406fd0 <xQueueGenericReceive+0x40>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
  407106:	68f8      	ldr	r0, [r7, #12]
  407108:	4b14      	ldr	r3, [pc, #80]	; (40715c <xQueueGenericReceive+0x1cc>)
  40710a:	4798      	blx	r3
				( void ) xTaskResumeAll();
  40710c:	4b14      	ldr	r3, [pc, #80]	; (407160 <xQueueGenericReceive+0x1d0>)
  40710e:	4798      	blx	r3
  407110:	e75e      	b.n	406fd0 <xQueueGenericReceive+0x40>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
  407112:	68f8      	ldr	r0, [r7, #12]
  407114:	4b11      	ldr	r3, [pc, #68]	; (40715c <xQueueGenericReceive+0x1cc>)
  407116:	4798      	blx	r3
			( void ) xTaskResumeAll();
  407118:	4b11      	ldr	r3, [pc, #68]	; (407160 <xQueueGenericReceive+0x1d0>)
  40711a:	4798      	blx	r3
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
  40711c:	2300      	movs	r3, #0
		}
	}
}
  40711e:	4618      	mov	r0, r3
  407120:	3720      	adds	r7, #32
  407122:	46bd      	mov	sp, r7
  407124:	bd80      	pop	{r7, pc}
  407126:	bf00      	nop
  407128:	004067c5 	.word	0x004067c5
  40712c:	0040677d 	.word	0x0040677d
  407130:	00407225 	.word	0x00407225
  407134:	004081fd 	.word	0x004081fd
  407138:	00407d7d 	.word	0x00407d7d
  40713c:	00406765 	.word	0x00406765
  407140:	0040679d 	.word	0x0040679d
  407144:	00407e39 	.word	0x00407e39
  407148:	00407905 	.word	0x00407905
  40714c:	00407e75 	.word	0x00407e75
  407150:	0040731d 	.word	0x0040731d
  407154:	00408255 	.word	0x00408255
  407158:	00407c95 	.word	0x00407c95
  40715c:	00407275 	.word	0x00407275
  407160:	00407921 	.word	0x00407921

00407164 <prvCopyDataToQueue>:

#endif
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosition )
{
  407164:	b580      	push	{r7, lr}
  407166:	b084      	sub	sp, #16
  407168:	af00      	add	r7, sp, #0
  40716a:	60f8      	str	r0, [r7, #12]
  40716c:	60b9      	str	r1, [r7, #8]
  40716e:	607a      	str	r2, [r7, #4]
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
  407170:	68fb      	ldr	r3, [r7, #12]
  407172:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  407174:	2b00      	cmp	r3, #0
  407176:	d10c      	bne.n	407192 <prvCopyDataToQueue+0x2e>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  407178:	68fb      	ldr	r3, [r7, #12]
  40717a:	681b      	ldr	r3, [r3, #0]
  40717c:	2b00      	cmp	r3, #0
  40717e:	d143      	bne.n	407208 <prvCopyDataToQueue+0xa4>
			{
				/* The mutex is no longer being held. */
				vTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
  407180:	68fb      	ldr	r3, [r7, #12]
  407182:	685b      	ldr	r3, [r3, #4]
  407184:	4618      	mov	r0, r3
  407186:	4b25      	ldr	r3, [pc, #148]	; (40721c <prvCopyDataToQueue+0xb8>)
  407188:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
  40718a:	68fb      	ldr	r3, [r7, #12]
  40718c:	2200      	movs	r2, #0
  40718e:	605a      	str	r2, [r3, #4]
  407190:	e03a      	b.n	407208 <prvCopyDataToQueue+0xa4>
			}
		}
		#endif
	}
	else if( xPosition == queueSEND_TO_BACK )
  407192:	687b      	ldr	r3, [r7, #4]
  407194:	2b00      	cmp	r3, #0
  407196:	d119      	bne.n	4071cc <prvCopyDataToQueue+0x68>
	{
		memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
  407198:	68fb      	ldr	r3, [r7, #12]
  40719a:	6898      	ldr	r0, [r3, #8]
  40719c:	68fb      	ldr	r3, [r7, #12]
  40719e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  4071a0:	461a      	mov	r2, r3
  4071a2:	68b9      	ldr	r1, [r7, #8]
  4071a4:	4b1e      	ldr	r3, [pc, #120]	; (407220 <prvCopyDataToQueue+0xbc>)
  4071a6:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
  4071a8:	68fb      	ldr	r3, [r7, #12]
  4071aa:	689a      	ldr	r2, [r3, #8]
  4071ac:	68fb      	ldr	r3, [r7, #12]
  4071ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  4071b0:	441a      	add	r2, r3
  4071b2:	68fb      	ldr	r3, [r7, #12]
  4071b4:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail )
  4071b6:	68fb      	ldr	r3, [r7, #12]
  4071b8:	689a      	ldr	r2, [r3, #8]
  4071ba:	68fb      	ldr	r3, [r7, #12]
  4071bc:	685b      	ldr	r3, [r3, #4]
  4071be:	429a      	cmp	r2, r3
  4071c0:	d322      	bcc.n	407208 <prvCopyDataToQueue+0xa4>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
  4071c2:	68fb      	ldr	r3, [r7, #12]
  4071c4:	681a      	ldr	r2, [r3, #0]
  4071c6:	68fb      	ldr	r3, [r7, #12]
  4071c8:	609a      	str	r2, [r3, #8]
  4071ca:	e01d      	b.n	407208 <prvCopyDataToQueue+0xa4>
		}
	}
	else
	{
		memcpy( ( void * ) pxQueue->pcReadFrom, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
  4071cc:	68fb      	ldr	r3, [r7, #12]
  4071ce:	68d8      	ldr	r0, [r3, #12]
  4071d0:	68fb      	ldr	r3, [r7, #12]
  4071d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  4071d4:	461a      	mov	r2, r3
  4071d6:	68b9      	ldr	r1, [r7, #8]
  4071d8:	4b11      	ldr	r3, [pc, #68]	; (407220 <prvCopyDataToQueue+0xbc>)
  4071da:	4798      	blx	r3
		pxQueue->pcReadFrom -= pxQueue->uxItemSize;
  4071dc:	68fb      	ldr	r3, [r7, #12]
  4071de:	68da      	ldr	r2, [r3, #12]
  4071e0:	68fb      	ldr	r3, [r7, #12]
  4071e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  4071e4:	425b      	negs	r3, r3
  4071e6:	441a      	add	r2, r3
  4071e8:	68fb      	ldr	r3, [r7, #12]
  4071ea:	60da      	str	r2, [r3, #12]
		if( pxQueue->pcReadFrom < pxQueue->pcHead )
  4071ec:	68fb      	ldr	r3, [r7, #12]
  4071ee:	68da      	ldr	r2, [r3, #12]
  4071f0:	68fb      	ldr	r3, [r7, #12]
  4071f2:	681b      	ldr	r3, [r3, #0]
  4071f4:	429a      	cmp	r2, r3
  4071f6:	d207      	bcs.n	407208 <prvCopyDataToQueue+0xa4>
		{
			pxQueue->pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
  4071f8:	68fb      	ldr	r3, [r7, #12]
  4071fa:	685a      	ldr	r2, [r3, #4]
  4071fc:	68fb      	ldr	r3, [r7, #12]
  4071fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  407200:	425b      	negs	r3, r3
  407202:	441a      	add	r2, r3
  407204:	68fb      	ldr	r3, [r7, #12]
  407206:	60da      	str	r2, [r3, #12]
		}
	}

	++( pxQueue->uxMessagesWaiting );
  407208:	68fb      	ldr	r3, [r7, #12]
  40720a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  40720c:	1c5a      	adds	r2, r3, #1
  40720e:	68fb      	ldr	r3, [r7, #12]
  407210:	639a      	str	r2, [r3, #56]	; 0x38
}
  407212:	bf00      	nop
  407214:	3710      	adds	r7, #16
  407216:	46bd      	mov	sp, r7
  407218:	bd80      	pop	{r7, pc}
  40721a:	bf00      	nop
  40721c:	00408309 	.word	0x00408309
  407220:	0040c23d 	.word	0x0040c23d

00407224 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void *pvBuffer )
{
  407224:	b580      	push	{r7, lr}
  407226:	b082      	sub	sp, #8
  407228:	af00      	add	r7, sp, #0
  40722a:	6078      	str	r0, [r7, #4]
  40722c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
  40722e:	687b      	ldr	r3, [r7, #4]
  407230:	681b      	ldr	r3, [r3, #0]
  407232:	2b00      	cmp	r3, #0
  407234:	d018      	beq.n	407268 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->pcReadFrom += pxQueue->uxItemSize;
  407236:	687b      	ldr	r3, [r7, #4]
  407238:	68da      	ldr	r2, [r3, #12]
  40723a:	687b      	ldr	r3, [r7, #4]
  40723c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  40723e:	441a      	add	r2, r3
  407240:	687b      	ldr	r3, [r7, #4]
  407242:	60da      	str	r2, [r3, #12]
		if( pxQueue->pcReadFrom >= pxQueue->pcTail )
  407244:	687b      	ldr	r3, [r7, #4]
  407246:	68da      	ldr	r2, [r3, #12]
  407248:	687b      	ldr	r3, [r7, #4]
  40724a:	685b      	ldr	r3, [r3, #4]
  40724c:	429a      	cmp	r2, r3
  40724e:	d303      	bcc.n	407258 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->pcReadFrom = pxQueue->pcHead;
  407250:	687b      	ldr	r3, [r7, #4]
  407252:	681a      	ldr	r2, [r3, #0]
  407254:	687b      	ldr	r3, [r7, #4]
  407256:	60da      	str	r2, [r3, #12]
		}
		memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->pcReadFrom, ( unsigned ) pxQueue->uxItemSize );
  407258:	687b      	ldr	r3, [r7, #4]
  40725a:	68d9      	ldr	r1, [r3, #12]
  40725c:	687b      	ldr	r3, [r7, #4]
  40725e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  407260:	461a      	mov	r2, r3
  407262:	6838      	ldr	r0, [r7, #0]
  407264:	4b02      	ldr	r3, [pc, #8]	; (407270 <prvCopyDataFromQueue+0x4c>)
  407266:	4798      	blx	r3
	}
}
  407268:	bf00      	nop
  40726a:	3708      	adds	r7, #8
  40726c:	46bd      	mov	sp, r7
  40726e:	bd80      	pop	{r7, pc}
  407270:	0040c23d 	.word	0x0040c23d

00407274 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( xQueueHandle pxQueue )
{
  407274:	b580      	push	{r7, lr}
  407276:	b082      	sub	sp, #8
  407278:	af00      	add	r7, sp, #0
  40727a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
  40727c:	4b23      	ldr	r3, [pc, #140]	; (40730c <prvUnlockQueue+0x98>)
  40727e:	4798      	blx	r3
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  407280:	e012      	b.n	4072a8 <prvUnlockQueue+0x34>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  407282:	687b      	ldr	r3, [r7, #4]
  407284:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  407286:	2b00      	cmp	r3, #0
  407288:	d013      	beq.n	4072b2 <prvUnlockQueue+0x3e>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  40728a:	687b      	ldr	r3, [r7, #4]
  40728c:	3324      	adds	r3, #36	; 0x24
  40728e:	4618      	mov	r0, r3
  407290:	4b1f      	ldr	r3, [pc, #124]	; (407310 <prvUnlockQueue+0x9c>)
  407292:	4798      	blx	r3
  407294:	4603      	mov	r3, r0
  407296:	2b00      	cmp	r3, #0
  407298:	d001      	beq.n	40729e <prvUnlockQueue+0x2a>
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
  40729a:	4b1e      	ldr	r3, [pc, #120]	; (407314 <prvUnlockQueue+0xa0>)
  40729c:	4798      	blx	r3
				}

				--( pxQueue->xTxLock );
  40729e:	687b      	ldr	r3, [r7, #4]
  4072a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  4072a2:	1e5a      	subs	r2, r3, #1
  4072a4:	687b      	ldr	r3, [r7, #4]
  4072a6:	649a      	str	r2, [r3, #72]	; 0x48
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  4072a8:	687b      	ldr	r3, [r7, #4]
  4072aa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  4072ac:	2b00      	cmp	r3, #0
  4072ae:	dce8      	bgt.n	407282 <prvUnlockQueue+0xe>
  4072b0:	e000      	b.n	4072b4 <prvUnlockQueue+0x40>

				--( pxQueue->xTxLock );
			}
			else
			{
				break;
  4072b2:	bf00      	nop
			}
		}

		pxQueue->xTxLock = queueUNLOCKED;
  4072b4:	687b      	ldr	r3, [r7, #4]
  4072b6:	f04f 32ff 	mov.w	r2, #4294967295
  4072ba:	649a      	str	r2, [r3, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
  4072bc:	4b16      	ldr	r3, [pc, #88]	; (407318 <prvUnlockQueue+0xa4>)
  4072be:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
  4072c0:	4b12      	ldr	r3, [pc, #72]	; (40730c <prvUnlockQueue+0x98>)
  4072c2:	4798      	blx	r3
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  4072c4:	e012      	b.n	4072ec <prvUnlockQueue+0x78>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  4072c6:	687b      	ldr	r3, [r7, #4]
  4072c8:	691b      	ldr	r3, [r3, #16]
  4072ca:	2b00      	cmp	r3, #0
  4072cc:	d013      	beq.n	4072f6 <prvUnlockQueue+0x82>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  4072ce:	687b      	ldr	r3, [r7, #4]
  4072d0:	3310      	adds	r3, #16
  4072d2:	4618      	mov	r0, r3
  4072d4:	4b0e      	ldr	r3, [pc, #56]	; (407310 <prvUnlockQueue+0x9c>)
  4072d6:	4798      	blx	r3
  4072d8:	4603      	mov	r3, r0
  4072da:	2b00      	cmp	r3, #0
  4072dc:	d001      	beq.n	4072e2 <prvUnlockQueue+0x6e>
				{
					vTaskMissedYield();
  4072de:	4b0d      	ldr	r3, [pc, #52]	; (407314 <prvUnlockQueue+0xa0>)
  4072e0:	4798      	blx	r3
				}

				--( pxQueue->xRxLock );
  4072e2:	687b      	ldr	r3, [r7, #4]
  4072e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  4072e6:	1e5a      	subs	r2, r3, #1
  4072e8:	687b      	ldr	r3, [r7, #4]
  4072ea:	645a      	str	r2, [r3, #68]	; 0x44
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  4072ec:	687b      	ldr	r3, [r7, #4]
  4072ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  4072f0:	2b00      	cmp	r3, #0
  4072f2:	dce8      	bgt.n	4072c6 <prvUnlockQueue+0x52>
  4072f4:	e000      	b.n	4072f8 <prvUnlockQueue+0x84>

				--( pxQueue->xRxLock );
			}
			else
			{
				break;
  4072f6:	bf00      	nop
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
  4072f8:	687b      	ldr	r3, [r7, #4]
  4072fa:	f04f 32ff 	mov.w	r2, #4294967295
  4072fe:	645a      	str	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
  407300:	4b05      	ldr	r3, [pc, #20]	; (407318 <prvUnlockQueue+0xa4>)
  407302:	4798      	blx	r3
}
  407304:	bf00      	nop
  407306:	3708      	adds	r7, #8
  407308:	46bd      	mov	sp, r7
  40730a:	bd80      	pop	{r7, pc}
  40730c:	0040677d 	.word	0x0040677d
  407310:	00407d7d 	.word	0x00407d7d
  407314:	00407f29 	.word	0x00407f29
  407318:	0040679d 	.word	0x0040679d

0040731c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static signed portBASE_TYPE prvIsQueueEmpty( const xQueueHandle pxQueue )
{
  40731c:	b580      	push	{r7, lr}
  40731e:	b084      	sub	sp, #16
  407320:	af00      	add	r7, sp, #0
  407322:	6078      	str	r0, [r7, #4]
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
  407324:	4b08      	ldr	r3, [pc, #32]	; (407348 <prvIsQueueEmpty+0x2c>)
  407326:	4798      	blx	r3
		xReturn = ( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0 );
  407328:	687b      	ldr	r3, [r7, #4]
  40732a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  40732c:	2b00      	cmp	r3, #0
  40732e:	bf0c      	ite	eq
  407330:	2301      	moveq	r3, #1
  407332:	2300      	movne	r3, #0
  407334:	b2db      	uxtb	r3, r3
  407336:	60fb      	str	r3, [r7, #12]
	taskEXIT_CRITICAL();
  407338:	4b04      	ldr	r3, [pc, #16]	; (40734c <prvIsQueueEmpty+0x30>)
  40733a:	4798      	blx	r3

	return xReturn;
  40733c:	68fb      	ldr	r3, [r7, #12]
}
  40733e:	4618      	mov	r0, r3
  407340:	3710      	adds	r7, #16
  407342:	46bd      	mov	sp, r7
  407344:	bd80      	pop	{r7, pc}
  407346:	bf00      	nop
  407348:	0040677d 	.word	0x0040677d
  40734c:	0040679d 	.word	0x0040679d

00407350 <prvIsQueueFull>:
	return xReturn;
}
/*-----------------------------------------------------------*/

static signed portBASE_TYPE prvIsQueueFull( const xQueueHandle pxQueue )
{
  407350:	b580      	push	{r7, lr}
  407352:	b084      	sub	sp, #16
  407354:	af00      	add	r7, sp, #0
  407356:	6078      	str	r0, [r7, #4]
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
  407358:	4b09      	ldr	r3, [pc, #36]	; (407380 <prvIsQueueFull+0x30>)
  40735a:	4798      	blx	r3
		xReturn = ( pxQueue->uxMessagesWaiting == pxQueue->uxLength );
  40735c:	687b      	ldr	r3, [r7, #4]
  40735e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  407360:	687b      	ldr	r3, [r7, #4]
  407362:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  407364:	429a      	cmp	r2, r3
  407366:	bf0c      	ite	eq
  407368:	2301      	moveq	r3, #1
  40736a:	2300      	movne	r3, #0
  40736c:	b2db      	uxtb	r3, r3
  40736e:	60fb      	str	r3, [r7, #12]
	taskEXIT_CRITICAL();
  407370:	4b04      	ldr	r3, [pc, #16]	; (407384 <prvIsQueueFull+0x34>)
  407372:	4798      	blx	r3

	return xReturn;
  407374:	68fb      	ldr	r3, [r7, #12]
}
  407376:	4618      	mov	r0, r3
  407378:	3710      	adds	r7, #16
  40737a:	46bd      	mov	sp, r7
  40737c:	bd80      	pop	{r7, pc}
  40737e:	bf00      	nop
  407380:	0040677d 	.word	0x0040677d
  407384:	0040679d 	.word	0x0040679d

00407388 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vQueueWaitForMessageRestricted( xQueueHandle pxQueue, portTickType xTicksToWait )
	{
  407388:	b580      	push	{r7, lr}
  40738a:	b082      	sub	sp, #8
  40738c:	af00      	add	r7, sp, #0
  40738e:	6078      	str	r0, [r7, #4]
  407390:	6039      	str	r1, [r7, #0]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
  407392:	4b12      	ldr	r3, [pc, #72]	; (4073dc <vQueueWaitForMessageRestricted+0x54>)
  407394:	4798      	blx	r3
  407396:	687b      	ldr	r3, [r7, #4]
  407398:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  40739a:	f1b3 3fff 	cmp.w	r3, #4294967295
  40739e:	d102      	bne.n	4073a6 <vQueueWaitForMessageRestricted+0x1e>
  4073a0:	687b      	ldr	r3, [r7, #4]
  4073a2:	2200      	movs	r2, #0
  4073a4:	645a      	str	r2, [r3, #68]	; 0x44
  4073a6:	687b      	ldr	r3, [r7, #4]
  4073a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  4073aa:	f1b3 3fff 	cmp.w	r3, #4294967295
  4073ae:	d102      	bne.n	4073b6 <vQueueWaitForMessageRestricted+0x2e>
  4073b0:	687b      	ldr	r3, [r7, #4]
  4073b2:	2200      	movs	r2, #0
  4073b4:	649a      	str	r2, [r3, #72]	; 0x48
  4073b6:	4b0a      	ldr	r3, [pc, #40]	; (4073e0 <vQueueWaitForMessageRestricted+0x58>)
  4073b8:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0U )
  4073ba:	687b      	ldr	r3, [r7, #4]
  4073bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  4073be:	2b00      	cmp	r3, #0
  4073c0:	d105      	bne.n	4073ce <vQueueWaitForMessageRestricted+0x46>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  4073c2:	687b      	ldr	r3, [r7, #4]
  4073c4:	3324      	adds	r3, #36	; 0x24
  4073c6:	6839      	ldr	r1, [r7, #0]
  4073c8:	4618      	mov	r0, r3
  4073ca:	4b06      	ldr	r3, [pc, #24]	; (4073e4 <vQueueWaitForMessageRestricted+0x5c>)
  4073cc:	4798      	blx	r3
		}
		prvUnlockQueue( pxQueue );
  4073ce:	6878      	ldr	r0, [r7, #4]
  4073d0:	4b05      	ldr	r3, [pc, #20]	; (4073e8 <vQueueWaitForMessageRestricted+0x60>)
  4073d2:	4798      	blx	r3
	}
  4073d4:	bf00      	nop
  4073d6:	3708      	adds	r7, #8
  4073d8:	46bd      	mov	sp, r7
  4073da:	bd80      	pop	{r7, pc}
  4073dc:	0040677d 	.word	0x0040677d
  4073e0:	0040679d 	.word	0x0040679d
  4073e4:	00407d19 	.word	0x00407d19
  4073e8:	00407275 	.word	0x00407275

004073ec <xTaskGenericCreate>:
/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
  4073ec:	b590      	push	{r4, r7, lr}
  4073ee:	b08b      	sub	sp, #44	; 0x2c
  4073f0:	af02      	add	r7, sp, #8
  4073f2:	60f8      	str	r0, [r7, #12]
  4073f4:	60b9      	str	r1, [r7, #8]
  4073f6:	603b      	str	r3, [r7, #0]
  4073f8:	4613      	mov	r3, r2
  4073fa:	80fb      	strh	r3, [r7, #6]
signed portBASE_TYPE xReturn;
tskTCB * pxNewTCB;

	configASSERT( pxTaskCode );
  4073fc:	68fb      	ldr	r3, [r7, #12]
  4073fe:	2b00      	cmp	r3, #0
  407400:	d103      	bne.n	40740a <xTaskGenericCreate+0x1e>
  407402:	4b5a      	ldr	r3, [pc, #360]	; (40756c <xTaskGenericCreate+0x180>)
  407404:	4798      	blx	r3
  407406:	bf00      	nop
  407408:	e7fd      	b.n	407406 <xTaskGenericCreate+0x1a>
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );
  40740a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  40740c:	2b05      	cmp	r3, #5
  40740e:	d903      	bls.n	407418 <xTaskGenericCreate+0x2c>
  407410:	4b56      	ldr	r3, [pc, #344]	; (40756c <xTaskGenericCreate+0x180>)
  407412:	4798      	blx	r3
  407414:	bf00      	nop
  407416:	e7fd      	b.n	407414 <xTaskGenericCreate+0x28>

	/* Allocate the memory required by the TCB and stack for the new task,
	checking that the allocation was successful. */
	pxNewTCB = prvAllocateTCBAndStack( usStackDepth, puxStackBuffer );
  407418:	88fb      	ldrh	r3, [r7, #6]
  40741a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
  40741c:	4618      	mov	r0, r3
  40741e:	4b54      	ldr	r3, [pc, #336]	; (407570 <xTaskGenericCreate+0x184>)
  407420:	4798      	blx	r3
  407422:	61b8      	str	r0, [r7, #24]

	if( pxNewTCB != NULL )
  407424:	69bb      	ldr	r3, [r7, #24]
  407426:	2b00      	cmp	r3, #0
  407428:	f000 8088 	beq.w	40753c <xTaskGenericCreate+0x150>
		stack grows from high memory to low (as per the 80x86) or visa versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
  40742c:	69bb      	ldr	r3, [r7, #24]
  40742e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  407430:	88fb      	ldrh	r3, [r7, #6]
  407432:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
  407436:	3b01      	subs	r3, #1
  407438:	009b      	lsls	r3, r3, #2
  40743a:	4413      	add	r3, r2
  40743c:	617b      	str	r3, [r7, #20]
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) );
  40743e:	697b      	ldr	r3, [r7, #20]
  407440:	f023 0307 	bic.w	r3, r3, #7
  407444:	617b      	str	r3, [r7, #20]

			/* Check the alignment of the calculated top of stack is correct. */
			configASSERT( ( ( ( unsigned long ) pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
  407446:	697b      	ldr	r3, [r7, #20]
  407448:	f003 0307 	and.w	r3, r3, #7
  40744c:	2b00      	cmp	r3, #0
  40744e:	d003      	beq.n	407458 <xTaskGenericCreate+0x6c>
  407450:	4b46      	ldr	r3, [pc, #280]	; (40756c <xTaskGenericCreate+0x180>)
  407452:	4798      	blx	r3
  407454:	bf00      	nop
  407456:	e7fd      	b.n	407454 <xTaskGenericCreate+0x68>
			pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
		}
		#endif

		/* Setup the newly allocated TCB with the initial state of the task. */
		prvInitialiseTCBVariables( pxNewTCB, pcName, uxPriority, xRegions, usStackDepth );
  407458:	88fb      	ldrh	r3, [r7, #6]
  40745a:	9300      	str	r3, [sp, #0]
  40745c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  40745e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
  407460:	68b9      	ldr	r1, [r7, #8]
  407462:	69b8      	ldr	r0, [r7, #24]
  407464:	4c43      	ldr	r4, [pc, #268]	; (407574 <xTaskGenericCreate+0x188>)
  407466:	47a0      	blx	r4
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
  407468:	683a      	ldr	r2, [r7, #0]
  40746a:	68f9      	ldr	r1, [r7, #12]
  40746c:	6978      	ldr	r0, [r7, #20]
  40746e:	4b42      	ldr	r3, [pc, #264]	; (407578 <xTaskGenericCreate+0x18c>)
  407470:	4798      	blx	r3
  407472:	4602      	mov	r2, r0
  407474:	69bb      	ldr	r3, [r7, #24]
  407476:	601a      	str	r2, [r3, #0]
		}
		#endif

		/* Check the alignment of the initialised stack. */
		portALIGNMENT_ASSERT_pxCurrentTCB( ( ( ( unsigned long ) pxNewTCB->pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
  407478:	69bb      	ldr	r3, [r7, #24]
  40747a:	681b      	ldr	r3, [r3, #0]
  40747c:	f003 0307 	and.w	r3, r3, #7
  407480:	2b00      	cmp	r3, #0
  407482:	d003      	beq.n	40748c <xTaskGenericCreate+0xa0>
  407484:	4b39      	ldr	r3, [pc, #228]	; (40756c <xTaskGenericCreate+0x180>)
  407486:	4798      	blx	r3
  407488:	bf00      	nop
  40748a:	e7fd      	b.n	407488 <xTaskGenericCreate+0x9c>

		if( ( void * ) pxCreatedTask != NULL )
  40748c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  40748e:	2b00      	cmp	r3, #0
  407490:	d002      	beq.n	407498 <xTaskGenericCreate+0xac>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
  407492:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  407494:	69ba      	ldr	r2, [r7, #24]
  407496:	601a      	str	r2, [r3, #0]
		}

		/* We are going to manipulate the task queues to add this task to a
		ready list, so must make sure no interrupts occur. */
		taskENTER_CRITICAL();
  407498:	4b38      	ldr	r3, [pc, #224]	; (40757c <xTaskGenericCreate+0x190>)
  40749a:	4798      	blx	r3
		{
			uxCurrentNumberOfTasks++;
  40749c:	4b38      	ldr	r3, [pc, #224]	; (407580 <xTaskGenericCreate+0x194>)
  40749e:	681b      	ldr	r3, [r3, #0]
  4074a0:	3301      	adds	r3, #1
  4074a2:	4a37      	ldr	r2, [pc, #220]	; (407580 <xTaskGenericCreate+0x194>)
  4074a4:	6013      	str	r3, [r2, #0]
			if( pxCurrentTCB == NULL )
  4074a6:	4b37      	ldr	r3, [pc, #220]	; (407584 <xTaskGenericCreate+0x198>)
  4074a8:	681b      	ldr	r3, [r3, #0]
  4074aa:	2b00      	cmp	r3, #0
  4074ac:	d109      	bne.n	4074c2 <xTaskGenericCreate+0xd6>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
  4074ae:	4a35      	ldr	r2, [pc, #212]	; (407584 <xTaskGenericCreate+0x198>)
  4074b0:	69bb      	ldr	r3, [r7, #24]
  4074b2:	6013      	str	r3, [r2, #0]

				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
  4074b4:	4b32      	ldr	r3, [pc, #200]	; (407580 <xTaskGenericCreate+0x194>)
  4074b6:	681b      	ldr	r3, [r3, #0]
  4074b8:	2b01      	cmp	r3, #1
  4074ba:	d10f      	bne.n	4074dc <xTaskGenericCreate+0xf0>
				{
					/* This is the first task to be created so do the preliminary
					initialisation required.  We will not recover if this call
					fails, but we will report the failure. */
					prvInitialiseTaskLists();
  4074bc:	4b32      	ldr	r3, [pc, #200]	; (407588 <xTaskGenericCreate+0x19c>)
  4074be:	4798      	blx	r3
  4074c0:	e00c      	b.n	4074dc <xTaskGenericCreate+0xf0>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
  4074c2:	4b32      	ldr	r3, [pc, #200]	; (40758c <xTaskGenericCreate+0x1a0>)
  4074c4:	681b      	ldr	r3, [r3, #0]
  4074c6:	2b00      	cmp	r3, #0
  4074c8:	d108      	bne.n	4074dc <xTaskGenericCreate+0xf0>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
  4074ca:	4b2e      	ldr	r3, [pc, #184]	; (407584 <xTaskGenericCreate+0x198>)
  4074cc:	681b      	ldr	r3, [r3, #0]
  4074ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4074d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  4074d2:	429a      	cmp	r2, r3
  4074d4:	d802      	bhi.n	4074dc <xTaskGenericCreate+0xf0>
					{
						pxCurrentTCB = pxNewTCB;
  4074d6:	4a2b      	ldr	r2, [pc, #172]	; (407584 <xTaskGenericCreate+0x198>)
  4074d8:	69bb      	ldr	r3, [r7, #24]
  4074da:	6013      	str	r3, [r2, #0]
				}
			}

			/* Remember the top priority to make context switching faster.  Use
			the priority in pxNewTCB as this has been capped to a valid value. */
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
  4074dc:	69bb      	ldr	r3, [r7, #24]
  4074de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4074e0:	4b2b      	ldr	r3, [pc, #172]	; (407590 <xTaskGenericCreate+0x1a4>)
  4074e2:	681b      	ldr	r3, [r3, #0]
  4074e4:	429a      	cmp	r2, r3
  4074e6:	d903      	bls.n	4074f0 <xTaskGenericCreate+0x104>
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
  4074e8:	69bb      	ldr	r3, [r7, #24]
  4074ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4074ec:	4a28      	ldr	r2, [pc, #160]	; (407590 <xTaskGenericCreate+0x1a4>)
  4074ee:	6013      	str	r3, [r2, #0]
			}

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
  4074f0:	4b28      	ldr	r3, [pc, #160]	; (407594 <xTaskGenericCreate+0x1a8>)
  4074f2:	681a      	ldr	r2, [r3, #0]
  4074f4:	69bb      	ldr	r3, [r7, #24]
  4074f6:	641a      	str	r2, [r3, #64]	; 0x40
			}
			#endif
			uxTaskNumber++;
  4074f8:	4b26      	ldr	r3, [pc, #152]	; (407594 <xTaskGenericCreate+0x1a8>)
  4074fa:	681b      	ldr	r3, [r3, #0]
  4074fc:	3301      	adds	r3, #1
  4074fe:	4a25      	ldr	r2, [pc, #148]	; (407594 <xTaskGenericCreate+0x1a8>)
  407500:	6013      	str	r3, [r2, #0]

			prvAddTaskToReadyQueue( pxNewTCB );
  407502:	69bb      	ldr	r3, [r7, #24]
  407504:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  407506:	4b24      	ldr	r3, [pc, #144]	; (407598 <xTaskGenericCreate+0x1ac>)
  407508:	681b      	ldr	r3, [r3, #0]
  40750a:	429a      	cmp	r2, r3
  40750c:	d903      	bls.n	407516 <xTaskGenericCreate+0x12a>
  40750e:	69bb      	ldr	r3, [r7, #24]
  407510:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  407512:	4a21      	ldr	r2, [pc, #132]	; (407598 <xTaskGenericCreate+0x1ac>)
  407514:	6013      	str	r3, [r2, #0]
  407516:	69bb      	ldr	r3, [r7, #24]
  407518:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  40751a:	4613      	mov	r3, r2
  40751c:	009b      	lsls	r3, r3, #2
  40751e:	4413      	add	r3, r2
  407520:	009b      	lsls	r3, r3, #2
  407522:	4a1e      	ldr	r2, [pc, #120]	; (40759c <xTaskGenericCreate+0x1b0>)
  407524:	441a      	add	r2, r3
  407526:	69bb      	ldr	r3, [r7, #24]
  407528:	3304      	adds	r3, #4
  40752a:	4619      	mov	r1, r3
  40752c:	4610      	mov	r0, r2
  40752e:	4b1c      	ldr	r3, [pc, #112]	; (4075a0 <xTaskGenericCreate+0x1b4>)
  407530:	4798      	blx	r3

			xReturn = pdPASS;
  407532:	2301      	movs	r3, #1
  407534:	61fb      	str	r3, [r7, #28]
			portSETUP_TCB( pxNewTCB );
			traceTASK_CREATE( pxNewTCB );
		}
		taskEXIT_CRITICAL();
  407536:	4b1b      	ldr	r3, [pc, #108]	; (4075a4 <xTaskGenericCreate+0x1b8>)
  407538:	4798      	blx	r3
  40753a:	e002      	b.n	407542 <xTaskGenericCreate+0x156>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
  40753c:	f04f 33ff 	mov.w	r3, #4294967295
  407540:	61fb      	str	r3, [r7, #28]
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
  407542:	69fb      	ldr	r3, [r7, #28]
  407544:	2b01      	cmp	r3, #1
  407546:	d10b      	bne.n	407560 <xTaskGenericCreate+0x174>
	{
		if( xSchedulerRunning != pdFALSE )
  407548:	4b10      	ldr	r3, [pc, #64]	; (40758c <xTaskGenericCreate+0x1a0>)
  40754a:	681b      	ldr	r3, [r3, #0]
  40754c:	2b00      	cmp	r3, #0
  40754e:	d007      	beq.n	407560 <xTaskGenericCreate+0x174>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
  407550:	4b0c      	ldr	r3, [pc, #48]	; (407584 <xTaskGenericCreate+0x198>)
  407552:	681b      	ldr	r3, [r3, #0]
  407554:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  407556:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  407558:	429a      	cmp	r2, r3
  40755a:	d201      	bcs.n	407560 <xTaskGenericCreate+0x174>
			{
				portYIELD_WITHIN_API();
  40755c:	4b12      	ldr	r3, [pc, #72]	; (4075a8 <xTaskGenericCreate+0x1bc>)
  40755e:	4798      	blx	r3
			}
		}
	}

	return xReturn;
  407560:	69fb      	ldr	r3, [r7, #28]
}
  407562:	4618      	mov	r0, r3
  407564:	3724      	adds	r7, #36	; 0x24
  407566:	46bd      	mov	sp, r7
  407568:	bd90      	pop	{r4, r7, pc}
  40756a:	bf00      	nop
  40756c:	004067c5 	.word	0x004067c5
  407570:	00408169 	.word	0x00408169
  407574:	00407f71 	.word	0x00407f71
  407578:	00406699 	.word	0x00406699
  40757c:	0040677d 	.word	0x0040677d
  407580:	200043c8 	.word	0x200043c8
  407584:	200042dc 	.word	0x200042dc
  407588:	00407fe5 	.word	0x00407fe5
  40758c:	200043d8 	.word	0x200043d8
  407590:	200043d0 	.word	0x200043d0
  407594:	200043ec 	.word	0x200043ec
  407598:	200043d4 	.word	0x200043d4
  40759c:	200042e0 	.word	0x200042e0
  4075a0:	004064e5 	.word	0x004064e5
  4075a4:	0040679d 	.word	0x0040679d
  4075a8:	00406765 	.word	0x00406765

004075ac <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( xTaskHandle pxTaskToDelete )
	{
  4075ac:	b580      	push	{r7, lr}
  4075ae:	b084      	sub	sp, #16
  4075b0:	af00      	add	r7, sp, #0
  4075b2:	6078      	str	r0, [r7, #4]
	tskTCB *pxTCB;

		taskENTER_CRITICAL();
  4075b4:	4b1e      	ldr	r3, [pc, #120]	; (407630 <vTaskDelete+0x84>)
  4075b6:	4798      	blx	r3
		{
			/* Ensure a yield is performed if the current task is being
			deleted. */
			if( pxTaskToDelete == pxCurrentTCB )
  4075b8:	4b1e      	ldr	r3, [pc, #120]	; (407634 <vTaskDelete+0x88>)
  4075ba:	681b      	ldr	r3, [r3, #0]
  4075bc:	687a      	ldr	r2, [r7, #4]
  4075be:	429a      	cmp	r2, r3
  4075c0:	d101      	bne.n	4075c6 <vTaskDelete+0x1a>
			{
				pxTaskToDelete = NULL;
  4075c2:	2300      	movs	r3, #0
  4075c4:	607b      	str	r3, [r7, #4]
			}

			/* If null is passed in here then we are deleting ourselves. */
			pxTCB = prvGetTCBFromHandle( pxTaskToDelete );
  4075c6:	687b      	ldr	r3, [r7, #4]
  4075c8:	2b00      	cmp	r3, #0
  4075ca:	d102      	bne.n	4075d2 <vTaskDelete+0x26>
  4075cc:	4b19      	ldr	r3, [pc, #100]	; (407634 <vTaskDelete+0x88>)
  4075ce:	681b      	ldr	r3, [r3, #0]
  4075d0:	e000      	b.n	4075d4 <vTaskDelete+0x28>
  4075d2:	687b      	ldr	r3, [r7, #4]
  4075d4:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list and place in the	termination list.
			This will stop the task from be scheduled.  The idle task will check
			the termination list and free up any memory allocated by the
			scheduler for the TCB and stack. */
			if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
  4075d6:	68fb      	ldr	r3, [r7, #12]
  4075d8:	3304      	adds	r3, #4
  4075da:	4618      	mov	r0, r3
  4075dc:	4b16      	ldr	r3, [pc, #88]	; (407638 <vTaskDelete+0x8c>)
  4075de:	4798      	blx	r3
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
			}

			/* Is the task waiting on an event also? */
			if( pxTCB->xEventListItem.pvContainer != NULL )
  4075e0:	68fb      	ldr	r3, [r7, #12]
  4075e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4075e4:	2b00      	cmp	r3, #0
  4075e6:	d004      	beq.n	4075f2 <vTaskDelete+0x46>
			{
				uxListRemove( &( pxTCB->xEventListItem ) );
  4075e8:	68fb      	ldr	r3, [r7, #12]
  4075ea:	3318      	adds	r3, #24
  4075ec:	4618      	mov	r0, r3
  4075ee:	4b12      	ldr	r3, [pc, #72]	; (407638 <vTaskDelete+0x8c>)
  4075f0:	4798      	blx	r3
			}

			vListInsertEnd( ( xList * ) &xTasksWaitingTermination, &( pxTCB->xGenericListItem ) );
  4075f2:	68fb      	ldr	r3, [r7, #12]
  4075f4:	3304      	adds	r3, #4
  4075f6:	4619      	mov	r1, r3
  4075f8:	4810      	ldr	r0, [pc, #64]	; (40763c <vTaskDelete+0x90>)
  4075fa:	4b11      	ldr	r3, [pc, #68]	; (407640 <vTaskDelete+0x94>)
  4075fc:	4798      	blx	r3

			/* Increment the ucTasksDeleted variable so the idle task knows
			there is a task that has been deleted and that it should therefore
			check the xTasksWaitingTermination list. */
			++uxTasksDeleted;
  4075fe:	4b11      	ldr	r3, [pc, #68]	; (407644 <vTaskDelete+0x98>)
  407600:	681b      	ldr	r3, [r3, #0]
  407602:	3301      	adds	r3, #1
  407604:	4a0f      	ldr	r2, [pc, #60]	; (407644 <vTaskDelete+0x98>)
  407606:	6013      	str	r3, [r2, #0]

			/* Increment the uxTaskNumberVariable also so kernel aware debuggers
			can detect that the task lists need re-generating. */
			uxTaskNumber++;
  407608:	4b0f      	ldr	r3, [pc, #60]	; (407648 <vTaskDelete+0x9c>)
  40760a:	681b      	ldr	r3, [r3, #0]
  40760c:	3301      	adds	r3, #1
  40760e:	4a0e      	ldr	r2, [pc, #56]	; (407648 <vTaskDelete+0x9c>)
  407610:	6013      	str	r3, [r2, #0]

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
  407612:	4b0e      	ldr	r3, [pc, #56]	; (40764c <vTaskDelete+0xa0>)
  407614:	4798      	blx	r3

		/* Force a reschedule if we have just deleted the current task. */
		if( xSchedulerRunning != pdFALSE )
  407616:	4b0e      	ldr	r3, [pc, #56]	; (407650 <vTaskDelete+0xa4>)
  407618:	681b      	ldr	r3, [r3, #0]
  40761a:	2b00      	cmp	r3, #0
  40761c:	d004      	beq.n	407628 <vTaskDelete+0x7c>
		{
			if( ( void * ) pxTaskToDelete == NULL )
  40761e:	687b      	ldr	r3, [r7, #4]
  407620:	2b00      	cmp	r3, #0
  407622:	d101      	bne.n	407628 <vTaskDelete+0x7c>
			{
				portYIELD_WITHIN_API();
  407624:	4b0b      	ldr	r3, [pc, #44]	; (407654 <vTaskDelete+0xa8>)
  407626:	4798      	blx	r3
			}
		}
	}
  407628:	bf00      	nop
  40762a:	3710      	adds	r7, #16
  40762c:	46bd      	mov	sp, r7
  40762e:	bd80      	pop	{r7, pc}
  407630:	0040677d 	.word	0x0040677d
  407634:	200042dc 	.word	0x200042dc
  407638:	004065a5 	.word	0x004065a5
  40763c:	2000439c 	.word	0x2000439c
  407640:	004064e5 	.word	0x004064e5
  407644:	200043b0 	.word	0x200043b0
  407648:	200043ec 	.word	0x200043ec
  40764c:	0040679d 	.word	0x0040679d
  407650:	200043d8 	.word	0x200043d8
  407654:	00406765 	.word	0x00406765

00407658 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( portTickType xTicksToDelay )
	{
  407658:	b580      	push	{r7, lr}
  40765a:	b084      	sub	sp, #16
  40765c:	af00      	add	r7, sp, #0
  40765e:	6078      	str	r0, [r7, #4]
	portTickType xTimeToWake;
	signed portBASE_TYPE xAlreadyYielded = pdFALSE;
  407660:	2300      	movs	r3, #0
  407662:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( portTickType ) 0U )
  407664:	687b      	ldr	r3, [r7, #4]
  407666:	2b00      	cmp	r3, #0
  407668:	d012      	beq.n	407690 <vTaskDelay+0x38>
		{
			vTaskSuspendAll();
  40766a:	4b0e      	ldr	r3, [pc, #56]	; (4076a4 <vTaskDelay+0x4c>)
  40766c:	4798      	blx	r3
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
  40766e:	4b0e      	ldr	r3, [pc, #56]	; (4076a8 <vTaskDelay+0x50>)
  407670:	681a      	ldr	r2, [r3, #0]
  407672:	687b      	ldr	r3, [r7, #4]
  407674:	4413      	add	r3, r2
  407676:	60bb      	str	r3, [r7, #8]

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
  407678:	4b0c      	ldr	r3, [pc, #48]	; (4076ac <vTaskDelay+0x54>)
  40767a:	681b      	ldr	r3, [r3, #0]
  40767c:	3304      	adds	r3, #4
  40767e:	4618      	mov	r0, r3
  407680:	4b0b      	ldr	r3, [pc, #44]	; (4076b0 <vTaskDelay+0x58>)
  407682:	4798      	blx	r3
					/* The current task must be in a ready list, so there is
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  407684:	68b8      	ldr	r0, [r7, #8]
  407686:	4b0b      	ldr	r3, [pc, #44]	; (4076b4 <vTaskDelay+0x5c>)
  407688:	4798      	blx	r3
			}
			xAlreadyYielded = xTaskResumeAll();
  40768a:	4b0b      	ldr	r3, [pc, #44]	; (4076b8 <vTaskDelay+0x60>)
  40768c:	4798      	blx	r3
  40768e:	60f8      	str	r0, [r7, #12]
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
  407690:	68fb      	ldr	r3, [r7, #12]
  407692:	2b00      	cmp	r3, #0
  407694:	d101      	bne.n	40769a <vTaskDelay+0x42>
		{
			portYIELD_WITHIN_API();
  407696:	4b09      	ldr	r3, [pc, #36]	; (4076bc <vTaskDelay+0x64>)
  407698:	4798      	blx	r3
		}
	}
  40769a:	bf00      	nop
  40769c:	3710      	adds	r7, #16
  40769e:	46bd      	mov	sp, r7
  4076a0:	bd80      	pop	{r7, pc}
  4076a2:	bf00      	nop
  4076a4:	00407905 	.word	0x00407905
  4076a8:	200043cc 	.word	0x200043cc
  4076ac:	200042dc 	.word	0x200042dc
  4076b0:	004065a5 	.word	0x004065a5
  4076b4:	004080f9 	.word	0x004080f9
  4076b8:	00407921 	.word	0x00407921
  4076bc:	00406765 	.word	0x00406765

004076c0 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( xTaskHandle pxTaskToSuspend )
	{
  4076c0:	b580      	push	{r7, lr}
  4076c2:	b084      	sub	sp, #16
  4076c4:	af00      	add	r7, sp, #0
  4076c6:	6078      	str	r0, [r7, #4]
	tskTCB *pxTCB;

		taskENTER_CRITICAL();
  4076c8:	4b20      	ldr	r3, [pc, #128]	; (40774c <vTaskSuspend+0x8c>)
  4076ca:	4798      	blx	r3
		{
			/* Ensure a yield is performed if the current task is being
			suspended. */
			if( pxTaskToSuspend == pxCurrentTCB )
  4076cc:	4b20      	ldr	r3, [pc, #128]	; (407750 <vTaskSuspend+0x90>)
  4076ce:	681b      	ldr	r3, [r3, #0]
  4076d0:	687a      	ldr	r2, [r7, #4]
  4076d2:	429a      	cmp	r2, r3
  4076d4:	d101      	bne.n	4076da <vTaskSuspend+0x1a>
			{
				pxTaskToSuspend = NULL;
  4076d6:	2300      	movs	r3, #0
  4076d8:	607b      	str	r3, [r7, #4]
			}

			/* If null is passed in here then we are suspending ourselves. */
			pxTCB = prvGetTCBFromHandle( pxTaskToSuspend );
  4076da:	687b      	ldr	r3, [r7, #4]
  4076dc:	2b00      	cmp	r3, #0
  4076de:	d102      	bne.n	4076e6 <vTaskSuspend+0x26>
  4076e0:	4b1b      	ldr	r3, [pc, #108]	; (407750 <vTaskSuspend+0x90>)
  4076e2:	681b      	ldr	r3, [r3, #0]
  4076e4:	e000      	b.n	4076e8 <vTaskSuspend+0x28>
  4076e6:	687b      	ldr	r3, [r7, #4]
  4076e8:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the	suspended list. */
			if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
  4076ea:	68fb      	ldr	r3, [r7, #12]
  4076ec:	3304      	adds	r3, #4
  4076ee:	4618      	mov	r0, r3
  4076f0:	4b18      	ldr	r3, [pc, #96]	; (407754 <vTaskSuspend+0x94>)
  4076f2:	4798      	blx	r3
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
			}

			/* Is the task waiting on an event also? */
			if( pxTCB->xEventListItem.pvContainer != NULL )
  4076f4:	68fb      	ldr	r3, [r7, #12]
  4076f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4076f8:	2b00      	cmp	r3, #0
  4076fa:	d004      	beq.n	407706 <vTaskSuspend+0x46>
			{
				uxListRemove( &( pxTCB->xEventListItem ) );
  4076fc:	68fb      	ldr	r3, [r7, #12]
  4076fe:	3318      	adds	r3, #24
  407700:	4618      	mov	r0, r3
  407702:	4b14      	ldr	r3, [pc, #80]	; (407754 <vTaskSuspend+0x94>)
  407704:	4798      	blx	r3
			}

			vListInsertEnd( ( xList * ) &xSuspendedTaskList, &( pxTCB->xGenericListItem ) );
  407706:	68fb      	ldr	r3, [r7, #12]
  407708:	3304      	adds	r3, #4
  40770a:	4619      	mov	r1, r3
  40770c:	4812      	ldr	r0, [pc, #72]	; (407758 <vTaskSuspend+0x98>)
  40770e:	4b13      	ldr	r3, [pc, #76]	; (40775c <vTaskSuspend+0x9c>)
  407710:	4798      	blx	r3
		}
		taskEXIT_CRITICAL();
  407712:	4b13      	ldr	r3, [pc, #76]	; (407760 <vTaskSuspend+0xa0>)
  407714:	4798      	blx	r3

		if( ( void * ) pxTaskToSuspend == NULL )
  407716:	687b      	ldr	r3, [r7, #4]
  407718:	2b00      	cmp	r3, #0
  40771a:	d112      	bne.n	407742 <vTaskSuspend+0x82>
		{
			if( xSchedulerRunning != pdFALSE )
  40771c:	4b11      	ldr	r3, [pc, #68]	; (407764 <vTaskSuspend+0xa4>)
  40771e:	681b      	ldr	r3, [r3, #0]
  407720:	2b00      	cmp	r3, #0
  407722:	d002      	beq.n	40772a <vTaskSuspend+0x6a>
			{
				/* We have just suspended the current task. */
				portYIELD_WITHIN_API();
  407724:	4b10      	ldr	r3, [pc, #64]	; (407768 <vTaskSuspend+0xa8>)
  407726:	4798      	blx	r3
				{
					vTaskSwitchContext();
				}
			}
		}
	}
  407728:	e00b      	b.n	407742 <vTaskSuspend+0x82>
			else
			{
				/* The scheduler is not running, but the task that was pointed
				to by pxCurrentTCB has just been suspended and pxCurrentTCB
				must be adjusted to point to a different task. */
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks )
  40772a:	4b0b      	ldr	r3, [pc, #44]	; (407758 <vTaskSuspend+0x98>)
  40772c:	681a      	ldr	r2, [r3, #0]
  40772e:	4b0f      	ldr	r3, [pc, #60]	; (40776c <vTaskSuspend+0xac>)
  407730:	681b      	ldr	r3, [r3, #0]
  407732:	429a      	cmp	r2, r3
  407734:	d103      	bne.n	40773e <vTaskSuspend+0x7e>
				{
					/* No other tasks are ready, so set pxCurrentTCB back to
					NULL so when the next task is created pxCurrentTCB will
					be set to point to it no matter what its relative priority
					is. */
					pxCurrentTCB = NULL;
  407736:	4b06      	ldr	r3, [pc, #24]	; (407750 <vTaskSuspend+0x90>)
  407738:	2200      	movs	r2, #0
  40773a:	601a      	str	r2, [r3, #0]
				{
					vTaskSwitchContext();
				}
			}
		}
	}
  40773c:	e001      	b.n	407742 <vTaskSuspend+0x82>
					is. */
					pxCurrentTCB = NULL;
				}
				else
				{
					vTaskSwitchContext();
  40773e:	4b0c      	ldr	r3, [pc, #48]	; (407770 <vTaskSuspend+0xb0>)
  407740:	4798      	blx	r3
				}
			}
		}
	}
  407742:	bf00      	nop
  407744:	3710      	adds	r7, #16
  407746:	46bd      	mov	sp, r7
  407748:	bd80      	pop	{r7, pc}
  40774a:	bf00      	nop
  40774c:	0040677d 	.word	0x0040677d
  407750:	200042dc 	.word	0x200042dc
  407754:	004065a5 	.word	0x004065a5
  407758:	200043b4 	.word	0x200043b4
  40775c:	004064e5 	.word	0x004064e5
  407760:	0040679d 	.word	0x0040679d
  407764:	200043d8 	.word	0x200043d8
  407768:	00406765 	.word	0x00406765
  40776c:	200043c8 	.word	0x200043c8
  407770:	00407bc9 	.word	0x00407bc9

00407774 <xTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	signed portBASE_TYPE xTaskIsTaskSuspended( xTaskHandle xTask )
	{
  407774:	b580      	push	{r7, lr}
  407776:	b084      	sub	sp, #16
  407778:	af00      	add	r7, sp, #0
  40777a:	6078      	str	r0, [r7, #4]
	portBASE_TYPE xReturn = pdFALSE;
  40777c:	2300      	movs	r3, #0
  40777e:	60fb      	str	r3, [r7, #12]
	const tskTCB * const pxTCB = ( tskTCB * ) xTask;
  407780:	687b      	ldr	r3, [r7, #4]
  407782:	60bb      	str	r3, [r7, #8]

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
  407784:	687b      	ldr	r3, [r7, #4]
  407786:	2b00      	cmp	r3, #0
  407788:	d103      	bne.n	407792 <xTaskIsTaskSuspended+0x1e>
  40778a:	4b0c      	ldr	r3, [pc, #48]	; (4077bc <xTaskIsTaskSuspended+0x48>)
  40778c:	4798      	blx	r3
  40778e:	bf00      	nop
  407790:	e7fd      	b.n	40778e <xTaskIsTaskSuspended+0x1a>

		/* Is the task we are attempting to resume actually in the
		suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xGenericListItem ) ) != pdFALSE )
  407792:	68bb      	ldr	r3, [r7, #8]
  407794:	695b      	ldr	r3, [r3, #20]
  407796:	4a0a      	ldr	r2, [pc, #40]	; (4077c0 <xTaskIsTaskSuspended+0x4c>)
  407798:	4293      	cmp	r3, r2
  40779a:	d10a      	bne.n	4077b2 <xTaskIsTaskSuspended+0x3e>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) != pdTRUE )
  40779c:	68bb      	ldr	r3, [r7, #8]
  40779e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4077a0:	4a08      	ldr	r2, [pc, #32]	; (4077c4 <xTaskIsTaskSuspended+0x50>)
  4077a2:	4293      	cmp	r3, r2
  4077a4:	d005      	beq.n	4077b2 <xTaskIsTaskSuspended+0x3e>
			{
				/* Is it in the suspended list because it is in the
				Suspended state?  It is possible to be in the suspended
				list because it is blocked on a task with no timeout
				specified. */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) == pdTRUE )
  4077a6:	68bb      	ldr	r3, [r7, #8]
  4077a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4077aa:	2b00      	cmp	r3, #0
  4077ac:	d101      	bne.n	4077b2 <xTaskIsTaskSuspended+0x3e>
				{
					xReturn = pdTRUE;
  4077ae:	2301      	movs	r3, #1
  4077b0:	60fb      	str	r3, [r7, #12]
				}
			}
		}

		return xReturn;
  4077b2:	68fb      	ldr	r3, [r7, #12]
	}
  4077b4:	4618      	mov	r0, r3
  4077b6:	3710      	adds	r7, #16
  4077b8:	46bd      	mov	sp, r7
  4077ba:	bd80      	pop	{r7, pc}
  4077bc:	004067c5 	.word	0x004067c5
  4077c0:	200043b4 	.word	0x200043b4
  4077c4:	20004388 	.word	0x20004388

004077c8 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( xTaskHandle pxTaskToResume )
	{
  4077c8:	b580      	push	{r7, lr}
  4077ca:	b084      	sub	sp, #16
  4077cc:	af00      	add	r7, sp, #0
  4077ce:	6078      	str	r0, [r7, #4]
	tskTCB *pxTCB;

		/* It does not make sense to resume the calling task. */
		configASSERT( pxTaskToResume );
  4077d0:	687b      	ldr	r3, [r7, #4]
  4077d2:	2b00      	cmp	r3, #0
  4077d4:	d103      	bne.n	4077de <vTaskResume+0x16>
  4077d6:	4b21      	ldr	r3, [pc, #132]	; (40785c <vTaskResume+0x94>)
  4077d8:	4798      	blx	r3
  4077da:	bf00      	nop
  4077dc:	e7fd      	b.n	4077da <vTaskResume+0x12>

		/* Remove the task from whichever list it is currently in, and place
		it in the ready list. */
		pxTCB = ( tskTCB * ) pxTaskToResume;
  4077de:	687b      	ldr	r3, [r7, #4]
  4077e0:	60fb      	str	r3, [r7, #12]

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != NULL ) && ( pxTCB != pxCurrentTCB ) )
  4077e2:	68fb      	ldr	r3, [r7, #12]
  4077e4:	2b00      	cmp	r3, #0
  4077e6:	d034      	beq.n	407852 <vTaskResume+0x8a>
  4077e8:	4b1d      	ldr	r3, [pc, #116]	; (407860 <vTaskResume+0x98>)
  4077ea:	681b      	ldr	r3, [r3, #0]
  4077ec:	68fa      	ldr	r2, [r7, #12]
  4077ee:	429a      	cmp	r2, r3
  4077f0:	d02f      	beq.n	407852 <vTaskResume+0x8a>
		{
			taskENTER_CRITICAL();
  4077f2:	4b1c      	ldr	r3, [pc, #112]	; (407864 <vTaskResume+0x9c>)
  4077f4:	4798      	blx	r3
			{
				if( xTaskIsTaskSuspended( pxTCB ) == pdTRUE )
  4077f6:	68f8      	ldr	r0, [r7, #12]
  4077f8:	4b1b      	ldr	r3, [pc, #108]	; (407868 <vTaskResume+0xa0>)
  4077fa:	4798      	blx	r3
  4077fc:	4603      	mov	r3, r0
  4077fe:	2b01      	cmp	r3, #1
  407800:	d125      	bne.n	40784e <vTaskResume+0x86>
				{
					traceTASK_RESUME( pxTCB );

					/* As we are in a critical section we can access the ready
					lists even if the scheduler is suspended. */
					uxListRemove(  &( pxTCB->xGenericListItem ) );
  407802:	68fb      	ldr	r3, [r7, #12]
  407804:	3304      	adds	r3, #4
  407806:	4618      	mov	r0, r3
  407808:	4b18      	ldr	r3, [pc, #96]	; (40786c <vTaskResume+0xa4>)
  40780a:	4798      	blx	r3
					prvAddTaskToReadyQueue( pxTCB );
  40780c:	68fb      	ldr	r3, [r7, #12]
  40780e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  407810:	4b17      	ldr	r3, [pc, #92]	; (407870 <vTaskResume+0xa8>)
  407812:	681b      	ldr	r3, [r3, #0]
  407814:	429a      	cmp	r2, r3
  407816:	d903      	bls.n	407820 <vTaskResume+0x58>
  407818:	68fb      	ldr	r3, [r7, #12]
  40781a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40781c:	4a14      	ldr	r2, [pc, #80]	; (407870 <vTaskResume+0xa8>)
  40781e:	6013      	str	r3, [r2, #0]
  407820:	68fb      	ldr	r3, [r7, #12]
  407822:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  407824:	4613      	mov	r3, r2
  407826:	009b      	lsls	r3, r3, #2
  407828:	4413      	add	r3, r2
  40782a:	009b      	lsls	r3, r3, #2
  40782c:	4a11      	ldr	r2, [pc, #68]	; (407874 <vTaskResume+0xac>)
  40782e:	441a      	add	r2, r3
  407830:	68fb      	ldr	r3, [r7, #12]
  407832:	3304      	adds	r3, #4
  407834:	4619      	mov	r1, r3
  407836:	4610      	mov	r0, r2
  407838:	4b0f      	ldr	r3, [pc, #60]	; (407878 <vTaskResume+0xb0>)
  40783a:	4798      	blx	r3

					/* We may have just resumed a higher priority task. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  40783c:	68fb      	ldr	r3, [r7, #12]
  40783e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  407840:	4b07      	ldr	r3, [pc, #28]	; (407860 <vTaskResume+0x98>)
  407842:	681b      	ldr	r3, [r3, #0]
  407844:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  407846:	429a      	cmp	r2, r3
  407848:	d301      	bcc.n	40784e <vTaskResume+0x86>
					{
						/* This yield may not cause the task just resumed to run, but
						will leave the lists in the correct state for the next yield. */
						portYIELD_WITHIN_API();
  40784a:	4b0c      	ldr	r3, [pc, #48]	; (40787c <vTaskResume+0xb4>)
  40784c:	4798      	blx	r3
					}
				}
			}
			taskEXIT_CRITICAL();
  40784e:	4b0c      	ldr	r3, [pc, #48]	; (407880 <vTaskResume+0xb8>)
  407850:	4798      	blx	r3
		}
	}
  407852:	bf00      	nop
  407854:	3710      	adds	r7, #16
  407856:	46bd      	mov	sp, r7
  407858:	bd80      	pop	{r7, pc}
  40785a:	bf00      	nop
  40785c:	004067c5 	.word	0x004067c5
  407860:	200042dc 	.word	0x200042dc
  407864:	0040677d 	.word	0x0040677d
  407868:	00407775 	.word	0x00407775
  40786c:	004065a5 	.word	0x004065a5
  407870:	200043d4 	.word	0x200043d4
  407874:	200042e0 	.word	0x200042e0
  407878:	004064e5 	.word	0x004064e5
  40787c:	00406765 	.word	0x00406765
  407880:	0040679d 	.word	0x0040679d

00407884 <vTaskStartScheduler>:
 * PUBLIC SCHEDULER CONTROL documented in task.h
 *----------------------------------------------------------*/


void vTaskStartScheduler( void )
{
  407884:	b590      	push	{r4, r7, lr}
  407886:	b087      	sub	sp, #28
  407888:	af04      	add	r7, sp, #16
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle );
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );
  40788a:	2300      	movs	r3, #0
  40788c:	9303      	str	r3, [sp, #12]
  40788e:	2300      	movs	r3, #0
  407890:	9302      	str	r3, [sp, #8]
  407892:	2300      	movs	r3, #0
  407894:	9301      	str	r3, [sp, #4]
  407896:	2300      	movs	r3, #0
  407898:	9300      	str	r3, [sp, #0]
  40789a:	2300      	movs	r3, #0
  40789c:	2246      	movs	r2, #70	; 0x46
  40789e:	4911      	ldr	r1, [pc, #68]	; (4078e4 <vTaskStartScheduler+0x60>)
  4078a0:	4811      	ldr	r0, [pc, #68]	; (4078e8 <vTaskStartScheduler+0x64>)
  4078a2:	4c12      	ldr	r4, [pc, #72]	; (4078ec <vTaskStartScheduler+0x68>)
  4078a4:	47a0      	blx	r4
  4078a6:	6078      	str	r0, [r7, #4]
	}
	#endif

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
  4078a8:	687b      	ldr	r3, [r7, #4]
  4078aa:	2b01      	cmp	r3, #1
  4078ac:	d102      	bne.n	4078b4 <vTaskStartScheduler+0x30>
		{
			xReturn = xTimerCreateTimerTask();
  4078ae:	4b10      	ldr	r3, [pc, #64]	; (4078f0 <vTaskStartScheduler+0x6c>)
  4078b0:	4798      	blx	r3
  4078b2:	6078      	str	r0, [r7, #4]
		}
	}
	#endif

	if( xReturn == pdPASS )
  4078b4:	687b      	ldr	r3, [r7, #4]
  4078b6:	2b01      	cmp	r3, #1
  4078b8:	d109      	bne.n	4078ce <vTaskStartScheduler+0x4a>
		so interrupts will automatically get re-enabled when the first task
		starts to run.

		STEPPING THROUGH HERE USING A DEBUGGER CAN CAUSE BIG PROBLEMS IF THE
		DEBUGGER ALLOWS INTERRUPTS TO BE PROCESSED. */
		portDISABLE_INTERRUPTS();
  4078ba:	4b0e      	ldr	r3, [pc, #56]	; (4078f4 <vTaskStartScheduler+0x70>)
  4078bc:	4798      	blx	r3

		xSchedulerRunning = pdTRUE;
  4078be:	4b0e      	ldr	r3, [pc, #56]	; (4078f8 <vTaskStartScheduler+0x74>)
  4078c0:	2201      	movs	r2, #1
  4078c2:	601a      	str	r2, [r3, #0]
		xTickCount = ( portTickType ) 0U;
  4078c4:	4b0d      	ldr	r3, [pc, #52]	; (4078fc <vTaskStartScheduler+0x78>)
  4078c6:	2200      	movs	r2, #0
  4078c8:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
  4078ca:	4b0d      	ldr	r3, [pc, #52]	; (407900 <vTaskStartScheduler+0x7c>)
  4078cc:	4798      	blx	r3
			/* Should only reach here if a task calls xTaskEndScheduler(). */
		}
	}

	/* This line will only be reached if the kernel could not be started. */
	configASSERT( xReturn );
  4078ce:	687b      	ldr	r3, [r7, #4]
  4078d0:	2b00      	cmp	r3, #0
  4078d2:	d103      	bne.n	4078dc <vTaskStartScheduler+0x58>
  4078d4:	4b07      	ldr	r3, [pc, #28]	; (4078f4 <vTaskStartScheduler+0x70>)
  4078d6:	4798      	blx	r3
  4078d8:	bf00      	nop
  4078da:	e7fd      	b.n	4078d8 <vTaskStartScheduler+0x54>
}
  4078dc:	bf00      	nop
  4078de:	370c      	adds	r7, #12
  4078e0:	46bd      	mov	sp, r7
  4078e2:	bd90      	pop	{r4, r7, pc}
  4078e4:	00415004 	.word	0x00415004
  4078e8:	00407f41 	.word	0x00407f41
  4078ec:	004073ed 	.word	0x004073ed
  4078f0:	0040838d 	.word	0x0040838d
  4078f4:	004067c5 	.word	0x004067c5
  4078f8:	200043d8 	.word	0x200043d8
  4078fc:	200043cc 	.word	0x200043cc
  407900:	00406725 	.word	0x00406725

00407904 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
  407904:	b480      	push	{r7}
  407906:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
  407908:	4b04      	ldr	r3, [pc, #16]	; (40791c <vTaskSuspendAll+0x18>)
  40790a:	681b      	ldr	r3, [r3, #0]
  40790c:	3301      	adds	r3, #1
  40790e:	4a03      	ldr	r2, [pc, #12]	; (40791c <vTaskSuspendAll+0x18>)
  407910:	6013      	str	r3, [r2, #0]
}
  407912:	bf00      	nop
  407914:	46bd      	mov	sp, r7
  407916:	bc80      	pop	{r7}
  407918:	4770      	bx	lr
  40791a:	bf00      	nop
  40791c:	200043dc 	.word	0x200043dc

00407920 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE != 0  */
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
  407920:	b590      	push	{r4, r7, lr}
  407922:	b083      	sub	sp, #12
  407924:	af00      	add	r7, sp, #0
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
  407926:	2300      	movs	r3, #0
  407928:	607b      	str	r3, [r7, #4]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
  40792a:	4b36      	ldr	r3, [pc, #216]	; (407a04 <xTaskResumeAll+0xe4>)
  40792c:	681b      	ldr	r3, [r3, #0]
  40792e:	2b00      	cmp	r3, #0
  407930:	d103      	bne.n	40793a <xTaskResumeAll+0x1a>
  407932:	4b35      	ldr	r3, [pc, #212]	; (407a08 <xTaskResumeAll+0xe8>)
  407934:	4798      	blx	r3
  407936:	bf00      	nop
  407938:	e7fd      	b.n	407936 <xTaskResumeAll+0x16>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
  40793a:	4b34      	ldr	r3, [pc, #208]	; (407a0c <xTaskResumeAll+0xec>)
  40793c:	4798      	blx	r3
	{
		--uxSchedulerSuspended;
  40793e:	4b31      	ldr	r3, [pc, #196]	; (407a04 <xTaskResumeAll+0xe4>)
  407940:	681b      	ldr	r3, [r3, #0]
  407942:	3b01      	subs	r3, #1
  407944:	4a2f      	ldr	r2, [pc, #188]	; (407a04 <xTaskResumeAll+0xe4>)
  407946:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  407948:	4b2e      	ldr	r3, [pc, #184]	; (407a04 <xTaskResumeAll+0xe4>)
  40794a:	681b      	ldr	r3, [r3, #0]
  40794c:	2b00      	cmp	r3, #0
  40794e:	d152      	bne.n	4079f6 <xTaskResumeAll+0xd6>
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0U )
  407950:	4b2f      	ldr	r3, [pc, #188]	; (407a10 <xTaskResumeAll+0xf0>)
  407952:	681b      	ldr	r3, [r3, #0]
  407954:	2b00      	cmp	r3, #0
  407956:	d04e      	beq.n	4079f6 <xTaskResumeAll+0xd6>
			{
				portBASE_TYPE xYieldRequired = pdFALSE;
  407958:	2300      	movs	r3, #0
  40795a:	603b      	str	r3, [r7, #0]

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
  40795c:	e027      	b.n	4079ae <xTaskResumeAll+0x8e>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
  40795e:	4b2d      	ldr	r3, [pc, #180]	; (407a14 <xTaskResumeAll+0xf4>)
  407960:	68db      	ldr	r3, [r3, #12]
  407962:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xEventListItem ) );
  407964:	f104 0318 	add.w	r3, r4, #24
  407968:	4618      	mov	r0, r3
  40796a:	4b2b      	ldr	r3, [pc, #172]	; (407a18 <xTaskResumeAll+0xf8>)
  40796c:	4798      	blx	r3
					uxListRemove( &( pxTCB->xGenericListItem ) );
  40796e:	1d23      	adds	r3, r4, #4
  407970:	4618      	mov	r0, r3
  407972:	4b29      	ldr	r3, [pc, #164]	; (407a18 <xTaskResumeAll+0xf8>)
  407974:	4798      	blx	r3
					prvAddTaskToReadyQueue( pxTCB );
  407976:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  407978:	4b28      	ldr	r3, [pc, #160]	; (407a1c <xTaskResumeAll+0xfc>)
  40797a:	681b      	ldr	r3, [r3, #0]
  40797c:	429a      	cmp	r2, r3
  40797e:	d902      	bls.n	407986 <xTaskResumeAll+0x66>
  407980:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  407982:	4a26      	ldr	r2, [pc, #152]	; (407a1c <xTaskResumeAll+0xfc>)
  407984:	6013      	str	r3, [r2, #0]
  407986:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  407988:	4613      	mov	r3, r2
  40798a:	009b      	lsls	r3, r3, #2
  40798c:	4413      	add	r3, r2
  40798e:	009b      	lsls	r3, r3, #2
  407990:	4a23      	ldr	r2, [pc, #140]	; (407a20 <xTaskResumeAll+0x100>)
  407992:	4413      	add	r3, r2
  407994:	1d22      	adds	r2, r4, #4
  407996:	4611      	mov	r1, r2
  407998:	4618      	mov	r0, r3
  40799a:	4b22      	ldr	r3, [pc, #136]	; (407a24 <xTaskResumeAll+0x104>)
  40799c:	4798      	blx	r3

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  40799e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  4079a0:	4b21      	ldr	r3, [pc, #132]	; (407a28 <xTaskResumeAll+0x108>)
  4079a2:	681b      	ldr	r3, [r3, #0]
  4079a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4079a6:	429a      	cmp	r2, r3
  4079a8:	d301      	bcc.n	4079ae <xTaskResumeAll+0x8e>
					{
						xYieldRequired = pdTRUE;
  4079aa:	2301      	movs	r3, #1
  4079ac:	603b      	str	r3, [r7, #0]
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
  4079ae:	4b19      	ldr	r3, [pc, #100]	; (407a14 <xTaskResumeAll+0xf4>)
  4079b0:	681b      	ldr	r3, [r3, #0]
  4079b2:	2b00      	cmp	r3, #0
  4079b4:	d1d3      	bne.n	40795e <xTaskResumeAll+0x3e>
				}

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
  4079b6:	4b1d      	ldr	r3, [pc, #116]	; (407a2c <xTaskResumeAll+0x10c>)
  4079b8:	681b      	ldr	r3, [r3, #0]
  4079ba:	2b00      	cmp	r3, #0
  4079bc:	d00d      	beq.n	4079da <xTaskResumeAll+0xba>
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
  4079be:	e006      	b.n	4079ce <xTaskResumeAll+0xae>
					{
						vTaskIncrementTick();
  4079c0:	4b1b      	ldr	r3, [pc, #108]	; (407a30 <xTaskResumeAll+0x110>)
  4079c2:	4798      	blx	r3
						--uxMissedTicks;
  4079c4:	4b19      	ldr	r3, [pc, #100]	; (407a2c <xTaskResumeAll+0x10c>)
  4079c6:	681b      	ldr	r3, [r3, #0]
  4079c8:	3b01      	subs	r3, #1
  4079ca:	4a18      	ldr	r2, [pc, #96]	; (407a2c <xTaskResumeAll+0x10c>)
  4079cc:	6013      	str	r3, [r2, #0]
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
  4079ce:	4b17      	ldr	r3, [pc, #92]	; (407a2c <xTaskResumeAll+0x10c>)
  4079d0:	681b      	ldr	r3, [r3, #0]
  4079d2:	2b00      	cmp	r3, #0
  4079d4:	d1f4      	bne.n	4079c0 <xTaskResumeAll+0xa0>
					/* As we have processed some ticks it is appropriate to yield
					to ensure the highest priority task that is ready to run is
					the task actually running. */
					#if configUSE_PREEMPTION == 1
					{
						xYieldRequired = pdTRUE;
  4079d6:	2301      	movs	r3, #1
  4079d8:	603b      	str	r3, [r7, #0]
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
  4079da:	683b      	ldr	r3, [r7, #0]
  4079dc:	2b01      	cmp	r3, #1
  4079de:	d003      	beq.n	4079e8 <xTaskResumeAll+0xc8>
  4079e0:	4b14      	ldr	r3, [pc, #80]	; (407a34 <xTaskResumeAll+0x114>)
  4079e2:	681b      	ldr	r3, [r3, #0]
  4079e4:	2b01      	cmp	r3, #1
  4079e6:	d106      	bne.n	4079f6 <xTaskResumeAll+0xd6>
				{
					xAlreadyYielded = pdTRUE;
  4079e8:	2301      	movs	r3, #1
  4079ea:	607b      	str	r3, [r7, #4]
					xMissedYield = pdFALSE;
  4079ec:	4b11      	ldr	r3, [pc, #68]	; (407a34 <xTaskResumeAll+0x114>)
  4079ee:	2200      	movs	r2, #0
  4079f0:	601a      	str	r2, [r3, #0]
					portYIELD_WITHIN_API();
  4079f2:	4b11      	ldr	r3, [pc, #68]	; (407a38 <xTaskResumeAll+0x118>)
  4079f4:	4798      	blx	r3
				}
			}
		}
	}
	taskEXIT_CRITICAL();
  4079f6:	4b11      	ldr	r3, [pc, #68]	; (407a3c <xTaskResumeAll+0x11c>)
  4079f8:	4798      	blx	r3

	return xAlreadyYielded;
  4079fa:	687b      	ldr	r3, [r7, #4]
}
  4079fc:	4618      	mov	r0, r3
  4079fe:	370c      	adds	r7, #12
  407a00:	46bd      	mov	sp, r7
  407a02:	bd90      	pop	{r4, r7, pc}
  407a04:	200043dc 	.word	0x200043dc
  407a08:	004067c5 	.word	0x004067c5
  407a0c:	0040677d 	.word	0x0040677d
  407a10:	200043c8 	.word	0x200043c8
  407a14:	20004388 	.word	0x20004388
  407a18:	004065a5 	.word	0x004065a5
  407a1c:	200043d4 	.word	0x200043d4
  407a20:	200042e0 	.word	0x200042e0
  407a24:	004064e5 	.word	0x004064e5
  407a28:	200042dc 	.word	0x200042dc
  407a2c:	200043e0 	.word	0x200043e0
  407a30:	00407a6d 	.word	0x00407a6d
  407a34:	200043e4 	.word	0x200043e4
  407a38:	00406765 	.word	0x00406765
  407a3c:	0040679d 	.word	0x0040679d

00407a40 <xTaskGetTickCount>:
 *----------------------------------------------------------*/



portTickType xTaskGetTickCount( void )
{
  407a40:	b580      	push	{r7, lr}
  407a42:	b082      	sub	sp, #8
  407a44:	af00      	add	r7, sp, #0
portTickType xTicks;

	/* Critical section required if running on a 16 bit processor. */
	taskENTER_CRITICAL();
  407a46:	4b06      	ldr	r3, [pc, #24]	; (407a60 <xTaskGetTickCount+0x20>)
  407a48:	4798      	blx	r3
	{
		xTicks = xTickCount;
  407a4a:	4b06      	ldr	r3, [pc, #24]	; (407a64 <xTaskGetTickCount+0x24>)
  407a4c:	681b      	ldr	r3, [r3, #0]
  407a4e:	607b      	str	r3, [r7, #4]
	}
	taskEXIT_CRITICAL();
  407a50:	4b05      	ldr	r3, [pc, #20]	; (407a68 <xTaskGetTickCount+0x28>)
  407a52:	4798      	blx	r3

	return xTicks;
  407a54:	687b      	ldr	r3, [r7, #4]
}
  407a56:	4618      	mov	r0, r3
  407a58:	3708      	adds	r7, #8
  407a5a:	46bd      	mov	sp, r7
  407a5c:	bd80      	pop	{r7, pc}
  407a5e:	bf00      	nop
  407a60:	0040677d 	.word	0x0040677d
  407a64:	200043cc 	.word	0x200043cc
  407a68:	0040679d 	.word	0x0040679d

00407a6c <vTaskIncrementTick>:
 * SCHEDULER INTERNALS AVAILABLE FOR PORTING PURPOSES
 * documented in task.h
 *----------------------------------------------------------*/

void vTaskIncrementTick( void )
{
  407a6c:	b580      	push	{r7, lr}
  407a6e:	b084      	sub	sp, #16
  407a70:	af00      	add	r7, sp, #0

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  407a72:	4b48      	ldr	r3, [pc, #288]	; (407b94 <vTaskIncrementTick+0x128>)
  407a74:	681b      	ldr	r3, [r3, #0]
  407a76:	2b00      	cmp	r3, #0
  407a78:	d17b      	bne.n	407b72 <vTaskIncrementTick+0x106>
	{
		++xTickCount;
  407a7a:	4b47      	ldr	r3, [pc, #284]	; (407b98 <vTaskIncrementTick+0x12c>)
  407a7c:	681b      	ldr	r3, [r3, #0]
  407a7e:	3301      	adds	r3, #1
  407a80:	4a45      	ldr	r2, [pc, #276]	; (407b98 <vTaskIncrementTick+0x12c>)
  407a82:	6013      	str	r3, [r2, #0]
		if( xTickCount == ( portTickType ) 0U )
  407a84:	4b44      	ldr	r3, [pc, #272]	; (407b98 <vTaskIncrementTick+0x12c>)
  407a86:	681b      	ldr	r3, [r3, #0]
  407a88:	2b00      	cmp	r3, #0
  407a8a:	d12a      	bne.n	407ae2 <vTaskIncrementTick+0x76>
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
  407a8c:	4b43      	ldr	r3, [pc, #268]	; (407b9c <vTaskIncrementTick+0x130>)
  407a8e:	681b      	ldr	r3, [r3, #0]
  407a90:	681b      	ldr	r3, [r3, #0]
  407a92:	2b00      	cmp	r3, #0
  407a94:	d003      	beq.n	407a9e <vTaskIncrementTick+0x32>
  407a96:	4b42      	ldr	r3, [pc, #264]	; (407ba0 <vTaskIncrementTick+0x134>)
  407a98:	4798      	blx	r3
  407a9a:	bf00      	nop
  407a9c:	e7fd      	b.n	407a9a <vTaskIncrementTick+0x2e>

			pxTemp = pxDelayedTaskList;
  407a9e:	4b3f      	ldr	r3, [pc, #252]	; (407b9c <vTaskIncrementTick+0x130>)
  407aa0:	681b      	ldr	r3, [r3, #0]
  407aa2:	60fb      	str	r3, [r7, #12]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
  407aa4:	4b3f      	ldr	r3, [pc, #252]	; (407ba4 <vTaskIncrementTick+0x138>)
  407aa6:	681b      	ldr	r3, [r3, #0]
  407aa8:	4a3c      	ldr	r2, [pc, #240]	; (407b9c <vTaskIncrementTick+0x130>)
  407aaa:	6013      	str	r3, [r2, #0]
			pxOverflowDelayedTaskList = pxTemp;
  407aac:	4a3d      	ldr	r2, [pc, #244]	; (407ba4 <vTaskIncrementTick+0x138>)
  407aae:	68fb      	ldr	r3, [r7, #12]
  407ab0:	6013      	str	r3, [r2, #0]
			xNumOfOverflows++;
  407ab2:	4b3d      	ldr	r3, [pc, #244]	; (407ba8 <vTaskIncrementTick+0x13c>)
  407ab4:	681b      	ldr	r3, [r3, #0]
  407ab6:	3301      	adds	r3, #1
  407ab8:	4a3b      	ldr	r2, [pc, #236]	; (407ba8 <vTaskIncrementTick+0x13c>)
  407aba:	6013      	str	r3, [r2, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  407abc:	4b37      	ldr	r3, [pc, #220]	; (407b9c <vTaskIncrementTick+0x130>)
  407abe:	681b      	ldr	r3, [r3, #0]
  407ac0:	681b      	ldr	r3, [r3, #0]
  407ac2:	2b00      	cmp	r3, #0
  407ac4:	d104      	bne.n	407ad0 <vTaskIncrementTick+0x64>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
  407ac6:	4b39      	ldr	r3, [pc, #228]	; (407bac <vTaskIncrementTick+0x140>)
  407ac8:	f04f 32ff 	mov.w	r2, #4294967295
  407acc:	601a      	str	r2, [r3, #0]
  407ace:	e008      	b.n	407ae2 <vTaskIncrementTick+0x76>
			{
				/* The new current delayed list is not empty, get the value of
				the item at the head of the delayed list.  This is the time at
				which the task at the head of the delayed list should be removed
				from the Blocked state. */
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  407ad0:	4b32      	ldr	r3, [pc, #200]	; (407b9c <vTaskIncrementTick+0x130>)
  407ad2:	681b      	ldr	r3, [r3, #0]
  407ad4:	68db      	ldr	r3, [r3, #12]
  407ad6:	68db      	ldr	r3, [r3, #12]
  407ad8:	60bb      	str	r3, [r7, #8]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
  407ada:	68bb      	ldr	r3, [r7, #8]
  407adc:	685b      	ldr	r3, [r3, #4]
  407ade:	4a33      	ldr	r2, [pc, #204]	; (407bac <vTaskIncrementTick+0x140>)
  407ae0:	6013      	str	r3, [r2, #0]
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
  407ae2:	4b2d      	ldr	r3, [pc, #180]	; (407b98 <vTaskIncrementTick+0x12c>)
  407ae4:	681a      	ldr	r2, [r3, #0]
  407ae6:	4b31      	ldr	r3, [pc, #196]	; (407bac <vTaskIncrementTick+0x140>)
  407ae8:	681b      	ldr	r3, [r3, #0]
  407aea:	429a      	cmp	r2, r3
  407aec:	d348      	bcc.n	407b80 <vTaskIncrementTick+0x114>
  407aee:	4b2b      	ldr	r3, [pc, #172]	; (407b9c <vTaskIncrementTick+0x130>)
  407af0:	681b      	ldr	r3, [r3, #0]
  407af2:	681b      	ldr	r3, [r3, #0]
  407af4:	2b00      	cmp	r3, #0
  407af6:	d104      	bne.n	407b02 <vTaskIncrementTick+0x96>
  407af8:	4b2c      	ldr	r3, [pc, #176]	; (407bac <vTaskIncrementTick+0x140>)
  407afa:	f04f 32ff 	mov.w	r2, #4294967295
  407afe:	601a      	str	r2, [r3, #0]
  407b00:	e03e      	b.n	407b80 <vTaskIncrementTick+0x114>
  407b02:	4b26      	ldr	r3, [pc, #152]	; (407b9c <vTaskIncrementTick+0x130>)
  407b04:	681b      	ldr	r3, [r3, #0]
  407b06:	68db      	ldr	r3, [r3, #12]
  407b08:	68db      	ldr	r3, [r3, #12]
  407b0a:	60bb      	str	r3, [r7, #8]
  407b0c:	68bb      	ldr	r3, [r7, #8]
  407b0e:	685b      	ldr	r3, [r3, #4]
  407b10:	607b      	str	r3, [r7, #4]
  407b12:	4b21      	ldr	r3, [pc, #132]	; (407b98 <vTaskIncrementTick+0x12c>)
  407b14:	681a      	ldr	r2, [r3, #0]
  407b16:	687b      	ldr	r3, [r7, #4]
  407b18:	429a      	cmp	r2, r3
  407b1a:	d203      	bcs.n	407b24 <vTaskIncrementTick+0xb8>
  407b1c:	4a23      	ldr	r2, [pc, #140]	; (407bac <vTaskIncrementTick+0x140>)
  407b1e:	687b      	ldr	r3, [r7, #4]
  407b20:	6013      	str	r3, [r2, #0]
  407b22:	e02d      	b.n	407b80 <vTaskIncrementTick+0x114>
  407b24:	68bb      	ldr	r3, [r7, #8]
  407b26:	3304      	adds	r3, #4
  407b28:	4618      	mov	r0, r3
  407b2a:	4b21      	ldr	r3, [pc, #132]	; (407bb0 <vTaskIncrementTick+0x144>)
  407b2c:	4798      	blx	r3
  407b2e:	68bb      	ldr	r3, [r7, #8]
  407b30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  407b32:	2b00      	cmp	r3, #0
  407b34:	d004      	beq.n	407b40 <vTaskIncrementTick+0xd4>
  407b36:	68bb      	ldr	r3, [r7, #8]
  407b38:	3318      	adds	r3, #24
  407b3a:	4618      	mov	r0, r3
  407b3c:	4b1c      	ldr	r3, [pc, #112]	; (407bb0 <vTaskIncrementTick+0x144>)
  407b3e:	4798      	blx	r3
  407b40:	68bb      	ldr	r3, [r7, #8]
  407b42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  407b44:	4b1b      	ldr	r3, [pc, #108]	; (407bb4 <vTaskIncrementTick+0x148>)
  407b46:	681b      	ldr	r3, [r3, #0]
  407b48:	429a      	cmp	r2, r3
  407b4a:	d903      	bls.n	407b54 <vTaskIncrementTick+0xe8>
  407b4c:	68bb      	ldr	r3, [r7, #8]
  407b4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  407b50:	4a18      	ldr	r2, [pc, #96]	; (407bb4 <vTaskIncrementTick+0x148>)
  407b52:	6013      	str	r3, [r2, #0]
  407b54:	68bb      	ldr	r3, [r7, #8]
  407b56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  407b58:	4613      	mov	r3, r2
  407b5a:	009b      	lsls	r3, r3, #2
  407b5c:	4413      	add	r3, r2
  407b5e:	009b      	lsls	r3, r3, #2
  407b60:	4a15      	ldr	r2, [pc, #84]	; (407bb8 <vTaskIncrementTick+0x14c>)
  407b62:	441a      	add	r2, r3
  407b64:	68bb      	ldr	r3, [r7, #8]
  407b66:	3304      	adds	r3, #4
  407b68:	4619      	mov	r1, r3
  407b6a:	4610      	mov	r0, r2
  407b6c:	4b13      	ldr	r3, [pc, #76]	; (407bbc <vTaskIncrementTick+0x150>)
  407b6e:	4798      	blx	r3
  407b70:	e7bd      	b.n	407aee <vTaskIncrementTick+0x82>
	}
	else
	{
		++uxMissedTicks;
  407b72:	4b13      	ldr	r3, [pc, #76]	; (407bc0 <vTaskIncrementTick+0x154>)
  407b74:	681b      	ldr	r3, [r3, #0]
  407b76:	3301      	adds	r3, #1
  407b78:	4a11      	ldr	r2, [pc, #68]	; (407bc0 <vTaskIncrementTick+0x154>)
  407b7a:	6013      	str	r3, [r2, #0]

		/* The tick hook gets called at regular intervals, even if the
		scheduler is locked. */
		#if ( configUSE_TICK_HOOK == 1 )
		{
			vApplicationTickHook();
  407b7c:	4b11      	ldr	r3, [pc, #68]	; (407bc4 <vTaskIncrementTick+0x158>)
  407b7e:	4798      	blx	r3

	#if ( configUSE_TICK_HOOK == 1 )
	{
		/* Guard against the tick hook being called when the missed tick
		count is being unwound (when the scheduler is being unlocked. */
		if( uxMissedTicks == ( unsigned portBASE_TYPE ) 0U )
  407b80:	4b0f      	ldr	r3, [pc, #60]	; (407bc0 <vTaskIncrementTick+0x154>)
  407b82:	681b      	ldr	r3, [r3, #0]
  407b84:	2b00      	cmp	r3, #0
  407b86:	d101      	bne.n	407b8c <vTaskIncrementTick+0x120>
		{
			vApplicationTickHook();
  407b88:	4b0e      	ldr	r3, [pc, #56]	; (407bc4 <vTaskIncrementTick+0x158>)
  407b8a:	4798      	blx	r3
		}
	}
	#endif
}
  407b8c:	bf00      	nop
  407b8e:	3710      	adds	r7, #16
  407b90:	46bd      	mov	sp, r7
  407b92:	bd80      	pop	{r7, pc}
  407b94:	200043dc 	.word	0x200043dc
  407b98:	200043cc 	.word	0x200043cc
  407b9c:	20004380 	.word	0x20004380
  407ba0:	004067c5 	.word	0x004067c5
  407ba4:	20004384 	.word	0x20004384
  407ba8:	200043e8 	.word	0x200043e8
  407bac:	200001a4 	.word	0x200001a4
  407bb0:	004065a5 	.word	0x004065a5
  407bb4:	200043d4 	.word	0x200043d4
  407bb8:	200042e0 	.word	0x200042e0
  407bbc:	004064e5 	.word	0x004064e5
  407bc0:	200043e0 	.word	0x200043e0
  407bc4:	004098d1 	.word	0x004098d1

00407bc8 <vTaskSwitchContext>:

#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
  407bc8:	b580      	push	{r7, lr}
  407bca:	b082      	sub	sp, #8
  407bcc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
  407bce:	4b2a      	ldr	r3, [pc, #168]	; (407c78 <vTaskSwitchContext+0xb0>)
  407bd0:	681b      	ldr	r3, [r3, #0]
  407bd2:	2b00      	cmp	r3, #0
  407bd4:	d003      	beq.n	407bde <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
  407bd6:	4b29      	ldr	r3, [pc, #164]	; (407c7c <vTaskSwitchContext+0xb4>)
  407bd8:	2201      	movs	r2, #1
  407bda:	601a      	str	r2, [r3, #0]

		taskSELECT_HIGHEST_PRIORITY_TASK();

		traceTASK_SWITCHED_IN();
	}
}
  407bdc:	e047      	b.n	407c6e <vTaskSwitchContext+0xa6>
				pxCurrentTCB->ulRunTimeCounter += ( ulTempCounter - ulTaskSwitchedInTime );
				ulTaskSwitchedInTime = ulTempCounter;
		}
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
  407bde:	4b28      	ldr	r3, [pc, #160]	; (407c80 <vTaskSwitchContext+0xb8>)
  407be0:	681b      	ldr	r3, [r3, #0]
  407be2:	681a      	ldr	r2, [r3, #0]
  407be4:	4b26      	ldr	r3, [pc, #152]	; (407c80 <vTaskSwitchContext+0xb8>)
  407be6:	681b      	ldr	r3, [r3, #0]
  407be8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  407bea:	429a      	cmp	r2, r3
  407bec:	d816      	bhi.n	407c1c <vTaskSwitchContext+0x54>
  407bee:	4b24      	ldr	r3, [pc, #144]	; (407c80 <vTaskSwitchContext+0xb8>)
  407bf0:	681a      	ldr	r2, [r3, #0]
  407bf2:	4b23      	ldr	r3, [pc, #140]	; (407c80 <vTaskSwitchContext+0xb8>)
  407bf4:	681b      	ldr	r3, [r3, #0]
  407bf6:	3334      	adds	r3, #52	; 0x34
  407bf8:	4619      	mov	r1, r3
  407bfa:	4610      	mov	r0, r2
  407bfc:	4b21      	ldr	r3, [pc, #132]	; (407c84 <vTaskSwitchContext+0xbc>)
  407bfe:	4798      	blx	r3
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
  407c00:	e00c      	b.n	407c1c <vTaskSwitchContext+0x54>
  407c02:	4b21      	ldr	r3, [pc, #132]	; (407c88 <vTaskSwitchContext+0xc0>)
  407c04:	681b      	ldr	r3, [r3, #0]
  407c06:	2b00      	cmp	r3, #0
  407c08:	d103      	bne.n	407c12 <vTaskSwitchContext+0x4a>
  407c0a:	4b20      	ldr	r3, [pc, #128]	; (407c8c <vTaskSwitchContext+0xc4>)
  407c0c:	4798      	blx	r3
  407c0e:	bf00      	nop
  407c10:	e7fd      	b.n	407c0e <vTaskSwitchContext+0x46>
  407c12:	4b1d      	ldr	r3, [pc, #116]	; (407c88 <vTaskSwitchContext+0xc0>)
  407c14:	681b      	ldr	r3, [r3, #0]
  407c16:	3b01      	subs	r3, #1
  407c18:	4a1b      	ldr	r2, [pc, #108]	; (407c88 <vTaskSwitchContext+0xc0>)
  407c1a:	6013      	str	r3, [r2, #0]
  407c1c:	4b1a      	ldr	r3, [pc, #104]	; (407c88 <vTaskSwitchContext+0xc0>)
  407c1e:	681a      	ldr	r2, [r3, #0]
  407c20:	491b      	ldr	r1, [pc, #108]	; (407c90 <vTaskSwitchContext+0xc8>)
  407c22:	4613      	mov	r3, r2
  407c24:	009b      	lsls	r3, r3, #2
  407c26:	4413      	add	r3, r2
  407c28:	009b      	lsls	r3, r3, #2
  407c2a:	440b      	add	r3, r1
  407c2c:	681b      	ldr	r3, [r3, #0]
  407c2e:	2b00      	cmp	r3, #0
  407c30:	d0e7      	beq.n	407c02 <vTaskSwitchContext+0x3a>
  407c32:	4b15      	ldr	r3, [pc, #84]	; (407c88 <vTaskSwitchContext+0xc0>)
  407c34:	681a      	ldr	r2, [r3, #0]
  407c36:	4613      	mov	r3, r2
  407c38:	009b      	lsls	r3, r3, #2
  407c3a:	4413      	add	r3, r2
  407c3c:	009b      	lsls	r3, r3, #2
  407c3e:	4a14      	ldr	r2, [pc, #80]	; (407c90 <vTaskSwitchContext+0xc8>)
  407c40:	4413      	add	r3, r2
  407c42:	607b      	str	r3, [r7, #4]
  407c44:	687b      	ldr	r3, [r7, #4]
  407c46:	685b      	ldr	r3, [r3, #4]
  407c48:	685a      	ldr	r2, [r3, #4]
  407c4a:	687b      	ldr	r3, [r7, #4]
  407c4c:	605a      	str	r2, [r3, #4]
  407c4e:	687b      	ldr	r3, [r7, #4]
  407c50:	685a      	ldr	r2, [r3, #4]
  407c52:	687b      	ldr	r3, [r7, #4]
  407c54:	3308      	adds	r3, #8
  407c56:	429a      	cmp	r2, r3
  407c58:	d104      	bne.n	407c64 <vTaskSwitchContext+0x9c>
  407c5a:	687b      	ldr	r3, [r7, #4]
  407c5c:	685b      	ldr	r3, [r3, #4]
  407c5e:	685a      	ldr	r2, [r3, #4]
  407c60:	687b      	ldr	r3, [r7, #4]
  407c62:	605a      	str	r2, [r3, #4]
  407c64:	687b      	ldr	r3, [r7, #4]
  407c66:	685b      	ldr	r3, [r3, #4]
  407c68:	68db      	ldr	r3, [r3, #12]
  407c6a:	4a05      	ldr	r2, [pc, #20]	; (407c80 <vTaskSwitchContext+0xb8>)
  407c6c:	6013      	str	r3, [r2, #0]

		traceTASK_SWITCHED_IN();
	}
}
  407c6e:	bf00      	nop
  407c70:	3708      	adds	r7, #8
  407c72:	46bd      	mov	sp, r7
  407c74:	bd80      	pop	{r7, pc}
  407c76:	bf00      	nop
  407c78:	200043dc 	.word	0x200043dc
  407c7c:	200043e4 	.word	0x200043e4
  407c80:	200042dc 	.word	0x200042dc
  407c84:	00409895 	.word	0x00409895
  407c88:	200043d4 	.word	0x200043d4
  407c8c:	004067c5 	.word	0x004067c5
  407c90:	200042e0 	.word	0x200042e0

00407c94 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( const xList * const pxEventList, portTickType xTicksToWait )
{
  407c94:	b580      	push	{r7, lr}
  407c96:	b084      	sub	sp, #16
  407c98:	af00      	add	r7, sp, #0
  407c9a:	6078      	str	r0, [r7, #4]
  407c9c:	6039      	str	r1, [r7, #0]
portTickType xTimeToWake;

	configASSERT( pxEventList );
  407c9e:	687b      	ldr	r3, [r7, #4]
  407ca0:	2b00      	cmp	r3, #0
  407ca2:	d103      	bne.n	407cac <vTaskPlaceOnEventList+0x18>
  407ca4:	4b14      	ldr	r3, [pc, #80]	; (407cf8 <vTaskPlaceOnEventList+0x64>)
  407ca6:	4798      	blx	r3
  407ca8:	bf00      	nop
  407caa:	e7fd      	b.n	407ca8 <vTaskPlaceOnEventList+0x14>
	SCHEDULER SUSPENDED. */

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event. */
	vListInsert( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
  407cac:	4b13      	ldr	r3, [pc, #76]	; (407cfc <vTaskPlaceOnEventList+0x68>)
  407cae:	681b      	ldr	r3, [r3, #0]
  407cb0:	3318      	adds	r3, #24
  407cb2:	4619      	mov	r1, r3
  407cb4:	6878      	ldr	r0, [r7, #4]
  407cb6:	4b12      	ldr	r3, [pc, #72]	; (407d00 <vTaskPlaceOnEventList+0x6c>)
  407cb8:	4798      	blx	r3

	/* We must remove ourselves from the ready list before adding ourselves
	to the blocked list as the same list item is used for both lists.  We have
	exclusive access to the ready lists as the scheduler is locked. */
	if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
  407cba:	4b10      	ldr	r3, [pc, #64]	; (407cfc <vTaskPlaceOnEventList+0x68>)
  407cbc:	681b      	ldr	r3, [r3, #0]
  407cbe:	3304      	adds	r3, #4
  407cc0:	4618      	mov	r0, r3
  407cc2:	4b10      	ldr	r3, [pc, #64]	; (407d04 <vTaskPlaceOnEventList+0x70>)
  407cc4:	4798      	blx	r3
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
  407cc6:	683b      	ldr	r3, [r7, #0]
  407cc8:	f1b3 3fff 	cmp.w	r3, #4294967295
  407ccc:	d107      	bne.n	407cde <vTaskPlaceOnEventList+0x4a>
		{
			/* Add ourselves to the suspended task list instead of a delayed task
			list to ensure we are not woken by a timing event.  We will block
			indefinitely. */
			vListInsertEnd( ( xList * ) &xSuspendedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  407cce:	4b0b      	ldr	r3, [pc, #44]	; (407cfc <vTaskPlaceOnEventList+0x68>)
  407cd0:	681b      	ldr	r3, [r3, #0]
  407cd2:	3304      	adds	r3, #4
  407cd4:	4619      	mov	r1, r3
  407cd6:	480c      	ldr	r0, [pc, #48]	; (407d08 <vTaskPlaceOnEventList+0x74>)
  407cd8:	4b0c      	ldr	r3, [pc, #48]	; (407d0c <vTaskPlaceOnEventList+0x78>)
  407cda:	4798      	blx	r3
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
			prvAddCurrentTaskToDelayedList( xTimeToWake );
	}
	#endif
}
  407cdc:	e007      	b.n	407cee <vTaskPlaceOnEventList+0x5a>
		}
		else
		{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
  407cde:	4b0c      	ldr	r3, [pc, #48]	; (407d10 <vTaskPlaceOnEventList+0x7c>)
  407ce0:	681a      	ldr	r2, [r3, #0]
  407ce2:	683b      	ldr	r3, [r7, #0]
  407ce4:	4413      	add	r3, r2
  407ce6:	60fb      	str	r3, [r7, #12]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
  407ce8:	68f8      	ldr	r0, [r7, #12]
  407cea:	4b0a      	ldr	r3, [pc, #40]	; (407d14 <vTaskPlaceOnEventList+0x80>)
  407cec:	4798      	blx	r3
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
			prvAddCurrentTaskToDelayedList( xTimeToWake );
	}
	#endif
}
  407cee:	bf00      	nop
  407cf0:	3710      	adds	r7, #16
  407cf2:	46bd      	mov	sp, r7
  407cf4:	bd80      	pop	{r7, pc}
  407cf6:	bf00      	nop
  407cf8:	004067c5 	.word	0x004067c5
  407cfc:	200042dc 	.word	0x200042dc
  407d00:	00406535 	.word	0x00406535
  407d04:	004065a5 	.word	0x004065a5
  407d08:	200043b4 	.word	0x200043b4
  407d0c:	004064e5 	.word	0x004064e5
  407d10:	200043cc 	.word	0x200043cc
  407d14:	004080f9 	.word	0x004080f9

00407d18 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( const xList * const pxEventList, portTickType xTicksToWait )
	{
  407d18:	b580      	push	{r7, lr}
  407d1a:	b084      	sub	sp, #16
  407d1c:	af00      	add	r7, sp, #0
  407d1e:	6078      	str	r0, [r7, #4]
  407d20:	6039      	str	r1, [r7, #0]
	portTickType xTimeToWake;

		configASSERT( pxEventList );
  407d22:	687b      	ldr	r3, [r7, #4]
  407d24:	2b00      	cmp	r3, #0
  407d26:	d103      	bne.n	407d30 <vTaskPlaceOnEventListRestricted+0x18>
  407d28:	4b0e      	ldr	r3, [pc, #56]	; (407d64 <vTaskPlaceOnEventListRestricted+0x4c>)
  407d2a:	4798      	blx	r3
  407d2c:	bf00      	nop
  407d2e:	e7fd      	b.n	407d2c <vTaskPlaceOnEventListRestricted+0x14>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
  407d30:	4b0d      	ldr	r3, [pc, #52]	; (407d68 <vTaskPlaceOnEventListRestricted+0x50>)
  407d32:	681b      	ldr	r3, [r3, #0]
  407d34:	3318      	adds	r3, #24
  407d36:	4619      	mov	r1, r3
  407d38:	6878      	ldr	r0, [r7, #4]
  407d3a:	4b0c      	ldr	r3, [pc, #48]	; (407d6c <vTaskPlaceOnEventListRestricted+0x54>)
  407d3c:	4798      	blx	r3

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
  407d3e:	4b0a      	ldr	r3, [pc, #40]	; (407d68 <vTaskPlaceOnEventListRestricted+0x50>)
  407d40:	681b      	ldr	r3, [r3, #0]
  407d42:	3304      	adds	r3, #4
  407d44:	4618      	mov	r0, r3
  407d46:	4b0a      	ldr	r3, [pc, #40]	; (407d70 <vTaskPlaceOnEventListRestricted+0x58>)
  407d48:	4798      	blx	r3
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
  407d4a:	4b0a      	ldr	r3, [pc, #40]	; (407d74 <vTaskPlaceOnEventListRestricted+0x5c>)
  407d4c:	681a      	ldr	r2, [r3, #0]
  407d4e:	683b      	ldr	r3, [r7, #0]
  407d50:	4413      	add	r3, r2
  407d52:	60fb      	str	r3, [r7, #12]
		
		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
  407d54:	68f8      	ldr	r0, [r7, #12]
  407d56:	4b08      	ldr	r3, [pc, #32]	; (407d78 <vTaskPlaceOnEventListRestricted+0x60>)
  407d58:	4798      	blx	r3
	}
  407d5a:	bf00      	nop
  407d5c:	3710      	adds	r7, #16
  407d5e:	46bd      	mov	sp, r7
  407d60:	bd80      	pop	{r7, pc}
  407d62:	bf00      	nop
  407d64:	004067c5 	.word	0x004067c5
  407d68:	200042dc 	.word	0x200042dc
  407d6c:	004064e5 	.word	0x004064e5
  407d70:	004065a5 	.word	0x004065a5
  407d74:	200043cc 	.word	0x200043cc
  407d78:	004080f9 	.word	0x004080f9

00407d7c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xTaskRemoveFromEventList( const xList * const pxEventList )
{
  407d7c:	b580      	push	{r7, lr}
  407d7e:	b084      	sub	sp, #16
  407d80:	af00      	add	r7, sp, #0
  407d82:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means we can always expect exclusive access to the event list here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
  407d84:	687b      	ldr	r3, [r7, #4]
  407d86:	68db      	ldr	r3, [r3, #12]
  407d88:	68db      	ldr	r3, [r3, #12]
  407d8a:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
  407d8c:	68bb      	ldr	r3, [r7, #8]
  407d8e:	2b00      	cmp	r3, #0
  407d90:	d103      	bne.n	407d9a <xTaskRemoveFromEventList+0x1e>
  407d92:	4b21      	ldr	r3, [pc, #132]	; (407e18 <xTaskRemoveFromEventList+0x9c>)
  407d94:	4798      	blx	r3
  407d96:	bf00      	nop
  407d98:	e7fd      	b.n	407d96 <xTaskRemoveFromEventList+0x1a>
	uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
  407d9a:	68bb      	ldr	r3, [r7, #8]
  407d9c:	3318      	adds	r3, #24
  407d9e:	4618      	mov	r0, r3
  407da0:	4b1e      	ldr	r3, [pc, #120]	; (407e1c <xTaskRemoveFromEventList+0xa0>)
  407da2:	4798      	blx	r3

	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  407da4:	4b1e      	ldr	r3, [pc, #120]	; (407e20 <xTaskRemoveFromEventList+0xa4>)
  407da6:	681b      	ldr	r3, [r3, #0]
  407da8:	2b00      	cmp	r3, #0
  407daa:	d11d      	bne.n	407de8 <xTaskRemoveFromEventList+0x6c>
	{
		uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
  407dac:	68bb      	ldr	r3, [r7, #8]
  407dae:	3304      	adds	r3, #4
  407db0:	4618      	mov	r0, r3
  407db2:	4b1a      	ldr	r3, [pc, #104]	; (407e1c <xTaskRemoveFromEventList+0xa0>)
  407db4:	4798      	blx	r3
		prvAddTaskToReadyQueue( pxUnblockedTCB );
  407db6:	68bb      	ldr	r3, [r7, #8]
  407db8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  407dba:	4b1a      	ldr	r3, [pc, #104]	; (407e24 <xTaskRemoveFromEventList+0xa8>)
  407dbc:	681b      	ldr	r3, [r3, #0]
  407dbe:	429a      	cmp	r2, r3
  407dc0:	d903      	bls.n	407dca <xTaskRemoveFromEventList+0x4e>
  407dc2:	68bb      	ldr	r3, [r7, #8]
  407dc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  407dc6:	4a17      	ldr	r2, [pc, #92]	; (407e24 <xTaskRemoveFromEventList+0xa8>)
  407dc8:	6013      	str	r3, [r2, #0]
  407dca:	68bb      	ldr	r3, [r7, #8]
  407dcc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  407dce:	4613      	mov	r3, r2
  407dd0:	009b      	lsls	r3, r3, #2
  407dd2:	4413      	add	r3, r2
  407dd4:	009b      	lsls	r3, r3, #2
  407dd6:	4a14      	ldr	r2, [pc, #80]	; (407e28 <xTaskRemoveFromEventList+0xac>)
  407dd8:	441a      	add	r2, r3
  407dda:	68bb      	ldr	r3, [r7, #8]
  407ddc:	3304      	adds	r3, #4
  407dde:	4619      	mov	r1, r3
  407de0:	4610      	mov	r0, r2
  407de2:	4b12      	ldr	r3, [pc, #72]	; (407e2c <xTaskRemoveFromEventList+0xb0>)
  407de4:	4798      	blx	r3
  407de6:	e005      	b.n	407df4 <xTaskRemoveFromEventList+0x78>
	}
	else
	{
		/* We cannot access the delayed or ready lists, so will hold this
		task pending until the scheduler is resumed. */
		vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
  407de8:	68bb      	ldr	r3, [r7, #8]
  407dea:	3318      	adds	r3, #24
  407dec:	4619      	mov	r1, r3
  407dee:	4810      	ldr	r0, [pc, #64]	; (407e30 <xTaskRemoveFromEventList+0xb4>)
  407df0:	4b0e      	ldr	r3, [pc, #56]	; (407e2c <xTaskRemoveFromEventList+0xb0>)
  407df2:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority >= pxCurrentTCB->uxPriority )
  407df4:	68bb      	ldr	r3, [r7, #8]
  407df6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  407df8:	4b0e      	ldr	r3, [pc, #56]	; (407e34 <xTaskRemoveFromEventList+0xb8>)
  407dfa:	681b      	ldr	r3, [r3, #0]
  407dfc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  407dfe:	429a      	cmp	r2, r3
  407e00:	d302      	bcc.n	407e08 <xTaskRemoveFromEventList+0x8c>
	{
		/* Return true if the task removed from the event list has
		a higher priority than the calling task.  This allows
		the calling task to know if it should force a context
		switch now. */
		xReturn = pdTRUE;
  407e02:	2301      	movs	r3, #1
  407e04:	60fb      	str	r3, [r7, #12]
  407e06:	e001      	b.n	407e0c <xTaskRemoveFromEventList+0x90>
	}
	else
	{
		xReturn = pdFALSE;
  407e08:	2300      	movs	r3, #0
  407e0a:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
  407e0c:	68fb      	ldr	r3, [r7, #12]
}
  407e0e:	4618      	mov	r0, r3
  407e10:	3710      	adds	r7, #16
  407e12:	46bd      	mov	sp, r7
  407e14:	bd80      	pop	{r7, pc}
  407e16:	bf00      	nop
  407e18:	004067c5 	.word	0x004067c5
  407e1c:	004065a5 	.word	0x004065a5
  407e20:	200043dc 	.word	0x200043dc
  407e24:	200043d4 	.word	0x200043d4
  407e28:	200042e0 	.word	0x200042e0
  407e2c:	004064e5 	.word	0x004064e5
  407e30:	20004388 	.word	0x20004388
  407e34:	200042dc 	.word	0x200042dc

00407e38 <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
  407e38:	b580      	push	{r7, lr}
  407e3a:	b082      	sub	sp, #8
  407e3c:	af00      	add	r7, sp, #0
  407e3e:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
  407e40:	687b      	ldr	r3, [r7, #4]
  407e42:	2b00      	cmp	r3, #0
  407e44:	d103      	bne.n	407e4e <vTaskSetTimeOutState+0x16>
  407e46:	4b08      	ldr	r3, [pc, #32]	; (407e68 <vTaskSetTimeOutState+0x30>)
  407e48:	4798      	blx	r3
  407e4a:	bf00      	nop
  407e4c:	e7fd      	b.n	407e4a <vTaskSetTimeOutState+0x12>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
  407e4e:	4b07      	ldr	r3, [pc, #28]	; (407e6c <vTaskSetTimeOutState+0x34>)
  407e50:	681a      	ldr	r2, [r3, #0]
  407e52:	687b      	ldr	r3, [r7, #4]
  407e54:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
  407e56:	4b06      	ldr	r3, [pc, #24]	; (407e70 <vTaskSetTimeOutState+0x38>)
  407e58:	681a      	ldr	r2, [r3, #0]
  407e5a:	687b      	ldr	r3, [r7, #4]
  407e5c:	605a      	str	r2, [r3, #4]
}
  407e5e:	bf00      	nop
  407e60:	3708      	adds	r7, #8
  407e62:	46bd      	mov	sp, r7
  407e64:	bd80      	pop	{r7, pc}
  407e66:	bf00      	nop
  407e68:	004067c5 	.word	0x004067c5
  407e6c:	200043e8 	.word	0x200043e8
  407e70:	200043cc 	.word	0x200043cc

00407e74 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

portBASE_TYPE xTaskCheckForTimeOut( xTimeOutType * const pxTimeOut, portTickType * const pxTicksToWait )
{
  407e74:	b580      	push	{r7, lr}
  407e76:	b084      	sub	sp, #16
  407e78:	af00      	add	r7, sp, #0
  407e7a:	6078      	str	r0, [r7, #4]
  407e7c:	6039      	str	r1, [r7, #0]
portBASE_TYPE xReturn;

	configASSERT( pxTimeOut );
  407e7e:	687b      	ldr	r3, [r7, #4]
  407e80:	2b00      	cmp	r3, #0
  407e82:	d103      	bne.n	407e8c <xTaskCheckForTimeOut+0x18>
  407e84:	4b22      	ldr	r3, [pc, #136]	; (407f10 <xTaskCheckForTimeOut+0x9c>)
  407e86:	4798      	blx	r3
  407e88:	bf00      	nop
  407e8a:	e7fd      	b.n	407e88 <xTaskCheckForTimeOut+0x14>
	configASSERT( pxTicksToWait );
  407e8c:	683b      	ldr	r3, [r7, #0]
  407e8e:	2b00      	cmp	r3, #0
  407e90:	d103      	bne.n	407e9a <xTaskCheckForTimeOut+0x26>
  407e92:	4b1f      	ldr	r3, [pc, #124]	; (407f10 <xTaskCheckForTimeOut+0x9c>)
  407e94:	4798      	blx	r3
  407e96:	bf00      	nop
  407e98:	e7fd      	b.n	407e96 <xTaskCheckForTimeOut+0x22>

	taskENTER_CRITICAL();
  407e9a:	4b1e      	ldr	r3, [pc, #120]	; (407f14 <xTaskCheckForTimeOut+0xa0>)
  407e9c:	4798      	blx	r3
	{
		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
  407e9e:	683b      	ldr	r3, [r7, #0]
  407ea0:	681b      	ldr	r3, [r3, #0]
  407ea2:	f1b3 3fff 	cmp.w	r3, #4294967295
  407ea6:	d102      	bne.n	407eae <xTaskCheckForTimeOut+0x3a>
			{
				xReturn = pdFALSE;
  407ea8:	2300      	movs	r3, #0
  407eaa:	60fb      	str	r3, [r7, #12]
  407eac:	e029      	b.n	407f02 <xTaskCheckForTimeOut+0x8e>
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( ( portTickType ) xTickCount >= ( portTickType ) pxTimeOut->xTimeOnEntering ) )
  407eae:	687b      	ldr	r3, [r7, #4]
  407eb0:	681a      	ldr	r2, [r3, #0]
  407eb2:	4b19      	ldr	r3, [pc, #100]	; (407f18 <xTaskCheckForTimeOut+0xa4>)
  407eb4:	681b      	ldr	r3, [r3, #0]
  407eb6:	429a      	cmp	r2, r3
  407eb8:	d008      	beq.n	407ecc <xTaskCheckForTimeOut+0x58>
  407eba:	687b      	ldr	r3, [r7, #4]
  407ebc:	685a      	ldr	r2, [r3, #4]
  407ebe:	4b17      	ldr	r3, [pc, #92]	; (407f1c <xTaskCheckForTimeOut+0xa8>)
  407ec0:	681b      	ldr	r3, [r3, #0]
  407ec2:	429a      	cmp	r2, r3
  407ec4:	d802      	bhi.n	407ecc <xTaskCheckForTimeOut+0x58>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
  407ec6:	2301      	movs	r3, #1
  407ec8:	60fb      	str	r3, [r7, #12]
  407eca:	e01a      	b.n	407f02 <xTaskCheckForTimeOut+0x8e>
		}
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
  407ecc:	4b13      	ldr	r3, [pc, #76]	; (407f1c <xTaskCheckForTimeOut+0xa8>)
  407ece:	681a      	ldr	r2, [r3, #0]
  407ed0:	687b      	ldr	r3, [r7, #4]
  407ed2:	685b      	ldr	r3, [r3, #4]
  407ed4:	1ad2      	subs	r2, r2, r3
  407ed6:	683b      	ldr	r3, [r7, #0]
  407ed8:	681b      	ldr	r3, [r3, #0]
  407eda:	429a      	cmp	r2, r3
  407edc:	d20f      	bcs.n	407efe <xTaskCheckForTimeOut+0x8a>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering );
  407ede:	4b0f      	ldr	r3, [pc, #60]	; (407f1c <xTaskCheckForTimeOut+0xa8>)
  407ee0:	681a      	ldr	r2, [r3, #0]
  407ee2:	687b      	ldr	r3, [r7, #4]
  407ee4:	685b      	ldr	r3, [r3, #4]
  407ee6:	1ad3      	subs	r3, r2, r3
  407ee8:	683a      	ldr	r2, [r7, #0]
  407eea:	6812      	ldr	r2, [r2, #0]
  407eec:	1ad2      	subs	r2, r2, r3
  407eee:	683b      	ldr	r3, [r7, #0]
  407ef0:	601a      	str	r2, [r3, #0]
			vTaskSetTimeOutState( pxTimeOut );
  407ef2:	6878      	ldr	r0, [r7, #4]
  407ef4:	4b0a      	ldr	r3, [pc, #40]	; (407f20 <xTaskCheckForTimeOut+0xac>)
  407ef6:	4798      	blx	r3
			xReturn = pdFALSE;
  407ef8:	2300      	movs	r3, #0
  407efa:	60fb      	str	r3, [r7, #12]
  407efc:	e001      	b.n	407f02 <xTaskCheckForTimeOut+0x8e>
		}
		else
		{
			xReturn = pdTRUE;
  407efe:	2301      	movs	r3, #1
  407f00:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
  407f02:	4b08      	ldr	r3, [pc, #32]	; (407f24 <xTaskCheckForTimeOut+0xb0>)
  407f04:	4798      	blx	r3

	return xReturn;
  407f06:	68fb      	ldr	r3, [r7, #12]
}
  407f08:	4618      	mov	r0, r3
  407f0a:	3710      	adds	r7, #16
  407f0c:	46bd      	mov	sp, r7
  407f0e:	bd80      	pop	{r7, pc}
  407f10:	004067c5 	.word	0x004067c5
  407f14:	0040677d 	.word	0x0040677d
  407f18:	200043e8 	.word	0x200043e8
  407f1c:	200043cc 	.word	0x200043cc
  407f20:	00407e39 	.word	0x00407e39
  407f24:	0040679d 	.word	0x0040679d

00407f28 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
  407f28:	b480      	push	{r7}
  407f2a:	af00      	add	r7, sp, #0
	xMissedYield = pdTRUE;
  407f2c:	4b03      	ldr	r3, [pc, #12]	; (407f3c <vTaskMissedYield+0x14>)
  407f2e:	2201      	movs	r2, #1
  407f30:	601a      	str	r2, [r3, #0]
}
  407f32:	bf00      	nop
  407f34:	46bd      	mov	sp, r7
  407f36:	bc80      	pop	{r7}
  407f38:	4770      	bx	lr
  407f3a:	bf00      	nop
  407f3c:	200043e4 	.word	0x200043e4

00407f40 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
  407f40:	b580      	push	{r7, lr}
  407f42:	b082      	sub	sp, #8
  407f44:	af00      	add	r7, sp, #0
  407f46:	6078      	str	r0, [r7, #4]
	( void ) pvParameters;

	for( ;; )
	{
		/* See if any tasks have been deleted. */
		prvCheckTasksWaitingTermination();
  407f48:	4b05      	ldr	r3, [pc, #20]	; (407f60 <prvIdleTask+0x20>)
  407f4a:	4798      	blx	r3

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
  407f4c:	4b05      	ldr	r3, [pc, #20]	; (407f64 <prvIdleTask+0x24>)
  407f4e:	681b      	ldr	r3, [r3, #0]
  407f50:	2b01      	cmp	r3, #1
  407f52:	d901      	bls.n	407f58 <prvIdleTask+0x18>
			{
				taskYIELD();
  407f54:	4b04      	ldr	r3, [pc, #16]	; (407f68 <prvIdleTask+0x28>)
  407f56:	4798      	blx	r3
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
  407f58:	4b04      	ldr	r3, [pc, #16]	; (407f6c <prvIdleTask+0x2c>)
  407f5a:	4798      	blx	r3
				}
				xTaskResumeAll();
			}
		}
		#endif
	}
  407f5c:	e7f4      	b.n	407f48 <prvIdleTask+0x8>
  407f5e:	bf00      	nop
  407f60:	00408069 	.word	0x00408069
  407f64:	200042e0 	.word	0x200042e0
  407f68:	00406765 	.word	0x00406765
  407f6c:	004098c1 	.word	0x004098c1

00407f70 <prvInitialiseTCBVariables>:
 *----------------------------------------------------------*/



static void prvInitialiseTCBVariables( tskTCB *pxTCB, const signed char * const pcName, unsigned portBASE_TYPE uxPriority, const xMemoryRegion * const xRegions, unsigned short usStackDepth )
{
  407f70:	b580      	push	{r7, lr}
  407f72:	b084      	sub	sp, #16
  407f74:	af00      	add	r7, sp, #0
  407f76:	60f8      	str	r0, [r7, #12]
  407f78:	60b9      	str	r1, [r7, #8]
  407f7a:	607a      	str	r2, [r7, #4]
  407f7c:	603b      	str	r3, [r7, #0]
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
  407f7e:	68fb      	ldr	r3, [r7, #12]
  407f80:	3334      	adds	r3, #52	; 0x34
  407f82:	220a      	movs	r2, #10
  407f84:	68b9      	ldr	r1, [r7, #8]
  407f86:	4618      	mov	r0, r3
  407f88:	4b14      	ldr	r3, [pc, #80]	; (407fdc <prvInitialiseTCBVariables+0x6c>)
  407f8a:	4798      	blx	r3
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = ( signed char ) '\0';
  407f8c:	68fb      	ldr	r3, [r7, #12]
  407f8e:	2200      	movs	r2, #0
  407f90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= configMAX_PRIORITIES )
  407f94:	687b      	ldr	r3, [r7, #4]
  407f96:	2b05      	cmp	r3, #5
  407f98:	d901      	bls.n	407f9e <prvInitialiseTCBVariables+0x2e>
	{
		uxPriority = configMAX_PRIORITIES - ( unsigned portBASE_TYPE ) 1U;
  407f9a:	2305      	movs	r3, #5
  407f9c:	607b      	str	r3, [r7, #4]
	}

	pxTCB->uxPriority = uxPriority;
  407f9e:	68fb      	ldr	r3, [r7, #12]
  407fa0:	687a      	ldr	r2, [r7, #4]
  407fa2:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
  407fa4:	68fb      	ldr	r3, [r7, #12]
  407fa6:	687a      	ldr	r2, [r7, #4]
  407fa8:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
  407faa:	68fb      	ldr	r3, [r7, #12]
  407fac:	3304      	adds	r3, #4
  407fae:	4618      	mov	r0, r3
  407fb0:	4b0b      	ldr	r3, [pc, #44]	; (407fe0 <prvInitialiseTCBVariables+0x70>)
  407fb2:	4798      	blx	r3
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
  407fb4:	68fb      	ldr	r3, [r7, #12]
  407fb6:	3318      	adds	r3, #24
  407fb8:	4618      	mov	r0, r3
  407fba:	4b09      	ldr	r3, [pc, #36]	; (407fe0 <prvInitialiseTCBVariables+0x70>)
  407fbc:	4798      	blx	r3

	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
  407fbe:	68fb      	ldr	r3, [r7, #12]
  407fc0:	68fa      	ldr	r2, [r7, #12]
  407fc2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
  407fc4:	687b      	ldr	r3, [r7, #4]
  407fc6:	f1c3 0206 	rsb	r2, r3, #6
  407fca:	68fb      	ldr	r3, [r7, #12]
  407fcc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
  407fce:	68fb      	ldr	r3, [r7, #12]
  407fd0:	68fa      	ldr	r2, [r7, #12]
  407fd2:	625a      	str	r2, [r3, #36]	; 0x24
	{
		( void ) xRegions;
		( void ) usStackDepth;
	}
	#endif
}
  407fd4:	bf00      	nop
  407fd6:	3710      	adds	r7, #16
  407fd8:	46bd      	mov	sp, r7
  407fda:	bd80      	pop	{r7, pc}
  407fdc:	0040c8f5 	.word	0x0040c8f5
  407fe0:	004064cd 	.word	0x004064cd

00407fe4 <prvInitialiseTaskLists>:
	}
	/*-----------------------------------------------------------*/
#endif

static void prvInitialiseTaskLists( void )
{
  407fe4:	b580      	push	{r7, lr}
  407fe6:	b082      	sub	sp, #8
  407fe8:	af00      	add	r7, sp, #0
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
  407fea:	2300      	movs	r3, #0
  407fec:	607b      	str	r3, [r7, #4]
  407fee:	e00c      	b.n	40800a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
  407ff0:	687a      	ldr	r2, [r7, #4]
  407ff2:	4613      	mov	r3, r2
  407ff4:	009b      	lsls	r3, r3, #2
  407ff6:	4413      	add	r3, r2
  407ff8:	009b      	lsls	r3, r3, #2
  407ffa:	4a12      	ldr	r2, [pc, #72]	; (408044 <prvInitialiseTaskLists+0x60>)
  407ffc:	4413      	add	r3, r2
  407ffe:	4618      	mov	r0, r3
  408000:	4b11      	ldr	r3, [pc, #68]	; (408048 <prvInitialiseTaskLists+0x64>)
  408002:	4798      	blx	r3

static void prvInitialiseTaskLists( void )
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
  408004:	687b      	ldr	r3, [r7, #4]
  408006:	3301      	adds	r3, #1
  408008:	607b      	str	r3, [r7, #4]
  40800a:	687b      	ldr	r3, [r7, #4]
  40800c:	2b05      	cmp	r3, #5
  40800e:	d9ef      	bls.n	407ff0 <prvInitialiseTaskLists+0xc>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( ( xList * ) &xDelayedTaskList1 );
  408010:	480e      	ldr	r0, [pc, #56]	; (40804c <prvInitialiseTaskLists+0x68>)
  408012:	4b0d      	ldr	r3, [pc, #52]	; (408048 <prvInitialiseTaskLists+0x64>)
  408014:	4798      	blx	r3
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
  408016:	480e      	ldr	r0, [pc, #56]	; (408050 <prvInitialiseTaskLists+0x6c>)
  408018:	4b0b      	ldr	r3, [pc, #44]	; (408048 <prvInitialiseTaskLists+0x64>)
  40801a:	4798      	blx	r3
	vListInitialise( ( xList * ) &xPendingReadyList );
  40801c:	480d      	ldr	r0, [pc, #52]	; (408054 <prvInitialiseTaskLists+0x70>)
  40801e:	4b0a      	ldr	r3, [pc, #40]	; (408048 <prvInitialiseTaskLists+0x64>)
  408020:	4798      	blx	r3

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( ( xList * ) &xTasksWaitingTermination );
  408022:	480d      	ldr	r0, [pc, #52]	; (408058 <prvInitialiseTaskLists+0x74>)
  408024:	4b08      	ldr	r3, [pc, #32]	; (408048 <prvInitialiseTaskLists+0x64>)
  408026:	4798      	blx	r3
	}
	#endif

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( ( xList * ) &xSuspendedTaskList );
  408028:	480c      	ldr	r0, [pc, #48]	; (40805c <prvInitialiseTaskLists+0x78>)
  40802a:	4b07      	ldr	r3, [pc, #28]	; (408048 <prvInitialiseTaskLists+0x64>)
  40802c:	4798      	blx	r3
	}
	#endif

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
  40802e:	4b0c      	ldr	r3, [pc, #48]	; (408060 <prvInitialiseTaskLists+0x7c>)
  408030:	4a06      	ldr	r2, [pc, #24]	; (40804c <prvInitialiseTaskLists+0x68>)
  408032:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
  408034:	4b0b      	ldr	r3, [pc, #44]	; (408064 <prvInitialiseTaskLists+0x80>)
  408036:	4a06      	ldr	r2, [pc, #24]	; (408050 <prvInitialiseTaskLists+0x6c>)
  408038:	601a      	str	r2, [r3, #0]
}
  40803a:	bf00      	nop
  40803c:	3708      	adds	r7, #8
  40803e:	46bd      	mov	sp, r7
  408040:	bd80      	pop	{r7, pc}
  408042:	bf00      	nop
  408044:	200042e0 	.word	0x200042e0
  408048:	0040648d 	.word	0x0040648d
  40804c:	20004358 	.word	0x20004358
  408050:	2000436c 	.word	0x2000436c
  408054:	20004388 	.word	0x20004388
  408058:	2000439c 	.word	0x2000439c
  40805c:	200043b4 	.word	0x200043b4
  408060:	20004380 	.word	0x20004380
  408064:	20004384 	.word	0x20004384

00408068 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
  408068:	b580      	push	{r7, lr}
  40806a:	b082      	sub	sp, #8
  40806c:	af00      	add	r7, sp, #0
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
  40806e:	e028      	b.n	4080c2 <prvCheckTasksWaitingTermination+0x5a>
		{
			vTaskSuspendAll();
  408070:	4b18      	ldr	r3, [pc, #96]	; (4080d4 <prvCheckTasksWaitingTermination+0x6c>)
  408072:	4798      	blx	r3
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  408074:	4b18      	ldr	r3, [pc, #96]	; (4080d8 <prvCheckTasksWaitingTermination+0x70>)
  408076:	681b      	ldr	r3, [r3, #0]
  408078:	2b00      	cmp	r3, #0
  40807a:	bf0c      	ite	eq
  40807c:	2301      	moveq	r3, #1
  40807e:	2300      	movne	r3, #0
  408080:	b2db      	uxtb	r3, r3
  408082:	607b      	str	r3, [r7, #4]
			xTaskResumeAll();
  408084:	4b15      	ldr	r3, [pc, #84]	; (4080dc <prvCheckTasksWaitingTermination+0x74>)
  408086:	4798      	blx	r3

			if( xListIsEmpty == pdFALSE )
  408088:	687b      	ldr	r3, [r7, #4]
  40808a:	2b00      	cmp	r3, #0
  40808c:	d119      	bne.n	4080c2 <prvCheckTasksWaitingTermination+0x5a>
			{
				tskTCB *pxTCB;

				taskENTER_CRITICAL();
  40808e:	4b14      	ldr	r3, [pc, #80]	; (4080e0 <prvCheckTasksWaitingTermination+0x78>)
  408090:	4798      	blx	r3
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
  408092:	4b11      	ldr	r3, [pc, #68]	; (4080d8 <prvCheckTasksWaitingTermination+0x70>)
  408094:	68db      	ldr	r3, [r3, #12]
  408096:	68db      	ldr	r3, [r3, #12]
  408098:	603b      	str	r3, [r7, #0]
					uxListRemove( &( pxTCB->xGenericListItem ) );
  40809a:	683b      	ldr	r3, [r7, #0]
  40809c:	3304      	adds	r3, #4
  40809e:	4618      	mov	r0, r3
  4080a0:	4b10      	ldr	r3, [pc, #64]	; (4080e4 <prvCheckTasksWaitingTermination+0x7c>)
  4080a2:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
  4080a4:	4b10      	ldr	r3, [pc, #64]	; (4080e8 <prvCheckTasksWaitingTermination+0x80>)
  4080a6:	681b      	ldr	r3, [r3, #0]
  4080a8:	3b01      	subs	r3, #1
  4080aa:	4a0f      	ldr	r2, [pc, #60]	; (4080e8 <prvCheckTasksWaitingTermination+0x80>)
  4080ac:	6013      	str	r3, [r2, #0]
					--uxTasksDeleted;
  4080ae:	4b0f      	ldr	r3, [pc, #60]	; (4080ec <prvCheckTasksWaitingTermination+0x84>)
  4080b0:	681b      	ldr	r3, [r3, #0]
  4080b2:	3b01      	subs	r3, #1
  4080b4:	4a0d      	ldr	r2, [pc, #52]	; (4080ec <prvCheckTasksWaitingTermination+0x84>)
  4080b6:	6013      	str	r3, [r2, #0]
				}
				taskEXIT_CRITICAL();
  4080b8:	4b0d      	ldr	r3, [pc, #52]	; (4080f0 <prvCheckTasksWaitingTermination+0x88>)
  4080ba:	4798      	blx	r3

				prvDeleteTCB( pxTCB );
  4080bc:	6838      	ldr	r0, [r7, #0]
  4080be:	4b0d      	ldr	r3, [pc, #52]	; (4080f4 <prvCheckTasksWaitingTermination+0x8c>)
  4080c0:	4798      	blx	r3
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
  4080c2:	4b0a      	ldr	r3, [pc, #40]	; (4080ec <prvCheckTasksWaitingTermination+0x84>)
  4080c4:	681b      	ldr	r3, [r3, #0]
  4080c6:	2b00      	cmp	r3, #0
  4080c8:	d1d2      	bne.n	408070 <prvCheckTasksWaitingTermination+0x8>
				prvDeleteTCB( pxTCB );
			}
		}
	}
	#endif
}
  4080ca:	bf00      	nop
  4080cc:	3708      	adds	r7, #8
  4080ce:	46bd      	mov	sp, r7
  4080d0:	bd80      	pop	{r7, pc}
  4080d2:	bf00      	nop
  4080d4:	00407905 	.word	0x00407905
  4080d8:	2000439c 	.word	0x2000439c
  4080dc:	00407921 	.word	0x00407921
  4080e0:	0040677d 	.word	0x0040677d
  4080e4:	004065a5 	.word	0x004065a5
  4080e8:	200043c8 	.word	0x200043c8
  4080ec:	200043b0 	.word	0x200043b0
  4080f0:	0040679d 	.word	0x0040679d
  4080f4:	004081d9 	.word	0x004081d9

004080f8 <prvAddCurrentTaskToDelayedList>:
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
  4080f8:	b580      	push	{r7, lr}
  4080fa:	b082      	sub	sp, #8
  4080fc:	af00      	add	r7, sp, #0
  4080fe:	6078      	str	r0, [r7, #4]
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
  408100:	4b13      	ldr	r3, [pc, #76]	; (408150 <prvAddCurrentTaskToDelayedList+0x58>)
  408102:	681b      	ldr	r3, [r3, #0]
  408104:	687a      	ldr	r2, [r7, #4]
  408106:	605a      	str	r2, [r3, #4]

	if( xTimeToWake < xTickCount )
  408108:	4b12      	ldr	r3, [pc, #72]	; (408154 <prvAddCurrentTaskToDelayedList+0x5c>)
  40810a:	681b      	ldr	r3, [r3, #0]
  40810c:	687a      	ldr	r2, [r7, #4]
  40810e:	429a      	cmp	r2, r3
  408110:	d209      	bcs.n	408126 <prvAddCurrentTaskToDelayedList+0x2e>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  408112:	4b11      	ldr	r3, [pc, #68]	; (408158 <prvAddCurrentTaskToDelayedList+0x60>)
  408114:	681a      	ldr	r2, [r3, #0]
  408116:	4b0e      	ldr	r3, [pc, #56]	; (408150 <prvAddCurrentTaskToDelayedList+0x58>)
  408118:	681b      	ldr	r3, [r3, #0]
  40811a:	3304      	adds	r3, #4
  40811c:	4619      	mov	r1, r3
  40811e:	4610      	mov	r0, r2
  408120:	4b0e      	ldr	r3, [pc, #56]	; (40815c <prvAddCurrentTaskToDelayedList+0x64>)
  408122:	4798      	blx	r3
		if( xTimeToWake < xNextTaskUnblockTime )
		{
			xNextTaskUnblockTime = xTimeToWake;
		}
	}
}
  408124:	e010      	b.n	408148 <prvAddCurrentTaskToDelayedList+0x50>
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
	}
	else
	{
		/* The wake time has not overflowed, so we can use the current block list. */
		vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  408126:	4b0e      	ldr	r3, [pc, #56]	; (408160 <prvAddCurrentTaskToDelayedList+0x68>)
  408128:	681a      	ldr	r2, [r3, #0]
  40812a:	4b09      	ldr	r3, [pc, #36]	; (408150 <prvAddCurrentTaskToDelayedList+0x58>)
  40812c:	681b      	ldr	r3, [r3, #0]
  40812e:	3304      	adds	r3, #4
  408130:	4619      	mov	r1, r3
  408132:	4610      	mov	r0, r2
  408134:	4b09      	ldr	r3, [pc, #36]	; (40815c <prvAddCurrentTaskToDelayedList+0x64>)
  408136:	4798      	blx	r3

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
  408138:	4b0a      	ldr	r3, [pc, #40]	; (408164 <prvAddCurrentTaskToDelayedList+0x6c>)
  40813a:	681b      	ldr	r3, [r3, #0]
  40813c:	687a      	ldr	r2, [r7, #4]
  40813e:	429a      	cmp	r2, r3
  408140:	d202      	bcs.n	408148 <prvAddCurrentTaskToDelayedList+0x50>
		{
			xNextTaskUnblockTime = xTimeToWake;
  408142:	4a08      	ldr	r2, [pc, #32]	; (408164 <prvAddCurrentTaskToDelayedList+0x6c>)
  408144:	687b      	ldr	r3, [r7, #4]
  408146:	6013      	str	r3, [r2, #0]
		}
	}
}
  408148:	bf00      	nop
  40814a:	3708      	adds	r7, #8
  40814c:	46bd      	mov	sp, r7
  40814e:	bd80      	pop	{r7, pc}
  408150:	200042dc 	.word	0x200042dc
  408154:	200043cc 	.word	0x200043cc
  408158:	20004384 	.word	0x20004384
  40815c:	00406535 	.word	0x00406535
  408160:	20004380 	.word	0x20004380
  408164:	200001a4 	.word	0x200001a4

00408168 <prvAllocateTCBAndStack>:
/*-----------------------------------------------------------*/

static tskTCB *prvAllocateTCBAndStack( unsigned short usStackDepth, portSTACK_TYPE *puxStackBuffer )
{
  408168:	b580      	push	{r7, lr}
  40816a:	b084      	sub	sp, #16
  40816c:	af00      	add	r7, sp, #0
  40816e:	4603      	mov	r3, r0
  408170:	6039      	str	r1, [r7, #0]
  408172:	80fb      	strh	r3, [r7, #6]
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
  408174:	204c      	movs	r0, #76	; 0x4c
  408176:	4b15      	ldr	r3, [pc, #84]	; (4081cc <prvAllocateTCBAndStack+0x64>)
  408178:	4798      	blx	r3
  40817a:	60f8      	str	r0, [r7, #12]

	if( pxNewTCB != NULL )
  40817c:	68fb      	ldr	r3, [r7, #12]
  40817e:	2b00      	cmp	r3, #0
  408180:	d01e      	beq.n	4081c0 <prvAllocateTCBAndStack+0x58>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
  408182:	683b      	ldr	r3, [r7, #0]
  408184:	2b00      	cmp	r3, #0
  408186:	d106      	bne.n	408196 <prvAllocateTCBAndStack+0x2e>
  408188:	88fb      	ldrh	r3, [r7, #6]
  40818a:	009b      	lsls	r3, r3, #2
  40818c:	4618      	mov	r0, r3
  40818e:	4b0f      	ldr	r3, [pc, #60]	; (4081cc <prvAllocateTCBAndStack+0x64>)
  408190:	4798      	blx	r3
  408192:	4603      	mov	r3, r0
  408194:	e000      	b.n	408198 <prvAllocateTCBAndStack+0x30>
  408196:	683b      	ldr	r3, [r7, #0]
  408198:	68fa      	ldr	r2, [r7, #12]
  40819a:	6313      	str	r3, [r2, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
  40819c:	68fb      	ldr	r3, [r7, #12]
  40819e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4081a0:	2b00      	cmp	r3, #0
  4081a2:	d105      	bne.n	4081b0 <prvAllocateTCBAndStack+0x48>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
  4081a4:	68f8      	ldr	r0, [r7, #12]
  4081a6:	4b0a      	ldr	r3, [pc, #40]	; (4081d0 <prvAllocateTCBAndStack+0x68>)
  4081a8:	4798      	blx	r3
			pxNewTCB = NULL;
  4081aa:	2300      	movs	r3, #0
  4081ac:	60fb      	str	r3, [r7, #12]
  4081ae:	e007      	b.n	4081c0 <prvAllocateTCBAndStack+0x58>
		}
		else
		{
			/* Just to help debugging. */
			memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( portSTACK_TYPE ) );
  4081b0:	68fb      	ldr	r3, [r7, #12]
  4081b2:	6b18      	ldr	r0, [r3, #48]	; 0x30
  4081b4:	88fb      	ldrh	r3, [r7, #6]
  4081b6:	009b      	lsls	r3, r3, #2
  4081b8:	461a      	mov	r2, r3
  4081ba:	21a5      	movs	r1, #165	; 0xa5
  4081bc:	4b05      	ldr	r3, [pc, #20]	; (4081d4 <prvAllocateTCBAndStack+0x6c>)
  4081be:	4798      	blx	r3
		}
	}

	return pxNewTCB;
  4081c0:	68fb      	ldr	r3, [r7, #12]
}
  4081c2:	4618      	mov	r0, r3
  4081c4:	3710      	adds	r7, #16
  4081c6:	46bd      	mov	sp, r7
  4081c8:	bd80      	pop	{r7, pc}
  4081ca:	bf00      	nop
  4081cc:	00406885 	.word	0x00406885
  4081d0:	00406991 	.word	0x00406991
  4081d4:	0040c329 	.word	0x0040c329

004081d8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( tskTCB *pxTCB )
	{
  4081d8:	b580      	push	{r7, lr}
  4081da:	b082      	sub	sp, #8
  4081dc:	af00      	add	r7, sp, #0
  4081de:	6078      	str	r0, [r7, #4]
		want to allocate and clean RAM statically. */
		portCLEAN_UP_TCB( pxTCB );

		/* Free up the memory allocated by the scheduler for the task.  It is up to
		the task to free any memory allocated at the application level. */
		vPortFreeAligned( pxTCB->pxStack );
  4081e0:	687b      	ldr	r3, [r7, #4]
  4081e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4081e4:	4618      	mov	r0, r3
  4081e6:	4b04      	ldr	r3, [pc, #16]	; (4081f8 <prvDeleteTCB+0x20>)
  4081e8:	4798      	blx	r3
		vPortFree( pxTCB );
  4081ea:	6878      	ldr	r0, [r7, #4]
  4081ec:	4b02      	ldr	r3, [pc, #8]	; (4081f8 <prvDeleteTCB+0x20>)
  4081ee:	4798      	blx	r3
	}
  4081f0:	bf00      	nop
  4081f2:	3708      	adds	r7, #8
  4081f4:	46bd      	mov	sp, r7
  4081f6:	bd80      	pop	{r7, pc}
  4081f8:	00406991 	.word	0x00406991

004081fc <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	xTaskHandle xTaskGetCurrentTaskHandle( void )
	{
  4081fc:	b480      	push	{r7}
  4081fe:	b083      	sub	sp, #12
  408200:	af00      	add	r7, sp, #0
	xTaskHandle xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
  408202:	4b04      	ldr	r3, [pc, #16]	; (408214 <xTaskGetCurrentTaskHandle+0x18>)
  408204:	681b      	ldr	r3, [r3, #0]
  408206:	607b      	str	r3, [r7, #4]

		return xReturn;
  408208:	687b      	ldr	r3, [r7, #4]
	}
  40820a:	4618      	mov	r0, r3
  40820c:	370c      	adds	r7, #12
  40820e:	46bd      	mov	sp, r7
  408210:	bc80      	pop	{r7}
  408212:	4770      	bx	lr
  408214:	200042dc 	.word	0x200042dc

00408218 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	portBASE_TYPE xTaskGetSchedulerState( void )
	{
  408218:	b480      	push	{r7}
  40821a:	b083      	sub	sp, #12
  40821c:	af00      	add	r7, sp, #0
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
  40821e:	4b0b      	ldr	r3, [pc, #44]	; (40824c <xTaskGetSchedulerState+0x34>)
  408220:	681b      	ldr	r3, [r3, #0]
  408222:	2b00      	cmp	r3, #0
  408224:	d102      	bne.n	40822c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
  408226:	2300      	movs	r3, #0
  408228:	607b      	str	r3, [r7, #4]
  40822a:	e008      	b.n	40823e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  40822c:	4b08      	ldr	r3, [pc, #32]	; (408250 <xTaskGetSchedulerState+0x38>)
  40822e:	681b      	ldr	r3, [r3, #0]
  408230:	2b00      	cmp	r3, #0
  408232:	d102      	bne.n	40823a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
  408234:	2301      	movs	r3, #1
  408236:	607b      	str	r3, [r7, #4]
  408238:	e001      	b.n	40823e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
  40823a:	2302      	movs	r3, #2
  40823c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
  40823e:	687b      	ldr	r3, [r7, #4]
	}
  408240:	4618      	mov	r0, r3
  408242:	370c      	adds	r7, #12
  408244:	46bd      	mov	sp, r7
  408246:	bc80      	pop	{r7}
  408248:	4770      	bx	lr
  40824a:	bf00      	nop
  40824c:	200043d8 	.word	0x200043d8
  408250:	200043dc 	.word	0x200043dc

00408254 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( xTaskHandle * const pxMutexHolder )
	{
  408254:	b580      	push	{r7, lr}
  408256:	b084      	sub	sp, #16
  408258:	af00      	add	r7, sp, #0
  40825a:	6078      	str	r0, [r7, #4]
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;
  40825c:	687b      	ldr	r3, [r7, #4]
  40825e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
  408260:	687b      	ldr	r3, [r7, #4]
  408262:	2b00      	cmp	r3, #0
  408264:	d041      	beq.n	4082ea <vTaskPriorityInherit+0x96>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
  408266:	68fb      	ldr	r3, [r7, #12]
  408268:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  40826a:	4b22      	ldr	r3, [pc, #136]	; (4082f4 <vTaskPriorityInherit+0xa0>)
  40826c:	681b      	ldr	r3, [r3, #0]
  40826e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  408270:	429a      	cmp	r2, r3
  408272:	d23a      	bcs.n	4082ea <vTaskPriorityInherit+0x96>
			{
				/* Adjust the mutex holder state to account for its new priority. */
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxCurrentTCB->uxPriority );
  408274:	4b1f      	ldr	r3, [pc, #124]	; (4082f4 <vTaskPriorityInherit+0xa0>)
  408276:	681b      	ldr	r3, [r3, #0]
  408278:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40827a:	f1c3 0206 	rsb	r2, r3, #6
  40827e:	68fb      	ldr	r3, [r7, #12]
  408280:	619a      	str	r2, [r3, #24]

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
  408282:	68fb      	ldr	r3, [r7, #12]
  408284:	6959      	ldr	r1, [r3, #20]
  408286:	68fb      	ldr	r3, [r7, #12]
  408288:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  40828a:	4613      	mov	r3, r2
  40828c:	009b      	lsls	r3, r3, #2
  40828e:	4413      	add	r3, r2
  408290:	009b      	lsls	r3, r3, #2
  408292:	4a19      	ldr	r2, [pc, #100]	; (4082f8 <vTaskPriorityInherit+0xa4>)
  408294:	4413      	add	r3, r2
  408296:	4299      	cmp	r1, r3
  408298:	d122      	bne.n	4082e0 <vTaskPriorityInherit+0x8c>
				{
					if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
  40829a:	68fb      	ldr	r3, [r7, #12]
  40829c:	3304      	adds	r3, #4
  40829e:	4618      	mov	r0, r3
  4082a0:	4b16      	ldr	r3, [pc, #88]	; (4082fc <vTaskPriorityInherit+0xa8>)
  4082a2:	4798      	blx	r3
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  4082a4:	4b13      	ldr	r3, [pc, #76]	; (4082f4 <vTaskPriorityInherit+0xa0>)
  4082a6:	681b      	ldr	r3, [r3, #0]
  4082a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4082aa:	68fb      	ldr	r3, [r7, #12]
  4082ac:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyQueue( pxTCB );
  4082ae:	68fb      	ldr	r3, [r7, #12]
  4082b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4082b2:	4b13      	ldr	r3, [pc, #76]	; (408300 <vTaskPriorityInherit+0xac>)
  4082b4:	681b      	ldr	r3, [r3, #0]
  4082b6:	429a      	cmp	r2, r3
  4082b8:	d903      	bls.n	4082c2 <vTaskPriorityInherit+0x6e>
  4082ba:	68fb      	ldr	r3, [r7, #12]
  4082bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4082be:	4a10      	ldr	r2, [pc, #64]	; (408300 <vTaskPriorityInherit+0xac>)
  4082c0:	6013      	str	r3, [r2, #0]
  4082c2:	68fb      	ldr	r3, [r7, #12]
  4082c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4082c6:	4613      	mov	r3, r2
  4082c8:	009b      	lsls	r3, r3, #2
  4082ca:	4413      	add	r3, r2
  4082cc:	009b      	lsls	r3, r3, #2
  4082ce:	4a0a      	ldr	r2, [pc, #40]	; (4082f8 <vTaskPriorityInherit+0xa4>)
  4082d0:	441a      	add	r2, r3
  4082d2:	68fb      	ldr	r3, [r7, #12]
  4082d4:	3304      	adds	r3, #4
  4082d6:	4619      	mov	r1, r3
  4082d8:	4610      	mov	r0, r2
  4082da:	4b0a      	ldr	r3, [pc, #40]	; (408304 <vTaskPriorityInherit+0xb0>)
  4082dc:	4798      	blx	r3
				}

				traceTASK_PRIORITY_INHERIT( pxTCB, pxCurrentTCB->uxPriority );
			}
		}
	}
  4082de:	e004      	b.n	4082ea <vTaskPriorityInherit+0x96>
					prvAddTaskToReadyQueue( pxTCB );
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  4082e0:	4b04      	ldr	r3, [pc, #16]	; (4082f4 <vTaskPriorityInherit+0xa0>)
  4082e2:	681b      	ldr	r3, [r3, #0]
  4082e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4082e6:	68fb      	ldr	r3, [r7, #12]
  4082e8:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxTCB, pxCurrentTCB->uxPriority );
			}
		}
	}
  4082ea:	bf00      	nop
  4082ec:	3710      	adds	r7, #16
  4082ee:	46bd      	mov	sp, r7
  4082f0:	bd80      	pop	{r7, pc}
  4082f2:	bf00      	nop
  4082f4:	200042dc 	.word	0x200042dc
  4082f8:	200042e0 	.word	0x200042e0
  4082fc:	004065a5 	.word	0x004065a5
  408300:	200043d4 	.word	0x200043d4
  408304:	004064e5 	.word	0x004064e5

00408308 <vTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
  408308:	b580      	push	{r7, lr}
  40830a:	b084      	sub	sp, #16
  40830c:	af00      	add	r7, sp, #0
  40830e:	6078      	str	r0, [r7, #4]
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;
  408310:	687b      	ldr	r3, [r7, #4]
  408312:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
  408314:	687b      	ldr	r3, [r7, #4]
  408316:	2b00      	cmp	r3, #0
  408318:	d02c      	beq.n	408374 <vTaskPriorityDisinherit+0x6c>
		{
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
  40831a:	68fb      	ldr	r3, [r7, #12]
  40831c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  40831e:	68fb      	ldr	r3, [r7, #12]
  408320:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  408322:	429a      	cmp	r2, r3
  408324:	d026      	beq.n	408374 <vTaskPriorityDisinherit+0x6c>
			{
				/* We must be the running task to be able to give the mutex back.
				Remove ourselves from the ready list we currently appear in. */
				if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
  408326:	68fb      	ldr	r3, [r7, #12]
  408328:	3304      	adds	r3, #4
  40832a:	4618      	mov	r0, r3
  40832c:	4b13      	ldr	r3, [pc, #76]	; (40837c <vTaskPriorityDisinherit+0x74>)
  40832e:	4798      	blx	r3
				}

				/* Disinherit the priority before adding the task into the new
				ready list. */
				traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
				pxTCB->uxPriority = pxTCB->uxBasePriority;
  408330:	68fb      	ldr	r3, [r7, #12]
  408332:	6c9a      	ldr	r2, [r3, #72]	; 0x48
  408334:	68fb      	ldr	r3, [r7, #12]
  408336:	62da      	str	r2, [r3, #44]	; 0x2c
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxTCB->uxPriority );
  408338:	68fb      	ldr	r3, [r7, #12]
  40833a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40833c:	f1c3 0206 	rsb	r2, r3, #6
  408340:	68fb      	ldr	r3, [r7, #12]
  408342:	619a      	str	r2, [r3, #24]
				prvAddTaskToReadyQueue( pxTCB );
  408344:	68fb      	ldr	r3, [r7, #12]
  408346:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  408348:	4b0d      	ldr	r3, [pc, #52]	; (408380 <vTaskPriorityDisinherit+0x78>)
  40834a:	681b      	ldr	r3, [r3, #0]
  40834c:	429a      	cmp	r2, r3
  40834e:	d903      	bls.n	408358 <vTaskPriorityDisinherit+0x50>
  408350:	68fb      	ldr	r3, [r7, #12]
  408352:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  408354:	4a0a      	ldr	r2, [pc, #40]	; (408380 <vTaskPriorityDisinherit+0x78>)
  408356:	6013      	str	r3, [r2, #0]
  408358:	68fb      	ldr	r3, [r7, #12]
  40835a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  40835c:	4613      	mov	r3, r2
  40835e:	009b      	lsls	r3, r3, #2
  408360:	4413      	add	r3, r2
  408362:	009b      	lsls	r3, r3, #2
  408364:	4a07      	ldr	r2, [pc, #28]	; (408384 <vTaskPriorityDisinherit+0x7c>)
  408366:	441a      	add	r2, r3
  408368:	68fb      	ldr	r3, [r7, #12]
  40836a:	3304      	adds	r3, #4
  40836c:	4619      	mov	r1, r3
  40836e:	4610      	mov	r0, r2
  408370:	4b05      	ldr	r3, [pc, #20]	; (408388 <vTaskPriorityDisinherit+0x80>)
  408372:	4798      	blx	r3
			}
		}
	}
  408374:	bf00      	nop
  408376:	3710      	adds	r7, #16
  408378:	46bd      	mov	sp, r7
  40837a:	bd80      	pop	{r7, pc}
  40837c:	004065a5 	.word	0x004065a5
  408380:	200043d4 	.word	0x200043d4
  408384:	200042e0 	.word	0x200042e0
  408388:	004064e5 	.word	0x004064e5

0040838c <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

portBASE_TYPE xTimerCreateTimerTask( void )
{
  40838c:	b590      	push	{r4, r7, lr}
  40838e:	b087      	sub	sp, #28
  408390:	af04      	add	r7, sp, #16
portBASE_TYPE xReturn = pdFAIL;
  408392:	2300      	movs	r3, #0
  408394:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
  408396:	4b10      	ldr	r3, [pc, #64]	; (4083d8 <xTimerCreateTimerTask+0x4c>)
  408398:	4798      	blx	r3

	if( xTimerQueue != NULL )
  40839a:	4b10      	ldr	r3, [pc, #64]	; (4083dc <xTimerCreateTimerTask+0x50>)
  40839c:	681b      	ldr	r3, [r3, #0]
  40839e:	2b00      	cmp	r3, #0
  4083a0:	d00e      	beq.n	4083c0 <xTimerCreateTimerTask+0x34>
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
  4083a2:	2300      	movs	r3, #0
  4083a4:	9303      	str	r3, [sp, #12]
  4083a6:	2300      	movs	r3, #0
  4083a8:	9302      	str	r3, [sp, #8]
  4083aa:	2300      	movs	r3, #0
  4083ac:	9301      	str	r3, [sp, #4]
  4083ae:	2305      	movs	r3, #5
  4083b0:	9300      	str	r3, [sp, #0]
  4083b2:	2300      	movs	r3, #0
  4083b4:	228c      	movs	r2, #140	; 0x8c
  4083b6:	490a      	ldr	r1, [pc, #40]	; (4083e0 <xTimerCreateTimerTask+0x54>)
  4083b8:	480a      	ldr	r0, [pc, #40]	; (4083e4 <xTimerCreateTimerTask+0x58>)
  4083ba:	4c0b      	ldr	r4, [pc, #44]	; (4083e8 <xTimerCreateTimerTask+0x5c>)
  4083bc:	47a0      	blx	r4
  4083be:	6078      	str	r0, [r7, #4]
		}
		#endif
	}

	configASSERT( xReturn );
  4083c0:	687b      	ldr	r3, [r7, #4]
  4083c2:	2b00      	cmp	r3, #0
  4083c4:	d103      	bne.n	4083ce <xTimerCreateTimerTask+0x42>
  4083c6:	4b09      	ldr	r3, [pc, #36]	; (4083ec <xTimerCreateTimerTask+0x60>)
  4083c8:	4798      	blx	r3
  4083ca:	bf00      	nop
  4083cc:	e7fd      	b.n	4083ca <xTimerCreateTimerTask+0x3e>
	return xReturn;
  4083ce:	687b      	ldr	r3, [r7, #4]
}
  4083d0:	4618      	mov	r0, r3
  4083d2:	370c      	adds	r7, #12
  4083d4:	46bd      	mov	sp, r7
  4083d6:	bd90      	pop	{r4, r7, pc}
  4083d8:	00408921 	.word	0x00408921
  4083dc:	20004420 	.word	0x20004420
  4083e0:	00415024 	.word	0x00415024
  4083e4:	0040857d 	.word	0x0040857d
  4083e8:	004073ed 	.word	0x004073ed
  4083ec:	004067c5 	.word	0x004067c5

004083f0 <xTimerCreate>:
/*-----------------------------------------------------------*/

xTimerHandle xTimerCreate( const signed char *pcTimerName, portTickType xTimerPeriodInTicks, unsigned portBASE_TYPE uxAutoReload, void *pvTimerID, tmrTIMER_CALLBACK pxCallbackFunction )
{
  4083f0:	b580      	push	{r7, lr}
  4083f2:	b086      	sub	sp, #24
  4083f4:	af00      	add	r7, sp, #0
  4083f6:	60f8      	str	r0, [r7, #12]
  4083f8:	60b9      	str	r1, [r7, #8]
  4083fa:	607a      	str	r2, [r7, #4]
  4083fc:	603b      	str	r3, [r7, #0]
xTIMER *pxNewTimer;

	/* Allocate the timer structure. */
	if( xTimerPeriodInTicks == ( portTickType ) 0U )
  4083fe:	68bb      	ldr	r3, [r7, #8]
  408400:	2b00      	cmp	r3, #0
  408402:	d108      	bne.n	408416 <xTimerCreate+0x26>
	{
		pxNewTimer = NULL;
  408404:	2300      	movs	r3, #0
  408406:	617b      	str	r3, [r7, #20]
		configASSERT( ( xTimerPeriodInTicks > 0 ) );
  408408:	68bb      	ldr	r3, [r7, #8]
  40840a:	2b00      	cmp	r3, #0
  40840c:	d120      	bne.n	408450 <xTimerCreate+0x60>
  40840e:	4b13      	ldr	r3, [pc, #76]	; (40845c <xTimerCreate+0x6c>)
  408410:	4798      	blx	r3
  408412:	bf00      	nop
  408414:	e7fd      	b.n	408412 <xTimerCreate+0x22>
	}
	else
	{
		pxNewTimer = ( xTIMER * ) pvPortMalloc( sizeof( xTIMER ) );
  408416:	2028      	movs	r0, #40	; 0x28
  408418:	4b11      	ldr	r3, [pc, #68]	; (408460 <xTimerCreate+0x70>)
  40841a:	4798      	blx	r3
  40841c:	6178      	str	r0, [r7, #20]
		if( pxNewTimer != NULL )
  40841e:	697b      	ldr	r3, [r7, #20]
  408420:	2b00      	cmp	r3, #0
  408422:	d015      	beq.n	408450 <xTimerCreate+0x60>
		{
			/* Ensure the infrastructure used by the timer service task has been
			created/initialised. */
			prvCheckForValidListAndQueue();
  408424:	4b0f      	ldr	r3, [pc, #60]	; (408464 <xTimerCreate+0x74>)
  408426:	4798      	blx	r3

			/* Initialise the timer structure members using the function parameters. */
			pxNewTimer->pcTimerName = pcTimerName;
  408428:	697b      	ldr	r3, [r7, #20]
  40842a:	68fa      	ldr	r2, [r7, #12]
  40842c:	601a      	str	r2, [r3, #0]
			pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
  40842e:	697b      	ldr	r3, [r7, #20]
  408430:	68ba      	ldr	r2, [r7, #8]
  408432:	619a      	str	r2, [r3, #24]
			pxNewTimer->uxAutoReload = uxAutoReload;
  408434:	697b      	ldr	r3, [r7, #20]
  408436:	687a      	ldr	r2, [r7, #4]
  408438:	61da      	str	r2, [r3, #28]
			pxNewTimer->pvTimerID = pvTimerID;
  40843a:	697b      	ldr	r3, [r7, #20]
  40843c:	683a      	ldr	r2, [r7, #0]
  40843e:	621a      	str	r2, [r3, #32]
			pxNewTimer->pxCallbackFunction = pxCallbackFunction;
  408440:	697b      	ldr	r3, [r7, #20]
  408442:	6a3a      	ldr	r2, [r7, #32]
  408444:	625a      	str	r2, [r3, #36]	; 0x24
			vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
  408446:	697b      	ldr	r3, [r7, #20]
  408448:	3304      	adds	r3, #4
  40844a:	4618      	mov	r0, r3
  40844c:	4b06      	ldr	r3, [pc, #24]	; (408468 <xTimerCreate+0x78>)
  40844e:	4798      	blx	r3
		{
			traceTIMER_CREATE_FAILED();
		}
	}

	return ( xTimerHandle ) pxNewTimer;
  408450:	697b      	ldr	r3, [r7, #20]
}
  408452:	4618      	mov	r0, r3
  408454:	3718      	adds	r7, #24
  408456:	46bd      	mov	sp, r7
  408458:	bd80      	pop	{r7, pc}
  40845a:	bf00      	nop
  40845c:	004067c5 	.word	0x004067c5
  408460:	00406885 	.word	0x00406885
  408464:	00408921 	.word	0x00408921
  408468:	004064cd 	.word	0x004064cd

0040846c <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
  40846c:	b590      	push	{r4, r7, lr}
  40846e:	b089      	sub	sp, #36	; 0x24
  408470:	af00      	add	r7, sp, #0
  408472:	60f8      	str	r0, [r7, #12]
  408474:	60b9      	str	r1, [r7, #8]
  408476:	607a      	str	r2, [r7, #4]
  408478:	603b      	str	r3, [r7, #0]
portBASE_TYPE xReturn = pdFAIL;
  40847a:	2300      	movs	r3, #0
  40847c:	61fb      	str	r3, [r7, #28]
xTIMER_MESSAGE xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
  40847e:	4b1a      	ldr	r3, [pc, #104]	; (4084e8 <xTimerGenericCommand+0x7c>)
  408480:	681b      	ldr	r3, [r3, #0]
  408482:	2b00      	cmp	r3, #0
  408484:	d02a      	beq.n	4084dc <xTimerGenericCommand+0x70>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
  408486:	68bb      	ldr	r3, [r7, #8]
  408488:	613b      	str	r3, [r7, #16]
		xMessage.xMessageValue = xOptionalValue;
  40848a:	687b      	ldr	r3, [r7, #4]
  40848c:	617b      	str	r3, [r7, #20]
		xMessage.pxTimer = ( xTIMER * ) xTimer;
  40848e:	68fb      	ldr	r3, [r7, #12]
  408490:	61bb      	str	r3, [r7, #24]

		if( pxHigherPriorityTaskWoken == NULL )
  408492:	683b      	ldr	r3, [r7, #0]
  408494:	2b00      	cmp	r3, #0
  408496:	d118      	bne.n	4084ca <xTimerGenericCommand+0x5e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
  408498:	4b14      	ldr	r3, [pc, #80]	; (4084ec <xTimerGenericCommand+0x80>)
  40849a:	4798      	blx	r3
  40849c:	4603      	mov	r3, r0
  40849e:	2b01      	cmp	r3, #1
  4084a0:	d109      	bne.n	4084b6 <xTimerGenericCommand+0x4a>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xBlockTime );
  4084a2:	4b11      	ldr	r3, [pc, #68]	; (4084e8 <xTimerGenericCommand+0x7c>)
  4084a4:	6818      	ldr	r0, [r3, #0]
  4084a6:	f107 0110 	add.w	r1, r7, #16
  4084aa:	2300      	movs	r3, #0
  4084ac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
  4084ae:	4c10      	ldr	r4, [pc, #64]	; (4084f0 <xTimerGenericCommand+0x84>)
  4084b0:	47a0      	blx	r4
  4084b2:	61f8      	str	r0, [r7, #28]
  4084b4:	e012      	b.n	4084dc <xTimerGenericCommand+0x70>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
  4084b6:	4b0c      	ldr	r3, [pc, #48]	; (4084e8 <xTimerGenericCommand+0x7c>)
  4084b8:	6818      	ldr	r0, [r3, #0]
  4084ba:	f107 0110 	add.w	r1, r7, #16
  4084be:	2300      	movs	r3, #0
  4084c0:	2200      	movs	r2, #0
  4084c2:	4c0b      	ldr	r4, [pc, #44]	; (4084f0 <xTimerGenericCommand+0x84>)
  4084c4:	47a0      	blx	r4
  4084c6:	61f8      	str	r0, [r7, #28]
  4084c8:	e008      	b.n	4084dc <xTimerGenericCommand+0x70>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
  4084ca:	4b07      	ldr	r3, [pc, #28]	; (4084e8 <xTimerGenericCommand+0x7c>)
  4084cc:	6818      	ldr	r0, [r3, #0]
  4084ce:	f107 0110 	add.w	r1, r7, #16
  4084d2:	2300      	movs	r3, #0
  4084d4:	683a      	ldr	r2, [r7, #0]
  4084d6:	4c07      	ldr	r4, [pc, #28]	; (4084f4 <xTimerGenericCommand+0x88>)
  4084d8:	47a0      	blx	r4
  4084da:	61f8      	str	r0, [r7, #28]
		}

		traceTIMER_COMMAND_SEND( xTimer, xCommandID, xOptionalValue, xReturn );
	}

	return xReturn;
  4084dc:	69fb      	ldr	r3, [r7, #28]
}
  4084de:	4618      	mov	r0, r3
  4084e0:	3724      	adds	r7, #36	; 0x24
  4084e2:	46bd      	mov	sp, r7
  4084e4:	bd90      	pop	{r4, r7, pc}
  4084e6:	bf00      	nop
  4084e8:	20004420 	.word	0x20004420
  4084ec:	00408219 	.word	0x00408219
  4084f0:	00406d6d 	.word	0x00406d6d
  4084f4:	00406ed5 	.word	0x00406ed5

004084f8 <prvProcessExpiredTimer>:

#endif
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( portTickType xNextExpireTime, portTickType xTimeNow )
{
  4084f8:	b590      	push	{r4, r7, lr}
  4084fa:	b087      	sub	sp, #28
  4084fc:	af02      	add	r7, sp, #8
  4084fe:	6078      	str	r0, [r7, #4]
  408500:	6039      	str	r1, [r7, #0]
xTIMER *pxTimer;
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  408502:	4b19      	ldr	r3, [pc, #100]	; (408568 <prvProcessExpiredTimer+0x70>)
  408504:	681b      	ldr	r3, [r3, #0]
  408506:	68db      	ldr	r3, [r3, #12]
  408508:	68db      	ldr	r3, [r3, #12]
  40850a:	60fb      	str	r3, [r7, #12]
	uxListRemove( &( pxTimer->xTimerListItem ) );
  40850c:	68fb      	ldr	r3, [r7, #12]
  40850e:	3304      	adds	r3, #4
  408510:	4618      	mov	r0, r3
  408512:	4b16      	ldr	r3, [pc, #88]	; (40856c <prvProcessExpiredTimer+0x74>)
  408514:	4798      	blx	r3
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
  408516:	68fb      	ldr	r3, [r7, #12]
  408518:	69db      	ldr	r3, [r3, #28]
  40851a:	2b01      	cmp	r3, #1
  40851c:	d11b      	bne.n	408556 <prvProcessExpiredTimer+0x5e>
		a time relative to anything other than the current time.  It
		will therefore be inserted into the correct list relative to
		the time this task thinks it is now, even if a command to
		switch lists due to a tick count overflow is already waiting in
		the timer queue. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
  40851e:	68fb      	ldr	r3, [r7, #12]
  408520:	699a      	ldr	r2, [r3, #24]
  408522:	687b      	ldr	r3, [r7, #4]
  408524:	18d1      	adds	r1, r2, r3
  408526:	687b      	ldr	r3, [r7, #4]
  408528:	683a      	ldr	r2, [r7, #0]
  40852a:	68f8      	ldr	r0, [r7, #12]
  40852c:	4c10      	ldr	r4, [pc, #64]	; (408570 <prvProcessExpiredTimer+0x78>)
  40852e:	47a0      	blx	r4
  408530:	4603      	mov	r3, r0
  408532:	2b01      	cmp	r3, #1
  408534:	d10f      	bne.n	408556 <prvProcessExpiredTimer+0x5e>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
  408536:	2300      	movs	r3, #0
  408538:	9300      	str	r3, [sp, #0]
  40853a:	2300      	movs	r3, #0
  40853c:	687a      	ldr	r2, [r7, #4]
  40853e:	2100      	movs	r1, #0
  408540:	68f8      	ldr	r0, [r7, #12]
  408542:	4c0c      	ldr	r4, [pc, #48]	; (408574 <prvProcessExpiredTimer+0x7c>)
  408544:	47a0      	blx	r4
  408546:	60b8      	str	r0, [r7, #8]
			configASSERT( xResult );
  408548:	68bb      	ldr	r3, [r7, #8]
  40854a:	2b00      	cmp	r3, #0
  40854c:	d103      	bne.n	408556 <prvProcessExpiredTimer+0x5e>
  40854e:	4b0a      	ldr	r3, [pc, #40]	; (408578 <prvProcessExpiredTimer+0x80>)
  408550:	4798      	blx	r3
  408552:	bf00      	nop
  408554:	e7fd      	b.n	408552 <prvProcessExpiredTimer+0x5a>
			( void ) xResult;
		}
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
  408556:	68fb      	ldr	r3, [r7, #12]
  408558:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  40855a:	68f8      	ldr	r0, [r7, #12]
  40855c:	4798      	blx	r3
}
  40855e:	bf00      	nop
  408560:	3714      	adds	r7, #20
  408562:	46bd      	mov	sp, r7
  408564:	bd90      	pop	{r4, r7, pc}
  408566:	bf00      	nop
  408568:	20004418 	.word	0x20004418
  40856c:	004065a5 	.word	0x004065a5
  408570:	004086c5 	.word	0x004086c5
  408574:	0040846d 	.word	0x0040846d
  408578:	004067c5 	.word	0x004067c5

0040857c <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
  40857c:	b580      	push	{r7, lr}
  40857e:	b084      	sub	sp, #16
  408580:	af00      	add	r7, sp, #0
  408582:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
  408584:	f107 0308 	add.w	r3, r7, #8
  408588:	4618      	mov	r0, r3
  40858a:	4b05      	ldr	r3, [pc, #20]	; (4085a0 <prvTimerTask+0x24>)
  40858c:	4798      	blx	r3
  40858e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
  408590:	68bb      	ldr	r3, [r7, #8]
  408592:	4619      	mov	r1, r3
  408594:	68f8      	ldr	r0, [r7, #12]
  408596:	4b03      	ldr	r3, [pc, #12]	; (4085a4 <prvTimerTask+0x28>)
  408598:	4798      	blx	r3

		/* Empty the command queue. */
		prvProcessReceivedCommands();
  40859a:	4b03      	ldr	r3, [pc, #12]	; (4085a8 <prvTimerTask+0x2c>)
  40859c:	4798      	blx	r3
	}
  40859e:	e7f1      	b.n	408584 <prvTimerTask+0x8>
  4085a0:	00408631 	.word	0x00408631
  4085a4:	004085ad 	.word	0x004085ad
  4085a8:	0040874d 	.word	0x0040874d

004085ac <prvProcessTimerOrBlockTask>:
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
  4085ac:	b580      	push	{r7, lr}
  4085ae:	b084      	sub	sp, #16
  4085b0:	af00      	add	r7, sp, #0
  4085b2:	6078      	str	r0, [r7, #4]
  4085b4:	6039      	str	r1, [r7, #0]
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
  4085b6:	4b17      	ldr	r3, [pc, #92]	; (408614 <prvProcessTimerOrBlockTask+0x68>)
  4085b8:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  4085ba:	f107 0308 	add.w	r3, r7, #8
  4085be:	4618      	mov	r0, r3
  4085c0:	4b15      	ldr	r3, [pc, #84]	; (408618 <prvProcessTimerOrBlockTask+0x6c>)
  4085c2:	4798      	blx	r3
  4085c4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
  4085c6:	68bb      	ldr	r3, [r7, #8]
  4085c8:	2b00      	cmp	r3, #0
  4085ca:	d11d      	bne.n	408608 <prvProcessTimerOrBlockTask+0x5c>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
  4085cc:	683b      	ldr	r3, [r7, #0]
  4085ce:	2b00      	cmp	r3, #0
  4085d0:	d10a      	bne.n	4085e8 <prvProcessTimerOrBlockTask+0x3c>
  4085d2:	687a      	ldr	r2, [r7, #4]
  4085d4:	68fb      	ldr	r3, [r7, #12]
  4085d6:	429a      	cmp	r2, r3
  4085d8:	d806      	bhi.n	4085e8 <prvProcessTimerOrBlockTask+0x3c>
			{
				xTaskResumeAll();
  4085da:	4b10      	ldr	r3, [pc, #64]	; (40861c <prvProcessTimerOrBlockTask+0x70>)
  4085dc:	4798      	blx	r3
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
  4085de:	68f9      	ldr	r1, [r7, #12]
  4085e0:	6878      	ldr	r0, [r7, #4]
  4085e2:	4b0f      	ldr	r3, [pc, #60]	; (408620 <prvProcessTimerOrBlockTask+0x74>)
  4085e4:	4798      	blx	r3
		else
		{
			xTaskResumeAll();
		}
	}
}
  4085e6:	e011      	b.n	40860c <prvProcessTimerOrBlockTask+0x60>
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
  4085e8:	4b0e      	ldr	r3, [pc, #56]	; (408624 <prvProcessTimerOrBlockTask+0x78>)
  4085ea:	6818      	ldr	r0, [r3, #0]
  4085ec:	687a      	ldr	r2, [r7, #4]
  4085ee:	68fb      	ldr	r3, [r7, #12]
  4085f0:	1ad3      	subs	r3, r2, r3
  4085f2:	4619      	mov	r1, r3
  4085f4:	4b0c      	ldr	r3, [pc, #48]	; (408628 <prvProcessTimerOrBlockTask+0x7c>)
  4085f6:	4798      	blx	r3

				if( xTaskResumeAll() == pdFALSE )
  4085f8:	4b08      	ldr	r3, [pc, #32]	; (40861c <prvProcessTimerOrBlockTask+0x70>)
  4085fa:	4798      	blx	r3
  4085fc:	4603      	mov	r3, r0
  4085fe:	2b00      	cmp	r3, #0
  408600:	d104      	bne.n	40860c <prvProcessTimerOrBlockTask+0x60>
				{
					/* Yield to wait for either a command to arrive, or the block time
					to expire.  If a command arrived between the critical section being
					exited and this yield then the yield will not cause the task
					to block. */
					portYIELD_WITHIN_API();
  408602:	4b0a      	ldr	r3, [pc, #40]	; (40862c <prvProcessTimerOrBlockTask+0x80>)
  408604:	4798      	blx	r3
		else
		{
			xTaskResumeAll();
		}
	}
}
  408606:	e001      	b.n	40860c <prvProcessTimerOrBlockTask+0x60>
				}
			}
		}
		else
		{
			xTaskResumeAll();
  408608:	4b04      	ldr	r3, [pc, #16]	; (40861c <prvProcessTimerOrBlockTask+0x70>)
  40860a:	4798      	blx	r3
		}
	}
}
  40860c:	bf00      	nop
  40860e:	3710      	adds	r7, #16
  408610:	46bd      	mov	sp, r7
  408612:	bd80      	pop	{r7, pc}
  408614:	00407905 	.word	0x00407905
  408618:	00408679 	.word	0x00408679
  40861c:	00407921 	.word	0x00407921
  408620:	004084f9 	.word	0x004084f9
  408624:	20004420 	.word	0x20004420
  408628:	00407389 	.word	0x00407389
  40862c:	00406765 	.word	0x00406765

00408630 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static portTickType prvGetNextExpireTime( portBASE_TYPE *pxListWasEmpty )
{
  408630:	b480      	push	{r7}
  408632:	b085      	sub	sp, #20
  408634:	af00      	add	r7, sp, #0
  408636:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  408638:	4b0e      	ldr	r3, [pc, #56]	; (408674 <prvGetNextExpireTime+0x44>)
  40863a:	681b      	ldr	r3, [r3, #0]
  40863c:	681b      	ldr	r3, [r3, #0]
  40863e:	2b00      	cmp	r3, #0
  408640:	bf0c      	ite	eq
  408642:	2301      	moveq	r3, #1
  408644:	2300      	movne	r3, #0
  408646:	b2db      	uxtb	r3, r3
  408648:	461a      	mov	r2, r3
  40864a:	687b      	ldr	r3, [r7, #4]
  40864c:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
  40864e:	687b      	ldr	r3, [r7, #4]
  408650:	681b      	ldr	r3, [r3, #0]
  408652:	2b00      	cmp	r3, #0
  408654:	d105      	bne.n	408662 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  408656:	4b07      	ldr	r3, [pc, #28]	; (408674 <prvGetNextExpireTime+0x44>)
  408658:	681b      	ldr	r3, [r3, #0]
  40865a:	68db      	ldr	r3, [r3, #12]
  40865c:	681b      	ldr	r3, [r3, #0]
  40865e:	60fb      	str	r3, [r7, #12]
  408660:	e001      	b.n	408666 <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( portTickType ) 0U;
  408662:	2300      	movs	r3, #0
  408664:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
  408666:	68fb      	ldr	r3, [r7, #12]
}
  408668:	4618      	mov	r0, r3
  40866a:	3714      	adds	r7, #20
  40866c:	46bd      	mov	sp, r7
  40866e:	bc80      	pop	{r7}
  408670:	4770      	bx	lr
  408672:	bf00      	nop
  408674:	20004418 	.word	0x20004418

00408678 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static portTickType prvSampleTimeNow( portBASE_TYPE *pxTimerListsWereSwitched )
{
  408678:	b580      	push	{r7, lr}
  40867a:	b084      	sub	sp, #16
  40867c:	af00      	add	r7, sp, #0
  40867e:	6078      	str	r0, [r7, #4]
portTickType xTimeNow;
PRIVILEGED_DATA static portTickType xLastTime = ( portTickType ) 0U;

	xTimeNow = xTaskGetTickCount();
  408680:	4b0d      	ldr	r3, [pc, #52]	; (4086b8 <prvSampleTimeNow+0x40>)
  408682:	4798      	blx	r3
  408684:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
  408686:	4b0d      	ldr	r3, [pc, #52]	; (4086bc <prvSampleTimeNow+0x44>)
  408688:	681b      	ldr	r3, [r3, #0]
  40868a:	68fa      	ldr	r2, [r7, #12]
  40868c:	429a      	cmp	r2, r3
  40868e:	d208      	bcs.n	4086a2 <prvSampleTimeNow+0x2a>
	{
		prvSwitchTimerLists( xLastTime );
  408690:	4b0a      	ldr	r3, [pc, #40]	; (4086bc <prvSampleTimeNow+0x44>)
  408692:	681b      	ldr	r3, [r3, #0]
  408694:	4618      	mov	r0, r3
  408696:	4b0a      	ldr	r3, [pc, #40]	; (4086c0 <prvSampleTimeNow+0x48>)
  408698:	4798      	blx	r3
		*pxTimerListsWereSwitched = pdTRUE;
  40869a:	687b      	ldr	r3, [r7, #4]
  40869c:	2201      	movs	r2, #1
  40869e:	601a      	str	r2, [r3, #0]
  4086a0:	e002      	b.n	4086a8 <prvSampleTimeNow+0x30>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
  4086a2:	687b      	ldr	r3, [r7, #4]
  4086a4:	2200      	movs	r2, #0
  4086a6:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
  4086a8:	4a04      	ldr	r2, [pc, #16]	; (4086bc <prvSampleTimeNow+0x44>)
  4086aa:	68fb      	ldr	r3, [r7, #12]
  4086ac:	6013      	str	r3, [r2, #0]

	return xTimeNow;
  4086ae:	68fb      	ldr	r3, [r7, #12]
}
  4086b0:	4618      	mov	r0, r3
  4086b2:	3710      	adds	r7, #16
  4086b4:	46bd      	mov	sp, r7
  4086b6:	bd80      	pop	{r7, pc}
  4086b8:	00407a41 	.word	0x00407a41
  4086bc:	20004424 	.word	0x20004424
  4086c0:	00408859 	.word	0x00408859

004086c4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
  4086c4:	b580      	push	{r7, lr}
  4086c6:	b086      	sub	sp, #24
  4086c8:	af00      	add	r7, sp, #0
  4086ca:	60f8      	str	r0, [r7, #12]
  4086cc:	60b9      	str	r1, [r7, #8]
  4086ce:	607a      	str	r2, [r7, #4]
  4086d0:	603b      	str	r3, [r7, #0]
portBASE_TYPE xProcessTimerNow = pdFALSE;
  4086d2:	2300      	movs	r3, #0
  4086d4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
  4086d6:	68fb      	ldr	r3, [r7, #12]
  4086d8:	68ba      	ldr	r2, [r7, #8]
  4086da:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  4086dc:	68fb      	ldr	r3, [r7, #12]
  4086de:	68fa      	ldr	r2, [r7, #12]
  4086e0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
  4086e2:	68ba      	ldr	r2, [r7, #8]
  4086e4:	687b      	ldr	r3, [r7, #4]
  4086e6:	429a      	cmp	r2, r3
  4086e8:	d812      	bhi.n	408710 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
  4086ea:	687a      	ldr	r2, [r7, #4]
  4086ec:	683b      	ldr	r3, [r7, #0]
  4086ee:	1ad2      	subs	r2, r2, r3
  4086f0:	68fb      	ldr	r3, [r7, #12]
  4086f2:	699b      	ldr	r3, [r3, #24]
  4086f4:	429a      	cmp	r2, r3
  4086f6:	d302      	bcc.n	4086fe <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
  4086f8:	2301      	movs	r3, #1
  4086fa:	617b      	str	r3, [r7, #20]
  4086fc:	e01b      	b.n	408736 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
  4086fe:	4b10      	ldr	r3, [pc, #64]	; (408740 <prvInsertTimerInActiveList+0x7c>)
  408700:	681a      	ldr	r2, [r3, #0]
  408702:	68fb      	ldr	r3, [r7, #12]
  408704:	3304      	adds	r3, #4
  408706:	4619      	mov	r1, r3
  408708:	4610      	mov	r0, r2
  40870a:	4b0e      	ldr	r3, [pc, #56]	; (408744 <prvInsertTimerInActiveList+0x80>)
  40870c:	4798      	blx	r3
  40870e:	e012      	b.n	408736 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
  408710:	687a      	ldr	r2, [r7, #4]
  408712:	683b      	ldr	r3, [r7, #0]
  408714:	429a      	cmp	r2, r3
  408716:	d206      	bcs.n	408726 <prvInsertTimerInActiveList+0x62>
  408718:	68ba      	ldr	r2, [r7, #8]
  40871a:	683b      	ldr	r3, [r7, #0]
  40871c:	429a      	cmp	r2, r3
  40871e:	d302      	bcc.n	408726 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
  408720:	2301      	movs	r3, #1
  408722:	617b      	str	r3, [r7, #20]
  408724:	e007      	b.n	408736 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  408726:	4b08      	ldr	r3, [pc, #32]	; (408748 <prvInsertTimerInActiveList+0x84>)
  408728:	681a      	ldr	r2, [r3, #0]
  40872a:	68fb      	ldr	r3, [r7, #12]
  40872c:	3304      	adds	r3, #4
  40872e:	4619      	mov	r1, r3
  408730:	4610      	mov	r0, r2
  408732:	4b04      	ldr	r3, [pc, #16]	; (408744 <prvInsertTimerInActiveList+0x80>)
  408734:	4798      	blx	r3
		}
	}

	return xProcessTimerNow;
  408736:	697b      	ldr	r3, [r7, #20]
}
  408738:	4618      	mov	r0, r3
  40873a:	3718      	adds	r7, #24
  40873c:	46bd      	mov	sp, r7
  40873e:	bd80      	pop	{r7, pc}
  408740:	2000441c 	.word	0x2000441c
  408744:	00406535 	.word	0x00406535
  408748:	20004418 	.word	0x20004418

0040874c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
  40874c:	b590      	push	{r4, r7, lr}
  40874e:	b08b      	sub	sp, #44	; 0x2c
  408750:	af02      	add	r7, sp, #8
portBASE_TYPE xTimerListsWereSwitched, xResult;
portTickType xTimeNow;

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  408752:	1d3b      	adds	r3, r7, #4
  408754:	4618      	mov	r0, r3
  408756:	4b38      	ldr	r3, [pc, #224]	; (408838 <prvProcessReceivedCommands+0xec>)
  408758:	4798      	blx	r3
  40875a:	61f8      	str	r0, [r7, #28]

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
  40875c:	e05d      	b.n	40881a <prvProcessReceivedCommands+0xce>
	{
		pxTimer = xMessage.pxTimer;
  40875e:	693b      	ldr	r3, [r7, #16]
  408760:	61bb      	str	r3, [r7, #24]

		/* Is the timer already in a list of active timers?  When the command
		is trmCOMMAND_PROCESS_TIMER_OVERFLOW, the timer will be NULL as the
		command is to the task rather than to an individual timer. */
		if( pxTimer != NULL )
  408762:	69bb      	ldr	r3, [r7, #24]
  408764:	2b00      	cmp	r3, #0
  408766:	d008      	beq.n	40877a <prvProcessReceivedCommands+0x2e>
		{
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
  408768:	69bb      	ldr	r3, [r7, #24]
  40876a:	695b      	ldr	r3, [r3, #20]
  40876c:	2b00      	cmp	r3, #0
  40876e:	d004      	beq.n	40877a <prvProcessReceivedCommands+0x2e>
			{
				/* The timer is in a list, remove it. */
				uxListRemove( &( pxTimer->xTimerListItem ) );
  408770:	69bb      	ldr	r3, [r7, #24]
  408772:	3304      	adds	r3, #4
  408774:	4618      	mov	r0, r3
  408776:	4b31      	ldr	r3, [pc, #196]	; (40883c <prvProcessReceivedCommands+0xf0>)
  408778:	4798      	blx	r3
			}
		}

		traceTIMER_COMMAND_RECEIVED( pxTimer, xMessage.xMessageID, xMessage.xMessageValue );

		switch( xMessage.xMessageID )
  40877a:	68bb      	ldr	r3, [r7, #8]
  40877c:	2b03      	cmp	r3, #3
  40877e:	d84b      	bhi.n	408818 <prvProcessReceivedCommands+0xcc>
  408780:	a201      	add	r2, pc, #4	; (adr r2, 408788 <prvProcessReceivedCommands+0x3c>)
  408782:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  408786:	bf00      	nop
  408788:	00408799 	.word	0x00408799
  40878c:	0040881b 	.word	0x0040881b
  408790:	004087e7 	.word	0x004087e7
  408794:	00408811 	.word	0x00408811
		{
			case tmrCOMMAND_START :
				/* Start or restart a timer. */
				if( prvInsertTimerInActiveList( pxTimer,  xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.xMessageValue ) == pdTRUE )
  408798:	68fa      	ldr	r2, [r7, #12]
  40879a:	69bb      	ldr	r3, [r7, #24]
  40879c:	699b      	ldr	r3, [r3, #24]
  40879e:	18d1      	adds	r1, r2, r3
  4087a0:	68fb      	ldr	r3, [r7, #12]
  4087a2:	69fa      	ldr	r2, [r7, #28]
  4087a4:	69b8      	ldr	r0, [r7, #24]
  4087a6:	4c26      	ldr	r4, [pc, #152]	; (408840 <prvProcessReceivedCommands+0xf4>)
  4087a8:	47a0      	blx	r4
  4087aa:	4603      	mov	r3, r0
  4087ac:	2b01      	cmp	r3, #1
  4087ae:	d134      	bne.n	40881a <prvProcessReceivedCommands+0xce>
				{
					/* The timer expired before it was added to the active timer
					list.  Process it now. */
					pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
  4087b0:	69bb      	ldr	r3, [r7, #24]
  4087b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  4087b4:	69b8      	ldr	r0, [r7, #24]
  4087b6:	4798      	blx	r3

					if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
  4087b8:	69bb      	ldr	r3, [r7, #24]
  4087ba:	69db      	ldr	r3, [r3, #28]
  4087bc:	2b01      	cmp	r3, #1
  4087be:	d12c      	bne.n	40881a <prvProcessReceivedCommands+0xce>
					{
						xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
  4087c0:	68fa      	ldr	r2, [r7, #12]
  4087c2:	69bb      	ldr	r3, [r7, #24]
  4087c4:	699b      	ldr	r3, [r3, #24]
  4087c6:	441a      	add	r2, r3
  4087c8:	2300      	movs	r3, #0
  4087ca:	9300      	str	r3, [sp, #0]
  4087cc:	2300      	movs	r3, #0
  4087ce:	2100      	movs	r1, #0
  4087d0:	69b8      	ldr	r0, [r7, #24]
  4087d2:	4c1c      	ldr	r4, [pc, #112]	; (408844 <prvProcessReceivedCommands+0xf8>)
  4087d4:	47a0      	blx	r4
  4087d6:	6178      	str	r0, [r7, #20]
						configASSERT( xResult );
  4087d8:	697b      	ldr	r3, [r7, #20]
  4087da:	2b00      	cmp	r3, #0
  4087dc:	d11d      	bne.n	40881a <prvProcessReceivedCommands+0xce>
  4087de:	4b1a      	ldr	r3, [pc, #104]	; (408848 <prvProcessReceivedCommands+0xfc>)
  4087e0:	4798      	blx	r3
  4087e2:	bf00      	nop
  4087e4:	e7fd      	b.n	4087e2 <prvProcessReceivedCommands+0x96>
				/* The timer has already been removed from the active list.
				There is nothing to do here. */
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
  4087e6:	68fa      	ldr	r2, [r7, #12]
  4087e8:	69bb      	ldr	r3, [r7, #24]
  4087ea:	619a      	str	r2, [r3, #24]
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
  4087ec:	69bb      	ldr	r3, [r7, #24]
  4087ee:	699b      	ldr	r3, [r3, #24]
  4087f0:	2b00      	cmp	r3, #0
  4087f2:	d103      	bne.n	4087fc <prvProcessReceivedCommands+0xb0>
  4087f4:	4b14      	ldr	r3, [pc, #80]	; (408848 <prvProcessReceivedCommands+0xfc>)
  4087f6:	4798      	blx	r3
  4087f8:	bf00      	nop
  4087fa:	e7fd      	b.n	4087f8 <prvProcessReceivedCommands+0xac>
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
  4087fc:	69bb      	ldr	r3, [r7, #24]
  4087fe:	699a      	ldr	r2, [r3, #24]
  408800:	69fb      	ldr	r3, [r7, #28]
  408802:	18d1      	adds	r1, r2, r3
  408804:	69fb      	ldr	r3, [r7, #28]
  408806:	69fa      	ldr	r2, [r7, #28]
  408808:	69b8      	ldr	r0, [r7, #24]
  40880a:	4c0d      	ldr	r4, [pc, #52]	; (408840 <prvProcessReceivedCommands+0xf4>)
  40880c:	47a0      	blx	r4
				break;
  40880e:	e004      	b.n	40881a <prvProcessReceivedCommands+0xce>

			case tmrCOMMAND_DELETE :
				/* The timer has already been removed from the active list,
				just free up the memory. */
				vPortFree( pxTimer );
  408810:	69b8      	ldr	r0, [r7, #24]
  408812:	4b0e      	ldr	r3, [pc, #56]	; (40884c <prvProcessReceivedCommands+0x100>)
  408814:	4798      	blx	r3
				break;
  408816:	e000      	b.n	40881a <prvProcessReceivedCommands+0xce>

			default	:
				/* Don't expect to get here. */
				break;
  408818:	bf00      	nop

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
  40881a:	4b0d      	ldr	r3, [pc, #52]	; (408850 <prvProcessReceivedCommands+0x104>)
  40881c:	6818      	ldr	r0, [r3, #0]
  40881e:	f107 0108 	add.w	r1, r7, #8
  408822:	2300      	movs	r3, #0
  408824:	2200      	movs	r2, #0
  408826:	4c0b      	ldr	r4, [pc, #44]	; (408854 <prvProcessReceivedCommands+0x108>)
  408828:	47a0      	blx	r4
  40882a:	4603      	mov	r3, r0
  40882c:	2b00      	cmp	r3, #0
  40882e:	d196      	bne.n	40875e <prvProcessReceivedCommands+0x12>
			default	:
				/* Don't expect to get here. */
				break;
		}
	}
}
  408830:	bf00      	nop
  408832:	3724      	adds	r7, #36	; 0x24
  408834:	46bd      	mov	sp, r7
  408836:	bd90      	pop	{r4, r7, pc}
  408838:	00408679 	.word	0x00408679
  40883c:	004065a5 	.word	0x004065a5
  408840:	004086c5 	.word	0x004086c5
  408844:	0040846d 	.word	0x0040846d
  408848:	004067c5 	.word	0x004067c5
  40884c:	00406991 	.word	0x00406991
  408850:	20004420 	.word	0x20004420
  408854:	00406f91 	.word	0x00406f91

00408858 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( portTickType xLastTime )
{
  408858:	b590      	push	{r4, r7, lr}
  40885a:	b08b      	sub	sp, #44	; 0x2c
  40885c:	af02      	add	r7, sp, #8
  40885e:	6078      	str	r0, [r7, #4]

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  408860:	e03e      	b.n	4088e0 <prvSwitchTimerLists+0x88>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  408862:	4b29      	ldr	r3, [pc, #164]	; (408908 <prvSwitchTimerLists+0xb0>)
  408864:	681b      	ldr	r3, [r3, #0]
  408866:	68db      	ldr	r3, [r3, #12]
  408868:	681b      	ldr	r3, [r3, #0]
  40886a:	61fb      	str	r3, [r7, #28]

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  40886c:	4b26      	ldr	r3, [pc, #152]	; (408908 <prvSwitchTimerLists+0xb0>)
  40886e:	681b      	ldr	r3, [r3, #0]
  408870:	68db      	ldr	r3, [r3, #12]
  408872:	68db      	ldr	r3, [r3, #12]
  408874:	61bb      	str	r3, [r7, #24]
		uxListRemove( &( pxTimer->xTimerListItem ) );
  408876:	69bb      	ldr	r3, [r7, #24]
  408878:	3304      	adds	r3, #4
  40887a:	4618      	mov	r0, r3
  40887c:	4b23      	ldr	r3, [pc, #140]	; (40890c <prvSwitchTimerLists+0xb4>)
  40887e:	4798      	blx	r3

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
  408880:	69bb      	ldr	r3, [r7, #24]
  408882:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  408884:	69b8      	ldr	r0, [r7, #24]
  408886:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
  408888:	69bb      	ldr	r3, [r7, #24]
  40888a:	69db      	ldr	r3, [r3, #28]
  40888c:	2b01      	cmp	r3, #1
  40888e:	d127      	bne.n	4088e0 <prvSwitchTimerLists+0x88>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
  408890:	69bb      	ldr	r3, [r7, #24]
  408892:	699a      	ldr	r2, [r3, #24]
  408894:	69fb      	ldr	r3, [r7, #28]
  408896:	4413      	add	r3, r2
  408898:	617b      	str	r3, [r7, #20]
			if( xReloadTime > xNextExpireTime )
  40889a:	697a      	ldr	r2, [r7, #20]
  40889c:	69fb      	ldr	r3, [r7, #28]
  40889e:	429a      	cmp	r2, r3
  4088a0:	d90e      	bls.n	4088c0 <prvSwitchTimerLists+0x68>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
  4088a2:	69bb      	ldr	r3, [r7, #24]
  4088a4:	697a      	ldr	r2, [r7, #20]
  4088a6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  4088a8:	69bb      	ldr	r3, [r7, #24]
  4088aa:	69ba      	ldr	r2, [r7, #24]
  4088ac:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  4088ae:	4b16      	ldr	r3, [pc, #88]	; (408908 <prvSwitchTimerLists+0xb0>)
  4088b0:	681a      	ldr	r2, [r3, #0]
  4088b2:	69bb      	ldr	r3, [r7, #24]
  4088b4:	3304      	adds	r3, #4
  4088b6:	4619      	mov	r1, r3
  4088b8:	4610      	mov	r0, r2
  4088ba:	4b15      	ldr	r3, [pc, #84]	; (408910 <prvSwitchTimerLists+0xb8>)
  4088bc:	4798      	blx	r3
  4088be:	e00f      	b.n	4088e0 <prvSwitchTimerLists+0x88>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
  4088c0:	2300      	movs	r3, #0
  4088c2:	9300      	str	r3, [sp, #0]
  4088c4:	2300      	movs	r3, #0
  4088c6:	69fa      	ldr	r2, [r7, #28]
  4088c8:	2100      	movs	r1, #0
  4088ca:	69b8      	ldr	r0, [r7, #24]
  4088cc:	4c11      	ldr	r4, [pc, #68]	; (408914 <prvSwitchTimerLists+0xbc>)
  4088ce:	47a0      	blx	r4
  4088d0:	6138      	str	r0, [r7, #16]
				configASSERT( xResult );
  4088d2:	693b      	ldr	r3, [r7, #16]
  4088d4:	2b00      	cmp	r3, #0
  4088d6:	d103      	bne.n	4088e0 <prvSwitchTimerLists+0x88>
  4088d8:	4b0f      	ldr	r3, [pc, #60]	; (408918 <prvSwitchTimerLists+0xc0>)
  4088da:	4798      	blx	r3
  4088dc:	bf00      	nop
  4088de:	e7fd      	b.n	4088dc <prvSwitchTimerLists+0x84>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  4088e0:	4b09      	ldr	r3, [pc, #36]	; (408908 <prvSwitchTimerLists+0xb0>)
  4088e2:	681b      	ldr	r3, [r3, #0]
  4088e4:	681b      	ldr	r3, [r3, #0]
  4088e6:	2b00      	cmp	r3, #0
  4088e8:	d1bb      	bne.n	408862 <prvSwitchTimerLists+0xa>
				( void ) xResult;
			}
		}
	}

	pxTemp = pxCurrentTimerList;
  4088ea:	4b07      	ldr	r3, [pc, #28]	; (408908 <prvSwitchTimerLists+0xb0>)
  4088ec:	681b      	ldr	r3, [r3, #0]
  4088ee:	60fb      	str	r3, [r7, #12]
	pxCurrentTimerList = pxOverflowTimerList;
  4088f0:	4b0a      	ldr	r3, [pc, #40]	; (40891c <prvSwitchTimerLists+0xc4>)
  4088f2:	681b      	ldr	r3, [r3, #0]
  4088f4:	4a04      	ldr	r2, [pc, #16]	; (408908 <prvSwitchTimerLists+0xb0>)
  4088f6:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
  4088f8:	4a08      	ldr	r2, [pc, #32]	; (40891c <prvSwitchTimerLists+0xc4>)
  4088fa:	68fb      	ldr	r3, [r7, #12]
  4088fc:	6013      	str	r3, [r2, #0]
}
  4088fe:	bf00      	nop
  408900:	3724      	adds	r7, #36	; 0x24
  408902:	46bd      	mov	sp, r7
  408904:	bd90      	pop	{r4, r7, pc}
  408906:	bf00      	nop
  408908:	20004418 	.word	0x20004418
  40890c:	004065a5 	.word	0x004065a5
  408910:	00406535 	.word	0x00406535
  408914:	0040846d 	.word	0x0040846d
  408918:	004067c5 	.word	0x004067c5
  40891c:	2000441c 	.word	0x2000441c

00408920 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
  408920:	b580      	push	{r7, lr}
  408922:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
  408924:	4b0e      	ldr	r3, [pc, #56]	; (408960 <prvCheckForValidListAndQueue+0x40>)
  408926:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
  408928:	4b0e      	ldr	r3, [pc, #56]	; (408964 <prvCheckForValidListAndQueue+0x44>)
  40892a:	681b      	ldr	r3, [r3, #0]
  40892c:	2b00      	cmp	r3, #0
  40892e:	d113      	bne.n	408958 <prvCheckForValidListAndQueue+0x38>
		{
			vListInitialise( &xActiveTimerList1 );
  408930:	480d      	ldr	r0, [pc, #52]	; (408968 <prvCheckForValidListAndQueue+0x48>)
  408932:	4b0e      	ldr	r3, [pc, #56]	; (40896c <prvCheckForValidListAndQueue+0x4c>)
  408934:	4798      	blx	r3
			vListInitialise( &xActiveTimerList2 );
  408936:	480e      	ldr	r0, [pc, #56]	; (408970 <prvCheckForValidListAndQueue+0x50>)
  408938:	4b0c      	ldr	r3, [pc, #48]	; (40896c <prvCheckForValidListAndQueue+0x4c>)
  40893a:	4798      	blx	r3
			pxCurrentTimerList = &xActiveTimerList1;
  40893c:	4b0d      	ldr	r3, [pc, #52]	; (408974 <prvCheckForValidListAndQueue+0x54>)
  40893e:	4a0a      	ldr	r2, [pc, #40]	; (408968 <prvCheckForValidListAndQueue+0x48>)
  408940:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
  408942:	4b0d      	ldr	r3, [pc, #52]	; (408978 <prvCheckForValidListAndQueue+0x58>)
  408944:	4a0a      	ldr	r2, [pc, #40]	; (408970 <prvCheckForValidListAndQueue+0x50>)
  408946:	601a      	str	r2, [r3, #0]
			xTimerQueue = xQueueCreate( ( unsigned portBASE_TYPE ) configTIMER_QUEUE_LENGTH, sizeof( xTIMER_MESSAGE ) );
  408948:	2200      	movs	r2, #0
  40894a:	210c      	movs	r1, #12
  40894c:	2005      	movs	r0, #5
  40894e:	4b0b      	ldr	r3, [pc, #44]	; (40897c <prvCheckForValidListAndQueue+0x5c>)
  408950:	4798      	blx	r3
  408952:	4602      	mov	r2, r0
  408954:	4b03      	ldr	r3, [pc, #12]	; (408964 <prvCheckForValidListAndQueue+0x44>)
  408956:	601a      	str	r2, [r3, #0]
		}
	}
	taskEXIT_CRITICAL();
  408958:	4b09      	ldr	r3, [pc, #36]	; (408980 <prvCheckForValidListAndQueue+0x60>)
  40895a:	4798      	blx	r3
}
  40895c:	bf00      	nop
  40895e:	bd80      	pop	{r7, pc}
  408960:	0040677d 	.word	0x0040677d
  408964:	20004420 	.word	0x20004420
  408968:	200043f0 	.word	0x200043f0
  40896c:	0040648d 	.word	0x0040648d
  408970:	20004404 	.word	0x20004404
  408974:	20004418 	.word	0x20004418
  408978:	2000441c 	.word	0x2000441c
  40897c:	00406bed 	.word	0x00406bed
  408980:	0040679d 	.word	0x0040679d

00408984 <initIMUQueue>:
double gGyro[3] = { 0 };
double anglePure = 0;
double angleComplFilter = 0;
double angleKalman = 0;

static void initIMUQueue(void){
  408984:	b590      	push	{r4, r7, lr}
  408986:	b083      	sub	sp, #12
  408988:	af00      	add	r7, sp, #0
	/* Queue FreeRTOS Initialization */
	uint8_t i;
	for (i = 0; i < NUM_AXIS; i++){
  40898a:	2300      	movs	r3, #0
  40898c:	71fb      	strb	r3, [r7, #7]
  40898e:	e03e      	b.n	408a0e <initIMUQueue+0x8a>
		xQueueAcel[i] = xQueueCreate(1, sizeof(double));
  408990:	79fc      	ldrb	r4, [r7, #7]
  408992:	2200      	movs	r2, #0
  408994:	2108      	movs	r1, #8
  408996:	2001      	movs	r0, #1
  408998:	4b20      	ldr	r3, [pc, #128]	; (408a1c <initIMUQueue+0x98>)
  40899a:	4798      	blx	r3
  40899c:	4602      	mov	r2, r0
  40899e:	4b20      	ldr	r3, [pc, #128]	; (408a20 <initIMUQueue+0x9c>)
  4089a0:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
		if (xQueueAcel[i] == NULL){
  4089a4:	79fb      	ldrb	r3, [r7, #7]
  4089a6:	4a1e      	ldr	r2, [pc, #120]	; (408a20 <initIMUQueue+0x9c>)
  4089a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  4089ac:	2b00      	cmp	r3, #0
  4089ae:	d103      	bne.n	4089b8 <initIMUQueue+0x34>
			LED_On(LED2_GPIO);
  4089b0:	2019      	movs	r0, #25
  4089b2:	4b1c      	ldr	r3, [pc, #112]	; (408a24 <initIMUQueue+0xa0>)
  4089b4:	4798      	blx	r3
			while(1);
  4089b6:	e7fe      	b.n	4089b6 <initIMUQueue+0x32>
		}
		xQueueAngle[i] = xQueueCreate(1, sizeof(double));
  4089b8:	79fc      	ldrb	r4, [r7, #7]
  4089ba:	2200      	movs	r2, #0
  4089bc:	2108      	movs	r1, #8
  4089be:	2001      	movs	r0, #1
  4089c0:	4b16      	ldr	r3, [pc, #88]	; (408a1c <initIMUQueue+0x98>)
  4089c2:	4798      	blx	r3
  4089c4:	4602      	mov	r2, r0
  4089c6:	4b18      	ldr	r3, [pc, #96]	; (408a28 <initIMUQueue+0xa4>)
  4089c8:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
		if (xQueueAngle[i] == NULL){
  4089cc:	79fb      	ldrb	r3, [r7, #7]
  4089ce:	4a16      	ldr	r2, [pc, #88]	; (408a28 <initIMUQueue+0xa4>)
  4089d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  4089d4:	2b00      	cmp	r3, #0
  4089d6:	d103      	bne.n	4089e0 <initIMUQueue+0x5c>
			LED_On(LED2_GPIO);
  4089d8:	2019      	movs	r0, #25
  4089da:	4b12      	ldr	r3, [pc, #72]	; (408a24 <initIMUQueue+0xa0>)
  4089dc:	4798      	blx	r3
			while(1);
  4089de:	e7fe      	b.n	4089de <initIMUQueue+0x5a>
		}
		xQueueGyro[i] = xQueueCreate(1, sizeof(double));
  4089e0:	79fc      	ldrb	r4, [r7, #7]
  4089e2:	2200      	movs	r2, #0
  4089e4:	2108      	movs	r1, #8
  4089e6:	2001      	movs	r0, #1
  4089e8:	4b0c      	ldr	r3, [pc, #48]	; (408a1c <initIMUQueue+0x98>)
  4089ea:	4798      	blx	r3
  4089ec:	4602      	mov	r2, r0
  4089ee:	4b0f      	ldr	r3, [pc, #60]	; (408a2c <initIMUQueue+0xa8>)
  4089f0:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
		if (xQueueGyro[i] == NULL){
  4089f4:	79fb      	ldrb	r3, [r7, #7]
  4089f6:	4a0d      	ldr	r2, [pc, #52]	; (408a2c <initIMUQueue+0xa8>)
  4089f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  4089fc:	2b00      	cmp	r3, #0
  4089fe:	d103      	bne.n	408a08 <initIMUQueue+0x84>
			LED_On(LED2_GPIO);
  408a00:	2019      	movs	r0, #25
  408a02:	4b08      	ldr	r3, [pc, #32]	; (408a24 <initIMUQueue+0xa0>)
  408a04:	4798      	blx	r3
			while(1);
  408a06:	e7fe      	b.n	408a06 <initIMUQueue+0x82>
double angleKalman = 0;

static void initIMUQueue(void){
	/* Queue FreeRTOS Initialization */
	uint8_t i;
	for (i = 0; i < NUM_AXIS; i++){
  408a08:	79fb      	ldrb	r3, [r7, #7]
  408a0a:	3301      	adds	r3, #1
  408a0c:	71fb      	strb	r3, [r7, #7]
  408a0e:	79fb      	ldrb	r3, [r7, #7]
  408a10:	2b02      	cmp	r3, #2
  408a12:	d9bd      	bls.n	408990 <initIMUQueue+0xc>
		if (xQueueGyro[i] == NULL){
			LED_On(LED2_GPIO);
			while(1);
		}
	}
}
  408a14:	bf00      	nop
  408a16:	370c      	adds	r7, #12
  408a18:	46bd      	mov	sp, r7
  408a1a:	bd90      	pop	{r4, r7, pc}
  408a1c:	00406bed 	.word	0x00406bed
  408a20:	200045d8 	.word	0x200045d8
  408a24:	004043d1 	.word	0x004043d1
  408a28:	2000458c 	.word	0x2000458c
  408a2c:	20004598 	.word	0x20004598

00408a30 <vTimerIMU>:

static void vTimerIMU(void *pvParameters){
  408a30:	b590      	push	{r4, r7, lr}
  408a32:	b083      	sub	sp, #12
  408a34:	af00      	add	r7, sp, #0
  408a36:	6078      	str	r0, [r7, #4]
	xSemaphoreGive(xSemIMUInt);
  408a38:	4b05      	ldr	r3, [pc, #20]	; (408a50 <vTimerIMU+0x20>)
  408a3a:	6818      	ldr	r0, [r3, #0]
  408a3c:	2300      	movs	r3, #0
  408a3e:	2200      	movs	r2, #0
  408a40:	2100      	movs	r1, #0
  408a42:	4c04      	ldr	r4, [pc, #16]	; (408a54 <vTimerIMU+0x24>)
  408a44:	47a0      	blx	r4
}
  408a46:	bf00      	nop
  408a48:	370c      	adds	r7, #12
  408a4a:	46bd      	mov	sp, r7
  408a4c:	bd90      	pop	{r4, r7, pc}
  408a4e:	bf00      	nop
  408a50:	20004588 	.word	0x20004588
  408a54:	00406d6d 	.word	0x00406d6d

00408a58 <cTaskSample>:
void intpin_handler(uint32_t id, uint32_t mask){
	lastTickCounter = g_tickCounter;
	xSemaphoreGiveFromISR(xSemIMUInt, NULL);
}

void cTaskSample(commVar val){
  408a58:	b590      	push	{r4, r7, lr}
  408a5a:	b089      	sub	sp, #36	; 0x24
  408a5c:	af02      	add	r7, sp, #8
  408a5e:	463c      	mov	r4, r7
  408a60:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	float value = val.value;
  408a64:	68bb      	ldr	r3, [r7, #8]
  408a66:	617b      	str	r3, [r7, #20]
	
	switch (val.type)
  408a68:	793b      	ldrb	r3, [r7, #4]
  408a6a:	2b00      	cmp	r3, #0
  408a6c:	d03b      	beq.n	408ae6 <cTaskSample+0x8e>
  408a6e:	2b01      	cmp	r3, #1
  408a70:	d000      	beq.n	408a74 <cTaskSample+0x1c>
		break;
		case cGet:
			printf_mux("IMUSample = %lu ms\r\n", (timerIMU));
		break;
	}
}
  408a72:	e03f      	b.n	408af4 <cTaskSample+0x9c>
	float value = val.value;
	
	switch (val.type)
	{
		case cSet:
			if (value > 0){
  408a74:	4b21      	ldr	r3, [pc, #132]	; (408afc <cTaskSample+0xa4>)
  408a76:	f04f 0100 	mov.w	r1, #0
  408a7a:	6978      	ldr	r0, [r7, #20]
  408a7c:	4798      	blx	r3
  408a7e:	4603      	mov	r3, r0
  408a80:	2b00      	cmp	r3, #0
  408a82:	d025      	beq.n	408ad0 <cTaskSample+0x78>
				timerIMU = (uint32_t)value;
  408a84:	4b1e      	ldr	r3, [pc, #120]	; (408b00 <cTaskSample+0xa8>)
  408a86:	6978      	ldr	r0, [r7, #20]
  408a88:	4798      	blx	r3
  408a8a:	4602      	mov	r2, r0
  408a8c:	4b1d      	ldr	r3, [pc, #116]	; (408b04 <cTaskSample+0xac>)
  408a8e:	601a      	str	r2, [r3, #0]
				dt = (((double)timerIMU)/ ((double)configTICK_RATE_HZ));
  408a90:	4b1c      	ldr	r3, [pc, #112]	; (408b04 <cTaskSample+0xac>)
  408a92:	681a      	ldr	r2, [r3, #0]
  408a94:	4b1c      	ldr	r3, [pc, #112]	; (408b08 <cTaskSample+0xb0>)
  408a96:	4610      	mov	r0, r2
  408a98:	4798      	blx	r3
  408a9a:	4c1c      	ldr	r4, [pc, #112]	; (408b0c <cTaskSample+0xb4>)
  408a9c:	f04f 0200 	mov.w	r2, #0
  408aa0:	4b1b      	ldr	r3, [pc, #108]	; (408b10 <cTaskSample+0xb8>)
  408aa2:	47a0      	blx	r4
  408aa4:	4603      	mov	r3, r0
  408aa6:	460c      	mov	r4, r1
  408aa8:	4a1a      	ldr	r2, [pc, #104]	; (408b14 <cTaskSample+0xbc>)
  408aaa:	e9c2 3400 	strd	r3, r4, [r2]
				xTimerChangePeriod(xTimerIMU, timerIMU, 0);
  408aae:	4b1a      	ldr	r3, [pc, #104]	; (408b18 <cTaskSample+0xc0>)
  408ab0:	6818      	ldr	r0, [r3, #0]
  408ab2:	4b14      	ldr	r3, [pc, #80]	; (408b04 <cTaskSample+0xac>)
  408ab4:	681a      	ldr	r2, [r3, #0]
  408ab6:	2300      	movs	r3, #0
  408ab8:	9300      	str	r3, [sp, #0]
  408aba:	2300      	movs	r3, #0
  408abc:	2102      	movs	r1, #2
  408abe:	4c17      	ldr	r4, [pc, #92]	; (408b1c <cTaskSample+0xc4>)
  408ac0:	47a0      	blx	r4
				printf_mux("IMUSample = %lu ms\r\n", (timerIMU));
  408ac2:	4b10      	ldr	r3, [pc, #64]	; (408b04 <cTaskSample+0xac>)
  408ac4:	681b      	ldr	r3, [r3, #0]
  408ac6:	4619      	mov	r1, r3
  408ac8:	4815      	ldr	r0, [pc, #84]	; (408b20 <cTaskSample+0xc8>)
  408aca:	4b16      	ldr	r3, [pc, #88]	; (408b24 <cTaskSample+0xcc>)
  408acc:	4798      	blx	r3
			} else {
				printf_mux("IMUSample Value Error [%f]\r\n", value);
			}
		break;
  408ace:	e011      	b.n	408af4 <cTaskSample+0x9c>
				timerIMU = (uint32_t)value;
				dt = (((double)timerIMU)/ ((double)configTICK_RATE_HZ));
				xTimerChangePeriod(xTimerIMU, timerIMU, 0);
				printf_mux("IMUSample = %lu ms\r\n", (timerIMU));
			} else {
				printf_mux("IMUSample Value Error [%f]\r\n", value);
  408ad0:	4b15      	ldr	r3, [pc, #84]	; (408b28 <cTaskSample+0xd0>)
  408ad2:	6978      	ldr	r0, [r7, #20]
  408ad4:	4798      	blx	r3
  408ad6:	4603      	mov	r3, r0
  408ad8:	460c      	mov	r4, r1
  408ada:	461a      	mov	r2, r3
  408adc:	4623      	mov	r3, r4
  408ade:	4813      	ldr	r0, [pc, #76]	; (408b2c <cTaskSample+0xd4>)
  408ae0:	4910      	ldr	r1, [pc, #64]	; (408b24 <cTaskSample+0xcc>)
  408ae2:	4788      	blx	r1
			}
		break;
  408ae4:	e006      	b.n	408af4 <cTaskSample+0x9c>
		case cGet:
			printf_mux("IMUSample = %lu ms\r\n", (timerIMU));
  408ae6:	4b07      	ldr	r3, [pc, #28]	; (408b04 <cTaskSample+0xac>)
  408ae8:	681b      	ldr	r3, [r3, #0]
  408aea:	4619      	mov	r1, r3
  408aec:	480c      	ldr	r0, [pc, #48]	; (408b20 <cTaskSample+0xc8>)
  408aee:	4b0d      	ldr	r3, [pc, #52]	; (408b24 <cTaskSample+0xcc>)
  408af0:	4798      	blx	r3
		break;
  408af2:	bf00      	nop
	}
}
  408af4:	bf00      	nop
  408af6:	371c      	adds	r7, #28
  408af8:	46bd      	mov	sp, r7
  408afa:	bd90      	pop	{r4, r7, pc}
  408afc:	0040c0fd 	.word	0x0040c0fd
  408b00:	0040c111 	.word	0x0040c111
  408b04:	200001b0 	.word	0x200001b0
  408b08:	0040b459 	.word	0x0040b459
  408b0c:	0040b799 	.word	0x0040b799
  408b10:	408f4000 	.word	0x408f4000
  408b14:	200001a8 	.word	0x200001a8
  408b18:	200045e4 	.word	0x200045e4
  408b1c:	0040846d 	.word	0x0040846d
  408b20:	0041502c 	.word	0x0041502c
  408b24:	00401c59 	.word	0x00401c59
  408b28:	0040b49d 	.word	0x0040b49d
  408b2c:	00415044 	.word	0x00415044

00408b30 <initializeIMUVariables>:

static void initializeIMUVariables(void){
  408b30:	b598      	push	{r3, r4, r7, lr}
  408b32:	af00      	add	r7, sp, #0
	memset(gAcel, 0, sizeof(gAcel));
  408b34:	2218      	movs	r2, #24
  408b36:	2100      	movs	r1, #0
  408b38:	4824      	ldr	r0, [pc, #144]	; (408bcc <initializeIMUVariables+0x9c>)
  408b3a:	4b25      	ldr	r3, [pc, #148]	; (408bd0 <initializeIMUVariables+0xa0>)
  408b3c:	4798      	blx	r3
	memset(gGyro, 0, sizeof(gGyro));
  408b3e:	2218      	movs	r2, #24
  408b40:	2100      	movs	r1, #0
  408b42:	4824      	ldr	r0, [pc, #144]	; (408bd4 <initializeIMUVariables+0xa4>)
  408b44:	4b22      	ldr	r3, [pc, #136]	; (408bd0 <initializeIMUVariables+0xa0>)
  408b46:	4798      	blx	r3
	anglePure = 0;
  408b48:	4a23      	ldr	r2, [pc, #140]	; (408bd8 <initializeIMUVariables+0xa8>)
  408b4a:	f04f 0300 	mov.w	r3, #0
  408b4e:	f04f 0400 	mov.w	r4, #0
  408b52:	e9c2 3400 	strd	r3, r4, [r2]
	angleComplFilter = initComplFilter(IMU_Low);
  408b56:	2068      	movs	r0, #104	; 0x68
  408b58:	4b20      	ldr	r3, [pc, #128]	; (408bdc <initializeIMUVariables+0xac>)
  408b5a:	4798      	blx	r3
  408b5c:	4603      	mov	r3, r0
  408b5e:	460c      	mov	r4, r1
  408b60:	4a1f      	ldr	r2, [pc, #124]	; (408be0 <initializeIMUVariables+0xb0>)
  408b62:	e9c2 3400 	strd	r3, r4, [r2]
	angleKalman = angleComplFilter;
  408b66:	4b1e      	ldr	r3, [pc, #120]	; (408be0 <initializeIMUVariables+0xb0>)
  408b68:	cb18      	ldmia	r3, {r3, r4}
  408b6a:	4a1e      	ldr	r2, [pc, #120]	; (408be4 <initializeIMUVariables+0xb4>)
  408b6c:	e9c2 3400 	strd	r3, r4, [r2]
	
	//Init Kalman Constants:
	kalmanC.angleInit	=	angleKalman;
  408b70:	4b1c      	ldr	r3, [pc, #112]	; (408be4 <initializeIMUVariables+0xb4>)
  408b72:	cb18      	ldmia	r3, {r3, r4}
  408b74:	4a1c      	ldr	r2, [pc, #112]	; (408be8 <initializeIMUVariables+0xb8>)
  408b76:	e9c2 3406 	strd	r3, r4, [r2, #24]
	kalmanC.bias		=	0;
  408b7a:	4a1b      	ldr	r2, [pc, #108]	; (408be8 <initializeIMUVariables+0xb8>)
  408b7c:	f04f 0300 	mov.w	r3, #0
  408b80:	f04f 0400 	mov.w	r4, #0
  408b84:	e9c2 3408 	strd	r3, r4, [r2, #32]
	kalmanC.P[0][0]		=	0;
  408b88:	4a17      	ldr	r2, [pc, #92]	; (408be8 <initializeIMUVariables+0xb8>)
  408b8a:	f04f 0300 	mov.w	r3, #0
  408b8e:	f04f 0400 	mov.w	r4, #0
  408b92:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
	kalmanC.P[0][1]		=	0;
  408b96:	4a14      	ldr	r2, [pc, #80]	; (408be8 <initializeIMUVariables+0xb8>)
  408b98:	f04f 0300 	mov.w	r3, #0
  408b9c:	f04f 0400 	mov.w	r4, #0
  408ba0:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30
	kalmanC.P[1][0]		=	0;
  408ba4:	4a10      	ldr	r2, [pc, #64]	; (408be8 <initializeIMUVariables+0xb8>)
  408ba6:	f04f 0300 	mov.w	r3, #0
  408baa:	f04f 0400 	mov.w	r4, #0
  408bae:	e9c2 340e 	strd	r3, r4, [r2, #56]	; 0x38
	kalmanC.P[1][1]		=	0;
  408bb2:	4a0d      	ldr	r2, [pc, #52]	; (408be8 <initializeIMUVariables+0xb8>)
  408bb4:	f04f 0300 	mov.w	r3, #0
  408bb8:	f04f 0400 	mov.w	r4, #0
  408bbc:	e9c2 3410 	strd	r3, r4, [r2, #64]	; 0x40
	
	initKalman(&kalmanC);
  408bc0:	4809      	ldr	r0, [pc, #36]	; (408be8 <initializeIMUVariables+0xb8>)
  408bc2:	4b0a      	ldr	r3, [pc, #40]	; (408bec <initializeIMUVariables+0xbc>)
  408bc4:	4798      	blx	r3
}
  408bc6:	bf00      	nop
  408bc8:	bd98      	pop	{r3, r4, r7, pc}
  408bca:	bf00      	nop
  408bcc:	20004478 	.word	0x20004478
  408bd0:	0040c329 	.word	0x0040c329
  408bd4:	20004490 	.word	0x20004490
  408bd8:	200044a8 	.word	0x200044a8
  408bdc:	0040042d 	.word	0x0040042d
  408be0:	200044b0 	.word	0x200044b0
  408be4:	200044b8 	.word	0x200044b8
  408be8:	20004430 	.word	0x20004430
  408bec:	00400519 	.word	0x00400519

00408bf0 <cResetVariables>:

void cResetVariables(commVar val){
  408bf0:	b590      	push	{r4, r7, lr}
  408bf2:	b087      	sub	sp, #28
  408bf4:	af02      	add	r7, sp, #8
  408bf6:	463c      	mov	r4, r7
  408bf8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	//Stop timer Sample for IMU
	xTimerStop(xTimerIMU, portMAX_DELAY);
  408bfc:	4b11      	ldr	r3, [pc, #68]	; (408c44 <cResetVariables+0x54>)
  408bfe:	6818      	ldr	r0, [r3, #0]
  408c00:	f04f 33ff 	mov.w	r3, #4294967295
  408c04:	9300      	str	r3, [sp, #0]
  408c06:	2300      	movs	r3, #0
  408c08:	2200      	movs	r2, #0
  408c0a:	2101      	movs	r1, #1
  408c0c:	4c0e      	ldr	r4, [pc, #56]	; (408c48 <cResetVariables+0x58>)
  408c0e:	47a0      	blx	r4
	
	//Restart all Variables:
	initializeIMUVariables();
  408c10:	4b0e      	ldr	r3, [pc, #56]	; (408c4c <cResetVariables+0x5c>)
  408c12:	4798      	blx	r3
	
	//Reset Encoder:
	//resetCounterEncoder();
	
	//Set Initial Angle Encoder:
	setCounterEncoder(true, angleKalman);
  408c14:	4b0e      	ldr	r3, [pc, #56]	; (408c50 <cResetVariables+0x60>)
  408c16:	cb18      	ldmia	r3, {r3, r4}
  408c18:	461a      	mov	r2, r3
  408c1a:	4623      	mov	r3, r4
  408c1c:	2001      	movs	r0, #1
  408c1e:	490d      	ldr	r1, [pc, #52]	; (408c54 <cResetVariables+0x64>)
  408c20:	4788      	blx	r1
	
	//Start time Sample for IMU
	xTimerStart(xTimerIMU, portMAX_DELAY);
  408c22:	4b08      	ldr	r3, [pc, #32]	; (408c44 <cResetVariables+0x54>)
  408c24:	681c      	ldr	r4, [r3, #0]
  408c26:	4b0c      	ldr	r3, [pc, #48]	; (408c58 <cResetVariables+0x68>)
  408c28:	4798      	blx	r3
  408c2a:	4602      	mov	r2, r0
  408c2c:	f04f 33ff 	mov.w	r3, #4294967295
  408c30:	9300      	str	r3, [sp, #0]
  408c32:	2300      	movs	r3, #0
  408c34:	2100      	movs	r1, #0
  408c36:	4620      	mov	r0, r4
  408c38:	4c03      	ldr	r4, [pc, #12]	; (408c48 <cResetVariables+0x58>)
  408c3a:	47a0      	blx	r4
}
  408c3c:	bf00      	nop
  408c3e:	3714      	adds	r7, #20
  408c40:	46bd      	mov	sp, r7
  408c42:	bd90      	pop	{r4, r7, pc}
  408c44:	200045e4 	.word	0x200045e4
  408c48:	0040846d 	.word	0x0040846d
  408c4c:	00408b31 	.word	0x00408b31
  408c50:	200044b8 	.word	0x200044b8
  408c54:	00400909 	.word	0x00400909
  408c58:	00407a41 	.word	0x00407a41

00408c5c <cStartSampleReset>:

void cStartSampleReset(commVar val){	
  408c5c:	b590      	push	{r4, r7, lr}
  408c5e:	b085      	sub	sp, #20
  408c60:	af00      	add	r7, sp, #0
  408c62:	463c      	mov	r4, r7
  408c64:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	//Reset Variables:
	cResetVariables(val);
  408c68:	463b      	mov	r3, r7
  408c6a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  408c6c:	4c04      	ldr	r4, [pc, #16]	; (408c80 <cStartSampleReset+0x24>)
  408c6e:	47a0      	blx	r4
	
	//Start Serial Task
	cStartSample(val);
  408c70:	463b      	mov	r3, r7
  408c72:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  408c74:	4c03      	ldr	r4, [pc, #12]	; (408c84 <cStartSampleReset+0x28>)
  408c76:	47a0      	blx	r4
}
  408c78:	bf00      	nop
  408c7a:	3714      	adds	r7, #20
  408c7c:	46bd      	mov	sp, r7
  408c7e:	bd90      	pop	{r4, r7, pc}
  408c80:	00408bf1 	.word	0x00408bf1
  408c84:	004020f1 	.word	0x004020f1

00408c88 <getFinalAngle>:

static double getFinalAngle(double *acel, double *gyro){
  408c88:	b5f0      	push	{r4, r5, r6, r7, lr}
  408c8a:	b0a1      	sub	sp, #132	; 0x84
  408c8c:	af00      	add	r7, sp, #0
  408c8e:	6078      	str	r0, [r7, #4]
  408c90:	6039      	str	r1, [r7, #0]
	uint32_t statusLow, statusHigh;
	double dAcel[2][NUM_AXIS], dGyro[2][NUM_AXIS];
	double resultAngle = 0;
  408c92:	f04f 0300 	mov.w	r3, #0
  408c96:	f04f 0400 	mov.w	r4, #0
  408c9a:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
	uint32_t i;
	
	statusLow = sampleIMU(IMU_Low, &dAcel[0][0], &dGyro[0][0]);
  408c9e:	f107 0208 	add.w	r2, r7, #8
  408ca2:	f107 0338 	add.w	r3, r7, #56	; 0x38
  408ca6:	4619      	mov	r1, r3
  408ca8:	2068      	movs	r0, #104	; 0x68
  408caa:	4b6d      	ldr	r3, [pc, #436]	; (408e60 <getFinalAngle+0x1d8>)
  408cac:	4798      	blx	r3
  408cae:	6738      	str	r0, [r7, #112]	; 0x70
	statusHigh = sampleIMU(IMU_High, &dAcel[1][0], &dGyro[1][0]);
  408cb0:	f107 0308 	add.w	r3, r7, #8
  408cb4:	f103 0218 	add.w	r2, r3, #24
  408cb8:	f107 0338 	add.w	r3, r7, #56	; 0x38
  408cbc:	3318      	adds	r3, #24
  408cbe:	4619      	mov	r1, r3
  408cc0:	2069      	movs	r0, #105	; 0x69
  408cc2:	4b67      	ldr	r3, [pc, #412]	; (408e60 <getFinalAngle+0x1d8>)
  408cc4:	4798      	blx	r3
  408cc6:	66f8      	str	r0, [r7, #108]	; 0x6c
	
	if ( (statusLow | statusHigh) == TWI_SUCCESS ) {
  408cc8:	6f3a      	ldr	r2, [r7, #112]	; 0x70
  408cca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
  408ccc:	4313      	orrs	r3, r2
  408cce:	2b00      	cmp	r3, #0
  408cd0:	d161      	bne.n	408d96 <getFinalAngle+0x10e>
		resultAngle = getPureAngleTwoIMU(&dAcel[IMUADDR_TO_NUM(IMU_Low)][0], &dAcel[IMUADDR_TO_NUM(IMU_High)][0]);
  408cd2:	f107 0338 	add.w	r3, r7, #56	; 0x38
  408cd6:	f103 0218 	add.w	r2, r3, #24
  408cda:	f107 0338 	add.w	r3, r7, #56	; 0x38
  408cde:	4611      	mov	r1, r2
  408ce0:	4618      	mov	r0, r3
  408ce2:	4b60      	ldr	r3, [pc, #384]	; (408e64 <getFinalAngle+0x1dc>)
  408ce4:	4798      	blx	r3
  408ce6:	e9c7 011e 	strd	r0, r1, [r7, #120]	; 0x78
		/* Give the Mean value between two IMU back */
		for (i = 0; i < NUM_AXIS; i++) {
  408cea:	2300      	movs	r3, #0
  408cec:	677b      	str	r3, [r7, #116]	; 0x74
  408cee:	e04e      	b.n	408d8e <getFinalAngle+0x106>
			acel[i] = ( ( dAcel[IMUADDR_TO_NUM(IMU_Low)][i] + dAcel[IMUADDR_TO_NUM(IMU_High)][i] ) / 2 );
  408cf0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
  408cf2:	00db      	lsls	r3, r3, #3
  408cf4:	687a      	ldr	r2, [r7, #4]
  408cf6:	18d5      	adds	r5, r2, r3
  408cf8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
  408cfa:	00db      	lsls	r3, r3, #3
  408cfc:	f107 0280 	add.w	r2, r7, #128	; 0x80
  408d00:	4413      	add	r3, r2
  408d02:	3b48      	subs	r3, #72	; 0x48
  408d04:	e9d3 0100 	ldrd	r0, r1, [r3]
  408d08:	6f7b      	ldr	r3, [r7, #116]	; 0x74
  408d0a:	3303      	adds	r3, #3
  408d0c:	00db      	lsls	r3, r3, #3
  408d0e:	f107 0280 	add.w	r2, r7, #128	; 0x80
  408d12:	4413      	add	r3, r2
  408d14:	3b48      	subs	r3, #72	; 0x48
  408d16:	cb18      	ldmia	r3, {r3, r4}
  408d18:	4e53      	ldr	r6, [pc, #332]	; (408e68 <getFinalAngle+0x1e0>)
  408d1a:	461a      	mov	r2, r3
  408d1c:	4623      	mov	r3, r4
  408d1e:	47b0      	blx	r6
  408d20:	4603      	mov	r3, r0
  408d22:	460c      	mov	r4, r1
  408d24:	4618      	mov	r0, r3
  408d26:	4621      	mov	r1, r4
  408d28:	4c50      	ldr	r4, [pc, #320]	; (408e6c <getFinalAngle+0x1e4>)
  408d2a:	f04f 0200 	mov.w	r2, #0
  408d2e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  408d32:	47a0      	blx	r4
  408d34:	4603      	mov	r3, r0
  408d36:	460c      	mov	r4, r1
  408d38:	e9c5 3400 	strd	r3, r4, [r5]
			gyro[i] = ( ( dGyro[IMUADDR_TO_NUM(IMU_Low)][i] + dGyro[IMUADDR_TO_NUM(IMU_High)][i] ) / 2 );
  408d3c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
  408d3e:	00db      	lsls	r3, r3, #3
  408d40:	683a      	ldr	r2, [r7, #0]
  408d42:	18d5      	adds	r5, r2, r3
  408d44:	6f7b      	ldr	r3, [r7, #116]	; 0x74
  408d46:	00db      	lsls	r3, r3, #3
  408d48:	f107 0280 	add.w	r2, r7, #128	; 0x80
  408d4c:	4413      	add	r3, r2
  408d4e:	3b78      	subs	r3, #120	; 0x78
  408d50:	e9d3 0100 	ldrd	r0, r1, [r3]
  408d54:	6f7b      	ldr	r3, [r7, #116]	; 0x74
  408d56:	3303      	adds	r3, #3
  408d58:	00db      	lsls	r3, r3, #3
  408d5a:	f107 0280 	add.w	r2, r7, #128	; 0x80
  408d5e:	4413      	add	r3, r2
  408d60:	3b78      	subs	r3, #120	; 0x78
  408d62:	cb18      	ldmia	r3, {r3, r4}
  408d64:	4e40      	ldr	r6, [pc, #256]	; (408e68 <getFinalAngle+0x1e0>)
  408d66:	461a      	mov	r2, r3
  408d68:	4623      	mov	r3, r4
  408d6a:	47b0      	blx	r6
  408d6c:	4603      	mov	r3, r0
  408d6e:	460c      	mov	r4, r1
  408d70:	4618      	mov	r0, r3
  408d72:	4621      	mov	r1, r4
  408d74:	4c3d      	ldr	r4, [pc, #244]	; (408e6c <getFinalAngle+0x1e4>)
  408d76:	f04f 0200 	mov.w	r2, #0
  408d7a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  408d7e:	47a0      	blx	r4
  408d80:	4603      	mov	r3, r0
  408d82:	460c      	mov	r4, r1
  408d84:	e9c5 3400 	strd	r3, r4, [r5]
	statusHigh = sampleIMU(IMU_High, &dAcel[1][0], &dGyro[1][0]);
	
	if ( (statusLow | statusHigh) == TWI_SUCCESS ) {
		resultAngle = getPureAngleTwoIMU(&dAcel[IMUADDR_TO_NUM(IMU_Low)][0], &dAcel[IMUADDR_TO_NUM(IMU_High)][0]);
		/* Give the Mean value between two IMU back */
		for (i = 0; i < NUM_AXIS; i++) {
  408d88:	6f7b      	ldr	r3, [r7, #116]	; 0x74
  408d8a:	3301      	adds	r3, #1
  408d8c:	677b      	str	r3, [r7, #116]	; 0x74
  408d8e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
  408d90:	2b02      	cmp	r3, #2
  408d92:	d9ad      	bls.n	408cf0 <getFinalAngle+0x68>
  408d94:	e05d      	b.n	408e52 <getFinalAngle+0x1ca>
			acel[i] = ( ( dAcel[IMUADDR_TO_NUM(IMU_Low)][i] + dAcel[IMUADDR_TO_NUM(IMU_High)][i] ) / 2 );
			gyro[i] = ( ( dGyro[IMUADDR_TO_NUM(IMU_Low)][i] + dGyro[IMUADDR_TO_NUM(IMU_High)][i] ) / 2 );
		}
	} 
	else if ( statusLow == TWI_SUCCESS ) {
  408d96:	6f3b      	ldr	r3, [r7, #112]	; 0x70
  408d98:	2b00      	cmp	r3, #0
  408d9a:	d12a      	bne.n	408df2 <getFinalAngle+0x16a>
		resultAngle = getPureAngle(&dAcel[IMUADDR_TO_NUM(IMU_Low)][0]);
  408d9c:	f107 0338 	add.w	r3, r7, #56	; 0x38
  408da0:	4618      	mov	r0, r3
  408da2:	4b33      	ldr	r3, [pc, #204]	; (408e70 <getFinalAngle+0x1e8>)
  408da4:	4798      	blx	r3
  408da6:	e9c7 011e 	strd	r0, r1, [r7, #120]	; 0x78
		for (i = 0; i < NUM_AXIS; i++) {
  408daa:	2300      	movs	r3, #0
  408dac:	677b      	str	r3, [r7, #116]	; 0x74
  408dae:	e01c      	b.n	408dea <getFinalAngle+0x162>
			acel[i] = dAcel[IMUADDR_TO_NUM(IMU_Low)][i];
  408db0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
  408db2:	00db      	lsls	r3, r3, #3
  408db4:	687a      	ldr	r2, [r7, #4]
  408db6:	441a      	add	r2, r3
  408db8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
  408dba:	00db      	lsls	r3, r3, #3
  408dbc:	f107 0180 	add.w	r1, r7, #128	; 0x80
  408dc0:	440b      	add	r3, r1
  408dc2:	3b48      	subs	r3, #72	; 0x48
  408dc4:	cb18      	ldmia	r3, {r3, r4}
  408dc6:	e9c2 3400 	strd	r3, r4, [r2]
			gyro[i] = dGyro[IMUADDR_TO_NUM(IMU_Low)][i];
  408dca:	6f7b      	ldr	r3, [r7, #116]	; 0x74
  408dcc:	00db      	lsls	r3, r3, #3
  408dce:	683a      	ldr	r2, [r7, #0]
  408dd0:	441a      	add	r2, r3
  408dd2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
  408dd4:	00db      	lsls	r3, r3, #3
  408dd6:	f107 0180 	add.w	r1, r7, #128	; 0x80
  408dda:	440b      	add	r3, r1
  408ddc:	3b78      	subs	r3, #120	; 0x78
  408dde:	cb18      	ldmia	r3, {r3, r4}
  408de0:	e9c2 3400 	strd	r3, r4, [r2]
			gyro[i] = ( ( dGyro[IMUADDR_TO_NUM(IMU_Low)][i] + dGyro[IMUADDR_TO_NUM(IMU_High)][i] ) / 2 );
		}
	} 
	else if ( statusLow == TWI_SUCCESS ) {
		resultAngle = getPureAngle(&dAcel[IMUADDR_TO_NUM(IMU_Low)][0]);
		for (i = 0; i < NUM_AXIS; i++) {
  408de4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
  408de6:	3301      	adds	r3, #1
  408de8:	677b      	str	r3, [r7, #116]	; 0x74
  408dea:	6f7b      	ldr	r3, [r7, #116]	; 0x74
  408dec:	2b02      	cmp	r3, #2
  408dee:	d9df      	bls.n	408db0 <getFinalAngle+0x128>
  408df0:	e02f      	b.n	408e52 <getFinalAngle+0x1ca>
			acel[i] = dAcel[IMUADDR_TO_NUM(IMU_Low)][i];
			gyro[i] = dGyro[IMUADDR_TO_NUM(IMU_Low)][i];
		}
	}
	else if ( statusHigh == TWI_SUCCESS ) {
  408df2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
  408df4:	2b00      	cmp	r3, #0
  408df6:	d12c      	bne.n	408e52 <getFinalAngle+0x1ca>
		resultAngle = getPureAngle(&dAcel[IMUADDR_TO_NUM(IMU_High)][0]);
  408df8:	f107 0338 	add.w	r3, r7, #56	; 0x38
  408dfc:	3318      	adds	r3, #24
  408dfe:	4618      	mov	r0, r3
  408e00:	4b1b      	ldr	r3, [pc, #108]	; (408e70 <getFinalAngle+0x1e8>)
  408e02:	4798      	blx	r3
  408e04:	e9c7 011e 	strd	r0, r1, [r7, #120]	; 0x78
		for (i = 0; i < NUM_AXIS; i++) {
  408e08:	2300      	movs	r3, #0
  408e0a:	677b      	str	r3, [r7, #116]	; 0x74
  408e0c:	e01e      	b.n	408e4c <getFinalAngle+0x1c4>
			acel[i] = dAcel[IMUADDR_TO_NUM(IMU_High)][i];
  408e0e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
  408e10:	00db      	lsls	r3, r3, #3
  408e12:	687a      	ldr	r2, [r7, #4]
  408e14:	441a      	add	r2, r3
  408e16:	6f7b      	ldr	r3, [r7, #116]	; 0x74
  408e18:	3303      	adds	r3, #3
  408e1a:	00db      	lsls	r3, r3, #3
  408e1c:	f107 0180 	add.w	r1, r7, #128	; 0x80
  408e20:	440b      	add	r3, r1
  408e22:	3b48      	subs	r3, #72	; 0x48
  408e24:	cb18      	ldmia	r3, {r3, r4}
  408e26:	e9c2 3400 	strd	r3, r4, [r2]
			gyro[i] = dGyro[IMUADDR_TO_NUM(IMU_High)][i];
  408e2a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
  408e2c:	00db      	lsls	r3, r3, #3
  408e2e:	683a      	ldr	r2, [r7, #0]
  408e30:	441a      	add	r2, r3
  408e32:	6f7b      	ldr	r3, [r7, #116]	; 0x74
  408e34:	3303      	adds	r3, #3
  408e36:	00db      	lsls	r3, r3, #3
  408e38:	f107 0180 	add.w	r1, r7, #128	; 0x80
  408e3c:	440b      	add	r3, r1
  408e3e:	3b78      	subs	r3, #120	; 0x78
  408e40:	cb18      	ldmia	r3, {r3, r4}
  408e42:	e9c2 3400 	strd	r3, r4, [r2]
			gyro[i] = dGyro[IMUADDR_TO_NUM(IMU_Low)][i];
		}
	}
	else if ( statusHigh == TWI_SUCCESS ) {
		resultAngle = getPureAngle(&dAcel[IMUADDR_TO_NUM(IMU_High)][0]);
		for (i = 0; i < NUM_AXIS; i++) {
  408e46:	6f7b      	ldr	r3, [r7, #116]	; 0x74
  408e48:	3301      	adds	r3, #1
  408e4a:	677b      	str	r3, [r7, #116]	; 0x74
  408e4c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
  408e4e:	2b02      	cmp	r3, #2
  408e50:	d9dd      	bls.n	408e0e <getFinalAngle+0x186>
			acel[i] = dAcel[IMUADDR_TO_NUM(IMU_High)][i];
			gyro[i] = dGyro[IMUADDR_TO_NUM(IMU_High)][i];
		}
	}

	return resultAngle;
  408e52:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	; 0x78
}
  408e56:	4618      	mov	r0, r3
  408e58:	4621      	mov	r1, r4
  408e5a:	3784      	adds	r7, #132	; 0x84
  408e5c:	46bd      	mov	sp, r7
  408e5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  408e60:	00400f65 	.word	0x00400f65
  408e64:	00400fc9 	.word	0x00400fc9
  408e68:	0040b1e1 	.word	0x0040b1e1
  408e6c:	0040b799 	.word	0x0040b799
  408e70:	00401081 	.word	0x00401081
  408e74:	00000000 	.word	0x00000000

00408e78 <IMUTask>:

void IMUTask(void *pvParameters){
  408e78:	b5f0      	push	{r4, r5, r6, r7, lr}
  408e7a:	b087      	sub	sp, #28
  408e7c:	af02      	add	r7, sp, #8
  408e7e:	6078      	str	r0, [r7, #4]
	UNUSED(pvParameters);
	status_code_t status;
	
	//Starting Queues:
	initIMUQueue();
  408e80:	4b59      	ldr	r3, [pc, #356]	; (408fe8 <IMUTask+0x170>)
  408e82:	4798      	blx	r3
	
	vSemaphoreCreateBinary(xseIMUValues);
  408e84:	2203      	movs	r2, #3
  408e86:	2100      	movs	r1, #0
  408e88:	2001      	movs	r0, #1
  408e8a:	4b58      	ldr	r3, [pc, #352]	; (408fec <IMUTask+0x174>)
  408e8c:	4798      	blx	r3
  408e8e:	4602      	mov	r2, r0
  408e90:	4b57      	ldr	r3, [pc, #348]	; (408ff0 <IMUTask+0x178>)
  408e92:	601a      	str	r2, [r3, #0]
  408e94:	4b56      	ldr	r3, [pc, #344]	; (408ff0 <IMUTask+0x178>)
  408e96:	681b      	ldr	r3, [r3, #0]
  408e98:	2b00      	cmp	r3, #0
  408e9a:	d006      	beq.n	408eaa <IMUTask+0x32>
  408e9c:	4b54      	ldr	r3, [pc, #336]	; (408ff0 <IMUTask+0x178>)
  408e9e:	6818      	ldr	r0, [r3, #0]
  408ea0:	2300      	movs	r3, #0
  408ea2:	2200      	movs	r2, #0
  408ea4:	2100      	movs	r1, #0
  408ea6:	4c53      	ldr	r4, [pc, #332]	; (408ff4 <IMUTask+0x17c>)
  408ea8:	47a0      	blx	r4
	configASSERT(xseIMUValues);
  408eaa:	4b51      	ldr	r3, [pc, #324]	; (408ff0 <IMUTask+0x178>)
  408eac:	681b      	ldr	r3, [r3, #0]
  408eae:	2b00      	cmp	r3, #0
  408eb0:	d103      	bne.n	408eba <IMUTask+0x42>
  408eb2:	4b51      	ldr	r3, [pc, #324]	; (408ff8 <IMUTask+0x180>)
  408eb4:	4798      	blx	r3
  408eb6:	bf00      	nop
  408eb8:	e7fd      	b.n	408eb6 <IMUTask+0x3e>
	xSemaphoreTake(xseIMUValues, 0);
  408eba:	4b4d      	ldr	r3, [pc, #308]	; (408ff0 <IMUTask+0x178>)
  408ebc:	6818      	ldr	r0, [r3, #0]
  408ebe:	2300      	movs	r3, #0
  408ec0:	2200      	movs	r2, #0
  408ec2:	2100      	movs	r1, #0
  408ec4:	4c4d      	ldr	r4, [pc, #308]	; (408ffc <IMUTask+0x184>)
  408ec6:	47a0      	blx	r4
	
	vSemaphoreCreateBinary(xSemIMUInt);
  408ec8:	2203      	movs	r2, #3
  408eca:	2100      	movs	r1, #0
  408ecc:	2001      	movs	r0, #1
  408ece:	4b47      	ldr	r3, [pc, #284]	; (408fec <IMUTask+0x174>)
  408ed0:	4798      	blx	r3
  408ed2:	4602      	mov	r2, r0
  408ed4:	4b4a      	ldr	r3, [pc, #296]	; (409000 <IMUTask+0x188>)
  408ed6:	601a      	str	r2, [r3, #0]
  408ed8:	4b49      	ldr	r3, [pc, #292]	; (409000 <IMUTask+0x188>)
  408eda:	681b      	ldr	r3, [r3, #0]
  408edc:	2b00      	cmp	r3, #0
  408ede:	d006      	beq.n	408eee <IMUTask+0x76>
  408ee0:	4b47      	ldr	r3, [pc, #284]	; (409000 <IMUTask+0x188>)
  408ee2:	6818      	ldr	r0, [r3, #0]
  408ee4:	2300      	movs	r3, #0
  408ee6:	2200      	movs	r2, #0
  408ee8:	2100      	movs	r1, #0
  408eea:	4c42      	ldr	r4, [pc, #264]	; (408ff4 <IMUTask+0x17c>)
  408eec:	47a0      	blx	r4
	configASSERT(xSemIMUInt);
  408eee:	4b44      	ldr	r3, [pc, #272]	; (409000 <IMUTask+0x188>)
  408ef0:	681b      	ldr	r3, [r3, #0]
  408ef2:	2b00      	cmp	r3, #0
  408ef4:	d103      	bne.n	408efe <IMUTask+0x86>
  408ef6:	4b40      	ldr	r3, [pc, #256]	; (408ff8 <IMUTask+0x180>)
  408ef8:	4798      	blx	r3
  408efa:	bf00      	nop
  408efc:	e7fd      	b.n	408efa <IMUTask+0x82>
	xSemaphoreTake(xSemIMUInt, 0);
  408efe:	4b40      	ldr	r3, [pc, #256]	; (409000 <IMUTask+0x188>)
  408f00:	6818      	ldr	r0, [r3, #0]
  408f02:	2300      	movs	r3, #0
  408f04:	2200      	movs	r2, #0
  408f06:	2100      	movs	r1, #0
  408f08:	4c3c      	ldr	r4, [pc, #240]	; (408ffc <IMUTask+0x184>)
  408f0a:	47a0      	blx	r4
	
#ifndef INT_PIN
	//Timer Task:
	xTimerIMU = xTimerCreate( (const signed char *) "TimerIMU", TWI_TASK_DELAY , pdTRUE, NULL, vTimerIMU);
  408f0c:	4b3d      	ldr	r3, [pc, #244]	; (409004 <IMUTask+0x18c>)
  408f0e:	9300      	str	r3, [sp, #0]
  408f10:	2300      	movs	r3, #0
  408f12:	2201      	movs	r2, #1
  408f14:	2114      	movs	r1, #20
  408f16:	483c      	ldr	r0, [pc, #240]	; (409008 <IMUTask+0x190>)
  408f18:	4c3c      	ldr	r4, [pc, #240]	; (40900c <IMUTask+0x194>)
  408f1a:	47a0      	blx	r4
  408f1c:	4602      	mov	r2, r0
  408f1e:	4b3c      	ldr	r3, [pc, #240]	; (409010 <IMUTask+0x198>)
  408f20:	601a      	str	r2, [r3, #0]
	xTimerStart(xTimerIMU, 0);
  408f22:	4b3b      	ldr	r3, [pc, #236]	; (409010 <IMUTask+0x198>)
  408f24:	681c      	ldr	r4, [r3, #0]
  408f26:	4b3b      	ldr	r3, [pc, #236]	; (409014 <IMUTask+0x19c>)
  408f28:	4798      	blx	r3
  408f2a:	4602      	mov	r2, r0
  408f2c:	2300      	movs	r3, #0
  408f2e:	9300      	str	r3, [sp, #0]
  408f30:	2300      	movs	r3, #0
  408f32:	2100      	movs	r1, #0
  408f34:	4620      	mov	r0, r4
  408f36:	4c38      	ldr	r4, [pc, #224]	; (409018 <IMUTask+0x1a0>)
  408f38:	47a0      	blx	r4
	
	/*
	*	PA3 - Data
	*	PA4 - Clock
	*/
	status = configIMU();
  408f3a:	4b38      	ldr	r3, [pc, #224]	; (40901c <IMUTask+0x1a4>)
  408f3c:	4798      	blx	r3
  408f3e:	4603      	mov	r3, r0
  408f40:	73bb      	strb	r3, [r7, #14]
	lastTickCounter = g_tickCounter;
  408f42:	4b37      	ldr	r3, [pc, #220]	; (409020 <IMUTask+0x1a8>)
  408f44:	681b      	ldr	r3, [r3, #0]
  408f46:	4a37      	ldr	r2, [pc, #220]	; (409024 <IMUTask+0x1ac>)
  408f48:	6013      	str	r3, [r2, #0]
	if (status != STATUS_OK){
  408f4a:	f997 300e 	ldrsb.w	r3, [r7, #14]
  408f4e:	2b00      	cmp	r3, #0
  408f50:	d008      	beq.n	408f64 <IMUTask+0xec>
		printf_mux("Error IMU!");
  408f52:	4835      	ldr	r0, [pc, #212]	; (409028 <IMUTask+0x1b0>)
  408f54:	4b35      	ldr	r3, [pc, #212]	; (40902c <IMUTask+0x1b4>)
  408f56:	4798      	blx	r3
		LED_On(LED2_GPIO);
  408f58:	2019      	movs	r0, #25
  408f5a:	4b35      	ldr	r3, [pc, #212]	; (409030 <IMUTask+0x1b8>)
  408f5c:	4798      	blx	r3
		vTaskDelete(NULL);
  408f5e:	2000      	movs	r0, #0
  408f60:	4b34      	ldr	r3, [pc, #208]	; (409034 <IMUTask+0x1bc>)
  408f62:	4798      	blx	r3
	}
	
	uint8_t i = 0;
  408f64:	2300      	movs	r3, #0
  408f66:	73fb      	strb	r3, [r7, #15]
	
	//Start Kalman Constants with standard values:
	kalmanC.Qangle		=	0.001;
  408f68:	4a33      	ldr	r2, [pc, #204]	; (409038 <IMUTask+0x1c0>)
  408f6a:	a419      	add	r4, pc, #100	; (adr r4, 408fd0 <IMUTask+0x158>)
  408f6c:	e9d4 3400 	ldrd	r3, r4, [r4]
  408f70:	e9c2 3400 	strd	r3, r4, [r2]
	kalmanC.Qbias		=	0.003;
  408f74:	4a30      	ldr	r2, [pc, #192]	; (409038 <IMUTask+0x1c0>)
  408f76:	a418      	add	r4, pc, #96	; (adr r4, 408fd8 <IMUTask+0x160>)
  408f78:	e9d4 3400 	ldrd	r3, r4, [r4]
  408f7c:	e9c2 3402 	strd	r3, r4, [r2, #8]
	kalmanC.Rmeasure	=	0.03;
  408f80:	4a2d      	ldr	r2, [pc, #180]	; (409038 <IMUTask+0x1c0>)
  408f82:	a417      	add	r4, pc, #92	; (adr r4, 408fe0 <IMUTask+0x168>)
  408f84:	e9d4 3400 	ldrd	r3, r4, [r4]
  408f88:	e9c2 3404 	strd	r3, r4, [r2, #16]
	initializeIMUVariables();
  408f8c:	4b2b      	ldr	r3, [pc, #172]	; (40903c <IMUTask+0x1c4>)
  408f8e:	4798      	blx	r3
	
	for (;;){
		xSemaphoreTake(xSemIMUInt, portMAX_DELAY);
  408f90:	4b1b      	ldr	r3, [pc, #108]	; (409000 <IMUTask+0x188>)
  408f92:	6818      	ldr	r0, [r3, #0]
  408f94:	2300      	movs	r3, #0
  408f96:	f04f 32ff 	mov.w	r2, #4294967295
  408f9a:	2100      	movs	r1, #0
  408f9c:	4c17      	ldr	r4, [pc, #92]	; (408ffc <IMUTask+0x184>)
  408f9e:	47a0      	blx	r4
		
		memset(gAcel, 0, sizeof(gAcel));
  408fa0:	2218      	movs	r2, #24
  408fa2:	2100      	movs	r1, #0
  408fa4:	4826      	ldr	r0, [pc, #152]	; (409040 <IMUTask+0x1c8>)
  408fa6:	4b27      	ldr	r3, [pc, #156]	; (409044 <IMUTask+0x1cc>)
  408fa8:	4798      	blx	r3
		memset(gGyro, 0, sizeof(gGyro));
  408faa:	2218      	movs	r2, #24
  408fac:	2100      	movs	r1, #0
  408fae:	4826      	ldr	r0, [pc, #152]	; (409048 <IMUTask+0x1d0>)
  408fb0:	4b24      	ldr	r3, [pc, #144]	; (409044 <IMUTask+0x1cc>)
  408fb2:	4798      	blx	r3
		anglePure = getFinalAngle(gAcel, gGyro);
  408fb4:	4924      	ldr	r1, [pc, #144]	; (409048 <IMUTask+0x1d0>)
  408fb6:	4822      	ldr	r0, [pc, #136]	; (409040 <IMUTask+0x1c8>)
  408fb8:	4b24      	ldr	r3, [pc, #144]	; (40904c <IMUTask+0x1d4>)
  408fba:	4798      	blx	r3
  408fbc:	4603      	mov	r3, r0
  408fbe:	460c      	mov	r4, r1
  408fc0:	4a23      	ldr	r2, [pc, #140]	; (409050 <IMUTask+0x1d8>)
  408fc2:	e9c2 3400 	strd	r3, r4, [r2]
		
		/* Send to UART Task: */
		for (i = 0; i < NUM_AXIS; i++){
  408fc6:	2300      	movs	r3, #0
  408fc8:	73fb      	strb	r3, [r7, #15]
  408fca:	e06e      	b.n	4090aa <IMUTask+0x232>
  408fcc:	f3af 8000 	nop.w
  408fd0:	d2f1a9fc 	.word	0xd2f1a9fc
  408fd4:	3f50624d 	.word	0x3f50624d
  408fd8:	bc6a7efa 	.word	0xbc6a7efa
  408fdc:	3f689374 	.word	0x3f689374
  408fe0:	eb851eb8 	.word	0xeb851eb8
  408fe4:	3f9eb851 	.word	0x3f9eb851
  408fe8:	00408985 	.word	0x00408985
  408fec:	00406bed 	.word	0x00406bed
  408ff0:	20004508 	.word	0x20004508
  408ff4:	00406d6d 	.word	0x00406d6d
  408ff8:	004067c5 	.word	0x004067c5
  408ffc:	00406f91 	.word	0x00406f91
  409000:	20004588 	.word	0x20004588
  409004:	00408a31 	.word	0x00408a31
  409008:	00415064 	.word	0x00415064
  40900c:	004083f1 	.word	0x004083f1
  409010:	200045e4 	.word	0x200045e4
  409014:	00407a41 	.word	0x00407a41
  409018:	0040846d 	.word	0x0040846d
  40901c:	00401729 	.word	0x00401729
  409020:	20004518 	.word	0x20004518
  409024:	20004428 	.word	0x20004428
  409028:	00415070 	.word	0x00415070
  40902c:	00401c59 	.word	0x00401c59
  409030:	004043d1 	.word	0x004043d1
  409034:	004075ad 	.word	0x004075ad
  409038:	20004430 	.word	0x20004430
  40903c:	00408b31 	.word	0x00408b31
  409040:	20004478 	.word	0x20004478
  409044:	0040c329 	.word	0x0040c329
  409048:	20004490 	.word	0x20004490
  40904c:	00408c89 	.word	0x00408c89
  409050:	200044a8 	.word	0x200044a8
			xQueueOverwrite(xQueueAcel[i], (void * ) &gAcel[i]);
  409054:	7bfb      	ldrb	r3, [r7, #15]
  409056:	4a46      	ldr	r2, [pc, #280]	; (409170 <IMUTask+0x2f8>)
  409058:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  40905c:	2100      	movs	r1, #0
  40905e:	4618      	mov	r0, r3
  409060:	4b44      	ldr	r3, [pc, #272]	; (409174 <IMUTask+0x2fc>)
  409062:	4798      	blx	r3
  409064:	7bfb      	ldrb	r3, [r7, #15]
  409066:	4a42      	ldr	r2, [pc, #264]	; (409170 <IMUTask+0x2f8>)
  409068:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
  40906c:	7bfb      	ldrb	r3, [r7, #15]
  40906e:	00db      	lsls	r3, r3, #3
  409070:	4a41      	ldr	r2, [pc, #260]	; (409178 <IMUTask+0x300>)
  409072:	1899      	adds	r1, r3, r2
  409074:	2301      	movs	r3, #1
  409076:	2200      	movs	r2, #0
  409078:	4c40      	ldr	r4, [pc, #256]	; (40917c <IMUTask+0x304>)
  40907a:	47a0      	blx	r4
			xQueueOverwrite(xQueueGyro[i], (void * ) &gGyro[i]);
  40907c:	7bfb      	ldrb	r3, [r7, #15]
  40907e:	4a40      	ldr	r2, [pc, #256]	; (409180 <IMUTask+0x308>)
  409080:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  409084:	2100      	movs	r1, #0
  409086:	4618      	mov	r0, r3
  409088:	4b3a      	ldr	r3, [pc, #232]	; (409174 <IMUTask+0x2fc>)
  40908a:	4798      	blx	r3
  40908c:	7bfb      	ldrb	r3, [r7, #15]
  40908e:	4a3c      	ldr	r2, [pc, #240]	; (409180 <IMUTask+0x308>)
  409090:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
  409094:	7bfb      	ldrb	r3, [r7, #15]
  409096:	00db      	lsls	r3, r3, #3
  409098:	4a3a      	ldr	r2, [pc, #232]	; (409184 <IMUTask+0x30c>)
  40909a:	1899      	adds	r1, r3, r2
  40909c:	2301      	movs	r3, #1
  40909e:	2200      	movs	r2, #0
  4090a0:	4c36      	ldr	r4, [pc, #216]	; (40917c <IMUTask+0x304>)
  4090a2:	47a0      	blx	r4
		memset(gAcel, 0, sizeof(gAcel));
		memset(gGyro, 0, sizeof(gGyro));
		anglePure = getFinalAngle(gAcel, gGyro);
		
		/* Send to UART Task: */
		for (i = 0; i < NUM_AXIS; i++){
  4090a4:	7bfb      	ldrb	r3, [r7, #15]
  4090a6:	3301      	adds	r3, #1
  4090a8:	73fb      	strb	r3, [r7, #15]
  4090aa:	7bfb      	ldrb	r3, [r7, #15]
  4090ac:	2b02      	cmp	r3, #2
  4090ae:	d9d1      	bls.n	409054 <IMUTask+0x1dc>
			xQueueOverwrite(xQueueAcel[i], (void * ) &gAcel[i]);
			xQueueOverwrite(xQueueGyro[i], (void * ) &gGyro[i]);
		}
		
		xQueueOverwrite(xQueueAngle[0], (void * ) &anglePure);
  4090b0:	4b35      	ldr	r3, [pc, #212]	; (409188 <IMUTask+0x310>)
  4090b2:	681b      	ldr	r3, [r3, #0]
  4090b4:	2100      	movs	r1, #0
  4090b6:	4618      	mov	r0, r3
  4090b8:	4b2e      	ldr	r3, [pc, #184]	; (409174 <IMUTask+0x2fc>)
  4090ba:	4798      	blx	r3
  4090bc:	4b32      	ldr	r3, [pc, #200]	; (409188 <IMUTask+0x310>)
  4090be:	6818      	ldr	r0, [r3, #0]
  4090c0:	2301      	movs	r3, #1
  4090c2:	2200      	movs	r2, #0
  4090c4:	4931      	ldr	r1, [pc, #196]	; (40918c <IMUTask+0x314>)
  4090c6:	4c2d      	ldr	r4, [pc, #180]	; (40917c <IMUTask+0x304>)
  4090c8:	47a0      	blx	r4
		getComplFilterAngle(&angleComplFilter, gAcel, gGyro, dt);
  4090ca:	4b31      	ldr	r3, [pc, #196]	; (409190 <IMUTask+0x318>)
  4090cc:	cb18      	ldmia	r3, {r3, r4}
  4090ce:	e9cd 3400 	strd	r3, r4, [sp]
  4090d2:	4a2c      	ldr	r2, [pc, #176]	; (409184 <IMUTask+0x30c>)
  4090d4:	4928      	ldr	r1, [pc, #160]	; (409178 <IMUTask+0x300>)
  4090d6:	482f      	ldr	r0, [pc, #188]	; (409194 <IMUTask+0x31c>)
  4090d8:	4b2f      	ldr	r3, [pc, #188]	; (409198 <IMUTask+0x320>)
  4090da:	4798      	blx	r3
		xQueueOverwrite(xQueueAngle[1], (void * ) &angleComplFilter);
  4090dc:	4b2a      	ldr	r3, [pc, #168]	; (409188 <IMUTask+0x310>)
  4090de:	685b      	ldr	r3, [r3, #4]
  4090e0:	2100      	movs	r1, #0
  4090e2:	4618      	mov	r0, r3
  4090e4:	4b23      	ldr	r3, [pc, #140]	; (409174 <IMUTask+0x2fc>)
  4090e6:	4798      	blx	r3
  4090e8:	4b27      	ldr	r3, [pc, #156]	; (409188 <IMUTask+0x310>)
  4090ea:	6858      	ldr	r0, [r3, #4]
  4090ec:	2301      	movs	r3, #1
  4090ee:	2200      	movs	r2, #0
  4090f0:	4928      	ldr	r1, [pc, #160]	; (409194 <IMUTask+0x31c>)
  4090f2:	4c22      	ldr	r4, [pc, #136]	; (40917c <IMUTask+0x304>)
  4090f4:	47a0      	blx	r4
		angleKalman = getKalmanAngle(anglePure, gGyro[Axis_Z], dt);
  4090f6:	4b25      	ldr	r3, [pc, #148]	; (40918c <IMUTask+0x314>)
  4090f8:	cb18      	ldmia	r3, {r3, r4}
  4090fa:	4a28      	ldr	r2, [pc, #160]	; (40919c <IMUTask+0x324>)
  4090fc:	4618      	mov	r0, r3
  4090fe:	4621      	mov	r1, r4
  409100:	4790      	blx	r2
  409102:	4605      	mov	r5, r0
  409104:	4b1f      	ldr	r3, [pc, #124]	; (409184 <IMUTask+0x30c>)
  409106:	f103 0410 	add.w	r4, r3, #16
  40910a:	e9d4 3400 	ldrd	r3, r4, [r4]
  40910e:	4a23      	ldr	r2, [pc, #140]	; (40919c <IMUTask+0x324>)
  409110:	4618      	mov	r0, r3
  409112:	4621      	mov	r1, r4
  409114:	4790      	blx	r2
  409116:	4606      	mov	r6, r0
  409118:	4b1d      	ldr	r3, [pc, #116]	; (409190 <IMUTask+0x318>)
  40911a:	cb18      	ldmia	r3, {r3, r4}
  40911c:	4a1f      	ldr	r2, [pc, #124]	; (40919c <IMUTask+0x324>)
  40911e:	4618      	mov	r0, r3
  409120:	4621      	mov	r1, r4
  409122:	4790      	blx	r2
  409124:	4603      	mov	r3, r0
  409126:	461a      	mov	r2, r3
  409128:	4631      	mov	r1, r6
  40912a:	4628      	mov	r0, r5
  40912c:	4b1c      	ldr	r3, [pc, #112]	; (4091a0 <IMUTask+0x328>)
  40912e:	4798      	blx	r3
  409130:	4603      	mov	r3, r0
  409132:	460c      	mov	r4, r1
  409134:	4a1b      	ldr	r2, [pc, #108]	; (4091a4 <IMUTask+0x32c>)
  409136:	e9c2 3400 	strd	r3, r4, [r2]
		xQueueOverwrite(xQueueAngle[2], (void * ) &angleKalman);
  40913a:	4b13      	ldr	r3, [pc, #76]	; (409188 <IMUTask+0x310>)
  40913c:	689b      	ldr	r3, [r3, #8]
  40913e:	2100      	movs	r1, #0
  409140:	4618      	mov	r0, r3
  409142:	4b0c      	ldr	r3, [pc, #48]	; (409174 <IMUTask+0x2fc>)
  409144:	4798      	blx	r3
  409146:	4b10      	ldr	r3, [pc, #64]	; (409188 <IMUTask+0x310>)
  409148:	6898      	ldr	r0, [r3, #8]
  40914a:	2301      	movs	r3, #1
  40914c:	2200      	movs	r2, #0
  40914e:	4915      	ldr	r1, [pc, #84]	; (4091a4 <IMUTask+0x32c>)
  409150:	4c0a      	ldr	r4, [pc, #40]	; (40917c <IMUTask+0x304>)
  409152:	47a0      	blx	r4
		
		//Check if TX is actived:
		if (enableTX) {
  409154:	4b14      	ldr	r3, [pc, #80]	; (4091a8 <IMUTask+0x330>)
  409156:	781b      	ldrb	r3, [r3, #0]
  409158:	2b00      	cmp	r3, #0
  40915a:	f43f af19 	beq.w	408f90 <IMUTask+0x118>
			//Give Semaphore to UART Transfer:
			xSemaphoreGive(xseIMUValues);
  40915e:	4b13      	ldr	r3, [pc, #76]	; (4091ac <IMUTask+0x334>)
  409160:	6818      	ldr	r0, [r3, #0]
  409162:	2300      	movs	r3, #0
  409164:	2200      	movs	r2, #0
  409166:	2100      	movs	r1, #0
  409168:	4c04      	ldr	r4, [pc, #16]	; (40917c <IMUTask+0x304>)
  40916a:	47a0      	blx	r4
		}
		
	}
  40916c:	e710      	b.n	408f90 <IMUTask+0x118>
  40916e:	bf00      	nop
  409170:	200045d8 	.word	0x200045d8
  409174:	00406b25 	.word	0x00406b25
  409178:	20004478 	.word	0x20004478
  40917c:	00406d6d 	.word	0x00406d6d
  409180:	20004598 	.word	0x20004598
  409184:	20004490 	.word	0x20004490
  409188:	2000458c 	.word	0x2000458c
  40918c:	200044a8 	.word	0x200044a8
  409190:	200001a8 	.word	0x200001a8
  409194:	200044b0 	.word	0x200044b0
  409198:	00400465 	.word	0x00400465
  40919c:	0040bac9 	.word	0x0040bac9
  4091a0:	004005cd 	.word	0x004005cd
  4091a4:	200044b8 	.word	0x200044b8
  4091a8:	20000ac0 	.word	0x20000ac0
  4091ac:	20004508 	.word	0x20004508

004091b0 <cRunCalibrationIMU>:
}

void cRunCalibrationIMU(commVar val){
  4091b0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
  4091b4:	b08c      	sub	sp, #48	; 0x30
  4091b6:	af04      	add	r7, sp, #16
  4091b8:	463c      	mov	r4, r7
  4091ba:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	const char *str = "Calibration IMU";
  4091be:	4b53      	ldr	r3, [pc, #332]	; (40930c <cRunCalibrationIMU+0x15c>)
  4091c0:	61fb      	str	r3, [r7, #28]
	IMU_Addr_Dev dev = val.device;
  4091c2:	7b3b      	ldrb	r3, [r7, #12]
  4091c4:	76fb      	strb	r3, [r7, #27]
	uint32_t result;
	
	/* Disable LCD Task to avoid CPU Load */
	vTaskSuspend(xLCDHandler);
  4091c6:	4b52      	ldr	r3, [pc, #328]	; (409310 <cRunCalibrationIMU+0x160>)
  4091c8:	681b      	ldr	r3, [r3, #0]
  4091ca:	4618      	mov	r0, r3
  4091cc:	4b51      	ldr	r3, [pc, #324]	; (409314 <cRunCalibrationIMU+0x164>)
  4091ce:	4798      	blx	r3
	
	/* Stop IMU Timer to not interrupt Calibration Process */
	xTimerStop(xTimerIMU, 100/portTICK_RATE_MS);
  4091d0:	4b51      	ldr	r3, [pc, #324]	; (409318 <cRunCalibrationIMU+0x168>)
  4091d2:	6818      	ldr	r0, [r3, #0]
  4091d4:	2364      	movs	r3, #100	; 0x64
  4091d6:	9300      	str	r3, [sp, #0]
  4091d8:	2300      	movs	r3, #0
  4091da:	2200      	movs	r2, #0
  4091dc:	2101      	movs	r1, #1
  4091de:	4c4f      	ldr	r4, [pc, #316]	; (40931c <cRunCalibrationIMU+0x16c>)
  4091e0:	47a0      	blx	r4
	
	/* Run Calibration Process: */
	LED_On(LED1_GPIO);
  4091e2:	202e      	movs	r0, #46	; 0x2e
  4091e4:	4b4e      	ldr	r3, [pc, #312]	; (409320 <cRunCalibrationIMU+0x170>)
  4091e6:	4798      	blx	r3
	printf_mux("%s Starting...\n", str);
  4091e8:	69f9      	ldr	r1, [r7, #28]
  4091ea:	484e      	ldr	r0, [pc, #312]	; (409324 <cRunCalibrationIMU+0x174>)
  4091ec:	4b4e      	ldr	r3, [pc, #312]	; (409328 <cRunCalibrationIMU+0x178>)
  4091ee:	4798      	blx	r3
	result = runIMUCalibration(dev, Axis_Z, true);
  4091f0:	7efb      	ldrb	r3, [r7, #27]
  4091f2:	2201      	movs	r2, #1
  4091f4:	2102      	movs	r1, #2
  4091f6:	4618      	mov	r0, r3
  4091f8:	4b4c      	ldr	r3, [pc, #304]	; (40932c <cRunCalibrationIMU+0x17c>)
  4091fa:	4798      	blx	r3
  4091fc:	6178      	str	r0, [r7, #20]
	if (result == TWI_SUCCESS) {
  4091fe:	697b      	ldr	r3, [r7, #20]
  409200:	2b00      	cmp	r3, #0
  409202:	d164      	bne.n	4092ce <cRunCalibrationIMU+0x11e>
		printf_mux("Calibration Done! [Device %s]\n", ( (dev == IMU_Low) ? "IMU Low" : "IMU High" ));
  409204:	7efb      	ldrb	r3, [r7, #27]
  409206:	2b68      	cmp	r3, #104	; 0x68
  409208:	d101      	bne.n	40920e <cRunCalibrationIMU+0x5e>
  40920a:	4b49      	ldr	r3, [pc, #292]	; (409330 <cRunCalibrationIMU+0x180>)
  40920c:	e000      	b.n	409210 <cRunCalibrationIMU+0x60>
  40920e:	4b49      	ldr	r3, [pc, #292]	; (409334 <cRunCalibrationIMU+0x184>)
  409210:	4619      	mov	r1, r3
  409212:	4849      	ldr	r0, [pc, #292]	; (409338 <cRunCalibrationIMU+0x188>)
  409214:	4b44      	ldr	r3, [pc, #272]	; (409328 <cRunCalibrationIMU+0x178>)
  409216:	4798      	blx	r3
		vTaskDelay(5/portTICK_RATE_MS);
  409218:	2005      	movs	r0, #5
  40921a:	4b48      	ldr	r3, [pc, #288]	; (40933c <cRunCalibrationIMU+0x18c>)
  40921c:	4798      	blx	r3
		printf_mux("New Accel Offsets: [X = %0.3f] [Y = %0.3f] [Z = %0.3f]\n", getOffsetAccelIMU(dev, Axis_X), getOffsetAccelIMU(dev, Axis_Y), getOffsetAccelIMU(dev, Axis_Z));
  40921e:	7efb      	ldrb	r3, [r7, #27]
  409220:	2100      	movs	r1, #0
  409222:	4618      	mov	r0, r3
  409224:	4b46      	ldr	r3, [pc, #280]	; (409340 <cRunCalibrationIMU+0x190>)
  409226:	4798      	blx	r3
  409228:	4602      	mov	r2, r0
  40922a:	4b46      	ldr	r3, [pc, #280]	; (409344 <cRunCalibrationIMU+0x194>)
  40922c:	4610      	mov	r0, r2
  40922e:	4798      	blx	r3
  409230:	4680      	mov	r8, r0
  409232:	4689      	mov	r9, r1
  409234:	7efb      	ldrb	r3, [r7, #27]
  409236:	2101      	movs	r1, #1
  409238:	4618      	mov	r0, r3
  40923a:	4b41      	ldr	r3, [pc, #260]	; (409340 <cRunCalibrationIMU+0x190>)
  40923c:	4798      	blx	r3
  40923e:	4602      	mov	r2, r0
  409240:	4b40      	ldr	r3, [pc, #256]	; (409344 <cRunCalibrationIMU+0x194>)
  409242:	4610      	mov	r0, r2
  409244:	4798      	blx	r3
  409246:	4604      	mov	r4, r0
  409248:	460d      	mov	r5, r1
  40924a:	7efb      	ldrb	r3, [r7, #27]
  40924c:	2102      	movs	r1, #2
  40924e:	4618      	mov	r0, r3
  409250:	4b3b      	ldr	r3, [pc, #236]	; (409340 <cRunCalibrationIMU+0x190>)
  409252:	4798      	blx	r3
  409254:	4602      	mov	r2, r0
  409256:	4b3b      	ldr	r3, [pc, #236]	; (409344 <cRunCalibrationIMU+0x194>)
  409258:	4610      	mov	r0, r2
  40925a:	4798      	blx	r3
  40925c:	4602      	mov	r2, r0
  40925e:	460b      	mov	r3, r1
  409260:	e9cd 2302 	strd	r2, r3, [sp, #8]
  409264:	e9cd 4500 	strd	r4, r5, [sp]
  409268:	4642      	mov	r2, r8
  40926a:	464b      	mov	r3, r9
  40926c:	4836      	ldr	r0, [pc, #216]	; (409348 <cRunCalibrationIMU+0x198>)
  40926e:	492e      	ldr	r1, [pc, #184]	; (409328 <cRunCalibrationIMU+0x178>)
  409270:	4788      	blx	r1
		vTaskDelay(5/portTICK_RATE_MS);
  409272:	2005      	movs	r0, #5
  409274:	4b31      	ldr	r3, [pc, #196]	; (40933c <cRunCalibrationIMU+0x18c>)
  409276:	4798      	blx	r3
		printf_mux("New Gyro Offsets: [X = %0.3f] [Y = %0.3f] [Z = %0.3f]\n", getOffsetGyroIMU(dev, Axis_X), getOffsetGyroIMU(dev, Axis_Y), getOffsetGyroIMU(dev, Axis_Z));
  409278:	7efb      	ldrb	r3, [r7, #27]
  40927a:	2100      	movs	r1, #0
  40927c:	4618      	mov	r0, r3
  40927e:	4b33      	ldr	r3, [pc, #204]	; (40934c <cRunCalibrationIMU+0x19c>)
  409280:	4798      	blx	r3
  409282:	4602      	mov	r2, r0
  409284:	4b2f      	ldr	r3, [pc, #188]	; (409344 <cRunCalibrationIMU+0x194>)
  409286:	4610      	mov	r0, r2
  409288:	4798      	blx	r3
  40928a:	4680      	mov	r8, r0
  40928c:	4689      	mov	r9, r1
  40928e:	7efb      	ldrb	r3, [r7, #27]
  409290:	2101      	movs	r1, #1
  409292:	4618      	mov	r0, r3
  409294:	4b2d      	ldr	r3, [pc, #180]	; (40934c <cRunCalibrationIMU+0x19c>)
  409296:	4798      	blx	r3
  409298:	4602      	mov	r2, r0
  40929a:	4b2a      	ldr	r3, [pc, #168]	; (409344 <cRunCalibrationIMU+0x194>)
  40929c:	4610      	mov	r0, r2
  40929e:	4798      	blx	r3
  4092a0:	4604      	mov	r4, r0
  4092a2:	460d      	mov	r5, r1
  4092a4:	7efb      	ldrb	r3, [r7, #27]
  4092a6:	2102      	movs	r1, #2
  4092a8:	4618      	mov	r0, r3
  4092aa:	4b28      	ldr	r3, [pc, #160]	; (40934c <cRunCalibrationIMU+0x19c>)
  4092ac:	4798      	blx	r3
  4092ae:	4602      	mov	r2, r0
  4092b0:	4b24      	ldr	r3, [pc, #144]	; (409344 <cRunCalibrationIMU+0x194>)
  4092b2:	4610      	mov	r0, r2
  4092b4:	4798      	blx	r3
  4092b6:	4602      	mov	r2, r0
  4092b8:	460b      	mov	r3, r1
  4092ba:	e9cd 2302 	strd	r2, r3, [sp, #8]
  4092be:	e9cd 4500 	strd	r4, r5, [sp]
  4092c2:	4642      	mov	r2, r8
  4092c4:	464b      	mov	r3, r9
  4092c6:	4822      	ldr	r0, [pc, #136]	; (409350 <cRunCalibrationIMU+0x1a0>)
  4092c8:	4917      	ldr	r1, [pc, #92]	; (409328 <cRunCalibrationIMU+0x178>)
  4092ca:	4788      	blx	r1
  4092cc:	e005      	b.n	4092da <cRunCalibrationIMU+0x12a>
	} 
	else {
		vTaskDelay(5/portTICK_RATE_MS);
  4092ce:	2005      	movs	r0, #5
  4092d0:	4b1a      	ldr	r3, [pc, #104]	; (40933c <cRunCalibrationIMU+0x18c>)
  4092d2:	4798      	blx	r3
		printf_mux("IMU Not Found!\r\n");
  4092d4:	481f      	ldr	r0, [pc, #124]	; (409354 <cRunCalibrationIMU+0x1a4>)
  4092d6:	4b14      	ldr	r3, [pc, #80]	; (409328 <cRunCalibrationIMU+0x178>)
  4092d8:	4798      	blx	r3
	}
	LED_Off(LED1_GPIO);
  4092da:	202e      	movs	r0, #46	; 0x2e
  4092dc:	4b1e      	ldr	r3, [pc, #120]	; (409358 <cRunCalibrationIMU+0x1a8>)
  4092de:	4798      	blx	r3
	
	/* Starts again IMU Task */
	xTimerStart(xTimerIMU, 100/portTICK_RATE_MS);
  4092e0:	4b0d      	ldr	r3, [pc, #52]	; (409318 <cRunCalibrationIMU+0x168>)
  4092e2:	681c      	ldr	r4, [r3, #0]
  4092e4:	4b1d      	ldr	r3, [pc, #116]	; (40935c <cRunCalibrationIMU+0x1ac>)
  4092e6:	4798      	blx	r3
  4092e8:	4602      	mov	r2, r0
  4092ea:	2364      	movs	r3, #100	; 0x64
  4092ec:	9300      	str	r3, [sp, #0]
  4092ee:	2300      	movs	r3, #0
  4092f0:	2100      	movs	r1, #0
  4092f2:	4620      	mov	r0, r4
  4092f4:	4c09      	ldr	r4, [pc, #36]	; (40931c <cRunCalibrationIMU+0x16c>)
  4092f6:	47a0      	blx	r4
	
	/* Enable LCD Task */
	vTaskResume(xLCDHandler);
  4092f8:	4b05      	ldr	r3, [pc, #20]	; (409310 <cRunCalibrationIMU+0x160>)
  4092fa:	681b      	ldr	r3, [r3, #0]
  4092fc:	4618      	mov	r0, r3
  4092fe:	4b18      	ldr	r3, [pc, #96]	; (409360 <cRunCalibrationIMU+0x1b0>)
  409300:	4798      	blx	r3
}
  409302:	bf00      	nop
  409304:	3720      	adds	r7, #32
  409306:	46bd      	mov	sp, r7
  409308:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
  40930c:	0041507c 	.word	0x0041507c
  409310:	20004564 	.word	0x20004564
  409314:	004076c1 	.word	0x004076c1
  409318:	200045e4 	.word	0x200045e4
  40931c:	0040846d 	.word	0x0040846d
  409320:	004043d1 	.word	0x004043d1
  409324:	0041508c 	.word	0x0041508c
  409328:	00401c59 	.word	0x00401c59
  40932c:	00401421 	.word	0x00401421
  409330:	0041509c 	.word	0x0041509c
  409334:	004150a4 	.word	0x004150a4
  409338:	004150b0 	.word	0x004150b0
  40933c:	00407659 	.word	0x00407659
  409340:	00400e49 	.word	0x00400e49
  409344:	0040b49d 	.word	0x0040b49d
  409348:	004150d0 	.word	0x004150d0
  40934c:	00400f19 	.word	0x00400f19
  409350:	00415108 	.word	0x00415108
  409354:	00415140 	.word	0x00415140
  409358:	00404379 	.word	0x00404379
  40935c:	00407a41 	.word	0x00407a41
  409360:	004077c9 	.word	0x004077c9

00409364 <cAlphaComplFilter>:

void cAlphaComplFilter(commVar val){
  409364:	b590      	push	{r4, r7, lr}
  409366:	b087      	sub	sp, #28
  409368:	af00      	add	r7, sp, #0
  40936a:	463c      	mov	r4, r7
  40936c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	const char *str = "Alpha Compl. Filter";	
  409370:	4b1e      	ldr	r3, [pc, #120]	; (4093ec <cAlphaComplFilter+0x88>)
  409372:	617b      	str	r3, [r7, #20]
	
	switch (val.type){
  409374:	793b      	ldrb	r3, [r7, #4]
  409376:	2b00      	cmp	r3, #0
  409378:	d029      	beq.n	4093ce <cAlphaComplFilter+0x6a>
  40937a:	2b01      	cmp	r3, #1
  40937c:	d000      	beq.n	409380 <cAlphaComplFilter+0x1c>
		break;
		case cGet:
			printf_mux("%s = %0.5f\r\n", str, getAlpha());
		break;
	}
}
  40937e:	e031      	b.n	4093e4 <cAlphaComplFilter+0x80>
void cAlphaComplFilter(commVar val){
	const char *str = "Alpha Compl. Filter";	
	
	switch (val.type){
		case cSet:
			if (setAlpha(val.value)) {
  409380:	68ba      	ldr	r2, [r7, #8]
  409382:	4b1b      	ldr	r3, [pc, #108]	; (4093f0 <cAlphaComplFilter+0x8c>)
  409384:	4610      	mov	r0, r2
  409386:	4798      	blx	r3
  409388:	4603      	mov	r3, r0
  40938a:	460c      	mov	r4, r1
  40938c:	4618      	mov	r0, r3
  40938e:	4621      	mov	r1, r4
  409390:	4b18      	ldr	r3, [pc, #96]	; (4093f4 <cAlphaComplFilter+0x90>)
  409392:	4798      	blx	r3
  409394:	4603      	mov	r3, r0
  409396:	2b00      	cmp	r3, #0
  409398:	d00c      	beq.n	4093b4 <cAlphaComplFilter+0x50>
				printf_mux("%s = %0.5f\r\n", str, val.value);
  40939a:	68ba      	ldr	r2, [r7, #8]
  40939c:	4b14      	ldr	r3, [pc, #80]	; (4093f0 <cAlphaComplFilter+0x8c>)
  40939e:	4610      	mov	r0, r2
  4093a0:	4798      	blx	r3
  4093a2:	4603      	mov	r3, r0
  4093a4:	460c      	mov	r4, r1
  4093a6:	461a      	mov	r2, r3
  4093a8:	4623      	mov	r3, r4
  4093aa:	6979      	ldr	r1, [r7, #20]
  4093ac:	4812      	ldr	r0, [pc, #72]	; (4093f8 <cAlphaComplFilter+0x94>)
  4093ae:	4c13      	ldr	r4, [pc, #76]	; (4093fc <cAlphaComplFilter+0x98>)
  4093b0:	47a0      	blx	r4
			} else {
				printf_mux("%s Value Error [%f]\r\n", str, val.value);
			}
		break;
  4093b2:	e017      	b.n	4093e4 <cAlphaComplFilter+0x80>
	switch (val.type){
		case cSet:
			if (setAlpha(val.value)) {
				printf_mux("%s = %0.5f\r\n", str, val.value);
			} else {
				printf_mux("%s Value Error [%f]\r\n", str, val.value);
  4093b4:	68ba      	ldr	r2, [r7, #8]
  4093b6:	4b0e      	ldr	r3, [pc, #56]	; (4093f0 <cAlphaComplFilter+0x8c>)
  4093b8:	4610      	mov	r0, r2
  4093ba:	4798      	blx	r3
  4093bc:	4603      	mov	r3, r0
  4093be:	460c      	mov	r4, r1
  4093c0:	461a      	mov	r2, r3
  4093c2:	4623      	mov	r3, r4
  4093c4:	6979      	ldr	r1, [r7, #20]
  4093c6:	480e      	ldr	r0, [pc, #56]	; (409400 <cAlphaComplFilter+0x9c>)
  4093c8:	4c0c      	ldr	r4, [pc, #48]	; (4093fc <cAlphaComplFilter+0x98>)
  4093ca:	47a0      	blx	r4
			}
		break;
  4093cc:	e00a      	b.n	4093e4 <cAlphaComplFilter+0x80>
		case cGet:
			printf_mux("%s = %0.5f\r\n", str, getAlpha());
  4093ce:	4b0d      	ldr	r3, [pc, #52]	; (409404 <cAlphaComplFilter+0xa0>)
  4093d0:	4798      	blx	r3
  4093d2:	4603      	mov	r3, r0
  4093d4:	460c      	mov	r4, r1
  4093d6:	461a      	mov	r2, r3
  4093d8:	4623      	mov	r3, r4
  4093da:	6979      	ldr	r1, [r7, #20]
  4093dc:	4806      	ldr	r0, [pc, #24]	; (4093f8 <cAlphaComplFilter+0x94>)
  4093de:	4c07      	ldr	r4, [pc, #28]	; (4093fc <cAlphaComplFilter+0x98>)
  4093e0:	47a0      	blx	r4
		break;
  4093e2:	bf00      	nop
	}
}
  4093e4:	bf00      	nop
  4093e6:	371c      	adds	r7, #28
  4093e8:	46bd      	mov	sp, r7
  4093ea:	bd90      	pop	{r4, r7, pc}
  4093ec:	00415154 	.word	0x00415154
  4093f0:	0040b49d 	.word	0x0040b49d
  4093f4:	004003b5 	.word	0x004003b5
  4093f8:	00415168 	.word	0x00415168
  4093fc:	00401c59 	.word	0x00401c59
  409400:	00415178 	.word	0x00415178
  409404:	00400415 	.word	0x00400415

00409408 <cOffsetAccelX>:

void cOffsetAccelX(commVar val){
  409408:	b590      	push	{r4, r7, lr}
  40940a:	b087      	sub	sp, #28
  40940c:	af02      	add	r7, sp, #8
  40940e:	463c      	mov	r4, r7
  409410:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	cmdHandlerOffset(val, Axis_X, "AccelOffsetX");
  409414:	4b05      	ldr	r3, [pc, #20]	; (40942c <cOffsetAccelX+0x24>)
  409416:	9301      	str	r3, [sp, #4]
  409418:	2300      	movs	r3, #0
  40941a:	9300      	str	r3, [sp, #0]
  40941c:	463b      	mov	r3, r7
  40941e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  409420:	4c03      	ldr	r4, [pc, #12]	; (409430 <cOffsetAccelX+0x28>)
  409422:	47a0      	blx	r4
}
  409424:	bf00      	nop
  409426:	3714      	adds	r7, #20
  409428:	46bd      	mov	sp, r7
  40942a:	bd90      	pop	{r4, r7, pc}
  40942c:	00415190 	.word	0x00415190
  409430:	00409511 	.word	0x00409511

00409434 <cOffsetAccelY>:

void cOffsetAccelY(commVar val){
  409434:	b590      	push	{r4, r7, lr}
  409436:	b087      	sub	sp, #28
  409438:	af02      	add	r7, sp, #8
  40943a:	463c      	mov	r4, r7
  40943c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	cmdHandlerOffset(val, Axis_Y, "AccelOffsetY");
  409440:	4b05      	ldr	r3, [pc, #20]	; (409458 <cOffsetAccelY+0x24>)
  409442:	9301      	str	r3, [sp, #4]
  409444:	2301      	movs	r3, #1
  409446:	9300      	str	r3, [sp, #0]
  409448:	463b      	mov	r3, r7
  40944a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  40944c:	4c03      	ldr	r4, [pc, #12]	; (40945c <cOffsetAccelY+0x28>)
  40944e:	47a0      	blx	r4
}
  409450:	bf00      	nop
  409452:	3714      	adds	r7, #20
  409454:	46bd      	mov	sp, r7
  409456:	bd90      	pop	{r4, r7, pc}
  409458:	004151a0 	.word	0x004151a0
  40945c:	00409511 	.word	0x00409511

00409460 <cOffsetAccelZ>:

void cOffsetAccelZ(commVar val){
  409460:	b590      	push	{r4, r7, lr}
  409462:	b087      	sub	sp, #28
  409464:	af02      	add	r7, sp, #8
  409466:	463c      	mov	r4, r7
  409468:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	cmdHandlerOffset(val, Axis_Z, "AccelOffsetZ");
  40946c:	4b05      	ldr	r3, [pc, #20]	; (409484 <cOffsetAccelZ+0x24>)
  40946e:	9301      	str	r3, [sp, #4]
  409470:	2302      	movs	r3, #2
  409472:	9300      	str	r3, [sp, #0]
  409474:	463b      	mov	r3, r7
  409476:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  409478:	4c03      	ldr	r4, [pc, #12]	; (409488 <cOffsetAccelZ+0x28>)
  40947a:	47a0      	blx	r4
}
  40947c:	bf00      	nop
  40947e:	3714      	adds	r7, #20
  409480:	46bd      	mov	sp, r7
  409482:	bd90      	pop	{r4, r7, pc}
  409484:	004151b0 	.word	0x004151b0
  409488:	00409511 	.word	0x00409511

0040948c <cOffsetGyroX>:

void cOffsetGyroX(commVar val){
  40948c:	b590      	push	{r4, r7, lr}
  40948e:	b087      	sub	sp, #28
  409490:	af02      	add	r7, sp, #8
  409492:	463c      	mov	r4, r7
  409494:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	cmdHandlerOffset(val, Axis_X, "GyroOffsetX");
  409498:	4b05      	ldr	r3, [pc, #20]	; (4094b0 <cOffsetGyroX+0x24>)
  40949a:	9301      	str	r3, [sp, #4]
  40949c:	2300      	movs	r3, #0
  40949e:	9300      	str	r3, [sp, #0]
  4094a0:	463b      	mov	r3, r7
  4094a2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  4094a4:	4c03      	ldr	r4, [pc, #12]	; (4094b4 <cOffsetGyroX+0x28>)
  4094a6:	47a0      	blx	r4
}
  4094a8:	bf00      	nop
  4094aa:	3714      	adds	r7, #20
  4094ac:	46bd      	mov	sp, r7
  4094ae:	bd90      	pop	{r4, r7, pc}
  4094b0:	004151c0 	.word	0x004151c0
  4094b4:	00409511 	.word	0x00409511

004094b8 <cOffsetGyroY>:

void cOffsetGyroY(commVar val){
  4094b8:	b590      	push	{r4, r7, lr}
  4094ba:	b087      	sub	sp, #28
  4094bc:	af02      	add	r7, sp, #8
  4094be:	463c      	mov	r4, r7
  4094c0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	cmdHandlerOffset(val, Axis_Y, "GyroOffsetY");
  4094c4:	4b05      	ldr	r3, [pc, #20]	; (4094dc <cOffsetGyroY+0x24>)
  4094c6:	9301      	str	r3, [sp, #4]
  4094c8:	2301      	movs	r3, #1
  4094ca:	9300      	str	r3, [sp, #0]
  4094cc:	463b      	mov	r3, r7
  4094ce:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  4094d0:	4c03      	ldr	r4, [pc, #12]	; (4094e0 <cOffsetGyroY+0x28>)
  4094d2:	47a0      	blx	r4
}
  4094d4:	bf00      	nop
  4094d6:	3714      	adds	r7, #20
  4094d8:	46bd      	mov	sp, r7
  4094da:	bd90      	pop	{r4, r7, pc}
  4094dc:	004151cc 	.word	0x004151cc
  4094e0:	00409511 	.word	0x00409511

004094e4 <cOffsetGyroZ>:

void cOffsetGyroZ(commVar val){
  4094e4:	b590      	push	{r4, r7, lr}
  4094e6:	b087      	sub	sp, #28
  4094e8:	af02      	add	r7, sp, #8
  4094ea:	463c      	mov	r4, r7
  4094ec:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	cmdHandlerOffset(val, Axis_Z, "GyroOffsetZ");
  4094f0:	4b05      	ldr	r3, [pc, #20]	; (409508 <cOffsetGyroZ+0x24>)
  4094f2:	9301      	str	r3, [sp, #4]
  4094f4:	2302      	movs	r3, #2
  4094f6:	9300      	str	r3, [sp, #0]
  4094f8:	463b      	mov	r3, r7
  4094fa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  4094fc:	4c03      	ldr	r4, [pc, #12]	; (40950c <cOffsetGyroZ+0x28>)
  4094fe:	47a0      	blx	r4
}
  409500:	bf00      	nop
  409502:	3714      	adds	r7, #20
  409504:	46bd      	mov	sp, r7
  409506:	bd90      	pop	{r4, r7, pc}
  409508:	004151d8 	.word	0x004151d8
  40950c:	00409511 	.word	0x00409511

00409510 <cmdHandlerOffset>:

/* Threat all commands about Offset Gyro and Accel (both set and get) */
static void cmdHandlerOffset(commVar val, Axis_Op ax, const char *axName){
  409510:	b590      	push	{r4, r7, lr}
  409512:	b089      	sub	sp, #36	; 0x24
  409514:	af00      	add	r7, sp, #0
  409516:	463c      	mov	r4, r7
  409518:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	Bool ret;
	IMU_Addr_Dev dev = val.device;
  40951c:	7b3b      	ldrb	r3, [r7, #12]
  40951e:	75bb      	strb	r3, [r7, #22]
	float offset = val.value;
  409520:	68bb      	ldr	r3, [r7, #8]
  409522:	61bb      	str	r3, [r7, #24]
	Bool offsetType = true;
  409524:	2301      	movs	r3, #1
  409526:	75fb      	strb	r3, [r7, #23]
	
	if (strstr(axName,"Accel")) {
  409528:	4938      	ldr	r1, [pc, #224]	; (40960c <cmdHandlerOffset+0xfc>)
  40952a:	6b78      	ldr	r0, [r7, #52]	; 0x34
  40952c:	4b38      	ldr	r3, [pc, #224]	; (409610 <cmdHandlerOffset+0x100>)
  40952e:	4798      	blx	r3
  409530:	4603      	mov	r3, r0
  409532:	2b00      	cmp	r3, #0
  409534:	d002      	beq.n	40953c <cmdHandlerOffset+0x2c>
		offsetType = true;
  409536:	2301      	movs	r3, #1
  409538:	75fb      	strb	r3, [r7, #23]
  40953a:	e00d      	b.n	409558 <cmdHandlerOffset+0x48>
	} else if (strstr(axName,"Gyro")) {
  40953c:	4935      	ldr	r1, [pc, #212]	; (409614 <cmdHandlerOffset+0x104>)
  40953e:	6b78      	ldr	r0, [r7, #52]	; 0x34
  409540:	4b33      	ldr	r3, [pc, #204]	; (409610 <cmdHandlerOffset+0x100>)
  409542:	4798      	blx	r3
  409544:	4603      	mov	r3, r0
  409546:	2b00      	cmp	r3, #0
  409548:	d002      	beq.n	409550 <cmdHandlerOffset+0x40>
		offsetType = false;
  40954a:	2300      	movs	r3, #0
  40954c:	75fb      	strb	r3, [r7, #23]
  40954e:	e003      	b.n	409558 <cmdHandlerOffset+0x48>
	} else {
		printf_mux("Wrong use cmdHandlerOffset\r\n");
  409550:	4831      	ldr	r0, [pc, #196]	; (409618 <cmdHandlerOffset+0x108>)
  409552:	4b32      	ldr	r3, [pc, #200]	; (40961c <cmdHandlerOffset+0x10c>)
  409554:	4798      	blx	r3
		return;
  409556:	e055      	b.n	409604 <cmdHandlerOffset+0xf4>
	}
	
	switch (val.type)
  409558:	793b      	ldrb	r3, [r7, #4]
  40955a:	2b00      	cmp	r3, #0
  40955c:	d032      	beq.n	4095c4 <cmdHandlerOffset+0xb4>
  40955e:	2b01      	cmp	r3, #1
  409560:	d150      	bne.n	409604 <cmdHandlerOffset+0xf4>
	{
		case cSet:
			if (offsetType) {
  409562:	7dfb      	ldrb	r3, [r7, #23]
  409564:	2b00      	cmp	r3, #0
  409566:	d009      	beq.n	40957c <cmdHandlerOffset+0x6c>
				ret = setOffsetAccelIMU(dev,ax,offset);
  409568:	f897 1030 	ldrb.w	r1, [r7, #48]	; 0x30
  40956c:	7dbb      	ldrb	r3, [r7, #22]
  40956e:	69ba      	ldr	r2, [r7, #24]
  409570:	4618      	mov	r0, r3
  409572:	4b2b      	ldr	r3, [pc, #172]	; (409620 <cmdHandlerOffset+0x110>)
  409574:	4798      	blx	r3
  409576:	4603      	mov	r3, r0
  409578:	77fb      	strb	r3, [r7, #31]
  40957a:	e008      	b.n	40958e <cmdHandlerOffset+0x7e>
			} else {
				ret = setOffsetGyroIMU(dev,ax,offset);
  40957c:	f897 1030 	ldrb.w	r1, [r7, #48]	; 0x30
  409580:	7dbb      	ldrb	r3, [r7, #22]
  409582:	69ba      	ldr	r2, [r7, #24]
  409584:	4618      	mov	r0, r3
  409586:	4b27      	ldr	r3, [pc, #156]	; (409624 <cmdHandlerOffset+0x114>)
  409588:	4798      	blx	r3
  40958a:	4603      	mov	r3, r0
  40958c:	77fb      	strb	r3, [r7, #31]
			}
			if (ret){
  40958e:	7ffb      	ldrb	r3, [r7, #31]
  409590:	2b00      	cmp	r3, #0
  409592:	d00b      	beq.n	4095ac <cmdHandlerOffset+0x9c>
				printf_mux("%s = %0.5f\r\n",axName , offset);
  409594:	4b24      	ldr	r3, [pc, #144]	; (409628 <cmdHandlerOffset+0x118>)
  409596:	69b8      	ldr	r0, [r7, #24]
  409598:	4798      	blx	r3
  40959a:	4603      	mov	r3, r0
  40959c:	460c      	mov	r4, r1
  40959e:	461a      	mov	r2, r3
  4095a0:	4623      	mov	r3, r4
  4095a2:	6b79      	ldr	r1, [r7, #52]	; 0x34
  4095a4:	4821      	ldr	r0, [pc, #132]	; (40962c <cmdHandlerOffset+0x11c>)
  4095a6:	4c1d      	ldr	r4, [pc, #116]	; (40961c <cmdHandlerOffset+0x10c>)
  4095a8:	47a0      	blx	r4
			} else {
				printf_mux("%s Value Error [%f]\r\n", axName, offset);
			}
			break;
  4095aa:	e02b      	b.n	409604 <cmdHandlerOffset+0xf4>
				ret = setOffsetGyroIMU(dev,ax,offset);
			}
			if (ret){
				printf_mux("%s = %0.5f\r\n",axName , offset);
			} else {
				printf_mux("%s Value Error [%f]\r\n", axName, offset);
  4095ac:	4b1e      	ldr	r3, [pc, #120]	; (409628 <cmdHandlerOffset+0x118>)
  4095ae:	69b8      	ldr	r0, [r7, #24]
  4095b0:	4798      	blx	r3
  4095b2:	4603      	mov	r3, r0
  4095b4:	460c      	mov	r4, r1
  4095b6:	461a      	mov	r2, r3
  4095b8:	4623      	mov	r3, r4
  4095ba:	6b79      	ldr	r1, [r7, #52]	; 0x34
  4095bc:	481c      	ldr	r0, [pc, #112]	; (409630 <cmdHandlerOffset+0x120>)
  4095be:	4c17      	ldr	r4, [pc, #92]	; (40961c <cmdHandlerOffset+0x10c>)
  4095c0:	47a0      	blx	r4
			}
			break;
  4095c2:	e01f      	b.n	409604 <cmdHandlerOffset+0xf4>
		case cGet:
			if (offsetType) {
  4095c4:	7dfb      	ldrb	r3, [r7, #23]
  4095c6:	2b00      	cmp	r3, #0
  4095c8:	d008      	beq.n	4095dc <cmdHandlerOffset+0xcc>
				offset = getOffsetAccelIMU(dev,ax);
  4095ca:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
  4095ce:	7dbb      	ldrb	r3, [r7, #22]
  4095d0:	4611      	mov	r1, r2
  4095d2:	4618      	mov	r0, r3
  4095d4:	4b17      	ldr	r3, [pc, #92]	; (409634 <cmdHandlerOffset+0x124>)
  4095d6:	4798      	blx	r3
  4095d8:	61b8      	str	r0, [r7, #24]
  4095da:	e007      	b.n	4095ec <cmdHandlerOffset+0xdc>
			} else {
				offset = getOffsetGyroIMU(dev,ax);
  4095dc:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
  4095e0:	7dbb      	ldrb	r3, [r7, #22]
  4095e2:	4611      	mov	r1, r2
  4095e4:	4618      	mov	r0, r3
  4095e6:	4b14      	ldr	r3, [pc, #80]	; (409638 <cmdHandlerOffset+0x128>)
  4095e8:	4798      	blx	r3
  4095ea:	61b8      	str	r0, [r7, #24]
			}
			printf_mux("%s = %0.5f\r\n", axName, offset);
  4095ec:	4b0e      	ldr	r3, [pc, #56]	; (409628 <cmdHandlerOffset+0x118>)
  4095ee:	69b8      	ldr	r0, [r7, #24]
  4095f0:	4798      	blx	r3
  4095f2:	4603      	mov	r3, r0
  4095f4:	460c      	mov	r4, r1
  4095f6:	461a      	mov	r2, r3
  4095f8:	4623      	mov	r3, r4
  4095fa:	6b79      	ldr	r1, [r7, #52]	; 0x34
  4095fc:	480b      	ldr	r0, [pc, #44]	; (40962c <cmdHandlerOffset+0x11c>)
  4095fe:	4c07      	ldr	r4, [pc, #28]	; (40961c <cmdHandlerOffset+0x10c>)
  409600:	47a0      	blx	r4
			break;
  409602:	bf00      	nop
	}	
}
  409604:	3724      	adds	r7, #36	; 0x24
  409606:	46bd      	mov	sp, r7
  409608:	bd90      	pop	{r4, r7, pc}
  40960a:	bf00      	nop
  40960c:	004151e4 	.word	0x004151e4
  409610:	0040cc15 	.word	0x0040cc15
  409614:	004151ec 	.word	0x004151ec
  409618:	004151f4 	.word	0x004151f4
  40961c:	00401c59 	.word	0x00401c59
  409620:	00400dc5 	.word	0x00400dc5
  409624:	00400e95 	.word	0x00400e95
  409628:	0040b49d 	.word	0x0040b49d
  40962c:	00415168 	.word	0x00415168
  409630:	00415178 	.word	0x00415178
  409634:	00400e49 	.word	0x00400e49
  409638:	00400f19 	.word	0x00400f19

0040963c <cKalQAngle>:

void cKalQAngle(commVar val){	
  40963c:	b590      	push	{r4, r7, lr}
  40963e:	b087      	sub	sp, #28
  409640:	af02      	add	r7, sp, #8
  409642:	463c      	mov	r4, r7
  409644:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	cmdHandlerKalman(val, &kalmanC.Qangle, "QAngle");
  409648:	4b05      	ldr	r3, [pc, #20]	; (409660 <cKalQAngle+0x24>)
  40964a:	9301      	str	r3, [sp, #4]
  40964c:	4b05      	ldr	r3, [pc, #20]	; (409664 <cKalQAngle+0x28>)
  40964e:	9300      	str	r3, [sp, #0]
  409650:	463b      	mov	r3, r7
  409652:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  409654:	4c04      	ldr	r4, [pc, #16]	; (409668 <cKalQAngle+0x2c>)
  409656:	47a0      	blx	r4
}
  409658:	bf00      	nop
  40965a:	3714      	adds	r7, #20
  40965c:	46bd      	mov	sp, r7
  40965e:	bd90      	pop	{r4, r7, pc}
  409660:	00415214 	.word	0x00415214
  409664:	20004430 	.word	0x20004430
  409668:	004096cd 	.word	0x004096cd

0040966c <cKalQBias>:

void cKalQBias(commVar val){	
  40966c:	b590      	push	{r4, r7, lr}
  40966e:	b087      	sub	sp, #28
  409670:	af02      	add	r7, sp, #8
  409672:	463c      	mov	r4, r7
  409674:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	cmdHandlerKalman(val, &kalmanC.Qbias, "QBias");
  409678:	4b05      	ldr	r3, [pc, #20]	; (409690 <cKalQBias+0x24>)
  40967a:	9301      	str	r3, [sp, #4]
  40967c:	4b05      	ldr	r3, [pc, #20]	; (409694 <cKalQBias+0x28>)
  40967e:	9300      	str	r3, [sp, #0]
  409680:	463b      	mov	r3, r7
  409682:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  409684:	4c04      	ldr	r4, [pc, #16]	; (409698 <cKalQBias+0x2c>)
  409686:	47a0      	blx	r4
}
  409688:	bf00      	nop
  40968a:	3714      	adds	r7, #20
  40968c:	46bd      	mov	sp, r7
  40968e:	bd90      	pop	{r4, r7, pc}
  409690:	0041521c 	.word	0x0041521c
  409694:	20004438 	.word	0x20004438
  409698:	004096cd 	.word	0x004096cd

0040969c <cKalRMeasure>:

void cKalRMeasure(commVar val){	
  40969c:	b590      	push	{r4, r7, lr}
  40969e:	b087      	sub	sp, #28
  4096a0:	af02      	add	r7, sp, #8
  4096a2:	463c      	mov	r4, r7
  4096a4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	cmdHandlerKalman(val, &kalmanC.Rmeasure, "RMeasure");
  4096a8:	4b05      	ldr	r3, [pc, #20]	; (4096c0 <cKalRMeasure+0x24>)
  4096aa:	9301      	str	r3, [sp, #4]
  4096ac:	4b05      	ldr	r3, [pc, #20]	; (4096c4 <cKalRMeasure+0x28>)
  4096ae:	9300      	str	r3, [sp, #0]
  4096b0:	463b      	mov	r3, r7
  4096b2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  4096b4:	4c04      	ldr	r4, [pc, #16]	; (4096c8 <cKalRMeasure+0x2c>)
  4096b6:	47a0      	blx	r4
}
  4096b8:	bf00      	nop
  4096ba:	3714      	adds	r7, #20
  4096bc:	46bd      	mov	sp, r7
  4096be:	bd90      	pop	{r4, r7, pc}
  4096c0:	00415224 	.word	0x00415224
  4096c4:	20004440 	.word	0x20004440
  4096c8:	004096cd 	.word	0x004096cd

004096cc <cmdHandlerKalman>:

static void cmdHandlerKalman(commVar val, double *Kvalue, const char *valName){
  4096cc:	b590      	push	{r4, r7, lr}
  4096ce:	b087      	sub	sp, #28
  4096d0:	af00      	add	r7, sp, #0
  4096d2:	463c      	mov	r4, r7
  4096d4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	float value = val.value;
  4096d8:	68bb      	ldr	r3, [r7, #8]
  4096da:	617b      	str	r3, [r7, #20]
	
	switch (val.type)
  4096dc:	793b      	ldrb	r3, [r7, #4]
  4096de:	2b00      	cmp	r3, #0
  4096e0:	d027      	beq.n	409732 <cmdHandlerKalman+0x66>
  4096e2:	2b01      	cmp	r3, #1
  4096e4:	d000      	beq.n	4096e8 <cmdHandlerKalman+0x1c>
		case cGet:
		printf_mux("%s = %0.5f\r\n", valName, (*Kvalue));
		break;
	}
	
  4096e6:	e02d      	b.n	409744 <cmdHandlerKalman+0x78>
	float value = val.value;
	
	switch (val.type)
	{
		case cSet:
		if (value > 0){
  4096e8:	4b18      	ldr	r3, [pc, #96]	; (40974c <cmdHandlerKalman+0x80>)
  4096ea:	f04f 0100 	mov.w	r1, #0
  4096ee:	6978      	ldr	r0, [r7, #20]
  4096f0:	4798      	blx	r3
  4096f2:	4603      	mov	r3, r0
  4096f4:	2b00      	cmp	r3, #0
  4096f6:	d010      	beq.n	40971a <cmdHandlerKalman+0x4e>
			(*Kvalue) = value;
  4096f8:	4b15      	ldr	r3, [pc, #84]	; (409750 <cmdHandlerKalman+0x84>)
  4096fa:	6978      	ldr	r0, [r7, #20]
  4096fc:	4798      	blx	r3
  4096fe:	4603      	mov	r3, r0
  409700:	460c      	mov	r4, r1
  409702:	6aba      	ldr	r2, [r7, #40]	; 0x28
  409704:	e9c2 3400 	strd	r3, r4, [r2]
			printf_mux("%s = %0.5f\r\n",valName ,(*Kvalue));
  409708:	6abb      	ldr	r3, [r7, #40]	; 0x28
  40970a:	cb18      	ldmia	r3, {r3, r4}
  40970c:	461a      	mov	r2, r3
  40970e:	4623      	mov	r3, r4
  409710:	6af9      	ldr	r1, [r7, #44]	; 0x2c
  409712:	4810      	ldr	r0, [pc, #64]	; (409754 <cmdHandlerKalman+0x88>)
  409714:	4c10      	ldr	r4, [pc, #64]	; (409758 <cmdHandlerKalman+0x8c>)
  409716:	47a0      	blx	r4
		} else {
			printf_mux("%s Value Error [%f]\r\n", valName, value);
		}
		break;
  409718:	e014      	b.n	409744 <cmdHandlerKalman+0x78>
		case cSet:
		if (value > 0){
			(*Kvalue) = value;
			printf_mux("%s = %0.5f\r\n",valName ,(*Kvalue));
		} else {
			printf_mux("%s Value Error [%f]\r\n", valName, value);
  40971a:	4b0d      	ldr	r3, [pc, #52]	; (409750 <cmdHandlerKalman+0x84>)
  40971c:	6978      	ldr	r0, [r7, #20]
  40971e:	4798      	blx	r3
  409720:	4603      	mov	r3, r0
  409722:	460c      	mov	r4, r1
  409724:	461a      	mov	r2, r3
  409726:	4623      	mov	r3, r4
  409728:	6af9      	ldr	r1, [r7, #44]	; 0x2c
  40972a:	480c      	ldr	r0, [pc, #48]	; (40975c <cmdHandlerKalman+0x90>)
  40972c:	4c0a      	ldr	r4, [pc, #40]	; (409758 <cmdHandlerKalman+0x8c>)
  40972e:	47a0      	blx	r4
		}
		break;
  409730:	e008      	b.n	409744 <cmdHandlerKalman+0x78>
		case cGet:
		printf_mux("%s = %0.5f\r\n", valName, (*Kvalue));
  409732:	6abb      	ldr	r3, [r7, #40]	; 0x28
  409734:	cb18      	ldmia	r3, {r3, r4}
  409736:	461a      	mov	r2, r3
  409738:	4623      	mov	r3, r4
  40973a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
  40973c:	4805      	ldr	r0, [pc, #20]	; (409754 <cmdHandlerKalman+0x88>)
  40973e:	4c06      	ldr	r4, [pc, #24]	; (409758 <cmdHandlerKalman+0x8c>)
  409740:	47a0      	blx	r4
		break;
  409742:	bf00      	nop
	}
	
  409744:	bf00      	nop
  409746:	371c      	adds	r7, #28
  409748:	46bd      	mov	sp, r7
  40974a:	bd90      	pop	{r4, r7, pc}
  40974c:	0040c0fd 	.word	0x0040c0fd
  409750:	0040b49d 	.word	0x0040b49d
  409754:	00415168 	.word	0x00415168
  409758:	00401c59 	.word	0x00401c59
  40975c:	00415178 	.word	0x00415178

00409760 <NVIC_SetPriorityGrouping>:
  priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.

    \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  409760:	b480      	push	{r7}
  409762:	b085      	sub	sp, #20
  409764:	af00      	add	r7, sp, #0
  409766:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */
  409768:	687b      	ldr	r3, [r7, #4]
  40976a:	f003 0307 	and.w	r3, r3, #7
  40976e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  409770:	4b0c      	ldr	r3, [pc, #48]	; (4097a4 <NVIC_SetPriorityGrouping+0x44>)
  409772:	68db      	ldr	r3, [r3, #12]
  409774:	60bb      	str	r3, [r7, #8]
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  409776:	68ba      	ldr	r2, [r7, #8]
  409778:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
  40977c:	4013      	ands	r3, r2
  40977e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
  409780:	68fb      	ldr	r3, [r7, #12]
  409782:	021a      	lsls	r2, r3, #8
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
  409784:	68bb      	ldr	r3, [r7, #8]
  409786:	4313      	orrs	r3, r2
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
  409788:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  40978c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  409790:	60bb      	str	r3, [r7, #8]
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
  409792:	4a04      	ldr	r2, [pc, #16]	; (4097a4 <NVIC_SetPriorityGrouping+0x44>)
  409794:	68bb      	ldr	r3, [r7, #8]
  409796:	60d3      	str	r3, [r2, #12]
}
  409798:	bf00      	nop
  40979a:	3714      	adds	r7, #20
  40979c:	46bd      	mov	sp, r7
  40979e:	bc80      	pop	{r7}
  4097a0:	4770      	bx	lr
  4097a2:	bf00      	nop
  4097a4:	e000ed00 	.word	0xe000ed00

004097a8 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  4097a8:	b480      	push	{r7}
  4097aa:	b083      	sub	sp, #12
  4097ac:	af00      	add	r7, sp, #0
  4097ae:	4603      	mov	r3, r0
  4097b0:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
  4097b2:	4908      	ldr	r1, [pc, #32]	; (4097d4 <NVIC_EnableIRQ+0x2c>)
  4097b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4097b8:	095b      	lsrs	r3, r3, #5
  4097ba:	79fa      	ldrb	r2, [r7, #7]
  4097bc:	f002 021f 	and.w	r2, r2, #31
  4097c0:	2001      	movs	r0, #1
  4097c2:	fa00 f202 	lsl.w	r2, r0, r2
  4097c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  4097ca:	bf00      	nop
  4097cc:	370c      	adds	r7, #12
  4097ce:	46bd      	mov	sp, r7
  4097d0:	bc80      	pop	{r7}
  4097d2:	4770      	bx	lr
  4097d4:	e000e100 	.word	0xe000e100

004097d8 <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  4097d8:	b480      	push	{r7}
  4097da:	b083      	sub	sp, #12
  4097dc:	af00      	add	r7, sp, #0
  4097de:	4603      	mov	r3, r0
  4097e0:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  4097e2:	4909      	ldr	r1, [pc, #36]	; (409808 <NVIC_DisableIRQ+0x30>)
  4097e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4097e8:	095b      	lsrs	r3, r3, #5
  4097ea:	79fa      	ldrb	r2, [r7, #7]
  4097ec:	f002 021f 	and.w	r2, r2, #31
  4097f0:	2001      	movs	r0, #1
  4097f2:	fa00 f202 	lsl.w	r2, r0, r2
  4097f6:	3320      	adds	r3, #32
  4097f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  4097fc:	bf00      	nop
  4097fe:	370c      	adds	r7, #12
  409800:	46bd      	mov	sp, r7
  409802:	bc80      	pop	{r7}
  409804:	4770      	bx	lr
  409806:	bf00      	nop
  409808:	e000e100 	.word	0xe000e100

0040980c <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  40980c:	b480      	push	{r7}
  40980e:	b083      	sub	sp, #12
  409810:	af00      	add	r7, sp, #0
  409812:	4603      	mov	r3, r0
  409814:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  409816:	4909      	ldr	r1, [pc, #36]	; (40983c <NVIC_ClearPendingIRQ+0x30>)
  409818:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40981c:	095b      	lsrs	r3, r3, #5
  40981e:	79fa      	ldrb	r2, [r7, #7]
  409820:	f002 021f 	and.w	r2, r2, #31
  409824:	2001      	movs	r0, #1
  409826:	fa00 f202 	lsl.w	r2, r0, r2
  40982a:	3360      	adds	r3, #96	; 0x60
  40982c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  409830:	bf00      	nop
  409832:	370c      	adds	r7, #12
  409834:	46bd      	mov	sp, r7
  409836:	bc80      	pop	{r7}
  409838:	4770      	bx	lr
  40983a:	bf00      	nop
  40983c:	e000e100 	.word	0xe000e100

00409840 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  409840:	b480      	push	{r7}
  409842:	b083      	sub	sp, #12
  409844:	af00      	add	r7, sp, #0
  409846:	4603      	mov	r3, r0
  409848:	6039      	str	r1, [r7, #0]
  40984a:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  40984c:	f997 3007 	ldrsb.w	r3, [r7, #7]
  409850:	2b00      	cmp	r3, #0
  409852:	da0b      	bge.n	40986c <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  409854:	490d      	ldr	r1, [pc, #52]	; (40988c <NVIC_SetPriority+0x4c>)
  409856:	79fb      	ldrb	r3, [r7, #7]
  409858:	f003 030f 	and.w	r3, r3, #15
  40985c:	3b04      	subs	r3, #4
  40985e:	683a      	ldr	r2, [r7, #0]
  409860:	b2d2      	uxtb	r2, r2
  409862:	0112      	lsls	r2, r2, #4
  409864:	b2d2      	uxtb	r2, r2
  409866:	440b      	add	r3, r1
  409868:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
  40986a:	e009      	b.n	409880 <NVIC_SetPriority+0x40>
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  40986c:	4908      	ldr	r1, [pc, #32]	; (409890 <NVIC_SetPriority+0x50>)
  40986e:	f997 3007 	ldrsb.w	r3, [r7, #7]
  409872:	683a      	ldr	r2, [r7, #0]
  409874:	b2d2      	uxtb	r2, r2
  409876:	0112      	lsls	r2, r2, #4
  409878:	b2d2      	uxtb	r2, r2
  40987a:	440b      	add	r3, r1
  40987c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  409880:	bf00      	nop
  409882:	370c      	adds	r7, #12
  409884:	46bd      	mov	sp, r7
  409886:	bc80      	pop	{r7}
  409888:	4770      	bx	lr
  40988a:	bf00      	nop
  40988c:	e000ed00 	.word	0xe000ed00
  409890:	e000e100 	.word	0xe000e100

00409894 <vApplicationStackOverflowHook>:
/**
 * \brief Called if stack overflow during execution
 */
extern void vApplicationStackOverflowHook(xTaskHandle *pxTask,
		signed char *pcTaskName)
{
  409894:	b580      	push	{r7, lr}
  409896:	b082      	sub	sp, #8
  409898:	af00      	add	r7, sp, #0
  40989a:	6078      	str	r0, [r7, #4]
  40989c:	6039      	str	r1, [r7, #0]
	printf("stack overflow %x %s\r\n", (unsigned int) pxTask, (portCHAR *)pcTaskName);
  40989e:	687b      	ldr	r3, [r7, #4]
  4098a0:	683a      	ldr	r2, [r7, #0]
  4098a2:	4619      	mov	r1, r3
  4098a4:	4803      	ldr	r0, [pc, #12]	; (4098b4 <vApplicationStackOverflowHook+0x20>)
  4098a6:	4b04      	ldr	r3, [pc, #16]	; (4098b8 <vApplicationStackOverflowHook+0x24>)
  4098a8:	4798      	blx	r3
	/* If the parameters have been corrupted then inspect pxCurrentTCB to
	 * identify which task has overflowed its stack.
	 */
	for (;;) {
		LED_On(LED2_GPIO);
  4098aa:	2019      	movs	r0, #25
  4098ac:	4b03      	ldr	r3, [pc, #12]	; (4098bc <vApplicationStackOverflowHook+0x28>)
  4098ae:	4798      	blx	r3
	}
  4098b0:	e7fb      	b.n	4098aa <vApplicationStackOverflowHook+0x16>
  4098b2:	bf00      	nop
  4098b4:	00415230 	.word	0x00415230
  4098b8:	0040c1b1 	.word	0x0040c1b1
  4098bc:	004043d1 	.word	0x004043d1

004098c0 <vApplicationIdleHook>:

/**
 * \brief This function is called by FreeRTOS idle task
 */
extern void vApplicationIdleHook(void)
{
  4098c0:	b480      	push	{r7}
  4098c2:	af00      	add	r7, sp, #0
	asm("nop");
  4098c4:	bf00      	nop
}
  4098c6:	bf00      	nop
  4098c8:	46bd      	mov	sp, r7
  4098ca:	bc80      	pop	{r7}
  4098cc:	4770      	bx	lr
  4098ce:	bf00      	nop

004098d0 <vApplicationTickHook>:

/**
 * \brief This function is called by FreeRTOS each tick
 */
extern void vApplicationTickHook(void)
{
  4098d0:	b480      	push	{r7}
  4098d2:	af00      	add	r7, sp, #0
	g_tickCounter++;
  4098d4:	4b04      	ldr	r3, [pc, #16]	; (4098e8 <vApplicationTickHook+0x18>)
  4098d6:	681b      	ldr	r3, [r3, #0]
  4098d8:	3301      	adds	r3, #1
  4098da:	4a03      	ldr	r2, [pc, #12]	; (4098e8 <vApplicationTickHook+0x18>)
  4098dc:	6013      	str	r3, [r2, #0]
}
  4098de:	bf00      	nop
  4098e0:	46bd      	mov	sp, r7
  4098e2:	bc80      	pop	{r7}
  4098e4:	4770      	bx	lr
  4098e6:	bf00      	nop
  4098e8:	20004518 	.word	0x20004518

004098ec <vApplicationMallocFailedHook>:

extern void vApplicationMallocFailedHook(void)
{
  4098ec:	b580      	push	{r7, lr}
  4098ee:	af00      	add	r7, sp, #0
	demo application.  If heap_1.c or heap_2.c are used, then the size of the
	heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
	FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
	to query the size of free heap space that remains (although it does not
	provide information on how the remaining heap might be fragmented). */
	taskDISABLE_INTERRUPTS();
  4098f0:	4b02      	ldr	r3, [pc, #8]	; (4098fc <vApplicationMallocFailedHook+0x10>)
  4098f2:	4798      	blx	r3
	for (;;) {
		LED_On(LED2_GPIO);
  4098f4:	2019      	movs	r0, #25
  4098f6:	4b02      	ldr	r3, [pc, #8]	; (409900 <vApplicationMallocFailedHook+0x14>)
  4098f8:	4798      	blx	r3
	}
  4098fa:	e7fb      	b.n	4098f4 <vApplicationMallocFailedHook+0x8>
  4098fc:	004067c5 	.word	0x004067c5
  409900:	004043d1 	.word	0x004043d1

00409904 <task_led0>:
		printf_mux("Free Heap: %lu\n", freeHeap);
	}
}

static void task_led0(void *pvParameters)
{
  409904:	b580      	push	{r7, lr}
  409906:	b082      	sub	sp, #8
  409908:	af00      	add	r7, sp, #0
  40990a:	6078      	str	r0, [r7, #4]
	UNUSED(pvParameters);
	for (;;) {
		LED_Toggle(LED0_GPIO);
  40990c:	2017      	movs	r0, #23
  40990e:	4b03      	ldr	r3, [pc, #12]	; (40991c <task_led0+0x18>)
  409910:	4798      	blx	r3
		vTaskDelay(DELAY_500MS);
  409912:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
  409916:	4b02      	ldr	r3, [pc, #8]	; (409920 <task_led0+0x1c>)
  409918:	4798      	blx	r3
	}
  40991a:	e7f7      	b.n	40990c <task_led0+0x8>
  40991c:	004053ad 	.word	0x004053ad
  409920:	00407659 	.word	0x00407659

00409924 <button_handler>:
}

void button_handler(uint32_t id, uint32_t mask){
  409924:	b590      	push	{r4, r7, lr}
  409926:	b083      	sub	sp, #12
  409928:	af00      	add	r7, sp, #0
  40992a:	6078      	str	r0, [r7, #4]
  40992c:	6039      	str	r1, [r7, #0]
	xSemaphoreGiveFromISR(xseMonitor, NULL);
  40992e:	4b05      	ldr	r3, [pc, #20]	; (409944 <button_handler+0x20>)
  409930:	6818      	ldr	r0, [r3, #0]
  409932:	2300      	movs	r3, #0
  409934:	2200      	movs	r2, #0
  409936:	2100      	movs	r1, #0
  409938:	4c03      	ldr	r4, [pc, #12]	; (409948 <button_handler+0x24>)
  40993a:	47a0      	blx	r4
}
  40993c:	bf00      	nop
  40993e:	370c      	adds	r7, #12
  409940:	46bd      	mov	sp, r7
  409942:	bd90      	pop	{r4, r7, pc}
  409944:	200045e8 	.word	0x200045e8
  409948:	00406ed5 	.word	0x00406ed5

0040994c <config_interrupt>:

void config_interrupt(void){
  40994c:	b590      	push	{r4, r7, lr}
  40994e:	b083      	sub	sp, #12
  409950:	af02      	add	r7, sp, #8
	//The GPIO was already configured by board_init().
	pio_handler_set(PIOA, ID_PIOA, PIN_PUSHBUTTON_1_MASK, PIO_IT_FALL_EDGE, button_handler);
  409952:	4b21      	ldr	r3, [pc, #132]	; (4099d8 <config_interrupt+0x8c>)
  409954:	9300      	str	r3, [sp, #0]
  409956:	2350      	movs	r3, #80	; 0x50
  409958:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40995c:	210b      	movs	r1, #11
  40995e:	481f      	ldr	r0, [pc, #124]	; (4099dc <config_interrupt+0x90>)
  409960:	4c1f      	ldr	r4, [pc, #124]	; (4099e0 <config_interrupt+0x94>)
  409962:	47a0      	blx	r4
	pio_enable_interrupt(PIOA, PIN_PUSHBUTTON_1_MASK);
  409964:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  409968:	481c      	ldr	r0, [pc, #112]	; (4099dc <config_interrupt+0x90>)
  40996a:	4b1e      	ldr	r3, [pc, #120]	; (4099e4 <config_interrupt+0x98>)
  40996c:	4798      	blx	r3
		pio_pull_down(PIOA, INT_PIN, ENABLE);
		pio_handler_set(PIOA, ID_PIOA, INT_PIN, PIO_IT_RISE_EDGE, intpin_handler);
		pio_enable_interrupt(PIOA,INT_PIN);
	#endif
	
	configEncoderPin();
  40996e:	4b1e      	ldr	r3, [pc, #120]	; (4099e8 <config_interrupt+0x9c>)
  409970:	4798      	blx	r3
	
	NVIC_DisableIRQ(PIOA_IRQn);
  409972:	200b      	movs	r0, #11
  409974:	4b1d      	ldr	r3, [pc, #116]	; (4099ec <config_interrupt+0xa0>)
  409976:	4798      	blx	r3
	NVIC_ClearPendingIRQ(PIOA_IRQn);
  409978:	200b      	movs	r0, #11
  40997a:	4b1d      	ldr	r3, [pc, #116]	; (4099f0 <config_interrupt+0xa4>)
  40997c:	4798      	blx	r3
	NVIC_SetPriority(PIOA_IRQn, 0);
  40997e:	2100      	movs	r1, #0
  409980:	200b      	movs	r0, #11
  409982:	4b1c      	ldr	r3, [pc, #112]	; (4099f4 <config_interrupt+0xa8>)
  409984:	4798      	blx	r3
	NVIC_EnableIRQ(PIOA_IRQn);
  409986:	200b      	movs	r0, #11
  409988:	4b1b      	ldr	r3, [pc, #108]	; (4099f8 <config_interrupt+0xac>)
  40998a:	4798      	blx	r3
	
	//Semaphore for Monitor:
	vSemaphoreCreateBinary(xseMonitor);
  40998c:	2203      	movs	r2, #3
  40998e:	2100      	movs	r1, #0
  409990:	2001      	movs	r0, #1
  409992:	4b1a      	ldr	r3, [pc, #104]	; (4099fc <config_interrupt+0xb0>)
  409994:	4798      	blx	r3
  409996:	4602      	mov	r2, r0
  409998:	4b19      	ldr	r3, [pc, #100]	; (409a00 <config_interrupt+0xb4>)
  40999a:	601a      	str	r2, [r3, #0]
  40999c:	4b18      	ldr	r3, [pc, #96]	; (409a00 <config_interrupt+0xb4>)
  40999e:	681b      	ldr	r3, [r3, #0]
  4099a0:	2b00      	cmp	r3, #0
  4099a2:	d006      	beq.n	4099b2 <config_interrupt+0x66>
  4099a4:	4b16      	ldr	r3, [pc, #88]	; (409a00 <config_interrupt+0xb4>)
  4099a6:	6818      	ldr	r0, [r3, #0]
  4099a8:	2300      	movs	r3, #0
  4099aa:	2200      	movs	r2, #0
  4099ac:	2100      	movs	r1, #0
  4099ae:	4c15      	ldr	r4, [pc, #84]	; (409a04 <config_interrupt+0xb8>)
  4099b0:	47a0      	blx	r4
	configASSERT(xseMonitor);
  4099b2:	4b13      	ldr	r3, [pc, #76]	; (409a00 <config_interrupt+0xb4>)
  4099b4:	681b      	ldr	r3, [r3, #0]
  4099b6:	2b00      	cmp	r3, #0
  4099b8:	d103      	bne.n	4099c2 <config_interrupt+0x76>
  4099ba:	4b13      	ldr	r3, [pc, #76]	; (409a08 <config_interrupt+0xbc>)
  4099bc:	4798      	blx	r3
  4099be:	bf00      	nop
  4099c0:	e7fd      	b.n	4099be <config_interrupt+0x72>
	xSemaphoreTake(xseMonitor, 0);
  4099c2:	4b0f      	ldr	r3, [pc, #60]	; (409a00 <config_interrupt+0xb4>)
  4099c4:	6818      	ldr	r0, [r3, #0]
  4099c6:	2300      	movs	r3, #0
  4099c8:	2200      	movs	r2, #0
  4099ca:	2100      	movs	r1, #0
  4099cc:	4c0f      	ldr	r4, [pc, #60]	; (409a0c <config_interrupt+0xc0>)
  4099ce:	47a0      	blx	r4
}
  4099d0:	bf00      	nop
  4099d2:	3704      	adds	r7, #4
  4099d4:	46bd      	mov	sp, r7
  4099d6:	bd90      	pop	{r4, r7, pc}
  4099d8:	00409925 	.word	0x00409925
  4099dc:	400e0e00 	.word	0x400e0e00
  4099e0:	004057b9 	.word	0x004057b9
  4099e4:	004052e1 	.word	0x004052e1
  4099e8:	00400ae9 	.word	0x00400ae9
  4099ec:	004097d9 	.word	0x004097d9
  4099f0:	0040980d 	.word	0x0040980d
  4099f4:	00409841 	.word	0x00409841
  4099f8:	004097a9 	.word	0x004097a9
  4099fc:	00406bed 	.word	0x00406bed
  409a00:	200045e8 	.word	0x200045e8
  409a04:	00406d6d 	.word	0x00406d6d
  409a08:	004067c5 	.word	0x004067c5
  409a0c:	00406f91 	.word	0x00406f91

00409a10 <main>:

int main (void)
{
  409a10:	b590      	push	{r4, r7, lr}
  409a12:	b093      	sub	sp, #76	; 0x4c
  409a14:	af04      	add	r7, sp, #16
	/* Initialize Board and Clock */
	sysclk_init();
  409a16:	4b5b      	ldr	r3, [pc, #364]	; (409b84 <main+0x174>)
  409a18:	4798      	blx	r3
	NVIC_SetPriorityGrouping(0);
  409a1a:	2000      	movs	r0, #0
  409a1c:	4b5a      	ldr	r3, [pc, #360]	; (409b88 <main+0x178>)
  409a1e:	4798      	blx	r3
	board_init();
  409a20:	4b5a      	ldr	r3, [pc, #360]	; (409b8c <main+0x17c>)
  409a22:	4798      	blx	r3
	g_tickCounter = 0;
  409a24:	4b5a      	ldr	r3, [pc, #360]	; (409b90 <main+0x180>)
  409a26:	2200      	movs	r2, #0
  409a28:	601a      	str	r2, [r3, #0]

	/* Initialize the console uart */
	configure_console();
  409a2a:	4b5a      	ldr	r3, [pc, #360]	; (409b94 <main+0x184>)
  409a2c:	4798      	blx	r3
	printf("%s\n", PROJECT_NAME);
  409a2e:	495a      	ldr	r1, [pc, #360]	; (409b98 <main+0x188>)
  409a30:	485a      	ldr	r0, [pc, #360]	; (409b9c <main+0x18c>)
  409a32:	4b5b      	ldr	r3, [pc, #364]	; (409ba0 <main+0x190>)
  409a34:	4798      	blx	r3
	char buildVer[50] = { 0 };
  409a36:	1d3b      	adds	r3, r7, #4
  409a38:	2232      	movs	r2, #50	; 0x32
  409a3a:	2100      	movs	r1, #0
  409a3c:	4618      	mov	r0, r3
  409a3e:	4b59      	ldr	r3, [pc, #356]	; (409ba4 <main+0x194>)
  409a40:	4798      	blx	r3
	formatVersion(buildVer);
  409a42:	1d3b      	adds	r3, r7, #4
  409a44:	4618      	mov	r0, r3
  409a46:	4b58      	ldr	r3, [pc, #352]	; (409ba8 <main+0x198>)
  409a48:	4798      	blx	r3
	printf("Version: %s\n", buildVer);
  409a4a:	1d3b      	adds	r3, r7, #4
  409a4c:	4619      	mov	r1, r3
  409a4e:	4857      	ldr	r0, [pc, #348]	; (409bac <main+0x19c>)
  409a50:	4b53      	ldr	r3, [pc, #332]	; (409ba0 <main+0x190>)
  409a52:	4798      	blx	r3
	
	config_interrupt();
  409a54:	4b56      	ldr	r3, [pc, #344]	; (409bb0 <main+0x1a0>)
  409a56:	4798      	blx	r3
	} else {
		printf("Task Monitor Created!\n");
	}
#endif
	
	if (xTaskCreate(task_led0, (const signed char *) "Led0", TASK_LED_STACK_SIZE, NULL,
  409a58:	2300      	movs	r3, #0
  409a5a:	9303      	str	r3, [sp, #12]
  409a5c:	2300      	movs	r3, #0
  409a5e:	9302      	str	r3, [sp, #8]
  409a60:	2300      	movs	r3, #0
  409a62:	9301      	str	r3, [sp, #4]
  409a64:	2300      	movs	r3, #0
  409a66:	9300      	str	r3, [sp, #0]
  409a68:	2300      	movs	r3, #0
  409a6a:	2246      	movs	r2, #70	; 0x46
  409a6c:	4951      	ldr	r1, [pc, #324]	; (409bb4 <main+0x1a4>)
  409a6e:	4852      	ldr	r0, [pc, #328]	; (409bb8 <main+0x1a8>)
  409a70:	4c52      	ldr	r4, [pc, #328]	; (409bbc <main+0x1ac>)
  409a72:	47a0      	blx	r4
  409a74:	4603      	mov	r3, r0
  409a76:	2b01      	cmp	r3, #1
  409a78:	d006      	beq.n	409a88 <main+0x78>
	TASK_LED_STACK_PRIORITY, NULL) != pdPASS) {
		printf("Failed to create test led task\r\n");
  409a7a:	4851      	ldr	r0, [pc, #324]	; (409bc0 <main+0x1b0>)
  409a7c:	4b48      	ldr	r3, [pc, #288]	; (409ba0 <main+0x190>)
  409a7e:	4798      	blx	r3
		LED_On(LED2_GPIO);
  409a80:	2019      	movs	r0, #25
  409a82:	4b50      	ldr	r3, [pc, #320]	; (409bc4 <main+0x1b4>)
  409a84:	4798      	blx	r3
  409a86:	e002      	b.n	409a8e <main+0x7e>
	} else {
		printf("Task Led0 Created!\n");
  409a88:	484f      	ldr	r0, [pc, #316]	; (409bc8 <main+0x1b8>)
  409a8a:	4b45      	ldr	r3, [pc, #276]	; (409ba0 <main+0x190>)
  409a8c:	4798      	blx	r3
	}
	
	if (xTaskCreate(IMUTask, (const signed char *) "IMU_T", TASK_IMU_STACK_SIZE, NULL,
  409a8e:	2300      	movs	r3, #0
  409a90:	9303      	str	r3, [sp, #12]
  409a92:	2300      	movs	r3, #0
  409a94:	9302      	str	r3, [sp, #8]
  409a96:	2300      	movs	r3, #0
  409a98:	9301      	str	r3, [sp, #4]
  409a9a:	2304      	movs	r3, #4
  409a9c:	9300      	str	r3, [sp, #0]
  409a9e:	2300      	movs	r3, #0
  409aa0:	f44f 7200 	mov.w	r2, #512	; 0x200
  409aa4:	4949      	ldr	r1, [pc, #292]	; (409bcc <main+0x1bc>)
  409aa6:	484a      	ldr	r0, [pc, #296]	; (409bd0 <main+0x1c0>)
  409aa8:	4c44      	ldr	r4, [pc, #272]	; (409bbc <main+0x1ac>)
  409aaa:	47a0      	blx	r4
  409aac:	4603      	mov	r3, r0
  409aae:	2b01      	cmp	r3, #1
  409ab0:	d006      	beq.n	409ac0 <main+0xb0>
	TASK_IMU_STACK_PRIORITY, NULL) != pdPASS) {
		printf("Failed to create test IMUTask\r\n");
  409ab2:	4848      	ldr	r0, [pc, #288]	; (409bd4 <main+0x1c4>)
  409ab4:	4b3a      	ldr	r3, [pc, #232]	; (409ba0 <main+0x190>)
  409ab6:	4798      	blx	r3
		LED_On(LED2_GPIO);
  409ab8:	2019      	movs	r0, #25
  409aba:	4b42      	ldr	r3, [pc, #264]	; (409bc4 <main+0x1b4>)
  409abc:	4798      	blx	r3
  409abe:	e002      	b.n	409ac6 <main+0xb6>
	} else {
		printf("Task IMU_T Created!\n");
  409ac0:	4845      	ldr	r0, [pc, #276]	; (409bd8 <main+0x1c8>)
  409ac2:	4b37      	ldr	r3, [pc, #220]	; (409ba0 <main+0x190>)
  409ac4:	4798      	blx	r3
	}

	if (xTaskCreate(LCDTask, (const signed char *) "LCD_T", TASK_LCD_STACK_SIZE, NULL,
  409ac6:	2300      	movs	r3, #0
  409ac8:	9303      	str	r3, [sp, #12]
  409aca:	2300      	movs	r3, #0
  409acc:	9302      	str	r3, [sp, #8]
  409ace:	4b43      	ldr	r3, [pc, #268]	; (409bdc <main+0x1cc>)
  409ad0:	9301      	str	r3, [sp, #4]
  409ad2:	2302      	movs	r3, #2
  409ad4:	9300      	str	r3, [sp, #0]
  409ad6:	2300      	movs	r3, #0
  409ad8:	f44f 7280 	mov.w	r2, #256	; 0x100
  409adc:	4940      	ldr	r1, [pc, #256]	; (409be0 <main+0x1d0>)
  409ade:	4841      	ldr	r0, [pc, #260]	; (409be4 <main+0x1d4>)
  409ae0:	4c36      	ldr	r4, [pc, #216]	; (409bbc <main+0x1ac>)
  409ae2:	47a0      	blx	r4
  409ae4:	4603      	mov	r3, r0
  409ae6:	2b01      	cmp	r3, #1
  409ae8:	d006      	beq.n	409af8 <main+0xe8>
	TASK_LCD_STACK_PRIORITY, &xLCDHandler) != pdPASS) {
		printf("Failed to create test LCDTask\r\n");
  409aea:	483f      	ldr	r0, [pc, #252]	; (409be8 <main+0x1d8>)
  409aec:	4b2c      	ldr	r3, [pc, #176]	; (409ba0 <main+0x190>)
  409aee:	4798      	blx	r3
		LED_On(LED2_GPIO);
  409af0:	2019      	movs	r0, #25
  409af2:	4b34      	ldr	r3, [pc, #208]	; (409bc4 <main+0x1b4>)
  409af4:	4798      	blx	r3
  409af6:	e002      	b.n	409afe <main+0xee>
	} else {
		printf("Task LCD_T Created!\n");
  409af8:	483c      	ldr	r0, [pc, #240]	; (409bec <main+0x1dc>)
  409afa:	4b29      	ldr	r3, [pc, #164]	; (409ba0 <main+0x190>)
  409afc:	4798      	blx	r3
	}
	
	if (xTaskCreate(UARTTXTask, (const signed char *) "TX_T", TASK_UART_STACK_SIZE, NULL,
  409afe:	2300      	movs	r3, #0
  409b00:	9303      	str	r3, [sp, #12]
  409b02:	2300      	movs	r3, #0
  409b04:	9302      	str	r3, [sp, #8]
  409b06:	4b3a      	ldr	r3, [pc, #232]	; (409bf0 <main+0x1e0>)
  409b08:	9301      	str	r3, [sp, #4]
  409b0a:	2303      	movs	r3, #3
  409b0c:	9300      	str	r3, [sp, #0]
  409b0e:	2300      	movs	r3, #0
  409b10:	f44f 7200 	mov.w	r2, #512	; 0x200
  409b14:	4937      	ldr	r1, [pc, #220]	; (409bf4 <main+0x1e4>)
  409b16:	4838      	ldr	r0, [pc, #224]	; (409bf8 <main+0x1e8>)
  409b18:	4c28      	ldr	r4, [pc, #160]	; (409bbc <main+0x1ac>)
  409b1a:	47a0      	blx	r4
  409b1c:	4603      	mov	r3, r0
  409b1e:	2b01      	cmp	r3, #1
  409b20:	d006      	beq.n	409b30 <main+0x120>
	TASK_UART_STACK_PRIORITY, &xTXHandler) != pdPASS) {
		printf("Failed to create test TX_Task\r\n");
  409b22:	4836      	ldr	r0, [pc, #216]	; (409bfc <main+0x1ec>)
  409b24:	4b1e      	ldr	r3, [pc, #120]	; (409ba0 <main+0x190>)
  409b26:	4798      	blx	r3
		LED_On(LED2_GPIO);
  409b28:	2019      	movs	r0, #25
  409b2a:	4b26      	ldr	r3, [pc, #152]	; (409bc4 <main+0x1b4>)
  409b2c:	4798      	blx	r3
  409b2e:	e002      	b.n	409b36 <main+0x126>
	} else {
		printf("Task TX_T Created!\n");
  409b30:	4833      	ldr	r0, [pc, #204]	; (409c00 <main+0x1f0>)
  409b32:	4b1b      	ldr	r3, [pc, #108]	; (409ba0 <main+0x190>)
  409b34:	4798      	blx	r3
	}
	
	if (xTaskCreate(UARTRXTask, (const signed char *) "RX_T", TASK_UART_STACK_SIZE, NULL,
  409b36:	2300      	movs	r3, #0
  409b38:	9303      	str	r3, [sp, #12]
  409b3a:	2300      	movs	r3, #0
  409b3c:	9302      	str	r3, [sp, #8]
  409b3e:	2300      	movs	r3, #0
  409b40:	9301      	str	r3, [sp, #4]
  409b42:	2303      	movs	r3, #3
  409b44:	9300      	str	r3, [sp, #0]
  409b46:	2300      	movs	r3, #0
  409b48:	f44f 7200 	mov.w	r2, #512	; 0x200
  409b4c:	492d      	ldr	r1, [pc, #180]	; (409c04 <main+0x1f4>)
  409b4e:	482e      	ldr	r0, [pc, #184]	; (409c08 <main+0x1f8>)
  409b50:	4c1a      	ldr	r4, [pc, #104]	; (409bbc <main+0x1ac>)
  409b52:	47a0      	blx	r4
  409b54:	4603      	mov	r3, r0
  409b56:	2b01      	cmp	r3, #1
  409b58:	d006      	beq.n	409b68 <main+0x158>
	TASK_UART_STACK_PRIORITY, NULL) != pdPASS) {
		printf("Failed to create test RX_Task\r\n");
  409b5a:	482c      	ldr	r0, [pc, #176]	; (409c0c <main+0x1fc>)
  409b5c:	4b10      	ldr	r3, [pc, #64]	; (409ba0 <main+0x190>)
  409b5e:	4798      	blx	r3
		LED_On(LED2_GPIO);
  409b60:	2019      	movs	r0, #25
  409b62:	4b18      	ldr	r3, [pc, #96]	; (409bc4 <main+0x1b4>)
  409b64:	4798      	blx	r3
  409b66:	e002      	b.n	409b6e <main+0x15e>
	} else {
		printf("Task RX_T Created!\n");
  409b68:	4829      	ldr	r0, [pc, #164]	; (409c10 <main+0x200>)
  409b6a:	4b0d      	ldr	r3, [pc, #52]	; (409ba0 <main+0x190>)
  409b6c:	4798      	blx	r3
	}
	
	/* Start the scheduler. */
	vTaskStartScheduler();
  409b6e:	4b29      	ldr	r3, [pc, #164]	; (409c14 <main+0x204>)
  409b70:	4798      	blx	r3

	/* Will only get here if there was insufficient memory to create the idle task. */
	LED_On(LED2_GPIO);
  409b72:	2019      	movs	r0, #25
  409b74:	4b13      	ldr	r3, [pc, #76]	; (409bc4 <main+0x1b4>)
  409b76:	4798      	blx	r3
	return 0;
  409b78:	2300      	movs	r3, #0
}
  409b7a:	4618      	mov	r0, r3
  409b7c:	373c      	adds	r7, #60	; 0x3c
  409b7e:	46bd      	mov	sp, r7
  409b80:	bd90      	pop	{r4, r7, pc}
  409b82:	bf00      	nop
  409b84:	004026f5 	.word	0x004026f5
  409b88:	00409761 	.word	0x00409761
  409b8c:	0040426d 	.word	0x0040426d
  409b90:	20004518 	.word	0x20004518
  409b94:	00401cbd 	.word	0x00401cbd
  409b98:	00415294 	.word	0x00415294
  409b9c:	004152a4 	.word	0x004152a4
  409ba0:	0040c1b1 	.word	0x0040c1b1
  409ba4:	0040c329 	.word	0x0040c329
  409ba8:	00400bb5 	.word	0x00400bb5
  409bac:	004152a8 	.word	0x004152a8
  409bb0:	0040994d 	.word	0x0040994d
  409bb4:	004152b8 	.word	0x004152b8
  409bb8:	00409905 	.word	0x00409905
  409bbc:	004073ed 	.word	0x004073ed
  409bc0:	004152c0 	.word	0x004152c0
  409bc4:	004043d1 	.word	0x004043d1
  409bc8:	004152e4 	.word	0x004152e4
  409bcc:	004152f8 	.word	0x004152f8
  409bd0:	00408e79 	.word	0x00408e79
  409bd4:	00415300 	.word	0x00415300
  409bd8:	00415320 	.word	0x00415320
  409bdc:	20004564 	.word	0x20004564
  409be0:	00415338 	.word	0x00415338
  409be4:	00401de9 	.word	0x00401de9
  409be8:	00415340 	.word	0x00415340
  409bec:	00415360 	.word	0x00415360
  409bf0:	200044f4 	.word	0x200044f4
  409bf4:	00415378 	.word	0x00415378
  409bf8:	00402155 	.word	0x00402155
  409bfc:	00415380 	.word	0x00415380
  409c00:	004153a0 	.word	0x004153a0
  409c04:	004153b4 	.word	0x004153b4
  409c08:	0040237d 	.word	0x0040237d
  409c0c:	004153bc 	.word	0x004153bc
  409c10:	004153dc 	.word	0x004153dc
  409c14:	00407885 	.word	0x00407885

00409c18 <atan>:
  409c18:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409c1c:	4bc0      	ldr	r3, [pc, #768]	; (409f20 <atan+0x308>)
  409c1e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
  409c22:	429e      	cmp	r6, r3
  409c24:	460d      	mov	r5, r1
  409c26:	468a      	mov	sl, r1
  409c28:	4604      	mov	r4, r0
  409c2a:	dd0f      	ble.n	409c4c <atan+0x34>
  409c2c:	4bbd      	ldr	r3, [pc, #756]	; (409f24 <atan+0x30c>)
  409c2e:	429e      	cmp	r6, r3
  409c30:	f300 80b2 	bgt.w	409d98 <atan+0x180>
  409c34:	f000 80ad 	beq.w	409d92 <atan+0x17a>
  409c38:	4bbb      	ldr	r3, [pc, #748]	; (409f28 <atan+0x310>)
  409c3a:	49bc      	ldr	r1, [pc, #752]	; (409f2c <atan+0x314>)
  409c3c:	4cbc      	ldr	r4, [pc, #752]	; (409f30 <atan+0x318>)
  409c3e:	f1ba 0f00 	cmp.w	sl, #0
  409c42:	bfc8      	it	gt
  409c44:	4619      	movgt	r1, r3
  409c46:	4620      	mov	r0, r4
  409c48:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409c4c:	4bb9      	ldr	r3, [pc, #740]	; (409f34 <atan+0x31c>)
  409c4e:	429e      	cmp	r6, r3
  409c50:	f300 80bc 	bgt.w	409dcc <atan+0x1b4>
  409c54:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
  409c58:	429e      	cmp	r6, r3
  409c5a:	f340 80a7 	ble.w	409dac <atan+0x194>
  409c5e:	f04f 3bff 	mov.w	fp, #4294967295
  409c62:	4622      	mov	r2, r4
  409c64:	462b      	mov	r3, r5
  409c66:	4620      	mov	r0, r4
  409c68:	4629      	mov	r1, r5
  409c6a:	f001 fc6b 	bl	40b544 <__aeabi_dmul>
  409c6e:	4602      	mov	r2, r0
  409c70:	460b      	mov	r3, r1
  409c72:	4680      	mov	r8, r0
  409c74:	4689      	mov	r9, r1
  409c76:	f001 fc65 	bl	40b544 <__aeabi_dmul>
  409c7a:	a391      	add	r3, pc, #580	; (adr r3, 409ec0 <atan+0x2a8>)
  409c7c:	e9d3 2300 	ldrd	r2, r3, [r3]
  409c80:	4606      	mov	r6, r0
  409c82:	460f      	mov	r7, r1
  409c84:	f001 fc5e 	bl	40b544 <__aeabi_dmul>
  409c88:	a38f      	add	r3, pc, #572	; (adr r3, 409ec8 <atan+0x2b0>)
  409c8a:	e9d3 2300 	ldrd	r2, r3, [r3]
  409c8e:	f001 faa7 	bl	40b1e0 <__adddf3>
  409c92:	4632      	mov	r2, r6
  409c94:	463b      	mov	r3, r7
  409c96:	f001 fc55 	bl	40b544 <__aeabi_dmul>
  409c9a:	a38d      	add	r3, pc, #564	; (adr r3, 409ed0 <atan+0x2b8>)
  409c9c:	e9d3 2300 	ldrd	r2, r3, [r3]
  409ca0:	f001 fa9e 	bl	40b1e0 <__adddf3>
  409ca4:	4632      	mov	r2, r6
  409ca6:	463b      	mov	r3, r7
  409ca8:	f001 fc4c 	bl	40b544 <__aeabi_dmul>
  409cac:	a38a      	add	r3, pc, #552	; (adr r3, 409ed8 <atan+0x2c0>)
  409cae:	e9d3 2300 	ldrd	r2, r3, [r3]
  409cb2:	f001 fa95 	bl	40b1e0 <__adddf3>
  409cb6:	4632      	mov	r2, r6
  409cb8:	463b      	mov	r3, r7
  409cba:	f001 fc43 	bl	40b544 <__aeabi_dmul>
  409cbe:	a388      	add	r3, pc, #544	; (adr r3, 409ee0 <atan+0x2c8>)
  409cc0:	e9d3 2300 	ldrd	r2, r3, [r3]
  409cc4:	f001 fa8c 	bl	40b1e0 <__adddf3>
  409cc8:	4632      	mov	r2, r6
  409cca:	463b      	mov	r3, r7
  409ccc:	f001 fc3a 	bl	40b544 <__aeabi_dmul>
  409cd0:	a385      	add	r3, pc, #532	; (adr r3, 409ee8 <atan+0x2d0>)
  409cd2:	e9d3 2300 	ldrd	r2, r3, [r3]
  409cd6:	f001 fa83 	bl	40b1e0 <__adddf3>
  409cda:	4642      	mov	r2, r8
  409cdc:	464b      	mov	r3, r9
  409cde:	f001 fc31 	bl	40b544 <__aeabi_dmul>
  409ce2:	a383      	add	r3, pc, #524	; (adr r3, 409ef0 <atan+0x2d8>)
  409ce4:	e9d3 2300 	ldrd	r2, r3, [r3]
  409ce8:	4680      	mov	r8, r0
  409cea:	4689      	mov	r9, r1
  409cec:	4630      	mov	r0, r6
  409cee:	4639      	mov	r1, r7
  409cf0:	f001 fc28 	bl	40b544 <__aeabi_dmul>
  409cf4:	a380      	add	r3, pc, #512	; (adr r3, 409ef8 <atan+0x2e0>)
  409cf6:	e9d3 2300 	ldrd	r2, r3, [r3]
  409cfa:	f001 fa6f 	bl	40b1dc <__aeabi_dsub>
  409cfe:	4632      	mov	r2, r6
  409d00:	463b      	mov	r3, r7
  409d02:	f001 fc1f 	bl	40b544 <__aeabi_dmul>
  409d06:	a37e      	add	r3, pc, #504	; (adr r3, 409f00 <atan+0x2e8>)
  409d08:	e9d3 2300 	ldrd	r2, r3, [r3]
  409d0c:	f001 fa66 	bl	40b1dc <__aeabi_dsub>
  409d10:	4632      	mov	r2, r6
  409d12:	463b      	mov	r3, r7
  409d14:	f001 fc16 	bl	40b544 <__aeabi_dmul>
  409d18:	a37b      	add	r3, pc, #492	; (adr r3, 409f08 <atan+0x2f0>)
  409d1a:	e9d3 2300 	ldrd	r2, r3, [r3]
  409d1e:	f001 fa5d 	bl	40b1dc <__aeabi_dsub>
  409d22:	4632      	mov	r2, r6
  409d24:	463b      	mov	r3, r7
  409d26:	f001 fc0d 	bl	40b544 <__aeabi_dmul>
  409d2a:	a379      	add	r3, pc, #484	; (adr r3, 409f10 <atan+0x2f8>)
  409d2c:	e9d3 2300 	ldrd	r2, r3, [r3]
  409d30:	f001 fa54 	bl	40b1dc <__aeabi_dsub>
  409d34:	4632      	mov	r2, r6
  409d36:	463b      	mov	r3, r7
  409d38:	f001 fc04 	bl	40b544 <__aeabi_dmul>
  409d3c:	f1bb 3fff 	cmp.w	fp, #4294967295
  409d40:	4602      	mov	r2, r0
  409d42:	460b      	mov	r3, r1
  409d44:	d069      	beq.n	409e1a <atan+0x202>
  409d46:	4640      	mov	r0, r8
  409d48:	4649      	mov	r1, r9
  409d4a:	f001 fa49 	bl	40b1e0 <__adddf3>
  409d4e:	4622      	mov	r2, r4
  409d50:	462b      	mov	r3, r5
  409d52:	f001 fbf7 	bl	40b544 <__aeabi_dmul>
  409d56:	4e78      	ldr	r6, [pc, #480]	; (409f38 <atan+0x320>)
  409d58:	4b78      	ldr	r3, [pc, #480]	; (409f3c <atan+0x324>)
  409d5a:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
  409d5e:	445e      	add	r6, fp
  409d60:	449b      	add	fp, r3
  409d62:	e9db 2300 	ldrd	r2, r3, [fp]
  409d66:	f001 fa39 	bl	40b1dc <__aeabi_dsub>
  409d6a:	4622      	mov	r2, r4
  409d6c:	462b      	mov	r3, r5
  409d6e:	f001 fa35 	bl	40b1dc <__aeabi_dsub>
  409d72:	4602      	mov	r2, r0
  409d74:	460b      	mov	r3, r1
  409d76:	e9d6 0100 	ldrd	r0, r1, [r6]
  409d7a:	f001 fa2f 	bl	40b1dc <__aeabi_dsub>
  409d7e:	f1ba 0f00 	cmp.w	sl, #0
  409d82:	4604      	mov	r4, r0
  409d84:	f6bf af5f 	bge.w	409c46 <atan+0x2e>
  409d88:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  409d8c:	4620      	mov	r0, r4
  409d8e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409d92:	2800      	cmp	r0, #0
  409d94:	f43f af50 	beq.w	409c38 <atan+0x20>
  409d98:	4622      	mov	r2, r4
  409d9a:	4620      	mov	r0, r4
  409d9c:	462b      	mov	r3, r5
  409d9e:	4629      	mov	r1, r5
  409da0:	f001 fa1e 	bl	40b1e0 <__adddf3>
  409da4:	4604      	mov	r4, r0
  409da6:	4620      	mov	r0, r4
  409da8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409dac:	a35a      	add	r3, pc, #360	; (adr r3, 409f18 <atan+0x300>)
  409dae:	e9d3 2300 	ldrd	r2, r3, [r3]
  409db2:	f001 fa15 	bl	40b1e0 <__adddf3>
  409db6:	2200      	movs	r2, #0
  409db8:	4b61      	ldr	r3, [pc, #388]	; (409f40 <atan+0x328>)
  409dba:	f001 fe53 	bl	40ba64 <__aeabi_dcmpgt>
  409dbe:	2800      	cmp	r0, #0
  409dc0:	f43f af4d 	beq.w	409c5e <atan+0x46>
  409dc4:	4629      	mov	r1, r5
  409dc6:	4620      	mov	r0, r4
  409dc8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409dcc:	f000 f8c2 	bl	409f54 <fabs>
  409dd0:	4b5c      	ldr	r3, [pc, #368]	; (409f44 <atan+0x32c>)
  409dd2:	4604      	mov	r4, r0
  409dd4:	429e      	cmp	r6, r3
  409dd6:	460d      	mov	r5, r1
  409dd8:	dc2f      	bgt.n	409e3a <atan+0x222>
  409dda:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
  409dde:	429e      	cmp	r6, r3
  409de0:	dc54      	bgt.n	409e8c <atan+0x274>
  409de2:	4602      	mov	r2, r0
  409de4:	460b      	mov	r3, r1
  409de6:	f001 f9fb 	bl	40b1e0 <__adddf3>
  409dea:	2200      	movs	r2, #0
  409dec:	4b54      	ldr	r3, [pc, #336]	; (409f40 <atan+0x328>)
  409dee:	f001 f9f5 	bl	40b1dc <__aeabi_dsub>
  409df2:	2200      	movs	r2, #0
  409df4:	4606      	mov	r6, r0
  409df6:	460f      	mov	r7, r1
  409df8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  409dfc:	4620      	mov	r0, r4
  409dfe:	4629      	mov	r1, r5
  409e00:	f001 f9ee 	bl	40b1e0 <__adddf3>
  409e04:	4602      	mov	r2, r0
  409e06:	460b      	mov	r3, r1
  409e08:	4630      	mov	r0, r6
  409e0a:	4639      	mov	r1, r7
  409e0c:	f001 fcc4 	bl	40b798 <__aeabi_ddiv>
  409e10:	f04f 0b00 	mov.w	fp, #0
  409e14:	4604      	mov	r4, r0
  409e16:	460d      	mov	r5, r1
  409e18:	e723      	b.n	409c62 <atan+0x4a>
  409e1a:	4640      	mov	r0, r8
  409e1c:	4649      	mov	r1, r9
  409e1e:	f001 f9df 	bl	40b1e0 <__adddf3>
  409e22:	4622      	mov	r2, r4
  409e24:	462b      	mov	r3, r5
  409e26:	f001 fb8d 	bl	40b544 <__aeabi_dmul>
  409e2a:	4602      	mov	r2, r0
  409e2c:	460b      	mov	r3, r1
  409e2e:	4620      	mov	r0, r4
  409e30:	4629      	mov	r1, r5
  409e32:	f001 f9d3 	bl	40b1dc <__aeabi_dsub>
  409e36:	4604      	mov	r4, r0
  409e38:	e705      	b.n	409c46 <atan+0x2e>
  409e3a:	4b43      	ldr	r3, [pc, #268]	; (409f48 <atan+0x330>)
  409e3c:	429e      	cmp	r6, r3
  409e3e:	dc1a      	bgt.n	409e76 <atan+0x25e>
  409e40:	2200      	movs	r2, #0
  409e42:	4b42      	ldr	r3, [pc, #264]	; (409f4c <atan+0x334>)
  409e44:	f001 f9ca 	bl	40b1dc <__aeabi_dsub>
  409e48:	2200      	movs	r2, #0
  409e4a:	4606      	mov	r6, r0
  409e4c:	460f      	mov	r7, r1
  409e4e:	4b3f      	ldr	r3, [pc, #252]	; (409f4c <atan+0x334>)
  409e50:	4620      	mov	r0, r4
  409e52:	4629      	mov	r1, r5
  409e54:	f001 fb76 	bl	40b544 <__aeabi_dmul>
  409e58:	2200      	movs	r2, #0
  409e5a:	4b39      	ldr	r3, [pc, #228]	; (409f40 <atan+0x328>)
  409e5c:	f001 f9c0 	bl	40b1e0 <__adddf3>
  409e60:	4602      	mov	r2, r0
  409e62:	460b      	mov	r3, r1
  409e64:	4630      	mov	r0, r6
  409e66:	4639      	mov	r1, r7
  409e68:	f001 fc96 	bl	40b798 <__aeabi_ddiv>
  409e6c:	f04f 0b02 	mov.w	fp, #2
  409e70:	4604      	mov	r4, r0
  409e72:	460d      	mov	r5, r1
  409e74:	e6f5      	b.n	409c62 <atan+0x4a>
  409e76:	4602      	mov	r2, r0
  409e78:	460b      	mov	r3, r1
  409e7a:	2000      	movs	r0, #0
  409e7c:	4934      	ldr	r1, [pc, #208]	; (409f50 <atan+0x338>)
  409e7e:	f001 fc8b 	bl	40b798 <__aeabi_ddiv>
  409e82:	f04f 0b03 	mov.w	fp, #3
  409e86:	4604      	mov	r4, r0
  409e88:	460d      	mov	r5, r1
  409e8a:	e6ea      	b.n	409c62 <atan+0x4a>
  409e8c:	2200      	movs	r2, #0
  409e8e:	4b2c      	ldr	r3, [pc, #176]	; (409f40 <atan+0x328>)
  409e90:	f001 f9a4 	bl	40b1dc <__aeabi_dsub>
  409e94:	2200      	movs	r2, #0
  409e96:	4606      	mov	r6, r0
  409e98:	460f      	mov	r7, r1
  409e9a:	4b29      	ldr	r3, [pc, #164]	; (409f40 <atan+0x328>)
  409e9c:	4620      	mov	r0, r4
  409e9e:	4629      	mov	r1, r5
  409ea0:	f001 f99e 	bl	40b1e0 <__adddf3>
  409ea4:	4602      	mov	r2, r0
  409ea6:	460b      	mov	r3, r1
  409ea8:	4630      	mov	r0, r6
  409eaa:	4639      	mov	r1, r7
  409eac:	f001 fc74 	bl	40b798 <__aeabi_ddiv>
  409eb0:	f04f 0b01 	mov.w	fp, #1
  409eb4:	4604      	mov	r4, r0
  409eb6:	460d      	mov	r5, r1
  409eb8:	e6d3      	b.n	409c62 <atan+0x4a>
  409eba:	bf00      	nop
  409ebc:	f3af 8000 	nop.w
  409ec0:	e322da11 	.word	0xe322da11
  409ec4:	3f90ad3a 	.word	0x3f90ad3a
  409ec8:	24760deb 	.word	0x24760deb
  409ecc:	3fa97b4b 	.word	0x3fa97b4b
  409ed0:	a0d03d51 	.word	0xa0d03d51
  409ed4:	3fb10d66 	.word	0x3fb10d66
  409ed8:	c54c206e 	.word	0xc54c206e
  409edc:	3fb745cd 	.word	0x3fb745cd
  409ee0:	920083ff 	.word	0x920083ff
  409ee4:	3fc24924 	.word	0x3fc24924
  409ee8:	5555550d 	.word	0x5555550d
  409eec:	3fd55555 	.word	0x3fd55555
  409ef0:	2c6a6c2f 	.word	0x2c6a6c2f
  409ef4:	bfa2b444 	.word	0xbfa2b444
  409ef8:	52defd9a 	.word	0x52defd9a
  409efc:	3fadde2d 	.word	0x3fadde2d
  409f00:	af749a6d 	.word	0xaf749a6d
  409f04:	3fb3b0f2 	.word	0x3fb3b0f2
  409f08:	fe231671 	.word	0xfe231671
  409f0c:	3fbc71c6 	.word	0x3fbc71c6
  409f10:	9998ebc4 	.word	0x9998ebc4
  409f14:	3fc99999 	.word	0x3fc99999
  409f18:	8800759c 	.word	0x8800759c
  409f1c:	7e37e43c 	.word	0x7e37e43c
  409f20:	440fffff 	.word	0x440fffff
  409f24:	7ff00000 	.word	0x7ff00000
  409f28:	3ff921fb 	.word	0x3ff921fb
  409f2c:	bff921fb 	.word	0xbff921fb
  409f30:	54442d18 	.word	0x54442d18
  409f34:	3fdbffff 	.word	0x3fdbffff
  409f38:	00415410 	.word	0x00415410
  409f3c:	004153f0 	.word	0x004153f0
  409f40:	3ff00000 	.word	0x3ff00000
  409f44:	3ff2ffff 	.word	0x3ff2ffff
  409f48:	40037fff 	.word	0x40037fff
  409f4c:	3ff80000 	.word	0x3ff80000
  409f50:	bff00000 	.word	0xbff00000

00409f54 <fabs>:
  409f54:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  409f58:	4770      	bx	lr
  409f5a:	bf00      	nop

00409f5c <sin>:
  409f5c:	b530      	push	{r4, r5, lr}
  409f5e:	4a21      	ldr	r2, [pc, #132]	; (409fe4 <sin+0x88>)
  409f60:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  409f64:	4293      	cmp	r3, r2
  409f66:	b087      	sub	sp, #28
  409f68:	dd1b      	ble.n	409fa2 <sin+0x46>
  409f6a:	4a1f      	ldr	r2, [pc, #124]	; (409fe8 <sin+0x8c>)
  409f6c:	4293      	cmp	r3, r2
  409f6e:	dd05      	ble.n	409f7c <sin+0x20>
  409f70:	4602      	mov	r2, r0
  409f72:	460b      	mov	r3, r1
  409f74:	f001 f932 	bl	40b1dc <__aeabi_dsub>
  409f78:	b007      	add	sp, #28
  409f7a:	bd30      	pop	{r4, r5, pc}
  409f7c:	aa02      	add	r2, sp, #8
  409f7e:	f000 f837 	bl	409ff0 <__ieee754_rem_pio2>
  409f82:	f000 0003 	and.w	r0, r0, #3
  409f86:	2801      	cmp	r0, #1
  409f88:	d01e      	beq.n	409fc8 <sin+0x6c>
  409f8a:	2802      	cmp	r0, #2
  409f8c:	d011      	beq.n	409fb2 <sin+0x56>
  409f8e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  409f92:	b300      	cbz	r0, 409fd6 <sin+0x7a>
  409f94:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  409f98:	f000 fa42 	bl	40a420 <__kernel_cos>
  409f9c:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  409fa0:	e7ea      	b.n	409f78 <sin+0x1c>
  409fa2:	2300      	movs	r3, #0
  409fa4:	9300      	str	r3, [sp, #0]
  409fa6:	2200      	movs	r2, #0
  409fa8:	2300      	movs	r3, #0
  409faa:	f000 ff59 	bl	40ae60 <__kernel_sin>
  409fae:	b007      	add	sp, #28
  409fb0:	bd30      	pop	{r4, r5, pc}
  409fb2:	2301      	movs	r3, #1
  409fb4:	9300      	str	r3, [sp, #0]
  409fb6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  409fba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  409fbe:	f000 ff4f 	bl	40ae60 <__kernel_sin>
  409fc2:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  409fc6:	e7d7      	b.n	409f78 <sin+0x1c>
  409fc8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  409fcc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  409fd0:	f000 fa26 	bl	40a420 <__kernel_cos>
  409fd4:	e7d0      	b.n	409f78 <sin+0x1c>
  409fd6:	2401      	movs	r4, #1
  409fd8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  409fdc:	9400      	str	r4, [sp, #0]
  409fde:	f000 ff3f 	bl	40ae60 <__kernel_sin>
  409fe2:	e7c9      	b.n	409f78 <sin+0x1c>
  409fe4:	3fe921fb 	.word	0x3fe921fb
  409fe8:	7fefffff 	.word	0x7fefffff
  409fec:	00000000 	.word	0x00000000

00409ff0 <__ieee754_rem_pio2>:
  409ff0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409ff4:	4c94      	ldr	r4, [pc, #592]	; (40a248 <__ieee754_rem_pio2+0x258>)
  409ff6:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
  409ffa:	42a7      	cmp	r7, r4
  409ffc:	b08f      	sub	sp, #60	; 0x3c
  409ffe:	f340 8081 	ble.w	40a104 <__ieee754_rem_pio2+0x114>
  40a002:	4614      	mov	r4, r2
  40a004:	4a91      	ldr	r2, [pc, #580]	; (40a24c <__ieee754_rem_pio2+0x25c>)
  40a006:	460e      	mov	r6, r1
  40a008:	4297      	cmp	r7, r2
  40a00a:	dc26      	bgt.n	40a05a <__ieee754_rem_pio2+0x6a>
  40a00c:	a384      	add	r3, pc, #528	; (adr r3, 40a220 <__ieee754_rem_pio2+0x230>)
  40a00e:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a012:	2900      	cmp	r1, #0
  40a014:	f340 81a0 	ble.w	40a358 <__ieee754_rem_pio2+0x368>
  40a018:	f001 f8e0 	bl	40b1dc <__aeabi_dsub>
  40a01c:	4b8c      	ldr	r3, [pc, #560]	; (40a250 <__ieee754_rem_pio2+0x260>)
  40a01e:	4680      	mov	r8, r0
  40a020:	429f      	cmp	r7, r3
  40a022:	4689      	mov	r9, r1
  40a024:	f000 8083 	beq.w	40a12e <__ieee754_rem_pio2+0x13e>
  40a028:	a37f      	add	r3, pc, #508	; (adr r3, 40a228 <__ieee754_rem_pio2+0x238>)
  40a02a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a02e:	f001 f8d5 	bl	40b1dc <__aeabi_dsub>
  40a032:	4602      	mov	r2, r0
  40a034:	460b      	mov	r3, r1
  40a036:	4640      	mov	r0, r8
  40a038:	e9c4 2300 	strd	r2, r3, [r4]
  40a03c:	4649      	mov	r1, r9
  40a03e:	f001 f8cd 	bl	40b1dc <__aeabi_dsub>
  40a042:	a379      	add	r3, pc, #484	; (adr r3, 40a228 <__ieee754_rem_pio2+0x238>)
  40a044:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a048:	f001 f8c8 	bl	40b1dc <__aeabi_dsub>
  40a04c:	2501      	movs	r5, #1
  40a04e:	e9c4 0102 	strd	r0, r1, [r4, #8]
  40a052:	4628      	mov	r0, r5
  40a054:	b00f      	add	sp, #60	; 0x3c
  40a056:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a05a:	4a7e      	ldr	r2, [pc, #504]	; (40a254 <__ieee754_rem_pio2+0x264>)
  40a05c:	4297      	cmp	r7, r2
  40a05e:	f340 8083 	ble.w	40a168 <__ieee754_rem_pio2+0x178>
  40a062:	4a7d      	ldr	r2, [pc, #500]	; (40a258 <__ieee754_rem_pio2+0x268>)
  40a064:	4297      	cmp	r7, r2
  40a066:	dc58      	bgt.n	40a11a <__ieee754_rem_pio2+0x12a>
  40a068:	153d      	asrs	r5, r7, #20
  40a06a:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
  40a06e:	eba7 5105 	sub.w	r1, r7, r5, lsl #20
  40a072:	468b      	mov	fp, r1
  40a074:	4682      	mov	sl, r0
  40a076:	f001 fcff 	bl	40ba78 <__aeabi_d2iz>
  40a07a:	f001 f9fd 	bl	40b478 <__aeabi_i2d>
  40a07e:	4680      	mov	r8, r0
  40a080:	4689      	mov	r9, r1
  40a082:	4642      	mov	r2, r8
  40a084:	464b      	mov	r3, r9
  40a086:	4650      	mov	r0, sl
  40a088:	4659      	mov	r1, fp
  40a08a:	e9cd 8908 	strd	r8, r9, [sp, #32]
  40a08e:	f001 f8a5 	bl	40b1dc <__aeabi_dsub>
  40a092:	2200      	movs	r2, #0
  40a094:	4b71      	ldr	r3, [pc, #452]	; (40a25c <__ieee754_rem_pio2+0x26c>)
  40a096:	f001 fa55 	bl	40b544 <__aeabi_dmul>
  40a09a:	468b      	mov	fp, r1
  40a09c:	4682      	mov	sl, r0
  40a09e:	f001 fceb 	bl	40ba78 <__aeabi_d2iz>
  40a0a2:	f001 f9e9 	bl	40b478 <__aeabi_i2d>
  40a0a6:	4680      	mov	r8, r0
  40a0a8:	4689      	mov	r9, r1
  40a0aa:	4642      	mov	r2, r8
  40a0ac:	464b      	mov	r3, r9
  40a0ae:	4650      	mov	r0, sl
  40a0b0:	4659      	mov	r1, fp
  40a0b2:	e9cd 890a 	strd	r8, r9, [sp, #40]	; 0x28
  40a0b6:	f001 f891 	bl	40b1dc <__aeabi_dsub>
  40a0ba:	2200      	movs	r2, #0
  40a0bc:	4b67      	ldr	r3, [pc, #412]	; (40a25c <__ieee754_rem_pio2+0x26c>)
  40a0be:	f001 fa41 	bl	40b544 <__aeabi_dmul>
  40a0c2:	2200      	movs	r2, #0
  40a0c4:	2300      	movs	r3, #0
  40a0c6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  40a0ca:	f001 fca3 	bl	40ba14 <__aeabi_dcmpeq>
  40a0ce:	2800      	cmp	r0, #0
  40a0d0:	f000 816a 	beq.w	40a3a8 <__ieee754_rem_pio2+0x3b8>
  40a0d4:	2300      	movs	r3, #0
  40a0d6:	4640      	mov	r0, r8
  40a0d8:	4649      	mov	r1, r9
  40a0da:	2200      	movs	r2, #0
  40a0dc:	f001 fc9a 	bl	40ba14 <__aeabi_dcmpeq>
  40a0e0:	2800      	cmp	r0, #0
  40a0e2:	bf14      	ite	ne
  40a0e4:	2301      	movne	r3, #1
  40a0e6:	2302      	moveq	r3, #2
  40a0e8:	485d      	ldr	r0, [pc, #372]	; (40a260 <__ieee754_rem_pio2+0x270>)
  40a0ea:	2102      	movs	r1, #2
  40a0ec:	9001      	str	r0, [sp, #4]
  40a0ee:	9100      	str	r1, [sp, #0]
  40a0f0:	462a      	mov	r2, r5
  40a0f2:	4621      	mov	r1, r4
  40a0f4:	a808      	add	r0, sp, #32
  40a0f6:	f000 fab7 	bl	40a668 <__kernel_rem_pio2>
  40a0fa:	2e00      	cmp	r6, #0
  40a0fc:	f2c0 814a 	blt.w	40a394 <__ieee754_rem_pio2+0x3a4>
  40a100:	4605      	mov	r5, r0
  40a102:	e006      	b.n	40a112 <__ieee754_rem_pio2+0x122>
  40a104:	e9c2 0100 	strd	r0, r1, [r2]
  40a108:	2500      	movs	r5, #0
  40a10a:	2400      	movs	r4, #0
  40a10c:	e9c2 4502 	strd	r4, r5, [r2, #8]
  40a110:	2500      	movs	r5, #0
  40a112:	4628      	mov	r0, r5
  40a114:	b00f      	add	sp, #60	; 0x3c
  40a116:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a11a:	4602      	mov	r2, r0
  40a11c:	460b      	mov	r3, r1
  40a11e:	f001 f85d 	bl	40b1dc <__aeabi_dsub>
  40a122:	2500      	movs	r5, #0
  40a124:	e9c4 0102 	strd	r0, r1, [r4, #8]
  40a128:	e9c4 0100 	strd	r0, r1, [r4]
  40a12c:	e7f1      	b.n	40a112 <__ieee754_rem_pio2+0x122>
  40a12e:	a340      	add	r3, pc, #256	; (adr r3, 40a230 <__ieee754_rem_pio2+0x240>)
  40a130:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a134:	f001 f852 	bl	40b1dc <__aeabi_dsub>
  40a138:	a33f      	add	r3, pc, #252	; (adr r3, 40a238 <__ieee754_rem_pio2+0x248>)
  40a13a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a13e:	4606      	mov	r6, r0
  40a140:	460f      	mov	r7, r1
  40a142:	f001 f84b 	bl	40b1dc <__aeabi_dsub>
  40a146:	4602      	mov	r2, r0
  40a148:	460b      	mov	r3, r1
  40a14a:	4630      	mov	r0, r6
  40a14c:	e9c4 2300 	strd	r2, r3, [r4]
  40a150:	4639      	mov	r1, r7
  40a152:	f001 f843 	bl	40b1dc <__aeabi_dsub>
  40a156:	a338      	add	r3, pc, #224	; (adr r3, 40a238 <__ieee754_rem_pio2+0x248>)
  40a158:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a15c:	f001 f83e 	bl	40b1dc <__aeabi_dsub>
  40a160:	2501      	movs	r5, #1
  40a162:	e9c4 0102 	strd	r0, r1, [r4, #8]
  40a166:	e7d4      	b.n	40a112 <__ieee754_rem_pio2+0x122>
  40a168:	f7ff fef4 	bl	409f54 <fabs>
  40a16c:	a334      	add	r3, pc, #208	; (adr r3, 40a240 <__ieee754_rem_pio2+0x250>)
  40a16e:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a172:	4680      	mov	r8, r0
  40a174:	4689      	mov	r9, r1
  40a176:	f001 f9e5 	bl	40b544 <__aeabi_dmul>
  40a17a:	2200      	movs	r2, #0
  40a17c:	4b39      	ldr	r3, [pc, #228]	; (40a264 <__ieee754_rem_pio2+0x274>)
  40a17e:	f001 f82f 	bl	40b1e0 <__adddf3>
  40a182:	f001 fc79 	bl	40ba78 <__aeabi_d2iz>
  40a186:	4605      	mov	r5, r0
  40a188:	f001 f976 	bl	40b478 <__aeabi_i2d>
  40a18c:	a324      	add	r3, pc, #144	; (adr r3, 40a220 <__ieee754_rem_pio2+0x230>)
  40a18e:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a192:	e9cd 0104 	strd	r0, r1, [sp, #16]
  40a196:	f001 f9d5 	bl	40b544 <__aeabi_dmul>
  40a19a:	4602      	mov	r2, r0
  40a19c:	460b      	mov	r3, r1
  40a19e:	4640      	mov	r0, r8
  40a1a0:	4649      	mov	r1, r9
  40a1a2:	f001 f81b 	bl	40b1dc <__aeabi_dsub>
  40a1a6:	a320      	add	r3, pc, #128	; (adr r3, 40a228 <__ieee754_rem_pio2+0x238>)
  40a1a8:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a1ac:	4682      	mov	sl, r0
  40a1ae:	468b      	mov	fp, r1
  40a1b0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40a1b4:	f001 f9c6 	bl	40b544 <__aeabi_dmul>
  40a1b8:	2d1f      	cmp	r5, #31
  40a1ba:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40a1be:	dc55      	bgt.n	40a26c <__ieee754_rem_pio2+0x27c>
  40a1c0:	4b29      	ldr	r3, [pc, #164]	; (40a268 <__ieee754_rem_pio2+0x278>)
  40a1c2:	1e6a      	subs	r2, r5, #1
  40a1c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40a1c8:	429f      	cmp	r7, r3
  40a1ca:	d04f      	beq.n	40a26c <__ieee754_rem_pio2+0x27c>
  40a1cc:	4602      	mov	r2, r0
  40a1ce:	460b      	mov	r3, r1
  40a1d0:	4650      	mov	r0, sl
  40a1d2:	4659      	mov	r1, fp
  40a1d4:	f001 f802 	bl	40b1dc <__aeabi_dsub>
  40a1d8:	4602      	mov	r2, r0
  40a1da:	460b      	mov	r3, r1
  40a1dc:	4681      	mov	r9, r0
  40a1de:	4688      	mov	r8, r1
  40a1e0:	e9c4 2300 	strd	r2, r3, [r4]
  40a1e4:	464a      	mov	r2, r9
  40a1e6:	4643      	mov	r3, r8
  40a1e8:	4650      	mov	r0, sl
  40a1ea:	4659      	mov	r1, fp
  40a1ec:	f000 fff6 	bl	40b1dc <__aeabi_dsub>
  40a1f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40a1f4:	f000 fff2 	bl	40b1dc <__aeabi_dsub>
  40a1f8:	4602      	mov	r2, r0
  40a1fa:	460b      	mov	r3, r1
  40a1fc:	2e00      	cmp	r6, #0
  40a1fe:	e9c4 2302 	strd	r2, r3, [r4, #8]
  40a202:	da86      	bge.n	40a112 <__ieee754_rem_pio2+0x122>
  40a204:	464a      	mov	r2, r9
  40a206:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
  40a20a:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  40a20e:	e884 000c 	stmia.w	r4, {r2, r3}
  40a212:	60e1      	str	r1, [r4, #12]
  40a214:	60a0      	str	r0, [r4, #8]
  40a216:	426d      	negs	r5, r5
  40a218:	e77b      	b.n	40a112 <__ieee754_rem_pio2+0x122>
  40a21a:	bf00      	nop
  40a21c:	f3af 8000 	nop.w
  40a220:	54400000 	.word	0x54400000
  40a224:	3ff921fb 	.word	0x3ff921fb
  40a228:	1a626331 	.word	0x1a626331
  40a22c:	3dd0b461 	.word	0x3dd0b461
  40a230:	1a600000 	.word	0x1a600000
  40a234:	3dd0b461 	.word	0x3dd0b461
  40a238:	2e037073 	.word	0x2e037073
  40a23c:	3ba3198a 	.word	0x3ba3198a
  40a240:	6dc9c883 	.word	0x6dc9c883
  40a244:	3fe45f30 	.word	0x3fe45f30
  40a248:	3fe921fb 	.word	0x3fe921fb
  40a24c:	4002d97b 	.word	0x4002d97b
  40a250:	3ff921fb 	.word	0x3ff921fb
  40a254:	413921fb 	.word	0x413921fb
  40a258:	7fefffff 	.word	0x7fefffff
  40a25c:	41700000 	.word	0x41700000
  40a260:	004154b0 	.word	0x004154b0
  40a264:	3fe00000 	.word	0x3fe00000
  40a268:	00415430 	.word	0x00415430
  40a26c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40a270:	4650      	mov	r0, sl
  40a272:	4659      	mov	r1, fp
  40a274:	f000 ffb2 	bl	40b1dc <__aeabi_dsub>
  40a278:	153f      	asrs	r7, r7, #20
  40a27a:	f3c1 530a 	ubfx	r3, r1, #20, #11
  40a27e:	1afb      	subs	r3, r7, r3
  40a280:	2b10      	cmp	r3, #16
  40a282:	4681      	mov	r9, r0
  40a284:	4688      	mov	r8, r1
  40a286:	e9c4 0100 	strd	r0, r1, [r4]
  40a28a:	ddab      	ble.n	40a1e4 <__ieee754_rem_pio2+0x1f4>
  40a28c:	a358      	add	r3, pc, #352	; (adr r3, 40a3f0 <__ieee754_rem_pio2+0x400>)
  40a28e:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a292:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40a296:	f001 f955 	bl	40b544 <__aeabi_dmul>
  40a29a:	4680      	mov	r8, r0
  40a29c:	4689      	mov	r9, r1
  40a29e:	4602      	mov	r2, r0
  40a2a0:	460b      	mov	r3, r1
  40a2a2:	4650      	mov	r0, sl
  40a2a4:	4659      	mov	r1, fp
  40a2a6:	f000 ff99 	bl	40b1dc <__aeabi_dsub>
  40a2aa:	e9cd 0106 	strd	r0, r1, [sp, #24]
  40a2ae:	4602      	mov	r2, r0
  40a2b0:	460b      	mov	r3, r1
  40a2b2:	4650      	mov	r0, sl
  40a2b4:	4659      	mov	r1, fp
  40a2b6:	f000 ff91 	bl	40b1dc <__aeabi_dsub>
  40a2ba:	4642      	mov	r2, r8
  40a2bc:	464b      	mov	r3, r9
  40a2be:	f000 ff8d 	bl	40b1dc <__aeabi_dsub>
  40a2c2:	a34d      	add	r3, pc, #308	; (adr r3, 40a3f8 <__ieee754_rem_pio2+0x408>)
  40a2c4:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a2c8:	4680      	mov	r8, r0
  40a2ca:	4689      	mov	r9, r1
  40a2cc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40a2d0:	f001 f938 	bl	40b544 <__aeabi_dmul>
  40a2d4:	4642      	mov	r2, r8
  40a2d6:	464b      	mov	r3, r9
  40a2d8:	f000 ff80 	bl	40b1dc <__aeabi_dsub>
  40a2dc:	4602      	mov	r2, r0
  40a2de:	460b      	mov	r3, r1
  40a2e0:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40a2e4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  40a2e8:	f000 ff78 	bl	40b1dc <__aeabi_dsub>
  40a2ec:	460b      	mov	r3, r1
  40a2ee:	4602      	mov	r2, r0
  40a2f0:	4688      	mov	r8, r1
  40a2f2:	f3c1 510a 	ubfx	r1, r1, #20, #11
  40a2f6:	1a7f      	subs	r7, r7, r1
  40a2f8:	2f31      	cmp	r7, #49	; 0x31
  40a2fa:	4681      	mov	r9, r0
  40a2fc:	e9c4 2300 	strd	r2, r3, [r4]
  40a300:	dd72      	ble.n	40a3e8 <__ieee754_rem_pio2+0x3f8>
  40a302:	a33f      	add	r3, pc, #252	; (adr r3, 40a400 <__ieee754_rem_pio2+0x410>)
  40a304:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a308:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40a30c:	f001 f91a 	bl	40b544 <__aeabi_dmul>
  40a310:	4680      	mov	r8, r0
  40a312:	4689      	mov	r9, r1
  40a314:	4602      	mov	r2, r0
  40a316:	460b      	mov	r3, r1
  40a318:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  40a31c:	f000 ff5e 	bl	40b1dc <__aeabi_dsub>
  40a320:	4602      	mov	r2, r0
  40a322:	460b      	mov	r3, r1
  40a324:	4682      	mov	sl, r0
  40a326:	468b      	mov	fp, r1
  40a328:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  40a32c:	f000 ff56 	bl	40b1dc <__aeabi_dsub>
  40a330:	4642      	mov	r2, r8
  40a332:	464b      	mov	r3, r9
  40a334:	f000 ff52 	bl	40b1dc <__aeabi_dsub>
  40a338:	a333      	add	r3, pc, #204	; (adr r3, 40a408 <__ieee754_rem_pio2+0x418>)
  40a33a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a33e:	4680      	mov	r8, r0
  40a340:	4689      	mov	r9, r1
  40a342:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40a346:	f001 f8fd 	bl	40b544 <__aeabi_dmul>
  40a34a:	4642      	mov	r2, r8
  40a34c:	464b      	mov	r3, r9
  40a34e:	f000 ff45 	bl	40b1dc <__aeabi_dsub>
  40a352:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40a356:	e739      	b.n	40a1cc <__ieee754_rem_pio2+0x1dc>
  40a358:	f000 ff42 	bl	40b1e0 <__adddf3>
  40a35c:	4b2e      	ldr	r3, [pc, #184]	; (40a418 <__ieee754_rem_pio2+0x428>)
  40a35e:	4680      	mov	r8, r0
  40a360:	429f      	cmp	r7, r3
  40a362:	4689      	mov	r9, r1
  40a364:	d022      	beq.n	40a3ac <__ieee754_rem_pio2+0x3bc>
  40a366:	a32a      	add	r3, pc, #168	; (adr r3, 40a410 <__ieee754_rem_pio2+0x420>)
  40a368:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a36c:	f000 ff38 	bl	40b1e0 <__adddf3>
  40a370:	4602      	mov	r2, r0
  40a372:	460b      	mov	r3, r1
  40a374:	4640      	mov	r0, r8
  40a376:	e9c4 2300 	strd	r2, r3, [r4]
  40a37a:	4649      	mov	r1, r9
  40a37c:	f000 ff2e 	bl	40b1dc <__aeabi_dsub>
  40a380:	a323      	add	r3, pc, #140	; (adr r3, 40a410 <__ieee754_rem_pio2+0x420>)
  40a382:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a386:	f000 ff2b 	bl	40b1e0 <__adddf3>
  40a38a:	f04f 35ff 	mov.w	r5, #4294967295
  40a38e:	e9c4 0102 	strd	r0, r1, [r4, #8]
  40a392:	e6be      	b.n	40a112 <__ieee754_rem_pio2+0x122>
  40a394:	6862      	ldr	r2, [r4, #4]
  40a396:	68e3      	ldr	r3, [r4, #12]
  40a398:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
  40a39c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
  40a3a0:	4245      	negs	r5, r0
  40a3a2:	6062      	str	r2, [r4, #4]
  40a3a4:	60e3      	str	r3, [r4, #12]
  40a3a6:	e6b4      	b.n	40a112 <__ieee754_rem_pio2+0x122>
  40a3a8:	2303      	movs	r3, #3
  40a3aa:	e69d      	b.n	40a0e8 <__ieee754_rem_pio2+0xf8>
  40a3ac:	a310      	add	r3, pc, #64	; (adr r3, 40a3f0 <__ieee754_rem_pio2+0x400>)
  40a3ae:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a3b2:	f000 ff15 	bl	40b1e0 <__adddf3>
  40a3b6:	a310      	add	r3, pc, #64	; (adr r3, 40a3f8 <__ieee754_rem_pio2+0x408>)
  40a3b8:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a3bc:	4606      	mov	r6, r0
  40a3be:	460f      	mov	r7, r1
  40a3c0:	f000 ff0e 	bl	40b1e0 <__adddf3>
  40a3c4:	4602      	mov	r2, r0
  40a3c6:	460b      	mov	r3, r1
  40a3c8:	4630      	mov	r0, r6
  40a3ca:	e9c4 2300 	strd	r2, r3, [r4]
  40a3ce:	4639      	mov	r1, r7
  40a3d0:	f000 ff04 	bl	40b1dc <__aeabi_dsub>
  40a3d4:	a308      	add	r3, pc, #32	; (adr r3, 40a3f8 <__ieee754_rem_pio2+0x408>)
  40a3d6:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a3da:	f000 ff01 	bl	40b1e0 <__adddf3>
  40a3de:	f04f 35ff 	mov.w	r5, #4294967295
  40a3e2:	e9c4 0102 	strd	r0, r1, [r4, #8]
  40a3e6:	e694      	b.n	40a112 <__ieee754_rem_pio2+0x122>
  40a3e8:	e9dd ab06 	ldrd	sl, fp, [sp, #24]
  40a3ec:	e6fa      	b.n	40a1e4 <__ieee754_rem_pio2+0x1f4>
  40a3ee:	bf00      	nop
  40a3f0:	1a600000 	.word	0x1a600000
  40a3f4:	3dd0b461 	.word	0x3dd0b461
  40a3f8:	2e037073 	.word	0x2e037073
  40a3fc:	3ba3198a 	.word	0x3ba3198a
  40a400:	2e000000 	.word	0x2e000000
  40a404:	3ba3198a 	.word	0x3ba3198a
  40a408:	252049c1 	.word	0x252049c1
  40a40c:	397b839a 	.word	0x397b839a
  40a410:	1a626331 	.word	0x1a626331
  40a414:	3dd0b461 	.word	0x3dd0b461
  40a418:	3ff921fb 	.word	0x3ff921fb
  40a41c:	00000000 	.word	0x00000000

0040a420 <__kernel_cos>:
  40a420:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40a424:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
  40a428:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
  40a42c:	b085      	sub	sp, #20
  40a42e:	460c      	mov	r4, r1
  40a430:	4692      	mov	sl, r2
  40a432:	469b      	mov	fp, r3
  40a434:	4605      	mov	r5, r0
  40a436:	da6b      	bge.n	40a510 <__kernel_cos+0xf0>
  40a438:	f001 fb1e 	bl	40ba78 <__aeabi_d2iz>
  40a43c:	2800      	cmp	r0, #0
  40a43e:	f000 80e7 	beq.w	40a610 <__kernel_cos+0x1f0>
  40a442:	462a      	mov	r2, r5
  40a444:	4623      	mov	r3, r4
  40a446:	4628      	mov	r0, r5
  40a448:	4621      	mov	r1, r4
  40a44a:	f001 f87b 	bl	40b544 <__aeabi_dmul>
  40a44e:	a374      	add	r3, pc, #464	; (adr r3, 40a620 <__kernel_cos+0x200>)
  40a450:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a454:	4680      	mov	r8, r0
  40a456:	4689      	mov	r9, r1
  40a458:	f001 f874 	bl	40b544 <__aeabi_dmul>
  40a45c:	a372      	add	r3, pc, #456	; (adr r3, 40a628 <__kernel_cos+0x208>)
  40a45e:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a462:	f000 febd 	bl	40b1e0 <__adddf3>
  40a466:	4642      	mov	r2, r8
  40a468:	464b      	mov	r3, r9
  40a46a:	f001 f86b 	bl	40b544 <__aeabi_dmul>
  40a46e:	a370      	add	r3, pc, #448	; (adr r3, 40a630 <__kernel_cos+0x210>)
  40a470:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a474:	f000 feb2 	bl	40b1dc <__aeabi_dsub>
  40a478:	4642      	mov	r2, r8
  40a47a:	464b      	mov	r3, r9
  40a47c:	f001 f862 	bl	40b544 <__aeabi_dmul>
  40a480:	a36d      	add	r3, pc, #436	; (adr r3, 40a638 <__kernel_cos+0x218>)
  40a482:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a486:	f000 feab 	bl	40b1e0 <__adddf3>
  40a48a:	4642      	mov	r2, r8
  40a48c:	464b      	mov	r3, r9
  40a48e:	f001 f859 	bl	40b544 <__aeabi_dmul>
  40a492:	a36b      	add	r3, pc, #428	; (adr r3, 40a640 <__kernel_cos+0x220>)
  40a494:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a498:	f000 fea0 	bl	40b1dc <__aeabi_dsub>
  40a49c:	4642      	mov	r2, r8
  40a49e:	464b      	mov	r3, r9
  40a4a0:	f001 f850 	bl	40b544 <__aeabi_dmul>
  40a4a4:	a368      	add	r3, pc, #416	; (adr r3, 40a648 <__kernel_cos+0x228>)
  40a4a6:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a4aa:	f000 fe99 	bl	40b1e0 <__adddf3>
  40a4ae:	4642      	mov	r2, r8
  40a4b0:	464b      	mov	r3, r9
  40a4b2:	f001 f847 	bl	40b544 <__aeabi_dmul>
  40a4b6:	e9cd 0100 	strd	r0, r1, [sp]
  40a4ba:	2200      	movs	r2, #0
  40a4bc:	4b64      	ldr	r3, [pc, #400]	; (40a650 <__kernel_cos+0x230>)
  40a4be:	4640      	mov	r0, r8
  40a4c0:	4649      	mov	r1, r9
  40a4c2:	f001 f83f 	bl	40b544 <__aeabi_dmul>
  40a4c6:	e9dd 2300 	ldrd	r2, r3, [sp]
  40a4ca:	4606      	mov	r6, r0
  40a4cc:	460f      	mov	r7, r1
  40a4ce:	4640      	mov	r0, r8
  40a4d0:	4649      	mov	r1, r9
  40a4d2:	f001 f837 	bl	40b544 <__aeabi_dmul>
  40a4d6:	4652      	mov	r2, sl
  40a4d8:	4680      	mov	r8, r0
  40a4da:	4689      	mov	r9, r1
  40a4dc:	465b      	mov	r3, fp
  40a4de:	4628      	mov	r0, r5
  40a4e0:	4621      	mov	r1, r4
  40a4e2:	f001 f82f 	bl	40b544 <__aeabi_dmul>
  40a4e6:	4602      	mov	r2, r0
  40a4e8:	460b      	mov	r3, r1
  40a4ea:	4640      	mov	r0, r8
  40a4ec:	4649      	mov	r1, r9
  40a4ee:	f000 fe75 	bl	40b1dc <__aeabi_dsub>
  40a4f2:	4602      	mov	r2, r0
  40a4f4:	460b      	mov	r3, r1
  40a4f6:	4630      	mov	r0, r6
  40a4f8:	4639      	mov	r1, r7
  40a4fa:	f000 fe6f 	bl	40b1dc <__aeabi_dsub>
  40a4fe:	4602      	mov	r2, r0
  40a500:	460b      	mov	r3, r1
  40a502:	2000      	movs	r0, #0
  40a504:	4953      	ldr	r1, [pc, #332]	; (40a654 <__kernel_cos+0x234>)
  40a506:	f000 fe69 	bl	40b1dc <__aeabi_dsub>
  40a50a:	b005      	add	sp, #20
  40a50c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a510:	4602      	mov	r2, r0
  40a512:	460b      	mov	r3, r1
  40a514:	f001 f816 	bl	40b544 <__aeabi_dmul>
  40a518:	a341      	add	r3, pc, #260	; (adr r3, 40a620 <__kernel_cos+0x200>)
  40a51a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a51e:	4680      	mov	r8, r0
  40a520:	4689      	mov	r9, r1
  40a522:	f001 f80f 	bl	40b544 <__aeabi_dmul>
  40a526:	a340      	add	r3, pc, #256	; (adr r3, 40a628 <__kernel_cos+0x208>)
  40a528:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a52c:	f000 fe58 	bl	40b1e0 <__adddf3>
  40a530:	4642      	mov	r2, r8
  40a532:	464b      	mov	r3, r9
  40a534:	f001 f806 	bl	40b544 <__aeabi_dmul>
  40a538:	a33d      	add	r3, pc, #244	; (adr r3, 40a630 <__kernel_cos+0x210>)
  40a53a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a53e:	f000 fe4d 	bl	40b1dc <__aeabi_dsub>
  40a542:	4642      	mov	r2, r8
  40a544:	464b      	mov	r3, r9
  40a546:	f000 fffd 	bl	40b544 <__aeabi_dmul>
  40a54a:	a33b      	add	r3, pc, #236	; (adr r3, 40a638 <__kernel_cos+0x218>)
  40a54c:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a550:	f000 fe46 	bl	40b1e0 <__adddf3>
  40a554:	4642      	mov	r2, r8
  40a556:	464b      	mov	r3, r9
  40a558:	f000 fff4 	bl	40b544 <__aeabi_dmul>
  40a55c:	a338      	add	r3, pc, #224	; (adr r3, 40a640 <__kernel_cos+0x220>)
  40a55e:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a562:	f000 fe3b 	bl	40b1dc <__aeabi_dsub>
  40a566:	4642      	mov	r2, r8
  40a568:	464b      	mov	r3, r9
  40a56a:	f000 ffeb 	bl	40b544 <__aeabi_dmul>
  40a56e:	a336      	add	r3, pc, #216	; (adr r3, 40a648 <__kernel_cos+0x228>)
  40a570:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a574:	f000 fe34 	bl	40b1e0 <__adddf3>
  40a578:	464b      	mov	r3, r9
  40a57a:	4642      	mov	r2, r8
  40a57c:	f000 ffe2 	bl	40b544 <__aeabi_dmul>
  40a580:	4b35      	ldr	r3, [pc, #212]	; (40a658 <__kernel_cos+0x238>)
  40a582:	e9cd 0100 	strd	r0, r1, [sp]
  40a586:	429e      	cmp	r6, r3
  40a588:	dd97      	ble.n	40a4ba <__kernel_cos+0x9a>
  40a58a:	4b34      	ldr	r3, [pc, #208]	; (40a65c <__kernel_cos+0x23c>)
  40a58c:	2200      	movs	r2, #0
  40a58e:	429e      	cmp	r6, r3
  40a590:	dc38      	bgt.n	40a604 <__kernel_cos+0x1e4>
  40a592:	f5a6 1300 	sub.w	r3, r6, #2097152	; 0x200000
  40a596:	2000      	movs	r0, #0
  40a598:	492e      	ldr	r1, [pc, #184]	; (40a654 <__kernel_cos+0x234>)
  40a59a:	4616      	mov	r6, r2
  40a59c:	461f      	mov	r7, r3
  40a59e:	f000 fe1d 	bl	40b1dc <__aeabi_dsub>
  40a5a2:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40a5a6:	2200      	movs	r2, #0
  40a5a8:	4b29      	ldr	r3, [pc, #164]	; (40a650 <__kernel_cos+0x230>)
  40a5aa:	4640      	mov	r0, r8
  40a5ac:	4649      	mov	r1, r9
  40a5ae:	f000 ffc9 	bl	40b544 <__aeabi_dmul>
  40a5b2:	4632      	mov	r2, r6
  40a5b4:	463b      	mov	r3, r7
  40a5b6:	f000 fe11 	bl	40b1dc <__aeabi_dsub>
  40a5ba:	e9dd 2300 	ldrd	r2, r3, [sp]
  40a5be:	4606      	mov	r6, r0
  40a5c0:	460f      	mov	r7, r1
  40a5c2:	4640      	mov	r0, r8
  40a5c4:	4649      	mov	r1, r9
  40a5c6:	f000 ffbd 	bl	40b544 <__aeabi_dmul>
  40a5ca:	4652      	mov	r2, sl
  40a5cc:	4680      	mov	r8, r0
  40a5ce:	4689      	mov	r9, r1
  40a5d0:	465b      	mov	r3, fp
  40a5d2:	4628      	mov	r0, r5
  40a5d4:	4621      	mov	r1, r4
  40a5d6:	f000 ffb5 	bl	40b544 <__aeabi_dmul>
  40a5da:	4602      	mov	r2, r0
  40a5dc:	460b      	mov	r3, r1
  40a5de:	4640      	mov	r0, r8
  40a5e0:	4649      	mov	r1, r9
  40a5e2:	f000 fdfb 	bl	40b1dc <__aeabi_dsub>
  40a5e6:	4602      	mov	r2, r0
  40a5e8:	460b      	mov	r3, r1
  40a5ea:	4630      	mov	r0, r6
  40a5ec:	4639      	mov	r1, r7
  40a5ee:	f000 fdf5 	bl	40b1dc <__aeabi_dsub>
  40a5f2:	4602      	mov	r2, r0
  40a5f4:	460b      	mov	r3, r1
  40a5f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40a5fa:	f000 fdef 	bl	40b1dc <__aeabi_dsub>
  40a5fe:	b005      	add	sp, #20
  40a600:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a604:	4b16      	ldr	r3, [pc, #88]	; (40a660 <__kernel_cos+0x240>)
  40a606:	2600      	movs	r6, #0
  40a608:	e9cd 2302 	strd	r2, r3, [sp, #8]
  40a60c:	4f15      	ldr	r7, [pc, #84]	; (40a664 <__kernel_cos+0x244>)
  40a60e:	e7ca      	b.n	40a5a6 <__kernel_cos+0x186>
  40a610:	4910      	ldr	r1, [pc, #64]	; (40a654 <__kernel_cos+0x234>)
  40a612:	2000      	movs	r0, #0
  40a614:	b005      	add	sp, #20
  40a616:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a61a:	bf00      	nop
  40a61c:	f3af 8000 	nop.w
  40a620:	be8838d4 	.word	0xbe8838d4
  40a624:	bda8fae9 	.word	0xbda8fae9
  40a628:	bdb4b1c4 	.word	0xbdb4b1c4
  40a62c:	3e21ee9e 	.word	0x3e21ee9e
  40a630:	809c52ad 	.word	0x809c52ad
  40a634:	3e927e4f 	.word	0x3e927e4f
  40a638:	19cb1590 	.word	0x19cb1590
  40a63c:	3efa01a0 	.word	0x3efa01a0
  40a640:	16c15177 	.word	0x16c15177
  40a644:	3f56c16c 	.word	0x3f56c16c
  40a648:	5555554c 	.word	0x5555554c
  40a64c:	3fa55555 	.word	0x3fa55555
  40a650:	3fe00000 	.word	0x3fe00000
  40a654:	3ff00000 	.word	0x3ff00000
  40a658:	3fd33332 	.word	0x3fd33332
  40a65c:	3fe90000 	.word	0x3fe90000
  40a660:	3fe70000 	.word	0x3fe70000
  40a664:	3fd20000 	.word	0x3fd20000

0040a668 <__kernel_rem_pio2>:
  40a668:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40a66c:	4c7a      	ldr	r4, [pc, #488]	; (40a858 <__kernel_rem_pio2+0x1f0>)
  40a66e:	f5ad 7d1d 	sub.w	sp, sp, #628	; 0x274
  40a672:	461f      	mov	r7, r3
  40a674:	930c      	str	r3, [sp, #48]	; 0x30
  40a676:	1ed3      	subs	r3, r2, #3
  40a678:	fb84 5403 	smull	r5, r4, r4, r3
  40a67c:	17db      	asrs	r3, r3, #31
  40a67e:	ebc3 03a4 	rsb	r3, r3, r4, asr #2
  40a682:	9ea6      	ldr	r6, [sp, #664]	; 0x298
  40a684:	4c75      	ldr	r4, [pc, #468]	; (40a85c <__kernel_rem_pio2+0x1f4>)
  40a686:	ea23 75e3 	bic.w	r5, r3, r3, asr #31
  40a68a:	f854 4026 	ldr.w	r4, [r4, r6, lsl #2]
  40a68e:	1c6b      	adds	r3, r5, #1
  40a690:	4626      	mov	r6, r4
  40a692:	9409      	str	r4, [sp, #36]	; 0x24
  40a694:	eba3 0383 	sub.w	r3, r3, r3, lsl #2
  40a698:	1e7c      	subs	r4, r7, #1
  40a69a:	950d      	str	r5, [sp, #52]	; 0x34
  40a69c:	9402      	str	r4, [sp, #8]
  40a69e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  40a6a2:	1b2d      	subs	r5, r5, r4
  40a6a4:	1934      	adds	r4, r6, r4
  40a6a6:	9004      	str	r0, [sp, #16]
  40a6a8:	910a      	str	r1, [sp, #40]	; 0x28
  40a6aa:	9308      	str	r3, [sp, #32]
  40a6ac:	d416      	bmi.n	40a6dc <__kernel_rem_pio2+0x74>
  40a6ae:	442c      	add	r4, r5
  40a6b0:	3401      	adds	r4, #1
  40a6b2:	ae22      	add	r6, sp, #136	; 0x88
  40a6b4:	9fa7      	ldr	r7, [sp, #668]	; 0x29c
  40a6b6:	e008      	b.n	40a6ca <__kernel_rem_pio2+0x62>
  40a6b8:	f857 0025 	ldr.w	r0, [r7, r5, lsl #2]
  40a6bc:	f000 fedc 	bl	40b478 <__aeabi_i2d>
  40a6c0:	3501      	adds	r5, #1
  40a6c2:	42a5      	cmp	r5, r4
  40a6c4:	e9e6 0102 	strd	r0, r1, [r6, #8]!
  40a6c8:	d008      	beq.n	40a6dc <__kernel_rem_pio2+0x74>
  40a6ca:	2d00      	cmp	r5, #0
  40a6cc:	daf4      	bge.n	40a6b8 <__kernel_rem_pio2+0x50>
  40a6ce:	3501      	adds	r5, #1
  40a6d0:	2000      	movs	r0, #0
  40a6d2:	2100      	movs	r1, #0
  40a6d4:	42a5      	cmp	r5, r4
  40a6d6:	e9e6 0102 	strd	r0, r1, [r6, #8]!
  40a6da:	d1f6      	bne.n	40a6ca <__kernel_rem_pio2+0x62>
  40a6dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40a6de:	2b00      	cmp	r3, #0
  40a6e0:	db31      	blt.n	40a746 <__kernel_rem_pio2+0xde>
  40a6e2:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40a6e4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40a6e6:	a974      	add	r1, sp, #464	; 0x1d0
  40a6e8:	eb01 0bc2 	add.w	fp, r1, r2, lsl #3
  40a6ec:	ebc3 7343 	rsb	r3, r3, r3, lsl #29
  40a6f0:	9a02      	ldr	r2, [sp, #8]
  40a6f2:	a924      	add	r1, sp, #144	; 0x90
  40a6f4:	00db      	lsls	r3, r3, #3
  40a6f6:	eb01 09c2 	add.w	r9, r1, r2, lsl #3
  40a6fa:	9301      	str	r3, [sp, #4]
  40a6fc:	f50d 7ae4 	add.w	sl, sp, #456	; 0x1c8
  40a700:	9b02      	ldr	r3, [sp, #8]
  40a702:	2b00      	cmp	r3, #0
  40a704:	f2c0 8190 	blt.w	40aa28 <__kernel_rem_pio2+0x3c0>
  40a708:	464c      	mov	r4, r9
  40a70a:	9b04      	ldr	r3, [sp, #16]
  40a70c:	2600      	movs	r6, #0
  40a70e:	f1a3 0508 	sub.w	r5, r3, #8
  40a712:	9b01      	ldr	r3, [sp, #4]
  40a714:	2700      	movs	r7, #0
  40a716:	eb09 0803 	add.w	r8, r9, r3
  40a71a:	e9f5 2302 	ldrd	r2, r3, [r5, #8]!
  40a71e:	e874 0102 	ldrd	r0, r1, [r4], #-8
  40a722:	f000 ff0f 	bl	40b544 <__aeabi_dmul>
  40a726:	4602      	mov	r2, r0
  40a728:	460b      	mov	r3, r1
  40a72a:	4630      	mov	r0, r6
  40a72c:	4639      	mov	r1, r7
  40a72e:	f000 fd57 	bl	40b1e0 <__adddf3>
  40a732:	4544      	cmp	r4, r8
  40a734:	4606      	mov	r6, r0
  40a736:	460f      	mov	r7, r1
  40a738:	d1ef      	bne.n	40a71a <__kernel_rem_pio2+0xb2>
  40a73a:	e9ea 6702 	strd	r6, r7, [sl, #8]!
  40a73e:	45da      	cmp	sl, fp
  40a740:	f109 0908 	add.w	r9, r9, #8
  40a744:	d1dc      	bne.n	40a700 <__kernel_rem_pio2+0x98>
  40a746:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40a748:	a910      	add	r1, sp, #64	; 0x40
  40a74a:	461d      	mov	r5, r3
  40a74c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
  40a750:	3b02      	subs	r3, #2
  40a752:	009b      	lsls	r3, r3, #2
  40a754:	1d1a      	adds	r2, r3, #4
  40a756:	440a      	add	r2, r1
  40a758:	440b      	add	r3, r1
  40a75a:	920f      	str	r2, [sp, #60]	; 0x3c
  40a75c:	930e      	str	r3, [sp, #56]	; 0x38
  40a75e:	ab9c      	add	r3, sp, #624	; 0x270
  40a760:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  40a764:	2d00      	cmp	r5, #0
  40a766:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
  40a76a:	dd2b      	ble.n	40a7c4 <__kernel_rem_pio2+0x15c>
  40a76c:	ab9c      	add	r3, sp, #624	; 0x270
  40a76e:	eb03 04c5 	add.w	r4, r3, r5, lsl #3
  40a772:	3ca8      	subs	r4, #168	; 0xa8
  40a774:	f10d 0a3c 	add.w	sl, sp, #60	; 0x3c
  40a778:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
  40a77c:	2200      	movs	r2, #0
  40a77e:	4b38      	ldr	r3, [pc, #224]	; (40a860 <__kernel_rem_pio2+0x1f8>)
  40a780:	4630      	mov	r0, r6
  40a782:	4639      	mov	r1, r7
  40a784:	f000 fede 	bl	40b544 <__aeabi_dmul>
  40a788:	f001 f976 	bl	40ba78 <__aeabi_d2iz>
  40a78c:	f000 fe74 	bl	40b478 <__aeabi_i2d>
  40a790:	2200      	movs	r2, #0
  40a792:	4b34      	ldr	r3, [pc, #208]	; (40a864 <__kernel_rem_pio2+0x1fc>)
  40a794:	4680      	mov	r8, r0
  40a796:	4689      	mov	r9, r1
  40a798:	f000 fed4 	bl	40b544 <__aeabi_dmul>
  40a79c:	4602      	mov	r2, r0
  40a79e:	460b      	mov	r3, r1
  40a7a0:	4630      	mov	r0, r6
  40a7a2:	4639      	mov	r1, r7
  40a7a4:	f000 fd1a 	bl	40b1dc <__aeabi_dsub>
  40a7a8:	f001 f966 	bl	40ba78 <__aeabi_d2iz>
  40a7ac:	e874 2302 	ldrd	r2, r3, [r4], #-8
  40a7b0:	f84a 0f04 	str.w	r0, [sl, #4]!
  40a7b4:	4649      	mov	r1, r9
  40a7b6:	4640      	mov	r0, r8
  40a7b8:	f000 fd12 	bl	40b1e0 <__adddf3>
  40a7bc:	455c      	cmp	r4, fp
  40a7be:	4606      	mov	r6, r0
  40a7c0:	460f      	mov	r7, r1
  40a7c2:	d1db      	bne.n	40a77c <__kernel_rem_pio2+0x114>
  40a7c4:	9c08      	ldr	r4, [sp, #32]
  40a7c6:	4630      	mov	r0, r6
  40a7c8:	4639      	mov	r1, r7
  40a7ca:	4622      	mov	r2, r4
  40a7cc:	f000 fc88 	bl	40b0e0 <scalbn>
  40a7d0:	2200      	movs	r2, #0
  40a7d2:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
  40a7d6:	4606      	mov	r6, r0
  40a7d8:	460f      	mov	r7, r1
  40a7da:	f000 feb3 	bl	40b544 <__aeabi_dmul>
  40a7de:	f000 fbf7 	bl	40afd0 <floor>
  40a7e2:	2200      	movs	r2, #0
  40a7e4:	4b20      	ldr	r3, [pc, #128]	; (40a868 <__kernel_rem_pio2+0x200>)
  40a7e6:	f000 fead 	bl	40b544 <__aeabi_dmul>
  40a7ea:	4602      	mov	r2, r0
  40a7ec:	460b      	mov	r3, r1
  40a7ee:	4630      	mov	r0, r6
  40a7f0:	4639      	mov	r1, r7
  40a7f2:	f000 fcf3 	bl	40b1dc <__aeabi_dsub>
  40a7f6:	460f      	mov	r7, r1
  40a7f8:	4606      	mov	r6, r0
  40a7fa:	f001 f93d 	bl	40ba78 <__aeabi_d2iz>
  40a7fe:	4681      	mov	r9, r0
  40a800:	f000 fe3a 	bl	40b478 <__aeabi_i2d>
  40a804:	4602      	mov	r2, r0
  40a806:	460b      	mov	r3, r1
  40a808:	4630      	mov	r0, r6
  40a80a:	4639      	mov	r1, r7
  40a80c:	f000 fce6 	bl	40b1dc <__aeabi_dsub>
  40a810:	2c00      	cmp	r4, #0
  40a812:	4606      	mov	r6, r0
  40a814:	460f      	mov	r7, r1
  40a816:	f340 80ee 	ble.w	40a9f6 <__kernel_rem_pio2+0x38e>
  40a81a:	1e68      	subs	r0, r5, #1
  40a81c:	ab10      	add	r3, sp, #64	; 0x40
  40a81e:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
  40a822:	f1c4 0218 	rsb	r2, r4, #24
  40a826:	fa43 f102 	asr.w	r1, r3, r2
  40a82a:	fa01 f202 	lsl.w	r2, r1, r2
  40a82e:	1a9b      	subs	r3, r3, r2
  40a830:	f1c4 0817 	rsb	r8, r4, #23
  40a834:	aa10      	add	r2, sp, #64	; 0x40
  40a836:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  40a83a:	4489      	add	r9, r1
  40a83c:	fa43 f808 	asr.w	r8, r3, r8
  40a840:	f1b8 0f00 	cmp.w	r8, #0
  40a844:	dd3d      	ble.n	40a8c2 <__kernel_rem_pio2+0x25a>
  40a846:	2d00      	cmp	r5, #0
  40a848:	f109 0901 	add.w	r9, r9, #1
  40a84c:	f340 82d5 	ble.w	40adfa <__kernel_rem_pio2+0x792>
  40a850:	2200      	movs	r2, #0
  40a852:	4614      	mov	r4, r2
  40a854:	a90f      	add	r1, sp, #60	; 0x3c
  40a856:	e011      	b.n	40a87c <__kernel_rem_pio2+0x214>
  40a858:	2aaaaaab 	.word	0x2aaaaaab
  40a85c:	004155b8 	.word	0x004155b8
  40a860:	3e700000 	.word	0x3e700000
  40a864:	41700000 	.word	0x41700000
  40a868:	40200000 	.word	0x40200000
  40a86c:	f1c3 7080 	rsb	r0, r3, #16777216	; 0x1000000
  40a870:	b10b      	cbz	r3, 40a876 <__kernel_rem_pio2+0x20e>
  40a872:	6008      	str	r0, [r1, #0]
  40a874:	2401      	movs	r4, #1
  40a876:	3201      	adds	r2, #1
  40a878:	4295      	cmp	r5, r2
  40a87a:	dd0d      	ble.n	40a898 <__kernel_rem_pio2+0x230>
  40a87c:	f851 3f04 	ldr.w	r3, [r1, #4]!
  40a880:	2c00      	cmp	r4, #0
  40a882:	d0f3      	beq.n	40a86c <__kernel_rem_pio2+0x204>
  40a884:	f1c3 13ff 	rsb	r3, r3, #16711935	; 0xff00ff
  40a888:	3201      	adds	r2, #1
  40a88a:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
  40a88e:	4295      	cmp	r5, r2
  40a890:	600b      	str	r3, [r1, #0]
  40a892:	f04f 0401 	mov.w	r4, #1
  40a896:	dcf1      	bgt.n	40a87c <__kernel_rem_pio2+0x214>
  40a898:	9b08      	ldr	r3, [sp, #32]
  40a89a:	2b00      	cmp	r3, #0
  40a89c:	dd0d      	ble.n	40a8ba <__kernel_rem_pio2+0x252>
  40a89e:	2b01      	cmp	r3, #1
  40a8a0:	f000 80b1 	beq.w	40aa06 <__kernel_rem_pio2+0x39e>
  40a8a4:	2b02      	cmp	r3, #2
  40a8a6:	d108      	bne.n	40a8ba <__kernel_rem_pio2+0x252>
  40a8a8:	1e6a      	subs	r2, r5, #1
  40a8aa:	ab10      	add	r3, sp, #64	; 0x40
  40a8ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40a8b0:	a910      	add	r1, sp, #64	; 0x40
  40a8b2:	f3c3 0315 	ubfx	r3, r3, #0, #22
  40a8b6:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  40a8ba:	f1b8 0f02 	cmp.w	r8, #2
  40a8be:	f000 8081 	beq.w	40a9c4 <__kernel_rem_pio2+0x35c>
  40a8c2:	2200      	movs	r2, #0
  40a8c4:	2300      	movs	r3, #0
  40a8c6:	4630      	mov	r0, r6
  40a8c8:	4639      	mov	r1, r7
  40a8ca:	f001 f8a3 	bl	40ba14 <__aeabi_dcmpeq>
  40a8ce:	2800      	cmp	r0, #0
  40a8d0:	f000 825d 	beq.w	40ad8e <__kernel_rem_pio2+0x726>
  40a8d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40a8d6:	f105 3bff 	add.w	fp, r5, #4294967295
  40a8da:	455b      	cmp	r3, fp
  40a8dc:	dc10      	bgt.n	40a900 <__kernel_rem_pio2+0x298>
  40a8de:	f105 4380 	add.w	r3, r5, #1073741824	; 0x40000000
  40a8e2:	aa10      	add	r2, sp, #64	; 0x40
  40a8e4:	3b01      	subs	r3, #1
  40a8e6:	980f      	ldr	r0, [sp, #60]	; 0x3c
  40a8e8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  40a8ec:	2200      	movs	r2, #0
  40a8ee:	f853 1904 	ldr.w	r1, [r3], #-4
  40a8f2:	4283      	cmp	r3, r0
  40a8f4:	ea42 0201 	orr.w	r2, r2, r1
  40a8f8:	d1f9      	bne.n	40a8ee <__kernel_rem_pio2+0x286>
  40a8fa:	2a00      	cmp	r2, #0
  40a8fc:	f040 80b1 	bne.w	40aa62 <__kernel_rem_pio2+0x3fa>
  40a900:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40a902:	aa10      	add	r2, sp, #64	; 0x40
  40a904:	3b01      	subs	r3, #1
  40a906:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  40a90a:	2b00      	cmp	r3, #0
  40a90c:	f040 8273 	bne.w	40adf6 <__kernel_rem_pio2+0x78e>
  40a910:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40a912:	2301      	movs	r3, #1
  40a914:	f852 1904 	ldr.w	r1, [r2], #-4
  40a918:	3301      	adds	r3, #1
  40a91a:	2900      	cmp	r1, #0
  40a91c:	d0fa      	beq.n	40a914 <__kernel_rem_pio2+0x2ac>
  40a91e:	18e9      	adds	r1, r5, r3
  40a920:	1c6a      	adds	r2, r5, #1
  40a922:	428a      	cmp	r2, r1
  40a924:	910b      	str	r1, [sp, #44]	; 0x2c
  40a926:	dc4b      	bgt.n	40a9c0 <__kernel_rem_pio2+0x358>
  40a928:	990d      	ldr	r1, [sp, #52]	; 0x34
  40a92a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40a92c:	1851      	adds	r1, r2, r1
  40a92e:	00db      	lsls	r3, r3, #3
  40a930:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
  40a934:	9305      	str	r3, [sp, #20]
  40a936:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
  40a938:	4405      	add	r5, r0
  40a93a:	3901      	subs	r1, #1
  40a93c:	00e8      	lsls	r0, r5, #3
  40a93e:	eb03 0a81 	add.w	sl, r3, r1, lsl #2
  40a942:	ab24      	add	r3, sp, #144	; 0x90
  40a944:	00d2      	lsls	r2, r2, #3
  40a946:	eb03 0b00 	add.w	fp, r3, r0
  40a94a:	ab74      	add	r3, sp, #464	; 0x1d0
  40a94c:	4413      	add	r3, r2
  40a94e:	9301      	str	r3, [sp, #4]
  40a950:	f1a2 0308 	sub.w	r3, r2, #8
  40a954:	9006      	str	r0, [sp, #24]
  40a956:	9307      	str	r3, [sp, #28]
  40a958:	f04f 0900 	mov.w	r9, #0
  40a95c:	f85a 0f04 	ldr.w	r0, [sl, #4]!
  40a960:	f000 fd8a 	bl	40b478 <__aeabi_i2d>
  40a964:	9b02      	ldr	r3, [sp, #8]
  40a966:	e8eb 0102 	strd	r0, r1, [fp], #8
  40a96a:	2b00      	cmp	r3, #0
  40a96c:	f04f 0600 	mov.w	r6, #0
  40a970:	f04f 0700 	mov.w	r7, #0
  40a974:	db1b      	blt.n	40a9ae <__kernel_rem_pio2+0x346>
  40a976:	9b06      	ldr	r3, [sp, #24]
  40a978:	eb03 0409 	add.w	r4, r3, r9
  40a97c:	9b07      	ldr	r3, [sp, #28]
  40a97e:	eb09 0803 	add.w	r8, r9, r3
  40a982:	ab24      	add	r3, sp, #144	; 0x90
  40a984:	441c      	add	r4, r3
  40a986:	4498      	add	r8, r3
  40a988:	9b04      	ldr	r3, [sp, #16]
  40a98a:	f1a3 0508 	sub.w	r5, r3, #8
  40a98e:	e9f5 2302 	ldrd	r2, r3, [r5, #8]!
  40a992:	e874 0102 	ldrd	r0, r1, [r4], #-8
  40a996:	f000 fdd5 	bl	40b544 <__aeabi_dmul>
  40a99a:	4602      	mov	r2, r0
  40a99c:	460b      	mov	r3, r1
  40a99e:	4630      	mov	r0, r6
  40a9a0:	4639      	mov	r1, r7
  40a9a2:	f000 fc1d 	bl	40b1e0 <__adddf3>
  40a9a6:	4544      	cmp	r4, r8
  40a9a8:	4606      	mov	r6, r0
  40a9aa:	460f      	mov	r7, r1
  40a9ac:	d1ef      	bne.n	40a98e <__kernel_rem_pio2+0x326>
  40a9ae:	9b01      	ldr	r3, [sp, #4]
  40a9b0:	f109 0908 	add.w	r9, r9, #8
  40a9b4:	e8e3 6702 	strd	r6, r7, [r3], #8
  40a9b8:	9301      	str	r3, [sp, #4]
  40a9ba:	9b05      	ldr	r3, [sp, #20]
  40a9bc:	4599      	cmp	r9, r3
  40a9be:	d1cd      	bne.n	40a95c <__kernel_rem_pio2+0x2f4>
  40a9c0:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40a9c2:	e6cc      	b.n	40a75e <__kernel_rem_pio2+0xf6>
  40a9c4:	4632      	mov	r2, r6
  40a9c6:	463b      	mov	r3, r7
  40a9c8:	2000      	movs	r0, #0
  40a9ca:	49b1      	ldr	r1, [pc, #708]	; (40ac90 <__kernel_rem_pio2+0x628>)
  40a9cc:	f000 fc06 	bl	40b1dc <__aeabi_dsub>
  40a9d0:	4606      	mov	r6, r0
  40a9d2:	460f      	mov	r7, r1
  40a9d4:	2c00      	cmp	r4, #0
  40a9d6:	f43f af74 	beq.w	40a8c2 <__kernel_rem_pio2+0x25a>
  40a9da:	9a08      	ldr	r2, [sp, #32]
  40a9dc:	2000      	movs	r0, #0
  40a9de:	49ac      	ldr	r1, [pc, #688]	; (40ac90 <__kernel_rem_pio2+0x628>)
  40a9e0:	f000 fb7e 	bl	40b0e0 <scalbn>
  40a9e4:	4602      	mov	r2, r0
  40a9e6:	460b      	mov	r3, r1
  40a9e8:	4630      	mov	r0, r6
  40a9ea:	4639      	mov	r1, r7
  40a9ec:	f000 fbf6 	bl	40b1dc <__aeabi_dsub>
  40a9f0:	4606      	mov	r6, r0
  40a9f2:	460f      	mov	r7, r1
  40a9f4:	e765      	b.n	40a8c2 <__kernel_rem_pio2+0x25a>
  40a9f6:	d110      	bne.n	40aa1a <__kernel_rem_pio2+0x3b2>
  40a9f8:	1e6b      	subs	r3, r5, #1
  40a9fa:	aa10      	add	r2, sp, #64	; 0x40
  40a9fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  40aa00:	ea4f 58e3 	mov.w	r8, r3, asr #23
  40aa04:	e71c      	b.n	40a840 <__kernel_rem_pio2+0x1d8>
  40aa06:	1e6a      	subs	r2, r5, #1
  40aa08:	ab10      	add	r3, sp, #64	; 0x40
  40aa0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40aa0e:	a910      	add	r1, sp, #64	; 0x40
  40aa10:	f3c3 0316 	ubfx	r3, r3, #0, #23
  40aa14:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  40aa18:	e74f      	b.n	40a8ba <__kernel_rem_pio2+0x252>
  40aa1a:	2200      	movs	r2, #0
  40aa1c:	4b9d      	ldr	r3, [pc, #628]	; (40ac94 <__kernel_rem_pio2+0x62c>)
  40aa1e:	f001 f817 	bl	40ba50 <__aeabi_dcmpge>
  40aa22:	b958      	cbnz	r0, 40aa3c <__kernel_rem_pio2+0x3d4>
  40aa24:	4680      	mov	r8, r0
  40aa26:	e74c      	b.n	40a8c2 <__kernel_rem_pio2+0x25a>
  40aa28:	2600      	movs	r6, #0
  40aa2a:	2700      	movs	r7, #0
  40aa2c:	e9ea 6702 	strd	r6, r7, [sl, #8]!
  40aa30:	45da      	cmp	sl, fp
  40aa32:	f109 0908 	add.w	r9, r9, #8
  40aa36:	f47f ae63 	bne.w	40a700 <__kernel_rem_pio2+0x98>
  40aa3a:	e684      	b.n	40a746 <__kernel_rem_pio2+0xde>
  40aa3c:	2d00      	cmp	r5, #0
  40aa3e:	f109 0901 	add.w	r9, r9, #1
  40aa42:	bfc8      	it	gt
  40aa44:	f04f 0802 	movgt.w	r8, #2
  40aa48:	f73f af02 	bgt.w	40a850 <__kernel_rem_pio2+0x1e8>
  40aa4c:	4632      	mov	r2, r6
  40aa4e:	463b      	mov	r3, r7
  40aa50:	2000      	movs	r0, #0
  40aa52:	498f      	ldr	r1, [pc, #572]	; (40ac90 <__kernel_rem_pio2+0x628>)
  40aa54:	f000 fbc2 	bl	40b1dc <__aeabi_dsub>
  40aa58:	f04f 0802 	mov.w	r8, #2
  40aa5c:	4606      	mov	r6, r0
  40aa5e:	460f      	mov	r7, r1
  40aa60:	e72f      	b.n	40a8c2 <__kernel_rem_pio2+0x25a>
  40aa62:	9a08      	ldr	r2, [sp, #32]
  40aa64:	ab10      	add	r3, sp, #64	; 0x40
  40aa66:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
  40aa6a:	3a18      	subs	r2, #24
  40aa6c:	f8cd 9014 	str.w	r9, [sp, #20]
  40aa70:	f8cd 8004 	str.w	r8, [sp, #4]
  40aa74:	9208      	str	r2, [sp, #32]
  40aa76:	b96b      	cbnz	r3, 40aa94 <__kernel_rem_pio2+0x42c>
  40aa78:	f10b 4380 	add.w	r3, fp, #1073741824	; 0x40000000
  40aa7c:	3b01      	subs	r3, #1
  40aa7e:	a910      	add	r1, sp, #64	; 0x40
  40aa80:	eb01 0383 	add.w	r3, r1, r3, lsl #2
  40aa84:	f853 1904 	ldr.w	r1, [r3], #-4
  40aa88:	f10b 3bff 	add.w	fp, fp, #4294967295
  40aa8c:	3a18      	subs	r2, #24
  40aa8e:	2900      	cmp	r1, #0
  40aa90:	d0f8      	beq.n	40aa84 <__kernel_rem_pio2+0x41c>
  40aa92:	9208      	str	r2, [sp, #32]
  40aa94:	9a08      	ldr	r2, [sp, #32]
  40aa96:	2000      	movs	r0, #0
  40aa98:	497d      	ldr	r1, [pc, #500]	; (40ac90 <__kernel_rem_pio2+0x628>)
  40aa9a:	f000 fb21 	bl	40b0e0 <scalbn>
  40aa9e:	f1bb 0f00 	cmp.w	fp, #0
  40aaa2:	4604      	mov	r4, r0
  40aaa4:	460d      	mov	r5, r1
  40aaa6:	f2c0 81b8 	blt.w	40ae1a <__kernel_rem_pio2+0x7b2>
  40aaaa:	ea4f 03cb 	mov.w	r3, fp, lsl #3
  40aaae:	f50d 78e8 	add.w	r8, sp, #464	; 0x1d0
  40aab2:	aa10      	add	r2, sp, #64	; 0x40
  40aab4:	eb02 068b 	add.w	r6, r2, fp, lsl #2
  40aab8:	eb08 0903 	add.w	r9, r8, r3
  40aabc:	9304      	str	r3, [sp, #16]
  40aabe:	3604      	adds	r6, #4
  40aac0:	f109 0708 	add.w	r7, r9, #8
  40aac4:	f856 0d04 	ldr.w	r0, [r6, #-4]!
  40aac8:	f000 fcd6 	bl	40b478 <__aeabi_i2d>
  40aacc:	4622      	mov	r2, r4
  40aace:	462b      	mov	r3, r5
  40aad0:	f000 fd38 	bl	40b544 <__aeabi_dmul>
  40aad4:	2200      	movs	r2, #0
  40aad6:	e967 0102 	strd	r0, r1, [r7, #-8]!
  40aada:	4b6f      	ldr	r3, [pc, #444]	; (40ac98 <__kernel_rem_pio2+0x630>)
  40aadc:	4620      	mov	r0, r4
  40aade:	4629      	mov	r1, r5
  40aae0:	f000 fd30 	bl	40b544 <__aeabi_dmul>
  40aae4:	45b8      	cmp	r8, r7
  40aae6:	4604      	mov	r4, r0
  40aae8:	460d      	mov	r5, r1
  40aaea:	d1eb      	bne.n	40aac4 <__kernel_rem_pio2+0x45c>
  40aaec:	464b      	mov	r3, r9
  40aaee:	f8cd b018 	str.w	fp, [sp, #24]
  40aaf2:	469b      	mov	fp, r3
  40aaf4:	f50d 7a98 	add.w	sl, sp, #304	; 0x130
  40aaf8:	f8cd a008 	str.w	sl, [sp, #8]
  40aafc:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
  40ab00:	f04f 0900 	mov.w	r9, #0
  40ab04:	f1ba 0f00 	cmp.w	sl, #0
  40ab08:	f2c0 8128 	blt.w	40ad5c <__kernel_rem_pio2+0x6f4>
  40ab0c:	a35e      	add	r3, pc, #376	; (adr r3, 40ac88 <__kernel_rem_pio2+0x620>)
  40ab0e:	e9d3 2300 	ldrd	r2, r3, [r3]
  40ab12:	f8df 8188 	ldr.w	r8, [pc, #392]	; 40ac9c <__kernel_rem_pio2+0x634>
  40ab16:	465d      	mov	r5, fp
  40ab18:	2600      	movs	r6, #0
  40ab1a:	2700      	movs	r7, #0
  40ab1c:	2400      	movs	r4, #0
  40ab1e:	e003      	b.n	40ab28 <__kernel_rem_pio2+0x4c0>
  40ab20:	45a1      	cmp	r9, r4
  40ab22:	db10      	blt.n	40ab46 <__kernel_rem_pio2+0x4de>
  40ab24:	e9f8 2302 	ldrd	r2, r3, [r8, #8]!
  40ab28:	e8f5 0102 	ldrd	r0, r1, [r5], #8
  40ab2c:	f000 fd0a 	bl	40b544 <__aeabi_dmul>
  40ab30:	4602      	mov	r2, r0
  40ab32:	460b      	mov	r3, r1
  40ab34:	4630      	mov	r0, r6
  40ab36:	4639      	mov	r1, r7
  40ab38:	f000 fb52 	bl	40b1e0 <__adddf3>
  40ab3c:	3401      	adds	r4, #1
  40ab3e:	45a2      	cmp	sl, r4
  40ab40:	4606      	mov	r6, r0
  40ab42:	460f      	mov	r7, r1
  40ab44:	daec      	bge.n	40ab20 <__kernel_rem_pio2+0x4b8>
  40ab46:	9b02      	ldr	r3, [sp, #8]
  40ab48:	f1ab 0b08 	sub.w	fp, fp, #8
  40ab4c:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
  40ab50:	e9c3 6700 	strd	r6, r7, [r3]
  40ab54:	ab72      	add	r3, sp, #456	; 0x1c8
  40ab56:	455b      	cmp	r3, fp
  40ab58:	f109 0901 	add.w	r9, r9, #1
  40ab5c:	d1d2      	bne.n	40ab04 <__kernel_rem_pio2+0x49c>
  40ab5e:	9ba6      	ldr	r3, [sp, #664]	; 0x298
  40ab60:	f8dd b018 	ldr.w	fp, [sp, #24]
  40ab64:	f8dd a008 	ldr.w	sl, [sp, #8]
  40ab68:	2b03      	cmp	r3, #3
  40ab6a:	f200 8083 	bhi.w	40ac74 <__kernel_rem_pio2+0x60c>
  40ab6e:	e8df f013 	tbh	[pc, r3, lsl #1]
  40ab72:	00d3      	.short	0x00d3
  40ab74:	00970097 	.word	0x00970097
  40ab78:	0004      	.short	0x0004
  40ab7a:	f1bb 0f00 	cmp.w	fp, #0
  40ab7e:	f340 8156 	ble.w	40ae2e <__kernel_rem_pio2+0x7c6>
  40ab82:	9b04      	ldr	r3, [sp, #16]
  40ab84:	f8cd b008 	str.w	fp, [sp, #8]
  40ab88:	4453      	add	r3, sl
  40ab8a:	4698      	mov	r8, r3
  40ab8c:	e9d3 6700 	ldrd	r6, r7, [r3]
  40ab90:	46d3      	mov	fp, sl
  40ab92:	e958 9a02 	ldrd	r9, sl, [r8, #-8]
  40ab96:	4632      	mov	r2, r6
  40ab98:	463b      	mov	r3, r7
  40ab9a:	4648      	mov	r0, r9
  40ab9c:	4651      	mov	r1, sl
  40ab9e:	f000 fb1f 	bl	40b1e0 <__adddf3>
  40aba2:	4604      	mov	r4, r0
  40aba4:	460d      	mov	r5, r1
  40aba6:	4602      	mov	r2, r0
  40aba8:	460b      	mov	r3, r1
  40abaa:	4648      	mov	r0, r9
  40abac:	4651      	mov	r1, sl
  40abae:	f000 fb15 	bl	40b1dc <__aeabi_dsub>
  40abb2:	4632      	mov	r2, r6
  40abb4:	463b      	mov	r3, r7
  40abb6:	f000 fb13 	bl	40b1e0 <__adddf3>
  40abba:	e9c8 0100 	strd	r0, r1, [r8]
  40abbe:	e968 4502 	strd	r4, r5, [r8, #-8]!
  40abc2:	45c3      	cmp	fp, r8
  40abc4:	4626      	mov	r6, r4
  40abc6:	462f      	mov	r7, r5
  40abc8:	d1e3      	bne.n	40ab92 <__kernel_rem_pio2+0x52a>
  40abca:	46da      	mov	sl, fp
  40abcc:	f8dd b008 	ldr.w	fp, [sp, #8]
  40abd0:	f1bb 0f01 	cmp.w	fp, #1
  40abd4:	f340 812b 	ble.w	40ae2e <__kernel_rem_pio2+0x7c6>
  40abd8:	9b04      	ldr	r3, [sp, #16]
  40abda:	f50d 7b9c 	add.w	fp, sp, #312	; 0x138
  40abde:	4453      	add	r3, sl
  40abe0:	4698      	mov	r8, r3
  40abe2:	e9d3 6700 	ldrd	r6, r7, [r3]
  40abe6:	4699      	mov	r9, r3
  40abe8:	e959 3402 	ldrd	r3, r4, [r9, #-8]
  40abec:	4630      	mov	r0, r6
  40abee:	e9cd 3402 	strd	r3, r4, [sp, #8]
  40abf2:	461a      	mov	r2, r3
  40abf4:	4639      	mov	r1, r7
  40abf6:	4623      	mov	r3, r4
  40abf8:	f000 faf2 	bl	40b1e0 <__adddf3>
  40abfc:	4604      	mov	r4, r0
  40abfe:	460d      	mov	r5, r1
  40ac00:	4602      	mov	r2, r0
  40ac02:	460b      	mov	r3, r1
  40ac04:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40ac08:	f000 fae8 	bl	40b1dc <__aeabi_dsub>
  40ac0c:	4632      	mov	r2, r6
  40ac0e:	463b      	mov	r3, r7
  40ac10:	f000 fae6 	bl	40b1e0 <__adddf3>
  40ac14:	e9c9 0100 	strd	r0, r1, [r9]
  40ac18:	e969 4502 	strd	r4, r5, [r9, #-8]!
  40ac1c:	45cb      	cmp	fp, r9
  40ac1e:	4626      	mov	r6, r4
  40ac20:	462f      	mov	r7, r5
  40ac22:	d1e1      	bne.n	40abe8 <__kernel_rem_pio2+0x580>
  40ac24:	2300      	movs	r3, #0
  40ac26:	461d      	mov	r5, r3
  40ac28:	f108 0808 	add.w	r8, r8, #8
  40ac2c:	ac50      	add	r4, sp, #320	; 0x140
  40ac2e:	4618      	mov	r0, r3
  40ac30:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
  40ac34:	4629      	mov	r1, r5
  40ac36:	f000 fad3 	bl	40b1e0 <__adddf3>
  40ac3a:	4544      	cmp	r4, r8
  40ac3c:	4603      	mov	r3, r0
  40ac3e:	460d      	mov	r5, r1
  40ac40:	d1f5      	bne.n	40ac2e <__kernel_rem_pio2+0x5c6>
  40ac42:	9a01      	ldr	r2, [sp, #4]
  40ac44:	2a00      	cmp	r2, #0
  40ac46:	f000 80da 	beq.w	40adfe <__kernel_rem_pio2+0x796>
  40ac4a:	f8da 4004 	ldr.w	r4, [sl, #4]
  40ac4e:	f8da 200c 	ldr.w	r2, [sl, #12]
  40ac52:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  40ac54:	f8da 1000 	ldr.w	r1, [sl]
  40ac58:	f8da 0008 	ldr.w	r0, [sl, #8]
  40ac5c:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
  40ac60:	f104 4400 	add.w	r4, r4, #2147483648	; 0x80000000
  40ac64:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
  40ac68:	617d      	str	r5, [r7, #20]
  40ac6a:	613b      	str	r3, [r7, #16]
  40ac6c:	607c      	str	r4, [r7, #4]
  40ac6e:	60fa      	str	r2, [r7, #12]
  40ac70:	6039      	str	r1, [r7, #0]
  40ac72:	60b8      	str	r0, [r7, #8]
  40ac74:	9b05      	ldr	r3, [sp, #20]
  40ac76:	f003 0007 	and.w	r0, r3, #7
  40ac7a:	f50d 7d1d 	add.w	sp, sp, #628	; 0x274
  40ac7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40ac82:	bf00      	nop
  40ac84:	f3af 8000 	nop.w
  40ac88:	40000000 	.word	0x40000000
  40ac8c:	3ff921fb 	.word	0x3ff921fb
  40ac90:	3ff00000 	.word	0x3ff00000
  40ac94:	3fe00000 	.word	0x3fe00000
  40ac98:	3e700000 	.word	0x3e700000
  40ac9c:	004155c8 	.word	0x004155c8
  40aca0:	2400      	movs	r4, #0
  40aca2:	4621      	mov	r1, r4
  40aca4:	9d04      	ldr	r5, [sp, #16]
  40aca6:	3508      	adds	r5, #8
  40aca8:	4455      	add	r5, sl
  40acaa:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
  40acae:	4620      	mov	r0, r4
  40acb0:	f000 fa96 	bl	40b1e0 <__adddf3>
  40acb4:	4555      	cmp	r5, sl
  40acb6:	4604      	mov	r4, r0
  40acb8:	d1f7      	bne.n	40acaa <__kernel_rem_pio2+0x642>
  40acba:	9b01      	ldr	r3, [sp, #4]
  40acbc:	2b00      	cmp	r3, #0
  40acbe:	d050      	beq.n	40ad62 <__kernel_rem_pio2+0x6fa>
  40acc0:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  40acc2:	f101 4500 	add.w	r5, r1, #2147483648	; 0x80000000
  40acc6:	460b      	mov	r3, r1
  40acc8:	e9da 0100 	ldrd	r0, r1, [sl]
  40accc:	e887 0030 	stmia.w	r7, {r4, r5}
  40acd0:	4622      	mov	r2, r4
  40acd2:	f000 fa83 	bl	40b1dc <__aeabi_dsub>
  40acd6:	f1bb 0f00 	cmp.w	fp, #0
  40acda:	4603      	mov	r3, r0
  40acdc:	460d      	mov	r5, r1
  40acde:	dd0d      	ble.n	40acfc <__kernel_rem_pio2+0x694>
  40ace0:	2401      	movs	r4, #1
  40ace2:	4618      	mov	r0, r3
  40ace4:	e9fa 2302 	ldrd	r2, r3, [sl, #8]!
  40ace8:	4629      	mov	r1, r5
  40acea:	f000 fa79 	bl	40b1e0 <__adddf3>
  40acee:	3401      	adds	r4, #1
  40acf0:	45a3      	cmp	fp, r4
  40acf2:	4603      	mov	r3, r0
  40acf4:	460d      	mov	r5, r1
  40acf6:	daf4      	bge.n	40ace2 <__kernel_rem_pio2+0x67a>
  40acf8:	9a01      	ldr	r2, [sp, #4]
  40acfa:	b10a      	cbz	r2, 40ad00 <__kernel_rem_pio2+0x698>
  40acfc:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
  40ad00:	4618      	mov	r0, r3
  40ad02:	4629      	mov	r1, r5
  40ad04:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40ad06:	e9c3 0102 	strd	r0, r1, [r3, #8]
  40ad0a:	9b05      	ldr	r3, [sp, #20]
  40ad0c:	f003 0007 	and.w	r0, r3, #7
  40ad10:	f50d 7d1d 	add.w	sp, sp, #628	; 0x274
  40ad14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40ad18:	2300      	movs	r3, #0
  40ad1a:	461c      	mov	r4, r3
  40ad1c:	9a04      	ldr	r2, [sp, #16]
  40ad1e:	3208      	adds	r2, #8
  40ad20:	4492      	add	sl, r2
  40ad22:	4618      	mov	r0, r3
  40ad24:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
  40ad28:	4621      	mov	r1, r4
  40ad2a:	f000 fa59 	bl	40b1e0 <__adddf3>
  40ad2e:	f10b 3bff 	add.w	fp, fp, #4294967295
  40ad32:	f1bb 3fff 	cmp.w	fp, #4294967295
  40ad36:	4603      	mov	r3, r0
  40ad38:	460c      	mov	r4, r1
  40ad3a:	d1f2      	bne.n	40ad22 <__kernel_rem_pio2+0x6ba>
  40ad3c:	9a01      	ldr	r2, [sp, #4]
  40ad3e:	b10a      	cbz	r2, 40ad44 <__kernel_rem_pio2+0x6dc>
  40ad40:	f104 4400 	add.w	r4, r4, #2147483648	; 0x80000000
  40ad44:	4618      	mov	r0, r3
  40ad46:	4621      	mov	r1, r4
  40ad48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40ad4a:	e9c3 0100 	strd	r0, r1, [r3]
  40ad4e:	9b05      	ldr	r3, [sp, #20]
  40ad50:	f003 0007 	and.w	r0, r3, #7
  40ad54:	f50d 7d1d 	add.w	sp, sp, #628	; 0x274
  40ad58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40ad5c:	2600      	movs	r6, #0
  40ad5e:	2700      	movs	r7, #0
  40ad60:	e6f1      	b.n	40ab46 <__kernel_rem_pio2+0x4de>
  40ad62:	4626      	mov	r6, r4
  40ad64:	460f      	mov	r7, r1
  40ad66:	4622      	mov	r2, r4
  40ad68:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40ad6a:	460b      	mov	r3, r1
  40ad6c:	e9da 0100 	ldrd	r0, r1, [sl]
  40ad70:	e9c4 6700 	strd	r6, r7, [r4]
  40ad74:	f000 fa32 	bl	40b1dc <__aeabi_dsub>
  40ad78:	f1bb 0f00 	cmp.w	fp, #0
  40ad7c:	4603      	mov	r3, r0
  40ad7e:	460d      	mov	r5, r1
  40ad80:	dcae      	bgt.n	40ace0 <__kernel_rem_pio2+0x678>
  40ad82:	4618      	mov	r0, r3
  40ad84:	4629      	mov	r1, r5
  40ad86:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40ad88:	e9c3 0102 	strd	r0, r1, [r3, #8]
  40ad8c:	e7bd      	b.n	40ad0a <__kernel_rem_pio2+0x6a2>
  40ad8e:	9b08      	ldr	r3, [sp, #32]
  40ad90:	4630      	mov	r0, r6
  40ad92:	425a      	negs	r2, r3
  40ad94:	4639      	mov	r1, r7
  40ad96:	f8cd 9014 	str.w	r9, [sp, #20]
  40ad9a:	f8cd 8004 	str.w	r8, [sp, #4]
  40ad9e:	f000 f99f 	bl	40b0e0 <scalbn>
  40ada2:	2200      	movs	r2, #0
  40ada4:	4b2c      	ldr	r3, [pc, #176]	; (40ae58 <__kernel_rem_pio2+0x7f0>)
  40ada6:	4606      	mov	r6, r0
  40ada8:	460f      	mov	r7, r1
  40adaa:	f000 fe51 	bl	40ba50 <__aeabi_dcmpge>
  40adae:	2800      	cmp	r0, #0
  40adb0:	d040      	beq.n	40ae34 <__kernel_rem_pio2+0x7cc>
  40adb2:	2200      	movs	r2, #0
  40adb4:	4b29      	ldr	r3, [pc, #164]	; (40ae5c <__kernel_rem_pio2+0x7f4>)
  40adb6:	4630      	mov	r0, r6
  40adb8:	4639      	mov	r1, r7
  40adba:	f000 fbc3 	bl	40b544 <__aeabi_dmul>
  40adbe:	f000 fe5b 	bl	40ba78 <__aeabi_d2iz>
  40adc2:	4604      	mov	r4, r0
  40adc4:	f000 fb58 	bl	40b478 <__aeabi_i2d>
  40adc8:	2200      	movs	r2, #0
  40adca:	4b23      	ldr	r3, [pc, #140]	; (40ae58 <__kernel_rem_pio2+0x7f0>)
  40adcc:	f000 fbba 	bl	40b544 <__aeabi_dmul>
  40add0:	460b      	mov	r3, r1
  40add2:	4602      	mov	r2, r0
  40add4:	4639      	mov	r1, r7
  40add6:	4630      	mov	r0, r6
  40add8:	f000 fa00 	bl	40b1dc <__aeabi_dsub>
  40addc:	f000 fe4c 	bl	40ba78 <__aeabi_d2iz>
  40ade0:	9b08      	ldr	r3, [sp, #32]
  40ade2:	f105 0b01 	add.w	fp, r5, #1
  40ade6:	3318      	adds	r3, #24
  40ade8:	9308      	str	r3, [sp, #32]
  40adea:	ab10      	add	r3, sp, #64	; 0x40
  40adec:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
  40adf0:	f843 402b 	str.w	r4, [r3, fp, lsl #2]
  40adf4:	e64e      	b.n	40aa94 <__kernel_rem_pio2+0x42c>
  40adf6:	2301      	movs	r3, #1
  40adf8:	e591      	b.n	40a91e <__kernel_rem_pio2+0x2b6>
  40adfa:	2400      	movs	r4, #0
  40adfc:	e54c      	b.n	40a898 <__kernel_rem_pio2+0x230>
  40adfe:	4618      	mov	r0, r3
  40ae00:	e9da 6700 	ldrd	r6, r7, [sl]
  40ae04:	e9da 2302 	ldrd	r2, r3, [sl, #8]
  40ae08:	4629      	mov	r1, r5
  40ae0a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40ae0c:	e9c5 6700 	strd	r6, r7, [r5]
  40ae10:	e9c5 0104 	strd	r0, r1, [r5, #16]
  40ae14:	e9c5 2302 	strd	r2, r3, [r5, #8]
  40ae18:	e72c      	b.n	40ac74 <__kernel_rem_pio2+0x60c>
  40ae1a:	9ba6      	ldr	r3, [sp, #664]	; 0x298
  40ae1c:	2b03      	cmp	r3, #3
  40ae1e:	f63f af29 	bhi.w	40ac74 <__kernel_rem_pio2+0x60c>
  40ae22:	e8df f003 	tbb	[pc, r3]
  40ae26:	1015      	.short	0x1015
  40ae28:	0210      	.short	0x0210
  40ae2a:	f50d 7a98 	add.w	sl, sp, #304	; 0x130
  40ae2e:	2300      	movs	r3, #0
  40ae30:	461d      	mov	r5, r3
  40ae32:	e706      	b.n	40ac42 <__kernel_rem_pio2+0x5da>
  40ae34:	4630      	mov	r0, r6
  40ae36:	4639      	mov	r1, r7
  40ae38:	f000 fe1e 	bl	40ba78 <__aeabi_d2iz>
  40ae3c:	ab10      	add	r3, sp, #64	; 0x40
  40ae3e:	46ab      	mov	fp, r5
  40ae40:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
  40ae44:	e626      	b.n	40aa94 <__kernel_rem_pio2+0x42c>
  40ae46:	2400      	movs	r4, #0
  40ae48:	4621      	mov	r1, r4
  40ae4a:	f50d 7a98 	add.w	sl, sp, #304	; 0x130
  40ae4e:	e734      	b.n	40acba <__kernel_rem_pio2+0x652>
  40ae50:	2300      	movs	r3, #0
  40ae52:	461c      	mov	r4, r3
  40ae54:	e772      	b.n	40ad3c <__kernel_rem_pio2+0x6d4>
  40ae56:	bf00      	nop
  40ae58:	41700000 	.word	0x41700000
  40ae5c:	3e700000 	.word	0x3e700000

0040ae60 <__kernel_sin>:
  40ae60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40ae64:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
  40ae68:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
  40ae6c:	b085      	sub	sp, #20
  40ae6e:	460c      	mov	r4, r1
  40ae70:	4690      	mov	r8, r2
  40ae72:	4699      	mov	r9, r3
  40ae74:	4605      	mov	r5, r0
  40ae76:	da04      	bge.n	40ae82 <__kernel_sin+0x22>
  40ae78:	f000 fdfe 	bl	40ba78 <__aeabi_d2iz>
  40ae7c:	2800      	cmp	r0, #0
  40ae7e:	f000 8085 	beq.w	40af8c <__kernel_sin+0x12c>
  40ae82:	462a      	mov	r2, r5
  40ae84:	4623      	mov	r3, r4
  40ae86:	4628      	mov	r0, r5
  40ae88:	4621      	mov	r1, r4
  40ae8a:	f000 fb5b 	bl	40b544 <__aeabi_dmul>
  40ae8e:	4606      	mov	r6, r0
  40ae90:	460f      	mov	r7, r1
  40ae92:	4602      	mov	r2, r0
  40ae94:	460b      	mov	r3, r1
  40ae96:	4628      	mov	r0, r5
  40ae98:	4621      	mov	r1, r4
  40ae9a:	f000 fb53 	bl	40b544 <__aeabi_dmul>
  40ae9e:	a33e      	add	r3, pc, #248	; (adr r3, 40af98 <__kernel_sin+0x138>)
  40aea0:	e9d3 2300 	ldrd	r2, r3, [r3]
  40aea4:	4682      	mov	sl, r0
  40aea6:	468b      	mov	fp, r1
  40aea8:	4630      	mov	r0, r6
  40aeaa:	4639      	mov	r1, r7
  40aeac:	f000 fb4a 	bl	40b544 <__aeabi_dmul>
  40aeb0:	a33b      	add	r3, pc, #236	; (adr r3, 40afa0 <__kernel_sin+0x140>)
  40aeb2:	e9d3 2300 	ldrd	r2, r3, [r3]
  40aeb6:	f000 f991 	bl	40b1dc <__aeabi_dsub>
  40aeba:	4632      	mov	r2, r6
  40aebc:	463b      	mov	r3, r7
  40aebe:	f000 fb41 	bl	40b544 <__aeabi_dmul>
  40aec2:	a339      	add	r3, pc, #228	; (adr r3, 40afa8 <__kernel_sin+0x148>)
  40aec4:	e9d3 2300 	ldrd	r2, r3, [r3]
  40aec8:	f000 f98a 	bl	40b1e0 <__adddf3>
  40aecc:	4632      	mov	r2, r6
  40aece:	463b      	mov	r3, r7
  40aed0:	f000 fb38 	bl	40b544 <__aeabi_dmul>
  40aed4:	a336      	add	r3, pc, #216	; (adr r3, 40afb0 <__kernel_sin+0x150>)
  40aed6:	e9d3 2300 	ldrd	r2, r3, [r3]
  40aeda:	f000 f97f 	bl	40b1dc <__aeabi_dsub>
  40aede:	4632      	mov	r2, r6
  40aee0:	463b      	mov	r3, r7
  40aee2:	f000 fb2f 	bl	40b544 <__aeabi_dmul>
  40aee6:	a334      	add	r3, pc, #208	; (adr r3, 40afb8 <__kernel_sin+0x158>)
  40aee8:	e9d3 2300 	ldrd	r2, r3, [r3]
  40aeec:	f000 f978 	bl	40b1e0 <__adddf3>
  40aef0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40aef2:	e9cd 0100 	strd	r0, r1, [sp]
  40aef6:	b39b      	cbz	r3, 40af60 <__kernel_sin+0x100>
  40aef8:	2200      	movs	r2, #0
  40aefa:	4b33      	ldr	r3, [pc, #204]	; (40afc8 <__kernel_sin+0x168>)
  40aefc:	4640      	mov	r0, r8
  40aefe:	4649      	mov	r1, r9
  40af00:	f000 fb20 	bl	40b544 <__aeabi_dmul>
  40af04:	e9dd 2300 	ldrd	r2, r3, [sp]
  40af08:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40af0c:	4650      	mov	r0, sl
  40af0e:	4659      	mov	r1, fp
  40af10:	f000 fb18 	bl	40b544 <__aeabi_dmul>
  40af14:	4602      	mov	r2, r0
  40af16:	460b      	mov	r3, r1
  40af18:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40af1c:	f000 f95e 	bl	40b1dc <__aeabi_dsub>
  40af20:	4632      	mov	r2, r6
  40af22:	463b      	mov	r3, r7
  40af24:	f000 fb0e 	bl	40b544 <__aeabi_dmul>
  40af28:	4642      	mov	r2, r8
  40af2a:	464b      	mov	r3, r9
  40af2c:	f000 f956 	bl	40b1dc <__aeabi_dsub>
  40af30:	a323      	add	r3, pc, #140	; (adr r3, 40afc0 <__kernel_sin+0x160>)
  40af32:	e9d3 2300 	ldrd	r2, r3, [r3]
  40af36:	4606      	mov	r6, r0
  40af38:	460f      	mov	r7, r1
  40af3a:	4650      	mov	r0, sl
  40af3c:	4659      	mov	r1, fp
  40af3e:	f000 fb01 	bl	40b544 <__aeabi_dmul>
  40af42:	4602      	mov	r2, r0
  40af44:	460b      	mov	r3, r1
  40af46:	4630      	mov	r0, r6
  40af48:	4639      	mov	r1, r7
  40af4a:	f000 f949 	bl	40b1e0 <__adddf3>
  40af4e:	4602      	mov	r2, r0
  40af50:	460b      	mov	r3, r1
  40af52:	4628      	mov	r0, r5
  40af54:	4621      	mov	r1, r4
  40af56:	f000 f941 	bl	40b1dc <__aeabi_dsub>
  40af5a:	b005      	add	sp, #20
  40af5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40af60:	4602      	mov	r2, r0
  40af62:	460b      	mov	r3, r1
  40af64:	4630      	mov	r0, r6
  40af66:	4639      	mov	r1, r7
  40af68:	f000 faec 	bl	40b544 <__aeabi_dmul>
  40af6c:	a314      	add	r3, pc, #80	; (adr r3, 40afc0 <__kernel_sin+0x160>)
  40af6e:	e9d3 2300 	ldrd	r2, r3, [r3]
  40af72:	f000 f933 	bl	40b1dc <__aeabi_dsub>
  40af76:	4652      	mov	r2, sl
  40af78:	465b      	mov	r3, fp
  40af7a:	f000 fae3 	bl	40b544 <__aeabi_dmul>
  40af7e:	462a      	mov	r2, r5
  40af80:	4623      	mov	r3, r4
  40af82:	f000 f92d 	bl	40b1e0 <__adddf3>
  40af86:	b005      	add	sp, #20
  40af88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40af8c:	4628      	mov	r0, r5
  40af8e:	4621      	mov	r1, r4
  40af90:	b005      	add	sp, #20
  40af92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40af96:	bf00      	nop
  40af98:	5acfd57c 	.word	0x5acfd57c
  40af9c:	3de5d93a 	.word	0x3de5d93a
  40afa0:	8a2b9ceb 	.word	0x8a2b9ceb
  40afa4:	3e5ae5e6 	.word	0x3e5ae5e6
  40afa8:	57b1fe7d 	.word	0x57b1fe7d
  40afac:	3ec71de3 	.word	0x3ec71de3
  40afb0:	19c161d5 	.word	0x19c161d5
  40afb4:	3f2a01a0 	.word	0x3f2a01a0
  40afb8:	1110f8a6 	.word	0x1110f8a6
  40afbc:	3f811111 	.word	0x3f811111
  40afc0:	55555549 	.word	0x55555549
  40afc4:	3fc55555 	.word	0x3fc55555
  40afc8:	3fe00000 	.word	0x3fe00000
  40afcc:	00000000 	.word	0x00000000

0040afd0 <floor>:
  40afd0:	f3c1 520a 	ubfx	r2, r1, #20, #11
  40afd4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40afd8:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
  40afdc:	2e13      	cmp	r6, #19
  40afde:	460b      	mov	r3, r1
  40afe0:	4604      	mov	r4, r0
  40afe2:	460d      	mov	r5, r1
  40afe4:	4688      	mov	r8, r1
  40afe6:	4607      	mov	r7, r0
  40afe8:	dc1c      	bgt.n	40b024 <floor+0x54>
  40afea:	2e00      	cmp	r6, #0
  40afec:	db3f      	blt.n	40b06e <floor+0x9e>
  40afee:	4a3a      	ldr	r2, [pc, #232]	; (40b0d8 <floor+0x108>)
  40aff0:	4686      	mov	lr, r0
  40aff2:	fa42 f906 	asr.w	r9, r2, r6
  40aff6:	ea01 0209 	and.w	r2, r1, r9
  40affa:	4302      	orrs	r2, r0
  40affc:	d017      	beq.n	40b02e <floor+0x5e>
  40affe:	a334      	add	r3, pc, #208	; (adr r3, 40b0d0 <floor+0x100>)
  40b000:	e9d3 2300 	ldrd	r2, r3, [r3]
  40b004:	f000 f8ec 	bl	40b1e0 <__adddf3>
  40b008:	2200      	movs	r2, #0
  40b00a:	2300      	movs	r3, #0
  40b00c:	f000 fd2a 	bl	40ba64 <__aeabi_dcmpgt>
  40b010:	b120      	cbz	r0, 40b01c <floor+0x4c>
  40b012:	2d00      	cmp	r5, #0
  40b014:	db40      	blt.n	40b098 <floor+0xc8>
  40b016:	ea28 0509 	bic.w	r5, r8, r9
  40b01a:	2700      	movs	r7, #0
  40b01c:	4638      	mov	r0, r7
  40b01e:	4629      	mov	r1, r5
  40b020:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40b024:	2e33      	cmp	r6, #51	; 0x33
  40b026:	dd06      	ble.n	40b036 <floor+0x66>
  40b028:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
  40b02c:	d02f      	beq.n	40b08e <floor+0xbe>
  40b02e:	4620      	mov	r0, r4
  40b030:	4619      	mov	r1, r3
  40b032:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40b036:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
  40b03a:	f04f 39ff 	mov.w	r9, #4294967295
  40b03e:	fa29 f902 	lsr.w	r9, r9, r2
  40b042:	ea10 0f09 	tst.w	r0, r9
  40b046:	d0f2      	beq.n	40b02e <floor+0x5e>
  40b048:	a321      	add	r3, pc, #132	; (adr r3, 40b0d0 <floor+0x100>)
  40b04a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40b04e:	f000 f8c7 	bl	40b1e0 <__adddf3>
  40b052:	2200      	movs	r2, #0
  40b054:	2300      	movs	r3, #0
  40b056:	f000 fd05 	bl	40ba64 <__aeabi_dcmpgt>
  40b05a:	2800      	cmp	r0, #0
  40b05c:	d0de      	beq.n	40b01c <floor+0x4c>
  40b05e:	2d00      	cmp	r5, #0
  40b060:	db20      	blt.n	40b0a4 <floor+0xd4>
  40b062:	4645      	mov	r5, r8
  40b064:	ea27 0709 	bic.w	r7, r7, r9
  40b068:	4638      	mov	r0, r7
  40b06a:	4629      	mov	r1, r5
  40b06c:	e7d8      	b.n	40b020 <floor+0x50>
  40b06e:	a318      	add	r3, pc, #96	; (adr r3, 40b0d0 <floor+0x100>)
  40b070:	e9d3 2300 	ldrd	r2, r3, [r3]
  40b074:	f000 f8b4 	bl	40b1e0 <__adddf3>
  40b078:	2200      	movs	r2, #0
  40b07a:	2300      	movs	r3, #0
  40b07c:	f000 fcf2 	bl	40ba64 <__aeabi_dcmpgt>
  40b080:	2800      	cmp	r0, #0
  40b082:	d0cb      	beq.n	40b01c <floor+0x4c>
  40b084:	2d00      	cmp	r5, #0
  40b086:	db18      	blt.n	40b0ba <floor+0xea>
  40b088:	2700      	movs	r7, #0
  40b08a:	463d      	mov	r5, r7
  40b08c:	e7c6      	b.n	40b01c <floor+0x4c>
  40b08e:	4602      	mov	r2, r0
  40b090:	460b      	mov	r3, r1
  40b092:	f000 f8a5 	bl	40b1e0 <__adddf3>
  40b096:	e7cc      	b.n	40b032 <floor+0x62>
  40b098:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
  40b09c:	fa43 f606 	asr.w	r6, r3, r6
  40b0a0:	44b0      	add	r8, r6
  40b0a2:	e7b8      	b.n	40b016 <floor+0x46>
  40b0a4:	2e14      	cmp	r6, #20
  40b0a6:	d010      	beq.n	40b0ca <floor+0xfa>
  40b0a8:	2301      	movs	r3, #1
  40b0aa:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
  40b0ae:	fa03 f606 	lsl.w	r6, r3, r6
  40b0b2:	1937      	adds	r7, r6, r4
  40b0b4:	bf28      	it	cs
  40b0b6:	4498      	addcs	r8, r3
  40b0b8:	e7d3      	b.n	40b062 <floor+0x92>
  40b0ba:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
  40b0be:	4b07      	ldr	r3, [pc, #28]	; (40b0dc <floor+0x10c>)
  40b0c0:	4322      	orrs	r2, r4
  40b0c2:	bf18      	it	ne
  40b0c4:	461d      	movne	r5, r3
  40b0c6:	2700      	movs	r7, #0
  40b0c8:	e7a8      	b.n	40b01c <floor+0x4c>
  40b0ca:	f105 0801 	add.w	r8, r5, #1
  40b0ce:	e7c8      	b.n	40b062 <floor+0x92>
  40b0d0:	8800759c 	.word	0x8800759c
  40b0d4:	7e37e43c 	.word	0x7e37e43c
  40b0d8:	000fffff 	.word	0x000fffff
  40b0dc:	bff00000 	.word	0xbff00000

0040b0e0 <scalbn>:
  40b0e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40b0e2:	f3c1 560a 	ubfx	r6, r1, #20, #11
  40b0e6:	4604      	mov	r4, r0
  40b0e8:	460d      	mov	r5, r1
  40b0ea:	460b      	mov	r3, r1
  40b0ec:	4617      	mov	r7, r2
  40b0ee:	bb06      	cbnz	r6, 40b132 <scalbn+0x52>
  40b0f0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  40b0f4:	4303      	orrs	r3, r0
  40b0f6:	d025      	beq.n	40b144 <scalbn+0x64>
  40b0f8:	2200      	movs	r2, #0
  40b0fa:	4b2f      	ldr	r3, [pc, #188]	; (40b1b8 <scalbn+0xd8>)
  40b0fc:	f000 fa22 	bl	40b544 <__aeabi_dmul>
  40b100:	4a2e      	ldr	r2, [pc, #184]	; (40b1bc <scalbn+0xdc>)
  40b102:	4604      	mov	r4, r0
  40b104:	4297      	cmp	r7, r2
  40b106:	460d      	mov	r5, r1
  40b108:	460b      	mov	r3, r1
  40b10a:	db2a      	blt.n	40b162 <scalbn+0x82>
  40b10c:	f3c1 560a 	ubfx	r6, r1, #20, #11
  40b110:	3e36      	subs	r6, #54	; 0x36
  40b112:	f240 72fe 	movw	r2, #2046	; 0x7fe
  40b116:	443e      	add	r6, r7
  40b118:	4296      	cmp	r6, r2
  40b11a:	dc28      	bgt.n	40b16e <scalbn+0x8e>
  40b11c:	2e00      	cmp	r6, #0
  40b11e:	dd12      	ble.n	40b146 <scalbn+0x66>
  40b120:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
  40b124:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
  40b128:	ea43 5506 	orr.w	r5, r3, r6, lsl #20
  40b12c:	4620      	mov	r0, r4
  40b12e:	4629      	mov	r1, r5
  40b130:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40b132:	f240 72ff 	movw	r2, #2047	; 0x7ff
  40b136:	4296      	cmp	r6, r2
  40b138:	d1eb      	bne.n	40b112 <scalbn+0x32>
  40b13a:	4602      	mov	r2, r0
  40b13c:	460b      	mov	r3, r1
  40b13e:	f000 f84f 	bl	40b1e0 <__adddf3>
  40b142:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40b144:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40b146:	f116 0f35 	cmn.w	r6, #53	; 0x35
  40b14a:	da1d      	bge.n	40b188 <scalbn+0xa8>
  40b14c:	f24c 3350 	movw	r3, #50000	; 0xc350
  40b150:	429f      	cmp	r7, r3
  40b152:	dc0c      	bgt.n	40b16e <scalbn+0x8e>
  40b154:	a114      	add	r1, pc, #80	; (adr r1, 40b1a8 <scalbn+0xc8>)
  40b156:	e9d1 0100 	ldrd	r0, r1, [r1]
  40b15a:	4622      	mov	r2, r4
  40b15c:	462b      	mov	r3, r5
  40b15e:	f000 f831 	bl	40b1c4 <copysign>
  40b162:	a311      	add	r3, pc, #68	; (adr r3, 40b1a8 <scalbn+0xc8>)
  40b164:	e9d3 2300 	ldrd	r2, r3, [r3]
  40b168:	f000 f9ec 	bl	40b544 <__aeabi_dmul>
  40b16c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40b16e:	4622      	mov	r2, r4
  40b170:	a10f      	add	r1, pc, #60	; (adr r1, 40b1b0 <scalbn+0xd0>)
  40b172:	e9d1 0100 	ldrd	r0, r1, [r1]
  40b176:	462b      	mov	r3, r5
  40b178:	f000 f824 	bl	40b1c4 <copysign>
  40b17c:	a30c      	add	r3, pc, #48	; (adr r3, 40b1b0 <scalbn+0xd0>)
  40b17e:	e9d3 2300 	ldrd	r2, r3, [r3]
  40b182:	f000 f9df 	bl	40b544 <__aeabi_dmul>
  40b186:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40b188:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
  40b18c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
  40b190:	3636      	adds	r6, #54	; 0x36
  40b192:	ea43 5506 	orr.w	r5, r3, r6, lsl #20
  40b196:	4620      	mov	r0, r4
  40b198:	4629      	mov	r1, r5
  40b19a:	2200      	movs	r2, #0
  40b19c:	4b08      	ldr	r3, [pc, #32]	; (40b1c0 <scalbn+0xe0>)
  40b19e:	f000 f9d1 	bl	40b544 <__aeabi_dmul>
  40b1a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40b1a4:	f3af 8000 	nop.w
  40b1a8:	c2f8f359 	.word	0xc2f8f359
  40b1ac:	01a56e1f 	.word	0x01a56e1f
  40b1b0:	8800759c 	.word	0x8800759c
  40b1b4:	7e37e43c 	.word	0x7e37e43c
  40b1b8:	43500000 	.word	0x43500000
  40b1bc:	ffff3cb0 	.word	0xffff3cb0
  40b1c0:	3c900000 	.word	0x3c900000

0040b1c4 <copysign>:
  40b1c4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
  40b1c8:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
  40b1cc:	ea42 0103 	orr.w	r1, r2, r3
  40b1d0:	4770      	bx	lr
  40b1d2:	bf00      	nop

0040b1d4 <__aeabi_drsub>:
  40b1d4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  40b1d8:	e002      	b.n	40b1e0 <__adddf3>
  40b1da:	bf00      	nop

0040b1dc <__aeabi_dsub>:
  40b1dc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0040b1e0 <__adddf3>:
  40b1e0:	b530      	push	{r4, r5, lr}
  40b1e2:	ea4f 0441 	mov.w	r4, r1, lsl #1
  40b1e6:	ea4f 0543 	mov.w	r5, r3, lsl #1
  40b1ea:	ea94 0f05 	teq	r4, r5
  40b1ee:	bf08      	it	eq
  40b1f0:	ea90 0f02 	teqeq	r0, r2
  40b1f4:	bf1f      	itttt	ne
  40b1f6:	ea54 0c00 	orrsne.w	ip, r4, r0
  40b1fa:	ea55 0c02 	orrsne.w	ip, r5, r2
  40b1fe:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  40b202:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40b206:	f000 80e2 	beq.w	40b3ce <__adddf3+0x1ee>
  40b20a:	ea4f 5454 	mov.w	r4, r4, lsr #21
  40b20e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  40b212:	bfb8      	it	lt
  40b214:	426d      	neglt	r5, r5
  40b216:	dd0c      	ble.n	40b232 <__adddf3+0x52>
  40b218:	442c      	add	r4, r5
  40b21a:	ea80 0202 	eor.w	r2, r0, r2
  40b21e:	ea81 0303 	eor.w	r3, r1, r3
  40b222:	ea82 0000 	eor.w	r0, r2, r0
  40b226:	ea83 0101 	eor.w	r1, r3, r1
  40b22a:	ea80 0202 	eor.w	r2, r0, r2
  40b22e:	ea81 0303 	eor.w	r3, r1, r3
  40b232:	2d36      	cmp	r5, #54	; 0x36
  40b234:	bf88      	it	hi
  40b236:	bd30      	pophi	{r4, r5, pc}
  40b238:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40b23c:	ea4f 3101 	mov.w	r1, r1, lsl #12
  40b240:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  40b244:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  40b248:	d002      	beq.n	40b250 <__adddf3+0x70>
  40b24a:	4240      	negs	r0, r0
  40b24c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40b250:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  40b254:	ea4f 3303 	mov.w	r3, r3, lsl #12
  40b258:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  40b25c:	d002      	beq.n	40b264 <__adddf3+0x84>
  40b25e:	4252      	negs	r2, r2
  40b260:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  40b264:	ea94 0f05 	teq	r4, r5
  40b268:	f000 80a7 	beq.w	40b3ba <__adddf3+0x1da>
  40b26c:	f1a4 0401 	sub.w	r4, r4, #1
  40b270:	f1d5 0e20 	rsbs	lr, r5, #32
  40b274:	db0d      	blt.n	40b292 <__adddf3+0xb2>
  40b276:	fa02 fc0e 	lsl.w	ip, r2, lr
  40b27a:	fa22 f205 	lsr.w	r2, r2, r5
  40b27e:	1880      	adds	r0, r0, r2
  40b280:	f141 0100 	adc.w	r1, r1, #0
  40b284:	fa03 f20e 	lsl.w	r2, r3, lr
  40b288:	1880      	adds	r0, r0, r2
  40b28a:	fa43 f305 	asr.w	r3, r3, r5
  40b28e:	4159      	adcs	r1, r3
  40b290:	e00e      	b.n	40b2b0 <__adddf3+0xd0>
  40b292:	f1a5 0520 	sub.w	r5, r5, #32
  40b296:	f10e 0e20 	add.w	lr, lr, #32
  40b29a:	2a01      	cmp	r2, #1
  40b29c:	fa03 fc0e 	lsl.w	ip, r3, lr
  40b2a0:	bf28      	it	cs
  40b2a2:	f04c 0c02 	orrcs.w	ip, ip, #2
  40b2a6:	fa43 f305 	asr.w	r3, r3, r5
  40b2aa:	18c0      	adds	r0, r0, r3
  40b2ac:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  40b2b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40b2b4:	d507      	bpl.n	40b2c6 <__adddf3+0xe6>
  40b2b6:	f04f 0e00 	mov.w	lr, #0
  40b2ba:	f1dc 0c00 	rsbs	ip, ip, #0
  40b2be:	eb7e 0000 	sbcs.w	r0, lr, r0
  40b2c2:	eb6e 0101 	sbc.w	r1, lr, r1
  40b2c6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  40b2ca:	d31b      	bcc.n	40b304 <__adddf3+0x124>
  40b2cc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  40b2d0:	d30c      	bcc.n	40b2ec <__adddf3+0x10c>
  40b2d2:	0849      	lsrs	r1, r1, #1
  40b2d4:	ea5f 0030 	movs.w	r0, r0, rrx
  40b2d8:	ea4f 0c3c 	mov.w	ip, ip, rrx
  40b2dc:	f104 0401 	add.w	r4, r4, #1
  40b2e0:	ea4f 5244 	mov.w	r2, r4, lsl #21
  40b2e4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  40b2e8:	f080 809a 	bcs.w	40b420 <__adddf3+0x240>
  40b2ec:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  40b2f0:	bf08      	it	eq
  40b2f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40b2f6:	f150 0000 	adcs.w	r0, r0, #0
  40b2fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40b2fe:	ea41 0105 	orr.w	r1, r1, r5
  40b302:	bd30      	pop	{r4, r5, pc}
  40b304:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  40b308:	4140      	adcs	r0, r0
  40b30a:	eb41 0101 	adc.w	r1, r1, r1
  40b30e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40b312:	f1a4 0401 	sub.w	r4, r4, #1
  40b316:	d1e9      	bne.n	40b2ec <__adddf3+0x10c>
  40b318:	f091 0f00 	teq	r1, #0
  40b31c:	bf04      	itt	eq
  40b31e:	4601      	moveq	r1, r0
  40b320:	2000      	moveq	r0, #0
  40b322:	fab1 f381 	clz	r3, r1
  40b326:	bf08      	it	eq
  40b328:	3320      	addeq	r3, #32
  40b32a:	f1a3 030b 	sub.w	r3, r3, #11
  40b32e:	f1b3 0220 	subs.w	r2, r3, #32
  40b332:	da0c      	bge.n	40b34e <__adddf3+0x16e>
  40b334:	320c      	adds	r2, #12
  40b336:	dd08      	ble.n	40b34a <__adddf3+0x16a>
  40b338:	f102 0c14 	add.w	ip, r2, #20
  40b33c:	f1c2 020c 	rsb	r2, r2, #12
  40b340:	fa01 f00c 	lsl.w	r0, r1, ip
  40b344:	fa21 f102 	lsr.w	r1, r1, r2
  40b348:	e00c      	b.n	40b364 <__adddf3+0x184>
  40b34a:	f102 0214 	add.w	r2, r2, #20
  40b34e:	bfd8      	it	le
  40b350:	f1c2 0c20 	rsble	ip, r2, #32
  40b354:	fa01 f102 	lsl.w	r1, r1, r2
  40b358:	fa20 fc0c 	lsr.w	ip, r0, ip
  40b35c:	bfdc      	itt	le
  40b35e:	ea41 010c 	orrle.w	r1, r1, ip
  40b362:	4090      	lslle	r0, r2
  40b364:	1ae4      	subs	r4, r4, r3
  40b366:	bfa2      	ittt	ge
  40b368:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  40b36c:	4329      	orrge	r1, r5
  40b36e:	bd30      	popge	{r4, r5, pc}
  40b370:	ea6f 0404 	mvn.w	r4, r4
  40b374:	3c1f      	subs	r4, #31
  40b376:	da1c      	bge.n	40b3b2 <__adddf3+0x1d2>
  40b378:	340c      	adds	r4, #12
  40b37a:	dc0e      	bgt.n	40b39a <__adddf3+0x1ba>
  40b37c:	f104 0414 	add.w	r4, r4, #20
  40b380:	f1c4 0220 	rsb	r2, r4, #32
  40b384:	fa20 f004 	lsr.w	r0, r0, r4
  40b388:	fa01 f302 	lsl.w	r3, r1, r2
  40b38c:	ea40 0003 	orr.w	r0, r0, r3
  40b390:	fa21 f304 	lsr.w	r3, r1, r4
  40b394:	ea45 0103 	orr.w	r1, r5, r3
  40b398:	bd30      	pop	{r4, r5, pc}
  40b39a:	f1c4 040c 	rsb	r4, r4, #12
  40b39e:	f1c4 0220 	rsb	r2, r4, #32
  40b3a2:	fa20 f002 	lsr.w	r0, r0, r2
  40b3a6:	fa01 f304 	lsl.w	r3, r1, r4
  40b3aa:	ea40 0003 	orr.w	r0, r0, r3
  40b3ae:	4629      	mov	r1, r5
  40b3b0:	bd30      	pop	{r4, r5, pc}
  40b3b2:	fa21 f004 	lsr.w	r0, r1, r4
  40b3b6:	4629      	mov	r1, r5
  40b3b8:	bd30      	pop	{r4, r5, pc}
  40b3ba:	f094 0f00 	teq	r4, #0
  40b3be:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  40b3c2:	bf06      	itte	eq
  40b3c4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  40b3c8:	3401      	addeq	r4, #1
  40b3ca:	3d01      	subne	r5, #1
  40b3cc:	e74e      	b.n	40b26c <__adddf3+0x8c>
  40b3ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40b3d2:	bf18      	it	ne
  40b3d4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40b3d8:	d029      	beq.n	40b42e <__adddf3+0x24e>
  40b3da:	ea94 0f05 	teq	r4, r5
  40b3de:	bf08      	it	eq
  40b3e0:	ea90 0f02 	teqeq	r0, r2
  40b3e4:	d005      	beq.n	40b3f2 <__adddf3+0x212>
  40b3e6:	ea54 0c00 	orrs.w	ip, r4, r0
  40b3ea:	bf04      	itt	eq
  40b3ec:	4619      	moveq	r1, r3
  40b3ee:	4610      	moveq	r0, r2
  40b3f0:	bd30      	pop	{r4, r5, pc}
  40b3f2:	ea91 0f03 	teq	r1, r3
  40b3f6:	bf1e      	ittt	ne
  40b3f8:	2100      	movne	r1, #0
  40b3fa:	2000      	movne	r0, #0
  40b3fc:	bd30      	popne	{r4, r5, pc}
  40b3fe:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  40b402:	d105      	bne.n	40b410 <__adddf3+0x230>
  40b404:	0040      	lsls	r0, r0, #1
  40b406:	4149      	adcs	r1, r1
  40b408:	bf28      	it	cs
  40b40a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  40b40e:	bd30      	pop	{r4, r5, pc}
  40b410:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  40b414:	bf3c      	itt	cc
  40b416:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  40b41a:	bd30      	popcc	{r4, r5, pc}
  40b41c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40b420:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  40b424:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40b428:	f04f 0000 	mov.w	r0, #0
  40b42c:	bd30      	pop	{r4, r5, pc}
  40b42e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40b432:	bf1a      	itte	ne
  40b434:	4619      	movne	r1, r3
  40b436:	4610      	movne	r0, r2
  40b438:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  40b43c:	bf1c      	itt	ne
  40b43e:	460b      	movne	r3, r1
  40b440:	4602      	movne	r2, r0
  40b442:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40b446:	bf06      	itte	eq
  40b448:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  40b44c:	ea91 0f03 	teqeq	r1, r3
  40b450:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  40b454:	bd30      	pop	{r4, r5, pc}
  40b456:	bf00      	nop

0040b458 <__aeabi_ui2d>:
  40b458:	f090 0f00 	teq	r0, #0
  40b45c:	bf04      	itt	eq
  40b45e:	2100      	moveq	r1, #0
  40b460:	4770      	bxeq	lr
  40b462:	b530      	push	{r4, r5, lr}
  40b464:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40b468:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40b46c:	f04f 0500 	mov.w	r5, #0
  40b470:	f04f 0100 	mov.w	r1, #0
  40b474:	e750      	b.n	40b318 <__adddf3+0x138>
  40b476:	bf00      	nop

0040b478 <__aeabi_i2d>:
  40b478:	f090 0f00 	teq	r0, #0
  40b47c:	bf04      	itt	eq
  40b47e:	2100      	moveq	r1, #0
  40b480:	4770      	bxeq	lr
  40b482:	b530      	push	{r4, r5, lr}
  40b484:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40b488:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40b48c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  40b490:	bf48      	it	mi
  40b492:	4240      	negmi	r0, r0
  40b494:	f04f 0100 	mov.w	r1, #0
  40b498:	e73e      	b.n	40b318 <__adddf3+0x138>
  40b49a:	bf00      	nop

0040b49c <__aeabi_f2d>:
  40b49c:	0042      	lsls	r2, r0, #1
  40b49e:	ea4f 01e2 	mov.w	r1, r2, asr #3
  40b4a2:	ea4f 0131 	mov.w	r1, r1, rrx
  40b4a6:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40b4aa:	bf1f      	itttt	ne
  40b4ac:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  40b4b0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  40b4b4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  40b4b8:	4770      	bxne	lr
  40b4ba:	f092 0f00 	teq	r2, #0
  40b4be:	bf14      	ite	ne
  40b4c0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  40b4c4:	4770      	bxeq	lr
  40b4c6:	b530      	push	{r4, r5, lr}
  40b4c8:	f44f 7460 	mov.w	r4, #896	; 0x380
  40b4cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40b4d0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40b4d4:	e720      	b.n	40b318 <__adddf3+0x138>
  40b4d6:	bf00      	nop

0040b4d8 <__aeabi_ul2d>:
  40b4d8:	ea50 0201 	orrs.w	r2, r0, r1
  40b4dc:	bf08      	it	eq
  40b4de:	4770      	bxeq	lr
  40b4e0:	b530      	push	{r4, r5, lr}
  40b4e2:	f04f 0500 	mov.w	r5, #0
  40b4e6:	e00a      	b.n	40b4fe <__aeabi_l2d+0x16>

0040b4e8 <__aeabi_l2d>:
  40b4e8:	ea50 0201 	orrs.w	r2, r0, r1
  40b4ec:	bf08      	it	eq
  40b4ee:	4770      	bxeq	lr
  40b4f0:	b530      	push	{r4, r5, lr}
  40b4f2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  40b4f6:	d502      	bpl.n	40b4fe <__aeabi_l2d+0x16>
  40b4f8:	4240      	negs	r0, r0
  40b4fa:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40b4fe:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40b502:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40b506:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  40b50a:	f43f aedc 	beq.w	40b2c6 <__adddf3+0xe6>
  40b50e:	f04f 0203 	mov.w	r2, #3
  40b512:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40b516:	bf18      	it	ne
  40b518:	3203      	addne	r2, #3
  40b51a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40b51e:	bf18      	it	ne
  40b520:	3203      	addne	r2, #3
  40b522:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  40b526:	f1c2 0320 	rsb	r3, r2, #32
  40b52a:	fa00 fc03 	lsl.w	ip, r0, r3
  40b52e:	fa20 f002 	lsr.w	r0, r0, r2
  40b532:	fa01 fe03 	lsl.w	lr, r1, r3
  40b536:	ea40 000e 	orr.w	r0, r0, lr
  40b53a:	fa21 f102 	lsr.w	r1, r1, r2
  40b53e:	4414      	add	r4, r2
  40b540:	e6c1      	b.n	40b2c6 <__adddf3+0xe6>
  40b542:	bf00      	nop

0040b544 <__aeabi_dmul>:
  40b544:	b570      	push	{r4, r5, r6, lr}
  40b546:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40b54a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40b54e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40b552:	bf1d      	ittte	ne
  40b554:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40b558:	ea94 0f0c 	teqne	r4, ip
  40b55c:	ea95 0f0c 	teqne	r5, ip
  40b560:	f000 f8de 	bleq	40b720 <__aeabi_dmul+0x1dc>
  40b564:	442c      	add	r4, r5
  40b566:	ea81 0603 	eor.w	r6, r1, r3
  40b56a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  40b56e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  40b572:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  40b576:	bf18      	it	ne
  40b578:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  40b57c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40b580:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  40b584:	d038      	beq.n	40b5f8 <__aeabi_dmul+0xb4>
  40b586:	fba0 ce02 	umull	ip, lr, r0, r2
  40b58a:	f04f 0500 	mov.w	r5, #0
  40b58e:	fbe1 e502 	umlal	lr, r5, r1, r2
  40b592:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  40b596:	fbe0 e503 	umlal	lr, r5, r0, r3
  40b59a:	f04f 0600 	mov.w	r6, #0
  40b59e:	fbe1 5603 	umlal	r5, r6, r1, r3
  40b5a2:	f09c 0f00 	teq	ip, #0
  40b5a6:	bf18      	it	ne
  40b5a8:	f04e 0e01 	orrne.w	lr, lr, #1
  40b5ac:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  40b5b0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  40b5b4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  40b5b8:	d204      	bcs.n	40b5c4 <__aeabi_dmul+0x80>
  40b5ba:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40b5be:	416d      	adcs	r5, r5
  40b5c0:	eb46 0606 	adc.w	r6, r6, r6
  40b5c4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  40b5c8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  40b5cc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  40b5d0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  40b5d4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  40b5d8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40b5dc:	bf88      	it	hi
  40b5de:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40b5e2:	d81e      	bhi.n	40b622 <__aeabi_dmul+0xde>
  40b5e4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  40b5e8:	bf08      	it	eq
  40b5ea:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  40b5ee:	f150 0000 	adcs.w	r0, r0, #0
  40b5f2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40b5f6:	bd70      	pop	{r4, r5, r6, pc}
  40b5f8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  40b5fc:	ea46 0101 	orr.w	r1, r6, r1
  40b600:	ea40 0002 	orr.w	r0, r0, r2
  40b604:	ea81 0103 	eor.w	r1, r1, r3
  40b608:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  40b60c:	bfc2      	ittt	gt
  40b60e:	ebd4 050c 	rsbsgt	r5, r4, ip
  40b612:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40b616:	bd70      	popgt	{r4, r5, r6, pc}
  40b618:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40b61c:	f04f 0e00 	mov.w	lr, #0
  40b620:	3c01      	subs	r4, #1
  40b622:	f300 80ab 	bgt.w	40b77c <__aeabi_dmul+0x238>
  40b626:	f114 0f36 	cmn.w	r4, #54	; 0x36
  40b62a:	bfde      	ittt	le
  40b62c:	2000      	movle	r0, #0
  40b62e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  40b632:	bd70      	pople	{r4, r5, r6, pc}
  40b634:	f1c4 0400 	rsb	r4, r4, #0
  40b638:	3c20      	subs	r4, #32
  40b63a:	da35      	bge.n	40b6a8 <__aeabi_dmul+0x164>
  40b63c:	340c      	adds	r4, #12
  40b63e:	dc1b      	bgt.n	40b678 <__aeabi_dmul+0x134>
  40b640:	f104 0414 	add.w	r4, r4, #20
  40b644:	f1c4 0520 	rsb	r5, r4, #32
  40b648:	fa00 f305 	lsl.w	r3, r0, r5
  40b64c:	fa20 f004 	lsr.w	r0, r0, r4
  40b650:	fa01 f205 	lsl.w	r2, r1, r5
  40b654:	ea40 0002 	orr.w	r0, r0, r2
  40b658:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  40b65c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40b660:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40b664:	fa21 f604 	lsr.w	r6, r1, r4
  40b668:	eb42 0106 	adc.w	r1, r2, r6
  40b66c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40b670:	bf08      	it	eq
  40b672:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40b676:	bd70      	pop	{r4, r5, r6, pc}
  40b678:	f1c4 040c 	rsb	r4, r4, #12
  40b67c:	f1c4 0520 	rsb	r5, r4, #32
  40b680:	fa00 f304 	lsl.w	r3, r0, r4
  40b684:	fa20 f005 	lsr.w	r0, r0, r5
  40b688:	fa01 f204 	lsl.w	r2, r1, r4
  40b68c:	ea40 0002 	orr.w	r0, r0, r2
  40b690:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40b694:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40b698:	f141 0100 	adc.w	r1, r1, #0
  40b69c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40b6a0:	bf08      	it	eq
  40b6a2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40b6a6:	bd70      	pop	{r4, r5, r6, pc}
  40b6a8:	f1c4 0520 	rsb	r5, r4, #32
  40b6ac:	fa00 f205 	lsl.w	r2, r0, r5
  40b6b0:	ea4e 0e02 	orr.w	lr, lr, r2
  40b6b4:	fa20 f304 	lsr.w	r3, r0, r4
  40b6b8:	fa01 f205 	lsl.w	r2, r1, r5
  40b6bc:	ea43 0302 	orr.w	r3, r3, r2
  40b6c0:	fa21 f004 	lsr.w	r0, r1, r4
  40b6c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40b6c8:	fa21 f204 	lsr.w	r2, r1, r4
  40b6cc:	ea20 0002 	bic.w	r0, r0, r2
  40b6d0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  40b6d4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40b6d8:	bf08      	it	eq
  40b6da:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40b6de:	bd70      	pop	{r4, r5, r6, pc}
  40b6e0:	f094 0f00 	teq	r4, #0
  40b6e4:	d10f      	bne.n	40b706 <__aeabi_dmul+0x1c2>
  40b6e6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  40b6ea:	0040      	lsls	r0, r0, #1
  40b6ec:	eb41 0101 	adc.w	r1, r1, r1
  40b6f0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40b6f4:	bf08      	it	eq
  40b6f6:	3c01      	subeq	r4, #1
  40b6f8:	d0f7      	beq.n	40b6ea <__aeabi_dmul+0x1a6>
  40b6fa:	ea41 0106 	orr.w	r1, r1, r6
  40b6fe:	f095 0f00 	teq	r5, #0
  40b702:	bf18      	it	ne
  40b704:	4770      	bxne	lr
  40b706:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  40b70a:	0052      	lsls	r2, r2, #1
  40b70c:	eb43 0303 	adc.w	r3, r3, r3
  40b710:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  40b714:	bf08      	it	eq
  40b716:	3d01      	subeq	r5, #1
  40b718:	d0f7      	beq.n	40b70a <__aeabi_dmul+0x1c6>
  40b71a:	ea43 0306 	orr.w	r3, r3, r6
  40b71e:	4770      	bx	lr
  40b720:	ea94 0f0c 	teq	r4, ip
  40b724:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40b728:	bf18      	it	ne
  40b72a:	ea95 0f0c 	teqne	r5, ip
  40b72e:	d00c      	beq.n	40b74a <__aeabi_dmul+0x206>
  40b730:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40b734:	bf18      	it	ne
  40b736:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40b73a:	d1d1      	bne.n	40b6e0 <__aeabi_dmul+0x19c>
  40b73c:	ea81 0103 	eor.w	r1, r1, r3
  40b740:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40b744:	f04f 0000 	mov.w	r0, #0
  40b748:	bd70      	pop	{r4, r5, r6, pc}
  40b74a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40b74e:	bf06      	itte	eq
  40b750:	4610      	moveq	r0, r2
  40b752:	4619      	moveq	r1, r3
  40b754:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40b758:	d019      	beq.n	40b78e <__aeabi_dmul+0x24a>
  40b75a:	ea94 0f0c 	teq	r4, ip
  40b75e:	d102      	bne.n	40b766 <__aeabi_dmul+0x222>
  40b760:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  40b764:	d113      	bne.n	40b78e <__aeabi_dmul+0x24a>
  40b766:	ea95 0f0c 	teq	r5, ip
  40b76a:	d105      	bne.n	40b778 <__aeabi_dmul+0x234>
  40b76c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  40b770:	bf1c      	itt	ne
  40b772:	4610      	movne	r0, r2
  40b774:	4619      	movne	r1, r3
  40b776:	d10a      	bne.n	40b78e <__aeabi_dmul+0x24a>
  40b778:	ea81 0103 	eor.w	r1, r1, r3
  40b77c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40b780:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40b784:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40b788:	f04f 0000 	mov.w	r0, #0
  40b78c:	bd70      	pop	{r4, r5, r6, pc}
  40b78e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40b792:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  40b796:	bd70      	pop	{r4, r5, r6, pc}

0040b798 <__aeabi_ddiv>:
  40b798:	b570      	push	{r4, r5, r6, lr}
  40b79a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40b79e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40b7a2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40b7a6:	bf1d      	ittte	ne
  40b7a8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40b7ac:	ea94 0f0c 	teqne	r4, ip
  40b7b0:	ea95 0f0c 	teqne	r5, ip
  40b7b4:	f000 f8a7 	bleq	40b906 <__aeabi_ddiv+0x16e>
  40b7b8:	eba4 0405 	sub.w	r4, r4, r5
  40b7bc:	ea81 0e03 	eor.w	lr, r1, r3
  40b7c0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40b7c4:	ea4f 3101 	mov.w	r1, r1, lsl #12
  40b7c8:	f000 8088 	beq.w	40b8dc <__aeabi_ddiv+0x144>
  40b7cc:	ea4f 3303 	mov.w	r3, r3, lsl #12
  40b7d0:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  40b7d4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  40b7d8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  40b7dc:	ea4f 2202 	mov.w	r2, r2, lsl #8
  40b7e0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  40b7e4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  40b7e8:	ea4f 2600 	mov.w	r6, r0, lsl #8
  40b7ec:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  40b7f0:	429d      	cmp	r5, r3
  40b7f2:	bf08      	it	eq
  40b7f4:	4296      	cmpeq	r6, r2
  40b7f6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  40b7fa:	f504 7440 	add.w	r4, r4, #768	; 0x300
  40b7fe:	d202      	bcs.n	40b806 <__aeabi_ddiv+0x6e>
  40b800:	085b      	lsrs	r3, r3, #1
  40b802:	ea4f 0232 	mov.w	r2, r2, rrx
  40b806:	1ab6      	subs	r6, r6, r2
  40b808:	eb65 0503 	sbc.w	r5, r5, r3
  40b80c:	085b      	lsrs	r3, r3, #1
  40b80e:	ea4f 0232 	mov.w	r2, r2, rrx
  40b812:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  40b816:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  40b81a:	ebb6 0e02 	subs.w	lr, r6, r2
  40b81e:	eb75 0e03 	sbcs.w	lr, r5, r3
  40b822:	bf22      	ittt	cs
  40b824:	1ab6      	subcs	r6, r6, r2
  40b826:	4675      	movcs	r5, lr
  40b828:	ea40 000c 	orrcs.w	r0, r0, ip
  40b82c:	085b      	lsrs	r3, r3, #1
  40b82e:	ea4f 0232 	mov.w	r2, r2, rrx
  40b832:	ebb6 0e02 	subs.w	lr, r6, r2
  40b836:	eb75 0e03 	sbcs.w	lr, r5, r3
  40b83a:	bf22      	ittt	cs
  40b83c:	1ab6      	subcs	r6, r6, r2
  40b83e:	4675      	movcs	r5, lr
  40b840:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  40b844:	085b      	lsrs	r3, r3, #1
  40b846:	ea4f 0232 	mov.w	r2, r2, rrx
  40b84a:	ebb6 0e02 	subs.w	lr, r6, r2
  40b84e:	eb75 0e03 	sbcs.w	lr, r5, r3
  40b852:	bf22      	ittt	cs
  40b854:	1ab6      	subcs	r6, r6, r2
  40b856:	4675      	movcs	r5, lr
  40b858:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  40b85c:	085b      	lsrs	r3, r3, #1
  40b85e:	ea4f 0232 	mov.w	r2, r2, rrx
  40b862:	ebb6 0e02 	subs.w	lr, r6, r2
  40b866:	eb75 0e03 	sbcs.w	lr, r5, r3
  40b86a:	bf22      	ittt	cs
  40b86c:	1ab6      	subcs	r6, r6, r2
  40b86e:	4675      	movcs	r5, lr
  40b870:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  40b874:	ea55 0e06 	orrs.w	lr, r5, r6
  40b878:	d018      	beq.n	40b8ac <__aeabi_ddiv+0x114>
  40b87a:	ea4f 1505 	mov.w	r5, r5, lsl #4
  40b87e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  40b882:	ea4f 1606 	mov.w	r6, r6, lsl #4
  40b886:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  40b88a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40b88e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  40b892:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  40b896:	d1c0      	bne.n	40b81a <__aeabi_ddiv+0x82>
  40b898:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40b89c:	d10b      	bne.n	40b8b6 <__aeabi_ddiv+0x11e>
  40b89e:	ea41 0100 	orr.w	r1, r1, r0
  40b8a2:	f04f 0000 	mov.w	r0, #0
  40b8a6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40b8aa:	e7b6      	b.n	40b81a <__aeabi_ddiv+0x82>
  40b8ac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40b8b0:	bf04      	itt	eq
  40b8b2:	4301      	orreq	r1, r0
  40b8b4:	2000      	moveq	r0, #0
  40b8b6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40b8ba:	bf88      	it	hi
  40b8bc:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40b8c0:	f63f aeaf 	bhi.w	40b622 <__aeabi_dmul+0xde>
  40b8c4:	ebb5 0c03 	subs.w	ip, r5, r3
  40b8c8:	bf04      	itt	eq
  40b8ca:	ebb6 0c02 	subseq.w	ip, r6, r2
  40b8ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40b8d2:	f150 0000 	adcs.w	r0, r0, #0
  40b8d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40b8da:	bd70      	pop	{r4, r5, r6, pc}
  40b8dc:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  40b8e0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  40b8e4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  40b8e8:	bfc2      	ittt	gt
  40b8ea:	ebd4 050c 	rsbsgt	r5, r4, ip
  40b8ee:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40b8f2:	bd70      	popgt	{r4, r5, r6, pc}
  40b8f4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40b8f8:	f04f 0e00 	mov.w	lr, #0
  40b8fc:	3c01      	subs	r4, #1
  40b8fe:	e690      	b.n	40b622 <__aeabi_dmul+0xde>
  40b900:	ea45 0e06 	orr.w	lr, r5, r6
  40b904:	e68d      	b.n	40b622 <__aeabi_dmul+0xde>
  40b906:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40b90a:	ea94 0f0c 	teq	r4, ip
  40b90e:	bf08      	it	eq
  40b910:	ea95 0f0c 	teqeq	r5, ip
  40b914:	f43f af3b 	beq.w	40b78e <__aeabi_dmul+0x24a>
  40b918:	ea94 0f0c 	teq	r4, ip
  40b91c:	d10a      	bne.n	40b934 <__aeabi_ddiv+0x19c>
  40b91e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40b922:	f47f af34 	bne.w	40b78e <__aeabi_dmul+0x24a>
  40b926:	ea95 0f0c 	teq	r5, ip
  40b92a:	f47f af25 	bne.w	40b778 <__aeabi_dmul+0x234>
  40b92e:	4610      	mov	r0, r2
  40b930:	4619      	mov	r1, r3
  40b932:	e72c      	b.n	40b78e <__aeabi_dmul+0x24a>
  40b934:	ea95 0f0c 	teq	r5, ip
  40b938:	d106      	bne.n	40b948 <__aeabi_ddiv+0x1b0>
  40b93a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40b93e:	f43f aefd 	beq.w	40b73c <__aeabi_dmul+0x1f8>
  40b942:	4610      	mov	r0, r2
  40b944:	4619      	mov	r1, r3
  40b946:	e722      	b.n	40b78e <__aeabi_dmul+0x24a>
  40b948:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40b94c:	bf18      	it	ne
  40b94e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40b952:	f47f aec5 	bne.w	40b6e0 <__aeabi_dmul+0x19c>
  40b956:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  40b95a:	f47f af0d 	bne.w	40b778 <__aeabi_dmul+0x234>
  40b95e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  40b962:	f47f aeeb 	bne.w	40b73c <__aeabi_dmul+0x1f8>
  40b966:	e712      	b.n	40b78e <__aeabi_dmul+0x24a>

0040b968 <__gedf2>:
  40b968:	f04f 3cff 	mov.w	ip, #4294967295
  40b96c:	e006      	b.n	40b97c <__cmpdf2+0x4>
  40b96e:	bf00      	nop

0040b970 <__ledf2>:
  40b970:	f04f 0c01 	mov.w	ip, #1
  40b974:	e002      	b.n	40b97c <__cmpdf2+0x4>
  40b976:	bf00      	nop

0040b978 <__cmpdf2>:
  40b978:	f04f 0c01 	mov.w	ip, #1
  40b97c:	f84d cd04 	str.w	ip, [sp, #-4]!
  40b980:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40b984:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40b988:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40b98c:	bf18      	it	ne
  40b98e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  40b992:	d01b      	beq.n	40b9cc <__cmpdf2+0x54>
  40b994:	b001      	add	sp, #4
  40b996:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40b99a:	bf0c      	ite	eq
  40b99c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  40b9a0:	ea91 0f03 	teqne	r1, r3
  40b9a4:	bf02      	ittt	eq
  40b9a6:	ea90 0f02 	teqeq	r0, r2
  40b9aa:	2000      	moveq	r0, #0
  40b9ac:	4770      	bxeq	lr
  40b9ae:	f110 0f00 	cmn.w	r0, #0
  40b9b2:	ea91 0f03 	teq	r1, r3
  40b9b6:	bf58      	it	pl
  40b9b8:	4299      	cmppl	r1, r3
  40b9ba:	bf08      	it	eq
  40b9bc:	4290      	cmpeq	r0, r2
  40b9be:	bf2c      	ite	cs
  40b9c0:	17d8      	asrcs	r0, r3, #31
  40b9c2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  40b9c6:	f040 0001 	orr.w	r0, r0, #1
  40b9ca:	4770      	bx	lr
  40b9cc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40b9d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40b9d4:	d102      	bne.n	40b9dc <__cmpdf2+0x64>
  40b9d6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40b9da:	d107      	bne.n	40b9ec <__cmpdf2+0x74>
  40b9dc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40b9e0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40b9e4:	d1d6      	bne.n	40b994 <__cmpdf2+0x1c>
  40b9e6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40b9ea:	d0d3      	beq.n	40b994 <__cmpdf2+0x1c>
  40b9ec:	f85d 0b04 	ldr.w	r0, [sp], #4
  40b9f0:	4770      	bx	lr
  40b9f2:	bf00      	nop

0040b9f4 <__aeabi_cdrcmple>:
  40b9f4:	4684      	mov	ip, r0
  40b9f6:	4610      	mov	r0, r2
  40b9f8:	4662      	mov	r2, ip
  40b9fa:	468c      	mov	ip, r1
  40b9fc:	4619      	mov	r1, r3
  40b9fe:	4663      	mov	r3, ip
  40ba00:	e000      	b.n	40ba04 <__aeabi_cdcmpeq>
  40ba02:	bf00      	nop

0040ba04 <__aeabi_cdcmpeq>:
  40ba04:	b501      	push	{r0, lr}
  40ba06:	f7ff ffb7 	bl	40b978 <__cmpdf2>
  40ba0a:	2800      	cmp	r0, #0
  40ba0c:	bf48      	it	mi
  40ba0e:	f110 0f00 	cmnmi.w	r0, #0
  40ba12:	bd01      	pop	{r0, pc}

0040ba14 <__aeabi_dcmpeq>:
  40ba14:	f84d ed08 	str.w	lr, [sp, #-8]!
  40ba18:	f7ff fff4 	bl	40ba04 <__aeabi_cdcmpeq>
  40ba1c:	bf0c      	ite	eq
  40ba1e:	2001      	moveq	r0, #1
  40ba20:	2000      	movne	r0, #0
  40ba22:	f85d fb08 	ldr.w	pc, [sp], #8
  40ba26:	bf00      	nop

0040ba28 <__aeabi_dcmplt>:
  40ba28:	f84d ed08 	str.w	lr, [sp, #-8]!
  40ba2c:	f7ff ffea 	bl	40ba04 <__aeabi_cdcmpeq>
  40ba30:	bf34      	ite	cc
  40ba32:	2001      	movcc	r0, #1
  40ba34:	2000      	movcs	r0, #0
  40ba36:	f85d fb08 	ldr.w	pc, [sp], #8
  40ba3a:	bf00      	nop

0040ba3c <__aeabi_dcmple>:
  40ba3c:	f84d ed08 	str.w	lr, [sp, #-8]!
  40ba40:	f7ff ffe0 	bl	40ba04 <__aeabi_cdcmpeq>
  40ba44:	bf94      	ite	ls
  40ba46:	2001      	movls	r0, #1
  40ba48:	2000      	movhi	r0, #0
  40ba4a:	f85d fb08 	ldr.w	pc, [sp], #8
  40ba4e:	bf00      	nop

0040ba50 <__aeabi_dcmpge>:
  40ba50:	f84d ed08 	str.w	lr, [sp, #-8]!
  40ba54:	f7ff ffce 	bl	40b9f4 <__aeabi_cdrcmple>
  40ba58:	bf94      	ite	ls
  40ba5a:	2001      	movls	r0, #1
  40ba5c:	2000      	movhi	r0, #0
  40ba5e:	f85d fb08 	ldr.w	pc, [sp], #8
  40ba62:	bf00      	nop

0040ba64 <__aeabi_dcmpgt>:
  40ba64:	f84d ed08 	str.w	lr, [sp, #-8]!
  40ba68:	f7ff ffc4 	bl	40b9f4 <__aeabi_cdrcmple>
  40ba6c:	bf34      	ite	cc
  40ba6e:	2001      	movcc	r0, #1
  40ba70:	2000      	movcs	r0, #0
  40ba72:	f85d fb08 	ldr.w	pc, [sp], #8
  40ba76:	bf00      	nop

0040ba78 <__aeabi_d2iz>:
  40ba78:	ea4f 0241 	mov.w	r2, r1, lsl #1
  40ba7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40ba80:	d215      	bcs.n	40baae <__aeabi_d2iz+0x36>
  40ba82:	d511      	bpl.n	40baa8 <__aeabi_d2iz+0x30>
  40ba84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  40ba88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  40ba8c:	d912      	bls.n	40bab4 <__aeabi_d2iz+0x3c>
  40ba8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40ba92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40ba96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40ba9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40ba9e:	fa23 f002 	lsr.w	r0, r3, r2
  40baa2:	bf18      	it	ne
  40baa4:	4240      	negne	r0, r0
  40baa6:	4770      	bx	lr
  40baa8:	f04f 0000 	mov.w	r0, #0
  40baac:	4770      	bx	lr
  40baae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40bab2:	d105      	bne.n	40bac0 <__aeabi_d2iz+0x48>
  40bab4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  40bab8:	bf08      	it	eq
  40baba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40babe:	4770      	bx	lr
  40bac0:	f04f 0000 	mov.w	r0, #0
  40bac4:	4770      	bx	lr
  40bac6:	bf00      	nop

0040bac8 <__aeabi_d2f>:
  40bac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
  40bacc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  40bad0:	bf24      	itt	cs
  40bad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  40bad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  40bada:	d90d      	bls.n	40baf8 <__aeabi_d2f+0x30>
  40badc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  40bae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  40bae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  40bae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  40baec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  40baf0:	bf08      	it	eq
  40baf2:	f020 0001 	biceq.w	r0, r0, #1
  40baf6:	4770      	bx	lr
  40baf8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  40bafc:	d121      	bne.n	40bb42 <__aeabi_d2f+0x7a>
  40bafe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  40bb02:	bfbc      	itt	lt
  40bb04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  40bb08:	4770      	bxlt	lr
  40bb0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40bb0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
  40bb12:	f1c2 0218 	rsb	r2, r2, #24
  40bb16:	f1c2 0c20 	rsb	ip, r2, #32
  40bb1a:	fa10 f30c 	lsls.w	r3, r0, ip
  40bb1e:	fa20 f002 	lsr.w	r0, r0, r2
  40bb22:	bf18      	it	ne
  40bb24:	f040 0001 	orrne.w	r0, r0, #1
  40bb28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40bb2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  40bb30:	fa03 fc0c 	lsl.w	ip, r3, ip
  40bb34:	ea40 000c 	orr.w	r0, r0, ip
  40bb38:	fa23 f302 	lsr.w	r3, r3, r2
  40bb3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
  40bb40:	e7cc      	b.n	40badc <__aeabi_d2f+0x14>
  40bb42:	ea7f 5362 	mvns.w	r3, r2, asr #21
  40bb46:	d107      	bne.n	40bb58 <__aeabi_d2f+0x90>
  40bb48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  40bb4c:	bf1e      	ittt	ne
  40bb4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  40bb52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  40bb56:	4770      	bxne	lr
  40bb58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  40bb5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  40bb60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40bb64:	4770      	bx	lr
  40bb66:	bf00      	nop

0040bb68 <__aeabi_frsub>:
  40bb68:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
  40bb6c:	e002      	b.n	40bb74 <__addsf3>
  40bb6e:	bf00      	nop

0040bb70 <__aeabi_fsub>:
  40bb70:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

0040bb74 <__addsf3>:
  40bb74:	0042      	lsls	r2, r0, #1
  40bb76:	bf1f      	itttt	ne
  40bb78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
  40bb7c:	ea92 0f03 	teqne	r2, r3
  40bb80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
  40bb84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  40bb88:	d06a      	beq.n	40bc60 <__addsf3+0xec>
  40bb8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
  40bb8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
  40bb92:	bfc1      	itttt	gt
  40bb94:	18d2      	addgt	r2, r2, r3
  40bb96:	4041      	eorgt	r1, r0
  40bb98:	4048      	eorgt	r0, r1
  40bb9a:	4041      	eorgt	r1, r0
  40bb9c:	bfb8      	it	lt
  40bb9e:	425b      	neglt	r3, r3
  40bba0:	2b19      	cmp	r3, #25
  40bba2:	bf88      	it	hi
  40bba4:	4770      	bxhi	lr
  40bba6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  40bbaa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40bbae:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
  40bbb2:	bf18      	it	ne
  40bbb4:	4240      	negne	r0, r0
  40bbb6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40bbba:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
  40bbbe:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
  40bbc2:	bf18      	it	ne
  40bbc4:	4249      	negne	r1, r1
  40bbc6:	ea92 0f03 	teq	r2, r3
  40bbca:	d03f      	beq.n	40bc4c <__addsf3+0xd8>
  40bbcc:	f1a2 0201 	sub.w	r2, r2, #1
  40bbd0:	fa41 fc03 	asr.w	ip, r1, r3
  40bbd4:	eb10 000c 	adds.w	r0, r0, ip
  40bbd8:	f1c3 0320 	rsb	r3, r3, #32
  40bbdc:	fa01 f103 	lsl.w	r1, r1, r3
  40bbe0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  40bbe4:	d502      	bpl.n	40bbec <__addsf3+0x78>
  40bbe6:	4249      	negs	r1, r1
  40bbe8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
  40bbec:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
  40bbf0:	d313      	bcc.n	40bc1a <__addsf3+0xa6>
  40bbf2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
  40bbf6:	d306      	bcc.n	40bc06 <__addsf3+0x92>
  40bbf8:	0840      	lsrs	r0, r0, #1
  40bbfa:	ea4f 0131 	mov.w	r1, r1, rrx
  40bbfe:	f102 0201 	add.w	r2, r2, #1
  40bc02:	2afe      	cmp	r2, #254	; 0xfe
  40bc04:	d251      	bcs.n	40bcaa <__addsf3+0x136>
  40bc06:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
  40bc0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  40bc0e:	bf08      	it	eq
  40bc10:	f020 0001 	biceq.w	r0, r0, #1
  40bc14:	ea40 0003 	orr.w	r0, r0, r3
  40bc18:	4770      	bx	lr
  40bc1a:	0049      	lsls	r1, r1, #1
  40bc1c:	eb40 0000 	adc.w	r0, r0, r0
  40bc20:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
  40bc24:	f1a2 0201 	sub.w	r2, r2, #1
  40bc28:	d1ed      	bne.n	40bc06 <__addsf3+0x92>
  40bc2a:	fab0 fc80 	clz	ip, r0
  40bc2e:	f1ac 0c08 	sub.w	ip, ip, #8
  40bc32:	ebb2 020c 	subs.w	r2, r2, ip
  40bc36:	fa00 f00c 	lsl.w	r0, r0, ip
  40bc3a:	bfaa      	itet	ge
  40bc3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
  40bc40:	4252      	neglt	r2, r2
  40bc42:	4318      	orrge	r0, r3
  40bc44:	bfbc      	itt	lt
  40bc46:	40d0      	lsrlt	r0, r2
  40bc48:	4318      	orrlt	r0, r3
  40bc4a:	4770      	bx	lr
  40bc4c:	f092 0f00 	teq	r2, #0
  40bc50:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
  40bc54:	bf06      	itte	eq
  40bc56:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
  40bc5a:	3201      	addeq	r2, #1
  40bc5c:	3b01      	subne	r3, #1
  40bc5e:	e7b5      	b.n	40bbcc <__addsf3+0x58>
  40bc60:	ea4f 0341 	mov.w	r3, r1, lsl #1
  40bc64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  40bc68:	bf18      	it	ne
  40bc6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  40bc6e:	d021      	beq.n	40bcb4 <__addsf3+0x140>
  40bc70:	ea92 0f03 	teq	r2, r3
  40bc74:	d004      	beq.n	40bc80 <__addsf3+0x10c>
  40bc76:	f092 0f00 	teq	r2, #0
  40bc7a:	bf08      	it	eq
  40bc7c:	4608      	moveq	r0, r1
  40bc7e:	4770      	bx	lr
  40bc80:	ea90 0f01 	teq	r0, r1
  40bc84:	bf1c      	itt	ne
  40bc86:	2000      	movne	r0, #0
  40bc88:	4770      	bxne	lr
  40bc8a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
  40bc8e:	d104      	bne.n	40bc9a <__addsf3+0x126>
  40bc90:	0040      	lsls	r0, r0, #1
  40bc92:	bf28      	it	cs
  40bc94:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
  40bc98:	4770      	bx	lr
  40bc9a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
  40bc9e:	bf3c      	itt	cc
  40bca0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
  40bca4:	4770      	bxcc	lr
  40bca6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  40bcaa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
  40bcae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40bcb2:	4770      	bx	lr
  40bcb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
  40bcb8:	bf16      	itet	ne
  40bcba:	4608      	movne	r0, r1
  40bcbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
  40bcc0:	4601      	movne	r1, r0
  40bcc2:	0242      	lsls	r2, r0, #9
  40bcc4:	bf06      	itte	eq
  40bcc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
  40bcca:	ea90 0f01 	teqeq	r0, r1
  40bcce:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
  40bcd2:	4770      	bx	lr

0040bcd4 <__aeabi_ui2f>:
  40bcd4:	f04f 0300 	mov.w	r3, #0
  40bcd8:	e004      	b.n	40bce4 <__aeabi_i2f+0x8>
  40bcda:	bf00      	nop

0040bcdc <__aeabi_i2f>:
  40bcdc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
  40bce0:	bf48      	it	mi
  40bce2:	4240      	negmi	r0, r0
  40bce4:	ea5f 0c00 	movs.w	ip, r0
  40bce8:	bf08      	it	eq
  40bcea:	4770      	bxeq	lr
  40bcec:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
  40bcf0:	4601      	mov	r1, r0
  40bcf2:	f04f 0000 	mov.w	r0, #0
  40bcf6:	e01c      	b.n	40bd32 <__aeabi_l2f+0x2a>

0040bcf8 <__aeabi_ul2f>:
  40bcf8:	ea50 0201 	orrs.w	r2, r0, r1
  40bcfc:	bf08      	it	eq
  40bcfe:	4770      	bxeq	lr
  40bd00:	f04f 0300 	mov.w	r3, #0
  40bd04:	e00a      	b.n	40bd1c <__aeabi_l2f+0x14>
  40bd06:	bf00      	nop

0040bd08 <__aeabi_l2f>:
  40bd08:	ea50 0201 	orrs.w	r2, r0, r1
  40bd0c:	bf08      	it	eq
  40bd0e:	4770      	bxeq	lr
  40bd10:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
  40bd14:	d502      	bpl.n	40bd1c <__aeabi_l2f+0x14>
  40bd16:	4240      	negs	r0, r0
  40bd18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40bd1c:	ea5f 0c01 	movs.w	ip, r1
  40bd20:	bf02      	ittt	eq
  40bd22:	4684      	moveq	ip, r0
  40bd24:	4601      	moveq	r1, r0
  40bd26:	2000      	moveq	r0, #0
  40bd28:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
  40bd2c:	bf08      	it	eq
  40bd2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
  40bd32:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
  40bd36:	fabc f28c 	clz	r2, ip
  40bd3a:	3a08      	subs	r2, #8
  40bd3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
  40bd40:	db10      	blt.n	40bd64 <__aeabi_l2f+0x5c>
  40bd42:	fa01 fc02 	lsl.w	ip, r1, r2
  40bd46:	4463      	add	r3, ip
  40bd48:	fa00 fc02 	lsl.w	ip, r0, r2
  40bd4c:	f1c2 0220 	rsb	r2, r2, #32
  40bd50:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  40bd54:	fa20 f202 	lsr.w	r2, r0, r2
  40bd58:	eb43 0002 	adc.w	r0, r3, r2
  40bd5c:	bf08      	it	eq
  40bd5e:	f020 0001 	biceq.w	r0, r0, #1
  40bd62:	4770      	bx	lr
  40bd64:	f102 0220 	add.w	r2, r2, #32
  40bd68:	fa01 fc02 	lsl.w	ip, r1, r2
  40bd6c:	f1c2 0220 	rsb	r2, r2, #32
  40bd70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
  40bd74:	fa21 f202 	lsr.w	r2, r1, r2
  40bd78:	eb43 0002 	adc.w	r0, r3, r2
  40bd7c:	bf08      	it	eq
  40bd7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  40bd82:	4770      	bx	lr

0040bd84 <__aeabi_fmul>:
  40bd84:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40bd88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  40bd8c:	bf1e      	ittt	ne
  40bd8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  40bd92:	ea92 0f0c 	teqne	r2, ip
  40bd96:	ea93 0f0c 	teqne	r3, ip
  40bd9a:	d06f      	beq.n	40be7c <__aeabi_fmul+0xf8>
  40bd9c:	441a      	add	r2, r3
  40bd9e:	ea80 0c01 	eor.w	ip, r0, r1
  40bda2:	0240      	lsls	r0, r0, #9
  40bda4:	bf18      	it	ne
  40bda6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
  40bdaa:	d01e      	beq.n	40bdea <__aeabi_fmul+0x66>
  40bdac:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
  40bdb0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
  40bdb4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
  40bdb8:	fba0 3101 	umull	r3, r1, r0, r1
  40bdbc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  40bdc0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
  40bdc4:	bf3e      	ittt	cc
  40bdc6:	0049      	lslcc	r1, r1, #1
  40bdc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
  40bdcc:	005b      	lslcc	r3, r3, #1
  40bdce:	ea40 0001 	orr.w	r0, r0, r1
  40bdd2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
  40bdd6:	2afd      	cmp	r2, #253	; 0xfd
  40bdd8:	d81d      	bhi.n	40be16 <__aeabi_fmul+0x92>
  40bdda:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
  40bdde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  40bde2:	bf08      	it	eq
  40bde4:	f020 0001 	biceq.w	r0, r0, #1
  40bde8:	4770      	bx	lr
  40bdea:	f090 0f00 	teq	r0, #0
  40bdee:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  40bdf2:	bf08      	it	eq
  40bdf4:	0249      	lsleq	r1, r1, #9
  40bdf6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  40bdfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
  40bdfe:	3a7f      	subs	r2, #127	; 0x7f
  40be00:	bfc2      	ittt	gt
  40be02:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  40be06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  40be0a:	4770      	bxgt	lr
  40be0c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40be10:	f04f 0300 	mov.w	r3, #0
  40be14:	3a01      	subs	r2, #1
  40be16:	dc5d      	bgt.n	40bed4 <__aeabi_fmul+0x150>
  40be18:	f112 0f19 	cmn.w	r2, #25
  40be1c:	bfdc      	itt	le
  40be1e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
  40be22:	4770      	bxle	lr
  40be24:	f1c2 0200 	rsb	r2, r2, #0
  40be28:	0041      	lsls	r1, r0, #1
  40be2a:	fa21 f102 	lsr.w	r1, r1, r2
  40be2e:	f1c2 0220 	rsb	r2, r2, #32
  40be32:	fa00 fc02 	lsl.w	ip, r0, r2
  40be36:	ea5f 0031 	movs.w	r0, r1, rrx
  40be3a:	f140 0000 	adc.w	r0, r0, #0
  40be3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
  40be42:	bf08      	it	eq
  40be44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  40be48:	4770      	bx	lr
  40be4a:	f092 0f00 	teq	r2, #0
  40be4e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  40be52:	bf02      	ittt	eq
  40be54:	0040      	lsleq	r0, r0, #1
  40be56:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  40be5a:	3a01      	subeq	r2, #1
  40be5c:	d0f9      	beq.n	40be52 <__aeabi_fmul+0xce>
  40be5e:	ea40 000c 	orr.w	r0, r0, ip
  40be62:	f093 0f00 	teq	r3, #0
  40be66:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  40be6a:	bf02      	ittt	eq
  40be6c:	0049      	lsleq	r1, r1, #1
  40be6e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  40be72:	3b01      	subeq	r3, #1
  40be74:	d0f9      	beq.n	40be6a <__aeabi_fmul+0xe6>
  40be76:	ea41 010c 	orr.w	r1, r1, ip
  40be7a:	e78f      	b.n	40bd9c <__aeabi_fmul+0x18>
  40be7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  40be80:	ea92 0f0c 	teq	r2, ip
  40be84:	bf18      	it	ne
  40be86:	ea93 0f0c 	teqne	r3, ip
  40be8a:	d00a      	beq.n	40bea2 <__aeabi_fmul+0x11e>
  40be8c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  40be90:	bf18      	it	ne
  40be92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  40be96:	d1d8      	bne.n	40be4a <__aeabi_fmul+0xc6>
  40be98:	ea80 0001 	eor.w	r0, r0, r1
  40be9c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  40bea0:	4770      	bx	lr
  40bea2:	f090 0f00 	teq	r0, #0
  40bea6:	bf17      	itett	ne
  40bea8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
  40beac:	4608      	moveq	r0, r1
  40beae:	f091 0f00 	teqne	r1, #0
  40beb2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
  40beb6:	d014      	beq.n	40bee2 <__aeabi_fmul+0x15e>
  40beb8:	ea92 0f0c 	teq	r2, ip
  40bebc:	d101      	bne.n	40bec2 <__aeabi_fmul+0x13e>
  40bebe:	0242      	lsls	r2, r0, #9
  40bec0:	d10f      	bne.n	40bee2 <__aeabi_fmul+0x15e>
  40bec2:	ea93 0f0c 	teq	r3, ip
  40bec6:	d103      	bne.n	40bed0 <__aeabi_fmul+0x14c>
  40bec8:	024b      	lsls	r3, r1, #9
  40beca:	bf18      	it	ne
  40becc:	4608      	movne	r0, r1
  40bece:	d108      	bne.n	40bee2 <__aeabi_fmul+0x15e>
  40bed0:	ea80 0001 	eor.w	r0, r0, r1
  40bed4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  40bed8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  40bedc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40bee0:	4770      	bx	lr
  40bee2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  40bee6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
  40beea:	4770      	bx	lr

0040beec <__aeabi_fdiv>:
  40beec:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40bef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  40bef4:	bf1e      	ittt	ne
  40bef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  40befa:	ea92 0f0c 	teqne	r2, ip
  40befe:	ea93 0f0c 	teqne	r3, ip
  40bf02:	d069      	beq.n	40bfd8 <__aeabi_fdiv+0xec>
  40bf04:	eba2 0203 	sub.w	r2, r2, r3
  40bf08:	ea80 0c01 	eor.w	ip, r0, r1
  40bf0c:	0249      	lsls	r1, r1, #9
  40bf0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
  40bf12:	d037      	beq.n	40bf84 <__aeabi_fdiv+0x98>
  40bf14:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  40bf18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
  40bf1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
  40bf20:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  40bf24:	428b      	cmp	r3, r1
  40bf26:	bf38      	it	cc
  40bf28:	005b      	lslcc	r3, r3, #1
  40bf2a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
  40bf2e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
  40bf32:	428b      	cmp	r3, r1
  40bf34:	bf24      	itt	cs
  40bf36:	1a5b      	subcs	r3, r3, r1
  40bf38:	ea40 000c 	orrcs.w	r0, r0, ip
  40bf3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
  40bf40:	bf24      	itt	cs
  40bf42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
  40bf46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  40bf4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
  40bf4e:	bf24      	itt	cs
  40bf50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
  40bf54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  40bf58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
  40bf5c:	bf24      	itt	cs
  40bf5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
  40bf62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  40bf66:	011b      	lsls	r3, r3, #4
  40bf68:	bf18      	it	ne
  40bf6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
  40bf6e:	d1e0      	bne.n	40bf32 <__aeabi_fdiv+0x46>
  40bf70:	2afd      	cmp	r2, #253	; 0xfd
  40bf72:	f63f af50 	bhi.w	40be16 <__aeabi_fmul+0x92>
  40bf76:	428b      	cmp	r3, r1
  40bf78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  40bf7c:	bf08      	it	eq
  40bf7e:	f020 0001 	biceq.w	r0, r0, #1
  40bf82:	4770      	bx	lr
  40bf84:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  40bf88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  40bf8c:	327f      	adds	r2, #127	; 0x7f
  40bf8e:	bfc2      	ittt	gt
  40bf90:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  40bf94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  40bf98:	4770      	bxgt	lr
  40bf9a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40bf9e:	f04f 0300 	mov.w	r3, #0
  40bfa2:	3a01      	subs	r2, #1
  40bfa4:	e737      	b.n	40be16 <__aeabi_fmul+0x92>
  40bfa6:	f092 0f00 	teq	r2, #0
  40bfaa:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  40bfae:	bf02      	ittt	eq
  40bfb0:	0040      	lsleq	r0, r0, #1
  40bfb2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  40bfb6:	3a01      	subeq	r2, #1
  40bfb8:	d0f9      	beq.n	40bfae <__aeabi_fdiv+0xc2>
  40bfba:	ea40 000c 	orr.w	r0, r0, ip
  40bfbe:	f093 0f00 	teq	r3, #0
  40bfc2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  40bfc6:	bf02      	ittt	eq
  40bfc8:	0049      	lsleq	r1, r1, #1
  40bfca:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  40bfce:	3b01      	subeq	r3, #1
  40bfd0:	d0f9      	beq.n	40bfc6 <__aeabi_fdiv+0xda>
  40bfd2:	ea41 010c 	orr.w	r1, r1, ip
  40bfd6:	e795      	b.n	40bf04 <__aeabi_fdiv+0x18>
  40bfd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  40bfdc:	ea92 0f0c 	teq	r2, ip
  40bfe0:	d108      	bne.n	40bff4 <__aeabi_fdiv+0x108>
  40bfe2:	0242      	lsls	r2, r0, #9
  40bfe4:	f47f af7d 	bne.w	40bee2 <__aeabi_fmul+0x15e>
  40bfe8:	ea93 0f0c 	teq	r3, ip
  40bfec:	f47f af70 	bne.w	40bed0 <__aeabi_fmul+0x14c>
  40bff0:	4608      	mov	r0, r1
  40bff2:	e776      	b.n	40bee2 <__aeabi_fmul+0x15e>
  40bff4:	ea93 0f0c 	teq	r3, ip
  40bff8:	d104      	bne.n	40c004 <__aeabi_fdiv+0x118>
  40bffa:	024b      	lsls	r3, r1, #9
  40bffc:	f43f af4c 	beq.w	40be98 <__aeabi_fmul+0x114>
  40c000:	4608      	mov	r0, r1
  40c002:	e76e      	b.n	40bee2 <__aeabi_fmul+0x15e>
  40c004:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  40c008:	bf18      	it	ne
  40c00a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  40c00e:	d1ca      	bne.n	40bfa6 <__aeabi_fdiv+0xba>
  40c010:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
  40c014:	f47f af5c 	bne.w	40bed0 <__aeabi_fmul+0x14c>
  40c018:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  40c01c:	f47f af3c 	bne.w	40be98 <__aeabi_fmul+0x114>
  40c020:	e75f      	b.n	40bee2 <__aeabi_fmul+0x15e>
  40c022:	bf00      	nop

0040c024 <__gesf2>:
  40c024:	f04f 3cff 	mov.w	ip, #4294967295
  40c028:	e006      	b.n	40c038 <__cmpsf2+0x4>
  40c02a:	bf00      	nop

0040c02c <__lesf2>:
  40c02c:	f04f 0c01 	mov.w	ip, #1
  40c030:	e002      	b.n	40c038 <__cmpsf2+0x4>
  40c032:	bf00      	nop

0040c034 <__cmpsf2>:
  40c034:	f04f 0c01 	mov.w	ip, #1
  40c038:	f84d cd04 	str.w	ip, [sp, #-4]!
  40c03c:	ea4f 0240 	mov.w	r2, r0, lsl #1
  40c040:	ea4f 0341 	mov.w	r3, r1, lsl #1
  40c044:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  40c048:	bf18      	it	ne
  40c04a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  40c04e:	d011      	beq.n	40c074 <__cmpsf2+0x40>
  40c050:	b001      	add	sp, #4
  40c052:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
  40c056:	bf18      	it	ne
  40c058:	ea90 0f01 	teqne	r0, r1
  40c05c:	bf58      	it	pl
  40c05e:	ebb2 0003 	subspl.w	r0, r2, r3
  40c062:	bf88      	it	hi
  40c064:	17c8      	asrhi	r0, r1, #31
  40c066:	bf38      	it	cc
  40c068:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
  40c06c:	bf18      	it	ne
  40c06e:	f040 0001 	orrne.w	r0, r0, #1
  40c072:	4770      	bx	lr
  40c074:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  40c078:	d102      	bne.n	40c080 <__cmpsf2+0x4c>
  40c07a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
  40c07e:	d105      	bne.n	40c08c <__cmpsf2+0x58>
  40c080:	ea7f 6c23 	mvns.w	ip, r3, asr #24
  40c084:	d1e4      	bne.n	40c050 <__cmpsf2+0x1c>
  40c086:	ea5f 2c41 	movs.w	ip, r1, lsl #9
  40c08a:	d0e1      	beq.n	40c050 <__cmpsf2+0x1c>
  40c08c:	f85d 0b04 	ldr.w	r0, [sp], #4
  40c090:	4770      	bx	lr
  40c092:	bf00      	nop

0040c094 <__aeabi_cfrcmple>:
  40c094:	4684      	mov	ip, r0
  40c096:	4608      	mov	r0, r1
  40c098:	4661      	mov	r1, ip
  40c09a:	e7ff      	b.n	40c09c <__aeabi_cfcmpeq>

0040c09c <__aeabi_cfcmpeq>:
  40c09c:	b50f      	push	{r0, r1, r2, r3, lr}
  40c09e:	f7ff ffc9 	bl	40c034 <__cmpsf2>
  40c0a2:	2800      	cmp	r0, #0
  40c0a4:	bf48      	it	mi
  40c0a6:	f110 0f00 	cmnmi.w	r0, #0
  40c0aa:	bd0f      	pop	{r0, r1, r2, r3, pc}

0040c0ac <__aeabi_fcmpeq>:
  40c0ac:	f84d ed08 	str.w	lr, [sp, #-8]!
  40c0b0:	f7ff fff4 	bl	40c09c <__aeabi_cfcmpeq>
  40c0b4:	bf0c      	ite	eq
  40c0b6:	2001      	moveq	r0, #1
  40c0b8:	2000      	movne	r0, #0
  40c0ba:	f85d fb08 	ldr.w	pc, [sp], #8
  40c0be:	bf00      	nop

0040c0c0 <__aeabi_fcmplt>:
  40c0c0:	f84d ed08 	str.w	lr, [sp, #-8]!
  40c0c4:	f7ff ffea 	bl	40c09c <__aeabi_cfcmpeq>
  40c0c8:	bf34      	ite	cc
  40c0ca:	2001      	movcc	r0, #1
  40c0cc:	2000      	movcs	r0, #0
  40c0ce:	f85d fb08 	ldr.w	pc, [sp], #8
  40c0d2:	bf00      	nop

0040c0d4 <__aeabi_fcmple>:
  40c0d4:	f84d ed08 	str.w	lr, [sp, #-8]!
  40c0d8:	f7ff ffe0 	bl	40c09c <__aeabi_cfcmpeq>
  40c0dc:	bf94      	ite	ls
  40c0de:	2001      	movls	r0, #1
  40c0e0:	2000      	movhi	r0, #0
  40c0e2:	f85d fb08 	ldr.w	pc, [sp], #8
  40c0e6:	bf00      	nop

0040c0e8 <__aeabi_fcmpge>:
  40c0e8:	f84d ed08 	str.w	lr, [sp, #-8]!
  40c0ec:	f7ff ffd2 	bl	40c094 <__aeabi_cfrcmple>
  40c0f0:	bf94      	ite	ls
  40c0f2:	2001      	movls	r0, #1
  40c0f4:	2000      	movhi	r0, #0
  40c0f6:	f85d fb08 	ldr.w	pc, [sp], #8
  40c0fa:	bf00      	nop

0040c0fc <__aeabi_fcmpgt>:
  40c0fc:	f84d ed08 	str.w	lr, [sp, #-8]!
  40c100:	f7ff ffc8 	bl	40c094 <__aeabi_cfrcmple>
  40c104:	bf34      	ite	cc
  40c106:	2001      	movcc	r0, #1
  40c108:	2000      	movcs	r0, #0
  40c10a:	f85d fb08 	ldr.w	pc, [sp], #8
  40c10e:	bf00      	nop

0040c110 <__aeabi_f2uiz>:
  40c110:	0042      	lsls	r2, r0, #1
  40c112:	d20e      	bcs.n	40c132 <__aeabi_f2uiz+0x22>
  40c114:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
  40c118:	d30b      	bcc.n	40c132 <__aeabi_f2uiz+0x22>
  40c11a:	f04f 039e 	mov.w	r3, #158	; 0x9e
  40c11e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
  40c122:	d409      	bmi.n	40c138 <__aeabi_f2uiz+0x28>
  40c124:	ea4f 2300 	mov.w	r3, r0, lsl #8
  40c128:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40c12c:	fa23 f002 	lsr.w	r0, r3, r2
  40c130:	4770      	bx	lr
  40c132:	f04f 0000 	mov.w	r0, #0
  40c136:	4770      	bx	lr
  40c138:	f112 0f61 	cmn.w	r2, #97	; 0x61
  40c13c:	d101      	bne.n	40c142 <__aeabi_f2uiz+0x32>
  40c13e:	0242      	lsls	r2, r0, #9
  40c140:	d102      	bne.n	40c148 <__aeabi_f2uiz+0x38>
  40c142:	f04f 30ff 	mov.w	r0, #4294967295
  40c146:	4770      	bx	lr
  40c148:	f04f 0000 	mov.w	r0, #0
  40c14c:	4770      	bx	lr
  40c14e:	bf00      	nop

0040c150 <atoff>:
  40c150:	2100      	movs	r1, #0
  40c152:	f001 bdf7 	b.w	40dd44 <strtof>
  40c156:	bf00      	nop

0040c158 <atoi>:
  40c158:	220a      	movs	r2, #10
  40c15a:	2100      	movs	r1, #0
  40c15c:	f001 beda 	b.w	40df14 <strtol>

0040c160 <__libc_init_array>:
  40c160:	b570      	push	{r4, r5, r6, lr}
  40c162:	4e0f      	ldr	r6, [pc, #60]	; (40c1a0 <__libc_init_array+0x40>)
  40c164:	4d0f      	ldr	r5, [pc, #60]	; (40c1a4 <__libc_init_array+0x44>)
  40c166:	1b76      	subs	r6, r6, r5
  40c168:	10b6      	asrs	r6, r6, #2
  40c16a:	bf18      	it	ne
  40c16c:	2400      	movne	r4, #0
  40c16e:	d005      	beq.n	40c17c <__libc_init_array+0x1c>
  40c170:	3401      	adds	r4, #1
  40c172:	f855 3b04 	ldr.w	r3, [r5], #4
  40c176:	4798      	blx	r3
  40c178:	42a6      	cmp	r6, r4
  40c17a:	d1f9      	bne.n	40c170 <__libc_init_array+0x10>
  40c17c:	4e0a      	ldr	r6, [pc, #40]	; (40c1a8 <__libc_init_array+0x48>)
  40c17e:	4d0b      	ldr	r5, [pc, #44]	; (40c1ac <__libc_init_array+0x4c>)
  40c180:	f009 fc48 	bl	415a14 <_init>
  40c184:	1b76      	subs	r6, r6, r5
  40c186:	10b6      	asrs	r6, r6, #2
  40c188:	bf18      	it	ne
  40c18a:	2400      	movne	r4, #0
  40c18c:	d006      	beq.n	40c19c <__libc_init_array+0x3c>
  40c18e:	3401      	adds	r4, #1
  40c190:	f855 3b04 	ldr.w	r3, [r5], #4
  40c194:	4798      	blx	r3
  40c196:	42a6      	cmp	r6, r4
  40c198:	d1f9      	bne.n	40c18e <__libc_init_array+0x2e>
  40c19a:	bd70      	pop	{r4, r5, r6, pc}
  40c19c:	bd70      	pop	{r4, r5, r6, pc}
  40c19e:	bf00      	nop
  40c1a0:	00415a20 	.word	0x00415a20
  40c1a4:	00415a20 	.word	0x00415a20
  40c1a8:	00415a28 	.word	0x00415a28
  40c1ac:	00415a20 	.word	0x00415a20

0040c1b0 <iprintf>:
  40c1b0:	b40f      	push	{r0, r1, r2, r3}
  40c1b2:	b510      	push	{r4, lr}
  40c1b4:	4b07      	ldr	r3, [pc, #28]	; (40c1d4 <iprintf+0x24>)
  40c1b6:	b082      	sub	sp, #8
  40c1b8:	ac04      	add	r4, sp, #16
  40c1ba:	f854 2b04 	ldr.w	r2, [r4], #4
  40c1be:	6818      	ldr	r0, [r3, #0]
  40c1c0:	4623      	mov	r3, r4
  40c1c2:	6881      	ldr	r1, [r0, #8]
  40c1c4:	9401      	str	r4, [sp, #4]
  40c1c6:	f003 fa9b 	bl	40f700 <_vfiprintf_r>
  40c1ca:	b002      	add	sp, #8
  40c1cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40c1d0:	b004      	add	sp, #16
  40c1d2:	4770      	bx	lr
  40c1d4:	200005e0 	.word	0x200005e0

0040c1d8 <memcmp>:
  40c1d8:	2a03      	cmp	r2, #3
  40c1da:	b470      	push	{r4, r5, r6}
  40c1dc:	d926      	bls.n	40c22c <memcmp+0x54>
  40c1de:	ea40 0301 	orr.w	r3, r0, r1
  40c1e2:	079b      	lsls	r3, r3, #30
  40c1e4:	d011      	beq.n	40c20a <memcmp+0x32>
  40c1e6:	7804      	ldrb	r4, [r0, #0]
  40c1e8:	780d      	ldrb	r5, [r1, #0]
  40c1ea:	42ac      	cmp	r4, r5
  40c1ec:	d122      	bne.n	40c234 <memcmp+0x5c>
  40c1ee:	4402      	add	r2, r0
  40c1f0:	1c43      	adds	r3, r0, #1
  40c1f2:	e005      	b.n	40c200 <memcmp+0x28>
  40c1f4:	f813 4b01 	ldrb.w	r4, [r3], #1
  40c1f8:	f811 5f01 	ldrb.w	r5, [r1, #1]!
  40c1fc:	42ac      	cmp	r4, r5
  40c1fe:	d119      	bne.n	40c234 <memcmp+0x5c>
  40c200:	4293      	cmp	r3, r2
  40c202:	d1f7      	bne.n	40c1f4 <memcmp+0x1c>
  40c204:	2000      	movs	r0, #0
  40c206:	bc70      	pop	{r4, r5, r6}
  40c208:	4770      	bx	lr
  40c20a:	460c      	mov	r4, r1
  40c20c:	4603      	mov	r3, r0
  40c20e:	681e      	ldr	r6, [r3, #0]
  40c210:	6825      	ldr	r5, [r4, #0]
  40c212:	4618      	mov	r0, r3
  40c214:	42ae      	cmp	r6, r5
  40c216:	4621      	mov	r1, r4
  40c218:	f103 0304 	add.w	r3, r3, #4
  40c21c:	f104 0404 	add.w	r4, r4, #4
  40c220:	d1e1      	bne.n	40c1e6 <memcmp+0xe>
  40c222:	3a04      	subs	r2, #4
  40c224:	2a03      	cmp	r2, #3
  40c226:	4618      	mov	r0, r3
  40c228:	4621      	mov	r1, r4
  40c22a:	d8f0      	bhi.n	40c20e <memcmp+0x36>
  40c22c:	2a00      	cmp	r2, #0
  40c22e:	d1da      	bne.n	40c1e6 <memcmp+0xe>
  40c230:	4610      	mov	r0, r2
  40c232:	e7e8      	b.n	40c206 <memcmp+0x2e>
  40c234:	1b60      	subs	r0, r4, r5
  40c236:	bc70      	pop	{r4, r5, r6}
  40c238:	4770      	bx	lr
  40c23a:	bf00      	nop

0040c23c <memcpy>:
  40c23c:	4684      	mov	ip, r0
  40c23e:	ea41 0300 	orr.w	r3, r1, r0
  40c242:	f013 0303 	ands.w	r3, r3, #3
  40c246:	d149      	bne.n	40c2dc <memcpy+0xa0>
  40c248:	3a40      	subs	r2, #64	; 0x40
  40c24a:	d323      	bcc.n	40c294 <memcpy+0x58>
  40c24c:	680b      	ldr	r3, [r1, #0]
  40c24e:	6003      	str	r3, [r0, #0]
  40c250:	684b      	ldr	r3, [r1, #4]
  40c252:	6043      	str	r3, [r0, #4]
  40c254:	688b      	ldr	r3, [r1, #8]
  40c256:	6083      	str	r3, [r0, #8]
  40c258:	68cb      	ldr	r3, [r1, #12]
  40c25a:	60c3      	str	r3, [r0, #12]
  40c25c:	690b      	ldr	r3, [r1, #16]
  40c25e:	6103      	str	r3, [r0, #16]
  40c260:	694b      	ldr	r3, [r1, #20]
  40c262:	6143      	str	r3, [r0, #20]
  40c264:	698b      	ldr	r3, [r1, #24]
  40c266:	6183      	str	r3, [r0, #24]
  40c268:	69cb      	ldr	r3, [r1, #28]
  40c26a:	61c3      	str	r3, [r0, #28]
  40c26c:	6a0b      	ldr	r3, [r1, #32]
  40c26e:	6203      	str	r3, [r0, #32]
  40c270:	6a4b      	ldr	r3, [r1, #36]	; 0x24
  40c272:	6243      	str	r3, [r0, #36]	; 0x24
  40c274:	6a8b      	ldr	r3, [r1, #40]	; 0x28
  40c276:	6283      	str	r3, [r0, #40]	; 0x28
  40c278:	6acb      	ldr	r3, [r1, #44]	; 0x2c
  40c27a:	62c3      	str	r3, [r0, #44]	; 0x2c
  40c27c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40c27e:	6303      	str	r3, [r0, #48]	; 0x30
  40c280:	6b4b      	ldr	r3, [r1, #52]	; 0x34
  40c282:	6343      	str	r3, [r0, #52]	; 0x34
  40c284:	6b8b      	ldr	r3, [r1, #56]	; 0x38
  40c286:	6383      	str	r3, [r0, #56]	; 0x38
  40c288:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
  40c28a:	63c3      	str	r3, [r0, #60]	; 0x3c
  40c28c:	3040      	adds	r0, #64	; 0x40
  40c28e:	3140      	adds	r1, #64	; 0x40
  40c290:	3a40      	subs	r2, #64	; 0x40
  40c292:	d2db      	bcs.n	40c24c <memcpy+0x10>
  40c294:	3230      	adds	r2, #48	; 0x30
  40c296:	d30b      	bcc.n	40c2b0 <memcpy+0x74>
  40c298:	680b      	ldr	r3, [r1, #0]
  40c29a:	6003      	str	r3, [r0, #0]
  40c29c:	684b      	ldr	r3, [r1, #4]
  40c29e:	6043      	str	r3, [r0, #4]
  40c2a0:	688b      	ldr	r3, [r1, #8]
  40c2a2:	6083      	str	r3, [r0, #8]
  40c2a4:	68cb      	ldr	r3, [r1, #12]
  40c2a6:	60c3      	str	r3, [r0, #12]
  40c2a8:	3010      	adds	r0, #16
  40c2aa:	3110      	adds	r1, #16
  40c2ac:	3a10      	subs	r2, #16
  40c2ae:	d2f3      	bcs.n	40c298 <memcpy+0x5c>
  40c2b0:	320c      	adds	r2, #12
  40c2b2:	d305      	bcc.n	40c2c0 <memcpy+0x84>
  40c2b4:	f851 3b04 	ldr.w	r3, [r1], #4
  40c2b8:	f840 3b04 	str.w	r3, [r0], #4
  40c2bc:	3a04      	subs	r2, #4
  40c2be:	d2f9      	bcs.n	40c2b4 <memcpy+0x78>
  40c2c0:	3204      	adds	r2, #4
  40c2c2:	d008      	beq.n	40c2d6 <memcpy+0x9a>
  40c2c4:	07d2      	lsls	r2, r2, #31
  40c2c6:	bf1c      	itt	ne
  40c2c8:	f811 3b01 	ldrbne.w	r3, [r1], #1
  40c2cc:	f800 3b01 	strbne.w	r3, [r0], #1
  40c2d0:	d301      	bcc.n	40c2d6 <memcpy+0x9a>
  40c2d2:	880b      	ldrh	r3, [r1, #0]
  40c2d4:	8003      	strh	r3, [r0, #0]
  40c2d6:	4660      	mov	r0, ip
  40c2d8:	4770      	bx	lr
  40c2da:	bf00      	nop
  40c2dc:	2a08      	cmp	r2, #8
  40c2de:	d313      	bcc.n	40c308 <memcpy+0xcc>
  40c2e0:	078b      	lsls	r3, r1, #30
  40c2e2:	d0b1      	beq.n	40c248 <memcpy+0xc>
  40c2e4:	f010 0303 	ands.w	r3, r0, #3
  40c2e8:	d0ae      	beq.n	40c248 <memcpy+0xc>
  40c2ea:	f1c3 0304 	rsb	r3, r3, #4
  40c2ee:	1ad2      	subs	r2, r2, r3
  40c2f0:	07db      	lsls	r3, r3, #31
  40c2f2:	bf1c      	itt	ne
  40c2f4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  40c2f8:	f800 3b01 	strbne.w	r3, [r0], #1
  40c2fc:	d3a4      	bcc.n	40c248 <memcpy+0xc>
  40c2fe:	f831 3b02 	ldrh.w	r3, [r1], #2
  40c302:	f820 3b02 	strh.w	r3, [r0], #2
  40c306:	e79f      	b.n	40c248 <memcpy+0xc>
  40c308:	3a04      	subs	r2, #4
  40c30a:	d3d9      	bcc.n	40c2c0 <memcpy+0x84>
  40c30c:	3a01      	subs	r2, #1
  40c30e:	f811 3b01 	ldrb.w	r3, [r1], #1
  40c312:	f800 3b01 	strb.w	r3, [r0], #1
  40c316:	d2f9      	bcs.n	40c30c <memcpy+0xd0>
  40c318:	780b      	ldrb	r3, [r1, #0]
  40c31a:	7003      	strb	r3, [r0, #0]
  40c31c:	784b      	ldrb	r3, [r1, #1]
  40c31e:	7043      	strb	r3, [r0, #1]
  40c320:	788b      	ldrb	r3, [r1, #2]
  40c322:	7083      	strb	r3, [r0, #2]
  40c324:	4660      	mov	r0, ip
  40c326:	4770      	bx	lr

0040c328 <memset>:
  40c328:	b470      	push	{r4, r5, r6}
  40c32a:	0784      	lsls	r4, r0, #30
  40c32c:	d046      	beq.n	40c3bc <memset+0x94>
  40c32e:	1e54      	subs	r4, r2, #1
  40c330:	2a00      	cmp	r2, #0
  40c332:	d041      	beq.n	40c3b8 <memset+0x90>
  40c334:	b2cd      	uxtb	r5, r1
  40c336:	4603      	mov	r3, r0
  40c338:	e002      	b.n	40c340 <memset+0x18>
  40c33a:	1e62      	subs	r2, r4, #1
  40c33c:	b3e4      	cbz	r4, 40c3b8 <memset+0x90>
  40c33e:	4614      	mov	r4, r2
  40c340:	f803 5b01 	strb.w	r5, [r3], #1
  40c344:	079a      	lsls	r2, r3, #30
  40c346:	d1f8      	bne.n	40c33a <memset+0x12>
  40c348:	2c03      	cmp	r4, #3
  40c34a:	d92e      	bls.n	40c3aa <memset+0x82>
  40c34c:	b2cd      	uxtb	r5, r1
  40c34e:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  40c352:	2c0f      	cmp	r4, #15
  40c354:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  40c358:	d919      	bls.n	40c38e <memset+0x66>
  40c35a:	4626      	mov	r6, r4
  40c35c:	f103 0210 	add.w	r2, r3, #16
  40c360:	3e10      	subs	r6, #16
  40c362:	2e0f      	cmp	r6, #15
  40c364:	f842 5c10 	str.w	r5, [r2, #-16]
  40c368:	f842 5c0c 	str.w	r5, [r2, #-12]
  40c36c:	f842 5c08 	str.w	r5, [r2, #-8]
  40c370:	f842 5c04 	str.w	r5, [r2, #-4]
  40c374:	f102 0210 	add.w	r2, r2, #16
  40c378:	d8f2      	bhi.n	40c360 <memset+0x38>
  40c37a:	f1a4 0210 	sub.w	r2, r4, #16
  40c37e:	f022 020f 	bic.w	r2, r2, #15
  40c382:	f004 040f 	and.w	r4, r4, #15
  40c386:	3210      	adds	r2, #16
  40c388:	2c03      	cmp	r4, #3
  40c38a:	4413      	add	r3, r2
  40c38c:	d90d      	bls.n	40c3aa <memset+0x82>
  40c38e:	461e      	mov	r6, r3
  40c390:	4622      	mov	r2, r4
  40c392:	3a04      	subs	r2, #4
  40c394:	2a03      	cmp	r2, #3
  40c396:	f846 5b04 	str.w	r5, [r6], #4
  40c39a:	d8fa      	bhi.n	40c392 <memset+0x6a>
  40c39c:	1f22      	subs	r2, r4, #4
  40c39e:	f022 0203 	bic.w	r2, r2, #3
  40c3a2:	3204      	adds	r2, #4
  40c3a4:	4413      	add	r3, r2
  40c3a6:	f004 0403 	and.w	r4, r4, #3
  40c3aa:	b12c      	cbz	r4, 40c3b8 <memset+0x90>
  40c3ac:	b2c9      	uxtb	r1, r1
  40c3ae:	441c      	add	r4, r3
  40c3b0:	f803 1b01 	strb.w	r1, [r3], #1
  40c3b4:	42a3      	cmp	r3, r4
  40c3b6:	d1fb      	bne.n	40c3b0 <memset+0x88>
  40c3b8:	bc70      	pop	{r4, r5, r6}
  40c3ba:	4770      	bx	lr
  40c3bc:	4614      	mov	r4, r2
  40c3be:	4603      	mov	r3, r0
  40c3c0:	e7c2      	b.n	40c348 <memset+0x20>
  40c3c2:	bf00      	nop

0040c3c4 <setbuf>:
  40c3c4:	2900      	cmp	r1, #0
  40c3c6:	bf0c      	ite	eq
  40c3c8:	2202      	moveq	r2, #2
  40c3ca:	2200      	movne	r2, #0
  40c3cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40c3d0:	f000 b800 	b.w	40c3d4 <setvbuf>

0040c3d4 <setvbuf>:
  40c3d4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40c3d8:	4d51      	ldr	r5, [pc, #324]	; (40c520 <setvbuf+0x14c>)
  40c3da:	b083      	sub	sp, #12
  40c3dc:	682d      	ldr	r5, [r5, #0]
  40c3de:	4604      	mov	r4, r0
  40c3e0:	460f      	mov	r7, r1
  40c3e2:	4690      	mov	r8, r2
  40c3e4:	461e      	mov	r6, r3
  40c3e6:	b115      	cbz	r5, 40c3ee <setvbuf+0x1a>
  40c3e8:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40c3ea:	2b00      	cmp	r3, #0
  40c3ec:	d079      	beq.n	40c4e2 <setvbuf+0x10e>
  40c3ee:	f1b8 0f02 	cmp.w	r8, #2
  40c3f2:	d004      	beq.n	40c3fe <setvbuf+0x2a>
  40c3f4:	f1b8 0f01 	cmp.w	r8, #1
  40c3f8:	d87f      	bhi.n	40c4fa <setvbuf+0x126>
  40c3fa:	2e00      	cmp	r6, #0
  40c3fc:	db7d      	blt.n	40c4fa <setvbuf+0x126>
  40c3fe:	4621      	mov	r1, r4
  40c400:	4628      	mov	r0, r5
  40c402:	f005 f9a3 	bl	41174c <_fflush_r>
  40c406:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40c408:	b141      	cbz	r1, 40c41c <setvbuf+0x48>
  40c40a:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40c40e:	4299      	cmp	r1, r3
  40c410:	d002      	beq.n	40c418 <setvbuf+0x44>
  40c412:	4628      	mov	r0, r5
  40c414:	f005 faf6 	bl	411a04 <_free_r>
  40c418:	2300      	movs	r3, #0
  40c41a:	6323      	str	r3, [r4, #48]	; 0x30
  40c41c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40c420:	2200      	movs	r2, #0
  40c422:	61a2      	str	r2, [r4, #24]
  40c424:	6062      	str	r2, [r4, #4]
  40c426:	061a      	lsls	r2, r3, #24
  40c428:	d454      	bmi.n	40c4d4 <setvbuf+0x100>
  40c42a:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  40c42e:	f023 0303 	bic.w	r3, r3, #3
  40c432:	f1b8 0f02 	cmp.w	r8, #2
  40c436:	81a3      	strh	r3, [r4, #12]
  40c438:	d039      	beq.n	40c4ae <setvbuf+0xda>
  40c43a:	ab01      	add	r3, sp, #4
  40c43c:	466a      	mov	r2, sp
  40c43e:	4621      	mov	r1, r4
  40c440:	4628      	mov	r0, r5
  40c442:	f006 f933 	bl	4126ac <__swhatbuf_r>
  40c446:	89a3      	ldrh	r3, [r4, #12]
  40c448:	4318      	orrs	r0, r3
  40c44a:	81a0      	strh	r0, [r4, #12]
  40c44c:	b326      	cbz	r6, 40c498 <setvbuf+0xc4>
  40c44e:	b327      	cbz	r7, 40c49a <setvbuf+0xc6>
  40c450:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40c452:	2b00      	cmp	r3, #0
  40c454:	d04d      	beq.n	40c4f2 <setvbuf+0x11e>
  40c456:	9b00      	ldr	r3, [sp, #0]
  40c458:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
  40c45c:	429e      	cmp	r6, r3
  40c45e:	bf1c      	itt	ne
  40c460:	f440 6000 	orrne.w	r0, r0, #2048	; 0x800
  40c464:	81a0      	strhne	r0, [r4, #12]
  40c466:	f1b8 0f01 	cmp.w	r8, #1
  40c46a:	bf08      	it	eq
  40c46c:	f040 0001 	orreq.w	r0, r0, #1
  40c470:	b283      	uxth	r3, r0
  40c472:	bf08      	it	eq
  40c474:	81a0      	strheq	r0, [r4, #12]
  40c476:	f003 0008 	and.w	r0, r3, #8
  40c47a:	b280      	uxth	r0, r0
  40c47c:	6027      	str	r7, [r4, #0]
  40c47e:	6127      	str	r7, [r4, #16]
  40c480:	6166      	str	r6, [r4, #20]
  40c482:	b318      	cbz	r0, 40c4cc <setvbuf+0xf8>
  40c484:	f013 0001 	ands.w	r0, r3, #1
  40c488:	d02f      	beq.n	40c4ea <setvbuf+0x116>
  40c48a:	2000      	movs	r0, #0
  40c48c:	4276      	negs	r6, r6
  40c48e:	61a6      	str	r6, [r4, #24]
  40c490:	60a0      	str	r0, [r4, #8]
  40c492:	b003      	add	sp, #12
  40c494:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40c498:	9e00      	ldr	r6, [sp, #0]
  40c49a:	4630      	mov	r0, r6
  40c49c:	f006 f97a 	bl	412794 <malloc>
  40c4a0:	4607      	mov	r7, r0
  40c4a2:	b368      	cbz	r0, 40c500 <setvbuf+0x12c>
  40c4a4:	89a3      	ldrh	r3, [r4, #12]
  40c4a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40c4aa:	81a3      	strh	r3, [r4, #12]
  40c4ac:	e7d0      	b.n	40c450 <setvbuf+0x7c>
  40c4ae:	2000      	movs	r0, #0
  40c4b0:	f104 0243 	add.w	r2, r4, #67	; 0x43
  40c4b4:	f043 0302 	orr.w	r3, r3, #2
  40c4b8:	2500      	movs	r5, #0
  40c4ba:	2101      	movs	r1, #1
  40c4bc:	81a3      	strh	r3, [r4, #12]
  40c4be:	60a5      	str	r5, [r4, #8]
  40c4c0:	6022      	str	r2, [r4, #0]
  40c4c2:	6122      	str	r2, [r4, #16]
  40c4c4:	6161      	str	r1, [r4, #20]
  40c4c6:	b003      	add	sp, #12
  40c4c8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40c4cc:	60a0      	str	r0, [r4, #8]
  40c4ce:	b003      	add	sp, #12
  40c4d0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40c4d4:	6921      	ldr	r1, [r4, #16]
  40c4d6:	4628      	mov	r0, r5
  40c4d8:	f005 fa94 	bl	411a04 <_free_r>
  40c4dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40c4e0:	e7a3      	b.n	40c42a <setvbuf+0x56>
  40c4e2:	4628      	mov	r0, r5
  40c4e4:	f005 f9c6 	bl	411874 <__sinit>
  40c4e8:	e781      	b.n	40c3ee <setvbuf+0x1a>
  40c4ea:	60a6      	str	r6, [r4, #8]
  40c4ec:	b003      	add	sp, #12
  40c4ee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40c4f2:	4628      	mov	r0, r5
  40c4f4:	f005 f9be 	bl	411874 <__sinit>
  40c4f8:	e7ad      	b.n	40c456 <setvbuf+0x82>
  40c4fa:	f04f 30ff 	mov.w	r0, #4294967295
  40c4fe:	e7e2      	b.n	40c4c6 <setvbuf+0xf2>
  40c500:	f8dd 9000 	ldr.w	r9, [sp]
  40c504:	45b1      	cmp	r9, r6
  40c506:	d006      	beq.n	40c516 <setvbuf+0x142>
  40c508:	4648      	mov	r0, r9
  40c50a:	f006 f943 	bl	412794 <malloc>
  40c50e:	4607      	mov	r7, r0
  40c510:	b108      	cbz	r0, 40c516 <setvbuf+0x142>
  40c512:	464e      	mov	r6, r9
  40c514:	e7c6      	b.n	40c4a4 <setvbuf+0xd0>
  40c516:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40c51a:	f04f 30ff 	mov.w	r0, #4294967295
  40c51e:	e7c7      	b.n	40c4b0 <setvbuf+0xdc>
  40c520:	200005e0 	.word	0x200005e0

0040c524 <sprintf>:
  40c524:	b40e      	push	{r1, r2, r3}
  40c526:	4601      	mov	r1, r0
  40c528:	b5f0      	push	{r4, r5, r6, r7, lr}
  40c52a:	f64f 77ff 	movw	r7, #65535	; 0xffff
  40c52e:	b09c      	sub	sp, #112	; 0x70
  40c530:	ac21      	add	r4, sp, #132	; 0x84
  40c532:	f854 2b04 	ldr.w	r2, [r4], #4
  40c536:	480d      	ldr	r0, [pc, #52]	; (40c56c <sprintf+0x48>)
  40c538:	4623      	mov	r3, r4
  40c53a:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
  40c53e:	9102      	str	r1, [sp, #8]
  40c540:	9106      	str	r1, [sp, #24]
  40c542:	f44f 7602 	mov.w	r6, #520	; 0x208
  40c546:	a902      	add	r1, sp, #8
  40c548:	6800      	ldr	r0, [r0, #0]
  40c54a:	9401      	str	r4, [sp, #4]
  40c54c:	f8ad 7016 	strh.w	r7, [sp, #22]
  40c550:	f8ad 6014 	strh.w	r6, [sp, #20]
  40c554:	9504      	str	r5, [sp, #16]
  40c556:	9507      	str	r5, [sp, #28]
  40c558:	f001 fce8 	bl	40df2c <_svfprintf_r>
  40c55c:	9b02      	ldr	r3, [sp, #8]
  40c55e:	2200      	movs	r2, #0
  40c560:	701a      	strb	r2, [r3, #0]
  40c562:	b01c      	add	sp, #112	; 0x70
  40c564:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  40c568:	b003      	add	sp, #12
  40c56a:	4770      	bx	lr
  40c56c:	200005e0 	.word	0x200005e0

0040c570 <strchr>:
  40c570:	b470      	push	{r4, r5, r6}
  40c572:	f011 04ff 	ands.w	r4, r1, #255	; 0xff
  40c576:	d034      	beq.n	40c5e2 <strchr+0x72>
  40c578:	0785      	lsls	r5, r0, #30
  40c57a:	d00f      	beq.n	40c59c <strchr+0x2c>
  40c57c:	7803      	ldrb	r3, [r0, #0]
  40c57e:	2b00      	cmp	r3, #0
  40c580:	d05a      	beq.n	40c638 <strchr+0xc8>
  40c582:	429c      	cmp	r4, r3
  40c584:	d02b      	beq.n	40c5de <strchr+0x6e>
  40c586:	1c43      	adds	r3, r0, #1
  40c588:	e005      	b.n	40c596 <strchr+0x26>
  40c58a:	f813 2b01 	ldrb.w	r2, [r3], #1
  40c58e:	2a00      	cmp	r2, #0
  40c590:	d04f      	beq.n	40c632 <strchr+0xc2>
  40c592:	4294      	cmp	r4, r2
  40c594:	d023      	beq.n	40c5de <strchr+0x6e>
  40c596:	079a      	lsls	r2, r3, #30
  40c598:	4618      	mov	r0, r3
  40c59a:	d1f6      	bne.n	40c58a <strchr+0x1a>
  40c59c:	020e      	lsls	r6, r1, #8
  40c59e:	f406 467f 	and.w	r6, r6, #65280	; 0xff00
  40c5a2:	4326      	orrs	r6, r4
  40c5a4:	6803      	ldr	r3, [r0, #0]
  40c5a6:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
  40c5aa:	e001      	b.n	40c5b0 <strchr+0x40>
  40c5ac:	f850 3f04 	ldr.w	r3, [r0, #4]!
  40c5b0:	ea86 0503 	eor.w	r5, r6, r3
  40c5b4:	f1a5 3201 	sub.w	r2, r5, #16843009	; 0x1010101
  40c5b8:	f1a3 3101 	sub.w	r1, r3, #16843009	; 0x1010101
  40c5bc:	ea22 0205 	bic.w	r2, r2, r5
  40c5c0:	ea21 0303 	bic.w	r3, r1, r3
  40c5c4:	4313      	orrs	r3, r2
  40c5c6:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  40c5ca:	d0ef      	beq.n	40c5ac <strchr+0x3c>
  40c5cc:	7803      	ldrb	r3, [r0, #0]
  40c5ce:	b923      	cbnz	r3, 40c5da <strchr+0x6a>
  40c5d0:	e032      	b.n	40c638 <strchr+0xc8>
  40c5d2:	f810 3f01 	ldrb.w	r3, [r0, #1]!
  40c5d6:	2b00      	cmp	r3, #0
  40c5d8:	d02e      	beq.n	40c638 <strchr+0xc8>
  40c5da:	429c      	cmp	r4, r3
  40c5dc:	d1f9      	bne.n	40c5d2 <strchr+0x62>
  40c5de:	bc70      	pop	{r4, r5, r6}
  40c5e0:	4770      	bx	lr
  40c5e2:	0784      	lsls	r4, r0, #30
  40c5e4:	d00b      	beq.n	40c5fe <strchr+0x8e>
  40c5e6:	7803      	ldrb	r3, [r0, #0]
  40c5e8:	2b00      	cmp	r3, #0
  40c5ea:	d0f8      	beq.n	40c5de <strchr+0x6e>
  40c5ec:	1c43      	adds	r3, r0, #1
  40c5ee:	e003      	b.n	40c5f8 <strchr+0x88>
  40c5f0:	7802      	ldrb	r2, [r0, #0]
  40c5f2:	3301      	adds	r3, #1
  40c5f4:	2a00      	cmp	r2, #0
  40c5f6:	d0f2      	beq.n	40c5de <strchr+0x6e>
  40c5f8:	0799      	lsls	r1, r3, #30
  40c5fa:	4618      	mov	r0, r3
  40c5fc:	d1f8      	bne.n	40c5f0 <strchr+0x80>
  40c5fe:	6802      	ldr	r2, [r0, #0]
  40c600:	f1a2 3301 	sub.w	r3, r2, #16843009	; 0x1010101
  40c604:	ea23 0302 	bic.w	r3, r3, r2
  40c608:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  40c60c:	d108      	bne.n	40c620 <strchr+0xb0>
  40c60e:	f850 2f04 	ldr.w	r2, [r0, #4]!
  40c612:	f1a2 3301 	sub.w	r3, r2, #16843009	; 0x1010101
  40c616:	ea23 0302 	bic.w	r3, r3, r2
  40c61a:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  40c61e:	d0f6      	beq.n	40c60e <strchr+0x9e>
  40c620:	7803      	ldrb	r3, [r0, #0]
  40c622:	2b00      	cmp	r3, #0
  40c624:	d0db      	beq.n	40c5de <strchr+0x6e>
  40c626:	f810 3f01 	ldrb.w	r3, [r0, #1]!
  40c62a:	2b00      	cmp	r3, #0
  40c62c:	d1fb      	bne.n	40c626 <strchr+0xb6>
  40c62e:	bc70      	pop	{r4, r5, r6}
  40c630:	4770      	bx	lr
  40c632:	4610      	mov	r0, r2
  40c634:	bc70      	pop	{r4, r5, r6}
  40c636:	4770      	bx	lr
  40c638:	4618      	mov	r0, r3
  40c63a:	bc70      	pop	{r4, r5, r6}
  40c63c:	4770      	bx	lr
  40c63e:	bf00      	nop

0040c640 <strcmp>:
  40c640:	ea80 0c01 	eor.w	ip, r0, r1
  40c644:	f01c 0f03 	tst.w	ip, #3
  40c648:	d137      	bne.n	40c6ba <strcmp+0x7a>
  40c64a:	f010 0c03 	ands.w	ip, r0, #3
  40c64e:	f020 0003 	bic.w	r0, r0, #3
  40c652:	f021 0103 	bic.w	r1, r1, #3
  40c656:	f850 2b04 	ldr.w	r2, [r0], #4
  40c65a:	bf08      	it	eq
  40c65c:	f851 3b04 	ldreq.w	r3, [r1], #4
  40c660:	d00e      	beq.n	40c680 <strcmp+0x40>
  40c662:	f08c 0c03 	eor.w	ip, ip, #3
  40c666:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
  40c66a:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
  40c66e:	fa23 fc0c 	lsr.w	ip, r3, ip
  40c672:	f851 3b04 	ldr.w	r3, [r1], #4
  40c676:	ea42 020c 	orr.w	r2, r2, ip
  40c67a:	ea43 030c 	orr.w	r3, r3, ip
  40c67e:	bf00      	nop
  40c680:	f1a2 3c01 	sub.w	ip, r2, #16843009	; 0x1010101
  40c684:	429a      	cmp	r2, r3
  40c686:	bf01      	itttt	eq
  40c688:	ea2c 0c02 	biceq.w	ip, ip, r2
  40c68c:	f01c 3f80 	tsteq.w	ip, #2155905152	; 0x80808080
  40c690:	f850 2b04 	ldreq.w	r2, [r0], #4
  40c694:	f851 3b04 	ldreq.w	r3, [r1], #4
  40c698:	d0f2      	beq.n	40c680 <strcmp+0x40>
  40c69a:	ea4f 6002 	mov.w	r0, r2, lsl #24
  40c69e:	ea4f 2212 	mov.w	r2, r2, lsr #8
  40c6a2:	2801      	cmp	r0, #1
  40c6a4:	bf28      	it	cs
  40c6a6:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
  40c6aa:	bf08      	it	eq
  40c6ac:	0a1b      	lsreq	r3, r3, #8
  40c6ae:	d0f4      	beq.n	40c69a <strcmp+0x5a>
  40c6b0:	f003 03ff 	and.w	r3, r3, #255	; 0xff
  40c6b4:	0e00      	lsrs	r0, r0, #24
  40c6b6:	1ac0      	subs	r0, r0, r3
  40c6b8:	4770      	bx	lr
  40c6ba:	f010 0f03 	tst.w	r0, #3
  40c6be:	d00a      	beq.n	40c6d6 <strcmp+0x96>
  40c6c0:	f810 2b01 	ldrb.w	r2, [r0], #1
  40c6c4:	f811 3b01 	ldrb.w	r3, [r1], #1
  40c6c8:	2a01      	cmp	r2, #1
  40c6ca:	bf28      	it	cs
  40c6cc:	429a      	cmpcs	r2, r3
  40c6ce:	d0f4      	beq.n	40c6ba <strcmp+0x7a>
  40c6d0:	eba2 0003 	sub.w	r0, r2, r3
  40c6d4:	4770      	bx	lr
  40c6d6:	f84d 5d04 	str.w	r5, [sp, #-4]!
  40c6da:	f850 2b04 	ldr.w	r2, [r0], #4
  40c6de:	f001 0503 	and.w	r5, r1, #3
  40c6e2:	f021 0103 	bic.w	r1, r1, #3
  40c6e6:	f851 3b04 	ldr.w	r3, [r1], #4
  40c6ea:	2d02      	cmp	r5, #2
  40c6ec:	d026      	beq.n	40c73c <strcmp+0xfc>
  40c6ee:	d84d      	bhi.n	40c78c <strcmp+0x14c>
  40c6f0:	f022 457f 	bic.w	r5, r2, #4278190080	; 0xff000000
  40c6f4:	ebb5 2f13 	cmp.w	r5, r3, lsr #8
  40c6f8:	f1a2 3c01 	sub.w	ip, r2, #16843009	; 0x1010101
  40c6fc:	ea2c 0c02 	bic.w	ip, ip, r2
  40c700:	d10d      	bne.n	40c71e <strcmp+0xde>
  40c702:	f01c 3c80 	ands.w	ip, ip, #2155905152	; 0x80808080
  40c706:	bf08      	it	eq
  40c708:	f851 3b04 	ldreq.w	r3, [r1], #4
  40c70c:	d10a      	bne.n	40c724 <strcmp+0xe4>
  40c70e:	ea85 0502 	eor.w	r5, r5, r2
  40c712:	ebb5 6f03 	cmp.w	r5, r3, lsl #24
  40c716:	d10c      	bne.n	40c732 <strcmp+0xf2>
  40c718:	f850 2b04 	ldr.w	r2, [r0], #4
  40c71c:	e7e8      	b.n	40c6f0 <strcmp+0xb0>
  40c71e:	ea4f 2313 	mov.w	r3, r3, lsr #8
  40c722:	e05b      	b.n	40c7dc <strcmp+0x19c>
  40c724:	f03c 4c7f 	bics.w	ip, ip, #4278190080	; 0xff000000
  40c728:	d154      	bne.n	40c7d4 <strcmp+0x194>
  40c72a:	780b      	ldrb	r3, [r1, #0]
  40c72c:	ea4f 6512 	mov.w	r5, r2, lsr #24
  40c730:	e054      	b.n	40c7dc <strcmp+0x19c>
  40c732:	ea4f 6512 	mov.w	r5, r2, lsr #24
  40c736:	f003 03ff 	and.w	r3, r3, #255	; 0xff
  40c73a:	e04f      	b.n	40c7dc <strcmp+0x19c>
  40c73c:	ea4f 4502 	mov.w	r5, r2, lsl #16
  40c740:	f1a2 3c01 	sub.w	ip, r2, #16843009	; 0x1010101
  40c744:	ea4f 4515 	mov.w	r5, r5, lsr #16
  40c748:	ea2c 0c02 	bic.w	ip, ip, r2
  40c74c:	ebb5 4f13 	cmp.w	r5, r3, lsr #16
  40c750:	d118      	bne.n	40c784 <strcmp+0x144>
  40c752:	f01c 3c80 	ands.w	ip, ip, #2155905152	; 0x80808080
  40c756:	bf08      	it	eq
  40c758:	f851 3b04 	ldreq.w	r3, [r1], #4
  40c75c:	d107      	bne.n	40c76e <strcmp+0x12e>
  40c75e:	ea85 0502 	eor.w	r5, r5, r2
  40c762:	ebb5 4f03 	cmp.w	r5, r3, lsl #16
  40c766:	d109      	bne.n	40c77c <strcmp+0x13c>
  40c768:	f850 2b04 	ldr.w	r2, [r0], #4
  40c76c:	e7e6      	b.n	40c73c <strcmp+0xfc>
  40c76e:	ea5f 4c0c 	movs.w	ip, ip, lsl #16
  40c772:	d12f      	bne.n	40c7d4 <strcmp+0x194>
  40c774:	880b      	ldrh	r3, [r1, #0]
  40c776:	ea4f 4512 	mov.w	r5, r2, lsr #16
  40c77a:	e02f      	b.n	40c7dc <strcmp+0x19c>
  40c77c:	ea4f 4303 	mov.w	r3, r3, lsl #16
  40c780:	ea4f 4512 	mov.w	r5, r2, lsr #16
  40c784:	ea4f 4313 	mov.w	r3, r3, lsr #16
  40c788:	e028      	b.n	40c7dc <strcmp+0x19c>
  40c78a:	bf00      	nop
  40c78c:	f002 05ff 	and.w	r5, r2, #255	; 0xff
  40c790:	ebb5 6f13 	cmp.w	r5, r3, lsr #24
  40c794:	f1a2 3c01 	sub.w	ip, r2, #16843009	; 0x1010101
  40c798:	ea2c 0c02 	bic.w	ip, ip, r2
  40c79c:	d10d      	bne.n	40c7ba <strcmp+0x17a>
  40c79e:	f01c 3c80 	ands.w	ip, ip, #2155905152	; 0x80808080
  40c7a2:	bf08      	it	eq
  40c7a4:	f851 3b04 	ldreq.w	r3, [r1], #4
  40c7a8:	d10a      	bne.n	40c7c0 <strcmp+0x180>
  40c7aa:	ea85 0502 	eor.w	r5, r5, r2
  40c7ae:	ebb5 2f03 	cmp.w	r5, r3, lsl #8
  40c7b2:	d10a      	bne.n	40c7ca <strcmp+0x18a>
  40c7b4:	f850 2b04 	ldr.w	r2, [r0], #4
  40c7b8:	e7e8      	b.n	40c78c <strcmp+0x14c>
  40c7ba:	ea4f 6313 	mov.w	r3, r3, lsr #24
  40c7be:	e00d      	b.n	40c7dc <strcmp+0x19c>
  40c7c0:	f012 0fff 	tst.w	r2, #255	; 0xff
  40c7c4:	d006      	beq.n	40c7d4 <strcmp+0x194>
  40c7c6:	f851 3b04 	ldr.w	r3, [r1], #4
  40c7ca:	ea4f 2512 	mov.w	r5, r2, lsr #8
  40c7ce:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  40c7d2:	e003      	b.n	40c7dc <strcmp+0x19c>
  40c7d4:	f04f 0000 	mov.w	r0, #0
  40c7d8:	bc20      	pop	{r5}
  40c7da:	4770      	bx	lr
  40c7dc:	f005 02ff 	and.w	r2, r5, #255	; 0xff
  40c7e0:	f003 00ff 	and.w	r0, r3, #255	; 0xff
  40c7e4:	2801      	cmp	r0, #1
  40c7e6:	bf28      	it	cs
  40c7e8:	4290      	cmpcs	r0, r2
  40c7ea:	bf04      	itt	eq
  40c7ec:	0a2d      	lsreq	r5, r5, #8
  40c7ee:	0a1b      	lsreq	r3, r3, #8
  40c7f0:	d0f4      	beq.n	40c7dc <strcmp+0x19c>
  40c7f2:	eba2 0000 	sub.w	r0, r2, r0
  40c7f6:	bc20      	pop	{r5}
  40c7f8:	4770      	bx	lr
  40c7fa:	bf00      	nop

0040c7fc <strlen>:
  40c7fc:	f020 0103 	bic.w	r1, r0, #3
  40c800:	f010 0003 	ands.w	r0, r0, #3
  40c804:	f1c0 0000 	rsb	r0, r0, #0
  40c808:	f851 3b04 	ldr.w	r3, [r1], #4
  40c80c:	f100 0c04 	add.w	ip, r0, #4
  40c810:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
  40c814:	f06f 0200 	mvn.w	r2, #0
  40c818:	bf1c      	itt	ne
  40c81a:	fa22 f20c 	lsrne.w	r2, r2, ip
  40c81e:	4313      	orrne	r3, r2
  40c820:	f04f 0c01 	mov.w	ip, #1
  40c824:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
  40c828:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
  40c82c:	eba3 020c 	sub.w	r2, r3, ip
  40c830:	ea22 0203 	bic.w	r2, r2, r3
  40c834:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
  40c838:	bf04      	itt	eq
  40c83a:	f851 3b04 	ldreq.w	r3, [r1], #4
  40c83e:	3004      	addeq	r0, #4
  40c840:	d0f4      	beq.n	40c82c <strlen+0x30>
  40c842:	f1c2 0100 	rsb	r1, r2, #0
  40c846:	ea02 0201 	and.w	r2, r2, r1
  40c84a:	fab2 f282 	clz	r2, r2
  40c84e:	f1c2 021f 	rsb	r2, r2, #31
  40c852:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40c856:	4770      	bx	lr

0040c858 <strncmp>:
  40c858:	2a00      	cmp	r2, #0
  40c85a:	d03f      	beq.n	40c8dc <strncmp+0x84>
  40c85c:	ea40 0301 	orr.w	r3, r0, r1
  40c860:	f013 0303 	ands.w	r3, r3, #3
  40c864:	b4f0      	push	{r4, r5, r6, r7}
  40c866:	d125      	bne.n	40c8b4 <strncmp+0x5c>
  40c868:	2a03      	cmp	r2, #3
  40c86a:	d923      	bls.n	40c8b4 <strncmp+0x5c>
  40c86c:	6804      	ldr	r4, [r0, #0]
  40c86e:	680d      	ldr	r5, [r1, #0]
  40c870:	42ac      	cmp	r4, r5
  40c872:	d11f      	bne.n	40c8b4 <strncmp+0x5c>
  40c874:	3a04      	subs	r2, #4
  40c876:	d033      	beq.n	40c8e0 <strncmp+0x88>
  40c878:	f1a4 3501 	sub.w	r5, r4, #16843009	; 0x1010101
  40c87c:	ea25 0404 	bic.w	r4, r5, r4
  40c880:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
  40c884:	d12f      	bne.n	40c8e6 <strncmp+0x8e>
  40c886:	1d07      	adds	r7, r0, #4
  40c888:	1d0d      	adds	r5, r1, #4
  40c88a:	e00d      	b.n	40c8a8 <strncmp+0x50>
  40c88c:	f857 3b04 	ldr.w	r3, [r7], #4
  40c890:	680e      	ldr	r6, [r1, #0]
  40c892:	f1a3 3401 	sub.w	r4, r3, #16843009	; 0x1010101
  40c896:	42b3      	cmp	r3, r6
  40c898:	ea24 0403 	bic.w	r4, r4, r3
  40c89c:	d10a      	bne.n	40c8b4 <strncmp+0x5c>
  40c89e:	3a04      	subs	r2, #4
  40c8a0:	d01e      	beq.n	40c8e0 <strncmp+0x88>
  40c8a2:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
  40c8a6:	d121      	bne.n	40c8ec <strncmp+0x94>
  40c8a8:	2a03      	cmp	r2, #3
  40c8aa:	4629      	mov	r1, r5
  40c8ac:	4638      	mov	r0, r7
  40c8ae:	f105 0504 	add.w	r5, r5, #4
  40c8b2:	d8eb      	bhi.n	40c88c <strncmp+0x34>
  40c8b4:	7803      	ldrb	r3, [r0, #0]
  40c8b6:	780c      	ldrb	r4, [r1, #0]
  40c8b8:	3a01      	subs	r2, #1
  40c8ba:	429c      	cmp	r4, r3
  40c8bc:	d10b      	bne.n	40c8d6 <strncmp+0x7e>
  40c8be:	b17a      	cbz	r2, 40c8e0 <strncmp+0x88>
  40c8c0:	b914      	cbnz	r4, 40c8c8 <strncmp+0x70>
  40c8c2:	e015      	b.n	40c8f0 <strncmp+0x98>
  40c8c4:	b162      	cbz	r2, 40c8e0 <strncmp+0x88>
  40c8c6:	b173      	cbz	r3, 40c8e6 <strncmp+0x8e>
  40c8c8:	f810 3f01 	ldrb.w	r3, [r0, #1]!
  40c8cc:	f811 4f01 	ldrb.w	r4, [r1, #1]!
  40c8d0:	3a01      	subs	r2, #1
  40c8d2:	42a3      	cmp	r3, r4
  40c8d4:	d0f6      	beq.n	40c8c4 <strncmp+0x6c>
  40c8d6:	1b18      	subs	r0, r3, r4
  40c8d8:	bcf0      	pop	{r4, r5, r6, r7}
  40c8da:	4770      	bx	lr
  40c8dc:	4610      	mov	r0, r2
  40c8de:	4770      	bx	lr
  40c8e0:	4610      	mov	r0, r2
  40c8e2:	bcf0      	pop	{r4, r5, r6, r7}
  40c8e4:	4770      	bx	lr
  40c8e6:	4618      	mov	r0, r3
  40c8e8:	bcf0      	pop	{r4, r5, r6, r7}
  40c8ea:	4770      	bx	lr
  40c8ec:	2000      	movs	r0, #0
  40c8ee:	e7f3      	b.n	40c8d8 <strncmp+0x80>
  40c8f0:	4620      	mov	r0, r4
  40c8f2:	e7f1      	b.n	40c8d8 <strncmp+0x80>

0040c8f4 <strncpy>:
  40c8f4:	ea40 0301 	orr.w	r3, r0, r1
  40c8f8:	079b      	lsls	r3, r3, #30
  40c8fa:	b470      	push	{r4, r5, r6}
  40c8fc:	d12b      	bne.n	40c956 <strncpy+0x62>
  40c8fe:	2a03      	cmp	r2, #3
  40c900:	d929      	bls.n	40c956 <strncpy+0x62>
  40c902:	460c      	mov	r4, r1
  40c904:	4603      	mov	r3, r0
  40c906:	4621      	mov	r1, r4
  40c908:	f854 6b04 	ldr.w	r6, [r4], #4
  40c90c:	f1a6 3501 	sub.w	r5, r6, #16843009	; 0x1010101
  40c910:	ea25 0506 	bic.w	r5, r5, r6
  40c914:	f015 3f80 	tst.w	r5, #2155905152	; 0x80808080
  40c918:	d106      	bne.n	40c928 <strncpy+0x34>
  40c91a:	3a04      	subs	r2, #4
  40c91c:	2a03      	cmp	r2, #3
  40c91e:	f843 6b04 	str.w	r6, [r3], #4
  40c922:	4621      	mov	r1, r4
  40c924:	d8ef      	bhi.n	40c906 <strncpy+0x12>
  40c926:	b1a2      	cbz	r2, 40c952 <strncpy+0x5e>
  40c928:	780c      	ldrb	r4, [r1, #0]
  40c92a:	3a01      	subs	r2, #1
  40c92c:	701c      	strb	r4, [r3, #0]
  40c92e:	3101      	adds	r1, #1
  40c930:	3301      	adds	r3, #1
  40c932:	b13c      	cbz	r4, 40c944 <strncpy+0x50>
  40c934:	b16a      	cbz	r2, 40c952 <strncpy+0x5e>
  40c936:	f811 4b01 	ldrb.w	r4, [r1], #1
  40c93a:	3a01      	subs	r2, #1
  40c93c:	f803 4b01 	strb.w	r4, [r3], #1
  40c940:	2c00      	cmp	r4, #0
  40c942:	d1f7      	bne.n	40c934 <strncpy+0x40>
  40c944:	b12a      	cbz	r2, 40c952 <strncpy+0x5e>
  40c946:	441a      	add	r2, r3
  40c948:	2100      	movs	r1, #0
  40c94a:	f803 1b01 	strb.w	r1, [r3], #1
  40c94e:	429a      	cmp	r2, r3
  40c950:	d1fb      	bne.n	40c94a <strncpy+0x56>
  40c952:	bc70      	pop	{r4, r5, r6}
  40c954:	4770      	bx	lr
  40c956:	4603      	mov	r3, r0
  40c958:	e7e5      	b.n	40c926 <strncpy+0x32>
  40c95a:	bf00      	nop

0040c95c <critical_factorization>:
  40c95c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40c960:	f04f 0e01 	mov.w	lr, #1
  40c964:	4674      	mov	r4, lr
  40c966:	2500      	movs	r5, #0
  40c968:	f04f 36ff 	mov.w	r6, #4294967295
  40c96c:	192b      	adds	r3, r5, r4
  40c96e:	428b      	cmp	r3, r1
  40c970:	eb00 0706 	add.w	r7, r0, r6
  40c974:	d20d      	bcs.n	40c992 <critical_factorization+0x36>
  40c976:	5d3f      	ldrb	r7, [r7, r4]
  40c978:	f810 c003 	ldrb.w	ip, [r0, r3]
  40c97c:	45bc      	cmp	ip, r7
  40c97e:	d22d      	bcs.n	40c9dc <critical_factorization+0x80>
  40c980:	461d      	mov	r5, r3
  40c982:	2401      	movs	r4, #1
  40c984:	ebc6 0e03 	rsb	lr, r6, r3
  40c988:	192b      	adds	r3, r5, r4
  40c98a:	428b      	cmp	r3, r1
  40c98c:	eb00 0706 	add.w	r7, r0, r6
  40c990:	d3f1      	bcc.n	40c976 <critical_factorization+0x1a>
  40c992:	f04f 0801 	mov.w	r8, #1
  40c996:	4644      	mov	r4, r8
  40c998:	f8c2 e000 	str.w	lr, [r2]
  40c99c:	2500      	movs	r5, #0
  40c99e:	f04f 37ff 	mov.w	r7, #4294967295
  40c9a2:	192b      	adds	r3, r5, r4
  40c9a4:	4299      	cmp	r1, r3
  40c9a6:	eb00 0e07 	add.w	lr, r0, r7
  40c9aa:	d90e      	bls.n	40c9ca <critical_factorization+0x6e>
  40c9ac:	f81e e004 	ldrb.w	lr, [lr, r4]
  40c9b0:	f810 c003 	ldrb.w	ip, [r0, r3]
  40c9b4:	45f4      	cmp	ip, lr
  40c9b6:	d918      	bls.n	40c9ea <critical_factorization+0x8e>
  40c9b8:	461d      	mov	r5, r3
  40c9ba:	2401      	movs	r4, #1
  40c9bc:	ebc7 0803 	rsb	r8, r7, r3
  40c9c0:	192b      	adds	r3, r5, r4
  40c9c2:	4299      	cmp	r1, r3
  40c9c4:	eb00 0e07 	add.w	lr, r0, r7
  40c9c8:	d8f0      	bhi.n	40c9ac <critical_factorization+0x50>
  40c9ca:	3701      	adds	r7, #1
  40c9cc:	1c70      	adds	r0, r6, #1
  40c9ce:	4287      	cmp	r7, r0
  40c9d0:	bf24      	itt	cs
  40c9d2:	4638      	movcs	r0, r7
  40c9d4:	f8c2 8000 	strcs.w	r8, [r2]
  40c9d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40c9dc:	d00c      	beq.n	40c9f8 <critical_factorization+0x9c>
  40c9de:	f04f 0e01 	mov.w	lr, #1
  40c9e2:	462e      	mov	r6, r5
  40c9e4:	4674      	mov	r4, lr
  40c9e6:	4475      	add	r5, lr
  40c9e8:	e7c0      	b.n	40c96c <critical_factorization+0x10>
  40c9ea:	d00c      	beq.n	40ca06 <critical_factorization+0xaa>
  40c9ec:	f04f 0801 	mov.w	r8, #1
  40c9f0:	462f      	mov	r7, r5
  40c9f2:	4644      	mov	r4, r8
  40c9f4:	4445      	add	r5, r8
  40c9f6:	e7d4      	b.n	40c9a2 <critical_factorization+0x46>
  40c9f8:	4574      	cmp	r4, lr
  40c9fa:	bf09      	itett	eq
  40c9fc:	46a6      	moveq	lr, r4
  40c9fe:	3401      	addne	r4, #1
  40ca00:	461d      	moveq	r5, r3
  40ca02:	2401      	moveq	r4, #1
  40ca04:	e7b2      	b.n	40c96c <critical_factorization+0x10>
  40ca06:	4544      	cmp	r4, r8
  40ca08:	bf09      	itett	eq
  40ca0a:	46a0      	moveq	r8, r4
  40ca0c:	3401      	addne	r4, #1
  40ca0e:	461d      	moveq	r5, r3
  40ca10:	2401      	moveq	r4, #1
  40ca12:	e7c6      	b.n	40c9a2 <critical_factorization+0x46>

0040ca14 <two_way_long_needle>:
  40ca14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40ca18:	f2ad 4d14 	subw	sp, sp, #1044	; 0x414
  40ca1c:	4616      	mov	r6, r2
  40ca1e:	4605      	mov	r5, r0
  40ca20:	468b      	mov	fp, r1
  40ca22:	4610      	mov	r0, r2
  40ca24:	4619      	mov	r1, r3
  40ca26:	aa03      	add	r2, sp, #12
  40ca28:	461c      	mov	r4, r3
  40ca2a:	f7ff ff97 	bl	40c95c <critical_factorization>
  40ca2e:	4681      	mov	r9, r0
  40ca30:	ab03      	add	r3, sp, #12
  40ca32:	f20d 420c 	addw	r2, sp, #1036	; 0x40c
  40ca36:	f843 4f04 	str.w	r4, [r3, #4]!
  40ca3a:	4293      	cmp	r3, r2
  40ca3c:	d1fb      	bne.n	40ca36 <two_way_long_needle+0x22>
  40ca3e:	b14c      	cbz	r4, 40ca54 <two_way_long_needle+0x40>
  40ca40:	4632      	mov	r2, r6
  40ca42:	1e63      	subs	r3, r4, #1
  40ca44:	a804      	add	r0, sp, #16
  40ca46:	f812 1b01 	ldrb.w	r1, [r2], #1
  40ca4a:	f840 3021 	str.w	r3, [r0, r1, lsl #2]
  40ca4e:	f113 33ff 	adds.w	r3, r3, #4294967295
  40ca52:	d2f8      	bcs.n	40ca46 <two_way_long_needle+0x32>
  40ca54:	9903      	ldr	r1, [sp, #12]
  40ca56:	464a      	mov	r2, r9
  40ca58:	4431      	add	r1, r6
  40ca5a:	4630      	mov	r0, r6
  40ca5c:	f7ff fbbc 	bl	40c1d8 <memcmp>
  40ca60:	2800      	cmp	r0, #0
  40ca62:	d171      	bne.n	40cb48 <two_way_long_needle+0x134>
  40ca64:	f109 33ff 	add.w	r3, r9, #4294967295
  40ca68:	9300      	str	r3, [sp, #0]
  40ca6a:	18f3      	adds	r3, r6, r3
  40ca6c:	4682      	mov	sl, r0
  40ca6e:	9301      	str	r3, [sp, #4]
  40ca70:	4623      	mov	r3, r4
  40ca72:	4680      	mov	r8, r0
  40ca74:	4654      	mov	r4, sl
  40ca76:	4658      	mov	r0, fp
  40ca78:	469a      	mov	sl, r3
  40ca7a:	eb08 070a 	add.w	r7, r8, sl
  40ca7e:	1a3a      	subs	r2, r7, r0
  40ca80:	2100      	movs	r1, #0
  40ca82:	4428      	add	r0, r5
  40ca84:	f006 f93a 	bl	412cfc <memchr>
  40ca88:	2800      	cmp	r0, #0
  40ca8a:	d158      	bne.n	40cb3e <two_way_long_needle+0x12a>
  40ca8c:	2f00      	cmp	r7, #0
  40ca8e:	d056      	beq.n	40cb3e <two_way_long_needle+0x12a>
  40ca90:	19eb      	adds	r3, r5, r7
  40ca92:	f813 2c01 	ldrb.w	r2, [r3, #-1]
  40ca96:	ab04      	add	r3, sp, #16
  40ca98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40ca9c:	b14b      	cbz	r3, 40cab2 <two_way_long_needle+0x9e>
  40ca9e:	b124      	cbz	r4, 40caaa <two_way_long_needle+0x96>
  40caa0:	9a03      	ldr	r2, [sp, #12]
  40caa2:	4293      	cmp	r3, r2
  40caa4:	d201      	bcs.n	40caaa <two_way_long_needle+0x96>
  40caa6:	ebc2 030a 	rsb	r3, r2, sl
  40caaa:	4498      	add	r8, r3
  40caac:	2400      	movs	r4, #0
  40caae:	4638      	mov	r0, r7
  40cab0:	e7e3      	b.n	40ca7a <two_way_long_needle+0x66>
  40cab2:	454c      	cmp	r4, r9
  40cab4:	4623      	mov	r3, r4
  40cab6:	bf38      	it	cc
  40cab8:	464b      	movcc	r3, r9
  40caba:	f10a 3eff 	add.w	lr, sl, #4294967295
  40cabe:	4573      	cmp	r3, lr
  40cac0:	d213      	bcs.n	40caea <two_way_long_needle+0xd6>
  40cac2:	eb08 0203 	add.w	r2, r8, r3
  40cac6:	5ca8      	ldrb	r0, [r5, r2]
  40cac8:	f816 c003 	ldrb.w	ip, [r6, r3]
  40cacc:	442a      	add	r2, r5
  40cace:	4584      	cmp	ip, r0
  40cad0:	eb06 0103 	add.w	r1, r6, r3
  40cad4:	d006      	beq.n	40cae4 <two_way_long_needle+0xd0>
  40cad6:	e02e      	b.n	40cb36 <two_way_long_needle+0x122>
  40cad8:	f811 cf01 	ldrb.w	ip, [r1, #1]!
  40cadc:	f812 0f01 	ldrb.w	r0, [r2, #1]!
  40cae0:	4584      	cmp	ip, r0
  40cae2:	d128      	bne.n	40cb36 <two_way_long_needle+0x122>
  40cae4:	3301      	adds	r3, #1
  40cae6:	4573      	cmp	r3, lr
  40cae8:	d3f6      	bcc.n	40cad8 <two_way_long_needle+0xc4>
  40caea:	454c      	cmp	r4, r9
  40caec:	9900      	ldr	r1, [sp, #0]
  40caee:	f080 808b 	bcs.w	40cc08 <two_way_long_needle+0x1f4>
  40caf2:	9b00      	ldr	r3, [sp, #0]
  40caf4:	9801      	ldr	r0, [sp, #4]
  40caf6:	eb08 0203 	add.w	r2, r8, r3
  40cafa:	5cab      	ldrb	r3, [r5, r2]
  40cafc:	7800      	ldrb	r0, [r0, #0]
  40cafe:	442a      	add	r2, r5
  40cb00:	4298      	cmp	r0, r3
  40cb02:	f040 8081 	bne.w	40cc08 <two_way_long_needle+0x1f4>
  40cb06:	9b01      	ldr	r3, [sp, #4]
  40cb08:	eb06 0b04 	add.w	fp, r6, r4
  40cb0c:	e006      	b.n	40cb1c <two_way_long_needle+0x108>
  40cb0e:	f813 ed01 	ldrb.w	lr, [r3, #-1]!
  40cb12:	f812 0d01 	ldrb.w	r0, [r2, #-1]!
  40cb16:	4586      	cmp	lr, r0
  40cb18:	d104      	bne.n	40cb24 <two_way_long_needle+0x110>
  40cb1a:	4661      	mov	r1, ip
  40cb1c:	459b      	cmp	fp, r3
  40cb1e:	f101 3cff 	add.w	ip, r1, #4294967295
  40cb22:	d1f4      	bne.n	40cb0e <two_way_long_needle+0xfa>
  40cb24:	3401      	adds	r4, #1
  40cb26:	428c      	cmp	r4, r1
  40cb28:	d870      	bhi.n	40cc0c <two_way_long_needle+0x1f8>
  40cb2a:	9c03      	ldr	r4, [sp, #12]
  40cb2c:	4638      	mov	r0, r7
  40cb2e:	44a0      	add	r8, r4
  40cb30:	ebc4 040a 	rsb	r4, r4, sl
  40cb34:	e7a1      	b.n	40ca7a <two_way_long_needle+0x66>
  40cb36:	f1c9 0201 	rsb	r2, r9, #1
  40cb3a:	4490      	add	r8, r2
  40cb3c:	e7b5      	b.n	40caaa <two_way_long_needle+0x96>
  40cb3e:	2000      	movs	r0, #0
  40cb40:	f20d 4d14 	addw	sp, sp, #1044	; 0x414
  40cb44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40cb48:	ebc9 0304 	rsb	r3, r9, r4
  40cb4c:	454b      	cmp	r3, r9
  40cb4e:	bf38      	it	cc
  40cb50:	464b      	movcc	r3, r9
  40cb52:	f109 38ff 	add.w	r8, r9, #4294967295
  40cb56:	3301      	adds	r3, #1
  40cb58:	9303      	str	r3, [sp, #12]
  40cb5a:	eb06 0308 	add.w	r3, r6, r8
  40cb5e:	4658      	mov	r0, fp
  40cb60:	46cb      	mov	fp, r9
  40cb62:	4699      	mov	r9, r3
  40cb64:	f04f 0a00 	mov.w	sl, #0
  40cb68:	eb0a 0704 	add.w	r7, sl, r4
  40cb6c:	1a3a      	subs	r2, r7, r0
  40cb6e:	2100      	movs	r1, #0
  40cb70:	4428      	add	r0, r5
  40cb72:	f006 f8c3 	bl	412cfc <memchr>
  40cb76:	2800      	cmp	r0, #0
  40cb78:	d1e1      	bne.n	40cb3e <two_way_long_needle+0x12a>
  40cb7a:	2f00      	cmp	r7, #0
  40cb7c:	d0df      	beq.n	40cb3e <two_way_long_needle+0x12a>
  40cb7e:	19eb      	adds	r3, r5, r7
  40cb80:	f813 2c01 	ldrb.w	r2, [r3, #-1]
  40cb84:	ab04      	add	r3, sp, #16
  40cb86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40cb8a:	bba3      	cbnz	r3, 40cbf6 <two_way_long_needle+0x1e2>
  40cb8c:	1e60      	subs	r0, r4, #1
  40cb8e:	4583      	cmp	fp, r0
  40cb90:	d215      	bcs.n	40cbbe <two_way_long_needle+0x1aa>
  40cb92:	eb0a 020b 	add.w	r2, sl, fp
  40cb96:	f815 e002 	ldrb.w	lr, [r5, r2]
  40cb9a:	f816 300b 	ldrb.w	r3, [r6, fp]
  40cb9e:	442a      	add	r2, r5
  40cba0:	459e      	cmp	lr, r3
  40cba2:	eb06 010b 	add.w	r1, r6, fp
  40cba6:	465b      	mov	r3, fp
  40cba8:	d006      	beq.n	40cbb8 <two_way_long_needle+0x1a4>
  40cbaa:	e027      	b.n	40cbfc <two_way_long_needle+0x1e8>
  40cbac:	f811 cf01 	ldrb.w	ip, [r1, #1]!
  40cbb0:	f812 ef01 	ldrb.w	lr, [r2, #1]!
  40cbb4:	45f4      	cmp	ip, lr
  40cbb6:	d121      	bne.n	40cbfc <two_way_long_needle+0x1e8>
  40cbb8:	3301      	adds	r3, #1
  40cbba:	4283      	cmp	r3, r0
  40cbbc:	d3f6      	bcc.n	40cbac <two_way_long_needle+0x198>
  40cbbe:	f1b8 3fff 	cmp.w	r8, #4294967295
  40cbc2:	d011      	beq.n	40cbe8 <two_way_long_needle+0x1d4>
  40cbc4:	eb0a 0208 	add.w	r2, sl, r8
  40cbc8:	5cab      	ldrb	r3, [r5, r2]
  40cbca:	f899 1000 	ldrb.w	r1, [r9]
  40cbce:	442a      	add	r2, r5
  40cbd0:	4299      	cmp	r1, r3
  40cbd2:	d10f      	bne.n	40cbf4 <two_way_long_needle+0x1e0>
  40cbd4:	464b      	mov	r3, r9
  40cbd6:	e005      	b.n	40cbe4 <two_way_long_needle+0x1d0>
  40cbd8:	f813 0d01 	ldrb.w	r0, [r3, #-1]!
  40cbdc:	f812 1d01 	ldrb.w	r1, [r2, #-1]!
  40cbe0:	4288      	cmp	r0, r1
  40cbe2:	d107      	bne.n	40cbf4 <two_way_long_needle+0x1e0>
  40cbe4:	42b3      	cmp	r3, r6
  40cbe6:	d1f7      	bne.n	40cbd8 <two_way_long_needle+0x1c4>
  40cbe8:	eb05 000a 	add.w	r0, r5, sl
  40cbec:	f20d 4d14 	addw	sp, sp, #1044	; 0x414
  40cbf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40cbf4:	9b03      	ldr	r3, [sp, #12]
  40cbf6:	449a      	add	sl, r3
  40cbf8:	4638      	mov	r0, r7
  40cbfa:	e7b5      	b.n	40cb68 <two_way_long_needle+0x154>
  40cbfc:	f1cb 0201 	rsb	r2, fp, #1
  40cc00:	4492      	add	sl, r2
  40cc02:	449a      	add	sl, r3
  40cc04:	4638      	mov	r0, r7
  40cc06:	e7af      	b.n	40cb68 <two_way_long_needle+0x154>
  40cc08:	4649      	mov	r1, r9
  40cc0a:	e78b      	b.n	40cb24 <two_way_long_needle+0x110>
  40cc0c:	eb05 0008 	add.w	r0, r5, r8
  40cc10:	e796      	b.n	40cb40 <two_way_long_needle+0x12c>
  40cc12:	bf00      	nop

0040cc14 <strstr>:
  40cc14:	7803      	ldrb	r3, [r0, #0]
  40cc16:	2b00      	cmp	r3, #0
  40cc18:	f000 8104 	beq.w	40ce24 <strstr+0x210>
  40cc1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40cc20:	f891 8000 	ldrb.w	r8, [r1]
  40cc24:	b085      	sub	sp, #20
  40cc26:	4644      	mov	r4, r8
  40cc28:	f1b8 0f00 	cmp.w	r8, #0
  40cc2c:	d016      	beq.n	40cc5c <strstr+0x48>
  40cc2e:	4686      	mov	lr, r0
  40cc30:	f101 0c01 	add.w	ip, r1, #1
  40cc34:	2701      	movs	r7, #1
  40cc36:	e004      	b.n	40cc42 <strstr+0x2e>
  40cc38:	4662      	mov	r2, ip
  40cc3a:	f812 4b01 	ldrb.w	r4, [r2], #1
  40cc3e:	b164      	cbz	r4, 40cc5a <strstr+0x46>
  40cc40:	4694      	mov	ip, r2
  40cc42:	429c      	cmp	r4, r3
  40cc44:	bf14      	ite	ne
  40cc46:	2700      	movne	r7, #0
  40cc48:	f007 0701 	andeq.w	r7, r7, #1
  40cc4c:	f81e 3f01 	ldrb.w	r3, [lr, #1]!
  40cc50:	2b00      	cmp	r3, #0
  40cc52:	d1f1      	bne.n	40cc38 <strstr+0x24>
  40cc54:	f89c 3000 	ldrb.w	r3, [ip]
  40cc58:	bb0b      	cbnz	r3, 40cc9e <strstr+0x8a>
  40cc5a:	b117      	cbz	r7, 40cc62 <strstr+0x4e>
  40cc5c:	b005      	add	sp, #20
  40cc5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40cc62:	460e      	mov	r6, r1
  40cc64:	4605      	mov	r5, r0
  40cc66:	4641      	mov	r1, r8
  40cc68:	3001      	adds	r0, #1
  40cc6a:	ebc6 040c 	rsb	r4, r6, ip
  40cc6e:	f7ff fc7f 	bl	40c570 <strchr>
  40cc72:	4607      	mov	r7, r0
  40cc74:	b198      	cbz	r0, 40cc9e <strstr+0x8a>
  40cc76:	2c01      	cmp	r4, #1
  40cc78:	d0f0      	beq.n	40cc5c <strstr+0x48>
  40cc7a:	1928      	adds	r0, r5, r4
  40cc7c:	4287      	cmp	r7, r0
  40cc7e:	bf94      	ite	ls
  40cc80:	ebc7 0b00 	rsbls	fp, r7, r0
  40cc84:	f04f 0b01 	movhi.w	fp, #1
  40cc88:	2c1f      	cmp	r4, #31
  40cc8a:	d90c      	bls.n	40cca6 <strstr+0x92>
  40cc8c:	4623      	mov	r3, r4
  40cc8e:	4632      	mov	r2, r6
  40cc90:	4659      	mov	r1, fp
  40cc92:	4638      	mov	r0, r7
  40cc94:	f7ff febe 	bl	40ca14 <two_way_long_needle>
  40cc98:	b005      	add	sp, #20
  40cc9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40cc9e:	2000      	movs	r0, #0
  40cca0:	b005      	add	sp, #20
  40cca2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40cca6:	aa03      	add	r2, sp, #12
  40cca8:	4621      	mov	r1, r4
  40ccaa:	4630      	mov	r0, r6
  40ccac:	f7ff fe56 	bl	40c95c <critical_factorization>
  40ccb0:	9903      	ldr	r1, [sp, #12]
  40ccb2:	4680      	mov	r8, r0
  40ccb4:	4602      	mov	r2, r0
  40ccb6:	4431      	add	r1, r6
  40ccb8:	4630      	mov	r0, r6
  40ccba:	f7ff fa8d 	bl	40c1d8 <memcmp>
  40ccbe:	2800      	cmp	r0, #0
  40ccc0:	d158      	bne.n	40cd74 <strstr+0x160>
  40ccc2:	4681      	mov	r9, r0
  40ccc4:	4605      	mov	r5, r0
  40ccc6:	46b2      	mov	sl, r6
  40ccc8:	4658      	mov	r0, fp
  40ccca:	f108 33ff 	add.w	r3, r8, #4294967295
  40ccce:	9301      	str	r3, [sp, #4]
  40ccd0:	18f3      	adds	r3, r6, r3
  40ccd2:	9300      	str	r3, [sp, #0]
  40ccd4:	1966      	adds	r6, r4, r5
  40ccd6:	1a32      	subs	r2, r6, r0
  40ccd8:	2100      	movs	r1, #0
  40ccda:	4438      	add	r0, r7
  40ccdc:	f006 f80e 	bl	412cfc <memchr>
  40cce0:	2800      	cmp	r0, #0
  40cce2:	d1dc      	bne.n	40cc9e <strstr+0x8a>
  40cce4:	2e00      	cmp	r6, #0
  40cce6:	d0da      	beq.n	40cc9e <strstr+0x8a>
  40cce8:	45c8      	cmp	r8, r9
  40ccea:	4643      	mov	r3, r8
  40ccec:	bf38      	it	cc
  40ccee:	464b      	movcc	r3, r9
  40ccf0:	429c      	cmp	r4, r3
  40ccf2:	d912      	bls.n	40cd1a <strstr+0x106>
  40ccf4:	195a      	adds	r2, r3, r5
  40ccf6:	5cb8      	ldrb	r0, [r7, r2]
  40ccf8:	f81a 1003 	ldrb.w	r1, [sl, r3]
  40ccfc:	443a      	add	r2, r7
  40ccfe:	4288      	cmp	r0, r1
  40cd00:	eb0a 0e03 	add.w	lr, sl, r3
  40cd04:	d006      	beq.n	40cd14 <strstr+0x100>
  40cd06:	e02d      	b.n	40cd64 <strstr+0x150>
  40cd08:	f81e 0f01 	ldrb.w	r0, [lr, #1]!
  40cd0c:	f812 1f01 	ldrb.w	r1, [r2, #1]!
  40cd10:	4288      	cmp	r0, r1
  40cd12:	d127      	bne.n	40cd64 <strstr+0x150>
  40cd14:	3301      	adds	r3, #1
  40cd16:	429c      	cmp	r4, r3
  40cd18:	d8f6      	bhi.n	40cd08 <strstr+0xf4>
  40cd1a:	9b01      	ldr	r3, [sp, #4]
  40cd1c:	45c8      	cmp	r8, r9
  40cd1e:	4619      	mov	r1, r3
  40cd20:	f240 8083 	bls.w	40ce2a <strstr+0x216>
  40cd24:	9800      	ldr	r0, [sp, #0]
  40cd26:	18ea      	adds	r2, r5, r3
  40cd28:	5cbb      	ldrb	r3, [r7, r2]
  40cd2a:	7800      	ldrb	r0, [r0, #0]
  40cd2c:	443a      	add	r2, r7
  40cd2e:	4298      	cmp	r0, r3
  40cd30:	d17b      	bne.n	40ce2a <strstr+0x216>
  40cd32:	9b00      	ldr	r3, [sp, #0]
  40cd34:	eb0a 0b09 	add.w	fp, sl, r9
  40cd38:	e006      	b.n	40cd48 <strstr+0x134>
  40cd3a:	f813 cd01 	ldrb.w	ip, [r3, #-1]!
  40cd3e:	f812 ed01 	ldrb.w	lr, [r2, #-1]!
  40cd42:	45f4      	cmp	ip, lr
  40cd44:	d104      	bne.n	40cd50 <strstr+0x13c>
  40cd46:	4601      	mov	r1, r0
  40cd48:	455b      	cmp	r3, fp
  40cd4a:	f101 30ff 	add.w	r0, r1, #4294967295
  40cd4e:	d1f4      	bne.n	40cd3a <strstr+0x126>
  40cd50:	f109 0901 	add.w	r9, r9, #1
  40cd54:	4589      	cmp	r9, r1
  40cd56:	d857      	bhi.n	40ce08 <strstr+0x1f4>
  40cd58:	9b03      	ldr	r3, [sp, #12]
  40cd5a:	4630      	mov	r0, r6
  40cd5c:	441d      	add	r5, r3
  40cd5e:	ebc3 0904 	rsb	r9, r3, r4
  40cd62:	e7b7      	b.n	40ccd4 <strstr+0xc0>
  40cd64:	f1c8 0201 	rsb	r2, r8, #1
  40cd68:	4415      	add	r5, r2
  40cd6a:	441d      	add	r5, r3
  40cd6c:	f04f 0900 	mov.w	r9, #0
  40cd70:	4630      	mov	r0, r6
  40cd72:	e7af      	b.n	40ccd4 <strstr+0xc0>
  40cd74:	ebc8 0304 	rsb	r3, r8, r4
  40cd78:	4543      	cmp	r3, r8
  40cd7a:	bf38      	it	cc
  40cd7c:	4643      	movcc	r3, r8
  40cd7e:	f108 39ff 	add.w	r9, r8, #4294967295
  40cd82:	3301      	adds	r3, #1
  40cd84:	9303      	str	r3, [sp, #12]
  40cd86:	eb06 0309 	add.w	r3, r6, r9
  40cd8a:	4658      	mov	r0, fp
  40cd8c:	469a      	mov	sl, r3
  40cd8e:	46bb      	mov	fp, r7
  40cd90:	2500      	movs	r5, #0
  40cd92:	1967      	adds	r7, r4, r5
  40cd94:	1a3a      	subs	r2, r7, r0
  40cd96:	2100      	movs	r1, #0
  40cd98:	4458      	add	r0, fp
  40cd9a:	f005 ffaf 	bl	412cfc <memchr>
  40cd9e:	2800      	cmp	r0, #0
  40cda0:	f47f af7d 	bne.w	40cc9e <strstr+0x8a>
  40cda4:	2f00      	cmp	r7, #0
  40cda6:	f43f af7a 	beq.w	40cc9e <strstr+0x8a>
  40cdaa:	4544      	cmp	r4, r8
  40cdac:	d915      	bls.n	40cdda <strstr+0x1c6>
  40cdae:	eb08 0205 	add.w	r2, r8, r5
  40cdb2:	f81b 0002 	ldrb.w	r0, [fp, r2]
  40cdb6:	f816 3008 	ldrb.w	r3, [r6, r8]
  40cdba:	445a      	add	r2, fp
  40cdbc:	4298      	cmp	r0, r3
  40cdbe:	eb06 0108 	add.w	r1, r6, r8
  40cdc2:	4643      	mov	r3, r8
  40cdc4:	d006      	beq.n	40cdd4 <strstr+0x1c0>
  40cdc6:	e023      	b.n	40ce10 <strstr+0x1fc>
  40cdc8:	f811 ef01 	ldrb.w	lr, [r1, #1]!
  40cdcc:	f812 0f01 	ldrb.w	r0, [r2, #1]!
  40cdd0:	4586      	cmp	lr, r0
  40cdd2:	d11d      	bne.n	40ce10 <strstr+0x1fc>
  40cdd4:	3301      	adds	r3, #1
  40cdd6:	429c      	cmp	r4, r3
  40cdd8:	d8f6      	bhi.n	40cdc8 <strstr+0x1b4>
  40cdda:	f1b9 3fff 	cmp.w	r9, #4294967295
  40cdde:	d012      	beq.n	40ce06 <strstr+0x1f2>
  40cde0:	eb05 0209 	add.w	r2, r5, r9
  40cde4:	f81b 3002 	ldrb.w	r3, [fp, r2]
  40cde8:	f89a 1000 	ldrb.w	r1, [sl]
  40cdec:	445a      	add	r2, fp
  40cdee:	4299      	cmp	r1, r3
  40cdf0:	d114      	bne.n	40ce1c <strstr+0x208>
  40cdf2:	4653      	mov	r3, sl
  40cdf4:	e005      	b.n	40ce02 <strstr+0x1ee>
  40cdf6:	f813 0d01 	ldrb.w	r0, [r3, #-1]!
  40cdfa:	f812 1d01 	ldrb.w	r1, [r2, #-1]!
  40cdfe:	4288      	cmp	r0, r1
  40ce00:	d10c      	bne.n	40ce1c <strstr+0x208>
  40ce02:	42b3      	cmp	r3, r6
  40ce04:	d1f7      	bne.n	40cdf6 <strstr+0x1e2>
  40ce06:	465f      	mov	r7, fp
  40ce08:	1978      	adds	r0, r7, r5
  40ce0a:	b005      	add	sp, #20
  40ce0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40ce10:	f1c8 0201 	rsb	r2, r8, #1
  40ce14:	4415      	add	r5, r2
  40ce16:	441d      	add	r5, r3
  40ce18:	4638      	mov	r0, r7
  40ce1a:	e7ba      	b.n	40cd92 <strstr+0x17e>
  40ce1c:	9b03      	ldr	r3, [sp, #12]
  40ce1e:	4638      	mov	r0, r7
  40ce20:	441d      	add	r5, r3
  40ce22:	e7b6      	b.n	40cd92 <strstr+0x17e>
  40ce24:	780b      	ldrb	r3, [r1, #0]
  40ce26:	b913      	cbnz	r3, 40ce2e <strstr+0x21a>
  40ce28:	4770      	bx	lr
  40ce2a:	4641      	mov	r1, r8
  40ce2c:	e790      	b.n	40cd50 <strstr+0x13c>
  40ce2e:	2000      	movs	r0, #0
  40ce30:	4770      	bx	lr
  40ce32:	bf00      	nop

0040ce34 <sulp>:
  40ce34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40ce38:	460f      	mov	r7, r1
  40ce3a:	4690      	mov	r8, r2
  40ce3c:	f006 fb1a 	bl	413474 <__ulp>
  40ce40:	4604      	mov	r4, r0
  40ce42:	460d      	mov	r5, r1
  40ce44:	f1b8 0f00 	cmp.w	r8, #0
  40ce48:	d011      	beq.n	40ce6e <sulp+0x3a>
  40ce4a:	f3c7 530a 	ubfx	r3, r7, #20, #11
  40ce4e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
  40ce52:	2b00      	cmp	r3, #0
  40ce54:	dd0b      	ble.n	40ce6e <sulp+0x3a>
  40ce56:	051b      	lsls	r3, r3, #20
  40ce58:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
  40ce5c:	2400      	movs	r4, #0
  40ce5e:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
  40ce62:	4622      	mov	r2, r4
  40ce64:	462b      	mov	r3, r5
  40ce66:	f7fe fb6d 	bl	40b544 <__aeabi_dmul>
  40ce6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40ce6e:	4620      	mov	r0, r4
  40ce70:	4629      	mov	r1, r5
  40ce72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40ce76:	bf00      	nop

0040ce78 <_strtod_r>:
  40ce78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40ce7c:	460e      	mov	r6, r1
  40ce7e:	4683      	mov	fp, r0
  40ce80:	b09f      	sub	sp, #124	; 0x7c
  40ce82:	9205      	str	r2, [sp, #20]
  40ce84:	460b      	mov	r3, r1
  40ce86:	2200      	movs	r2, #0
  40ce88:	2100      	movs	r1, #0
  40ce8a:	e9cd 1202 	strd	r1, r2, [sp, #8]
  40ce8e:	2200      	movs	r2, #0
  40ce90:	9619      	str	r6, [sp, #100]	; 0x64
  40ce92:	921a      	str	r2, [sp, #104]	; 0x68
  40ce94:	461a      	mov	r2, r3
  40ce96:	f813 7b01 	ldrb.w	r7, [r3], #1
  40ce9a:	2f2d      	cmp	r7, #45	; 0x2d
  40ce9c:	f200 80ee 	bhi.w	40d07c <_strtod_r+0x204>
  40cea0:	e8df f017 	tbh	[pc, r7, lsl #1]
  40cea4:	00ec002e 	.word	0x00ec002e
  40cea8:	00ec00ec 	.word	0x00ec00ec
  40ceac:	00ec00ec 	.word	0x00ec00ec
  40ceb0:	00ec00ec 	.word	0x00ec00ec
  40ceb4:	00db00ec 	.word	0x00db00ec
  40ceb8:	00db00db 	.word	0x00db00db
  40cebc:	00db00db 	.word	0x00db00db
  40cec0:	00ec00ec 	.word	0x00ec00ec
  40cec4:	00ec00ec 	.word	0x00ec00ec
  40cec8:	00ec00ec 	.word	0x00ec00ec
  40cecc:	00ec00ec 	.word	0x00ec00ec
  40ced0:	00ec00ec 	.word	0x00ec00ec
  40ced4:	00ec00ec 	.word	0x00ec00ec
  40ced8:	00ec00ec 	.word	0x00ec00ec
  40cedc:	00ec00ec 	.word	0x00ec00ec
  40cee0:	00ec00ec 	.word	0x00ec00ec
  40cee4:	00ec00db 	.word	0x00ec00db
  40cee8:	00ec00ec 	.word	0x00ec00ec
  40ceec:	00ec00ec 	.word	0x00ec00ec
  40cef0:	00ec00ec 	.word	0x00ec00ec
  40cef4:	00ec00ec 	.word	0x00ec00ec
  40cef8:	004400ec 	.word	0x004400ec
  40cefc:	00d800ec 	.word	0x00d800ec
  40cf00:	9b05      	ldr	r3, [sp, #20]
  40cf02:	f04f 0900 	mov.w	r9, #0
  40cf06:	f04f 0a00 	mov.w	sl, #0
  40cf0a:	b153      	cbz	r3, 40cf22 <_strtod_r+0xaa>
  40cf0c:	2300      	movs	r3, #0
  40cf0e:	9306      	str	r3, [sp, #24]
  40cf10:	9b05      	ldr	r3, [sp, #20]
  40cf12:	601e      	str	r6, [r3, #0]
  40cf14:	9b06      	ldr	r3, [sp, #24]
  40cf16:	b123      	cbz	r3, 40cf22 <_strtod_r+0xaa>
  40cf18:	4649      	mov	r1, r9
  40cf1a:	f10a 4300 	add.w	r3, sl, #2147483648	; 0x80000000
  40cf1e:	4689      	mov	r9, r1
  40cf20:	469a      	mov	sl, r3
  40cf22:	4648      	mov	r0, r9
  40cf24:	4651      	mov	r1, sl
  40cf26:	b01f      	add	sp, #124	; 0x7c
  40cf28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40cf2c:	2300      	movs	r3, #0
  40cf2e:	9306      	str	r3, [sp, #24]
  40cf30:	1c54      	adds	r4, r2, #1
  40cf32:	9419      	str	r4, [sp, #100]	; 0x64
  40cf34:	7857      	ldrb	r7, [r2, #1]
  40cf36:	2f00      	cmp	r7, #0
  40cf38:	d0e2      	beq.n	40cf00 <_strtod_r+0x88>
  40cf3a:	2f30      	cmp	r7, #48	; 0x30
  40cf3c:	f000 80a4 	beq.w	40d088 <_strtod_r+0x210>
  40cf40:	9408      	str	r4, [sp, #32]
  40cf42:	f04f 0a00 	mov.w	sl, #0
  40cf46:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
  40cf4a:	f04f 0800 	mov.w	r8, #0
  40cf4e:	2b09      	cmp	r3, #9
  40cf50:	4645      	mov	r5, r8
  40cf52:	4623      	mov	r3, r4
  40cf54:	4644      	mov	r4, r8
  40cf56:	d819      	bhi.n	40cf8c <_strtod_r+0x114>
  40cf58:	2c08      	cmp	r4, #8
  40cf5a:	bfc8      	it	gt
  40cf5c:	eb08 0888 	addgt.w	r8, r8, r8, lsl #2
  40cf60:	eb05 0285 	add.w	r2, r5, r5, lsl #2
  40cf64:	f103 0301 	add.w	r3, r3, #1
  40cf68:	eb07 0242 	add.w	r2, r7, r2, lsl #1
  40cf6c:	9319      	str	r3, [sp, #100]	; 0x64
  40cf6e:	bfc4      	itt	gt
  40cf70:	eb07 0748 	addgt.w	r7, r7, r8, lsl #1
  40cf74:	f1a7 0830 	subgt.w	r8, r7, #48	; 0x30
  40cf78:	781f      	ldrb	r7, [r3, #0]
  40cf7a:	bfd8      	it	le
  40cf7c:	f1a2 0530 	suble.w	r5, r2, #48	; 0x30
  40cf80:	f1a7 0230 	sub.w	r2, r7, #48	; 0x30
  40cf84:	2a09      	cmp	r2, #9
  40cf86:	f104 0401 	add.w	r4, r4, #1
  40cf8a:	d9e5      	bls.n	40cf58 <_strtod_r+0xe0>
  40cf8c:	4658      	mov	r0, fp
  40cf8e:	9307      	str	r3, [sp, #28]
  40cf90:	f005 fb88 	bl	4126a4 <_localeconv_r>
  40cf94:	f8d0 9000 	ldr.w	r9, [r0]
  40cf98:	4658      	mov	r0, fp
  40cf9a:	f005 fb83 	bl	4126a4 <_localeconv_r>
  40cf9e:	6800      	ldr	r0, [r0, #0]
  40cfa0:	f7ff fc2c 	bl	40c7fc <strlen>
  40cfa4:	9b07      	ldr	r3, [sp, #28]
  40cfa6:	4602      	mov	r2, r0
  40cfa8:	4649      	mov	r1, r9
  40cfaa:	4618      	mov	r0, r3
  40cfac:	f7ff fc54 	bl	40c858 <strncmp>
  40cfb0:	4681      	mov	r9, r0
  40cfb2:	2800      	cmp	r0, #0
  40cfb4:	f000 80e2 	beq.w	40d17c <_strtod_r+0x304>
  40cfb8:	2000      	movs	r0, #0
  40cfba:	4684      	mov	ip, r0
  40cfbc:	4686      	mov	lr, r0
  40cfbe:	46a1      	mov	r9, r4
  40cfc0:	2f65      	cmp	r7, #101	; 0x65
  40cfc2:	d073      	beq.n	40d0ac <_strtod_r+0x234>
  40cfc4:	2f45      	cmp	r7, #69	; 0x45
  40cfc6:	d071      	beq.n	40d0ac <_strtod_r+0x234>
  40cfc8:	2300      	movs	r3, #0
  40cfca:	f1b9 0f00 	cmp.w	r9, #0
  40cfce:	d046      	beq.n	40d05e <_strtod_r+0x1e6>
  40cfd0:	f1b9 0f10 	cmp.w	r9, #16
  40cfd4:	46ca      	mov	sl, r9
  40cfd6:	ebcc 0303 	rsb	r3, ip, r3
  40cfda:	4628      	mov	r0, r5
  40cfdc:	bfa8      	it	ge
  40cfde:	f04f 0a10 	movge.w	sl, #16
  40cfe2:	930a      	str	r3, [sp, #40]	; 0x28
  40cfe4:	f7fe fa38 	bl	40b458 <__aeabi_ui2d>
  40cfe8:	2c00      	cmp	r4, #0
  40cfea:	bf08      	it	eq
  40cfec:	464c      	moveq	r4, r9
  40cfee:	f1ba 0f09 	cmp.w	sl, #9
  40cff2:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40cff6:	dd13      	ble.n	40d020 <_strtod_r+0x1a8>
  40cff8:	4b72      	ldr	r3, [pc, #456]	; (40d1c4 <_strtod_r+0x34c>)
  40cffa:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
  40cffe:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
  40d002:	f7fe fa9f 	bl	40b544 <__aeabi_dmul>
  40d006:	4606      	mov	r6, r0
  40d008:	4640      	mov	r0, r8
  40d00a:	460f      	mov	r7, r1
  40d00c:	f7fe fa24 	bl	40b458 <__aeabi_ui2d>
  40d010:	4602      	mov	r2, r0
  40d012:	460b      	mov	r3, r1
  40d014:	4630      	mov	r0, r6
  40d016:	4639      	mov	r1, r7
  40d018:	f7fe f8e2 	bl	40b1e0 <__adddf3>
  40d01c:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40d020:	f1b9 0f0f 	cmp.w	r9, #15
  40d024:	f300 80d6 	bgt.w	40d1d4 <_strtod_r+0x35c>
  40d028:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40d02a:	2b00      	cmp	r3, #0
  40d02c:	f000 80a3 	beq.w	40d176 <_strtod_r+0x2fe>
  40d030:	f340 855a 	ble.w	40dae8 <_strtod_r+0xc70>
  40d034:	980a      	ldr	r0, [sp, #40]	; 0x28
  40d036:	2816      	cmp	r0, #22
  40d038:	f300 8497 	bgt.w	40d96a <_strtod_r+0xaf2>
  40d03c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40d040:	4960      	ldr	r1, [pc, #384]	; (40d1c4 <_strtod_r+0x34c>)
  40d042:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
  40d046:	e9d1 0100 	ldrd	r0, r1, [r1]
  40d04a:	f7fe fa7b 	bl	40b544 <__aeabi_dmul>
  40d04e:	4681      	mov	r9, r0
  40d050:	468a      	mov	sl, r1
  40d052:	e00d      	b.n	40d070 <_strtod_r+0x1f8>
  40d054:	2301      	movs	r3, #1
  40d056:	9306      	str	r3, [sp, #24]
  40d058:	e76a      	b.n	40cf30 <_strtod_r+0xb8>
  40d05a:	9319      	str	r3, [sp, #100]	; 0x64
  40d05c:	e71a      	b.n	40ce94 <_strtod_r+0x1c>
  40d05e:	b918      	cbnz	r0, 40d068 <_strtod_r+0x1f0>
  40d060:	f1ba 0f00 	cmp.w	sl, #0
  40d064:	f000 82a0 	beq.w	40d5a8 <_strtod_r+0x730>
  40d068:	f04f 0900 	mov.w	r9, #0
  40d06c:	f04f 0a00 	mov.w	sl, #0
  40d070:	9b05      	ldr	r3, [sp, #20]
  40d072:	2b00      	cmp	r3, #0
  40d074:	f43f af4e 	beq.w	40cf14 <_strtod_r+0x9c>
  40d078:	9e19      	ldr	r6, [sp, #100]	; 0x64
  40d07a:	e749      	b.n	40cf10 <_strtod_r+0x98>
  40d07c:	2300      	movs	r3, #0
  40d07e:	2f30      	cmp	r7, #48	; 0x30
  40d080:	4614      	mov	r4, r2
  40d082:	9306      	str	r3, [sp, #24]
  40d084:	f47f af5c 	bne.w	40cf40 <_strtod_r+0xc8>
  40d088:	7863      	ldrb	r3, [r4, #1]
  40d08a:	2b58      	cmp	r3, #88	; 0x58
  40d08c:	f000 8346 	beq.w	40d71c <_strtod_r+0x8a4>
  40d090:	2b78      	cmp	r3, #120	; 0x78
  40d092:	f000 8343 	beq.w	40d71c <_strtod_r+0x8a4>
  40d096:	3401      	adds	r4, #1
  40d098:	9419      	str	r4, [sp, #100]	; 0x64
  40d09a:	7827      	ldrb	r7, [r4, #0]
  40d09c:	2f30      	cmp	r7, #48	; 0x30
  40d09e:	d0fa      	beq.n	40d096 <_strtod_r+0x21e>
  40d0a0:	2f00      	cmp	r7, #0
  40d0a2:	d0e1      	beq.n	40d068 <_strtod_r+0x1f0>
  40d0a4:	9408      	str	r4, [sp, #32]
  40d0a6:	f04f 0a01 	mov.w	sl, #1
  40d0aa:	e74c      	b.n	40cf46 <_strtod_r+0xce>
  40d0ac:	f1b9 0f00 	cmp.w	r9, #0
  40d0b0:	f000 8206 	beq.w	40d4c0 <_strtod_r+0x648>
  40d0b4:	9e19      	ldr	r6, [sp, #100]	; 0x64
  40d0b6:	1c73      	adds	r3, r6, #1
  40d0b8:	9319      	str	r3, [sp, #100]	; 0x64
  40d0ba:	7877      	ldrb	r7, [r6, #1]
  40d0bc:	2f2b      	cmp	r7, #43	; 0x2b
  40d0be:	f000 826a 	beq.w	40d596 <_strtod_r+0x71e>
  40d0c2:	2f2d      	cmp	r7, #45	; 0x2d
  40d0c4:	f000 8261 	beq.w	40d58a <_strtod_r+0x712>
  40d0c8:	2300      	movs	r3, #0
  40d0ca:	9307      	str	r3, [sp, #28]
  40d0cc:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
  40d0d0:	2b09      	cmp	r3, #9
  40d0d2:	f200 8219 	bhi.w	40d508 <_strtod_r+0x690>
  40d0d6:	2f30      	cmp	r7, #48	; 0x30
  40d0d8:	d105      	bne.n	40d0e6 <_strtod_r+0x26e>
  40d0da:	9b19      	ldr	r3, [sp, #100]	; 0x64
  40d0dc:	3301      	adds	r3, #1
  40d0de:	9319      	str	r3, [sp, #100]	; 0x64
  40d0e0:	781f      	ldrb	r7, [r3, #0]
  40d0e2:	2f30      	cmp	r7, #48	; 0x30
  40d0e4:	d0fa      	beq.n	40d0dc <_strtod_r+0x264>
  40d0e6:	f1a7 0331 	sub.w	r3, r7, #49	; 0x31
  40d0ea:	2b08      	cmp	r3, #8
  40d0ec:	f63f af6c 	bhi.w	40cfc8 <_strtod_r+0x150>
  40d0f0:	9b19      	ldr	r3, [sp, #100]	; 0x64
  40d0f2:	4619      	mov	r1, r3
  40d0f4:	460a      	mov	r2, r1
  40d0f6:	3201      	adds	r2, #1
  40d0f8:	9219      	str	r2, [sp, #100]	; 0x64
  40d0fa:	930a      	str	r3, [sp, #40]	; 0x28
  40d0fc:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
  40d100:	784f      	ldrb	r7, [r1, #1]
  40d102:	f1a7 0130 	sub.w	r1, r7, #48	; 0x30
  40d106:	2909      	cmp	r1, #9
  40d108:	d80b      	bhi.n	40d122 <_strtod_r+0x2aa>
  40d10a:	3201      	adds	r2, #1
  40d10c:	9219      	str	r2, [sp, #100]	; 0x64
  40d10e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  40d112:	eb07 0343 	add.w	r3, r7, r3, lsl #1
  40d116:	7817      	ldrb	r7, [r2, #0]
  40d118:	3b30      	subs	r3, #48	; 0x30
  40d11a:	f1a7 0130 	sub.w	r1, r7, #48	; 0x30
  40d11e:	2909      	cmp	r1, #9
  40d120:	d9f3      	bls.n	40d10a <_strtod_r+0x292>
  40d122:	990a      	ldr	r1, [sp, #40]	; 0x28
  40d124:	1a52      	subs	r2, r2, r1
  40d126:	2a08      	cmp	r2, #8
  40d128:	f300 8416 	bgt.w	40d958 <_strtod_r+0xae0>
  40d12c:	f644 621f 	movw	r2, #19999	; 0x4e1f
  40d130:	4293      	cmp	r3, r2
  40d132:	bfa8      	it	ge
  40d134:	4613      	movge	r3, r2
  40d136:	9a07      	ldr	r2, [sp, #28]
  40d138:	2a00      	cmp	r2, #0
  40d13a:	f43f af46 	beq.w	40cfca <_strtod_r+0x152>
  40d13e:	425b      	negs	r3, r3
  40d140:	f1b9 0f00 	cmp.w	r9, #0
  40d144:	f47f af44 	bne.w	40cfd0 <_strtod_r+0x158>
  40d148:	e789      	b.n	40d05e <_strtod_r+0x1e6>
  40d14a:	a819      	add	r0, sp, #100	; 0x64
  40d14c:	491e      	ldr	r1, [pc, #120]	; (40d1c8 <_strtod_r+0x350>)
  40d14e:	f005 f9c7 	bl	4124e0 <__match>
  40d152:	2800      	cmp	r0, #0
  40d154:	f43f aed4 	beq.w	40cf00 <_strtod_r+0x88>
  40d158:	9b19      	ldr	r3, [sp, #100]	; 0x64
  40d15a:	a819      	add	r0, sp, #100	; 0x64
  40d15c:	3b01      	subs	r3, #1
  40d15e:	491b      	ldr	r1, [pc, #108]	; (40d1cc <_strtod_r+0x354>)
  40d160:	9319      	str	r3, [sp, #100]	; 0x64
  40d162:	f005 f9bd 	bl	4124e0 <__match>
  40d166:	b910      	cbnz	r0, 40d16e <_strtod_r+0x2f6>
  40d168:	9b19      	ldr	r3, [sp, #100]	; 0x64
  40d16a:	3301      	adds	r3, #1
  40d16c:	9319      	str	r3, [sp, #100]	; 0x64
  40d16e:	4b18      	ldr	r3, [pc, #96]	; (40d1d0 <_strtod_r+0x358>)
  40d170:	9303      	str	r3, [sp, #12]
  40d172:	2300      	movs	r3, #0
  40d174:	9302      	str	r3, [sp, #8]
  40d176:	e9dd 9a02 	ldrd	r9, sl, [sp, #8]
  40d17a:	e779      	b.n	40d070 <_strtod_r+0x1f8>
  40d17c:	4658      	mov	r0, fp
  40d17e:	f005 fa91 	bl	4126a4 <_localeconv_r>
  40d182:	6800      	ldr	r0, [r0, #0]
  40d184:	f7ff fb3a 	bl	40c7fc <strlen>
  40d188:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40d18a:	1813      	adds	r3, r2, r0
  40d18c:	9319      	str	r3, [sp, #100]	; 0x64
  40d18e:	5c17      	ldrb	r7, [r2, r0]
  40d190:	2c00      	cmp	r4, #0
  40d192:	f040 81e8 	bne.w	40d566 <_strtod_r+0x6ee>
  40d196:	2f30      	cmp	r7, #48	; 0x30
  40d198:	4620      	mov	r0, r4
  40d19a:	d105      	bne.n	40d1a8 <_strtod_r+0x330>
  40d19c:	3301      	adds	r3, #1
  40d19e:	9319      	str	r3, [sp, #100]	; 0x64
  40d1a0:	781f      	ldrb	r7, [r3, #0]
  40d1a2:	3001      	adds	r0, #1
  40d1a4:	2f30      	cmp	r7, #48	; 0x30
  40d1a6:	d0f9      	beq.n	40d19c <_strtod_r+0x324>
  40d1a8:	f1a7 0331 	sub.w	r3, r7, #49	; 0x31
  40d1ac:	2b08      	cmp	r3, #8
  40d1ae:	f240 843c 	bls.w	40da2a <_strtod_r+0xbb2>
  40d1b2:	2f65      	cmp	r7, #101	; 0x65
  40d1b4:	f000 8180 	beq.w	40d4b8 <_strtod_r+0x640>
  40d1b8:	f04f 0900 	mov.w	r9, #0
  40d1bc:	46cc      	mov	ip, r9
  40d1be:	f04f 0e01 	mov.w	lr, #1
  40d1c2:	e6ff      	b.n	40cfc4 <_strtod_r+0x14c>
  40d1c4:	00415918 	.word	0x00415918
  40d1c8:	00415728 	.word	0x00415728
  40d1cc:	0041572c 	.word	0x0041572c
  40d1d0:	7ff00000 	.word	0x7ff00000
  40d1d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40d1d6:	ebca 0a09 	rsb	sl, sl, r9
  40d1da:	449a      	add	sl, r3
  40d1dc:	f1ba 0f00 	cmp.w	sl, #0
  40d1e0:	f340 8361 	ble.w	40d8a6 <_strtod_r+0xa2e>
  40d1e4:	f01a 000f 	ands.w	r0, sl, #15
  40d1e8:	d00a      	beq.n	40d200 <_strtod_r+0x388>
  40d1ea:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40d1ee:	49ba      	ldr	r1, [pc, #744]	; (40d4d8 <_strtod_r+0x660>)
  40d1f0:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
  40d1f4:	e9d1 0100 	ldrd	r0, r1, [r1]
  40d1f8:	f7fe f9a4 	bl	40b544 <__aeabi_dmul>
  40d1fc:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40d200:	f03a 060f 	bics.w	r6, sl, #15
  40d204:	f040 8228 	bne.w	40d658 <_strtod_r+0x7e0>
  40d208:	2300      	movs	r3, #0
  40d20a:	9307      	str	r3, [sp, #28]
  40d20c:	9500      	str	r5, [sp, #0]
  40d20e:	464b      	mov	r3, r9
  40d210:	4622      	mov	r2, r4
  40d212:	9908      	ldr	r1, [sp, #32]
  40d214:	4658      	mov	r0, fp
  40d216:	f005 fe91 	bl	412f3c <__s2b>
  40d21a:	900e      	str	r0, [sp, #56]	; 0x38
  40d21c:	2800      	cmp	r0, #0
  40d21e:	f000 82c2 	beq.w	40d7a6 <_strtod_r+0x92e>
  40d222:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40d224:	2100      	movs	r1, #0
  40d226:	2a00      	cmp	r2, #0
  40d228:	f1c2 0300 	rsb	r3, r2, #0
  40d22c:	bfa8      	it	ge
  40d22e:	460b      	movge	r3, r1
  40d230:	460f      	mov	r7, r1
  40d232:	468a      	mov	sl, r1
  40d234:	930b      	str	r3, [sp, #44]	; 0x2c
  40d236:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40d23a:	930a      	str	r3, [sp, #40]	; 0x28
  40d23c:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  40d23e:	4658      	mov	r0, fp
  40d240:	6861      	ldr	r1, [r4, #4]
  40d242:	f005 fe09 	bl	412e58 <_Balloc>
  40d246:	4680      	mov	r8, r0
  40d248:	2800      	cmp	r0, #0
  40d24a:	f000 82d2 	beq.w	40d7f2 <_strtod_r+0x97a>
  40d24e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40d252:	4621      	mov	r1, r4
  40d254:	4615      	mov	r5, r2
  40d256:	461e      	mov	r6, r3
  40d258:	6922      	ldr	r2, [r4, #16]
  40d25a:	310c      	adds	r1, #12
  40d25c:	3202      	adds	r2, #2
  40d25e:	0092      	lsls	r2, r2, #2
  40d260:	300c      	adds	r0, #12
  40d262:	e9cd 5608 	strd	r5, r6, [sp, #32]
  40d266:	f7fe ffe9 	bl	40c23c <memcpy>
  40d26a:	a81c      	add	r0, sp, #112	; 0x70
  40d26c:	a91b      	add	r1, sp, #108	; 0x6c
  40d26e:	9001      	str	r0, [sp, #4]
  40d270:	462a      	mov	r2, r5
  40d272:	4633      	mov	r3, r6
  40d274:	9100      	str	r1, [sp, #0]
  40d276:	4658      	mov	r0, fp
  40d278:	f006 f988 	bl	41358c <__d2b>
  40d27c:	901a      	str	r0, [sp, #104]	; 0x68
  40d27e:	2800      	cmp	r0, #0
  40d280:	f000 8444 	beq.w	40db0c <_strtod_r+0xc94>
  40d284:	2101      	movs	r1, #1
  40d286:	4658      	mov	r0, fp
  40d288:	f005 fef2 	bl	413070 <__i2b>
  40d28c:	4607      	mov	r7, r0
  40d28e:	2800      	cmp	r0, #0
  40d290:	f000 82af 	beq.w	40d7f2 <_strtod_r+0x97a>
  40d294:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
  40d296:	2b00      	cmp	r3, #0
  40d298:	f2c0 812a 	blt.w	40d4f0 <_strtod_r+0x678>
  40d29c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40d29e:	990a      	ldr	r1, [sp, #40]	; 0x28
  40d2a0:	18d5      	adds	r5, r2, r3
  40d2a2:	9807      	ldr	r0, [sp, #28]
  40d2a4:	9a1c      	ldr	r2, [sp, #112]	; 0x70
  40d2a6:	1a1b      	subs	r3, r3, r0
  40d2a8:	4413      	add	r3, r2
  40d2aa:	488c      	ldr	r0, [pc, #560]	; (40d4dc <_strtod_r+0x664>)
  40d2ac:	3b01      	subs	r3, #1
  40d2ae:	4283      	cmp	r3, r0
  40d2b0:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
  40d2b4:	f280 80e7 	bge.w	40d486 <_strtod_r+0x60e>
  40d2b8:	1ac0      	subs	r0, r0, r3
  40d2ba:	281f      	cmp	r0, #31
  40d2bc:	eba2 0200 	sub.w	r2, r2, r0
  40d2c0:	f300 811a 	bgt.w	40d4f8 <_strtod_r+0x680>
  40d2c4:	2301      	movs	r3, #1
  40d2c6:	4083      	lsls	r3, r0
  40d2c8:	930d      	str	r3, [sp, #52]	; 0x34
  40d2ca:	2300      	movs	r3, #0
  40d2cc:	930f      	str	r3, [sp, #60]	; 0x3c
  40d2ce:	18ae      	adds	r6, r5, r2
  40d2d0:	42b5      	cmp	r5, r6
  40d2d2:	462b      	mov	r3, r5
  40d2d4:	bfa8      	it	ge
  40d2d6:	4633      	movge	r3, r6
  40d2d8:	440a      	add	r2, r1
  40d2da:	9907      	ldr	r1, [sp, #28]
  40d2dc:	188c      	adds	r4, r1, r2
  40d2de:	42a3      	cmp	r3, r4
  40d2e0:	bfa8      	it	ge
  40d2e2:	4623      	movge	r3, r4
  40d2e4:	2b00      	cmp	r3, #0
  40d2e6:	dd02      	ble.n	40d2ee <_strtod_r+0x476>
  40d2e8:	1af6      	subs	r6, r6, r3
  40d2ea:	1ae4      	subs	r4, r4, r3
  40d2ec:	1aed      	subs	r5, r5, r3
  40d2ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40d2f0:	b1bb      	cbz	r3, 40d322 <_strtod_r+0x4aa>
  40d2f2:	4639      	mov	r1, r7
  40d2f4:	461a      	mov	r2, r3
  40d2f6:	4658      	mov	r0, fp
  40d2f8:	f005 ff62 	bl	4131c0 <__pow5mult>
  40d2fc:	4607      	mov	r7, r0
  40d2fe:	2800      	cmp	r0, #0
  40d300:	f000 8277 	beq.w	40d7f2 <_strtod_r+0x97a>
  40d304:	4601      	mov	r1, r0
  40d306:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  40d308:	4658      	mov	r0, fp
  40d30a:	f005 febb 	bl	413084 <__multiply>
  40d30e:	2800      	cmp	r0, #0
  40d310:	f000 826f 	beq.w	40d7f2 <_strtod_r+0x97a>
  40d314:	900c      	str	r0, [sp, #48]	; 0x30
  40d316:	991a      	ldr	r1, [sp, #104]	; 0x68
  40d318:	4658      	mov	r0, fp
  40d31a:	f005 fdc5 	bl	412ea8 <_Bfree>
  40d31e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40d320:	931a      	str	r3, [sp, #104]	; 0x68
  40d322:	2e00      	cmp	r6, #0
  40d324:	dd08      	ble.n	40d338 <_strtod_r+0x4c0>
  40d326:	4632      	mov	r2, r6
  40d328:	991a      	ldr	r1, [sp, #104]	; 0x68
  40d32a:	4658      	mov	r0, fp
  40d32c:	f005 ff98 	bl	413260 <__lshift>
  40d330:	901a      	str	r0, [sp, #104]	; 0x68
  40d332:	2800      	cmp	r0, #0
  40d334:	f000 83ea 	beq.w	40db0c <_strtod_r+0xc94>
  40d338:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40d33a:	b143      	cbz	r3, 40d34e <_strtod_r+0x4d6>
  40d33c:	4641      	mov	r1, r8
  40d33e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40d340:	4658      	mov	r0, fp
  40d342:	f005 ff3d 	bl	4131c0 <__pow5mult>
  40d346:	4680      	mov	r8, r0
  40d348:	2800      	cmp	r0, #0
  40d34a:	f000 8252 	beq.w	40d7f2 <_strtod_r+0x97a>
  40d34e:	2c00      	cmp	r4, #0
  40d350:	dd08      	ble.n	40d364 <_strtod_r+0x4ec>
  40d352:	4641      	mov	r1, r8
  40d354:	4622      	mov	r2, r4
  40d356:	4658      	mov	r0, fp
  40d358:	f005 ff82 	bl	413260 <__lshift>
  40d35c:	4680      	mov	r8, r0
  40d35e:	2800      	cmp	r0, #0
  40d360:	f000 8247 	beq.w	40d7f2 <_strtod_r+0x97a>
  40d364:	2d00      	cmp	r5, #0
  40d366:	dd08      	ble.n	40d37a <_strtod_r+0x502>
  40d368:	4639      	mov	r1, r7
  40d36a:	462a      	mov	r2, r5
  40d36c:	4658      	mov	r0, fp
  40d36e:	f005 ff77 	bl	413260 <__lshift>
  40d372:	4607      	mov	r7, r0
  40d374:	2800      	cmp	r0, #0
  40d376:	f000 823c 	beq.w	40d7f2 <_strtod_r+0x97a>
  40d37a:	4642      	mov	r2, r8
  40d37c:	991a      	ldr	r1, [sp, #104]	; 0x68
  40d37e:	4658      	mov	r0, fp
  40d380:	f005 ffe4 	bl	41334c <__mdiff>
  40d384:	4682      	mov	sl, r0
  40d386:	2800      	cmp	r0, #0
  40d388:	f000 8233 	beq.w	40d7f2 <_strtod_r+0x97a>
  40d38c:	68c3      	ldr	r3, [r0, #12]
  40d38e:	2600      	movs	r6, #0
  40d390:	4639      	mov	r1, r7
  40d392:	60c6      	str	r6, [r0, #12]
  40d394:	930c      	str	r3, [sp, #48]	; 0x30
  40d396:	f005 ffb9 	bl	41330c <__mcmp>
  40d39a:	42b0      	cmp	r0, r6
  40d39c:	f2c0 83b9 	blt.w	40db12 <_strtod_r+0xc9a>
  40d3a0:	f000 840a 	beq.w	40dbb8 <_strtod_r+0xd40>
  40d3a4:	4639      	mov	r1, r7
  40d3a6:	4650      	mov	r0, sl
  40d3a8:	f006 f944 	bl	413634 <__ratio>
  40d3ac:	2200      	movs	r2, #0
  40d3ae:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  40d3b2:	4604      	mov	r4, r0
  40d3b4:	460d      	mov	r5, r1
  40d3b6:	f7fe fb41 	bl	40ba3c <__aeabi_dcmple>
  40d3ba:	2800      	cmp	r0, #0
  40d3bc:	d068      	beq.n	40d490 <_strtod_r+0x618>
  40d3be:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40d3c0:	2b00      	cmp	r3, #0
  40d3c2:	f000 80ad 	beq.w	40d520 <_strtod_r+0x6a8>
  40d3c6:	9b03      	ldr	r3, [sp, #12]
  40d3c8:	4d45      	ldr	r5, [pc, #276]	; (40d4e0 <_strtod_r+0x668>)
  40d3ca:	4699      	mov	r9, r3
  40d3cc:	4b44      	ldr	r3, [pc, #272]	; (40d4e0 <_strtod_r+0x668>)
  40d3ce:	960d      	str	r6, [sp, #52]	; 0x34
  40d3d0:	2400      	movs	r4, #0
  40d3d2:	930f      	str	r3, [sp, #60]	; 0x3c
  40d3d4:	464a      	mov	r2, r9
  40d3d6:	4e43      	ldr	r6, [pc, #268]	; (40d4e4 <_strtod_r+0x66c>)
  40d3d8:	4b43      	ldr	r3, [pc, #268]	; (40d4e8 <_strtod_r+0x670>)
  40d3da:	4016      	ands	r6, r2
  40d3dc:	429e      	cmp	r6, r3
  40d3de:	f000 81b8 	beq.w	40d752 <_strtod_r+0x8da>
  40d3e2:	9b07      	ldr	r3, [sp, #28]
  40d3e4:	b333      	cbz	r3, 40d434 <_strtod_r+0x5bc>
  40d3e6:	f1b6 6fd4 	cmp.w	r6, #111149056	; 0x6a00000
  40d3ea:	d823      	bhi.n	40d434 <_strtod_r+0x5bc>
  40d3ec:	a338      	add	r3, pc, #224	; (adr r3, 40d4d0 <_strtod_r+0x658>)
  40d3ee:	e9d3 2300 	ldrd	r2, r3, [r3]
  40d3f2:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
  40d3f6:	980d      	ldr	r0, [sp, #52]	; 0x34
  40d3f8:	4649      	mov	r1, r9
  40d3fa:	f7fe fb1f 	bl	40ba3c <__aeabi_dcmple>
  40d3fe:	b1b0      	cbz	r0, 40d42e <_strtod_r+0x5b6>
  40d400:	980d      	ldr	r0, [sp, #52]	; 0x34
  40d402:	4649      	mov	r1, r9
  40d404:	f006 fe38 	bl	414078 <__aeabi_d2uiz>
  40d408:	2800      	cmp	r0, #0
  40d40a:	f000 82d0 	beq.w	40d9ae <_strtod_r+0xb36>
  40d40e:	f7fe f823 	bl	40b458 <__aeabi_ui2d>
  40d412:	900d      	str	r0, [sp, #52]	; 0x34
  40d414:	910f      	str	r1, [sp, #60]	; 0x3c
  40d416:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40d418:	2b00      	cmp	r3, #0
  40d41a:	f040 82c3 	bne.w	40d9a4 <_strtod_r+0xb2c>
  40d41e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40d420:	9312      	str	r3, [sp, #72]	; 0x48
  40d422:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40d424:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
  40d428:	9313      	str	r3, [sp, #76]	; 0x4c
  40d42a:	e9dd 4512 	ldrd	r4, r5, [sp, #72]	; 0x48
  40d42e:	f105 63d6 	add.w	r3, r5, #112197632	; 0x6b00000
  40d432:	1b9d      	subs	r5, r3, r6
  40d434:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40d438:	f006 f81c 	bl	413474 <__ulp>
  40d43c:	4602      	mov	r2, r0
  40d43e:	460b      	mov	r3, r1
  40d440:	4620      	mov	r0, r4
  40d442:	4629      	mov	r1, r5
  40d444:	f7fe f87e 	bl	40b544 <__aeabi_dmul>
  40d448:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
  40d44c:	f7fd fec8 	bl	40b1e0 <__adddf3>
  40d450:	460c      	mov	r4, r1
  40d452:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40d456:	9b07      	ldr	r3, [sp, #28]
  40d458:	b923      	cbnz	r3, 40d464 <_strtod_r+0x5ec>
  40d45a:	4b22      	ldr	r3, [pc, #136]	; (40d4e4 <_strtod_r+0x66c>)
  40d45c:	4023      	ands	r3, r4
  40d45e:	429e      	cmp	r6, r3
  40d460:	f000 81e8 	beq.w	40d834 <_strtod_r+0x9bc>
  40d464:	991a      	ldr	r1, [sp, #104]	; 0x68
  40d466:	4658      	mov	r0, fp
  40d468:	f005 fd1e 	bl	412ea8 <_Bfree>
  40d46c:	4641      	mov	r1, r8
  40d46e:	4658      	mov	r0, fp
  40d470:	f005 fd1a 	bl	412ea8 <_Bfree>
  40d474:	4639      	mov	r1, r7
  40d476:	4658      	mov	r0, fp
  40d478:	f005 fd16 	bl	412ea8 <_Bfree>
  40d47c:	4651      	mov	r1, sl
  40d47e:	4658      	mov	r0, fp
  40d480:	f005 fd12 	bl	412ea8 <_Bfree>
  40d484:	e6da      	b.n	40d23c <_strtod_r+0x3c4>
  40d486:	2300      	movs	r3, #0
  40d488:	930f      	str	r3, [sp, #60]	; 0x3c
  40d48a:	2301      	movs	r3, #1
  40d48c:	930d      	str	r3, [sp, #52]	; 0x34
  40d48e:	e71e      	b.n	40d2ce <_strtod_r+0x456>
  40d490:	4b16      	ldr	r3, [pc, #88]	; (40d4ec <_strtod_r+0x674>)
  40d492:	4620      	mov	r0, r4
  40d494:	4629      	mov	r1, r5
  40d496:	2200      	movs	r2, #0
  40d498:	f7fe f854 	bl	40b544 <__aeabi_dmul>
  40d49c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40d49e:	900d      	str	r0, [sp, #52]	; 0x34
  40d4a0:	910f      	str	r1, [sp, #60]	; 0x3c
  40d4a2:	2b00      	cmp	r3, #0
  40d4a4:	d137      	bne.n	40d516 <_strtod_r+0x69e>
  40d4a6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
  40d4aa:	9010      	str	r0, [sp, #64]	; 0x40
  40d4ac:	9311      	str	r3, [sp, #68]	; 0x44
  40d4ae:	9b03      	ldr	r3, [sp, #12]
  40d4b0:	e9dd 4510 	ldrd	r4, r5, [sp, #64]	; 0x40
  40d4b4:	4699      	mov	r9, r3
  40d4b6:	e78d      	b.n	40d3d4 <_strtod_r+0x55c>
  40d4b8:	f04f 0c00 	mov.w	ip, #0
  40d4bc:	f04f 0e01 	mov.w	lr, #1
  40d4c0:	2800      	cmp	r0, #0
  40d4c2:	d16e      	bne.n	40d5a2 <_strtod_r+0x72a>
  40d4c4:	f1ba 0f00 	cmp.w	sl, #0
  40d4c8:	f43f ad1a 	beq.w	40cf00 <_strtod_r+0x88>
  40d4cc:	4681      	mov	r9, r0
  40d4ce:	e5f1      	b.n	40d0b4 <_strtod_r+0x23c>
  40d4d0:	ffc00000 	.word	0xffc00000
  40d4d4:	41dfffff 	.word	0x41dfffff
  40d4d8:	00415918 	.word	0x00415918
  40d4dc:	fffffc02 	.word	0xfffffc02
  40d4e0:	3ff00000 	.word	0x3ff00000
  40d4e4:	7ff00000 	.word	0x7ff00000
  40d4e8:	7fe00000 	.word	0x7fe00000
  40d4ec:	3fe00000 	.word	0x3fe00000
  40d4f0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40d4f2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40d4f4:	1ad1      	subs	r1, r2, r3
  40d4f6:	e6d4      	b.n	40d2a2 <_strtod_r+0x42a>
  40d4f8:	48b0      	ldr	r0, [pc, #704]	; (40d7bc <_strtod_r+0x944>)
  40d4fa:	2401      	movs	r4, #1
  40d4fc:	1ac0      	subs	r0, r0, r3
  40d4fe:	fa04 f300 	lsl.w	r3, r4, r0
  40d502:	930f      	str	r3, [sp, #60]	; 0x3c
  40d504:	940d      	str	r4, [sp, #52]	; 0x34
  40d506:	e6e2      	b.n	40d2ce <_strtod_r+0x456>
  40d508:	9619      	str	r6, [sp, #100]	; 0x64
  40d50a:	2300      	movs	r3, #0
  40d50c:	f1b9 0f00 	cmp.w	r9, #0
  40d510:	f47f ad5e 	bne.w	40cfd0 <_strtod_r+0x158>
  40d514:	e5a3      	b.n	40d05e <_strtod_r+0x1e6>
  40d516:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40d518:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40d51a:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
  40d51e:	e7c6      	b.n	40d4ae <_strtod_r+0x636>
  40d520:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
  40d524:	2900      	cmp	r1, #0
  40d526:	f040 80db 	bne.w	40d6e0 <_strtod_r+0x868>
  40d52a:	f3c2 0313 	ubfx	r3, r2, #0, #20
  40d52e:	4691      	mov	r9, r2
  40d530:	2b00      	cmp	r3, #0
  40d532:	f040 80db 	bne.w	40d6ec <_strtod_r+0x874>
  40d536:	2200      	movs	r2, #0
  40d538:	4ba1      	ldr	r3, [pc, #644]	; (40d7c0 <_strtod_r+0x948>)
  40d53a:	4620      	mov	r0, r4
  40d53c:	4629      	mov	r1, r5
  40d53e:	f7fe fa73 	bl	40ba28 <__aeabi_dcmplt>
  40d542:	2800      	cmp	r0, #0
  40d544:	f040 835f 	bne.w	40dc06 <_strtod_r+0xd8e>
  40d548:	4b9e      	ldr	r3, [pc, #632]	; (40d7c4 <_strtod_r+0x94c>)
  40d54a:	4620      	mov	r0, r4
  40d54c:	4629      	mov	r1, r5
  40d54e:	2200      	movs	r2, #0
  40d550:	f7fd fff8 	bl	40b544 <__aeabi_dmul>
  40d554:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
  40d558:	900d      	str	r0, [sp, #52]	; 0x34
  40d55a:	910f      	str	r1, [sp, #60]	; 0x3c
  40d55c:	9016      	str	r0, [sp, #88]	; 0x58
  40d55e:	9317      	str	r3, [sp, #92]	; 0x5c
  40d560:	e9dd 4516 	ldrd	r4, r5, [sp, #88]	; 0x58
  40d564:	e736      	b.n	40d3d4 <_strtod_r+0x55c>
  40d566:	4648      	mov	r0, r9
  40d568:	46a1      	mov	r9, r4
  40d56a:	4684      	mov	ip, r0
  40d56c:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
  40d570:	2b09      	cmp	r3, #9
  40d572:	d813      	bhi.n	40d59c <_strtod_r+0x724>
  40d574:	1c42      	adds	r2, r0, #1
  40d576:	461f      	mov	r7, r3
  40d578:	2b00      	cmp	r3, #0
  40d57a:	f040 822d 	bne.w	40d9d8 <_strtod_r+0xb60>
  40d57e:	4610      	mov	r0, r2
  40d580:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40d582:	1c53      	adds	r3, r2, #1
  40d584:	9319      	str	r3, [sp, #100]	; 0x64
  40d586:	7857      	ldrb	r7, [r2, #1]
  40d588:	e7f0      	b.n	40d56c <_strtod_r+0x6f4>
  40d58a:	2301      	movs	r3, #1
  40d58c:	9307      	str	r3, [sp, #28]
  40d58e:	1cb3      	adds	r3, r6, #2
  40d590:	9319      	str	r3, [sp, #100]	; 0x64
  40d592:	78b7      	ldrb	r7, [r6, #2]
  40d594:	e59a      	b.n	40d0cc <_strtod_r+0x254>
  40d596:	2300      	movs	r3, #0
  40d598:	9307      	str	r3, [sp, #28]
  40d59a:	e7f8      	b.n	40d58e <_strtod_r+0x716>
  40d59c:	f04f 0e01 	mov.w	lr, #1
  40d5a0:	e50e      	b.n	40cfc0 <_strtod_r+0x148>
  40d5a2:	f04f 0900 	mov.w	r9, #0
  40d5a6:	e585      	b.n	40d0b4 <_strtod_r+0x23c>
  40d5a8:	f1be 0f00 	cmp.w	lr, #0
  40d5ac:	f47f aca8 	bne.w	40cf00 <_strtod_r+0x88>
  40d5b0:	3f49      	subs	r7, #73	; 0x49
  40d5b2:	2f25      	cmp	r7, #37	; 0x25
  40d5b4:	f63f aca4 	bhi.w	40cf00 <_strtod_r+0x88>
  40d5b8:	a301      	add	r3, pc, #4	; (adr r3, 40d5c0 <_strtod_r+0x748>)
  40d5ba:	f853 f027 	ldr.w	pc, [r3, r7, lsl #2]
  40d5be:	bf00      	nop
  40d5c0:	0040d14b 	.word	0x0040d14b
  40d5c4:	0040cf01 	.word	0x0040cf01
  40d5c8:	0040cf01 	.word	0x0040cf01
  40d5cc:	0040cf01 	.word	0x0040cf01
  40d5d0:	0040cf01 	.word	0x0040cf01
  40d5d4:	0040d6fb 	.word	0x0040d6fb
  40d5d8:	0040cf01 	.word	0x0040cf01
  40d5dc:	0040cf01 	.word	0x0040cf01
  40d5e0:	0040cf01 	.word	0x0040cf01
  40d5e4:	0040cf01 	.word	0x0040cf01
  40d5e8:	0040cf01 	.word	0x0040cf01
  40d5ec:	0040cf01 	.word	0x0040cf01
  40d5f0:	0040cf01 	.word	0x0040cf01
  40d5f4:	0040cf01 	.word	0x0040cf01
  40d5f8:	0040cf01 	.word	0x0040cf01
  40d5fc:	0040cf01 	.word	0x0040cf01
  40d600:	0040cf01 	.word	0x0040cf01
  40d604:	0040cf01 	.word	0x0040cf01
  40d608:	0040cf01 	.word	0x0040cf01
  40d60c:	0040cf01 	.word	0x0040cf01
  40d610:	0040cf01 	.word	0x0040cf01
  40d614:	0040cf01 	.word	0x0040cf01
  40d618:	0040cf01 	.word	0x0040cf01
  40d61c:	0040cf01 	.word	0x0040cf01
  40d620:	0040cf01 	.word	0x0040cf01
  40d624:	0040cf01 	.word	0x0040cf01
  40d628:	0040cf01 	.word	0x0040cf01
  40d62c:	0040cf01 	.word	0x0040cf01
  40d630:	0040cf01 	.word	0x0040cf01
  40d634:	0040cf01 	.word	0x0040cf01
  40d638:	0040cf01 	.word	0x0040cf01
  40d63c:	0040cf01 	.word	0x0040cf01
  40d640:	0040d14b 	.word	0x0040d14b
  40d644:	0040cf01 	.word	0x0040cf01
  40d648:	0040cf01 	.word	0x0040cf01
  40d64c:	0040cf01 	.word	0x0040cf01
  40d650:	0040cf01 	.word	0x0040cf01
  40d654:	0040d6fb 	.word	0x0040d6fb
  40d658:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
  40d65c:	f300 80a3 	bgt.w	40d7a6 <_strtod_r+0x92e>
  40d660:	1136      	asrs	r6, r6, #4
  40d662:	2e01      	cmp	r6, #1
  40d664:	f8df a180 	ldr.w	sl, [pc, #384]	; 40d7e8 <_strtod_r+0x970>
  40d668:	f340 82e5 	ble.w	40dc36 <_strtod_r+0xdbe>
  40d66c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40d670:	2300      	movs	r3, #0
  40d672:	4657      	mov	r7, sl
  40d674:	4698      	mov	r8, r3
  40d676:	f016 0f01 	tst.w	r6, #1
  40d67a:	f108 0801 	add.w	r8, r8, #1
  40d67e:	ea4f 0666 	mov.w	r6, r6, asr #1
  40d682:	d004      	beq.n	40d68e <_strtod_r+0x816>
  40d684:	e9d7 2300 	ldrd	r2, r3, [r7]
  40d688:	f7fd ff5c 	bl	40b544 <__aeabi_dmul>
  40d68c:	2301      	movs	r3, #1
  40d68e:	2e01      	cmp	r6, #1
  40d690:	f107 0708 	add.w	r7, r7, #8
  40d694:	d1ef      	bne.n	40d676 <_strtod_r+0x7fe>
  40d696:	2b00      	cmp	r3, #0
  40d698:	f040 8340 	bne.w	40dd1c <_strtod_r+0xea4>
  40d69c:	9b03      	ldr	r3, [sp, #12]
  40d69e:	eb0a 08c8 	add.w	r8, sl, r8, lsl #3
  40d6a2:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
  40d6a6:	9303      	str	r3, [sp, #12]
  40d6a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40d6ac:	e9d8 0100 	ldrd	r0, r1, [r8]
  40d6b0:	f7fd ff48 	bl	40b544 <__aeabi_dmul>
  40d6b4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  40d6b8:	0d1b      	lsrs	r3, r3, #20
  40d6ba:	4a43      	ldr	r2, [pc, #268]	; (40d7c8 <_strtod_r+0x950>)
  40d6bc:	051b      	lsls	r3, r3, #20
  40d6be:	4293      	cmp	r3, r2
  40d6c0:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40d6c4:	d86f      	bhi.n	40d7a6 <_strtod_r+0x92e>
  40d6c6:	f5a2 1280 	sub.w	r2, r2, #1048576	; 0x100000
  40d6ca:	4293      	cmp	r3, r2
  40d6cc:	f240 8296 	bls.w	40dbfc <_strtod_r+0xd84>
  40d6d0:	4b3e      	ldr	r3, [pc, #248]	; (40d7cc <_strtod_r+0x954>)
  40d6d2:	9303      	str	r3, [sp, #12]
  40d6d4:	2300      	movs	r3, #0
  40d6d6:	9307      	str	r3, [sp, #28]
  40d6d8:	f04f 33ff 	mov.w	r3, #4294967295
  40d6dc:	9302      	str	r3, [sp, #8]
  40d6de:	e595      	b.n	40d20c <_strtod_r+0x394>
  40d6e0:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
  40d6e4:	2901      	cmp	r1, #1
  40d6e6:	f000 8166 	beq.w	40d9b6 <_strtod_r+0xb3e>
  40d6ea:	4691      	mov	r9, r2
  40d6ec:	2300      	movs	r3, #0
  40d6ee:	930d      	str	r3, [sp, #52]	; 0x34
  40d6f0:	4b33      	ldr	r3, [pc, #204]	; (40d7c0 <_strtod_r+0x948>)
  40d6f2:	2400      	movs	r4, #0
  40d6f4:	4d36      	ldr	r5, [pc, #216]	; (40d7d0 <_strtod_r+0x958>)
  40d6f6:	930f      	str	r3, [sp, #60]	; 0x3c
  40d6f8:	e66c      	b.n	40d3d4 <_strtod_r+0x55c>
  40d6fa:	a819      	add	r0, sp, #100	; 0x64
  40d6fc:	4935      	ldr	r1, [pc, #212]	; (40d7d4 <_strtod_r+0x95c>)
  40d6fe:	f004 feef 	bl	4124e0 <__match>
  40d702:	2800      	cmp	r0, #0
  40d704:	f43f abfc 	beq.w	40cf00 <_strtod_r+0x88>
  40d708:	9b19      	ldr	r3, [sp, #100]	; 0x64
  40d70a:	781b      	ldrb	r3, [r3, #0]
  40d70c:	2b28      	cmp	r3, #40	; 0x28
  40d70e:	f000 82d5 	beq.w	40dcbc <_strtod_r+0xe44>
  40d712:	4b31      	ldr	r3, [pc, #196]	; (40d7d8 <_strtod_r+0x960>)
  40d714:	9303      	str	r3, [sp, #12]
  40d716:	2300      	movs	r3, #0
  40d718:	9302      	str	r3, [sp, #8]
  40d71a:	e52c      	b.n	40d176 <_strtod_r+0x2fe>
  40d71c:	9a06      	ldr	r2, [sp, #24]
  40d71e:	ab1a      	add	r3, sp, #104	; 0x68
  40d720:	9201      	str	r2, [sp, #4]
  40d722:	9300      	str	r3, [sp, #0]
  40d724:	4a2d      	ldr	r2, [pc, #180]	; (40d7dc <_strtod_r+0x964>)
  40d726:	ab1b      	add	r3, sp, #108	; 0x6c
  40d728:	a919      	add	r1, sp, #100	; 0x64
  40d72a:	4658      	mov	r0, fp
  40d72c:	f004 fc52 	bl	411fd4 <__gethex>
  40d730:	f010 0607 	ands.w	r6, r0, #7
  40d734:	4605      	mov	r5, r0
  40d736:	f43f ac97 	beq.w	40d068 <_strtod_r+0x1f0>
  40d73a:	2e06      	cmp	r6, #6
  40d73c:	f040 8183 	bne.w	40da46 <_strtod_r+0xbce>
  40d740:	1c63      	adds	r3, r4, #1
  40d742:	9319      	str	r3, [sp, #100]	; 0x64
  40d744:	2300      	movs	r3, #0
  40d746:	f04f 0900 	mov.w	r9, #0
  40d74a:	f04f 0a00 	mov.w	sl, #0
  40d74e:	9306      	str	r3, [sp, #24]
  40d750:	e48e      	b.n	40d070 <_strtod_r+0x1f8>
  40d752:	f1a9 7354 	sub.w	r3, r9, #55574528	; 0x3500000
  40d756:	9303      	str	r3, [sp, #12]
  40d758:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40d75c:	4610      	mov	r0, r2
  40d75e:	4619      	mov	r1, r3
  40d760:	f005 fe88 	bl	413474 <__ulp>
  40d764:	4602      	mov	r2, r0
  40d766:	460b      	mov	r3, r1
  40d768:	4620      	mov	r0, r4
  40d76a:	4629      	mov	r1, r5
  40d76c:	f7fd feea 	bl	40b544 <__aeabi_dmul>
  40d770:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40d774:	f7fd fd34 	bl	40b1e0 <__adddf3>
  40d778:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  40d77c:	0d1b      	lsrs	r3, r3, #20
  40d77e:	4a18      	ldr	r2, [pc, #96]	; (40d7e0 <_strtod_r+0x968>)
  40d780:	051b      	lsls	r3, r3, #20
  40d782:	4293      	cmp	r3, r2
  40d784:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40d788:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40d78c:	e9cd 0114 	strd	r0, r1, [sp, #80]	; 0x50
  40d790:	f240 80e6 	bls.w	40d960 <_strtod_r+0xae8>
  40d794:	4b0d      	ldr	r3, [pc, #52]	; (40d7cc <_strtod_r+0x954>)
  40d796:	4299      	cmp	r1, r3
  40d798:	d028      	beq.n	40d7ec <_strtod_r+0x974>
  40d79a:	4b0c      	ldr	r3, [pc, #48]	; (40d7cc <_strtod_r+0x954>)
  40d79c:	9303      	str	r3, [sp, #12]
  40d79e:	f04f 33ff 	mov.w	r3, #4294967295
  40d7a2:	9302      	str	r3, [sp, #8]
  40d7a4:	e65e      	b.n	40d464 <_strtod_r+0x5ec>
  40d7a6:	4b0f      	ldr	r3, [pc, #60]	; (40d7e4 <_strtod_r+0x96c>)
  40d7a8:	2200      	movs	r2, #0
  40d7aa:	9303      	str	r3, [sp, #12]
  40d7ac:	9202      	str	r2, [sp, #8]
  40d7ae:	2322      	movs	r3, #34	; 0x22
  40d7b0:	e9dd 9a02 	ldrd	r9, sl, [sp, #8]
  40d7b4:	f8cb 3000 	str.w	r3, [fp]
  40d7b8:	e45a      	b.n	40d070 <_strtod_r+0x1f8>
  40d7ba:	bf00      	nop
  40d7bc:	fffffbe2 	.word	0xfffffbe2
  40d7c0:	3ff00000 	.word	0x3ff00000
  40d7c4:	3fe00000 	.word	0x3fe00000
  40d7c8:	7ca00000 	.word	0x7ca00000
  40d7cc:	7fefffff 	.word	0x7fefffff
  40d7d0:	bff00000 	.word	0xbff00000
  40d7d4:	00415734 	.word	0x00415734
  40d7d8:	fff80000 	.word	0xfff80000
  40d7dc:	00415760 	.word	0x00415760
  40d7e0:	7c9fffff 	.word	0x7c9fffff
  40d7e4:	7ff00000 	.word	0x7ff00000
  40d7e8:	004159e0 	.word	0x004159e0
  40d7ec:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40d7ee:	3301      	adds	r3, #1
  40d7f0:	d1d3      	bne.n	40d79a <_strtod_r+0x922>
  40d7f2:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  40d7f6:	981a      	ldr	r0, [sp, #104]	; 0x68
  40d7f8:	4bb1      	ldr	r3, [pc, #708]	; (40dac0 <_strtod_r+0xc48>)
  40d7fa:	2200      	movs	r2, #0
  40d7fc:	9303      	str	r3, [sp, #12]
  40d7fe:	2322      	movs	r3, #34	; 0x22
  40d800:	9202      	str	r2, [sp, #8]
  40d802:	f8cb 3000 	str.w	r3, [fp]
  40d806:	e9dd 9a02 	ldrd	r9, sl, [sp, #8]
  40d80a:	4601      	mov	r1, r0
  40d80c:	4658      	mov	r0, fp
  40d80e:	f005 fb4b 	bl	412ea8 <_Bfree>
  40d812:	4641      	mov	r1, r8
  40d814:	4658      	mov	r0, fp
  40d816:	f005 fb47 	bl	412ea8 <_Bfree>
  40d81a:	4639      	mov	r1, r7
  40d81c:	4658      	mov	r0, fp
  40d81e:	f005 fb43 	bl	412ea8 <_Bfree>
  40d822:	990e      	ldr	r1, [sp, #56]	; 0x38
  40d824:	4658      	mov	r0, fp
  40d826:	f005 fb3f 	bl	412ea8 <_Bfree>
  40d82a:	990a      	ldr	r1, [sp, #40]	; 0x28
  40d82c:	4658      	mov	r0, fp
  40d82e:	f005 fb3b 	bl	412ea8 <_Bfree>
  40d832:	e41d      	b.n	40d070 <_strtod_r+0x1f8>
  40d834:	9e0d      	ldr	r6, [sp, #52]	; 0x34
  40d836:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40d838:	4630      	mov	r0, r6
  40d83a:	4629      	mov	r1, r5
  40d83c:	f7fe f91c 	bl	40ba78 <__aeabi_d2iz>
  40d840:	f7fd fe1a 	bl	40b478 <__aeabi_i2d>
  40d844:	460b      	mov	r3, r1
  40d846:	4602      	mov	r2, r0
  40d848:	4629      	mov	r1, r5
  40d84a:	4630      	mov	r0, r6
  40d84c:	f7fd fcc6 	bl	40b1dc <__aeabi_dsub>
  40d850:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40d852:	4605      	mov	r5, r0
  40d854:	460e      	mov	r6, r1
  40d856:	b993      	cbnz	r3, 40d87e <_strtod_r+0xa06>
  40d858:	9b02      	ldr	r3, [sp, #8]
  40d85a:	b983      	cbnz	r3, 40d87e <_strtod_r+0xa06>
  40d85c:	f3c4 0413 	ubfx	r4, r4, #0, #20
  40d860:	b96c      	cbnz	r4, 40d87e <_strtod_r+0xa06>
  40d862:	a391      	add	r3, pc, #580	; (adr r3, 40daa8 <_strtod_r+0xc30>)
  40d864:	e9d3 2300 	ldrd	r2, r3, [r3]
  40d868:	f7fe f8de 	bl	40ba28 <__aeabi_dcmplt>
  40d86c:	2800      	cmp	r0, #0
  40d86e:	f43f adf9 	beq.w	40d464 <_strtod_r+0x5ec>
  40d872:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  40d876:	981a      	ldr	r0, [sp, #104]	; 0x68
  40d878:	e9dd 9a02 	ldrd	r9, sl, [sp, #8]
  40d87c:	e7c5      	b.n	40d80a <_strtod_r+0x992>
  40d87e:	a38c      	add	r3, pc, #560	; (adr r3, 40dab0 <_strtod_r+0xc38>)
  40d880:	e9d3 2300 	ldrd	r2, r3, [r3]
  40d884:	4628      	mov	r0, r5
  40d886:	4631      	mov	r1, r6
  40d888:	f7fe f8ce 	bl	40ba28 <__aeabi_dcmplt>
  40d88c:	2800      	cmp	r0, #0
  40d88e:	d1f0      	bne.n	40d872 <_strtod_r+0x9fa>
  40d890:	a389      	add	r3, pc, #548	; (adr r3, 40dab8 <_strtod_r+0xc40>)
  40d892:	e9d3 2300 	ldrd	r2, r3, [r3]
  40d896:	4628      	mov	r0, r5
  40d898:	4631      	mov	r1, r6
  40d89a:	f7fe f8e3 	bl	40ba64 <__aeabi_dcmpgt>
  40d89e:	2800      	cmp	r0, #0
  40d8a0:	f43f ade0 	beq.w	40d464 <_strtod_r+0x5ec>
  40d8a4:	e7e5      	b.n	40d872 <_strtod_r+0x9fa>
  40d8a6:	f43f acaf 	beq.w	40d208 <_strtod_r+0x390>
  40d8aa:	f1ca 0600 	rsb	r6, sl, #0
  40d8ae:	f016 020f 	ands.w	r2, r6, #15
  40d8b2:	d00a      	beq.n	40d8ca <_strtod_r+0xa52>
  40d8b4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40d8b8:	4b82      	ldr	r3, [pc, #520]	; (40dac4 <_strtod_r+0xc4c>)
  40d8ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40d8be:	e9d3 2300 	ldrd	r2, r3, [r3]
  40d8c2:	f7fd ff69 	bl	40b798 <__aeabi_ddiv>
  40d8c6:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40d8ca:	1136      	asrs	r6, r6, #4
  40d8cc:	f43f ac9c 	beq.w	40d208 <_strtod_r+0x390>
  40d8d0:	2e1f      	cmp	r6, #31
  40d8d2:	dc38      	bgt.n	40d946 <_strtod_r+0xace>
  40d8d4:	f016 0310 	ands.w	r3, r6, #16
  40d8d8:	f000 81e0 	beq.w	40dc9c <_strtod_r+0xe24>
  40d8dc:	236a      	movs	r3, #106	; 0x6a
  40d8de:	2e00      	cmp	r6, #0
  40d8e0:	9307      	str	r3, [sp, #28]
  40d8e2:	dd13      	ble.n	40d90c <_strtod_r+0xa94>
  40d8e4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40d8e8:	4f77      	ldr	r7, [pc, #476]	; (40dac8 <_strtod_r+0xc50>)
  40d8ea:	2300      	movs	r3, #0
  40d8ec:	07f2      	lsls	r2, r6, #31
  40d8ee:	d504      	bpl.n	40d8fa <_strtod_r+0xa82>
  40d8f0:	e9d7 2300 	ldrd	r2, r3, [r7]
  40d8f4:	f7fd fe26 	bl	40b544 <__aeabi_dmul>
  40d8f8:	2301      	movs	r3, #1
  40d8fa:	1076      	asrs	r6, r6, #1
  40d8fc:	f107 0708 	add.w	r7, r7, #8
  40d900:	d1f4      	bne.n	40d8ec <_strtod_r+0xa74>
  40d902:	2b00      	cmp	r3, #0
  40d904:	f040 81fc 	bne.w	40dd00 <_strtod_r+0xe88>
  40d908:	9b07      	ldr	r3, [sp, #28]
  40d90a:	b19b      	cbz	r3, 40d934 <_strtod_r+0xabc>
  40d90c:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
  40d910:	f3c2 530a 	ubfx	r3, r2, #20, #11
  40d914:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
  40d918:	2b00      	cmp	r3, #0
  40d91a:	4611      	mov	r1, r2
  40d91c:	dd0a      	ble.n	40d934 <_strtod_r+0xabc>
  40d91e:	2b1f      	cmp	r3, #31
  40d920:	f340 81c4 	ble.w	40dcac <_strtod_r+0xe34>
  40d924:	2200      	movs	r2, #0
  40d926:	2b34      	cmp	r3, #52	; 0x34
  40d928:	9202      	str	r2, [sp, #8]
  40d92a:	f340 81ef 	ble.w	40dd0c <_strtod_r+0xe94>
  40d92e:	f04f 735c 	mov.w	r3, #57671680	; 0x3700000
  40d932:	9303      	str	r3, [sp, #12]
  40d934:	2200      	movs	r2, #0
  40d936:	2300      	movs	r3, #0
  40d938:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40d93c:	f7fe f86a 	bl	40ba14 <__aeabi_dcmpeq>
  40d940:	2800      	cmp	r0, #0
  40d942:	f43f ac63 	beq.w	40d20c <_strtod_r+0x394>
  40d946:	2322      	movs	r3, #34	; 0x22
  40d948:	f8cb 3000 	str.w	r3, [fp]
  40d94c:	f04f 0900 	mov.w	r9, #0
  40d950:	f04f 0a00 	mov.w	sl, #0
  40d954:	f7ff bb8c 	b.w	40d070 <_strtod_r+0x1f8>
  40d958:	f644 631f 	movw	r3, #19999	; 0x4e1f
  40d95c:	f7ff bbeb 	b.w	40d136 <_strtod_r+0x2be>
  40d960:	9b03      	ldr	r3, [sp, #12]
  40d962:	f103 7454 	add.w	r4, r3, #55574528	; 0x3500000
  40d966:	9403      	str	r4, [sp, #12]
  40d968:	e575      	b.n	40d456 <_strtod_r+0x5de>
  40d96a:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  40d96c:	f1c9 0325 	rsb	r3, r9, #37	; 0x25
  40d970:	429e      	cmp	r6, r3
  40d972:	f73f ac2f 	bgt.w	40d1d4 <_strtod_r+0x35c>
  40d976:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40d97a:	4c52      	ldr	r4, [pc, #328]	; (40dac4 <_strtod_r+0xc4c>)
  40d97c:	f1c9 090f 	rsb	r9, r9, #15
  40d980:	eb04 01c9 	add.w	r1, r4, r9, lsl #3
  40d984:	ebc9 0906 	rsb	r9, r9, r6
  40d988:	eb04 04c9 	add.w	r4, r4, r9, lsl #3
  40d98c:	e9d1 0100 	ldrd	r0, r1, [r1]
  40d990:	f7fd fdd8 	bl	40b544 <__aeabi_dmul>
  40d994:	e9d4 2300 	ldrd	r2, r3, [r4]
  40d998:	f7fd fdd4 	bl	40b544 <__aeabi_dmul>
  40d99c:	4681      	mov	r9, r0
  40d99e:	468a      	mov	sl, r1
  40d9a0:	f7ff bb66 	b.w	40d070 <_strtod_r+0x1f8>
  40d9a4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40d9a6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40d9a8:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  40d9ac:	e53d      	b.n	40d42a <_strtod_r+0x5b2>
  40d9ae:	4b47      	ldr	r3, [pc, #284]	; (40dacc <_strtod_r+0xc54>)
  40d9b0:	900d      	str	r0, [sp, #52]	; 0x34
  40d9b2:	930f      	str	r3, [sp, #60]	; 0x3c
  40d9b4:	e52f      	b.n	40d416 <_strtod_r+0x59e>
  40d9b6:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
  40d9ba:	4691      	mov	r9, r2
  40d9bc:	2a00      	cmp	r2, #0
  40d9be:	f47f ae95 	bne.w	40d6ec <_strtod_r+0x874>
  40d9c2:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  40d9c6:	2322      	movs	r3, #34	; 0x22
  40d9c8:	f8cb 3000 	str.w	r3, [fp]
  40d9cc:	981a      	ldr	r0, [sp, #104]	; 0x68
  40d9ce:	f04f 0900 	mov.w	r9, #0
  40d9d2:	f04f 0a00 	mov.w	sl, #0
  40d9d6:	e718      	b.n	40d80a <_strtod_r+0x992>
  40d9d8:	2a01      	cmp	r2, #1
  40d9da:	4494      	add	ip, r2
  40d9dc:	bf18      	it	ne
  40d9de:	4448      	addne	r0, r9
  40d9e0:	d103      	bne.n	40d9ea <_strtod_r+0xb72>
  40d9e2:	e188      	b.n	40dcf6 <_strtod_r+0xe7e>
  40d9e4:	0055      	lsls	r5, r2, #1
  40d9e6:	4581      	cmp	r9, r0
  40d9e8:	d00f      	beq.n	40da0a <_strtod_r+0xb92>
  40d9ea:	f109 0901 	add.w	r9, r9, #1
  40d9ee:	f109 32ff 	add.w	r2, r9, #4294967295
  40d9f2:	2a08      	cmp	r2, #8
  40d9f4:	eb05 0285 	add.w	r2, r5, r5, lsl #2
  40d9f8:	ddf4      	ble.n	40d9e4 <_strtod_r+0xb6c>
  40d9fa:	f1b9 0f10 	cmp.w	r9, #16
  40d9fe:	bfdc      	itt	le
  40da00:	eb08 0888 	addle.w	r8, r8, r8, lsl #2
  40da04:	ea4f 0848 	movle.w	r8, r8, lsl #1
  40da08:	e7ed      	b.n	40d9e6 <_strtod_r+0xb6e>
  40da0a:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40da0c:	f109 0901 	add.w	r9, r9, #1
  40da10:	2808      	cmp	r0, #8
  40da12:	dd12      	ble.n	40da3a <_strtod_r+0xbc2>
  40da14:	f1b9 0f10 	cmp.w	r9, #16
  40da18:	bfd8      	it	le
  40da1a:	eb08 0888 	addle.w	r8, r8, r8, lsl #2
  40da1e:	f04f 0000 	mov.w	r0, #0
  40da22:	bfd8      	it	le
  40da24:	eb03 0848 	addle.w	r8, r3, r8, lsl #1
  40da28:	e5ab      	b.n	40d582 <_strtod_r+0x70a>
  40da2a:	9b19      	ldr	r3, [sp, #100]	; 0x64
  40da2c:	3f30      	subs	r7, #48	; 0x30
  40da2e:	461a      	mov	r2, r3
  40da30:	9308      	str	r3, [sp, #32]
  40da32:	f100 0c01 	add.w	ip, r0, #1
  40da36:	f04f 0901 	mov.w	r9, #1
  40da3a:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  40da3e:	eb07 0545 	add.w	r5, r7, r5, lsl #1
  40da42:	2000      	movs	r0, #0
  40da44:	e59d      	b.n	40d582 <_strtod_r+0x70a>
  40da46:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  40da48:	b13a      	cbz	r2, 40da5a <_strtod_r+0xbe2>
  40da4a:	2135      	movs	r1, #53	; 0x35
  40da4c:	a81c      	add	r0, sp, #112	; 0x70
  40da4e:	f005 fe1b 	bl	413688 <__copybits>
  40da52:	4658      	mov	r0, fp
  40da54:	991a      	ldr	r1, [sp, #104]	; 0x68
  40da56:	f005 fa27 	bl	412ea8 <_Bfree>
  40da5a:	2e06      	cmp	r6, #6
  40da5c:	d80b      	bhi.n	40da76 <_strtod_r+0xbfe>
  40da5e:	e8df f006 	tbb	[pc, r6]
  40da62:	371d      	.short	0x371d
  40da64:	37041318 	.word	0x37041318
  40da68:	1d          	.byte	0x1d
  40da69:	00          	.byte	0x00
  40da6a:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
  40da6e:	9303      	str	r3, [sp, #12]
  40da70:	f04f 33ff 	mov.w	r3, #4294967295
  40da74:	9302      	str	r3, [sp, #8]
  40da76:	0729      	lsls	r1, r5, #28
  40da78:	f57f ab7d 	bpl.w	40d176 <_strtod_r+0x2fe>
  40da7c:	9b03      	ldr	r3, [sp, #12]
  40da7e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40da82:	9303      	str	r3, [sp, #12]
  40da84:	f7ff bb77 	b.w	40d176 <_strtod_r+0x2fe>
  40da88:	4b0d      	ldr	r3, [pc, #52]	; (40dac0 <_strtod_r+0xc48>)
  40da8a:	9303      	str	r3, [sp, #12]
  40da8c:	2300      	movs	r3, #0
  40da8e:	9302      	str	r3, [sp, #8]
  40da90:	e7f1      	b.n	40da76 <_strtod_r+0xbfe>
  40da92:	9b1c      	ldr	r3, [sp, #112]	; 0x70
  40da94:	9302      	str	r3, [sp, #8]
  40da96:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40da98:	9303      	str	r3, [sp, #12]
  40da9a:	e7ec      	b.n	40da76 <_strtod_r+0xbfe>
  40da9c:	2300      	movs	r3, #0
  40da9e:	9303      	str	r3, [sp, #12]
  40daa0:	9302      	str	r3, [sp, #8]
  40daa2:	e7e8      	b.n	40da76 <_strtod_r+0xbfe>
  40daa4:	f3af 8000 	nop.w
  40daa8:	94a03595 	.word	0x94a03595
  40daac:	3fcfffff 	.word	0x3fcfffff
  40dab0:	94a03595 	.word	0x94a03595
  40dab4:	3fdfffff 	.word	0x3fdfffff
  40dab8:	35afe535 	.word	0x35afe535
  40dabc:	3fe00000 	.word	0x3fe00000
  40dac0:	7ff00000 	.word	0x7ff00000
  40dac4:	00415918 	.word	0x00415918
  40dac8:	00415738 	.word	0x00415738
  40dacc:	3ff00000 	.word	0x3ff00000
  40dad0:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  40dad2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40dad4:	991c      	ldr	r1, [sp, #112]	; 0x70
  40dad6:	f202 4233 	addw	r2, r2, #1075	; 0x433
  40dada:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
  40dade:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
  40dae2:	9102      	str	r1, [sp, #8]
  40dae4:	9303      	str	r3, [sp, #12]
  40dae6:	e7c6      	b.n	40da76 <_strtod_r+0xbfe>
  40dae8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40daea:	f112 0316 	adds.w	r3, r2, #22
  40daee:	f6ff ab71 	blt.w	40d1d4 <_strtod_r+0x35c>
  40daf2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40daf6:	4b8b      	ldr	r3, [pc, #556]	; (40dd24 <_strtod_r+0xeac>)
  40daf8:	eba3 03c2 	sub.w	r3, r3, r2, lsl #3
  40dafc:	e9d3 2300 	ldrd	r2, r3, [r3]
  40db00:	f7fd fe4a 	bl	40b798 <__aeabi_ddiv>
  40db04:	4681      	mov	r9, r0
  40db06:	468a      	mov	sl, r1
  40db08:	f7ff bab2 	b.w	40d070 <_strtod_r+0x1f8>
  40db0c:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  40db10:	e672      	b.n	40d7f8 <_strtod_r+0x980>
  40db12:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  40db14:	4655      	mov	r5, sl
  40db16:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  40db1a:	e9dd 9a08 	ldrd	r9, sl, [sp, #32]
  40db1e:	bb7e      	cbnz	r6, 40db80 <_strtod_r+0xd08>
  40db20:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40db24:	bb60      	cbnz	r0, 40db80 <_strtod_r+0xd08>
  40db26:	f3c1 0313 	ubfx	r3, r1, #0, #20
  40db2a:	460c      	mov	r4, r1
  40db2c:	bb43      	cbnz	r3, 40db80 <_strtod_r+0xd08>
  40db2e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  40db32:	0d1b      	lsrs	r3, r3, #20
  40db34:	051b      	lsls	r3, r3, #20
  40db36:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
  40db3a:	d921      	bls.n	40db80 <_strtod_r+0xd08>
  40db3c:	696b      	ldr	r3, [r5, #20]
  40db3e:	b913      	cbnz	r3, 40db46 <_strtod_r+0xcce>
  40db40:	692b      	ldr	r3, [r5, #16]
  40db42:	2b01      	cmp	r3, #1
  40db44:	dd1c      	ble.n	40db80 <_strtod_r+0xd08>
  40db46:	990a      	ldr	r1, [sp, #40]	; 0x28
  40db48:	2201      	movs	r2, #1
  40db4a:	4658      	mov	r0, fp
  40db4c:	f005 fb88 	bl	413260 <__lshift>
  40db50:	4639      	mov	r1, r7
  40db52:	900a      	str	r0, [sp, #40]	; 0x28
  40db54:	f005 fbda 	bl	41330c <__mcmp>
  40db58:	2800      	cmp	r0, #0
  40db5a:	dd11      	ble.n	40db80 <_strtod_r+0xd08>
  40db5c:	9b07      	ldr	r3, [sp, #28]
  40db5e:	2b00      	cmp	r3, #0
  40db60:	f040 80be 	bne.w	40dce0 <_strtod_r+0xe68>
  40db64:	4b70      	ldr	r3, [pc, #448]	; (40dd28 <_strtod_r+0xeb0>)
  40db66:	4023      	ands	r3, r4
  40db68:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
  40db6c:	ea6f 5313 	mvn.w	r3, r3, lsr #20
  40db70:	ea6f 5303 	mvn.w	r3, r3, lsl #20
  40db74:	9303      	str	r3, [sp, #12]
  40db76:	f04f 33ff 	mov.w	r3, #4294967295
  40db7a:	9302      	str	r3, [sp, #8]
  40db7c:	e9dd 9a02 	ldrd	r9, sl, [sp, #8]
  40db80:	9b07      	ldr	r3, [sp, #28]
  40db82:	b1bb      	cbz	r3, 40dbb4 <_strtod_r+0xd3c>
  40db84:	4b69      	ldr	r3, [pc, #420]	; (40dd2c <_strtod_r+0xeb4>)
  40db86:	4648      	mov	r0, r9
  40db88:	9315      	str	r3, [sp, #84]	; 0x54
  40db8a:	2300      	movs	r3, #0
  40db8c:	9314      	str	r3, [sp, #80]	; 0x50
  40db8e:	4651      	mov	r1, sl
  40db90:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
  40db94:	f7fd fcd6 	bl	40b544 <__aeabi_dmul>
  40db98:	4603      	mov	r3, r0
  40db9a:	460c      	mov	r4, r1
  40db9c:	4681      	mov	r9, r0
  40db9e:	468a      	mov	sl, r1
  40dba0:	e9cd 3402 	strd	r3, r4, [sp, #8]
  40dba4:	b931      	cbnz	r1, 40dbb4 <_strtod_r+0xd3c>
  40dba6:	9b02      	ldr	r3, [sp, #8]
  40dba8:	b923      	cbnz	r3, 40dbb4 <_strtod_r+0xd3c>
  40dbaa:	2322      	movs	r3, #34	; 0x22
  40dbac:	981a      	ldr	r0, [sp, #104]	; 0x68
  40dbae:	f8cb 3000 	str.w	r3, [fp]
  40dbb2:	e62a      	b.n	40d80a <_strtod_r+0x992>
  40dbb4:	981a      	ldr	r0, [sp, #104]	; 0x68
  40dbb6:	e628      	b.n	40d80a <_strtod_r+0x992>
  40dbb8:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  40dbba:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  40dbbe:	e9dd 9a08 	ldrd	r9, sl, [sp, #32]
  40dbc2:	b34e      	cbz	r6, 40dc18 <_strtod_r+0xda0>
  40dbc4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
  40dbc8:	4b59      	ldr	r3, [pc, #356]	; (40dd30 <_strtod_r+0xeb8>)
  40dbca:	f3c5 0113 	ubfx	r1, r5, #0, #20
  40dbce:	4299      	cmp	r1, r3
  40dbd0:	462a      	mov	r2, r5
  40dbd2:	d045      	beq.n	40dc60 <_strtod_r+0xde8>
  40dbd4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40dbd6:	b34b      	cbz	r3, 40dc2c <_strtod_r+0xdb4>
  40dbd8:	9a03      	ldr	r2, [sp, #12]
  40dbda:	4213      	tst	r3, r2
  40dbdc:	d0d0      	beq.n	40db80 <_strtod_r+0xd08>
  40dbde:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40dbe2:	9a07      	ldr	r2, [sp, #28]
  40dbe4:	b356      	cbz	r6, 40dc3c <_strtod_r+0xdc4>
  40dbe6:	f7ff f925 	bl	40ce34 <sulp>
  40dbea:	4602      	mov	r2, r0
  40dbec:	460b      	mov	r3, r1
  40dbee:	4648      	mov	r0, r9
  40dbf0:	4651      	mov	r1, sl
  40dbf2:	f7fd faf5 	bl	40b1e0 <__adddf3>
  40dbf6:	4681      	mov	r9, r0
  40dbf8:	468a      	mov	sl, r1
  40dbfa:	e7c1      	b.n	40db80 <_strtod_r+0xd08>
  40dbfc:	f101 7354 	add.w	r3, r1, #55574528	; 0x3500000
  40dc00:	9303      	str	r3, [sp, #12]
  40dc02:	f7ff bb01 	b.w	40d208 <_strtod_r+0x390>
  40dc06:	4c4b      	ldr	r4, [pc, #300]	; (40dd34 <_strtod_r+0xebc>)
  40dc08:	2300      	movs	r3, #0
  40dc0a:	e9cd 3416 	strd	r3, r4, [sp, #88]	; 0x58
  40dc0e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40dc10:	930d      	str	r3, [sp, #52]	; 0x34
  40dc12:	4b49      	ldr	r3, [pc, #292]	; (40dd38 <_strtod_r+0xec0>)
  40dc14:	930f      	str	r3, [sp, #60]	; 0x3c
  40dc16:	e4a3      	b.n	40d560 <_strtod_r+0x6e8>
  40dc18:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
  40dc1c:	f3c2 0313 	ubfx	r3, r2, #0, #20
  40dc20:	4614      	mov	r4, r2
  40dc22:	2b00      	cmp	r3, #0
  40dc24:	d1d6      	bne.n	40dbd4 <_strtod_r+0xd5c>
  40dc26:	2900      	cmp	r1, #0
  40dc28:	d1d4      	bne.n	40dbd4 <_strtod_r+0xd5c>
  40dc2a:	e797      	b.n	40db5c <_strtod_r+0xce4>
  40dc2c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40dc2e:	9a02      	ldr	r2, [sp, #8]
  40dc30:	4213      	tst	r3, r2
  40dc32:	d0a5      	beq.n	40db80 <_strtod_r+0xd08>
  40dc34:	e7d3      	b.n	40dbde <_strtod_r+0xd66>
  40dc36:	f04f 0800 	mov.w	r8, #0
  40dc3a:	e52f      	b.n	40d69c <_strtod_r+0x824>
  40dc3c:	f7ff f8fa 	bl	40ce34 <sulp>
  40dc40:	4602      	mov	r2, r0
  40dc42:	460b      	mov	r3, r1
  40dc44:	4648      	mov	r0, r9
  40dc46:	4651      	mov	r1, sl
  40dc48:	f7fd fac8 	bl	40b1dc <__aeabi_dsub>
  40dc4c:	2200      	movs	r2, #0
  40dc4e:	2300      	movs	r3, #0
  40dc50:	4681      	mov	r9, r0
  40dc52:	468a      	mov	sl, r1
  40dc54:	f7fd fede 	bl	40ba14 <__aeabi_dcmpeq>
  40dc58:	2800      	cmp	r0, #0
  40dc5a:	f47f aeb4 	bne.w	40d9c6 <_strtod_r+0xb4e>
  40dc5e:	e78f      	b.n	40db80 <_strtod_r+0xd08>
  40dc60:	9b07      	ldr	r3, [sp, #28]
  40dc62:	9902      	ldr	r1, [sp, #8]
  40dc64:	b1fb      	cbz	r3, 40dca6 <_strtod_r+0xe2e>
  40dc66:	4b30      	ldr	r3, [pc, #192]	; (40dd28 <_strtod_r+0xeb0>)
  40dc68:	402b      	ands	r3, r5
  40dc6a:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
  40dc6e:	d81a      	bhi.n	40dca6 <_strtod_r+0xe2e>
  40dc70:	0d1b      	lsrs	r3, r3, #20
  40dc72:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
  40dc76:	f04f 30ff 	mov.w	r0, #4294967295
  40dc7a:	fa00 f303 	lsl.w	r3, r0, r3
  40dc7e:	428b      	cmp	r3, r1
  40dc80:	d1a8      	bne.n	40dbd4 <_strtod_r+0xd5c>
  40dc82:	492e      	ldr	r1, [pc, #184]	; (40dd3c <_strtod_r+0xec4>)
  40dc84:	428a      	cmp	r2, r1
  40dc86:	d03e      	beq.n	40dd06 <_strtod_r+0xe8e>
  40dc88:	4b27      	ldr	r3, [pc, #156]	; (40dd28 <_strtod_r+0xeb0>)
  40dc8a:	4013      	ands	r3, r2
  40dc8c:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
  40dc90:	9303      	str	r3, [sp, #12]
  40dc92:	2300      	movs	r3, #0
  40dc94:	9302      	str	r3, [sp, #8]
  40dc96:	e9dd 9a02 	ldrd	r9, sl, [sp, #8]
  40dc9a:	e771      	b.n	40db80 <_strtod_r+0xd08>
  40dc9c:	2e00      	cmp	r6, #0
  40dc9e:	9307      	str	r3, [sp, #28]
  40dca0:	f73f ae20 	bgt.w	40d8e4 <_strtod_r+0xa6c>
  40dca4:	e646      	b.n	40d934 <_strtod_r+0xabc>
  40dca6:	f04f 33ff 	mov.w	r3, #4294967295
  40dcaa:	e7e8      	b.n	40dc7e <_strtod_r+0xe06>
  40dcac:	f04f 32ff 	mov.w	r2, #4294967295
  40dcb0:	fa02 f303 	lsl.w	r3, r2, r3
  40dcb4:	9a02      	ldr	r2, [sp, #8]
  40dcb6:	401a      	ands	r2, r3
  40dcb8:	9202      	str	r2, [sp, #8]
  40dcba:	e63b      	b.n	40d934 <_strtod_r+0xabc>
  40dcbc:	a819      	add	r0, sp, #100	; 0x64
  40dcbe:	aa1c      	add	r2, sp, #112	; 0x70
  40dcc0:	491f      	ldr	r1, [pc, #124]	; (40dd40 <_strtod_r+0xec8>)
  40dcc2:	f004 fc25 	bl	412510 <__hexnan>
  40dcc6:	2805      	cmp	r0, #5
  40dcc8:	f47f ad23 	bne.w	40d712 <_strtod_r+0x89a>
  40dccc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40dcce:	f043 43ff 	orr.w	r3, r3, #2139095040	; 0x7f800000
  40dcd2:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
  40dcd6:	9303      	str	r3, [sp, #12]
  40dcd8:	9b1c      	ldr	r3, [sp, #112]	; 0x70
  40dcda:	9302      	str	r3, [sp, #8]
  40dcdc:	f7ff ba4b 	b.w	40d176 <_strtod_r+0x2fe>
  40dce0:	4b11      	ldr	r3, [pc, #68]	; (40dd28 <_strtod_r+0xeb0>)
  40dce2:	4023      	ands	r3, r4
  40dce4:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
  40dce8:	f73f af3e 	bgt.w	40db68 <_strtod_r+0xcf0>
  40dcec:	f1b3 7f5c 	cmp.w	r3, #57671680	; 0x3700000
  40dcf0:	f73f af48 	bgt.w	40db84 <_strtod_r+0xd0c>
  40dcf4:	e667      	b.n	40d9c6 <_strtod_r+0xb4e>
  40dcf6:	4648      	mov	r0, r9
  40dcf8:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40dcfa:	f109 0901 	add.w	r9, r9, #1
  40dcfe:	e687      	b.n	40da10 <_strtod_r+0xb98>
  40dd00:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40dd04:	e600      	b.n	40d908 <_strtod_r+0xa90>
  40dd06:	3301      	adds	r3, #1
  40dd08:	d1be      	bne.n	40dc88 <_strtod_r+0xe10>
  40dd0a:	e574      	b.n	40d7f6 <_strtod_r+0x97e>
  40dd0c:	3b20      	subs	r3, #32
  40dd0e:	f04f 32ff 	mov.w	r2, #4294967295
  40dd12:	fa02 f303 	lsl.w	r3, r2, r3
  40dd16:	400b      	ands	r3, r1
  40dd18:	9303      	str	r3, [sp, #12]
  40dd1a:	e60b      	b.n	40d934 <_strtod_r+0xabc>
  40dd1c:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40dd20:	e4bc      	b.n	40d69c <_strtod_r+0x824>
  40dd22:	bf00      	nop
  40dd24:	00415918 	.word	0x00415918
  40dd28:	7ff00000 	.word	0x7ff00000
  40dd2c:	39500000 	.word	0x39500000
  40dd30:	000fffff 	.word	0x000fffff
  40dd34:	bfe00000 	.word	0xbfe00000
  40dd38:	3fe00000 	.word	0x3fe00000
  40dd3c:	7fefffff 	.word	0x7fefffff
  40dd40:	00415714 	.word	0x00415714

0040dd44 <strtof>:
  40dd44:	b538      	push	{r3, r4, r5, lr}
  40dd46:	4b0b      	ldr	r3, [pc, #44]	; (40dd74 <strtof+0x30>)
  40dd48:	460a      	mov	r2, r1
  40dd4a:	4601      	mov	r1, r0
  40dd4c:	6818      	ldr	r0, [r3, #0]
  40dd4e:	f7ff f893 	bl	40ce78 <_strtod_r>
  40dd52:	4602      	mov	r2, r0
  40dd54:	460b      	mov	r3, r1
  40dd56:	4604      	mov	r4, r0
  40dd58:	460d      	mov	r5, r1
  40dd5a:	f006 f977 	bl	41404c <__aeabi_dcmpun>
  40dd5e:	b920      	cbnz	r0, 40dd6a <strtof+0x26>
  40dd60:	4620      	mov	r0, r4
  40dd62:	4629      	mov	r1, r5
  40dd64:	f7fd feb0 	bl	40bac8 <__aeabi_d2f>
  40dd68:	bd38      	pop	{r3, r4, r5, pc}
  40dd6a:	2000      	movs	r0, #0
  40dd6c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40dd70:	f005 bed8 	b.w	413b24 <nanf>
  40dd74:	200005e0 	.word	0x200005e0

0040dd78 <strtok>:
  40dd78:	4a02      	ldr	r2, [pc, #8]	; (40dd84 <strtok+0xc>)
  40dd7a:	2301      	movs	r3, #1
  40dd7c:	6812      	ldr	r2, [r2, #0]
  40dd7e:	325c      	adds	r2, #92	; 0x5c
  40dd80:	f000 b802 	b.w	40dd88 <__strtok_r>
  40dd84:	200005e0 	.word	0x200005e0

0040dd88 <__strtok_r>:
  40dd88:	b4f0      	push	{r4, r5, r6, r7}
  40dd8a:	b320      	cbz	r0, 40ddd6 <__strtok_r+0x4e>
  40dd8c:	4607      	mov	r7, r0
  40dd8e:	460d      	mov	r5, r1
  40dd90:	f817 6b01 	ldrb.w	r6, [r7], #1
  40dd94:	e001      	b.n	40dd9a <__strtok_r+0x12>
  40dd96:	42a6      	cmp	r6, r4
  40dd98:	d016      	beq.n	40ddc8 <__strtok_r+0x40>
  40dd9a:	f815 4b01 	ldrb.w	r4, [r5], #1
  40dd9e:	2c00      	cmp	r4, #0
  40dda0:	d1f9      	bne.n	40dd96 <__strtok_r+0xe>
  40dda2:	b1ee      	cbz	r6, 40dde0 <__strtok_r+0x58>
  40dda4:	463e      	mov	r6, r7
  40dda6:	460c      	mov	r4, r1
  40dda8:	f816 5b01 	ldrb.w	r5, [r6], #1
  40ddac:	e000      	b.n	40ddb0 <__strtok_r+0x28>
  40ddae:	b173      	cbz	r3, 40ddce <__strtok_r+0x46>
  40ddb0:	f814 3b01 	ldrb.w	r3, [r4], #1
  40ddb4:	429d      	cmp	r5, r3
  40ddb6:	d1fa      	bne.n	40ddae <__strtok_r+0x26>
  40ddb8:	b15d      	cbz	r5, 40ddd2 <__strtok_r+0x4a>
  40ddba:	2300      	movs	r3, #0
  40ddbc:	703b      	strb	r3, [r7, #0]
  40ddbe:	6016      	str	r6, [r2, #0]
  40ddc0:	4606      	mov	r6, r0
  40ddc2:	4630      	mov	r0, r6
  40ddc4:	bcf0      	pop	{r4, r5, r6, r7}
  40ddc6:	4770      	bx	lr
  40ddc8:	b163      	cbz	r3, 40dde4 <__strtok_r+0x5c>
  40ddca:	4638      	mov	r0, r7
  40ddcc:	e7de      	b.n	40dd8c <__strtok_r+0x4>
  40ddce:	4637      	mov	r7, r6
  40ddd0:	e7e8      	b.n	40dda4 <__strtok_r+0x1c>
  40ddd2:	462e      	mov	r6, r5
  40ddd4:	e7f3      	b.n	40ddbe <__strtok_r+0x36>
  40ddd6:	6810      	ldr	r0, [r2, #0]
  40ddd8:	2800      	cmp	r0, #0
  40ddda:	d1d7      	bne.n	40dd8c <__strtok_r+0x4>
  40dddc:	4606      	mov	r6, r0
  40ddde:	e7f0      	b.n	40ddc2 <__strtok_r+0x3a>
  40dde0:	6016      	str	r6, [r2, #0]
  40dde2:	e7ee      	b.n	40ddc2 <__strtok_r+0x3a>
  40dde4:	6017      	str	r7, [r2, #0]
  40dde6:	4606      	mov	r6, r0
  40dde8:	7003      	strb	r3, [r0, #0]
  40ddea:	e7ea      	b.n	40ddc2 <__strtok_r+0x3a>

0040ddec <_strtol_r>:
  40ddec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40ddf0:	4c47      	ldr	r4, [pc, #284]	; (40df10 <_strtol_r+0x124>)
  40ddf2:	4683      	mov	fp, r0
  40ddf4:	460e      	mov	r6, r1
  40ddf6:	f8d4 e000 	ldr.w	lr, [r4]
  40ddfa:	e000      	b.n	40ddfe <_strtol_r+0x12>
  40ddfc:	4626      	mov	r6, r4
  40ddfe:	4634      	mov	r4, r6
  40de00:	f814 5b01 	ldrb.w	r5, [r4], #1
  40de04:	eb0e 0005 	add.w	r0, lr, r5
  40de08:	7840      	ldrb	r0, [r0, #1]
  40de0a:	f000 0008 	and.w	r0, r0, #8
  40de0e:	f000 08ff 	and.w	r8, r0, #255	; 0xff
  40de12:	2800      	cmp	r0, #0
  40de14:	d1f2      	bne.n	40ddfc <_strtol_r+0x10>
  40de16:	2d2d      	cmp	r5, #45	; 0x2d
  40de18:	d05c      	beq.n	40ded4 <_strtol_r+0xe8>
  40de1a:	2d2b      	cmp	r5, #43	; 0x2b
  40de1c:	bf04      	itt	eq
  40de1e:	7875      	ldrbeq	r5, [r6, #1]
  40de20:	1cb4      	addeq	r4, r6, #2
  40de22:	2b00      	cmp	r3, #0
  40de24:	d03e      	beq.n	40dea4 <_strtol_r+0xb8>
  40de26:	2b10      	cmp	r3, #16
  40de28:	d060      	beq.n	40deec <_strtol_r+0x100>
  40de2a:	469a      	mov	sl, r3
  40de2c:	f1b8 0f00 	cmp.w	r8, #0
  40de30:	bf0c      	ite	eq
  40de32:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40de36:	f04f 4000 	movne.w	r0, #2147483648	; 0x80000000
  40de3a:	fbb0 f9fa 	udiv	r9, r0, sl
  40de3e:	2700      	movs	r7, #0
  40de40:	46bc      	mov	ip, r7
  40de42:	fb0a 0019 	mls	r0, sl, r9, r0
  40de46:	e00c      	b.n	40de62 <_strtol_r+0x76>
  40de48:	3d30      	subs	r5, #48	; 0x30
  40de4a:	42ab      	cmp	r3, r5
  40de4c:	dd19      	ble.n	40de82 <_strtol_r+0x96>
  40de4e:	1c7e      	adds	r6, r7, #1
  40de50:	d005      	beq.n	40de5e <_strtol_r+0x72>
  40de52:	45cc      	cmp	ip, r9
  40de54:	d823      	bhi.n	40de9e <_strtol_r+0xb2>
  40de56:	d020      	beq.n	40de9a <_strtol_r+0xae>
  40de58:	fb0a 5c0c 	mla	ip, sl, ip, r5
  40de5c:	2701      	movs	r7, #1
  40de5e:	f814 5b01 	ldrb.w	r5, [r4], #1
  40de62:	eb0e 0605 	add.w	r6, lr, r5
  40de66:	7876      	ldrb	r6, [r6, #1]
  40de68:	f016 0f04 	tst.w	r6, #4
  40de6c:	d1ec      	bne.n	40de48 <_strtol_r+0x5c>
  40de6e:	f016 0603 	ands.w	r6, r6, #3
  40de72:	d006      	beq.n	40de82 <_strtol_r+0x96>
  40de74:	2e01      	cmp	r6, #1
  40de76:	bf14      	ite	ne
  40de78:	2657      	movne	r6, #87	; 0x57
  40de7a:	2637      	moveq	r6, #55	; 0x37
  40de7c:	1bad      	subs	r5, r5, r6
  40de7e:	42ab      	cmp	r3, r5
  40de80:	dce5      	bgt.n	40de4e <_strtol_r+0x62>
  40de82:	1c7b      	adds	r3, r7, #1
  40de84:	d016      	beq.n	40deb4 <_strtol_r+0xc8>
  40de86:	f1b8 0f00 	cmp.w	r8, #0
  40de8a:	d110      	bne.n	40deae <_strtol_r+0xc2>
  40de8c:	4660      	mov	r0, ip
  40de8e:	2a00      	cmp	r2, #0
  40de90:	d039      	beq.n	40df06 <_strtol_r+0x11a>
  40de92:	b9df      	cbnz	r7, 40decc <_strtol_r+0xe0>
  40de94:	6011      	str	r1, [r2, #0]
  40de96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40de9a:	4285      	cmp	r5, r0
  40de9c:	dddc      	ble.n	40de58 <_strtol_r+0x6c>
  40de9e:	f04f 37ff 	mov.w	r7, #4294967295
  40dea2:	e7dc      	b.n	40de5e <_strtol_r+0x72>
  40dea4:	2d30      	cmp	r5, #48	; 0x30
  40dea6:	d01a      	beq.n	40dede <_strtol_r+0xf2>
  40dea8:	230a      	movs	r3, #10
  40deaa:	469a      	mov	sl, r3
  40deac:	e7be      	b.n	40de2c <_strtol_r+0x40>
  40deae:	f1cc 0c00 	rsb	ip, ip, #0
  40deb2:	e7eb      	b.n	40de8c <_strtol_r+0xa0>
  40deb4:	f1b8 0f00 	cmp.w	r8, #0
  40deb8:	f04f 0322 	mov.w	r3, #34	; 0x22
  40debc:	bf0c      	ite	eq
  40debe:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40dec2:	f04f 4000 	movne.w	r0, #2147483648	; 0x80000000
  40dec6:	f8cb 3000 	str.w	r3, [fp]
  40deca:	b1f2      	cbz	r2, 40df0a <_strtol_r+0x11e>
  40decc:	1e61      	subs	r1, r4, #1
  40dece:	6011      	str	r1, [r2, #0]
  40ded0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40ded4:	1cb4      	adds	r4, r6, #2
  40ded6:	7875      	ldrb	r5, [r6, #1]
  40ded8:	f04f 0801 	mov.w	r8, #1
  40dedc:	e7a1      	b.n	40de22 <_strtol_r+0x36>
  40dede:	7823      	ldrb	r3, [r4, #0]
  40dee0:	f003 03df 	and.w	r3, r3, #223	; 0xdf
  40dee4:	2b58      	cmp	r3, #88	; 0x58
  40dee6:	d008      	beq.n	40defa <_strtol_r+0x10e>
  40dee8:	2308      	movs	r3, #8
  40deea:	e79e      	b.n	40de2a <_strtol_r+0x3e>
  40deec:	2d30      	cmp	r5, #48	; 0x30
  40deee:	d19c      	bne.n	40de2a <_strtol_r+0x3e>
  40def0:	7820      	ldrb	r0, [r4, #0]
  40def2:	f000 00df 	and.w	r0, r0, #223	; 0xdf
  40def6:	2858      	cmp	r0, #88	; 0x58
  40def8:	d197      	bne.n	40de2a <_strtol_r+0x3e>
  40defa:	f04f 0a10 	mov.w	sl, #16
  40defe:	7865      	ldrb	r5, [r4, #1]
  40df00:	4653      	mov	r3, sl
  40df02:	3402      	adds	r4, #2
  40df04:	e792      	b.n	40de2c <_strtol_r+0x40>
  40df06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40df0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40df0e:	bf00      	nop
  40df10:	200001b4 	.word	0x200001b4

0040df14 <strtol>:
  40df14:	b410      	push	{r4}
  40df16:	4c04      	ldr	r4, [pc, #16]	; (40df28 <strtol+0x14>)
  40df18:	4613      	mov	r3, r2
  40df1a:	460a      	mov	r2, r1
  40df1c:	4601      	mov	r1, r0
  40df1e:	6820      	ldr	r0, [r4, #0]
  40df20:	bc10      	pop	{r4}
  40df22:	f7ff bf63 	b.w	40ddec <_strtol_r>
  40df26:	bf00      	nop
  40df28:	200005e0 	.word	0x200005e0

0040df2c <_svfprintf_r>:
  40df2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40df30:	b0c1      	sub	sp, #260	; 0x104
  40df32:	460c      	mov	r4, r1
  40df34:	9109      	str	r1, [sp, #36]	; 0x24
  40df36:	4615      	mov	r5, r2
  40df38:	930e      	str	r3, [sp, #56]	; 0x38
  40df3a:	900a      	str	r0, [sp, #40]	; 0x28
  40df3c:	f004 fbb2 	bl	4126a4 <_localeconv_r>
  40df40:	6803      	ldr	r3, [r0, #0]
  40df42:	4618      	mov	r0, r3
  40df44:	9317      	str	r3, [sp, #92]	; 0x5c
  40df46:	f7fe fc59 	bl	40c7fc <strlen>
  40df4a:	89a3      	ldrh	r3, [r4, #12]
  40df4c:	9016      	str	r0, [sp, #88]	; 0x58
  40df4e:	061e      	lsls	r6, r3, #24
  40df50:	d503      	bpl.n	40df5a <_svfprintf_r+0x2e>
  40df52:	6923      	ldr	r3, [r4, #16]
  40df54:	2b00      	cmp	r3, #0
  40df56:	f001 815d 	beq.w	40f214 <_svfprintf_r+0x12e8>
  40df5a:	2300      	movs	r3, #0
  40df5c:	461a      	mov	r2, r3
  40df5e:	46a8      	mov	r8, r5
  40df60:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40df64:	f8df a460 	ldr.w	sl, [pc, #1120]	; 40e3c8 <_svfprintf_r+0x49c>
  40df68:	9312      	str	r3, [sp, #72]	; 0x48
  40df6a:	9319      	str	r3, [sp, #100]	; 0x64
  40df6c:	930b      	str	r3, [sp, #44]	; 0x2c
  40df6e:	9325      	str	r3, [sp, #148]	; 0x94
  40df70:	9324      	str	r3, [sp, #144]	; 0x90
  40df72:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
  40df76:	9214      	str	r2, [sp, #80]	; 0x50
  40df78:	9215      	str	r2, [sp, #84]	; 0x54
  40df7a:	f898 3000 	ldrb.w	r3, [r8]
  40df7e:	4644      	mov	r4, r8
  40df80:	b1eb      	cbz	r3, 40dfbe <_svfprintf_r+0x92>
  40df82:	2b25      	cmp	r3, #37	; 0x25
  40df84:	d102      	bne.n	40df8c <_svfprintf_r+0x60>
  40df86:	e01a      	b.n	40dfbe <_svfprintf_r+0x92>
  40df88:	2b25      	cmp	r3, #37	; 0x25
  40df8a:	d003      	beq.n	40df94 <_svfprintf_r+0x68>
  40df8c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  40df90:	2b00      	cmp	r3, #0
  40df92:	d1f9      	bne.n	40df88 <_svfprintf_r+0x5c>
  40df94:	ebc8 0504 	rsb	r5, r8, r4
  40df98:	b18d      	cbz	r5, 40dfbe <_svfprintf_r+0x92>
  40df9a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40df9c:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40df9e:	3301      	adds	r3, #1
  40dfa0:	442a      	add	r2, r5
  40dfa2:	2b07      	cmp	r3, #7
  40dfa4:	f8c9 8000 	str.w	r8, [r9]
  40dfa8:	f8c9 5004 	str.w	r5, [r9, #4]
  40dfac:	9225      	str	r2, [sp, #148]	; 0x94
  40dfae:	9324      	str	r3, [sp, #144]	; 0x90
  40dfb0:	f300 8332 	bgt.w	40e618 <_svfprintf_r+0x6ec>
  40dfb4:	f109 0908 	add.w	r9, r9, #8
  40dfb8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40dfba:	442b      	add	r3, r5
  40dfbc:	930b      	str	r3, [sp, #44]	; 0x2c
  40dfbe:	7823      	ldrb	r3, [r4, #0]
  40dfc0:	2b00      	cmp	r3, #0
  40dfc2:	f000 81ea 	beq.w	40e39a <_svfprintf_r+0x46e>
  40dfc6:	f04f 3bff 	mov.w	fp, #4294967295
  40dfca:	465d      	mov	r5, fp
  40dfcc:	2300      	movs	r3, #0
  40dfce:	461a      	mov	r2, r3
  40dfd0:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  40dfd4:	4619      	mov	r1, r3
  40dfd6:	930c      	str	r3, [sp, #48]	; 0x30
  40dfd8:	9307      	str	r3, [sp, #28]
  40dfda:	7863      	ldrb	r3, [r4, #1]
  40dfdc:	f104 0801 	add.w	r8, r4, #1
  40dfe0:	f108 0801 	add.w	r8, r8, #1
  40dfe4:	f1a3 0020 	sub.w	r0, r3, #32
  40dfe8:	2858      	cmp	r0, #88	; 0x58
  40dfea:	f200 8645 	bhi.w	40ec78 <_svfprintf_r+0xd4c>
  40dfee:	e8df f010 	tbh	[pc, r0, lsl #1]
  40dff2:	03f3      	.short	0x03f3
  40dff4:	06430643 	.word	0x06430643
  40dff8:	064303fc 	.word	0x064303fc
  40dffc:	06430643 	.word	0x06430643
  40e000:	06430643 	.word	0x06430643
  40e004:	00590643 	.word	0x00590643
  40e008:	06430404 	.word	0x06430404
  40e00c:	03d00066 	.word	0x03d00066
  40e010:	03ec0643 	.word	0x03ec0643
  40e014:	05bc05bc 	.word	0x05bc05bc
  40e018:	05bc05bc 	.word	0x05bc05bc
  40e01c:	05bc05bc 	.word	0x05bc05bc
  40e020:	05bc05bc 	.word	0x05bc05bc
  40e024:	064305bc 	.word	0x064305bc
  40e028:	06430643 	.word	0x06430643
  40e02c:	06430643 	.word	0x06430643
  40e030:	06430643 	.word	0x06430643
  40e034:	06430643 	.word	0x06430643
  40e038:	05e20643 	.word	0x05e20643
  40e03c:	064304f7 	.word	0x064304f7
  40e040:	064304f7 	.word	0x064304f7
  40e044:	06430643 	.word	0x06430643
  40e048:	05420643 	.word	0x05420643
  40e04c:	06430643 	.word	0x06430643
  40e050:	0643054a 	.word	0x0643054a
  40e054:	06430643 	.word	0x06430643
  40e058:	06430643 	.word	0x06430643
  40e05c:	06430574 	.word	0x06430574
  40e060:	05cd0643 	.word	0x05cd0643
  40e064:	06430643 	.word	0x06430643
  40e068:	06430643 	.word	0x06430643
  40e06c:	06430643 	.word	0x06430643
  40e070:	06430643 	.word	0x06430643
  40e074:	06430643 	.word	0x06430643
  40e078:	060e061d 	.word	0x060e061d
  40e07c:	04f704f7 	.word	0x04f704f7
  40e080:	061504f7 	.word	0x061504f7
  40e084:	0643060e 	.word	0x0643060e
  40e088:	04a30643 	.word	0x04a30643
  40e08c:	05a80643 	.word	0x05a80643
  40e090:	006d04ae 	.word	0x006d04ae
  40e094:	0643040a 	.word	0x0643040a
  40e098:	06430412 	.word	0x06430412
  40e09c:	06430435 	.word	0x06430435
  40e0a0:	04700643 	.word	0x04700643
  40e0a4:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  40e0a6:	6823      	ldr	r3, [r4, #0]
  40e0a8:	4618      	mov	r0, r3
  40e0aa:	930c      	str	r3, [sp, #48]	; 0x30
  40e0ac:	4623      	mov	r3, r4
  40e0ae:	2800      	cmp	r0, #0
  40e0b0:	f103 0304 	add.w	r3, r3, #4
  40e0b4:	930e      	str	r3, [sp, #56]	; 0x38
  40e0b6:	da06      	bge.n	40e0c6 <_svfprintf_r+0x19a>
  40e0b8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40e0ba:	425b      	negs	r3, r3
  40e0bc:	930c      	str	r3, [sp, #48]	; 0x30
  40e0be:	9b07      	ldr	r3, [sp, #28]
  40e0c0:	f043 0304 	orr.w	r3, r3, #4
  40e0c4:	9307      	str	r3, [sp, #28]
  40e0c6:	f898 3000 	ldrb.w	r3, [r8]
  40e0ca:	e789      	b.n	40dfe0 <_svfprintf_r+0xb4>
  40e0cc:	46ab      	mov	fp, r5
  40e0ce:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40e0d0:	2700      	movs	r7, #0
  40e0d2:	9807      	ldr	r0, [sp, #28]
  40e0d4:	2130      	movs	r1, #48	; 0x30
  40e0d6:	2378      	movs	r3, #120	; 0x78
  40e0d8:	45bb      	cmp	fp, r7
  40e0da:	6814      	ldr	r4, [r2, #0]
  40e0dc:	f88d 1070 	strb.w	r1, [sp, #112]	; 0x70
  40e0e0:	f102 0204 	add.w	r2, r2, #4
  40e0e4:	f04f 0500 	mov.w	r5, #0
  40e0e8:	f88d 3071 	strb.w	r3, [sp, #113]	; 0x71
  40e0ec:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  40e0f0:	f040 0102 	orr.w	r1, r0, #2
  40e0f4:	f2c0 863d 	blt.w	40ed72 <_svfprintf_r+0xe46>
  40e0f8:	f020 0180 	bic.w	r1, r0, #128	; 0x80
  40e0fc:	f041 0102 	orr.w	r1, r1, #2
  40e100:	9107      	str	r1, [sp, #28]
  40e102:	ea54 0105 	orrs.w	r1, r4, r5
  40e106:	920e      	str	r2, [sp, #56]	; 0x38
  40e108:	9311      	str	r3, [sp, #68]	; 0x44
  40e10a:	48ad      	ldr	r0, [pc, #692]	; (40e3c0 <_svfprintf_r+0x494>)
  40e10c:	f000 8131 	beq.w	40e372 <_svfprintf_r+0x446>
  40e110:	ae30      	add	r6, sp, #192	; 0xc0
  40e112:	0923      	lsrs	r3, r4, #4
  40e114:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  40e118:	0929      	lsrs	r1, r5, #4
  40e11a:	f004 020f 	and.w	r2, r4, #15
  40e11e:	460d      	mov	r5, r1
  40e120:	461c      	mov	r4, r3
  40e122:	5c83      	ldrb	r3, [r0, r2]
  40e124:	f806 3d01 	strb.w	r3, [r6, #-1]!
  40e128:	ea54 0305 	orrs.w	r3, r4, r5
  40e12c:	d1f1      	bne.n	40e112 <_svfprintf_r+0x1e6>
  40e12e:	ab30      	add	r3, sp, #192	; 0xc0
  40e130:	1b9b      	subs	r3, r3, r6
  40e132:	930d      	str	r3, [sp, #52]	; 0x34
  40e134:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40e136:	455b      	cmp	r3, fp
  40e138:	bfb8      	it	lt
  40e13a:	465b      	movlt	r3, fp
  40e13c:	9308      	str	r3, [sp, #32]
  40e13e:	2300      	movs	r3, #0
  40e140:	9313      	str	r3, [sp, #76]	; 0x4c
  40e142:	b117      	cbz	r7, 40e14a <_svfprintf_r+0x21e>
  40e144:	9b08      	ldr	r3, [sp, #32]
  40e146:	3301      	adds	r3, #1
  40e148:	9308      	str	r3, [sp, #32]
  40e14a:	9b07      	ldr	r3, [sp, #28]
  40e14c:	f013 0302 	ands.w	r3, r3, #2
  40e150:	930f      	str	r3, [sp, #60]	; 0x3c
  40e152:	d002      	beq.n	40e15a <_svfprintf_r+0x22e>
  40e154:	9b08      	ldr	r3, [sp, #32]
  40e156:	3302      	adds	r3, #2
  40e158:	9308      	str	r3, [sp, #32]
  40e15a:	9b07      	ldr	r3, [sp, #28]
  40e15c:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  40e160:	9310      	str	r3, [sp, #64]	; 0x40
  40e162:	f040 8118 	bne.w	40e396 <_svfprintf_r+0x46a>
  40e166:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40e168:	9a08      	ldr	r2, [sp, #32]
  40e16a:	1a9d      	subs	r5, r3, r2
  40e16c:	2d00      	cmp	r5, #0
  40e16e:	f340 8112 	ble.w	40e396 <_svfprintf_r+0x46a>
  40e172:	2d10      	cmp	r5, #16
  40e174:	9925      	ldr	r1, [sp, #148]	; 0x94
  40e176:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40e178:	4f92      	ldr	r7, [pc, #584]	; (40e3c4 <_svfprintf_r+0x498>)
  40e17a:	dd27      	ble.n	40e1cc <_svfprintf_r+0x2a0>
  40e17c:	9618      	str	r6, [sp, #96]	; 0x60
  40e17e:	4648      	mov	r0, r9
  40e180:	2410      	movs	r4, #16
  40e182:	46b9      	mov	r9, r7
  40e184:	9e09      	ldr	r6, [sp, #36]	; 0x24
  40e186:	462f      	mov	r7, r5
  40e188:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40e18a:	e004      	b.n	40e196 <_svfprintf_r+0x26a>
  40e18c:	3f10      	subs	r7, #16
  40e18e:	2f10      	cmp	r7, #16
  40e190:	f100 0008 	add.w	r0, r0, #8
  40e194:	dd16      	ble.n	40e1c4 <_svfprintf_r+0x298>
  40e196:	3201      	adds	r2, #1
  40e198:	4b8a      	ldr	r3, [pc, #552]	; (40e3c4 <_svfprintf_r+0x498>)
  40e19a:	3110      	adds	r1, #16
  40e19c:	2a07      	cmp	r2, #7
  40e19e:	9125      	str	r1, [sp, #148]	; 0x94
  40e1a0:	9224      	str	r2, [sp, #144]	; 0x90
  40e1a2:	e880 0018 	stmia.w	r0, {r3, r4}
  40e1a6:	ddf1      	ble.n	40e18c <_svfprintf_r+0x260>
  40e1a8:	aa23      	add	r2, sp, #140	; 0x8c
  40e1aa:	4631      	mov	r1, r6
  40e1ac:	4628      	mov	r0, r5
  40e1ae:	f005 fd01 	bl	413bb4 <__ssprint_r>
  40e1b2:	2800      	cmp	r0, #0
  40e1b4:	f040 80f8 	bne.w	40e3a8 <_svfprintf_r+0x47c>
  40e1b8:	3f10      	subs	r7, #16
  40e1ba:	2f10      	cmp	r7, #16
  40e1bc:	a830      	add	r0, sp, #192	; 0xc0
  40e1be:	9925      	ldr	r1, [sp, #148]	; 0x94
  40e1c0:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40e1c2:	dce8      	bgt.n	40e196 <_svfprintf_r+0x26a>
  40e1c4:	463d      	mov	r5, r7
  40e1c6:	464f      	mov	r7, r9
  40e1c8:	4681      	mov	r9, r0
  40e1ca:	9e18      	ldr	r6, [sp, #96]	; 0x60
  40e1cc:	3201      	adds	r2, #1
  40e1ce:	186c      	adds	r4, r5, r1
  40e1d0:	2a07      	cmp	r2, #7
  40e1d2:	9425      	str	r4, [sp, #148]	; 0x94
  40e1d4:	9224      	str	r2, [sp, #144]	; 0x90
  40e1d6:	f8c9 7000 	str.w	r7, [r9]
  40e1da:	f8c9 5004 	str.w	r5, [r9, #4]
  40e1de:	f300 80d0 	bgt.w	40e382 <_svfprintf_r+0x456>
  40e1e2:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  40e1e6:	f109 0908 	add.w	r9, r9, #8
  40e1ea:	b177      	cbz	r7, 40e20a <_svfprintf_r+0x2de>
  40e1ec:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40e1ee:	3401      	adds	r4, #1
  40e1f0:	3301      	adds	r3, #1
  40e1f2:	f10d 016f 	add.w	r1, sp, #111	; 0x6f
  40e1f6:	2201      	movs	r2, #1
  40e1f8:	2b07      	cmp	r3, #7
  40e1fa:	9425      	str	r4, [sp, #148]	; 0x94
  40e1fc:	9324      	str	r3, [sp, #144]	; 0x90
  40e1fe:	e889 0006 	stmia.w	r9, {r1, r2}
  40e202:	f300 8220 	bgt.w	40e646 <_svfprintf_r+0x71a>
  40e206:	f109 0908 	add.w	r9, r9, #8
  40e20a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40e20c:	b16b      	cbz	r3, 40e22a <_svfprintf_r+0x2fe>
  40e20e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40e210:	3402      	adds	r4, #2
  40e212:	3301      	adds	r3, #1
  40e214:	a91c      	add	r1, sp, #112	; 0x70
  40e216:	2202      	movs	r2, #2
  40e218:	2b07      	cmp	r3, #7
  40e21a:	9425      	str	r4, [sp, #148]	; 0x94
  40e21c:	9324      	str	r3, [sp, #144]	; 0x90
  40e21e:	e889 0006 	stmia.w	r9, {r1, r2}
  40e222:	f300 821c 	bgt.w	40e65e <_svfprintf_r+0x732>
  40e226:	f109 0908 	add.w	r9, r9, #8
  40e22a:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40e22c:	2b80      	cmp	r3, #128	; 0x80
  40e22e:	f000 812c 	beq.w	40e48a <_svfprintf_r+0x55e>
  40e232:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40e234:	ebc3 070b 	rsb	r7, r3, fp
  40e238:	2f00      	cmp	r7, #0
  40e23a:	dd33      	ble.n	40e2a4 <_svfprintf_r+0x378>
  40e23c:	4a62      	ldr	r2, [pc, #392]	; (40e3c8 <_svfprintf_r+0x49c>)
  40e23e:	2f10      	cmp	r7, #16
  40e240:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40e242:	920f      	str	r2, [sp, #60]	; 0x3c
  40e244:	dd22      	ble.n	40e28c <_svfprintf_r+0x360>
  40e246:	4622      	mov	r2, r4
  40e248:	f04f 0b10 	mov.w	fp, #16
  40e24c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40e24e:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40e250:	e004      	b.n	40e25c <_svfprintf_r+0x330>
  40e252:	3f10      	subs	r7, #16
  40e254:	2f10      	cmp	r7, #16
  40e256:	f109 0908 	add.w	r9, r9, #8
  40e25a:	dd16      	ble.n	40e28a <_svfprintf_r+0x35e>
  40e25c:	3301      	adds	r3, #1
  40e25e:	3210      	adds	r2, #16
  40e260:	2b07      	cmp	r3, #7
  40e262:	9225      	str	r2, [sp, #148]	; 0x94
  40e264:	9324      	str	r3, [sp, #144]	; 0x90
  40e266:	e889 0c00 	stmia.w	r9, {sl, fp}
  40e26a:	ddf2      	ble.n	40e252 <_svfprintf_r+0x326>
  40e26c:	aa23      	add	r2, sp, #140	; 0x8c
  40e26e:	4621      	mov	r1, r4
  40e270:	4628      	mov	r0, r5
  40e272:	f005 fc9f 	bl	413bb4 <__ssprint_r>
  40e276:	2800      	cmp	r0, #0
  40e278:	f040 8096 	bne.w	40e3a8 <_svfprintf_r+0x47c>
  40e27c:	3f10      	subs	r7, #16
  40e27e:	2f10      	cmp	r7, #16
  40e280:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40e284:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40e286:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40e288:	dce8      	bgt.n	40e25c <_svfprintf_r+0x330>
  40e28a:	4614      	mov	r4, r2
  40e28c:	3301      	adds	r3, #1
  40e28e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40e290:	443c      	add	r4, r7
  40e292:	2b07      	cmp	r3, #7
  40e294:	9425      	str	r4, [sp, #148]	; 0x94
  40e296:	9324      	str	r3, [sp, #144]	; 0x90
  40e298:	e889 0084 	stmia.w	r9, {r2, r7}
  40e29c:	f300 81c7 	bgt.w	40e62e <_svfprintf_r+0x702>
  40e2a0:	f109 0908 	add.w	r9, r9, #8
  40e2a4:	9b07      	ldr	r3, [sp, #28]
  40e2a6:	05da      	lsls	r2, r3, #23
  40e2a8:	f100 8090 	bmi.w	40e3cc <_svfprintf_r+0x4a0>
  40e2ac:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40e2ae:	990d      	ldr	r1, [sp, #52]	; 0x34
  40e2b0:	3301      	adds	r3, #1
  40e2b2:	440c      	add	r4, r1
  40e2b4:	2b07      	cmp	r3, #7
  40e2b6:	9425      	str	r4, [sp, #148]	; 0x94
  40e2b8:	f8c9 6000 	str.w	r6, [r9]
  40e2bc:	f8c9 1004 	str.w	r1, [r9, #4]
  40e2c0:	9324      	str	r3, [sp, #144]	; 0x90
  40e2c2:	f300 81e2 	bgt.w	40e68a <_svfprintf_r+0x75e>
  40e2c6:	f109 0908 	add.w	r9, r9, #8
  40e2ca:	9b07      	ldr	r3, [sp, #28]
  40e2cc:	0759      	lsls	r1, r3, #29
  40e2ce:	d536      	bpl.n	40e33e <_svfprintf_r+0x412>
  40e2d0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40e2d2:	9a08      	ldr	r2, [sp, #32]
  40e2d4:	1a9d      	subs	r5, r3, r2
  40e2d6:	2d00      	cmp	r5, #0
  40e2d8:	dd31      	ble.n	40e33e <_svfprintf_r+0x412>
  40e2da:	2d10      	cmp	r5, #16
  40e2dc:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40e2de:	4f39      	ldr	r7, [pc, #228]	; (40e3c4 <_svfprintf_r+0x498>)
  40e2e0:	dd22      	ble.n	40e328 <_svfprintf_r+0x3fc>
  40e2e2:	4622      	mov	r2, r4
  40e2e4:	2610      	movs	r6, #16
  40e2e6:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  40e2ea:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40e2ec:	e004      	b.n	40e2f8 <_svfprintf_r+0x3cc>
  40e2ee:	3d10      	subs	r5, #16
  40e2f0:	2d10      	cmp	r5, #16
  40e2f2:	f109 0908 	add.w	r9, r9, #8
  40e2f6:	dd16      	ble.n	40e326 <_svfprintf_r+0x3fa>
  40e2f8:	3301      	adds	r3, #1
  40e2fa:	4932      	ldr	r1, [pc, #200]	; (40e3c4 <_svfprintf_r+0x498>)
  40e2fc:	3210      	adds	r2, #16
  40e2fe:	2b07      	cmp	r3, #7
  40e300:	9225      	str	r2, [sp, #148]	; 0x94
  40e302:	9324      	str	r3, [sp, #144]	; 0x90
  40e304:	e889 0042 	stmia.w	r9, {r1, r6}
  40e308:	ddf1      	ble.n	40e2ee <_svfprintf_r+0x3c2>
  40e30a:	aa23      	add	r2, sp, #140	; 0x8c
  40e30c:	4621      	mov	r1, r4
  40e30e:	4658      	mov	r0, fp
  40e310:	f005 fc50 	bl	413bb4 <__ssprint_r>
  40e314:	2800      	cmp	r0, #0
  40e316:	d147      	bne.n	40e3a8 <_svfprintf_r+0x47c>
  40e318:	3d10      	subs	r5, #16
  40e31a:	2d10      	cmp	r5, #16
  40e31c:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40e320:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40e322:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40e324:	dce8      	bgt.n	40e2f8 <_svfprintf_r+0x3cc>
  40e326:	4614      	mov	r4, r2
  40e328:	3301      	adds	r3, #1
  40e32a:	442c      	add	r4, r5
  40e32c:	2b07      	cmp	r3, #7
  40e32e:	9425      	str	r4, [sp, #148]	; 0x94
  40e330:	9324      	str	r3, [sp, #144]	; 0x90
  40e332:	f8c9 7000 	str.w	r7, [r9]
  40e336:	f8c9 5004 	str.w	r5, [r9, #4]
  40e33a:	f300 8492 	bgt.w	40ec62 <_svfprintf_r+0xd36>
  40e33e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40e340:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40e342:	9908      	ldr	r1, [sp, #32]
  40e344:	428a      	cmp	r2, r1
  40e346:	bfac      	ite	ge
  40e348:	189b      	addge	r3, r3, r2
  40e34a:	185b      	addlt	r3, r3, r1
  40e34c:	930b      	str	r3, [sp, #44]	; 0x2c
  40e34e:	2c00      	cmp	r4, #0
  40e350:	f040 8159 	bne.w	40e606 <_svfprintf_r+0x6da>
  40e354:	2300      	movs	r3, #0
  40e356:	9324      	str	r3, [sp, #144]	; 0x90
  40e358:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40e35c:	e60d      	b.n	40df7a <_svfprintf_r+0x4e>
  40e35e:	2700      	movs	r7, #0
  40e360:	45bb      	cmp	fp, r7
  40e362:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  40e366:	f2c0 850e 	blt.w	40ed86 <_svfprintf_r+0xe5a>
  40e36a:	9b07      	ldr	r3, [sp, #28]
  40e36c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40e370:	9307      	str	r3, [sp, #28]
  40e372:	f1bb 0f00 	cmp.w	fp, #0
  40e376:	f000 846c 	beq.w	40ec52 <_svfprintf_r+0xd26>
  40e37a:	2400      	movs	r4, #0
  40e37c:	2500      	movs	r5, #0
  40e37e:	2700      	movs	r7, #0
  40e380:	e6c6      	b.n	40e110 <_svfprintf_r+0x1e4>
  40e382:	aa23      	add	r2, sp, #140	; 0x8c
  40e384:	9909      	ldr	r1, [sp, #36]	; 0x24
  40e386:	980a      	ldr	r0, [sp, #40]	; 0x28
  40e388:	f005 fc14 	bl	413bb4 <__ssprint_r>
  40e38c:	b960      	cbnz	r0, 40e3a8 <_svfprintf_r+0x47c>
  40e38e:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  40e392:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40e396:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40e398:	e727      	b.n	40e1ea <_svfprintf_r+0x2be>
  40e39a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40e39c:	b123      	cbz	r3, 40e3a8 <_svfprintf_r+0x47c>
  40e39e:	980a      	ldr	r0, [sp, #40]	; 0x28
  40e3a0:	aa23      	add	r2, sp, #140	; 0x8c
  40e3a2:	9909      	ldr	r1, [sp, #36]	; 0x24
  40e3a4:	f005 fc06 	bl	413bb4 <__ssprint_r>
  40e3a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40e3aa:	899b      	ldrh	r3, [r3, #12]
  40e3ac:	f013 0f40 	tst.w	r3, #64	; 0x40
  40e3b0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40e3b2:	bf18      	it	ne
  40e3b4:	f04f 33ff 	movne.w	r3, #4294967295
  40e3b8:	4618      	mov	r0, r3
  40e3ba:	b041      	add	sp, #260	; 0x104
  40e3bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40e3c0:	004157a8 	.word	0x004157a8
  40e3c4:	004157c8 	.word	0x004157c8
  40e3c8:	00415774 	.word	0x00415774
  40e3cc:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40e3ce:	2b65      	cmp	r3, #101	; 0x65
  40e3d0:	f340 809f 	ble.w	40e512 <_svfprintf_r+0x5e6>
  40e3d4:	9814      	ldr	r0, [sp, #80]	; 0x50
  40e3d6:	9915      	ldr	r1, [sp, #84]	; 0x54
  40e3d8:	2200      	movs	r2, #0
  40e3da:	2300      	movs	r3, #0
  40e3dc:	f7fd fb1a 	bl	40ba14 <__aeabi_dcmpeq>
  40e3e0:	2800      	cmp	r0, #0
  40e3e2:	f000 8163 	beq.w	40e6ac <_svfprintf_r+0x780>
  40e3e6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40e3e8:	49ae      	ldr	r1, [pc, #696]	; (40e6a4 <_svfprintf_r+0x778>)
  40e3ea:	3301      	adds	r3, #1
  40e3ec:	3401      	adds	r4, #1
  40e3ee:	2201      	movs	r2, #1
  40e3f0:	2b07      	cmp	r3, #7
  40e3f2:	9425      	str	r4, [sp, #148]	; 0x94
  40e3f4:	9324      	str	r3, [sp, #144]	; 0x90
  40e3f6:	e889 0006 	stmia.w	r9, {r1, r2}
  40e3fa:	f300 8453 	bgt.w	40eca4 <_svfprintf_r+0xd78>
  40e3fe:	f109 0908 	add.w	r9, r9, #8
  40e402:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40e404:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40e406:	4293      	cmp	r3, r2
  40e408:	db03      	blt.n	40e412 <_svfprintf_r+0x4e6>
  40e40a:	9b07      	ldr	r3, [sp, #28]
  40e40c:	07db      	lsls	r3, r3, #31
  40e40e:	f57f af5c 	bpl.w	40e2ca <_svfprintf_r+0x39e>
  40e412:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40e414:	9916      	ldr	r1, [sp, #88]	; 0x58
  40e416:	3301      	adds	r3, #1
  40e418:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  40e41a:	440c      	add	r4, r1
  40e41c:	2b07      	cmp	r3, #7
  40e41e:	9425      	str	r4, [sp, #148]	; 0x94
  40e420:	f8c9 2000 	str.w	r2, [r9]
  40e424:	f8c9 1004 	str.w	r1, [r9, #4]
  40e428:	9324      	str	r3, [sp, #144]	; 0x90
  40e42a:	f300 86e6 	bgt.w	40f1fa <_svfprintf_r+0x12ce>
  40e42e:	f109 0908 	add.w	r9, r9, #8
  40e432:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40e434:	1e5d      	subs	r5, r3, #1
  40e436:	2d00      	cmp	r5, #0
  40e438:	f77f af47 	ble.w	40e2ca <_svfprintf_r+0x39e>
  40e43c:	4a9a      	ldr	r2, [pc, #616]	; (40e6a8 <_svfprintf_r+0x77c>)
  40e43e:	2d10      	cmp	r5, #16
  40e440:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40e442:	920f      	str	r2, [sp, #60]	; 0x3c
  40e444:	f340 8117 	ble.w	40e676 <_svfprintf_r+0x74a>
  40e448:	2610      	movs	r6, #16
  40e44a:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  40e44c:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  40e450:	e005      	b.n	40e45e <_svfprintf_r+0x532>
  40e452:	f109 0908 	add.w	r9, r9, #8
  40e456:	3d10      	subs	r5, #16
  40e458:	2d10      	cmp	r5, #16
  40e45a:	f340 810c 	ble.w	40e676 <_svfprintf_r+0x74a>
  40e45e:	3301      	adds	r3, #1
  40e460:	3410      	adds	r4, #16
  40e462:	2b07      	cmp	r3, #7
  40e464:	9425      	str	r4, [sp, #148]	; 0x94
  40e466:	9324      	str	r3, [sp, #144]	; 0x90
  40e468:	f8c9 a000 	str.w	sl, [r9]
  40e46c:	f8c9 6004 	str.w	r6, [r9, #4]
  40e470:	ddef      	ble.n	40e452 <_svfprintf_r+0x526>
  40e472:	aa23      	add	r2, sp, #140	; 0x8c
  40e474:	4659      	mov	r1, fp
  40e476:	4638      	mov	r0, r7
  40e478:	f005 fb9c 	bl	413bb4 <__ssprint_r>
  40e47c:	2800      	cmp	r0, #0
  40e47e:	d193      	bne.n	40e3a8 <_svfprintf_r+0x47c>
  40e480:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40e484:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40e486:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40e488:	e7e5      	b.n	40e456 <_svfprintf_r+0x52a>
  40e48a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40e48c:	9a08      	ldr	r2, [sp, #32]
  40e48e:	1a9f      	subs	r7, r3, r2
  40e490:	2f00      	cmp	r7, #0
  40e492:	f77f aece 	ble.w	40e232 <_svfprintf_r+0x306>
  40e496:	4a84      	ldr	r2, [pc, #528]	; (40e6a8 <_svfprintf_r+0x77c>)
  40e498:	2f10      	cmp	r7, #16
  40e49a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40e49c:	920f      	str	r2, [sp, #60]	; 0x3c
  40e49e:	dd2b      	ble.n	40e4f8 <_svfprintf_r+0x5cc>
  40e4a0:	464a      	mov	r2, r9
  40e4a2:	4621      	mov	r1, r4
  40e4a4:	46b9      	mov	r9, r7
  40e4a6:	2510      	movs	r5, #16
  40e4a8:	4637      	mov	r7, r6
  40e4aa:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40e4ac:	9e09      	ldr	r6, [sp, #36]	; 0x24
  40e4ae:	e006      	b.n	40e4be <_svfprintf_r+0x592>
  40e4b0:	f1a9 0910 	sub.w	r9, r9, #16
  40e4b4:	f1b9 0f10 	cmp.w	r9, #16
  40e4b8:	f102 0208 	add.w	r2, r2, #8
  40e4bc:	dd18      	ble.n	40e4f0 <_svfprintf_r+0x5c4>
  40e4be:	3301      	adds	r3, #1
  40e4c0:	3110      	adds	r1, #16
  40e4c2:	2b07      	cmp	r3, #7
  40e4c4:	9125      	str	r1, [sp, #148]	; 0x94
  40e4c6:	9324      	str	r3, [sp, #144]	; 0x90
  40e4c8:	f8c2 a000 	str.w	sl, [r2]
  40e4cc:	6055      	str	r5, [r2, #4]
  40e4ce:	ddef      	ble.n	40e4b0 <_svfprintf_r+0x584>
  40e4d0:	aa23      	add	r2, sp, #140	; 0x8c
  40e4d2:	4631      	mov	r1, r6
  40e4d4:	4620      	mov	r0, r4
  40e4d6:	f005 fb6d 	bl	413bb4 <__ssprint_r>
  40e4da:	2800      	cmp	r0, #0
  40e4dc:	f47f af64 	bne.w	40e3a8 <_svfprintf_r+0x47c>
  40e4e0:	f1a9 0910 	sub.w	r9, r9, #16
  40e4e4:	f1b9 0f10 	cmp.w	r9, #16
  40e4e8:	aa30      	add	r2, sp, #192	; 0xc0
  40e4ea:	9925      	ldr	r1, [sp, #148]	; 0x94
  40e4ec:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40e4ee:	dce6      	bgt.n	40e4be <_svfprintf_r+0x592>
  40e4f0:	463e      	mov	r6, r7
  40e4f2:	460c      	mov	r4, r1
  40e4f4:	464f      	mov	r7, r9
  40e4f6:	4691      	mov	r9, r2
  40e4f8:	3301      	adds	r3, #1
  40e4fa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40e4fc:	443c      	add	r4, r7
  40e4fe:	2b07      	cmp	r3, #7
  40e500:	9425      	str	r4, [sp, #148]	; 0x94
  40e502:	9324      	str	r3, [sp, #144]	; 0x90
  40e504:	e889 0084 	stmia.w	r9, {r2, r7}
  40e508:	f300 852b 	bgt.w	40ef62 <_svfprintf_r+0x1036>
  40e50c:	f109 0908 	add.w	r9, r9, #8
  40e510:	e68f      	b.n	40e232 <_svfprintf_r+0x306>
  40e512:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40e514:	9d24      	ldr	r5, [sp, #144]	; 0x90
  40e516:	2b01      	cmp	r3, #1
  40e518:	f104 0401 	add.w	r4, r4, #1
  40e51c:	f105 0501 	add.w	r5, r5, #1
  40e520:	f340 84e8 	ble.w	40eef4 <_svfprintf_r+0xfc8>
  40e524:	2301      	movs	r3, #1
  40e526:	2d07      	cmp	r5, #7
  40e528:	9425      	str	r4, [sp, #148]	; 0x94
  40e52a:	f8c9 6000 	str.w	r6, [r9]
  40e52e:	9524      	str	r5, [sp, #144]	; 0x90
  40e530:	f8c9 3004 	str.w	r3, [r9, #4]
  40e534:	f300 84f9 	bgt.w	40ef2a <_svfprintf_r+0xffe>
  40e538:	f109 0908 	add.w	r9, r9, #8
  40e53c:	9a16      	ldr	r2, [sp, #88]	; 0x58
  40e53e:	3501      	adds	r5, #1
  40e540:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  40e542:	4414      	add	r4, r2
  40e544:	2d07      	cmp	r5, #7
  40e546:	9425      	str	r4, [sp, #148]	; 0x94
  40e548:	9524      	str	r5, [sp, #144]	; 0x90
  40e54a:	f8c9 3000 	str.w	r3, [r9]
  40e54e:	f8c9 2004 	str.w	r2, [r9, #4]
  40e552:	f300 84f8 	bgt.w	40ef46 <_svfprintf_r+0x101a>
  40e556:	f109 0908 	add.w	r9, r9, #8
  40e55a:	2300      	movs	r3, #0
  40e55c:	9814      	ldr	r0, [sp, #80]	; 0x50
  40e55e:	9915      	ldr	r1, [sp, #84]	; 0x54
  40e560:	2200      	movs	r2, #0
  40e562:	f7fd fa57 	bl	40ba14 <__aeabi_dcmpeq>
  40e566:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40e568:	2800      	cmp	r0, #0
  40e56a:	f000 80ea 	beq.w	40e742 <_svfprintf_r+0x816>
  40e56e:	1e5e      	subs	r6, r3, #1
  40e570:	2e00      	cmp	r6, #0
  40e572:	f340 80f5 	ble.w	40e760 <_svfprintf_r+0x834>
  40e576:	4b4c      	ldr	r3, [pc, #304]	; (40e6a8 <_svfprintf_r+0x77c>)
  40e578:	2e10      	cmp	r6, #16
  40e57a:	930f      	str	r3, [sp, #60]	; 0x3c
  40e57c:	dd2c      	ble.n	40e5d8 <_svfprintf_r+0x6ac>
  40e57e:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
  40e582:	2710      	movs	r7, #16
  40e584:	46b0      	mov	r8, r6
  40e586:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  40e58a:	9e09      	ldr	r6, [sp, #36]	; 0x24
  40e58c:	e006      	b.n	40e59c <_svfprintf_r+0x670>
  40e58e:	f1a8 0810 	sub.w	r8, r8, #16
  40e592:	f1b8 0f10 	cmp.w	r8, #16
  40e596:	f109 0908 	add.w	r9, r9, #8
  40e59a:	dd1a      	ble.n	40e5d2 <_svfprintf_r+0x6a6>
  40e59c:	3501      	adds	r5, #1
  40e59e:	3410      	adds	r4, #16
  40e5a0:	2d07      	cmp	r5, #7
  40e5a2:	9425      	str	r4, [sp, #148]	; 0x94
  40e5a4:	9524      	str	r5, [sp, #144]	; 0x90
  40e5a6:	f8c9 a000 	str.w	sl, [r9]
  40e5aa:	f8c9 7004 	str.w	r7, [r9, #4]
  40e5ae:	ddee      	ble.n	40e58e <_svfprintf_r+0x662>
  40e5b0:	aa23      	add	r2, sp, #140	; 0x8c
  40e5b2:	4631      	mov	r1, r6
  40e5b4:	4658      	mov	r0, fp
  40e5b6:	f005 fafd 	bl	413bb4 <__ssprint_r>
  40e5ba:	2800      	cmp	r0, #0
  40e5bc:	f47f aef4 	bne.w	40e3a8 <_svfprintf_r+0x47c>
  40e5c0:	f1a8 0810 	sub.w	r8, r8, #16
  40e5c4:	f1b8 0f10 	cmp.w	r8, #16
  40e5c8:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40e5cc:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40e5ce:	9d24      	ldr	r5, [sp, #144]	; 0x90
  40e5d0:	dce4      	bgt.n	40e59c <_svfprintf_r+0x670>
  40e5d2:	4646      	mov	r6, r8
  40e5d4:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  40e5d8:	3501      	adds	r5, #1
  40e5da:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40e5dc:	4434      	add	r4, r6
  40e5de:	2d07      	cmp	r5, #7
  40e5e0:	9425      	str	r4, [sp, #148]	; 0x94
  40e5e2:	9524      	str	r5, [sp, #144]	; 0x90
  40e5e4:	e889 0048 	stmia.w	r9, {r3, r6}
  40e5e8:	f340 80b8 	ble.w	40e75c <_svfprintf_r+0x830>
  40e5ec:	aa23      	add	r2, sp, #140	; 0x8c
  40e5ee:	9909      	ldr	r1, [sp, #36]	; 0x24
  40e5f0:	980a      	ldr	r0, [sp, #40]	; 0x28
  40e5f2:	f005 fadf 	bl	413bb4 <__ssprint_r>
  40e5f6:	2800      	cmp	r0, #0
  40e5f8:	f47f aed6 	bne.w	40e3a8 <_svfprintf_r+0x47c>
  40e5fc:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40e5fe:	9d24      	ldr	r5, [sp, #144]	; 0x90
  40e600:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40e604:	e0ac      	b.n	40e760 <_svfprintf_r+0x834>
  40e606:	aa23      	add	r2, sp, #140	; 0x8c
  40e608:	9909      	ldr	r1, [sp, #36]	; 0x24
  40e60a:	980a      	ldr	r0, [sp, #40]	; 0x28
  40e60c:	f005 fad2 	bl	413bb4 <__ssprint_r>
  40e610:	2800      	cmp	r0, #0
  40e612:	f43f ae9f 	beq.w	40e354 <_svfprintf_r+0x428>
  40e616:	e6c7      	b.n	40e3a8 <_svfprintf_r+0x47c>
  40e618:	aa23      	add	r2, sp, #140	; 0x8c
  40e61a:	9909      	ldr	r1, [sp, #36]	; 0x24
  40e61c:	980a      	ldr	r0, [sp, #40]	; 0x28
  40e61e:	f005 fac9 	bl	413bb4 <__ssprint_r>
  40e622:	2800      	cmp	r0, #0
  40e624:	f47f aec0 	bne.w	40e3a8 <_svfprintf_r+0x47c>
  40e628:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40e62c:	e4c4      	b.n	40dfb8 <_svfprintf_r+0x8c>
  40e62e:	aa23      	add	r2, sp, #140	; 0x8c
  40e630:	9909      	ldr	r1, [sp, #36]	; 0x24
  40e632:	980a      	ldr	r0, [sp, #40]	; 0x28
  40e634:	f005 fabe 	bl	413bb4 <__ssprint_r>
  40e638:	2800      	cmp	r0, #0
  40e63a:	f47f aeb5 	bne.w	40e3a8 <_svfprintf_r+0x47c>
  40e63e:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40e642:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40e644:	e62e      	b.n	40e2a4 <_svfprintf_r+0x378>
  40e646:	aa23      	add	r2, sp, #140	; 0x8c
  40e648:	9909      	ldr	r1, [sp, #36]	; 0x24
  40e64a:	980a      	ldr	r0, [sp, #40]	; 0x28
  40e64c:	f005 fab2 	bl	413bb4 <__ssprint_r>
  40e650:	2800      	cmp	r0, #0
  40e652:	f47f aea9 	bne.w	40e3a8 <_svfprintf_r+0x47c>
  40e656:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40e65a:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40e65c:	e5d5      	b.n	40e20a <_svfprintf_r+0x2de>
  40e65e:	aa23      	add	r2, sp, #140	; 0x8c
  40e660:	9909      	ldr	r1, [sp, #36]	; 0x24
  40e662:	980a      	ldr	r0, [sp, #40]	; 0x28
  40e664:	f005 faa6 	bl	413bb4 <__ssprint_r>
  40e668:	2800      	cmp	r0, #0
  40e66a:	f47f ae9d 	bne.w	40e3a8 <_svfprintf_r+0x47c>
  40e66e:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40e672:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40e674:	e5d9      	b.n	40e22a <_svfprintf_r+0x2fe>
  40e676:	3301      	adds	r3, #1
  40e678:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40e67a:	442c      	add	r4, r5
  40e67c:	2b07      	cmp	r3, #7
  40e67e:	9425      	str	r4, [sp, #148]	; 0x94
  40e680:	9324      	str	r3, [sp, #144]	; 0x90
  40e682:	e889 0024 	stmia.w	r9, {r2, r5}
  40e686:	f77f ae1e 	ble.w	40e2c6 <_svfprintf_r+0x39a>
  40e68a:	aa23      	add	r2, sp, #140	; 0x8c
  40e68c:	9909      	ldr	r1, [sp, #36]	; 0x24
  40e68e:	980a      	ldr	r0, [sp, #40]	; 0x28
  40e690:	f005 fa90 	bl	413bb4 <__ssprint_r>
  40e694:	2800      	cmp	r0, #0
  40e696:	f47f ae87 	bne.w	40e3a8 <_svfprintf_r+0x47c>
  40e69a:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40e69c:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40e6a0:	e613      	b.n	40e2ca <_svfprintf_r+0x39e>
  40e6a2:	bf00      	nop
  40e6a4:	004157c4 	.word	0x004157c4
  40e6a8:	00415774 	.word	0x00415774
  40e6ac:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  40e6ae:	2d00      	cmp	r5, #0
  40e6b0:	f340 830e 	ble.w	40ecd0 <_svfprintf_r+0xda4>
  40e6b4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40e6b6:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40e6b8:	4293      	cmp	r3, r2
  40e6ba:	bfa8      	it	ge
  40e6bc:	4613      	movge	r3, r2
  40e6be:	2b00      	cmp	r3, #0
  40e6c0:	461d      	mov	r5, r3
  40e6c2:	dd0d      	ble.n	40e6e0 <_svfprintf_r+0x7b4>
  40e6c4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40e6c6:	442c      	add	r4, r5
  40e6c8:	3301      	adds	r3, #1
  40e6ca:	2b07      	cmp	r3, #7
  40e6cc:	9425      	str	r4, [sp, #148]	; 0x94
  40e6ce:	f8c9 6000 	str.w	r6, [r9]
  40e6d2:	f8c9 5004 	str.w	r5, [r9, #4]
  40e6d6:	9324      	str	r3, [sp, #144]	; 0x90
  40e6d8:	f300 8615 	bgt.w	40f306 <_svfprintf_r+0x13da>
  40e6dc:	f109 0908 	add.w	r9, r9, #8
  40e6e0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40e6e2:	2d00      	cmp	r5, #0
  40e6e4:	bfa8      	it	ge
  40e6e6:	1b5b      	subge	r3, r3, r5
  40e6e8:	2b00      	cmp	r3, #0
  40e6ea:	461d      	mov	r5, r3
  40e6ec:	f340 83a0 	ble.w	40ee30 <_svfprintf_r+0xf04>
  40e6f0:	4ab9      	ldr	r2, [pc, #740]	; (40e9d8 <_svfprintf_r+0xaac>)
  40e6f2:	2d10      	cmp	r5, #16
  40e6f4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40e6f6:	920f      	str	r2, [sp, #60]	; 0x3c
  40e6f8:	f340 8545 	ble.w	40f186 <_svfprintf_r+0x125a>
  40e6fc:	4622      	mov	r2, r4
  40e6fe:	2710      	movs	r7, #16
  40e700:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  40e704:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40e706:	e005      	b.n	40e714 <_svfprintf_r+0x7e8>
  40e708:	f109 0908 	add.w	r9, r9, #8
  40e70c:	3d10      	subs	r5, #16
  40e70e:	2d10      	cmp	r5, #16
  40e710:	f340 8538 	ble.w	40f184 <_svfprintf_r+0x1258>
  40e714:	3301      	adds	r3, #1
  40e716:	3210      	adds	r2, #16
  40e718:	2b07      	cmp	r3, #7
  40e71a:	9225      	str	r2, [sp, #148]	; 0x94
  40e71c:	9324      	str	r3, [sp, #144]	; 0x90
  40e71e:	f8c9 a000 	str.w	sl, [r9]
  40e722:	f8c9 7004 	str.w	r7, [r9, #4]
  40e726:	ddef      	ble.n	40e708 <_svfprintf_r+0x7dc>
  40e728:	aa23      	add	r2, sp, #140	; 0x8c
  40e72a:	4621      	mov	r1, r4
  40e72c:	4658      	mov	r0, fp
  40e72e:	f005 fa41 	bl	413bb4 <__ssprint_r>
  40e732:	2800      	cmp	r0, #0
  40e734:	f47f ae38 	bne.w	40e3a8 <_svfprintf_r+0x47c>
  40e738:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40e73c:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40e73e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40e740:	e7e4      	b.n	40e70c <_svfprintf_r+0x7e0>
  40e742:	3b01      	subs	r3, #1
  40e744:	3501      	adds	r5, #1
  40e746:	3601      	adds	r6, #1
  40e748:	441c      	add	r4, r3
  40e74a:	2d07      	cmp	r5, #7
  40e74c:	f8c9 6000 	str.w	r6, [r9]
  40e750:	9524      	str	r5, [sp, #144]	; 0x90
  40e752:	9425      	str	r4, [sp, #148]	; 0x94
  40e754:	f8c9 3004 	str.w	r3, [r9, #4]
  40e758:	f73f af48 	bgt.w	40e5ec <_svfprintf_r+0x6c0>
  40e75c:	f109 0908 	add.w	r9, r9, #8
  40e760:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40e762:	3501      	adds	r5, #1
  40e764:	4414      	add	r4, r2
  40e766:	ab1f      	add	r3, sp, #124	; 0x7c
  40e768:	2d07      	cmp	r5, #7
  40e76a:	9425      	str	r4, [sp, #148]	; 0x94
  40e76c:	9524      	str	r5, [sp, #144]	; 0x90
  40e76e:	f8c9 2004 	str.w	r2, [r9, #4]
  40e772:	f8c9 3000 	str.w	r3, [r9]
  40e776:	f77f ada6 	ble.w	40e2c6 <_svfprintf_r+0x39a>
  40e77a:	aa23      	add	r2, sp, #140	; 0x8c
  40e77c:	9909      	ldr	r1, [sp, #36]	; 0x24
  40e77e:	980a      	ldr	r0, [sp, #40]	; 0x28
  40e780:	f005 fa18 	bl	413bb4 <__ssprint_r>
  40e784:	2800      	cmp	r0, #0
  40e786:	f47f ae0f 	bne.w	40e3a8 <_svfprintf_r+0x47c>
  40e78a:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40e78e:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40e790:	e59b      	b.n	40e2ca <_svfprintf_r+0x39e>
  40e792:	f898 3000 	ldrb.w	r3, [r8]
  40e796:	f108 0401 	add.w	r4, r8, #1
  40e79a:	2b2a      	cmp	r3, #42	; 0x2a
  40e79c:	f000 872b 	beq.w	40f5f6 <_svfprintf_r+0x16ca>
  40e7a0:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40e7a4:	2809      	cmp	r0, #9
  40e7a6:	bf98      	it	ls
  40e7a8:	2500      	movls	r5, #0
  40e7aa:	f200 86af 	bhi.w	40f50c <_svfprintf_r+0x15e0>
  40e7ae:	f814 3b01 	ldrb.w	r3, [r4], #1
  40e7b2:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  40e7b6:	eb00 0545 	add.w	r5, r0, r5, lsl #1
  40e7ba:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40e7be:	2809      	cmp	r0, #9
  40e7c0:	d9f5      	bls.n	40e7ae <_svfprintf_r+0x882>
  40e7c2:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
  40e7c6:	46a0      	mov	r8, r4
  40e7c8:	e40c      	b.n	40dfe4 <_svfprintf_r+0xb8>
  40e7ca:	9b07      	ldr	r3, [sp, #28]
  40e7cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40e7d0:	9307      	str	r3, [sp, #28]
  40e7d2:	f898 3000 	ldrb.w	r3, [r8]
  40e7d6:	e403      	b.n	40dfe0 <_svfprintf_r+0xb4>
  40e7d8:	f898 3000 	ldrb.w	r3, [r8]
  40e7dc:	2900      	cmp	r1, #0
  40e7de:	f47f abff 	bne.w	40dfe0 <_svfprintf_r+0xb4>
  40e7e2:	2201      	movs	r2, #1
  40e7e4:	2120      	movs	r1, #32
  40e7e6:	f7ff bbfb 	b.w	40dfe0 <_svfprintf_r+0xb4>
  40e7ea:	9b07      	ldr	r3, [sp, #28]
  40e7ec:	f043 0301 	orr.w	r3, r3, #1
  40e7f0:	9307      	str	r3, [sp, #28]
  40e7f2:	f898 3000 	ldrb.w	r3, [r8]
  40e7f6:	f7ff bbf3 	b.w	40dfe0 <_svfprintf_r+0xb4>
  40e7fa:	f898 3000 	ldrb.w	r3, [r8]
  40e7fe:	2201      	movs	r2, #1
  40e800:	212b      	movs	r1, #43	; 0x2b
  40e802:	f7ff bbed 	b.w	40dfe0 <_svfprintf_r+0xb4>
  40e806:	9b07      	ldr	r3, [sp, #28]
  40e808:	f043 0320 	orr.w	r3, r3, #32
  40e80c:	9307      	str	r3, [sp, #28]
  40e80e:	f898 3000 	ldrb.w	r3, [r8]
  40e812:	f7ff bbe5 	b.w	40dfe0 <_svfprintf_r+0xb4>
  40e816:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40e818:	46ab      	mov	fp, r5
  40e81a:	6816      	ldr	r6, [r2, #0]
  40e81c:	2500      	movs	r5, #0
  40e81e:	9311      	str	r3, [sp, #68]	; 0x44
  40e820:	f88d 506f 	strb.w	r5, [sp, #111]	; 0x6f
  40e824:	1d14      	adds	r4, r2, #4
  40e826:	2e00      	cmp	r6, #0
  40e828:	f000 85e5 	beq.w	40f3f6 <_svfprintf_r+0x14ca>
  40e82c:	f1bb 0f00 	cmp.w	fp, #0
  40e830:	f2c0 853f 	blt.w	40f2b2 <_svfprintf_r+0x1386>
  40e834:	465a      	mov	r2, fp
  40e836:	4629      	mov	r1, r5
  40e838:	4630      	mov	r0, r6
  40e83a:	f004 fa5f 	bl	412cfc <memchr>
  40e83e:	2800      	cmp	r0, #0
  40e840:	f000 8658 	beq.w	40f4f4 <_svfprintf_r+0x15c8>
  40e844:	46ab      	mov	fp, r5
  40e846:	1b83      	subs	r3, r0, r6
  40e848:	930d      	str	r3, [sp, #52]	; 0x34
  40e84a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40e84e:	940e      	str	r4, [sp, #56]	; 0x38
  40e850:	9308      	str	r3, [sp, #32]
  40e852:	f8cd b04c 	str.w	fp, [sp, #76]	; 0x4c
  40e856:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  40e85a:	e472      	b.n	40e142 <_svfprintf_r+0x216>
  40e85c:	9311      	str	r3, [sp, #68]	; 0x44
  40e85e:	46ab      	mov	fp, r5
  40e860:	2a00      	cmp	r2, #0
  40e862:	f040 86ed 	bne.w	40f640 <_svfprintf_r+0x1714>
  40e866:	9a07      	ldr	r2, [sp, #28]
  40e868:	f012 0320 	ands.w	r3, r2, #32
  40e86c:	f000 8143 	beq.w	40eaf6 <_svfprintf_r+0xbca>
  40e870:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  40e872:	2700      	movs	r7, #0
  40e874:	3407      	adds	r4, #7
  40e876:	f024 0307 	bic.w	r3, r4, #7
  40e87a:	f103 0108 	add.w	r1, r3, #8
  40e87e:	45bb      	cmp	fp, r7
  40e880:	910e      	str	r1, [sp, #56]	; 0x38
  40e882:	e9d3 4500 	ldrd	r4, r5, [r3]
  40e886:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  40e88a:	f2c0 82c1 	blt.w	40ee10 <_svfprintf_r+0xee4>
  40e88e:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  40e892:	9307      	str	r3, [sp, #28]
  40e894:	ea54 0305 	orrs.w	r3, r4, r5
  40e898:	f000 8148 	beq.w	40eb2c <_svfprintf_r+0xc00>
  40e89c:	2d00      	cmp	r5, #0
  40e89e:	bf08      	it	eq
  40e8a0:	2c0a      	cmpeq	r4, #10
  40e8a2:	f0c0 8148 	bcc.w	40eb36 <_svfprintf_r+0xc0a>
  40e8a6:	ae30      	add	r6, sp, #192	; 0xc0
  40e8a8:	4620      	mov	r0, r4
  40e8aa:	4629      	mov	r1, r5
  40e8ac:	220a      	movs	r2, #10
  40e8ae:	2300      	movs	r3, #0
  40e8b0:	f005 fc02 	bl	4140b8 <__aeabi_uldivmod>
  40e8b4:	3230      	adds	r2, #48	; 0x30
  40e8b6:	f806 2d01 	strb.w	r2, [r6, #-1]!
  40e8ba:	4620      	mov	r0, r4
  40e8bc:	4629      	mov	r1, r5
  40e8be:	2300      	movs	r3, #0
  40e8c0:	220a      	movs	r2, #10
  40e8c2:	f005 fbf9 	bl	4140b8 <__aeabi_uldivmod>
  40e8c6:	4604      	mov	r4, r0
  40e8c8:	460d      	mov	r5, r1
  40e8ca:	ea54 0305 	orrs.w	r3, r4, r5
  40e8ce:	d1eb      	bne.n	40e8a8 <_svfprintf_r+0x97c>
  40e8d0:	e42d      	b.n	40e12e <_svfprintf_r+0x202>
  40e8d2:	9311      	str	r3, [sp, #68]	; 0x44
  40e8d4:	46ab      	mov	fp, r5
  40e8d6:	2a00      	cmp	r2, #0
  40e8d8:	f040 86ca 	bne.w	40f670 <_svfprintf_r+0x1744>
  40e8dc:	9b07      	ldr	r3, [sp, #28]
  40e8de:	483f      	ldr	r0, [pc, #252]	; (40e9dc <_svfprintf_r+0xab0>)
  40e8e0:	069d      	lsls	r5, r3, #26
  40e8e2:	f140 815d 	bpl.w	40eba0 <_svfprintf_r+0xc74>
  40e8e6:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  40e8e8:	3407      	adds	r4, #7
  40e8ea:	f024 0307 	bic.w	r3, r4, #7
  40e8ee:	f103 0208 	add.w	r2, r3, #8
  40e8f2:	920e      	str	r2, [sp, #56]	; 0x38
  40e8f4:	e9d3 4500 	ldrd	r4, r5, [r3]
  40e8f8:	9a07      	ldr	r2, [sp, #28]
  40e8fa:	f012 0701 	ands.w	r7, r2, #1
  40e8fe:	f000 8246 	beq.w	40ed8e <_svfprintf_r+0xe62>
  40e902:	ea54 0305 	orrs.w	r3, r4, r5
  40e906:	f43f ad2a 	beq.w	40e35e <_svfprintf_r+0x432>
  40e90a:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  40e90e:	2700      	movs	r7, #0
  40e910:	f88d 2071 	strb.w	r2, [sp, #113]	; 0x71
  40e914:	9a07      	ldr	r2, [sp, #28]
  40e916:	2330      	movs	r3, #48	; 0x30
  40e918:	45bb      	cmp	fp, r7
  40e91a:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  40e91e:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  40e922:	f042 0302 	orr.w	r3, r2, #2
  40e926:	f2c0 858d 	blt.w	40f444 <_svfprintf_r+0x1518>
  40e92a:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  40e92e:	f043 0302 	orr.w	r3, r3, #2
  40e932:	9307      	str	r3, [sp, #28]
  40e934:	f7ff bbec 	b.w	40e110 <_svfprintf_r+0x1e4>
  40e938:	f898 3000 	ldrb.w	r3, [r8]
  40e93c:	2b6c      	cmp	r3, #108	; 0x6c
  40e93e:	f000 8452 	beq.w	40f1e6 <_svfprintf_r+0x12ba>
  40e942:	9807      	ldr	r0, [sp, #28]
  40e944:	f040 0010 	orr.w	r0, r0, #16
  40e948:	9007      	str	r0, [sp, #28]
  40e94a:	f7ff bb49 	b.w	40dfe0 <_svfprintf_r+0xb4>
  40e94e:	9311      	str	r3, [sp, #68]	; 0x44
  40e950:	46ab      	mov	fp, r5
  40e952:	2a00      	cmp	r2, #0
  40e954:	f040 8694 	bne.w	40f680 <_svfprintf_r+0x1754>
  40e958:	9a07      	ldr	r2, [sp, #28]
  40e95a:	f012 0320 	ands.w	r3, r2, #32
  40e95e:	f000 80a0 	beq.w	40eaa2 <_svfprintf_r+0xb76>
  40e962:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  40e964:	2700      	movs	r7, #0
  40e966:	3407      	adds	r4, #7
  40e968:	f024 0307 	bic.w	r3, r4, #7
  40e96c:	f103 0108 	add.w	r1, r3, #8
  40e970:	45bb      	cmp	fp, r7
  40e972:	910e      	str	r1, [sp, #56]	; 0x38
  40e974:	e9d3 4500 	ldrd	r4, r5, [r3]
  40e978:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  40e97c:	db0b      	blt.n	40e996 <_svfprintf_r+0xa6a>
  40e97e:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  40e982:	9307      	str	r3, [sp, #28]
  40e984:	ea54 0305 	orrs.w	r3, r4, r5
  40e988:	d106      	bne.n	40e998 <_svfprintf_r+0xa6c>
  40e98a:	f1bb 0f00 	cmp.w	fp, #0
  40e98e:	f000 85a2 	beq.w	40f4d6 <_svfprintf_r+0x15aa>
  40e992:	2400      	movs	r4, #0
  40e994:	2500      	movs	r5, #0
  40e996:	2700      	movs	r7, #0
  40e998:	ae30      	add	r6, sp, #192	; 0xc0
  40e99a:	08e2      	lsrs	r2, r4, #3
  40e99c:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  40e9a0:	08e9      	lsrs	r1, r5, #3
  40e9a2:	f004 0307 	and.w	r3, r4, #7
  40e9a6:	460d      	mov	r5, r1
  40e9a8:	4614      	mov	r4, r2
  40e9aa:	3330      	adds	r3, #48	; 0x30
  40e9ac:	ea54 0205 	orrs.w	r2, r4, r5
  40e9b0:	f806 3d01 	strb.w	r3, [r6, #-1]!
  40e9b4:	d1f1      	bne.n	40e99a <_svfprintf_r+0xa6e>
  40e9b6:	9a07      	ldr	r2, [sp, #28]
  40e9b8:	07d1      	lsls	r1, r2, #31
  40e9ba:	f57f abb8 	bpl.w	40e12e <_svfprintf_r+0x202>
  40e9be:	2b30      	cmp	r3, #48	; 0x30
  40e9c0:	f43f abb5 	beq.w	40e12e <_svfprintf_r+0x202>
  40e9c4:	2230      	movs	r2, #48	; 0x30
  40e9c6:	1e73      	subs	r3, r6, #1
  40e9c8:	f806 2c01 	strb.w	r2, [r6, #-1]
  40e9cc:	aa30      	add	r2, sp, #192	; 0xc0
  40e9ce:	1ad2      	subs	r2, r2, r3
  40e9d0:	920d      	str	r2, [sp, #52]	; 0x34
  40e9d2:	461e      	mov	r6, r3
  40e9d4:	f7ff bbae 	b.w	40e134 <_svfprintf_r+0x208>
  40e9d8:	00415774 	.word	0x00415774
  40e9dc:	004157a8 	.word	0x004157a8
  40e9e0:	9311      	str	r3, [sp, #68]	; 0x44
  40e9e2:	46ab      	mov	fp, r5
  40e9e4:	2a00      	cmp	r2, #0
  40e9e6:	f040 8647 	bne.w	40f678 <_svfprintf_r+0x174c>
  40e9ea:	9b07      	ldr	r3, [sp, #28]
  40e9ec:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  40e9ee:	071a      	lsls	r2, r3, #28
  40e9f0:	f104 0407 	add.w	r4, r4, #7
  40e9f4:	f140 836c 	bpl.w	40f0d0 <_svfprintf_r+0x11a4>
  40e9f8:	f024 0307 	bic.w	r3, r4, #7
  40e9fc:	f103 0208 	add.w	r2, r3, #8
  40ea00:	920e      	str	r2, [sp, #56]	; 0x38
  40ea02:	681a      	ldr	r2, [r3, #0]
  40ea04:	685b      	ldr	r3, [r3, #4]
  40ea06:	9214      	str	r2, [sp, #80]	; 0x50
  40ea08:	9315      	str	r3, [sp, #84]	; 0x54
  40ea0a:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40ea0c:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40ea0e:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  40ea12:	4628      	mov	r0, r5
  40ea14:	4621      	mov	r1, r4
  40ea16:	f04f 32ff 	mov.w	r2, #4294967295
  40ea1a:	4ba9      	ldr	r3, [pc, #676]	; (40ecc0 <_svfprintf_r+0xd94>)
  40ea1c:	f005 fb16 	bl	41404c <__aeabi_dcmpun>
  40ea20:	2800      	cmp	r0, #0
  40ea22:	f040 82cd 	bne.w	40efc0 <_svfprintf_r+0x1094>
  40ea26:	4628      	mov	r0, r5
  40ea28:	4621      	mov	r1, r4
  40ea2a:	f04f 32ff 	mov.w	r2, #4294967295
  40ea2e:	4ba4      	ldr	r3, [pc, #656]	; (40ecc0 <_svfprintf_r+0xd94>)
  40ea30:	f7fd f804 	bl	40ba3c <__aeabi_dcmple>
  40ea34:	2800      	cmp	r0, #0
  40ea36:	f040 82c3 	bne.w	40efc0 <_svfprintf_r+0x1094>
  40ea3a:	9814      	ldr	r0, [sp, #80]	; 0x50
  40ea3c:	9915      	ldr	r1, [sp, #84]	; 0x54
  40ea3e:	2200      	movs	r2, #0
  40ea40:	2300      	movs	r3, #0
  40ea42:	f7fc fff1 	bl	40ba28 <__aeabi_dcmplt>
  40ea46:	2800      	cmp	r0, #0
  40ea48:	f040 84f6 	bne.w	40f438 <_svfprintf_r+0x150c>
  40ea4c:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  40ea50:	9907      	ldr	r1, [sp, #28]
  40ea52:	4e9c      	ldr	r6, [pc, #624]	; (40ecc4 <_svfprintf_r+0xd98>)
  40ea54:	f021 0180 	bic.w	r1, r1, #128	; 0x80
  40ea58:	4b9b      	ldr	r3, [pc, #620]	; (40ecc8 <_svfprintf_r+0xd9c>)
  40ea5a:	9107      	str	r1, [sp, #28]
  40ea5c:	9911      	ldr	r1, [sp, #68]	; 0x44
  40ea5e:	2203      	movs	r2, #3
  40ea60:	f04f 0b00 	mov.w	fp, #0
  40ea64:	9208      	str	r2, [sp, #32]
  40ea66:	2947      	cmp	r1, #71	; 0x47
  40ea68:	bfd8      	it	le
  40ea6a:	461e      	movle	r6, r3
  40ea6c:	920d      	str	r2, [sp, #52]	; 0x34
  40ea6e:	f8cd b04c 	str.w	fp, [sp, #76]	; 0x4c
  40ea72:	f7ff bb66 	b.w	40e142 <_svfprintf_r+0x216>
  40ea76:	9b07      	ldr	r3, [sp, #28]
  40ea78:	f043 0308 	orr.w	r3, r3, #8
  40ea7c:	9307      	str	r3, [sp, #28]
  40ea7e:	f898 3000 	ldrb.w	r3, [r8]
  40ea82:	f7ff baad 	b.w	40dfe0 <_svfprintf_r+0xb4>
  40ea86:	9311      	str	r3, [sp, #68]	; 0x44
  40ea88:	46ab      	mov	fp, r5
  40ea8a:	2a00      	cmp	r2, #0
  40ea8c:	f040 85ec 	bne.w	40f668 <_svfprintf_r+0x173c>
  40ea90:	9b07      	ldr	r3, [sp, #28]
  40ea92:	f043 0310 	orr.w	r3, r3, #16
  40ea96:	9307      	str	r3, [sp, #28]
  40ea98:	9a07      	ldr	r2, [sp, #28]
  40ea9a:	f012 0320 	ands.w	r3, r2, #32
  40ea9e:	f47f af60 	bne.w	40e962 <_svfprintf_r+0xa36>
  40eaa2:	9907      	ldr	r1, [sp, #28]
  40eaa4:	f011 0210 	ands.w	r2, r1, #16
  40eaa8:	f000 8268 	beq.w	40ef7c <_svfprintf_r+0x1050>
  40eaac:	980e      	ldr	r0, [sp, #56]	; 0x38
  40eaae:	f1bb 0f00 	cmp.w	fp, #0
  40eab2:	4602      	mov	r2, r0
  40eab4:	6804      	ldr	r4, [r0, #0]
  40eab6:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  40eaba:	f102 0204 	add.w	r2, r2, #4
  40eabe:	f04f 0500 	mov.w	r5, #0
  40eac2:	f2c0 84c2 	blt.w	40f44a <_svfprintf_r+0x151e>
  40eac6:	f021 0180 	bic.w	r1, r1, #128	; 0x80
  40eaca:	9107      	str	r1, [sp, #28]
  40eacc:	ea54 0105 	orrs.w	r1, r4, r5
  40ead0:	920e      	str	r2, [sp, #56]	; 0x38
  40ead2:	f43f af5a 	beq.w	40e98a <_svfprintf_r+0xa5e>
  40ead6:	461f      	mov	r7, r3
  40ead8:	e75e      	b.n	40e998 <_svfprintf_r+0xa6c>
  40eada:	9311      	str	r3, [sp, #68]	; 0x44
  40eadc:	46ab      	mov	fp, r5
  40eade:	2a00      	cmp	r2, #0
  40eae0:	f040 85be 	bne.w	40f660 <_svfprintf_r+0x1734>
  40eae4:	9b07      	ldr	r3, [sp, #28]
  40eae6:	f043 0310 	orr.w	r3, r3, #16
  40eaea:	9307      	str	r3, [sp, #28]
  40eaec:	9a07      	ldr	r2, [sp, #28]
  40eaee:	f012 0320 	ands.w	r3, r2, #32
  40eaf2:	f47f aebd 	bne.w	40e870 <_svfprintf_r+0x944>
  40eaf6:	9907      	ldr	r1, [sp, #28]
  40eaf8:	f011 0210 	ands.w	r2, r1, #16
  40eafc:	f000 8326 	beq.w	40f14c <_svfprintf_r+0x1220>
  40eb00:	980e      	ldr	r0, [sp, #56]	; 0x38
  40eb02:	f1bb 0f00 	cmp.w	fp, #0
  40eb06:	4602      	mov	r2, r0
  40eb08:	6804      	ldr	r4, [r0, #0]
  40eb0a:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  40eb0e:	f102 0204 	add.w	r2, r2, #4
  40eb12:	f04f 0500 	mov.w	r5, #0
  40eb16:	f2c0 848c 	blt.w	40f432 <_svfprintf_r+0x1506>
  40eb1a:	f021 0180 	bic.w	r1, r1, #128	; 0x80
  40eb1e:	9107      	str	r1, [sp, #28]
  40eb20:	ea54 0105 	orrs.w	r1, r4, r5
  40eb24:	920e      	str	r2, [sp, #56]	; 0x38
  40eb26:	461f      	mov	r7, r3
  40eb28:	f47f aeb8 	bne.w	40e89c <_svfprintf_r+0x970>
  40eb2c:	f1bb 0f00 	cmp.w	fp, #0
  40eb30:	f000 8090 	beq.w	40ec54 <_svfprintf_r+0xd28>
  40eb34:	2400      	movs	r4, #0
  40eb36:	ae40      	add	r6, sp, #256	; 0x100
  40eb38:	3430      	adds	r4, #48	; 0x30
  40eb3a:	f806 4d41 	strb.w	r4, [r6, #-65]!
  40eb3e:	f7ff baf6 	b.w	40e12e <_svfprintf_r+0x202>
  40eb42:	2a00      	cmp	r2, #0
  40eb44:	f040 8588 	bne.w	40f658 <_svfprintf_r+0x172c>
  40eb48:	9b07      	ldr	r3, [sp, #28]
  40eb4a:	069b      	lsls	r3, r3, #26
  40eb4c:	f140 82ca 	bpl.w	40f0e4 <_svfprintf_r+0x11b8>
  40eb50:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40eb52:	4613      	mov	r3, r2
  40eb54:	3304      	adds	r3, #4
  40eb56:	930e      	str	r3, [sp, #56]	; 0x38
  40eb58:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40eb5a:	6811      	ldr	r1, [r2, #0]
  40eb5c:	17dd      	asrs	r5, r3, #31
  40eb5e:	461a      	mov	r2, r3
  40eb60:	462b      	mov	r3, r5
  40eb62:	e9c1 2300 	strd	r2, r3, [r1]
  40eb66:	f7ff ba08 	b.w	40df7a <_svfprintf_r+0x4e>
  40eb6a:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40eb6e:	2300      	movs	r3, #0
  40eb70:	461c      	mov	r4, r3
  40eb72:	f818 3b01 	ldrb.w	r3, [r8], #1
  40eb76:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40eb7a:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  40eb7e:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40eb82:	2809      	cmp	r0, #9
  40eb84:	d9f5      	bls.n	40eb72 <_svfprintf_r+0xc46>
  40eb86:	940c      	str	r4, [sp, #48]	; 0x30
  40eb88:	f7ff ba2c 	b.w	40dfe4 <_svfprintf_r+0xb8>
  40eb8c:	9311      	str	r3, [sp, #68]	; 0x44
  40eb8e:	46ab      	mov	fp, r5
  40eb90:	2a00      	cmp	r2, #0
  40eb92:	f040 855d 	bne.w	40f650 <_svfprintf_r+0x1724>
  40eb96:	9b07      	ldr	r3, [sp, #28]
  40eb98:	484c      	ldr	r0, [pc, #304]	; (40eccc <_svfprintf_r+0xda0>)
  40eb9a:	069d      	lsls	r5, r3, #26
  40eb9c:	f53f aea3 	bmi.w	40e8e6 <_svfprintf_r+0x9ba>
  40eba0:	9b07      	ldr	r3, [sp, #28]
  40eba2:	06dc      	lsls	r4, r3, #27
  40eba4:	f140 82b5 	bpl.w	40f112 <_svfprintf_r+0x11e6>
  40eba8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40ebaa:	2500      	movs	r5, #0
  40ebac:	4613      	mov	r3, r2
  40ebae:	3304      	adds	r3, #4
  40ebb0:	6814      	ldr	r4, [r2, #0]
  40ebb2:	930e      	str	r3, [sp, #56]	; 0x38
  40ebb4:	e6a0      	b.n	40e8f8 <_svfprintf_r+0x9cc>
  40ebb6:	9311      	str	r3, [sp, #68]	; 0x44
  40ebb8:	46ab      	mov	fp, r5
  40ebba:	2a00      	cmp	r2, #0
  40ebbc:	f040 8544 	bne.w	40f648 <_svfprintf_r+0x171c>
  40ebc0:	9b07      	ldr	r3, [sp, #28]
  40ebc2:	f043 0310 	orr.w	r3, r3, #16
  40ebc6:	9307      	str	r3, [sp, #28]
  40ebc8:	9b07      	ldr	r3, [sp, #28]
  40ebca:	0698      	lsls	r0, r3, #26
  40ebcc:	f140 80f1 	bpl.w	40edb2 <_svfprintf_r+0xe86>
  40ebd0:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  40ebd2:	3407      	adds	r4, #7
  40ebd4:	f024 0407 	bic.w	r4, r4, #7
  40ebd8:	e9d4 2300 	ldrd	r2, r3, [r4]
  40ebdc:	f104 0108 	add.w	r1, r4, #8
  40ebe0:	461d      	mov	r5, r3
  40ebe2:	4614      	mov	r4, r2
  40ebe4:	910e      	str	r1, [sp, #56]	; 0x38
  40ebe6:	2a00      	cmp	r2, #0
  40ebe8:	f173 0300 	sbcs.w	r3, r3, #0
  40ebec:	f2c0 80f2 	blt.w	40edd4 <_svfprintf_r+0xea8>
  40ebf0:	f1bb 0f00 	cmp.w	fp, #0
  40ebf4:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  40ebf8:	f2c0 810a 	blt.w	40ee10 <_svfprintf_r+0xee4>
  40ebfc:	9b07      	ldr	r3, [sp, #28]
  40ebfe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40ec02:	9307      	str	r3, [sp, #28]
  40ec04:	ea54 0305 	orrs.w	r3, r4, r5
  40ec08:	f47f ae48 	bne.w	40e89c <_svfprintf_r+0x970>
  40ec0c:	e78e      	b.n	40eb2c <_svfprintf_r+0xc00>
  40ec0e:	9311      	str	r3, [sp, #68]	; 0x44
  40ec10:	46ab      	mov	fp, r5
  40ec12:	2a00      	cmp	r2, #0
  40ec14:	d0d8      	beq.n	40ebc8 <_svfprintf_r+0xc9c>
  40ec16:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40ec1a:	e7d5      	b.n	40ebc8 <_svfprintf_r+0xc9c>
  40ec1c:	9b07      	ldr	r3, [sp, #28]
  40ec1e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40ec22:	9307      	str	r3, [sp, #28]
  40ec24:	f898 3000 	ldrb.w	r3, [r8]
  40ec28:	f7ff b9da 	b.w	40dfe0 <_svfprintf_r+0xb4>
  40ec2c:	990e      	ldr	r1, [sp, #56]	; 0x38
  40ec2e:	9311      	str	r3, [sp, #68]	; 0x44
  40ec30:	680a      	ldr	r2, [r1, #0]
  40ec32:	2300      	movs	r3, #0
  40ec34:	2001      	movs	r0, #1
  40ec36:	461f      	mov	r7, r3
  40ec38:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  40ec3c:	469b      	mov	fp, r3
  40ec3e:	9313      	str	r3, [sp, #76]	; 0x4c
  40ec40:	1d0b      	adds	r3, r1, #4
  40ec42:	9008      	str	r0, [sp, #32]
  40ec44:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  40ec48:	930e      	str	r3, [sp, #56]	; 0x38
  40ec4a:	900d      	str	r0, [sp, #52]	; 0x34
  40ec4c:	ae26      	add	r6, sp, #152	; 0x98
  40ec4e:	f7ff ba7c 	b.w	40e14a <_svfprintf_r+0x21e>
  40ec52:	465f      	mov	r7, fp
  40ec54:	f04f 0b00 	mov.w	fp, #0
  40ec58:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  40ec5c:	ae30      	add	r6, sp, #192	; 0xc0
  40ec5e:	f7ff ba69 	b.w	40e134 <_svfprintf_r+0x208>
  40ec62:	aa23      	add	r2, sp, #140	; 0x8c
  40ec64:	9909      	ldr	r1, [sp, #36]	; 0x24
  40ec66:	980a      	ldr	r0, [sp, #40]	; 0x28
  40ec68:	f004 ffa4 	bl	413bb4 <__ssprint_r>
  40ec6c:	2800      	cmp	r0, #0
  40ec6e:	f47f ab9b 	bne.w	40e3a8 <_svfprintf_r+0x47c>
  40ec72:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40ec74:	f7ff bb63 	b.w	40e33e <_svfprintf_r+0x412>
  40ec78:	9311      	str	r3, [sp, #68]	; 0x44
  40ec7a:	2a00      	cmp	r2, #0
  40ec7c:	f040 84d3 	bne.w	40f626 <_svfprintf_r+0x16fa>
  40ec80:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40ec82:	2a00      	cmp	r2, #0
  40ec84:	f43f ab89 	beq.w	40e39a <_svfprintf_r+0x46e>
  40ec88:	2300      	movs	r3, #0
  40ec8a:	2101      	movs	r1, #1
  40ec8c:	461f      	mov	r7, r3
  40ec8e:	9108      	str	r1, [sp, #32]
  40ec90:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  40ec94:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  40ec98:	469b      	mov	fp, r3
  40ec9a:	9313      	str	r3, [sp, #76]	; 0x4c
  40ec9c:	910d      	str	r1, [sp, #52]	; 0x34
  40ec9e:	ae26      	add	r6, sp, #152	; 0x98
  40eca0:	f7ff ba53 	b.w	40e14a <_svfprintf_r+0x21e>
  40eca4:	aa23      	add	r2, sp, #140	; 0x8c
  40eca6:	9909      	ldr	r1, [sp, #36]	; 0x24
  40eca8:	980a      	ldr	r0, [sp, #40]	; 0x28
  40ecaa:	f004 ff83 	bl	413bb4 <__ssprint_r>
  40ecae:	2800      	cmp	r0, #0
  40ecb0:	f47f ab7a 	bne.w	40e3a8 <_svfprintf_r+0x47c>
  40ecb4:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40ecb8:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40ecba:	f7ff bba2 	b.w	40e402 <_svfprintf_r+0x4d6>
  40ecbe:	bf00      	nop
  40ecc0:	7fefffff 	.word	0x7fefffff
  40ecc4:	00415788 	.word	0x00415788
  40ecc8:	00415784 	.word	0x00415784
  40eccc:	00415794 	.word	0x00415794
  40ecd0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40ecd2:	49b8      	ldr	r1, [pc, #736]	; (40efb4 <_svfprintf_r+0x1088>)
  40ecd4:	3301      	adds	r3, #1
  40ecd6:	3401      	adds	r4, #1
  40ecd8:	2201      	movs	r2, #1
  40ecda:	2b07      	cmp	r3, #7
  40ecdc:	9425      	str	r4, [sp, #148]	; 0x94
  40ecde:	9324      	str	r3, [sp, #144]	; 0x90
  40ece0:	e889 0006 	stmia.w	r9, {r1, r2}
  40ece4:	f300 82c2 	bgt.w	40f26c <_svfprintf_r+0x1340>
  40ece8:	f109 0908 	add.w	r9, r9, #8
  40ecec:	b92d      	cbnz	r5, 40ecfa <_svfprintf_r+0xdce>
  40ecee:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40ecf0:	b91b      	cbnz	r3, 40ecfa <_svfprintf_r+0xdce>
  40ecf2:	9b07      	ldr	r3, [sp, #28]
  40ecf4:	07df      	lsls	r7, r3, #31
  40ecf6:	f57f aae8 	bpl.w	40e2ca <_svfprintf_r+0x39e>
  40ecfa:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40ecfc:	9916      	ldr	r1, [sp, #88]	; 0x58
  40ecfe:	3301      	adds	r3, #1
  40ed00:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  40ed02:	440c      	add	r4, r1
  40ed04:	2b07      	cmp	r3, #7
  40ed06:	9425      	str	r4, [sp, #148]	; 0x94
  40ed08:	f8c9 2000 	str.w	r2, [r9]
  40ed0c:	f8c9 1004 	str.w	r1, [r9, #4]
  40ed10:	9324      	str	r3, [sp, #144]	; 0x90
  40ed12:	f300 83ff 	bgt.w	40f514 <_svfprintf_r+0x15e8>
  40ed16:	f109 0908 	add.w	r9, r9, #8
  40ed1a:	426d      	negs	r5, r5
  40ed1c:	2d00      	cmp	r5, #0
  40ed1e:	f340 82db 	ble.w	40f2d8 <_svfprintf_r+0x13ac>
  40ed22:	4aa5      	ldr	r2, [pc, #660]	; (40efb8 <_svfprintf_r+0x108c>)
  40ed24:	2d10      	cmp	r5, #16
  40ed26:	920f      	str	r2, [sp, #60]	; 0x3c
  40ed28:	f340 834b 	ble.w	40f3c2 <_svfprintf_r+0x1496>
  40ed2c:	4622      	mov	r2, r4
  40ed2e:	2710      	movs	r7, #16
  40ed30:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  40ed34:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40ed36:	e005      	b.n	40ed44 <_svfprintf_r+0xe18>
  40ed38:	f109 0908 	add.w	r9, r9, #8
  40ed3c:	3d10      	subs	r5, #16
  40ed3e:	2d10      	cmp	r5, #16
  40ed40:	f340 833e 	ble.w	40f3c0 <_svfprintf_r+0x1494>
  40ed44:	3301      	adds	r3, #1
  40ed46:	3210      	adds	r2, #16
  40ed48:	2b07      	cmp	r3, #7
  40ed4a:	9225      	str	r2, [sp, #148]	; 0x94
  40ed4c:	9324      	str	r3, [sp, #144]	; 0x90
  40ed4e:	f8c9 a000 	str.w	sl, [r9]
  40ed52:	f8c9 7004 	str.w	r7, [r9, #4]
  40ed56:	ddef      	ble.n	40ed38 <_svfprintf_r+0xe0c>
  40ed58:	aa23      	add	r2, sp, #140	; 0x8c
  40ed5a:	4621      	mov	r1, r4
  40ed5c:	4658      	mov	r0, fp
  40ed5e:	f004 ff29 	bl	413bb4 <__ssprint_r>
  40ed62:	2800      	cmp	r0, #0
  40ed64:	f47f ab20 	bne.w	40e3a8 <_svfprintf_r+0x47c>
  40ed68:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40ed6c:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40ed6e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40ed70:	e7e4      	b.n	40ed3c <_svfprintf_r+0xe10>
  40ed72:	4892      	ldr	r0, [pc, #584]	; (40efbc <_svfprintf_r+0x1090>)
  40ed74:	9107      	str	r1, [sp, #28]
  40ed76:	9311      	str	r3, [sp, #68]	; 0x44
  40ed78:	ea54 0305 	orrs.w	r3, r4, r5
  40ed7c:	920e      	str	r2, [sp, #56]	; 0x38
  40ed7e:	f04f 0700 	mov.w	r7, #0
  40ed82:	f47f a9c5 	bne.w	40e110 <_svfprintf_r+0x1e4>
  40ed86:	2400      	movs	r4, #0
  40ed88:	2500      	movs	r5, #0
  40ed8a:	f7ff b9c1 	b.w	40e110 <_svfprintf_r+0x1e4>
  40ed8e:	f1bb 0f00 	cmp.w	fp, #0
  40ed92:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  40ed96:	f2c0 8203 	blt.w	40f1a0 <_svfprintf_r+0x1274>
  40ed9a:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  40ed9e:	9307      	str	r3, [sp, #28]
  40eda0:	ea54 0305 	orrs.w	r3, r4, r5
  40eda4:	f47f a9b4 	bne.w	40e110 <_svfprintf_r+0x1e4>
  40eda8:	f1bb 0f00 	cmp.w	fp, #0
  40edac:	f47f aae5 	bne.w	40e37a <_svfprintf_r+0x44e>
  40edb0:	e74f      	b.n	40ec52 <_svfprintf_r+0xd26>
  40edb2:	9b07      	ldr	r3, [sp, #28]
  40edb4:	06d9      	lsls	r1, r3, #27
  40edb6:	f140 81ba 	bpl.w	40f12e <_svfprintf_r+0x1202>
  40edba:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40edbc:	4613      	mov	r3, r2
  40edbe:	681c      	ldr	r4, [r3, #0]
  40edc0:	3304      	adds	r3, #4
  40edc2:	17e5      	asrs	r5, r4, #31
  40edc4:	4622      	mov	r2, r4
  40edc6:	930e      	str	r3, [sp, #56]	; 0x38
  40edc8:	462b      	mov	r3, r5
  40edca:	2a00      	cmp	r2, #0
  40edcc:	f173 0300 	sbcs.w	r3, r3, #0
  40edd0:	f6bf af0e 	bge.w	40ebf0 <_svfprintf_r+0xcc4>
  40edd4:	4264      	negs	r4, r4
  40edd6:	f04f 072d 	mov.w	r7, #45	; 0x2d
  40edda:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  40edde:	f1bb 0f00 	cmp.w	fp, #0
  40ede2:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  40ede6:	f6ff ad59 	blt.w	40e89c <_svfprintf_r+0x970>
  40edea:	9b07      	ldr	r3, [sp, #28]
  40edec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40edf0:	9307      	str	r3, [sp, #28]
  40edf2:	e553      	b.n	40e89c <_svfprintf_r+0x970>
  40edf4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40edf6:	f1bb 0f00 	cmp.w	fp, #0
  40edfa:	4613      	mov	r3, r2
  40edfc:	6814      	ldr	r4, [r2, #0]
  40edfe:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  40ee02:	f103 0304 	add.w	r3, r3, #4
  40ee06:	f04f 0500 	mov.w	r5, #0
  40ee0a:	f280 81e2 	bge.w	40f1d2 <_svfprintf_r+0x12a6>
  40ee0e:	930e      	str	r3, [sp, #56]	; 0x38
  40ee10:	ea54 0305 	orrs.w	r3, r4, r5
  40ee14:	f47f ad42 	bne.w	40e89c <_svfprintf_r+0x970>
  40ee18:	e68d      	b.n	40eb36 <_svfprintf_r+0xc0a>
  40ee1a:	aa23      	add	r2, sp, #140	; 0x8c
  40ee1c:	9909      	ldr	r1, [sp, #36]	; 0x24
  40ee1e:	980a      	ldr	r0, [sp, #40]	; 0x28
  40ee20:	f004 fec8 	bl	413bb4 <__ssprint_r>
  40ee24:	2800      	cmp	r0, #0
  40ee26:	f47f aabf 	bne.w	40e3a8 <_svfprintf_r+0x47c>
  40ee2a:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40ee2c:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40ee30:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  40ee32:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40ee34:	4432      	add	r2, r6
  40ee36:	4617      	mov	r7, r2
  40ee38:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40ee3a:	4293      	cmp	r3, r2
  40ee3c:	db49      	blt.n	40eed2 <_svfprintf_r+0xfa6>
  40ee3e:	9a07      	ldr	r2, [sp, #28]
  40ee40:	07d5      	lsls	r5, r2, #31
  40ee42:	d446      	bmi.n	40eed2 <_svfprintf_r+0xfa6>
  40ee44:	9912      	ldr	r1, [sp, #72]	; 0x48
  40ee46:	440e      	add	r6, r1
  40ee48:	1bf5      	subs	r5, r6, r7
  40ee4a:	1acb      	subs	r3, r1, r3
  40ee4c:	429d      	cmp	r5, r3
  40ee4e:	bfa8      	it	ge
  40ee50:	461d      	movge	r5, r3
  40ee52:	2d00      	cmp	r5, #0
  40ee54:	462e      	mov	r6, r5
  40ee56:	dd0d      	ble.n	40ee74 <_svfprintf_r+0xf48>
  40ee58:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40ee5a:	442c      	add	r4, r5
  40ee5c:	3201      	adds	r2, #1
  40ee5e:	2a07      	cmp	r2, #7
  40ee60:	9425      	str	r4, [sp, #148]	; 0x94
  40ee62:	f8c9 7000 	str.w	r7, [r9]
  40ee66:	f8c9 5004 	str.w	r5, [r9, #4]
  40ee6a:	9224      	str	r2, [sp, #144]	; 0x90
  40ee6c:	f300 82d2 	bgt.w	40f414 <_svfprintf_r+0x14e8>
  40ee70:	f109 0908 	add.w	r9, r9, #8
  40ee74:	2e00      	cmp	r6, #0
  40ee76:	bfb4      	ite	lt
  40ee78:	461d      	movlt	r5, r3
  40ee7a:	1b9d      	subge	r5, r3, r6
  40ee7c:	2d00      	cmp	r5, #0
  40ee7e:	f77f aa24 	ble.w	40e2ca <_svfprintf_r+0x39e>
  40ee82:	4a4d      	ldr	r2, [pc, #308]	; (40efb8 <_svfprintf_r+0x108c>)
  40ee84:	2d10      	cmp	r5, #16
  40ee86:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40ee88:	920f      	str	r2, [sp, #60]	; 0x3c
  40ee8a:	f77f abf4 	ble.w	40e676 <_svfprintf_r+0x74a>
  40ee8e:	2610      	movs	r6, #16
  40ee90:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  40ee92:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  40ee96:	e005      	b.n	40eea4 <_svfprintf_r+0xf78>
  40ee98:	f109 0908 	add.w	r9, r9, #8
  40ee9c:	3d10      	subs	r5, #16
  40ee9e:	2d10      	cmp	r5, #16
  40eea0:	f77f abe9 	ble.w	40e676 <_svfprintf_r+0x74a>
  40eea4:	3301      	adds	r3, #1
  40eea6:	3410      	adds	r4, #16
  40eea8:	2b07      	cmp	r3, #7
  40eeaa:	9425      	str	r4, [sp, #148]	; 0x94
  40eeac:	9324      	str	r3, [sp, #144]	; 0x90
  40eeae:	f8c9 a000 	str.w	sl, [r9]
  40eeb2:	f8c9 6004 	str.w	r6, [r9, #4]
  40eeb6:	ddef      	ble.n	40ee98 <_svfprintf_r+0xf6c>
  40eeb8:	aa23      	add	r2, sp, #140	; 0x8c
  40eeba:	4659      	mov	r1, fp
  40eebc:	4638      	mov	r0, r7
  40eebe:	f004 fe79 	bl	413bb4 <__ssprint_r>
  40eec2:	2800      	cmp	r0, #0
  40eec4:	f47f aa70 	bne.w	40e3a8 <_svfprintf_r+0x47c>
  40eec8:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40eecc:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40eece:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40eed0:	e7e4      	b.n	40ee9c <_svfprintf_r+0xf70>
  40eed2:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40eed4:	9816      	ldr	r0, [sp, #88]	; 0x58
  40eed6:	3201      	adds	r2, #1
  40eed8:	9917      	ldr	r1, [sp, #92]	; 0x5c
  40eeda:	4404      	add	r4, r0
  40eedc:	2a07      	cmp	r2, #7
  40eede:	9425      	str	r4, [sp, #148]	; 0x94
  40eee0:	f8c9 1000 	str.w	r1, [r9]
  40eee4:	f8c9 0004 	str.w	r0, [r9, #4]
  40eee8:	9224      	str	r2, [sp, #144]	; 0x90
  40eeea:	f300 8277 	bgt.w	40f3dc <_svfprintf_r+0x14b0>
  40eeee:	f109 0908 	add.w	r9, r9, #8
  40eef2:	e7a7      	b.n	40ee44 <_svfprintf_r+0xf18>
  40eef4:	9b07      	ldr	r3, [sp, #28]
  40eef6:	07d8      	lsls	r0, r3, #31
  40eef8:	f53f ab14 	bmi.w	40e524 <_svfprintf_r+0x5f8>
  40eefc:	2301      	movs	r3, #1
  40eefe:	2d07      	cmp	r5, #7
  40ef00:	9425      	str	r4, [sp, #148]	; 0x94
  40ef02:	f8c9 6000 	str.w	r6, [r9]
  40ef06:	9524      	str	r5, [sp, #144]	; 0x90
  40ef08:	f8c9 3004 	str.w	r3, [r9, #4]
  40ef0c:	f77f ac26 	ble.w	40e75c <_svfprintf_r+0x830>
  40ef10:	aa23      	add	r2, sp, #140	; 0x8c
  40ef12:	9909      	ldr	r1, [sp, #36]	; 0x24
  40ef14:	980a      	ldr	r0, [sp, #40]	; 0x28
  40ef16:	f004 fe4d 	bl	413bb4 <__ssprint_r>
  40ef1a:	2800      	cmp	r0, #0
  40ef1c:	f47f aa44 	bne.w	40e3a8 <_svfprintf_r+0x47c>
  40ef20:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40ef24:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40ef26:	9d24      	ldr	r5, [sp, #144]	; 0x90
  40ef28:	e41a      	b.n	40e760 <_svfprintf_r+0x834>
  40ef2a:	aa23      	add	r2, sp, #140	; 0x8c
  40ef2c:	9909      	ldr	r1, [sp, #36]	; 0x24
  40ef2e:	980a      	ldr	r0, [sp, #40]	; 0x28
  40ef30:	f004 fe40 	bl	413bb4 <__ssprint_r>
  40ef34:	2800      	cmp	r0, #0
  40ef36:	f47f aa37 	bne.w	40e3a8 <_svfprintf_r+0x47c>
  40ef3a:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40ef3e:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40ef40:	9d24      	ldr	r5, [sp, #144]	; 0x90
  40ef42:	f7ff bafb 	b.w	40e53c <_svfprintf_r+0x610>
  40ef46:	aa23      	add	r2, sp, #140	; 0x8c
  40ef48:	9909      	ldr	r1, [sp, #36]	; 0x24
  40ef4a:	980a      	ldr	r0, [sp, #40]	; 0x28
  40ef4c:	f004 fe32 	bl	413bb4 <__ssprint_r>
  40ef50:	2800      	cmp	r0, #0
  40ef52:	f47f aa29 	bne.w	40e3a8 <_svfprintf_r+0x47c>
  40ef56:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40ef5a:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40ef5c:	9d24      	ldr	r5, [sp, #144]	; 0x90
  40ef5e:	f7ff bafc 	b.w	40e55a <_svfprintf_r+0x62e>
  40ef62:	aa23      	add	r2, sp, #140	; 0x8c
  40ef64:	9909      	ldr	r1, [sp, #36]	; 0x24
  40ef66:	980a      	ldr	r0, [sp, #40]	; 0x28
  40ef68:	f004 fe24 	bl	413bb4 <__ssprint_r>
  40ef6c:	2800      	cmp	r0, #0
  40ef6e:	f47f aa1b 	bne.w	40e3a8 <_svfprintf_r+0x47c>
  40ef72:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40ef76:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40ef78:	f7ff b95b 	b.w	40e232 <_svfprintf_r+0x306>
  40ef7c:	9907      	ldr	r1, [sp, #28]
  40ef7e:	f011 0740 	ands.w	r7, r1, #64	; 0x40
  40ef82:	f000 810f 	beq.w	40f1a4 <_svfprintf_r+0x1278>
  40ef86:	980e      	ldr	r0, [sp, #56]	; 0x38
  40ef88:	f1bb 0f00 	cmp.w	fp, #0
  40ef8c:	4603      	mov	r3, r0
  40ef8e:	8804      	ldrh	r4, [r0, #0]
  40ef90:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  40ef94:	f103 0304 	add.w	r3, r3, #4
  40ef98:	f04f 0500 	mov.w	r5, #0
  40ef9c:	f2c0 8173 	blt.w	40f286 <_svfprintf_r+0x135a>
  40efa0:	f021 0180 	bic.w	r1, r1, #128	; 0x80
  40efa4:	9107      	str	r1, [sp, #28]
  40efa6:	ea54 0105 	orrs.w	r1, r4, r5
  40efaa:	930e      	str	r3, [sp, #56]	; 0x38
  40efac:	f43f aced 	beq.w	40e98a <_svfprintf_r+0xa5e>
  40efb0:	4617      	mov	r7, r2
  40efb2:	e4f1      	b.n	40e998 <_svfprintf_r+0xa6c>
  40efb4:	004157c4 	.word	0x004157c4
  40efb8:	00415774 	.word	0x00415774
  40efbc:	004157a8 	.word	0x004157a8
  40efc0:	9c14      	ldr	r4, [sp, #80]	; 0x50
  40efc2:	4622      	mov	r2, r4
  40efc4:	4620      	mov	r0, r4
  40efc6:	9c15      	ldr	r4, [sp, #84]	; 0x54
  40efc8:	4623      	mov	r3, r4
  40efca:	4621      	mov	r1, r4
  40efcc:	f005 f83e 	bl	41404c <__aeabi_dcmpun>
  40efd0:	2800      	cmp	r0, #0
  40efd2:	f040 82c1 	bne.w	40f558 <_svfprintf_r+0x162c>
  40efd6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40efd8:	f1bb 3fff 	cmp.w	fp, #4294967295
  40efdc:	f023 0320 	bic.w	r3, r3, #32
  40efe0:	930d      	str	r3, [sp, #52]	; 0x34
  40efe2:	f000 8249 	beq.w	40f478 <_svfprintf_r+0x154c>
  40efe6:	2b47      	cmp	r3, #71	; 0x47
  40efe8:	f000 8150 	beq.w	40f28c <_svfprintf_r+0x1360>
  40efec:	9b07      	ldr	r3, [sp, #28]
  40efee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  40eff2:	9310      	str	r3, [sp, #64]	; 0x40
  40eff4:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40eff6:	1e1f      	subs	r7, r3, #0
  40eff8:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40effa:	9308      	str	r3, [sp, #32]
  40effc:	bfb7      	itett	lt
  40effe:	463b      	movlt	r3, r7
  40f000:	2300      	movge	r3, #0
  40f002:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  40f006:	232d      	movlt	r3, #45	; 0x2d
  40f008:	930f      	str	r3, [sp, #60]	; 0x3c
  40f00a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40f00c:	2b66      	cmp	r3, #102	; 0x66
  40f00e:	f000 821f 	beq.w	40f450 <_svfprintf_r+0x1524>
  40f012:	2b46      	cmp	r3, #70	; 0x46
  40f014:	f000 810d 	beq.w	40f232 <_svfprintf_r+0x1306>
  40f018:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40f01a:	a821      	add	r0, sp, #132	; 0x84
  40f01c:	2b45      	cmp	r3, #69	; 0x45
  40f01e:	bf18      	it	ne
  40f020:	465d      	movne	r5, fp
  40f022:	a91e      	add	r1, sp, #120	; 0x78
  40f024:	bf08      	it	eq
  40f026:	f10b 0501 	addeq.w	r5, fp, #1
  40f02a:	9004      	str	r0, [sp, #16]
  40f02c:	9103      	str	r1, [sp, #12]
  40f02e:	a81d      	add	r0, sp, #116	; 0x74
  40f030:	2102      	movs	r1, #2
  40f032:	463b      	mov	r3, r7
  40f034:	9002      	str	r0, [sp, #8]
  40f036:	9a08      	ldr	r2, [sp, #32]
  40f038:	9501      	str	r5, [sp, #4]
  40f03a:	9100      	str	r1, [sp, #0]
  40f03c:	980a      	ldr	r0, [sp, #40]	; 0x28
  40f03e:	f001 fbbb 	bl	4107b8 <_dtoa_r>
  40f042:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40f044:	4606      	mov	r6, r0
  40f046:	2b67      	cmp	r3, #103	; 0x67
  40f048:	f040 8234 	bne.w	40f4b4 <_svfprintf_r+0x1588>
  40f04c:	9b07      	ldr	r3, [sp, #28]
  40f04e:	07da      	lsls	r2, r3, #31
  40f050:	f140 826f 	bpl.w	40f532 <_svfprintf_r+0x1606>
  40f054:	1974      	adds	r4, r6, r5
  40f056:	9808      	ldr	r0, [sp, #32]
  40f058:	4639      	mov	r1, r7
  40f05a:	2200      	movs	r2, #0
  40f05c:	2300      	movs	r3, #0
  40f05e:	f7fc fcd9 	bl	40ba14 <__aeabi_dcmpeq>
  40f062:	2800      	cmp	r0, #0
  40f064:	f040 814d 	bne.w	40f302 <_svfprintf_r+0x13d6>
  40f068:	9b21      	ldr	r3, [sp, #132]	; 0x84
  40f06a:	429c      	cmp	r4, r3
  40f06c:	d906      	bls.n	40f07c <_svfprintf_r+0x1150>
  40f06e:	2130      	movs	r1, #48	; 0x30
  40f070:	1c5a      	adds	r2, r3, #1
  40f072:	9221      	str	r2, [sp, #132]	; 0x84
  40f074:	7019      	strb	r1, [r3, #0]
  40f076:	9b21      	ldr	r3, [sp, #132]	; 0x84
  40f078:	429c      	cmp	r4, r3
  40f07a:	d8f9      	bhi.n	40f070 <_svfprintf_r+0x1144>
  40f07c:	1b9b      	subs	r3, r3, r6
  40f07e:	9312      	str	r3, [sp, #72]	; 0x48
  40f080:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40f082:	2b47      	cmp	r3, #71	; 0x47
  40f084:	f000 8136 	beq.w	40f2f4 <_svfprintf_r+0x13c8>
  40f088:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40f08a:	2b65      	cmp	r3, #101	; 0x65
  40f08c:	f340 8221 	ble.w	40f4d2 <_svfprintf_r+0x15a6>
  40f090:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40f092:	2b66      	cmp	r3, #102	; 0x66
  40f094:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40f096:	9313      	str	r3, [sp, #76]	; 0x4c
  40f098:	f000 81fe 	beq.w	40f498 <_svfprintf_r+0x156c>
  40f09c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  40f09e:	9912      	ldr	r1, [sp, #72]	; 0x48
  40f0a0:	428a      	cmp	r2, r1
  40f0a2:	f2c0 81ec 	blt.w	40f47e <_svfprintf_r+0x1552>
  40f0a6:	9b07      	ldr	r3, [sp, #28]
  40f0a8:	07d9      	lsls	r1, r3, #31
  40f0aa:	f100 8244 	bmi.w	40f536 <_svfprintf_r+0x160a>
  40f0ae:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40f0b2:	920d      	str	r2, [sp, #52]	; 0x34
  40f0b4:	2267      	movs	r2, #103	; 0x67
  40f0b6:	9211      	str	r2, [sp, #68]	; 0x44
  40f0b8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40f0ba:	2a00      	cmp	r2, #0
  40f0bc:	f040 80ef 	bne.w	40f29e <_svfprintf_r+0x1372>
  40f0c0:	9308      	str	r3, [sp, #32]
  40f0c2:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40f0c4:	4693      	mov	fp, r2
  40f0c6:	9307      	str	r3, [sp, #28]
  40f0c8:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  40f0cc:	f7ff b839 	b.w	40e142 <_svfprintf_r+0x216>
  40f0d0:	f024 0407 	bic.w	r4, r4, #7
  40f0d4:	6823      	ldr	r3, [r4, #0]
  40f0d6:	9314      	str	r3, [sp, #80]	; 0x50
  40f0d8:	6863      	ldr	r3, [r4, #4]
  40f0da:	9315      	str	r3, [sp, #84]	; 0x54
  40f0dc:	f104 0308 	add.w	r3, r4, #8
  40f0e0:	930e      	str	r3, [sp, #56]	; 0x38
  40f0e2:	e492      	b.n	40ea0a <_svfprintf_r+0xade>
  40f0e4:	9b07      	ldr	r3, [sp, #28]
  40f0e6:	06df      	lsls	r7, r3, #27
  40f0e8:	d40b      	bmi.n	40f102 <_svfprintf_r+0x11d6>
  40f0ea:	9b07      	ldr	r3, [sp, #28]
  40f0ec:	065e      	lsls	r6, r3, #25
  40f0ee:	d508      	bpl.n	40f102 <_svfprintf_r+0x11d6>
  40f0f0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40f0f2:	6813      	ldr	r3, [r2, #0]
  40f0f4:	3204      	adds	r2, #4
  40f0f6:	920e      	str	r2, [sp, #56]	; 0x38
  40f0f8:	f8bd 202c 	ldrh.w	r2, [sp, #44]	; 0x2c
  40f0fc:	801a      	strh	r2, [r3, #0]
  40f0fe:	f7fe bf3c 	b.w	40df7a <_svfprintf_r+0x4e>
  40f102:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40f104:	6813      	ldr	r3, [r2, #0]
  40f106:	3204      	adds	r2, #4
  40f108:	920e      	str	r2, [sp, #56]	; 0x38
  40f10a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40f10c:	601a      	str	r2, [r3, #0]
  40f10e:	f7fe bf34 	b.w	40df7a <_svfprintf_r+0x4e>
  40f112:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40f114:	9b07      	ldr	r3, [sp, #28]
  40f116:	2500      	movs	r5, #0
  40f118:	f013 0f40 	tst.w	r3, #64	; 0x40
  40f11c:	4613      	mov	r3, r2
  40f11e:	f103 0304 	add.w	r3, r3, #4
  40f122:	bf0c      	ite	eq
  40f124:	6814      	ldreq	r4, [r2, #0]
  40f126:	8814      	ldrhne	r4, [r2, #0]
  40f128:	930e      	str	r3, [sp, #56]	; 0x38
  40f12a:	f7ff bbe5 	b.w	40e8f8 <_svfprintf_r+0x9cc>
  40f12e:	9b07      	ldr	r3, [sp, #28]
  40f130:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40f132:	f013 0f40 	tst.w	r3, #64	; 0x40
  40f136:	4613      	mov	r3, r2
  40f138:	f43f ae41 	beq.w	40edbe <_svfprintf_r+0xe92>
  40f13c:	f9b2 4000 	ldrsh.w	r4, [r2]
  40f140:	3304      	adds	r3, #4
  40f142:	17e5      	asrs	r5, r4, #31
  40f144:	930e      	str	r3, [sp, #56]	; 0x38
  40f146:	4622      	mov	r2, r4
  40f148:	462b      	mov	r3, r5
  40f14a:	e54c      	b.n	40ebe6 <_svfprintf_r+0xcba>
  40f14c:	9907      	ldr	r1, [sp, #28]
  40f14e:	f011 0740 	ands.w	r7, r1, #64	; 0x40
  40f152:	f43f ae4f 	beq.w	40edf4 <_svfprintf_r+0xec8>
  40f156:	980e      	ldr	r0, [sp, #56]	; 0x38
  40f158:	f1bb 0f00 	cmp.w	fp, #0
  40f15c:	4603      	mov	r3, r0
  40f15e:	8804      	ldrh	r4, [r0, #0]
  40f160:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  40f164:	f103 0304 	add.w	r3, r3, #4
  40f168:	f04f 0500 	mov.w	r5, #0
  40f16c:	f2c0 8094 	blt.w	40f298 <_svfprintf_r+0x136c>
  40f170:	f021 0180 	bic.w	r1, r1, #128	; 0x80
  40f174:	9107      	str	r1, [sp, #28]
  40f176:	ea54 0105 	orrs.w	r1, r4, r5
  40f17a:	930e      	str	r3, [sp, #56]	; 0x38
  40f17c:	4617      	mov	r7, r2
  40f17e:	f47f ab8d 	bne.w	40e89c <_svfprintf_r+0x970>
  40f182:	e4d3      	b.n	40eb2c <_svfprintf_r+0xc00>
  40f184:	4614      	mov	r4, r2
  40f186:	3301      	adds	r3, #1
  40f188:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40f18a:	442c      	add	r4, r5
  40f18c:	2b07      	cmp	r3, #7
  40f18e:	9425      	str	r4, [sp, #148]	; 0x94
  40f190:	9324      	str	r3, [sp, #144]	; 0x90
  40f192:	e889 0024 	stmia.w	r9, {r2, r5}
  40f196:	f73f ae40 	bgt.w	40ee1a <_svfprintf_r+0xeee>
  40f19a:	f109 0908 	add.w	r9, r9, #8
  40f19e:	e647      	b.n	40ee30 <_svfprintf_r+0xf04>
  40f1a0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40f1a2:	e5e9      	b.n	40ed78 <_svfprintf_r+0xe4c>
  40f1a4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40f1a6:	f1bb 0f00 	cmp.w	fp, #0
  40f1aa:	4613      	mov	r3, r2
  40f1ac:	6814      	ldr	r4, [r2, #0]
  40f1ae:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  40f1b2:	f103 0304 	add.w	r3, r3, #4
  40f1b6:	f04f 0500 	mov.w	r5, #0
  40f1ba:	db64      	blt.n	40f286 <_svfprintf_r+0x135a>
  40f1bc:	9a07      	ldr	r2, [sp, #28]
  40f1be:	930e      	str	r3, [sp, #56]	; 0x38
  40f1c0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  40f1c4:	9207      	str	r2, [sp, #28]
  40f1c6:	ea54 0205 	orrs.w	r2, r4, r5
  40f1ca:	f47f abe5 	bne.w	40e998 <_svfprintf_r+0xa6c>
  40f1ce:	f7ff bbdc 	b.w	40e98a <_svfprintf_r+0xa5e>
  40f1d2:	9a07      	ldr	r2, [sp, #28]
  40f1d4:	930e      	str	r3, [sp, #56]	; 0x38
  40f1d6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  40f1da:	9207      	str	r2, [sp, #28]
  40f1dc:	ea54 0205 	orrs.w	r2, r4, r5
  40f1e0:	f47f ab5c 	bne.w	40e89c <_svfprintf_r+0x970>
  40f1e4:	e4a2      	b.n	40eb2c <_svfprintf_r+0xc00>
  40f1e6:	9b07      	ldr	r3, [sp, #28]
  40f1e8:	f108 0801 	add.w	r8, r8, #1
  40f1ec:	f043 0320 	orr.w	r3, r3, #32
  40f1f0:	9307      	str	r3, [sp, #28]
  40f1f2:	f898 3000 	ldrb.w	r3, [r8]
  40f1f6:	f7fe bef3 	b.w	40dfe0 <_svfprintf_r+0xb4>
  40f1fa:	aa23      	add	r2, sp, #140	; 0x8c
  40f1fc:	9909      	ldr	r1, [sp, #36]	; 0x24
  40f1fe:	980a      	ldr	r0, [sp, #40]	; 0x28
  40f200:	f004 fcd8 	bl	413bb4 <__ssprint_r>
  40f204:	2800      	cmp	r0, #0
  40f206:	f47f a8cf 	bne.w	40e3a8 <_svfprintf_r+0x47c>
  40f20a:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40f20e:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40f210:	f7ff b90f 	b.w	40e432 <_svfprintf_r+0x506>
  40f214:	2140      	movs	r1, #64	; 0x40
  40f216:	980a      	ldr	r0, [sp, #40]	; 0x28
  40f218:	f003 fac4 	bl	4127a4 <_malloc_r>
  40f21c:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40f21e:	6010      	str	r0, [r2, #0]
  40f220:	6110      	str	r0, [r2, #16]
  40f222:	2800      	cmp	r0, #0
  40f224:	f000 81f5 	beq.w	40f612 <_svfprintf_r+0x16e6>
  40f228:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40f22a:	2340      	movs	r3, #64	; 0x40
  40f22c:	6153      	str	r3, [r2, #20]
  40f22e:	f7fe be94 	b.w	40df5a <_svfprintf_r+0x2e>
  40f232:	a821      	add	r0, sp, #132	; 0x84
  40f234:	a91e      	add	r1, sp, #120	; 0x78
  40f236:	9004      	str	r0, [sp, #16]
  40f238:	9103      	str	r1, [sp, #12]
  40f23a:	a81d      	add	r0, sp, #116	; 0x74
  40f23c:	2103      	movs	r1, #3
  40f23e:	9002      	str	r0, [sp, #8]
  40f240:	9a08      	ldr	r2, [sp, #32]
  40f242:	463b      	mov	r3, r7
  40f244:	f8cd b004 	str.w	fp, [sp, #4]
  40f248:	9100      	str	r1, [sp, #0]
  40f24a:	980a      	ldr	r0, [sp, #40]	; 0x28
  40f24c:	f001 fab4 	bl	4107b8 <_dtoa_r>
  40f250:	465d      	mov	r5, fp
  40f252:	4606      	mov	r6, r0
  40f254:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40f256:	1974      	adds	r4, r6, r5
  40f258:	2b46      	cmp	r3, #70	; 0x46
  40f25a:	f47f aefc 	bne.w	40f056 <_svfprintf_r+0x112a>
  40f25e:	7833      	ldrb	r3, [r6, #0]
  40f260:	2b30      	cmp	r3, #48	; 0x30
  40f262:	f000 8197 	beq.w	40f594 <_svfprintf_r+0x1668>
  40f266:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  40f268:	442c      	add	r4, r5
  40f26a:	e6f4      	b.n	40f056 <_svfprintf_r+0x112a>
  40f26c:	aa23      	add	r2, sp, #140	; 0x8c
  40f26e:	9909      	ldr	r1, [sp, #36]	; 0x24
  40f270:	980a      	ldr	r0, [sp, #40]	; 0x28
  40f272:	f004 fc9f 	bl	413bb4 <__ssprint_r>
  40f276:	2800      	cmp	r0, #0
  40f278:	f47f a896 	bne.w	40e3a8 <_svfprintf_r+0x47c>
  40f27c:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40f280:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  40f282:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40f284:	e532      	b.n	40ecec <_svfprintf_r+0xdc0>
  40f286:	930e      	str	r3, [sp, #56]	; 0x38
  40f288:	f7ff bb85 	b.w	40e996 <_svfprintf_r+0xa6a>
  40f28c:	f1bb 0f00 	cmp.w	fp, #0
  40f290:	bf08      	it	eq
  40f292:	f04f 0b01 	moveq.w	fp, #1
  40f296:	e6a9      	b.n	40efec <_svfprintf_r+0x10c0>
  40f298:	930e      	str	r3, [sp, #56]	; 0x38
  40f29a:	4617      	mov	r7, r2
  40f29c:	e5b8      	b.n	40ee10 <_svfprintf_r+0xee4>
  40f29e:	9308      	str	r3, [sp, #32]
  40f2a0:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40f2a2:	272d      	movs	r7, #45	; 0x2d
  40f2a4:	9307      	str	r3, [sp, #28]
  40f2a6:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  40f2aa:	f04f 0b00 	mov.w	fp, #0
  40f2ae:	f7fe bf49 	b.w	40e144 <_svfprintf_r+0x218>
  40f2b2:	4630      	mov	r0, r6
  40f2b4:	f7fd faa2 	bl	40c7fc <strlen>
  40f2b8:	46ab      	mov	fp, r5
  40f2ba:	4603      	mov	r3, r0
  40f2bc:	f7ff bac4 	b.w	40e848 <_svfprintf_r+0x91c>
  40f2c0:	aa23      	add	r2, sp, #140	; 0x8c
  40f2c2:	9909      	ldr	r1, [sp, #36]	; 0x24
  40f2c4:	980a      	ldr	r0, [sp, #40]	; 0x28
  40f2c6:	f004 fc75 	bl	413bb4 <__ssprint_r>
  40f2ca:	2800      	cmp	r0, #0
  40f2cc:	f47f a86c 	bne.w	40e3a8 <_svfprintf_r+0x47c>
  40f2d0:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40f2d2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40f2d4:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40f2d8:	9912      	ldr	r1, [sp, #72]	; 0x48
  40f2da:	3301      	adds	r3, #1
  40f2dc:	440c      	add	r4, r1
  40f2de:	2b07      	cmp	r3, #7
  40f2e0:	9425      	str	r4, [sp, #148]	; 0x94
  40f2e2:	9324      	str	r3, [sp, #144]	; 0x90
  40f2e4:	f8c9 6000 	str.w	r6, [r9]
  40f2e8:	f8c9 1004 	str.w	r1, [r9, #4]
  40f2ec:	f77e afeb 	ble.w	40e2c6 <_svfprintf_r+0x39a>
  40f2f0:	f7ff b9cb 	b.w	40e68a <_svfprintf_r+0x75e>
  40f2f4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40f2f6:	1cdd      	adds	r5, r3, #3
  40f2f8:	db12      	blt.n	40f320 <_svfprintf_r+0x13f4>
  40f2fa:	459b      	cmp	fp, r3
  40f2fc:	db10      	blt.n	40f320 <_svfprintf_r+0x13f4>
  40f2fe:	9313      	str	r3, [sp, #76]	; 0x4c
  40f300:	e6cc      	b.n	40f09c <_svfprintf_r+0x1170>
  40f302:	4623      	mov	r3, r4
  40f304:	e6ba      	b.n	40f07c <_svfprintf_r+0x1150>
  40f306:	aa23      	add	r2, sp, #140	; 0x8c
  40f308:	9909      	ldr	r1, [sp, #36]	; 0x24
  40f30a:	980a      	ldr	r0, [sp, #40]	; 0x28
  40f30c:	f004 fc52 	bl	413bb4 <__ssprint_r>
  40f310:	2800      	cmp	r0, #0
  40f312:	f47f a849 	bne.w	40e3a8 <_svfprintf_r+0x47c>
  40f316:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40f31a:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40f31c:	f7ff b9e0 	b.w	40e6e0 <_svfprintf_r+0x7b4>
  40f320:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40f322:	3a02      	subs	r2, #2
  40f324:	9211      	str	r2, [sp, #68]	; 0x44
  40f326:	3b01      	subs	r3, #1
  40f328:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  40f32c:	2b00      	cmp	r3, #0
  40f32e:	931d      	str	r3, [sp, #116]	; 0x74
  40f330:	bfb8      	it	lt
  40f332:	425b      	neglt	r3, r3
  40f334:	f88d 207c 	strb.w	r2, [sp, #124]	; 0x7c
  40f338:	bfb4      	ite	lt
  40f33a:	222d      	movlt	r2, #45	; 0x2d
  40f33c:	222b      	movge	r2, #43	; 0x2b
  40f33e:	2b09      	cmp	r3, #9
  40f340:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
  40f344:	f340 8100 	ble.w	40f548 <_svfprintf_r+0x161c>
  40f348:	f10d 008b 	add.w	r0, sp, #139	; 0x8b
  40f34c:	4604      	mov	r4, r0
  40f34e:	4ab8      	ldr	r2, [pc, #736]	; (40f630 <_svfprintf_r+0x1704>)
  40f350:	fb82 2103 	smull	r2, r1, r2, r3
  40f354:	17da      	asrs	r2, r3, #31
  40f356:	ebc2 01a1 	rsb	r1, r2, r1, asr #2
  40f35a:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  40f35e:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  40f362:	3230      	adds	r2, #48	; 0x30
  40f364:	2909      	cmp	r1, #9
  40f366:	460b      	mov	r3, r1
  40f368:	f804 2d01 	strb.w	r2, [r4, #-1]!
  40f36c:	dcef      	bgt.n	40f34e <_svfprintf_r+0x1422>
  40f36e:	4621      	mov	r1, r4
  40f370:	3330      	adds	r3, #48	; 0x30
  40f372:	b2da      	uxtb	r2, r3
  40f374:	f801 2d01 	strb.w	r2, [r1, #-1]!
  40f378:	4288      	cmp	r0, r1
  40f37a:	f240 8151 	bls.w	40f620 <_svfprintf_r+0x16f4>
  40f37e:	f10d 017e 	add.w	r1, sp, #126	; 0x7e
  40f382:	4623      	mov	r3, r4
  40f384:	e001      	b.n	40f38a <_svfprintf_r+0x145e>
  40f386:	f813 2b01 	ldrb.w	r2, [r3], #1
  40f38a:	4298      	cmp	r0, r3
  40f38c:	f801 2b01 	strb.w	r2, [r1], #1
  40f390:	d1f9      	bne.n	40f386 <_svfprintf_r+0x145a>
  40f392:	1c43      	adds	r3, r0, #1
  40f394:	1b1b      	subs	r3, r3, r4
  40f396:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  40f39a:	4413      	add	r3, r2
  40f39c:	aa1f      	add	r2, sp, #124	; 0x7c
  40f39e:	1a9b      	subs	r3, r3, r2
  40f3a0:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40f3a2:	9319      	str	r3, [sp, #100]	; 0x64
  40f3a4:	2a01      	cmp	r2, #1
  40f3a6:	4413      	add	r3, r2
  40f3a8:	930d      	str	r3, [sp, #52]	; 0x34
  40f3aa:	f340 8109 	ble.w	40f5c0 <_svfprintf_r+0x1694>
  40f3ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40f3b0:	9a16      	ldr	r2, [sp, #88]	; 0x58
  40f3b2:	4413      	add	r3, r2
  40f3b4:	2200      	movs	r2, #0
  40f3b6:	930d      	str	r3, [sp, #52]	; 0x34
  40f3b8:	9213      	str	r2, [sp, #76]	; 0x4c
  40f3ba:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40f3be:	e67b      	b.n	40f0b8 <_svfprintf_r+0x118c>
  40f3c0:	4614      	mov	r4, r2
  40f3c2:	3301      	adds	r3, #1
  40f3c4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40f3c6:	442c      	add	r4, r5
  40f3c8:	2b07      	cmp	r3, #7
  40f3ca:	9425      	str	r4, [sp, #148]	; 0x94
  40f3cc:	9324      	str	r3, [sp, #144]	; 0x90
  40f3ce:	e889 0024 	stmia.w	r9, {r2, r5}
  40f3d2:	f73f af75 	bgt.w	40f2c0 <_svfprintf_r+0x1394>
  40f3d6:	f109 0908 	add.w	r9, r9, #8
  40f3da:	e77d      	b.n	40f2d8 <_svfprintf_r+0x13ac>
  40f3dc:	aa23      	add	r2, sp, #140	; 0x8c
  40f3de:	9909      	ldr	r1, [sp, #36]	; 0x24
  40f3e0:	980a      	ldr	r0, [sp, #40]	; 0x28
  40f3e2:	f004 fbe7 	bl	413bb4 <__ssprint_r>
  40f3e6:	2800      	cmp	r0, #0
  40f3e8:	f47e afde 	bne.w	40e3a8 <_svfprintf_r+0x47c>
  40f3ec:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40f3f0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40f3f2:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40f3f4:	e526      	b.n	40ee44 <_svfprintf_r+0xf18>
  40f3f6:	465b      	mov	r3, fp
  40f3f8:	2b06      	cmp	r3, #6
  40f3fa:	bf28      	it	cs
  40f3fc:	2306      	movcs	r3, #6
  40f3fe:	930d      	str	r3, [sp, #52]	; 0x34
  40f400:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40f404:	46b3      	mov	fp, r6
  40f406:	4637      	mov	r7, r6
  40f408:	9613      	str	r6, [sp, #76]	; 0x4c
  40f40a:	940e      	str	r4, [sp, #56]	; 0x38
  40f40c:	9308      	str	r3, [sp, #32]
  40f40e:	4e89      	ldr	r6, [pc, #548]	; (40f634 <_svfprintf_r+0x1708>)
  40f410:	f7fe be97 	b.w	40e142 <_svfprintf_r+0x216>
  40f414:	aa23      	add	r2, sp, #140	; 0x8c
  40f416:	9909      	ldr	r1, [sp, #36]	; 0x24
  40f418:	980a      	ldr	r0, [sp, #40]	; 0x28
  40f41a:	f004 fbcb 	bl	413bb4 <__ssprint_r>
  40f41e:	2800      	cmp	r0, #0
  40f420:	f47e afc2 	bne.w	40e3a8 <_svfprintf_r+0x47c>
  40f424:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40f426:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40f428:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40f42a:	1ad3      	subs	r3, r2, r3
  40f42c:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40f430:	e520      	b.n	40ee74 <_svfprintf_r+0xf48>
  40f432:	920e      	str	r2, [sp, #56]	; 0x38
  40f434:	461f      	mov	r7, r3
  40f436:	e4eb      	b.n	40ee10 <_svfprintf_r+0xee4>
  40f438:	232d      	movs	r3, #45	; 0x2d
  40f43a:	461f      	mov	r7, r3
  40f43c:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  40f440:	f7ff bb06 	b.w	40ea50 <_svfprintf_r+0xb24>
  40f444:	9307      	str	r3, [sp, #28]
  40f446:	f7fe be63 	b.w	40e110 <_svfprintf_r+0x1e4>
  40f44a:	920e      	str	r2, [sp, #56]	; 0x38
  40f44c:	f7ff baa3 	b.w	40e996 <_svfprintf_r+0xa6a>
  40f450:	a821      	add	r0, sp, #132	; 0x84
  40f452:	a91e      	add	r1, sp, #120	; 0x78
  40f454:	9004      	str	r0, [sp, #16]
  40f456:	9103      	str	r1, [sp, #12]
  40f458:	a81d      	add	r0, sp, #116	; 0x74
  40f45a:	2103      	movs	r1, #3
  40f45c:	9002      	str	r0, [sp, #8]
  40f45e:	9a08      	ldr	r2, [sp, #32]
  40f460:	463b      	mov	r3, r7
  40f462:	f8cd b004 	str.w	fp, [sp, #4]
  40f466:	9100      	str	r1, [sp, #0]
  40f468:	980a      	ldr	r0, [sp, #40]	; 0x28
  40f46a:	f001 f9a5 	bl	4107b8 <_dtoa_r>
  40f46e:	465d      	mov	r5, fp
  40f470:	4606      	mov	r6, r0
  40f472:	eb00 040b 	add.w	r4, r0, fp
  40f476:	e6f2      	b.n	40f25e <_svfprintf_r+0x1332>
  40f478:	f04f 0b06 	mov.w	fp, #6
  40f47c:	e5b6      	b.n	40efec <_svfprintf_r+0x10c0>
  40f47e:	9a16      	ldr	r2, [sp, #88]	; 0x58
  40f480:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40f482:	4413      	add	r3, r2
  40f484:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  40f486:	930d      	str	r3, [sp, #52]	; 0x34
  40f488:	2a00      	cmp	r2, #0
  40f48a:	f340 8091 	ble.w	40f5b0 <_svfprintf_r+0x1684>
  40f48e:	2267      	movs	r2, #103	; 0x67
  40f490:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40f494:	9211      	str	r2, [sp, #68]	; 0x44
  40f496:	e60f      	b.n	40f0b8 <_svfprintf_r+0x118c>
  40f498:	2b00      	cmp	r3, #0
  40f49a:	f340 809b 	ble.w	40f5d4 <_svfprintf_r+0x16a8>
  40f49e:	f1bb 0f00 	cmp.w	fp, #0
  40f4a2:	d16e      	bne.n	40f582 <_svfprintf_r+0x1656>
  40f4a4:	9a07      	ldr	r2, [sp, #28]
  40f4a6:	07d4      	lsls	r4, r2, #31
  40f4a8:	d46b      	bmi.n	40f582 <_svfprintf_r+0x1656>
  40f4aa:	461a      	mov	r2, r3
  40f4ac:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40f4b0:	920d      	str	r2, [sp, #52]	; 0x34
  40f4b2:	e601      	b.n	40f0b8 <_svfprintf_r+0x118c>
  40f4b4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40f4b6:	2b47      	cmp	r3, #71	; 0x47
  40f4b8:	f47f adcc 	bne.w	40f054 <_svfprintf_r+0x1128>
  40f4bc:	9b07      	ldr	r3, [sp, #28]
  40f4be:	07db      	lsls	r3, r3, #31
  40f4c0:	f53f aec8 	bmi.w	40f254 <_svfprintf_r+0x1328>
  40f4c4:	9b21      	ldr	r3, [sp, #132]	; 0x84
  40f4c6:	1b9b      	subs	r3, r3, r6
  40f4c8:	9312      	str	r3, [sp, #72]	; 0x48
  40f4ca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40f4cc:	2b47      	cmp	r3, #71	; 0x47
  40f4ce:	f43f af11 	beq.w	40f2f4 <_svfprintf_r+0x13c8>
  40f4d2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40f4d4:	e727      	b.n	40f326 <_svfprintf_r+0x13fa>
  40f4d6:	9b07      	ldr	r3, [sp, #28]
  40f4d8:	465f      	mov	r7, fp
  40f4da:	07db      	lsls	r3, r3, #31
  40f4dc:	d505      	bpl.n	40f4ea <_svfprintf_r+0x15be>
  40f4de:	ae40      	add	r6, sp, #256	; 0x100
  40f4e0:	2330      	movs	r3, #48	; 0x30
  40f4e2:	f806 3d41 	strb.w	r3, [r6, #-65]!
  40f4e6:	f7fe be22 	b.w	40e12e <_svfprintf_r+0x202>
  40f4ea:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  40f4ee:	ae30      	add	r6, sp, #192	; 0xc0
  40f4f0:	f7fe be20 	b.w	40e134 <_svfprintf_r+0x208>
  40f4f4:	ea2b 73eb 	bic.w	r3, fp, fp, asr #31
  40f4f8:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  40f4fc:	9308      	str	r3, [sp, #32]
  40f4fe:	4683      	mov	fp, r0
  40f500:	940e      	str	r4, [sp, #56]	; 0x38
  40f502:	9013      	str	r0, [sp, #76]	; 0x4c
  40f504:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  40f508:	f7fe be1b 	b.w	40e142 <_svfprintf_r+0x216>
  40f50c:	46a0      	mov	r8, r4
  40f50e:	2500      	movs	r5, #0
  40f510:	f7fe bd68 	b.w	40dfe4 <_svfprintf_r+0xb8>
  40f514:	aa23      	add	r2, sp, #140	; 0x8c
  40f516:	9909      	ldr	r1, [sp, #36]	; 0x24
  40f518:	980a      	ldr	r0, [sp, #40]	; 0x28
  40f51a:	f004 fb4b 	bl	413bb4 <__ssprint_r>
  40f51e:	2800      	cmp	r0, #0
  40f520:	f47e af42 	bne.w	40e3a8 <_svfprintf_r+0x47c>
  40f524:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40f528:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  40f52a:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40f52c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40f52e:	f7ff bbf4 	b.w	40ed1a <_svfprintf_r+0xdee>
  40f532:	9b21      	ldr	r3, [sp, #132]	; 0x84
  40f534:	e5a2      	b.n	40f07c <_svfprintf_r+0x1150>
  40f536:	9a16      	ldr	r2, [sp, #88]	; 0x58
  40f538:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40f53a:	4413      	add	r3, r2
  40f53c:	2267      	movs	r2, #103	; 0x67
  40f53e:	930d      	str	r3, [sp, #52]	; 0x34
  40f540:	9211      	str	r2, [sp, #68]	; 0x44
  40f542:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40f546:	e5b7      	b.n	40f0b8 <_svfprintf_r+0x118c>
  40f548:	3330      	adds	r3, #48	; 0x30
  40f54a:	2230      	movs	r2, #48	; 0x30
  40f54c:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
  40f550:	f88d 207e 	strb.w	r2, [sp, #126]	; 0x7e
  40f554:	ab20      	add	r3, sp, #128	; 0x80
  40f556:	e721      	b.n	40f39c <_svfprintf_r+0x1470>
  40f558:	9907      	ldr	r1, [sp, #28]
  40f55a:	4e37      	ldr	r6, [pc, #220]	; (40f638 <_svfprintf_r+0x170c>)
  40f55c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
  40f560:	4b36      	ldr	r3, [pc, #216]	; (40f63c <_svfprintf_r+0x1710>)
  40f562:	9107      	str	r1, [sp, #28]
  40f564:	9911      	ldr	r1, [sp, #68]	; 0x44
  40f566:	2203      	movs	r2, #3
  40f568:	f04f 0b00 	mov.w	fp, #0
  40f56c:	9208      	str	r2, [sp, #32]
  40f56e:	2947      	cmp	r1, #71	; 0x47
  40f570:	bfd8      	it	le
  40f572:	461e      	movle	r6, r3
  40f574:	920d      	str	r2, [sp, #52]	; 0x34
  40f576:	f8cd b04c 	str.w	fp, [sp, #76]	; 0x4c
  40f57a:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  40f57e:	f7fe bde0 	b.w	40e142 <_svfprintf_r+0x216>
  40f582:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40f584:	9a16      	ldr	r2, [sp, #88]	; 0x58
  40f586:	189d      	adds	r5, r3, r2
  40f588:	eb05 030b 	add.w	r3, r5, fp
  40f58c:	930d      	str	r3, [sp, #52]	; 0x34
  40f58e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40f592:	e591      	b.n	40f0b8 <_svfprintf_r+0x118c>
  40f594:	9808      	ldr	r0, [sp, #32]
  40f596:	4639      	mov	r1, r7
  40f598:	2200      	movs	r2, #0
  40f59a:	2300      	movs	r3, #0
  40f59c:	f7fc fa3a 	bl	40ba14 <__aeabi_dcmpeq>
  40f5a0:	2800      	cmp	r0, #0
  40f5a2:	f47f ae60 	bne.w	40f266 <_svfprintf_r+0x133a>
  40f5a6:	f1c5 0501 	rsb	r5, r5, #1
  40f5aa:	951d      	str	r5, [sp, #116]	; 0x74
  40f5ac:	442c      	add	r4, r5
  40f5ae:	e552      	b.n	40f056 <_svfprintf_r+0x112a>
  40f5b0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40f5b2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40f5b4:	f1c3 0301 	rsb	r3, r3, #1
  40f5b8:	441a      	add	r2, r3
  40f5ba:	4613      	mov	r3, r2
  40f5bc:	920d      	str	r2, [sp, #52]	; 0x34
  40f5be:	e766      	b.n	40f48e <_svfprintf_r+0x1562>
  40f5c0:	9b07      	ldr	r3, [sp, #28]
  40f5c2:	f013 0301 	ands.w	r3, r3, #1
  40f5c6:	f47f aef2 	bne.w	40f3ae <_svfprintf_r+0x1482>
  40f5ca:	9313      	str	r3, [sp, #76]	; 0x4c
  40f5cc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40f5ce:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40f5d2:	e571      	b.n	40f0b8 <_svfprintf_r+0x118c>
  40f5d4:	f1bb 0f00 	cmp.w	fp, #0
  40f5d8:	d102      	bne.n	40f5e0 <_svfprintf_r+0x16b4>
  40f5da:	9b07      	ldr	r3, [sp, #28]
  40f5dc:	07d8      	lsls	r0, r3, #31
  40f5de:	d507      	bpl.n	40f5f0 <_svfprintf_r+0x16c4>
  40f5e0:	9b16      	ldr	r3, [sp, #88]	; 0x58
  40f5e2:	1c5d      	adds	r5, r3, #1
  40f5e4:	eb05 030b 	add.w	r3, r5, fp
  40f5e8:	930d      	str	r3, [sp, #52]	; 0x34
  40f5ea:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40f5ee:	e563      	b.n	40f0b8 <_svfprintf_r+0x118c>
  40f5f0:	2301      	movs	r3, #1
  40f5f2:	930d      	str	r3, [sp, #52]	; 0x34
  40f5f4:	e560      	b.n	40f0b8 <_svfprintf_r+0x118c>
  40f5f6:	980e      	ldr	r0, [sp, #56]	; 0x38
  40f5f8:	f898 3001 	ldrb.w	r3, [r8, #1]
  40f5fc:	6805      	ldr	r5, [r0, #0]
  40f5fe:	3004      	adds	r0, #4
  40f600:	2d00      	cmp	r5, #0
  40f602:	900e      	str	r0, [sp, #56]	; 0x38
  40f604:	46a0      	mov	r8, r4
  40f606:	f6be aceb 	bge.w	40dfe0 <_svfprintf_r+0xb4>
  40f60a:	f04f 35ff 	mov.w	r5, #4294967295
  40f60e:	f7fe bce7 	b.w	40dfe0 <_svfprintf_r+0xb4>
  40f612:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40f614:	230c      	movs	r3, #12
  40f616:	6013      	str	r3, [r2, #0]
  40f618:	f04f 30ff 	mov.w	r0, #4294967295
  40f61c:	f7fe becd 	b.w	40e3ba <_svfprintf_r+0x48e>
  40f620:	f10d 037e 	add.w	r3, sp, #126	; 0x7e
  40f624:	e6ba      	b.n	40f39c <_svfprintf_r+0x1470>
  40f626:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40f62a:	f7ff bb29 	b.w	40ec80 <_svfprintf_r+0xd54>
  40f62e:	bf00      	nop
  40f630:	66666667 	.word	0x66666667
  40f634:	004157bc 	.word	0x004157bc
  40f638:	00415790 	.word	0x00415790
  40f63c:	0041578c 	.word	0x0041578c
  40f640:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40f644:	f7ff b90f 	b.w	40e866 <_svfprintf_r+0x93a>
  40f648:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40f64c:	f7ff bab8 	b.w	40ebc0 <_svfprintf_r+0xc94>
  40f650:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40f654:	f7ff ba9f 	b.w	40eb96 <_svfprintf_r+0xc6a>
  40f658:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40f65c:	f7ff ba74 	b.w	40eb48 <_svfprintf_r+0xc1c>
  40f660:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40f664:	f7ff ba3e 	b.w	40eae4 <_svfprintf_r+0xbb8>
  40f668:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40f66c:	f7ff ba10 	b.w	40ea90 <_svfprintf_r+0xb64>
  40f670:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40f674:	f7ff b932 	b.w	40e8dc <_svfprintf_r+0x9b0>
  40f678:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40f67c:	f7ff b9b5 	b.w	40e9ea <_svfprintf_r+0xabe>
  40f680:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40f684:	f7ff b968 	b.w	40e958 <_svfprintf_r+0xa2c>

0040f688 <__sprint_r.part.0>:
  40f688:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  40f68a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40f68e:	049c      	lsls	r4, r3, #18
  40f690:	4692      	mov	sl, r2
  40f692:	d52c      	bpl.n	40f6ee <__sprint_r.part.0+0x66>
  40f694:	6893      	ldr	r3, [r2, #8]
  40f696:	6812      	ldr	r2, [r2, #0]
  40f698:	b33b      	cbz	r3, 40f6ea <__sprint_r.part.0+0x62>
  40f69a:	460f      	mov	r7, r1
  40f69c:	4680      	mov	r8, r0
  40f69e:	f102 0908 	add.w	r9, r2, #8
  40f6a2:	e919 0060 	ldmdb	r9, {r5, r6}
  40f6a6:	08b6      	lsrs	r6, r6, #2
  40f6a8:	d017      	beq.n	40f6da <__sprint_r.part.0+0x52>
  40f6aa:	3d04      	subs	r5, #4
  40f6ac:	2400      	movs	r4, #0
  40f6ae:	e001      	b.n	40f6b4 <__sprint_r.part.0+0x2c>
  40f6b0:	42a6      	cmp	r6, r4
  40f6b2:	d010      	beq.n	40f6d6 <__sprint_r.part.0+0x4e>
  40f6b4:	463a      	mov	r2, r7
  40f6b6:	f855 1f04 	ldr.w	r1, [r5, #4]!
  40f6ba:	4640      	mov	r0, r8
  40f6bc:	f002 f942 	bl	411944 <_fputwc_r>
  40f6c0:	1c43      	adds	r3, r0, #1
  40f6c2:	f104 0401 	add.w	r4, r4, #1
  40f6c6:	d1f3      	bne.n	40f6b0 <__sprint_r.part.0+0x28>
  40f6c8:	2300      	movs	r3, #0
  40f6ca:	f8ca 3008 	str.w	r3, [sl, #8]
  40f6ce:	f8ca 3004 	str.w	r3, [sl, #4]
  40f6d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40f6d6:	f8da 3008 	ldr.w	r3, [sl, #8]
  40f6da:	eba3 0386 	sub.w	r3, r3, r6, lsl #2
  40f6de:	f8ca 3008 	str.w	r3, [sl, #8]
  40f6e2:	f109 0908 	add.w	r9, r9, #8
  40f6e6:	2b00      	cmp	r3, #0
  40f6e8:	d1db      	bne.n	40f6a2 <__sprint_r.part.0+0x1a>
  40f6ea:	2000      	movs	r0, #0
  40f6ec:	e7ec      	b.n	40f6c8 <__sprint_r.part.0+0x40>
  40f6ee:	f002 fa71 	bl	411bd4 <__sfvwrite_r>
  40f6f2:	2300      	movs	r3, #0
  40f6f4:	f8ca 3008 	str.w	r3, [sl, #8]
  40f6f8:	f8ca 3004 	str.w	r3, [sl, #4]
  40f6fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0040f700 <_vfiprintf_r>:
  40f700:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40f704:	b0ab      	sub	sp, #172	; 0xac
  40f706:	461c      	mov	r4, r3
  40f708:	9100      	str	r1, [sp, #0]
  40f70a:	4690      	mov	r8, r2
  40f70c:	9304      	str	r3, [sp, #16]
  40f70e:	9005      	str	r0, [sp, #20]
  40f710:	b118      	cbz	r0, 40f71a <_vfiprintf_r+0x1a>
  40f712:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40f714:	2b00      	cmp	r3, #0
  40f716:	f000 80de 	beq.w	40f8d6 <_vfiprintf_r+0x1d6>
  40f71a:	9800      	ldr	r0, [sp, #0]
  40f71c:	f9b0 100c 	ldrsh.w	r1, [r0, #12]
  40f720:	b28a      	uxth	r2, r1
  40f722:	0495      	lsls	r5, r2, #18
  40f724:	d407      	bmi.n	40f736 <_vfiprintf_r+0x36>
  40f726:	6e43      	ldr	r3, [r0, #100]	; 0x64
  40f728:	f441 5200 	orr.w	r2, r1, #8192	; 0x2000
  40f72c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  40f730:	8182      	strh	r2, [r0, #12]
  40f732:	6643      	str	r3, [r0, #100]	; 0x64
  40f734:	b292      	uxth	r2, r2
  40f736:	0711      	lsls	r1, r2, #28
  40f738:	f140 80b1 	bpl.w	40f89e <_vfiprintf_r+0x19e>
  40f73c:	9b00      	ldr	r3, [sp, #0]
  40f73e:	691b      	ldr	r3, [r3, #16]
  40f740:	2b00      	cmp	r3, #0
  40f742:	f000 80ac 	beq.w	40f89e <_vfiprintf_r+0x19e>
  40f746:	f002 021a 	and.w	r2, r2, #26
  40f74a:	2a0a      	cmp	r2, #10
  40f74c:	f000 80b5 	beq.w	40f8ba <_vfiprintf_r+0x1ba>
  40f750:	f10d 0a68 	add.w	sl, sp, #104	; 0x68
  40f754:	46d3      	mov	fp, sl
  40f756:	2300      	movs	r3, #0
  40f758:	9302      	str	r3, [sp, #8]
  40f75a:	930f      	str	r3, [sp, #60]	; 0x3c
  40f75c:	930e      	str	r3, [sp, #56]	; 0x38
  40f75e:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
  40f762:	f898 3000 	ldrb.w	r3, [r8]
  40f766:	4644      	mov	r4, r8
  40f768:	b1fb      	cbz	r3, 40f7aa <_vfiprintf_r+0xaa>
  40f76a:	2b25      	cmp	r3, #37	; 0x25
  40f76c:	d102      	bne.n	40f774 <_vfiprintf_r+0x74>
  40f76e:	e01c      	b.n	40f7aa <_vfiprintf_r+0xaa>
  40f770:	2b25      	cmp	r3, #37	; 0x25
  40f772:	d003      	beq.n	40f77c <_vfiprintf_r+0x7c>
  40f774:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  40f778:	2b00      	cmp	r3, #0
  40f77a:	d1f9      	bne.n	40f770 <_vfiprintf_r+0x70>
  40f77c:	ebc8 0504 	rsb	r5, r8, r4
  40f780:	b19d      	cbz	r5, 40f7aa <_vfiprintf_r+0xaa>
  40f782:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40f784:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40f786:	3301      	adds	r3, #1
  40f788:	442a      	add	r2, r5
  40f78a:	2b07      	cmp	r3, #7
  40f78c:	f8cb 8000 	str.w	r8, [fp]
  40f790:	f8cb 5004 	str.w	r5, [fp, #4]
  40f794:	920f      	str	r2, [sp, #60]	; 0x3c
  40f796:	930e      	str	r3, [sp, #56]	; 0x38
  40f798:	dd7b      	ble.n	40f892 <_vfiprintf_r+0x192>
  40f79a:	2a00      	cmp	r2, #0
  40f79c:	f040 851f 	bne.w	4101de <_vfiprintf_r+0xade>
  40f7a0:	46d3      	mov	fp, sl
  40f7a2:	9b02      	ldr	r3, [sp, #8]
  40f7a4:	920e      	str	r2, [sp, #56]	; 0x38
  40f7a6:	442b      	add	r3, r5
  40f7a8:	9302      	str	r3, [sp, #8]
  40f7aa:	7823      	ldrb	r3, [r4, #0]
  40f7ac:	2b00      	cmp	r3, #0
  40f7ae:	f000 843b 	beq.w	410028 <_vfiprintf_r+0x928>
  40f7b2:	f04f 0300 	mov.w	r3, #0
  40f7b6:	2100      	movs	r1, #0
  40f7b8:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  40f7bc:	f104 0801 	add.w	r8, r4, #1
  40f7c0:	7863      	ldrb	r3, [r4, #1]
  40f7c2:	4608      	mov	r0, r1
  40f7c4:	460e      	mov	r6, r1
  40f7c6:	460c      	mov	r4, r1
  40f7c8:	f04f 32ff 	mov.w	r2, #4294967295
  40f7cc:	9201      	str	r2, [sp, #4]
  40f7ce:	f108 0801 	add.w	r8, r8, #1
  40f7d2:	f1a3 0220 	sub.w	r2, r3, #32
  40f7d6:	2a58      	cmp	r2, #88	; 0x58
  40f7d8:	f200 838b 	bhi.w	40fef2 <_vfiprintf_r+0x7f2>
  40f7dc:	e8df f012 	tbh	[pc, r2, lsl #1]
  40f7e0:	0389033d 	.word	0x0389033d
  40f7e4:	03450389 	.word	0x03450389
  40f7e8:	03890389 	.word	0x03890389
  40f7ec:	03890389 	.word	0x03890389
  40f7f0:	03890389 	.word	0x03890389
  40f7f4:	026b007e 	.word	0x026b007e
  40f7f8:	00860389 	.word	0x00860389
  40f7fc:	03890270 	.word	0x03890270
  40f800:	025d01cc 	.word	0x025d01cc
  40f804:	025d025d 	.word	0x025d025d
  40f808:	025d025d 	.word	0x025d025d
  40f80c:	025d025d 	.word	0x025d025d
  40f810:	025d025d 	.word	0x025d025d
  40f814:	03890389 	.word	0x03890389
  40f818:	03890389 	.word	0x03890389
  40f81c:	03890389 	.word	0x03890389
  40f820:	03890389 	.word	0x03890389
  40f824:	03890389 	.word	0x03890389
  40f828:	038901d1 	.word	0x038901d1
  40f82c:	03890389 	.word	0x03890389
  40f830:	03890389 	.word	0x03890389
  40f834:	03890389 	.word	0x03890389
  40f838:	03890389 	.word	0x03890389
  40f83c:	021a0389 	.word	0x021a0389
  40f840:	03890389 	.word	0x03890389
  40f844:	03890389 	.word	0x03890389
  40f848:	02e50389 	.word	0x02e50389
  40f84c:	03890389 	.word	0x03890389
  40f850:	03890308 	.word	0x03890308
  40f854:	03890389 	.word	0x03890389
  40f858:	03890389 	.word	0x03890389
  40f85c:	03890389 	.word	0x03890389
  40f860:	03890389 	.word	0x03890389
  40f864:	032b0389 	.word	0x032b0389
  40f868:	03890382 	.word	0x03890382
  40f86c:	03890389 	.word	0x03890389
  40f870:	0382035e 	.word	0x0382035e
  40f874:	03890389 	.word	0x03890389
  40f878:	03890363 	.word	0x03890363
  40f87c:	028d0370 	.word	0x028d0370
  40f880:	02e0008b 	.word	0x02e0008b
  40f884:	02930389 	.word	0x02930389
  40f888:	02b20389 	.word	0x02b20389
  40f88c:	03890389 	.word	0x03890389
  40f890:	034a      	.short	0x034a
  40f892:	f10b 0b08 	add.w	fp, fp, #8
  40f896:	9b02      	ldr	r3, [sp, #8]
  40f898:	442b      	add	r3, r5
  40f89a:	9302      	str	r3, [sp, #8]
  40f89c:	e785      	b.n	40f7aa <_vfiprintf_r+0xaa>
  40f89e:	9900      	ldr	r1, [sp, #0]
  40f8a0:	9805      	ldr	r0, [sp, #20]
  40f8a2:	f000 fe7d 	bl	4105a0 <__swsetup_r>
  40f8a6:	2800      	cmp	r0, #0
  40f8a8:	f040 8545 	bne.w	410336 <_vfiprintf_r+0xc36>
  40f8ac:	9b00      	ldr	r3, [sp, #0]
  40f8ae:	899a      	ldrh	r2, [r3, #12]
  40f8b0:	f002 021a 	and.w	r2, r2, #26
  40f8b4:	2a0a      	cmp	r2, #10
  40f8b6:	f47f af4b 	bne.w	40f750 <_vfiprintf_r+0x50>
  40f8ba:	9900      	ldr	r1, [sp, #0]
  40f8bc:	f9b1 300e 	ldrsh.w	r3, [r1, #14]
  40f8c0:	2b00      	cmp	r3, #0
  40f8c2:	f6ff af45 	blt.w	40f750 <_vfiprintf_r+0x50>
  40f8c6:	4623      	mov	r3, r4
  40f8c8:	4642      	mov	r2, r8
  40f8ca:	9805      	ldr	r0, [sp, #20]
  40f8cc:	f000 fe0c 	bl	4104e8 <__sbprintf>
  40f8d0:	b02b      	add	sp, #172	; 0xac
  40f8d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40f8d6:	f001 ffcd 	bl	411874 <__sinit>
  40f8da:	e71e      	b.n	40f71a <_vfiprintf_r+0x1a>
  40f8dc:	9a04      	ldr	r2, [sp, #16]
  40f8de:	4613      	mov	r3, r2
  40f8e0:	6814      	ldr	r4, [r2, #0]
  40f8e2:	3304      	adds	r3, #4
  40f8e4:	2c00      	cmp	r4, #0
  40f8e6:	9304      	str	r3, [sp, #16]
  40f8e8:	da02      	bge.n	40f8f0 <_vfiprintf_r+0x1f0>
  40f8ea:	4264      	negs	r4, r4
  40f8ec:	f046 0604 	orr.w	r6, r6, #4
  40f8f0:	f898 3000 	ldrb.w	r3, [r8]
  40f8f4:	e76b      	b.n	40f7ce <_vfiprintf_r+0xce>
  40f8f6:	f04f 0300 	mov.w	r3, #0
  40f8fa:	9804      	ldr	r0, [sp, #16]
  40f8fc:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  40f900:	4603      	mov	r3, r0
  40f902:	2130      	movs	r1, #48	; 0x30
  40f904:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
  40f908:	9901      	ldr	r1, [sp, #4]
  40f90a:	2278      	movs	r2, #120	; 0x78
  40f90c:	2900      	cmp	r1, #0
  40f90e:	9406      	str	r4, [sp, #24]
  40f910:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
  40f914:	6804      	ldr	r4, [r0, #0]
  40f916:	f103 0304 	add.w	r3, r3, #4
  40f91a:	f04f 0500 	mov.w	r5, #0
  40f91e:	f046 0202 	orr.w	r2, r6, #2
  40f922:	f2c0 850c 	blt.w	41033e <_vfiprintf_r+0xc3e>
  40f926:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40f92a:	ea54 0205 	orrs.w	r2, r4, r5
  40f92e:	f046 0602 	orr.w	r6, r6, #2
  40f932:	9304      	str	r3, [sp, #16]
  40f934:	f040 84b5 	bne.w	4102a2 <_vfiprintf_r+0xba2>
  40f938:	48b3      	ldr	r0, [pc, #716]	; (40fc08 <_vfiprintf_r+0x508>)
  40f93a:	9b01      	ldr	r3, [sp, #4]
  40f93c:	2b00      	cmp	r3, #0
  40f93e:	f040 8462 	bne.w	410206 <_vfiprintf_r+0xb06>
  40f942:	4699      	mov	r9, r3
  40f944:	4657      	mov	r7, sl
  40f946:	2300      	movs	r3, #0
  40f948:	9301      	str	r3, [sp, #4]
  40f94a:	9303      	str	r3, [sp, #12]
  40f94c:	9b01      	ldr	r3, [sp, #4]
  40f94e:	9a03      	ldr	r2, [sp, #12]
  40f950:	4293      	cmp	r3, r2
  40f952:	bfb8      	it	lt
  40f954:	4613      	movlt	r3, r2
  40f956:	461d      	mov	r5, r3
  40f958:	f1b9 0f00 	cmp.w	r9, #0
  40f95c:	d000      	beq.n	40f960 <_vfiprintf_r+0x260>
  40f95e:	3501      	adds	r5, #1
  40f960:	f016 0302 	ands.w	r3, r6, #2
  40f964:	9307      	str	r3, [sp, #28]
  40f966:	bf18      	it	ne
  40f968:	3502      	addne	r5, #2
  40f96a:	f016 0384 	ands.w	r3, r6, #132	; 0x84
  40f96e:	9308      	str	r3, [sp, #32]
  40f970:	f040 82e8 	bne.w	40ff44 <_vfiprintf_r+0x844>
  40f974:	9b06      	ldr	r3, [sp, #24]
  40f976:	1b5c      	subs	r4, r3, r5
  40f978:	2c00      	cmp	r4, #0
  40f97a:	f340 82e3 	ble.w	40ff44 <_vfiprintf_r+0x844>
  40f97e:	2c10      	cmp	r4, #16
  40f980:	f340 853c 	ble.w	4103fc <_vfiprintf_r+0xcfc>
  40f984:	f8df 9284 	ldr.w	r9, [pc, #644]	; 40fc0c <_vfiprintf_r+0x50c>
  40f988:	f8dd e038 	ldr.w	lr, [sp, #56]	; 0x38
  40f98c:	46dc      	mov	ip, fp
  40f98e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40f990:	46c3      	mov	fp, r8
  40f992:	2310      	movs	r3, #16
  40f994:	46a8      	mov	r8, r5
  40f996:	4670      	mov	r0, lr
  40f998:	464d      	mov	r5, r9
  40f99a:	f8dd 9014 	ldr.w	r9, [sp, #20]
  40f99e:	e007      	b.n	40f9b0 <_vfiprintf_r+0x2b0>
  40f9a0:	f100 0e02 	add.w	lr, r0, #2
  40f9a4:	4608      	mov	r0, r1
  40f9a6:	f10c 0c08 	add.w	ip, ip, #8
  40f9aa:	3c10      	subs	r4, #16
  40f9ac:	2c10      	cmp	r4, #16
  40f9ae:	dd13      	ble.n	40f9d8 <_vfiprintf_r+0x2d8>
  40f9b0:	1c41      	adds	r1, r0, #1
  40f9b2:	3210      	adds	r2, #16
  40f9b4:	2907      	cmp	r1, #7
  40f9b6:	920f      	str	r2, [sp, #60]	; 0x3c
  40f9b8:	f8cc 5000 	str.w	r5, [ip]
  40f9bc:	f8cc 3004 	str.w	r3, [ip, #4]
  40f9c0:	910e      	str	r1, [sp, #56]	; 0x38
  40f9c2:	dded      	ble.n	40f9a0 <_vfiprintf_r+0x2a0>
  40f9c4:	2a00      	cmp	r2, #0
  40f9c6:	f040 82a5 	bne.w	40ff14 <_vfiprintf_r+0x814>
  40f9ca:	3c10      	subs	r4, #16
  40f9cc:	2c10      	cmp	r4, #16
  40f9ce:	4610      	mov	r0, r2
  40f9d0:	f04f 0e01 	mov.w	lr, #1
  40f9d4:	46d4      	mov	ip, sl
  40f9d6:	dceb      	bgt.n	40f9b0 <_vfiprintf_r+0x2b0>
  40f9d8:	46a9      	mov	r9, r5
  40f9da:	4670      	mov	r0, lr
  40f9dc:	4645      	mov	r5, r8
  40f9de:	46d8      	mov	r8, fp
  40f9e0:	46e3      	mov	fp, ip
  40f9e2:	4422      	add	r2, r4
  40f9e4:	2807      	cmp	r0, #7
  40f9e6:	920f      	str	r2, [sp, #60]	; 0x3c
  40f9e8:	f8cb 9000 	str.w	r9, [fp]
  40f9ec:	f8cb 4004 	str.w	r4, [fp, #4]
  40f9f0:	900e      	str	r0, [sp, #56]	; 0x38
  40f9f2:	f300 836d 	bgt.w	4100d0 <_vfiprintf_r+0x9d0>
  40f9f6:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  40f9fa:	f10b 0b08 	add.w	fp, fp, #8
  40f9fe:	f100 0e01 	add.w	lr, r0, #1
  40fa02:	2b00      	cmp	r3, #0
  40fa04:	f040 82a7 	bne.w	40ff56 <_vfiprintf_r+0x856>
  40fa08:	9b07      	ldr	r3, [sp, #28]
  40fa0a:	2b00      	cmp	r3, #0
  40fa0c:	f000 82ba 	beq.w	40ff84 <_vfiprintf_r+0x884>
  40fa10:	3202      	adds	r2, #2
  40fa12:	a90c      	add	r1, sp, #48	; 0x30
  40fa14:	2302      	movs	r3, #2
  40fa16:	f1be 0f07 	cmp.w	lr, #7
  40fa1a:	920f      	str	r2, [sp, #60]	; 0x3c
  40fa1c:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  40fa20:	e88b 000a 	stmia.w	fp, {r1, r3}
  40fa24:	f340 8370 	ble.w	410108 <_vfiprintf_r+0xa08>
  40fa28:	2a00      	cmp	r2, #0
  40fa2a:	f040 8400 	bne.w	41022e <_vfiprintf_r+0xb2e>
  40fa2e:	9b08      	ldr	r3, [sp, #32]
  40fa30:	f04f 0e01 	mov.w	lr, #1
  40fa34:	2b80      	cmp	r3, #128	; 0x80
  40fa36:	4610      	mov	r0, r2
  40fa38:	46d3      	mov	fp, sl
  40fa3a:	f040 82a7 	bne.w	40ff8c <_vfiprintf_r+0x88c>
  40fa3e:	9b06      	ldr	r3, [sp, #24]
  40fa40:	1b5c      	subs	r4, r3, r5
  40fa42:	2c00      	cmp	r4, #0
  40fa44:	f340 82a2 	ble.w	40ff8c <_vfiprintf_r+0x88c>
  40fa48:	2c10      	cmp	r4, #16
  40fa4a:	f340 84f8 	ble.w	41043e <_vfiprintf_r+0xd3e>
  40fa4e:	f8df 91c0 	ldr.w	r9, [pc, #448]	; 40fc10 <_vfiprintf_r+0x510>
  40fa52:	46de      	mov	lr, fp
  40fa54:	2310      	movs	r3, #16
  40fa56:	46c3      	mov	fp, r8
  40fa58:	46a8      	mov	r8, r5
  40fa5a:	464d      	mov	r5, r9
  40fa5c:	f8dd 9014 	ldr.w	r9, [sp, #20]
  40fa60:	e007      	b.n	40fa72 <_vfiprintf_r+0x372>
  40fa62:	f100 0c02 	add.w	ip, r0, #2
  40fa66:	4608      	mov	r0, r1
  40fa68:	f10e 0e08 	add.w	lr, lr, #8
  40fa6c:	3c10      	subs	r4, #16
  40fa6e:	2c10      	cmp	r4, #16
  40fa70:	dd13      	ble.n	40fa9a <_vfiprintf_r+0x39a>
  40fa72:	1c41      	adds	r1, r0, #1
  40fa74:	3210      	adds	r2, #16
  40fa76:	2907      	cmp	r1, #7
  40fa78:	920f      	str	r2, [sp, #60]	; 0x3c
  40fa7a:	f8ce 5000 	str.w	r5, [lr]
  40fa7e:	f8ce 3004 	str.w	r3, [lr, #4]
  40fa82:	910e      	str	r1, [sp, #56]	; 0x38
  40fa84:	dded      	ble.n	40fa62 <_vfiprintf_r+0x362>
  40fa86:	2a00      	cmp	r2, #0
  40fa88:	f040 830c 	bne.w	4100a4 <_vfiprintf_r+0x9a4>
  40fa8c:	3c10      	subs	r4, #16
  40fa8e:	2c10      	cmp	r4, #16
  40fa90:	f04f 0c01 	mov.w	ip, #1
  40fa94:	4610      	mov	r0, r2
  40fa96:	46d6      	mov	lr, sl
  40fa98:	dceb      	bgt.n	40fa72 <_vfiprintf_r+0x372>
  40fa9a:	46a9      	mov	r9, r5
  40fa9c:	4645      	mov	r5, r8
  40fa9e:	46d8      	mov	r8, fp
  40faa0:	46f3      	mov	fp, lr
  40faa2:	4422      	add	r2, r4
  40faa4:	f1bc 0f07 	cmp.w	ip, #7
  40faa8:	920f      	str	r2, [sp, #60]	; 0x3c
  40faaa:	f8cb 9000 	str.w	r9, [fp]
  40faae:	f8cb 4004 	str.w	r4, [fp, #4]
  40fab2:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
  40fab6:	f300 83c8 	bgt.w	41024a <_vfiprintf_r+0xb4a>
  40faba:	9b01      	ldr	r3, [sp, #4]
  40fabc:	9903      	ldr	r1, [sp, #12]
  40fabe:	f10b 0b08 	add.w	fp, fp, #8
  40fac2:	1a5c      	subs	r4, r3, r1
  40fac4:	2c00      	cmp	r4, #0
  40fac6:	f10c 0e01 	add.w	lr, ip, #1
  40faca:	4660      	mov	r0, ip
  40facc:	f300 8264 	bgt.w	40ff98 <_vfiprintf_r+0x898>
  40fad0:	9903      	ldr	r1, [sp, #12]
  40fad2:	f1be 0f07 	cmp.w	lr, #7
  40fad6:	440a      	add	r2, r1
  40fad8:	920f      	str	r2, [sp, #60]	; 0x3c
  40fada:	f8cb 7000 	str.w	r7, [fp]
  40fade:	f8cb 1004 	str.w	r1, [fp, #4]
  40fae2:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  40fae6:	f340 82c5 	ble.w	410074 <_vfiprintf_r+0x974>
  40faea:	2a00      	cmp	r2, #0
  40faec:	f040 8332 	bne.w	410154 <_vfiprintf_r+0xa54>
  40faf0:	0770      	lsls	r0, r6, #29
  40faf2:	920e      	str	r2, [sp, #56]	; 0x38
  40faf4:	d538      	bpl.n	40fb68 <_vfiprintf_r+0x468>
  40faf6:	9b06      	ldr	r3, [sp, #24]
  40faf8:	1b5c      	subs	r4, r3, r5
  40fafa:	2c00      	cmp	r4, #0
  40fafc:	dd34      	ble.n	40fb68 <_vfiprintf_r+0x468>
  40fafe:	46d3      	mov	fp, sl
  40fb00:	2c10      	cmp	r4, #16
  40fb02:	f340 8496 	ble.w	410432 <_vfiprintf_r+0xd32>
  40fb06:	f8df 9104 	ldr.w	r9, [pc, #260]	; 40fc0c <_vfiprintf_r+0x50c>
  40fb0a:	990e      	ldr	r1, [sp, #56]	; 0x38
  40fb0c:	464f      	mov	r7, r9
  40fb0e:	2610      	movs	r6, #16
  40fb10:	f8dd 9014 	ldr.w	r9, [sp, #20]
  40fb14:	e006      	b.n	40fb24 <_vfiprintf_r+0x424>
  40fb16:	1c88      	adds	r0, r1, #2
  40fb18:	4619      	mov	r1, r3
  40fb1a:	f10b 0b08 	add.w	fp, fp, #8
  40fb1e:	3c10      	subs	r4, #16
  40fb20:	2c10      	cmp	r4, #16
  40fb22:	dd13      	ble.n	40fb4c <_vfiprintf_r+0x44c>
  40fb24:	1c4b      	adds	r3, r1, #1
  40fb26:	3210      	adds	r2, #16
  40fb28:	2b07      	cmp	r3, #7
  40fb2a:	920f      	str	r2, [sp, #60]	; 0x3c
  40fb2c:	f8cb 7000 	str.w	r7, [fp]
  40fb30:	f8cb 6004 	str.w	r6, [fp, #4]
  40fb34:	930e      	str	r3, [sp, #56]	; 0x38
  40fb36:	ddee      	ble.n	40fb16 <_vfiprintf_r+0x416>
  40fb38:	2a00      	cmp	r2, #0
  40fb3a:	f040 8285 	bne.w	410048 <_vfiprintf_r+0x948>
  40fb3e:	3c10      	subs	r4, #16
  40fb40:	2c10      	cmp	r4, #16
  40fb42:	f04f 0001 	mov.w	r0, #1
  40fb46:	4611      	mov	r1, r2
  40fb48:	46d3      	mov	fp, sl
  40fb4a:	dceb      	bgt.n	40fb24 <_vfiprintf_r+0x424>
  40fb4c:	46b9      	mov	r9, r7
  40fb4e:	4422      	add	r2, r4
  40fb50:	2807      	cmp	r0, #7
  40fb52:	920f      	str	r2, [sp, #60]	; 0x3c
  40fb54:	f8cb 9000 	str.w	r9, [fp]
  40fb58:	f8cb 4004 	str.w	r4, [fp, #4]
  40fb5c:	900e      	str	r0, [sp, #56]	; 0x38
  40fb5e:	f340 8292 	ble.w	410086 <_vfiprintf_r+0x986>
  40fb62:	2a00      	cmp	r2, #0
  40fb64:	f040 840c 	bne.w	410380 <_vfiprintf_r+0xc80>
  40fb68:	9b02      	ldr	r3, [sp, #8]
  40fb6a:	9a06      	ldr	r2, [sp, #24]
  40fb6c:	42aa      	cmp	r2, r5
  40fb6e:	bfac      	ite	ge
  40fb70:	189b      	addge	r3, r3, r2
  40fb72:	195b      	addlt	r3, r3, r5
  40fb74:	9302      	str	r3, [sp, #8]
  40fb76:	e290      	b.n	41009a <_vfiprintf_r+0x99a>
  40fb78:	f046 0680 	orr.w	r6, r6, #128	; 0x80
  40fb7c:	f898 3000 	ldrb.w	r3, [r8]
  40fb80:	e625      	b.n	40f7ce <_vfiprintf_r+0xce>
  40fb82:	9406      	str	r4, [sp, #24]
  40fb84:	2900      	cmp	r1, #0
  40fb86:	f040 8485 	bne.w	410494 <_vfiprintf_r+0xd94>
  40fb8a:	f046 0610 	orr.w	r6, r6, #16
  40fb8e:	06b3      	lsls	r3, r6, #26
  40fb90:	f140 8304 	bpl.w	41019c <_vfiprintf_r+0xa9c>
  40fb94:	9904      	ldr	r1, [sp, #16]
  40fb96:	3107      	adds	r1, #7
  40fb98:	f021 0107 	bic.w	r1, r1, #7
  40fb9c:	e9d1 2300 	ldrd	r2, r3, [r1]
  40fba0:	4614      	mov	r4, r2
  40fba2:	461d      	mov	r5, r3
  40fba4:	3108      	adds	r1, #8
  40fba6:	9104      	str	r1, [sp, #16]
  40fba8:	2a00      	cmp	r2, #0
  40fbaa:	f173 0300 	sbcs.w	r3, r3, #0
  40fbae:	f2c0 837c 	blt.w	4102aa <_vfiprintf_r+0xbaa>
  40fbb2:	9b01      	ldr	r3, [sp, #4]
  40fbb4:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  40fbb8:	2b00      	cmp	r3, #0
  40fbba:	f2c0 830b 	blt.w	4101d4 <_vfiprintf_r+0xad4>
  40fbbe:	ea54 0305 	orrs.w	r3, r4, r5
  40fbc2:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40fbc6:	f000 80de 	beq.w	40fd86 <_vfiprintf_r+0x686>
  40fbca:	2d00      	cmp	r5, #0
  40fbcc:	bf08      	it	eq
  40fbce:	2c0a      	cmpeq	r4, #10
  40fbd0:	f0c0 80de 	bcc.w	40fd90 <_vfiprintf_r+0x690>
  40fbd4:	4657      	mov	r7, sl
  40fbd6:	4620      	mov	r0, r4
  40fbd8:	4629      	mov	r1, r5
  40fbda:	220a      	movs	r2, #10
  40fbdc:	2300      	movs	r3, #0
  40fbde:	f004 fa6b 	bl	4140b8 <__aeabi_uldivmod>
  40fbe2:	3230      	adds	r2, #48	; 0x30
  40fbe4:	f807 2d01 	strb.w	r2, [r7, #-1]!
  40fbe8:	4620      	mov	r0, r4
  40fbea:	4629      	mov	r1, r5
  40fbec:	2300      	movs	r3, #0
  40fbee:	220a      	movs	r2, #10
  40fbf0:	f004 fa62 	bl	4140b8 <__aeabi_uldivmod>
  40fbf4:	4604      	mov	r4, r0
  40fbf6:	460d      	mov	r5, r1
  40fbf8:	ea54 0305 	orrs.w	r3, r4, r5
  40fbfc:	d1eb      	bne.n	40fbd6 <_vfiprintf_r+0x4d6>
  40fbfe:	ebc7 030a 	rsb	r3, r7, sl
  40fc02:	9303      	str	r3, [sp, #12]
  40fc04:	e6a2      	b.n	40f94c <_vfiprintf_r+0x24c>
  40fc06:	bf00      	nop
  40fc08:	004157a8 	.word	0x004157a8
  40fc0c:	004157e8 	.word	0x004157e8
  40fc10:	004157d8 	.word	0x004157d8
  40fc14:	9406      	str	r4, [sp, #24]
  40fc16:	2900      	cmp	r1, #0
  40fc18:	f040 8438 	bne.w	41048c <_vfiprintf_r+0xd8c>
  40fc1c:	f046 0610 	orr.w	r6, r6, #16
  40fc20:	f016 0320 	ands.w	r3, r6, #32
  40fc24:	f000 82a1 	beq.w	41016a <_vfiprintf_r+0xa6a>
  40fc28:	f04f 0200 	mov.w	r2, #0
  40fc2c:	9b04      	ldr	r3, [sp, #16]
  40fc2e:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  40fc32:	3307      	adds	r3, #7
  40fc34:	f023 0307 	bic.w	r3, r3, #7
  40fc38:	f103 0208 	add.w	r2, r3, #8
  40fc3c:	e9d3 4500 	ldrd	r4, r5, [r3]
  40fc40:	9b01      	ldr	r3, [sp, #4]
  40fc42:	9204      	str	r2, [sp, #16]
  40fc44:	2b00      	cmp	r3, #0
  40fc46:	db0a      	blt.n	40fc5e <_vfiprintf_r+0x55e>
  40fc48:	ea54 0305 	orrs.w	r3, r4, r5
  40fc4c:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40fc50:	d105      	bne.n	40fc5e <_vfiprintf_r+0x55e>
  40fc52:	9b01      	ldr	r3, [sp, #4]
  40fc54:	2b00      	cmp	r3, #0
  40fc56:	f000 8427 	beq.w	4104a8 <_vfiprintf_r+0xda8>
  40fc5a:	2400      	movs	r4, #0
  40fc5c:	2500      	movs	r5, #0
  40fc5e:	f04f 0900 	mov.w	r9, #0
  40fc62:	4657      	mov	r7, sl
  40fc64:	08e2      	lsrs	r2, r4, #3
  40fc66:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  40fc6a:	08e9      	lsrs	r1, r5, #3
  40fc6c:	f004 0307 	and.w	r3, r4, #7
  40fc70:	460d      	mov	r5, r1
  40fc72:	4614      	mov	r4, r2
  40fc74:	3330      	adds	r3, #48	; 0x30
  40fc76:	ea54 0205 	orrs.w	r2, r4, r5
  40fc7a:	f807 3d01 	strb.w	r3, [r7, #-1]!
  40fc7e:	d1f1      	bne.n	40fc64 <_vfiprintf_r+0x564>
  40fc80:	07f4      	lsls	r4, r6, #31
  40fc82:	d5bc      	bpl.n	40fbfe <_vfiprintf_r+0x4fe>
  40fc84:	2b30      	cmp	r3, #48	; 0x30
  40fc86:	d0ba      	beq.n	40fbfe <_vfiprintf_r+0x4fe>
  40fc88:	2230      	movs	r2, #48	; 0x30
  40fc8a:	1e7b      	subs	r3, r7, #1
  40fc8c:	f807 2c01 	strb.w	r2, [r7, #-1]
  40fc90:	ebc3 020a 	rsb	r2, r3, sl
  40fc94:	9203      	str	r2, [sp, #12]
  40fc96:	461f      	mov	r7, r3
  40fc98:	e658      	b.n	40f94c <_vfiprintf_r+0x24c>
  40fc9a:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40fc9e:	2400      	movs	r4, #0
  40fca0:	f818 3b01 	ldrb.w	r3, [r8], #1
  40fca4:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40fca8:	eb02 0444 	add.w	r4, r2, r4, lsl #1
  40fcac:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40fcb0:	2a09      	cmp	r2, #9
  40fcb2:	d9f5      	bls.n	40fca0 <_vfiprintf_r+0x5a0>
  40fcb4:	e58d      	b.n	40f7d2 <_vfiprintf_r+0xd2>
  40fcb6:	f898 3000 	ldrb.w	r3, [r8]
  40fcba:	2101      	movs	r1, #1
  40fcbc:	202b      	movs	r0, #43	; 0x2b
  40fcbe:	e586      	b.n	40f7ce <_vfiprintf_r+0xce>
  40fcc0:	f898 3000 	ldrb.w	r3, [r8]
  40fcc4:	f108 0501 	add.w	r5, r8, #1
  40fcc8:	2b2a      	cmp	r3, #42	; 0x2a
  40fcca:	f000 83cc 	beq.w	410466 <_vfiprintf_r+0xd66>
  40fcce:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40fcd2:	2a09      	cmp	r2, #9
  40fcd4:	46a8      	mov	r8, r5
  40fcd6:	bf98      	it	ls
  40fcd8:	2500      	movls	r5, #0
  40fcda:	f200 83b5 	bhi.w	410448 <_vfiprintf_r+0xd48>
  40fcde:	f818 3b01 	ldrb.w	r3, [r8], #1
  40fce2:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  40fce6:	eb02 0545 	add.w	r5, r2, r5, lsl #1
  40fcea:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40fcee:	2a09      	cmp	r2, #9
  40fcf0:	d9f5      	bls.n	40fcde <_vfiprintf_r+0x5de>
  40fcf2:	ea45 72e5 	orr.w	r2, r5, r5, asr #31
  40fcf6:	9201      	str	r2, [sp, #4]
  40fcf8:	e56b      	b.n	40f7d2 <_vfiprintf_r+0xd2>
  40fcfa:	9406      	str	r4, [sp, #24]
  40fcfc:	2900      	cmp	r1, #0
  40fcfe:	d08f      	beq.n	40fc20 <_vfiprintf_r+0x520>
  40fd00:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  40fd04:	e78c      	b.n	40fc20 <_vfiprintf_r+0x520>
  40fd06:	f04f 0300 	mov.w	r3, #0
  40fd0a:	9a04      	ldr	r2, [sp, #16]
  40fd0c:	9406      	str	r4, [sp, #24]
  40fd0e:	6817      	ldr	r7, [r2, #0]
  40fd10:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  40fd14:	1d14      	adds	r4, r2, #4
  40fd16:	9b01      	ldr	r3, [sp, #4]
  40fd18:	2f00      	cmp	r7, #0
  40fd1a:	f000 837f 	beq.w	41041c <_vfiprintf_r+0xd1c>
  40fd1e:	2b00      	cmp	r3, #0
  40fd20:	f2c0 8353 	blt.w	4103ca <_vfiprintf_r+0xcca>
  40fd24:	461a      	mov	r2, r3
  40fd26:	2100      	movs	r1, #0
  40fd28:	4638      	mov	r0, r7
  40fd2a:	f002 ffe7 	bl	412cfc <memchr>
  40fd2e:	2800      	cmp	r0, #0
  40fd30:	f000 838e 	beq.w	410450 <_vfiprintf_r+0xd50>
  40fd34:	1bc3      	subs	r3, r0, r7
  40fd36:	9303      	str	r3, [sp, #12]
  40fd38:	2300      	movs	r3, #0
  40fd3a:	9404      	str	r4, [sp, #16]
  40fd3c:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  40fd40:	9301      	str	r3, [sp, #4]
  40fd42:	e603      	b.n	40f94c <_vfiprintf_r+0x24c>
  40fd44:	9406      	str	r4, [sp, #24]
  40fd46:	2900      	cmp	r1, #0
  40fd48:	f040 839d 	bne.w	410486 <_vfiprintf_r+0xd86>
  40fd4c:	f016 0920 	ands.w	r9, r6, #32
  40fd50:	d134      	bne.n	40fdbc <_vfiprintf_r+0x6bc>
  40fd52:	f016 0310 	ands.w	r3, r6, #16
  40fd56:	d103      	bne.n	40fd60 <_vfiprintf_r+0x660>
  40fd58:	f016 0940 	ands.w	r9, r6, #64	; 0x40
  40fd5c:	f040 831f 	bne.w	41039e <_vfiprintf_r+0xc9e>
  40fd60:	9a04      	ldr	r2, [sp, #16]
  40fd62:	2500      	movs	r5, #0
  40fd64:	4613      	mov	r3, r2
  40fd66:	6814      	ldr	r4, [r2, #0]
  40fd68:	9a01      	ldr	r2, [sp, #4]
  40fd6a:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  40fd6e:	2a00      	cmp	r2, #0
  40fd70:	f103 0304 	add.w	r3, r3, #4
  40fd74:	f2c0 8327 	blt.w	4103c6 <_vfiprintf_r+0xcc6>
  40fd78:	ea54 0205 	orrs.w	r2, r4, r5
  40fd7c:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40fd80:	9304      	str	r3, [sp, #16]
  40fd82:	f47f af22 	bne.w	40fbca <_vfiprintf_r+0x4ca>
  40fd86:	9b01      	ldr	r3, [sp, #4]
  40fd88:	2b00      	cmp	r3, #0
  40fd8a:	f43f addb 	beq.w	40f944 <_vfiprintf_r+0x244>
  40fd8e:	2400      	movs	r4, #0
  40fd90:	af2a      	add	r7, sp, #168	; 0xa8
  40fd92:	3430      	adds	r4, #48	; 0x30
  40fd94:	f807 4d41 	strb.w	r4, [r7, #-65]!
  40fd98:	ebc7 030a 	rsb	r3, r7, sl
  40fd9c:	9303      	str	r3, [sp, #12]
  40fd9e:	e5d5      	b.n	40f94c <_vfiprintf_r+0x24c>
  40fda0:	f046 0620 	orr.w	r6, r6, #32
  40fda4:	f898 3000 	ldrb.w	r3, [r8]
  40fda8:	e511      	b.n	40f7ce <_vfiprintf_r+0xce>
  40fdaa:	9406      	str	r4, [sp, #24]
  40fdac:	2900      	cmp	r1, #0
  40fdae:	f040 8375 	bne.w	41049c <_vfiprintf_r+0xd9c>
  40fdb2:	f046 0610 	orr.w	r6, r6, #16
  40fdb6:	f016 0920 	ands.w	r9, r6, #32
  40fdba:	d0ca      	beq.n	40fd52 <_vfiprintf_r+0x652>
  40fdbc:	f04f 0200 	mov.w	r2, #0
  40fdc0:	9b04      	ldr	r3, [sp, #16]
  40fdc2:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  40fdc6:	3307      	adds	r3, #7
  40fdc8:	f023 0307 	bic.w	r3, r3, #7
  40fdcc:	f103 0208 	add.w	r2, r3, #8
  40fdd0:	e9d3 4500 	ldrd	r4, r5, [r3]
  40fdd4:	9b01      	ldr	r3, [sp, #4]
  40fdd6:	9204      	str	r2, [sp, #16]
  40fdd8:	2b00      	cmp	r3, #0
  40fdda:	f2c0 81f9 	blt.w	4101d0 <_vfiprintf_r+0xad0>
  40fdde:	ea54 0305 	orrs.w	r3, r4, r5
  40fde2:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40fde6:	f04f 0900 	mov.w	r9, #0
  40fdea:	f47f aeee 	bne.w	40fbca <_vfiprintf_r+0x4ca>
  40fdee:	e7ca      	b.n	40fd86 <_vfiprintf_r+0x686>
  40fdf0:	9406      	str	r4, [sp, #24]
  40fdf2:	2900      	cmp	r1, #0
  40fdf4:	f040 8355 	bne.w	4104a2 <_vfiprintf_r+0xda2>
  40fdf8:	06b2      	lsls	r2, r6, #26
  40fdfa:	48b2      	ldr	r0, [pc, #712]	; (4100c4 <_vfiprintf_r+0x9c4>)
  40fdfc:	d541      	bpl.n	40fe82 <_vfiprintf_r+0x782>
  40fdfe:	9a04      	ldr	r2, [sp, #16]
  40fe00:	3207      	adds	r2, #7
  40fe02:	f022 0207 	bic.w	r2, r2, #7
  40fe06:	f102 0108 	add.w	r1, r2, #8
  40fe0a:	9104      	str	r1, [sp, #16]
  40fe0c:	e9d2 4500 	ldrd	r4, r5, [r2]
  40fe10:	f016 0901 	ands.w	r9, r6, #1
  40fe14:	f000 817e 	beq.w	410114 <_vfiprintf_r+0xa14>
  40fe18:	ea54 0205 	orrs.w	r2, r4, r5
  40fe1c:	f040 822b 	bne.w	410276 <_vfiprintf_r+0xb76>
  40fe20:	f04f 0300 	mov.w	r3, #0
  40fe24:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  40fe28:	9b01      	ldr	r3, [sp, #4]
  40fe2a:	2b00      	cmp	r3, #0
  40fe2c:	f2c0 82f3 	blt.w	410416 <_vfiprintf_r+0xd16>
  40fe30:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40fe34:	e581      	b.n	40f93a <_vfiprintf_r+0x23a>
  40fe36:	9a04      	ldr	r2, [sp, #16]
  40fe38:	f04f 0100 	mov.w	r1, #0
  40fe3c:	6813      	ldr	r3, [r2, #0]
  40fe3e:	2501      	movs	r5, #1
  40fe40:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  40fe44:	4613      	mov	r3, r2
  40fe46:	3304      	adds	r3, #4
  40fe48:	9406      	str	r4, [sp, #24]
  40fe4a:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  40fe4e:	9304      	str	r3, [sp, #16]
  40fe50:	9503      	str	r5, [sp, #12]
  40fe52:	af10      	add	r7, sp, #64	; 0x40
  40fe54:	2300      	movs	r3, #0
  40fe56:	9301      	str	r3, [sp, #4]
  40fe58:	e582      	b.n	40f960 <_vfiprintf_r+0x260>
  40fe5a:	f898 3000 	ldrb.w	r3, [r8]
  40fe5e:	2800      	cmp	r0, #0
  40fe60:	f47f acb5 	bne.w	40f7ce <_vfiprintf_r+0xce>
  40fe64:	2101      	movs	r1, #1
  40fe66:	2020      	movs	r0, #32
  40fe68:	e4b1      	b.n	40f7ce <_vfiprintf_r+0xce>
  40fe6a:	f046 0601 	orr.w	r6, r6, #1
  40fe6e:	f898 3000 	ldrb.w	r3, [r8]
  40fe72:	e4ac      	b.n	40f7ce <_vfiprintf_r+0xce>
  40fe74:	9406      	str	r4, [sp, #24]
  40fe76:	2900      	cmp	r1, #0
  40fe78:	f040 832a 	bne.w	4104d0 <_vfiprintf_r+0xdd0>
  40fe7c:	06b2      	lsls	r2, r6, #26
  40fe7e:	4892      	ldr	r0, [pc, #584]	; (4100c8 <_vfiprintf_r+0x9c8>)
  40fe80:	d4bd      	bmi.n	40fdfe <_vfiprintf_r+0x6fe>
  40fe82:	9904      	ldr	r1, [sp, #16]
  40fe84:	06f7      	lsls	r7, r6, #27
  40fe86:	460a      	mov	r2, r1
  40fe88:	f100 819d 	bmi.w	4101c6 <_vfiprintf_r+0xac6>
  40fe8c:	0675      	lsls	r5, r6, #25
  40fe8e:	f140 819a 	bpl.w	4101c6 <_vfiprintf_r+0xac6>
  40fe92:	3204      	adds	r2, #4
  40fe94:	880c      	ldrh	r4, [r1, #0]
  40fe96:	9204      	str	r2, [sp, #16]
  40fe98:	2500      	movs	r5, #0
  40fe9a:	e7b9      	b.n	40fe10 <_vfiprintf_r+0x710>
  40fe9c:	f046 0640 	orr.w	r6, r6, #64	; 0x40
  40fea0:	f898 3000 	ldrb.w	r3, [r8]
  40fea4:	e493      	b.n	40f7ce <_vfiprintf_r+0xce>
  40fea6:	f898 3000 	ldrb.w	r3, [r8]
  40feaa:	2b6c      	cmp	r3, #108	; 0x6c
  40feac:	bf03      	ittte	eq
  40feae:	f898 3001 	ldrbeq.w	r3, [r8, #1]
  40feb2:	f046 0620 	orreq.w	r6, r6, #32
  40feb6:	f108 0801 	addeq.w	r8, r8, #1
  40feba:	f046 0610 	orrne.w	r6, r6, #16
  40febe:	e486      	b.n	40f7ce <_vfiprintf_r+0xce>
  40fec0:	2900      	cmp	r1, #0
  40fec2:	f040 8302 	bne.w	4104ca <_vfiprintf_r+0xdca>
  40fec6:	06b4      	lsls	r4, r6, #26
  40fec8:	f140 8220 	bpl.w	41030c <_vfiprintf_r+0xc0c>
  40fecc:	9a04      	ldr	r2, [sp, #16]
  40fece:	4613      	mov	r3, r2
  40fed0:	3304      	adds	r3, #4
  40fed2:	9304      	str	r3, [sp, #16]
  40fed4:	9b02      	ldr	r3, [sp, #8]
  40fed6:	6811      	ldr	r1, [r2, #0]
  40fed8:	17dd      	asrs	r5, r3, #31
  40feda:	461a      	mov	r2, r3
  40fedc:	462b      	mov	r3, r5
  40fede:	e9c1 2300 	strd	r2, r3, [r1]
  40fee2:	e43e      	b.n	40f762 <_vfiprintf_r+0x62>
  40fee4:	9406      	str	r4, [sp, #24]
  40fee6:	2900      	cmp	r1, #0
  40fee8:	f43f ae51 	beq.w	40fb8e <_vfiprintf_r+0x48e>
  40feec:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  40fef0:	e64d      	b.n	40fb8e <_vfiprintf_r+0x48e>
  40fef2:	9406      	str	r4, [sp, #24]
  40fef4:	2900      	cmp	r1, #0
  40fef6:	f040 82e5 	bne.w	4104c4 <_vfiprintf_r+0xdc4>
  40fefa:	2b00      	cmp	r3, #0
  40fefc:	f000 8094 	beq.w	410028 <_vfiprintf_r+0x928>
  40ff00:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  40ff04:	f04f 0300 	mov.w	r3, #0
  40ff08:	2501      	movs	r5, #1
  40ff0a:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  40ff0e:	9503      	str	r5, [sp, #12]
  40ff10:	af10      	add	r7, sp, #64	; 0x40
  40ff12:	e79f      	b.n	40fe54 <_vfiprintf_r+0x754>
  40ff14:	aa0d      	add	r2, sp, #52	; 0x34
  40ff16:	9900      	ldr	r1, [sp, #0]
  40ff18:	4648      	mov	r0, r9
  40ff1a:	9309      	str	r3, [sp, #36]	; 0x24
  40ff1c:	f7ff fbb4 	bl	40f688 <__sprint_r.part.0>
  40ff20:	2800      	cmp	r0, #0
  40ff22:	f040 8088 	bne.w	410036 <_vfiprintf_r+0x936>
  40ff26:	980e      	ldr	r0, [sp, #56]	; 0x38
  40ff28:	46d4      	mov	ip, sl
  40ff2a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40ff2c:	f100 0e01 	add.w	lr, r0, #1
  40ff30:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40ff32:	e53a      	b.n	40f9aa <_vfiprintf_r+0x2aa>
  40ff34:	aa0d      	add	r2, sp, #52	; 0x34
  40ff36:	9900      	ldr	r1, [sp, #0]
  40ff38:	9805      	ldr	r0, [sp, #20]
  40ff3a:	f7ff fba5 	bl	40f688 <__sprint_r.part.0>
  40ff3e:	2800      	cmp	r0, #0
  40ff40:	d179      	bne.n	410036 <_vfiprintf_r+0x936>
  40ff42:	46d3      	mov	fp, sl
  40ff44:	980e      	ldr	r0, [sp, #56]	; 0x38
  40ff46:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  40ff4a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40ff4c:	f100 0e01 	add.w	lr, r0, #1
  40ff50:	2b00      	cmp	r3, #0
  40ff52:	f43f ad59 	beq.w	40fa08 <_vfiprintf_r+0x308>
  40ff56:	3201      	adds	r2, #1
  40ff58:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  40ff5c:	2301      	movs	r3, #1
  40ff5e:	f1be 0f07 	cmp.w	lr, #7
  40ff62:	920f      	str	r2, [sp, #60]	; 0x3c
  40ff64:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  40ff68:	e88b 000a 	stmia.w	fp, {r1, r3}
  40ff6c:	f340 80c0 	ble.w	4100f0 <_vfiprintf_r+0x9f0>
  40ff70:	2a00      	cmp	r2, #0
  40ff72:	f040 814d 	bne.w	410210 <_vfiprintf_r+0xb10>
  40ff76:	9907      	ldr	r1, [sp, #28]
  40ff78:	2900      	cmp	r1, #0
  40ff7a:	f040 80bf 	bne.w	4100fc <_vfiprintf_r+0x9fc>
  40ff7e:	469e      	mov	lr, r3
  40ff80:	4610      	mov	r0, r2
  40ff82:	46d3      	mov	fp, sl
  40ff84:	9b08      	ldr	r3, [sp, #32]
  40ff86:	2b80      	cmp	r3, #128	; 0x80
  40ff88:	f43f ad59 	beq.w	40fa3e <_vfiprintf_r+0x33e>
  40ff8c:	9b01      	ldr	r3, [sp, #4]
  40ff8e:	9903      	ldr	r1, [sp, #12]
  40ff90:	1a5c      	subs	r4, r3, r1
  40ff92:	2c00      	cmp	r4, #0
  40ff94:	f77f ad9c 	ble.w	40fad0 <_vfiprintf_r+0x3d0>
  40ff98:	2c10      	cmp	r4, #16
  40ff9a:	f8df 9130 	ldr.w	r9, [pc, #304]	; 4100cc <_vfiprintf_r+0x9cc>
  40ff9e:	dd25      	ble.n	40ffec <_vfiprintf_r+0x8ec>
  40ffa0:	46dc      	mov	ip, fp
  40ffa2:	2310      	movs	r3, #16
  40ffa4:	46c3      	mov	fp, r8
  40ffa6:	46a8      	mov	r8, r5
  40ffa8:	464d      	mov	r5, r9
  40ffaa:	f8dd 9014 	ldr.w	r9, [sp, #20]
  40ffae:	e007      	b.n	40ffc0 <_vfiprintf_r+0x8c0>
  40ffb0:	f100 0e02 	add.w	lr, r0, #2
  40ffb4:	4608      	mov	r0, r1
  40ffb6:	f10c 0c08 	add.w	ip, ip, #8
  40ffba:	3c10      	subs	r4, #16
  40ffbc:	2c10      	cmp	r4, #16
  40ffbe:	dd11      	ble.n	40ffe4 <_vfiprintf_r+0x8e4>
  40ffc0:	1c41      	adds	r1, r0, #1
  40ffc2:	3210      	adds	r2, #16
  40ffc4:	2907      	cmp	r1, #7
  40ffc6:	920f      	str	r2, [sp, #60]	; 0x3c
  40ffc8:	f8cc 5000 	str.w	r5, [ip]
  40ffcc:	f8cc 3004 	str.w	r3, [ip, #4]
  40ffd0:	910e      	str	r1, [sp, #56]	; 0x38
  40ffd2:	dded      	ble.n	40ffb0 <_vfiprintf_r+0x8b0>
  40ffd4:	b9d2      	cbnz	r2, 41000c <_vfiprintf_r+0x90c>
  40ffd6:	3c10      	subs	r4, #16
  40ffd8:	2c10      	cmp	r4, #16
  40ffda:	f04f 0e01 	mov.w	lr, #1
  40ffde:	4610      	mov	r0, r2
  40ffe0:	46d4      	mov	ip, sl
  40ffe2:	dced      	bgt.n	40ffc0 <_vfiprintf_r+0x8c0>
  40ffe4:	46a9      	mov	r9, r5
  40ffe6:	4645      	mov	r5, r8
  40ffe8:	46d8      	mov	r8, fp
  40ffea:	46e3      	mov	fp, ip
  40ffec:	4422      	add	r2, r4
  40ffee:	f1be 0f07 	cmp.w	lr, #7
  40fff2:	920f      	str	r2, [sp, #60]	; 0x3c
  40fff4:	f8cb 9000 	str.w	r9, [fp]
  40fff8:	f8cb 4004 	str.w	r4, [fp, #4]
  40fffc:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  410000:	dc2e      	bgt.n	410060 <_vfiprintf_r+0x960>
  410002:	f10b 0b08 	add.w	fp, fp, #8
  410006:	f10e 0e01 	add.w	lr, lr, #1
  41000a:	e561      	b.n	40fad0 <_vfiprintf_r+0x3d0>
  41000c:	aa0d      	add	r2, sp, #52	; 0x34
  41000e:	9900      	ldr	r1, [sp, #0]
  410010:	4648      	mov	r0, r9
  410012:	9301      	str	r3, [sp, #4]
  410014:	f7ff fb38 	bl	40f688 <__sprint_r.part.0>
  410018:	b968      	cbnz	r0, 410036 <_vfiprintf_r+0x936>
  41001a:	980e      	ldr	r0, [sp, #56]	; 0x38
  41001c:	46d4      	mov	ip, sl
  41001e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  410020:	f100 0e01 	add.w	lr, r0, #1
  410024:	9b01      	ldr	r3, [sp, #4]
  410026:	e7c8      	b.n	40ffba <_vfiprintf_r+0x8ba>
  410028:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  41002a:	b123      	cbz	r3, 410036 <_vfiprintf_r+0x936>
  41002c:	9805      	ldr	r0, [sp, #20]
  41002e:	aa0d      	add	r2, sp, #52	; 0x34
  410030:	9900      	ldr	r1, [sp, #0]
  410032:	f7ff fb29 	bl	40f688 <__sprint_r.part.0>
  410036:	9b00      	ldr	r3, [sp, #0]
  410038:	899b      	ldrh	r3, [r3, #12]
  41003a:	065a      	lsls	r2, r3, #25
  41003c:	f100 817b 	bmi.w	410336 <_vfiprintf_r+0xc36>
  410040:	9802      	ldr	r0, [sp, #8]
  410042:	b02b      	add	sp, #172	; 0xac
  410044:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  410048:	aa0d      	add	r2, sp, #52	; 0x34
  41004a:	9900      	ldr	r1, [sp, #0]
  41004c:	4648      	mov	r0, r9
  41004e:	f7ff fb1b 	bl	40f688 <__sprint_r.part.0>
  410052:	2800      	cmp	r0, #0
  410054:	d1ef      	bne.n	410036 <_vfiprintf_r+0x936>
  410056:	990e      	ldr	r1, [sp, #56]	; 0x38
  410058:	46d3      	mov	fp, sl
  41005a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  41005c:	1c48      	adds	r0, r1, #1
  41005e:	e55e      	b.n	40fb1e <_vfiprintf_r+0x41e>
  410060:	2a00      	cmp	r2, #0
  410062:	f040 80fa 	bne.w	41025a <_vfiprintf_r+0xb5a>
  410066:	46d3      	mov	fp, sl
  410068:	9a03      	ldr	r2, [sp, #12]
  41006a:	2301      	movs	r3, #1
  41006c:	921b      	str	r2, [sp, #108]	; 0x6c
  41006e:	920f      	str	r2, [sp, #60]	; 0x3c
  410070:	971a      	str	r7, [sp, #104]	; 0x68
  410072:	930e      	str	r3, [sp, #56]	; 0x38
  410074:	f10b 0b08 	add.w	fp, fp, #8
  410078:	0771      	lsls	r1, r6, #29
  41007a:	d504      	bpl.n	410086 <_vfiprintf_r+0x986>
  41007c:	9b06      	ldr	r3, [sp, #24]
  41007e:	1b5c      	subs	r4, r3, r5
  410080:	2c00      	cmp	r4, #0
  410082:	f73f ad3d 	bgt.w	40fb00 <_vfiprintf_r+0x400>
  410086:	9b02      	ldr	r3, [sp, #8]
  410088:	9906      	ldr	r1, [sp, #24]
  41008a:	42a9      	cmp	r1, r5
  41008c:	bfac      	ite	ge
  41008e:	185b      	addge	r3, r3, r1
  410090:	195b      	addlt	r3, r3, r5
  410092:	9302      	str	r3, [sp, #8]
  410094:	2a00      	cmp	r2, #0
  410096:	f040 80ad 	bne.w	4101f4 <_vfiprintf_r+0xaf4>
  41009a:	2300      	movs	r3, #0
  41009c:	930e      	str	r3, [sp, #56]	; 0x38
  41009e:	46d3      	mov	fp, sl
  4100a0:	f7ff bb5f 	b.w	40f762 <_vfiprintf_r+0x62>
  4100a4:	aa0d      	add	r2, sp, #52	; 0x34
  4100a6:	9900      	ldr	r1, [sp, #0]
  4100a8:	4648      	mov	r0, r9
  4100aa:	9307      	str	r3, [sp, #28]
  4100ac:	f7ff faec 	bl	40f688 <__sprint_r.part.0>
  4100b0:	2800      	cmp	r0, #0
  4100b2:	d1c0      	bne.n	410036 <_vfiprintf_r+0x936>
  4100b4:	980e      	ldr	r0, [sp, #56]	; 0x38
  4100b6:	46d6      	mov	lr, sl
  4100b8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4100ba:	f100 0c01 	add.w	ip, r0, #1
  4100be:	9b07      	ldr	r3, [sp, #28]
  4100c0:	e4d4      	b.n	40fa6c <_vfiprintf_r+0x36c>
  4100c2:	bf00      	nop
  4100c4:	00415794 	.word	0x00415794
  4100c8:	004157a8 	.word	0x004157a8
  4100cc:	004157d8 	.word	0x004157d8
  4100d0:	2a00      	cmp	r2, #0
  4100d2:	f47f af2f 	bne.w	40ff34 <_vfiprintf_r+0x834>
  4100d6:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  4100da:	2b00      	cmp	r3, #0
  4100dc:	f000 80f3 	beq.w	4102c6 <_vfiprintf_r+0xbc6>
  4100e0:	2301      	movs	r3, #1
  4100e2:	461a      	mov	r2, r3
  4100e4:	469e      	mov	lr, r3
  4100e6:	46d3      	mov	fp, sl
  4100e8:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  4100ec:	931b      	str	r3, [sp, #108]	; 0x6c
  4100ee:	911a      	str	r1, [sp, #104]	; 0x68
  4100f0:	4670      	mov	r0, lr
  4100f2:	f10b 0b08 	add.w	fp, fp, #8
  4100f6:	f10e 0e01 	add.w	lr, lr, #1
  4100fa:	e485      	b.n	40fa08 <_vfiprintf_r+0x308>
  4100fc:	469e      	mov	lr, r3
  4100fe:	46d3      	mov	fp, sl
  410100:	a90c      	add	r1, sp, #48	; 0x30
  410102:	2202      	movs	r2, #2
  410104:	911a      	str	r1, [sp, #104]	; 0x68
  410106:	921b      	str	r2, [sp, #108]	; 0x6c
  410108:	4670      	mov	r0, lr
  41010a:	f10b 0b08 	add.w	fp, fp, #8
  41010e:	f10e 0e01 	add.w	lr, lr, #1
  410112:	e737      	b.n	40ff84 <_vfiprintf_r+0x884>
  410114:	9b01      	ldr	r3, [sp, #4]
  410116:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  41011a:	2b00      	cmp	r3, #0
  41011c:	f2c0 811b 	blt.w	410356 <_vfiprintf_r+0xc56>
  410120:	ea54 0305 	orrs.w	r3, r4, r5
  410124:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  410128:	f43f ac07 	beq.w	40f93a <_vfiprintf_r+0x23a>
  41012c:	4657      	mov	r7, sl
  41012e:	0923      	lsrs	r3, r4, #4
  410130:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  410134:	0929      	lsrs	r1, r5, #4
  410136:	f004 020f 	and.w	r2, r4, #15
  41013a:	460d      	mov	r5, r1
  41013c:	461c      	mov	r4, r3
  41013e:	5c83      	ldrb	r3, [r0, r2]
  410140:	f807 3d01 	strb.w	r3, [r7, #-1]!
  410144:	ea54 0305 	orrs.w	r3, r4, r5
  410148:	d1f1      	bne.n	41012e <_vfiprintf_r+0xa2e>
  41014a:	ebc7 030a 	rsb	r3, r7, sl
  41014e:	9303      	str	r3, [sp, #12]
  410150:	f7ff bbfc 	b.w	40f94c <_vfiprintf_r+0x24c>
  410154:	aa0d      	add	r2, sp, #52	; 0x34
  410156:	9900      	ldr	r1, [sp, #0]
  410158:	9805      	ldr	r0, [sp, #20]
  41015a:	f7ff fa95 	bl	40f688 <__sprint_r.part.0>
  41015e:	2800      	cmp	r0, #0
  410160:	f47f af69 	bne.w	410036 <_vfiprintf_r+0x936>
  410164:	46d3      	mov	fp, sl
  410166:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  410168:	e786      	b.n	410078 <_vfiprintf_r+0x978>
  41016a:	f016 0210 	ands.w	r2, r6, #16
  41016e:	f000 80b5 	beq.w	4102dc <_vfiprintf_r+0xbdc>
  410172:	9904      	ldr	r1, [sp, #16]
  410174:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  410178:	460a      	mov	r2, r1
  41017a:	680c      	ldr	r4, [r1, #0]
  41017c:	9901      	ldr	r1, [sp, #4]
  41017e:	3204      	adds	r2, #4
  410180:	2900      	cmp	r1, #0
  410182:	f04f 0500 	mov.w	r5, #0
  410186:	f2c0 8152 	blt.w	41042e <_vfiprintf_r+0xd2e>
  41018a:	ea54 0105 	orrs.w	r1, r4, r5
  41018e:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  410192:	9204      	str	r2, [sp, #16]
  410194:	f43f ad5d 	beq.w	40fc52 <_vfiprintf_r+0x552>
  410198:	4699      	mov	r9, r3
  41019a:	e562      	b.n	40fc62 <_vfiprintf_r+0x562>
  41019c:	9a04      	ldr	r2, [sp, #16]
  41019e:	06f7      	lsls	r7, r6, #27
  4101a0:	4613      	mov	r3, r2
  4101a2:	d409      	bmi.n	4101b8 <_vfiprintf_r+0xab8>
  4101a4:	0675      	lsls	r5, r6, #25
  4101a6:	d507      	bpl.n	4101b8 <_vfiprintf_r+0xab8>
  4101a8:	f9b2 4000 	ldrsh.w	r4, [r2]
  4101ac:	3304      	adds	r3, #4
  4101ae:	17e5      	asrs	r5, r4, #31
  4101b0:	9304      	str	r3, [sp, #16]
  4101b2:	4622      	mov	r2, r4
  4101b4:	462b      	mov	r3, r5
  4101b6:	e4f7      	b.n	40fba8 <_vfiprintf_r+0x4a8>
  4101b8:	681c      	ldr	r4, [r3, #0]
  4101ba:	3304      	adds	r3, #4
  4101bc:	17e5      	asrs	r5, r4, #31
  4101be:	9304      	str	r3, [sp, #16]
  4101c0:	4622      	mov	r2, r4
  4101c2:	462b      	mov	r3, r5
  4101c4:	e4f0      	b.n	40fba8 <_vfiprintf_r+0x4a8>
  4101c6:	6814      	ldr	r4, [r2, #0]
  4101c8:	3204      	adds	r2, #4
  4101ca:	9204      	str	r2, [sp, #16]
  4101cc:	2500      	movs	r5, #0
  4101ce:	e61f      	b.n	40fe10 <_vfiprintf_r+0x710>
  4101d0:	f04f 0900 	mov.w	r9, #0
  4101d4:	ea54 0305 	orrs.w	r3, r4, r5
  4101d8:	f47f acf7 	bne.w	40fbca <_vfiprintf_r+0x4ca>
  4101dc:	e5d8      	b.n	40fd90 <_vfiprintf_r+0x690>
  4101de:	aa0d      	add	r2, sp, #52	; 0x34
  4101e0:	9900      	ldr	r1, [sp, #0]
  4101e2:	9805      	ldr	r0, [sp, #20]
  4101e4:	f7ff fa50 	bl	40f688 <__sprint_r.part.0>
  4101e8:	2800      	cmp	r0, #0
  4101ea:	f47f af24 	bne.w	410036 <_vfiprintf_r+0x936>
  4101ee:	46d3      	mov	fp, sl
  4101f0:	f7ff bb51 	b.w	40f896 <_vfiprintf_r+0x196>
  4101f4:	aa0d      	add	r2, sp, #52	; 0x34
  4101f6:	9900      	ldr	r1, [sp, #0]
  4101f8:	9805      	ldr	r0, [sp, #20]
  4101fa:	f7ff fa45 	bl	40f688 <__sprint_r.part.0>
  4101fe:	2800      	cmp	r0, #0
  410200:	f43f af4b 	beq.w	41009a <_vfiprintf_r+0x99a>
  410204:	e717      	b.n	410036 <_vfiprintf_r+0x936>
  410206:	2400      	movs	r4, #0
  410208:	2500      	movs	r5, #0
  41020a:	f04f 0900 	mov.w	r9, #0
  41020e:	e78d      	b.n	41012c <_vfiprintf_r+0xa2c>
  410210:	aa0d      	add	r2, sp, #52	; 0x34
  410212:	9900      	ldr	r1, [sp, #0]
  410214:	9805      	ldr	r0, [sp, #20]
  410216:	f7ff fa37 	bl	40f688 <__sprint_r.part.0>
  41021a:	2800      	cmp	r0, #0
  41021c:	f47f af0b 	bne.w	410036 <_vfiprintf_r+0x936>
  410220:	980e      	ldr	r0, [sp, #56]	; 0x38
  410222:	46d3      	mov	fp, sl
  410224:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  410226:	f100 0e01 	add.w	lr, r0, #1
  41022a:	f7ff bbed 	b.w	40fa08 <_vfiprintf_r+0x308>
  41022e:	aa0d      	add	r2, sp, #52	; 0x34
  410230:	9900      	ldr	r1, [sp, #0]
  410232:	9805      	ldr	r0, [sp, #20]
  410234:	f7ff fa28 	bl	40f688 <__sprint_r.part.0>
  410238:	2800      	cmp	r0, #0
  41023a:	f47f aefc 	bne.w	410036 <_vfiprintf_r+0x936>
  41023e:	980e      	ldr	r0, [sp, #56]	; 0x38
  410240:	46d3      	mov	fp, sl
  410242:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  410244:	f100 0e01 	add.w	lr, r0, #1
  410248:	e69c      	b.n	40ff84 <_vfiprintf_r+0x884>
  41024a:	2a00      	cmp	r2, #0
  41024c:	f040 80c8 	bne.w	4103e0 <_vfiprintf_r+0xce0>
  410250:	f04f 0e01 	mov.w	lr, #1
  410254:	4610      	mov	r0, r2
  410256:	46d3      	mov	fp, sl
  410258:	e698      	b.n	40ff8c <_vfiprintf_r+0x88c>
  41025a:	aa0d      	add	r2, sp, #52	; 0x34
  41025c:	9900      	ldr	r1, [sp, #0]
  41025e:	9805      	ldr	r0, [sp, #20]
  410260:	f7ff fa12 	bl	40f688 <__sprint_r.part.0>
  410264:	2800      	cmp	r0, #0
  410266:	f47f aee6 	bne.w	410036 <_vfiprintf_r+0x936>
  41026a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  41026c:	46d3      	mov	fp, sl
  41026e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  410270:	f103 0e01 	add.w	lr, r3, #1
  410274:	e42c      	b.n	40fad0 <_vfiprintf_r+0x3d0>
  410276:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
  41027a:	f04f 0300 	mov.w	r3, #0
  41027e:	2230      	movs	r2, #48	; 0x30
  410280:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
  410284:	9a01      	ldr	r2, [sp, #4]
  410286:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  41028a:	2a00      	cmp	r2, #0
  41028c:	f046 0302 	orr.w	r3, r6, #2
  410290:	f2c0 80bb 	blt.w	41040a <_vfiprintf_r+0xd0a>
  410294:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  410298:	f046 0602 	orr.w	r6, r6, #2
  41029c:	f04f 0900 	mov.w	r9, #0
  4102a0:	e744      	b.n	41012c <_vfiprintf_r+0xa2c>
  4102a2:	f04f 0900 	mov.w	r9, #0
  4102a6:	488c      	ldr	r0, [pc, #560]	; (4104d8 <_vfiprintf_r+0xdd8>)
  4102a8:	e740      	b.n	41012c <_vfiprintf_r+0xa2c>
  4102aa:	9b01      	ldr	r3, [sp, #4]
  4102ac:	4264      	negs	r4, r4
  4102ae:	f04f 092d 	mov.w	r9, #45	; 0x2d
  4102b2:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  4102b6:	2b00      	cmp	r3, #0
  4102b8:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  4102bc:	f6ff ac85 	blt.w	40fbca <_vfiprintf_r+0x4ca>
  4102c0:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4102c4:	e481      	b.n	40fbca <_vfiprintf_r+0x4ca>
  4102c6:	9b07      	ldr	r3, [sp, #28]
  4102c8:	2b00      	cmp	r3, #0
  4102ca:	d063      	beq.n	410394 <_vfiprintf_r+0xc94>
  4102cc:	ab0c      	add	r3, sp, #48	; 0x30
  4102ce:	2202      	movs	r2, #2
  4102d0:	931a      	str	r3, [sp, #104]	; 0x68
  4102d2:	921b      	str	r2, [sp, #108]	; 0x6c
  4102d4:	f04f 0e01 	mov.w	lr, #1
  4102d8:	46d3      	mov	fp, sl
  4102da:	e715      	b.n	410108 <_vfiprintf_r+0xa08>
  4102dc:	f016 0940 	ands.w	r9, r6, #64	; 0x40
  4102e0:	d03b      	beq.n	41035a <_vfiprintf_r+0xc5a>
  4102e2:	9904      	ldr	r1, [sp, #16]
  4102e4:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  4102e8:	460b      	mov	r3, r1
  4102ea:	880c      	ldrh	r4, [r1, #0]
  4102ec:	9901      	ldr	r1, [sp, #4]
  4102ee:	3304      	adds	r3, #4
  4102f0:	2900      	cmp	r1, #0
  4102f2:	f04f 0500 	mov.w	r5, #0
  4102f6:	f2c0 808c 	blt.w	410412 <_vfiprintf_r+0xd12>
  4102fa:	ea54 0105 	orrs.w	r1, r4, r5
  4102fe:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  410302:	9304      	str	r3, [sp, #16]
  410304:	f43f aca5 	beq.w	40fc52 <_vfiprintf_r+0x552>
  410308:	4691      	mov	r9, r2
  41030a:	e4aa      	b.n	40fc62 <_vfiprintf_r+0x562>
  41030c:	06f0      	lsls	r0, r6, #27
  41030e:	d40a      	bmi.n	410326 <_vfiprintf_r+0xc26>
  410310:	0671      	lsls	r1, r6, #25
  410312:	d508      	bpl.n	410326 <_vfiprintf_r+0xc26>
  410314:	9a04      	ldr	r2, [sp, #16]
  410316:	6813      	ldr	r3, [r2, #0]
  410318:	3204      	adds	r2, #4
  41031a:	9204      	str	r2, [sp, #16]
  41031c:	f8bd 2008 	ldrh.w	r2, [sp, #8]
  410320:	801a      	strh	r2, [r3, #0]
  410322:	f7ff ba1e 	b.w	40f762 <_vfiprintf_r+0x62>
  410326:	9a04      	ldr	r2, [sp, #16]
  410328:	6813      	ldr	r3, [r2, #0]
  41032a:	3204      	adds	r2, #4
  41032c:	9204      	str	r2, [sp, #16]
  41032e:	9a02      	ldr	r2, [sp, #8]
  410330:	601a      	str	r2, [r3, #0]
  410332:	f7ff ba16 	b.w	40f762 <_vfiprintf_r+0x62>
  410336:	f04f 30ff 	mov.w	r0, #4294967295
  41033a:	f7ff bac9 	b.w	40f8d0 <_vfiprintf_r+0x1d0>
  41033e:	4616      	mov	r6, r2
  410340:	4865      	ldr	r0, [pc, #404]	; (4104d8 <_vfiprintf_r+0xdd8>)
  410342:	ea54 0205 	orrs.w	r2, r4, r5
  410346:	9304      	str	r3, [sp, #16]
  410348:	f04f 0900 	mov.w	r9, #0
  41034c:	f47f aeee 	bne.w	41012c <_vfiprintf_r+0xa2c>
  410350:	2400      	movs	r4, #0
  410352:	2500      	movs	r5, #0
  410354:	e6ea      	b.n	41012c <_vfiprintf_r+0xa2c>
  410356:	9b04      	ldr	r3, [sp, #16]
  410358:	e7f3      	b.n	410342 <_vfiprintf_r+0xc42>
  41035a:	9a04      	ldr	r2, [sp, #16]
  41035c:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  410360:	4613      	mov	r3, r2
  410362:	6814      	ldr	r4, [r2, #0]
  410364:	9a01      	ldr	r2, [sp, #4]
  410366:	3304      	adds	r3, #4
  410368:	2a00      	cmp	r2, #0
  41036a:	f04f 0500 	mov.w	r5, #0
  41036e:	db50      	blt.n	410412 <_vfiprintf_r+0xd12>
  410370:	ea54 0205 	orrs.w	r2, r4, r5
  410374:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  410378:	9304      	str	r3, [sp, #16]
  41037a:	f47f ac72 	bne.w	40fc62 <_vfiprintf_r+0x562>
  41037e:	e468      	b.n	40fc52 <_vfiprintf_r+0x552>
  410380:	aa0d      	add	r2, sp, #52	; 0x34
  410382:	9900      	ldr	r1, [sp, #0]
  410384:	9805      	ldr	r0, [sp, #20]
  410386:	f7ff f97f 	bl	40f688 <__sprint_r.part.0>
  41038a:	2800      	cmp	r0, #0
  41038c:	f47f ae53 	bne.w	410036 <_vfiprintf_r+0x936>
  410390:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  410392:	e678      	b.n	410086 <_vfiprintf_r+0x986>
  410394:	4610      	mov	r0, r2
  410396:	f04f 0e01 	mov.w	lr, #1
  41039a:	46d3      	mov	fp, sl
  41039c:	e5f6      	b.n	40ff8c <_vfiprintf_r+0x88c>
  41039e:	9904      	ldr	r1, [sp, #16]
  4103a0:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  4103a4:	460a      	mov	r2, r1
  4103a6:	880c      	ldrh	r4, [r1, #0]
  4103a8:	9901      	ldr	r1, [sp, #4]
  4103aa:	3204      	adds	r2, #4
  4103ac:	2900      	cmp	r1, #0
  4103ae:	f04f 0500 	mov.w	r5, #0
  4103b2:	db55      	blt.n	410460 <_vfiprintf_r+0xd60>
  4103b4:	ea54 0105 	orrs.w	r1, r4, r5
  4103b8:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4103bc:	9204      	str	r2, [sp, #16]
  4103be:	4699      	mov	r9, r3
  4103c0:	f47f ac03 	bne.w	40fbca <_vfiprintf_r+0x4ca>
  4103c4:	e4df      	b.n	40fd86 <_vfiprintf_r+0x686>
  4103c6:	9304      	str	r3, [sp, #16]
  4103c8:	e704      	b.n	4101d4 <_vfiprintf_r+0xad4>
  4103ca:	4638      	mov	r0, r7
  4103cc:	9404      	str	r4, [sp, #16]
  4103ce:	f7fc fa15 	bl	40c7fc <strlen>
  4103d2:	2300      	movs	r3, #0
  4103d4:	9003      	str	r0, [sp, #12]
  4103d6:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  4103da:	9301      	str	r3, [sp, #4]
  4103dc:	f7ff bab6 	b.w	40f94c <_vfiprintf_r+0x24c>
  4103e0:	aa0d      	add	r2, sp, #52	; 0x34
  4103e2:	9900      	ldr	r1, [sp, #0]
  4103e4:	9805      	ldr	r0, [sp, #20]
  4103e6:	f7ff f94f 	bl	40f688 <__sprint_r.part.0>
  4103ea:	2800      	cmp	r0, #0
  4103ec:	f47f ae23 	bne.w	410036 <_vfiprintf_r+0x936>
  4103f0:	980e      	ldr	r0, [sp, #56]	; 0x38
  4103f2:	46d3      	mov	fp, sl
  4103f4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4103f6:	f100 0e01 	add.w	lr, r0, #1
  4103fa:	e5c7      	b.n	40ff8c <_vfiprintf_r+0x88c>
  4103fc:	980e      	ldr	r0, [sp, #56]	; 0x38
  4103fe:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  410400:	3001      	adds	r0, #1
  410402:	f8df 90dc 	ldr.w	r9, [pc, #220]	; 4104e0 <_vfiprintf_r+0xde0>
  410406:	f7ff baec 	b.w	40f9e2 <_vfiprintf_r+0x2e2>
  41040a:	461e      	mov	r6, r3
  41040c:	f04f 0900 	mov.w	r9, #0
  410410:	e68c      	b.n	41012c <_vfiprintf_r+0xa2c>
  410412:	9304      	str	r3, [sp, #16]
  410414:	e423      	b.n	40fc5e <_vfiprintf_r+0x55e>
  410416:	f04f 0900 	mov.w	r9, #0
  41041a:	e799      	b.n	410350 <_vfiprintf_r+0xc50>
  41041c:	2b06      	cmp	r3, #6
  41041e:	bf28      	it	cs
  410420:	2306      	movcs	r3, #6
  410422:	9303      	str	r3, [sp, #12]
  410424:	9404      	str	r4, [sp, #16]
  410426:	ea23 75e3 	bic.w	r5, r3, r3, asr #31
  41042a:	4f2c      	ldr	r7, [pc, #176]	; (4104dc <_vfiprintf_r+0xddc>)
  41042c:	e512      	b.n	40fe54 <_vfiprintf_r+0x754>
  41042e:	9204      	str	r2, [sp, #16]
  410430:	e415      	b.n	40fc5e <_vfiprintf_r+0x55e>
  410432:	980e      	ldr	r0, [sp, #56]	; 0x38
  410434:	f8df 90a8 	ldr.w	r9, [pc, #168]	; 4104e0 <_vfiprintf_r+0xde0>
  410438:	3001      	adds	r0, #1
  41043a:	f7ff bb88 	b.w	40fb4e <_vfiprintf_r+0x44e>
  41043e:	46f4      	mov	ip, lr
  410440:	f8df 90a0 	ldr.w	r9, [pc, #160]	; 4104e4 <_vfiprintf_r+0xde4>
  410444:	f7ff bb2d 	b.w	40faa2 <_vfiprintf_r+0x3a2>
  410448:	2200      	movs	r2, #0
  41044a:	9201      	str	r2, [sp, #4]
  41044c:	f7ff b9c1 	b.w	40f7d2 <_vfiprintf_r+0xd2>
  410450:	9b01      	ldr	r3, [sp, #4]
  410452:	9404      	str	r4, [sp, #16]
  410454:	9303      	str	r3, [sp, #12]
  410456:	9001      	str	r0, [sp, #4]
  410458:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  41045c:	f7ff ba76 	b.w	40f94c <_vfiprintf_r+0x24c>
  410460:	9204      	str	r2, [sp, #16]
  410462:	4699      	mov	r9, r3
  410464:	e6b6      	b.n	4101d4 <_vfiprintf_r+0xad4>
  410466:	9a04      	ldr	r2, [sp, #16]
  410468:	6813      	ldr	r3, [r2, #0]
  41046a:	3204      	adds	r2, #4
  41046c:	2b00      	cmp	r3, #0
  41046e:	9301      	str	r3, [sp, #4]
  410470:	9204      	str	r2, [sp, #16]
  410472:	f898 3001 	ldrb.w	r3, [r8, #1]
  410476:	46a8      	mov	r8, r5
  410478:	f6bf a9a9 	bge.w	40f7ce <_vfiprintf_r+0xce>
  41047c:	f04f 32ff 	mov.w	r2, #4294967295
  410480:	9201      	str	r2, [sp, #4]
  410482:	f7ff b9a4 	b.w	40f7ce <_vfiprintf_r+0xce>
  410486:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  41048a:	e45f      	b.n	40fd4c <_vfiprintf_r+0x64c>
  41048c:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  410490:	f7ff bbc4 	b.w	40fc1c <_vfiprintf_r+0x51c>
  410494:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  410498:	f7ff bb77 	b.w	40fb8a <_vfiprintf_r+0x48a>
  41049c:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4104a0:	e487      	b.n	40fdb2 <_vfiprintf_r+0x6b2>
  4104a2:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4104a6:	e4a7      	b.n	40fdf8 <_vfiprintf_r+0x6f8>
  4104a8:	4699      	mov	r9, r3
  4104aa:	07f3      	lsls	r3, r6, #31
  4104ac:	d505      	bpl.n	4104ba <_vfiprintf_r+0xdba>
  4104ae:	af2a      	add	r7, sp, #168	; 0xa8
  4104b0:	2330      	movs	r3, #48	; 0x30
  4104b2:	f807 3d41 	strb.w	r3, [r7, #-65]!
  4104b6:	f7ff bba2 	b.w	40fbfe <_vfiprintf_r+0x4fe>
  4104ba:	9b01      	ldr	r3, [sp, #4]
  4104bc:	4657      	mov	r7, sl
  4104be:	9303      	str	r3, [sp, #12]
  4104c0:	f7ff ba44 	b.w	40f94c <_vfiprintf_r+0x24c>
  4104c4:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4104c8:	e517      	b.n	40fefa <_vfiprintf_r+0x7fa>
  4104ca:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4104ce:	e4fa      	b.n	40fec6 <_vfiprintf_r+0x7c6>
  4104d0:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4104d4:	e4d2      	b.n	40fe7c <_vfiprintf_r+0x77c>
  4104d6:	bf00      	nop
  4104d8:	004157a8 	.word	0x004157a8
  4104dc:	004157bc 	.word	0x004157bc
  4104e0:	004157e8 	.word	0x004157e8
  4104e4:	004157d8 	.word	0x004157d8

004104e8 <__sbprintf>:
  4104e8:	b5f0      	push	{r4, r5, r6, r7, lr}
  4104ea:	460c      	mov	r4, r1
  4104ec:	8989      	ldrh	r1, [r1, #12]
  4104ee:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
  4104f2:	6e65      	ldr	r5, [r4, #100]	; 0x64
  4104f4:	f021 0102 	bic.w	r1, r1, #2
  4104f8:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4104fa:	f8ad 100c 	strh.w	r1, [sp, #12]
  4104fe:	69e1      	ldr	r1, [r4, #28]
  410500:	89e7      	ldrh	r7, [r4, #14]
  410502:	9519      	str	r5, [sp, #100]	; 0x64
  410504:	2500      	movs	r5, #0
  410506:	9107      	str	r1, [sp, #28]
  410508:	9609      	str	r6, [sp, #36]	; 0x24
  41050a:	9506      	str	r5, [sp, #24]
  41050c:	ae1a      	add	r6, sp, #104	; 0x68
  41050e:	f44f 6580 	mov.w	r5, #1024	; 0x400
  410512:	4669      	mov	r1, sp
  410514:	9600      	str	r6, [sp, #0]
  410516:	9604      	str	r6, [sp, #16]
  410518:	9502      	str	r5, [sp, #8]
  41051a:	9505      	str	r5, [sp, #20]
  41051c:	f8ad 700e 	strh.w	r7, [sp, #14]
  410520:	4606      	mov	r6, r0
  410522:	f7ff f8ed 	bl	40f700 <_vfiprintf_r>
  410526:	1e05      	subs	r5, r0, #0
  410528:	db07      	blt.n	41053a <__sbprintf+0x52>
  41052a:	4630      	mov	r0, r6
  41052c:	4669      	mov	r1, sp
  41052e:	f001 f90d 	bl	41174c <_fflush_r>
  410532:	2800      	cmp	r0, #0
  410534:	bf18      	it	ne
  410536:	f04f 35ff 	movne.w	r5, #4294967295
  41053a:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  41053e:	065b      	lsls	r3, r3, #25
  410540:	d503      	bpl.n	41054a <__sbprintf+0x62>
  410542:	89a3      	ldrh	r3, [r4, #12]
  410544:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  410548:	81a3      	strh	r3, [r4, #12]
  41054a:	4628      	mov	r0, r5
  41054c:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
  410550:	bdf0      	pop	{r4, r5, r6, r7, pc}
  410552:	bf00      	nop

00410554 <_vsprintf_r>:
  410554:	b5f0      	push	{r4, r5, r6, r7, lr}
  410556:	460d      	mov	r5, r1
  410558:	f64f 77ff 	movw	r7, #65535	; 0xffff
  41055c:	b09b      	sub	sp, #108	; 0x6c
  41055e:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  410562:	f44f 7602 	mov.w	r6, #520	; 0x208
  410566:	4669      	mov	r1, sp
  410568:	9500      	str	r5, [sp, #0]
  41056a:	9504      	str	r5, [sp, #16]
  41056c:	f8ad 700e 	strh.w	r7, [sp, #14]
  410570:	f8ad 600c 	strh.w	r6, [sp, #12]
  410574:	9402      	str	r4, [sp, #8]
  410576:	9405      	str	r4, [sp, #20]
  410578:	f7fd fcd8 	bl	40df2c <_svfprintf_r>
  41057c:	9b00      	ldr	r3, [sp, #0]
  41057e:	2200      	movs	r2, #0
  410580:	701a      	strb	r2, [r3, #0]
  410582:	b01b      	add	sp, #108	; 0x6c
  410584:	bdf0      	pop	{r4, r5, r6, r7, pc}
  410586:	bf00      	nop

00410588 <vsprintf>:
  410588:	b410      	push	{r4}
  41058a:	4c04      	ldr	r4, [pc, #16]	; (41059c <vsprintf+0x14>)
  41058c:	4613      	mov	r3, r2
  41058e:	460a      	mov	r2, r1
  410590:	4601      	mov	r1, r0
  410592:	6820      	ldr	r0, [r4, #0]
  410594:	bc10      	pop	{r4}
  410596:	f7ff bfdd 	b.w	410554 <_vsprintf_r>
  41059a:	bf00      	nop
  41059c:	200005e0 	.word	0x200005e0

004105a0 <__swsetup_r>:
  4105a0:	b538      	push	{r3, r4, r5, lr}
  4105a2:	4b30      	ldr	r3, [pc, #192]	; (410664 <__swsetup_r+0xc4>)
  4105a4:	4605      	mov	r5, r0
  4105a6:	6818      	ldr	r0, [r3, #0]
  4105a8:	460c      	mov	r4, r1
  4105aa:	b110      	cbz	r0, 4105b2 <__swsetup_r+0x12>
  4105ac:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4105ae:	2b00      	cmp	r3, #0
  4105b0:	d038      	beq.n	410624 <__swsetup_r+0x84>
  4105b2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4105b6:	b293      	uxth	r3, r2
  4105b8:	0718      	lsls	r0, r3, #28
  4105ba:	d50c      	bpl.n	4105d6 <__swsetup_r+0x36>
  4105bc:	6920      	ldr	r0, [r4, #16]
  4105be:	b1a8      	cbz	r0, 4105ec <__swsetup_r+0x4c>
  4105c0:	f013 0201 	ands.w	r2, r3, #1
  4105c4:	d01e      	beq.n	410604 <__swsetup_r+0x64>
  4105c6:	6963      	ldr	r3, [r4, #20]
  4105c8:	2200      	movs	r2, #0
  4105ca:	425b      	negs	r3, r3
  4105cc:	61a3      	str	r3, [r4, #24]
  4105ce:	60a2      	str	r2, [r4, #8]
  4105d0:	b1f0      	cbz	r0, 410610 <__swsetup_r+0x70>
  4105d2:	2000      	movs	r0, #0
  4105d4:	bd38      	pop	{r3, r4, r5, pc}
  4105d6:	06d9      	lsls	r1, r3, #27
  4105d8:	d53b      	bpl.n	410652 <__swsetup_r+0xb2>
  4105da:	0758      	lsls	r0, r3, #29
  4105dc:	d425      	bmi.n	41062a <__swsetup_r+0x8a>
  4105de:	6920      	ldr	r0, [r4, #16]
  4105e0:	f042 0308 	orr.w	r3, r2, #8
  4105e4:	81a3      	strh	r3, [r4, #12]
  4105e6:	b29b      	uxth	r3, r3
  4105e8:	2800      	cmp	r0, #0
  4105ea:	d1e9      	bne.n	4105c0 <__swsetup_r+0x20>
  4105ec:	f403 7220 	and.w	r2, r3, #640	; 0x280
  4105f0:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  4105f4:	d0e4      	beq.n	4105c0 <__swsetup_r+0x20>
  4105f6:	4628      	mov	r0, r5
  4105f8:	4621      	mov	r1, r4
  4105fa:	f002 f887 	bl	41270c <__smakebuf_r>
  4105fe:	89a3      	ldrh	r3, [r4, #12]
  410600:	6920      	ldr	r0, [r4, #16]
  410602:	e7dd      	b.n	4105c0 <__swsetup_r+0x20>
  410604:	0799      	lsls	r1, r3, #30
  410606:	bf58      	it	pl
  410608:	6962      	ldrpl	r2, [r4, #20]
  41060a:	60a2      	str	r2, [r4, #8]
  41060c:	2800      	cmp	r0, #0
  41060e:	d1e0      	bne.n	4105d2 <__swsetup_r+0x32>
  410610:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  410614:	061a      	lsls	r2, r3, #24
  410616:	d5dd      	bpl.n	4105d4 <__swsetup_r+0x34>
  410618:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  41061c:	81a3      	strh	r3, [r4, #12]
  41061e:	f04f 30ff 	mov.w	r0, #4294967295
  410622:	bd38      	pop	{r3, r4, r5, pc}
  410624:	f001 f926 	bl	411874 <__sinit>
  410628:	e7c3      	b.n	4105b2 <__swsetup_r+0x12>
  41062a:	6b21      	ldr	r1, [r4, #48]	; 0x30
  41062c:	b151      	cbz	r1, 410644 <__swsetup_r+0xa4>
  41062e:	f104 0340 	add.w	r3, r4, #64	; 0x40
  410632:	4299      	cmp	r1, r3
  410634:	d004      	beq.n	410640 <__swsetup_r+0xa0>
  410636:	4628      	mov	r0, r5
  410638:	f001 f9e4 	bl	411a04 <_free_r>
  41063c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  410640:	2300      	movs	r3, #0
  410642:	6323      	str	r3, [r4, #48]	; 0x30
  410644:	6920      	ldr	r0, [r4, #16]
  410646:	2300      	movs	r3, #0
  410648:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  41064c:	e884 0009 	stmia.w	r4, {r0, r3}
  410650:	e7c6      	b.n	4105e0 <__swsetup_r+0x40>
  410652:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  410656:	2309      	movs	r3, #9
  410658:	602b      	str	r3, [r5, #0]
  41065a:	f04f 30ff 	mov.w	r0, #4294967295
  41065e:	81a2      	strh	r2, [r4, #12]
  410660:	bd38      	pop	{r3, r4, r5, pc}
  410662:	bf00      	nop
  410664:	200005e0 	.word	0x200005e0

00410668 <register_fini>:
  410668:	4b02      	ldr	r3, [pc, #8]	; (410674 <register_fini+0xc>)
  41066a:	b113      	cbz	r3, 410672 <register_fini+0xa>
  41066c:	4802      	ldr	r0, [pc, #8]	; (410678 <register_fini+0x10>)
  41066e:	f000 b805 	b.w	41067c <atexit>
  410672:	4770      	bx	lr
  410674:	00000000 	.word	0x00000000
  410678:	00411889 	.word	0x00411889

0041067c <atexit>:
  41067c:	2300      	movs	r3, #0
  41067e:	4601      	mov	r1, r0
  410680:	461a      	mov	r2, r3
  410682:	4618      	mov	r0, r3
  410684:	f003 bbba 	b.w	413dfc <__register_exitproc>

00410688 <quorem>:
  410688:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  41068c:	6903      	ldr	r3, [r0, #16]
  41068e:	690f      	ldr	r7, [r1, #16]
  410690:	b083      	sub	sp, #12
  410692:	429f      	cmp	r7, r3
  410694:	f300 8089 	bgt.w	4107aa <quorem+0x122>
  410698:	3f01      	subs	r7, #1
  41069a:	f101 0614 	add.w	r6, r1, #20
  41069e:	f100 0a14 	add.w	sl, r0, #20
  4106a2:	f856 3027 	ldr.w	r3, [r6, r7, lsl #2]
  4106a6:	f85a 2027 	ldr.w	r2, [sl, r7, lsl #2]
  4106aa:	3301      	adds	r3, #1
  4106ac:	fbb2 f8f3 	udiv	r8, r2, r3
  4106b0:	00bb      	lsls	r3, r7, #2
  4106b2:	9300      	str	r3, [sp, #0]
  4106b4:	eb06 0903 	add.w	r9, r6, r3
  4106b8:	4453      	add	r3, sl
  4106ba:	9301      	str	r3, [sp, #4]
  4106bc:	f1b8 0f00 	cmp.w	r8, #0
  4106c0:	d03b      	beq.n	41073a <quorem+0xb2>
  4106c2:	2300      	movs	r3, #0
  4106c4:	461c      	mov	r4, r3
  4106c6:	46b4      	mov	ip, r6
  4106c8:	46d6      	mov	lr, sl
  4106ca:	f85c bb04 	ldr.w	fp, [ip], #4
  4106ce:	f8de 5000 	ldr.w	r5, [lr]
  4106d2:	fa1f f28b 	uxth.w	r2, fp
  4106d6:	fb08 3202 	mla	r2, r8, r2, r3
  4106da:	ea4f 4b1b 	mov.w	fp, fp, lsr #16
  4106de:	0c13      	lsrs	r3, r2, #16
  4106e0:	fb08 330b 	mla	r3, r8, fp, r3
  4106e4:	b292      	uxth	r2, r2
  4106e6:	1aa4      	subs	r4, r4, r2
  4106e8:	fa1f fb83 	uxth.w	fp, r3
  4106ec:	b2aa      	uxth	r2, r5
  4106ee:	4422      	add	r2, r4
  4106f0:	ebcb 4415 	rsb	r4, fp, r5, lsr #16
  4106f4:	eb04 4422 	add.w	r4, r4, r2, asr #16
  4106f8:	b292      	uxth	r2, r2
  4106fa:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
  4106fe:	45e1      	cmp	r9, ip
  410700:	f84e 2b04 	str.w	r2, [lr], #4
  410704:	ea4f 4424 	mov.w	r4, r4, asr #16
  410708:	ea4f 4313 	mov.w	r3, r3, lsr #16
  41070c:	d2dd      	bcs.n	4106ca <quorem+0x42>
  41070e:	9b00      	ldr	r3, [sp, #0]
  410710:	f85a 3003 	ldr.w	r3, [sl, r3]
  410714:	b98b      	cbnz	r3, 41073a <quorem+0xb2>
  410716:	9c01      	ldr	r4, [sp, #4]
  410718:	1f23      	subs	r3, r4, #4
  41071a:	459a      	cmp	sl, r3
  41071c:	d20c      	bcs.n	410738 <quorem+0xb0>
  41071e:	f854 3c04 	ldr.w	r3, [r4, #-4]
  410722:	b94b      	cbnz	r3, 410738 <quorem+0xb0>
  410724:	f1a4 0308 	sub.w	r3, r4, #8
  410728:	e002      	b.n	410730 <quorem+0xa8>
  41072a:	681a      	ldr	r2, [r3, #0]
  41072c:	3b04      	subs	r3, #4
  41072e:	b91a      	cbnz	r2, 410738 <quorem+0xb0>
  410730:	459a      	cmp	sl, r3
  410732:	f107 37ff 	add.w	r7, r7, #4294967295
  410736:	d3f8      	bcc.n	41072a <quorem+0xa2>
  410738:	6107      	str	r7, [r0, #16]
  41073a:	4604      	mov	r4, r0
  41073c:	f002 fde6 	bl	41330c <__mcmp>
  410740:	2800      	cmp	r0, #0
  410742:	db2e      	blt.n	4107a2 <quorem+0x11a>
  410744:	2300      	movs	r3, #0
  410746:	4655      	mov	r5, sl
  410748:	4619      	mov	r1, r3
  41074a:	f108 0801 	add.w	r8, r8, #1
  41074e:	f856 2b04 	ldr.w	r2, [r6], #4
  410752:	682b      	ldr	r3, [r5, #0]
  410754:	b290      	uxth	r0, r2
  410756:	1a08      	subs	r0, r1, r0
  410758:	0c12      	lsrs	r2, r2, #16
  41075a:	b299      	uxth	r1, r3
  41075c:	ebc2 4313 	rsb	r3, r2, r3, lsr #16
  410760:	1842      	adds	r2, r0, r1
  410762:	eb03 4322 	add.w	r3, r3, r2, asr #16
  410766:	b292      	uxth	r2, r2
  410768:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  41076c:	45b1      	cmp	r9, r6
  41076e:	f845 2b04 	str.w	r2, [r5], #4
  410772:	ea4f 4123 	mov.w	r1, r3, asr #16
  410776:	d2ea      	bcs.n	41074e <quorem+0xc6>
  410778:	f85a 2027 	ldr.w	r2, [sl, r7, lsl #2]
  41077c:	eb0a 0387 	add.w	r3, sl, r7, lsl #2
  410780:	b97a      	cbnz	r2, 4107a2 <quorem+0x11a>
  410782:	1f1a      	subs	r2, r3, #4
  410784:	4592      	cmp	sl, r2
  410786:	d20b      	bcs.n	4107a0 <quorem+0x118>
  410788:	f853 2c04 	ldr.w	r2, [r3, #-4]
  41078c:	b942      	cbnz	r2, 4107a0 <quorem+0x118>
  41078e:	3b08      	subs	r3, #8
  410790:	e002      	b.n	410798 <quorem+0x110>
  410792:	681a      	ldr	r2, [r3, #0]
  410794:	3b04      	subs	r3, #4
  410796:	b91a      	cbnz	r2, 4107a0 <quorem+0x118>
  410798:	459a      	cmp	sl, r3
  41079a:	f107 37ff 	add.w	r7, r7, #4294967295
  41079e:	d3f8      	bcc.n	410792 <quorem+0x10a>
  4107a0:	6127      	str	r7, [r4, #16]
  4107a2:	4640      	mov	r0, r8
  4107a4:	b003      	add	sp, #12
  4107a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4107aa:	2000      	movs	r0, #0
  4107ac:	b003      	add	sp, #12
  4107ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4107b2:	bf00      	nop
  4107b4:	0000      	movs	r0, r0
	...

004107b8 <_dtoa_r>:
  4107b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4107bc:	6c01      	ldr	r1, [r0, #64]	; 0x40
  4107be:	b099      	sub	sp, #100	; 0x64
  4107c0:	4681      	mov	r9, r0
  4107c2:	4692      	mov	sl, r2
  4107c4:	469b      	mov	fp, r3
  4107c6:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4107c8:	b149      	cbz	r1, 4107de <_dtoa_r+0x26>
  4107ca:	6c42      	ldr	r2, [r0, #68]	; 0x44
  4107cc:	2301      	movs	r3, #1
  4107ce:	4093      	lsls	r3, r2
  4107d0:	608b      	str	r3, [r1, #8]
  4107d2:	604a      	str	r2, [r1, #4]
  4107d4:	f002 fb68 	bl	412ea8 <_Bfree>
  4107d8:	2300      	movs	r3, #0
  4107da:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
  4107de:	f1bb 0f00 	cmp.w	fp, #0
  4107e2:	46d8      	mov	r8, fp
  4107e4:	db33      	blt.n	41084e <_dtoa_r+0x96>
  4107e6:	2300      	movs	r3, #0
  4107e8:	6023      	str	r3, [r4, #0]
  4107ea:	4ba3      	ldr	r3, [pc, #652]	; (410a78 <_dtoa_r+0x2c0>)
  4107ec:	461a      	mov	r2, r3
  4107ee:	ea08 0303 	and.w	r3, r8, r3
  4107f2:	4293      	cmp	r3, r2
  4107f4:	d014      	beq.n	410820 <_dtoa_r+0x68>
  4107f6:	2200      	movs	r2, #0
  4107f8:	2300      	movs	r3, #0
  4107fa:	4650      	mov	r0, sl
  4107fc:	4659      	mov	r1, fp
  4107fe:	f7fb f909 	bl	40ba14 <__aeabi_dcmpeq>
  410802:	4605      	mov	r5, r0
  410804:	b348      	cbz	r0, 41085a <_dtoa_r+0xa2>
  410806:	9a24      	ldr	r2, [sp, #144]	; 0x90
  410808:	2301      	movs	r3, #1
  41080a:	6013      	str	r3, [r2, #0]
  41080c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  41080e:	2b00      	cmp	r3, #0
  410810:	f000 80c5 	beq.w	41099e <_dtoa_r+0x1e6>
  410814:	4899      	ldr	r0, [pc, #612]	; (410a7c <_dtoa_r+0x2c4>)
  410816:	6018      	str	r0, [r3, #0]
  410818:	3801      	subs	r0, #1
  41081a:	b019      	add	sp, #100	; 0x64
  41081c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  410820:	f242 730f 	movw	r3, #9999	; 0x270f
  410824:	9a24      	ldr	r2, [sp, #144]	; 0x90
  410826:	6013      	str	r3, [r2, #0]
  410828:	f1ba 0f00 	cmp.w	sl, #0
  41082c:	f000 80a2 	beq.w	410974 <_dtoa_r+0x1bc>
  410830:	4893      	ldr	r0, [pc, #588]	; (410a80 <_dtoa_r+0x2c8>)
  410832:	9b26      	ldr	r3, [sp, #152]	; 0x98
  410834:	2b00      	cmp	r3, #0
  410836:	d0f0      	beq.n	41081a <_dtoa_r+0x62>
  410838:	78c3      	ldrb	r3, [r0, #3]
  41083a:	2b00      	cmp	r3, #0
  41083c:	f000 80b1 	beq.w	4109a2 <_dtoa_r+0x1ea>
  410840:	f100 0308 	add.w	r3, r0, #8
  410844:	9a26      	ldr	r2, [sp, #152]	; 0x98
  410846:	6013      	str	r3, [r2, #0]
  410848:	b019      	add	sp, #100	; 0x64
  41084a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  41084e:	2301      	movs	r3, #1
  410850:	f02b 4800 	bic.w	r8, fp, #2147483648	; 0x80000000
  410854:	6023      	str	r3, [r4, #0]
  410856:	46c3      	mov	fp, r8
  410858:	e7c7      	b.n	4107ea <_dtoa_r+0x32>
  41085a:	aa16      	add	r2, sp, #88	; 0x58
  41085c:	ab17      	add	r3, sp, #92	; 0x5c
  41085e:	9201      	str	r2, [sp, #4]
  410860:	9300      	str	r3, [sp, #0]
  410862:	4652      	mov	r2, sl
  410864:	465b      	mov	r3, fp
  410866:	4648      	mov	r0, r9
  410868:	f002 fe90 	bl	41358c <__d2b>
  41086c:	ea5f 5418 	movs.w	r4, r8, lsr #20
  410870:	9009      	str	r0, [sp, #36]	; 0x24
  410872:	f040 8088 	bne.w	410986 <_dtoa_r+0x1ce>
  410876:	9d16      	ldr	r5, [sp, #88]	; 0x58
  410878:	9c17      	ldr	r4, [sp, #92]	; 0x5c
  41087a:	442c      	add	r4, r5
  41087c:	f204 4332 	addw	r3, r4, #1074	; 0x432
  410880:	2b20      	cmp	r3, #32
  410882:	f340 828a 	ble.w	410d9a <_dtoa_r+0x5e2>
  410886:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  41088a:	f204 4012 	addw	r0, r4, #1042	; 0x412
  41088e:	fa08 f803 	lsl.w	r8, r8, r3
  410892:	fa2a f000 	lsr.w	r0, sl, r0
  410896:	ea40 0008 	orr.w	r0, r0, r8
  41089a:	f7fa fddd 	bl	40b458 <__aeabi_ui2d>
  41089e:	2301      	movs	r3, #1
  4108a0:	3c01      	subs	r4, #1
  4108a2:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  4108a6:	930f      	str	r3, [sp, #60]	; 0x3c
  4108a8:	2200      	movs	r2, #0
  4108aa:	4b76      	ldr	r3, [pc, #472]	; (410a84 <_dtoa_r+0x2cc>)
  4108ac:	f7fa fc96 	bl	40b1dc <__aeabi_dsub>
  4108b0:	a36b      	add	r3, pc, #428	; (adr r3, 410a60 <_dtoa_r+0x2a8>)
  4108b2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4108b6:	f7fa fe45 	bl	40b544 <__aeabi_dmul>
  4108ba:	a36b      	add	r3, pc, #428	; (adr r3, 410a68 <_dtoa_r+0x2b0>)
  4108bc:	e9d3 2300 	ldrd	r2, r3, [r3]
  4108c0:	f7fa fc8e 	bl	40b1e0 <__adddf3>
  4108c4:	4606      	mov	r6, r0
  4108c6:	4620      	mov	r0, r4
  4108c8:	460f      	mov	r7, r1
  4108ca:	f7fa fdd5 	bl	40b478 <__aeabi_i2d>
  4108ce:	a368      	add	r3, pc, #416	; (adr r3, 410a70 <_dtoa_r+0x2b8>)
  4108d0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4108d4:	f7fa fe36 	bl	40b544 <__aeabi_dmul>
  4108d8:	4602      	mov	r2, r0
  4108da:	460b      	mov	r3, r1
  4108dc:	4630      	mov	r0, r6
  4108de:	4639      	mov	r1, r7
  4108e0:	f7fa fc7e 	bl	40b1e0 <__adddf3>
  4108e4:	4606      	mov	r6, r0
  4108e6:	460f      	mov	r7, r1
  4108e8:	f7fb f8c6 	bl	40ba78 <__aeabi_d2iz>
  4108ec:	2200      	movs	r2, #0
  4108ee:	9003      	str	r0, [sp, #12]
  4108f0:	2300      	movs	r3, #0
  4108f2:	4630      	mov	r0, r6
  4108f4:	4639      	mov	r1, r7
  4108f6:	f7fb f897 	bl	40ba28 <__aeabi_dcmplt>
  4108fa:	2800      	cmp	r0, #0
  4108fc:	f040 8229 	bne.w	410d52 <_dtoa_r+0x59a>
  410900:	9e03      	ldr	r6, [sp, #12]
  410902:	2e16      	cmp	r6, #22
  410904:	f200 8222 	bhi.w	410d4c <_dtoa_r+0x594>
  410908:	495f      	ldr	r1, [pc, #380]	; (410a88 <_dtoa_r+0x2d0>)
  41090a:	4652      	mov	r2, sl
  41090c:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
  410910:	465b      	mov	r3, fp
  410912:	e9d1 0100 	ldrd	r0, r1, [r1]
  410916:	f7fb f8a5 	bl	40ba64 <__aeabi_dcmpgt>
  41091a:	2800      	cmp	r0, #0
  41091c:	f000 8242 	beq.w	410da4 <_dtoa_r+0x5ec>
  410920:	1e73      	subs	r3, r6, #1
  410922:	9303      	str	r3, [sp, #12]
  410924:	2300      	movs	r3, #0
  410926:	930d      	str	r3, [sp, #52]	; 0x34
  410928:	1b2c      	subs	r4, r5, r4
  41092a:	1e63      	subs	r3, r4, #1
  41092c:	9304      	str	r3, [sp, #16]
  41092e:	f100 822b 	bmi.w	410d88 <_dtoa_r+0x5d0>
  410932:	2300      	movs	r3, #0
  410934:	9306      	str	r3, [sp, #24]
  410936:	9b03      	ldr	r3, [sp, #12]
  410938:	2b00      	cmp	r3, #0
  41093a:	f2c0 821c 	blt.w	410d76 <_dtoa_r+0x5be>
  41093e:	9a04      	ldr	r2, [sp, #16]
  410940:	930c      	str	r3, [sp, #48]	; 0x30
  410942:	4611      	mov	r1, r2
  410944:	4419      	add	r1, r3
  410946:	2300      	movs	r3, #0
  410948:	9104      	str	r1, [sp, #16]
  41094a:	930b      	str	r3, [sp, #44]	; 0x2c
  41094c:	9b22      	ldr	r3, [sp, #136]	; 0x88
  41094e:	2b09      	cmp	r3, #9
  410950:	d829      	bhi.n	4109a6 <_dtoa_r+0x1ee>
  410952:	2b05      	cmp	r3, #5
  410954:	f340 8652 	ble.w	4115fc <_dtoa_r+0xe44>
  410958:	3b04      	subs	r3, #4
  41095a:	9322      	str	r3, [sp, #136]	; 0x88
  41095c:	2500      	movs	r5, #0
  41095e:	9b22      	ldr	r3, [sp, #136]	; 0x88
  410960:	3b02      	subs	r3, #2
  410962:	2b03      	cmp	r3, #3
  410964:	f200 862f 	bhi.w	4115c6 <_dtoa_r+0xe0e>
  410968:	e8df f013 	tbh	[pc, r3, lsl #1]
  41096c:	02200327 	.word	0x02200327
  410970:	04530332 	.word	0x04530332
  410974:	4b42      	ldr	r3, [pc, #264]	; (410a80 <_dtoa_r+0x2c8>)
  410976:	4a45      	ldr	r2, [pc, #276]	; (410a8c <_dtoa_r+0x2d4>)
  410978:	f3c8 0013 	ubfx	r0, r8, #0, #20
  41097c:	2800      	cmp	r0, #0
  41097e:	bf14      	ite	ne
  410980:	4618      	movne	r0, r3
  410982:	4610      	moveq	r0, r2
  410984:	e755      	b.n	410832 <_dtoa_r+0x7a>
  410986:	f3cb 0313 	ubfx	r3, fp, #0, #20
  41098a:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  41098e:	950f      	str	r5, [sp, #60]	; 0x3c
  410990:	4650      	mov	r0, sl
  410992:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
  410996:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  41099a:	9d16      	ldr	r5, [sp, #88]	; 0x58
  41099c:	e784      	b.n	4108a8 <_dtoa_r+0xf0>
  41099e:	483c      	ldr	r0, [pc, #240]	; (410a90 <_dtoa_r+0x2d8>)
  4109a0:	e73b      	b.n	41081a <_dtoa_r+0x62>
  4109a2:	1cc3      	adds	r3, r0, #3
  4109a4:	e74e      	b.n	410844 <_dtoa_r+0x8c>
  4109a6:	2100      	movs	r1, #0
  4109a8:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  4109ac:	4648      	mov	r0, r9
  4109ae:	9122      	str	r1, [sp, #136]	; 0x88
  4109b0:	f002 fa52 	bl	412e58 <_Balloc>
  4109b4:	f04f 33ff 	mov.w	r3, #4294967295
  4109b8:	9a22      	ldr	r2, [sp, #136]	; 0x88
  4109ba:	9307      	str	r3, [sp, #28]
  4109bc:	930e      	str	r3, [sp, #56]	; 0x38
  4109be:	2301      	movs	r3, #1
  4109c0:	9008      	str	r0, [sp, #32]
  4109c2:	9223      	str	r2, [sp, #140]	; 0x8c
  4109c4:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
  4109c8:	930a      	str	r3, [sp, #40]	; 0x28
  4109ca:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4109cc:	2b00      	cmp	r3, #0
  4109ce:	f2c0 80ca 	blt.w	410b66 <_dtoa_r+0x3ae>
  4109d2:	9a03      	ldr	r2, [sp, #12]
  4109d4:	2a0e      	cmp	r2, #14
  4109d6:	f300 80c6 	bgt.w	410b66 <_dtoa_r+0x3ae>
  4109da:	4b2b      	ldr	r3, [pc, #172]	; (410a88 <_dtoa_r+0x2d0>)
  4109dc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4109e0:	cb18      	ldmia	r3, {r3, r4}
  4109e2:	e9cd 3404 	strd	r3, r4, [sp, #16]
  4109e6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4109e8:	2b00      	cmp	r3, #0
  4109ea:	f2c0 82fc 	blt.w	410fe6 <_dtoa_r+0x82e>
  4109ee:	4656      	mov	r6, sl
  4109f0:	465f      	mov	r7, fp
  4109f2:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
  4109f6:	4630      	mov	r0, r6
  4109f8:	4652      	mov	r2, sl
  4109fa:	465b      	mov	r3, fp
  4109fc:	4639      	mov	r1, r7
  4109fe:	f7fa fecb 	bl	40b798 <__aeabi_ddiv>
  410a02:	f7fb f839 	bl	40ba78 <__aeabi_d2iz>
  410a06:	4604      	mov	r4, r0
  410a08:	f7fa fd36 	bl	40b478 <__aeabi_i2d>
  410a0c:	4652      	mov	r2, sl
  410a0e:	465b      	mov	r3, fp
  410a10:	f7fa fd98 	bl	40b544 <__aeabi_dmul>
  410a14:	4602      	mov	r2, r0
  410a16:	460b      	mov	r3, r1
  410a18:	4630      	mov	r0, r6
  410a1a:	4639      	mov	r1, r7
  410a1c:	f7fa fbde 	bl	40b1dc <__aeabi_dsub>
  410a20:	9e07      	ldr	r6, [sp, #28]
  410a22:	9f08      	ldr	r7, [sp, #32]
  410a24:	f104 0530 	add.w	r5, r4, #48	; 0x30
  410a28:	2e01      	cmp	r6, #1
  410a2a:	703d      	strb	r5, [r7, #0]
  410a2c:	4602      	mov	r2, r0
  410a2e:	460b      	mov	r3, r1
  410a30:	f107 0501 	add.w	r5, r7, #1
  410a34:	d05e      	beq.n	410af4 <_dtoa_r+0x33c>
  410a36:	2200      	movs	r2, #0
  410a38:	4b16      	ldr	r3, [pc, #88]	; (410a94 <_dtoa_r+0x2dc>)
  410a3a:	f7fa fd83 	bl	40b544 <__aeabi_dmul>
  410a3e:	2200      	movs	r2, #0
  410a40:	2300      	movs	r3, #0
  410a42:	4606      	mov	r6, r0
  410a44:	460f      	mov	r7, r1
  410a46:	f7fa ffe5 	bl	40ba14 <__aeabi_dcmpeq>
  410a4a:	2800      	cmp	r0, #0
  410a4c:	d178      	bne.n	410b40 <_dtoa_r+0x388>
  410a4e:	f8cd 9018 	str.w	r9, [sp, #24]
  410a52:	f8dd a01c 	ldr.w	sl, [sp, #28]
  410a56:	f8dd b020 	ldr.w	fp, [sp, #32]
  410a5a:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
  410a5e:	e028      	b.n	410ab2 <_dtoa_r+0x2fa>
  410a60:	636f4361 	.word	0x636f4361
  410a64:	3fd287a7 	.word	0x3fd287a7
  410a68:	8b60c8b3 	.word	0x8b60c8b3
  410a6c:	3fc68a28 	.word	0x3fc68a28
  410a70:	509f79fb 	.word	0x509f79fb
  410a74:	3fd34413 	.word	0x3fd34413
  410a78:	7ff00000 	.word	0x7ff00000
  410a7c:	004157c5 	.word	0x004157c5
  410a80:	00415804 	.word	0x00415804
  410a84:	3ff80000 	.word	0x3ff80000
  410a88:	00415918 	.word	0x00415918
  410a8c:	004157f8 	.word	0x004157f8
  410a90:	004157c4 	.word	0x004157c4
  410a94:	40240000 	.word	0x40240000
  410a98:	2200      	movs	r2, #0
  410a9a:	4bc3      	ldr	r3, [pc, #780]	; (410da8 <_dtoa_r+0x5f0>)
  410a9c:	f7fa fd52 	bl	40b544 <__aeabi_dmul>
  410aa0:	2200      	movs	r2, #0
  410aa2:	2300      	movs	r3, #0
  410aa4:	4606      	mov	r6, r0
  410aa6:	460f      	mov	r7, r1
  410aa8:	f7fa ffb4 	bl	40ba14 <__aeabi_dcmpeq>
  410aac:	2800      	cmp	r0, #0
  410aae:	f040 83b3 	bne.w	411218 <_dtoa_r+0xa60>
  410ab2:	4642      	mov	r2, r8
  410ab4:	464b      	mov	r3, r9
  410ab6:	4630      	mov	r0, r6
  410ab8:	4639      	mov	r1, r7
  410aba:	f7fa fe6d 	bl	40b798 <__aeabi_ddiv>
  410abe:	f7fa ffdb 	bl	40ba78 <__aeabi_d2iz>
  410ac2:	4604      	mov	r4, r0
  410ac4:	f7fa fcd8 	bl	40b478 <__aeabi_i2d>
  410ac8:	4642      	mov	r2, r8
  410aca:	464b      	mov	r3, r9
  410acc:	f7fa fd3a 	bl	40b544 <__aeabi_dmul>
  410ad0:	4602      	mov	r2, r0
  410ad2:	460b      	mov	r3, r1
  410ad4:	4630      	mov	r0, r6
  410ad6:	4639      	mov	r1, r7
  410ad8:	f7fa fb80 	bl	40b1dc <__aeabi_dsub>
  410adc:	f104 0630 	add.w	r6, r4, #48	; 0x30
  410ae0:	f805 6b01 	strb.w	r6, [r5], #1
  410ae4:	ebcb 0605 	rsb	r6, fp, r5
  410ae8:	4556      	cmp	r6, sl
  410aea:	4602      	mov	r2, r0
  410aec:	460b      	mov	r3, r1
  410aee:	d1d3      	bne.n	410a98 <_dtoa_r+0x2e0>
  410af0:	f8dd 9018 	ldr.w	r9, [sp, #24]
  410af4:	4610      	mov	r0, r2
  410af6:	4619      	mov	r1, r3
  410af8:	f7fa fb72 	bl	40b1e0 <__adddf3>
  410afc:	4606      	mov	r6, r0
  410afe:	460f      	mov	r7, r1
  410b00:	4602      	mov	r2, r0
  410b02:	460b      	mov	r3, r1
  410b04:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  410b08:	f7fa ff8e 	bl	40ba28 <__aeabi_dcmplt>
  410b0c:	b940      	cbnz	r0, 410b20 <_dtoa_r+0x368>
  410b0e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  410b12:	4632      	mov	r2, r6
  410b14:	463b      	mov	r3, r7
  410b16:	f7fa ff7d 	bl	40ba14 <__aeabi_dcmpeq>
  410b1a:	b188      	cbz	r0, 410b40 <_dtoa_r+0x388>
  410b1c:	07e3      	lsls	r3, r4, #31
  410b1e:	d50f      	bpl.n	410b40 <_dtoa_r+0x388>
  410b20:	f815 4c01 	ldrb.w	r4, [r5, #-1]
  410b24:	1e6b      	subs	r3, r5, #1
  410b26:	9a08      	ldr	r2, [sp, #32]
  410b28:	e004      	b.n	410b34 <_dtoa_r+0x37c>
  410b2a:	429a      	cmp	r2, r3
  410b2c:	f000 842c 	beq.w	411388 <_dtoa_r+0xbd0>
  410b30:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  410b34:	2c39      	cmp	r4, #57	; 0x39
  410b36:	f103 0501 	add.w	r5, r3, #1
  410b3a:	d0f6      	beq.n	410b2a <_dtoa_r+0x372>
  410b3c:	3401      	adds	r4, #1
  410b3e:	701c      	strb	r4, [r3, #0]
  410b40:	9909      	ldr	r1, [sp, #36]	; 0x24
  410b42:	4648      	mov	r0, r9
  410b44:	f002 f9b0 	bl	412ea8 <_Bfree>
  410b48:	2200      	movs	r2, #0
  410b4a:	9b03      	ldr	r3, [sp, #12]
  410b4c:	702a      	strb	r2, [r5, #0]
  410b4e:	9a24      	ldr	r2, [sp, #144]	; 0x90
  410b50:	3301      	adds	r3, #1
  410b52:	6013      	str	r3, [r2, #0]
  410b54:	9b26      	ldr	r3, [sp, #152]	; 0x98
  410b56:	2b00      	cmp	r3, #0
  410b58:	f000 83a8 	beq.w	4112ac <_dtoa_r+0xaf4>
  410b5c:	9808      	ldr	r0, [sp, #32]
  410b5e:	601d      	str	r5, [r3, #0]
  410b60:	b019      	add	sp, #100	; 0x64
  410b62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  410b66:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  410b68:	2a00      	cmp	r2, #0
  410b6a:	f000 8112 	beq.w	410d92 <_dtoa_r+0x5da>
  410b6e:	9a22      	ldr	r2, [sp, #136]	; 0x88
  410b70:	2a01      	cmp	r2, #1
  410b72:	f340 825a 	ble.w	41102a <_dtoa_r+0x872>
  410b76:	9b07      	ldr	r3, [sp, #28]
  410b78:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  410b7a:	1e5f      	subs	r7, r3, #1
  410b7c:	42ba      	cmp	r2, r7
  410b7e:	f2c0 8398 	blt.w	4112b2 <_dtoa_r+0xafa>
  410b82:	1bd7      	subs	r7, r2, r7
  410b84:	9b07      	ldr	r3, [sp, #28]
  410b86:	2b00      	cmp	r3, #0
  410b88:	f2c0 848c 	blt.w	4114a4 <_dtoa_r+0xcec>
  410b8c:	9d06      	ldr	r5, [sp, #24]
  410b8e:	9b07      	ldr	r3, [sp, #28]
  410b90:	9a06      	ldr	r2, [sp, #24]
  410b92:	2101      	movs	r1, #1
  410b94:	441a      	add	r2, r3
  410b96:	9206      	str	r2, [sp, #24]
  410b98:	9a04      	ldr	r2, [sp, #16]
  410b9a:	4648      	mov	r0, r9
  410b9c:	441a      	add	r2, r3
  410b9e:	9204      	str	r2, [sp, #16]
  410ba0:	f002 fa66 	bl	413070 <__i2b>
  410ba4:	4606      	mov	r6, r0
  410ba6:	b165      	cbz	r5, 410bc2 <_dtoa_r+0x40a>
  410ba8:	9904      	ldr	r1, [sp, #16]
  410baa:	2900      	cmp	r1, #0
  410bac:	460b      	mov	r3, r1
  410bae:	dd08      	ble.n	410bc2 <_dtoa_r+0x40a>
  410bb0:	42a9      	cmp	r1, r5
  410bb2:	bfa8      	it	ge
  410bb4:	462b      	movge	r3, r5
  410bb6:	9a06      	ldr	r2, [sp, #24]
  410bb8:	1aed      	subs	r5, r5, r3
  410bba:	1ad2      	subs	r2, r2, r3
  410bbc:	1acb      	subs	r3, r1, r3
  410bbe:	9206      	str	r2, [sp, #24]
  410bc0:	9304      	str	r3, [sp, #16]
  410bc2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  410bc4:	2b00      	cmp	r3, #0
  410bc6:	f340 82fd 	ble.w	4111c4 <_dtoa_r+0xa0c>
  410bca:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  410bcc:	2a00      	cmp	r2, #0
  410bce:	f000 8203 	beq.w	410fd8 <_dtoa_r+0x820>
  410bd2:	2f00      	cmp	r7, #0
  410bd4:	f000 8200 	beq.w	410fd8 <_dtoa_r+0x820>
  410bd8:	4631      	mov	r1, r6
  410bda:	463a      	mov	r2, r7
  410bdc:	4648      	mov	r0, r9
  410bde:	f002 faef 	bl	4131c0 <__pow5mult>
  410be2:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
  410be6:	4601      	mov	r1, r0
  410be8:	4642      	mov	r2, r8
  410bea:	4606      	mov	r6, r0
  410bec:	4648      	mov	r0, r9
  410bee:	f002 fa49 	bl	413084 <__multiply>
  410bf2:	4641      	mov	r1, r8
  410bf4:	4604      	mov	r4, r0
  410bf6:	4648      	mov	r0, r9
  410bf8:	f002 f956 	bl	412ea8 <_Bfree>
  410bfc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  410bfe:	1bdb      	subs	r3, r3, r7
  410c00:	930b      	str	r3, [sp, #44]	; 0x2c
  410c02:	f040 81e8 	bne.w	410fd6 <_dtoa_r+0x81e>
  410c06:	2101      	movs	r1, #1
  410c08:	4648      	mov	r0, r9
  410c0a:	f002 fa31 	bl	413070 <__i2b>
  410c0e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  410c10:	4680      	mov	r8, r0
  410c12:	2b00      	cmp	r3, #0
  410c14:	f000 821b 	beq.w	41104e <_dtoa_r+0x896>
  410c18:	4601      	mov	r1, r0
  410c1a:	461a      	mov	r2, r3
  410c1c:	4648      	mov	r0, r9
  410c1e:	f002 facf 	bl	4131c0 <__pow5mult>
  410c22:	9b22      	ldr	r3, [sp, #136]	; 0x88
  410c24:	4680      	mov	r8, r0
  410c26:	2b01      	cmp	r3, #1
  410c28:	f340 82f9 	ble.w	41121e <_dtoa_r+0xa66>
  410c2c:	2700      	movs	r7, #0
  410c2e:	f8d8 3010 	ldr.w	r3, [r8, #16]
  410c32:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  410c36:	6918      	ldr	r0, [r3, #16]
  410c38:	f002 f9cc 	bl	412fd4 <__hi0bits>
  410c3c:	f1c0 0020 	rsb	r0, r0, #32
  410c40:	9a04      	ldr	r2, [sp, #16]
  410c42:	4410      	add	r0, r2
  410c44:	f010 001f 	ands.w	r0, r0, #31
  410c48:	f000 81f8 	beq.w	41103c <_dtoa_r+0x884>
  410c4c:	f1c0 0320 	rsb	r3, r0, #32
  410c50:	2b04      	cmp	r3, #4
  410c52:	f340 84cb 	ble.w	4115ec <_dtoa_r+0xe34>
  410c56:	9b06      	ldr	r3, [sp, #24]
  410c58:	f1c0 001c 	rsb	r0, r0, #28
  410c5c:	4403      	add	r3, r0
  410c5e:	9306      	str	r3, [sp, #24]
  410c60:	4613      	mov	r3, r2
  410c62:	4403      	add	r3, r0
  410c64:	4405      	add	r5, r0
  410c66:	9304      	str	r3, [sp, #16]
  410c68:	9b06      	ldr	r3, [sp, #24]
  410c6a:	2b00      	cmp	r3, #0
  410c6c:	dd05      	ble.n	410c7a <_dtoa_r+0x4c2>
  410c6e:	4621      	mov	r1, r4
  410c70:	461a      	mov	r2, r3
  410c72:	4648      	mov	r0, r9
  410c74:	f002 faf4 	bl	413260 <__lshift>
  410c78:	4604      	mov	r4, r0
  410c7a:	9b04      	ldr	r3, [sp, #16]
  410c7c:	2b00      	cmp	r3, #0
  410c7e:	dd05      	ble.n	410c8c <_dtoa_r+0x4d4>
  410c80:	4641      	mov	r1, r8
  410c82:	461a      	mov	r2, r3
  410c84:	4648      	mov	r0, r9
  410c86:	f002 faeb 	bl	413260 <__lshift>
  410c8a:	4680      	mov	r8, r0
  410c8c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  410c8e:	2b00      	cmp	r3, #0
  410c90:	f040 827d 	bne.w	41118e <_dtoa_r+0x9d6>
  410c94:	9b07      	ldr	r3, [sp, #28]
  410c96:	2b00      	cmp	r3, #0
  410c98:	f340 8296 	ble.w	4111c8 <_dtoa_r+0xa10>
  410c9c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  410c9e:	2b00      	cmp	r3, #0
  410ca0:	f040 81f6 	bne.w	411090 <_dtoa_r+0x8d8>
  410ca4:	f8dd a020 	ldr.w	sl, [sp, #32]
  410ca8:	9f07      	ldr	r7, [sp, #28]
  410caa:	4655      	mov	r5, sl
  410cac:	e004      	b.n	410cb8 <_dtoa_r+0x500>
  410cae:	4621      	mov	r1, r4
  410cb0:	4648      	mov	r0, r9
  410cb2:	f002 f903 	bl	412ebc <__multadd>
  410cb6:	4604      	mov	r4, r0
  410cb8:	4641      	mov	r1, r8
  410cba:	4620      	mov	r0, r4
  410cbc:	f7ff fce4 	bl	410688 <quorem>
  410cc0:	3030      	adds	r0, #48	; 0x30
  410cc2:	f805 0b01 	strb.w	r0, [r5], #1
  410cc6:	ebca 0305 	rsb	r3, sl, r5
  410cca:	42bb      	cmp	r3, r7
  410ccc:	f04f 020a 	mov.w	r2, #10
  410cd0:	f04f 0300 	mov.w	r3, #0
  410cd4:	dbeb      	blt.n	410cae <_dtoa_r+0x4f6>
  410cd6:	9b08      	ldr	r3, [sp, #32]
  410cd8:	9a07      	ldr	r2, [sp, #28]
  410cda:	4682      	mov	sl, r0
  410cdc:	2a01      	cmp	r2, #1
  410cde:	bfac      	ite	ge
  410ce0:	189b      	addge	r3, r3, r2
  410ce2:	3301      	addlt	r3, #1
  410ce4:	461d      	mov	r5, r3
  410ce6:	f04f 0b00 	mov.w	fp, #0
  410cea:	4621      	mov	r1, r4
  410cec:	2201      	movs	r2, #1
  410cee:	4648      	mov	r0, r9
  410cf0:	f002 fab6 	bl	413260 <__lshift>
  410cf4:	4641      	mov	r1, r8
  410cf6:	9009      	str	r0, [sp, #36]	; 0x24
  410cf8:	f002 fb08 	bl	41330c <__mcmp>
  410cfc:	2800      	cmp	r0, #0
  410cfe:	f340 830e 	ble.w	41131e <_dtoa_r+0xb66>
  410d02:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  410d06:	1e6b      	subs	r3, r5, #1
  410d08:	9908      	ldr	r1, [sp, #32]
  410d0a:	e004      	b.n	410d16 <_dtoa_r+0x55e>
  410d0c:	428b      	cmp	r3, r1
  410d0e:	f000 8279 	beq.w	411204 <_dtoa_r+0xa4c>
  410d12:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  410d16:	2a39      	cmp	r2, #57	; 0x39
  410d18:	f103 0501 	add.w	r5, r3, #1
  410d1c:	d0f6      	beq.n	410d0c <_dtoa_r+0x554>
  410d1e:	3201      	adds	r2, #1
  410d20:	701a      	strb	r2, [r3, #0]
  410d22:	4641      	mov	r1, r8
  410d24:	4648      	mov	r0, r9
  410d26:	f002 f8bf 	bl	412ea8 <_Bfree>
  410d2a:	2e00      	cmp	r6, #0
  410d2c:	f43f af08 	beq.w	410b40 <_dtoa_r+0x388>
  410d30:	f1bb 0f00 	cmp.w	fp, #0
  410d34:	d005      	beq.n	410d42 <_dtoa_r+0x58a>
  410d36:	45b3      	cmp	fp, r6
  410d38:	d003      	beq.n	410d42 <_dtoa_r+0x58a>
  410d3a:	4659      	mov	r1, fp
  410d3c:	4648      	mov	r0, r9
  410d3e:	f002 f8b3 	bl	412ea8 <_Bfree>
  410d42:	4631      	mov	r1, r6
  410d44:	4648      	mov	r0, r9
  410d46:	f002 f8af 	bl	412ea8 <_Bfree>
  410d4a:	e6f9      	b.n	410b40 <_dtoa_r+0x388>
  410d4c:	2301      	movs	r3, #1
  410d4e:	930d      	str	r3, [sp, #52]	; 0x34
  410d50:	e5ea      	b.n	410928 <_dtoa_r+0x170>
  410d52:	f8dd 800c 	ldr.w	r8, [sp, #12]
  410d56:	4640      	mov	r0, r8
  410d58:	f7fa fb8e 	bl	40b478 <__aeabi_i2d>
  410d5c:	4602      	mov	r2, r0
  410d5e:	460b      	mov	r3, r1
  410d60:	4630      	mov	r0, r6
  410d62:	4639      	mov	r1, r7
  410d64:	f7fa fe56 	bl	40ba14 <__aeabi_dcmpeq>
  410d68:	2800      	cmp	r0, #0
  410d6a:	f47f adc9 	bne.w	410900 <_dtoa_r+0x148>
  410d6e:	f108 33ff 	add.w	r3, r8, #4294967295
  410d72:	9303      	str	r3, [sp, #12]
  410d74:	e5c4      	b.n	410900 <_dtoa_r+0x148>
  410d76:	9a06      	ldr	r2, [sp, #24]
  410d78:	9b03      	ldr	r3, [sp, #12]
  410d7a:	1ad2      	subs	r2, r2, r3
  410d7c:	425b      	negs	r3, r3
  410d7e:	930b      	str	r3, [sp, #44]	; 0x2c
  410d80:	2300      	movs	r3, #0
  410d82:	9206      	str	r2, [sp, #24]
  410d84:	930c      	str	r3, [sp, #48]	; 0x30
  410d86:	e5e1      	b.n	41094c <_dtoa_r+0x194>
  410d88:	425b      	negs	r3, r3
  410d8a:	9306      	str	r3, [sp, #24]
  410d8c:	2300      	movs	r3, #0
  410d8e:	9304      	str	r3, [sp, #16]
  410d90:	e5d1      	b.n	410936 <_dtoa_r+0x17e>
  410d92:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
  410d94:	9d06      	ldr	r5, [sp, #24]
  410d96:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  410d98:	e705      	b.n	410ba6 <_dtoa_r+0x3ee>
  410d9a:	f1c3 0820 	rsb	r8, r3, #32
  410d9e:	fa0a f008 	lsl.w	r0, sl, r8
  410da2:	e57a      	b.n	41089a <_dtoa_r+0xe2>
  410da4:	900d      	str	r0, [sp, #52]	; 0x34
  410da6:	e5bf      	b.n	410928 <_dtoa_r+0x170>
  410da8:	40240000 	.word	0x40240000
  410dac:	2300      	movs	r3, #0
  410dae:	930a      	str	r3, [sp, #40]	; 0x28
  410db0:	9b03      	ldr	r3, [sp, #12]
  410db2:	9a23      	ldr	r2, [sp, #140]	; 0x8c
  410db4:	4413      	add	r3, r2
  410db6:	930e      	str	r3, [sp, #56]	; 0x38
  410db8:	3301      	adds	r3, #1
  410dba:	2b00      	cmp	r3, #0
  410dbc:	9307      	str	r3, [sp, #28]
  410dbe:	f340 8285 	ble.w	4112cc <_dtoa_r+0xb14>
  410dc2:	9c07      	ldr	r4, [sp, #28]
  410dc4:	4626      	mov	r6, r4
  410dc6:	2100      	movs	r1, #0
  410dc8:	2e17      	cmp	r6, #23
  410dca:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  410dce:	d90b      	bls.n	410de8 <_dtoa_r+0x630>
  410dd0:	2201      	movs	r2, #1
  410dd2:	2304      	movs	r3, #4
  410dd4:	005b      	lsls	r3, r3, #1
  410dd6:	f103 0014 	add.w	r0, r3, #20
  410dda:	42b0      	cmp	r0, r6
  410ddc:	4611      	mov	r1, r2
  410dde:	f102 0201 	add.w	r2, r2, #1
  410de2:	d9f7      	bls.n	410dd4 <_dtoa_r+0x61c>
  410de4:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  410de8:	4648      	mov	r0, r9
  410dea:	f002 f835 	bl	412e58 <_Balloc>
  410dee:	2c0e      	cmp	r4, #14
  410df0:	9008      	str	r0, [sp, #32]
  410df2:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
  410df6:	f63f ade8 	bhi.w	4109ca <_dtoa_r+0x212>
  410dfa:	2d00      	cmp	r5, #0
  410dfc:	f43f ade5 	beq.w	4109ca <_dtoa_r+0x212>
  410e00:	4657      	mov	r7, sl
  410e02:	46d8      	mov	r8, fp
  410e04:	9903      	ldr	r1, [sp, #12]
  410e06:	e9cd 7810 	strd	r7, r8, [sp, #64]	; 0x40
  410e0a:	2900      	cmp	r1, #0
  410e0c:	f340 8293 	ble.w	411336 <_dtoa_r+0xb7e>
  410e10:	4b92      	ldr	r3, [pc, #584]	; (41105c <_dtoa_r+0x8a4>)
  410e12:	f001 020f 	and.w	r2, r1, #15
  410e16:	110e      	asrs	r6, r1, #4
  410e18:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  410e1c:	06f0      	lsls	r0, r6, #27
  410e1e:	e9d3 4500 	ldrd	r4, r5, [r3]
  410e22:	f140 824e 	bpl.w	4112c2 <_dtoa_r+0xb0a>
  410e26:	4b8e      	ldr	r3, [pc, #568]	; (411060 <_dtoa_r+0x8a8>)
  410e28:	4650      	mov	r0, sl
  410e2a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  410e2e:	4659      	mov	r1, fp
  410e30:	f7fa fcb2 	bl	40b798 <__aeabi_ddiv>
  410e34:	4682      	mov	sl, r0
  410e36:	468b      	mov	fp, r1
  410e38:	f006 060f 	and.w	r6, r6, #15
  410e3c:	f04f 0803 	mov.w	r8, #3
  410e40:	b186      	cbz	r6, 410e64 <_dtoa_r+0x6ac>
  410e42:	4f87      	ldr	r7, [pc, #540]	; (411060 <_dtoa_r+0x8a8>)
  410e44:	07f1      	lsls	r1, r6, #31
  410e46:	d509      	bpl.n	410e5c <_dtoa_r+0x6a4>
  410e48:	e9d7 2300 	ldrd	r2, r3, [r7]
  410e4c:	4620      	mov	r0, r4
  410e4e:	4629      	mov	r1, r5
  410e50:	f7fa fb78 	bl	40b544 <__aeabi_dmul>
  410e54:	4604      	mov	r4, r0
  410e56:	460d      	mov	r5, r1
  410e58:	f108 0801 	add.w	r8, r8, #1
  410e5c:	1076      	asrs	r6, r6, #1
  410e5e:	f107 0708 	add.w	r7, r7, #8
  410e62:	d1ef      	bne.n	410e44 <_dtoa_r+0x68c>
  410e64:	4622      	mov	r2, r4
  410e66:	462b      	mov	r3, r5
  410e68:	4650      	mov	r0, sl
  410e6a:	4659      	mov	r1, fp
  410e6c:	f7fa fc94 	bl	40b798 <__aeabi_ddiv>
  410e70:	4606      	mov	r6, r0
  410e72:	460f      	mov	r7, r1
  410e74:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  410e76:	b143      	cbz	r3, 410e8a <_dtoa_r+0x6d2>
  410e78:	2200      	movs	r2, #0
  410e7a:	4b7a      	ldr	r3, [pc, #488]	; (411064 <_dtoa_r+0x8ac>)
  410e7c:	4630      	mov	r0, r6
  410e7e:	4639      	mov	r1, r7
  410e80:	f7fa fdd2 	bl	40ba28 <__aeabi_dcmplt>
  410e84:	2800      	cmp	r0, #0
  410e86:	f040 8323 	bne.w	4114d0 <_dtoa_r+0xd18>
  410e8a:	4640      	mov	r0, r8
  410e8c:	f7fa faf4 	bl	40b478 <__aeabi_i2d>
  410e90:	4632      	mov	r2, r6
  410e92:	463b      	mov	r3, r7
  410e94:	f7fa fb56 	bl	40b544 <__aeabi_dmul>
  410e98:	4b73      	ldr	r3, [pc, #460]	; (411068 <_dtoa_r+0x8b0>)
  410e9a:	2200      	movs	r2, #0
  410e9c:	f7fa f9a0 	bl	40b1e0 <__adddf3>
  410ea0:	9b07      	ldr	r3, [sp, #28]
  410ea2:	4604      	mov	r4, r0
  410ea4:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  410ea8:	2b00      	cmp	r3, #0
  410eaa:	f000 81e1 	beq.w	411270 <_dtoa_r+0xab8>
  410eae:	9b03      	ldr	r3, [sp, #12]
  410eb0:	9313      	str	r3, [sp, #76]	; 0x4c
  410eb2:	9b07      	ldr	r3, [sp, #28]
  410eb4:	9312      	str	r3, [sp, #72]	; 0x48
  410eb6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  410eb8:	2b00      	cmp	r3, #0
  410eba:	f000 8298 	beq.w	4113ee <_dtoa_r+0xc36>
  410ebe:	9a12      	ldr	r2, [sp, #72]	; 0x48
  410ec0:	4b66      	ldr	r3, [pc, #408]	; (41105c <_dtoa_r+0x8a4>)
  410ec2:	2000      	movs	r0, #0
  410ec4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  410ec8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  410ecc:	4967      	ldr	r1, [pc, #412]	; (41106c <_dtoa_r+0x8b4>)
  410ece:	f7fa fc63 	bl	40b798 <__aeabi_ddiv>
  410ed2:	4622      	mov	r2, r4
  410ed4:	462b      	mov	r3, r5
  410ed6:	f7fa f981 	bl	40b1dc <__aeabi_dsub>
  410eda:	4682      	mov	sl, r0
  410edc:	468b      	mov	fp, r1
  410ede:	4630      	mov	r0, r6
  410ee0:	4639      	mov	r1, r7
  410ee2:	f7fa fdc9 	bl	40ba78 <__aeabi_d2iz>
  410ee6:	4604      	mov	r4, r0
  410ee8:	f7fa fac6 	bl	40b478 <__aeabi_i2d>
  410eec:	4602      	mov	r2, r0
  410eee:	460b      	mov	r3, r1
  410ef0:	4630      	mov	r0, r6
  410ef2:	4639      	mov	r1, r7
  410ef4:	f7fa f972 	bl	40b1dc <__aeabi_dsub>
  410ef8:	3430      	adds	r4, #48	; 0x30
  410efa:	9d08      	ldr	r5, [sp, #32]
  410efc:	b2e4      	uxtb	r4, r4
  410efe:	4606      	mov	r6, r0
  410f00:	460f      	mov	r7, r1
  410f02:	702c      	strb	r4, [r5, #0]
  410f04:	4602      	mov	r2, r0
  410f06:	460b      	mov	r3, r1
  410f08:	4650      	mov	r0, sl
  410f0a:	4659      	mov	r1, fp
  410f0c:	3501      	adds	r5, #1
  410f0e:	f7fa fda9 	bl	40ba64 <__aeabi_dcmpgt>
  410f12:	2800      	cmp	r0, #0
  410f14:	d14e      	bne.n	410fb4 <_dtoa_r+0x7fc>
  410f16:	4632      	mov	r2, r6
  410f18:	463b      	mov	r3, r7
  410f1a:	2000      	movs	r0, #0
  410f1c:	4951      	ldr	r1, [pc, #324]	; (411064 <_dtoa_r+0x8ac>)
  410f1e:	f7fa f95d 	bl	40b1dc <__aeabi_dsub>
  410f22:	4602      	mov	r2, r0
  410f24:	460b      	mov	r3, r1
  410f26:	4650      	mov	r0, sl
  410f28:	4659      	mov	r1, fp
  410f2a:	f7fa fd9b 	bl	40ba64 <__aeabi_dcmpgt>
  410f2e:	2800      	cmp	r0, #0
  410f30:	f040 830e 	bne.w	411550 <_dtoa_r+0xd98>
  410f34:	9a12      	ldr	r2, [sp, #72]	; 0x48
  410f36:	2a01      	cmp	r2, #1
  410f38:	f340 81b4 	ble.w	4112a4 <_dtoa_r+0xaec>
  410f3c:	9b12      	ldr	r3, [sp, #72]	; 0x48
  410f3e:	9a08      	ldr	r2, [sp, #32]
  410f40:	4413      	add	r3, r2
  410f42:	4698      	mov	r8, r3
  410f44:	e00f      	b.n	410f66 <_dtoa_r+0x7ae>
  410f46:	4632      	mov	r2, r6
  410f48:	463b      	mov	r3, r7
  410f4a:	2000      	movs	r0, #0
  410f4c:	4945      	ldr	r1, [pc, #276]	; (411064 <_dtoa_r+0x8ac>)
  410f4e:	f7fa f945 	bl	40b1dc <__aeabi_dsub>
  410f52:	4652      	mov	r2, sl
  410f54:	465b      	mov	r3, fp
  410f56:	f7fa fd67 	bl	40ba28 <__aeabi_dcmplt>
  410f5a:	2800      	cmp	r0, #0
  410f5c:	f040 82f8 	bne.w	411550 <_dtoa_r+0xd98>
  410f60:	4545      	cmp	r5, r8
  410f62:	f000 819f 	beq.w	4112a4 <_dtoa_r+0xaec>
  410f66:	4650      	mov	r0, sl
  410f68:	4659      	mov	r1, fp
  410f6a:	2200      	movs	r2, #0
  410f6c:	4b40      	ldr	r3, [pc, #256]	; (411070 <_dtoa_r+0x8b8>)
  410f6e:	f7fa fae9 	bl	40b544 <__aeabi_dmul>
  410f72:	2200      	movs	r2, #0
  410f74:	4b3e      	ldr	r3, [pc, #248]	; (411070 <_dtoa_r+0x8b8>)
  410f76:	4682      	mov	sl, r0
  410f78:	468b      	mov	fp, r1
  410f7a:	4630      	mov	r0, r6
  410f7c:	4639      	mov	r1, r7
  410f7e:	f7fa fae1 	bl	40b544 <__aeabi_dmul>
  410f82:	460f      	mov	r7, r1
  410f84:	4606      	mov	r6, r0
  410f86:	f7fa fd77 	bl	40ba78 <__aeabi_d2iz>
  410f8a:	4604      	mov	r4, r0
  410f8c:	f7fa fa74 	bl	40b478 <__aeabi_i2d>
  410f90:	4602      	mov	r2, r0
  410f92:	460b      	mov	r3, r1
  410f94:	4630      	mov	r0, r6
  410f96:	4639      	mov	r1, r7
  410f98:	f7fa f920 	bl	40b1dc <__aeabi_dsub>
  410f9c:	3430      	adds	r4, #48	; 0x30
  410f9e:	b2e4      	uxtb	r4, r4
  410fa0:	f805 4b01 	strb.w	r4, [r5], #1
  410fa4:	4652      	mov	r2, sl
  410fa6:	465b      	mov	r3, fp
  410fa8:	4606      	mov	r6, r0
  410faa:	460f      	mov	r7, r1
  410fac:	f7fa fd3c 	bl	40ba28 <__aeabi_dcmplt>
  410fb0:	2800      	cmp	r0, #0
  410fb2:	d0c8      	beq.n	410f46 <_dtoa_r+0x78e>
  410fb4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  410fb6:	9303      	str	r3, [sp, #12]
  410fb8:	e5c2      	b.n	410b40 <_dtoa_r+0x388>
  410fba:	2300      	movs	r3, #0
  410fbc:	930a      	str	r3, [sp, #40]	; 0x28
  410fbe:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  410fc0:	2b00      	cmp	r3, #0
  410fc2:	f340 8188 	ble.w	4112d6 <_dtoa_r+0xb1e>
  410fc6:	461e      	mov	r6, r3
  410fc8:	461c      	mov	r4, r3
  410fca:	930e      	str	r3, [sp, #56]	; 0x38
  410fcc:	9307      	str	r3, [sp, #28]
  410fce:	e6fa      	b.n	410dc6 <_dtoa_r+0x60e>
  410fd0:	2301      	movs	r3, #1
  410fd2:	930a      	str	r3, [sp, #40]	; 0x28
  410fd4:	e7f3      	b.n	410fbe <_dtoa_r+0x806>
  410fd6:	9409      	str	r4, [sp, #36]	; 0x24
  410fd8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  410fda:	9909      	ldr	r1, [sp, #36]	; 0x24
  410fdc:	4648      	mov	r0, r9
  410fde:	f002 f8ef 	bl	4131c0 <__pow5mult>
  410fe2:	4604      	mov	r4, r0
  410fe4:	e60f      	b.n	410c06 <_dtoa_r+0x44e>
  410fe6:	9b07      	ldr	r3, [sp, #28]
  410fe8:	2b00      	cmp	r3, #0
  410fea:	f73f ad00 	bgt.w	4109ee <_dtoa_r+0x236>
  410fee:	f040 82d9 	bne.w	4115a4 <_dtoa_r+0xdec>
  410ff2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  410ff6:	2200      	movs	r2, #0
  410ff8:	4b1e      	ldr	r3, [pc, #120]	; (411074 <_dtoa_r+0x8bc>)
  410ffa:	f7fa faa3 	bl	40b544 <__aeabi_dmul>
  410ffe:	4652      	mov	r2, sl
  411000:	465b      	mov	r3, fp
  411002:	f7fa fd25 	bl	40ba50 <__aeabi_dcmpge>
  411006:	f8dd 801c 	ldr.w	r8, [sp, #28]
  41100a:	4646      	mov	r6, r8
  41100c:	2800      	cmp	r0, #0
  41100e:	f000 80f1 	beq.w	4111f4 <_dtoa_r+0xa3c>
  411012:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  411014:	9d08      	ldr	r5, [sp, #32]
  411016:	43db      	mvns	r3, r3
  411018:	9303      	str	r3, [sp, #12]
  41101a:	4641      	mov	r1, r8
  41101c:	4648      	mov	r0, r9
  41101e:	f001 ff43 	bl	412ea8 <_Bfree>
  411022:	2e00      	cmp	r6, #0
  411024:	f43f ad8c 	beq.w	410b40 <_dtoa_r+0x388>
  411028:	e68b      	b.n	410d42 <_dtoa_r+0x58a>
  41102a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  41102c:	2a00      	cmp	r2, #0
  41102e:	f000 8241 	beq.w	4114b4 <_dtoa_r+0xcfc>
  411032:	f203 4333 	addw	r3, r3, #1075	; 0x433
  411036:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
  411038:	9d06      	ldr	r5, [sp, #24]
  41103a:	e5a9      	b.n	410b90 <_dtoa_r+0x3d8>
  41103c:	201c      	movs	r0, #28
  41103e:	9b06      	ldr	r3, [sp, #24]
  411040:	4405      	add	r5, r0
  411042:	4403      	add	r3, r0
  411044:	9306      	str	r3, [sp, #24]
  411046:	9b04      	ldr	r3, [sp, #16]
  411048:	4403      	add	r3, r0
  41104a:	9304      	str	r3, [sp, #16]
  41104c:	e60c      	b.n	410c68 <_dtoa_r+0x4b0>
  41104e:	9b22      	ldr	r3, [sp, #136]	; 0x88
  411050:	2b01      	cmp	r3, #1
  411052:	f340 8281 	ble.w	411558 <_dtoa_r+0xda0>
  411056:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  411058:	2001      	movs	r0, #1
  41105a:	e5f1      	b.n	410c40 <_dtoa_r+0x488>
  41105c:	00415918 	.word	0x00415918
  411060:	004159e0 	.word	0x004159e0
  411064:	3ff00000 	.word	0x3ff00000
  411068:	401c0000 	.word	0x401c0000
  41106c:	3fe00000 	.word	0x3fe00000
  411070:	40240000 	.word	0x40240000
  411074:	40140000 	.word	0x40140000
  411078:	4631      	mov	r1, r6
  41107a:	2300      	movs	r3, #0
  41107c:	220a      	movs	r2, #10
  41107e:	4648      	mov	r0, r9
  411080:	f001 ff1c 	bl	412ebc <__multadd>
  411084:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  411086:	4606      	mov	r6, r0
  411088:	2b00      	cmp	r3, #0
  41108a:	f340 8297 	ble.w	4115bc <_dtoa_r+0xe04>
  41108e:	9307      	str	r3, [sp, #28]
  411090:	2d00      	cmp	r5, #0
  411092:	dd05      	ble.n	4110a0 <_dtoa_r+0x8e8>
  411094:	4631      	mov	r1, r6
  411096:	462a      	mov	r2, r5
  411098:	4648      	mov	r0, r9
  41109a:	f002 f8e1 	bl	413260 <__lshift>
  41109e:	4606      	mov	r6, r0
  4110a0:	2f00      	cmp	r7, #0
  4110a2:	f040 817b 	bne.w	41139c <_dtoa_r+0xbe4>
  4110a6:	9606      	str	r6, [sp, #24]
  4110a8:	9b07      	ldr	r3, [sp, #28]
  4110aa:	9a08      	ldr	r2, [sp, #32]
  4110ac:	3b01      	subs	r3, #1
  4110ae:	18d3      	adds	r3, r2, r3
  4110b0:	9309      	str	r3, [sp, #36]	; 0x24
  4110b2:	4617      	mov	r7, r2
  4110b4:	f00a 0301 	and.w	r3, sl, #1
  4110b8:	46c2      	mov	sl, r8
  4110ba:	f8dd b018 	ldr.w	fp, [sp, #24]
  4110be:	930a      	str	r3, [sp, #40]	; 0x28
  4110c0:	4651      	mov	r1, sl
  4110c2:	4620      	mov	r0, r4
  4110c4:	f7ff fae0 	bl	410688 <quorem>
  4110c8:	4631      	mov	r1, r6
  4110ca:	4605      	mov	r5, r0
  4110cc:	4620      	mov	r0, r4
  4110ce:	f002 f91d 	bl	41330c <__mcmp>
  4110d2:	465a      	mov	r2, fp
  4110d4:	9004      	str	r0, [sp, #16]
  4110d6:	4651      	mov	r1, sl
  4110d8:	4648      	mov	r0, r9
  4110da:	f002 f937 	bl	41334c <__mdiff>
  4110de:	68c2      	ldr	r2, [r0, #12]
  4110e0:	4680      	mov	r8, r0
  4110e2:	f105 0330 	add.w	r3, r5, #48	; 0x30
  4110e6:	2a00      	cmp	r2, #0
  4110e8:	d149      	bne.n	41117e <_dtoa_r+0x9c6>
  4110ea:	4601      	mov	r1, r0
  4110ec:	4620      	mov	r0, r4
  4110ee:	9307      	str	r3, [sp, #28]
  4110f0:	f002 f90c 	bl	41330c <__mcmp>
  4110f4:	4641      	mov	r1, r8
  4110f6:	9006      	str	r0, [sp, #24]
  4110f8:	4648      	mov	r0, r9
  4110fa:	f001 fed5 	bl	412ea8 <_Bfree>
  4110fe:	9a06      	ldr	r2, [sp, #24]
  411100:	9b07      	ldr	r3, [sp, #28]
  411102:	b92a      	cbnz	r2, 411110 <_dtoa_r+0x958>
  411104:	9922      	ldr	r1, [sp, #136]	; 0x88
  411106:	b919      	cbnz	r1, 411110 <_dtoa_r+0x958>
  411108:	990a      	ldr	r1, [sp, #40]	; 0x28
  41110a:	2900      	cmp	r1, #0
  41110c:	f000 8236 	beq.w	41157c <_dtoa_r+0xdc4>
  411110:	9904      	ldr	r1, [sp, #16]
  411112:	2900      	cmp	r1, #0
  411114:	f2c0 80e4 	blt.w	4112e0 <_dtoa_r+0xb28>
  411118:	d105      	bne.n	411126 <_dtoa_r+0x96e>
  41111a:	9922      	ldr	r1, [sp, #136]	; 0x88
  41111c:	b919      	cbnz	r1, 411126 <_dtoa_r+0x96e>
  41111e:	990a      	ldr	r1, [sp, #40]	; 0x28
  411120:	2900      	cmp	r1, #0
  411122:	f000 80dd 	beq.w	4112e0 <_dtoa_r+0xb28>
  411126:	2a00      	cmp	r2, #0
  411128:	f300 814c 	bgt.w	4113c4 <_dtoa_r+0xc0c>
  41112c:	9a09      	ldr	r2, [sp, #36]	; 0x24
  41112e:	f107 0801 	add.w	r8, r7, #1
  411132:	4297      	cmp	r7, r2
  411134:	703b      	strb	r3, [r7, #0]
  411136:	4645      	mov	r5, r8
  411138:	f000 8153 	beq.w	4113e2 <_dtoa_r+0xc2a>
  41113c:	4621      	mov	r1, r4
  41113e:	2300      	movs	r3, #0
  411140:	220a      	movs	r2, #10
  411142:	4648      	mov	r0, r9
  411144:	f001 feba 	bl	412ebc <__multadd>
  411148:	455e      	cmp	r6, fp
  41114a:	4604      	mov	r4, r0
  41114c:	4631      	mov	r1, r6
  41114e:	f04f 0300 	mov.w	r3, #0
  411152:	f04f 020a 	mov.w	r2, #10
  411156:	4648      	mov	r0, r9
  411158:	d00b      	beq.n	411172 <_dtoa_r+0x9ba>
  41115a:	f001 feaf 	bl	412ebc <__multadd>
  41115e:	4659      	mov	r1, fp
  411160:	4606      	mov	r6, r0
  411162:	2300      	movs	r3, #0
  411164:	220a      	movs	r2, #10
  411166:	4648      	mov	r0, r9
  411168:	f001 fea8 	bl	412ebc <__multadd>
  41116c:	4647      	mov	r7, r8
  41116e:	4683      	mov	fp, r0
  411170:	e7a6      	b.n	4110c0 <_dtoa_r+0x908>
  411172:	f001 fea3 	bl	412ebc <__multadd>
  411176:	4647      	mov	r7, r8
  411178:	4606      	mov	r6, r0
  41117a:	4683      	mov	fp, r0
  41117c:	e7a0      	b.n	4110c0 <_dtoa_r+0x908>
  41117e:	4601      	mov	r1, r0
  411180:	4648      	mov	r0, r9
  411182:	9306      	str	r3, [sp, #24]
  411184:	f001 fe90 	bl	412ea8 <_Bfree>
  411188:	2201      	movs	r2, #1
  41118a:	9b06      	ldr	r3, [sp, #24]
  41118c:	e7c0      	b.n	411110 <_dtoa_r+0x958>
  41118e:	4641      	mov	r1, r8
  411190:	4620      	mov	r0, r4
  411192:	f002 f8bb 	bl	41330c <__mcmp>
  411196:	2800      	cmp	r0, #0
  411198:	f6bf ad7c 	bge.w	410c94 <_dtoa_r+0x4dc>
  41119c:	4621      	mov	r1, r4
  41119e:	9c03      	ldr	r4, [sp, #12]
  4111a0:	2300      	movs	r3, #0
  4111a2:	3c01      	subs	r4, #1
  4111a4:	220a      	movs	r2, #10
  4111a6:	4648      	mov	r0, r9
  4111a8:	9403      	str	r4, [sp, #12]
  4111aa:	f001 fe87 	bl	412ebc <__multadd>
  4111ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4111b0:	4604      	mov	r4, r0
  4111b2:	2b00      	cmp	r3, #0
  4111b4:	f47f af60 	bne.w	411078 <_dtoa_r+0x8c0>
  4111b8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4111ba:	2b00      	cmp	r3, #0
  4111bc:	f340 81f6 	ble.w	4115ac <_dtoa_r+0xdf4>
  4111c0:	9307      	str	r3, [sp, #28]
  4111c2:	e56f      	b.n	410ca4 <_dtoa_r+0x4ec>
  4111c4:	9c09      	ldr	r4, [sp, #36]	; 0x24
  4111c6:	e51e      	b.n	410c06 <_dtoa_r+0x44e>
  4111c8:	9b22      	ldr	r3, [sp, #136]	; 0x88
  4111ca:	2b02      	cmp	r3, #2
  4111cc:	f77f ad66 	ble.w	410c9c <_dtoa_r+0x4e4>
  4111d0:	9b07      	ldr	r3, [sp, #28]
  4111d2:	2b00      	cmp	r3, #0
  4111d4:	f040 817a 	bne.w	4114cc <_dtoa_r+0xd14>
  4111d8:	4641      	mov	r1, r8
  4111da:	2205      	movs	r2, #5
  4111dc:	4648      	mov	r0, r9
  4111de:	f001 fe6d 	bl	412ebc <__multadd>
  4111e2:	4601      	mov	r1, r0
  4111e4:	4680      	mov	r8, r0
  4111e6:	4620      	mov	r0, r4
  4111e8:	f002 f890 	bl	41330c <__mcmp>
  4111ec:	2800      	cmp	r0, #0
  4111ee:	9409      	str	r4, [sp, #36]	; 0x24
  4111f0:	f77f af0f 	ble.w	411012 <_dtoa_r+0x85a>
  4111f4:	9a03      	ldr	r2, [sp, #12]
  4111f6:	9908      	ldr	r1, [sp, #32]
  4111f8:	2331      	movs	r3, #49	; 0x31
  4111fa:	3201      	adds	r2, #1
  4111fc:	9203      	str	r2, [sp, #12]
  4111fe:	700b      	strb	r3, [r1, #0]
  411200:	1c4d      	adds	r5, r1, #1
  411202:	e70a      	b.n	41101a <_dtoa_r+0x862>
  411204:	9a03      	ldr	r2, [sp, #12]
  411206:	2331      	movs	r3, #49	; 0x31
  411208:	3201      	adds	r2, #1
  41120a:	9203      	str	r2, [sp, #12]
  41120c:	9a08      	ldr	r2, [sp, #32]
  41120e:	7013      	strb	r3, [r2, #0]
  411210:	e587      	b.n	410d22 <_dtoa_r+0x56a>
  411212:	2301      	movs	r3, #1
  411214:	930a      	str	r3, [sp, #40]	; 0x28
  411216:	e5cb      	b.n	410db0 <_dtoa_r+0x5f8>
  411218:	f8dd 9018 	ldr.w	r9, [sp, #24]
  41121c:	e490      	b.n	410b40 <_dtoa_r+0x388>
  41121e:	f1ba 0f00 	cmp.w	sl, #0
  411222:	f47f ad03 	bne.w	410c2c <_dtoa_r+0x474>
  411226:	f3cb 0313 	ubfx	r3, fp, #0, #20
  41122a:	2b00      	cmp	r3, #0
  41122c:	f040 8140 	bne.w	4114b0 <_dtoa_r+0xcf8>
  411230:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  411234:	0d3f      	lsrs	r7, r7, #20
  411236:	053f      	lsls	r7, r7, #20
  411238:	b137      	cbz	r7, 411248 <_dtoa_r+0xa90>
  41123a:	9b06      	ldr	r3, [sp, #24]
  41123c:	2701      	movs	r7, #1
  41123e:	3301      	adds	r3, #1
  411240:	9306      	str	r3, [sp, #24]
  411242:	9b04      	ldr	r3, [sp, #16]
  411244:	3301      	adds	r3, #1
  411246:	9304      	str	r3, [sp, #16]
  411248:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  41124a:	2001      	movs	r0, #1
  41124c:	2b00      	cmp	r3, #0
  41124e:	f43f acf7 	beq.w	410c40 <_dtoa_r+0x488>
  411252:	e4ec      	b.n	410c2e <_dtoa_r+0x476>
  411254:	4640      	mov	r0, r8
  411256:	f7fa f90f 	bl	40b478 <__aeabi_i2d>
  41125a:	4632      	mov	r2, r6
  41125c:	463b      	mov	r3, r7
  41125e:	f7fa f971 	bl	40b544 <__aeabi_dmul>
  411262:	2200      	movs	r2, #0
  411264:	4bbf      	ldr	r3, [pc, #764]	; (411564 <_dtoa_r+0xdac>)
  411266:	f7f9 ffbb 	bl	40b1e0 <__adddf3>
  41126a:	4604      	mov	r4, r0
  41126c:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  411270:	4630      	mov	r0, r6
  411272:	4639      	mov	r1, r7
  411274:	2200      	movs	r2, #0
  411276:	4bbc      	ldr	r3, [pc, #752]	; (411568 <_dtoa_r+0xdb0>)
  411278:	f7f9 ffb0 	bl	40b1dc <__aeabi_dsub>
  41127c:	4622      	mov	r2, r4
  41127e:	462b      	mov	r3, r5
  411280:	4606      	mov	r6, r0
  411282:	460f      	mov	r7, r1
  411284:	f7fa fbee 	bl	40ba64 <__aeabi_dcmpgt>
  411288:	4680      	mov	r8, r0
  41128a:	2800      	cmp	r0, #0
  41128c:	f040 8106 	bne.w	41149c <_dtoa_r+0xce4>
  411290:	4622      	mov	r2, r4
  411292:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
  411296:	4630      	mov	r0, r6
  411298:	4639      	mov	r1, r7
  41129a:	f7fa fbc5 	bl	40ba28 <__aeabi_dcmplt>
  41129e:	b108      	cbz	r0, 4112a4 <_dtoa_r+0xaec>
  4112a0:	4646      	mov	r6, r8
  4112a2:	e6b6      	b.n	411012 <_dtoa_r+0x85a>
  4112a4:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  4112a8:	f7ff bb8f 	b.w	4109ca <_dtoa_r+0x212>
  4112ac:	9808      	ldr	r0, [sp, #32]
  4112ae:	f7ff bab4 	b.w	41081a <_dtoa_r+0x62>
  4112b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4112b4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4112b6:	1afb      	subs	r3, r7, r3
  4112b8:	441a      	add	r2, r3
  4112ba:	970b      	str	r7, [sp, #44]	; 0x2c
  4112bc:	920c      	str	r2, [sp, #48]	; 0x30
  4112be:	2700      	movs	r7, #0
  4112c0:	e460      	b.n	410b84 <_dtoa_r+0x3cc>
  4112c2:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  4112c6:	f04f 0802 	mov.w	r8, #2
  4112ca:	e5b9      	b.n	410e40 <_dtoa_r+0x688>
  4112cc:	461c      	mov	r4, r3
  4112ce:	2100      	movs	r1, #0
  4112d0:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  4112d4:	e588      	b.n	410de8 <_dtoa_r+0x630>
  4112d6:	2401      	movs	r4, #1
  4112d8:	9423      	str	r4, [sp, #140]	; 0x8c
  4112da:	940e      	str	r4, [sp, #56]	; 0x38
  4112dc:	9407      	str	r4, [sp, #28]
  4112de:	e7f6      	b.n	4112ce <_dtoa_r+0xb16>
  4112e0:	2a00      	cmp	r2, #0
  4112e2:	46d0      	mov	r8, sl
  4112e4:	f8cd b018 	str.w	fp, [sp, #24]
  4112e8:	469a      	mov	sl, r3
  4112ea:	dd11      	ble.n	411310 <_dtoa_r+0xb58>
  4112ec:	4621      	mov	r1, r4
  4112ee:	2201      	movs	r2, #1
  4112f0:	4648      	mov	r0, r9
  4112f2:	f001 ffb5 	bl	413260 <__lshift>
  4112f6:	4641      	mov	r1, r8
  4112f8:	4604      	mov	r4, r0
  4112fa:	f002 f807 	bl	41330c <__mcmp>
  4112fe:	2800      	cmp	r0, #0
  411300:	f340 8149 	ble.w	411596 <_dtoa_r+0xdde>
  411304:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  411308:	f000 8107 	beq.w	41151a <_dtoa_r+0xd62>
  41130c:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  411310:	46b3      	mov	fp, r6
  411312:	f887 a000 	strb.w	sl, [r7]
  411316:	1c7d      	adds	r5, r7, #1
  411318:	9e06      	ldr	r6, [sp, #24]
  41131a:	9409      	str	r4, [sp, #36]	; 0x24
  41131c:	e501      	b.n	410d22 <_dtoa_r+0x56a>
  41131e:	d104      	bne.n	41132a <_dtoa_r+0xb72>
  411320:	f01a 0f01 	tst.w	sl, #1
  411324:	d001      	beq.n	41132a <_dtoa_r+0xb72>
  411326:	e4ec      	b.n	410d02 <_dtoa_r+0x54a>
  411328:	4615      	mov	r5, r2
  41132a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  41132e:	1e6a      	subs	r2, r5, #1
  411330:	2b30      	cmp	r3, #48	; 0x30
  411332:	d0f9      	beq.n	411328 <_dtoa_r+0xb70>
  411334:	e4f5      	b.n	410d22 <_dtoa_r+0x56a>
  411336:	9b03      	ldr	r3, [sp, #12]
  411338:	425c      	negs	r4, r3
  41133a:	2c00      	cmp	r4, #0
  41133c:	f000 80c1 	beq.w	4114c2 <_dtoa_r+0xd0a>
  411340:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  411344:	4b89      	ldr	r3, [pc, #548]	; (41156c <_dtoa_r+0xdb4>)
  411346:	f004 020f 	and.w	r2, r4, #15
  41134a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  41134e:	e9d3 2300 	ldrd	r2, r3, [r3]
  411352:	f7fa f8f7 	bl	40b544 <__aeabi_dmul>
  411356:	1124      	asrs	r4, r4, #4
  411358:	4606      	mov	r6, r0
  41135a:	460f      	mov	r7, r1
  41135c:	f000 812b 	beq.w	4115b6 <_dtoa_r+0xdfe>
  411360:	4d83      	ldr	r5, [pc, #524]	; (411570 <_dtoa_r+0xdb8>)
  411362:	f04f 0802 	mov.w	r8, #2
  411366:	07e2      	lsls	r2, r4, #31
  411368:	d509      	bpl.n	41137e <_dtoa_r+0xbc6>
  41136a:	e9d5 2300 	ldrd	r2, r3, [r5]
  41136e:	4630      	mov	r0, r6
  411370:	4639      	mov	r1, r7
  411372:	f7fa f8e7 	bl	40b544 <__aeabi_dmul>
  411376:	4606      	mov	r6, r0
  411378:	460f      	mov	r7, r1
  41137a:	f108 0801 	add.w	r8, r8, #1
  41137e:	1064      	asrs	r4, r4, #1
  411380:	f105 0508 	add.w	r5, r5, #8
  411384:	d1ef      	bne.n	411366 <_dtoa_r+0xbae>
  411386:	e575      	b.n	410e74 <_dtoa_r+0x6bc>
  411388:	9908      	ldr	r1, [sp, #32]
  41138a:	2230      	movs	r2, #48	; 0x30
  41138c:	700a      	strb	r2, [r1, #0]
  41138e:	9a03      	ldr	r2, [sp, #12]
  411390:	f815 4c01 	ldrb.w	r4, [r5, #-1]
  411394:	3201      	adds	r2, #1
  411396:	9203      	str	r2, [sp, #12]
  411398:	f7ff bbd0 	b.w	410b3c <_dtoa_r+0x384>
  41139c:	6871      	ldr	r1, [r6, #4]
  41139e:	4648      	mov	r0, r9
  4113a0:	f001 fd5a 	bl	412e58 <_Balloc>
  4113a4:	4605      	mov	r5, r0
  4113a6:	6933      	ldr	r3, [r6, #16]
  4113a8:	f106 010c 	add.w	r1, r6, #12
  4113ac:	1c9a      	adds	r2, r3, #2
  4113ae:	0092      	lsls	r2, r2, #2
  4113b0:	300c      	adds	r0, #12
  4113b2:	f7fa ff43 	bl	40c23c <memcpy>
  4113b6:	4629      	mov	r1, r5
  4113b8:	2201      	movs	r2, #1
  4113ba:	4648      	mov	r0, r9
  4113bc:	f001 ff50 	bl	413260 <__lshift>
  4113c0:	9006      	str	r0, [sp, #24]
  4113c2:	e671      	b.n	4110a8 <_dtoa_r+0x8f0>
  4113c4:	2b39      	cmp	r3, #57	; 0x39
  4113c6:	f8cd b018 	str.w	fp, [sp, #24]
  4113ca:	46d0      	mov	r8, sl
  4113cc:	f000 80a5 	beq.w	41151a <_dtoa_r+0xd62>
  4113d0:	f103 0a01 	add.w	sl, r3, #1
  4113d4:	46b3      	mov	fp, r6
  4113d6:	f887 a000 	strb.w	sl, [r7]
  4113da:	1c7d      	adds	r5, r7, #1
  4113dc:	9e06      	ldr	r6, [sp, #24]
  4113de:	9409      	str	r4, [sp, #36]	; 0x24
  4113e0:	e49f      	b.n	410d22 <_dtoa_r+0x56a>
  4113e2:	465a      	mov	r2, fp
  4113e4:	46d0      	mov	r8, sl
  4113e6:	46b3      	mov	fp, r6
  4113e8:	469a      	mov	sl, r3
  4113ea:	4616      	mov	r6, r2
  4113ec:	e47d      	b.n	410cea <_dtoa_r+0x532>
  4113ee:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4113f0:	495e      	ldr	r1, [pc, #376]	; (41156c <_dtoa_r+0xdb4>)
  4113f2:	f103 3aff 	add.w	sl, r3, #4294967295
  4113f6:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
  4113fa:	4622      	mov	r2, r4
  4113fc:	e9d1 0100 	ldrd	r0, r1, [r1]
  411400:	462b      	mov	r3, r5
  411402:	f7fa f89f 	bl	40b544 <__aeabi_dmul>
  411406:	e9cd 0114 	strd	r0, r1, [sp, #80]	; 0x50
  41140a:	4639      	mov	r1, r7
  41140c:	4630      	mov	r0, r6
  41140e:	f7fa fb33 	bl	40ba78 <__aeabi_d2iz>
  411412:	4604      	mov	r4, r0
  411414:	f7fa f830 	bl	40b478 <__aeabi_i2d>
  411418:	460b      	mov	r3, r1
  41141a:	4602      	mov	r2, r0
  41141c:	4639      	mov	r1, r7
  41141e:	4630      	mov	r0, r6
  411420:	f7f9 fedc 	bl	40b1dc <__aeabi_dsub>
  411424:	9b12      	ldr	r3, [sp, #72]	; 0x48
  411426:	460f      	mov	r7, r1
  411428:	9908      	ldr	r1, [sp, #32]
  41142a:	3430      	adds	r4, #48	; 0x30
  41142c:	2b01      	cmp	r3, #1
  41142e:	4606      	mov	r6, r0
  411430:	700c      	strb	r4, [r1, #0]
  411432:	f101 0501 	add.w	r5, r1, #1
  411436:	d01f      	beq.n	411478 <_dtoa_r+0xcc0>
  411438:	9b12      	ldr	r3, [sp, #72]	; 0x48
  41143a:	9a08      	ldr	r2, [sp, #32]
  41143c:	46a8      	mov	r8, r5
  41143e:	4413      	add	r3, r2
  411440:	469b      	mov	fp, r3
  411442:	2200      	movs	r2, #0
  411444:	4b4b      	ldr	r3, [pc, #300]	; (411574 <_dtoa_r+0xdbc>)
  411446:	4630      	mov	r0, r6
  411448:	4639      	mov	r1, r7
  41144a:	f7fa f87b 	bl	40b544 <__aeabi_dmul>
  41144e:	460f      	mov	r7, r1
  411450:	4606      	mov	r6, r0
  411452:	f7fa fb11 	bl	40ba78 <__aeabi_d2iz>
  411456:	4604      	mov	r4, r0
  411458:	f7fa f80e 	bl	40b478 <__aeabi_i2d>
  41145c:	4602      	mov	r2, r0
  41145e:	460b      	mov	r3, r1
  411460:	4630      	mov	r0, r6
  411462:	4639      	mov	r1, r7
  411464:	f7f9 feba 	bl	40b1dc <__aeabi_dsub>
  411468:	3430      	adds	r4, #48	; 0x30
  41146a:	f808 4b01 	strb.w	r4, [r8], #1
  41146e:	45c3      	cmp	fp, r8
  411470:	4606      	mov	r6, r0
  411472:	460f      	mov	r7, r1
  411474:	d1e5      	bne.n	411442 <_dtoa_r+0xc8a>
  411476:	4455      	add	r5, sl
  411478:	2200      	movs	r2, #0
  41147a:	4b3f      	ldr	r3, [pc, #252]	; (411578 <_dtoa_r+0xdc0>)
  41147c:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
  411480:	f7f9 feae 	bl	40b1e0 <__adddf3>
  411484:	4632      	mov	r2, r6
  411486:	463b      	mov	r3, r7
  411488:	f7fa face 	bl	40ba28 <__aeabi_dcmplt>
  41148c:	2800      	cmp	r0, #0
  41148e:	d04c      	beq.n	41152a <_dtoa_r+0xd72>
  411490:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  411492:	9303      	str	r3, [sp, #12]
  411494:	f815 4c01 	ldrb.w	r4, [r5, #-1]
  411498:	f7ff bb44 	b.w	410b24 <_dtoa_r+0x36c>
  41149c:	f04f 0800 	mov.w	r8, #0
  4114a0:	4646      	mov	r6, r8
  4114a2:	e6a7      	b.n	4111f4 <_dtoa_r+0xa3c>
  4114a4:	9b06      	ldr	r3, [sp, #24]
  4114a6:	9a07      	ldr	r2, [sp, #28]
  4114a8:	1a9d      	subs	r5, r3, r2
  4114aa:	2300      	movs	r3, #0
  4114ac:	f7ff bb70 	b.w	410b90 <_dtoa_r+0x3d8>
  4114b0:	2700      	movs	r7, #0
  4114b2:	e6c9      	b.n	411248 <_dtoa_r+0xa90>
  4114b4:	9b16      	ldr	r3, [sp, #88]	; 0x58
  4114b6:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
  4114b8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  4114bc:	9d06      	ldr	r5, [sp, #24]
  4114be:	f7ff bb67 	b.w	410b90 <_dtoa_r+0x3d8>
  4114c2:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
  4114c6:	f04f 0802 	mov.w	r8, #2
  4114ca:	e4d3      	b.n	410e74 <_dtoa_r+0x6bc>
  4114cc:	9409      	str	r4, [sp, #36]	; 0x24
  4114ce:	e5a0      	b.n	411012 <_dtoa_r+0x85a>
  4114d0:	9b07      	ldr	r3, [sp, #28]
  4114d2:	2b00      	cmp	r3, #0
  4114d4:	f43f aebe 	beq.w	411254 <_dtoa_r+0xa9c>
  4114d8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4114da:	2b00      	cmp	r3, #0
  4114dc:	f77f aee2 	ble.w	4112a4 <_dtoa_r+0xaec>
  4114e0:	2200      	movs	r2, #0
  4114e2:	4b24      	ldr	r3, [pc, #144]	; (411574 <_dtoa_r+0xdbc>)
  4114e4:	4630      	mov	r0, r6
  4114e6:	4639      	mov	r1, r7
  4114e8:	f7fa f82c 	bl	40b544 <__aeabi_dmul>
  4114ec:	4606      	mov	r6, r0
  4114ee:	460f      	mov	r7, r1
  4114f0:	f108 0001 	add.w	r0, r8, #1
  4114f4:	f7f9 ffc0 	bl	40b478 <__aeabi_i2d>
  4114f8:	4632      	mov	r2, r6
  4114fa:	463b      	mov	r3, r7
  4114fc:	f7fa f822 	bl	40b544 <__aeabi_dmul>
  411500:	2200      	movs	r2, #0
  411502:	4b18      	ldr	r3, [pc, #96]	; (411564 <_dtoa_r+0xdac>)
  411504:	f7f9 fe6c 	bl	40b1e0 <__adddf3>
  411508:	9a03      	ldr	r2, [sp, #12]
  41150a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  41150c:	3a01      	subs	r2, #1
  41150e:	4604      	mov	r4, r0
  411510:	9213      	str	r2, [sp, #76]	; 0x4c
  411512:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  411516:	9312      	str	r3, [sp, #72]	; 0x48
  411518:	e4cd      	b.n	410eb6 <_dtoa_r+0x6fe>
  41151a:	2239      	movs	r2, #57	; 0x39
  41151c:	46b3      	mov	fp, r6
  41151e:	9409      	str	r4, [sp, #36]	; 0x24
  411520:	9e06      	ldr	r6, [sp, #24]
  411522:	703a      	strb	r2, [r7, #0]
  411524:	1c7d      	adds	r5, r7, #1
  411526:	f7ff bbee 	b.w	410d06 <_dtoa_r+0x54e>
  41152a:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
  41152e:	2000      	movs	r0, #0
  411530:	4911      	ldr	r1, [pc, #68]	; (411578 <_dtoa_r+0xdc0>)
  411532:	f7f9 fe53 	bl	40b1dc <__aeabi_dsub>
  411536:	4632      	mov	r2, r6
  411538:	463b      	mov	r3, r7
  41153a:	f7fa fa93 	bl	40ba64 <__aeabi_dcmpgt>
  41153e:	b908      	cbnz	r0, 411544 <_dtoa_r+0xd8c>
  411540:	e6b0      	b.n	4112a4 <_dtoa_r+0xaec>
  411542:	4615      	mov	r5, r2
  411544:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  411548:	1e6a      	subs	r2, r5, #1
  41154a:	2b30      	cmp	r3, #48	; 0x30
  41154c:	d0f9      	beq.n	411542 <_dtoa_r+0xd8a>
  41154e:	e531      	b.n	410fb4 <_dtoa_r+0x7fc>
  411550:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  411552:	9303      	str	r3, [sp, #12]
  411554:	f7ff bae6 	b.w	410b24 <_dtoa_r+0x36c>
  411558:	f1ba 0f00 	cmp.w	sl, #0
  41155c:	f47f ad7b 	bne.w	411056 <_dtoa_r+0x89e>
  411560:	e661      	b.n	411226 <_dtoa_r+0xa6e>
  411562:	bf00      	nop
  411564:	401c0000 	.word	0x401c0000
  411568:	40140000 	.word	0x40140000
  41156c:	00415918 	.word	0x00415918
  411570:	004159e0 	.word	0x004159e0
  411574:	40240000 	.word	0x40240000
  411578:	3fe00000 	.word	0x3fe00000
  41157c:	2b39      	cmp	r3, #57	; 0x39
  41157e:	f8cd b018 	str.w	fp, [sp, #24]
  411582:	46d0      	mov	r8, sl
  411584:	f8dd b010 	ldr.w	fp, [sp, #16]
  411588:	469a      	mov	sl, r3
  41158a:	d0c6      	beq.n	41151a <_dtoa_r+0xd62>
  41158c:	f1bb 0f00 	cmp.w	fp, #0
  411590:	f73f aebc 	bgt.w	41130c <_dtoa_r+0xb54>
  411594:	e6bc      	b.n	411310 <_dtoa_r+0xb58>
  411596:	f47f aebb 	bne.w	411310 <_dtoa_r+0xb58>
  41159a:	f01a 0f01 	tst.w	sl, #1
  41159e:	f43f aeb7 	beq.w	411310 <_dtoa_r+0xb58>
  4115a2:	e6af      	b.n	411304 <_dtoa_r+0xb4c>
  4115a4:	f04f 0800 	mov.w	r8, #0
  4115a8:	4646      	mov	r6, r8
  4115aa:	e532      	b.n	411012 <_dtoa_r+0x85a>
  4115ac:	9b22      	ldr	r3, [sp, #136]	; 0x88
  4115ae:	2b02      	cmp	r3, #2
  4115b0:	dc21      	bgt.n	4115f6 <_dtoa_r+0xe3e>
  4115b2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4115b4:	e604      	b.n	4111c0 <_dtoa_r+0xa08>
  4115b6:	f04f 0802 	mov.w	r8, #2
  4115ba:	e45b      	b.n	410e74 <_dtoa_r+0x6bc>
  4115bc:	9b22      	ldr	r3, [sp, #136]	; 0x88
  4115be:	2b02      	cmp	r3, #2
  4115c0:	dc19      	bgt.n	4115f6 <_dtoa_r+0xe3e>
  4115c2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4115c4:	e563      	b.n	41108e <_dtoa_r+0x8d6>
  4115c6:	2400      	movs	r4, #0
  4115c8:	f8c9 4044 	str.w	r4, [r9, #68]	; 0x44
  4115cc:	4621      	mov	r1, r4
  4115ce:	4648      	mov	r0, r9
  4115d0:	f001 fc42 	bl	412e58 <_Balloc>
  4115d4:	f04f 33ff 	mov.w	r3, #4294967295
  4115d8:	9307      	str	r3, [sp, #28]
  4115da:	930e      	str	r3, [sp, #56]	; 0x38
  4115dc:	2301      	movs	r3, #1
  4115de:	9008      	str	r0, [sp, #32]
  4115e0:	9423      	str	r4, [sp, #140]	; 0x8c
  4115e2:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
  4115e6:	930a      	str	r3, [sp, #40]	; 0x28
  4115e8:	f7ff b9ef 	b.w	4109ca <_dtoa_r+0x212>
  4115ec:	f43f ab3c 	beq.w	410c68 <_dtoa_r+0x4b0>
  4115f0:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  4115f4:	e523      	b.n	41103e <_dtoa_r+0x886>
  4115f6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4115f8:	9307      	str	r3, [sp, #28]
  4115fa:	e5e9      	b.n	4111d0 <_dtoa_r+0xa18>
  4115fc:	2501      	movs	r5, #1
  4115fe:	f7ff b9ae 	b.w	41095e <_dtoa_r+0x1a6>
  411602:	bf00      	nop

00411604 <__sflush_r>:
  411604:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  411608:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  41160c:	b29a      	uxth	r2, r3
  41160e:	460d      	mov	r5, r1
  411610:	0711      	lsls	r1, r2, #28
  411612:	4680      	mov	r8, r0
  411614:	d43c      	bmi.n	411690 <__sflush_r+0x8c>
  411616:	686a      	ldr	r2, [r5, #4]
  411618:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  41161c:	2a00      	cmp	r2, #0
  41161e:	81ab      	strh	r3, [r5, #12]
  411620:	dd73      	ble.n	41170a <__sflush_r+0x106>
  411622:	6aac      	ldr	r4, [r5, #40]	; 0x28
  411624:	2c00      	cmp	r4, #0
  411626:	d04b      	beq.n	4116c0 <__sflush_r+0xbc>
  411628:	b29b      	uxth	r3, r3
  41162a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  41162e:	2100      	movs	r1, #0
  411630:	b292      	uxth	r2, r2
  411632:	f8d8 6000 	ldr.w	r6, [r8]
  411636:	f8c8 1000 	str.w	r1, [r8]
  41163a:	2a00      	cmp	r2, #0
  41163c:	d069      	beq.n	411712 <__sflush_r+0x10e>
  41163e:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  411640:	075f      	lsls	r7, r3, #29
  411642:	d505      	bpl.n	411650 <__sflush_r+0x4c>
  411644:	6869      	ldr	r1, [r5, #4]
  411646:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  411648:	1a52      	subs	r2, r2, r1
  41164a:	b10b      	cbz	r3, 411650 <__sflush_r+0x4c>
  41164c:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  41164e:	1ad2      	subs	r2, r2, r3
  411650:	2300      	movs	r3, #0
  411652:	69e9      	ldr	r1, [r5, #28]
  411654:	4640      	mov	r0, r8
  411656:	47a0      	blx	r4
  411658:	1c44      	adds	r4, r0, #1
  41165a:	d03c      	beq.n	4116d6 <__sflush_r+0xd2>
  41165c:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  411660:	6929      	ldr	r1, [r5, #16]
  411662:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  411666:	2200      	movs	r2, #0
  411668:	81ab      	strh	r3, [r5, #12]
  41166a:	04db      	lsls	r3, r3, #19
  41166c:	e885 0006 	stmia.w	r5, {r1, r2}
  411670:	d449      	bmi.n	411706 <__sflush_r+0x102>
  411672:	6b29      	ldr	r1, [r5, #48]	; 0x30
  411674:	f8c8 6000 	str.w	r6, [r8]
  411678:	b311      	cbz	r1, 4116c0 <__sflush_r+0xbc>
  41167a:	f105 0340 	add.w	r3, r5, #64	; 0x40
  41167e:	4299      	cmp	r1, r3
  411680:	d002      	beq.n	411688 <__sflush_r+0x84>
  411682:	4640      	mov	r0, r8
  411684:	f000 f9be 	bl	411a04 <_free_r>
  411688:	2000      	movs	r0, #0
  41168a:	6328      	str	r0, [r5, #48]	; 0x30
  41168c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  411690:	692e      	ldr	r6, [r5, #16]
  411692:	b1ae      	cbz	r6, 4116c0 <__sflush_r+0xbc>
  411694:	0790      	lsls	r0, r2, #30
  411696:	682c      	ldr	r4, [r5, #0]
  411698:	bf0c      	ite	eq
  41169a:	696b      	ldreq	r3, [r5, #20]
  41169c:	2300      	movne	r3, #0
  41169e:	602e      	str	r6, [r5, #0]
  4116a0:	1ba4      	subs	r4, r4, r6
  4116a2:	60ab      	str	r3, [r5, #8]
  4116a4:	e00a      	b.n	4116bc <__sflush_r+0xb8>
  4116a6:	4623      	mov	r3, r4
  4116a8:	4632      	mov	r2, r6
  4116aa:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  4116ac:	69e9      	ldr	r1, [r5, #28]
  4116ae:	4640      	mov	r0, r8
  4116b0:	47b8      	blx	r7
  4116b2:	2800      	cmp	r0, #0
  4116b4:	eba4 0400 	sub.w	r4, r4, r0
  4116b8:	4406      	add	r6, r0
  4116ba:	dd04      	ble.n	4116c6 <__sflush_r+0xc2>
  4116bc:	2c00      	cmp	r4, #0
  4116be:	dcf2      	bgt.n	4116a6 <__sflush_r+0xa2>
  4116c0:	2000      	movs	r0, #0
  4116c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4116c6:	89ab      	ldrh	r3, [r5, #12]
  4116c8:	f04f 30ff 	mov.w	r0, #4294967295
  4116cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4116d0:	81ab      	strh	r3, [r5, #12]
  4116d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4116d6:	f8d8 2000 	ldr.w	r2, [r8]
  4116da:	2a1d      	cmp	r2, #29
  4116dc:	d8f3      	bhi.n	4116c6 <__sflush_r+0xc2>
  4116de:	4b1a      	ldr	r3, [pc, #104]	; (411748 <__sflush_r+0x144>)
  4116e0:	40d3      	lsrs	r3, r2
  4116e2:	f003 0301 	and.w	r3, r3, #1
  4116e6:	f083 0401 	eor.w	r4, r3, #1
  4116ea:	2b00      	cmp	r3, #0
  4116ec:	d0eb      	beq.n	4116c6 <__sflush_r+0xc2>
  4116ee:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  4116f2:	6929      	ldr	r1, [r5, #16]
  4116f4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4116f8:	6029      	str	r1, [r5, #0]
  4116fa:	04d9      	lsls	r1, r3, #19
  4116fc:	606c      	str	r4, [r5, #4]
  4116fe:	81ab      	strh	r3, [r5, #12]
  411700:	d5b7      	bpl.n	411672 <__sflush_r+0x6e>
  411702:	2a00      	cmp	r2, #0
  411704:	d1b5      	bne.n	411672 <__sflush_r+0x6e>
  411706:	6528      	str	r0, [r5, #80]	; 0x50
  411708:	e7b3      	b.n	411672 <__sflush_r+0x6e>
  41170a:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  41170c:	2a00      	cmp	r2, #0
  41170e:	dc88      	bgt.n	411622 <__sflush_r+0x1e>
  411710:	e7d6      	b.n	4116c0 <__sflush_r+0xbc>
  411712:	2301      	movs	r3, #1
  411714:	69e9      	ldr	r1, [r5, #28]
  411716:	4640      	mov	r0, r8
  411718:	47a0      	blx	r4
  41171a:	1c43      	adds	r3, r0, #1
  41171c:	4602      	mov	r2, r0
  41171e:	d002      	beq.n	411726 <__sflush_r+0x122>
  411720:	89ab      	ldrh	r3, [r5, #12]
  411722:	6aac      	ldr	r4, [r5, #40]	; 0x28
  411724:	e78c      	b.n	411640 <__sflush_r+0x3c>
  411726:	f8d8 3000 	ldr.w	r3, [r8]
  41172a:	2b00      	cmp	r3, #0
  41172c:	d0f8      	beq.n	411720 <__sflush_r+0x11c>
  41172e:	2b1d      	cmp	r3, #29
  411730:	d001      	beq.n	411736 <__sflush_r+0x132>
  411732:	2b16      	cmp	r3, #22
  411734:	d102      	bne.n	41173c <__sflush_r+0x138>
  411736:	f8c8 6000 	str.w	r6, [r8]
  41173a:	e7c1      	b.n	4116c0 <__sflush_r+0xbc>
  41173c:	89ab      	ldrh	r3, [r5, #12]
  41173e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  411742:	81ab      	strh	r3, [r5, #12]
  411744:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  411748:	20400001 	.word	0x20400001

0041174c <_fflush_r>:
  41174c:	b510      	push	{r4, lr}
  41174e:	4604      	mov	r4, r0
  411750:	b082      	sub	sp, #8
  411752:	b108      	cbz	r0, 411758 <_fflush_r+0xc>
  411754:	6b83      	ldr	r3, [r0, #56]	; 0x38
  411756:	b153      	cbz	r3, 41176e <_fflush_r+0x22>
  411758:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  41175c:	b908      	cbnz	r0, 411762 <_fflush_r+0x16>
  41175e:	b002      	add	sp, #8
  411760:	bd10      	pop	{r4, pc}
  411762:	4620      	mov	r0, r4
  411764:	b002      	add	sp, #8
  411766:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  41176a:	f7ff bf4b 	b.w	411604 <__sflush_r>
  41176e:	9101      	str	r1, [sp, #4]
  411770:	f000 f880 	bl	411874 <__sinit>
  411774:	9901      	ldr	r1, [sp, #4]
  411776:	e7ef      	b.n	411758 <_fflush_r+0xc>

00411778 <_cleanup_r>:
  411778:	4901      	ldr	r1, [pc, #4]	; (411780 <_cleanup_r+0x8>)
  41177a:	f000 bbaf 	b.w	411edc <_fwalk_reent>
  41177e:	bf00      	nop
  411780:	00413f25 	.word	0x00413f25

00411784 <__sinit.part.1>:
  411784:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  411788:	4607      	mov	r7, r0
  41178a:	4835      	ldr	r0, [pc, #212]	; (411860 <__sinit.part.1+0xdc>)
  41178c:	687d      	ldr	r5, [r7, #4]
  41178e:	2400      	movs	r4, #0
  411790:	f507 723b 	add.w	r2, r7, #748	; 0x2ec
  411794:	2304      	movs	r3, #4
  411796:	2103      	movs	r1, #3
  411798:	63f8      	str	r0, [r7, #60]	; 0x3c
  41179a:	f8c7 12e4 	str.w	r1, [r7, #740]	; 0x2e4
  41179e:	f8c7 22e8 	str.w	r2, [r7, #744]	; 0x2e8
  4117a2:	f8c7 42e0 	str.w	r4, [r7, #736]	; 0x2e0
  4117a6:	b083      	sub	sp, #12
  4117a8:	602c      	str	r4, [r5, #0]
  4117aa:	606c      	str	r4, [r5, #4]
  4117ac:	60ac      	str	r4, [r5, #8]
  4117ae:	666c      	str	r4, [r5, #100]	; 0x64
  4117b0:	81ec      	strh	r4, [r5, #14]
  4117b2:	612c      	str	r4, [r5, #16]
  4117b4:	616c      	str	r4, [r5, #20]
  4117b6:	61ac      	str	r4, [r5, #24]
  4117b8:	81ab      	strh	r3, [r5, #12]
  4117ba:	4621      	mov	r1, r4
  4117bc:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  4117c0:	2208      	movs	r2, #8
  4117c2:	f7fa fdb1 	bl	40c328 <memset>
  4117c6:	f8df b09c 	ldr.w	fp, [pc, #156]	; 411864 <__sinit.part.1+0xe0>
  4117ca:	68be      	ldr	r6, [r7, #8]
  4117cc:	f8df a098 	ldr.w	sl, [pc, #152]	; 411868 <__sinit.part.1+0xe4>
  4117d0:	f8df 9098 	ldr.w	r9, [pc, #152]	; 41186c <__sinit.part.1+0xe8>
  4117d4:	f8df 8098 	ldr.w	r8, [pc, #152]	; 411870 <__sinit.part.1+0xec>
  4117d8:	2301      	movs	r3, #1
  4117da:	2209      	movs	r2, #9
  4117dc:	f8c5 b020 	str.w	fp, [r5, #32]
  4117e0:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  4117e4:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  4117e8:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  4117ec:	61ed      	str	r5, [r5, #28]
  4117ee:	4621      	mov	r1, r4
  4117f0:	81f3      	strh	r3, [r6, #14]
  4117f2:	81b2      	strh	r2, [r6, #12]
  4117f4:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  4117f8:	6034      	str	r4, [r6, #0]
  4117fa:	6074      	str	r4, [r6, #4]
  4117fc:	60b4      	str	r4, [r6, #8]
  4117fe:	6674      	str	r4, [r6, #100]	; 0x64
  411800:	6134      	str	r4, [r6, #16]
  411802:	6174      	str	r4, [r6, #20]
  411804:	61b4      	str	r4, [r6, #24]
  411806:	2208      	movs	r2, #8
  411808:	9301      	str	r3, [sp, #4]
  41180a:	f7fa fd8d 	bl	40c328 <memset>
  41180e:	68fd      	ldr	r5, [r7, #12]
  411810:	2012      	movs	r0, #18
  411812:	2202      	movs	r2, #2
  411814:	61f6      	str	r6, [r6, #28]
  411816:	f8c6 b020 	str.w	fp, [r6, #32]
  41181a:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  41181e:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  411822:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  411826:	4621      	mov	r1, r4
  411828:	81a8      	strh	r0, [r5, #12]
  41182a:	81ea      	strh	r2, [r5, #14]
  41182c:	602c      	str	r4, [r5, #0]
  41182e:	606c      	str	r4, [r5, #4]
  411830:	60ac      	str	r4, [r5, #8]
  411832:	666c      	str	r4, [r5, #100]	; 0x64
  411834:	612c      	str	r4, [r5, #16]
  411836:	616c      	str	r4, [r5, #20]
  411838:	61ac      	str	r4, [r5, #24]
  41183a:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  41183e:	2208      	movs	r2, #8
  411840:	f7fa fd72 	bl	40c328 <memset>
  411844:	9b01      	ldr	r3, [sp, #4]
  411846:	61ed      	str	r5, [r5, #28]
  411848:	f8c5 b020 	str.w	fp, [r5, #32]
  41184c:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  411850:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  411854:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  411858:	63bb      	str	r3, [r7, #56]	; 0x38
  41185a:	b003      	add	sp, #12
  41185c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  411860:	00411779 	.word	0x00411779
  411864:	00413b2d 	.word	0x00413b2d
  411868:	00413b51 	.word	0x00413b51
  41186c:	00413b8d 	.word	0x00413b8d
  411870:	00413bad 	.word	0x00413bad

00411874 <__sinit>:
  411874:	6b83      	ldr	r3, [r0, #56]	; 0x38
  411876:	b103      	cbz	r3, 41187a <__sinit+0x6>
  411878:	4770      	bx	lr
  41187a:	f7ff bf83 	b.w	411784 <__sinit.part.1>
  41187e:	bf00      	nop

00411880 <__sfp_lock_acquire>:
  411880:	4770      	bx	lr
  411882:	bf00      	nop

00411884 <__sfp_lock_release>:
  411884:	4770      	bx	lr
  411886:	bf00      	nop

00411888 <__libc_fini_array>:
  411888:	b538      	push	{r3, r4, r5, lr}
  41188a:	4d07      	ldr	r5, [pc, #28]	; (4118a8 <__libc_fini_array+0x20>)
  41188c:	4c07      	ldr	r4, [pc, #28]	; (4118ac <__libc_fini_array+0x24>)
  41188e:	1b2c      	subs	r4, r5, r4
  411890:	10a4      	asrs	r4, r4, #2
  411892:	d005      	beq.n	4118a0 <__libc_fini_array+0x18>
  411894:	3c01      	subs	r4, #1
  411896:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  41189a:	4798      	blx	r3
  41189c:	2c00      	cmp	r4, #0
  41189e:	d1f9      	bne.n	411894 <__libc_fini_array+0xc>
  4118a0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4118a4:	f004 b8c0 	b.w	415a28 <_fini>
  4118a8:	00415a38 	.word	0x00415a38
  4118ac:	00415a34 	.word	0x00415a34

004118b0 <__fputwc>:
  4118b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4118b4:	b082      	sub	sp, #8
  4118b6:	4606      	mov	r6, r0
  4118b8:	460f      	mov	r7, r1
  4118ba:	4614      	mov	r4, r2
  4118bc:	f000 feec 	bl	412698 <__locale_mb_cur_max>
  4118c0:	2801      	cmp	r0, #1
  4118c2:	d032      	beq.n	41192a <__fputwc+0x7a>
  4118c4:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  4118c8:	463a      	mov	r2, r7
  4118ca:	a901      	add	r1, sp, #4
  4118cc:	4630      	mov	r0, r6
  4118ce:	f002 fa47 	bl	413d60 <_wcrtomb_r>
  4118d2:	f1b0 3fff 	cmp.w	r0, #4294967295
  4118d6:	4680      	mov	r8, r0
  4118d8:	d020      	beq.n	41191c <__fputwc+0x6c>
  4118da:	b370      	cbz	r0, 41193a <__fputwc+0x8a>
  4118dc:	f89d 1004 	ldrb.w	r1, [sp, #4]
  4118e0:	2500      	movs	r5, #0
  4118e2:	e008      	b.n	4118f6 <__fputwc+0x46>
  4118e4:	6823      	ldr	r3, [r4, #0]
  4118e6:	1c5a      	adds	r2, r3, #1
  4118e8:	6022      	str	r2, [r4, #0]
  4118ea:	7019      	strb	r1, [r3, #0]
  4118ec:	3501      	adds	r5, #1
  4118ee:	4545      	cmp	r5, r8
  4118f0:	d223      	bcs.n	41193a <__fputwc+0x8a>
  4118f2:	ab01      	add	r3, sp, #4
  4118f4:	5d59      	ldrb	r1, [r3, r5]
  4118f6:	68a3      	ldr	r3, [r4, #8]
  4118f8:	3b01      	subs	r3, #1
  4118fa:	2b00      	cmp	r3, #0
  4118fc:	60a3      	str	r3, [r4, #8]
  4118fe:	daf1      	bge.n	4118e4 <__fputwc+0x34>
  411900:	69a2      	ldr	r2, [r4, #24]
  411902:	4293      	cmp	r3, r2
  411904:	db01      	blt.n	41190a <__fputwc+0x5a>
  411906:	290a      	cmp	r1, #10
  411908:	d1ec      	bne.n	4118e4 <__fputwc+0x34>
  41190a:	4622      	mov	r2, r4
  41190c:	4630      	mov	r0, r6
  41190e:	f002 f9d1 	bl	413cb4 <__swbuf_r>
  411912:	1c43      	adds	r3, r0, #1
  411914:	d1ea      	bne.n	4118ec <__fputwc+0x3c>
  411916:	b002      	add	sp, #8
  411918:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  41191c:	89a3      	ldrh	r3, [r4, #12]
  41191e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  411922:	81a3      	strh	r3, [r4, #12]
  411924:	b002      	add	sp, #8
  411926:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  41192a:	1e7b      	subs	r3, r7, #1
  41192c:	2bfe      	cmp	r3, #254	; 0xfe
  41192e:	d8c9      	bhi.n	4118c4 <__fputwc+0x14>
  411930:	b2f9      	uxtb	r1, r7
  411932:	4680      	mov	r8, r0
  411934:	f88d 1004 	strb.w	r1, [sp, #4]
  411938:	e7d2      	b.n	4118e0 <__fputwc+0x30>
  41193a:	4638      	mov	r0, r7
  41193c:	b002      	add	sp, #8
  41193e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  411942:	bf00      	nop

00411944 <_fputwc_r>:
  411944:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  411948:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  41194c:	d10a      	bne.n	411964 <_fputwc_r+0x20>
  41194e:	b410      	push	{r4}
  411950:	6e54      	ldr	r4, [r2, #100]	; 0x64
  411952:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  411956:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
  41195a:	6654      	str	r4, [r2, #100]	; 0x64
  41195c:	8193      	strh	r3, [r2, #12]
  41195e:	bc10      	pop	{r4}
  411960:	f7ff bfa6 	b.w	4118b0 <__fputwc>
  411964:	f7ff bfa4 	b.w	4118b0 <__fputwc>

00411968 <_malloc_trim_r>:
  411968:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  41196a:	460c      	mov	r4, r1
  41196c:	4f22      	ldr	r7, [pc, #136]	; (4119f8 <_malloc_trim_r+0x90>)
  41196e:	4606      	mov	r6, r0
  411970:	f001 fa6e 	bl	412e50 <__malloc_lock>
  411974:	68bb      	ldr	r3, [r7, #8]
  411976:	685d      	ldr	r5, [r3, #4]
  411978:	f025 0503 	bic.w	r5, r5, #3
  41197c:	1b29      	subs	r1, r5, r4
  41197e:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  411982:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  411986:	f021 010f 	bic.w	r1, r1, #15
  41198a:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  41198e:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  411992:	db07      	blt.n	4119a4 <_malloc_trim_r+0x3c>
  411994:	2100      	movs	r1, #0
  411996:	4630      	mov	r0, r6
  411998:	f002 f8b2 	bl	413b00 <_sbrk_r>
  41199c:	68bb      	ldr	r3, [r7, #8]
  41199e:	442b      	add	r3, r5
  4119a0:	4298      	cmp	r0, r3
  4119a2:	d004      	beq.n	4119ae <_malloc_trim_r+0x46>
  4119a4:	4630      	mov	r0, r6
  4119a6:	f001 fa55 	bl	412e54 <__malloc_unlock>
  4119aa:	2000      	movs	r0, #0
  4119ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4119ae:	4261      	negs	r1, r4
  4119b0:	4630      	mov	r0, r6
  4119b2:	f002 f8a5 	bl	413b00 <_sbrk_r>
  4119b6:	3001      	adds	r0, #1
  4119b8:	d00d      	beq.n	4119d6 <_malloc_trim_r+0x6e>
  4119ba:	4b10      	ldr	r3, [pc, #64]	; (4119fc <_malloc_trim_r+0x94>)
  4119bc:	68ba      	ldr	r2, [r7, #8]
  4119be:	6819      	ldr	r1, [r3, #0]
  4119c0:	1b2d      	subs	r5, r5, r4
  4119c2:	f045 0501 	orr.w	r5, r5, #1
  4119c6:	4630      	mov	r0, r6
  4119c8:	1b09      	subs	r1, r1, r4
  4119ca:	6055      	str	r5, [r2, #4]
  4119cc:	6019      	str	r1, [r3, #0]
  4119ce:	f001 fa41 	bl	412e54 <__malloc_unlock>
  4119d2:	2001      	movs	r0, #1
  4119d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4119d6:	2100      	movs	r1, #0
  4119d8:	4630      	mov	r0, r6
  4119da:	f002 f891 	bl	413b00 <_sbrk_r>
  4119de:	68ba      	ldr	r2, [r7, #8]
  4119e0:	1a83      	subs	r3, r0, r2
  4119e2:	2b0f      	cmp	r3, #15
  4119e4:	ddde      	ble.n	4119a4 <_malloc_trim_r+0x3c>
  4119e6:	4c06      	ldr	r4, [pc, #24]	; (411a00 <_malloc_trim_r+0x98>)
  4119e8:	4904      	ldr	r1, [pc, #16]	; (4119fc <_malloc_trim_r+0x94>)
  4119ea:	6824      	ldr	r4, [r4, #0]
  4119ec:	f043 0301 	orr.w	r3, r3, #1
  4119f0:	1b00      	subs	r0, r0, r4
  4119f2:	6053      	str	r3, [r2, #4]
  4119f4:	6008      	str	r0, [r1, #0]
  4119f6:	e7d5      	b.n	4119a4 <_malloc_trim_r+0x3c>
  4119f8:	20000640 	.word	0x20000640
  4119fc:	200044cc 	.word	0x200044cc
  411a00:	20000a4c 	.word	0x20000a4c

00411a04 <_free_r>:
  411a04:	2900      	cmp	r1, #0
  411a06:	d045      	beq.n	411a94 <_free_r+0x90>
  411a08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  411a0c:	460d      	mov	r5, r1
  411a0e:	4680      	mov	r8, r0
  411a10:	f001 fa1e 	bl	412e50 <__malloc_lock>
  411a14:	f855 7c04 	ldr.w	r7, [r5, #-4]
  411a18:	496a      	ldr	r1, [pc, #424]	; (411bc4 <_free_r+0x1c0>)
  411a1a:	f1a5 0408 	sub.w	r4, r5, #8
  411a1e:	f027 0301 	bic.w	r3, r7, #1
  411a22:	18e2      	adds	r2, r4, r3
  411a24:	688e      	ldr	r6, [r1, #8]
  411a26:	6850      	ldr	r0, [r2, #4]
  411a28:	42b2      	cmp	r2, r6
  411a2a:	f020 0003 	bic.w	r0, r0, #3
  411a2e:	d062      	beq.n	411af6 <_free_r+0xf2>
  411a30:	07fe      	lsls	r6, r7, #31
  411a32:	6050      	str	r0, [r2, #4]
  411a34:	d40b      	bmi.n	411a4e <_free_r+0x4a>
  411a36:	f855 7c08 	ldr.w	r7, [r5, #-8]
  411a3a:	f101 0e08 	add.w	lr, r1, #8
  411a3e:	1be4      	subs	r4, r4, r7
  411a40:	68a5      	ldr	r5, [r4, #8]
  411a42:	443b      	add	r3, r7
  411a44:	4575      	cmp	r5, lr
  411a46:	d06f      	beq.n	411b28 <_free_r+0x124>
  411a48:	68e7      	ldr	r7, [r4, #12]
  411a4a:	60ef      	str	r7, [r5, #12]
  411a4c:	60bd      	str	r5, [r7, #8]
  411a4e:	1815      	adds	r5, r2, r0
  411a50:	686d      	ldr	r5, [r5, #4]
  411a52:	07ed      	lsls	r5, r5, #31
  411a54:	d542      	bpl.n	411adc <_free_r+0xd8>
  411a56:	f043 0201 	orr.w	r2, r3, #1
  411a5a:	6062      	str	r2, [r4, #4]
  411a5c:	50e3      	str	r3, [r4, r3]
  411a5e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  411a62:	d218      	bcs.n	411a96 <_free_r+0x92>
  411a64:	08db      	lsrs	r3, r3, #3
  411a66:	6848      	ldr	r0, [r1, #4]
  411a68:	109d      	asrs	r5, r3, #2
  411a6a:	2201      	movs	r2, #1
  411a6c:	3301      	adds	r3, #1
  411a6e:	f851 7033 	ldr.w	r7, [r1, r3, lsl #3]
  411a72:	fa02 f505 	lsl.w	r5, r2, r5
  411a76:	eb01 02c3 	add.w	r2, r1, r3, lsl #3
  411a7a:	4328      	orrs	r0, r5
  411a7c:	3a08      	subs	r2, #8
  411a7e:	60e2      	str	r2, [r4, #12]
  411a80:	60a7      	str	r7, [r4, #8]
  411a82:	6048      	str	r0, [r1, #4]
  411a84:	f841 4033 	str.w	r4, [r1, r3, lsl #3]
  411a88:	60fc      	str	r4, [r7, #12]
  411a8a:	4640      	mov	r0, r8
  411a8c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  411a90:	f001 b9e0 	b.w	412e54 <__malloc_unlock>
  411a94:	4770      	bx	lr
  411a96:	0a5a      	lsrs	r2, r3, #9
  411a98:	2a04      	cmp	r2, #4
  411a9a:	d853      	bhi.n	411b44 <_free_r+0x140>
  411a9c:	099a      	lsrs	r2, r3, #6
  411a9e:	f102 0739 	add.w	r7, r2, #57	; 0x39
  411aa2:	007f      	lsls	r7, r7, #1
  411aa4:	f102 0538 	add.w	r5, r2, #56	; 0x38
  411aa8:	eb01 0087 	add.w	r0, r1, r7, lsl #2
  411aac:	f851 2027 	ldr.w	r2, [r1, r7, lsl #2]
  411ab0:	3808      	subs	r0, #8
  411ab2:	4290      	cmp	r0, r2
  411ab4:	4943      	ldr	r1, [pc, #268]	; (411bc4 <_free_r+0x1c0>)
  411ab6:	d04d      	beq.n	411b54 <_free_r+0x150>
  411ab8:	6851      	ldr	r1, [r2, #4]
  411aba:	f021 0103 	bic.w	r1, r1, #3
  411abe:	428b      	cmp	r3, r1
  411ac0:	d202      	bcs.n	411ac8 <_free_r+0xc4>
  411ac2:	6892      	ldr	r2, [r2, #8]
  411ac4:	4290      	cmp	r0, r2
  411ac6:	d1f7      	bne.n	411ab8 <_free_r+0xb4>
  411ac8:	68d0      	ldr	r0, [r2, #12]
  411aca:	60e0      	str	r0, [r4, #12]
  411acc:	60a2      	str	r2, [r4, #8]
  411ace:	6084      	str	r4, [r0, #8]
  411ad0:	60d4      	str	r4, [r2, #12]
  411ad2:	4640      	mov	r0, r8
  411ad4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  411ad8:	f001 b9bc 	b.w	412e54 <__malloc_unlock>
  411adc:	6895      	ldr	r5, [r2, #8]
  411ade:	4f3a      	ldr	r7, [pc, #232]	; (411bc8 <_free_r+0x1c4>)
  411ae0:	4403      	add	r3, r0
  411ae2:	42bd      	cmp	r5, r7
  411ae4:	d03f      	beq.n	411b66 <_free_r+0x162>
  411ae6:	68d0      	ldr	r0, [r2, #12]
  411ae8:	f043 0201 	orr.w	r2, r3, #1
  411aec:	60e8      	str	r0, [r5, #12]
  411aee:	6085      	str	r5, [r0, #8]
  411af0:	6062      	str	r2, [r4, #4]
  411af2:	50e3      	str	r3, [r4, r3]
  411af4:	e7b3      	b.n	411a5e <_free_r+0x5a>
  411af6:	07ff      	lsls	r7, r7, #31
  411af8:	4403      	add	r3, r0
  411afa:	d407      	bmi.n	411b0c <_free_r+0x108>
  411afc:	f855 5c08 	ldr.w	r5, [r5, #-8]
  411b00:	1b64      	subs	r4, r4, r5
  411b02:	68e2      	ldr	r2, [r4, #12]
  411b04:	68a0      	ldr	r0, [r4, #8]
  411b06:	442b      	add	r3, r5
  411b08:	60c2      	str	r2, [r0, #12]
  411b0a:	6090      	str	r0, [r2, #8]
  411b0c:	4a2f      	ldr	r2, [pc, #188]	; (411bcc <_free_r+0x1c8>)
  411b0e:	f043 0001 	orr.w	r0, r3, #1
  411b12:	6812      	ldr	r2, [r2, #0]
  411b14:	6060      	str	r0, [r4, #4]
  411b16:	4293      	cmp	r3, r2
  411b18:	608c      	str	r4, [r1, #8]
  411b1a:	d3b6      	bcc.n	411a8a <_free_r+0x86>
  411b1c:	4b2c      	ldr	r3, [pc, #176]	; (411bd0 <_free_r+0x1cc>)
  411b1e:	4640      	mov	r0, r8
  411b20:	6819      	ldr	r1, [r3, #0]
  411b22:	f7ff ff21 	bl	411968 <_malloc_trim_r>
  411b26:	e7b0      	b.n	411a8a <_free_r+0x86>
  411b28:	1811      	adds	r1, r2, r0
  411b2a:	6849      	ldr	r1, [r1, #4]
  411b2c:	07c9      	lsls	r1, r1, #31
  411b2e:	d444      	bmi.n	411bba <_free_r+0x1b6>
  411b30:	6891      	ldr	r1, [r2, #8]
  411b32:	4403      	add	r3, r0
  411b34:	68d2      	ldr	r2, [r2, #12]
  411b36:	f043 0001 	orr.w	r0, r3, #1
  411b3a:	60ca      	str	r2, [r1, #12]
  411b3c:	6091      	str	r1, [r2, #8]
  411b3e:	6060      	str	r0, [r4, #4]
  411b40:	50e3      	str	r3, [r4, r3]
  411b42:	e7a2      	b.n	411a8a <_free_r+0x86>
  411b44:	2a14      	cmp	r2, #20
  411b46:	d817      	bhi.n	411b78 <_free_r+0x174>
  411b48:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  411b4c:	007f      	lsls	r7, r7, #1
  411b4e:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  411b52:	e7a9      	b.n	411aa8 <_free_r+0xa4>
  411b54:	10aa      	asrs	r2, r5, #2
  411b56:	684b      	ldr	r3, [r1, #4]
  411b58:	2501      	movs	r5, #1
  411b5a:	fa05 f202 	lsl.w	r2, r5, r2
  411b5e:	4313      	orrs	r3, r2
  411b60:	604b      	str	r3, [r1, #4]
  411b62:	4602      	mov	r2, r0
  411b64:	e7b1      	b.n	411aca <_free_r+0xc6>
  411b66:	f043 0201 	orr.w	r2, r3, #1
  411b6a:	614c      	str	r4, [r1, #20]
  411b6c:	610c      	str	r4, [r1, #16]
  411b6e:	60e5      	str	r5, [r4, #12]
  411b70:	60a5      	str	r5, [r4, #8]
  411b72:	6062      	str	r2, [r4, #4]
  411b74:	50e3      	str	r3, [r4, r3]
  411b76:	e788      	b.n	411a8a <_free_r+0x86>
  411b78:	2a54      	cmp	r2, #84	; 0x54
  411b7a:	d806      	bhi.n	411b8a <_free_r+0x186>
  411b7c:	0b1a      	lsrs	r2, r3, #12
  411b7e:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  411b82:	007f      	lsls	r7, r7, #1
  411b84:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  411b88:	e78e      	b.n	411aa8 <_free_r+0xa4>
  411b8a:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  411b8e:	d806      	bhi.n	411b9e <_free_r+0x19a>
  411b90:	0bda      	lsrs	r2, r3, #15
  411b92:	f102 0778 	add.w	r7, r2, #120	; 0x78
  411b96:	007f      	lsls	r7, r7, #1
  411b98:	f102 0577 	add.w	r5, r2, #119	; 0x77
  411b9c:	e784      	b.n	411aa8 <_free_r+0xa4>
  411b9e:	f240 5054 	movw	r0, #1364	; 0x554
  411ba2:	4282      	cmp	r2, r0
  411ba4:	d806      	bhi.n	411bb4 <_free_r+0x1b0>
  411ba6:	0c9a      	lsrs	r2, r3, #18
  411ba8:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  411bac:	007f      	lsls	r7, r7, #1
  411bae:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  411bb2:	e779      	b.n	411aa8 <_free_r+0xa4>
  411bb4:	27fe      	movs	r7, #254	; 0xfe
  411bb6:	257e      	movs	r5, #126	; 0x7e
  411bb8:	e776      	b.n	411aa8 <_free_r+0xa4>
  411bba:	f043 0201 	orr.w	r2, r3, #1
  411bbe:	6062      	str	r2, [r4, #4]
  411bc0:	50e3      	str	r3, [r4, r3]
  411bc2:	e762      	b.n	411a8a <_free_r+0x86>
  411bc4:	20000640 	.word	0x20000640
  411bc8:	20000648 	.word	0x20000648
  411bcc:	20000a48 	.word	0x20000a48
  411bd0:	200044c8 	.word	0x200044c8

00411bd4 <__sfvwrite_r>:
  411bd4:	6893      	ldr	r3, [r2, #8]
  411bd6:	2b00      	cmp	r3, #0
  411bd8:	f000 80ab 	beq.w	411d32 <__sfvwrite_r+0x15e>
  411bdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  411be0:	898b      	ldrh	r3, [r1, #12]
  411be2:	b085      	sub	sp, #20
  411be4:	460c      	mov	r4, r1
  411be6:	0719      	lsls	r1, r3, #28
  411be8:	9002      	str	r0, [sp, #8]
  411bea:	4616      	mov	r6, r2
  411bec:	d528      	bpl.n	411c40 <__sfvwrite_r+0x6c>
  411bee:	6922      	ldr	r2, [r4, #16]
  411bf0:	b332      	cbz	r2, 411c40 <__sfvwrite_r+0x6c>
  411bf2:	f003 0802 	and.w	r8, r3, #2
  411bf6:	fa1f f088 	uxth.w	r0, r8
  411bfa:	6835      	ldr	r5, [r6, #0]
  411bfc:	b378      	cbz	r0, 411c5e <__sfvwrite_r+0x8a>
  411bfe:	f04f 0900 	mov.w	r9, #0
  411c02:	46c8      	mov	r8, r9
  411c04:	f8df a2d0 	ldr.w	sl, [pc, #720]	; 411ed8 <__sfvwrite_r+0x304>
  411c08:	f1b8 0f00 	cmp.w	r8, #0
  411c0c:	f000 808b 	beq.w	411d26 <__sfvwrite_r+0x152>
  411c10:	45d0      	cmp	r8, sl
  411c12:	4643      	mov	r3, r8
  411c14:	464a      	mov	r2, r9
  411c16:	bf28      	it	cs
  411c18:	4653      	movcs	r3, sl
  411c1a:	69e1      	ldr	r1, [r4, #28]
  411c1c:	9802      	ldr	r0, [sp, #8]
  411c1e:	6a67      	ldr	r7, [r4, #36]	; 0x24
  411c20:	47b8      	blx	r7
  411c22:	2800      	cmp	r0, #0
  411c24:	f340 80a5 	ble.w	411d72 <__sfvwrite_r+0x19e>
  411c28:	68b3      	ldr	r3, [r6, #8]
  411c2a:	4481      	add	r9, r0
  411c2c:	1a1b      	subs	r3, r3, r0
  411c2e:	ebc0 0808 	rsb	r8, r0, r8
  411c32:	60b3      	str	r3, [r6, #8]
  411c34:	2b00      	cmp	r3, #0
  411c36:	d1e7      	bne.n	411c08 <__sfvwrite_r+0x34>
  411c38:	2000      	movs	r0, #0
  411c3a:	b005      	add	sp, #20
  411c3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  411c40:	4621      	mov	r1, r4
  411c42:	9802      	ldr	r0, [sp, #8]
  411c44:	f7fe fcac 	bl	4105a0 <__swsetup_r>
  411c48:	2800      	cmp	r0, #0
  411c4a:	f040 813c 	bne.w	411ec6 <__sfvwrite_r+0x2f2>
  411c4e:	89a3      	ldrh	r3, [r4, #12]
  411c50:	6835      	ldr	r5, [r6, #0]
  411c52:	f003 0802 	and.w	r8, r3, #2
  411c56:	fa1f f088 	uxth.w	r0, r8
  411c5a:	2800      	cmp	r0, #0
  411c5c:	d1cf      	bne.n	411bfe <__sfvwrite_r+0x2a>
  411c5e:	f013 0901 	ands.w	r9, r3, #1
  411c62:	f040 8090 	bne.w	411d86 <__sfvwrite_r+0x1b2>
  411c66:	464f      	mov	r7, r9
  411c68:	9601      	str	r6, [sp, #4]
  411c6a:	2f00      	cmp	r7, #0
  411c6c:	d056      	beq.n	411d1c <__sfvwrite_r+0x148>
  411c6e:	059a      	lsls	r2, r3, #22
  411c70:	f8d4 8008 	ldr.w	r8, [r4, #8]
  411c74:	d55f      	bpl.n	411d36 <__sfvwrite_r+0x162>
  411c76:	4547      	cmp	r7, r8
  411c78:	46c2      	mov	sl, r8
  411c7a:	f0c0 80bf 	bcc.w	411dfc <__sfvwrite_r+0x228>
  411c7e:	f413 6f90 	tst.w	r3, #1152	; 0x480
  411c82:	f000 80bd 	beq.w	411e00 <__sfvwrite_r+0x22c>
  411c86:	6962      	ldr	r2, [r4, #20]
  411c88:	6820      	ldr	r0, [r4, #0]
  411c8a:	6921      	ldr	r1, [r4, #16]
  411c8c:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  411c90:	ebc1 0a00 	rsb	sl, r1, r0
  411c94:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  411c98:	f10a 0001 	add.w	r0, sl, #1
  411c9c:	ea4f 0868 	mov.w	r8, r8, asr #1
  411ca0:	4438      	add	r0, r7
  411ca2:	4540      	cmp	r0, r8
  411ca4:	4642      	mov	r2, r8
  411ca6:	bf84      	itt	hi
  411ca8:	4680      	movhi	r8, r0
  411caa:	4642      	movhi	r2, r8
  411cac:	055b      	lsls	r3, r3, #21
  411cae:	f140 80f2 	bpl.w	411e96 <__sfvwrite_r+0x2c2>
  411cb2:	4611      	mov	r1, r2
  411cb4:	9802      	ldr	r0, [sp, #8]
  411cb6:	f000 fd75 	bl	4127a4 <_malloc_r>
  411cba:	4683      	mov	fp, r0
  411cbc:	2800      	cmp	r0, #0
  411cbe:	f000 8105 	beq.w	411ecc <__sfvwrite_r+0x2f8>
  411cc2:	4652      	mov	r2, sl
  411cc4:	6921      	ldr	r1, [r4, #16]
  411cc6:	f7fa fab9 	bl	40c23c <memcpy>
  411cca:	89a3      	ldrh	r3, [r4, #12]
  411ccc:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  411cd0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  411cd4:	81a3      	strh	r3, [r4, #12]
  411cd6:	ebca 0308 	rsb	r3, sl, r8
  411cda:	eb0b 000a 	add.w	r0, fp, sl
  411cde:	f8c4 8014 	str.w	r8, [r4, #20]
  411ce2:	46ba      	mov	sl, r7
  411ce4:	46b8      	mov	r8, r7
  411ce6:	f8c4 b010 	str.w	fp, [r4, #16]
  411cea:	6020      	str	r0, [r4, #0]
  411cec:	60a3      	str	r3, [r4, #8]
  411cee:	4652      	mov	r2, sl
  411cf0:	4649      	mov	r1, r9
  411cf2:	f001 f849 	bl	412d88 <memmove>
  411cf6:	68a0      	ldr	r0, [r4, #8]
  411cf8:	6823      	ldr	r3, [r4, #0]
  411cfa:	ebc8 0000 	rsb	r0, r8, r0
  411cfe:	60a0      	str	r0, [r4, #8]
  411d00:	4638      	mov	r0, r7
  411d02:	4453      	add	r3, sl
  411d04:	6023      	str	r3, [r4, #0]
  411d06:	9a01      	ldr	r2, [sp, #4]
  411d08:	4481      	add	r9, r0
  411d0a:	6893      	ldr	r3, [r2, #8]
  411d0c:	1a3f      	subs	r7, r7, r0
  411d0e:	1a1b      	subs	r3, r3, r0
  411d10:	6093      	str	r3, [r2, #8]
  411d12:	2b00      	cmp	r3, #0
  411d14:	d090      	beq.n	411c38 <__sfvwrite_r+0x64>
  411d16:	89a3      	ldrh	r3, [r4, #12]
  411d18:	2f00      	cmp	r7, #0
  411d1a:	d1a8      	bne.n	411c6e <__sfvwrite_r+0x9a>
  411d1c:	f8d5 9000 	ldr.w	r9, [r5]
  411d20:	686f      	ldr	r7, [r5, #4]
  411d22:	3508      	adds	r5, #8
  411d24:	e7a1      	b.n	411c6a <__sfvwrite_r+0x96>
  411d26:	f8d5 9000 	ldr.w	r9, [r5]
  411d2a:	f8d5 8004 	ldr.w	r8, [r5, #4]
  411d2e:	3508      	adds	r5, #8
  411d30:	e76a      	b.n	411c08 <__sfvwrite_r+0x34>
  411d32:	2000      	movs	r0, #0
  411d34:	4770      	bx	lr
  411d36:	6820      	ldr	r0, [r4, #0]
  411d38:	6923      	ldr	r3, [r4, #16]
  411d3a:	4298      	cmp	r0, r3
  411d3c:	d803      	bhi.n	411d46 <__sfvwrite_r+0x172>
  411d3e:	6962      	ldr	r2, [r4, #20]
  411d40:	4297      	cmp	r7, r2
  411d42:	f080 8083 	bcs.w	411e4c <__sfvwrite_r+0x278>
  411d46:	45b8      	cmp	r8, r7
  411d48:	bf28      	it	cs
  411d4a:	46b8      	movcs	r8, r7
  411d4c:	4649      	mov	r1, r9
  411d4e:	4642      	mov	r2, r8
  411d50:	f001 f81a 	bl	412d88 <memmove>
  411d54:	68a3      	ldr	r3, [r4, #8]
  411d56:	6822      	ldr	r2, [r4, #0]
  411d58:	ebc8 0303 	rsb	r3, r8, r3
  411d5c:	4442      	add	r2, r8
  411d5e:	60a3      	str	r3, [r4, #8]
  411d60:	6022      	str	r2, [r4, #0]
  411d62:	2b00      	cmp	r3, #0
  411d64:	d148      	bne.n	411df8 <__sfvwrite_r+0x224>
  411d66:	4621      	mov	r1, r4
  411d68:	9802      	ldr	r0, [sp, #8]
  411d6a:	f7ff fcef 	bl	41174c <_fflush_r>
  411d6e:	2800      	cmp	r0, #0
  411d70:	d042      	beq.n	411df8 <__sfvwrite_r+0x224>
  411d72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  411d76:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  411d7a:	f04f 30ff 	mov.w	r0, #4294967295
  411d7e:	81a3      	strh	r3, [r4, #12]
  411d80:	b005      	add	sp, #20
  411d82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  411d86:	4680      	mov	r8, r0
  411d88:	4682      	mov	sl, r0
  411d8a:	4681      	mov	r9, r0
  411d8c:	9001      	str	r0, [sp, #4]
  411d8e:	f1b9 0f00 	cmp.w	r9, #0
  411d92:	d029      	beq.n	411de8 <__sfvwrite_r+0x214>
  411d94:	9b01      	ldr	r3, [sp, #4]
  411d96:	2b00      	cmp	r3, #0
  411d98:	d04b      	beq.n	411e32 <__sfvwrite_r+0x25e>
  411d9a:	45c8      	cmp	r8, r9
  411d9c:	46c3      	mov	fp, r8
  411d9e:	bf28      	it	cs
  411da0:	46cb      	movcs	fp, r9
  411da2:	6820      	ldr	r0, [r4, #0]
  411da4:	6923      	ldr	r3, [r4, #16]
  411da6:	465f      	mov	r7, fp
  411da8:	4298      	cmp	r0, r3
  411daa:	6962      	ldr	r2, [r4, #20]
  411dac:	d903      	bls.n	411db6 <__sfvwrite_r+0x1e2>
  411dae:	68a3      	ldr	r3, [r4, #8]
  411db0:	4413      	add	r3, r2
  411db2:	459b      	cmp	fp, r3
  411db4:	dc5c      	bgt.n	411e70 <__sfvwrite_r+0x29c>
  411db6:	4593      	cmp	fp, r2
  411db8:	db24      	blt.n	411e04 <__sfvwrite_r+0x230>
  411dba:	4613      	mov	r3, r2
  411dbc:	6a67      	ldr	r7, [r4, #36]	; 0x24
  411dbe:	4652      	mov	r2, sl
  411dc0:	69e1      	ldr	r1, [r4, #28]
  411dc2:	9802      	ldr	r0, [sp, #8]
  411dc4:	47b8      	blx	r7
  411dc6:	1e07      	subs	r7, r0, #0
  411dc8:	ddd3      	ble.n	411d72 <__sfvwrite_r+0x19e>
  411dca:	ebb8 0807 	subs.w	r8, r8, r7
  411dce:	d027      	beq.n	411e20 <__sfvwrite_r+0x24c>
  411dd0:	68b3      	ldr	r3, [r6, #8]
  411dd2:	44ba      	add	sl, r7
  411dd4:	1bdb      	subs	r3, r3, r7
  411dd6:	ebc7 0909 	rsb	r9, r7, r9
  411dda:	60b3      	str	r3, [r6, #8]
  411ddc:	2b00      	cmp	r3, #0
  411dde:	f43f af2b 	beq.w	411c38 <__sfvwrite_r+0x64>
  411de2:	f1b9 0f00 	cmp.w	r9, #0
  411de6:	d1d5      	bne.n	411d94 <__sfvwrite_r+0x1c0>
  411de8:	2300      	movs	r3, #0
  411dea:	f8d5 a000 	ldr.w	sl, [r5]
  411dee:	f8d5 9004 	ldr.w	r9, [r5, #4]
  411df2:	9301      	str	r3, [sp, #4]
  411df4:	3508      	adds	r5, #8
  411df6:	e7ca      	b.n	411d8e <__sfvwrite_r+0x1ba>
  411df8:	4640      	mov	r0, r8
  411dfa:	e784      	b.n	411d06 <__sfvwrite_r+0x132>
  411dfc:	46b8      	mov	r8, r7
  411dfe:	46ba      	mov	sl, r7
  411e00:	6820      	ldr	r0, [r4, #0]
  411e02:	e774      	b.n	411cee <__sfvwrite_r+0x11a>
  411e04:	465a      	mov	r2, fp
  411e06:	4651      	mov	r1, sl
  411e08:	f000 ffbe 	bl	412d88 <memmove>
  411e0c:	68a2      	ldr	r2, [r4, #8]
  411e0e:	6823      	ldr	r3, [r4, #0]
  411e10:	ebcb 0202 	rsb	r2, fp, r2
  411e14:	445b      	add	r3, fp
  411e16:	ebb8 0807 	subs.w	r8, r8, r7
  411e1a:	60a2      	str	r2, [r4, #8]
  411e1c:	6023      	str	r3, [r4, #0]
  411e1e:	d1d7      	bne.n	411dd0 <__sfvwrite_r+0x1fc>
  411e20:	4621      	mov	r1, r4
  411e22:	9802      	ldr	r0, [sp, #8]
  411e24:	f7ff fc92 	bl	41174c <_fflush_r>
  411e28:	2800      	cmp	r0, #0
  411e2a:	d1a2      	bne.n	411d72 <__sfvwrite_r+0x19e>
  411e2c:	f8cd 8004 	str.w	r8, [sp, #4]
  411e30:	e7ce      	b.n	411dd0 <__sfvwrite_r+0x1fc>
  411e32:	464a      	mov	r2, r9
  411e34:	210a      	movs	r1, #10
  411e36:	4650      	mov	r0, sl
  411e38:	f000 ff60 	bl	412cfc <memchr>
  411e3c:	2800      	cmp	r0, #0
  411e3e:	d03d      	beq.n	411ebc <__sfvwrite_r+0x2e8>
  411e40:	3001      	adds	r0, #1
  411e42:	2301      	movs	r3, #1
  411e44:	ebca 0800 	rsb	r8, sl, r0
  411e48:	9301      	str	r3, [sp, #4]
  411e4a:	e7a6      	b.n	411d9a <__sfvwrite_r+0x1c6>
  411e4c:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
  411e50:	42bb      	cmp	r3, r7
  411e52:	bf28      	it	cs
  411e54:	463b      	movcs	r3, r7
  411e56:	fb93 f3f2 	sdiv	r3, r3, r2
  411e5a:	69e1      	ldr	r1, [r4, #28]
  411e5c:	fb02 f303 	mul.w	r3, r2, r3
  411e60:	9802      	ldr	r0, [sp, #8]
  411e62:	464a      	mov	r2, r9
  411e64:	6a66      	ldr	r6, [r4, #36]	; 0x24
  411e66:	47b0      	blx	r6
  411e68:	2800      	cmp	r0, #0
  411e6a:	f73f af4c 	bgt.w	411d06 <__sfvwrite_r+0x132>
  411e6e:	e780      	b.n	411d72 <__sfvwrite_r+0x19e>
  411e70:	461a      	mov	r2, r3
  411e72:	4651      	mov	r1, sl
  411e74:	9303      	str	r3, [sp, #12]
  411e76:	f000 ff87 	bl	412d88 <memmove>
  411e7a:	6822      	ldr	r2, [r4, #0]
  411e7c:	9b03      	ldr	r3, [sp, #12]
  411e7e:	4621      	mov	r1, r4
  411e80:	441a      	add	r2, r3
  411e82:	6022      	str	r2, [r4, #0]
  411e84:	9802      	ldr	r0, [sp, #8]
  411e86:	f7ff fc61 	bl	41174c <_fflush_r>
  411e8a:	9b03      	ldr	r3, [sp, #12]
  411e8c:	2800      	cmp	r0, #0
  411e8e:	f47f af70 	bne.w	411d72 <__sfvwrite_r+0x19e>
  411e92:	461f      	mov	r7, r3
  411e94:	e799      	b.n	411dca <__sfvwrite_r+0x1f6>
  411e96:	9802      	ldr	r0, [sp, #8]
  411e98:	f001 fc48 	bl	41372c <_realloc_r>
  411e9c:	4683      	mov	fp, r0
  411e9e:	2800      	cmp	r0, #0
  411ea0:	f47f af19 	bne.w	411cd6 <__sfvwrite_r+0x102>
  411ea4:	9d02      	ldr	r5, [sp, #8]
  411ea6:	6921      	ldr	r1, [r4, #16]
  411ea8:	4628      	mov	r0, r5
  411eaa:	f7ff fdab 	bl	411a04 <_free_r>
  411eae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  411eb2:	220c      	movs	r2, #12
  411eb4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  411eb8:	602a      	str	r2, [r5, #0]
  411eba:	e75c      	b.n	411d76 <__sfvwrite_r+0x1a2>
  411ebc:	2301      	movs	r3, #1
  411ebe:	f109 0801 	add.w	r8, r9, #1
  411ec2:	9301      	str	r3, [sp, #4]
  411ec4:	e769      	b.n	411d9a <__sfvwrite_r+0x1c6>
  411ec6:	f04f 30ff 	mov.w	r0, #4294967295
  411eca:	e6b6      	b.n	411c3a <__sfvwrite_r+0x66>
  411ecc:	9a02      	ldr	r2, [sp, #8]
  411ece:	230c      	movs	r3, #12
  411ed0:	6013      	str	r3, [r2, #0]
  411ed2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  411ed6:	e74e      	b.n	411d76 <__sfvwrite_r+0x1a2>
  411ed8:	7ffffc00 	.word	0x7ffffc00

00411edc <_fwalk_reent>:
  411edc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  411ee0:	f510 7638 	adds.w	r6, r0, #736	; 0x2e0
  411ee4:	d01e      	beq.n	411f24 <_fwalk_reent+0x48>
  411ee6:	4688      	mov	r8, r1
  411ee8:	4607      	mov	r7, r0
  411eea:	f04f 0900 	mov.w	r9, #0
  411eee:	6875      	ldr	r5, [r6, #4]
  411ef0:	68b4      	ldr	r4, [r6, #8]
  411ef2:	3d01      	subs	r5, #1
  411ef4:	d410      	bmi.n	411f18 <_fwalk_reent+0x3c>
  411ef6:	89a3      	ldrh	r3, [r4, #12]
  411ef8:	3d01      	subs	r5, #1
  411efa:	2b01      	cmp	r3, #1
  411efc:	d908      	bls.n	411f10 <_fwalk_reent+0x34>
  411efe:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  411f02:	3301      	adds	r3, #1
  411f04:	d004      	beq.n	411f10 <_fwalk_reent+0x34>
  411f06:	4621      	mov	r1, r4
  411f08:	4638      	mov	r0, r7
  411f0a:	47c0      	blx	r8
  411f0c:	ea49 0900 	orr.w	r9, r9, r0
  411f10:	1c6b      	adds	r3, r5, #1
  411f12:	f104 0468 	add.w	r4, r4, #104	; 0x68
  411f16:	d1ee      	bne.n	411ef6 <_fwalk_reent+0x1a>
  411f18:	6836      	ldr	r6, [r6, #0]
  411f1a:	2e00      	cmp	r6, #0
  411f1c:	d1e7      	bne.n	411eee <_fwalk_reent+0x12>
  411f1e:	4648      	mov	r0, r9
  411f20:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  411f24:	46b1      	mov	r9, r6
  411f26:	4648      	mov	r0, r9
  411f28:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00411f2c <rshift>:
  411f2c:	6902      	ldr	r2, [r0, #16]
  411f2e:	114b      	asrs	r3, r1, #5
  411f30:	4293      	cmp	r3, r2
  411f32:	da2e      	bge.n	411f92 <rshift+0x66>
  411f34:	b5f0      	push	{r4, r5, r6, r7, lr}
  411f36:	f011 011f 	ands.w	r1, r1, #31
  411f3a:	f100 0614 	add.w	r6, r0, #20
  411f3e:	eb06 0282 	add.w	r2, r6, r2, lsl #2
  411f42:	eb06 0e83 	add.w	lr, r6, r3, lsl #2
  411f46:	d029      	beq.n	411f9c <rshift+0x70>
  411f48:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  411f4c:	f10e 0504 	add.w	r5, lr, #4
  411f50:	42aa      	cmp	r2, r5
  411f52:	fa23 f401 	lsr.w	r4, r3, r1
  411f56:	f1c1 0c20 	rsb	ip, r1, #32
  411f5a:	d939      	bls.n	411fd0 <rshift+0xa4>
  411f5c:	f100 0710 	add.w	r7, r0, #16
  411f60:	682b      	ldr	r3, [r5, #0]
  411f62:	fa03 f30c 	lsl.w	r3, r3, ip
  411f66:	4323      	orrs	r3, r4
  411f68:	f847 3f04 	str.w	r3, [r7, #4]!
  411f6c:	f855 3b04 	ldr.w	r3, [r5], #4
  411f70:	42aa      	cmp	r2, r5
  411f72:	fa23 f401 	lsr.w	r4, r3, r1
  411f76:	d8f3      	bhi.n	411f60 <rshift+0x34>
  411f78:	ebce 0202 	rsb	r2, lr, r2
  411f7c:	3a05      	subs	r2, #5
  411f7e:	f022 0203 	bic.w	r2, r2, #3
  411f82:	3204      	adds	r2, #4
  411f84:	4432      	add	r2, r6
  411f86:	6014      	str	r4, [r2, #0]
  411f88:	b104      	cbz	r4, 411f8c <rshift+0x60>
  411f8a:	3204      	adds	r2, #4
  411f8c:	1b93      	subs	r3, r2, r6
  411f8e:	109b      	asrs	r3, r3, #2
  411f90:	e016      	b.n	411fc0 <rshift+0x94>
  411f92:	2300      	movs	r3, #0
  411f94:	6103      	str	r3, [r0, #16]
  411f96:	2300      	movs	r3, #0
  411f98:	6143      	str	r3, [r0, #20]
  411f9a:	4770      	bx	lr
  411f9c:	4572      	cmp	r2, lr
  411f9e:	d912      	bls.n	411fc6 <rshift+0x9a>
  411fa0:	4671      	mov	r1, lr
  411fa2:	f100 0410 	add.w	r4, r0, #16
  411fa6:	f851 5b04 	ldr.w	r5, [r1], #4
  411faa:	428a      	cmp	r2, r1
  411fac:	f844 5f04 	str.w	r5, [r4, #4]!
  411fb0:	d8f9      	bhi.n	411fa6 <rshift+0x7a>
  411fb2:	ea6f 030e 	mvn.w	r3, lr
  411fb6:	4413      	add	r3, r2
  411fb8:	f023 0303 	bic.w	r3, r3, #3
  411fbc:	3304      	adds	r3, #4
  411fbe:	109b      	asrs	r3, r3, #2
  411fc0:	6103      	str	r3, [r0, #16]
  411fc2:	b113      	cbz	r3, 411fca <rshift+0x9e>
  411fc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  411fc6:	2300      	movs	r3, #0
  411fc8:	6103      	str	r3, [r0, #16]
  411fca:	2300      	movs	r3, #0
  411fcc:	6143      	str	r3, [r0, #20]
  411fce:	bdf0      	pop	{r4, r5, r6, r7, pc}
  411fd0:	4632      	mov	r2, r6
  411fd2:	e7d8      	b.n	411f86 <rshift+0x5a>

00411fd4 <__gethex>:
  411fd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  411fd8:	b08b      	sub	sp, #44	; 0x2c
  411fda:	4689      	mov	r9, r1
  411fdc:	9203      	str	r2, [sp, #12]
  411fde:	9308      	str	r3, [sp, #32]
  411fe0:	9005      	str	r0, [sp, #20]
  411fe2:	f000 fb5f 	bl	4126a4 <_localeconv_r>
  411fe6:	6803      	ldr	r3, [r0, #0]
  411fe8:	4618      	mov	r0, r3
  411fea:	461c      	mov	r4, r3
  411fec:	9302      	str	r3, [sp, #8]
  411fee:	f7fa fc05 	bl	40c7fc <strlen>
  411ff2:	f8d9 3000 	ldr.w	r3, [r9]
  411ff6:	1821      	adds	r1, r4, r0
  411ff8:	789a      	ldrb	r2, [r3, #2]
  411ffa:	9000      	str	r0, [sp, #0]
  411ffc:	2a30      	cmp	r2, #48	; 0x30
  411ffe:	f811 bc01 	ldrb.w	fp, [r1, #-1]
  412002:	f040 81a8 	bne.w	412356 <__gethex+0x382>
  412006:	3303      	adds	r3, #3
  412008:	f04f 0800 	mov.w	r8, #0
  41200c:	461c      	mov	r4, r3
  41200e:	f813 2b01 	ldrb.w	r2, [r3], #1
  412012:	f108 0801 	add.w	r8, r8, #1
  412016:	2a30      	cmp	r2, #48	; 0x30
  412018:	d0f8      	beq.n	41200c <__gethex+0x38>
  41201a:	4eb2      	ldr	r6, [pc, #712]	; (4122e4 <__gethex+0x310>)
  41201c:	5cb3      	ldrb	r3, [r6, r2]
  41201e:	2b00      	cmp	r3, #0
  412020:	f000 80ef 	beq.w	412202 <__gethex+0x22e>
  412024:	f04f 0a00 	mov.w	sl, #0
  412028:	4655      	mov	r5, sl
  41202a:	7823      	ldrb	r3, [r4, #0]
  41202c:	5cf3      	ldrb	r3, [r6, r3]
  41202e:	4627      	mov	r7, r4
  412030:	b123      	cbz	r3, 41203c <__gethex+0x68>
  412032:	f817 3f01 	ldrb.w	r3, [r7, #1]!
  412036:	5cf3      	ldrb	r3, [r6, r3]
  412038:	2b00      	cmp	r3, #0
  41203a:	d1fa      	bne.n	412032 <__gethex+0x5e>
  41203c:	9a00      	ldr	r2, [sp, #0]
  41203e:	9902      	ldr	r1, [sp, #8]
  412040:	4638      	mov	r0, r7
  412042:	f7fa fc09 	bl	40c858 <strncmp>
  412046:	2800      	cmp	r0, #0
  412048:	f000 8094 	beq.w	412174 <__gethex+0x1a0>
  41204c:	783b      	ldrb	r3, [r7, #0]
  41204e:	2d00      	cmp	r5, #0
  412050:	f000 8170 	beq.w	412334 <__gethex+0x360>
  412054:	1bed      	subs	r5, r5, r7
  412056:	00aa      	lsls	r2, r5, #2
  412058:	9201      	str	r2, [sp, #4]
  41205a:	2b50      	cmp	r3, #80	; 0x50
  41205c:	f000 8093 	beq.w	412186 <__gethex+0x1b2>
  412060:	2b70      	cmp	r3, #112	; 0x70
  412062:	f000 8090 	beq.w	412186 <__gethex+0x1b2>
  412066:	463d      	mov	r5, r7
  412068:	f8c9 7000 	str.w	r7, [r9]
  41206c:	f1ba 0f00 	cmp.w	sl, #0
  412070:	f040 80b6 	bne.w	4121e0 <__gethex+0x20c>
  412074:	1b2b      	subs	r3, r5, r4
  412076:	3b01      	subs	r3, #1
  412078:	2b07      	cmp	r3, #7
  41207a:	4651      	mov	r1, sl
  41207c:	dd04      	ble.n	412088 <__gethex+0xb4>
  41207e:	105b      	asrs	r3, r3, #1
  412080:	2b07      	cmp	r3, #7
  412082:	f101 0101 	add.w	r1, r1, #1
  412086:	dcfa      	bgt.n	41207e <__gethex+0xaa>
  412088:	9805      	ldr	r0, [sp, #20]
  41208a:	f000 fee5 	bl	412e58 <_Balloc>
  41208e:	4603      	mov	r3, r0
  412090:	42a5      	cmp	r5, r4
  412092:	f103 0314 	add.w	r3, r3, #20
  412096:	9004      	str	r0, [sp, #16]
  412098:	9307      	str	r3, [sp, #28]
  41209a:	f240 81d1 	bls.w	412440 <__gethex+0x46c>
  41209e:	4699      	mov	r9, r3
  4120a0:	9b00      	ldr	r3, [sp, #0]
  4120a2:	f04f 0800 	mov.w	r8, #0
  4120a6:	f1c3 0301 	rsb	r3, r3, #1
  4120aa:	4647      	mov	r7, r8
  4120ac:	9306      	str	r3, [sp, #24]
  4120ae:	e010      	b.n	4120d2 <__gethex+0xfe>
  4120b0:	2f20      	cmp	r7, #32
  4120b2:	f000 809d 	beq.w	4121f0 <__gethex+0x21c>
  4120b6:	463a      	mov	r2, r7
  4120b8:	3704      	adds	r7, #4
  4120ba:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4120be:	4655      	mov	r5, sl
  4120c0:	5cf3      	ldrb	r3, [r6, r3]
  4120c2:	42a5      	cmp	r5, r4
  4120c4:	f003 030f 	and.w	r3, r3, #15
  4120c8:	fa03 f302 	lsl.w	r3, r3, r2
  4120cc:	ea48 0803 	orr.w	r8, r8, r3
  4120d0:	d915      	bls.n	4120fe <__gethex+0x12a>
  4120d2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4120d6:	f105 3aff 	add.w	sl, r5, #4294967295
  4120da:	455b      	cmp	r3, fp
  4120dc:	d1e8      	bne.n	4120b0 <__gethex+0xdc>
  4120de:	9b06      	ldr	r3, [sp, #24]
  4120e0:	4453      	add	r3, sl
  4120e2:	42a3      	cmp	r3, r4
  4120e4:	d3e4      	bcc.n	4120b0 <__gethex+0xdc>
  4120e6:	4618      	mov	r0, r3
  4120e8:	9a00      	ldr	r2, [sp, #0]
  4120ea:	9902      	ldr	r1, [sp, #8]
  4120ec:	9309      	str	r3, [sp, #36]	; 0x24
  4120ee:	f7fa fbb3 	bl	40c858 <strncmp>
  4120f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4120f4:	2800      	cmp	r0, #0
  4120f6:	d1db      	bne.n	4120b0 <__gethex+0xdc>
  4120f8:	461d      	mov	r5, r3
  4120fa:	42a5      	cmp	r5, r4
  4120fc:	d8e9      	bhi.n	4120d2 <__gethex+0xfe>
  4120fe:	9b07      	ldr	r3, [sp, #28]
  412100:	f849 8b04 	str.w	r8, [r9], #4
  412104:	ebc3 0909 	rsb	r9, r3, r9
  412108:	9a04      	ldr	r2, [sp, #16]
  41210a:	ea4f 03a9 	mov.w	r3, r9, asr #2
  41210e:	6113      	str	r3, [r2, #16]
  412110:	4640      	mov	r0, r8
  412112:	ea4f 1943 	mov.w	r9, r3, lsl #5
  412116:	f000 ff5d 	bl	412fd4 <__hi0bits>
  41211a:	9b03      	ldr	r3, [sp, #12]
  41211c:	ebc0 0009 	rsb	r0, r0, r9
  412120:	681e      	ldr	r6, [r3, #0]
  412122:	42b0      	cmp	r0, r6
  412124:	f300 80e0 	bgt.w	4122e8 <__gethex+0x314>
  412128:	f2c0 8106 	blt.w	412338 <__gethex+0x364>
  41212c:	2700      	movs	r7, #0
  41212e:	9b03      	ldr	r3, [sp, #12]
  412130:	9a01      	ldr	r2, [sp, #4]
  412132:	689b      	ldr	r3, [r3, #8]
  412134:	429a      	cmp	r2, r3
  412136:	f300 8094 	bgt.w	412262 <__gethex+0x28e>
  41213a:	9803      	ldr	r0, [sp, #12]
  41213c:	9901      	ldr	r1, [sp, #4]
  41213e:	6843      	ldr	r3, [r0, #4]
  412140:	4299      	cmp	r1, r3
  412142:	f280 80b2 	bge.w	4122aa <__gethex+0x2d6>
  412146:	1a5d      	subs	r5, r3, r1
  412148:	42ae      	cmp	r6, r5
  41214a:	f300 810c 	bgt.w	412366 <__gethex+0x392>
  41214e:	68c2      	ldr	r2, [r0, #12]
  412150:	2a02      	cmp	r2, #2
  412152:	f000 817c 	beq.w	41244e <__gethex+0x47a>
  412156:	2a03      	cmp	r2, #3
  412158:	f000 8159 	beq.w	41240e <__gethex+0x43a>
  41215c:	2a01      	cmp	r2, #1
  41215e:	f000 817a 	beq.w	412456 <__gethex+0x482>
  412162:	9805      	ldr	r0, [sp, #20]
  412164:	9904      	ldr	r1, [sp, #16]
  412166:	f000 fe9f 	bl	412ea8 <_Bfree>
  41216a:	9a14      	ldr	r2, [sp, #80]	; 0x50
  41216c:	2300      	movs	r3, #0
  41216e:	6013      	str	r3, [r2, #0]
  412170:	2050      	movs	r0, #80	; 0x50
  412172:	e03a      	b.n	4121ea <__gethex+0x216>
  412174:	2d00      	cmp	r5, #0
  412176:	f000 8116 	beq.w	4123a6 <__gethex+0x3d2>
  41217a:	783b      	ldrb	r3, [r7, #0]
  41217c:	e76a      	b.n	412054 <__gethex+0x80>
  41217e:	2300      	movs	r3, #0
  412180:	9301      	str	r3, [sp, #4]
  412182:	f04f 0a01 	mov.w	sl, #1
  412186:	787b      	ldrb	r3, [r7, #1]
  412188:	2b2b      	cmp	r3, #43	; 0x2b
  41218a:	f000 80a9 	beq.w	4122e0 <__gethex+0x30c>
  41218e:	2b2d      	cmp	r3, #45	; 0x2d
  412190:	d072      	beq.n	412278 <__gethex+0x2a4>
  412192:	1c79      	adds	r1, r7, #1
  412194:	2500      	movs	r5, #0
  412196:	5cf3      	ldrb	r3, [r6, r3]
  412198:	4a52      	ldr	r2, [pc, #328]	; (4122e4 <__gethex+0x310>)
  41219a:	1e58      	subs	r0, r3, #1
  41219c:	2818      	cmp	r0, #24
  41219e:	f63f af62 	bhi.w	412066 <__gethex+0x92>
  4121a2:	7848      	ldrb	r0, [r1, #1]
  4121a4:	3b10      	subs	r3, #16
  4121a6:	5c12      	ldrb	r2, [r2, r0]
  4121a8:	3101      	adds	r1, #1
  4121aa:	1e50      	subs	r0, r2, #1
  4121ac:	2818      	cmp	r0, #24
  4121ae:	d80a      	bhi.n	4121c6 <__gethex+0x1f2>
  4121b0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
  4121b4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4121b8:	eb02 0343 	add.w	r3, r2, r3, lsl #1
  4121bc:	5c32      	ldrb	r2, [r6, r0]
  4121be:	3b10      	subs	r3, #16
  4121c0:	1e50      	subs	r0, r2, #1
  4121c2:	2818      	cmp	r0, #24
  4121c4:	d9f4      	bls.n	4121b0 <__gethex+0x1dc>
  4121c6:	b105      	cbz	r5, 4121ca <__gethex+0x1f6>
  4121c8:	425b      	negs	r3, r3
  4121ca:	463d      	mov	r5, r7
  4121cc:	460f      	mov	r7, r1
  4121ce:	9a01      	ldr	r2, [sp, #4]
  4121d0:	f8c9 7000 	str.w	r7, [r9]
  4121d4:	441a      	add	r2, r3
  4121d6:	9201      	str	r2, [sp, #4]
  4121d8:	f1ba 0f00 	cmp.w	sl, #0
  4121dc:	f43f af4a 	beq.w	412074 <__gethex+0xa0>
  4121e0:	f1b8 0f00 	cmp.w	r8, #0
  4121e4:	bf0c      	ite	eq
  4121e6:	2006      	moveq	r0, #6
  4121e8:	2000      	movne	r0, #0
  4121ea:	b00b      	add	sp, #44	; 0x2c
  4121ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4121f0:	f8c9 8000 	str.w	r8, [r9]
  4121f4:	f04f 0800 	mov.w	r8, #0
  4121f8:	4642      	mov	r2, r8
  4121fa:	f109 0904 	add.w	r9, r9, #4
  4121fe:	2704      	movs	r7, #4
  412200:	e75b      	b.n	4120ba <__gethex+0xe6>
  412202:	9d00      	ldr	r5, [sp, #0]
  412204:	9902      	ldr	r1, [sp, #8]
  412206:	462a      	mov	r2, r5
  412208:	4620      	mov	r0, r4
  41220a:	f7fa fb25 	bl	40c858 <strncmp>
  41220e:	2800      	cmp	r0, #0
  412210:	d036      	beq.n	412280 <__gethex+0x2ac>
  412212:	4627      	mov	r7, r4
  412214:	7823      	ldrb	r3, [r4, #0]
  412216:	2b50      	cmp	r3, #80	; 0x50
  412218:	d0b1      	beq.n	41217e <__gethex+0x1aa>
  41221a:	2b70      	cmp	r3, #112	; 0x70
  41221c:	d0af      	beq.n	41217e <__gethex+0x1aa>
  41221e:	f8c9 7000 	str.w	r7, [r9]
  412222:	e7dd      	b.n	4121e0 <__gethex+0x20c>
  412224:	9b04      	ldr	r3, [sp, #16]
  412226:	689b      	ldr	r3, [r3, #8]
  412228:	4598      	cmp	r8, r3
  41222a:	f280 8134 	bge.w	412496 <__gethex+0x4c2>
  41222e:	4643      	mov	r3, r8
  412230:	9804      	ldr	r0, [sp, #16]
  412232:	1c5a      	adds	r2, r3, #1
  412234:	2101      	movs	r1, #1
  412236:	eb00 0383 	add.w	r3, r0, r3, lsl #2
  41223a:	2c02      	cmp	r4, #2
  41223c:	6102      	str	r2, [r0, #16]
  41223e:	6159      	str	r1, [r3, #20]
  412240:	f000 8118 	beq.w	412474 <__gethex+0x4a0>
  412244:	4590      	cmp	r8, r2
  412246:	f280 80db 	bge.w	412400 <__gethex+0x42c>
  41224a:	2101      	movs	r1, #1
  41224c:	9804      	ldr	r0, [sp, #16]
  41224e:	f7ff fe6d 	bl	411f2c <rshift>
  412252:	9b03      	ldr	r3, [sp, #12]
  412254:	9a01      	ldr	r2, [sp, #4]
  412256:	689b      	ldr	r3, [r3, #8]
  412258:	3201      	adds	r2, #1
  41225a:	429a      	cmp	r2, r3
  41225c:	9201      	str	r2, [sp, #4]
  41225e:	f340 80d2 	ble.w	412406 <__gethex+0x432>
  412262:	9805      	ldr	r0, [sp, #20]
  412264:	9904      	ldr	r1, [sp, #16]
  412266:	f000 fe1f 	bl	412ea8 <_Bfree>
  41226a:	9a14      	ldr	r2, [sp, #80]	; 0x50
  41226c:	2300      	movs	r3, #0
  41226e:	20a3      	movs	r0, #163	; 0xa3
  412270:	6013      	str	r3, [r2, #0]
  412272:	b00b      	add	sp, #44	; 0x2c
  412274:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  412278:	2501      	movs	r5, #1
  41227a:	78bb      	ldrb	r3, [r7, #2]
  41227c:	1cb9      	adds	r1, r7, #2
  41227e:	e78a      	b.n	412196 <__gethex+0x1c2>
  412280:	5d62      	ldrb	r2, [r4, r5]
  412282:	1967      	adds	r7, r4, r5
  412284:	5cb3      	ldrb	r3, [r6, r2]
  412286:	2b00      	cmp	r3, #0
  412288:	d069      	beq.n	41235e <__gethex+0x38a>
  41228a:	2a30      	cmp	r2, #48	; 0x30
  41228c:	463c      	mov	r4, r7
  41228e:	d104      	bne.n	41229a <__gethex+0x2c6>
  412290:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  412294:	2b30      	cmp	r3, #48	; 0x30
  412296:	d0fb      	beq.n	412290 <__gethex+0x2bc>
  412298:	5cf3      	ldrb	r3, [r6, r3]
  41229a:	fab3 fa83 	clz	sl, r3
  41229e:	463d      	mov	r5, r7
  4122a0:	ea4f 1a5a 	mov.w	sl, sl, lsr #5
  4122a4:	f04f 0801 	mov.w	r8, #1
  4122a8:	e6c1      	b.n	41202e <__gethex+0x5a>
  4122aa:	2401      	movs	r4, #1
  4122ac:	b167      	cbz	r7, 4122c8 <__gethex+0x2f4>
  4122ae:	9b03      	ldr	r3, [sp, #12]
  4122b0:	68db      	ldr	r3, [r3, #12]
  4122b2:	2b02      	cmp	r3, #2
  4122b4:	f000 8085 	beq.w	4123c2 <__gethex+0x3ee>
  4122b8:	2b03      	cmp	r3, #3
  4122ba:	f000 8086 	beq.w	4123ca <__gethex+0x3f6>
  4122be:	2b01      	cmp	r3, #1
  4122c0:	f000 80b5 	beq.w	41242e <__gethex+0x45a>
  4122c4:	f044 0410 	orr.w	r4, r4, #16
  4122c8:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4122ca:	4620      	mov	r0, r4
  4122cc:	461a      	mov	r2, r3
  4122ce:	9b04      	ldr	r3, [sp, #16]
  4122d0:	6013      	str	r3, [r2, #0]
  4122d2:	9b08      	ldr	r3, [sp, #32]
  4122d4:	461a      	mov	r2, r3
  4122d6:	9b01      	ldr	r3, [sp, #4]
  4122d8:	6013      	str	r3, [r2, #0]
  4122da:	b00b      	add	sp, #44	; 0x2c
  4122dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4122e0:	2500      	movs	r5, #0
  4122e2:	e7ca      	b.n	41227a <__gethex+0x2a6>
  4122e4:	00415808 	.word	0x00415808
  4122e8:	1b84      	subs	r4, r0, r6
  4122ea:	4621      	mov	r1, r4
  4122ec:	9804      	ldr	r0, [sp, #16]
  4122ee:	f001 f9ef 	bl	4136d0 <__any_on>
  4122f2:	2800      	cmp	r0, #0
  4122f4:	d035      	beq.n	412362 <__gethex+0x38e>
  4122f6:	1e62      	subs	r2, r4, #1
  4122f8:	9907      	ldr	r1, [sp, #28]
  4122fa:	1153      	asrs	r3, r2, #5
  4122fc:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
  412300:	2701      	movs	r7, #1
  412302:	f002 031f 	and.w	r3, r2, #31
  412306:	fa07 f303 	lsl.w	r3, r7, r3
  41230a:	420b      	tst	r3, r1
  41230c:	d00a      	beq.n	412324 <__gethex+0x350>
  41230e:	42ba      	cmp	r2, r7
  412310:	f340 809b 	ble.w	41244a <__gethex+0x476>
  412314:	1ea1      	subs	r1, r4, #2
  412316:	9804      	ldr	r0, [sp, #16]
  412318:	f001 f9da 	bl	4136d0 <__any_on>
  41231c:	2800      	cmp	r0, #0
  41231e:	f000 8094 	beq.w	41244a <__gethex+0x476>
  412322:	2703      	movs	r7, #3
  412324:	9b01      	ldr	r3, [sp, #4]
  412326:	4621      	mov	r1, r4
  412328:	4423      	add	r3, r4
  41232a:	9804      	ldr	r0, [sp, #16]
  41232c:	9301      	str	r3, [sp, #4]
  41232e:	f7ff fdfd 	bl	411f2c <rshift>
  412332:	e6fc      	b.n	41212e <__gethex+0x15a>
  412334:	9501      	str	r5, [sp, #4]
  412336:	e690      	b.n	41205a <__gethex+0x86>
  412338:	1a34      	subs	r4, r6, r0
  41233a:	9904      	ldr	r1, [sp, #16]
  41233c:	4622      	mov	r2, r4
  41233e:	9805      	ldr	r0, [sp, #20]
  412340:	f000 ff8e 	bl	413260 <__lshift>
  412344:	9b01      	ldr	r3, [sp, #4]
  412346:	9004      	str	r0, [sp, #16]
  412348:	1b1b      	subs	r3, r3, r4
  41234a:	9301      	str	r3, [sp, #4]
  41234c:	4603      	mov	r3, r0
  41234e:	3314      	adds	r3, #20
  412350:	9307      	str	r3, [sp, #28]
  412352:	2700      	movs	r7, #0
  412354:	e6eb      	b.n	41212e <__gethex+0x15a>
  412356:	1c9c      	adds	r4, r3, #2
  412358:	f04f 0800 	mov.w	r8, #0
  41235c:	e65d      	b.n	41201a <__gethex+0x46>
  41235e:	4613      	mov	r3, r2
  412360:	e759      	b.n	412216 <__gethex+0x242>
  412362:	4607      	mov	r7, r0
  412364:	e7de      	b.n	412324 <__gethex+0x350>
  412366:	1e6c      	subs	r4, r5, #1
  412368:	2f00      	cmp	r7, #0
  41236a:	d14e      	bne.n	41240a <__gethex+0x436>
  41236c:	b124      	cbz	r4, 412378 <__gethex+0x3a4>
  41236e:	4621      	mov	r1, r4
  412370:	9804      	ldr	r0, [sp, #16]
  412372:	f001 f9ad 	bl	4136d0 <__any_on>
  412376:	4607      	mov	r7, r0
  412378:	9a07      	ldr	r2, [sp, #28]
  41237a:	1163      	asrs	r3, r4, #5
  41237c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  412380:	f004 041f 	and.w	r4, r4, #31
  412384:	2301      	movs	r3, #1
  412386:	fa03 f404 	lsl.w	r4, r3, r4
  41238a:	4214      	tst	r4, r2
  41238c:	4629      	mov	r1, r5
  41238e:	9804      	ldr	r0, [sp, #16]
  412390:	bf18      	it	ne
  412392:	f047 0702 	orrne.w	r7, r7, #2
  412396:	f7ff fdc9 	bl	411f2c <rshift>
  41239a:	9b03      	ldr	r3, [sp, #12]
  41239c:	1b76      	subs	r6, r6, r5
  41239e:	685b      	ldr	r3, [r3, #4]
  4123a0:	2402      	movs	r4, #2
  4123a2:	9301      	str	r3, [sp, #4]
  4123a4:	e782      	b.n	4122ac <__gethex+0x2d8>
  4123a6:	9a00      	ldr	r2, [sp, #0]
  4123a8:	5cbb      	ldrb	r3, [r7, r2]
  4123aa:	18bd      	adds	r5, r7, r2
  4123ac:	5cf2      	ldrb	r2, [r6, r3]
  4123ae:	462f      	mov	r7, r5
  4123b0:	2a00      	cmp	r2, #0
  4123b2:	f43f ae4f 	beq.w	412054 <__gethex+0x80>
  4123b6:	f817 3f01 	ldrb.w	r3, [r7, #1]!
  4123ba:	5cf2      	ldrb	r2, [r6, r3]
  4123bc:	2a00      	cmp	r2, #0
  4123be:	d1fa      	bne.n	4123b6 <__gethex+0x3e2>
  4123c0:	e648      	b.n	412054 <__gethex+0x80>
  4123c2:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4123c4:	f1c3 0301 	rsb	r3, r3, #1
  4123c8:	9315      	str	r3, [sp, #84]	; 0x54
  4123ca:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4123cc:	2b00      	cmp	r3, #0
  4123ce:	f43f af79 	beq.w	4122c4 <__gethex+0x2f0>
  4123d2:	9a04      	ldr	r2, [sp, #16]
  4123d4:	9d07      	ldr	r5, [sp, #28]
  4123d6:	f8d2 8010 	ldr.w	r8, [r2, #16]
  4123da:	462b      	mov	r3, r5
  4123dc:	ea4f 0788 	mov.w	r7, r8, lsl #2
  4123e0:	2000      	movs	r0, #0
  4123e2:	19e9      	adds	r1, r5, r7
  4123e4:	e004      	b.n	4123f0 <__gethex+0x41c>
  4123e6:	f843 0b04 	str.w	r0, [r3], #4
  4123ea:	4299      	cmp	r1, r3
  4123ec:	f67f af1a 	bls.w	412224 <__gethex+0x250>
  4123f0:	681a      	ldr	r2, [r3, #0]
  4123f2:	f1b2 3fff 	cmp.w	r2, #4294967295
  4123f6:	d0f6      	beq.n	4123e6 <__gethex+0x412>
  4123f8:	3201      	adds	r2, #1
  4123fa:	2c02      	cmp	r4, #2
  4123fc:	601a      	str	r2, [r3, #0]
  4123fe:	d039      	beq.n	412474 <__gethex+0x4a0>
  412400:	f016 061f 	ands.w	r6, r6, #31
  412404:	d13d      	bne.n	412482 <__gethex+0x4ae>
  412406:	2421      	movs	r4, #33	; 0x21
  412408:	e75e      	b.n	4122c8 <__gethex+0x2f4>
  41240a:	2701      	movs	r7, #1
  41240c:	e7b4      	b.n	412378 <__gethex+0x3a4>
  41240e:	9a15      	ldr	r2, [sp, #84]	; 0x54
  412410:	2a00      	cmp	r2, #0
  412412:	f43f aea6 	beq.w	412162 <__gethex+0x18e>
  412416:	9908      	ldr	r1, [sp, #32]
  412418:	2201      	movs	r2, #1
  41241a:	600b      	str	r3, [r1, #0]
  41241c:	9b07      	ldr	r3, [sp, #28]
  41241e:	9904      	ldr	r1, [sp, #16]
  412420:	2062      	movs	r0, #98	; 0x62
  412422:	610a      	str	r2, [r1, #16]
  412424:	601a      	str	r2, [r3, #0]
  412426:	9b14      	ldr	r3, [sp, #80]	; 0x50
  412428:	461a      	mov	r2, r3
  41242a:	6011      	str	r1, [r2, #0]
  41242c:	e6dd      	b.n	4121ea <__gethex+0x216>
  41242e:	07ba      	lsls	r2, r7, #30
  412430:	f57f af48 	bpl.w	4122c4 <__gethex+0x2f0>
  412434:	9b07      	ldr	r3, [sp, #28]
  412436:	681b      	ldr	r3, [r3, #0]
  412438:	433b      	orrs	r3, r7
  41243a:	07db      	lsls	r3, r3, #31
  41243c:	d4c9      	bmi.n	4123d2 <__gethex+0x3fe>
  41243e:	e741      	b.n	4122c4 <__gethex+0x2f0>
  412440:	f8dd 901c 	ldr.w	r9, [sp, #28]
  412444:	f04f 0800 	mov.w	r8, #0
  412448:	e659      	b.n	4120fe <__gethex+0x12a>
  41244a:	2702      	movs	r7, #2
  41244c:	e76a      	b.n	412324 <__gethex+0x350>
  41244e:	9a15      	ldr	r2, [sp, #84]	; 0x54
  412450:	2a00      	cmp	r2, #0
  412452:	d0e0      	beq.n	412416 <__gethex+0x442>
  412454:	e685      	b.n	412162 <__gethex+0x18e>
  412456:	42ae      	cmp	r6, r5
  412458:	f47f ae83 	bne.w	412162 <__gethex+0x18e>
  41245c:	2e01      	cmp	r6, #1
  41245e:	ddda      	ble.n	412416 <__gethex+0x442>
  412460:	1e71      	subs	r1, r6, #1
  412462:	9804      	ldr	r0, [sp, #16]
  412464:	f001 f934 	bl	4136d0 <__any_on>
  412468:	2800      	cmp	r0, #0
  41246a:	f43f ae7a 	beq.w	412162 <__gethex+0x18e>
  41246e:	9b03      	ldr	r3, [sp, #12]
  412470:	685b      	ldr	r3, [r3, #4]
  412472:	e7d0      	b.n	412416 <__gethex+0x442>
  412474:	9b03      	ldr	r3, [sp, #12]
  412476:	681b      	ldr	r3, [r3, #0]
  412478:	3b01      	subs	r3, #1
  41247a:	429e      	cmp	r6, r3
  41247c:	d024      	beq.n	4124c8 <__gethex+0x4f4>
  41247e:	2422      	movs	r4, #34	; 0x22
  412480:	e722      	b.n	4122c8 <__gethex+0x2f4>
  412482:	443d      	add	r5, r7
  412484:	f855 0c04 	ldr.w	r0, [r5, #-4]
  412488:	f000 fda4 	bl	412fd4 <__hi0bits>
  41248c:	f1c6 0620 	rsb	r6, r6, #32
  412490:	42b0      	cmp	r0, r6
  412492:	dab8      	bge.n	412406 <__gethex+0x432>
  412494:	e6d9      	b.n	41224a <__gethex+0x276>
  412496:	9b04      	ldr	r3, [sp, #16]
  412498:	f8dd 9014 	ldr.w	r9, [sp, #20]
  41249c:	6859      	ldr	r1, [r3, #4]
  41249e:	4648      	mov	r0, r9
  4124a0:	3101      	adds	r1, #1
  4124a2:	f000 fcd9 	bl	412e58 <_Balloc>
  4124a6:	4605      	mov	r5, r0
  4124a8:	9904      	ldr	r1, [sp, #16]
  4124aa:	300c      	adds	r0, #12
  4124ac:	690b      	ldr	r3, [r1, #16]
  4124ae:	310c      	adds	r1, #12
  4124b0:	1c9a      	adds	r2, r3, #2
  4124b2:	0092      	lsls	r2, r2, #2
  4124b4:	f7f9 fec2 	bl	40c23c <memcpy>
  4124b8:	9904      	ldr	r1, [sp, #16]
  4124ba:	4648      	mov	r0, r9
  4124bc:	f000 fcf4 	bl	412ea8 <_Bfree>
  4124c0:	9504      	str	r5, [sp, #16]
  4124c2:	692b      	ldr	r3, [r5, #16]
  4124c4:	3514      	adds	r5, #20
  4124c6:	e6b3      	b.n	412230 <__gethex+0x25c>
  4124c8:	1173      	asrs	r3, r6, #5
  4124ca:	f855 2023 	ldr.w	r2, [r5, r3, lsl #2]
  4124ce:	f006 061f 	and.w	r6, r6, #31
  4124d2:	2301      	movs	r3, #1
  4124d4:	40b3      	lsls	r3, r6
  4124d6:	4213      	tst	r3, r2
  4124d8:	bf14      	ite	ne
  4124da:	2421      	movne	r4, #33	; 0x21
  4124dc:	2422      	moveq	r4, #34	; 0x22
  4124de:	e6f3      	b.n	4122c8 <__gethex+0x2f4>

004124e0 <__match>:
  4124e0:	b430      	push	{r4, r5}
  4124e2:	6804      	ldr	r4, [r0, #0]
  4124e4:	e008      	b.n	4124f8 <__match+0x18>
  4124e6:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4124ea:	f1a3 0541 	sub.w	r5, r3, #65	; 0x41
  4124ee:	2d19      	cmp	r5, #25
  4124f0:	bf98      	it	ls
  4124f2:	3320      	addls	r3, #32
  4124f4:	4293      	cmp	r3, r2
  4124f6:	d108      	bne.n	41250a <__match+0x2a>
  4124f8:	f811 2b01 	ldrb.w	r2, [r1], #1
  4124fc:	2a00      	cmp	r2, #0
  4124fe:	d1f2      	bne.n	4124e6 <__match+0x6>
  412500:	3401      	adds	r4, #1
  412502:	6004      	str	r4, [r0, #0]
  412504:	2001      	movs	r0, #1
  412506:	bc30      	pop	{r4, r5}
  412508:	4770      	bx	lr
  41250a:	2000      	movs	r0, #0
  41250c:	bc30      	pop	{r4, r5}
  41250e:	4770      	bx	lr

00412510 <__hexnan>:
  412510:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  412514:	680b      	ldr	r3, [r1, #0]
  412516:	b085      	sub	sp, #20
  412518:	1159      	asrs	r1, r3, #5
  41251a:	eb02 0181 	add.w	r1, r2, r1, lsl #2
  41251e:	f013 031f 	ands.w	r3, r3, #31
  412522:	9101      	str	r1, [sp, #4]
  412524:	bf1c      	itt	ne
  412526:	3104      	addne	r1, #4
  412528:	9101      	strne	r1, [sp, #4]
  41252a:	9c01      	ldr	r4, [sp, #4]
  41252c:	9002      	str	r0, [sp, #8]
  41252e:	f1a4 0c04 	sub.w	ip, r4, #4
  412532:	46e0      	mov	r8, ip
  412534:	4660      	mov	r0, ip
  412536:	9303      	str	r3, [sp, #12]
  412538:	2300      	movs	r3, #0
  41253a:	4619      	mov	r1, r3
  41253c:	f844 3c04 	str.w	r3, [r4, #-4]
  412540:	469a      	mov	sl, r3
  412542:	469e      	mov	lr, r3
  412544:	9b02      	ldr	r3, [sp, #8]
  412546:	f8df 9144 	ldr.w	r9, [pc, #324]	; 41268c <__hexnan+0x17c>
  41254a:	681d      	ldr	r5, [r3, #0]
  41254c:	f815 3f01 	ldrb.w	r3, [r5, #1]!
  412550:	b323      	cbz	r3, 41259c <__hexnan+0x8c>
  412552:	f819 4003 	ldrb.w	r4, [r9, r3]
  412556:	2c00      	cmp	r4, #0
  412558:	d143      	bne.n	4125e2 <__hexnan+0xd2>
  41255a:	2b20      	cmp	r3, #32
  41255c:	d85d      	bhi.n	41261a <__hexnan+0x10a>
  41255e:	45d6      	cmp	lr, sl
  412560:	ddf4      	ble.n	41254c <__hexnan+0x3c>
  412562:	4540      	cmp	r0, r8
  412564:	d213      	bcs.n	41258e <__hexnan+0x7e>
  412566:	2907      	cmp	r1, #7
  412568:	dc11      	bgt.n	41258e <__hexnan+0x7e>
  41256a:	4603      	mov	r3, r0
  41256c:	f1c1 0108 	rsb	r1, r1, #8
  412570:	0089      	lsls	r1, r1, #2
  412572:	6806      	ldr	r6, [r0, #0]
  412574:	f1c1 0b20 	rsb	fp, r1, #32
  412578:	685f      	ldr	r7, [r3, #4]
  41257a:	fa07 f40b 	lsl.w	r4, r7, fp
  41257e:	4334      	orrs	r4, r6
  412580:	fa27 f601 	lsr.w	r6, r7, r1
  412584:	601c      	str	r4, [r3, #0]
  412586:	f843 6f04 	str.w	r6, [r3, #4]!
  41258a:	4598      	cmp	r8, r3
  41258c:	d8f4      	bhi.n	412578 <__hexnan+0x68>
  41258e:	4290      	cmp	r0, r2
  412590:	d83a      	bhi.n	412608 <__hexnan+0xf8>
  412592:	f815 3f01 	ldrb.w	r3, [r5, #1]!
  412596:	2108      	movs	r1, #8
  412598:	2b00      	cmp	r3, #0
  41259a:	d1da      	bne.n	412552 <__hexnan+0x42>
  41259c:	f1be 0f00 	cmp.w	lr, #0
  4125a0:	d03d      	beq.n	41261e <__hexnan+0x10e>
  4125a2:	4540      	cmp	r0, r8
  4125a4:	d201      	bcs.n	4125aa <__hexnan+0x9a>
  4125a6:	2907      	cmp	r1, #7
  4125a8:	dd5c      	ble.n	412664 <__hexnan+0x154>
  4125aa:	4290      	cmp	r0, r2
  4125ac:	d93b      	bls.n	412626 <__hexnan+0x116>
  4125ae:	4613      	mov	r3, r2
  4125b0:	f850 1b04 	ldr.w	r1, [r0], #4
  4125b4:	4584      	cmp	ip, r0
  4125b6:	f843 1b04 	str.w	r1, [r3], #4
  4125ba:	d2f9      	bcs.n	4125b0 <__hexnan+0xa0>
  4125bc:	2100      	movs	r1, #0
  4125be:	f843 1b04 	str.w	r1, [r3], #4
  4125c2:	459c      	cmp	ip, r3
  4125c4:	d2fb      	bcs.n	4125be <__hexnan+0xae>
  4125c6:	9b01      	ldr	r3, [sp, #4]
  4125c8:	f853 3c04 	ldr.w	r3, [r3, #-4]
  4125cc:	b92b      	cbnz	r3, 4125da <__hexnan+0xca>
  4125ce:	4562      	cmp	r2, ip
  4125d0:	d03a      	beq.n	412648 <__hexnan+0x138>
  4125d2:	f85c 3d04 	ldr.w	r3, [ip, #-4]!
  4125d6:	2b00      	cmp	r3, #0
  4125d8:	d0f9      	beq.n	4125ce <__hexnan+0xbe>
  4125da:	2005      	movs	r0, #5
  4125dc:	b005      	add	sp, #20
  4125de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4125e2:	3101      	adds	r1, #1
  4125e4:	2908      	cmp	r1, #8
  4125e6:	f10e 0e01 	add.w	lr, lr, #1
  4125ea:	dd06      	ble.n	4125fa <__hexnan+0xea>
  4125ec:	4290      	cmp	r0, r2
  4125ee:	d9ad      	bls.n	41254c <__hexnan+0x3c>
  4125f0:	2300      	movs	r3, #0
  4125f2:	f840 3c04 	str.w	r3, [r0, #-4]
  4125f6:	2101      	movs	r1, #1
  4125f8:	3804      	subs	r0, #4
  4125fa:	6803      	ldr	r3, [r0, #0]
  4125fc:	f004 040f 	and.w	r4, r4, #15
  412600:	ea44 1403 	orr.w	r4, r4, r3, lsl #4
  412604:	6004      	str	r4, [r0, #0]
  412606:	e7a1      	b.n	41254c <__hexnan+0x3c>
  412608:	2300      	movs	r3, #0
  41260a:	f1a0 0804 	sub.w	r8, r0, #4
  41260e:	f840 3c04 	str.w	r3, [r0, #-4]
  412612:	46f2      	mov	sl, lr
  412614:	4640      	mov	r0, r8
  412616:	4619      	mov	r1, r3
  412618:	e798      	b.n	41254c <__hexnan+0x3c>
  41261a:	2b29      	cmp	r3, #41	; 0x29
  41261c:	d01b      	beq.n	412656 <__hexnan+0x146>
  41261e:	2004      	movs	r0, #4
  412620:	b005      	add	sp, #20
  412622:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  412626:	9b03      	ldr	r3, [sp, #12]
  412628:	2b00      	cmp	r3, #0
  41262a:	d0cc      	beq.n	4125c6 <__hexnan+0xb6>
  41262c:	9c01      	ldr	r4, [sp, #4]
  41262e:	9b03      	ldr	r3, [sp, #12]
  412630:	f854 1c04 	ldr.w	r1, [r4, #-4]
  412634:	f1c3 0320 	rsb	r3, r3, #32
  412638:	f04f 30ff 	mov.w	r0, #4294967295
  41263c:	fa20 f303 	lsr.w	r3, r0, r3
  412640:	400b      	ands	r3, r1
  412642:	f844 3c04 	str.w	r3, [r4, #-4]
  412646:	e7c1      	b.n	4125cc <__hexnan+0xbc>
  412648:	2301      	movs	r3, #1
  41264a:	2005      	movs	r0, #5
  41264c:	f8cc 3000 	str.w	r3, [ip]
  412650:	b005      	add	sp, #20
  412652:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  412656:	9b02      	ldr	r3, [sp, #8]
  412658:	3501      	adds	r5, #1
  41265a:	601d      	str	r5, [r3, #0]
  41265c:	f1be 0f00 	cmp.w	lr, #0
  412660:	d19f      	bne.n	4125a2 <__hexnan+0x92>
  412662:	e7dc      	b.n	41261e <__hexnan+0x10e>
  412664:	4604      	mov	r4, r0
  412666:	f1c1 0308 	rsb	r3, r1, #8
  41266a:	009b      	lsls	r3, r3, #2
  41266c:	6805      	ldr	r5, [r0, #0]
  41266e:	f1c3 0720 	rsb	r7, r3, #32
  412672:	6866      	ldr	r6, [r4, #4]
  412674:	fa06 f107 	lsl.w	r1, r6, r7
  412678:	4329      	orrs	r1, r5
  41267a:	fa26 f503 	lsr.w	r5, r6, r3
  41267e:	6021      	str	r1, [r4, #0]
  412680:	f844 5f04 	str.w	r5, [r4, #4]!
  412684:	45a0      	cmp	r8, r4
  412686:	d8f4      	bhi.n	412672 <__hexnan+0x162>
  412688:	e78f      	b.n	4125aa <__hexnan+0x9a>
  41268a:	bf00      	nop
  41268c:	00415808 	.word	0x00415808

00412690 <__locale_charset>:
  412690:	4800      	ldr	r0, [pc, #0]	; (412694 <__locale_charset+0x4>)
  412692:	4770      	bx	lr
  412694:	2000061c 	.word	0x2000061c

00412698 <__locale_mb_cur_max>:
  412698:	4b01      	ldr	r3, [pc, #4]	; (4126a0 <__locale_mb_cur_max+0x8>)
  41269a:	6818      	ldr	r0, [r3, #0]
  41269c:	4770      	bx	lr
  41269e:	bf00      	nop
  4126a0:	2000063c 	.word	0x2000063c

004126a4 <_localeconv_r>:
  4126a4:	4800      	ldr	r0, [pc, #0]	; (4126a8 <_localeconv_r+0x4>)
  4126a6:	4770      	bx	lr
  4126a8:	200005e4 	.word	0x200005e4

004126ac <__swhatbuf_r>:
  4126ac:	b570      	push	{r4, r5, r6, lr}
  4126ae:	460e      	mov	r6, r1
  4126b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4126b4:	b090      	sub	sp, #64	; 0x40
  4126b6:	2900      	cmp	r1, #0
  4126b8:	4614      	mov	r4, r2
  4126ba:	461d      	mov	r5, r3
  4126bc:	db14      	blt.n	4126e8 <__swhatbuf_r+0x3c>
  4126be:	aa01      	add	r2, sp, #4
  4126c0:	f001 fc72 	bl	413fa8 <_fstat_r>
  4126c4:	2800      	cmp	r0, #0
  4126c6:	db0f      	blt.n	4126e8 <__swhatbuf_r+0x3c>
  4126c8:	9a02      	ldr	r2, [sp, #8]
  4126ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4126ce:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  4126d2:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  4126d6:	fab2 f282 	clz	r2, r2
  4126da:	f44f 6000 	mov.w	r0, #2048	; 0x800
  4126de:	0952      	lsrs	r2, r2, #5
  4126e0:	602a      	str	r2, [r5, #0]
  4126e2:	6023      	str	r3, [r4, #0]
  4126e4:	b010      	add	sp, #64	; 0x40
  4126e6:	bd70      	pop	{r4, r5, r6, pc}
  4126e8:	89b2      	ldrh	r2, [r6, #12]
  4126ea:	2000      	movs	r0, #0
  4126ec:	f002 0280 	and.w	r2, r2, #128	; 0x80
  4126f0:	b292      	uxth	r2, r2
  4126f2:	6028      	str	r0, [r5, #0]
  4126f4:	b11a      	cbz	r2, 4126fe <__swhatbuf_r+0x52>
  4126f6:	2340      	movs	r3, #64	; 0x40
  4126f8:	6023      	str	r3, [r4, #0]
  4126fa:	b010      	add	sp, #64	; 0x40
  4126fc:	bd70      	pop	{r4, r5, r6, pc}
  4126fe:	4610      	mov	r0, r2
  412700:	f44f 6380 	mov.w	r3, #1024	; 0x400
  412704:	6023      	str	r3, [r4, #0]
  412706:	b010      	add	sp, #64	; 0x40
  412708:	bd70      	pop	{r4, r5, r6, pc}
  41270a:	bf00      	nop

0041270c <__smakebuf_r>:
  41270c:	898a      	ldrh	r2, [r1, #12]
  41270e:	460b      	mov	r3, r1
  412710:	0792      	lsls	r2, r2, #30
  412712:	d506      	bpl.n	412722 <__smakebuf_r+0x16>
  412714:	f101 0243 	add.w	r2, r1, #67	; 0x43
  412718:	2101      	movs	r1, #1
  41271a:	601a      	str	r2, [r3, #0]
  41271c:	611a      	str	r2, [r3, #16]
  41271e:	6159      	str	r1, [r3, #20]
  412720:	4770      	bx	lr
  412722:	b5f0      	push	{r4, r5, r6, r7, lr}
  412724:	b083      	sub	sp, #12
  412726:	ab01      	add	r3, sp, #4
  412728:	466a      	mov	r2, sp
  41272a:	460c      	mov	r4, r1
  41272c:	4605      	mov	r5, r0
  41272e:	f7ff ffbd 	bl	4126ac <__swhatbuf_r>
  412732:	9900      	ldr	r1, [sp, #0]
  412734:	4606      	mov	r6, r0
  412736:	4628      	mov	r0, r5
  412738:	f000 f834 	bl	4127a4 <_malloc_r>
  41273c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  412740:	b1d0      	cbz	r0, 412778 <__smakebuf_r+0x6c>
  412742:	e89d 0006 	ldmia.w	sp, {r1, r2}
  412746:	4f12      	ldr	r7, [pc, #72]	; (412790 <__smakebuf_r+0x84>)
  412748:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  41274c:	63ef      	str	r7, [r5, #60]	; 0x3c
  41274e:	81a3      	strh	r3, [r4, #12]
  412750:	6020      	str	r0, [r4, #0]
  412752:	6120      	str	r0, [r4, #16]
  412754:	6161      	str	r1, [r4, #20]
  412756:	b91a      	cbnz	r2, 412760 <__smakebuf_r+0x54>
  412758:	4333      	orrs	r3, r6
  41275a:	81a3      	strh	r3, [r4, #12]
  41275c:	b003      	add	sp, #12
  41275e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  412760:	4628      	mov	r0, r5
  412762:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  412766:	f001 fc33 	bl	413fd0 <_isatty_r>
  41276a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  41276e:	2800      	cmp	r0, #0
  412770:	d0f2      	beq.n	412758 <__smakebuf_r+0x4c>
  412772:	f043 0301 	orr.w	r3, r3, #1
  412776:	e7ef      	b.n	412758 <__smakebuf_r+0x4c>
  412778:	059a      	lsls	r2, r3, #22
  41277a:	d4ef      	bmi.n	41275c <__smakebuf_r+0x50>
  41277c:	f104 0243 	add.w	r2, r4, #67	; 0x43
  412780:	f043 0302 	orr.w	r3, r3, #2
  412784:	2101      	movs	r1, #1
  412786:	81a3      	strh	r3, [r4, #12]
  412788:	6022      	str	r2, [r4, #0]
  41278a:	6122      	str	r2, [r4, #16]
  41278c:	6161      	str	r1, [r4, #20]
  41278e:	e7e5      	b.n	41275c <__smakebuf_r+0x50>
  412790:	00411779 	.word	0x00411779

00412794 <malloc>:
  412794:	4b02      	ldr	r3, [pc, #8]	; (4127a0 <malloc+0xc>)
  412796:	4601      	mov	r1, r0
  412798:	6818      	ldr	r0, [r3, #0]
  41279a:	f000 b803 	b.w	4127a4 <_malloc_r>
  41279e:	bf00      	nop
  4127a0:	200005e0 	.word	0x200005e0

004127a4 <_malloc_r>:
  4127a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4127a8:	f101 050b 	add.w	r5, r1, #11
  4127ac:	2d16      	cmp	r5, #22
  4127ae:	b083      	sub	sp, #12
  4127b0:	4606      	mov	r6, r0
  4127b2:	f240 80a0 	bls.w	4128f6 <_malloc_r+0x152>
  4127b6:	f035 0507 	bics.w	r5, r5, #7
  4127ba:	f100 80c0 	bmi.w	41293e <_malloc_r+0x19a>
  4127be:	42a9      	cmp	r1, r5
  4127c0:	f200 80bd 	bhi.w	41293e <_malloc_r+0x19a>
  4127c4:	f000 fb44 	bl	412e50 <__malloc_lock>
  4127c8:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  4127cc:	f0c0 8290 	bcc.w	412cf0 <_malloc_r+0x54c>
  4127d0:	0a6b      	lsrs	r3, r5, #9
  4127d2:	f000 80bb 	beq.w	41294c <_malloc_r+0x1a8>
  4127d6:	2b04      	cmp	r3, #4
  4127d8:	f200 8177 	bhi.w	412aca <_malloc_r+0x326>
  4127dc:	09a8      	lsrs	r0, r5, #6
  4127de:	f100 0e39 	add.w	lr, r0, #57	; 0x39
  4127e2:	ea4f 014e 	mov.w	r1, lr, lsl #1
  4127e6:	3038      	adds	r0, #56	; 0x38
  4127e8:	4fbe      	ldr	r7, [pc, #760]	; (412ae4 <_malloc_r+0x340>)
  4127ea:	eb07 0181 	add.w	r1, r7, r1, lsl #2
  4127ee:	684c      	ldr	r4, [r1, #4]
  4127f0:	3908      	subs	r1, #8
  4127f2:	42a1      	cmp	r1, r4
  4127f4:	d107      	bne.n	412806 <_malloc_r+0x62>
  4127f6:	e0ae      	b.n	412956 <_malloc_r+0x1b2>
  4127f8:	2a00      	cmp	r2, #0
  4127fa:	f280 80ae 	bge.w	41295a <_malloc_r+0x1b6>
  4127fe:	68e4      	ldr	r4, [r4, #12]
  412800:	42a1      	cmp	r1, r4
  412802:	f000 80a8 	beq.w	412956 <_malloc_r+0x1b2>
  412806:	6863      	ldr	r3, [r4, #4]
  412808:	f023 0303 	bic.w	r3, r3, #3
  41280c:	1b5a      	subs	r2, r3, r5
  41280e:	2a0f      	cmp	r2, #15
  412810:	ddf2      	ble.n	4127f8 <_malloc_r+0x54>
  412812:	49b4      	ldr	r1, [pc, #720]	; (412ae4 <_malloc_r+0x340>)
  412814:	693c      	ldr	r4, [r7, #16]
  412816:	f101 0e08 	add.w	lr, r1, #8
  41281a:	4574      	cmp	r4, lr
  41281c:	f000 81a8 	beq.w	412b70 <_malloc_r+0x3cc>
  412820:	6863      	ldr	r3, [r4, #4]
  412822:	f023 0303 	bic.w	r3, r3, #3
  412826:	1b5a      	subs	r2, r3, r5
  412828:	2a0f      	cmp	r2, #15
  41282a:	f300 818e 	bgt.w	412b4a <_malloc_r+0x3a6>
  41282e:	2a00      	cmp	r2, #0
  412830:	f8c1 e014 	str.w	lr, [r1, #20]
  412834:	f8c1 e010 	str.w	lr, [r1, #16]
  412838:	f280 8093 	bge.w	412962 <_malloc_r+0x1be>
  41283c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  412840:	f080 815c 	bcs.w	412afc <_malloc_r+0x358>
  412844:	08db      	lsrs	r3, r3, #3
  412846:	684a      	ldr	r2, [r1, #4]
  412848:	ea4f 09a3 	mov.w	r9, r3, asr #2
  41284c:	f04f 0c01 	mov.w	ip, #1
  412850:	3301      	adds	r3, #1
  412852:	f851 8033 	ldr.w	r8, [r1, r3, lsl #3]
  412856:	fa0c f909 	lsl.w	r9, ip, r9
  41285a:	eb01 0cc3 	add.w	ip, r1, r3, lsl #3
  41285e:	ea49 0202 	orr.w	r2, r9, r2
  412862:	f1ac 0c08 	sub.w	ip, ip, #8
  412866:	f8c4 c00c 	str.w	ip, [r4, #12]
  41286a:	f8c4 8008 	str.w	r8, [r4, #8]
  41286e:	604a      	str	r2, [r1, #4]
  412870:	f841 4033 	str.w	r4, [r1, r3, lsl #3]
  412874:	f8c8 400c 	str.w	r4, [r8, #12]
  412878:	1083      	asrs	r3, r0, #2
  41287a:	2401      	movs	r4, #1
  41287c:	409c      	lsls	r4, r3
  41287e:	4294      	cmp	r4, r2
  412880:	d87c      	bhi.n	41297c <_malloc_r+0x1d8>
  412882:	4214      	tst	r4, r2
  412884:	d106      	bne.n	412894 <_malloc_r+0xf0>
  412886:	f020 0003 	bic.w	r0, r0, #3
  41288a:	0064      	lsls	r4, r4, #1
  41288c:	4214      	tst	r4, r2
  41288e:	f100 0004 	add.w	r0, r0, #4
  412892:	d0fa      	beq.n	41288a <_malloc_r+0xe6>
  412894:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  412898:	46cc      	mov	ip, r9
  41289a:	4680      	mov	r8, r0
  41289c:	f8dc 100c 	ldr.w	r1, [ip, #12]
  4128a0:	458c      	cmp	ip, r1
  4128a2:	d107      	bne.n	4128b4 <_malloc_r+0x110>
  4128a4:	e166      	b.n	412b74 <_malloc_r+0x3d0>
  4128a6:	2a00      	cmp	r2, #0
  4128a8:	f280 8174 	bge.w	412b94 <_malloc_r+0x3f0>
  4128ac:	68c9      	ldr	r1, [r1, #12]
  4128ae:	458c      	cmp	ip, r1
  4128b0:	f000 8160 	beq.w	412b74 <_malloc_r+0x3d0>
  4128b4:	684b      	ldr	r3, [r1, #4]
  4128b6:	f023 0303 	bic.w	r3, r3, #3
  4128ba:	1b5a      	subs	r2, r3, r5
  4128bc:	2a0f      	cmp	r2, #15
  4128be:	ddf2      	ble.n	4128a6 <_malloc_r+0x102>
  4128c0:	460c      	mov	r4, r1
  4128c2:	68cb      	ldr	r3, [r1, #12]
  4128c4:	f854 cf08 	ldr.w	ip, [r4, #8]!
  4128c8:	f045 0801 	orr.w	r8, r5, #1
  4128cc:	f8c1 8004 	str.w	r8, [r1, #4]
  4128d0:	440d      	add	r5, r1
  4128d2:	f042 0101 	orr.w	r1, r2, #1
  4128d6:	f8cc 300c 	str.w	r3, [ip, #12]
  4128da:	4630      	mov	r0, r6
  4128dc:	f8c3 c008 	str.w	ip, [r3, #8]
  4128e0:	617d      	str	r5, [r7, #20]
  4128e2:	613d      	str	r5, [r7, #16]
  4128e4:	f8c5 e00c 	str.w	lr, [r5, #12]
  4128e8:	f8c5 e008 	str.w	lr, [r5, #8]
  4128ec:	6069      	str	r1, [r5, #4]
  4128ee:	50aa      	str	r2, [r5, r2]
  4128f0:	f000 fab0 	bl	412e54 <__malloc_unlock>
  4128f4:	e01f      	b.n	412936 <_malloc_r+0x192>
  4128f6:	2910      	cmp	r1, #16
  4128f8:	d821      	bhi.n	41293e <_malloc_r+0x19a>
  4128fa:	f000 faa9 	bl	412e50 <__malloc_lock>
  4128fe:	2510      	movs	r5, #16
  412900:	2306      	movs	r3, #6
  412902:	2002      	movs	r0, #2
  412904:	4f77      	ldr	r7, [pc, #476]	; (412ae4 <_malloc_r+0x340>)
  412906:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  41290a:	685c      	ldr	r4, [r3, #4]
  41290c:	f1a3 0208 	sub.w	r2, r3, #8
  412910:	4294      	cmp	r4, r2
  412912:	f000 8138 	beq.w	412b86 <_malloc_r+0x3e2>
  412916:	6863      	ldr	r3, [r4, #4]
  412918:	68e1      	ldr	r1, [r4, #12]
  41291a:	f023 0303 	bic.w	r3, r3, #3
  41291e:	4423      	add	r3, r4
  412920:	685a      	ldr	r2, [r3, #4]
  412922:	68a5      	ldr	r5, [r4, #8]
  412924:	f042 0201 	orr.w	r2, r2, #1
  412928:	60e9      	str	r1, [r5, #12]
  41292a:	4630      	mov	r0, r6
  41292c:	608d      	str	r5, [r1, #8]
  41292e:	605a      	str	r2, [r3, #4]
  412930:	f000 fa90 	bl	412e54 <__malloc_unlock>
  412934:	3408      	adds	r4, #8
  412936:	4620      	mov	r0, r4
  412938:	b003      	add	sp, #12
  41293a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  41293e:	2400      	movs	r4, #0
  412940:	4620      	mov	r0, r4
  412942:	230c      	movs	r3, #12
  412944:	6033      	str	r3, [r6, #0]
  412946:	b003      	add	sp, #12
  412948:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  41294c:	2180      	movs	r1, #128	; 0x80
  41294e:	f04f 0e40 	mov.w	lr, #64	; 0x40
  412952:	203f      	movs	r0, #63	; 0x3f
  412954:	e748      	b.n	4127e8 <_malloc_r+0x44>
  412956:	4670      	mov	r0, lr
  412958:	e75b      	b.n	412812 <_malloc_r+0x6e>
  41295a:	4423      	add	r3, r4
  41295c:	685a      	ldr	r2, [r3, #4]
  41295e:	68e1      	ldr	r1, [r4, #12]
  412960:	e7df      	b.n	412922 <_malloc_r+0x17e>
  412962:	4423      	add	r3, r4
  412964:	685a      	ldr	r2, [r3, #4]
  412966:	4630      	mov	r0, r6
  412968:	f042 0201 	orr.w	r2, r2, #1
  41296c:	605a      	str	r2, [r3, #4]
  41296e:	3408      	adds	r4, #8
  412970:	f000 fa70 	bl	412e54 <__malloc_unlock>
  412974:	4620      	mov	r0, r4
  412976:	b003      	add	sp, #12
  412978:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  41297c:	68bc      	ldr	r4, [r7, #8]
  41297e:	6863      	ldr	r3, [r4, #4]
  412980:	f023 0803 	bic.w	r8, r3, #3
  412984:	45a8      	cmp	r8, r5
  412986:	d304      	bcc.n	412992 <_malloc_r+0x1ee>
  412988:	ebc5 0308 	rsb	r3, r5, r8
  41298c:	2b0f      	cmp	r3, #15
  41298e:	f300 808c 	bgt.w	412aaa <_malloc_r+0x306>
  412992:	4b55      	ldr	r3, [pc, #340]	; (412ae8 <_malloc_r+0x344>)
  412994:	f8df 9160 	ldr.w	r9, [pc, #352]	; 412af8 <_malloc_r+0x354>
  412998:	681a      	ldr	r2, [r3, #0]
  41299a:	f8d9 3000 	ldr.w	r3, [r9]
  41299e:	442a      	add	r2, r5
  4129a0:	3301      	adds	r3, #1
  4129a2:	eb04 0a08 	add.w	sl, r4, r8
  4129a6:	f000 8160 	beq.w	412c6a <_malloc_r+0x4c6>
  4129aa:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  4129ae:	320f      	adds	r2, #15
  4129b0:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  4129b4:	f022 020f 	bic.w	r2, r2, #15
  4129b8:	4611      	mov	r1, r2
  4129ba:	4630      	mov	r0, r6
  4129bc:	9201      	str	r2, [sp, #4]
  4129be:	f001 f89f 	bl	413b00 <_sbrk_r>
  4129c2:	f1b0 3fff 	cmp.w	r0, #4294967295
  4129c6:	4683      	mov	fp, r0
  4129c8:	9a01      	ldr	r2, [sp, #4]
  4129ca:	f000 8158 	beq.w	412c7e <_malloc_r+0x4da>
  4129ce:	4582      	cmp	sl, r0
  4129d0:	f200 80fc 	bhi.w	412bcc <_malloc_r+0x428>
  4129d4:	4b45      	ldr	r3, [pc, #276]	; (412aec <_malloc_r+0x348>)
  4129d6:	45da      	cmp	sl, fp
  4129d8:	6819      	ldr	r1, [r3, #0]
  4129da:	4411      	add	r1, r2
  4129dc:	6019      	str	r1, [r3, #0]
  4129de:	f000 8153 	beq.w	412c88 <_malloc_r+0x4e4>
  4129e2:	f8d9 0000 	ldr.w	r0, [r9]
  4129e6:	f8df e110 	ldr.w	lr, [pc, #272]	; 412af8 <_malloc_r+0x354>
  4129ea:	3001      	adds	r0, #1
  4129ec:	bf1b      	ittet	ne
  4129ee:	ebca 0a0b 	rsbne	sl, sl, fp
  4129f2:	4451      	addne	r1, sl
  4129f4:	f8ce b000 	streq.w	fp, [lr]
  4129f8:	6019      	strne	r1, [r3, #0]
  4129fa:	f01b 0107 	ands.w	r1, fp, #7
  4129fe:	f000 8117 	beq.w	412c30 <_malloc_r+0x48c>
  412a02:	f1c1 0008 	rsb	r0, r1, #8
  412a06:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  412a0a:	4483      	add	fp, r0
  412a0c:	3108      	adds	r1, #8
  412a0e:	445a      	add	r2, fp
  412a10:	f3c2 020b 	ubfx	r2, r2, #0, #12
  412a14:	ebc2 0901 	rsb	r9, r2, r1
  412a18:	4649      	mov	r1, r9
  412a1a:	4630      	mov	r0, r6
  412a1c:	9301      	str	r3, [sp, #4]
  412a1e:	f001 f86f 	bl	413b00 <_sbrk_r>
  412a22:	1c43      	adds	r3, r0, #1
  412a24:	9b01      	ldr	r3, [sp, #4]
  412a26:	f000 813f 	beq.w	412ca8 <_malloc_r+0x504>
  412a2a:	ebcb 0200 	rsb	r2, fp, r0
  412a2e:	444a      	add	r2, r9
  412a30:	f042 0201 	orr.w	r2, r2, #1
  412a34:	6819      	ldr	r1, [r3, #0]
  412a36:	42bc      	cmp	r4, r7
  412a38:	4449      	add	r1, r9
  412a3a:	f8c7 b008 	str.w	fp, [r7, #8]
  412a3e:	6019      	str	r1, [r3, #0]
  412a40:	f8cb 2004 	str.w	r2, [fp, #4]
  412a44:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 412aec <_malloc_r+0x348>
  412a48:	d016      	beq.n	412a78 <_malloc_r+0x2d4>
  412a4a:	f1b8 0f0f 	cmp.w	r8, #15
  412a4e:	f240 80fd 	bls.w	412c4c <_malloc_r+0x4a8>
  412a52:	6862      	ldr	r2, [r4, #4]
  412a54:	f1a8 030c 	sub.w	r3, r8, #12
  412a58:	f023 0307 	bic.w	r3, r3, #7
  412a5c:	f002 0201 	and.w	r2, r2, #1
  412a60:	18e0      	adds	r0, r4, r3
  412a62:	f04f 0e05 	mov.w	lr, #5
  412a66:	431a      	orrs	r2, r3
  412a68:	2b0f      	cmp	r3, #15
  412a6a:	6062      	str	r2, [r4, #4]
  412a6c:	f8c0 e004 	str.w	lr, [r0, #4]
  412a70:	f8c0 e008 	str.w	lr, [r0, #8]
  412a74:	f200 811c 	bhi.w	412cb0 <_malloc_r+0x50c>
  412a78:	4b1d      	ldr	r3, [pc, #116]	; (412af0 <_malloc_r+0x34c>)
  412a7a:	68bc      	ldr	r4, [r7, #8]
  412a7c:	681a      	ldr	r2, [r3, #0]
  412a7e:	4291      	cmp	r1, r2
  412a80:	bf88      	it	hi
  412a82:	6019      	strhi	r1, [r3, #0]
  412a84:	4b1b      	ldr	r3, [pc, #108]	; (412af4 <_malloc_r+0x350>)
  412a86:	681a      	ldr	r2, [r3, #0]
  412a88:	4291      	cmp	r1, r2
  412a8a:	6862      	ldr	r2, [r4, #4]
  412a8c:	bf88      	it	hi
  412a8e:	6019      	strhi	r1, [r3, #0]
  412a90:	f022 0203 	bic.w	r2, r2, #3
  412a94:	4295      	cmp	r5, r2
  412a96:	eba2 0305 	sub.w	r3, r2, r5
  412a9a:	d801      	bhi.n	412aa0 <_malloc_r+0x2fc>
  412a9c:	2b0f      	cmp	r3, #15
  412a9e:	dc04      	bgt.n	412aaa <_malloc_r+0x306>
  412aa0:	4630      	mov	r0, r6
  412aa2:	f000 f9d7 	bl	412e54 <__malloc_unlock>
  412aa6:	2400      	movs	r4, #0
  412aa8:	e745      	b.n	412936 <_malloc_r+0x192>
  412aaa:	f045 0201 	orr.w	r2, r5, #1
  412aae:	f043 0301 	orr.w	r3, r3, #1
  412ab2:	4425      	add	r5, r4
  412ab4:	6062      	str	r2, [r4, #4]
  412ab6:	4630      	mov	r0, r6
  412ab8:	60bd      	str	r5, [r7, #8]
  412aba:	3408      	adds	r4, #8
  412abc:	606b      	str	r3, [r5, #4]
  412abe:	f000 f9c9 	bl	412e54 <__malloc_unlock>
  412ac2:	4620      	mov	r0, r4
  412ac4:	b003      	add	sp, #12
  412ac6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  412aca:	2b14      	cmp	r3, #20
  412acc:	d971      	bls.n	412bb2 <_malloc_r+0x40e>
  412ace:	2b54      	cmp	r3, #84	; 0x54
  412ad0:	f200 80a4 	bhi.w	412c1c <_malloc_r+0x478>
  412ad4:	0b28      	lsrs	r0, r5, #12
  412ad6:	f100 0e6f 	add.w	lr, r0, #111	; 0x6f
  412ada:	ea4f 014e 	mov.w	r1, lr, lsl #1
  412ade:	306e      	adds	r0, #110	; 0x6e
  412ae0:	e682      	b.n	4127e8 <_malloc_r+0x44>
  412ae2:	bf00      	nop
  412ae4:	20000640 	.word	0x20000640
  412ae8:	200044c8 	.word	0x200044c8
  412aec:	200044cc 	.word	0x200044cc
  412af0:	200044c4 	.word	0x200044c4
  412af4:	200044c0 	.word	0x200044c0
  412af8:	20000a4c 	.word	0x20000a4c
  412afc:	0a5a      	lsrs	r2, r3, #9
  412afe:	2a04      	cmp	r2, #4
  412b00:	d95e      	bls.n	412bc0 <_malloc_r+0x41c>
  412b02:	2a14      	cmp	r2, #20
  412b04:	f200 80b3 	bhi.w	412c6e <_malloc_r+0x4ca>
  412b08:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  412b0c:	0049      	lsls	r1, r1, #1
  412b0e:	325b      	adds	r2, #91	; 0x5b
  412b10:	eb07 0c81 	add.w	ip, r7, r1, lsl #2
  412b14:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
  412b18:	f1ac 0c08 	sub.w	ip, ip, #8
  412b1c:	458c      	cmp	ip, r1
  412b1e:	f8df 81d8 	ldr.w	r8, [pc, #472]	; 412cf8 <_malloc_r+0x554>
  412b22:	f000 8088 	beq.w	412c36 <_malloc_r+0x492>
  412b26:	684a      	ldr	r2, [r1, #4]
  412b28:	f022 0203 	bic.w	r2, r2, #3
  412b2c:	4293      	cmp	r3, r2
  412b2e:	d202      	bcs.n	412b36 <_malloc_r+0x392>
  412b30:	6889      	ldr	r1, [r1, #8]
  412b32:	458c      	cmp	ip, r1
  412b34:	d1f7      	bne.n	412b26 <_malloc_r+0x382>
  412b36:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  412b3a:	687a      	ldr	r2, [r7, #4]
  412b3c:	f8c4 c00c 	str.w	ip, [r4, #12]
  412b40:	60a1      	str	r1, [r4, #8]
  412b42:	f8cc 4008 	str.w	r4, [ip, #8]
  412b46:	60cc      	str	r4, [r1, #12]
  412b48:	e696      	b.n	412878 <_malloc_r+0xd4>
  412b4a:	f045 0701 	orr.w	r7, r5, #1
  412b4e:	f042 0301 	orr.w	r3, r2, #1
  412b52:	4425      	add	r5, r4
  412b54:	6067      	str	r7, [r4, #4]
  412b56:	4630      	mov	r0, r6
  412b58:	614d      	str	r5, [r1, #20]
  412b5a:	610d      	str	r5, [r1, #16]
  412b5c:	f8c5 e00c 	str.w	lr, [r5, #12]
  412b60:	f8c5 e008 	str.w	lr, [r5, #8]
  412b64:	606b      	str	r3, [r5, #4]
  412b66:	50aa      	str	r2, [r5, r2]
  412b68:	3408      	adds	r4, #8
  412b6a:	f000 f973 	bl	412e54 <__malloc_unlock>
  412b6e:	e6e2      	b.n	412936 <_malloc_r+0x192>
  412b70:	684a      	ldr	r2, [r1, #4]
  412b72:	e681      	b.n	412878 <_malloc_r+0xd4>
  412b74:	f108 0801 	add.w	r8, r8, #1
  412b78:	f018 0f03 	tst.w	r8, #3
  412b7c:	f10c 0c08 	add.w	ip, ip, #8
  412b80:	f47f ae8c 	bne.w	41289c <_malloc_r+0xf8>
  412b84:	e030      	b.n	412be8 <_malloc_r+0x444>
  412b86:	68dc      	ldr	r4, [r3, #12]
  412b88:	42a3      	cmp	r3, r4
  412b8a:	bf08      	it	eq
  412b8c:	3002      	addeq	r0, #2
  412b8e:	f43f ae40 	beq.w	412812 <_malloc_r+0x6e>
  412b92:	e6c0      	b.n	412916 <_malloc_r+0x172>
  412b94:	460c      	mov	r4, r1
  412b96:	440b      	add	r3, r1
  412b98:	685a      	ldr	r2, [r3, #4]
  412b9a:	68c9      	ldr	r1, [r1, #12]
  412b9c:	f854 5f08 	ldr.w	r5, [r4, #8]!
  412ba0:	f042 0201 	orr.w	r2, r2, #1
  412ba4:	605a      	str	r2, [r3, #4]
  412ba6:	4630      	mov	r0, r6
  412ba8:	60e9      	str	r1, [r5, #12]
  412baa:	608d      	str	r5, [r1, #8]
  412bac:	f000 f952 	bl	412e54 <__malloc_unlock>
  412bb0:	e6c1      	b.n	412936 <_malloc_r+0x192>
  412bb2:	f103 0e5c 	add.w	lr, r3, #92	; 0x5c
  412bb6:	f103 005b 	add.w	r0, r3, #91	; 0x5b
  412bba:	ea4f 014e 	mov.w	r1, lr, lsl #1
  412bbe:	e613      	b.n	4127e8 <_malloc_r+0x44>
  412bc0:	099a      	lsrs	r2, r3, #6
  412bc2:	f102 0139 	add.w	r1, r2, #57	; 0x39
  412bc6:	0049      	lsls	r1, r1, #1
  412bc8:	3238      	adds	r2, #56	; 0x38
  412bca:	e7a1      	b.n	412b10 <_malloc_r+0x36c>
  412bcc:	42bc      	cmp	r4, r7
  412bce:	4b4a      	ldr	r3, [pc, #296]	; (412cf8 <_malloc_r+0x554>)
  412bd0:	f43f af00 	beq.w	4129d4 <_malloc_r+0x230>
  412bd4:	689c      	ldr	r4, [r3, #8]
  412bd6:	6862      	ldr	r2, [r4, #4]
  412bd8:	f022 0203 	bic.w	r2, r2, #3
  412bdc:	e75a      	b.n	412a94 <_malloc_r+0x2f0>
  412bde:	f859 3908 	ldr.w	r3, [r9], #-8
  412be2:	4599      	cmp	r9, r3
  412be4:	f040 8082 	bne.w	412cec <_malloc_r+0x548>
  412be8:	f010 0f03 	tst.w	r0, #3
  412bec:	f100 30ff 	add.w	r0, r0, #4294967295
  412bf0:	d1f5      	bne.n	412bde <_malloc_r+0x43a>
  412bf2:	687b      	ldr	r3, [r7, #4]
  412bf4:	ea23 0304 	bic.w	r3, r3, r4
  412bf8:	607b      	str	r3, [r7, #4]
  412bfa:	0064      	lsls	r4, r4, #1
  412bfc:	429c      	cmp	r4, r3
  412bfe:	f63f aebd 	bhi.w	41297c <_malloc_r+0x1d8>
  412c02:	2c00      	cmp	r4, #0
  412c04:	f43f aeba 	beq.w	41297c <_malloc_r+0x1d8>
  412c08:	421c      	tst	r4, r3
  412c0a:	4640      	mov	r0, r8
  412c0c:	f47f ae42 	bne.w	412894 <_malloc_r+0xf0>
  412c10:	0064      	lsls	r4, r4, #1
  412c12:	421c      	tst	r4, r3
  412c14:	f100 0004 	add.w	r0, r0, #4
  412c18:	d0fa      	beq.n	412c10 <_malloc_r+0x46c>
  412c1a:	e63b      	b.n	412894 <_malloc_r+0xf0>
  412c1c:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  412c20:	d818      	bhi.n	412c54 <_malloc_r+0x4b0>
  412c22:	0be8      	lsrs	r0, r5, #15
  412c24:	f100 0e78 	add.w	lr, r0, #120	; 0x78
  412c28:	ea4f 014e 	mov.w	r1, lr, lsl #1
  412c2c:	3077      	adds	r0, #119	; 0x77
  412c2e:	e5db      	b.n	4127e8 <_malloc_r+0x44>
  412c30:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  412c34:	e6eb      	b.n	412a0e <_malloc_r+0x26a>
  412c36:	2101      	movs	r1, #1
  412c38:	f8d8 3004 	ldr.w	r3, [r8, #4]
  412c3c:	1092      	asrs	r2, r2, #2
  412c3e:	fa01 f202 	lsl.w	r2, r1, r2
  412c42:	431a      	orrs	r2, r3
  412c44:	f8c8 2004 	str.w	r2, [r8, #4]
  412c48:	4661      	mov	r1, ip
  412c4a:	e777      	b.n	412b3c <_malloc_r+0x398>
  412c4c:	2301      	movs	r3, #1
  412c4e:	f8cb 3004 	str.w	r3, [fp, #4]
  412c52:	e725      	b.n	412aa0 <_malloc_r+0x2fc>
  412c54:	f240 5254 	movw	r2, #1364	; 0x554
  412c58:	4293      	cmp	r3, r2
  412c5a:	d820      	bhi.n	412c9e <_malloc_r+0x4fa>
  412c5c:	0ca8      	lsrs	r0, r5, #18
  412c5e:	f100 0e7d 	add.w	lr, r0, #125	; 0x7d
  412c62:	ea4f 014e 	mov.w	r1, lr, lsl #1
  412c66:	307c      	adds	r0, #124	; 0x7c
  412c68:	e5be      	b.n	4127e8 <_malloc_r+0x44>
  412c6a:	3210      	adds	r2, #16
  412c6c:	e6a4      	b.n	4129b8 <_malloc_r+0x214>
  412c6e:	2a54      	cmp	r2, #84	; 0x54
  412c70:	d826      	bhi.n	412cc0 <_malloc_r+0x51c>
  412c72:	0b1a      	lsrs	r2, r3, #12
  412c74:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  412c78:	0049      	lsls	r1, r1, #1
  412c7a:	326e      	adds	r2, #110	; 0x6e
  412c7c:	e748      	b.n	412b10 <_malloc_r+0x36c>
  412c7e:	68bc      	ldr	r4, [r7, #8]
  412c80:	6862      	ldr	r2, [r4, #4]
  412c82:	f022 0203 	bic.w	r2, r2, #3
  412c86:	e705      	b.n	412a94 <_malloc_r+0x2f0>
  412c88:	f3ca 000b 	ubfx	r0, sl, #0, #12
  412c8c:	2800      	cmp	r0, #0
  412c8e:	f47f aea8 	bne.w	4129e2 <_malloc_r+0x23e>
  412c92:	4442      	add	r2, r8
  412c94:	68bb      	ldr	r3, [r7, #8]
  412c96:	f042 0201 	orr.w	r2, r2, #1
  412c9a:	605a      	str	r2, [r3, #4]
  412c9c:	e6ec      	b.n	412a78 <_malloc_r+0x2d4>
  412c9e:	21fe      	movs	r1, #254	; 0xfe
  412ca0:	f04f 0e7f 	mov.w	lr, #127	; 0x7f
  412ca4:	207e      	movs	r0, #126	; 0x7e
  412ca6:	e59f      	b.n	4127e8 <_malloc_r+0x44>
  412ca8:	2201      	movs	r2, #1
  412caa:	f04f 0900 	mov.w	r9, #0
  412cae:	e6c1      	b.n	412a34 <_malloc_r+0x290>
  412cb0:	f104 0108 	add.w	r1, r4, #8
  412cb4:	4630      	mov	r0, r6
  412cb6:	f7fe fea5 	bl	411a04 <_free_r>
  412cba:	f8d9 1000 	ldr.w	r1, [r9]
  412cbe:	e6db      	b.n	412a78 <_malloc_r+0x2d4>
  412cc0:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  412cc4:	d805      	bhi.n	412cd2 <_malloc_r+0x52e>
  412cc6:	0bda      	lsrs	r2, r3, #15
  412cc8:	f102 0178 	add.w	r1, r2, #120	; 0x78
  412ccc:	0049      	lsls	r1, r1, #1
  412cce:	3277      	adds	r2, #119	; 0x77
  412cd0:	e71e      	b.n	412b10 <_malloc_r+0x36c>
  412cd2:	f240 5154 	movw	r1, #1364	; 0x554
  412cd6:	428a      	cmp	r2, r1
  412cd8:	d805      	bhi.n	412ce6 <_malloc_r+0x542>
  412cda:	0c9a      	lsrs	r2, r3, #18
  412cdc:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  412ce0:	0049      	lsls	r1, r1, #1
  412ce2:	327c      	adds	r2, #124	; 0x7c
  412ce4:	e714      	b.n	412b10 <_malloc_r+0x36c>
  412ce6:	21fe      	movs	r1, #254	; 0xfe
  412ce8:	227e      	movs	r2, #126	; 0x7e
  412cea:	e711      	b.n	412b10 <_malloc_r+0x36c>
  412cec:	687b      	ldr	r3, [r7, #4]
  412cee:	e784      	b.n	412bfa <_malloc_r+0x456>
  412cf0:	08e8      	lsrs	r0, r5, #3
  412cf2:	1c43      	adds	r3, r0, #1
  412cf4:	005b      	lsls	r3, r3, #1
  412cf6:	e605      	b.n	412904 <_malloc_r+0x160>
  412cf8:	20000640 	.word	0x20000640

00412cfc <memchr>:
  412cfc:	0783      	lsls	r3, r0, #30
  412cfe:	b470      	push	{r4, r5, r6}
  412d00:	b2cd      	uxtb	r5, r1
  412d02:	d03d      	beq.n	412d80 <memchr+0x84>
  412d04:	1e53      	subs	r3, r2, #1
  412d06:	b302      	cbz	r2, 412d4a <memchr+0x4e>
  412d08:	7802      	ldrb	r2, [r0, #0]
  412d0a:	42aa      	cmp	r2, r5
  412d0c:	d01e      	beq.n	412d4c <memchr+0x50>
  412d0e:	1c42      	adds	r2, r0, #1
  412d10:	e004      	b.n	412d1c <memchr+0x20>
  412d12:	b1d3      	cbz	r3, 412d4a <memchr+0x4e>
  412d14:	7804      	ldrb	r4, [r0, #0]
  412d16:	3b01      	subs	r3, #1
  412d18:	42ac      	cmp	r4, r5
  412d1a:	d017      	beq.n	412d4c <memchr+0x50>
  412d1c:	f012 0f03 	tst.w	r2, #3
  412d20:	4610      	mov	r0, r2
  412d22:	f102 0201 	add.w	r2, r2, #1
  412d26:	d1f4      	bne.n	412d12 <memchr+0x16>
  412d28:	2b03      	cmp	r3, #3
  412d2a:	d811      	bhi.n	412d50 <memchr+0x54>
  412d2c:	b353      	cbz	r3, 412d84 <memchr+0x88>
  412d2e:	7802      	ldrb	r2, [r0, #0]
  412d30:	42aa      	cmp	r2, r5
  412d32:	d00b      	beq.n	412d4c <memchr+0x50>
  412d34:	4403      	add	r3, r0
  412d36:	1c42      	adds	r2, r0, #1
  412d38:	e002      	b.n	412d40 <memchr+0x44>
  412d3a:	7801      	ldrb	r1, [r0, #0]
  412d3c:	42a9      	cmp	r1, r5
  412d3e:	d005      	beq.n	412d4c <memchr+0x50>
  412d40:	4293      	cmp	r3, r2
  412d42:	4610      	mov	r0, r2
  412d44:	f102 0201 	add.w	r2, r2, #1
  412d48:	d1f7      	bne.n	412d3a <memchr+0x3e>
  412d4a:	2000      	movs	r0, #0
  412d4c:	bc70      	pop	{r4, r5, r6}
  412d4e:	4770      	bx	lr
  412d50:	4604      	mov	r4, r0
  412d52:	020e      	lsls	r6, r1, #8
  412d54:	f406 467f 	and.w	r6, r6, #65280	; 0xff00
  412d58:	432e      	orrs	r6, r5
  412d5a:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
  412d5e:	6822      	ldr	r2, [r4, #0]
  412d60:	4620      	mov	r0, r4
  412d62:	4072      	eors	r2, r6
  412d64:	f1a2 3101 	sub.w	r1, r2, #16843009	; 0x1010101
  412d68:	ea21 0202 	bic.w	r2, r1, r2
  412d6c:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  412d70:	f104 0404 	add.w	r4, r4, #4
  412d74:	d1db      	bne.n	412d2e <memchr+0x32>
  412d76:	3b04      	subs	r3, #4
  412d78:	2b03      	cmp	r3, #3
  412d7a:	4620      	mov	r0, r4
  412d7c:	d8ef      	bhi.n	412d5e <memchr+0x62>
  412d7e:	e7d5      	b.n	412d2c <memchr+0x30>
  412d80:	4613      	mov	r3, r2
  412d82:	e7d1      	b.n	412d28 <memchr+0x2c>
  412d84:	4618      	mov	r0, r3
  412d86:	e7e1      	b.n	412d4c <memchr+0x50>

00412d88 <memmove>:
  412d88:	4288      	cmp	r0, r1
  412d8a:	b5f0      	push	{r4, r5, r6, r7, lr}
  412d8c:	d90d      	bls.n	412daa <memmove+0x22>
  412d8e:	188b      	adds	r3, r1, r2
  412d90:	4298      	cmp	r0, r3
  412d92:	d20a      	bcs.n	412daa <memmove+0x22>
  412d94:	1881      	adds	r1, r0, r2
  412d96:	2a00      	cmp	r2, #0
  412d98:	d051      	beq.n	412e3e <memmove+0xb6>
  412d9a:	1a9a      	subs	r2, r3, r2
  412d9c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  412da0:	4293      	cmp	r3, r2
  412da2:	f801 4d01 	strb.w	r4, [r1, #-1]!
  412da6:	d1f9      	bne.n	412d9c <memmove+0x14>
  412da8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  412daa:	2a0f      	cmp	r2, #15
  412dac:	d948      	bls.n	412e40 <memmove+0xb8>
  412dae:	ea41 0300 	orr.w	r3, r1, r0
  412db2:	079b      	lsls	r3, r3, #30
  412db4:	d146      	bne.n	412e44 <memmove+0xbc>
  412db6:	4615      	mov	r5, r2
  412db8:	f100 0410 	add.w	r4, r0, #16
  412dbc:	f101 0310 	add.w	r3, r1, #16
  412dc0:	f853 6c10 	ldr.w	r6, [r3, #-16]
  412dc4:	3d10      	subs	r5, #16
  412dc6:	f844 6c10 	str.w	r6, [r4, #-16]
  412dca:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  412dce:	2d0f      	cmp	r5, #15
  412dd0:	f844 6c0c 	str.w	r6, [r4, #-12]
  412dd4:	f853 6c08 	ldr.w	r6, [r3, #-8]
  412dd8:	f104 0410 	add.w	r4, r4, #16
  412ddc:	f844 6c18 	str.w	r6, [r4, #-24]
  412de0:	f853 6c04 	ldr.w	r6, [r3, #-4]
  412de4:	f103 0310 	add.w	r3, r3, #16
  412de8:	f844 6c14 	str.w	r6, [r4, #-20]
  412dec:	d8e8      	bhi.n	412dc0 <memmove+0x38>
  412dee:	f1a2 0310 	sub.w	r3, r2, #16
  412df2:	f023 030f 	bic.w	r3, r3, #15
  412df6:	f002 0e0f 	and.w	lr, r2, #15
  412dfa:	3310      	adds	r3, #16
  412dfc:	f1be 0f03 	cmp.w	lr, #3
  412e00:	4419      	add	r1, r3
  412e02:	4403      	add	r3, r0
  412e04:	d921      	bls.n	412e4a <memmove+0xc2>
  412e06:	460e      	mov	r6, r1
  412e08:	4674      	mov	r4, lr
  412e0a:	1f1d      	subs	r5, r3, #4
  412e0c:	f856 7b04 	ldr.w	r7, [r6], #4
  412e10:	3c04      	subs	r4, #4
  412e12:	2c03      	cmp	r4, #3
  412e14:	f845 7f04 	str.w	r7, [r5, #4]!
  412e18:	d8f8      	bhi.n	412e0c <memmove+0x84>
  412e1a:	f1ae 0404 	sub.w	r4, lr, #4
  412e1e:	f024 0403 	bic.w	r4, r4, #3
  412e22:	3404      	adds	r4, #4
  412e24:	4423      	add	r3, r4
  412e26:	4421      	add	r1, r4
  412e28:	f002 0203 	and.w	r2, r2, #3
  412e2c:	b162      	cbz	r2, 412e48 <memmove+0xc0>
  412e2e:	3b01      	subs	r3, #1
  412e30:	440a      	add	r2, r1
  412e32:	f811 4b01 	ldrb.w	r4, [r1], #1
  412e36:	428a      	cmp	r2, r1
  412e38:	f803 4f01 	strb.w	r4, [r3, #1]!
  412e3c:	d1f9      	bne.n	412e32 <memmove+0xaa>
  412e3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  412e40:	4603      	mov	r3, r0
  412e42:	e7f3      	b.n	412e2c <memmove+0xa4>
  412e44:	4603      	mov	r3, r0
  412e46:	e7f2      	b.n	412e2e <memmove+0xa6>
  412e48:	bdf0      	pop	{r4, r5, r6, r7, pc}
  412e4a:	4672      	mov	r2, lr
  412e4c:	e7ee      	b.n	412e2c <memmove+0xa4>
  412e4e:	bf00      	nop

00412e50 <__malloc_lock>:
  412e50:	4770      	bx	lr
  412e52:	bf00      	nop

00412e54 <__malloc_unlock>:
  412e54:	4770      	bx	lr
  412e56:	bf00      	nop

00412e58 <_Balloc>:
  412e58:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  412e5a:	b570      	push	{r4, r5, r6, lr}
  412e5c:	4605      	mov	r5, r0
  412e5e:	460c      	mov	r4, r1
  412e60:	b152      	cbz	r2, 412e78 <_Balloc+0x20>
  412e62:	f852 3024 	ldr.w	r3, [r2, r4, lsl #2]
  412e66:	b18b      	cbz	r3, 412e8c <_Balloc+0x34>
  412e68:	6819      	ldr	r1, [r3, #0]
  412e6a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
  412e6e:	2200      	movs	r2, #0
  412e70:	4618      	mov	r0, r3
  412e72:	611a      	str	r2, [r3, #16]
  412e74:	60da      	str	r2, [r3, #12]
  412e76:	bd70      	pop	{r4, r5, r6, pc}
  412e78:	2221      	movs	r2, #33	; 0x21
  412e7a:	2104      	movs	r1, #4
  412e7c:	f001 f810 	bl	413ea0 <_calloc_r>
  412e80:	64e8      	str	r0, [r5, #76]	; 0x4c
  412e82:	4602      	mov	r2, r0
  412e84:	2800      	cmp	r0, #0
  412e86:	d1ec      	bne.n	412e62 <_Balloc+0xa>
  412e88:	2000      	movs	r0, #0
  412e8a:	bd70      	pop	{r4, r5, r6, pc}
  412e8c:	2101      	movs	r1, #1
  412e8e:	fa01 f604 	lsl.w	r6, r1, r4
  412e92:	1d72      	adds	r2, r6, #5
  412e94:	4628      	mov	r0, r5
  412e96:	0092      	lsls	r2, r2, #2
  412e98:	f001 f802 	bl	413ea0 <_calloc_r>
  412e9c:	4603      	mov	r3, r0
  412e9e:	2800      	cmp	r0, #0
  412ea0:	d0f2      	beq.n	412e88 <_Balloc+0x30>
  412ea2:	6044      	str	r4, [r0, #4]
  412ea4:	6086      	str	r6, [r0, #8]
  412ea6:	e7e2      	b.n	412e6e <_Balloc+0x16>

00412ea8 <_Bfree>:
  412ea8:	b131      	cbz	r1, 412eb8 <_Bfree+0x10>
  412eaa:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  412eac:	684a      	ldr	r2, [r1, #4]
  412eae:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  412eb2:	6008      	str	r0, [r1, #0]
  412eb4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  412eb8:	4770      	bx	lr
  412eba:	bf00      	nop

00412ebc <__multadd>:
  412ebc:	b5f0      	push	{r4, r5, r6, r7, lr}
  412ebe:	460c      	mov	r4, r1
  412ec0:	4605      	mov	r5, r0
  412ec2:	690e      	ldr	r6, [r1, #16]
  412ec4:	b083      	sub	sp, #12
  412ec6:	f101 0e14 	add.w	lr, r1, #20
  412eca:	2700      	movs	r7, #0
  412ecc:	f8de 0000 	ldr.w	r0, [lr]
  412ed0:	3701      	adds	r7, #1
  412ed2:	b281      	uxth	r1, r0
  412ed4:	fb02 3101 	mla	r1, r2, r1, r3
  412ed8:	0c00      	lsrs	r0, r0, #16
  412eda:	0c0b      	lsrs	r3, r1, #16
  412edc:	fb02 3300 	mla	r3, r2, r0, r3
  412ee0:	b289      	uxth	r1, r1
  412ee2:	eb01 4103 	add.w	r1, r1, r3, lsl #16
  412ee6:	42be      	cmp	r6, r7
  412ee8:	f84e 1b04 	str.w	r1, [lr], #4
  412eec:	ea4f 4313 	mov.w	r3, r3, lsr #16
  412ef0:	dcec      	bgt.n	412ecc <__multadd+0x10>
  412ef2:	b13b      	cbz	r3, 412f04 <__multadd+0x48>
  412ef4:	68a2      	ldr	r2, [r4, #8]
  412ef6:	4296      	cmp	r6, r2
  412ef8:	da07      	bge.n	412f0a <__multadd+0x4e>
  412efa:	eb04 0286 	add.w	r2, r4, r6, lsl #2
  412efe:	3601      	adds	r6, #1
  412f00:	6153      	str	r3, [r2, #20]
  412f02:	6126      	str	r6, [r4, #16]
  412f04:	4620      	mov	r0, r4
  412f06:	b003      	add	sp, #12
  412f08:	bdf0      	pop	{r4, r5, r6, r7, pc}
  412f0a:	6861      	ldr	r1, [r4, #4]
  412f0c:	4628      	mov	r0, r5
  412f0e:	3101      	adds	r1, #1
  412f10:	9301      	str	r3, [sp, #4]
  412f12:	f7ff ffa1 	bl	412e58 <_Balloc>
  412f16:	4607      	mov	r7, r0
  412f18:	6922      	ldr	r2, [r4, #16]
  412f1a:	f104 010c 	add.w	r1, r4, #12
  412f1e:	3202      	adds	r2, #2
  412f20:	0092      	lsls	r2, r2, #2
  412f22:	300c      	adds	r0, #12
  412f24:	f7f9 f98a 	bl	40c23c <memcpy>
  412f28:	6cea      	ldr	r2, [r5, #76]	; 0x4c
  412f2a:	6861      	ldr	r1, [r4, #4]
  412f2c:	9b01      	ldr	r3, [sp, #4]
  412f2e:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  412f32:	6020      	str	r0, [r4, #0]
  412f34:	f842 4021 	str.w	r4, [r2, r1, lsl #2]
  412f38:	463c      	mov	r4, r7
  412f3a:	e7de      	b.n	412efa <__multadd+0x3e>

00412f3c <__s2b>:
  412f3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  412f40:	4c23      	ldr	r4, [pc, #140]	; (412fd0 <__s2b+0x94>)
  412f42:	461f      	mov	r7, r3
  412f44:	3308      	adds	r3, #8
  412f46:	fb84 4e03 	smull	r4, lr, r4, r3
  412f4a:	17db      	asrs	r3, r3, #31
  412f4c:	ebc3 0e6e 	rsb	lr, r3, lr, asr #1
  412f50:	f1be 0f01 	cmp.w	lr, #1
  412f54:	4606      	mov	r6, r0
  412f56:	460c      	mov	r4, r1
  412f58:	4690      	mov	r8, r2
  412f5a:	9d08      	ldr	r5, [sp, #32]
  412f5c:	dd35      	ble.n	412fca <__s2b+0x8e>
  412f5e:	2301      	movs	r3, #1
  412f60:	2100      	movs	r1, #0
  412f62:	005b      	lsls	r3, r3, #1
  412f64:	459e      	cmp	lr, r3
  412f66:	f101 0101 	add.w	r1, r1, #1
  412f6a:	dcfa      	bgt.n	412f62 <__s2b+0x26>
  412f6c:	4630      	mov	r0, r6
  412f6e:	f7ff ff73 	bl	412e58 <_Balloc>
  412f72:	2301      	movs	r3, #1
  412f74:	f1b8 0f09 	cmp.w	r8, #9
  412f78:	6145      	str	r5, [r0, #20]
  412f7a:	6103      	str	r3, [r0, #16]
  412f7c:	dd21      	ble.n	412fc2 <__s2b+0x86>
  412f7e:	f104 0909 	add.w	r9, r4, #9
  412f82:	464d      	mov	r5, r9
  412f84:	4444      	add	r4, r8
  412f86:	f815 3b01 	ldrb.w	r3, [r5], #1
  412f8a:	4601      	mov	r1, r0
  412f8c:	3b30      	subs	r3, #48	; 0x30
  412f8e:	220a      	movs	r2, #10
  412f90:	4630      	mov	r0, r6
  412f92:	f7ff ff93 	bl	412ebc <__multadd>
  412f96:	42a5      	cmp	r5, r4
  412f98:	d1f5      	bne.n	412f86 <__s2b+0x4a>
  412f9a:	eb09 0408 	add.w	r4, r9, r8
  412f9e:	3c08      	subs	r4, #8
  412fa0:	4547      	cmp	r7, r8
  412fa2:	dd0c      	ble.n	412fbe <__s2b+0x82>
  412fa4:	ebc8 0707 	rsb	r7, r8, r7
  412fa8:	4427      	add	r7, r4
  412faa:	f814 3b01 	ldrb.w	r3, [r4], #1
  412fae:	4601      	mov	r1, r0
  412fb0:	3b30      	subs	r3, #48	; 0x30
  412fb2:	220a      	movs	r2, #10
  412fb4:	4630      	mov	r0, r6
  412fb6:	f7ff ff81 	bl	412ebc <__multadd>
  412fba:	42a7      	cmp	r7, r4
  412fbc:	d1f5      	bne.n	412faa <__s2b+0x6e>
  412fbe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  412fc2:	340a      	adds	r4, #10
  412fc4:	f04f 0809 	mov.w	r8, #9
  412fc8:	e7ea      	b.n	412fa0 <__s2b+0x64>
  412fca:	2100      	movs	r1, #0
  412fcc:	e7ce      	b.n	412f6c <__s2b+0x30>
  412fce:	bf00      	nop
  412fd0:	38e38e39 	.word	0x38e38e39

00412fd4 <__hi0bits>:
  412fd4:	0c03      	lsrs	r3, r0, #16
  412fd6:	041b      	lsls	r3, r3, #16
  412fd8:	b9b3      	cbnz	r3, 413008 <__hi0bits+0x34>
  412fda:	0400      	lsls	r0, r0, #16
  412fdc:	2310      	movs	r3, #16
  412fde:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
  412fe2:	bf04      	itt	eq
  412fe4:	0200      	lsleq	r0, r0, #8
  412fe6:	3308      	addeq	r3, #8
  412fe8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
  412fec:	bf04      	itt	eq
  412fee:	0100      	lsleq	r0, r0, #4
  412ff0:	3304      	addeq	r3, #4
  412ff2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
  412ff6:	bf04      	itt	eq
  412ff8:	0080      	lsleq	r0, r0, #2
  412ffa:	3302      	addeq	r3, #2
  412ffc:	2800      	cmp	r0, #0
  412ffe:	db07      	blt.n	413010 <__hi0bits+0x3c>
  413000:	0042      	lsls	r2, r0, #1
  413002:	d403      	bmi.n	41300c <__hi0bits+0x38>
  413004:	2020      	movs	r0, #32
  413006:	4770      	bx	lr
  413008:	2300      	movs	r3, #0
  41300a:	e7e8      	b.n	412fde <__hi0bits+0xa>
  41300c:	1c58      	adds	r0, r3, #1
  41300e:	4770      	bx	lr
  413010:	4618      	mov	r0, r3
  413012:	4770      	bx	lr

00413014 <__lo0bits>:
  413014:	6803      	ldr	r3, [r0, #0]
  413016:	f013 0207 	ands.w	r2, r3, #7
  41301a:	d007      	beq.n	41302c <__lo0bits+0x18>
  41301c:	07d9      	lsls	r1, r3, #31
  41301e:	d420      	bmi.n	413062 <__lo0bits+0x4e>
  413020:	079a      	lsls	r2, r3, #30
  413022:	d420      	bmi.n	413066 <__lo0bits+0x52>
  413024:	089b      	lsrs	r3, r3, #2
  413026:	6003      	str	r3, [r0, #0]
  413028:	2002      	movs	r0, #2
  41302a:	4770      	bx	lr
  41302c:	b299      	uxth	r1, r3
  41302e:	b909      	cbnz	r1, 413034 <__lo0bits+0x20>
  413030:	0c1b      	lsrs	r3, r3, #16
  413032:	2210      	movs	r2, #16
  413034:	f013 0fff 	tst.w	r3, #255	; 0xff
  413038:	bf04      	itt	eq
  41303a:	0a1b      	lsreq	r3, r3, #8
  41303c:	3208      	addeq	r2, #8
  41303e:	0719      	lsls	r1, r3, #28
  413040:	bf04      	itt	eq
  413042:	091b      	lsreq	r3, r3, #4
  413044:	3204      	addeq	r2, #4
  413046:	0799      	lsls	r1, r3, #30
  413048:	bf04      	itt	eq
  41304a:	089b      	lsreq	r3, r3, #2
  41304c:	3202      	addeq	r2, #2
  41304e:	07d9      	lsls	r1, r3, #31
  413050:	d404      	bmi.n	41305c <__lo0bits+0x48>
  413052:	085b      	lsrs	r3, r3, #1
  413054:	d101      	bne.n	41305a <__lo0bits+0x46>
  413056:	2020      	movs	r0, #32
  413058:	4770      	bx	lr
  41305a:	3201      	adds	r2, #1
  41305c:	6003      	str	r3, [r0, #0]
  41305e:	4610      	mov	r0, r2
  413060:	4770      	bx	lr
  413062:	2000      	movs	r0, #0
  413064:	4770      	bx	lr
  413066:	085b      	lsrs	r3, r3, #1
  413068:	6003      	str	r3, [r0, #0]
  41306a:	2001      	movs	r0, #1
  41306c:	4770      	bx	lr
  41306e:	bf00      	nop

00413070 <__i2b>:
  413070:	b510      	push	{r4, lr}
  413072:	460c      	mov	r4, r1
  413074:	2101      	movs	r1, #1
  413076:	f7ff feef 	bl	412e58 <_Balloc>
  41307a:	2201      	movs	r2, #1
  41307c:	6144      	str	r4, [r0, #20]
  41307e:	6102      	str	r2, [r0, #16]
  413080:	bd10      	pop	{r4, pc}
  413082:	bf00      	nop

00413084 <__multiply>:
  413084:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  413088:	690d      	ldr	r5, [r1, #16]
  41308a:	6916      	ldr	r6, [r2, #16]
  41308c:	b085      	sub	sp, #20
  41308e:	42b5      	cmp	r5, r6
  413090:	460c      	mov	r4, r1
  413092:	4691      	mov	r9, r2
  413094:	da04      	bge.n	4130a0 <__multiply+0x1c>
  413096:	462a      	mov	r2, r5
  413098:	464c      	mov	r4, r9
  41309a:	4635      	mov	r5, r6
  41309c:	4689      	mov	r9, r1
  41309e:	4616      	mov	r6, r2
  4130a0:	68a3      	ldr	r3, [r4, #8]
  4130a2:	eb05 0806 	add.w	r8, r5, r6
  4130a6:	6861      	ldr	r1, [r4, #4]
  4130a8:	4598      	cmp	r8, r3
  4130aa:	bfc8      	it	gt
  4130ac:	3101      	addgt	r1, #1
  4130ae:	f7ff fed3 	bl	412e58 <_Balloc>
  4130b2:	f100 0a14 	add.w	sl, r0, #20
  4130b6:	eb0a 0b88 	add.w	fp, sl, r8, lsl #2
  4130ba:	45da      	cmp	sl, fp
  4130bc:	9001      	str	r0, [sp, #4]
  4130be:	d205      	bcs.n	4130cc <__multiply+0x48>
  4130c0:	4653      	mov	r3, sl
  4130c2:	2100      	movs	r1, #0
  4130c4:	f843 1b04 	str.w	r1, [r3], #4
  4130c8:	459b      	cmp	fp, r3
  4130ca:	d8fb      	bhi.n	4130c4 <__multiply+0x40>
  4130cc:	f109 0914 	add.w	r9, r9, #20
  4130d0:	eb09 0386 	add.w	r3, r9, r6, lsl #2
  4130d4:	f104 0214 	add.w	r2, r4, #20
  4130d8:	4599      	cmp	r9, r3
  4130da:	eb02 0c85 	add.w	ip, r2, r5, lsl #2
  4130de:	d259      	bcs.n	413194 <__multiply+0x110>
  4130e0:	f8cd b008 	str.w	fp, [sp, #8]
  4130e4:	f8cd 800c 	str.w	r8, [sp, #12]
  4130e8:	469b      	mov	fp, r3
  4130ea:	4690      	mov	r8, r2
  4130ec:	f859 7b04 	ldr.w	r7, [r9], #4
  4130f0:	fa1f fe87 	uxth.w	lr, r7
  4130f4:	f1be 0f00 	cmp.w	lr, #0
  4130f8:	d01f      	beq.n	41313a <__multiply+0xb6>
  4130fa:	4647      	mov	r7, r8
  4130fc:	4656      	mov	r6, sl
  4130fe:	2100      	movs	r1, #0
  413100:	e000      	b.n	413104 <__multiply+0x80>
  413102:	4606      	mov	r6, r0
  413104:	4630      	mov	r0, r6
  413106:	f857 5b04 	ldr.w	r5, [r7], #4
  41310a:	6834      	ldr	r4, [r6, #0]
  41310c:	b2ab      	uxth	r3, r5
  41310e:	b2a2      	uxth	r2, r4
  413110:	fb0e 2203 	mla	r2, lr, r3, r2
  413114:	0c2d      	lsrs	r5, r5, #16
  413116:	0c24      	lsrs	r4, r4, #16
  413118:	fb0e 4405 	mla	r4, lr, r5, r4
  41311c:	1853      	adds	r3, r2, r1
  41311e:	eb04 4113 	add.w	r1, r4, r3, lsr #16
  413122:	b29a      	uxth	r2, r3
  413124:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
  413128:	45bc      	cmp	ip, r7
  41312a:	ea4f 4111 	mov.w	r1, r1, lsr #16
  41312e:	f840 2b04 	str.w	r2, [r0], #4
  413132:	d8e6      	bhi.n	413102 <__multiply+0x7e>
  413134:	6071      	str	r1, [r6, #4]
  413136:	f859 7c04 	ldr.w	r7, [r9, #-4]
  41313a:	0c3f      	lsrs	r7, r7, #16
  41313c:	d022      	beq.n	413184 <__multiply+0x100>
  41313e:	f8da 3000 	ldr.w	r3, [sl]
  413142:	2200      	movs	r2, #0
  413144:	4655      	mov	r5, sl
  413146:	461e      	mov	r6, r3
  413148:	4640      	mov	r0, r8
  41314a:	4696      	mov	lr, r2
  41314c:	e000      	b.n	413150 <__multiply+0xcc>
  41314e:	4625      	mov	r5, r4
  413150:	462c      	mov	r4, r5
  413152:	8802      	ldrh	r2, [r0, #0]
  413154:	0c36      	lsrs	r6, r6, #16
  413156:	fb07 6602 	mla	r6, r7, r2, r6
  41315a:	b299      	uxth	r1, r3
  41315c:	eb06 020e 	add.w	r2, r6, lr
  413160:	ea41 4302 	orr.w	r3, r1, r2, lsl #16
  413164:	f844 3b04 	str.w	r3, [r4], #4
  413168:	f850 1b04 	ldr.w	r1, [r0], #4
  41316c:	686e      	ldr	r6, [r5, #4]
  41316e:	0c09      	lsrs	r1, r1, #16
  413170:	b2b3      	uxth	r3, r6
  413172:	fb07 3101 	mla	r1, r7, r1, r3
  413176:	4584      	cmp	ip, r0
  413178:	eb01 4312 	add.w	r3, r1, r2, lsr #16
  41317c:	ea4f 4e13 	mov.w	lr, r3, lsr #16
  413180:	d8e5      	bhi.n	41314e <__multiply+0xca>
  413182:	606b      	str	r3, [r5, #4]
  413184:	45cb      	cmp	fp, r9
  413186:	f10a 0a04 	add.w	sl, sl, #4
  41318a:	d8af      	bhi.n	4130ec <__multiply+0x68>
  41318c:	f8dd b008 	ldr.w	fp, [sp, #8]
  413190:	f8dd 800c 	ldr.w	r8, [sp, #12]
  413194:	f1b8 0f00 	cmp.w	r8, #0
  413198:	dd0b      	ble.n	4131b2 <__multiply+0x12e>
  41319a:	f85b 3c04 	ldr.w	r3, [fp, #-4]
  41319e:	f1ab 0b04 	sub.w	fp, fp, #4
  4131a2:	b11b      	cbz	r3, 4131ac <__multiply+0x128>
  4131a4:	e005      	b.n	4131b2 <__multiply+0x12e>
  4131a6:	f85b 3d04 	ldr.w	r3, [fp, #-4]!
  4131aa:	b913      	cbnz	r3, 4131b2 <__multiply+0x12e>
  4131ac:	f1b8 0801 	subs.w	r8, r8, #1
  4131b0:	d1f9      	bne.n	4131a6 <__multiply+0x122>
  4131b2:	9801      	ldr	r0, [sp, #4]
  4131b4:	f8c0 8010 	str.w	r8, [r0, #16]
  4131b8:	b005      	add	sp, #20
  4131ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4131be:	bf00      	nop

004131c0 <__pow5mult>:
  4131c0:	f012 0303 	ands.w	r3, r2, #3
  4131c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4131c8:	4614      	mov	r4, r2
  4131ca:	4607      	mov	r7, r0
  4131cc:	d12e      	bne.n	41322c <__pow5mult+0x6c>
  4131ce:	460e      	mov	r6, r1
  4131d0:	10a4      	asrs	r4, r4, #2
  4131d2:	d01c      	beq.n	41320e <__pow5mult+0x4e>
  4131d4:	6cbd      	ldr	r5, [r7, #72]	; 0x48
  4131d6:	b395      	cbz	r5, 41323e <__pow5mult+0x7e>
  4131d8:	07e3      	lsls	r3, r4, #31
  4131da:	f04f 0800 	mov.w	r8, #0
  4131de:	d406      	bmi.n	4131ee <__pow5mult+0x2e>
  4131e0:	1064      	asrs	r4, r4, #1
  4131e2:	d014      	beq.n	41320e <__pow5mult+0x4e>
  4131e4:	6828      	ldr	r0, [r5, #0]
  4131e6:	b1a8      	cbz	r0, 413214 <__pow5mult+0x54>
  4131e8:	4605      	mov	r5, r0
  4131ea:	07e3      	lsls	r3, r4, #31
  4131ec:	d5f8      	bpl.n	4131e0 <__pow5mult+0x20>
  4131ee:	462a      	mov	r2, r5
  4131f0:	4631      	mov	r1, r6
  4131f2:	4638      	mov	r0, r7
  4131f4:	f7ff ff46 	bl	413084 <__multiply>
  4131f8:	b1b6      	cbz	r6, 413228 <__pow5mult+0x68>
  4131fa:	6872      	ldr	r2, [r6, #4]
  4131fc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  4131fe:	1064      	asrs	r4, r4, #1
  413200:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  413204:	6031      	str	r1, [r6, #0]
  413206:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  41320a:	4606      	mov	r6, r0
  41320c:	d1ea      	bne.n	4131e4 <__pow5mult+0x24>
  41320e:	4630      	mov	r0, r6
  413210:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  413214:	462a      	mov	r2, r5
  413216:	4629      	mov	r1, r5
  413218:	4638      	mov	r0, r7
  41321a:	f7ff ff33 	bl	413084 <__multiply>
  41321e:	6028      	str	r0, [r5, #0]
  413220:	f8c0 8000 	str.w	r8, [r0]
  413224:	4605      	mov	r5, r0
  413226:	e7e0      	b.n	4131ea <__pow5mult+0x2a>
  413228:	4606      	mov	r6, r0
  41322a:	e7d9      	b.n	4131e0 <__pow5mult+0x20>
  41322c:	4a0b      	ldr	r2, [pc, #44]	; (41325c <__pow5mult+0x9c>)
  41322e:	3b01      	subs	r3, #1
  413230:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  413234:	2300      	movs	r3, #0
  413236:	f7ff fe41 	bl	412ebc <__multadd>
  41323a:	4606      	mov	r6, r0
  41323c:	e7c8      	b.n	4131d0 <__pow5mult+0x10>
  41323e:	2101      	movs	r1, #1
  413240:	4638      	mov	r0, r7
  413242:	f7ff fe09 	bl	412e58 <_Balloc>
  413246:	f240 2171 	movw	r1, #625	; 0x271
  41324a:	2201      	movs	r2, #1
  41324c:	2300      	movs	r3, #0
  41324e:	6141      	str	r1, [r0, #20]
  413250:	6102      	str	r2, [r0, #16]
  413252:	4605      	mov	r5, r0
  413254:	64b8      	str	r0, [r7, #72]	; 0x48
  413256:	6003      	str	r3, [r0, #0]
  413258:	e7be      	b.n	4131d8 <__pow5mult+0x18>
  41325a:	bf00      	nop
  41325c:	00415a08 	.word	0x00415a08

00413260 <__lshift>:
  413260:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  413264:	690b      	ldr	r3, [r1, #16]
  413266:	1154      	asrs	r4, r2, #5
  413268:	eb04 0803 	add.w	r8, r4, r3
  41326c:	688b      	ldr	r3, [r1, #8]
  41326e:	f108 0501 	add.w	r5, r8, #1
  413272:	429d      	cmp	r5, r3
  413274:	460e      	mov	r6, r1
  413276:	4691      	mov	r9, r2
  413278:	4683      	mov	fp, r0
  41327a:	6849      	ldr	r1, [r1, #4]
  41327c:	dd04      	ble.n	413288 <__lshift+0x28>
  41327e:	005b      	lsls	r3, r3, #1
  413280:	429d      	cmp	r5, r3
  413282:	f101 0101 	add.w	r1, r1, #1
  413286:	dcfa      	bgt.n	41327e <__lshift+0x1e>
  413288:	4658      	mov	r0, fp
  41328a:	f7ff fde5 	bl	412e58 <_Balloc>
  41328e:	2c00      	cmp	r4, #0
  413290:	f100 0214 	add.w	r2, r0, #20
  413294:	dd37      	ble.n	413306 <__lshift+0xa6>
  413296:	eb02 0384 	add.w	r3, r2, r4, lsl #2
  41329a:	2100      	movs	r1, #0
  41329c:	f842 1b04 	str.w	r1, [r2], #4
  4132a0:	4293      	cmp	r3, r2
  4132a2:	d1fb      	bne.n	41329c <__lshift+0x3c>
  4132a4:	6934      	ldr	r4, [r6, #16]
  4132a6:	f106 0114 	add.w	r1, r6, #20
  4132aa:	f019 091f 	ands.w	r9, r9, #31
  4132ae:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  4132b2:	d020      	beq.n	4132f6 <__lshift+0x96>
  4132b4:	f1c9 0c20 	rsb	ip, r9, #32
  4132b8:	2400      	movs	r4, #0
  4132ba:	680f      	ldr	r7, [r1, #0]
  4132bc:	461a      	mov	r2, r3
  4132be:	fa07 fa09 	lsl.w	sl, r7, r9
  4132c2:	ea4a 0404 	orr.w	r4, sl, r4
  4132c6:	f843 4b04 	str.w	r4, [r3], #4
  4132ca:	f851 4b04 	ldr.w	r4, [r1], #4
  4132ce:	458e      	cmp	lr, r1
  4132d0:	fa24 f40c 	lsr.w	r4, r4, ip
  4132d4:	d8f1      	bhi.n	4132ba <__lshift+0x5a>
  4132d6:	6054      	str	r4, [r2, #4]
  4132d8:	b10c      	cbz	r4, 4132de <__lshift+0x7e>
  4132da:	f108 0502 	add.w	r5, r8, #2
  4132de:	f8db 304c 	ldr.w	r3, [fp, #76]	; 0x4c
  4132e2:	6872      	ldr	r2, [r6, #4]
  4132e4:	3d01      	subs	r5, #1
  4132e6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4132ea:	6105      	str	r5, [r0, #16]
  4132ec:	6031      	str	r1, [r6, #0]
  4132ee:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  4132f2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4132f6:	3b04      	subs	r3, #4
  4132f8:	f851 2b04 	ldr.w	r2, [r1], #4
  4132fc:	458e      	cmp	lr, r1
  4132fe:	f843 2f04 	str.w	r2, [r3, #4]!
  413302:	d8f9      	bhi.n	4132f8 <__lshift+0x98>
  413304:	e7eb      	b.n	4132de <__lshift+0x7e>
  413306:	4613      	mov	r3, r2
  413308:	e7cc      	b.n	4132a4 <__lshift+0x44>
  41330a:	bf00      	nop

0041330c <__mcmp>:
  41330c:	6902      	ldr	r2, [r0, #16]
  41330e:	690b      	ldr	r3, [r1, #16]
  413310:	1ad2      	subs	r2, r2, r3
  413312:	d112      	bne.n	41333a <__mcmp+0x2e>
  413314:	009b      	lsls	r3, r3, #2
  413316:	3014      	adds	r0, #20
  413318:	3114      	adds	r1, #20
  41331a:	4419      	add	r1, r3
  41331c:	b410      	push	{r4}
  41331e:	4403      	add	r3, r0
  413320:	e001      	b.n	413326 <__mcmp+0x1a>
  413322:	4298      	cmp	r0, r3
  413324:	d20b      	bcs.n	41333e <__mcmp+0x32>
  413326:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  41332a:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  41332e:	4294      	cmp	r4, r2
  413330:	d0f7      	beq.n	413322 <__mcmp+0x16>
  413332:	d307      	bcc.n	413344 <__mcmp+0x38>
  413334:	2001      	movs	r0, #1
  413336:	bc10      	pop	{r4}
  413338:	4770      	bx	lr
  41333a:	4610      	mov	r0, r2
  41333c:	4770      	bx	lr
  41333e:	2000      	movs	r0, #0
  413340:	bc10      	pop	{r4}
  413342:	4770      	bx	lr
  413344:	f04f 30ff 	mov.w	r0, #4294967295
  413348:	e7f5      	b.n	413336 <__mcmp+0x2a>
  41334a:	bf00      	nop

0041334c <__mdiff>:
  41334c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  413350:	690b      	ldr	r3, [r1, #16]
  413352:	460c      	mov	r4, r1
  413354:	6911      	ldr	r1, [r2, #16]
  413356:	4690      	mov	r8, r2
  413358:	1a5b      	subs	r3, r3, r1
  41335a:	2b00      	cmp	r3, #0
  41335c:	d118      	bne.n	413390 <__mdiff+0x44>
  41335e:	0089      	lsls	r1, r1, #2
  413360:	f104 0614 	add.w	r6, r4, #20
  413364:	f102 0714 	add.w	r7, r2, #20
  413368:	1873      	adds	r3, r6, r1
  41336a:	4439      	add	r1, r7
  41336c:	e001      	b.n	413372 <__mdiff+0x26>
  41336e:	429e      	cmp	r6, r3
  413370:	d269      	bcs.n	413446 <__mdiff+0xfa>
  413372:	f853 5d04 	ldr.w	r5, [r3, #-4]!
  413376:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  41337a:	4295      	cmp	r5, r2
  41337c:	d0f7      	beq.n	41336e <__mdiff+0x22>
  41337e:	d26b      	bcs.n	413458 <__mdiff+0x10c>
  413380:	4623      	mov	r3, r4
  413382:	46b2      	mov	sl, r6
  413384:	4644      	mov	r4, r8
  413386:	463e      	mov	r6, r7
  413388:	4698      	mov	r8, r3
  41338a:	f04f 0901 	mov.w	r9, #1
  41338e:	e006      	b.n	41339e <__mdiff+0x52>
  413390:	db66      	blt.n	413460 <__mdiff+0x114>
  413392:	f104 0614 	add.w	r6, r4, #20
  413396:	f102 0a14 	add.w	sl, r2, #20
  41339a:	f04f 0900 	mov.w	r9, #0
  41339e:	6861      	ldr	r1, [r4, #4]
  4133a0:	f7ff fd5a 	bl	412e58 <_Balloc>
  4133a4:	4655      	mov	r5, sl
  4133a6:	f8d4 e010 	ldr.w	lr, [r4, #16]
  4133aa:	f8d8 3010 	ldr.w	r3, [r8, #16]
  4133ae:	4637      	mov	r7, r6
  4133b0:	f8c0 900c 	str.w	r9, [r0, #12]
  4133b4:	eb0a 0c83 	add.w	ip, sl, r3, lsl #2
  4133b8:	eb06 068e 	add.w	r6, r6, lr, lsl #2
  4133bc:	f100 0414 	add.w	r4, r0, #20
  4133c0:	f04f 0900 	mov.w	r9, #0
  4133c4:	f857 2b04 	ldr.w	r2, [r7], #4
  4133c8:	f855 1b04 	ldr.w	r1, [r5], #4
  4133cc:	fa1f f882 	uxth.w	r8, r2
  4133d0:	eb08 0309 	add.w	r3, r8, r9
  4133d4:	fa1f f881 	uxth.w	r8, r1
  4133d8:	0c09      	lsrs	r1, r1, #16
  4133da:	ebc8 0303 	rsb	r3, r8, r3
  4133de:	ebc1 4212 	rsb	r2, r1, r2, lsr #16
  4133e2:	eb02 4223 	add.w	r2, r2, r3, asr #16
  4133e6:	b29b      	uxth	r3, r3
  4133e8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  4133ec:	45ac      	cmp	ip, r5
  4133ee:	f844 3b04 	str.w	r3, [r4], #4
  4133f2:	ea4f 4922 	mov.w	r9, r2, asr #16
  4133f6:	d8e5      	bhi.n	4133c4 <__mdiff+0x78>
  4133f8:	42be      	cmp	r6, r7
  4133fa:	d918      	bls.n	41342e <__mdiff+0xe2>
  4133fc:	46a0      	mov	r8, r4
  4133fe:	46bc      	mov	ip, r7
  413400:	f85c 2b04 	ldr.w	r2, [ip], #4
  413404:	b295      	uxth	r5, r2
  413406:	eb05 0109 	add.w	r1, r5, r9
  41340a:	140b      	asrs	r3, r1, #16
  41340c:	eb03 4212 	add.w	r2, r3, r2, lsr #16
  413410:	b28b      	uxth	r3, r1
  413412:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  413416:	4566      	cmp	r6, ip
  413418:	f848 3b04 	str.w	r3, [r8], #4
  41341c:	ea4f 4922 	mov.w	r9, r2, asr #16
  413420:	d8ee      	bhi.n	413400 <__mdiff+0xb4>
  413422:	43ff      	mvns	r7, r7
  413424:	4437      	add	r7, r6
  413426:	f027 0703 	bic.w	r7, r7, #3
  41342a:	3704      	adds	r7, #4
  41342c:	443c      	add	r4, r7
  41342e:	3c04      	subs	r4, #4
  413430:	b92b      	cbnz	r3, 41343e <__mdiff+0xf2>
  413432:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  413436:	f10e 3eff 	add.w	lr, lr, #4294967295
  41343a:	2b00      	cmp	r3, #0
  41343c:	d0f9      	beq.n	413432 <__mdiff+0xe6>
  41343e:	f8c0 e010 	str.w	lr, [r0, #16]
  413442:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  413446:	2100      	movs	r1, #0
  413448:	f7ff fd06 	bl	412e58 <_Balloc>
  41344c:	2201      	movs	r2, #1
  41344e:	2300      	movs	r3, #0
  413450:	6102      	str	r2, [r0, #16]
  413452:	6143      	str	r3, [r0, #20]
  413454:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  413458:	46ba      	mov	sl, r7
  41345a:	f04f 0900 	mov.w	r9, #0
  41345e:	e79e      	b.n	41339e <__mdiff+0x52>
  413460:	4623      	mov	r3, r4
  413462:	f104 0a14 	add.w	sl, r4, #20
  413466:	f108 0614 	add.w	r6, r8, #20
  41346a:	4644      	mov	r4, r8
  41346c:	f04f 0901 	mov.w	r9, #1
  413470:	4698      	mov	r8, r3
  413472:	e794      	b.n	41339e <__mdiff+0x52>

00413474 <__ulp>:
  413474:	4b0f      	ldr	r3, [pc, #60]	; (4134b4 <__ulp+0x40>)
  413476:	400b      	ands	r3, r1
  413478:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
  41347c:	2b00      	cmp	r3, #0
  41347e:	dd02      	ble.n	413486 <__ulp+0x12>
  413480:	2000      	movs	r0, #0
  413482:	4619      	mov	r1, r3
  413484:	4770      	bx	lr
  413486:	425b      	negs	r3, r3
  413488:	151b      	asrs	r3, r3, #20
  41348a:	2b13      	cmp	r3, #19
  41348c:	dd0b      	ble.n	4134a6 <__ulp+0x32>
  41348e:	3b14      	subs	r3, #20
  413490:	2b1e      	cmp	r3, #30
  413492:	bfdd      	ittte	le
  413494:	f1c3 031f 	rsble	r3, r3, #31
  413498:	2201      	movle	r2, #1
  41349a:	fa02 f303 	lslle.w	r3, r2, r3
  41349e:	2301      	movgt	r3, #1
  4134a0:	2100      	movs	r1, #0
  4134a2:	4618      	mov	r0, r3
  4134a4:	4770      	bx	lr
  4134a6:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  4134aa:	2000      	movs	r0, #0
  4134ac:	fa42 f103 	asr.w	r1, r2, r3
  4134b0:	4770      	bx	lr
  4134b2:	bf00      	nop
  4134b4:	7ff00000 	.word	0x7ff00000

004134b8 <__b2d>:
  4134b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4134bc:	6907      	ldr	r7, [r0, #16]
  4134be:	f100 0614 	add.w	r6, r0, #20
  4134c2:	eb06 0787 	add.w	r7, r6, r7, lsl #2
  4134c6:	f857 8c04 	ldr.w	r8, [r7, #-4]
  4134ca:	4640      	mov	r0, r8
  4134cc:	f7ff fd82 	bl	412fd4 <__hi0bits>
  4134d0:	f1c0 0320 	rsb	r3, r0, #32
  4134d4:	280a      	cmp	r0, #10
  4134d6:	600b      	str	r3, [r1, #0]
  4134d8:	f1a7 0304 	sub.w	r3, r7, #4
  4134dc:	dc1a      	bgt.n	413514 <__b2d+0x5c>
  4134de:	429e      	cmp	r6, r3
  4134e0:	bf38      	it	cc
  4134e2:	f857 3c08 	ldrcc.w	r3, [r7, #-8]
  4134e6:	f1c0 020b 	rsb	r2, r0, #11
  4134ea:	fa28 f102 	lsr.w	r1, r8, r2
  4134ee:	bf38      	it	cc
  4134f0:	fa23 f202 	lsrcc.w	r2, r3, r2
  4134f4:	f100 0315 	add.w	r3, r0, #21
  4134f8:	f041 557f 	orr.w	r5, r1, #1069547520	; 0x3fc00000
  4134fc:	bf28      	it	cs
  4134fe:	2200      	movcs	r2, #0
  413500:	fa08 f303 	lsl.w	r3, r8, r3
  413504:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
  413508:	ea43 0402 	orr.w	r4, r3, r2
  41350c:	4620      	mov	r0, r4
  41350e:	4629      	mov	r1, r5
  413510:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  413514:	429e      	cmp	r6, r3
  413516:	d220      	bcs.n	41355a <__b2d+0xa2>
  413518:	f1b0 020b 	subs.w	r2, r0, #11
  41351c:	f857 1c08 	ldr.w	r1, [r7, #-8]
  413520:	d01e      	beq.n	413560 <__b2d+0xa8>
  413522:	fa08 f002 	lsl.w	r0, r8, r2
  413526:	f040 507f 	orr.w	r0, r0, #1069547520	; 0x3fc00000
  41352a:	f1c2 0e20 	rsb	lr, r2, #32
  41352e:	f1a7 0308 	sub.w	r3, r7, #8
  413532:	f440 1040 	orr.w	r0, r0, #3145728	; 0x300000
  413536:	fa21 fc0e 	lsr.w	ip, r1, lr
  41353a:	429e      	cmp	r6, r3
  41353c:	ea40 050c 	orr.w	r5, r0, ip
  413540:	d220      	bcs.n	413584 <__b2d+0xcc>
  413542:	f857 3c0c 	ldr.w	r3, [r7, #-12]
  413546:	fa01 f002 	lsl.w	r0, r1, r2
  41354a:	fa23 f20e 	lsr.w	r2, r3, lr
  41354e:	4302      	orrs	r2, r0
  413550:	4614      	mov	r4, r2
  413552:	4620      	mov	r0, r4
  413554:	4629      	mov	r1, r5
  413556:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  41355a:	380b      	subs	r0, #11
  41355c:	d109      	bne.n	413572 <__b2d+0xba>
  41355e:	4601      	mov	r1, r0
  413560:	460c      	mov	r4, r1
  413562:	f048 557f 	orr.w	r5, r8, #1069547520	; 0x3fc00000
  413566:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
  41356a:	4620      	mov	r0, r4
  41356c:	4629      	mov	r1, r5
  41356e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  413572:	fa08 f000 	lsl.w	r0, r8, r0
  413576:	f040 557f 	orr.w	r5, r0, #1069547520	; 0x3fc00000
  41357a:	2200      	movs	r2, #0
  41357c:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
  413580:	4614      	mov	r4, r2
  413582:	e7e6      	b.n	413552 <__b2d+0x9a>
  413584:	fa01 f202 	lsl.w	r2, r1, r2
  413588:	4614      	mov	r4, r2
  41358a:	e7e2      	b.n	413552 <__b2d+0x9a>

0041358c <__d2b>:
  41358c:	b5f0      	push	{r4, r5, r6, r7, lr}
  41358e:	2101      	movs	r1, #1
  413590:	b083      	sub	sp, #12
  413592:	461c      	mov	r4, r3
  413594:	f3c3 550a 	ubfx	r5, r3, #20, #11
  413598:	4616      	mov	r6, r2
  41359a:	f7ff fc5d 	bl	412e58 <_Balloc>
  41359e:	f3c4 0413 	ubfx	r4, r4, #0, #20
  4135a2:	4607      	mov	r7, r0
  4135a4:	b10d      	cbz	r5, 4135aa <__d2b+0x1e>
  4135a6:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  4135aa:	9401      	str	r4, [sp, #4]
  4135ac:	b306      	cbz	r6, 4135f0 <__d2b+0x64>
  4135ae:	a802      	add	r0, sp, #8
  4135b0:	f840 6d08 	str.w	r6, [r0, #-8]!
  4135b4:	f7ff fd2e 	bl	413014 <__lo0bits>
  4135b8:	2800      	cmp	r0, #0
  4135ba:	d130      	bne.n	41361e <__d2b+0x92>
  4135bc:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4135c0:	617a      	str	r2, [r7, #20]
  4135c2:	2b00      	cmp	r3, #0
  4135c4:	bf0c      	ite	eq
  4135c6:	2101      	moveq	r1, #1
  4135c8:	2102      	movne	r1, #2
  4135ca:	61bb      	str	r3, [r7, #24]
  4135cc:	6139      	str	r1, [r7, #16]
  4135ce:	b9d5      	cbnz	r5, 413606 <__d2b+0x7a>
  4135d0:	9a08      	ldr	r2, [sp, #32]
  4135d2:	eb07 0381 	add.w	r3, r7, r1, lsl #2
  4135d6:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  4135da:	6010      	str	r0, [r2, #0]
  4135dc:	6918      	ldr	r0, [r3, #16]
  4135de:	f7ff fcf9 	bl	412fd4 <__hi0bits>
  4135e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4135e4:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  4135e8:	6018      	str	r0, [r3, #0]
  4135ea:	4638      	mov	r0, r7
  4135ec:	b003      	add	sp, #12
  4135ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4135f0:	a801      	add	r0, sp, #4
  4135f2:	f7ff fd0f 	bl	413014 <__lo0bits>
  4135f6:	9b01      	ldr	r3, [sp, #4]
  4135f8:	2201      	movs	r2, #1
  4135fa:	4611      	mov	r1, r2
  4135fc:	3020      	adds	r0, #32
  4135fe:	613a      	str	r2, [r7, #16]
  413600:	617b      	str	r3, [r7, #20]
  413602:	2d00      	cmp	r5, #0
  413604:	d0e4      	beq.n	4135d0 <__d2b+0x44>
  413606:	f2a5 4333 	subw	r3, r5, #1075	; 0x433
  41360a:	9a08      	ldr	r2, [sp, #32]
  41360c:	4403      	add	r3, r0
  41360e:	6013      	str	r3, [r2, #0]
  413610:	9b09      	ldr	r3, [sp, #36]	; 0x24
  413612:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  413616:	6018      	str	r0, [r3, #0]
  413618:	4638      	mov	r0, r7
  41361a:	b003      	add	sp, #12
  41361c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  41361e:	9b01      	ldr	r3, [sp, #4]
  413620:	f1c0 0120 	rsb	r1, r0, #32
  413624:	9a00      	ldr	r2, [sp, #0]
  413626:	fa03 f101 	lsl.w	r1, r3, r1
  41362a:	430a      	orrs	r2, r1
  41362c:	40c3      	lsrs	r3, r0
  41362e:	9301      	str	r3, [sp, #4]
  413630:	617a      	str	r2, [r7, #20]
  413632:	e7c6      	b.n	4135c2 <__d2b+0x36>

00413634 <__ratio>:
  413634:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  413638:	b083      	sub	sp, #12
  41363a:	460e      	mov	r6, r1
  41363c:	4669      	mov	r1, sp
  41363e:	4607      	mov	r7, r0
  413640:	f7ff ff3a 	bl	4134b8 <__b2d>
  413644:	4604      	mov	r4, r0
  413646:	460d      	mov	r5, r1
  413648:	4630      	mov	r0, r6
  41364a:	a901      	add	r1, sp, #4
  41364c:	f7ff ff34 	bl	4134b8 <__b2d>
  413650:	693a      	ldr	r2, [r7, #16]
  413652:	6936      	ldr	r6, [r6, #16]
  413654:	4689      	mov	r9, r1
  413656:	e89d 000a 	ldmia.w	sp, {r1, r3}
  41365a:	1b96      	subs	r6, r2, r6
  41365c:	1ac9      	subs	r1, r1, r3
  41365e:	eb01 1346 	add.w	r3, r1, r6, lsl #5
  413662:	2b00      	cmp	r3, #0
  413664:	4680      	mov	r8, r0
  413666:	dd0b      	ble.n	413680 <__ratio+0x4c>
  413668:	eb05 5103 	add.w	r1, r5, r3, lsl #20
  41366c:	460d      	mov	r5, r1
  41366e:	4642      	mov	r2, r8
  413670:	464b      	mov	r3, r9
  413672:	4620      	mov	r0, r4
  413674:	4629      	mov	r1, r5
  413676:	f7f8 f88f 	bl	40b798 <__aeabi_ddiv>
  41367a:	b003      	add	sp, #12
  41367c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  413680:	eba9 5703 	sub.w	r7, r9, r3, lsl #20
  413684:	46b9      	mov	r9, r7
  413686:	e7f2      	b.n	41366e <__ratio+0x3a>

00413688 <__copybits>:
  413688:	b470      	push	{r4, r5, r6}
  41368a:	6914      	ldr	r4, [r2, #16]
  41368c:	f102 0314 	add.w	r3, r2, #20
  413690:	3901      	subs	r1, #1
  413692:	114e      	asrs	r6, r1, #5
  413694:	eb03 0484 	add.w	r4, r3, r4, lsl #2
  413698:	3601      	adds	r6, #1
  41369a:	42a3      	cmp	r3, r4
  41369c:	eb00 0686 	add.w	r6, r0, r6, lsl #2
  4136a0:	d20c      	bcs.n	4136bc <__copybits+0x34>
  4136a2:	1f01      	subs	r1, r0, #4
  4136a4:	f853 5b04 	ldr.w	r5, [r3], #4
  4136a8:	429c      	cmp	r4, r3
  4136aa:	f841 5f04 	str.w	r5, [r1, #4]!
  4136ae:	d8f9      	bhi.n	4136a4 <__copybits+0x1c>
  4136b0:	1aa3      	subs	r3, r4, r2
  4136b2:	3b15      	subs	r3, #21
  4136b4:	f023 0303 	bic.w	r3, r3, #3
  4136b8:	3304      	adds	r3, #4
  4136ba:	4418      	add	r0, r3
  4136bc:	4286      	cmp	r6, r0
  4136be:	d904      	bls.n	4136ca <__copybits+0x42>
  4136c0:	2300      	movs	r3, #0
  4136c2:	f840 3b04 	str.w	r3, [r0], #4
  4136c6:	4286      	cmp	r6, r0
  4136c8:	d8fb      	bhi.n	4136c2 <__copybits+0x3a>
  4136ca:	bc70      	pop	{r4, r5, r6}
  4136cc:	4770      	bx	lr
  4136ce:	bf00      	nop

004136d0 <__any_on>:
  4136d0:	6903      	ldr	r3, [r0, #16]
  4136d2:	114a      	asrs	r2, r1, #5
  4136d4:	4293      	cmp	r3, r2
  4136d6:	b410      	push	{r4}
  4136d8:	f100 0414 	add.w	r4, r0, #20
  4136dc:	da0f      	bge.n	4136fe <__any_on+0x2e>
  4136de:	eb04 0383 	add.w	r3, r4, r3, lsl #2
  4136e2:	429c      	cmp	r4, r3
  4136e4:	d21f      	bcs.n	413726 <__any_on+0x56>
  4136e6:	f853 0c04 	ldr.w	r0, [r3, #-4]
  4136ea:	3b04      	subs	r3, #4
  4136ec:	b118      	cbz	r0, 4136f6 <__any_on+0x26>
  4136ee:	e014      	b.n	41371a <__any_on+0x4a>
  4136f0:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  4136f4:	b98a      	cbnz	r2, 41371a <__any_on+0x4a>
  4136f6:	429c      	cmp	r4, r3
  4136f8:	d3fa      	bcc.n	4136f0 <__any_on+0x20>
  4136fa:	bc10      	pop	{r4}
  4136fc:	4770      	bx	lr
  4136fe:	dd0f      	ble.n	413720 <__any_on+0x50>
  413700:	f011 011f 	ands.w	r1, r1, #31
  413704:	d00c      	beq.n	413720 <__any_on+0x50>
  413706:	f854 0022 	ldr.w	r0, [r4, r2, lsl #2]
  41370a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
  41370e:	fa20 f201 	lsr.w	r2, r0, r1
  413712:	fa02 f101 	lsl.w	r1, r2, r1
  413716:	4288      	cmp	r0, r1
  413718:	d0e3      	beq.n	4136e2 <__any_on+0x12>
  41371a:	2001      	movs	r0, #1
  41371c:	bc10      	pop	{r4}
  41371e:	4770      	bx	lr
  413720:	eb04 0382 	add.w	r3, r4, r2, lsl #2
  413724:	e7dd      	b.n	4136e2 <__any_on+0x12>
  413726:	2000      	movs	r0, #0
  413728:	e7e7      	b.n	4136fa <__any_on+0x2a>
  41372a:	bf00      	nop

0041372c <_realloc_r>:
  41372c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  413730:	4617      	mov	r7, r2
  413732:	b083      	sub	sp, #12
  413734:	2900      	cmp	r1, #0
  413736:	f000 808f 	beq.w	413858 <_realloc_r+0x12c>
  41373a:	460d      	mov	r5, r1
  41373c:	4681      	mov	r9, r0
  41373e:	f107 040b 	add.w	r4, r7, #11
  413742:	f7ff fb85 	bl	412e50 <__malloc_lock>
  413746:	f855 ec04 	ldr.w	lr, [r5, #-4]
  41374a:	2c16      	cmp	r4, #22
  41374c:	f02e 0603 	bic.w	r6, lr, #3
  413750:	f1a5 0808 	sub.w	r8, r5, #8
  413754:	d83c      	bhi.n	4137d0 <_realloc_r+0xa4>
  413756:	2210      	movs	r2, #16
  413758:	4614      	mov	r4, r2
  41375a:	42a7      	cmp	r7, r4
  41375c:	d83d      	bhi.n	4137da <_realloc_r+0xae>
  41375e:	4296      	cmp	r6, r2
  413760:	da42      	bge.n	4137e8 <_realloc_r+0xbc>
  413762:	4bc6      	ldr	r3, [pc, #792]	; (413a7c <_realloc_r+0x350>)
  413764:	eb08 0006 	add.w	r0, r8, r6
  413768:	6899      	ldr	r1, [r3, #8]
  41376a:	4288      	cmp	r0, r1
  41376c:	6841      	ldr	r1, [r0, #4]
  41376e:	f000 80d7 	beq.w	413920 <_realloc_r+0x1f4>
  413772:	f021 0301 	bic.w	r3, r1, #1
  413776:	4403      	add	r3, r0
  413778:	685b      	ldr	r3, [r3, #4]
  41377a:	07db      	lsls	r3, r3, #31
  41377c:	d54c      	bpl.n	413818 <_realloc_r+0xec>
  41377e:	f01e 0f01 	tst.w	lr, #1
  413782:	f000 809d 	beq.w	4138c0 <_realloc_r+0x194>
  413786:	4639      	mov	r1, r7
  413788:	4648      	mov	r0, r9
  41378a:	f7ff f80b 	bl	4127a4 <_malloc_r>
  41378e:	4607      	mov	r7, r0
  413790:	2800      	cmp	r0, #0
  413792:	d03a      	beq.n	41380a <_realloc_r+0xde>
  413794:	f855 3c04 	ldr.w	r3, [r5, #-4]
  413798:	f1a0 0208 	sub.w	r2, r0, #8
  41379c:	f023 0301 	bic.w	r3, r3, #1
  4137a0:	4443      	add	r3, r8
  4137a2:	429a      	cmp	r2, r3
  4137a4:	f000 813e 	beq.w	413a24 <_realloc_r+0x2f8>
  4137a8:	1f32      	subs	r2, r6, #4
  4137aa:	2a24      	cmp	r2, #36	; 0x24
  4137ac:	f200 812b 	bhi.w	413a06 <_realloc_r+0x2da>
  4137b0:	2a13      	cmp	r2, #19
  4137b2:	f200 80ff 	bhi.w	4139b4 <_realloc_r+0x288>
  4137b6:	4603      	mov	r3, r0
  4137b8:	462a      	mov	r2, r5
  4137ba:	6811      	ldr	r1, [r2, #0]
  4137bc:	6019      	str	r1, [r3, #0]
  4137be:	6851      	ldr	r1, [r2, #4]
  4137c0:	6059      	str	r1, [r3, #4]
  4137c2:	6892      	ldr	r2, [r2, #8]
  4137c4:	609a      	str	r2, [r3, #8]
  4137c6:	4629      	mov	r1, r5
  4137c8:	4648      	mov	r0, r9
  4137ca:	f7fe f91b 	bl	411a04 <_free_r>
  4137ce:	e01c      	b.n	41380a <_realloc_r+0xde>
  4137d0:	f024 0407 	bic.w	r4, r4, #7
  4137d4:	2c00      	cmp	r4, #0
  4137d6:	4622      	mov	r2, r4
  4137d8:	dabf      	bge.n	41375a <_realloc_r+0x2e>
  4137da:	230c      	movs	r3, #12
  4137dc:	2000      	movs	r0, #0
  4137de:	f8c9 3000 	str.w	r3, [r9]
  4137e2:	b003      	add	sp, #12
  4137e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4137e8:	462f      	mov	r7, r5
  4137ea:	1b33      	subs	r3, r6, r4
  4137ec:	2b0f      	cmp	r3, #15
  4137ee:	f8d8 2004 	ldr.w	r2, [r8, #4]
  4137f2:	d81d      	bhi.n	413830 <_realloc_r+0x104>
  4137f4:	f002 0201 	and.w	r2, r2, #1
  4137f8:	4332      	orrs	r2, r6
  4137fa:	eb08 0106 	add.w	r1, r8, r6
  4137fe:	f8c8 2004 	str.w	r2, [r8, #4]
  413802:	684b      	ldr	r3, [r1, #4]
  413804:	f043 0301 	orr.w	r3, r3, #1
  413808:	604b      	str	r3, [r1, #4]
  41380a:	4648      	mov	r0, r9
  41380c:	f7ff fb22 	bl	412e54 <__malloc_unlock>
  413810:	4638      	mov	r0, r7
  413812:	b003      	add	sp, #12
  413814:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  413818:	f021 0103 	bic.w	r1, r1, #3
  41381c:	4431      	add	r1, r6
  41381e:	4291      	cmp	r1, r2
  413820:	db20      	blt.n	413864 <_realloc_r+0x138>
  413822:	68c3      	ldr	r3, [r0, #12]
  413824:	6882      	ldr	r2, [r0, #8]
  413826:	462f      	mov	r7, r5
  413828:	60d3      	str	r3, [r2, #12]
  41382a:	460e      	mov	r6, r1
  41382c:	609a      	str	r2, [r3, #8]
  41382e:	e7dc      	b.n	4137ea <_realloc_r+0xbe>
  413830:	f002 0201 	and.w	r2, r2, #1
  413834:	eb08 0104 	add.w	r1, r8, r4
  413838:	4314      	orrs	r4, r2
  41383a:	f043 0201 	orr.w	r2, r3, #1
  41383e:	f8c8 4004 	str.w	r4, [r8, #4]
  413842:	440b      	add	r3, r1
  413844:	604a      	str	r2, [r1, #4]
  413846:	685a      	ldr	r2, [r3, #4]
  413848:	3108      	adds	r1, #8
  41384a:	f042 0201 	orr.w	r2, r2, #1
  41384e:	605a      	str	r2, [r3, #4]
  413850:	4648      	mov	r0, r9
  413852:	f7fe f8d7 	bl	411a04 <_free_r>
  413856:	e7d8      	b.n	41380a <_realloc_r+0xde>
  413858:	4611      	mov	r1, r2
  41385a:	b003      	add	sp, #12
  41385c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  413860:	f7fe bfa0 	b.w	4127a4 <_malloc_r>
  413864:	f01e 0f01 	tst.w	lr, #1
  413868:	d18d      	bne.n	413786 <_realloc_r+0x5a>
  41386a:	f855 3c08 	ldr.w	r3, [r5, #-8]
  41386e:	ebc3 0a08 	rsb	sl, r3, r8
  413872:	f8da 3004 	ldr.w	r3, [sl, #4]
  413876:	f023 0c03 	bic.w	ip, r3, #3
  41387a:	eb01 0e0c 	add.w	lr, r1, ip
  41387e:	4596      	cmp	lr, r2
  413880:	db26      	blt.n	4138d0 <_realloc_r+0x1a4>
  413882:	4657      	mov	r7, sl
  413884:	68c3      	ldr	r3, [r0, #12]
  413886:	6881      	ldr	r1, [r0, #8]
  413888:	1f32      	subs	r2, r6, #4
  41388a:	60cb      	str	r3, [r1, #12]
  41388c:	6099      	str	r1, [r3, #8]
  41388e:	f857 1f08 	ldr.w	r1, [r7, #8]!
  413892:	f8da 300c 	ldr.w	r3, [sl, #12]
  413896:	2a24      	cmp	r2, #36	; 0x24
  413898:	60cb      	str	r3, [r1, #12]
  41389a:	6099      	str	r1, [r3, #8]
  41389c:	f200 80c9 	bhi.w	413a32 <_realloc_r+0x306>
  4138a0:	2a13      	cmp	r2, #19
  4138a2:	f240 8092 	bls.w	4139ca <_realloc_r+0x29e>
  4138a6:	682b      	ldr	r3, [r5, #0]
  4138a8:	2a1b      	cmp	r2, #27
  4138aa:	f8ca 3008 	str.w	r3, [sl, #8]
  4138ae:	686b      	ldr	r3, [r5, #4]
  4138b0:	f8ca 300c 	str.w	r3, [sl, #12]
  4138b4:	f200 80cd 	bhi.w	413a52 <_realloc_r+0x326>
  4138b8:	3508      	adds	r5, #8
  4138ba:	f10a 0310 	add.w	r3, sl, #16
  4138be:	e085      	b.n	4139cc <_realloc_r+0x2a0>
  4138c0:	f855 3c08 	ldr.w	r3, [r5, #-8]
  4138c4:	ebc3 0a08 	rsb	sl, r3, r8
  4138c8:	f8da 3004 	ldr.w	r3, [sl, #4]
  4138cc:	f023 0c03 	bic.w	ip, r3, #3
  4138d0:	eb06 030c 	add.w	r3, r6, ip
  4138d4:	4293      	cmp	r3, r2
  4138d6:	f6ff af56 	blt.w	413786 <_realloc_r+0x5a>
  4138da:	4657      	mov	r7, sl
  4138dc:	f8da 100c 	ldr.w	r1, [sl, #12]
  4138e0:	f857 0f08 	ldr.w	r0, [r7, #8]!
  4138e4:	1f32      	subs	r2, r6, #4
  4138e6:	2a24      	cmp	r2, #36	; 0x24
  4138e8:	60c1      	str	r1, [r0, #12]
  4138ea:	6088      	str	r0, [r1, #8]
  4138ec:	f200 80aa 	bhi.w	413a44 <_realloc_r+0x318>
  4138f0:	2a13      	cmp	r2, #19
  4138f2:	f240 80a5 	bls.w	413a40 <_realloc_r+0x314>
  4138f6:	6829      	ldr	r1, [r5, #0]
  4138f8:	2a1b      	cmp	r2, #27
  4138fa:	f8ca 1008 	str.w	r1, [sl, #8]
  4138fe:	6869      	ldr	r1, [r5, #4]
  413900:	f8ca 100c 	str.w	r1, [sl, #12]
  413904:	f200 80bc 	bhi.w	413a80 <_realloc_r+0x354>
  413908:	3508      	adds	r5, #8
  41390a:	f10a 0210 	add.w	r2, sl, #16
  41390e:	6829      	ldr	r1, [r5, #0]
  413910:	461e      	mov	r6, r3
  413912:	6011      	str	r1, [r2, #0]
  413914:	6869      	ldr	r1, [r5, #4]
  413916:	46d0      	mov	r8, sl
  413918:	6051      	str	r1, [r2, #4]
  41391a:	68ab      	ldr	r3, [r5, #8]
  41391c:	6093      	str	r3, [r2, #8]
  41391e:	e764      	b.n	4137ea <_realloc_r+0xbe>
  413920:	f021 0b03 	bic.w	fp, r1, #3
  413924:	f104 0010 	add.w	r0, r4, #16
  413928:	44b3      	add	fp, r6
  41392a:	4583      	cmp	fp, r0
  41392c:	da57      	bge.n	4139de <_realloc_r+0x2b2>
  41392e:	f01e 0f01 	tst.w	lr, #1
  413932:	f47f af28 	bne.w	413786 <_realloc_r+0x5a>
  413936:	f855 1c08 	ldr.w	r1, [r5, #-8]
  41393a:	ebc1 0a08 	rsb	sl, r1, r8
  41393e:	f8da 1004 	ldr.w	r1, [sl, #4]
  413942:	f021 0c03 	bic.w	ip, r1, #3
  413946:	44e3      	add	fp, ip
  413948:	4558      	cmp	r0, fp
  41394a:	dcc1      	bgt.n	4138d0 <_realloc_r+0x1a4>
  41394c:	4657      	mov	r7, sl
  41394e:	f8da 100c 	ldr.w	r1, [sl, #12]
  413952:	f857 0f08 	ldr.w	r0, [r7, #8]!
  413956:	1f32      	subs	r2, r6, #4
  413958:	2a24      	cmp	r2, #36	; 0x24
  41395a:	60c1      	str	r1, [r0, #12]
  41395c:	6088      	str	r0, [r1, #8]
  41395e:	f200 80b1 	bhi.w	413ac4 <_realloc_r+0x398>
  413962:	2a13      	cmp	r2, #19
  413964:	f240 80a2 	bls.w	413aac <_realloc_r+0x380>
  413968:	6829      	ldr	r1, [r5, #0]
  41396a:	2a1b      	cmp	r2, #27
  41396c:	f8ca 1008 	str.w	r1, [sl, #8]
  413970:	6869      	ldr	r1, [r5, #4]
  413972:	f8ca 100c 	str.w	r1, [sl, #12]
  413976:	f200 80ac 	bhi.w	413ad2 <_realloc_r+0x3a6>
  41397a:	3508      	adds	r5, #8
  41397c:	f10a 0210 	add.w	r2, sl, #16
  413980:	6829      	ldr	r1, [r5, #0]
  413982:	6011      	str	r1, [r2, #0]
  413984:	6869      	ldr	r1, [r5, #4]
  413986:	6051      	str	r1, [r2, #4]
  413988:	68a9      	ldr	r1, [r5, #8]
  41398a:	6091      	str	r1, [r2, #8]
  41398c:	ebc4 020b 	rsb	r2, r4, fp
  413990:	eb0a 0104 	add.w	r1, sl, r4
  413994:	f042 0201 	orr.w	r2, r2, #1
  413998:	6099      	str	r1, [r3, #8]
  41399a:	604a      	str	r2, [r1, #4]
  41399c:	f8da 3004 	ldr.w	r3, [sl, #4]
  4139a0:	4648      	mov	r0, r9
  4139a2:	f003 0301 	and.w	r3, r3, #1
  4139a6:	431c      	orrs	r4, r3
  4139a8:	f8ca 4004 	str.w	r4, [sl, #4]
  4139ac:	f7ff fa52 	bl	412e54 <__malloc_unlock>
  4139b0:	4638      	mov	r0, r7
  4139b2:	e72e      	b.n	413812 <_realloc_r+0xe6>
  4139b4:	682b      	ldr	r3, [r5, #0]
  4139b6:	2a1b      	cmp	r2, #27
  4139b8:	6003      	str	r3, [r0, #0]
  4139ba:	686b      	ldr	r3, [r5, #4]
  4139bc:	6043      	str	r3, [r0, #4]
  4139be:	d826      	bhi.n	413a0e <_realloc_r+0x2e2>
  4139c0:	f100 0308 	add.w	r3, r0, #8
  4139c4:	f105 0208 	add.w	r2, r5, #8
  4139c8:	e6f7      	b.n	4137ba <_realloc_r+0x8e>
  4139ca:	463b      	mov	r3, r7
  4139cc:	682a      	ldr	r2, [r5, #0]
  4139ce:	4676      	mov	r6, lr
  4139d0:	601a      	str	r2, [r3, #0]
  4139d2:	686a      	ldr	r2, [r5, #4]
  4139d4:	46d0      	mov	r8, sl
  4139d6:	605a      	str	r2, [r3, #4]
  4139d8:	68aa      	ldr	r2, [r5, #8]
  4139da:	609a      	str	r2, [r3, #8]
  4139dc:	e705      	b.n	4137ea <_realloc_r+0xbe>
  4139de:	ebc4 0b0b 	rsb	fp, r4, fp
  4139e2:	eb08 0104 	add.w	r1, r8, r4
  4139e6:	f04b 0201 	orr.w	r2, fp, #1
  4139ea:	6099      	str	r1, [r3, #8]
  4139ec:	604a      	str	r2, [r1, #4]
  4139ee:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4139f2:	4648      	mov	r0, r9
  4139f4:	f003 0301 	and.w	r3, r3, #1
  4139f8:	431c      	orrs	r4, r3
  4139fa:	f845 4c04 	str.w	r4, [r5, #-4]
  4139fe:	f7ff fa29 	bl	412e54 <__malloc_unlock>
  413a02:	4628      	mov	r0, r5
  413a04:	e705      	b.n	413812 <_realloc_r+0xe6>
  413a06:	4629      	mov	r1, r5
  413a08:	f7ff f9be 	bl	412d88 <memmove>
  413a0c:	e6db      	b.n	4137c6 <_realloc_r+0x9a>
  413a0e:	68ab      	ldr	r3, [r5, #8]
  413a10:	2a24      	cmp	r2, #36	; 0x24
  413a12:	6083      	str	r3, [r0, #8]
  413a14:	68eb      	ldr	r3, [r5, #12]
  413a16:	60c3      	str	r3, [r0, #12]
  413a18:	d027      	beq.n	413a6a <_realloc_r+0x33e>
  413a1a:	f100 0310 	add.w	r3, r0, #16
  413a1e:	f105 0210 	add.w	r2, r5, #16
  413a22:	e6ca      	b.n	4137ba <_realloc_r+0x8e>
  413a24:	f850 3c04 	ldr.w	r3, [r0, #-4]
  413a28:	462f      	mov	r7, r5
  413a2a:	f023 0303 	bic.w	r3, r3, #3
  413a2e:	441e      	add	r6, r3
  413a30:	e6db      	b.n	4137ea <_realloc_r+0xbe>
  413a32:	4629      	mov	r1, r5
  413a34:	4638      	mov	r0, r7
  413a36:	4676      	mov	r6, lr
  413a38:	46d0      	mov	r8, sl
  413a3a:	f7ff f9a5 	bl	412d88 <memmove>
  413a3e:	e6d4      	b.n	4137ea <_realloc_r+0xbe>
  413a40:	463a      	mov	r2, r7
  413a42:	e764      	b.n	41390e <_realloc_r+0x1e2>
  413a44:	4629      	mov	r1, r5
  413a46:	4638      	mov	r0, r7
  413a48:	461e      	mov	r6, r3
  413a4a:	46d0      	mov	r8, sl
  413a4c:	f7ff f99c 	bl	412d88 <memmove>
  413a50:	e6cb      	b.n	4137ea <_realloc_r+0xbe>
  413a52:	68ab      	ldr	r3, [r5, #8]
  413a54:	2a24      	cmp	r2, #36	; 0x24
  413a56:	f8ca 3010 	str.w	r3, [sl, #16]
  413a5a:	68eb      	ldr	r3, [r5, #12]
  413a5c:	f8ca 3014 	str.w	r3, [sl, #20]
  413a60:	d01a      	beq.n	413a98 <_realloc_r+0x36c>
  413a62:	3510      	adds	r5, #16
  413a64:	f10a 0318 	add.w	r3, sl, #24
  413a68:	e7b0      	b.n	4139cc <_realloc_r+0x2a0>
  413a6a:	692a      	ldr	r2, [r5, #16]
  413a6c:	f100 0318 	add.w	r3, r0, #24
  413a70:	6102      	str	r2, [r0, #16]
  413a72:	6969      	ldr	r1, [r5, #20]
  413a74:	f105 0218 	add.w	r2, r5, #24
  413a78:	6141      	str	r1, [r0, #20]
  413a7a:	e69e      	b.n	4137ba <_realloc_r+0x8e>
  413a7c:	20000640 	.word	0x20000640
  413a80:	68a9      	ldr	r1, [r5, #8]
  413a82:	2a24      	cmp	r2, #36	; 0x24
  413a84:	f8ca 1010 	str.w	r1, [sl, #16]
  413a88:	68e9      	ldr	r1, [r5, #12]
  413a8a:	f8ca 1014 	str.w	r1, [sl, #20]
  413a8e:	d00f      	beq.n	413ab0 <_realloc_r+0x384>
  413a90:	3510      	adds	r5, #16
  413a92:	f10a 0218 	add.w	r2, sl, #24
  413a96:	e73a      	b.n	41390e <_realloc_r+0x1e2>
  413a98:	692a      	ldr	r2, [r5, #16]
  413a9a:	f10a 0320 	add.w	r3, sl, #32
  413a9e:	f8ca 2018 	str.w	r2, [sl, #24]
  413aa2:	696a      	ldr	r2, [r5, #20]
  413aa4:	3518      	adds	r5, #24
  413aa6:	f8ca 201c 	str.w	r2, [sl, #28]
  413aaa:	e78f      	b.n	4139cc <_realloc_r+0x2a0>
  413aac:	463a      	mov	r2, r7
  413aae:	e767      	b.n	413980 <_realloc_r+0x254>
  413ab0:	6929      	ldr	r1, [r5, #16]
  413ab2:	f10a 0220 	add.w	r2, sl, #32
  413ab6:	f8ca 1018 	str.w	r1, [sl, #24]
  413aba:	6969      	ldr	r1, [r5, #20]
  413abc:	3518      	adds	r5, #24
  413abe:	f8ca 101c 	str.w	r1, [sl, #28]
  413ac2:	e724      	b.n	41390e <_realloc_r+0x1e2>
  413ac4:	4629      	mov	r1, r5
  413ac6:	4638      	mov	r0, r7
  413ac8:	9301      	str	r3, [sp, #4]
  413aca:	f7ff f95d 	bl	412d88 <memmove>
  413ace:	9b01      	ldr	r3, [sp, #4]
  413ad0:	e75c      	b.n	41398c <_realloc_r+0x260>
  413ad2:	68a9      	ldr	r1, [r5, #8]
  413ad4:	2a24      	cmp	r2, #36	; 0x24
  413ad6:	f8ca 1010 	str.w	r1, [sl, #16]
  413ada:	68e9      	ldr	r1, [r5, #12]
  413adc:	f8ca 1014 	str.w	r1, [sl, #20]
  413ae0:	d003      	beq.n	413aea <_realloc_r+0x3be>
  413ae2:	3510      	adds	r5, #16
  413ae4:	f10a 0218 	add.w	r2, sl, #24
  413ae8:	e74a      	b.n	413980 <_realloc_r+0x254>
  413aea:	6929      	ldr	r1, [r5, #16]
  413aec:	f10a 0220 	add.w	r2, sl, #32
  413af0:	f8ca 1018 	str.w	r1, [sl, #24]
  413af4:	6969      	ldr	r1, [r5, #20]
  413af6:	3518      	adds	r5, #24
  413af8:	f8ca 101c 	str.w	r1, [sl, #28]
  413afc:	e740      	b.n	413980 <_realloc_r+0x254>
  413afe:	bf00      	nop

00413b00 <_sbrk_r>:
  413b00:	b538      	push	{r3, r4, r5, lr}
  413b02:	4c07      	ldr	r4, [pc, #28]	; (413b20 <_sbrk_r+0x20>)
  413b04:	2300      	movs	r3, #0
  413b06:	4605      	mov	r5, r0
  413b08:	4608      	mov	r0, r1
  413b0a:	6023      	str	r3, [r4, #0]
  413b0c:	f7f2 fc60 	bl	4063d0 <_sbrk>
  413b10:	1c43      	adds	r3, r0, #1
  413b12:	d000      	beq.n	413b16 <_sbrk_r+0x16>
  413b14:	bd38      	pop	{r3, r4, r5, pc}
  413b16:	6823      	ldr	r3, [r4, #0]
  413b18:	2b00      	cmp	r3, #0
  413b1a:	d0fb      	beq.n	413b14 <_sbrk_r+0x14>
  413b1c:	602b      	str	r3, [r5, #0]
  413b1e:	bd38      	pop	{r3, r4, r5, pc}
  413b20:	200045ec 	.word	0x200045ec

00413b24 <nanf>:
  413b24:	4800      	ldr	r0, [pc, #0]	; (413b28 <nanf+0x4>)
  413b26:	4770      	bx	lr
  413b28:	7fc00000 	.word	0x7fc00000

00413b2c <__sread>:
  413b2c:	b510      	push	{r4, lr}
  413b2e:	460c      	mov	r4, r1
  413b30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  413b34:	f000 fa74 	bl	414020 <_read_r>
  413b38:	2800      	cmp	r0, #0
  413b3a:	db03      	blt.n	413b44 <__sread+0x18>
  413b3c:	6d23      	ldr	r3, [r4, #80]	; 0x50
  413b3e:	4403      	add	r3, r0
  413b40:	6523      	str	r3, [r4, #80]	; 0x50
  413b42:	bd10      	pop	{r4, pc}
  413b44:	89a3      	ldrh	r3, [r4, #12]
  413b46:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  413b4a:	81a3      	strh	r3, [r4, #12]
  413b4c:	bd10      	pop	{r4, pc}
  413b4e:	bf00      	nop

00413b50 <__swrite>:
  413b50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  413b54:	460c      	mov	r4, r1
  413b56:	f9b1 100c 	ldrsh.w	r1, [r1, #12]
  413b5a:	461f      	mov	r7, r3
  413b5c:	05cb      	lsls	r3, r1, #23
  413b5e:	4616      	mov	r6, r2
  413b60:	4605      	mov	r5, r0
  413b62:	d507      	bpl.n	413b74 <__swrite+0x24>
  413b64:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  413b68:	2302      	movs	r3, #2
  413b6a:	2200      	movs	r2, #0
  413b6c:	f000 fa42 	bl	413ff4 <_lseek_r>
  413b70:	f9b4 100c 	ldrsh.w	r1, [r4, #12]
  413b74:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
  413b78:	81a1      	strh	r1, [r4, #12]
  413b7a:	463b      	mov	r3, r7
  413b7c:	4632      	mov	r2, r6
  413b7e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  413b82:	4628      	mov	r0, r5
  413b84:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  413b88:	f000 b922 	b.w	413dd0 <_write_r>

00413b8c <__sseek>:
  413b8c:	b510      	push	{r4, lr}
  413b8e:	460c      	mov	r4, r1
  413b90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  413b94:	f000 fa2e 	bl	413ff4 <_lseek_r>
  413b98:	89a3      	ldrh	r3, [r4, #12]
  413b9a:	1c42      	adds	r2, r0, #1
  413b9c:	bf0e      	itee	eq
  413b9e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  413ba2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  413ba6:	6520      	strne	r0, [r4, #80]	; 0x50
  413ba8:	81a3      	strh	r3, [r4, #12]
  413baa:	bd10      	pop	{r4, pc}

00413bac <__sclose>:
  413bac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  413bb0:	f000 b9a6 	b.w	413f00 <_close_r>

00413bb4 <__ssprint_r>:
  413bb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  413bb8:	6893      	ldr	r3, [r2, #8]
  413bba:	b083      	sub	sp, #12
  413bbc:	4690      	mov	r8, r2
  413bbe:	2b00      	cmp	r3, #0
  413bc0:	d072      	beq.n	413ca8 <__ssprint_r+0xf4>
  413bc2:	f04f 0900 	mov.w	r9, #0
  413bc6:	460d      	mov	r5, r1
  413bc8:	464c      	mov	r4, r9
  413bca:	4683      	mov	fp, r0
  413bcc:	6816      	ldr	r6, [r2, #0]
  413bce:	6808      	ldr	r0, [r1, #0]
  413bd0:	688b      	ldr	r3, [r1, #8]
  413bd2:	2c00      	cmp	r4, #0
  413bd4:	d045      	beq.n	413c62 <__ssprint_r+0xae>
  413bd6:	429c      	cmp	r4, r3
  413bd8:	461f      	mov	r7, r3
  413bda:	469a      	mov	sl, r3
  413bdc:	d346      	bcc.n	413c6c <__ssprint_r+0xb8>
  413bde:	89ab      	ldrh	r3, [r5, #12]
  413be0:	f413 6f90 	tst.w	r3, #1152	; 0x480
  413be4:	d02d      	beq.n	413c42 <__ssprint_r+0x8e>
  413be6:	696f      	ldr	r7, [r5, #20]
  413be8:	6929      	ldr	r1, [r5, #16]
  413bea:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  413bee:	ebc1 0a00 	rsb	sl, r1, r0
  413bf2:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  413bf6:	1c60      	adds	r0, r4, #1
  413bf8:	107f      	asrs	r7, r7, #1
  413bfa:	4450      	add	r0, sl
  413bfc:	42b8      	cmp	r0, r7
  413bfe:	463a      	mov	r2, r7
  413c00:	bf84      	itt	hi
  413c02:	4607      	movhi	r7, r0
  413c04:	463a      	movhi	r2, r7
  413c06:	055b      	lsls	r3, r3, #21
  413c08:	d533      	bpl.n	413c72 <__ssprint_r+0xbe>
  413c0a:	4611      	mov	r1, r2
  413c0c:	4658      	mov	r0, fp
  413c0e:	f7fe fdc9 	bl	4127a4 <_malloc_r>
  413c12:	2800      	cmp	r0, #0
  413c14:	d037      	beq.n	413c86 <__ssprint_r+0xd2>
  413c16:	4652      	mov	r2, sl
  413c18:	6929      	ldr	r1, [r5, #16]
  413c1a:	9001      	str	r0, [sp, #4]
  413c1c:	f7f8 fb0e 	bl	40c23c <memcpy>
  413c20:	89aa      	ldrh	r2, [r5, #12]
  413c22:	9b01      	ldr	r3, [sp, #4]
  413c24:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  413c28:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  413c2c:	81aa      	strh	r2, [r5, #12]
  413c2e:	ebca 0207 	rsb	r2, sl, r7
  413c32:	eb03 000a 	add.w	r0, r3, sl
  413c36:	616f      	str	r7, [r5, #20]
  413c38:	46a2      	mov	sl, r4
  413c3a:	4627      	mov	r7, r4
  413c3c:	612b      	str	r3, [r5, #16]
  413c3e:	6028      	str	r0, [r5, #0]
  413c40:	60aa      	str	r2, [r5, #8]
  413c42:	4652      	mov	r2, sl
  413c44:	4649      	mov	r1, r9
  413c46:	f7ff f89f 	bl	412d88 <memmove>
  413c4a:	f8d8 2008 	ldr.w	r2, [r8, #8]
  413c4e:	68ab      	ldr	r3, [r5, #8]
  413c50:	6828      	ldr	r0, [r5, #0]
  413c52:	1bdb      	subs	r3, r3, r7
  413c54:	4450      	add	r0, sl
  413c56:	1b14      	subs	r4, r2, r4
  413c58:	60ab      	str	r3, [r5, #8]
  413c5a:	6028      	str	r0, [r5, #0]
  413c5c:	f8c8 4008 	str.w	r4, [r8, #8]
  413c60:	b314      	cbz	r4, 413ca8 <__ssprint_r+0xf4>
  413c62:	f8d6 9000 	ldr.w	r9, [r6]
  413c66:	6874      	ldr	r4, [r6, #4]
  413c68:	3608      	adds	r6, #8
  413c6a:	e7b2      	b.n	413bd2 <__ssprint_r+0x1e>
  413c6c:	4627      	mov	r7, r4
  413c6e:	46a2      	mov	sl, r4
  413c70:	e7e7      	b.n	413c42 <__ssprint_r+0x8e>
  413c72:	4658      	mov	r0, fp
  413c74:	f7ff fd5a 	bl	41372c <_realloc_r>
  413c78:	4603      	mov	r3, r0
  413c7a:	2800      	cmp	r0, #0
  413c7c:	d1d7      	bne.n	413c2e <__ssprint_r+0x7a>
  413c7e:	6929      	ldr	r1, [r5, #16]
  413c80:	4658      	mov	r0, fp
  413c82:	f7fd febf 	bl	411a04 <_free_r>
  413c86:	230c      	movs	r3, #12
  413c88:	f8cb 3000 	str.w	r3, [fp]
  413c8c:	89ab      	ldrh	r3, [r5, #12]
  413c8e:	2200      	movs	r2, #0
  413c90:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  413c94:	f04f 30ff 	mov.w	r0, #4294967295
  413c98:	81ab      	strh	r3, [r5, #12]
  413c9a:	f8c8 2008 	str.w	r2, [r8, #8]
  413c9e:	f8c8 2004 	str.w	r2, [r8, #4]
  413ca2:	b003      	add	sp, #12
  413ca4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  413ca8:	2000      	movs	r0, #0
  413caa:	f8c8 0004 	str.w	r0, [r8, #4]
  413cae:	b003      	add	sp, #12
  413cb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00413cb4 <__swbuf_r>:
  413cb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  413cb6:	460e      	mov	r6, r1
  413cb8:	4614      	mov	r4, r2
  413cba:	4607      	mov	r7, r0
  413cbc:	b110      	cbz	r0, 413cc4 <__swbuf_r+0x10>
  413cbe:	6b83      	ldr	r3, [r0, #56]	; 0x38
  413cc0:	2b00      	cmp	r3, #0
  413cc2:	d04a      	beq.n	413d5a <__swbuf_r+0xa6>
  413cc4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  413cc8:	69a3      	ldr	r3, [r4, #24]
  413cca:	b291      	uxth	r1, r2
  413ccc:	0708      	lsls	r0, r1, #28
  413cce:	60a3      	str	r3, [r4, #8]
  413cd0:	d538      	bpl.n	413d44 <__swbuf_r+0x90>
  413cd2:	6923      	ldr	r3, [r4, #16]
  413cd4:	2b00      	cmp	r3, #0
  413cd6:	d035      	beq.n	413d44 <__swbuf_r+0x90>
  413cd8:	0489      	lsls	r1, r1, #18
  413cda:	b2f5      	uxtb	r5, r6
  413cdc:	d515      	bpl.n	413d0a <__swbuf_r+0x56>
  413cde:	6822      	ldr	r2, [r4, #0]
  413ce0:	6961      	ldr	r1, [r4, #20]
  413ce2:	1ad3      	subs	r3, r2, r3
  413ce4:	428b      	cmp	r3, r1
  413ce6:	da1c      	bge.n	413d22 <__swbuf_r+0x6e>
  413ce8:	3301      	adds	r3, #1
  413cea:	68a1      	ldr	r1, [r4, #8]
  413cec:	1c50      	adds	r0, r2, #1
  413cee:	3901      	subs	r1, #1
  413cf0:	60a1      	str	r1, [r4, #8]
  413cf2:	6020      	str	r0, [r4, #0]
  413cf4:	7016      	strb	r6, [r2, #0]
  413cf6:	6962      	ldr	r2, [r4, #20]
  413cf8:	429a      	cmp	r2, r3
  413cfa:	d01a      	beq.n	413d32 <__swbuf_r+0x7e>
  413cfc:	89a3      	ldrh	r3, [r4, #12]
  413cfe:	07db      	lsls	r3, r3, #31
  413d00:	d501      	bpl.n	413d06 <__swbuf_r+0x52>
  413d02:	2d0a      	cmp	r5, #10
  413d04:	d015      	beq.n	413d32 <__swbuf_r+0x7e>
  413d06:	4628      	mov	r0, r5
  413d08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  413d0a:	6e61      	ldr	r1, [r4, #100]	; 0x64
  413d0c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  413d10:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  413d14:	81a2      	strh	r2, [r4, #12]
  413d16:	6822      	ldr	r2, [r4, #0]
  413d18:	6661      	str	r1, [r4, #100]	; 0x64
  413d1a:	6961      	ldr	r1, [r4, #20]
  413d1c:	1ad3      	subs	r3, r2, r3
  413d1e:	428b      	cmp	r3, r1
  413d20:	dbe2      	blt.n	413ce8 <__swbuf_r+0x34>
  413d22:	4621      	mov	r1, r4
  413d24:	4638      	mov	r0, r7
  413d26:	f7fd fd11 	bl	41174c <_fflush_r>
  413d2a:	b940      	cbnz	r0, 413d3e <__swbuf_r+0x8a>
  413d2c:	6822      	ldr	r2, [r4, #0]
  413d2e:	2301      	movs	r3, #1
  413d30:	e7db      	b.n	413cea <__swbuf_r+0x36>
  413d32:	4621      	mov	r1, r4
  413d34:	4638      	mov	r0, r7
  413d36:	f7fd fd09 	bl	41174c <_fflush_r>
  413d3a:	2800      	cmp	r0, #0
  413d3c:	d0e3      	beq.n	413d06 <__swbuf_r+0x52>
  413d3e:	f04f 30ff 	mov.w	r0, #4294967295
  413d42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  413d44:	4621      	mov	r1, r4
  413d46:	4638      	mov	r0, r7
  413d48:	f7fc fc2a 	bl	4105a0 <__swsetup_r>
  413d4c:	2800      	cmp	r0, #0
  413d4e:	d1f6      	bne.n	413d3e <__swbuf_r+0x8a>
  413d50:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  413d54:	6923      	ldr	r3, [r4, #16]
  413d56:	b291      	uxth	r1, r2
  413d58:	e7be      	b.n	413cd8 <__swbuf_r+0x24>
  413d5a:	f7fd fd8b 	bl	411874 <__sinit>
  413d5e:	e7b1      	b.n	413cc4 <__swbuf_r+0x10>

00413d60 <_wcrtomb_r>:
  413d60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  413d64:	4605      	mov	r5, r0
  413d66:	b086      	sub	sp, #24
  413d68:	461e      	mov	r6, r3
  413d6a:	460c      	mov	r4, r1
  413d6c:	b1a1      	cbz	r1, 413d98 <_wcrtomb_r+0x38>
  413d6e:	4b10      	ldr	r3, [pc, #64]	; (413db0 <_wcrtomb_r+0x50>)
  413d70:	4617      	mov	r7, r2
  413d72:	f8d3 8000 	ldr.w	r8, [r3]
  413d76:	f7fe fc8b 	bl	412690 <__locale_charset>
  413d7a:	9600      	str	r6, [sp, #0]
  413d7c:	4603      	mov	r3, r0
  413d7e:	463a      	mov	r2, r7
  413d80:	4621      	mov	r1, r4
  413d82:	4628      	mov	r0, r5
  413d84:	47c0      	blx	r8
  413d86:	1c43      	adds	r3, r0, #1
  413d88:	d103      	bne.n	413d92 <_wcrtomb_r+0x32>
  413d8a:	2200      	movs	r2, #0
  413d8c:	238a      	movs	r3, #138	; 0x8a
  413d8e:	6032      	str	r2, [r6, #0]
  413d90:	602b      	str	r3, [r5, #0]
  413d92:	b006      	add	sp, #24
  413d94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  413d98:	4b05      	ldr	r3, [pc, #20]	; (413db0 <_wcrtomb_r+0x50>)
  413d9a:	681f      	ldr	r7, [r3, #0]
  413d9c:	f7fe fc78 	bl	412690 <__locale_charset>
  413da0:	9600      	str	r6, [sp, #0]
  413da2:	4603      	mov	r3, r0
  413da4:	4622      	mov	r2, r4
  413da6:	a903      	add	r1, sp, #12
  413da8:	4628      	mov	r0, r5
  413daa:	47b8      	blx	r7
  413dac:	e7eb      	b.n	413d86 <_wcrtomb_r+0x26>
  413dae:	bf00      	nop
  413db0:	20000a50 	.word	0x20000a50

00413db4 <__ascii_wctomb>:
  413db4:	b121      	cbz	r1, 413dc0 <__ascii_wctomb+0xc>
  413db6:	2aff      	cmp	r2, #255	; 0xff
  413db8:	d804      	bhi.n	413dc4 <__ascii_wctomb+0x10>
  413dba:	700a      	strb	r2, [r1, #0]
  413dbc:	2001      	movs	r0, #1
  413dbe:	4770      	bx	lr
  413dc0:	4608      	mov	r0, r1
  413dc2:	4770      	bx	lr
  413dc4:	238a      	movs	r3, #138	; 0x8a
  413dc6:	6003      	str	r3, [r0, #0]
  413dc8:	f04f 30ff 	mov.w	r0, #4294967295
  413dcc:	4770      	bx	lr
  413dce:	bf00      	nop

00413dd0 <_write_r>:
  413dd0:	b570      	push	{r4, r5, r6, lr}
  413dd2:	460d      	mov	r5, r1
  413dd4:	4c08      	ldr	r4, [pc, #32]	; (413df8 <_write_r+0x28>)
  413dd6:	4611      	mov	r1, r2
  413dd8:	4606      	mov	r6, r0
  413dda:	461a      	mov	r2, r3
  413ddc:	4628      	mov	r0, r5
  413dde:	2300      	movs	r3, #0
  413de0:	6023      	str	r3, [r4, #0]
  413de2:	f7f0 f9ef 	bl	4041c4 <_write>
  413de6:	1c43      	adds	r3, r0, #1
  413de8:	d000      	beq.n	413dec <_write_r+0x1c>
  413dea:	bd70      	pop	{r4, r5, r6, pc}
  413dec:	6823      	ldr	r3, [r4, #0]
  413dee:	2b00      	cmp	r3, #0
  413df0:	d0fb      	beq.n	413dea <_write_r+0x1a>
  413df2:	6033      	str	r3, [r6, #0]
  413df4:	bd70      	pop	{r4, r5, r6, pc}
  413df6:	bf00      	nop
  413df8:	200045ec 	.word	0x200045ec

00413dfc <__register_exitproc>:
  413dfc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  413e00:	4c25      	ldr	r4, [pc, #148]	; (413e98 <__register_exitproc+0x9c>)
  413e02:	4606      	mov	r6, r0
  413e04:	6825      	ldr	r5, [r4, #0]
  413e06:	4688      	mov	r8, r1
  413e08:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  413e0c:	4692      	mov	sl, r2
  413e0e:	4699      	mov	r9, r3
  413e10:	b3c4      	cbz	r4, 413e84 <__register_exitproc+0x88>
  413e12:	6860      	ldr	r0, [r4, #4]
  413e14:	281f      	cmp	r0, #31
  413e16:	dc17      	bgt.n	413e48 <__register_exitproc+0x4c>
  413e18:	1c41      	adds	r1, r0, #1
  413e1a:	b176      	cbz	r6, 413e3a <__register_exitproc+0x3e>
  413e1c:	eb04 0380 	add.w	r3, r4, r0, lsl #2
  413e20:	f8c3 a088 	str.w	sl, [r3, #136]	; 0x88
  413e24:	f8d4 5188 	ldr.w	r5, [r4, #392]	; 0x188
  413e28:	2201      	movs	r2, #1
  413e2a:	4082      	lsls	r2, r0
  413e2c:	4315      	orrs	r5, r2
  413e2e:	2e02      	cmp	r6, #2
  413e30:	f8c4 5188 	str.w	r5, [r4, #392]	; 0x188
  413e34:	f8c3 9108 	str.w	r9, [r3, #264]	; 0x108
  413e38:	d01e      	beq.n	413e78 <__register_exitproc+0x7c>
  413e3a:	1c83      	adds	r3, r0, #2
  413e3c:	6061      	str	r1, [r4, #4]
  413e3e:	2000      	movs	r0, #0
  413e40:	f844 8023 	str.w	r8, [r4, r3, lsl #2]
  413e44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  413e48:	4b14      	ldr	r3, [pc, #80]	; (413e9c <__register_exitproc+0xa0>)
  413e4a:	b303      	cbz	r3, 413e8e <__register_exitproc+0x92>
  413e4c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  413e50:	f7fe fca0 	bl	412794 <malloc>
  413e54:	4604      	mov	r4, r0
  413e56:	b1d0      	cbz	r0, 413e8e <__register_exitproc+0x92>
  413e58:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  413e5c:	2700      	movs	r7, #0
  413e5e:	e884 0088 	stmia.w	r4, {r3, r7}
  413e62:	4638      	mov	r0, r7
  413e64:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  413e68:	2101      	movs	r1, #1
  413e6a:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  413e6e:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  413e72:	2e00      	cmp	r6, #0
  413e74:	d0e1      	beq.n	413e3a <__register_exitproc+0x3e>
  413e76:	e7d1      	b.n	413e1c <__register_exitproc+0x20>
  413e78:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
  413e7c:	431a      	orrs	r2, r3
  413e7e:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  413e82:	e7da      	b.n	413e3a <__register_exitproc+0x3e>
  413e84:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  413e88:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  413e8c:	e7c1      	b.n	413e12 <__register_exitproc+0x16>
  413e8e:	f04f 30ff 	mov.w	r0, #4294967295
  413e92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  413e96:	bf00      	nop
  413e98:	00415710 	.word	0x00415710
  413e9c:	00412795 	.word	0x00412795

00413ea0 <_calloc_r>:
  413ea0:	b510      	push	{r4, lr}
  413ea2:	fb02 f101 	mul.w	r1, r2, r1
  413ea6:	f7fe fc7d 	bl	4127a4 <_malloc_r>
  413eaa:	4604      	mov	r4, r0
  413eac:	b1d8      	cbz	r0, 413ee6 <_calloc_r+0x46>
  413eae:	f850 2c04 	ldr.w	r2, [r0, #-4]
  413eb2:	f022 0203 	bic.w	r2, r2, #3
  413eb6:	3a04      	subs	r2, #4
  413eb8:	2a24      	cmp	r2, #36	; 0x24
  413eba:	d818      	bhi.n	413eee <_calloc_r+0x4e>
  413ebc:	2a13      	cmp	r2, #19
  413ebe:	d914      	bls.n	413eea <_calloc_r+0x4a>
  413ec0:	2300      	movs	r3, #0
  413ec2:	2a1b      	cmp	r2, #27
  413ec4:	6003      	str	r3, [r0, #0]
  413ec6:	6043      	str	r3, [r0, #4]
  413ec8:	d916      	bls.n	413ef8 <_calloc_r+0x58>
  413eca:	2a24      	cmp	r2, #36	; 0x24
  413ecc:	6083      	str	r3, [r0, #8]
  413ece:	60c3      	str	r3, [r0, #12]
  413ed0:	bf11      	iteee	ne
  413ed2:	f100 0210 	addne.w	r2, r0, #16
  413ed6:	6103      	streq	r3, [r0, #16]
  413ed8:	6143      	streq	r3, [r0, #20]
  413eda:	f100 0218 	addeq.w	r2, r0, #24
  413ede:	2300      	movs	r3, #0
  413ee0:	6013      	str	r3, [r2, #0]
  413ee2:	6053      	str	r3, [r2, #4]
  413ee4:	6093      	str	r3, [r2, #8]
  413ee6:	4620      	mov	r0, r4
  413ee8:	bd10      	pop	{r4, pc}
  413eea:	4602      	mov	r2, r0
  413eec:	e7f7      	b.n	413ede <_calloc_r+0x3e>
  413eee:	2100      	movs	r1, #0
  413ef0:	f7f8 fa1a 	bl	40c328 <memset>
  413ef4:	4620      	mov	r0, r4
  413ef6:	bd10      	pop	{r4, pc}
  413ef8:	f100 0208 	add.w	r2, r0, #8
  413efc:	e7ef      	b.n	413ede <_calloc_r+0x3e>
  413efe:	bf00      	nop

00413f00 <_close_r>:
  413f00:	b538      	push	{r3, r4, r5, lr}
  413f02:	4c07      	ldr	r4, [pc, #28]	; (413f20 <_close_r+0x20>)
  413f04:	2300      	movs	r3, #0
  413f06:	4605      	mov	r5, r0
  413f08:	4608      	mov	r0, r1
  413f0a:	6023      	str	r3, [r4, #0]
  413f0c:	f7f2 fa8c 	bl	406428 <_close>
  413f10:	1c43      	adds	r3, r0, #1
  413f12:	d000      	beq.n	413f16 <_close_r+0x16>
  413f14:	bd38      	pop	{r3, r4, r5, pc}
  413f16:	6823      	ldr	r3, [r4, #0]
  413f18:	2b00      	cmp	r3, #0
  413f1a:	d0fb      	beq.n	413f14 <_close_r+0x14>
  413f1c:	602b      	str	r3, [r5, #0]
  413f1e:	bd38      	pop	{r3, r4, r5, pc}
  413f20:	200045ec 	.word	0x200045ec

00413f24 <_fclose_r>:
  413f24:	2900      	cmp	r1, #0
  413f26:	d03d      	beq.n	413fa4 <_fclose_r+0x80>
  413f28:	b570      	push	{r4, r5, r6, lr}
  413f2a:	4605      	mov	r5, r0
  413f2c:	460c      	mov	r4, r1
  413f2e:	b108      	cbz	r0, 413f34 <_fclose_r+0x10>
  413f30:	6b83      	ldr	r3, [r0, #56]	; 0x38
  413f32:	b37b      	cbz	r3, 413f94 <_fclose_r+0x70>
  413f34:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  413f38:	b90b      	cbnz	r3, 413f3e <_fclose_r+0x1a>
  413f3a:	2000      	movs	r0, #0
  413f3c:	bd70      	pop	{r4, r5, r6, pc}
  413f3e:	4621      	mov	r1, r4
  413f40:	4628      	mov	r0, r5
  413f42:	f7fd fb5f 	bl	411604 <__sflush_r>
  413f46:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  413f48:	4606      	mov	r6, r0
  413f4a:	b133      	cbz	r3, 413f5a <_fclose_r+0x36>
  413f4c:	69e1      	ldr	r1, [r4, #28]
  413f4e:	4628      	mov	r0, r5
  413f50:	4798      	blx	r3
  413f52:	2800      	cmp	r0, #0
  413f54:	bfb8      	it	lt
  413f56:	f04f 36ff 	movlt.w	r6, #4294967295
  413f5a:	89a3      	ldrh	r3, [r4, #12]
  413f5c:	061b      	lsls	r3, r3, #24
  413f5e:	d41c      	bmi.n	413f9a <_fclose_r+0x76>
  413f60:	6b21      	ldr	r1, [r4, #48]	; 0x30
  413f62:	b141      	cbz	r1, 413f76 <_fclose_r+0x52>
  413f64:	f104 0340 	add.w	r3, r4, #64	; 0x40
  413f68:	4299      	cmp	r1, r3
  413f6a:	d002      	beq.n	413f72 <_fclose_r+0x4e>
  413f6c:	4628      	mov	r0, r5
  413f6e:	f7fd fd49 	bl	411a04 <_free_r>
  413f72:	2300      	movs	r3, #0
  413f74:	6323      	str	r3, [r4, #48]	; 0x30
  413f76:	6c61      	ldr	r1, [r4, #68]	; 0x44
  413f78:	b121      	cbz	r1, 413f84 <_fclose_r+0x60>
  413f7a:	4628      	mov	r0, r5
  413f7c:	f7fd fd42 	bl	411a04 <_free_r>
  413f80:	2300      	movs	r3, #0
  413f82:	6463      	str	r3, [r4, #68]	; 0x44
  413f84:	f7fd fc7c 	bl	411880 <__sfp_lock_acquire>
  413f88:	2300      	movs	r3, #0
  413f8a:	81a3      	strh	r3, [r4, #12]
  413f8c:	f7fd fc7a 	bl	411884 <__sfp_lock_release>
  413f90:	4630      	mov	r0, r6
  413f92:	bd70      	pop	{r4, r5, r6, pc}
  413f94:	f7fd fc6e 	bl	411874 <__sinit>
  413f98:	e7cc      	b.n	413f34 <_fclose_r+0x10>
  413f9a:	6921      	ldr	r1, [r4, #16]
  413f9c:	4628      	mov	r0, r5
  413f9e:	f7fd fd31 	bl	411a04 <_free_r>
  413fa2:	e7dd      	b.n	413f60 <_fclose_r+0x3c>
  413fa4:	2000      	movs	r0, #0
  413fa6:	4770      	bx	lr

00413fa8 <_fstat_r>:
  413fa8:	b538      	push	{r3, r4, r5, lr}
  413faa:	460b      	mov	r3, r1
  413fac:	4c07      	ldr	r4, [pc, #28]	; (413fcc <_fstat_r+0x24>)
  413fae:	4605      	mov	r5, r0
  413fb0:	4611      	mov	r1, r2
  413fb2:	4618      	mov	r0, r3
  413fb4:	2300      	movs	r3, #0
  413fb6:	6023      	str	r3, [r4, #0]
  413fb8:	f7f2 fa42 	bl	406440 <_fstat>
  413fbc:	1c43      	adds	r3, r0, #1
  413fbe:	d000      	beq.n	413fc2 <_fstat_r+0x1a>
  413fc0:	bd38      	pop	{r3, r4, r5, pc}
  413fc2:	6823      	ldr	r3, [r4, #0]
  413fc4:	2b00      	cmp	r3, #0
  413fc6:	d0fb      	beq.n	413fc0 <_fstat_r+0x18>
  413fc8:	602b      	str	r3, [r5, #0]
  413fca:	bd38      	pop	{r3, r4, r5, pc}
  413fcc:	200045ec 	.word	0x200045ec

00413fd0 <_isatty_r>:
  413fd0:	b538      	push	{r3, r4, r5, lr}
  413fd2:	4c07      	ldr	r4, [pc, #28]	; (413ff0 <_isatty_r+0x20>)
  413fd4:	2300      	movs	r3, #0
  413fd6:	4605      	mov	r5, r0
  413fd8:	4608      	mov	r0, r1
  413fda:	6023      	str	r3, [r4, #0]
  413fdc:	f7f2 fa40 	bl	406460 <_isatty>
  413fe0:	1c43      	adds	r3, r0, #1
  413fe2:	d000      	beq.n	413fe6 <_isatty_r+0x16>
  413fe4:	bd38      	pop	{r3, r4, r5, pc}
  413fe6:	6823      	ldr	r3, [r4, #0]
  413fe8:	2b00      	cmp	r3, #0
  413fea:	d0fb      	beq.n	413fe4 <_isatty_r+0x14>
  413fec:	602b      	str	r3, [r5, #0]
  413fee:	bd38      	pop	{r3, r4, r5, pc}
  413ff0:	200045ec 	.word	0x200045ec

00413ff4 <_lseek_r>:
  413ff4:	b570      	push	{r4, r5, r6, lr}
  413ff6:	460d      	mov	r5, r1
  413ff8:	4c08      	ldr	r4, [pc, #32]	; (41401c <_lseek_r+0x28>)
  413ffa:	4611      	mov	r1, r2
  413ffc:	4606      	mov	r6, r0
  413ffe:	461a      	mov	r2, r3
  414000:	4628      	mov	r0, r5
  414002:	2300      	movs	r3, #0
  414004:	6023      	str	r3, [r4, #0]
  414006:	f7f2 fa35 	bl	406474 <_lseek>
  41400a:	1c43      	adds	r3, r0, #1
  41400c:	d000      	beq.n	414010 <_lseek_r+0x1c>
  41400e:	bd70      	pop	{r4, r5, r6, pc}
  414010:	6823      	ldr	r3, [r4, #0]
  414012:	2b00      	cmp	r3, #0
  414014:	d0fb      	beq.n	41400e <_lseek_r+0x1a>
  414016:	6033      	str	r3, [r6, #0]
  414018:	bd70      	pop	{r4, r5, r6, pc}
  41401a:	bf00      	nop
  41401c:	200045ec 	.word	0x200045ec

00414020 <_read_r>:
  414020:	b570      	push	{r4, r5, r6, lr}
  414022:	460d      	mov	r5, r1
  414024:	4c08      	ldr	r4, [pc, #32]	; (414048 <_read_r+0x28>)
  414026:	4611      	mov	r1, r2
  414028:	4606      	mov	r6, r0
  41402a:	461a      	mov	r2, r3
  41402c:	4628      	mov	r0, r5
  41402e:	2300      	movs	r3, #0
  414030:	6023      	str	r3, [r4, #0]
  414032:	f7f0 f89d 	bl	404170 <_read>
  414036:	1c43      	adds	r3, r0, #1
  414038:	d000      	beq.n	41403c <_read_r+0x1c>
  41403a:	bd70      	pop	{r4, r5, r6, pc}
  41403c:	6823      	ldr	r3, [r4, #0]
  41403e:	2b00      	cmp	r3, #0
  414040:	d0fb      	beq.n	41403a <_read_r+0x1a>
  414042:	6033      	str	r3, [r6, #0]
  414044:	bd70      	pop	{r4, r5, r6, pc}
  414046:	bf00      	nop
  414048:	200045ec 	.word	0x200045ec

0041404c <__aeabi_dcmpun>:
  41404c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  414050:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  414054:	d102      	bne.n	41405c <__aeabi_dcmpun+0x10>
  414056:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  41405a:	d10a      	bne.n	414072 <__aeabi_dcmpun+0x26>
  41405c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  414060:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  414064:	d102      	bne.n	41406c <__aeabi_dcmpun+0x20>
  414066:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  41406a:	d102      	bne.n	414072 <__aeabi_dcmpun+0x26>
  41406c:	f04f 0000 	mov.w	r0, #0
  414070:	4770      	bx	lr
  414072:	f04f 0001 	mov.w	r0, #1
  414076:	4770      	bx	lr

00414078 <__aeabi_d2uiz>:
  414078:	004a      	lsls	r2, r1, #1
  41407a:	d211      	bcs.n	4140a0 <__aeabi_d2uiz+0x28>
  41407c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  414080:	d211      	bcs.n	4140a6 <__aeabi_d2uiz+0x2e>
  414082:	d50d      	bpl.n	4140a0 <__aeabi_d2uiz+0x28>
  414084:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  414088:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  41408c:	d40e      	bmi.n	4140ac <__aeabi_d2uiz+0x34>
  41408e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  414092:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  414096:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  41409a:	fa23 f002 	lsr.w	r0, r3, r2
  41409e:	4770      	bx	lr
  4140a0:	f04f 0000 	mov.w	r0, #0
  4140a4:	4770      	bx	lr
  4140a6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  4140aa:	d102      	bne.n	4140b2 <__aeabi_d2uiz+0x3a>
  4140ac:	f04f 30ff 	mov.w	r0, #4294967295
  4140b0:	4770      	bx	lr
  4140b2:	f04f 0000 	mov.w	r0, #0
  4140b6:	4770      	bx	lr

004140b8 <__aeabi_uldivmod>:
  4140b8:	b953      	cbnz	r3, 4140d0 <__aeabi_uldivmod+0x18>
  4140ba:	b94a      	cbnz	r2, 4140d0 <__aeabi_uldivmod+0x18>
  4140bc:	2900      	cmp	r1, #0
  4140be:	bf08      	it	eq
  4140c0:	2800      	cmpeq	r0, #0
  4140c2:	bf1c      	itt	ne
  4140c4:	f04f 31ff 	movne.w	r1, #4294967295
  4140c8:	f04f 30ff 	movne.w	r0, #4294967295
  4140cc:	f000 b982 	b.w	4143d4 <__aeabi_idiv0>
  4140d0:	f1ad 0c08 	sub.w	ip, sp, #8
  4140d4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  4140d8:	f000 f806 	bl	4140e8 <__udivmoddi4>
  4140dc:	f8dd e004 	ldr.w	lr, [sp, #4]
  4140e0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4140e4:	b004      	add	sp, #16
  4140e6:	4770      	bx	lr

004140e8 <__udivmoddi4>:
  4140e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4140ec:	468c      	mov	ip, r1
  4140ee:	460c      	mov	r4, r1
  4140f0:	4605      	mov	r5, r0
  4140f2:	9e09      	ldr	r6, [sp, #36]	; 0x24
  4140f4:	2b00      	cmp	r3, #0
  4140f6:	d14f      	bne.n	414198 <__udivmoddi4+0xb0>
  4140f8:	428a      	cmp	r2, r1
  4140fa:	4617      	mov	r7, r2
  4140fc:	d96b      	bls.n	4141d6 <__udivmoddi4+0xee>
  4140fe:	fab2 fe82 	clz	lr, r2
  414102:	f1be 0f00 	cmp.w	lr, #0
  414106:	d00b      	beq.n	414120 <__udivmoddi4+0x38>
  414108:	f1ce 0520 	rsb	r5, lr, #32
  41410c:	fa20 f505 	lsr.w	r5, r0, r5
  414110:	fa01 f30e 	lsl.w	r3, r1, lr
  414114:	ea45 0c03 	orr.w	ip, r5, r3
  414118:	fa02 f70e 	lsl.w	r7, r2, lr
  41411c:	fa00 f50e 	lsl.w	r5, r0, lr
  414120:	0c39      	lsrs	r1, r7, #16
  414122:	fbbc f0f1 	udiv	r0, ip, r1
  414126:	b2ba      	uxth	r2, r7
  414128:	fb01 c310 	mls	r3, r1, r0, ip
  41412c:	fb00 f802 	mul.w	r8, r0, r2
  414130:	ea4f 4c15 	mov.w	ip, r5, lsr #16
  414134:	ea4c 4403 	orr.w	r4, ip, r3, lsl #16
  414138:	45a0      	cmp	r8, r4
  41413a:	d909      	bls.n	414150 <__udivmoddi4+0x68>
  41413c:	19e4      	adds	r4, r4, r7
  41413e:	f100 33ff 	add.w	r3, r0, #4294967295
  414142:	f080 8128 	bcs.w	414396 <__udivmoddi4+0x2ae>
  414146:	45a0      	cmp	r8, r4
  414148:	f240 8125 	bls.w	414396 <__udivmoddi4+0x2ae>
  41414c:	3802      	subs	r0, #2
  41414e:	443c      	add	r4, r7
  414150:	ebc8 0404 	rsb	r4, r8, r4
  414154:	fbb4 f3f1 	udiv	r3, r4, r1
  414158:	fb01 4c13 	mls	ip, r1, r3, r4
  41415c:	fb03 f202 	mul.w	r2, r3, r2
  414160:	b2ac      	uxth	r4, r5
  414162:	ea44 410c 	orr.w	r1, r4, ip, lsl #16
  414166:	428a      	cmp	r2, r1
  414168:	d909      	bls.n	41417e <__udivmoddi4+0x96>
  41416a:	19c9      	adds	r1, r1, r7
  41416c:	f103 34ff 	add.w	r4, r3, #4294967295
  414170:	f080 810f 	bcs.w	414392 <__udivmoddi4+0x2aa>
  414174:	428a      	cmp	r2, r1
  414176:	f240 810c 	bls.w	414392 <__udivmoddi4+0x2aa>
  41417a:	3b02      	subs	r3, #2
  41417c:	4439      	add	r1, r7
  41417e:	1a8a      	subs	r2, r1, r2
  414180:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  414184:	2100      	movs	r1, #0
  414186:	2e00      	cmp	r6, #0
  414188:	d063      	beq.n	414252 <__udivmoddi4+0x16a>
  41418a:	fa22 f20e 	lsr.w	r2, r2, lr
  41418e:	2300      	movs	r3, #0
  414190:	e886 000c 	stmia.w	r6, {r2, r3}
  414194:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  414198:	428b      	cmp	r3, r1
  41419a:	d907      	bls.n	4141ac <__udivmoddi4+0xc4>
  41419c:	2e00      	cmp	r6, #0
  41419e:	d056      	beq.n	41424e <__udivmoddi4+0x166>
  4141a0:	2100      	movs	r1, #0
  4141a2:	e886 0011 	stmia.w	r6, {r0, r4}
  4141a6:	4608      	mov	r0, r1
  4141a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4141ac:	fab3 f183 	clz	r1, r3
  4141b0:	2900      	cmp	r1, #0
  4141b2:	f040 8093 	bne.w	4142dc <__udivmoddi4+0x1f4>
  4141b6:	42a3      	cmp	r3, r4
  4141b8:	d302      	bcc.n	4141c0 <__udivmoddi4+0xd8>
  4141ba:	4282      	cmp	r2, r0
  4141bc:	f200 80fe 	bhi.w	4143bc <__udivmoddi4+0x2d4>
  4141c0:	1a85      	subs	r5, r0, r2
  4141c2:	eb64 0303 	sbc.w	r3, r4, r3
  4141c6:	469c      	mov	ip, r3
  4141c8:	2001      	movs	r0, #1
  4141ca:	2e00      	cmp	r6, #0
  4141cc:	d041      	beq.n	414252 <__udivmoddi4+0x16a>
  4141ce:	e886 1020 	stmia.w	r6, {r5, ip}
  4141d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4141d6:	b912      	cbnz	r2, 4141de <__udivmoddi4+0xf6>
  4141d8:	2701      	movs	r7, #1
  4141da:	fbb7 f7f2 	udiv	r7, r7, r2
  4141de:	fab7 fe87 	clz	lr, r7
  4141e2:	f1be 0f00 	cmp.w	lr, #0
  4141e6:	d136      	bne.n	414256 <__udivmoddi4+0x16e>
  4141e8:	1be4      	subs	r4, r4, r7
  4141ea:	ea4f 4817 	mov.w	r8, r7, lsr #16
  4141ee:	fa1f f987 	uxth.w	r9, r7
  4141f2:	2101      	movs	r1, #1
  4141f4:	fbb4 f3f8 	udiv	r3, r4, r8
  4141f8:	fb08 4413 	mls	r4, r8, r3, r4
  4141fc:	fb09 f203 	mul.w	r2, r9, r3
  414200:	ea4f 4c15 	mov.w	ip, r5, lsr #16
  414204:	ea4c 4404 	orr.w	r4, ip, r4, lsl #16
  414208:	42a2      	cmp	r2, r4
  41420a:	d907      	bls.n	41421c <__udivmoddi4+0x134>
  41420c:	19e4      	adds	r4, r4, r7
  41420e:	f103 30ff 	add.w	r0, r3, #4294967295
  414212:	d202      	bcs.n	41421a <__udivmoddi4+0x132>
  414214:	42a2      	cmp	r2, r4
  414216:	f200 80d3 	bhi.w	4143c0 <__udivmoddi4+0x2d8>
  41421a:	4603      	mov	r3, r0
  41421c:	1aa4      	subs	r4, r4, r2
  41421e:	fbb4 f0f8 	udiv	r0, r4, r8
  414222:	fb08 4810 	mls	r8, r8, r0, r4
  414226:	fb09 f900 	mul.w	r9, r9, r0
  41422a:	b2ac      	uxth	r4, r5
  41422c:	ea44 4208 	orr.w	r2, r4, r8, lsl #16
  414230:	4591      	cmp	r9, r2
  414232:	d907      	bls.n	414244 <__udivmoddi4+0x15c>
  414234:	19d2      	adds	r2, r2, r7
  414236:	f100 34ff 	add.w	r4, r0, #4294967295
  41423a:	d202      	bcs.n	414242 <__udivmoddi4+0x15a>
  41423c:	4591      	cmp	r9, r2
  41423e:	f200 80ba 	bhi.w	4143b6 <__udivmoddi4+0x2ce>
  414242:	4620      	mov	r0, r4
  414244:	ebc9 0202 	rsb	r2, r9, r2
  414248:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
  41424c:	e79b      	b.n	414186 <__udivmoddi4+0x9e>
  41424e:	4631      	mov	r1, r6
  414250:	4630      	mov	r0, r6
  414252:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  414256:	fa07 f70e 	lsl.w	r7, r7, lr
  41425a:	f1ce 0c20 	rsb	ip, lr, #32
  41425e:	fa24 f30c 	lsr.w	r3, r4, ip
  414262:	ea4f 4817 	mov.w	r8, r7, lsr #16
  414266:	fbb3 faf8 	udiv	sl, r3, r8
  41426a:	fa1f f987 	uxth.w	r9, r7
  41426e:	fb08 351a 	mls	r5, r8, sl, r3
  414272:	fa20 fc0c 	lsr.w	ip, r0, ip
  414276:	fa04 f40e 	lsl.w	r4, r4, lr
  41427a:	fb0a fb09 	mul.w	fp, sl, r9
  41427e:	ea4c 0c04 	orr.w	ip, ip, r4
  414282:	ea4f 421c 	mov.w	r2, ip, lsr #16
  414286:	ea42 4305 	orr.w	r3, r2, r5, lsl #16
  41428a:	459b      	cmp	fp, r3
  41428c:	fa00 f50e 	lsl.w	r5, r0, lr
  414290:	d90a      	bls.n	4142a8 <__udivmoddi4+0x1c0>
  414292:	19db      	adds	r3, r3, r7
  414294:	f10a 32ff 	add.w	r2, sl, #4294967295
  414298:	f080 808b 	bcs.w	4143b2 <__udivmoddi4+0x2ca>
  41429c:	459b      	cmp	fp, r3
  41429e:	f240 8088 	bls.w	4143b2 <__udivmoddi4+0x2ca>
  4142a2:	f1aa 0a02 	sub.w	sl, sl, #2
  4142a6:	443b      	add	r3, r7
  4142a8:	ebcb 0303 	rsb	r3, fp, r3
  4142ac:	fbb3 f0f8 	udiv	r0, r3, r8
  4142b0:	fb08 3310 	mls	r3, r8, r0, r3
  4142b4:	fb00 f409 	mul.w	r4, r0, r9
  4142b8:	fa1f fc8c 	uxth.w	ip, ip
  4142bc:	ea4c 4303 	orr.w	r3, ip, r3, lsl #16
  4142c0:	429c      	cmp	r4, r3
  4142c2:	d907      	bls.n	4142d4 <__udivmoddi4+0x1ec>
  4142c4:	19db      	adds	r3, r3, r7
  4142c6:	f100 32ff 	add.w	r2, r0, #4294967295
  4142ca:	d26e      	bcs.n	4143aa <__udivmoddi4+0x2c2>
  4142cc:	429c      	cmp	r4, r3
  4142ce:	d96c      	bls.n	4143aa <__udivmoddi4+0x2c2>
  4142d0:	3802      	subs	r0, #2
  4142d2:	443b      	add	r3, r7
  4142d4:	1b1c      	subs	r4, r3, r4
  4142d6:	ea40 410a 	orr.w	r1, r0, sl, lsl #16
  4142da:	e78b      	b.n	4141f4 <__udivmoddi4+0x10c>
  4142dc:	f1c1 0e20 	rsb	lr, r1, #32
  4142e0:	408b      	lsls	r3, r1
  4142e2:	fa22 fc0e 	lsr.w	ip, r2, lr
  4142e6:	ea4c 0c03 	orr.w	ip, ip, r3
  4142ea:	fa24 f70e 	lsr.w	r7, r4, lr
  4142ee:	ea4f 491c 	mov.w	r9, ip, lsr #16
  4142f2:	fbb7 faf9 	udiv	sl, r7, r9
  4142f6:	fa1f f38c 	uxth.w	r3, ip
  4142fa:	fb09 771a 	mls	r7, r9, sl, r7
  4142fe:	fa20 f80e 	lsr.w	r8, r0, lr
  414302:	408c      	lsls	r4, r1
  414304:	fb0a f503 	mul.w	r5, sl, r3
  414308:	ea48 0404 	orr.w	r4, r8, r4
  41430c:	ea4f 4814 	mov.w	r8, r4, lsr #16
  414310:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
  414314:	42bd      	cmp	r5, r7
  414316:	fa02 f201 	lsl.w	r2, r2, r1
  41431a:	fa00 fb01 	lsl.w	fp, r0, r1
  41431e:	d909      	bls.n	414334 <__udivmoddi4+0x24c>
  414320:	eb17 070c 	adds.w	r7, r7, ip
  414324:	f10a 30ff 	add.w	r0, sl, #4294967295
  414328:	d241      	bcs.n	4143ae <__udivmoddi4+0x2c6>
  41432a:	42bd      	cmp	r5, r7
  41432c:	d93f      	bls.n	4143ae <__udivmoddi4+0x2c6>
  41432e:	f1aa 0a02 	sub.w	sl, sl, #2
  414332:	4467      	add	r7, ip
  414334:	1b7f      	subs	r7, r7, r5
  414336:	fbb7 f5f9 	udiv	r5, r7, r9
  41433a:	fb09 7715 	mls	r7, r9, r5, r7
  41433e:	fb05 f303 	mul.w	r3, r5, r3
  414342:	b2a4      	uxth	r4, r4
  414344:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  414348:	42bb      	cmp	r3, r7
  41434a:	d908      	bls.n	41435e <__udivmoddi4+0x276>
  41434c:	eb17 070c 	adds.w	r7, r7, ip
  414350:	f105 30ff 	add.w	r0, r5, #4294967295
  414354:	d227      	bcs.n	4143a6 <__udivmoddi4+0x2be>
  414356:	42bb      	cmp	r3, r7
  414358:	d925      	bls.n	4143a6 <__udivmoddi4+0x2be>
  41435a:	3d02      	subs	r5, #2
  41435c:	4467      	add	r7, ip
  41435e:	ea45 400a 	orr.w	r0, r5, sl, lsl #16
  414362:	fba0 8902 	umull	r8, r9, r0, r2
  414366:	1aff      	subs	r7, r7, r3
  414368:	454f      	cmp	r7, r9
  41436a:	4645      	mov	r5, r8
  41436c:	464c      	mov	r4, r9
  41436e:	d314      	bcc.n	41439a <__udivmoddi4+0x2b2>
  414370:	d029      	beq.n	4143c6 <__udivmoddi4+0x2de>
  414372:	b366      	cbz	r6, 4143ce <__udivmoddi4+0x2e6>
  414374:	ebbb 0305 	subs.w	r3, fp, r5
  414378:	eb67 0704 	sbc.w	r7, r7, r4
  41437c:	fa07 fe0e 	lsl.w	lr, r7, lr
  414380:	40cb      	lsrs	r3, r1
  414382:	40cf      	lsrs	r7, r1
  414384:	ea4e 0303 	orr.w	r3, lr, r3
  414388:	e886 0088 	stmia.w	r6, {r3, r7}
  41438c:	2100      	movs	r1, #0
  41438e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  414392:	4623      	mov	r3, r4
  414394:	e6f3      	b.n	41417e <__udivmoddi4+0x96>
  414396:	4618      	mov	r0, r3
  414398:	e6da      	b.n	414150 <__udivmoddi4+0x68>
  41439a:	ebb8 0502 	subs.w	r5, r8, r2
  41439e:	eb69 040c 	sbc.w	r4, r9, ip
  4143a2:	3801      	subs	r0, #1
  4143a4:	e7e5      	b.n	414372 <__udivmoddi4+0x28a>
  4143a6:	4605      	mov	r5, r0
  4143a8:	e7d9      	b.n	41435e <__udivmoddi4+0x276>
  4143aa:	4610      	mov	r0, r2
  4143ac:	e792      	b.n	4142d4 <__udivmoddi4+0x1ec>
  4143ae:	4682      	mov	sl, r0
  4143b0:	e7c0      	b.n	414334 <__udivmoddi4+0x24c>
  4143b2:	4692      	mov	sl, r2
  4143b4:	e778      	b.n	4142a8 <__udivmoddi4+0x1c0>
  4143b6:	3802      	subs	r0, #2
  4143b8:	443a      	add	r2, r7
  4143ba:	e743      	b.n	414244 <__udivmoddi4+0x15c>
  4143bc:	4608      	mov	r0, r1
  4143be:	e704      	b.n	4141ca <__udivmoddi4+0xe2>
  4143c0:	3b02      	subs	r3, #2
  4143c2:	443c      	add	r4, r7
  4143c4:	e72a      	b.n	41421c <__udivmoddi4+0x134>
  4143c6:	45c3      	cmp	fp, r8
  4143c8:	d3e7      	bcc.n	41439a <__udivmoddi4+0x2b2>
  4143ca:	463c      	mov	r4, r7
  4143cc:	e7d1      	b.n	414372 <__udivmoddi4+0x28a>
  4143ce:	4631      	mov	r1, r6
  4143d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

004143d4 <__aeabi_idiv0>:
  4143d4:	4770      	bx	lr
  4143d6:	bf00      	nop

004143d8 <functionsMap>:
  4143d8:	6f67 0000 0000 0000 0000 0000 0000 0000     go..............
	...
  4143f8:	20f1 0040 6572 6573 5674 7261 0000 0000     . @.resetVar....
	...
  41441c:	8bf1 0040 6f67 6552 6573 0074 0000 0000     ..@.goReset.....
	...
  414440:	8c5d 0040 5474 746f 6c61 6153 706d 656c     ].@.tTotalSample
	...
  414464:	2005 0040 5474 7361 536b 6d61 6c70 0065     . @.tTaskSample.
	...
  414488:	8a59 0040 616b 516c 6e41 6c67 0065 0000     Y.@.kalQAngle...
	...
  4144ac:	963d 0040 616b 516c 6942 7361 0000 0000     =.@.kalQBias....
	...
  4144d0:	966d 0040 616b 526c 654d 7361 7275 0065     m.@.kalRMeasure.
	...
  4144f4:	969d 0040 6c61 6870 4361 6946 746c 7265     ..@.alphaCFilter
	...
  414518:	9365 0040 666f 7366 7465 6341 6563 586c     e.@.offsetAccelX
	...
  41453c:	9409 0040 666f 7366 7465 6341 6563 596c     ..@.offsetAccelY
	...
  414560:	9435 0040 666f 7366 7465 6341 6563 5a6c     5.@.offsetAccelZ
	...
  414584:	9461 0040 666f 7366 7465 7947 6f72 0058     a.@.offsetGyroX.
	...
  4145a8:	948d 0040 666f 7366 7465 7947 6f72 0059     ..@.offsetGyroY.
	...
  4145cc:	94b9 0040 666f 7366 7465 7947 6f72 005a     ..@.offsetGyroZ.
	...
  4145f0:	94e5 0040 6163 696c 7262 7461 6f69 496e     ..@.calibrationI
  414600:	554d 0000 0000 0000 0000 0000 0000 0000     MU..............
  414610:	0000 0000 91b1 0040 6e65 0064 0000 0000     ......@.end.....
	...
  414638:	0371 0040 003b 0000 7257 6e6f 2067 6f66     q.@.;...Wrong fo
  414648:	6d72 7461 5b20 7325 0a5d 0000 6f54 206f     rmat [%s]...Too 
  414658:	756d 6863 6120 6772 3a73 5b20 7325 0a5d     much args: [%s].
  414668:	0000 0000 4309 4d4f 414d 444e 5520 4b4e     .....COMMAND UNK
  414678:	4f4e 0d57 000a 0000 4509 5252 524f 4320     NOW......ERROR C
  414688:	4d4f 414d 444e 5b20 7325 0d5d 000a 0000     OMMAND [%s].....
  414698:	7525 252e 2e75 7525 252e 0064 5754 2049     %u.%u.%u.%d.TWI 
  4146a8:	6e49 7469 4520 7272 726f 0021 504d 3655     Init Error!.MPU6
  4146b8:	3530 2030 6f4c 2077 6e49 7469 4520 7272     050 Low Init Err
  4146c8:	726f 0a21 0000 0000 4d49 2055 6f4c 2077     or!.....IMU Low 
  4146d8:	6f6e 2074 6f46 6e75 2164 000a 504d 3655     not Found!..MPU6
  4146e8:	3530 2030 6948 6867 4920 696e 2074 7245     050 High Init Er
  4146f8:	6f72 2172 000a 0000 4d49 2055 6948 6867     ror!....IMU High
  414708:	6e20 746f 4620 756f 646e 0a21 0000 0000      not Found!.....
	...
  414720:	000a 0000 0f03 0000 4d49 2055 7246 6565     ........IMU Free
  414730:	5452 534f 0000 0000 6341 6c65 0a3a 3d58     RTOS....Acel:.X=
  414740:	3025 332e 2066 476d 590a 253d 2e30 6633     %0.3f mG.Y=%0.3f
  414750:	6d20 0a47 7947 6f72 0a3a 3025 332e 2066      mG.Gyro:.%0.3f 
  414760:	7247 7561 2f73 0073 6e41 6c67 2065 7550     Graus/s.Angle Pu
  414770:	6572 0a3a 3025 332e 2066 7247 7561 0a73     re:.%0.3f Graus.
  414780:	6e41 6c67 2065 6f43 706d 3a2e 250a 2e30     Angle Comp.:.%0.
  414790:	6633 4720 6172 7375 410a 676e 656c 4b20     3f Graus.Angle K
  4147a0:	6c61 616d 3a6e 250a 2e30 6633 4720 6172     alman:.%0.3f Gra
  4147b0:	7375 0000 6954 656d 2072 203d 3025 332e     us..Timer = %0.3
  4147c0:	2066 6573 6f63 646e 0d73 000a 6954 656d     f seconds...Time
  4147d0:	2072 6156 756c 2065 7245 6f72 2072 255b     r Value Error [%
  4147e0:	5d66 0a0d 0000 0000 5453 504f 0a0d 0000     f]......STOP....
  4147f0:	3025 342e 3b66 3025 342e 3b66 3025 342e     %0.4f;%0.4f;%0.4
  414800:	3b66 3025 342e 3b66 3025 342e 3b66 3025     f;%0.4f;%0.4f;%0
  414810:	342e 3b66 3025 342e 3b66 3025 342e 3b66     .4f;%0.4f;%0.4f;
  414820:	3025 342e 3b66 3025 342e 3b66 0a0d 0000     %0.4f;%0.4f;....
  414830:	6954 656d 4972 554d 0000 0000               TimerIMU....

0041483c <null_dma_control>:
	...

00414844 <all_twi_definitions>:
  414844:	8000 4001 8100 4001 0013 0000 0013 0000     ...@...@........

00414854 <all_uart_definitions>:
  414854:	0600 400e 0700 400e 0008 0000 0008 0000     ...@...@........

00414864 <LED_DESCRIPTOR>:
  414864:	0017 0000 0000 0000 002e 0000 0000 0000     ................
  414874:	0019 0000 0000 0000 0000 0000 0001 0000     ................

00414884 <p_uc_charset10x14>:
	...
  4148a0:	ccff ccff 0000 0000 0000 0000 0000 0000     ................
  4148b0:	00f0 00f0 0000 0000 00f0 00f0 0000 0000     ................
  4148c0:	c00c c00c fcff fcff c00c c00c fcff fcff     ................
  4148d0:	c00c c00c 600c 701e 303f 3033 fcff fcff     .....`.p?030....
  4148e0:	3033 f033 e039 c018 0060 0cf0 3cf0 f060     303.9...`....<`.
  4148f0:	c003 000f 183c 3cf0 3cc0 1800 f03c f87f     ....<..<.<..<...
  414900:	1cc3 8cc7 cccf ecdc 7878 3030 fc00 cc00     ........xx00....
  414910:	0000 0000 0000 0044 00ec 00f8 0070 0000     ......D.....p...
	...
  414928:	c00f f03f 7878 1860 0cc0 0cc0 0000 0000     ..?.xx`.........
  414938:	0000 0000 0cc0 0cc0 1860 7878 f03f c00f     ........`.xx?...
  414948:	0000 0000 600c e00e c007 8003 f83f f83f     .....`......?.?.
  414958:	8003 c007 e00e 600c 0003 0003 0003 0003     .......`........
  414968:	f03f f03f 0003 0003 0003 0003 4400 ec00     ?.?..........D..
  414978:	f800 7000 0000 0000 0000 0000 0000 0000     ...p............
  414988:	0003 0003 0003 0003 0003 0003 0003 0003     ................
  414998:	0003 0003 1800 3c00 3c00 1800 0000 0000     .......<.<......
	...
  4149b0:	0000 0c00 3c00 f000 c003 000f 003c 00f0     .....<......<...
  4149c0:	00c0 0000 f03f f87f fce0 ccc1 8cc3 0cc7     ....?...........
  4149d0:	0cce 1cfc f87f f03f 0000 0000 0c30 0c70     ......?.....0.p.
  4149e0:	fcff fcff 0c00 0c00 0000 0000 0c30 1c70     ............0.p.
  4149f0:	3ce0 7cc0 ecc0 ccc1 8cc3 0ce7 0c7e 0c3c     .<.|........~.<.
  414a00:	3030 3870 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     00p8............
  414a10:	f87f f03c c003 c007 c00e c01c c038 c070     ..<.........8.p.
  414a20:	fcff fcff c000 c000 30fc 38fc 1ccc 0ccc     .........0.8....
  414a30:	0ccc 0ccc 0ccc 1cce f8c7 f0c3 f03f f87f     ............?...
  414a40:	1ce3 0cc3 0cc3 0cc3 0cc3 9ce3 f871 f030     ............q.0.
  414a50:	00c0 00c0 00c0 00c0 fcc3 fcc7 00ce 00dc     ................
  414a60:	00f8 00f0 f03c f87f 9ce7 0cc3 0cc3 0cc3     ....<...........
  414a70:	0cc3 9ce7 f87f f03c 003c 007e 0ce7 0cc3     ......<.<.~.....
  414a80:	1cc3 38c3 70c3 e0e7 c07f 803f 0000 0000     ...8.p....?.....
  414a90:	0000 6018 f03c f03c 6018 0000 0000 0000     ...`<.<..`......
  414aa0:	0000 0000 0000 4418 ec3c f83c 7018 0000     .......D<.<..p..
  414ab0:	0000 0000 0000 0003 8007 c00f e01c 7038     ..............8p
  414ac0:	3870 1ce0 0cc0 0000 c00c c00c c00c c00c     p8..............
  414ad0:	c00c c00c c00c c00c c00c c00c 0000 0cc0     ................
  414ae0:	1ce0 3870 7038 e01c c00f 8007 0003 0000     ..p88p..........
  414af0:	0030 0070 00e0 00c0 ecc1 ecc3 00c3 00e6     0.p.............
  414b00:	007e 003c f030 f871 9ce3 0cc3 fcc3 fcc3     ~.<.0.q.........
  414b10:	0cc0 1ce0 f87f f03f fc3f fc7f c0e0 c0c0     ......?.?.......
  414b20:	c0c0 c0c0 c0c0 c0e0 fc7f fc3f fcff fcff     ..........?.....
  414b30:	0cc3 0cc3 0cc3 0cc3 0cc3 9ce7 f87f f03c     ..............<.
  414b40:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  414b50:	3870 3030 fcff fcff 0cc0 0cc0 0cc0 0cc0     p800............
  414b60:	0cc0 1ce0 f87f f03f fcff fcff 0cc3 0cc3     ......?.........
  414b70:	0cc3 0cc3 0cc3 0cc3 0cc0 0cc0 fcff fcff     ................
  414b80:	00c3 00c3 00c3 00c3 00c3 00c3 00c0 00c0     ................
  414b90:	f03f f87f 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     ?...............
  414ba0:	f873 f033 fcff fcff 0003 0003 0003 0003     s.3.............
  414bb0:	0003 0003 fcff fcff 0000 0000 0cc0 0cc0     ................
  414bc0:	fcff fcff 0cc0 0cc0 0000 0000 3000 3800     .............0.8
  414bd0:	1cc0 0cc0 0cc0 1cc0 f8ff f0ff 00c0 00c0     ................
  414be0:	fcff fcff 8007 8007 c00f e01c 7038 3870     ............8pp8
  414bf0:	1ce0 0cc0 fcff fcff 0c00 0c00 0c00 0c00     ................
  414c00:	0c00 0c00 0c00 0c00 fcff fcff 0070 0038     ............p.8.
  414c10:	001f 001f 0038 0070 fcff fcff fcff fcff     ....8.p.........
  414c20:	001c 000e 0007 8003 c001 e000 fcff fcff     ................
  414c30:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  414c40:	f87f f03f fcff fcff 00c3 00c3 00c3 00c3     ..?.............
  414c50:	00c3 00e7 007e 003c f03f f87f 1ce0 0cc0     ....~.<.?.......
  414c60:	ccc0 ecc0 7cc0 38e0 fc7f ec3f fcff fcff     .....|.8..?.....
  414c70:	00c3 80c3 80c3 c0c3 c0c3 70e7 3c7e 1c3c     ...........p~<<.
  414c80:	183c 1c7e 0ce7 0cc3 0cc3 0cc3 0cc3 9cc3     <.~.............
  414c90:	f8e1 f060 00c0 00c0 00c0 00c0 fcff fcff     ..`.............
  414ca0:	00c0 00c0 00c0 00c0 f0ff f8ff 1c00 0c00     ................
  414cb0:	0c00 0c00 0c00 1c00 f8ff f0ff c0ff e0ff     ................
  414cc0:	7000 3800 1c00 1c00 3800 7000 e0ff c0ff     .p.8.....8.p....
  414cd0:	f0ff f8ff 1c00 3c00 f800 f800 3c00 1c00     .......<.....<..
  414ce0:	f8ff f0ff 3cf0 7cf8 e01c c00f 8007 8007     .....<.|........
  414cf0:	c00f e01c 7cf8 3cf0 00fc 00fe 0007 8003     .....|.<........
  414d00:	fc01 fc01 8003 0007 00fe 00fc 3cc0 7cc0     .............<.|
  414d10:	ecc0 ccc1 8cc3 0cc7 0cce 0cdc 0cf8 0cf0     ................
  414d20:	0000 0000 fcff fcff 0cc0 0cc0 0cc0 0000     ................
  414d30:	0000 0000 0030 0030 000c 000c 0003 0003     ....0.0.........
  414d40:	c000 c000 3000 3000 0000 0000 0cc0 0cc0     .....0.0........
  414d50:	0cc0 fcff fcff 0000 0000 0000 000c 001c     ................
  414d60:	0038 0070 00e0 00e0 0070 0038 001c 000c     8.p.....p.8.....
  414d70:	0c00 0c00 0c00 0c00 0c00 0c00 0c00 0c00     ................
  414d80:	0c00 0c00 0000 0000 00c0 00e0 0070 0038     ............p.8.
  414d90:	0018 0000 0000 0000 3000 7806 fc0e cc0c     .........0.x....
  414da0:	cc0c cc0c cc0c cc0e fc07 f803 fcff fcff     ................
  414db0:	0c03 0c03 0c03 0c03 0c03 9c03 f801 f000     ................
  414dc0:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  414dd0:	3807 3003 f000 f801 9c03 0c03 0c03 0c03     .8.0............
  414de0:	0c03 0c03 fcff fcff f003 f807 dc0e cc0c     ................
  414df0:	cc0c cc0c cc0c dc0e d807 9003 0000 0003     ................
  414e00:	fc3f fc7f 00e3 00e3 0070 0030 0000 0000     ?.......p.0.....
  414e10:	1803 9c07 cc0f cc0c cc0c cc0c cc0c dc0c     ................
  414e20:	f80f f007 fcff fcff 0003 0003 0003 0003     ................
  414e30:	8003 fc01 fc00 0000 0000 0000 0000 0000     ................
  414e40:	fc1b fc1b 0000 0000 0000 0000 0000 3000     ...............0
  414e50:	3800 1c00 0c00 0c00 1c00 f8cf f0cf 0000     .8..............
  414e60:	0000 fcff fcff e000 e001 f003 3807 1c0e     .............8..
  414e70:	0c0c 0000 0000 0000 0cc0 0cc0 fcff fcff     ................
  414e80:	0c00 0c00 0000 0000 fc0f fc0f 000e 0007     ................
  414e90:	c003 c003 0007 000e fc0f fc0f fc0f fc0f     ................
  414ea0:	0003 0007 000e 000c 000c 000e fc07 fc03     ................
  414eb0:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  414ec0:	f807 f003 fc0f fc0f c00c c00c c00c c00c     ................
  414ed0:	c00c c00f 8007 0003 0003 8007 c00f c00c     ................
  414ee0:	c00c c00c c00c c00c fc0f fc0f fc0f fc0f     ................
  414ef0:	8003 0007 000e 000c 000c 000e 0007 0003     ................
  414f00:	1803 9c07 cc0f cc0c cc0c cc0c cc0c fc0c     ................
  414f10:	780e 3006 0000 000c 000c f0ff f8ff 1c0c     .x.0............
  414f20:	1c0c 380c 300c 0000 f00f f80f 1c00 0c00     ...8.0..........
  414f30:	0c00 0c00 0c00 1c00 f80f f00f c00f e00f     ................
  414f40:	7000 3800 1c00 1c00 3800 7000 e00f c00f     .p.8.....8.p....
  414f50:	f00f f80f 1c00 1c00 f800 f800 1c00 1c00     ................
  414f60:	f80f f00f 0c0c 1c0e 3807 f003 e001 e001     .........8......
  414f70:	f003 3807 1c0e 0c0c 000c 000e 0c07 9c03     ...8............
  414f80:	f801 f001 8003 0007 000e 000c 0c0c 1c0c     ................
  414f90:	3c0c 7c0c ec0c cc0d 8c0f 0c0f 0c0e 0c0c     .<.|............
  414fa0:	0000 0003 8007 f03f f87c 1ce0 0cc0 0cc0     ......?.|.......
  414fb0:	0cc0 0000 0c03 0c03 fc3f fc7f 0ce3 0cc3     ........?.......
  414fc0:	0cc0 0ce0 0c70 0c30 0000 0cc0 0cc0 0cc0     ....p.0.........
  414fd0:	1ce0 f87c f03f 8007 0003 0000 00c0 00c0     ..|.?...........
  414fe0:	00c0 00c0 00c0 00c0 00c0 00c0 00c0 00c0     ................
  414ff0:	fcff fcff fcff fcff fcff fcff fcff fcff     ................
  415000:	fcff fcff 4449 454c 0000 0000 0a0d 0000     ....IDLE........
  415010:	7325 0909 6325 2509 0975 7525 2509 0d75     %s..%c.%u.%u.%u.
  415020:	000a 0000 6d54 2072 7653 0063 4d49 5355     ....Tmr Svc.IMUS
  415030:	6d61 6c70 2065 203d 6c25 2075 736d 0a0d     ample = %lu ms..
  415040:	0000 0000 4d49 5355 6d61 6c70 2065 6156     ....IMUSample Va
  415050:	756c 2065 7245 6f72 2072 255b 5d66 0a0d     lue Error [%f]..
  415060:	0000 0000 6954 656d 4972 554d 0000 0000     ....TimerIMU....
  415070:	7245 6f72 2072 4d49 2155 0000 6143 696c     Error IMU!..Cali
  415080:	7262 7461 6f69 206e 4d49 0055 7325 5320     bration IMU.%s S
  415090:	6174 7472 6e69 2e67 2e2e 000a 4d49 2055     tarting.....IMU 
  4150a0:	6f4c 0077 4d49 2055 6948 6867 0000 0000     Low.IMU High....
  4150b0:	6143 696c 7262 7461 6f69 206e 6f44 656e     Calibration Done
  4150c0:	2021 445b 7665 6369 2065 7325 0a5d 0000     ! [Device %s]...
  4150d0:	654e 2077 6341 6563 206c 664f 7366 7465     New Accel Offset
  4150e0:	3a73 5b20 2058 203d 3025 332e 5d66 5b20     s: [X = %0.3f] [
  4150f0:	2059 203d 3025 332e 5d66 5b20 205a 203d     Y = %0.3f] [Z = 
  415100:	3025 332e 5d66 000a 654e 2077 7947 6f72     %0.3f]..New Gyro
  415110:	4f20 6666 6573 7374 203a 585b 3d20 2520      Offsets: [X = %
  415120:	2e30 6633 205d 595b 3d20 2520 2e30 6633     0.3f] [Y = %0.3f
  415130:	205d 5a5b 3d20 2520 2e30 6633 0a5d 0000     ] [Z = %0.3f]...
  415140:	4d49 2055 6f4e 2074 6f46 6e75 2164 0a0d     IMU Not Found!..
  415150:	0000 0000 6c41 6870 2061 6f43 706d 2e6c     ....Alpha Compl.
  415160:	4620 6c69 6574 0072 7325 3d20 2520 2e30      Filter.%s = %0.
  415170:	6635 0a0d 0000 0000 7325 5620 6c61 6575     5f......%s Value
  415180:	4520 7272 726f 5b20 6625 0d5d 000a 0000      Error [%f].....
  415190:	6341 6563 4f6c 6666 6573 5874 0000 0000     AccelOffsetX....
  4151a0:	6341 6563 4f6c 6666 6573 5974 0000 0000     AccelOffsetY....
  4151b0:	6341 6563 4f6c 6666 6573 5a74 0000 0000     AccelOffsetZ....
  4151c0:	7947 6f72 664f 7366 7465 0058 7947 6f72     GyroOffsetX.Gyro
  4151d0:	664f 7366 7465 0059 7947 6f72 664f 7366     OffsetY.GyroOffs
  4151e0:	7465 005a 6341 6563 006c 0000 7947 6f72     etZ.Accel...Gyro
  4151f0:	0000 0000 7257 6e6f 2067 7375 2065 6d63     ....Wrong use cm
  415200:	4864 6e61 6c64 7265 664f 7366 7465 0a0d     dHandlerOffset..
  415210:	0000 0000 4151 676e 656c 0000 4251 6169     ....QAngle..QBia
  415220:	0073 0000 4d52 6165 7573 6572 0000 0000     s...RMeasure....
  415230:	7473 6361 206b 766f 7265 6c66 776f 2520     stack overflow %
  415240:	2078 7325 0a0d 0000 2d2d 202d 754e 626d     x %s....--- Numb
  415250:	7265 6f20 2066 6154 6b73 3a73 2520 0a75     er of Tasks: %u.
  415260:	0000 0000 614e 656d 0909 7453 7461 0965     ....Name..State.
  415270:	7250 6f69 0972 7453 6361 096b 754e 0a6d     Prior.Stack.Num.
  415280:	0000 0000 7246 6565 4820 6165 3a70 2520     ....Free Heap: %
  415290:	756c 000a 4d49 5f55 7246 6565 5452 534f     lu..IMU_FreeRTOS
  4152a0:	0000 0000 7325 000a 6556 7372 6f69 3a6e     ....%s..Version:
  4152b0:	2520 0a73 0000 0000 654c 3064 0000 0000      %s.....Led0....
  4152c0:	6146 6c69 6465 7420 206f 7263 6165 6574     Failed to create
  4152d0:	7420 7365 2074 656c 2064 6174 6b73 0a0d      test led task..
  4152e0:	0000 0000 6154 6b73 4c20 6465 2030 7243     ....Task Led0 Cr
  4152f0:	6165 6574 2164 000a 4d49 5f55 0054 0000     eated!..IMU_T...
  415300:	6146 6c69 6465 7420 206f 7263 6165 6574     Failed to create
  415310:	7420 7365 2074 4d49 5455 7361 0d6b 000a      test IMUTask...
  415320:	6154 6b73 4920 554d 545f 4320 6572 7461     Task IMU_T Creat
  415330:	6465 0a21 0000 0000 434c 5f44 0054 0000     ed!.....LCD_T...
  415340:	6146 6c69 6465 7420 206f 7263 6165 6574     Failed to create
  415350:	7420 7365 2074 434c 5444 7361 0d6b 000a      test LCDTask...
  415360:	6154 6b73 4c20 4443 545f 4320 6572 7461     Task LCD_T Creat
  415370:	6465 0a21 0000 0000 5854 545f 0000 0000     ed!.....TX_T....
  415380:	6146 6c69 6465 7420 206f 7263 6165 6574     Failed to create
  415390:	7420 7365 2074 5854 545f 7361 0d6b 000a      test TX_Task...
  4153a0:	6154 6b73 5420 5f58 2054 7243 6165 6574     Task TX_T Create
  4153b0:	2164 000a 5852 545f 0000 0000 6146 6c69     d!..RX_T....Fail
  4153c0:	6465 7420 206f 7263 6165 6574 7420 7365     ed to create tes
  4153d0:	2074 5852 545f 7361 0d6b 000a 6154 6b73     t RX_Task...Task
  4153e0:	5220 5f58 2054 7243 6165 6574 2164 000a      RX_T Created!..

004153f0 <atanlo>:
  4153f0:	65e2 222f 2b7f 3c7a 5c07 3314 a626 3c81     .e/".+z<.\.3&..<
  415400:	cbbd 7af0 0788 3c70 5c07 3314 a626 3c91     ...z..p<.\.3&..<

00415410 <atanhi>:
  415410:	bb4f 0561 ac67 3fdd 2d18 5444 21fb 3fe9     O.a.g..?.-DT.!.?
  415420:	f69b d281 730b 3fef 2d18 5444 21fb 3ff9     .....s.?.-DT.!.?

00415430 <npio2_hw>:
  415430:	21fb 3ff9 21fb 4009 d97c 4012 21fb 4019     .!.?.!.@|..@.!.@
  415440:	6a7a 401f d97c 4022 fdbb 4025 21fb 4029     zj.@|."@..%@.!)@
  415450:	463a 402c 6a7a 402f 475c 4031 d97c 4032     :F,@zj/@\G1@|.2@
  415460:	6b9c 4034 fdbb 4035 8fdb 4037 21fb 4039     .k4@..5@..7@.!9@
  415470:	b41b 403a 463a 403c d85a 403d 6a7a 403f     ..:@:F<@Z.=@zj?@
  415480:	7e4c 4040 475c 4041 106c 4042 d97c 4042     L~@@\GA@l.B@|.B@
  415490:	a28c 4043 6b9c 4044 34ac 4045 fdbb 4045     ..C@.kD@.4E@..E@
  4154a0:	c6cb 4046 8fdb 4047 58eb 4048 21fb 4049     ..F@..G@.XH@.!I@

004154b0 <two_over_pi>:
  4154b0:	f983 00a2 4e44 006e 29fc 0015 57d1 0027     ....DNn..)...W'.
  4154c0:	34dd 00f5 db62 00c0 993c 0095 9041 0043     .4..b...<...A.C.
  4154d0:	5163 00fe debb 00ab 61b7 00c5 6e3a 0024     cQ.......a..:n$.
  4154e0:	4dd2 0042 0649 00e0 ea09 002e 921c 00d1     .MB.I...........
  4154f0:	1deb 00fe b129 001c 3ee8 00a7 35f5 0082     ....)....>...5..
  415500:	bb44 002e e99c 0084 26b4 0070 7e41 005f     D........&p.A~_.
  415510:	91d6 0039 8353 0039 f49c 0039 5f8b 0084     ..9.S.9...9.._..
  415520:	f928 00bd 1ff8 003b ffde 0097 980f 0005     (.....;.........
  415530:	2f11 00ef 5a0a 008b 1f6d 006d 7ecf 0036     ./...Z..m.m..~6.
  415540:	cb09 0027 4f46 00b7 669e 003f ea2d 005f     ..'.FO...f?.-._.
  415550:	27ba 0075 ebe5 00c7 7b3d 00f1 39f7 0007     .'u.....={...9..
  415560:	5292 008a 6bfb 00ea b11f 005f 5d08 008d     .R...k...._..]..
  415570:	0330 0056 fc7b 0046 abf0 006b bc20 00cf     0.V.{.F...k. ...
  415580:	f436 009a a9e3 001d 615e 0091 1b08 00e6     6.......^a......
  415590:	9985 0065 14a0 005f 408d 0068 d880 00ff     ..e..._..@h.....
  4155a0:	7327 004d 0606 0031 56ca 0015 a8c9 0073     'sM...1..V....s.
  4155b0:	e27b 0060 8c6b 00c0                         {.`.k...

004155b8 <init_jk>:
  4155b8:	0002 0000 0003 0000 0004 0000 0006 0000     ................

004155c8 <PIo2>:
  4155c8:	0000 4000 21fb 3ff9 0000 0000 442d 3e74     ...@.!.?....-Dt>
  4155d8:	0000 8000 4698 3cf8 0000 6000 cc51 3b78     .....F.<...`Q.x;
  4155e8:	0000 8000 1b83 39f0 0000 4000 2520 387a     .......9...@ %z8
  4155f8:	0000 8000 8222 36e3 0000 0000 f31d 3569     ...."..6......i5

00415608 <_ctype_>:
  415608:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  415618:	2020 2020 2020 2020 2020 2020 2020 2020                     
  415628:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  415638:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  415648:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  415658:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  415668:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  415678:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  415688:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...
  41570c:	0043 0000                                   C...

00415710 <_global_impure_ptr>:
  415710:	01b8 2000                                   ... 

00415714 <fpinan.5370>:
  415714:	0034 0000 fbce ffff 03cb 0000 0001 0000     4...............
  415724:	0000 0000 666e 0000 6e69 7469 0079 0000     ....nf..inity...
  415734:	6e61 0000                                   an..

00415738 <tinytens>:
  415738:	89bc 97d8 d2b2 3c9c a733 d5a8 f623 3949     .......<3...#.I9
  415748:	a73d 44f4 0ffd 32a5 979d cf8c ba08 255b     =..D...2......[%
  415758:	6f43 64ac 0628 1168                         Co.d(.h.

00415760 <fpi.5334>:
  415760:	0035 0000 fbce ffff 03cb 0000 0001 0000     5...............
  415770:	0000 0000                                   ....

00415774 <zeroes.7035>:
  415774:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  415784:	4e49 0046 6e69 0066 414e 004e 616e 006e     INF.inf.NAN.nan.
  415794:	3130 3332 3534 3736 3938 4241 4443 4645     0123456789ABCDEF
  4157a4:	0000 0000 3130 3332 3534 3736 3938 6261     ....0123456789ab
  4157b4:	6463 6665 0000 0000 6e28 6c75 296c 0000     cdef....(null)..
  4157c4:	0030 0000                                   0...

004157c8 <blanks.7034>:
  4157c8:	2020 2020 2020 2020 2020 2020 2020 2020                     

004157d8 <zeroes.6993>:
  4157d8:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000

004157e8 <blanks.6992>:
  4157e8:	2020 2020 2020 2020 2020 2020 2020 2020                     
  4157f8:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.

00415808 <__hexdig>:
	...
  415838:	1110 1312 1514 1716 1918 0000 0000 0000     ................
  415848:	1a00 1c1b 1e1d 001f 0000 0000 0000 0000     ................
	...
  415868:	1a00 1c1b 1e1d 001f 0000 0000 0000 0000     ................
	...
  415908:	4f50 4953 0058 0000 002e 0000 0000 0000     POSIX...........

00415918 <__mprec_tens>:
  415918:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  415928:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  415938:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  415948:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  415958:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  415968:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  415978:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  415988:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  415998:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  4159a8:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  4159b8:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  4159c8:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  4159d8:	9db4 79d9 7843 44ea                         ...yCx.D

004159e0 <__mprec_bigtens>:
  4159e0:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  4159f0:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  415a00:	bf3c 7f73 4fdd 7515                         <.s..O.u

00415a08 <p05.5373>:
  415a08:	0005 0000 0019 0000 007d 0000               ........}...

00415a14 <_init>:
  415a14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  415a16:	bf00      	nop
  415a18:	bcf8      	pop	{r3, r4, r5, r6, r7}
  415a1a:	bc08      	pop	{r3}
  415a1c:	469e      	mov	lr, r3
  415a1e:	4770      	bx	lr

00415a20 <__init_array_start>:
  415a20:	00410669 	.word	0x00410669

00415a24 <__frame_dummy_init_array_entry>:
  415a24:	004000e9                                ..@.

00415a28 <_fini>:
  415a28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  415a2a:	bf00      	nop
  415a2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  415a2e:	bc08      	pop	{r3}
  415a30:	469e      	mov	lr, r3
  415a32:	4770      	bx	lr

00415a34 <__fini_array_start>:
  415a34:	004000c5 	.word	0x004000c5

Disassembly of section .relocate:

20000000 <SystemInit>:
 * Initialize the System and update the SystemFrequency variable.
 */
__no_inline
RAMFUNC
void SystemInit(void)
{
20000000:	b480      	push	{r7}
20000002:	af00      	add	r7, sp, #0
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC->EEFC_FMR = EEFC_FMR_FWS(3);
20000004:	4b28      	ldr	r3, [pc, #160]	; (200000a8 <SystemInit+0xa8>)
20000006:	f44f 7240 	mov.w	r2, #768	; 0x300
2000000a:	601a      	str	r2, [r3, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2000000c:	4b27      	ldr	r3, [pc, #156]	; (200000ac <SystemInit+0xac>)
2000000e:	6a1b      	ldr	r3, [r3, #32]
20000010:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
20000014:	2b00      	cmp	r3, #0
20000016:	d109      	bne.n	2000002c <SystemInit+0x2c>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20000018:	4b24      	ldr	r3, [pc, #144]	; (200000ac <SystemInit+0xac>)
2000001a:	4a25      	ldr	r2, [pc, #148]	; (200000b0 <SystemInit+0xb0>)
2000001c:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2000001e:	bf00      	nop
20000020:	4b22      	ldr	r3, [pc, #136]	; (200000ac <SystemInit+0xac>)
20000022:	6e9b      	ldr	r3, [r3, #104]	; 0x68
20000024:	f003 0301 	and.w	r3, r3, #1
20000028:	2b00      	cmp	r3, #0
2000002a:	d0f9      	beq.n	20000020 <SystemInit+0x20>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
2000002c:	4b1f      	ldr	r3, [pc, #124]	; (200000ac <SystemInit+0xac>)
2000002e:	4a21      	ldr	r2, [pc, #132]	; (200000b4 <SystemInit+0xb4>)
20000030:	621a      	str	r2, [r3, #32]
	CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
20000032:	bf00      	nop
20000034:	4b1d      	ldr	r3, [pc, #116]	; (200000ac <SystemInit+0xac>)
20000036:	6e9b      	ldr	r3, [r3, #104]	; 0x68
20000038:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
2000003c:	2b00      	cmp	r3, #0
2000003e:	d0f9      	beq.n	20000034 <SystemInit+0x34>
	}
	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20000040:	4a1a      	ldr	r2, [pc, #104]	; (200000ac <SystemInit+0xac>)
20000042:	4b1a      	ldr	r3, [pc, #104]	; (200000ac <SystemInit+0xac>)
20000044:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20000046:	f023 0303 	bic.w	r3, r3, #3
2000004a:	f043 0301 	orr.w	r3, r3, #1
2000004e:	6313      	str	r3, [r2, #48]	; 0x30
		                    PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000050:	bf00      	nop
20000052:	4b16      	ldr	r3, [pc, #88]	; (200000ac <SystemInit+0xac>)
20000054:	6e9b      	ldr	r3, [r3, #104]	; 0x68
20000056:	f003 0308 	and.w	r3, r3, #8
2000005a:	2b00      	cmp	r3, #0
2000005c:	d0f9      	beq.n	20000052 <SystemInit+0x52>
	}

	/* Initialize PLL */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2000005e:	4b13      	ldr	r3, [pc, #76]	; (200000ac <SystemInit+0xac>)
20000060:	4a15      	ldr	r2, [pc, #84]	; (200000b8 <SystemInit+0xb8>)
20000062:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20000064:	bf00      	nop
20000066:	4b11      	ldr	r3, [pc, #68]	; (200000ac <SystemInit+0xac>)
20000068:	6e9b      	ldr	r3, [r3, #104]	; 0x68
2000006a:	f003 0302 	and.w	r3, r3, #2
2000006e:	2b00      	cmp	r3, #0
20000070:	d0f9      	beq.n	20000066 <SystemInit+0x66>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | 
20000072:	4b0e      	ldr	r3, [pc, #56]	; (200000ac <SystemInit+0xac>)
20000074:	2211      	movs	r2, #17
20000076:	631a      	str	r2, [r3, #48]	; 0x30
	PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000078:	bf00      	nop
2000007a:	4b0c      	ldr	r3, [pc, #48]	; (200000ac <SystemInit+0xac>)
2000007c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
2000007e:	f003 0308 	and.w	r3, r3, #8
20000082:	2b00      	cmp	r3, #0
20000084:	d0f9      	beq.n	2000007a <SystemInit+0x7a>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
20000086:	4b09      	ldr	r3, [pc, #36]	; (200000ac <SystemInit+0xac>)
20000088:	2212      	movs	r2, #18
2000008a:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
2000008c:	bf00      	nop
2000008e:	4b07      	ldr	r3, [pc, #28]	; (200000ac <SystemInit+0xac>)
20000090:	6e9b      	ldr	r3, [r3, #104]	; 0x68
20000092:	f003 0308 	and.w	r3, r3, #8
20000096:	2b00      	cmp	r3, #0
20000098:	d0f9      	beq.n	2000008e <SystemInit+0x8e>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2000009a:	4b08      	ldr	r3, [pc, #32]	; (200000bc <SystemInit+0xbc>)
2000009c:	4a08      	ldr	r2, [pc, #32]	; (200000c0 <SystemInit+0xc0>)
2000009e:	601a      	str	r2, [r3, #0]
}
200000a0:	bf00      	nop
200000a2:	46bd      	mov	sp, r7
200000a4:	bc80      	pop	{r7}
200000a6:	4770      	bx	lr
200000a8:	400e0a00 	.word	0x400e0a00
200000ac:	400e0400 	.word	0x400e0400
200000b0:	00370809 	.word	0x00370809
200000b4:	01370809 	.word	0x01370809
200000b8:	20073f01 	.word	0x20073f01
200000bc:	20000198 	.word	0x20000198
200000c0:	02dc6c00 	.word	0x02dc6c00

200000c4 <system_init_flash>:
 * Initialize flash.
 */
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
200000c4:	b480      	push	{r7}
200000c6:	b083      	sub	sp, #12
200000c8:	af00      	add	r7, sp, #0
200000ca:	6078      	str	r0, [r7, #4]
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200000cc:	687b      	ldr	r3, [r7, #4]
200000ce:	4a11      	ldr	r2, [pc, #68]	; (20000114 <system_init_flash+0x50>)
200000d0:	4293      	cmp	r3, r2
200000d2:	d803      	bhi.n	200000dc <system_init_flash+0x18>
		EFC->EEFC_FMR = EEFC_FMR_FWS(0);
200000d4:	4b10      	ldr	r3, [pc, #64]	; (20000118 <system_init_flash+0x54>)
200000d6:	2200      	movs	r2, #0
200000d8:	601a      	str	r2, [r3, #0]
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
		EFC->EEFC_FMR = EEFC_FMR_FWS(2);
	} else {
		EFC->EEFC_FMR = EEFC_FMR_FWS(3);
	}
}
200000da:	e015      	b.n	20000108 <system_init_flash+0x44>
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
		EFC->EEFC_FMR = EEFC_FMR_FWS(0);
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200000dc:	687b      	ldr	r3, [r7, #4]
200000de:	4a0f      	ldr	r2, [pc, #60]	; (2000011c <system_init_flash+0x58>)
200000e0:	4293      	cmp	r3, r2
200000e2:	d804      	bhi.n	200000ee <system_init_flash+0x2a>
		EFC->EEFC_FMR = EEFC_FMR_FWS(1);
200000e4:	4b0c      	ldr	r3, [pc, #48]	; (20000118 <system_init_flash+0x54>)
200000e6:	f44f 7280 	mov.w	r2, #256	; 0x100
200000ea:	601a      	str	r2, [r3, #0]
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
		EFC->EEFC_FMR = EEFC_FMR_FWS(2);
	} else {
		EFC->EEFC_FMR = EEFC_FMR_FWS(3);
	}
}
200000ec:	e00c      	b.n	20000108 <system_init_flash+0x44>
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
		EFC->EEFC_FMR = EEFC_FMR_FWS(0);
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
		EFC->EEFC_FMR = EEFC_FMR_FWS(1);
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200000ee:	687b      	ldr	r3, [r7, #4]
200000f0:	4a0b      	ldr	r2, [pc, #44]	; (20000120 <system_init_flash+0x5c>)
200000f2:	4293      	cmp	r3, r2
200000f4:	d804      	bhi.n	20000100 <system_init_flash+0x3c>
		EFC->EEFC_FMR = EEFC_FMR_FWS(2);
200000f6:	4b08      	ldr	r3, [pc, #32]	; (20000118 <system_init_flash+0x54>)
200000f8:	f44f 7200 	mov.w	r2, #512	; 0x200
200000fc:	601a      	str	r2, [r3, #0]
	} else {
		EFC->EEFC_FMR = EEFC_FMR_FWS(3);
	}
}
200000fe:	e003      	b.n	20000108 <system_init_flash+0x44>
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
		EFC->EEFC_FMR = EEFC_FMR_FWS(1);
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
		EFC->EEFC_FMR = EEFC_FMR_FWS(2);
	} else {
		EFC->EEFC_FMR = EEFC_FMR_FWS(3);
20000100:	4b05      	ldr	r3, [pc, #20]	; (20000118 <system_init_flash+0x54>)
20000102:	f44f 7240 	mov.w	r2, #768	; 0x300
20000106:	601a      	str	r2, [r3, #0]
	}
}
20000108:	bf00      	nop
2000010a:	370c      	adds	r7, #12
2000010c:	46bd      	mov	sp, r7
2000010e:	bc80      	pop	{r7}
20000110:	4770      	bx	lr
20000112:	bf00      	nop
20000114:	01406f3f 	.word	0x01406f3f
20000118:	400e0a00 	.word	0x400e0a00
2000011c:	01e847ff 	.word	0x01e847ff
20000120:	02dc6bff 	.word	0x02dc6bff
20000124:	00000000 	.word	0x00000000

20000128 <alpha>:
20000128:	ac710cb3 3fe6db8b                       ..q....?

20000130 <offsetAcelIMU>:
20000130:	33333333 c04cb333 00000000 401c0000     33333.L........@
20000140:	00000000 c0140000 33333333 c04cb333     ........33333.L.
20000150:	00000000 401c0000 00000000 c0140000     .......@........

20000160 <offsetGyroIMU>:
	...
20000174:	3ff40000 00000000 00000000 00000000     ...?............
	...
2000018c:	3ff40000                                ...?

20000190 <sizeRecBuf>:
20000190:	00000032                                2...

20000194 <timer>:
20000194:	000003e8                                ....

20000198 <SystemCoreClock>:
20000198:	003d0900                                ..=.

2000019c <uxCriticalNesting>:
2000019c:	aaaaaaaa                                ....

200001a0 <xFreeBytesRemaining>:
200001a0:	000035f0                                .5..

200001a4 <xNextTaskUnblockTime>:
200001a4:	ffffffff                                ....

200001a8 <dt>:
200001a8:	47ae147b 3f947ae1                       {..G.z.?

200001b0 <timerIMU>:
200001b0:	00000014                                ....

200001b4 <__ctype_ptr__>:
200001b4:	00415608                                .VA.

200001b8 <impure_data>:
200001b8:	00000000 200004a4 2000050c 20000574     ....... ... t.. 
	...
200001ec:	0041570c 00000000 00000000 00000000     .WA.............
	...
20000260:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
20000270:	0005deec 0000000b 00000000 00000000     ................
	...

200005e0 <_impure_ptr>:
200005e0:	200001b8                                ... 

200005e4 <lconv>:
200005e4:	00415910 004157a4 004157a4 004157a4     .YA..WA..WA..WA.
200005f4:	004157a4 004157a4 004157a4 004157a4     .WA..WA..WA..WA.
20000604:	004157a4 004157a4 ffffffff ffffffff     .WA..WA.........
20000614:	ffffffff 0000ffff                       ........

2000061c <lc_ctype_charset>:
2000061c:	49435341 00000049 00000000 00000000     ASCII...........
	...

2000063c <__mb_cur_max>:
2000063c:	00000001                                ....

20000640 <__malloc_av_>:
	...
20000648:	20000640 20000640 20000648 20000648     @.. @.. H.. H.. 
20000658:	20000650 20000650 20000658 20000658     P.. P.. X.. X.. 
20000668:	20000660 20000660 20000668 20000668     `.. `.. h.. h.. 
20000678:	20000670 20000670 20000678 20000678     p.. p.. x.. x.. 
20000688:	20000680 20000680 20000688 20000688     ... ... ... ... 
20000698:	20000690 20000690 20000698 20000698     ... ... ... ... 
200006a8:	200006a0 200006a0 200006a8 200006a8     ... ... ... ... 
200006b8:	200006b0 200006b0 200006b8 200006b8     ... ... ... ... 
200006c8:	200006c0 200006c0 200006c8 200006c8     ... ... ... ... 
200006d8:	200006d0 200006d0 200006d8 200006d8     ... ... ... ... 
200006e8:	200006e0 200006e0 200006e8 200006e8     ... ... ... ... 
200006f8:	200006f0 200006f0 200006f8 200006f8     ... ... ... ... 
20000708:	20000700 20000700 20000708 20000708     ... ... ... ... 
20000718:	20000710 20000710 20000718 20000718     ... ... ... ... 
20000728:	20000720 20000720 20000728 20000728      ..  .. (.. (.. 
20000738:	20000730 20000730 20000738 20000738     0.. 0.. 8.. 8.. 
20000748:	20000740 20000740 20000748 20000748     @.. @.. H.. H.. 
20000758:	20000750 20000750 20000758 20000758     P.. P.. X.. X.. 
20000768:	20000760 20000760 20000768 20000768     `.. `.. h.. h.. 
20000778:	20000770 20000770 20000778 20000778     p.. p.. x.. x.. 
20000788:	20000780 20000780 20000788 20000788     ... ... ... ... 
20000798:	20000790 20000790 20000798 20000798     ... ... ... ... 
200007a8:	200007a0 200007a0 200007a8 200007a8     ... ... ... ... 
200007b8:	200007b0 200007b0 200007b8 200007b8     ... ... ... ... 
200007c8:	200007c0 200007c0 200007c8 200007c8     ... ... ... ... 
200007d8:	200007d0 200007d0 200007d8 200007d8     ... ... ... ... 
200007e8:	200007e0 200007e0 200007e8 200007e8     ... ... ... ... 
200007f8:	200007f0 200007f0 200007f8 200007f8     ... ... ... ... 
20000808:	20000800 20000800 20000808 20000808     ... ... ... ... 
20000818:	20000810 20000810 20000818 20000818     ... ... ... ... 
20000828:	20000820 20000820 20000828 20000828      ..  .. (.. (.. 
20000838:	20000830 20000830 20000838 20000838     0.. 0.. 8.. 8.. 
20000848:	20000840 20000840 20000848 20000848     @.. @.. H.. H.. 
20000858:	20000850 20000850 20000858 20000858     P.. P.. X.. X.. 
20000868:	20000860 20000860 20000868 20000868     `.. `.. h.. h.. 
20000878:	20000870 20000870 20000878 20000878     p.. p.. x.. x.. 
20000888:	20000880 20000880 20000888 20000888     ... ... ... ... 
20000898:	20000890 20000890 20000898 20000898     ... ... ... ... 
200008a8:	200008a0 200008a0 200008a8 200008a8     ... ... ... ... 
200008b8:	200008b0 200008b0 200008b8 200008b8     ... ... ... ... 
200008c8:	200008c0 200008c0 200008c8 200008c8     ... ... ... ... 
200008d8:	200008d0 200008d0 200008d8 200008d8     ... ... ... ... 
200008e8:	200008e0 200008e0 200008e8 200008e8     ... ... ... ... 
200008f8:	200008f0 200008f0 200008f8 200008f8     ... ... ... ... 
20000908:	20000900 20000900 20000908 20000908     ... ... ... ... 
20000918:	20000910 20000910 20000918 20000918     ... ... ... ... 
20000928:	20000920 20000920 20000928 20000928      ..  .. (.. (.. 
20000938:	20000930 20000930 20000938 20000938     0.. 0.. 8.. 8.. 
20000948:	20000940 20000940 20000948 20000948     @.. @.. H.. H.. 
20000958:	20000950 20000950 20000958 20000958     P.. P.. X.. X.. 
20000968:	20000960 20000960 20000968 20000968     `.. `.. h.. h.. 
20000978:	20000970 20000970 20000978 20000978     p.. p.. x.. x.. 
20000988:	20000980 20000980 20000988 20000988     ... ... ... ... 
20000998:	20000990 20000990 20000998 20000998     ... ... ... ... 
200009a8:	200009a0 200009a0 200009a8 200009a8     ... ... ... ... 
200009b8:	200009b0 200009b0 200009b8 200009b8     ... ... ... ... 
200009c8:	200009c0 200009c0 200009c8 200009c8     ... ... ... ... 
200009d8:	200009d0 200009d0 200009d8 200009d8     ... ... ... ... 
200009e8:	200009e0 200009e0 200009e8 200009e8     ... ... ... ... 
200009f8:	200009f0 200009f0 200009f8 200009f8     ... ... ... ... 
20000a08:	20000a00 20000a00 20000a08 20000a08     ... ... ... ... 
20000a18:	20000a10 20000a10 20000a18 20000a18     ... ... ... ... 
20000a28:	20000a20 20000a20 20000a28 20000a28      ..  .. (.. (.. 
20000a38:	20000a30 20000a30 20000a38 20000a38     0.. 0.. 8.. 8.. 

20000a48 <__malloc_trim_threshold>:
20000a48:	00020000                                ....

20000a4c <__malloc_sbrk_base>:
20000a4c:	ffffffff                                ....

20000a50 <__wctomb>:
20000a50:	00413db5                                .=A.
