{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1641119254414 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641119254422 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 02 18:27:34 2022 " "Processing started: Sun Jan 02 18:27:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641119254422 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119254422 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ece385_finalproject -c ece385_finalproject " "Command: quartus_map --read_settings_files=on --write_settings_files=off ece385_finalproject -c ece385_finalproject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119254422 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1641119255544 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1641119255544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "music.sv 1 1 " "Found 1 design units, including 1 entities, in source file music.sv" { { "Info" "ISGN_ENTITY_NAME" "1 music " "Found entity 1: music" {  } { { "music.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/music.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119265266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audio_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audio_interface-Behavorial " "Found design unit 1: audio_interface-Behavorial" {  } { { "audio_interface.vhd" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/audio_interface.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265657 ""} { "Info" "ISGN_ENTITY_NAME" "1 audio_interface " "Found entity 1: audio_interface" {  } { { "audio_interface.vhd" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/audio_interface.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119265657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio " "Found entity 1: audio" {  } { { "audio.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/audio.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119265657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/ece385_finalproject_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file ece385_finalproject_soc/synthesis/ece385_finalproject_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 ece385_finalproject_soc " "Found entity 1: ece385_finalproject_soc" {  } { { "ece385_finalproject_soc/synthesis/ece385_finalproject_soc.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/ece385_finalproject_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119265672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ece385_finalproject_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "ece385_finalproject_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119265672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file ece385_finalproject_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "ece385_finalproject_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119265672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ece385_finalproject_soc_irq_mapper " "Found entity 1: ece385_finalproject_soc_irq_mapper" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_irq_mapper.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119265688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ece385_finalproject_soc_mm_interconnect_0 " "Found entity 1: ece385_finalproject_soc_mm_interconnect_0" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119265688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ece385_finalproject_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: ece385_finalproject_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119265704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ece385_finalproject_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: ece385_finalproject_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119265704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file ece385_finalproject_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "ece385_finalproject_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119265704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file ece385_finalproject_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "ece385_finalproject_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119265719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file ece385_finalproject_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "ece385_finalproject_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119265719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file ece385_finalproject_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "ece385_finalproject_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119265719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ece385_finalproject_soc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: ece385_finalproject_soc_mm_interconnect_0_rsp_mux_001" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119265719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file ece385_finalproject_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "ece385_finalproject_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265738 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "ece385_finalproject_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119265738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ece385_finalproject_soc_mm_interconnect_0_rsp_mux " "Found entity 1: ece385_finalproject_soc_mm_interconnect_0_rsp_mux" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119265742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ece385_finalproject_soc_mm_interconnect_0_rsp_demux_001 " "Found entity 1: ece385_finalproject_soc_mm_interconnect_0_rsp_demux_001" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119265743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ece385_finalproject_soc_mm_interconnect_0_rsp_demux " "Found entity 1: ece385_finalproject_soc_mm_interconnect_0_rsp_demux" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119265743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ece385_finalproject_soc_mm_interconnect_0_cmd_mux_001 " "Found entity 1: ece385_finalproject_soc_mm_interconnect_0_cmd_mux_001" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119265743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ece385_finalproject_soc_mm_interconnect_0_cmd_mux " "Found entity 1: ece385_finalproject_soc_mm_interconnect_0_cmd_mux" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119265759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ece385_finalproject_soc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: ece385_finalproject_soc_mm_interconnect_0_cmd_demux_001" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119265759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ece385_finalproject_soc_mm_interconnect_0_cmd_demux " "Found entity 1: ece385_finalproject_soc_mm_interconnect_0_cmd_demux" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119265759 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ece385_finalproject_soc_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at ece385_finalproject_soc_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641119265759 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ece385_finalproject_soc_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at ece385_finalproject_soc_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641119265759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ece385_finalproject_soc_mm_interconnect_0_router_003_default_decode " "Found entity 1: ece385_finalproject_soc_mm_interconnect_0_router_003_default_decode" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265775 ""} { "Info" "ISGN_ENTITY_NAME" "2 ece385_finalproject_soc_mm_interconnect_0_router_003 " "Found entity 2: ece385_finalproject_soc_mm_interconnect_0_router_003" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119265775 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ece385_finalproject_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at ece385_finalproject_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641119265775 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ece385_finalproject_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at ece385_finalproject_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641119265775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ece385_finalproject_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: ece385_finalproject_soc_mm_interconnect_0_router_002_default_decode" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265775 ""} { "Info" "ISGN_ENTITY_NAME" "2 ece385_finalproject_soc_mm_interconnect_0_router_002 " "Found entity 2: ece385_finalproject_soc_mm_interconnect_0_router_002" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119265775 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ece385_finalproject_soc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at ece385_finalproject_soc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641119265775 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ece385_finalproject_soc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at ece385_finalproject_soc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641119265775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ece385_finalproject_soc_mm_interconnect_0_router_001_default_decode " "Found entity 1: ece385_finalproject_soc_mm_interconnect_0_router_001_default_decode" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265775 ""} { "Info" "ISGN_ENTITY_NAME" "2 ece385_finalproject_soc_mm_interconnect_0_router_001 " "Found entity 2: ece385_finalproject_soc_mm_interconnect_0_router_001" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119265775 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ece385_finalproject_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at ece385_finalproject_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641119265790 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ece385_finalproject_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at ece385_finalproject_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641119265790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ece385_finalproject_soc_mm_interconnect_0_router_default_decode " "Found entity 1: ece385_finalproject_soc_mm_interconnect_0_router_default_decode" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265790 ""} { "Info" "ISGN_ENTITY_NAME" "2 ece385_finalproject_soc_mm_interconnect_0_router " "Found entity 2: ece385_finalproject_soc_mm_interconnect_0_router" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119265790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ece385_finalproject_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "ece385_finalproject_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119265790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece385_finalproject_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "ece385_finalproject_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119265806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece385_finalproject_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "ece385_finalproject_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119265806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece385_finalproject_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "ece385_finalproject_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119265806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece385_finalproject_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "ece385_finalproject_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119265822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece385_finalproject_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "ece385_finalproject_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119265822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ece385_finalproject_soc_sysid_qsys_0 " "Found entity 1: ece385_finalproject_soc_sysid_qsys_0" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_sysid_qsys_0.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119265822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ece385_finalproject_soc_sdram_input_efifo_module " "Found entity 1: ece385_finalproject_soc_sdram_input_efifo_module" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_sdram.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265837 ""} { "Info" "ISGN_ENTITY_NAME" "2 ece385_finalproject_soc_sdram " "Found entity 2: ece385_finalproject_soc_sdram" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_sdram.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119265837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_otg_hpi_data.v 1 1 " "Found 1 design units, including 1 entities, in source file ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_otg_hpi_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 ece385_finalproject_soc_otg_hpi_data " "Found entity 1: ece385_finalproject_soc_otg_hpi_data" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_otg_hpi_data.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_otg_hpi_data.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119265837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_otg_hpi_cs.v 1 1 " "Found 1 design units, including 1 entities, in source file ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_otg_hpi_cs.v" { { "Info" "ISGN_ENTITY_NAME" "1 ece385_finalproject_soc_otg_hpi_cs " "Found entity 1: ece385_finalproject_soc_otg_hpi_cs" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_otg_hpi_cs.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_otg_hpi_cs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119265837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_otg_hpi_address.v 1 1 " "Found 1 design units, including 1 entities, in source file ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_otg_hpi_address.v" { { "Info" "ISGN_ENTITY_NAME" "1 ece385_finalproject_soc_otg_hpi_address " "Found entity 1: ece385_finalproject_soc_otg_hpi_address" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_otg_hpi_address.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_otg_hpi_address.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119265853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ece385_finalproject_soc_onchip_memory2_0 " "Found entity 1: ece385_finalproject_soc_onchip_memory2_0" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_onchip_memory2_0.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119265853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ece385_finalproject_soc_nios2_gen2_0 " "Found entity 1: ece385_finalproject_soc_nios2_gen2_0" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119265853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ece385_finalproject_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: ece385_finalproject_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265900 ""} { "Info" "ISGN_ENTITY_NAME" "2 ece385_finalproject_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: ece385_finalproject_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265900 ""} { "Info" "ISGN_ENTITY_NAME" "3 ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265900 ""} { "Info" "ISGN_ENTITY_NAME" "4 ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265900 ""} { "Info" "ISGN_ENTITY_NAME" "5 ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265900 ""} { "Info" "ISGN_ENTITY_NAME" "6 ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265900 ""} { "Info" "ISGN_ENTITY_NAME" "7 ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265900 ""} { "Info" "ISGN_ENTITY_NAME" "8 ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265900 ""} { "Info" "ISGN_ENTITY_NAME" "9 ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265900 ""} { "Info" "ISGN_ENTITY_NAME" "10 ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265900 ""} { "Info" "ISGN_ENTITY_NAME" "11 ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265900 ""} { "Info" "ISGN_ENTITY_NAME" "12 ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265900 ""} { "Info" "ISGN_ENTITY_NAME" "13 ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265900 ""} { "Info" "ISGN_ENTITY_NAME" "14 ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265900 ""} { "Info" "ISGN_ENTITY_NAME" "15 ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265900 ""} { "Info" "ISGN_ENTITY_NAME" "16 ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265900 ""} { "Info" "ISGN_ENTITY_NAME" "17 ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265900 ""} { "Info" "ISGN_ENTITY_NAME" "18 ece385_finalproject_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: ece385_finalproject_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265900 ""} { "Info" "ISGN_ENTITY_NAME" "19 ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265900 ""} { "Info" "ISGN_ENTITY_NAME" "20 ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265900 ""} { "Info" "ISGN_ENTITY_NAME" "21 ece385_finalproject_soc_nios2_gen2_0_cpu " "Found entity 21: ece385_finalproject_soc_nios2_gen2_0_cpu" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119265900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119265900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119265915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119265915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 ece385_finalproject_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: ece385_finalproject_soc_nios2_gen2_0_cpu_test_bench" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119265931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 ece385_finalproject_soc_keycode " "Found entity 1: ece385_finalproject_soc_keycode" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_keycode.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119265931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ece385_finalproject_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: ece385_finalproject_soc_jtag_uart_0_sim_scfifo_w" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_jtag_uart_0.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265947 ""} { "Info" "ISGN_ENTITY_NAME" "2 ece385_finalproject_soc_jtag_uart_0_scfifo_w " "Found entity 2: ece385_finalproject_soc_jtag_uart_0_scfifo_w" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_jtag_uart_0.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265947 ""} { "Info" "ISGN_ENTITY_NAME" "3 ece385_finalproject_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: ece385_finalproject_soc_jtag_uart_0_sim_scfifo_r" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_jtag_uart_0.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265947 ""} { "Info" "ISGN_ENTITY_NAME" "4 ece385_finalproject_soc_jtag_uart_0_scfifo_r " "Found entity 4: ece385_finalproject_soc_jtag_uart_0_scfifo_r" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_jtag_uart_0.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265947 ""} { "Info" "ISGN_ENTITY_NAME" "5 ece385_finalproject_soc_jtag_uart_0 " "Found entity 5: ece385_finalproject_soc_jtag_uart_0" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_jtag_uart_0.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119265947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ece385_finalproject_soc_altpll_0_dffpipe_l2c " "Found entity 1: ece385_finalproject_soc_altpll_0_dffpipe_l2c" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_altpll_0.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265962 ""} { "Info" "ISGN_ENTITY_NAME" "2 ece385_finalproject_soc_altpll_0_stdsync_sv6 " "Found entity 2: ece385_finalproject_soc_altpll_0_stdsync_sv6" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_altpll_0.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265962 ""} { "Info" "ISGN_ENTITY_NAME" "3 ece385_finalproject_soc_altpll_0_altpll_lqa2 " "Found entity 3: ece385_finalproject_soc_altpll_0_altpll_lqa2" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_altpll_0.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_altpll_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265962 ""} { "Info" "ISGN_ENTITY_NAME" "4 ece385_finalproject_soc_altpll_0 " "Found entity 4: ece385_finalproject_soc_altpll_0" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_altpll_0.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_altpll_0.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119265962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frameROM " "Found entity 1: frameROM" {  } { { "ram.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ram.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119265962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk " "Found entity 1: vga_clk" {  } { { "vga_clk.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/vga_clk.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119265962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpi_io_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpi_io_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hpi_io_intf " "Found entity 1: hpi_io_intf" {  } { { "hpi_io_intf.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/hpi_io_intf.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119265978 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ece385_finalproject.sv(102) " "Verilog HDL Module Instantiation warning at ece385_finalproject.sv(102): ignored dangling comma in List of Port Connections" {  } { { "ece385_finalproject.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject.sv" 102 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1641119265978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece385_finalproject.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ece385_finalproject " "Found entity 1: ece385_finalproject" {  } { { "ece385_finalproject.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119265978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA_controller.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/VGA_controller.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119265993 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1641119265993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119265993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119265993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/Color_Mapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119266009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119266009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball.sv 1 1 " "Found 1 design units, including 1 entities, in source file ball.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "ball.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ball.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119266009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119266009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_display.sv 3 3 " "Found 3 design units, including 3 entities, in source file block_display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 block_state " "Found entity 1: block_state" {  } { { "block_display.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/block_display.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119266026 ""} { "Info" "ISGN_ENTITY_NAME" "2 block_display " "Found entity 2: block_display" {  } { { "block_display.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/block_display.sv" 203 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119266026 ""} { "Info" "ISGN_ENTITY_NAME" "3 rank " "Found entity 3: rank" {  } { { "block_display.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/block_display.sv" 621 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119266026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119266026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_address.sv 1 1 " "Found 1 design units, including 1 entities, in source file block_address.sv" { { "Info" "ISGN_ENTITY_NAME" "1 block_address " "Found entity 1: block_address" {  } { { "block_address.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/block_address.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119266042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119266042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random.sv 1 1 " "Found 1 design units, including 1 entities, in source file random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "random.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/random.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119266042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119266042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alphabet_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file alphabet_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alphabet_rom " "Found entity 1: alphabet_rom" {  } { { "alphabet_rom.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/alphabet_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119266057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119266057 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ADCDATA ece385_finalproject.sv(100) " "Verilog HDL Implicit Net warning at ece385_finalproject.sv(100): created implicit net for \"ADCDATA\"" {  } { { "ece385_finalproject.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject.sv" 100 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119266057 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ece385_finalproject_soc_sdram.v(318) " "Verilog HDL or VHDL warning at ece385_finalproject_soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_sdram.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1641119266073 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ece385_finalproject_soc_sdram.v(328) " "Verilog HDL or VHDL warning at ece385_finalproject_soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_sdram.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1641119266073 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ece385_finalproject_soc_sdram.v(338) " "Verilog HDL or VHDL warning at ece385_finalproject_soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_sdram.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1641119266073 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ece385_finalproject_soc_sdram.v(682) " "Verilog HDL or VHDL warning at ece385_finalproject_soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_sdram.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1641119266073 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Color_Mapper.sv(29) " "Verilog HDL Instantiation warning at Color_Mapper.sv(29): instance has no name" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/Color_Mapper.sv" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1641119266089 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ece385_finalproject " "Elaborating entity \"ece385_finalproject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1641119266339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_interface audio_interface:music " "Elaborating entity \"audio_interface\" for hierarchy \"audio_interface:music\"" {  } { { "ece385_finalproject.sv" "music" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119266385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio audio:Audio_istance " "Elaborating entity \"audio\" for hierarchy \"audio:Audio_istance\"" {  } { { "ece385_finalproject.sv" "Audio_istance" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119266416 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 audio.sv(38) " "Verilog HDL assignment warning at audio.sv(38): truncated value with size 4 to match size of target (1)" {  } { { "audio.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/audio.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641119266416 "|ece385_finalproject|audio:Audio_istance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 audio.sv(45) " "Verilog HDL assignment warning at audio.sv(45): truncated value with size 4 to match size of target (1)" {  } { { "audio.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/audio.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641119266416 "|ece385_finalproject|audio:Audio_istance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 audio.sv(55) " "Verilog HDL assignment warning at audio.sv(55): truncated value with size 4 to match size of target (1)" {  } { { "audio.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/audio.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641119266416 "|ece385_finalproject|audio:Audio_istance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "music music:music_instance " "Elaborating entity \"music\" for hierarchy \"music:music_instance\"" {  } { { "ece385_finalproject.sv" "music_instance" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119266432 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "music_memory.data_a 0 music.sv(5) " "Net \"music_memory.data_a\" at music.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "music.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/music.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641119391599 "|ece385_finalproject|music:music_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "music_memory.waddr_a 0 music.sv(5) " "Net \"music_memory.waddr_a\" at music.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "music.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/music.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641119391599 "|ece385_finalproject|music:music_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "music_memory.we_a 0 music.sv(5) " "Net \"music_memory.we_a\" at music.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "music.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/music.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641119391599 "|ece385_finalproject|music:music_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hpi_io_intf hpi_io_intf:hpi_io_inst " "Elaborating entity \"hpi_io_intf\" for hierarchy \"hpi_io_intf:hpi_io_inst\"" {  } { { "ece385_finalproject.sv" "hpi_io_inst" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119391679 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "from_sw_data_out_buffer hpi_io_intf.sv(14) " "Verilog HDL or VHDL warning at hpi_io_intf.sv(14): object \"from_sw_data_out_buffer\" assigned a value but never read" {  } { { "hpi_io_intf.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/hpi_io_intf.sv" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641119391679 "|ece385_finalproject|hpi_io_intf:hpi_io_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ece385_finalproject_soc ece385_finalproject_soc:nios_system " "Elaborating entity \"ece385_finalproject_soc\" for hierarchy \"ece385_finalproject_soc:nios_system\"" {  } { { "ece385_finalproject.sv" "nios_system" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject.sv" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119391695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ece385_finalproject_soc_altpll_0 ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_altpll_0:altpll_0 " "Elaborating entity \"ece385_finalproject_soc_altpll_0\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_altpll_0:altpll_0\"" {  } { { "ece385_finalproject_soc/synthesis/ece385_finalproject_soc.v" "altpll_0" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/ece385_finalproject_soc.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119391726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ece385_finalproject_soc_altpll_0_stdsync_sv6 ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_altpll_0:altpll_0\|ece385_finalproject_soc_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"ece385_finalproject_soc_altpll_0_stdsync_sv6\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_altpll_0:altpll_0\|ece385_finalproject_soc_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_altpll_0.v" "stdsync2" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_altpll_0.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119391742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ece385_finalproject_soc_altpll_0_dffpipe_l2c ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_altpll_0:altpll_0\|ece385_finalproject_soc_altpll_0_stdsync_sv6:stdsync2\|ece385_finalproject_soc_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"ece385_finalproject_soc_altpll_0_dffpipe_l2c\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_altpll_0:altpll_0\|ece385_finalproject_soc_altpll_0_stdsync_sv6:stdsync2\|ece385_finalproject_soc_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_altpll_0.v" "dffpipe3" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_altpll_0.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119391757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ece385_finalproject_soc_altpll_0_altpll_lqa2 ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_altpll_0:altpll_0\|ece385_finalproject_soc_altpll_0_altpll_lqa2:sd1 " "Elaborating entity \"ece385_finalproject_soc_altpll_0_altpll_lqa2\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_altpll_0:altpll_0\|ece385_finalproject_soc_altpll_0_altpll_lqa2:sd1\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_altpll_0.v" "sd1" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_altpll_0.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119391757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ece385_finalproject_soc_jtag_uart_0 ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"ece385_finalproject_soc_jtag_uart_0\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_jtag_uart_0:jtag_uart_0\"" {  } { { "ece385_finalproject_soc/synthesis/ece385_finalproject_soc.v" "jtag_uart_0" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/ece385_finalproject_soc.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119391773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ece385_finalproject_soc_jtag_uart_0_scfifo_w ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_jtag_uart_0:jtag_uart_0\|ece385_finalproject_soc_jtag_uart_0_scfifo_w:the_ece385_finalproject_soc_jtag_uart_0_scfifo_w " "Elaborating entity \"ece385_finalproject_soc_jtag_uart_0_scfifo_w\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_jtag_uart_0:jtag_uart_0\|ece385_finalproject_soc_jtag_uart_0_scfifo_w:the_ece385_finalproject_soc_jtag_uart_0_scfifo_w\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_jtag_uart_0.v" "the_ece385_finalproject_soc_jtag_uart_0_scfifo_w" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119391788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_jtag_uart_0:jtag_uart_0\|ece385_finalproject_soc_jtag_uart_0_scfifo_w:the_ece385_finalproject_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_jtag_uart_0:jtag_uart_0\|ece385_finalproject_soc_jtag_uart_0_scfifo_w:the_ece385_finalproject_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_jtag_uart_0.v" "wfifo" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119391992 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_jtag_uart_0:jtag_uart_0\|ece385_finalproject_soc_jtag_uart_0_scfifo_w:the_ece385_finalproject_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_jtag_uart_0:jtag_uart_0\|ece385_finalproject_soc_jtag_uart_0_scfifo_w:the_ece385_finalproject_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_jtag_uart_0.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119391992 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_jtag_uart_0:jtag_uart_0\|ece385_finalproject_soc_jtag_uart_0_scfifo_w:the_ece385_finalproject_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_jtag_uart_0:jtag_uart_0\|ece385_finalproject_soc_jtag_uart_0_scfifo_w:the_ece385_finalproject_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119391992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119391992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119391992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119391992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119391992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119391992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119391992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119391992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119391992 ""}  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_jtag_uart_0.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641119391992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119392038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119392038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_jtag_uart_0:jtag_uart_0\|ece385_finalproject_soc_jtag_uart_0_scfifo_w:the_ece385_finalproject_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_jtag_uart_0:jtag_uart_0\|ece385_finalproject_soc_jtag_uart_0_scfifo_w:the_ece385_finalproject_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119392038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119392070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119392070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_jtag_uart_0:jtag_uart_0\|ece385_finalproject_soc_jtag_uart_0_scfifo_w:the_ece385_finalproject_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_jtag_uart_0:jtag_uart_0\|ece385_finalproject_soc_jtag_uart_0_scfifo_w:the_ece385_finalproject_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/12517/Desktop/ece385_finalproject/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119392070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119392101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119392101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_jtag_uart_0:jtag_uart_0\|ece385_finalproject_soc_jtag_uart_0_scfifo_w:the_ece385_finalproject_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_jtag_uart_0:jtag_uart_0\|ece385_finalproject_soc_jtag_uart_0_scfifo_w:the_ece385_finalproject_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/12517/Desktop/ece385_finalproject/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119392117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119392179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119392179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_jtag_uart_0:jtag_uart_0\|ece385_finalproject_soc_jtag_uart_0_scfifo_w:the_ece385_finalproject_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_jtag_uart_0:jtag_uart_0\|ece385_finalproject_soc_jtag_uart_0_scfifo_w:the_ece385_finalproject_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/12517/Desktop/ece385_finalproject/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119392195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119392288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119392288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_jtag_uart_0:jtag_uart_0\|ece385_finalproject_soc_jtag_uart_0_scfifo_w:the_ece385_finalproject_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_jtag_uart_0:jtag_uart_0\|ece385_finalproject_soc_jtag_uart_0_scfifo_w:the_ece385_finalproject_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/12517/Desktop/ece385_finalproject/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119392304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119392367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119392367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_jtag_uart_0:jtag_uart_0\|ece385_finalproject_soc_jtag_uart_0_scfifo_w:the_ece385_finalproject_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_jtag_uart_0:jtag_uart_0\|ece385_finalproject_soc_jtag_uart_0_scfifo_w:the_ece385_finalproject_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/12517/Desktop/ece385_finalproject/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119392367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ece385_finalproject_soc_jtag_uart_0_scfifo_r ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_jtag_uart_0:jtag_uart_0\|ece385_finalproject_soc_jtag_uart_0_scfifo_r:the_ece385_finalproject_soc_jtag_uart_0_scfifo_r " "Elaborating entity \"ece385_finalproject_soc_jtag_uart_0_scfifo_r\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_jtag_uart_0:jtag_uart_0\|ece385_finalproject_soc_jtag_uart_0_scfifo_r:the_ece385_finalproject_soc_jtag_uart_0_scfifo_r\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_jtag_uart_0.v" "the_ece385_finalproject_soc_jtag_uart_0_scfifo_r" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119392413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:ece385_finalproject_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:ece385_finalproject_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_jtag_uart_0.v" "ece385_finalproject_soc_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119392743 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:ece385_finalproject_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:ece385_finalproject_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_jtag_uart_0.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119392776 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:ece385_finalproject_soc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:ece385_finalproject_soc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119392776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119392776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119392776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119392776 ""}  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_jtag_uart_0.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641119392776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:ece385_finalproject_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:ece385_finalproject_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "f:/quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119392869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:ece385_finalproject_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:ece385_finalproject_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "f:/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119392994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ece385_finalproject_soc_keycode ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_keycode:keycode " "Elaborating entity \"ece385_finalproject_soc_keycode\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_keycode:keycode\"" {  } { { "ece385_finalproject_soc/synthesis/ece385_finalproject_soc.v" "keycode" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/ece385_finalproject_soc.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119393026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ece385_finalproject_soc_nios2_gen2_0 ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"ece385_finalproject_soc_nios2_gen2_0\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "ece385_finalproject_soc/synthesis/ece385_finalproject_soc.v" "nios2_gen2_0" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/ece385_finalproject_soc.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119393041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ece385_finalproject_soc_nios2_gen2_0_cpu ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"ece385_finalproject_soc_nios2_gen2_0_cpu\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0.v" "cpu" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119393057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ece385_finalproject_soc_nios2_gen2_0_cpu_test_bench ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_test_bench:the_ece385_finalproject_soc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"ece385_finalproject_soc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_test_bench:the_ece385_finalproject_soc_nios2_gen2_0_cpu_test_bench\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "the_ece385_finalproject_soc_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 3546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119393151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ece385_finalproject_soc_nios2_gen2_0_cpu_register_bank_a_module ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_register_bank_a_module:ece385_finalproject_soc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"ece385_finalproject_soc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_register_bank_a_module:ece385_finalproject_soc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "ece385_finalproject_soc_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 4063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119393166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_register_bank_a_module:ece385_finalproject_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_register_bank_a_module:ece385_finalproject_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119393260 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_register_bank_a_module:ece385_finalproject_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_register_bank_a_module:ece385_finalproject_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119393276 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_register_bank_a_module:ece385_finalproject_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_register_bank_a_module:ece385_finalproject_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119393276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119393276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119393276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119393276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119393276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119393276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119393276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119393276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119393276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119393276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119393276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119393276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119393276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119393276 ""}  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641119393276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119393338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119393338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_register_bank_a_module:ece385_finalproject_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_register_bank_a_module:ece385_finalproject_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119393338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ece385_finalproject_soc_nios2_gen2_0_cpu_register_bank_b_module ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_register_bank_b_module:ece385_finalproject_soc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"ece385_finalproject_soc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_register_bank_b_module:ece385_finalproject_soc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "ece385_finalproject_soc_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 4081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119393369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 4577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119393416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_debug ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119393448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119393479 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119393479 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119393479 ""}  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641119393479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_break ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_break:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_break:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119393494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_xbrk ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119393526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_dbrk ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119393541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_itrace ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119393557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_dtrace ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119393573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_td_mode ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119393604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119393619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119393651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119393666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119393666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_pib ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119393682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_im ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_im:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_im:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119393698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_avalon_reg ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119393713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_ocimem ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_ocimem:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_ocimem:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119393729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ece385_finalproject_soc_nios2_gen2_0_cpu_ociram_sp_ram_module ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_ocimem:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_ocimem\|ece385_finalproject_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:ece385_finalproject_soc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"ece385_finalproject_soc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_ocimem:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_ocimem\|ece385_finalproject_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:ece385_finalproject_soc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "ece385_finalproject_soc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119393760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_ocimem:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_ocimem\|ece385_finalproject_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:ece385_finalproject_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_ocimem:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_ocimem\|ece385_finalproject_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:ece385_finalproject_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119393776 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_ocimem:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_ocimem\|ece385_finalproject_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:ece385_finalproject_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_ocimem:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_ocimem\|ece385_finalproject_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:ece385_finalproject_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119393791 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_ocimem:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_ocimem\|ece385_finalproject_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:ece385_finalproject_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_ocimem:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_ocimem\|ece385_finalproject_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:ece385_finalproject_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119393791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119393791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119393791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119393791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119393791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119393791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119393791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119393791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119393791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119393791 ""}  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641119393791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119393854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119393854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_ocimem:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_ocimem\|ece385_finalproject_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:ece385_finalproject_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_ocimem:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_ocimem\|ece385_finalproject_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:ece385_finalproject_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119393854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "the_ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119393901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_tck ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_tck:the_ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_tck:the_ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119393901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_sysclk ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119393948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119394026 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119394026 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119394026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119394026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119394026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119394026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119394026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119394026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119394026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119394026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119394026 ""}  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641119394026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "f:/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119394026 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119394041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "f:/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119394041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_nios2_gen2_0:nios2_gen2_0\|ece385_finalproject_soc_nios2_gen2_0_cpu:cpu\|ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "f:/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119394057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ece385_finalproject_soc_onchip_memory2_0 ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"ece385_finalproject_soc_onchip_memory2_0\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_onchip_memory2_0:onchip_memory2_0\"" {  } { { "ece385_finalproject_soc/synthesis/ece385_finalproject_soc.v" "onchip_memory2_0" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/ece385_finalproject_soc.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119394088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119394104 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_onchip_memory2_0.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119394104 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119394104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ece385_finalproject_soc_onchip_memory2_0.hex " "Parameter \"init_file\" = \"ece385_finalproject_soc_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119394104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119394104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119394104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119394104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119394104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119394104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119394104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119394104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119394104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119394104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119394104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119394104 ""}  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_onchip_memory2_0.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641119394104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_29i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_29i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_29i1 " "Found entity 1: altsyncram_29i1" {  } { { "db/altsyncram_29i1.tdf" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/db/altsyncram_29i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119394166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119394166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_29i1 ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_29i1:auto_generated " "Elaborating entity \"altsyncram_29i1\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_29i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119394166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ece385_finalproject_soc_otg_hpi_address ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_otg_hpi_address:otg_hpi_address " "Elaborating entity \"ece385_finalproject_soc_otg_hpi_address\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_otg_hpi_address:otg_hpi_address\"" {  } { { "ece385_finalproject_soc/synthesis/ece385_finalproject_soc.v" "otg_hpi_address" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/ece385_finalproject_soc.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119394401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ece385_finalproject_soc_otg_hpi_cs ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_otg_hpi_cs:otg_hpi_cs " "Elaborating entity \"ece385_finalproject_soc_otg_hpi_cs\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_otg_hpi_cs:otg_hpi_cs\"" {  } { { "ece385_finalproject_soc/synthesis/ece385_finalproject_soc.v" "otg_hpi_cs" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/ece385_finalproject_soc.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119394416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ece385_finalproject_soc_otg_hpi_data ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_otg_hpi_data:otg_hpi_data " "Elaborating entity \"ece385_finalproject_soc_otg_hpi_data\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_otg_hpi_data:otg_hpi_data\"" {  } { { "ece385_finalproject_soc/synthesis/ece385_finalproject_soc.v" "otg_hpi_data" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/ece385_finalproject_soc.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119394416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ece385_finalproject_soc_sdram ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_sdram:sdram " "Elaborating entity \"ece385_finalproject_soc_sdram\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_sdram:sdram\"" {  } { { "ece385_finalproject_soc/synthesis/ece385_finalproject_soc.v" "sdram" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/ece385_finalproject_soc.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119394448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ece385_finalproject_soc_sdram_input_efifo_module ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_sdram:sdram\|ece385_finalproject_soc_sdram_input_efifo_module:the_ece385_finalproject_soc_sdram_input_efifo_module " "Elaborating entity \"ece385_finalproject_soc_sdram_input_efifo_module\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_sdram:sdram\|ece385_finalproject_soc_sdram_input_efifo_module:the_ece385_finalproject_soc_sdram_input_efifo_module\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_sdram.v" "the_ece385_finalproject_soc_sdram_input_efifo_module" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119394541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ece385_finalproject_soc_sysid_qsys_0 ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"ece385_finalproject_soc_sysid_qsys_0\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "ece385_finalproject_soc/synthesis/ece385_finalproject_soc.v" "sysid_qsys_0" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/ece385_finalproject_soc.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119394557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ece385_finalproject_soc_mm_interconnect_0 ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"ece385_finalproject_soc_mm_interconnect_0\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "ece385_finalproject_soc/synthesis/ece385_finalproject_soc.v" "mm_interconnect_0" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/ece385_finalproject_soc.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119394557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0.v" 1045 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119394892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0.v" 1105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119394908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0.v" 1169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119394924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119394939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0.v" 1297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119394970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0.v" "altpll_0_pll_slave_translator" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0.v" 1361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119394986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0.v" 1425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119395002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0.v" 1489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119395017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0.v" "keycode_s1_translator" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0.v" 1553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119395033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0.v" 2018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119395080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0.v" 2099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119395095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0.v" 2183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119395127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119395174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0.v" 2224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119395220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0.v" 2849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119395361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0.v" 2890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119395455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ece385_finalproject_soc_mm_interconnect_0_router ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|ece385_finalproject_soc_mm_interconnect_0_router:router " "Elaborating entity \"ece385_finalproject_soc_mm_interconnect_0_router\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|ece385_finalproject_soc_mm_interconnect_0_router:router\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0.v" "router" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0.v" 3781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119395580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ece385_finalproject_soc_mm_interconnect_0_router_default_decode ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|ece385_finalproject_soc_mm_interconnect_0_router:router\|ece385_finalproject_soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"ece385_finalproject_soc_mm_interconnect_0_router_default_decode\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|ece385_finalproject_soc_mm_interconnect_0_router:router\|ece385_finalproject_soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119395611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ece385_finalproject_soc_mm_interconnect_0_router_001 ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|ece385_finalproject_soc_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"ece385_finalproject_soc_mm_interconnect_0_router_001\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|ece385_finalproject_soc_mm_interconnect_0_router_001:router_001\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0.v" "router_001" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0.v" 3797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119395627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ece385_finalproject_soc_mm_interconnect_0_router_001_default_decode ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|ece385_finalproject_soc_mm_interconnect_0_router_001:router_001\|ece385_finalproject_soc_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"ece385_finalproject_soc_mm_interconnect_0_router_001_default_decode\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|ece385_finalproject_soc_mm_interconnect_0_router_001:router_001\|ece385_finalproject_soc_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router_001.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119395658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ece385_finalproject_soc_mm_interconnect_0_router_002 ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|ece385_finalproject_soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"ece385_finalproject_soc_mm_interconnect_0_router_002\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|ece385_finalproject_soc_mm_interconnect_0_router_002:router_002\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0.v" "router_002" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0.v" 3813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119395658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ece385_finalproject_soc_mm_interconnect_0_router_002_default_decode ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|ece385_finalproject_soc_mm_interconnect_0_router_002:router_002\|ece385_finalproject_soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"ece385_finalproject_soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|ece385_finalproject_soc_mm_interconnect_0_router_002:router_002\|ece385_finalproject_soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119395689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ece385_finalproject_soc_mm_interconnect_0_router_003 ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|ece385_finalproject_soc_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"ece385_finalproject_soc_mm_interconnect_0_router_003\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|ece385_finalproject_soc_mm_interconnect_0_router_003:router_003\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0.v" "router_003" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0.v" 3829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119395705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ece385_finalproject_soc_mm_interconnect_0_router_003_default_decode ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|ece385_finalproject_soc_mm_interconnect_0_router_003:router_003\|ece385_finalproject_soc_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"ece385_finalproject_soc_mm_interconnect_0_router_003_default_decode\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|ece385_finalproject_soc_mm_interconnect_0_router_003:router_003\|ece385_finalproject_soc_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119395736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ece385_finalproject_soc_mm_interconnect_0_cmd_demux ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|ece385_finalproject_soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"ece385_finalproject_soc_mm_interconnect_0_cmd_demux\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|ece385_finalproject_soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0.v" 4094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119395892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ece385_finalproject_soc_mm_interconnect_0_cmd_demux_001 ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|ece385_finalproject_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"ece385_finalproject_soc_mm_interconnect_0_cmd_demux_001\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|ece385_finalproject_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0.v" 4135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119395924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ece385_finalproject_soc_mm_interconnect_0_cmd_mux ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|ece385_finalproject_soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"ece385_finalproject_soc_mm_interconnect_0_cmd_mux\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|ece385_finalproject_soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0.v" 4152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119395939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ece385_finalproject_soc_mm_interconnect_0_cmd_mux_001 ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|ece385_finalproject_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"ece385_finalproject_soc_mm_interconnect_0_cmd_mux_001\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|ece385_finalproject_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0.v" 4175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119395955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|ece385_finalproject_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|ece385_finalproject_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119395970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|ece385_finalproject_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|ece385_finalproject_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119395986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ece385_finalproject_soc_mm_interconnect_0_rsp_demux ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|ece385_finalproject_soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"ece385_finalproject_soc_mm_interconnect_0_rsp_demux\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|ece385_finalproject_soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0.v" 4403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119396080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ece385_finalproject_soc_mm_interconnect_0_rsp_demux_001 ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|ece385_finalproject_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"ece385_finalproject_soc_mm_interconnect_0_rsp_demux_001\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|ece385_finalproject_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0.v" 4426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119396095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ece385_finalproject_soc_mm_interconnect_0_rsp_mux ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|ece385_finalproject_soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"ece385_finalproject_soc_mm_interconnect_0_rsp_mux\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|ece385_finalproject_soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0.v" 4726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119396142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|ece385_finalproject_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|ece385_finalproject_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_rsp_mux.sv" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119396205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|ece385_finalproject_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|ece385_finalproject_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119396205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ece385_finalproject_soc_mm_interconnect_0_rsp_mux_001 ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|ece385_finalproject_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"ece385_finalproject_soc_mm_interconnect_0_rsp_mux_001\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|ece385_finalproject_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0.v" 4767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119396220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|ece385_finalproject_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|ece385_finalproject_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_rsp_mux_001.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119396252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|ece385_finalproject_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|ece385_finalproject_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119396252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0.v" "crosser" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0.v" 4801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119396267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119396283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119396330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ece385_finalproject_soc_mm_interconnect_0_avalon_st_adapter ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|ece385_finalproject_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"ece385_finalproject_soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|ece385_finalproject_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0.v" 4932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119396392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ece385_finalproject_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|ece385_finalproject_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|ece385_finalproject_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"ece385_finalproject_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|ece385_finalproject_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|ece385_finalproject_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119396408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ece385_finalproject_soc_irq_mapper ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_irq_mapper:irq_mapper " "Elaborating entity \"ece385_finalproject_soc_irq_mapper\" for hierarchy \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_irq_mapper:irq_mapper\"" {  } { { "ece385_finalproject_soc/synthesis/ece385_finalproject_soc.v" "irq_mapper" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/ece385_finalproject_soc.v" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119396502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller ece385_finalproject_soc:nios_system\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"ece385_finalproject_soc:nios_system\|altera_reset_controller:rst_controller\"" {  } { { "ece385_finalproject_soc/synthesis/ece385_finalproject_soc.v" "rst_controller" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/ece385_finalproject_soc.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119396517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer ece385_finalproject_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"ece385_finalproject_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119396517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer ece385_finalproject_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"ece385_finalproject_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "ece385_finalproject_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119396533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller ece385_finalproject_soc:nios_system\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"ece385_finalproject_soc:nios_system\|altera_reset_controller:rst_controller_001\"" {  } { { "ece385_finalproject_soc/synthesis/ece385_finalproject_soc.v" "rst_controller_001" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/ece385_finalproject_soc.v" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119396549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller ece385_finalproject_soc:nios_system\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"ece385_finalproject_soc:nios_system\|altera_reset_controller:rst_controller_002\"" {  } { { "ece385_finalproject_soc/synthesis/ece385_finalproject_soc.v" "rst_controller_002" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/ece385_finalproject_soc.v" 598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119396564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_clk vga_clk:vga_clk_instance " "Elaborating entity \"vga_clk\" for hierarchy \"vga_clk:vga_clk_instance\"" {  } { { "ece385_finalproject.sv" "vga_clk_instance" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject.sv" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119396580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_clk:vga_clk_instance\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_clk:vga_clk_instance\|altpll:altpll_component\"" {  } { { "vga_clk.v" "altpll_component" { Text "C:/Users/12517/Desktop/ece385_finalproject/vga_clk.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119396642 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_clk:vga_clk_instance\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_clk:vga_clk_instance\|altpll:altpll_component\"" {  } { { "vga_clk.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/vga_clk.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119396658 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_clk:vga_clk_instance\|altpll:altpll_component " "Instantiated megafunction \"vga_clk:vga_clk_instance\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119396658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119396658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119396658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119396658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119396658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119396658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119396658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119396658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vga_clk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vga_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119396658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119396658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119396658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119396658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119396658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119396658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119396658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119396658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119396658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119396658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119396658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119396658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119396658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119396658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119396658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119396658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119396658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119396658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119396658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119396658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119396658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119396658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119396658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119396658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119396658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119396658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119396658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119396658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119396658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119396658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119396658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119396658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119396658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119396658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119396658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119396658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119396658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119396658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119396658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119396658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119396658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119396658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119396658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119396658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119396658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119396658 ""}  } { { "vga_clk.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/vga_clk.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641119396658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vga_clk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vga_clk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk_altpll " "Found entity 1: vga_clk_altpll" {  } { { "db/vga_clk_altpll.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/db/vga_clk_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119396720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119396720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_clk_altpll vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated " "Elaborating entity \"vga_clk_altpll\" for hierarchy \"vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119396720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller VGA_controller:vga_controller_instance " "Elaborating entity \"VGA_controller\" for hierarchy \"VGA_controller:vga_controller_instance\"" {  } { { "ece385_finalproject.sv" "vga_controller_instance" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject.sv" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119396752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block_address block_address:block_address0 " "Elaborating entity \"block_address\" for hierarchy \"block_address:block_address0\"" {  } { { "ece385_finalproject.sv" "block_address0" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119396752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper color_mapper:color_instance " "Elaborating entity \"color_mapper\" for hierarchy \"color_mapper:color_instance\"" {  } { { "ece385_finalproject.sv" "color_instance" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119396767 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(39) " "Verilog HDL assignment warning at Color_Mapper.sv(39): truncated value with size 32 to match size of target (10)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/Color_Mapper.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641119396767 "|ece385_finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(41) " "Verilog HDL assignment warning at Color_Mapper.sv(41): truncated value with size 32 to match size of target (10)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/Color_Mapper.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641119396767 "|ece385_finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(43) " "Verilog HDL assignment warning at Color_Mapper.sv(43): truncated value with size 32 to match size of target (10)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/Color_Mapper.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641119396767 "|ece385_finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(45) " "Verilog HDL assignment warning at Color_Mapper.sv(45): truncated value with size 32 to match size of target (10)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/Color_Mapper.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641119396767 "|ece385_finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(47) " "Verilog HDL assignment warning at Color_Mapper.sv(47): truncated value with size 32 to match size of target (10)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/Color_Mapper.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641119396767 "|ece385_finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(51) " "Verilog HDL assignment warning at Color_Mapper.sv(51): truncated value with size 32 to match size of target (10)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/Color_Mapper.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641119396767 "|ece385_finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(53) " "Verilog HDL assignment warning at Color_Mapper.sv(53): truncated value with size 32 to match size of target (10)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/Color_Mapper.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641119396767 "|ece385_finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(58) " "Verilog HDL assignment warning at Color_Mapper.sv(58): truncated value with size 32 to match size of target (10)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/Color_Mapper.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641119396767 "|ece385_finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(60) " "Verilog HDL assignment warning at Color_Mapper.sv(60): truncated value with size 32 to match size of target (10)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/Color_Mapper.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641119396767 "|ece385_finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(62) " "Verilog HDL assignment warning at Color_Mapper.sv(62): truncated value with size 32 to match size of target (10)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/Color_Mapper.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641119396767 "|ece385_finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(64) " "Verilog HDL assignment warning at Color_Mapper.sv(64): truncated value with size 32 to match size of target (10)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/Color_Mapper.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641119396767 "|ece385_finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(69) " "Verilog HDL assignment warning at Color_Mapper.sv(69): truncated value with size 32 to match size of target (10)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/Color_Mapper.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641119396767 "|ece385_finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(71) " "Verilog HDL assignment warning at Color_Mapper.sv(71): truncated value with size 32 to match size of target (10)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/Color_Mapper.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641119396767 "|ece385_finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(76) " "Verilog HDL assignment warning at Color_Mapper.sv(76): truncated value with size 32 to match size of target (10)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/Color_Mapper.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641119396767 "|ece385_finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(78) " "Verilog HDL assignment warning at Color_Mapper.sv(78): truncated value with size 32 to match size of target (10)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/Color_Mapper.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641119396767 "|ece385_finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(83) " "Verilog HDL assignment warning at Color_Mapper.sv(83): truncated value with size 32 to match size of target (10)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/Color_Mapper.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641119396767 "|ece385_finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(85) " "Verilog HDL assignment warning at Color_Mapper.sv(85): truncated value with size 32 to match size of target (10)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/Color_Mapper.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641119396767 "|ece385_finalproject|color_mapper:color_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alphabet_rom color_mapper:color_instance\|alphabet_rom:comb_3 " "Elaborating entity \"alphabet_rom\" for hierarchy \"color_mapper:color_instance\|alphabet_rom:comb_3\"" {  } { { "Color_Mapper.sv" "comb_3" { Text "C:/Users/12517/Desktop/ece385_finalproject/Color_Mapper.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119396799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block_state block_state:block_state0 " "Elaborating entity \"block_state\" for hierarchy \"block_state:block_state0\"" {  } { { "ece385_finalproject.sv" "block_state0" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject.sv" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119396830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block_display block_display:block_display0 " "Elaborating entity \"block_display\" for hierarchy \"block_display:block_display0\"" {  } { { "ece385_finalproject.sv" "block_display0" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject.sv" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119396830 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 block_display.sv(309) " "Verilog HDL assignment warning at block_display.sv(309): truncated value with size 32 to match size of target (26)" {  } { { "block_display.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/block_display.sv" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641119396830 "|ece385_finalproject|block_display:block_display0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random random:random0 " "Elaborating entity \"random\" for hierarchy \"random:random0\"" {  } { { "ece385_finalproject.sv" "random0" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject.sv" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119398048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rank rank:rank0 " "Elaborating entity \"rank\" for hierarchy \"rank:rank0\"" {  } { { "ece385_finalproject.sv" "rank0" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject.sv" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119398064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frameROM frameROM:ROM_instance " "Elaborating entity \"frameROM\" for hierarchy \"frameROM:ROM_instance\"" {  } { { "ece385_finalproject.sv" "ROM_instance" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject.sv" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119398079 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ram.sv(16) " "Net \"mem.data_a\" at ram.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "ram.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ram.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641119398079 "|ece385_finalproject|frameROM:ROM_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ram.sv(16) " "Net \"mem.waddr_a\" at ram.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "ram.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ram.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641119398079 "|ece385_finalproject|frameROM:ROM_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ram.sv(16) " "Net \"mem.we_a\" at ram.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "ram.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ram.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641119398079 "|ece385_finalproject|frameROM:ROM_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_inst_0 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_inst_0\"" {  } { { "ece385_finalproject.sv" "hex_inst_0" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject.sv" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119398095 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1641119399997 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.01.02.18:30:03 Progress: Loading sld7a53b120/alt_sld_fab_wrapper_hw.tcl " "2022.01.02.18:30:03 Progress: Loading sld7a53b120/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119403159 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119405364 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119405496 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119408063 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119408157 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119408235 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119408344 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119408344 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119408344 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1641119409025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7a53b120/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7a53b120/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld7a53b120/alt_sld_fab.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/db/ip/sld7a53b120/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119409245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119409245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7a53b120/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7a53b120/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld7a53b120/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/db/ip/sld7a53b120/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119409338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119409338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7a53b120/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7a53b120/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld7a53b120/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/db/ip/sld7a53b120/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119409338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119409338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7a53b120/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7a53b120/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld7a53b120/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/db/ip/sld7a53b120/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119409401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119409401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7a53b120/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld7a53b120/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld7a53b120/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/db/ip/sld7a53b120/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119409495 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld7a53b120/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/db/ip/sld7a53b120/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119409495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119409495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7a53b120/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7a53b120/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld7a53b120/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/db/ip/sld7a53b120/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119409557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119409557 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"ece385_finalproject_soc:nios_system\|ece385_finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "ece385_finalproject_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1641119425768 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1641119425768 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "frameROM:ROM_instance\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"frameROM:ROM_instance\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641119435591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641119435591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641119435591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 400 " "Parameter NUMWORDS_A set to 400" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641119435591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641119435591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641119435591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641119435591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641119435591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641119435591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/ece385_finalproject.ram0_frameROM_6483c0a0.hdl.mif " "Parameter INIT_FILE set to db/ece385_finalproject.ram0_frameROM_6483c0a0.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641119435591 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1641119435591 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "music:music_instance\|music_memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"music:music_instance\|music_memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641119435591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 17 " "Parameter WIDTH_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641119435591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 17 " "Parameter WIDTHAD_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641119435591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 83465 " "Parameter NUMWORDS_A set to 83465" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641119435591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641119435591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641119435591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641119435591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641119435591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641119435591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/ece385_finalproject.ram0_music_7054c3e.hdl.mif " "Parameter INIT_FILE set to db/ece385_finalproject.ram0_music_7054c3e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641119435591 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1641119435591 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1641119435591 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "13 " "Inferred 13 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:color_instance\|Div26 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:color_instance\|Div26\"" {  } { { "Color_Mapper.sv" "Div26" { Text "C:/Users/12517/Desktop/ece385_finalproject/Color_Mapper.sv" 111 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641119435607 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:color_instance\|Div25 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:color_instance\|Div25\"" {  } { { "Color_Mapper.sv" "Div25" { Text "C:/Users/12517/Desktop/ece385_finalproject/Color_Mapper.sv" 111 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641119435607 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:color_instance\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:color_instance\|Div5\"" {  } { { "Color_Mapper.sv" "Div5" { Text "C:/Users/12517/Desktop/ece385_finalproject/Color_Mapper.sv" 96 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641119435607 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block_address:block_address0\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block_address:block_address0\|Mod1\"" {  } { { "block_address.sv" "Mod1" { Text "C:/Users/12517/Desktop/ece385_finalproject/block_address.sv" 5 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641119435607 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:color_instance\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:color_instance\|Mod0\"" {  } { { "Color_Mapper.sv" "Mod0" { Text "C:/Users/12517/Desktop/ece385_finalproject/Color_Mapper.sv" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641119435607 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:color_instance\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:color_instance\|Div1\"" {  } { { "Color_Mapper.sv" "Div1" { Text "C:/Users/12517/Desktop/ece385_finalproject/Color_Mapper.sv" 69 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641119435607 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:color_instance\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:color_instance\|Div2\"" {  } { { "Color_Mapper.sv" "Div2" { Text "C:/Users/12517/Desktop/ece385_finalproject/Color_Mapper.sv" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641119435607 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:color_instance\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:color_instance\|Div3\"" {  } { { "Color_Mapper.sv" "Div3" { Text "C:/Users/12517/Desktop/ece385_finalproject/Color_Mapper.sv" 83 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641119435607 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block_address:block_address0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block_address:block_address0\|Mod0\"" {  } { { "block_address.sv" "Mod0" { Text "C:/Users/12517/Desktop/ece385_finalproject/block_address.sv" 5 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641119435607 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:color_instance\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:color_instance\|Mod1\"" {  } { { "Color_Mapper.sv" "Mod1" { Text "C:/Users/12517/Desktop/ece385_finalproject/Color_Mapper.sv" 71 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641119435607 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:color_instance\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:color_instance\|Mod2\"" {  } { { "Color_Mapper.sv" "Mod2" { Text "C:/Users/12517/Desktop/ece385_finalproject/Color_Mapper.sv" 78 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641119435607 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:color_instance\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:color_instance\|Mod3\"" {  } { { "Color_Mapper.sv" "Mod3" { Text "C:/Users/12517/Desktop/ece385_finalproject/Color_Mapper.sv" 85 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641119435607 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:color_instance\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:color_instance\|Div0\"" {  } { { "Color_Mapper.sv" "Div0" { Text "C:/Users/12517/Desktop/ece385_finalproject/Color_Mapper.sv" 51 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641119435607 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1641119435607 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "frameROM:ROM_instance\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"frameROM:ROM_instance\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119435643 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "frameROM:ROM_instance\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"frameROM:ROM_instance\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119435643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119435643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119435643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 400 " "Parameter \"NUMWORDS_A\" = \"400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119435643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119435643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119435643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119435643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119435643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119435643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/ece385_finalproject.ram0_frameROM_6483c0a0.hdl.mif " "Parameter \"INIT_FILE\" = \"db/ece385_finalproject.ram0_frameROM_6483c0a0.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119435643 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641119435643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b381.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b381.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b381 " "Found entity 1: altsyncram_b381" {  } { { "db/altsyncram_b381.tdf" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/db/altsyncram_b381.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119435706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119435706 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "music:music_instance\|altsyncram:music_memory_rtl_0 " "Elaborated megafunction instantiation \"music:music_instance\|altsyncram:music_memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119436203 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "music:music_instance\|altsyncram:music_memory_rtl_0 " "Instantiated megafunction \"music:music_instance\|altsyncram:music_memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119436203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 17 " "Parameter \"WIDTH_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119436203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119436203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 83465 " "Parameter \"NUMWORDS_A\" = \"83465\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119436203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119436203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119436203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119436203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119436203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119436203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/ece385_finalproject.ram0_music_7054c3e.hdl.mif " "Parameter \"INIT_FILE\" = \"db/ece385_finalproject.ram0_music_7054c3e.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119436203 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641119436203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ct71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ct71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ct71 " "Found entity 1: altsyncram_ct71" {  } { { "db/altsyncram_ct71.tdf" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/db/altsyncram_ct71.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119436282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119436282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_v9a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_v9a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_v9a " "Found entity 1: decode_v9a" {  } { { "db/decode_v9a.tdf" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/db/decode_v9a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119437916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119437916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_6qb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_6qb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_6qb " "Found entity 1: mux_6qb" {  } { { "db/mux_6qb.tdf" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/db/mux_6qb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119437994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119437994 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:color_instance\|lpm_divide:Div26 " "Elaborated megafunction instantiation \"color_mapper:color_instance\|lpm_divide:Div26\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/Color_Mapper.sv" 111 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119438072 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:color_instance\|lpm_divide:Div26 " "Instantiated megafunction \"color_mapper:color_instance\|lpm_divide:Div26\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119438072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119438072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119438072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119438072 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/Color_Mapper.sv" 111 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641119438072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1jm " "Found entity 1: lpm_divide_1jm" {  } { { "db/lpm_divide_1jm.tdf" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/db/lpm_divide_1jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119438134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119438134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/db/sign_div_unsign_plh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119438150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119438150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_67f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_67f " "Found entity 1: alt_u_div_67f" {  } { { "db/alt_u_div_67f.tdf" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/db/alt_u_div_67f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119438213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119438213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119438322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119438322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119438384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119438384 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:color_instance\|lpm_divide:Div25 " "Elaborated megafunction instantiation \"color_mapper:color_instance\|lpm_divide:Div25\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/Color_Mapper.sv" 111 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119438416 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:color_instance\|lpm_divide:Div25 " "Instantiated megafunction \"color_mapper:color_instance\|lpm_divide:Div25\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119438416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119438416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119438416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119438416 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/Color_Mapper.sv" 111 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641119438416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_tim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_tim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_tim " "Found entity 1: lpm_divide_tim" {  } { { "db/lpm_divide_tim.tdf" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/db/lpm_divide_tim.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119438463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119438463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_llh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_llh " "Found entity 1: sign_div_unsign_llh" {  } { { "db/sign_div_unsign_llh.tdf" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/db/sign_div_unsign_llh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119438494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119438494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_u6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u6f " "Found entity 1: alt_u_div_u6f" {  } { { "db/alt_u_div_u6f.tdf" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/db/alt_u_div_u6f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119438541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119438541 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:color_instance\|lpm_divide:Div5 " "Elaborated megafunction instantiation \"color_mapper:color_instance\|lpm_divide:Div5\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/Color_Mapper.sv" 96 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119438603 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:color_instance\|lpm_divide:Div5 " "Instantiated megafunction \"color_mapper:color_instance\|lpm_divide:Div5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119438603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119438603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119438603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119438603 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/Color_Mapper.sv" 96 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641119438603 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "block_address:block_address0\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"block_address:block_address0\|lpm_divide:Mod1\"" {  } { { "block_address.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/block_address.sv" 5 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119438697 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "block_address:block_address0\|lpm_divide:Mod1 " "Instantiated megafunction \"block_address:block_address0\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119438697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119438697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119438697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119438697 ""}  } { { "block_address.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/block_address.sv" 5 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641119438697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0bm " "Found entity 1: lpm_divide_0bm" {  } { { "db/lpm_divide_0bm.tdf" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/db/lpm_divide_0bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119438744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119438744 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:color_instance\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"color_mapper:color_instance\|lpm_divide:Mod0\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/Color_Mapper.sv" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119438900 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:color_instance\|lpm_divide:Mod0 " "Instantiated megafunction \"color_mapper:color_instance\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119438900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119438900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119438900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119438900 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/Color_Mapper.sv" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641119438900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1bm " "Found entity 1: lpm_divide_1bm" {  } { { "db/lpm_divide_1bm.tdf" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/db/lpm_divide_1bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119438994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119438994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/db/sign_div_unsign_mlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119439025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119439025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_v6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_v6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_v6f " "Found entity 1: alt_u_div_v6f" {  } { { "db/alt_u_div_v6f.tdf" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/db/alt_u_div_v6f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119439056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119439056 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:color_instance\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"color_mapper:color_instance\|lpm_divide:Div1\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/Color_Mapper.sv" 69 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119439134 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:color_instance\|lpm_divide:Div1 " "Instantiated megafunction \"color_mapper:color_instance\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119439134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119439134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119439134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641119439134 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/Color_Mapper.sv" 69 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641119439134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uim " "Found entity 1: lpm_divide_uim" {  } { { "db/lpm_divide_uim.tdf" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/db/lpm_divide_uim.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119439181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119439181 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "music:music_instance\|altsyncram:music_memory_rtl_0\|altsyncram_ct71:auto_generated\|ram_block1a16 " "Synthesized away node \"music:music_instance\|altsyncram:music_memory_rtl_0\|altsyncram_ct71:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_ct71.tdf" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/db/altsyncram_ct71.tdf" 377 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ece385_finalproject.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject.sv" 105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641119440104 "|ece385_finalproject|music:music_instance|altsyncram:music_memory_rtl_0|altsyncram_ct71:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "music:music_instance\|altsyncram:music_memory_rtl_0\|altsyncram_ct71:auto_generated\|ram_block1a33 " "Synthesized away node \"music:music_instance\|altsyncram:music_memory_rtl_0\|altsyncram_ct71:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_ct71.tdf" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/db/altsyncram_ct71.tdf" 734 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ece385_finalproject.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject.sv" 105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641119440104 "|ece385_finalproject|music:music_instance|altsyncram:music_memory_rtl_0|altsyncram_ct71:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "music:music_instance\|altsyncram:music_memory_rtl_0\|altsyncram_ct71:auto_generated\|ram_block1a50 " "Synthesized away node \"music:music_instance\|altsyncram:music_memory_rtl_0\|altsyncram_ct71:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_ct71.tdf" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/db/altsyncram_ct71.tdf" 1091 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ece385_finalproject.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject.sv" 105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641119440104 "|ece385_finalproject|music:music_instance|altsyncram:music_memory_rtl_0|altsyncram_ct71:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "music:music_instance\|altsyncram:music_memory_rtl_0\|altsyncram_ct71:auto_generated\|ram_block1a67 " "Synthesized away node \"music:music_instance\|altsyncram:music_memory_rtl_0\|altsyncram_ct71:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_ct71.tdf" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/db/altsyncram_ct71.tdf" 1448 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ece385_finalproject.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject.sv" 105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641119440104 "|ece385_finalproject|music:music_instance|altsyncram:music_memory_rtl_0|altsyncram_ct71:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "music:music_instance\|altsyncram:music_memory_rtl_0\|altsyncram_ct71:auto_generated\|ram_block1a84 " "Synthesized away node \"music:music_instance\|altsyncram:music_memory_rtl_0\|altsyncram_ct71:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_ct71.tdf" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/db/altsyncram_ct71.tdf" 1805 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ece385_finalproject.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject.sv" 105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641119440104 "|ece385_finalproject|music:music_instance|altsyncram:music_memory_rtl_0|altsyncram_ct71:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "music:music_instance\|altsyncram:music_memory_rtl_0\|altsyncram_ct71:auto_generated\|ram_block1a101 " "Synthesized away node \"music:music_instance\|altsyncram:music_memory_rtl_0\|altsyncram_ct71:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_ct71.tdf" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/db/altsyncram_ct71.tdf" 2162 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ece385_finalproject.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject.sv" 105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641119440104 "|ece385_finalproject|music:music_instance|altsyncram:music_memory_rtl_0|altsyncram_ct71:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "music:music_instance\|altsyncram:music_memory_rtl_0\|altsyncram_ct71:auto_generated\|ram_block1a118 " "Synthesized away node \"music:music_instance\|altsyncram:music_memory_rtl_0\|altsyncram_ct71:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_ct71.tdf" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/db/altsyncram_ct71.tdf" 2519 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ece385_finalproject.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject.sv" 105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641119440104 "|ece385_finalproject|music:music_instance|altsyncram:music_memory_rtl_0|altsyncram_ct71:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "music:music_instance\|altsyncram:music_memory_rtl_0\|altsyncram_ct71:auto_generated\|ram_block1a135 " "Synthesized away node \"music:music_instance\|altsyncram:music_memory_rtl_0\|altsyncram_ct71:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_ct71.tdf" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/db/altsyncram_ct71.tdf" 2876 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ece385_finalproject.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject.sv" 105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641119440104 "|ece385_finalproject|music:music_instance|altsyncram:music_memory_rtl_0|altsyncram_ct71:auto_generated|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "music:music_instance\|altsyncram:music_memory_rtl_0\|altsyncram_ct71:auto_generated\|ram_block1a152 " "Synthesized away node \"music:music_instance\|altsyncram:music_memory_rtl_0\|altsyncram_ct71:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_ct71.tdf" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/db/altsyncram_ct71.tdf" 3233 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ece385_finalproject.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject.sv" 105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641119440104 "|ece385_finalproject|music:music_instance|altsyncram:music_memory_rtl_0|altsyncram_ct71:auto_generated|ram_block1a152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "music:music_instance\|altsyncram:music_memory_rtl_0\|altsyncram_ct71:auto_generated\|ram_block1a169 " "Synthesized away node \"music:music_instance\|altsyncram:music_memory_rtl_0\|altsyncram_ct71:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_ct71.tdf" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/db/altsyncram_ct71.tdf" 3590 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ece385_finalproject.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject.sv" 105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641119440104 "|ece385_finalproject|music:music_instance|altsyncram:music_memory_rtl_0|altsyncram_ct71:auto_generated|ram_block1a169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "music:music_instance\|altsyncram:music_memory_rtl_0\|altsyncram_ct71:auto_generated\|ram_block1a186 " "Synthesized away node \"music:music_instance\|altsyncram:music_memory_rtl_0\|altsyncram_ct71:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_ct71.tdf" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/db/altsyncram_ct71.tdf" 3947 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ece385_finalproject.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject.sv" 105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641119440104 "|ece385_finalproject|music:music_instance|altsyncram:music_memory_rtl_0|altsyncram_ct71:auto_generated|ram_block1a186"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1641119440104 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1641119440104 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1641119441957 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_sdram.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_sdram.v" 442 -1 0 } } { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_sdram.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_sdram.v" 356 -1 0 } } { "ece385_finalproject_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "ece385_finalproject_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_sdram.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_sdram.v" 306 -1 0 } } { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 3879 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "f:/quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_jtag_uart_0.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_jtag_uart_0.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "f:/quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "ece385_finalproject_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_jtag_uart_0.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_jtag_uart_0.v" 398 -1 0 } } { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 3501 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "f:/quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "ece385_finalproject_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_altpll_0.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_altpll_0.v" 266 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1641119442224 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1641119442224 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "ece385_finalproject.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641119453890 "|ece385_finalproject|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "ece385_finalproject.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641119453890 "|ece385_finalproject|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1641119453890 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119454390 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "audio_interface:music\|Bcount\[1\] High " "Register audio_interface:music\|Bcount\[1\] will power up to High" {  } { { "audio_interface.vhd" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/audio_interface.vhd" 102 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1641119455562 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "audio_interface:music\|Bcount\[0\] High " "Register audio_interface:music\|Bcount\[0\] will power up to High" {  } { { "audio_interface.vhd" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/audio_interface.vhd" 102 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1641119455562 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "audio_interface:music\|Bcount\[3\] High " "Register audio_interface:music\|Bcount\[3\] will power up to High" {  } { { "audio_interface.vhd" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/audio_interface.vhd" 102 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1641119455562 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "audio_interface:music\|Bcount\[2\] High " "Register audio_interface:music\|Bcount\[2\] will power up to High" {  } { { "audio_interface.vhd" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/audio_interface.vhd" 102 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1641119455562 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1641119455562 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "110 " "110 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1641119472154 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "color_mapper:color_instance\|lpm_divide:Div5\|lpm_divide_1jm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_24_result_int\[1\]~10 " "Logic cell \"color_mapper:color_instance\|lpm_divide:Div5\|lpm_divide_1jm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_24_result_int\[1\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_24_result_int\[1\]~10" { Text "C:/Users/12517/Desktop/ece385_finalproject/db/alt_u_div_67f.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641119472217 ""} { "Info" "ISCL_SCL_CELL_NAME" "color_mapper:color_instance\|lpm_divide:Div26\|lpm_divide_1jm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_24_result_int\[1\]~10 " "Logic cell \"color_mapper:color_instance\|lpm_divide:Div26\|lpm_divide_1jm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_24_result_int\[1\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_24_result_int\[1\]~10" { Text "C:/Users/12517/Desktop/ece385_finalproject/db/alt_u_div_67f.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641119472217 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1641119472217 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1641119472406 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1641119472406 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119472531 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE2_115_Default 27 " "Ignored 27 assignments for entity \"DE2_115_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641119473056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641119473056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641119473056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641119473056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641119473056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641119473056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641119473056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641119473056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641119473056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641119473056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641119473056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641119473056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641119473056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641119473056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641119473056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641119473056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641119473056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641119473056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641119473056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641119473056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641119473056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641119473056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641119473056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641119473056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641119473056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641119473056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641119473056 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1641119473056 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lab8 24 " "Ignored 24 assignments for entity \"lab8\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity lab8 -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641119473056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641119473056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641119473056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641119473056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641119473056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641119473056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641119473056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641119473056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641119473056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641119473056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641119473056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641119473056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641119473056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641119473056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641119473056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641119473056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641119473056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641119473056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641119473056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641119473056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641119473056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641119473056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641119473056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641119473056 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1641119473056 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/12517/Desktop/ece385_finalproject/output_files/ece385_finalproject.map.smsg " "Generated suppressed messages file C:/Users/12517/Desktop/ece385_finalproject/output_files/ece385_finalproject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119473900 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1641119477210 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641119477210 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "ece385_finalproject.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641119478055 "|ece385_finalproject|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "ece385_finalproject.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641119478055 "|ece385_finalproject|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "ece385_finalproject.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641119478055 "|ece385_finalproject|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT " "No output dependent on input pin \"OTG_INT\"" {  } { { "ece385_finalproject.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject.sv" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641119478055 "|ece385_finalproject|OTG_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "ece385_finalproject.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject.sv" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641119478055 "|ece385_finalproject|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCLRCK " "No output dependent on input pin \"AUD_ADCLRCK\"" {  } { { "ece385_finalproject.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject.sv" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641119478055 "|ece385_finalproject|AUD_ADCLRCK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1641119478055 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15906 " "Implemented 15906 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1641119478055 ""} { "Info" "ICUT_CUT_TM_OPINS" "79 " "Implemented 79 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1641119478055 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "48 " "Implemented 48 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1641119478055 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15419 " "Implemented 15419 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1641119478055 ""} { "Info" "ICUT_CUT_TM_RAMS" "344 " "Implemented 344 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1641119478055 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1641119478055 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1641119478055 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 118 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 118 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5046 " "Peak virtual memory: 5046 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641119478149 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 02 18:31:18 2022 " "Processing ended: Sun Jan 02 18:31:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641119478149 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:44 " "Elapsed time: 00:03:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641119478149 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:05 " "Total CPU time (on all processors): 00:04:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641119478149 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119478149 ""}
