{
  "module_name": "em28xx-reg.h",
  "hash_id": "c43e4b1613c92cc573aa70ccfbaa9a8a01df74d1f9f6de34d8bcc81a06327900",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/usb/em28xx/em28xx-reg.h",
  "human_readable_source": " \n\n \n\n#define EM_GPIO_0  ((unsigned char)BIT(0))\n#define EM_GPIO_1  ((unsigned char)BIT(1))\n#define EM_GPIO_2  ((unsigned char)BIT(2))\n#define EM_GPIO_3  ((unsigned char)BIT(3))\n#define EM_GPIO_4  ((unsigned char)BIT(4))\n#define EM_GPIO_5  ((unsigned char)BIT(5))\n#define EM_GPIO_6  ((unsigned char)BIT(6))\n#define EM_GPIO_7  ((unsigned char)BIT(7))\n\n#define EM_GPO_0   ((unsigned char)BIT(0))\n#define EM_GPO_1   ((unsigned char)BIT(1))\n#define EM_GPO_2   ((unsigned char)BIT(2))\n#define EM_GPO_3   ((unsigned char)BIT(3))\n\n \n \n#define EM28XX_EP_AUDIO\t\t0x83\n \n\n \n#define EM2800_R08_AUDIOSRC 0x08\n\n \n\n#define EM28XX_R00_CHIPCFG\t0x00\n\n \n#define EM2860_CHIPCFG_VENDOR_AUDIO\t\t0x80\n#define EM2860_CHIPCFG_I2S_VOLUME_CAPABLE\t0x40\n#define EM2820_CHIPCFG_I2S_3_SAMPRATES\t\t0x30\n#define EM2860_CHIPCFG_I2S_5_SAMPRATES\t\t0x30\n#define EM2820_CHIPCFG_I2S_1_SAMPRATE\t\t0x20\n#define EM2860_CHIPCFG_I2S_3_SAMPRATES\t\t0x20\n#define EM28XX_CHIPCFG_AC97\t\t\t0x10\n#define EM28XX_CHIPCFG_AUDIOMASK\t\t0x30\n\n#define EM28XX_R01_CHIPCFG2\t0x01\n\n \n#define EM28XX_CHIPCFG2_TS_PRESENT\t\t0x10\n#define EM28XX_CHIPCFG2_TS_REQ_INTERVAL_MASK\t0x0c  \n#define EM28XX_CHIPCFG2_TS_REQ_INTERVAL_1MF\t0x00\n#define EM28XX_CHIPCFG2_TS_REQ_INTERVAL_2MF\t0x04\n#define EM28XX_CHIPCFG2_TS_REQ_INTERVAL_4MF\t0x08\n#define EM28XX_CHIPCFG2_TS_REQ_INTERVAL_8MF\t0x0c\n#define EM28XX_CHIPCFG2_TS_PACKETSIZE_MASK\t0x03  \n#define EM28XX_CHIPCFG2_TS_PACKETSIZE_188\t0x00\n#define EM28XX_CHIPCFG2_TS_PACKETSIZE_376\t0x01\n#define EM28XX_CHIPCFG2_TS_PACKETSIZE_564\t0x02\n#define EM28XX_CHIPCFG2_TS_PACKETSIZE_752\t0x03\n\n \n#define EM2880_R04_GPO\t\t0x04     \n#define EM2820_R08_GPIO_CTRL\t0x08\t \n#define EM2820_R09_GPIO_STATE\t0x09\t \n\n#define EM28XX_R06_I2C_CLK\t0x06\n\n \n#define EM28XX_I2C_CLK_ACK_LAST_READ\t0x80\n#define EM28XX_I2C_CLK_WAIT_ENABLE\t0x40\n#define EM28XX_I2C_EEPROM_ON_BOARD\t0x08\n#define EM28XX_I2C_EEPROM_KEY_VALID\t0x04\n#define EM2874_I2C_SECONDARY_BUS_SELECT\t0x04  \n#define EM28XX_I2C_FREQ_1_5_MHZ\t\t0x03  \n#define EM28XX_I2C_FREQ_25_KHZ\t\t0x02\n#define EM28XX_I2C_FREQ_400_KHZ\t\t0x01\n#define EM28XX_I2C_FREQ_100_KHZ\t\t0x00\n\n#define EM28XX_R0A_CHIPID\t0x0a\n#define EM28XX_R0C_USBSUSP\t0x0c\n#define   EM28XX_R0C_USBSUSP_SNAPSHOT\t0x20  \n\n#define EM28XX_R0E_AUDIOSRC\t0x0e\n#define EM28XX_R0F_XCLK\t0x0f\n\n \n#define EM28XX_XCLK_AUDIO_UNMUTE\t0x80  \n#define EM28XX_XCLK_I2S_MSB_TIMING\t0x40  \n#define EM28XX_XCLK_IR_RC5_MODE\t\t0x20  \n#define EM28XX_XCLK_IR_NEC_CHK_PARITY\t0x10\n#define EM28XX_XCLK_FREQUENCY_30MHZ\t0x00  \n#define EM28XX_XCLK_FREQUENCY_15MHZ\t0x01\n#define EM28XX_XCLK_FREQUENCY_10MHZ\t0x02\n#define EM28XX_XCLK_FREQUENCY_7_5MHZ\t0x03\n#define EM28XX_XCLK_FREQUENCY_6MHZ\t0x04\n#define EM28XX_XCLK_FREQUENCY_5MHZ\t0x05\n#define EM28XX_XCLK_FREQUENCY_4_3MHZ\t0x06\n#define EM28XX_XCLK_FREQUENCY_12MHZ\t0x07\n#define EM28XX_XCLK_FREQUENCY_20MHZ\t0x08\n#define EM28XX_XCLK_FREQUENCY_20MHZ_2\t0x09\n#define EM28XX_XCLK_FREQUENCY_48MHZ\t0x0a\n#define EM28XX_XCLK_FREQUENCY_24MHZ\t0x0b\n\n#define EM28XX_R10_VINMODE\t0x10\n\t   \n#define   EM28XX_VINMODE_YUV422_CbYCrY  0x10\n\t   \n#define   EM28XX_VINMODE_YUV422_YUYV    0x08\n#define   EM28XX_VINMODE_YUV422_YVYU    0x09\n#define   EM28XX_VINMODE_YUV422_UYVY    0x0a\n#define   EM28XX_VINMODE_YUV422_VYUY    0x0b\n#define   EM28XX_VINMODE_RGB8_BGGR      0x0c\n#define   EM28XX_VINMODE_RGB8_GRBG      0x0d\n#define   EM28XX_VINMODE_RGB8_GBRG      0x0e\n#define   EM28XX_VINMODE_RGB8_RGGB      0x0f\n\t   \n\n#define EM28XX_R11_VINCTRL\t0x11\n\n \n#define EM28XX_VINCTRL_VBI_SLICED\t0x80\n#define EM28XX_VINCTRL_VBI_RAW\t\t0x40\n#define EM28XX_VINCTRL_VOUT_MODE_IN\t0x20  \n#define EM28XX_VINCTRL_CCIR656_ENABLE\t0x10\n#define EM28XX_VINCTRL_VBI_16BIT_RAW\t0x08  \n#define EM28XX_VINCTRL_FID_ON_HREF\t0x04\n#define EM28XX_VINCTRL_DUAL_EDGE_STROBE\t0x02\n#define EM28XX_VINCTRL_INTERLACED\t0x01\n\n#define EM28XX_R12_VINENABLE\t0x12\t \n\n#define EM28XX_R14_GAMMA\t0x14\n#define EM28XX_R15_RGAIN\t0x15\n#define EM28XX_R16_GGAIN\t0x16\n#define EM28XX_R17_BGAIN\t0x17\n#define EM28XX_R18_ROFFSET\t0x18\n#define EM28XX_R19_GOFFSET\t0x19\n#define EM28XX_R1A_BOFFSET\t0x1a\n\n#define EM28XX_R1B_OFLOW\t0x1b\n#define EM28XX_R1C_HSTART\t0x1c\n#define EM28XX_R1D_VSTART\t0x1d\n#define EM28XX_R1E_CWIDTH\t0x1e\n#define EM28XX_R1F_CHEIGHT\t0x1f\n\n#define EM28XX_R20_YGAIN\t0x20  \n#define   CONTRAST_DEFAULT\t0x10\n\n#define EM28XX_R21_YOFFSET\t0x21  \t \n#define   BRIGHTNESS_DEFAULT\t0x00\n\n#define EM28XX_R22_UVGAIN\t0x22  \n#define   SATURATION_DEFAULT\t0x10\n\n#define EM28XX_R23_UOFFSET\t0x23  \t \n#define   BLUE_BALANCE_DEFAULT\t0x00\n\n#define EM28XX_R24_VOFFSET\t0x24  \t \n#define   RED_BALANCE_DEFAULT\t0x00\n\n#define EM28XX_R25_SHARPNESS\t0x25  \n#define   SHARPNESS_DEFAULT\t0x00\n\n#define EM28XX_R26_COMPR\t0x26\n#define EM28XX_R27_OUTFMT\t0x27\n\n \n#define EM28XX_OUTFMT_RGB_8_RGRG\t0x00\n#define EM28XX_OUTFMT_RGB_8_GRGR\t0x01\n#define EM28XX_OUTFMT_RGB_8_GBGB\t0x02\n#define EM28XX_OUTFMT_RGB_8_BGBG\t0x03\n#define EM28XX_OUTFMT_RGB_16_656\t0x04\n#define EM28XX_OUTFMT_RGB_8_BAYER\t0x08  \n#define EM28XX_OUTFMT_YUV211\t\t0x10\n#define EM28XX_OUTFMT_YUV422_Y0UY1V\t0x14\n#define EM28XX_OUTFMT_YUV422_Y1UY0V\t0x15\n#define EM28XX_OUTFMT_YUV411\t\t0x18\n\n#define EM28XX_R28_XMIN\t0x28\n#define EM28XX_R29_XMAX\t0x29\n#define EM28XX_R2A_YMIN\t0x2a\n#define EM28XX_R2B_YMAX\t0x2b\n\n#define EM28XX_R30_HSCALELOW\t0x30\n#define EM28XX_R31_HSCALEHIGH\t0x31\n#define EM28XX_R32_VSCALELOW\t0x32\n#define EM28XX_R33_VSCALEHIGH\t0x33\n#define   EM28XX_HVSCALE_MAX\t0x3fff  \n\n#define EM28XX_R34_VBI_START_H\t0x34\n#define EM28XX_R35_VBI_START_V\t0x35\n \n\n#define EM28XX_R36_VBI_WIDTH\t0x36\n#define EM28XX_R37_VBI_HEIGHT\t0x37\n\n#define EM28XX_R40_AC97LSB\t0x40\n#define EM28XX_R41_AC97MSB\t0x41\n#define EM28XX_R42_AC97ADDR\t0x42\n#define EM28XX_R43_AC97BUSY\t0x43\n\n#define EM28XX_R45_IR\t\t0x45\n\t \n\n \n#define EM2874_R50_IR_CONFIG    0x50\n#define EM2874_R51_IR           0x51\n#define EM2874_R5D_TS1_PKT_SIZE 0x5d\n#define EM2874_R5E_TS2_PKT_SIZE 0x5e\n\t \n\n#define EM2874_R5F_TS_ENABLE    0x5f\n\n \n \n#define EM2874_R80_GPIO_P0_CTRL    0x80\n#define EM2874_R81_GPIO_P1_CTRL    0x81\n#define EM2874_R82_GPIO_P2_CTRL    0x82\n#define EM2874_R83_GPIO_P3_CTRL    0x83\n#define EM2874_R84_GPIO_P0_STATE   0x84\n#define EM2874_R85_GPIO_P1_STATE   0x85\n#define EM2874_R86_GPIO_P2_STATE   0x86\n#define EM2874_R87_GPIO_P3_STATE   0x87\n\n \n#define EM2874_IR_NEC           0x00\n#define EM2874_IR_NEC_NO_PARITY 0x01\n#define EM2874_IR_RC5           0x04\n#define EM2874_IR_RC6_MODE_0    0x08\n#define EM2874_IR_RC6_MODE_6A   0x0b\n\n \n#define EM2874_TS1_CAPTURE_ENABLE ((unsigned char)BIT(0))\n#define EM2874_TS1_FILTER_ENABLE  ((unsigned char)BIT(1))\n#define EM2874_TS1_NULL_DISCARD   ((unsigned char)BIT(2))\n#define EM2874_TS2_CAPTURE_ENABLE ((unsigned char)BIT(4))\n#define EM2874_TS2_FILTER_ENABLE  ((unsigned char)BIT(5))\n#define EM2874_TS2_NULL_DISCARD   ((unsigned char)BIT(6))\n\n \n#define EM2800_AUDIO_SRC_TUNER  0x0d\n#define EM2800_AUDIO_SRC_LINE   0x0c\n#define EM28XX_AUDIO_SRC_TUNER\t0xc0\n#define EM28XX_AUDIO_SRC_LINE\t0x80\n\n \nenum em28xx_chip_id {\n\tCHIP_ID_EM2800 = 7,\n\tCHIP_ID_EM2710 = 17,\n\tCHIP_ID_EM2820 = 18,\t \n\tCHIP_ID_EM2840 = 20,\n\tCHIP_ID_EM2750 = 33,\n\tCHIP_ID_EM2860 = 34,\n\tCHIP_ID_EM2870 = 35,\n\tCHIP_ID_EM2883 = 36,\n\tCHIP_ID_EM2765 = 54,\n\tCHIP_ID_EM2874 = 65,\n\tCHIP_ID_EM2884 = 68,\n\tCHIP_ID_EM28174 = 113,\n\tCHIP_ID_EM28178 = 114,\n};\n\n \n\n \n#define EM202_EXT_MODEM_CTRL     0x3e\n#define EM202_GPIO_CONF          0x4c\n#define EM202_GPIO_POLARITY      0x4e\n#define EM202_GPIO_STICKY        0x50\n#define EM202_GPIO_MASK          0x52\n#define EM202_GPIO_STATUS        0x54\n#define EM202_SPDIF_OUT_SEL      0x6a\n#define EM202_ANTIPOP            0x72\n#define EM202_EAPD_GPIO_ACCESS   0x74\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}