verilog work "../rtl/half_adder.v"
verilog work "../rtl/full_adder.v"
