Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Nov  7 20:37:31 2017
| Host         : Berna running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Main_control_sets_placed.rpt
| Design       : Main
| Device       : xc7z010
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    14 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              68 |           23 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              18 |            9 |
| Yes          | No                    | No                     |              54 |           15 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              14 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  Clock Signal  |       Enable Signal       |                                                      Set/Reset Signal                                                      | Slice Load Count | Bel Load Count |
+----------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | proccesor/flag_enable     | proccesor/I1                                                                                                               |                1 |              2 |
|  clk_IBUF_BUFG |                           | proccesor/active_interrupt                                                                                                 |                2 |              4 |
|  clk_IBUF_BUFG | proccesor/led3_reg        |                                                                                                                            |                2 |              4 |
|  clk_IBUF_BUFG |                           | proccesor/I1                                                                                                               |                3 |              6 |
|  clk_IBUF_BUFG | enable                    |                                                                                                                            |                2 |              6 |
|  clk_IBUF_BUFG |                           | program_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/douta[7] |                4 |              8 |
|  clk_IBUF_BUFG | proccesor/spm_enable      |                                                                                                                            |                2 |              8 |
|  address00     |                           |                                                                                                                            |                4 |             12 |
|  clk_IBUF_BUFG | proccesor/t_state_0       | proccesor/I1                                                                                                               |                3 |             12 |
|  clk_IBUF_BUFG | Reg_address[11]_i_1_n_0   |                                                                                                                            |                3 |             12 |
|  clk_IBUF_BUFG | proccesor/register_enable |                                                                                                                            |                2 |             16 |
|  clk_IBUF_BUFG | proccesor/t_state_0       |                                                                                                                            |                2 |             16 |
|  clk_IBUF_BUFG | kcpsm6_reset1             |                                                                                                                            |                8 |             32 |
|  clk_IBUF_BUFG |                           |                                                                                                                            |               19 |             56 |
+----------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 4      |                     2 |
| 6      |                     2 |
| 8      |                     2 |
| 12     |                     3 |
| 16+    |                     4 |
+--------+-----------------------+


