TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE    1

       1                    ;******************************************************************************
       2                    ;* TMS320C6x C/C++ Codegen                                          PC v7.4.2 *
       3                    ;* Date/Time created: Sat Sep 26 11:09:43 2015                                *
       4                    ;******************************************************************************
       5                            .compiler_opts --abi=eabi --c64p_l1d_workaround=off --endian=little --hll_source=on --long_pre
       6                    
       7                    ;******************************************************************************
       8                    ;* GLOBAL FILE PARAMETERS                                                     *
       9                    ;*                                                                            *
      10                    ;*   Architecture      : TMS320C66xx                                          *
      11                    ;*   Optimization      : Enabled at level 3                                   *
      12                    ;*   Optimizing for    : Speed                                                *
      13                    ;*                       Based on options: -o3, no -ms                        *
      14                    ;*   Endian            : Little                                               *
      15                    ;*   Interrupt Thrshld : 10000                                                *
      16                    ;*   Data Access Model : Far                                                  *
      17                    ;*   Pipelining        : Enabled                                              *
      18                    ;*   Speculate Loads   : Enabled with threshold = 0                           *
      19                    ;*   Memory Aliases    : Presume are aliases (pessimistic)                    *
      20                    ;*   Debug Info        : DWARF Debug w/Optimization                           *
      21                    ;*                                                                            *
      22                    ;******************************************************************************
      23                    
      24                            .asg    A15, FP
      25                            .asg    B14, DP
      26                            .asg    B15, SP
      27                            .global $bss
      28                    
      29                    
      30                    $C$DW$CU        .dwtag  DW_TAG_compile_unit
      31                            .dwattr $C$DW$CU, DW_AT_name("./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_dis
      32                            .dwattr $C$DW$CU, DW_AT_producer("TI TMS320C6x C/C++ Codegen PC v7.4.2 Copyright (c) 1996-2012
      33                            .dwattr $C$DW$CU, DW_AT_TI_version(0x01)
      34                            .dwattr $C$DW$CU, DW_AT_comp_dir("c:\nightlybuilds\vlib\ti\vlib\vlib\examples")
      35                    
      36                    $C$DW$1 .dwtag  DW_TAG_subprogram, DW_AT_name("_itoll")
      37                            .dwattr $C$DW$1, DW_AT_TI_symbol_name("_itoll")
      38                            .dwattr $C$DW$1, DW_AT_type(*$C$DW$T$14)
      39                            .dwattr $C$DW$1, DW_AT_declaration
      40                            .dwattr $C$DW$1, DW_AT_external
      41                            .dwattr $C$DW$1, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/c
      42                            .dwattr $C$DW$1, DW_AT_decl_line(0xdf)
      43                            .dwattr $C$DW$1, DW_AT_decl_column(0x0b)
      44                    $C$DW$2 .dwtag  DW_TAG_formal_parameter
      45                            .dwattr $C$DW$2, DW_AT_type(*$C$DW$T$11)
      46                    $C$DW$3 .dwtag  DW_TAG_formal_parameter
      47                            .dwattr $C$DW$3, DW_AT_type(*$C$DW$T$11)
      48                            .dwendtag $C$DW$1
      49                    
      50                    
      51                    $C$DW$4 .dwtag  DW_TAG_subprogram, DW_AT_name("printf")
      52                            .dwattr $C$DW$4, DW_AT_TI_symbol_name("printf")
      53                            .dwattr $C$DW$4, DW_AT_type(*$C$DW$T$10)
      54                            .dwattr $C$DW$4, DW_AT_declaration
      55                            .dwattr $C$DW$4, DW_AT_external
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE    2

      56                            .dwattr $C$DW$4, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/s
      57                            .dwattr $C$DW$4, DW_AT_decl_line(0xb8)
      58                            .dwattr $C$DW$4, DW_AT_decl_column(0x19)
      59                    $C$DW$5 .dwtag  DW_TAG_formal_parameter
      60                            .dwattr $C$DW$5, DW_AT_type(*$C$DW$T$104)
      61                    $C$DW$6 .dwtag  DW_TAG_unspecified_parameters
      62                            .dwendtag $C$DW$4
      63                    
      64                    
      65                    $C$DW$7 .dwtag  DW_TAG_subprogram, DW_AT_name("sprintf")
      66                            .dwattr $C$DW$7, DW_AT_TI_symbol_name("sprintf")
      67                            .dwattr $C$DW$7, DW_AT_type(*$C$DW$T$10)
      68                            .dwattr $C$DW$7, DW_AT_declaration
      69                            .dwattr $C$DW$7, DW_AT_external
      70                            .dwattr $C$DW$7, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/s
      71                            .dwattr $C$DW$7, DW_AT_decl_line(0xbc)
      72                            .dwattr $C$DW$7, DW_AT_decl_column(0x19)
      73                    $C$DW$8 .dwtag  DW_TAG_formal_parameter
      74                            .dwattr $C$DW$8, DW_AT_type(*$C$DW$T$62)
      75                    $C$DW$9 .dwtag  DW_TAG_formal_parameter
      76                            .dwattr $C$DW$9, DW_AT_type(*$C$DW$T$104)
      77                    $C$DW$10        .dwtag  DW_TAG_unspecified_parameters
      78                            .dwendtag $C$DW$7
      79                    
      80                    
      81                    $C$DW$11        .dwtag  DW_TAG_subprogram, DW_AT_name("memset")
      82                            .dwattr $C$DW$11, DW_AT_TI_symbol_name("memset")
      83                            .dwattr $C$DW$11, DW_AT_type(*$C$DW$T$3)
      84                            .dwattr $C$DW$11, DW_AT_declaration
      85                            .dwattr $C$DW$11, DW_AT_external
      86                            .dwattr $C$DW$11, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/
      87                            .dwattr $C$DW$11, DW_AT_decl_line(0x5b)
      88                            .dwattr $C$DW$11, DW_AT_decl_column(0x16)
      89                    $C$DW$12        .dwtag  DW_TAG_formal_parameter
      90                            .dwattr $C$DW$12, DW_AT_type(*$C$DW$T$3)
      91                    $C$DW$13        .dwtag  DW_TAG_formal_parameter
      92                            .dwattr $C$DW$13, DW_AT_type(*$C$DW$T$10)
      93                    $C$DW$14        .dwtag  DW_TAG_formal_parameter
      94                            .dwattr $C$DW$14, DW_AT_type(*$C$DW$T$55)
      95                            .dwendtag $C$DW$11
      96                    
      97                    
      98                    $C$DW$15        .dwtag  DW_TAG_subprogram, DW_AT_name("malloc")
      99                            .dwattr $C$DW$15, DW_AT_TI_symbol_name("malloc")
     100                            .dwattr $C$DW$15, DW_AT_type(*$C$DW$T$3)
     101                            .dwattr $C$DW$15, DW_AT_declaration
     102                            .dwattr $C$DW$15, DW_AT_external
     103                            .dwattr $C$DW$15, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/
     104                            .dwattr $C$DW$15, DW_AT_decl_line(0x82)
     105                            .dwattr $C$DW$15, DW_AT_decl_column(0x19)
     106                    $C$DW$16        .dwtag  DW_TAG_formal_parameter
     107                            .dwattr $C$DW$16, DW_AT_type(*$C$DW$T$55)
     108                            .dwendtag $C$DW$15
     109                    
     110                    
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE    3

     111                    $C$DW$17        .dwtag  DW_TAG_subprogram, DW_AT_name("free")
     112                            .dwattr $C$DW$17, DW_AT_TI_symbol_name("free")
     113                            .dwattr $C$DW$17, DW_AT_declaration
     114                            .dwattr $C$DW$17, DW_AT_external
     115                            .dwattr $C$DW$17, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/
     116                            .dwattr $C$DW$17, DW_AT_decl_line(0x86)
     117                            .dwattr $C$DW$17, DW_AT_decl_column(0x19)
     118                    $C$DW$18        .dwtag  DW_TAG_formal_parameter
     119                            .dwattr $C$DW$18, DW_AT_type(*$C$DW$T$3)
     120                            .dwendtag $C$DW$17
     121                    
     122                    
     123                    $C$DW$19        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_cache_inval")
     124                            .dwattr $C$DW$19, DW_AT_TI_symbol_name("VLIB_cache_inval")
     125                            .dwattr $C$DW$19, DW_AT_type(*$C$DW$T$10)
     126                            .dwattr $C$DW$19, DW_AT_declaration
     127                            .dwattr $C$DW$19, DW_AT_external
     128                            .dwattr $C$DW$19, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\
     129                            .dwattr $C$DW$19, DW_AT_decl_line(0x58)
     130                            .dwattr $C$DW$19, DW_AT_decl_column(0x05)
     131                    
     132                    $C$DW$20        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_profile_init")
     133                            .dwattr $C$DW$20, DW_AT_TI_symbol_name("VLIB_profile_init")
     134                            .dwattr $C$DW$20, DW_AT_declaration
     135                            .dwattr $C$DW$20, DW_AT_external
     136                            .dwattr $C$DW$20, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\
     137                            .dwattr $C$DW$20, DW_AT_decl_line(0x7b)
     138                            .dwattr $C$DW$20, DW_AT_decl_column(0x06)
     139                    $C$DW$21        .dwtag  DW_TAG_formal_parameter
     140                            .dwattr $C$DW$21, DW_AT_type(*$C$DW$T$10)
     141                    $C$DW$22        .dwtag  DW_TAG_formal_parameter
     142                            .dwattr $C$DW$22, DW_AT_type(*$C$DW$T$62)
     143                            .dwendtag $C$DW$20
     144                    
     145                    
     146                    $C$DW$23        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_formula_add_test")
     147                            .dwattr $C$DW$23, DW_AT_TI_symbol_name("VLIB_formula_add_test")
     148                            .dwattr $C$DW$23, DW_AT_declaration
     149                            .dwattr $C$DW$23, DW_AT_external
     150                            .dwattr $C$DW$23, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\
     151                            .dwattr $C$DW$23, DW_AT_decl_line(0x7d)
     152                            .dwattr $C$DW$23, DW_AT_decl_column(0x06)
     153                    $C$DW$24        .dwtag  DW_TAG_formal_parameter
     154                            .dwattr $C$DW$24, DW_AT_type(*$C$DW$T$10)
     155                    $C$DW$25        .dwtag  DW_TAG_formal_parameter
     156                            .dwattr $C$DW$25, DW_AT_type(*$C$DW$T$10)
     157                    $C$DW$26        .dwtag  DW_TAG_formal_parameter
     158                            .dwattr $C$DW$26, DW_AT_type(*$C$DW$T$10)
     159                    $C$DW$27        .dwtag  DW_TAG_formal_parameter
     160                            .dwattr $C$DW$27, DW_AT_type(*$C$DW$T$10)
     161                    $C$DW$28        .dwtag  DW_TAG_formal_parameter
     162                            .dwattr $C$DW$28, DW_AT_type(*$C$DW$T$62)
     163                    $C$DW$29        .dwtag  DW_TAG_formal_parameter
     164                            .dwattr $C$DW$29, DW_AT_type(*$C$DW$T$10)
     165                            .dwendtag $C$DW$23
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE    4

     166                    
     167                    
     168                    $C$DW$30        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_skip_test")
     169                            .dwattr $C$DW$30, DW_AT_TI_symbol_name("VLIB_skip_test")
     170                            .dwattr $C$DW$30, DW_AT_declaration
     171                            .dwattr $C$DW$30, DW_AT_external
     172                            .dwattr $C$DW$30, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\
     173                            .dwattr $C$DW$30, DW_AT_decl_line(0x7e)
     174                            .dwattr $C$DW$30, DW_AT_decl_column(0x06)
     175                    $C$DW$31        .dwtag  DW_TAG_formal_parameter
     176                            .dwattr $C$DW$31, DW_AT_type(*$C$DW$T$62)
     177                            .dwendtag $C$DW$30
     178                    
     179                    
     180                    $C$DW$32        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_profile_cycle_report")
     181                            .dwattr $C$DW$32, DW_AT_TI_symbol_name("VLIB_profile_cycle_report")
     182                            .dwattr $C$DW$32, DW_AT_declaration
     183                            .dwattr $C$DW$32, DW_AT_external
     184                            .dwattr $C$DW$32, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\
     185                            .dwattr $C$DW$32, DW_AT_decl_line(0x7f)
     186                            .dwattr $C$DW$32, DW_AT_decl_column(0x06)
     187                    $C$DW$33        .dwtag  DW_TAG_formal_parameter
     188                            .dwattr $C$DW$33, DW_AT_type(*$C$DW$T$10)
     189                    $C$DW$34        .dwtag  DW_TAG_formal_parameter
     190                            .dwattr $C$DW$34, DW_AT_type(*$C$DW$T$62)
     191                    $C$DW$35        .dwtag  DW_TAG_formal_parameter
     192                            .dwattr $C$DW$35, DW_AT_type(*$C$DW$T$62)
     193                            .dwendtag $C$DW$32
     194                    
     195                    
     196                    $C$DW$36        .dwtag  DW_TAG_subprogram, DW_AT_name("initStack")
     197                            .dwattr $C$DW$36, DW_AT_TI_symbol_name("initStack")
     198                            .dwattr $C$DW$36, DW_AT_declaration
     199                            .dwattr $C$DW$36, DW_AT_external
     200                            .dwattr $C$DW$36, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\
     201                            .dwattr $C$DW$36, DW_AT_decl_line(0x80)
     202                            .dwattr $C$DW$36, DW_AT_decl_column(0x06)
     203                    $C$DW$37        .dwtag  DW_TAG_formal_parameter
     204                            .dwattr $C$DW$37, DW_AT_type(*$C$DW$T$24)
     205                            .dwendtag $C$DW$36
     206                    
     207                    
     208                    $C$DW$38        .dwtag  DW_TAG_subprogram, DW_AT_name("setStackDepth")
     209                            .dwattr $C$DW$38, DW_AT_TI_symbol_name("setStackDepth")
     210                            .dwattr $C$DW$38, DW_AT_declaration
     211                            .dwattr $C$DW$38, DW_AT_external
     212                            .dwattr $C$DW$38, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\
     213                            .dwattr $C$DW$38, DW_AT_decl_line(0x81)
     214                            .dwattr $C$DW$38, DW_AT_decl_column(0x06)
     215                    
     216                    $C$DW$39        .dwtag  DW_TAG_subprogram, DW_AT_name("getSP")
     217                            .dwattr $C$DW$39, DW_AT_TI_symbol_name("getSP")
     218                            .dwattr $C$DW$39, DW_AT_type(*$C$DW$T$24)
     219                            .dwattr $C$DW$39, DW_AT_declaration
     220                            .dwattr $C$DW$39, DW_AT_external
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE    5

     221                            .dwattr $C$DW$39, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\
     222                            .dwattr $C$DW$39, DW_AT_decl_line(0x82)
     223                            .dwattr $C$DW$39, DW_AT_decl_column(0x0a)
     224                    
     225                    $C$DW$40        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_stack_memory")
     226                            .dwattr $C$DW$40, DW_AT_TI_symbol_name("VLIB_stack_memory")
     227                            .dwattr $C$DW$40, DW_AT_declaration
     228                            .dwattr $C$DW$40, DW_AT_external
     229                            .dwattr $C$DW$40, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\
     230                            .dwattr $C$DW$40, DW_AT_decl_line(0x83)
     231                            .dwattr $C$DW$40, DW_AT_decl_column(0x06)
     232                    
     233                    $C$DW$41        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_fillBuffer")
     234                            .dwattr $C$DW$41, DW_AT_TI_symbol_name("VLIB_fillBuffer")
     235                            .dwattr $C$DW$41, DW_AT_declaration
     236                            .dwattr $C$DW$41, DW_AT_external
     237                            .dwattr $C$DW$41, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\../
     238                            .dwattr $C$DW$41, DW_AT_decl_line(0x7a)
     239                            .dwattr $C$DW$41, DW_AT_decl_column(0x06)
     240                    $C$DW$42        .dwtag  DW_TAG_formal_parameter
     241                            .dwattr $C$DW$42, DW_AT_type(*$C$DW$T$19)
     242                    $C$DW$43        .dwtag  DW_TAG_formal_parameter
     243                            .dwattr $C$DW$43, DW_AT_type(*$C$DW$T$19)
     244                    $C$DW$44        .dwtag  DW_TAG_formal_parameter
     245                            .dwattr $C$DW$44, DW_AT_type(*$C$DW$T$3)
     246                    $C$DW$45        .dwtag  DW_TAG_formal_parameter
     247                            .dwattr $C$DW$45, DW_AT_type(*$C$DW$T$3)
     248                    $C$DW$46        .dwtag  DW_TAG_formal_parameter
     249                            .dwattr $C$DW$46, DW_AT_type(*$C$DW$T$20)
     250                    $C$DW$47        .dwtag  DW_TAG_formal_parameter
     251                            .dwattr $C$DW$47, DW_AT_type(*$C$DW$T$20)
     252                    $C$DW$48        .dwtag  DW_TAG_formal_parameter
     253                            .dwattr $C$DW$48, DW_AT_type(*$C$DW$T$20)
     254                    $C$DW$49        .dwtag  DW_TAG_formal_parameter
     255                            .dwattr $C$DW$49, DW_AT_type(*$C$DW$T$19)
     256                    $C$DW$50        .dwtag  DW_TAG_formal_parameter
     257                            .dwattr $C$DW$50, DW_AT_type(*$C$DW$T$62)
     258                            .dwendtag $C$DW$41
     259                    
     260                    
     261                    $C$DW$51        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_malloc")
     262                            .dwattr $C$DW$51, DW_AT_TI_symbol_name("VLIB_malloc")
     263                            .dwattr $C$DW$51, DW_AT_type(*$C$DW$T$3)
     264                            .dwattr $C$DW$51, DW_AT_declaration
     265                            .dwattr $C$DW$51, DW_AT_external
     266                            .dwattr $C$DW$51, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\../
     267                            .dwattr $C$DW$51, DW_AT_decl_line(0xb2)
     268                            .dwattr $C$DW$51, DW_AT_decl_column(0x07)
     269                    $C$DW$52        .dwtag  DW_TAG_formal_parameter
     270                            .dwattr $C$DW$52, DW_AT_type(*$C$DW$T$55)
     271                            .dwendtag $C$DW$51
     272                    
     273                    
     274                    $C$DW$53        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_free")
     275                            .dwattr $C$DW$53, DW_AT_TI_symbol_name("VLIB_free")
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE    6

     276                            .dwattr $C$DW$53, DW_AT_declaration
     277                            .dwattr $C$DW$53, DW_AT_external
     278                            .dwattr $C$DW$53, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\../
     279                            .dwattr $C$DW$53, DW_AT_decl_line(0xb7)
     280                            .dwattr $C$DW$53, DW_AT_decl_column(0x07)
     281                    $C$DW$54        .dwtag  DW_TAG_formal_parameter
     282                            .dwattr $C$DW$54, DW_AT_type(*$C$DW$T$3)
     283                            .dwendtag $C$DW$53
     284                    
     285                    
     286                    $C$DW$55        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_disparity_SAD16_cn")
     287                            .dwattr $C$DW$55, DW_AT_TI_symbol_name("VLIB_disparity_SAD16_cn")
     288                            .dwattr $C$DW$55, DW_AT_type(*$C$DW$T$25)
     289                            .dwattr $C$DW$55, DW_AT_declaration
     290                            .dwattr $C$DW$55, DW_AT_external
     291                            .dwattr $C$DW$55, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\../
     292                            .dwattr $C$DW$55, DW_AT_decl_line(0x22)
     293                            .dwattr $C$DW$55, DW_AT_decl_column(0x09)
     294                    $C$DW$56        .dwtag  DW_TAG_formal_parameter
     295                            .dwattr $C$DW$56, DW_AT_type(*$C$DW$T$101)
     296                    $C$DW$57        .dwtag  DW_TAG_formal_parameter
     297                            .dwattr $C$DW$57, DW_AT_type(*$C$DW$T$101)
     298                    $C$DW$58        .dwtag  DW_TAG_formal_parameter
     299                            .dwattr $C$DW$58, DW_AT_type(*$C$DW$T$112)
     300                    $C$DW$59        .dwtag  DW_TAG_formal_parameter
     301                            .dwattr $C$DW$59, DW_AT_type(*$C$DW$T$112)
     302                    $C$DW$60        .dwtag  DW_TAG_formal_parameter
     303                            .dwattr $C$DW$60, DW_AT_type(*$C$DW$T$92)
     304                    $C$DW$61        .dwtag  DW_TAG_formal_parameter
     305                            .dwattr $C$DW$61, DW_AT_type(*$C$DW$T$25)
     306                    $C$DW$62        .dwtag  DW_TAG_formal_parameter
     307                            .dwattr $C$DW$62, DW_AT_type(*$C$DW$T$25)
     308                    $C$DW$63        .dwtag  DW_TAG_formal_parameter
     309                            .dwattr $C$DW$63, DW_AT_type(*$C$DW$T$25)
     310                    $C$DW$64        .dwtag  DW_TAG_formal_parameter
     311                            .dwattr $C$DW$64, DW_AT_type(*$C$DW$T$25)
     312                            .dwendtag $C$DW$55
     313                    
     314                    
     315                    $C$DW$65        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_disparity_SAD_firstRow16")
     316                            .dwattr $C$DW$65, DW_AT_TI_symbol_name("VLIB_disparity_SAD_firstRow16")
     317                            .dwattr $C$DW$65, DW_AT_type(*$C$DW$T$25)
     318                            .dwattr $C$DW$65, DW_AT_declaration
     319                            .dwattr $C$DW$65, DW_AT_external
     320                            .dwattr $C$DW$65, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\c66
     321                            .dwattr $C$DW$65, DW_AT_decl_line(0x8c)
     322                            .dwattr $C$DW$65, DW_AT_decl_column(0x09)
     323                    $C$DW$66        .dwtag  DW_TAG_formal_parameter
     324                            .dwattr $C$DW$66, DW_AT_type(*$C$DW$T$101)
     325                    $C$DW$67        .dwtag  DW_TAG_formal_parameter
     326                            .dwattr $C$DW$67, DW_AT_type(*$C$DW$T$101)
     327                    $C$DW$68        .dwtag  DW_TAG_formal_parameter
     328                            .dwattr $C$DW$68, DW_AT_type(*$C$DW$T$112)
     329                    $C$DW$69        .dwtag  DW_TAG_formal_parameter
     330                            .dwattr $C$DW$69, DW_AT_type(*$C$DW$T$112)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE    7

     331                    $C$DW$70        .dwtag  DW_TAG_formal_parameter
     332                            .dwattr $C$DW$70, DW_AT_type(*$C$DW$T$112)
     333                    $C$DW$71        .dwtag  DW_TAG_formal_parameter
     334                            .dwattr $C$DW$71, DW_AT_type(*$C$DW$T$92)
     335                    $C$DW$72        .dwtag  DW_TAG_formal_parameter
     336                            .dwattr $C$DW$72, DW_AT_type(*$C$DW$T$25)
     337                    $C$DW$73        .dwtag  DW_TAG_formal_parameter
     338                            .dwattr $C$DW$73, DW_AT_type(*$C$DW$T$25)
     339                    $C$DW$74        .dwtag  DW_TAG_formal_parameter
     340                            .dwattr $C$DW$74, DW_AT_type(*$C$DW$T$25)
     341                    $C$DW$75        .dwtag  DW_TAG_formal_parameter
     342                            .dwattr $C$DW$75, DW_AT_type(*$C$DW$T$25)
     343                            .dwendtag $C$DW$65
     344                    
     345                    
     346                    $C$DW$76        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_disparity_SAD_firstRow16_cn")
     347                            .dwattr $C$DW$76, DW_AT_TI_symbol_name("VLIB_disparity_SAD_firstRow16_cn")
     348                            .dwattr $C$DW$76, DW_AT_type(*$C$DW$T$25)
     349                            .dwattr $C$DW$76, DW_AT_declaration
     350                            .dwattr $C$DW$76, DW_AT_external
     351                            .dwattr $C$DW$76, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\VLI
     352                            .dwattr $C$DW$76, DW_AT_decl_line(0x21)
     353                            .dwattr $C$DW$76, DW_AT_decl_column(0x09)
     354                    $C$DW$77        .dwtag  DW_TAG_formal_parameter
     355                            .dwattr $C$DW$77, DW_AT_type(*$C$DW$T$101)
     356                    $C$DW$78        .dwtag  DW_TAG_formal_parameter
     357                            .dwattr $C$DW$78, DW_AT_type(*$C$DW$T$101)
     358                    $C$DW$79        .dwtag  DW_TAG_formal_parameter
     359                            .dwattr $C$DW$79, DW_AT_type(*$C$DW$T$112)
     360                    $C$DW$80        .dwtag  DW_TAG_formal_parameter
     361                            .dwattr $C$DW$80, DW_AT_type(*$C$DW$T$112)
     362                    $C$DW$81        .dwtag  DW_TAG_formal_parameter
     363                            .dwattr $C$DW$81, DW_AT_type(*$C$DW$T$112)
     364                    $C$DW$82        .dwtag  DW_TAG_formal_parameter
     365                            .dwattr $C$DW$82, DW_AT_type(*$C$DW$T$92)
     366                    $C$DW$83        .dwtag  DW_TAG_formal_parameter
     367                            .dwattr $C$DW$83, DW_AT_type(*$C$DW$T$25)
     368                    $C$DW$84        .dwtag  DW_TAG_formal_parameter
     369                            .dwattr $C$DW$84, DW_AT_type(*$C$DW$T$25)
     370                    $C$DW$85        .dwtag  DW_TAG_formal_parameter
     371                            .dwattr $C$DW$85, DW_AT_type(*$C$DW$T$25)
     372                    $C$DW$86        .dwtag  DW_TAG_formal_parameter
     373                            .dwattr $C$DW$86, DW_AT_type(*$C$DW$T$25)
     374                            .dwendtag $C$DW$76
     375                    
     376                    
     377                    $C$DW$87        .dwtag  DW_TAG_subprogram, DW_AT_name("disparity_SAD_firstRow16_getTestParams")
     378                            .dwattr $C$DW$87, DW_AT_TI_symbol_name("disparity_SAD_firstRow16_getTestParams")
     379                            .dwattr $C$DW$87, DW_AT_declaration
     380                            .dwattr $C$DW$87, DW_AT_external
     381                            .dwattr $C$DW$87, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\VLI
     382                            .dwattr $C$DW$87, DW_AT_decl_line(0x2f)
     383                            .dwattr $C$DW$87, DW_AT_decl_column(0x06)
     384                    $C$DW$88        .dwtag  DW_TAG_formal_parameter
     385                            .dwattr $C$DW$88, DW_AT_type(*$C$DW$T$47)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE    8

     386                    $C$DW$89        .dwtag  DW_TAG_formal_parameter
     387                            .dwattr $C$DW$89, DW_AT_type(*$C$DW$T$78)
     388                            .dwendtag $C$DW$87
     389                    
     390                    $C$DW$90        .dwtag  DW_TAG_variable, DW_AT_name("test_cases")
     391                            .dwattr $C$DW$90, DW_AT_TI_symbol_name("test_cases")
     392                            .dwattr $C$DW$90, DW_AT_type(*$C$DW$T$25)
     393                            .dwattr $C$DW$90, DW_AT_declaration
     394                            .dwattr $C$DW$90, DW_AT_external
     395                            .dwattr $C$DW$90, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\../
     396                            .dwattr $C$DW$90, DW_AT_decl_line(0x60)
     397                            .dwattr $C$DW$90, DW_AT_decl_column(0x13)
     398                    $C$DW$91        .dwtag  DW_TAG_variable, DW_AT_name("act_kernel")
     399                            .dwattr $C$DW$91, DW_AT_TI_symbol_name("act_kernel")
     400                            .dwattr $C$DW$91, DW_AT_type(*$C$DW$T$10)
     401                            .dwattr $C$DW$91, DW_AT_declaration
     402                            .dwattr $C$DW$91, DW_AT_external
     403                            .dwattr $C$DW$91, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\../
     404                            .dwattr $C$DW$91, DW_AT_decl_line(0x62)
     405                            .dwattr $C$DW$91, DW_AT_decl_column(0x13)
     406                    $C$DW$92        .dwtag  DW_TAG_variable, DW_AT_name("desc")
     407                            .dwattr $C$DW$92, DW_AT_TI_symbol_name("desc")
     408                            .dwattr $C$DW$92, DW_AT_type(*$C$DW$T$163)
     409                            .dwattr $C$DW$92, DW_AT_declaration
     410                            .dwattr $C$DW$92, DW_AT_external
     411                            .dwattr $C$DW$92, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\../
     412                            .dwattr $C$DW$92, DW_AT_decl_line(0x63)
     413                            .dwattr $C$DW$92, DW_AT_decl_column(0x13)
     414                    $C$DW$93        .dwtag  DW_TAG_variable, DW_AT_name("testPatternString")
     415                            .dwattr $C$DW$93, DW_AT_TI_symbol_name("testPatternString")
     416                            .dwattr $C$DW$93, DW_AT_type(*$C$DW$T$163)
     417                            .dwattr $C$DW$93, DW_AT_declaration
     418                            .dwattr $C$DW$93, DW_AT_external
     419                            .dwattr $C$DW$93, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\../
     420                            .dwattr $C$DW$93, DW_AT_decl_line(0x64)
     421                            .dwattr $C$DW$93, DW_AT_decl_column(0x13)
     422                    $C$DW$94        .dwtag  DW_TAG_variable, DW_AT_name("est_test")
     423                            .dwattr $C$DW$94, DW_AT_TI_symbol_name("est_test")
     424                            .dwattr $C$DW$94, DW_AT_type(*$C$DW$T$10)
     425                            .dwattr $C$DW$94, DW_AT_declaration
     426                            .dwattr $C$DW$94, DW_AT_external
     427                            .dwattr $C$DW$94, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\
     428                            .dwattr $C$DW$94, DW_AT_decl_line(0x75)
     429                            .dwattr $C$DW$94, DW_AT_decl_column(0x14)
     430                    $C$DW$95        .dwtag  DW_TAG_variable, DW_AT_name("beg_count")
     431                            .dwattr $C$DW$95, DW_AT_TI_symbol_name("beg_count")
     432                            .dwattr $C$DW$95, DW_AT_type(*$C$DW$T$153)
     433                            .dwattr $C$DW$95, DW_AT_declaration
     434                            .dwattr $C$DW$95, DW_AT_external
     435                            .dwattr $C$DW$95, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\
     436                            .dwattr $C$DW$95, DW_AT_decl_line(0x76)
     437                            .dwattr $C$DW$95, DW_AT_decl_column(0x14)
     438                    $C$DW$96        .dwtag  DW_TAG_variable, DW_AT_name("end_count")
     439                            .dwattr $C$DW$96, DW_AT_TI_symbol_name("end_count")
     440                            .dwattr $C$DW$96, DW_AT_type(*$C$DW$T$153)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE    9

     441                            .dwattr $C$DW$96, DW_AT_declaration
     442                            .dwattr $C$DW$96, DW_AT_external
     443                            .dwattr $C$DW$96, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\
     444                            .dwattr $C$DW$96, DW_AT_decl_line(0x77)
     445                            .dwattr $C$DW$96, DW_AT_decl_column(0x14)
     446                    $C$DW$97        .dwtag  DW_TAG_variable, DW_AT_name("overhead")
     447                            .dwattr $C$DW$97, DW_AT_TI_symbol_name("overhead")
     448                            .dwattr $C$DW$97, DW_AT_type(*$C$DW$T$153)
     449                            .dwattr $C$DW$97, DW_AT_declaration
     450                            .dwattr $C$DW$97, DW_AT_external
     451                            .dwattr $C$DW$97, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\
     452                            .dwattr $C$DW$97, DW_AT_decl_line(0x78)
     453                            .dwattr $C$DW$97, DW_AT_decl_column(0x14)
     454                    $C$DW$98        .dwtag  DW_TAG_variable, DW_AT_name("cycles")
     455                            .dwattr $C$DW$98, DW_AT_TI_symbol_name("cycles")
     456                            .dwattr $C$DW$98, DW_AT_type(*$C$DW$T$154)
     457                            .dwattr $C$DW$98, DW_AT_declaration
     458                            .dwattr $C$DW$98, DW_AT_external
     459                            .dwattr $C$DW$98, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\
     460                            .dwattr $C$DW$98, DW_AT_decl_line(0x79)
     461                            .dwattr $C$DW$98, DW_AT_decl_column(0x14)
     462                    ;       C:\VLIB_Tools\CCSV5_4_0\ccsv5\tools\compiler\C6000\bin\opt6x.exe C:\\Users\\gtbldadm\\AppData\
     463 00000000                   .sect   ".text"
     464                            .clink
     465                            .global VLIB_disparity_SAD_firstRow16_d
     466                    
     467                    $C$DW$99        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_disparity_SAD_firstRow16_d")
     468                            .dwattr $C$DW$99, DW_AT_low_pc(VLIB_disparity_SAD_firstRow16_d)
     469                            .dwattr $C$DW$99, DW_AT_high_pc(0x00)
     470                            .dwattr $C$DW$99, DW_AT_TI_symbol_name("VLIB_disparity_SAD_firstRow16_d")
     471                            .dwattr $C$DW$99, DW_AT_external
     472                            .dwattr $C$DW$99, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16
     473                            .dwattr $C$DW$99, DW_AT_TI_begin_line(0x28)
     474                            .dwattr $C$DW$99, DW_AT_TI_begin_column(0x06)
     475                            .dwattr $C$DW$99, DW_AT_decl_file("./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLI
     476                            .dwattr $C$DW$99, DW_AT_decl_line(0x28)
     477                            .dwattr $C$DW$99, DW_AT_decl_column(0x06)
     478                            .dwattr $C$DW$99, DW_AT_TI_max_frame_size(0x98)
     479                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
     480                    
     481                            .dwfde $C$DW$CIE, VLIB_disparity_SAD_firstRow16_d
     482                    $C$DW$100       .dwtag  DW_TAG_formal_parameter, DW_AT_name("LevelOfFeedback")
     483                            .dwattr $C$DW$100, DW_AT_TI_symbol_name("LevelOfFeedback")
     484                            .dwattr $C$DW$100, DW_AT_type(*$C$DW$T$19)
     485                            .dwattr $C$DW$100, DW_AT_location[DW_OP_reg4]
     486                    ;----------------------------------------------------------------------
     487                    ;  40 | void VLIB_disparity_SAD_firstRow16_d (uint8_t LevelOfFeedback)         
     488                    ;----------------------------------------------------------------------
     489                    
     490                    ;******************************************************************************
     491                    ;* FUNCTION NAME: VLIB_disparity_SAD_firstRow16_d                             *
     492                    ;*                                                                            *
     493                    ;*   Regs Modified     : A0,A1,A2,A3,A4,A5,A6,A7,A8,A9,A10,A11,A12,A13,A14,   *
     494                    ;*                           A15,B0,B1,B2,B3,B4,B5,B6,B7,B8,B9,B10,B11,B12,   *
     495                    ;*                           B13,SP,A16,A17,A18,A19,A20,A21,A22,A23,A24,A25,  *
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   10

     496                    ;*                           A26,A27,A28,A29,A30,A31,B16,B17,B18,B19,B20,B21, *
     497                    ;*                           B22,B23,B24,B25,B26,B27,B28,B29,B30,B31          *
     498                    ;*   Regs Used         : A0,A1,A2,A3,A4,A5,A6,A7,A8,A9,A10,A11,A12,A13,A14,   *
     499                    ;*                           A15,B0,B1,B2,B3,B4,B5,B6,B7,B8,B9,B10,B11,B12,   *
     500                    ;*                           B13,DP,SP,A16,A17,A18,A19,A20,A21,A22,A23,A24,   *
     501                    ;*                           A25,A26,A27,A28,A29,A30,A31,B16,B17,B18,B19,B20, *
     502                    ;*                           B21,B22,B23,B24,B25,B26,B27,B28,B29,B30,B31      *
     503                    ;*   Local Frame Size  : 24 Args + 72 Auto + 56 Save = 152 byte               *
     504                    ;******************************************************************************
     505                    
     506                    ;******************************************************************************
     507                    ;*                                                                            *
     508                    ;* Using -g (debug) with optimization (-o3) may disable key optimizations!    *
     509                    ;*                                                                            *
     510                    ;******************************************************************************
     511 00000000           VLIB_disparity_SAD_firstRow16_d:
     512                    ;** --------------------------------------------------------------------------*
     513                    ;          EXCLUSIVE CPU CYCLES: 15
     514                    ;** 47  -----------------------    disparity_SAD_firstRow16_getTestParams(&prm, &test_cases);
     515                    ;** 50  -----------------------    VLIB_profile_init(3, "VLIB_disparity_SAD_firstRow16");
     516                    ;** 53  -----------------------    if ( test_cases <= 0 ) goto g55;
     517                            .dwcfi  cfa_offset, 0
     518                    ;----------------------------------------------------------------------
     519                    ;  42 | int32_t    tpi;  /* test parameter index */                            
     520                    ;  45 | disparity_SAD_firstRow16_testParams_t   *prm;                          
     521                    ;----------------------------------------------------------------------
     522 00000000     25f7             STW     .D2T1   A11,*SP--(8)      ; |41| 
     523                            .dwcfi  cfa_offset, 8
     524                            .dwcfi  save_reg_to_mem, 11, 0
     525 00000002     2577             STW     .D2T1   A10,*SP--(8)      ; |41| 
     526                            .dwcfi  cfa_offset, 16
     527                            .dwcfi  save_reg_to_mem, 10, -8
     528 00000004     9677             STDW    .D2T2   B13:B12,*SP--     ; |41| 
     529                            .dwcfi  cfa_offset, 24
     530                            .dwcfi  save_reg_to_mem, 29, -12
     531                            .dwcfi  save_reg_to_mem, 28, -16
     532 00000006     9577             STDW    .D2T2   B11:B10,*SP--     ; |41| 
     533                            .dwcfi  cfa_offset, 32
     534                            .dwcfi  save_reg_to_mem, 27, -20
     535                            .dwcfi  save_reg_to_mem, 26, -24
     536 00000008     8777             STDW    .D2T1   A15:A14,*SP--     ; |41| 
     537                            .dwcfi  cfa_offset, 40
     538                            .dwcfi  save_reg_to_mem, 15, -28
     539                            .dwcfi  save_reg_to_mem, 14, -32
     540 0000000a     8677             STDW    .D2T1   A13:A12,*SP--     ; |41| 
     541                            .dwcfi  cfa_offset, 48
     542                            .dwcfi  save_reg_to_mem, 13, -36
     543                            .dwcfi  save_reg_to_mem, 12, -40
     544 0000000c 01bf54f6             STW     .D2T2   B3,*SP--(104)     ; |41| 
     545                            .dwcfi  cfa_offset, 152
     546                            .dwcfi  save_reg_to_mem, 19, 0
     547                    $C$DW$101       .dwtag  DW_TAG_variable, DW_AT_name("$O$C18")
     548                            .dwattr $C$DW$101, DW_AT_TI_symbol_name("$O$C18")
     549                            .dwattr $C$DW$101, DW_AT_type(*$C$DW$T$11)
     550                            .dwattr $C$DW$101, DW_AT_location[DW_OP_reg4]
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   11

     551                    $C$DW$102       .dwtag  DW_TAG_variable, DW_AT_name("$O$C19")
     552                            .dwattr $C$DW$102, DW_AT_TI_symbol_name("$O$C19")
     553                            .dwattr $C$DW$102, DW_AT_type(*$C$DW$T$43)
     554                            .dwattr $C$DW$102, DW_AT_location[DW_OP_reg4]
     555                    $C$DW$103       .dwtag  DW_TAG_variable, DW_AT_name("$O$C20")
     556                            .dwattr $C$DW$103, DW_AT_TI_symbol_name("$O$C20")
     557                            .dwattr $C$DW$103, DW_AT_type(*$C$DW$T$10)
     558                            .dwattr $C$DW$103, DW_AT_location[DW_OP_reg3]
     559                    $C$DW$104       .dwtag  DW_TAG_variable, DW_AT_name("$O$C21")
     560                            .dwattr $C$DW$104, DW_AT_TI_symbol_name("$O$C21")
     561                            .dwattr $C$DW$104, DW_AT_type(*$C$DW$T$11)
     562                            .dwattr $C$DW$104, DW_AT_location[DW_OP_reg4]
     563                    $C$DW$105       .dwtag  DW_TAG_variable, DW_AT_name("$O$C22")
     564                            .dwattr $C$DW$105, DW_AT_TI_symbol_name("$O$C22")
     565                            .dwattr $C$DW$105, DW_AT_type(*$C$DW$T$43)
     566                            .dwattr $C$DW$105, DW_AT_location[DW_OP_reg4]
     567                    $C$DW$106       .dwtag  DW_TAG_variable, DW_AT_name("$O$C23")
     568                            .dwattr $C$DW$106, DW_AT_TI_symbol_name("$O$C23")
     569                            .dwattr $C$DW$106, DW_AT_type(*$C$DW$T$10)
     570                            .dwattr $C$DW$106, DW_AT_location[DW_OP_reg3]
     571                    $C$DW$107       .dwtag  DW_TAG_variable, DW_AT_name("$O$C24")
     572                            .dwattr $C$DW$107, DW_AT_TI_symbol_name("$O$C24")
     573                            .dwattr $C$DW$107, DW_AT_type(*$C$DW$T$11)
     574                            .dwattr $C$DW$107, DW_AT_location[DW_OP_reg4]
     575                    $C$DW$108       .dwtag  DW_TAG_variable, DW_AT_name("$O$C25")
     576                            .dwattr $C$DW$108, DW_AT_TI_symbol_name("$O$C25")
     577                            .dwattr $C$DW$108, DW_AT_type(*$C$DW$T$11)
     578                            .dwattr $C$DW$108, DW_AT_location[DW_OP_reg4]
     579                    $C$DW$109       .dwtag  DW_TAG_variable, DW_AT_name("$O$C26")
     580                            .dwattr $C$DW$109, DW_AT_TI_symbol_name("$O$C26")
     581                            .dwattr $C$DW$109, DW_AT_type(*$C$DW$T$11)
     582                            .dwattr $C$DW$109, DW_AT_location[DW_OP_reg16]
     583                    $C$DW$110       .dwtag  DW_TAG_variable, DW_AT_name("$O$C27")
     584                            .dwattr $C$DW$110, DW_AT_TI_symbol_name("$O$C27")
     585                            .dwattr $C$DW$110, DW_AT_type(*$C$DW$T$11)
     586                            .dwattr $C$DW$110, DW_AT_location[DW_OP_reg20]
     587                    $C$DW$111       .dwtag  DW_TAG_variable, DW_AT_name("$O$C28")
     588                            .dwattr $C$DW$111, DW_AT_TI_symbol_name("$O$C28")
     589                            .dwattr $C$DW$111, DW_AT_type(*$C$DW$T$11)
     590                            .dwattr $C$DW$111, DW_AT_location[DW_OP_reg3]
     591                    $C$DW$112       .dwtag  DW_TAG_variable, DW_AT_name("$O$C29")
     592                            .dwattr $C$DW$112, DW_AT_TI_symbol_name("$O$C29")
     593                            .dwattr $C$DW$112, DW_AT_type(*$C$DW$T$11)
     594                            .dwattr $C$DW$112, DW_AT_location[DW_OP_reg29]
     595                    $C$DW$113       .dwtag  DW_TAG_variable, DW_AT_name("$O$C30")
     596                            .dwattr $C$DW$113, DW_AT_TI_symbol_name("$O$C30")
     597                            .dwattr $C$DW$113, DW_AT_type(*$C$DW$T$10)
     598                            .dwattr $C$DW$113, DW_AT_location[DW_OP_reg26]
     599                    $C$DW$114       .dwtag  DW_TAG_variable, DW_AT_name("$O$C31")
     600                            .dwattr $C$DW$114, DW_AT_TI_symbol_name("$O$C31")
     601                            .dwattr $C$DW$114, DW_AT_type(*$C$DW$T$11)
     602                            .dwattr $C$DW$114, DW_AT_location[DW_OP_reg10]
     603                    $C$DW$115       .dwtag  DW_TAG_variable, DW_AT_name("$O$C32")
     604                            .dwattr $C$DW$115, DW_AT_TI_symbol_name("$O$C32")
     605                            .dwattr $C$DW$115, DW_AT_type(*$C$DW$T$11)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   12

     606                            .dwattr $C$DW$115, DW_AT_location[DW_OP_reg11]
     607                    $C$DW$116       .dwtag  DW_TAG_variable, DW_AT_name("$O$C33")
     608                            .dwattr $C$DW$116, DW_AT_TI_symbol_name("$O$C33")
     609                            .dwattr $C$DW$116, DW_AT_type(*$C$DW$T$10)
     610                            .dwattr $C$DW$116, DW_AT_location[DW_OP_reg28]
     611                    $C$DW$117       .dwtag  DW_TAG_variable, DW_AT_name("$O$A34")
     612                            .dwattr $C$DW$117, DW_AT_TI_symbol_name("$O$A34")
     613                            .dwattr $C$DW$117, DW_AT_type(*$C$DW$T$11)
     614                            .dwattr $C$DW$117, DW_AT_location[DW_OP_reg3]
     615                    $C$DW$118       .dwtag  DW_TAG_variable, DW_AT_name("$O$A35")
     616                            .dwattr $C$DW$118, DW_AT_TI_symbol_name("$O$A35")
     617                            .dwattr $C$DW$118, DW_AT_type(*$C$DW$T$11)
     618                            .dwattr $C$DW$118, DW_AT_location[DW_OP_reg20]
     619                    $C$DW$119       .dwtag  DW_TAG_variable, DW_AT_name("$O$U12")
     620                            .dwattr $C$DW$119, DW_AT_TI_symbol_name("$O$U12")
     621                            .dwattr $C$DW$119, DW_AT_type(*$C$DW$T$43)
     622                            .dwattr $C$DW$119, DW_AT_location[DW_OP_reg27]
     623                    $C$DW$120       .dwtag  DW_TAG_variable, DW_AT_name("$O$K47")
     624                            .dwattr $C$DW$120, DW_AT_TI_symbol_name("$O$K47")
     625                            .dwattr $C$DW$120, DW_AT_type(*$C$DW$T$11)
     626                            .dwattr $C$DW$120, DW_AT_location[DW_OP_reg3]
     627                    $C$DW$121       .dwtag  DW_TAG_variable, DW_AT_name("$O$K59")
     628                            .dwattr $C$DW$121, DW_AT_TI_symbol_name("$O$K59")
     629                            .dwattr $C$DW$121, DW_AT_type(*$C$DW$T$11)
     630                            .dwattr $C$DW$121, DW_AT_location[DW_OP_reg4]
     631                    $C$DW$122       .dwtag  DW_TAG_variable, DW_AT_name("$O$K94")
     632                            .dwattr $C$DW$122, DW_AT_TI_symbol_name("$O$K94")
     633                            .dwattr $C$DW$122, DW_AT_type(*$C$DW$T$82)
     634                            .dwattr $C$DW$122, DW_AT_location[DW_OP_reg12]
     635                    $C$DW$123       .dwtag  DW_TAG_variable, DW_AT_name("$O$U119")
     636                            .dwattr $C$DW$123, DW_AT_TI_symbol_name("$O$U119")
     637                            .dwattr $C$DW$123, DW_AT_type(*$C$DW$T$97)
     638                            .dwattr $C$DW$123, DW_AT_location[DW_OP_reg21]
     639                    $C$DW$124       .dwtag  DW_TAG_variable, DW_AT_name("$O$U123")
     640                            .dwattr $C$DW$124, DW_AT_TI_symbol_name("$O$U123")
     641                            .dwattr $C$DW$124, DW_AT_type(*$C$DW$T$97)
     642                            .dwattr $C$DW$124, DW_AT_location[DW_OP_reg4]
     643                    $C$DW$125       .dwtag  DW_TAG_variable, DW_AT_name("$O$U11")
     644                            .dwattr $C$DW$125, DW_AT_TI_symbol_name("$O$U11")
     645                            .dwattr $C$DW$125, DW_AT_type(*$C$DW$T$10)
     646                            .dwattr $C$DW$125, DW_AT_location[DW_OP_reg13]
     647                    $C$DW$126       .dwtag  DW_TAG_variable, DW_AT_name("$O$U208")
     648                            .dwattr $C$DW$126, DW_AT_TI_symbol_name("$O$U208")
     649                            .dwattr $C$DW$126, DW_AT_type(*$C$DW$T$82)
     650                            .dwattr $C$DW$126, DW_AT_location[DW_OP_breg31 32]
     651                    $C$DW$127       .dwtag  DW_TAG_variable, DW_AT_name("$O$U227")
     652                            .dwattr $C$DW$127, DW_AT_TI_symbol_name("$O$U227")
     653                            .dwattr $C$DW$127, DW_AT_type(*$C$DW$T$82)
     654                            .dwattr $C$DW$127, DW_AT_location[DW_OP_breg31 32]
     655                    $C$DW$128       .dwtag  DW_TAG_variable, DW_AT_name("$O$U240")
     656                            .dwattr $C$DW$128, DW_AT_TI_symbol_name("$O$U240")
     657                            .dwattr $C$DW$128, DW_AT_type(*$C$DW$T$82)
     658                            .dwattr $C$DW$128, DW_AT_location[DW_OP_reg21]
     659                    $C$DW$129       .dwtag  DW_TAG_variable, DW_AT_name("$O$U260")
     660                            .dwattr $C$DW$129, DW_AT_TI_symbol_name("$O$U260")
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   13

     661                            .dwattr $C$DW$129, DW_AT_type(*$C$DW$T$82)
     662                            .dwattr $C$DW$129, DW_AT_location[DW_OP_reg21]
     663                    $C$DW$130       .dwtag  DW_TAG_variable, DW_AT_name("$O$K274")
     664                            .dwattr $C$DW$130, DW_AT_TI_symbol_name("$O$K274")
     665                            .dwattr $C$DW$130, DW_AT_type(*$C$DW$T$82)
     666                            .dwattr $C$DW$130, DW_AT_location[DW_OP_reg8]
     667                    $C$DW$131       .dwtag  DW_TAG_variable, DW_AT_name("$O$U253")
     668                            .dwattr $C$DW$131, DW_AT_TI_symbol_name("$O$U253")
     669                            .dwattr $C$DW$131, DW_AT_type(*$C$DW$T$82)
     670                            .dwattr $C$DW$131, DW_AT_location[DW_OP_reg16]
     671                    $C$DW$132       .dwtag  DW_TAG_variable, DW_AT_name("$O$L1")
     672                            .dwattr $C$DW$132, DW_AT_TI_symbol_name("$O$L1")
     673                            .dwattr $C$DW$132, DW_AT_type(*$C$DW$T$10)
     674                            .dwattr $C$DW$132, DW_AT_location[DW_OP_reg16]
     675                    $C$DW$133       .dwtag  DW_TAG_variable, DW_AT_name("$O$L4")
     676                            .dwattr $C$DW$133, DW_AT_TI_symbol_name("$O$L4")
     677                            .dwattr $C$DW$133, DW_AT_type(*$C$DW$T$10)
     678                            .dwattr $C$DW$133, DW_AT_location[DW_OP_reg28]
     679                    $C$DW$134       .dwtag  DW_TAG_variable, DW_AT_name("$O$L7")
     680                            .dwattr $C$DW$134, DW_AT_TI_symbol_name("$O$L7")
     681                            .dwattr $C$DW$134, DW_AT_type(*$C$DW$T$10)
     682                            .dwattr $C$DW$134, DW_AT_location[DW_OP_reg28]
     683                    $C$DW$135       .dwtag  DW_TAG_variable, DW_AT_name("$O$L9")
     684                            .dwattr $C$DW$135, DW_AT_TI_symbol_name("$O$L9")
     685                            .dwattr $C$DW$135, DW_AT_type(*$C$DW$T$10)
     686                            .dwattr $C$DW$135, DW_AT_location[DW_OP_reg17]
     687                    $C$DW$136       .dwtag  DW_TAG_variable, DW_AT_name("$O$L11")
     688                            .dwattr $C$DW$136, DW_AT_TI_symbol_name("$O$L11")
     689                            .dwattr $C$DW$136, DW_AT_type(*$C$DW$T$10)
     690                            .dwattr $C$DW$136, DW_AT_location[DW_OP_reg17]
     691                    $C$DW$137       .dwtag  DW_TAG_variable, DW_AT_name("tpi")
     692                            .dwattr $C$DW$137, DW_AT_TI_symbol_name("tpi")
     693                            .dwattr $C$DW$137, DW_AT_type(*$C$DW$T$25)
     694                            .dwattr $C$DW$137, DW_AT_location[DW_OP_breg31 36]
     695                    $C$DW$138       .dwtag  DW_TAG_variable, DW_AT_name("prm")
     696                            .dwattr $C$DW$138, DW_AT_TI_symbol_name("prm")
     697                            .dwattr $C$DW$138, DW_AT_type(*$C$DW$T$46)
     698                            .dwattr $C$DW$138, DW_AT_location[DW_OP_breg31 28]
     699                    $C$DW$139       .dwtag  DW_TAG_variable, DW_AT_name("status_nat_vs_int")
     700                            .dwattr $C$DW$139, DW_AT_TI_symbol_name("status_nat_vs_int")
     701                            .dwattr $C$DW$139, DW_AT_type(*$C$DW$T$25)
     702                            .dwattr $C$DW$139, DW_AT_location[DW_OP_reg28]
     703                    $C$DW$140       .dwtag  DW_TAG_variable, DW_AT_name("status_nat_vs_ref")
     704                            .dwattr $C$DW$140, DW_AT_TI_symbol_name("status_nat_vs_ref")
     705                            .dwattr $C$DW$140, DW_AT_type(*$C$DW$T$25)
     706                            .dwattr $C$DW$140, DW_AT_location[DW_OP_reg26]
     707                    $C$DW$141       .dwtag  DW_TAG_variable, DW_AT_name("inSize")
     708                            .dwattr $C$DW$141, DW_AT_TI_symbol_name("inSize")
     709                            .dwattr $C$DW$141, DW_AT_type(*$C$DW$T$24)
     710                            .dwattr $C$DW$141, DW_AT_location[DW_OP_reg20]
     711                    $C$DW$142       .dwtag  DW_TAG_variable, DW_AT_name("wsDiv2")
     712                            .dwattr $C$DW$142, DW_AT_TI_symbol_name("wsDiv2")
     713                            .dwattr $C$DW$142, DW_AT_type(*$C$DW$T$24)
     714                            .dwattr $C$DW$142, DW_AT_location[DW_OP_breg31 40]
     715                    $C$DW$143       .dwtag  DW_TAG_variable, DW_AT_name("numDisp")
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   14

     716                            .dwattr $C$DW$143, DW_AT_TI_symbol_name("numDisp")
     717                            .dwattr $C$DW$143, DW_AT_type(*$C$DW$T$24)
     718                            .dwattr $C$DW$143, DW_AT_location[DW_OP_breg31 44]
     719                    $C$DW$144       .dwtag  DW_TAG_variable, DW_AT_name("maxDispIdx")
     720                            .dwattr $C$DW$144, DW_AT_TI_symbol_name("maxDispIdx")
     721                            .dwattr $C$DW$144, DW_AT_type(*$C$DW$T$24)
     722                            .dwattr $C$DW$144, DW_AT_location[DW_OP_breg31 48]
     723                    $C$DW$145       .dwtag  DW_TAG_variable, DW_AT_name("maxWidth")
     724                            .dwattr $C$DW$145, DW_AT_TI_symbol_name("maxWidth")
     725                            .dwattr $C$DW$145, DW_AT_type(*$C$DW$T$25)
     726                            .dwattr $C$DW$145, DW_AT_location[DW_OP_reg11]
     727                    $C$DW$146       .dwtag  DW_TAG_variable, DW_AT_name("outHeight")
     728                            .dwattr $C$DW$146, DW_AT_TI_symbol_name("outHeight")
     729                            .dwattr $C$DW$146, DW_AT_type(*$C$DW$T$24)
     730                            .dwattr $C$DW$146, DW_AT_location[DW_OP_breg31 52]
     731                    $C$DW$147       .dwtag  DW_TAG_variable, DW_AT_name("padWidth")
     732                            .dwattr $C$DW$147, DW_AT_TI_symbol_name("padWidth")
     733                            .dwattr $C$DW$147, DW_AT_type(*$C$DW$T$24)
     734                            .dwattr $C$DW$147, DW_AT_location[DW_OP_breg31 56]
     735                    $C$DW$148       .dwtag  DW_TAG_variable, DW_AT_name("costBuffSize")
     736                            .dwattr $C$DW$148, DW_AT_TI_symbol_name("costBuffSize")
     737                            .dwattr $C$DW$148, DW_AT_type(*$C$DW$T$24)
     738                            .dwattr $C$DW$148, DW_AT_location[DW_OP_reg20]
     739                    $C$DW$149       .dwtag  DW_TAG_variable, DW_AT_name("scratchSize")
     740                            .dwattr $C$DW$149, DW_AT_TI_symbol_name("scratchSize")
     741                            .dwattr $C$DW$149, DW_AT_type(*$C$DW$T$24)
     742                            .dwattr $C$DW$149, DW_AT_location[DW_OP_reg3]
     743                    $C$DW$150       .dwtag  DW_TAG_variable, DW_AT_name("outSize")
     744                            .dwattr $C$DW$150, DW_AT_TI_symbol_name("outSize")
     745                            .dwattr $C$DW$150, DW_AT_type(*$C$DW$T$24)
     746                            .dwattr $C$DW$150, DW_AT_location[DW_OP_breg31 60]
     747                    $C$DW$151       .dwtag  DW_TAG_variable, DW_AT_name("pLeft")
     748                            .dwattr $C$DW$151, DW_AT_TI_symbol_name("pLeft")
     749                            .dwattr $C$DW$151, DW_AT_type(*$C$DW$T$21)
     750                            .dwattr $C$DW$151, DW_AT_location[DW_OP_breg31 64]
     751                    $C$DW$152       .dwtag  DW_TAG_variable, DW_AT_name("pRight")
     752                            .dwattr $C$DW$152, DW_AT_TI_symbol_name("pRight")
     753                            .dwattr $C$DW$152, DW_AT_type(*$C$DW$T$21)
     754                            .dwattr $C$DW$152, DW_AT_location[DW_OP_breg31 68]
     755                    $C$DW$153       .dwtag  DW_TAG_variable, DW_AT_name("pCost")
     756                            .dwattr $C$DW$153, DW_AT_TI_symbol_name("pCost")
     757                            .dwattr $C$DW$153, DW_AT_type(*$C$DW$T$111)
     758                            .dwattr $C$DW$153, DW_AT_location[DW_OP_breg31 72]
     759                    $C$DW$154       .dwtag  DW_TAG_variable, DW_AT_name("pMinCost")
     760                            .dwattr $C$DW$154, DW_AT_TI_symbol_name("pMinCost")
     761                            .dwattr $C$DW$154, DW_AT_type(*$C$DW$T$111)
     762                            .dwattr $C$DW$154, DW_AT_location[DW_OP_breg31 76]
     763                    $C$DW$155       .dwtag  DW_TAG_variable, DW_AT_name("pScratch")
     764                            .dwattr $C$DW$155, DW_AT_TI_symbol_name("pScratch")
     765                            .dwattr $C$DW$155, DW_AT_type(*$C$DW$T$111)
     766                            .dwattr $C$DW$155, DW_AT_location[DW_OP_breg31 80]
     767                    $C$DW$156       .dwtag  DW_TAG_variable, DW_AT_name("pDisparity")
     768                            .dwattr $C$DW$156, DW_AT_TI_symbol_name("pDisparity")
     769                            .dwattr $C$DW$156, DW_AT_type(*$C$DW$T$23)
     770                            .dwattr $C$DW$156, DW_AT_location[DW_OP_breg31 84]
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   15

     771                    $C$DW$157       .dwtag  DW_TAG_variable, DW_AT_name("pDisparity_cn")
     772                            .dwattr $C$DW$157, DW_AT_TI_symbol_name("pDisparity_cn")
     773                            .dwattr $C$DW$157, DW_AT_type(*$C$DW$T$23)
     774                            .dwattr $C$DW$157, DW_AT_location[DW_OP_breg31 88]
     775                    $C$DW$158       .dwtag  DW_TAG_variable, DW_AT_name("$O$V1")
     776                            .dwattr $C$DW$158, DW_AT_TI_symbol_name("$O$V1")
     777                            .dwattr $C$DW$158, DW_AT_type(*$C$DW$T$24)
     778                            .dwattr $C$DW$158, DW_AT_location[DW_OP_reg0]
     779                    $C$DW$159       .dwtag  DW_TAG_variable, DW_AT_name("$O$K140")
     780                            .dwattr $C$DW$159, DW_AT_TI_symbol_name("$O$K140")
     781                            .dwattr $C$DW$159, DW_AT_type(*$C$DW$T$11)
     782                            .dwattr $C$DW$159, DW_AT_location[DW_OP_reg4]
     783                    $C$DW$160       .dwtag  DW_TAG_variable, DW_AT_name("$O$K140")
     784                            .dwattr $C$DW$160, DW_AT_TI_symbol_name("$O$K140")
     785                            .dwattr $C$DW$160, DW_AT_type(*$C$DW$T$11)
     786                            .dwattr $C$DW$160, DW_AT_location[DW_OP_reg4]
     787                    $C$DW$161       .dwtag  DW_TAG_variable, DW_AT_name("$O$K140")
     788                            .dwattr $C$DW$161, DW_AT_TI_symbol_name("$O$K140")
     789                            .dwattr $C$DW$161, DW_AT_type(*$C$DW$T$11)
     790                            .dwattr $C$DW$161, DW_AT_location[DW_OP_reg4]
     791                    $C$DW$162       .dwtag  DW_TAG_variable, DW_AT_name("$O$K140")
     792                            .dwattr $C$DW$162, DW_AT_TI_symbol_name("$O$K140")
     793                            .dwattr $C$DW$162, DW_AT_type(*$C$DW$T$11)
     794                            .dwattr $C$DW$162, DW_AT_location[DW_OP_reg4]
     795                    $C$DW$163       .dwtag  DW_TAG_variable, DW_AT_name("$O$U142")
     796                            .dwattr $C$DW$163, DW_AT_TI_symbol_name("$O$U142")
     797                            .dwattr $C$DW$163, DW_AT_type(*$C$DW$T$128)
     798                            .dwattr $C$DW$163, DW_AT_location[DW_OP_reg3]
     799                    $C$DW$164       .dwtag  DW_TAG_variable, DW_AT_name("$O$U142")
     800                            .dwattr $C$DW$164, DW_AT_TI_symbol_name("$O$U142")
     801                            .dwattr $C$DW$164, DW_AT_type(*$C$DW$T$128)
     802                            .dwattr $C$DW$164, DW_AT_location[DW_OP_reg3]
     803                    $C$DW$165       .dwtag  DW_TAG_variable, DW_AT_name("$O$U142")
     804                            .dwattr $C$DW$165, DW_AT_TI_symbol_name("$O$U142")
     805                            .dwattr $C$DW$165, DW_AT_type(*$C$DW$T$128)
     806                            .dwattr $C$DW$165, DW_AT_location[DW_OP_reg3]
     807                    $C$DW$166       .dwtag  DW_TAG_variable, DW_AT_name("$O$U142")
     808                            .dwattr $C$DW$166, DW_AT_TI_symbol_name("$O$U142")
     809                            .dwattr $C$DW$166, DW_AT_type(*$C$DW$T$128)
     810                            .dwattr $C$DW$166, DW_AT_location[DW_OP_reg3]
     811                    $C$DW$167       .dwtag  DW_TAG_variable, DW_AT_name("$O$U166")
     812                            .dwattr $C$DW$167, DW_AT_TI_symbol_name("$O$U166")
     813                            .dwattr $C$DW$167, DW_AT_type(*$C$DW$T$97)
     814                            .dwattr $C$DW$167, DW_AT_location[DW_OP_breg31 32]
     815                    $C$DW$168       .dwtag  DW_TAG_variable, DW_AT_name("$O$U166")
     816                            .dwattr $C$DW$168, DW_AT_TI_symbol_name("$O$U166")
     817                            .dwattr $C$DW$168, DW_AT_type(*$C$DW$T$97)
     818                            .dwattr $C$DW$168, DW_AT_location[DW_OP_reg29]
     819                    $C$DW$169       .dwtag  DW_TAG_variable, DW_AT_name("$O$U166")
     820                            .dwattr $C$DW$169, DW_AT_TI_symbol_name("$O$U166")
     821                            .dwattr $C$DW$169, DW_AT_type(*$C$DW$T$97)
     822                            .dwattr $C$DW$169, DW_AT_location[DW_OP_breg31 32]
     823                    $C$DW$170       .dwtag  DW_TAG_variable, DW_AT_name("$O$U166")
     824                            .dwattr $C$DW$170, DW_AT_TI_symbol_name("$O$U166")
     825                            .dwattr $C$DW$170, DW_AT_type(*$C$DW$T$97)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   16

     826                            .dwattr $C$DW$170, DW_AT_location[DW_OP_reg29]
     827                    $C$DW$171       .dwtag  DW_TAG_variable, DW_AT_name("$O$U167")
     828                            .dwattr $C$DW$171, DW_AT_TI_symbol_name("$O$U167")
     829                            .dwattr $C$DW$171, DW_AT_type(*$C$DW$T$97)
     830                            .dwattr $C$DW$171, DW_AT_location[DW_OP_reg14]
     831                    $C$DW$172       .dwtag  DW_TAG_variable, DW_AT_name("$O$U167")
     832                            .dwattr $C$DW$172, DW_AT_TI_symbol_name("$O$U167")
     833                            .dwattr $C$DW$172, DW_AT_type(*$C$DW$T$97)
     834                            .dwattr $C$DW$172, DW_AT_location[DW_OP_breg31 92]
     835                    $C$DW$173       .dwtag  DW_TAG_variable, DW_AT_name("$O$U167")
     836                            .dwattr $C$DW$173, DW_AT_TI_symbol_name("$O$U167")
     837                            .dwattr $C$DW$173, DW_AT_type(*$C$DW$T$97)
     838                            .dwattr $C$DW$173, DW_AT_location[DW_OP_reg14]
     839                    $C$DW$174       .dwtag  DW_TAG_variable, DW_AT_name("$O$U167")
     840                            .dwattr $C$DW$174, DW_AT_TI_symbol_name("$O$U167")
     841                            .dwattr $C$DW$174, DW_AT_type(*$C$DW$T$97)
     842                            .dwattr $C$DW$174, DW_AT_location[DW_OP_breg31 60]
     843                    $C$DW$175       .dwtag  DW_TAG_variable, DW_AT_name("$O$K173")
     844                            .dwattr $C$DW$175, DW_AT_TI_symbol_name("$O$K173")
     845                            .dwattr $C$DW$175, DW_AT_type(*$C$DW$T$152)
     846                            .dwattr $C$DW$175, DW_AT_location[DW_OP_reg15]
     847                    $C$DW$176       .dwtag  DW_TAG_variable, DW_AT_name("$O$K173")
     848                            .dwattr $C$DW$176, DW_AT_TI_symbol_name("$O$K173")
     849                            .dwattr $C$DW$176, DW_AT_type(*$C$DW$T$152)
     850                            .dwattr $C$DW$176, DW_AT_location[DW_OP_reg15]
     851                    $C$DW$177       .dwtag  DW_TAG_variable, DW_AT_name("$O$U193")
     852                            .dwattr $C$DW$177, DW_AT_TI_symbol_name("$O$U193")
     853                            .dwattr $C$DW$177, DW_AT_type(*$C$DW$T$11)
     854                            .dwattr $C$DW$177, DW_AT_location[DW_OP_breg31 96]
     855                    $C$DW$178       .dwtag  DW_TAG_variable, DW_AT_name("$O$U193")
     856                            .dwattr $C$DW$178, DW_AT_TI_symbol_name("$O$U193")
     857                            .dwattr $C$DW$178, DW_AT_type(*$C$DW$T$11)
     858                            .dwattr $C$DW$178, DW_AT_location[DW_OP_breg31 92]
     859                    $C$DW$179       .dwtag  DW_TAG_variable, DW_AT_name("$O$U189")
     860                            .dwattr $C$DW$179, DW_AT_TI_symbol_name("$O$U189")
     861                            .dwattr $C$DW$179, DW_AT_type(*$C$DW$T$43)
     862                            .dwattr $C$DW$179, DW_AT_location[DW_OP_reg8]
     863                    $C$DW$180       .dwtag  DW_TAG_variable, DW_AT_name("$O$U189")
     864                            .dwattr $C$DW$180, DW_AT_TI_symbol_name("$O$U189")
     865                            .dwattr $C$DW$180, DW_AT_type(*$C$DW$T$43)
     866                            .dwattr $C$DW$180, DW_AT_location[DW_OP_reg8]
     867                    $C$DW$181       .dwtag  DW_TAG_variable, DW_AT_name("$O$U189")
     868                            .dwattr $C$DW$181, DW_AT_TI_symbol_name("$O$U189")
     869                            .dwattr $C$DW$181, DW_AT_type(*$C$DW$T$43)
     870                            .dwattr $C$DW$181, DW_AT_location[DW_OP_reg5]
     871                    $C$DW$182       .dwtag  DW_TAG_variable, DW_AT_name("$O$U242")
     872                            .dwattr $C$DW$182, DW_AT_TI_symbol_name("$O$U242")
     873                            .dwattr $C$DW$182, DW_AT_type(*$C$DW$T$82)
     874                            .dwattr $C$DW$182, DW_AT_location[DW_OP_reg4]
     875                    $C$DW$183       .dwtag  DW_TAG_variable, DW_AT_name("$O$U242")
     876                            .dwattr $C$DW$183, DW_AT_TI_symbol_name("$O$U242")
     877                            .dwattr $C$DW$183, DW_AT_type(*$C$DW$T$82)
     878                            .dwattr $C$DW$183, DW_AT_location[DW_OP_reg4]
     879                    $C$DW$184       .dwtag  DW_TAG_variable, DW_AT_name("d")
     880                            .dwattr $C$DW$184, DW_AT_TI_symbol_name("d")
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   17

     881                            .dwattr $C$DW$184, DW_AT_type(*$C$DW$T$25)
     882                            .dwattr $C$DW$184, DW_AT_location[DW_OP_reg29]
     883                    $C$DW$185       .dwtag  DW_TAG_variable, DW_AT_name("d")
     884                            .dwattr $C$DW$185, DW_AT_TI_symbol_name("d")
     885                            .dwattr $C$DW$185, DW_AT_type(*$C$DW$T$25)
     886                            .dwattr $C$DW$185, DW_AT_location[DW_OP_reg14]
     887                    $C$DW$186       .dwtag  DW_TAG_variable, DW_AT_name("d")
     888                            .dwattr $C$DW$186, DW_AT_TI_symbol_name("d")
     889                            .dwattr $C$DW$186, DW_AT_type(*$C$DW$T$25)
     890                            .dwattr $C$DW$186, DW_AT_location[DW_OP_reg29]
     891                    $C$DW$187       .dwtag  DW_TAG_variable, DW_AT_name("d")
     892                            .dwattr $C$DW$187, DW_AT_TI_symbol_name("d")
     893                            .dwattr $C$DW$187, DW_AT_type(*$C$DW$T$25)
     894                            .dwattr $C$DW$187, DW_AT_location[DW_OP_reg14]
     895                    $C$DW$188       .dwtag  DW_TAG_variable, DW_AT_name("y")
     896                            .dwattr $C$DW$188, DW_AT_TI_symbol_name("y")
     897                            .dwattr $C$DW$188, DW_AT_type(*$C$DW$T$25)
     898                            .dwattr $C$DW$188, DW_AT_location[DW_OP_reg15]
     899                    $C$DW$189       .dwtag  DW_TAG_variable, DW_AT_name("y")
     900                            .dwattr $C$DW$189, DW_AT_TI_symbol_name("y")
     901                            .dwattr $C$DW$189, DW_AT_type(*$C$DW$T$25)
     902                            .dwattr $C$DW$189, DW_AT_location[DW_OP_reg15]
     903                    $C$DW$190       .dwtag  DW_TAG_variable, DW_AT_name("j")
     904                            .dwattr $C$DW$190, DW_AT_TI_symbol_name("j")
     905                            .dwattr $C$DW$190, DW_AT_type(*$C$DW$T$25)
     906                            .dwattr $C$DW$190, DW_AT_location[DW_OP_reg6]
     907                    $C$DW$191       .dwtag  DW_TAG_variable, DW_AT_name("j")
     908                            .dwattr $C$DW$191, DW_AT_TI_symbol_name("j")
     909                            .dwattr $C$DW$191, DW_AT_type(*$C$DW$T$25)
     910                            .dwattr $C$DW$191, DW_AT_location[DW_OP_reg6]
     911                    $C$DW$192       .dwtag  DW_TAG_variable, DW_AT_name("j")
     912                            .dwattr $C$DW$192, DW_AT_TI_symbol_name("j")
     913                            .dwattr $C$DW$192, DW_AT_type(*$C$DW$T$25)
     914                            .dwattr $C$DW$192, DW_AT_location[DW_OP_reg6]
     915                    $C$DW$193       .dwtag  DW_TAG_variable, DW_AT_name("idxIn")
     916                            .dwattr $C$DW$193, DW_AT_TI_symbol_name("idxIn")
     917                            .dwattr $C$DW$193, DW_AT_type(*$C$DW$T$24)
     918                            .dwattr $C$DW$193, DW_AT_location[DW_OP_reg6]
     919                    $C$DW$194       .dwtag  DW_TAG_variable, DW_AT_name("idxIn")
     920                            .dwattr $C$DW$194, DW_AT_TI_symbol_name("idxIn")
     921                            .dwattr $C$DW$194, DW_AT_type(*$C$DW$T$24)
     922                            .dwattr $C$DW$194, DW_AT_location[DW_OP_reg6]
     923                    $C$DW$195       .dwtag  DW_TAG_variable, DW_AT_name("idxOut")
     924                            .dwattr $C$DW$195, DW_AT_TI_symbol_name("idxOut")
     925                            .dwattr $C$DW$195, DW_AT_type(*$C$DW$T$24)
     926                            .dwattr $C$DW$195, DW_AT_location[DW_OP_reg7]
     927                    $C$DW$196       .dwtag  DW_TAG_variable, DW_AT_name("idxOut")
     928                            .dwattr $C$DW$196, DW_AT_TI_symbol_name("idxOut")
     929                            .dwattr $C$DW$196, DW_AT_type(*$C$DW$T$24)
     930                            .dwattr $C$DW$196, DW_AT_location[DW_OP_reg7]
     931                    $C$DW$197       .dwtag  DW_TAG_variable, DW_AT_name("$O$v1")
     932                            .dwattr $C$DW$197, DW_AT_TI_symbol_name("$O$v1")
     933                            .dwattr $C$DW$197, DW_AT_type(*$C$DW$T$46)
     934                            .dwattr $C$DW$197, DW_AT_location[DW_OP_reg5]
     935                    $C$DW$198       .dwtag  DW_TAG_variable, DW_AT_name("$O$v1")
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   18

     936                            .dwattr $C$DW$198, DW_AT_TI_symbol_name("$O$v1")
     937                            .dwattr $C$DW$198, DW_AT_type(*$C$DW$T$46)
     938                            .dwattr $C$DW$198, DW_AT_location[DW_OP_reg5]
     939                    $C$DW$199       .dwtag  DW_TAG_variable, DW_AT_name("$O$v2")
     940                            .dwattr $C$DW$199, DW_AT_TI_symbol_name("$O$v2")
     941                            .dwattr $C$DW$199, DW_AT_type(*$C$DW$T$153)
     942                            .dwattr $C$DW$199, DW_AT_location[DW_OP_reg20]
     943                    $C$DW$200       .dwtag  DW_TAG_variable, DW_AT_name("$O$v2")
     944                            .dwattr $C$DW$200, DW_AT_TI_symbol_name("$O$v2")
     945                            .dwattr $C$DW$200, DW_AT_type(*$C$DW$T$153)
     946                            .dwattr $C$DW$200, DW_AT_location[DW_OP_reg20]
     947 00000010 0200002a!            MVKL    .S2     test_cases,B4
     948 00000014 0200006a!            MVKH    .S2     test_cases,B4
     949                    $C$DW$201       .dwtag  DW_TAG_TI_branch
     950                            .dwattr $C$DW$201, DW_AT_low_pc(0x00)
     951                            .dwattr $C$DW$201, DW_AT_name("disparity_SAD_firstRow16_getTestParams")
     952                            .dwattr $C$DW$201, DW_AT_TI_call
     953                    
     954 00000018 10000013!            CALLP   .S2     disparity_SAD_firstRow16_getTestParams,B3
     955 00000020 120007fc  ||         ADDAW   .D1X    SP,7,A4           ; |47| 
     956                    
     957                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
     958                    ;----------------------------------------------------------------------
     959                    ;  47 | disparity_SAD_firstRow16_getTestParams(&prm, &test_cases);             
     960                    ;----------------------------------------------------------------------
     961 00000024           $C$RL0:    ; CALL OCCURS {disparity_SAD_firstRow16_getTestParams} {0}  ; |47| 
     962                    ;** --------------------------------------------------------------------------*
     963                    ;          EXCLUSIVE CPU CYCLES: 8
     964 00000024 0200002a!            MVKL    .S2     $C$SL1+0,B4
     965 00000028 0200006a!            MVKH    .S2     $C$SL1+0,B4
     966                    $C$DW$202       .dwtag  DW_TAG_TI_branch
     967                            .dwattr $C$DW$202, DW_AT_low_pc(0x00)
     968                            .dwattr $C$DW$202, DW_AT_name("VLIB_profile_init")
     969                            .dwattr $C$DW$202, DW_AT_TI_call
     970                    
     971 0000002c 10000013!            CALLP   .S2     VLIB_profile_init,B3
     972 00000030 020ca358  ||         MVK     .L1     0x3,A4            ; |50| 
     973                    
     974                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
     975                    ;----------------------------------------------------------------------
     976                    ;  50 | VLIB_profile_init(3, "VLIB_disparity_SAD_firstRow16");                 
     977                    ;----------------------------------------------------------------------
     978 00000034           $C$RL1:    ; CALL OCCURS {VLIB_profile_init} {0}  ; |50| 
     979                    ;** --------------------------------------------------------------------------*
     980                    ;          EXCLUSIVE CPU CYCLES: 14
     981                    ;**     -----------------------    K$94 = &testPatternString[0];
     982                    ;**     -----------------------    K$274 = &desc[0];
     983                    ;**     -----------------------    U$12 = prm-36;
     984                    ;**     -----------------------    K$47 = 0xffffffffu;
     985                    ;**     -----------------------    K$59 = 0xfffffffcu;
     986                    ;**     -----------------------    U$11 = 0;
     987                    ;** 53  -----------------------    tpi = 0;
     988                    ;**     -----------------------    #pragma LOOP_FLAGS(5120u)
     989                    
     990 00000034 01800029!            MVKL    .S1     test_cases,A3
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   19

     991 00000038 033ce2e6  ||         LDW     .D2T2   *+SP(28),B6
     992                    
     993 0000003c 01800068!            MVKH    .S1     test_cases,A3
     994                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
     995                    ;----------------------------------------------------------------------
     996                    ;  53 | for( tpi=0; tpi < test_cases; tpi++ ) {                                
     997                    ;----------------------------------------------------------------------
     998 00000040 018c0264             LDW     .D1T1   *A3,A3            ; |53| 
     999                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    1000                    ;----------------------------------------------------------------------
    1001                    ;  56 | int32_t    status_nat_vs_int = vlib_KERNEL_PASS; /* Test status : Natur
    1002                    ;     | al c vs. Optimized */                                                  
    1003                    ;  57 | int32_t    status_nat_vs_ref = vlib_KERNEL_PASS; /* Test status : Natur
    1004                    ;     | al c vs. Static Reference */                                           
    1005                    ;----------------------------------------------------------------------
    1006 00000044 0680a358             ZERO    .L1     A13               ; |53| 
    1007 00000048 00000000             NOP             1
    1008 0000004c 05993dc2             SUBAW   .D2     B6,9,B11
    1009                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    1010                    ;----------------------------------------------------------------------
    1011                    ;  60 | uint32_t    inSize       =   prm[tpi].width * prm[tpi].height;         
    1012                    ;----------------------------------------------------------------------
    1013 00000050 05801252             ADDK    .S2     36,B11            ; |60| 
    1014                    
    1015 00000054     11a6             CMPGT   .L1     A3,0,A0           ; |53| 
    1016 00000056     0192  ||         ZERO    .S1     A3                ; |53| 
    1017                    
    1018 00000058 d0015111     [!A0]   B       .S1     $C$L50            ; |53| 
    1019 00000060 01bd22f4  ||         STW     .D2T1   A3,*+SP(36)
    1020                    
    1021 00000064 c5ac82e4     [ A0]   LDW     .D2T1   *+B11(16),A11     ; |60| 
    1022 00000068 c22ca2e6     [ A0]   LDW     .D2T2   *+B11(20),B4      ; |60| 
    1023                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    1024                    ;----------------------------------------------------------------------
    1025                    ;  61 | uint32_t    wsDiv2       =   prm[tpi].windowSize/2;                    
    1026                    ;----------------------------------------------------------------------
    1027 0000006c c52d02e6     [ A0]   LDW     .D2T2   *+B11(32),B10     ; |61| 
    1028                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    1029                    ;----------------------------------------------------------------------
    1030                    ;  62 | uint32_t    numDisp      =   prm[tpi].maxDisp - prm[tpi].minDisp + 1;  
    1031                    ;  63 | uint32_t    maxDispIdx   =   (prm[tpi].maxDisp > 0) ? prm[tpi].maxDisp
    1032                    ;     | : 0;                                                                   
    1033                    ;  64 | int32_t     maxWidth     =   prm[tpi].width - (numDisp-1) - (prm[tpi].w
    1034                    ;     | indowSize - 1);                                                        
    1035                    ;  65 | uint32_t    outHeight    =   prm[tpi].height - (prm[tpi].windowSize - 1
    1036                    ;     | );                                                                     
    1037                    ;  66 | uint32_t    arrayPad     =   (4-((maxWidth-1)&3))&3;                   
    1038                    ;  67 | uint32_t    padWidth     =   maxWidth+arrayPad;                        
    1039                    ;  68 | uint32_t    costBuffSize =   padWidth * numDisp;                       
    1040                    ;  69 | uint32_t    scratchSize  =   (maxWidth + prm[tpi].windowSize + 3) & ~0x
    1041                    ;     | 3;                                                                     
    1042                    ;  70 | uint32_t    outSize      =   padWidth * outHeight;                     
    1043                    ;----------------------------------------------------------------------
    1044 00000070 c62ce2e6     [ A0]   LDW     .D2T2   *+B11(28),B12     ; |62| 
    1045 00000074 c62cc2e4     [ A0]   LDW     .D2T1   *+B11(24),A12     ; |62| 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   20

    1046                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    1047                               ; BRANCHCC OCCURS {$C$L50}        ; |53| 
    1048                    ;** --------------------------------------------------------------------------*
    1049                    ;          EXCLUSIVE CPU CYCLES: 1
    1050 00000078 00000001             NOP             1
    1051                    ;** --------------------------------------------------------------------------*
    1052                    ;**   BEGIN LOOP $C$L1
    1053                    ;** --------------------------------------------------------------------------*
    1054 00000080           $C$L1:    
    1055                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    1056 00000080           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$5$B:
    1057                    ;          EXCLUSIVE CPU CYCLES: 8
    1058                    ;**     -----------------------g3:
    1059                    ;** 60  -----------------------    C$31 = (*(U$12 += 36)).height;
    1060                    ;** 60  -----------------------    C$32 = (*U$12).width;
    1061                    ;** 60  -----------------------    inSize = C$32*C$31;
    1062                    ;** 61  -----------------------    C$30 = (*U$12).windowSize;
    1063                    ;** 61  -----------------------    wsDiv2 = ((unsigned)C$30>>31)+C$30>>1;
    1064                    ;** 62  -----------------------    C$33 = (*U$12).maxDisp;
    1065                    ;** 62  -----------------------    numDisp = (unsigned)C$33-(unsigned)(*U$12).minDisp+1u;
    1066                    ;** 63  -----------------------    maxDispIdx = _lo(_mpyli(C$33 >= 0, C$33));
    1067                    ;** 64  -----------------------    maxWidth = C$32-numDisp-(unsigned)C$30+2u;
    1068                    ;** 65  -----------------------    outHeight = C$31-(unsigned)C$30+1u;
    1069                    ;** 67  -----------------------    padWidth = (unsigned)maxWidth+(-((unsigned)maxWidth+K$47)&3u);
    1070                    ;** 70  -----------------------    outSize = outHeight*padWidth;
    1071                    ;** 68  -----------------------    costBuffSize = numDisp*padWidth;
    1072                    ;** 69  -----------------------    scratchSize = (unsigned)C$30+(unsigned)maxWidth+3u&K$59;
    1073                    ;** 73  -----------------------    C$29 = inSize*2u;
    1074                    ;** 73  -----------------------    pLeft = VLIB_malloc(C$29);
    1075                    ;** 74  -----------------------    pRight = VLIB_malloc(C$29);
    1076                    ;** 75  -----------------------    pCost = VLIB_malloc(costBuffSize*4u);
    1077                    ;** 76  -----------------------    pMinCost = VLIB_malloc(padWidth*4u);
    1078                    ;** 77  -----------------------    pScratch = VLIB_malloc(scratchSize*4u);
    1079                    ;** 78  -----------------------    pDisparity = VLIB_malloc(outSize);
    1080                    ;** 79  -----------------------    pDisparity_cn = malloc(outSize);
    1081                    ;** 82  -----------------------    if ( !((pLeft != NULL)&(pRight != NULL)&(pCost != NULL)&(pMinCost !
    1082                    
    1083 00000080     a247             MV      .L2     B4,B5             ; |60| 
    1084 00000082     5646  ||         MV      .L1X    B4,A10            ; |60| 
    1085 00000084 022c16a2  ||         MV      .S2X    A11,B4
    1086                    
    1087                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    1088 00000088 0210a802             MPY32   .M2     B5,B4,B4          ; |60| 
    1089                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    1090                    ;----------------------------------------------------------------------
    1091                    ;  73 | uint16_t   *pLeft            = (uint16_t *) VLIB_malloc(inSize * sizeof
    1092                    ;     | (uint16_t));                                                           
    1093                    ;----------------------------------------------------------------------
    1094                    $C$DW$203       .dwtag  DW_TAG_TI_branch
    1095                            .dwattr $C$DW$203, DW_AT_low_pc(0x00)
    1096                            .dwattr $C$DW$203, DW_AT_name("VLIB_malloc")
    1097                            .dwattr $C$DW$203, DW_AT_TI_call
    1098 0000008c 00000010!            CALL    .S1     VLIB_malloc       ; |73| 
    1099 00000090 01882162             ADDKPC  .S2     $C$RL2,B3,1       ; |73| 
    1100 00000094 0690807a             ADD     .L2     B4,B4,B13         ; |73| 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   21

    1101 00000098     0c6e             NOP             1
    1102 0000009a     9686             MV      .L1X    B13,A4            ; |73| 
    1103                    $C$RL2:    ; CALL OCCURS {VLIB_malloc} {0}   ; |73| 
    1104                    $C$DW$L$VLIB_disparity_SAD_firstRow16_d$5$E:
    1105                    ;** --------------------------------------------------------------------------*
    1106                    $C$DW$L$VLIB_disparity_SAD_firstRow16_d$6$B:
    1107                    ;          EXCLUSIVE CPU CYCLES: 70
    1108                    $C$DW$204       .dwtag  DW_TAG_TI_branch
    1109                            .dwattr $C$DW$204, DW_AT_low_pc(0x00)
    1110                            .dwattr $C$DW$204, DW_AT_name("VLIB_malloc")
    1111                            .dwattr $C$DW$204, DW_AT_TI_call
    1112                    
    1113 000000a0 10000013!            CALLP   .S2     VLIB_malloc,B3
    1114 000000a4     8e45  ||         STW     .D2T1   A4,*+SP(64)       ; |73| 
    1115 000000a6     9686  ||         MV      .L1X    B13,A4            ; |74| 
    1116                    
    1117                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    1118                    ;----------------------------------------------------------------------
    1119                    ;  74 | uint16_t   *pRight           = (uint16_t *) VLIB_malloc(inSize * sizeof
    1120                    ;     | (uint16_t));                                                           
    1121                    ;----------------------------------------------------------------------
    1122 000000a8           $C$RL3:    ; CALL OCCURS {VLIB_malloc} {0}   ; |74| 
    1123                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    1124 000000a8 023190fa             SUB     .L2X    B12,A12,B4        ; |62| 
    1125 000000ac     2641             ADD     .L2     1,B4,B4           ; |62| 
    1126                    
    1127 000000ae     fd45             STW     .D2T2   B4,*+SP(44)       ; |62| 
    1128 000000b0 021172fa  ||         SUB     .L2X    A11,B4,B4         ; |64| 
    1129                    
    1130                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    1131 000000b4 022880fa             SUB     .L2     B4,B10,B4         ; |64| 
    1132 000000b8 01fca358             MVK     .L1     0xffffffff,A3
    1133 000000c0 05905058             ADD     .L1X    2,B4,A11          ; |64| 
    1134                    
    1135 000000c4 01ac6079             ADD     .L1     A3,A11,A3         ; |67| 
    1136 000000c8 0fbd62e6  ||         LDW     .D2T2   *+SP(44),B31
    1137                    
    1138                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    1139 000000cc 018c00d8             NEG     .L1     A3,A3             ; |67| 
    1140 000000d0 018c6f58             AND     .L1     3,A3,A3           ; |67| 
    1141 000000d4 01ac6078             ADD     .L1     A3,A11,A3         ; |67| 
    1142                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    1143 000000d8 023e22f4             STW     .D2T1   A4,*+SP(68)       ; |74| 
    1144                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    1145 000000dc 020ff802             MPY32   .M2X    A3,B31,B4         ; |68| 
    1146                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    1147 000000e0     cdb5             STW     .D2T1   A3,*+SP(56)       ; |67| 
    1148 000000e2     4c6e             NOP             3
    1149                    $C$DW$205       .dwtag  DW_TAG_TI_branch
    1150                            .dwattr $C$DW$205, DW_AT_low_pc(0x00)
    1151                            .dwattr $C$DW$205, DW_AT_name("VLIB_malloc")
    1152                            .dwattr $C$DW$205, DW_AT_TI_call
    1153                    
    1154 000000e4 10000013!            CALLP   .S2     VLIB_malloc,B3
    1155 000000e8     564a  ||         SHL     .S1X    B4,2,A4           ; |75| 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   22

    1156                    
    1157                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    1158                    ;----------------------------------------------------------------------
    1159                    ;  75 | uint32_t   *pCost            = (uint32_t *) VLIB_malloc(costBuffSize *
    1160                    ;     | sizeof(uint32_t));                                                     
    1161                    ;----------------------------------------------------------------------
    1162 000000ea           $C$RL4:    ; CALL OCCURS {VLIB_malloc} {0}   ; |75| 
    1163 000000ea     cdbd             LDW     .D2T1   *+SP(56),A3       ; |75| 
    1164 000000ec     ce45             STW     .D2T1   A4,*+SP(72)       ; |75| 
    1165 000000ee     4c6e             NOP             3
    1166                    $C$DW$206       .dwtag  DW_TAG_TI_branch
    1167                            .dwattr $C$DW$206, DW_AT_low_pc(0x04)
    1168                            .dwattr $C$DW$206, DW_AT_name("VLIB_malloc")
    1169                            .dwattr $C$DW$206, DW_AT_TI_call
    1170                    
    1171 000000f4 020c4ca0             SHL     .S1     A3,2,A4           ; |76| 
    1172 000000f0 10000013! ||         CALLP   .S2     VLIB_malloc,B3
    1173                    
    1174                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    1175                    ;----------------------------------------------------------------------
    1176                    ;  76 | uint32_t   *pMinCost         = (uint32_t *) VLIB_malloc(padWidth * size
    1177                    ;     | of(uint32_t));                                                         
    1178                    ;----------------------------------------------------------------------
    1179 000000f8           $C$RL5:    ; CALL OCCURS {VLIB_malloc} {0}   ; |76| 
    1180                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    1181 000000f8 01a97078             ADD     .L1X    A11,B10,A3        ; |69| 
    1182                    
    1183 00000100     65b0             ADD     .L1     3,A3,A3           ; |69| 
    1184 00000102     ee45  ||         STW     .D2T1   A4,*+SP(76)       ; |76| 
    1185 00000104 027ffe28  ||         MVK     .S1     0xfffffffc,A4
    1186                    
    1187 00000108 018c8f78             AND     .L1     A4,A3,A3          ; |69| 
    1188                    $C$DW$207       .dwtag  DW_TAG_TI_branch
    1189                            .dwattr $C$DW$207, DW_AT_low_pc(0x00)
    1190                            .dwattr $C$DW$207, DW_AT_name("VLIB_malloc")
    1191                            .dwattr $C$DW$207, DW_AT_TI_call
    1192                    
    1193 0000010c 10000013!            CALLP   .S2     VLIB_malloc,B3
    1194 00000110     45ca  ||         SHL     .S1     A3,2,A4           ; |77| 
    1195                    
    1196                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    1197                    ;----------------------------------------------------------------------
    1198                    ;  77 | uint32_t   *pScratch         = (uint32_t *) VLIB_malloc(scratchSize * s
    1199                    ;     | izeof(uint32_t));                                                      
    1200                    ;----------------------------------------------------------------------
    1201 00000112           $C$RL6:    ; CALL OCCURS {VLIB_malloc} {0}   ; |77| 
    1202 00000112     cdbd             LDW     .D2T1   *+SP(56),A3
    1203                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    1204 00000114 022952fa             SUB     .L2X    A10,B10,B4        ; |65| 
    1205 00000118     2611             ADD     .L2     1,B4,B1           ; |65| 
    1206                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    1207 0000011a     8ec5             STW     .D2T1   A4,*+SP(80)       ; |77| 
    1208                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    1209 00000120 00bda2f6             STW     .D2T2   B1,*+SP(52)       ; |65| 
    1210                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   23

    1211 00000124 01847800             MPY32   .M1X    A3,B1,A3          ; |70| 
    1212 00000128     4c6e             NOP             3
    1213                    $C$DW$208       .dwtag  DW_TAG_TI_branch
    1214                            .dwattr $C$DW$208, DW_AT_low_pc(0x00)
    1215                            .dwattr $C$DW$208, DW_AT_name("VLIB_malloc")
    1216                            .dwattr $C$DW$208, DW_AT_TI_call
    1217                    
    1218 0000012c 10000013!            CALLP   .S2     VLIB_malloc,B3
    1219 0000012a     edb5  ||         STW     .D2T1   A3,*+SP(60)       ; |70| 
    1220 00000130     81c6  ||         MV      .L1     A3,A4             ; |78| 
    1221                    
    1222                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    1223                    ;----------------------------------------------------------------------
    1224                    ;  78 | int8_t     *pDisparity       = (int8_t *)   VLIB_malloc(outSize * sizeo
    1225                    ;     | f(int8_t));                                                            
    1226                    ;----------------------------------------------------------------------
    1227 00000132           $C$RL7:    ; CALL OCCURS {VLIB_malloc} {0}   ; |78| 
    1228 00000132     aec5             STW     .D2T1   A4,*+SP(84)       ; |78| 
    1229                    $C$DW$209       .dwtag  DW_TAG_TI_branch
    1230                            .dwattr $C$DW$209, DW_AT_low_pc(0x00)
    1231                            .dwattr $C$DW$209, DW_AT_name("malloc")
    1232                            .dwattr $C$DW$209, DW_AT_TI_call
    1233                    
    1234 00000134 10000013!            CALLP   .S2     malloc,B3
    1235 00000138     edcd  ||         LDW     .D2T1   *+SP(60),A4       ; |79| 
    1236                    
    1237                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    1238                    ;----------------------------------------------------------------------
    1239                    ;  79 | int8_t     *pDisparity_cn    = (int8_t *)   malloc(outSize * sizeof(int
    1240                    ;     | 8_t));                                                                 
    1241                    ;----------------------------------------------------------------------
    1242 00000140           $C$RL8:    ; CALL OCCURS {malloc} {0}        ; |79| 
    1243 00000140           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$6$E:
    1244                    ;** --------------------------------------------------------------------------*
    1245 00000140           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$7$B:
    1246                    ;          EXCLUSIVE CPU CYCLES: 24
    1247                    
    1248 00000140     8e2d             LDW     .D2T1   *+SP(64),A2       ; |82| 
    1249 00000142     0213  ||         ZERO    .S2     B4                ; |82| 
    1250 0000014c     0192  ||         ZERO    .S1     A3                ; |82| 
    1251 00000148 033008db  ||         CMPLT   .L2     B12,0,B6          ; |63| 
    1252 00000144 0fac0ad9  ||         CMPGT   .L1     A11,0,A31         ; |82| 
    1253                    
    1254 0000014e     ae0d             LDW     .D2T1   *+SP(68),A0       ; |82| 
    1255 00000150 0fabe9a2  ||         SHRU    .S2     B10,31,B31        ; |61| 
    1256                    
    1257                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    1258                    ;----------------------------------------------------------------------
    1259                    ;  82 | if( pLeft && pRight && pCost && pMinCost && pScratch && pDisparity && p
    1260                    ;     | Disparity_cn && maxWidth > 0) {                                        
    1261                    ;----------------------------------------------------------------------
    1262 00000154     de0d             LDW     .D2T2   *+SP(72),B0       ; |82| 
    1263 00000156     ee1d             LDW     .D2T1   *+SP(76),A1       ; |82| 
    1264                    
    1265 00000158     cec5             STW     .D2T1   A4,*+SP(88)       ; |79| 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   24

    1266 0000015a     0626  ||         ZERO    .L1     A4                ; |82| 
    1267                    
    1268 00000160 a204a35b     [ A2]   MVK     .L2     0x1,B4            ; |82| 
    1269 00000164     8ead  ||         LDW     .D2T1   *+SP(80),A2       ; |82| 
    1270                    
    1271 00000166     2a66     [ A0]   MVK     .L1     0x1,A4            ; |82| 
    1272 00000168     a9e6     [ B0]   MVK     .L1     0x1,A3            ; |82| 
    1273                    
    1274 0000016c 02909f7b             AND     .L2X    A4,B4,B5          ; |82| 
    1275 0000016a     0213  ||         ZERO    .S2     B4                ; |82| 
    1276 00000170     0626  ||         ZERO    .L1     A4                ; |82| 
    1277                    
    1278 00000174 8204a35b     [ A1]   MVK     .L2     0x1,B4            ; |82| 
    1279 00000172     ae9d  ||         LDW     .D2T1   *+SP(84),A1       ; |82| 
    1280 00000178 028cb7e3  ||         AND     .S2X    A3,B5,B5          ; |82| 
    1281 00000180     05a6  ||         ZERO    .L1     A3                ; |82| 
    1282                    
    1283 00000184 a184a359     [ A2]   MVK     .L1     0x1,A3            ; |82| 
    1284 00000182     cead  ||         LDW     .D2T1   *+SP(88),A2       ; |82| 
    1285 00000188 03148f7b  ||         AND     .L2     B4,B5,B6          ; |82| 
    1286 0000018c 021822a2  ||         XOR     .S2     1,B6,B4           ; |63| 
    1287                    
    1288                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    1289 00000190 02308572             MPYLI   .M2     B4,B12,B5:B4      ; |63| 
    1290                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    1291                    ;----------------------------------------------------------------------
    1292                    ;  84 | int32_t    fail, d, y, i, j;                                           
    1293                    ;  85 | uint32_t   idxIn, idxOut;                                              
    1294                    ;----------------------------------------------------------------------
    1295 00000194 02987f78             AND     .L1X    A3,B6,A5          ; |82| 
    1296 00000198 0180a358             ZERO    .L1     A3                ; |82| 
    1297 000001a0 8204a358     [ A1]   MVK     .L1     0x1,A4            ; |82| 
    1298                    
    1299 000001a4 a184a359     [ A2]   MVK     .L1     0x1,A3            ; |82| 
    1300 000001a8 021487e1  ||         AND     .S1     A4,A5,A4          ; |82| 
    1301 000001ac 02fd407b  ||         ADD     .L2     B10,B31,B5        ; |61| 
    1302 000001b0 023d82f6  ||         STW     .D2T2   B4,*+SP(48)       ; |63| 
    1303                    
    1304 000001b4 02106f78             AND     .L1     A3,A4,A4          ; |82| 
    1305                    
    1306 000001b8 0013ef79             AND     .L1     A31,A4,A0         ; |82| 
    1307 000001bc 0f143da0  ||         SHR     .S1X    B5,1,A30          ; |61| 
    1308                    
    1309 000001c0 d0010913     [!A0]   B       .S2     $C$L48            ; |82| 
    1310 000001c4 c1ac82e5  || [ A0]   LDW     .D2T1   *+B11(16),A3      ; |88| 
    1311 000001c8 c6000028! || [ A0]   MVKL    .S1     testPatternString,A12
    1312                    
    1313                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    1314                    ;----------------------------------------------------------------------
    1315                    ;  88 | VLIB_fillBuffer(prm[tpi].testPattern,                                  
    1316                    ;----------------------------------------------------------------------
    1317 000001cc c32c22e6     [ A0]   LDW     .D2T2   *+B11(4),B6       ; |88| 
    1318 000001d0 c22c0294     [ A0]   LDBU    .D2T1   *B11,A4           ; |88| 
    1319                    $C$DW$210       .dwtag  DW_TAG_TI_branch
    1320                            .dwattr $C$DW$210, DW_AT_low_pc(0x00)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   25

    1321                            .dwattr $C$DW$210, DW_AT_name("VLIB_fillBuffer")
    1322                            .dwattr $C$DW$210, DW_AT_TI_call
    1323                    
    1324 000001d4 c0000011!    [ A0]   CALL    .S1     VLIB_fillBuffer   ; |88| 
    1325 000001d8 c33e02e4  || [ A0]   LDW     .D2T1   *+SP(64),A6       ; |88| 
    1326                    
    1327 000001dc c42d4286     [ A0]   LDHU    .D2T2   *+B11(20),B8      ; |88| 
    1328                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    1329 000001e0 0f3d42f4             STW     .D2T1   A30,*+SP(40)      ; |61| 
    1330                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    1331                               ; BRANCHCC OCCURS {$C$L48}        ; |82| 
    1332 000001e4           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$7$E:
    1333                    ;** --------------------------------------------------------------------------*
    1334 000001e4           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$8$B:
    1335                    ;          EXCLUSIVE CPU CYCLES: 3
    1336                    ;** 88  -----------------------    C$28 = (*U$12).width;
    1337                    ;** 88  -----------------------    VLIB_fillBuffer((*U$12).testPattern, 0u, (void *)pLeft, (*U$12).sta
    1338                    ;** 94  -----------------------    C$27 = (*U$12).width;
    1339                    ;** 94  -----------------------    VLIB_fillBuffer((*U$12).testPattern, 0u, (void *)pRight, (*U$12).st
    1340                    ;** 102 -----------------------    if ( !(C$26 = (*U$12).height) ) goto g10;
    1341                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    1342                    ;----------------------------------------------------------------------
    1343                    ;  89 | (uint16_t)0,                                                           
    1344                    ;  90 | pLeft, prm[tpi].staticInLeft,                                          
    1345                    ;  91 | prm[tpi].width, prm[tpi].height, prm[tpi].width * sizeof(pLeft[0]),    
    1346                    ;  92 | sizeof(pLeft[0]), testPatternString);                                  
    1347                    ;----------------------------------------------------------------------
    1348 000001e4 040e1008             EXTU    .S1     A3,16,16,A8       ; |88| 
    1349 000001e8 050e3008             EXTU    .S1     A3,17,16,A10      ; |88| 
    1350                    
    1351 000001ec 06000069!            MVKH    .S1     testPatternString,A12
    1352 000001f0 01870163  ||         ADDKPC  .S2     $C$RL9,B3,0       ; |88| 
    1353 000001f4 0508a35b  ||         MVK     .L2     0x2,B10           ; |88| 
    1354 000001f8 02000042  ||         ZERO    .D2     B4                ; |88| 
    1355                    
    1356 000001fc           $C$RL9:    ; CALL OCCURS {VLIB_fillBuffer} {0}  ; |88| 
    1357 000001fc           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$8$E:
    1358                    ;** --------------------------------------------------------------------------*
    1359 000001fc           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$9$B:
    1360                    ;          EXCLUSIVE CPU CYCLES: 14
    1361                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    1362                    ;----------------------------------------------------------------------
    1363                    ;  94 | VLIB_fillBuffer(prm[tpi].testPattern,                                  
    1364                    ;  95 |                 (uint16_t)0,                                           
    1365                    ;  96 |                 pRight, prm[tpi].staticInRight,                        
    1366                    ;  97 |                 prm[tpi].width, prm[tpi].height, prm[tpi].width * sizeo
    1367                    ;     | f(pRight[0]),                                                          
    1368                    ;  98 |                 sizeof(pRight[0]), testPatternString);                 
    1369                    ;----------------------------------------------------------------------
    1370 000001fc 022c82e6             LDW     .D2T2   *+B11(16),B4      ; |94| 
    1371 00000200 022c0294             LDBU    .D2T1   *B11,A4           ; |94| 
    1372 00000204 033e22e4             LDW     .D2T1   *+SP(68),A6       ; |94| 
    1373 00000208 032c42e6             LDW     .D2T2   *+B11(8),B6       ; |94| 
    1374 0000020c 042d4286             LDHU    .D2T2   *+B11(20),B8      ; |94| 
    1375 00000210 0392100a             EXTU    .S2     B4,16,16,B7       ; |94| 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   26

    1376 00000214 0492300a             EXTU    .S2     B4,17,16,B9       ; |94| 
    1377 00000218     17c6             MV      .L1X    B7,A8             ; |94| 
    1378                    $C$DW$211       .dwtag  DW_TAG_TI_branch
    1379                            .dwattr $C$DW$211, DW_AT_low_pc(0x08)
    1380                            .dwattr $C$DW$211, DW_AT_name("VLIB_fillBuffer")
    1381                            .dwattr $C$DW$211, DW_AT_TI_call
    1382                    
    1383 00000220 05241fd9             MV      .L1X    B9,A10            ; |94| 
    1384 0000021a     0627  ||         ZERO    .L2     B4                ; |94| 
    1385 00000224 10000012! ||         CALLP   .S2     VLIB_fillBuffer,B3
    1386                    
    1387 00000228           $C$RL10:   ; CALL OCCURS {VLIB_fillBuffer} {0}  ; |94| 
    1388 00000228           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$9$E:
    1389                    ;** --------------------------------------------------------------------------*
    1390 00000228           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$10$B:
    1391                    ;          EXCLUSIVE CPU CYCLES: 11
    1392                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    1393                    ;----------------------------------------------------------------------
    1394                    ; 102 | for(j=0; j<prm[tpi].height; j++)                                       
    1395                    ;----------------------------------------------------------------------
    1396 00000228 002ca2e6             LDW     .D2T2   *+B11(20),B0      ; |102| 
    1397 0000022c     6c6e             NOP             4
    1398                    
    1399 00000234 3038a121     [!B0]   BNOP    .S1     $C$L7,5           ; |102| 
    1400 00000230 202c82e5  || [ B0]   LDW     .D2T1   *+B11(16),A0
    1401 0000022e     8b66  || [ B0]   ZERO    .L1     A6                ; |102| 
    1402                    
    1403                               ; BRANCHCC OCCURS {$C$L7}         ; |102| 
    1404 00000240           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$10$E:
    1405                    ;** --------------------------------------------------------------------------*
    1406 00000240           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$11$B:
    1407                    ;**     -----------------------    V$1 = (*U$12).width;
    1408                    ;** 103 -----------------------    L$1 = C$26;
    1409                    ;** 102 -----------------------    j = 0;
    1410                    ;**     -----------------------    #pragma MUST_ITERATE(1, 2147483647, 1)
    1411                    ;**     -----------------------    #pragma LOOP_FLAGS(4096u)
    1412 00000240           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$11$E:
    1413                    ;** --------------------------------------------------------------------------*
    1414                    ;**   BEGIN LOOP $C$L2
    1415                    ;** --------------------------------------------------------------------------*
    1416 00000240           $C$L2:    
    1417                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    1418 00000240           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$12$B:
    1419                    ;          EXCLUSIVE CPU CYCLES: 6
    1420                    ;**     -----------------------g6:
    1421                    ;** 103 -----------------------    if ( !V$1 ) goto g9;
    1422                    
    1423 00000240 d0248121     [!A0]   BNOP    .S1     $C$L6,4           ; |103| 
    1424 00000244 c2be02e5  || [ A0]   LDW     .D2T1   *+SP(64),A5
    1425 00000248 c200c801  || [ A0]   MPY32   .M1     A6,A0,A4
    1426 0000024c c283f05a  || [ A0]   SUB     .L2X    A0,1,B5
    1427                    
    1428 00000250 c3949a40     [ A0]   ADDAH   .D1     A5,A4,A7
    1429                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    1430                    ;----------------------------------------------------------------------
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   27

    1431                    ; 103 | for(i=0; i<prm[tpi].width; i++) {                                      
    1432                    ;----------------------------------------------------------------------
    1433                               ; BRANCHCC OCCURS {$C$L6}         ; |103| 
    1434 00000254           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$12$E:
    1435                    ;** --------------------------------------------------------------------------*
    1436 00000254           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$13$B:
    1437                    ;**     -----------------------    C$25 = V$1*j;
    1438                    ;**     -----------------------    U$119 = &pLeft[C$25];
    1439                    ;**     -----------------------    U$123 = &pRight[C$25];
    1440                    ;**     -----------------------    L$2 = V$1;
    1441                    ;**     -----------------------    #pragma MUST_ITERATE(1, 2147483647, 1)
    1442                    ;**     -----------------------    #pragma LOOP_FLAGS(4096u)
    1443                    ;**     -----------------------g8:
    1444                    ;** 104 -----------------------    A$35 = _extu((unsigned)*U$119, 17u, 17u);
    1445                    ;** 104 -----------------------    *U$119++ = A$35;
    1446                    ;** 105 -----------------------    A$34 = _extu((unsigned)*U$123, 17u, 17u);
    1447                    ;** 105 -----------------------    *U$123++ = A$34;
    1448                    ;** 103 -----------------------    if ( L$2 = L$2-1 ) goto g8;
    1449 00000254           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$13$E:
    1450                    ;*----------------------------------------------------------------------------*
    1451                    ;*   SOFTWARE PIPELINE INFORMATION
    1452                    ;*
    1453                    ;*      Loop found in file               : ./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLI
    1454                    ;*      Loop source line                 : 103
    1455                    ;*      Loop opening brace source line   : 103
    1456                    ;*      Loop closing brace source line   : 106
    1457                    ;*      Known Minimum Trip Count         : 1                    
    1458                    ;*      Known Max Trip Count Factor      : 1
    1459                    ;*      Loop Carried Dependency Bound(^) : 14
    1460                    ;*      Unpartitioned Resource Bound     : 2
    1461                    ;*      Partitioned Resource Bound(*)    : 2
    1462                    ;*      Resource Partition:
    1463                    ;*                                A-side   B-side
    1464                    ;*      .L units                     0        0     
    1465                    ;*      .S units                     1        1     
    1466                    ;*      .D units                     2*       2*    
    1467                    ;*      .M units                     0        0     
    1468                    ;*      .X cross paths               0        0     
    1469                    ;*      .T address paths             2*       2*    
    1470                    ;*      Long read paths              0        0     
    1471                    ;*      Long write paths             0        0     
    1472                    ;*      Logical  ops (.LS)           0        0     (.L or .S unit)
    1473                    ;*      Addition ops (.LSD)          0        0     (.L or .S or .D unit)
    1474                    ;*      Bound(.L .S .LS)             1        1     
    1475                    ;*      Bound(.L .S .D .LS .LSD)     1        1     
    1476                    ;*
    1477                    ;*      Searching for software pipeline schedule at ...
    1478                    ;*         ii = 14 Schedule found with 2 iterations in parallel
    1479                    ;*
    1480                    ;*      Register Usage Table:
    1481                    ;*          +-----------------------------------------------------------------+
    1482                    ;*          |AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA|BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB|
    1483                    ;*          |00000000001111111111222222222233|00000000001111111111222222222233|
    1484                    ;*          |01234567890123456789012345678901|01234567890123456789012345678901|
    1485                    ;*          |--------------------------------+--------------------------------|
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   28

    1486                    ;*       0: |    **                          |     **                         |
    1487                    ;*       1: |    **                          |     **                         |
    1488                    ;*       2: |    **                          |     **                         |
    1489                    ;*       3: |    **                          |     **                         |
    1490                    ;*       4: |    **                          |     **                         |
    1491                    ;*       5: |    **                          |    ***                         |
    1492                    ;*       6: |    **                          |    ***                         |
    1493                    ;*       7: |    **                          |     **                         |
    1494                    ;*       8: |    **                          |     **                         |
    1495                    ;*       9: |    **                          |     **                         |
    1496                    ;*      10: |    **                          |     **                         |
    1497                    ;*      11: |    **                          |     **                         |
    1498                    ;*      12: |   ***                          |     **                         |
    1499                    ;*      13: |   ***                          |     **                         |
    1500                    ;*          +-----------------------------------------------------------------+
    1501                    ;*
    1502                    ;*      Done
    1503                    ;*
    1504                    ;*      Loop will be splooped
    1505                    ;*      Collapsed epilog stages       : 0
    1506                    ;*      Collapsed prolog stages       : 0
    1507                    ;*      Minimum required memory pad   : 0 bytes
    1508                    ;*
    1509                    ;*      Minimum safe trip count       : 1
    1510                    ;*      Min. prof. trip count  (est.) : 15
    1511                    ;*
    1512                    ;*      Mem bank conflicts/iter(est.) : { min 0.000, est 0.000, max 0.000 }
    1513                    ;*      Mem bank perf. penalty (est.) : 0.0%
    1514                    ;*
    1515                    ;*
    1516                    ;*      Total cycles (est.)         : 14 + trip_cnt * 14        
    1517                    ;*----------------------------------------------------------------------------*
    1518                    ;*       SETUP CODE
    1519                    ;*
    1520                    ;*                  MV              B6,B5
    1521                    ;*                  MV              A5,A4
    1522                    ;*
    1523                    ;*        SINGLE SCHEDULED ITERATION
    1524                    ;*
    1525                    ;*        $C$C252:
    1526                    ;*   0              LDHU    .D2T2   *B6++,B4          ; |104|  ^ 
    1527                    ;*   1              NOP             4
    1528                    ;*   5              EXTU    .S2     B4,17,17,B4       ; |104|  ^ 
    1529                    ;*   6              STH     .D2T2   B4,*B5++          ; |104|  ^ 
    1530                    ;*   7              LDHU    .D1T1   *A5++,A3          ; |105|  ^ 
    1531                    ;*   8              NOP             4
    1532                    ;*  12              EXTU    .S1     A3,17,17,A3       ; |105|  ^ 
    1533                    ;*  13              STH     .D1T1   A3,*A4++          ; |105|  ^ 
    1534                    ;*     ||           SPBR            $C$C252
    1535                    ;*  14              NOP             9
    1536                    ;*  28              ; BRANCHCC OCCURS {$C$C252}       ; |103| 
    1537                    ;*----------------------------------------------------------------------------*
    1538 00000254           $C$L3:    ; PIPED LOOP PROLOG
    1539                    ;          EXCLUSIVE CPU CYCLES: 15
    1540                    
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   29

    1541 00000254     4ee7             SPLOOPD 14      ;28               ; (P) 
    1542 00000256     ae5d  ||         LDW     .D2T1   *+SP(68),A5
    1543 00000258     daef  ||         MVC     .S2     B5,ILC
    1544 0000025a     d3c7  ||         MV      .L2X    A7,B6
    1545                    
    1546                    ;** --------------------------------------------------------------------------*
    1547 00000260           $C$L4:    ; PIPED LOOP KERNEL
    1548 00000260           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$15$B:
    1549                    ;          EXCLUSIVE CPU CYCLES: 14
    1550                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    1551                    ;----------------------------------------------------------------------
    1552                    ; 104 | pLeft[prm[tpi].width*j+i] &= 0x7fff;                                   
    1553                    ;----------------------------------------------------------------------
    1554 00000260     1f4d             LDHU    .D2T2   *B6++,B4          ; |104| (P) <0,0>  ^ 
    1555 00000262 00000000             NOP             4
    1556                    
    1557 00000262     6ce6             SPMASK          D1,L2
    1558 00000264 02149a41  ||         ADDAH   .D1     A5,A4,A4
    1559 0000026c     b3c7  ||         MV      .L2X    A7,B5
    1560 00000268 0212310b  ||         EXTU    .S2     B4,17,17,B4       ; |104| (P) <0,5>  ^ 
    1561                    
    1562 0000026e     2c67             SPMASK          L1
    1563 00000270     a246  ||         MV      .L1     A4,A5
    1564 00000272     1ec5  ||         STH     .D2T2   B4,*B5++          ; |104| (P) <0,6>  ^ 
    1565                    
    1566                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    1567                    ;----------------------------------------------------------------------
    1568                    ; 105 | pRight[prm[tpi].width*j+i] &= 0x7fff;                                  
    1569                    ;----------------------------------------------------------------------
    1570 00000274 01943604             LDHU    .D1T1   *A5++,A3          ; |105| (P) <0,7>  ^ 
    1571 00000278 00000000             NOP             4
    1572 00000278 018e3108             EXTU    .S1     A3,17,17,A3       ; |105| (P) <0,12>  ^ 
    1573 00000280 01903654             STH     .D1T1   A3,*A4++          ; |105| (P) <0,13>  ^ 
    1574 00000284     1c66             SPKERNEL 0,0
    1575 00000286           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$15$E:
    1576                    ;** --------------------------------------------------------------------------*
    1577 00000286           $C$L5:    ; PIPED LOOP EPILOG
    1578                    ;          EXCLUSIVE CPU CYCLES: 1
    1579 00000286     0c6e             NOP             1
    1580                    ;** --------------------------------------------------------------------------*
    1581 00000288           $C$L6:    
    1582                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    1583 00000288           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$17$B:
    1584                    ;          EXCLUSIVE CPU CYCLES: 7
    1585                    ;**     -----------------------g9:
    1586                    ;** 102 -----------------------    ++j;
    1587                    ;** 102 -----------------------    if ( L$1 = L$1-1 ) goto g6;
    1588                    
    1589 00000288     ec01             SUB     .L2     B0,1,B0           ; |102| 
    1590 0000028a     2760  ||         ADD     .L1     1,A6,A6           ; |102| 
    1591                    
    1592                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    1593 0000028c 2fe0a120     [ B0]   BNOP    .S1     $C$L2,5           ; |102| 
    1594                               ; BRANCHCC OCCURS {$C$L2}         ; |102| 
    1595 00000290           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$17$E:
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   30

    1596                    ;** --------------------------------------------------------------------------*
    1597 00000290           $C$L7:    
    1598 00000290           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$18$B:
    1599                    ;          EXCLUSIVE CPU CYCLES: 7
    1600                    ;**     -----------------------g10:
    1601                    ;** 111 -----------------------    memset((void *)pDisparity, 0, outSize);
    1602                    ;** 112 -----------------------    if ( !padWidth ) goto g13;
    1603                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    1604                    ;----------------------------------------------------------------------
    1605                    ; 111 | memset(pDisparity, 0, outSize * sizeof(int8_t));                       
    1606                    ;----------------------------------------------------------------------
    1607 00000290     aecd             LDW     .D2T1   *+SP(84),A4       ; |111| 
    1608                    $C$DW$212       .dwtag  DW_TAG_TI_branch
    1609                            .dwattr $C$DW$212, DW_AT_low_pc(0x00)
    1610                            .dwattr $C$DW$212, DW_AT_name("memset")
    1611                            .dwattr $C$DW$212, DW_AT_TI_call
    1612                    
    1613 00000294 10000013!            CALLP   .S2     memset,B3
    1614 00000292     eded  ||         LDW     .D2T1   *+SP(60),A6
    1615 00000298     0627  ||         ZERO    .L2     B4                ; |111| 
    1616                    
    1617 0000029a           $C$RL11:   ; CALL OCCURS {memset} {0}        ; |111| 
    1618 0000029a           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$18$E:
    1619                    ;** --------------------------------------------------------------------------*
    1620 0000029a           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$19$B:
    1621                    ;          EXCLUSIVE CPU CYCLES: 11
    1622 0000029a     cd8d             LDW     .D2T1   *+SP(56),A0       ; |111| 
    1623 000002a0     6c6e             NOP             4
    1624                    
    1625 000002a2     a43a     [!A0]   BNOP    .S1     $C$L11,5          ; |112| 
    1626 000002a4 c1be62e5  || [ A0]   LDW     .D2T1   *+SP(76),A3       ; |112| 
    1627 000002a8 c68013a3  || [ A0]   MVC     .S2X    A0,ILC
    1628 000002ac     0a66  || [ A0]   ZERO    .L1     A4
    1629                    
    1630                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    1631                    ;----------------------------------------------------------------------
    1632                    ; 112 | for(i=0; i<padWidth; i++) pMinCost[i] = 0x7FFFFFFF;                    
    1633                    ;----------------------------------------------------------------------
    1634                               ; BRANCHCC OCCURS {$C$L11}        ; |112| 
    1635 000002ae           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$19$E:
    1636                    ;** --------------------------------------------------------------------------*
    1637                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    1638                    ;----------------------------------------------------------------------
    1639                    ; 114 | idxIn = wsDiv2*prm[tpi].width+wsDiv2+maxDispIdx; /* Initialize offset i
    1640                    ;     | nto the input images */                                                
    1641                    ;----------------------------------------------------------------------
    1642 000002ae           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$20$B:
    1643                    ;**     -----------------------    K$140 = 0x7fffffffu;
    1644                    ;**     -----------------------    U$142 = pMinCost;
    1645                    ;** 112 -----------------------    L$3 = padWidth;
    1646                    ;**     -----------------------    #pragma MUST_ITERATE(1, 2147483647, 1)
    1647                    ;**     -----------------------    #pragma LOOP_FLAGS(4096u)
    1648                    ;**     -----------------------g12:
    1649                    ;** 112 -----------------------    *U$142++ = K$140;
    1650                    ;** 112 -----------------------    if ( L$3 = L$3-1 ) goto g12;
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   31

    1651 000002ae           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$20$E:
    1652                    ;*----------------------------------------------------------------------------*
    1653                    ;*   SOFTWARE PIPELINE INFORMATION
    1654                    ;*
    1655                    ;*      Loop found in file               : ./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLI
    1656                    ;*      Loop source line                 : 112
    1657                    ;*      Loop opening brace source line   : 112
    1658                    ;*      Loop closing brace source line   : 112
    1659                    ;*      Known Minimum Trip Count         : 1                    
    1660                    ;*      Known Max Trip Count Factor      : 1
    1661                    ;*      Loop Carried Dependency Bound(^) : 0
    1662                    ;*      Unpartitioned Resource Bound     : 1
    1663                    ;*      Partitioned Resource Bound(*)    : 1
    1664                    ;*      Resource Partition:
    1665                    ;*                                A-side   B-side
    1666                    ;*      .L units                     0        0     
    1667                    ;*      .S units                     0        0     
    1668                    ;*      .D units                     1*       0     
    1669                    ;*      .M units                     0        0     
    1670                    ;*      .X cross paths               0        0     
    1671                    ;*      .T address paths             1*       0     
    1672                    ;*      Long read paths              0        0     
    1673                    ;*      Long write paths             0        0     
    1674                    ;*      Logical  ops (.LS)           0        0     (.L or .S unit)
    1675                    ;*      Addition ops (.LSD)          0        0     (.L or .S or .D unit)
    1676                    ;*      Bound(.L .S .LS)             0        0     
    1677                    ;*      Bound(.L .S .D .LS .LSD)     1*       0     
    1678                    ;*
    1679                    ;*      Searching for software pipeline schedule at ...
    1680                    ;*         ii = 1  Schedule found with 2 iterations in parallel
    1681                    ;*
    1682                    ;*      Register Usage Table:
    1683                    ;*          +-----------------------------------------------------------------+
    1684                    ;*          |AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA|BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB|
    1685                    ;*          |00000000001111111111222222222233|00000000001111111111222222222233|
    1686                    ;*          |01234567890123456789012345678901|01234567890123456789012345678901|
    1687                    ;*          |--------------------------------+--------------------------------|
    1688                    ;*       0: |   **                           |                                |
    1689                    ;*          +-----------------------------------------------------------------+
    1690                    ;*
    1691                    ;*      Done
    1692                    ;*
    1693                    ;*      Loop will be splooped
    1694                    ;*      Collapsed epilog stages       : 0
    1695                    ;*      Collapsed prolog stages       : 0
    1696                    ;*      Minimum required memory pad   : 0 bytes
    1697                    ;*
    1698                    ;*      Minimum safe trip count       : 1
    1699                    ;*      Min. prof. trip count  (est.) : 2
    1700                    ;*
    1701                    ;*      Mem bank conflicts/iter(est.) : { min 0.000, est 0.000, max 0.000 }
    1702                    ;*      Mem bank perf. penalty (est.) : 0.0%
    1703                    ;*
    1704                    ;*
    1705                    ;*      Total cycles (est.)         : 1 + trip_cnt * 1        
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   32

    1706                    ;*----------------------------------------------------------------------------*
    1707                    ;*        SINGLE SCHEDULED ITERATION
    1708                    ;*
    1709                    ;*        $C$C225:
    1710                    ;*   0              STW     .D1T1   A4,*A3++          ; |112| 
    1711                    ;*     ||           SPBR            $C$C225
    1712                    ;*   1              NOP             1
    1713                    ;*   2              ; BRANCHCC OCCURS {$C$C225}       ; |112| 
    1714                    ;*----------------------------------------------------------------------------*
    1715 000002ae           $C$L8:    ; PIPED LOOP PROLOG
    1716                    ;          EXCLUSIVE CPU CYCLES: 2
    1717                    
    1718 000002ae     0c66             SPLOOP  1       ;2                ; (P) 
    1719 000002b0 02101e88  ||         SET     .S1     A4,0x0,0x1e,A4
    1720                    
    1721                    ;** --------------------------------------------------------------------------*
    1722 000002b4           $C$L9:    ; PIPED LOOP KERNEL
    1723 000002b4           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$22$B:
    1724                    ;          EXCLUSIVE CPU CYCLES: 1
    1725 000002b4 020c3674             STW     .D1T1   A4,*A3++          ; |112| (P) <0,0> 
    1726 000002b8 08034000             SPKERNEL 1,0
    1727 000002c0           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$22$E:
    1728                    ;** --------------------------------------------------------------------------*
    1729 000002c0           $C$L10:    ; PIPED LOOP EPILOG
    1730                    ;          EXCLUSIVE CPU CYCLES: 1
    1731                    ;** --------------------------------------------------------------------------*
    1732 000002c0           $C$L11:    
    1733                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    1734 000002c0           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$24$B:
    1735                    ;          EXCLUSIVE CPU CYCLES: 13
    1736                    ;**     -----------------------g13:
    1737                    ;** 114 -----------------------    v$1 = prm;
    1738                    ;** 117 -----------------------    d = (*U$12).minDisp;
    1739                    ;** 117 -----------------------    if ( d > (*U$12).maxDisp ) goto g16;
    1740                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    1741                    ;----------------------------------------------------------------------
    1742                    ; 117 | for(d=prm[tpi].minDisp; d<=prm[tpi].maxDisp; d++)                      
    1743                    ;----------------------------------------------------------------------
    1744 000002c0 022ce2e6             LDW     .D2T2   *+B11(28),B4      ; |117| 
    1745                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    1746                    ;----------------------------------------------------------------------
    1747                    ; 119 | VLIB_profile_start(vlib_KERNEL_OPT);                                   
    1748                    ; 120 | VLIB_disparity_SAD_firstRow16((uint16_t *)&pLeft[idxIn], (uint16_t *)&p
    1749                    ;     | Right[idxIn-d],                                                        
    1750                    ; 121 |                              (uint32_t*)&pCost[(d-prm[tpi].minDisp)*pad
    1751                    ;     | Width],                                                                
    1752                    ; 122 |                              pMinCost, pScratch, pDisparity,           
    1753                    ; 123 |                              d,                                        
    1754                    ; 124 |                              maxWidth,                                 
    1755                    ; 125 |                              prm[tpi].width,                           
    1756                    ; 126 |                              prm[tpi].windowSize);                     
    1757                    ; 127 | VLIB_profile_stop();                                                   
    1758                    ; 131 | for(y=1; y<outHeight; y++)                                             
    1759                    ; 133 | idxIn  = (y+wsDiv2)*prm[tpi].width+wsDiv2+maxDispIdx; /* Initialize off
    1760                    ;     | set into the input images */                                           
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   33

    1761                    ; 134 | idxOut = y*padWidth;                                  /* Initialize off
    1762                    ;     | set into the output disparity */                                       
    1763                    ; 137 | for(i=0; i<padWidth; i++) pMinCost[i] = 0x7FFFFFFF;                    
    1764                    ; 139 | for(d=prm[tpi].minDisp; d<=prm[tpi].maxDisp; d++)                      
    1765                    ;----------------------------------------------------------------------
    1766 000002c4 06acc2e6             LDW     .D2T2   *+B11(24),B13     ; |117| 
    1767                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    1768 000002c8     ecdd             LDW     .D2T1   *+SP(28),A5       ; |114| 
    1769 000002ca     4c6e             NOP             3
    1770                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    1771 000002cc 0011a8fa             CMPGT   .L2     B13,B4,B0         ; |117| 
    1772                    
    1773 000002d0 20aa2121     [ B0]   BNOP    .S1     $C$L13,1          ; |117| 
    1774 000002d4 322c82e6  || [!B0]   LDW     .D2T2   *+B11(16),B4
    1775                    
    1776 000002d8 31bd42e4     [!B0]   LDW     .D2T1   *+SP(40),A3
    1777 000002e0 3fbd82e4     [!B0]   LDW     .D2T1   *+SP(48),A31
    1778 000002e4     0c6e             NOP             1
    1779 000002e6     2641             ADD     .L2     1,B4,B4
    1780                               ; BRANCHCC OCCURS {$C$L13}        ; |117| 
    1781 000002e8           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$24$E:
    1782                    ;** --------------------------------------------------------------------------*
    1783 000002e8           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$25$B:
    1784                    ;          EXCLUSIVE CPU CYCLES: 10
    1785                    ;**     -----------------------    C$24 = ((*U$12).width+1u)*wsDiv2+maxDispIdx;
    1786                    ;**     -----------------------    U$166 = &pRight[C$24-d];
    1787                    ;**     -----------------------    U$167 = &pLeft[C$24];
    1788                    ;**     -----------------------    K$173 = &cycles[0];
    1789                    ;**     -----------------------    #pragma LOOP_FLAGS(5120u)
    1790 000002e8 0f3e02e4             LDW     .D2T1   *+SP(64),A30
    1791 000002ec 02107800             MPY32   .M1X    A3,B4,A4
    1792 000002f0 07800028!            MVKL    .S1     cycles,A15
    1793 000002f4 0fbe22e6             LDW     .D2T2   *+SP(68),B31
    1794 000002f8 07800068!            MVKH    .S1     cycles,A15
    1795 00000300 0213e078             ADD     .L1     A31,A4,A4
    1796 00000304 07789a40             ADDAH   .D1     A30,A4,A14
    1797 00000308 02b492fa             SUB     .L2X    A4,B13,B5
    1798 0000030c 027cba42             ADDAH   .D2     B31,B5,B4
    1799 00000310 023d02f6             STW     .D2T2   B4,*+SP(32)
    1800 00000314           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$25$E:
    1801                    ;*----------------------------------------------------------------------------*
    1802                    ;*   SOFTWARE PIPELINE INFORMATION
    1803                    ;*      Disqualified loop: Loop contains a call
    1804                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    1805                    ;*      Disqualified loop: Loop contains a call
    1806                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    1807                    ;*      Disqualified loop: Loop contains a call
    1808                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    1809                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    1810                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    1811                    ;*      Disqualified loop: Loop contains a call
    1812                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    1813                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    1814                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    1815                    ;*      Disqualified loop: Loop contains a call
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   34

    1816                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    1817                    ;*----------------------------------------------------------------------------*
    1818 00000314           $C$L12:    
    1819 00000314           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$26$B:
    1820                    ;          EXCLUSIVE CPU CYCLES: 6
    1821                    ;**     -----------------------g15:
    1822                    ;** 137 -----------------------    act_kernel = 0;  // [15]
    1823                    ;** 140 -----------------------    VLIB_cache_inval();  // [15]
    1824                    ;** 143 -----------------------    initStack(getSP());  // [15]
    1825                    ;** 146 -----------------------    beg_count = _itoll(TSCH, TSCL);  // [15]
    1826                    ;** 120 -----------------------    VLIB_disparity_SAD_firstRow16(U$167, U$166, ((unsigned)d-(unsigned)
    1827                    ;** 153 -----------------------    v$2 = _itoll(TSCH, TSCL);  // [16]
    1828                    ;** 153 -----------------------    end_count = v$2;  // [16]
    1829                    ;** 156 -----------------------    C$23 = act_kernel;  // [16]
    1830                    ;** 156 -----------------------    *((C$23<<3)+K$173) = *((C$23<<3)+K$173)+(v$2-(beg_count+overhead));
    1831                    ;** 159 -----------------------    setStackDepth();  // [16]
    1832                    ;** 117 -----------------------    v$1 = prm;
    1833                    ;** 117 -----------------------    --U$166;
    1834                    ;** 117 -----------------------    if ( (*U$12).maxDisp >= (++d) ) goto g15;
    1835                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\VLIB_profile.h
    1836                    $C$DW$213       .dwtag  DW_TAG_TI_branch
    1837                            .dwattr $C$DW$213, DW_AT_low_pc(0x00)
    1838                            .dwattr $C$DW$213, DW_AT_name("VLIB_cache_inval")
    1839                            .dwattr $C$DW$213, DW_AT_TI_call
    1840 00000314 00000010!            CALL    .S1     VLIB_cache_inval  ; |140| 
    1841 00000318 02000028!            MVKL    .S1     act_kernel,A4
    1842 0000031c 02000068!            MVKH    .S1     act_kernel,A4
    1843                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\VLIB_profile.h
    1844 00000320     05a6             ZERO    .L1     A3                ; |137| 
    1845 00000322     0034             STW     .D1T1   A3,*A4            ; |137| 
    1846                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\VLIB_profile.h
    1847                    ;----------------------------------------------------------------------
    1848                    ; 142 | VLIB_disparity_SAD16_cn((uint16_t *)&pLeft[idxIn], (uint16_t *)&pRight[
    1849                    ;     | idxIn-d],                                                              
    1850                    ;----------------------------------------------------------------------
    1851 00000324 01820162             ADDKPC  .S2     $C$RL12,B3,0      ; |140| 
    1852                    $C$RL12:   ; CALL OCCURS {VLIB_cache_inval} {0}  ; |140| 
    1853                    $C$DW$L$VLIB_disparity_SAD_firstRow16_d$26$E:
    1854                    ;** --------------------------------------------------------------------------*
    1855                    $C$DW$L$VLIB_disparity_SAD_firstRow16_d$27$B:
    1856                    ;          EXCLUSIVE CPU CYCLES: 56
    1857                    $C$DW$214       .dwtag  DW_TAG_TI_branch
    1858                            .dwattr $C$DW$214, DW_AT_low_pc(0x00)
    1859                            .dwattr $C$DW$214, DW_AT_name("getSP")
    1860                            .dwattr $C$DW$214, DW_AT_TI_call
    1861 00000328 10000012!            CALLP   .S2     getSP,B3
    1862                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\VLIB_profile.h
    1863                    ;----------------------------------------------------------------------
    1864                    ; 143 | (uint32_t*)&pCost[(d-prm[tpi].minDisp)*padWidth],                      
    1865                    ; 144 | pMinCost, (int8_t *)&pDisparity[idxOut],                               
    1866                    ; 145 | d,                                                                     
    1867                    ;----------------------------------------------------------------------
    1868                    $C$RL13:   ; CALL OCCURS {getSP} {0}         ; |143| 
    1869                    $C$DW$215       .dwtag  DW_TAG_TI_branch
    1870                            .dwattr $C$DW$215, DW_AT_low_pc(0x00)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   35

    1871                            .dwattr $C$DW$215, DW_AT_name("initStack")
    1872                            .dwattr $C$DW$215, DW_AT_TI_call
    1873 0000032c 10000012!            CALLP   .S2     initStack,B3
    1874 00000330           $C$RL14:   ; CALL OCCURS {initStack} {0}     ; |143| 
    1875                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\VLIB_profile.h
    1876                    ;----------------------------------------------------------------------
    1877                    ; 146 | maxWidth,                                                              
    1878                    ;----------------------------------------------------------------------
    1879 00000330 022803e2             MVC     .S2     TSCL,B4           ; |146| 
    1880 00000334 02ac03e2             MVC     .S2     TSCH,B5           ; |146| 
    1881                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    1882 00000338 032cc2e6             LDW     .D2T2   *+B11(24),B6      ; |120| 
    1883                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\VLIB_profile.h
    1884                    ;----------------------------------------------------------------------
    1885                    ; 147 | prm[tpi].width,                                                        
    1886                    ; 148 | prm[tpi].windowSize);                                                  
    1887                    ;----------------------------------------------------------------------
    1888 00000340 01bdc2e4             LDW     .D2T1   *+SP(56),A3       ; |146| 
    1889                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    1890 00000344 062d02e6             LDW     .D2T2   *+B11(32),B12     ; |120| 
    1891 00000348 02000028!            MVKL    .S1     beg_count,A4
    1892 0000034c 043ea2e6             LDW     .D2T2   *+SP(84),B8       ; |120| 
    1893 00000350 0319a0fa             SUB     .L2     B13,B6,B6         ; |120| 
    1894 00000354 02000068!            MVKH    .S1     beg_count,A4
    1895                    
    1896 00000358 02987801             MPY32   .M1X    A3,B6,A5          ; |120| 
    1897 0000035c 01be42e4  ||         LDW     .D2T1   *+SP(72),A3       ; |146| 
    1898                    
    1899 00000360 062c82e4             LDW     .D2T1   *+B11(16),A12     ; |120| 
    1900                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\VLIB_profile.h
    1901 00000364 02100346             STDW    .D1T2   B5:B4,*A4         ; |146| 
    1902                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    1903 00000368 043e82e4             LDW     .D2T1   *+SP(80),A8       ; |120| 
    1904 0000036c     9d4d             LDW     .D2T2   *+SP(32),B4       ; |120| 
    1905                    $C$DW$216       .dwtag  DW_TAG_TI_branch
    1906                            .dwattr $C$DW$216, DW_AT_low_pc(0x00)
    1907                            .dwattr $C$DW$216, DW_AT_name("VLIB_disparity_SAD_firstRow16")
    1908                            .dwattr $C$DW$216, DW_AT_TI_call
    1909                    
    1910 00000370 10000013!            CALLP   .S2     VLIB_disparity_SAD_firstRow16,B3
    1911 0000036e     fe6d  ||         LDW     .D2T2   *+SP(76),B6       ; |120| 
    1912 00000374 030cbc41  ||         ADDAW   .D1     A3,A5,A6          ; |120| 
    1913 00000384 02380fd8  ||         MV      .L1     A14,A4            ; |120| 
    1914 00000380 053416a1  ||         MV      .S1X    B13,A10           ; |120| 
    1915 00000378 052c1fdb  ||         MV      .L2X    A11,B10           ; |120| 
    1916                    
    1917 00000388           $C$RL15:   ; CALL OCCURS {VLIB_disparity_SAD_firstRow16} {0}  ; |120| 
    1918                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\VLIB_profile.h
    1919                    ;----------------------------------------------------------------------
    1920                    ; 155 | memset(pDisparity_cn, 0, outSize * sizeof(int8_t));                    
    1921                    ;----------------------------------------------------------------------
    1922 00000388 022803e2             MVC     .S2     TSCL,B4           ; |153| 
    1923 0000038c 02ac03e2             MVC     .S2     TSCH,B5           ; |153| 
    1924 00000390 0300002a!            MVKL    .S2     overhead,B6
    1925                    
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   36

    1926 00000394 01800029!            MVKL    .S1     act_kernel,A3
    1927 00000398 0380002a! ||         MVKL    .S2     beg_count,B7
    1928                    
    1929 0000039c 01800069!            MVKH    .S1     act_kernel,A3
    1930 000003a0 0380006a! ||         MVKH    .S2     beg_count,B7
    1931                    
    1932 000003a4 018c0265             LDW     .D1T1   *A3,A3            ; |156| 
    1933 000003a8 0300006b! ||         MVKH    .S2     overhead,B6
    1934 000003ac 041c03e6  ||         LDDW    .D2T2   *B7,B9:B8         ; |156| 
    1935                    
    1936                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\VLIB_profile.h
    1937                    ;----------------------------------------------------------------------
    1938                    ; 156 | for(i=0; i<padWidth; i++) pMinCost[i] = 0x7FFFFFFF;                    
    1939                    ; 158 | idxIn = wsDiv2*prm[tpi].width+wsDiv2+maxDispIdx; /* Initialize offset i
    1940                    ;     | nto the input images */                                                
    1941                    ;----------------------------------------------------------------------
    1942 000003b0     110d             LDDW    .D2T2   *B6,B17:B16       ; |156| 
    1943 000003b2     4c6e             NOP             3
    1944 000003b4 033c6b64             LDDW    .D1T1   *+A15[A3],A7:A6   ; |156| 
    1945 000003b8 0322057a             ADDU    .L2     B16,B8,B7:B6      ; |156| 
    1946 000003c0 0444e07a             ADD     .L2     B7,B17,B8         ; |156| 
    1947                    
    1948 000003c4 042501e3             ADD     .S2     B8,B9,B8          ; |156| 
    1949 000003c8 031885fa  ||         SUBU    .L2     B4,B6,B7:B6       ; |156| 
    1950                    
    1951 000003cc 0fa0a0fb             SUB     .L2     B5,B8,B31         ; |156| 
    1952 000003d0 039f184a  ||         EXT     .S2     B7,24,24,B7       ; |156| 
    1953                    
    1954 000003d4 0218d579             ADDU    .L1X    A6,B6,A5:A4       ; |156| 
    1955 000003d8 031fe07a  ||         ADD     .L2     B31,B7,B6         ; |156| 
    1956                    
    1957 000003dc 029ca079             ADD     .L1     A5,A7,A5          ; |156| 
    1958 000003e0 0800002a! ||         MVKL    .S2     end_count,B16
    1959                    
    1960 000003e4 0298b079             ADD     .L1X    A5,B6,A5          ; |156| 
    1961 000003e8 0800006a! ||         MVKH    .S2     end_count,B16
    1962                    
    1963                    $C$DW$217       .dwtag  DW_TAG_TI_branch
    1964                            .dwattr $C$DW$217, DW_AT_low_pc(0x00)
    1965                            .dwattr $C$DW$217, DW_AT_name("setStackDepth")
    1966                            .dwattr $C$DW$217, DW_AT_TI_call
    1967                    
    1968 000003ec 10000013!            CALLP   .S2     setStackDepth,B3
    1969 000003f0 023c6b45  ||         STDW    .D1T1   A5:A4,*+A15[A3]   ; |156| 
    1970 000003f4 024003c6  ||         STDW    .D2T2   B5:B4,*B16        ; |153| 
    1971                    
    1972                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\VLIB_profile.h
    1973 000003f8           $C$RL16:   ; CALL OCCURS {setStackDepth} {0}  ; |159| 
    1974 000003f8           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$27$E:
    1975                    ;** --------------------------------------------------------------------------*
    1976 000003f8           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$28$B:
    1977                    ;          EXCLUSIVE CPU CYCLES: 12
    1978                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    1979 000003f8 02ace2e6             LDW     .D2T2   *+B11(28),B5      ; |117| 
    1980 000003fc 023d02e6             LDW     .D2T2   *+SP(32),B4       ; |117| 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   37

    1981 00000400 06b4205a             ADD     .L2     1,B13,B13         ; |117| 
    1982 00000404     ecdd             LDW     .D2T1   *+SP(28),A5       ; |117| 
    1983 00000406     0c6e             NOP             1
    1984 00000408 0034aafa             CMPLT   .L2     B5,B13,B0         ; |117| 
    1985                    
    1986 0000040c 3f8a8121     [!B0]   BNOP    .S1     $C$L12,4          ; |117| 
    1987 00000410     ce41  ||         SUB     .L2     B4,2,B4           ; |117| 
    1988                    
    1989 00000412     9d45             STW     .D2T2   B4,*+SP(32)       ; |117| 
    1990                               ; BRANCHCC OCCURS {$C$L12}        ; |117| 
    1991 00000414           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$28$E:
    1992                    ;** --------------------------------------------------------------------------*
    1993 00000414           $C$L13:    
    1994 00000414           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$29$B:
    1995                    ;          EXCLUSIVE CPU CYCLES: 12
    1996                    ;**     -----------------------g16:
    1997                    ;** 131 -----------------------    if ( outHeight < 2u ) goto g25;
    1998 00000414     bd9d             LDW     .D2T2   *+SP(52),B1
    1999                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    2000 00000416     cd3d             LDW     .D2T1   *+SP(40),A3       ; |133| 
    2001 00000418 00004000             NOP             3
    2002                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    2003 00000420 000449da             CMPLTU  .L2     B1,2,B0           ; |131| 
    2004                    
    2005 00000424 20002d91     [ B0]   B       .S1     $C$L21            ; |131| 
    2006 00000428 31bf02f5  || [!B0]   STW     .D2T1   A3,*+SP(96)
    2007 0000042c 3434a078  || [!B0]   ADD     .L1     A5,A13,A8         ; |133| 
    2008                    
    2009 00000430 01bd42e4             LDW     .D2T1   *+SP(40),A3
    2010                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    2011 00000434 32208264     [!B0]   LDW     .D1T1   *+A8(16),A4       ; |133| 
    2012                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    2013 00000438 3784a358     [!B0]   MVK     .L1     0x1,A15           ; |131| 
    2014 0000043c 00002000             NOP             2
    2015                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    2016                               ; BRANCHCC OCCURS {$C$L21}        ; |131| 
    2017 00000440           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$29$E:
    2018                    ;** --------------------------------------------------------------------------*
    2019 00000440           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$30$B:
    2020                    ;          EXCLUSIVE CPU CYCLES: 2
    2021                    ;**     -----------------------    U$193 = wsDiv2;
    2022                    ;** 133 -----------------------    L$4 = outHeight-1u;
    2023                    ;** 131 -----------------------    y = 1;
    2024                    ;**     -----------------------    #pragma MUST_ITERATE(1, 2147483647, 1)
    2025                    ;**     -----------------------    #pragma LOOP_FLAGS(5120u)
    2026                    
    2027 00000440 0fbf02e5             LDW     .D2T1   *+SP(96),A31
    2028 00000444 01bc6079  ||         ADD     .L1     A3,A15,A3         ; |133| 
    2029 00000448 052c06a1  ||         MV      .S1     A11,A10           ; |142| 
    2030 0000044c 0607e05a  ||         SUB     .L2     B1,1,B12          ; |133| 
    2031                    
    2032 00000450 018c8801             MPY32   .M1     A4,A3,A3          ; |133| 
    2033 00000454 0f3d82e4  ||         LDW     .D2T1   *+SP(48),A30      ; |133| 
    2034                    
    2035 00000458           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$30$E:
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   38

    2036                    ;** --------------------------------------------------------------------------*
    2037                    ;**   BEGIN LOOP $C$L14
    2038                    ;** --------------------------------------------------------------------------*
    2039 00000458           $C$L14:    
    2040                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    2041 00000458           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$31$B:
    2042                    ;          EXCLUSIVE CPU CYCLES: 15
    2043                    ;**     -----------------------g18:
    2044                    ;** 133 -----------------------    U$189 = U$11+v$1;
    2045                    ;** 133 -----------------------    idxIn = ((unsigned)y+wsDiv2)*(*U$189).width+U$193+maxDispIdx;
    2046                    ;** 134 -----------------------    idxOut = y*padWidth;
    2047                    ;** 137 -----------------------    if ( !padWidth ) goto g21;
    2048 00000458     4c6e             NOP             3
    2049                    
    2050 00000460 030fe078             ADD     .L1     A31,A3,A6         ; |133| 
    2051 0000045a     cdbd  ||         LDW     .D2T1   *+SP(56),A3       ; |133| 
    2052                    
    2053                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    2054 00000464 031bc078             ADD     .L1     A30,A6,A6         ; |133| 
    2055 00000468     4c6e             NOP             3
    2056                    
    2057 0000046a     01c6             MV      .L1     A3,A0             ; |134| 
    2058 0000046c 03bc6800  ||         MPY32   .M1     A3,A15,A7         ; |134| 
    2059                    
    2060 00000470     a63a     [!A0]   BNOP    .S1     $C$L18,5          ; |137| 
    2061 00000478 c68c13a2  || [ A0]   MVC     .S2X    A3,ILC
    2062 00000474 c1be62e5  || [ A0]   LDW     .D2T1   *+SP(76),A3       ; |137| 
    2063 00000472     0a66  || [ A0]   ZERO    .L1     A4
    2064                    
    2065                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    2066                               ; BRANCHCC OCCURS {$C$L18}        ; |137| 
    2067 00000480           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$31$E:
    2068                    ;** --------------------------------------------------------------------------*
    2069                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    2070 00000480           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$32$B:
    2071                    ;**     -----------------------    K$140 = 0x7fffffffu;
    2072                    ;**     -----------------------    U$142 = pMinCost;
    2073                    ;** 137 -----------------------    L$5 = padWidth;
    2074                    ;**     -----------------------    #pragma MUST_ITERATE(1, 2147483647, 1)
    2075                    ;**     -----------------------    #pragma LOOP_FLAGS(4096u)
    2076                    ;**     -----------------------g20:
    2077                    ;** 137 -----------------------    *U$142++ = K$140;
    2078                    ;** 137 -----------------------    if ( L$5 = L$5-1 ) goto g20;
    2079 00000480           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$32$E:
    2080                    ;*----------------------------------------------------------------------------*
    2081                    ;*   SOFTWARE PIPELINE INFORMATION
    2082                    ;*
    2083                    ;*      Loop found in file               : ./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLI
    2084                    ;*      Loop source line                 : 137
    2085                    ;*      Loop opening brace source line   : 137
    2086                    ;*      Loop closing brace source line   : 137
    2087                    ;*      Known Minimum Trip Count         : 1                    
    2088                    ;*      Known Max Trip Count Factor      : 1
    2089                    ;*      Loop Carried Dependency Bound(^) : 0
    2090                    ;*      Unpartitioned Resource Bound     : 1
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   39

    2091                    ;*      Partitioned Resource Bound(*)    : 1
    2092                    ;*      Resource Partition:
    2093                    ;*                                A-side   B-side
    2094                    ;*      .L units                     0        0     
    2095                    ;*      .S units                     0        0     
    2096                    ;*      .D units                     1*       0     
    2097                    ;*      .M units                     0        0     
    2098                    ;*      .X cross paths               0        0     
    2099                    ;*      .T address paths             1*       0     
    2100                    ;*      Long read paths              0        0     
    2101                    ;*      Long write paths             0        0     
    2102                    ;*      Logical  ops (.LS)           0        0     (.L or .S unit)
    2103                    ;*      Addition ops (.LSD)          0        0     (.L or .S or .D unit)
    2104                    ;*      Bound(.L .S .LS)             0        0     
    2105                    ;*      Bound(.L .S .D .LS .LSD)     1*       0     
    2106                    ;*
    2107                    ;*      Searching for software pipeline schedule at ...
    2108                    ;*         ii = 1  Schedule found with 2 iterations in parallel
    2109                    ;*
    2110                    ;*      Register Usage Table:
    2111                    ;*          +-----------------------------------------------------------------+
    2112                    ;*          |AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA|BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB|
    2113                    ;*          |00000000001111111111222222222233|00000000001111111111222222222233|
    2114                    ;*          |01234567890123456789012345678901|01234567890123456789012345678901|
    2115                    ;*          |--------------------------------+--------------------------------|
    2116                    ;*       0: |   **                           |                                |
    2117                    ;*          +-----------------------------------------------------------------+
    2118                    ;*
    2119                    ;*      Done
    2120                    ;*
    2121                    ;*      Loop will be splooped
    2122                    ;*      Collapsed epilog stages       : 0
    2123                    ;*      Collapsed prolog stages       : 0
    2124                    ;*      Minimum required memory pad   : 0 bytes
    2125                    ;*
    2126                    ;*      Minimum safe trip count       : 1
    2127                    ;*      Min. prof. trip count  (est.) : 2
    2128                    ;*
    2129                    ;*      Mem bank conflicts/iter(est.) : { min 0.000, est 0.000, max 0.000 }
    2130                    ;*      Mem bank perf. penalty (est.) : 0.0%
    2131                    ;*
    2132                    ;*
    2133                    ;*      Total cycles (est.)         : 1 + trip_cnt * 1        
    2134                    ;*----------------------------------------------------------------------------*
    2135                    ;*        SINGLE SCHEDULED ITERATION
    2136                    ;*
    2137                    ;*        $C$C199:
    2138                    ;*   0              STW     .D1T1   A4,*A3++          ; |137| 
    2139                    ;*     ||           SPBR            $C$C199
    2140                    ;*   1              NOP             1
    2141                    ;*   2              ; BRANCHCC OCCURS {$C$C199}       ; |137| 
    2142                    ;*----------------------------------------------------------------------------*
    2143 00000480           $C$L15:    ; PIPED LOOP PROLOG
    2144                    ;          EXCLUSIVE CPU CYCLES: 2
    2145                    
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   40

    2146 00000480 00038001             SPLOOP  1       ;2                ; (P) 
    2147 00000484 02101e88  ||         SET     .S1     A4,0x0,0x1e,A4
    2148                    
    2149                    ;** --------------------------------------------------------------------------*
    2150 00000488           $C$L16:    ; PIPED LOOP KERNEL
    2151 00000488           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$34$B:
    2152                    ;          EXCLUSIVE CPU CYCLES: 1
    2153 00000488 020c3674             STW     .D1T1   A4,*A3++          ; |137| (P) <0,0> 
    2154 0000048c 08034000             SPKERNEL 1,0
    2155 00000490           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$34$E:
    2156                    ;** --------------------------------------------------------------------------*
    2157 00000490           $C$L17:    ; PIPED LOOP EPILOG
    2158                    ;          EXCLUSIVE CPU CYCLES: 1
    2159                    ;** --------------------------------------------------------------------------*
    2160 00000490           $C$L18:    
    2161                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    2162 00000490           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$36$B:
    2163                    ;          EXCLUSIVE CPU CYCLES: 13
    2164                    ;**     -----------------------g21:
    2165                    ;** 139 -----------------------    d = (*U$189).minDisp;
    2166                    ;** 139 -----------------------    if ( d > (*U$189).maxDisp ) goto g24;
    2167                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    2168 00000490 0720c264             LDW     .D1T1   *+A8(24),A14      ; |139| 
    2169                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    2170 00000494 01a0e264             LDW     .D1T1   *+A8(28),A3       ; |139| 
    2171 00000498     8e4d             LDW     .D2T1   *+SP(64),A4
    2172 0000049a     4c6e             NOP             3
    2173                    
    2174 000004a0 000dc8f9             CMPGT   .L1     A14,A3,A0         ; |139| 
    2175 000004a4 01bea2e4  ||         LDW     .D2T1   *+SP(84),A3
    2176                    
    2177 000004a8 c0302121     [ A0]   BNOP    .S1     $C$L20,1          ; |139| 
    2178 000004ac dfbe22e7  || [!A0]   LDW     .D2T2   *+SP(68),B31
    2179 000004b0 0210da40  ||         ADDAH   .D1     A4,A6,A4
    2180                    
    2181 000004b4 d23ee2f4     [!A0]   STW     .D2T1   A4,*+SP(92)
    2182                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    2183 000004b8 0234a078             ADD     .L1     A5,A13,A4         ; |142| 
    2184 000004bc 019c6078             ADD     .L1     A3,A7,A3
    2185 000004c0 d1bd02f4     [!A0]   STW     .D2T1   A3,*+SP(32)
    2186                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    2187                               ; BRANCHCC OCCURS {$C$L20}        ; |139| 
    2188 000004c4           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$36$E:
    2189                    ;** --------------------------------------------------------------------------*
    2190 000004c4           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$37$B:
    2191                    ;          EXCLUSIVE CPU CYCLES: 6
    2192                    ;**     -----------------------    U$166 = &pRight[idxIn-d];
    2193                    ;**     -----------------------    U$167 = &pLeft[idxIn];
    2194                    ;**     -----------------------    U$208 = &pDisparity[idxOut];
    2195                    ;**     -----------------------    #pragma LOOP_FLAGS(5120u)
    2196                    
    2197 000004c4     c03c             LDW     .D1T1   *+A4(24),A3       ; |142| 
    2198 000004c6     9707  ||         MV      .L2X    A14,B4
    2199 000004c8 033e62e6  ||         LDW     .D2T2   *+SP(76),B6       ; |142| 
    2200                    
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   41

    2201 000004cc 0fbdc2e5             LDW     .D2T1   *+SP(56),A31      ; |142| 
    2202 000004d0 0290d2fa  ||         SUB     .L2X    A6,B4,B5
    2203                    
    2204 000004d4 06fcba43             ADDAH   .D2     B31,B5,B13
    2205 000004d8 06110265  ||         LDW     .D1T1   *+A4(32),A12      ; |142| 
    2206 000004e0 04381fda  ||         MV      .L2X    A14,B8            ; |142| 
    2207                    
    2208                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    2209 000004e4 043d02e4             LDW     .D2T1   *+SP(32),A8       ; |142| 
    2210 000004e8     8687             MV      .L2     B13,B4            ; |142| 
    2211                    
    2212 000004ec 028dc0f8             SUB     .L1     A14,A3,A5         ; |142| 
    2213 000004ea     ce3d  ||         LDW     .D2T1   *+SP(72),A3       ; |142| 
    2214                    
    2215                    $C$DW$L$VLIB_disparity_SAD_firstRow16_d$37$E:
    2216                    ;*----------------------------------------------------------------------------*
    2217                    ;*   SOFTWARE PIPELINE INFORMATION
    2218                    ;*      Disqualified loop: Loop contains a call
    2219                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    2220                    ;*----------------------------------------------------------------------------*
    2221                    $C$L19:    
    2222                    $C$DW$L$VLIB_disparity_SAD_firstRow16_d$38$B:
    2223                    ;          EXCLUSIVE CPU CYCLES: 6
    2224                    ;**     -----------------------g23:
    2225                    ;** 142 -----------------------    C$22 = U$11+v$1;
    2226                    ;** 142 -----------------------    VLIB_disparity_SAD16_cn(U$167, U$166, ((unsigned)d-(unsigned)(*C$22
    2227                    ;** 139 -----------------------    v$1 = prm;
    2228                    ;** 139 -----------------------    --U$166;
    2229                    ;** 139 -----------------------    if ( (*U$12).maxDisp >= (++d) ) goto g23;
    2230                    $C$DW$218       .dwtag  DW_TAG_TI_branch
    2231                            .dwattr $C$DW$218, DW_AT_low_pc(0x00)
    2232                            .dwattr $C$DW$218, DW_AT_name("VLIB_disparity_SAD16_cn")
    2233                            .dwattr $C$DW$218, DW_AT_TI_call
    2234                    
    2235 000004f0 00000011!            CALL    .S1     VLIB_disparity_SAD16_cn ; |142| 
    2236 000004f4 0317e801  ||         MPY32   .M1     A31,A5,A6         ; |142| 
    2237 000004f8     805c  ||         LDW     .D1T1   *+A4(16),A5       ; |142| 
    2238                    
    2239 000004fa     eecd             LDW     .D2T1   *+SP(92),A4       ; |142| 
    2240 00000500 01832162             ADDKPC  .S2     $C$RL17,B3,1      ; |142| 
    2241 00000504 030cdc40             ADDAW   .D1     A3,A6,A6          ; |142| 
    2242 00000508 05141fda             MV      .L2X    A5,B10            ; |142| 
    2243 0000050c           $C$RL17:   ; CALL OCCURS {VLIB_disparity_SAD16_cn} {0}  ; |142| 
    2244 0000050c           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$38$E:
    2245                    ;** --------------------------------------------------------------------------*
    2246 0000050c           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$39$B:
    2247                    ;          EXCLUSIVE CPU CYCLES: 13
    2248                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    2249 0000050c 02bce2e4             LDW     .D2T1   *+SP(28),A5       ; |139| 
    2250 00000510 022ce2e6             LDW     .D2T2   *+B11(28),B4      ; |139| 
    2251 00000514 06b7c05a             SUB     .L2     B13,2,B13         ; |139| 
    2252 00000518 07382058             ADD     .L1     1,A14,A14         ; |139| 
    2253 0000051c 00000000             NOP             1
    2254                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    2255 00000520 0234a078             ADD     .L1     A5,A13,A4         ; |142| 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   42

    2256                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    2257 00000524 00389afa             CMPLT   .L2X    B4,A14,B0         ; |139| 
    2258                    
    2259 00000528 333e62e7     [!B0]   LDW     .D2T2   *+SP(76),B6       ; |142| 
    2260 0000052c 32340fdb  || [!B0]   MV      .L2     B13,B4            ; |142| 
    2261 00000530 3ffffa11  || [!B0]   B       .S1     $C$L19            ; |139| 
    2262 00000534 3190c264  || [!B0]   LDW     .D1T1   *+A4(24),A3       ; |142| 
    2263                    
    2264                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    2265 00000538 3fbdc2e4     [!B0]   LDW     .D2T1   *+SP(56),A31      ; |142| 
    2266 0000053c 34381fda     [!B0]   MV      .L2X    A14,B8            ; |142| 
    2267 00000540 36110264     [!B0]   LDW     .D1T1   *+A4(32),A12      ; |142| 
    2268 00000544 343d02e4     [!B0]   LDW     .D2T1   *+SP(32),A8       ; |142| 
    2269                    
    2270 00000548 328dc0f9     [!B0]   SUB     .L1     A14,A3,A5         ; |142| 
    2271 0000054c 31be42e5  || [!B0]   LDW     .D2T1   *+SP(72),A3       ; |142| 
    2272                    
    2273                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    2274                               ; BRANCHCC OCCURS {$C$L19}        ; |139| 
    2275 00000560           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$39$E:
    2276                    ;** --------------------------------------------------------------------------*
    2277 00000560           $C$L20:    
    2278 00000560           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$40$B:
    2279                    ;          EXCLUSIVE CPU CYCLES: 7
    2280                    ;**     -----------------------g24:
    2281                    ;** 131 -----------------------    ++y;
    2282                    ;** 131 -----------------------    if ( L$4 = L$4-1 ) goto g18;
    2283                    
    2284 00000560 0033f059             SUB     .L1X    B12,1,A0          ; |131| 
    2285 00000564 01bd42e5  ||         LDW     .D2T1   *+SP(40),A3
    2286 00000568 0434a1e1  ||         ADD     .S1     A5,A13,A8         ; |133| 
    2287 0000056c 07bc2941  ||         ADD     .D1     1,A15,A15         ; |131| 
    2288 00000570 0633e05a  ||         SUB     .L2     B12,1,B12         ; |131| 
    2289                    
    2290 00000574 cfbe2121     [ A0]   BNOP    .S1     $C$L14,1          ; |131| 
    2291 00000578 c2208264  || [ A0]   LDW     .D1T1   *+A8(16),A4       ; |133| 
    2292                    
    2293 0000057c cfbf02e4     [ A0]   LDW     .D2T1   *+SP(96),A31
    2294                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    2295 00000580 cf3d82e4     [ A0]   LDW     .D2T1   *+SP(48),A30      ; |133| 
    2296 00000584 01bc6078             ADD     .L1     A3,A15,A3         ; |133| 
    2297 00000588 018c8800             MPY32   .M1     A4,A3,A3          ; |133| 
    2298                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    2299                               ; BRANCHCC OCCURS {$C$L14}        ; |131| 
    2300 0000058c           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$40$E:
    2301                    ;** --------------------------------------------------------------------------*
    2302 0000058c           $C$L21:    
    2303 0000058c           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$41$B:
    2304                    ;          EXCLUSIVE CPU CYCLES: 7
    2305                    ;**     -----------------------g25:
    2306                    ;** 155 -----------------------    memset((void *)pDisparity_cn, 0, outSize);
    2307                    ;** 156 -----------------------    if ( !padWidth ) goto g28;
    2308                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    2309 0000058c     cecd             LDW     .D2T1   *+SP(88),A4       ; |155| 
    2310                    $C$DW$219       .dwtag  DW_TAG_TI_branch
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   43

    2311                            .dwattr $C$DW$219, DW_AT_low_pc(0x00)
    2312                            .dwattr $C$DW$219, DW_AT_name("memset")
    2313                            .dwattr $C$DW$219, DW_AT_TI_call
    2314                    
    2315 00000590 10000013!            CALLP   .S2     memset,B3
    2316 0000058e     eded  ||         LDW     .D2T1   *+SP(60),A6
    2317 00000594     0627  ||         ZERO    .L2     B4                ; |155| 
    2318                    
    2319 00000596           $C$RL18:   ; CALL OCCURS {memset} {0}        ; |155| 
    2320 00000596           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$41$E:
    2321                    ;** --------------------------------------------------------------------------*
    2322 00000596           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$42$B:
    2323                    ;          EXCLUSIVE CPU CYCLES: 11
    2324 00000596     cd8d             LDW     .D2T1   *+SP(56),A0       ; |155| 
    2325 00000598     6c6e             NOP             4
    2326                    
    2327 000005a8     a33a     [!A0]   BNOP    .S1     $C$L25,5          ; |156| 
    2328 000005a0 c1be62e5  || [ A0]   LDW     .D2T1   *+SP(76),A3       ; |156| 
    2329 000005a4 c68013a3  || [ A0]   MVC     .S2X    A0,ILC
    2330 0000059a     0a66  || [ A0]   ZERO    .L1     A4
    2331                    
    2332                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    2333                               ; BRANCHCC OCCURS {$C$L25}        ; |156| 
    2334 000005aa           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$42$E:
    2335                    ;** --------------------------------------------------------------------------*
    2336                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    2337 000005aa           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$43$B:
    2338                    ;**     -----------------------    K$140 = 0x7fffffffu;
    2339                    ;**     -----------------------    U$142 = pMinCost;
    2340                    ;** 156 -----------------------    L$6 = padWidth;
    2341                    ;**     -----------------------    #pragma MUST_ITERATE(1, 2147483647, 1)
    2342                    ;**     -----------------------    #pragma LOOP_FLAGS(4096u)
    2343                    ;**     -----------------------g27:
    2344                    ;** 156 -----------------------    *U$142++ = K$140;
    2345                    ;** 156 -----------------------    if ( L$6 = L$6-1 ) goto g27;
    2346 000005aa           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$43$E:
    2347                    ;*----------------------------------------------------------------------------*
    2348                    ;*   SOFTWARE PIPELINE INFORMATION
    2349                    ;*
    2350                    ;*      Loop found in file               : ./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLI
    2351                    ;*      Loop source line                 : 156
    2352                    ;*      Loop opening brace source line   : 156
    2353                    ;*      Loop closing brace source line   : 156
    2354                    ;*      Known Minimum Trip Count         : 1                    
    2355                    ;*      Known Max Trip Count Factor      : 1
    2356                    ;*      Loop Carried Dependency Bound(^) : 0
    2357                    ;*      Unpartitioned Resource Bound     : 1
    2358                    ;*      Partitioned Resource Bound(*)    : 1
    2359                    ;*      Resource Partition:
    2360                    ;*                                A-side   B-side
    2361                    ;*      .L units                     0        0     
    2362                    ;*      .S units                     0        0     
    2363                    ;*      .D units                     1*       0     
    2364                    ;*      .M units                     0        0     
    2365                    ;*      .X cross paths               0        0     
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   44

    2366                    ;*      .T address paths             1*       0     
    2367                    ;*      Long read paths              0        0     
    2368                    ;*      Long write paths             0        0     
    2369                    ;*      Logical  ops (.LS)           0        0     (.L or .S unit)
    2370                    ;*      Addition ops (.LSD)          0        0     (.L or .S or .D unit)
    2371                    ;*      Bound(.L .S .LS)             0        0     
    2372                    ;*      Bound(.L .S .D .LS .LSD)     1*       0     
    2373                    ;*
    2374                    ;*      Searching for software pipeline schedule at ...
    2375                    ;*         ii = 1  Schedule found with 2 iterations in parallel
    2376                    ;*
    2377                    ;*      Register Usage Table:
    2378                    ;*          +-----------------------------------------------------------------+
    2379                    ;*          |AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA|BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB|
    2380                    ;*          |00000000001111111111222222222233|00000000001111111111222222222233|
    2381                    ;*          |01234567890123456789012345678901|01234567890123456789012345678901|
    2382                    ;*          |--------------------------------+--------------------------------|
    2383                    ;*       0: |   **                           |                                |
    2384                    ;*          +-----------------------------------------------------------------+
    2385                    ;*
    2386                    ;*      Done
    2387                    ;*
    2388                    ;*      Loop will be splooped
    2389                    ;*      Collapsed epilog stages       : 0
    2390                    ;*      Collapsed prolog stages       : 0
    2391                    ;*      Minimum required memory pad   : 0 bytes
    2392                    ;*
    2393                    ;*      Minimum safe trip count       : 1
    2394                    ;*      Min. prof. trip count  (est.) : 2
    2395                    ;*
    2396                    ;*      Mem bank conflicts/iter(est.) : { min 0.000, est 0.000, max 0.000 }
    2397                    ;*      Mem bank perf. penalty (est.) : 0.0%
    2398                    ;*
    2399                    ;*
    2400                    ;*      Total cycles (est.)         : 1 + trip_cnt * 1        
    2401                    ;*----------------------------------------------------------------------------*
    2402                    ;*        SINGLE SCHEDULED ITERATION
    2403                    ;*
    2404                    ;*        $C$C173:
    2405                    ;*   0              STW     .D1T1   A4,*A3++          ; |156| 
    2406                    ;*     ||           SPBR            $C$C173
    2407                    ;*   1              NOP             1
    2408                    ;*   2              ; BRANCHCC OCCURS {$C$C173}       ; |156| 
    2409                    ;*----------------------------------------------------------------------------*
    2410 000005aa           $C$L22:    ; PIPED LOOP PROLOG
    2411                    ;          EXCLUSIVE CPU CYCLES: 2
    2412                    
    2413 000005aa     0c66             SPLOOP  1       ;2                ; (P) 
    2414 000005ac 02101e88  ||         SET     .S1     A4,0x0,0x1e,A4
    2415                    
    2416                    ;** --------------------------------------------------------------------------*
    2417 000005b0           $C$L23:    ; PIPED LOOP KERNEL
    2418 000005b0           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$45$B:
    2419                    ;          EXCLUSIVE CPU CYCLES: 1
    2420 000005b0 020c3674             STW     .D1T1   A4,*A3++          ; |156| (P) <0,0> 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   45

    2421 000005b4 08034000             SPKERNEL 1,0
    2422 000005b8           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$45$E:
    2423                    ;** --------------------------------------------------------------------------*
    2424 000005b8           $C$L24:    ; PIPED LOOP EPILOG
    2425                    ;          EXCLUSIVE CPU CYCLES: 1
    2426                    ;** --------------------------------------------------------------------------*
    2427 000005b8           $C$L25:    
    2428                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    2429 000005b8           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$47$B:
    2430                    ;          EXCLUSIVE CPU CYCLES: 13
    2431                    ;**     -----------------------g28:
    2432                    ;** 158 -----------------------    v$1 = prm;
    2433                    ;** 161 -----------------------    d = (*U$12).minDisp;
    2434                    ;** 161 -----------------------    if ( d > (*U$12).maxDisp ) goto g31;
    2435                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    2436                    ;----------------------------------------------------------------------
    2437                    ; 161 | for(d=prm[tpi].minDisp; d<=prm[tpi].maxDisp; d++)                      
    2438                    ;----------------------------------------------------------------------
    2439 000005b8 022ce2e6             LDW     .D2T2   *+B11(28),B4      ; |161| 
    2440                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    2441                    ;----------------------------------------------------------------------
    2442                    ; 163 | VLIB_profile_start(vlib_KERNEL_CN);                                    
    2443                    ;----------------------------------------------------------------------
    2444 000005c0 06acc2e6             LDW     .D2T2   *+B11(24),B13     ; |161| 
    2445                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    2446 000005c4     ecdd             LDW     .D2T1   *+SP(28),A5       ; |158| 
    2447 000005c6     4c6e             NOP             3
    2448                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    2449 000005c8 0011a8fa             CMPGT   .L2     B13,B4,B0         ; |161| 
    2450                    
    2451 000005cc 20a82121     [ B0]   BNOP    .S1     $C$L27,1          ; |161| 
    2452 000005d0 322c82e6  || [!B0]   LDW     .D2T2   *+B11(16),B4
    2453                    
    2454 000005d4 31bd42e4     [!B0]   LDW     .D2T1   *+SP(40),A3
    2455 000005d8 323d82e4     [!B0]   LDW     .D2T1   *+SP(48),A4
    2456 000005e0 00000000             NOP             1
    2457 000005e4 3210205a     [!B0]   ADD     .L2     1,B4,B4
    2458                               ; BRANCHCC OCCURS {$C$L27}        ; |161| 
    2459 000005e8           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$47$E:
    2460                    ;** --------------------------------------------------------------------------*
    2461 000005e8           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$48$B:
    2462                    ;          EXCLUSIVE CPU CYCLES: 10
    2463                    ;**     -----------------------    C$21 = ((*U$12).width+1u)*wsDiv2+maxDispIdx;
    2464                    ;**     -----------------------    U$166 = &pRight[C$21-d];
    2465                    ;**     -----------------------    U$167 = &pLeft[C$21];
    2466                    ;**     -----------------------    K$173 = &cycles[0];
    2467                    ;**     -----------------------    #pragma LOOP_FLAGS(5120u)
    2468 000005e8 0fbe02e4             LDW     .D2T1   *+SP(64),A31
    2469 000005ec 01907800             MPY32   .M1X    A3,B4,A3
    2470 000005f0 07800028!            MVKL    .S1     cycles,A15
    2471 000005f4 0fbe22e6             LDW     .D2T2   *+SP(68),B31
    2472 000005f8 07800068!            MVKH    .S1     cycles,A15
    2473 000005fc 020c8078             ADD     .L1     A4,A3,A4
    2474 00000600 077c9a40             ADDAH   .D1     A31,A4,A14
    2475 00000604 02b492fa             SUB     .L2X    A4,B13,B5
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   46

    2476 00000608 027cba42             ADDAH   .D2     B31,B5,B4
    2477 0000060c 023d02f6             STW     .D2T2   B4,*+SP(32)
    2478 00000610           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$48$E:
    2479                    ;*----------------------------------------------------------------------------*
    2480                    ;*   SOFTWARE PIPELINE INFORMATION
    2481                    ;*      Disqualified loop: Loop contains a call
    2482                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    2483                    ;*      Disqualified loop: Loop contains a call
    2484                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    2485                    ;*      Disqualified loop: Loop contains a call
    2486                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    2487                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    2488                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    2489                    ;*      Disqualified loop: Loop contains a call
    2490                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    2491                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    2492                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    2493                    ;*      Disqualified loop: Loop contains a call
    2494                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    2495                    ;*----------------------------------------------------------------------------*
    2496 00000610           $C$L26:    
    2497 00000610           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$49$B:
    2498                    ;          EXCLUSIVE CPU CYCLES: 6
    2499                    ;**     -----------------------g30:
    2500                    ;** 137 -----------------------    act_kernel = 1;  // [15]
    2501                    ;** 140 -----------------------    VLIB_cache_inval();  // [15]
    2502                    ;** 143 -----------------------    initStack(getSP());  // [15]
    2503                    ;** 146 -----------------------    beg_count = _itoll(TSCH, TSCL);  // [15]
    2504                    ;** 164 -----------------------    VLIB_disparity_SAD_firstRow16_cn(U$167, U$166, ((unsigned)d-(unsign
    2505                    ;** 153 -----------------------    v$2 = _itoll(TSCH, TSCL);  // [16]
    2506                    ;** 153 -----------------------    end_count = v$2;  // [16]
    2507                    ;** 156 -----------------------    C$20 = act_kernel;  // [16]
    2508                    ;** 156 -----------------------    *((C$20<<3)+K$173) = *((C$20<<3)+K$173)+(v$2-(beg_count+overhead));
    2509                    ;** 159 -----------------------    setStackDepth();  // [16]
    2510                    ;** 161 -----------------------    v$1 = prm;
    2511                    ;** 161 -----------------------    --U$166;
    2512                    ;** 161 -----------------------    if ( (*U$12).maxDisp >= (++d) ) goto g30;
    2513                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\VLIB_profile.h
    2514                    $C$DW$220       .dwtag  DW_TAG_TI_branch
    2515                            .dwattr $C$DW$220, DW_AT_low_pc(0x00)
    2516                            .dwattr $C$DW$220, DW_AT_name("VLIB_cache_inval")
    2517                            .dwattr $C$DW$220, DW_AT_TI_call
    2518 00000610 00000010!            CALL    .S1     VLIB_cache_inval  ; |140| 
    2519 00000614 02000028!            MVKL    .S1     act_kernel,A4
    2520 00000618 02000068!            MVKH    .S1     act_kernel,A4
    2521                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\VLIB_profile.h
    2522 0000061c 0184a358             MVK     .L1     1,A3              ; |137| 
    2523 00000620 01900274             STW     .D1T1   A3,*A4            ; |137| 
    2524                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\VLIB_profile.h
    2525 00000624 01820162             ADDKPC  .S2     $C$RL19,B3,0      ; |140| 
    2526                    $C$RL19:   ; CALL OCCURS {VLIB_cache_inval} {0}  ; |140| 
    2527                    $C$DW$L$VLIB_disparity_SAD_firstRow16_d$49$E:
    2528                    ;** --------------------------------------------------------------------------*
    2529                    $C$DW$L$VLIB_disparity_SAD_firstRow16_d$50$B:
    2530                    ;          EXCLUSIVE CPU CYCLES: 55
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   47

    2531                    $C$DW$221       .dwtag  DW_TAG_TI_branch
    2532                            .dwattr $C$DW$221, DW_AT_low_pc(0x00)
    2533                            .dwattr $C$DW$221, DW_AT_name("getSP")
    2534                            .dwattr $C$DW$221, DW_AT_TI_call
    2535 00000628 10000012!            CALLP   .S2     getSP,B3
    2536                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\VLIB_profile.h
    2537                    $C$RL20:   ; CALL OCCURS {getSP} {0}         ; |143| 
    2538                    $C$DW$222       .dwtag  DW_TAG_TI_branch
    2539                            .dwattr $C$DW$222, DW_AT_low_pc(0x00)
    2540                            .dwattr $C$DW$222, DW_AT_name("initStack")
    2541                            .dwattr $C$DW$222, DW_AT_TI_call
    2542 0000062c 10000012!            CALLP   .S2     initStack,B3
    2543 00000630           $C$RL21:   ; CALL OCCURS {initStack} {0}     ; |143| 
    2544                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\VLIB_profile.h
    2545 00000630 022803e2             MVC     .S2     TSCL,B4           ; |146| 
    2546 00000634 02ac03e2             MVC     .S2     TSCH,B5           ; |146| 
    2547                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    2548                    ;----------------------------------------------------------------------
    2549                    ; 164 | VLIB_disparity_SAD_firstRow16_cn((uint16_t *)&pLeft[idxIn], (uint16_t *
    2550                    ;     | )&pRight[idxIn-d],                                                     
    2551                    ;----------------------------------------------------------------------
    2552 00000638 032cc2e6             LDW     .D2T2   *+B11(24),B6      ; |164| 
    2553                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\VLIB_profile.h
    2554 0000063c 023dc2e4             LDW     .D2T1   *+SP(56),A4       ; |146| 
    2555 00000640 01800028!            MVKL    .S1     beg_count,A3
    2556 00000644 01800068!            MVKH    .S1     beg_count,A3
    2557                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    2558                    ;----------------------------------------------------------------------
    2559                    ; 165 | (uint32_t*)&pCost[(d-prm[tpi].minDisp)*padWidth],                      
    2560                    ; 166 | pMinCost, pScratch, pDisparity_cn,                                     
    2561                    ; 167 | d,                                                                     
    2562                    ; 168 | maxWidth,                                                              
    2563                    ; 169 | prm[tpi].width,                                                        
    2564                    ; 170 | prm[tpi].windowSize);                                                  
    2565                    ; 171 | VLIB_profile_stop();                                                   
    2566                    ; 175 | for(y=1; y<outHeight; y++)                                             
    2567                    ;----------------------------------------------------------------------
    2568 00000648 062c82e4             LDW     .D2T1   *+B11(16),A12     ; |164| 
    2569 0000064c 0319a0fa             SUB     .L2     B13,B6,B6         ; |164| 
    2570                    
    2571 00000650 020c0347             STDW    .D1T2   B5:B4,*A3         ; |146| 
    2572 00000654 01be42e4  ||         LDW     .D2T1   *+SP(72),A3       ; |146| 
    2573                    
    2574 00000658 02189801             MPY32   .M1X    A4,B6,A4          ; |164| 
    2575 0000065c 062d02e6  ||         LDW     .D2T2   *+B11(32),B12     ; |164| 
    2576                    
    2577 00000660 043ec2e6             LDW     .D2T2   *+SP(88),B8       ; |164| 
    2578 00000664 043e82e4             LDW     .D2T1   *+SP(80),A8       ; |164| 
    2579 00000668     9d4d             LDW     .D2T2   *+SP(32),B4       ; |164| 
    2580                    $C$DW$223       .dwtag  DW_TAG_TI_branch
    2581                            .dwattr $C$DW$223, DW_AT_low_pc(0x00)
    2582                            .dwattr $C$DW$223, DW_AT_name("VLIB_disparity_SAD_firstRow16_cn")
    2583                            .dwattr $C$DW$223, DW_AT_TI_call
    2584                    
    2585 0000066c 10000013!            CALLP   .S2     VLIB_disparity_SAD_firstRow16_cn,B3
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   48

    2586 0000066a     fe6d  ||         LDW     .D2T2   *+SP(76),B6       ; |164| 
    2587 00000670 030c9c41  ||         ADDAW   .D1     A3,A4,A6          ; |164| 
    2588 00000680 02380fd8  ||         MV      .L1     A14,A4            ; |164| 
    2589 00000678 053416a1  ||         MV      .S1X    B13,A10           ; |164| 
    2590 00000674 052c1fdb  ||         MV      .L2X    A11,B10           ; |164| 
    2591                    
    2592 00000684           $C$RL22:   ; CALL OCCURS {VLIB_disparity_SAD_firstRow16_cn} {0}  ; |164| 
    2593                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\VLIB_profile.h
    2594 00000684 022803e2             MVC     .S2     TSCL,B4           ; |153| 
    2595 00000688 02ac03e2             MVC     .S2     TSCH,B5           ; |153| 
    2596 0000068c 0300002a!            MVKL    .S2     overhead,B6
    2597                    
    2598 00000690 01800029!            MVKL    .S1     act_kernel,A3
    2599 00000694 0380002a! ||         MVKL    .S2     beg_count,B7
    2600                    
    2601 00000698 01800069!            MVKH    .S1     act_kernel,A3
    2602 0000069c 0380006a! ||         MVKH    .S2     beg_count,B7
    2603                    
    2604 000006a0 018c0265             LDW     .D1T1   *A3,A3            ; |156| 
    2605 000006a4 0300006b! ||         MVKH    .S2     overhead,B6
    2606 000006a8 041c03e6  ||         LDDW    .D2T2   *B7,B9:B8         ; |156| 
    2607                    
    2608                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\VLIB_profile.h
    2609 000006ac     110d             LDDW    .D2T2   *B6,B17:B16       ; |156| 
    2610 000006ae     4c6e             NOP             3
    2611 000006b0 033c6b64             LDDW    .D1T1   *+A15[A3],A7:A6   ; |156| 
    2612 000006b4 0322057a             ADDU    .L2     B16,B8,B7:B6      ; |156| 
    2613 000006b8 0444e07a             ADD     .L2     B7,B17,B8         ; |156| 
    2614                    
    2615 000006c0 042501e3             ADD     .S2     B8,B9,B8          ; |156| 
    2616 000006c4 031885fa  ||         SUBU    .L2     B4,B6,B7:B6       ; |156| 
    2617                    
    2618 000006c8 0fa0a0fb             SUB     .L2     B5,B8,B31         ; |156| 
    2619 000006cc 039f184a  ||         EXT     .S2     B7,24,24,B7       ; |156| 
    2620                    
    2621 000006d0 0218d579             ADDU    .L1X    A6,B6,A5:A4       ; |156| 
    2622 000006d4 031fe07a  ||         ADD     .L2     B31,B7,B6         ; |156| 
    2623                    
    2624 000006d8 029ca079             ADD     .L1     A5,A7,A5          ; |156| 
    2625 000006dc 0800002a! ||         MVKL    .S2     end_count,B16
    2626                    
    2627 000006e0 0298b079             ADD     .L1X    A5,B6,A5          ; |156| 
    2628 000006e4 0800006a! ||         MVKH    .S2     end_count,B16
    2629                    
    2630                    $C$DW$224       .dwtag  DW_TAG_TI_branch
    2631                            .dwattr $C$DW$224, DW_AT_low_pc(0x00)
    2632                            .dwattr $C$DW$224, DW_AT_name("setStackDepth")
    2633                            .dwattr $C$DW$224, DW_AT_TI_call
    2634                    
    2635 000006e8 10000013!            CALLP   .S2     setStackDepth,B3
    2636 000006ec 023c6b45  ||         STDW    .D1T1   A5:A4,*+A15[A3]   ; |156| 
    2637 000006f0 024003c6  ||         STDW    .D2T2   B5:B4,*B16        ; |153| 
    2638                    
    2639                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..\common\VLIB_profile.h
    2640 000006f4           $C$RL23:   ; CALL OCCURS {setStackDepth} {0}  ; |159| 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   49

    2641 000006f4           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$50$E:
    2642                    ;** --------------------------------------------------------------------------*
    2643 000006f4           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$51$B:
    2644                    ;          EXCLUSIVE CPU CYCLES: 12
    2645                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    2646 000006f4 02ace2e6             LDW     .D2T2   *+B11(28),B5      ; |161| 
    2647 000006f8 023d02e6             LDW     .D2T2   *+SP(32),B4       ; |161| 
    2648 000006fc 06b4205a             ADD     .L2     1,B13,B13         ; |161| 
    2649 00000700     ecdd             LDW     .D2T1   *+SP(28),A5       ; |161| 
    2650 00000702     0c6e             NOP             1
    2651 00000704 0034aafa             CMPLT   .L2     B5,B13,B0         ; |161| 
    2652                    
    2653 00000708 3f888121     [!B0]   BNOP    .S1     $C$L26,4          ; |161| 
    2654 0000070c     ce41  ||         SUB     .L2     B4,2,B4           ; |161| 
    2655                    
    2656 0000070e     9d45             STW     .D2T2   B4,*+SP(32)       ; |161| 
    2657                               ; BRANCHCC OCCURS {$C$L26}        ; |161| 
    2658 00000710           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$51$E:
    2659                    ;** --------------------------------------------------------------------------*
    2660 00000710           $C$L27:    
    2661 00000710           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$52$B:
    2662                    ;          EXCLUSIVE CPU CYCLES: 12
    2663                    ;**     -----------------------g31:
    2664                    ;** 175 -----------------------    if ( outHeight < 2u ) goto g40;
    2665 00000710     bd9d             LDW     .D2T2   *+SP(52),B1
    2666                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    2667                    ;----------------------------------------------------------------------
    2668                    ; 177 | idxIn  = (y+wsDiv2)*prm[tpi].width+wsDiv2+maxDispIdx; /* Initialize off
    2669                    ;     | set into the input images */                                           
    2670                    ;----------------------------------------------------------------------
    2671 00000712     cd3d             LDW     .D2T1   *+SP(40),A3       ; |177| 
    2672 00000714 00004000             NOP             3
    2673                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    2674 00000718 000449da             CMPLTU  .L2     B1,2,B0           ; |175| 
    2675                    
    2676 00000720 20002e11     [ B0]   B       .S1     $C$L35            ; |175| 
    2677 00000724 31bee2f5  || [!B0]   STW     .D2T1   A3,*+SP(92)
    2678 00000728 3434a078  || [!B0]   ADD     .L1     A5,A13,A8         ; |177| 
    2679                    
    2680 0000072c 01bd42e4             LDW     .D2T1   *+SP(40),A3
    2681                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    2682                    ;----------------------------------------------------------------------
    2683                    ; 178 | idxOut = y*padWidth;                                  /* Initialize off
    2684                    ;     | set into the output disparity */                                       
    2685                    ;----------------------------------------------------------------------
    2686 00000730 32208264     [!B0]   LDW     .D1T1   *+A8(16),A4       ; |177| 
    2687                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    2688 00000734 3784a358     [!B0]   MVK     .L1     0x1,A15           ; |175| 
    2689 00000738 00002001             NOP             2
    2690                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    2691                               ; BRANCHCC OCCURS {$C$L35}        ; |175| 
    2692 00000740           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$52$E:
    2693                    ;** --------------------------------------------------------------------------*
    2694 00000740           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$53$B:
    2695                    ;          EXCLUSIVE CPU CYCLES: 3
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   50

    2696                    ;**     -----------------------    U$193 = wsDiv2;
    2697                    ;** 177 -----------------------    L$7 = outHeight-1u;
    2698                    ;** 175 -----------------------    y = 1;
    2699                    ;**     -----------------------    #pragma MUST_ITERATE(1, 2147483647, 1)
    2700                    ;**     -----------------------    #pragma LOOP_FLAGS(5120u)
    2701                    
    2702 00000740 0fbee2e5             LDW     .D2T1   *+SP(92),A31
    2703 00000744 01bc6079  ||         ADD     .L1     A3,A15,A3         ; |177| 
    2704 00000748 052c06a1  ||         MV      .S1     A11,A10           ; |186| 
    2705 0000074c 0607e05a  ||         SUB     .L2     B1,1,B12          ; |177| 
    2706                    
    2707 00000750 020c8801             MPY32   .M1     A4,A3,A4          ; |177| 
    2708 00000754 01bdc2e4  ||         LDW     .D2T1   *+SP(56),A3       ; |177| 
    2709                    
    2710                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    2711 00000758 0f3d82e4             LDW     .D2T1   *+SP(48),A30      ; |177| 
    2712 0000075c           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$53$E:
    2713                    ;** --------------------------------------------------------------------------*
    2714                    ;**   BEGIN LOOP $C$L28
    2715                    ;** --------------------------------------------------------------------------*
    2716 0000075c           $C$L28:    
    2717                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    2718 0000075c           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$54$B:
    2719                    ;          EXCLUSIVE CPU CYCLES: 11
    2720                    ;**     -----------------------g33:
    2721                    ;** 177 -----------------------    U$189 = U$11+v$1;
    2722                    ;** 177 -----------------------    idxIn = ((unsigned)y+wsDiv2)*(*U$189).width+U$193+maxDispIdx;
    2723                    ;** 178 -----------------------    idxOut = y*padWidth;
    2724                    ;** 181 -----------------------    if ( !padWidth ) goto g36;
    2725 0000075c 00004000             NOP             3
    2726                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    2727 00000760 0313e078             ADD     .L1     A31,A4,A6         ; |177| 
    2728                    
    2729 0000076c     01c6             MV      .L1     A3,A0             ; |178| 
    2730 00000768 03bc6801  ||         MPY32   .M1     A3,A15,A7         ; |178| 
    2731 00000764 031bc1e1  ||         ADD     .S1     A30,A6,A6         ; |177| 
    2732                    
    2733 0000076e     a63a     [!A0]   BNOP    .S1     $C$L32,5          ; |181| 
    2734 00000770 c68c13a3  || [ A0]   MVC     .S2X    A3,ILC
    2735 00000774 c1be62e5  || [ A0]   LDW     .D2T1   *+SP(76),A3       ; |181| 
    2736 00000778     0a66  || [ A0]   ZERO    .L1     A4
    2737                    
    2738                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    2739                    ;----------------------------------------------------------------------
    2740                    ; 181 | for(i=0; i<padWidth; i++) pMinCost[i] = 0x7FFFFFFF;                    
    2741                    ;----------------------------------------------------------------------
    2742                               ; BRANCHCC OCCURS {$C$L32}        ; |181| 
    2743 00000780           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$54$E:
    2744                    ;** --------------------------------------------------------------------------*
    2745                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    2746 00000780           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$55$B:
    2747                    ;**     -----------------------    K$140 = 0x7fffffffu;
    2748                    ;**     -----------------------    U$142 = pMinCost;
    2749                    ;** 181 -----------------------    L$8 = padWidth;
    2750                    ;**     -----------------------    #pragma MUST_ITERATE(1, 2147483647, 1)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   51

    2751                    ;**     -----------------------    #pragma LOOP_FLAGS(4096u)
    2752                    ;**     -----------------------g35:
    2753                    ;** 181 -----------------------    *U$142++ = K$140;
    2754                    ;** 181 -----------------------    if ( L$8 = L$8-1 ) goto g35;
    2755 00000780           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$55$E:
    2756                    ;*----------------------------------------------------------------------------*
    2757                    ;*   SOFTWARE PIPELINE INFORMATION
    2758                    ;*
    2759                    ;*      Loop found in file               : ./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLI
    2760                    ;*      Loop source line                 : 181
    2761                    ;*      Loop opening brace source line   : 181
    2762                    ;*      Loop closing brace source line   : 181
    2763                    ;*      Known Minimum Trip Count         : 1                    
    2764                    ;*      Known Max Trip Count Factor      : 1
    2765                    ;*      Loop Carried Dependency Bound(^) : 0
    2766                    ;*      Unpartitioned Resource Bound     : 1
    2767                    ;*      Partitioned Resource Bound(*)    : 1
    2768                    ;*      Resource Partition:
    2769                    ;*                                A-side   B-side
    2770                    ;*      .L units                     0        0     
    2771                    ;*      .S units                     0        0     
    2772                    ;*      .D units                     1*       0     
    2773                    ;*      .M units                     0        0     
    2774                    ;*      .X cross paths               0        0     
    2775                    ;*      .T address paths             1*       0     
    2776                    ;*      Long read paths              0        0     
    2777                    ;*      Long write paths             0        0     
    2778                    ;*      Logical  ops (.LS)           0        0     (.L or .S unit)
    2779                    ;*      Addition ops (.LSD)          0        0     (.L or .S or .D unit)
    2780                    ;*      Bound(.L .S .LS)             0        0     
    2781                    ;*      Bound(.L .S .D .LS .LSD)     1*       0     
    2782                    ;*
    2783                    ;*      Searching for software pipeline schedule at ...
    2784                    ;*         ii = 1  Schedule found with 2 iterations in parallel
    2785                    ;*
    2786                    ;*      Register Usage Table:
    2787                    ;*          +-----------------------------------------------------------------+
    2788                    ;*          |AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA|BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB|
    2789                    ;*          |00000000001111111111222222222233|00000000001111111111222222222233|
    2790                    ;*          |01234567890123456789012345678901|01234567890123456789012345678901|
    2791                    ;*          |--------------------------------+--------------------------------|
    2792                    ;*       0: |   **                           |                                |
    2793                    ;*          +-----------------------------------------------------------------+
    2794                    ;*
    2795                    ;*      Done
    2796                    ;*
    2797                    ;*      Loop will be splooped
    2798                    ;*      Collapsed epilog stages       : 0
    2799                    ;*      Collapsed prolog stages       : 0
    2800                    ;*      Minimum required memory pad   : 0 bytes
    2801                    ;*
    2802                    ;*      Minimum safe trip count       : 1
    2803                    ;*      Min. prof. trip count  (est.) : 2
    2804                    ;*
    2805                    ;*      Mem bank conflicts/iter(est.) : { min 0.000, est 0.000, max 0.000 }
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   52

    2806                    ;*      Mem bank perf. penalty (est.) : 0.0%
    2807                    ;*
    2808                    ;*
    2809                    ;*      Total cycles (est.)         : 1 + trip_cnt * 1        
    2810                    ;*----------------------------------------------------------------------------*
    2811                    ;*        SINGLE SCHEDULED ITERATION
    2812                    ;*
    2813                    ;*        $C$C147:
    2814                    ;*   0              STW     .D1T1   A4,*A3++          ; |181| 
    2815                    ;*     ||           SPBR            $C$C147
    2816                    ;*   1              NOP             1
    2817                    ;*   2              ; BRANCHCC OCCURS {$C$C147}       ; |181| 
    2818                    ;*----------------------------------------------------------------------------*
    2819 00000780           $C$L29:    ; PIPED LOOP PROLOG
    2820                    ;          EXCLUSIVE CPU CYCLES: 2
    2821                    
    2822 00000780 00038001             SPLOOP  1       ;2                ; (P) 
    2823 00000784 02101e88  ||         SET     .S1     A4,0x0,0x1e,A4
    2824                    
    2825                    ;** --------------------------------------------------------------------------*
    2826 00000788           $C$L30:    ; PIPED LOOP KERNEL
    2827 00000788           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$57$B:
    2828                    ;          EXCLUSIVE CPU CYCLES: 1
    2829 00000788 020c3674             STW     .D1T1   A4,*A3++          ; |181| (P) <0,0> 
    2830 0000078c 08034000             SPKERNEL 1,0
    2831 00000790           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$57$E:
    2832                    ;** --------------------------------------------------------------------------*
    2833 00000790           $C$L31:    ; PIPED LOOP EPILOG
    2834                    ;          EXCLUSIVE CPU CYCLES: 1
    2835                    ;** --------------------------------------------------------------------------*
    2836 00000790           $C$L32:    
    2837                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    2838 00000790           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$59$B:
    2839                    ;          EXCLUSIVE CPU CYCLES: 13
    2840                    ;**     -----------------------g36:
    2841                    ;** 183 -----------------------    d = (*U$189).minDisp;
    2842                    ;** 183 -----------------------    if ( d > (*U$189).maxDisp ) goto g39;
    2843                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    2844                    ;----------------------------------------------------------------------
    2845                    ; 183 | for(d=prm[tpi].minDisp; d<=prm[tpi].maxDisp; d++)                      
    2846                    ;----------------------------------------------------------------------
    2847 00000790 0720c264             LDW     .D1T1   *+A8(24),A14      ; |183| 
    2848                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    2849 00000794 01a0e264             LDW     .D1T1   *+A8(28),A3       ; |183| 
    2850 00000798     8e4d             LDW     .D2T1   *+SP(64),A4
    2851 0000079a     4c6e             NOP             3
    2852                    
    2853 000007a0 000dc8f9             CMPGT   .L1     A14,A3,A0         ; |183| 
    2854 000007a4 01bec2e4  ||         LDW     .D2T1   *+SP(88),A3
    2855                    
    2856 000007a8 c0302121     [ A0]   BNOP    .S1     $C$L34,1          ; |183| 
    2857 000007ac d2be22e7  || [!A0]   LDW     .D2T2   *+SP(68),B5
    2858 000007b0 0210da40  ||         ADDAH   .D1     A4,A6,A4
    2859                    
    2860 000007b4 d23de2f4     [!A0]   STW     .D2T1   A4,*+SP(60)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   53

    2861                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    2862                    ;----------------------------------------------------------------------
    2863                    ; 186 | VLIB_disparity_SAD16_cn((uint16_t *)&pLeft[idxIn], (uint16_t *)&pRight[
    2864                    ;     | idxIn-d],                                                              
    2865                    ;----------------------------------------------------------------------
    2866 000007b8 0234a078             ADD     .L1     A5,A13,A4         ; |186| 
    2867 000007bc 019c6078             ADD     .L1     A3,A7,A3
    2868 000007c0 d1bd02f4     [!A0]   STW     .D2T1   A3,*+SP(32)
    2869                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    2870                               ; BRANCHCC OCCURS {$C$L34}        ; |183| 
    2871 000007c4           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$59$E:
    2872                    ;** --------------------------------------------------------------------------*
    2873 000007c4           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$60$B:
    2874                    ;          EXCLUSIVE CPU CYCLES: 6
    2875                    ;**     -----------------------    U$166 = &pRight[idxIn-d];
    2876                    ;**     -----------------------    U$167 = &pLeft[idxIn];
    2877                    ;**     -----------------------    U$227 = &pDisparity_cn[idxOut];
    2878                    ;**     -----------------------    #pragma LOOP_FLAGS(5120u)
    2879                    
    2880 000007c4     c03c             LDW     .D1T1   *+A4(24),A3       ; |186| 
    2881 000007c6     9707  ||         MV      .L2X    A14,B4
    2882 000007c8 033e62e6  ||         LDW     .D2T2   *+SP(76),B6       ; |186| 
    2883                    
    2884 000007cc 0fbdc2e5             LDW     .D2T1   *+SP(56),A31      ; |186| 
    2885 000007d0 0210d2fa  ||         SUB     .L2X    A6,B4,B4
    2886                    
    2887 000007d4 06949a43             ADDAH   .D2     B5,B4,B13
    2888 000007d8 06110265  ||         LDW     .D1T1   *+A4(32),A12      ; |186| 
    2889 000007e0 04381fda  ||         MV      .L2X    A14,B8            ; |186| 
    2890                    
    2891                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    2892                    ;----------------------------------------------------------------------
    2893                    ; 187 | (uint32_t*)&pCost[(d-prm[tpi].minDisp)*padWidth],                      
    2894                    ; 188 | pMinCost, (int8_t *)&pDisparity_cn[idxOut],                            
    2895                    ; 189 | d,                                                                     
    2896                    ; 190 | maxWidth,                                                              
    2897                    ; 191 | prm[tpi].width,                                                        
    2898                    ; 192 | prm[tpi].windowSize);                                                  
    2899                    ;----------------------------------------------------------------------
    2900 000007e4 043d02e4             LDW     .D2T1   *+SP(32),A8       ; |186| 
    2901 000007e8     8687             MV      .L2     B13,B4            ; |186| 
    2902                    
    2903 000007ec 028dc0f8             SUB     .L1     A14,A3,A5         ; |186| 
    2904 000007ea     ce3d  ||         LDW     .D2T1   *+SP(72),A3       ; |186| 
    2905                    
    2906                    $C$DW$L$VLIB_disparity_SAD_firstRow16_d$60$E:
    2907                    ;*----------------------------------------------------------------------------*
    2908                    ;*   SOFTWARE PIPELINE INFORMATION
    2909                    ;*      Disqualified loop: Loop contains a call
    2910                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    2911                    ;*----------------------------------------------------------------------------*
    2912                    $C$L33:    
    2913                    $C$DW$L$VLIB_disparity_SAD_firstRow16_d$61$B:
    2914                    ;          EXCLUSIVE CPU CYCLES: 6
    2915                    ;**     -----------------------g38:
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   54

    2916                    ;** 186 -----------------------    C$19 = U$11+v$1;
    2917                    ;** 186 -----------------------    VLIB_disparity_SAD16_cn(U$167, U$166, ((unsigned)d-(unsigned)(*C$19
    2918                    ;** 183 -----------------------    v$1 = prm;
    2919                    ;** 183 -----------------------    --U$166;
    2920                    ;** 183 -----------------------    if ( (*U$12).maxDisp >= (++d) ) goto g38;
    2921                    $C$DW$225       .dwtag  DW_TAG_TI_branch
    2922                            .dwattr $C$DW$225, DW_AT_low_pc(0x00)
    2923                            .dwattr $C$DW$225, DW_AT_name("VLIB_disparity_SAD16_cn")
    2924                            .dwattr $C$DW$225, DW_AT_TI_call
    2925                    
    2926 000007f0 00000011!            CALL    .S1     VLIB_disparity_SAD16_cn ; |186| 
    2927 000007f4 0317e801  ||         MPY32   .M1     A31,A5,A6         ; |186| 
    2928 000007f8     805c  ||         LDW     .D1T1   *+A4(16),A5       ; |186| 
    2929                    
    2930 000007fa     edcd             LDW     .D2T1   *+SP(60),A4       ; |186| 
    2931 00000800 01832162             ADDKPC  .S2     $C$RL24,B3,1      ; |186| 
    2932 00000804 030cdc40             ADDAW   .D1     A3,A6,A6          ; |186| 
    2933 00000808 05141fda             MV      .L2X    A5,B10            ; |186| 
    2934 0000080c           $C$RL24:   ; CALL OCCURS {VLIB_disparity_SAD16_cn} {0}  ; |186| 
    2935 0000080c           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$61$E:
    2936                    ;** --------------------------------------------------------------------------*
    2937 0000080c           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$62$B:
    2938                    ;          EXCLUSIVE CPU CYCLES: 13
    2939                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    2940 0000080c 02bce2e4             LDW     .D2T1   *+SP(28),A5       ; |183| 
    2941 00000810 022ce2e6             LDW     .D2T2   *+B11(28),B4      ; |183| 
    2942 00000814 06b7c05a             SUB     .L2     B13,2,B13         ; |183| 
    2943 00000818 07382058             ADD     .L1     1,A14,A14         ; |183| 
    2944 0000081c 00000000             NOP             1
    2945                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    2946 00000820 0234a078             ADD     .L1     A5,A13,A4         ; |186| 
    2947                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    2948 00000824 00389afa             CMPLT   .L2X    B4,A14,B0         ; |183| 
    2949                    
    2950 00000828 333e62e7     [!B0]   LDW     .D2T2   *+SP(76),B6       ; |186| 
    2951 0000082c 32340fdb  || [!B0]   MV      .L2     B13,B4            ; |186| 
    2952 00000830 3ffffa11  || [!B0]   B       .S1     $C$L33            ; |183| 
    2953 00000834 3190c264  || [!B0]   LDW     .D1T1   *+A4(24),A3       ; |186| 
    2954                    
    2955                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    2956 00000838 3fbdc2e4     [!B0]   LDW     .D2T1   *+SP(56),A31      ; |186| 
    2957 0000083c 34381fda     [!B0]   MV      .L2X    A14,B8            ; |186| 
    2958 00000840 36110264     [!B0]   LDW     .D1T1   *+A4(32),A12      ; |186| 
    2959 00000844 343d02e4     [!B0]   LDW     .D2T1   *+SP(32),A8       ; |186| 
    2960                    
    2961 00000848 328dc0f9     [!B0]   SUB     .L1     A14,A3,A5         ; |186| 
    2962 0000084c 31be42e5  || [!B0]   LDW     .D2T1   *+SP(72),A3       ; |186| 
    2963                    
    2964                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    2965                               ; BRANCHCC OCCURS {$C$L33}        ; |183| 
    2966 00000860           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$62$E:
    2967                    ;** --------------------------------------------------------------------------*
    2968 00000860           $C$L34:    
    2969 00000860           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$63$B:
    2970                    ;          EXCLUSIVE CPU CYCLES: 7
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   55

    2971                    ;**     -----------------------g39:
    2972                    ;** 175 -----------------------    ++y;
    2973                    ;** 175 -----------------------    if ( L$7 = L$7-1 ) goto g33;
    2974                    
    2975 00000860 0033f059             SUB     .L1X    B12,1,A0          ; |175| 
    2976 00000864 01bd42e5  ||         LDW     .D2T1   *+SP(40),A3
    2977 00000868 0434a1e1  ||         ADD     .S1     A5,A13,A8         ; |177| 
    2978 0000086c 07bc2941  ||         ADD     .D1     1,A15,A15         ; |175| 
    2979 00000870 0633e05a  ||         SUB     .L2     B12,1,B12         ; |175| 
    2980                    
    2981 00000874 cfbf2121     [ A0]   BNOP    .S1     $C$L28,1          ; |175| 
    2982 00000878 c2208264  || [ A0]   LDW     .D1T1   *+A8(16),A4       ; |177| 
    2983                    
    2984                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    2985 0000087c cf3d82e4     [ A0]   LDW     .D2T1   *+SP(48),A30      ; |177| 
    2986 00000880 cfbee2e4     [ A0]   LDW     .D2T1   *+SP(92),A31
    2987 00000884 01bc6078             ADD     .L1     A3,A15,A3         ; |177| 
    2988                    
    2989 00000888 020c8801             MPY32   .M1     A4,A3,A4          ; |177| 
    2990 0000088c 01bdc2e4  ||         LDW     .D2T1   *+SP(56),A3       ; |177| 
    2991                    
    2992                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    2993                               ; BRANCHCC OCCURS {$C$L28}        ; |175| 
    2994 00000890           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$63$E:
    2995                    ;** --------------------------------------------------------------------------*
    2996 00000890           $C$L35:    
    2997 00000890           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$64$B:
    2998                    ;          EXCLUSIVE CPU CYCLES: 11
    2999                    ;**     -----------------------g40:
    3000                    ;**     -----------------------    U$189 = U$11+v$1;
    3001                    ;** 56  -----------------------    status_nat_vs_int = 1;
    3002                    ;** 198 -----------------------    if ( !outHeight ) goto g46;
    3003 00000890 00bda2e6             LDW     .D2T2   *+SP(52),B1
    3004                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    3005 00000894 0604a35a             MVK     .L2     0x1,B12           ; |56| 
    3006 00000898 02b4a078             ADD     .L1     A5,A13,A5
    3007 0000089c 00002000             NOP             2
    3008                    
    3009 000008a0 5019a121     [!B1]   BNOP    .S1     $C$L41,5          ; |198| 
    3010 000008a4 423dc2e5  || [ B1]   LDW     .D2T1   *+SP(56),A4
    3011 000008a8 43000041  || [ B1]   ZERO    .D1     A6                ; |198| 
    3012 000008ac 402c0ad8  || [ B1]   CMPGT   .L1     A11,0,A0          ; |199| 
    3013                    
    3014                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    3015                    ;----------------------------------------------------------------------
    3016                    ; 198 | for(j=0; j<outHeight; j++)                                             
    3017                    ; 199 |     for(i=0; i<maxWidth; i++)                                          
    3018                    ;----------------------------------------------------------------------
    3019                               ; BRANCHCC OCCURS {$C$L41}        ; |198| 
    3020 000008b0           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$64$E:
    3021                    ;** --------------------------------------------------------------------------*
    3022 000008b0           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$65$B:
    3023                    ;          EXCLUSIVE CPU CYCLES: 2
    3024                    ;** 199 -----------------------    L$9 = outHeight;
    3025                    ;** 198 -----------------------    j = 0;
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   56

    3026                    ;**     -----------------------    #pragma MUST_ITERATE(1, 2147483647, 1)
    3027                    ;**     -----------------------    #pragma LOOP_FLAGS(4096u)
    3028                    
    3029 000008b0 c23ea2e7     [ A0]   LDW     .D2T2   *+SP(84),B4       ; |200| 
    3030 000008b4 02188800  ||         MPY32   .M1     A4,A6,A4
    3031                    
    3032                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    3033                    ;----------------------------------------------------------------------
    3034                    ; 200 | if(pDisparity[j*padWidth+i] != pDisparity_cn[j*padWidth+i])            
    3035                    ;----------------------------------------------------------------------
    3036 000008b8 cfbec2e5     [ A0]   LDW     .D2T1   *+SP(88),A31      ; |200| 
    3037 000008c0           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$65$E:
    3038                    ;** --------------------------------------------------------------------------*
    3039                    ;**   BEGIN LOOP $C$L36
    3040                    ;** --------------------------------------------------------------------------*
    3041 000008c0           $C$L36:    
    3042                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    3043 000008c0           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$66$B:
    3044                    ;          EXCLUSIVE CPU CYCLES: 6
    3045                    ;**     -----------------------g42:
    3046                    ;** 199 -----------------------    if ( maxWidth <= 0 ) goto g45;
    3047                    
    3048 000008c0 d012a121     [!A0]   BNOP    .S1     $C$L40,5          ; |199| 
    3049 000008c4 c6ac13a2  || [ A0]   MVC     .S2X    A11,ILC
    3050                    
    3051                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    3052                               ; BRANCHCC OCCURS {$C$L40}        ; |199| 
    3053 000008c8           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$66$E:
    3054                    ;** --------------------------------------------------------------------------*
    3055                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    3056                    ;----------------------------------------------------------------------
    3057                    ; 201 | status_nat_vs_int = vlib_KERNEL_FAIL;                                  
    3058                    ;----------------------------------------------------------------------
    3059 000008c8           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$67$B:
    3060                    ;**     -----------------------    C$18 = j*padWidth;
    3061                    ;**     -----------------------    U$240 = &pDisparity[C$18];
    3062                    ;**     -----------------------    U$242 = &pDisparity_cn[C$18];
    3063                    ;** 200 -----------------------    L$10 = maxWidth;
    3064                    ;**     -----------------------    #pragma MUST_ITERATE(1, 18446744073709551615, 1)
    3065                    ;**     -----------------------    #pragma LOOP_FLAGS(4096u)
    3066                    ;**     -----------------------g44:
    3067                    ;** 201 -----------------------    (*U$240++ != *U$242++) ? (status_nat_vs_int = 0) : status_nat_vs_in
    3068                    ;** 199 -----------------------    if ( L$10 = L$10-1 ) goto g44;
    3069 000008c8           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$67$E:
    3070                    ;*----------------------------------------------------------------------------*
    3071                    ;*   SOFTWARE PIPELINE INFORMATION
    3072                    ;*
    3073                    ;*      Loop found in file               : ./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLI
    3074                    ;*      Loop source line                 : 199
    3075                    ;*      Loop opening brace source line   : 200
    3076                    ;*      Loop closing brace source line   : 201
    3077                    ;*      Known Minimum Trip Count         : 1                    
    3078                    ;*      Known Max Trip Count Factor      : 1
    3079                    ;*      Loop Carried Dependency Bound(^) : 0
    3080                    ;*      Unpartitioned Resource Bound     : 1
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   57

    3081                    ;*      Partitioned Resource Bound(*)    : 1
    3082                    ;*      Resource Partition:
    3083                    ;*                                A-side   B-side
    3084                    ;*      .L units                     1*       0     
    3085                    ;*      .S units                     0        0     
    3086                    ;*      .D units                     1*       1*    
    3087                    ;*      .M units                     0        0     
    3088                    ;*      .X cross paths               1*       0     
    3089                    ;*      .T address paths             1*       1*    
    3090                    ;*      Long read paths              0        0     
    3091                    ;*      Long write paths             0        0     
    3092                    ;*      Logical  ops (.LS)           0        0     (.L or .S unit)
    3093                    ;*      Addition ops (.LSD)          0        1     (.L or .S or .D unit)
    3094                    ;*      Bound(.L .S .LS)             1*       0     
    3095                    ;*      Bound(.L .S .D .LS .LSD)     1*       1*    
    3096                    ;*
    3097                    ;*      Searching for software pipeline schedule at ...
    3098                    ;*         ii = 1  Schedule found with 7 iterations in parallel
    3099                    ;*
    3100                    ;*      Register Usage Table:
    3101                    ;*          +-----------------------------------------------------------------+
    3102                    ;*          |AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA|BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB|
    3103                    ;*          |00000000001111111111222222222233|00000000001111111111222222222233|
    3104                    ;*          |01234567890123456789012345678901|01234567890123456789012345678901|
    3105                    ;*          |--------------------------------+--------------------------------|
    3106                    ;*       0: |*  **                           |    ***                         |
    3107                    ;*          +-----------------------------------------------------------------+
    3108                    ;*
    3109                    ;*      Done
    3110                    ;*
    3111                    ;*      Loop will be splooped
    3112                    ;*      Collapsed epilog stages       : 0
    3113                    ;*      Collapsed prolog stages       : 0
    3114                    ;*      Minimum required memory pad   : 0 bytes
    3115                    ;*
    3116                    ;*      Minimum safe trip count       : 1
    3117                    ;*      Min. prof. trip count  (est.) : 2
    3118                    ;*
    3119                    ;*      Mem bank conflicts/iter(est.) : { min 0.000, est 0.125, max 1.000 }
    3120                    ;*      Mem bank perf. penalty (est.) : 11.1%
    3121                    ;*
    3122                    ;*      Effective ii                : { min 1.00, est 1.13, max 2.00 }
    3123                    ;*
    3124                    ;*
    3125                    ;*      Total cycles (est.)         : 6 + trip_cnt * 1        
    3126                    ;*----------------------------------------------------------------------------*
    3127                    ;*        SINGLE SCHEDULED ITERATION
    3128                    ;*
    3129                    ;*        $C$C112:
    3130                    ;*   0              LDB     .D1T1   *A4++,A3          ; |201| 
    3131                    ;*     ||           LDB     .D2T2   *B5++,B6          ; |201| 
    3132                    ;*   1              NOP             4
    3133                    ;*   5              CMPEQ   .L1X    B6,A3,A0          ; |201| 
    3134                    ;*   6      [!A0]   ZERO    .L2     B4                ; |201| 
    3135                    ;*     ||           SPBR            $C$C112
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   58

    3136                    ;*   7              ; BRANCHCC OCCURS {$C$C112}       ; |199| 
    3137                    ;*----------------------------------------------------------------------------*
    3138 000008c8           $C$L37:    ; PIPED LOOP PROLOG
    3139                    ;          EXCLUSIVE CPU CYCLES: 7
    3140                    
    3141 000008c8     0c66             SPLOOP  1       ;7                ; (P) 
    3142 000008cc 0213e078  ||         ADD     .L1     A31,A4,A4
    3143 000008ca     9251  ||         ADD     .L2X    B4,A4,B5
    3144                    
    3145                    ;** --------------------------------------------------------------------------*
    3146 000008d0           $C$L38:    ; PIPED LOOP KERNEL
    3147 000008d0           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$69$B:
    3148                    ;          EXCLUSIVE CPU CYCLES: 1
    3149                    
    3150 000008d0     0e3c             LDB     .D1T1   *A4++,A3          ; |201| (P) <0,0> 
    3151 000008d2     1eed  ||         LDB     .D2T2   *B5++,B6          ; |201| (P) <0,0> 
    3152                    
    3153 000008d4 00000000             NOP             4
    3154                    
    3155 000008d4     2ce6             SPMASK          L2
    3156 000008d6     8607  ||         MV      .L2     B12,B4
    3157 000008d8     7768  ||         CMPEQ   .L1X    B6,A3,A0          ; |201| (P) <0,5> 
    3158                    
    3159 000008da     dc66             SPKERNEL 6,0
    3160 000008e0     4a67  || [!A0]   ZERO    .L2     B4                ; |201| <0,6> 
    3161                    
    3162 000008e2           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$69$E:
    3163                    ;** --------------------------------------------------------------------------*
    3164 000008e2           $C$L39:    ; PIPED LOOP EPILOG
    3165                    ;          EXCLUSIVE CPU CYCLES: 6
    3166                    ;** --------------------------------------------------------------------------*
    3167 000008e2           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$71$B:
    3168                    ;          EXCLUSIVE CPU CYCLES: 1
    3169 000008e2     8647             MV      .L2     B4,B12
    3170 000008e4           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$71$E:
    3171                    ;** --------------------------------------------------------------------------*
    3172 000008e4           $C$L40:    
    3173                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    3174 000008e4           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$72$B:
    3175                    ;          EXCLUSIVE CPU CYCLES: 7
    3176                    ;**     -----------------------g45:
    3177                    ;** 198 -----------------------    ++j;
    3178                    ;** 198 -----------------------    if ( L$9 = L$9-1 ) goto g42;
    3179                    
    3180 000008e4     ec91             SUB     .L2     B1,1,B1           ; |198| 
    3181 000008e8 002c0ad9  ||         CMPGT   .L1     A11,0,A0          ; |199| 
    3182 000008e6     cdcd  ||         LDW     .D2T1   *+SP(56),A4
    3183 000008ec 031821a0  ||         ADD     .S1     1,A6,A6           ; |198| 
    3184                    
    3185 000008f0 4ff06121     [ B1]   BNOP    .S1     $C$L36,3          ; |198| 
    3186 000008f4 c23ea2e6  || [ A0]   LDW     .D2T2   *+SP(84),B4       ; |200| 
    3187                    
    3188                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    3189 000008f8 cfbec2e4     [ A0]   LDW     .D2T1   *+SP(88),A31      ; |200| 
    3190 00000900 02188800             MPY32   .M1     A4,A6,A4
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   59

    3191                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    3192                               ; BRANCHCC OCCURS {$C$L36}        ; |198| 
    3193 00000904           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$72$E:
    3194                    ;** --------------------------------------------------------------------------*
    3195 00000904           $C$L41:    
    3196 00000904           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$73$B:
    3197                    ;          EXCLUSIVE CPU CYCLES: 14
    3198                    ;**     -----------------------g46:
    3199                    ;** 204 -----------------------    U$253 = (*U$189).staticOut;
    3200                    ;** 57  -----------------------    status_nat_vs_ref = 1;
    3201                    ;** 204 -----------------------    if ( !((U$253 != NULL)&(outHeight != 0u)) ) goto g52;
    3202 00000904     bd9d             LDW     .D2T2   *+SP(52),B1
    3203                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    3204                    ;----------------------------------------------------------------------
    3205                    ; 204 | if( prm[tpi].staticOut != NULL ) {                                     
    3206                    ;----------------------------------------------------------------------
    3207 00000906     708c             LDW     .D1T2   *+A5(12),B0       ; |204| 
    3208                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    3209 00000908 0504a35a             MVK     .L2     0x1,B10           ; |57| 
    3210                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    3211                    ;----------------------------------------------------------------------
    3212                    ; 205 | for(j=0; j<outHeight; j++)                                             
    3213                    ;----------------------------------------------------------------------
    3214 0000090c     0627             ZERO    .L2     B4                ; |204| 
    3215 0000090e     cdfd             LDW     .D2T1   *+SP(56),A7
    3216 00000910 02840a5a             CMPEQ   .L2     B1,0,B5           ; |204| 
    3217                    
    3218 00000914     fae7             XOR     .L2     1,B5,B5           ; |204| 
    3219 00000916     aa6f  || [ B0]   MVK     .S2     0x1,B4            ; |204| 
    3220                    
    3221 00000918     a619             AND     .L2     B5,B4,B1          ; |204| 
    3222                    
    3223 00000920 50192121     [!B1]   BNOP    .S1     $C$L47,1          ; |204| 
    3224 0000091a     40c7  ||         MV      .L2     B1,B2             ; guard predicate rewrite
    3225 00000924 4300a359  || [ B1]   ZERO    .L1     A6                ; |205| 
    3226 00000928 40bda2e6  || [ B1]   LDW     .D2T2   *+SP(52),B1       ; |205| 
    3227                    
    3228 0000092c 0398e800             MPY32   .M1     A7,A6,A7
    3229                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    3230                    ;----------------------------------------------------------------------
    3231                    ; 206 | for(i=0; i<maxWidth; i++)                                              
    3232                    ;----------------------------------------------------------------------
    3233 00000930 602c0ad8     [ B2]   CMPGT   .L1     A11,0,A0          ; |206| 
    3234 00000934 c2196800     [ A0]   MPY32   .M1     A11,A6,A4
    3235                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    3236                    ;----------------------------------------------------------------------
    3237                    ; 207 | if(prm[tpi].staticOut[j*maxWidth+i] != pDisparity_cn[j*padWidth+i])    
    3238                    ;----------------------------------------------------------------------
    3239 00000938 cfbec2e5     [ A0]   LDW     .D2T1   *+SP(88),A31      ; |207| 
    3240                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    3241                               ; BRANCHCC OCCURS {$C$L47}        ; |204| 
    3242 00000940           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$73$E:
    3243                    ;** --------------------------------------------------------------------------*
    3244 00000940           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$74$B:
    3245                    ;** 206 -----------------------    L$11 = outHeight;
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   60

    3246                    ;** 205 -----------------------    j = 0;
    3247                    ;**     -----------------------    #pragma MUST_ITERATE(1, 2147483647, 1)
    3248                    ;**     -----------------------    #pragma LOOP_FLAGS(4096u)
    3249 00000940           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$74$E:
    3250                    ;** --------------------------------------------------------------------------*
    3251                    ;**   BEGIN LOOP $C$L42
    3252                    ;** --------------------------------------------------------------------------*
    3253 00000940           $C$L42:    
    3254                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    3255 00000940           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$75$B:
    3256                    ;          EXCLUSIVE CPU CYCLES: 6
    3257                    ;**     -----------------------g48:
    3258                    ;** 206 -----------------------    if ( maxWidth <= 0 ) goto g51;
    3259                    
    3260 00000940 d012a121     [!A0]   BNOP    .S1     $C$L46,5          ; |206| 
    3261 00000944 c6ac13a2  || [ A0]   MVC     .S2X    A11,ILC
    3262                    
    3263                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    3264                               ; BRANCHCC OCCURS {$C$L46}        ; |206| 
    3265 00000948           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$75$E:
    3266                    ;** --------------------------------------------------------------------------*
    3267                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    3268                    ;----------------------------------------------------------------------
    3269                    ; 208 | status_nat_vs_ref = vlib_KERNEL_FAIL;                                  
    3270                    ; 213 | fail = ((status_nat_vs_int == vlib_KERNEL_FAIL) || (status_nat_vs_ref =
    3271                    ;     | = vlib_KERNEL_FAIL)) ? 1 : 0;                                          
    3272                    ; 215 | est_test=1;                                                            
    3273                    ;----------------------------------------------------------------------
    3274 00000948           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$76$B:
    3275                    ;**     -----------------------    U$242 = &pDisparity_cn[j*padWidth];
    3276                    ;**     -----------------------    U$260 = &U$253[j*maxWidth];
    3277                    ;** 207 -----------------------    L$12 = maxWidth;
    3278                    ;**     -----------------------    #pragma MUST_ITERATE(1, 18446744073709551615, 1)
    3279                    ;**     -----------------------    #pragma LOOP_FLAGS(4096u)
    3280                    ;**     -----------------------g50:
    3281                    ;** 208 -----------------------    (*U$260++ != *U$242++) ? (status_nat_vs_ref = 0) : status_nat_vs_re
    3282                    ;** 206 -----------------------    if ( L$12 = L$12-1 ) goto g50;
    3283 00000948           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$76$E:
    3284                    ;*----------------------------------------------------------------------------*
    3285                    ;*   SOFTWARE PIPELINE INFORMATION
    3286                    ;*
    3287                    ;*      Loop found in file               : ./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLI
    3288                    ;*      Loop source line                 : 206
    3289                    ;*      Loop opening brace source line   : 207
    3290                    ;*      Loop closing brace source line   : 208
    3291                    ;*      Known Minimum Trip Count         : 1                    
    3292                    ;*      Known Max Trip Count Factor      : 1
    3293                    ;*      Loop Carried Dependency Bound(^) : 0
    3294                    ;*      Unpartitioned Resource Bound     : 1
    3295                    ;*      Partitioned Resource Bound(*)    : 1
    3296                    ;*      Resource Partition:
    3297                    ;*                                A-side   B-side
    3298                    ;*      .L units                     1*       0     
    3299                    ;*      .S units                     0        0     
    3300                    ;*      .D units                     1*       1*    
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   61

    3301                    ;*      .M units                     0        0     
    3302                    ;*      .X cross paths               1*       0     
    3303                    ;*      .T address paths             1*       1*    
    3304                    ;*      Long read paths              0        0     
    3305                    ;*      Long write paths             0        0     
    3306                    ;*      Logical  ops (.LS)           0        0     (.L or .S unit)
    3307                    ;*      Addition ops (.LSD)          0        1     (.L or .S or .D unit)
    3308                    ;*      Bound(.L .S .LS)             1*       0     
    3309                    ;*      Bound(.L .S .D .LS .LSD)     1*       1*    
    3310                    ;*
    3311                    ;*      Searching for software pipeline schedule at ...
    3312                    ;*         ii = 1  Schedule found with 7 iterations in parallel
    3313                    ;*
    3314                    ;*      Register Usage Table:
    3315                    ;*          +-----------------------------------------------------------------+
    3316                    ;*          |AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA|BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB|
    3317                    ;*          |00000000001111111111222222222233|00000000001111111111222222222233|
    3318                    ;*          |01234567890123456789012345678901|01234567890123456789012345678901|
    3319                    ;*          |--------------------------------+--------------------------------|
    3320                    ;*       0: |*  **                           |    ***                         |
    3321                    ;*          +-----------------------------------------------------------------+
    3322                    ;*
    3323                    ;*      Done
    3324                    ;*
    3325                    ;*      Loop will be splooped
    3326                    ;*      Collapsed epilog stages       : 0
    3327                    ;*      Collapsed prolog stages       : 0
    3328                    ;*      Minimum required memory pad   : 0 bytes
    3329                    ;*
    3330                    ;*      Minimum safe trip count       : 1
    3331                    ;*      Min. prof. trip count  (est.) : 2
    3332                    ;*
    3333                    ;*      Mem bank conflicts/iter(est.) : { min 0.000, est 0.125, max 1.000 }
    3334                    ;*      Mem bank perf. penalty (est.) : 11.1%
    3335                    ;*
    3336                    ;*      Effective ii                : { min 1.00, est 1.13, max 2.00 }
    3337                    ;*
    3338                    ;*
    3339                    ;*      Total cycles (est.)         : 6 + trip_cnt * 1        
    3340                    ;*----------------------------------------------------------------------------*
    3341                    ;*        SINGLE SCHEDULED ITERATION
    3342                    ;*
    3343                    ;*        $C$C77:
    3344                    ;*   0              LDB     .D1T1   *A4++,A3          ; |208| 
    3345                    ;*     ||           LDB     .D2T2   *B5++,B6          ; |208| 
    3346                    ;*   1              NOP             4
    3347                    ;*   5              CMPEQ   .L1X    B6,A3,A0          ; |208| 
    3348                    ;*   6      [!A0]   ZERO    .L2     B4                ; |208| 
    3349                    ;*     ||           SPBR            $C$C77
    3350                    ;*   7              ; BRANCHCC OCCURS {$C$C77}        ; |206| 
    3351                    ;*----------------------------------------------------------------------------*
    3352 00000948           $C$L43:    ; PIPED LOOP PROLOG
    3353                    ;          EXCLUSIVE CPU CYCLES: 7
    3354                    
    3355 00000948     0c66             SPLOOP  1       ;7                ; (P) 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   62

    3356 0000094a     1251  ||         ADD     .L2X    B0,A4,B5
    3357 0000094c 021fe078  ||         ADD     .L1     A31,A7,A4
    3358                    
    3359                    ;** --------------------------------------------------------------------------*
    3360 00000950           $C$L44:    ; PIPED LOOP KERNEL
    3361 00000950           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$78$B:
    3362                    ;          EXCLUSIVE CPU CYCLES: 1
    3363                    
    3364 00000950     0e3c             LDB     .D1T1   *A4++,A3          ; |208| (P) <0,0> 
    3365 00000952     1eed  ||         LDB     .D2T2   *B5++,B6          ; |208| (P) <0,0> 
    3366                    
    3367 00000954 00000000             NOP             4
    3368                    
    3369 00000954     2ce6             SPMASK          L2
    3370 00000956     8507  ||         MV      .L2     B10,B4
    3371 00000958     7768  ||         CMPEQ   .L1X    B6,A3,A0          ; |208| (P) <0,5> 
    3372                    
    3373 0000095a     dc66             SPKERNEL 6,0
    3374 00000960     4a67  || [!A0]   ZERO    .L2     B4                ; |208| <0,6> 
    3375                    
    3376 00000962           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$78$E:
    3377                    ;** --------------------------------------------------------------------------*
    3378 00000962           $C$L45:    ; PIPED LOOP EPILOG
    3379                    ;          EXCLUSIVE CPU CYCLES: 6
    3380                    ;** --------------------------------------------------------------------------*
    3381 00000962           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$80$B:
    3382                    ;          EXCLUSIVE CPU CYCLES: 1
    3383 00000962     4647             MV      .L2     B4,B10
    3384 00000964           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$80$E:
    3385                    ;** --------------------------------------------------------------------------*
    3386 00000964           $C$L46:    
    3387                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    3388 00000964           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$81$B:
    3389                    ;          EXCLUSIVE CPU CYCLES: 7
    3390                    ;**     -----------------------g51:
    3391                    ;** 205 -----------------------    ++j;
    3392                    ;** 205 -----------------------    if ( L$11 = L$11-1 ) goto g48;
    3393                    
    3394 00000964     ec91             SUB     .L2     B1,1,B1           ; |205| 
    3395 00000966     cdfd  ||         LDW     .D2T1   *+SP(56),A7
    3396 0000096c 031821a0  ||         ADD     .S1     1,A6,A6           ; |205| 
    3397 00000968 002c0ad9  ||         CMPGT   .L1     A11,0,A0          ; |206| 
    3398                    
    3399 00000970 4ff08121     [ B1]   BNOP    .S1     $C$L42,4          ; |205| 
    3400 00000974 c2196801  || [ A0]   MPY32   .M1     A11,A6,A4
    3401 00000978 cfbec2e4  || [ A0]   LDW     .D2T1   *+SP(88),A31      ; |207| 
    3402                    
    3403 00000980 0398e800             MPY32   .M1     A7,A6,A7
    3404                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    3405                               ; BRANCHCC OCCURS {$C$L42}        ; |205| 
    3406 00000984           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$81$E:
    3407                    ;** --------------------------------------------------------------------------*
    3408 00000984           $C$L47:    
    3409                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    3410 00000984           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$82$B:
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   63

    3411                    ;          EXCLUSIVE CPU CYCLES: 15
    3412                    ;**     -----------------------g52:
    3413                    ;** 215 -----------------------    est_test = 1;
    3414                    ;** 218 -----------------------    sprintf(K$274, (const char *)"%s generated input | Opt results comp
    3415                    ;** 220 -----------------------    VLIB_formula_add_test((int)(padWidth*numDisp), (int)numDisp, 0, (st
    3416                    ;** 222 -----------------------    goto g54;
    3417                    
    3418 00000984 0200002b!            MVKL    .S2     testPatternString,B4
    3419 00000988 02150264  ||         LDW     .D1T1   *+A5(32),A4       ; |218| 
    3420                    
    3421 0000098c 0200006a!            MVKH    .S2     testPatternString,B4
    3422                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    3423                    ;----------------------------------------------------------------------
    3424                    ; 218 | sprintf(desc, "%s generated input | Opt results compared to NatC result
    3425                    ;     | s | width=%d, height=%d, windowSize=%d, numDisp=%d",                   
    3426                    ; 219 |         testPatternString, maxWidth, outHeight, prm[tpi].windowSize, nu
    3427                    ;     | mDisp);                                                                
    3428                    ;----------------------------------------------------------------------
    3429 00000990     dc45             STW     .D2T2   B4,*+SP(8)        ; |218| 
    3430 00000992     bd9d             LDW     .D2T2   *+SP(52),B1       ; |218| 
    3431 00000994     fd4d             LDW     .D2T2   *+SP(44),B4       ; |218| 
    3432                    
    3433 00000998 0280002a!            MVKL    .S2     $C$SL2+0,B5
    3434 00000996     acc5  ||         STW     .D2T1   A4,*+SP(20)       ; |218| 
    3435                    
    3436 000009a0 01800029!            MVKL    .S1     est_test,A3
    3437 000009a4 0280006b! ||         MVKH    .S2     $C$SL2+0,B5
    3438 000009a8 05bc62f4  ||         STW     .D2T1   A11,*+SP(12)      ; |218| 
    3439                    
    3440 000009ac 01800069!            MVKH    .S1     est_test,A3
    3441 000009b0     bc55  ||         STW     .D2T2   B5,*+SP(4)        ; |218| 
    3442                    
    3443 000009b4 02000029!            MVKL    .S1     desc,A4
    3444 000009b2     26a6  ||         MVK     .L1     1,A5              ; |215| 
    3445 000009b8     9c95  ||         STW     .D2T2   B1,*+SP(16)       ; |218| 
    3446                    
    3447                    $C$DW$226       .dwtag  DW_TAG_TI_branch
    3448                            .dwattr $C$DW$226, DW_AT_low_pc(0x00)
    3449                            .dwattr $C$DW$226, DW_AT_name("sprintf")
    3450                            .dwattr $C$DW$226, DW_AT_TI_call
    3451                    
    3452 000009c0 10000013!            CALLP   .S2     sprintf,B3
    3453 000009ba     dcc5  ||         STW     .D2T2   B4,*+SP(24)       ; |218| 
    3454 000009c4 02000069! ||         MVKH    .S1     desc,A4
    3455 000009c8 028c0274  ||         STW     .D1T1   A5,*A3            ; |215| 
    3456                    
    3457 000009cc           $C$RL25:   ; CALL OCCURS {sprintf} {0}       ; |218| 
    3458 000009cc           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$82$E:
    3459                    ;** --------------------------------------------------------------------------*
    3460 000009cc           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$83$B:
    3461                    ;          EXCLUSIVE CPU CYCLES: 12
    3462                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    3463                    ;----------------------------------------------------------------------
    3464                    ; 220 | VLIB_formula_add_test(padWidth*numDisp, numDisp, NULL, fail, desc, NULL
    3465                    ;     | );                                                                     
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   64

    3466                    ;----------------------------------------------------------------------
    3467 000009cc     fd4d             LDW     .D2T2   *+SP(44),B4       ; |220| 
    3468 000009ce     cdcd             LDW     .D2T1   *+SP(56),A4       ; |220| 
    3469 000009d0 03300a5a             CMPEQ   .L2     B12,0,B6          ; |220| 
    3470 000009d4 02a80a5a             CMPEQ   .L2     B10,0,B5          ; |220| 
    3471 000009d8 04000028!            MVKL    .S1     desc,A8
    3472 000009e0     7246             MV      .L1X    B4,A3             ; |220| 
    3473                    $C$DW$227       .dwtag  DW_TAG_TI_branch
    3474                            .dwattr $C$DW$227, DW_AT_low_pc(0x00)
    3475                            .dwattr $C$DW$227, DW_AT_name("VLIB_formula_add_test")
    3476                            .dwattr $C$DW$227, DW_AT_TI_call
    3477                    
    3478 000009f0 10000013!            CALLP   .S2     VLIB_formula_add_test,B3
    3479 000009e4 02106801  ||         MPY32   .M1     A3,A4,A4          ; |220| 
    3480 000009e8 0318affb  ||         OR      .L2     B5,B6,B6          ; |220| 
    3481 000009ec 04000069! ||         MVKH    .S1     desc,A8
    3482 000009e2     0726  ||         ZERO    .L1     A6                ; |220| 
    3483 000009f4 04000042  ||         ZERO    .D2     B8                ; |220| 
    3484                    
    3485 000009f8           $C$RL26:   ; CALL OCCURS {VLIB_formula_add_test} {0}  ; |220| 
    3486 000009f8           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$83$E:
    3487                    ;** --------------------------------------------------------------------------*
    3488 000009f8           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$84$B:
    3489                    ;          EXCLUSIVE CPU CYCLES: 6
    3490                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    3491                    ;----------------------------------------------------------------------
    3492                    ; 222 | } else {                                                               
    3493                    ; 224 |     sprintf(desc, "width=%d, height=%d, windowSize=%d",                
    3494                    ; 225 |             maxWidth, outHeight, prm[tpi].windowSize);                 
    3495                    ; 226 |     VLIB_skip_test(desc);                                              
    3496                    ;----------------------------------------------------------------------
    3497 000009f8 00000e10             B       .S1     $C$L49            ; |222| 
    3498                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    3499                    ;----------------------------------------------------------------------
    3500                    ; 231 | free(pDisparity_cn);                                                   
    3501                    ;----------------------------------------------------------------------
    3502                    $C$DW$228       .dwtag  DW_TAG_TI_branch
    3503                            .dwattr $C$DW$228, DW_AT_low_pc(0x00)
    3504                            .dwattr $C$DW$228, DW_AT_name("free")
    3505                            .dwattr $C$DW$228, DW_AT_TI_call
    3506 00000a00 00000010!            CALL    .S1     free              ; |231| 
    3507 00000a04     cecd             LDW     .D2T1   *+SP(88),A4       ; |231| 
    3508 00000a06     4c6e             NOP             3
    3509                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    3510                               ; BRANCH OCCURS {$C$L49}          ; |222| 
    3511 00000a08           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$84$E:
    3512                    ;** --------------------------------------------------------------------------*
    3513 00000a08           $C$L48:    
    3514                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    3515 00000a08           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$85$B:
    3516                    ;          EXCLUSIVE CPU CYCLES: 7
    3517                    ;**     -----------------------g53:
    3518                    ;** 224 -----------------------    sprintf(K$274, (const char *)"width=%d, height=%d, windowSize=%d", 
    3519                    ;** 226 -----------------------    VLIB_skip_test(K$274);
    3520                    
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   65

    3521 00000a08 00bda2e7             LDW     .D2T2   *+SP(52),B1       ; |224| 
    3522 00000a0c 0280002b! ||         MVKL    .S2     $C$SL3+0,B5
    3523 00000a10 02000028! ||         MVKL    .S1     desc,A4
    3524                    
    3525                    $C$DW$229       .dwtag  DW_TAG_TI_branch
    3526                            .dwattr $C$DW$229, DW_AT_low_pc(0x00)
    3527                            .dwattr $C$DW$229, DW_AT_name("sprintf")
    3528                            .dwattr $C$DW$229, DW_AT_TI_call
    3529                    
    3530 00000a14 00000011!            CALL    .S1     sprintf           ; |224| 
    3531 00000a18 022d02e7  ||         LDW     .D2T2   *+B11(32),B4      ; |224| 
    3532 00000a20 0280006a! ||         MVKH    .S2     $C$SL3+0,B5
    3533                    
    3534 00000a24 02000068!            MVKH    .S1     desc,A4
    3535                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    3536 00000a28 02bc22f6             STW     .D2T2   B5,*+SP(4)        ; |224| 
    3537 00000a2c 05bc42f4             STW     .D2T1   A11,*+SP(8)       ; |224| 
    3538 00000a30     fc15             STW     .D2T2   B1,*+SP(12)       ; |224| 
    3539                    
    3540 00000a32     9cc5             STW     .D2T2   B4,*+SP(16)       ; |224| 
    3541 00000a34 01860162  ||         ADDKPC  .S2     $C$RL27,B3,0      ; |224| 
    3542                    
    3543 00000a38           $C$RL27:   ; CALL OCCURS {sprintf} {0}       ; |224| 
    3544 00000a38           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$85$E:
    3545                    ;** --------------------------------------------------------------------------*
    3546 00000a38           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$86$B:
    3547                    ;          EXCLUSIVE CPU CYCLES: 12
    3548 00000a38 02000028!            MVKL    .S1     desc,A4
    3549                    $C$DW$230       .dwtag  DW_TAG_TI_branch
    3550                            .dwattr $C$DW$230, DW_AT_low_pc(0x00)
    3551                            .dwattr $C$DW$230, DW_AT_name("VLIB_skip_test")
    3552                            .dwattr $C$DW$230, DW_AT_TI_call
    3553                    
    3554 00000a40 10000013!            CALLP   .S2     VLIB_skip_test,B3
    3555 00000a44 02000068! ||         MVKH    .S1     desc,A4
    3556                    
    3557                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    3558 00000a48           $C$RL28:   ; CALL OCCURS {VLIB_skip_test} {0}  ; |226| 
    3559                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    3560                    $C$DW$231       .dwtag  DW_TAG_TI_branch
    3561                            .dwattr $C$DW$231, DW_AT_low_pc(0x00)
    3562                            .dwattr $C$DW$231, DW_AT_name("free")
    3563                            .dwattr $C$DW$231, DW_AT_TI_call
    3564 00000a48 00000010!            CALL    .S1     free              ; |231| 
    3565 00000a4c     cecd             LDW     .D2T1   *+SP(88),A4       ; |231| 
    3566 00000a4e     4c6e             NOP             3
    3567 00000a50           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$86$E:
    3568                    ;** --------------------------------------------------------------------------*
    3569 00000a50           $C$L49:    
    3570                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    3571 00000a50           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$87$B:
    3572                    ;          EXCLUSIVE CPU CYCLES: 1
    3573                    ;**     -----------------------g54:
    3574                    ;** 231 -----------------------    free((void *)pDisparity_cn);
    3575                    ;** 232 -----------------------    VLIB_free((void *)pDisparity);
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   66

    3576                    ;** 233 -----------------------    VLIB_free((void *)pScratch);
    3577                    ;** 234 -----------------------    VLIB_free((void *)pMinCost);
    3578                    ;** 235 -----------------------    VLIB_free((void *)pCost);
    3579                    ;** 236 -----------------------    VLIB_free((void *)pRight);
    3580                    ;** 237 -----------------------    VLIB_free((void *)pLeft);
    3581                    ;** 53  -----------------------    U$11 += 36;
    3582                    ;** 53  -----------------------    if ( test_cases > (++tpi) ) goto g3;
    3583                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    3584 00000a50 01850162             ADDKPC  .S2     $C$RL29,B3,0      ; |231| 
    3585                    $C$RL29:   ; CALL OCCURS {free} {0}          ; |231| 
    3586                    $C$DW$L$VLIB_disparity_SAD_firstRow16_d$87$E:
    3587                    ;** --------------------------------------------------------------------------*
    3588                    $C$DW$L$VLIB_disparity_SAD_firstRow16_d$88$B:
    3589                    ;          EXCLUSIVE CPU CYCLES: 36
    3590                    $C$DW$232       .dwtag  DW_TAG_TI_branch
    3591                            .dwattr $C$DW$232, DW_AT_low_pc(0x00)
    3592                            .dwattr $C$DW$232, DW_AT_name("VLIB_free")
    3593                            .dwattr $C$DW$232, DW_AT_TI_call
    3594                    
    3595 00000a54 10000013!            CALLP   .S2     VLIB_free,B3
    3596 00000a58 023ea2e4  ||         LDW     .D2T1   *+SP(84),A4       ; |232| 
    3597                    
    3598                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    3599                    ;----------------------------------------------------------------------
    3600                    ; 232 | VLIB_free(pDisparity);                                                 
    3601                    ;----------------------------------------------------------------------
    3602                    $C$RL30:   ; CALL OCCURS {VLIB_free} {0}     ; |232| 
    3603                    $C$DW$233       .dwtag  DW_TAG_TI_branch
    3604                            .dwattr $C$DW$233, DW_AT_low_pc(0x00)
    3605                            .dwattr $C$DW$233, DW_AT_name("VLIB_free")
    3606                            .dwattr $C$DW$233, DW_AT_TI_call
    3607                    
    3608 00000a60 10000013!            CALLP   .S2     VLIB_free,B3
    3609 00000a64 023e82e4  ||         LDW     .D2T1   *+SP(80),A4       ; |233| 
    3610                    
    3611                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    3612                    ;----------------------------------------------------------------------
    3613                    ; 233 | VLIB_free(pScratch);                                                   
    3614                    ;----------------------------------------------------------------------
    3615                    $C$RL31:   ; CALL OCCURS {VLIB_free} {0}     ; |233| 
    3616                    $C$DW$234       .dwtag  DW_TAG_TI_branch
    3617                            .dwattr $C$DW$234, DW_AT_low_pc(0x00)
    3618                            .dwattr $C$DW$234, DW_AT_name("VLIB_free")
    3619                            .dwattr $C$DW$234, DW_AT_TI_call
    3620                    
    3621 00000a68 10000013!            CALLP   .S2     VLIB_free,B3
    3622 00000a6c 023e62e4  ||         LDW     .D2T1   *+SP(76),A4       ; |234| 
    3623                    
    3624                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    3625                    ;----------------------------------------------------------------------
    3626                    ; 234 | VLIB_free(pMinCost);                                                   
    3627                    ;----------------------------------------------------------------------
    3628                    $C$RL32:   ; CALL OCCURS {VLIB_free} {0}     ; |234| 
    3629                    $C$DW$235       .dwtag  DW_TAG_TI_branch
    3630                            .dwattr $C$DW$235, DW_AT_low_pc(0x00)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   67

    3631                            .dwattr $C$DW$235, DW_AT_name("VLIB_free")
    3632                            .dwattr $C$DW$235, DW_AT_TI_call
    3633                    
    3634 00000a70 10000013!            CALLP   .S2     VLIB_free,B3
    3635 00000a74 023e42e4  ||         LDW     .D2T1   *+SP(72),A4       ; |235| 
    3636                    
    3637                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    3638                    ;----------------------------------------------------------------------
    3639                    ; 235 | VLIB_free(pCost);                                                      
    3640                    ;----------------------------------------------------------------------
    3641                    $C$RL33:   ; CALL OCCURS {VLIB_free} {0}     ; |235| 
    3642                    $C$DW$236       .dwtag  DW_TAG_TI_branch
    3643                            .dwattr $C$DW$236, DW_AT_low_pc(0x00)
    3644                            .dwattr $C$DW$236, DW_AT_name("VLIB_free")
    3645                            .dwattr $C$DW$236, DW_AT_TI_call
    3646                    
    3647 00000a78 10000013!            CALLP   .S2     VLIB_free,B3
    3648 00000a7c 023e22e4  ||         LDW     .D2T1   *+SP(68),A4       ; |236| 
    3649                    
    3650                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    3651                    ;----------------------------------------------------------------------
    3652                    ; 236 | VLIB_free(pRight);                                                     
    3653                    ;----------------------------------------------------------------------
    3654                    $C$RL34:   ; CALL OCCURS {VLIB_free} {0}     ; |236| 
    3655                    $C$DW$237       .dwtag  DW_TAG_TI_branch
    3656                            .dwattr $C$DW$237, DW_AT_low_pc(0x00)
    3657                            .dwattr $C$DW$237, DW_AT_name("VLIB_free")
    3658                            .dwattr $C$DW$237, DW_AT_TI_call
    3659                    
    3660 00000a80 10000013!            CALLP   .S2     VLIB_free,B3
    3661 00000a84 023e02e4  ||         LDW     .D2T1   *+SP(64),A4       ; |237| 
    3662                    
    3663                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    3664                    ;----------------------------------------------------------------------
    3665                    ; 237 | VLIB_free(pLeft);                                                      
    3666                    ;----------------------------------------------------------------------
    3667 00000a88           $C$RL35:   ; CALL OCCURS {VLIB_free} {0}     ; |237| 
    3668 00000a88           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$88$E:
    3669                    ;** --------------------------------------------------------------------------*
    3670 00000a88           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$89$B:
    3671                    ;          EXCLUSIVE CPU CYCLES: 14
    3672                    
    3673 00000a88 01800029!            MVKL    .S1     test_cases,A3
    3674 00000a8c 0fbd22e4  ||         LDW     .D2T1   *+SP(36),A31
    3675                    
    3676 00000a90 01800068!            MVKH    .S1     test_cases,A3
    3677                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    3678 00000a94 020c0264             LDW     .D1T1   *A3,A4            ; |53| 
    3679                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    3680 00000a98 05801252             ADDK    .S2     36,B11            ; |60| 
    3681                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    3682 00000a9c 06801250             ADDK    .S1     36,A13            ; |53| 
    3683 00000aa0 01fc2058             ADD     .L1     1,A31,A3          ; |53| 
    3684 00000aa4     ad35             STW     .D2T1   A3,*+SP(36)       ; |53| 
    3685 00000aa6     8da8             CMPGT   .L1     A4,A3,A0          ; |53| 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   68

    3686                    
    3687 00000aa8 cffebc11     [ A0]   B       .S1     $C$L1             ; |53| 
    3688 00000aac c5ac82e4  || [ A0]   LDW     .D2T1   *+B11(16),A11     ; |60| 
    3689                    
    3690                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    3691 00000ab0 c22ca2e6     [ A0]   LDW     .D2T2   *+B11(20),B4      ; |60| 
    3692                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    3693 00000ab4 c52d02e6     [ A0]   LDW     .D2T2   *+B11(32),B10     ; |61| 
    3694                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    3695 00000ab8 c62ce2e6     [ A0]   LDW     .D2T2   *+B11(28),B12     ; |62| 
    3696 00000ac0 c62cc2e4     [ A0]   LDW     .D2T1   *+B11(24),A12     ; |62| 
    3697 00000ac4 00000000             NOP             1
    3698                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    3699                               ; BRANCHCC OCCURS {$C$L1}         ; |53| 
    3700 00000ac8           $C$DW$L$VLIB_disparity_SAD_firstRow16_d$89$E:
    3701                    ;** --------------------------------------------------------------------------*
    3702 00000ac8           $C$L50:    
    3703                    ;          EXCLUSIVE CPU CYCLES: 8
    3704                    ;**     -----------------------g55:
    3705                    ;** 241 -----------------------    VLIB_profile_cycle_report(2, "N = padWidth*(disparitySearchRange); 
    3706                    ;** 161 -----------------------    printf((const char *)"---------------------------------------------
    3707                    ;** 168 -----------------------    VLIB_stack_memory();  // [18]
    3708                    ;**     -----------------------    return;
    3709 00000ac8 0200002a!            MVKL    .S2     $C$SL5+0,B4
    3710                    
    3711 00000acc 03000029!            MVKL    .S1     $C$SL4+0,A6
    3712 00000ad0 0200006a! ||         MVKH    .S2     $C$SL5+0,B4
    3713                    
    3714                    $C$DW$238       .dwtag  DW_TAG_TI_branch
    3715                            .dwattr $C$DW$238, DW_AT_low_pc(0x00)
    3716                            .dwattr $C$DW$238, DW_AT_name("VLIB_profile_cycle_report")
    3717                            .dwattr $C$DW$238, DW_AT_TI_call
    3718                    
    3719 00000ad4 10000013!            CALLP   .S2     VLIB_profile_cycle_report,B3
    3720 00000ad8 03000069! ||         MVKH    .S1     $C$SL4+0,A6
    3721 00000adc 0208a358  ||         MVK     .L1     0x2,A4            ; |241| 
    3722                    
    3723                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    3724                    ;----------------------------------------------------------------------
    3725                    ; 241 | VLIB_profile_cycle_report(vlib_PROFILE_FORMULA_RANGE,                  
    3726                    ; 242 |                           "N = padWidth*(disparitySearchRange); M = dis
    3727                    ;     | paritySearchRange",                                                    
    3728                    ; 243 |                           "padWidth*(disparitySearchRange)");          
    3729                    ; 246 | VLIB_kernel_memory();                                                  
    3730                    ;----------------------------------------------------------------------
    3731 00000ae0           $C$RL36:   ; CALL OCCURS {VLIB_profile_cycle_report} {0}  ; |241| 
    3732                    ;** --------------------------------------------------------------------------*
    3733                    ;          EXCLUSIVE CPU CYCLES: 14
    3734 00000ae0 0200002a!            MVKL    .S2     $C$SL6+0,B4
    3735 00000ae4 0200006a!            MVKH    .S2     $C$SL6+0,B4
    3736                    $C$DW$239       .dwtag  DW_TAG_TI_branch
    3737                            .dwattr $C$DW$239, DW_AT_low_pc(0x00)
    3738                            .dwattr $C$DW$239, DW_AT_name("printf")
    3739                            .dwattr $C$DW$239, DW_AT_TI_call
    3740                    
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   69

    3741 00000ae8 10000013!            CALLP   .S2     printf,B3
    3742 00000aec 023c22f6  ||         STW     .D2T2   B4,*+SP(4)        ; |161| 
    3743                    
    3744                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\../common/VLIB_memory.h"
    3745                    $C$RL37:   ; CALL OCCURS {printf} {0}        ; |161| 
    3746                    $C$DW$240       .dwtag  DW_TAG_TI_branch
    3747                            .dwattr $C$DW$240, DW_AT_low_pc(0x00)
    3748                            .dwattr $C$DW$240, DW_AT_name("VLIB_stack_memory")
    3749                            .dwattr $C$DW$240, DW_AT_TI_call
    3750 00000af0 10000012!            CALLP   .S2     VLIB_stack_memory,B3
    3751                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\../common/VLIB_memory.h"
    3752 00000af4           $C$RL38:   ; CALL OCCURS {VLIB_stack_memory} {0}  ; |168| 
    3753                    ;** --------------------------------------------------------------------------*
    3754                    ;          EXCLUSIVE CPU CYCLES: 13
    3755                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_first
    3756 00000af4 01bf52e6             LDW     .D2T2   *++SP(104),B3     ; |247| 
    3757                            .dwcfi  cfa_offset, 48
    3758                            .dwcfi  restore_reg, 19
    3759 00000af8     c677             LDDW    .D2T1   *++SP,A13:A12
    3760                            .dwcfi  cfa_offset, 40
    3761                            .dwcfi  restore_reg, 13
    3762                            .dwcfi  restore_reg, 12
    3763 00000afa     c777             LDDW    .D2T1   *++SP,A15:A14
    3764                            .dwcfi  cfa_offset, 32
    3765                            .dwcfi  restore_reg, 15
    3766                            .dwcfi  restore_reg, 14
    3767 00000b00 053c33e6             LDDW    .D2T2   *++SP,B11:B10
    3768                            .dwcfi  cfa_offset, 24
    3769                            .dwcfi  restore_reg, 27
    3770                            .dwcfi  restore_reg, 26
    3771 00000b04 063c33e6             LDDW    .D2T2   *++SP,B13:B12
    3772                            .dwcfi  cfa_offset, 16
    3773                            .dwcfi  restore_reg, 29
    3774                            .dwcfi  restore_reg, 28
    3775 00000b08 053c52e4             LDW     .D2T1   *++SP(8),A10
    3776                            .dwcfi  cfa_offset, 8
    3777                            .dwcfi  restore_reg, 10
    3778 00000b0c 05bc52e4             LDW     .D2T1   *++SP(8),A11      ; |247| 
    3779                            .dwcfi  cfa_offset, 0
    3780                            .dwcfi  restore_reg, 11
    3781                            .dwcfi  cfa_offset, 0
    3782                    $C$DW$241       .dwtag  DW_TAG_TI_branch
    3783                            .dwattr $C$DW$241, DW_AT_low_pc(0x00)
    3784                            .dwattr $C$DW$241, DW_AT_TI_return
    3785 00000b10 008ca362             RETNOP  .S2     B3,5
    3786                               ; BRANCH OCCURS {B3}  
    3787                    
    3788                    $C$DW$242       .dwtag  DW_TAG_TI_loop
    3789                            .dwattr $C$DW$242, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
    3790                            .dwattr $C$DW$242, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow1
    3791                            .dwattr $C$DW$242, DW_AT_TI_begin_line(0x35)
    3792                            .dwattr $C$DW$242, DW_AT_TI_end_line(0xee)
    3793                    $C$DW$243       .dwtag  DW_TAG_TI_loop_range
    3794                            .dwattr $C$DW$243, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$5$B)
    3795                            .dwattr $C$DW$243, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$5$E)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   70

    3796                    $C$DW$244       .dwtag  DW_TAG_TI_loop_range
    3797                            .dwattr $C$DW$244, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$85$B)
    3798                            .dwattr $C$DW$244, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$85$E)
    3799                    $C$DW$245       .dwtag  DW_TAG_TI_loop_range
    3800                            .dwattr $C$DW$245, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$74$B)
    3801                            .dwattr $C$DW$245, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$74$E)
    3802                    $C$DW$246       .dwtag  DW_TAG_TI_loop_range
    3803                            .dwattr $C$DW$246, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$65$B)
    3804                            .dwattr $C$DW$246, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$65$E)
    3805                    $C$DW$247       .dwtag  DW_TAG_TI_loop_range
    3806                            .dwattr $C$DW$247, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$53$B)
    3807                            .dwattr $C$DW$247, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$53$E)
    3808                    $C$DW$248       .dwtag  DW_TAG_TI_loop_range
    3809                            .dwattr $C$DW$248, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$48$B)
    3810                            .dwattr $C$DW$248, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$48$E)
    3811                    $C$DW$249       .dwtag  DW_TAG_TI_loop_range
    3812                            .dwattr $C$DW$249, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$43$B)
    3813                            .dwattr $C$DW$249, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$43$E)
    3814                    $C$DW$250       .dwtag  DW_TAG_TI_loop_range
    3815                            .dwattr $C$DW$250, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$30$B)
    3816                            .dwattr $C$DW$250, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$30$E)
    3817                    $C$DW$251       .dwtag  DW_TAG_TI_loop_range
    3818                            .dwattr $C$DW$251, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$25$B)
    3819                            .dwattr $C$DW$251, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$25$E)
    3820                    $C$DW$252       .dwtag  DW_TAG_TI_loop_range
    3821                            .dwattr $C$DW$252, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$20$B)
    3822                            .dwattr $C$DW$252, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$20$E)
    3823                    $C$DW$253       .dwtag  DW_TAG_TI_loop_range
    3824                            .dwattr $C$DW$253, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$11$B)
    3825                            .dwattr $C$DW$253, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$11$E)
    3826                    $C$DW$254       .dwtag  DW_TAG_TI_loop_range
    3827                            .dwattr $C$DW$254, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$6$B)
    3828                            .dwattr $C$DW$254, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$6$E)
    3829                    $C$DW$255       .dwtag  DW_TAG_TI_loop_range
    3830                            .dwattr $C$DW$255, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$7$B)
    3831                            .dwattr $C$DW$255, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$7$E)
    3832                    $C$DW$256       .dwtag  DW_TAG_TI_loop_range
    3833                            .dwattr $C$DW$256, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$8$B)
    3834                            .dwattr $C$DW$256, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$8$E)
    3835                    $C$DW$257       .dwtag  DW_TAG_TI_loop_range
    3836                            .dwattr $C$DW$257, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$9$B)
    3837                            .dwattr $C$DW$257, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$9$E)
    3838                    $C$DW$258       .dwtag  DW_TAG_TI_loop_range
    3839                            .dwattr $C$DW$258, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$10$B)
    3840                            .dwattr $C$DW$258, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$10$E)
    3841                    $C$DW$259       .dwtag  DW_TAG_TI_loop_range
    3842                            .dwattr $C$DW$259, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$18$B)
    3843                            .dwattr $C$DW$259, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$18$E)
    3844                    $C$DW$260       .dwtag  DW_TAG_TI_loop_range
    3845                            .dwattr $C$DW$260, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$19$B)
    3846                            .dwattr $C$DW$260, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$19$E)
    3847                    $C$DW$261       .dwtag  DW_TAG_TI_loop_range
    3848                            .dwattr $C$DW$261, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$24$B)
    3849                            .dwattr $C$DW$261, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$24$E)
    3850                    $C$DW$262       .dwtag  DW_TAG_TI_loop_range
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   71

    3851                            .dwattr $C$DW$262, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$29$B)
    3852                            .dwattr $C$DW$262, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$29$E)
    3853                    $C$DW$263       .dwtag  DW_TAG_TI_loop_range
    3854                            .dwattr $C$DW$263, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$41$B)
    3855                            .dwattr $C$DW$263, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$41$E)
    3856                    $C$DW$264       .dwtag  DW_TAG_TI_loop_range
    3857                            .dwattr $C$DW$264, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$42$B)
    3858                            .dwattr $C$DW$264, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$42$E)
    3859                    $C$DW$265       .dwtag  DW_TAG_TI_loop_range
    3860                            .dwattr $C$DW$265, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$47$B)
    3861                            .dwattr $C$DW$265, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$47$E)
    3862                    $C$DW$266       .dwtag  DW_TAG_TI_loop_range
    3863                            .dwattr $C$DW$266, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$52$B)
    3864                            .dwattr $C$DW$266, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$52$E)
    3865                    $C$DW$267       .dwtag  DW_TAG_TI_loop_range
    3866                            .dwattr $C$DW$267, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$64$B)
    3867                            .dwattr $C$DW$267, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$64$E)
    3868                    $C$DW$268       .dwtag  DW_TAG_TI_loop_range
    3869                            .dwattr $C$DW$268, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$73$B)
    3870                            .dwattr $C$DW$268, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$73$E)
    3871                    $C$DW$269       .dwtag  DW_TAG_TI_loop_range
    3872                            .dwattr $C$DW$269, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$82$B)
    3873                            .dwattr $C$DW$269, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$82$E)
    3874                    $C$DW$270       .dwtag  DW_TAG_TI_loop_range
    3875                            .dwattr $C$DW$270, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$83$B)
    3876                            .dwattr $C$DW$270, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$83$E)
    3877                    $C$DW$271       .dwtag  DW_TAG_TI_loop_range
    3878                            .dwattr $C$DW$271, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$84$B)
    3879                            .dwattr $C$DW$271, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$84$E)
    3880                    $C$DW$272       .dwtag  DW_TAG_TI_loop_range
    3881                            .dwattr $C$DW$272, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$86$B)
    3882                            .dwattr $C$DW$272, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$86$E)
    3883                    $C$DW$273       .dwtag  DW_TAG_TI_loop_range
    3884                            .dwattr $C$DW$273, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$87$B)
    3885                            .dwattr $C$DW$273, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$87$E)
    3886                    $C$DW$274       .dwtag  DW_TAG_TI_loop_range
    3887                            .dwattr $C$DW$274, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$88$B)
    3888                            .dwattr $C$DW$274, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$88$E)
    3889                    $C$DW$275       .dwtag  DW_TAG_TI_loop_range
    3890                            .dwattr $C$DW$275, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$89$B)
    3891                            .dwattr $C$DW$275, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$89$E)
    3892                    
    3893                    $C$DW$276       .dwtag  DW_TAG_TI_loop
    3894                            .dwattr $C$DW$276, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
    3895                            .dwattr $C$DW$276, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow1
    3896                            .dwattr $C$DW$276, DW_AT_TI_begin_line(0x9c)
    3897                            .dwattr $C$DW$276, DW_AT_TI_end_line(0x9c)
    3898                    $C$DW$277       .dwtag  DW_TAG_TI_loop_range
    3899                            .dwattr $C$DW$277, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$45$B)
    3900                            .dwattr $C$DW$277, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$45$E)
    3901                            .dwendtag $C$DW$276
    3902                    
    3903                    
    3904                    $C$DW$278       .dwtag  DW_TAG_TI_loop
    3905                            .dwattr $C$DW$278, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   72

    3906                            .dwattr $C$DW$278, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow1
    3907                            .dwattr $C$DW$278, DW_AT_TI_begin_line(0x70)
    3908                            .dwattr $C$DW$278, DW_AT_TI_end_line(0x70)
    3909                    $C$DW$279       .dwtag  DW_TAG_TI_loop_range
    3910                            .dwattr $C$DW$279, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$22$B)
    3911                            .dwattr $C$DW$279, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$22$E)
    3912                            .dwendtag $C$DW$278
    3913                    
    3914                    
    3915                    $C$DW$280       .dwtag  DW_TAG_TI_loop
    3916                            .dwattr $C$DW$280, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
    3917                            .dwattr $C$DW$280, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow1
    3918                            .dwattr $C$DW$280, DW_AT_TI_begin_line(0x66)
    3919                            .dwattr $C$DW$280, DW_AT_TI_end_line(0x6a)
    3920                    $C$DW$281       .dwtag  DW_TAG_TI_loop_range
    3921                            .dwattr $C$DW$281, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$12$B)
    3922                            .dwattr $C$DW$281, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$12$E)
    3923                    $C$DW$282       .dwtag  DW_TAG_TI_loop_range
    3924                            .dwattr $C$DW$282, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$13$B)
    3925                            .dwattr $C$DW$282, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$13$E)
    3926                    $C$DW$283       .dwtag  DW_TAG_TI_loop_range
    3927                            .dwattr $C$DW$283, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$17$B)
    3928                            .dwattr $C$DW$283, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$17$E)
    3929                    
    3930                    $C$DW$284       .dwtag  DW_TAG_TI_loop
    3931                            .dwattr $C$DW$284, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
    3932                            .dwattr $C$DW$284, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow1
    3933                            .dwattr $C$DW$284, DW_AT_TI_begin_line(0x67)
    3934                            .dwattr $C$DW$284, DW_AT_TI_end_line(0x6a)
    3935                    $C$DW$285       .dwtag  DW_TAG_TI_loop_range
    3936                            .dwattr $C$DW$285, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$15$B)
    3937                            .dwattr $C$DW$285, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$15$E)
    3938                            .dwendtag $C$DW$284
    3939                    
    3940                            .dwendtag $C$DW$280
    3941                    
    3942                    
    3943                    $C$DW$286       .dwtag  DW_TAG_TI_loop
    3944                            .dwattr $C$DW$286, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
    3945                            .dwattr $C$DW$286, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow1
    3946                            .dwattr $C$DW$286, DW_AT_TI_begin_line(0x75)
    3947                            .dwattr $C$DW$286, DW_AT_TI_end_line(0x80)
    3948                    $C$DW$287       .dwtag  DW_TAG_TI_loop_range
    3949                            .dwattr $C$DW$287, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$26$B)
    3950                            .dwattr $C$DW$287, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$26$E)
    3951                    $C$DW$288       .dwtag  DW_TAG_TI_loop_range
    3952                            .dwattr $C$DW$288, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$27$B)
    3953                            .dwattr $C$DW$288, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$27$E)
    3954                    $C$DW$289       .dwtag  DW_TAG_TI_loop_range
    3955                            .dwattr $C$DW$289, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$28$B)
    3956                            .dwattr $C$DW$289, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$28$E)
    3957                            .dwendtag $C$DW$286
    3958                    
    3959                    
    3960                    $C$DW$290       .dwtag  DW_TAG_TI_loop
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   73

    3961                            .dwattr $C$DW$290, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
    3962                            .dwattr $C$DW$290, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow1
    3963                            .dwattr $C$DW$290, DW_AT_TI_begin_line(0x83)
    3964                            .dwattr $C$DW$290, DW_AT_TI_end_line(0x96)
    3965                    $C$DW$291       .dwtag  DW_TAG_TI_loop_range
    3966                            .dwattr $C$DW$291, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$31$B)
    3967                            .dwattr $C$DW$291, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$31$E)
    3968                    $C$DW$292       .dwtag  DW_TAG_TI_loop_range
    3969                            .dwattr $C$DW$292, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$37$B)
    3970                            .dwattr $C$DW$292, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$37$E)
    3971                    $C$DW$293       .dwtag  DW_TAG_TI_loop_range
    3972                            .dwattr $C$DW$293, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$32$B)
    3973                            .dwattr $C$DW$293, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$32$E)
    3974                    $C$DW$294       .dwtag  DW_TAG_TI_loop_range
    3975                            .dwattr $C$DW$294, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$36$B)
    3976                            .dwattr $C$DW$294, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$36$E)
    3977                    $C$DW$295       .dwtag  DW_TAG_TI_loop_range
    3978                            .dwattr $C$DW$295, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$40$B)
    3979                            .dwattr $C$DW$295, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$40$E)
    3980                    
    3981                    $C$DW$296       .dwtag  DW_TAG_TI_loop
    3982                            .dwattr $C$DW$296, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
    3983                            .dwattr $C$DW$296, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow1
    3984                            .dwattr $C$DW$296, DW_AT_TI_begin_line(0x89)
    3985                            .dwattr $C$DW$296, DW_AT_TI_end_line(0x89)
    3986                    $C$DW$297       .dwtag  DW_TAG_TI_loop_range
    3987                            .dwattr $C$DW$297, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$34$B)
    3988                            .dwattr $C$DW$297, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$34$E)
    3989                            .dwendtag $C$DW$296
    3990                    
    3991                    
    3992                    $C$DW$298       .dwtag  DW_TAG_TI_loop
    3993                            .dwattr $C$DW$298, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
    3994                            .dwattr $C$DW$298, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow1
    3995                            .dwattr $C$DW$298, DW_AT_TI_begin_line(0x8b)
    3996                            .dwattr $C$DW$298, DW_AT_TI_end_line(0x95)
    3997                    $C$DW$299       .dwtag  DW_TAG_TI_loop_range
    3998                            .dwattr $C$DW$299, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$38$B)
    3999                            .dwattr $C$DW$299, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$38$E)
    4000                    $C$DW$300       .dwtag  DW_TAG_TI_loop_range
    4001                            .dwattr $C$DW$300, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$39$B)
    4002                            .dwattr $C$DW$300, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$39$E)
    4003                            .dwendtag $C$DW$298
    4004                    
    4005                            .dwendtag $C$DW$290
    4006                    
    4007                    
    4008                    $C$DW$301       .dwtag  DW_TAG_TI_loop
    4009                            .dwattr $C$DW$301, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
    4010                            .dwattr $C$DW$301, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow1
    4011                            .dwattr $C$DW$301, DW_AT_TI_begin_line(0xa1)
    4012                            .dwattr $C$DW$301, DW_AT_TI_end_line(0xac)
    4013                    $C$DW$302       .dwtag  DW_TAG_TI_loop_range
    4014                            .dwattr $C$DW$302, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$49$B)
    4015                            .dwattr $C$DW$302, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$49$E)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   74

    4016                    $C$DW$303       .dwtag  DW_TAG_TI_loop_range
    4017                            .dwattr $C$DW$303, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$50$B)
    4018                            .dwattr $C$DW$303, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$50$E)
    4019                    $C$DW$304       .dwtag  DW_TAG_TI_loop_range
    4020                            .dwattr $C$DW$304, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$51$B)
    4021                            .dwattr $C$DW$304, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$51$E)
    4022                            .dwendtag $C$DW$301
    4023                    
    4024                    
    4025                    $C$DW$305       .dwtag  DW_TAG_TI_loop
    4026                            .dwattr $C$DW$305, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
    4027                            .dwattr $C$DW$305, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow1
    4028                            .dwattr $C$DW$305, DW_AT_TI_begin_line(0xaf)
    4029                            .dwattr $C$DW$305, DW_AT_TI_end_line(0xc2)
    4030                    $C$DW$306       .dwtag  DW_TAG_TI_loop_range
    4031                            .dwattr $C$DW$306, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$54$B)
    4032                            .dwattr $C$DW$306, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$54$E)
    4033                    $C$DW$307       .dwtag  DW_TAG_TI_loop_range
    4034                            .dwattr $C$DW$307, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$60$B)
    4035                            .dwattr $C$DW$307, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$60$E)
    4036                    $C$DW$308       .dwtag  DW_TAG_TI_loop_range
    4037                            .dwattr $C$DW$308, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$55$B)
    4038                            .dwattr $C$DW$308, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$55$E)
    4039                    $C$DW$309       .dwtag  DW_TAG_TI_loop_range
    4040                            .dwattr $C$DW$309, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$59$B)
    4041                            .dwattr $C$DW$309, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$59$E)
    4042                    $C$DW$310       .dwtag  DW_TAG_TI_loop_range
    4043                            .dwattr $C$DW$310, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$63$B)
    4044                            .dwattr $C$DW$310, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$63$E)
    4045                    
    4046                    $C$DW$311       .dwtag  DW_TAG_TI_loop
    4047                            .dwattr $C$DW$311, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
    4048                            .dwattr $C$DW$311, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow1
    4049                            .dwattr $C$DW$311, DW_AT_TI_begin_line(0xb5)
    4050                            .dwattr $C$DW$311, DW_AT_TI_end_line(0xb5)
    4051                    $C$DW$312       .dwtag  DW_TAG_TI_loop_range
    4052                            .dwattr $C$DW$312, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$57$B)
    4053                            .dwattr $C$DW$312, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$57$E)
    4054                            .dwendtag $C$DW$311
    4055                    
    4056                    
    4057                    $C$DW$313       .dwtag  DW_TAG_TI_loop
    4058                            .dwattr $C$DW$313, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
    4059                            .dwattr $C$DW$313, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow1
    4060                            .dwattr $C$DW$313, DW_AT_TI_begin_line(0xb7)
    4061                            .dwattr $C$DW$313, DW_AT_TI_end_line(0xc1)
    4062                    $C$DW$314       .dwtag  DW_TAG_TI_loop_range
    4063                            .dwattr $C$DW$314, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$61$B)
    4064                            .dwattr $C$DW$314, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$61$E)
    4065                    $C$DW$315       .dwtag  DW_TAG_TI_loop_range
    4066                            .dwattr $C$DW$315, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$62$B)
    4067                            .dwattr $C$DW$315, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$62$E)
    4068                            .dwendtag $C$DW$313
    4069                    
    4070                            .dwendtag $C$DW$305
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   75

    4071                    
    4072                    
    4073                    $C$DW$316       .dwtag  DW_TAG_TI_loop
    4074                            .dwattr $C$DW$316, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
    4075                            .dwattr $C$DW$316, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow1
    4076                            .dwattr $C$DW$316, DW_AT_TI_begin_line(0xc6)
    4077                            .dwattr $C$DW$316, DW_AT_TI_end_line(0xc9)
    4078                    $C$DW$317       .dwtag  DW_TAG_TI_loop_range
    4079                            .dwattr $C$DW$317, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$66$B)
    4080                            .dwattr $C$DW$317, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$66$E)
    4081                    $C$DW$318       .dwtag  DW_TAG_TI_loop_range
    4082                            .dwattr $C$DW$318, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$67$B)
    4083                            .dwattr $C$DW$318, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$67$E)
    4084                    $C$DW$319       .dwtag  DW_TAG_TI_loop_range
    4085                            .dwattr $C$DW$319, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$71$B)
    4086                            .dwattr $C$DW$319, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$71$E)
    4087                    $C$DW$320       .dwtag  DW_TAG_TI_loop_range
    4088                            .dwattr $C$DW$320, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$72$B)
    4089                            .dwattr $C$DW$320, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$72$E)
    4090                    
    4091                    $C$DW$321       .dwtag  DW_TAG_TI_loop
    4092                            .dwattr $C$DW$321, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
    4093                            .dwattr $C$DW$321, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow1
    4094                            .dwattr $C$DW$321, DW_AT_TI_begin_line(0xc7)
    4095                            .dwattr $C$DW$321, DW_AT_TI_end_line(0xc9)
    4096                    $C$DW$322       .dwtag  DW_TAG_TI_loop_range
    4097                            .dwattr $C$DW$322, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$69$B)
    4098                            .dwattr $C$DW$322, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$69$E)
    4099                            .dwendtag $C$DW$321
    4100                    
    4101                            .dwendtag $C$DW$316
    4102                    
    4103                    
    4104                    $C$DW$323       .dwtag  DW_TAG_TI_loop
    4105                            .dwattr $C$DW$323, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
    4106                            .dwattr $C$DW$323, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow1
    4107                            .dwattr $C$DW$323, DW_AT_TI_begin_line(0xcd)
    4108                            .dwattr $C$DW$323, DW_AT_TI_end_line(0xd0)
    4109                    $C$DW$324       .dwtag  DW_TAG_TI_loop_range
    4110                            .dwattr $C$DW$324, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$75$B)
    4111                            .dwattr $C$DW$324, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$75$E)
    4112                    $C$DW$325       .dwtag  DW_TAG_TI_loop_range
    4113                            .dwattr $C$DW$325, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$76$B)
    4114                            .dwattr $C$DW$325, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$76$E)
    4115                    $C$DW$326       .dwtag  DW_TAG_TI_loop_range
    4116                            .dwattr $C$DW$326, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$80$B)
    4117                            .dwattr $C$DW$326, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$80$E)
    4118                    $C$DW$327       .dwtag  DW_TAG_TI_loop_range
    4119                            .dwattr $C$DW$327, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$81$B)
    4120                            .dwattr $C$DW$327, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$81$E)
    4121                    
    4122                    $C$DW$328       .dwtag  DW_TAG_TI_loop
    4123                            .dwattr $C$DW$328, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
    4124                            .dwattr $C$DW$328, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow1
    4125                            .dwattr $C$DW$328, DW_AT_TI_begin_line(0xce)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   76

    4126                            .dwattr $C$DW$328, DW_AT_TI_end_line(0xd0)
    4127                    $C$DW$329       .dwtag  DW_TAG_TI_loop_range
    4128                            .dwattr $C$DW$329, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$78$B)
    4129                            .dwattr $C$DW$329, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow16_d$78$E)
    4130                            .dwendtag $C$DW$328
    4131                    
    4132                            .dwendtag $C$DW$323
    4133                    
    4134                            .dwendtag $C$DW$242
    4135                    
    4136                            .dwattr $C$DW$99, DW_AT_TI_end_file("./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/V
    4137                            .dwattr $C$DW$99, DW_AT_TI_end_line(0xf7)
    4138                            .dwattr $C$DW$99, DW_AT_TI_end_column(0x01)
    4139                            .dwendentry
    4140                            .dwendtag $C$DW$99
    4141                    
    4142                    ;; Inlined function references:
    4143                    ;; [ 15] VLIB_profile_start
    4144                    ;; [ 16] VLIB_profile_stop
    4145                    ;; [ 18] VLIB_kernel_memory
    4146                    ;******************************************************************************
    4147                    ;* STRINGS                                                                    *
    4148                    ;******************************************************************************
    4149 00000000                   .sect   ".const:.string"
    4150 00000000 00000056  $C$SL1: .string "VLIB_disparity_SAD_firstRow16",0
         00000001 0000004C 
         00000002 00000049 
         00000003 00000042 
         00000004 0000005F 
         00000005 00000064 
         00000006 00000069 
         00000007 00000073 
         00000008 00000070 
         00000009 00000061 
         0000000a 00000072 
         0000000b 00000069 
         0000000c 00000074 
         0000000d 00000079 
         0000000e 0000005F 
         0000000f 00000053 
         00000010 00000041 
         00000011 00000044 
         00000012 0000005F 
         00000013 00000066 
         00000014 00000069 
         00000015 00000072 
         00000016 00000073 
         00000017 00000074 
         00000018 00000052 
         00000019 0000006F 
         0000001a 00000077 
         0000001b 00000031 
         0000001c 00000036 
         0000001d 00000000 
    4151 0000001e 00000025  $C$SL2: .string "%s generated input | Opt results compared to NatC results |"
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   77

         0000001f 00000073 
         00000020 00000020 
         00000021 00000067 
         00000022 00000065 
         00000023 0000006E 
         00000024 00000065 
         00000025 00000072 
         00000026 00000061 
         00000027 00000074 
         00000028 00000065 
         00000029 00000064 
         0000002a 00000020 
         0000002b 00000069 
         0000002c 0000006E 
         0000002d 00000070 
         0000002e 00000075 
         0000002f 00000074 
         00000030 00000020 
         00000031 0000007C 
         00000032 00000020 
         00000033 0000004F 
         00000034 00000070 
         00000035 00000074 
         00000036 00000020 
         00000037 00000072 
         00000038 00000065 
         00000039 00000073 
         0000003a 00000075 
         0000003b 0000006C 
         0000003c 00000074 
         0000003d 00000073 
         0000003e 00000020 
         0000003f 00000063 
         00000040 0000006F 
         00000041 0000006D 
         00000042 00000070 
         00000043 00000061 
         00000044 00000072 
         00000045 00000065 
         00000046 00000064 
         00000047 00000020 
         00000048 00000074 
         00000049 0000006F 
         0000004a 00000020 
         0000004b 0000004E 
         0000004c 00000061 
         0000004d 00000074 
         0000004e 00000043 
         0000004f 00000020 
         00000050 00000072 
         00000051 00000065 
         00000052 00000073 
         00000053 00000075 
         00000054 0000006C 
         00000055 00000074 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   78

         00000056 00000073 
         00000057 00000020 
         00000058 0000007C 
    4152 00000059 00000020          .string " width=%d, height=%d, windowSize=%d, numDisp=%d",0
         0000005a 00000077 
         0000005b 00000069 
         0000005c 00000064 
         0000005d 00000074 
         0000005e 00000068 
         0000005f 0000003D 
         00000060 00000025 
         00000061 00000064 
         00000062 0000002C 
         00000063 00000020 
         00000064 00000068 
         00000065 00000065 
         00000066 00000069 
         00000067 00000067 
         00000068 00000068 
         00000069 00000074 
         0000006a 0000003D 
         0000006b 00000025 
         0000006c 00000064 
         0000006d 0000002C 
         0000006e 00000020 
         0000006f 00000077 
         00000070 00000069 
         00000071 0000006E 
         00000072 00000064 
         00000073 0000006F 
         00000074 00000077 
         00000075 00000053 
         00000076 00000069 
         00000077 0000007A 
         00000078 00000065 
         00000079 0000003D 
         0000007a 00000025 
         0000007b 00000064 
         0000007c 0000002C 
         0000007d 00000020 
         0000007e 0000006E 
         0000007f 00000075 
         00000080 0000006D 
         00000081 00000044 
         00000082 00000069 
         00000083 00000073 
         00000084 00000070 
         00000085 0000003D 
         00000086 00000025 
         00000087 00000064 
         00000088 00000000 
    4153 00000089 00000077  $C$SL3: .string "width=%d, height=%d, windowSize=%d",0
         0000008a 00000069 
         0000008b 00000064 
         0000008c 00000074 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   79

         0000008d 00000068 
         0000008e 0000003D 
         0000008f 00000025 
         00000090 00000064 
         00000091 0000002C 
         00000092 00000020 
         00000093 00000068 
         00000094 00000065 
         00000095 00000069 
         00000096 00000067 
         00000097 00000068 
         00000098 00000074 
         00000099 0000003D 
         0000009a 00000025 
         0000009b 00000064 
         0000009c 0000002C 
         0000009d 00000020 
         0000009e 00000077 
         0000009f 00000069 
         000000a0 0000006E 
         000000a1 00000064 
         000000a2 0000006F 
         000000a3 00000077 
         000000a4 00000053 
         000000a5 00000069 
         000000a6 0000007A 
         000000a7 00000065 
         000000a8 0000003D 
         000000a9 00000025 
         000000aa 00000064 
         000000ab 00000000 
    4154 000000ac 00000070  $C$SL4: .string "padWidth*(disparitySearchRange)",0
         000000ad 00000061 
         000000ae 00000064 
         000000af 00000057 
         000000b0 00000069 
         000000b1 00000064 
         000000b2 00000074 
         000000b3 00000068 
         000000b4 0000002A 
         000000b5 00000028 
         000000b6 00000064 
         000000b7 00000069 
         000000b8 00000073 
         000000b9 00000070 
         000000ba 00000061 
         000000bb 00000072 
         000000bc 00000069 
         000000bd 00000074 
         000000be 00000079 
         000000bf 00000053 
         000000c0 00000065 
         000000c1 00000061 
         000000c2 00000072 
         000000c3 00000063 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   80

         000000c4 00000068 
         000000c5 00000052 
         000000c6 00000061 
         000000c7 0000006E 
         000000c8 00000067 
         000000c9 00000065 
         000000ca 00000029 
         000000cb 00000000 
    4155 000000cc 0000004E  $C$SL5: .string "N = padWidth*(disparitySearchRange); M = disparitySearchRan"
         000000cd 00000020 
         000000ce 0000003D 
         000000cf 00000020 
         000000d0 00000070 
         000000d1 00000061 
         000000d2 00000064 
         000000d3 00000057 
         000000d4 00000069 
         000000d5 00000064 
         000000d6 00000074 
         000000d7 00000068 
         000000d8 0000002A 
         000000d9 00000028 
         000000da 00000064 
         000000db 00000069 
         000000dc 00000073 
         000000dd 00000070 
         000000de 00000061 
         000000df 00000072 
         000000e0 00000069 
         000000e1 00000074 
         000000e2 00000079 
         000000e3 00000053 
         000000e4 00000065 
         000000e5 00000061 
         000000e6 00000072 
         000000e7 00000063 
         000000e8 00000068 
         000000e9 00000052 
         000000ea 00000061 
         000000eb 0000006E 
         000000ec 00000067 
         000000ed 00000065 
         000000ee 00000029 
         000000ef 0000003B 
         000000f0 00000020 
         000000f1 0000004D 
         000000f2 00000020 
         000000f3 0000003D 
         000000f4 00000020 
         000000f5 00000064 
         000000f6 00000069 
         000000f7 00000073 
         000000f8 00000070 
         000000f9 00000061 
         000000fa 00000072 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   81

         000000fb 00000069 
         000000fc 00000074 
         000000fd 00000079 
         000000fe 00000053 
         000000ff 00000065 
         00000100 00000061 
         00000101 00000072 
         00000102 00000063 
         00000103 00000068 
         00000104 00000052 
         00000105 00000061 
         00000106 0000006E 
    4156 00000107 00000067          .string "ge",0
         00000108 00000065 
         00000109 00000000 
    4157 0000010a 0000002D  $C$SL6: .string "-----------------------------------------------------------"
         0000010b 0000002D 
         0000010c 0000002D 
         0000010d 0000002D 
         0000010e 0000002D 
         0000010f 0000002D 
         00000110 0000002D 
         00000111 0000002D 
         00000112 0000002D 
         00000113 0000002D 
         00000114 0000002D 
         00000115 0000002D 
         00000116 0000002D 
         00000117 0000002D 
         00000118 0000002D 
         00000119 0000002D 
         0000011a 0000002D 
         0000011b 0000002D 
         0000011c 0000002D 
         0000011d 0000002D 
         0000011e 0000002D 
         0000011f 0000002D 
         00000120 0000002D 
         00000121 0000002D 
         00000122 0000002D 
         00000123 0000002D 
         00000124 0000002D 
         00000125 0000002D 
         00000126 0000002D 
         00000127 0000002D 
         00000128 0000002D 
         00000129 0000002D 
         0000012a 0000002D 
         0000012b 0000002D 
         0000012c 0000002D 
         0000012d 0000002D 
         0000012e 0000002D 
         0000012f 0000002D 
         00000130 0000002D 
         00000131 0000002D 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   82

         00000132 0000002D 
         00000133 0000002D 
         00000134 0000002D 
         00000135 0000002D 
         00000136 0000002D 
         00000137 0000002D 
         00000138 0000002D 
         00000139 0000002D 
         0000013a 0000002D 
         0000013b 0000002D 
         0000013c 0000002D 
         0000013d 0000002D 
         0000013e 0000002D 
         0000013f 0000002D 
         00000140 0000002D 
         00000141 0000002D 
         00000142 0000002D 
         00000143 0000002D 
         00000144 0000002D 
    4158 00000145 0000002D          .string "-----------------------------------------------------------"
         00000146 0000002D 
         00000147 0000002D 
         00000148 0000002D 
         00000149 0000002D 
         0000014a 0000002D 
         0000014b 0000002D 
         0000014c 0000002D 
         0000014d 0000002D 
         0000014e 0000002D 
         0000014f 0000002D 
         00000150 0000002D 
         00000151 0000002D 
         00000152 0000002D 
         00000153 0000002D 
         00000154 0000002D 
         00000155 0000002D 
         00000156 0000002D 
         00000157 0000002D 
         00000158 0000002D 
         00000159 0000002D 
         0000015a 0000002D 
         0000015b 0000002D 
         0000015c 0000002D 
         0000015d 0000002D 
         0000015e 0000002D 
         0000015f 0000002D 
         00000160 0000002D 
         00000161 0000002D 
         00000162 0000002D 
         00000163 0000002D 
         00000164 0000002D 
         00000165 0000002D 
         00000166 0000002D 
         00000167 0000002D 
         00000168 0000002D 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   83

         00000169 0000002D 
         0000016a 0000002D 
         0000016b 0000002D 
         0000016c 0000002D 
         0000016d 0000002D 
         0000016e 0000002D 
         0000016f 0000002D 
         00000170 0000002D 
         00000171 0000002D 
         00000172 0000002D 
         00000173 0000002D 
         00000174 0000002D 
         00000175 0000002D 
         00000176 0000002D 
         00000177 0000002D 
         00000178 0000002D 
         00000179 0000002D 
         0000017a 0000002D 
         0000017b 0000002D 
         0000017c 0000002D 
         0000017d 0000002D 
         0000017e 0000002D 
         0000017f 0000002D 
    4159 00000180 0000002D          .string "-----------------------",10,0
         00000181 0000002D 
         00000182 0000002D 
         00000183 0000002D 
         00000184 0000002D 
         00000185 0000002D 
         00000186 0000002D 
         00000187 0000002D 
         00000188 0000002D 
         00000189 0000002D 
         0000018a 0000002D 
         0000018b 0000002D 
         0000018c 0000002D 
         0000018d 0000002D 
         0000018e 0000002D 
         0000018f 0000002D 
         00000190 0000002D 
         00000191 0000002D 
         00000192 0000002D 
         00000193 0000002D 
         00000194 0000002D 
         00000195 0000002D 
         00000196 0000002D 
         00000197 0000000A 
         00000198 00000000 
    4160                    ;*****************************************************************************
    4161                    ;* UNDEFINED EXTERNAL REFERENCES                                             *
    4162                    ;*****************************************************************************
    4163                            .global printf
    4164                            .global sprintf
    4165                            .global memset
    4166                            .global malloc
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   84

    4167                            .global free
    4168                            .global VLIB_cache_inval
    4169                            .global VLIB_profile_init
    4170                            .global VLIB_formula_add_test
    4171                            .global VLIB_skip_test
    4172                            .global VLIB_profile_cycle_report
    4173                            .global initStack
    4174                            .global setStackDepth
    4175                            .global getSP
    4176                            .global VLIB_stack_memory
    4177                            .global VLIB_fillBuffer
    4178                            .global VLIB_malloc
    4179                            .global VLIB_free
    4180                            .global VLIB_disparity_SAD16_cn
    4181                            .global VLIB_disparity_SAD_firstRow16
    4182                            .global VLIB_disparity_SAD_firstRow16_cn
    4183                            .global disparity_SAD_firstRow16_getTestParams
    4184                            .global test_cases
    4185                            .global act_kernel
    4186                            .global desc
    4187                            .global testPatternString
    4188                            .global est_test
    4189                            .global beg_count
    4190                            .global end_count
    4191                            .global overhead
    4192                            .global cycles
    4193                    
    4194                    ;******************************************************************************
    4195                    ;* BUILD ATTRIBUTES                                                           *
    4196                    ;******************************************************************************
    4197                            .battr "TI", Tag_File, 1, Tag_Long_Precision_Bits(2)
    4198                            .battr "TI", Tag_File, 1, Tag_Bitfield_layout(2)
    4199                            .battr "TI", Tag_File, 1, Tag_ABI_enum_size(2)
    4200                            .battr "c6xabi", Tag_File, 1, Tag_ABI_wchar_t(1)
    4201                            .battr "c6xabi", Tag_File, 1, Tag_ABI_array_object_alignment(0)
    4202                            .battr "c6xabi", Tag_File, 1, Tag_ABI_array_object_align_expected(0)
    4203                            .battr "c6xabi", Tag_File, 1, Tag_ABI_PIC(0)
    4204                            .battr "c6xabi", Tag_File, 1, Tag_ABI_PID(0)
    4205                            .battr "c6xabi", Tag_File, 1, Tag_ABI_DSBT(0)
    4206                            .battr "c6xabi", Tag_File, 1, Tag_ABI_stack_align_needed(0)
    4207                            .battr "c6xabi", Tag_File, 1, Tag_ABI_stack_align_preserved(0)
    4208                            .battr "TI", Tag_File, 1, Tag_Tramps_Use_SOC(1)
    4209                    
    4210                    ;******************************************************************************
    4211                    ;* TYPE INFORMATION                                                           *
    4212                    ;******************************************************************************
    4213                    
    4214                    $C$DW$T$39      .dwtag  DW_TAG_enumeration_type
    4215                            .dwattr $C$DW$T$39, DW_AT_byte_size(0x04)
    4216                    $C$DW$330       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_NO_ERROR"), DW_AT_const_value(0x00)
    4217                            .dwattr $C$DW$330, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..
    4218                            .dwattr $C$DW$330, DW_AT_decl_line(0x7a)
    4219                            .dwattr $C$DW$330, DW_AT_decl_column(0x05)
    4220                    $C$DW$331       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_INPUT_INVALID"), DW_AT_const_value(0x0
    4221                            .dwattr $C$DW$331, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   85

    4222                            .dwattr $C$DW$331, DW_AT_decl_line(0x7b)
    4223                            .dwattr $C$DW$331, DW_AT_decl_column(0x05)
    4224                    $C$DW$332       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_INPUT_NEGATIVE"), DW_AT_const_value(0x
    4225                            .dwattr $C$DW$332, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..
    4226                            .dwattr $C$DW$332, DW_AT_decl_line(0x7c)
    4227                            .dwattr $C$DW$332, DW_AT_decl_column(0x05)
    4228                    $C$DW$333       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_INPUT_EXCEEDED_RANGE"), DW_AT_const_va
    4229                            .dwattr $C$DW$333, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..
    4230                            .dwattr $C$DW$333, DW_AT_decl_line(0x7d)
    4231                            .dwattr $C$DW$333, DW_AT_decl_column(0x05)
    4232                    $C$DW$334       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_MEMORY_EXCEEDED_BOUNDARY"), DW_AT_cons
    4233                            .dwattr $C$DW$334, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..
    4234                            .dwattr $C$DW$334, DW_AT_decl_line(0x7e)
    4235                            .dwattr $C$DW$334, DW_AT_decl_column(0x05)
    4236                    $C$DW$335       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_MEMORY_ALLOCATION_FAILURE"), DW_AT_con
    4237                            .dwattr $C$DW$335, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..
    4238                            .dwattr $C$DW$335, DW_AT_decl_line(0x7f)
    4239                            .dwattr $C$DW$335, DW_AT_decl_column(0x05)
    4240                    $C$DW$336       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_MEMORY_POINTER_NULL"), DW_AT_const_val
    4241                            .dwattr $C$DW$336, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..
    4242                            .dwattr $C$DW$336, DW_AT_decl_line(0x80)
    4243                            .dwattr $C$DW$336, DW_AT_decl_column(0x05)
    4244                    $C$DW$337       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_DMA_FAILURE"), DW_AT_const_value(0x07)
    4245                            .dwattr $C$DW$337, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..
    4246                            .dwattr $C$DW$337, DW_AT_decl_line(0x81)
    4247                            .dwattr $C$DW$337, DW_AT_decl_column(0x05)
    4248                    $C$DW$338       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_FILE_OPEN_FAILURE"), DW_AT_const_value
    4249                            .dwattr $C$DW$338, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..
    4250                            .dwattr $C$DW$338, DW_AT_decl_line(0x82)
    4251                            .dwattr $C$DW$338, DW_AT_decl_column(0x05)
    4252                    $C$DW$339       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_FILE_READ_FAILURE"), DW_AT_const_value
    4253                            .dwattr $C$DW$339, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..
    4254                            .dwattr $C$DW$339, DW_AT_decl_line(0x83)
    4255                            .dwattr $C$DW$339, DW_AT_decl_column(0x05)
    4256                    $C$DW$340       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_FILE_WRITE_FAILURE"), DW_AT_const_valu
    4257                            .dwattr $C$DW$340, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..
    4258                            .dwattr $C$DW$340, DW_AT_decl_line(0x84)
    4259                            .dwattr $C$DW$340, DW_AT_decl_column(0x05)
    4260                    $C$DW$341       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_FILE_CLOSE_FAILURE"), DW_AT_const_valu
    4261                            .dwattr $C$DW$341, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..
    4262                            .dwattr $C$DW$341, DW_AT_decl_line(0x85)
    4263                            .dwattr $C$DW$341, DW_AT_decl_column(0x05)
    4264                    $C$DW$342       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_FILE_FORMAT_FAILURE"), DW_AT_const_val
    4265                            .dwattr $C$DW$342, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..
    4266                            .dwattr $C$DW$342, DW_AT_decl_line(0x86)
    4267                            .dwattr $C$DW$342, DW_AT_decl_column(0x05)
    4268                    $C$DW$343       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_WARNING_LOW_MEMORY"), DW_AT_const_value(0x
    4269                            .dwattr $C$DW$343, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..
    4270                            .dwattr $C$DW$343, DW_AT_decl_line(0x87)
    4271                            .dwattr $C$DW$343, DW_AT_decl_column(0x05)
    4272                    $C$DW$344       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_NOT_IMPLEMENTED"), DW_AT_const_value(0
    4273                            .dwattr $C$DW$344, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..
    4274                            .dwattr $C$DW$344, DW_AT_decl_line(0x88)
    4275                            .dwattr $C$DW$344, DW_AT_decl_column(0x05)
    4276                    $C$DW$345       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERROR_MAX"), DW_AT_const_value(0x0f)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   86

    4277                            .dwattr $C$DW$345, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..
    4278                            .dwattr $C$DW$345, DW_AT_decl_line(0x89)
    4279                            .dwattr $C$DW$345, DW_AT_decl_column(0x05)
    4280                            .dwendtag $C$DW$T$39
    4281                    
    4282                            .dwattr $C$DW$T$39, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\.
    4283                            .dwattr $C$DW$T$39, DW_AT_decl_line(0x79)
    4284                            .dwattr $C$DW$T$39, DW_AT_decl_column(0x0e)
    4285                    $C$DW$T$40      .dwtag  DW_TAG_typedef, DW_AT_name("VLIB_STATUS")
    4286                            .dwattr $C$DW$T$40, DW_AT_type(*$C$DW$T$39)
    4287                            .dwattr $C$DW$T$40, DW_AT_language(DW_LANG_C)
    4288                            .dwattr $C$DW$T$40, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\.
    4289                            .dwattr $C$DW$T$40, DW_AT_decl_line(0x8a)
    4290                            .dwattr $C$DW$T$40, DW_AT_decl_column(0x03)
    4291                    
    4292                    $C$DW$T$41      .dwtag  DW_TAG_enumeration_type
    4293                            .dwattr $C$DW$T$41, DW_AT_byte_size(0x04)
    4294                    $C$DW$346       .dwtag  DW_TAG_enumerator, DW_AT_name("vlib_KERNEL_OPT"), DW_AT_const_value(0x00)
    4295                            .dwattr $C$DW$346, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..
    4296                            .dwattr $C$DW$346, DW_AT_decl_line(0x6a)
    4297                            .dwattr $C$DW$346, DW_AT_decl_column(0x05)
    4298                    $C$DW$347       .dwtag  DW_TAG_enumerator, DW_AT_name("vlib_KERNEL_CN"), DW_AT_const_value(0x01)
    4299                            .dwattr $C$DW$347, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..
    4300                            .dwattr $C$DW$347, DW_AT_decl_line(0x6b)
    4301                            .dwattr $C$DW$347, DW_AT_decl_column(0x05)
    4302                    $C$DW$348       .dwtag  DW_TAG_enumerator, DW_AT_name("vlib_KERNEL_CNT"), DW_AT_const_value(0x02)
    4303                            .dwattr $C$DW$348, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..
    4304                            .dwattr $C$DW$348, DW_AT_decl_line(0x6c)
    4305                            .dwattr $C$DW$348, DW_AT_decl_column(0x05)
    4306                            .dwendtag $C$DW$T$41
    4307                    
    4308                            .dwattr $C$DW$T$41, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\.
    4309                            .dwattr $C$DW$T$41, DW_AT_decl_line(0x69)
    4310                            .dwattr $C$DW$T$41, DW_AT_decl_column(0x06)
    4311                    
    4312                    $C$DW$T$42      .dwtag  DW_TAG_enumeration_type
    4313                            .dwattr $C$DW$T$42, DW_AT_byte_size(0x04)
    4314                    $C$DW$349       .dwtag  DW_TAG_enumerator, DW_AT_name("vlib_KERNEL_FAIL"), DW_AT_const_value(0x00)
    4315                            .dwattr $C$DW$349, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..
    4316                            .dwattr $C$DW$349, DW_AT_decl_line(0x72)
    4317                            .dwattr $C$DW$349, DW_AT_decl_column(0x05)
    4318                    $C$DW$350       .dwtag  DW_TAG_enumerator, DW_AT_name("vlib_KERNEL_PASS"), DW_AT_const_value(0x01)
    4319                            .dwattr $C$DW$350, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..
    4320                            .dwattr $C$DW$350, DW_AT_decl_line(0x73)
    4321                            .dwattr $C$DW$350, DW_AT_decl_column(0x05)
    4322                            .dwendtag $C$DW$T$42
    4323                    
    4324                            .dwattr $C$DW$T$42, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\.
    4325                            .dwattr $C$DW$T$42, DW_AT_decl_line(0x71)
    4326                            .dwattr $C$DW$T$42, DW_AT_decl_column(0x06)
    4327                    
    4328                    $C$DW$T$26      .dwtag  DW_TAG_structure_type
    4329                            .dwattr $C$DW$T$26, DW_AT_byte_size(0x24)
    4330                    $C$DW$351       .dwtag  DW_TAG_member
    4331                            .dwattr $C$DW$351, DW_AT_type(*$C$DW$T$19)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   87

    4332                            .dwattr $C$DW$351, DW_AT_name("testPattern")
    4333                            .dwattr $C$DW$351, DW_AT_TI_symbol_name("testPattern")
    4334                            .dwattr $C$DW$351, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    4335                            .dwattr $C$DW$351, DW_AT_accessibility(DW_ACCESS_public)
    4336                            .dwattr $C$DW$351, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\VL
    4337                            .dwattr $C$DW$351, DW_AT_decl_line(0x24)
    4338                            .dwattr $C$DW$351, DW_AT_decl_column(0x0f)
    4339                    $C$DW$352       .dwtag  DW_TAG_member
    4340                            .dwattr $C$DW$352, DW_AT_type(*$C$DW$T$21)
    4341                            .dwattr $C$DW$352, DW_AT_name("staticInLeft")
    4342                            .dwattr $C$DW$352, DW_AT_TI_symbol_name("staticInLeft")
    4343                            .dwattr $C$DW$352, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
    4344                            .dwattr $C$DW$352, DW_AT_accessibility(DW_ACCESS_public)
    4345                            .dwattr $C$DW$352, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\VL
    4346                            .dwattr $C$DW$352, DW_AT_decl_line(0x25)
    4347                            .dwattr $C$DW$352, DW_AT_decl_column(0x0f)
    4348                    $C$DW$353       .dwtag  DW_TAG_member
    4349                            .dwattr $C$DW$353, DW_AT_type(*$C$DW$T$21)
    4350                            .dwattr $C$DW$353, DW_AT_name("staticInRight")
    4351                            .dwattr $C$DW$353, DW_AT_TI_symbol_name("staticInRight")
    4352                            .dwattr $C$DW$353, DW_AT_data_member_location[DW_OP_plus_uconst 0x8]
    4353                            .dwattr $C$DW$353, DW_AT_accessibility(DW_ACCESS_public)
    4354                            .dwattr $C$DW$353, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\VL
    4355                            .dwattr $C$DW$353, DW_AT_decl_line(0x26)
    4356                            .dwattr $C$DW$353, DW_AT_decl_column(0x0f)
    4357                    $C$DW$354       .dwtag  DW_TAG_member
    4358                            .dwattr $C$DW$354, DW_AT_type(*$C$DW$T$23)
    4359                            .dwattr $C$DW$354, DW_AT_name("staticOut")
    4360                            .dwattr $C$DW$354, DW_AT_TI_symbol_name("staticOut")
    4361                            .dwattr $C$DW$354, DW_AT_data_member_location[DW_OP_plus_uconst 0xc]
    4362                            .dwattr $C$DW$354, DW_AT_accessibility(DW_ACCESS_public)
    4363                            .dwattr $C$DW$354, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\VL
    4364                            .dwattr $C$DW$354, DW_AT_decl_line(0x27)
    4365                            .dwattr $C$DW$354, DW_AT_decl_column(0x0f)
    4366                    $C$DW$355       .dwtag  DW_TAG_member
    4367                            .dwattr $C$DW$355, DW_AT_type(*$C$DW$T$24)
    4368                            .dwattr $C$DW$355, DW_AT_name("width")
    4369                            .dwattr $C$DW$355, DW_AT_TI_symbol_name("width")
    4370                            .dwattr $C$DW$355, DW_AT_data_member_location[DW_OP_plus_uconst 0x10]
    4371                            .dwattr $C$DW$355, DW_AT_accessibility(DW_ACCESS_public)
    4372                            .dwattr $C$DW$355, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\VL
    4373                            .dwattr $C$DW$355, DW_AT_decl_line(0x28)
    4374                            .dwattr $C$DW$355, DW_AT_decl_column(0x0f)
    4375                    $C$DW$356       .dwtag  DW_TAG_member
    4376                            .dwattr $C$DW$356, DW_AT_type(*$C$DW$T$24)
    4377                            .dwattr $C$DW$356, DW_AT_name("height")
    4378                            .dwattr $C$DW$356, DW_AT_TI_symbol_name("height")
    4379                            .dwattr $C$DW$356, DW_AT_data_member_location[DW_OP_plus_uconst 0x14]
    4380                            .dwattr $C$DW$356, DW_AT_accessibility(DW_ACCESS_public)
    4381                            .dwattr $C$DW$356, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\VL
    4382                            .dwattr $C$DW$356, DW_AT_decl_line(0x29)
    4383                            .dwattr $C$DW$356, DW_AT_decl_column(0x0f)
    4384                    $C$DW$357       .dwtag  DW_TAG_member
    4385                            .dwattr $C$DW$357, DW_AT_type(*$C$DW$T$25)
    4386                            .dwattr $C$DW$357, DW_AT_name("minDisp")
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   88

    4387                            .dwattr $C$DW$357, DW_AT_TI_symbol_name("minDisp")
    4388                            .dwattr $C$DW$357, DW_AT_data_member_location[DW_OP_plus_uconst 0x18]
    4389                            .dwattr $C$DW$357, DW_AT_accessibility(DW_ACCESS_public)
    4390                            .dwattr $C$DW$357, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\VL
    4391                            .dwattr $C$DW$357, DW_AT_decl_line(0x2a)
    4392                            .dwattr $C$DW$357, DW_AT_decl_column(0x0f)
    4393                    $C$DW$358       .dwtag  DW_TAG_member
    4394                            .dwattr $C$DW$358, DW_AT_type(*$C$DW$T$25)
    4395                            .dwattr $C$DW$358, DW_AT_name("maxDisp")
    4396                            .dwattr $C$DW$358, DW_AT_TI_symbol_name("maxDisp")
    4397                            .dwattr $C$DW$358, DW_AT_data_member_location[DW_OP_plus_uconst 0x1c]
    4398                            .dwattr $C$DW$358, DW_AT_accessibility(DW_ACCESS_public)
    4399                            .dwattr $C$DW$358, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\VL
    4400                            .dwattr $C$DW$358, DW_AT_decl_line(0x2b)
    4401                            .dwattr $C$DW$358, DW_AT_decl_column(0x0f)
    4402                    $C$DW$359       .dwtag  DW_TAG_member
    4403                            .dwattr $C$DW$359, DW_AT_type(*$C$DW$T$25)
    4404                            .dwattr $C$DW$359, DW_AT_name("windowSize")
    4405                            .dwattr $C$DW$359, DW_AT_TI_symbol_name("windowSize")
    4406                            .dwattr $C$DW$359, DW_AT_data_member_location[DW_OP_plus_uconst 0x20]
    4407                            .dwattr $C$DW$359, DW_AT_accessibility(DW_ACCESS_public)
    4408                            .dwattr $C$DW$359, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\VL
    4409                            .dwattr $C$DW$359, DW_AT_decl_line(0x2c)
    4410                            .dwattr $C$DW$359, DW_AT_decl_column(0x0f)
    4411                            .dwendtag $C$DW$T$26
    4412                    
    4413                            .dwattr $C$DW$T$26, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\V
    4414                            .dwattr $C$DW$T$26, DW_AT_decl_line(0x23)
    4415                            .dwattr $C$DW$T$26, DW_AT_decl_column(0x10)
    4416                    $C$DW$T$43      .dwtag  DW_TAG_pointer_type
    4417                            .dwattr $C$DW$T$43, DW_AT_type(*$C$DW$T$26)
    4418                            .dwattr $C$DW$T$43, DW_AT_address_class(0x20)
    4419                    $C$DW$T$45      .dwtag  DW_TAG_typedef, DW_AT_name("disparity_SAD_firstRow16_testParams_t")
    4420                            .dwattr $C$DW$T$45, DW_AT_type(*$C$DW$T$26)
    4421                            .dwattr $C$DW$T$45, DW_AT_language(DW_LANG_C)
    4422                            .dwattr $C$DW$T$45, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\V
    4423                            .dwattr $C$DW$T$45, DW_AT_decl_line(0x2d)
    4424                            .dwattr $C$DW$T$45, DW_AT_decl_column(0x03)
    4425                    $C$DW$T$46      .dwtag  DW_TAG_pointer_type
    4426                            .dwattr $C$DW$T$46, DW_AT_type(*$C$DW$T$45)
    4427                            .dwattr $C$DW$T$46, DW_AT_address_class(0x20)
    4428                    $C$DW$T$47      .dwtag  DW_TAG_pointer_type
    4429                            .dwattr $C$DW$T$47, DW_AT_type(*$C$DW$T$46)
    4430                            .dwattr $C$DW$T$47, DW_AT_address_class(0x20)
    4431                    
    4432                    $C$DW$T$28      .dwtag  DW_TAG_structure_type
    4433                            .dwattr $C$DW$T$28, DW_AT_byte_size(0x18)
    4434                    $C$DW$360       .dwtag  DW_TAG_member
    4435                            .dwattr $C$DW$360, DW_AT_type(*$C$DW$T$10)
    4436                            .dwattr $C$DW$360, DW_AT_name("fd")
    4437                            .dwattr $C$DW$360, DW_AT_TI_symbol_name("fd")
    4438                            .dwattr $C$DW$360, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    4439                            .dwattr $C$DW$360, DW_AT_accessibility(DW_ACCESS_public)
    4440                            .dwattr $C$DW$360, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4441                            .dwattr $C$DW$360, DW_AT_decl_line(0x49)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   89

    4442                            .dwattr $C$DW$360, DW_AT_decl_column(0x0b)
    4443                    $C$DW$361       .dwtag  DW_TAG_member
    4444                            .dwattr $C$DW$361, DW_AT_type(*$C$DW$T$27)
    4445                            .dwattr $C$DW$361, DW_AT_name("buf")
    4446                            .dwattr $C$DW$361, DW_AT_TI_symbol_name("buf")
    4447                            .dwattr $C$DW$361, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
    4448                            .dwattr $C$DW$361, DW_AT_accessibility(DW_ACCESS_public)
    4449                            .dwattr $C$DW$361, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4450                            .dwattr $C$DW$361, DW_AT_decl_line(0x4a)
    4451                            .dwattr $C$DW$361, DW_AT_decl_column(0x16)
    4452                    $C$DW$362       .dwtag  DW_TAG_member
    4453                            .dwattr $C$DW$362, DW_AT_type(*$C$DW$T$27)
    4454                            .dwattr $C$DW$362, DW_AT_name("pos")
    4455                            .dwattr $C$DW$362, DW_AT_TI_symbol_name("pos")
    4456                            .dwattr $C$DW$362, DW_AT_data_member_location[DW_OP_plus_uconst 0x8]
    4457                            .dwattr $C$DW$362, DW_AT_accessibility(DW_ACCESS_public)
    4458                            .dwattr $C$DW$362, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4459                            .dwattr $C$DW$362, DW_AT_decl_line(0x4b)
    4460                            .dwattr $C$DW$362, DW_AT_decl_column(0x16)
    4461                    $C$DW$363       .dwtag  DW_TAG_member
    4462                            .dwattr $C$DW$363, DW_AT_type(*$C$DW$T$27)
    4463                            .dwattr $C$DW$363, DW_AT_name("bufend")
    4464                            .dwattr $C$DW$363, DW_AT_TI_symbol_name("bufend")
    4465                            .dwattr $C$DW$363, DW_AT_data_member_location[DW_OP_plus_uconst 0xc]
    4466                            .dwattr $C$DW$363, DW_AT_accessibility(DW_ACCESS_public)
    4467                            .dwattr $C$DW$363, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4468                            .dwattr $C$DW$363, DW_AT_decl_line(0x4c)
    4469                            .dwattr $C$DW$363, DW_AT_decl_column(0x16)
    4470                    $C$DW$364       .dwtag  DW_TAG_member
    4471                            .dwattr $C$DW$364, DW_AT_type(*$C$DW$T$27)
    4472                            .dwattr $C$DW$364, DW_AT_name("buff_stop")
    4473                            .dwattr $C$DW$364, DW_AT_TI_symbol_name("buff_stop")
    4474                            .dwattr $C$DW$364, DW_AT_data_member_location[DW_OP_plus_uconst 0x10]
    4475                            .dwattr $C$DW$364, DW_AT_accessibility(DW_ACCESS_public)
    4476                            .dwattr $C$DW$364, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4477                            .dwattr $C$DW$364, DW_AT_decl_line(0x4d)
    4478                            .dwattr $C$DW$364, DW_AT_decl_column(0x16)
    4479                    $C$DW$365       .dwtag  DW_TAG_member
    4480                            .dwattr $C$DW$365, DW_AT_type(*$C$DW$T$11)
    4481                            .dwattr $C$DW$365, DW_AT_name("flags")
    4482                            .dwattr $C$DW$365, DW_AT_TI_symbol_name("flags")
    4483                            .dwattr $C$DW$365, DW_AT_data_member_location[DW_OP_plus_uconst 0x14]
    4484                            .dwattr $C$DW$365, DW_AT_accessibility(DW_ACCESS_public)
    4485                            .dwattr $C$DW$365, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4486                            .dwattr $C$DW$365, DW_AT_decl_line(0x4e)
    4487                            .dwattr $C$DW$365, DW_AT_decl_column(0x16)
    4488                            .dwendtag $C$DW$T$28
    4489                    
    4490                            .dwattr $C$DW$T$28, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4491                            .dwattr $C$DW$T$28, DW_AT_decl_line(0x48)
    4492                            .dwattr $C$DW$T$28, DW_AT_decl_column(0x10)
    4493                    $C$DW$T$48      .dwtag  DW_TAG_typedef, DW_AT_name("FILE")
    4494                            .dwattr $C$DW$T$48, DW_AT_type(*$C$DW$T$28)
    4495                            .dwattr $C$DW$T$48, DW_AT_language(DW_LANG_C)
    4496                            .dwattr $C$DW$T$48, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   90

    4497                            .dwattr $C$DW$T$48, DW_AT_decl_line(0x4f)
    4498                            .dwattr $C$DW$T$48, DW_AT_decl_column(0x03)
    4499                    
    4500                    $C$DW$T$29      .dwtag  DW_TAG_structure_type
    4501                            .dwattr $C$DW$T$29, DW_AT_byte_size(0x08)
    4502                    $C$DW$366       .dwtag  DW_TAG_member
    4503                            .dwattr $C$DW$366, DW_AT_type(*$C$DW$T$10)
    4504                            .dwattr $C$DW$366, DW_AT_name("quot")
    4505                            .dwattr $C$DW$366, DW_AT_TI_symbol_name("quot")
    4506                            .dwattr $C$DW$366, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    4507                            .dwattr $C$DW$366, DW_AT_accessibility(DW_ACCESS_public)
    4508                            .dwattr $C$DW$366, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4509                            .dwattr $C$DW$366, DW_AT_decl_line(0x3e)
    4510                            .dwattr $C$DW$366, DW_AT_decl_column(0x16)
    4511                    $C$DW$367       .dwtag  DW_TAG_member
    4512                            .dwattr $C$DW$367, DW_AT_type(*$C$DW$T$10)
    4513                            .dwattr $C$DW$367, DW_AT_name("rem")
    4514                            .dwattr $C$DW$367, DW_AT_TI_symbol_name("rem")
    4515                            .dwattr $C$DW$367, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
    4516                            .dwattr $C$DW$367, DW_AT_accessibility(DW_ACCESS_public)
    4517                            .dwattr $C$DW$367, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4518                            .dwattr $C$DW$367, DW_AT_decl_line(0x3e)
    4519                            .dwattr $C$DW$367, DW_AT_decl_column(0x1c)
    4520                            .dwendtag $C$DW$T$29
    4521                    
    4522                            .dwattr $C$DW$T$29, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4523                            .dwattr $C$DW$T$29, DW_AT_decl_line(0x3e)
    4524                            .dwattr $C$DW$T$29, DW_AT_decl_column(0x10)
    4525                    $C$DW$T$49      .dwtag  DW_TAG_typedef, DW_AT_name("div_t")
    4526                            .dwattr $C$DW$T$49, DW_AT_type(*$C$DW$T$29)
    4527                            .dwattr $C$DW$T$49, DW_AT_language(DW_LANG_C)
    4528                            .dwattr $C$DW$T$49, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4529                            .dwattr $C$DW$T$49, DW_AT_decl_line(0x3e)
    4530                            .dwattr $C$DW$T$49, DW_AT_decl_column(0x23)
    4531                    
    4532                    $C$DW$T$30      .dwtag  DW_TAG_structure_type
    4533                            .dwattr $C$DW$T$30, DW_AT_byte_size(0x08)
    4534                    $C$DW$368       .dwtag  DW_TAG_member
    4535                            .dwattr $C$DW$368, DW_AT_type(*$C$DW$T$10)
    4536                            .dwattr $C$DW$368, DW_AT_name("quot")
    4537                            .dwattr $C$DW$368, DW_AT_TI_symbol_name("quot")
    4538                            .dwattr $C$DW$368, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    4539                            .dwattr $C$DW$368, DW_AT_accessibility(DW_ACCESS_public)
    4540                            .dwattr $C$DW$368, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4541                            .dwattr $C$DW$368, DW_AT_decl_line(0x40)
    4542                            .dwattr $C$DW$368, DW_AT_decl_column(0x17)
    4543                    $C$DW$369       .dwtag  DW_TAG_member
    4544                            .dwattr $C$DW$369, DW_AT_type(*$C$DW$T$10)
    4545                            .dwattr $C$DW$369, DW_AT_name("rem")
    4546                            .dwattr $C$DW$369, DW_AT_TI_symbol_name("rem")
    4547                            .dwattr $C$DW$369, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
    4548                            .dwattr $C$DW$369, DW_AT_accessibility(DW_ACCESS_public)
    4549                            .dwattr $C$DW$369, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4550                            .dwattr $C$DW$369, DW_AT_decl_line(0x40)
    4551                            .dwattr $C$DW$369, DW_AT_decl_column(0x1d)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   91

    4552                            .dwendtag $C$DW$T$30
    4553                    
    4554                            .dwattr $C$DW$T$30, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4555                            .dwattr $C$DW$T$30, DW_AT_decl_line(0x40)
    4556                            .dwattr $C$DW$T$30, DW_AT_decl_column(0x10)
    4557                    $C$DW$T$50      .dwtag  DW_TAG_typedef, DW_AT_name("ldiv_t")
    4558                            .dwattr $C$DW$T$50, DW_AT_type(*$C$DW$T$30)
    4559                            .dwattr $C$DW$T$50, DW_AT_language(DW_LANG_C)
    4560                            .dwattr $C$DW$T$50, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4561                            .dwattr $C$DW$T$50, DW_AT_decl_line(0x40)
    4562                            .dwattr $C$DW$T$50, DW_AT_decl_column(0x24)
    4563                    
    4564                    $C$DW$T$31      .dwtag  DW_TAG_structure_type
    4565                            .dwattr $C$DW$T$31, DW_AT_byte_size(0x10)
    4566                    $C$DW$370       .dwtag  DW_TAG_member
    4567                            .dwattr $C$DW$370, DW_AT_type(*$C$DW$T$14)
    4568                            .dwattr $C$DW$370, DW_AT_name("quot")
    4569                            .dwattr $C$DW$370, DW_AT_TI_symbol_name("quot")
    4570                            .dwattr $C$DW$370, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    4571                            .dwattr $C$DW$370, DW_AT_accessibility(DW_ACCESS_public)
    4572                            .dwattr $C$DW$370, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4573                            .dwattr $C$DW$370, DW_AT_decl_line(0x43)
    4574                            .dwattr $C$DW$370, DW_AT_decl_column(0x1c)
    4575                    $C$DW$371       .dwtag  DW_TAG_member
    4576                            .dwattr $C$DW$371, DW_AT_type(*$C$DW$T$14)
    4577                            .dwattr $C$DW$371, DW_AT_name("rem")
    4578                            .dwattr $C$DW$371, DW_AT_TI_symbol_name("rem")
    4579                            .dwattr $C$DW$371, DW_AT_data_member_location[DW_OP_plus_uconst 0x8]
    4580                            .dwattr $C$DW$371, DW_AT_accessibility(DW_ACCESS_public)
    4581                            .dwattr $C$DW$371, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4582                            .dwattr $C$DW$371, DW_AT_decl_line(0x43)
    4583                            .dwattr $C$DW$371, DW_AT_decl_column(0x22)
    4584                            .dwendtag $C$DW$T$31
    4585                    
    4586                            .dwattr $C$DW$T$31, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4587                            .dwattr $C$DW$T$31, DW_AT_decl_line(0x43)
    4588                            .dwattr $C$DW$T$31, DW_AT_decl_column(0x10)
    4589                    $C$DW$T$51      .dwtag  DW_TAG_typedef, DW_AT_name("lldiv_t")
    4590                            .dwattr $C$DW$T$51, DW_AT_type(*$C$DW$T$31)
    4591                            .dwattr $C$DW$T$51, DW_AT_language(DW_LANG_C)
    4592                            .dwattr $C$DW$T$51, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4593                            .dwattr $C$DW$T$51, DW_AT_decl_line(0x43)
    4594                            .dwattr $C$DW$T$51, DW_AT_decl_column(0x29)
    4595                    
    4596                    $C$DW$T$32      .dwtag  DW_TAG_structure_type
    4597                            .dwattr $C$DW$T$32, DW_AT_byte_size(0x24)
    4598                    $C$DW$372       .dwtag  DW_TAG_member
    4599                            .dwattr $C$DW$372, DW_AT_type(*$C$DW$T$25)
    4600                            .dwattr $C$DW$372, DW_AT_name("area")
    4601                            .dwattr $C$DW$372, DW_AT_TI_symbol_name("area")
    4602                            .dwattr $C$DW$372, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    4603                            .dwattr $C$DW$372, DW_AT_accessibility(DW_ACCESS_public)
    4604                            .dwattr $C$DW$372, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..
    4605                            .dwattr $C$DW$372, DW_AT_decl_line(0x69)
    4606                            .dwattr $C$DW$372, DW_AT_decl_column(0x0d)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   92

    4607                    $C$DW$373       .dwtag  DW_TAG_member
    4608                            .dwattr $C$DW$373, DW_AT_type(*$C$DW$T$25)
    4609                            .dwattr $C$DW$373, DW_AT_name("xsum")
    4610                            .dwattr $C$DW$373, DW_AT_TI_symbol_name("xsum")
    4611                            .dwattr $C$DW$373, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
    4612                            .dwattr $C$DW$373, DW_AT_accessibility(DW_ACCESS_public)
    4613                            .dwattr $C$DW$373, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..
    4614                            .dwattr $C$DW$373, DW_AT_decl_line(0x6a)
    4615                            .dwattr $C$DW$373, DW_AT_decl_column(0x0d)
    4616                    $C$DW$374       .dwtag  DW_TAG_member
    4617                            .dwattr $C$DW$374, DW_AT_type(*$C$DW$T$25)
    4618                            .dwattr $C$DW$374, DW_AT_name("ysum")
    4619                            .dwattr $C$DW$374, DW_AT_TI_symbol_name("ysum")
    4620                            .dwattr $C$DW$374, DW_AT_data_member_location[DW_OP_plus_uconst 0x8]
    4621                            .dwattr $C$DW$374, DW_AT_accessibility(DW_ACCESS_public)
    4622                            .dwattr $C$DW$374, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..
    4623                            .dwattr $C$DW$374, DW_AT_decl_line(0x6b)
    4624                            .dwattr $C$DW$374, DW_AT_decl_column(0x0d)
    4625                    $C$DW$375       .dwtag  DW_TAG_member
    4626                            .dwattr $C$DW$375, DW_AT_type(*$C$DW$T$25)
    4627                            .dwattr $C$DW$375, DW_AT_name("xmin")
    4628                            .dwattr $C$DW$375, DW_AT_TI_symbol_name("xmin")
    4629                            .dwattr $C$DW$375, DW_AT_data_member_location[DW_OP_plus_uconst 0xc]
    4630                            .dwattr $C$DW$375, DW_AT_accessibility(DW_ACCESS_public)
    4631                            .dwattr $C$DW$375, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..
    4632                            .dwattr $C$DW$375, DW_AT_decl_line(0x6d)
    4633                            .dwattr $C$DW$375, DW_AT_decl_column(0x0d)
    4634                    $C$DW$376       .dwtag  DW_TAG_member
    4635                            .dwattr $C$DW$376, DW_AT_type(*$C$DW$T$25)
    4636                            .dwattr $C$DW$376, DW_AT_name("ymin")
    4637                            .dwattr $C$DW$376, DW_AT_TI_symbol_name("ymin")
    4638                            .dwattr $C$DW$376, DW_AT_data_member_location[DW_OP_plus_uconst 0x10]
    4639                            .dwattr $C$DW$376, DW_AT_accessibility(DW_ACCESS_public)
    4640                            .dwattr $C$DW$376, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..
    4641                            .dwattr $C$DW$376, DW_AT_decl_line(0x6e)
    4642                            .dwattr $C$DW$376, DW_AT_decl_column(0x0d)
    4643                    $C$DW$377       .dwtag  DW_TAG_member
    4644                            .dwattr $C$DW$377, DW_AT_type(*$C$DW$T$25)
    4645                            .dwattr $C$DW$377, DW_AT_name("xmax")
    4646                            .dwattr $C$DW$377, DW_AT_TI_symbol_name("xmax")
    4647                            .dwattr $C$DW$377, DW_AT_data_member_location[DW_OP_plus_uconst 0x14]
    4648                            .dwattr $C$DW$377, DW_AT_accessibility(DW_ACCESS_public)
    4649                            .dwattr $C$DW$377, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..
    4650                            .dwattr $C$DW$377, DW_AT_decl_line(0x6f)
    4651                            .dwattr $C$DW$377, DW_AT_decl_column(0x0d)
    4652                    $C$DW$378       .dwtag  DW_TAG_member
    4653                            .dwattr $C$DW$378, DW_AT_type(*$C$DW$T$25)
    4654                            .dwattr $C$DW$378, DW_AT_name("ymax")
    4655                            .dwattr $C$DW$378, DW_AT_TI_symbol_name("ymax")
    4656                            .dwattr $C$DW$378, DW_AT_data_member_location[DW_OP_plus_uconst 0x18]
    4657                            .dwattr $C$DW$378, DW_AT_accessibility(DW_ACCESS_public)
    4658                            .dwattr $C$DW$378, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..
    4659                            .dwattr $C$DW$378, DW_AT_decl_line(0x70)
    4660                            .dwattr $C$DW$378, DW_AT_decl_column(0x0d)
    4661                    $C$DW$379       .dwtag  DW_TAG_member
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   93

    4662                            .dwattr $C$DW$379, DW_AT_type(*$C$DW$T$25)
    4663                            .dwattr $C$DW$379, DW_AT_name("seedx")
    4664                            .dwattr $C$DW$379, DW_AT_TI_symbol_name("seedx")
    4665                            .dwattr $C$DW$379, DW_AT_data_member_location[DW_OP_plus_uconst 0x1c]
    4666                            .dwattr $C$DW$379, DW_AT_accessibility(DW_ACCESS_public)
    4667                            .dwattr $C$DW$379, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..
    4668                            .dwattr $C$DW$379, DW_AT_decl_line(0x72)
    4669                            .dwattr $C$DW$379, DW_AT_decl_column(0x0d)
    4670                    $C$DW$380       .dwtag  DW_TAG_member
    4671                            .dwattr $C$DW$380, DW_AT_type(*$C$DW$T$25)
    4672                            .dwattr $C$DW$380, DW_AT_name("seedy")
    4673                            .dwattr $C$DW$380, DW_AT_TI_symbol_name("seedy")
    4674                            .dwattr $C$DW$380, DW_AT_data_member_location[DW_OP_plus_uconst 0x20]
    4675                            .dwattr $C$DW$380, DW_AT_accessibility(DW_ACCESS_public)
    4676                            .dwattr $C$DW$380, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\..
    4677                            .dwattr $C$DW$380, DW_AT_decl_line(0x73)
    4678                            .dwattr $C$DW$380, DW_AT_decl_column(0x0d)
    4679                            .dwendtag $C$DW$T$32
    4680                    
    4681                            .dwattr $C$DW$T$32, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\.
    4682                            .dwattr $C$DW$T$32, DW_AT_decl_line(0x68)
    4683                            .dwattr $C$DW$T$32, DW_AT_decl_column(0x10)
    4684                    $C$DW$T$52      .dwtag  DW_TAG_typedef, DW_AT_name("VLIB_CC")
    4685                            .dwattr $C$DW$T$52, DW_AT_type(*$C$DW$T$32)
    4686                            .dwattr $C$DW$T$52, DW_AT_language(DW_LANG_C)
    4687                            .dwattr $C$DW$T$52, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\.
    4688                            .dwattr $C$DW$T$52, DW_AT_decl_line(0x75)
    4689                            .dwattr $C$DW$T$52, DW_AT_decl_column(0x03)
    4690                    
    4691                    $C$DW$T$35      .dwtag  DW_TAG_structure_type
    4692                            .dwattr $C$DW$T$35, DW_AT_byte_size(0x10)
    4693                    $C$DW$381       .dwtag  DW_TAG_member
    4694                            .dwattr $C$DW$381, DW_AT_type(*$C$DW$T$8)
    4695                            .dwattr $C$DW$381, DW_AT_name("daylight")
    4696                            .dwattr $C$DW$381, DW_AT_TI_symbol_name("daylight")
    4697                            .dwattr $C$DW$381, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    4698                            .dwattr $C$DW$381, DW_AT_accessibility(DW_ACCESS_public)
    4699                            .dwattr $C$DW$381, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4700                            .dwattr $C$DW$381, DW_AT_decl_line(0x52)
    4701                            .dwattr $C$DW$381, DW_AT_decl_column(0x0b)
    4702                    $C$DW$382       .dwtag  DW_TAG_member
    4703                            .dwattr $C$DW$382, DW_AT_type(*$C$DW$T$10)
    4704                            .dwattr $C$DW$382, DW_AT_name("timezone")
    4705                            .dwattr $C$DW$382, DW_AT_TI_symbol_name("timezone")
    4706                            .dwattr $C$DW$382, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
    4707                            .dwattr $C$DW$382, DW_AT_accessibility(DW_ACCESS_public)
    4708                            .dwattr $C$DW$382, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4709                            .dwattr $C$DW$382, DW_AT_decl_line(0x53)
    4710                            .dwattr $C$DW$382, DW_AT_decl_column(0x0b)
    4711                    $C$DW$383       .dwtag  DW_TAG_member
    4712                            .dwattr $C$DW$383, DW_AT_type(*$C$DW$T$34)
    4713                            .dwattr $C$DW$383, DW_AT_name("tzname")
    4714                            .dwattr $C$DW$383, DW_AT_TI_symbol_name("tzname")
    4715                            .dwattr $C$DW$383, DW_AT_data_member_location[DW_OP_plus_uconst 0x8]
    4716                            .dwattr $C$DW$383, DW_AT_accessibility(DW_ACCESS_public)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   94

    4717                            .dwattr $C$DW$383, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4718                            .dwattr $C$DW$383, DW_AT_decl_line(0x54)
    4719                            .dwattr $C$DW$383, DW_AT_decl_column(0x0b)
    4720                    $C$DW$384       .dwtag  DW_TAG_member
    4721                            .dwattr $C$DW$384, DW_AT_type(*$C$DW$T$34)
    4722                            .dwattr $C$DW$384, DW_AT_name("dstname")
    4723                            .dwattr $C$DW$384, DW_AT_TI_symbol_name("dstname")
    4724                            .dwattr $C$DW$384, DW_AT_data_member_location[DW_OP_plus_uconst 0xc]
    4725                            .dwattr $C$DW$384, DW_AT_accessibility(DW_ACCESS_public)
    4726                            .dwattr $C$DW$384, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4727                            .dwattr $C$DW$384, DW_AT_decl_line(0x55)
    4728                            .dwattr $C$DW$384, DW_AT_decl_column(0x0b)
    4729                            .dwendtag $C$DW$T$35
    4730                    
    4731                            .dwattr $C$DW$T$35, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4732                            .dwattr $C$DW$T$35, DW_AT_decl_line(0x51)
    4733                            .dwattr $C$DW$T$35, DW_AT_decl_column(0x01)
    4734                    $C$DW$T$53      .dwtag  DW_TAG_typedef, DW_AT_name("TZ")
    4735                            .dwattr $C$DW$T$53, DW_AT_type(*$C$DW$T$35)
    4736                            .dwattr $C$DW$T$53, DW_AT_language(DW_LANG_C)
    4737                            .dwattr $C$DW$T$53, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4738                            .dwattr $C$DW$T$53, DW_AT_decl_line(0x56)
    4739                            .dwattr $C$DW$T$53, DW_AT_decl_column(0x03)
    4740                    $C$DW$T$2       .dwtag  DW_TAG_unspecified_type
    4741                            .dwattr $C$DW$T$2, DW_AT_name("void")
    4742                    $C$DW$T$3       .dwtag  DW_TAG_pointer_type
    4743                            .dwattr $C$DW$T$3, DW_AT_type(*$C$DW$T$2)
    4744                            .dwattr $C$DW$T$3, DW_AT_address_class(0x20)
    4745                    $C$DW$T$54      .dwtag  DW_TAG_typedef, DW_AT_name("VLIB_PTR")
    4746                            .dwattr $C$DW$T$54, DW_AT_type(*$C$DW$T$3)
    4747                            .dwattr $C$DW$T$54, DW_AT_language(DW_LANG_C)
    4748                            .dwattr $C$DW$T$54, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\.
    4749                            .dwattr $C$DW$T$54, DW_AT_decl_line(0x5c)
    4750                            .dwattr $C$DW$T$54, DW_AT_decl_column(0x19)
    4751                    $C$DW$T$4       .dwtag  DW_TAG_base_type
    4752                            .dwattr $C$DW$T$4, DW_AT_encoding(DW_ATE_boolean)
    4753                            .dwattr $C$DW$T$4, DW_AT_name("bool")
    4754                            .dwattr $C$DW$T$4, DW_AT_byte_size(0x01)
    4755                    $C$DW$T$5       .dwtag  DW_TAG_base_type
    4756                            .dwattr $C$DW$T$5, DW_AT_encoding(DW_ATE_signed_char)
    4757                            .dwattr $C$DW$T$5, DW_AT_name("signed char")
    4758                            .dwattr $C$DW$T$5, DW_AT_byte_size(0x01)
    4759                    $C$DW$T$82      .dwtag  DW_TAG_pointer_type
    4760                            .dwattr $C$DW$T$82, DW_AT_type(*$C$DW$T$5)
    4761                            .dwattr $C$DW$T$82, DW_AT_address_class(0x20)
    4762                    $C$DW$T$22      .dwtag  DW_TAG_typedef, DW_AT_name("int8_t")
    4763                            .dwattr $C$DW$T$22, DW_AT_type(*$C$DW$T$5)
    4764                            .dwattr $C$DW$T$22, DW_AT_language(DW_LANG_C)
    4765                            .dwattr $C$DW$T$22, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4766                            .dwattr $C$DW$T$22, DW_AT_decl_line(0x2a)
    4767                            .dwattr $C$DW$T$22, DW_AT_decl_column(0x1d)
    4768                    $C$DW$T$23      .dwtag  DW_TAG_pointer_type
    4769                            .dwattr $C$DW$T$23, DW_AT_type(*$C$DW$T$22)
    4770                            .dwattr $C$DW$T$23, DW_AT_address_class(0x20)
    4771                    $C$DW$T$92      .dwtag  DW_TAG_restrict_type
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   95

    4772                            .dwattr $C$DW$T$92, DW_AT_type(*$C$DW$T$23)
    4773                    $C$DW$T$93      .dwtag  DW_TAG_typedef, DW_AT_name("int_least8_t")
    4774                            .dwattr $C$DW$T$93, DW_AT_type(*$C$DW$T$22)
    4775                            .dwattr $C$DW$T$93, DW_AT_language(DW_LANG_C)
    4776                            .dwattr $C$DW$T$93, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4777                            .dwattr $C$DW$T$93, DW_AT_decl_line(0x39)
    4778                            .dwattr $C$DW$T$93, DW_AT_decl_column(0x17)
    4779                    $C$DW$T$6       .dwtag  DW_TAG_base_type
    4780                            .dwattr $C$DW$T$6, DW_AT_encoding(DW_ATE_unsigned_char)
    4781                            .dwattr $C$DW$T$6, DW_AT_name("unsigned char")
    4782                            .dwattr $C$DW$T$6, DW_AT_byte_size(0x01)
    4783                    $C$DW$T$27      .dwtag  DW_TAG_pointer_type
    4784                            .dwattr $C$DW$T$27, DW_AT_type(*$C$DW$T$6)
    4785                            .dwattr $C$DW$T$27, DW_AT_address_class(0x20)
    4786                    $C$DW$T$19      .dwtag  DW_TAG_typedef, DW_AT_name("uint8_t")
    4787                            .dwattr $C$DW$T$19, DW_AT_type(*$C$DW$T$6)
    4788                            .dwattr $C$DW$T$19, DW_AT_language(DW_LANG_C)
    4789                            .dwattr $C$DW$T$19, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4790                            .dwattr $C$DW$T$19, DW_AT_decl_line(0x2b)
    4791                            .dwattr $C$DW$T$19, DW_AT_decl_column(0x1c)
    4792                    $C$DW$T$94      .dwtag  DW_TAG_typedef, DW_AT_name("uint_least8_t")
    4793                            .dwattr $C$DW$T$94, DW_AT_type(*$C$DW$T$19)
    4794                            .dwattr $C$DW$T$94, DW_AT_language(DW_LANG_C)
    4795                            .dwattr $C$DW$T$94, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4796                            .dwattr $C$DW$T$94, DW_AT_decl_line(0x3a)
    4797                            .dwattr $C$DW$T$94, DW_AT_decl_column(0x16)
    4798                    $C$DW$T$7       .dwtag  DW_TAG_base_type
    4799                            .dwattr $C$DW$T$7, DW_AT_encoding(DW_ATE_signed_char)
    4800                            .dwattr $C$DW$T$7, DW_AT_name("wchar_t")
    4801                            .dwattr $C$DW$T$7, DW_AT_byte_size(0x02)
    4802                    $C$DW$T$8       .dwtag  DW_TAG_base_type
    4803                            .dwattr $C$DW$T$8, DW_AT_encoding(DW_ATE_signed)
    4804                            .dwattr $C$DW$T$8, DW_AT_name("short")
    4805                            .dwattr $C$DW$T$8, DW_AT_byte_size(0x02)
    4806                    $C$DW$T$95      .dwtag  DW_TAG_typedef, DW_AT_name("int16_t")
    4807                            .dwattr $C$DW$T$95, DW_AT_type(*$C$DW$T$8)
    4808                            .dwattr $C$DW$T$95, DW_AT_language(DW_LANG_C)
    4809                            .dwattr $C$DW$T$95, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4810                            .dwattr $C$DW$T$95, DW_AT_decl_line(0x2c)
    4811                            .dwattr $C$DW$T$95, DW_AT_decl_column(0x1d)
    4812                    $C$DW$T$96      .dwtag  DW_TAG_typedef, DW_AT_name("int_least16_t")
    4813                            .dwattr $C$DW$T$96, DW_AT_type(*$C$DW$T$95)
    4814                            .dwattr $C$DW$T$96, DW_AT_language(DW_LANG_C)
    4815                            .dwattr $C$DW$T$96, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4816                            .dwattr $C$DW$T$96, DW_AT_decl_line(0x3c)
    4817                            .dwattr $C$DW$T$96, DW_AT_decl_column(0x17)
    4818                    $C$DW$T$9       .dwtag  DW_TAG_base_type
    4819                            .dwattr $C$DW$T$9, DW_AT_encoding(DW_ATE_unsigned)
    4820                            .dwattr $C$DW$T$9, DW_AT_name("unsigned short")
    4821                            .dwattr $C$DW$T$9, DW_AT_byte_size(0x02)
    4822                    $C$DW$T$97      .dwtag  DW_TAG_pointer_type
    4823                            .dwattr $C$DW$T$97, DW_AT_type(*$C$DW$T$9)
    4824                            .dwattr $C$DW$T$97, DW_AT_address_class(0x20)
    4825                    $C$DW$T$20      .dwtag  DW_TAG_typedef, DW_AT_name("uint16_t")
    4826                            .dwattr $C$DW$T$20, DW_AT_type(*$C$DW$T$9)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   96

    4827                            .dwattr $C$DW$T$20, DW_AT_language(DW_LANG_C)
    4828                            .dwattr $C$DW$T$20, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4829                            .dwattr $C$DW$T$20, DW_AT_decl_line(0x2d)
    4830                            .dwattr $C$DW$T$20, DW_AT_decl_column(0x1c)
    4831                    $C$DW$T$21      .dwtag  DW_TAG_pointer_type
    4832                            .dwattr $C$DW$T$21, DW_AT_type(*$C$DW$T$20)
    4833                            .dwattr $C$DW$T$21, DW_AT_address_class(0x20)
    4834                    $C$DW$T$99      .dwtag  DW_TAG_const_type
    4835                            .dwattr $C$DW$T$99, DW_AT_type(*$C$DW$T$20)
    4836                    $C$DW$T$100     .dwtag  DW_TAG_pointer_type
    4837                            .dwattr $C$DW$T$100, DW_AT_type(*$C$DW$T$99)
    4838                            .dwattr $C$DW$T$100, DW_AT_address_class(0x20)
    4839                    $C$DW$T$101     .dwtag  DW_TAG_restrict_type
    4840                            .dwattr $C$DW$T$101, DW_AT_type(*$C$DW$T$100)
    4841                    $C$DW$T$102     .dwtag  DW_TAG_typedef, DW_AT_name("uint_least16_t")
    4842                            .dwattr $C$DW$T$102, DW_AT_type(*$C$DW$T$20)
    4843                            .dwattr $C$DW$T$102, DW_AT_language(DW_LANG_C)
    4844                            .dwattr $C$DW$T$102, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4845                            .dwattr $C$DW$T$102, DW_AT_decl_line(0x3d)
    4846                            .dwattr $C$DW$T$102, DW_AT_decl_column(0x16)
    4847                    $C$DW$T$98      .dwtag  DW_TAG_typedef, DW_AT_name("wchar_t")
    4848                            .dwattr $C$DW$T$98, DW_AT_type(*$C$DW$T$9)
    4849                            .dwattr $C$DW$T$98, DW_AT_language(DW_LANG_C)
    4850                            .dwattr $C$DW$T$98, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4851                            .dwattr $C$DW$T$98, DW_AT_decl_line(0x53)
    4852                            .dwattr $C$DW$T$98, DW_AT_decl_column(0x1a)
    4853                    $C$DW$T$10      .dwtag  DW_TAG_base_type
    4854                            .dwattr $C$DW$T$10, DW_AT_encoding(DW_ATE_signed)
    4855                            .dwattr $C$DW$T$10, DW_AT_name("int")
    4856                            .dwattr $C$DW$T$10, DW_AT_byte_size(0x04)
    4857                    $C$DW$T$126     .dwtag  DW_TAG_typedef, DW_AT_name("fpos_t")
    4858                            .dwattr $C$DW$T$126, DW_AT_type(*$C$DW$T$10)
    4859                            .dwattr $C$DW$T$126, DW_AT_language(DW_LANG_C)
    4860                            .dwattr $C$DW$T$126, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4861                            .dwattr $C$DW$T$126, DW_AT_decl_line(0x53)
    4862                            .dwattr $C$DW$T$126, DW_AT_decl_column(0x0d)
    4863                    $C$DW$T$25      .dwtag  DW_TAG_typedef, DW_AT_name("int32_t")
    4864                            .dwattr $C$DW$T$25, DW_AT_type(*$C$DW$T$10)
    4865                            .dwattr $C$DW$T$25, DW_AT_language(DW_LANG_C)
    4866                            .dwattr $C$DW$T$25, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4867                            .dwattr $C$DW$T$25, DW_AT_decl_line(0x2e)
    4868                            .dwattr $C$DW$T$25, DW_AT_decl_column(0x1d)
    4869                    $C$DW$T$118     .dwtag  DW_TAG_typedef, DW_AT_name("VLIB_CCHandle")
    4870                            .dwattr $C$DW$T$118, DW_AT_type(*$C$DW$T$25)
    4871                            .dwattr $C$DW$T$118, DW_AT_language(DW_LANG_C)
    4872                            .dwattr $C$DW$T$118, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\
    4873                            .dwattr $C$DW$T$118, DW_AT_decl_line(0x77)
    4874                            .dwattr $C$DW$T$118, DW_AT_decl_column(0x11)
    4875                    
    4876                    $C$DW$T$36      .dwtag  DW_TAG_array_type
    4877                            .dwattr $C$DW$T$36, DW_AT_type(*$C$DW$T$25)
    4878                            .dwattr $C$DW$T$36, DW_AT_language(DW_LANG_C)
    4879                            .dwattr $C$DW$T$36, DW_AT_byte_size(0x10)
    4880                    $C$DW$385       .dwtag  DW_TAG_subrange_type
    4881                            .dwattr $C$DW$385, DW_AT_upper_bound(0x03)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   97

    4882                            .dwendtag $C$DW$T$36
    4883                    
    4884                    $C$DW$T$78      .dwtag  DW_TAG_pointer_type
    4885                            .dwattr $C$DW$T$78, DW_AT_type(*$C$DW$T$25)
    4886                            .dwattr $C$DW$T$78, DW_AT_address_class(0x20)
    4887                    $C$DW$T$121     .dwtag  DW_TAG_typedef, DW_AT_name("int_fast16_t")
    4888                            .dwattr $C$DW$T$121, DW_AT_type(*$C$DW$T$25)
    4889                            .dwattr $C$DW$T$121, DW_AT_language(DW_LANG_C)
    4890                            .dwattr $C$DW$T$121, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4891                            .dwattr $C$DW$T$121, DW_AT_decl_line(0x4b)
    4892                            .dwattr $C$DW$T$121, DW_AT_decl_column(0x17)
    4893                    $C$DW$T$122     .dwtag  DW_TAG_typedef, DW_AT_name("int_fast32_t")
    4894                            .dwattr $C$DW$T$122, DW_AT_type(*$C$DW$T$25)
    4895                            .dwattr $C$DW$T$122, DW_AT_language(DW_LANG_C)
    4896                            .dwattr $C$DW$T$122, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4897                            .dwattr $C$DW$T$122, DW_AT_decl_line(0x4e)
    4898                            .dwattr $C$DW$T$122, DW_AT_decl_column(0x17)
    4899                    $C$DW$T$123     .dwtag  DW_TAG_typedef, DW_AT_name("int_fast8_t")
    4900                            .dwattr $C$DW$T$123, DW_AT_type(*$C$DW$T$25)
    4901                            .dwattr $C$DW$T$123, DW_AT_language(DW_LANG_C)
    4902                            .dwattr $C$DW$T$123, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4903                            .dwattr $C$DW$T$123, DW_AT_decl_line(0x49)
    4904                            .dwattr $C$DW$T$123, DW_AT_decl_column(0x17)
    4905                    $C$DW$T$124     .dwtag  DW_TAG_typedef, DW_AT_name("int_least32_t")
    4906                            .dwattr $C$DW$T$124, DW_AT_type(*$C$DW$T$25)
    4907                            .dwattr $C$DW$T$124, DW_AT_language(DW_LANG_C)
    4908                            .dwattr $C$DW$T$124, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4909                            .dwattr $C$DW$T$124, DW_AT_decl_line(0x3e)
    4910                            .dwattr $C$DW$T$124, DW_AT_decl_column(0x17)
    4911                    $C$DW$T$125     .dwtag  DW_TAG_typedef, DW_AT_name("intptr_t")
    4912                            .dwattr $C$DW$T$125, DW_AT_type(*$C$DW$T$10)
    4913                            .dwattr $C$DW$T$125, DW_AT_language(DW_LANG_C)
    4914                            .dwattr $C$DW$T$125, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4915                            .dwattr $C$DW$T$125, DW_AT_decl_line(0x58)
    4916                            .dwattr $C$DW$T$125, DW_AT_decl_column(0x1a)
    4917                    $C$DW$T$11      .dwtag  DW_TAG_base_type
    4918                            .dwattr $C$DW$T$11, DW_AT_encoding(DW_ATE_unsigned)
    4919                            .dwattr $C$DW$T$11, DW_AT_name("unsigned int")
    4920                            .dwattr $C$DW$T$11, DW_AT_byte_size(0x04)
    4921                    $C$DW$T$127     .dwtag  DW_TAG_typedef, DW_AT_name("VLIB_VAL")
    4922                            .dwattr $C$DW$T$127, DW_AT_type(*$C$DW$T$11)
    4923                            .dwattr $C$DW$T$127, DW_AT_language(DW_LANG_C)
    4924                            .dwattr $C$DW$T$127, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\
    4925                            .dwattr $C$DW$T$127, DW_AT_decl_line(0x5d)
    4926                            .dwattr $C$DW$T$127, DW_AT_decl_column(0x17)
    4927                    $C$DW$T$128     .dwtag  DW_TAG_pointer_type
    4928                            .dwattr $C$DW$T$128, DW_AT_type(*$C$DW$T$11)
    4929                            .dwattr $C$DW$T$128, DW_AT_address_class(0x20)
    4930                    $C$DW$T$139     .dwtag  DW_TAG_typedef, DW_AT_name("clock_t")
    4931                            .dwattr $C$DW$T$139, DW_AT_type(*$C$DW$T$11)
    4932                            .dwattr $C$DW$T$139, DW_AT_language(DW_LANG_C)
    4933                            .dwattr $C$DW$T$139, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4934                            .dwattr $C$DW$T$139, DW_AT_decl_line(0x37)
    4935                            .dwattr $C$DW$T$139, DW_AT_decl_column(0x16)
    4936                    $C$DW$T$55      .dwtag  DW_TAG_typedef, DW_AT_name("size_t")
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   98

    4937                            .dwattr $C$DW$T$55, DW_AT_type(*$C$DW$T$11)
    4938                            .dwattr $C$DW$T$55, DW_AT_language(DW_LANG_C)
    4939                            .dwattr $C$DW$T$55, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4940                            .dwattr $C$DW$T$55, DW_AT_decl_line(0x45)
    4941                            .dwattr $C$DW$T$55, DW_AT_decl_column(0x19)
    4942                    $C$DW$T$132     .dwtag  DW_TAG_typedef, DW_AT_name("time_t")
    4943                            .dwattr $C$DW$T$132, DW_AT_type(*$C$DW$T$11)
    4944                            .dwattr $C$DW$T$132, DW_AT_language(DW_LANG_C)
    4945                            .dwattr $C$DW$T$132, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4946                            .dwattr $C$DW$T$132, DW_AT_decl_line(0x38)
    4947                            .dwattr $C$DW$T$132, DW_AT_decl_column(0x16)
    4948                    $C$DW$T$24      .dwtag  DW_TAG_typedef, DW_AT_name("uint32_t")
    4949                            .dwattr $C$DW$T$24, DW_AT_type(*$C$DW$T$11)
    4950                            .dwattr $C$DW$T$24, DW_AT_language(DW_LANG_C)
    4951                            .dwattr $C$DW$T$24, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4952                            .dwattr $C$DW$T$24, DW_AT_decl_line(0x2f)
    4953                            .dwattr $C$DW$T$24, DW_AT_decl_column(0x1c)
    4954                    $C$DW$T$111     .dwtag  DW_TAG_pointer_type
    4955                            .dwattr $C$DW$T$111, DW_AT_type(*$C$DW$T$24)
    4956                            .dwattr $C$DW$T$111, DW_AT_address_class(0x20)
    4957                    $C$DW$T$112     .dwtag  DW_TAG_restrict_type
    4958                            .dwattr $C$DW$T$112, DW_AT_type(*$C$DW$T$111)
    4959                    $C$DW$T$134     .dwtag  DW_TAG_typedef, DW_AT_name("uint_fast16_t")
    4960                            .dwattr $C$DW$T$134, DW_AT_type(*$C$DW$T$24)
    4961                            .dwattr $C$DW$T$134, DW_AT_language(DW_LANG_C)
    4962                            .dwattr $C$DW$T$134, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4963                            .dwattr $C$DW$T$134, DW_AT_decl_line(0x4c)
    4964                            .dwattr $C$DW$T$134, DW_AT_decl_column(0x16)
    4965                    $C$DW$T$135     .dwtag  DW_TAG_typedef, DW_AT_name("uint_fast32_t")
    4966                            .dwattr $C$DW$T$135, DW_AT_type(*$C$DW$T$24)
    4967                            .dwattr $C$DW$T$135, DW_AT_language(DW_LANG_C)
    4968                            .dwattr $C$DW$T$135, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4969                            .dwattr $C$DW$T$135, DW_AT_decl_line(0x4f)
    4970                            .dwattr $C$DW$T$135, DW_AT_decl_column(0x16)
    4971                    $C$DW$T$136     .dwtag  DW_TAG_typedef, DW_AT_name("uint_fast8_t")
    4972                            .dwattr $C$DW$T$136, DW_AT_type(*$C$DW$T$24)
    4973                            .dwattr $C$DW$T$136, DW_AT_language(DW_LANG_C)
    4974                            .dwattr $C$DW$T$136, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4975                            .dwattr $C$DW$T$136, DW_AT_decl_line(0x4a)
    4976                            .dwattr $C$DW$T$136, DW_AT_decl_column(0x16)
    4977                    $C$DW$T$137     .dwtag  DW_TAG_typedef, DW_AT_name("uint_least32_t")
    4978                            .dwattr $C$DW$T$137, DW_AT_type(*$C$DW$T$24)
    4979                            .dwattr $C$DW$T$137, DW_AT_language(DW_LANG_C)
    4980                            .dwattr $C$DW$T$137, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4981                            .dwattr $C$DW$T$137, DW_AT_decl_line(0x3f)
    4982                            .dwattr $C$DW$T$137, DW_AT_decl_column(0x16)
    4983                    $C$DW$T$138     .dwtag  DW_TAG_typedef, DW_AT_name("uintptr_t")
    4984                            .dwattr $C$DW$T$138, DW_AT_type(*$C$DW$T$11)
    4985                            .dwattr $C$DW$T$138, DW_AT_language(DW_LANG_C)
    4986                            .dwattr $C$DW$T$138, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4987                            .dwattr $C$DW$T$138, DW_AT_decl_line(0x59)
    4988                            .dwattr $C$DW$T$138, DW_AT_decl_column(0x1a)
    4989                    $C$DW$T$12      .dwtag  DW_TAG_base_type
    4990                            .dwattr $C$DW$T$12, DW_AT_encoding(DW_ATE_signed)
    4991                            .dwattr $C$DW$T$12, DW_AT_name("__int40_t")
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE   99

    4992                            .dwattr $C$DW$T$12, DW_AT_byte_size(0x08)
    4993                            .dwattr $C$DW$T$12, DW_AT_bit_size(0x28)
    4994                            .dwattr $C$DW$T$12, DW_AT_bit_offset(0x18)
    4995                    $C$DW$T$140     .dwtag  DW_TAG_typedef, DW_AT_name("int40_t")
    4996                            .dwattr $C$DW$T$140, DW_AT_type(*$C$DW$T$12)
    4997                            .dwattr $C$DW$T$140, DW_AT_language(DW_LANG_C)
    4998                            .dwattr $C$DW$T$140, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4999                            .dwattr $C$DW$T$140, DW_AT_decl_line(0x31)
    5000                            .dwattr $C$DW$T$140, DW_AT_decl_column(0x21)
    5001                    $C$DW$T$141     .dwtag  DW_TAG_typedef, DW_AT_name("int_fast40_t")
    5002                            .dwattr $C$DW$T$141, DW_AT_type(*$C$DW$T$140)
    5003                            .dwattr $C$DW$T$141, DW_AT_language(DW_LANG_C)
    5004                            .dwattr $C$DW$T$141, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    5005                            .dwattr $C$DW$T$141, DW_AT_decl_line(0x51)
    5006                            .dwattr $C$DW$T$141, DW_AT_decl_column(0x17)
    5007                    $C$DW$T$142     .dwtag  DW_TAG_typedef, DW_AT_name("int_least40_t")
    5008                            .dwattr $C$DW$T$142, DW_AT_type(*$C$DW$T$140)
    5009                            .dwattr $C$DW$T$142, DW_AT_language(DW_LANG_C)
    5010                            .dwattr $C$DW$T$142, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    5011                            .dwattr $C$DW$T$142, DW_AT_decl_line(0x41)
    5012                            .dwattr $C$DW$T$142, DW_AT_decl_column(0x17)
    5013                    $C$DW$T$13      .dwtag  DW_TAG_base_type
    5014                            .dwattr $C$DW$T$13, DW_AT_encoding(DW_ATE_unsigned)
    5015                            .dwattr $C$DW$T$13, DW_AT_name("unsigned __int40_t")
    5016                            .dwattr $C$DW$T$13, DW_AT_byte_size(0x08)
    5017                            .dwattr $C$DW$T$13, DW_AT_bit_size(0x28)
    5018                            .dwattr $C$DW$T$13, DW_AT_bit_offset(0x18)
    5019                    $C$DW$T$143     .dwtag  DW_TAG_typedef, DW_AT_name("uint40_t")
    5020                            .dwattr $C$DW$T$143, DW_AT_type(*$C$DW$T$13)
    5021                            .dwattr $C$DW$T$143, DW_AT_language(DW_LANG_C)
    5022                            .dwattr $C$DW$T$143, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    5023                            .dwattr $C$DW$T$143, DW_AT_decl_line(0x32)
    5024                            .dwattr $C$DW$T$143, DW_AT_decl_column(0x20)
    5025                    $C$DW$T$144     .dwtag  DW_TAG_typedef, DW_AT_name("uint_fast40_t")
    5026                            .dwattr $C$DW$T$144, DW_AT_type(*$C$DW$T$143)
    5027                            .dwattr $C$DW$T$144, DW_AT_language(DW_LANG_C)
    5028                            .dwattr $C$DW$T$144, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    5029                            .dwattr $C$DW$T$144, DW_AT_decl_line(0x52)
    5030                            .dwattr $C$DW$T$144, DW_AT_decl_column(0x16)
    5031                    $C$DW$T$145     .dwtag  DW_TAG_typedef, DW_AT_name("uint_least40_t")
    5032                            .dwattr $C$DW$T$145, DW_AT_type(*$C$DW$T$143)
    5033                            .dwattr $C$DW$T$145, DW_AT_language(DW_LANG_C)
    5034                            .dwattr $C$DW$T$145, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    5035                            .dwattr $C$DW$T$145, DW_AT_decl_line(0x42)
    5036                            .dwattr $C$DW$T$145, DW_AT_decl_column(0x16)
    5037                    $C$DW$T$14      .dwtag  DW_TAG_base_type
    5038                            .dwattr $C$DW$T$14, DW_AT_encoding(DW_ATE_signed)
    5039                            .dwattr $C$DW$T$14, DW_AT_name("long long")
    5040                            .dwattr $C$DW$T$14, DW_AT_byte_size(0x08)
    5041                    $C$DW$T$147     .dwtag  DW_TAG_typedef, DW_AT_name("int64_t")
    5042                            .dwattr $C$DW$T$147, DW_AT_type(*$C$DW$T$14)
    5043                            .dwattr $C$DW$T$147, DW_AT_language(DW_LANG_C)
    5044                            .dwattr $C$DW$T$147, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    5045                            .dwattr $C$DW$T$147, DW_AT_decl_line(0x34)
    5046                            .dwattr $C$DW$T$147, DW_AT_decl_column(0x21)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE  100

    5047                    $C$DW$T$148     .dwtag  DW_TAG_typedef, DW_AT_name("int_fast64_t")
    5048                            .dwattr $C$DW$T$148, DW_AT_type(*$C$DW$T$147)
    5049                            .dwattr $C$DW$T$148, DW_AT_language(DW_LANG_C)
    5050                            .dwattr $C$DW$T$148, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    5051                            .dwattr $C$DW$T$148, DW_AT_decl_line(0x54)
    5052                            .dwattr $C$DW$T$148, DW_AT_decl_column(0x17)
    5053                    $C$DW$T$149     .dwtag  DW_TAG_typedef, DW_AT_name("int_least64_t")
    5054                            .dwattr $C$DW$T$149, DW_AT_type(*$C$DW$T$147)
    5055                            .dwattr $C$DW$T$149, DW_AT_language(DW_LANG_C)
    5056                            .dwattr $C$DW$T$149, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    5057                            .dwattr $C$DW$T$149, DW_AT_decl_line(0x44)
    5058                            .dwattr $C$DW$T$149, DW_AT_decl_column(0x17)
    5059                    $C$DW$T$150     .dwtag  DW_TAG_typedef, DW_AT_name("intmax_t")
    5060                            .dwattr $C$DW$T$150, DW_AT_type(*$C$DW$T$14)
    5061                            .dwattr $C$DW$T$150, DW_AT_language(DW_LANG_C)
    5062                            .dwattr $C$DW$T$150, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    5063                            .dwattr $C$DW$T$150, DW_AT_decl_line(0x5c)
    5064                            .dwattr $C$DW$T$150, DW_AT_decl_column(0x20)
    5065                    $C$DW$T$15      .dwtag  DW_TAG_base_type
    5066                            .dwattr $C$DW$T$15, DW_AT_encoding(DW_ATE_unsigned)
    5067                            .dwattr $C$DW$T$15, DW_AT_name("unsigned long long")
    5068                            .dwattr $C$DW$T$15, DW_AT_byte_size(0x08)
    5069                    $C$DW$T$152     .dwtag  DW_TAG_pointer_type
    5070                            .dwattr $C$DW$T$152, DW_AT_type(*$C$DW$T$15)
    5071                            .dwattr $C$DW$T$152, DW_AT_address_class(0x20)
    5072                    $C$DW$T$153     .dwtag  DW_TAG_typedef, DW_AT_name("uint64_t")
    5073                            .dwattr $C$DW$T$153, DW_AT_type(*$C$DW$T$15)
    5074                            .dwattr $C$DW$T$153, DW_AT_language(DW_LANG_C)
    5075                            .dwattr $C$DW$T$153, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    5076                            .dwattr $C$DW$T$153, DW_AT_decl_line(0x35)
    5077                            .dwattr $C$DW$T$153, DW_AT_decl_column(0x20)
    5078                    
    5079                    $C$DW$T$154     .dwtag  DW_TAG_array_type
    5080                            .dwattr $C$DW$T$154, DW_AT_type(*$C$DW$T$153)
    5081                            .dwattr $C$DW$T$154, DW_AT_language(DW_LANG_C)
    5082                            .dwattr $C$DW$T$154, DW_AT_byte_size(0x10)
    5083                    $C$DW$386       .dwtag  DW_TAG_subrange_type
    5084                            .dwattr $C$DW$386, DW_AT_upper_bound(0x01)
    5085                            .dwendtag $C$DW$T$154
    5086                    
    5087                    $C$DW$T$155     .dwtag  DW_TAG_typedef, DW_AT_name("uint_fast64_t")
    5088                            .dwattr $C$DW$T$155, DW_AT_type(*$C$DW$T$153)
    5089                            .dwattr $C$DW$T$155, DW_AT_language(DW_LANG_C)
    5090                            .dwattr $C$DW$T$155, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    5091                            .dwattr $C$DW$T$155, DW_AT_decl_line(0x55)
    5092                            .dwattr $C$DW$T$155, DW_AT_decl_column(0x16)
    5093                    $C$DW$T$156     .dwtag  DW_TAG_typedef, DW_AT_name("uint_least64_t")
    5094                            .dwattr $C$DW$T$156, DW_AT_type(*$C$DW$T$153)
    5095                            .dwattr $C$DW$T$156, DW_AT_language(DW_LANG_C)
    5096                            .dwattr $C$DW$T$156, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    5097                            .dwattr $C$DW$T$156, DW_AT_decl_line(0x45)
    5098                            .dwattr $C$DW$T$156, DW_AT_decl_column(0x16)
    5099                    $C$DW$T$157     .dwtag  DW_TAG_typedef, DW_AT_name("uintmax_t")
    5100                            .dwattr $C$DW$T$157, DW_AT_type(*$C$DW$T$15)
    5101                            .dwattr $C$DW$T$157, DW_AT_language(DW_LANG_C)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE  101

    5102                            .dwattr $C$DW$T$157, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    5103                            .dwattr $C$DW$T$157, DW_AT_decl_line(0x5d)
    5104                            .dwattr $C$DW$T$157, DW_AT_decl_column(0x20)
    5105                    $C$DW$T$16      .dwtag  DW_TAG_base_type
    5106                            .dwattr $C$DW$T$16, DW_AT_encoding(DW_ATE_float)
    5107                            .dwattr $C$DW$T$16, DW_AT_name("float")
    5108                            .dwattr $C$DW$T$16, DW_AT_byte_size(0x04)
    5109                    $C$DW$T$158     .dwtag  DW_TAG_typedef, DW_AT_name("VLIB_F32")
    5110                            .dwattr $C$DW$T$158, DW_AT_type(*$C$DW$T$16)
    5111                            .dwattr $C$DW$T$158, DW_AT_language(DW_LANG_C)
    5112                            .dwattr $C$DW$T$158, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\
    5113                            .dwattr $C$DW$T$158, DW_AT_decl_line(0x5b)
    5114                            .dwattr $C$DW$T$158, DW_AT_decl_column(0x0f)
    5115                    $C$DW$T$159     .dwtag  DW_TAG_typedef, DW_AT_name("float32_t")
    5116                            .dwattr $C$DW$T$159, DW_AT_type(*$C$DW$T$16)
    5117                            .dwattr $C$DW$T$159, DW_AT_language(DW_LANG_C)
    5118                            .dwattr $C$DW$T$159, DW_AT_decl_file("C:\VLIB_Tools\CCSV5_4_0\ccsv5\tools\compiler\C6000\inclu
    5119                            .dwattr $C$DW$T$159, DW_AT_decl_line(0x30)
    5120                            .dwattr $C$DW$T$159, DW_AT_decl_column(0x0f)
    5121                    $C$DW$T$17      .dwtag  DW_TAG_base_type
    5122                            .dwattr $C$DW$T$17, DW_AT_encoding(DW_ATE_float)
    5123                            .dwattr $C$DW$T$17, DW_AT_name("double")
    5124                            .dwattr $C$DW$T$17, DW_AT_byte_size(0x08)
    5125                    $C$DW$T$160     .dwtag  DW_TAG_typedef, DW_AT_name("VLIB_D64")
    5126                            .dwattr $C$DW$T$160, DW_AT_type(*$C$DW$T$17)
    5127                            .dwattr $C$DW$T$160, DW_AT_language(DW_LANG_C)
    5128                            .dwattr $C$DW$T$160, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow16\
    5129                            .dwattr $C$DW$T$160, DW_AT_decl_line(0x5a)
    5130                            .dwattr $C$DW$T$160, DW_AT_decl_column(0x10)
    5131                    $C$DW$T$161     .dwtag  DW_TAG_typedef, DW_AT_name("__float2_t")
    5132                            .dwattr $C$DW$T$161, DW_AT_type(*$C$DW$T$17)
    5133                            .dwattr $C$DW$T$161, DW_AT_language(DW_LANG_C)
    5134                            .dwattr $C$DW$T$161, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    5135                            .dwattr $C$DW$T$161, DW_AT_decl_line(0x5f)
    5136                            .dwattr $C$DW$T$161, DW_AT_decl_column(0x14)
    5137                    $C$DW$T$18      .dwtag  DW_TAG_base_type
    5138                            .dwattr $C$DW$T$18, DW_AT_encoding(DW_ATE_float)
    5139                            .dwattr $C$DW$T$18, DW_AT_name("long double")
    5140                            .dwattr $C$DW$T$18, DW_AT_byte_size(0x08)
    5141                    $C$DW$T$33      .dwtag  DW_TAG_base_type
    5142                            .dwattr $C$DW$T$33, DW_AT_encoding(DW_ATE_signed_char)
    5143                            .dwattr $C$DW$T$33, DW_AT_name("signed char")
    5144                            .dwattr $C$DW$T$33, DW_AT_byte_size(0x01)
    5145                    
    5146                    $C$DW$T$34      .dwtag  DW_TAG_array_type
    5147                            .dwattr $C$DW$T$34, DW_AT_type(*$C$DW$T$33)
    5148                            .dwattr $C$DW$T$34, DW_AT_language(DW_LANG_C)
    5149                            .dwattr $C$DW$T$34, DW_AT_byte_size(0x04)
    5150                    $C$DW$387       .dwtag  DW_TAG_subrange_type
    5151                            .dwattr $C$DW$387, DW_AT_upper_bound(0x03)
    5152                            .dwendtag $C$DW$T$34
    5153                    
    5154                    $C$DW$T$62      .dwtag  DW_TAG_pointer_type
    5155                            .dwattr $C$DW$T$62, DW_AT_type(*$C$DW$T$33)
    5156                            .dwattr $C$DW$T$62, DW_AT_address_class(0x20)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE  102

    5157                    $C$DW$T$162     .dwtag  DW_TAG_typedef, DW_AT_name("va_list")
    5158                            .dwattr $C$DW$T$162, DW_AT_type(*$C$DW$T$62)
    5159                            .dwattr $C$DW$T$162, DW_AT_language(DW_LANG_C)
    5160                            .dwattr $C$DW$T$162, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    5161                            .dwattr $C$DW$T$162, DW_AT_decl_line(0x2f)
    5162                            .dwattr $C$DW$T$162, DW_AT_decl_column(0x12)
    5163                    $C$DW$T$103     .dwtag  DW_TAG_const_type
    5164                            .dwattr $C$DW$T$103, DW_AT_type(*$C$DW$T$33)
    5165                    $C$DW$T$104     .dwtag  DW_TAG_pointer_type
    5166                            .dwattr $C$DW$T$104, DW_AT_type(*$C$DW$T$103)
    5167                            .dwattr $C$DW$T$104, DW_AT_address_class(0x20)
    5168                    
    5169                    $C$DW$T$163     .dwtag  DW_TAG_array_type
    5170                            .dwattr $C$DW$T$163, DW_AT_type(*$C$DW$T$33)
    5171                            .dwattr $C$DW$T$163, DW_AT_language(DW_LANG_C)
    5172                    $C$DW$388       .dwtag  DW_TAG_subrange_type
    5173                            .dwendtag $C$DW$T$163
    5174                    
    5175                    
    5176                    $C$DW$T$37      .dwtag  DW_TAG_structure_type
    5177                            .dwattr $C$DW$T$37, DW_AT_name("__simd128_int32_t")
    5178                            .dwattr $C$DW$T$37, DW_AT_byte_size(0x10)
    5179                    $C$DW$389       .dwtag  DW_TAG_member
    5180                            .dwattr $C$DW$389, DW_AT_type(*$C$DW$T$36)
    5181                            .dwattr $C$DW$389, DW_AT_name("_v")
    5182                            .dwattr $C$DW$389, DW_AT_TI_symbol_name("_v")
    5183                            .dwattr $C$DW$389, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    5184                            .dwattr $C$DW$389, DW_AT_accessibility(DW_ACCESS_public)
    5185                            .dwattr $C$DW$389, DW_AT_decl_file("C:\VLIB_Tools\CCSV5_4_0\ccsv5\tools\compiler\C6000\include
    5186                            .dwattr $C$DW$389, DW_AT_decl_line(0x44)
    5187                            .dwattr $C$DW$389, DW_AT_decl_column(0x01)
    5188                            .dwendtag $C$DW$T$37
    5189                    
    5190                            .dwattr $C$DW$T$37, DW_AT_decl_file("C:\VLIB_Tools\CCSV5_4_0\ccsv5\tools\compiler\C6000\includ
    5191                            .dwattr $C$DW$T$37, DW_AT_decl_line(0x44)
    5192                            .dwattr $C$DW$T$37, DW_AT_decl_column(0x01)
    5193                    $C$DW$T$164     .dwtag  DW_TAG_typedef, DW_AT_name("int32x4_t")
    5194                            .dwattr $C$DW$T$164, DW_AT_type(*$C$DW$T$37)
    5195                            .dwattr $C$DW$T$164, DW_AT_language(DW_LANG_C)
    5196                            .dwattr $C$DW$T$164, DW_AT_decl_file("C:\VLIB_Tools\CCSV5_4_0\ccsv5\tools\compiler\C6000\inclu
    5197                            .dwattr $C$DW$T$164, DW_AT_decl_line(0x44)
    5198                            .dwattr $C$DW$T$164, DW_AT_decl_column(0x01)
    5199                    $C$DW$T$165     .dwtag  DW_TAG_typedef, DW_AT_name("__x128_t")
    5200                            .dwattr $C$DW$T$165, DW_AT_type(*$C$DW$T$164)
    5201                            .dwattr $C$DW$T$165, DW_AT_language(DW_LANG_C)
    5202                            .dwattr $C$DW$T$165, DW_AT_decl_file("C:\VLIB_Tools\CCSV5_4_0\ccsv5\tools\compiler\C6000\inclu
    5203                            .dwattr $C$DW$T$165, DW_AT_decl_line(0x46)
    5204                            .dwattr $C$DW$T$165, DW_AT_decl_column(0x13)
    5205                    
    5206                    $C$DW$T$38      .dwtag  DW_TAG_structure_type
    5207                            .dwattr $C$DW$T$38, DW_AT_name("tm")
    5208                            .dwattr $C$DW$T$38, DW_AT_byte_size(0x24)
    5209                    $C$DW$390       .dwtag  DW_TAG_member
    5210                            .dwattr $C$DW$390, DW_AT_type(*$C$DW$T$10)
    5211                            .dwattr $C$DW$390, DW_AT_name("tm_sec")
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE  103

    5212                            .dwattr $C$DW$390, DW_AT_TI_symbol_name("tm_sec")
    5213                            .dwattr $C$DW$390, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    5214                            .dwattr $C$DW$390, DW_AT_accessibility(DW_ACCESS_public)
    5215                            .dwattr $C$DW$390, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    5216                            .dwattr $C$DW$390, DW_AT_decl_line(0x41)
    5217                            .dwattr $C$DW$390, DW_AT_decl_column(0x09)
    5218                    $C$DW$391       .dwtag  DW_TAG_member
    5219                            .dwattr $C$DW$391, DW_AT_type(*$C$DW$T$10)
    5220                            .dwattr $C$DW$391, DW_AT_name("tm_min")
    5221                            .dwattr $C$DW$391, DW_AT_TI_symbol_name("tm_min")
    5222                            .dwattr $C$DW$391, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
    5223                            .dwattr $C$DW$391, DW_AT_accessibility(DW_ACCESS_public)
    5224                            .dwattr $C$DW$391, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    5225                            .dwattr $C$DW$391, DW_AT_decl_line(0x42)
    5226                            .dwattr $C$DW$391, DW_AT_decl_column(0x09)
    5227                    $C$DW$392       .dwtag  DW_TAG_member
    5228                            .dwattr $C$DW$392, DW_AT_type(*$C$DW$T$10)
    5229                            .dwattr $C$DW$392, DW_AT_name("tm_hour")
    5230                            .dwattr $C$DW$392, DW_AT_TI_symbol_name("tm_hour")
    5231                            .dwattr $C$DW$392, DW_AT_data_member_location[DW_OP_plus_uconst 0x8]
    5232                            .dwattr $C$DW$392, DW_AT_accessibility(DW_ACCESS_public)
    5233                            .dwattr $C$DW$392, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    5234                            .dwattr $C$DW$392, DW_AT_decl_line(0x43)
    5235                            .dwattr $C$DW$392, DW_AT_decl_column(0x09)
    5236                    $C$DW$393       .dwtag  DW_TAG_member
    5237                            .dwattr $C$DW$393, DW_AT_type(*$C$DW$T$10)
    5238                            .dwattr $C$DW$393, DW_AT_name("tm_mday")
    5239                            .dwattr $C$DW$393, DW_AT_TI_symbol_name("tm_mday")
    5240                            .dwattr $C$DW$393, DW_AT_data_member_location[DW_OP_plus_uconst 0xc]
    5241                            .dwattr $C$DW$393, DW_AT_accessibility(DW_ACCESS_public)
    5242                            .dwattr $C$DW$393, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    5243                            .dwattr $C$DW$393, DW_AT_decl_line(0x44)
    5244                            .dwattr $C$DW$393, DW_AT_decl_column(0x09)
    5245                    $C$DW$394       .dwtag  DW_TAG_member
    5246                            .dwattr $C$DW$394, DW_AT_type(*$C$DW$T$10)
    5247                            .dwattr $C$DW$394, DW_AT_name("tm_mon")
    5248                            .dwattr $C$DW$394, DW_AT_TI_symbol_name("tm_mon")
    5249                            .dwattr $C$DW$394, DW_AT_data_member_location[DW_OP_plus_uconst 0x10]
    5250                            .dwattr $C$DW$394, DW_AT_accessibility(DW_ACCESS_public)
    5251                            .dwattr $C$DW$394, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    5252                            .dwattr $C$DW$394, DW_AT_decl_line(0x45)
    5253                            .dwattr $C$DW$394, DW_AT_decl_column(0x09)
    5254                    $C$DW$395       .dwtag  DW_TAG_member
    5255                            .dwattr $C$DW$395, DW_AT_type(*$C$DW$T$10)
    5256                            .dwattr $C$DW$395, DW_AT_name("tm_year")
    5257                            .dwattr $C$DW$395, DW_AT_TI_symbol_name("tm_year")
    5258                            .dwattr $C$DW$395, DW_AT_data_member_location[DW_OP_plus_uconst 0x14]
    5259                            .dwattr $C$DW$395, DW_AT_accessibility(DW_ACCESS_public)
    5260                            .dwattr $C$DW$395, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    5261                            .dwattr $C$DW$395, DW_AT_decl_line(0x46)
    5262                            .dwattr $C$DW$395, DW_AT_decl_column(0x09)
    5263                    $C$DW$396       .dwtag  DW_TAG_member
    5264                            .dwattr $C$DW$396, DW_AT_type(*$C$DW$T$10)
    5265                            .dwattr $C$DW$396, DW_AT_name("tm_wday")
    5266                            .dwattr $C$DW$396, DW_AT_TI_symbol_name("tm_wday")
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE  104

    5267                            .dwattr $C$DW$396, DW_AT_data_member_location[DW_OP_plus_uconst 0x18]
    5268                            .dwattr $C$DW$396, DW_AT_accessibility(DW_ACCESS_public)
    5269                            .dwattr $C$DW$396, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    5270                            .dwattr $C$DW$396, DW_AT_decl_line(0x47)
    5271                            .dwattr $C$DW$396, DW_AT_decl_column(0x09)
    5272                    $C$DW$397       .dwtag  DW_TAG_member
    5273                            .dwattr $C$DW$397, DW_AT_type(*$C$DW$T$10)
    5274                            .dwattr $C$DW$397, DW_AT_name("tm_yday")
    5275                            .dwattr $C$DW$397, DW_AT_TI_symbol_name("tm_yday")
    5276                            .dwattr $C$DW$397, DW_AT_data_member_location[DW_OP_plus_uconst 0x1c]
    5277                            .dwattr $C$DW$397, DW_AT_accessibility(DW_ACCESS_public)
    5278                            .dwattr $C$DW$397, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    5279                            .dwattr $C$DW$397, DW_AT_decl_line(0x48)
    5280                            .dwattr $C$DW$397, DW_AT_decl_column(0x09)
    5281                    $C$DW$398       .dwtag  DW_TAG_member
    5282                            .dwattr $C$DW$398, DW_AT_type(*$C$DW$T$10)
    5283                            .dwattr $C$DW$398, DW_AT_name("tm_isdst")
    5284                            .dwattr $C$DW$398, DW_AT_TI_symbol_name("tm_isdst")
    5285                            .dwattr $C$DW$398, DW_AT_data_member_location[DW_OP_plus_uconst 0x20]
    5286                            .dwattr $C$DW$398, DW_AT_accessibility(DW_ACCESS_public)
    5287                            .dwattr $C$DW$398, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    5288                            .dwattr $C$DW$398, DW_AT_decl_line(0x49)
    5289                            .dwattr $C$DW$398, DW_AT_decl_column(0x09)
    5290                            .dwendtag $C$DW$T$38
    5291                    
    5292                            .dwattr $C$DW$T$38, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    5293                            .dwattr $C$DW$T$38, DW_AT_decl_line(0x3f)
    5294                            .dwattr $C$DW$T$38, DW_AT_decl_column(0x08)
    5295                            .dwattr $C$DW$CU, DW_AT_language(DW_LANG_C)
    5296                    
    5297                    ;***************************************************************
    5298                    ;* DWARF CIE ENTRIES                                           *
    5299                    ;***************************************************************
    5300                    
    5301                    $C$DW$CIE       .dwcie 19
    5302                            .dwcfi  cfa_register, 31
    5303                            .dwcfi  cfa_offset, 0
    5304                            .dwcfi  undefined, 0
    5305                            .dwcfi  undefined, 1
    5306                            .dwcfi  undefined, 2
    5307                            .dwcfi  undefined, 3
    5308                            .dwcfi  undefined, 4
    5309                            .dwcfi  undefined, 5
    5310                            .dwcfi  undefined, 6
    5311                            .dwcfi  undefined, 7
    5312                            .dwcfi  undefined, 8
    5313                            .dwcfi  undefined, 9
    5314                            .dwcfi  same_value, 10
    5315                            .dwcfi  same_value, 11
    5316                            .dwcfi  same_value, 12
    5317                            .dwcfi  same_value, 13
    5318                            .dwcfi  same_value, 14
    5319                            .dwcfi  same_value, 15
    5320                            .dwcfi  undefined, 16
    5321                            .dwcfi  undefined, 17
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE  105

    5322                            .dwcfi  undefined, 18
    5323                            .dwcfi  undefined, 19
    5324                            .dwcfi  undefined, 20
    5325                            .dwcfi  undefined, 21
    5326                            .dwcfi  undefined, 22
    5327                            .dwcfi  undefined, 23
    5328                            .dwcfi  undefined, 24
    5329                            .dwcfi  undefined, 25
    5330                            .dwcfi  same_value, 26
    5331                            .dwcfi  same_value, 27
    5332                            .dwcfi  same_value, 28
    5333                            .dwcfi  same_value, 29
    5334                            .dwcfi  same_value, 30
    5335                            .dwcfi  same_value, 31
    5336                            .dwcfi  same_value, 32
    5337                            .dwcfi  undefined, 33
    5338                            .dwcfi  undefined, 34
    5339                            .dwcfi  undefined, 35
    5340                            .dwcfi  undefined, 36
    5341                            .dwcfi  undefined, 37
    5342                            .dwcfi  undefined, 38
    5343                            .dwcfi  undefined, 39
    5344                            .dwcfi  undefined, 40
    5345                            .dwcfi  undefined, 41
    5346                            .dwcfi  undefined, 42
    5347                            .dwcfi  undefined, 43
    5348                            .dwcfi  undefined, 44
    5349                            .dwcfi  undefined, 45
    5350                            .dwcfi  undefined, 46
    5351                            .dwcfi  undefined, 47
    5352                            .dwcfi  undefined, 48
    5353                            .dwcfi  undefined, 49
    5354                            .dwcfi  undefined, 50
    5355                            .dwcfi  undefined, 51
    5356                            .dwcfi  undefined, 52
    5357                            .dwcfi  undefined, 53
    5358                            .dwcfi  undefined, 54
    5359                            .dwcfi  undefined, 55
    5360                            .dwcfi  undefined, 56
    5361                            .dwcfi  undefined, 57
    5362                            .dwcfi  undefined, 58
    5363                            .dwcfi  undefined, 59
    5364                            .dwcfi  undefined, 60
    5365                            .dwcfi  undefined, 61
    5366                            .dwcfi  undefined, 62
    5367                            .dwcfi  undefined, 63
    5368                            .dwcfi  undefined, 64
    5369                            .dwcfi  undefined, 65
    5370                            .dwcfi  undefined, 66
    5371                            .dwcfi  undefined, 67
    5372                            .dwcfi  undefined, 68
    5373                            .dwcfi  undefined, 69
    5374                            .dwcfi  undefined, 70
    5375                            .dwcfi  undefined, 71
    5376                            .dwcfi  undefined, 72
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE  106

    5377                            .dwcfi  undefined, 73
    5378                            .dwcfi  undefined, 74
    5379                            .dwcfi  undefined, 75
    5380                            .dwcfi  undefined, 76
    5381                            .dwcfi  undefined, 77
    5382                            .dwcfi  undefined, 78
    5383                            .dwcfi  undefined, 79
    5384                            .dwcfi  undefined, 80
    5385                            .dwcfi  undefined, 81
    5386                            .dwcfi  undefined, 82
    5387                            .dwcfi  undefined, 83
    5388                            .dwcfi  undefined, 84
    5389                            .dwcfi  undefined, 85
    5390                            .dwcfi  undefined, 86
    5391                            .dwcfi  undefined, 87
    5392                            .dwcfi  undefined, 88
    5393                            .dwcfi  undefined, 89
    5394                            .dwcfi  undefined, 90
    5395                            .dwcfi  undefined, 91
    5396                            .dwcfi  undefined, 92
    5397                            .dwcfi  undefined, 93
    5398                            .dwcfi  undefined, 94
    5399                            .dwcfi  undefined, 95
    5400                            .dwcfi  undefined, 96
    5401                            .dwcfi  undefined, 97
    5402                            .dwcfi  undefined, 98
    5403                            .dwcfi  undefined, 99
    5404                            .dwcfi  undefined, 100
    5405                            .dwcfi  undefined, 101
    5406                            .dwcfi  undefined, 102
    5407                            .dwcfi  undefined, 103
    5408                            .dwcfi  undefined, 104
    5409                            .dwcfi  undefined, 105
    5410                            .dwcfi  undefined, 106
    5411                            .dwcfi  undefined, 107
    5412                            .dwcfi  undefined, 108
    5413                            .dwcfi  undefined, 109
    5414                            .dwcfi  undefined, 110
    5415                            .dwcfi  undefined, 111
    5416                            .dwcfi  undefined, 112
    5417                            .dwcfi  undefined, 113
    5418                            .dwcfi  undefined, 114
    5419                            .dwcfi  undefined, 115
    5420                            .dwcfi  undefined, 116
    5421                            .dwcfi  undefined, 117
    5422                            .dwcfi  undefined, 118
    5423                            .dwcfi  undefined, 119
    5424                            .dwcfi  undefined, 120
    5425                            .dwcfi  undefined, 121
    5426                            .dwcfi  undefined, 122
    5427                            .dwcfi  undefined, 123
    5428                            .dwcfi  undefined, 124
    5429                            .dwcfi  undefined, 125
    5430                            .dwcfi  undefined, 126
    5431                            .dwcfi  undefined, 127
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:44 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow16/VLIB_disparity_SAD_firstRow16_d.se66 PAGE  107

    5432                            .dwendentry
    5433                            .dwendtag $C$DW$CU
    5434                    

No Assembly Errors, No Assembly Warnings
