create libxil.a
addlib /home/yian/project/FPGA/diansai/backup/p1_2025_G_fx/vitis/platform0/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/libsrc/build_configs/gen_bsp/libsrc/xadcps/src/libxadcps.a
addlib /home/yian/project/FPGA/diansai/backup/p1_2025_G_fx/vitis/platform0/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/libsrc/build_configs/gen_bsp/libsrc/uartps/src/libuartps.a
addlib /home/yian/project/FPGA/diansai/backup/p1_2025_G_fx/vitis/platform0/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/libsrc/build_configs/gen_bsp/libsrc/sdps/src/libsdps.a
addlib /home/yian/project/FPGA/diansai/backup/p1_2025_G_fx/vitis/platform0/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/libsrc/build_configs/gen_bsp/libsrc/scuwdt/src/libscuwdt.a
addlib /home/yian/project/FPGA/diansai/backup/p1_2025_G_fx/vitis/platform0/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/libsrc/build_configs/gen_bsp/libsrc/scutimer/src/libscutimer.a
addlib /home/yian/project/FPGA/diansai/backup/p1_2025_G_fx/vitis/platform0/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/libsrc/build_configs/gen_bsp/libsrc/scugic/src/libscugic.a
addlib /home/yian/project/FPGA/diansai/backup/p1_2025_G_fx/vitis/platform0/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/libsrc/build_configs/gen_bsp/libsrc/dmaps/src/libdmaps.a
addlib /home/yian/project/FPGA/diansai/backup/p1_2025_G_fx/vitis/platform0/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/libsrc/build_configs/gen_bsp/libsrc/devcfg/src/libdevcfg.a
addlib /home/yian/project/FPGA/diansai/backup/p1_2025_G_fx/vitis/platform0/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/libsrc/build_configs/gen_bsp/libsrc/coresightps_dcc/src/libcoresightps_dcc.a
save
end
