/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [7:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [11:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [9:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [2:0] celloutsig_0_1z;
  reg [4:0] celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire [14:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire [22:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  reg [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = celloutsig_1_4z ? celloutsig_1_3z[2] : celloutsig_1_1z[6];
  assign celloutsig_0_5z = in_data[18] ? celloutsig_0_0z[2] : in_data[52];
  assign celloutsig_1_11z = celloutsig_1_1z[0] ? celloutsig_1_5z[0] : celloutsig_1_3z[14];
  assign celloutsig_0_14z = celloutsig_0_7z ? in_data[44] : celloutsig_0_9z[0];
  assign celloutsig_0_8z = ~((celloutsig_0_0z[0] | celloutsig_0_4z[9]) & celloutsig_0_1z[0]);
  assign celloutsig_1_4z = celloutsig_1_2z[3] ^ celloutsig_1_3z[3];
  assign celloutsig_1_15z = celloutsig_1_1z[1] ^ celloutsig_1_8z;
  assign celloutsig_0_1z = in_data[38:36] + in_data[57:55];
  assign celloutsig_0_35z = { celloutsig_0_14z, celloutsig_0_13z } > celloutsig_0_11z[10:0];
  assign celloutsig_0_11z = in_data[24:13] % { 1'h1, celloutsig_0_4z[11:10], celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_1_2z = celloutsig_1_0z ? in_data[176:170] : celloutsig_1_1z[7:1];
  assign celloutsig_1_3z = celloutsig_1_0z ? in_data[175:153] : { in_data[179:173], celloutsig_1_2z, 2'h0, celloutsig_1_2z };
  assign celloutsig_0_10z = { in_data[86:74], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_6z } != { celloutsig_0_1z[2], celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[173:171] !== in_data[152:150];
  assign celloutsig_0_12z = in_data[46:43] !== { celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_2z };
  assign celloutsig_0_9z = { celloutsig_0_4z[4:3], celloutsig_0_7z } | celloutsig_0_4z[10:8];
  assign celloutsig_0_13z = { celloutsig_0_0z[6:0], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_3z } | { celloutsig_0_4z[13:5], celloutsig_0_2z };
  assign celloutsig_0_34z = & { celloutsig_0_26z[3:2], celloutsig_0_9z };
  assign celloutsig_1_19z = & { celloutsig_1_17z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_3z[11:10], celloutsig_1_2z };
  assign celloutsig_1_17z = | { celloutsig_1_3z[18:9], celloutsig_1_5z };
  assign celloutsig_1_18z = | { celloutsig_1_5z[3:1], celloutsig_1_15z, celloutsig_1_11z };
  assign celloutsig_0_7z = | { celloutsig_0_0z[7], celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_3z = | { in_data[57], celloutsig_0_0z };
  assign celloutsig_1_7z = celloutsig_1_2z[3] & celloutsig_1_0z;
  assign celloutsig_0_6z = ~^ { in_data[66:52], celloutsig_0_5z };
  assign celloutsig_0_2z = ~^ in_data[93:83];
  assign celloutsig_1_1z = { in_data[189:182], celloutsig_1_0z } - { in_data[168:162], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_0z = in_data[32:25] ~^ in_data[34:27];
  assign celloutsig_0_4z = { celloutsig_0_0z[5:1], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z } ~^ { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_8z = ~((celloutsig_1_6z & celloutsig_1_2z[0]) | celloutsig_1_7z);
  always_latch
    if (clkin_data[64]) celloutsig_1_5z = 4'h0;
    else if (clkin_data[0]) celloutsig_1_5z = celloutsig_1_3z[20:17];
  always_latch
    if (clkin_data[32]) celloutsig_0_26z = 5'h00;
    else if (!celloutsig_1_18z) celloutsig_0_26z = { celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_1z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z, celloutsig_0_35z };
endmodule
