







.version 7.0
.target sm_80
.address_size 64



.visible .entry _Z30mgpu_distribute_2D3D_rs_kernelI6float2Li2EEv10dcontrol_tIXT0_EjE(
.param .align 8 .b8 _Z30mgpu_distribute_2D3D_rs_kernelI6float2Li2EEv10dcontrol_tIXT0_EjE_param_0[40]
)
{
.local .align 8 .b8 __local_depot0[40];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<4>;
.reg .b32 %r<29>;
.reg .b64 %rd<17>;


mov.u64 %SPL, __local_depot0;
ld.param.u64 %rd7, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li2EEv10dcontrol_tIXT0_EjE_param_0+32];
ld.param.u64 %rd6, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li2EEv10dcontrol_tIXT0_EjE_param_0+24];
ld.param.u64 %rd5, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li2EEv10dcontrol_tIXT0_EjE_param_0+16];
ld.param.u32 %r12, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li2EEv10dcontrol_tIXT0_EjE_param_0+8];
ld.param.u32 %r11, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li2EEv10dcontrol_tIXT0_EjE_param_0+4];
ld.param.u32 %r10, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li2EEv10dcontrol_tIXT0_EjE_param_0];
add.u64 %rd1, %SPL, 0;
st.local.v2.u32 [%rd1], {%r10, %r11};
add.s64 %rd2, %rd1, 8;
st.local.u32 [%rd1+8], %r12;
st.local.u64 [%rd1+16], %rd5;
st.local.u64 [%rd1+24], %rd6;
st.local.u64 [%rd1+32], %rd7;
mov.u32 %r13, %ntid.x;
mov.u32 %r14, %ctaid.x;
mov.u32 %r15, %tid.x;
mad.lo.s32 %r27, %r13, %r14, %r15;
setp.ge.u32	%p1, %r27, %r12;
@%p1 bra BB0_4;

ld.local.u32 %r2, [%rd2];
ld.local.u32 %r16, [%rd2+-4];
mul.lo.s32 %r17, %r2, %r16;
setp.ge.u32	%p2, %r27, %r17;
@%p2 bra BB0_4;

div.u32 %r18, %r27, %r10;
mul.wide.s32 %rd9, %r18, 8;
add.s64 %rd10, %rd1, %rd9;
ld.local.u64 %rd3, [%rd10+24];
ld.local.u64 %rd4, [%rd2+8];
ld.local.v2.u32 {%r19, %r20}, [%rd1];
mul.lo.s32 %r4, %r2, %r20;
mul.lo.s32 %r22, %r18, %r10;
sub.s32 %r28, %r27, %r22;

BB0_3:
mul.wide.s32 %rd13, %r28, 8;
add.s64 %rd14, %rd3, %rd13;
mul.wide.s32 %rd15, %r27, 8;
add.s64 %rd16, %rd4, %rd15;
ld.v2.u32 {%r23, %r24}, [%rd16];
st.v2.u32 [%rd14], {%r23, %r24};
add.s32 %r28, %r19, %r28;
add.s32 %r27, %r2, %r27;
setp.lt.u32	%p3, %r27, %r4;
@%p3 bra BB0_3;

BB0_4:
ret;
}


.visible .entry _Z30mgpu_distribute_2D3D_rs_kernelI6float2Li3EEv10dcontrol_tIXT0_EjE(
.param .align 8 .b8 _Z30mgpu_distribute_2D3D_rs_kernelI6float2Li3EEv10dcontrol_tIXT0_EjE_param_0[48]
)
{
.local .align 8 .b8 __local_depot1[48];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<4>;
.reg .b32 %r<29>;
.reg .b64 %rd<18>;


mov.u64 %SPL, __local_depot1;
ld.param.u64 %rd8, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li3EEv10dcontrol_tIXT0_EjE_param_0+40];
ld.param.u64 %rd7, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li3EEv10dcontrol_tIXT0_EjE_param_0+32];
ld.param.u64 %rd6, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li3EEv10dcontrol_tIXT0_EjE_param_0+24];
ld.param.u64 %rd5, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li3EEv10dcontrol_tIXT0_EjE_param_0+16];
ld.param.u32 %r12, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li3EEv10dcontrol_tIXT0_EjE_param_0+8];
ld.param.u32 %r11, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li3EEv10dcontrol_tIXT0_EjE_param_0+4];
ld.param.u32 %r10, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li3EEv10dcontrol_tIXT0_EjE_param_0];
add.u64 %rd1, %SPL, 0;
st.local.v2.u32 [%rd1], {%r10, %r11};
add.s64 %rd2, %rd1, 8;
st.local.u32 [%rd1+8], %r12;
st.local.u64 [%rd1+16], %rd5;
st.local.u64 [%rd1+24], %rd6;
st.local.u64 [%rd1+32], %rd7;
st.local.u64 [%rd1+40], %rd8;
mov.u32 %r13, %ntid.x;
mov.u32 %r14, %ctaid.x;
mov.u32 %r15, %tid.x;
mad.lo.s32 %r27, %r13, %r14, %r15;
setp.ge.u32	%p1, %r27, %r12;
@%p1 bra BB1_4;

ld.local.u32 %r2, [%rd2];
ld.local.u32 %r16, [%rd2+-4];
mul.lo.s32 %r17, %r2, %r16;
setp.ge.u32	%p2, %r27, %r17;
@%p2 bra BB1_4;

div.u32 %r18, %r27, %r10;
mul.wide.s32 %rd10, %r18, 8;
add.s64 %rd11, %rd1, %rd10;
ld.local.u64 %rd3, [%rd11+24];
ld.local.u64 %rd4, [%rd2+8];
ld.local.v2.u32 {%r19, %r20}, [%rd1];
mul.lo.s32 %r4, %r2, %r20;
mul.lo.s32 %r22, %r18, %r10;
sub.s32 %r28, %r27, %r22;

BB1_3:
mul.wide.s32 %rd14, %r28, 8;
add.s64 %rd15, %rd3, %rd14;
mul.wide.s32 %rd16, %r27, 8;
add.s64 %rd17, %rd4, %rd16;
ld.v2.u32 {%r23, %r24}, [%rd17];
st.v2.u32 [%rd15], {%r23, %r24};
add.s32 %r28, %r19, %r28;
add.s32 %r27, %r2, %r27;
setp.lt.u32	%p3, %r27, %r4;
@%p3 bra BB1_3;

BB1_4:
ret;
}


.visible .entry _Z30mgpu_distribute_2D3D_rs_kernelI6float2Li4EEv10dcontrol_tIXT0_EjE(
.param .align 8 .b8 _Z30mgpu_distribute_2D3D_rs_kernelI6float2Li4EEv10dcontrol_tIXT0_EjE_param_0[56]
)
{
.local .align 8 .b8 __local_depot2[56];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<4>;
.reg .b32 %r<29>;
.reg .b64 %rd<19>;


mov.u64 %SPL, __local_depot2;
ld.param.u64 %rd9, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li4EEv10dcontrol_tIXT0_EjE_param_0+48];
ld.param.u64 %rd8, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li4EEv10dcontrol_tIXT0_EjE_param_0+40];
ld.param.u64 %rd7, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li4EEv10dcontrol_tIXT0_EjE_param_0+32];
ld.param.u64 %rd6, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li4EEv10dcontrol_tIXT0_EjE_param_0+24];
ld.param.u64 %rd5, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li4EEv10dcontrol_tIXT0_EjE_param_0+16];
ld.param.u32 %r12, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li4EEv10dcontrol_tIXT0_EjE_param_0+8];
ld.param.u32 %r11, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li4EEv10dcontrol_tIXT0_EjE_param_0+4];
ld.param.u32 %r10, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li4EEv10dcontrol_tIXT0_EjE_param_0];
add.u64 %rd1, %SPL, 0;
st.local.v2.u32 [%rd1], {%r10, %r11};
add.s64 %rd2, %rd1, 8;
st.local.u32 [%rd1+8], %r12;
st.local.u64 [%rd1+16], %rd5;
st.local.u64 [%rd1+24], %rd6;
st.local.u64 [%rd1+32], %rd7;
st.local.u64 [%rd1+40], %rd8;
st.local.u64 [%rd1+48], %rd9;
mov.u32 %r13, %ntid.x;
mov.u32 %r14, %ctaid.x;
mov.u32 %r15, %tid.x;
mad.lo.s32 %r27, %r13, %r14, %r15;
setp.ge.u32	%p1, %r27, %r12;
@%p1 bra BB2_4;

ld.local.u32 %r2, [%rd2];
ld.local.u32 %r16, [%rd2+-4];
mul.lo.s32 %r17, %r2, %r16;
setp.ge.u32	%p2, %r27, %r17;
@%p2 bra BB2_4;

div.u32 %r18, %r27, %r10;
mul.wide.s32 %rd11, %r18, 8;
add.s64 %rd12, %rd1, %rd11;
ld.local.u64 %rd3, [%rd12+24];
ld.local.u64 %rd4, [%rd2+8];
ld.local.v2.u32 {%r19, %r20}, [%rd1];
mul.lo.s32 %r4, %r2, %r20;
mul.lo.s32 %r22, %r18, %r10;
sub.s32 %r28, %r27, %r22;

BB2_3:
mul.wide.s32 %rd15, %r28, 8;
add.s64 %rd16, %rd3, %rd15;
mul.wide.s32 %rd17, %r27, 8;
add.s64 %rd18, %rd4, %rd17;
ld.v2.u32 {%r23, %r24}, [%rd18];
st.v2.u32 [%rd16], {%r23, %r24};
add.s32 %r28, %r19, %r28;
add.s32 %r27, %r2, %r27;
setp.lt.u32	%p3, %r27, %r4;
@%p3 bra BB2_3;

BB2_4:
ret;
}


.visible .entry _Z30mgpu_distribute_2D3D_rs_kernelI6float2Li5EEv10dcontrol_tIXT0_EjE(
.param .align 8 .b8 _Z30mgpu_distribute_2D3D_rs_kernelI6float2Li5EEv10dcontrol_tIXT0_EjE_param_0[64]
)
{
.local .align 8 .b8 __local_depot3[64];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<4>;
.reg .b32 %r<29>;
.reg .b64 %rd<20>;


mov.u64 %SPL, __local_depot3;
ld.param.u64 %rd10, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li5EEv10dcontrol_tIXT0_EjE_param_0+56];
ld.param.u64 %rd9, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li5EEv10dcontrol_tIXT0_EjE_param_0+48];
ld.param.u64 %rd8, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li5EEv10dcontrol_tIXT0_EjE_param_0+40];
ld.param.u64 %rd7, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li5EEv10dcontrol_tIXT0_EjE_param_0+32];
ld.param.u64 %rd6, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li5EEv10dcontrol_tIXT0_EjE_param_0+24];
ld.param.u64 %rd5, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li5EEv10dcontrol_tIXT0_EjE_param_0+16];
ld.param.u32 %r12, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li5EEv10dcontrol_tIXT0_EjE_param_0+8];
ld.param.u32 %r11, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li5EEv10dcontrol_tIXT0_EjE_param_0+4];
ld.param.u32 %r10, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li5EEv10dcontrol_tIXT0_EjE_param_0];
add.u64 %rd1, %SPL, 0;
st.local.v2.u32 [%rd1], {%r10, %r11};
add.s64 %rd2, %rd1, 8;
st.local.u32 [%rd1+8], %r12;
st.local.u64 [%rd1+16], %rd5;
st.local.u64 [%rd1+24], %rd6;
st.local.u64 [%rd1+32], %rd7;
st.local.u64 [%rd1+40], %rd8;
st.local.u64 [%rd1+48], %rd9;
st.local.u64 [%rd1+56], %rd10;
mov.u32 %r13, %ntid.x;
mov.u32 %r14, %ctaid.x;
mov.u32 %r15, %tid.x;
mad.lo.s32 %r27, %r13, %r14, %r15;
setp.ge.u32	%p1, %r27, %r12;
@%p1 bra BB3_4;

ld.local.u32 %r2, [%rd2];
ld.local.u32 %r16, [%rd2+-4];
mul.lo.s32 %r17, %r2, %r16;
setp.ge.u32	%p2, %r27, %r17;
@%p2 bra BB3_4;

div.u32 %r18, %r27, %r10;
mul.wide.s32 %rd12, %r18, 8;
add.s64 %rd13, %rd1, %rd12;
ld.local.u64 %rd3, [%rd13+24];
ld.local.u64 %rd4, [%rd2+8];
ld.local.v2.u32 {%r19, %r20}, [%rd1];
mul.lo.s32 %r4, %r2, %r20;
mul.lo.s32 %r22, %r18, %r10;
sub.s32 %r28, %r27, %r22;

BB3_3:
mul.wide.s32 %rd16, %r28, 8;
add.s64 %rd17, %rd3, %rd16;
mul.wide.s32 %rd18, %r27, 8;
add.s64 %rd19, %rd4, %rd18;
ld.v2.u32 {%r23, %r24}, [%rd19];
st.v2.u32 [%rd17], {%r23, %r24};
add.s32 %r28, %r19, %r28;
add.s32 %r27, %r2, %r27;
setp.lt.u32	%p3, %r27, %r4;
@%p3 bra BB3_3;

BB3_4:
ret;
}


.visible .entry _Z30mgpu_distribute_2D3D_rs_kernelI6float2Li6EEv10dcontrol_tIXT0_EjE(
.param .align 8 .b8 _Z30mgpu_distribute_2D3D_rs_kernelI6float2Li6EEv10dcontrol_tIXT0_EjE_param_0[72]
)
{
.local .align 8 .b8 __local_depot4[72];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<4>;
.reg .b32 %r<29>;
.reg .b64 %rd<21>;


mov.u64 %SPL, __local_depot4;
ld.param.u64 %rd11, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li6EEv10dcontrol_tIXT0_EjE_param_0+64];
ld.param.u64 %rd10, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li6EEv10dcontrol_tIXT0_EjE_param_0+56];
ld.param.u64 %rd9, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li6EEv10dcontrol_tIXT0_EjE_param_0+48];
ld.param.u64 %rd8, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li6EEv10dcontrol_tIXT0_EjE_param_0+40];
ld.param.u64 %rd7, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li6EEv10dcontrol_tIXT0_EjE_param_0+32];
ld.param.u64 %rd6, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li6EEv10dcontrol_tIXT0_EjE_param_0+24];
ld.param.u64 %rd5, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li6EEv10dcontrol_tIXT0_EjE_param_0+16];
ld.param.u32 %r12, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li6EEv10dcontrol_tIXT0_EjE_param_0+8];
ld.param.u32 %r11, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li6EEv10dcontrol_tIXT0_EjE_param_0+4];
ld.param.u32 %r10, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li6EEv10dcontrol_tIXT0_EjE_param_0];
add.u64 %rd1, %SPL, 0;
st.local.v2.u32 [%rd1], {%r10, %r11};
add.s64 %rd2, %rd1, 8;
st.local.u32 [%rd1+8], %r12;
st.local.u64 [%rd1+16], %rd5;
st.local.u64 [%rd1+24], %rd6;
st.local.u64 [%rd1+32], %rd7;
st.local.u64 [%rd1+40], %rd8;
st.local.u64 [%rd1+48], %rd9;
st.local.u64 [%rd1+56], %rd10;
st.local.u64 [%rd1+64], %rd11;
mov.u32 %r13, %ntid.x;
mov.u32 %r14, %ctaid.x;
mov.u32 %r15, %tid.x;
mad.lo.s32 %r27, %r13, %r14, %r15;
setp.ge.u32	%p1, %r27, %r12;
@%p1 bra BB4_4;

ld.local.u32 %r2, [%rd2];
ld.local.u32 %r16, [%rd2+-4];
mul.lo.s32 %r17, %r2, %r16;
setp.ge.u32	%p2, %r27, %r17;
@%p2 bra BB4_4;

div.u32 %r18, %r27, %r10;
mul.wide.s32 %rd13, %r18, 8;
add.s64 %rd14, %rd1, %rd13;
ld.local.u64 %rd3, [%rd14+24];
ld.local.u64 %rd4, [%rd2+8];
ld.local.v2.u32 {%r19, %r20}, [%rd1];
mul.lo.s32 %r4, %r2, %r20;
mul.lo.s32 %r22, %r18, %r10;
sub.s32 %r28, %r27, %r22;

BB4_3:
mul.wide.s32 %rd17, %r28, 8;
add.s64 %rd18, %rd3, %rd17;
mul.wide.s32 %rd19, %r27, 8;
add.s64 %rd20, %rd4, %rd19;
ld.v2.u32 {%r23, %r24}, [%rd20];
st.v2.u32 [%rd18], {%r23, %r24};
add.s32 %r28, %r19, %r28;
add.s32 %r27, %r2, %r27;
setp.lt.u32	%p3, %r27, %r4;
@%p3 bra BB4_3;

BB4_4:
ret;
}


.visible .entry _Z30mgpu_distribute_2D3D_rs_kernelI6float2Li7EEv10dcontrol_tIXT0_EjE(
.param .align 8 .b8 _Z30mgpu_distribute_2D3D_rs_kernelI6float2Li7EEv10dcontrol_tIXT0_EjE_param_0[80]
)
{
.local .align 8 .b8 __local_depot5[80];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<4>;
.reg .b32 %r<29>;
.reg .b64 %rd<22>;


mov.u64 %SPL, __local_depot5;
ld.param.u64 %rd12, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li7EEv10dcontrol_tIXT0_EjE_param_0+72];
ld.param.u64 %rd11, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li7EEv10dcontrol_tIXT0_EjE_param_0+64];
ld.param.u64 %rd10, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li7EEv10dcontrol_tIXT0_EjE_param_0+56];
ld.param.u64 %rd9, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li7EEv10dcontrol_tIXT0_EjE_param_0+48];
ld.param.u64 %rd8, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li7EEv10dcontrol_tIXT0_EjE_param_0+40];
ld.param.u64 %rd7, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li7EEv10dcontrol_tIXT0_EjE_param_0+32];
ld.param.u64 %rd6, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li7EEv10dcontrol_tIXT0_EjE_param_0+24];
ld.param.u64 %rd5, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li7EEv10dcontrol_tIXT0_EjE_param_0+16];
ld.param.u32 %r12, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li7EEv10dcontrol_tIXT0_EjE_param_0+8];
ld.param.u32 %r11, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li7EEv10dcontrol_tIXT0_EjE_param_0+4];
ld.param.u32 %r10, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li7EEv10dcontrol_tIXT0_EjE_param_0];
add.u64 %rd1, %SPL, 0;
st.local.v2.u32 [%rd1], {%r10, %r11};
add.s64 %rd2, %rd1, 8;
st.local.u32 [%rd1+8], %r12;
st.local.u64 [%rd1+16], %rd5;
st.local.u64 [%rd1+24], %rd6;
st.local.u64 [%rd1+32], %rd7;
st.local.u64 [%rd1+40], %rd8;
st.local.u64 [%rd1+48], %rd9;
st.local.u64 [%rd1+56], %rd10;
st.local.u64 [%rd1+64], %rd11;
st.local.u64 [%rd1+72], %rd12;
mov.u32 %r13, %ntid.x;
mov.u32 %r14, %ctaid.x;
mov.u32 %r15, %tid.x;
mad.lo.s32 %r27, %r13, %r14, %r15;
setp.ge.u32	%p1, %r27, %r12;
@%p1 bra BB5_4;

ld.local.u32 %r2, [%rd2];
ld.local.u32 %r16, [%rd2+-4];
mul.lo.s32 %r17, %r2, %r16;
setp.ge.u32	%p2, %r27, %r17;
@%p2 bra BB5_4;

div.u32 %r18, %r27, %r10;
mul.wide.s32 %rd14, %r18, 8;
add.s64 %rd15, %rd1, %rd14;
ld.local.u64 %rd3, [%rd15+24];
ld.local.u64 %rd4, [%rd2+8];
ld.local.v2.u32 {%r19, %r20}, [%rd1];
mul.lo.s32 %r4, %r2, %r20;
mul.lo.s32 %r22, %r18, %r10;
sub.s32 %r28, %r27, %r22;

BB5_3:
mul.wide.s32 %rd18, %r28, 8;
add.s64 %rd19, %rd3, %rd18;
mul.wide.s32 %rd20, %r27, 8;
add.s64 %rd21, %rd4, %rd20;
ld.v2.u32 {%r23, %r24}, [%rd21];
st.v2.u32 [%rd19], {%r23, %r24};
add.s32 %r28, %r19, %r28;
add.s32 %r27, %r2, %r27;
setp.lt.u32	%p3, %r27, %r4;
@%p3 bra BB5_3;

BB5_4:
ret;
}


.visible .entry _Z30mgpu_distribute_2D3D_rs_kernelI6float2Li8EEv10dcontrol_tIXT0_EjE(
.param .align 8 .b8 _Z30mgpu_distribute_2D3D_rs_kernelI6float2Li8EEv10dcontrol_tIXT0_EjE_param_0[88]
)
{
.local .align 8 .b8 __local_depot6[88];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<4>;
.reg .b32 %r<29>;
.reg .b64 %rd<23>;


mov.u64 %SPL, __local_depot6;
ld.param.u64 %rd13, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li8EEv10dcontrol_tIXT0_EjE_param_0+80];
ld.param.u64 %rd12, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li8EEv10dcontrol_tIXT0_EjE_param_0+72];
ld.param.u64 %rd11, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li8EEv10dcontrol_tIXT0_EjE_param_0+64];
ld.param.u64 %rd10, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li8EEv10dcontrol_tIXT0_EjE_param_0+56];
ld.param.u64 %rd9, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li8EEv10dcontrol_tIXT0_EjE_param_0+48];
ld.param.u64 %rd8, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li8EEv10dcontrol_tIXT0_EjE_param_0+40];
ld.param.u64 %rd7, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li8EEv10dcontrol_tIXT0_EjE_param_0+32];
ld.param.u64 %rd6, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li8EEv10dcontrol_tIXT0_EjE_param_0+24];
ld.param.u64 %rd5, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li8EEv10dcontrol_tIXT0_EjE_param_0+16];
ld.param.u32 %r12, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li8EEv10dcontrol_tIXT0_EjE_param_0+8];
ld.param.u32 %r11, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li8EEv10dcontrol_tIXT0_EjE_param_0+4];
ld.param.u32 %r10, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li8EEv10dcontrol_tIXT0_EjE_param_0];
add.u64 %rd1, %SPL, 0;
st.local.v2.u32 [%rd1], {%r10, %r11};
add.s64 %rd2, %rd1, 8;
st.local.u32 [%rd1+8], %r12;
st.local.u64 [%rd1+16], %rd5;
st.local.u64 [%rd1+24], %rd6;
st.local.u64 [%rd1+32], %rd7;
st.local.u64 [%rd1+40], %rd8;
st.local.u64 [%rd1+48], %rd9;
st.local.u64 [%rd1+56], %rd10;
st.local.u64 [%rd1+64], %rd11;
st.local.u64 [%rd1+72], %rd12;
st.local.u64 [%rd1+80], %rd13;
mov.u32 %r13, %ntid.x;
mov.u32 %r14, %ctaid.x;
mov.u32 %r15, %tid.x;
mad.lo.s32 %r27, %r13, %r14, %r15;
setp.ge.u32	%p1, %r27, %r12;
@%p1 bra BB6_4;

ld.local.u32 %r2, [%rd2];
ld.local.u32 %r16, [%rd2+-4];
mul.lo.s32 %r17, %r2, %r16;
setp.ge.u32	%p2, %r27, %r17;
@%p2 bra BB6_4;

div.u32 %r18, %r27, %r10;
mul.wide.s32 %rd15, %r18, 8;
add.s64 %rd16, %rd1, %rd15;
ld.local.u64 %rd3, [%rd16+24];
ld.local.u64 %rd4, [%rd2+8];
ld.local.v2.u32 {%r19, %r20}, [%rd1];
mul.lo.s32 %r4, %r2, %r20;
mul.lo.s32 %r22, %r18, %r10;
sub.s32 %r28, %r27, %r22;

BB6_3:
mul.wide.s32 %rd19, %r28, 8;
add.s64 %rd20, %rd3, %rd19;
mul.wide.s32 %rd21, %r27, 8;
add.s64 %rd22, %rd4, %rd21;
ld.v2.u32 {%r23, %r24}, [%rd22];
st.v2.u32 [%rd20], {%r23, %r24};
add.s32 %r28, %r19, %r28;
add.s32 %r27, %r2, %r27;
setp.lt.u32	%p3, %r27, %r4;
@%p3 bra BB6_3;

BB6_4:
ret;
}


.visible .entry _Z30mgpu_distribute_2D3D_rs_kernelI6float2Li9EEv10dcontrol_tIXT0_EjE(
.param .align 8 .b8 _Z30mgpu_distribute_2D3D_rs_kernelI6float2Li9EEv10dcontrol_tIXT0_EjE_param_0[96]
)
{
.local .align 8 .b8 __local_depot7[96];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<4>;
.reg .b32 %r<29>;
.reg .b64 %rd<24>;


mov.u64 %SPL, __local_depot7;
ld.param.u64 %rd14, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li9EEv10dcontrol_tIXT0_EjE_param_0+88];
ld.param.u64 %rd13, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li9EEv10dcontrol_tIXT0_EjE_param_0+80];
ld.param.u64 %rd12, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li9EEv10dcontrol_tIXT0_EjE_param_0+72];
ld.param.u64 %rd11, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li9EEv10dcontrol_tIXT0_EjE_param_0+64];
ld.param.u64 %rd10, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li9EEv10dcontrol_tIXT0_EjE_param_0+56];
ld.param.u64 %rd9, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li9EEv10dcontrol_tIXT0_EjE_param_0+48];
ld.param.u64 %rd8, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li9EEv10dcontrol_tIXT0_EjE_param_0+40];
ld.param.u64 %rd7, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li9EEv10dcontrol_tIXT0_EjE_param_0+32];
ld.param.u64 %rd6, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li9EEv10dcontrol_tIXT0_EjE_param_0+24];
ld.param.u64 %rd5, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li9EEv10dcontrol_tIXT0_EjE_param_0+16];
ld.param.u32 %r12, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li9EEv10dcontrol_tIXT0_EjE_param_0+8];
ld.param.u32 %r11, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li9EEv10dcontrol_tIXT0_EjE_param_0+4];
ld.param.u32 %r10, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li9EEv10dcontrol_tIXT0_EjE_param_0];
add.u64 %rd1, %SPL, 0;
st.local.v2.u32 [%rd1], {%r10, %r11};
add.s64 %rd2, %rd1, 8;
st.local.u32 [%rd1+8], %r12;
st.local.u64 [%rd1+16], %rd5;
st.local.u64 [%rd1+24], %rd6;
st.local.u64 [%rd1+32], %rd7;
st.local.u64 [%rd1+40], %rd8;
st.local.u64 [%rd1+48], %rd9;
st.local.u64 [%rd1+56], %rd10;
st.local.u64 [%rd1+64], %rd11;
st.local.u64 [%rd1+72], %rd12;
st.local.u64 [%rd1+80], %rd13;
st.local.u64 [%rd1+88], %rd14;
mov.u32 %r13, %ntid.x;
mov.u32 %r14, %ctaid.x;
mov.u32 %r15, %tid.x;
mad.lo.s32 %r27, %r13, %r14, %r15;
setp.ge.u32	%p1, %r27, %r12;
@%p1 bra BB7_4;

ld.local.u32 %r2, [%rd2];
ld.local.u32 %r16, [%rd2+-4];
mul.lo.s32 %r17, %r2, %r16;
setp.ge.u32	%p2, %r27, %r17;
@%p2 bra BB7_4;

div.u32 %r18, %r27, %r10;
mul.wide.s32 %rd16, %r18, 8;
add.s64 %rd17, %rd1, %rd16;
ld.local.u64 %rd3, [%rd17+24];
ld.local.u64 %rd4, [%rd2+8];
ld.local.v2.u32 {%r19, %r20}, [%rd1];
mul.lo.s32 %r4, %r2, %r20;
mul.lo.s32 %r22, %r18, %r10;
sub.s32 %r28, %r27, %r22;

BB7_3:
mul.wide.s32 %rd20, %r28, 8;
add.s64 %rd21, %rd3, %rd20;
mul.wide.s32 %rd22, %r27, 8;
add.s64 %rd23, %rd4, %rd22;
ld.v2.u32 {%r23, %r24}, [%rd23];
st.v2.u32 [%rd21], {%r23, %r24};
add.s32 %r28, %r19, %r28;
add.s32 %r27, %r2, %r27;
setp.lt.u32	%p3, %r27, %r4;
@%p3 bra BB7_3;

BB7_4:
ret;
}


.visible .entry _Z30mgpu_distribute_2D3D_rs_kernelI6float2Li10EEv10dcontrol_tIXT0_EjE(
.param .align 8 .b8 _Z30mgpu_distribute_2D3D_rs_kernelI6float2Li10EEv10dcontrol_tIXT0_EjE_param_0[104]
)
{
.local .align 8 .b8 __local_depot8[104];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<4>;
.reg .b32 %r<29>;
.reg .b64 %rd<25>;


mov.u64 %SPL, __local_depot8;
ld.param.u64 %rd15, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li10EEv10dcontrol_tIXT0_EjE_param_0+96];
ld.param.u64 %rd14, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li10EEv10dcontrol_tIXT0_EjE_param_0+88];
ld.param.u64 %rd13, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li10EEv10dcontrol_tIXT0_EjE_param_0+80];
ld.param.u64 %rd12, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li10EEv10dcontrol_tIXT0_EjE_param_0+72];
ld.param.u64 %rd11, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li10EEv10dcontrol_tIXT0_EjE_param_0+64];
ld.param.u64 %rd10, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li10EEv10dcontrol_tIXT0_EjE_param_0+56];
ld.param.u64 %rd9, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li10EEv10dcontrol_tIXT0_EjE_param_0+48];
ld.param.u64 %rd8, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li10EEv10dcontrol_tIXT0_EjE_param_0+40];
ld.param.u64 %rd7, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li10EEv10dcontrol_tIXT0_EjE_param_0+32];
ld.param.u64 %rd6, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li10EEv10dcontrol_tIXT0_EjE_param_0+24];
ld.param.u64 %rd5, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li10EEv10dcontrol_tIXT0_EjE_param_0+16];
ld.param.u32 %r12, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li10EEv10dcontrol_tIXT0_EjE_param_0+8];
ld.param.u32 %r11, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li10EEv10dcontrol_tIXT0_EjE_param_0+4];
ld.param.u32 %r10, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li10EEv10dcontrol_tIXT0_EjE_param_0];
add.u64 %rd1, %SPL, 0;
st.local.v2.u32 [%rd1], {%r10, %r11};
add.s64 %rd2, %rd1, 8;
st.local.u32 [%rd1+8], %r12;
st.local.u64 [%rd1+16], %rd5;
st.local.u64 [%rd1+24], %rd6;
st.local.u64 [%rd1+32], %rd7;
st.local.u64 [%rd1+40], %rd8;
st.local.u64 [%rd1+48], %rd9;
st.local.u64 [%rd1+56], %rd10;
st.local.u64 [%rd1+64], %rd11;
st.local.u64 [%rd1+72], %rd12;
st.local.u64 [%rd1+80], %rd13;
st.local.u64 [%rd1+88], %rd14;
st.local.u64 [%rd1+96], %rd15;
mov.u32 %r13, %ntid.x;
mov.u32 %r14, %ctaid.x;
mov.u32 %r15, %tid.x;
mad.lo.s32 %r27, %r13, %r14, %r15;
setp.ge.u32	%p1, %r27, %r12;
@%p1 bra BB8_4;

ld.local.u32 %r2, [%rd2];
ld.local.u32 %r16, [%rd2+-4];
mul.lo.s32 %r17, %r2, %r16;
setp.ge.u32	%p2, %r27, %r17;
@%p2 bra BB8_4;

div.u32 %r18, %r27, %r10;
mul.wide.s32 %rd17, %r18, 8;
add.s64 %rd18, %rd1, %rd17;
ld.local.u64 %rd3, [%rd18+24];
ld.local.u64 %rd4, [%rd2+8];
ld.local.v2.u32 {%r19, %r20}, [%rd1];
mul.lo.s32 %r4, %r2, %r20;
mul.lo.s32 %r22, %r18, %r10;
sub.s32 %r28, %r27, %r22;

BB8_3:
mul.wide.s32 %rd21, %r28, 8;
add.s64 %rd22, %rd3, %rd21;
mul.wide.s32 %rd23, %r27, 8;
add.s64 %rd24, %rd4, %rd23;
ld.v2.u32 {%r23, %r24}, [%rd24];
st.v2.u32 [%rd22], {%r23, %r24};
add.s32 %r28, %r19, %r28;
add.s32 %r27, %r2, %r27;
setp.lt.u32	%p3, %r27, %r4;
@%p3 bra BB8_3;

BB8_4:
ret;
}


.visible .entry _Z30mgpu_distribute_2D3D_rs_kernelI6float2Li11EEv10dcontrol_tIXT0_EjE(
.param .align 8 .b8 _Z30mgpu_distribute_2D3D_rs_kernelI6float2Li11EEv10dcontrol_tIXT0_EjE_param_0[112]
)
{
.local .align 8 .b8 __local_depot9[112];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<4>;
.reg .b32 %r<29>;
.reg .b64 %rd<26>;


mov.u64 %SPL, __local_depot9;
ld.param.u64 %rd16, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li11EEv10dcontrol_tIXT0_EjE_param_0+104];
ld.param.u64 %rd15, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li11EEv10dcontrol_tIXT0_EjE_param_0+96];
ld.param.u64 %rd14, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li11EEv10dcontrol_tIXT0_EjE_param_0+88];
ld.param.u64 %rd13, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li11EEv10dcontrol_tIXT0_EjE_param_0+80];
ld.param.u64 %rd12, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li11EEv10dcontrol_tIXT0_EjE_param_0+72];
ld.param.u64 %rd11, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li11EEv10dcontrol_tIXT0_EjE_param_0+64];
ld.param.u64 %rd10, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li11EEv10dcontrol_tIXT0_EjE_param_0+56];
ld.param.u64 %rd9, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li11EEv10dcontrol_tIXT0_EjE_param_0+48];
ld.param.u64 %rd8, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li11EEv10dcontrol_tIXT0_EjE_param_0+40];
ld.param.u64 %rd7, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li11EEv10dcontrol_tIXT0_EjE_param_0+32];
ld.param.u64 %rd6, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li11EEv10dcontrol_tIXT0_EjE_param_0+24];
ld.param.u64 %rd5, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li11EEv10dcontrol_tIXT0_EjE_param_0+16];
ld.param.u32 %r12, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li11EEv10dcontrol_tIXT0_EjE_param_0+8];
ld.param.u32 %r11, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li11EEv10dcontrol_tIXT0_EjE_param_0+4];
ld.param.u32 %r10, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li11EEv10dcontrol_tIXT0_EjE_param_0];
add.u64 %rd1, %SPL, 0;
st.local.v2.u32 [%rd1], {%r10, %r11};
add.s64 %rd2, %rd1, 8;
st.local.u32 [%rd1+8], %r12;
st.local.u64 [%rd1+16], %rd5;
st.local.u64 [%rd1+24], %rd6;
st.local.u64 [%rd1+32], %rd7;
st.local.u64 [%rd1+40], %rd8;
st.local.u64 [%rd1+48], %rd9;
st.local.u64 [%rd1+56], %rd10;
st.local.u64 [%rd1+64], %rd11;
st.local.u64 [%rd1+72], %rd12;
st.local.u64 [%rd1+80], %rd13;
st.local.u64 [%rd1+88], %rd14;
st.local.u64 [%rd1+96], %rd15;
st.local.u64 [%rd1+104], %rd16;
mov.u32 %r13, %ntid.x;
mov.u32 %r14, %ctaid.x;
mov.u32 %r15, %tid.x;
mad.lo.s32 %r27, %r13, %r14, %r15;
setp.ge.u32	%p1, %r27, %r12;
@%p1 bra BB9_4;

ld.local.u32 %r2, [%rd2];
ld.local.u32 %r16, [%rd2+-4];
mul.lo.s32 %r17, %r2, %r16;
setp.ge.u32	%p2, %r27, %r17;
@%p2 bra BB9_4;

div.u32 %r18, %r27, %r10;
mul.wide.s32 %rd18, %r18, 8;
add.s64 %rd19, %rd1, %rd18;
ld.local.u64 %rd3, [%rd19+24];
ld.local.u64 %rd4, [%rd2+8];
ld.local.v2.u32 {%r19, %r20}, [%rd1];
mul.lo.s32 %r4, %r2, %r20;
mul.lo.s32 %r22, %r18, %r10;
sub.s32 %r28, %r27, %r22;

BB9_3:
mul.wide.s32 %rd22, %r28, 8;
add.s64 %rd23, %rd3, %rd22;
mul.wide.s32 %rd24, %r27, 8;
add.s64 %rd25, %rd4, %rd24;
ld.v2.u32 {%r23, %r24}, [%rd25];
st.v2.u32 [%rd23], {%r23, %r24};
add.s32 %r28, %r19, %r28;
add.s32 %r27, %r2, %r27;
setp.lt.u32	%p3, %r27, %r4;
@%p3 bra BB9_3;

BB9_4:
ret;
}


.visible .entry _Z30mgpu_distribute_2D3D_rs_kernelI6float2Li12EEv10dcontrol_tIXT0_EjE(
.param .align 8 .b8 _Z30mgpu_distribute_2D3D_rs_kernelI6float2Li12EEv10dcontrol_tIXT0_EjE_param_0[120]
)
{
.local .align 8 .b8 __local_depot10[120];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<4>;
.reg .b32 %r<29>;
.reg .b64 %rd<27>;


mov.u64 %SPL, __local_depot10;
ld.param.u64 %rd17, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li12EEv10dcontrol_tIXT0_EjE_param_0+112];
ld.param.u64 %rd16, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li12EEv10dcontrol_tIXT0_EjE_param_0+104];
ld.param.u64 %rd15, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li12EEv10dcontrol_tIXT0_EjE_param_0+96];
ld.param.u64 %rd14, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li12EEv10dcontrol_tIXT0_EjE_param_0+88];
ld.param.u64 %rd13, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li12EEv10dcontrol_tIXT0_EjE_param_0+80];
ld.param.u64 %rd12, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li12EEv10dcontrol_tIXT0_EjE_param_0+72];
ld.param.u64 %rd11, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li12EEv10dcontrol_tIXT0_EjE_param_0+64];
ld.param.u64 %rd10, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li12EEv10dcontrol_tIXT0_EjE_param_0+56];
ld.param.u64 %rd9, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li12EEv10dcontrol_tIXT0_EjE_param_0+48];
ld.param.u64 %rd8, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li12EEv10dcontrol_tIXT0_EjE_param_0+40];
ld.param.u64 %rd7, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li12EEv10dcontrol_tIXT0_EjE_param_0+32];
ld.param.u64 %rd6, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li12EEv10dcontrol_tIXT0_EjE_param_0+24];
ld.param.u64 %rd5, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li12EEv10dcontrol_tIXT0_EjE_param_0+16];
ld.param.u32 %r12, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li12EEv10dcontrol_tIXT0_EjE_param_0+8];
ld.param.u32 %r11, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li12EEv10dcontrol_tIXT0_EjE_param_0+4];
ld.param.u32 %r10, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li12EEv10dcontrol_tIXT0_EjE_param_0];
add.u64 %rd1, %SPL, 0;
st.local.v2.u32 [%rd1], {%r10, %r11};
add.s64 %rd2, %rd1, 8;
st.local.u32 [%rd1+8], %r12;
st.local.u64 [%rd1+16], %rd5;
st.local.u64 [%rd1+24], %rd6;
st.local.u64 [%rd1+32], %rd7;
st.local.u64 [%rd1+40], %rd8;
st.local.u64 [%rd1+48], %rd9;
st.local.u64 [%rd1+56], %rd10;
st.local.u64 [%rd1+64], %rd11;
st.local.u64 [%rd1+72], %rd12;
st.local.u64 [%rd1+80], %rd13;
st.local.u64 [%rd1+88], %rd14;
st.local.u64 [%rd1+96], %rd15;
st.local.u64 [%rd1+104], %rd16;
st.local.u64 [%rd1+112], %rd17;
mov.u32 %r13, %ntid.x;
mov.u32 %r14, %ctaid.x;
mov.u32 %r15, %tid.x;
mad.lo.s32 %r27, %r13, %r14, %r15;
setp.ge.u32	%p1, %r27, %r12;
@%p1 bra BB10_4;

ld.local.u32 %r2, [%rd2];
ld.local.u32 %r16, [%rd2+-4];
mul.lo.s32 %r17, %r2, %r16;
setp.ge.u32	%p2, %r27, %r17;
@%p2 bra BB10_4;

div.u32 %r18, %r27, %r10;
mul.wide.s32 %rd19, %r18, 8;
add.s64 %rd20, %rd1, %rd19;
ld.local.u64 %rd3, [%rd20+24];
ld.local.u64 %rd4, [%rd2+8];
ld.local.v2.u32 {%r19, %r20}, [%rd1];
mul.lo.s32 %r4, %r2, %r20;
mul.lo.s32 %r22, %r18, %r10;
sub.s32 %r28, %r27, %r22;

BB10_3:
mul.wide.s32 %rd23, %r28, 8;
add.s64 %rd24, %rd3, %rd23;
mul.wide.s32 %rd25, %r27, 8;
add.s64 %rd26, %rd4, %rd25;
ld.v2.u32 {%r23, %r24}, [%rd26];
st.v2.u32 [%rd24], {%r23, %r24};
add.s32 %r28, %r19, %r28;
add.s32 %r27, %r2, %r27;
setp.lt.u32	%p3, %r27, %r4;
@%p3 bra BB10_3;

BB10_4:
ret;
}


.visible .entry _Z30mgpu_distribute_2D3D_rs_kernelI6float2Li13EEv10dcontrol_tIXT0_EjE(
.param .align 8 .b8 _Z30mgpu_distribute_2D3D_rs_kernelI6float2Li13EEv10dcontrol_tIXT0_EjE_param_0[128]
)
{
.local .align 8 .b8 __local_depot11[128];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<4>;
.reg .b32 %r<92>;
.reg .b64 %rd<15>;


mov.u64 %SPL, __local_depot11;
mov.u64 %rd5, _Z30mgpu_distribute_2D3D_rs_kernelI6float2Li13EEv10dcontrol_tIXT0_EjE_param_0;
add.u64 %rd1, %SPL, 0;
ld.param.v2.u32 {%r11, %r12}, [%rd5];
ld.param.v2.u32 {%r15, %r16}, [%rd5+8];
ld.param.v2.u32 {%r19, %r20}, [%rd5+16];
ld.param.v2.u32 {%r23, %r24}, [%rd5+24];
ld.param.v2.u32 {%r27, %r28}, [%rd5+32];
ld.param.v2.u32 {%r31, %r32}, [%rd5+40];
ld.param.v2.u32 {%r35, %r36}, [%rd5+48];
ld.param.v2.u32 {%r39, %r40}, [%rd5+56];
ld.param.v2.u32 {%r43, %r44}, [%rd5+64];
ld.param.v2.u32 {%r47, %r48}, [%rd5+72];
ld.param.v2.u32 {%r51, %r52}, [%rd5+80];
ld.param.v2.u32 {%r55, %r56}, [%rd5+88];
ld.param.v2.u32 {%r59, %r60}, [%rd5+96];
ld.param.v2.u32 {%r63, %r64}, [%rd5+104];
ld.param.v2.u32 {%r67, %r68}, [%rd5+112];
ld.param.v2.u32 {%r71, %r72}, [%rd5+120];
st.local.v2.u32 [%rd1], {%r11, %r12};
st.local.v2.u32 [%rd1+8], {%r15, %r16};
st.local.v2.u32 [%rd1+16], {%r19, %r20};
st.local.v2.u32 [%rd1+24], {%r23, %r24};
st.local.v2.u32 [%rd1+32], {%r27, %r28};
st.local.v2.u32 [%rd1+40], {%r31, %r32};
st.local.v2.u32 [%rd1+48], {%r35, %r36};
st.local.v2.u32 [%rd1+56], {%r39, %r40};
st.local.v2.u32 [%rd1+64], {%r43, %r44};
st.local.v2.u32 [%rd1+72], {%r47, %r48};
st.local.v2.u32 [%rd1+80], {%r51, %r52};
st.local.v2.u32 [%rd1+88], {%r55, %r56};
st.local.v2.u32 [%rd1+96], {%r59, %r60};
st.local.v2.u32 [%rd1+104], {%r63, %r64};
st.local.v2.u32 [%rd1+112], {%r67, %r68};
st.local.v2.u32 [%rd1+120], {%r71, %r72};
mov.u32 %r75, %ntid.x;
mov.u32 %r76, %ctaid.x;
mov.u32 %r77, %tid.x;
mad.lo.s32 %r90, %r75, %r76, %r77;
ld.param.u32 %r2, [%rd5];
ld.param.u32 %r78, [%rd5+8];
setp.ge.u32	%p1, %r90, %r78;
@%p1 bra BB11_4;

add.s64 %rd2, %rd1, 4;
ld.local.u32 %r3, [%rd1+8];
ld.local.u32 %r79, [%rd1+4];
mul.lo.s32 %r80, %r3, %r79;
setp.ge.u32	%p2, %r90, %r80;
@%p2 bra BB11_4;

div.u32 %r81, %r90, %r2;
mul.wide.s32 %rd7, %r81, 8;
add.s64 %rd8, %rd1, %rd7;
ld.local.u64 %rd3, [%rd8+24];
ld.local.u64 %rd4, [%rd2+12];
ld.local.v2.u32 {%r82, %r83}, [%rd1];
mul.lo.s32 %r5, %r3, %r83;
mul.lo.s32 %r85, %r81, %r2;
sub.s32 %r91, %r90, %r85;

BB11_3:
mul.wide.s32 %rd11, %r91, 8;
add.s64 %rd12, %rd3, %rd11;
mul.wide.s32 %rd13, %r90, 8;
add.s64 %rd14, %rd4, %rd13;
ld.v2.u32 {%r86, %r87}, [%rd14];
st.v2.u32 [%rd12], {%r86, %r87};
add.s32 %r91, %r82, %r91;
add.s32 %r90, %r3, %r90;
setp.lt.u32	%p3, %r90, %r5;
@%p3 bra BB11_3;

BB11_4:
ret;
}


.visible .entry _Z30mgpu_distribute_2D3D_rs_kernelI6float2Li14EEv10dcontrol_tIXT0_EjE(
.param .align 8 .b8 _Z30mgpu_distribute_2D3D_rs_kernelI6float2Li14EEv10dcontrol_tIXT0_EjE_param_0[136]
)
{
.reg .pred %p<4>;
.reg .b32 %r<22>;
.reg .b64 %rd<16>;


mov.b64	%rd6, _Z30mgpu_distribute_2D3D_rs_kernelI6float2Li14EEv10dcontrol_tIXT0_EjE_param_0;
mov.u64 %rd2, %rd6;
mov.u32 %r10, %ntid.x;
mov.u32 %r11, %ctaid.x;
mov.u32 %r12, %tid.x;
mad.lo.s32 %r20, %r10, %r11, %r12;
ld.param.u64 %rd3, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li14EEv10dcontrol_tIXT0_EjE_param_0];
cvt.u32.u64	%r2, %rd3;
ld.param.u32 %r3, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li14EEv10dcontrol_tIXT0_EjE_param_0+8];
setp.ge.u32	%p1, %r20, %r3;
@%p1 bra BB12_4;

shr.u64 %rd7, %rd3, 32;
cvt.u32.u64	%r13, %rd7;
mul.lo.s32 %r4, %r3, %r13;
setp.ge.u32	%p2, %r20, %r4;
@%p2 bra BB12_4;

div.u32 %r14, %r20, %r2;
mul.wide.s32 %rd8, %r14, 8;
add.s64 %rd9, %rd2, %rd8;
ld.param.u64 %rd10, [%rd9+24];
cvta.to.global.u64 %rd4, %rd10;
ld.param.u64 %rd11, [%rd2+16];
cvta.to.global.u64 %rd5, %rd11;
mul.lo.s32 %r15, %r14, %r2;
sub.s32 %r21, %r20, %r15;

BB12_3:
mul.wide.s32 %rd12, %r21, 8;
add.s64 %rd13, %rd4, %rd12;
mul.wide.s32 %rd14, %r20, 8;
add.s64 %rd15, %rd5, %rd14;
ld.global.v2.u32 {%r16, %r17}, [%rd15];
st.global.v2.u32 [%rd13], {%r16, %r17};
add.s32 %r21, %r2, %r21;
add.s32 %r20, %r3, %r20;
setp.lt.u32	%p3, %r20, %r4;
@%p3 bra BB12_3;

BB12_4:
ret;
}


.visible .entry _Z30mgpu_distribute_2D3D_rs_kernelI6float2Li15EEv10dcontrol_tIXT0_EjE(
.param .align 8 .b8 _Z30mgpu_distribute_2D3D_rs_kernelI6float2Li15EEv10dcontrol_tIXT0_EjE_param_0[144]
)
{
.reg .pred %p<4>;
.reg .b32 %r<22>;
.reg .b64 %rd<16>;


mov.b64	%rd6, _Z30mgpu_distribute_2D3D_rs_kernelI6float2Li15EEv10dcontrol_tIXT0_EjE_param_0;
mov.u64 %rd2, %rd6;
mov.u32 %r10, %ntid.x;
mov.u32 %r11, %ctaid.x;
mov.u32 %r12, %tid.x;
mad.lo.s32 %r20, %r10, %r11, %r12;
ld.param.u64 %rd3, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li15EEv10dcontrol_tIXT0_EjE_param_0];
cvt.u32.u64	%r2, %rd3;
ld.param.u32 %r3, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li15EEv10dcontrol_tIXT0_EjE_param_0+8];
setp.ge.u32	%p1, %r20, %r3;
@%p1 bra BB13_4;

shr.u64 %rd7, %rd3, 32;
cvt.u32.u64	%r13, %rd7;
mul.lo.s32 %r4, %r3, %r13;
setp.ge.u32	%p2, %r20, %r4;
@%p2 bra BB13_4;

div.u32 %r14, %r20, %r2;
mul.wide.s32 %rd8, %r14, 8;
add.s64 %rd9, %rd2, %rd8;
ld.param.u64 %rd10, [%rd9+24];
cvta.to.global.u64 %rd4, %rd10;
ld.param.u64 %rd11, [%rd2+16];
cvta.to.global.u64 %rd5, %rd11;
mul.lo.s32 %r15, %r14, %r2;
sub.s32 %r21, %r20, %r15;

BB13_3:
mul.wide.s32 %rd12, %r21, 8;
add.s64 %rd13, %rd4, %rd12;
mul.wide.s32 %rd14, %r20, 8;
add.s64 %rd15, %rd5, %rd14;
ld.global.v2.u32 {%r16, %r17}, [%rd15];
st.global.v2.u32 [%rd13], {%r16, %r17};
add.s32 %r21, %r2, %r21;
add.s32 %r20, %r3, %r20;
setp.lt.u32	%p3, %r20, %r4;
@%p3 bra BB13_3;

BB13_4:
ret;
}


.visible .entry _Z30mgpu_distribute_2D3D_rs_kernelI6float2Li16EEv10dcontrol_tIXT0_EjE(
.param .align 8 .b8 _Z30mgpu_distribute_2D3D_rs_kernelI6float2Li16EEv10dcontrol_tIXT0_EjE_param_0[152]
)
{
.reg .pred %p<4>;
.reg .b32 %r<22>;
.reg .b64 %rd<16>;


mov.b64	%rd6, _Z30mgpu_distribute_2D3D_rs_kernelI6float2Li16EEv10dcontrol_tIXT0_EjE_param_0;
mov.u64 %rd2, %rd6;
mov.u32 %r10, %ntid.x;
mov.u32 %r11, %ctaid.x;
mov.u32 %r12, %tid.x;
mad.lo.s32 %r20, %r10, %r11, %r12;
ld.param.u64 %rd3, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li16EEv10dcontrol_tIXT0_EjE_param_0];
cvt.u32.u64	%r2, %rd3;
ld.param.u32 %r3, [_Z30mgpu_distribute_2D3D_rs_kernelI6float2Li16EEv10dcontrol_tIXT0_EjE_param_0+8];
setp.ge.u32	%p1, %r20, %r3;
@%p1 bra BB14_4;

shr.u64 %rd7, %rd3, 32;
cvt.u32.u64	%r13, %rd7;
mul.lo.s32 %r4, %r3, %r13;
setp.ge.u32	%p2, %r20, %r4;
@%p2 bra BB14_4;

div.u32 %r14, %r20, %r2;
mul.wide.s32 %rd8, %r14, 8;
add.s64 %rd9, %rd2, %rd8;
ld.param.u64 %rd10, [%rd9+24];
cvta.to.global.u64 %rd4, %rd10;
ld.param.u64 %rd11, [%rd2+16];
cvta.to.global.u64 %rd5, %rd11;
mul.lo.s32 %r15, %r14, %r2;
sub.s32 %r21, %r20, %r15;

BB14_3:
mul.wide.s32 %rd12, %r21, 8;
add.s64 %rd13, %rd4, %rd12;
mul.wide.s32 %rd14, %r20, 8;
add.s64 %rd15, %rd5, %rd14;
ld.global.v2.u32 {%r16, %r17}, [%rd15];
st.global.v2.u32 [%rd13], {%r16, %r17};
add.s32 %r21, %r2, %r21;
add.s32 %r20, %r3, %r20;
setp.lt.u32	%p3, %r20, %r4;
@%p3 bra BB14_3;

BB14_4:
ret;
}


.visible .entry _Z30mgpu_distribute_2D3D_sr_kernelI6float2Li2EEv10dcontrol_tIXT0_EjE(
.param .align 8 .b8 _Z30mgpu_distribute_2D3D_sr_kernelI6float2Li2EEv10dcontrol_tIXT0_EjE_param_0[40]
)
{
.local .align 8 .b8 __local_depot15[40];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<3>;
.reg .b32 %r<29>;
.reg .b64 %rd<15>;


mov.u64 %SPL, __local_depot15;
ld.param.u64 %rd5, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li2EEv10dcontrol_tIXT0_EjE_param_0+32];
ld.param.u64 %rd6, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li2EEv10dcontrol_tIXT0_EjE_param_0+24];
ld.param.u64 %rd7, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li2EEv10dcontrol_tIXT0_EjE_param_0+16];
ld.param.u32 %r11, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li2EEv10dcontrol_tIXT0_EjE_param_0+8];
add.u64 %rd1, %SPL, 0;
ld.param.u32 %r12, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li2EEv10dcontrol_tIXT0_EjE_param_0+4];
ld.param.u32 %r13, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li2EEv10dcontrol_tIXT0_EjE_param_0];
st.local.v2.u32 [%rd1], {%r13, %r12};
add.s64 %rd2, %rd1, 8;
st.local.u32 [%rd1+8], %r11;
st.local.u64 [%rd1+16], %rd7;
st.local.u64 [%rd1+24], %rd6;
st.local.u64 [%rd1+32], %rd5;
mov.u32 %r14, %ntid.x;
mov.u32 %r15, %ctaid.x;
mov.u32 %r16, %tid.x;
mad.lo.s32 %r17, %r14, %r15, %r16;
div.u32 %r1, %r17, %r13;
mul.lo.s32 %r18, %r1, %r13;
sub.s32 %r27, %r17, %r18;
mul.lo.s32 %r19, %r12, %r1;
mul.lo.s32 %r3, %r19, %r11;
mul.lo.s32 %r20, %r11, %r12;
setp.ge.u32	%p1, %r27, %r20;
@%p1 bra BB15_3;

mul.wide.s32 %rd9, %r1, 8;
add.s64 %rd10, %rd1, %rd9;
ld.local.u64 %rd3, [%rd10+24];
ld.local.u64 %rd4, [%rd2+8];
ld.local.u32 %r4, [%rd2];
shl.b32 %r5, %r4, 1;
ld.local.u32 %r21, [%rd2+-4];
mul.lo.s32 %r6, %r4, %r21;
mov.u32 %r28, %r27;

BB15_2:
mul.wide.s32 %rd11, %r28, 8;
add.s64 %rd12, %rd3, %rd11;
add.s32 %r22, %r27, %r3;
mul.wide.s32 %rd13, %r22, 8;
add.s64 %rd14, %rd4, %rd13;
ld.v2.u32 {%r23, %r24}, [%rd14];
st.v2.u32 [%rd12], {%r23, %r24};
add.s32 %r28, %r5, %r28;
add.s32 %r27, %r4, %r27;
setp.lt.u32	%p2, %r27, %r6;
@%p2 bra BB15_2;

BB15_3:
ret;
}


.visible .entry _Z30mgpu_distribute_2D3D_sr_kernelI6float2Li3EEv10dcontrol_tIXT0_EjE(
.param .align 8 .b8 _Z30mgpu_distribute_2D3D_sr_kernelI6float2Li3EEv10dcontrol_tIXT0_EjE_param_0[48]
)
{
.local .align 8 .b8 __local_depot16[48];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<3>;
.reg .b32 %r<29>;
.reg .b64 %rd<16>;


mov.u64 %SPL, __local_depot16;
ld.param.u64 %rd5, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li3EEv10dcontrol_tIXT0_EjE_param_0+40];
ld.param.u64 %rd6, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li3EEv10dcontrol_tIXT0_EjE_param_0+32];
ld.param.u64 %rd7, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li3EEv10dcontrol_tIXT0_EjE_param_0+24];
ld.param.u64 %rd8, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li3EEv10dcontrol_tIXT0_EjE_param_0+16];
ld.param.u32 %r11, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li3EEv10dcontrol_tIXT0_EjE_param_0+8];
add.u64 %rd1, %SPL, 0;
ld.param.u32 %r12, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li3EEv10dcontrol_tIXT0_EjE_param_0+4];
ld.param.u32 %r13, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li3EEv10dcontrol_tIXT0_EjE_param_0];
st.local.v2.u32 [%rd1], {%r13, %r12};
add.s64 %rd2, %rd1, 8;
st.local.u32 [%rd1+8], %r11;
st.local.u64 [%rd1+16], %rd8;
st.local.u64 [%rd1+24], %rd7;
st.local.u64 [%rd1+32], %rd6;
st.local.u64 [%rd1+40], %rd5;
mov.u32 %r14, %ntid.x;
mov.u32 %r15, %ctaid.x;
mov.u32 %r16, %tid.x;
mad.lo.s32 %r17, %r14, %r15, %r16;
div.u32 %r1, %r17, %r13;
mul.lo.s32 %r18, %r1, %r13;
sub.s32 %r27, %r17, %r18;
mul.lo.s32 %r19, %r12, %r1;
mul.lo.s32 %r3, %r19, %r11;
mul.lo.s32 %r20, %r11, %r12;
setp.ge.u32	%p1, %r27, %r20;
@%p1 bra BB16_3;

mul.wide.s32 %rd10, %r1, 8;
add.s64 %rd11, %rd1, %rd10;
ld.local.u64 %rd3, [%rd11+24];
ld.local.u64 %rd4, [%rd2+8];
ld.local.u32 %r4, [%rd2];
mul.lo.s32 %r5, %r4, 3;
ld.local.u32 %r21, [%rd2+-4];
mul.lo.s32 %r6, %r4, %r21;
mov.u32 %r28, %r27;

BB16_2:
mul.wide.s32 %rd12, %r28, 8;
add.s64 %rd13, %rd3, %rd12;
add.s32 %r22, %r27, %r3;
mul.wide.s32 %rd14, %r22, 8;
add.s64 %rd15, %rd4, %rd14;
ld.v2.u32 {%r23, %r24}, [%rd15];
st.v2.u32 [%rd13], {%r23, %r24};
add.s32 %r28, %r5, %r28;
add.s32 %r27, %r4, %r27;
setp.lt.u32	%p2, %r27, %r6;
@%p2 bra BB16_2;

BB16_3:
ret;
}


.visible .entry _Z30mgpu_distribute_2D3D_sr_kernelI6float2Li4EEv10dcontrol_tIXT0_EjE(
.param .align 8 .b8 _Z30mgpu_distribute_2D3D_sr_kernelI6float2Li4EEv10dcontrol_tIXT0_EjE_param_0[56]
)
{
.local .align 8 .b8 __local_depot17[56];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<3>;
.reg .b32 %r<29>;
.reg .b64 %rd<17>;


mov.u64 %SPL, __local_depot17;
ld.param.u64 %rd5, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li4EEv10dcontrol_tIXT0_EjE_param_0+48];
ld.param.u64 %rd6, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li4EEv10dcontrol_tIXT0_EjE_param_0+40];
ld.param.u64 %rd7, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li4EEv10dcontrol_tIXT0_EjE_param_0+32];
ld.param.u64 %rd8, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li4EEv10dcontrol_tIXT0_EjE_param_0+24];
ld.param.u64 %rd9, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li4EEv10dcontrol_tIXT0_EjE_param_0+16];
ld.param.u32 %r11, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li4EEv10dcontrol_tIXT0_EjE_param_0+8];
add.u64 %rd1, %SPL, 0;
ld.param.u32 %r12, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li4EEv10dcontrol_tIXT0_EjE_param_0+4];
ld.param.u32 %r13, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li4EEv10dcontrol_tIXT0_EjE_param_0];
st.local.v2.u32 [%rd1], {%r13, %r12};
add.s64 %rd2, %rd1, 8;
st.local.u32 [%rd1+8], %r11;
st.local.u64 [%rd1+16], %rd9;
st.local.u64 [%rd1+24], %rd8;
st.local.u64 [%rd1+32], %rd7;
st.local.u64 [%rd1+40], %rd6;
st.local.u64 [%rd1+48], %rd5;
mov.u32 %r14, %ntid.x;
mov.u32 %r15, %ctaid.x;
mov.u32 %r16, %tid.x;
mad.lo.s32 %r17, %r14, %r15, %r16;
div.u32 %r1, %r17, %r13;
mul.lo.s32 %r18, %r1, %r13;
sub.s32 %r27, %r17, %r18;
mul.lo.s32 %r19, %r12, %r1;
mul.lo.s32 %r3, %r19, %r11;
mul.lo.s32 %r20, %r11, %r12;
setp.ge.u32	%p1, %r27, %r20;
@%p1 bra BB17_3;

mul.wide.s32 %rd11, %r1, 8;
add.s64 %rd12, %rd1, %rd11;
ld.local.u64 %rd3, [%rd12+24];
ld.local.u64 %rd4, [%rd2+8];
ld.local.u32 %r4, [%rd2];
shl.b32 %r5, %r4, 2;
ld.local.u32 %r21, [%rd2+-4];
mul.lo.s32 %r6, %r4, %r21;
mov.u32 %r28, %r27;

BB17_2:
mul.wide.s32 %rd13, %r28, 8;
add.s64 %rd14, %rd3, %rd13;
add.s32 %r22, %r27, %r3;
mul.wide.s32 %rd15, %r22, 8;
add.s64 %rd16, %rd4, %rd15;
ld.v2.u32 {%r23, %r24}, [%rd16];
st.v2.u32 [%rd14], {%r23, %r24};
add.s32 %r28, %r5, %r28;
add.s32 %r27, %r4, %r27;
setp.lt.u32	%p2, %r27, %r6;
@%p2 bra BB17_2;

BB17_3:
ret;
}


.visible .entry _Z30mgpu_distribute_2D3D_sr_kernelI6float2Li5EEv10dcontrol_tIXT0_EjE(
.param .align 8 .b8 _Z30mgpu_distribute_2D3D_sr_kernelI6float2Li5EEv10dcontrol_tIXT0_EjE_param_0[64]
)
{
.local .align 8 .b8 __local_depot18[64];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<3>;
.reg .b32 %r<29>;
.reg .b64 %rd<18>;


mov.u64 %SPL, __local_depot18;
ld.param.u64 %rd5, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li5EEv10dcontrol_tIXT0_EjE_param_0+56];
ld.param.u64 %rd6, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li5EEv10dcontrol_tIXT0_EjE_param_0+48];
ld.param.u64 %rd7, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li5EEv10dcontrol_tIXT0_EjE_param_0+40];
ld.param.u64 %rd8, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li5EEv10dcontrol_tIXT0_EjE_param_0+32];
ld.param.u64 %rd9, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li5EEv10dcontrol_tIXT0_EjE_param_0+24];
ld.param.u64 %rd10, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li5EEv10dcontrol_tIXT0_EjE_param_0+16];
ld.param.u32 %r11, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li5EEv10dcontrol_tIXT0_EjE_param_0+8];
add.u64 %rd1, %SPL, 0;
ld.param.u32 %r12, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li5EEv10dcontrol_tIXT0_EjE_param_0+4];
ld.param.u32 %r13, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li5EEv10dcontrol_tIXT0_EjE_param_0];
st.local.v2.u32 [%rd1], {%r13, %r12};
add.s64 %rd2, %rd1, 8;
st.local.u32 [%rd1+8], %r11;
st.local.u64 [%rd1+16], %rd10;
st.local.u64 [%rd1+24], %rd9;
st.local.u64 [%rd1+32], %rd8;
st.local.u64 [%rd1+40], %rd7;
st.local.u64 [%rd1+48], %rd6;
st.local.u64 [%rd1+56], %rd5;
mov.u32 %r14, %ntid.x;
mov.u32 %r15, %ctaid.x;
mov.u32 %r16, %tid.x;
mad.lo.s32 %r17, %r14, %r15, %r16;
div.u32 %r1, %r17, %r13;
mul.lo.s32 %r18, %r1, %r13;
sub.s32 %r27, %r17, %r18;
mul.lo.s32 %r19, %r12, %r1;
mul.lo.s32 %r3, %r19, %r11;
mul.lo.s32 %r20, %r11, %r12;
setp.ge.u32	%p1, %r27, %r20;
@%p1 bra BB18_3;

mul.wide.s32 %rd12, %r1, 8;
add.s64 %rd13, %rd1, %rd12;
ld.local.u64 %rd3, [%rd13+24];
ld.local.u64 %rd4, [%rd2+8];
ld.local.u32 %r4, [%rd2];
mul.lo.s32 %r5, %r4, 5;
ld.local.u32 %r21, [%rd2+-4];
mul.lo.s32 %r6, %r4, %r21;
mov.u32 %r28, %r27;

BB18_2:
mul.wide.s32 %rd14, %r28, 8;
add.s64 %rd15, %rd3, %rd14;
add.s32 %r22, %r27, %r3;
mul.wide.s32 %rd16, %r22, 8;
add.s64 %rd17, %rd4, %rd16;
ld.v2.u32 {%r23, %r24}, [%rd17];
st.v2.u32 [%rd15], {%r23, %r24};
add.s32 %r28, %r5, %r28;
add.s32 %r27, %r4, %r27;
setp.lt.u32	%p2, %r27, %r6;
@%p2 bra BB18_2;

BB18_3:
ret;
}


.visible .entry _Z30mgpu_distribute_2D3D_sr_kernelI6float2Li6EEv10dcontrol_tIXT0_EjE(
.param .align 8 .b8 _Z30mgpu_distribute_2D3D_sr_kernelI6float2Li6EEv10dcontrol_tIXT0_EjE_param_0[72]
)
{
.local .align 8 .b8 __local_depot19[72];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<3>;
.reg .b32 %r<29>;
.reg .b64 %rd<19>;


mov.u64 %SPL, __local_depot19;
ld.param.u64 %rd5, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li6EEv10dcontrol_tIXT0_EjE_param_0+64];
ld.param.u64 %rd6, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li6EEv10dcontrol_tIXT0_EjE_param_0+56];
ld.param.u64 %rd7, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li6EEv10dcontrol_tIXT0_EjE_param_0+48];
ld.param.u64 %rd8, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li6EEv10dcontrol_tIXT0_EjE_param_0+40];
ld.param.u64 %rd9, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li6EEv10dcontrol_tIXT0_EjE_param_0+32];
ld.param.u64 %rd10, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li6EEv10dcontrol_tIXT0_EjE_param_0+24];
ld.param.u64 %rd11, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li6EEv10dcontrol_tIXT0_EjE_param_0+16];
ld.param.u32 %r11, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li6EEv10dcontrol_tIXT0_EjE_param_0+8];
add.u64 %rd1, %SPL, 0;
ld.param.u32 %r12, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li6EEv10dcontrol_tIXT0_EjE_param_0+4];
ld.param.u32 %r13, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li6EEv10dcontrol_tIXT0_EjE_param_0];
st.local.v2.u32 [%rd1], {%r13, %r12};
add.s64 %rd2, %rd1, 8;
st.local.u32 [%rd1+8], %r11;
st.local.u64 [%rd1+16], %rd11;
st.local.u64 [%rd1+24], %rd10;
st.local.u64 [%rd1+32], %rd9;
st.local.u64 [%rd1+40], %rd8;
st.local.u64 [%rd1+48], %rd7;
st.local.u64 [%rd1+56], %rd6;
st.local.u64 [%rd1+64], %rd5;
mov.u32 %r14, %ntid.x;
mov.u32 %r15, %ctaid.x;
mov.u32 %r16, %tid.x;
mad.lo.s32 %r17, %r14, %r15, %r16;
div.u32 %r1, %r17, %r13;
mul.lo.s32 %r18, %r1, %r13;
sub.s32 %r27, %r17, %r18;
mul.lo.s32 %r19, %r12, %r1;
mul.lo.s32 %r3, %r19, %r11;
mul.lo.s32 %r20, %r11, %r12;
setp.ge.u32	%p1, %r27, %r20;
@%p1 bra BB19_3;

mul.wide.s32 %rd13, %r1, 8;
add.s64 %rd14, %rd1, %rd13;
ld.local.u64 %rd3, [%rd14+24];
ld.local.u64 %rd4, [%rd2+8];
ld.local.u32 %r4, [%rd2];
mul.lo.s32 %r5, %r4, 6;
ld.local.u32 %r21, [%rd2+-4];
mul.lo.s32 %r6, %r4, %r21;
mov.u32 %r28, %r27;

BB19_2:
mul.wide.s32 %rd15, %r28, 8;
add.s64 %rd16, %rd3, %rd15;
add.s32 %r22, %r27, %r3;
mul.wide.s32 %rd17, %r22, 8;
add.s64 %rd18, %rd4, %rd17;
ld.v2.u32 {%r23, %r24}, [%rd18];
st.v2.u32 [%rd16], {%r23, %r24};
add.s32 %r28, %r5, %r28;
add.s32 %r27, %r4, %r27;
setp.lt.u32	%p2, %r27, %r6;
@%p2 bra BB19_2;

BB19_3:
ret;
}


.visible .entry _Z30mgpu_distribute_2D3D_sr_kernelI6float2Li7EEv10dcontrol_tIXT0_EjE(
.param .align 8 .b8 _Z30mgpu_distribute_2D3D_sr_kernelI6float2Li7EEv10dcontrol_tIXT0_EjE_param_0[80]
)
{
.local .align 8 .b8 __local_depot20[80];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<3>;
.reg .b32 %r<29>;
.reg .b64 %rd<20>;


mov.u64 %SPL, __local_depot20;
ld.param.u64 %rd5, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li7EEv10dcontrol_tIXT0_EjE_param_0+72];
ld.param.u64 %rd6, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li7EEv10dcontrol_tIXT0_EjE_param_0+64];
ld.param.u64 %rd7, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li7EEv10dcontrol_tIXT0_EjE_param_0+56];
ld.param.u64 %rd8, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li7EEv10dcontrol_tIXT0_EjE_param_0+48];
ld.param.u64 %rd9, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li7EEv10dcontrol_tIXT0_EjE_param_0+40];
ld.param.u64 %rd10, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li7EEv10dcontrol_tIXT0_EjE_param_0+32];
ld.param.u64 %rd11, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li7EEv10dcontrol_tIXT0_EjE_param_0+24];
ld.param.u64 %rd12, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li7EEv10dcontrol_tIXT0_EjE_param_0+16];
ld.param.u32 %r11, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li7EEv10dcontrol_tIXT0_EjE_param_0+8];
add.u64 %rd1, %SPL, 0;
ld.param.u32 %r12, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li7EEv10dcontrol_tIXT0_EjE_param_0+4];
ld.param.u32 %r13, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li7EEv10dcontrol_tIXT0_EjE_param_0];
st.local.v2.u32 [%rd1], {%r13, %r12};
add.s64 %rd2, %rd1, 8;
st.local.u32 [%rd1+8], %r11;
st.local.u64 [%rd1+16], %rd12;
st.local.u64 [%rd1+24], %rd11;
st.local.u64 [%rd1+32], %rd10;
st.local.u64 [%rd1+40], %rd9;
st.local.u64 [%rd1+48], %rd8;
st.local.u64 [%rd1+56], %rd7;
st.local.u64 [%rd1+64], %rd6;
st.local.u64 [%rd1+72], %rd5;
mov.u32 %r14, %ntid.x;
mov.u32 %r15, %ctaid.x;
mov.u32 %r16, %tid.x;
mad.lo.s32 %r17, %r14, %r15, %r16;
div.u32 %r1, %r17, %r13;
mul.lo.s32 %r18, %r1, %r13;
sub.s32 %r27, %r17, %r18;
mul.lo.s32 %r19, %r12, %r1;
mul.lo.s32 %r3, %r19, %r11;
mul.lo.s32 %r20, %r11, %r12;
setp.ge.u32	%p1, %r27, %r20;
@%p1 bra BB20_3;

mul.wide.s32 %rd14, %r1, 8;
add.s64 %rd15, %rd1, %rd14;
ld.local.u64 %rd3, [%rd15+24];
ld.local.u64 %rd4, [%rd2+8];
ld.local.u32 %r4, [%rd2];
mul.lo.s32 %r5, %r4, 7;
ld.local.u32 %r21, [%rd2+-4];
mul.lo.s32 %r6, %r4, %r21;
mov.u32 %r28, %r27;

BB20_2:
mul.wide.s32 %rd16, %r28, 8;
add.s64 %rd17, %rd3, %rd16;
add.s32 %r22, %r27, %r3;
mul.wide.s32 %rd18, %r22, 8;
add.s64 %rd19, %rd4, %rd18;
ld.v2.u32 {%r23, %r24}, [%rd19];
st.v2.u32 [%rd17], {%r23, %r24};
add.s32 %r28, %r5, %r28;
add.s32 %r27, %r4, %r27;
setp.lt.u32	%p2, %r27, %r6;
@%p2 bra BB20_2;

BB20_3:
ret;
}


.visible .entry _Z30mgpu_distribute_2D3D_sr_kernelI6float2Li8EEv10dcontrol_tIXT0_EjE(
.param .align 8 .b8 _Z30mgpu_distribute_2D3D_sr_kernelI6float2Li8EEv10dcontrol_tIXT0_EjE_param_0[88]
)
{
.local .align 8 .b8 __local_depot21[88];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<3>;
.reg .b32 %r<29>;
.reg .b64 %rd<21>;


mov.u64 %SPL, __local_depot21;
ld.param.u64 %rd5, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li8EEv10dcontrol_tIXT0_EjE_param_0+80];
ld.param.u64 %rd6, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li8EEv10dcontrol_tIXT0_EjE_param_0+72];
ld.param.u64 %rd7, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li8EEv10dcontrol_tIXT0_EjE_param_0+64];
ld.param.u64 %rd8, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li8EEv10dcontrol_tIXT0_EjE_param_0+56];
ld.param.u64 %rd9, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li8EEv10dcontrol_tIXT0_EjE_param_0+48];
ld.param.u64 %rd10, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li8EEv10dcontrol_tIXT0_EjE_param_0+40];
ld.param.u64 %rd11, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li8EEv10dcontrol_tIXT0_EjE_param_0+32];
ld.param.u64 %rd12, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li8EEv10dcontrol_tIXT0_EjE_param_0+24];
ld.param.u64 %rd13, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li8EEv10dcontrol_tIXT0_EjE_param_0+16];
ld.param.u32 %r11, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li8EEv10dcontrol_tIXT0_EjE_param_0+8];
add.u64 %rd1, %SPL, 0;
ld.param.u32 %r12, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li8EEv10dcontrol_tIXT0_EjE_param_0+4];
ld.param.u32 %r13, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li8EEv10dcontrol_tIXT0_EjE_param_0];
st.local.v2.u32 [%rd1], {%r13, %r12};
add.s64 %rd2, %rd1, 8;
st.local.u32 [%rd1+8], %r11;
st.local.u64 [%rd1+16], %rd13;
st.local.u64 [%rd1+24], %rd12;
st.local.u64 [%rd1+32], %rd11;
st.local.u64 [%rd1+40], %rd10;
st.local.u64 [%rd1+48], %rd9;
st.local.u64 [%rd1+56], %rd8;
st.local.u64 [%rd1+64], %rd7;
st.local.u64 [%rd1+72], %rd6;
st.local.u64 [%rd1+80], %rd5;
mov.u32 %r14, %ntid.x;
mov.u32 %r15, %ctaid.x;
mov.u32 %r16, %tid.x;
mad.lo.s32 %r17, %r14, %r15, %r16;
div.u32 %r1, %r17, %r13;
mul.lo.s32 %r18, %r1, %r13;
sub.s32 %r27, %r17, %r18;
mul.lo.s32 %r19, %r12, %r1;
mul.lo.s32 %r3, %r19, %r11;
mul.lo.s32 %r20, %r11, %r12;
setp.ge.u32	%p1, %r27, %r20;
@%p1 bra BB21_3;

mul.wide.s32 %rd15, %r1, 8;
add.s64 %rd16, %rd1, %rd15;
ld.local.u64 %rd3, [%rd16+24];
ld.local.u64 %rd4, [%rd2+8];
ld.local.u32 %r4, [%rd2];
shl.b32 %r5, %r4, 3;
ld.local.u32 %r21, [%rd2+-4];
mul.lo.s32 %r6, %r4, %r21;
mov.u32 %r28, %r27;

BB21_2:
mul.wide.s32 %rd17, %r28, 8;
add.s64 %rd18, %rd3, %rd17;
add.s32 %r22, %r27, %r3;
mul.wide.s32 %rd19, %r22, 8;
add.s64 %rd20, %rd4, %rd19;
ld.v2.u32 {%r23, %r24}, [%rd20];
st.v2.u32 [%rd18], {%r23, %r24};
add.s32 %r28, %r5, %r28;
add.s32 %r27, %r4, %r27;
setp.lt.u32	%p2, %r27, %r6;
@%p2 bra BB21_2;

BB21_3:
ret;
}


.visible .entry _Z30mgpu_distribute_2D3D_sr_kernelI6float2Li9EEv10dcontrol_tIXT0_EjE(
.param .align 8 .b8 _Z30mgpu_distribute_2D3D_sr_kernelI6float2Li9EEv10dcontrol_tIXT0_EjE_param_0[96]
)
{
.local .align 8 .b8 __local_depot22[96];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<3>;
.reg .b32 %r<29>;
.reg .b64 %rd<22>;


mov.u64 %SPL, __local_depot22;
ld.param.u64 %rd5, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li9EEv10dcontrol_tIXT0_EjE_param_0+88];
ld.param.u64 %rd6, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li9EEv10dcontrol_tIXT0_EjE_param_0+80];
ld.param.u64 %rd7, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li9EEv10dcontrol_tIXT0_EjE_param_0+72];
ld.param.u64 %rd8, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li9EEv10dcontrol_tIXT0_EjE_param_0+64];
ld.param.u64 %rd9, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li9EEv10dcontrol_tIXT0_EjE_param_0+56];
ld.param.u64 %rd10, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li9EEv10dcontrol_tIXT0_EjE_param_0+48];
ld.param.u64 %rd11, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li9EEv10dcontrol_tIXT0_EjE_param_0+40];
ld.param.u64 %rd12, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li9EEv10dcontrol_tIXT0_EjE_param_0+32];
ld.param.u64 %rd13, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li9EEv10dcontrol_tIXT0_EjE_param_0+24];
ld.param.u64 %rd14, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li9EEv10dcontrol_tIXT0_EjE_param_0+16];
ld.param.u32 %r11, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li9EEv10dcontrol_tIXT0_EjE_param_0+8];
add.u64 %rd1, %SPL, 0;
ld.param.u32 %r12, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li9EEv10dcontrol_tIXT0_EjE_param_0+4];
ld.param.u32 %r13, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li9EEv10dcontrol_tIXT0_EjE_param_0];
st.local.v2.u32 [%rd1], {%r13, %r12};
add.s64 %rd2, %rd1, 8;
st.local.u32 [%rd1+8], %r11;
st.local.u64 [%rd1+16], %rd14;
st.local.u64 [%rd1+24], %rd13;
st.local.u64 [%rd1+32], %rd12;
st.local.u64 [%rd1+40], %rd11;
st.local.u64 [%rd1+48], %rd10;
st.local.u64 [%rd1+56], %rd9;
st.local.u64 [%rd1+64], %rd8;
st.local.u64 [%rd1+72], %rd7;
st.local.u64 [%rd1+80], %rd6;
st.local.u64 [%rd1+88], %rd5;
mov.u32 %r14, %ntid.x;
mov.u32 %r15, %ctaid.x;
mov.u32 %r16, %tid.x;
mad.lo.s32 %r17, %r14, %r15, %r16;
div.u32 %r1, %r17, %r13;
mul.lo.s32 %r18, %r1, %r13;
sub.s32 %r27, %r17, %r18;
mul.lo.s32 %r19, %r12, %r1;
mul.lo.s32 %r3, %r19, %r11;
mul.lo.s32 %r20, %r11, %r12;
setp.ge.u32	%p1, %r27, %r20;
@%p1 bra BB22_3;

mul.wide.s32 %rd16, %r1, 8;
add.s64 %rd17, %rd1, %rd16;
ld.local.u64 %rd3, [%rd17+24];
ld.local.u64 %rd4, [%rd2+8];
ld.local.u32 %r4, [%rd2];
mul.lo.s32 %r5, %r4, 9;
ld.local.u32 %r21, [%rd2+-4];
mul.lo.s32 %r6, %r4, %r21;
mov.u32 %r28, %r27;

BB22_2:
mul.wide.s32 %rd18, %r28, 8;
add.s64 %rd19, %rd3, %rd18;
add.s32 %r22, %r27, %r3;
mul.wide.s32 %rd20, %r22, 8;
add.s64 %rd21, %rd4, %rd20;
ld.v2.u32 {%r23, %r24}, [%rd21];
st.v2.u32 [%rd19], {%r23, %r24};
add.s32 %r28, %r5, %r28;
add.s32 %r27, %r4, %r27;
setp.lt.u32	%p2, %r27, %r6;
@%p2 bra BB22_2;

BB22_3:
ret;
}


.visible .entry _Z30mgpu_distribute_2D3D_sr_kernelI6float2Li10EEv10dcontrol_tIXT0_EjE(
.param .align 8 .b8 _Z30mgpu_distribute_2D3D_sr_kernelI6float2Li10EEv10dcontrol_tIXT0_EjE_param_0[104]
)
{
.local .align 8 .b8 __local_depot23[104];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<3>;
.reg .b32 %r<29>;
.reg .b64 %rd<23>;


mov.u64 %SPL, __local_depot23;
ld.param.u64 %rd5, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li10EEv10dcontrol_tIXT0_EjE_param_0+96];
ld.param.u64 %rd6, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li10EEv10dcontrol_tIXT0_EjE_param_0+88];
ld.param.u64 %rd7, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li10EEv10dcontrol_tIXT0_EjE_param_0+80];
ld.param.u64 %rd8, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li10EEv10dcontrol_tIXT0_EjE_param_0+72];
ld.param.u64 %rd9, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li10EEv10dcontrol_tIXT0_EjE_param_0+64];
ld.param.u64 %rd10, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li10EEv10dcontrol_tIXT0_EjE_param_0+56];
ld.param.u64 %rd11, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li10EEv10dcontrol_tIXT0_EjE_param_0+48];
ld.param.u64 %rd12, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li10EEv10dcontrol_tIXT0_EjE_param_0+40];
ld.param.u64 %rd13, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li10EEv10dcontrol_tIXT0_EjE_param_0+32];
ld.param.u64 %rd14, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li10EEv10dcontrol_tIXT0_EjE_param_0+24];
ld.param.u64 %rd15, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li10EEv10dcontrol_tIXT0_EjE_param_0+16];
ld.param.u32 %r11, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li10EEv10dcontrol_tIXT0_EjE_param_0+8];
add.u64 %rd1, %SPL, 0;
ld.param.u32 %r12, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li10EEv10dcontrol_tIXT0_EjE_param_0+4];
ld.param.u32 %r13, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li10EEv10dcontrol_tIXT0_EjE_param_0];
st.local.v2.u32 [%rd1], {%r13, %r12};
add.s64 %rd2, %rd1, 8;
st.local.u32 [%rd1+8], %r11;
st.local.u64 [%rd1+16], %rd15;
st.local.u64 [%rd1+24], %rd14;
st.local.u64 [%rd1+32], %rd13;
st.local.u64 [%rd1+40], %rd12;
st.local.u64 [%rd1+48], %rd11;
st.local.u64 [%rd1+56], %rd10;
st.local.u64 [%rd1+64], %rd9;
st.local.u64 [%rd1+72], %rd8;
st.local.u64 [%rd1+80], %rd7;
st.local.u64 [%rd1+88], %rd6;
st.local.u64 [%rd1+96], %rd5;
mov.u32 %r14, %ntid.x;
mov.u32 %r15, %ctaid.x;
mov.u32 %r16, %tid.x;
mad.lo.s32 %r17, %r14, %r15, %r16;
div.u32 %r1, %r17, %r13;
mul.lo.s32 %r18, %r1, %r13;
sub.s32 %r27, %r17, %r18;
mul.lo.s32 %r19, %r12, %r1;
mul.lo.s32 %r3, %r19, %r11;
mul.lo.s32 %r20, %r11, %r12;
setp.ge.u32	%p1, %r27, %r20;
@%p1 bra BB23_3;

mul.wide.s32 %rd17, %r1, 8;
add.s64 %rd18, %rd1, %rd17;
ld.local.u64 %rd3, [%rd18+24];
ld.local.u64 %rd4, [%rd2+8];
ld.local.u32 %r4, [%rd2];
mul.lo.s32 %r5, %r4, 10;
ld.local.u32 %r21, [%rd2+-4];
mul.lo.s32 %r6, %r4, %r21;
mov.u32 %r28, %r27;

BB23_2:
mul.wide.s32 %rd19, %r28, 8;
add.s64 %rd20, %rd3, %rd19;
add.s32 %r22, %r27, %r3;
mul.wide.s32 %rd21, %r22, 8;
add.s64 %rd22, %rd4, %rd21;
ld.v2.u32 {%r23, %r24}, [%rd22];
st.v2.u32 [%rd20], {%r23, %r24};
add.s32 %r28, %r5, %r28;
add.s32 %r27, %r4, %r27;
setp.lt.u32	%p2, %r27, %r6;
@%p2 bra BB23_2;

BB23_3:
ret;
}


.visible .entry _Z30mgpu_distribute_2D3D_sr_kernelI6float2Li11EEv10dcontrol_tIXT0_EjE(
.param .align 8 .b8 _Z30mgpu_distribute_2D3D_sr_kernelI6float2Li11EEv10dcontrol_tIXT0_EjE_param_0[112]
)
{
.local .align 8 .b8 __local_depot24[112];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<3>;
.reg .b32 %r<29>;
.reg .b64 %rd<24>;


mov.u64 %SPL, __local_depot24;
ld.param.u64 %rd5, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li11EEv10dcontrol_tIXT0_EjE_param_0+104];
ld.param.u64 %rd6, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li11EEv10dcontrol_tIXT0_EjE_param_0+96];
ld.param.u64 %rd7, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li11EEv10dcontrol_tIXT0_EjE_param_0+88];
ld.param.u64 %rd8, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li11EEv10dcontrol_tIXT0_EjE_param_0+80];
ld.param.u64 %rd9, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li11EEv10dcontrol_tIXT0_EjE_param_0+72];
ld.param.u64 %rd10, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li11EEv10dcontrol_tIXT0_EjE_param_0+64];
ld.param.u64 %rd11, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li11EEv10dcontrol_tIXT0_EjE_param_0+56];
ld.param.u64 %rd12, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li11EEv10dcontrol_tIXT0_EjE_param_0+48];
ld.param.u64 %rd13, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li11EEv10dcontrol_tIXT0_EjE_param_0+40];
ld.param.u64 %rd14, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li11EEv10dcontrol_tIXT0_EjE_param_0+32];
ld.param.u64 %rd15, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li11EEv10dcontrol_tIXT0_EjE_param_0+24];
ld.param.u64 %rd16, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li11EEv10dcontrol_tIXT0_EjE_param_0+16];
ld.param.u32 %r11, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li11EEv10dcontrol_tIXT0_EjE_param_0+8];
add.u64 %rd1, %SPL, 0;
ld.param.u32 %r12, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li11EEv10dcontrol_tIXT0_EjE_param_0+4];
ld.param.u32 %r13, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li11EEv10dcontrol_tIXT0_EjE_param_0];
st.local.v2.u32 [%rd1], {%r13, %r12};
add.s64 %rd2, %rd1, 8;
st.local.u32 [%rd1+8], %r11;
st.local.u64 [%rd1+16], %rd16;
st.local.u64 [%rd1+24], %rd15;
st.local.u64 [%rd1+32], %rd14;
st.local.u64 [%rd1+40], %rd13;
st.local.u64 [%rd1+48], %rd12;
st.local.u64 [%rd1+56], %rd11;
st.local.u64 [%rd1+64], %rd10;
st.local.u64 [%rd1+72], %rd9;
st.local.u64 [%rd1+80], %rd8;
st.local.u64 [%rd1+88], %rd7;
st.local.u64 [%rd1+96], %rd6;
st.local.u64 [%rd1+104], %rd5;
mov.u32 %r14, %ntid.x;
mov.u32 %r15, %ctaid.x;
mov.u32 %r16, %tid.x;
mad.lo.s32 %r17, %r14, %r15, %r16;
div.u32 %r1, %r17, %r13;
mul.lo.s32 %r18, %r1, %r13;
sub.s32 %r27, %r17, %r18;
mul.lo.s32 %r19, %r12, %r1;
mul.lo.s32 %r3, %r19, %r11;
mul.lo.s32 %r20, %r11, %r12;
setp.ge.u32	%p1, %r27, %r20;
@%p1 bra BB24_3;

mul.wide.s32 %rd18, %r1, 8;
add.s64 %rd19, %rd1, %rd18;
ld.local.u64 %rd3, [%rd19+24];
ld.local.u64 %rd4, [%rd2+8];
ld.local.u32 %r4, [%rd2];
mul.lo.s32 %r5, %r4, 11;
ld.local.u32 %r21, [%rd2+-4];
mul.lo.s32 %r6, %r4, %r21;
mov.u32 %r28, %r27;

BB24_2:
mul.wide.s32 %rd20, %r28, 8;
add.s64 %rd21, %rd3, %rd20;
add.s32 %r22, %r27, %r3;
mul.wide.s32 %rd22, %r22, 8;
add.s64 %rd23, %rd4, %rd22;
ld.v2.u32 {%r23, %r24}, [%rd23];
st.v2.u32 [%rd21], {%r23, %r24};
add.s32 %r28, %r5, %r28;
add.s32 %r27, %r4, %r27;
setp.lt.u32	%p2, %r27, %r6;
@%p2 bra BB24_2;

BB24_3:
ret;
}


.visible .entry _Z30mgpu_distribute_2D3D_sr_kernelI6float2Li12EEv10dcontrol_tIXT0_EjE(
.param .align 8 .b8 _Z30mgpu_distribute_2D3D_sr_kernelI6float2Li12EEv10dcontrol_tIXT0_EjE_param_0[120]
)
{
.local .align 8 .b8 __local_depot25[120];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<3>;
.reg .b32 %r<29>;
.reg .b64 %rd<25>;


mov.u64 %SPL, __local_depot25;
ld.param.u64 %rd5, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li12EEv10dcontrol_tIXT0_EjE_param_0+112];
ld.param.u64 %rd6, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li12EEv10dcontrol_tIXT0_EjE_param_0+104];
ld.param.u64 %rd7, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li12EEv10dcontrol_tIXT0_EjE_param_0+96];
ld.param.u64 %rd8, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li12EEv10dcontrol_tIXT0_EjE_param_0+88];
ld.param.u64 %rd9, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li12EEv10dcontrol_tIXT0_EjE_param_0+80];
ld.param.u64 %rd10, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li12EEv10dcontrol_tIXT0_EjE_param_0+72];
ld.param.u64 %rd11, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li12EEv10dcontrol_tIXT0_EjE_param_0+64];
ld.param.u64 %rd12, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li12EEv10dcontrol_tIXT0_EjE_param_0+56];
ld.param.u64 %rd13, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li12EEv10dcontrol_tIXT0_EjE_param_0+48];
ld.param.u64 %rd14, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li12EEv10dcontrol_tIXT0_EjE_param_0+40];
ld.param.u64 %rd15, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li12EEv10dcontrol_tIXT0_EjE_param_0+32];
ld.param.u64 %rd16, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li12EEv10dcontrol_tIXT0_EjE_param_0+24];
ld.param.u64 %rd17, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li12EEv10dcontrol_tIXT0_EjE_param_0+16];
ld.param.u32 %r11, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li12EEv10dcontrol_tIXT0_EjE_param_0+8];
add.u64 %rd1, %SPL, 0;
ld.param.u32 %r12, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li12EEv10dcontrol_tIXT0_EjE_param_0+4];
ld.param.u32 %r13, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li12EEv10dcontrol_tIXT0_EjE_param_0];
st.local.v2.u32 [%rd1], {%r13, %r12};
add.s64 %rd2, %rd1, 8;
st.local.u32 [%rd1+8], %r11;
st.local.u64 [%rd1+16], %rd17;
st.local.u64 [%rd1+24], %rd16;
st.local.u64 [%rd1+32], %rd15;
st.local.u64 [%rd1+40], %rd14;
st.local.u64 [%rd1+48], %rd13;
st.local.u64 [%rd1+56], %rd12;
st.local.u64 [%rd1+64], %rd11;
st.local.u64 [%rd1+72], %rd10;
st.local.u64 [%rd1+80], %rd9;
st.local.u64 [%rd1+88], %rd8;
st.local.u64 [%rd1+96], %rd7;
st.local.u64 [%rd1+104], %rd6;
st.local.u64 [%rd1+112], %rd5;
mov.u32 %r14, %ntid.x;
mov.u32 %r15, %ctaid.x;
mov.u32 %r16, %tid.x;
mad.lo.s32 %r17, %r14, %r15, %r16;
div.u32 %r1, %r17, %r13;
mul.lo.s32 %r18, %r1, %r13;
sub.s32 %r27, %r17, %r18;
mul.lo.s32 %r19, %r12, %r1;
mul.lo.s32 %r3, %r19, %r11;
mul.lo.s32 %r20, %r11, %r12;
setp.ge.u32	%p1, %r27, %r20;
@%p1 bra BB25_3;

mul.wide.s32 %rd19, %r1, 8;
add.s64 %rd20, %rd1, %rd19;
ld.local.u64 %rd3, [%rd20+24];
ld.local.u64 %rd4, [%rd2+8];
ld.local.u32 %r4, [%rd2];
mul.lo.s32 %r5, %r4, 12;
ld.local.u32 %r21, [%rd2+-4];
mul.lo.s32 %r6, %r4, %r21;
mov.u32 %r28, %r27;

BB25_2:
mul.wide.s32 %rd21, %r28, 8;
add.s64 %rd22, %rd3, %rd21;
add.s32 %r22, %r27, %r3;
mul.wide.s32 %rd23, %r22, 8;
add.s64 %rd24, %rd4, %rd23;
ld.v2.u32 {%r23, %r24}, [%rd24];
st.v2.u32 [%rd22], {%r23, %r24};
add.s32 %r28, %r5, %r28;
add.s32 %r27, %r4, %r27;
setp.lt.u32	%p2, %r27, %r6;
@%p2 bra BB25_2;

BB25_3:
ret;
}


.visible .entry _Z30mgpu_distribute_2D3D_sr_kernelI6float2Li13EEv10dcontrol_tIXT0_EjE(
.param .align 8 .b8 _Z30mgpu_distribute_2D3D_sr_kernelI6float2Li13EEv10dcontrol_tIXT0_EjE_param_0[128]
)
{
.local .align 8 .b8 __local_depot26[128];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<3>;
.reg .b32 %r<91>;
.reg .b64 %rd<12>;


mov.u64 %SPL, __local_depot26;
mov.u64 %rd4, _Z30mgpu_distribute_2D3D_sr_kernelI6float2Li13EEv10dcontrol_tIXT0_EjE_param_0;
add.u64 %rd1, %SPL, 0;
ld.param.v2.u32 {%r11, %r12}, [%rd4];
ld.param.v2.u32 {%r13, %r14}, [%rd4+8];
ld.param.v2.u32 {%r17, %r18}, [%rd4+16];
ld.param.v2.u32 {%r21, %r22}, [%rd4+24];
ld.param.v2.u32 {%r25, %r26}, [%rd4+32];
ld.param.v2.u32 {%r29, %r30}, [%rd4+40];
ld.param.v2.u32 {%r33, %r34}, [%rd4+48];
ld.param.v2.u32 {%r37, %r38}, [%rd4+56];
ld.param.v2.u32 {%r41, %r42}, [%rd4+64];
ld.param.v2.u32 {%r45, %r46}, [%rd4+72];
ld.param.v2.u32 {%r49, %r50}, [%rd4+80];
ld.param.v2.u32 {%r53, %r54}, [%rd4+88];
ld.param.v2.u32 {%r57, %r58}, [%rd4+96];
ld.param.v2.u32 {%r61, %r62}, [%rd4+104];
ld.param.v2.u32 {%r65, %r66}, [%rd4+112];
ld.param.v2.u32 {%r69, %r70}, [%rd4+120];
st.local.v2.u32 [%rd1], {%r11, %r12};
st.local.v2.u32 [%rd1+8], {%r13, %r14};
st.local.v2.u32 [%rd1+16], {%r17, %r18};
st.local.v2.u32 [%rd1+24], {%r21, %r22};
st.local.v2.u32 [%rd1+32], {%r25, %r26};
st.local.v2.u32 [%rd1+40], {%r29, %r30};
st.local.v2.u32 [%rd1+48], {%r33, %r34};
st.local.v2.u32 [%rd1+56], {%r37, %r38};
st.local.v2.u32 [%rd1+64], {%r41, %r42};
st.local.v2.u32 [%rd1+72], {%r45, %r46};
st.local.v2.u32 [%rd1+80], {%r49, %r50};
st.local.v2.u32 [%rd1+88], {%r53, %r54};
st.local.v2.u32 [%rd1+96], {%r57, %r58};
st.local.v2.u32 [%rd1+104], {%r61, %r62};
st.local.v2.u32 [%rd1+112], {%r65, %r66};
st.local.v2.u32 [%rd1+120], {%r69, %r70};
mov.u32 %r75, %ntid.x;
mov.u32 %r76, %ctaid.x;
mov.u32 %r77, %tid.x;
mad.lo.s32 %r78, %r75, %r76, %r77;
div.u32 %r1, %r78, %r11;
mul.lo.s32 %r79, %r1, %r11;
sub.s32 %r89, %r78, %r79;
mul.lo.s32 %r80, %r12, %r1;
ld.param.u32 %r81, [%rd4+8];
mul.lo.s32 %r3, %r80, %r81;
mul.lo.s32 %r82, %r81, %r12;
setp.ge.u32	%p1, %r89, %r82;
@%p1 bra BB26_3;

mul.wide.s32 %rd6, %r1, 8;
add.s64 %rd7, %rd1, %rd6;
ld.local.u64 %rd2, [%rd7+24];
ld.local.u64 %rd3, [%rd1+16];
ld.local.u32 %r4, [%rd1+8];
mul.lo.s32 %r5, %r4, 13;
ld.local.u32 %r83, [%rd1+4];
mul.lo.s32 %r6, %r4, %r83;
mov.u32 %r90, %r89;

BB26_2:
mul.wide.s32 %rd8, %r90, 8;
add.s64 %rd9, %rd2, %rd8;
add.s32 %r84, %r89, %r3;
mul.wide.s32 %rd10, %r84, 8;
add.s64 %rd11, %rd3, %rd10;
ld.v2.u32 {%r85, %r86}, [%rd11];
st.v2.u32 [%rd9], {%r85, %r86};
add.s32 %r90, %r5, %r90;
add.s32 %r89, %r4, %r89;
setp.lt.u32	%p2, %r89, %r6;
@%p2 bra BB26_2;

BB26_3:
ret;
}


.visible .entry _Z30mgpu_distribute_2D3D_sr_kernelI6float2Li14EEv10dcontrol_tIXT0_EjE(
.param .align 8 .b8 _Z30mgpu_distribute_2D3D_sr_kernelI6float2Li14EEv10dcontrol_tIXT0_EjE_param_0[136]
)
{
.reg .pred %p<3>;
.reg .b32 %r<28>;
.reg .b64 %rd<13>;


mov.b64	%rd3, _Z30mgpu_distribute_2D3D_sr_kernelI6float2Li14EEv10dcontrol_tIXT0_EjE_param_0;
mov.u32 %r11, %ntid.x;
mov.u32 %r12, %ctaid.x;
mov.u32 %r13, %tid.x;
mad.lo.s32 %r14, %r11, %r12, %r13;
ld.param.v2.u32 {%r15, %r16}, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li14EEv10dcontrol_tIXT0_EjE_param_0];
div.u32 %r2, %r14, %r15;
mul.lo.s32 %r18, %r2, %r15;
sub.s32 %r26, %r14, %r18;
ld.param.u32 %r4, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li14EEv10dcontrol_tIXT0_EjE_param_0+8];
mul.lo.s32 %r19, %r4, %r16;
setp.ge.u32	%p1, %r26, %r19;
@%p1 bra BB27_3;

mov.u64 %rd4, %rd3;
mul.wide.s32 %rd5, %r2, 8;
add.s64 %rd6, %rd4, %rd5;
ld.param.u64 %rd7, [%rd6+24];
cvta.to.global.u64 %rd1, %rd7;
ld.param.u64 %rd8, [%rd4+16];
cvta.to.global.u64 %rd2, %rd8;
mul.lo.s32 %r20, %r16, %r2;
mul.lo.s32 %r6, %r20, %r4;
mov.u32 %r27, %r26;

BB27_2:
mul.wide.s32 %rd9, %r27, 8;
add.s64 %rd10, %rd1, %rd9;
add.s32 %r21, %r26, %r6;
mul.wide.s32 %rd11, %r21, 8;
add.s64 %rd12, %rd2, %rd11;
ld.global.v2.u32 {%r22, %r23}, [%rd12];
st.global.v2.u32 [%rd10], {%r22, %r23};
mad.lo.s32 %r27, %r4, 14, %r27;
add.s32 %r26, %r4, %r26;
setp.lt.u32	%p2, %r26, %r19;
@%p2 bra BB27_2;

BB27_3:
ret;
}


.visible .entry _Z30mgpu_distribute_2D3D_sr_kernelI6float2Li15EEv10dcontrol_tIXT0_EjE(
.param .align 8 .b8 _Z30mgpu_distribute_2D3D_sr_kernelI6float2Li15EEv10dcontrol_tIXT0_EjE_param_0[144]
)
{
.reg .pred %p<3>;
.reg .b32 %r<28>;
.reg .b64 %rd<13>;


mov.b64	%rd3, _Z30mgpu_distribute_2D3D_sr_kernelI6float2Li15EEv10dcontrol_tIXT0_EjE_param_0;
mov.u32 %r11, %ntid.x;
mov.u32 %r12, %ctaid.x;
mov.u32 %r13, %tid.x;
mad.lo.s32 %r14, %r11, %r12, %r13;
ld.param.v2.u32 {%r15, %r16}, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li15EEv10dcontrol_tIXT0_EjE_param_0];
div.u32 %r2, %r14, %r15;
mul.lo.s32 %r18, %r2, %r15;
sub.s32 %r26, %r14, %r18;
ld.param.u32 %r4, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li15EEv10dcontrol_tIXT0_EjE_param_0+8];
mul.lo.s32 %r19, %r4, %r16;
setp.ge.u32	%p1, %r26, %r19;
@%p1 bra BB28_3;

mov.u64 %rd4, %rd3;
mul.wide.s32 %rd5, %r2, 8;
add.s64 %rd6, %rd4, %rd5;
ld.param.u64 %rd7, [%rd6+24];
cvta.to.global.u64 %rd1, %rd7;
ld.param.u64 %rd8, [%rd4+16];
cvta.to.global.u64 %rd2, %rd8;
mul.lo.s32 %r20, %r16, %r2;
mul.lo.s32 %r6, %r20, %r4;
mov.u32 %r27, %r26;

BB28_2:
mul.wide.s32 %rd9, %r27, 8;
add.s64 %rd10, %rd1, %rd9;
add.s32 %r21, %r26, %r6;
mul.wide.s32 %rd11, %r21, 8;
add.s64 %rd12, %rd2, %rd11;
ld.global.v2.u32 {%r22, %r23}, [%rd12];
st.global.v2.u32 [%rd10], {%r22, %r23};
mad.lo.s32 %r27, %r4, 15, %r27;
add.s32 %r26, %r4, %r26;
setp.lt.u32	%p2, %r26, %r19;
@%p2 bra BB28_2;

BB28_3:
ret;
}


.visible .entry _Z30mgpu_distribute_2D3D_sr_kernelI6float2Li16EEv10dcontrol_tIXT0_EjE(
.param .align 8 .b8 _Z30mgpu_distribute_2D3D_sr_kernelI6float2Li16EEv10dcontrol_tIXT0_EjE_param_0[152]
)
{
.reg .pred %p<3>;
.reg .b32 %r<29>;
.reg .b64 %rd<13>;


mov.b64	%rd3, _Z30mgpu_distribute_2D3D_sr_kernelI6float2Li16EEv10dcontrol_tIXT0_EjE_param_0;
mov.u32 %r11, %ntid.x;
mov.u32 %r12, %ctaid.x;
mov.u32 %r13, %tid.x;
mad.lo.s32 %r14, %r11, %r12, %r13;
ld.param.v2.u32 {%r15, %r16}, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li16EEv10dcontrol_tIXT0_EjE_param_0];
div.u32 %r2, %r14, %r15;
mul.lo.s32 %r18, %r2, %r15;
sub.s32 %r27, %r14, %r18;
ld.param.u32 %r4, [_Z30mgpu_distribute_2D3D_sr_kernelI6float2Li16EEv10dcontrol_tIXT0_EjE_param_0+8];
mul.lo.s32 %r19, %r4, %r16;
setp.ge.u32	%p1, %r27, %r19;
@%p1 bra BB29_3;

mov.u64 %rd4, %rd3;
mul.wide.s32 %rd5, %r2, 8;
add.s64 %rd6, %rd4, %rd5;
ld.param.u64 %rd7, [%rd6+24];
cvta.to.global.u64 %rd1, %rd7;
ld.param.u64 %rd8, [%rd4+16];
cvta.to.global.u64 %rd2, %rd8;
mul.lo.s32 %r20, %r16, %r2;
mul.lo.s32 %r6, %r20, %r4;
mov.u32 %r28, %r27;

BB29_2:
mul.wide.s32 %rd9, %r28, 8;
add.s64 %rd10, %rd1, %rd9;
add.s32 %r21, %r27, %r6;
mul.wide.s32 %rd11, %r21, 8;
add.s64 %rd12, %rd2, %rd11;
ld.global.v2.u32 {%r22, %r23}, [%rd12];
st.global.v2.u32 [%rd10], {%r22, %r23};
shl.b32 %r26, %r4, 4;
add.s32 %r28, %r26, %r28;
add.s32 %r27, %r4, %r27;
setp.lt.u32	%p2, %r27, %r19;
@%p2 bra BB29_2;

BB29_3:
ret;
}


.visible .entry _Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li2EEv16dcontrol_split_tIXT0_EjE(
.param .align 8 .b8 _Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li2EEv16dcontrol_split_tIXT0_EjE_param_0[48]
)
{
.local .align 8 .b8 __local_depot30[48];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<46>;
.reg .b64 %rd<20>;


mov.u64 %SPL, __local_depot30;
ld.param.u64 %rd7, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li2EEv16dcontrol_split_tIXT0_EjE_param_0+40];
ld.param.u64 %rd8, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li2EEv16dcontrol_split_tIXT0_EjE_param_0+32];
ld.param.u64 %rd9, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li2EEv16dcontrol_split_tIXT0_EjE_param_0+24];
ld.param.u32 %r18, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li2EEv16dcontrol_split_tIXT0_EjE_param_0+16];
add.u64 %rd1, %SPL, 0;
ld.param.u32 %r19, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li2EEv16dcontrol_split_tIXT0_EjE_param_0+4];
ld.param.u32 %r41, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li2EEv16dcontrol_split_tIXT0_EjE_param_0];
st.local.v2.u32 [%rd1], {%r41, %r19};
add.s64 %rd3, %rd1, 8;
ld.param.u32 %r20, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li2EEv16dcontrol_split_tIXT0_EjE_param_0+12];
ld.param.u32 %r21, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li2EEv16dcontrol_split_tIXT0_EjE_param_0+8];
st.local.v2.u32 [%rd1+8], {%r21, %r20};
st.local.u32 [%rd1+16], %r18;
st.local.u64 [%rd1+24], %rd9;
st.local.u64 [%rd1+32], %rd8;
st.local.u64 [%rd1+40], %rd7;
mov.u32 %r22, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r44, %r22, %r23, %r24;
mul.lo.s32 %r3, %r41, %r20;
setp.lt.s32	%p1, %r44, %r3;
@%p1 bra BB30_2;

ld.local.u32 %r25, [%rd3+8];
sub.s32 %r41, %r41, %r25;

BB30_2:
@%p1 bra BB30_4;
bra.uni BB30_3;

BB30_4:
div.s32 %r42, %r44, %r41;
bra.uni BB30_5;

BB30_3:
sub.s32 %r26, %r44, %r3;
div.s32 %r27, %r26, %r41;
ld.local.u32 %r28, [%rd3+4];
add.s32 %r42, %r28, %r27;

BB30_5:
ld.local.u64 %rd4, [%rd1];
mov.u32 %r43, 0;
@%p1 bra BB30_7;

ld.local.u32 %r30, [%rd3+4];
sub.s32 %r31, %r42, %r30;
ld.local.u32 %r32, [%rd3+8];
mul.lo.s32 %r43, %r31, %r32;

BB30_7:
ld.local.u32 %r11, [%rd3];
setp.ge.u32	%p4, %r44, %r11;
@%p4 bra BB30_11;

shr.u64 %rd13, %rd4, 32;
cvt.u32.u64	%r33, %rd13;
mul.lo.s32 %r12, %r11, %r33;
cvt.u32.u64	%r34, %rd4;
mul.lo.s32 %r35, %r34, %r42;
sub.s32 %r36, %r44, %r35;
add.s32 %r45, %r36, %r43;
setp.ge.u32	%p5, %r44, %r12;
@%p5 bra BB30_11;

mul.wide.s32 %rd14, %r42, 8;
add.s64 %rd15, %rd1, %rd14;
ld.local.u64 %rd5, [%rd15+32];
ld.local.u64 %rd6, [%rd3+16];

BB30_10:
mul.wide.s32 %rd16, %r45, 8;
add.s64 %rd17, %rd5, %rd16;
mul.wide.s32 %rd18, %r44, 8;
add.s64 %rd19, %rd6, %rd18;
ld.v2.u32 {%r37, %r38}, [%rd19];
st.v2.u32 [%rd17], {%r37, %r38};
add.s32 %r45, %r45, %r41;
add.s32 %r44, %r11, %r44;
setp.lt.u32	%p6, %r44, %r12;
@%p6 bra BB30_10;

BB30_11:
ret;
}


.visible .entry _Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li3EEv16dcontrol_split_tIXT0_EjE(
.param .align 8 .b8 _Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li3EEv16dcontrol_split_tIXT0_EjE_param_0[56]
)
{
.local .align 8 .b8 __local_depot31[56];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<46>;
.reg .b64 %rd<21>;


mov.u64 %SPL, __local_depot31;
ld.param.u64 %rd7, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li3EEv16dcontrol_split_tIXT0_EjE_param_0+48];
ld.param.u64 %rd8, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li3EEv16dcontrol_split_tIXT0_EjE_param_0+40];
ld.param.u64 %rd9, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li3EEv16dcontrol_split_tIXT0_EjE_param_0+32];
ld.param.u64 %rd10, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li3EEv16dcontrol_split_tIXT0_EjE_param_0+24];
ld.param.u32 %r18, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li3EEv16dcontrol_split_tIXT0_EjE_param_0+16];
add.u64 %rd1, %SPL, 0;
ld.param.u32 %r19, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li3EEv16dcontrol_split_tIXT0_EjE_param_0+4];
ld.param.u32 %r41, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li3EEv16dcontrol_split_tIXT0_EjE_param_0];
st.local.v2.u32 [%rd1], {%r41, %r19};
add.s64 %rd3, %rd1, 8;
ld.param.u32 %r20, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li3EEv16dcontrol_split_tIXT0_EjE_param_0+12];
ld.param.u32 %r21, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li3EEv16dcontrol_split_tIXT0_EjE_param_0+8];
st.local.v2.u32 [%rd1+8], {%r21, %r20};
st.local.u32 [%rd1+16], %r18;
st.local.u64 [%rd1+24], %rd10;
st.local.u64 [%rd1+32], %rd9;
st.local.u64 [%rd1+40], %rd8;
st.local.u64 [%rd1+48], %rd7;
mov.u32 %r22, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r44, %r22, %r23, %r24;
mul.lo.s32 %r3, %r41, %r20;
setp.lt.s32	%p1, %r44, %r3;
@%p1 bra BB31_2;

ld.local.u32 %r25, [%rd3+8];
sub.s32 %r41, %r41, %r25;

BB31_2:
@%p1 bra BB31_4;
bra.uni BB31_3;

BB31_4:
div.s32 %r42, %r44, %r41;
bra.uni BB31_5;

BB31_3:
sub.s32 %r26, %r44, %r3;
div.s32 %r27, %r26, %r41;
ld.local.u32 %r28, [%rd3+4];
add.s32 %r42, %r28, %r27;

BB31_5:
ld.local.u64 %rd4, [%rd1];
mov.u32 %r43, 0;
@%p1 bra BB31_7;

ld.local.u32 %r30, [%rd3+4];
sub.s32 %r31, %r42, %r30;
ld.local.u32 %r32, [%rd3+8];
mul.lo.s32 %r43, %r31, %r32;

BB31_7:
ld.local.u32 %r11, [%rd3];
setp.ge.u32	%p4, %r44, %r11;
@%p4 bra BB31_11;

shr.u64 %rd14, %rd4, 32;
cvt.u32.u64	%r33, %rd14;
mul.lo.s32 %r12, %r11, %r33;
cvt.u32.u64	%r34, %rd4;
mul.lo.s32 %r35, %r34, %r42;
sub.s32 %r36, %r44, %r35;
add.s32 %r45, %r36, %r43;
setp.ge.u32	%p5, %r44, %r12;
@%p5 bra BB31_11;

mul.wide.s32 %rd15, %r42, 8;
add.s64 %rd16, %rd1, %rd15;
ld.local.u64 %rd5, [%rd16+32];
ld.local.u64 %rd6, [%rd3+16];

BB31_10:
mul.wide.s32 %rd17, %r45, 8;
add.s64 %rd18, %rd5, %rd17;
mul.wide.s32 %rd19, %r44, 8;
add.s64 %rd20, %rd6, %rd19;
ld.v2.u32 {%r37, %r38}, [%rd20];
st.v2.u32 [%rd18], {%r37, %r38};
add.s32 %r45, %r45, %r41;
add.s32 %r44, %r11, %r44;
setp.lt.u32	%p6, %r44, %r12;
@%p6 bra BB31_10;

BB31_11:
ret;
}


.visible .entry _Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li4EEv16dcontrol_split_tIXT0_EjE(
.param .align 8 .b8 _Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li4EEv16dcontrol_split_tIXT0_EjE_param_0[64]
)
{
.local .align 8 .b8 __local_depot32[64];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<46>;
.reg .b64 %rd<22>;


mov.u64 %SPL, __local_depot32;
ld.param.u64 %rd7, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li4EEv16dcontrol_split_tIXT0_EjE_param_0+56];
ld.param.u64 %rd8, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li4EEv16dcontrol_split_tIXT0_EjE_param_0+48];
ld.param.u64 %rd9, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li4EEv16dcontrol_split_tIXT0_EjE_param_0+40];
ld.param.u64 %rd10, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li4EEv16dcontrol_split_tIXT0_EjE_param_0+32];
ld.param.u64 %rd11, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li4EEv16dcontrol_split_tIXT0_EjE_param_0+24];
ld.param.u32 %r18, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li4EEv16dcontrol_split_tIXT0_EjE_param_0+16];
add.u64 %rd1, %SPL, 0;
ld.param.u32 %r19, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li4EEv16dcontrol_split_tIXT0_EjE_param_0+4];
ld.param.u32 %r41, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li4EEv16dcontrol_split_tIXT0_EjE_param_0];
st.local.v2.u32 [%rd1], {%r41, %r19};
add.s64 %rd3, %rd1, 8;
ld.param.u32 %r20, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li4EEv16dcontrol_split_tIXT0_EjE_param_0+12];
ld.param.u32 %r21, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li4EEv16dcontrol_split_tIXT0_EjE_param_0+8];
st.local.v2.u32 [%rd1+8], {%r21, %r20};
st.local.u32 [%rd1+16], %r18;
st.local.u64 [%rd1+24], %rd11;
st.local.u64 [%rd1+32], %rd10;
st.local.u64 [%rd1+40], %rd9;
st.local.u64 [%rd1+48], %rd8;
st.local.u64 [%rd1+56], %rd7;
mov.u32 %r22, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r44, %r22, %r23, %r24;
mul.lo.s32 %r3, %r41, %r20;
setp.lt.s32	%p1, %r44, %r3;
@%p1 bra BB32_2;

ld.local.u32 %r25, [%rd3+8];
sub.s32 %r41, %r41, %r25;

BB32_2:
@%p1 bra BB32_4;
bra.uni BB32_3;

BB32_4:
div.s32 %r42, %r44, %r41;
bra.uni BB32_5;

BB32_3:
sub.s32 %r26, %r44, %r3;
div.s32 %r27, %r26, %r41;
ld.local.u32 %r28, [%rd3+4];
add.s32 %r42, %r28, %r27;

BB32_5:
ld.local.u64 %rd4, [%rd1];
mov.u32 %r43, 0;
@%p1 bra BB32_7;

ld.local.u32 %r30, [%rd3+4];
sub.s32 %r31, %r42, %r30;
ld.local.u32 %r32, [%rd3+8];
mul.lo.s32 %r43, %r31, %r32;

BB32_7:
ld.local.u32 %r11, [%rd3];
setp.ge.u32	%p4, %r44, %r11;
@%p4 bra BB32_11;

shr.u64 %rd15, %rd4, 32;
cvt.u32.u64	%r33, %rd15;
mul.lo.s32 %r12, %r11, %r33;
cvt.u32.u64	%r34, %rd4;
mul.lo.s32 %r35, %r34, %r42;
sub.s32 %r36, %r44, %r35;
add.s32 %r45, %r36, %r43;
setp.ge.u32	%p5, %r44, %r12;
@%p5 bra BB32_11;

mul.wide.s32 %rd16, %r42, 8;
add.s64 %rd17, %rd1, %rd16;
ld.local.u64 %rd5, [%rd17+32];
ld.local.u64 %rd6, [%rd3+16];

BB32_10:
mul.wide.s32 %rd18, %r45, 8;
add.s64 %rd19, %rd5, %rd18;
mul.wide.s32 %rd20, %r44, 8;
add.s64 %rd21, %rd6, %rd20;
ld.v2.u32 {%r37, %r38}, [%rd21];
st.v2.u32 [%rd19], {%r37, %r38};
add.s32 %r45, %r45, %r41;
add.s32 %r44, %r11, %r44;
setp.lt.u32	%p6, %r44, %r12;
@%p6 bra BB32_10;

BB32_11:
ret;
}


.visible .entry _Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li5EEv16dcontrol_split_tIXT0_EjE(
.param .align 8 .b8 _Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li5EEv16dcontrol_split_tIXT0_EjE_param_0[72]
)
{
.local .align 8 .b8 __local_depot33[72];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<46>;
.reg .b64 %rd<23>;


mov.u64 %SPL, __local_depot33;
ld.param.u64 %rd7, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li5EEv16dcontrol_split_tIXT0_EjE_param_0+64];
ld.param.u64 %rd8, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li5EEv16dcontrol_split_tIXT0_EjE_param_0+56];
ld.param.u64 %rd9, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li5EEv16dcontrol_split_tIXT0_EjE_param_0+48];
ld.param.u64 %rd10, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li5EEv16dcontrol_split_tIXT0_EjE_param_0+40];
ld.param.u64 %rd11, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li5EEv16dcontrol_split_tIXT0_EjE_param_0+32];
ld.param.u64 %rd12, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li5EEv16dcontrol_split_tIXT0_EjE_param_0+24];
ld.param.u32 %r18, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li5EEv16dcontrol_split_tIXT0_EjE_param_0+16];
add.u64 %rd1, %SPL, 0;
ld.param.u32 %r19, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li5EEv16dcontrol_split_tIXT0_EjE_param_0+4];
ld.param.u32 %r41, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li5EEv16dcontrol_split_tIXT0_EjE_param_0];
st.local.v2.u32 [%rd1], {%r41, %r19};
add.s64 %rd3, %rd1, 8;
ld.param.u32 %r20, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li5EEv16dcontrol_split_tIXT0_EjE_param_0+12];
ld.param.u32 %r21, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li5EEv16dcontrol_split_tIXT0_EjE_param_0+8];
st.local.v2.u32 [%rd1+8], {%r21, %r20};
st.local.u32 [%rd1+16], %r18;
st.local.u64 [%rd1+24], %rd12;
st.local.u64 [%rd1+32], %rd11;
st.local.u64 [%rd1+40], %rd10;
st.local.u64 [%rd1+48], %rd9;
st.local.u64 [%rd1+56], %rd8;
st.local.u64 [%rd1+64], %rd7;
mov.u32 %r22, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r44, %r22, %r23, %r24;
mul.lo.s32 %r3, %r41, %r20;
setp.lt.s32	%p1, %r44, %r3;
@%p1 bra BB33_2;

ld.local.u32 %r25, [%rd3+8];
sub.s32 %r41, %r41, %r25;

BB33_2:
@%p1 bra BB33_4;
bra.uni BB33_3;

BB33_4:
div.s32 %r42, %r44, %r41;
bra.uni BB33_5;

BB33_3:
sub.s32 %r26, %r44, %r3;
div.s32 %r27, %r26, %r41;
ld.local.u32 %r28, [%rd3+4];
add.s32 %r42, %r28, %r27;

BB33_5:
ld.local.u64 %rd4, [%rd1];
mov.u32 %r43, 0;
@%p1 bra BB33_7;

ld.local.u32 %r30, [%rd3+4];
sub.s32 %r31, %r42, %r30;
ld.local.u32 %r32, [%rd3+8];
mul.lo.s32 %r43, %r31, %r32;

BB33_7:
ld.local.u32 %r11, [%rd3];
setp.ge.u32	%p4, %r44, %r11;
@%p4 bra BB33_11;

shr.u64 %rd16, %rd4, 32;
cvt.u32.u64	%r33, %rd16;
mul.lo.s32 %r12, %r11, %r33;
cvt.u32.u64	%r34, %rd4;
mul.lo.s32 %r35, %r34, %r42;
sub.s32 %r36, %r44, %r35;
add.s32 %r45, %r36, %r43;
setp.ge.u32	%p5, %r44, %r12;
@%p5 bra BB33_11;

mul.wide.s32 %rd17, %r42, 8;
add.s64 %rd18, %rd1, %rd17;
ld.local.u64 %rd5, [%rd18+32];
ld.local.u64 %rd6, [%rd3+16];

BB33_10:
mul.wide.s32 %rd19, %r45, 8;
add.s64 %rd20, %rd5, %rd19;
mul.wide.s32 %rd21, %r44, 8;
add.s64 %rd22, %rd6, %rd21;
ld.v2.u32 {%r37, %r38}, [%rd22];
st.v2.u32 [%rd20], {%r37, %r38};
add.s32 %r45, %r45, %r41;
add.s32 %r44, %r11, %r44;
setp.lt.u32	%p6, %r44, %r12;
@%p6 bra BB33_10;

BB33_11:
ret;
}


.visible .entry _Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li6EEv16dcontrol_split_tIXT0_EjE(
.param .align 8 .b8 _Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li6EEv16dcontrol_split_tIXT0_EjE_param_0[80]
)
{
.local .align 8 .b8 __local_depot34[80];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<46>;
.reg .b64 %rd<24>;


mov.u64 %SPL, __local_depot34;
ld.param.u64 %rd7, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li6EEv16dcontrol_split_tIXT0_EjE_param_0+72];
ld.param.u64 %rd8, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li6EEv16dcontrol_split_tIXT0_EjE_param_0+64];
ld.param.u64 %rd9, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li6EEv16dcontrol_split_tIXT0_EjE_param_0+56];
ld.param.u64 %rd10, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li6EEv16dcontrol_split_tIXT0_EjE_param_0+48];
ld.param.u64 %rd11, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li6EEv16dcontrol_split_tIXT0_EjE_param_0+40];
ld.param.u64 %rd12, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li6EEv16dcontrol_split_tIXT0_EjE_param_0+32];
ld.param.u64 %rd13, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li6EEv16dcontrol_split_tIXT0_EjE_param_0+24];
ld.param.u32 %r18, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li6EEv16dcontrol_split_tIXT0_EjE_param_0+16];
add.u64 %rd1, %SPL, 0;
ld.param.u32 %r19, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li6EEv16dcontrol_split_tIXT0_EjE_param_0+4];
ld.param.u32 %r41, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li6EEv16dcontrol_split_tIXT0_EjE_param_0];
st.local.v2.u32 [%rd1], {%r41, %r19};
add.s64 %rd3, %rd1, 8;
ld.param.u32 %r20, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li6EEv16dcontrol_split_tIXT0_EjE_param_0+12];
ld.param.u32 %r21, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li6EEv16dcontrol_split_tIXT0_EjE_param_0+8];
st.local.v2.u32 [%rd1+8], {%r21, %r20};
st.local.u32 [%rd1+16], %r18;
st.local.u64 [%rd1+24], %rd13;
st.local.u64 [%rd1+32], %rd12;
st.local.u64 [%rd1+40], %rd11;
st.local.u64 [%rd1+48], %rd10;
st.local.u64 [%rd1+56], %rd9;
st.local.u64 [%rd1+64], %rd8;
st.local.u64 [%rd1+72], %rd7;
mov.u32 %r22, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r44, %r22, %r23, %r24;
mul.lo.s32 %r3, %r41, %r20;
setp.lt.s32	%p1, %r44, %r3;
@%p1 bra BB34_2;

ld.local.u32 %r25, [%rd3+8];
sub.s32 %r41, %r41, %r25;

BB34_2:
@%p1 bra BB34_4;
bra.uni BB34_3;

BB34_4:
div.s32 %r42, %r44, %r41;
bra.uni BB34_5;

BB34_3:
sub.s32 %r26, %r44, %r3;
div.s32 %r27, %r26, %r41;
ld.local.u32 %r28, [%rd3+4];
add.s32 %r42, %r28, %r27;

BB34_5:
ld.local.u64 %rd4, [%rd1];
mov.u32 %r43, 0;
@%p1 bra BB34_7;

ld.local.u32 %r30, [%rd3+4];
sub.s32 %r31, %r42, %r30;
ld.local.u32 %r32, [%rd3+8];
mul.lo.s32 %r43, %r31, %r32;

BB34_7:
ld.local.u32 %r11, [%rd3];
setp.ge.u32	%p4, %r44, %r11;
@%p4 bra BB34_11;

shr.u64 %rd17, %rd4, 32;
cvt.u32.u64	%r33, %rd17;
mul.lo.s32 %r12, %r11, %r33;
cvt.u32.u64	%r34, %rd4;
mul.lo.s32 %r35, %r34, %r42;
sub.s32 %r36, %r44, %r35;
add.s32 %r45, %r36, %r43;
setp.ge.u32	%p5, %r44, %r12;
@%p5 bra BB34_11;

mul.wide.s32 %rd18, %r42, 8;
add.s64 %rd19, %rd1, %rd18;
ld.local.u64 %rd5, [%rd19+32];
ld.local.u64 %rd6, [%rd3+16];

BB34_10:
mul.wide.s32 %rd20, %r45, 8;
add.s64 %rd21, %rd5, %rd20;
mul.wide.s32 %rd22, %r44, 8;
add.s64 %rd23, %rd6, %rd22;
ld.v2.u32 {%r37, %r38}, [%rd23];
st.v2.u32 [%rd21], {%r37, %r38};
add.s32 %r45, %r45, %r41;
add.s32 %r44, %r11, %r44;
setp.lt.u32	%p6, %r44, %r12;
@%p6 bra BB34_10;

BB34_11:
ret;
}


.visible .entry _Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li7EEv16dcontrol_split_tIXT0_EjE(
.param .align 8 .b8 _Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li7EEv16dcontrol_split_tIXT0_EjE_param_0[88]
)
{
.local .align 8 .b8 __local_depot35[88];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<46>;
.reg .b64 %rd<25>;


mov.u64 %SPL, __local_depot35;
ld.param.u64 %rd7, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li7EEv16dcontrol_split_tIXT0_EjE_param_0+80];
ld.param.u64 %rd8, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li7EEv16dcontrol_split_tIXT0_EjE_param_0+72];
ld.param.u64 %rd9, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li7EEv16dcontrol_split_tIXT0_EjE_param_0+64];
ld.param.u64 %rd10, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li7EEv16dcontrol_split_tIXT0_EjE_param_0+56];
ld.param.u64 %rd11, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li7EEv16dcontrol_split_tIXT0_EjE_param_0+48];
ld.param.u64 %rd12, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li7EEv16dcontrol_split_tIXT0_EjE_param_0+40];
ld.param.u64 %rd13, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li7EEv16dcontrol_split_tIXT0_EjE_param_0+32];
ld.param.u64 %rd14, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li7EEv16dcontrol_split_tIXT0_EjE_param_0+24];
ld.param.u32 %r18, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li7EEv16dcontrol_split_tIXT0_EjE_param_0+16];
add.u64 %rd1, %SPL, 0;
ld.param.u32 %r19, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li7EEv16dcontrol_split_tIXT0_EjE_param_0+4];
ld.param.u32 %r41, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li7EEv16dcontrol_split_tIXT0_EjE_param_0];
st.local.v2.u32 [%rd1], {%r41, %r19};
add.s64 %rd3, %rd1, 8;
ld.param.u32 %r20, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li7EEv16dcontrol_split_tIXT0_EjE_param_0+12];
ld.param.u32 %r21, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li7EEv16dcontrol_split_tIXT0_EjE_param_0+8];
st.local.v2.u32 [%rd1+8], {%r21, %r20};
st.local.u32 [%rd1+16], %r18;
st.local.u64 [%rd1+24], %rd14;
st.local.u64 [%rd1+32], %rd13;
st.local.u64 [%rd1+40], %rd12;
st.local.u64 [%rd1+48], %rd11;
st.local.u64 [%rd1+56], %rd10;
st.local.u64 [%rd1+64], %rd9;
st.local.u64 [%rd1+72], %rd8;
st.local.u64 [%rd1+80], %rd7;
mov.u32 %r22, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r44, %r22, %r23, %r24;
mul.lo.s32 %r3, %r41, %r20;
setp.lt.s32	%p1, %r44, %r3;
@%p1 bra BB35_2;

ld.local.u32 %r25, [%rd3+8];
sub.s32 %r41, %r41, %r25;

BB35_2:
@%p1 bra BB35_4;
bra.uni BB35_3;

BB35_4:
div.s32 %r42, %r44, %r41;
bra.uni BB35_5;

BB35_3:
sub.s32 %r26, %r44, %r3;
div.s32 %r27, %r26, %r41;
ld.local.u32 %r28, [%rd3+4];
add.s32 %r42, %r28, %r27;

BB35_5:
ld.local.u64 %rd4, [%rd1];
mov.u32 %r43, 0;
@%p1 bra BB35_7;

ld.local.u32 %r30, [%rd3+4];
sub.s32 %r31, %r42, %r30;
ld.local.u32 %r32, [%rd3+8];
mul.lo.s32 %r43, %r31, %r32;

BB35_7:
ld.local.u32 %r11, [%rd3];
setp.ge.u32	%p4, %r44, %r11;
@%p4 bra BB35_11;

shr.u64 %rd18, %rd4, 32;
cvt.u32.u64	%r33, %rd18;
mul.lo.s32 %r12, %r11, %r33;
cvt.u32.u64	%r34, %rd4;
mul.lo.s32 %r35, %r34, %r42;
sub.s32 %r36, %r44, %r35;
add.s32 %r45, %r36, %r43;
setp.ge.u32	%p5, %r44, %r12;
@%p5 bra BB35_11;

mul.wide.s32 %rd19, %r42, 8;
add.s64 %rd20, %rd1, %rd19;
ld.local.u64 %rd5, [%rd20+32];
ld.local.u64 %rd6, [%rd3+16];

BB35_10:
mul.wide.s32 %rd21, %r45, 8;
add.s64 %rd22, %rd5, %rd21;
mul.wide.s32 %rd23, %r44, 8;
add.s64 %rd24, %rd6, %rd23;
ld.v2.u32 {%r37, %r38}, [%rd24];
st.v2.u32 [%rd22], {%r37, %r38};
add.s32 %r45, %r45, %r41;
add.s32 %r44, %r11, %r44;
setp.lt.u32	%p6, %r44, %r12;
@%p6 bra BB35_10;

BB35_11:
ret;
}


.visible .entry _Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li8EEv16dcontrol_split_tIXT0_EjE(
.param .align 8 .b8 _Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li8EEv16dcontrol_split_tIXT0_EjE_param_0[96]
)
{
.local .align 8 .b8 __local_depot36[96];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<46>;
.reg .b64 %rd<26>;


mov.u64 %SPL, __local_depot36;
ld.param.u64 %rd7, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li8EEv16dcontrol_split_tIXT0_EjE_param_0+88];
ld.param.u64 %rd8, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li8EEv16dcontrol_split_tIXT0_EjE_param_0+80];
ld.param.u64 %rd9, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li8EEv16dcontrol_split_tIXT0_EjE_param_0+72];
ld.param.u64 %rd10, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li8EEv16dcontrol_split_tIXT0_EjE_param_0+64];
ld.param.u64 %rd11, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li8EEv16dcontrol_split_tIXT0_EjE_param_0+56];
ld.param.u64 %rd12, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li8EEv16dcontrol_split_tIXT0_EjE_param_0+48];
ld.param.u64 %rd13, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li8EEv16dcontrol_split_tIXT0_EjE_param_0+40];
ld.param.u64 %rd14, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li8EEv16dcontrol_split_tIXT0_EjE_param_0+32];
ld.param.u64 %rd15, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li8EEv16dcontrol_split_tIXT0_EjE_param_0+24];
ld.param.u32 %r18, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li8EEv16dcontrol_split_tIXT0_EjE_param_0+16];
add.u64 %rd1, %SPL, 0;
ld.param.u32 %r19, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li8EEv16dcontrol_split_tIXT0_EjE_param_0+4];
ld.param.u32 %r41, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li8EEv16dcontrol_split_tIXT0_EjE_param_0];
st.local.v2.u32 [%rd1], {%r41, %r19};
add.s64 %rd3, %rd1, 8;
ld.param.u32 %r20, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li8EEv16dcontrol_split_tIXT0_EjE_param_0+12];
ld.param.u32 %r21, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li8EEv16dcontrol_split_tIXT0_EjE_param_0+8];
st.local.v2.u32 [%rd1+8], {%r21, %r20};
st.local.u32 [%rd1+16], %r18;
st.local.u64 [%rd1+24], %rd15;
st.local.u64 [%rd1+32], %rd14;
st.local.u64 [%rd1+40], %rd13;
st.local.u64 [%rd1+48], %rd12;
st.local.u64 [%rd1+56], %rd11;
st.local.u64 [%rd1+64], %rd10;
st.local.u64 [%rd1+72], %rd9;
st.local.u64 [%rd1+80], %rd8;
st.local.u64 [%rd1+88], %rd7;
mov.u32 %r22, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r44, %r22, %r23, %r24;
mul.lo.s32 %r3, %r41, %r20;
setp.lt.s32	%p1, %r44, %r3;
@%p1 bra BB36_2;

ld.local.u32 %r25, [%rd3+8];
sub.s32 %r41, %r41, %r25;

BB36_2:
@%p1 bra BB36_4;
bra.uni BB36_3;

BB36_4:
div.s32 %r42, %r44, %r41;
bra.uni BB36_5;

BB36_3:
sub.s32 %r26, %r44, %r3;
div.s32 %r27, %r26, %r41;
ld.local.u32 %r28, [%rd3+4];
add.s32 %r42, %r28, %r27;

BB36_5:
ld.local.u64 %rd4, [%rd1];
mov.u32 %r43, 0;
@%p1 bra BB36_7;

ld.local.u32 %r30, [%rd3+4];
sub.s32 %r31, %r42, %r30;
ld.local.u32 %r32, [%rd3+8];
mul.lo.s32 %r43, %r31, %r32;

BB36_7:
ld.local.u32 %r11, [%rd3];
setp.ge.u32	%p4, %r44, %r11;
@%p4 bra BB36_11;

shr.u64 %rd19, %rd4, 32;
cvt.u32.u64	%r33, %rd19;
mul.lo.s32 %r12, %r11, %r33;
cvt.u32.u64	%r34, %rd4;
mul.lo.s32 %r35, %r34, %r42;
sub.s32 %r36, %r44, %r35;
add.s32 %r45, %r36, %r43;
setp.ge.u32	%p5, %r44, %r12;
@%p5 bra BB36_11;

mul.wide.s32 %rd20, %r42, 8;
add.s64 %rd21, %rd1, %rd20;
ld.local.u64 %rd5, [%rd21+32];
ld.local.u64 %rd6, [%rd3+16];

BB36_10:
mul.wide.s32 %rd22, %r45, 8;
add.s64 %rd23, %rd5, %rd22;
mul.wide.s32 %rd24, %r44, 8;
add.s64 %rd25, %rd6, %rd24;
ld.v2.u32 {%r37, %r38}, [%rd25];
st.v2.u32 [%rd23], {%r37, %r38};
add.s32 %r45, %r45, %r41;
add.s32 %r44, %r11, %r44;
setp.lt.u32	%p6, %r44, %r12;
@%p6 bra BB36_10;

BB36_11:
ret;
}


.visible .entry _Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li9EEv16dcontrol_split_tIXT0_EjE(
.param .align 8 .b8 _Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li9EEv16dcontrol_split_tIXT0_EjE_param_0[104]
)
{
.local .align 8 .b8 __local_depot37[104];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<46>;
.reg .b64 %rd<27>;


mov.u64 %SPL, __local_depot37;
ld.param.u64 %rd7, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li9EEv16dcontrol_split_tIXT0_EjE_param_0+96];
ld.param.u64 %rd8, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li9EEv16dcontrol_split_tIXT0_EjE_param_0+88];
ld.param.u64 %rd9, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li9EEv16dcontrol_split_tIXT0_EjE_param_0+80];
ld.param.u64 %rd10, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li9EEv16dcontrol_split_tIXT0_EjE_param_0+72];
ld.param.u64 %rd11, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li9EEv16dcontrol_split_tIXT0_EjE_param_0+64];
ld.param.u64 %rd12, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li9EEv16dcontrol_split_tIXT0_EjE_param_0+56];
ld.param.u64 %rd13, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li9EEv16dcontrol_split_tIXT0_EjE_param_0+48];
ld.param.u64 %rd14, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li9EEv16dcontrol_split_tIXT0_EjE_param_0+40];
ld.param.u64 %rd15, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li9EEv16dcontrol_split_tIXT0_EjE_param_0+32];
ld.param.u64 %rd16, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li9EEv16dcontrol_split_tIXT0_EjE_param_0+24];
ld.param.u32 %r18, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li9EEv16dcontrol_split_tIXT0_EjE_param_0+16];
add.u64 %rd1, %SPL, 0;
ld.param.u32 %r19, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li9EEv16dcontrol_split_tIXT0_EjE_param_0+4];
ld.param.u32 %r41, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li9EEv16dcontrol_split_tIXT0_EjE_param_0];
st.local.v2.u32 [%rd1], {%r41, %r19};
add.s64 %rd3, %rd1, 8;
ld.param.u32 %r20, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li9EEv16dcontrol_split_tIXT0_EjE_param_0+12];
ld.param.u32 %r21, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li9EEv16dcontrol_split_tIXT0_EjE_param_0+8];
st.local.v2.u32 [%rd1+8], {%r21, %r20};
st.local.u32 [%rd1+16], %r18;
st.local.u64 [%rd1+24], %rd16;
st.local.u64 [%rd1+32], %rd15;
st.local.u64 [%rd1+40], %rd14;
st.local.u64 [%rd1+48], %rd13;
st.local.u64 [%rd1+56], %rd12;
st.local.u64 [%rd1+64], %rd11;
st.local.u64 [%rd1+72], %rd10;
st.local.u64 [%rd1+80], %rd9;
st.local.u64 [%rd1+88], %rd8;
st.local.u64 [%rd1+96], %rd7;
mov.u32 %r22, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r44, %r22, %r23, %r24;
mul.lo.s32 %r3, %r41, %r20;
setp.lt.s32	%p1, %r44, %r3;
@%p1 bra BB37_2;

ld.local.u32 %r25, [%rd3+8];
sub.s32 %r41, %r41, %r25;

BB37_2:
@%p1 bra BB37_4;
bra.uni BB37_3;

BB37_4:
div.s32 %r42, %r44, %r41;
bra.uni BB37_5;

BB37_3:
sub.s32 %r26, %r44, %r3;
div.s32 %r27, %r26, %r41;
ld.local.u32 %r28, [%rd3+4];
add.s32 %r42, %r28, %r27;

BB37_5:
ld.local.u64 %rd4, [%rd1];
mov.u32 %r43, 0;
@%p1 bra BB37_7;

ld.local.u32 %r30, [%rd3+4];
sub.s32 %r31, %r42, %r30;
ld.local.u32 %r32, [%rd3+8];
mul.lo.s32 %r43, %r31, %r32;

BB37_7:
ld.local.u32 %r11, [%rd3];
setp.ge.u32	%p4, %r44, %r11;
@%p4 bra BB37_11;

shr.u64 %rd20, %rd4, 32;
cvt.u32.u64	%r33, %rd20;
mul.lo.s32 %r12, %r11, %r33;
cvt.u32.u64	%r34, %rd4;
mul.lo.s32 %r35, %r34, %r42;
sub.s32 %r36, %r44, %r35;
add.s32 %r45, %r36, %r43;
setp.ge.u32	%p5, %r44, %r12;
@%p5 bra BB37_11;

mul.wide.s32 %rd21, %r42, 8;
add.s64 %rd22, %rd1, %rd21;
ld.local.u64 %rd5, [%rd22+32];
ld.local.u64 %rd6, [%rd3+16];

BB37_10:
mul.wide.s32 %rd23, %r45, 8;
add.s64 %rd24, %rd5, %rd23;
mul.wide.s32 %rd25, %r44, 8;
add.s64 %rd26, %rd6, %rd25;
ld.v2.u32 {%r37, %r38}, [%rd26];
st.v2.u32 [%rd24], {%r37, %r38};
add.s32 %r45, %r45, %r41;
add.s32 %r44, %r11, %r44;
setp.lt.u32	%p6, %r44, %r12;
@%p6 bra BB37_10;

BB37_11:
ret;
}


.visible .entry _Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li10EEv16dcontrol_split_tIXT0_EjE(
.param .align 8 .b8 _Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li10EEv16dcontrol_split_tIXT0_EjE_param_0[112]
)
{
.local .align 8 .b8 __local_depot38[112];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<46>;
.reg .b64 %rd<28>;


mov.u64 %SPL, __local_depot38;
ld.param.u64 %rd7, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li10EEv16dcontrol_split_tIXT0_EjE_param_0+104];
ld.param.u64 %rd8, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li10EEv16dcontrol_split_tIXT0_EjE_param_0+96];
ld.param.u64 %rd9, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li10EEv16dcontrol_split_tIXT0_EjE_param_0+88];
ld.param.u64 %rd10, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li10EEv16dcontrol_split_tIXT0_EjE_param_0+80];
ld.param.u64 %rd11, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li10EEv16dcontrol_split_tIXT0_EjE_param_0+72];
ld.param.u64 %rd12, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li10EEv16dcontrol_split_tIXT0_EjE_param_0+64];
ld.param.u64 %rd13, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li10EEv16dcontrol_split_tIXT0_EjE_param_0+56];
ld.param.u64 %rd14, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li10EEv16dcontrol_split_tIXT0_EjE_param_0+48];
ld.param.u64 %rd15, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li10EEv16dcontrol_split_tIXT0_EjE_param_0+40];
ld.param.u64 %rd16, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li10EEv16dcontrol_split_tIXT0_EjE_param_0+32];
ld.param.u64 %rd17, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li10EEv16dcontrol_split_tIXT0_EjE_param_0+24];
ld.param.u32 %r18, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li10EEv16dcontrol_split_tIXT0_EjE_param_0+16];
add.u64 %rd1, %SPL, 0;
ld.param.u32 %r19, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li10EEv16dcontrol_split_tIXT0_EjE_param_0+4];
ld.param.u32 %r41, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li10EEv16dcontrol_split_tIXT0_EjE_param_0];
st.local.v2.u32 [%rd1], {%r41, %r19};
add.s64 %rd3, %rd1, 8;
ld.param.u32 %r20, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li10EEv16dcontrol_split_tIXT0_EjE_param_0+12];
ld.param.u32 %r21, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li10EEv16dcontrol_split_tIXT0_EjE_param_0+8];
st.local.v2.u32 [%rd1+8], {%r21, %r20};
st.local.u32 [%rd1+16], %r18;
st.local.u64 [%rd1+24], %rd17;
st.local.u64 [%rd1+32], %rd16;
st.local.u64 [%rd1+40], %rd15;
st.local.u64 [%rd1+48], %rd14;
st.local.u64 [%rd1+56], %rd13;
st.local.u64 [%rd1+64], %rd12;
st.local.u64 [%rd1+72], %rd11;
st.local.u64 [%rd1+80], %rd10;
st.local.u64 [%rd1+88], %rd9;
st.local.u64 [%rd1+96], %rd8;
st.local.u64 [%rd1+104], %rd7;
mov.u32 %r22, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r44, %r22, %r23, %r24;
mul.lo.s32 %r3, %r41, %r20;
setp.lt.s32	%p1, %r44, %r3;
@%p1 bra BB38_2;

ld.local.u32 %r25, [%rd3+8];
sub.s32 %r41, %r41, %r25;

BB38_2:
@%p1 bra BB38_4;
bra.uni BB38_3;

BB38_4:
div.s32 %r42, %r44, %r41;
bra.uni BB38_5;

BB38_3:
sub.s32 %r26, %r44, %r3;
div.s32 %r27, %r26, %r41;
ld.local.u32 %r28, [%rd3+4];
add.s32 %r42, %r28, %r27;

BB38_5:
ld.local.u64 %rd4, [%rd1];
mov.u32 %r43, 0;
@%p1 bra BB38_7;

ld.local.u32 %r30, [%rd3+4];
sub.s32 %r31, %r42, %r30;
ld.local.u32 %r32, [%rd3+8];
mul.lo.s32 %r43, %r31, %r32;

BB38_7:
ld.local.u32 %r11, [%rd3];
setp.ge.u32	%p4, %r44, %r11;
@%p4 bra BB38_11;

shr.u64 %rd21, %rd4, 32;
cvt.u32.u64	%r33, %rd21;
mul.lo.s32 %r12, %r11, %r33;
cvt.u32.u64	%r34, %rd4;
mul.lo.s32 %r35, %r34, %r42;
sub.s32 %r36, %r44, %r35;
add.s32 %r45, %r36, %r43;
setp.ge.u32	%p5, %r44, %r12;
@%p5 bra BB38_11;

mul.wide.s32 %rd22, %r42, 8;
add.s64 %rd23, %rd1, %rd22;
ld.local.u64 %rd5, [%rd23+32];
ld.local.u64 %rd6, [%rd3+16];

BB38_10:
mul.wide.s32 %rd24, %r45, 8;
add.s64 %rd25, %rd5, %rd24;
mul.wide.s32 %rd26, %r44, 8;
add.s64 %rd27, %rd6, %rd26;
ld.v2.u32 {%r37, %r38}, [%rd27];
st.v2.u32 [%rd25], {%r37, %r38};
add.s32 %r45, %r45, %r41;
add.s32 %r44, %r11, %r44;
setp.lt.u32	%p6, %r44, %r12;
@%p6 bra BB38_10;

BB38_11:
ret;
}


.visible .entry _Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li11EEv16dcontrol_split_tIXT0_EjE(
.param .align 8 .b8 _Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li11EEv16dcontrol_split_tIXT0_EjE_param_0[120]
)
{
.local .align 8 .b8 __local_depot39[120];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<46>;
.reg .b64 %rd<29>;


mov.u64 %SPL, __local_depot39;
ld.param.u64 %rd7, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li11EEv16dcontrol_split_tIXT0_EjE_param_0+112];
ld.param.u64 %rd8, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li11EEv16dcontrol_split_tIXT0_EjE_param_0+104];
ld.param.u64 %rd9, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li11EEv16dcontrol_split_tIXT0_EjE_param_0+96];
ld.param.u64 %rd10, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li11EEv16dcontrol_split_tIXT0_EjE_param_0+88];
ld.param.u64 %rd11, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li11EEv16dcontrol_split_tIXT0_EjE_param_0+80];
ld.param.u64 %rd12, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li11EEv16dcontrol_split_tIXT0_EjE_param_0+72];
ld.param.u64 %rd13, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li11EEv16dcontrol_split_tIXT0_EjE_param_0+64];
ld.param.u64 %rd14, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li11EEv16dcontrol_split_tIXT0_EjE_param_0+56];
ld.param.u64 %rd15, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li11EEv16dcontrol_split_tIXT0_EjE_param_0+48];
ld.param.u64 %rd16, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li11EEv16dcontrol_split_tIXT0_EjE_param_0+40];
ld.param.u64 %rd17, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li11EEv16dcontrol_split_tIXT0_EjE_param_0+32];
ld.param.u64 %rd18, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li11EEv16dcontrol_split_tIXT0_EjE_param_0+24];
ld.param.u32 %r18, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li11EEv16dcontrol_split_tIXT0_EjE_param_0+16];
add.u64 %rd1, %SPL, 0;
ld.param.u32 %r19, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li11EEv16dcontrol_split_tIXT0_EjE_param_0+4];
ld.param.u32 %r41, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li11EEv16dcontrol_split_tIXT0_EjE_param_0];
st.local.v2.u32 [%rd1], {%r41, %r19};
add.s64 %rd3, %rd1, 8;
ld.param.u32 %r20, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li11EEv16dcontrol_split_tIXT0_EjE_param_0+12];
ld.param.u32 %r21, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li11EEv16dcontrol_split_tIXT0_EjE_param_0+8];
st.local.v2.u32 [%rd1+8], {%r21, %r20};
st.local.u32 [%rd1+16], %r18;
st.local.u64 [%rd1+24], %rd18;
st.local.u64 [%rd1+32], %rd17;
st.local.u64 [%rd1+40], %rd16;
st.local.u64 [%rd1+48], %rd15;
st.local.u64 [%rd1+56], %rd14;
st.local.u64 [%rd1+64], %rd13;
st.local.u64 [%rd1+72], %rd12;
st.local.u64 [%rd1+80], %rd11;
st.local.u64 [%rd1+88], %rd10;
st.local.u64 [%rd1+96], %rd9;
st.local.u64 [%rd1+104], %rd8;
st.local.u64 [%rd1+112], %rd7;
mov.u32 %r22, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r44, %r22, %r23, %r24;
mul.lo.s32 %r3, %r41, %r20;
setp.lt.s32	%p1, %r44, %r3;
@%p1 bra BB39_2;

ld.local.u32 %r25, [%rd3+8];
sub.s32 %r41, %r41, %r25;

BB39_2:
@%p1 bra BB39_4;
bra.uni BB39_3;

BB39_4:
div.s32 %r42, %r44, %r41;
bra.uni BB39_5;

BB39_3:
sub.s32 %r26, %r44, %r3;
div.s32 %r27, %r26, %r41;
ld.local.u32 %r28, [%rd3+4];
add.s32 %r42, %r28, %r27;

BB39_5:
ld.local.u64 %rd4, [%rd1];
mov.u32 %r43, 0;
@%p1 bra BB39_7;

ld.local.u32 %r30, [%rd3+4];
sub.s32 %r31, %r42, %r30;
ld.local.u32 %r32, [%rd3+8];
mul.lo.s32 %r43, %r31, %r32;

BB39_7:
ld.local.u32 %r11, [%rd3];
setp.ge.u32	%p4, %r44, %r11;
@%p4 bra BB39_11;

shr.u64 %rd22, %rd4, 32;
cvt.u32.u64	%r33, %rd22;
mul.lo.s32 %r12, %r11, %r33;
cvt.u32.u64	%r34, %rd4;
mul.lo.s32 %r35, %r34, %r42;
sub.s32 %r36, %r44, %r35;
add.s32 %r45, %r36, %r43;
setp.ge.u32	%p5, %r44, %r12;
@%p5 bra BB39_11;

mul.wide.s32 %rd23, %r42, 8;
add.s64 %rd24, %rd1, %rd23;
ld.local.u64 %rd5, [%rd24+32];
ld.local.u64 %rd6, [%rd3+16];

BB39_10:
mul.wide.s32 %rd25, %r45, 8;
add.s64 %rd26, %rd5, %rd25;
mul.wide.s32 %rd27, %r44, 8;
add.s64 %rd28, %rd6, %rd27;
ld.v2.u32 {%r37, %r38}, [%rd28];
st.v2.u32 [%rd26], {%r37, %r38};
add.s32 %r45, %r45, %r41;
add.s32 %r44, %r11, %r44;
setp.lt.u32	%p6, %r44, %r12;
@%p6 bra BB39_10;

BB39_11:
ret;
}


.visible .entry _Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li12EEv16dcontrol_split_tIXT0_EjE(
.param .align 8 .b8 _Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li12EEv16dcontrol_split_tIXT0_EjE_param_0[128]
)
{
.local .align 8 .b8 __local_depot40[128];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<107>;
.reg .b64 %rd<17>;


mov.u64 %SPL, __local_depot40;
mov.u64 %rd6, _Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li12EEv16dcontrol_split_tIXT0_EjE_param_0;
add.u64 %rd1, %SPL, 0;
ld.param.v2.u32 {%r18, %r19}, [%rd6];
ld.param.v2.u32 {%r22, %r23}, [%rd6+8];
ld.param.v2.u32 {%r26, %r27}, [%rd6+16];
ld.param.v2.u32 {%r30, %r31}, [%rd6+24];
ld.param.v2.u32 {%r34, %r35}, [%rd6+32];
ld.param.v2.u32 {%r38, %r39}, [%rd6+40];
ld.param.v2.u32 {%r42, %r43}, [%rd6+48];
ld.param.v2.u32 {%r46, %r47}, [%rd6+56];
ld.param.v2.u32 {%r50, %r51}, [%rd6+64];
ld.param.v2.u32 {%r54, %r55}, [%rd6+72];
ld.param.v2.u32 {%r58, %r59}, [%rd6+80];
ld.param.v2.u32 {%r62, %r63}, [%rd6+88];
ld.param.v2.u32 {%r66, %r67}, [%rd6+96];
ld.param.v2.u32 {%r70, %r71}, [%rd6+104];
ld.param.v2.u32 {%r74, %r75}, [%rd6+112];
ld.param.v2.u32 {%r78, %r79}, [%rd6+120];
st.local.v2.u32 [%rd1], {%r18, %r19};
st.local.v2.u32 [%rd1+8], {%r22, %r23};
st.local.v2.u32 [%rd1+16], {%r26, %r27};
st.local.v2.u32 [%rd1+24], {%r30, %r31};
st.local.v2.u32 [%rd1+32], {%r34, %r35};
st.local.v2.u32 [%rd1+40], {%r38, %r39};
st.local.v2.u32 [%rd1+48], {%r42, %r43};
st.local.v2.u32 [%rd1+56], {%r46, %r47};
st.local.v2.u32 [%rd1+64], {%r50, %r51};
st.local.v2.u32 [%rd1+72], {%r54, %r55};
st.local.v2.u32 [%rd1+80], {%r58, %r59};
st.local.v2.u32 [%rd1+88], {%r62, %r63};
st.local.v2.u32 [%rd1+96], {%r66, %r67};
st.local.v2.u32 [%rd1+104], {%r70, %r71};
st.local.v2.u32 [%rd1+112], {%r74, %r75};
st.local.v2.u32 [%rd1+120], {%r78, %r79};
mov.u32 %r82, %ntid.x;
mov.u32 %r83, %ctaid.x;
mov.u32 %r84, %tid.x;
mad.lo.s32 %r105, %r82, %r83, %r84;
ld.param.u32 %r102, [%rd6];
ld.param.u32 %r85, [%rd6+12];
mul.lo.s32 %r3, %r102, %r85;
setp.lt.s32	%p1, %r105, %r3;
add.s64 %rd2, %rd1, 8;
@%p1 bra BB40_2;

ld.local.u32 %r86, [%rd2+8];
sub.s32 %r102, %r102, %r86;

BB40_2:
@%p1 bra BB40_4;
bra.uni BB40_3;

BB40_4:
div.s32 %r103, %r105, %r102;
bra.uni BB40_5;

BB40_3:
sub.s32 %r87, %r105, %r3;
div.s32 %r88, %r87, %r102;
ld.local.u32 %r89, [%rd2+4];
add.s32 %r103, %r89, %r88;

BB40_5:
ld.local.u64 %rd3, [%rd1];
mov.u32 %r104, 0;
@%p1 bra BB40_7;

ld.local.u32 %r91, [%rd2+4];
sub.s32 %r92, %r103, %r91;
ld.local.u32 %r93, [%rd2+8];
mul.lo.s32 %r104, %r92, %r93;

BB40_7:
ld.local.u32 %r11, [%rd2];
setp.ge.u32	%p4, %r105, %r11;
@%p4 bra BB40_11;

shr.u64 %rd10, %rd3, 32;
cvt.u32.u64	%r94, %rd10;
mul.lo.s32 %r12, %r11, %r94;
cvt.u32.u64	%r95, %rd3;
mul.lo.s32 %r96, %r95, %r103;
sub.s32 %r97, %r105, %r96;
add.s32 %r106, %r97, %r104;
setp.ge.u32	%p5, %r105, %r12;
@%p5 bra BB40_11;

mul.wide.s32 %rd11, %r103, 8;
add.s64 %rd12, %rd1, %rd11;
ld.local.u64 %rd4, [%rd12+32];
ld.local.u64 %rd5, [%rd2+16];

BB40_10:
mul.wide.s32 %rd13, %r106, 8;
add.s64 %rd14, %rd4, %rd13;
mul.wide.s32 %rd15, %r105, 8;
add.s64 %rd16, %rd5, %rd15;
ld.v2.u32 {%r98, %r99}, [%rd16];
st.v2.u32 [%rd14], {%r98, %r99};
add.s32 %r106, %r106, %r102;
add.s32 %r105, %r11, %r105;
setp.lt.u32	%p6, %r105, %r12;
@%p6 bra BB40_10;

BB40_11:
ret;
}


.visible .entry _Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li13EEv16dcontrol_split_tIXT0_EjE(
.param .align 8 .b8 _Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li13EEv16dcontrol_split_tIXT0_EjE_param_0[136]
)
{
.reg .pred %p<6>;
.reg .b32 %r<36>;
.reg .b64 %rd<16>;


mov.b64	%rd4, _Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li13EEv16dcontrol_split_tIXT0_EjE_param_0;
mov.u32 %r17, %ntid.x;
mov.u32 %r18, %ctaid.x;
mov.u32 %r19, %tid.x;
mad.lo.s32 %r34, %r17, %r18, %r19;
ld.param.u64 %rd1, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li13EEv16dcontrol_split_tIXT0_EjE_param_0];
cvt.u32.u64	%r2, %rd1;
ld.param.u32 %r3, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li13EEv16dcontrol_split_tIXT0_EjE_param_0+12];
mul.lo.s32 %r4, %r2, %r3;
setp.lt.s32	%p1, %r34, %r4;
ld.param.u32 %r5, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li13EEv16dcontrol_split_tIXT0_EjE_param_0+16];
selp.b32	%r20, 0, %r5, %p1;
sub.s32 %r6, %r2, %r20;
@%p1 bra BB41_2;
bra.uni BB41_1;

BB41_2:
div.s32 %r33, %r34, %r6;
bra.uni BB41_3;

BB41_1:
sub.s32 %r21, %r34, %r4;
div.s32 %r22, %r21, %r6;
add.s32 %r33, %r3, %r22;

BB41_3:
mul.lo.s32 %r23, %r2, %r33;
sub.s32 %r24, %r34, %r23;
sub.s32 %r25, %r33, %r3;
mul.lo.s32 %r26, %r25, %r5;
selp.b32	%r27, 0, %r26, %p1;
add.s32 %r35, %r24, %r27;
mov.u64 %rd5, %rd4;
ld.param.u32 %r11, [%rd5+8];
setp.ge.u32	%p3, %r34, %r11;
@%p3 bra BB41_7;

shr.u64 %rd6, %rd1, 32;
cvt.u32.u64	%r28, %rd6;
mul.lo.s32 %r12, %r11, %r28;
setp.ge.u32	%p4, %r34, %r12;
@%p4 bra BB41_7;

mul.wide.s32 %rd8, %r33, 8;
add.s64 %rd9, %rd5, %rd8;
ld.param.u64 %rd10, [%rd9+32];
cvta.to.global.u64 %rd2, %rd10;
ld.param.u64 %rd11, [%rd5+24];
cvta.to.global.u64 %rd3, %rd11;

BB41_6:
mul.wide.s32 %rd12, %r35, 8;
add.s64 %rd13, %rd2, %rd12;
mul.wide.s32 %rd14, %r34, 8;
add.s64 %rd15, %rd3, %rd14;
ld.global.v2.u32 {%r29, %r30}, [%rd15];
st.global.v2.u32 [%rd13], {%r29, %r30};
add.s32 %r35, %r35, %r6;
add.s32 %r34, %r11, %r34;
setp.lt.u32	%p5, %r34, %r12;
@%p5 bra BB41_6;

BB41_7:
ret;
}


.visible .entry _Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li14EEv16dcontrol_split_tIXT0_EjE(
.param .align 8 .b8 _Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li14EEv16dcontrol_split_tIXT0_EjE_param_0[144]
)
{
.reg .pred %p<6>;
.reg .b32 %r<36>;
.reg .b64 %rd<16>;


mov.b64	%rd4, _Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li14EEv16dcontrol_split_tIXT0_EjE_param_0;
mov.u32 %r17, %ntid.x;
mov.u32 %r18, %ctaid.x;
mov.u32 %r19, %tid.x;
mad.lo.s32 %r34, %r17, %r18, %r19;
ld.param.u64 %rd1, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li14EEv16dcontrol_split_tIXT0_EjE_param_0];
cvt.u32.u64	%r2, %rd1;
ld.param.u32 %r3, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li14EEv16dcontrol_split_tIXT0_EjE_param_0+12];
mul.lo.s32 %r4, %r2, %r3;
setp.lt.s32	%p1, %r34, %r4;
ld.param.u32 %r5, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li14EEv16dcontrol_split_tIXT0_EjE_param_0+16];
selp.b32	%r20, 0, %r5, %p1;
sub.s32 %r6, %r2, %r20;
@%p1 bra BB42_2;
bra.uni BB42_1;

BB42_2:
div.s32 %r33, %r34, %r6;
bra.uni BB42_3;

BB42_1:
sub.s32 %r21, %r34, %r4;
div.s32 %r22, %r21, %r6;
add.s32 %r33, %r3, %r22;

BB42_3:
mul.lo.s32 %r23, %r2, %r33;
sub.s32 %r24, %r34, %r23;
sub.s32 %r25, %r33, %r3;
mul.lo.s32 %r26, %r25, %r5;
selp.b32	%r27, 0, %r26, %p1;
add.s32 %r35, %r24, %r27;
mov.u64 %rd5, %rd4;
ld.param.u32 %r11, [%rd5+8];
setp.ge.u32	%p3, %r34, %r11;
@%p3 bra BB42_7;

shr.u64 %rd6, %rd1, 32;
cvt.u32.u64	%r28, %rd6;
mul.lo.s32 %r12, %r11, %r28;
setp.ge.u32	%p4, %r34, %r12;
@%p4 bra BB42_7;

mul.wide.s32 %rd8, %r33, 8;
add.s64 %rd9, %rd5, %rd8;
ld.param.u64 %rd10, [%rd9+32];
cvta.to.global.u64 %rd2, %rd10;
ld.param.u64 %rd11, [%rd5+24];
cvta.to.global.u64 %rd3, %rd11;

BB42_6:
mul.wide.s32 %rd12, %r35, 8;
add.s64 %rd13, %rd2, %rd12;
mul.wide.s32 %rd14, %r34, 8;
add.s64 %rd15, %rd3, %rd14;
ld.global.v2.u32 {%r29, %r30}, [%rd15];
st.global.v2.u32 [%rd13], {%r29, %r30};
add.s32 %r35, %r35, %r6;
add.s32 %r34, %r11, %r34;
setp.lt.u32	%p5, %r34, %r12;
@%p5 bra BB42_6;

BB42_7:
ret;
}


.visible .entry _Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li15EEv16dcontrol_split_tIXT0_EjE(
.param .align 8 .b8 _Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li15EEv16dcontrol_split_tIXT0_EjE_param_0[152]
)
{
.reg .pred %p<6>;
.reg .b32 %r<36>;
.reg .b64 %rd<16>;


mov.b64	%rd4, _Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li15EEv16dcontrol_split_tIXT0_EjE_param_0;
mov.u32 %r17, %ntid.x;
mov.u32 %r18, %ctaid.x;
mov.u32 %r19, %tid.x;
mad.lo.s32 %r34, %r17, %r18, %r19;
ld.param.u64 %rd1, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li15EEv16dcontrol_split_tIXT0_EjE_param_0];
cvt.u32.u64	%r2, %rd1;
ld.param.u32 %r3, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li15EEv16dcontrol_split_tIXT0_EjE_param_0+12];
mul.lo.s32 %r4, %r2, %r3;
setp.lt.s32	%p1, %r34, %r4;
ld.param.u32 %r5, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li15EEv16dcontrol_split_tIXT0_EjE_param_0+16];
selp.b32	%r20, 0, %r5, %p1;
sub.s32 %r6, %r2, %r20;
@%p1 bra BB43_2;
bra.uni BB43_1;

BB43_2:
div.s32 %r33, %r34, %r6;
bra.uni BB43_3;

BB43_1:
sub.s32 %r21, %r34, %r4;
div.s32 %r22, %r21, %r6;
add.s32 %r33, %r3, %r22;

BB43_3:
mul.lo.s32 %r23, %r2, %r33;
sub.s32 %r24, %r34, %r23;
sub.s32 %r25, %r33, %r3;
mul.lo.s32 %r26, %r25, %r5;
selp.b32	%r27, 0, %r26, %p1;
add.s32 %r35, %r24, %r27;
mov.u64 %rd5, %rd4;
ld.param.u32 %r11, [%rd5+8];
setp.ge.u32	%p3, %r34, %r11;
@%p3 bra BB43_7;

shr.u64 %rd6, %rd1, 32;
cvt.u32.u64	%r28, %rd6;
mul.lo.s32 %r12, %r11, %r28;
setp.ge.u32	%p4, %r34, %r12;
@%p4 bra BB43_7;

mul.wide.s32 %rd8, %r33, 8;
add.s64 %rd9, %rd5, %rd8;
ld.param.u64 %rd10, [%rd9+32];
cvta.to.global.u64 %rd2, %rd10;
ld.param.u64 %rd11, [%rd5+24];
cvta.to.global.u64 %rd3, %rd11;

BB43_6:
mul.wide.s32 %rd12, %r35, 8;
add.s64 %rd13, %rd2, %rd12;
mul.wide.s32 %rd14, %r34, 8;
add.s64 %rd15, %rd3, %rd14;
ld.global.v2.u32 {%r29, %r30}, [%rd15];
st.global.v2.u32 [%rd13], {%r29, %r30};
add.s32 %r35, %r35, %r6;
add.s32 %r34, %r11, %r34;
setp.lt.u32	%p5, %r34, %r12;
@%p5 bra BB43_6;

BB43_7:
ret;
}


.visible .entry _Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li16EEv16dcontrol_split_tIXT0_EjE(
.param .align 8 .b8 _Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li16EEv16dcontrol_split_tIXT0_EjE_param_0[160]
)
{
.reg .pred %p<6>;
.reg .b32 %r<36>;
.reg .b64 %rd<16>;


mov.b64	%rd4, _Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li16EEv16dcontrol_split_tIXT0_EjE_param_0;
mov.u32 %r17, %ntid.x;
mov.u32 %r18, %ctaid.x;
mov.u32 %r19, %tid.x;
mad.lo.s32 %r34, %r17, %r18, %r19;
ld.param.u64 %rd1, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li16EEv16dcontrol_split_tIXT0_EjE_param_0];
cvt.u32.u64	%r2, %rd1;
ld.param.u32 %r3, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li16EEv16dcontrol_split_tIXT0_EjE_param_0+12];
mul.lo.s32 %r4, %r2, %r3;
setp.lt.s32	%p1, %r34, %r4;
ld.param.u32 %r5, [_Z36mgpu_distribute_2D3D_rs_split_kernelI6float2Li16EEv16dcontrol_split_tIXT0_EjE_param_0+16];
selp.b32	%r20, 0, %r5, %p1;
sub.s32 %r6, %r2, %r20;
@%p1 bra BB44_2;
bra.uni BB44_1;

BB44_2:
div.s32 %r33, %r34, %r6;
bra.uni BB44_3;

BB44_1:
sub.s32 %r21, %r34, %r4;
div.s32 %r22, %r21, %r6;
add.s32 %r33, %r3, %r22;

BB44_3:
mul.lo.s32 %r23, %r2, %r33;
sub.s32 %r24, %r34, %r23;
sub.s32 %r25, %r33, %r3;
mul.lo.s32 %r26, %r25, %r5;
selp.b32	%r27, 0, %r26, %p1;
add.s32 %r35, %r24, %r27;
mov.u64 %rd5, %rd4;
ld.param.u32 %r11, [%rd5+8];
setp.ge.u32	%p3, %r34, %r11;
@%p3 bra BB44_7;

shr.u64 %rd6, %rd1, 32;
cvt.u32.u64	%r28, %rd6;
mul.lo.s32 %r12, %r11, %r28;
setp.ge.u32	%p4, %r34, %r12;
@%p4 bra BB44_7;

mul.wide.s32 %rd8, %r33, 8;
add.s64 %rd9, %rd5, %rd8;
ld.param.u64 %rd10, [%rd9+32];
cvta.to.global.u64 %rd2, %rd10;
ld.param.u64 %rd11, [%rd5+24];
cvta.to.global.u64 %rd3, %rd11;

BB44_6:
mul.wide.s32 %rd12, %r35, 8;
add.s64 %rd13, %rd2, %rd12;
mul.wide.s32 %rd14, %r34, 8;
add.s64 %rd15, %rd3, %rd14;
ld.global.v2.u32 {%r29, %r30}, [%rd15];
st.global.v2.u32 [%rd13], {%r29, %r30};
add.s32 %r35, %r35, %r6;
add.s32 %r34, %r11, %r34;
setp.lt.u32	%p5, %r34, %r12;
@%p5 bra BB44_6;

BB44_7:
ret;
}


.visible .entry _Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li2EEv19dcontrol_split_sr_tIXT0_EjE(
.param .align 8 .b8 _Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li2EEv19dcontrol_split_sr_tIXT0_EjE_param_0[48]
)
{
.local .align 8 .b8 __local_depot45[48];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<55>;
.reg .b64 %rd<20>;


mov.u64 %SPL, __local_depot45;
ld.param.u64 %rd8, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li2EEv19dcontrol_split_sr_tIXT0_EjE_param_0+40];
ld.param.u64 %rd9, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li2EEv19dcontrol_split_sr_tIXT0_EjE_param_0+32];
ld.param.u64 %rd10, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li2EEv19dcontrol_split_sr_tIXT0_EjE_param_0+24];
add.u64 %rd1, %SPL, 0;
ld.param.u32 %r20, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li2EEv19dcontrol_split_sr_tIXT0_EjE_param_0+4];
ld.param.u32 %r21, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li2EEv19dcontrol_split_sr_tIXT0_EjE_param_0];
st.local.v2.u32 [%rd1], {%r21, %r20};
add.s64 %rd2, %rd1, 8;
ld.param.u32 %r22, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li2EEv19dcontrol_split_sr_tIXT0_EjE_param_0+12];
ld.param.u32 %r23, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li2EEv19dcontrol_split_sr_tIXT0_EjE_param_0+8];
st.local.v2.u32 [%rd1+8], {%r23, %r22};
ld.param.u32 %r24, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li2EEv19dcontrol_split_sr_tIXT0_EjE_param_0+20];
ld.param.u32 %r25, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li2EEv19dcontrol_split_sr_tIXT0_EjE_param_0+16];
st.local.v2.u32 [%rd1+16], {%r25, %r24};
st.local.u64 [%rd1+24], %rd10;
st.local.u64 [%rd1+32], %rd9;
st.local.u64 [%rd1+40], %rd8;
mov.u32 %r26, %ntid.x;
mov.u32 %r27, %ctaid.x;
mov.u32 %r28, %tid.x;
mad.lo.s32 %r1, %r26, %r27, %r28;
mul.lo.s32 %r29, %r21, %r25;
div.u32 %r2, %r1, %r21;
setp.ge.s32	%p1, %r1, %r29;
selp.b32	%r30, -1, 0, %p1;
add.s32 %r3, %r30, %r20;
mul.lo.s32 %r31, %r21, %r2;
sub.s32 %r53, %r1, %r31;
setp.lt.s32	%p2, %r1, %r29;
@%p2 bra BB45_2;
bra.uni BB45_1;

BB45_2:
ld.local.u32 %r50, [%rd2];
ld.local.u64 %rd19, [%rd2];
cvt.u32.u64	%r51, %rd19;
mul.lo.s32 %r40, %r51, %r2;
ld.local.u32 %r41, [%rd2+-4];
mul.lo.s32 %r52, %r40, %r41;
bra.uni BB45_3;

BB45_1:
ld.local.v2.u32 {%r50, %r33}, [%rd2];
ld.local.u64 %rd19, [%rd2];
cvt.u32.u64	%r51, %rd19;
ld.local.u32 %r34, [%rd2+-4];
ld.local.u32 %r35, [%rd2+8];
mul.lo.s32 %r36, %r34, %r35;
sub.s32 %r37, %r2, %r35;
add.s32 %r38, %r34, -1;
mad.lo.s32 %r39, %r38, %r37, %r36;
mul.lo.s32 %r52, %r39, %r51;

BB45_3:
ld.local.u32 %r42, [%rd2+-8];
shl.b32 %r43, %r42, 1;
setp.lt.u32	%p3, %r1, %r43;
mul.lo.s32 %r44, %r51, %r3;
setp.lt.u32	%p4, %r53, %r44;
and.pred %p5, %p3, %p4;
@!%p5 bra BB45_6;
bra.uni BB45_4;

BB45_4:
mul.wide.s32 %rd12, %r2, 8;
add.s64 %rd13, %rd1, %rd12;
ld.local.u64 %rd6, [%rd13+32];
ld.local.u64 %rd7, [%rd2+16];
mul.lo.s32 %r14, %r50, %r3;
shr.u64 %rd14, %rd19, 32;
cvt.u32.u64	%r15, %rd14;
mov.u32 %r54, %r53;

BB45_5:
mul.wide.s32 %rd15, %r54, 8;
add.s64 %rd16, %rd6, %rd15;
add.s32 %r45, %r53, %r52;
mul.wide.s32 %rd17, %r45, 8;
add.s64 %rd18, %rd7, %rd17;
ld.v2.u32 {%r46, %r47}, [%rd18];
st.v2.u32 [%rd16], {%r46, %r47};
add.s32 %r54, %r15, %r54;
add.s32 %r53, %r50, %r53;
setp.lt.u32	%p6, %r53, %r14;
@%p6 bra BB45_5;

BB45_6:
ret;
}


.visible .entry _Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li3EEv19dcontrol_split_sr_tIXT0_EjE(
.param .align 8 .b8 _Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li3EEv19dcontrol_split_sr_tIXT0_EjE_param_0[56]
)
{
.local .align 8 .b8 __local_depot46[56];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<55>;
.reg .b64 %rd<21>;


mov.u64 %SPL, __local_depot46;
ld.param.u64 %rd8, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li3EEv19dcontrol_split_sr_tIXT0_EjE_param_0+48];
ld.param.u64 %rd9, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li3EEv19dcontrol_split_sr_tIXT0_EjE_param_0+40];
ld.param.u64 %rd10, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li3EEv19dcontrol_split_sr_tIXT0_EjE_param_0+32];
ld.param.u64 %rd11, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li3EEv19dcontrol_split_sr_tIXT0_EjE_param_0+24];
add.u64 %rd1, %SPL, 0;
ld.param.u32 %r20, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li3EEv19dcontrol_split_sr_tIXT0_EjE_param_0+4];
ld.param.u32 %r21, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li3EEv19dcontrol_split_sr_tIXT0_EjE_param_0];
st.local.v2.u32 [%rd1], {%r21, %r20};
add.s64 %rd2, %rd1, 8;
ld.param.u32 %r22, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li3EEv19dcontrol_split_sr_tIXT0_EjE_param_0+12];
ld.param.u32 %r23, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li3EEv19dcontrol_split_sr_tIXT0_EjE_param_0+8];
st.local.v2.u32 [%rd1+8], {%r23, %r22};
ld.param.u32 %r24, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li3EEv19dcontrol_split_sr_tIXT0_EjE_param_0+20];
ld.param.u32 %r25, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li3EEv19dcontrol_split_sr_tIXT0_EjE_param_0+16];
st.local.v2.u32 [%rd1+16], {%r25, %r24};
st.local.u64 [%rd1+24], %rd11;
st.local.u64 [%rd1+32], %rd10;
st.local.u64 [%rd1+40], %rd9;
st.local.u64 [%rd1+48], %rd8;
mov.u32 %r26, %ntid.x;
mov.u32 %r27, %ctaid.x;
mov.u32 %r28, %tid.x;
mad.lo.s32 %r1, %r26, %r27, %r28;
mul.lo.s32 %r29, %r21, %r25;
div.u32 %r2, %r1, %r21;
setp.ge.s32	%p1, %r1, %r29;
selp.b32	%r30, -1, 0, %p1;
add.s32 %r3, %r30, %r20;
mul.lo.s32 %r31, %r21, %r2;
sub.s32 %r53, %r1, %r31;
setp.lt.s32	%p2, %r1, %r29;
@%p2 bra BB46_2;
bra.uni BB46_1;

BB46_2:
ld.local.u32 %r50, [%rd2];
ld.local.u64 %rd20, [%rd2];
cvt.u32.u64	%r51, %rd20;
mul.lo.s32 %r40, %r51, %r2;
ld.local.u32 %r41, [%rd2+-4];
mul.lo.s32 %r52, %r40, %r41;
bra.uni BB46_3;

BB46_1:
ld.local.v2.u32 {%r50, %r33}, [%rd2];
ld.local.u64 %rd20, [%rd2];
cvt.u32.u64	%r51, %rd20;
ld.local.u32 %r34, [%rd2+-4];
ld.local.u32 %r35, [%rd2+8];
mul.lo.s32 %r36, %r34, %r35;
sub.s32 %r37, %r2, %r35;
add.s32 %r38, %r34, -1;
mad.lo.s32 %r39, %r38, %r37, %r36;
mul.lo.s32 %r52, %r39, %r51;

BB46_3:
ld.local.u32 %r42, [%rd2+-8];
mul.lo.s32 %r43, %r42, 3;
setp.lt.u32	%p3, %r1, %r43;
mul.lo.s32 %r44, %r51, %r3;
setp.lt.u32	%p4, %r53, %r44;
and.pred %p5, %p3, %p4;
@!%p5 bra BB46_6;
bra.uni BB46_4;

BB46_4:
mul.wide.s32 %rd13, %r2, 8;
add.s64 %rd14, %rd1, %rd13;
ld.local.u64 %rd6, [%rd14+32];
ld.local.u64 %rd7, [%rd2+16];
mul.lo.s32 %r14, %r50, %r3;
shr.u64 %rd15, %rd20, 32;
cvt.u32.u64	%r15, %rd15;
mov.u32 %r54, %r53;

BB46_5:
mul.wide.s32 %rd16, %r54, 8;
add.s64 %rd17, %rd6, %rd16;
add.s32 %r45, %r53, %r52;
mul.wide.s32 %rd18, %r45, 8;
add.s64 %rd19, %rd7, %rd18;
ld.v2.u32 {%r46, %r47}, [%rd19];
st.v2.u32 [%rd17], {%r46, %r47};
add.s32 %r54, %r15, %r54;
add.s32 %r53, %r50, %r53;
setp.lt.u32	%p6, %r53, %r14;
@%p6 bra BB46_5;

BB46_6:
ret;
}


.visible .entry _Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li4EEv19dcontrol_split_sr_tIXT0_EjE(
.param .align 8 .b8 _Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li4EEv19dcontrol_split_sr_tIXT0_EjE_param_0[64]
)
{
.local .align 8 .b8 __local_depot47[64];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<55>;
.reg .b64 %rd<22>;


mov.u64 %SPL, __local_depot47;
ld.param.u64 %rd8, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li4EEv19dcontrol_split_sr_tIXT0_EjE_param_0+56];
ld.param.u64 %rd9, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li4EEv19dcontrol_split_sr_tIXT0_EjE_param_0+48];
ld.param.u64 %rd10, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li4EEv19dcontrol_split_sr_tIXT0_EjE_param_0+40];
ld.param.u64 %rd11, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li4EEv19dcontrol_split_sr_tIXT0_EjE_param_0+32];
ld.param.u64 %rd12, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li4EEv19dcontrol_split_sr_tIXT0_EjE_param_0+24];
add.u64 %rd1, %SPL, 0;
ld.param.u32 %r20, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li4EEv19dcontrol_split_sr_tIXT0_EjE_param_0+4];
ld.param.u32 %r21, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li4EEv19dcontrol_split_sr_tIXT0_EjE_param_0];
st.local.v2.u32 [%rd1], {%r21, %r20};
add.s64 %rd2, %rd1, 8;
ld.param.u32 %r22, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li4EEv19dcontrol_split_sr_tIXT0_EjE_param_0+12];
ld.param.u32 %r23, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li4EEv19dcontrol_split_sr_tIXT0_EjE_param_0+8];
st.local.v2.u32 [%rd1+8], {%r23, %r22};
ld.param.u32 %r24, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li4EEv19dcontrol_split_sr_tIXT0_EjE_param_0+20];
ld.param.u32 %r25, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li4EEv19dcontrol_split_sr_tIXT0_EjE_param_0+16];
st.local.v2.u32 [%rd1+16], {%r25, %r24};
st.local.u64 [%rd1+24], %rd12;
st.local.u64 [%rd1+32], %rd11;
st.local.u64 [%rd1+40], %rd10;
st.local.u64 [%rd1+48], %rd9;
st.local.u64 [%rd1+56], %rd8;
mov.u32 %r26, %ntid.x;
mov.u32 %r27, %ctaid.x;
mov.u32 %r28, %tid.x;
mad.lo.s32 %r1, %r26, %r27, %r28;
mul.lo.s32 %r29, %r21, %r25;
div.u32 %r2, %r1, %r21;
setp.ge.s32	%p1, %r1, %r29;
selp.b32	%r30, -1, 0, %p1;
add.s32 %r3, %r30, %r20;
mul.lo.s32 %r31, %r21, %r2;
sub.s32 %r53, %r1, %r31;
setp.lt.s32	%p2, %r1, %r29;
@%p2 bra BB47_2;
bra.uni BB47_1;

BB47_2:
ld.local.u32 %r50, [%rd2];
ld.local.u64 %rd21, [%rd2];
cvt.u32.u64	%r51, %rd21;
mul.lo.s32 %r40, %r51, %r2;
ld.local.u32 %r41, [%rd2+-4];
mul.lo.s32 %r52, %r40, %r41;
bra.uni BB47_3;

BB47_1:
ld.local.v2.u32 {%r50, %r33}, [%rd2];
ld.local.u64 %rd21, [%rd2];
cvt.u32.u64	%r51, %rd21;
ld.local.u32 %r34, [%rd2+-4];
ld.local.u32 %r35, [%rd2+8];
mul.lo.s32 %r36, %r34, %r35;
sub.s32 %r37, %r2, %r35;
add.s32 %r38, %r34, -1;
mad.lo.s32 %r39, %r38, %r37, %r36;
mul.lo.s32 %r52, %r39, %r51;

BB47_3:
ld.local.u32 %r42, [%rd2+-8];
shl.b32 %r43, %r42, 2;
setp.lt.u32	%p3, %r1, %r43;
mul.lo.s32 %r44, %r51, %r3;
setp.lt.u32	%p4, %r53, %r44;
and.pred %p5, %p3, %p4;
@!%p5 bra BB47_6;
bra.uni BB47_4;

BB47_4:
mul.wide.s32 %rd14, %r2, 8;
add.s64 %rd15, %rd1, %rd14;
ld.local.u64 %rd6, [%rd15+32];
ld.local.u64 %rd7, [%rd2+16];
mul.lo.s32 %r14, %r50, %r3;
shr.u64 %rd16, %rd21, 32;
cvt.u32.u64	%r15, %rd16;
mov.u32 %r54, %r53;

BB47_5:
mul.wide.s32 %rd17, %r54, 8;
add.s64 %rd18, %rd6, %rd17;
add.s32 %r45, %r53, %r52;
mul.wide.s32 %rd19, %r45, 8;
add.s64 %rd20, %rd7, %rd19;
ld.v2.u32 {%r46, %r47}, [%rd20];
st.v2.u32 [%rd18], {%r46, %r47};
add.s32 %r54, %r15, %r54;
add.s32 %r53, %r50, %r53;
setp.lt.u32	%p6, %r53, %r14;
@%p6 bra BB47_5;

BB47_6:
ret;
}


.visible .entry _Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li5EEv19dcontrol_split_sr_tIXT0_EjE(
.param .align 8 .b8 _Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li5EEv19dcontrol_split_sr_tIXT0_EjE_param_0[72]
)
{
.local .align 8 .b8 __local_depot48[72];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<55>;
.reg .b64 %rd<23>;


mov.u64 %SPL, __local_depot48;
ld.param.u64 %rd8, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li5EEv19dcontrol_split_sr_tIXT0_EjE_param_0+64];
ld.param.u64 %rd9, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li5EEv19dcontrol_split_sr_tIXT0_EjE_param_0+56];
ld.param.u64 %rd10, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li5EEv19dcontrol_split_sr_tIXT0_EjE_param_0+48];
ld.param.u64 %rd11, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li5EEv19dcontrol_split_sr_tIXT0_EjE_param_0+40];
ld.param.u64 %rd12, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li5EEv19dcontrol_split_sr_tIXT0_EjE_param_0+32];
ld.param.u64 %rd13, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li5EEv19dcontrol_split_sr_tIXT0_EjE_param_0+24];
add.u64 %rd1, %SPL, 0;
ld.param.u32 %r20, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li5EEv19dcontrol_split_sr_tIXT0_EjE_param_0+4];
ld.param.u32 %r21, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li5EEv19dcontrol_split_sr_tIXT0_EjE_param_0];
st.local.v2.u32 [%rd1], {%r21, %r20};
add.s64 %rd2, %rd1, 8;
ld.param.u32 %r22, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li5EEv19dcontrol_split_sr_tIXT0_EjE_param_0+12];
ld.param.u32 %r23, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li5EEv19dcontrol_split_sr_tIXT0_EjE_param_0+8];
st.local.v2.u32 [%rd1+8], {%r23, %r22};
ld.param.u32 %r24, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li5EEv19dcontrol_split_sr_tIXT0_EjE_param_0+20];
ld.param.u32 %r25, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li5EEv19dcontrol_split_sr_tIXT0_EjE_param_0+16];
st.local.v2.u32 [%rd1+16], {%r25, %r24};
st.local.u64 [%rd1+24], %rd13;
st.local.u64 [%rd1+32], %rd12;
st.local.u64 [%rd1+40], %rd11;
st.local.u64 [%rd1+48], %rd10;
st.local.u64 [%rd1+56], %rd9;
st.local.u64 [%rd1+64], %rd8;
mov.u32 %r26, %ntid.x;
mov.u32 %r27, %ctaid.x;
mov.u32 %r28, %tid.x;
mad.lo.s32 %r1, %r26, %r27, %r28;
mul.lo.s32 %r29, %r21, %r25;
div.u32 %r2, %r1, %r21;
setp.ge.s32	%p1, %r1, %r29;
selp.b32	%r30, -1, 0, %p1;
add.s32 %r3, %r30, %r20;
mul.lo.s32 %r31, %r21, %r2;
sub.s32 %r53, %r1, %r31;
setp.lt.s32	%p2, %r1, %r29;
@%p2 bra BB48_2;
bra.uni BB48_1;

BB48_2:
ld.local.u32 %r50, [%rd2];
ld.local.u64 %rd22, [%rd2];
cvt.u32.u64	%r51, %rd22;
mul.lo.s32 %r40, %r51, %r2;
ld.local.u32 %r41, [%rd2+-4];
mul.lo.s32 %r52, %r40, %r41;
bra.uni BB48_3;

BB48_1:
ld.local.v2.u32 {%r50, %r33}, [%rd2];
ld.local.u64 %rd22, [%rd2];
cvt.u32.u64	%r51, %rd22;
ld.local.u32 %r34, [%rd2+-4];
ld.local.u32 %r35, [%rd2+8];
mul.lo.s32 %r36, %r34, %r35;
sub.s32 %r37, %r2, %r35;
add.s32 %r38, %r34, -1;
mad.lo.s32 %r39, %r38, %r37, %r36;
mul.lo.s32 %r52, %r39, %r51;

BB48_3:
ld.local.u32 %r42, [%rd2+-8];
mul.lo.s32 %r43, %r42, 5;
setp.lt.u32	%p3, %r1, %r43;
mul.lo.s32 %r44, %r51, %r3;
setp.lt.u32	%p4, %r53, %r44;
and.pred %p5, %p3, %p4;
@!%p5 bra BB48_6;
bra.uni BB48_4;

BB48_4:
mul.wide.s32 %rd15, %r2, 8;
add.s64 %rd16, %rd1, %rd15;
ld.local.u64 %rd6, [%rd16+32];
ld.local.u64 %rd7, [%rd2+16];
mul.lo.s32 %r14, %r50, %r3;
shr.u64 %rd17, %rd22, 32;
cvt.u32.u64	%r15, %rd17;
mov.u32 %r54, %r53;

BB48_5:
mul.wide.s32 %rd18, %r54, 8;
add.s64 %rd19, %rd6, %rd18;
add.s32 %r45, %r53, %r52;
mul.wide.s32 %rd20, %r45, 8;
add.s64 %rd21, %rd7, %rd20;
ld.v2.u32 {%r46, %r47}, [%rd21];
st.v2.u32 [%rd19], {%r46, %r47};
add.s32 %r54, %r15, %r54;
add.s32 %r53, %r50, %r53;
setp.lt.u32	%p6, %r53, %r14;
@%p6 bra BB48_5;

BB48_6:
ret;
}


.visible .entry _Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li6EEv19dcontrol_split_sr_tIXT0_EjE(
.param .align 8 .b8 _Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li6EEv19dcontrol_split_sr_tIXT0_EjE_param_0[80]
)
{
.local .align 8 .b8 __local_depot49[80];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<55>;
.reg .b64 %rd<24>;


mov.u64 %SPL, __local_depot49;
ld.param.u64 %rd8, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li6EEv19dcontrol_split_sr_tIXT0_EjE_param_0+72];
ld.param.u64 %rd9, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li6EEv19dcontrol_split_sr_tIXT0_EjE_param_0+64];
ld.param.u64 %rd10, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li6EEv19dcontrol_split_sr_tIXT0_EjE_param_0+56];
ld.param.u64 %rd11, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li6EEv19dcontrol_split_sr_tIXT0_EjE_param_0+48];
ld.param.u64 %rd12, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li6EEv19dcontrol_split_sr_tIXT0_EjE_param_0+40];
ld.param.u64 %rd13, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li6EEv19dcontrol_split_sr_tIXT0_EjE_param_0+32];
ld.param.u64 %rd14, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li6EEv19dcontrol_split_sr_tIXT0_EjE_param_0+24];
add.u64 %rd1, %SPL, 0;
ld.param.u32 %r20, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li6EEv19dcontrol_split_sr_tIXT0_EjE_param_0+4];
ld.param.u32 %r21, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li6EEv19dcontrol_split_sr_tIXT0_EjE_param_0];
st.local.v2.u32 [%rd1], {%r21, %r20};
add.s64 %rd2, %rd1, 8;
ld.param.u32 %r22, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li6EEv19dcontrol_split_sr_tIXT0_EjE_param_0+12];
ld.param.u32 %r23, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li6EEv19dcontrol_split_sr_tIXT0_EjE_param_0+8];
st.local.v2.u32 [%rd1+8], {%r23, %r22};
ld.param.u32 %r24, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li6EEv19dcontrol_split_sr_tIXT0_EjE_param_0+20];
ld.param.u32 %r25, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li6EEv19dcontrol_split_sr_tIXT0_EjE_param_0+16];
st.local.v2.u32 [%rd1+16], {%r25, %r24};
st.local.u64 [%rd1+24], %rd14;
st.local.u64 [%rd1+32], %rd13;
st.local.u64 [%rd1+40], %rd12;
st.local.u64 [%rd1+48], %rd11;
st.local.u64 [%rd1+56], %rd10;
st.local.u64 [%rd1+64], %rd9;
st.local.u64 [%rd1+72], %rd8;
mov.u32 %r26, %ntid.x;
mov.u32 %r27, %ctaid.x;
mov.u32 %r28, %tid.x;
mad.lo.s32 %r1, %r26, %r27, %r28;
mul.lo.s32 %r29, %r21, %r25;
div.u32 %r2, %r1, %r21;
setp.ge.s32	%p1, %r1, %r29;
selp.b32	%r30, -1, 0, %p1;
add.s32 %r3, %r30, %r20;
mul.lo.s32 %r31, %r21, %r2;
sub.s32 %r53, %r1, %r31;
setp.lt.s32	%p2, %r1, %r29;
@%p2 bra BB49_2;
bra.uni BB49_1;

BB49_2:
ld.local.u32 %r50, [%rd2];
ld.local.u64 %rd23, [%rd2];
cvt.u32.u64	%r51, %rd23;
mul.lo.s32 %r40, %r51, %r2;
ld.local.u32 %r41, [%rd2+-4];
mul.lo.s32 %r52, %r40, %r41;
bra.uni BB49_3;

BB49_1:
ld.local.v2.u32 {%r50, %r33}, [%rd2];
ld.local.u64 %rd23, [%rd2];
cvt.u32.u64	%r51, %rd23;
ld.local.u32 %r34, [%rd2+-4];
ld.local.u32 %r35, [%rd2+8];
mul.lo.s32 %r36, %r34, %r35;
sub.s32 %r37, %r2, %r35;
add.s32 %r38, %r34, -1;
mad.lo.s32 %r39, %r38, %r37, %r36;
mul.lo.s32 %r52, %r39, %r51;

BB49_3:
ld.local.u32 %r42, [%rd2+-8];
mul.lo.s32 %r43, %r42, 6;
setp.lt.u32	%p3, %r1, %r43;
mul.lo.s32 %r44, %r51, %r3;
setp.lt.u32	%p4, %r53, %r44;
and.pred %p5, %p3, %p4;
@!%p5 bra BB49_6;
bra.uni BB49_4;

BB49_4:
mul.wide.s32 %rd16, %r2, 8;
add.s64 %rd17, %rd1, %rd16;
ld.local.u64 %rd6, [%rd17+32];
ld.local.u64 %rd7, [%rd2+16];
mul.lo.s32 %r14, %r50, %r3;
shr.u64 %rd18, %rd23, 32;
cvt.u32.u64	%r15, %rd18;
mov.u32 %r54, %r53;

BB49_5:
mul.wide.s32 %rd19, %r54, 8;
add.s64 %rd20, %rd6, %rd19;
add.s32 %r45, %r53, %r52;
mul.wide.s32 %rd21, %r45, 8;
add.s64 %rd22, %rd7, %rd21;
ld.v2.u32 {%r46, %r47}, [%rd22];
st.v2.u32 [%rd20], {%r46, %r47};
add.s32 %r54, %r15, %r54;
add.s32 %r53, %r50, %r53;
setp.lt.u32	%p6, %r53, %r14;
@%p6 bra BB49_5;

BB49_6:
ret;
}


.visible .entry _Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li7EEv19dcontrol_split_sr_tIXT0_EjE(
.param .align 8 .b8 _Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li7EEv19dcontrol_split_sr_tIXT0_EjE_param_0[88]
)
{
.local .align 8 .b8 __local_depot50[88];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<55>;
.reg .b64 %rd<25>;


mov.u64 %SPL, __local_depot50;
ld.param.u64 %rd8, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li7EEv19dcontrol_split_sr_tIXT0_EjE_param_0+80];
ld.param.u64 %rd9, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li7EEv19dcontrol_split_sr_tIXT0_EjE_param_0+72];
ld.param.u64 %rd10, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li7EEv19dcontrol_split_sr_tIXT0_EjE_param_0+64];
ld.param.u64 %rd11, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li7EEv19dcontrol_split_sr_tIXT0_EjE_param_0+56];
ld.param.u64 %rd12, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li7EEv19dcontrol_split_sr_tIXT0_EjE_param_0+48];
ld.param.u64 %rd13, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li7EEv19dcontrol_split_sr_tIXT0_EjE_param_0+40];
ld.param.u64 %rd14, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li7EEv19dcontrol_split_sr_tIXT0_EjE_param_0+32];
ld.param.u64 %rd15, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li7EEv19dcontrol_split_sr_tIXT0_EjE_param_0+24];
add.u64 %rd1, %SPL, 0;
ld.param.u32 %r20, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li7EEv19dcontrol_split_sr_tIXT0_EjE_param_0+4];
ld.param.u32 %r21, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li7EEv19dcontrol_split_sr_tIXT0_EjE_param_0];
st.local.v2.u32 [%rd1], {%r21, %r20};
add.s64 %rd2, %rd1, 8;
ld.param.u32 %r22, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li7EEv19dcontrol_split_sr_tIXT0_EjE_param_0+12];
ld.param.u32 %r23, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li7EEv19dcontrol_split_sr_tIXT0_EjE_param_0+8];
st.local.v2.u32 [%rd1+8], {%r23, %r22};
ld.param.u32 %r24, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li7EEv19dcontrol_split_sr_tIXT0_EjE_param_0+20];
ld.param.u32 %r25, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li7EEv19dcontrol_split_sr_tIXT0_EjE_param_0+16];
st.local.v2.u32 [%rd1+16], {%r25, %r24};
st.local.u64 [%rd1+24], %rd15;
st.local.u64 [%rd1+32], %rd14;
st.local.u64 [%rd1+40], %rd13;
st.local.u64 [%rd1+48], %rd12;
st.local.u64 [%rd1+56], %rd11;
st.local.u64 [%rd1+64], %rd10;
st.local.u64 [%rd1+72], %rd9;
st.local.u64 [%rd1+80], %rd8;
mov.u32 %r26, %ntid.x;
mov.u32 %r27, %ctaid.x;
mov.u32 %r28, %tid.x;
mad.lo.s32 %r1, %r26, %r27, %r28;
mul.lo.s32 %r29, %r21, %r25;
div.u32 %r2, %r1, %r21;
setp.ge.s32	%p1, %r1, %r29;
selp.b32	%r30, -1, 0, %p1;
add.s32 %r3, %r30, %r20;
mul.lo.s32 %r31, %r21, %r2;
sub.s32 %r53, %r1, %r31;
setp.lt.s32	%p2, %r1, %r29;
@%p2 bra BB50_2;
bra.uni BB50_1;

BB50_2:
ld.local.u32 %r50, [%rd2];
ld.local.u64 %rd24, [%rd2];
cvt.u32.u64	%r51, %rd24;
mul.lo.s32 %r40, %r51, %r2;
ld.local.u32 %r41, [%rd2+-4];
mul.lo.s32 %r52, %r40, %r41;
bra.uni BB50_3;

BB50_1:
ld.local.v2.u32 {%r50, %r33}, [%rd2];
ld.local.u64 %rd24, [%rd2];
cvt.u32.u64	%r51, %rd24;
ld.local.u32 %r34, [%rd2+-4];
ld.local.u32 %r35, [%rd2+8];
mul.lo.s32 %r36, %r34, %r35;
sub.s32 %r37, %r2, %r35;
add.s32 %r38, %r34, -1;
mad.lo.s32 %r39, %r38, %r37, %r36;
mul.lo.s32 %r52, %r39, %r51;

BB50_3:
ld.local.u32 %r42, [%rd2+-8];
mul.lo.s32 %r43, %r42, 7;
setp.lt.u32	%p3, %r1, %r43;
mul.lo.s32 %r44, %r51, %r3;
setp.lt.u32	%p4, %r53, %r44;
and.pred %p5, %p3, %p4;
@!%p5 bra BB50_6;
bra.uni BB50_4;

BB50_4:
mul.wide.s32 %rd17, %r2, 8;
add.s64 %rd18, %rd1, %rd17;
ld.local.u64 %rd6, [%rd18+32];
ld.local.u64 %rd7, [%rd2+16];
mul.lo.s32 %r14, %r50, %r3;
shr.u64 %rd19, %rd24, 32;
cvt.u32.u64	%r15, %rd19;
mov.u32 %r54, %r53;

BB50_5:
mul.wide.s32 %rd20, %r54, 8;
add.s64 %rd21, %rd6, %rd20;
add.s32 %r45, %r53, %r52;
mul.wide.s32 %rd22, %r45, 8;
add.s64 %rd23, %rd7, %rd22;
ld.v2.u32 {%r46, %r47}, [%rd23];
st.v2.u32 [%rd21], {%r46, %r47};
add.s32 %r54, %r15, %r54;
add.s32 %r53, %r50, %r53;
setp.lt.u32	%p6, %r53, %r14;
@%p6 bra BB50_5;

BB50_6:
ret;
}


.visible .entry _Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li8EEv19dcontrol_split_sr_tIXT0_EjE(
.param .align 8 .b8 _Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li8EEv19dcontrol_split_sr_tIXT0_EjE_param_0[96]
)
{
.local .align 8 .b8 __local_depot51[96];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<55>;
.reg .b64 %rd<26>;


mov.u64 %SPL, __local_depot51;
ld.param.u64 %rd8, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li8EEv19dcontrol_split_sr_tIXT0_EjE_param_0+88];
ld.param.u64 %rd9, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li8EEv19dcontrol_split_sr_tIXT0_EjE_param_0+80];
ld.param.u64 %rd10, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li8EEv19dcontrol_split_sr_tIXT0_EjE_param_0+72];
ld.param.u64 %rd11, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li8EEv19dcontrol_split_sr_tIXT0_EjE_param_0+64];
ld.param.u64 %rd12, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li8EEv19dcontrol_split_sr_tIXT0_EjE_param_0+56];
ld.param.u64 %rd13, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li8EEv19dcontrol_split_sr_tIXT0_EjE_param_0+48];
ld.param.u64 %rd14, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li8EEv19dcontrol_split_sr_tIXT0_EjE_param_0+40];
ld.param.u64 %rd15, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li8EEv19dcontrol_split_sr_tIXT0_EjE_param_0+32];
ld.param.u64 %rd16, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li8EEv19dcontrol_split_sr_tIXT0_EjE_param_0+24];
add.u64 %rd1, %SPL, 0;
ld.param.u32 %r20, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li8EEv19dcontrol_split_sr_tIXT0_EjE_param_0+4];
ld.param.u32 %r21, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li8EEv19dcontrol_split_sr_tIXT0_EjE_param_0];
st.local.v2.u32 [%rd1], {%r21, %r20};
add.s64 %rd2, %rd1, 8;
ld.param.u32 %r22, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li8EEv19dcontrol_split_sr_tIXT0_EjE_param_0+12];
ld.param.u32 %r23, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li8EEv19dcontrol_split_sr_tIXT0_EjE_param_0+8];
st.local.v2.u32 [%rd1+8], {%r23, %r22};
ld.param.u32 %r24, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li8EEv19dcontrol_split_sr_tIXT0_EjE_param_0+20];
ld.param.u32 %r25, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li8EEv19dcontrol_split_sr_tIXT0_EjE_param_0+16];
st.local.v2.u32 [%rd1+16], {%r25, %r24};
st.local.u64 [%rd1+24], %rd16;
st.local.u64 [%rd1+32], %rd15;
st.local.u64 [%rd1+40], %rd14;
st.local.u64 [%rd1+48], %rd13;
st.local.u64 [%rd1+56], %rd12;
st.local.u64 [%rd1+64], %rd11;
st.local.u64 [%rd1+72], %rd10;
st.local.u64 [%rd1+80], %rd9;
st.local.u64 [%rd1+88], %rd8;
mov.u32 %r26, %ntid.x;
mov.u32 %r27, %ctaid.x;
mov.u32 %r28, %tid.x;
mad.lo.s32 %r1, %r26, %r27, %r28;
mul.lo.s32 %r29, %r21, %r25;
div.u32 %r2, %r1, %r21;
setp.ge.s32	%p1, %r1, %r29;
selp.b32	%r30, -1, 0, %p1;
add.s32 %r3, %r30, %r20;
mul.lo.s32 %r31, %r21, %r2;
sub.s32 %r53, %r1, %r31;
setp.lt.s32	%p2, %r1, %r29;
@%p2 bra BB51_2;
bra.uni BB51_1;

BB51_2:
ld.local.u32 %r50, [%rd2];
ld.local.u64 %rd25, [%rd2];
cvt.u32.u64	%r51, %rd25;
mul.lo.s32 %r40, %r51, %r2;
ld.local.u32 %r41, [%rd2+-4];
mul.lo.s32 %r52, %r40, %r41;
bra.uni BB51_3;

BB51_1:
ld.local.v2.u32 {%r50, %r33}, [%rd2];
ld.local.u64 %rd25, [%rd2];
cvt.u32.u64	%r51, %rd25;
ld.local.u32 %r34, [%rd2+-4];
ld.local.u32 %r35, [%rd2+8];
mul.lo.s32 %r36, %r34, %r35;
sub.s32 %r37, %r2, %r35;
add.s32 %r38, %r34, -1;
mad.lo.s32 %r39, %r38, %r37, %r36;
mul.lo.s32 %r52, %r39, %r51;

BB51_3:
ld.local.u32 %r42, [%rd2+-8];
shl.b32 %r43, %r42, 3;
setp.lt.u32	%p3, %r1, %r43;
mul.lo.s32 %r44, %r51, %r3;
setp.lt.u32	%p4, %r53, %r44;
and.pred %p5, %p3, %p4;
@!%p5 bra BB51_6;
bra.uni BB51_4;

BB51_4:
mul.wide.s32 %rd18, %r2, 8;
add.s64 %rd19, %rd1, %rd18;
ld.local.u64 %rd6, [%rd19+32];
ld.local.u64 %rd7, [%rd2+16];
mul.lo.s32 %r14, %r50, %r3;
shr.u64 %rd20, %rd25, 32;
cvt.u32.u64	%r15, %rd20;
mov.u32 %r54, %r53;

BB51_5:
mul.wide.s32 %rd21, %r54, 8;
add.s64 %rd22, %rd6, %rd21;
add.s32 %r45, %r53, %r52;
mul.wide.s32 %rd23, %r45, 8;
add.s64 %rd24, %rd7, %rd23;
ld.v2.u32 {%r46, %r47}, [%rd24];
st.v2.u32 [%rd22], {%r46, %r47};
add.s32 %r54, %r15, %r54;
add.s32 %r53, %r50, %r53;
setp.lt.u32	%p6, %r53, %r14;
@%p6 bra BB51_5;

BB51_6:
ret;
}


.visible .entry _Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li9EEv19dcontrol_split_sr_tIXT0_EjE(
.param .align 8 .b8 _Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li9EEv19dcontrol_split_sr_tIXT0_EjE_param_0[104]
)
{
.local .align 8 .b8 __local_depot52[104];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<55>;
.reg .b64 %rd<27>;


mov.u64 %SPL, __local_depot52;
ld.param.u64 %rd8, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li9EEv19dcontrol_split_sr_tIXT0_EjE_param_0+96];
ld.param.u64 %rd9, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li9EEv19dcontrol_split_sr_tIXT0_EjE_param_0+88];
ld.param.u64 %rd10, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li9EEv19dcontrol_split_sr_tIXT0_EjE_param_0+80];
ld.param.u64 %rd11, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li9EEv19dcontrol_split_sr_tIXT0_EjE_param_0+72];
ld.param.u64 %rd12, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li9EEv19dcontrol_split_sr_tIXT0_EjE_param_0+64];
ld.param.u64 %rd13, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li9EEv19dcontrol_split_sr_tIXT0_EjE_param_0+56];
ld.param.u64 %rd14, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li9EEv19dcontrol_split_sr_tIXT0_EjE_param_0+48];
ld.param.u64 %rd15, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li9EEv19dcontrol_split_sr_tIXT0_EjE_param_0+40];
ld.param.u64 %rd16, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li9EEv19dcontrol_split_sr_tIXT0_EjE_param_0+32];
ld.param.u64 %rd17, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li9EEv19dcontrol_split_sr_tIXT0_EjE_param_0+24];
add.u64 %rd1, %SPL, 0;
ld.param.u32 %r20, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li9EEv19dcontrol_split_sr_tIXT0_EjE_param_0+4];
ld.param.u32 %r21, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li9EEv19dcontrol_split_sr_tIXT0_EjE_param_0];
st.local.v2.u32 [%rd1], {%r21, %r20};
add.s64 %rd2, %rd1, 8;
ld.param.u32 %r22, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li9EEv19dcontrol_split_sr_tIXT0_EjE_param_0+12];
ld.param.u32 %r23, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li9EEv19dcontrol_split_sr_tIXT0_EjE_param_0+8];
st.local.v2.u32 [%rd1+8], {%r23, %r22};
ld.param.u32 %r24, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li9EEv19dcontrol_split_sr_tIXT0_EjE_param_0+20];
ld.param.u32 %r25, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li9EEv19dcontrol_split_sr_tIXT0_EjE_param_0+16];
st.local.v2.u32 [%rd1+16], {%r25, %r24};
st.local.u64 [%rd1+24], %rd17;
st.local.u64 [%rd1+32], %rd16;
st.local.u64 [%rd1+40], %rd15;
st.local.u64 [%rd1+48], %rd14;
st.local.u64 [%rd1+56], %rd13;
st.local.u64 [%rd1+64], %rd12;
st.local.u64 [%rd1+72], %rd11;
st.local.u64 [%rd1+80], %rd10;
st.local.u64 [%rd1+88], %rd9;
st.local.u64 [%rd1+96], %rd8;
mov.u32 %r26, %ntid.x;
mov.u32 %r27, %ctaid.x;
mov.u32 %r28, %tid.x;
mad.lo.s32 %r1, %r26, %r27, %r28;
mul.lo.s32 %r29, %r21, %r25;
div.u32 %r2, %r1, %r21;
setp.ge.s32	%p1, %r1, %r29;
selp.b32	%r30, -1, 0, %p1;
add.s32 %r3, %r30, %r20;
mul.lo.s32 %r31, %r21, %r2;
sub.s32 %r53, %r1, %r31;
setp.lt.s32	%p2, %r1, %r29;
@%p2 bra BB52_2;
bra.uni BB52_1;

BB52_2:
ld.local.u32 %r50, [%rd2];
ld.local.u64 %rd26, [%rd2];
cvt.u32.u64	%r51, %rd26;
mul.lo.s32 %r40, %r51, %r2;
ld.local.u32 %r41, [%rd2+-4];
mul.lo.s32 %r52, %r40, %r41;
bra.uni BB52_3;

BB52_1:
ld.local.v2.u32 {%r50, %r33}, [%rd2];
ld.local.u64 %rd26, [%rd2];
cvt.u32.u64	%r51, %rd26;
ld.local.u32 %r34, [%rd2+-4];
ld.local.u32 %r35, [%rd2+8];
mul.lo.s32 %r36, %r34, %r35;
sub.s32 %r37, %r2, %r35;
add.s32 %r38, %r34, -1;
mad.lo.s32 %r39, %r38, %r37, %r36;
mul.lo.s32 %r52, %r39, %r51;

BB52_3:
ld.local.u32 %r42, [%rd2+-8];
mul.lo.s32 %r43, %r42, 9;
setp.lt.u32	%p3, %r1, %r43;
mul.lo.s32 %r44, %r51, %r3;
setp.lt.u32	%p4, %r53, %r44;
and.pred %p5, %p3, %p4;
@!%p5 bra BB52_6;
bra.uni BB52_4;

BB52_4:
mul.wide.s32 %rd19, %r2, 8;
add.s64 %rd20, %rd1, %rd19;
ld.local.u64 %rd6, [%rd20+32];
ld.local.u64 %rd7, [%rd2+16];
mul.lo.s32 %r14, %r50, %r3;
shr.u64 %rd21, %rd26, 32;
cvt.u32.u64	%r15, %rd21;
mov.u32 %r54, %r53;

BB52_5:
mul.wide.s32 %rd22, %r54, 8;
add.s64 %rd23, %rd6, %rd22;
add.s32 %r45, %r53, %r52;
mul.wide.s32 %rd24, %r45, 8;
add.s64 %rd25, %rd7, %rd24;
ld.v2.u32 {%r46, %r47}, [%rd25];
st.v2.u32 [%rd23], {%r46, %r47};
add.s32 %r54, %r15, %r54;
add.s32 %r53, %r50, %r53;
setp.lt.u32	%p6, %r53, %r14;
@%p6 bra BB52_5;

BB52_6:
ret;
}


.visible .entry _Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li10EEv19dcontrol_split_sr_tIXT0_EjE(
.param .align 8 .b8 _Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li10EEv19dcontrol_split_sr_tIXT0_EjE_param_0[112]
)
{
.local .align 8 .b8 __local_depot53[112];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<55>;
.reg .b64 %rd<28>;


mov.u64 %SPL, __local_depot53;
ld.param.u64 %rd8, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li10EEv19dcontrol_split_sr_tIXT0_EjE_param_0+104];
ld.param.u64 %rd9, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li10EEv19dcontrol_split_sr_tIXT0_EjE_param_0+96];
ld.param.u64 %rd10, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li10EEv19dcontrol_split_sr_tIXT0_EjE_param_0+88];
ld.param.u64 %rd11, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li10EEv19dcontrol_split_sr_tIXT0_EjE_param_0+80];
ld.param.u64 %rd12, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li10EEv19dcontrol_split_sr_tIXT0_EjE_param_0+72];
ld.param.u64 %rd13, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li10EEv19dcontrol_split_sr_tIXT0_EjE_param_0+64];
ld.param.u64 %rd14, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li10EEv19dcontrol_split_sr_tIXT0_EjE_param_0+56];
ld.param.u64 %rd15, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li10EEv19dcontrol_split_sr_tIXT0_EjE_param_0+48];
ld.param.u64 %rd16, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li10EEv19dcontrol_split_sr_tIXT0_EjE_param_0+40];
ld.param.u64 %rd17, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li10EEv19dcontrol_split_sr_tIXT0_EjE_param_0+32];
ld.param.u64 %rd18, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li10EEv19dcontrol_split_sr_tIXT0_EjE_param_0+24];
add.u64 %rd1, %SPL, 0;
ld.param.u32 %r20, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li10EEv19dcontrol_split_sr_tIXT0_EjE_param_0+4];
ld.param.u32 %r21, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li10EEv19dcontrol_split_sr_tIXT0_EjE_param_0];
st.local.v2.u32 [%rd1], {%r21, %r20};
add.s64 %rd2, %rd1, 8;
ld.param.u32 %r22, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li10EEv19dcontrol_split_sr_tIXT0_EjE_param_0+12];
ld.param.u32 %r23, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li10EEv19dcontrol_split_sr_tIXT0_EjE_param_0+8];
st.local.v2.u32 [%rd1+8], {%r23, %r22};
ld.param.u32 %r24, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li10EEv19dcontrol_split_sr_tIXT0_EjE_param_0+20];
ld.param.u32 %r25, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li10EEv19dcontrol_split_sr_tIXT0_EjE_param_0+16];
st.local.v2.u32 [%rd1+16], {%r25, %r24};
st.local.u64 [%rd1+24], %rd18;
st.local.u64 [%rd1+32], %rd17;
st.local.u64 [%rd1+40], %rd16;
st.local.u64 [%rd1+48], %rd15;
st.local.u64 [%rd1+56], %rd14;
st.local.u64 [%rd1+64], %rd13;
st.local.u64 [%rd1+72], %rd12;
st.local.u64 [%rd1+80], %rd11;
st.local.u64 [%rd1+88], %rd10;
st.local.u64 [%rd1+96], %rd9;
st.local.u64 [%rd1+104], %rd8;
mov.u32 %r26, %ntid.x;
mov.u32 %r27, %ctaid.x;
mov.u32 %r28, %tid.x;
mad.lo.s32 %r1, %r26, %r27, %r28;
mul.lo.s32 %r29, %r21, %r25;
div.u32 %r2, %r1, %r21;
setp.ge.s32	%p1, %r1, %r29;
selp.b32	%r30, -1, 0, %p1;
add.s32 %r3, %r30, %r20;
mul.lo.s32 %r31, %r21, %r2;
sub.s32 %r53, %r1, %r31;
setp.lt.s32	%p2, %r1, %r29;
@%p2 bra BB53_2;
bra.uni BB53_1;

BB53_2:
ld.local.u32 %r50, [%rd2];
ld.local.u64 %rd27, [%rd2];
cvt.u32.u64	%r51, %rd27;
mul.lo.s32 %r40, %r51, %r2;
ld.local.u32 %r41, [%rd2+-4];
mul.lo.s32 %r52, %r40, %r41;
bra.uni BB53_3;

BB53_1:
ld.local.v2.u32 {%r50, %r33}, [%rd2];
ld.local.u64 %rd27, [%rd2];
cvt.u32.u64	%r51, %rd27;
ld.local.u32 %r34, [%rd2+-4];
ld.local.u32 %r35, [%rd2+8];
mul.lo.s32 %r36, %r34, %r35;
sub.s32 %r37, %r2, %r35;
add.s32 %r38, %r34, -1;
mad.lo.s32 %r39, %r38, %r37, %r36;
mul.lo.s32 %r52, %r39, %r51;

BB53_3:
ld.local.u32 %r42, [%rd2+-8];
mul.lo.s32 %r43, %r42, 10;
setp.lt.u32	%p3, %r1, %r43;
mul.lo.s32 %r44, %r51, %r3;
setp.lt.u32	%p4, %r53, %r44;
and.pred %p5, %p3, %p4;
@!%p5 bra BB53_6;
bra.uni BB53_4;

BB53_4:
mul.wide.s32 %rd20, %r2, 8;
add.s64 %rd21, %rd1, %rd20;
ld.local.u64 %rd6, [%rd21+32];
ld.local.u64 %rd7, [%rd2+16];
mul.lo.s32 %r14, %r50, %r3;
shr.u64 %rd22, %rd27, 32;
cvt.u32.u64	%r15, %rd22;
mov.u32 %r54, %r53;

BB53_5:
mul.wide.s32 %rd23, %r54, 8;
add.s64 %rd24, %rd6, %rd23;
add.s32 %r45, %r53, %r52;
mul.wide.s32 %rd25, %r45, 8;
add.s64 %rd26, %rd7, %rd25;
ld.v2.u32 {%r46, %r47}, [%rd26];
st.v2.u32 [%rd24], {%r46, %r47};
add.s32 %r54, %r15, %r54;
add.s32 %r53, %r50, %r53;
setp.lt.u32	%p6, %r53, %r14;
@%p6 bra BB53_5;

BB53_6:
ret;
}


.visible .entry _Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li11EEv19dcontrol_split_sr_tIXT0_EjE(
.param .align 8 .b8 _Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li11EEv19dcontrol_split_sr_tIXT0_EjE_param_0[120]
)
{
.local .align 8 .b8 __local_depot54[120];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<55>;
.reg .b64 %rd<29>;


mov.u64 %SPL, __local_depot54;
ld.param.u64 %rd8, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li11EEv19dcontrol_split_sr_tIXT0_EjE_param_0+112];
ld.param.u64 %rd9, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li11EEv19dcontrol_split_sr_tIXT0_EjE_param_0+104];
ld.param.u64 %rd10, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li11EEv19dcontrol_split_sr_tIXT0_EjE_param_0+96];
ld.param.u64 %rd11, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li11EEv19dcontrol_split_sr_tIXT0_EjE_param_0+88];
ld.param.u64 %rd12, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li11EEv19dcontrol_split_sr_tIXT0_EjE_param_0+80];
ld.param.u64 %rd13, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li11EEv19dcontrol_split_sr_tIXT0_EjE_param_0+72];
ld.param.u64 %rd14, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li11EEv19dcontrol_split_sr_tIXT0_EjE_param_0+64];
ld.param.u64 %rd15, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li11EEv19dcontrol_split_sr_tIXT0_EjE_param_0+56];
ld.param.u64 %rd16, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li11EEv19dcontrol_split_sr_tIXT0_EjE_param_0+48];
ld.param.u64 %rd17, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li11EEv19dcontrol_split_sr_tIXT0_EjE_param_0+40];
ld.param.u64 %rd18, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li11EEv19dcontrol_split_sr_tIXT0_EjE_param_0+32];
ld.param.u64 %rd19, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li11EEv19dcontrol_split_sr_tIXT0_EjE_param_0+24];
add.u64 %rd1, %SPL, 0;
ld.param.u32 %r20, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li11EEv19dcontrol_split_sr_tIXT0_EjE_param_0+4];
ld.param.u32 %r21, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li11EEv19dcontrol_split_sr_tIXT0_EjE_param_0];
st.local.v2.u32 [%rd1], {%r21, %r20};
add.s64 %rd2, %rd1, 8;
ld.param.u32 %r22, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li11EEv19dcontrol_split_sr_tIXT0_EjE_param_0+12];
ld.param.u32 %r23, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li11EEv19dcontrol_split_sr_tIXT0_EjE_param_0+8];
st.local.v2.u32 [%rd1+8], {%r23, %r22};
ld.param.u32 %r24, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li11EEv19dcontrol_split_sr_tIXT0_EjE_param_0+20];
ld.param.u32 %r25, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li11EEv19dcontrol_split_sr_tIXT0_EjE_param_0+16];
st.local.v2.u32 [%rd1+16], {%r25, %r24};
st.local.u64 [%rd1+24], %rd19;
st.local.u64 [%rd1+32], %rd18;
st.local.u64 [%rd1+40], %rd17;
st.local.u64 [%rd1+48], %rd16;
st.local.u64 [%rd1+56], %rd15;
st.local.u64 [%rd1+64], %rd14;
st.local.u64 [%rd1+72], %rd13;
st.local.u64 [%rd1+80], %rd12;
st.local.u64 [%rd1+88], %rd11;
st.local.u64 [%rd1+96], %rd10;
st.local.u64 [%rd1+104], %rd9;
st.local.u64 [%rd1+112], %rd8;
mov.u32 %r26, %ntid.x;
mov.u32 %r27, %ctaid.x;
mov.u32 %r28, %tid.x;
mad.lo.s32 %r1, %r26, %r27, %r28;
mul.lo.s32 %r29, %r21, %r25;
div.u32 %r2, %r1, %r21;
setp.ge.s32	%p1, %r1, %r29;
selp.b32	%r30, -1, 0, %p1;
add.s32 %r3, %r30, %r20;
mul.lo.s32 %r31, %r21, %r2;
sub.s32 %r53, %r1, %r31;
setp.lt.s32	%p2, %r1, %r29;
@%p2 bra BB54_2;
bra.uni BB54_1;

BB54_2:
ld.local.u32 %r50, [%rd2];
ld.local.u64 %rd28, [%rd2];
cvt.u32.u64	%r51, %rd28;
mul.lo.s32 %r40, %r51, %r2;
ld.local.u32 %r41, [%rd2+-4];
mul.lo.s32 %r52, %r40, %r41;
bra.uni BB54_3;

BB54_1:
ld.local.v2.u32 {%r50, %r33}, [%rd2];
ld.local.u64 %rd28, [%rd2];
cvt.u32.u64	%r51, %rd28;
ld.local.u32 %r34, [%rd2+-4];
ld.local.u32 %r35, [%rd2+8];
mul.lo.s32 %r36, %r34, %r35;
sub.s32 %r37, %r2, %r35;
add.s32 %r38, %r34, -1;
mad.lo.s32 %r39, %r38, %r37, %r36;
mul.lo.s32 %r52, %r39, %r51;

BB54_3:
ld.local.u32 %r42, [%rd2+-8];
mul.lo.s32 %r43, %r42, 11;
setp.lt.u32	%p3, %r1, %r43;
mul.lo.s32 %r44, %r51, %r3;
setp.lt.u32	%p4, %r53, %r44;
and.pred %p5, %p3, %p4;
@!%p5 bra BB54_6;
bra.uni BB54_4;

BB54_4:
mul.wide.s32 %rd21, %r2, 8;
add.s64 %rd22, %rd1, %rd21;
ld.local.u64 %rd6, [%rd22+32];
ld.local.u64 %rd7, [%rd2+16];
mul.lo.s32 %r14, %r50, %r3;
shr.u64 %rd23, %rd28, 32;
cvt.u32.u64	%r15, %rd23;
mov.u32 %r54, %r53;

BB54_5:
mul.wide.s32 %rd24, %r54, 8;
add.s64 %rd25, %rd6, %rd24;
add.s32 %r45, %r53, %r52;
mul.wide.s32 %rd26, %r45, 8;
add.s64 %rd27, %rd7, %rd26;
ld.v2.u32 {%r46, %r47}, [%rd27];
st.v2.u32 [%rd25], {%r46, %r47};
add.s32 %r54, %r15, %r54;
add.s32 %r53, %r50, %r53;
setp.lt.u32	%p6, %r53, %r14;
@%p6 bra BB54_5;

BB54_6:
ret;
}


.visible .entry _Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li12EEv19dcontrol_split_sr_tIXT0_EjE(
.param .align 8 .b8 _Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li12EEv19dcontrol_split_sr_tIXT0_EjE_param_0[128]
)
{
.local .align 8 .b8 __local_depot55[128];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<114>;
.reg .b64 %rd<18>;


mov.u64 %SPL, __local_depot55;
mov.u64 %rd8, _Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li12EEv19dcontrol_split_sr_tIXT0_EjE_param_0;
add.u64 %rd1, %SPL, 0;
ld.param.v2.u32 {%r20, %r21}, [%rd8];
ld.param.v2.u32 {%r22, %r23}, [%rd8+8];
ld.param.v2.u32 {%r26, %r27}, [%rd8+16];
ld.param.v2.u32 {%r30, %r31}, [%rd8+24];
ld.param.v2.u32 {%r34, %r35}, [%rd8+32];
ld.param.v2.u32 {%r38, %r39}, [%rd8+40];
ld.param.v2.u32 {%r42, %r43}, [%rd8+48];
ld.param.v2.u32 {%r46, %r47}, [%rd8+56];
ld.param.v2.u32 {%r50, %r51}, [%rd8+64];
ld.param.v2.u32 {%r54, %r55}, [%rd8+72];
ld.param.v2.u32 {%r58, %r59}, [%rd8+80];
ld.param.v2.u32 {%r62, %r63}, [%rd8+88];
ld.param.v2.u32 {%r66, %r67}, [%rd8+96];
ld.param.v2.u32 {%r70, %r71}, [%rd8+104];
ld.param.v2.u32 {%r74, %r75}, [%rd8+112];
ld.param.v2.u32 {%r78, %r79}, [%rd8+120];
st.local.v2.u32 [%rd1], {%r20, %r21};
st.local.v2.u32 [%rd1+8], {%r22, %r23};
st.local.v2.u32 [%rd1+16], {%r26, %r27};
st.local.v2.u32 [%rd1+24], {%r30, %r31};
st.local.v2.u32 [%rd1+32], {%r34, %r35};
st.local.v2.u32 [%rd1+40], {%r38, %r39};
st.local.v2.u32 [%rd1+48], {%r42, %r43};
st.local.v2.u32 [%rd1+56], {%r46, %r47};
st.local.v2.u32 [%rd1+64], {%r50, %r51};
st.local.v2.u32 [%rd1+72], {%r54, %r55};
st.local.v2.u32 [%rd1+80], {%r58, %r59};
st.local.v2.u32 [%rd1+88], {%r62, %r63};
st.local.v2.u32 [%rd1+96], {%r66, %r67};
st.local.v2.u32 [%rd1+104], {%r70, %r71};
st.local.v2.u32 [%rd1+112], {%r74, %r75};
st.local.v2.u32 [%rd1+120], {%r78, %r79};
mov.u32 %r84, %ntid.x;
mov.u32 %r85, %ctaid.x;
mov.u32 %r86, %tid.x;
mad.lo.s32 %r1, %r84, %r85, %r86;
ld.param.u32 %r87, [%rd8+16];
mul.lo.s32 %r88, %r20, %r87;
div.u32 %r2, %r1, %r20;
setp.ge.s32	%p1, %r1, %r88;
selp.b32	%r89, -1, 0, %p1;
add.s32 %r3, %r89, %r21;
mul.lo.s32 %r90, %r20, %r2;
sub.s32 %r112, %r1, %r90;
setp.lt.s32	%p2, %r1, %r88;
@%p2 bra BB55_2;
bra.uni BB55_1;

BB55_2:
ld.local.u32 %r109, [%rd1+8];
ld.local.u64 %rd17, [%rd1+8];
cvt.u32.u64	%r110, %rd17;
mul.lo.s32 %r99, %r110, %r2;
ld.local.u32 %r100, [%rd1+4];
mul.lo.s32 %r111, %r99, %r100;
bra.uni BB55_3;

BB55_1:
ld.local.v2.u32 {%r109, %r92}, [%rd1+8];
ld.local.u64 %rd17, [%rd1+8];
cvt.u32.u64	%r110, %rd17;
ld.local.u32 %r93, [%rd1+4];
ld.local.u32 %r94, [%rd1+16];
mul.lo.s32 %r95, %r93, %r94;
sub.s32 %r96, %r2, %r94;
add.s32 %r97, %r93, -1;
mad.lo.s32 %r98, %r97, %r96, %r95;
mul.lo.s32 %r111, %r98, %r110;

BB55_3:
ld.local.u32 %r101, [%rd1];
mul.lo.s32 %r102, %r101, 12;
setp.lt.u32	%p3, %r1, %r102;
mul.lo.s32 %r103, %r110, %r3;
setp.lt.u32	%p4, %r112, %r103;
and.pred %p5, %p3, %p4;
@!%p5 bra BB55_6;
bra.uni BB55_4;

BB55_4:
mul.wide.s32 %rd10, %r2, 8;
add.s64 %rd11, %rd1, %rd10;
ld.local.u64 %rd6, [%rd11+32];
ld.local.u64 %rd7, [%rd1+24];
mul.lo.s32 %r14, %r109, %r3;
shr.u64 %rd12, %rd17, 32;
cvt.u32.u64	%r15, %rd12;
mov.u32 %r113, %r112;

BB55_5:
mul.wide.s32 %rd13, %r113, 8;
add.s64 %rd14, %rd6, %rd13;
add.s32 %r104, %r112, %r111;
mul.wide.s32 %rd15, %r104, 8;
add.s64 %rd16, %rd7, %rd15;
ld.v2.u32 {%r105, %r106}, [%rd16];
st.v2.u32 [%rd14], {%r105, %r106};
add.s32 %r113, %r15, %r113;
add.s32 %r112, %r109, %r112;
setp.lt.u32	%p6, %r112, %r14;
@%p6 bra BB55_5;

BB55_6:
ret;
}


.visible .entry _Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li13EEv19dcontrol_split_sr_tIXT0_EjE(
.param .align 8 .b8 _Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li13EEv19dcontrol_split_sr_tIXT0_EjE_param_0[136]
)
{
.reg .pred %p<7>;
.reg .b32 %r<48>;
.reg .b64 %rd<15>;


mov.b64	%rd4, _Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li13EEv19dcontrol_split_sr_tIXT0_EjE_param_0;
mov.u32 %r16, %ntid.x;
mov.u32 %r17, %ctaid.x;
mov.u32 %r18, %tid.x;
mad.lo.s32 %r19, %r16, %r17, %r18;
ld.param.v2.u32 {%r20, %r21}, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li13EEv19dcontrol_split_sr_tIXT0_EjE_param_0];
ld.param.u32 %r3, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li13EEv19dcontrol_split_sr_tIXT0_EjE_param_0+16];
mul.lo.s32 %r22, %r20, %r3;
div.u32 %r4, %r19, %r20;
setp.ge.s32	%p1, %r19, %r22;
selp.b32	%r23, -1, 0, %p1;
add.s32 %r5, %r23, %r21;
mul.lo.s32 %r24, %r20, %r4;
sub.s32 %r46, %r19, %r24;
setp.lt.s32	%p2, %r19, %r22;
ld.param.u32 %r7, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li13EEv19dcontrol_split_sr_tIXT0_EjE_param_0+8];
ld.param.u64 %rd1, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li13EEv19dcontrol_split_sr_tIXT0_EjE_param_0+8];
@%p2 bra BB56_2;
bra.uni BB56_1;

BB56_2:
cvt.u32.u64	%r30, %rd1;
mul.lo.s32 %r31, %r30, %r4;
mul.lo.s32 %r45, %r31, %r21;
bra.uni BB56_3;

BB56_1:
mul.lo.s32 %r25, %r21, %r3;
add.s32 %r26, %r21, -1;
sub.s32 %r27, %r4, %r3;
mad.lo.s32 %r28, %r26, %r27, %r25;
cvt.u32.u64	%r29, %rd1;
mul.lo.s32 %r45, %r28, %r29;

BB56_3:
mul.lo.s32 %r32, %r20, 13;
setp.lt.u32	%p3, %r19, %r32;
cvt.u32.u64	%r37, %rd1;
mul.lo.s32 %r38, %r37, %r5;
setp.lt.u32	%p4, %r46, %r38;
and.pred %p5, %p3, %p4;
@!%p5 bra BB56_6;
bra.uni BB56_4;

BB56_4:
mov.u64 %rd5, %rd4;
mul.wide.s32 %rd6, %r4, 8;
add.s64 %rd7, %rd5, %rd6;
ld.param.u64 %rd8, [%rd7+32];
cvta.to.global.u64 %rd2, %rd8;
ld.param.u64 %rd9, [%rd5+24];
cvta.to.global.u64 %rd3, %rd9;
mul.lo.s32 %r11, %r7, %r5;
mov.u32 %r47, %r46;

BB56_5:
mul.wide.s32 %rd10, %r47, 8;
add.s64 %rd11, %rd2, %rd10;
add.s32 %r39, %r46, %r45;
mul.wide.s32 %rd12, %r39, 8;
add.s64 %rd13, %rd3, %rd12;
ld.global.v2.u32 {%r40, %r41}, [%rd13];
st.global.v2.u32 [%rd11], {%r40, %r41};
shr.u64 %rd14, %rd1, 32;
cvt.u32.u64	%r44, %rd14;
add.s32 %r47, %r44, %r47;
add.s32 %r46, %r7, %r46;
setp.lt.u32	%p6, %r46, %r11;
@%p6 bra BB56_5;

BB56_6:
ret;
}


.visible .entry _Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li14EEv19dcontrol_split_sr_tIXT0_EjE(
.param .align 8 .b8 _Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li14EEv19dcontrol_split_sr_tIXT0_EjE_param_0[144]
)
{
.reg .pred %p<7>;
.reg .b32 %r<48>;
.reg .b64 %rd<15>;


mov.b64	%rd4, _Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li14EEv19dcontrol_split_sr_tIXT0_EjE_param_0;
mov.u32 %r16, %ntid.x;
mov.u32 %r17, %ctaid.x;
mov.u32 %r18, %tid.x;
mad.lo.s32 %r19, %r16, %r17, %r18;
ld.param.v2.u32 {%r20, %r21}, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li14EEv19dcontrol_split_sr_tIXT0_EjE_param_0];
ld.param.u32 %r3, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li14EEv19dcontrol_split_sr_tIXT0_EjE_param_0+16];
mul.lo.s32 %r22, %r20, %r3;
div.u32 %r4, %r19, %r20;
setp.ge.s32	%p1, %r19, %r22;
selp.b32	%r23, -1, 0, %p1;
add.s32 %r5, %r23, %r21;
mul.lo.s32 %r24, %r20, %r4;
sub.s32 %r46, %r19, %r24;
setp.lt.s32	%p2, %r19, %r22;
ld.param.u32 %r7, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li14EEv19dcontrol_split_sr_tIXT0_EjE_param_0+8];
ld.param.u64 %rd1, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li14EEv19dcontrol_split_sr_tIXT0_EjE_param_0+8];
@%p2 bra BB57_2;
bra.uni BB57_1;

BB57_2:
cvt.u32.u64	%r30, %rd1;
mul.lo.s32 %r31, %r30, %r4;
mul.lo.s32 %r45, %r31, %r21;
bra.uni BB57_3;

BB57_1:
mul.lo.s32 %r25, %r21, %r3;
add.s32 %r26, %r21, -1;
sub.s32 %r27, %r4, %r3;
mad.lo.s32 %r28, %r26, %r27, %r25;
cvt.u32.u64	%r29, %rd1;
mul.lo.s32 %r45, %r28, %r29;

BB57_3:
mul.lo.s32 %r32, %r20, 14;
setp.lt.u32	%p3, %r19, %r32;
cvt.u32.u64	%r37, %rd1;
mul.lo.s32 %r38, %r37, %r5;
setp.lt.u32	%p4, %r46, %r38;
and.pred %p5, %p3, %p4;
@!%p5 bra BB57_6;
bra.uni BB57_4;

BB57_4:
mov.u64 %rd5, %rd4;
mul.wide.s32 %rd6, %r4, 8;
add.s64 %rd7, %rd5, %rd6;
ld.param.u64 %rd8, [%rd7+32];
cvta.to.global.u64 %rd2, %rd8;
ld.param.u64 %rd9, [%rd5+24];
cvta.to.global.u64 %rd3, %rd9;
mul.lo.s32 %r11, %r7, %r5;
mov.u32 %r47, %r46;

BB57_5:
mul.wide.s32 %rd10, %r47, 8;
add.s64 %rd11, %rd2, %rd10;
add.s32 %r39, %r46, %r45;
mul.wide.s32 %rd12, %r39, 8;
add.s64 %rd13, %rd3, %rd12;
ld.global.v2.u32 {%r40, %r41}, [%rd13];
st.global.v2.u32 [%rd11], {%r40, %r41};
shr.u64 %rd14, %rd1, 32;
cvt.u32.u64	%r44, %rd14;
add.s32 %r47, %r44, %r47;
add.s32 %r46, %r7, %r46;
setp.lt.u32	%p6, %r46, %r11;
@%p6 bra BB57_5;

BB57_6:
ret;
}


.visible .entry _Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li15EEv19dcontrol_split_sr_tIXT0_EjE(
.param .align 8 .b8 _Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li15EEv19dcontrol_split_sr_tIXT0_EjE_param_0[152]
)
{
.reg .pred %p<7>;
.reg .b32 %r<48>;
.reg .b64 %rd<15>;


mov.b64	%rd4, _Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li15EEv19dcontrol_split_sr_tIXT0_EjE_param_0;
mov.u32 %r16, %ntid.x;
mov.u32 %r17, %ctaid.x;
mov.u32 %r18, %tid.x;
mad.lo.s32 %r19, %r16, %r17, %r18;
ld.param.v2.u32 {%r20, %r21}, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li15EEv19dcontrol_split_sr_tIXT0_EjE_param_0];
ld.param.u32 %r3, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li15EEv19dcontrol_split_sr_tIXT0_EjE_param_0+16];
mul.lo.s32 %r22, %r20, %r3;
div.u32 %r4, %r19, %r20;
setp.ge.s32	%p1, %r19, %r22;
selp.b32	%r23, -1, 0, %p1;
add.s32 %r5, %r23, %r21;
mul.lo.s32 %r24, %r20, %r4;
sub.s32 %r46, %r19, %r24;
setp.lt.s32	%p2, %r19, %r22;
ld.param.u32 %r7, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li15EEv19dcontrol_split_sr_tIXT0_EjE_param_0+8];
ld.param.u64 %rd1, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li15EEv19dcontrol_split_sr_tIXT0_EjE_param_0+8];
@%p2 bra BB58_2;
bra.uni BB58_1;

BB58_2:
cvt.u32.u64	%r30, %rd1;
mul.lo.s32 %r31, %r30, %r4;
mul.lo.s32 %r45, %r31, %r21;
bra.uni BB58_3;

BB58_1:
mul.lo.s32 %r25, %r21, %r3;
add.s32 %r26, %r21, -1;
sub.s32 %r27, %r4, %r3;
mad.lo.s32 %r28, %r26, %r27, %r25;
cvt.u32.u64	%r29, %rd1;
mul.lo.s32 %r45, %r28, %r29;

BB58_3:
mul.lo.s32 %r32, %r20, 15;
setp.lt.u32	%p3, %r19, %r32;
cvt.u32.u64	%r37, %rd1;
mul.lo.s32 %r38, %r37, %r5;
setp.lt.u32	%p4, %r46, %r38;
and.pred %p5, %p3, %p4;
@!%p5 bra BB58_6;
bra.uni BB58_4;

BB58_4:
mov.u64 %rd5, %rd4;
mul.wide.s32 %rd6, %r4, 8;
add.s64 %rd7, %rd5, %rd6;
ld.param.u64 %rd8, [%rd7+32];
cvta.to.global.u64 %rd2, %rd8;
ld.param.u64 %rd9, [%rd5+24];
cvta.to.global.u64 %rd3, %rd9;
mul.lo.s32 %r11, %r7, %r5;
mov.u32 %r47, %r46;

BB58_5:
mul.wide.s32 %rd10, %r47, 8;
add.s64 %rd11, %rd2, %rd10;
add.s32 %r39, %r46, %r45;
mul.wide.s32 %rd12, %r39, 8;
add.s64 %rd13, %rd3, %rd12;
ld.global.v2.u32 {%r40, %r41}, [%rd13];
st.global.v2.u32 [%rd11], {%r40, %r41};
shr.u64 %rd14, %rd1, 32;
cvt.u32.u64	%r44, %rd14;
add.s32 %r47, %r44, %r47;
add.s32 %r46, %r7, %r46;
setp.lt.u32	%p6, %r46, %r11;
@%p6 bra BB58_5;

BB58_6:
ret;
}


.visible .entry _Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li16EEv19dcontrol_split_sr_tIXT0_EjE(
.param .align 8 .b8 _Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li16EEv19dcontrol_split_sr_tIXT0_EjE_param_0[160]
)
{
.reg .pred %p<7>;
.reg .b32 %r<48>;
.reg .b64 %rd<15>;


mov.b64	%rd4, _Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li16EEv19dcontrol_split_sr_tIXT0_EjE_param_0;
mov.u32 %r16, %ntid.x;
mov.u32 %r17, %ctaid.x;
mov.u32 %r18, %tid.x;
mad.lo.s32 %r19, %r16, %r17, %r18;
ld.param.v2.u32 {%r20, %r21}, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li16EEv19dcontrol_split_sr_tIXT0_EjE_param_0];
ld.param.u32 %r3, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li16EEv19dcontrol_split_sr_tIXT0_EjE_param_0+16];
mul.lo.s32 %r22, %r20, %r3;
div.u32 %r4, %r19, %r20;
setp.ge.s32	%p1, %r19, %r22;
selp.b32	%r23, -1, 0, %p1;
add.s32 %r5, %r23, %r21;
mul.lo.s32 %r24, %r20, %r4;
sub.s32 %r46, %r19, %r24;
setp.lt.s32	%p2, %r19, %r22;
ld.param.u32 %r7, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li16EEv19dcontrol_split_sr_tIXT0_EjE_param_0+8];
ld.param.u64 %rd1, [_Z36mgpu_distribute_2D3D_sr_split_kernelI6float2Li16EEv19dcontrol_split_sr_tIXT0_EjE_param_0+8];
@%p2 bra BB59_2;
bra.uni BB59_1;

BB59_2:
cvt.u32.u64	%r30, %rd1;
mul.lo.s32 %r31, %r30, %r4;
mul.lo.s32 %r45, %r31, %r21;
bra.uni BB59_3;

BB59_1:
mul.lo.s32 %r25, %r21, %r3;
add.s32 %r26, %r21, -1;
sub.s32 %r27, %r4, %r3;
mad.lo.s32 %r28, %r26, %r27, %r25;
cvt.u32.u64	%r29, %rd1;
mul.lo.s32 %r45, %r28, %r29;

BB59_3:
shl.b32 %r32, %r20, 4;
setp.lt.u32	%p3, %r19, %r32;
cvt.u32.u64	%r37, %rd1;
mul.lo.s32 %r38, %r37, %r5;
setp.lt.u32	%p4, %r46, %r38;
and.pred %p5, %p3, %p4;
@!%p5 bra BB59_6;
bra.uni BB59_4;

BB59_4:
mov.u64 %rd5, %rd4;
mul.wide.s32 %rd6, %r4, 8;
add.s64 %rd7, %rd5, %rd6;
ld.param.u64 %rd8, [%rd7+32];
cvta.to.global.u64 %rd2, %rd8;
ld.param.u64 %rd9, [%rd5+24];
cvta.to.global.u64 %rd3, %rd9;
mul.lo.s32 %r11, %r7, %r5;
mov.u32 %r47, %r46;

BB59_5:
mul.wide.s32 %rd10, %r47, 8;
add.s64 %rd11, %rd2, %rd10;
add.s32 %r39, %r46, %r45;
mul.wide.s32 %rd12, %r39, 8;
add.s64 %rd13, %rd3, %rd12;
ld.global.v2.u32 {%r40, %r41}, [%rd13];
st.global.v2.u32 [%rd11], {%r40, %r41};
shr.u64 %rd14, %rd1, 32;
cvt.u32.u64	%r44, %rd14;
add.s32 %r47, %r44, %r47;
add.s32 %r46, %r7, %r46;
setp.lt.u32	%p6, %r46, %r11;
@%p6 bra BB59_5;

BB59_6:
ret;
}


.visible .entry _Z30mgpu_distribute_2D3D_rs_kernelI7double2Li2EEv10dcontrol_tIXT0_EjE(
.param .align 8 .b8 _Z30mgpu_distribute_2D3D_rs_kernelI7double2Li2EEv10dcontrol_tIXT0_EjE_param_0[40]
)
{
.local .align 8 .b8 __local_depot60[40];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<4>;
.reg .b32 %r<33>;
.reg .b64 %rd<17>;


mov.u64 %SPL, __local_depot60;
ld.param.u64 %rd7, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li2EEv10dcontrol_tIXT0_EjE_param_0+32];
ld.param.u64 %rd6, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li2EEv10dcontrol_tIXT0_EjE_param_0+24];
ld.param.u64 %rd5, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li2EEv10dcontrol_tIXT0_EjE_param_0+16];
ld.param.u32 %r12, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li2EEv10dcontrol_tIXT0_EjE_param_0+8];
ld.param.u32 %r11, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li2EEv10dcontrol_tIXT0_EjE_param_0+4];
ld.param.u32 %r10, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li2EEv10dcontrol_tIXT0_EjE_param_0];
add.u64 %rd1, %SPL, 0;
st.local.v2.u32 [%rd1], {%r10, %r11};
add.s64 %rd2, %rd1, 8;
st.local.u32 [%rd1+8], %r12;
st.local.u64 [%rd1+16], %rd5;
st.local.u64 [%rd1+24], %rd6;
st.local.u64 [%rd1+32], %rd7;
mov.u32 %r13, %ntid.x;
mov.u32 %r14, %ctaid.x;
mov.u32 %r15, %tid.x;
mad.lo.s32 %r31, %r13, %r14, %r15;
setp.ge.u32	%p1, %r31, %r12;
@%p1 bra BB60_4;

ld.local.u32 %r2, [%rd2];
ld.local.u32 %r16, [%rd2+-4];
mul.lo.s32 %r17, %r2, %r16;
setp.ge.u32	%p2, %r31, %r17;
@%p2 bra BB60_4;

div.u32 %r18, %r31, %r10;
mul.wide.s32 %rd9, %r18, 8;
add.s64 %rd10, %rd1, %rd9;
ld.local.u64 %rd3, [%rd10+24];
ld.local.u64 %rd4, [%rd2+8];
ld.local.v2.u32 {%r19, %r20}, [%rd1];
mul.lo.s32 %r4, %r2, %r20;
mul.lo.s32 %r22, %r18, %r10;
sub.s32 %r32, %r31, %r22;

BB60_3:
mul.wide.s32 %rd13, %r32, 16;
add.s64 %rd14, %rd3, %rd13;
mul.wide.s32 %rd15, %r31, 16;
add.s64 %rd16, %rd4, %rd15;
ld.v4.u32 {%r23, %r24, %r25, %r26}, [%rd16];
st.v4.u32 [%rd14], {%r23, %r24, %r25, %r26};
add.s32 %r32, %r19, %r32;
add.s32 %r31, %r2, %r31;
setp.lt.u32	%p3, %r31, %r4;
@%p3 bra BB60_3;

BB60_4:
ret;
}


.visible .entry _Z30mgpu_distribute_2D3D_rs_kernelI7double2Li3EEv10dcontrol_tIXT0_EjE(
.param .align 8 .b8 _Z30mgpu_distribute_2D3D_rs_kernelI7double2Li3EEv10dcontrol_tIXT0_EjE_param_0[48]
)
{
.local .align 8 .b8 __local_depot61[48];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<4>;
.reg .b32 %r<33>;
.reg .b64 %rd<18>;


mov.u64 %SPL, __local_depot61;
ld.param.u64 %rd8, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li3EEv10dcontrol_tIXT0_EjE_param_0+40];
ld.param.u64 %rd7, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li3EEv10dcontrol_tIXT0_EjE_param_0+32];
ld.param.u64 %rd6, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li3EEv10dcontrol_tIXT0_EjE_param_0+24];
ld.param.u64 %rd5, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li3EEv10dcontrol_tIXT0_EjE_param_0+16];
ld.param.u32 %r12, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li3EEv10dcontrol_tIXT0_EjE_param_0+8];
ld.param.u32 %r11, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li3EEv10dcontrol_tIXT0_EjE_param_0+4];
ld.param.u32 %r10, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li3EEv10dcontrol_tIXT0_EjE_param_0];
add.u64 %rd1, %SPL, 0;
st.local.v2.u32 [%rd1], {%r10, %r11};
add.s64 %rd2, %rd1, 8;
st.local.u32 [%rd1+8], %r12;
st.local.u64 [%rd1+16], %rd5;
st.local.u64 [%rd1+24], %rd6;
st.local.u64 [%rd1+32], %rd7;
st.local.u64 [%rd1+40], %rd8;
mov.u32 %r13, %ntid.x;
mov.u32 %r14, %ctaid.x;
mov.u32 %r15, %tid.x;
mad.lo.s32 %r31, %r13, %r14, %r15;
setp.ge.u32	%p1, %r31, %r12;
@%p1 bra BB61_4;

ld.local.u32 %r2, [%rd2];
ld.local.u32 %r16, [%rd2+-4];
mul.lo.s32 %r17, %r2, %r16;
setp.ge.u32	%p2, %r31, %r17;
@%p2 bra BB61_4;

div.u32 %r18, %r31, %r10;
mul.wide.s32 %rd10, %r18, 8;
add.s64 %rd11, %rd1, %rd10;
ld.local.u64 %rd3, [%rd11+24];
ld.local.u64 %rd4, [%rd2+8];
ld.local.v2.u32 {%r19, %r20}, [%rd1];
mul.lo.s32 %r4, %r2, %r20;
mul.lo.s32 %r22, %r18, %r10;
sub.s32 %r32, %r31, %r22;

BB61_3:
mul.wide.s32 %rd14, %r32, 16;
add.s64 %rd15, %rd3, %rd14;
mul.wide.s32 %rd16, %r31, 16;
add.s64 %rd17, %rd4, %rd16;
ld.v4.u32 {%r23, %r24, %r25, %r26}, [%rd17];
st.v4.u32 [%rd15], {%r23, %r24, %r25, %r26};
add.s32 %r32, %r19, %r32;
add.s32 %r31, %r2, %r31;
setp.lt.u32	%p3, %r31, %r4;
@%p3 bra BB61_3;

BB61_4:
ret;
}


.visible .entry _Z30mgpu_distribute_2D3D_rs_kernelI7double2Li4EEv10dcontrol_tIXT0_EjE(
.param .align 8 .b8 _Z30mgpu_distribute_2D3D_rs_kernelI7double2Li4EEv10dcontrol_tIXT0_EjE_param_0[56]
)
{
.local .align 8 .b8 __local_depot62[56];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<4>;
.reg .b32 %r<33>;
.reg .b64 %rd<19>;


mov.u64 %SPL, __local_depot62;
ld.param.u64 %rd9, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li4EEv10dcontrol_tIXT0_EjE_param_0+48];
ld.param.u64 %rd8, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li4EEv10dcontrol_tIXT0_EjE_param_0+40];
ld.param.u64 %rd7, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li4EEv10dcontrol_tIXT0_EjE_param_0+32];
ld.param.u64 %rd6, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li4EEv10dcontrol_tIXT0_EjE_param_0+24];
ld.param.u64 %rd5, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li4EEv10dcontrol_tIXT0_EjE_param_0+16];
ld.param.u32 %r12, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li4EEv10dcontrol_tIXT0_EjE_param_0+8];
ld.param.u32 %r11, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li4EEv10dcontrol_tIXT0_EjE_param_0+4];
ld.param.u32 %r10, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li4EEv10dcontrol_tIXT0_EjE_param_0];
add.u64 %rd1, %SPL, 0;
st.local.v2.u32 [%rd1], {%r10, %r11};
add.s64 %rd2, %rd1, 8;
st.local.u32 [%rd1+8], %r12;
st.local.u64 [%rd1+16], %rd5;
st.local.u64 [%rd1+24], %rd6;
st.local.u64 [%rd1+32], %rd7;
st.local.u64 [%rd1+40], %rd8;
st.local.u64 [%rd1+48], %rd9;
mov.u32 %r13, %ntid.x;
mov.u32 %r14, %ctaid.x;
mov.u32 %r15, %tid.x;
mad.lo.s32 %r31, %r13, %r14, %r15;
setp.ge.u32	%p1, %r31, %r12;
@%p1 bra BB62_4;

ld.local.u32 %r2, [%rd2];
ld.local.u32 %r16, [%rd2+-4];
mul.lo.s32 %r17, %r2, %r16;
setp.ge.u32	%p2, %r31, %r17;
@%p2 bra BB62_4;

div.u32 %r18, %r31, %r10;
mul.wide.s32 %rd11, %r18, 8;
add.s64 %rd12, %rd1, %rd11;
ld.local.u64 %rd3, [%rd12+24];
ld.local.u64 %rd4, [%rd2+8];
ld.local.v2.u32 {%r19, %r20}, [%rd1];
mul.lo.s32 %r4, %r2, %r20;
mul.lo.s32 %r22, %r18, %r10;
sub.s32 %r32, %r31, %r22;

BB62_3:
mul.wide.s32 %rd15, %r32, 16;
add.s64 %rd16, %rd3, %rd15;
mul.wide.s32 %rd17, %r31, 16;
add.s64 %rd18, %rd4, %rd17;
ld.v4.u32 {%r23, %r24, %r25, %r26}, [%rd18];
st.v4.u32 [%rd16], {%r23, %r24, %r25, %r26};
add.s32 %r32, %r19, %r32;
add.s32 %r31, %r2, %r31;
setp.lt.u32	%p3, %r31, %r4;
@%p3 bra BB62_3;

BB62_4:
ret;
}


.visible .entry _Z30mgpu_distribute_2D3D_rs_kernelI7double2Li5EEv10dcontrol_tIXT0_EjE(
.param .align 8 .b8 _Z30mgpu_distribute_2D3D_rs_kernelI7double2Li5EEv10dcontrol_tIXT0_EjE_param_0[64]
)
{
.local .align 8 .b8 __local_depot63[64];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<4>;
.reg .b32 %r<33>;
.reg .b64 %rd<20>;


mov.u64 %SPL, __local_depot63;
ld.param.u64 %rd10, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li5EEv10dcontrol_tIXT0_EjE_param_0+56];
ld.param.u64 %rd9, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li5EEv10dcontrol_tIXT0_EjE_param_0+48];
ld.param.u64 %rd8, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li5EEv10dcontrol_tIXT0_EjE_param_0+40];
ld.param.u64 %rd7, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li5EEv10dcontrol_tIXT0_EjE_param_0+32];
ld.param.u64 %rd6, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li5EEv10dcontrol_tIXT0_EjE_param_0+24];
ld.param.u64 %rd5, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li5EEv10dcontrol_tIXT0_EjE_param_0+16];
ld.param.u32 %r12, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li5EEv10dcontrol_tIXT0_EjE_param_0+8];
ld.param.u32 %r11, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li5EEv10dcontrol_tIXT0_EjE_param_0+4];
ld.param.u32 %r10, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li5EEv10dcontrol_tIXT0_EjE_param_0];
add.u64 %rd1, %SPL, 0;
st.local.v2.u32 [%rd1], {%r10, %r11};
add.s64 %rd2, %rd1, 8;
st.local.u32 [%rd1+8], %r12;
st.local.u64 [%rd1+16], %rd5;
st.local.u64 [%rd1+24], %rd6;
st.local.u64 [%rd1+32], %rd7;
st.local.u64 [%rd1+40], %rd8;
st.local.u64 [%rd1+48], %rd9;
st.local.u64 [%rd1+56], %rd10;
mov.u32 %r13, %ntid.x;
mov.u32 %r14, %ctaid.x;
mov.u32 %r15, %tid.x;
mad.lo.s32 %r31, %r13, %r14, %r15;
setp.ge.u32	%p1, %r31, %r12;
@%p1 bra BB63_4;

ld.local.u32 %r2, [%rd2];
ld.local.u32 %r16, [%rd2+-4];
mul.lo.s32 %r17, %r2, %r16;
setp.ge.u32	%p2, %r31, %r17;
@%p2 bra BB63_4;

div.u32 %r18, %r31, %r10;
mul.wide.s32 %rd12, %r18, 8;
add.s64 %rd13, %rd1, %rd12;
ld.local.u64 %rd3, [%rd13+24];
ld.local.u64 %rd4, [%rd2+8];
ld.local.v2.u32 {%r19, %r20}, [%rd1];
mul.lo.s32 %r4, %r2, %r20;
mul.lo.s32 %r22, %r18, %r10;
sub.s32 %r32, %r31, %r22;

BB63_3:
mul.wide.s32 %rd16, %r32, 16;
add.s64 %rd17, %rd3, %rd16;
mul.wide.s32 %rd18, %r31, 16;
add.s64 %rd19, %rd4, %rd18;
ld.v4.u32 {%r23, %r24, %r25, %r26}, [%rd19];
st.v4.u32 [%rd17], {%r23, %r24, %r25, %r26};
add.s32 %r32, %r19, %r32;
add.s32 %r31, %r2, %r31;
setp.lt.u32	%p3, %r31, %r4;
@%p3 bra BB63_3;

BB63_4:
ret;
}


.visible .entry _Z30mgpu_distribute_2D3D_rs_kernelI7double2Li6EEv10dcontrol_tIXT0_EjE(
.param .align 8 .b8 _Z30mgpu_distribute_2D3D_rs_kernelI7double2Li6EEv10dcontrol_tIXT0_EjE_param_0[72]
)
{
.local .align 8 .b8 __local_depot64[72];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<4>;
.reg .b32 %r<33>;
.reg .b64 %rd<21>;


mov.u64 %SPL, __local_depot64;
ld.param.u64 %rd11, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li6EEv10dcontrol_tIXT0_EjE_param_0+64];
ld.param.u64 %rd10, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li6EEv10dcontrol_tIXT0_EjE_param_0+56];
ld.param.u64 %rd9, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li6EEv10dcontrol_tIXT0_EjE_param_0+48];
ld.param.u64 %rd8, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li6EEv10dcontrol_tIXT0_EjE_param_0+40];
ld.param.u64 %rd7, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li6EEv10dcontrol_tIXT0_EjE_param_0+32];
ld.param.u64 %rd6, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li6EEv10dcontrol_tIXT0_EjE_param_0+24];
ld.param.u64 %rd5, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li6EEv10dcontrol_tIXT0_EjE_param_0+16];
ld.param.u32 %r12, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li6EEv10dcontrol_tIXT0_EjE_param_0+8];
ld.param.u32 %r11, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li6EEv10dcontrol_tIXT0_EjE_param_0+4];
ld.param.u32 %r10, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li6EEv10dcontrol_tIXT0_EjE_param_0];
add.u64 %rd1, %SPL, 0;
st.local.v2.u32 [%rd1], {%r10, %r11};
add.s64 %rd2, %rd1, 8;
st.local.u32 [%rd1+8], %r12;
st.local.u64 [%rd1+16], %rd5;
st.local.u64 [%rd1+24], %rd6;
st.local.u64 [%rd1+32], %rd7;
st.local.u64 [%rd1+40], %rd8;
st.local.u64 [%rd1+48], %rd9;
st.local.u64 [%rd1+56], %rd10;
st.local.u64 [%rd1+64], %rd11;
mov.u32 %r13, %ntid.x;
mov.u32 %r14, %ctaid.x;
mov.u32 %r15, %tid.x;
mad.lo.s32 %r31, %r13, %r14, %r15;
setp.ge.u32	%p1, %r31, %r12;
@%p1 bra BB64_4;

ld.local.u32 %r2, [%rd2];
ld.local.u32 %r16, [%rd2+-4];
mul.lo.s32 %r17, %r2, %r16;
setp.ge.u32	%p2, %r31, %r17;
@%p2 bra BB64_4;

div.u32 %r18, %r31, %r10;
mul.wide.s32 %rd13, %r18, 8;
add.s64 %rd14, %rd1, %rd13;
ld.local.u64 %rd3, [%rd14+24];
ld.local.u64 %rd4, [%rd2+8];
ld.local.v2.u32 {%r19, %r20}, [%rd1];
mul.lo.s32 %r4, %r2, %r20;
mul.lo.s32 %r22, %r18, %r10;
sub.s32 %r32, %r31, %r22;

BB64_3:
mul.wide.s32 %rd17, %r32, 16;
add.s64 %rd18, %rd3, %rd17;
mul.wide.s32 %rd19, %r31, 16;
add.s64 %rd20, %rd4, %rd19;
ld.v4.u32 {%r23, %r24, %r25, %r26}, [%rd20];
st.v4.u32 [%rd18], {%r23, %r24, %r25, %r26};
add.s32 %r32, %r19, %r32;
add.s32 %r31, %r2, %r31;
setp.lt.u32	%p3, %r31, %r4;
@%p3 bra BB64_3;

BB64_4:
ret;
}


.visible .entry _Z30mgpu_distribute_2D3D_rs_kernelI7double2Li7EEv10dcontrol_tIXT0_EjE(
.param .align 8 .b8 _Z30mgpu_distribute_2D3D_rs_kernelI7double2Li7EEv10dcontrol_tIXT0_EjE_param_0[80]
)
{
.local .align 8 .b8 __local_depot65[80];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<4>;
.reg .b32 %r<33>;
.reg .b64 %rd<22>;


mov.u64 %SPL, __local_depot65;
ld.param.u64 %rd12, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li7EEv10dcontrol_tIXT0_EjE_param_0+72];
ld.param.u64 %rd11, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li7EEv10dcontrol_tIXT0_EjE_param_0+64];
ld.param.u64 %rd10, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li7EEv10dcontrol_tIXT0_EjE_param_0+56];
ld.param.u64 %rd9, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li7EEv10dcontrol_tIXT0_EjE_param_0+48];
ld.param.u64 %rd8, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li7EEv10dcontrol_tIXT0_EjE_param_0+40];
ld.param.u64 %rd7, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li7EEv10dcontrol_tIXT0_EjE_param_0+32];
ld.param.u64 %rd6, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li7EEv10dcontrol_tIXT0_EjE_param_0+24];
ld.param.u64 %rd5, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li7EEv10dcontrol_tIXT0_EjE_param_0+16];
ld.param.u32 %r12, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li7EEv10dcontrol_tIXT0_EjE_param_0+8];
ld.param.u32 %r11, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li7EEv10dcontrol_tIXT0_EjE_param_0+4];
ld.param.u32 %r10, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li7EEv10dcontrol_tIXT0_EjE_param_0];
add.u64 %rd1, %SPL, 0;
st.local.v2.u32 [%rd1], {%r10, %r11};
add.s64 %rd2, %rd1, 8;
st.local.u32 [%rd1+8], %r12;
st.local.u64 [%rd1+16], %rd5;
st.local.u64 [%rd1+24], %rd6;
st.local.u64 [%rd1+32], %rd7;
st.local.u64 [%rd1+40], %rd8;
st.local.u64 [%rd1+48], %rd9;
st.local.u64 [%rd1+56], %rd10;
st.local.u64 [%rd1+64], %rd11;
st.local.u64 [%rd1+72], %rd12;
mov.u32 %r13, %ntid.x;
mov.u32 %r14, %ctaid.x;
mov.u32 %r15, %tid.x;
mad.lo.s32 %r31, %r13, %r14, %r15;
setp.ge.u32	%p1, %r31, %r12;
@%p1 bra BB65_4;

ld.local.u32 %r2, [%rd2];
ld.local.u32 %r16, [%rd2+-4];
mul.lo.s32 %r17, %r2, %r16;
setp.ge.u32	%p2, %r31, %r17;
@%p2 bra BB65_4;

div.u32 %r18, %r31, %r10;
mul.wide.s32 %rd14, %r18, 8;
add.s64 %rd15, %rd1, %rd14;
ld.local.u64 %rd3, [%rd15+24];
ld.local.u64 %rd4, [%rd2+8];
ld.local.v2.u32 {%r19, %r20}, [%rd1];
mul.lo.s32 %r4, %r2, %r20;
mul.lo.s32 %r22, %r18, %r10;
sub.s32 %r32, %r31, %r22;

BB65_3:
mul.wide.s32 %rd18, %r32, 16;
add.s64 %rd19, %rd3, %rd18;
mul.wide.s32 %rd20, %r31, 16;
add.s64 %rd21, %rd4, %rd20;
ld.v4.u32 {%r23, %r24, %r25, %r26}, [%rd21];
st.v4.u32 [%rd19], {%r23, %r24, %r25, %r26};
add.s32 %r32, %r19, %r32;
add.s32 %r31, %r2, %r31;
setp.lt.u32	%p3, %r31, %r4;
@%p3 bra BB65_3;

BB65_4:
ret;
}


.visible .entry _Z30mgpu_distribute_2D3D_rs_kernelI7double2Li8EEv10dcontrol_tIXT0_EjE(
.param .align 8 .b8 _Z30mgpu_distribute_2D3D_rs_kernelI7double2Li8EEv10dcontrol_tIXT0_EjE_param_0[88]
)
{
.local .align 8 .b8 __local_depot66[88];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<4>;
.reg .b32 %r<33>;
.reg .b64 %rd<23>;


mov.u64 %SPL, __local_depot66;
ld.param.u64 %rd13, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li8EEv10dcontrol_tIXT0_EjE_param_0+80];
ld.param.u64 %rd12, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li8EEv10dcontrol_tIXT0_EjE_param_0+72];
ld.param.u64 %rd11, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li8EEv10dcontrol_tIXT0_EjE_param_0+64];
ld.param.u64 %rd10, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li8EEv10dcontrol_tIXT0_EjE_param_0+56];
ld.param.u64 %rd9, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li8EEv10dcontrol_tIXT0_EjE_param_0+48];
ld.param.u64 %rd8, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li8EEv10dcontrol_tIXT0_EjE_param_0+40];
ld.param.u64 %rd7, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li8EEv10dcontrol_tIXT0_EjE_param_0+32];
ld.param.u64 %rd6, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li8EEv10dcontrol_tIXT0_EjE_param_0+24];
ld.param.u64 %rd5, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li8EEv10dcontrol_tIXT0_EjE_param_0+16];
ld.param.u32 %r12, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li8EEv10dcontrol_tIXT0_EjE_param_0+8];
ld.param.u32 %r11, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li8EEv10dcontrol_tIXT0_EjE_param_0+4];
ld.param.u32 %r10, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li8EEv10dcontrol_tIXT0_EjE_param_0];
add.u64 %rd1, %SPL, 0;
st.local.v2.u32 [%rd1], {%r10, %r11};
add.s64 %rd2, %rd1, 8;
st.local.u32 [%rd1+8], %r12;
st.local.u64 [%rd1+16], %rd5;
st.local.u64 [%rd1+24], %rd6;
st.local.u64 [%rd1+32], %rd7;
st.local.u64 [%rd1+40], %rd8;
st.local.u64 [%rd1+48], %rd9;
st.local.u64 [%rd1+56], %rd10;
st.local.u64 [%rd1+64], %rd11;
st.local.u64 [%rd1+72], %rd12;
st.local.u64 [%rd1+80], %rd13;
mov.u32 %r13, %ntid.x;
mov.u32 %r14, %ctaid.x;
mov.u32 %r15, %tid.x;
mad.lo.s32 %r31, %r13, %r14, %r15;
setp.ge.u32	%p1, %r31, %r12;
@%p1 bra BB66_4;

ld.local.u32 %r2, [%rd2];
ld.local.u32 %r16, [%rd2+-4];
mul.lo.s32 %r17, %r2, %r16;
setp.ge.u32	%p2, %r31, %r17;
@%p2 bra BB66_4;

div.u32 %r18, %r31, %r10;
mul.wide.s32 %rd15, %r18, 8;
add.s64 %rd16, %rd1, %rd15;
ld.local.u64 %rd3, [%rd16+24];
ld.local.u64 %rd4, [%rd2+8];
ld.local.v2.u32 {%r19, %r20}, [%rd1];
mul.lo.s32 %r4, %r2, %r20;
mul.lo.s32 %r22, %r18, %r10;
sub.s32 %r32, %r31, %r22;

BB66_3:
mul.wide.s32 %rd19, %r32, 16;
add.s64 %rd20, %rd3, %rd19;
mul.wide.s32 %rd21, %r31, 16;
add.s64 %rd22, %rd4, %rd21;
ld.v4.u32 {%r23, %r24, %r25, %r26}, [%rd22];
st.v4.u32 [%rd20], {%r23, %r24, %r25, %r26};
add.s32 %r32, %r19, %r32;
add.s32 %r31, %r2, %r31;
setp.lt.u32	%p3, %r31, %r4;
@%p3 bra BB66_3;

BB66_4:
ret;
}


.visible .entry _Z30mgpu_distribute_2D3D_rs_kernelI7double2Li9EEv10dcontrol_tIXT0_EjE(
.param .align 8 .b8 _Z30mgpu_distribute_2D3D_rs_kernelI7double2Li9EEv10dcontrol_tIXT0_EjE_param_0[96]
)
{
.local .align 8 .b8 __local_depot67[96];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<4>;
.reg .b32 %r<33>;
.reg .b64 %rd<24>;


mov.u64 %SPL, __local_depot67;
ld.param.u64 %rd14, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li9EEv10dcontrol_tIXT0_EjE_param_0+88];
ld.param.u64 %rd13, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li9EEv10dcontrol_tIXT0_EjE_param_0+80];
ld.param.u64 %rd12, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li9EEv10dcontrol_tIXT0_EjE_param_0+72];
ld.param.u64 %rd11, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li9EEv10dcontrol_tIXT0_EjE_param_0+64];
ld.param.u64 %rd10, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li9EEv10dcontrol_tIXT0_EjE_param_0+56];
ld.param.u64 %rd9, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li9EEv10dcontrol_tIXT0_EjE_param_0+48];
ld.param.u64 %rd8, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li9EEv10dcontrol_tIXT0_EjE_param_0+40];
ld.param.u64 %rd7, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li9EEv10dcontrol_tIXT0_EjE_param_0+32];
ld.param.u64 %rd6, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li9EEv10dcontrol_tIXT0_EjE_param_0+24];
ld.param.u64 %rd5, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li9EEv10dcontrol_tIXT0_EjE_param_0+16];
ld.param.u32 %r12, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li9EEv10dcontrol_tIXT0_EjE_param_0+8];
ld.param.u32 %r11, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li9EEv10dcontrol_tIXT0_EjE_param_0+4];
ld.param.u32 %r10, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li9EEv10dcontrol_tIXT0_EjE_param_0];
add.u64 %rd1, %SPL, 0;
st.local.v2.u32 [%rd1], {%r10, %r11};
add.s64 %rd2, %rd1, 8;
st.local.u32 [%rd1+8], %r12;
st.local.u64 [%rd1+16], %rd5;
st.local.u64 [%rd1+24], %rd6;
st.local.u64 [%rd1+32], %rd7;
st.local.u64 [%rd1+40], %rd8;
st.local.u64 [%rd1+48], %rd9;
st.local.u64 [%rd1+56], %rd10;
st.local.u64 [%rd1+64], %rd11;
st.local.u64 [%rd1+72], %rd12;
st.local.u64 [%rd1+80], %rd13;
st.local.u64 [%rd1+88], %rd14;
mov.u32 %r13, %ntid.x;
mov.u32 %r14, %ctaid.x;
mov.u32 %r15, %tid.x;
mad.lo.s32 %r31, %r13, %r14, %r15;
setp.ge.u32	%p1, %r31, %r12;
@%p1 bra BB67_4;

ld.local.u32 %r2, [%rd2];
ld.local.u32 %r16, [%rd2+-4];
mul.lo.s32 %r17, %r2, %r16;
setp.ge.u32	%p2, %r31, %r17;
@%p2 bra BB67_4;

div.u32 %r18, %r31, %r10;
mul.wide.s32 %rd16, %r18, 8;
add.s64 %rd17, %rd1, %rd16;
ld.local.u64 %rd3, [%rd17+24];
ld.local.u64 %rd4, [%rd2+8];
ld.local.v2.u32 {%r19, %r20}, [%rd1];
mul.lo.s32 %r4, %r2, %r20;
mul.lo.s32 %r22, %r18, %r10;
sub.s32 %r32, %r31, %r22;

BB67_3:
mul.wide.s32 %rd20, %r32, 16;
add.s64 %rd21, %rd3, %rd20;
mul.wide.s32 %rd22, %r31, 16;
add.s64 %rd23, %rd4, %rd22;
ld.v4.u32 {%r23, %r24, %r25, %r26}, [%rd23];
st.v4.u32 [%rd21], {%r23, %r24, %r25, %r26};
add.s32 %r32, %r19, %r32;
add.s32 %r31, %r2, %r31;
setp.lt.u32	%p3, %r31, %r4;
@%p3 bra BB67_3;

BB67_4:
ret;
}


.visible .entry _Z30mgpu_distribute_2D3D_rs_kernelI7double2Li10EEv10dcontrol_tIXT0_EjE(
.param .align 8 .b8 _Z30mgpu_distribute_2D3D_rs_kernelI7double2Li10EEv10dcontrol_tIXT0_EjE_param_0[104]
)
{
.local .align 8 .b8 __local_depot68[104];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<4>;
.reg .b32 %r<33>;
.reg .b64 %rd<25>;


mov.u64 %SPL, __local_depot68;
ld.param.u64 %rd15, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li10EEv10dcontrol_tIXT0_EjE_param_0+96];
ld.param.u64 %rd14, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li10EEv10dcontrol_tIXT0_EjE_param_0+88];
ld.param.u64 %rd13, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li10EEv10dcontrol_tIXT0_EjE_param_0+80];
ld.param.u64 %rd12, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li10EEv10dcontrol_tIXT0_EjE_param_0+72];
ld.param.u64 %rd11, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li10EEv10dcontrol_tIXT0_EjE_param_0+64];
ld.param.u64 %rd10, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li10EEv10dcontrol_tIXT0_EjE_param_0+56];
ld.param.u64 %rd9, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li10EEv10dcontrol_tIXT0_EjE_param_0+48];
ld.param.u64 %rd8, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li10EEv10dcontrol_tIXT0_EjE_param_0+40];
ld.param.u64 %rd7, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li10EEv10dcontrol_tIXT0_EjE_param_0+32];
ld.param.u64 %rd6, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li10EEv10dcontrol_tIXT0_EjE_param_0+24];
ld.param.u64 %rd5, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li10EEv10dcontrol_tIXT0_EjE_param_0+16];
ld.param.u32 %r12, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li10EEv10dcontrol_tIXT0_EjE_param_0+8];
ld.param.u32 %r11, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li10EEv10dcontrol_tIXT0_EjE_param_0+4];
ld.param.u32 %r10, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li10EEv10dcontrol_tIXT0_EjE_param_0];
add.u64 %rd1, %SPL, 0;
st.local.v2.u32 [%rd1], {%r10, %r11};
add.s64 %rd2, %rd1, 8;
st.local.u32 [%rd1+8], %r12;
st.local.u64 [%rd1+16], %rd5;
st.local.u64 [%rd1+24], %rd6;
st.local.u64 [%rd1+32], %rd7;
st.local.u64 [%rd1+40], %rd8;
st.local.u64 [%rd1+48], %rd9;
st.local.u64 [%rd1+56], %rd10;
st.local.u64 [%rd1+64], %rd11;
st.local.u64 [%rd1+72], %rd12;
st.local.u64 [%rd1+80], %rd13;
st.local.u64 [%rd1+88], %rd14;
st.local.u64 [%rd1+96], %rd15;
mov.u32 %r13, %ntid.x;
mov.u32 %r14, %ctaid.x;
mov.u32 %r15, %tid.x;
mad.lo.s32 %r31, %r13, %r14, %r15;
setp.ge.u32	%p1, %r31, %r12;
@%p1 bra BB68_4;

ld.local.u32 %r2, [%rd2];
ld.local.u32 %r16, [%rd2+-4];
mul.lo.s32 %r17, %r2, %r16;
setp.ge.u32	%p2, %r31, %r17;
@%p2 bra BB68_4;

div.u32 %r18, %r31, %r10;
mul.wide.s32 %rd17, %r18, 8;
add.s64 %rd18, %rd1, %rd17;
ld.local.u64 %rd3, [%rd18+24];
ld.local.u64 %rd4, [%rd2+8];
ld.local.v2.u32 {%r19, %r20}, [%rd1];
mul.lo.s32 %r4, %r2, %r20;
mul.lo.s32 %r22, %r18, %r10;
sub.s32 %r32, %r31, %r22;

BB68_3:
mul.wide.s32 %rd21, %r32, 16;
add.s64 %rd22, %rd3, %rd21;
mul.wide.s32 %rd23, %r31, 16;
add.s64 %rd24, %rd4, %rd23;
ld.v4.u32 {%r23, %r24, %r25, %r26}, [%rd24];
st.v4.u32 [%rd22], {%r23, %r24, %r25, %r26};
add.s32 %r32, %r19, %r32;
add.s32 %r31, %r2, %r31;
setp.lt.u32	%p3, %r31, %r4;
@%p3 bra BB68_3;

BB68_4:
ret;
}


.visible .entry _Z30mgpu_distribute_2D3D_rs_kernelI7double2Li11EEv10dcontrol_tIXT0_EjE(
.param .align 8 .b8 _Z30mgpu_distribute_2D3D_rs_kernelI7double2Li11EEv10dcontrol_tIXT0_EjE_param_0[112]
)
{
.local .align 8 .b8 __local_depot69[112];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<4>;
.reg .b32 %r<33>;
.reg .b64 %rd<26>;


mov.u64 %SPL, __local_depot69;
ld.param.u64 %rd16, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li11EEv10dcontrol_tIXT0_EjE_param_0+104];
ld.param.u64 %rd15, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li11EEv10dcontrol_tIXT0_EjE_param_0+96];
ld.param.u64 %rd14, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li11EEv10dcontrol_tIXT0_EjE_param_0+88];
ld.param.u64 %rd13, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li11EEv10dcontrol_tIXT0_EjE_param_0+80];
ld.param.u64 %rd12, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li11EEv10dcontrol_tIXT0_EjE_param_0+72];
ld.param.u64 %rd11, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li11EEv10dcontrol_tIXT0_EjE_param_0+64];
ld.param.u64 %rd10, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li11EEv10dcontrol_tIXT0_EjE_param_0+56];
ld.param.u64 %rd9, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li11EEv10dcontrol_tIXT0_EjE_param_0+48];
ld.param.u64 %rd8, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li11EEv10dcontrol_tIXT0_EjE_param_0+40];
ld.param.u64 %rd7, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li11EEv10dcontrol_tIXT0_EjE_param_0+32];
ld.param.u64 %rd6, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li11EEv10dcontrol_tIXT0_EjE_param_0+24];
ld.param.u64 %rd5, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li11EEv10dcontrol_tIXT0_EjE_param_0+16];
ld.param.u32 %r12, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li11EEv10dcontrol_tIXT0_EjE_param_0+8];
ld.param.u32 %r11, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li11EEv10dcontrol_tIXT0_EjE_param_0+4];
ld.param.u32 %r10, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li11EEv10dcontrol_tIXT0_EjE_param_0];
add.u64 %rd1, %SPL, 0;
st.local.v2.u32 [%rd1], {%r10, %r11};
add.s64 %rd2, %rd1, 8;
st.local.u32 [%rd1+8], %r12;
st.local.u64 [%rd1+16], %rd5;
st.local.u64 [%rd1+24], %rd6;
st.local.u64 [%rd1+32], %rd7;
st.local.u64 [%rd1+40], %rd8;
st.local.u64 [%rd1+48], %rd9;
st.local.u64 [%rd1+56], %rd10;
st.local.u64 [%rd1+64], %rd11;
st.local.u64 [%rd1+72], %rd12;
st.local.u64 [%rd1+80], %rd13;
st.local.u64 [%rd1+88], %rd14;
st.local.u64 [%rd1+96], %rd15;
st.local.u64 [%rd1+104], %rd16;
mov.u32 %r13, %ntid.x;
mov.u32 %r14, %ctaid.x;
mov.u32 %r15, %tid.x;
mad.lo.s32 %r31, %r13, %r14, %r15;
setp.ge.u32	%p1, %r31, %r12;
@%p1 bra BB69_4;

ld.local.u32 %r2, [%rd2];
ld.local.u32 %r16, [%rd2+-4];
mul.lo.s32 %r17, %r2, %r16;
setp.ge.u32	%p2, %r31, %r17;
@%p2 bra BB69_4;

div.u32 %r18, %r31, %r10;
mul.wide.s32 %rd18, %r18, 8;
add.s64 %rd19, %rd1, %rd18;
ld.local.u64 %rd3, [%rd19+24];
ld.local.u64 %rd4, [%rd2+8];
ld.local.v2.u32 {%r19, %r20}, [%rd1];
mul.lo.s32 %r4, %r2, %r20;
mul.lo.s32 %r22, %r18, %r10;
sub.s32 %r32, %r31, %r22;

BB69_3:
mul.wide.s32 %rd22, %r32, 16;
add.s64 %rd23, %rd3, %rd22;
mul.wide.s32 %rd24, %r31, 16;
add.s64 %rd25, %rd4, %rd24;
ld.v4.u32 {%r23, %r24, %r25, %r26}, [%rd25];
st.v4.u32 [%rd23], {%r23, %r24, %r25, %r26};
add.s32 %r32, %r19, %r32;
add.s32 %r31, %r2, %r31;
setp.lt.u32	%p3, %r31, %r4;
@%p3 bra BB69_3;

BB69_4:
ret;
}


.visible .entry _Z30mgpu_distribute_2D3D_rs_kernelI7double2Li12EEv10dcontrol_tIXT0_EjE(
.param .align 8 .b8 _Z30mgpu_distribute_2D3D_rs_kernelI7double2Li12EEv10dcontrol_tIXT0_EjE_param_0[120]
)
{
.local .align 8 .b8 __local_depot70[120];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<4>;
.reg .b32 %r<33>;
.reg .b64 %rd<27>;


mov.u64 %SPL, __local_depot70;
ld.param.u64 %rd17, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li12EEv10dcontrol_tIXT0_EjE_param_0+112];
ld.param.u64 %rd16, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li12EEv10dcontrol_tIXT0_EjE_param_0+104];
ld.param.u64 %rd15, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li12EEv10dcontrol_tIXT0_EjE_param_0+96];
ld.param.u64 %rd14, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li12EEv10dcontrol_tIXT0_EjE_param_0+88];
ld.param.u64 %rd13, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li12EEv10dcontrol_tIXT0_EjE_param_0+80];
ld.param.u64 %rd12, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li12EEv10dcontrol_tIXT0_EjE_param_0+72];
ld.param.u64 %rd11, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li12EEv10dcontrol_tIXT0_EjE_param_0+64];
ld.param.u64 %rd10, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li12EEv10dcontrol_tIXT0_EjE_param_0+56];
ld.param.u64 %rd9, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li12EEv10dcontrol_tIXT0_EjE_param_0+48];
ld.param.u64 %rd8, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li12EEv10dcontrol_tIXT0_EjE_param_0+40];
ld.param.u64 %rd7, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li12EEv10dcontrol_tIXT0_EjE_param_0+32];
ld.param.u64 %rd6, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li12EEv10dcontrol_tIXT0_EjE_param_0+24];
ld.param.u64 %rd5, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li12EEv10dcontrol_tIXT0_EjE_param_0+16];
ld.param.u32 %r12, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li12EEv10dcontrol_tIXT0_EjE_param_0+8];
ld.param.u32 %r11, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li12EEv10dcontrol_tIXT0_EjE_param_0+4];
ld.param.u32 %r10, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li12EEv10dcontrol_tIXT0_EjE_param_0];
add.u64 %rd1, %SPL, 0;
st.local.v2.u32 [%rd1], {%r10, %r11};
add.s64 %rd2, %rd1, 8;
st.local.u32 [%rd1+8], %r12;
st.local.u64 [%rd1+16], %rd5;
st.local.u64 [%rd1+24], %rd6;
st.local.u64 [%rd1+32], %rd7;
st.local.u64 [%rd1+40], %rd8;
st.local.u64 [%rd1+48], %rd9;
st.local.u64 [%rd1+56], %rd10;
st.local.u64 [%rd1+64], %rd11;
st.local.u64 [%rd1+72], %rd12;
st.local.u64 [%rd1+80], %rd13;
st.local.u64 [%rd1+88], %rd14;
st.local.u64 [%rd1+96], %rd15;
st.local.u64 [%rd1+104], %rd16;
st.local.u64 [%rd1+112], %rd17;
mov.u32 %r13, %ntid.x;
mov.u32 %r14, %ctaid.x;
mov.u32 %r15, %tid.x;
mad.lo.s32 %r31, %r13, %r14, %r15;
setp.ge.u32	%p1, %r31, %r12;
@%p1 bra BB70_4;

ld.local.u32 %r2, [%rd2];
ld.local.u32 %r16, [%rd2+-4];
mul.lo.s32 %r17, %r2, %r16;
setp.ge.u32	%p2, %r31, %r17;
@%p2 bra BB70_4;

div.u32 %r18, %r31, %r10;
mul.wide.s32 %rd19, %r18, 8;
add.s64 %rd20, %rd1, %rd19;
ld.local.u64 %rd3, [%rd20+24];
ld.local.u64 %rd4, [%rd2+8];
ld.local.v2.u32 {%r19, %r20}, [%rd1];
mul.lo.s32 %r4, %r2, %r20;
mul.lo.s32 %r22, %r18, %r10;
sub.s32 %r32, %r31, %r22;

BB70_3:
mul.wide.s32 %rd23, %r32, 16;
add.s64 %rd24, %rd3, %rd23;
mul.wide.s32 %rd25, %r31, 16;
add.s64 %rd26, %rd4, %rd25;
ld.v4.u32 {%r23, %r24, %r25, %r26}, [%rd26];
st.v4.u32 [%rd24], {%r23, %r24, %r25, %r26};
add.s32 %r32, %r19, %r32;
add.s32 %r31, %r2, %r31;
setp.lt.u32	%p3, %r31, %r4;
@%p3 bra BB70_3;

BB70_4:
ret;
}


.visible .entry _Z30mgpu_distribute_2D3D_rs_kernelI7double2Li13EEv10dcontrol_tIXT0_EjE(
.param .align 8 .b8 _Z30mgpu_distribute_2D3D_rs_kernelI7double2Li13EEv10dcontrol_tIXT0_EjE_param_0[128]
)
{
.local .align 8 .b8 __local_depot71[128];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<4>;
.reg .b32 %r<96>;
.reg .b64 %rd<15>;


mov.u64 %SPL, __local_depot71;
mov.u64 %rd5, _Z30mgpu_distribute_2D3D_rs_kernelI7double2Li13EEv10dcontrol_tIXT0_EjE_param_0;
add.u64 %rd1, %SPL, 0;
ld.param.v2.u32 {%r11, %r12}, [%rd5];
ld.param.v2.u32 {%r15, %r16}, [%rd5+8];
ld.param.v2.u32 {%r19, %r20}, [%rd5+16];
ld.param.v2.u32 {%r23, %r24}, [%rd5+24];
ld.param.v2.u32 {%r27, %r28}, [%rd5+32];
ld.param.v2.u32 {%r31, %r32}, [%rd5+40];
ld.param.v2.u32 {%r35, %r36}, [%rd5+48];
ld.param.v2.u32 {%r39, %r40}, [%rd5+56];
ld.param.v2.u32 {%r43, %r44}, [%rd5+64];
ld.param.v2.u32 {%r47, %r48}, [%rd5+72];
ld.param.v2.u32 {%r51, %r52}, [%rd5+80];
ld.param.v2.u32 {%r55, %r56}, [%rd5+88];
ld.param.v2.u32 {%r59, %r60}, [%rd5+96];
ld.param.v2.u32 {%r63, %r64}, [%rd5+104];
ld.param.v2.u32 {%r67, %r68}, [%rd5+112];
ld.param.v2.u32 {%r71, %r72}, [%rd5+120];
st.local.v2.u32 [%rd1], {%r11, %r12};
st.local.v2.u32 [%rd1+8], {%r15, %r16};
st.local.v2.u32 [%rd1+16], {%r19, %r20};
st.local.v2.u32 [%rd1+24], {%r23, %r24};
st.local.v2.u32 [%rd1+32], {%r27, %r28};
st.local.v2.u32 [%rd1+40], {%r31, %r32};
st.local.v2.u32 [%rd1+48], {%r35, %r36};
st.local.v2.u32 [%rd1+56], {%r39, %r40};
st.local.v2.u32 [%rd1+64], {%r43, %r44};
st.local.v2.u32 [%rd1+72], {%r47, %r48};
st.local.v2.u32 [%rd1+80], {%r51, %r52};
st.local.v2.u32 [%rd1+88], {%r55, %r56};
st.local.v2.u32 [%rd1+96], {%r59, %r60};
st.local.v2.u32 [%rd1+104], {%r63, %r64};
st.local.v2.u32 [%rd1+112], {%r67, %r68};
st.local.v2.u32 [%rd1+120], {%r71, %r72};
mov.u32 %r75, %ntid.x;
mov.u32 %r76, %ctaid.x;
mov.u32 %r77, %tid.x;
mad.lo.s32 %r94, %r75, %r76, %r77;
ld.param.u32 %r2, [%rd5];
ld.param.u32 %r78, [%rd5+8];
setp.ge.u32	%p1, %r94, %r78;
@%p1 bra BB71_4;

add.s64 %rd2, %rd1, 4;
ld.local.u32 %r3, [%rd1+8];
ld.local.u32 %r79, [%rd1+4];
mul.lo.s32 %r80, %r3, %r79;
setp.ge.u32	%p2, %r94, %r80;
@%p2 bra BB71_4;

div.u32 %r81, %r94, %r2;
mul.wide.s32 %rd7, %r81, 8;
add.s64 %rd8, %rd1, %rd7;
ld.local.u64 %rd3, [%rd8+24];
ld.local.u64 %rd4, [%rd2+12];
ld.local.v2.u32 {%r82, %r83}, [%rd1];
mul.lo.s32 %r5, %r3, %r83;
mul.lo.s32 %r85, %r81, %r2;
sub.s32 %r95, %r94, %r85;

BB71_3:
mul.wide.s32 %rd11, %r95, 16;
add.s64 %rd12, %rd3, %rd11;
mul.wide.s32 %rd13, %r94, 16;
add.s64 %rd14, %rd4, %rd13;
ld.v4.u32 {%r86, %r87, %r88, %r89}, [%rd14];
st.v4.u32 [%rd12], {%r86, %r87, %r88, %r89};
add.s32 %r95, %r82, %r95;
add.s32 %r94, %r3, %r94;
setp.lt.u32	%p3, %r94, %r5;
@%p3 bra BB71_3;

BB71_4:
ret;
}


.visible .entry _Z30mgpu_distribute_2D3D_rs_kernelI7double2Li14EEv10dcontrol_tIXT0_EjE(
.param .align 8 .b8 _Z30mgpu_distribute_2D3D_rs_kernelI7double2Li14EEv10dcontrol_tIXT0_EjE_param_0[136]
)
{
.reg .pred %p<4>;
.reg .b32 %r<26>;
.reg .b64 %rd<16>;


mov.b64	%rd6, _Z30mgpu_distribute_2D3D_rs_kernelI7double2Li14EEv10dcontrol_tIXT0_EjE_param_0;
mov.u64 %rd2, %rd6;
mov.u32 %r10, %ntid.x;
mov.u32 %r11, %ctaid.x;
mov.u32 %r12, %tid.x;
mad.lo.s32 %r24, %r10, %r11, %r12;
ld.param.u64 %rd3, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li14EEv10dcontrol_tIXT0_EjE_param_0];
cvt.u32.u64	%r2, %rd3;
ld.param.u32 %r3, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li14EEv10dcontrol_tIXT0_EjE_param_0+8];
setp.ge.u32	%p1, %r24, %r3;
@%p1 bra BB72_4;

shr.u64 %rd7, %rd3, 32;
cvt.u32.u64	%r13, %rd7;
mul.lo.s32 %r4, %r3, %r13;
setp.ge.u32	%p2, %r24, %r4;
@%p2 bra BB72_4;

div.u32 %r14, %r24, %r2;
mul.wide.s32 %rd8, %r14, 8;
add.s64 %rd9, %rd2, %rd8;
ld.param.u64 %rd10, [%rd9+24];
cvta.to.global.u64 %rd4, %rd10;
ld.param.u64 %rd11, [%rd2+16];
cvta.to.global.u64 %rd5, %rd11;
mul.lo.s32 %r15, %r14, %r2;
sub.s32 %r25, %r24, %r15;

BB72_3:
mul.wide.s32 %rd12, %r25, 16;
add.s64 %rd13, %rd4, %rd12;
mul.wide.s32 %rd14, %r24, 16;
add.s64 %rd15, %rd5, %rd14;
ld.global.v4.u32 {%r16, %r17, %r18, %r19}, [%rd15];
st.global.v4.u32 [%rd13], {%r16, %r17, %r18, %r19};
add.s32 %r25, %r2, %r25;
add.s32 %r24, %r3, %r24;
setp.lt.u32	%p3, %r24, %r4;
@%p3 bra BB72_3;

BB72_4:
ret;
}


.visible .entry _Z30mgpu_distribute_2D3D_rs_kernelI7double2Li15EEv10dcontrol_tIXT0_EjE(
.param .align 8 .b8 _Z30mgpu_distribute_2D3D_rs_kernelI7double2Li15EEv10dcontrol_tIXT0_EjE_param_0[144]
)
{
.reg .pred %p<4>;
.reg .b32 %r<26>;
.reg .b64 %rd<16>;


mov.b64	%rd6, _Z30mgpu_distribute_2D3D_rs_kernelI7double2Li15EEv10dcontrol_tIXT0_EjE_param_0;
mov.u64 %rd2, %rd6;
mov.u32 %r10, %ntid.x;
mov.u32 %r11, %ctaid.x;
mov.u32 %r12, %tid.x;
mad.lo.s32 %r24, %r10, %r11, %r12;
ld.param.u64 %rd3, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li15EEv10dcontrol_tIXT0_EjE_param_0];
cvt.u32.u64	%r2, %rd3;
ld.param.u32 %r3, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li15EEv10dcontrol_tIXT0_EjE_param_0+8];
setp.ge.u32	%p1, %r24, %r3;
@%p1 bra BB73_4;

shr.u64 %rd7, %rd3, 32;
cvt.u32.u64	%r13, %rd7;
mul.lo.s32 %r4, %r3, %r13;
setp.ge.u32	%p2, %r24, %r4;
@%p2 bra BB73_4;

div.u32 %r14, %r24, %r2;
mul.wide.s32 %rd8, %r14, 8;
add.s64 %rd9, %rd2, %rd8;
ld.param.u64 %rd10, [%rd9+24];
cvta.to.global.u64 %rd4, %rd10;
ld.param.u64 %rd11, [%rd2+16];
cvta.to.global.u64 %rd5, %rd11;
mul.lo.s32 %r15, %r14, %r2;
sub.s32 %r25, %r24, %r15;

BB73_3:
mul.wide.s32 %rd12, %r25, 16;
add.s64 %rd13, %rd4, %rd12;
mul.wide.s32 %rd14, %r24, 16;
add.s64 %rd15, %rd5, %rd14;
ld.global.v4.u32 {%r16, %r17, %r18, %r19}, [%rd15];
st.global.v4.u32 [%rd13], {%r16, %r17, %r18, %r19};
add.s32 %r25, %r2, %r25;
add.s32 %r24, %r3, %r24;
setp.lt.u32	%p3, %r24, %r4;
@%p3 bra BB73_3;

BB73_4:
ret;
}


.visible .entry _Z30mgpu_distribute_2D3D_rs_kernelI7double2Li16EEv10dcontrol_tIXT0_EjE(
.param .align 8 .b8 _Z30mgpu_distribute_2D3D_rs_kernelI7double2Li16EEv10dcontrol_tIXT0_EjE_param_0[152]
)
{
.reg .pred %p<4>;
.reg .b32 %r<26>;
.reg .b64 %rd<16>;


mov.b64	%rd6, _Z30mgpu_distribute_2D3D_rs_kernelI7double2Li16EEv10dcontrol_tIXT0_EjE_param_0;
mov.u64 %rd2, %rd6;
mov.u32 %r10, %ntid.x;
mov.u32 %r11, %ctaid.x;
mov.u32 %r12, %tid.x;
mad.lo.s32 %r24, %r10, %r11, %r12;
ld.param.u64 %rd3, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li16EEv10dcontrol_tIXT0_EjE_param_0];
cvt.u32.u64	%r2, %rd3;
ld.param.u32 %r3, [_Z30mgpu_distribute_2D3D_rs_kernelI7double2Li16EEv10dcontrol_tIXT0_EjE_param_0+8];
setp.ge.u32	%p1, %r24, %r3;
@%p1 bra BB74_4;

shr.u64 %rd7, %rd3, 32;
cvt.u32.u64	%r13, %rd7;
mul.lo.s32 %r4, %r3, %r13;
setp.ge.u32	%p2, %r24, %r4;
@%p2 bra BB74_4;

div.u32 %r14, %r24, %r2;
mul.wide.s32 %rd8, %r14, 8;
add.s64 %rd9, %rd2, %rd8;
ld.param.u64 %rd10, [%rd9+24];
cvta.to.global.u64 %rd4, %rd10;
ld.param.u64 %rd11, [%rd2+16];
cvta.to.global.u64 %rd5, %rd11;
mul.lo.s32 %r15, %r14, %r2;
sub.s32 %r25, %r24, %r15;

BB74_3:
mul.wide.s32 %rd12, %r25, 16;
add.s64 %rd13, %rd4, %rd12;
mul.wide.s32 %rd14, %r24, 16;
add.s64 %rd15, %rd5, %rd14;
ld.global.v4.u32 {%r16, %r17, %r18, %r19}, [%rd15];
st.global.v4.u32 [%rd13], {%r16, %r17, %r18, %r19};
add.s32 %r25, %r2, %r25;
add.s32 %r24, %r3, %r24;
setp.lt.u32	%p3, %r24, %r4;
@%p3 bra BB74_3;

BB74_4:
ret;
}


.visible .entry _Z30mgpu_distribute_2D3D_sr_kernelI7double2Li2EEv10dcontrol_tIXT0_EjE(
.param .align 8 .b8 _Z30mgpu_distribute_2D3D_sr_kernelI7double2Li2EEv10dcontrol_tIXT0_EjE_param_0[40]
)
{
.local .align 8 .b8 __local_depot75[40];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<3>;
.reg .b32 %r<33>;
.reg .b64 %rd<15>;


mov.u64 %SPL, __local_depot75;
ld.param.u64 %rd5, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li2EEv10dcontrol_tIXT0_EjE_param_0+32];
ld.param.u64 %rd6, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li2EEv10dcontrol_tIXT0_EjE_param_0+24];
ld.param.u64 %rd7, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li2EEv10dcontrol_tIXT0_EjE_param_0+16];
ld.param.u32 %r11, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li2EEv10dcontrol_tIXT0_EjE_param_0+8];
add.u64 %rd1, %SPL, 0;
ld.param.u32 %r12, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li2EEv10dcontrol_tIXT0_EjE_param_0+4];
ld.param.u32 %r13, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li2EEv10dcontrol_tIXT0_EjE_param_0];
st.local.v2.u32 [%rd1], {%r13, %r12};
add.s64 %rd2, %rd1, 8;
st.local.u32 [%rd1+8], %r11;
st.local.u64 [%rd1+16], %rd7;
st.local.u64 [%rd1+24], %rd6;
st.local.u64 [%rd1+32], %rd5;
mov.u32 %r14, %ntid.x;
mov.u32 %r15, %ctaid.x;
mov.u32 %r16, %tid.x;
mad.lo.s32 %r17, %r14, %r15, %r16;
div.u32 %r1, %r17, %r13;
mul.lo.s32 %r18, %r1, %r13;
sub.s32 %r31, %r17, %r18;
mul.lo.s32 %r19, %r12, %r1;
mul.lo.s32 %r3, %r19, %r11;
mul.lo.s32 %r20, %r11, %r12;
setp.ge.u32	%p1, %r31, %r20;
@%p1 bra BB75_3;

mul.wide.s32 %rd9, %r1, 8;
add.s64 %rd10, %rd1, %rd9;
ld.local.u64 %rd3, [%rd10+24];
ld.local.u64 %rd4, [%rd2+8];
ld.local.u32 %r4, [%rd2];
shl.b32 %r5, %r4, 1;
ld.local.u32 %r21, [%rd2+-4];
mul.lo.s32 %r6, %r4, %r21;
mov.u32 %r32, %r31;

BB75_2:
mul.wide.s32 %rd11, %r32, 16;
add.s64 %rd12, %rd3, %rd11;
add.s32 %r22, %r31, %r3;
mul.wide.s32 %rd13, %r22, 16;
add.s64 %rd14, %rd4, %rd13;
ld.v4.u32 {%r23, %r24, %r25, %r26}, [%rd14];
st.v4.u32 [%rd12], {%r23, %r24, %r25, %r26};
add.s32 %r32, %r5, %r32;
add.s32 %r31, %r4, %r31;
setp.lt.u32	%p2, %r31, %r6;
@%p2 bra BB75_2;

BB75_3:
ret;
}


.visible .entry _Z30mgpu_distribute_2D3D_sr_kernelI7double2Li3EEv10dcontrol_tIXT0_EjE(
.param .align 8 .b8 _Z30mgpu_distribute_2D3D_sr_kernelI7double2Li3EEv10dcontrol_tIXT0_EjE_param_0[48]
)
{
.local .align 8 .b8 __local_depot76[48];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<3>;
.reg .b32 %r<33>;
.reg .b64 %rd<16>;


mov.u64 %SPL, __local_depot76;
ld.param.u64 %rd5, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li3EEv10dcontrol_tIXT0_EjE_param_0+40];
ld.param.u64 %rd6, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li3EEv10dcontrol_tIXT0_EjE_param_0+32];
ld.param.u64 %rd7, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li3EEv10dcontrol_tIXT0_EjE_param_0+24];
ld.param.u64 %rd8, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li3EEv10dcontrol_tIXT0_EjE_param_0+16];
ld.param.u32 %r11, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li3EEv10dcontrol_tIXT0_EjE_param_0+8];
add.u64 %rd1, %SPL, 0;
ld.param.u32 %r12, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li3EEv10dcontrol_tIXT0_EjE_param_0+4];
ld.param.u32 %r13, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li3EEv10dcontrol_tIXT0_EjE_param_0];
st.local.v2.u32 [%rd1], {%r13, %r12};
add.s64 %rd2, %rd1, 8;
st.local.u32 [%rd1+8], %r11;
st.local.u64 [%rd1+16], %rd8;
st.local.u64 [%rd1+24], %rd7;
st.local.u64 [%rd1+32], %rd6;
st.local.u64 [%rd1+40], %rd5;
mov.u32 %r14, %ntid.x;
mov.u32 %r15, %ctaid.x;
mov.u32 %r16, %tid.x;
mad.lo.s32 %r17, %r14, %r15, %r16;
div.u32 %r1, %r17, %r13;
mul.lo.s32 %r18, %r1, %r13;
sub.s32 %r31, %r17, %r18;
mul.lo.s32 %r19, %r12, %r1;
mul.lo.s32 %r3, %r19, %r11;
mul.lo.s32 %r20, %r11, %r12;
setp.ge.u32	%p1, %r31, %r20;
@%p1 bra BB76_3;

mul.wide.s32 %rd10, %r1, 8;
add.s64 %rd11, %rd1, %rd10;
ld.local.u64 %rd3, [%rd11+24];
ld.local.u64 %rd4, [%rd2+8];
ld.local.u32 %r4, [%rd2];
mul.lo.s32 %r5, %r4, 3;
ld.local.u32 %r21, [%rd2+-4];
mul.lo.s32 %r6, %r4, %r21;
mov.u32 %r32, %r31;

BB76_2:
mul.wide.s32 %rd12, %r32, 16;
add.s64 %rd13, %rd3, %rd12;
add.s32 %r22, %r31, %r3;
mul.wide.s32 %rd14, %r22, 16;
add.s64 %rd15, %rd4, %rd14;
ld.v4.u32 {%r23, %r24, %r25, %r26}, [%rd15];
st.v4.u32 [%rd13], {%r23, %r24, %r25, %r26};
add.s32 %r32, %r5, %r32;
add.s32 %r31, %r4, %r31;
setp.lt.u32	%p2, %r31, %r6;
@%p2 bra BB76_2;

BB76_3:
ret;
}


.visible .entry _Z30mgpu_distribute_2D3D_sr_kernelI7double2Li4EEv10dcontrol_tIXT0_EjE(
.param .align 8 .b8 _Z30mgpu_distribute_2D3D_sr_kernelI7double2Li4EEv10dcontrol_tIXT0_EjE_param_0[56]
)
{
.local .align 8 .b8 __local_depot77[56];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<3>;
.reg .b32 %r<33>;
.reg .b64 %rd<17>;


mov.u64 %SPL, __local_depot77;
ld.param.u64 %rd5, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li4EEv10dcontrol_tIXT0_EjE_param_0+48];
ld.param.u64 %rd6, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li4EEv10dcontrol_tIXT0_EjE_param_0+40];
ld.param.u64 %rd7, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li4EEv10dcontrol_tIXT0_EjE_param_0+32];
ld.param.u64 %rd8, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li4EEv10dcontrol_tIXT0_EjE_param_0+24];
ld.param.u64 %rd9, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li4EEv10dcontrol_tIXT0_EjE_param_0+16];
ld.param.u32 %r11, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li4EEv10dcontrol_tIXT0_EjE_param_0+8];
add.u64 %rd1, %SPL, 0;
ld.param.u32 %r12, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li4EEv10dcontrol_tIXT0_EjE_param_0+4];
ld.param.u32 %r13, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li4EEv10dcontrol_tIXT0_EjE_param_0];
st.local.v2.u32 [%rd1], {%r13, %r12};
add.s64 %rd2, %rd1, 8;
st.local.u32 [%rd1+8], %r11;
st.local.u64 [%rd1+16], %rd9;
st.local.u64 [%rd1+24], %rd8;
st.local.u64 [%rd1+32], %rd7;
st.local.u64 [%rd1+40], %rd6;
st.local.u64 [%rd1+48], %rd5;
mov.u32 %r14, %ntid.x;
mov.u32 %r15, %ctaid.x;
mov.u32 %r16, %tid.x;
mad.lo.s32 %r17, %r14, %r15, %r16;
div.u32 %r1, %r17, %r13;
mul.lo.s32 %r18, %r1, %r13;
sub.s32 %r31, %r17, %r18;
mul.lo.s32 %r19, %r12, %r1;
mul.lo.s32 %r3, %r19, %r11;
mul.lo.s32 %r20, %r11, %r12;
setp.ge.u32	%p1, %r31, %r20;
@%p1 bra BB77_3;

mul.wide.s32 %rd11, %r1, 8;
add.s64 %rd12, %rd1, %rd11;
ld.local.u64 %rd3, [%rd12+24];
ld.local.u64 %rd4, [%rd2+8];
ld.local.u32 %r4, [%rd2];
shl.b32 %r5, %r4, 2;
ld.local.u32 %r21, [%rd2+-4];
mul.lo.s32 %r6, %r4, %r21;
mov.u32 %r32, %r31;

BB77_2:
mul.wide.s32 %rd13, %r32, 16;
add.s64 %rd14, %rd3, %rd13;
add.s32 %r22, %r31, %r3;
mul.wide.s32 %rd15, %r22, 16;
add.s64 %rd16, %rd4, %rd15;
ld.v4.u32 {%r23, %r24, %r25, %r26}, [%rd16];
st.v4.u32 [%rd14], {%r23, %r24, %r25, %r26};
add.s32 %r32, %r5, %r32;
add.s32 %r31, %r4, %r31;
setp.lt.u32	%p2, %r31, %r6;
@%p2 bra BB77_2;

BB77_3:
ret;
}


.visible .entry _Z30mgpu_distribute_2D3D_sr_kernelI7double2Li5EEv10dcontrol_tIXT0_EjE(
.param .align 8 .b8 _Z30mgpu_distribute_2D3D_sr_kernelI7double2Li5EEv10dcontrol_tIXT0_EjE_param_0[64]
)
{
.local .align 8 .b8 __local_depot78[64];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<3>;
.reg .b32 %r<33>;
.reg .b64 %rd<18>;


mov.u64 %SPL, __local_depot78;
ld.param.u64 %rd5, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li5EEv10dcontrol_tIXT0_EjE_param_0+56];
ld.param.u64 %rd6, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li5EEv10dcontrol_tIXT0_EjE_param_0+48];
ld.param.u64 %rd7, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li5EEv10dcontrol_tIXT0_EjE_param_0+40];
ld.param.u64 %rd8, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li5EEv10dcontrol_tIXT0_EjE_param_0+32];
ld.param.u64 %rd9, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li5EEv10dcontrol_tIXT0_EjE_param_0+24];
ld.param.u64 %rd10, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li5EEv10dcontrol_tIXT0_EjE_param_0+16];
ld.param.u32 %r11, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li5EEv10dcontrol_tIXT0_EjE_param_0+8];
add.u64 %rd1, %SPL, 0;
ld.param.u32 %r12, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li5EEv10dcontrol_tIXT0_EjE_param_0+4];
ld.param.u32 %r13, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li5EEv10dcontrol_tIXT0_EjE_param_0];
st.local.v2.u32 [%rd1], {%r13, %r12};
add.s64 %rd2, %rd1, 8;
st.local.u32 [%rd1+8], %r11;
st.local.u64 [%rd1+16], %rd10;
st.local.u64 [%rd1+24], %rd9;
st.local.u64 [%rd1+32], %rd8;
st.local.u64 [%rd1+40], %rd7;
st.local.u64 [%rd1+48], %rd6;
st.local.u64 [%rd1+56], %rd5;
mov.u32 %r14, %ntid.x;
mov.u32 %r15, %ctaid.x;
mov.u32 %r16, %tid.x;
mad.lo.s32 %r17, %r14, %r15, %r16;
div.u32 %r1, %r17, %r13;
mul.lo.s32 %r18, %r1, %r13;
sub.s32 %r31, %r17, %r18;
mul.lo.s32 %r19, %r12, %r1;
mul.lo.s32 %r3, %r19, %r11;
mul.lo.s32 %r20, %r11, %r12;
setp.ge.u32	%p1, %r31, %r20;
@%p1 bra BB78_3;

mul.wide.s32 %rd12, %r1, 8;
add.s64 %rd13, %rd1, %rd12;
ld.local.u64 %rd3, [%rd13+24];
ld.local.u64 %rd4, [%rd2+8];
ld.local.u32 %r4, [%rd2];
mul.lo.s32 %r5, %r4, 5;
ld.local.u32 %r21, [%rd2+-4];
mul.lo.s32 %r6, %r4, %r21;
mov.u32 %r32, %r31;

BB78_2:
mul.wide.s32 %rd14, %r32, 16;
add.s64 %rd15, %rd3, %rd14;
add.s32 %r22, %r31, %r3;
mul.wide.s32 %rd16, %r22, 16;
add.s64 %rd17, %rd4, %rd16;
ld.v4.u32 {%r23, %r24, %r25, %r26}, [%rd17];
st.v4.u32 [%rd15], {%r23, %r24, %r25, %r26};
add.s32 %r32, %r5, %r32;
add.s32 %r31, %r4, %r31;
setp.lt.u32	%p2, %r31, %r6;
@%p2 bra BB78_2;

BB78_3:
ret;
}


.visible .entry _Z30mgpu_distribute_2D3D_sr_kernelI7double2Li6EEv10dcontrol_tIXT0_EjE(
.param .align 8 .b8 _Z30mgpu_distribute_2D3D_sr_kernelI7double2Li6EEv10dcontrol_tIXT0_EjE_param_0[72]
)
{
.local .align 8 .b8 __local_depot79[72];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<3>;
.reg .b32 %r<33>;
.reg .b64 %rd<19>;


mov.u64 %SPL, __local_depot79;
ld.param.u64 %rd5, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li6EEv10dcontrol_tIXT0_EjE_param_0+64];
ld.param.u64 %rd6, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li6EEv10dcontrol_tIXT0_EjE_param_0+56];
ld.param.u64 %rd7, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li6EEv10dcontrol_tIXT0_EjE_param_0+48];
ld.param.u64 %rd8, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li6EEv10dcontrol_tIXT0_EjE_param_0+40];
ld.param.u64 %rd9, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li6EEv10dcontrol_tIXT0_EjE_param_0+32];
ld.param.u64 %rd10, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li6EEv10dcontrol_tIXT0_EjE_param_0+24];
ld.param.u64 %rd11, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li6EEv10dcontrol_tIXT0_EjE_param_0+16];
ld.param.u32 %r11, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li6EEv10dcontrol_tIXT0_EjE_param_0+8];
add.u64 %rd1, %SPL, 0;
ld.param.u32 %r12, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li6EEv10dcontrol_tIXT0_EjE_param_0+4];
ld.param.u32 %r13, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li6EEv10dcontrol_tIXT0_EjE_param_0];
st.local.v2.u32 [%rd1], {%r13, %r12};
add.s64 %rd2, %rd1, 8;
st.local.u32 [%rd1+8], %r11;
st.local.u64 [%rd1+16], %rd11;
st.local.u64 [%rd1+24], %rd10;
st.local.u64 [%rd1+32], %rd9;
st.local.u64 [%rd1+40], %rd8;
st.local.u64 [%rd1+48], %rd7;
st.local.u64 [%rd1+56], %rd6;
st.local.u64 [%rd1+64], %rd5;
mov.u32 %r14, %ntid.x;
mov.u32 %r15, %ctaid.x;
mov.u32 %r16, %tid.x;
mad.lo.s32 %r17, %r14, %r15, %r16;
div.u32 %r1, %r17, %r13;
mul.lo.s32 %r18, %r1, %r13;
sub.s32 %r31, %r17, %r18;
mul.lo.s32 %r19, %r12, %r1;
mul.lo.s32 %r3, %r19, %r11;
mul.lo.s32 %r20, %r11, %r12;
setp.ge.u32	%p1, %r31, %r20;
@%p1 bra BB79_3;

mul.wide.s32 %rd13, %r1, 8;
add.s64 %rd14, %rd1, %rd13;
ld.local.u64 %rd3, [%rd14+24];
ld.local.u64 %rd4, [%rd2+8];
ld.local.u32 %r4, [%rd2];
mul.lo.s32 %r5, %r4, 6;
ld.local.u32 %r21, [%rd2+-4];
mul.lo.s32 %r6, %r4, %r21;
mov.u32 %r32, %r31;

BB79_2:
mul.wide.s32 %rd15, %r32, 16;
add.s64 %rd16, %rd3, %rd15;
add.s32 %r22, %r31, %r3;
mul.wide.s32 %rd17, %r22, 16;
add.s64 %rd18, %rd4, %rd17;
ld.v4.u32 {%r23, %r24, %r25, %r26}, [%rd18];
st.v4.u32 [%rd16], {%r23, %r24, %r25, %r26};
add.s32 %r32, %r5, %r32;
add.s32 %r31, %r4, %r31;
setp.lt.u32	%p2, %r31, %r6;
@%p2 bra BB79_2;

BB79_3:
ret;
}


.visible .entry _Z30mgpu_distribute_2D3D_sr_kernelI7double2Li7EEv10dcontrol_tIXT0_EjE(
.param .align 8 .b8 _Z30mgpu_distribute_2D3D_sr_kernelI7double2Li7EEv10dcontrol_tIXT0_EjE_param_0[80]
)
{
.local .align 8 .b8 __local_depot80[80];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<3>;
.reg .b32 %r<33>;
.reg .b64 %rd<20>;


mov.u64 %SPL, __local_depot80;
ld.param.u64 %rd5, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li7EEv10dcontrol_tIXT0_EjE_param_0+72];
ld.param.u64 %rd6, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li7EEv10dcontrol_tIXT0_EjE_param_0+64];
ld.param.u64 %rd7, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li7EEv10dcontrol_tIXT0_EjE_param_0+56];
ld.param.u64 %rd8, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li7EEv10dcontrol_tIXT0_EjE_param_0+48];
ld.param.u64 %rd9, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li7EEv10dcontrol_tIXT0_EjE_param_0+40];
ld.param.u64 %rd10, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li7EEv10dcontrol_tIXT0_EjE_param_0+32];
ld.param.u64 %rd11, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li7EEv10dcontrol_tIXT0_EjE_param_0+24];
ld.param.u64 %rd12, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li7EEv10dcontrol_tIXT0_EjE_param_0+16];
ld.param.u32 %r11, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li7EEv10dcontrol_tIXT0_EjE_param_0+8];
add.u64 %rd1, %SPL, 0;
ld.param.u32 %r12, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li7EEv10dcontrol_tIXT0_EjE_param_0+4];
ld.param.u32 %r13, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li7EEv10dcontrol_tIXT0_EjE_param_0];
st.local.v2.u32 [%rd1], {%r13, %r12};
add.s64 %rd2, %rd1, 8;
st.local.u32 [%rd1+8], %r11;
st.local.u64 [%rd1+16], %rd12;
st.local.u64 [%rd1+24], %rd11;
st.local.u64 [%rd1+32], %rd10;
st.local.u64 [%rd1+40], %rd9;
st.local.u64 [%rd1+48], %rd8;
st.local.u64 [%rd1+56], %rd7;
st.local.u64 [%rd1+64], %rd6;
st.local.u64 [%rd1+72], %rd5;
mov.u32 %r14, %ntid.x;
mov.u32 %r15, %ctaid.x;
mov.u32 %r16, %tid.x;
mad.lo.s32 %r17, %r14, %r15, %r16;
div.u32 %r1, %r17, %r13;
mul.lo.s32 %r18, %r1, %r13;
sub.s32 %r31, %r17, %r18;
mul.lo.s32 %r19, %r12, %r1;
mul.lo.s32 %r3, %r19, %r11;
mul.lo.s32 %r20, %r11, %r12;
setp.ge.u32	%p1, %r31, %r20;
@%p1 bra BB80_3;

mul.wide.s32 %rd14, %r1, 8;
add.s64 %rd15, %rd1, %rd14;
ld.local.u64 %rd3, [%rd15+24];
ld.local.u64 %rd4, [%rd2+8];
ld.local.u32 %r4, [%rd2];
mul.lo.s32 %r5, %r4, 7;
ld.local.u32 %r21, [%rd2+-4];
mul.lo.s32 %r6, %r4, %r21;
mov.u32 %r32, %r31;

BB80_2:
mul.wide.s32 %rd16, %r32, 16;
add.s64 %rd17, %rd3, %rd16;
add.s32 %r22, %r31, %r3;
mul.wide.s32 %rd18, %r22, 16;
add.s64 %rd19, %rd4, %rd18;
ld.v4.u32 {%r23, %r24, %r25, %r26}, [%rd19];
st.v4.u32 [%rd17], {%r23, %r24, %r25, %r26};
add.s32 %r32, %r5, %r32;
add.s32 %r31, %r4, %r31;
setp.lt.u32	%p2, %r31, %r6;
@%p2 bra BB80_2;

BB80_3:
ret;
}


.visible .entry _Z30mgpu_distribute_2D3D_sr_kernelI7double2Li8EEv10dcontrol_tIXT0_EjE(
.param .align 8 .b8 _Z30mgpu_distribute_2D3D_sr_kernelI7double2Li8EEv10dcontrol_tIXT0_EjE_param_0[88]
)
{
.local .align 8 .b8 __local_depot81[88];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<3>;
.reg .b32 %r<33>;
.reg .b64 %rd<21>;


mov.u64 %SPL, __local_depot81;
ld.param.u64 %rd5, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li8EEv10dcontrol_tIXT0_EjE_param_0+80];
ld.param.u64 %rd6, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li8EEv10dcontrol_tIXT0_EjE_param_0+72];
ld.param.u64 %rd7, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li8EEv10dcontrol_tIXT0_EjE_param_0+64];
ld.param.u64 %rd8, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li8EEv10dcontrol_tIXT0_EjE_param_0+56];
ld.param.u64 %rd9, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li8EEv10dcontrol_tIXT0_EjE_param_0+48];
ld.param.u64 %rd10, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li8EEv10dcontrol_tIXT0_EjE_param_0+40];
ld.param.u64 %rd11, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li8EEv10dcontrol_tIXT0_EjE_param_0+32];
ld.param.u64 %rd12, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li8EEv10dcontrol_tIXT0_EjE_param_0+24];
ld.param.u64 %rd13, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li8EEv10dcontrol_tIXT0_EjE_param_0+16];
ld.param.u32 %r11, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li8EEv10dcontrol_tIXT0_EjE_param_0+8];
add.u64 %rd1, %SPL, 0;
ld.param.u32 %r12, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li8EEv10dcontrol_tIXT0_EjE_param_0+4];
ld.param.u32 %r13, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li8EEv10dcontrol_tIXT0_EjE_param_0];
st.local.v2.u32 [%rd1], {%r13, %r12};
add.s64 %rd2, %rd1, 8;
st.local.u32 [%rd1+8], %r11;
st.local.u64 [%rd1+16], %rd13;
st.local.u64 [%rd1+24], %rd12;
st.local.u64 [%rd1+32], %rd11;
st.local.u64 [%rd1+40], %rd10;
st.local.u64 [%rd1+48], %rd9;
st.local.u64 [%rd1+56], %rd8;
st.local.u64 [%rd1+64], %rd7;
st.local.u64 [%rd1+72], %rd6;
st.local.u64 [%rd1+80], %rd5;
mov.u32 %r14, %ntid.x;
mov.u32 %r15, %ctaid.x;
mov.u32 %r16, %tid.x;
mad.lo.s32 %r17, %r14, %r15, %r16;
div.u32 %r1, %r17, %r13;
mul.lo.s32 %r18, %r1, %r13;
sub.s32 %r31, %r17, %r18;
mul.lo.s32 %r19, %r12, %r1;
mul.lo.s32 %r3, %r19, %r11;
mul.lo.s32 %r20, %r11, %r12;
setp.ge.u32	%p1, %r31, %r20;
@%p1 bra BB81_3;

mul.wide.s32 %rd15, %r1, 8;
add.s64 %rd16, %rd1, %rd15;
ld.local.u64 %rd3, [%rd16+24];
ld.local.u64 %rd4, [%rd2+8];
ld.local.u32 %r4, [%rd2];
shl.b32 %r5, %r4, 3;
ld.local.u32 %r21, [%rd2+-4];
mul.lo.s32 %r6, %r4, %r21;
mov.u32 %r32, %r31;

BB81_2:
mul.wide.s32 %rd17, %r32, 16;
add.s64 %rd18, %rd3, %rd17;
add.s32 %r22, %r31, %r3;
mul.wide.s32 %rd19, %r22, 16;
add.s64 %rd20, %rd4, %rd19;
ld.v4.u32 {%r23, %r24, %r25, %r26}, [%rd20];
st.v4.u32 [%rd18], {%r23, %r24, %r25, %r26};
add.s32 %r32, %r5, %r32;
add.s32 %r31, %r4, %r31;
setp.lt.u32	%p2, %r31, %r6;
@%p2 bra BB81_2;

BB81_3:
ret;
}


.visible .entry _Z30mgpu_distribute_2D3D_sr_kernelI7double2Li9EEv10dcontrol_tIXT0_EjE(
.param .align 8 .b8 _Z30mgpu_distribute_2D3D_sr_kernelI7double2Li9EEv10dcontrol_tIXT0_EjE_param_0[96]
)
{
.local .align 8 .b8 __local_depot82[96];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<3>;
.reg .b32 %r<33>;
.reg .b64 %rd<22>;


mov.u64 %SPL, __local_depot82;
ld.param.u64 %rd5, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li9EEv10dcontrol_tIXT0_EjE_param_0+88];
ld.param.u64 %rd6, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li9EEv10dcontrol_tIXT0_EjE_param_0+80];
ld.param.u64 %rd7, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li9EEv10dcontrol_tIXT0_EjE_param_0+72];
ld.param.u64 %rd8, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li9EEv10dcontrol_tIXT0_EjE_param_0+64];
ld.param.u64 %rd9, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li9EEv10dcontrol_tIXT0_EjE_param_0+56];
ld.param.u64 %rd10, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li9EEv10dcontrol_tIXT0_EjE_param_0+48];
ld.param.u64 %rd11, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li9EEv10dcontrol_tIXT0_EjE_param_0+40];
ld.param.u64 %rd12, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li9EEv10dcontrol_tIXT0_EjE_param_0+32];
ld.param.u64 %rd13, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li9EEv10dcontrol_tIXT0_EjE_param_0+24];
ld.param.u64 %rd14, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li9EEv10dcontrol_tIXT0_EjE_param_0+16];
ld.param.u32 %r11, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li9EEv10dcontrol_tIXT0_EjE_param_0+8];
add.u64 %rd1, %SPL, 0;
ld.param.u32 %r12, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li9EEv10dcontrol_tIXT0_EjE_param_0+4];
ld.param.u32 %r13, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li9EEv10dcontrol_tIXT0_EjE_param_0];
st.local.v2.u32 [%rd1], {%r13, %r12};
add.s64 %rd2, %rd1, 8;
st.local.u32 [%rd1+8], %r11;
st.local.u64 [%rd1+16], %rd14;
st.local.u64 [%rd1+24], %rd13;
st.local.u64 [%rd1+32], %rd12;
st.local.u64 [%rd1+40], %rd11;
st.local.u64 [%rd1+48], %rd10;
st.local.u64 [%rd1+56], %rd9;
st.local.u64 [%rd1+64], %rd8;
st.local.u64 [%rd1+72], %rd7;
st.local.u64 [%rd1+80], %rd6;
st.local.u64 [%rd1+88], %rd5;
mov.u32 %r14, %ntid.x;
mov.u32 %r15, %ctaid.x;
mov.u32 %r16, %tid.x;
mad.lo.s32 %r17, %r14, %r15, %r16;
div.u32 %r1, %r17, %r13;
mul.lo.s32 %r18, %r1, %r13;
sub.s32 %r31, %r17, %r18;
mul.lo.s32 %r19, %r12, %r1;
mul.lo.s32 %r3, %r19, %r11;
mul.lo.s32 %r20, %r11, %r12;
setp.ge.u32	%p1, %r31, %r20;
@%p1 bra BB82_3;

mul.wide.s32 %rd16, %r1, 8;
add.s64 %rd17, %rd1, %rd16;
ld.local.u64 %rd3, [%rd17+24];
ld.local.u64 %rd4, [%rd2+8];
ld.local.u32 %r4, [%rd2];
mul.lo.s32 %r5, %r4, 9;
ld.local.u32 %r21, [%rd2+-4];
mul.lo.s32 %r6, %r4, %r21;
mov.u32 %r32, %r31;

BB82_2:
mul.wide.s32 %rd18, %r32, 16;
add.s64 %rd19, %rd3, %rd18;
add.s32 %r22, %r31, %r3;
mul.wide.s32 %rd20, %r22, 16;
add.s64 %rd21, %rd4, %rd20;
ld.v4.u32 {%r23, %r24, %r25, %r26}, [%rd21];
st.v4.u32 [%rd19], {%r23, %r24, %r25, %r26};
add.s32 %r32, %r5, %r32;
add.s32 %r31, %r4, %r31;
setp.lt.u32	%p2, %r31, %r6;
@%p2 bra BB82_2;

BB82_3:
ret;
}


.visible .entry _Z30mgpu_distribute_2D3D_sr_kernelI7double2Li10EEv10dcontrol_tIXT0_EjE(
.param .align 8 .b8 _Z30mgpu_distribute_2D3D_sr_kernelI7double2Li10EEv10dcontrol_tIXT0_EjE_param_0[104]
)
{
.local .align 8 .b8 __local_depot83[104];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<3>;
.reg .b32 %r<33>;
.reg .b64 %rd<23>;


mov.u64 %SPL, __local_depot83;
ld.param.u64 %rd5, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li10EEv10dcontrol_tIXT0_EjE_param_0+96];
ld.param.u64 %rd6, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li10EEv10dcontrol_tIXT0_EjE_param_0+88];
ld.param.u64 %rd7, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li10EEv10dcontrol_tIXT0_EjE_param_0+80];
ld.param.u64 %rd8, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li10EEv10dcontrol_tIXT0_EjE_param_0+72];
ld.param.u64 %rd9, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li10EEv10dcontrol_tIXT0_EjE_param_0+64];
ld.param.u64 %rd10, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li10EEv10dcontrol_tIXT0_EjE_param_0+56];
ld.param.u64 %rd11, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li10EEv10dcontrol_tIXT0_EjE_param_0+48];
ld.param.u64 %rd12, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li10EEv10dcontrol_tIXT0_EjE_param_0+40];
ld.param.u64 %rd13, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li10EEv10dcontrol_tIXT0_EjE_param_0+32];
ld.param.u64 %rd14, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li10EEv10dcontrol_tIXT0_EjE_param_0+24];
ld.param.u64 %rd15, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li10EEv10dcontrol_tIXT0_EjE_param_0+16];
ld.param.u32 %r11, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li10EEv10dcontrol_tIXT0_EjE_param_0+8];
add.u64 %rd1, %SPL, 0;
ld.param.u32 %r12, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li10EEv10dcontrol_tIXT0_EjE_param_0+4];
ld.param.u32 %r13, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li10EEv10dcontrol_tIXT0_EjE_param_0];
st.local.v2.u32 [%rd1], {%r13, %r12};
add.s64 %rd2, %rd1, 8;
st.local.u32 [%rd1+8], %r11;
st.local.u64 [%rd1+16], %rd15;
st.local.u64 [%rd1+24], %rd14;
st.local.u64 [%rd1+32], %rd13;
st.local.u64 [%rd1+40], %rd12;
st.local.u64 [%rd1+48], %rd11;
st.local.u64 [%rd1+56], %rd10;
st.local.u64 [%rd1+64], %rd9;
st.local.u64 [%rd1+72], %rd8;
st.local.u64 [%rd1+80], %rd7;
st.local.u64 [%rd1+88], %rd6;
st.local.u64 [%rd1+96], %rd5;
mov.u32 %r14, %ntid.x;
mov.u32 %r15, %ctaid.x;
mov.u32 %r16, %tid.x;
mad.lo.s32 %r17, %r14, %r15, %r16;
div.u32 %r1, %r17, %r13;
mul.lo.s32 %r18, %r1, %r13;
sub.s32 %r31, %r17, %r18;
mul.lo.s32 %r19, %r12, %r1;
mul.lo.s32 %r3, %r19, %r11;
mul.lo.s32 %r20, %r11, %r12;
setp.ge.u32	%p1, %r31, %r20;
@%p1 bra BB83_3;

mul.wide.s32 %rd17, %r1, 8;
add.s64 %rd18, %rd1, %rd17;
ld.local.u64 %rd3, [%rd18+24];
ld.local.u64 %rd4, [%rd2+8];
ld.local.u32 %r4, [%rd2];
mul.lo.s32 %r5, %r4, 10;
ld.local.u32 %r21, [%rd2+-4];
mul.lo.s32 %r6, %r4, %r21;
mov.u32 %r32, %r31;

BB83_2:
mul.wide.s32 %rd19, %r32, 16;
add.s64 %rd20, %rd3, %rd19;
add.s32 %r22, %r31, %r3;
mul.wide.s32 %rd21, %r22, 16;
add.s64 %rd22, %rd4, %rd21;
ld.v4.u32 {%r23, %r24, %r25, %r26}, [%rd22];
st.v4.u32 [%rd20], {%r23, %r24, %r25, %r26};
add.s32 %r32, %r5, %r32;
add.s32 %r31, %r4, %r31;
setp.lt.u32	%p2, %r31, %r6;
@%p2 bra BB83_2;

BB83_3:
ret;
}


.visible .entry _Z30mgpu_distribute_2D3D_sr_kernelI7double2Li11EEv10dcontrol_tIXT0_EjE(
.param .align 8 .b8 _Z30mgpu_distribute_2D3D_sr_kernelI7double2Li11EEv10dcontrol_tIXT0_EjE_param_0[112]
)
{
.local .align 8 .b8 __local_depot84[112];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<3>;
.reg .b32 %r<33>;
.reg .b64 %rd<24>;


mov.u64 %SPL, __local_depot84;
ld.param.u64 %rd5, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li11EEv10dcontrol_tIXT0_EjE_param_0+104];
ld.param.u64 %rd6, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li11EEv10dcontrol_tIXT0_EjE_param_0+96];
ld.param.u64 %rd7, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li11EEv10dcontrol_tIXT0_EjE_param_0+88];
ld.param.u64 %rd8, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li11EEv10dcontrol_tIXT0_EjE_param_0+80];
ld.param.u64 %rd9, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li11EEv10dcontrol_tIXT0_EjE_param_0+72];
ld.param.u64 %rd10, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li11EEv10dcontrol_tIXT0_EjE_param_0+64];
ld.param.u64 %rd11, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li11EEv10dcontrol_tIXT0_EjE_param_0+56];
ld.param.u64 %rd12, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li11EEv10dcontrol_tIXT0_EjE_param_0+48];
ld.param.u64 %rd13, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li11EEv10dcontrol_tIXT0_EjE_param_0+40];
ld.param.u64 %rd14, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li11EEv10dcontrol_tIXT0_EjE_param_0+32];
ld.param.u64 %rd15, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li11EEv10dcontrol_tIXT0_EjE_param_0+24];
ld.param.u64 %rd16, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li11EEv10dcontrol_tIXT0_EjE_param_0+16];
ld.param.u32 %r11, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li11EEv10dcontrol_tIXT0_EjE_param_0+8];
add.u64 %rd1, %SPL, 0;
ld.param.u32 %r12, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li11EEv10dcontrol_tIXT0_EjE_param_0+4];
ld.param.u32 %r13, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li11EEv10dcontrol_tIXT0_EjE_param_0];
st.local.v2.u32 [%rd1], {%r13, %r12};
add.s64 %rd2, %rd1, 8;
st.local.u32 [%rd1+8], %r11;
st.local.u64 [%rd1+16], %rd16;
st.local.u64 [%rd1+24], %rd15;
st.local.u64 [%rd1+32], %rd14;
st.local.u64 [%rd1+40], %rd13;
st.local.u64 [%rd1+48], %rd12;
st.local.u64 [%rd1+56], %rd11;
st.local.u64 [%rd1+64], %rd10;
st.local.u64 [%rd1+72], %rd9;
st.local.u64 [%rd1+80], %rd8;
st.local.u64 [%rd1+88], %rd7;
st.local.u64 [%rd1+96], %rd6;
st.local.u64 [%rd1+104], %rd5;
mov.u32 %r14, %ntid.x;
mov.u32 %r15, %ctaid.x;
mov.u32 %r16, %tid.x;
mad.lo.s32 %r17, %r14, %r15, %r16;
div.u32 %r1, %r17, %r13;
mul.lo.s32 %r18, %r1, %r13;
sub.s32 %r31, %r17, %r18;
mul.lo.s32 %r19, %r12, %r1;
mul.lo.s32 %r3, %r19, %r11;
mul.lo.s32 %r20, %r11, %r12;
setp.ge.u32	%p1, %r31, %r20;
@%p1 bra BB84_3;

mul.wide.s32 %rd18, %r1, 8;
add.s64 %rd19, %rd1, %rd18;
ld.local.u64 %rd3, [%rd19+24];
ld.local.u64 %rd4, [%rd2+8];
ld.local.u32 %r4, [%rd2];
mul.lo.s32 %r5, %r4, 11;
ld.local.u32 %r21, [%rd2+-4];
mul.lo.s32 %r6, %r4, %r21;
mov.u32 %r32, %r31;

BB84_2:
mul.wide.s32 %rd20, %r32, 16;
add.s64 %rd21, %rd3, %rd20;
add.s32 %r22, %r31, %r3;
mul.wide.s32 %rd22, %r22, 16;
add.s64 %rd23, %rd4, %rd22;
ld.v4.u32 {%r23, %r24, %r25, %r26}, [%rd23];
st.v4.u32 [%rd21], {%r23, %r24, %r25, %r26};
add.s32 %r32, %r5, %r32;
add.s32 %r31, %r4, %r31;
setp.lt.u32	%p2, %r31, %r6;
@%p2 bra BB84_2;

BB84_3:
ret;
}


.visible .entry _Z30mgpu_distribute_2D3D_sr_kernelI7double2Li12EEv10dcontrol_tIXT0_EjE(
.param .align 8 .b8 _Z30mgpu_distribute_2D3D_sr_kernelI7double2Li12EEv10dcontrol_tIXT0_EjE_param_0[120]
)
{
.local .align 8 .b8 __local_depot85[120];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<3>;
.reg .b32 %r<33>;
.reg .b64 %rd<25>;


mov.u64 %SPL, __local_depot85;
ld.param.u64 %rd5, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li12EEv10dcontrol_tIXT0_EjE_param_0+112];
ld.param.u64 %rd6, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li12EEv10dcontrol_tIXT0_EjE_param_0+104];
ld.param.u64 %rd7, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li12EEv10dcontrol_tIXT0_EjE_param_0+96];
ld.param.u64 %rd8, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li12EEv10dcontrol_tIXT0_EjE_param_0+88];
ld.param.u64 %rd9, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li12EEv10dcontrol_tIXT0_EjE_param_0+80];
ld.param.u64 %rd10, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li12EEv10dcontrol_tIXT0_EjE_param_0+72];
ld.param.u64 %rd11, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li12EEv10dcontrol_tIXT0_EjE_param_0+64];
ld.param.u64 %rd12, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li12EEv10dcontrol_tIXT0_EjE_param_0+56];
ld.param.u64 %rd13, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li12EEv10dcontrol_tIXT0_EjE_param_0+48];
ld.param.u64 %rd14, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li12EEv10dcontrol_tIXT0_EjE_param_0+40];
ld.param.u64 %rd15, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li12EEv10dcontrol_tIXT0_EjE_param_0+32];
ld.param.u64 %rd16, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li12EEv10dcontrol_tIXT0_EjE_param_0+24];
ld.param.u64 %rd17, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li12EEv10dcontrol_tIXT0_EjE_param_0+16];
ld.param.u32 %r11, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li12EEv10dcontrol_tIXT0_EjE_param_0+8];
add.u64 %rd1, %SPL, 0;
ld.param.u32 %r12, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li12EEv10dcontrol_tIXT0_EjE_param_0+4];
ld.param.u32 %r13, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li12EEv10dcontrol_tIXT0_EjE_param_0];
st.local.v2.u32 [%rd1], {%r13, %r12};
add.s64 %rd2, %rd1, 8;
st.local.u32 [%rd1+8], %r11;
st.local.u64 [%rd1+16], %rd17;
st.local.u64 [%rd1+24], %rd16;
st.local.u64 [%rd1+32], %rd15;
st.local.u64 [%rd1+40], %rd14;
st.local.u64 [%rd1+48], %rd13;
st.local.u64 [%rd1+56], %rd12;
st.local.u64 [%rd1+64], %rd11;
st.local.u64 [%rd1+72], %rd10;
st.local.u64 [%rd1+80], %rd9;
st.local.u64 [%rd1+88], %rd8;
st.local.u64 [%rd1+96], %rd7;
st.local.u64 [%rd1+104], %rd6;
st.local.u64 [%rd1+112], %rd5;
mov.u32 %r14, %ntid.x;
mov.u32 %r15, %ctaid.x;
mov.u32 %r16, %tid.x;
mad.lo.s32 %r17, %r14, %r15, %r16;
div.u32 %r1, %r17, %r13;
mul.lo.s32 %r18, %r1, %r13;
sub.s32 %r31, %r17, %r18;
mul.lo.s32 %r19, %r12, %r1;
mul.lo.s32 %r3, %r19, %r11;
mul.lo.s32 %r20, %r11, %r12;
setp.ge.u32	%p1, %r31, %r20;
@%p1 bra BB85_3;

mul.wide.s32 %rd19, %r1, 8;
add.s64 %rd20, %rd1, %rd19;
ld.local.u64 %rd3, [%rd20+24];
ld.local.u64 %rd4, [%rd2+8];
ld.local.u32 %r4, [%rd2];
mul.lo.s32 %r5, %r4, 12;
ld.local.u32 %r21, [%rd2+-4];
mul.lo.s32 %r6, %r4, %r21;
mov.u32 %r32, %r31;

BB85_2:
mul.wide.s32 %rd21, %r32, 16;
add.s64 %rd22, %rd3, %rd21;
add.s32 %r22, %r31, %r3;
mul.wide.s32 %rd23, %r22, 16;
add.s64 %rd24, %rd4, %rd23;
ld.v4.u32 {%r23, %r24, %r25, %r26}, [%rd24];
st.v4.u32 [%rd22], {%r23, %r24, %r25, %r26};
add.s32 %r32, %r5, %r32;
add.s32 %r31, %r4, %r31;
setp.lt.u32	%p2, %r31, %r6;
@%p2 bra BB85_2;

BB85_3:
ret;
}


.visible .entry _Z30mgpu_distribute_2D3D_sr_kernelI7double2Li13EEv10dcontrol_tIXT0_EjE(
.param .align 8 .b8 _Z30mgpu_distribute_2D3D_sr_kernelI7double2Li13EEv10dcontrol_tIXT0_EjE_param_0[128]
)
{
.local .align 8 .b8 __local_depot86[128];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<3>;
.reg .b32 %r<95>;
.reg .b64 %rd<12>;


mov.u64 %SPL, __local_depot86;
mov.u64 %rd4, _Z30mgpu_distribute_2D3D_sr_kernelI7double2Li13EEv10dcontrol_tIXT0_EjE_param_0;
add.u64 %rd1, %SPL, 0;
ld.param.v2.u32 {%r11, %r12}, [%rd4];
ld.param.v2.u32 {%r13, %r14}, [%rd4+8];
ld.param.v2.u32 {%r17, %r18}, [%rd4+16];
ld.param.v2.u32 {%r21, %r22}, [%rd4+24];
ld.param.v2.u32 {%r25, %r26}, [%rd4+32];
ld.param.v2.u32 {%r29, %r30}, [%rd4+40];
ld.param.v2.u32 {%r33, %r34}, [%rd4+48];
ld.param.v2.u32 {%r37, %r38}, [%rd4+56];
ld.param.v2.u32 {%r41, %r42}, [%rd4+64];
ld.param.v2.u32 {%r45, %r46}, [%rd4+72];
ld.param.v2.u32 {%r49, %r50}, [%rd4+80];
ld.param.v2.u32 {%r53, %r54}, [%rd4+88];
ld.param.v2.u32 {%r57, %r58}, [%rd4+96];
ld.param.v2.u32 {%r61, %r62}, [%rd4+104];
ld.param.v2.u32 {%r65, %r66}, [%rd4+112];
ld.param.v2.u32 {%r69, %r70}, [%rd4+120];
st.local.v2.u32 [%rd1], {%r11, %r12};
st.local.v2.u32 [%rd1+8], {%r13, %r14};
st.local.v2.u32 [%rd1+16], {%r17, %r18};
st.local.v2.u32 [%rd1+24], {%r21, %r22};
st.local.v2.u32 [%rd1+32], {%r25, %r26};
st.local.v2.u32 [%rd1+40], {%r29, %r30};
st.local.v2.u32 [%rd1+48], {%r33, %r34};
st.local.v2.u32 [%rd1+56], {%r37, %r38};
st.local.v2.u32 [%rd1+64], {%r41, %r42};
st.local.v2.u32 [%rd1+72], {%r45, %r46};
st.local.v2.u32 [%rd1+80], {%r49, %r50};
st.local.v2.u32 [%rd1+88], {%r53, %r54};
st.local.v2.u32 [%rd1+96], {%r57, %r58};
st.local.v2.u32 [%rd1+104], {%r61, %r62};
st.local.v2.u32 [%rd1+112], {%r65, %r66};
st.local.v2.u32 [%rd1+120], {%r69, %r70};
mov.u32 %r75, %ntid.x;
mov.u32 %r76, %ctaid.x;
mov.u32 %r77, %tid.x;
mad.lo.s32 %r78, %r75, %r76, %r77;
div.u32 %r1, %r78, %r11;
mul.lo.s32 %r79, %r1, %r11;
sub.s32 %r93, %r78, %r79;
mul.lo.s32 %r80, %r12, %r1;
ld.param.u32 %r81, [%rd4+8];
mul.lo.s32 %r3, %r80, %r81;
mul.lo.s32 %r82, %r81, %r12;
setp.ge.u32	%p1, %r93, %r82;
@%p1 bra BB86_3;

mul.wide.s32 %rd6, %r1, 8;
add.s64 %rd7, %rd1, %rd6;
ld.local.u64 %rd2, [%rd7+24];
ld.local.u64 %rd3, [%rd1+16];
ld.local.u32 %r4, [%rd1+8];
mul.lo.s32 %r5, %r4, 13;
ld.local.u32 %r83, [%rd1+4];
mul.lo.s32 %r6, %r4, %r83;
mov.u32 %r94, %r93;

BB86_2:
mul.wide.s32 %rd8, %r94, 16;
add.s64 %rd9, %rd2, %rd8;
add.s32 %r84, %r93, %r3;
mul.wide.s32 %rd10, %r84, 16;
add.s64 %rd11, %rd3, %rd10;
ld.v4.u32 {%r85, %r86, %r87, %r88}, [%rd11];
st.v4.u32 [%rd9], {%r85, %r86, %r87, %r88};
add.s32 %r94, %r5, %r94;
add.s32 %r93, %r4, %r93;
setp.lt.u32	%p2, %r93, %r6;
@%p2 bra BB86_2;

BB86_3:
ret;
}


.visible .entry _Z30mgpu_distribute_2D3D_sr_kernelI7double2Li14EEv10dcontrol_tIXT0_EjE(
.param .align 8 .b8 _Z30mgpu_distribute_2D3D_sr_kernelI7double2Li14EEv10dcontrol_tIXT0_EjE_param_0[136]
)
{
.reg .pred %p<3>;
.reg .b32 %r<32>;
.reg .b64 %rd<13>;


mov.b64	%rd3, _Z30mgpu_distribute_2D3D_sr_kernelI7double2Li14EEv10dcontrol_tIXT0_EjE_param_0;
mov.u32 %r11, %ntid.x;
mov.u32 %r12, %ctaid.x;
mov.u32 %r13, %tid.x;
mad.lo.s32 %r14, %r11, %r12, %r13;
ld.param.v2.u32 {%r15, %r16}, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li14EEv10dcontrol_tIXT0_EjE_param_0];
div.u32 %r2, %r14, %r15;
mul.lo.s32 %r18, %r2, %r15;
sub.s32 %r30, %r14, %r18;
ld.param.u32 %r4, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li14EEv10dcontrol_tIXT0_EjE_param_0+8];
mul.lo.s32 %r19, %r4, %r16;
setp.ge.u32	%p1, %r30, %r19;
@%p1 bra BB87_3;

mov.u64 %rd4, %rd3;
mul.wide.s32 %rd5, %r2, 8;
add.s64 %rd6, %rd4, %rd5;
ld.param.u64 %rd7, [%rd6+24];
cvta.to.global.u64 %rd1, %rd7;
ld.param.u64 %rd8, [%rd4+16];
cvta.to.global.u64 %rd2, %rd8;
mul.lo.s32 %r20, %r16, %r2;
mul.lo.s32 %r6, %r20, %r4;
mov.u32 %r31, %r30;

BB87_2:
mul.wide.s32 %rd9, %r31, 16;
add.s64 %rd10, %rd1, %rd9;
add.s32 %r21, %r30, %r6;
mul.wide.s32 %rd11, %r21, 16;
add.s64 %rd12, %rd2, %rd11;
ld.global.v4.u32 {%r22, %r23, %r24, %r25}, [%rd12];
st.global.v4.u32 [%rd10], {%r22, %r23, %r24, %r25};
mad.lo.s32 %r31, %r4, 14, %r31;
add.s32 %r30, %r4, %r30;
setp.lt.u32	%p2, %r30, %r19;
@%p2 bra BB87_2;

BB87_3:
ret;
}


.visible .entry _Z30mgpu_distribute_2D3D_sr_kernelI7double2Li15EEv10dcontrol_tIXT0_EjE(
.param .align 8 .b8 _Z30mgpu_distribute_2D3D_sr_kernelI7double2Li15EEv10dcontrol_tIXT0_EjE_param_0[144]
)
{
.reg .pred %p<3>;
.reg .b32 %r<32>;
.reg .b64 %rd<13>;


mov.b64	%rd3, _Z30mgpu_distribute_2D3D_sr_kernelI7double2Li15EEv10dcontrol_tIXT0_EjE_param_0;
mov.u32 %r11, %ntid.x;
mov.u32 %r12, %ctaid.x;
mov.u32 %r13, %tid.x;
mad.lo.s32 %r14, %r11, %r12, %r13;
ld.param.v2.u32 {%r15, %r16}, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li15EEv10dcontrol_tIXT0_EjE_param_0];
div.u32 %r2, %r14, %r15;
mul.lo.s32 %r18, %r2, %r15;
sub.s32 %r30, %r14, %r18;
ld.param.u32 %r4, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li15EEv10dcontrol_tIXT0_EjE_param_0+8];
mul.lo.s32 %r19, %r4, %r16;
setp.ge.u32	%p1, %r30, %r19;
@%p1 bra BB88_3;

mov.u64 %rd4, %rd3;
mul.wide.s32 %rd5, %r2, 8;
add.s64 %rd6, %rd4, %rd5;
ld.param.u64 %rd7, [%rd6+24];
cvta.to.global.u64 %rd1, %rd7;
ld.param.u64 %rd8, [%rd4+16];
cvta.to.global.u64 %rd2, %rd8;
mul.lo.s32 %r20, %r16, %r2;
mul.lo.s32 %r6, %r20, %r4;
mov.u32 %r31, %r30;

BB88_2:
mul.wide.s32 %rd9, %r31, 16;
add.s64 %rd10, %rd1, %rd9;
add.s32 %r21, %r30, %r6;
mul.wide.s32 %rd11, %r21, 16;
add.s64 %rd12, %rd2, %rd11;
ld.global.v4.u32 {%r22, %r23, %r24, %r25}, [%rd12];
st.global.v4.u32 [%rd10], {%r22, %r23, %r24, %r25};
mad.lo.s32 %r31, %r4, 15, %r31;
add.s32 %r30, %r4, %r30;
setp.lt.u32	%p2, %r30, %r19;
@%p2 bra BB88_2;

BB88_3:
ret;
}


.visible .entry _Z30mgpu_distribute_2D3D_sr_kernelI7double2Li16EEv10dcontrol_tIXT0_EjE(
.param .align 8 .b8 _Z30mgpu_distribute_2D3D_sr_kernelI7double2Li16EEv10dcontrol_tIXT0_EjE_param_0[152]
)
{
.reg .pred %p<3>;
.reg .b32 %r<33>;
.reg .b64 %rd<13>;


mov.b64	%rd3, _Z30mgpu_distribute_2D3D_sr_kernelI7double2Li16EEv10dcontrol_tIXT0_EjE_param_0;
mov.u32 %r11, %ntid.x;
mov.u32 %r12, %ctaid.x;
mov.u32 %r13, %tid.x;
mad.lo.s32 %r14, %r11, %r12, %r13;
ld.param.v2.u32 {%r15, %r16}, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li16EEv10dcontrol_tIXT0_EjE_param_0];
div.u32 %r2, %r14, %r15;
mul.lo.s32 %r18, %r2, %r15;
sub.s32 %r31, %r14, %r18;
ld.param.u32 %r4, [_Z30mgpu_distribute_2D3D_sr_kernelI7double2Li16EEv10dcontrol_tIXT0_EjE_param_0+8];
mul.lo.s32 %r19, %r4, %r16;
setp.ge.u32	%p1, %r31, %r19;
@%p1 bra BB89_3;

mov.u64 %rd4, %rd3;
mul.wide.s32 %rd5, %r2, 8;
add.s64 %rd6, %rd4, %rd5;
ld.param.u64 %rd7, [%rd6+24];
cvta.to.global.u64 %rd1, %rd7;
ld.param.u64 %rd8, [%rd4+16];
cvta.to.global.u64 %rd2, %rd8;
mul.lo.s32 %r20, %r16, %r2;
mul.lo.s32 %r6, %r20, %r4;
mov.u32 %r32, %r31;

BB89_2:
mul.wide.s32 %rd9, %r32, 16;
add.s64 %rd10, %rd1, %rd9;
add.s32 %r21, %r31, %r6;
mul.wide.s32 %rd11, %r21, 16;
add.s64 %rd12, %rd2, %rd11;
ld.global.v4.u32 {%r22, %r23, %r24, %r25}, [%rd12];
st.global.v4.u32 [%rd10], {%r22, %r23, %r24, %r25};
shl.b32 %r30, %r4, 4;
add.s32 %r32, %r30, %r32;
add.s32 %r31, %r4, %r31;
setp.lt.u32	%p2, %r31, %r19;
@%p2 bra BB89_2;

BB89_3:
ret;
}


.visible .entry _Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li2EEv16dcontrol_split_tIXT0_EjE(
.param .align 8 .b8 _Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li2EEv16dcontrol_split_tIXT0_EjE_param_0[48]
)
{
.local .align 8 .b8 __local_depot90[48];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<50>;
.reg .b64 %rd<20>;


mov.u64 %SPL, __local_depot90;
ld.param.u64 %rd7, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li2EEv16dcontrol_split_tIXT0_EjE_param_0+40];
ld.param.u64 %rd8, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li2EEv16dcontrol_split_tIXT0_EjE_param_0+32];
ld.param.u64 %rd9, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li2EEv16dcontrol_split_tIXT0_EjE_param_0+24];
ld.param.u32 %r18, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li2EEv16dcontrol_split_tIXT0_EjE_param_0+16];
add.u64 %rd1, %SPL, 0;
ld.param.u32 %r19, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li2EEv16dcontrol_split_tIXT0_EjE_param_0+4];
ld.param.u32 %r45, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li2EEv16dcontrol_split_tIXT0_EjE_param_0];
st.local.v2.u32 [%rd1], {%r45, %r19};
add.s64 %rd3, %rd1, 8;
ld.param.u32 %r20, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li2EEv16dcontrol_split_tIXT0_EjE_param_0+12];
ld.param.u32 %r21, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li2EEv16dcontrol_split_tIXT0_EjE_param_0+8];
st.local.v2.u32 [%rd1+8], {%r21, %r20};
st.local.u32 [%rd1+16], %r18;
st.local.u64 [%rd1+24], %rd9;
st.local.u64 [%rd1+32], %rd8;
st.local.u64 [%rd1+40], %rd7;
mov.u32 %r22, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r48, %r22, %r23, %r24;
mul.lo.s32 %r3, %r45, %r20;
setp.lt.s32	%p1, %r48, %r3;
@%p1 bra BB90_2;

ld.local.u32 %r25, [%rd3+8];
sub.s32 %r45, %r45, %r25;

BB90_2:
@%p1 bra BB90_4;
bra.uni BB90_3;

BB90_4:
div.s32 %r46, %r48, %r45;
bra.uni BB90_5;

BB90_3:
sub.s32 %r26, %r48, %r3;
div.s32 %r27, %r26, %r45;
ld.local.u32 %r28, [%rd3+4];
add.s32 %r46, %r28, %r27;

BB90_5:
ld.local.u64 %rd4, [%rd1];
mov.u32 %r47, 0;
@%p1 bra BB90_7;

ld.local.u32 %r30, [%rd3+4];
sub.s32 %r31, %r46, %r30;
ld.local.u32 %r32, [%rd3+8];
mul.lo.s32 %r47, %r31, %r32;

BB90_7:
ld.local.u32 %r11, [%rd3];
setp.ge.u32	%p4, %r48, %r11;
@%p4 bra BB90_11;

shr.u64 %rd13, %rd4, 32;
cvt.u32.u64	%r33, %rd13;
mul.lo.s32 %r12, %r11, %r33;
cvt.u32.u64	%r34, %rd4;
mul.lo.s32 %r35, %r34, %r46;
sub.s32 %r36, %r48, %r35;
add.s32 %r49, %r36, %r47;
setp.ge.u32	%p5, %r48, %r12;
@%p5 bra BB90_11;

mul.wide.s32 %rd14, %r46, 8;
add.s64 %rd15, %rd1, %rd14;
ld.local.u64 %rd5, [%rd15+32];
ld.local.u64 %rd6, [%rd3+16];

BB90_10:
mul.wide.s32 %rd16, %r49, 16;
add.s64 %rd17, %rd5, %rd16;
mul.wide.s32 %rd18, %r48, 16;
add.s64 %rd19, %rd6, %rd18;
ld.v4.u32 {%r37, %r38, %r39, %r40}, [%rd19];
st.v4.u32 [%rd17], {%r37, %r38, %r39, %r40};
add.s32 %r49, %r49, %r45;
add.s32 %r48, %r11, %r48;
setp.lt.u32	%p6, %r48, %r12;
@%p6 bra BB90_10;

BB90_11:
ret;
}


.visible .entry _Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li3EEv16dcontrol_split_tIXT0_EjE(
.param .align 8 .b8 _Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li3EEv16dcontrol_split_tIXT0_EjE_param_0[56]
)
{
.local .align 8 .b8 __local_depot91[56];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<50>;
.reg .b64 %rd<21>;


mov.u64 %SPL, __local_depot91;
ld.param.u64 %rd7, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li3EEv16dcontrol_split_tIXT0_EjE_param_0+48];
ld.param.u64 %rd8, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li3EEv16dcontrol_split_tIXT0_EjE_param_0+40];
ld.param.u64 %rd9, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li3EEv16dcontrol_split_tIXT0_EjE_param_0+32];
ld.param.u64 %rd10, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li3EEv16dcontrol_split_tIXT0_EjE_param_0+24];
ld.param.u32 %r18, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li3EEv16dcontrol_split_tIXT0_EjE_param_0+16];
add.u64 %rd1, %SPL, 0;
ld.param.u32 %r19, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li3EEv16dcontrol_split_tIXT0_EjE_param_0+4];
ld.param.u32 %r45, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li3EEv16dcontrol_split_tIXT0_EjE_param_0];
st.local.v2.u32 [%rd1], {%r45, %r19};
add.s64 %rd3, %rd1, 8;
ld.param.u32 %r20, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li3EEv16dcontrol_split_tIXT0_EjE_param_0+12];
ld.param.u32 %r21, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li3EEv16dcontrol_split_tIXT0_EjE_param_0+8];
st.local.v2.u32 [%rd1+8], {%r21, %r20};
st.local.u32 [%rd1+16], %r18;
st.local.u64 [%rd1+24], %rd10;
st.local.u64 [%rd1+32], %rd9;
st.local.u64 [%rd1+40], %rd8;
st.local.u64 [%rd1+48], %rd7;
mov.u32 %r22, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r48, %r22, %r23, %r24;
mul.lo.s32 %r3, %r45, %r20;
setp.lt.s32	%p1, %r48, %r3;
@%p1 bra BB91_2;

ld.local.u32 %r25, [%rd3+8];
sub.s32 %r45, %r45, %r25;

BB91_2:
@%p1 bra BB91_4;
bra.uni BB91_3;

BB91_4:
div.s32 %r46, %r48, %r45;
bra.uni BB91_5;

BB91_3:
sub.s32 %r26, %r48, %r3;
div.s32 %r27, %r26, %r45;
ld.local.u32 %r28, [%rd3+4];
add.s32 %r46, %r28, %r27;

BB91_5:
ld.local.u64 %rd4, [%rd1];
mov.u32 %r47, 0;
@%p1 bra BB91_7;

ld.local.u32 %r30, [%rd3+4];
sub.s32 %r31, %r46, %r30;
ld.local.u32 %r32, [%rd3+8];
mul.lo.s32 %r47, %r31, %r32;

BB91_7:
ld.local.u32 %r11, [%rd3];
setp.ge.u32	%p4, %r48, %r11;
@%p4 bra BB91_11;

shr.u64 %rd14, %rd4, 32;
cvt.u32.u64	%r33, %rd14;
mul.lo.s32 %r12, %r11, %r33;
cvt.u32.u64	%r34, %rd4;
mul.lo.s32 %r35, %r34, %r46;
sub.s32 %r36, %r48, %r35;
add.s32 %r49, %r36, %r47;
setp.ge.u32	%p5, %r48, %r12;
@%p5 bra BB91_11;

mul.wide.s32 %rd15, %r46, 8;
add.s64 %rd16, %rd1, %rd15;
ld.local.u64 %rd5, [%rd16+32];
ld.local.u64 %rd6, [%rd3+16];

BB91_10:
mul.wide.s32 %rd17, %r49, 16;
add.s64 %rd18, %rd5, %rd17;
mul.wide.s32 %rd19, %r48, 16;
add.s64 %rd20, %rd6, %rd19;
ld.v4.u32 {%r37, %r38, %r39, %r40}, [%rd20];
st.v4.u32 [%rd18], {%r37, %r38, %r39, %r40};
add.s32 %r49, %r49, %r45;
add.s32 %r48, %r11, %r48;
setp.lt.u32	%p6, %r48, %r12;
@%p6 bra BB91_10;

BB91_11:
ret;
}


.visible .entry _Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li4EEv16dcontrol_split_tIXT0_EjE(
.param .align 8 .b8 _Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li4EEv16dcontrol_split_tIXT0_EjE_param_0[64]
)
{
.local .align 8 .b8 __local_depot92[64];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<50>;
.reg .b64 %rd<22>;


mov.u64 %SPL, __local_depot92;
ld.param.u64 %rd7, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li4EEv16dcontrol_split_tIXT0_EjE_param_0+56];
ld.param.u64 %rd8, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li4EEv16dcontrol_split_tIXT0_EjE_param_0+48];
ld.param.u64 %rd9, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li4EEv16dcontrol_split_tIXT0_EjE_param_0+40];
ld.param.u64 %rd10, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li4EEv16dcontrol_split_tIXT0_EjE_param_0+32];
ld.param.u64 %rd11, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li4EEv16dcontrol_split_tIXT0_EjE_param_0+24];
ld.param.u32 %r18, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li4EEv16dcontrol_split_tIXT0_EjE_param_0+16];
add.u64 %rd1, %SPL, 0;
ld.param.u32 %r19, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li4EEv16dcontrol_split_tIXT0_EjE_param_0+4];
ld.param.u32 %r45, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li4EEv16dcontrol_split_tIXT0_EjE_param_0];
st.local.v2.u32 [%rd1], {%r45, %r19};
add.s64 %rd3, %rd1, 8;
ld.param.u32 %r20, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li4EEv16dcontrol_split_tIXT0_EjE_param_0+12];
ld.param.u32 %r21, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li4EEv16dcontrol_split_tIXT0_EjE_param_0+8];
st.local.v2.u32 [%rd1+8], {%r21, %r20};
st.local.u32 [%rd1+16], %r18;
st.local.u64 [%rd1+24], %rd11;
st.local.u64 [%rd1+32], %rd10;
st.local.u64 [%rd1+40], %rd9;
st.local.u64 [%rd1+48], %rd8;
st.local.u64 [%rd1+56], %rd7;
mov.u32 %r22, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r48, %r22, %r23, %r24;
mul.lo.s32 %r3, %r45, %r20;
setp.lt.s32	%p1, %r48, %r3;
@%p1 bra BB92_2;

ld.local.u32 %r25, [%rd3+8];
sub.s32 %r45, %r45, %r25;

BB92_2:
@%p1 bra BB92_4;
bra.uni BB92_3;

BB92_4:
div.s32 %r46, %r48, %r45;
bra.uni BB92_5;

BB92_3:
sub.s32 %r26, %r48, %r3;
div.s32 %r27, %r26, %r45;
ld.local.u32 %r28, [%rd3+4];
add.s32 %r46, %r28, %r27;

BB92_5:
ld.local.u64 %rd4, [%rd1];
mov.u32 %r47, 0;
@%p1 bra BB92_7;

ld.local.u32 %r30, [%rd3+4];
sub.s32 %r31, %r46, %r30;
ld.local.u32 %r32, [%rd3+8];
mul.lo.s32 %r47, %r31, %r32;

BB92_7:
ld.local.u32 %r11, [%rd3];
setp.ge.u32	%p4, %r48, %r11;
@%p4 bra BB92_11;

shr.u64 %rd15, %rd4, 32;
cvt.u32.u64	%r33, %rd15;
mul.lo.s32 %r12, %r11, %r33;
cvt.u32.u64	%r34, %rd4;
mul.lo.s32 %r35, %r34, %r46;
sub.s32 %r36, %r48, %r35;
add.s32 %r49, %r36, %r47;
setp.ge.u32	%p5, %r48, %r12;
@%p5 bra BB92_11;

mul.wide.s32 %rd16, %r46, 8;
add.s64 %rd17, %rd1, %rd16;
ld.local.u64 %rd5, [%rd17+32];
ld.local.u64 %rd6, [%rd3+16];

BB92_10:
mul.wide.s32 %rd18, %r49, 16;
add.s64 %rd19, %rd5, %rd18;
mul.wide.s32 %rd20, %r48, 16;
add.s64 %rd21, %rd6, %rd20;
ld.v4.u32 {%r37, %r38, %r39, %r40}, [%rd21];
st.v4.u32 [%rd19], {%r37, %r38, %r39, %r40};
add.s32 %r49, %r49, %r45;
add.s32 %r48, %r11, %r48;
setp.lt.u32	%p6, %r48, %r12;
@%p6 bra BB92_10;

BB92_11:
ret;
}


.visible .entry _Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li5EEv16dcontrol_split_tIXT0_EjE(
.param .align 8 .b8 _Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li5EEv16dcontrol_split_tIXT0_EjE_param_0[72]
)
{
.local .align 8 .b8 __local_depot93[72];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<50>;
.reg .b64 %rd<23>;


mov.u64 %SPL, __local_depot93;
ld.param.u64 %rd7, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li5EEv16dcontrol_split_tIXT0_EjE_param_0+64];
ld.param.u64 %rd8, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li5EEv16dcontrol_split_tIXT0_EjE_param_0+56];
ld.param.u64 %rd9, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li5EEv16dcontrol_split_tIXT0_EjE_param_0+48];
ld.param.u64 %rd10, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li5EEv16dcontrol_split_tIXT0_EjE_param_0+40];
ld.param.u64 %rd11, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li5EEv16dcontrol_split_tIXT0_EjE_param_0+32];
ld.param.u64 %rd12, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li5EEv16dcontrol_split_tIXT0_EjE_param_0+24];
ld.param.u32 %r18, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li5EEv16dcontrol_split_tIXT0_EjE_param_0+16];
add.u64 %rd1, %SPL, 0;
ld.param.u32 %r19, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li5EEv16dcontrol_split_tIXT0_EjE_param_0+4];
ld.param.u32 %r45, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li5EEv16dcontrol_split_tIXT0_EjE_param_0];
st.local.v2.u32 [%rd1], {%r45, %r19};
add.s64 %rd3, %rd1, 8;
ld.param.u32 %r20, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li5EEv16dcontrol_split_tIXT0_EjE_param_0+12];
ld.param.u32 %r21, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li5EEv16dcontrol_split_tIXT0_EjE_param_0+8];
st.local.v2.u32 [%rd1+8], {%r21, %r20};
st.local.u32 [%rd1+16], %r18;
st.local.u64 [%rd1+24], %rd12;
st.local.u64 [%rd1+32], %rd11;
st.local.u64 [%rd1+40], %rd10;
st.local.u64 [%rd1+48], %rd9;
st.local.u64 [%rd1+56], %rd8;
st.local.u64 [%rd1+64], %rd7;
mov.u32 %r22, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r48, %r22, %r23, %r24;
mul.lo.s32 %r3, %r45, %r20;
setp.lt.s32	%p1, %r48, %r3;
@%p1 bra BB93_2;

ld.local.u32 %r25, [%rd3+8];
sub.s32 %r45, %r45, %r25;

BB93_2:
@%p1 bra BB93_4;
bra.uni BB93_3;

BB93_4:
div.s32 %r46, %r48, %r45;
bra.uni BB93_5;

BB93_3:
sub.s32 %r26, %r48, %r3;
div.s32 %r27, %r26, %r45;
ld.local.u32 %r28, [%rd3+4];
add.s32 %r46, %r28, %r27;

BB93_5:
ld.local.u64 %rd4, [%rd1];
mov.u32 %r47, 0;
@%p1 bra BB93_7;

ld.local.u32 %r30, [%rd3+4];
sub.s32 %r31, %r46, %r30;
ld.local.u32 %r32, [%rd3+8];
mul.lo.s32 %r47, %r31, %r32;

BB93_7:
ld.local.u32 %r11, [%rd3];
setp.ge.u32	%p4, %r48, %r11;
@%p4 bra BB93_11;

shr.u64 %rd16, %rd4, 32;
cvt.u32.u64	%r33, %rd16;
mul.lo.s32 %r12, %r11, %r33;
cvt.u32.u64	%r34, %rd4;
mul.lo.s32 %r35, %r34, %r46;
sub.s32 %r36, %r48, %r35;
add.s32 %r49, %r36, %r47;
setp.ge.u32	%p5, %r48, %r12;
@%p5 bra BB93_11;

mul.wide.s32 %rd17, %r46, 8;
add.s64 %rd18, %rd1, %rd17;
ld.local.u64 %rd5, [%rd18+32];
ld.local.u64 %rd6, [%rd3+16];

BB93_10:
mul.wide.s32 %rd19, %r49, 16;
add.s64 %rd20, %rd5, %rd19;
mul.wide.s32 %rd21, %r48, 16;
add.s64 %rd22, %rd6, %rd21;
ld.v4.u32 {%r37, %r38, %r39, %r40}, [%rd22];
st.v4.u32 [%rd20], {%r37, %r38, %r39, %r40};
add.s32 %r49, %r49, %r45;
add.s32 %r48, %r11, %r48;
setp.lt.u32	%p6, %r48, %r12;
@%p6 bra BB93_10;

BB93_11:
ret;
}


.visible .entry _Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li6EEv16dcontrol_split_tIXT0_EjE(
.param .align 8 .b8 _Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li6EEv16dcontrol_split_tIXT0_EjE_param_0[80]
)
{
.local .align 8 .b8 __local_depot94[80];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<50>;
.reg .b64 %rd<24>;


mov.u64 %SPL, __local_depot94;
ld.param.u64 %rd7, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li6EEv16dcontrol_split_tIXT0_EjE_param_0+72];
ld.param.u64 %rd8, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li6EEv16dcontrol_split_tIXT0_EjE_param_0+64];
ld.param.u64 %rd9, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li6EEv16dcontrol_split_tIXT0_EjE_param_0+56];
ld.param.u64 %rd10, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li6EEv16dcontrol_split_tIXT0_EjE_param_0+48];
ld.param.u64 %rd11, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li6EEv16dcontrol_split_tIXT0_EjE_param_0+40];
ld.param.u64 %rd12, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li6EEv16dcontrol_split_tIXT0_EjE_param_0+32];
ld.param.u64 %rd13, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li6EEv16dcontrol_split_tIXT0_EjE_param_0+24];
ld.param.u32 %r18, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li6EEv16dcontrol_split_tIXT0_EjE_param_0+16];
add.u64 %rd1, %SPL, 0;
ld.param.u32 %r19, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li6EEv16dcontrol_split_tIXT0_EjE_param_0+4];
ld.param.u32 %r45, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li6EEv16dcontrol_split_tIXT0_EjE_param_0];
st.local.v2.u32 [%rd1], {%r45, %r19};
add.s64 %rd3, %rd1, 8;
ld.param.u32 %r20, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li6EEv16dcontrol_split_tIXT0_EjE_param_0+12];
ld.param.u32 %r21, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li6EEv16dcontrol_split_tIXT0_EjE_param_0+8];
st.local.v2.u32 [%rd1+8], {%r21, %r20};
st.local.u32 [%rd1+16], %r18;
st.local.u64 [%rd1+24], %rd13;
st.local.u64 [%rd1+32], %rd12;
st.local.u64 [%rd1+40], %rd11;
st.local.u64 [%rd1+48], %rd10;
st.local.u64 [%rd1+56], %rd9;
st.local.u64 [%rd1+64], %rd8;
st.local.u64 [%rd1+72], %rd7;
mov.u32 %r22, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r48, %r22, %r23, %r24;
mul.lo.s32 %r3, %r45, %r20;
setp.lt.s32	%p1, %r48, %r3;
@%p1 bra BB94_2;

ld.local.u32 %r25, [%rd3+8];
sub.s32 %r45, %r45, %r25;

BB94_2:
@%p1 bra BB94_4;
bra.uni BB94_3;

BB94_4:
div.s32 %r46, %r48, %r45;
bra.uni BB94_5;

BB94_3:
sub.s32 %r26, %r48, %r3;
div.s32 %r27, %r26, %r45;
ld.local.u32 %r28, [%rd3+4];
add.s32 %r46, %r28, %r27;

BB94_5:
ld.local.u64 %rd4, [%rd1];
mov.u32 %r47, 0;
@%p1 bra BB94_7;

ld.local.u32 %r30, [%rd3+4];
sub.s32 %r31, %r46, %r30;
ld.local.u32 %r32, [%rd3+8];
mul.lo.s32 %r47, %r31, %r32;

BB94_7:
ld.local.u32 %r11, [%rd3];
setp.ge.u32	%p4, %r48, %r11;
@%p4 bra BB94_11;

shr.u64 %rd17, %rd4, 32;
cvt.u32.u64	%r33, %rd17;
mul.lo.s32 %r12, %r11, %r33;
cvt.u32.u64	%r34, %rd4;
mul.lo.s32 %r35, %r34, %r46;
sub.s32 %r36, %r48, %r35;
add.s32 %r49, %r36, %r47;
setp.ge.u32	%p5, %r48, %r12;
@%p5 bra BB94_11;

mul.wide.s32 %rd18, %r46, 8;
add.s64 %rd19, %rd1, %rd18;
ld.local.u64 %rd5, [%rd19+32];
ld.local.u64 %rd6, [%rd3+16];

BB94_10:
mul.wide.s32 %rd20, %r49, 16;
add.s64 %rd21, %rd5, %rd20;
mul.wide.s32 %rd22, %r48, 16;
add.s64 %rd23, %rd6, %rd22;
ld.v4.u32 {%r37, %r38, %r39, %r40}, [%rd23];
st.v4.u32 [%rd21], {%r37, %r38, %r39, %r40};
add.s32 %r49, %r49, %r45;
add.s32 %r48, %r11, %r48;
setp.lt.u32	%p6, %r48, %r12;
@%p6 bra BB94_10;

BB94_11:
ret;
}


.visible .entry _Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li7EEv16dcontrol_split_tIXT0_EjE(
.param .align 8 .b8 _Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li7EEv16dcontrol_split_tIXT0_EjE_param_0[88]
)
{
.local .align 8 .b8 __local_depot95[88];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<50>;
.reg .b64 %rd<25>;


mov.u64 %SPL, __local_depot95;
ld.param.u64 %rd7, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li7EEv16dcontrol_split_tIXT0_EjE_param_0+80];
ld.param.u64 %rd8, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li7EEv16dcontrol_split_tIXT0_EjE_param_0+72];
ld.param.u64 %rd9, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li7EEv16dcontrol_split_tIXT0_EjE_param_0+64];
ld.param.u64 %rd10, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li7EEv16dcontrol_split_tIXT0_EjE_param_0+56];
ld.param.u64 %rd11, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li7EEv16dcontrol_split_tIXT0_EjE_param_0+48];
ld.param.u64 %rd12, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li7EEv16dcontrol_split_tIXT0_EjE_param_0+40];
ld.param.u64 %rd13, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li7EEv16dcontrol_split_tIXT0_EjE_param_0+32];
ld.param.u64 %rd14, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li7EEv16dcontrol_split_tIXT0_EjE_param_0+24];
ld.param.u32 %r18, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li7EEv16dcontrol_split_tIXT0_EjE_param_0+16];
add.u64 %rd1, %SPL, 0;
ld.param.u32 %r19, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li7EEv16dcontrol_split_tIXT0_EjE_param_0+4];
ld.param.u32 %r45, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li7EEv16dcontrol_split_tIXT0_EjE_param_0];
st.local.v2.u32 [%rd1], {%r45, %r19};
add.s64 %rd3, %rd1, 8;
ld.param.u32 %r20, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li7EEv16dcontrol_split_tIXT0_EjE_param_0+12];
ld.param.u32 %r21, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li7EEv16dcontrol_split_tIXT0_EjE_param_0+8];
st.local.v2.u32 [%rd1+8], {%r21, %r20};
st.local.u32 [%rd1+16], %r18;
st.local.u64 [%rd1+24], %rd14;
st.local.u64 [%rd1+32], %rd13;
st.local.u64 [%rd1+40], %rd12;
st.local.u64 [%rd1+48], %rd11;
st.local.u64 [%rd1+56], %rd10;
st.local.u64 [%rd1+64], %rd9;
st.local.u64 [%rd1+72], %rd8;
st.local.u64 [%rd1+80], %rd7;
mov.u32 %r22, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r48, %r22, %r23, %r24;
mul.lo.s32 %r3, %r45, %r20;
setp.lt.s32	%p1, %r48, %r3;
@%p1 bra BB95_2;

ld.local.u32 %r25, [%rd3+8];
sub.s32 %r45, %r45, %r25;

BB95_2:
@%p1 bra BB95_4;
bra.uni BB95_3;

BB95_4:
div.s32 %r46, %r48, %r45;
bra.uni BB95_5;

BB95_3:
sub.s32 %r26, %r48, %r3;
div.s32 %r27, %r26, %r45;
ld.local.u32 %r28, [%rd3+4];
add.s32 %r46, %r28, %r27;

BB95_5:
ld.local.u64 %rd4, [%rd1];
mov.u32 %r47, 0;
@%p1 bra BB95_7;

ld.local.u32 %r30, [%rd3+4];
sub.s32 %r31, %r46, %r30;
ld.local.u32 %r32, [%rd3+8];
mul.lo.s32 %r47, %r31, %r32;

BB95_7:
ld.local.u32 %r11, [%rd3];
setp.ge.u32	%p4, %r48, %r11;
@%p4 bra BB95_11;

shr.u64 %rd18, %rd4, 32;
cvt.u32.u64	%r33, %rd18;
mul.lo.s32 %r12, %r11, %r33;
cvt.u32.u64	%r34, %rd4;
mul.lo.s32 %r35, %r34, %r46;
sub.s32 %r36, %r48, %r35;
add.s32 %r49, %r36, %r47;
setp.ge.u32	%p5, %r48, %r12;
@%p5 bra BB95_11;

mul.wide.s32 %rd19, %r46, 8;
add.s64 %rd20, %rd1, %rd19;
ld.local.u64 %rd5, [%rd20+32];
ld.local.u64 %rd6, [%rd3+16];

BB95_10:
mul.wide.s32 %rd21, %r49, 16;
add.s64 %rd22, %rd5, %rd21;
mul.wide.s32 %rd23, %r48, 16;
add.s64 %rd24, %rd6, %rd23;
ld.v4.u32 {%r37, %r38, %r39, %r40}, [%rd24];
st.v4.u32 [%rd22], {%r37, %r38, %r39, %r40};
add.s32 %r49, %r49, %r45;
add.s32 %r48, %r11, %r48;
setp.lt.u32	%p6, %r48, %r12;
@%p6 bra BB95_10;

BB95_11:
ret;
}


.visible .entry _Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li8EEv16dcontrol_split_tIXT0_EjE(
.param .align 8 .b8 _Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li8EEv16dcontrol_split_tIXT0_EjE_param_0[96]
)
{
.local .align 8 .b8 __local_depot96[96];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<50>;
.reg .b64 %rd<26>;


mov.u64 %SPL, __local_depot96;
ld.param.u64 %rd7, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li8EEv16dcontrol_split_tIXT0_EjE_param_0+88];
ld.param.u64 %rd8, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li8EEv16dcontrol_split_tIXT0_EjE_param_0+80];
ld.param.u64 %rd9, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li8EEv16dcontrol_split_tIXT0_EjE_param_0+72];
ld.param.u64 %rd10, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li8EEv16dcontrol_split_tIXT0_EjE_param_0+64];
ld.param.u64 %rd11, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li8EEv16dcontrol_split_tIXT0_EjE_param_0+56];
ld.param.u64 %rd12, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li8EEv16dcontrol_split_tIXT0_EjE_param_0+48];
ld.param.u64 %rd13, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li8EEv16dcontrol_split_tIXT0_EjE_param_0+40];
ld.param.u64 %rd14, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li8EEv16dcontrol_split_tIXT0_EjE_param_0+32];
ld.param.u64 %rd15, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li8EEv16dcontrol_split_tIXT0_EjE_param_0+24];
ld.param.u32 %r18, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li8EEv16dcontrol_split_tIXT0_EjE_param_0+16];
add.u64 %rd1, %SPL, 0;
ld.param.u32 %r19, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li8EEv16dcontrol_split_tIXT0_EjE_param_0+4];
ld.param.u32 %r45, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li8EEv16dcontrol_split_tIXT0_EjE_param_0];
st.local.v2.u32 [%rd1], {%r45, %r19};
add.s64 %rd3, %rd1, 8;
ld.param.u32 %r20, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li8EEv16dcontrol_split_tIXT0_EjE_param_0+12];
ld.param.u32 %r21, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li8EEv16dcontrol_split_tIXT0_EjE_param_0+8];
st.local.v2.u32 [%rd1+8], {%r21, %r20};
st.local.u32 [%rd1+16], %r18;
st.local.u64 [%rd1+24], %rd15;
st.local.u64 [%rd1+32], %rd14;
st.local.u64 [%rd1+40], %rd13;
st.local.u64 [%rd1+48], %rd12;
st.local.u64 [%rd1+56], %rd11;
st.local.u64 [%rd1+64], %rd10;
st.local.u64 [%rd1+72], %rd9;
st.local.u64 [%rd1+80], %rd8;
st.local.u64 [%rd1+88], %rd7;
mov.u32 %r22, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r48, %r22, %r23, %r24;
mul.lo.s32 %r3, %r45, %r20;
setp.lt.s32	%p1, %r48, %r3;
@%p1 bra BB96_2;

ld.local.u32 %r25, [%rd3+8];
sub.s32 %r45, %r45, %r25;

BB96_2:
@%p1 bra BB96_4;
bra.uni BB96_3;

BB96_4:
div.s32 %r46, %r48, %r45;
bra.uni BB96_5;

BB96_3:
sub.s32 %r26, %r48, %r3;
div.s32 %r27, %r26, %r45;
ld.local.u32 %r28, [%rd3+4];
add.s32 %r46, %r28, %r27;

BB96_5:
ld.local.u64 %rd4, [%rd1];
mov.u32 %r47, 0;
@%p1 bra BB96_7;

ld.local.u32 %r30, [%rd3+4];
sub.s32 %r31, %r46, %r30;
ld.local.u32 %r32, [%rd3+8];
mul.lo.s32 %r47, %r31, %r32;

BB96_7:
ld.local.u32 %r11, [%rd3];
setp.ge.u32	%p4, %r48, %r11;
@%p4 bra BB96_11;

shr.u64 %rd19, %rd4, 32;
cvt.u32.u64	%r33, %rd19;
mul.lo.s32 %r12, %r11, %r33;
cvt.u32.u64	%r34, %rd4;
mul.lo.s32 %r35, %r34, %r46;
sub.s32 %r36, %r48, %r35;
add.s32 %r49, %r36, %r47;
setp.ge.u32	%p5, %r48, %r12;
@%p5 bra BB96_11;

mul.wide.s32 %rd20, %r46, 8;
add.s64 %rd21, %rd1, %rd20;
ld.local.u64 %rd5, [%rd21+32];
ld.local.u64 %rd6, [%rd3+16];

BB96_10:
mul.wide.s32 %rd22, %r49, 16;
add.s64 %rd23, %rd5, %rd22;
mul.wide.s32 %rd24, %r48, 16;
add.s64 %rd25, %rd6, %rd24;
ld.v4.u32 {%r37, %r38, %r39, %r40}, [%rd25];
st.v4.u32 [%rd23], {%r37, %r38, %r39, %r40};
add.s32 %r49, %r49, %r45;
add.s32 %r48, %r11, %r48;
setp.lt.u32	%p6, %r48, %r12;
@%p6 bra BB96_10;

BB96_11:
ret;
}


.visible .entry _Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li9EEv16dcontrol_split_tIXT0_EjE(
.param .align 8 .b8 _Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li9EEv16dcontrol_split_tIXT0_EjE_param_0[104]
)
{
.local .align 8 .b8 __local_depot97[104];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<50>;
.reg .b64 %rd<27>;


mov.u64 %SPL, __local_depot97;
ld.param.u64 %rd7, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li9EEv16dcontrol_split_tIXT0_EjE_param_0+96];
ld.param.u64 %rd8, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li9EEv16dcontrol_split_tIXT0_EjE_param_0+88];
ld.param.u64 %rd9, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li9EEv16dcontrol_split_tIXT0_EjE_param_0+80];
ld.param.u64 %rd10, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li9EEv16dcontrol_split_tIXT0_EjE_param_0+72];
ld.param.u64 %rd11, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li9EEv16dcontrol_split_tIXT0_EjE_param_0+64];
ld.param.u64 %rd12, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li9EEv16dcontrol_split_tIXT0_EjE_param_0+56];
ld.param.u64 %rd13, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li9EEv16dcontrol_split_tIXT0_EjE_param_0+48];
ld.param.u64 %rd14, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li9EEv16dcontrol_split_tIXT0_EjE_param_0+40];
ld.param.u64 %rd15, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li9EEv16dcontrol_split_tIXT0_EjE_param_0+32];
ld.param.u64 %rd16, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li9EEv16dcontrol_split_tIXT0_EjE_param_0+24];
ld.param.u32 %r18, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li9EEv16dcontrol_split_tIXT0_EjE_param_0+16];
add.u64 %rd1, %SPL, 0;
ld.param.u32 %r19, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li9EEv16dcontrol_split_tIXT0_EjE_param_0+4];
ld.param.u32 %r45, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li9EEv16dcontrol_split_tIXT0_EjE_param_0];
st.local.v2.u32 [%rd1], {%r45, %r19};
add.s64 %rd3, %rd1, 8;
ld.param.u32 %r20, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li9EEv16dcontrol_split_tIXT0_EjE_param_0+12];
ld.param.u32 %r21, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li9EEv16dcontrol_split_tIXT0_EjE_param_0+8];
st.local.v2.u32 [%rd1+8], {%r21, %r20};
st.local.u32 [%rd1+16], %r18;
st.local.u64 [%rd1+24], %rd16;
st.local.u64 [%rd1+32], %rd15;
st.local.u64 [%rd1+40], %rd14;
st.local.u64 [%rd1+48], %rd13;
st.local.u64 [%rd1+56], %rd12;
st.local.u64 [%rd1+64], %rd11;
st.local.u64 [%rd1+72], %rd10;
st.local.u64 [%rd1+80], %rd9;
st.local.u64 [%rd1+88], %rd8;
st.local.u64 [%rd1+96], %rd7;
mov.u32 %r22, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r48, %r22, %r23, %r24;
mul.lo.s32 %r3, %r45, %r20;
setp.lt.s32	%p1, %r48, %r3;
@%p1 bra BB97_2;

ld.local.u32 %r25, [%rd3+8];
sub.s32 %r45, %r45, %r25;

BB97_2:
@%p1 bra BB97_4;
bra.uni BB97_3;

BB97_4:
div.s32 %r46, %r48, %r45;
bra.uni BB97_5;

BB97_3:
sub.s32 %r26, %r48, %r3;
div.s32 %r27, %r26, %r45;
ld.local.u32 %r28, [%rd3+4];
add.s32 %r46, %r28, %r27;

BB97_5:
ld.local.u64 %rd4, [%rd1];
mov.u32 %r47, 0;
@%p1 bra BB97_7;

ld.local.u32 %r30, [%rd3+4];
sub.s32 %r31, %r46, %r30;
ld.local.u32 %r32, [%rd3+8];
mul.lo.s32 %r47, %r31, %r32;

BB97_7:
ld.local.u32 %r11, [%rd3];
setp.ge.u32	%p4, %r48, %r11;
@%p4 bra BB97_11;

shr.u64 %rd20, %rd4, 32;
cvt.u32.u64	%r33, %rd20;
mul.lo.s32 %r12, %r11, %r33;
cvt.u32.u64	%r34, %rd4;
mul.lo.s32 %r35, %r34, %r46;
sub.s32 %r36, %r48, %r35;
add.s32 %r49, %r36, %r47;
setp.ge.u32	%p5, %r48, %r12;
@%p5 bra BB97_11;

mul.wide.s32 %rd21, %r46, 8;
add.s64 %rd22, %rd1, %rd21;
ld.local.u64 %rd5, [%rd22+32];
ld.local.u64 %rd6, [%rd3+16];

BB97_10:
mul.wide.s32 %rd23, %r49, 16;
add.s64 %rd24, %rd5, %rd23;
mul.wide.s32 %rd25, %r48, 16;
add.s64 %rd26, %rd6, %rd25;
ld.v4.u32 {%r37, %r38, %r39, %r40}, [%rd26];
st.v4.u32 [%rd24], {%r37, %r38, %r39, %r40};
add.s32 %r49, %r49, %r45;
add.s32 %r48, %r11, %r48;
setp.lt.u32	%p6, %r48, %r12;
@%p6 bra BB97_10;

BB97_11:
ret;
}


.visible .entry _Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li10EEv16dcontrol_split_tIXT0_EjE(
.param .align 8 .b8 _Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li10EEv16dcontrol_split_tIXT0_EjE_param_0[112]
)
{
.local .align 8 .b8 __local_depot98[112];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<50>;
.reg .b64 %rd<28>;


mov.u64 %SPL, __local_depot98;
ld.param.u64 %rd7, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li10EEv16dcontrol_split_tIXT0_EjE_param_0+104];
ld.param.u64 %rd8, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li10EEv16dcontrol_split_tIXT0_EjE_param_0+96];
ld.param.u64 %rd9, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li10EEv16dcontrol_split_tIXT0_EjE_param_0+88];
ld.param.u64 %rd10, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li10EEv16dcontrol_split_tIXT0_EjE_param_0+80];
ld.param.u64 %rd11, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li10EEv16dcontrol_split_tIXT0_EjE_param_0+72];
ld.param.u64 %rd12, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li10EEv16dcontrol_split_tIXT0_EjE_param_0+64];
ld.param.u64 %rd13, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li10EEv16dcontrol_split_tIXT0_EjE_param_0+56];
ld.param.u64 %rd14, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li10EEv16dcontrol_split_tIXT0_EjE_param_0+48];
ld.param.u64 %rd15, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li10EEv16dcontrol_split_tIXT0_EjE_param_0+40];
ld.param.u64 %rd16, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li10EEv16dcontrol_split_tIXT0_EjE_param_0+32];
ld.param.u64 %rd17, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li10EEv16dcontrol_split_tIXT0_EjE_param_0+24];
ld.param.u32 %r18, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li10EEv16dcontrol_split_tIXT0_EjE_param_0+16];
add.u64 %rd1, %SPL, 0;
ld.param.u32 %r19, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li10EEv16dcontrol_split_tIXT0_EjE_param_0+4];
ld.param.u32 %r45, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li10EEv16dcontrol_split_tIXT0_EjE_param_0];
st.local.v2.u32 [%rd1], {%r45, %r19};
add.s64 %rd3, %rd1, 8;
ld.param.u32 %r20, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li10EEv16dcontrol_split_tIXT0_EjE_param_0+12];
ld.param.u32 %r21, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li10EEv16dcontrol_split_tIXT0_EjE_param_0+8];
st.local.v2.u32 [%rd1+8], {%r21, %r20};
st.local.u32 [%rd1+16], %r18;
st.local.u64 [%rd1+24], %rd17;
st.local.u64 [%rd1+32], %rd16;
st.local.u64 [%rd1+40], %rd15;
st.local.u64 [%rd1+48], %rd14;
st.local.u64 [%rd1+56], %rd13;
st.local.u64 [%rd1+64], %rd12;
st.local.u64 [%rd1+72], %rd11;
st.local.u64 [%rd1+80], %rd10;
st.local.u64 [%rd1+88], %rd9;
st.local.u64 [%rd1+96], %rd8;
st.local.u64 [%rd1+104], %rd7;
mov.u32 %r22, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r48, %r22, %r23, %r24;
mul.lo.s32 %r3, %r45, %r20;
setp.lt.s32	%p1, %r48, %r3;
@%p1 bra BB98_2;

ld.local.u32 %r25, [%rd3+8];
sub.s32 %r45, %r45, %r25;

BB98_2:
@%p1 bra BB98_4;
bra.uni BB98_3;

BB98_4:
div.s32 %r46, %r48, %r45;
bra.uni BB98_5;

BB98_3:
sub.s32 %r26, %r48, %r3;
div.s32 %r27, %r26, %r45;
ld.local.u32 %r28, [%rd3+4];
add.s32 %r46, %r28, %r27;

BB98_5:
ld.local.u64 %rd4, [%rd1];
mov.u32 %r47, 0;
@%p1 bra BB98_7;

ld.local.u32 %r30, [%rd3+4];
sub.s32 %r31, %r46, %r30;
ld.local.u32 %r32, [%rd3+8];
mul.lo.s32 %r47, %r31, %r32;

BB98_7:
ld.local.u32 %r11, [%rd3];
setp.ge.u32	%p4, %r48, %r11;
@%p4 bra BB98_11;

shr.u64 %rd21, %rd4, 32;
cvt.u32.u64	%r33, %rd21;
mul.lo.s32 %r12, %r11, %r33;
cvt.u32.u64	%r34, %rd4;
mul.lo.s32 %r35, %r34, %r46;
sub.s32 %r36, %r48, %r35;
add.s32 %r49, %r36, %r47;
setp.ge.u32	%p5, %r48, %r12;
@%p5 bra BB98_11;

mul.wide.s32 %rd22, %r46, 8;
add.s64 %rd23, %rd1, %rd22;
ld.local.u64 %rd5, [%rd23+32];
ld.local.u64 %rd6, [%rd3+16];

BB98_10:
mul.wide.s32 %rd24, %r49, 16;
add.s64 %rd25, %rd5, %rd24;
mul.wide.s32 %rd26, %r48, 16;
add.s64 %rd27, %rd6, %rd26;
ld.v4.u32 {%r37, %r38, %r39, %r40}, [%rd27];
st.v4.u32 [%rd25], {%r37, %r38, %r39, %r40};
add.s32 %r49, %r49, %r45;
add.s32 %r48, %r11, %r48;
setp.lt.u32	%p6, %r48, %r12;
@%p6 bra BB98_10;

BB98_11:
ret;
}


.visible .entry _Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li11EEv16dcontrol_split_tIXT0_EjE(
.param .align 8 .b8 _Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li11EEv16dcontrol_split_tIXT0_EjE_param_0[120]
)
{
.local .align 8 .b8 __local_depot99[120];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<50>;
.reg .b64 %rd<29>;


mov.u64 %SPL, __local_depot99;
ld.param.u64 %rd7, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li11EEv16dcontrol_split_tIXT0_EjE_param_0+112];
ld.param.u64 %rd8, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li11EEv16dcontrol_split_tIXT0_EjE_param_0+104];
ld.param.u64 %rd9, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li11EEv16dcontrol_split_tIXT0_EjE_param_0+96];
ld.param.u64 %rd10, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li11EEv16dcontrol_split_tIXT0_EjE_param_0+88];
ld.param.u64 %rd11, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li11EEv16dcontrol_split_tIXT0_EjE_param_0+80];
ld.param.u64 %rd12, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li11EEv16dcontrol_split_tIXT0_EjE_param_0+72];
ld.param.u64 %rd13, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li11EEv16dcontrol_split_tIXT0_EjE_param_0+64];
ld.param.u64 %rd14, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li11EEv16dcontrol_split_tIXT0_EjE_param_0+56];
ld.param.u64 %rd15, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li11EEv16dcontrol_split_tIXT0_EjE_param_0+48];
ld.param.u64 %rd16, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li11EEv16dcontrol_split_tIXT0_EjE_param_0+40];
ld.param.u64 %rd17, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li11EEv16dcontrol_split_tIXT0_EjE_param_0+32];
ld.param.u64 %rd18, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li11EEv16dcontrol_split_tIXT0_EjE_param_0+24];
ld.param.u32 %r18, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li11EEv16dcontrol_split_tIXT0_EjE_param_0+16];
add.u64 %rd1, %SPL, 0;
ld.param.u32 %r19, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li11EEv16dcontrol_split_tIXT0_EjE_param_0+4];
ld.param.u32 %r45, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li11EEv16dcontrol_split_tIXT0_EjE_param_0];
st.local.v2.u32 [%rd1], {%r45, %r19};
add.s64 %rd3, %rd1, 8;
ld.param.u32 %r20, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li11EEv16dcontrol_split_tIXT0_EjE_param_0+12];
ld.param.u32 %r21, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li11EEv16dcontrol_split_tIXT0_EjE_param_0+8];
st.local.v2.u32 [%rd1+8], {%r21, %r20};
st.local.u32 [%rd1+16], %r18;
st.local.u64 [%rd1+24], %rd18;
st.local.u64 [%rd1+32], %rd17;
st.local.u64 [%rd1+40], %rd16;
st.local.u64 [%rd1+48], %rd15;
st.local.u64 [%rd1+56], %rd14;
st.local.u64 [%rd1+64], %rd13;
st.local.u64 [%rd1+72], %rd12;
st.local.u64 [%rd1+80], %rd11;
st.local.u64 [%rd1+88], %rd10;
st.local.u64 [%rd1+96], %rd9;
st.local.u64 [%rd1+104], %rd8;
st.local.u64 [%rd1+112], %rd7;
mov.u32 %r22, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r48, %r22, %r23, %r24;
mul.lo.s32 %r3, %r45, %r20;
setp.lt.s32	%p1, %r48, %r3;
@%p1 bra BB99_2;

ld.local.u32 %r25, [%rd3+8];
sub.s32 %r45, %r45, %r25;

BB99_2:
@%p1 bra BB99_4;
bra.uni BB99_3;

BB99_4:
div.s32 %r46, %r48, %r45;
bra.uni BB99_5;

BB99_3:
sub.s32 %r26, %r48, %r3;
div.s32 %r27, %r26, %r45;
ld.local.u32 %r28, [%rd3+4];
add.s32 %r46, %r28, %r27;

BB99_5:
ld.local.u64 %rd4, [%rd1];
mov.u32 %r47, 0;
@%p1 bra BB99_7;

ld.local.u32 %r30, [%rd3+4];
sub.s32 %r31, %r46, %r30;
ld.local.u32 %r32, [%rd3+8];
mul.lo.s32 %r47, %r31, %r32;

BB99_7:
ld.local.u32 %r11, [%rd3];
setp.ge.u32	%p4, %r48, %r11;
@%p4 bra BB99_11;

shr.u64 %rd22, %rd4, 32;
cvt.u32.u64	%r33, %rd22;
mul.lo.s32 %r12, %r11, %r33;
cvt.u32.u64	%r34, %rd4;
mul.lo.s32 %r35, %r34, %r46;
sub.s32 %r36, %r48, %r35;
add.s32 %r49, %r36, %r47;
setp.ge.u32	%p5, %r48, %r12;
@%p5 bra BB99_11;

mul.wide.s32 %rd23, %r46, 8;
add.s64 %rd24, %rd1, %rd23;
ld.local.u64 %rd5, [%rd24+32];
ld.local.u64 %rd6, [%rd3+16];

BB99_10:
mul.wide.s32 %rd25, %r49, 16;
add.s64 %rd26, %rd5, %rd25;
mul.wide.s32 %rd27, %r48, 16;
add.s64 %rd28, %rd6, %rd27;
ld.v4.u32 {%r37, %r38, %r39, %r40}, [%rd28];
st.v4.u32 [%rd26], {%r37, %r38, %r39, %r40};
add.s32 %r49, %r49, %r45;
add.s32 %r48, %r11, %r48;
setp.lt.u32	%p6, %r48, %r12;
@%p6 bra BB99_10;

BB99_11:
ret;
}


.visible .entry _Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li12EEv16dcontrol_split_tIXT0_EjE(
.param .align 8 .b8 _Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li12EEv16dcontrol_split_tIXT0_EjE_param_0[128]
)
{
.local .align 8 .b8 __local_depot100[128];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<111>;
.reg .b64 %rd<17>;


mov.u64 %SPL, __local_depot100;
mov.u64 %rd6, _Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li12EEv16dcontrol_split_tIXT0_EjE_param_0;
add.u64 %rd1, %SPL, 0;
ld.param.v2.u32 {%r18, %r19}, [%rd6];
ld.param.v2.u32 {%r22, %r23}, [%rd6+8];
ld.param.v2.u32 {%r26, %r27}, [%rd6+16];
ld.param.v2.u32 {%r30, %r31}, [%rd6+24];
ld.param.v2.u32 {%r34, %r35}, [%rd6+32];
ld.param.v2.u32 {%r38, %r39}, [%rd6+40];
ld.param.v2.u32 {%r42, %r43}, [%rd6+48];
ld.param.v2.u32 {%r46, %r47}, [%rd6+56];
ld.param.v2.u32 {%r50, %r51}, [%rd6+64];
ld.param.v2.u32 {%r54, %r55}, [%rd6+72];
ld.param.v2.u32 {%r58, %r59}, [%rd6+80];
ld.param.v2.u32 {%r62, %r63}, [%rd6+88];
ld.param.v2.u32 {%r66, %r67}, [%rd6+96];
ld.param.v2.u32 {%r70, %r71}, [%rd6+104];
ld.param.v2.u32 {%r74, %r75}, [%rd6+112];
ld.param.v2.u32 {%r78, %r79}, [%rd6+120];
st.local.v2.u32 [%rd1], {%r18, %r19};
st.local.v2.u32 [%rd1+8], {%r22, %r23};
st.local.v2.u32 [%rd1+16], {%r26, %r27};
st.local.v2.u32 [%rd1+24], {%r30, %r31};
st.local.v2.u32 [%rd1+32], {%r34, %r35};
st.local.v2.u32 [%rd1+40], {%r38, %r39};
st.local.v2.u32 [%rd1+48], {%r42, %r43};
st.local.v2.u32 [%rd1+56], {%r46, %r47};
st.local.v2.u32 [%rd1+64], {%r50, %r51};
st.local.v2.u32 [%rd1+72], {%r54, %r55};
st.local.v2.u32 [%rd1+80], {%r58, %r59};
st.local.v2.u32 [%rd1+88], {%r62, %r63};
st.local.v2.u32 [%rd1+96], {%r66, %r67};
st.local.v2.u32 [%rd1+104], {%r70, %r71};
st.local.v2.u32 [%rd1+112], {%r74, %r75};
st.local.v2.u32 [%rd1+120], {%r78, %r79};
mov.u32 %r82, %ntid.x;
mov.u32 %r83, %ctaid.x;
mov.u32 %r84, %tid.x;
mad.lo.s32 %r109, %r82, %r83, %r84;
ld.param.u32 %r106, [%rd6];
ld.param.u32 %r85, [%rd6+12];
mul.lo.s32 %r3, %r106, %r85;
setp.lt.s32	%p1, %r109, %r3;
add.s64 %rd2, %rd1, 8;
@%p1 bra BB100_2;

ld.local.u32 %r86, [%rd2+8];
sub.s32 %r106, %r106, %r86;

BB100_2:
@%p1 bra BB100_4;
bra.uni BB100_3;

BB100_4:
div.s32 %r107, %r109, %r106;
bra.uni BB100_5;

BB100_3:
sub.s32 %r87, %r109, %r3;
div.s32 %r88, %r87, %r106;
ld.local.u32 %r89, [%rd2+4];
add.s32 %r107, %r89, %r88;

BB100_5:
ld.local.u64 %rd3, [%rd1];
mov.u32 %r108, 0;
@%p1 bra BB100_7;

ld.local.u32 %r91, [%rd2+4];
sub.s32 %r92, %r107, %r91;
ld.local.u32 %r93, [%rd2+8];
mul.lo.s32 %r108, %r92, %r93;

BB100_7:
ld.local.u32 %r11, [%rd2];
setp.ge.u32	%p4, %r109, %r11;
@%p4 bra BB100_11;

shr.u64 %rd10, %rd3, 32;
cvt.u32.u64	%r94, %rd10;
mul.lo.s32 %r12, %r11, %r94;
cvt.u32.u64	%r95, %rd3;
mul.lo.s32 %r96, %r95, %r107;
sub.s32 %r97, %r109, %r96;
add.s32 %r110, %r97, %r108;
setp.ge.u32	%p5, %r109, %r12;
@%p5 bra BB100_11;

mul.wide.s32 %rd11, %r107, 8;
add.s64 %rd12, %rd1, %rd11;
ld.local.u64 %rd4, [%rd12+32];
ld.local.u64 %rd5, [%rd2+16];

BB100_10:
mul.wide.s32 %rd13, %r110, 16;
add.s64 %rd14, %rd4, %rd13;
mul.wide.s32 %rd15, %r109, 16;
add.s64 %rd16, %rd5, %rd15;
ld.v4.u32 {%r98, %r99, %r100, %r101}, [%rd16];
st.v4.u32 [%rd14], {%r98, %r99, %r100, %r101};
add.s32 %r110, %r110, %r106;
add.s32 %r109, %r11, %r109;
setp.lt.u32	%p6, %r109, %r12;
@%p6 bra BB100_10;

BB100_11:
ret;
}


.visible .entry _Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li13EEv16dcontrol_split_tIXT0_EjE(
.param .align 8 .b8 _Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li13EEv16dcontrol_split_tIXT0_EjE_param_0[136]
)
{
.reg .pred %p<6>;
.reg .b32 %r<40>;
.reg .b64 %rd<16>;


mov.b64	%rd4, _Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li13EEv16dcontrol_split_tIXT0_EjE_param_0;
mov.u32 %r17, %ntid.x;
mov.u32 %r18, %ctaid.x;
mov.u32 %r19, %tid.x;
mad.lo.s32 %r38, %r17, %r18, %r19;
ld.param.u64 %rd1, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li13EEv16dcontrol_split_tIXT0_EjE_param_0];
cvt.u32.u64	%r2, %rd1;
ld.param.u32 %r3, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li13EEv16dcontrol_split_tIXT0_EjE_param_0+12];
mul.lo.s32 %r4, %r2, %r3;
setp.lt.s32	%p1, %r38, %r4;
ld.param.u32 %r5, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li13EEv16dcontrol_split_tIXT0_EjE_param_0+16];
selp.b32	%r20, 0, %r5, %p1;
sub.s32 %r6, %r2, %r20;
@%p1 bra BB101_2;
bra.uni BB101_1;

BB101_2:
div.s32 %r37, %r38, %r6;
bra.uni BB101_3;

BB101_1:
sub.s32 %r21, %r38, %r4;
div.s32 %r22, %r21, %r6;
add.s32 %r37, %r3, %r22;

BB101_3:
mul.lo.s32 %r23, %r2, %r37;
sub.s32 %r24, %r38, %r23;
sub.s32 %r25, %r37, %r3;
mul.lo.s32 %r26, %r25, %r5;
selp.b32	%r27, 0, %r26, %p1;
add.s32 %r39, %r24, %r27;
mov.u64 %rd5, %rd4;
ld.param.u32 %r11, [%rd5+8];
setp.ge.u32	%p3, %r38, %r11;
@%p3 bra BB101_7;

shr.u64 %rd6, %rd1, 32;
cvt.u32.u64	%r28, %rd6;
mul.lo.s32 %r12, %r11, %r28;
setp.ge.u32	%p4, %r38, %r12;
@%p4 bra BB101_7;

mul.wide.s32 %rd8, %r37, 8;
add.s64 %rd9, %rd5, %rd8;
ld.param.u64 %rd10, [%rd9+32];
cvta.to.global.u64 %rd2, %rd10;
ld.param.u64 %rd11, [%rd5+24];
cvta.to.global.u64 %rd3, %rd11;

BB101_6:
mul.wide.s32 %rd12, %r39, 16;
add.s64 %rd13, %rd2, %rd12;
mul.wide.s32 %rd14, %r38, 16;
add.s64 %rd15, %rd3, %rd14;
ld.global.v4.u32 {%r29, %r30, %r31, %r32}, [%rd15];
st.global.v4.u32 [%rd13], {%r29, %r30, %r31, %r32};
add.s32 %r39, %r39, %r6;
add.s32 %r38, %r11, %r38;
setp.lt.u32	%p5, %r38, %r12;
@%p5 bra BB101_6;

BB101_7:
ret;
}


.visible .entry _Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li14EEv16dcontrol_split_tIXT0_EjE(
.param .align 8 .b8 _Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li14EEv16dcontrol_split_tIXT0_EjE_param_0[144]
)
{
.reg .pred %p<6>;
.reg .b32 %r<40>;
.reg .b64 %rd<16>;


mov.b64	%rd4, _Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li14EEv16dcontrol_split_tIXT0_EjE_param_0;
mov.u32 %r17, %ntid.x;
mov.u32 %r18, %ctaid.x;
mov.u32 %r19, %tid.x;
mad.lo.s32 %r38, %r17, %r18, %r19;
ld.param.u64 %rd1, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li14EEv16dcontrol_split_tIXT0_EjE_param_0];
cvt.u32.u64	%r2, %rd1;
ld.param.u32 %r3, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li14EEv16dcontrol_split_tIXT0_EjE_param_0+12];
mul.lo.s32 %r4, %r2, %r3;
setp.lt.s32	%p1, %r38, %r4;
ld.param.u32 %r5, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li14EEv16dcontrol_split_tIXT0_EjE_param_0+16];
selp.b32	%r20, 0, %r5, %p1;
sub.s32 %r6, %r2, %r20;
@%p1 bra BB102_2;
bra.uni BB102_1;

BB102_2:
div.s32 %r37, %r38, %r6;
bra.uni BB102_3;

BB102_1:
sub.s32 %r21, %r38, %r4;
div.s32 %r22, %r21, %r6;
add.s32 %r37, %r3, %r22;

BB102_3:
mul.lo.s32 %r23, %r2, %r37;
sub.s32 %r24, %r38, %r23;
sub.s32 %r25, %r37, %r3;
mul.lo.s32 %r26, %r25, %r5;
selp.b32	%r27, 0, %r26, %p1;
add.s32 %r39, %r24, %r27;
mov.u64 %rd5, %rd4;
ld.param.u32 %r11, [%rd5+8];
setp.ge.u32	%p3, %r38, %r11;
@%p3 bra BB102_7;

shr.u64 %rd6, %rd1, 32;
cvt.u32.u64	%r28, %rd6;
mul.lo.s32 %r12, %r11, %r28;
setp.ge.u32	%p4, %r38, %r12;
@%p4 bra BB102_7;

mul.wide.s32 %rd8, %r37, 8;
add.s64 %rd9, %rd5, %rd8;
ld.param.u64 %rd10, [%rd9+32];
cvta.to.global.u64 %rd2, %rd10;
ld.param.u64 %rd11, [%rd5+24];
cvta.to.global.u64 %rd3, %rd11;

BB102_6:
mul.wide.s32 %rd12, %r39, 16;
add.s64 %rd13, %rd2, %rd12;
mul.wide.s32 %rd14, %r38, 16;
add.s64 %rd15, %rd3, %rd14;
ld.global.v4.u32 {%r29, %r30, %r31, %r32}, [%rd15];
st.global.v4.u32 [%rd13], {%r29, %r30, %r31, %r32};
add.s32 %r39, %r39, %r6;
add.s32 %r38, %r11, %r38;
setp.lt.u32	%p5, %r38, %r12;
@%p5 bra BB102_6;

BB102_7:
ret;
}


.visible .entry _Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li15EEv16dcontrol_split_tIXT0_EjE(
.param .align 8 .b8 _Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li15EEv16dcontrol_split_tIXT0_EjE_param_0[152]
)
{
.reg .pred %p<6>;
.reg .b32 %r<40>;
.reg .b64 %rd<16>;


mov.b64	%rd4, _Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li15EEv16dcontrol_split_tIXT0_EjE_param_0;
mov.u32 %r17, %ntid.x;
mov.u32 %r18, %ctaid.x;
mov.u32 %r19, %tid.x;
mad.lo.s32 %r38, %r17, %r18, %r19;
ld.param.u64 %rd1, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li15EEv16dcontrol_split_tIXT0_EjE_param_0];
cvt.u32.u64	%r2, %rd1;
ld.param.u32 %r3, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li15EEv16dcontrol_split_tIXT0_EjE_param_0+12];
mul.lo.s32 %r4, %r2, %r3;
setp.lt.s32	%p1, %r38, %r4;
ld.param.u32 %r5, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li15EEv16dcontrol_split_tIXT0_EjE_param_0+16];
selp.b32	%r20, 0, %r5, %p1;
sub.s32 %r6, %r2, %r20;
@%p1 bra BB103_2;
bra.uni BB103_1;

BB103_2:
div.s32 %r37, %r38, %r6;
bra.uni BB103_3;

BB103_1:
sub.s32 %r21, %r38, %r4;
div.s32 %r22, %r21, %r6;
add.s32 %r37, %r3, %r22;

BB103_3:
mul.lo.s32 %r23, %r2, %r37;
sub.s32 %r24, %r38, %r23;
sub.s32 %r25, %r37, %r3;
mul.lo.s32 %r26, %r25, %r5;
selp.b32	%r27, 0, %r26, %p1;
add.s32 %r39, %r24, %r27;
mov.u64 %rd5, %rd4;
ld.param.u32 %r11, [%rd5+8];
setp.ge.u32	%p3, %r38, %r11;
@%p3 bra BB103_7;

shr.u64 %rd6, %rd1, 32;
cvt.u32.u64	%r28, %rd6;
mul.lo.s32 %r12, %r11, %r28;
setp.ge.u32	%p4, %r38, %r12;
@%p4 bra BB103_7;

mul.wide.s32 %rd8, %r37, 8;
add.s64 %rd9, %rd5, %rd8;
ld.param.u64 %rd10, [%rd9+32];
cvta.to.global.u64 %rd2, %rd10;
ld.param.u64 %rd11, [%rd5+24];
cvta.to.global.u64 %rd3, %rd11;

BB103_6:
mul.wide.s32 %rd12, %r39, 16;
add.s64 %rd13, %rd2, %rd12;
mul.wide.s32 %rd14, %r38, 16;
add.s64 %rd15, %rd3, %rd14;
ld.global.v4.u32 {%r29, %r30, %r31, %r32}, [%rd15];
st.global.v4.u32 [%rd13], {%r29, %r30, %r31, %r32};
add.s32 %r39, %r39, %r6;
add.s32 %r38, %r11, %r38;
setp.lt.u32	%p5, %r38, %r12;
@%p5 bra BB103_6;

BB103_7:
ret;
}


.visible .entry _Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li16EEv16dcontrol_split_tIXT0_EjE(
.param .align 8 .b8 _Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li16EEv16dcontrol_split_tIXT0_EjE_param_0[160]
)
{
.reg .pred %p<6>;
.reg .b32 %r<40>;
.reg .b64 %rd<16>;


mov.b64	%rd4, _Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li16EEv16dcontrol_split_tIXT0_EjE_param_0;
mov.u32 %r17, %ntid.x;
mov.u32 %r18, %ctaid.x;
mov.u32 %r19, %tid.x;
mad.lo.s32 %r38, %r17, %r18, %r19;
ld.param.u64 %rd1, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li16EEv16dcontrol_split_tIXT0_EjE_param_0];
cvt.u32.u64	%r2, %rd1;
ld.param.u32 %r3, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li16EEv16dcontrol_split_tIXT0_EjE_param_0+12];
mul.lo.s32 %r4, %r2, %r3;
setp.lt.s32	%p1, %r38, %r4;
ld.param.u32 %r5, [_Z36mgpu_distribute_2D3D_rs_split_kernelI7double2Li16EEv16dcontrol_split_tIXT0_EjE_param_0+16];
selp.b32	%r20, 0, %r5, %p1;
sub.s32 %r6, %r2, %r20;
@%p1 bra BB104_2;
bra.uni BB104_1;

BB104_2:
div.s32 %r37, %r38, %r6;
bra.uni BB104_3;

BB104_1:
sub.s32 %r21, %r38, %r4;
div.s32 %r22, %r21, %r6;
add.s32 %r37, %r3, %r22;

BB104_3:
mul.lo.s32 %r23, %r2, %r37;
sub.s32 %r24, %r38, %r23;
sub.s32 %r25, %r37, %r3;
mul.lo.s32 %r26, %r25, %r5;
selp.b32	%r27, 0, %r26, %p1;
add.s32 %r39, %r24, %r27;
mov.u64 %rd5, %rd4;
ld.param.u32 %r11, [%rd5+8];
setp.ge.u32	%p3, %r38, %r11;
@%p3 bra BB104_7;

shr.u64 %rd6, %rd1, 32;
cvt.u32.u64	%r28, %rd6;
mul.lo.s32 %r12, %r11, %r28;
setp.ge.u32	%p4, %r38, %r12;
@%p4 bra BB104_7;

mul.wide.s32 %rd8, %r37, 8;
add.s64 %rd9, %rd5, %rd8;
ld.param.u64 %rd10, [%rd9+32];
cvta.to.global.u64 %rd2, %rd10;
ld.param.u64 %rd11, [%rd5+24];
cvta.to.global.u64 %rd3, %rd11;

BB104_6:
mul.wide.s32 %rd12, %r39, 16;
add.s64 %rd13, %rd2, %rd12;
mul.wide.s32 %rd14, %r38, 16;
add.s64 %rd15, %rd3, %rd14;
ld.global.v4.u32 {%r29, %r30, %r31, %r32}, [%rd15];
st.global.v4.u32 [%rd13], {%r29, %r30, %r31, %r32};
add.s32 %r39, %r39, %r6;
add.s32 %r38, %r11, %r38;
setp.lt.u32	%p5, %r38, %r12;
@%p5 bra BB104_6;

BB104_7:
ret;
}


.visible .entry _Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li2EEv19dcontrol_split_sr_tIXT0_EjE(
.param .align 8 .b8 _Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li2EEv19dcontrol_split_sr_tIXT0_EjE_param_0[48]
)
{
.local .align 8 .b8 __local_depot105[48];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<59>;
.reg .b64 %rd<20>;


mov.u64 %SPL, __local_depot105;
ld.param.u64 %rd8, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li2EEv19dcontrol_split_sr_tIXT0_EjE_param_0+40];
ld.param.u64 %rd9, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li2EEv19dcontrol_split_sr_tIXT0_EjE_param_0+32];
ld.param.u64 %rd10, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li2EEv19dcontrol_split_sr_tIXT0_EjE_param_0+24];
add.u64 %rd1, %SPL, 0;
ld.param.u32 %r20, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li2EEv19dcontrol_split_sr_tIXT0_EjE_param_0+4];
ld.param.u32 %r21, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li2EEv19dcontrol_split_sr_tIXT0_EjE_param_0];
st.local.v2.u32 [%rd1], {%r21, %r20};
add.s64 %rd2, %rd1, 8;
ld.param.u32 %r22, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li2EEv19dcontrol_split_sr_tIXT0_EjE_param_0+12];
ld.param.u32 %r23, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li2EEv19dcontrol_split_sr_tIXT0_EjE_param_0+8];
st.local.v2.u32 [%rd1+8], {%r23, %r22};
ld.param.u32 %r24, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li2EEv19dcontrol_split_sr_tIXT0_EjE_param_0+20];
ld.param.u32 %r25, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li2EEv19dcontrol_split_sr_tIXT0_EjE_param_0+16];
st.local.v2.u32 [%rd1+16], {%r25, %r24};
st.local.u64 [%rd1+24], %rd10;
st.local.u64 [%rd1+32], %rd9;
st.local.u64 [%rd1+40], %rd8;
mov.u32 %r26, %ntid.x;
mov.u32 %r27, %ctaid.x;
mov.u32 %r28, %tid.x;
mad.lo.s32 %r1, %r26, %r27, %r28;
mul.lo.s32 %r29, %r21, %r25;
div.u32 %r2, %r1, %r21;
setp.ge.s32	%p1, %r1, %r29;
selp.b32	%r30, -1, 0, %p1;
add.s32 %r3, %r30, %r20;
mul.lo.s32 %r31, %r21, %r2;
sub.s32 %r57, %r1, %r31;
setp.lt.s32	%p2, %r1, %r29;
@%p2 bra BB105_2;
bra.uni BB105_1;

BB105_2:
ld.local.u32 %r54, [%rd2];
ld.local.u64 %rd19, [%rd2];
cvt.u32.u64	%r55, %rd19;
mul.lo.s32 %r40, %r55, %r2;
ld.local.u32 %r41, [%rd2+-4];
mul.lo.s32 %r56, %r40, %r41;
bra.uni BB105_3;

BB105_1:
ld.local.v2.u32 {%r54, %r33}, [%rd2];
ld.local.u64 %rd19, [%rd2];
cvt.u32.u64	%r55, %rd19;
ld.local.u32 %r34, [%rd2+-4];
ld.local.u32 %r35, [%rd2+8];
mul.lo.s32 %r36, %r34, %r35;
sub.s32 %r37, %r2, %r35;
add.s32 %r38, %r34, -1;
mad.lo.s32 %r39, %r38, %r37, %r36;
mul.lo.s32 %r56, %r39, %r55;

BB105_3:
ld.local.u32 %r42, [%rd2+-8];
shl.b32 %r43, %r42, 1;
setp.lt.u32	%p3, %r1, %r43;
mul.lo.s32 %r44, %r55, %r3;
setp.lt.u32	%p4, %r57, %r44;
and.pred %p5, %p3, %p4;
@!%p5 bra BB105_6;
bra.uni BB105_4;

BB105_4:
mul.wide.s32 %rd12, %r2, 8;
add.s64 %rd13, %rd1, %rd12;
ld.local.u64 %rd6, [%rd13+32];
ld.local.u64 %rd7, [%rd2+16];
mul.lo.s32 %r14, %r54, %r3;
shr.u64 %rd14, %rd19, 32;
cvt.u32.u64	%r15, %rd14;
mov.u32 %r58, %r57;

BB105_5:
mul.wide.s32 %rd15, %r58, 16;
add.s64 %rd16, %rd6, %rd15;
add.s32 %r45, %r57, %r56;
mul.wide.s32 %rd17, %r45, 16;
add.s64 %rd18, %rd7, %rd17;
ld.v4.u32 {%r46, %r47, %r48, %r49}, [%rd18];
st.v4.u32 [%rd16], {%r46, %r47, %r48, %r49};
add.s32 %r58, %r15, %r58;
add.s32 %r57, %r54, %r57;
setp.lt.u32	%p6, %r57, %r14;
@%p6 bra BB105_5;

BB105_6:
ret;
}


.visible .entry _Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li3EEv19dcontrol_split_sr_tIXT0_EjE(
.param .align 8 .b8 _Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li3EEv19dcontrol_split_sr_tIXT0_EjE_param_0[56]
)
{
.local .align 8 .b8 __local_depot106[56];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<59>;
.reg .b64 %rd<21>;


mov.u64 %SPL, __local_depot106;
ld.param.u64 %rd8, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li3EEv19dcontrol_split_sr_tIXT0_EjE_param_0+48];
ld.param.u64 %rd9, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li3EEv19dcontrol_split_sr_tIXT0_EjE_param_0+40];
ld.param.u64 %rd10, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li3EEv19dcontrol_split_sr_tIXT0_EjE_param_0+32];
ld.param.u64 %rd11, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li3EEv19dcontrol_split_sr_tIXT0_EjE_param_0+24];
add.u64 %rd1, %SPL, 0;
ld.param.u32 %r20, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li3EEv19dcontrol_split_sr_tIXT0_EjE_param_0+4];
ld.param.u32 %r21, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li3EEv19dcontrol_split_sr_tIXT0_EjE_param_0];
st.local.v2.u32 [%rd1], {%r21, %r20};
add.s64 %rd2, %rd1, 8;
ld.param.u32 %r22, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li3EEv19dcontrol_split_sr_tIXT0_EjE_param_0+12];
ld.param.u32 %r23, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li3EEv19dcontrol_split_sr_tIXT0_EjE_param_0+8];
st.local.v2.u32 [%rd1+8], {%r23, %r22};
ld.param.u32 %r24, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li3EEv19dcontrol_split_sr_tIXT0_EjE_param_0+20];
ld.param.u32 %r25, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li3EEv19dcontrol_split_sr_tIXT0_EjE_param_0+16];
st.local.v2.u32 [%rd1+16], {%r25, %r24};
st.local.u64 [%rd1+24], %rd11;
st.local.u64 [%rd1+32], %rd10;
st.local.u64 [%rd1+40], %rd9;
st.local.u64 [%rd1+48], %rd8;
mov.u32 %r26, %ntid.x;
mov.u32 %r27, %ctaid.x;
mov.u32 %r28, %tid.x;
mad.lo.s32 %r1, %r26, %r27, %r28;
mul.lo.s32 %r29, %r21, %r25;
div.u32 %r2, %r1, %r21;
setp.ge.s32	%p1, %r1, %r29;
selp.b32	%r30, -1, 0, %p1;
add.s32 %r3, %r30, %r20;
mul.lo.s32 %r31, %r21, %r2;
sub.s32 %r57, %r1, %r31;
setp.lt.s32	%p2, %r1, %r29;
@%p2 bra BB106_2;
bra.uni BB106_1;

BB106_2:
ld.local.u32 %r54, [%rd2];
ld.local.u64 %rd20, [%rd2];
cvt.u32.u64	%r55, %rd20;
mul.lo.s32 %r40, %r55, %r2;
ld.local.u32 %r41, [%rd2+-4];
mul.lo.s32 %r56, %r40, %r41;
bra.uni BB106_3;

BB106_1:
ld.local.v2.u32 {%r54, %r33}, [%rd2];
ld.local.u64 %rd20, [%rd2];
cvt.u32.u64	%r55, %rd20;
ld.local.u32 %r34, [%rd2+-4];
ld.local.u32 %r35, [%rd2+8];
mul.lo.s32 %r36, %r34, %r35;
sub.s32 %r37, %r2, %r35;
add.s32 %r38, %r34, -1;
mad.lo.s32 %r39, %r38, %r37, %r36;
mul.lo.s32 %r56, %r39, %r55;

BB106_3:
ld.local.u32 %r42, [%rd2+-8];
mul.lo.s32 %r43, %r42, 3;
setp.lt.u32	%p3, %r1, %r43;
mul.lo.s32 %r44, %r55, %r3;
setp.lt.u32	%p4, %r57, %r44;
and.pred %p5, %p3, %p4;
@!%p5 bra BB106_6;
bra.uni BB106_4;

BB106_4:
mul.wide.s32 %rd13, %r2, 8;
add.s64 %rd14, %rd1, %rd13;
ld.local.u64 %rd6, [%rd14+32];
ld.local.u64 %rd7, [%rd2+16];
mul.lo.s32 %r14, %r54, %r3;
shr.u64 %rd15, %rd20, 32;
cvt.u32.u64	%r15, %rd15;
mov.u32 %r58, %r57;

BB106_5:
mul.wide.s32 %rd16, %r58, 16;
add.s64 %rd17, %rd6, %rd16;
add.s32 %r45, %r57, %r56;
mul.wide.s32 %rd18, %r45, 16;
add.s64 %rd19, %rd7, %rd18;
ld.v4.u32 {%r46, %r47, %r48, %r49}, [%rd19];
st.v4.u32 [%rd17], {%r46, %r47, %r48, %r49};
add.s32 %r58, %r15, %r58;
add.s32 %r57, %r54, %r57;
setp.lt.u32	%p6, %r57, %r14;
@%p6 bra BB106_5;

BB106_6:
ret;
}


.visible .entry _Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li4EEv19dcontrol_split_sr_tIXT0_EjE(
.param .align 8 .b8 _Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li4EEv19dcontrol_split_sr_tIXT0_EjE_param_0[64]
)
{
.local .align 8 .b8 __local_depot107[64];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<59>;
.reg .b64 %rd<22>;


mov.u64 %SPL, __local_depot107;
ld.param.u64 %rd8, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li4EEv19dcontrol_split_sr_tIXT0_EjE_param_0+56];
ld.param.u64 %rd9, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li4EEv19dcontrol_split_sr_tIXT0_EjE_param_0+48];
ld.param.u64 %rd10, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li4EEv19dcontrol_split_sr_tIXT0_EjE_param_0+40];
ld.param.u64 %rd11, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li4EEv19dcontrol_split_sr_tIXT0_EjE_param_0+32];
ld.param.u64 %rd12, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li4EEv19dcontrol_split_sr_tIXT0_EjE_param_0+24];
add.u64 %rd1, %SPL, 0;
ld.param.u32 %r20, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li4EEv19dcontrol_split_sr_tIXT0_EjE_param_0+4];
ld.param.u32 %r21, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li4EEv19dcontrol_split_sr_tIXT0_EjE_param_0];
st.local.v2.u32 [%rd1], {%r21, %r20};
add.s64 %rd2, %rd1, 8;
ld.param.u32 %r22, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li4EEv19dcontrol_split_sr_tIXT0_EjE_param_0+12];
ld.param.u32 %r23, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li4EEv19dcontrol_split_sr_tIXT0_EjE_param_0+8];
st.local.v2.u32 [%rd1+8], {%r23, %r22};
ld.param.u32 %r24, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li4EEv19dcontrol_split_sr_tIXT0_EjE_param_0+20];
ld.param.u32 %r25, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li4EEv19dcontrol_split_sr_tIXT0_EjE_param_0+16];
st.local.v2.u32 [%rd1+16], {%r25, %r24};
st.local.u64 [%rd1+24], %rd12;
st.local.u64 [%rd1+32], %rd11;
st.local.u64 [%rd1+40], %rd10;
st.local.u64 [%rd1+48], %rd9;
st.local.u64 [%rd1+56], %rd8;
mov.u32 %r26, %ntid.x;
mov.u32 %r27, %ctaid.x;
mov.u32 %r28, %tid.x;
mad.lo.s32 %r1, %r26, %r27, %r28;
mul.lo.s32 %r29, %r21, %r25;
div.u32 %r2, %r1, %r21;
setp.ge.s32	%p1, %r1, %r29;
selp.b32	%r30, -1, 0, %p1;
add.s32 %r3, %r30, %r20;
mul.lo.s32 %r31, %r21, %r2;
sub.s32 %r57, %r1, %r31;
setp.lt.s32	%p2, %r1, %r29;
@%p2 bra BB107_2;
bra.uni BB107_1;

BB107_2:
ld.local.u32 %r54, [%rd2];
ld.local.u64 %rd21, [%rd2];
cvt.u32.u64	%r55, %rd21;
mul.lo.s32 %r40, %r55, %r2;
ld.local.u32 %r41, [%rd2+-4];
mul.lo.s32 %r56, %r40, %r41;
bra.uni BB107_3;

BB107_1:
ld.local.v2.u32 {%r54, %r33}, [%rd2];
ld.local.u64 %rd21, [%rd2];
cvt.u32.u64	%r55, %rd21;
ld.local.u32 %r34, [%rd2+-4];
ld.local.u32 %r35, [%rd2+8];
mul.lo.s32 %r36, %r34, %r35;
sub.s32 %r37, %r2, %r35;
add.s32 %r38, %r34, -1;
mad.lo.s32 %r39, %r38, %r37, %r36;
mul.lo.s32 %r56, %r39, %r55;

BB107_3:
ld.local.u32 %r42, [%rd2+-8];
shl.b32 %r43, %r42, 2;
setp.lt.u32	%p3, %r1, %r43;
mul.lo.s32 %r44, %r55, %r3;
setp.lt.u32	%p4, %r57, %r44;
and.pred %p5, %p3, %p4;
@!%p5 bra BB107_6;
bra.uni BB107_4;

BB107_4:
mul.wide.s32 %rd14, %r2, 8;
add.s64 %rd15, %rd1, %rd14;
ld.local.u64 %rd6, [%rd15+32];
ld.local.u64 %rd7, [%rd2+16];
mul.lo.s32 %r14, %r54, %r3;
shr.u64 %rd16, %rd21, 32;
cvt.u32.u64	%r15, %rd16;
mov.u32 %r58, %r57;

BB107_5:
mul.wide.s32 %rd17, %r58, 16;
add.s64 %rd18, %rd6, %rd17;
add.s32 %r45, %r57, %r56;
mul.wide.s32 %rd19, %r45, 16;
add.s64 %rd20, %rd7, %rd19;
ld.v4.u32 {%r46, %r47, %r48, %r49}, [%rd20];
st.v4.u32 [%rd18], {%r46, %r47, %r48, %r49};
add.s32 %r58, %r15, %r58;
add.s32 %r57, %r54, %r57;
setp.lt.u32	%p6, %r57, %r14;
@%p6 bra BB107_5;

BB107_6:
ret;
}


.visible .entry _Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li5EEv19dcontrol_split_sr_tIXT0_EjE(
.param .align 8 .b8 _Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li5EEv19dcontrol_split_sr_tIXT0_EjE_param_0[72]
)
{
.local .align 8 .b8 __local_depot108[72];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<59>;
.reg .b64 %rd<23>;


mov.u64 %SPL, __local_depot108;
ld.param.u64 %rd8, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li5EEv19dcontrol_split_sr_tIXT0_EjE_param_0+64];
ld.param.u64 %rd9, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li5EEv19dcontrol_split_sr_tIXT0_EjE_param_0+56];
ld.param.u64 %rd10, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li5EEv19dcontrol_split_sr_tIXT0_EjE_param_0+48];
ld.param.u64 %rd11, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li5EEv19dcontrol_split_sr_tIXT0_EjE_param_0+40];
ld.param.u64 %rd12, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li5EEv19dcontrol_split_sr_tIXT0_EjE_param_0+32];
ld.param.u64 %rd13, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li5EEv19dcontrol_split_sr_tIXT0_EjE_param_0+24];
add.u64 %rd1, %SPL, 0;
ld.param.u32 %r20, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li5EEv19dcontrol_split_sr_tIXT0_EjE_param_0+4];
ld.param.u32 %r21, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li5EEv19dcontrol_split_sr_tIXT0_EjE_param_0];
st.local.v2.u32 [%rd1], {%r21, %r20};
add.s64 %rd2, %rd1, 8;
ld.param.u32 %r22, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li5EEv19dcontrol_split_sr_tIXT0_EjE_param_0+12];
ld.param.u32 %r23, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li5EEv19dcontrol_split_sr_tIXT0_EjE_param_0+8];
st.local.v2.u32 [%rd1+8], {%r23, %r22};
ld.param.u32 %r24, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li5EEv19dcontrol_split_sr_tIXT0_EjE_param_0+20];
ld.param.u32 %r25, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li5EEv19dcontrol_split_sr_tIXT0_EjE_param_0+16];
st.local.v2.u32 [%rd1+16], {%r25, %r24};
st.local.u64 [%rd1+24], %rd13;
st.local.u64 [%rd1+32], %rd12;
st.local.u64 [%rd1+40], %rd11;
st.local.u64 [%rd1+48], %rd10;
st.local.u64 [%rd1+56], %rd9;
st.local.u64 [%rd1+64], %rd8;
mov.u32 %r26, %ntid.x;
mov.u32 %r27, %ctaid.x;
mov.u32 %r28, %tid.x;
mad.lo.s32 %r1, %r26, %r27, %r28;
mul.lo.s32 %r29, %r21, %r25;
div.u32 %r2, %r1, %r21;
setp.ge.s32	%p1, %r1, %r29;
selp.b32	%r30, -1, 0, %p1;
add.s32 %r3, %r30, %r20;
mul.lo.s32 %r31, %r21, %r2;
sub.s32 %r57, %r1, %r31;
setp.lt.s32	%p2, %r1, %r29;
@%p2 bra BB108_2;
bra.uni BB108_1;

BB108_2:
ld.local.u32 %r54, [%rd2];
ld.local.u64 %rd22, [%rd2];
cvt.u32.u64	%r55, %rd22;
mul.lo.s32 %r40, %r55, %r2;
ld.local.u32 %r41, [%rd2+-4];
mul.lo.s32 %r56, %r40, %r41;
bra.uni BB108_3;

BB108_1:
ld.local.v2.u32 {%r54, %r33}, [%rd2];
ld.local.u64 %rd22, [%rd2];
cvt.u32.u64	%r55, %rd22;
ld.local.u32 %r34, [%rd2+-4];
ld.local.u32 %r35, [%rd2+8];
mul.lo.s32 %r36, %r34, %r35;
sub.s32 %r37, %r2, %r35;
add.s32 %r38, %r34, -1;
mad.lo.s32 %r39, %r38, %r37, %r36;
mul.lo.s32 %r56, %r39, %r55;

BB108_3:
ld.local.u32 %r42, [%rd2+-8];
mul.lo.s32 %r43, %r42, 5;
setp.lt.u32	%p3, %r1, %r43;
mul.lo.s32 %r44, %r55, %r3;
setp.lt.u32	%p4, %r57, %r44;
and.pred %p5, %p3, %p4;
@!%p5 bra BB108_6;
bra.uni BB108_4;

BB108_4:
mul.wide.s32 %rd15, %r2, 8;
add.s64 %rd16, %rd1, %rd15;
ld.local.u64 %rd6, [%rd16+32];
ld.local.u64 %rd7, [%rd2+16];
mul.lo.s32 %r14, %r54, %r3;
shr.u64 %rd17, %rd22, 32;
cvt.u32.u64	%r15, %rd17;
mov.u32 %r58, %r57;

BB108_5:
mul.wide.s32 %rd18, %r58, 16;
add.s64 %rd19, %rd6, %rd18;
add.s32 %r45, %r57, %r56;
mul.wide.s32 %rd20, %r45, 16;
add.s64 %rd21, %rd7, %rd20;
ld.v4.u32 {%r46, %r47, %r48, %r49}, [%rd21];
st.v4.u32 [%rd19], {%r46, %r47, %r48, %r49};
add.s32 %r58, %r15, %r58;
add.s32 %r57, %r54, %r57;
setp.lt.u32	%p6, %r57, %r14;
@%p6 bra BB108_5;

BB108_6:
ret;
}


.visible .entry _Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li6EEv19dcontrol_split_sr_tIXT0_EjE(
.param .align 8 .b8 _Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li6EEv19dcontrol_split_sr_tIXT0_EjE_param_0[80]
)
{
.local .align 8 .b8 __local_depot109[80];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<59>;
.reg .b64 %rd<24>;


mov.u64 %SPL, __local_depot109;
ld.param.u64 %rd8, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li6EEv19dcontrol_split_sr_tIXT0_EjE_param_0+72];
ld.param.u64 %rd9, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li6EEv19dcontrol_split_sr_tIXT0_EjE_param_0+64];
ld.param.u64 %rd10, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li6EEv19dcontrol_split_sr_tIXT0_EjE_param_0+56];
ld.param.u64 %rd11, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li6EEv19dcontrol_split_sr_tIXT0_EjE_param_0+48];
ld.param.u64 %rd12, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li6EEv19dcontrol_split_sr_tIXT0_EjE_param_0+40];
ld.param.u64 %rd13, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li6EEv19dcontrol_split_sr_tIXT0_EjE_param_0+32];
ld.param.u64 %rd14, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li6EEv19dcontrol_split_sr_tIXT0_EjE_param_0+24];
add.u64 %rd1, %SPL, 0;
ld.param.u32 %r20, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li6EEv19dcontrol_split_sr_tIXT0_EjE_param_0+4];
ld.param.u32 %r21, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li6EEv19dcontrol_split_sr_tIXT0_EjE_param_0];
st.local.v2.u32 [%rd1], {%r21, %r20};
add.s64 %rd2, %rd1, 8;
ld.param.u32 %r22, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li6EEv19dcontrol_split_sr_tIXT0_EjE_param_0+12];
ld.param.u32 %r23, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li6EEv19dcontrol_split_sr_tIXT0_EjE_param_0+8];
st.local.v2.u32 [%rd1+8], {%r23, %r22};
ld.param.u32 %r24, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li6EEv19dcontrol_split_sr_tIXT0_EjE_param_0+20];
ld.param.u32 %r25, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li6EEv19dcontrol_split_sr_tIXT0_EjE_param_0+16];
st.local.v2.u32 [%rd1+16], {%r25, %r24};
st.local.u64 [%rd1+24], %rd14;
st.local.u64 [%rd1+32], %rd13;
st.local.u64 [%rd1+40], %rd12;
st.local.u64 [%rd1+48], %rd11;
st.local.u64 [%rd1+56], %rd10;
st.local.u64 [%rd1+64], %rd9;
st.local.u64 [%rd1+72], %rd8;
mov.u32 %r26, %ntid.x;
mov.u32 %r27, %ctaid.x;
mov.u32 %r28, %tid.x;
mad.lo.s32 %r1, %r26, %r27, %r28;
mul.lo.s32 %r29, %r21, %r25;
div.u32 %r2, %r1, %r21;
setp.ge.s32	%p1, %r1, %r29;
selp.b32	%r30, -1, 0, %p1;
add.s32 %r3, %r30, %r20;
mul.lo.s32 %r31, %r21, %r2;
sub.s32 %r57, %r1, %r31;
setp.lt.s32	%p2, %r1, %r29;
@%p2 bra BB109_2;
bra.uni BB109_1;

BB109_2:
ld.local.u32 %r54, [%rd2];
ld.local.u64 %rd23, [%rd2];
cvt.u32.u64	%r55, %rd23;
mul.lo.s32 %r40, %r55, %r2;
ld.local.u32 %r41, [%rd2+-4];
mul.lo.s32 %r56, %r40, %r41;
bra.uni BB109_3;

BB109_1:
ld.local.v2.u32 {%r54, %r33}, [%rd2];
ld.local.u64 %rd23, [%rd2];
cvt.u32.u64	%r55, %rd23;
ld.local.u32 %r34, [%rd2+-4];
ld.local.u32 %r35, [%rd2+8];
mul.lo.s32 %r36, %r34, %r35;
sub.s32 %r37, %r2, %r35;
add.s32 %r38, %r34, -1;
mad.lo.s32 %r39, %r38, %r37, %r36;
mul.lo.s32 %r56, %r39, %r55;

BB109_3:
ld.local.u32 %r42, [%rd2+-8];
mul.lo.s32 %r43, %r42, 6;
setp.lt.u32	%p3, %r1, %r43;
mul.lo.s32 %r44, %r55, %r3;
setp.lt.u32	%p4, %r57, %r44;
and.pred %p5, %p3, %p4;
@!%p5 bra BB109_6;
bra.uni BB109_4;

BB109_4:
mul.wide.s32 %rd16, %r2, 8;
add.s64 %rd17, %rd1, %rd16;
ld.local.u64 %rd6, [%rd17+32];
ld.local.u64 %rd7, [%rd2+16];
mul.lo.s32 %r14, %r54, %r3;
shr.u64 %rd18, %rd23, 32;
cvt.u32.u64	%r15, %rd18;
mov.u32 %r58, %r57;

BB109_5:
mul.wide.s32 %rd19, %r58, 16;
add.s64 %rd20, %rd6, %rd19;
add.s32 %r45, %r57, %r56;
mul.wide.s32 %rd21, %r45, 16;
add.s64 %rd22, %rd7, %rd21;
ld.v4.u32 {%r46, %r47, %r48, %r49}, [%rd22];
st.v4.u32 [%rd20], {%r46, %r47, %r48, %r49};
add.s32 %r58, %r15, %r58;
add.s32 %r57, %r54, %r57;
setp.lt.u32	%p6, %r57, %r14;
@%p6 bra BB109_5;

BB109_6:
ret;
}


.visible .entry _Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li7EEv19dcontrol_split_sr_tIXT0_EjE(
.param .align 8 .b8 _Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li7EEv19dcontrol_split_sr_tIXT0_EjE_param_0[88]
)
{
.local .align 8 .b8 __local_depot110[88];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<59>;
.reg .b64 %rd<25>;


mov.u64 %SPL, __local_depot110;
ld.param.u64 %rd8, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li7EEv19dcontrol_split_sr_tIXT0_EjE_param_0+80];
ld.param.u64 %rd9, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li7EEv19dcontrol_split_sr_tIXT0_EjE_param_0+72];
ld.param.u64 %rd10, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li7EEv19dcontrol_split_sr_tIXT0_EjE_param_0+64];
ld.param.u64 %rd11, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li7EEv19dcontrol_split_sr_tIXT0_EjE_param_0+56];
ld.param.u64 %rd12, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li7EEv19dcontrol_split_sr_tIXT0_EjE_param_0+48];
ld.param.u64 %rd13, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li7EEv19dcontrol_split_sr_tIXT0_EjE_param_0+40];
ld.param.u64 %rd14, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li7EEv19dcontrol_split_sr_tIXT0_EjE_param_0+32];
ld.param.u64 %rd15, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li7EEv19dcontrol_split_sr_tIXT0_EjE_param_0+24];
add.u64 %rd1, %SPL, 0;
ld.param.u32 %r20, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li7EEv19dcontrol_split_sr_tIXT0_EjE_param_0+4];
ld.param.u32 %r21, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li7EEv19dcontrol_split_sr_tIXT0_EjE_param_0];
st.local.v2.u32 [%rd1], {%r21, %r20};
add.s64 %rd2, %rd1, 8;
ld.param.u32 %r22, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li7EEv19dcontrol_split_sr_tIXT0_EjE_param_0+12];
ld.param.u32 %r23, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li7EEv19dcontrol_split_sr_tIXT0_EjE_param_0+8];
st.local.v2.u32 [%rd1+8], {%r23, %r22};
ld.param.u32 %r24, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li7EEv19dcontrol_split_sr_tIXT0_EjE_param_0+20];
ld.param.u32 %r25, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li7EEv19dcontrol_split_sr_tIXT0_EjE_param_0+16];
st.local.v2.u32 [%rd1+16], {%r25, %r24};
st.local.u64 [%rd1+24], %rd15;
st.local.u64 [%rd1+32], %rd14;
st.local.u64 [%rd1+40], %rd13;
st.local.u64 [%rd1+48], %rd12;
st.local.u64 [%rd1+56], %rd11;
st.local.u64 [%rd1+64], %rd10;
st.local.u64 [%rd1+72], %rd9;
st.local.u64 [%rd1+80], %rd8;
mov.u32 %r26, %ntid.x;
mov.u32 %r27, %ctaid.x;
mov.u32 %r28, %tid.x;
mad.lo.s32 %r1, %r26, %r27, %r28;
mul.lo.s32 %r29, %r21, %r25;
div.u32 %r2, %r1, %r21;
setp.ge.s32	%p1, %r1, %r29;
selp.b32	%r30, -1, 0, %p1;
add.s32 %r3, %r30, %r20;
mul.lo.s32 %r31, %r21, %r2;
sub.s32 %r57, %r1, %r31;
setp.lt.s32	%p2, %r1, %r29;
@%p2 bra BB110_2;
bra.uni BB110_1;

BB110_2:
ld.local.u32 %r54, [%rd2];
ld.local.u64 %rd24, [%rd2];
cvt.u32.u64	%r55, %rd24;
mul.lo.s32 %r40, %r55, %r2;
ld.local.u32 %r41, [%rd2+-4];
mul.lo.s32 %r56, %r40, %r41;
bra.uni BB110_3;

BB110_1:
ld.local.v2.u32 {%r54, %r33}, [%rd2];
ld.local.u64 %rd24, [%rd2];
cvt.u32.u64	%r55, %rd24;
ld.local.u32 %r34, [%rd2+-4];
ld.local.u32 %r35, [%rd2+8];
mul.lo.s32 %r36, %r34, %r35;
sub.s32 %r37, %r2, %r35;
add.s32 %r38, %r34, -1;
mad.lo.s32 %r39, %r38, %r37, %r36;
mul.lo.s32 %r56, %r39, %r55;

BB110_3:
ld.local.u32 %r42, [%rd2+-8];
mul.lo.s32 %r43, %r42, 7;
setp.lt.u32	%p3, %r1, %r43;
mul.lo.s32 %r44, %r55, %r3;
setp.lt.u32	%p4, %r57, %r44;
and.pred %p5, %p3, %p4;
@!%p5 bra BB110_6;
bra.uni BB110_4;

BB110_4:
mul.wide.s32 %rd17, %r2, 8;
add.s64 %rd18, %rd1, %rd17;
ld.local.u64 %rd6, [%rd18+32];
ld.local.u64 %rd7, [%rd2+16];
mul.lo.s32 %r14, %r54, %r3;
shr.u64 %rd19, %rd24, 32;
cvt.u32.u64	%r15, %rd19;
mov.u32 %r58, %r57;

BB110_5:
mul.wide.s32 %rd20, %r58, 16;
add.s64 %rd21, %rd6, %rd20;
add.s32 %r45, %r57, %r56;
mul.wide.s32 %rd22, %r45, 16;
add.s64 %rd23, %rd7, %rd22;
ld.v4.u32 {%r46, %r47, %r48, %r49}, [%rd23];
st.v4.u32 [%rd21], {%r46, %r47, %r48, %r49};
add.s32 %r58, %r15, %r58;
add.s32 %r57, %r54, %r57;
setp.lt.u32	%p6, %r57, %r14;
@%p6 bra BB110_5;

BB110_6:
ret;
}


.visible .entry _Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li8EEv19dcontrol_split_sr_tIXT0_EjE(
.param .align 8 .b8 _Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li8EEv19dcontrol_split_sr_tIXT0_EjE_param_0[96]
)
{
.local .align 8 .b8 __local_depot111[96];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<59>;
.reg .b64 %rd<26>;


mov.u64 %SPL, __local_depot111;
ld.param.u64 %rd8, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li8EEv19dcontrol_split_sr_tIXT0_EjE_param_0+88];
ld.param.u64 %rd9, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li8EEv19dcontrol_split_sr_tIXT0_EjE_param_0+80];
ld.param.u64 %rd10, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li8EEv19dcontrol_split_sr_tIXT0_EjE_param_0+72];
ld.param.u64 %rd11, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li8EEv19dcontrol_split_sr_tIXT0_EjE_param_0+64];
ld.param.u64 %rd12, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li8EEv19dcontrol_split_sr_tIXT0_EjE_param_0+56];
ld.param.u64 %rd13, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li8EEv19dcontrol_split_sr_tIXT0_EjE_param_0+48];
ld.param.u64 %rd14, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li8EEv19dcontrol_split_sr_tIXT0_EjE_param_0+40];
ld.param.u64 %rd15, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li8EEv19dcontrol_split_sr_tIXT0_EjE_param_0+32];
ld.param.u64 %rd16, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li8EEv19dcontrol_split_sr_tIXT0_EjE_param_0+24];
add.u64 %rd1, %SPL, 0;
ld.param.u32 %r20, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li8EEv19dcontrol_split_sr_tIXT0_EjE_param_0+4];
ld.param.u32 %r21, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li8EEv19dcontrol_split_sr_tIXT0_EjE_param_0];
st.local.v2.u32 [%rd1], {%r21, %r20};
add.s64 %rd2, %rd1, 8;
ld.param.u32 %r22, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li8EEv19dcontrol_split_sr_tIXT0_EjE_param_0+12];
ld.param.u32 %r23, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li8EEv19dcontrol_split_sr_tIXT0_EjE_param_0+8];
st.local.v2.u32 [%rd1+8], {%r23, %r22};
ld.param.u32 %r24, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li8EEv19dcontrol_split_sr_tIXT0_EjE_param_0+20];
ld.param.u32 %r25, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li8EEv19dcontrol_split_sr_tIXT0_EjE_param_0+16];
st.local.v2.u32 [%rd1+16], {%r25, %r24};
st.local.u64 [%rd1+24], %rd16;
st.local.u64 [%rd1+32], %rd15;
st.local.u64 [%rd1+40], %rd14;
st.local.u64 [%rd1+48], %rd13;
st.local.u64 [%rd1+56], %rd12;
st.local.u64 [%rd1+64], %rd11;
st.local.u64 [%rd1+72], %rd10;
st.local.u64 [%rd1+80], %rd9;
st.local.u64 [%rd1+88], %rd8;
mov.u32 %r26, %ntid.x;
mov.u32 %r27, %ctaid.x;
mov.u32 %r28, %tid.x;
mad.lo.s32 %r1, %r26, %r27, %r28;
mul.lo.s32 %r29, %r21, %r25;
div.u32 %r2, %r1, %r21;
setp.ge.s32	%p1, %r1, %r29;
selp.b32	%r30, -1, 0, %p1;
add.s32 %r3, %r30, %r20;
mul.lo.s32 %r31, %r21, %r2;
sub.s32 %r57, %r1, %r31;
setp.lt.s32	%p2, %r1, %r29;
@%p2 bra BB111_2;
bra.uni BB111_1;

BB111_2:
ld.local.u32 %r54, [%rd2];
ld.local.u64 %rd25, [%rd2];
cvt.u32.u64	%r55, %rd25;
mul.lo.s32 %r40, %r55, %r2;
ld.local.u32 %r41, [%rd2+-4];
mul.lo.s32 %r56, %r40, %r41;
bra.uni BB111_3;

BB111_1:
ld.local.v2.u32 {%r54, %r33}, [%rd2];
ld.local.u64 %rd25, [%rd2];
cvt.u32.u64	%r55, %rd25;
ld.local.u32 %r34, [%rd2+-4];
ld.local.u32 %r35, [%rd2+8];
mul.lo.s32 %r36, %r34, %r35;
sub.s32 %r37, %r2, %r35;
add.s32 %r38, %r34, -1;
mad.lo.s32 %r39, %r38, %r37, %r36;
mul.lo.s32 %r56, %r39, %r55;

BB111_3:
ld.local.u32 %r42, [%rd2+-8];
shl.b32 %r43, %r42, 3;
setp.lt.u32	%p3, %r1, %r43;
mul.lo.s32 %r44, %r55, %r3;
setp.lt.u32	%p4, %r57, %r44;
and.pred %p5, %p3, %p4;
@!%p5 bra BB111_6;
bra.uni BB111_4;

BB111_4:
mul.wide.s32 %rd18, %r2, 8;
add.s64 %rd19, %rd1, %rd18;
ld.local.u64 %rd6, [%rd19+32];
ld.local.u64 %rd7, [%rd2+16];
mul.lo.s32 %r14, %r54, %r3;
shr.u64 %rd20, %rd25, 32;
cvt.u32.u64	%r15, %rd20;
mov.u32 %r58, %r57;

BB111_5:
mul.wide.s32 %rd21, %r58, 16;
add.s64 %rd22, %rd6, %rd21;
add.s32 %r45, %r57, %r56;
mul.wide.s32 %rd23, %r45, 16;
add.s64 %rd24, %rd7, %rd23;
ld.v4.u32 {%r46, %r47, %r48, %r49}, [%rd24];
st.v4.u32 [%rd22], {%r46, %r47, %r48, %r49};
add.s32 %r58, %r15, %r58;
add.s32 %r57, %r54, %r57;
setp.lt.u32	%p6, %r57, %r14;
@%p6 bra BB111_5;

BB111_6:
ret;
}


.visible .entry _Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li9EEv19dcontrol_split_sr_tIXT0_EjE(
.param .align 8 .b8 _Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li9EEv19dcontrol_split_sr_tIXT0_EjE_param_0[104]
)
{
.local .align 8 .b8 __local_depot112[104];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<59>;
.reg .b64 %rd<27>;


mov.u64 %SPL, __local_depot112;
ld.param.u64 %rd8, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li9EEv19dcontrol_split_sr_tIXT0_EjE_param_0+96];
ld.param.u64 %rd9, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li9EEv19dcontrol_split_sr_tIXT0_EjE_param_0+88];
ld.param.u64 %rd10, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li9EEv19dcontrol_split_sr_tIXT0_EjE_param_0+80];
ld.param.u64 %rd11, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li9EEv19dcontrol_split_sr_tIXT0_EjE_param_0+72];
ld.param.u64 %rd12, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li9EEv19dcontrol_split_sr_tIXT0_EjE_param_0+64];
ld.param.u64 %rd13, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li9EEv19dcontrol_split_sr_tIXT0_EjE_param_0+56];
ld.param.u64 %rd14, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li9EEv19dcontrol_split_sr_tIXT0_EjE_param_0+48];
ld.param.u64 %rd15, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li9EEv19dcontrol_split_sr_tIXT0_EjE_param_0+40];
ld.param.u64 %rd16, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li9EEv19dcontrol_split_sr_tIXT0_EjE_param_0+32];
ld.param.u64 %rd17, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li9EEv19dcontrol_split_sr_tIXT0_EjE_param_0+24];
add.u64 %rd1, %SPL, 0;
ld.param.u32 %r20, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li9EEv19dcontrol_split_sr_tIXT0_EjE_param_0+4];
ld.param.u32 %r21, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li9EEv19dcontrol_split_sr_tIXT0_EjE_param_0];
st.local.v2.u32 [%rd1], {%r21, %r20};
add.s64 %rd2, %rd1, 8;
ld.param.u32 %r22, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li9EEv19dcontrol_split_sr_tIXT0_EjE_param_0+12];
ld.param.u32 %r23, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li9EEv19dcontrol_split_sr_tIXT0_EjE_param_0+8];
st.local.v2.u32 [%rd1+8], {%r23, %r22};
ld.param.u32 %r24, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li9EEv19dcontrol_split_sr_tIXT0_EjE_param_0+20];
ld.param.u32 %r25, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li9EEv19dcontrol_split_sr_tIXT0_EjE_param_0+16];
st.local.v2.u32 [%rd1+16], {%r25, %r24};
st.local.u64 [%rd1+24], %rd17;
st.local.u64 [%rd1+32], %rd16;
st.local.u64 [%rd1+40], %rd15;
st.local.u64 [%rd1+48], %rd14;
st.local.u64 [%rd1+56], %rd13;
st.local.u64 [%rd1+64], %rd12;
st.local.u64 [%rd1+72], %rd11;
st.local.u64 [%rd1+80], %rd10;
st.local.u64 [%rd1+88], %rd9;
st.local.u64 [%rd1+96], %rd8;
mov.u32 %r26, %ntid.x;
mov.u32 %r27, %ctaid.x;
mov.u32 %r28, %tid.x;
mad.lo.s32 %r1, %r26, %r27, %r28;
mul.lo.s32 %r29, %r21, %r25;
div.u32 %r2, %r1, %r21;
setp.ge.s32	%p1, %r1, %r29;
selp.b32	%r30, -1, 0, %p1;
add.s32 %r3, %r30, %r20;
mul.lo.s32 %r31, %r21, %r2;
sub.s32 %r57, %r1, %r31;
setp.lt.s32	%p2, %r1, %r29;
@%p2 bra BB112_2;
bra.uni BB112_1;

BB112_2:
ld.local.u32 %r54, [%rd2];
ld.local.u64 %rd26, [%rd2];
cvt.u32.u64	%r55, %rd26;
mul.lo.s32 %r40, %r55, %r2;
ld.local.u32 %r41, [%rd2+-4];
mul.lo.s32 %r56, %r40, %r41;
bra.uni BB112_3;

BB112_1:
ld.local.v2.u32 {%r54, %r33}, [%rd2];
ld.local.u64 %rd26, [%rd2];
cvt.u32.u64	%r55, %rd26;
ld.local.u32 %r34, [%rd2+-4];
ld.local.u32 %r35, [%rd2+8];
mul.lo.s32 %r36, %r34, %r35;
sub.s32 %r37, %r2, %r35;
add.s32 %r38, %r34, -1;
mad.lo.s32 %r39, %r38, %r37, %r36;
mul.lo.s32 %r56, %r39, %r55;

BB112_3:
ld.local.u32 %r42, [%rd2+-8];
mul.lo.s32 %r43, %r42, 9;
setp.lt.u32	%p3, %r1, %r43;
mul.lo.s32 %r44, %r55, %r3;
setp.lt.u32	%p4, %r57, %r44;
and.pred %p5, %p3, %p4;
@!%p5 bra BB112_6;
bra.uni BB112_4;

BB112_4:
mul.wide.s32 %rd19, %r2, 8;
add.s64 %rd20, %rd1, %rd19;
ld.local.u64 %rd6, [%rd20+32];
ld.local.u64 %rd7, [%rd2+16];
mul.lo.s32 %r14, %r54, %r3;
shr.u64 %rd21, %rd26, 32;
cvt.u32.u64	%r15, %rd21;
mov.u32 %r58, %r57;

BB112_5:
mul.wide.s32 %rd22, %r58, 16;
add.s64 %rd23, %rd6, %rd22;
add.s32 %r45, %r57, %r56;
mul.wide.s32 %rd24, %r45, 16;
add.s64 %rd25, %rd7, %rd24;
ld.v4.u32 {%r46, %r47, %r48, %r49}, [%rd25];
st.v4.u32 [%rd23], {%r46, %r47, %r48, %r49};
add.s32 %r58, %r15, %r58;
add.s32 %r57, %r54, %r57;
setp.lt.u32	%p6, %r57, %r14;
@%p6 bra BB112_5;

BB112_6:
ret;
}


.visible .entry _Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li10EEv19dcontrol_split_sr_tIXT0_EjE(
.param .align 8 .b8 _Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li10EEv19dcontrol_split_sr_tIXT0_EjE_param_0[112]
)
{
.local .align 8 .b8 __local_depot113[112];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<59>;
.reg .b64 %rd<28>;


mov.u64 %SPL, __local_depot113;
ld.param.u64 %rd8, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li10EEv19dcontrol_split_sr_tIXT0_EjE_param_0+104];
ld.param.u64 %rd9, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li10EEv19dcontrol_split_sr_tIXT0_EjE_param_0+96];
ld.param.u64 %rd10, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li10EEv19dcontrol_split_sr_tIXT0_EjE_param_0+88];
ld.param.u64 %rd11, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li10EEv19dcontrol_split_sr_tIXT0_EjE_param_0+80];
ld.param.u64 %rd12, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li10EEv19dcontrol_split_sr_tIXT0_EjE_param_0+72];
ld.param.u64 %rd13, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li10EEv19dcontrol_split_sr_tIXT0_EjE_param_0+64];
ld.param.u64 %rd14, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li10EEv19dcontrol_split_sr_tIXT0_EjE_param_0+56];
ld.param.u64 %rd15, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li10EEv19dcontrol_split_sr_tIXT0_EjE_param_0+48];
ld.param.u64 %rd16, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li10EEv19dcontrol_split_sr_tIXT0_EjE_param_0+40];
ld.param.u64 %rd17, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li10EEv19dcontrol_split_sr_tIXT0_EjE_param_0+32];
ld.param.u64 %rd18, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li10EEv19dcontrol_split_sr_tIXT0_EjE_param_0+24];
add.u64 %rd1, %SPL, 0;
ld.param.u32 %r20, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li10EEv19dcontrol_split_sr_tIXT0_EjE_param_0+4];
ld.param.u32 %r21, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li10EEv19dcontrol_split_sr_tIXT0_EjE_param_0];
st.local.v2.u32 [%rd1], {%r21, %r20};
add.s64 %rd2, %rd1, 8;
ld.param.u32 %r22, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li10EEv19dcontrol_split_sr_tIXT0_EjE_param_0+12];
ld.param.u32 %r23, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li10EEv19dcontrol_split_sr_tIXT0_EjE_param_0+8];
st.local.v2.u32 [%rd1+8], {%r23, %r22};
ld.param.u32 %r24, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li10EEv19dcontrol_split_sr_tIXT0_EjE_param_0+20];
ld.param.u32 %r25, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li10EEv19dcontrol_split_sr_tIXT0_EjE_param_0+16];
st.local.v2.u32 [%rd1+16], {%r25, %r24};
st.local.u64 [%rd1+24], %rd18;
st.local.u64 [%rd1+32], %rd17;
st.local.u64 [%rd1+40], %rd16;
st.local.u64 [%rd1+48], %rd15;
st.local.u64 [%rd1+56], %rd14;
st.local.u64 [%rd1+64], %rd13;
st.local.u64 [%rd1+72], %rd12;
st.local.u64 [%rd1+80], %rd11;
st.local.u64 [%rd1+88], %rd10;
st.local.u64 [%rd1+96], %rd9;
st.local.u64 [%rd1+104], %rd8;
mov.u32 %r26, %ntid.x;
mov.u32 %r27, %ctaid.x;
mov.u32 %r28, %tid.x;
mad.lo.s32 %r1, %r26, %r27, %r28;
mul.lo.s32 %r29, %r21, %r25;
div.u32 %r2, %r1, %r21;
setp.ge.s32	%p1, %r1, %r29;
selp.b32	%r30, -1, 0, %p1;
add.s32 %r3, %r30, %r20;
mul.lo.s32 %r31, %r21, %r2;
sub.s32 %r57, %r1, %r31;
setp.lt.s32	%p2, %r1, %r29;
@%p2 bra BB113_2;
bra.uni BB113_1;

BB113_2:
ld.local.u32 %r54, [%rd2];
ld.local.u64 %rd27, [%rd2];
cvt.u32.u64	%r55, %rd27;
mul.lo.s32 %r40, %r55, %r2;
ld.local.u32 %r41, [%rd2+-4];
mul.lo.s32 %r56, %r40, %r41;
bra.uni BB113_3;

BB113_1:
ld.local.v2.u32 {%r54, %r33}, [%rd2];
ld.local.u64 %rd27, [%rd2];
cvt.u32.u64	%r55, %rd27;
ld.local.u32 %r34, [%rd2+-4];
ld.local.u32 %r35, [%rd2+8];
mul.lo.s32 %r36, %r34, %r35;
sub.s32 %r37, %r2, %r35;
add.s32 %r38, %r34, -1;
mad.lo.s32 %r39, %r38, %r37, %r36;
mul.lo.s32 %r56, %r39, %r55;

BB113_3:
ld.local.u32 %r42, [%rd2+-8];
mul.lo.s32 %r43, %r42, 10;
setp.lt.u32	%p3, %r1, %r43;
mul.lo.s32 %r44, %r55, %r3;
setp.lt.u32	%p4, %r57, %r44;
and.pred %p5, %p3, %p4;
@!%p5 bra BB113_6;
bra.uni BB113_4;

BB113_4:
mul.wide.s32 %rd20, %r2, 8;
add.s64 %rd21, %rd1, %rd20;
ld.local.u64 %rd6, [%rd21+32];
ld.local.u64 %rd7, [%rd2+16];
mul.lo.s32 %r14, %r54, %r3;
shr.u64 %rd22, %rd27, 32;
cvt.u32.u64	%r15, %rd22;
mov.u32 %r58, %r57;

BB113_5:
mul.wide.s32 %rd23, %r58, 16;
add.s64 %rd24, %rd6, %rd23;
add.s32 %r45, %r57, %r56;
mul.wide.s32 %rd25, %r45, 16;
add.s64 %rd26, %rd7, %rd25;
ld.v4.u32 {%r46, %r47, %r48, %r49}, [%rd26];
st.v4.u32 [%rd24], {%r46, %r47, %r48, %r49};
add.s32 %r58, %r15, %r58;
add.s32 %r57, %r54, %r57;
setp.lt.u32	%p6, %r57, %r14;
@%p6 bra BB113_5;

BB113_6:
ret;
}


.visible .entry _Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li11EEv19dcontrol_split_sr_tIXT0_EjE(
.param .align 8 .b8 _Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li11EEv19dcontrol_split_sr_tIXT0_EjE_param_0[120]
)
{
.local .align 8 .b8 __local_depot114[120];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<59>;
.reg .b64 %rd<29>;


mov.u64 %SPL, __local_depot114;
ld.param.u64 %rd8, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li11EEv19dcontrol_split_sr_tIXT0_EjE_param_0+112];
ld.param.u64 %rd9, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li11EEv19dcontrol_split_sr_tIXT0_EjE_param_0+104];
ld.param.u64 %rd10, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li11EEv19dcontrol_split_sr_tIXT0_EjE_param_0+96];
ld.param.u64 %rd11, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li11EEv19dcontrol_split_sr_tIXT0_EjE_param_0+88];
ld.param.u64 %rd12, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li11EEv19dcontrol_split_sr_tIXT0_EjE_param_0+80];
ld.param.u64 %rd13, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li11EEv19dcontrol_split_sr_tIXT0_EjE_param_0+72];
ld.param.u64 %rd14, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li11EEv19dcontrol_split_sr_tIXT0_EjE_param_0+64];
ld.param.u64 %rd15, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li11EEv19dcontrol_split_sr_tIXT0_EjE_param_0+56];
ld.param.u64 %rd16, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li11EEv19dcontrol_split_sr_tIXT0_EjE_param_0+48];
ld.param.u64 %rd17, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li11EEv19dcontrol_split_sr_tIXT0_EjE_param_0+40];
ld.param.u64 %rd18, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li11EEv19dcontrol_split_sr_tIXT0_EjE_param_0+32];
ld.param.u64 %rd19, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li11EEv19dcontrol_split_sr_tIXT0_EjE_param_0+24];
add.u64 %rd1, %SPL, 0;
ld.param.u32 %r20, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li11EEv19dcontrol_split_sr_tIXT0_EjE_param_0+4];
ld.param.u32 %r21, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li11EEv19dcontrol_split_sr_tIXT0_EjE_param_0];
st.local.v2.u32 [%rd1], {%r21, %r20};
add.s64 %rd2, %rd1, 8;
ld.param.u32 %r22, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li11EEv19dcontrol_split_sr_tIXT0_EjE_param_0+12];
ld.param.u32 %r23, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li11EEv19dcontrol_split_sr_tIXT0_EjE_param_0+8];
st.local.v2.u32 [%rd1+8], {%r23, %r22};
ld.param.u32 %r24, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li11EEv19dcontrol_split_sr_tIXT0_EjE_param_0+20];
ld.param.u32 %r25, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li11EEv19dcontrol_split_sr_tIXT0_EjE_param_0+16];
st.local.v2.u32 [%rd1+16], {%r25, %r24};
st.local.u64 [%rd1+24], %rd19;
st.local.u64 [%rd1+32], %rd18;
st.local.u64 [%rd1+40], %rd17;
st.local.u64 [%rd1+48], %rd16;
st.local.u64 [%rd1+56], %rd15;
st.local.u64 [%rd1+64], %rd14;
st.local.u64 [%rd1+72], %rd13;
st.local.u64 [%rd1+80], %rd12;
st.local.u64 [%rd1+88], %rd11;
st.local.u64 [%rd1+96], %rd10;
st.local.u64 [%rd1+104], %rd9;
st.local.u64 [%rd1+112], %rd8;
mov.u32 %r26, %ntid.x;
mov.u32 %r27, %ctaid.x;
mov.u32 %r28, %tid.x;
mad.lo.s32 %r1, %r26, %r27, %r28;
mul.lo.s32 %r29, %r21, %r25;
div.u32 %r2, %r1, %r21;
setp.ge.s32	%p1, %r1, %r29;
selp.b32	%r30, -1, 0, %p1;
add.s32 %r3, %r30, %r20;
mul.lo.s32 %r31, %r21, %r2;
sub.s32 %r57, %r1, %r31;
setp.lt.s32	%p2, %r1, %r29;
@%p2 bra BB114_2;
bra.uni BB114_1;

BB114_2:
ld.local.u32 %r54, [%rd2];
ld.local.u64 %rd28, [%rd2];
cvt.u32.u64	%r55, %rd28;
mul.lo.s32 %r40, %r55, %r2;
ld.local.u32 %r41, [%rd2+-4];
mul.lo.s32 %r56, %r40, %r41;
bra.uni BB114_3;

BB114_1:
ld.local.v2.u32 {%r54, %r33}, [%rd2];
ld.local.u64 %rd28, [%rd2];
cvt.u32.u64	%r55, %rd28;
ld.local.u32 %r34, [%rd2+-4];
ld.local.u32 %r35, [%rd2+8];
mul.lo.s32 %r36, %r34, %r35;
sub.s32 %r37, %r2, %r35;
add.s32 %r38, %r34, -1;
mad.lo.s32 %r39, %r38, %r37, %r36;
mul.lo.s32 %r56, %r39, %r55;

BB114_3:
ld.local.u32 %r42, [%rd2+-8];
mul.lo.s32 %r43, %r42, 11;
setp.lt.u32	%p3, %r1, %r43;
mul.lo.s32 %r44, %r55, %r3;
setp.lt.u32	%p4, %r57, %r44;
and.pred %p5, %p3, %p4;
@!%p5 bra BB114_6;
bra.uni BB114_4;

BB114_4:
mul.wide.s32 %rd21, %r2, 8;
add.s64 %rd22, %rd1, %rd21;
ld.local.u64 %rd6, [%rd22+32];
ld.local.u64 %rd7, [%rd2+16];
mul.lo.s32 %r14, %r54, %r3;
shr.u64 %rd23, %rd28, 32;
cvt.u32.u64	%r15, %rd23;
mov.u32 %r58, %r57;

BB114_5:
mul.wide.s32 %rd24, %r58, 16;
add.s64 %rd25, %rd6, %rd24;
add.s32 %r45, %r57, %r56;
mul.wide.s32 %rd26, %r45, 16;
add.s64 %rd27, %rd7, %rd26;
ld.v4.u32 {%r46, %r47, %r48, %r49}, [%rd27];
st.v4.u32 [%rd25], {%r46, %r47, %r48, %r49};
add.s32 %r58, %r15, %r58;
add.s32 %r57, %r54, %r57;
setp.lt.u32	%p6, %r57, %r14;
@%p6 bra BB114_5;

BB114_6:
ret;
}


.visible .entry _Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li12EEv19dcontrol_split_sr_tIXT0_EjE(
.param .align 8 .b8 _Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li12EEv19dcontrol_split_sr_tIXT0_EjE_param_0[128]
)
{
.local .align 8 .b8 __local_depot115[128];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<118>;
.reg .b64 %rd<18>;


mov.u64 %SPL, __local_depot115;
mov.u64 %rd8, _Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li12EEv19dcontrol_split_sr_tIXT0_EjE_param_0;
add.u64 %rd1, %SPL, 0;
ld.param.v2.u32 {%r20, %r21}, [%rd8];
ld.param.v2.u32 {%r22, %r23}, [%rd8+8];
ld.param.v2.u32 {%r26, %r27}, [%rd8+16];
ld.param.v2.u32 {%r30, %r31}, [%rd8+24];
ld.param.v2.u32 {%r34, %r35}, [%rd8+32];
ld.param.v2.u32 {%r38, %r39}, [%rd8+40];
ld.param.v2.u32 {%r42, %r43}, [%rd8+48];
ld.param.v2.u32 {%r46, %r47}, [%rd8+56];
ld.param.v2.u32 {%r50, %r51}, [%rd8+64];
ld.param.v2.u32 {%r54, %r55}, [%rd8+72];
ld.param.v2.u32 {%r58, %r59}, [%rd8+80];
ld.param.v2.u32 {%r62, %r63}, [%rd8+88];
ld.param.v2.u32 {%r66, %r67}, [%rd8+96];
ld.param.v2.u32 {%r70, %r71}, [%rd8+104];
ld.param.v2.u32 {%r74, %r75}, [%rd8+112];
ld.param.v2.u32 {%r78, %r79}, [%rd8+120];
st.local.v2.u32 [%rd1], {%r20, %r21};
st.local.v2.u32 [%rd1+8], {%r22, %r23};
st.local.v2.u32 [%rd1+16], {%r26, %r27};
st.local.v2.u32 [%rd1+24], {%r30, %r31};
st.local.v2.u32 [%rd1+32], {%r34, %r35};
st.local.v2.u32 [%rd1+40], {%r38, %r39};
st.local.v2.u32 [%rd1+48], {%r42, %r43};
st.local.v2.u32 [%rd1+56], {%r46, %r47};
st.local.v2.u32 [%rd1+64], {%r50, %r51};
st.local.v2.u32 [%rd1+72], {%r54, %r55};
st.local.v2.u32 [%rd1+80], {%r58, %r59};
st.local.v2.u32 [%rd1+88], {%r62, %r63};
st.local.v2.u32 [%rd1+96], {%r66, %r67};
st.local.v2.u32 [%rd1+104], {%r70, %r71};
st.local.v2.u32 [%rd1+112], {%r74, %r75};
st.local.v2.u32 [%rd1+120], {%r78, %r79};
mov.u32 %r84, %ntid.x;
mov.u32 %r85, %ctaid.x;
mov.u32 %r86, %tid.x;
mad.lo.s32 %r1, %r84, %r85, %r86;
ld.param.u32 %r87, [%rd8+16];
mul.lo.s32 %r88, %r20, %r87;
div.u32 %r2, %r1, %r20;
setp.ge.s32	%p1, %r1, %r88;
selp.b32	%r89, -1, 0, %p1;
add.s32 %r3, %r89, %r21;
mul.lo.s32 %r90, %r20, %r2;
sub.s32 %r116, %r1, %r90;
setp.lt.s32	%p2, %r1, %r88;
@%p2 bra BB115_2;
bra.uni BB115_1;

BB115_2:
ld.local.u32 %r113, [%rd1+8];
ld.local.u64 %rd17, [%rd1+8];
cvt.u32.u64	%r114, %rd17;
mul.lo.s32 %r99, %r114, %r2;
ld.local.u32 %r100, [%rd1+4];
mul.lo.s32 %r115, %r99, %r100;
bra.uni BB115_3;

BB115_1:
ld.local.v2.u32 {%r113, %r92}, [%rd1+8];
ld.local.u64 %rd17, [%rd1+8];
cvt.u32.u64	%r114, %rd17;
ld.local.u32 %r93, [%rd1+4];
ld.local.u32 %r94, [%rd1+16];
mul.lo.s32 %r95, %r93, %r94;
sub.s32 %r96, %r2, %r94;
add.s32 %r97, %r93, -1;
mad.lo.s32 %r98, %r97, %r96, %r95;
mul.lo.s32 %r115, %r98, %r114;

BB115_3:
ld.local.u32 %r101, [%rd1];
mul.lo.s32 %r102, %r101, 12;
setp.lt.u32	%p3, %r1, %r102;
mul.lo.s32 %r103, %r114, %r3;
setp.lt.u32	%p4, %r116, %r103;
and.pred %p5, %p3, %p4;
@!%p5 bra BB115_6;
bra.uni BB115_4;

BB115_4:
mul.wide.s32 %rd10, %r2, 8;
add.s64 %rd11, %rd1, %rd10;
ld.local.u64 %rd6, [%rd11+32];
ld.local.u64 %rd7, [%rd1+24];
mul.lo.s32 %r14, %r113, %r3;
shr.u64 %rd12, %rd17, 32;
cvt.u32.u64	%r15, %rd12;
mov.u32 %r117, %r116;

BB115_5:
mul.wide.s32 %rd13, %r117, 16;
add.s64 %rd14, %rd6, %rd13;
add.s32 %r104, %r116, %r115;
mul.wide.s32 %rd15, %r104, 16;
add.s64 %rd16, %rd7, %rd15;
ld.v4.u32 {%r105, %r106, %r107, %r108}, [%rd16];
st.v4.u32 [%rd14], {%r105, %r106, %r107, %r108};
add.s32 %r117, %r15, %r117;
add.s32 %r116, %r113, %r116;
setp.lt.u32	%p6, %r116, %r14;
@%p6 bra BB115_5;

BB115_6:
ret;
}


.visible .entry _Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li13EEv19dcontrol_split_sr_tIXT0_EjE(
.param .align 8 .b8 _Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li13EEv19dcontrol_split_sr_tIXT0_EjE_param_0[136]
)
{
.reg .pred %p<7>;
.reg .b32 %r<52>;
.reg .b64 %rd<15>;


mov.b64	%rd4, _Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li13EEv19dcontrol_split_sr_tIXT0_EjE_param_0;
mov.u32 %r16, %ntid.x;
mov.u32 %r17, %ctaid.x;
mov.u32 %r18, %tid.x;
mad.lo.s32 %r19, %r16, %r17, %r18;
ld.param.v2.u32 {%r20, %r21}, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li13EEv19dcontrol_split_sr_tIXT0_EjE_param_0];
ld.param.u32 %r3, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li13EEv19dcontrol_split_sr_tIXT0_EjE_param_0+16];
mul.lo.s32 %r22, %r20, %r3;
div.u32 %r4, %r19, %r20;
setp.ge.s32	%p1, %r19, %r22;
selp.b32	%r23, -1, 0, %p1;
add.s32 %r5, %r23, %r21;
mul.lo.s32 %r24, %r20, %r4;
sub.s32 %r50, %r19, %r24;
setp.lt.s32	%p2, %r19, %r22;
ld.param.u32 %r7, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li13EEv19dcontrol_split_sr_tIXT0_EjE_param_0+8];
ld.param.u64 %rd1, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li13EEv19dcontrol_split_sr_tIXT0_EjE_param_0+8];
@%p2 bra BB116_2;
bra.uni BB116_1;

BB116_2:
cvt.u32.u64	%r30, %rd1;
mul.lo.s32 %r31, %r30, %r4;
mul.lo.s32 %r49, %r31, %r21;
bra.uni BB116_3;

BB116_1:
mul.lo.s32 %r25, %r21, %r3;
add.s32 %r26, %r21, -1;
sub.s32 %r27, %r4, %r3;
mad.lo.s32 %r28, %r26, %r27, %r25;
cvt.u32.u64	%r29, %rd1;
mul.lo.s32 %r49, %r28, %r29;

BB116_3:
mul.lo.s32 %r32, %r20, 13;
setp.lt.u32	%p3, %r19, %r32;
cvt.u32.u64	%r37, %rd1;
mul.lo.s32 %r38, %r37, %r5;
setp.lt.u32	%p4, %r50, %r38;
and.pred %p5, %p3, %p4;
@!%p5 bra BB116_6;
bra.uni BB116_4;

BB116_4:
mov.u64 %rd5, %rd4;
mul.wide.s32 %rd6, %r4, 8;
add.s64 %rd7, %rd5, %rd6;
ld.param.u64 %rd8, [%rd7+32];
cvta.to.global.u64 %rd2, %rd8;
ld.param.u64 %rd9, [%rd5+24];
cvta.to.global.u64 %rd3, %rd9;
mul.lo.s32 %r11, %r7, %r5;
mov.u32 %r51, %r50;

BB116_5:
mul.wide.s32 %rd10, %r51, 16;
add.s64 %rd11, %rd2, %rd10;
add.s32 %r39, %r50, %r49;
mul.wide.s32 %rd12, %r39, 16;
add.s64 %rd13, %rd3, %rd12;
ld.global.v4.u32 {%r40, %r41, %r42, %r43}, [%rd13];
st.global.v4.u32 [%rd11], {%r40, %r41, %r42, %r43};
shr.u64 %rd14, %rd1, 32;
cvt.u32.u64	%r48, %rd14;
add.s32 %r51, %r48, %r51;
add.s32 %r50, %r7, %r50;
setp.lt.u32	%p6, %r50, %r11;
@%p6 bra BB116_5;

BB116_6:
ret;
}


.visible .entry _Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li14EEv19dcontrol_split_sr_tIXT0_EjE(
.param .align 8 .b8 _Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li14EEv19dcontrol_split_sr_tIXT0_EjE_param_0[144]
)
{
.reg .pred %p<7>;
.reg .b32 %r<52>;
.reg .b64 %rd<15>;


mov.b64	%rd4, _Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li14EEv19dcontrol_split_sr_tIXT0_EjE_param_0;
mov.u32 %r16, %ntid.x;
mov.u32 %r17, %ctaid.x;
mov.u32 %r18, %tid.x;
mad.lo.s32 %r19, %r16, %r17, %r18;
ld.param.v2.u32 {%r20, %r21}, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li14EEv19dcontrol_split_sr_tIXT0_EjE_param_0];
ld.param.u32 %r3, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li14EEv19dcontrol_split_sr_tIXT0_EjE_param_0+16];
mul.lo.s32 %r22, %r20, %r3;
div.u32 %r4, %r19, %r20;
setp.ge.s32	%p1, %r19, %r22;
selp.b32	%r23, -1, 0, %p1;
add.s32 %r5, %r23, %r21;
mul.lo.s32 %r24, %r20, %r4;
sub.s32 %r50, %r19, %r24;
setp.lt.s32	%p2, %r19, %r22;
ld.param.u32 %r7, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li14EEv19dcontrol_split_sr_tIXT0_EjE_param_0+8];
ld.param.u64 %rd1, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li14EEv19dcontrol_split_sr_tIXT0_EjE_param_0+8];
@%p2 bra BB117_2;
bra.uni BB117_1;

BB117_2:
cvt.u32.u64	%r30, %rd1;
mul.lo.s32 %r31, %r30, %r4;
mul.lo.s32 %r49, %r31, %r21;
bra.uni BB117_3;

BB117_1:
mul.lo.s32 %r25, %r21, %r3;
add.s32 %r26, %r21, -1;
sub.s32 %r27, %r4, %r3;
mad.lo.s32 %r28, %r26, %r27, %r25;
cvt.u32.u64	%r29, %rd1;
mul.lo.s32 %r49, %r28, %r29;

BB117_3:
mul.lo.s32 %r32, %r20, 14;
setp.lt.u32	%p3, %r19, %r32;
cvt.u32.u64	%r37, %rd1;
mul.lo.s32 %r38, %r37, %r5;
setp.lt.u32	%p4, %r50, %r38;
and.pred %p5, %p3, %p4;
@!%p5 bra BB117_6;
bra.uni BB117_4;

BB117_4:
mov.u64 %rd5, %rd4;
mul.wide.s32 %rd6, %r4, 8;
add.s64 %rd7, %rd5, %rd6;
ld.param.u64 %rd8, [%rd7+32];
cvta.to.global.u64 %rd2, %rd8;
ld.param.u64 %rd9, [%rd5+24];
cvta.to.global.u64 %rd3, %rd9;
mul.lo.s32 %r11, %r7, %r5;
mov.u32 %r51, %r50;

BB117_5:
mul.wide.s32 %rd10, %r51, 16;
add.s64 %rd11, %rd2, %rd10;
add.s32 %r39, %r50, %r49;
mul.wide.s32 %rd12, %r39, 16;
add.s64 %rd13, %rd3, %rd12;
ld.global.v4.u32 {%r40, %r41, %r42, %r43}, [%rd13];
st.global.v4.u32 [%rd11], {%r40, %r41, %r42, %r43};
shr.u64 %rd14, %rd1, 32;
cvt.u32.u64	%r48, %rd14;
add.s32 %r51, %r48, %r51;
add.s32 %r50, %r7, %r50;
setp.lt.u32	%p6, %r50, %r11;
@%p6 bra BB117_5;

BB117_6:
ret;
}


.visible .entry _Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li15EEv19dcontrol_split_sr_tIXT0_EjE(
.param .align 8 .b8 _Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li15EEv19dcontrol_split_sr_tIXT0_EjE_param_0[152]
)
{
.reg .pred %p<7>;
.reg .b32 %r<52>;
.reg .b64 %rd<15>;


mov.b64	%rd4, _Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li15EEv19dcontrol_split_sr_tIXT0_EjE_param_0;
mov.u32 %r16, %ntid.x;
mov.u32 %r17, %ctaid.x;
mov.u32 %r18, %tid.x;
mad.lo.s32 %r19, %r16, %r17, %r18;
ld.param.v2.u32 {%r20, %r21}, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li15EEv19dcontrol_split_sr_tIXT0_EjE_param_0];
ld.param.u32 %r3, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li15EEv19dcontrol_split_sr_tIXT0_EjE_param_0+16];
mul.lo.s32 %r22, %r20, %r3;
div.u32 %r4, %r19, %r20;
setp.ge.s32	%p1, %r19, %r22;
selp.b32	%r23, -1, 0, %p1;
add.s32 %r5, %r23, %r21;
mul.lo.s32 %r24, %r20, %r4;
sub.s32 %r50, %r19, %r24;
setp.lt.s32	%p2, %r19, %r22;
ld.param.u32 %r7, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li15EEv19dcontrol_split_sr_tIXT0_EjE_param_0+8];
ld.param.u64 %rd1, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li15EEv19dcontrol_split_sr_tIXT0_EjE_param_0+8];
@%p2 bra BB118_2;
bra.uni BB118_1;

BB118_2:
cvt.u32.u64	%r30, %rd1;
mul.lo.s32 %r31, %r30, %r4;
mul.lo.s32 %r49, %r31, %r21;
bra.uni BB118_3;

BB118_1:
mul.lo.s32 %r25, %r21, %r3;
add.s32 %r26, %r21, -1;
sub.s32 %r27, %r4, %r3;
mad.lo.s32 %r28, %r26, %r27, %r25;
cvt.u32.u64	%r29, %rd1;
mul.lo.s32 %r49, %r28, %r29;

BB118_3:
mul.lo.s32 %r32, %r20, 15;
setp.lt.u32	%p3, %r19, %r32;
cvt.u32.u64	%r37, %rd1;
mul.lo.s32 %r38, %r37, %r5;
setp.lt.u32	%p4, %r50, %r38;
and.pred %p5, %p3, %p4;
@!%p5 bra BB118_6;
bra.uni BB118_4;

BB118_4:
mov.u64 %rd5, %rd4;
mul.wide.s32 %rd6, %r4, 8;
add.s64 %rd7, %rd5, %rd6;
ld.param.u64 %rd8, [%rd7+32];
cvta.to.global.u64 %rd2, %rd8;
ld.param.u64 %rd9, [%rd5+24];
cvta.to.global.u64 %rd3, %rd9;
mul.lo.s32 %r11, %r7, %r5;
mov.u32 %r51, %r50;

BB118_5:
mul.wide.s32 %rd10, %r51, 16;
add.s64 %rd11, %rd2, %rd10;
add.s32 %r39, %r50, %r49;
mul.wide.s32 %rd12, %r39, 16;
add.s64 %rd13, %rd3, %rd12;
ld.global.v4.u32 {%r40, %r41, %r42, %r43}, [%rd13];
st.global.v4.u32 [%rd11], {%r40, %r41, %r42, %r43};
shr.u64 %rd14, %rd1, 32;
cvt.u32.u64	%r48, %rd14;
add.s32 %r51, %r48, %r51;
add.s32 %r50, %r7, %r50;
setp.lt.u32	%p6, %r50, %r11;
@%p6 bra BB118_5;

BB118_6:
ret;
}


.visible .entry _Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li16EEv19dcontrol_split_sr_tIXT0_EjE(
.param .align 8 .b8 _Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li16EEv19dcontrol_split_sr_tIXT0_EjE_param_0[160]
)
{
.reg .pred %p<7>;
.reg .b32 %r<52>;
.reg .b64 %rd<15>;


mov.b64	%rd4, _Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li16EEv19dcontrol_split_sr_tIXT0_EjE_param_0;
mov.u32 %r16, %ntid.x;
mov.u32 %r17, %ctaid.x;
mov.u32 %r18, %tid.x;
mad.lo.s32 %r19, %r16, %r17, %r18;
ld.param.v2.u32 {%r20, %r21}, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li16EEv19dcontrol_split_sr_tIXT0_EjE_param_0];
ld.param.u32 %r3, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li16EEv19dcontrol_split_sr_tIXT0_EjE_param_0+16];
mul.lo.s32 %r22, %r20, %r3;
div.u32 %r4, %r19, %r20;
setp.ge.s32	%p1, %r19, %r22;
selp.b32	%r23, -1, 0, %p1;
add.s32 %r5, %r23, %r21;
mul.lo.s32 %r24, %r20, %r4;
sub.s32 %r50, %r19, %r24;
setp.lt.s32	%p2, %r19, %r22;
ld.param.u32 %r7, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li16EEv19dcontrol_split_sr_tIXT0_EjE_param_0+8];
ld.param.u64 %rd1, [_Z36mgpu_distribute_2D3D_sr_split_kernelI7double2Li16EEv19dcontrol_split_sr_tIXT0_EjE_param_0+8];
@%p2 bra BB119_2;
bra.uni BB119_1;

BB119_2:
cvt.u32.u64	%r30, %rd1;
mul.lo.s32 %r31, %r30, %r4;
mul.lo.s32 %r49, %r31, %r21;
bra.uni BB119_3;

BB119_1:
mul.lo.s32 %r25, %r21, %r3;
add.s32 %r26, %r21, -1;
sub.s32 %r27, %r4, %r3;
mad.lo.s32 %r28, %r26, %r27, %r25;
cvt.u32.u64	%r29, %rd1;
mul.lo.s32 %r49, %r28, %r29;

BB119_3:
shl.b32 %r32, %r20, 4;
setp.lt.u32	%p3, %r19, %r32;
cvt.u32.u64	%r37, %rd1;
mul.lo.s32 %r38, %r37, %r5;
setp.lt.u32	%p4, %r50, %r38;
and.pred %p5, %p3, %p4;
@!%p5 bra BB119_6;
bra.uni BB119_4;

BB119_4:
mov.u64 %rd5, %rd4;
mul.wide.s32 %rd6, %r4, 8;
add.s64 %rd7, %rd5, %rd6;
ld.param.u64 %rd8, [%rd7+32];
cvta.to.global.u64 %rd2, %rd8;
ld.param.u64 %rd9, [%rd5+24];
cvta.to.global.u64 %rd3, %rd9;
mul.lo.s32 %r11, %r7, %r5;
mov.u32 %r51, %r50;

BB119_5:
mul.wide.s32 %rd10, %r51, 16;
add.s64 %rd11, %rd2, %rd10;
add.s32 %r39, %r50, %r49;
mul.wide.s32 %rd12, %r39, 16;
add.s64 %rd13, %rd3, %rd12;
ld.global.v4.u32 {%r40, %r41, %r42, %r43}, [%rd13];
st.global.v4.u32 [%rd11], {%r40, %r41, %r42, %r43};
shr.u64 %rd14, %rd1, 32;
cvt.u32.u64	%r48, %rd14;
add.s32 %r51, %r48, %r51;
add.s32 %r50, %r7, %r50;
setp.lt.u32	%p6, %r50, %r11;
@%p6 bra BB119_5;

BB119_6:
ret;
}


