
Pecman_de.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000067a4  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000190  08006944  08006944  00007944  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006ad4  08006ad4  0000806c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006ad4  08006ad4  00007ad4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006adc  08006adc  0000806c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006adc  08006adc  00007adc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006ae0  08006ae0  00007ae0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08006ae4  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000354  2000006c  08006b50  0000806c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003c0  08006b50  000083c0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000806c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011ee5  00000000  00000000  0000809c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000026a6  00000000  00000000  00019f81  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001168  00000000  00000000  0001c628  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000dbe  00000000  00000000  0001d790  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018f11  00000000  00000000  0001e54e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014bff  00000000  00000000  0003745f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009eb15  00000000  00000000  0004c05e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000eab73  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005410  00000000  00000000  000eabb8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006f  00000000  00000000  000effc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000006c 	.word	0x2000006c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800692c 	.word	0x0800692c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000070 	.word	0x20000070
 80001dc:	0800692c 	.word	0x0800692c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c1;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD 0x4E // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b086      	sub	sp, #24
 80005b0:	af02      	add	r7, sp, #8
 80005b2:	4603      	mov	r3, r0
 80005b4:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 80005b6:	79fb      	ldrb	r3, [r7, #7]
 80005b8:	f023 030f 	bic.w	r3, r3, #15
 80005bc:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 80005be:	79fb      	ldrb	r3, [r7, #7]
 80005c0:	011b      	lsls	r3, r3, #4
 80005c2:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 80005c4:	7bfb      	ldrb	r3, [r7, #15]
 80005c6:	f043 030c 	orr.w	r3, r3, #12
 80005ca:	b2db      	uxtb	r3, r3
 80005cc:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 80005ce:	7bfb      	ldrb	r3, [r7, #15]
 80005d0:	f043 0308 	orr.w	r3, r3, #8
 80005d4:	b2db      	uxtb	r3, r3
 80005d6:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 80005d8:	7bbb      	ldrb	r3, [r7, #14]
 80005da:	f043 030c 	orr.w	r3, r3, #12
 80005de:	b2db      	uxtb	r3, r3
 80005e0:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 80005e2:	7bbb      	ldrb	r3, [r7, #14]
 80005e4:	f043 0308 	orr.w	r3, r3, #8
 80005e8:	b2db      	uxtb	r3, r3
 80005ea:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 80005ec:	f107 0208 	add.w	r2, r7, #8
 80005f0:	2364      	movs	r3, #100	@ 0x64
 80005f2:	9300      	str	r3, [sp, #0]
 80005f4:	2304      	movs	r3, #4
 80005f6:	214e      	movs	r1, #78	@ 0x4e
 80005f8:	4803      	ldr	r0, [pc, #12]	@ (8000608 <lcd_send_cmd+0x5c>)
 80005fa:	f002 ff4f 	bl	800349c <HAL_I2C_Master_Transmit>
}
 80005fe:	bf00      	nop
 8000600:	3710      	adds	r7, #16
 8000602:	46bd      	mov	sp, r7
 8000604:	bd80      	pop	{r7, pc}
 8000606:	bf00      	nop
 8000608:	20000130 	.word	0x20000130

0800060c <lcd_send_data>:

void lcd_send_data (char data)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b086      	sub	sp, #24
 8000610:	af02      	add	r7, sp, #8
 8000612:	4603      	mov	r3, r0
 8000614:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 8000616:	79fb      	ldrb	r3, [r7, #7]
 8000618:	f023 030f 	bic.w	r3, r3, #15
 800061c:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 800061e:	79fb      	ldrb	r3, [r7, #7]
 8000620:	011b      	lsls	r3, r3, #4
 8000622:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 8000624:	7bfb      	ldrb	r3, [r7, #15]
 8000626:	f043 030d 	orr.w	r3, r3, #13
 800062a:	b2db      	uxtb	r3, r3
 800062c:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=0
 800062e:	7bfb      	ldrb	r3, [r7, #15]
 8000630:	f043 0309 	orr.w	r3, r3, #9
 8000634:	b2db      	uxtb	r3, r3
 8000636:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 8000638:	7bbb      	ldrb	r3, [r7, #14]
 800063a:	f043 030d 	orr.w	r3, r3, #13
 800063e:	b2db      	uxtb	r3, r3
 8000640:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=0
 8000642:	7bbb      	ldrb	r3, [r7, #14]
 8000644:	f043 0309 	orr.w	r3, r3, #9
 8000648:	b2db      	uxtb	r3, r3
 800064a:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 800064c:	f107 0208 	add.w	r2, r7, #8
 8000650:	2364      	movs	r3, #100	@ 0x64
 8000652:	9300      	str	r3, [sp, #0]
 8000654:	2304      	movs	r3, #4
 8000656:	214e      	movs	r1, #78	@ 0x4e
 8000658:	4803      	ldr	r0, [pc, #12]	@ (8000668 <lcd_send_data+0x5c>)
 800065a:	f002 ff1f 	bl	800349c <HAL_I2C_Master_Transmit>
}
 800065e:	bf00      	nop
 8000660:	3710      	adds	r7, #16
 8000662:	46bd      	mov	sp, r7
 8000664:	bd80      	pop	{r7, pc}
 8000666:	bf00      	nop
 8000668:	20000130 	.word	0x20000130

0800066c <lcd_clear>:

void lcd_clear (void)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	b082      	sub	sp, #8
 8000670:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x80);
 8000672:	2080      	movs	r0, #128	@ 0x80
 8000674:	f7ff ff9a 	bl	80005ac <lcd_send_cmd>
	for (int i=0; i<70; i++)
 8000678:	2300      	movs	r3, #0
 800067a:	607b      	str	r3, [r7, #4]
 800067c:	e005      	b.n	800068a <lcd_clear+0x1e>
	{
		lcd_send_data (' ');
 800067e:	2020      	movs	r0, #32
 8000680:	f7ff ffc4 	bl	800060c <lcd_send_data>
	for (int i=0; i<70; i++)
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	3301      	adds	r3, #1
 8000688:	607b      	str	r3, [r7, #4]
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	2b45      	cmp	r3, #69	@ 0x45
 800068e:	ddf6      	ble.n	800067e <lcd_clear+0x12>
	}
}
 8000690:	bf00      	nop
 8000692:	bf00      	nop
 8000694:	3708      	adds	r7, #8
 8000696:	46bd      	mov	sp, r7
 8000698:	bd80      	pop	{r7, pc}

0800069a <lcd_put_cur>:

void lcd_put_cur(int row, int col)
{
 800069a:	b580      	push	{r7, lr}
 800069c:	b082      	sub	sp, #8
 800069e:	af00      	add	r7, sp, #0
 80006a0:	6078      	str	r0, [r7, #4]
 80006a2:	6039      	str	r1, [r7, #0]
    switch (row)
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d003      	beq.n	80006b2 <lcd_put_cur+0x18>
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	2b01      	cmp	r3, #1
 80006ae:	d005      	beq.n	80006bc <lcd_put_cur+0x22>
 80006b0:	e009      	b.n	80006c6 <lcd_put_cur+0x2c>
    {
        case 0:
            col |= 0x80;
 80006b2:	683b      	ldr	r3, [r7, #0]
 80006b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80006b8:	603b      	str	r3, [r7, #0]
            break;
 80006ba:	e004      	b.n	80006c6 <lcd_put_cur+0x2c>
        case 1:
            col |= 0xC0;
 80006bc:	683b      	ldr	r3, [r7, #0]
 80006be:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80006c2:	603b      	str	r3, [r7, #0]
            break;
 80006c4:	bf00      	nop
    }

    lcd_send_cmd (col);
 80006c6:	683b      	ldr	r3, [r7, #0]
 80006c8:	b2db      	uxtb	r3, r3
 80006ca:	4618      	mov	r0, r3
 80006cc:	f7ff ff6e 	bl	80005ac <lcd_send_cmd>
}
 80006d0:	bf00      	nop
 80006d2:	3708      	adds	r7, #8
 80006d4:	46bd      	mov	sp, r7
 80006d6:	bd80      	pop	{r7, pc}

080006d8 <lcd_init>:


void lcd_init (void)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 80006dc:	2032      	movs	r0, #50	@ 0x32
 80006de:	f001 fb37 	bl	8001d50 <HAL_Delay>
	lcd_send_cmd (0x30);
 80006e2:	2030      	movs	r0, #48	@ 0x30
 80006e4:	f7ff ff62 	bl	80005ac <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 80006e8:	2005      	movs	r0, #5
 80006ea:	f001 fb31 	bl	8001d50 <HAL_Delay>
	lcd_send_cmd (0x30);
 80006ee:	2030      	movs	r0, #48	@ 0x30
 80006f0:	f7ff ff5c 	bl	80005ac <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 80006f4:	2001      	movs	r0, #1
 80006f6:	f001 fb2b 	bl	8001d50 <HAL_Delay>
	lcd_send_cmd (0x30);
 80006fa:	2030      	movs	r0, #48	@ 0x30
 80006fc:	f7ff ff56 	bl	80005ac <lcd_send_cmd>
	HAL_Delay(10);
 8000700:	200a      	movs	r0, #10
 8000702:	f001 fb25 	bl	8001d50 <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 8000706:	2020      	movs	r0, #32
 8000708:	f7ff ff50 	bl	80005ac <lcd_send_cmd>
	HAL_Delay(10);
 800070c:	200a      	movs	r0, #10
 800070e:	f001 fb1f 	bl	8001d50 <HAL_Delay>

  // dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 8000712:	2028      	movs	r0, #40	@ 0x28
 8000714:	f7ff ff4a 	bl	80005ac <lcd_send_cmd>
	HAL_Delay(1);
 8000718:	2001      	movs	r0, #1
 800071a:	f001 fb19 	bl	8001d50 <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 800071e:	2008      	movs	r0, #8
 8000720:	f7ff ff44 	bl	80005ac <lcd_send_cmd>
	HAL_Delay(1);
 8000724:	2001      	movs	r0, #1
 8000726:	f001 fb13 	bl	8001d50 <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 800072a:	2001      	movs	r0, #1
 800072c:	f7ff ff3e 	bl	80005ac <lcd_send_cmd>
	HAL_Delay(1);
 8000730:	2001      	movs	r0, #1
 8000732:	f001 fb0d 	bl	8001d50 <HAL_Delay>
	HAL_Delay(1);
 8000736:	2001      	movs	r0, #1
 8000738:	f001 fb0a 	bl	8001d50 <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 800073c:	2006      	movs	r0, #6
 800073e:	f7ff ff35 	bl	80005ac <lcd_send_cmd>
	HAL_Delay(1);
 8000742:	2001      	movs	r0, #1
 8000744:	f001 fb04 	bl	8001d50 <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 8000748:	200c      	movs	r0, #12
 800074a:	f7ff ff2f 	bl	80005ac <lcd_send_cmd>
}
 800074e:	bf00      	nop
 8000750:	bd80      	pop	{r7, pc}

08000752 <lcd_send_string>:

void lcd_send_string (char *str)
{
 8000752:	b580      	push	{r7, lr}
 8000754:	b082      	sub	sp, #8
 8000756:	af00      	add	r7, sp, #0
 8000758:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 800075a:	e006      	b.n	800076a <lcd_send_string+0x18>
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	1c5a      	adds	r2, r3, #1
 8000760:	607a      	str	r2, [r7, #4]
 8000762:	781b      	ldrb	r3, [r3, #0]
 8000764:	4618      	mov	r0, r3
 8000766:	f7ff ff51 	bl	800060c <lcd_send_data>
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	781b      	ldrb	r3, [r3, #0]
 800076e:	2b00      	cmp	r3, #0
 8000770:	d1f4      	bne.n	800075c <lcd_send_string+0xa>
}
 8000772:	bf00      	nop
 8000774:	bf00      	nop
 8000776:	3708      	adds	r7, #8
 8000778:	46bd      	mov	sp, r7
 800077a:	bd80      	pop	{r7, pc}

0800077c <Dir_Joystick>:
static void MX_TIM2_Init(void);
static void MX_TIM3_Init(void);
static void MX_I2C1_Init(void);
/* USER CODE BEGIN PFP */
Direction Dir_Joystick() // 조이스틱 방향 출력 함수
{
 800077c:	b480      	push	{r7}
 800077e:	af00      	add	r7, sp, #0
	// 중간값에 가까워질수록 민감도 높아짐.
	if(dir[0] > 3150) return LEFT;
 8000780:	4b11      	ldr	r3, [pc, #68]	@ (80007c8 <Dir_Joystick+0x4c>)
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	f640 424e 	movw	r2, #3150	@ 0xc4e
 8000788:	4293      	cmp	r3, r2
 800078a:	d901      	bls.n	8000790 <Dir_Joystick+0x14>
 800078c:	2303      	movs	r3, #3
 800078e:	e016      	b.n	80007be <Dir_Joystick+0x42>
	else if(dir[0] < 600) return RIGHT;
 8000790:	4b0d      	ldr	r3, [pc, #52]	@ (80007c8 <Dir_Joystick+0x4c>)
 8000792:	681b      	ldr	r3, [r3, #0]
 8000794:	f5b3 7f16 	cmp.w	r3, #600	@ 0x258
 8000798:	d201      	bcs.n	800079e <Dir_Joystick+0x22>
 800079a:	2302      	movs	r3, #2
 800079c:	e00f      	b.n	80007be <Dir_Joystick+0x42>
	else if(dir[1] > 3150) return UP;
 800079e:	4b0a      	ldr	r3, [pc, #40]	@ (80007c8 <Dir_Joystick+0x4c>)
 80007a0:	685b      	ldr	r3, [r3, #4]
 80007a2:	f640 424e 	movw	r2, #3150	@ 0xc4e
 80007a6:	4293      	cmp	r3, r2
 80007a8:	d901      	bls.n	80007ae <Dir_Joystick+0x32>
 80007aa:	2300      	movs	r3, #0
 80007ac:	e007      	b.n	80007be <Dir_Joystick+0x42>
	else if(dir[1] < 600) return DOWN;
 80007ae:	4b06      	ldr	r3, [pc, #24]	@ (80007c8 <Dir_Joystick+0x4c>)
 80007b0:	685b      	ldr	r3, [r3, #4]
 80007b2:	f5b3 7f16 	cmp.w	r3, #600	@ 0x258
 80007b6:	d201      	bcs.n	80007bc <Dir_Joystick+0x40>
 80007b8:	2301      	movs	r3, #1
 80007ba:	e000      	b.n	80007be <Dir_Joystick+0x42>
	else return NONE;
 80007bc:	2304      	movs	r3, #4
}
 80007be:	4618      	mov	r0, r3
 80007c0:	46bd      	mov	sp, r7
 80007c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c6:	4770      	bx	lr
 80007c8:	20000260 	.word	0x20000260

080007cc <Move_Pacman>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void Move_Pacman(Character *character, Direction direc)
{
 80007cc:	b480      	push	{r7}
 80007ce:	b083      	sub	sp, #12
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	6078      	str	r0, [r7, #4]
 80007d4:	460b      	mov	r3, r1
 80007d6:	70fb      	strb	r3, [r7, #3]
	switch(direc)
 80007d8:	78fb      	ldrb	r3, [r7, #3]
 80007da:	2b03      	cmp	r3, #3
 80007dc:	d856      	bhi.n	800088c <Move_Pacman+0xc0>
 80007de:	a201      	add	r2, pc, #4	@ (adr r2, 80007e4 <Move_Pacman+0x18>)
 80007e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007e4:	08000859 	.word	0x08000859
 80007e8:	08000873 	.word	0x08000873
 80007ec:	080007f5 	.word	0x080007f5
 80007f0:	08000827 	.word	0x08000827
	{
	case RIGHT :
		character->col++; // RIGHT 입력 시, 1칸 이동
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	685b      	ldr	r3, [r3, #4]
 80007f8:	1c5a      	adds	r2, r3, #1
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	605a      	str	r2, [r3, #4]
		if(character->col > 15) character->col = 15; // 칸 넘어가지 말고 그 자리에서 정지
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	685b      	ldr	r3, [r3, #4]
 8000802:	2b0f      	cmp	r3, #15
 8000804:	dd02      	ble.n	800080c <Move_Pacman+0x40>
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	220f      	movs	r2, #15
 800080a:	605a      	str	r2, [r3, #4]
		character->image_num &= ~(0x2); // 오른쪽 방향 이미지 : 0, 1
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	689b      	ldr	r3, [r3, #8]
 8000810:	f023 0202 	bic.w	r2, r3, #2
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	609a      	str	r2, [r3, #8]
		character->image_num ^= 1;
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	689b      	ldr	r3, [r3, #8]
 800081c:	f083 0201 	eor.w	r2, r3, #1
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	609a      	str	r2, [r3, #8]
//		LCD_Display_Charactor(character);
		break;
 8000824:	e037      	b.n	8000896 <Move_Pacman+0xca>

	case LEFT :
		character->col--;
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	685b      	ldr	r3, [r3, #4]
 800082a:	1e5a      	subs	r2, r3, #1
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	605a      	str	r2, [r3, #4]
		if(character->col < 0) character->col = 0;
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	685b      	ldr	r3, [r3, #4]
 8000834:	2b00      	cmp	r3, #0
 8000836:	da02      	bge.n	800083e <Move_Pacman+0x72>
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	2200      	movs	r2, #0
 800083c:	605a      	str	r2, [r3, #4]
		character->image_num |= 0x2; // 왼쪽 방향 이미지 : 2, 3
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	689b      	ldr	r3, [r3, #8]
 8000842:	f043 0202 	orr.w	r2, r3, #2
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	609a      	str	r2, [r3, #8]
		character->image_num ^= 1;
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	689b      	ldr	r3, [r3, #8]
 800084e:	f083 0201 	eor.w	r2, r3, #1
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	609a      	str	r2, [r3, #8]
//		LCD_Display_Charactor(character);
		break;
 8000856:	e01e      	b.n	8000896 <Move_Pacman+0xca>

	case UP :
		character->row--;
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	681b      	ldr	r3, [r3, #0]
 800085c:	1e5a      	subs	r2, r3, #1
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	601a      	str	r2, [r3, #0]
		if(character->row < 0) character->row = 0;
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	681b      	ldr	r3, [r3, #0]
 8000866:	2b00      	cmp	r3, #0
 8000868:	da12      	bge.n	8000890 <Move_Pacman+0xc4>
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	2200      	movs	r2, #0
 800086e:	601a      	str	r2, [r3, #0]
//		LCD_Display_Charactor(character);
		break;
 8000870:	e00e      	b.n	8000890 <Move_Pacman+0xc4>

	case DOWN :
		character->row++;
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	681b      	ldr	r3, [r3, #0]
 8000876:	1c5a      	adds	r2, r3, #1
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	601a      	str	r2, [r3, #0]
		if(character->row > 1) character->row = 1;
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	2b01      	cmp	r3, #1
 8000882:	dd07      	ble.n	8000894 <Move_Pacman+0xc8>
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	2201      	movs	r2, #1
 8000888:	601a      	str	r2, [r3, #0]
//		LCD_Display_Charactor(character);
		break;
 800088a:	e003      	b.n	8000894 <Move_Pacman+0xc8>

	default :
//		LCD_Display_Charactor(character);
		break;
 800088c:	bf00      	nop
 800088e:	e002      	b.n	8000896 <Move_Pacman+0xca>
		break;
 8000890:	bf00      	nop
 8000892:	e000      	b.n	8000896 <Move_Pacman+0xca>
		break;
 8000894:	bf00      	nop
	}
	character->past_position[character->row][character->col] = 1;
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	6819      	ldr	r1, [r3, #0]
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	685b      	ldr	r3, [r3, #4]
 800089e:	687a      	ldr	r2, [r7, #4]
 80008a0:	0109      	lsls	r1, r1, #4
 80008a2:	440b      	add	r3, r1
 80008a4:	3302      	adds	r3, #2
 80008a6:	009b      	lsls	r3, r3, #2
 80008a8:	4413      	add	r3, r2
 80008aa:	2201      	movs	r2, #1
 80008ac:	605a      	str	r2, [r3, #4]
	// 캐릭터 시작은 0,0
	// 모든 위치에 한 번씩 다 도달하여 이차원배열이 1로 채워지면,
	// 먹이를 다 먹었다는 뜻.
}
 80008ae:	bf00      	nop
 80008b0:	370c      	adds	r7, #12
 80008b2:	46bd      	mov	sp, r7
 80008b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b8:	4770      	bx	lr
 80008ba:	bf00      	nop

080008bc <LCD_Display_Charactor>:


void LCD_Display_Charactor(Character *character)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	b086      	sub	sp, #24
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	6078      	str	r0, [r7, #4]
	uint8_t count = 0; // 먹이의 갯수를 세는 변수 count
 80008c4:	2300      	movs	r3, #0
 80008c6:	75fb      	strb	r3, [r7, #23]
//	lcd_clear(); // 클리어하지 말고 OverWrite하면 점멸 현상 대부분 완화됨.
	lcd_put_cur(character->row, character->col); // 캐릭터의 현재 위치로 커서 이동
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	681a      	ldr	r2, [r3, #0]
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	685b      	ldr	r3, [r3, #4]
 80008d0:	4619      	mov	r1, r3
 80008d2:	4610      	mov	r0, r2
 80008d4:	f7ff fee1 	bl	800069a <lcd_put_cur>
	lcd_send_data(character->image_num); // 캐릭터 이미지 데이터를 LCD에 출력
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	689b      	ldr	r3, [r3, #8]
 80008dc:	b2db      	uxtb	r3, r3
 80008de:	4618      	mov	r0, r3
 80008e0:	f7ff fe94 	bl	800060c <lcd_send_data>

	// 캐릭터 먹이 생성
	for(int i = 0 ; i <= 1 ; i++)
 80008e4:	2300      	movs	r3, #0
 80008e6:	613b      	str	r3, [r7, #16]
 80008e8:	e04f      	b.n	800098a <LCD_Display_Charactor+0xce>
	{
		for(int j = 0 ; j < 16 ; j++)
 80008ea:	2300      	movs	r3, #0
 80008ec:	60fb      	str	r3, [r7, #12]
 80008ee:	e046      	b.n	800097e <LCD_Display_Charactor+0xc2>
		{
			if (character->past_position[i][j] != 1) // pacman이 지나가지 않은 곳에 먹이 생성
 80008f0:	687a      	ldr	r2, [r7, #4]
 80008f2:	693b      	ldr	r3, [r7, #16]
 80008f4:	0119      	lsls	r1, r3, #4
 80008f6:	68fb      	ldr	r3, [r7, #12]
 80008f8:	440b      	add	r3, r1
 80008fa:	3302      	adds	r3, #2
 80008fc:	009b      	lsls	r3, r3, #2
 80008fe:	4413      	add	r3, r2
 8000900:	685b      	ldr	r3, [r3, #4]
 8000902:	2b01      	cmp	r3, #1
 8000904:	d018      	beq.n	8000938 <LCD_Display_Charactor+0x7c>
			{
				lcd_put_cur(character->row, character->col); // 캐릭터의 현재 위치로 커서 이동
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	681a      	ldr	r2, [r3, #0]
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	685b      	ldr	r3, [r3, #4]
 800090e:	4619      	mov	r1, r3
 8000910:	4610      	mov	r0, r2
 8000912:	f7ff fec2 	bl	800069a <lcd_put_cur>
				lcd_send_data(character->image_num);
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	689b      	ldr	r3, [r3, #8]
 800091a:	b2db      	uxtb	r3, r3
 800091c:	4618      	mov	r0, r3
 800091e:	f7ff fe75 	bl	800060c <lcd_send_data>
				lcd_put_cur(i, j); // 지나간 위치 빼고 모든 위치에 먹이 배치
 8000922:	68f9      	ldr	r1, [r7, #12]
 8000924:	6938      	ldr	r0, [r7, #16]
 8000926:	f7ff feb8 	bl	800069a <lcd_put_cur>
				lcd_send_data(0xa5); // 먹이 모양 : 0xa5 / LCD 데이터 시트 참조
 800092a:	20a5      	movs	r0, #165	@ 0xa5
 800092c:	f7ff fe6e 	bl	800060c <lcd_send_data>
				count++;
 8000930:	7dfb      	ldrb	r3, [r7, #23]
 8000932:	3301      	adds	r3, #1
 8000934:	75fb      	strb	r3, [r7, #23]
 8000936:	e01f      	b.n	8000978 <LCD_Display_Charactor+0xbc>
			}
			else if(character->past_position[i][j] == 1) // 먹이를 먹은 자리만 clear(OverWrite하기 위해)
 8000938:	687a      	ldr	r2, [r7, #4]
 800093a:	693b      	ldr	r3, [r7, #16]
 800093c:	0119      	lsls	r1, r3, #4
 800093e:	68fb      	ldr	r3, [r7, #12]
 8000940:	440b      	add	r3, r1
 8000942:	3302      	adds	r3, #2
 8000944:	009b      	lsls	r3, r3, #2
 8000946:	4413      	add	r3, r2
 8000948:	685b      	ldr	r3, [r3, #4]
 800094a:	2b01      	cmp	r3, #1
 800094c:	d114      	bne.n	8000978 <LCD_Display_Charactor+0xbc>
			{
				lcd_put_cur(character->row, character->col); // 캐릭터의 현재 위치로 커서 이동
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	681a      	ldr	r2, [r3, #0]
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	685b      	ldr	r3, [r3, #4]
 8000956:	4619      	mov	r1, r3
 8000958:	4610      	mov	r0, r2
 800095a:	f7ff fe9e 	bl	800069a <lcd_put_cur>
				lcd_send_data(character->image_num);
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	689b      	ldr	r3, [r3, #8]
 8000962:	b2db      	uxtb	r3, r3
 8000964:	4618      	mov	r0, r3
 8000966:	f7ff fe51 	bl	800060c <lcd_send_data>
				lcd_put_cur(i, j);
 800096a:	68f9      	ldr	r1, [r7, #12]
 800096c:	6938      	ldr	r0, [r7, #16]
 800096e:	f7ff fe94 	bl	800069a <lcd_put_cur>
				lcd_send_data(0x20); // 빈 칸 데이터 : 0010 0000(=0x20)
 8000972:	2020      	movs	r0, #32
 8000974:	f7ff fe4a 	bl	800060c <lcd_send_data>
		for(int j = 0 ; j < 16 ; j++)
 8000978:	68fb      	ldr	r3, [r7, #12]
 800097a:	3301      	adds	r3, #1
 800097c:	60fb      	str	r3, [r7, #12]
 800097e:	68fb      	ldr	r3, [r7, #12]
 8000980:	2b0f      	cmp	r3, #15
 8000982:	ddb5      	ble.n	80008f0 <LCD_Display_Charactor+0x34>
	for(int i = 0 ; i <= 1 ; i++)
 8000984:	693b      	ldr	r3, [r7, #16]
 8000986:	3301      	adds	r3, #1
 8000988:	613b      	str	r3, [r7, #16]
 800098a:	693b      	ldr	r3, [r7, #16]
 800098c:	2b01      	cmp	r3, #1
 800098e:	ddac      	ble.n	80008ea <LCD_Display_Charactor+0x2e>
			}
		}
	}
	// 생성된 먹이의 갯수와 캐릭터가 먹은 먹이의 수를 비교하여 소리 조절
	if(count < character->food)
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	f893 308c 	ldrb.w	r3, [r3, #140]	@ 0x8c
 8000996:	7dfa      	ldrb	r2, [r7, #23]
 8000998:	429a      	cmp	r2, r3
 800099a:	d208      	bcs.n	80009ae <LCD_Display_Charactor+0xf2>
	{
		// PWM 사용하여 소리 출력
		TIM3->CCR1 = TIM3->ARR / 2;
 800099c:	4b06      	ldr	r3, [pc, #24]	@ (80009b8 <LCD_Display_Charactor+0xfc>)
 800099e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80009a0:	4a05      	ldr	r2, [pc, #20]	@ (80009b8 <LCD_Display_Charactor+0xfc>)
 80009a2:	085b      	lsrs	r3, r3, #1
 80009a4:	6353      	str	r3, [r2, #52]	@ 0x34
		character->food = count;
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	7dfa      	ldrb	r2, [r7, #23]
 80009aa:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
	}
}
 80009ae:	bf00      	nop
 80009b0:	3718      	adds	r7, #24
 80009b2:	46bd      	mov	sp, r7
 80009b4:	bd80      	pop	{r7, pc}
 80009b6:	bf00      	nop
 80009b8:	40000400 	.word	0x40000400

080009bc <Move_Enemy>:


void Move_Enemy(Enemy *enemy, Character character, uint8_t clk_pulse) // enemy는 포인터 변수, charactor는 구조체이므로 enemy->col, charaoctr->col
{
 80009bc:	b084      	sub	sp, #16
 80009be:	b580      	push	{r7, lr}
 80009c0:	b084      	sub	sp, #16
 80009c2:	af00      	add	r7, sp, #0
 80009c4:	6078      	str	r0, [r7, #4]
 80009c6:	f107 001c 	add.w	r0, r7, #28
 80009ca:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	uint8_t move = rand()%2; // 0 또는 1 중의 무작위값 선택
 80009ce:	f004 ffc3 	bl	8005958 <rand>
 80009d2:	4603      	mov	r3, r0
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	f003 0301 	and.w	r3, r3, #1
 80009da:	bfb8      	it	lt
 80009dc:	425b      	neglt	r3, r3
 80009de:	73fb      	strb	r3, [r7, #15]

	if(clk_pulse == 1 && enemy->clock_before == 0)
 80009e0:	f897 30ac 	ldrb.w	r3, [r7, #172]	@ 0xac
 80009e4:	2b01      	cmp	r3, #1
 80009e6:	d15f      	bne.n	8000aa8 <Move_Enemy+0xec>
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	7b1b      	ldrb	r3, [r3, #12]
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d15b      	bne.n	8000aa8 <Move_Enemy+0xec>
	{
		if(move == 0)
 80009f0:	7bfb      	ldrb	r3, [r7, #15]
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d116      	bne.n	8000a24 <Move_Enemy+0x68>
		{
			if(enemy->row != character.row) // Enemy와 Charactoc의 행이 다른 경우
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	681a      	ldr	r2, [r3, #0]
 80009fa:	69fb      	ldr	r3, [r7, #28]
 80009fc:	429a      	cmp	r2, r3
 80009fe:	d053      	beq.n	8000aa8 <Move_Enemy+0xec>
			{
				enemy->row = character.row; // Enemy는 Charactor쪽으로 이동한다.
 8000a00:	69fa      	ldr	r2, [r7, #28]
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	601a      	str	r2, [r3, #0]
				lcd_put_cur(enemy->row, enemy->col);
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	681a      	ldr	r2, [r3, #0]
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	685b      	ldr	r3, [r3, #4]
 8000a0e:	4619      	mov	r1, r3
 8000a10:	4610      	mov	r0, r2
 8000a12:	f7ff fe42 	bl	800069a <lcd_put_cur>
				lcd_send_data(enemy->image_num);
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	689b      	ldr	r3, [r3, #8]
 8000a1a:	b2db      	uxtb	r3, r3
 8000a1c:	4618      	mov	r0, r3
 8000a1e:	f7ff fdf5 	bl	800060c <lcd_send_data>
 8000a22:	e041      	b.n	8000aa8 <Move_Enemy+0xec>
			}
		}
		else if(move == 1)
 8000a24:	7bfb      	ldrb	r3, [r7, #15]
 8000a26:	2b01      	cmp	r3, #1
 8000a28:	d13e      	bne.n	8000aa8 <Move_Enemy+0xec>
		{
			if(enemy->col > character.col) // enemy가 charactor보다 오른쪽에 있다면,
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	685a      	ldr	r2, [r3, #4]
 8000a2e:	6a3b      	ldr	r3, [r7, #32]
 8000a30:	429a      	cmp	r2, r3
 8000a32:	dd1a      	ble.n	8000a6a <Move_Enemy+0xae>
			{
				enemy->col--; // 왼쪽으로 이동시켜라.
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	685b      	ldr	r3, [r3, #4]
 8000a38:	1e5a      	subs	r2, r3, #1
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	605a      	str	r2, [r3, #4]
				lcd_put_cur(enemy->row, enemy->col);
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	681a      	ldr	r2, [r3, #0]
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	685b      	ldr	r3, [r3, #4]
 8000a46:	4619      	mov	r1, r3
 8000a48:	4610      	mov	r0, r2
 8000a4a:	f7ff fe26 	bl	800069a <lcd_put_cur>
				lcd_send_data(enemy->image_num);
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	689b      	ldr	r3, [r3, #8]
 8000a52:	b2db      	uxtb	r3, r3
 8000a54:	4618      	mov	r0, r3
 8000a56:	f7ff fdd9 	bl	800060c <lcd_send_data>
				if(enemy->col < 0) // 화면 밖으로 나가지 않도록 설정
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	685b      	ldr	r3, [r3, #4]
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	da22      	bge.n	8000aa8 <Move_Enemy+0xec>
					enemy->col = 0;
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	2200      	movs	r2, #0
 8000a66:	605a      	str	r2, [r3, #4]
 8000a68:	e01e      	b.n	8000aa8 <Move_Enemy+0xec>
			}
			else if(enemy->col < character.col) // enemy가 charactor보다 왼쪽에 있다면,
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	685a      	ldr	r2, [r3, #4]
 8000a6e:	6a3b      	ldr	r3, [r7, #32]
 8000a70:	429a      	cmp	r2, r3
 8000a72:	da19      	bge.n	8000aa8 <Move_Enemy+0xec>
			{
				enemy->col++; // 오른쪽으로 이동시켜라
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	685b      	ldr	r3, [r3, #4]
 8000a78:	1c5a      	adds	r2, r3, #1
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	605a      	str	r2, [r3, #4]
				lcd_put_cur(enemy->row, enemy->col);
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	681a      	ldr	r2, [r3, #0]
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	685b      	ldr	r3, [r3, #4]
 8000a86:	4619      	mov	r1, r3
 8000a88:	4610      	mov	r0, r2
 8000a8a:	f7ff fe06 	bl	800069a <lcd_put_cur>
				lcd_send_data(enemy->image_num);
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	689b      	ldr	r3, [r3, #8]
 8000a92:	b2db      	uxtb	r3, r3
 8000a94:	4618      	mov	r0, r3
 8000a96:	f7ff fdb9 	bl	800060c <lcd_send_data>
				if(enemy->col > 15) // 화면 밖으로 나가지 않도록 설정
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	685b      	ldr	r3, [r3, #4]
 8000a9e:	2b0f      	cmp	r3, #15
 8000aa0:	dd02      	ble.n	8000aa8 <Move_Enemy+0xec>
					enemy->col = 15;
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	220f      	movs	r2, #15
 8000aa6:	605a      	str	r2, [r3, #4]
			}
		}
	}
	enemy->clock_before = clk_pulse;
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	f897 20ac 	ldrb.w	r2, [r7, #172]	@ 0xac
 8000aae:	731a      	strb	r2, [r3, #12]
}
 8000ab0:	bf00      	nop
 8000ab2:	3710      	adds	r7, #16
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000aba:	b004      	add	sp, #16
 8000abc:	4770      	bx	lr

08000abe <LCD_Display_Enemy>:


void LCD_Display_Enemy(Enemy enemy)
{
 8000abe:	b590      	push	{r4, r7, lr}
 8000ac0:	b085      	sub	sp, #20
 8000ac2:	af00      	add	r7, sp, #0
 8000ac4:	463c      	mov	r4, r7
 8000ac6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	lcd_put_cur(enemy.row, enemy.col);
 8000aca:	683b      	ldr	r3, [r7, #0]
 8000acc:	687a      	ldr	r2, [r7, #4]
 8000ace:	4611      	mov	r1, r2
 8000ad0:	4618      	mov	r0, r3
 8000ad2:	f7ff fde2 	bl	800069a <lcd_put_cur>
	lcd_send_data(enemy.image_num);
 8000ad6:	68bb      	ldr	r3, [r7, #8]
 8000ad8:	b2db      	uxtb	r3, r3
 8000ada:	4618      	mov	r0, r3
 8000adc:	f7ff fd96 	bl	800060c <lcd_send_data>
}
 8000ae0:	bf00      	nop
 8000ae2:	3714      	adds	r7, #20
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	bd90      	pop	{r4, r7, pc}

08000ae8 <GameStatus>:


Game_status GameStatus(Character *character, Enemy *enemy)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b086      	sub	sp, #24
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	6078      	str	r0, [r7, #4]
 8000af0:	6039      	str	r1, [r7, #0]
	uint8_t cnt = 0;
 8000af2:	2300      	movs	r3, #0
 8000af4:	75fb      	strb	r3, [r7, #23]
	for(int i = 0 ; i <= 1 ; i++)
 8000af6:	2300      	movs	r3, #0
 8000af8:	613b      	str	r3, [r7, #16]
 8000afa:	e019      	b.n	8000b30 <GameStatus+0x48>
	{
		for(int j = 0 ; j < 16 ; j++)
 8000afc:	2300      	movs	r3, #0
 8000afe:	60fb      	str	r3, [r7, #12]
 8000b00:	e010      	b.n	8000b24 <GameStatus+0x3c>
		{
			if(character->past_position[i][j] == 1)
 8000b02:	687a      	ldr	r2, [r7, #4]
 8000b04:	693b      	ldr	r3, [r7, #16]
 8000b06:	0119      	lsls	r1, r3, #4
 8000b08:	68fb      	ldr	r3, [r7, #12]
 8000b0a:	440b      	add	r3, r1
 8000b0c:	3302      	adds	r3, #2
 8000b0e:	009b      	lsls	r3, r3, #2
 8000b10:	4413      	add	r3, r2
 8000b12:	685b      	ldr	r3, [r3, #4]
 8000b14:	2b01      	cmp	r3, #1
 8000b16:	d102      	bne.n	8000b1e <GameStatus+0x36>
				cnt++;
 8000b18:	7dfb      	ldrb	r3, [r7, #23]
 8000b1a:	3301      	adds	r3, #1
 8000b1c:	75fb      	strb	r3, [r7, #23]
		for(int j = 0 ; j < 16 ; j++)
 8000b1e:	68fb      	ldr	r3, [r7, #12]
 8000b20:	3301      	adds	r3, #1
 8000b22:	60fb      	str	r3, [r7, #12]
 8000b24:	68fb      	ldr	r3, [r7, #12]
 8000b26:	2b0f      	cmp	r3, #15
 8000b28:	ddeb      	ble.n	8000b02 <GameStatus+0x1a>
	for(int i = 0 ; i <= 1 ; i++)
 8000b2a:	693b      	ldr	r3, [r7, #16]
 8000b2c:	3301      	adds	r3, #1
 8000b2e:	613b      	str	r3, [r7, #16]
 8000b30:	693b      	ldr	r3, [r7, #16]
 8000b32:	2b01      	cmp	r3, #1
 8000b34:	dde2      	ble.n	8000afc <GameStatus+0x14>
		}
	}
	if(character->row == enemy->row && character->col == enemy->col)
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	681a      	ldr	r2, [r3, #0]
 8000b3a:	683b      	ldr	r3, [r7, #0]
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	429a      	cmp	r2, r3
 8000b40:	d109      	bne.n	8000b56 <GameStatus+0x6e>
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	685a      	ldr	r2, [r3, #4]
 8000b46:	683b      	ldr	r3, [r7, #0]
 8000b48:	685b      	ldr	r3, [r3, #4]
 8000b4a:	429a      	cmp	r2, r3
 8000b4c:	d103      	bne.n	8000b56 <GameStatus+0x6e>
	{
		LoseSound();
 8000b4e:	f000 f8ef 	bl	8000d30 <LoseSound>
		return OVER;
 8000b52:	2302      	movs	r3, #2
 8000b54:	e066      	b.n	8000c24 <GameStatus+0x13c>
	}
	else if(cnt == 32 && level == 1)
 8000b56:	7dfb      	ldrb	r3, [r7, #23]
 8000b58:	2b20      	cmp	r3, #32
 8000b5a:	d129      	bne.n	8000bb0 <GameStatus+0xc8>
 8000b5c:	4b33      	ldr	r3, [pc, #204]	@ (8000c2c <GameStatus+0x144>)
 8000b5e:	781b      	ldrb	r3, [r3, #0]
 8000b60:	2b01      	cmp	r3, #1
 8000b62:	d125      	bne.n	8000bb0 <GameStatus+0xc8>
	{
		WinSound();
 8000b64:	f000 f91a 	bl	8000d9c <WinSound>
		lcd_clear();
 8000b68:	f7ff fd80 	bl	800066c <lcd_clear>
		lcd_put_cur(0, 1);
 8000b6c:	2101      	movs	r1, #1
 8000b6e:	2000      	movs	r0, #0
 8000b70:	f7ff fd93 	bl	800069a <lcd_put_cur>
		lcd_send_string("Level 2");
 8000b74:	482e      	ldr	r0, [pc, #184]	@ (8000c30 <GameStatus+0x148>)
 8000b76:	f7ff fdec 	bl	8000752 <lcd_send_string>
		HAL_Delay(500);
 8000b7a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000b7e:	f001 f8e7 	bl	8001d50 <HAL_Delay>
		lcd_put_cur(1, 9);
 8000b82:	2109      	movs	r1, #9
 8000b84:	2001      	movs	r0, #1
 8000b86:	f7ff fd88 	bl	800069a <lcd_put_cur>
		lcd_send_string("Start!");
 8000b8a:	482a      	ldr	r0, [pc, #168]	@ (8000c34 <GameStatus+0x14c>)
 8000b8c:	f7ff fde1 	bl	8000752 <lcd_send_string>
		HAL_Delay(800);
 8000b90:	f44f 7048 	mov.w	r0, #800	@ 0x320
 8000b94:	f001 f8dc 	bl	8001d50 <HAL_Delay>
		LevelupInit(character, enemy);
 8000b98:	6839      	ldr	r1, [r7, #0]
 8000b9a:	6878      	ldr	r0, [r7, #4]
 8000b9c:	f000 f850 	bl	8000c40 <LevelupInit>
		TIM2->PSC = 8750; // 문어 속도 Lv1보다 빠르게
 8000ba0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000ba4:	f242 222e 	movw	r2, #8750	@ 0x222e
 8000ba8:	629a      	str	r2, [r3, #40]	@ 0x28
//		TIM2->PSC = 5000; // 문어 속도 Lv1보다 빠르게
		return game_status;
 8000baa:	4b23      	ldr	r3, [pc, #140]	@ (8000c38 <GameStatus+0x150>)
 8000bac:	781b      	ldrb	r3, [r3, #0]
 8000bae:	e039      	b.n	8000c24 <GameStatus+0x13c>
	}
	else if(cnt == 32 && level == 2)
 8000bb0:	7dfb      	ldrb	r3, [r7, #23]
 8000bb2:	2b20      	cmp	r3, #32
 8000bb4:	d129      	bne.n	8000c0a <GameStatus+0x122>
 8000bb6:	4b1d      	ldr	r3, [pc, #116]	@ (8000c2c <GameStatus+0x144>)
 8000bb8:	781b      	ldrb	r3, [r3, #0]
 8000bba:	2b02      	cmp	r3, #2
 8000bbc:	d125      	bne.n	8000c0a <GameStatus+0x122>
	{
		WinSound();
 8000bbe:	f000 f8ed 	bl	8000d9c <WinSound>
		lcd_clear();
 8000bc2:	f7ff fd53 	bl	800066c <lcd_clear>
		lcd_put_cur(0, 1);
 8000bc6:	2101      	movs	r1, #1
 8000bc8:	2000      	movs	r0, #0
 8000bca:	f7ff fd66 	bl	800069a <lcd_put_cur>
		lcd_send_string("Level 3");
 8000bce:	481b      	ldr	r0, [pc, #108]	@ (8000c3c <GameStatus+0x154>)
 8000bd0:	f7ff fdbf 	bl	8000752 <lcd_send_string>
		HAL_Delay(500);
 8000bd4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000bd8:	f001 f8ba 	bl	8001d50 <HAL_Delay>
		lcd_put_cur(1, 9);
 8000bdc:	2109      	movs	r1, #9
 8000bde:	2001      	movs	r0, #1
 8000be0:	f7ff fd5b 	bl	800069a <lcd_put_cur>
		lcd_send_string("Start!");
 8000be4:	4813      	ldr	r0, [pc, #76]	@ (8000c34 <GameStatus+0x14c>)
 8000be6:	f7ff fdb4 	bl	8000752 <lcd_send_string>
		HAL_Delay(800);
 8000bea:	f44f 7048 	mov.w	r0, #800	@ 0x320
 8000bee:	f001 f8af 	bl	8001d50 <HAL_Delay>
		LevelupInit(character, enemy);
 8000bf2:	6839      	ldr	r1, [r7, #0]
 8000bf4:	6878      	ldr	r0, [r7, #4]
 8000bf6:	f000 f823 	bl	8000c40 <LevelupInit>
		TIM2->PSC = 6500; // 문어 속도 Lv2보다 빠르게
 8000bfa:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000bfe:	f641 1264 	movw	r2, #6500	@ 0x1964
 8000c02:	629a      	str	r2, [r3, #40]	@ 0x28
//		TIM2->PSC = 3500; // 문어 속도 Lv2보다 빠르게
		return game_status;
 8000c04:	4b0c      	ldr	r3, [pc, #48]	@ (8000c38 <GameStatus+0x150>)
 8000c06:	781b      	ldrb	r3, [r3, #0]
 8000c08:	e00c      	b.n	8000c24 <GameStatus+0x13c>
	}
	else if(cnt == 32 && level == 3)
 8000c0a:	7dfb      	ldrb	r3, [r7, #23]
 8000c0c:	2b20      	cmp	r3, #32
 8000c0e:	d107      	bne.n	8000c20 <GameStatus+0x138>
 8000c10:	4b06      	ldr	r3, [pc, #24]	@ (8000c2c <GameStatus+0x144>)
 8000c12:	781b      	ldrb	r3, [r3, #0]
 8000c14:	2b03      	cmp	r3, #3
 8000c16:	d103      	bne.n	8000c20 <GameStatus+0x138>
	{
		WinSound();
 8000c18:	f000 f8c0 	bl	8000d9c <WinSound>
		return WIN;
 8000c1c:	2301      	movs	r3, #1
 8000c1e:	e001      	b.n	8000c24 <GameStatus+0x13c>
	}
	else return game_status;
 8000c20:	4b05      	ldr	r3, [pc, #20]	@ (8000c38 <GameStatus+0x150>)
 8000c22:	781b      	ldrb	r3, [r3, #0]
}
 8000c24:	4618      	mov	r0, r3
 8000c26:	3718      	adds	r7, #24
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	bd80      	pop	{r7, pc}
 8000c2c:	20000000 	.word	0x20000000
 8000c30:	08006944 	.word	0x08006944
 8000c34:	0800694c 	.word	0x0800694c
 8000c38:	2000025c 	.word	0x2000025c
 8000c3c:	08006954 	.word	0x08006954

08000c40 <LevelupInit>:


void LevelupInit(Character *character, Enemy *enemy)
{
 8000c40:	b480      	push	{r7}
 8000c42:	b085      	sub	sp, #20
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]
 8000c48:	6039      	str	r1, [r7, #0]
	level++; // enum type의 장점, 문자에 각 번호가 할당되어 연산식 사용이 편하다.
 8000c4a:	4b1c      	ldr	r3, [pc, #112]	@ (8000cbc <LevelupInit+0x7c>)
 8000c4c:	781b      	ldrb	r3, [r3, #0]
 8000c4e:	3301      	adds	r3, #1
 8000c50:	b2da      	uxtb	r2, r3
 8000c52:	4b1a      	ldr	r3, [pc, #104]	@ (8000cbc <LevelupInit+0x7c>)
 8000c54:	701a      	strb	r2, [r3, #0]
	character->row = 0;
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	2200      	movs	r2, #0
 8000c5a:	601a      	str	r2, [r3, #0]
	character->col = 0;
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	2200      	movs	r2, #0
 8000c60:	605a      	str	r2, [r3, #4]
	character->food = 31;
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	221f      	movs	r2, #31
 8000c66:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
	for(int i = 0 ; i <= 1 ; i++)
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	60fb      	str	r3, [r7, #12]
 8000c6e:	e015      	b.n	8000c9c <LevelupInit+0x5c>
	{
		for(int j = 0 ; j < 16 ; j++)
 8000c70:	2300      	movs	r3, #0
 8000c72:	60bb      	str	r3, [r7, #8]
 8000c74:	e00c      	b.n	8000c90 <LevelupInit+0x50>
		{
			character->past_position[i][j] = 0;
 8000c76:	687a      	ldr	r2, [r7, #4]
 8000c78:	68fb      	ldr	r3, [r7, #12]
 8000c7a:	0119      	lsls	r1, r3, #4
 8000c7c:	68bb      	ldr	r3, [r7, #8]
 8000c7e:	440b      	add	r3, r1
 8000c80:	3302      	adds	r3, #2
 8000c82:	009b      	lsls	r3, r3, #2
 8000c84:	4413      	add	r3, r2
 8000c86:	2200      	movs	r2, #0
 8000c88:	605a      	str	r2, [r3, #4]
		for(int j = 0 ; j < 16 ; j++)
 8000c8a:	68bb      	ldr	r3, [r7, #8]
 8000c8c:	3301      	adds	r3, #1
 8000c8e:	60bb      	str	r3, [r7, #8]
 8000c90:	68bb      	ldr	r3, [r7, #8]
 8000c92:	2b0f      	cmp	r3, #15
 8000c94:	ddef      	ble.n	8000c76 <LevelupInit+0x36>
	for(int i = 0 ; i <= 1 ; i++)
 8000c96:	68fb      	ldr	r3, [r7, #12]
 8000c98:	3301      	adds	r3, #1
 8000c9a:	60fb      	str	r3, [r7, #12]
 8000c9c:	68fb      	ldr	r3, [r7, #12]
 8000c9e:	2b01      	cmp	r3, #1
 8000ca0:	dde6      	ble.n	8000c70 <LevelupInit+0x30>
		}
	}
	enemy->row = 1;
 8000ca2:	683b      	ldr	r3, [r7, #0]
 8000ca4:	2201      	movs	r2, #1
 8000ca6:	601a      	str	r2, [r3, #0]
	enemy->col = 8;
 8000ca8:	683b      	ldr	r3, [r7, #0]
 8000caa:	2208      	movs	r2, #8
 8000cac:	605a      	str	r2, [r3, #4]
}
 8000cae:	bf00      	nop
 8000cb0:	3714      	adds	r7, #20
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb8:	4770      	bx	lr
 8000cba:	bf00      	nop
 8000cbc:	20000000 	.word	0x20000000

08000cc0 <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	b083      	sub	sp, #12
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]
	clk_pulse ^= 0x01;
 8000cc8:	4b06      	ldr	r3, [pc, #24]	@ (8000ce4 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8000cca:	781b      	ldrb	r3, [r3, #0]
 8000ccc:	f083 0301 	eor.w	r3, r3, #1
 8000cd0:	b2da      	uxtb	r2, r3
 8000cd2:	4b04      	ldr	r3, [pc, #16]	@ (8000ce4 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8000cd4:	701a      	strb	r2, [r3, #0]
}
 8000cd6:	bf00      	nop
 8000cd8:	370c      	adds	r7, #12
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce0:	4770      	bx	lr
 8000ce2:	bf00      	nop
 8000ce4:	20000268 	.word	0x20000268

08000ce8 <StartSound>:

void StartSound()
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	af00      	add	r7, sp, #0
	TIM3->ARR = 156;
 8000cec:	4b0f      	ldr	r3, [pc, #60]	@ (8000d2c <StartSound+0x44>)
 8000cee:	229c      	movs	r2, #156	@ 0x9c
 8000cf0:	62da      	str	r2, [r3, #44]	@ 0x2c
	TIM3->CCR1 = TIM3->ARR / 2;
 8000cf2:	4b0e      	ldr	r3, [pc, #56]	@ (8000d2c <StartSound+0x44>)
 8000cf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000cf6:	4a0d      	ldr	r2, [pc, #52]	@ (8000d2c <StartSound+0x44>)
 8000cf8:	085b      	lsrs	r3, r3, #1
 8000cfa:	6353      	str	r3, [r2, #52]	@ 0x34
	HAL_Delay(100);
 8000cfc:	2064      	movs	r0, #100	@ 0x64
 8000cfe:	f001 f827 	bl	8001d50 <HAL_Delay>
	TIM3->ARR = 111;
 8000d02:	4b0a      	ldr	r3, [pc, #40]	@ (8000d2c <StartSound+0x44>)
 8000d04:	226f      	movs	r2, #111	@ 0x6f
 8000d06:	62da      	str	r2, [r3, #44]	@ 0x2c
	TIM3->CCR1 = TIM3->ARR / 2;
 8000d08:	4b08      	ldr	r3, [pc, #32]	@ (8000d2c <StartSound+0x44>)
 8000d0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d0c:	4a07      	ldr	r2, [pc, #28]	@ (8000d2c <StartSound+0x44>)
 8000d0e:	085b      	lsrs	r3, r3, #1
 8000d10:	6353      	str	r3, [r2, #52]	@ 0x34
	HAL_Delay(100);
 8000d12:	2064      	movs	r0, #100	@ 0x64
 8000d14:	f001 f81c 	bl	8001d50 <HAL_Delay>

	// Setting for food eating Sound
	TIM3->ARR = 1060;
 8000d18:	4b04      	ldr	r3, [pc, #16]	@ (8000d2c <StartSound+0x44>)
 8000d1a:	f240 4224 	movw	r2, #1060	@ 0x424
 8000d1e:	62da      	str	r2, [r3, #44]	@ 0x2c
	TIM3->CCR1 = 0;
 8000d20:	4b02      	ldr	r3, [pc, #8]	@ (8000d2c <StartSound+0x44>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8000d26:	bf00      	nop
 8000d28:	bd80      	pop	{r7, pc}
 8000d2a:	bf00      	nop
 8000d2c:	40000400 	.word	0x40000400

08000d30 <LoseSound>:


void LoseSound()
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	af00      	add	r7, sp, #0
	TIM3->ARR = 290;
 8000d34:	4b18      	ldr	r3, [pc, #96]	@ (8000d98 <LoseSound+0x68>)
 8000d36:	f44f 7291 	mov.w	r2, #290	@ 0x122
 8000d3a:	62da      	str	r2, [r3, #44]	@ 0x2c
	TIM3->CCR1 = TIM3->ARR / 2;
 8000d3c:	4b16      	ldr	r3, [pc, #88]	@ (8000d98 <LoseSound+0x68>)
 8000d3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d40:	4a15      	ldr	r2, [pc, #84]	@ (8000d98 <LoseSound+0x68>)
 8000d42:	085b      	lsrs	r3, r3, #1
 8000d44:	6353      	str	r3, [r2, #52]	@ 0x34
	HAL_Delay(80);
 8000d46:	2050      	movs	r0, #80	@ 0x50
 8000d48:	f001 f802 	bl	8001d50 <HAL_Delay>

	TIM3->ARR = 391;
 8000d4c:	4b12      	ldr	r3, [pc, #72]	@ (8000d98 <LoseSound+0x68>)
 8000d4e:	f240 1287 	movw	r2, #391	@ 0x187
 8000d52:	62da      	str	r2, [r3, #44]	@ 0x2c
	TIM3->CCR1 = TIM3->ARR / 2;
 8000d54:	4b10      	ldr	r3, [pc, #64]	@ (8000d98 <LoseSound+0x68>)
 8000d56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d58:	4a0f      	ldr	r2, [pc, #60]	@ (8000d98 <LoseSound+0x68>)
 8000d5a:	085b      	lsrs	r3, r3, #1
 8000d5c:	6353      	str	r3, [r2, #52]	@ 0x34
	HAL_Delay(80);
 8000d5e:	2050      	movs	r0, #80	@ 0x50
 8000d60:	f000 fff6 	bl	8001d50 <HAL_Delay>

	TIM3->ARR = 290;
 8000d64:	4b0c      	ldr	r3, [pc, #48]	@ (8000d98 <LoseSound+0x68>)
 8000d66:	f44f 7291 	mov.w	r2, #290	@ 0x122
 8000d6a:	62da      	str	r2, [r3, #44]	@ 0x2c
	TIM3->CCR1 = TIM3->ARR / 2;
 8000d6c:	4b0a      	ldr	r3, [pc, #40]	@ (8000d98 <LoseSound+0x68>)
 8000d6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d70:	4a09      	ldr	r2, [pc, #36]	@ (8000d98 <LoseSound+0x68>)
 8000d72:	085b      	lsrs	r3, r3, #1
 8000d74:	6353      	str	r3, [r2, #52]	@ 0x34
	HAL_Delay(80);
 8000d76:	2050      	movs	r0, #80	@ 0x50
 8000d78:	f000 ffea 	bl	8001d50 <HAL_Delay>

	TIM3->ARR = 391;
 8000d7c:	4b06      	ldr	r3, [pc, #24]	@ (8000d98 <LoseSound+0x68>)
 8000d7e:	f240 1287 	movw	r2, #391	@ 0x187
 8000d82:	62da      	str	r2, [r3, #44]	@ 0x2c
	TIM3->CCR1 = TIM3->ARR / 2;
 8000d84:	4b04      	ldr	r3, [pc, #16]	@ (8000d98 <LoseSound+0x68>)
 8000d86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d88:	4a03      	ldr	r2, [pc, #12]	@ (8000d98 <LoseSound+0x68>)
 8000d8a:	085b      	lsrs	r3, r3, #1
 8000d8c:	6353      	str	r3, [r2, #52]	@ 0x34
	HAL_Delay(80);
 8000d8e:	2050      	movs	r0, #80	@ 0x50
 8000d90:	f000 ffde 	bl	8001d50 <HAL_Delay>
}
 8000d94:	bf00      	nop
 8000d96:	bd80      	pop	{r7, pc}
 8000d98:	40000400 	.word	0x40000400

08000d9c <WinSound>:


void WinSound()
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	af00      	add	r7, sp, #0
	TIM3->ARR = 593;
 8000da0:	4b31      	ldr	r3, [pc, #196]	@ (8000e68 <WinSound+0xcc>)
 8000da2:	f240 2251 	movw	r2, #593	@ 0x251
 8000da6:	62da      	str	r2, [r3, #44]	@ 0x2c
	TIM3->CCR1 = TIM3->ARR / 2;
 8000da8:	4b2f      	ldr	r3, [pc, #188]	@ (8000e68 <WinSound+0xcc>)
 8000daa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000dac:	4a2e      	ldr	r2, [pc, #184]	@ (8000e68 <WinSound+0xcc>)
 8000dae:	085b      	lsrs	r3, r3, #1
 8000db0:	6353      	str	r3, [r2, #52]	@ 0x34
	HAL_Delay(100);
 8000db2:	2064      	movs	r0, #100	@ 0x64
 8000db4:	f000 ffcc 	bl	8001d50 <HAL_Delay>

	TIM3->CCR1 = 0;
 8000db8:	4b2b      	ldr	r3, [pc, #172]	@ (8000e68 <WinSound+0xcc>)
 8000dba:	2200      	movs	r2, #0
 8000dbc:	635a      	str	r2, [r3, #52]	@ 0x34
	HAL_Delay(10);
 8000dbe:	200a      	movs	r0, #10
 8000dc0:	f000 ffc6 	bl	8001d50 <HAL_Delay>

	TIM3->CCR1 = TIM3->ARR / 2;
 8000dc4:	4b28      	ldr	r3, [pc, #160]	@ (8000e68 <WinSound+0xcc>)
 8000dc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000dc8:	4a27      	ldr	r2, [pc, #156]	@ (8000e68 <WinSound+0xcc>)
 8000dca:	085b      	lsrs	r3, r3, #1
 8000dcc:	6353      	str	r3, [r2, #52]	@ 0x34
	HAL_Delay(100);
 8000dce:	2064      	movs	r0, #100	@ 0x64
 8000dd0:	f000 ffbe 	bl	8001d50 <HAL_Delay>

	TIM3->CCR1 = 0;
 8000dd4:	4b24      	ldr	r3, [pc, #144]	@ (8000e68 <WinSound+0xcc>)
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	635a      	str	r2, [r3, #52]	@ 0x34
	HAL_Delay(10);
 8000dda:	200a      	movs	r0, #10
 8000ddc:	f000 ffb8 	bl	8001d50 <HAL_Delay>

	TIM3->CCR1 = TIM3->ARR / 2;
 8000de0:	4b21      	ldr	r3, [pc, #132]	@ (8000e68 <WinSound+0xcc>)
 8000de2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000de4:	4a20      	ldr	r2, [pc, #128]	@ (8000e68 <WinSound+0xcc>)
 8000de6:	085b      	lsrs	r3, r3, #1
 8000de8:	6353      	str	r3, [r2, #52]	@ 0x34
	HAL_Delay(100);
 8000dea:	2064      	movs	r0, #100	@ 0x64
 8000dec:	f000 ffb0 	bl	8001d50 <HAL_Delay>

	TIM3->CCR1 = 0;
 8000df0:	4b1d      	ldr	r3, [pc, #116]	@ (8000e68 <WinSound+0xcc>)
 8000df2:	2200      	movs	r2, #0
 8000df4:	635a      	str	r2, [r3, #52]	@ 0x34
	HAL_Delay(10);
 8000df6:	200a      	movs	r0, #10
 8000df8:	f000 ffaa 	bl	8001d50 <HAL_Delay>

	TIM3->ARR = 767;
 8000dfc:	4b1a      	ldr	r3, [pc, #104]	@ (8000e68 <WinSound+0xcc>)
 8000dfe:	f240 22ff 	movw	r2, #767	@ 0x2ff
 8000e02:	62da      	str	r2, [r3, #44]	@ 0x2c
	TIM3->CCR1 = TIM3->ARR / 2;
 8000e04:	4b18      	ldr	r3, [pc, #96]	@ (8000e68 <WinSound+0xcc>)
 8000e06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e08:	4a17      	ldr	r2, [pc, #92]	@ (8000e68 <WinSound+0xcc>)
 8000e0a:	085b      	lsrs	r3, r3, #1
 8000e0c:	6353      	str	r3, [r2, #52]	@ 0x34
	HAL_Delay(300);
 8000e0e:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8000e12:	f000 ff9d 	bl	8001d50 <HAL_Delay>

	TIM3->ARR = 593;
 8000e16:	4b14      	ldr	r3, [pc, #80]	@ (8000e68 <WinSound+0xcc>)
 8000e18:	f240 2251 	movw	r2, #593	@ 0x251
 8000e1c:	62da      	str	r2, [r3, #44]	@ 0x2c
	TIM3->CCR1 = TIM3->ARR / 2;
 8000e1e:	4b12      	ldr	r3, [pc, #72]	@ (8000e68 <WinSound+0xcc>)
 8000e20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e22:	4a11      	ldr	r2, [pc, #68]	@ (8000e68 <WinSound+0xcc>)
 8000e24:	085b      	lsrs	r3, r3, #1
 8000e26:	6353      	str	r3, [r2, #52]	@ 0x34
	HAL_Delay(300);
 8000e28:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8000e2c:	f000 ff90 	bl	8001d50 <HAL_Delay>

	TIM3->ARR = 508;
 8000e30:	4b0d      	ldr	r3, [pc, #52]	@ (8000e68 <WinSound+0xcc>)
 8000e32:	f44f 72fe 	mov.w	r2, #508	@ 0x1fc
 8000e36:	62da      	str	r2, [r3, #44]	@ 0x2c
	TIM3->CCR1 = TIM3->ARR / 2;
 8000e38:	4b0b      	ldr	r3, [pc, #44]	@ (8000e68 <WinSound+0xcc>)
 8000e3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e3c:	4a0a      	ldr	r2, [pc, #40]	@ (8000e68 <WinSound+0xcc>)
 8000e3e:	085b      	lsrs	r3, r3, #1
 8000e40:	6353      	str	r3, [r2, #52]	@ 0x34
	HAL_Delay(300);
 8000e42:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8000e46:	f000 ff83 	bl	8001d50 <HAL_Delay>

	TIM3->ARR = 1029;
 8000e4a:	4b07      	ldr	r3, [pc, #28]	@ (8000e68 <WinSound+0xcc>)
 8000e4c:	f240 4205 	movw	r2, #1029	@ 0x405
 8000e50:	62da      	str	r2, [r3, #44]	@ 0x2c
	TIM3->CCR1 = TIM3->ARR / 2;
 8000e52:	4b05      	ldr	r3, [pc, #20]	@ (8000e68 <WinSound+0xcc>)
 8000e54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e56:	4a04      	ldr	r2, [pc, #16]	@ (8000e68 <WinSound+0xcc>)
 8000e58:	085b      	lsrs	r3, r3, #1
 8000e5a:	6353      	str	r3, [r2, #52]	@ 0x34
	HAL_Delay(300);
 8000e5c:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8000e60:	f000 ff76 	bl	8001d50 <HAL_Delay>
}
 8000e64:	bf00      	nop
 8000e66:	bd80      	pop	{r7, pc}
 8000e68:	40000400 	.word	0x40000400

08000e6c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e6c:	b590      	push	{r4, r7, lr}
 8000e6e:	b0db      	sub	sp, #364	@ 0x16c
 8000e70:	af22      	add	r7, sp, #136	@ 0x88
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e72:	f000 fefb 	bl	8001c6c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e76:	f000 f995 	bl	80011a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e7a:	f000 fb7b 	bl	8001574 <MX_GPIO_Init>
  MX_DMA_Init();
 8000e7e:	f000 fb59 	bl	8001534 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000e82:	f000 fb2d 	bl	80014e0 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000e86:	f000 f9f5 	bl	8001274 <MX_ADC1_Init>
  MX_TIM2_Init();
 8000e8a:	f000 fa81 	bl	8001390 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000e8e:	f000 facd 	bl	800142c <MX_TIM3_Init>
  MX_I2C1_Init();
 8000e92:	f000 fa4f 	bl	8001334 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start_DMA(&hadc1, dir, 2);
 8000e96:	2202      	movs	r2, #2
 8000e98:	49ae      	ldr	r1, [pc, #696]	@ (8001154 <main+0x2e8>)
 8000e9a:	48af      	ldr	r0, [pc, #700]	@ (8001158 <main+0x2ec>)
 8000e9c:	f000 ffc0 	bl	8001e20 <HAL_ADC_Start_DMA>

  // LCD 초기화 함수 호출
    lcd_init();
 8000ea0:	f7ff fc1a 	bl	80006d8 <lcd_init>

    // Pacman 이미지 데이터
    char pac1[] = {0x07,  0x0F,  0x1C,  0x18,  0x18,  0x1C,  0x0F,  0x07}; // 우 벌
 8000ea4:	4aad      	ldr	r2, [pc, #692]	@ (800115c <main+0x2f0>)
 8000ea6:	f107 03c4 	add.w	r3, r7, #196	@ 0xc4
 8000eaa:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000eae:	e883 0003 	stmia.w	r3, {r0, r1}
    char pac2[] = {0x00,  0x0F,  0x1F,  0x18,  0x1C,  0x1F,  0x0F,  0x00}; // 우 닫
 8000eb2:	4aab      	ldr	r2, [pc, #684]	@ (8001160 <main+0x2f4>)
 8000eb4:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 8000eb8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000ebc:	e883 0003 	stmia.w	r3, {r0, r1}
    char pac3[] = {0x1C,  0x1E,  0x07,  0x03,  0x03,  0x07,  0x1E,  0x1C}; // 좌 벌
 8000ec0:	4aa8      	ldr	r2, [pc, #672]	@ (8001164 <main+0x2f8>)
 8000ec2:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8000ec6:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000eca:	e883 0003 	stmia.w	r3, {r0, r1}
    char pac4[] = {0x00,  0x1E,  0x1F,  0x03,  0x07,  0x1F,  0x1E,  0x00}; // 좌 닫
 8000ece:	4aa6      	ldr	r2, [pc, #664]	@ (8001168 <main+0x2fc>)
 8000ed0:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000ed4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000ed8:	e883 0003 	stmia.w	r3, {r0, r1}
    char enemy[] = {0x0E,  0x1F,  0x15,  0x1F,  0x0E,  0x15,  0x15,  0x15}; // 문어
 8000edc:	4aa3      	ldr	r2, [pc, #652]	@ (800116c <main+0x300>)
 8000ede:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000ee2:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000ee6:	e883 0003 	stmia.w	r3, {r0, r1}

    // Pacman 이미지를 LCD의 DDRAM에 저장
      lcd_send_cmd(0x40); // LCD 화면의 DDRAM 주소를 설정하여 화면의 원하는 위치에 출력, DDRAM Address 2열 1번의 주소가 0x40
 8000eea:	2040      	movs	r0, #64	@ 0x40
 8000eec:	f7ff fb5e 	bl	80005ac <lcd_send_cmd>
      for(int i = 0 ; i < 8 ; i++)
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8000ef6:	e00d      	b.n	8000f14 <main+0xa8>
    	  lcd_send_data(pac1[i]);
 8000ef8:	f107 02c4 	add.w	r2, r7, #196	@ 0xc4
 8000efc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8000f00:	4413      	add	r3, r2
 8000f02:	781b      	ldrb	r3, [r3, #0]
 8000f04:	4618      	mov	r0, r3
 8000f06:	f7ff fb81 	bl	800060c <lcd_send_data>
      for(int i = 0 ; i < 8 ; i++)
 8000f0a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8000f0e:	3301      	adds	r3, #1
 8000f10:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8000f14:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8000f18:	2b07      	cmp	r3, #7
 8000f1a:	dded      	ble.n	8000ef8 <main+0x8c>

      lcd_send_cmd(0x40+8); // 8bit씩이니까 2번은 0x40 + 8
 8000f1c:	2048      	movs	r0, #72	@ 0x48
 8000f1e:	f7ff fb45 	bl	80005ac <lcd_send_cmd>
      for(int i = 0 ; i < 8 ; i++)
 8000f22:	2300      	movs	r3, #0
 8000f24:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8000f28:	e00d      	b.n	8000f46 <main+0xda>
    	  lcd_send_data(pac2[i]);
 8000f2a:	f107 02bc 	add.w	r2, r7, #188	@ 0xbc
 8000f2e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8000f32:	4413      	add	r3, r2
 8000f34:	781b      	ldrb	r3, [r3, #0]
 8000f36:	4618      	mov	r0, r3
 8000f38:	f7ff fb68 	bl	800060c <lcd_send_data>
      for(int i = 0 ; i < 8 ; i++)
 8000f3c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8000f40:	3301      	adds	r3, #1
 8000f42:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8000f46:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8000f4a:	2b07      	cmp	r3, #7
 8000f4c:	dded      	ble.n	8000f2a <main+0xbe>

      lcd_send_cmd(0x40+16);
 8000f4e:	2050      	movs	r0, #80	@ 0x50
 8000f50:	f7ff fb2c 	bl	80005ac <lcd_send_cmd>
      for(int i = 0 ; i < 8 ; i++)
 8000f54:	2300      	movs	r3, #0
 8000f56:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8000f5a:	e00d      	b.n	8000f78 <main+0x10c>
    	  lcd_send_data(pac3[i]);
 8000f5c:	f107 02b4 	add.w	r2, r7, #180	@ 0xb4
 8000f60:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8000f64:	4413      	add	r3, r2
 8000f66:	781b      	ldrb	r3, [r3, #0]
 8000f68:	4618      	mov	r0, r3
 8000f6a:	f7ff fb4f 	bl	800060c <lcd_send_data>
      for(int i = 0 ; i < 8 ; i++)
 8000f6e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8000f72:	3301      	adds	r3, #1
 8000f74:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8000f78:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8000f7c:	2b07      	cmp	r3, #7
 8000f7e:	dded      	ble.n	8000f5c <main+0xf0>

      lcd_send_cmd(0x40+24);
 8000f80:	2058      	movs	r0, #88	@ 0x58
 8000f82:	f7ff fb13 	bl	80005ac <lcd_send_cmd>
      for(int i = 0 ; i < 8 ; i++)
 8000f86:	2300      	movs	r3, #0
 8000f88:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8000f8c:	e00d      	b.n	8000faa <main+0x13e>
    	  lcd_send_data(pac4[i]);
 8000f8e:	f107 02ac 	add.w	r2, r7, #172	@ 0xac
 8000f92:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8000f96:	4413      	add	r3, r2
 8000f98:	781b      	ldrb	r3, [r3, #0]
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	f7ff fb36 	bl	800060c <lcd_send_data>
      for(int i = 0 ; i < 8 ; i++)
 8000fa0:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8000fa4:	3301      	adds	r3, #1
 8000fa6:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8000faa:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8000fae:	2b07      	cmp	r3, #7
 8000fb0:	dded      	ble.n	8000f8e <main+0x122>

      lcd_send_cmd(0x40+32);
 8000fb2:	2060      	movs	r0, #96	@ 0x60
 8000fb4:	f7ff fafa 	bl	80005ac <lcd_send_cmd>
      for(int i = 0 ; i < 8 ; i++)
 8000fb8:	2300      	movs	r3, #0
 8000fba:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8000fbe:	e00d      	b.n	8000fdc <main+0x170>
    	  lcd_send_data(enemy[i]);
 8000fc0:	f107 02a4 	add.w	r2, r7, #164	@ 0xa4
 8000fc4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8000fc8:	4413      	add	r3, r2
 8000fca:	781b      	ldrb	r3, [r3, #0]
 8000fcc:	4618      	mov	r0, r3
 8000fce:	f7ff fb1d 	bl	800060c <lcd_send_data>
      for(int i = 0 ; i < 8 ; i++)
 8000fd2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8000fd6:	3301      	adds	r3, #1
 8000fd8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8000fdc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8000fe0:	2b07      	cmp	r3, #7
 8000fe2:	dded      	ble.n	8000fc0 <main+0x154>
      // lcd_send_cmd()를 사용하여 DDRAM 주소를 설정
      // lcd_send_data()를 사용하여 데이터 출력하면 LCD 화면에 그래픽이 표시된다.


      // 시작 화면
      lcd_put_cur(0, 0);
 8000fe4:	2100      	movs	r1, #0
 8000fe6:	2000      	movs	r0, #0
 8000fe8:	f7ff fb57 	bl	800069a <lcd_put_cur>
      lcd_send_string("Press the Button");
 8000fec:	4860      	ldr	r0, [pc, #384]	@ (8001170 <main+0x304>)
 8000fee:	f7ff fbb0 	bl	8000752 <lcd_send_string>

      lcd_put_cur(1, 4);
 8000ff2:	2104      	movs	r1, #4
 8000ff4:	2001      	movs	r0, #1
 8000ff6:	f7ff fb50 	bl	800069a <lcd_put_cur>
      lcd_send_string("to Start");
 8000ffa:	485e      	ldr	r0, [pc, #376]	@ (8001174 <main+0x308>)
 8000ffc:	f7ff fba9 	bl	8000752 <lcd_send_string>


      // 시작 버튼 누를 때까지 대기
      while(HAL_GPIO_ReadPin(Joystick_Button_GPIO_Port, Joystick_Button_Pin))
 8001000:	e002      	b.n	8001008 <main+0x19c>
    	  HAL_Delay(100); // 눌리면, 100ms 뒤 시작
 8001002:	2064      	movs	r0, #100	@ 0x64
 8001004:	f000 fea4 	bl	8001d50 <HAL_Delay>
      while(HAL_GPIO_ReadPin(Joystick_Button_GPIO_Port, Joystick_Button_Pin))
 8001008:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800100c:	485a      	ldr	r0, [pc, #360]	@ (8001178 <main+0x30c>)
 800100e:	f002 f8cf 	bl	80031b0 <HAL_GPIO_ReadPin>
 8001012:	4603      	mov	r3, r0
 8001014:	2b00      	cmp	r3, #0
 8001016:	d1f4      	bne.n	8001002 <main+0x196>

      HAL_TIM_Base_Start_IT(&htim2); // TIM2를 인터럽트로 사용
 8001018:	4858      	ldr	r0, [pc, #352]	@ (800117c <main+0x310>)
 800101a:	f003 fa81 	bl	8004520 <HAL_TIM_Base_Start_IT>
      HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1); // Sound를 위한 PWM
 800101e:	2100      	movs	r1, #0
 8001020:	4857      	ldr	r0, [pc, #348]	@ (8001180 <main+0x314>)
 8001022:	f003 fb2f 	bl	8004684 <HAL_TIM_PWM_Start>

      StartSound();
 8001026:	f7ff fe5f 	bl	8000ce8 <StartSound>

      lcd_clear();
 800102a:	f7ff fb1f 	bl	800066c <lcd_clear>
      lcd_put_cur(0, 1);
 800102e:	2101      	movs	r1, #1
 8001030:	2000      	movs	r0, #0
 8001032:	f7ff fb32 	bl	800069a <lcd_put_cur>
      lcd_send_string("LEVEL 1");
 8001036:	4853      	ldr	r0, [pc, #332]	@ (8001184 <main+0x318>)
 8001038:	f7ff fb8b 	bl	8000752 <lcd_send_string>
      HAL_Delay(500);
 800103c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001040:	f000 fe86 	bl	8001d50 <HAL_Delay>

      lcd_put_cur(1, 9);
 8001044:	2109      	movs	r1, #9
 8001046:	2001      	movs	r0, #1
 8001048:	f7ff fb27 	bl	800069a <lcd_put_cur>
      lcd_send_string("Start!");
 800104c:	484e      	ldr	r0, [pc, #312]	@ (8001188 <main+0x31c>)
 800104e:	f7ff fb80 	bl	8000752 <lcd_send_string>
      HAL_Delay(800);
 8001052:	f44f 7048 	mov.w	r0, #800	@ 0x320
 8001056:	f000 fe7b 	bl	8001d50 <HAL_Delay>


      // Pacman Init
      Character pacman;
      memset(&pacman, 0, sizeof(pacman)); // pacman 구조체를 0으로 초기화한다(모든 멤버 변수를 0으로 설정)
 800105a:	f107 0314 	add.w	r3, r7, #20
 800105e:	2290      	movs	r2, #144	@ 0x90
 8001060:	2100      	movs	r1, #0
 8001062:	4618      	mov	r0, r3
 8001064:	f004 fdbb 	bl	8005bde <memset>
      pacman.food = 31;
 8001068:	231f      	movs	r3, #31
 800106a:	f887 30a0 	strb.w	r3, [r7, #160]	@ 0xa0

      // Enemy Init
      Enemy octopus;
      memset(&octopus, 0, sizeof(octopus)); // octopus 구조체를 0으로 초기화한다(모든 멤버 변수를 0으로 설정)
 800106e:	1d3b      	adds	r3, r7, #4
 8001070:	2210      	movs	r2, #16
 8001072:	2100      	movs	r1, #0
 8001074:	4618      	mov	r0, r3
 8001076:	f004 fdb2 	bl	8005bde <memset>
      octopus.image_num = 4;
 800107a:	2304      	movs	r3, #4
 800107c:	60fb      	str	r3, [r7, #12]
      octopus.row = 1; // 처음 시작 위치
 800107e:	2301      	movs	r3, #1
 8001080:	607b      	str	r3, [r7, #4]
      octopus.col = 8;
 8001082:	2308      	movs	r3, #8
 8001084:	60bb      	str	r3, [r7, #8]


      lcd_clear();
 8001086:	f7ff faf1 	bl	800066c <lcd_clear>
      lcd_put_cur(pacman.row, pacman.col);
 800108a:	697b      	ldr	r3, [r7, #20]
 800108c:	69ba      	ldr	r2, [r7, #24]
 800108e:	4611      	mov	r1, r2
 8001090:	4618      	mov	r0, r3
 8001092:	f7ff fb02 	bl	800069a <lcd_put_cur>
      lcd_send_data(pacman.image_num);
 8001096:	69fb      	ldr	r3, [r7, #28]
 8001098:	b2db      	uxtb	r3, r3
 800109a:	4618      	mov	r0, r3
 800109c:	f7ff fab6 	bl	800060c <lcd_send_data>
  while (1)
	{
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	if(game_status == ING)
 80010a0:	4b3a      	ldr	r3, [pc, #232]	@ (800118c <main+0x320>)
 80010a2:	781b      	ldrb	r3, [r3, #0]
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d135      	bne.n	8001114 <main+0x2a8>
	{
		Move_Pacman(&pacman, Dir_Joystick());
 80010a8:	f7ff fb68 	bl	800077c <Dir_Joystick>
 80010ac:	4603      	mov	r3, r0
 80010ae:	461a      	mov	r2, r3
 80010b0:	f107 0314 	add.w	r3, r7, #20
 80010b4:	4611      	mov	r1, r2
 80010b6:	4618      	mov	r0, r3
 80010b8:	f7ff fb88 	bl	80007cc <Move_Pacman>
		Move_Enemy(&octopus, pacman, clk_pulse);
 80010bc:	4b34      	ldr	r3, [pc, #208]	@ (8001190 <main+0x324>)
 80010be:	781b      	ldrb	r3, [r3, #0]
 80010c0:	1d3c      	adds	r4, r7, #4
 80010c2:	9321      	str	r3, [sp, #132]	@ 0x84
 80010c4:	4668      	mov	r0, sp
 80010c6:	f107 0320 	add.w	r3, r7, #32
 80010ca:	2284      	movs	r2, #132	@ 0x84
 80010cc:	4619      	mov	r1, r3
 80010ce:	f004 fe02 	bl	8005cd6 <memcpy>
 80010d2:	f107 0314 	add.w	r3, r7, #20
 80010d6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80010d8:	4620      	mov	r0, r4
 80010da:	f7ff fc6f 	bl	80009bc <Move_Enemy>
  //		LCD_Display_Charactor(&pacman);
  //		LCD_Display_Enemy(octopus);

		game_status = GameStatus(&pacman, &octopus);
 80010de:	1d3a      	adds	r2, r7, #4
 80010e0:	f107 0314 	add.w	r3, r7, #20
 80010e4:	4611      	mov	r1, r2
 80010e6:	4618      	mov	r0, r3
 80010e8:	f7ff fcfe 	bl	8000ae8 <GameStatus>
 80010ec:	4603      	mov	r3, r0
 80010ee:	461a      	mov	r2, r3
 80010f0:	4b26      	ldr	r3, [pc, #152]	@ (800118c <main+0x320>)
 80010f2:	701a      	strb	r2, [r3, #0]

  //		HAL_Delay(100);
		HAL_Delay(50);
 80010f4:	2032      	movs	r0, #50	@ 0x32
 80010f6:	f000 fe2b 	bl	8001d50 <HAL_Delay>
		LCD_Display_Charactor(&pacman);
 80010fa:	f107 0314 	add.w	r3, r7, #20
 80010fe:	4618      	mov	r0, r3
 8001100:	f7ff fbdc 	bl	80008bc <LCD_Display_Charactor>
		LCD_Display_Enemy(octopus);
 8001104:	1d3b      	adds	r3, r7, #4
 8001106:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001108:	f7ff fcd9 	bl	8000abe <LCD_Display_Enemy>
		TIM3->CCR1 = 0;
 800110c:	4b21      	ldr	r3, [pc, #132]	@ (8001194 <main+0x328>)
 800110e:	2200      	movs	r2, #0
 8001110:	635a      	str	r2, [r3, #52]	@ 0x34
 8001112:	e7c5      	b.n	80010a0 <main+0x234>
	}
	else if(game_status == WIN)
 8001114:	4b1d      	ldr	r3, [pc, #116]	@ (800118c <main+0x320>)
 8001116:	781b      	ldrb	r3, [r3, #0]
 8001118:	2b01      	cmp	r3, #1
 800111a:	d10e      	bne.n	800113a <main+0x2ce>
	{
		lcd_put_cur(0, 4);
 800111c:	2104      	movs	r1, #4
 800111e:	2000      	movs	r0, #0
 8001120:	f7ff fabb 	bl	800069a <lcd_put_cur>
		lcd_send_string("YOU WIN");
 8001124:	481c      	ldr	r0, [pc, #112]	@ (8001198 <main+0x32c>)
 8001126:	f7ff fb14 	bl	8000752 <lcd_send_string>
		lcd_put_cur(1, 0);
 800112a:	2100      	movs	r1, #0
 800112c:	2001      	movs	r0, #1
 800112e:	f7ff fab4 	bl	800069a <lcd_put_cur>
		lcd_send_string("Congratulations!");
 8001132:	481a      	ldr	r0, [pc, #104]	@ (800119c <main+0x330>)
 8001134:	f7ff fb0d 	bl	8000752 <lcd_send_string>
 8001138:	e7b2      	b.n	80010a0 <main+0x234>
	}
	else if(game_status == OVER)
 800113a:	4b14      	ldr	r3, [pc, #80]	@ (800118c <main+0x320>)
 800113c:	781b      	ldrb	r3, [r3, #0]
 800113e:	2b02      	cmp	r3, #2
 8001140:	d1ae      	bne.n	80010a0 <main+0x234>
	{
		lcd_put_cur(0, 4);
 8001142:	2104      	movs	r1, #4
 8001144:	2000      	movs	r0, #0
 8001146:	f7ff faa8 	bl	800069a <lcd_put_cur>
		lcd_send_string("YOU LOSE");
 800114a:	4815      	ldr	r0, [pc, #84]	@ (80011a0 <main+0x334>)
 800114c:	f7ff fb01 	bl	8000752 <lcd_send_string>
	if(game_status == ING)
 8001150:	e7a6      	b.n	80010a0 <main+0x234>
 8001152:	bf00      	nop
 8001154:	20000260 	.word	0x20000260
 8001158:	20000088 	.word	0x20000088
 800115c:	080069ac 	.word	0x080069ac
 8001160:	080069b4 	.word	0x080069b4
 8001164:	080069bc 	.word	0x080069bc
 8001168:	080069c4 	.word	0x080069c4
 800116c:	080069cc 	.word	0x080069cc
 8001170:	0800695c 	.word	0x0800695c
 8001174:	08006970 	.word	0x08006970
 8001178:	40020400 	.word	0x40020400
 800117c:	20000184 	.word	0x20000184
 8001180:	200001cc 	.word	0x200001cc
 8001184:	0800697c 	.word	0x0800697c
 8001188:	0800694c 	.word	0x0800694c
 800118c:	2000025c 	.word	0x2000025c
 8001190:	20000268 	.word	0x20000268
 8001194:	40000400 	.word	0x40000400
 8001198:	08006984 	.word	0x08006984
 800119c:	0800698c 	.word	0x0800698c
 80011a0:	080069a0 	.word	0x080069a0

080011a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b094      	sub	sp, #80	@ 0x50
 80011a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011aa:	f107 0320 	add.w	r3, r7, #32
 80011ae:	2230      	movs	r2, #48	@ 0x30
 80011b0:	2100      	movs	r1, #0
 80011b2:	4618      	mov	r0, r3
 80011b4:	f004 fd13 	bl	8005bde <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011b8:	f107 030c 	add.w	r3, r7, #12
 80011bc:	2200      	movs	r2, #0
 80011be:	601a      	str	r2, [r3, #0]
 80011c0:	605a      	str	r2, [r3, #4]
 80011c2:	609a      	str	r2, [r3, #8]
 80011c4:	60da      	str	r2, [r3, #12]
 80011c6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80011c8:	2300      	movs	r3, #0
 80011ca:	60bb      	str	r3, [r7, #8]
 80011cc:	4b27      	ldr	r3, [pc, #156]	@ (800126c <SystemClock_Config+0xc8>)
 80011ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011d0:	4a26      	ldr	r2, [pc, #152]	@ (800126c <SystemClock_Config+0xc8>)
 80011d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011d6:	6413      	str	r3, [r2, #64]	@ 0x40
 80011d8:	4b24      	ldr	r3, [pc, #144]	@ (800126c <SystemClock_Config+0xc8>)
 80011da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011e0:	60bb      	str	r3, [r7, #8]
 80011e2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80011e4:	2300      	movs	r3, #0
 80011e6:	607b      	str	r3, [r7, #4]
 80011e8:	4b21      	ldr	r3, [pc, #132]	@ (8001270 <SystemClock_Config+0xcc>)
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	4a20      	ldr	r2, [pc, #128]	@ (8001270 <SystemClock_Config+0xcc>)
 80011ee:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80011f2:	6013      	str	r3, [r2, #0]
 80011f4:	4b1e      	ldr	r3, [pc, #120]	@ (8001270 <SystemClock_Config+0xcc>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80011fc:	607b      	str	r3, [r7, #4]
 80011fe:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001200:	2301      	movs	r3, #1
 8001202:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001204:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001208:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800120a:	2302      	movs	r3, #2
 800120c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800120e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001212:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001214:	2304      	movs	r3, #4
 8001216:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8001218:	2364      	movs	r3, #100	@ 0x64
 800121a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800121c:	2302      	movs	r3, #2
 800121e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001220:	2304      	movs	r3, #4
 8001222:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001224:	f107 0320 	add.w	r3, r7, #32
 8001228:	4618      	mov	r0, r3
 800122a:	f002 fc91 	bl	8003b50 <HAL_RCC_OscConfig>
 800122e:	4603      	mov	r3, r0
 8001230:	2b00      	cmp	r3, #0
 8001232:	d001      	beq.n	8001238 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001234:	f000 fa1c 	bl	8001670 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001238:	230f      	movs	r3, #15
 800123a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800123c:	2302      	movs	r3, #2
 800123e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001240:	2300      	movs	r3, #0
 8001242:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001244:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001248:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800124a:	2300      	movs	r3, #0
 800124c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800124e:	f107 030c 	add.w	r3, r7, #12
 8001252:	2103      	movs	r1, #3
 8001254:	4618      	mov	r0, r3
 8001256:	f002 fef3 	bl	8004040 <HAL_RCC_ClockConfig>
 800125a:	4603      	mov	r3, r0
 800125c:	2b00      	cmp	r3, #0
 800125e:	d001      	beq.n	8001264 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001260:	f000 fa06 	bl	8001670 <Error_Handler>
  }
}
 8001264:	bf00      	nop
 8001266:	3750      	adds	r7, #80	@ 0x50
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}
 800126c:	40023800 	.word	0x40023800
 8001270:	40007000 	.word	0x40007000

08001274 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b084      	sub	sp, #16
 8001278:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800127a:	463b      	mov	r3, r7
 800127c:	2200      	movs	r2, #0
 800127e:	601a      	str	r2, [r3, #0]
 8001280:	605a      	str	r2, [r3, #4]
 8001282:	609a      	str	r2, [r3, #8]
 8001284:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001286:	4b28      	ldr	r3, [pc, #160]	@ (8001328 <MX_ADC1_Init+0xb4>)
 8001288:	4a28      	ldr	r2, [pc, #160]	@ (800132c <MX_ADC1_Init+0xb8>)
 800128a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800128c:	4b26      	ldr	r3, [pc, #152]	@ (8001328 <MX_ADC1_Init+0xb4>)
 800128e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001292:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001294:	4b24      	ldr	r3, [pc, #144]	@ (8001328 <MX_ADC1_Init+0xb4>)
 8001296:	2200      	movs	r2, #0
 8001298:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800129a:	4b23      	ldr	r3, [pc, #140]	@ (8001328 <MX_ADC1_Init+0xb4>)
 800129c:	2201      	movs	r2, #1
 800129e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80012a0:	4b21      	ldr	r3, [pc, #132]	@ (8001328 <MX_ADC1_Init+0xb4>)
 80012a2:	2201      	movs	r2, #1
 80012a4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80012a6:	4b20      	ldr	r3, [pc, #128]	@ (8001328 <MX_ADC1_Init+0xb4>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80012ae:	4b1e      	ldr	r3, [pc, #120]	@ (8001328 <MX_ADC1_Init+0xb4>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80012b4:	4b1c      	ldr	r3, [pc, #112]	@ (8001328 <MX_ADC1_Init+0xb4>)
 80012b6:	4a1e      	ldr	r2, [pc, #120]	@ (8001330 <MX_ADC1_Init+0xbc>)
 80012b8:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80012ba:	4b1b      	ldr	r3, [pc, #108]	@ (8001328 <MX_ADC1_Init+0xb4>)
 80012bc:	2200      	movs	r2, #0
 80012be:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 80012c0:	4b19      	ldr	r3, [pc, #100]	@ (8001328 <MX_ADC1_Init+0xb4>)
 80012c2:	2202      	movs	r2, #2
 80012c4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80012c6:	4b18      	ldr	r3, [pc, #96]	@ (8001328 <MX_ADC1_Init+0xb4>)
 80012c8:	2201      	movs	r2, #1
 80012ca:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80012ce:	4b16      	ldr	r3, [pc, #88]	@ (8001328 <MX_ADC1_Init+0xb4>)
 80012d0:	2201      	movs	r2, #1
 80012d2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80012d4:	4814      	ldr	r0, [pc, #80]	@ (8001328 <MX_ADC1_Init+0xb4>)
 80012d6:	f000 fd5f 	bl	8001d98 <HAL_ADC_Init>
 80012da:	4603      	mov	r3, r0
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d001      	beq.n	80012e4 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80012e0:	f000 f9c6 	bl	8001670 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80012e4:	2300      	movs	r3, #0
 80012e6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80012e8:	2301      	movs	r3, #1
 80012ea:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 80012ec:	2304      	movs	r3, #4
 80012ee:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012f0:	463b      	mov	r3, r7
 80012f2:	4619      	mov	r1, r3
 80012f4:	480c      	ldr	r0, [pc, #48]	@ (8001328 <MX_ADC1_Init+0xb4>)
 80012f6:	f000 fea5 	bl	8002044 <HAL_ADC_ConfigChannel>
 80012fa:	4603      	mov	r3, r0
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d001      	beq.n	8001304 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001300:	f000 f9b6 	bl	8001670 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001304:	2301      	movs	r3, #1
 8001306:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001308:	2302      	movs	r3, #2
 800130a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800130c:	463b      	mov	r3, r7
 800130e:	4619      	mov	r1, r3
 8001310:	4805      	ldr	r0, [pc, #20]	@ (8001328 <MX_ADC1_Init+0xb4>)
 8001312:	f000 fe97 	bl	8002044 <HAL_ADC_ConfigChannel>
 8001316:	4603      	mov	r3, r0
 8001318:	2b00      	cmp	r3, #0
 800131a:	d001      	beq.n	8001320 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 800131c:	f000 f9a8 	bl	8001670 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001320:	bf00      	nop
 8001322:	3710      	adds	r7, #16
 8001324:	46bd      	mov	sp, r7
 8001326:	bd80      	pop	{r7, pc}
 8001328:	20000088 	.word	0x20000088
 800132c:	40012000 	.word	0x40012000
 8001330:	0f000001 	.word	0x0f000001

08001334 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001338:	4b12      	ldr	r3, [pc, #72]	@ (8001384 <MX_I2C1_Init+0x50>)
 800133a:	4a13      	ldr	r2, [pc, #76]	@ (8001388 <MX_I2C1_Init+0x54>)
 800133c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800133e:	4b11      	ldr	r3, [pc, #68]	@ (8001384 <MX_I2C1_Init+0x50>)
 8001340:	4a12      	ldr	r2, [pc, #72]	@ (800138c <MX_I2C1_Init+0x58>)
 8001342:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001344:	4b0f      	ldr	r3, [pc, #60]	@ (8001384 <MX_I2C1_Init+0x50>)
 8001346:	2200      	movs	r2, #0
 8001348:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800134a:	4b0e      	ldr	r3, [pc, #56]	@ (8001384 <MX_I2C1_Init+0x50>)
 800134c:	2200      	movs	r2, #0
 800134e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001350:	4b0c      	ldr	r3, [pc, #48]	@ (8001384 <MX_I2C1_Init+0x50>)
 8001352:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001356:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001358:	4b0a      	ldr	r3, [pc, #40]	@ (8001384 <MX_I2C1_Init+0x50>)
 800135a:	2200      	movs	r2, #0
 800135c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800135e:	4b09      	ldr	r3, [pc, #36]	@ (8001384 <MX_I2C1_Init+0x50>)
 8001360:	2200      	movs	r2, #0
 8001362:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001364:	4b07      	ldr	r3, [pc, #28]	@ (8001384 <MX_I2C1_Init+0x50>)
 8001366:	2200      	movs	r2, #0
 8001368:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800136a:	4b06      	ldr	r3, [pc, #24]	@ (8001384 <MX_I2C1_Init+0x50>)
 800136c:	2200      	movs	r2, #0
 800136e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001370:	4804      	ldr	r0, [pc, #16]	@ (8001384 <MX_I2C1_Init+0x50>)
 8001372:	f001 ff4f 	bl	8003214 <HAL_I2C_Init>
 8001376:	4603      	mov	r3, r0
 8001378:	2b00      	cmp	r3, #0
 800137a:	d001      	beq.n	8001380 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800137c:	f000 f978 	bl	8001670 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001380:	bf00      	nop
 8001382:	bd80      	pop	{r7, pc}
 8001384:	20000130 	.word	0x20000130
 8001388:	40005400 	.word	0x40005400
 800138c:	000186a0 	.word	0x000186a0

08001390 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b086      	sub	sp, #24
 8001394:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001396:	f107 0308 	add.w	r3, r7, #8
 800139a:	2200      	movs	r2, #0
 800139c:	601a      	str	r2, [r3, #0]
 800139e:	605a      	str	r2, [r3, #4]
 80013a0:	609a      	str	r2, [r3, #8]
 80013a2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013a4:	463b      	mov	r3, r7
 80013a6:	2200      	movs	r2, #0
 80013a8:	601a      	str	r2, [r3, #0]
 80013aa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80013ac:	4b1e      	ldr	r3, [pc, #120]	@ (8001428 <MX_TIM2_Init+0x98>)
 80013ae:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80013b2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 10000-1;
 80013b4:	4b1c      	ldr	r3, [pc, #112]	@ (8001428 <MX_TIM2_Init+0x98>)
 80013b6:	f242 720f 	movw	r2, #9999	@ 0x270f
 80013ba:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013bc:	4b1a      	ldr	r3, [pc, #104]	@ (8001428 <MX_TIM2_Init+0x98>)
 80013be:	2200      	movs	r2, #0
 80013c0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000-1;
 80013c2:	4b19      	ldr	r3, [pc, #100]	@ (8001428 <MX_TIM2_Init+0x98>)
 80013c4:	f242 720f 	movw	r2, #9999	@ 0x270f
 80013c8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013ca:	4b17      	ldr	r3, [pc, #92]	@ (8001428 <MX_TIM2_Init+0x98>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013d0:	4b15      	ldr	r3, [pc, #84]	@ (8001428 <MX_TIM2_Init+0x98>)
 80013d2:	2200      	movs	r2, #0
 80013d4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80013d6:	4814      	ldr	r0, [pc, #80]	@ (8001428 <MX_TIM2_Init+0x98>)
 80013d8:	f003 f852 	bl	8004480 <HAL_TIM_Base_Init>
 80013dc:	4603      	mov	r3, r0
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d001      	beq.n	80013e6 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80013e2:	f000 f945 	bl	8001670 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013e6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80013ea:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80013ec:	f107 0308 	add.w	r3, r7, #8
 80013f0:	4619      	mov	r1, r3
 80013f2:	480d      	ldr	r0, [pc, #52]	@ (8001428 <MX_TIM2_Init+0x98>)
 80013f4:	f003 fba8 	bl	8004b48 <HAL_TIM_ConfigClockSource>
 80013f8:	4603      	mov	r3, r0
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d001      	beq.n	8001402 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80013fe:	f000 f937 	bl	8001670 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001402:	2300      	movs	r3, #0
 8001404:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001406:	2300      	movs	r3, #0
 8001408:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800140a:	463b      	mov	r3, r7
 800140c:	4619      	mov	r1, r3
 800140e:	4806      	ldr	r0, [pc, #24]	@ (8001428 <MX_TIM2_Init+0x98>)
 8001410:	f003 ff5c 	bl	80052cc <HAL_TIMEx_MasterConfigSynchronization>
 8001414:	4603      	mov	r3, r0
 8001416:	2b00      	cmp	r3, #0
 8001418:	d001      	beq.n	800141e <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800141a:	f000 f929 	bl	8001670 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800141e:	bf00      	nop
 8001420:	3718      	adds	r7, #24
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}
 8001426:	bf00      	nop
 8001428:	20000184 	.word	0x20000184

0800142c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b08a      	sub	sp, #40	@ 0x28
 8001430:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001432:	f107 0320 	add.w	r3, r7, #32
 8001436:	2200      	movs	r2, #0
 8001438:	601a      	str	r2, [r3, #0]
 800143a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800143c:	1d3b      	adds	r3, r7, #4
 800143e:	2200      	movs	r2, #0
 8001440:	601a      	str	r2, [r3, #0]
 8001442:	605a      	str	r2, [r3, #4]
 8001444:	609a      	str	r2, [r3, #8]
 8001446:	60da      	str	r2, [r3, #12]
 8001448:	611a      	str	r2, [r3, #16]
 800144a:	615a      	str	r2, [r3, #20]
 800144c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800144e:	4b22      	ldr	r3, [pc, #136]	@ (80014d8 <MX_TIM3_Init+0xac>)
 8001450:	4a22      	ldr	r2, [pc, #136]	@ (80014dc <MX_TIM3_Init+0xb0>)
 8001452:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 230-1;
 8001454:	4b20      	ldr	r3, [pc, #128]	@ (80014d8 <MX_TIM3_Init+0xac>)
 8001456:	22e5      	movs	r2, #229	@ 0xe5
 8001458:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800145a:	4b1f      	ldr	r3, [pc, #124]	@ (80014d8 <MX_TIM3_Init+0xac>)
 800145c:	2200      	movs	r2, #0
 800145e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 8001460:	4b1d      	ldr	r3, [pc, #116]	@ (80014d8 <MX_TIM3_Init+0xac>)
 8001462:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001466:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001468:	4b1b      	ldr	r3, [pc, #108]	@ (80014d8 <MX_TIM3_Init+0xac>)
 800146a:	2200      	movs	r2, #0
 800146c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800146e:	4b1a      	ldr	r3, [pc, #104]	@ (80014d8 <MX_TIM3_Init+0xac>)
 8001470:	2280      	movs	r2, #128	@ 0x80
 8001472:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001474:	4818      	ldr	r0, [pc, #96]	@ (80014d8 <MX_TIM3_Init+0xac>)
 8001476:	f003 f8b5 	bl	80045e4 <HAL_TIM_PWM_Init>
 800147a:	4603      	mov	r3, r0
 800147c:	2b00      	cmp	r3, #0
 800147e:	d001      	beq.n	8001484 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8001480:	f000 f8f6 	bl	8001670 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001484:	2300      	movs	r3, #0
 8001486:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001488:	2300      	movs	r3, #0
 800148a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800148c:	f107 0320 	add.w	r3, r7, #32
 8001490:	4619      	mov	r1, r3
 8001492:	4811      	ldr	r0, [pc, #68]	@ (80014d8 <MX_TIM3_Init+0xac>)
 8001494:	f003 ff1a 	bl	80052cc <HAL_TIMEx_MasterConfigSynchronization>
 8001498:	4603      	mov	r3, r0
 800149a:	2b00      	cmp	r3, #0
 800149c:	d001      	beq.n	80014a2 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 800149e:	f000 f8e7 	bl	8001670 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80014a2:	2360      	movs	r3, #96	@ 0x60
 80014a4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80014a6:	2300      	movs	r3, #0
 80014a8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80014aa:	2300      	movs	r3, #0
 80014ac:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80014ae:	2300      	movs	r3, #0
 80014b0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80014b2:	1d3b      	adds	r3, r7, #4
 80014b4:	2200      	movs	r2, #0
 80014b6:	4619      	mov	r1, r3
 80014b8:	4807      	ldr	r0, [pc, #28]	@ (80014d8 <MX_TIM3_Init+0xac>)
 80014ba:	f003 fa83 	bl	80049c4 <HAL_TIM_PWM_ConfigChannel>
 80014be:	4603      	mov	r3, r0
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d001      	beq.n	80014c8 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 80014c4:	f000 f8d4 	bl	8001670 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80014c8:	4803      	ldr	r0, [pc, #12]	@ (80014d8 <MX_TIM3_Init+0xac>)
 80014ca:	f000 fa07 	bl	80018dc <HAL_TIM_MspPostInit>

}
 80014ce:	bf00      	nop
 80014d0:	3728      	adds	r7, #40	@ 0x28
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd80      	pop	{r7, pc}
 80014d6:	bf00      	nop
 80014d8:	200001cc 	.word	0x200001cc
 80014dc:	40000400 	.word	0x40000400

080014e0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80014e4:	4b11      	ldr	r3, [pc, #68]	@ (800152c <MX_USART2_UART_Init+0x4c>)
 80014e6:	4a12      	ldr	r2, [pc, #72]	@ (8001530 <MX_USART2_UART_Init+0x50>)
 80014e8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80014ea:	4b10      	ldr	r3, [pc, #64]	@ (800152c <MX_USART2_UART_Init+0x4c>)
 80014ec:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80014f0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80014f2:	4b0e      	ldr	r3, [pc, #56]	@ (800152c <MX_USART2_UART_Init+0x4c>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80014f8:	4b0c      	ldr	r3, [pc, #48]	@ (800152c <MX_USART2_UART_Init+0x4c>)
 80014fa:	2200      	movs	r2, #0
 80014fc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80014fe:	4b0b      	ldr	r3, [pc, #44]	@ (800152c <MX_USART2_UART_Init+0x4c>)
 8001500:	2200      	movs	r2, #0
 8001502:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001504:	4b09      	ldr	r3, [pc, #36]	@ (800152c <MX_USART2_UART_Init+0x4c>)
 8001506:	220c      	movs	r2, #12
 8001508:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800150a:	4b08      	ldr	r3, [pc, #32]	@ (800152c <MX_USART2_UART_Init+0x4c>)
 800150c:	2200      	movs	r2, #0
 800150e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001510:	4b06      	ldr	r3, [pc, #24]	@ (800152c <MX_USART2_UART_Init+0x4c>)
 8001512:	2200      	movs	r2, #0
 8001514:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001516:	4805      	ldr	r0, [pc, #20]	@ (800152c <MX_USART2_UART_Init+0x4c>)
 8001518:	f003 ff5a 	bl	80053d0 <HAL_UART_Init>
 800151c:	4603      	mov	r3, r0
 800151e:	2b00      	cmp	r3, #0
 8001520:	d001      	beq.n	8001526 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001522:	f000 f8a5 	bl	8001670 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001526:	bf00      	nop
 8001528:	bd80      	pop	{r7, pc}
 800152a:	bf00      	nop
 800152c:	20000214 	.word	0x20000214
 8001530:	40004400 	.word	0x40004400

08001534 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b082      	sub	sp, #8
 8001538:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800153a:	2300      	movs	r3, #0
 800153c:	607b      	str	r3, [r7, #4]
 800153e:	4b0c      	ldr	r3, [pc, #48]	@ (8001570 <MX_DMA_Init+0x3c>)
 8001540:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001542:	4a0b      	ldr	r2, [pc, #44]	@ (8001570 <MX_DMA_Init+0x3c>)
 8001544:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001548:	6313      	str	r3, [r2, #48]	@ 0x30
 800154a:	4b09      	ldr	r3, [pc, #36]	@ (8001570 <MX_DMA_Init+0x3c>)
 800154c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800154e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001552:	607b      	str	r3, [r7, #4]
 8001554:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001556:	2200      	movs	r2, #0
 8001558:	2100      	movs	r1, #0
 800155a:	2038      	movs	r0, #56	@ 0x38
 800155c:	f001 f8fd 	bl	800275a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001560:	2038      	movs	r0, #56	@ 0x38
 8001562:	f001 f916 	bl	8002792 <HAL_NVIC_EnableIRQ>

}
 8001566:	bf00      	nop
 8001568:	3708      	adds	r7, #8
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}
 800156e:	bf00      	nop
 8001570:	40023800 	.word	0x40023800

08001574 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b08a      	sub	sp, #40	@ 0x28
 8001578:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800157a:	f107 0314 	add.w	r3, r7, #20
 800157e:	2200      	movs	r2, #0
 8001580:	601a      	str	r2, [r3, #0]
 8001582:	605a      	str	r2, [r3, #4]
 8001584:	609a      	str	r2, [r3, #8]
 8001586:	60da      	str	r2, [r3, #12]
 8001588:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800158a:	2300      	movs	r3, #0
 800158c:	613b      	str	r3, [r7, #16]
 800158e:	4b34      	ldr	r3, [pc, #208]	@ (8001660 <MX_GPIO_Init+0xec>)
 8001590:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001592:	4a33      	ldr	r2, [pc, #204]	@ (8001660 <MX_GPIO_Init+0xec>)
 8001594:	f043 0304 	orr.w	r3, r3, #4
 8001598:	6313      	str	r3, [r2, #48]	@ 0x30
 800159a:	4b31      	ldr	r3, [pc, #196]	@ (8001660 <MX_GPIO_Init+0xec>)
 800159c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800159e:	f003 0304 	and.w	r3, r3, #4
 80015a2:	613b      	str	r3, [r7, #16]
 80015a4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80015a6:	2300      	movs	r3, #0
 80015a8:	60fb      	str	r3, [r7, #12]
 80015aa:	4b2d      	ldr	r3, [pc, #180]	@ (8001660 <MX_GPIO_Init+0xec>)
 80015ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ae:	4a2c      	ldr	r2, [pc, #176]	@ (8001660 <MX_GPIO_Init+0xec>)
 80015b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80015b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80015b6:	4b2a      	ldr	r3, [pc, #168]	@ (8001660 <MX_GPIO_Init+0xec>)
 80015b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80015be:	60fb      	str	r3, [r7, #12]
 80015c0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015c2:	2300      	movs	r3, #0
 80015c4:	60bb      	str	r3, [r7, #8]
 80015c6:	4b26      	ldr	r3, [pc, #152]	@ (8001660 <MX_GPIO_Init+0xec>)
 80015c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ca:	4a25      	ldr	r2, [pc, #148]	@ (8001660 <MX_GPIO_Init+0xec>)
 80015cc:	f043 0301 	orr.w	r3, r3, #1
 80015d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80015d2:	4b23      	ldr	r3, [pc, #140]	@ (8001660 <MX_GPIO_Init+0xec>)
 80015d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015d6:	f003 0301 	and.w	r3, r3, #1
 80015da:	60bb      	str	r3, [r7, #8]
 80015dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015de:	2300      	movs	r3, #0
 80015e0:	607b      	str	r3, [r7, #4]
 80015e2:	4b1f      	ldr	r3, [pc, #124]	@ (8001660 <MX_GPIO_Init+0xec>)
 80015e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015e6:	4a1e      	ldr	r2, [pc, #120]	@ (8001660 <MX_GPIO_Init+0xec>)
 80015e8:	f043 0302 	orr.w	r3, r3, #2
 80015ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80015ee:	4b1c      	ldr	r3, [pc, #112]	@ (8001660 <MX_GPIO_Init+0xec>)
 80015f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015f2:	f003 0302 	and.w	r3, r3, #2
 80015f6:	607b      	str	r3, [r7, #4]
 80015f8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80015fa:	2200      	movs	r2, #0
 80015fc:	2120      	movs	r1, #32
 80015fe:	4819      	ldr	r0, [pc, #100]	@ (8001664 <MX_GPIO_Init+0xf0>)
 8001600:	f001 fdee 	bl	80031e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001604:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001608:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800160a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800160e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001610:	2300      	movs	r3, #0
 8001612:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001614:	f107 0314 	add.w	r3, r7, #20
 8001618:	4619      	mov	r1, r3
 800161a:	4813      	ldr	r0, [pc, #76]	@ (8001668 <MX_GPIO_Init+0xf4>)
 800161c:	f001 fc44 	bl	8002ea8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001620:	2320      	movs	r3, #32
 8001622:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001624:	2301      	movs	r3, #1
 8001626:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001628:	2300      	movs	r3, #0
 800162a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800162c:	2300      	movs	r3, #0
 800162e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001630:	f107 0314 	add.w	r3, r7, #20
 8001634:	4619      	mov	r1, r3
 8001636:	480b      	ldr	r0, [pc, #44]	@ (8001664 <MX_GPIO_Init+0xf0>)
 8001638:	f001 fc36 	bl	8002ea8 <HAL_GPIO_Init>

  /*Configure GPIO pin : Joystick_Button_Pin */
  GPIO_InitStruct.Pin = Joystick_Button_Pin;
 800163c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001640:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001642:	2300      	movs	r3, #0
 8001644:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001646:	2301      	movs	r3, #1
 8001648:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Joystick_Button_GPIO_Port, &GPIO_InitStruct);
 800164a:	f107 0314 	add.w	r3, r7, #20
 800164e:	4619      	mov	r1, r3
 8001650:	4806      	ldr	r0, [pc, #24]	@ (800166c <MX_GPIO_Init+0xf8>)
 8001652:	f001 fc29 	bl	8002ea8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001656:	bf00      	nop
 8001658:	3728      	adds	r7, #40	@ 0x28
 800165a:	46bd      	mov	sp, r7
 800165c:	bd80      	pop	{r7, pc}
 800165e:	bf00      	nop
 8001660:	40023800 	.word	0x40023800
 8001664:	40020000 	.word	0x40020000
 8001668:	40020800 	.word	0x40020800
 800166c:	40020400 	.word	0x40020400

08001670 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001670:	b480      	push	{r7}
 8001672:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001674:	b672      	cpsid	i
}
 8001676:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001678:	bf00      	nop
 800167a:	e7fd      	b.n	8001678 <Error_Handler+0x8>

0800167c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800167c:	b480      	push	{r7}
 800167e:	b083      	sub	sp, #12
 8001680:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001682:	2300      	movs	r3, #0
 8001684:	607b      	str	r3, [r7, #4]
 8001686:	4b10      	ldr	r3, [pc, #64]	@ (80016c8 <HAL_MspInit+0x4c>)
 8001688:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800168a:	4a0f      	ldr	r2, [pc, #60]	@ (80016c8 <HAL_MspInit+0x4c>)
 800168c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001690:	6453      	str	r3, [r2, #68]	@ 0x44
 8001692:	4b0d      	ldr	r3, [pc, #52]	@ (80016c8 <HAL_MspInit+0x4c>)
 8001694:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001696:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800169a:	607b      	str	r3, [r7, #4]
 800169c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800169e:	2300      	movs	r3, #0
 80016a0:	603b      	str	r3, [r7, #0]
 80016a2:	4b09      	ldr	r3, [pc, #36]	@ (80016c8 <HAL_MspInit+0x4c>)
 80016a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016a6:	4a08      	ldr	r2, [pc, #32]	@ (80016c8 <HAL_MspInit+0x4c>)
 80016a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80016ae:	4b06      	ldr	r3, [pc, #24]	@ (80016c8 <HAL_MspInit+0x4c>)
 80016b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016b6:	603b      	str	r3, [r7, #0]
 80016b8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016ba:	bf00      	nop
 80016bc:	370c      	adds	r7, #12
 80016be:	46bd      	mov	sp, r7
 80016c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c4:	4770      	bx	lr
 80016c6:	bf00      	nop
 80016c8:	40023800 	.word	0x40023800

080016cc <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b08a      	sub	sp, #40	@ 0x28
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016d4:	f107 0314 	add.w	r3, r7, #20
 80016d8:	2200      	movs	r2, #0
 80016da:	601a      	str	r2, [r3, #0]
 80016dc:	605a      	str	r2, [r3, #4]
 80016de:	609a      	str	r2, [r3, #8]
 80016e0:	60da      	str	r2, [r3, #12]
 80016e2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	4a2f      	ldr	r2, [pc, #188]	@ (80017a8 <HAL_ADC_MspInit+0xdc>)
 80016ea:	4293      	cmp	r3, r2
 80016ec:	d157      	bne.n	800179e <HAL_ADC_MspInit+0xd2>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80016ee:	2300      	movs	r3, #0
 80016f0:	613b      	str	r3, [r7, #16]
 80016f2:	4b2e      	ldr	r3, [pc, #184]	@ (80017ac <HAL_ADC_MspInit+0xe0>)
 80016f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016f6:	4a2d      	ldr	r2, [pc, #180]	@ (80017ac <HAL_ADC_MspInit+0xe0>)
 80016f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80016fc:	6453      	str	r3, [r2, #68]	@ 0x44
 80016fe:	4b2b      	ldr	r3, [pc, #172]	@ (80017ac <HAL_ADC_MspInit+0xe0>)
 8001700:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001702:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001706:	613b      	str	r3, [r7, #16]
 8001708:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800170a:	2300      	movs	r3, #0
 800170c:	60fb      	str	r3, [r7, #12]
 800170e:	4b27      	ldr	r3, [pc, #156]	@ (80017ac <HAL_ADC_MspInit+0xe0>)
 8001710:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001712:	4a26      	ldr	r2, [pc, #152]	@ (80017ac <HAL_ADC_MspInit+0xe0>)
 8001714:	f043 0301 	orr.w	r3, r3, #1
 8001718:	6313      	str	r3, [r2, #48]	@ 0x30
 800171a:	4b24      	ldr	r3, [pc, #144]	@ (80017ac <HAL_ADC_MspInit+0xe0>)
 800171c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800171e:	f003 0301 	and.w	r3, r3, #1
 8001722:	60fb      	str	r3, [r7, #12]
 8001724:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = x_Value_Pin|y_Value_Pin;
 8001726:	2303      	movs	r3, #3
 8001728:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800172a:	2303      	movs	r3, #3
 800172c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800172e:	2300      	movs	r3, #0
 8001730:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001732:	f107 0314 	add.w	r3, r7, #20
 8001736:	4619      	mov	r1, r3
 8001738:	481d      	ldr	r0, [pc, #116]	@ (80017b0 <HAL_ADC_MspInit+0xe4>)
 800173a:	f001 fbb5 	bl	8002ea8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800173e:	4b1d      	ldr	r3, [pc, #116]	@ (80017b4 <HAL_ADC_MspInit+0xe8>)
 8001740:	4a1d      	ldr	r2, [pc, #116]	@ (80017b8 <HAL_ADC_MspInit+0xec>)
 8001742:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001744:	4b1b      	ldr	r3, [pc, #108]	@ (80017b4 <HAL_ADC_MspInit+0xe8>)
 8001746:	2200      	movs	r2, #0
 8001748:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800174a:	4b1a      	ldr	r3, [pc, #104]	@ (80017b4 <HAL_ADC_MspInit+0xe8>)
 800174c:	2200      	movs	r2, #0
 800174e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001750:	4b18      	ldr	r3, [pc, #96]	@ (80017b4 <HAL_ADC_MspInit+0xe8>)
 8001752:	2200      	movs	r2, #0
 8001754:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001756:	4b17      	ldr	r3, [pc, #92]	@ (80017b4 <HAL_ADC_MspInit+0xe8>)
 8001758:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800175c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800175e:	4b15      	ldr	r3, [pc, #84]	@ (80017b4 <HAL_ADC_MspInit+0xe8>)
 8001760:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001764:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001766:	4b13      	ldr	r3, [pc, #76]	@ (80017b4 <HAL_ADC_MspInit+0xe8>)
 8001768:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800176c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800176e:	4b11      	ldr	r3, [pc, #68]	@ (80017b4 <HAL_ADC_MspInit+0xe8>)
 8001770:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001774:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001776:	4b0f      	ldr	r3, [pc, #60]	@ (80017b4 <HAL_ADC_MspInit+0xe8>)
 8001778:	2200      	movs	r2, #0
 800177a:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800177c:	4b0d      	ldr	r3, [pc, #52]	@ (80017b4 <HAL_ADC_MspInit+0xe8>)
 800177e:	2200      	movs	r2, #0
 8001780:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001782:	480c      	ldr	r0, [pc, #48]	@ (80017b4 <HAL_ADC_MspInit+0xe8>)
 8001784:	f001 f820 	bl	80027c8 <HAL_DMA_Init>
 8001788:	4603      	mov	r3, r0
 800178a:	2b00      	cmp	r3, #0
 800178c:	d001      	beq.n	8001792 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 800178e:	f7ff ff6f 	bl	8001670 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	4a07      	ldr	r2, [pc, #28]	@ (80017b4 <HAL_ADC_MspInit+0xe8>)
 8001796:	639a      	str	r2, [r3, #56]	@ 0x38
 8001798:	4a06      	ldr	r2, [pc, #24]	@ (80017b4 <HAL_ADC_MspInit+0xe8>)
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800179e:	bf00      	nop
 80017a0:	3728      	adds	r7, #40	@ 0x28
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd80      	pop	{r7, pc}
 80017a6:	bf00      	nop
 80017a8:	40012000 	.word	0x40012000
 80017ac:	40023800 	.word	0x40023800
 80017b0:	40020000 	.word	0x40020000
 80017b4:	200000d0 	.word	0x200000d0
 80017b8:	40026410 	.word	0x40026410

080017bc <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b08a      	sub	sp, #40	@ 0x28
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017c4:	f107 0314 	add.w	r3, r7, #20
 80017c8:	2200      	movs	r2, #0
 80017ca:	601a      	str	r2, [r3, #0]
 80017cc:	605a      	str	r2, [r3, #4]
 80017ce:	609a      	str	r2, [r3, #8]
 80017d0:	60da      	str	r2, [r3, #12]
 80017d2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	4a19      	ldr	r2, [pc, #100]	@ (8001840 <HAL_I2C_MspInit+0x84>)
 80017da:	4293      	cmp	r3, r2
 80017dc:	d12c      	bne.n	8001838 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017de:	2300      	movs	r3, #0
 80017e0:	613b      	str	r3, [r7, #16]
 80017e2:	4b18      	ldr	r3, [pc, #96]	@ (8001844 <HAL_I2C_MspInit+0x88>)
 80017e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017e6:	4a17      	ldr	r2, [pc, #92]	@ (8001844 <HAL_I2C_MspInit+0x88>)
 80017e8:	f043 0302 	orr.w	r3, r3, #2
 80017ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80017ee:	4b15      	ldr	r3, [pc, #84]	@ (8001844 <HAL_I2C_MspInit+0x88>)
 80017f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017f2:	f003 0302 	and.w	r3, r3, #2
 80017f6:	613b      	str	r3, [r7, #16]
 80017f8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80017fa:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80017fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001800:	2312      	movs	r3, #18
 8001802:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001804:	2301      	movs	r3, #1
 8001806:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001808:	2303      	movs	r3, #3
 800180a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800180c:	2304      	movs	r3, #4
 800180e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001810:	f107 0314 	add.w	r3, r7, #20
 8001814:	4619      	mov	r1, r3
 8001816:	480c      	ldr	r0, [pc, #48]	@ (8001848 <HAL_I2C_MspInit+0x8c>)
 8001818:	f001 fb46 	bl	8002ea8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800181c:	2300      	movs	r3, #0
 800181e:	60fb      	str	r3, [r7, #12]
 8001820:	4b08      	ldr	r3, [pc, #32]	@ (8001844 <HAL_I2C_MspInit+0x88>)
 8001822:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001824:	4a07      	ldr	r2, [pc, #28]	@ (8001844 <HAL_I2C_MspInit+0x88>)
 8001826:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800182a:	6413      	str	r3, [r2, #64]	@ 0x40
 800182c:	4b05      	ldr	r3, [pc, #20]	@ (8001844 <HAL_I2C_MspInit+0x88>)
 800182e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001830:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001834:	60fb      	str	r3, [r7, #12]
 8001836:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001838:	bf00      	nop
 800183a:	3728      	adds	r7, #40	@ 0x28
 800183c:	46bd      	mov	sp, r7
 800183e:	bd80      	pop	{r7, pc}
 8001840:	40005400 	.word	0x40005400
 8001844:	40023800 	.word	0x40023800
 8001848:	40020400 	.word	0x40020400

0800184c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b084      	sub	sp, #16
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800185c:	d115      	bne.n	800188a <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800185e:	2300      	movs	r3, #0
 8001860:	60fb      	str	r3, [r7, #12]
 8001862:	4b0c      	ldr	r3, [pc, #48]	@ (8001894 <HAL_TIM_Base_MspInit+0x48>)
 8001864:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001866:	4a0b      	ldr	r2, [pc, #44]	@ (8001894 <HAL_TIM_Base_MspInit+0x48>)
 8001868:	f043 0301 	orr.w	r3, r3, #1
 800186c:	6413      	str	r3, [r2, #64]	@ 0x40
 800186e:	4b09      	ldr	r3, [pc, #36]	@ (8001894 <HAL_TIM_Base_MspInit+0x48>)
 8001870:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001872:	f003 0301 	and.w	r3, r3, #1
 8001876:	60fb      	str	r3, [r7, #12]
 8001878:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800187a:	2200      	movs	r2, #0
 800187c:	2100      	movs	r1, #0
 800187e:	201c      	movs	r0, #28
 8001880:	f000 ff6b 	bl	800275a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001884:	201c      	movs	r0, #28
 8001886:	f000 ff84 	bl	8002792 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 800188a:	bf00      	nop
 800188c:	3710      	adds	r7, #16
 800188e:	46bd      	mov	sp, r7
 8001890:	bd80      	pop	{r7, pc}
 8001892:	bf00      	nop
 8001894:	40023800 	.word	0x40023800

08001898 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001898:	b480      	push	{r7}
 800189a:	b085      	sub	sp, #20
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	4a0b      	ldr	r2, [pc, #44]	@ (80018d4 <HAL_TIM_PWM_MspInit+0x3c>)
 80018a6:	4293      	cmp	r3, r2
 80018a8:	d10d      	bne.n	80018c6 <HAL_TIM_PWM_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80018aa:	2300      	movs	r3, #0
 80018ac:	60fb      	str	r3, [r7, #12]
 80018ae:	4b0a      	ldr	r3, [pc, #40]	@ (80018d8 <HAL_TIM_PWM_MspInit+0x40>)
 80018b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018b2:	4a09      	ldr	r2, [pc, #36]	@ (80018d8 <HAL_TIM_PWM_MspInit+0x40>)
 80018b4:	f043 0302 	orr.w	r3, r3, #2
 80018b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80018ba:	4b07      	ldr	r3, [pc, #28]	@ (80018d8 <HAL_TIM_PWM_MspInit+0x40>)
 80018bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018be:	f003 0302 	and.w	r3, r3, #2
 80018c2:	60fb      	str	r3, [r7, #12]
 80018c4:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 80018c6:	bf00      	nop
 80018c8:	3714      	adds	r7, #20
 80018ca:	46bd      	mov	sp, r7
 80018cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d0:	4770      	bx	lr
 80018d2:	bf00      	nop
 80018d4:	40000400 	.word	0x40000400
 80018d8:	40023800 	.word	0x40023800

080018dc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b088      	sub	sp, #32
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018e4:	f107 030c 	add.w	r3, r7, #12
 80018e8:	2200      	movs	r2, #0
 80018ea:	601a      	str	r2, [r3, #0]
 80018ec:	605a      	str	r2, [r3, #4]
 80018ee:	609a      	str	r2, [r3, #8]
 80018f0:	60da      	str	r2, [r3, #12]
 80018f2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	4a12      	ldr	r2, [pc, #72]	@ (8001944 <HAL_TIM_MspPostInit+0x68>)
 80018fa:	4293      	cmp	r3, r2
 80018fc:	d11d      	bne.n	800193a <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018fe:	2300      	movs	r3, #0
 8001900:	60bb      	str	r3, [r7, #8]
 8001902:	4b11      	ldr	r3, [pc, #68]	@ (8001948 <HAL_TIM_MspPostInit+0x6c>)
 8001904:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001906:	4a10      	ldr	r2, [pc, #64]	@ (8001948 <HAL_TIM_MspPostInit+0x6c>)
 8001908:	f043 0301 	orr.w	r3, r3, #1
 800190c:	6313      	str	r3, [r2, #48]	@ 0x30
 800190e:	4b0e      	ldr	r3, [pc, #56]	@ (8001948 <HAL_TIM_MspPostInit+0x6c>)
 8001910:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001912:	f003 0301 	and.w	r3, r3, #1
 8001916:	60bb      	str	r3, [r7, #8]
 8001918:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800191a:	2340      	movs	r3, #64	@ 0x40
 800191c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800191e:	2302      	movs	r3, #2
 8001920:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001922:	2300      	movs	r3, #0
 8001924:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001926:	2300      	movs	r3, #0
 8001928:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800192a:	2302      	movs	r3, #2
 800192c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800192e:	f107 030c 	add.w	r3, r7, #12
 8001932:	4619      	mov	r1, r3
 8001934:	4805      	ldr	r0, [pc, #20]	@ (800194c <HAL_TIM_MspPostInit+0x70>)
 8001936:	f001 fab7 	bl	8002ea8 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800193a:	bf00      	nop
 800193c:	3720      	adds	r7, #32
 800193e:	46bd      	mov	sp, r7
 8001940:	bd80      	pop	{r7, pc}
 8001942:	bf00      	nop
 8001944:	40000400 	.word	0x40000400
 8001948:	40023800 	.word	0x40023800
 800194c:	40020000 	.word	0x40020000

08001950 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b08a      	sub	sp, #40	@ 0x28
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001958:	f107 0314 	add.w	r3, r7, #20
 800195c:	2200      	movs	r2, #0
 800195e:	601a      	str	r2, [r3, #0]
 8001960:	605a      	str	r2, [r3, #4]
 8001962:	609a      	str	r2, [r3, #8]
 8001964:	60da      	str	r2, [r3, #12]
 8001966:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	4a19      	ldr	r2, [pc, #100]	@ (80019d4 <HAL_UART_MspInit+0x84>)
 800196e:	4293      	cmp	r3, r2
 8001970:	d12b      	bne.n	80019ca <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001972:	2300      	movs	r3, #0
 8001974:	613b      	str	r3, [r7, #16]
 8001976:	4b18      	ldr	r3, [pc, #96]	@ (80019d8 <HAL_UART_MspInit+0x88>)
 8001978:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800197a:	4a17      	ldr	r2, [pc, #92]	@ (80019d8 <HAL_UART_MspInit+0x88>)
 800197c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001980:	6413      	str	r3, [r2, #64]	@ 0x40
 8001982:	4b15      	ldr	r3, [pc, #84]	@ (80019d8 <HAL_UART_MspInit+0x88>)
 8001984:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001986:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800198a:	613b      	str	r3, [r7, #16]
 800198c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800198e:	2300      	movs	r3, #0
 8001990:	60fb      	str	r3, [r7, #12]
 8001992:	4b11      	ldr	r3, [pc, #68]	@ (80019d8 <HAL_UART_MspInit+0x88>)
 8001994:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001996:	4a10      	ldr	r2, [pc, #64]	@ (80019d8 <HAL_UART_MspInit+0x88>)
 8001998:	f043 0301 	orr.w	r3, r3, #1
 800199c:	6313      	str	r3, [r2, #48]	@ 0x30
 800199e:	4b0e      	ldr	r3, [pc, #56]	@ (80019d8 <HAL_UART_MspInit+0x88>)
 80019a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019a2:	f003 0301 	and.w	r3, r3, #1
 80019a6:	60fb      	str	r3, [r7, #12]
 80019a8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80019aa:	230c      	movs	r3, #12
 80019ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019ae:	2302      	movs	r3, #2
 80019b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019b2:	2300      	movs	r3, #0
 80019b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019b6:	2303      	movs	r3, #3
 80019b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80019ba:	2307      	movs	r3, #7
 80019bc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019be:	f107 0314 	add.w	r3, r7, #20
 80019c2:	4619      	mov	r1, r3
 80019c4:	4805      	ldr	r0, [pc, #20]	@ (80019dc <HAL_UART_MspInit+0x8c>)
 80019c6:	f001 fa6f 	bl	8002ea8 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80019ca:	bf00      	nop
 80019cc:	3728      	adds	r7, #40	@ 0x28
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bd80      	pop	{r7, pc}
 80019d2:	bf00      	nop
 80019d4:	40004400 	.word	0x40004400
 80019d8:	40023800 	.word	0x40023800
 80019dc:	40020000 	.word	0x40020000

080019e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019e0:	b480      	push	{r7}
 80019e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80019e4:	bf00      	nop
 80019e6:	e7fd      	b.n	80019e4 <NMI_Handler+0x4>

080019e8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019e8:	b480      	push	{r7}
 80019ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019ec:	bf00      	nop
 80019ee:	e7fd      	b.n	80019ec <HardFault_Handler+0x4>

080019f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019f0:	b480      	push	{r7}
 80019f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019f4:	bf00      	nop
 80019f6:	e7fd      	b.n	80019f4 <MemManage_Handler+0x4>

080019f8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019f8:	b480      	push	{r7}
 80019fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019fc:	bf00      	nop
 80019fe:	e7fd      	b.n	80019fc <BusFault_Handler+0x4>

08001a00 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a00:	b480      	push	{r7}
 8001a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a04:	bf00      	nop
 8001a06:	e7fd      	b.n	8001a04 <UsageFault_Handler+0x4>

08001a08 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a0c:	bf00      	nop
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a14:	4770      	bx	lr

08001a16 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a16:	b480      	push	{r7}
 8001a18:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a1a:	bf00      	nop
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a22:	4770      	bx	lr

08001a24 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a24:	b480      	push	{r7}
 8001a26:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a28:	bf00      	nop
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a30:	4770      	bx	lr

08001a32 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a32:	b580      	push	{r7, lr}
 8001a34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a36:	f000 f96b 	bl	8001d10 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a3a:	bf00      	nop
 8001a3c:	bd80      	pop	{r7, pc}
	...

08001a40 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001a44:	4802      	ldr	r0, [pc, #8]	@ (8001a50 <TIM2_IRQHandler+0x10>)
 8001a46:	f002 fecd 	bl	80047e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001a4a:	bf00      	nop
 8001a4c:	bd80      	pop	{r7, pc}
 8001a4e:	bf00      	nop
 8001a50:	20000184 	.word	0x20000184

08001a54 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001a58:	4802      	ldr	r0, [pc, #8]	@ (8001a64 <DMA2_Stream0_IRQHandler+0x10>)
 8001a5a:	f000 ffbb 	bl	80029d4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001a5e:	bf00      	nop
 8001a60:	bd80      	pop	{r7, pc}
 8001a62:	bf00      	nop
 8001a64:	200000d0 	.word	0x200000d0

08001a68 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	af00      	add	r7, sp, #0
  return 1;
 8001a6c:	2301      	movs	r3, #1
}
 8001a6e:	4618      	mov	r0, r3
 8001a70:	46bd      	mov	sp, r7
 8001a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a76:	4770      	bx	lr

08001a78 <_kill>:

int _kill(int pid, int sig)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b082      	sub	sp, #8
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
 8001a80:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001a82:	f004 f8fb 	bl	8005c7c <__errno>
 8001a86:	4603      	mov	r3, r0
 8001a88:	2216      	movs	r2, #22
 8001a8a:	601a      	str	r2, [r3, #0]
  return -1;
 8001a8c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a90:	4618      	mov	r0, r3
 8001a92:	3708      	adds	r7, #8
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bd80      	pop	{r7, pc}

08001a98 <_exit>:

void _exit (int status)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b082      	sub	sp, #8
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001aa0:	f04f 31ff 	mov.w	r1, #4294967295
 8001aa4:	6878      	ldr	r0, [r7, #4]
 8001aa6:	f7ff ffe7 	bl	8001a78 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001aaa:	bf00      	nop
 8001aac:	e7fd      	b.n	8001aaa <_exit+0x12>

08001aae <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001aae:	b580      	push	{r7, lr}
 8001ab0:	b086      	sub	sp, #24
 8001ab2:	af00      	add	r7, sp, #0
 8001ab4:	60f8      	str	r0, [r7, #12]
 8001ab6:	60b9      	str	r1, [r7, #8]
 8001ab8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001aba:	2300      	movs	r3, #0
 8001abc:	617b      	str	r3, [r7, #20]
 8001abe:	e00a      	b.n	8001ad6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001ac0:	f3af 8000 	nop.w
 8001ac4:	4601      	mov	r1, r0
 8001ac6:	68bb      	ldr	r3, [r7, #8]
 8001ac8:	1c5a      	adds	r2, r3, #1
 8001aca:	60ba      	str	r2, [r7, #8]
 8001acc:	b2ca      	uxtb	r2, r1
 8001ace:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ad0:	697b      	ldr	r3, [r7, #20]
 8001ad2:	3301      	adds	r3, #1
 8001ad4:	617b      	str	r3, [r7, #20]
 8001ad6:	697a      	ldr	r2, [r7, #20]
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	429a      	cmp	r2, r3
 8001adc:	dbf0      	blt.n	8001ac0 <_read+0x12>
  }

  return len;
 8001ade:	687b      	ldr	r3, [r7, #4]
}
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	3718      	adds	r7, #24
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bd80      	pop	{r7, pc}

08001ae8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b086      	sub	sp, #24
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	60f8      	str	r0, [r7, #12]
 8001af0:	60b9      	str	r1, [r7, #8]
 8001af2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001af4:	2300      	movs	r3, #0
 8001af6:	617b      	str	r3, [r7, #20]
 8001af8:	e009      	b.n	8001b0e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001afa:	68bb      	ldr	r3, [r7, #8]
 8001afc:	1c5a      	adds	r2, r3, #1
 8001afe:	60ba      	str	r2, [r7, #8]
 8001b00:	781b      	ldrb	r3, [r3, #0]
 8001b02:	4618      	mov	r0, r3
 8001b04:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b08:	697b      	ldr	r3, [r7, #20]
 8001b0a:	3301      	adds	r3, #1
 8001b0c:	617b      	str	r3, [r7, #20]
 8001b0e:	697a      	ldr	r2, [r7, #20]
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	429a      	cmp	r2, r3
 8001b14:	dbf1      	blt.n	8001afa <_write+0x12>
  }
  return len;
 8001b16:	687b      	ldr	r3, [r7, #4]
}
 8001b18:	4618      	mov	r0, r3
 8001b1a:	3718      	adds	r7, #24
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	bd80      	pop	{r7, pc}

08001b20 <_close>:

int _close(int file)
{
 8001b20:	b480      	push	{r7}
 8001b22:	b083      	sub	sp, #12
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001b28:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	370c      	adds	r7, #12
 8001b30:	46bd      	mov	sp, r7
 8001b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b36:	4770      	bx	lr

08001b38 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	b083      	sub	sp, #12
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
 8001b40:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001b42:	683b      	ldr	r3, [r7, #0]
 8001b44:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001b48:	605a      	str	r2, [r3, #4]
  return 0;
 8001b4a:	2300      	movs	r3, #0
}
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	370c      	adds	r7, #12
 8001b50:	46bd      	mov	sp, r7
 8001b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b56:	4770      	bx	lr

08001b58 <_isatty>:

int _isatty(int file)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	b083      	sub	sp, #12
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001b60:	2301      	movs	r3, #1
}
 8001b62:	4618      	mov	r0, r3
 8001b64:	370c      	adds	r7, #12
 8001b66:	46bd      	mov	sp, r7
 8001b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6c:	4770      	bx	lr

08001b6e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b6e:	b480      	push	{r7}
 8001b70:	b085      	sub	sp, #20
 8001b72:	af00      	add	r7, sp, #0
 8001b74:	60f8      	str	r0, [r7, #12]
 8001b76:	60b9      	str	r1, [r7, #8]
 8001b78:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b7a:	2300      	movs	r3, #0
}
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	3714      	adds	r7, #20
 8001b80:	46bd      	mov	sp, r7
 8001b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b86:	4770      	bx	lr

08001b88 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b086      	sub	sp, #24
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b90:	4a14      	ldr	r2, [pc, #80]	@ (8001be4 <_sbrk+0x5c>)
 8001b92:	4b15      	ldr	r3, [pc, #84]	@ (8001be8 <_sbrk+0x60>)
 8001b94:	1ad3      	subs	r3, r2, r3
 8001b96:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b98:	697b      	ldr	r3, [r7, #20]
 8001b9a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b9c:	4b13      	ldr	r3, [pc, #76]	@ (8001bec <_sbrk+0x64>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d102      	bne.n	8001baa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ba4:	4b11      	ldr	r3, [pc, #68]	@ (8001bec <_sbrk+0x64>)
 8001ba6:	4a12      	ldr	r2, [pc, #72]	@ (8001bf0 <_sbrk+0x68>)
 8001ba8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001baa:	4b10      	ldr	r3, [pc, #64]	@ (8001bec <_sbrk+0x64>)
 8001bac:	681a      	ldr	r2, [r3, #0]
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	4413      	add	r3, r2
 8001bb2:	693a      	ldr	r2, [r7, #16]
 8001bb4:	429a      	cmp	r2, r3
 8001bb6:	d207      	bcs.n	8001bc8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001bb8:	f004 f860 	bl	8005c7c <__errno>
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	220c      	movs	r2, #12
 8001bc0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001bc2:	f04f 33ff 	mov.w	r3, #4294967295
 8001bc6:	e009      	b.n	8001bdc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001bc8:	4b08      	ldr	r3, [pc, #32]	@ (8001bec <_sbrk+0x64>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001bce:	4b07      	ldr	r3, [pc, #28]	@ (8001bec <_sbrk+0x64>)
 8001bd0:	681a      	ldr	r2, [r3, #0]
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	4413      	add	r3, r2
 8001bd6:	4a05      	ldr	r2, [pc, #20]	@ (8001bec <_sbrk+0x64>)
 8001bd8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001bda:	68fb      	ldr	r3, [r7, #12]
}
 8001bdc:	4618      	mov	r0, r3
 8001bde:	3718      	adds	r7, #24
 8001be0:	46bd      	mov	sp, r7
 8001be2:	bd80      	pop	{r7, pc}
 8001be4:	20020000 	.word	0x20020000
 8001be8:	00000400 	.word	0x00000400
 8001bec:	2000026c 	.word	0x2000026c
 8001bf0:	200003c0 	.word	0x200003c0

08001bf4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001bf4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001c2c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001bf8:	f000 f826 	bl	8001c48 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001bfc:	480c      	ldr	r0, [pc, #48]	@ (8001c30 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001bfe:	490d      	ldr	r1, [pc, #52]	@ (8001c34 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001c00:	4a0d      	ldr	r2, [pc, #52]	@ (8001c38 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001c02:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c04:	e002      	b.n	8001c0c <LoopCopyDataInit>

08001c06 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c06:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c08:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c0a:	3304      	adds	r3, #4

08001c0c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c0c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c0e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c10:	d3f9      	bcc.n	8001c06 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c12:	4a0a      	ldr	r2, [pc, #40]	@ (8001c3c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001c14:	4c0a      	ldr	r4, [pc, #40]	@ (8001c40 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001c16:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c18:	e001      	b.n	8001c1e <LoopFillZerobss>

08001c1a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c1a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c1c:	3204      	adds	r2, #4

08001c1e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c1e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c20:	d3fb      	bcc.n	8001c1a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001c22:	f004 f831 	bl	8005c88 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c26:	f7ff f921 	bl	8000e6c <main>
  bx  lr    
 8001c2a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001c2c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001c30:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c34:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001c38:	08006ae4 	.word	0x08006ae4
  ldr r2, =_sbss
 8001c3c:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001c40:	200003c0 	.word	0x200003c0

08001c44 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c44:	e7fe      	b.n	8001c44 <ADC_IRQHandler>
	...

08001c48 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c4c:	4b06      	ldr	r3, [pc, #24]	@ (8001c68 <SystemInit+0x20>)
 8001c4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c52:	4a05      	ldr	r2, [pc, #20]	@ (8001c68 <SystemInit+0x20>)
 8001c54:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001c58:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c5c:	bf00      	nop
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c64:	4770      	bx	lr
 8001c66:	bf00      	nop
 8001c68:	e000ed00 	.word	0xe000ed00

08001c6c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001c70:	4b0e      	ldr	r3, [pc, #56]	@ (8001cac <HAL_Init+0x40>)
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	4a0d      	ldr	r2, [pc, #52]	@ (8001cac <HAL_Init+0x40>)
 8001c76:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001c7a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001c7c:	4b0b      	ldr	r3, [pc, #44]	@ (8001cac <HAL_Init+0x40>)
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	4a0a      	ldr	r2, [pc, #40]	@ (8001cac <HAL_Init+0x40>)
 8001c82:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001c86:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c88:	4b08      	ldr	r3, [pc, #32]	@ (8001cac <HAL_Init+0x40>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	4a07      	ldr	r2, [pc, #28]	@ (8001cac <HAL_Init+0x40>)
 8001c8e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c92:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c94:	2003      	movs	r0, #3
 8001c96:	f000 fd55 	bl	8002744 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c9a:	2000      	movs	r0, #0
 8001c9c:	f000 f808 	bl	8001cb0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ca0:	f7ff fcec 	bl	800167c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ca4:	2300      	movs	r3, #0
}
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	bd80      	pop	{r7, pc}
 8001caa:	bf00      	nop
 8001cac:	40023c00 	.word	0x40023c00

08001cb0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b082      	sub	sp, #8
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001cb8:	4b12      	ldr	r3, [pc, #72]	@ (8001d04 <HAL_InitTick+0x54>)
 8001cba:	681a      	ldr	r2, [r3, #0]
 8001cbc:	4b12      	ldr	r3, [pc, #72]	@ (8001d08 <HAL_InitTick+0x58>)
 8001cbe:	781b      	ldrb	r3, [r3, #0]
 8001cc0:	4619      	mov	r1, r3
 8001cc2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001cc6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001cca:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cce:	4618      	mov	r0, r3
 8001cd0:	f000 fd6d 	bl	80027ae <HAL_SYSTICK_Config>
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d001      	beq.n	8001cde <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001cda:	2301      	movs	r3, #1
 8001cdc:	e00e      	b.n	8001cfc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	2b0f      	cmp	r3, #15
 8001ce2:	d80a      	bhi.n	8001cfa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	6879      	ldr	r1, [r7, #4]
 8001ce8:	f04f 30ff 	mov.w	r0, #4294967295
 8001cec:	f000 fd35 	bl	800275a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001cf0:	4a06      	ldr	r2, [pc, #24]	@ (8001d0c <HAL_InitTick+0x5c>)
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	e000      	b.n	8001cfc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001cfa:	2301      	movs	r3, #1
}
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	3708      	adds	r7, #8
 8001d00:	46bd      	mov	sp, r7
 8001d02:	bd80      	pop	{r7, pc}
 8001d04:	20000004 	.word	0x20000004
 8001d08:	2000000c 	.word	0x2000000c
 8001d0c:	20000008 	.word	0x20000008

08001d10 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d10:	b480      	push	{r7}
 8001d12:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d14:	4b06      	ldr	r3, [pc, #24]	@ (8001d30 <HAL_IncTick+0x20>)
 8001d16:	781b      	ldrb	r3, [r3, #0]
 8001d18:	461a      	mov	r2, r3
 8001d1a:	4b06      	ldr	r3, [pc, #24]	@ (8001d34 <HAL_IncTick+0x24>)
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	4413      	add	r3, r2
 8001d20:	4a04      	ldr	r2, [pc, #16]	@ (8001d34 <HAL_IncTick+0x24>)
 8001d22:	6013      	str	r3, [r2, #0]
}
 8001d24:	bf00      	nop
 8001d26:	46bd      	mov	sp, r7
 8001d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2c:	4770      	bx	lr
 8001d2e:	bf00      	nop
 8001d30:	2000000c 	.word	0x2000000c
 8001d34:	20000270 	.word	0x20000270

08001d38 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	af00      	add	r7, sp, #0
  return uwTick;
 8001d3c:	4b03      	ldr	r3, [pc, #12]	@ (8001d4c <HAL_GetTick+0x14>)
 8001d3e:	681b      	ldr	r3, [r3, #0]
}
 8001d40:	4618      	mov	r0, r3
 8001d42:	46bd      	mov	sp, r7
 8001d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d48:	4770      	bx	lr
 8001d4a:	bf00      	nop
 8001d4c:	20000270 	.word	0x20000270

08001d50 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b084      	sub	sp, #16
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d58:	f7ff ffee 	bl	8001d38 <HAL_GetTick>
 8001d5c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d68:	d005      	beq.n	8001d76 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d6a:	4b0a      	ldr	r3, [pc, #40]	@ (8001d94 <HAL_Delay+0x44>)
 8001d6c:	781b      	ldrb	r3, [r3, #0]
 8001d6e:	461a      	mov	r2, r3
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	4413      	add	r3, r2
 8001d74:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001d76:	bf00      	nop
 8001d78:	f7ff ffde 	bl	8001d38 <HAL_GetTick>
 8001d7c:	4602      	mov	r2, r0
 8001d7e:	68bb      	ldr	r3, [r7, #8]
 8001d80:	1ad3      	subs	r3, r2, r3
 8001d82:	68fa      	ldr	r2, [r7, #12]
 8001d84:	429a      	cmp	r2, r3
 8001d86:	d8f7      	bhi.n	8001d78 <HAL_Delay+0x28>
  {
  }
}
 8001d88:	bf00      	nop
 8001d8a:	bf00      	nop
 8001d8c:	3710      	adds	r7, #16
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bd80      	pop	{r7, pc}
 8001d92:	bf00      	nop
 8001d94:	2000000c 	.word	0x2000000c

08001d98 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b084      	sub	sp, #16
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001da0:	2300      	movs	r3, #0
 8001da2:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d101      	bne.n	8001dae <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001daa:	2301      	movs	r3, #1
 8001dac:	e033      	b.n	8001e16 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d109      	bne.n	8001dca <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001db6:	6878      	ldr	r0, [r7, #4]
 8001db8:	f7ff fc88 	bl	80016cc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dce:	f003 0310 	and.w	r3, r3, #16
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d118      	bne.n	8001e08 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dda:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001dde:	f023 0302 	bic.w	r3, r3, #2
 8001de2:	f043 0202 	orr.w	r2, r3, #2
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001dea:	6878      	ldr	r0, [r7, #4]
 8001dec:	f000 fa5c 	bl	80022a8 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	2200      	movs	r2, #0
 8001df4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dfa:	f023 0303 	bic.w	r3, r3, #3
 8001dfe:	f043 0201 	orr.w	r2, r3, #1
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	641a      	str	r2, [r3, #64]	@ 0x40
 8001e06:	e001      	b.n	8001e0c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001e08:	2301      	movs	r3, #1
 8001e0a:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	2200      	movs	r2, #0
 8001e10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001e14:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e16:	4618      	mov	r0, r3
 8001e18:	3710      	adds	r7, #16
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bd80      	pop	{r7, pc}
	...

08001e20 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b088      	sub	sp, #32
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	60f8      	str	r0, [r7, #12]
 8001e28:	60b9      	str	r1, [r7, #8]
 8001e2a:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e30:	2300      	movs	r3, #0
 8001e32:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001e3a:	2b01      	cmp	r3, #1
 8001e3c:	d101      	bne.n	8001e42 <HAL_ADC_Start_DMA+0x22>
 8001e3e:	2302      	movs	r3, #2
 8001e40:	e0d0      	b.n	8001fe4 <HAL_ADC_Start_DMA+0x1c4>
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	2201      	movs	r2, #1
 8001e46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	689b      	ldr	r3, [r3, #8]
 8001e50:	f003 0301 	and.w	r3, r3, #1
 8001e54:	2b01      	cmp	r3, #1
 8001e56:	d018      	beq.n	8001e8a <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	689a      	ldr	r2, [r3, #8]
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	f042 0201 	orr.w	r2, r2, #1
 8001e66:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001e68:	4b60      	ldr	r3, [pc, #384]	@ (8001fec <HAL_ADC_Start_DMA+0x1cc>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	4a60      	ldr	r2, [pc, #384]	@ (8001ff0 <HAL_ADC_Start_DMA+0x1d0>)
 8001e6e:	fba2 2303 	umull	r2, r3, r2, r3
 8001e72:	0c9a      	lsrs	r2, r3, #18
 8001e74:	4613      	mov	r3, r2
 8001e76:	005b      	lsls	r3, r3, #1
 8001e78:	4413      	add	r3, r2
 8001e7a:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8001e7c:	e002      	b.n	8001e84 <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 8001e7e:	697b      	ldr	r3, [r7, #20]
 8001e80:	3b01      	subs	r3, #1
 8001e82:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8001e84:	697b      	ldr	r3, [r7, #20]
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d1f9      	bne.n	8001e7e <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	689b      	ldr	r3, [r3, #8]
 8001e90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e94:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001e98:	d107      	bne.n	8001eaa <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	689a      	ldr	r2, [r3, #8]
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001ea8:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	689b      	ldr	r3, [r3, #8]
 8001eb0:	f003 0301 	and.w	r3, r3, #1
 8001eb4:	2b01      	cmp	r3, #1
 8001eb6:	f040 8088 	bne.w	8001fca <HAL_ADC_Start_DMA+0x1aa>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ebe:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001ec2:	f023 0301 	bic.w	r3, r3, #1
 8001ec6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	685b      	ldr	r3, [r3, #4]
 8001ed4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d007      	beq.n	8001eec <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ee0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001ee4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ef0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001ef4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001ef8:	d106      	bne.n	8001f08 <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001efe:	f023 0206 	bic.w	r2, r3, #6
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	645a      	str	r2, [r3, #68]	@ 0x44
 8001f06:	e002      	b.n	8001f0e <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	2200      	movs	r2, #0
 8001f12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001f16:	4b37      	ldr	r3, [pc, #220]	@ (8001ff4 <HAL_ADC_Start_DMA+0x1d4>)
 8001f18:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f1e:	4a36      	ldr	r2, [pc, #216]	@ (8001ff8 <HAL_ADC_Start_DMA+0x1d8>)
 8001f20:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f26:	4a35      	ldr	r2, [pc, #212]	@ (8001ffc <HAL_ADC_Start_DMA+0x1dc>)
 8001f28:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f2e:	4a34      	ldr	r2, [pc, #208]	@ (8002000 <HAL_ADC_Start_DMA+0x1e0>)
 8001f30:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001f3a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	685a      	ldr	r2, [r3, #4]
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8001f4a:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	689a      	ldr	r2, [r3, #8]
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001f5a:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	334c      	adds	r3, #76	@ 0x4c
 8001f66:	4619      	mov	r1, r3
 8001f68:	68ba      	ldr	r2, [r7, #8]
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	f000 fcda 	bl	8002924 <HAL_DMA_Start_IT>
 8001f70:	4603      	mov	r3, r0
 8001f72:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001f74:	69bb      	ldr	r3, [r7, #24]
 8001f76:	685b      	ldr	r3, [r3, #4]
 8001f78:	f003 031f 	and.w	r3, r3, #31
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d10f      	bne.n	8001fa0 <HAL_ADC_Start_DMA+0x180>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	689b      	ldr	r3, [r3, #8]
 8001f86:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d129      	bne.n	8001fe2 <HAL_ADC_Start_DMA+0x1c2>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	689a      	ldr	r2, [r3, #8]
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001f9c:	609a      	str	r2, [r3, #8]
 8001f9e:	e020      	b.n	8001fe2 <HAL_ADC_Start_DMA+0x1c2>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	4a17      	ldr	r2, [pc, #92]	@ (8002004 <HAL_ADC_Start_DMA+0x1e4>)
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	d11b      	bne.n	8001fe2 <HAL_ADC_Start_DMA+0x1c2>
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	689b      	ldr	r3, [r3, #8]
 8001fb0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d114      	bne.n	8001fe2 <HAL_ADC_Start_DMA+0x1c2>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	689a      	ldr	r2, [r3, #8]
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001fc6:	609a      	str	r2, [r3, #8]
 8001fc8:	e00b      	b.n	8001fe2 <HAL_ADC_Start_DMA+0x1c2>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fce:	f043 0210 	orr.w	r2, r3, #16
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fda:	f043 0201 	orr.w	r2, r3, #1
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 8001fe2:	7ffb      	ldrb	r3, [r7, #31]
}
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	3720      	adds	r7, #32
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	bd80      	pop	{r7, pc}
 8001fec:	20000004 	.word	0x20000004
 8001ff0:	431bde83 	.word	0x431bde83
 8001ff4:	40012300 	.word	0x40012300
 8001ff8:	080024a1 	.word	0x080024a1
 8001ffc:	0800255b 	.word	0x0800255b
 8002000:	08002577 	.word	0x08002577
 8002004:	40012000 	.word	0x40012000

08002008 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002008:	b480      	push	{r7}
 800200a:	b083      	sub	sp, #12
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8002010:	bf00      	nop
 8002012:	370c      	adds	r7, #12
 8002014:	46bd      	mov	sp, r7
 8002016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201a:	4770      	bx	lr

0800201c <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800201c:	b480      	push	{r7}
 800201e:	b083      	sub	sp, #12
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002024:	bf00      	nop
 8002026:	370c      	adds	r7, #12
 8002028:	46bd      	mov	sp, r7
 800202a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202e:	4770      	bx	lr

08002030 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002030:	b480      	push	{r7}
 8002032:	b083      	sub	sp, #12
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002038:	bf00      	nop
 800203a:	370c      	adds	r7, #12
 800203c:	46bd      	mov	sp, r7
 800203e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002042:	4770      	bx	lr

08002044 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002044:	b480      	push	{r7}
 8002046:	b085      	sub	sp, #20
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
 800204c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800204e:	2300      	movs	r3, #0
 8002050:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002058:	2b01      	cmp	r3, #1
 800205a:	d101      	bne.n	8002060 <HAL_ADC_ConfigChannel+0x1c>
 800205c:	2302      	movs	r3, #2
 800205e:	e113      	b.n	8002288 <HAL_ADC_ConfigChannel+0x244>
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	2201      	movs	r2, #1
 8002064:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	2b09      	cmp	r3, #9
 800206e:	d925      	bls.n	80020bc <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	68d9      	ldr	r1, [r3, #12]
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	b29b      	uxth	r3, r3
 800207c:	461a      	mov	r2, r3
 800207e:	4613      	mov	r3, r2
 8002080:	005b      	lsls	r3, r3, #1
 8002082:	4413      	add	r3, r2
 8002084:	3b1e      	subs	r3, #30
 8002086:	2207      	movs	r2, #7
 8002088:	fa02 f303 	lsl.w	r3, r2, r3
 800208c:	43da      	mvns	r2, r3
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	400a      	ands	r2, r1
 8002094:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	68d9      	ldr	r1, [r3, #12]
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	689a      	ldr	r2, [r3, #8]
 80020a0:	683b      	ldr	r3, [r7, #0]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	b29b      	uxth	r3, r3
 80020a6:	4618      	mov	r0, r3
 80020a8:	4603      	mov	r3, r0
 80020aa:	005b      	lsls	r3, r3, #1
 80020ac:	4403      	add	r3, r0
 80020ae:	3b1e      	subs	r3, #30
 80020b0:	409a      	lsls	r2, r3
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	430a      	orrs	r2, r1
 80020b8:	60da      	str	r2, [r3, #12]
 80020ba:	e022      	b.n	8002102 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	6919      	ldr	r1, [r3, #16]
 80020c2:	683b      	ldr	r3, [r7, #0]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	b29b      	uxth	r3, r3
 80020c8:	461a      	mov	r2, r3
 80020ca:	4613      	mov	r3, r2
 80020cc:	005b      	lsls	r3, r3, #1
 80020ce:	4413      	add	r3, r2
 80020d0:	2207      	movs	r2, #7
 80020d2:	fa02 f303 	lsl.w	r3, r2, r3
 80020d6:	43da      	mvns	r2, r3
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	400a      	ands	r2, r1
 80020de:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	6919      	ldr	r1, [r3, #16]
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	689a      	ldr	r2, [r3, #8]
 80020ea:	683b      	ldr	r3, [r7, #0]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	b29b      	uxth	r3, r3
 80020f0:	4618      	mov	r0, r3
 80020f2:	4603      	mov	r3, r0
 80020f4:	005b      	lsls	r3, r3, #1
 80020f6:	4403      	add	r3, r0
 80020f8:	409a      	lsls	r2, r3
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	430a      	orrs	r2, r1
 8002100:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002102:	683b      	ldr	r3, [r7, #0]
 8002104:	685b      	ldr	r3, [r3, #4]
 8002106:	2b06      	cmp	r3, #6
 8002108:	d824      	bhi.n	8002154 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	685a      	ldr	r2, [r3, #4]
 8002114:	4613      	mov	r3, r2
 8002116:	009b      	lsls	r3, r3, #2
 8002118:	4413      	add	r3, r2
 800211a:	3b05      	subs	r3, #5
 800211c:	221f      	movs	r2, #31
 800211e:	fa02 f303 	lsl.w	r3, r2, r3
 8002122:	43da      	mvns	r2, r3
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	400a      	ands	r2, r1
 800212a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002132:	683b      	ldr	r3, [r7, #0]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	b29b      	uxth	r3, r3
 8002138:	4618      	mov	r0, r3
 800213a:	683b      	ldr	r3, [r7, #0]
 800213c:	685a      	ldr	r2, [r3, #4]
 800213e:	4613      	mov	r3, r2
 8002140:	009b      	lsls	r3, r3, #2
 8002142:	4413      	add	r3, r2
 8002144:	3b05      	subs	r3, #5
 8002146:	fa00 f203 	lsl.w	r2, r0, r3
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	430a      	orrs	r2, r1
 8002150:	635a      	str	r2, [r3, #52]	@ 0x34
 8002152:	e04c      	b.n	80021ee <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	685b      	ldr	r3, [r3, #4]
 8002158:	2b0c      	cmp	r3, #12
 800215a:	d824      	bhi.n	80021a6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	685a      	ldr	r2, [r3, #4]
 8002166:	4613      	mov	r3, r2
 8002168:	009b      	lsls	r3, r3, #2
 800216a:	4413      	add	r3, r2
 800216c:	3b23      	subs	r3, #35	@ 0x23
 800216e:	221f      	movs	r2, #31
 8002170:	fa02 f303 	lsl.w	r3, r2, r3
 8002174:	43da      	mvns	r2, r3
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	400a      	ands	r2, r1
 800217c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002184:	683b      	ldr	r3, [r7, #0]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	b29b      	uxth	r3, r3
 800218a:	4618      	mov	r0, r3
 800218c:	683b      	ldr	r3, [r7, #0]
 800218e:	685a      	ldr	r2, [r3, #4]
 8002190:	4613      	mov	r3, r2
 8002192:	009b      	lsls	r3, r3, #2
 8002194:	4413      	add	r3, r2
 8002196:	3b23      	subs	r3, #35	@ 0x23
 8002198:	fa00 f203 	lsl.w	r2, r0, r3
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	430a      	orrs	r2, r1
 80021a2:	631a      	str	r2, [r3, #48]	@ 0x30
 80021a4:	e023      	b.n	80021ee <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80021ac:	683b      	ldr	r3, [r7, #0]
 80021ae:	685a      	ldr	r2, [r3, #4]
 80021b0:	4613      	mov	r3, r2
 80021b2:	009b      	lsls	r3, r3, #2
 80021b4:	4413      	add	r3, r2
 80021b6:	3b41      	subs	r3, #65	@ 0x41
 80021b8:	221f      	movs	r2, #31
 80021ba:	fa02 f303 	lsl.w	r3, r2, r3
 80021be:	43da      	mvns	r2, r3
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	400a      	ands	r2, r1
 80021c6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80021ce:	683b      	ldr	r3, [r7, #0]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	b29b      	uxth	r3, r3
 80021d4:	4618      	mov	r0, r3
 80021d6:	683b      	ldr	r3, [r7, #0]
 80021d8:	685a      	ldr	r2, [r3, #4]
 80021da:	4613      	mov	r3, r2
 80021dc:	009b      	lsls	r3, r3, #2
 80021de:	4413      	add	r3, r2
 80021e0:	3b41      	subs	r3, #65	@ 0x41
 80021e2:	fa00 f203 	lsl.w	r2, r0, r3
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	430a      	orrs	r2, r1
 80021ec:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80021ee:	4b29      	ldr	r3, [pc, #164]	@ (8002294 <HAL_ADC_ConfigChannel+0x250>)
 80021f0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	4a28      	ldr	r2, [pc, #160]	@ (8002298 <HAL_ADC_ConfigChannel+0x254>)
 80021f8:	4293      	cmp	r3, r2
 80021fa:	d10f      	bne.n	800221c <HAL_ADC_ConfigChannel+0x1d8>
 80021fc:	683b      	ldr	r3, [r7, #0]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	2b12      	cmp	r3, #18
 8002202:	d10b      	bne.n	800221c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	685b      	ldr	r3, [r3, #4]
 8002208:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	685b      	ldr	r3, [r3, #4]
 8002214:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	4a1d      	ldr	r2, [pc, #116]	@ (8002298 <HAL_ADC_ConfigChannel+0x254>)
 8002222:	4293      	cmp	r3, r2
 8002224:	d12b      	bne.n	800227e <HAL_ADC_ConfigChannel+0x23a>
 8002226:	683b      	ldr	r3, [r7, #0]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	4a1c      	ldr	r2, [pc, #112]	@ (800229c <HAL_ADC_ConfigChannel+0x258>)
 800222c:	4293      	cmp	r3, r2
 800222e:	d003      	beq.n	8002238 <HAL_ADC_ConfigChannel+0x1f4>
 8002230:	683b      	ldr	r3, [r7, #0]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	2b11      	cmp	r3, #17
 8002236:	d122      	bne.n	800227e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	685b      	ldr	r3, [r3, #4]
 800223c:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	685b      	ldr	r3, [r3, #4]
 8002248:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002250:	683b      	ldr	r3, [r7, #0]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	4a11      	ldr	r2, [pc, #68]	@ (800229c <HAL_ADC_ConfigChannel+0x258>)
 8002256:	4293      	cmp	r3, r2
 8002258:	d111      	bne.n	800227e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800225a:	4b11      	ldr	r3, [pc, #68]	@ (80022a0 <HAL_ADC_ConfigChannel+0x25c>)
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	4a11      	ldr	r2, [pc, #68]	@ (80022a4 <HAL_ADC_ConfigChannel+0x260>)
 8002260:	fba2 2303 	umull	r2, r3, r2, r3
 8002264:	0c9a      	lsrs	r2, r3, #18
 8002266:	4613      	mov	r3, r2
 8002268:	009b      	lsls	r3, r3, #2
 800226a:	4413      	add	r3, r2
 800226c:	005b      	lsls	r3, r3, #1
 800226e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002270:	e002      	b.n	8002278 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002272:	68bb      	ldr	r3, [r7, #8]
 8002274:	3b01      	subs	r3, #1
 8002276:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002278:	68bb      	ldr	r3, [r7, #8]
 800227a:	2b00      	cmp	r3, #0
 800227c:	d1f9      	bne.n	8002272 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	2200      	movs	r2, #0
 8002282:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002286:	2300      	movs	r3, #0
}
 8002288:	4618      	mov	r0, r3
 800228a:	3714      	adds	r7, #20
 800228c:	46bd      	mov	sp, r7
 800228e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002292:	4770      	bx	lr
 8002294:	40012300 	.word	0x40012300
 8002298:	40012000 	.word	0x40012000
 800229c:	10000012 	.word	0x10000012
 80022a0:	20000004 	.word	0x20000004
 80022a4:	431bde83 	.word	0x431bde83

080022a8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80022a8:	b480      	push	{r7}
 80022aa:	b085      	sub	sp, #20
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80022b0:	4b79      	ldr	r3, [pc, #484]	@ (8002498 <ADC_Init+0x1f0>)
 80022b2:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	685b      	ldr	r3, [r3, #4]
 80022b8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	685a      	ldr	r2, [r3, #4]
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	685b      	ldr	r3, [r3, #4]
 80022c8:	431a      	orrs	r2, r3
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	685a      	ldr	r2, [r3, #4]
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80022dc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	6859      	ldr	r1, [r3, #4]
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	691b      	ldr	r3, [r3, #16]
 80022e8:	021a      	lsls	r2, r3, #8
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	430a      	orrs	r2, r1
 80022f0:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	685a      	ldr	r2, [r3, #4]
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002300:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	6859      	ldr	r1, [r3, #4]
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	689a      	ldr	r2, [r3, #8]
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	430a      	orrs	r2, r1
 8002312:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	689a      	ldr	r2, [r3, #8]
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002322:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	6899      	ldr	r1, [r3, #8]
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	68da      	ldr	r2, [r3, #12]
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	430a      	orrs	r2, r1
 8002334:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800233a:	4a58      	ldr	r2, [pc, #352]	@ (800249c <ADC_Init+0x1f4>)
 800233c:	4293      	cmp	r3, r2
 800233e:	d022      	beq.n	8002386 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	689a      	ldr	r2, [r3, #8]
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800234e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	6899      	ldr	r1, [r3, #8]
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	430a      	orrs	r2, r1
 8002360:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	689a      	ldr	r2, [r3, #8]
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002370:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	6899      	ldr	r1, [r3, #8]
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	430a      	orrs	r2, r1
 8002382:	609a      	str	r2, [r3, #8]
 8002384:	e00f      	b.n	80023a6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	689a      	ldr	r2, [r3, #8]
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002394:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	689a      	ldr	r2, [r3, #8]
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80023a4:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	689a      	ldr	r2, [r3, #8]
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f022 0202 	bic.w	r2, r2, #2
 80023b4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	6899      	ldr	r1, [r3, #8]
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	7e1b      	ldrb	r3, [r3, #24]
 80023c0:	005a      	lsls	r2, r3, #1
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	430a      	orrs	r2, r1
 80023c8:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d01b      	beq.n	800240c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	685a      	ldr	r2, [r3, #4]
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80023e2:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	685a      	ldr	r2, [r3, #4]
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80023f2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	6859      	ldr	r1, [r3, #4]
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023fe:	3b01      	subs	r3, #1
 8002400:	035a      	lsls	r2, r3, #13
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	430a      	orrs	r2, r1
 8002408:	605a      	str	r2, [r3, #4]
 800240a:	e007      	b.n	800241c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	685a      	ldr	r2, [r3, #4]
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800241a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800242a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	69db      	ldr	r3, [r3, #28]
 8002436:	3b01      	subs	r3, #1
 8002438:	051a      	lsls	r2, r3, #20
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	430a      	orrs	r2, r1
 8002440:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	689a      	ldr	r2, [r3, #8]
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002450:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	6899      	ldr	r1, [r3, #8]
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800245e:	025a      	lsls	r2, r3, #9
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	430a      	orrs	r2, r1
 8002466:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	689a      	ldr	r2, [r3, #8]
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002476:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	6899      	ldr	r1, [r3, #8]
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	695b      	ldr	r3, [r3, #20]
 8002482:	029a      	lsls	r2, r3, #10
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	430a      	orrs	r2, r1
 800248a:	609a      	str	r2, [r3, #8]
}
 800248c:	bf00      	nop
 800248e:	3714      	adds	r7, #20
 8002490:	46bd      	mov	sp, r7
 8002492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002496:	4770      	bx	lr
 8002498:	40012300 	.word	0x40012300
 800249c:	0f000001 	.word	0x0f000001

080024a0 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b084      	sub	sp, #16
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80024ac:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024b2:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d13c      	bne.n	8002534 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024be:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	689b      	ldr	r3, [r3, #8]
 80024cc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d12b      	bne.n	800252c <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d127      	bne.n	800252c <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024e2:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d006      	beq.n	80024f8 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	689b      	ldr	r3, [r3, #8]
 80024f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d119      	bne.n	800252c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	685a      	ldr	r2, [r3, #4]
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f022 0220 	bic.w	r2, r2, #32
 8002506:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800250c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002518:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800251c:	2b00      	cmp	r3, #0
 800251e:	d105      	bne.n	800252c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002524:	f043 0201 	orr.w	r2, r3, #1
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800252c:	68f8      	ldr	r0, [r7, #12]
 800252e:	f7ff fd6b 	bl	8002008 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002532:	e00e      	b.n	8002552 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002538:	f003 0310 	and.w	r3, r3, #16
 800253c:	2b00      	cmp	r3, #0
 800253e:	d003      	beq.n	8002548 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8002540:	68f8      	ldr	r0, [r7, #12]
 8002542:	f7ff fd75 	bl	8002030 <HAL_ADC_ErrorCallback>
}
 8002546:	e004      	b.n	8002552 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800254c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800254e:	6878      	ldr	r0, [r7, #4]
 8002550:	4798      	blx	r3
}
 8002552:	bf00      	nop
 8002554:	3710      	adds	r7, #16
 8002556:	46bd      	mov	sp, r7
 8002558:	bd80      	pop	{r7, pc}

0800255a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800255a:	b580      	push	{r7, lr}
 800255c:	b084      	sub	sp, #16
 800255e:	af00      	add	r7, sp, #0
 8002560:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002566:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002568:	68f8      	ldr	r0, [r7, #12]
 800256a:	f7ff fd57 	bl	800201c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800256e:	bf00      	nop
 8002570:	3710      	adds	r7, #16
 8002572:	46bd      	mov	sp, r7
 8002574:	bd80      	pop	{r7, pc}

08002576 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002576:	b580      	push	{r7, lr}
 8002578:	b084      	sub	sp, #16
 800257a:	af00      	add	r7, sp, #0
 800257c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002582:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	2240      	movs	r2, #64	@ 0x40
 8002588:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800258e:	f043 0204 	orr.w	r2, r3, #4
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002596:	68f8      	ldr	r0, [r7, #12]
 8002598:	f7ff fd4a 	bl	8002030 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800259c:	bf00      	nop
 800259e:	3710      	adds	r7, #16
 80025a0:	46bd      	mov	sp, r7
 80025a2:	bd80      	pop	{r7, pc}

080025a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025a4:	b480      	push	{r7}
 80025a6:	b085      	sub	sp, #20
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	f003 0307 	and.w	r3, r3, #7
 80025b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025b4:	4b0c      	ldr	r3, [pc, #48]	@ (80025e8 <__NVIC_SetPriorityGrouping+0x44>)
 80025b6:	68db      	ldr	r3, [r3, #12]
 80025b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80025ba:	68ba      	ldr	r2, [r7, #8]
 80025bc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80025c0:	4013      	ands	r3, r2
 80025c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80025c8:	68bb      	ldr	r3, [r7, #8]
 80025ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80025cc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80025d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80025d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80025d6:	4a04      	ldr	r2, [pc, #16]	@ (80025e8 <__NVIC_SetPriorityGrouping+0x44>)
 80025d8:	68bb      	ldr	r3, [r7, #8]
 80025da:	60d3      	str	r3, [r2, #12]
}
 80025dc:	bf00      	nop
 80025de:	3714      	adds	r7, #20
 80025e0:	46bd      	mov	sp, r7
 80025e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e6:	4770      	bx	lr
 80025e8:	e000ed00 	.word	0xe000ed00

080025ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80025ec:	b480      	push	{r7}
 80025ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80025f0:	4b04      	ldr	r3, [pc, #16]	@ (8002604 <__NVIC_GetPriorityGrouping+0x18>)
 80025f2:	68db      	ldr	r3, [r3, #12]
 80025f4:	0a1b      	lsrs	r3, r3, #8
 80025f6:	f003 0307 	and.w	r3, r3, #7
}
 80025fa:	4618      	mov	r0, r3
 80025fc:	46bd      	mov	sp, r7
 80025fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002602:	4770      	bx	lr
 8002604:	e000ed00 	.word	0xe000ed00

08002608 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002608:	b480      	push	{r7}
 800260a:	b083      	sub	sp, #12
 800260c:	af00      	add	r7, sp, #0
 800260e:	4603      	mov	r3, r0
 8002610:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002612:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002616:	2b00      	cmp	r3, #0
 8002618:	db0b      	blt.n	8002632 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800261a:	79fb      	ldrb	r3, [r7, #7]
 800261c:	f003 021f 	and.w	r2, r3, #31
 8002620:	4907      	ldr	r1, [pc, #28]	@ (8002640 <__NVIC_EnableIRQ+0x38>)
 8002622:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002626:	095b      	lsrs	r3, r3, #5
 8002628:	2001      	movs	r0, #1
 800262a:	fa00 f202 	lsl.w	r2, r0, r2
 800262e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002632:	bf00      	nop
 8002634:	370c      	adds	r7, #12
 8002636:	46bd      	mov	sp, r7
 8002638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263c:	4770      	bx	lr
 800263e:	bf00      	nop
 8002640:	e000e100 	.word	0xe000e100

08002644 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002644:	b480      	push	{r7}
 8002646:	b083      	sub	sp, #12
 8002648:	af00      	add	r7, sp, #0
 800264a:	4603      	mov	r3, r0
 800264c:	6039      	str	r1, [r7, #0]
 800264e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002650:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002654:	2b00      	cmp	r3, #0
 8002656:	db0a      	blt.n	800266e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	b2da      	uxtb	r2, r3
 800265c:	490c      	ldr	r1, [pc, #48]	@ (8002690 <__NVIC_SetPriority+0x4c>)
 800265e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002662:	0112      	lsls	r2, r2, #4
 8002664:	b2d2      	uxtb	r2, r2
 8002666:	440b      	add	r3, r1
 8002668:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800266c:	e00a      	b.n	8002684 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	b2da      	uxtb	r2, r3
 8002672:	4908      	ldr	r1, [pc, #32]	@ (8002694 <__NVIC_SetPriority+0x50>)
 8002674:	79fb      	ldrb	r3, [r7, #7]
 8002676:	f003 030f 	and.w	r3, r3, #15
 800267a:	3b04      	subs	r3, #4
 800267c:	0112      	lsls	r2, r2, #4
 800267e:	b2d2      	uxtb	r2, r2
 8002680:	440b      	add	r3, r1
 8002682:	761a      	strb	r2, [r3, #24]
}
 8002684:	bf00      	nop
 8002686:	370c      	adds	r7, #12
 8002688:	46bd      	mov	sp, r7
 800268a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268e:	4770      	bx	lr
 8002690:	e000e100 	.word	0xe000e100
 8002694:	e000ed00 	.word	0xe000ed00

08002698 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002698:	b480      	push	{r7}
 800269a:	b089      	sub	sp, #36	@ 0x24
 800269c:	af00      	add	r7, sp, #0
 800269e:	60f8      	str	r0, [r7, #12]
 80026a0:	60b9      	str	r1, [r7, #8]
 80026a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	f003 0307 	and.w	r3, r3, #7
 80026aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026ac:	69fb      	ldr	r3, [r7, #28]
 80026ae:	f1c3 0307 	rsb	r3, r3, #7
 80026b2:	2b04      	cmp	r3, #4
 80026b4:	bf28      	it	cs
 80026b6:	2304      	movcs	r3, #4
 80026b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026ba:	69fb      	ldr	r3, [r7, #28]
 80026bc:	3304      	adds	r3, #4
 80026be:	2b06      	cmp	r3, #6
 80026c0:	d902      	bls.n	80026c8 <NVIC_EncodePriority+0x30>
 80026c2:	69fb      	ldr	r3, [r7, #28]
 80026c4:	3b03      	subs	r3, #3
 80026c6:	e000      	b.n	80026ca <NVIC_EncodePriority+0x32>
 80026c8:	2300      	movs	r3, #0
 80026ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026cc:	f04f 32ff 	mov.w	r2, #4294967295
 80026d0:	69bb      	ldr	r3, [r7, #24]
 80026d2:	fa02 f303 	lsl.w	r3, r2, r3
 80026d6:	43da      	mvns	r2, r3
 80026d8:	68bb      	ldr	r3, [r7, #8]
 80026da:	401a      	ands	r2, r3
 80026dc:	697b      	ldr	r3, [r7, #20]
 80026de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80026e0:	f04f 31ff 	mov.w	r1, #4294967295
 80026e4:	697b      	ldr	r3, [r7, #20]
 80026e6:	fa01 f303 	lsl.w	r3, r1, r3
 80026ea:	43d9      	mvns	r1, r3
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026f0:	4313      	orrs	r3, r2
         );
}
 80026f2:	4618      	mov	r0, r3
 80026f4:	3724      	adds	r7, #36	@ 0x24
 80026f6:	46bd      	mov	sp, r7
 80026f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fc:	4770      	bx	lr
	...

08002700 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b082      	sub	sp, #8
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	3b01      	subs	r3, #1
 800270c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002710:	d301      	bcc.n	8002716 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002712:	2301      	movs	r3, #1
 8002714:	e00f      	b.n	8002736 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002716:	4a0a      	ldr	r2, [pc, #40]	@ (8002740 <SysTick_Config+0x40>)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	3b01      	subs	r3, #1
 800271c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800271e:	210f      	movs	r1, #15
 8002720:	f04f 30ff 	mov.w	r0, #4294967295
 8002724:	f7ff ff8e 	bl	8002644 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002728:	4b05      	ldr	r3, [pc, #20]	@ (8002740 <SysTick_Config+0x40>)
 800272a:	2200      	movs	r2, #0
 800272c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800272e:	4b04      	ldr	r3, [pc, #16]	@ (8002740 <SysTick_Config+0x40>)
 8002730:	2207      	movs	r2, #7
 8002732:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002734:	2300      	movs	r3, #0
}
 8002736:	4618      	mov	r0, r3
 8002738:	3708      	adds	r7, #8
 800273a:	46bd      	mov	sp, r7
 800273c:	bd80      	pop	{r7, pc}
 800273e:	bf00      	nop
 8002740:	e000e010 	.word	0xe000e010

08002744 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b082      	sub	sp, #8
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800274c:	6878      	ldr	r0, [r7, #4]
 800274e:	f7ff ff29 	bl	80025a4 <__NVIC_SetPriorityGrouping>
}
 8002752:	bf00      	nop
 8002754:	3708      	adds	r7, #8
 8002756:	46bd      	mov	sp, r7
 8002758:	bd80      	pop	{r7, pc}

0800275a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800275a:	b580      	push	{r7, lr}
 800275c:	b086      	sub	sp, #24
 800275e:	af00      	add	r7, sp, #0
 8002760:	4603      	mov	r3, r0
 8002762:	60b9      	str	r1, [r7, #8]
 8002764:	607a      	str	r2, [r7, #4]
 8002766:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002768:	2300      	movs	r3, #0
 800276a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800276c:	f7ff ff3e 	bl	80025ec <__NVIC_GetPriorityGrouping>
 8002770:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002772:	687a      	ldr	r2, [r7, #4]
 8002774:	68b9      	ldr	r1, [r7, #8]
 8002776:	6978      	ldr	r0, [r7, #20]
 8002778:	f7ff ff8e 	bl	8002698 <NVIC_EncodePriority>
 800277c:	4602      	mov	r2, r0
 800277e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002782:	4611      	mov	r1, r2
 8002784:	4618      	mov	r0, r3
 8002786:	f7ff ff5d 	bl	8002644 <__NVIC_SetPriority>
}
 800278a:	bf00      	nop
 800278c:	3718      	adds	r7, #24
 800278e:	46bd      	mov	sp, r7
 8002790:	bd80      	pop	{r7, pc}

08002792 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002792:	b580      	push	{r7, lr}
 8002794:	b082      	sub	sp, #8
 8002796:	af00      	add	r7, sp, #0
 8002798:	4603      	mov	r3, r0
 800279a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800279c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027a0:	4618      	mov	r0, r3
 80027a2:	f7ff ff31 	bl	8002608 <__NVIC_EnableIRQ>
}
 80027a6:	bf00      	nop
 80027a8:	3708      	adds	r7, #8
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bd80      	pop	{r7, pc}

080027ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80027ae:	b580      	push	{r7, lr}
 80027b0:	b082      	sub	sp, #8
 80027b2:	af00      	add	r7, sp, #0
 80027b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80027b6:	6878      	ldr	r0, [r7, #4]
 80027b8:	f7ff ffa2 	bl	8002700 <SysTick_Config>
 80027bc:	4603      	mov	r3, r0
}
 80027be:	4618      	mov	r0, r3
 80027c0:	3708      	adds	r7, #8
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bd80      	pop	{r7, pc}
	...

080027c8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b086      	sub	sp, #24
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80027d0:	2300      	movs	r3, #0
 80027d2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80027d4:	f7ff fab0 	bl	8001d38 <HAL_GetTick>
 80027d8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d101      	bne.n	80027e4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80027e0:	2301      	movs	r3, #1
 80027e2:	e099      	b.n	8002918 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	2202      	movs	r2, #2
 80027e8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2200      	movs	r2, #0
 80027f0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	681a      	ldr	r2, [r3, #0]
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f022 0201 	bic.w	r2, r2, #1
 8002802:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002804:	e00f      	b.n	8002826 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002806:	f7ff fa97 	bl	8001d38 <HAL_GetTick>
 800280a:	4602      	mov	r2, r0
 800280c:	693b      	ldr	r3, [r7, #16]
 800280e:	1ad3      	subs	r3, r2, r3
 8002810:	2b05      	cmp	r3, #5
 8002812:	d908      	bls.n	8002826 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2220      	movs	r2, #32
 8002818:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	2203      	movs	r2, #3
 800281e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002822:	2303      	movs	r3, #3
 8002824:	e078      	b.n	8002918 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f003 0301 	and.w	r3, r3, #1
 8002830:	2b00      	cmp	r3, #0
 8002832:	d1e8      	bne.n	8002806 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800283c:	697a      	ldr	r2, [r7, #20]
 800283e:	4b38      	ldr	r3, [pc, #224]	@ (8002920 <HAL_DMA_Init+0x158>)
 8002840:	4013      	ands	r3, r2
 8002842:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	685a      	ldr	r2, [r3, #4]
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	689b      	ldr	r3, [r3, #8]
 800284c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002852:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	691b      	ldr	r3, [r3, #16]
 8002858:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800285e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	699b      	ldr	r3, [r3, #24]
 8002864:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800286a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6a1b      	ldr	r3, [r3, #32]
 8002870:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002872:	697a      	ldr	r2, [r7, #20]
 8002874:	4313      	orrs	r3, r2
 8002876:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800287c:	2b04      	cmp	r3, #4
 800287e:	d107      	bne.n	8002890 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002888:	4313      	orrs	r3, r2
 800288a:	697a      	ldr	r2, [r7, #20]
 800288c:	4313      	orrs	r3, r2
 800288e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	697a      	ldr	r2, [r7, #20]
 8002896:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	695b      	ldr	r3, [r3, #20]
 800289e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80028a0:	697b      	ldr	r3, [r7, #20]
 80028a2:	f023 0307 	bic.w	r3, r3, #7
 80028a6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028ac:	697a      	ldr	r2, [r7, #20]
 80028ae:	4313      	orrs	r3, r2
 80028b0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028b6:	2b04      	cmp	r3, #4
 80028b8:	d117      	bne.n	80028ea <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028be:	697a      	ldr	r2, [r7, #20]
 80028c0:	4313      	orrs	r3, r2
 80028c2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d00e      	beq.n	80028ea <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80028cc:	6878      	ldr	r0, [r7, #4]
 80028ce:	f000 fa6f 	bl	8002db0 <DMA_CheckFifoParam>
 80028d2:	4603      	mov	r3, r0
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d008      	beq.n	80028ea <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2240      	movs	r2, #64	@ 0x40
 80028dc:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	2201      	movs	r2, #1
 80028e2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80028e6:	2301      	movs	r3, #1
 80028e8:	e016      	b.n	8002918 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	697a      	ldr	r2, [r7, #20]
 80028f0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80028f2:	6878      	ldr	r0, [r7, #4]
 80028f4:	f000 fa26 	bl	8002d44 <DMA_CalcBaseAndBitshift>
 80028f8:	4603      	mov	r3, r0
 80028fa:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002900:	223f      	movs	r2, #63	@ 0x3f
 8002902:	409a      	lsls	r2, r3
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	2200      	movs	r2, #0
 800290c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	2201      	movs	r2, #1
 8002912:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002916:	2300      	movs	r3, #0
}
 8002918:	4618      	mov	r0, r3
 800291a:	3718      	adds	r7, #24
 800291c:	46bd      	mov	sp, r7
 800291e:	bd80      	pop	{r7, pc}
 8002920:	f010803f 	.word	0xf010803f

08002924 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	b086      	sub	sp, #24
 8002928:	af00      	add	r7, sp, #0
 800292a:	60f8      	str	r0, [r7, #12]
 800292c:	60b9      	str	r1, [r7, #8]
 800292e:	607a      	str	r2, [r7, #4]
 8002930:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002932:	2300      	movs	r3, #0
 8002934:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800293a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002942:	2b01      	cmp	r3, #1
 8002944:	d101      	bne.n	800294a <HAL_DMA_Start_IT+0x26>
 8002946:	2302      	movs	r3, #2
 8002948:	e040      	b.n	80029cc <HAL_DMA_Start_IT+0xa8>
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	2201      	movs	r2, #1
 800294e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002958:	b2db      	uxtb	r3, r3
 800295a:	2b01      	cmp	r3, #1
 800295c:	d12f      	bne.n	80029be <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	2202      	movs	r2, #2
 8002962:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	2200      	movs	r2, #0
 800296a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800296c:	683b      	ldr	r3, [r7, #0]
 800296e:	687a      	ldr	r2, [r7, #4]
 8002970:	68b9      	ldr	r1, [r7, #8]
 8002972:	68f8      	ldr	r0, [r7, #12]
 8002974:	f000 f9b8 	bl	8002ce8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800297c:	223f      	movs	r2, #63	@ 0x3f
 800297e:	409a      	lsls	r2, r3
 8002980:	693b      	ldr	r3, [r7, #16]
 8002982:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	681a      	ldr	r2, [r3, #0]
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f042 0216 	orr.w	r2, r2, #22
 8002992:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002998:	2b00      	cmp	r3, #0
 800299a:	d007      	beq.n	80029ac <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	681a      	ldr	r2, [r3, #0]
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f042 0208 	orr.w	r2, r2, #8
 80029aa:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	681a      	ldr	r2, [r3, #0]
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f042 0201 	orr.w	r2, r2, #1
 80029ba:	601a      	str	r2, [r3, #0]
 80029bc:	e005      	b.n	80029ca <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	2200      	movs	r2, #0
 80029c2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80029c6:	2302      	movs	r3, #2
 80029c8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80029ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80029cc:	4618      	mov	r0, r3
 80029ce:	3718      	adds	r7, #24
 80029d0:	46bd      	mov	sp, r7
 80029d2:	bd80      	pop	{r7, pc}

080029d4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b086      	sub	sp, #24
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80029dc:	2300      	movs	r3, #0
 80029de:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80029e0:	4b8e      	ldr	r3, [pc, #568]	@ (8002c1c <HAL_DMA_IRQHandler+0x248>)
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	4a8e      	ldr	r2, [pc, #568]	@ (8002c20 <HAL_DMA_IRQHandler+0x24c>)
 80029e6:	fba2 2303 	umull	r2, r3, r2, r3
 80029ea:	0a9b      	lsrs	r3, r3, #10
 80029ec:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029f2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80029f4:	693b      	ldr	r3, [r7, #16]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029fe:	2208      	movs	r2, #8
 8002a00:	409a      	lsls	r2, r3
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	4013      	ands	r3, r2
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d01a      	beq.n	8002a40 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f003 0304 	and.w	r3, r3, #4
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d013      	beq.n	8002a40 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	681a      	ldr	r2, [r3, #0]
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f022 0204 	bic.w	r2, r2, #4
 8002a26:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a2c:	2208      	movs	r2, #8
 8002a2e:	409a      	lsls	r2, r3
 8002a30:	693b      	ldr	r3, [r7, #16]
 8002a32:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a38:	f043 0201 	orr.w	r2, r3, #1
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a44:	2201      	movs	r2, #1
 8002a46:	409a      	lsls	r2, r3
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	4013      	ands	r3, r2
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d012      	beq.n	8002a76 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	695b      	ldr	r3, [r3, #20]
 8002a56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d00b      	beq.n	8002a76 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a62:	2201      	movs	r2, #1
 8002a64:	409a      	lsls	r2, r3
 8002a66:	693b      	ldr	r3, [r7, #16]
 8002a68:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a6e:	f043 0202 	orr.w	r2, r3, #2
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a7a:	2204      	movs	r2, #4
 8002a7c:	409a      	lsls	r2, r3
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	4013      	ands	r3, r2
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d012      	beq.n	8002aac <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f003 0302 	and.w	r3, r3, #2
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d00b      	beq.n	8002aac <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a98:	2204      	movs	r2, #4
 8002a9a:	409a      	lsls	r2, r3
 8002a9c:	693b      	ldr	r3, [r7, #16]
 8002a9e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002aa4:	f043 0204 	orr.w	r2, r3, #4
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ab0:	2210      	movs	r2, #16
 8002ab2:	409a      	lsls	r2, r3
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	4013      	ands	r3, r2
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d043      	beq.n	8002b44 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f003 0308 	and.w	r3, r3, #8
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d03c      	beq.n	8002b44 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ace:	2210      	movs	r2, #16
 8002ad0:	409a      	lsls	r2, r3
 8002ad2:	693b      	ldr	r3, [r7, #16]
 8002ad4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d018      	beq.n	8002b16 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d108      	bne.n	8002b04 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d024      	beq.n	8002b44 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002afe:	6878      	ldr	r0, [r7, #4]
 8002b00:	4798      	blx	r3
 8002b02:	e01f      	b.n	8002b44 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d01b      	beq.n	8002b44 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b10:	6878      	ldr	r0, [r7, #4]
 8002b12:	4798      	blx	r3
 8002b14:	e016      	b.n	8002b44 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d107      	bne.n	8002b34 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	681a      	ldr	r2, [r3, #0]
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f022 0208 	bic.w	r2, r2, #8
 8002b32:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d003      	beq.n	8002b44 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b40:	6878      	ldr	r0, [r7, #4]
 8002b42:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b48:	2220      	movs	r2, #32
 8002b4a:	409a      	lsls	r2, r3
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	4013      	ands	r3, r2
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	f000 808f 	beq.w	8002c74 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f003 0310 	and.w	r3, r3, #16
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	f000 8087 	beq.w	8002c74 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b6a:	2220      	movs	r2, #32
 8002b6c:	409a      	lsls	r2, r3
 8002b6e:	693b      	ldr	r3, [r7, #16]
 8002b70:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002b78:	b2db      	uxtb	r3, r3
 8002b7a:	2b05      	cmp	r3, #5
 8002b7c:	d136      	bne.n	8002bec <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	681a      	ldr	r2, [r3, #0]
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f022 0216 	bic.w	r2, r2, #22
 8002b8c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	695a      	ldr	r2, [r3, #20]
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002b9c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d103      	bne.n	8002bae <HAL_DMA_IRQHandler+0x1da>
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d007      	beq.n	8002bbe <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	681a      	ldr	r2, [r3, #0]
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f022 0208 	bic.w	r2, r2, #8
 8002bbc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bc2:	223f      	movs	r2, #63	@ 0x3f
 8002bc4:	409a      	lsls	r2, r3
 8002bc6:	693b      	ldr	r3, [r7, #16]
 8002bc8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	2201      	movs	r2, #1
 8002bce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d07e      	beq.n	8002ce0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002be6:	6878      	ldr	r0, [r7, #4]
 8002be8:	4798      	blx	r3
        }
        return;
 8002bea:	e079      	b.n	8002ce0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d01d      	beq.n	8002c36 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d10d      	bne.n	8002c24 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d031      	beq.n	8002c74 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c14:	6878      	ldr	r0, [r7, #4]
 8002c16:	4798      	blx	r3
 8002c18:	e02c      	b.n	8002c74 <HAL_DMA_IRQHandler+0x2a0>
 8002c1a:	bf00      	nop
 8002c1c:	20000004 	.word	0x20000004
 8002c20:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d023      	beq.n	8002c74 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c30:	6878      	ldr	r0, [r7, #4]
 8002c32:	4798      	blx	r3
 8002c34:	e01e      	b.n	8002c74 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d10f      	bne.n	8002c64 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	681a      	ldr	r2, [r3, #0]
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f022 0210 	bic.w	r2, r2, #16
 8002c52:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2201      	movs	r2, #1
 8002c58:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2200      	movs	r2, #0
 8002c60:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d003      	beq.n	8002c74 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c70:	6878      	ldr	r0, [r7, #4]
 8002c72:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d032      	beq.n	8002ce2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c80:	f003 0301 	and.w	r3, r3, #1
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d022      	beq.n	8002cce <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	2205      	movs	r2, #5
 8002c8c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	681a      	ldr	r2, [r3, #0]
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f022 0201 	bic.w	r2, r2, #1
 8002c9e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002ca0:	68bb      	ldr	r3, [r7, #8]
 8002ca2:	3301      	adds	r3, #1
 8002ca4:	60bb      	str	r3, [r7, #8]
 8002ca6:	697a      	ldr	r2, [r7, #20]
 8002ca8:	429a      	cmp	r2, r3
 8002caa:	d307      	bcc.n	8002cbc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f003 0301 	and.w	r3, r3, #1
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d1f2      	bne.n	8002ca0 <HAL_DMA_IRQHandler+0x2cc>
 8002cba:	e000      	b.n	8002cbe <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002cbc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	2201      	movs	r2, #1
 8002cc2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	2200      	movs	r2, #0
 8002cca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d005      	beq.n	8002ce2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002cda:	6878      	ldr	r0, [r7, #4]
 8002cdc:	4798      	blx	r3
 8002cde:	e000      	b.n	8002ce2 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002ce0:	bf00      	nop
    }
  }
}
 8002ce2:	3718      	adds	r7, #24
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	bd80      	pop	{r7, pc}

08002ce8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002ce8:	b480      	push	{r7}
 8002cea:	b085      	sub	sp, #20
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	60f8      	str	r0, [r7, #12]
 8002cf0:	60b9      	str	r1, [r7, #8]
 8002cf2:	607a      	str	r2, [r7, #4]
 8002cf4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	681a      	ldr	r2, [r3, #0]
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002d04:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	683a      	ldr	r2, [r7, #0]
 8002d0c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	689b      	ldr	r3, [r3, #8]
 8002d12:	2b40      	cmp	r3, #64	@ 0x40
 8002d14:	d108      	bne.n	8002d28 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	687a      	ldr	r2, [r7, #4]
 8002d1c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	68ba      	ldr	r2, [r7, #8]
 8002d24:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002d26:	e007      	b.n	8002d38 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	68ba      	ldr	r2, [r7, #8]
 8002d2e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	687a      	ldr	r2, [r7, #4]
 8002d36:	60da      	str	r2, [r3, #12]
}
 8002d38:	bf00      	nop
 8002d3a:	3714      	adds	r7, #20
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d42:	4770      	bx	lr

08002d44 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002d44:	b480      	push	{r7}
 8002d46:	b085      	sub	sp, #20
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	b2db      	uxtb	r3, r3
 8002d52:	3b10      	subs	r3, #16
 8002d54:	4a14      	ldr	r2, [pc, #80]	@ (8002da8 <DMA_CalcBaseAndBitshift+0x64>)
 8002d56:	fba2 2303 	umull	r2, r3, r2, r3
 8002d5a:	091b      	lsrs	r3, r3, #4
 8002d5c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002d5e:	4a13      	ldr	r2, [pc, #76]	@ (8002dac <DMA_CalcBaseAndBitshift+0x68>)
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	4413      	add	r3, r2
 8002d64:	781b      	ldrb	r3, [r3, #0]
 8002d66:	461a      	mov	r2, r3
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	2b03      	cmp	r3, #3
 8002d70:	d909      	bls.n	8002d86 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002d7a:	f023 0303 	bic.w	r3, r3, #3
 8002d7e:	1d1a      	adds	r2, r3, #4
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	659a      	str	r2, [r3, #88]	@ 0x58
 8002d84:	e007      	b.n	8002d96 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002d8e:	f023 0303 	bic.w	r3, r3, #3
 8002d92:	687a      	ldr	r2, [r7, #4]
 8002d94:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	3714      	adds	r7, #20
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da4:	4770      	bx	lr
 8002da6:	bf00      	nop
 8002da8:	aaaaaaab 	.word	0xaaaaaaab
 8002dac:	080069ec 	.word	0x080069ec

08002db0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002db0:	b480      	push	{r7}
 8002db2:	b085      	sub	sp, #20
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002db8:	2300      	movs	r3, #0
 8002dba:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dc0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	699b      	ldr	r3, [r3, #24]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d11f      	bne.n	8002e0a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002dca:	68bb      	ldr	r3, [r7, #8]
 8002dcc:	2b03      	cmp	r3, #3
 8002dce:	d856      	bhi.n	8002e7e <DMA_CheckFifoParam+0xce>
 8002dd0:	a201      	add	r2, pc, #4	@ (adr r2, 8002dd8 <DMA_CheckFifoParam+0x28>)
 8002dd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002dd6:	bf00      	nop
 8002dd8:	08002de9 	.word	0x08002de9
 8002ddc:	08002dfb 	.word	0x08002dfb
 8002de0:	08002de9 	.word	0x08002de9
 8002de4:	08002e7f 	.word	0x08002e7f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dec:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d046      	beq.n	8002e82 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002df4:	2301      	movs	r3, #1
 8002df6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002df8:	e043      	b.n	8002e82 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dfe:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002e02:	d140      	bne.n	8002e86 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002e04:	2301      	movs	r3, #1
 8002e06:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e08:	e03d      	b.n	8002e86 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	699b      	ldr	r3, [r3, #24]
 8002e0e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002e12:	d121      	bne.n	8002e58 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002e14:	68bb      	ldr	r3, [r7, #8]
 8002e16:	2b03      	cmp	r3, #3
 8002e18:	d837      	bhi.n	8002e8a <DMA_CheckFifoParam+0xda>
 8002e1a:	a201      	add	r2, pc, #4	@ (adr r2, 8002e20 <DMA_CheckFifoParam+0x70>)
 8002e1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e20:	08002e31 	.word	0x08002e31
 8002e24:	08002e37 	.word	0x08002e37
 8002e28:	08002e31 	.word	0x08002e31
 8002e2c:	08002e49 	.word	0x08002e49
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002e30:	2301      	movs	r3, #1
 8002e32:	73fb      	strb	r3, [r7, #15]
      break;
 8002e34:	e030      	b.n	8002e98 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e3a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d025      	beq.n	8002e8e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002e42:	2301      	movs	r3, #1
 8002e44:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e46:	e022      	b.n	8002e8e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e4c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002e50:	d11f      	bne.n	8002e92 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002e52:	2301      	movs	r3, #1
 8002e54:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002e56:	e01c      	b.n	8002e92 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002e58:	68bb      	ldr	r3, [r7, #8]
 8002e5a:	2b02      	cmp	r3, #2
 8002e5c:	d903      	bls.n	8002e66 <DMA_CheckFifoParam+0xb6>
 8002e5e:	68bb      	ldr	r3, [r7, #8]
 8002e60:	2b03      	cmp	r3, #3
 8002e62:	d003      	beq.n	8002e6c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002e64:	e018      	b.n	8002e98 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002e66:	2301      	movs	r3, #1
 8002e68:	73fb      	strb	r3, [r7, #15]
      break;
 8002e6a:	e015      	b.n	8002e98 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e70:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d00e      	beq.n	8002e96 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002e78:	2301      	movs	r3, #1
 8002e7a:	73fb      	strb	r3, [r7, #15]
      break;
 8002e7c:	e00b      	b.n	8002e96 <DMA_CheckFifoParam+0xe6>
      break;
 8002e7e:	bf00      	nop
 8002e80:	e00a      	b.n	8002e98 <DMA_CheckFifoParam+0xe8>
      break;
 8002e82:	bf00      	nop
 8002e84:	e008      	b.n	8002e98 <DMA_CheckFifoParam+0xe8>
      break;
 8002e86:	bf00      	nop
 8002e88:	e006      	b.n	8002e98 <DMA_CheckFifoParam+0xe8>
      break;
 8002e8a:	bf00      	nop
 8002e8c:	e004      	b.n	8002e98 <DMA_CheckFifoParam+0xe8>
      break;
 8002e8e:	bf00      	nop
 8002e90:	e002      	b.n	8002e98 <DMA_CheckFifoParam+0xe8>
      break;   
 8002e92:	bf00      	nop
 8002e94:	e000      	b.n	8002e98 <DMA_CheckFifoParam+0xe8>
      break;
 8002e96:	bf00      	nop
    }
  } 
  
  return status; 
 8002e98:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	3714      	adds	r7, #20
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea4:	4770      	bx	lr
 8002ea6:	bf00      	nop

08002ea8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ea8:	b480      	push	{r7}
 8002eaa:	b089      	sub	sp, #36	@ 0x24
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
 8002eb0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002eba:	2300      	movs	r3, #0
 8002ebc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	61fb      	str	r3, [r7, #28]
 8002ec2:	e159      	b.n	8003178 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002ec4:	2201      	movs	r2, #1
 8002ec6:	69fb      	ldr	r3, [r7, #28]
 8002ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ecc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	697a      	ldr	r2, [r7, #20]
 8002ed4:	4013      	ands	r3, r2
 8002ed6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002ed8:	693a      	ldr	r2, [r7, #16]
 8002eda:	697b      	ldr	r3, [r7, #20]
 8002edc:	429a      	cmp	r2, r3
 8002ede:	f040 8148 	bne.w	8003172 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002ee2:	683b      	ldr	r3, [r7, #0]
 8002ee4:	685b      	ldr	r3, [r3, #4]
 8002ee6:	f003 0303 	and.w	r3, r3, #3
 8002eea:	2b01      	cmp	r3, #1
 8002eec:	d005      	beq.n	8002efa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002eee:	683b      	ldr	r3, [r7, #0]
 8002ef0:	685b      	ldr	r3, [r3, #4]
 8002ef2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002ef6:	2b02      	cmp	r3, #2
 8002ef8:	d130      	bne.n	8002f5c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	689b      	ldr	r3, [r3, #8]
 8002efe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002f00:	69fb      	ldr	r3, [r7, #28]
 8002f02:	005b      	lsls	r3, r3, #1
 8002f04:	2203      	movs	r2, #3
 8002f06:	fa02 f303 	lsl.w	r3, r2, r3
 8002f0a:	43db      	mvns	r3, r3
 8002f0c:	69ba      	ldr	r2, [r7, #24]
 8002f0e:	4013      	ands	r3, r2
 8002f10:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002f12:	683b      	ldr	r3, [r7, #0]
 8002f14:	68da      	ldr	r2, [r3, #12]
 8002f16:	69fb      	ldr	r3, [r7, #28]
 8002f18:	005b      	lsls	r3, r3, #1
 8002f1a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f1e:	69ba      	ldr	r2, [r7, #24]
 8002f20:	4313      	orrs	r3, r2
 8002f22:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	69ba      	ldr	r2, [r7, #24]
 8002f28:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	685b      	ldr	r3, [r3, #4]
 8002f2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002f30:	2201      	movs	r2, #1
 8002f32:	69fb      	ldr	r3, [r7, #28]
 8002f34:	fa02 f303 	lsl.w	r3, r2, r3
 8002f38:	43db      	mvns	r3, r3
 8002f3a:	69ba      	ldr	r2, [r7, #24]
 8002f3c:	4013      	ands	r3, r2
 8002f3e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	685b      	ldr	r3, [r3, #4]
 8002f44:	091b      	lsrs	r3, r3, #4
 8002f46:	f003 0201 	and.w	r2, r3, #1
 8002f4a:	69fb      	ldr	r3, [r7, #28]
 8002f4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f50:	69ba      	ldr	r2, [r7, #24]
 8002f52:	4313      	orrs	r3, r2
 8002f54:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	69ba      	ldr	r2, [r7, #24]
 8002f5a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	685b      	ldr	r3, [r3, #4]
 8002f60:	f003 0303 	and.w	r3, r3, #3
 8002f64:	2b03      	cmp	r3, #3
 8002f66:	d017      	beq.n	8002f98 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	68db      	ldr	r3, [r3, #12]
 8002f6c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002f6e:	69fb      	ldr	r3, [r7, #28]
 8002f70:	005b      	lsls	r3, r3, #1
 8002f72:	2203      	movs	r2, #3
 8002f74:	fa02 f303 	lsl.w	r3, r2, r3
 8002f78:	43db      	mvns	r3, r3
 8002f7a:	69ba      	ldr	r2, [r7, #24]
 8002f7c:	4013      	ands	r3, r2
 8002f7e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	689a      	ldr	r2, [r3, #8]
 8002f84:	69fb      	ldr	r3, [r7, #28]
 8002f86:	005b      	lsls	r3, r3, #1
 8002f88:	fa02 f303 	lsl.w	r3, r2, r3
 8002f8c:	69ba      	ldr	r2, [r7, #24]
 8002f8e:	4313      	orrs	r3, r2
 8002f90:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	69ba      	ldr	r2, [r7, #24]
 8002f96:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	685b      	ldr	r3, [r3, #4]
 8002f9c:	f003 0303 	and.w	r3, r3, #3
 8002fa0:	2b02      	cmp	r3, #2
 8002fa2:	d123      	bne.n	8002fec <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002fa4:	69fb      	ldr	r3, [r7, #28]
 8002fa6:	08da      	lsrs	r2, r3, #3
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	3208      	adds	r2, #8
 8002fac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002fb0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002fb2:	69fb      	ldr	r3, [r7, #28]
 8002fb4:	f003 0307 	and.w	r3, r3, #7
 8002fb8:	009b      	lsls	r3, r3, #2
 8002fba:	220f      	movs	r2, #15
 8002fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8002fc0:	43db      	mvns	r3, r3
 8002fc2:	69ba      	ldr	r2, [r7, #24]
 8002fc4:	4013      	ands	r3, r2
 8002fc6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	691a      	ldr	r2, [r3, #16]
 8002fcc:	69fb      	ldr	r3, [r7, #28]
 8002fce:	f003 0307 	and.w	r3, r3, #7
 8002fd2:	009b      	lsls	r3, r3, #2
 8002fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fd8:	69ba      	ldr	r2, [r7, #24]
 8002fda:	4313      	orrs	r3, r2
 8002fdc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002fde:	69fb      	ldr	r3, [r7, #28]
 8002fe0:	08da      	lsrs	r2, r3, #3
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	3208      	adds	r2, #8
 8002fe6:	69b9      	ldr	r1, [r7, #24]
 8002fe8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002ff2:	69fb      	ldr	r3, [r7, #28]
 8002ff4:	005b      	lsls	r3, r3, #1
 8002ff6:	2203      	movs	r2, #3
 8002ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ffc:	43db      	mvns	r3, r3
 8002ffe:	69ba      	ldr	r2, [r7, #24]
 8003000:	4013      	ands	r3, r2
 8003002:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	685b      	ldr	r3, [r3, #4]
 8003008:	f003 0203 	and.w	r2, r3, #3
 800300c:	69fb      	ldr	r3, [r7, #28]
 800300e:	005b      	lsls	r3, r3, #1
 8003010:	fa02 f303 	lsl.w	r3, r2, r3
 8003014:	69ba      	ldr	r2, [r7, #24]
 8003016:	4313      	orrs	r3, r2
 8003018:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	69ba      	ldr	r2, [r7, #24]
 800301e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	685b      	ldr	r3, [r3, #4]
 8003024:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003028:	2b00      	cmp	r3, #0
 800302a:	f000 80a2 	beq.w	8003172 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800302e:	2300      	movs	r3, #0
 8003030:	60fb      	str	r3, [r7, #12]
 8003032:	4b57      	ldr	r3, [pc, #348]	@ (8003190 <HAL_GPIO_Init+0x2e8>)
 8003034:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003036:	4a56      	ldr	r2, [pc, #344]	@ (8003190 <HAL_GPIO_Init+0x2e8>)
 8003038:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800303c:	6453      	str	r3, [r2, #68]	@ 0x44
 800303e:	4b54      	ldr	r3, [pc, #336]	@ (8003190 <HAL_GPIO_Init+0x2e8>)
 8003040:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003042:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003046:	60fb      	str	r3, [r7, #12]
 8003048:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800304a:	4a52      	ldr	r2, [pc, #328]	@ (8003194 <HAL_GPIO_Init+0x2ec>)
 800304c:	69fb      	ldr	r3, [r7, #28]
 800304e:	089b      	lsrs	r3, r3, #2
 8003050:	3302      	adds	r3, #2
 8003052:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003056:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003058:	69fb      	ldr	r3, [r7, #28]
 800305a:	f003 0303 	and.w	r3, r3, #3
 800305e:	009b      	lsls	r3, r3, #2
 8003060:	220f      	movs	r2, #15
 8003062:	fa02 f303 	lsl.w	r3, r2, r3
 8003066:	43db      	mvns	r3, r3
 8003068:	69ba      	ldr	r2, [r7, #24]
 800306a:	4013      	ands	r3, r2
 800306c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	4a49      	ldr	r2, [pc, #292]	@ (8003198 <HAL_GPIO_Init+0x2f0>)
 8003072:	4293      	cmp	r3, r2
 8003074:	d019      	beq.n	80030aa <HAL_GPIO_Init+0x202>
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	4a48      	ldr	r2, [pc, #288]	@ (800319c <HAL_GPIO_Init+0x2f4>)
 800307a:	4293      	cmp	r3, r2
 800307c:	d013      	beq.n	80030a6 <HAL_GPIO_Init+0x1fe>
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	4a47      	ldr	r2, [pc, #284]	@ (80031a0 <HAL_GPIO_Init+0x2f8>)
 8003082:	4293      	cmp	r3, r2
 8003084:	d00d      	beq.n	80030a2 <HAL_GPIO_Init+0x1fa>
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	4a46      	ldr	r2, [pc, #280]	@ (80031a4 <HAL_GPIO_Init+0x2fc>)
 800308a:	4293      	cmp	r3, r2
 800308c:	d007      	beq.n	800309e <HAL_GPIO_Init+0x1f6>
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	4a45      	ldr	r2, [pc, #276]	@ (80031a8 <HAL_GPIO_Init+0x300>)
 8003092:	4293      	cmp	r3, r2
 8003094:	d101      	bne.n	800309a <HAL_GPIO_Init+0x1f2>
 8003096:	2304      	movs	r3, #4
 8003098:	e008      	b.n	80030ac <HAL_GPIO_Init+0x204>
 800309a:	2307      	movs	r3, #7
 800309c:	e006      	b.n	80030ac <HAL_GPIO_Init+0x204>
 800309e:	2303      	movs	r3, #3
 80030a0:	e004      	b.n	80030ac <HAL_GPIO_Init+0x204>
 80030a2:	2302      	movs	r3, #2
 80030a4:	e002      	b.n	80030ac <HAL_GPIO_Init+0x204>
 80030a6:	2301      	movs	r3, #1
 80030a8:	e000      	b.n	80030ac <HAL_GPIO_Init+0x204>
 80030aa:	2300      	movs	r3, #0
 80030ac:	69fa      	ldr	r2, [r7, #28]
 80030ae:	f002 0203 	and.w	r2, r2, #3
 80030b2:	0092      	lsls	r2, r2, #2
 80030b4:	4093      	lsls	r3, r2
 80030b6:	69ba      	ldr	r2, [r7, #24]
 80030b8:	4313      	orrs	r3, r2
 80030ba:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80030bc:	4935      	ldr	r1, [pc, #212]	@ (8003194 <HAL_GPIO_Init+0x2ec>)
 80030be:	69fb      	ldr	r3, [r7, #28]
 80030c0:	089b      	lsrs	r3, r3, #2
 80030c2:	3302      	adds	r3, #2
 80030c4:	69ba      	ldr	r2, [r7, #24]
 80030c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80030ca:	4b38      	ldr	r3, [pc, #224]	@ (80031ac <HAL_GPIO_Init+0x304>)
 80030cc:	689b      	ldr	r3, [r3, #8]
 80030ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030d0:	693b      	ldr	r3, [r7, #16]
 80030d2:	43db      	mvns	r3, r3
 80030d4:	69ba      	ldr	r2, [r7, #24]
 80030d6:	4013      	ands	r3, r2
 80030d8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80030da:	683b      	ldr	r3, [r7, #0]
 80030dc:	685b      	ldr	r3, [r3, #4]
 80030de:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d003      	beq.n	80030ee <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80030e6:	69ba      	ldr	r2, [r7, #24]
 80030e8:	693b      	ldr	r3, [r7, #16]
 80030ea:	4313      	orrs	r3, r2
 80030ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80030ee:	4a2f      	ldr	r2, [pc, #188]	@ (80031ac <HAL_GPIO_Init+0x304>)
 80030f0:	69bb      	ldr	r3, [r7, #24]
 80030f2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80030f4:	4b2d      	ldr	r3, [pc, #180]	@ (80031ac <HAL_GPIO_Init+0x304>)
 80030f6:	68db      	ldr	r3, [r3, #12]
 80030f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030fa:	693b      	ldr	r3, [r7, #16]
 80030fc:	43db      	mvns	r3, r3
 80030fe:	69ba      	ldr	r2, [r7, #24]
 8003100:	4013      	ands	r3, r2
 8003102:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003104:	683b      	ldr	r3, [r7, #0]
 8003106:	685b      	ldr	r3, [r3, #4]
 8003108:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800310c:	2b00      	cmp	r3, #0
 800310e:	d003      	beq.n	8003118 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003110:	69ba      	ldr	r2, [r7, #24]
 8003112:	693b      	ldr	r3, [r7, #16]
 8003114:	4313      	orrs	r3, r2
 8003116:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003118:	4a24      	ldr	r2, [pc, #144]	@ (80031ac <HAL_GPIO_Init+0x304>)
 800311a:	69bb      	ldr	r3, [r7, #24]
 800311c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800311e:	4b23      	ldr	r3, [pc, #140]	@ (80031ac <HAL_GPIO_Init+0x304>)
 8003120:	685b      	ldr	r3, [r3, #4]
 8003122:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003124:	693b      	ldr	r3, [r7, #16]
 8003126:	43db      	mvns	r3, r3
 8003128:	69ba      	ldr	r2, [r7, #24]
 800312a:	4013      	ands	r3, r2
 800312c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	685b      	ldr	r3, [r3, #4]
 8003132:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003136:	2b00      	cmp	r3, #0
 8003138:	d003      	beq.n	8003142 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800313a:	69ba      	ldr	r2, [r7, #24]
 800313c:	693b      	ldr	r3, [r7, #16]
 800313e:	4313      	orrs	r3, r2
 8003140:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003142:	4a1a      	ldr	r2, [pc, #104]	@ (80031ac <HAL_GPIO_Init+0x304>)
 8003144:	69bb      	ldr	r3, [r7, #24]
 8003146:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003148:	4b18      	ldr	r3, [pc, #96]	@ (80031ac <HAL_GPIO_Init+0x304>)
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800314e:	693b      	ldr	r3, [r7, #16]
 8003150:	43db      	mvns	r3, r3
 8003152:	69ba      	ldr	r2, [r7, #24]
 8003154:	4013      	ands	r3, r2
 8003156:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003158:	683b      	ldr	r3, [r7, #0]
 800315a:	685b      	ldr	r3, [r3, #4]
 800315c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003160:	2b00      	cmp	r3, #0
 8003162:	d003      	beq.n	800316c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003164:	69ba      	ldr	r2, [r7, #24]
 8003166:	693b      	ldr	r3, [r7, #16]
 8003168:	4313      	orrs	r3, r2
 800316a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800316c:	4a0f      	ldr	r2, [pc, #60]	@ (80031ac <HAL_GPIO_Init+0x304>)
 800316e:	69bb      	ldr	r3, [r7, #24]
 8003170:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003172:	69fb      	ldr	r3, [r7, #28]
 8003174:	3301      	adds	r3, #1
 8003176:	61fb      	str	r3, [r7, #28]
 8003178:	69fb      	ldr	r3, [r7, #28]
 800317a:	2b0f      	cmp	r3, #15
 800317c:	f67f aea2 	bls.w	8002ec4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003180:	bf00      	nop
 8003182:	bf00      	nop
 8003184:	3724      	adds	r7, #36	@ 0x24
 8003186:	46bd      	mov	sp, r7
 8003188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318c:	4770      	bx	lr
 800318e:	bf00      	nop
 8003190:	40023800 	.word	0x40023800
 8003194:	40013800 	.word	0x40013800
 8003198:	40020000 	.word	0x40020000
 800319c:	40020400 	.word	0x40020400
 80031a0:	40020800 	.word	0x40020800
 80031a4:	40020c00 	.word	0x40020c00
 80031a8:	40021000 	.word	0x40021000
 80031ac:	40013c00 	.word	0x40013c00

080031b0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80031b0:	b480      	push	{r7}
 80031b2:	b085      	sub	sp, #20
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
 80031b8:	460b      	mov	r3, r1
 80031ba:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	691a      	ldr	r2, [r3, #16]
 80031c0:	887b      	ldrh	r3, [r7, #2]
 80031c2:	4013      	ands	r3, r2
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d002      	beq.n	80031ce <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80031c8:	2301      	movs	r3, #1
 80031ca:	73fb      	strb	r3, [r7, #15]
 80031cc:	e001      	b.n	80031d2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80031ce:	2300      	movs	r3, #0
 80031d0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80031d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80031d4:	4618      	mov	r0, r3
 80031d6:	3714      	adds	r7, #20
 80031d8:	46bd      	mov	sp, r7
 80031da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031de:	4770      	bx	lr

080031e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80031e0:	b480      	push	{r7}
 80031e2:	b083      	sub	sp, #12
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
 80031e8:	460b      	mov	r3, r1
 80031ea:	807b      	strh	r3, [r7, #2]
 80031ec:	4613      	mov	r3, r2
 80031ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80031f0:	787b      	ldrb	r3, [r7, #1]
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d003      	beq.n	80031fe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80031f6:	887a      	ldrh	r2, [r7, #2]
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80031fc:	e003      	b.n	8003206 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80031fe:	887b      	ldrh	r3, [r7, #2]
 8003200:	041a      	lsls	r2, r3, #16
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	619a      	str	r2, [r3, #24]
}
 8003206:	bf00      	nop
 8003208:	370c      	adds	r7, #12
 800320a:	46bd      	mov	sp, r7
 800320c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003210:	4770      	bx	lr
	...

08003214 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003214:	b580      	push	{r7, lr}
 8003216:	b084      	sub	sp, #16
 8003218:	af00      	add	r7, sp, #0
 800321a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2b00      	cmp	r3, #0
 8003220:	d101      	bne.n	8003226 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003222:	2301      	movs	r3, #1
 8003224:	e12b      	b.n	800347e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800322c:	b2db      	uxtb	r3, r3
 800322e:	2b00      	cmp	r3, #0
 8003230:	d106      	bne.n	8003240 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	2200      	movs	r2, #0
 8003236:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800323a:	6878      	ldr	r0, [r7, #4]
 800323c:	f7fe fabe 	bl	80017bc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2224      	movs	r2, #36	@ 0x24
 8003244:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	681a      	ldr	r2, [r3, #0]
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f022 0201 	bic.w	r2, r2, #1
 8003256:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	681a      	ldr	r2, [r3, #0]
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003266:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	681a      	ldr	r2, [r3, #0]
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003276:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003278:	f001 f8da 	bl	8004430 <HAL_RCC_GetPCLK1Freq>
 800327c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	685b      	ldr	r3, [r3, #4]
 8003282:	4a81      	ldr	r2, [pc, #516]	@ (8003488 <HAL_I2C_Init+0x274>)
 8003284:	4293      	cmp	r3, r2
 8003286:	d807      	bhi.n	8003298 <HAL_I2C_Init+0x84>
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	4a80      	ldr	r2, [pc, #512]	@ (800348c <HAL_I2C_Init+0x278>)
 800328c:	4293      	cmp	r3, r2
 800328e:	bf94      	ite	ls
 8003290:	2301      	movls	r3, #1
 8003292:	2300      	movhi	r3, #0
 8003294:	b2db      	uxtb	r3, r3
 8003296:	e006      	b.n	80032a6 <HAL_I2C_Init+0x92>
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	4a7d      	ldr	r2, [pc, #500]	@ (8003490 <HAL_I2C_Init+0x27c>)
 800329c:	4293      	cmp	r3, r2
 800329e:	bf94      	ite	ls
 80032a0:	2301      	movls	r3, #1
 80032a2:	2300      	movhi	r3, #0
 80032a4:	b2db      	uxtb	r3, r3
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d001      	beq.n	80032ae <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80032aa:	2301      	movs	r3, #1
 80032ac:	e0e7      	b.n	800347e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	4a78      	ldr	r2, [pc, #480]	@ (8003494 <HAL_I2C_Init+0x280>)
 80032b2:	fba2 2303 	umull	r2, r3, r2, r3
 80032b6:	0c9b      	lsrs	r3, r3, #18
 80032b8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	685b      	ldr	r3, [r3, #4]
 80032c0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	68ba      	ldr	r2, [r7, #8]
 80032ca:	430a      	orrs	r2, r1
 80032cc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	6a1b      	ldr	r3, [r3, #32]
 80032d4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	685b      	ldr	r3, [r3, #4]
 80032dc:	4a6a      	ldr	r2, [pc, #424]	@ (8003488 <HAL_I2C_Init+0x274>)
 80032de:	4293      	cmp	r3, r2
 80032e0:	d802      	bhi.n	80032e8 <HAL_I2C_Init+0xd4>
 80032e2:	68bb      	ldr	r3, [r7, #8]
 80032e4:	3301      	adds	r3, #1
 80032e6:	e009      	b.n	80032fc <HAL_I2C_Init+0xe8>
 80032e8:	68bb      	ldr	r3, [r7, #8]
 80032ea:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80032ee:	fb02 f303 	mul.w	r3, r2, r3
 80032f2:	4a69      	ldr	r2, [pc, #420]	@ (8003498 <HAL_I2C_Init+0x284>)
 80032f4:	fba2 2303 	umull	r2, r3, r2, r3
 80032f8:	099b      	lsrs	r3, r3, #6
 80032fa:	3301      	adds	r3, #1
 80032fc:	687a      	ldr	r2, [r7, #4]
 80032fe:	6812      	ldr	r2, [r2, #0]
 8003300:	430b      	orrs	r3, r1
 8003302:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	69db      	ldr	r3, [r3, #28]
 800330a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800330e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	685b      	ldr	r3, [r3, #4]
 8003316:	495c      	ldr	r1, [pc, #368]	@ (8003488 <HAL_I2C_Init+0x274>)
 8003318:	428b      	cmp	r3, r1
 800331a:	d819      	bhi.n	8003350 <HAL_I2C_Init+0x13c>
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	1e59      	subs	r1, r3, #1
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	685b      	ldr	r3, [r3, #4]
 8003324:	005b      	lsls	r3, r3, #1
 8003326:	fbb1 f3f3 	udiv	r3, r1, r3
 800332a:	1c59      	adds	r1, r3, #1
 800332c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003330:	400b      	ands	r3, r1
 8003332:	2b00      	cmp	r3, #0
 8003334:	d00a      	beq.n	800334c <HAL_I2C_Init+0x138>
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	1e59      	subs	r1, r3, #1
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	685b      	ldr	r3, [r3, #4]
 800333e:	005b      	lsls	r3, r3, #1
 8003340:	fbb1 f3f3 	udiv	r3, r1, r3
 8003344:	3301      	adds	r3, #1
 8003346:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800334a:	e051      	b.n	80033f0 <HAL_I2C_Init+0x1dc>
 800334c:	2304      	movs	r3, #4
 800334e:	e04f      	b.n	80033f0 <HAL_I2C_Init+0x1dc>
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	689b      	ldr	r3, [r3, #8]
 8003354:	2b00      	cmp	r3, #0
 8003356:	d111      	bne.n	800337c <HAL_I2C_Init+0x168>
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	1e58      	subs	r0, r3, #1
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	6859      	ldr	r1, [r3, #4]
 8003360:	460b      	mov	r3, r1
 8003362:	005b      	lsls	r3, r3, #1
 8003364:	440b      	add	r3, r1
 8003366:	fbb0 f3f3 	udiv	r3, r0, r3
 800336a:	3301      	adds	r3, #1
 800336c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003370:	2b00      	cmp	r3, #0
 8003372:	bf0c      	ite	eq
 8003374:	2301      	moveq	r3, #1
 8003376:	2300      	movne	r3, #0
 8003378:	b2db      	uxtb	r3, r3
 800337a:	e012      	b.n	80033a2 <HAL_I2C_Init+0x18e>
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	1e58      	subs	r0, r3, #1
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	6859      	ldr	r1, [r3, #4]
 8003384:	460b      	mov	r3, r1
 8003386:	009b      	lsls	r3, r3, #2
 8003388:	440b      	add	r3, r1
 800338a:	0099      	lsls	r1, r3, #2
 800338c:	440b      	add	r3, r1
 800338e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003392:	3301      	adds	r3, #1
 8003394:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003398:	2b00      	cmp	r3, #0
 800339a:	bf0c      	ite	eq
 800339c:	2301      	moveq	r3, #1
 800339e:	2300      	movne	r3, #0
 80033a0:	b2db      	uxtb	r3, r3
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d001      	beq.n	80033aa <HAL_I2C_Init+0x196>
 80033a6:	2301      	movs	r3, #1
 80033a8:	e022      	b.n	80033f0 <HAL_I2C_Init+0x1dc>
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	689b      	ldr	r3, [r3, #8]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d10e      	bne.n	80033d0 <HAL_I2C_Init+0x1bc>
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	1e58      	subs	r0, r3, #1
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	6859      	ldr	r1, [r3, #4]
 80033ba:	460b      	mov	r3, r1
 80033bc:	005b      	lsls	r3, r3, #1
 80033be:	440b      	add	r3, r1
 80033c0:	fbb0 f3f3 	udiv	r3, r0, r3
 80033c4:	3301      	adds	r3, #1
 80033c6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80033ce:	e00f      	b.n	80033f0 <HAL_I2C_Init+0x1dc>
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	1e58      	subs	r0, r3, #1
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6859      	ldr	r1, [r3, #4]
 80033d8:	460b      	mov	r3, r1
 80033da:	009b      	lsls	r3, r3, #2
 80033dc:	440b      	add	r3, r1
 80033de:	0099      	lsls	r1, r3, #2
 80033e0:	440b      	add	r3, r1
 80033e2:	fbb0 f3f3 	udiv	r3, r0, r3
 80033e6:	3301      	adds	r3, #1
 80033e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033ec:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80033f0:	6879      	ldr	r1, [r7, #4]
 80033f2:	6809      	ldr	r1, [r1, #0]
 80033f4:	4313      	orrs	r3, r2
 80033f6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	69da      	ldr	r2, [r3, #28]
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6a1b      	ldr	r3, [r3, #32]
 800340a:	431a      	orrs	r2, r3
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	430a      	orrs	r2, r1
 8003412:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	689b      	ldr	r3, [r3, #8]
 800341a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800341e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003422:	687a      	ldr	r2, [r7, #4]
 8003424:	6911      	ldr	r1, [r2, #16]
 8003426:	687a      	ldr	r2, [r7, #4]
 8003428:	68d2      	ldr	r2, [r2, #12]
 800342a:	4311      	orrs	r1, r2
 800342c:	687a      	ldr	r2, [r7, #4]
 800342e:	6812      	ldr	r2, [r2, #0]
 8003430:	430b      	orrs	r3, r1
 8003432:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	68db      	ldr	r3, [r3, #12]
 800343a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	695a      	ldr	r2, [r3, #20]
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	699b      	ldr	r3, [r3, #24]
 8003446:	431a      	orrs	r2, r3
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	430a      	orrs	r2, r1
 800344e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	681a      	ldr	r2, [r3, #0]
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f042 0201 	orr.w	r2, r2, #1
 800345e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	2200      	movs	r2, #0
 8003464:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	2220      	movs	r2, #32
 800346a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	2200      	movs	r2, #0
 8003472:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	2200      	movs	r2, #0
 8003478:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800347c:	2300      	movs	r3, #0
}
 800347e:	4618      	mov	r0, r3
 8003480:	3710      	adds	r7, #16
 8003482:	46bd      	mov	sp, r7
 8003484:	bd80      	pop	{r7, pc}
 8003486:	bf00      	nop
 8003488:	000186a0 	.word	0x000186a0
 800348c:	001e847f 	.word	0x001e847f
 8003490:	003d08ff 	.word	0x003d08ff
 8003494:	431bde83 	.word	0x431bde83
 8003498:	10624dd3 	.word	0x10624dd3

0800349c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800349c:	b580      	push	{r7, lr}
 800349e:	b088      	sub	sp, #32
 80034a0:	af02      	add	r7, sp, #8
 80034a2:	60f8      	str	r0, [r7, #12]
 80034a4:	607a      	str	r2, [r7, #4]
 80034a6:	461a      	mov	r2, r3
 80034a8:	460b      	mov	r3, r1
 80034aa:	817b      	strh	r3, [r7, #10]
 80034ac:	4613      	mov	r3, r2
 80034ae:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80034b0:	f7fe fc42 	bl	8001d38 <HAL_GetTick>
 80034b4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80034bc:	b2db      	uxtb	r3, r3
 80034be:	2b20      	cmp	r3, #32
 80034c0:	f040 80e0 	bne.w	8003684 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80034c4:	697b      	ldr	r3, [r7, #20]
 80034c6:	9300      	str	r3, [sp, #0]
 80034c8:	2319      	movs	r3, #25
 80034ca:	2201      	movs	r2, #1
 80034cc:	4970      	ldr	r1, [pc, #448]	@ (8003690 <HAL_I2C_Master_Transmit+0x1f4>)
 80034ce:	68f8      	ldr	r0, [r7, #12]
 80034d0:	f000 f964 	bl	800379c <I2C_WaitOnFlagUntilTimeout>
 80034d4:	4603      	mov	r3, r0
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d001      	beq.n	80034de <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80034da:	2302      	movs	r3, #2
 80034dc:	e0d3      	b.n	8003686 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80034e4:	2b01      	cmp	r3, #1
 80034e6:	d101      	bne.n	80034ec <HAL_I2C_Master_Transmit+0x50>
 80034e8:	2302      	movs	r3, #2
 80034ea:	e0cc      	b.n	8003686 <HAL_I2C_Master_Transmit+0x1ea>
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	2201      	movs	r2, #1
 80034f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f003 0301 	and.w	r3, r3, #1
 80034fe:	2b01      	cmp	r3, #1
 8003500:	d007      	beq.n	8003512 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	681a      	ldr	r2, [r3, #0]
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f042 0201 	orr.w	r2, r2, #1
 8003510:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	681a      	ldr	r2, [r3, #0]
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003520:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	2221      	movs	r2, #33	@ 0x21
 8003526:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	2210      	movs	r2, #16
 800352e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	2200      	movs	r2, #0
 8003536:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	687a      	ldr	r2, [r7, #4]
 800353c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	893a      	ldrh	r2, [r7, #8]
 8003542:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003548:	b29a      	uxth	r2, r3
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	4a50      	ldr	r2, [pc, #320]	@ (8003694 <HAL_I2C_Master_Transmit+0x1f8>)
 8003552:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003554:	8979      	ldrh	r1, [r7, #10]
 8003556:	697b      	ldr	r3, [r7, #20]
 8003558:	6a3a      	ldr	r2, [r7, #32]
 800355a:	68f8      	ldr	r0, [r7, #12]
 800355c:	f000 f89c 	bl	8003698 <I2C_MasterRequestWrite>
 8003560:	4603      	mov	r3, r0
 8003562:	2b00      	cmp	r3, #0
 8003564:	d001      	beq.n	800356a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003566:	2301      	movs	r3, #1
 8003568:	e08d      	b.n	8003686 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800356a:	2300      	movs	r3, #0
 800356c:	613b      	str	r3, [r7, #16]
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	695b      	ldr	r3, [r3, #20]
 8003574:	613b      	str	r3, [r7, #16]
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	699b      	ldr	r3, [r3, #24]
 800357c:	613b      	str	r3, [r7, #16]
 800357e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003580:	e066      	b.n	8003650 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003582:	697a      	ldr	r2, [r7, #20]
 8003584:	6a39      	ldr	r1, [r7, #32]
 8003586:	68f8      	ldr	r0, [r7, #12]
 8003588:	f000 fa22 	bl	80039d0 <I2C_WaitOnTXEFlagUntilTimeout>
 800358c:	4603      	mov	r3, r0
 800358e:	2b00      	cmp	r3, #0
 8003590:	d00d      	beq.n	80035ae <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003596:	2b04      	cmp	r3, #4
 8003598:	d107      	bne.n	80035aa <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	681a      	ldr	r2, [r3, #0]
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80035a8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80035aa:	2301      	movs	r3, #1
 80035ac:	e06b      	b.n	8003686 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035b2:	781a      	ldrb	r2, [r3, #0]
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035be:	1c5a      	adds	r2, r3, #1
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035c8:	b29b      	uxth	r3, r3
 80035ca:	3b01      	subs	r3, #1
 80035cc:	b29a      	uxth	r2, r3
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035d6:	3b01      	subs	r3, #1
 80035d8:	b29a      	uxth	r2, r3
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	695b      	ldr	r3, [r3, #20]
 80035e4:	f003 0304 	and.w	r3, r3, #4
 80035e8:	2b04      	cmp	r3, #4
 80035ea:	d11b      	bne.n	8003624 <HAL_I2C_Master_Transmit+0x188>
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d017      	beq.n	8003624 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035f8:	781a      	ldrb	r2, [r3, #0]
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003604:	1c5a      	adds	r2, r3, #1
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800360e:	b29b      	uxth	r3, r3
 8003610:	3b01      	subs	r3, #1
 8003612:	b29a      	uxth	r2, r3
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800361c:	3b01      	subs	r3, #1
 800361e:	b29a      	uxth	r2, r3
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003624:	697a      	ldr	r2, [r7, #20]
 8003626:	6a39      	ldr	r1, [r7, #32]
 8003628:	68f8      	ldr	r0, [r7, #12]
 800362a:	f000 fa19 	bl	8003a60 <I2C_WaitOnBTFFlagUntilTimeout>
 800362e:	4603      	mov	r3, r0
 8003630:	2b00      	cmp	r3, #0
 8003632:	d00d      	beq.n	8003650 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003638:	2b04      	cmp	r3, #4
 800363a:	d107      	bne.n	800364c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	681a      	ldr	r2, [r3, #0]
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800364a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800364c:	2301      	movs	r3, #1
 800364e:	e01a      	b.n	8003686 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003654:	2b00      	cmp	r3, #0
 8003656:	d194      	bne.n	8003582 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	681a      	ldr	r2, [r3, #0]
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003666:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	2220      	movs	r2, #32
 800366c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	2200      	movs	r2, #0
 8003674:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	2200      	movs	r2, #0
 800367c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003680:	2300      	movs	r3, #0
 8003682:	e000      	b.n	8003686 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003684:	2302      	movs	r3, #2
  }
}
 8003686:	4618      	mov	r0, r3
 8003688:	3718      	adds	r7, #24
 800368a:	46bd      	mov	sp, r7
 800368c:	bd80      	pop	{r7, pc}
 800368e:	bf00      	nop
 8003690:	00100002 	.word	0x00100002
 8003694:	ffff0000 	.word	0xffff0000

08003698 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	b088      	sub	sp, #32
 800369c:	af02      	add	r7, sp, #8
 800369e:	60f8      	str	r0, [r7, #12]
 80036a0:	607a      	str	r2, [r7, #4]
 80036a2:	603b      	str	r3, [r7, #0]
 80036a4:	460b      	mov	r3, r1
 80036a6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036ac:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80036ae:	697b      	ldr	r3, [r7, #20]
 80036b0:	2b08      	cmp	r3, #8
 80036b2:	d006      	beq.n	80036c2 <I2C_MasterRequestWrite+0x2a>
 80036b4:	697b      	ldr	r3, [r7, #20]
 80036b6:	2b01      	cmp	r3, #1
 80036b8:	d003      	beq.n	80036c2 <I2C_MasterRequestWrite+0x2a>
 80036ba:	697b      	ldr	r3, [r7, #20]
 80036bc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80036c0:	d108      	bne.n	80036d4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	681a      	ldr	r2, [r3, #0]
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80036d0:	601a      	str	r2, [r3, #0]
 80036d2:	e00b      	b.n	80036ec <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036d8:	2b12      	cmp	r3, #18
 80036da:	d107      	bne.n	80036ec <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	681a      	ldr	r2, [r3, #0]
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80036ea:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80036ec:	683b      	ldr	r3, [r7, #0]
 80036ee:	9300      	str	r3, [sp, #0]
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2200      	movs	r2, #0
 80036f4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80036f8:	68f8      	ldr	r0, [r7, #12]
 80036fa:	f000 f84f 	bl	800379c <I2C_WaitOnFlagUntilTimeout>
 80036fe:	4603      	mov	r3, r0
 8003700:	2b00      	cmp	r3, #0
 8003702:	d00d      	beq.n	8003720 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800370e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003712:	d103      	bne.n	800371c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800371a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800371c:	2303      	movs	r3, #3
 800371e:	e035      	b.n	800378c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	691b      	ldr	r3, [r3, #16]
 8003724:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003728:	d108      	bne.n	800373c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800372a:	897b      	ldrh	r3, [r7, #10]
 800372c:	b2db      	uxtb	r3, r3
 800372e:	461a      	mov	r2, r3
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003738:	611a      	str	r2, [r3, #16]
 800373a:	e01b      	b.n	8003774 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800373c:	897b      	ldrh	r3, [r7, #10]
 800373e:	11db      	asrs	r3, r3, #7
 8003740:	b2db      	uxtb	r3, r3
 8003742:	f003 0306 	and.w	r3, r3, #6
 8003746:	b2db      	uxtb	r3, r3
 8003748:	f063 030f 	orn	r3, r3, #15
 800374c:	b2da      	uxtb	r2, r3
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003754:	683b      	ldr	r3, [r7, #0]
 8003756:	687a      	ldr	r2, [r7, #4]
 8003758:	490e      	ldr	r1, [pc, #56]	@ (8003794 <I2C_MasterRequestWrite+0xfc>)
 800375a:	68f8      	ldr	r0, [r7, #12]
 800375c:	f000 f898 	bl	8003890 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003760:	4603      	mov	r3, r0
 8003762:	2b00      	cmp	r3, #0
 8003764:	d001      	beq.n	800376a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003766:	2301      	movs	r3, #1
 8003768:	e010      	b.n	800378c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800376a:	897b      	ldrh	r3, [r7, #10]
 800376c:	b2da      	uxtb	r2, r3
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003774:	683b      	ldr	r3, [r7, #0]
 8003776:	687a      	ldr	r2, [r7, #4]
 8003778:	4907      	ldr	r1, [pc, #28]	@ (8003798 <I2C_MasterRequestWrite+0x100>)
 800377a:	68f8      	ldr	r0, [r7, #12]
 800377c:	f000 f888 	bl	8003890 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003780:	4603      	mov	r3, r0
 8003782:	2b00      	cmp	r3, #0
 8003784:	d001      	beq.n	800378a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003786:	2301      	movs	r3, #1
 8003788:	e000      	b.n	800378c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800378a:	2300      	movs	r3, #0
}
 800378c:	4618      	mov	r0, r3
 800378e:	3718      	adds	r7, #24
 8003790:	46bd      	mov	sp, r7
 8003792:	bd80      	pop	{r7, pc}
 8003794:	00010008 	.word	0x00010008
 8003798:	00010002 	.word	0x00010002

0800379c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800379c:	b580      	push	{r7, lr}
 800379e:	b084      	sub	sp, #16
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	60f8      	str	r0, [r7, #12]
 80037a4:	60b9      	str	r1, [r7, #8]
 80037a6:	603b      	str	r3, [r7, #0]
 80037a8:	4613      	mov	r3, r2
 80037aa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80037ac:	e048      	b.n	8003840 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037b4:	d044      	beq.n	8003840 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037b6:	f7fe fabf 	bl	8001d38 <HAL_GetTick>
 80037ba:	4602      	mov	r2, r0
 80037bc:	69bb      	ldr	r3, [r7, #24]
 80037be:	1ad3      	subs	r3, r2, r3
 80037c0:	683a      	ldr	r2, [r7, #0]
 80037c2:	429a      	cmp	r2, r3
 80037c4:	d302      	bcc.n	80037cc <I2C_WaitOnFlagUntilTimeout+0x30>
 80037c6:	683b      	ldr	r3, [r7, #0]
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d139      	bne.n	8003840 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80037cc:	68bb      	ldr	r3, [r7, #8]
 80037ce:	0c1b      	lsrs	r3, r3, #16
 80037d0:	b2db      	uxtb	r3, r3
 80037d2:	2b01      	cmp	r3, #1
 80037d4:	d10d      	bne.n	80037f2 <I2C_WaitOnFlagUntilTimeout+0x56>
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	695b      	ldr	r3, [r3, #20]
 80037dc:	43da      	mvns	r2, r3
 80037de:	68bb      	ldr	r3, [r7, #8]
 80037e0:	4013      	ands	r3, r2
 80037e2:	b29b      	uxth	r3, r3
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	bf0c      	ite	eq
 80037e8:	2301      	moveq	r3, #1
 80037ea:	2300      	movne	r3, #0
 80037ec:	b2db      	uxtb	r3, r3
 80037ee:	461a      	mov	r2, r3
 80037f0:	e00c      	b.n	800380c <I2C_WaitOnFlagUntilTimeout+0x70>
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	699b      	ldr	r3, [r3, #24]
 80037f8:	43da      	mvns	r2, r3
 80037fa:	68bb      	ldr	r3, [r7, #8]
 80037fc:	4013      	ands	r3, r2
 80037fe:	b29b      	uxth	r3, r3
 8003800:	2b00      	cmp	r3, #0
 8003802:	bf0c      	ite	eq
 8003804:	2301      	moveq	r3, #1
 8003806:	2300      	movne	r3, #0
 8003808:	b2db      	uxtb	r3, r3
 800380a:	461a      	mov	r2, r3
 800380c:	79fb      	ldrb	r3, [r7, #7]
 800380e:	429a      	cmp	r2, r3
 8003810:	d116      	bne.n	8003840 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	2200      	movs	r2, #0
 8003816:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	2220      	movs	r2, #32
 800381c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	2200      	movs	r2, #0
 8003824:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800382c:	f043 0220 	orr.w	r2, r3, #32
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	2200      	movs	r2, #0
 8003838:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800383c:	2301      	movs	r3, #1
 800383e:	e023      	b.n	8003888 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003840:	68bb      	ldr	r3, [r7, #8]
 8003842:	0c1b      	lsrs	r3, r3, #16
 8003844:	b2db      	uxtb	r3, r3
 8003846:	2b01      	cmp	r3, #1
 8003848:	d10d      	bne.n	8003866 <I2C_WaitOnFlagUntilTimeout+0xca>
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	695b      	ldr	r3, [r3, #20]
 8003850:	43da      	mvns	r2, r3
 8003852:	68bb      	ldr	r3, [r7, #8]
 8003854:	4013      	ands	r3, r2
 8003856:	b29b      	uxth	r3, r3
 8003858:	2b00      	cmp	r3, #0
 800385a:	bf0c      	ite	eq
 800385c:	2301      	moveq	r3, #1
 800385e:	2300      	movne	r3, #0
 8003860:	b2db      	uxtb	r3, r3
 8003862:	461a      	mov	r2, r3
 8003864:	e00c      	b.n	8003880 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	699b      	ldr	r3, [r3, #24]
 800386c:	43da      	mvns	r2, r3
 800386e:	68bb      	ldr	r3, [r7, #8]
 8003870:	4013      	ands	r3, r2
 8003872:	b29b      	uxth	r3, r3
 8003874:	2b00      	cmp	r3, #0
 8003876:	bf0c      	ite	eq
 8003878:	2301      	moveq	r3, #1
 800387a:	2300      	movne	r3, #0
 800387c:	b2db      	uxtb	r3, r3
 800387e:	461a      	mov	r2, r3
 8003880:	79fb      	ldrb	r3, [r7, #7]
 8003882:	429a      	cmp	r2, r3
 8003884:	d093      	beq.n	80037ae <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003886:	2300      	movs	r3, #0
}
 8003888:	4618      	mov	r0, r3
 800388a:	3710      	adds	r7, #16
 800388c:	46bd      	mov	sp, r7
 800388e:	bd80      	pop	{r7, pc}

08003890 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003890:	b580      	push	{r7, lr}
 8003892:	b084      	sub	sp, #16
 8003894:	af00      	add	r7, sp, #0
 8003896:	60f8      	str	r0, [r7, #12]
 8003898:	60b9      	str	r1, [r7, #8]
 800389a:	607a      	str	r2, [r7, #4]
 800389c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800389e:	e071      	b.n	8003984 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	695b      	ldr	r3, [r3, #20]
 80038a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80038aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80038ae:	d123      	bne.n	80038f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	681a      	ldr	r2, [r3, #0]
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80038be:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80038c8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	2200      	movs	r2, #0
 80038ce:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	2220      	movs	r2, #32
 80038d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	2200      	movs	r2, #0
 80038dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038e4:	f043 0204 	orr.w	r2, r3, #4
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	2200      	movs	r2, #0
 80038f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80038f4:	2301      	movs	r3, #1
 80038f6:	e067      	b.n	80039c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038fe:	d041      	beq.n	8003984 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003900:	f7fe fa1a 	bl	8001d38 <HAL_GetTick>
 8003904:	4602      	mov	r2, r0
 8003906:	683b      	ldr	r3, [r7, #0]
 8003908:	1ad3      	subs	r3, r2, r3
 800390a:	687a      	ldr	r2, [r7, #4]
 800390c:	429a      	cmp	r2, r3
 800390e:	d302      	bcc.n	8003916 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	2b00      	cmp	r3, #0
 8003914:	d136      	bne.n	8003984 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003916:	68bb      	ldr	r3, [r7, #8]
 8003918:	0c1b      	lsrs	r3, r3, #16
 800391a:	b2db      	uxtb	r3, r3
 800391c:	2b01      	cmp	r3, #1
 800391e:	d10c      	bne.n	800393a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	695b      	ldr	r3, [r3, #20]
 8003926:	43da      	mvns	r2, r3
 8003928:	68bb      	ldr	r3, [r7, #8]
 800392a:	4013      	ands	r3, r2
 800392c:	b29b      	uxth	r3, r3
 800392e:	2b00      	cmp	r3, #0
 8003930:	bf14      	ite	ne
 8003932:	2301      	movne	r3, #1
 8003934:	2300      	moveq	r3, #0
 8003936:	b2db      	uxtb	r3, r3
 8003938:	e00b      	b.n	8003952 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	699b      	ldr	r3, [r3, #24]
 8003940:	43da      	mvns	r2, r3
 8003942:	68bb      	ldr	r3, [r7, #8]
 8003944:	4013      	ands	r3, r2
 8003946:	b29b      	uxth	r3, r3
 8003948:	2b00      	cmp	r3, #0
 800394a:	bf14      	ite	ne
 800394c:	2301      	movne	r3, #1
 800394e:	2300      	moveq	r3, #0
 8003950:	b2db      	uxtb	r3, r3
 8003952:	2b00      	cmp	r3, #0
 8003954:	d016      	beq.n	8003984 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	2200      	movs	r2, #0
 800395a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	2220      	movs	r2, #32
 8003960:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	2200      	movs	r2, #0
 8003968:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003970:	f043 0220 	orr.w	r2, r3, #32
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	2200      	movs	r2, #0
 800397c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003980:	2301      	movs	r3, #1
 8003982:	e021      	b.n	80039c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003984:	68bb      	ldr	r3, [r7, #8]
 8003986:	0c1b      	lsrs	r3, r3, #16
 8003988:	b2db      	uxtb	r3, r3
 800398a:	2b01      	cmp	r3, #1
 800398c:	d10c      	bne.n	80039a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	695b      	ldr	r3, [r3, #20]
 8003994:	43da      	mvns	r2, r3
 8003996:	68bb      	ldr	r3, [r7, #8]
 8003998:	4013      	ands	r3, r2
 800399a:	b29b      	uxth	r3, r3
 800399c:	2b00      	cmp	r3, #0
 800399e:	bf14      	ite	ne
 80039a0:	2301      	movne	r3, #1
 80039a2:	2300      	moveq	r3, #0
 80039a4:	b2db      	uxtb	r3, r3
 80039a6:	e00b      	b.n	80039c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	699b      	ldr	r3, [r3, #24]
 80039ae:	43da      	mvns	r2, r3
 80039b0:	68bb      	ldr	r3, [r7, #8]
 80039b2:	4013      	ands	r3, r2
 80039b4:	b29b      	uxth	r3, r3
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	bf14      	ite	ne
 80039ba:	2301      	movne	r3, #1
 80039bc:	2300      	moveq	r3, #0
 80039be:	b2db      	uxtb	r3, r3
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	f47f af6d 	bne.w	80038a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80039c6:	2300      	movs	r3, #0
}
 80039c8:	4618      	mov	r0, r3
 80039ca:	3710      	adds	r7, #16
 80039cc:	46bd      	mov	sp, r7
 80039ce:	bd80      	pop	{r7, pc}

080039d0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	b084      	sub	sp, #16
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	60f8      	str	r0, [r7, #12]
 80039d8:	60b9      	str	r1, [r7, #8]
 80039da:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80039dc:	e034      	b.n	8003a48 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80039de:	68f8      	ldr	r0, [r7, #12]
 80039e0:	f000 f886 	bl	8003af0 <I2C_IsAcknowledgeFailed>
 80039e4:	4603      	mov	r3, r0
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d001      	beq.n	80039ee <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80039ea:	2301      	movs	r3, #1
 80039ec:	e034      	b.n	8003a58 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80039ee:	68bb      	ldr	r3, [r7, #8]
 80039f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039f4:	d028      	beq.n	8003a48 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039f6:	f7fe f99f 	bl	8001d38 <HAL_GetTick>
 80039fa:	4602      	mov	r2, r0
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	1ad3      	subs	r3, r2, r3
 8003a00:	68ba      	ldr	r2, [r7, #8]
 8003a02:	429a      	cmp	r2, r3
 8003a04:	d302      	bcc.n	8003a0c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003a06:	68bb      	ldr	r3, [r7, #8]
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d11d      	bne.n	8003a48 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	695b      	ldr	r3, [r3, #20]
 8003a12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a16:	2b80      	cmp	r3, #128	@ 0x80
 8003a18:	d016      	beq.n	8003a48 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	2220      	movs	r2, #32
 8003a24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a34:	f043 0220 	orr.w	r2, r3, #32
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	2200      	movs	r2, #0
 8003a40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003a44:	2301      	movs	r3, #1
 8003a46:	e007      	b.n	8003a58 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	695b      	ldr	r3, [r3, #20]
 8003a4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a52:	2b80      	cmp	r3, #128	@ 0x80
 8003a54:	d1c3      	bne.n	80039de <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003a56:	2300      	movs	r3, #0
}
 8003a58:	4618      	mov	r0, r3
 8003a5a:	3710      	adds	r7, #16
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	bd80      	pop	{r7, pc}

08003a60 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b084      	sub	sp, #16
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	60f8      	str	r0, [r7, #12]
 8003a68:	60b9      	str	r1, [r7, #8]
 8003a6a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003a6c:	e034      	b.n	8003ad8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003a6e:	68f8      	ldr	r0, [r7, #12]
 8003a70:	f000 f83e 	bl	8003af0 <I2C_IsAcknowledgeFailed>
 8003a74:	4603      	mov	r3, r0
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d001      	beq.n	8003a7e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003a7a:	2301      	movs	r3, #1
 8003a7c:	e034      	b.n	8003ae8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a7e:	68bb      	ldr	r3, [r7, #8]
 8003a80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a84:	d028      	beq.n	8003ad8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a86:	f7fe f957 	bl	8001d38 <HAL_GetTick>
 8003a8a:	4602      	mov	r2, r0
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	1ad3      	subs	r3, r2, r3
 8003a90:	68ba      	ldr	r2, [r7, #8]
 8003a92:	429a      	cmp	r2, r3
 8003a94:	d302      	bcc.n	8003a9c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003a96:	68bb      	ldr	r3, [r7, #8]
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d11d      	bne.n	8003ad8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	695b      	ldr	r3, [r3, #20]
 8003aa2:	f003 0304 	and.w	r3, r3, #4
 8003aa6:	2b04      	cmp	r3, #4
 8003aa8:	d016      	beq.n	8003ad8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	2200      	movs	r2, #0
 8003aae:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	2220      	movs	r2, #32
 8003ab4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	2200      	movs	r2, #0
 8003abc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ac4:	f043 0220 	orr.w	r2, r3, #32
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	2200      	movs	r2, #0
 8003ad0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003ad4:	2301      	movs	r3, #1
 8003ad6:	e007      	b.n	8003ae8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	695b      	ldr	r3, [r3, #20]
 8003ade:	f003 0304 	and.w	r3, r3, #4
 8003ae2:	2b04      	cmp	r3, #4
 8003ae4:	d1c3      	bne.n	8003a6e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003ae6:	2300      	movs	r3, #0
}
 8003ae8:	4618      	mov	r0, r3
 8003aea:	3710      	adds	r7, #16
 8003aec:	46bd      	mov	sp, r7
 8003aee:	bd80      	pop	{r7, pc}

08003af0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003af0:	b480      	push	{r7}
 8003af2:	b083      	sub	sp, #12
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	695b      	ldr	r3, [r3, #20]
 8003afe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b02:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b06:	d11b      	bne.n	8003b40 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003b10:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	2200      	movs	r2, #0
 8003b16:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2220      	movs	r2, #32
 8003b1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	2200      	movs	r2, #0
 8003b24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b2c:	f043 0204 	orr.w	r2, r3, #4
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	2200      	movs	r2, #0
 8003b38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003b3c:	2301      	movs	r3, #1
 8003b3e:	e000      	b.n	8003b42 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003b40:	2300      	movs	r3, #0
}
 8003b42:	4618      	mov	r0, r3
 8003b44:	370c      	adds	r7, #12
 8003b46:	46bd      	mov	sp, r7
 8003b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4c:	4770      	bx	lr
	...

08003b50 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b50:	b580      	push	{r7, lr}
 8003b52:	b086      	sub	sp, #24
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d101      	bne.n	8003b62 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003b5e:	2301      	movs	r3, #1
 8003b60:	e267      	b.n	8004032 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f003 0301 	and.w	r3, r3, #1
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d075      	beq.n	8003c5a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003b6e:	4b88      	ldr	r3, [pc, #544]	@ (8003d90 <HAL_RCC_OscConfig+0x240>)
 8003b70:	689b      	ldr	r3, [r3, #8]
 8003b72:	f003 030c 	and.w	r3, r3, #12
 8003b76:	2b04      	cmp	r3, #4
 8003b78:	d00c      	beq.n	8003b94 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003b7a:	4b85      	ldr	r3, [pc, #532]	@ (8003d90 <HAL_RCC_OscConfig+0x240>)
 8003b7c:	689b      	ldr	r3, [r3, #8]
 8003b7e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003b82:	2b08      	cmp	r3, #8
 8003b84:	d112      	bne.n	8003bac <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003b86:	4b82      	ldr	r3, [pc, #520]	@ (8003d90 <HAL_RCC_OscConfig+0x240>)
 8003b88:	685b      	ldr	r3, [r3, #4]
 8003b8a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003b8e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003b92:	d10b      	bne.n	8003bac <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b94:	4b7e      	ldr	r3, [pc, #504]	@ (8003d90 <HAL_RCC_OscConfig+0x240>)
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d05b      	beq.n	8003c58 <HAL_RCC_OscConfig+0x108>
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	685b      	ldr	r3, [r3, #4]
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d157      	bne.n	8003c58 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003ba8:	2301      	movs	r3, #1
 8003baa:	e242      	b.n	8004032 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	685b      	ldr	r3, [r3, #4]
 8003bb0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003bb4:	d106      	bne.n	8003bc4 <HAL_RCC_OscConfig+0x74>
 8003bb6:	4b76      	ldr	r3, [pc, #472]	@ (8003d90 <HAL_RCC_OscConfig+0x240>)
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	4a75      	ldr	r2, [pc, #468]	@ (8003d90 <HAL_RCC_OscConfig+0x240>)
 8003bbc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003bc0:	6013      	str	r3, [r2, #0]
 8003bc2:	e01d      	b.n	8003c00 <HAL_RCC_OscConfig+0xb0>
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	685b      	ldr	r3, [r3, #4]
 8003bc8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003bcc:	d10c      	bne.n	8003be8 <HAL_RCC_OscConfig+0x98>
 8003bce:	4b70      	ldr	r3, [pc, #448]	@ (8003d90 <HAL_RCC_OscConfig+0x240>)
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	4a6f      	ldr	r2, [pc, #444]	@ (8003d90 <HAL_RCC_OscConfig+0x240>)
 8003bd4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003bd8:	6013      	str	r3, [r2, #0]
 8003bda:	4b6d      	ldr	r3, [pc, #436]	@ (8003d90 <HAL_RCC_OscConfig+0x240>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	4a6c      	ldr	r2, [pc, #432]	@ (8003d90 <HAL_RCC_OscConfig+0x240>)
 8003be0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003be4:	6013      	str	r3, [r2, #0]
 8003be6:	e00b      	b.n	8003c00 <HAL_RCC_OscConfig+0xb0>
 8003be8:	4b69      	ldr	r3, [pc, #420]	@ (8003d90 <HAL_RCC_OscConfig+0x240>)
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	4a68      	ldr	r2, [pc, #416]	@ (8003d90 <HAL_RCC_OscConfig+0x240>)
 8003bee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003bf2:	6013      	str	r3, [r2, #0]
 8003bf4:	4b66      	ldr	r3, [pc, #408]	@ (8003d90 <HAL_RCC_OscConfig+0x240>)
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	4a65      	ldr	r2, [pc, #404]	@ (8003d90 <HAL_RCC_OscConfig+0x240>)
 8003bfa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003bfe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	685b      	ldr	r3, [r3, #4]
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d013      	beq.n	8003c30 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c08:	f7fe f896 	bl	8001d38 <HAL_GetTick>
 8003c0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c0e:	e008      	b.n	8003c22 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c10:	f7fe f892 	bl	8001d38 <HAL_GetTick>
 8003c14:	4602      	mov	r2, r0
 8003c16:	693b      	ldr	r3, [r7, #16]
 8003c18:	1ad3      	subs	r3, r2, r3
 8003c1a:	2b64      	cmp	r3, #100	@ 0x64
 8003c1c:	d901      	bls.n	8003c22 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003c1e:	2303      	movs	r3, #3
 8003c20:	e207      	b.n	8004032 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c22:	4b5b      	ldr	r3, [pc, #364]	@ (8003d90 <HAL_RCC_OscConfig+0x240>)
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d0f0      	beq.n	8003c10 <HAL_RCC_OscConfig+0xc0>
 8003c2e:	e014      	b.n	8003c5a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c30:	f7fe f882 	bl	8001d38 <HAL_GetTick>
 8003c34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c36:	e008      	b.n	8003c4a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c38:	f7fe f87e 	bl	8001d38 <HAL_GetTick>
 8003c3c:	4602      	mov	r2, r0
 8003c3e:	693b      	ldr	r3, [r7, #16]
 8003c40:	1ad3      	subs	r3, r2, r3
 8003c42:	2b64      	cmp	r3, #100	@ 0x64
 8003c44:	d901      	bls.n	8003c4a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003c46:	2303      	movs	r3, #3
 8003c48:	e1f3      	b.n	8004032 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c4a:	4b51      	ldr	r3, [pc, #324]	@ (8003d90 <HAL_RCC_OscConfig+0x240>)
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d1f0      	bne.n	8003c38 <HAL_RCC_OscConfig+0xe8>
 8003c56:	e000      	b.n	8003c5a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c58:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f003 0302 	and.w	r3, r3, #2
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d063      	beq.n	8003d2e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003c66:	4b4a      	ldr	r3, [pc, #296]	@ (8003d90 <HAL_RCC_OscConfig+0x240>)
 8003c68:	689b      	ldr	r3, [r3, #8]
 8003c6a:	f003 030c 	and.w	r3, r3, #12
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d00b      	beq.n	8003c8a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003c72:	4b47      	ldr	r3, [pc, #284]	@ (8003d90 <HAL_RCC_OscConfig+0x240>)
 8003c74:	689b      	ldr	r3, [r3, #8]
 8003c76:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003c7a:	2b08      	cmp	r3, #8
 8003c7c:	d11c      	bne.n	8003cb8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003c7e:	4b44      	ldr	r3, [pc, #272]	@ (8003d90 <HAL_RCC_OscConfig+0x240>)
 8003c80:	685b      	ldr	r3, [r3, #4]
 8003c82:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d116      	bne.n	8003cb8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c8a:	4b41      	ldr	r3, [pc, #260]	@ (8003d90 <HAL_RCC_OscConfig+0x240>)
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f003 0302 	and.w	r3, r3, #2
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d005      	beq.n	8003ca2 <HAL_RCC_OscConfig+0x152>
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	68db      	ldr	r3, [r3, #12]
 8003c9a:	2b01      	cmp	r3, #1
 8003c9c:	d001      	beq.n	8003ca2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003c9e:	2301      	movs	r3, #1
 8003ca0:	e1c7      	b.n	8004032 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ca2:	4b3b      	ldr	r3, [pc, #236]	@ (8003d90 <HAL_RCC_OscConfig+0x240>)
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	691b      	ldr	r3, [r3, #16]
 8003cae:	00db      	lsls	r3, r3, #3
 8003cb0:	4937      	ldr	r1, [pc, #220]	@ (8003d90 <HAL_RCC_OscConfig+0x240>)
 8003cb2:	4313      	orrs	r3, r2
 8003cb4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003cb6:	e03a      	b.n	8003d2e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	68db      	ldr	r3, [r3, #12]
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d020      	beq.n	8003d02 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003cc0:	4b34      	ldr	r3, [pc, #208]	@ (8003d94 <HAL_RCC_OscConfig+0x244>)
 8003cc2:	2201      	movs	r2, #1
 8003cc4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cc6:	f7fe f837 	bl	8001d38 <HAL_GetTick>
 8003cca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ccc:	e008      	b.n	8003ce0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003cce:	f7fe f833 	bl	8001d38 <HAL_GetTick>
 8003cd2:	4602      	mov	r2, r0
 8003cd4:	693b      	ldr	r3, [r7, #16]
 8003cd6:	1ad3      	subs	r3, r2, r3
 8003cd8:	2b02      	cmp	r3, #2
 8003cda:	d901      	bls.n	8003ce0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003cdc:	2303      	movs	r3, #3
 8003cde:	e1a8      	b.n	8004032 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ce0:	4b2b      	ldr	r3, [pc, #172]	@ (8003d90 <HAL_RCC_OscConfig+0x240>)
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f003 0302 	and.w	r3, r3, #2
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d0f0      	beq.n	8003cce <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cec:	4b28      	ldr	r3, [pc, #160]	@ (8003d90 <HAL_RCC_OscConfig+0x240>)
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	691b      	ldr	r3, [r3, #16]
 8003cf8:	00db      	lsls	r3, r3, #3
 8003cfa:	4925      	ldr	r1, [pc, #148]	@ (8003d90 <HAL_RCC_OscConfig+0x240>)
 8003cfc:	4313      	orrs	r3, r2
 8003cfe:	600b      	str	r3, [r1, #0]
 8003d00:	e015      	b.n	8003d2e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d02:	4b24      	ldr	r3, [pc, #144]	@ (8003d94 <HAL_RCC_OscConfig+0x244>)
 8003d04:	2200      	movs	r2, #0
 8003d06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d08:	f7fe f816 	bl	8001d38 <HAL_GetTick>
 8003d0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d0e:	e008      	b.n	8003d22 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d10:	f7fe f812 	bl	8001d38 <HAL_GetTick>
 8003d14:	4602      	mov	r2, r0
 8003d16:	693b      	ldr	r3, [r7, #16]
 8003d18:	1ad3      	subs	r3, r2, r3
 8003d1a:	2b02      	cmp	r3, #2
 8003d1c:	d901      	bls.n	8003d22 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003d1e:	2303      	movs	r3, #3
 8003d20:	e187      	b.n	8004032 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d22:	4b1b      	ldr	r3, [pc, #108]	@ (8003d90 <HAL_RCC_OscConfig+0x240>)
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f003 0302 	and.w	r3, r3, #2
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d1f0      	bne.n	8003d10 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f003 0308 	and.w	r3, r3, #8
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d036      	beq.n	8003da8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	695b      	ldr	r3, [r3, #20]
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d016      	beq.n	8003d70 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003d42:	4b15      	ldr	r3, [pc, #84]	@ (8003d98 <HAL_RCC_OscConfig+0x248>)
 8003d44:	2201      	movs	r2, #1
 8003d46:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d48:	f7fd fff6 	bl	8001d38 <HAL_GetTick>
 8003d4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d4e:	e008      	b.n	8003d62 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d50:	f7fd fff2 	bl	8001d38 <HAL_GetTick>
 8003d54:	4602      	mov	r2, r0
 8003d56:	693b      	ldr	r3, [r7, #16]
 8003d58:	1ad3      	subs	r3, r2, r3
 8003d5a:	2b02      	cmp	r3, #2
 8003d5c:	d901      	bls.n	8003d62 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003d5e:	2303      	movs	r3, #3
 8003d60:	e167      	b.n	8004032 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d62:	4b0b      	ldr	r3, [pc, #44]	@ (8003d90 <HAL_RCC_OscConfig+0x240>)
 8003d64:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003d66:	f003 0302 	and.w	r3, r3, #2
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d0f0      	beq.n	8003d50 <HAL_RCC_OscConfig+0x200>
 8003d6e:	e01b      	b.n	8003da8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003d70:	4b09      	ldr	r3, [pc, #36]	@ (8003d98 <HAL_RCC_OscConfig+0x248>)
 8003d72:	2200      	movs	r2, #0
 8003d74:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d76:	f7fd ffdf 	bl	8001d38 <HAL_GetTick>
 8003d7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d7c:	e00e      	b.n	8003d9c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d7e:	f7fd ffdb 	bl	8001d38 <HAL_GetTick>
 8003d82:	4602      	mov	r2, r0
 8003d84:	693b      	ldr	r3, [r7, #16]
 8003d86:	1ad3      	subs	r3, r2, r3
 8003d88:	2b02      	cmp	r3, #2
 8003d8a:	d907      	bls.n	8003d9c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003d8c:	2303      	movs	r3, #3
 8003d8e:	e150      	b.n	8004032 <HAL_RCC_OscConfig+0x4e2>
 8003d90:	40023800 	.word	0x40023800
 8003d94:	42470000 	.word	0x42470000
 8003d98:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d9c:	4b88      	ldr	r3, [pc, #544]	@ (8003fc0 <HAL_RCC_OscConfig+0x470>)
 8003d9e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003da0:	f003 0302 	and.w	r3, r3, #2
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d1ea      	bne.n	8003d7e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f003 0304 	and.w	r3, r3, #4
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	f000 8097 	beq.w	8003ee4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003db6:	2300      	movs	r3, #0
 8003db8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003dba:	4b81      	ldr	r3, [pc, #516]	@ (8003fc0 <HAL_RCC_OscConfig+0x470>)
 8003dbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dbe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d10f      	bne.n	8003de6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003dc6:	2300      	movs	r3, #0
 8003dc8:	60bb      	str	r3, [r7, #8]
 8003dca:	4b7d      	ldr	r3, [pc, #500]	@ (8003fc0 <HAL_RCC_OscConfig+0x470>)
 8003dcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dce:	4a7c      	ldr	r2, [pc, #496]	@ (8003fc0 <HAL_RCC_OscConfig+0x470>)
 8003dd0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003dd4:	6413      	str	r3, [r2, #64]	@ 0x40
 8003dd6:	4b7a      	ldr	r3, [pc, #488]	@ (8003fc0 <HAL_RCC_OscConfig+0x470>)
 8003dd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dda:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003dde:	60bb      	str	r3, [r7, #8]
 8003de0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003de2:	2301      	movs	r3, #1
 8003de4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003de6:	4b77      	ldr	r3, [pc, #476]	@ (8003fc4 <HAL_RCC_OscConfig+0x474>)
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d118      	bne.n	8003e24 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003df2:	4b74      	ldr	r3, [pc, #464]	@ (8003fc4 <HAL_RCC_OscConfig+0x474>)
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	4a73      	ldr	r2, [pc, #460]	@ (8003fc4 <HAL_RCC_OscConfig+0x474>)
 8003df8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003dfc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003dfe:	f7fd ff9b 	bl	8001d38 <HAL_GetTick>
 8003e02:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e04:	e008      	b.n	8003e18 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e06:	f7fd ff97 	bl	8001d38 <HAL_GetTick>
 8003e0a:	4602      	mov	r2, r0
 8003e0c:	693b      	ldr	r3, [r7, #16]
 8003e0e:	1ad3      	subs	r3, r2, r3
 8003e10:	2b02      	cmp	r3, #2
 8003e12:	d901      	bls.n	8003e18 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003e14:	2303      	movs	r3, #3
 8003e16:	e10c      	b.n	8004032 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e18:	4b6a      	ldr	r3, [pc, #424]	@ (8003fc4 <HAL_RCC_OscConfig+0x474>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d0f0      	beq.n	8003e06 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	689b      	ldr	r3, [r3, #8]
 8003e28:	2b01      	cmp	r3, #1
 8003e2a:	d106      	bne.n	8003e3a <HAL_RCC_OscConfig+0x2ea>
 8003e2c:	4b64      	ldr	r3, [pc, #400]	@ (8003fc0 <HAL_RCC_OscConfig+0x470>)
 8003e2e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e30:	4a63      	ldr	r2, [pc, #396]	@ (8003fc0 <HAL_RCC_OscConfig+0x470>)
 8003e32:	f043 0301 	orr.w	r3, r3, #1
 8003e36:	6713      	str	r3, [r2, #112]	@ 0x70
 8003e38:	e01c      	b.n	8003e74 <HAL_RCC_OscConfig+0x324>
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	689b      	ldr	r3, [r3, #8]
 8003e3e:	2b05      	cmp	r3, #5
 8003e40:	d10c      	bne.n	8003e5c <HAL_RCC_OscConfig+0x30c>
 8003e42:	4b5f      	ldr	r3, [pc, #380]	@ (8003fc0 <HAL_RCC_OscConfig+0x470>)
 8003e44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e46:	4a5e      	ldr	r2, [pc, #376]	@ (8003fc0 <HAL_RCC_OscConfig+0x470>)
 8003e48:	f043 0304 	orr.w	r3, r3, #4
 8003e4c:	6713      	str	r3, [r2, #112]	@ 0x70
 8003e4e:	4b5c      	ldr	r3, [pc, #368]	@ (8003fc0 <HAL_RCC_OscConfig+0x470>)
 8003e50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e52:	4a5b      	ldr	r2, [pc, #364]	@ (8003fc0 <HAL_RCC_OscConfig+0x470>)
 8003e54:	f043 0301 	orr.w	r3, r3, #1
 8003e58:	6713      	str	r3, [r2, #112]	@ 0x70
 8003e5a:	e00b      	b.n	8003e74 <HAL_RCC_OscConfig+0x324>
 8003e5c:	4b58      	ldr	r3, [pc, #352]	@ (8003fc0 <HAL_RCC_OscConfig+0x470>)
 8003e5e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e60:	4a57      	ldr	r2, [pc, #348]	@ (8003fc0 <HAL_RCC_OscConfig+0x470>)
 8003e62:	f023 0301 	bic.w	r3, r3, #1
 8003e66:	6713      	str	r3, [r2, #112]	@ 0x70
 8003e68:	4b55      	ldr	r3, [pc, #340]	@ (8003fc0 <HAL_RCC_OscConfig+0x470>)
 8003e6a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e6c:	4a54      	ldr	r2, [pc, #336]	@ (8003fc0 <HAL_RCC_OscConfig+0x470>)
 8003e6e:	f023 0304 	bic.w	r3, r3, #4
 8003e72:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	689b      	ldr	r3, [r3, #8]
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d015      	beq.n	8003ea8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e7c:	f7fd ff5c 	bl	8001d38 <HAL_GetTick>
 8003e80:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e82:	e00a      	b.n	8003e9a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e84:	f7fd ff58 	bl	8001d38 <HAL_GetTick>
 8003e88:	4602      	mov	r2, r0
 8003e8a:	693b      	ldr	r3, [r7, #16]
 8003e8c:	1ad3      	subs	r3, r2, r3
 8003e8e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e92:	4293      	cmp	r3, r2
 8003e94:	d901      	bls.n	8003e9a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003e96:	2303      	movs	r3, #3
 8003e98:	e0cb      	b.n	8004032 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e9a:	4b49      	ldr	r3, [pc, #292]	@ (8003fc0 <HAL_RCC_OscConfig+0x470>)
 8003e9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e9e:	f003 0302 	and.w	r3, r3, #2
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d0ee      	beq.n	8003e84 <HAL_RCC_OscConfig+0x334>
 8003ea6:	e014      	b.n	8003ed2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ea8:	f7fd ff46 	bl	8001d38 <HAL_GetTick>
 8003eac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003eae:	e00a      	b.n	8003ec6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003eb0:	f7fd ff42 	bl	8001d38 <HAL_GetTick>
 8003eb4:	4602      	mov	r2, r0
 8003eb6:	693b      	ldr	r3, [r7, #16]
 8003eb8:	1ad3      	subs	r3, r2, r3
 8003eba:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ebe:	4293      	cmp	r3, r2
 8003ec0:	d901      	bls.n	8003ec6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003ec2:	2303      	movs	r3, #3
 8003ec4:	e0b5      	b.n	8004032 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ec6:	4b3e      	ldr	r3, [pc, #248]	@ (8003fc0 <HAL_RCC_OscConfig+0x470>)
 8003ec8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003eca:	f003 0302 	and.w	r3, r3, #2
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d1ee      	bne.n	8003eb0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003ed2:	7dfb      	ldrb	r3, [r7, #23]
 8003ed4:	2b01      	cmp	r3, #1
 8003ed6:	d105      	bne.n	8003ee4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ed8:	4b39      	ldr	r3, [pc, #228]	@ (8003fc0 <HAL_RCC_OscConfig+0x470>)
 8003eda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003edc:	4a38      	ldr	r2, [pc, #224]	@ (8003fc0 <HAL_RCC_OscConfig+0x470>)
 8003ede:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003ee2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	699b      	ldr	r3, [r3, #24]
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	f000 80a1 	beq.w	8004030 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003eee:	4b34      	ldr	r3, [pc, #208]	@ (8003fc0 <HAL_RCC_OscConfig+0x470>)
 8003ef0:	689b      	ldr	r3, [r3, #8]
 8003ef2:	f003 030c 	and.w	r3, r3, #12
 8003ef6:	2b08      	cmp	r3, #8
 8003ef8:	d05c      	beq.n	8003fb4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	699b      	ldr	r3, [r3, #24]
 8003efe:	2b02      	cmp	r3, #2
 8003f00:	d141      	bne.n	8003f86 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f02:	4b31      	ldr	r3, [pc, #196]	@ (8003fc8 <HAL_RCC_OscConfig+0x478>)
 8003f04:	2200      	movs	r2, #0
 8003f06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f08:	f7fd ff16 	bl	8001d38 <HAL_GetTick>
 8003f0c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f0e:	e008      	b.n	8003f22 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f10:	f7fd ff12 	bl	8001d38 <HAL_GetTick>
 8003f14:	4602      	mov	r2, r0
 8003f16:	693b      	ldr	r3, [r7, #16]
 8003f18:	1ad3      	subs	r3, r2, r3
 8003f1a:	2b02      	cmp	r3, #2
 8003f1c:	d901      	bls.n	8003f22 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003f1e:	2303      	movs	r3, #3
 8003f20:	e087      	b.n	8004032 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f22:	4b27      	ldr	r3, [pc, #156]	@ (8003fc0 <HAL_RCC_OscConfig+0x470>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d1f0      	bne.n	8003f10 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	69da      	ldr	r2, [r3, #28]
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	6a1b      	ldr	r3, [r3, #32]
 8003f36:	431a      	orrs	r2, r3
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f3c:	019b      	lsls	r3, r3, #6
 8003f3e:	431a      	orrs	r2, r3
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f44:	085b      	lsrs	r3, r3, #1
 8003f46:	3b01      	subs	r3, #1
 8003f48:	041b      	lsls	r3, r3, #16
 8003f4a:	431a      	orrs	r2, r3
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f50:	061b      	lsls	r3, r3, #24
 8003f52:	491b      	ldr	r1, [pc, #108]	@ (8003fc0 <HAL_RCC_OscConfig+0x470>)
 8003f54:	4313      	orrs	r3, r2
 8003f56:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003f58:	4b1b      	ldr	r3, [pc, #108]	@ (8003fc8 <HAL_RCC_OscConfig+0x478>)
 8003f5a:	2201      	movs	r2, #1
 8003f5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f5e:	f7fd feeb 	bl	8001d38 <HAL_GetTick>
 8003f62:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f64:	e008      	b.n	8003f78 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f66:	f7fd fee7 	bl	8001d38 <HAL_GetTick>
 8003f6a:	4602      	mov	r2, r0
 8003f6c:	693b      	ldr	r3, [r7, #16]
 8003f6e:	1ad3      	subs	r3, r2, r3
 8003f70:	2b02      	cmp	r3, #2
 8003f72:	d901      	bls.n	8003f78 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003f74:	2303      	movs	r3, #3
 8003f76:	e05c      	b.n	8004032 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f78:	4b11      	ldr	r3, [pc, #68]	@ (8003fc0 <HAL_RCC_OscConfig+0x470>)
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d0f0      	beq.n	8003f66 <HAL_RCC_OscConfig+0x416>
 8003f84:	e054      	b.n	8004030 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f86:	4b10      	ldr	r3, [pc, #64]	@ (8003fc8 <HAL_RCC_OscConfig+0x478>)
 8003f88:	2200      	movs	r2, #0
 8003f8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f8c:	f7fd fed4 	bl	8001d38 <HAL_GetTick>
 8003f90:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f92:	e008      	b.n	8003fa6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f94:	f7fd fed0 	bl	8001d38 <HAL_GetTick>
 8003f98:	4602      	mov	r2, r0
 8003f9a:	693b      	ldr	r3, [r7, #16]
 8003f9c:	1ad3      	subs	r3, r2, r3
 8003f9e:	2b02      	cmp	r3, #2
 8003fa0:	d901      	bls.n	8003fa6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003fa2:	2303      	movs	r3, #3
 8003fa4:	e045      	b.n	8004032 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003fa6:	4b06      	ldr	r3, [pc, #24]	@ (8003fc0 <HAL_RCC_OscConfig+0x470>)
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d1f0      	bne.n	8003f94 <HAL_RCC_OscConfig+0x444>
 8003fb2:	e03d      	b.n	8004030 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	699b      	ldr	r3, [r3, #24]
 8003fb8:	2b01      	cmp	r3, #1
 8003fba:	d107      	bne.n	8003fcc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003fbc:	2301      	movs	r3, #1
 8003fbe:	e038      	b.n	8004032 <HAL_RCC_OscConfig+0x4e2>
 8003fc0:	40023800 	.word	0x40023800
 8003fc4:	40007000 	.word	0x40007000
 8003fc8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003fcc:	4b1b      	ldr	r3, [pc, #108]	@ (800403c <HAL_RCC_OscConfig+0x4ec>)
 8003fce:	685b      	ldr	r3, [r3, #4]
 8003fd0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	699b      	ldr	r3, [r3, #24]
 8003fd6:	2b01      	cmp	r3, #1
 8003fd8:	d028      	beq.n	800402c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003fe4:	429a      	cmp	r2, r3
 8003fe6:	d121      	bne.n	800402c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ff2:	429a      	cmp	r2, r3
 8003ff4:	d11a      	bne.n	800402c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003ff6:	68fa      	ldr	r2, [r7, #12]
 8003ff8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003ffc:	4013      	ands	r3, r2
 8003ffe:	687a      	ldr	r2, [r7, #4]
 8004000:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004002:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004004:	4293      	cmp	r3, r2
 8004006:	d111      	bne.n	800402c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004012:	085b      	lsrs	r3, r3, #1
 8004014:	3b01      	subs	r3, #1
 8004016:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004018:	429a      	cmp	r2, r3
 800401a:	d107      	bne.n	800402c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004026:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004028:	429a      	cmp	r2, r3
 800402a:	d001      	beq.n	8004030 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800402c:	2301      	movs	r3, #1
 800402e:	e000      	b.n	8004032 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004030:	2300      	movs	r3, #0
}
 8004032:	4618      	mov	r0, r3
 8004034:	3718      	adds	r7, #24
 8004036:	46bd      	mov	sp, r7
 8004038:	bd80      	pop	{r7, pc}
 800403a:	bf00      	nop
 800403c:	40023800 	.word	0x40023800

08004040 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004040:	b580      	push	{r7, lr}
 8004042:	b084      	sub	sp, #16
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]
 8004048:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	2b00      	cmp	r3, #0
 800404e:	d101      	bne.n	8004054 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004050:	2301      	movs	r3, #1
 8004052:	e0cc      	b.n	80041ee <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004054:	4b68      	ldr	r3, [pc, #416]	@ (80041f8 <HAL_RCC_ClockConfig+0x1b8>)
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f003 0307 	and.w	r3, r3, #7
 800405c:	683a      	ldr	r2, [r7, #0]
 800405e:	429a      	cmp	r2, r3
 8004060:	d90c      	bls.n	800407c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004062:	4b65      	ldr	r3, [pc, #404]	@ (80041f8 <HAL_RCC_ClockConfig+0x1b8>)
 8004064:	683a      	ldr	r2, [r7, #0]
 8004066:	b2d2      	uxtb	r2, r2
 8004068:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800406a:	4b63      	ldr	r3, [pc, #396]	@ (80041f8 <HAL_RCC_ClockConfig+0x1b8>)
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f003 0307 	and.w	r3, r3, #7
 8004072:	683a      	ldr	r2, [r7, #0]
 8004074:	429a      	cmp	r2, r3
 8004076:	d001      	beq.n	800407c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004078:	2301      	movs	r3, #1
 800407a:	e0b8      	b.n	80041ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f003 0302 	and.w	r3, r3, #2
 8004084:	2b00      	cmp	r3, #0
 8004086:	d020      	beq.n	80040ca <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f003 0304 	and.w	r3, r3, #4
 8004090:	2b00      	cmp	r3, #0
 8004092:	d005      	beq.n	80040a0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004094:	4b59      	ldr	r3, [pc, #356]	@ (80041fc <HAL_RCC_ClockConfig+0x1bc>)
 8004096:	689b      	ldr	r3, [r3, #8]
 8004098:	4a58      	ldr	r2, [pc, #352]	@ (80041fc <HAL_RCC_ClockConfig+0x1bc>)
 800409a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800409e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f003 0308 	and.w	r3, r3, #8
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d005      	beq.n	80040b8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80040ac:	4b53      	ldr	r3, [pc, #332]	@ (80041fc <HAL_RCC_ClockConfig+0x1bc>)
 80040ae:	689b      	ldr	r3, [r3, #8]
 80040b0:	4a52      	ldr	r2, [pc, #328]	@ (80041fc <HAL_RCC_ClockConfig+0x1bc>)
 80040b2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80040b6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80040b8:	4b50      	ldr	r3, [pc, #320]	@ (80041fc <HAL_RCC_ClockConfig+0x1bc>)
 80040ba:	689b      	ldr	r3, [r3, #8]
 80040bc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	689b      	ldr	r3, [r3, #8]
 80040c4:	494d      	ldr	r1, [pc, #308]	@ (80041fc <HAL_RCC_ClockConfig+0x1bc>)
 80040c6:	4313      	orrs	r3, r2
 80040c8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f003 0301 	and.w	r3, r3, #1
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d044      	beq.n	8004160 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	685b      	ldr	r3, [r3, #4]
 80040da:	2b01      	cmp	r3, #1
 80040dc:	d107      	bne.n	80040ee <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040de:	4b47      	ldr	r3, [pc, #284]	@ (80041fc <HAL_RCC_ClockConfig+0x1bc>)
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d119      	bne.n	800411e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80040ea:	2301      	movs	r3, #1
 80040ec:	e07f      	b.n	80041ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	685b      	ldr	r3, [r3, #4]
 80040f2:	2b02      	cmp	r3, #2
 80040f4:	d003      	beq.n	80040fe <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80040fa:	2b03      	cmp	r3, #3
 80040fc:	d107      	bne.n	800410e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80040fe:	4b3f      	ldr	r3, [pc, #252]	@ (80041fc <HAL_RCC_ClockConfig+0x1bc>)
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004106:	2b00      	cmp	r3, #0
 8004108:	d109      	bne.n	800411e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800410a:	2301      	movs	r3, #1
 800410c:	e06f      	b.n	80041ee <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800410e:	4b3b      	ldr	r3, [pc, #236]	@ (80041fc <HAL_RCC_ClockConfig+0x1bc>)
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f003 0302 	and.w	r3, r3, #2
 8004116:	2b00      	cmp	r3, #0
 8004118:	d101      	bne.n	800411e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800411a:	2301      	movs	r3, #1
 800411c:	e067      	b.n	80041ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800411e:	4b37      	ldr	r3, [pc, #220]	@ (80041fc <HAL_RCC_ClockConfig+0x1bc>)
 8004120:	689b      	ldr	r3, [r3, #8]
 8004122:	f023 0203 	bic.w	r2, r3, #3
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	685b      	ldr	r3, [r3, #4]
 800412a:	4934      	ldr	r1, [pc, #208]	@ (80041fc <HAL_RCC_ClockConfig+0x1bc>)
 800412c:	4313      	orrs	r3, r2
 800412e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004130:	f7fd fe02 	bl	8001d38 <HAL_GetTick>
 8004134:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004136:	e00a      	b.n	800414e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004138:	f7fd fdfe 	bl	8001d38 <HAL_GetTick>
 800413c:	4602      	mov	r2, r0
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	1ad3      	subs	r3, r2, r3
 8004142:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004146:	4293      	cmp	r3, r2
 8004148:	d901      	bls.n	800414e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800414a:	2303      	movs	r3, #3
 800414c:	e04f      	b.n	80041ee <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800414e:	4b2b      	ldr	r3, [pc, #172]	@ (80041fc <HAL_RCC_ClockConfig+0x1bc>)
 8004150:	689b      	ldr	r3, [r3, #8]
 8004152:	f003 020c 	and.w	r2, r3, #12
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	685b      	ldr	r3, [r3, #4]
 800415a:	009b      	lsls	r3, r3, #2
 800415c:	429a      	cmp	r2, r3
 800415e:	d1eb      	bne.n	8004138 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004160:	4b25      	ldr	r3, [pc, #148]	@ (80041f8 <HAL_RCC_ClockConfig+0x1b8>)
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	f003 0307 	and.w	r3, r3, #7
 8004168:	683a      	ldr	r2, [r7, #0]
 800416a:	429a      	cmp	r2, r3
 800416c:	d20c      	bcs.n	8004188 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800416e:	4b22      	ldr	r3, [pc, #136]	@ (80041f8 <HAL_RCC_ClockConfig+0x1b8>)
 8004170:	683a      	ldr	r2, [r7, #0]
 8004172:	b2d2      	uxtb	r2, r2
 8004174:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004176:	4b20      	ldr	r3, [pc, #128]	@ (80041f8 <HAL_RCC_ClockConfig+0x1b8>)
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	f003 0307 	and.w	r3, r3, #7
 800417e:	683a      	ldr	r2, [r7, #0]
 8004180:	429a      	cmp	r2, r3
 8004182:	d001      	beq.n	8004188 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004184:	2301      	movs	r3, #1
 8004186:	e032      	b.n	80041ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f003 0304 	and.w	r3, r3, #4
 8004190:	2b00      	cmp	r3, #0
 8004192:	d008      	beq.n	80041a6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004194:	4b19      	ldr	r3, [pc, #100]	@ (80041fc <HAL_RCC_ClockConfig+0x1bc>)
 8004196:	689b      	ldr	r3, [r3, #8]
 8004198:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	68db      	ldr	r3, [r3, #12]
 80041a0:	4916      	ldr	r1, [pc, #88]	@ (80041fc <HAL_RCC_ClockConfig+0x1bc>)
 80041a2:	4313      	orrs	r3, r2
 80041a4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f003 0308 	and.w	r3, r3, #8
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d009      	beq.n	80041c6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80041b2:	4b12      	ldr	r3, [pc, #72]	@ (80041fc <HAL_RCC_ClockConfig+0x1bc>)
 80041b4:	689b      	ldr	r3, [r3, #8]
 80041b6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	691b      	ldr	r3, [r3, #16]
 80041be:	00db      	lsls	r3, r3, #3
 80041c0:	490e      	ldr	r1, [pc, #56]	@ (80041fc <HAL_RCC_ClockConfig+0x1bc>)
 80041c2:	4313      	orrs	r3, r2
 80041c4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80041c6:	f000 f821 	bl	800420c <HAL_RCC_GetSysClockFreq>
 80041ca:	4602      	mov	r2, r0
 80041cc:	4b0b      	ldr	r3, [pc, #44]	@ (80041fc <HAL_RCC_ClockConfig+0x1bc>)
 80041ce:	689b      	ldr	r3, [r3, #8]
 80041d0:	091b      	lsrs	r3, r3, #4
 80041d2:	f003 030f 	and.w	r3, r3, #15
 80041d6:	490a      	ldr	r1, [pc, #40]	@ (8004200 <HAL_RCC_ClockConfig+0x1c0>)
 80041d8:	5ccb      	ldrb	r3, [r1, r3]
 80041da:	fa22 f303 	lsr.w	r3, r2, r3
 80041de:	4a09      	ldr	r2, [pc, #36]	@ (8004204 <HAL_RCC_ClockConfig+0x1c4>)
 80041e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80041e2:	4b09      	ldr	r3, [pc, #36]	@ (8004208 <HAL_RCC_ClockConfig+0x1c8>)
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	4618      	mov	r0, r3
 80041e8:	f7fd fd62 	bl	8001cb0 <HAL_InitTick>

  return HAL_OK;
 80041ec:	2300      	movs	r3, #0
}
 80041ee:	4618      	mov	r0, r3
 80041f0:	3710      	adds	r7, #16
 80041f2:	46bd      	mov	sp, r7
 80041f4:	bd80      	pop	{r7, pc}
 80041f6:	bf00      	nop
 80041f8:	40023c00 	.word	0x40023c00
 80041fc:	40023800 	.word	0x40023800
 8004200:	080069d4 	.word	0x080069d4
 8004204:	20000004 	.word	0x20000004
 8004208:	20000008 	.word	0x20000008

0800420c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800420c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004210:	b094      	sub	sp, #80	@ 0x50
 8004212:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004214:	2300      	movs	r3, #0
 8004216:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004218:	2300      	movs	r3, #0
 800421a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800421c:	2300      	movs	r3, #0
 800421e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004220:	2300      	movs	r3, #0
 8004222:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004224:	4b79      	ldr	r3, [pc, #484]	@ (800440c <HAL_RCC_GetSysClockFreq+0x200>)
 8004226:	689b      	ldr	r3, [r3, #8]
 8004228:	f003 030c 	and.w	r3, r3, #12
 800422c:	2b08      	cmp	r3, #8
 800422e:	d00d      	beq.n	800424c <HAL_RCC_GetSysClockFreq+0x40>
 8004230:	2b08      	cmp	r3, #8
 8004232:	f200 80e1 	bhi.w	80043f8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004236:	2b00      	cmp	r3, #0
 8004238:	d002      	beq.n	8004240 <HAL_RCC_GetSysClockFreq+0x34>
 800423a:	2b04      	cmp	r3, #4
 800423c:	d003      	beq.n	8004246 <HAL_RCC_GetSysClockFreq+0x3a>
 800423e:	e0db      	b.n	80043f8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004240:	4b73      	ldr	r3, [pc, #460]	@ (8004410 <HAL_RCC_GetSysClockFreq+0x204>)
 8004242:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004244:	e0db      	b.n	80043fe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004246:	4b73      	ldr	r3, [pc, #460]	@ (8004414 <HAL_RCC_GetSysClockFreq+0x208>)
 8004248:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800424a:	e0d8      	b.n	80043fe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800424c:	4b6f      	ldr	r3, [pc, #444]	@ (800440c <HAL_RCC_GetSysClockFreq+0x200>)
 800424e:	685b      	ldr	r3, [r3, #4]
 8004250:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004254:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004256:	4b6d      	ldr	r3, [pc, #436]	@ (800440c <HAL_RCC_GetSysClockFreq+0x200>)
 8004258:	685b      	ldr	r3, [r3, #4]
 800425a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800425e:	2b00      	cmp	r3, #0
 8004260:	d063      	beq.n	800432a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004262:	4b6a      	ldr	r3, [pc, #424]	@ (800440c <HAL_RCC_GetSysClockFreq+0x200>)
 8004264:	685b      	ldr	r3, [r3, #4]
 8004266:	099b      	lsrs	r3, r3, #6
 8004268:	2200      	movs	r2, #0
 800426a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800426c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800426e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004270:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004274:	633b      	str	r3, [r7, #48]	@ 0x30
 8004276:	2300      	movs	r3, #0
 8004278:	637b      	str	r3, [r7, #52]	@ 0x34
 800427a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800427e:	4622      	mov	r2, r4
 8004280:	462b      	mov	r3, r5
 8004282:	f04f 0000 	mov.w	r0, #0
 8004286:	f04f 0100 	mov.w	r1, #0
 800428a:	0159      	lsls	r1, r3, #5
 800428c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004290:	0150      	lsls	r0, r2, #5
 8004292:	4602      	mov	r2, r0
 8004294:	460b      	mov	r3, r1
 8004296:	4621      	mov	r1, r4
 8004298:	1a51      	subs	r1, r2, r1
 800429a:	6139      	str	r1, [r7, #16]
 800429c:	4629      	mov	r1, r5
 800429e:	eb63 0301 	sbc.w	r3, r3, r1
 80042a2:	617b      	str	r3, [r7, #20]
 80042a4:	f04f 0200 	mov.w	r2, #0
 80042a8:	f04f 0300 	mov.w	r3, #0
 80042ac:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80042b0:	4659      	mov	r1, fp
 80042b2:	018b      	lsls	r3, r1, #6
 80042b4:	4651      	mov	r1, sl
 80042b6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80042ba:	4651      	mov	r1, sl
 80042bc:	018a      	lsls	r2, r1, #6
 80042be:	4651      	mov	r1, sl
 80042c0:	ebb2 0801 	subs.w	r8, r2, r1
 80042c4:	4659      	mov	r1, fp
 80042c6:	eb63 0901 	sbc.w	r9, r3, r1
 80042ca:	f04f 0200 	mov.w	r2, #0
 80042ce:	f04f 0300 	mov.w	r3, #0
 80042d2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80042d6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80042da:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80042de:	4690      	mov	r8, r2
 80042e0:	4699      	mov	r9, r3
 80042e2:	4623      	mov	r3, r4
 80042e4:	eb18 0303 	adds.w	r3, r8, r3
 80042e8:	60bb      	str	r3, [r7, #8]
 80042ea:	462b      	mov	r3, r5
 80042ec:	eb49 0303 	adc.w	r3, r9, r3
 80042f0:	60fb      	str	r3, [r7, #12]
 80042f2:	f04f 0200 	mov.w	r2, #0
 80042f6:	f04f 0300 	mov.w	r3, #0
 80042fa:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80042fe:	4629      	mov	r1, r5
 8004300:	024b      	lsls	r3, r1, #9
 8004302:	4621      	mov	r1, r4
 8004304:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004308:	4621      	mov	r1, r4
 800430a:	024a      	lsls	r2, r1, #9
 800430c:	4610      	mov	r0, r2
 800430e:	4619      	mov	r1, r3
 8004310:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004312:	2200      	movs	r2, #0
 8004314:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004316:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004318:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800431c:	f7fb ffb0 	bl	8000280 <__aeabi_uldivmod>
 8004320:	4602      	mov	r2, r0
 8004322:	460b      	mov	r3, r1
 8004324:	4613      	mov	r3, r2
 8004326:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004328:	e058      	b.n	80043dc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800432a:	4b38      	ldr	r3, [pc, #224]	@ (800440c <HAL_RCC_GetSysClockFreq+0x200>)
 800432c:	685b      	ldr	r3, [r3, #4]
 800432e:	099b      	lsrs	r3, r3, #6
 8004330:	2200      	movs	r2, #0
 8004332:	4618      	mov	r0, r3
 8004334:	4611      	mov	r1, r2
 8004336:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800433a:	623b      	str	r3, [r7, #32]
 800433c:	2300      	movs	r3, #0
 800433e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004340:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004344:	4642      	mov	r2, r8
 8004346:	464b      	mov	r3, r9
 8004348:	f04f 0000 	mov.w	r0, #0
 800434c:	f04f 0100 	mov.w	r1, #0
 8004350:	0159      	lsls	r1, r3, #5
 8004352:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004356:	0150      	lsls	r0, r2, #5
 8004358:	4602      	mov	r2, r0
 800435a:	460b      	mov	r3, r1
 800435c:	4641      	mov	r1, r8
 800435e:	ebb2 0a01 	subs.w	sl, r2, r1
 8004362:	4649      	mov	r1, r9
 8004364:	eb63 0b01 	sbc.w	fp, r3, r1
 8004368:	f04f 0200 	mov.w	r2, #0
 800436c:	f04f 0300 	mov.w	r3, #0
 8004370:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004374:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004378:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800437c:	ebb2 040a 	subs.w	r4, r2, sl
 8004380:	eb63 050b 	sbc.w	r5, r3, fp
 8004384:	f04f 0200 	mov.w	r2, #0
 8004388:	f04f 0300 	mov.w	r3, #0
 800438c:	00eb      	lsls	r3, r5, #3
 800438e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004392:	00e2      	lsls	r2, r4, #3
 8004394:	4614      	mov	r4, r2
 8004396:	461d      	mov	r5, r3
 8004398:	4643      	mov	r3, r8
 800439a:	18e3      	adds	r3, r4, r3
 800439c:	603b      	str	r3, [r7, #0]
 800439e:	464b      	mov	r3, r9
 80043a0:	eb45 0303 	adc.w	r3, r5, r3
 80043a4:	607b      	str	r3, [r7, #4]
 80043a6:	f04f 0200 	mov.w	r2, #0
 80043aa:	f04f 0300 	mov.w	r3, #0
 80043ae:	e9d7 4500 	ldrd	r4, r5, [r7]
 80043b2:	4629      	mov	r1, r5
 80043b4:	028b      	lsls	r3, r1, #10
 80043b6:	4621      	mov	r1, r4
 80043b8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80043bc:	4621      	mov	r1, r4
 80043be:	028a      	lsls	r2, r1, #10
 80043c0:	4610      	mov	r0, r2
 80043c2:	4619      	mov	r1, r3
 80043c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80043c6:	2200      	movs	r2, #0
 80043c8:	61bb      	str	r3, [r7, #24]
 80043ca:	61fa      	str	r2, [r7, #28]
 80043cc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80043d0:	f7fb ff56 	bl	8000280 <__aeabi_uldivmod>
 80043d4:	4602      	mov	r2, r0
 80043d6:	460b      	mov	r3, r1
 80043d8:	4613      	mov	r3, r2
 80043da:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80043dc:	4b0b      	ldr	r3, [pc, #44]	@ (800440c <HAL_RCC_GetSysClockFreq+0x200>)
 80043de:	685b      	ldr	r3, [r3, #4]
 80043e0:	0c1b      	lsrs	r3, r3, #16
 80043e2:	f003 0303 	and.w	r3, r3, #3
 80043e6:	3301      	adds	r3, #1
 80043e8:	005b      	lsls	r3, r3, #1
 80043ea:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80043ec:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80043ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80043f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80043f4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80043f6:	e002      	b.n	80043fe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80043f8:	4b05      	ldr	r3, [pc, #20]	@ (8004410 <HAL_RCC_GetSysClockFreq+0x204>)
 80043fa:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80043fc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80043fe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004400:	4618      	mov	r0, r3
 8004402:	3750      	adds	r7, #80	@ 0x50
 8004404:	46bd      	mov	sp, r7
 8004406:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800440a:	bf00      	nop
 800440c:	40023800 	.word	0x40023800
 8004410:	00f42400 	.word	0x00f42400
 8004414:	007a1200 	.word	0x007a1200

08004418 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004418:	b480      	push	{r7}
 800441a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800441c:	4b03      	ldr	r3, [pc, #12]	@ (800442c <HAL_RCC_GetHCLKFreq+0x14>)
 800441e:	681b      	ldr	r3, [r3, #0]
}
 8004420:	4618      	mov	r0, r3
 8004422:	46bd      	mov	sp, r7
 8004424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004428:	4770      	bx	lr
 800442a:	bf00      	nop
 800442c:	20000004 	.word	0x20000004

08004430 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004430:	b580      	push	{r7, lr}
 8004432:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004434:	f7ff fff0 	bl	8004418 <HAL_RCC_GetHCLKFreq>
 8004438:	4602      	mov	r2, r0
 800443a:	4b05      	ldr	r3, [pc, #20]	@ (8004450 <HAL_RCC_GetPCLK1Freq+0x20>)
 800443c:	689b      	ldr	r3, [r3, #8]
 800443e:	0a9b      	lsrs	r3, r3, #10
 8004440:	f003 0307 	and.w	r3, r3, #7
 8004444:	4903      	ldr	r1, [pc, #12]	@ (8004454 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004446:	5ccb      	ldrb	r3, [r1, r3]
 8004448:	fa22 f303 	lsr.w	r3, r2, r3
}
 800444c:	4618      	mov	r0, r3
 800444e:	bd80      	pop	{r7, pc}
 8004450:	40023800 	.word	0x40023800
 8004454:	080069e4 	.word	0x080069e4

08004458 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004458:	b580      	push	{r7, lr}
 800445a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800445c:	f7ff ffdc 	bl	8004418 <HAL_RCC_GetHCLKFreq>
 8004460:	4602      	mov	r2, r0
 8004462:	4b05      	ldr	r3, [pc, #20]	@ (8004478 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004464:	689b      	ldr	r3, [r3, #8]
 8004466:	0b5b      	lsrs	r3, r3, #13
 8004468:	f003 0307 	and.w	r3, r3, #7
 800446c:	4903      	ldr	r1, [pc, #12]	@ (800447c <HAL_RCC_GetPCLK2Freq+0x24>)
 800446e:	5ccb      	ldrb	r3, [r1, r3]
 8004470:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004474:	4618      	mov	r0, r3
 8004476:	bd80      	pop	{r7, pc}
 8004478:	40023800 	.word	0x40023800
 800447c:	080069e4 	.word	0x080069e4

08004480 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004480:	b580      	push	{r7, lr}
 8004482:	b082      	sub	sp, #8
 8004484:	af00      	add	r7, sp, #0
 8004486:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d101      	bne.n	8004492 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800448e:	2301      	movs	r3, #1
 8004490:	e041      	b.n	8004516 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004498:	b2db      	uxtb	r3, r3
 800449a:	2b00      	cmp	r3, #0
 800449c:	d106      	bne.n	80044ac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	2200      	movs	r2, #0
 80044a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80044a6:	6878      	ldr	r0, [r7, #4]
 80044a8:	f7fd f9d0 	bl	800184c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	2202      	movs	r2, #2
 80044b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681a      	ldr	r2, [r3, #0]
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	3304      	adds	r3, #4
 80044bc:	4619      	mov	r1, r3
 80044be:	4610      	mov	r0, r2
 80044c0:	f000 fc32 	bl	8004d28 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2201      	movs	r2, #1
 80044c8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2201      	movs	r2, #1
 80044d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2201      	movs	r2, #1
 80044d8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	2201      	movs	r2, #1
 80044e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	2201      	movs	r2, #1
 80044e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2201      	movs	r2, #1
 80044f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	2201      	movs	r2, #1
 80044f8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	2201      	movs	r2, #1
 8004500:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	2201      	movs	r2, #1
 8004508:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2201      	movs	r2, #1
 8004510:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004514:	2300      	movs	r3, #0
}
 8004516:	4618      	mov	r0, r3
 8004518:	3708      	adds	r7, #8
 800451a:	46bd      	mov	sp, r7
 800451c:	bd80      	pop	{r7, pc}
	...

08004520 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004520:	b480      	push	{r7}
 8004522:	b085      	sub	sp, #20
 8004524:	af00      	add	r7, sp, #0
 8004526:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800452e:	b2db      	uxtb	r3, r3
 8004530:	2b01      	cmp	r3, #1
 8004532:	d001      	beq.n	8004538 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004534:	2301      	movs	r3, #1
 8004536:	e044      	b.n	80045c2 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2202      	movs	r2, #2
 800453c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	68da      	ldr	r2, [r3, #12]
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f042 0201 	orr.w	r2, r2, #1
 800454e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	4a1e      	ldr	r2, [pc, #120]	@ (80045d0 <HAL_TIM_Base_Start_IT+0xb0>)
 8004556:	4293      	cmp	r3, r2
 8004558:	d018      	beq.n	800458c <HAL_TIM_Base_Start_IT+0x6c>
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004562:	d013      	beq.n	800458c <HAL_TIM_Base_Start_IT+0x6c>
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	4a1a      	ldr	r2, [pc, #104]	@ (80045d4 <HAL_TIM_Base_Start_IT+0xb4>)
 800456a:	4293      	cmp	r3, r2
 800456c:	d00e      	beq.n	800458c <HAL_TIM_Base_Start_IT+0x6c>
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	4a19      	ldr	r2, [pc, #100]	@ (80045d8 <HAL_TIM_Base_Start_IT+0xb8>)
 8004574:	4293      	cmp	r3, r2
 8004576:	d009      	beq.n	800458c <HAL_TIM_Base_Start_IT+0x6c>
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	4a17      	ldr	r2, [pc, #92]	@ (80045dc <HAL_TIM_Base_Start_IT+0xbc>)
 800457e:	4293      	cmp	r3, r2
 8004580:	d004      	beq.n	800458c <HAL_TIM_Base_Start_IT+0x6c>
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	4a16      	ldr	r2, [pc, #88]	@ (80045e0 <HAL_TIM_Base_Start_IT+0xc0>)
 8004588:	4293      	cmp	r3, r2
 800458a:	d111      	bne.n	80045b0 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	689b      	ldr	r3, [r3, #8]
 8004592:	f003 0307 	and.w	r3, r3, #7
 8004596:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	2b06      	cmp	r3, #6
 800459c:	d010      	beq.n	80045c0 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	681a      	ldr	r2, [r3, #0]
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f042 0201 	orr.w	r2, r2, #1
 80045ac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045ae:	e007      	b.n	80045c0 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	681a      	ldr	r2, [r3, #0]
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f042 0201 	orr.w	r2, r2, #1
 80045be:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80045c0:	2300      	movs	r3, #0
}
 80045c2:	4618      	mov	r0, r3
 80045c4:	3714      	adds	r7, #20
 80045c6:	46bd      	mov	sp, r7
 80045c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045cc:	4770      	bx	lr
 80045ce:	bf00      	nop
 80045d0:	40010000 	.word	0x40010000
 80045d4:	40000400 	.word	0x40000400
 80045d8:	40000800 	.word	0x40000800
 80045dc:	40000c00 	.word	0x40000c00
 80045e0:	40014000 	.word	0x40014000

080045e4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	b082      	sub	sp, #8
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d101      	bne.n	80045f6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80045f2:	2301      	movs	r3, #1
 80045f4:	e041      	b.n	800467a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80045fc:	b2db      	uxtb	r3, r3
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d106      	bne.n	8004610 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	2200      	movs	r2, #0
 8004606:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800460a:	6878      	ldr	r0, [r7, #4]
 800460c:	f7fd f944 	bl	8001898 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2202      	movs	r2, #2
 8004614:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681a      	ldr	r2, [r3, #0]
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	3304      	adds	r3, #4
 8004620:	4619      	mov	r1, r3
 8004622:	4610      	mov	r0, r2
 8004624:	f000 fb80 	bl	8004d28 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2201      	movs	r2, #1
 800462c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2201      	movs	r2, #1
 8004634:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2201      	movs	r2, #1
 800463c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2201      	movs	r2, #1
 8004644:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	2201      	movs	r2, #1
 800464c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2201      	movs	r2, #1
 8004654:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	2201      	movs	r2, #1
 800465c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2201      	movs	r2, #1
 8004664:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	2201      	movs	r2, #1
 800466c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2201      	movs	r2, #1
 8004674:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004678:	2300      	movs	r3, #0
}
 800467a:	4618      	mov	r0, r3
 800467c:	3708      	adds	r7, #8
 800467e:	46bd      	mov	sp, r7
 8004680:	bd80      	pop	{r7, pc}
	...

08004684 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004684:	b580      	push	{r7, lr}
 8004686:	b084      	sub	sp, #16
 8004688:	af00      	add	r7, sp, #0
 800468a:	6078      	str	r0, [r7, #4]
 800468c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800468e:	683b      	ldr	r3, [r7, #0]
 8004690:	2b00      	cmp	r3, #0
 8004692:	d109      	bne.n	80046a8 <HAL_TIM_PWM_Start+0x24>
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800469a:	b2db      	uxtb	r3, r3
 800469c:	2b01      	cmp	r3, #1
 800469e:	bf14      	ite	ne
 80046a0:	2301      	movne	r3, #1
 80046a2:	2300      	moveq	r3, #0
 80046a4:	b2db      	uxtb	r3, r3
 80046a6:	e022      	b.n	80046ee <HAL_TIM_PWM_Start+0x6a>
 80046a8:	683b      	ldr	r3, [r7, #0]
 80046aa:	2b04      	cmp	r3, #4
 80046ac:	d109      	bne.n	80046c2 <HAL_TIM_PWM_Start+0x3e>
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80046b4:	b2db      	uxtb	r3, r3
 80046b6:	2b01      	cmp	r3, #1
 80046b8:	bf14      	ite	ne
 80046ba:	2301      	movne	r3, #1
 80046bc:	2300      	moveq	r3, #0
 80046be:	b2db      	uxtb	r3, r3
 80046c0:	e015      	b.n	80046ee <HAL_TIM_PWM_Start+0x6a>
 80046c2:	683b      	ldr	r3, [r7, #0]
 80046c4:	2b08      	cmp	r3, #8
 80046c6:	d109      	bne.n	80046dc <HAL_TIM_PWM_Start+0x58>
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80046ce:	b2db      	uxtb	r3, r3
 80046d0:	2b01      	cmp	r3, #1
 80046d2:	bf14      	ite	ne
 80046d4:	2301      	movne	r3, #1
 80046d6:	2300      	moveq	r3, #0
 80046d8:	b2db      	uxtb	r3, r3
 80046da:	e008      	b.n	80046ee <HAL_TIM_PWM_Start+0x6a>
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80046e2:	b2db      	uxtb	r3, r3
 80046e4:	2b01      	cmp	r3, #1
 80046e6:	bf14      	ite	ne
 80046e8:	2301      	movne	r3, #1
 80046ea:	2300      	moveq	r3, #0
 80046ec:	b2db      	uxtb	r3, r3
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d001      	beq.n	80046f6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80046f2:	2301      	movs	r3, #1
 80046f4:	e068      	b.n	80047c8 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80046f6:	683b      	ldr	r3, [r7, #0]
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d104      	bne.n	8004706 <HAL_TIM_PWM_Start+0x82>
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2202      	movs	r2, #2
 8004700:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004704:	e013      	b.n	800472e <HAL_TIM_PWM_Start+0xaa>
 8004706:	683b      	ldr	r3, [r7, #0]
 8004708:	2b04      	cmp	r3, #4
 800470a:	d104      	bne.n	8004716 <HAL_TIM_PWM_Start+0x92>
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2202      	movs	r2, #2
 8004710:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004714:	e00b      	b.n	800472e <HAL_TIM_PWM_Start+0xaa>
 8004716:	683b      	ldr	r3, [r7, #0]
 8004718:	2b08      	cmp	r3, #8
 800471a:	d104      	bne.n	8004726 <HAL_TIM_PWM_Start+0xa2>
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	2202      	movs	r2, #2
 8004720:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004724:	e003      	b.n	800472e <HAL_TIM_PWM_Start+0xaa>
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	2202      	movs	r2, #2
 800472a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	2201      	movs	r2, #1
 8004734:	6839      	ldr	r1, [r7, #0]
 8004736:	4618      	mov	r0, r3
 8004738:	f000 fda2 	bl	8005280 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	4a23      	ldr	r2, [pc, #140]	@ (80047d0 <HAL_TIM_PWM_Start+0x14c>)
 8004742:	4293      	cmp	r3, r2
 8004744:	d107      	bne.n	8004756 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004754:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	4a1d      	ldr	r2, [pc, #116]	@ (80047d0 <HAL_TIM_PWM_Start+0x14c>)
 800475c:	4293      	cmp	r3, r2
 800475e:	d018      	beq.n	8004792 <HAL_TIM_PWM_Start+0x10e>
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004768:	d013      	beq.n	8004792 <HAL_TIM_PWM_Start+0x10e>
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	4a19      	ldr	r2, [pc, #100]	@ (80047d4 <HAL_TIM_PWM_Start+0x150>)
 8004770:	4293      	cmp	r3, r2
 8004772:	d00e      	beq.n	8004792 <HAL_TIM_PWM_Start+0x10e>
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	4a17      	ldr	r2, [pc, #92]	@ (80047d8 <HAL_TIM_PWM_Start+0x154>)
 800477a:	4293      	cmp	r3, r2
 800477c:	d009      	beq.n	8004792 <HAL_TIM_PWM_Start+0x10e>
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	4a16      	ldr	r2, [pc, #88]	@ (80047dc <HAL_TIM_PWM_Start+0x158>)
 8004784:	4293      	cmp	r3, r2
 8004786:	d004      	beq.n	8004792 <HAL_TIM_PWM_Start+0x10e>
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	4a14      	ldr	r2, [pc, #80]	@ (80047e0 <HAL_TIM_PWM_Start+0x15c>)
 800478e:	4293      	cmp	r3, r2
 8004790:	d111      	bne.n	80047b6 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	689b      	ldr	r3, [r3, #8]
 8004798:	f003 0307 	and.w	r3, r3, #7
 800479c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	2b06      	cmp	r3, #6
 80047a2:	d010      	beq.n	80047c6 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	681a      	ldr	r2, [r3, #0]
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f042 0201 	orr.w	r2, r2, #1
 80047b2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047b4:	e007      	b.n	80047c6 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	681a      	ldr	r2, [r3, #0]
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f042 0201 	orr.w	r2, r2, #1
 80047c4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80047c6:	2300      	movs	r3, #0
}
 80047c8:	4618      	mov	r0, r3
 80047ca:	3710      	adds	r7, #16
 80047cc:	46bd      	mov	sp, r7
 80047ce:	bd80      	pop	{r7, pc}
 80047d0:	40010000 	.word	0x40010000
 80047d4:	40000400 	.word	0x40000400
 80047d8:	40000800 	.word	0x40000800
 80047dc:	40000c00 	.word	0x40000c00
 80047e0:	40014000 	.word	0x40014000

080047e4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80047e4:	b580      	push	{r7, lr}
 80047e6:	b084      	sub	sp, #16
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	68db      	ldr	r3, [r3, #12]
 80047f2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	691b      	ldr	r3, [r3, #16]
 80047fa:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80047fc:	68bb      	ldr	r3, [r7, #8]
 80047fe:	f003 0302 	and.w	r3, r3, #2
 8004802:	2b00      	cmp	r3, #0
 8004804:	d020      	beq.n	8004848 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	f003 0302 	and.w	r3, r3, #2
 800480c:	2b00      	cmp	r3, #0
 800480e:	d01b      	beq.n	8004848 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f06f 0202 	mvn.w	r2, #2
 8004818:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	2201      	movs	r2, #1
 800481e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	699b      	ldr	r3, [r3, #24]
 8004826:	f003 0303 	and.w	r3, r3, #3
 800482a:	2b00      	cmp	r3, #0
 800482c:	d003      	beq.n	8004836 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800482e:	6878      	ldr	r0, [r7, #4]
 8004830:	f000 fa5b 	bl	8004cea <HAL_TIM_IC_CaptureCallback>
 8004834:	e005      	b.n	8004842 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004836:	6878      	ldr	r0, [r7, #4]
 8004838:	f000 fa4d 	bl	8004cd6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800483c:	6878      	ldr	r0, [r7, #4]
 800483e:	f000 fa5e 	bl	8004cfe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	2200      	movs	r2, #0
 8004846:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004848:	68bb      	ldr	r3, [r7, #8]
 800484a:	f003 0304 	and.w	r3, r3, #4
 800484e:	2b00      	cmp	r3, #0
 8004850:	d020      	beq.n	8004894 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	f003 0304 	and.w	r3, r3, #4
 8004858:	2b00      	cmp	r3, #0
 800485a:	d01b      	beq.n	8004894 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	f06f 0204 	mvn.w	r2, #4
 8004864:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	2202      	movs	r2, #2
 800486a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	699b      	ldr	r3, [r3, #24]
 8004872:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004876:	2b00      	cmp	r3, #0
 8004878:	d003      	beq.n	8004882 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800487a:	6878      	ldr	r0, [r7, #4]
 800487c:	f000 fa35 	bl	8004cea <HAL_TIM_IC_CaptureCallback>
 8004880:	e005      	b.n	800488e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004882:	6878      	ldr	r0, [r7, #4]
 8004884:	f000 fa27 	bl	8004cd6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004888:	6878      	ldr	r0, [r7, #4]
 800488a:	f000 fa38 	bl	8004cfe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	2200      	movs	r2, #0
 8004892:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004894:	68bb      	ldr	r3, [r7, #8]
 8004896:	f003 0308 	and.w	r3, r3, #8
 800489a:	2b00      	cmp	r3, #0
 800489c:	d020      	beq.n	80048e0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	f003 0308 	and.w	r3, r3, #8
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d01b      	beq.n	80048e0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f06f 0208 	mvn.w	r2, #8
 80048b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	2204      	movs	r2, #4
 80048b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	69db      	ldr	r3, [r3, #28]
 80048be:	f003 0303 	and.w	r3, r3, #3
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d003      	beq.n	80048ce <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80048c6:	6878      	ldr	r0, [r7, #4]
 80048c8:	f000 fa0f 	bl	8004cea <HAL_TIM_IC_CaptureCallback>
 80048cc:	e005      	b.n	80048da <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80048ce:	6878      	ldr	r0, [r7, #4]
 80048d0:	f000 fa01 	bl	8004cd6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048d4:	6878      	ldr	r0, [r7, #4]
 80048d6:	f000 fa12 	bl	8004cfe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	2200      	movs	r2, #0
 80048de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80048e0:	68bb      	ldr	r3, [r7, #8]
 80048e2:	f003 0310 	and.w	r3, r3, #16
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d020      	beq.n	800492c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	f003 0310 	and.w	r3, r3, #16
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d01b      	beq.n	800492c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f06f 0210 	mvn.w	r2, #16
 80048fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	2208      	movs	r2, #8
 8004902:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	69db      	ldr	r3, [r3, #28]
 800490a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800490e:	2b00      	cmp	r3, #0
 8004910:	d003      	beq.n	800491a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004912:	6878      	ldr	r0, [r7, #4]
 8004914:	f000 f9e9 	bl	8004cea <HAL_TIM_IC_CaptureCallback>
 8004918:	e005      	b.n	8004926 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800491a:	6878      	ldr	r0, [r7, #4]
 800491c:	f000 f9db 	bl	8004cd6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004920:	6878      	ldr	r0, [r7, #4]
 8004922:	f000 f9ec 	bl	8004cfe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	2200      	movs	r2, #0
 800492a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800492c:	68bb      	ldr	r3, [r7, #8]
 800492e:	f003 0301 	and.w	r3, r3, #1
 8004932:	2b00      	cmp	r3, #0
 8004934:	d00c      	beq.n	8004950 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	f003 0301 	and.w	r3, r3, #1
 800493c:	2b00      	cmp	r3, #0
 800493e:	d007      	beq.n	8004950 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f06f 0201 	mvn.w	r2, #1
 8004948:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800494a:	6878      	ldr	r0, [r7, #4]
 800494c:	f7fc f9b8 	bl	8000cc0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004950:	68bb      	ldr	r3, [r7, #8]
 8004952:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004956:	2b00      	cmp	r3, #0
 8004958:	d00c      	beq.n	8004974 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004960:	2b00      	cmp	r3, #0
 8004962:	d007      	beq.n	8004974 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800496c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800496e:	6878      	ldr	r0, [r7, #4]
 8004970:	f000 fd24 	bl	80053bc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004974:	68bb      	ldr	r3, [r7, #8]
 8004976:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800497a:	2b00      	cmp	r3, #0
 800497c:	d00c      	beq.n	8004998 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004984:	2b00      	cmp	r3, #0
 8004986:	d007      	beq.n	8004998 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004990:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004992:	6878      	ldr	r0, [r7, #4]
 8004994:	f000 f9bd 	bl	8004d12 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004998:	68bb      	ldr	r3, [r7, #8]
 800499a:	f003 0320 	and.w	r3, r3, #32
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d00c      	beq.n	80049bc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	f003 0320 	and.w	r3, r3, #32
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d007      	beq.n	80049bc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f06f 0220 	mvn.w	r2, #32
 80049b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80049b6:	6878      	ldr	r0, [r7, #4]
 80049b8:	f000 fcf6 	bl	80053a8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80049bc:	bf00      	nop
 80049be:	3710      	adds	r7, #16
 80049c0:	46bd      	mov	sp, r7
 80049c2:	bd80      	pop	{r7, pc}

080049c4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80049c4:	b580      	push	{r7, lr}
 80049c6:	b086      	sub	sp, #24
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	60f8      	str	r0, [r7, #12]
 80049cc:	60b9      	str	r1, [r7, #8]
 80049ce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80049d0:	2300      	movs	r3, #0
 80049d2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80049da:	2b01      	cmp	r3, #1
 80049dc:	d101      	bne.n	80049e2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80049de:	2302      	movs	r3, #2
 80049e0:	e0ae      	b.n	8004b40 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	2201      	movs	r2, #1
 80049e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	2b0c      	cmp	r3, #12
 80049ee:	f200 809f 	bhi.w	8004b30 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80049f2:	a201      	add	r2, pc, #4	@ (adr r2, 80049f8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80049f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049f8:	08004a2d 	.word	0x08004a2d
 80049fc:	08004b31 	.word	0x08004b31
 8004a00:	08004b31 	.word	0x08004b31
 8004a04:	08004b31 	.word	0x08004b31
 8004a08:	08004a6d 	.word	0x08004a6d
 8004a0c:	08004b31 	.word	0x08004b31
 8004a10:	08004b31 	.word	0x08004b31
 8004a14:	08004b31 	.word	0x08004b31
 8004a18:	08004aaf 	.word	0x08004aaf
 8004a1c:	08004b31 	.word	0x08004b31
 8004a20:	08004b31 	.word	0x08004b31
 8004a24:	08004b31 	.word	0x08004b31
 8004a28:	08004aef 	.word	0x08004aef
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	68b9      	ldr	r1, [r7, #8]
 8004a32:	4618      	mov	r0, r3
 8004a34:	f000 f9fe 	bl	8004e34 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	699a      	ldr	r2, [r3, #24]
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f042 0208 	orr.w	r2, r2, #8
 8004a46:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	699a      	ldr	r2, [r3, #24]
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f022 0204 	bic.w	r2, r2, #4
 8004a56:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	6999      	ldr	r1, [r3, #24]
 8004a5e:	68bb      	ldr	r3, [r7, #8]
 8004a60:	691a      	ldr	r2, [r3, #16]
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	430a      	orrs	r2, r1
 8004a68:	619a      	str	r2, [r3, #24]
      break;
 8004a6a:	e064      	b.n	8004b36 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	68b9      	ldr	r1, [r7, #8]
 8004a72:	4618      	mov	r0, r3
 8004a74:	f000 fa44 	bl	8004f00 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	699a      	ldr	r2, [r3, #24]
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004a86:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	699a      	ldr	r2, [r3, #24]
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004a96:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	6999      	ldr	r1, [r3, #24]
 8004a9e:	68bb      	ldr	r3, [r7, #8]
 8004aa0:	691b      	ldr	r3, [r3, #16]
 8004aa2:	021a      	lsls	r2, r3, #8
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	430a      	orrs	r2, r1
 8004aaa:	619a      	str	r2, [r3, #24]
      break;
 8004aac:	e043      	b.n	8004b36 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	68b9      	ldr	r1, [r7, #8]
 8004ab4:	4618      	mov	r0, r3
 8004ab6:	f000 fa8f 	bl	8004fd8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	69da      	ldr	r2, [r3, #28]
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	f042 0208 	orr.w	r2, r2, #8
 8004ac8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	69da      	ldr	r2, [r3, #28]
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f022 0204 	bic.w	r2, r2, #4
 8004ad8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	69d9      	ldr	r1, [r3, #28]
 8004ae0:	68bb      	ldr	r3, [r7, #8]
 8004ae2:	691a      	ldr	r2, [r3, #16]
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	430a      	orrs	r2, r1
 8004aea:	61da      	str	r2, [r3, #28]
      break;
 8004aec:	e023      	b.n	8004b36 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	68b9      	ldr	r1, [r7, #8]
 8004af4:	4618      	mov	r0, r3
 8004af6:	f000 fad9 	bl	80050ac <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	69da      	ldr	r2, [r3, #28]
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004b08:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	69da      	ldr	r2, [r3, #28]
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004b18:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	69d9      	ldr	r1, [r3, #28]
 8004b20:	68bb      	ldr	r3, [r7, #8]
 8004b22:	691b      	ldr	r3, [r3, #16]
 8004b24:	021a      	lsls	r2, r3, #8
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	430a      	orrs	r2, r1
 8004b2c:	61da      	str	r2, [r3, #28]
      break;
 8004b2e:	e002      	b.n	8004b36 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004b30:	2301      	movs	r3, #1
 8004b32:	75fb      	strb	r3, [r7, #23]
      break;
 8004b34:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	2200      	movs	r2, #0
 8004b3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004b3e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004b40:	4618      	mov	r0, r3
 8004b42:	3718      	adds	r7, #24
 8004b44:	46bd      	mov	sp, r7
 8004b46:	bd80      	pop	{r7, pc}

08004b48 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004b48:	b580      	push	{r7, lr}
 8004b4a:	b084      	sub	sp, #16
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	6078      	str	r0, [r7, #4]
 8004b50:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004b52:	2300      	movs	r3, #0
 8004b54:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004b5c:	2b01      	cmp	r3, #1
 8004b5e:	d101      	bne.n	8004b64 <HAL_TIM_ConfigClockSource+0x1c>
 8004b60:	2302      	movs	r3, #2
 8004b62:	e0b4      	b.n	8004cce <HAL_TIM_ConfigClockSource+0x186>
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2201      	movs	r2, #1
 8004b68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2202      	movs	r2, #2
 8004b70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	689b      	ldr	r3, [r3, #8]
 8004b7a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004b7c:	68bb      	ldr	r3, [r7, #8]
 8004b7e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004b82:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004b84:	68bb      	ldr	r3, [r7, #8]
 8004b86:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004b8a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	68ba      	ldr	r2, [r7, #8]
 8004b92:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004b94:	683b      	ldr	r3, [r7, #0]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004b9c:	d03e      	beq.n	8004c1c <HAL_TIM_ConfigClockSource+0xd4>
 8004b9e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004ba2:	f200 8087 	bhi.w	8004cb4 <HAL_TIM_ConfigClockSource+0x16c>
 8004ba6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004baa:	f000 8086 	beq.w	8004cba <HAL_TIM_ConfigClockSource+0x172>
 8004bae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004bb2:	d87f      	bhi.n	8004cb4 <HAL_TIM_ConfigClockSource+0x16c>
 8004bb4:	2b70      	cmp	r3, #112	@ 0x70
 8004bb6:	d01a      	beq.n	8004bee <HAL_TIM_ConfigClockSource+0xa6>
 8004bb8:	2b70      	cmp	r3, #112	@ 0x70
 8004bba:	d87b      	bhi.n	8004cb4 <HAL_TIM_ConfigClockSource+0x16c>
 8004bbc:	2b60      	cmp	r3, #96	@ 0x60
 8004bbe:	d050      	beq.n	8004c62 <HAL_TIM_ConfigClockSource+0x11a>
 8004bc0:	2b60      	cmp	r3, #96	@ 0x60
 8004bc2:	d877      	bhi.n	8004cb4 <HAL_TIM_ConfigClockSource+0x16c>
 8004bc4:	2b50      	cmp	r3, #80	@ 0x50
 8004bc6:	d03c      	beq.n	8004c42 <HAL_TIM_ConfigClockSource+0xfa>
 8004bc8:	2b50      	cmp	r3, #80	@ 0x50
 8004bca:	d873      	bhi.n	8004cb4 <HAL_TIM_ConfigClockSource+0x16c>
 8004bcc:	2b40      	cmp	r3, #64	@ 0x40
 8004bce:	d058      	beq.n	8004c82 <HAL_TIM_ConfigClockSource+0x13a>
 8004bd0:	2b40      	cmp	r3, #64	@ 0x40
 8004bd2:	d86f      	bhi.n	8004cb4 <HAL_TIM_ConfigClockSource+0x16c>
 8004bd4:	2b30      	cmp	r3, #48	@ 0x30
 8004bd6:	d064      	beq.n	8004ca2 <HAL_TIM_ConfigClockSource+0x15a>
 8004bd8:	2b30      	cmp	r3, #48	@ 0x30
 8004bda:	d86b      	bhi.n	8004cb4 <HAL_TIM_ConfigClockSource+0x16c>
 8004bdc:	2b20      	cmp	r3, #32
 8004bde:	d060      	beq.n	8004ca2 <HAL_TIM_ConfigClockSource+0x15a>
 8004be0:	2b20      	cmp	r3, #32
 8004be2:	d867      	bhi.n	8004cb4 <HAL_TIM_ConfigClockSource+0x16c>
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d05c      	beq.n	8004ca2 <HAL_TIM_ConfigClockSource+0x15a>
 8004be8:	2b10      	cmp	r3, #16
 8004bea:	d05a      	beq.n	8004ca2 <HAL_TIM_ConfigClockSource+0x15a>
 8004bec:	e062      	b.n	8004cb4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004bf2:	683b      	ldr	r3, [r7, #0]
 8004bf4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004bf6:	683b      	ldr	r3, [r7, #0]
 8004bf8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004bfa:	683b      	ldr	r3, [r7, #0]
 8004bfc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004bfe:	f000 fb1f 	bl	8005240 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	689b      	ldr	r3, [r3, #8]
 8004c08:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004c0a:	68bb      	ldr	r3, [r7, #8]
 8004c0c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004c10:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	68ba      	ldr	r2, [r7, #8]
 8004c18:	609a      	str	r2, [r3, #8]
      break;
 8004c1a:	e04f      	b.n	8004cbc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004c20:	683b      	ldr	r3, [r7, #0]
 8004c22:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004c24:	683b      	ldr	r3, [r7, #0]
 8004c26:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004c28:	683b      	ldr	r3, [r7, #0]
 8004c2a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004c2c:	f000 fb08 	bl	8005240 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	689a      	ldr	r2, [r3, #8]
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004c3e:	609a      	str	r2, [r3, #8]
      break;
 8004c40:	e03c      	b.n	8004cbc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004c46:	683b      	ldr	r3, [r7, #0]
 8004c48:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004c4a:	683b      	ldr	r3, [r7, #0]
 8004c4c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c4e:	461a      	mov	r2, r3
 8004c50:	f000 fa7c 	bl	800514c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	2150      	movs	r1, #80	@ 0x50
 8004c5a:	4618      	mov	r0, r3
 8004c5c:	f000 fad5 	bl	800520a <TIM_ITRx_SetConfig>
      break;
 8004c60:	e02c      	b.n	8004cbc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004c66:	683b      	ldr	r3, [r7, #0]
 8004c68:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004c6a:	683b      	ldr	r3, [r7, #0]
 8004c6c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004c6e:	461a      	mov	r2, r3
 8004c70:	f000 fa9b 	bl	80051aa <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	2160      	movs	r1, #96	@ 0x60
 8004c7a:	4618      	mov	r0, r3
 8004c7c:	f000 fac5 	bl	800520a <TIM_ITRx_SetConfig>
      break;
 8004c80:	e01c      	b.n	8004cbc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004c86:	683b      	ldr	r3, [r7, #0]
 8004c88:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004c8a:	683b      	ldr	r3, [r7, #0]
 8004c8c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c8e:	461a      	mov	r2, r3
 8004c90:	f000 fa5c 	bl	800514c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	2140      	movs	r1, #64	@ 0x40
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	f000 fab5 	bl	800520a <TIM_ITRx_SetConfig>
      break;
 8004ca0:	e00c      	b.n	8004cbc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681a      	ldr	r2, [r3, #0]
 8004ca6:	683b      	ldr	r3, [r7, #0]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	4619      	mov	r1, r3
 8004cac:	4610      	mov	r0, r2
 8004cae:	f000 faac 	bl	800520a <TIM_ITRx_SetConfig>
      break;
 8004cb2:	e003      	b.n	8004cbc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004cb4:	2301      	movs	r3, #1
 8004cb6:	73fb      	strb	r3, [r7, #15]
      break;
 8004cb8:	e000      	b.n	8004cbc <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004cba:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2201      	movs	r2, #1
 8004cc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2200      	movs	r2, #0
 8004cc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004ccc:	7bfb      	ldrb	r3, [r7, #15]
}
 8004cce:	4618      	mov	r0, r3
 8004cd0:	3710      	adds	r7, #16
 8004cd2:	46bd      	mov	sp, r7
 8004cd4:	bd80      	pop	{r7, pc}

08004cd6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004cd6:	b480      	push	{r7}
 8004cd8:	b083      	sub	sp, #12
 8004cda:	af00      	add	r7, sp, #0
 8004cdc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004cde:	bf00      	nop
 8004ce0:	370c      	adds	r7, #12
 8004ce2:	46bd      	mov	sp, r7
 8004ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce8:	4770      	bx	lr

08004cea <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004cea:	b480      	push	{r7}
 8004cec:	b083      	sub	sp, #12
 8004cee:	af00      	add	r7, sp, #0
 8004cf0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004cf2:	bf00      	nop
 8004cf4:	370c      	adds	r7, #12
 8004cf6:	46bd      	mov	sp, r7
 8004cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cfc:	4770      	bx	lr

08004cfe <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004cfe:	b480      	push	{r7}
 8004d00:	b083      	sub	sp, #12
 8004d02:	af00      	add	r7, sp, #0
 8004d04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004d06:	bf00      	nop
 8004d08:	370c      	adds	r7, #12
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d10:	4770      	bx	lr

08004d12 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004d12:	b480      	push	{r7}
 8004d14:	b083      	sub	sp, #12
 8004d16:	af00      	add	r7, sp, #0
 8004d18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004d1a:	bf00      	nop
 8004d1c:	370c      	adds	r7, #12
 8004d1e:	46bd      	mov	sp, r7
 8004d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d24:	4770      	bx	lr
	...

08004d28 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004d28:	b480      	push	{r7}
 8004d2a:	b085      	sub	sp, #20
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	6078      	str	r0, [r7, #4]
 8004d30:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	4a37      	ldr	r2, [pc, #220]	@ (8004e18 <TIM_Base_SetConfig+0xf0>)
 8004d3c:	4293      	cmp	r3, r2
 8004d3e:	d00f      	beq.n	8004d60 <TIM_Base_SetConfig+0x38>
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d46:	d00b      	beq.n	8004d60 <TIM_Base_SetConfig+0x38>
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	4a34      	ldr	r2, [pc, #208]	@ (8004e1c <TIM_Base_SetConfig+0xf4>)
 8004d4c:	4293      	cmp	r3, r2
 8004d4e:	d007      	beq.n	8004d60 <TIM_Base_SetConfig+0x38>
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	4a33      	ldr	r2, [pc, #204]	@ (8004e20 <TIM_Base_SetConfig+0xf8>)
 8004d54:	4293      	cmp	r3, r2
 8004d56:	d003      	beq.n	8004d60 <TIM_Base_SetConfig+0x38>
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	4a32      	ldr	r2, [pc, #200]	@ (8004e24 <TIM_Base_SetConfig+0xfc>)
 8004d5c:	4293      	cmp	r3, r2
 8004d5e:	d108      	bne.n	8004d72 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d66:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004d68:	683b      	ldr	r3, [r7, #0]
 8004d6a:	685b      	ldr	r3, [r3, #4]
 8004d6c:	68fa      	ldr	r2, [r7, #12]
 8004d6e:	4313      	orrs	r3, r2
 8004d70:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	4a28      	ldr	r2, [pc, #160]	@ (8004e18 <TIM_Base_SetConfig+0xf0>)
 8004d76:	4293      	cmp	r3, r2
 8004d78:	d01b      	beq.n	8004db2 <TIM_Base_SetConfig+0x8a>
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d80:	d017      	beq.n	8004db2 <TIM_Base_SetConfig+0x8a>
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	4a25      	ldr	r2, [pc, #148]	@ (8004e1c <TIM_Base_SetConfig+0xf4>)
 8004d86:	4293      	cmp	r3, r2
 8004d88:	d013      	beq.n	8004db2 <TIM_Base_SetConfig+0x8a>
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	4a24      	ldr	r2, [pc, #144]	@ (8004e20 <TIM_Base_SetConfig+0xf8>)
 8004d8e:	4293      	cmp	r3, r2
 8004d90:	d00f      	beq.n	8004db2 <TIM_Base_SetConfig+0x8a>
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	4a23      	ldr	r2, [pc, #140]	@ (8004e24 <TIM_Base_SetConfig+0xfc>)
 8004d96:	4293      	cmp	r3, r2
 8004d98:	d00b      	beq.n	8004db2 <TIM_Base_SetConfig+0x8a>
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	4a22      	ldr	r2, [pc, #136]	@ (8004e28 <TIM_Base_SetConfig+0x100>)
 8004d9e:	4293      	cmp	r3, r2
 8004da0:	d007      	beq.n	8004db2 <TIM_Base_SetConfig+0x8a>
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	4a21      	ldr	r2, [pc, #132]	@ (8004e2c <TIM_Base_SetConfig+0x104>)
 8004da6:	4293      	cmp	r3, r2
 8004da8:	d003      	beq.n	8004db2 <TIM_Base_SetConfig+0x8a>
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	4a20      	ldr	r2, [pc, #128]	@ (8004e30 <TIM_Base_SetConfig+0x108>)
 8004dae:	4293      	cmp	r3, r2
 8004db0:	d108      	bne.n	8004dc4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004db8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004dba:	683b      	ldr	r3, [r7, #0]
 8004dbc:	68db      	ldr	r3, [r3, #12]
 8004dbe:	68fa      	ldr	r2, [r7, #12]
 8004dc0:	4313      	orrs	r3, r2
 8004dc2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004dca:	683b      	ldr	r3, [r7, #0]
 8004dcc:	695b      	ldr	r3, [r3, #20]
 8004dce:	4313      	orrs	r3, r2
 8004dd0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004dd2:	683b      	ldr	r3, [r7, #0]
 8004dd4:	689a      	ldr	r2, [r3, #8]
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004dda:	683b      	ldr	r3, [r7, #0]
 8004ddc:	681a      	ldr	r2, [r3, #0]
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	4a0c      	ldr	r2, [pc, #48]	@ (8004e18 <TIM_Base_SetConfig+0xf0>)
 8004de6:	4293      	cmp	r3, r2
 8004de8:	d103      	bne.n	8004df2 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	691a      	ldr	r2, [r3, #16]
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f043 0204 	orr.w	r2, r3, #4
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	2201      	movs	r2, #1
 8004e02:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	68fa      	ldr	r2, [r7, #12]
 8004e08:	601a      	str	r2, [r3, #0]
}
 8004e0a:	bf00      	nop
 8004e0c:	3714      	adds	r7, #20
 8004e0e:	46bd      	mov	sp, r7
 8004e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e14:	4770      	bx	lr
 8004e16:	bf00      	nop
 8004e18:	40010000 	.word	0x40010000
 8004e1c:	40000400 	.word	0x40000400
 8004e20:	40000800 	.word	0x40000800
 8004e24:	40000c00 	.word	0x40000c00
 8004e28:	40014000 	.word	0x40014000
 8004e2c:	40014400 	.word	0x40014400
 8004e30:	40014800 	.word	0x40014800

08004e34 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004e34:	b480      	push	{r7}
 8004e36:	b087      	sub	sp, #28
 8004e38:	af00      	add	r7, sp, #0
 8004e3a:	6078      	str	r0, [r7, #4]
 8004e3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	6a1b      	ldr	r3, [r3, #32]
 8004e42:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	6a1b      	ldr	r3, [r3, #32]
 8004e48:	f023 0201 	bic.w	r2, r3, #1
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	685b      	ldr	r3, [r3, #4]
 8004e54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	699b      	ldr	r3, [r3, #24]
 8004e5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	f023 0303 	bic.w	r3, r3, #3
 8004e6a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004e6c:	683b      	ldr	r3, [r7, #0]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	68fa      	ldr	r2, [r7, #12]
 8004e72:	4313      	orrs	r3, r2
 8004e74:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004e76:	697b      	ldr	r3, [r7, #20]
 8004e78:	f023 0302 	bic.w	r3, r3, #2
 8004e7c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004e7e:	683b      	ldr	r3, [r7, #0]
 8004e80:	689b      	ldr	r3, [r3, #8]
 8004e82:	697a      	ldr	r2, [r7, #20]
 8004e84:	4313      	orrs	r3, r2
 8004e86:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	4a1c      	ldr	r2, [pc, #112]	@ (8004efc <TIM_OC1_SetConfig+0xc8>)
 8004e8c:	4293      	cmp	r3, r2
 8004e8e:	d10c      	bne.n	8004eaa <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004e90:	697b      	ldr	r3, [r7, #20]
 8004e92:	f023 0308 	bic.w	r3, r3, #8
 8004e96:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004e98:	683b      	ldr	r3, [r7, #0]
 8004e9a:	68db      	ldr	r3, [r3, #12]
 8004e9c:	697a      	ldr	r2, [r7, #20]
 8004e9e:	4313      	orrs	r3, r2
 8004ea0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004ea2:	697b      	ldr	r3, [r7, #20]
 8004ea4:	f023 0304 	bic.w	r3, r3, #4
 8004ea8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	4a13      	ldr	r2, [pc, #76]	@ (8004efc <TIM_OC1_SetConfig+0xc8>)
 8004eae:	4293      	cmp	r3, r2
 8004eb0:	d111      	bne.n	8004ed6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004eb2:	693b      	ldr	r3, [r7, #16]
 8004eb4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004eb8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004eba:	693b      	ldr	r3, [r7, #16]
 8004ebc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004ec0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004ec2:	683b      	ldr	r3, [r7, #0]
 8004ec4:	695b      	ldr	r3, [r3, #20]
 8004ec6:	693a      	ldr	r2, [r7, #16]
 8004ec8:	4313      	orrs	r3, r2
 8004eca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004ecc:	683b      	ldr	r3, [r7, #0]
 8004ece:	699b      	ldr	r3, [r3, #24]
 8004ed0:	693a      	ldr	r2, [r7, #16]
 8004ed2:	4313      	orrs	r3, r2
 8004ed4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	693a      	ldr	r2, [r7, #16]
 8004eda:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	68fa      	ldr	r2, [r7, #12]
 8004ee0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004ee2:	683b      	ldr	r3, [r7, #0]
 8004ee4:	685a      	ldr	r2, [r3, #4]
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	697a      	ldr	r2, [r7, #20]
 8004eee:	621a      	str	r2, [r3, #32]
}
 8004ef0:	bf00      	nop
 8004ef2:	371c      	adds	r7, #28
 8004ef4:	46bd      	mov	sp, r7
 8004ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efa:	4770      	bx	lr
 8004efc:	40010000 	.word	0x40010000

08004f00 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004f00:	b480      	push	{r7}
 8004f02:	b087      	sub	sp, #28
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	6078      	str	r0, [r7, #4]
 8004f08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	6a1b      	ldr	r3, [r3, #32]
 8004f0e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	6a1b      	ldr	r3, [r3, #32]
 8004f14:	f023 0210 	bic.w	r2, r3, #16
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	685b      	ldr	r3, [r3, #4]
 8004f20:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	699b      	ldr	r3, [r3, #24]
 8004f26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004f2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004f36:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004f38:	683b      	ldr	r3, [r7, #0]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	021b      	lsls	r3, r3, #8
 8004f3e:	68fa      	ldr	r2, [r7, #12]
 8004f40:	4313      	orrs	r3, r2
 8004f42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004f44:	697b      	ldr	r3, [r7, #20]
 8004f46:	f023 0320 	bic.w	r3, r3, #32
 8004f4a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004f4c:	683b      	ldr	r3, [r7, #0]
 8004f4e:	689b      	ldr	r3, [r3, #8]
 8004f50:	011b      	lsls	r3, r3, #4
 8004f52:	697a      	ldr	r2, [r7, #20]
 8004f54:	4313      	orrs	r3, r2
 8004f56:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	4a1e      	ldr	r2, [pc, #120]	@ (8004fd4 <TIM_OC2_SetConfig+0xd4>)
 8004f5c:	4293      	cmp	r3, r2
 8004f5e:	d10d      	bne.n	8004f7c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004f60:	697b      	ldr	r3, [r7, #20]
 8004f62:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004f66:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004f68:	683b      	ldr	r3, [r7, #0]
 8004f6a:	68db      	ldr	r3, [r3, #12]
 8004f6c:	011b      	lsls	r3, r3, #4
 8004f6e:	697a      	ldr	r2, [r7, #20]
 8004f70:	4313      	orrs	r3, r2
 8004f72:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004f74:	697b      	ldr	r3, [r7, #20]
 8004f76:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004f7a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	4a15      	ldr	r2, [pc, #84]	@ (8004fd4 <TIM_OC2_SetConfig+0xd4>)
 8004f80:	4293      	cmp	r3, r2
 8004f82:	d113      	bne.n	8004fac <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004f84:	693b      	ldr	r3, [r7, #16]
 8004f86:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004f8a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004f8c:	693b      	ldr	r3, [r7, #16]
 8004f8e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004f92:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004f94:	683b      	ldr	r3, [r7, #0]
 8004f96:	695b      	ldr	r3, [r3, #20]
 8004f98:	009b      	lsls	r3, r3, #2
 8004f9a:	693a      	ldr	r2, [r7, #16]
 8004f9c:	4313      	orrs	r3, r2
 8004f9e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004fa0:	683b      	ldr	r3, [r7, #0]
 8004fa2:	699b      	ldr	r3, [r3, #24]
 8004fa4:	009b      	lsls	r3, r3, #2
 8004fa6:	693a      	ldr	r2, [r7, #16]
 8004fa8:	4313      	orrs	r3, r2
 8004faa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	693a      	ldr	r2, [r7, #16]
 8004fb0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	68fa      	ldr	r2, [r7, #12]
 8004fb6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004fb8:	683b      	ldr	r3, [r7, #0]
 8004fba:	685a      	ldr	r2, [r3, #4]
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	697a      	ldr	r2, [r7, #20]
 8004fc4:	621a      	str	r2, [r3, #32]
}
 8004fc6:	bf00      	nop
 8004fc8:	371c      	adds	r7, #28
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd0:	4770      	bx	lr
 8004fd2:	bf00      	nop
 8004fd4:	40010000 	.word	0x40010000

08004fd8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004fd8:	b480      	push	{r7}
 8004fda:	b087      	sub	sp, #28
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	6078      	str	r0, [r7, #4]
 8004fe0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	6a1b      	ldr	r3, [r3, #32]
 8004fe6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	6a1b      	ldr	r3, [r3, #32]
 8004fec:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	685b      	ldr	r3, [r3, #4]
 8004ff8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	69db      	ldr	r3, [r3, #28]
 8004ffe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005006:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	f023 0303 	bic.w	r3, r3, #3
 800500e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005010:	683b      	ldr	r3, [r7, #0]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	68fa      	ldr	r2, [r7, #12]
 8005016:	4313      	orrs	r3, r2
 8005018:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800501a:	697b      	ldr	r3, [r7, #20]
 800501c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005020:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005022:	683b      	ldr	r3, [r7, #0]
 8005024:	689b      	ldr	r3, [r3, #8]
 8005026:	021b      	lsls	r3, r3, #8
 8005028:	697a      	ldr	r2, [r7, #20]
 800502a:	4313      	orrs	r3, r2
 800502c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	4a1d      	ldr	r2, [pc, #116]	@ (80050a8 <TIM_OC3_SetConfig+0xd0>)
 8005032:	4293      	cmp	r3, r2
 8005034:	d10d      	bne.n	8005052 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005036:	697b      	ldr	r3, [r7, #20]
 8005038:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800503c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800503e:	683b      	ldr	r3, [r7, #0]
 8005040:	68db      	ldr	r3, [r3, #12]
 8005042:	021b      	lsls	r3, r3, #8
 8005044:	697a      	ldr	r2, [r7, #20]
 8005046:	4313      	orrs	r3, r2
 8005048:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800504a:	697b      	ldr	r3, [r7, #20]
 800504c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005050:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	4a14      	ldr	r2, [pc, #80]	@ (80050a8 <TIM_OC3_SetConfig+0xd0>)
 8005056:	4293      	cmp	r3, r2
 8005058:	d113      	bne.n	8005082 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800505a:	693b      	ldr	r3, [r7, #16]
 800505c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005060:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005062:	693b      	ldr	r3, [r7, #16]
 8005064:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005068:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800506a:	683b      	ldr	r3, [r7, #0]
 800506c:	695b      	ldr	r3, [r3, #20]
 800506e:	011b      	lsls	r3, r3, #4
 8005070:	693a      	ldr	r2, [r7, #16]
 8005072:	4313      	orrs	r3, r2
 8005074:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005076:	683b      	ldr	r3, [r7, #0]
 8005078:	699b      	ldr	r3, [r3, #24]
 800507a:	011b      	lsls	r3, r3, #4
 800507c:	693a      	ldr	r2, [r7, #16]
 800507e:	4313      	orrs	r3, r2
 8005080:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	693a      	ldr	r2, [r7, #16]
 8005086:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	68fa      	ldr	r2, [r7, #12]
 800508c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800508e:	683b      	ldr	r3, [r7, #0]
 8005090:	685a      	ldr	r2, [r3, #4]
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	697a      	ldr	r2, [r7, #20]
 800509a:	621a      	str	r2, [r3, #32]
}
 800509c:	bf00      	nop
 800509e:	371c      	adds	r7, #28
 80050a0:	46bd      	mov	sp, r7
 80050a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a6:	4770      	bx	lr
 80050a8:	40010000 	.word	0x40010000

080050ac <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80050ac:	b480      	push	{r7}
 80050ae:	b087      	sub	sp, #28
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	6078      	str	r0, [r7, #4]
 80050b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	6a1b      	ldr	r3, [r3, #32]
 80050ba:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	6a1b      	ldr	r3, [r3, #32]
 80050c0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	685b      	ldr	r3, [r3, #4]
 80050cc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	69db      	ldr	r3, [r3, #28]
 80050d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80050da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80050e2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80050e4:	683b      	ldr	r3, [r7, #0]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	021b      	lsls	r3, r3, #8
 80050ea:	68fa      	ldr	r2, [r7, #12]
 80050ec:	4313      	orrs	r3, r2
 80050ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80050f0:	693b      	ldr	r3, [r7, #16]
 80050f2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80050f6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80050f8:	683b      	ldr	r3, [r7, #0]
 80050fa:	689b      	ldr	r3, [r3, #8]
 80050fc:	031b      	lsls	r3, r3, #12
 80050fe:	693a      	ldr	r2, [r7, #16]
 8005100:	4313      	orrs	r3, r2
 8005102:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	4a10      	ldr	r2, [pc, #64]	@ (8005148 <TIM_OC4_SetConfig+0x9c>)
 8005108:	4293      	cmp	r3, r2
 800510a:	d109      	bne.n	8005120 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800510c:	697b      	ldr	r3, [r7, #20]
 800510e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005112:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005114:	683b      	ldr	r3, [r7, #0]
 8005116:	695b      	ldr	r3, [r3, #20]
 8005118:	019b      	lsls	r3, r3, #6
 800511a:	697a      	ldr	r2, [r7, #20]
 800511c:	4313      	orrs	r3, r2
 800511e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	697a      	ldr	r2, [r7, #20]
 8005124:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	68fa      	ldr	r2, [r7, #12]
 800512a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800512c:	683b      	ldr	r3, [r7, #0]
 800512e:	685a      	ldr	r2, [r3, #4]
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	693a      	ldr	r2, [r7, #16]
 8005138:	621a      	str	r2, [r3, #32]
}
 800513a:	bf00      	nop
 800513c:	371c      	adds	r7, #28
 800513e:	46bd      	mov	sp, r7
 8005140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005144:	4770      	bx	lr
 8005146:	bf00      	nop
 8005148:	40010000 	.word	0x40010000

0800514c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800514c:	b480      	push	{r7}
 800514e:	b087      	sub	sp, #28
 8005150:	af00      	add	r7, sp, #0
 8005152:	60f8      	str	r0, [r7, #12]
 8005154:	60b9      	str	r1, [r7, #8]
 8005156:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	6a1b      	ldr	r3, [r3, #32]
 800515c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	6a1b      	ldr	r3, [r3, #32]
 8005162:	f023 0201 	bic.w	r2, r3, #1
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	699b      	ldr	r3, [r3, #24]
 800516e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005170:	693b      	ldr	r3, [r7, #16]
 8005172:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005176:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	011b      	lsls	r3, r3, #4
 800517c:	693a      	ldr	r2, [r7, #16]
 800517e:	4313      	orrs	r3, r2
 8005180:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005182:	697b      	ldr	r3, [r7, #20]
 8005184:	f023 030a 	bic.w	r3, r3, #10
 8005188:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800518a:	697a      	ldr	r2, [r7, #20]
 800518c:	68bb      	ldr	r3, [r7, #8]
 800518e:	4313      	orrs	r3, r2
 8005190:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	693a      	ldr	r2, [r7, #16]
 8005196:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	697a      	ldr	r2, [r7, #20]
 800519c:	621a      	str	r2, [r3, #32]
}
 800519e:	bf00      	nop
 80051a0:	371c      	adds	r7, #28
 80051a2:	46bd      	mov	sp, r7
 80051a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a8:	4770      	bx	lr

080051aa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80051aa:	b480      	push	{r7}
 80051ac:	b087      	sub	sp, #28
 80051ae:	af00      	add	r7, sp, #0
 80051b0:	60f8      	str	r0, [r7, #12]
 80051b2:	60b9      	str	r1, [r7, #8]
 80051b4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	6a1b      	ldr	r3, [r3, #32]
 80051ba:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	6a1b      	ldr	r3, [r3, #32]
 80051c0:	f023 0210 	bic.w	r2, r3, #16
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	699b      	ldr	r3, [r3, #24]
 80051cc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80051ce:	693b      	ldr	r3, [r7, #16]
 80051d0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80051d4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	031b      	lsls	r3, r3, #12
 80051da:	693a      	ldr	r2, [r7, #16]
 80051dc:	4313      	orrs	r3, r2
 80051de:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80051e0:	697b      	ldr	r3, [r7, #20]
 80051e2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80051e6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80051e8:	68bb      	ldr	r3, [r7, #8]
 80051ea:	011b      	lsls	r3, r3, #4
 80051ec:	697a      	ldr	r2, [r7, #20]
 80051ee:	4313      	orrs	r3, r2
 80051f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	693a      	ldr	r2, [r7, #16]
 80051f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	697a      	ldr	r2, [r7, #20]
 80051fc:	621a      	str	r2, [r3, #32]
}
 80051fe:	bf00      	nop
 8005200:	371c      	adds	r7, #28
 8005202:	46bd      	mov	sp, r7
 8005204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005208:	4770      	bx	lr

0800520a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800520a:	b480      	push	{r7}
 800520c:	b085      	sub	sp, #20
 800520e:	af00      	add	r7, sp, #0
 8005210:	6078      	str	r0, [r7, #4]
 8005212:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	689b      	ldr	r3, [r3, #8]
 8005218:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005220:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005222:	683a      	ldr	r2, [r7, #0]
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	4313      	orrs	r3, r2
 8005228:	f043 0307 	orr.w	r3, r3, #7
 800522c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	68fa      	ldr	r2, [r7, #12]
 8005232:	609a      	str	r2, [r3, #8]
}
 8005234:	bf00      	nop
 8005236:	3714      	adds	r7, #20
 8005238:	46bd      	mov	sp, r7
 800523a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800523e:	4770      	bx	lr

08005240 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005240:	b480      	push	{r7}
 8005242:	b087      	sub	sp, #28
 8005244:	af00      	add	r7, sp, #0
 8005246:	60f8      	str	r0, [r7, #12]
 8005248:	60b9      	str	r1, [r7, #8]
 800524a:	607a      	str	r2, [r7, #4]
 800524c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	689b      	ldr	r3, [r3, #8]
 8005252:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005254:	697b      	ldr	r3, [r7, #20]
 8005256:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800525a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800525c:	683b      	ldr	r3, [r7, #0]
 800525e:	021a      	lsls	r2, r3, #8
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	431a      	orrs	r2, r3
 8005264:	68bb      	ldr	r3, [r7, #8]
 8005266:	4313      	orrs	r3, r2
 8005268:	697a      	ldr	r2, [r7, #20]
 800526a:	4313      	orrs	r3, r2
 800526c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	697a      	ldr	r2, [r7, #20]
 8005272:	609a      	str	r2, [r3, #8]
}
 8005274:	bf00      	nop
 8005276:	371c      	adds	r7, #28
 8005278:	46bd      	mov	sp, r7
 800527a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800527e:	4770      	bx	lr

08005280 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005280:	b480      	push	{r7}
 8005282:	b087      	sub	sp, #28
 8005284:	af00      	add	r7, sp, #0
 8005286:	60f8      	str	r0, [r7, #12]
 8005288:	60b9      	str	r1, [r7, #8]
 800528a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800528c:	68bb      	ldr	r3, [r7, #8]
 800528e:	f003 031f 	and.w	r3, r3, #31
 8005292:	2201      	movs	r2, #1
 8005294:	fa02 f303 	lsl.w	r3, r2, r3
 8005298:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	6a1a      	ldr	r2, [r3, #32]
 800529e:	697b      	ldr	r3, [r7, #20]
 80052a0:	43db      	mvns	r3, r3
 80052a2:	401a      	ands	r2, r3
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	6a1a      	ldr	r2, [r3, #32]
 80052ac:	68bb      	ldr	r3, [r7, #8]
 80052ae:	f003 031f 	and.w	r3, r3, #31
 80052b2:	6879      	ldr	r1, [r7, #4]
 80052b4:	fa01 f303 	lsl.w	r3, r1, r3
 80052b8:	431a      	orrs	r2, r3
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	621a      	str	r2, [r3, #32]
}
 80052be:	bf00      	nop
 80052c0:	371c      	adds	r7, #28
 80052c2:	46bd      	mov	sp, r7
 80052c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c8:	4770      	bx	lr
	...

080052cc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80052cc:	b480      	push	{r7}
 80052ce:	b085      	sub	sp, #20
 80052d0:	af00      	add	r7, sp, #0
 80052d2:	6078      	str	r0, [r7, #4]
 80052d4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80052dc:	2b01      	cmp	r3, #1
 80052de:	d101      	bne.n	80052e4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80052e0:	2302      	movs	r3, #2
 80052e2:	e050      	b.n	8005386 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	2201      	movs	r2, #1
 80052e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	2202      	movs	r2, #2
 80052f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	685b      	ldr	r3, [r3, #4]
 80052fa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	689b      	ldr	r3, [r3, #8]
 8005302:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800530a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800530c:	683b      	ldr	r3, [r7, #0]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	68fa      	ldr	r2, [r7, #12]
 8005312:	4313      	orrs	r3, r2
 8005314:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	68fa      	ldr	r2, [r7, #12]
 800531c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	4a1c      	ldr	r2, [pc, #112]	@ (8005394 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005324:	4293      	cmp	r3, r2
 8005326:	d018      	beq.n	800535a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005330:	d013      	beq.n	800535a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	4a18      	ldr	r2, [pc, #96]	@ (8005398 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005338:	4293      	cmp	r3, r2
 800533a:	d00e      	beq.n	800535a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	4a16      	ldr	r2, [pc, #88]	@ (800539c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005342:	4293      	cmp	r3, r2
 8005344:	d009      	beq.n	800535a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	4a15      	ldr	r2, [pc, #84]	@ (80053a0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800534c:	4293      	cmp	r3, r2
 800534e:	d004      	beq.n	800535a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	4a13      	ldr	r2, [pc, #76]	@ (80053a4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005356:	4293      	cmp	r3, r2
 8005358:	d10c      	bne.n	8005374 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800535a:	68bb      	ldr	r3, [r7, #8]
 800535c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005360:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005362:	683b      	ldr	r3, [r7, #0]
 8005364:	685b      	ldr	r3, [r3, #4]
 8005366:	68ba      	ldr	r2, [r7, #8]
 8005368:	4313      	orrs	r3, r2
 800536a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	68ba      	ldr	r2, [r7, #8]
 8005372:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	2201      	movs	r2, #1
 8005378:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	2200      	movs	r2, #0
 8005380:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005384:	2300      	movs	r3, #0
}
 8005386:	4618      	mov	r0, r3
 8005388:	3714      	adds	r7, #20
 800538a:	46bd      	mov	sp, r7
 800538c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005390:	4770      	bx	lr
 8005392:	bf00      	nop
 8005394:	40010000 	.word	0x40010000
 8005398:	40000400 	.word	0x40000400
 800539c:	40000800 	.word	0x40000800
 80053a0:	40000c00 	.word	0x40000c00
 80053a4:	40014000 	.word	0x40014000

080053a8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80053a8:	b480      	push	{r7}
 80053aa:	b083      	sub	sp, #12
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80053b0:	bf00      	nop
 80053b2:	370c      	adds	r7, #12
 80053b4:	46bd      	mov	sp, r7
 80053b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ba:	4770      	bx	lr

080053bc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80053bc:	b480      	push	{r7}
 80053be:	b083      	sub	sp, #12
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80053c4:	bf00      	nop
 80053c6:	370c      	adds	r7, #12
 80053c8:	46bd      	mov	sp, r7
 80053ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ce:	4770      	bx	lr

080053d0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80053d0:	b580      	push	{r7, lr}
 80053d2:	b082      	sub	sp, #8
 80053d4:	af00      	add	r7, sp, #0
 80053d6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d101      	bne.n	80053e2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80053de:	2301      	movs	r3, #1
 80053e0:	e042      	b.n	8005468 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80053e8:	b2db      	uxtb	r3, r3
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d106      	bne.n	80053fc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	2200      	movs	r2, #0
 80053f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80053f6:	6878      	ldr	r0, [r7, #4]
 80053f8:	f7fc faaa 	bl	8001950 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	2224      	movs	r2, #36	@ 0x24
 8005400:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	68da      	ldr	r2, [r3, #12]
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005412:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005414:	6878      	ldr	r0, [r7, #4]
 8005416:	f000 f82b 	bl	8005470 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	691a      	ldr	r2, [r3, #16]
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005428:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	695a      	ldr	r2, [r3, #20]
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005438:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	68da      	ldr	r2, [r3, #12]
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005448:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	2200      	movs	r2, #0
 800544e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2220      	movs	r2, #32
 8005454:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2220      	movs	r2, #32
 800545c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	2200      	movs	r2, #0
 8005464:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005466:	2300      	movs	r3, #0
}
 8005468:	4618      	mov	r0, r3
 800546a:	3708      	adds	r7, #8
 800546c:	46bd      	mov	sp, r7
 800546e:	bd80      	pop	{r7, pc}

08005470 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005470:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005474:	b0c0      	sub	sp, #256	@ 0x100
 8005476:	af00      	add	r7, sp, #0
 8005478:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800547c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	691b      	ldr	r3, [r3, #16]
 8005484:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005488:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800548c:	68d9      	ldr	r1, [r3, #12]
 800548e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005492:	681a      	ldr	r2, [r3, #0]
 8005494:	ea40 0301 	orr.w	r3, r0, r1
 8005498:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800549a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800549e:	689a      	ldr	r2, [r3, #8]
 80054a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054a4:	691b      	ldr	r3, [r3, #16]
 80054a6:	431a      	orrs	r2, r3
 80054a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054ac:	695b      	ldr	r3, [r3, #20]
 80054ae:	431a      	orrs	r2, r3
 80054b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054b4:	69db      	ldr	r3, [r3, #28]
 80054b6:	4313      	orrs	r3, r2
 80054b8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80054bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	68db      	ldr	r3, [r3, #12]
 80054c4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80054c8:	f021 010c 	bic.w	r1, r1, #12
 80054cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054d0:	681a      	ldr	r2, [r3, #0]
 80054d2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80054d6:	430b      	orrs	r3, r1
 80054d8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80054da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	695b      	ldr	r3, [r3, #20]
 80054e2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80054e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054ea:	6999      	ldr	r1, [r3, #24]
 80054ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054f0:	681a      	ldr	r2, [r3, #0]
 80054f2:	ea40 0301 	orr.w	r3, r0, r1
 80054f6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80054f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054fc:	681a      	ldr	r2, [r3, #0]
 80054fe:	4b8f      	ldr	r3, [pc, #572]	@ (800573c <UART_SetConfig+0x2cc>)
 8005500:	429a      	cmp	r2, r3
 8005502:	d005      	beq.n	8005510 <UART_SetConfig+0xa0>
 8005504:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005508:	681a      	ldr	r2, [r3, #0]
 800550a:	4b8d      	ldr	r3, [pc, #564]	@ (8005740 <UART_SetConfig+0x2d0>)
 800550c:	429a      	cmp	r2, r3
 800550e:	d104      	bne.n	800551a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005510:	f7fe ffa2 	bl	8004458 <HAL_RCC_GetPCLK2Freq>
 8005514:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005518:	e003      	b.n	8005522 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800551a:	f7fe ff89 	bl	8004430 <HAL_RCC_GetPCLK1Freq>
 800551e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005522:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005526:	69db      	ldr	r3, [r3, #28]
 8005528:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800552c:	f040 810c 	bne.w	8005748 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005530:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005534:	2200      	movs	r2, #0
 8005536:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800553a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800553e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005542:	4622      	mov	r2, r4
 8005544:	462b      	mov	r3, r5
 8005546:	1891      	adds	r1, r2, r2
 8005548:	65b9      	str	r1, [r7, #88]	@ 0x58
 800554a:	415b      	adcs	r3, r3
 800554c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800554e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005552:	4621      	mov	r1, r4
 8005554:	eb12 0801 	adds.w	r8, r2, r1
 8005558:	4629      	mov	r1, r5
 800555a:	eb43 0901 	adc.w	r9, r3, r1
 800555e:	f04f 0200 	mov.w	r2, #0
 8005562:	f04f 0300 	mov.w	r3, #0
 8005566:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800556a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800556e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005572:	4690      	mov	r8, r2
 8005574:	4699      	mov	r9, r3
 8005576:	4623      	mov	r3, r4
 8005578:	eb18 0303 	adds.w	r3, r8, r3
 800557c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005580:	462b      	mov	r3, r5
 8005582:	eb49 0303 	adc.w	r3, r9, r3
 8005586:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800558a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800558e:	685b      	ldr	r3, [r3, #4]
 8005590:	2200      	movs	r2, #0
 8005592:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005596:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800559a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800559e:	460b      	mov	r3, r1
 80055a0:	18db      	adds	r3, r3, r3
 80055a2:	653b      	str	r3, [r7, #80]	@ 0x50
 80055a4:	4613      	mov	r3, r2
 80055a6:	eb42 0303 	adc.w	r3, r2, r3
 80055aa:	657b      	str	r3, [r7, #84]	@ 0x54
 80055ac:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80055b0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80055b4:	f7fa fe64 	bl	8000280 <__aeabi_uldivmod>
 80055b8:	4602      	mov	r2, r0
 80055ba:	460b      	mov	r3, r1
 80055bc:	4b61      	ldr	r3, [pc, #388]	@ (8005744 <UART_SetConfig+0x2d4>)
 80055be:	fba3 2302 	umull	r2, r3, r3, r2
 80055c2:	095b      	lsrs	r3, r3, #5
 80055c4:	011c      	lsls	r4, r3, #4
 80055c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80055ca:	2200      	movs	r2, #0
 80055cc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80055d0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80055d4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80055d8:	4642      	mov	r2, r8
 80055da:	464b      	mov	r3, r9
 80055dc:	1891      	adds	r1, r2, r2
 80055de:	64b9      	str	r1, [r7, #72]	@ 0x48
 80055e0:	415b      	adcs	r3, r3
 80055e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80055e4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80055e8:	4641      	mov	r1, r8
 80055ea:	eb12 0a01 	adds.w	sl, r2, r1
 80055ee:	4649      	mov	r1, r9
 80055f0:	eb43 0b01 	adc.w	fp, r3, r1
 80055f4:	f04f 0200 	mov.w	r2, #0
 80055f8:	f04f 0300 	mov.w	r3, #0
 80055fc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005600:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005604:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005608:	4692      	mov	sl, r2
 800560a:	469b      	mov	fp, r3
 800560c:	4643      	mov	r3, r8
 800560e:	eb1a 0303 	adds.w	r3, sl, r3
 8005612:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005616:	464b      	mov	r3, r9
 8005618:	eb4b 0303 	adc.w	r3, fp, r3
 800561c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005620:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005624:	685b      	ldr	r3, [r3, #4]
 8005626:	2200      	movs	r2, #0
 8005628:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800562c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005630:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005634:	460b      	mov	r3, r1
 8005636:	18db      	adds	r3, r3, r3
 8005638:	643b      	str	r3, [r7, #64]	@ 0x40
 800563a:	4613      	mov	r3, r2
 800563c:	eb42 0303 	adc.w	r3, r2, r3
 8005640:	647b      	str	r3, [r7, #68]	@ 0x44
 8005642:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005646:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800564a:	f7fa fe19 	bl	8000280 <__aeabi_uldivmod>
 800564e:	4602      	mov	r2, r0
 8005650:	460b      	mov	r3, r1
 8005652:	4611      	mov	r1, r2
 8005654:	4b3b      	ldr	r3, [pc, #236]	@ (8005744 <UART_SetConfig+0x2d4>)
 8005656:	fba3 2301 	umull	r2, r3, r3, r1
 800565a:	095b      	lsrs	r3, r3, #5
 800565c:	2264      	movs	r2, #100	@ 0x64
 800565e:	fb02 f303 	mul.w	r3, r2, r3
 8005662:	1acb      	subs	r3, r1, r3
 8005664:	00db      	lsls	r3, r3, #3
 8005666:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800566a:	4b36      	ldr	r3, [pc, #216]	@ (8005744 <UART_SetConfig+0x2d4>)
 800566c:	fba3 2302 	umull	r2, r3, r3, r2
 8005670:	095b      	lsrs	r3, r3, #5
 8005672:	005b      	lsls	r3, r3, #1
 8005674:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005678:	441c      	add	r4, r3
 800567a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800567e:	2200      	movs	r2, #0
 8005680:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005684:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005688:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800568c:	4642      	mov	r2, r8
 800568e:	464b      	mov	r3, r9
 8005690:	1891      	adds	r1, r2, r2
 8005692:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005694:	415b      	adcs	r3, r3
 8005696:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005698:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800569c:	4641      	mov	r1, r8
 800569e:	1851      	adds	r1, r2, r1
 80056a0:	6339      	str	r1, [r7, #48]	@ 0x30
 80056a2:	4649      	mov	r1, r9
 80056a4:	414b      	adcs	r3, r1
 80056a6:	637b      	str	r3, [r7, #52]	@ 0x34
 80056a8:	f04f 0200 	mov.w	r2, #0
 80056ac:	f04f 0300 	mov.w	r3, #0
 80056b0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80056b4:	4659      	mov	r1, fp
 80056b6:	00cb      	lsls	r3, r1, #3
 80056b8:	4651      	mov	r1, sl
 80056ba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80056be:	4651      	mov	r1, sl
 80056c0:	00ca      	lsls	r2, r1, #3
 80056c2:	4610      	mov	r0, r2
 80056c4:	4619      	mov	r1, r3
 80056c6:	4603      	mov	r3, r0
 80056c8:	4642      	mov	r2, r8
 80056ca:	189b      	adds	r3, r3, r2
 80056cc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80056d0:	464b      	mov	r3, r9
 80056d2:	460a      	mov	r2, r1
 80056d4:	eb42 0303 	adc.w	r3, r2, r3
 80056d8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80056dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056e0:	685b      	ldr	r3, [r3, #4]
 80056e2:	2200      	movs	r2, #0
 80056e4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80056e8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80056ec:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80056f0:	460b      	mov	r3, r1
 80056f2:	18db      	adds	r3, r3, r3
 80056f4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80056f6:	4613      	mov	r3, r2
 80056f8:	eb42 0303 	adc.w	r3, r2, r3
 80056fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80056fe:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005702:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005706:	f7fa fdbb 	bl	8000280 <__aeabi_uldivmod>
 800570a:	4602      	mov	r2, r0
 800570c:	460b      	mov	r3, r1
 800570e:	4b0d      	ldr	r3, [pc, #52]	@ (8005744 <UART_SetConfig+0x2d4>)
 8005710:	fba3 1302 	umull	r1, r3, r3, r2
 8005714:	095b      	lsrs	r3, r3, #5
 8005716:	2164      	movs	r1, #100	@ 0x64
 8005718:	fb01 f303 	mul.w	r3, r1, r3
 800571c:	1ad3      	subs	r3, r2, r3
 800571e:	00db      	lsls	r3, r3, #3
 8005720:	3332      	adds	r3, #50	@ 0x32
 8005722:	4a08      	ldr	r2, [pc, #32]	@ (8005744 <UART_SetConfig+0x2d4>)
 8005724:	fba2 2303 	umull	r2, r3, r2, r3
 8005728:	095b      	lsrs	r3, r3, #5
 800572a:	f003 0207 	and.w	r2, r3, #7
 800572e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	4422      	add	r2, r4
 8005736:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005738:	e106      	b.n	8005948 <UART_SetConfig+0x4d8>
 800573a:	bf00      	nop
 800573c:	40011000 	.word	0x40011000
 8005740:	40011400 	.word	0x40011400
 8005744:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005748:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800574c:	2200      	movs	r2, #0
 800574e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005752:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005756:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800575a:	4642      	mov	r2, r8
 800575c:	464b      	mov	r3, r9
 800575e:	1891      	adds	r1, r2, r2
 8005760:	6239      	str	r1, [r7, #32]
 8005762:	415b      	adcs	r3, r3
 8005764:	627b      	str	r3, [r7, #36]	@ 0x24
 8005766:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800576a:	4641      	mov	r1, r8
 800576c:	1854      	adds	r4, r2, r1
 800576e:	4649      	mov	r1, r9
 8005770:	eb43 0501 	adc.w	r5, r3, r1
 8005774:	f04f 0200 	mov.w	r2, #0
 8005778:	f04f 0300 	mov.w	r3, #0
 800577c:	00eb      	lsls	r3, r5, #3
 800577e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005782:	00e2      	lsls	r2, r4, #3
 8005784:	4614      	mov	r4, r2
 8005786:	461d      	mov	r5, r3
 8005788:	4643      	mov	r3, r8
 800578a:	18e3      	adds	r3, r4, r3
 800578c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005790:	464b      	mov	r3, r9
 8005792:	eb45 0303 	adc.w	r3, r5, r3
 8005796:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800579a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800579e:	685b      	ldr	r3, [r3, #4]
 80057a0:	2200      	movs	r2, #0
 80057a2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80057a6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80057aa:	f04f 0200 	mov.w	r2, #0
 80057ae:	f04f 0300 	mov.w	r3, #0
 80057b2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80057b6:	4629      	mov	r1, r5
 80057b8:	008b      	lsls	r3, r1, #2
 80057ba:	4621      	mov	r1, r4
 80057bc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80057c0:	4621      	mov	r1, r4
 80057c2:	008a      	lsls	r2, r1, #2
 80057c4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80057c8:	f7fa fd5a 	bl	8000280 <__aeabi_uldivmod>
 80057cc:	4602      	mov	r2, r0
 80057ce:	460b      	mov	r3, r1
 80057d0:	4b60      	ldr	r3, [pc, #384]	@ (8005954 <UART_SetConfig+0x4e4>)
 80057d2:	fba3 2302 	umull	r2, r3, r3, r2
 80057d6:	095b      	lsrs	r3, r3, #5
 80057d8:	011c      	lsls	r4, r3, #4
 80057da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80057de:	2200      	movs	r2, #0
 80057e0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80057e4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80057e8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80057ec:	4642      	mov	r2, r8
 80057ee:	464b      	mov	r3, r9
 80057f0:	1891      	adds	r1, r2, r2
 80057f2:	61b9      	str	r1, [r7, #24]
 80057f4:	415b      	adcs	r3, r3
 80057f6:	61fb      	str	r3, [r7, #28]
 80057f8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80057fc:	4641      	mov	r1, r8
 80057fe:	1851      	adds	r1, r2, r1
 8005800:	6139      	str	r1, [r7, #16]
 8005802:	4649      	mov	r1, r9
 8005804:	414b      	adcs	r3, r1
 8005806:	617b      	str	r3, [r7, #20]
 8005808:	f04f 0200 	mov.w	r2, #0
 800580c:	f04f 0300 	mov.w	r3, #0
 8005810:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005814:	4659      	mov	r1, fp
 8005816:	00cb      	lsls	r3, r1, #3
 8005818:	4651      	mov	r1, sl
 800581a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800581e:	4651      	mov	r1, sl
 8005820:	00ca      	lsls	r2, r1, #3
 8005822:	4610      	mov	r0, r2
 8005824:	4619      	mov	r1, r3
 8005826:	4603      	mov	r3, r0
 8005828:	4642      	mov	r2, r8
 800582a:	189b      	adds	r3, r3, r2
 800582c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005830:	464b      	mov	r3, r9
 8005832:	460a      	mov	r2, r1
 8005834:	eb42 0303 	adc.w	r3, r2, r3
 8005838:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800583c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005840:	685b      	ldr	r3, [r3, #4]
 8005842:	2200      	movs	r2, #0
 8005844:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005846:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005848:	f04f 0200 	mov.w	r2, #0
 800584c:	f04f 0300 	mov.w	r3, #0
 8005850:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005854:	4649      	mov	r1, r9
 8005856:	008b      	lsls	r3, r1, #2
 8005858:	4641      	mov	r1, r8
 800585a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800585e:	4641      	mov	r1, r8
 8005860:	008a      	lsls	r2, r1, #2
 8005862:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005866:	f7fa fd0b 	bl	8000280 <__aeabi_uldivmod>
 800586a:	4602      	mov	r2, r0
 800586c:	460b      	mov	r3, r1
 800586e:	4611      	mov	r1, r2
 8005870:	4b38      	ldr	r3, [pc, #224]	@ (8005954 <UART_SetConfig+0x4e4>)
 8005872:	fba3 2301 	umull	r2, r3, r3, r1
 8005876:	095b      	lsrs	r3, r3, #5
 8005878:	2264      	movs	r2, #100	@ 0x64
 800587a:	fb02 f303 	mul.w	r3, r2, r3
 800587e:	1acb      	subs	r3, r1, r3
 8005880:	011b      	lsls	r3, r3, #4
 8005882:	3332      	adds	r3, #50	@ 0x32
 8005884:	4a33      	ldr	r2, [pc, #204]	@ (8005954 <UART_SetConfig+0x4e4>)
 8005886:	fba2 2303 	umull	r2, r3, r2, r3
 800588a:	095b      	lsrs	r3, r3, #5
 800588c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005890:	441c      	add	r4, r3
 8005892:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005896:	2200      	movs	r2, #0
 8005898:	673b      	str	r3, [r7, #112]	@ 0x70
 800589a:	677a      	str	r2, [r7, #116]	@ 0x74
 800589c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80058a0:	4642      	mov	r2, r8
 80058a2:	464b      	mov	r3, r9
 80058a4:	1891      	adds	r1, r2, r2
 80058a6:	60b9      	str	r1, [r7, #8]
 80058a8:	415b      	adcs	r3, r3
 80058aa:	60fb      	str	r3, [r7, #12]
 80058ac:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80058b0:	4641      	mov	r1, r8
 80058b2:	1851      	adds	r1, r2, r1
 80058b4:	6039      	str	r1, [r7, #0]
 80058b6:	4649      	mov	r1, r9
 80058b8:	414b      	adcs	r3, r1
 80058ba:	607b      	str	r3, [r7, #4]
 80058bc:	f04f 0200 	mov.w	r2, #0
 80058c0:	f04f 0300 	mov.w	r3, #0
 80058c4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80058c8:	4659      	mov	r1, fp
 80058ca:	00cb      	lsls	r3, r1, #3
 80058cc:	4651      	mov	r1, sl
 80058ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80058d2:	4651      	mov	r1, sl
 80058d4:	00ca      	lsls	r2, r1, #3
 80058d6:	4610      	mov	r0, r2
 80058d8:	4619      	mov	r1, r3
 80058da:	4603      	mov	r3, r0
 80058dc:	4642      	mov	r2, r8
 80058de:	189b      	adds	r3, r3, r2
 80058e0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80058e2:	464b      	mov	r3, r9
 80058e4:	460a      	mov	r2, r1
 80058e6:	eb42 0303 	adc.w	r3, r2, r3
 80058ea:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80058ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80058f0:	685b      	ldr	r3, [r3, #4]
 80058f2:	2200      	movs	r2, #0
 80058f4:	663b      	str	r3, [r7, #96]	@ 0x60
 80058f6:	667a      	str	r2, [r7, #100]	@ 0x64
 80058f8:	f04f 0200 	mov.w	r2, #0
 80058fc:	f04f 0300 	mov.w	r3, #0
 8005900:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005904:	4649      	mov	r1, r9
 8005906:	008b      	lsls	r3, r1, #2
 8005908:	4641      	mov	r1, r8
 800590a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800590e:	4641      	mov	r1, r8
 8005910:	008a      	lsls	r2, r1, #2
 8005912:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005916:	f7fa fcb3 	bl	8000280 <__aeabi_uldivmod>
 800591a:	4602      	mov	r2, r0
 800591c:	460b      	mov	r3, r1
 800591e:	4b0d      	ldr	r3, [pc, #52]	@ (8005954 <UART_SetConfig+0x4e4>)
 8005920:	fba3 1302 	umull	r1, r3, r3, r2
 8005924:	095b      	lsrs	r3, r3, #5
 8005926:	2164      	movs	r1, #100	@ 0x64
 8005928:	fb01 f303 	mul.w	r3, r1, r3
 800592c:	1ad3      	subs	r3, r2, r3
 800592e:	011b      	lsls	r3, r3, #4
 8005930:	3332      	adds	r3, #50	@ 0x32
 8005932:	4a08      	ldr	r2, [pc, #32]	@ (8005954 <UART_SetConfig+0x4e4>)
 8005934:	fba2 2303 	umull	r2, r3, r2, r3
 8005938:	095b      	lsrs	r3, r3, #5
 800593a:	f003 020f 	and.w	r2, r3, #15
 800593e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	4422      	add	r2, r4
 8005946:	609a      	str	r2, [r3, #8]
}
 8005948:	bf00      	nop
 800594a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800594e:	46bd      	mov	sp, r7
 8005950:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005954:	51eb851f 	.word	0x51eb851f

08005958 <rand>:
 8005958:	4b16      	ldr	r3, [pc, #88]	@ (80059b4 <rand+0x5c>)
 800595a:	b510      	push	{r4, lr}
 800595c:	681c      	ldr	r4, [r3, #0]
 800595e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8005960:	b9b3      	cbnz	r3, 8005990 <rand+0x38>
 8005962:	2018      	movs	r0, #24
 8005964:	f000 fa2e 	bl	8005dc4 <malloc>
 8005968:	4602      	mov	r2, r0
 800596a:	6320      	str	r0, [r4, #48]	@ 0x30
 800596c:	b920      	cbnz	r0, 8005978 <rand+0x20>
 800596e:	4b12      	ldr	r3, [pc, #72]	@ (80059b8 <rand+0x60>)
 8005970:	4812      	ldr	r0, [pc, #72]	@ (80059bc <rand+0x64>)
 8005972:	2152      	movs	r1, #82	@ 0x52
 8005974:	f000 f9be 	bl	8005cf4 <__assert_func>
 8005978:	4911      	ldr	r1, [pc, #68]	@ (80059c0 <rand+0x68>)
 800597a:	4b12      	ldr	r3, [pc, #72]	@ (80059c4 <rand+0x6c>)
 800597c:	e9c0 1300 	strd	r1, r3, [r0]
 8005980:	4b11      	ldr	r3, [pc, #68]	@ (80059c8 <rand+0x70>)
 8005982:	6083      	str	r3, [r0, #8]
 8005984:	230b      	movs	r3, #11
 8005986:	8183      	strh	r3, [r0, #12]
 8005988:	2100      	movs	r1, #0
 800598a:	2001      	movs	r0, #1
 800598c:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8005990:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8005992:	480e      	ldr	r0, [pc, #56]	@ (80059cc <rand+0x74>)
 8005994:	690b      	ldr	r3, [r1, #16]
 8005996:	694c      	ldr	r4, [r1, #20]
 8005998:	4a0d      	ldr	r2, [pc, #52]	@ (80059d0 <rand+0x78>)
 800599a:	4358      	muls	r0, r3
 800599c:	fb02 0004 	mla	r0, r2, r4, r0
 80059a0:	fba3 3202 	umull	r3, r2, r3, r2
 80059a4:	3301      	adds	r3, #1
 80059a6:	eb40 0002 	adc.w	r0, r0, r2
 80059aa:	e9c1 3004 	strd	r3, r0, [r1, #16]
 80059ae:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80059b2:	bd10      	pop	{r4, pc}
 80059b4:	2000001c 	.word	0x2000001c
 80059b8:	080069f4 	.word	0x080069f4
 80059bc:	08006a0b 	.word	0x08006a0b
 80059c0:	abcd330e 	.word	0xabcd330e
 80059c4:	e66d1234 	.word	0xe66d1234
 80059c8:	0005deec 	.word	0x0005deec
 80059cc:	5851f42d 	.word	0x5851f42d
 80059d0:	4c957f2d 	.word	0x4c957f2d

080059d4 <std>:
 80059d4:	2300      	movs	r3, #0
 80059d6:	b510      	push	{r4, lr}
 80059d8:	4604      	mov	r4, r0
 80059da:	e9c0 3300 	strd	r3, r3, [r0]
 80059de:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80059e2:	6083      	str	r3, [r0, #8]
 80059e4:	8181      	strh	r1, [r0, #12]
 80059e6:	6643      	str	r3, [r0, #100]	@ 0x64
 80059e8:	81c2      	strh	r2, [r0, #14]
 80059ea:	6183      	str	r3, [r0, #24]
 80059ec:	4619      	mov	r1, r3
 80059ee:	2208      	movs	r2, #8
 80059f0:	305c      	adds	r0, #92	@ 0x5c
 80059f2:	f000 f8f4 	bl	8005bde <memset>
 80059f6:	4b0d      	ldr	r3, [pc, #52]	@ (8005a2c <std+0x58>)
 80059f8:	6263      	str	r3, [r4, #36]	@ 0x24
 80059fa:	4b0d      	ldr	r3, [pc, #52]	@ (8005a30 <std+0x5c>)
 80059fc:	62a3      	str	r3, [r4, #40]	@ 0x28
 80059fe:	4b0d      	ldr	r3, [pc, #52]	@ (8005a34 <std+0x60>)
 8005a00:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005a02:	4b0d      	ldr	r3, [pc, #52]	@ (8005a38 <std+0x64>)
 8005a04:	6323      	str	r3, [r4, #48]	@ 0x30
 8005a06:	4b0d      	ldr	r3, [pc, #52]	@ (8005a3c <std+0x68>)
 8005a08:	6224      	str	r4, [r4, #32]
 8005a0a:	429c      	cmp	r4, r3
 8005a0c:	d006      	beq.n	8005a1c <std+0x48>
 8005a0e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005a12:	4294      	cmp	r4, r2
 8005a14:	d002      	beq.n	8005a1c <std+0x48>
 8005a16:	33d0      	adds	r3, #208	@ 0xd0
 8005a18:	429c      	cmp	r4, r3
 8005a1a:	d105      	bne.n	8005a28 <std+0x54>
 8005a1c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005a20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a24:	f000 b954 	b.w	8005cd0 <__retarget_lock_init_recursive>
 8005a28:	bd10      	pop	{r4, pc}
 8005a2a:	bf00      	nop
 8005a2c:	08005b59 	.word	0x08005b59
 8005a30:	08005b7b 	.word	0x08005b7b
 8005a34:	08005bb3 	.word	0x08005bb3
 8005a38:	08005bd7 	.word	0x08005bd7
 8005a3c:	20000274 	.word	0x20000274

08005a40 <stdio_exit_handler>:
 8005a40:	4a02      	ldr	r2, [pc, #8]	@ (8005a4c <stdio_exit_handler+0xc>)
 8005a42:	4903      	ldr	r1, [pc, #12]	@ (8005a50 <stdio_exit_handler+0x10>)
 8005a44:	4803      	ldr	r0, [pc, #12]	@ (8005a54 <stdio_exit_handler+0x14>)
 8005a46:	f000 b869 	b.w	8005b1c <_fwalk_sglue>
 8005a4a:	bf00      	nop
 8005a4c:	20000010 	.word	0x20000010
 8005a50:	08006039 	.word	0x08006039
 8005a54:	20000020 	.word	0x20000020

08005a58 <cleanup_stdio>:
 8005a58:	6841      	ldr	r1, [r0, #4]
 8005a5a:	4b0c      	ldr	r3, [pc, #48]	@ (8005a8c <cleanup_stdio+0x34>)
 8005a5c:	4299      	cmp	r1, r3
 8005a5e:	b510      	push	{r4, lr}
 8005a60:	4604      	mov	r4, r0
 8005a62:	d001      	beq.n	8005a68 <cleanup_stdio+0x10>
 8005a64:	f000 fae8 	bl	8006038 <_fflush_r>
 8005a68:	68a1      	ldr	r1, [r4, #8]
 8005a6a:	4b09      	ldr	r3, [pc, #36]	@ (8005a90 <cleanup_stdio+0x38>)
 8005a6c:	4299      	cmp	r1, r3
 8005a6e:	d002      	beq.n	8005a76 <cleanup_stdio+0x1e>
 8005a70:	4620      	mov	r0, r4
 8005a72:	f000 fae1 	bl	8006038 <_fflush_r>
 8005a76:	68e1      	ldr	r1, [r4, #12]
 8005a78:	4b06      	ldr	r3, [pc, #24]	@ (8005a94 <cleanup_stdio+0x3c>)
 8005a7a:	4299      	cmp	r1, r3
 8005a7c:	d004      	beq.n	8005a88 <cleanup_stdio+0x30>
 8005a7e:	4620      	mov	r0, r4
 8005a80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a84:	f000 bad8 	b.w	8006038 <_fflush_r>
 8005a88:	bd10      	pop	{r4, pc}
 8005a8a:	bf00      	nop
 8005a8c:	20000274 	.word	0x20000274
 8005a90:	200002dc 	.word	0x200002dc
 8005a94:	20000344 	.word	0x20000344

08005a98 <global_stdio_init.part.0>:
 8005a98:	b510      	push	{r4, lr}
 8005a9a:	4b0b      	ldr	r3, [pc, #44]	@ (8005ac8 <global_stdio_init.part.0+0x30>)
 8005a9c:	4c0b      	ldr	r4, [pc, #44]	@ (8005acc <global_stdio_init.part.0+0x34>)
 8005a9e:	4a0c      	ldr	r2, [pc, #48]	@ (8005ad0 <global_stdio_init.part.0+0x38>)
 8005aa0:	601a      	str	r2, [r3, #0]
 8005aa2:	4620      	mov	r0, r4
 8005aa4:	2200      	movs	r2, #0
 8005aa6:	2104      	movs	r1, #4
 8005aa8:	f7ff ff94 	bl	80059d4 <std>
 8005aac:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005ab0:	2201      	movs	r2, #1
 8005ab2:	2109      	movs	r1, #9
 8005ab4:	f7ff ff8e 	bl	80059d4 <std>
 8005ab8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005abc:	2202      	movs	r2, #2
 8005abe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ac2:	2112      	movs	r1, #18
 8005ac4:	f7ff bf86 	b.w	80059d4 <std>
 8005ac8:	200003ac 	.word	0x200003ac
 8005acc:	20000274 	.word	0x20000274
 8005ad0:	08005a41 	.word	0x08005a41

08005ad4 <__sfp_lock_acquire>:
 8005ad4:	4801      	ldr	r0, [pc, #4]	@ (8005adc <__sfp_lock_acquire+0x8>)
 8005ad6:	f000 b8fc 	b.w	8005cd2 <__retarget_lock_acquire_recursive>
 8005ada:	bf00      	nop
 8005adc:	200003b5 	.word	0x200003b5

08005ae0 <__sfp_lock_release>:
 8005ae0:	4801      	ldr	r0, [pc, #4]	@ (8005ae8 <__sfp_lock_release+0x8>)
 8005ae2:	f000 b8f7 	b.w	8005cd4 <__retarget_lock_release_recursive>
 8005ae6:	bf00      	nop
 8005ae8:	200003b5 	.word	0x200003b5

08005aec <__sinit>:
 8005aec:	b510      	push	{r4, lr}
 8005aee:	4604      	mov	r4, r0
 8005af0:	f7ff fff0 	bl	8005ad4 <__sfp_lock_acquire>
 8005af4:	6a23      	ldr	r3, [r4, #32]
 8005af6:	b11b      	cbz	r3, 8005b00 <__sinit+0x14>
 8005af8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005afc:	f7ff bff0 	b.w	8005ae0 <__sfp_lock_release>
 8005b00:	4b04      	ldr	r3, [pc, #16]	@ (8005b14 <__sinit+0x28>)
 8005b02:	6223      	str	r3, [r4, #32]
 8005b04:	4b04      	ldr	r3, [pc, #16]	@ (8005b18 <__sinit+0x2c>)
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d1f5      	bne.n	8005af8 <__sinit+0xc>
 8005b0c:	f7ff ffc4 	bl	8005a98 <global_stdio_init.part.0>
 8005b10:	e7f2      	b.n	8005af8 <__sinit+0xc>
 8005b12:	bf00      	nop
 8005b14:	08005a59 	.word	0x08005a59
 8005b18:	200003ac 	.word	0x200003ac

08005b1c <_fwalk_sglue>:
 8005b1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005b20:	4607      	mov	r7, r0
 8005b22:	4688      	mov	r8, r1
 8005b24:	4614      	mov	r4, r2
 8005b26:	2600      	movs	r6, #0
 8005b28:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005b2c:	f1b9 0901 	subs.w	r9, r9, #1
 8005b30:	d505      	bpl.n	8005b3e <_fwalk_sglue+0x22>
 8005b32:	6824      	ldr	r4, [r4, #0]
 8005b34:	2c00      	cmp	r4, #0
 8005b36:	d1f7      	bne.n	8005b28 <_fwalk_sglue+0xc>
 8005b38:	4630      	mov	r0, r6
 8005b3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005b3e:	89ab      	ldrh	r3, [r5, #12]
 8005b40:	2b01      	cmp	r3, #1
 8005b42:	d907      	bls.n	8005b54 <_fwalk_sglue+0x38>
 8005b44:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005b48:	3301      	adds	r3, #1
 8005b4a:	d003      	beq.n	8005b54 <_fwalk_sglue+0x38>
 8005b4c:	4629      	mov	r1, r5
 8005b4e:	4638      	mov	r0, r7
 8005b50:	47c0      	blx	r8
 8005b52:	4306      	orrs	r6, r0
 8005b54:	3568      	adds	r5, #104	@ 0x68
 8005b56:	e7e9      	b.n	8005b2c <_fwalk_sglue+0x10>

08005b58 <__sread>:
 8005b58:	b510      	push	{r4, lr}
 8005b5a:	460c      	mov	r4, r1
 8005b5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b60:	f000 f868 	bl	8005c34 <_read_r>
 8005b64:	2800      	cmp	r0, #0
 8005b66:	bfab      	itete	ge
 8005b68:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005b6a:	89a3      	ldrhlt	r3, [r4, #12]
 8005b6c:	181b      	addge	r3, r3, r0
 8005b6e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005b72:	bfac      	ite	ge
 8005b74:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005b76:	81a3      	strhlt	r3, [r4, #12]
 8005b78:	bd10      	pop	{r4, pc}

08005b7a <__swrite>:
 8005b7a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b7e:	461f      	mov	r7, r3
 8005b80:	898b      	ldrh	r3, [r1, #12]
 8005b82:	05db      	lsls	r3, r3, #23
 8005b84:	4605      	mov	r5, r0
 8005b86:	460c      	mov	r4, r1
 8005b88:	4616      	mov	r6, r2
 8005b8a:	d505      	bpl.n	8005b98 <__swrite+0x1e>
 8005b8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b90:	2302      	movs	r3, #2
 8005b92:	2200      	movs	r2, #0
 8005b94:	f000 f83c 	bl	8005c10 <_lseek_r>
 8005b98:	89a3      	ldrh	r3, [r4, #12]
 8005b9a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005b9e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005ba2:	81a3      	strh	r3, [r4, #12]
 8005ba4:	4632      	mov	r2, r6
 8005ba6:	463b      	mov	r3, r7
 8005ba8:	4628      	mov	r0, r5
 8005baa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005bae:	f000 b853 	b.w	8005c58 <_write_r>

08005bb2 <__sseek>:
 8005bb2:	b510      	push	{r4, lr}
 8005bb4:	460c      	mov	r4, r1
 8005bb6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005bba:	f000 f829 	bl	8005c10 <_lseek_r>
 8005bbe:	1c43      	adds	r3, r0, #1
 8005bc0:	89a3      	ldrh	r3, [r4, #12]
 8005bc2:	bf15      	itete	ne
 8005bc4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005bc6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005bca:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005bce:	81a3      	strheq	r3, [r4, #12]
 8005bd0:	bf18      	it	ne
 8005bd2:	81a3      	strhne	r3, [r4, #12]
 8005bd4:	bd10      	pop	{r4, pc}

08005bd6 <__sclose>:
 8005bd6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005bda:	f000 b809 	b.w	8005bf0 <_close_r>

08005bde <memset>:
 8005bde:	4402      	add	r2, r0
 8005be0:	4603      	mov	r3, r0
 8005be2:	4293      	cmp	r3, r2
 8005be4:	d100      	bne.n	8005be8 <memset+0xa>
 8005be6:	4770      	bx	lr
 8005be8:	f803 1b01 	strb.w	r1, [r3], #1
 8005bec:	e7f9      	b.n	8005be2 <memset+0x4>
	...

08005bf0 <_close_r>:
 8005bf0:	b538      	push	{r3, r4, r5, lr}
 8005bf2:	4d06      	ldr	r5, [pc, #24]	@ (8005c0c <_close_r+0x1c>)
 8005bf4:	2300      	movs	r3, #0
 8005bf6:	4604      	mov	r4, r0
 8005bf8:	4608      	mov	r0, r1
 8005bfa:	602b      	str	r3, [r5, #0]
 8005bfc:	f7fb ff90 	bl	8001b20 <_close>
 8005c00:	1c43      	adds	r3, r0, #1
 8005c02:	d102      	bne.n	8005c0a <_close_r+0x1a>
 8005c04:	682b      	ldr	r3, [r5, #0]
 8005c06:	b103      	cbz	r3, 8005c0a <_close_r+0x1a>
 8005c08:	6023      	str	r3, [r4, #0]
 8005c0a:	bd38      	pop	{r3, r4, r5, pc}
 8005c0c:	200003b0 	.word	0x200003b0

08005c10 <_lseek_r>:
 8005c10:	b538      	push	{r3, r4, r5, lr}
 8005c12:	4d07      	ldr	r5, [pc, #28]	@ (8005c30 <_lseek_r+0x20>)
 8005c14:	4604      	mov	r4, r0
 8005c16:	4608      	mov	r0, r1
 8005c18:	4611      	mov	r1, r2
 8005c1a:	2200      	movs	r2, #0
 8005c1c:	602a      	str	r2, [r5, #0]
 8005c1e:	461a      	mov	r2, r3
 8005c20:	f7fb ffa5 	bl	8001b6e <_lseek>
 8005c24:	1c43      	adds	r3, r0, #1
 8005c26:	d102      	bne.n	8005c2e <_lseek_r+0x1e>
 8005c28:	682b      	ldr	r3, [r5, #0]
 8005c2a:	b103      	cbz	r3, 8005c2e <_lseek_r+0x1e>
 8005c2c:	6023      	str	r3, [r4, #0]
 8005c2e:	bd38      	pop	{r3, r4, r5, pc}
 8005c30:	200003b0 	.word	0x200003b0

08005c34 <_read_r>:
 8005c34:	b538      	push	{r3, r4, r5, lr}
 8005c36:	4d07      	ldr	r5, [pc, #28]	@ (8005c54 <_read_r+0x20>)
 8005c38:	4604      	mov	r4, r0
 8005c3a:	4608      	mov	r0, r1
 8005c3c:	4611      	mov	r1, r2
 8005c3e:	2200      	movs	r2, #0
 8005c40:	602a      	str	r2, [r5, #0]
 8005c42:	461a      	mov	r2, r3
 8005c44:	f7fb ff33 	bl	8001aae <_read>
 8005c48:	1c43      	adds	r3, r0, #1
 8005c4a:	d102      	bne.n	8005c52 <_read_r+0x1e>
 8005c4c:	682b      	ldr	r3, [r5, #0]
 8005c4e:	b103      	cbz	r3, 8005c52 <_read_r+0x1e>
 8005c50:	6023      	str	r3, [r4, #0]
 8005c52:	bd38      	pop	{r3, r4, r5, pc}
 8005c54:	200003b0 	.word	0x200003b0

08005c58 <_write_r>:
 8005c58:	b538      	push	{r3, r4, r5, lr}
 8005c5a:	4d07      	ldr	r5, [pc, #28]	@ (8005c78 <_write_r+0x20>)
 8005c5c:	4604      	mov	r4, r0
 8005c5e:	4608      	mov	r0, r1
 8005c60:	4611      	mov	r1, r2
 8005c62:	2200      	movs	r2, #0
 8005c64:	602a      	str	r2, [r5, #0]
 8005c66:	461a      	mov	r2, r3
 8005c68:	f7fb ff3e 	bl	8001ae8 <_write>
 8005c6c:	1c43      	adds	r3, r0, #1
 8005c6e:	d102      	bne.n	8005c76 <_write_r+0x1e>
 8005c70:	682b      	ldr	r3, [r5, #0]
 8005c72:	b103      	cbz	r3, 8005c76 <_write_r+0x1e>
 8005c74:	6023      	str	r3, [r4, #0]
 8005c76:	bd38      	pop	{r3, r4, r5, pc}
 8005c78:	200003b0 	.word	0x200003b0

08005c7c <__errno>:
 8005c7c:	4b01      	ldr	r3, [pc, #4]	@ (8005c84 <__errno+0x8>)
 8005c7e:	6818      	ldr	r0, [r3, #0]
 8005c80:	4770      	bx	lr
 8005c82:	bf00      	nop
 8005c84:	2000001c 	.word	0x2000001c

08005c88 <__libc_init_array>:
 8005c88:	b570      	push	{r4, r5, r6, lr}
 8005c8a:	4d0d      	ldr	r5, [pc, #52]	@ (8005cc0 <__libc_init_array+0x38>)
 8005c8c:	4c0d      	ldr	r4, [pc, #52]	@ (8005cc4 <__libc_init_array+0x3c>)
 8005c8e:	1b64      	subs	r4, r4, r5
 8005c90:	10a4      	asrs	r4, r4, #2
 8005c92:	2600      	movs	r6, #0
 8005c94:	42a6      	cmp	r6, r4
 8005c96:	d109      	bne.n	8005cac <__libc_init_array+0x24>
 8005c98:	4d0b      	ldr	r5, [pc, #44]	@ (8005cc8 <__libc_init_array+0x40>)
 8005c9a:	4c0c      	ldr	r4, [pc, #48]	@ (8005ccc <__libc_init_array+0x44>)
 8005c9c:	f000 fe46 	bl	800692c <_init>
 8005ca0:	1b64      	subs	r4, r4, r5
 8005ca2:	10a4      	asrs	r4, r4, #2
 8005ca4:	2600      	movs	r6, #0
 8005ca6:	42a6      	cmp	r6, r4
 8005ca8:	d105      	bne.n	8005cb6 <__libc_init_array+0x2e>
 8005caa:	bd70      	pop	{r4, r5, r6, pc}
 8005cac:	f855 3b04 	ldr.w	r3, [r5], #4
 8005cb0:	4798      	blx	r3
 8005cb2:	3601      	adds	r6, #1
 8005cb4:	e7ee      	b.n	8005c94 <__libc_init_array+0xc>
 8005cb6:	f855 3b04 	ldr.w	r3, [r5], #4
 8005cba:	4798      	blx	r3
 8005cbc:	3601      	adds	r6, #1
 8005cbe:	e7f2      	b.n	8005ca6 <__libc_init_array+0x1e>
 8005cc0:	08006adc 	.word	0x08006adc
 8005cc4:	08006adc 	.word	0x08006adc
 8005cc8:	08006adc 	.word	0x08006adc
 8005ccc:	08006ae0 	.word	0x08006ae0

08005cd0 <__retarget_lock_init_recursive>:
 8005cd0:	4770      	bx	lr

08005cd2 <__retarget_lock_acquire_recursive>:
 8005cd2:	4770      	bx	lr

08005cd4 <__retarget_lock_release_recursive>:
 8005cd4:	4770      	bx	lr

08005cd6 <memcpy>:
 8005cd6:	440a      	add	r2, r1
 8005cd8:	4291      	cmp	r1, r2
 8005cda:	f100 33ff 	add.w	r3, r0, #4294967295
 8005cde:	d100      	bne.n	8005ce2 <memcpy+0xc>
 8005ce0:	4770      	bx	lr
 8005ce2:	b510      	push	{r4, lr}
 8005ce4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005ce8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005cec:	4291      	cmp	r1, r2
 8005cee:	d1f9      	bne.n	8005ce4 <memcpy+0xe>
 8005cf0:	bd10      	pop	{r4, pc}
	...

08005cf4 <__assert_func>:
 8005cf4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005cf6:	4614      	mov	r4, r2
 8005cf8:	461a      	mov	r2, r3
 8005cfa:	4b09      	ldr	r3, [pc, #36]	@ (8005d20 <__assert_func+0x2c>)
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	4605      	mov	r5, r0
 8005d00:	68d8      	ldr	r0, [r3, #12]
 8005d02:	b14c      	cbz	r4, 8005d18 <__assert_func+0x24>
 8005d04:	4b07      	ldr	r3, [pc, #28]	@ (8005d24 <__assert_func+0x30>)
 8005d06:	9100      	str	r1, [sp, #0]
 8005d08:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005d0c:	4906      	ldr	r1, [pc, #24]	@ (8005d28 <__assert_func+0x34>)
 8005d0e:	462b      	mov	r3, r5
 8005d10:	f000 f9ba 	bl	8006088 <fiprintf>
 8005d14:	f000 f9da 	bl	80060cc <abort>
 8005d18:	4b04      	ldr	r3, [pc, #16]	@ (8005d2c <__assert_func+0x38>)
 8005d1a:	461c      	mov	r4, r3
 8005d1c:	e7f3      	b.n	8005d06 <__assert_func+0x12>
 8005d1e:	bf00      	nop
 8005d20:	2000001c 	.word	0x2000001c
 8005d24:	08006a63 	.word	0x08006a63
 8005d28:	08006a70 	.word	0x08006a70
 8005d2c:	08006a9e 	.word	0x08006a9e

08005d30 <_free_r>:
 8005d30:	b538      	push	{r3, r4, r5, lr}
 8005d32:	4605      	mov	r5, r0
 8005d34:	2900      	cmp	r1, #0
 8005d36:	d041      	beq.n	8005dbc <_free_r+0x8c>
 8005d38:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005d3c:	1f0c      	subs	r4, r1, #4
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	bfb8      	it	lt
 8005d42:	18e4      	addlt	r4, r4, r3
 8005d44:	f000 f8e8 	bl	8005f18 <__malloc_lock>
 8005d48:	4a1d      	ldr	r2, [pc, #116]	@ (8005dc0 <_free_r+0x90>)
 8005d4a:	6813      	ldr	r3, [r2, #0]
 8005d4c:	b933      	cbnz	r3, 8005d5c <_free_r+0x2c>
 8005d4e:	6063      	str	r3, [r4, #4]
 8005d50:	6014      	str	r4, [r2, #0]
 8005d52:	4628      	mov	r0, r5
 8005d54:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005d58:	f000 b8e4 	b.w	8005f24 <__malloc_unlock>
 8005d5c:	42a3      	cmp	r3, r4
 8005d5e:	d908      	bls.n	8005d72 <_free_r+0x42>
 8005d60:	6820      	ldr	r0, [r4, #0]
 8005d62:	1821      	adds	r1, r4, r0
 8005d64:	428b      	cmp	r3, r1
 8005d66:	bf01      	itttt	eq
 8005d68:	6819      	ldreq	r1, [r3, #0]
 8005d6a:	685b      	ldreq	r3, [r3, #4]
 8005d6c:	1809      	addeq	r1, r1, r0
 8005d6e:	6021      	streq	r1, [r4, #0]
 8005d70:	e7ed      	b.n	8005d4e <_free_r+0x1e>
 8005d72:	461a      	mov	r2, r3
 8005d74:	685b      	ldr	r3, [r3, #4]
 8005d76:	b10b      	cbz	r3, 8005d7c <_free_r+0x4c>
 8005d78:	42a3      	cmp	r3, r4
 8005d7a:	d9fa      	bls.n	8005d72 <_free_r+0x42>
 8005d7c:	6811      	ldr	r1, [r2, #0]
 8005d7e:	1850      	adds	r0, r2, r1
 8005d80:	42a0      	cmp	r0, r4
 8005d82:	d10b      	bne.n	8005d9c <_free_r+0x6c>
 8005d84:	6820      	ldr	r0, [r4, #0]
 8005d86:	4401      	add	r1, r0
 8005d88:	1850      	adds	r0, r2, r1
 8005d8a:	4283      	cmp	r3, r0
 8005d8c:	6011      	str	r1, [r2, #0]
 8005d8e:	d1e0      	bne.n	8005d52 <_free_r+0x22>
 8005d90:	6818      	ldr	r0, [r3, #0]
 8005d92:	685b      	ldr	r3, [r3, #4]
 8005d94:	6053      	str	r3, [r2, #4]
 8005d96:	4408      	add	r0, r1
 8005d98:	6010      	str	r0, [r2, #0]
 8005d9a:	e7da      	b.n	8005d52 <_free_r+0x22>
 8005d9c:	d902      	bls.n	8005da4 <_free_r+0x74>
 8005d9e:	230c      	movs	r3, #12
 8005da0:	602b      	str	r3, [r5, #0]
 8005da2:	e7d6      	b.n	8005d52 <_free_r+0x22>
 8005da4:	6820      	ldr	r0, [r4, #0]
 8005da6:	1821      	adds	r1, r4, r0
 8005da8:	428b      	cmp	r3, r1
 8005daa:	bf04      	itt	eq
 8005dac:	6819      	ldreq	r1, [r3, #0]
 8005dae:	685b      	ldreq	r3, [r3, #4]
 8005db0:	6063      	str	r3, [r4, #4]
 8005db2:	bf04      	itt	eq
 8005db4:	1809      	addeq	r1, r1, r0
 8005db6:	6021      	streq	r1, [r4, #0]
 8005db8:	6054      	str	r4, [r2, #4]
 8005dba:	e7ca      	b.n	8005d52 <_free_r+0x22>
 8005dbc:	bd38      	pop	{r3, r4, r5, pc}
 8005dbe:	bf00      	nop
 8005dc0:	200003bc 	.word	0x200003bc

08005dc4 <malloc>:
 8005dc4:	4b02      	ldr	r3, [pc, #8]	@ (8005dd0 <malloc+0xc>)
 8005dc6:	4601      	mov	r1, r0
 8005dc8:	6818      	ldr	r0, [r3, #0]
 8005dca:	f000 b825 	b.w	8005e18 <_malloc_r>
 8005dce:	bf00      	nop
 8005dd0:	2000001c 	.word	0x2000001c

08005dd4 <sbrk_aligned>:
 8005dd4:	b570      	push	{r4, r5, r6, lr}
 8005dd6:	4e0f      	ldr	r6, [pc, #60]	@ (8005e14 <sbrk_aligned+0x40>)
 8005dd8:	460c      	mov	r4, r1
 8005dda:	6831      	ldr	r1, [r6, #0]
 8005ddc:	4605      	mov	r5, r0
 8005dde:	b911      	cbnz	r1, 8005de6 <sbrk_aligned+0x12>
 8005de0:	f000 f964 	bl	80060ac <_sbrk_r>
 8005de4:	6030      	str	r0, [r6, #0]
 8005de6:	4621      	mov	r1, r4
 8005de8:	4628      	mov	r0, r5
 8005dea:	f000 f95f 	bl	80060ac <_sbrk_r>
 8005dee:	1c43      	adds	r3, r0, #1
 8005df0:	d103      	bne.n	8005dfa <sbrk_aligned+0x26>
 8005df2:	f04f 34ff 	mov.w	r4, #4294967295
 8005df6:	4620      	mov	r0, r4
 8005df8:	bd70      	pop	{r4, r5, r6, pc}
 8005dfa:	1cc4      	adds	r4, r0, #3
 8005dfc:	f024 0403 	bic.w	r4, r4, #3
 8005e00:	42a0      	cmp	r0, r4
 8005e02:	d0f8      	beq.n	8005df6 <sbrk_aligned+0x22>
 8005e04:	1a21      	subs	r1, r4, r0
 8005e06:	4628      	mov	r0, r5
 8005e08:	f000 f950 	bl	80060ac <_sbrk_r>
 8005e0c:	3001      	adds	r0, #1
 8005e0e:	d1f2      	bne.n	8005df6 <sbrk_aligned+0x22>
 8005e10:	e7ef      	b.n	8005df2 <sbrk_aligned+0x1e>
 8005e12:	bf00      	nop
 8005e14:	200003b8 	.word	0x200003b8

08005e18 <_malloc_r>:
 8005e18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005e1c:	1ccd      	adds	r5, r1, #3
 8005e1e:	f025 0503 	bic.w	r5, r5, #3
 8005e22:	3508      	adds	r5, #8
 8005e24:	2d0c      	cmp	r5, #12
 8005e26:	bf38      	it	cc
 8005e28:	250c      	movcc	r5, #12
 8005e2a:	2d00      	cmp	r5, #0
 8005e2c:	4606      	mov	r6, r0
 8005e2e:	db01      	blt.n	8005e34 <_malloc_r+0x1c>
 8005e30:	42a9      	cmp	r1, r5
 8005e32:	d904      	bls.n	8005e3e <_malloc_r+0x26>
 8005e34:	230c      	movs	r3, #12
 8005e36:	6033      	str	r3, [r6, #0]
 8005e38:	2000      	movs	r0, #0
 8005e3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005e3e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005f14 <_malloc_r+0xfc>
 8005e42:	f000 f869 	bl	8005f18 <__malloc_lock>
 8005e46:	f8d8 3000 	ldr.w	r3, [r8]
 8005e4a:	461c      	mov	r4, r3
 8005e4c:	bb44      	cbnz	r4, 8005ea0 <_malloc_r+0x88>
 8005e4e:	4629      	mov	r1, r5
 8005e50:	4630      	mov	r0, r6
 8005e52:	f7ff ffbf 	bl	8005dd4 <sbrk_aligned>
 8005e56:	1c43      	adds	r3, r0, #1
 8005e58:	4604      	mov	r4, r0
 8005e5a:	d158      	bne.n	8005f0e <_malloc_r+0xf6>
 8005e5c:	f8d8 4000 	ldr.w	r4, [r8]
 8005e60:	4627      	mov	r7, r4
 8005e62:	2f00      	cmp	r7, #0
 8005e64:	d143      	bne.n	8005eee <_malloc_r+0xd6>
 8005e66:	2c00      	cmp	r4, #0
 8005e68:	d04b      	beq.n	8005f02 <_malloc_r+0xea>
 8005e6a:	6823      	ldr	r3, [r4, #0]
 8005e6c:	4639      	mov	r1, r7
 8005e6e:	4630      	mov	r0, r6
 8005e70:	eb04 0903 	add.w	r9, r4, r3
 8005e74:	f000 f91a 	bl	80060ac <_sbrk_r>
 8005e78:	4581      	cmp	r9, r0
 8005e7a:	d142      	bne.n	8005f02 <_malloc_r+0xea>
 8005e7c:	6821      	ldr	r1, [r4, #0]
 8005e7e:	1a6d      	subs	r5, r5, r1
 8005e80:	4629      	mov	r1, r5
 8005e82:	4630      	mov	r0, r6
 8005e84:	f7ff ffa6 	bl	8005dd4 <sbrk_aligned>
 8005e88:	3001      	adds	r0, #1
 8005e8a:	d03a      	beq.n	8005f02 <_malloc_r+0xea>
 8005e8c:	6823      	ldr	r3, [r4, #0]
 8005e8e:	442b      	add	r3, r5
 8005e90:	6023      	str	r3, [r4, #0]
 8005e92:	f8d8 3000 	ldr.w	r3, [r8]
 8005e96:	685a      	ldr	r2, [r3, #4]
 8005e98:	bb62      	cbnz	r2, 8005ef4 <_malloc_r+0xdc>
 8005e9a:	f8c8 7000 	str.w	r7, [r8]
 8005e9e:	e00f      	b.n	8005ec0 <_malloc_r+0xa8>
 8005ea0:	6822      	ldr	r2, [r4, #0]
 8005ea2:	1b52      	subs	r2, r2, r5
 8005ea4:	d420      	bmi.n	8005ee8 <_malloc_r+0xd0>
 8005ea6:	2a0b      	cmp	r2, #11
 8005ea8:	d917      	bls.n	8005eda <_malloc_r+0xc2>
 8005eaa:	1961      	adds	r1, r4, r5
 8005eac:	42a3      	cmp	r3, r4
 8005eae:	6025      	str	r5, [r4, #0]
 8005eb0:	bf18      	it	ne
 8005eb2:	6059      	strne	r1, [r3, #4]
 8005eb4:	6863      	ldr	r3, [r4, #4]
 8005eb6:	bf08      	it	eq
 8005eb8:	f8c8 1000 	streq.w	r1, [r8]
 8005ebc:	5162      	str	r2, [r4, r5]
 8005ebe:	604b      	str	r3, [r1, #4]
 8005ec0:	4630      	mov	r0, r6
 8005ec2:	f000 f82f 	bl	8005f24 <__malloc_unlock>
 8005ec6:	f104 000b 	add.w	r0, r4, #11
 8005eca:	1d23      	adds	r3, r4, #4
 8005ecc:	f020 0007 	bic.w	r0, r0, #7
 8005ed0:	1ac2      	subs	r2, r0, r3
 8005ed2:	bf1c      	itt	ne
 8005ed4:	1a1b      	subne	r3, r3, r0
 8005ed6:	50a3      	strne	r3, [r4, r2]
 8005ed8:	e7af      	b.n	8005e3a <_malloc_r+0x22>
 8005eda:	6862      	ldr	r2, [r4, #4]
 8005edc:	42a3      	cmp	r3, r4
 8005ede:	bf0c      	ite	eq
 8005ee0:	f8c8 2000 	streq.w	r2, [r8]
 8005ee4:	605a      	strne	r2, [r3, #4]
 8005ee6:	e7eb      	b.n	8005ec0 <_malloc_r+0xa8>
 8005ee8:	4623      	mov	r3, r4
 8005eea:	6864      	ldr	r4, [r4, #4]
 8005eec:	e7ae      	b.n	8005e4c <_malloc_r+0x34>
 8005eee:	463c      	mov	r4, r7
 8005ef0:	687f      	ldr	r7, [r7, #4]
 8005ef2:	e7b6      	b.n	8005e62 <_malloc_r+0x4a>
 8005ef4:	461a      	mov	r2, r3
 8005ef6:	685b      	ldr	r3, [r3, #4]
 8005ef8:	42a3      	cmp	r3, r4
 8005efa:	d1fb      	bne.n	8005ef4 <_malloc_r+0xdc>
 8005efc:	2300      	movs	r3, #0
 8005efe:	6053      	str	r3, [r2, #4]
 8005f00:	e7de      	b.n	8005ec0 <_malloc_r+0xa8>
 8005f02:	230c      	movs	r3, #12
 8005f04:	6033      	str	r3, [r6, #0]
 8005f06:	4630      	mov	r0, r6
 8005f08:	f000 f80c 	bl	8005f24 <__malloc_unlock>
 8005f0c:	e794      	b.n	8005e38 <_malloc_r+0x20>
 8005f0e:	6005      	str	r5, [r0, #0]
 8005f10:	e7d6      	b.n	8005ec0 <_malloc_r+0xa8>
 8005f12:	bf00      	nop
 8005f14:	200003bc 	.word	0x200003bc

08005f18 <__malloc_lock>:
 8005f18:	4801      	ldr	r0, [pc, #4]	@ (8005f20 <__malloc_lock+0x8>)
 8005f1a:	f7ff beda 	b.w	8005cd2 <__retarget_lock_acquire_recursive>
 8005f1e:	bf00      	nop
 8005f20:	200003b4 	.word	0x200003b4

08005f24 <__malloc_unlock>:
 8005f24:	4801      	ldr	r0, [pc, #4]	@ (8005f2c <__malloc_unlock+0x8>)
 8005f26:	f7ff bed5 	b.w	8005cd4 <__retarget_lock_release_recursive>
 8005f2a:	bf00      	nop
 8005f2c:	200003b4 	.word	0x200003b4

08005f30 <__sflush_r>:
 8005f30:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005f34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005f38:	0716      	lsls	r6, r2, #28
 8005f3a:	4605      	mov	r5, r0
 8005f3c:	460c      	mov	r4, r1
 8005f3e:	d454      	bmi.n	8005fea <__sflush_r+0xba>
 8005f40:	684b      	ldr	r3, [r1, #4]
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	dc02      	bgt.n	8005f4c <__sflush_r+0x1c>
 8005f46:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	dd48      	ble.n	8005fde <__sflush_r+0xae>
 8005f4c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005f4e:	2e00      	cmp	r6, #0
 8005f50:	d045      	beq.n	8005fde <__sflush_r+0xae>
 8005f52:	2300      	movs	r3, #0
 8005f54:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005f58:	682f      	ldr	r7, [r5, #0]
 8005f5a:	6a21      	ldr	r1, [r4, #32]
 8005f5c:	602b      	str	r3, [r5, #0]
 8005f5e:	d030      	beq.n	8005fc2 <__sflush_r+0x92>
 8005f60:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005f62:	89a3      	ldrh	r3, [r4, #12]
 8005f64:	0759      	lsls	r1, r3, #29
 8005f66:	d505      	bpl.n	8005f74 <__sflush_r+0x44>
 8005f68:	6863      	ldr	r3, [r4, #4]
 8005f6a:	1ad2      	subs	r2, r2, r3
 8005f6c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005f6e:	b10b      	cbz	r3, 8005f74 <__sflush_r+0x44>
 8005f70:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005f72:	1ad2      	subs	r2, r2, r3
 8005f74:	2300      	movs	r3, #0
 8005f76:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005f78:	6a21      	ldr	r1, [r4, #32]
 8005f7a:	4628      	mov	r0, r5
 8005f7c:	47b0      	blx	r6
 8005f7e:	1c43      	adds	r3, r0, #1
 8005f80:	89a3      	ldrh	r3, [r4, #12]
 8005f82:	d106      	bne.n	8005f92 <__sflush_r+0x62>
 8005f84:	6829      	ldr	r1, [r5, #0]
 8005f86:	291d      	cmp	r1, #29
 8005f88:	d82b      	bhi.n	8005fe2 <__sflush_r+0xb2>
 8005f8a:	4a2a      	ldr	r2, [pc, #168]	@ (8006034 <__sflush_r+0x104>)
 8005f8c:	40ca      	lsrs	r2, r1
 8005f8e:	07d6      	lsls	r6, r2, #31
 8005f90:	d527      	bpl.n	8005fe2 <__sflush_r+0xb2>
 8005f92:	2200      	movs	r2, #0
 8005f94:	6062      	str	r2, [r4, #4]
 8005f96:	04d9      	lsls	r1, r3, #19
 8005f98:	6922      	ldr	r2, [r4, #16]
 8005f9a:	6022      	str	r2, [r4, #0]
 8005f9c:	d504      	bpl.n	8005fa8 <__sflush_r+0x78>
 8005f9e:	1c42      	adds	r2, r0, #1
 8005fa0:	d101      	bne.n	8005fa6 <__sflush_r+0x76>
 8005fa2:	682b      	ldr	r3, [r5, #0]
 8005fa4:	b903      	cbnz	r3, 8005fa8 <__sflush_r+0x78>
 8005fa6:	6560      	str	r0, [r4, #84]	@ 0x54
 8005fa8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005faa:	602f      	str	r7, [r5, #0]
 8005fac:	b1b9      	cbz	r1, 8005fde <__sflush_r+0xae>
 8005fae:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005fb2:	4299      	cmp	r1, r3
 8005fb4:	d002      	beq.n	8005fbc <__sflush_r+0x8c>
 8005fb6:	4628      	mov	r0, r5
 8005fb8:	f7ff feba 	bl	8005d30 <_free_r>
 8005fbc:	2300      	movs	r3, #0
 8005fbe:	6363      	str	r3, [r4, #52]	@ 0x34
 8005fc0:	e00d      	b.n	8005fde <__sflush_r+0xae>
 8005fc2:	2301      	movs	r3, #1
 8005fc4:	4628      	mov	r0, r5
 8005fc6:	47b0      	blx	r6
 8005fc8:	4602      	mov	r2, r0
 8005fca:	1c50      	adds	r0, r2, #1
 8005fcc:	d1c9      	bne.n	8005f62 <__sflush_r+0x32>
 8005fce:	682b      	ldr	r3, [r5, #0]
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d0c6      	beq.n	8005f62 <__sflush_r+0x32>
 8005fd4:	2b1d      	cmp	r3, #29
 8005fd6:	d001      	beq.n	8005fdc <__sflush_r+0xac>
 8005fd8:	2b16      	cmp	r3, #22
 8005fda:	d11e      	bne.n	800601a <__sflush_r+0xea>
 8005fdc:	602f      	str	r7, [r5, #0]
 8005fde:	2000      	movs	r0, #0
 8005fe0:	e022      	b.n	8006028 <__sflush_r+0xf8>
 8005fe2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005fe6:	b21b      	sxth	r3, r3
 8005fe8:	e01b      	b.n	8006022 <__sflush_r+0xf2>
 8005fea:	690f      	ldr	r7, [r1, #16]
 8005fec:	2f00      	cmp	r7, #0
 8005fee:	d0f6      	beq.n	8005fde <__sflush_r+0xae>
 8005ff0:	0793      	lsls	r3, r2, #30
 8005ff2:	680e      	ldr	r6, [r1, #0]
 8005ff4:	bf08      	it	eq
 8005ff6:	694b      	ldreq	r3, [r1, #20]
 8005ff8:	600f      	str	r7, [r1, #0]
 8005ffa:	bf18      	it	ne
 8005ffc:	2300      	movne	r3, #0
 8005ffe:	eba6 0807 	sub.w	r8, r6, r7
 8006002:	608b      	str	r3, [r1, #8]
 8006004:	f1b8 0f00 	cmp.w	r8, #0
 8006008:	dde9      	ble.n	8005fde <__sflush_r+0xae>
 800600a:	6a21      	ldr	r1, [r4, #32]
 800600c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800600e:	4643      	mov	r3, r8
 8006010:	463a      	mov	r2, r7
 8006012:	4628      	mov	r0, r5
 8006014:	47b0      	blx	r6
 8006016:	2800      	cmp	r0, #0
 8006018:	dc08      	bgt.n	800602c <__sflush_r+0xfc>
 800601a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800601e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006022:	81a3      	strh	r3, [r4, #12]
 8006024:	f04f 30ff 	mov.w	r0, #4294967295
 8006028:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800602c:	4407      	add	r7, r0
 800602e:	eba8 0800 	sub.w	r8, r8, r0
 8006032:	e7e7      	b.n	8006004 <__sflush_r+0xd4>
 8006034:	20400001 	.word	0x20400001

08006038 <_fflush_r>:
 8006038:	b538      	push	{r3, r4, r5, lr}
 800603a:	690b      	ldr	r3, [r1, #16]
 800603c:	4605      	mov	r5, r0
 800603e:	460c      	mov	r4, r1
 8006040:	b913      	cbnz	r3, 8006048 <_fflush_r+0x10>
 8006042:	2500      	movs	r5, #0
 8006044:	4628      	mov	r0, r5
 8006046:	bd38      	pop	{r3, r4, r5, pc}
 8006048:	b118      	cbz	r0, 8006052 <_fflush_r+0x1a>
 800604a:	6a03      	ldr	r3, [r0, #32]
 800604c:	b90b      	cbnz	r3, 8006052 <_fflush_r+0x1a>
 800604e:	f7ff fd4d 	bl	8005aec <__sinit>
 8006052:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006056:	2b00      	cmp	r3, #0
 8006058:	d0f3      	beq.n	8006042 <_fflush_r+0xa>
 800605a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800605c:	07d0      	lsls	r0, r2, #31
 800605e:	d404      	bmi.n	800606a <_fflush_r+0x32>
 8006060:	0599      	lsls	r1, r3, #22
 8006062:	d402      	bmi.n	800606a <_fflush_r+0x32>
 8006064:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006066:	f7ff fe34 	bl	8005cd2 <__retarget_lock_acquire_recursive>
 800606a:	4628      	mov	r0, r5
 800606c:	4621      	mov	r1, r4
 800606e:	f7ff ff5f 	bl	8005f30 <__sflush_r>
 8006072:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006074:	07da      	lsls	r2, r3, #31
 8006076:	4605      	mov	r5, r0
 8006078:	d4e4      	bmi.n	8006044 <_fflush_r+0xc>
 800607a:	89a3      	ldrh	r3, [r4, #12]
 800607c:	059b      	lsls	r3, r3, #22
 800607e:	d4e1      	bmi.n	8006044 <_fflush_r+0xc>
 8006080:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006082:	f7ff fe27 	bl	8005cd4 <__retarget_lock_release_recursive>
 8006086:	e7dd      	b.n	8006044 <_fflush_r+0xc>

08006088 <fiprintf>:
 8006088:	b40e      	push	{r1, r2, r3}
 800608a:	b503      	push	{r0, r1, lr}
 800608c:	4601      	mov	r1, r0
 800608e:	ab03      	add	r3, sp, #12
 8006090:	4805      	ldr	r0, [pc, #20]	@ (80060a8 <fiprintf+0x20>)
 8006092:	f853 2b04 	ldr.w	r2, [r3], #4
 8006096:	6800      	ldr	r0, [r0, #0]
 8006098:	9301      	str	r3, [sp, #4]
 800609a:	f000 f847 	bl	800612c <_vfiprintf_r>
 800609e:	b002      	add	sp, #8
 80060a0:	f85d eb04 	ldr.w	lr, [sp], #4
 80060a4:	b003      	add	sp, #12
 80060a6:	4770      	bx	lr
 80060a8:	2000001c 	.word	0x2000001c

080060ac <_sbrk_r>:
 80060ac:	b538      	push	{r3, r4, r5, lr}
 80060ae:	4d06      	ldr	r5, [pc, #24]	@ (80060c8 <_sbrk_r+0x1c>)
 80060b0:	2300      	movs	r3, #0
 80060b2:	4604      	mov	r4, r0
 80060b4:	4608      	mov	r0, r1
 80060b6:	602b      	str	r3, [r5, #0]
 80060b8:	f7fb fd66 	bl	8001b88 <_sbrk>
 80060bc:	1c43      	adds	r3, r0, #1
 80060be:	d102      	bne.n	80060c6 <_sbrk_r+0x1a>
 80060c0:	682b      	ldr	r3, [r5, #0]
 80060c2:	b103      	cbz	r3, 80060c6 <_sbrk_r+0x1a>
 80060c4:	6023      	str	r3, [r4, #0]
 80060c6:	bd38      	pop	{r3, r4, r5, pc}
 80060c8:	200003b0 	.word	0x200003b0

080060cc <abort>:
 80060cc:	b508      	push	{r3, lr}
 80060ce:	2006      	movs	r0, #6
 80060d0:	f000 fb8c 	bl	80067ec <raise>
 80060d4:	2001      	movs	r0, #1
 80060d6:	f7fb fcdf 	bl	8001a98 <_exit>

080060da <__sfputc_r>:
 80060da:	6893      	ldr	r3, [r2, #8]
 80060dc:	3b01      	subs	r3, #1
 80060de:	2b00      	cmp	r3, #0
 80060e0:	b410      	push	{r4}
 80060e2:	6093      	str	r3, [r2, #8]
 80060e4:	da08      	bge.n	80060f8 <__sfputc_r+0x1e>
 80060e6:	6994      	ldr	r4, [r2, #24]
 80060e8:	42a3      	cmp	r3, r4
 80060ea:	db01      	blt.n	80060f0 <__sfputc_r+0x16>
 80060ec:	290a      	cmp	r1, #10
 80060ee:	d103      	bne.n	80060f8 <__sfputc_r+0x1e>
 80060f0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80060f4:	f000 babe 	b.w	8006674 <__swbuf_r>
 80060f8:	6813      	ldr	r3, [r2, #0]
 80060fa:	1c58      	adds	r0, r3, #1
 80060fc:	6010      	str	r0, [r2, #0]
 80060fe:	7019      	strb	r1, [r3, #0]
 8006100:	4608      	mov	r0, r1
 8006102:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006106:	4770      	bx	lr

08006108 <__sfputs_r>:
 8006108:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800610a:	4606      	mov	r6, r0
 800610c:	460f      	mov	r7, r1
 800610e:	4614      	mov	r4, r2
 8006110:	18d5      	adds	r5, r2, r3
 8006112:	42ac      	cmp	r4, r5
 8006114:	d101      	bne.n	800611a <__sfputs_r+0x12>
 8006116:	2000      	movs	r0, #0
 8006118:	e007      	b.n	800612a <__sfputs_r+0x22>
 800611a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800611e:	463a      	mov	r2, r7
 8006120:	4630      	mov	r0, r6
 8006122:	f7ff ffda 	bl	80060da <__sfputc_r>
 8006126:	1c43      	adds	r3, r0, #1
 8006128:	d1f3      	bne.n	8006112 <__sfputs_r+0xa>
 800612a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800612c <_vfiprintf_r>:
 800612c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006130:	460d      	mov	r5, r1
 8006132:	b09d      	sub	sp, #116	@ 0x74
 8006134:	4614      	mov	r4, r2
 8006136:	4698      	mov	r8, r3
 8006138:	4606      	mov	r6, r0
 800613a:	b118      	cbz	r0, 8006144 <_vfiprintf_r+0x18>
 800613c:	6a03      	ldr	r3, [r0, #32]
 800613e:	b90b      	cbnz	r3, 8006144 <_vfiprintf_r+0x18>
 8006140:	f7ff fcd4 	bl	8005aec <__sinit>
 8006144:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006146:	07d9      	lsls	r1, r3, #31
 8006148:	d405      	bmi.n	8006156 <_vfiprintf_r+0x2a>
 800614a:	89ab      	ldrh	r3, [r5, #12]
 800614c:	059a      	lsls	r2, r3, #22
 800614e:	d402      	bmi.n	8006156 <_vfiprintf_r+0x2a>
 8006150:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006152:	f7ff fdbe 	bl	8005cd2 <__retarget_lock_acquire_recursive>
 8006156:	89ab      	ldrh	r3, [r5, #12]
 8006158:	071b      	lsls	r3, r3, #28
 800615a:	d501      	bpl.n	8006160 <_vfiprintf_r+0x34>
 800615c:	692b      	ldr	r3, [r5, #16]
 800615e:	b99b      	cbnz	r3, 8006188 <_vfiprintf_r+0x5c>
 8006160:	4629      	mov	r1, r5
 8006162:	4630      	mov	r0, r6
 8006164:	f000 fac4 	bl	80066f0 <__swsetup_r>
 8006168:	b170      	cbz	r0, 8006188 <_vfiprintf_r+0x5c>
 800616a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800616c:	07dc      	lsls	r4, r3, #31
 800616e:	d504      	bpl.n	800617a <_vfiprintf_r+0x4e>
 8006170:	f04f 30ff 	mov.w	r0, #4294967295
 8006174:	b01d      	add	sp, #116	@ 0x74
 8006176:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800617a:	89ab      	ldrh	r3, [r5, #12]
 800617c:	0598      	lsls	r0, r3, #22
 800617e:	d4f7      	bmi.n	8006170 <_vfiprintf_r+0x44>
 8006180:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006182:	f7ff fda7 	bl	8005cd4 <__retarget_lock_release_recursive>
 8006186:	e7f3      	b.n	8006170 <_vfiprintf_r+0x44>
 8006188:	2300      	movs	r3, #0
 800618a:	9309      	str	r3, [sp, #36]	@ 0x24
 800618c:	2320      	movs	r3, #32
 800618e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006192:	f8cd 800c 	str.w	r8, [sp, #12]
 8006196:	2330      	movs	r3, #48	@ 0x30
 8006198:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006348 <_vfiprintf_r+0x21c>
 800619c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80061a0:	f04f 0901 	mov.w	r9, #1
 80061a4:	4623      	mov	r3, r4
 80061a6:	469a      	mov	sl, r3
 80061a8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80061ac:	b10a      	cbz	r2, 80061b2 <_vfiprintf_r+0x86>
 80061ae:	2a25      	cmp	r2, #37	@ 0x25
 80061b0:	d1f9      	bne.n	80061a6 <_vfiprintf_r+0x7a>
 80061b2:	ebba 0b04 	subs.w	fp, sl, r4
 80061b6:	d00b      	beq.n	80061d0 <_vfiprintf_r+0xa4>
 80061b8:	465b      	mov	r3, fp
 80061ba:	4622      	mov	r2, r4
 80061bc:	4629      	mov	r1, r5
 80061be:	4630      	mov	r0, r6
 80061c0:	f7ff ffa2 	bl	8006108 <__sfputs_r>
 80061c4:	3001      	adds	r0, #1
 80061c6:	f000 80a7 	beq.w	8006318 <_vfiprintf_r+0x1ec>
 80061ca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80061cc:	445a      	add	r2, fp
 80061ce:	9209      	str	r2, [sp, #36]	@ 0x24
 80061d0:	f89a 3000 	ldrb.w	r3, [sl]
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	f000 809f 	beq.w	8006318 <_vfiprintf_r+0x1ec>
 80061da:	2300      	movs	r3, #0
 80061dc:	f04f 32ff 	mov.w	r2, #4294967295
 80061e0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80061e4:	f10a 0a01 	add.w	sl, sl, #1
 80061e8:	9304      	str	r3, [sp, #16]
 80061ea:	9307      	str	r3, [sp, #28]
 80061ec:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80061f0:	931a      	str	r3, [sp, #104]	@ 0x68
 80061f2:	4654      	mov	r4, sl
 80061f4:	2205      	movs	r2, #5
 80061f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80061fa:	4853      	ldr	r0, [pc, #332]	@ (8006348 <_vfiprintf_r+0x21c>)
 80061fc:	f7f9 fff0 	bl	80001e0 <memchr>
 8006200:	9a04      	ldr	r2, [sp, #16]
 8006202:	b9d8      	cbnz	r0, 800623c <_vfiprintf_r+0x110>
 8006204:	06d1      	lsls	r1, r2, #27
 8006206:	bf44      	itt	mi
 8006208:	2320      	movmi	r3, #32
 800620a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800620e:	0713      	lsls	r3, r2, #28
 8006210:	bf44      	itt	mi
 8006212:	232b      	movmi	r3, #43	@ 0x2b
 8006214:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006218:	f89a 3000 	ldrb.w	r3, [sl]
 800621c:	2b2a      	cmp	r3, #42	@ 0x2a
 800621e:	d015      	beq.n	800624c <_vfiprintf_r+0x120>
 8006220:	9a07      	ldr	r2, [sp, #28]
 8006222:	4654      	mov	r4, sl
 8006224:	2000      	movs	r0, #0
 8006226:	f04f 0c0a 	mov.w	ip, #10
 800622a:	4621      	mov	r1, r4
 800622c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006230:	3b30      	subs	r3, #48	@ 0x30
 8006232:	2b09      	cmp	r3, #9
 8006234:	d94b      	bls.n	80062ce <_vfiprintf_r+0x1a2>
 8006236:	b1b0      	cbz	r0, 8006266 <_vfiprintf_r+0x13a>
 8006238:	9207      	str	r2, [sp, #28]
 800623a:	e014      	b.n	8006266 <_vfiprintf_r+0x13a>
 800623c:	eba0 0308 	sub.w	r3, r0, r8
 8006240:	fa09 f303 	lsl.w	r3, r9, r3
 8006244:	4313      	orrs	r3, r2
 8006246:	9304      	str	r3, [sp, #16]
 8006248:	46a2      	mov	sl, r4
 800624a:	e7d2      	b.n	80061f2 <_vfiprintf_r+0xc6>
 800624c:	9b03      	ldr	r3, [sp, #12]
 800624e:	1d19      	adds	r1, r3, #4
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	9103      	str	r1, [sp, #12]
 8006254:	2b00      	cmp	r3, #0
 8006256:	bfbb      	ittet	lt
 8006258:	425b      	neglt	r3, r3
 800625a:	f042 0202 	orrlt.w	r2, r2, #2
 800625e:	9307      	strge	r3, [sp, #28]
 8006260:	9307      	strlt	r3, [sp, #28]
 8006262:	bfb8      	it	lt
 8006264:	9204      	strlt	r2, [sp, #16]
 8006266:	7823      	ldrb	r3, [r4, #0]
 8006268:	2b2e      	cmp	r3, #46	@ 0x2e
 800626a:	d10a      	bne.n	8006282 <_vfiprintf_r+0x156>
 800626c:	7863      	ldrb	r3, [r4, #1]
 800626e:	2b2a      	cmp	r3, #42	@ 0x2a
 8006270:	d132      	bne.n	80062d8 <_vfiprintf_r+0x1ac>
 8006272:	9b03      	ldr	r3, [sp, #12]
 8006274:	1d1a      	adds	r2, r3, #4
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	9203      	str	r2, [sp, #12]
 800627a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800627e:	3402      	adds	r4, #2
 8006280:	9305      	str	r3, [sp, #20]
 8006282:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006358 <_vfiprintf_r+0x22c>
 8006286:	7821      	ldrb	r1, [r4, #0]
 8006288:	2203      	movs	r2, #3
 800628a:	4650      	mov	r0, sl
 800628c:	f7f9 ffa8 	bl	80001e0 <memchr>
 8006290:	b138      	cbz	r0, 80062a2 <_vfiprintf_r+0x176>
 8006292:	9b04      	ldr	r3, [sp, #16]
 8006294:	eba0 000a 	sub.w	r0, r0, sl
 8006298:	2240      	movs	r2, #64	@ 0x40
 800629a:	4082      	lsls	r2, r0
 800629c:	4313      	orrs	r3, r2
 800629e:	3401      	adds	r4, #1
 80062a0:	9304      	str	r3, [sp, #16]
 80062a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80062a6:	4829      	ldr	r0, [pc, #164]	@ (800634c <_vfiprintf_r+0x220>)
 80062a8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80062ac:	2206      	movs	r2, #6
 80062ae:	f7f9 ff97 	bl	80001e0 <memchr>
 80062b2:	2800      	cmp	r0, #0
 80062b4:	d03f      	beq.n	8006336 <_vfiprintf_r+0x20a>
 80062b6:	4b26      	ldr	r3, [pc, #152]	@ (8006350 <_vfiprintf_r+0x224>)
 80062b8:	bb1b      	cbnz	r3, 8006302 <_vfiprintf_r+0x1d6>
 80062ba:	9b03      	ldr	r3, [sp, #12]
 80062bc:	3307      	adds	r3, #7
 80062be:	f023 0307 	bic.w	r3, r3, #7
 80062c2:	3308      	adds	r3, #8
 80062c4:	9303      	str	r3, [sp, #12]
 80062c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80062c8:	443b      	add	r3, r7
 80062ca:	9309      	str	r3, [sp, #36]	@ 0x24
 80062cc:	e76a      	b.n	80061a4 <_vfiprintf_r+0x78>
 80062ce:	fb0c 3202 	mla	r2, ip, r2, r3
 80062d2:	460c      	mov	r4, r1
 80062d4:	2001      	movs	r0, #1
 80062d6:	e7a8      	b.n	800622a <_vfiprintf_r+0xfe>
 80062d8:	2300      	movs	r3, #0
 80062da:	3401      	adds	r4, #1
 80062dc:	9305      	str	r3, [sp, #20]
 80062de:	4619      	mov	r1, r3
 80062e0:	f04f 0c0a 	mov.w	ip, #10
 80062e4:	4620      	mov	r0, r4
 80062e6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80062ea:	3a30      	subs	r2, #48	@ 0x30
 80062ec:	2a09      	cmp	r2, #9
 80062ee:	d903      	bls.n	80062f8 <_vfiprintf_r+0x1cc>
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d0c6      	beq.n	8006282 <_vfiprintf_r+0x156>
 80062f4:	9105      	str	r1, [sp, #20]
 80062f6:	e7c4      	b.n	8006282 <_vfiprintf_r+0x156>
 80062f8:	fb0c 2101 	mla	r1, ip, r1, r2
 80062fc:	4604      	mov	r4, r0
 80062fe:	2301      	movs	r3, #1
 8006300:	e7f0      	b.n	80062e4 <_vfiprintf_r+0x1b8>
 8006302:	ab03      	add	r3, sp, #12
 8006304:	9300      	str	r3, [sp, #0]
 8006306:	462a      	mov	r2, r5
 8006308:	4b12      	ldr	r3, [pc, #72]	@ (8006354 <_vfiprintf_r+0x228>)
 800630a:	a904      	add	r1, sp, #16
 800630c:	4630      	mov	r0, r6
 800630e:	f3af 8000 	nop.w
 8006312:	4607      	mov	r7, r0
 8006314:	1c78      	adds	r0, r7, #1
 8006316:	d1d6      	bne.n	80062c6 <_vfiprintf_r+0x19a>
 8006318:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800631a:	07d9      	lsls	r1, r3, #31
 800631c:	d405      	bmi.n	800632a <_vfiprintf_r+0x1fe>
 800631e:	89ab      	ldrh	r3, [r5, #12]
 8006320:	059a      	lsls	r2, r3, #22
 8006322:	d402      	bmi.n	800632a <_vfiprintf_r+0x1fe>
 8006324:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006326:	f7ff fcd5 	bl	8005cd4 <__retarget_lock_release_recursive>
 800632a:	89ab      	ldrh	r3, [r5, #12]
 800632c:	065b      	lsls	r3, r3, #25
 800632e:	f53f af1f 	bmi.w	8006170 <_vfiprintf_r+0x44>
 8006332:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006334:	e71e      	b.n	8006174 <_vfiprintf_r+0x48>
 8006336:	ab03      	add	r3, sp, #12
 8006338:	9300      	str	r3, [sp, #0]
 800633a:	462a      	mov	r2, r5
 800633c:	4b05      	ldr	r3, [pc, #20]	@ (8006354 <_vfiprintf_r+0x228>)
 800633e:	a904      	add	r1, sp, #16
 8006340:	4630      	mov	r0, r6
 8006342:	f000 f879 	bl	8006438 <_printf_i>
 8006346:	e7e4      	b.n	8006312 <_vfiprintf_r+0x1e6>
 8006348:	08006a9f 	.word	0x08006a9f
 800634c:	08006aa9 	.word	0x08006aa9
 8006350:	00000000 	.word	0x00000000
 8006354:	08006109 	.word	0x08006109
 8006358:	08006aa5 	.word	0x08006aa5

0800635c <_printf_common>:
 800635c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006360:	4616      	mov	r6, r2
 8006362:	4698      	mov	r8, r3
 8006364:	688a      	ldr	r2, [r1, #8]
 8006366:	690b      	ldr	r3, [r1, #16]
 8006368:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800636c:	4293      	cmp	r3, r2
 800636e:	bfb8      	it	lt
 8006370:	4613      	movlt	r3, r2
 8006372:	6033      	str	r3, [r6, #0]
 8006374:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006378:	4607      	mov	r7, r0
 800637a:	460c      	mov	r4, r1
 800637c:	b10a      	cbz	r2, 8006382 <_printf_common+0x26>
 800637e:	3301      	adds	r3, #1
 8006380:	6033      	str	r3, [r6, #0]
 8006382:	6823      	ldr	r3, [r4, #0]
 8006384:	0699      	lsls	r1, r3, #26
 8006386:	bf42      	ittt	mi
 8006388:	6833      	ldrmi	r3, [r6, #0]
 800638a:	3302      	addmi	r3, #2
 800638c:	6033      	strmi	r3, [r6, #0]
 800638e:	6825      	ldr	r5, [r4, #0]
 8006390:	f015 0506 	ands.w	r5, r5, #6
 8006394:	d106      	bne.n	80063a4 <_printf_common+0x48>
 8006396:	f104 0a19 	add.w	sl, r4, #25
 800639a:	68e3      	ldr	r3, [r4, #12]
 800639c:	6832      	ldr	r2, [r6, #0]
 800639e:	1a9b      	subs	r3, r3, r2
 80063a0:	42ab      	cmp	r3, r5
 80063a2:	dc26      	bgt.n	80063f2 <_printf_common+0x96>
 80063a4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80063a8:	6822      	ldr	r2, [r4, #0]
 80063aa:	3b00      	subs	r3, #0
 80063ac:	bf18      	it	ne
 80063ae:	2301      	movne	r3, #1
 80063b0:	0692      	lsls	r2, r2, #26
 80063b2:	d42b      	bmi.n	800640c <_printf_common+0xb0>
 80063b4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80063b8:	4641      	mov	r1, r8
 80063ba:	4638      	mov	r0, r7
 80063bc:	47c8      	blx	r9
 80063be:	3001      	adds	r0, #1
 80063c0:	d01e      	beq.n	8006400 <_printf_common+0xa4>
 80063c2:	6823      	ldr	r3, [r4, #0]
 80063c4:	6922      	ldr	r2, [r4, #16]
 80063c6:	f003 0306 	and.w	r3, r3, #6
 80063ca:	2b04      	cmp	r3, #4
 80063cc:	bf02      	ittt	eq
 80063ce:	68e5      	ldreq	r5, [r4, #12]
 80063d0:	6833      	ldreq	r3, [r6, #0]
 80063d2:	1aed      	subeq	r5, r5, r3
 80063d4:	68a3      	ldr	r3, [r4, #8]
 80063d6:	bf0c      	ite	eq
 80063d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80063dc:	2500      	movne	r5, #0
 80063de:	4293      	cmp	r3, r2
 80063e0:	bfc4      	itt	gt
 80063e2:	1a9b      	subgt	r3, r3, r2
 80063e4:	18ed      	addgt	r5, r5, r3
 80063e6:	2600      	movs	r6, #0
 80063e8:	341a      	adds	r4, #26
 80063ea:	42b5      	cmp	r5, r6
 80063ec:	d11a      	bne.n	8006424 <_printf_common+0xc8>
 80063ee:	2000      	movs	r0, #0
 80063f0:	e008      	b.n	8006404 <_printf_common+0xa8>
 80063f2:	2301      	movs	r3, #1
 80063f4:	4652      	mov	r2, sl
 80063f6:	4641      	mov	r1, r8
 80063f8:	4638      	mov	r0, r7
 80063fa:	47c8      	blx	r9
 80063fc:	3001      	adds	r0, #1
 80063fe:	d103      	bne.n	8006408 <_printf_common+0xac>
 8006400:	f04f 30ff 	mov.w	r0, #4294967295
 8006404:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006408:	3501      	adds	r5, #1
 800640a:	e7c6      	b.n	800639a <_printf_common+0x3e>
 800640c:	18e1      	adds	r1, r4, r3
 800640e:	1c5a      	adds	r2, r3, #1
 8006410:	2030      	movs	r0, #48	@ 0x30
 8006412:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006416:	4422      	add	r2, r4
 8006418:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800641c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006420:	3302      	adds	r3, #2
 8006422:	e7c7      	b.n	80063b4 <_printf_common+0x58>
 8006424:	2301      	movs	r3, #1
 8006426:	4622      	mov	r2, r4
 8006428:	4641      	mov	r1, r8
 800642a:	4638      	mov	r0, r7
 800642c:	47c8      	blx	r9
 800642e:	3001      	adds	r0, #1
 8006430:	d0e6      	beq.n	8006400 <_printf_common+0xa4>
 8006432:	3601      	adds	r6, #1
 8006434:	e7d9      	b.n	80063ea <_printf_common+0x8e>
	...

08006438 <_printf_i>:
 8006438:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800643c:	7e0f      	ldrb	r7, [r1, #24]
 800643e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006440:	2f78      	cmp	r7, #120	@ 0x78
 8006442:	4691      	mov	r9, r2
 8006444:	4680      	mov	r8, r0
 8006446:	460c      	mov	r4, r1
 8006448:	469a      	mov	sl, r3
 800644a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800644e:	d807      	bhi.n	8006460 <_printf_i+0x28>
 8006450:	2f62      	cmp	r7, #98	@ 0x62
 8006452:	d80a      	bhi.n	800646a <_printf_i+0x32>
 8006454:	2f00      	cmp	r7, #0
 8006456:	f000 80d1 	beq.w	80065fc <_printf_i+0x1c4>
 800645a:	2f58      	cmp	r7, #88	@ 0x58
 800645c:	f000 80b8 	beq.w	80065d0 <_printf_i+0x198>
 8006460:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006464:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006468:	e03a      	b.n	80064e0 <_printf_i+0xa8>
 800646a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800646e:	2b15      	cmp	r3, #21
 8006470:	d8f6      	bhi.n	8006460 <_printf_i+0x28>
 8006472:	a101      	add	r1, pc, #4	@ (adr r1, 8006478 <_printf_i+0x40>)
 8006474:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006478:	080064d1 	.word	0x080064d1
 800647c:	080064e5 	.word	0x080064e5
 8006480:	08006461 	.word	0x08006461
 8006484:	08006461 	.word	0x08006461
 8006488:	08006461 	.word	0x08006461
 800648c:	08006461 	.word	0x08006461
 8006490:	080064e5 	.word	0x080064e5
 8006494:	08006461 	.word	0x08006461
 8006498:	08006461 	.word	0x08006461
 800649c:	08006461 	.word	0x08006461
 80064a0:	08006461 	.word	0x08006461
 80064a4:	080065e3 	.word	0x080065e3
 80064a8:	0800650f 	.word	0x0800650f
 80064ac:	0800659d 	.word	0x0800659d
 80064b0:	08006461 	.word	0x08006461
 80064b4:	08006461 	.word	0x08006461
 80064b8:	08006605 	.word	0x08006605
 80064bc:	08006461 	.word	0x08006461
 80064c0:	0800650f 	.word	0x0800650f
 80064c4:	08006461 	.word	0x08006461
 80064c8:	08006461 	.word	0x08006461
 80064cc:	080065a5 	.word	0x080065a5
 80064d0:	6833      	ldr	r3, [r6, #0]
 80064d2:	1d1a      	adds	r2, r3, #4
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	6032      	str	r2, [r6, #0]
 80064d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80064dc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80064e0:	2301      	movs	r3, #1
 80064e2:	e09c      	b.n	800661e <_printf_i+0x1e6>
 80064e4:	6833      	ldr	r3, [r6, #0]
 80064e6:	6820      	ldr	r0, [r4, #0]
 80064e8:	1d19      	adds	r1, r3, #4
 80064ea:	6031      	str	r1, [r6, #0]
 80064ec:	0606      	lsls	r6, r0, #24
 80064ee:	d501      	bpl.n	80064f4 <_printf_i+0xbc>
 80064f0:	681d      	ldr	r5, [r3, #0]
 80064f2:	e003      	b.n	80064fc <_printf_i+0xc4>
 80064f4:	0645      	lsls	r5, r0, #25
 80064f6:	d5fb      	bpl.n	80064f0 <_printf_i+0xb8>
 80064f8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80064fc:	2d00      	cmp	r5, #0
 80064fe:	da03      	bge.n	8006508 <_printf_i+0xd0>
 8006500:	232d      	movs	r3, #45	@ 0x2d
 8006502:	426d      	negs	r5, r5
 8006504:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006508:	4858      	ldr	r0, [pc, #352]	@ (800666c <_printf_i+0x234>)
 800650a:	230a      	movs	r3, #10
 800650c:	e011      	b.n	8006532 <_printf_i+0xfa>
 800650e:	6821      	ldr	r1, [r4, #0]
 8006510:	6833      	ldr	r3, [r6, #0]
 8006512:	0608      	lsls	r0, r1, #24
 8006514:	f853 5b04 	ldr.w	r5, [r3], #4
 8006518:	d402      	bmi.n	8006520 <_printf_i+0xe8>
 800651a:	0649      	lsls	r1, r1, #25
 800651c:	bf48      	it	mi
 800651e:	b2ad      	uxthmi	r5, r5
 8006520:	2f6f      	cmp	r7, #111	@ 0x6f
 8006522:	4852      	ldr	r0, [pc, #328]	@ (800666c <_printf_i+0x234>)
 8006524:	6033      	str	r3, [r6, #0]
 8006526:	bf14      	ite	ne
 8006528:	230a      	movne	r3, #10
 800652a:	2308      	moveq	r3, #8
 800652c:	2100      	movs	r1, #0
 800652e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006532:	6866      	ldr	r6, [r4, #4]
 8006534:	60a6      	str	r6, [r4, #8]
 8006536:	2e00      	cmp	r6, #0
 8006538:	db05      	blt.n	8006546 <_printf_i+0x10e>
 800653a:	6821      	ldr	r1, [r4, #0]
 800653c:	432e      	orrs	r6, r5
 800653e:	f021 0104 	bic.w	r1, r1, #4
 8006542:	6021      	str	r1, [r4, #0]
 8006544:	d04b      	beq.n	80065de <_printf_i+0x1a6>
 8006546:	4616      	mov	r6, r2
 8006548:	fbb5 f1f3 	udiv	r1, r5, r3
 800654c:	fb03 5711 	mls	r7, r3, r1, r5
 8006550:	5dc7      	ldrb	r7, [r0, r7]
 8006552:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006556:	462f      	mov	r7, r5
 8006558:	42bb      	cmp	r3, r7
 800655a:	460d      	mov	r5, r1
 800655c:	d9f4      	bls.n	8006548 <_printf_i+0x110>
 800655e:	2b08      	cmp	r3, #8
 8006560:	d10b      	bne.n	800657a <_printf_i+0x142>
 8006562:	6823      	ldr	r3, [r4, #0]
 8006564:	07df      	lsls	r7, r3, #31
 8006566:	d508      	bpl.n	800657a <_printf_i+0x142>
 8006568:	6923      	ldr	r3, [r4, #16]
 800656a:	6861      	ldr	r1, [r4, #4]
 800656c:	4299      	cmp	r1, r3
 800656e:	bfde      	ittt	le
 8006570:	2330      	movle	r3, #48	@ 0x30
 8006572:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006576:	f106 36ff 	addle.w	r6, r6, #4294967295
 800657a:	1b92      	subs	r2, r2, r6
 800657c:	6122      	str	r2, [r4, #16]
 800657e:	f8cd a000 	str.w	sl, [sp]
 8006582:	464b      	mov	r3, r9
 8006584:	aa03      	add	r2, sp, #12
 8006586:	4621      	mov	r1, r4
 8006588:	4640      	mov	r0, r8
 800658a:	f7ff fee7 	bl	800635c <_printf_common>
 800658e:	3001      	adds	r0, #1
 8006590:	d14a      	bne.n	8006628 <_printf_i+0x1f0>
 8006592:	f04f 30ff 	mov.w	r0, #4294967295
 8006596:	b004      	add	sp, #16
 8006598:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800659c:	6823      	ldr	r3, [r4, #0]
 800659e:	f043 0320 	orr.w	r3, r3, #32
 80065a2:	6023      	str	r3, [r4, #0]
 80065a4:	4832      	ldr	r0, [pc, #200]	@ (8006670 <_printf_i+0x238>)
 80065a6:	2778      	movs	r7, #120	@ 0x78
 80065a8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80065ac:	6823      	ldr	r3, [r4, #0]
 80065ae:	6831      	ldr	r1, [r6, #0]
 80065b0:	061f      	lsls	r7, r3, #24
 80065b2:	f851 5b04 	ldr.w	r5, [r1], #4
 80065b6:	d402      	bmi.n	80065be <_printf_i+0x186>
 80065b8:	065f      	lsls	r7, r3, #25
 80065ba:	bf48      	it	mi
 80065bc:	b2ad      	uxthmi	r5, r5
 80065be:	6031      	str	r1, [r6, #0]
 80065c0:	07d9      	lsls	r1, r3, #31
 80065c2:	bf44      	itt	mi
 80065c4:	f043 0320 	orrmi.w	r3, r3, #32
 80065c8:	6023      	strmi	r3, [r4, #0]
 80065ca:	b11d      	cbz	r5, 80065d4 <_printf_i+0x19c>
 80065cc:	2310      	movs	r3, #16
 80065ce:	e7ad      	b.n	800652c <_printf_i+0xf4>
 80065d0:	4826      	ldr	r0, [pc, #152]	@ (800666c <_printf_i+0x234>)
 80065d2:	e7e9      	b.n	80065a8 <_printf_i+0x170>
 80065d4:	6823      	ldr	r3, [r4, #0]
 80065d6:	f023 0320 	bic.w	r3, r3, #32
 80065da:	6023      	str	r3, [r4, #0]
 80065dc:	e7f6      	b.n	80065cc <_printf_i+0x194>
 80065de:	4616      	mov	r6, r2
 80065e0:	e7bd      	b.n	800655e <_printf_i+0x126>
 80065e2:	6833      	ldr	r3, [r6, #0]
 80065e4:	6825      	ldr	r5, [r4, #0]
 80065e6:	6961      	ldr	r1, [r4, #20]
 80065e8:	1d18      	adds	r0, r3, #4
 80065ea:	6030      	str	r0, [r6, #0]
 80065ec:	062e      	lsls	r6, r5, #24
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	d501      	bpl.n	80065f6 <_printf_i+0x1be>
 80065f2:	6019      	str	r1, [r3, #0]
 80065f4:	e002      	b.n	80065fc <_printf_i+0x1c4>
 80065f6:	0668      	lsls	r0, r5, #25
 80065f8:	d5fb      	bpl.n	80065f2 <_printf_i+0x1ba>
 80065fa:	8019      	strh	r1, [r3, #0]
 80065fc:	2300      	movs	r3, #0
 80065fe:	6123      	str	r3, [r4, #16]
 8006600:	4616      	mov	r6, r2
 8006602:	e7bc      	b.n	800657e <_printf_i+0x146>
 8006604:	6833      	ldr	r3, [r6, #0]
 8006606:	1d1a      	adds	r2, r3, #4
 8006608:	6032      	str	r2, [r6, #0]
 800660a:	681e      	ldr	r6, [r3, #0]
 800660c:	6862      	ldr	r2, [r4, #4]
 800660e:	2100      	movs	r1, #0
 8006610:	4630      	mov	r0, r6
 8006612:	f7f9 fde5 	bl	80001e0 <memchr>
 8006616:	b108      	cbz	r0, 800661c <_printf_i+0x1e4>
 8006618:	1b80      	subs	r0, r0, r6
 800661a:	6060      	str	r0, [r4, #4]
 800661c:	6863      	ldr	r3, [r4, #4]
 800661e:	6123      	str	r3, [r4, #16]
 8006620:	2300      	movs	r3, #0
 8006622:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006626:	e7aa      	b.n	800657e <_printf_i+0x146>
 8006628:	6923      	ldr	r3, [r4, #16]
 800662a:	4632      	mov	r2, r6
 800662c:	4649      	mov	r1, r9
 800662e:	4640      	mov	r0, r8
 8006630:	47d0      	blx	sl
 8006632:	3001      	adds	r0, #1
 8006634:	d0ad      	beq.n	8006592 <_printf_i+0x15a>
 8006636:	6823      	ldr	r3, [r4, #0]
 8006638:	079b      	lsls	r3, r3, #30
 800663a:	d413      	bmi.n	8006664 <_printf_i+0x22c>
 800663c:	68e0      	ldr	r0, [r4, #12]
 800663e:	9b03      	ldr	r3, [sp, #12]
 8006640:	4298      	cmp	r0, r3
 8006642:	bfb8      	it	lt
 8006644:	4618      	movlt	r0, r3
 8006646:	e7a6      	b.n	8006596 <_printf_i+0x15e>
 8006648:	2301      	movs	r3, #1
 800664a:	4632      	mov	r2, r6
 800664c:	4649      	mov	r1, r9
 800664e:	4640      	mov	r0, r8
 8006650:	47d0      	blx	sl
 8006652:	3001      	adds	r0, #1
 8006654:	d09d      	beq.n	8006592 <_printf_i+0x15a>
 8006656:	3501      	adds	r5, #1
 8006658:	68e3      	ldr	r3, [r4, #12]
 800665a:	9903      	ldr	r1, [sp, #12]
 800665c:	1a5b      	subs	r3, r3, r1
 800665e:	42ab      	cmp	r3, r5
 8006660:	dcf2      	bgt.n	8006648 <_printf_i+0x210>
 8006662:	e7eb      	b.n	800663c <_printf_i+0x204>
 8006664:	2500      	movs	r5, #0
 8006666:	f104 0619 	add.w	r6, r4, #25
 800666a:	e7f5      	b.n	8006658 <_printf_i+0x220>
 800666c:	08006ab0 	.word	0x08006ab0
 8006670:	08006ac1 	.word	0x08006ac1

08006674 <__swbuf_r>:
 8006674:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006676:	460e      	mov	r6, r1
 8006678:	4614      	mov	r4, r2
 800667a:	4605      	mov	r5, r0
 800667c:	b118      	cbz	r0, 8006686 <__swbuf_r+0x12>
 800667e:	6a03      	ldr	r3, [r0, #32]
 8006680:	b90b      	cbnz	r3, 8006686 <__swbuf_r+0x12>
 8006682:	f7ff fa33 	bl	8005aec <__sinit>
 8006686:	69a3      	ldr	r3, [r4, #24]
 8006688:	60a3      	str	r3, [r4, #8]
 800668a:	89a3      	ldrh	r3, [r4, #12]
 800668c:	071a      	lsls	r2, r3, #28
 800668e:	d501      	bpl.n	8006694 <__swbuf_r+0x20>
 8006690:	6923      	ldr	r3, [r4, #16]
 8006692:	b943      	cbnz	r3, 80066a6 <__swbuf_r+0x32>
 8006694:	4621      	mov	r1, r4
 8006696:	4628      	mov	r0, r5
 8006698:	f000 f82a 	bl	80066f0 <__swsetup_r>
 800669c:	b118      	cbz	r0, 80066a6 <__swbuf_r+0x32>
 800669e:	f04f 37ff 	mov.w	r7, #4294967295
 80066a2:	4638      	mov	r0, r7
 80066a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80066a6:	6823      	ldr	r3, [r4, #0]
 80066a8:	6922      	ldr	r2, [r4, #16]
 80066aa:	1a98      	subs	r0, r3, r2
 80066ac:	6963      	ldr	r3, [r4, #20]
 80066ae:	b2f6      	uxtb	r6, r6
 80066b0:	4283      	cmp	r3, r0
 80066b2:	4637      	mov	r7, r6
 80066b4:	dc05      	bgt.n	80066c2 <__swbuf_r+0x4e>
 80066b6:	4621      	mov	r1, r4
 80066b8:	4628      	mov	r0, r5
 80066ba:	f7ff fcbd 	bl	8006038 <_fflush_r>
 80066be:	2800      	cmp	r0, #0
 80066c0:	d1ed      	bne.n	800669e <__swbuf_r+0x2a>
 80066c2:	68a3      	ldr	r3, [r4, #8]
 80066c4:	3b01      	subs	r3, #1
 80066c6:	60a3      	str	r3, [r4, #8]
 80066c8:	6823      	ldr	r3, [r4, #0]
 80066ca:	1c5a      	adds	r2, r3, #1
 80066cc:	6022      	str	r2, [r4, #0]
 80066ce:	701e      	strb	r6, [r3, #0]
 80066d0:	6962      	ldr	r2, [r4, #20]
 80066d2:	1c43      	adds	r3, r0, #1
 80066d4:	429a      	cmp	r2, r3
 80066d6:	d004      	beq.n	80066e2 <__swbuf_r+0x6e>
 80066d8:	89a3      	ldrh	r3, [r4, #12]
 80066da:	07db      	lsls	r3, r3, #31
 80066dc:	d5e1      	bpl.n	80066a2 <__swbuf_r+0x2e>
 80066de:	2e0a      	cmp	r6, #10
 80066e0:	d1df      	bne.n	80066a2 <__swbuf_r+0x2e>
 80066e2:	4621      	mov	r1, r4
 80066e4:	4628      	mov	r0, r5
 80066e6:	f7ff fca7 	bl	8006038 <_fflush_r>
 80066ea:	2800      	cmp	r0, #0
 80066ec:	d0d9      	beq.n	80066a2 <__swbuf_r+0x2e>
 80066ee:	e7d6      	b.n	800669e <__swbuf_r+0x2a>

080066f0 <__swsetup_r>:
 80066f0:	b538      	push	{r3, r4, r5, lr}
 80066f2:	4b29      	ldr	r3, [pc, #164]	@ (8006798 <__swsetup_r+0xa8>)
 80066f4:	4605      	mov	r5, r0
 80066f6:	6818      	ldr	r0, [r3, #0]
 80066f8:	460c      	mov	r4, r1
 80066fa:	b118      	cbz	r0, 8006704 <__swsetup_r+0x14>
 80066fc:	6a03      	ldr	r3, [r0, #32]
 80066fe:	b90b      	cbnz	r3, 8006704 <__swsetup_r+0x14>
 8006700:	f7ff f9f4 	bl	8005aec <__sinit>
 8006704:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006708:	0719      	lsls	r1, r3, #28
 800670a:	d422      	bmi.n	8006752 <__swsetup_r+0x62>
 800670c:	06da      	lsls	r2, r3, #27
 800670e:	d407      	bmi.n	8006720 <__swsetup_r+0x30>
 8006710:	2209      	movs	r2, #9
 8006712:	602a      	str	r2, [r5, #0]
 8006714:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006718:	81a3      	strh	r3, [r4, #12]
 800671a:	f04f 30ff 	mov.w	r0, #4294967295
 800671e:	e033      	b.n	8006788 <__swsetup_r+0x98>
 8006720:	0758      	lsls	r0, r3, #29
 8006722:	d512      	bpl.n	800674a <__swsetup_r+0x5a>
 8006724:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006726:	b141      	cbz	r1, 800673a <__swsetup_r+0x4a>
 8006728:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800672c:	4299      	cmp	r1, r3
 800672e:	d002      	beq.n	8006736 <__swsetup_r+0x46>
 8006730:	4628      	mov	r0, r5
 8006732:	f7ff fafd 	bl	8005d30 <_free_r>
 8006736:	2300      	movs	r3, #0
 8006738:	6363      	str	r3, [r4, #52]	@ 0x34
 800673a:	89a3      	ldrh	r3, [r4, #12]
 800673c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006740:	81a3      	strh	r3, [r4, #12]
 8006742:	2300      	movs	r3, #0
 8006744:	6063      	str	r3, [r4, #4]
 8006746:	6923      	ldr	r3, [r4, #16]
 8006748:	6023      	str	r3, [r4, #0]
 800674a:	89a3      	ldrh	r3, [r4, #12]
 800674c:	f043 0308 	orr.w	r3, r3, #8
 8006750:	81a3      	strh	r3, [r4, #12]
 8006752:	6923      	ldr	r3, [r4, #16]
 8006754:	b94b      	cbnz	r3, 800676a <__swsetup_r+0x7a>
 8006756:	89a3      	ldrh	r3, [r4, #12]
 8006758:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800675c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006760:	d003      	beq.n	800676a <__swsetup_r+0x7a>
 8006762:	4621      	mov	r1, r4
 8006764:	4628      	mov	r0, r5
 8006766:	f000 f883 	bl	8006870 <__smakebuf_r>
 800676a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800676e:	f013 0201 	ands.w	r2, r3, #1
 8006772:	d00a      	beq.n	800678a <__swsetup_r+0x9a>
 8006774:	2200      	movs	r2, #0
 8006776:	60a2      	str	r2, [r4, #8]
 8006778:	6962      	ldr	r2, [r4, #20]
 800677a:	4252      	negs	r2, r2
 800677c:	61a2      	str	r2, [r4, #24]
 800677e:	6922      	ldr	r2, [r4, #16]
 8006780:	b942      	cbnz	r2, 8006794 <__swsetup_r+0xa4>
 8006782:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006786:	d1c5      	bne.n	8006714 <__swsetup_r+0x24>
 8006788:	bd38      	pop	{r3, r4, r5, pc}
 800678a:	0799      	lsls	r1, r3, #30
 800678c:	bf58      	it	pl
 800678e:	6962      	ldrpl	r2, [r4, #20]
 8006790:	60a2      	str	r2, [r4, #8]
 8006792:	e7f4      	b.n	800677e <__swsetup_r+0x8e>
 8006794:	2000      	movs	r0, #0
 8006796:	e7f7      	b.n	8006788 <__swsetup_r+0x98>
 8006798:	2000001c 	.word	0x2000001c

0800679c <_raise_r>:
 800679c:	291f      	cmp	r1, #31
 800679e:	b538      	push	{r3, r4, r5, lr}
 80067a0:	4605      	mov	r5, r0
 80067a2:	460c      	mov	r4, r1
 80067a4:	d904      	bls.n	80067b0 <_raise_r+0x14>
 80067a6:	2316      	movs	r3, #22
 80067a8:	6003      	str	r3, [r0, #0]
 80067aa:	f04f 30ff 	mov.w	r0, #4294967295
 80067ae:	bd38      	pop	{r3, r4, r5, pc}
 80067b0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80067b2:	b112      	cbz	r2, 80067ba <_raise_r+0x1e>
 80067b4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80067b8:	b94b      	cbnz	r3, 80067ce <_raise_r+0x32>
 80067ba:	4628      	mov	r0, r5
 80067bc:	f000 f830 	bl	8006820 <_getpid_r>
 80067c0:	4622      	mov	r2, r4
 80067c2:	4601      	mov	r1, r0
 80067c4:	4628      	mov	r0, r5
 80067c6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80067ca:	f000 b817 	b.w	80067fc <_kill_r>
 80067ce:	2b01      	cmp	r3, #1
 80067d0:	d00a      	beq.n	80067e8 <_raise_r+0x4c>
 80067d2:	1c59      	adds	r1, r3, #1
 80067d4:	d103      	bne.n	80067de <_raise_r+0x42>
 80067d6:	2316      	movs	r3, #22
 80067d8:	6003      	str	r3, [r0, #0]
 80067da:	2001      	movs	r0, #1
 80067dc:	e7e7      	b.n	80067ae <_raise_r+0x12>
 80067de:	2100      	movs	r1, #0
 80067e0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80067e4:	4620      	mov	r0, r4
 80067e6:	4798      	blx	r3
 80067e8:	2000      	movs	r0, #0
 80067ea:	e7e0      	b.n	80067ae <_raise_r+0x12>

080067ec <raise>:
 80067ec:	4b02      	ldr	r3, [pc, #8]	@ (80067f8 <raise+0xc>)
 80067ee:	4601      	mov	r1, r0
 80067f0:	6818      	ldr	r0, [r3, #0]
 80067f2:	f7ff bfd3 	b.w	800679c <_raise_r>
 80067f6:	bf00      	nop
 80067f8:	2000001c 	.word	0x2000001c

080067fc <_kill_r>:
 80067fc:	b538      	push	{r3, r4, r5, lr}
 80067fe:	4d07      	ldr	r5, [pc, #28]	@ (800681c <_kill_r+0x20>)
 8006800:	2300      	movs	r3, #0
 8006802:	4604      	mov	r4, r0
 8006804:	4608      	mov	r0, r1
 8006806:	4611      	mov	r1, r2
 8006808:	602b      	str	r3, [r5, #0]
 800680a:	f7fb f935 	bl	8001a78 <_kill>
 800680e:	1c43      	adds	r3, r0, #1
 8006810:	d102      	bne.n	8006818 <_kill_r+0x1c>
 8006812:	682b      	ldr	r3, [r5, #0]
 8006814:	b103      	cbz	r3, 8006818 <_kill_r+0x1c>
 8006816:	6023      	str	r3, [r4, #0]
 8006818:	bd38      	pop	{r3, r4, r5, pc}
 800681a:	bf00      	nop
 800681c:	200003b0 	.word	0x200003b0

08006820 <_getpid_r>:
 8006820:	f7fb b922 	b.w	8001a68 <_getpid>

08006824 <__swhatbuf_r>:
 8006824:	b570      	push	{r4, r5, r6, lr}
 8006826:	460c      	mov	r4, r1
 8006828:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800682c:	2900      	cmp	r1, #0
 800682e:	b096      	sub	sp, #88	@ 0x58
 8006830:	4615      	mov	r5, r2
 8006832:	461e      	mov	r6, r3
 8006834:	da0d      	bge.n	8006852 <__swhatbuf_r+0x2e>
 8006836:	89a3      	ldrh	r3, [r4, #12]
 8006838:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800683c:	f04f 0100 	mov.w	r1, #0
 8006840:	bf14      	ite	ne
 8006842:	2340      	movne	r3, #64	@ 0x40
 8006844:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006848:	2000      	movs	r0, #0
 800684a:	6031      	str	r1, [r6, #0]
 800684c:	602b      	str	r3, [r5, #0]
 800684e:	b016      	add	sp, #88	@ 0x58
 8006850:	bd70      	pop	{r4, r5, r6, pc}
 8006852:	466a      	mov	r2, sp
 8006854:	f000 f848 	bl	80068e8 <_fstat_r>
 8006858:	2800      	cmp	r0, #0
 800685a:	dbec      	blt.n	8006836 <__swhatbuf_r+0x12>
 800685c:	9901      	ldr	r1, [sp, #4]
 800685e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006862:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006866:	4259      	negs	r1, r3
 8006868:	4159      	adcs	r1, r3
 800686a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800686e:	e7eb      	b.n	8006848 <__swhatbuf_r+0x24>

08006870 <__smakebuf_r>:
 8006870:	898b      	ldrh	r3, [r1, #12]
 8006872:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006874:	079d      	lsls	r5, r3, #30
 8006876:	4606      	mov	r6, r0
 8006878:	460c      	mov	r4, r1
 800687a:	d507      	bpl.n	800688c <__smakebuf_r+0x1c>
 800687c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006880:	6023      	str	r3, [r4, #0]
 8006882:	6123      	str	r3, [r4, #16]
 8006884:	2301      	movs	r3, #1
 8006886:	6163      	str	r3, [r4, #20]
 8006888:	b003      	add	sp, #12
 800688a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800688c:	ab01      	add	r3, sp, #4
 800688e:	466a      	mov	r2, sp
 8006890:	f7ff ffc8 	bl	8006824 <__swhatbuf_r>
 8006894:	9f00      	ldr	r7, [sp, #0]
 8006896:	4605      	mov	r5, r0
 8006898:	4639      	mov	r1, r7
 800689a:	4630      	mov	r0, r6
 800689c:	f7ff fabc 	bl	8005e18 <_malloc_r>
 80068a0:	b948      	cbnz	r0, 80068b6 <__smakebuf_r+0x46>
 80068a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80068a6:	059a      	lsls	r2, r3, #22
 80068a8:	d4ee      	bmi.n	8006888 <__smakebuf_r+0x18>
 80068aa:	f023 0303 	bic.w	r3, r3, #3
 80068ae:	f043 0302 	orr.w	r3, r3, #2
 80068b2:	81a3      	strh	r3, [r4, #12]
 80068b4:	e7e2      	b.n	800687c <__smakebuf_r+0xc>
 80068b6:	89a3      	ldrh	r3, [r4, #12]
 80068b8:	6020      	str	r0, [r4, #0]
 80068ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80068be:	81a3      	strh	r3, [r4, #12]
 80068c0:	9b01      	ldr	r3, [sp, #4]
 80068c2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80068c6:	b15b      	cbz	r3, 80068e0 <__smakebuf_r+0x70>
 80068c8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80068cc:	4630      	mov	r0, r6
 80068ce:	f000 f81d 	bl	800690c <_isatty_r>
 80068d2:	b128      	cbz	r0, 80068e0 <__smakebuf_r+0x70>
 80068d4:	89a3      	ldrh	r3, [r4, #12]
 80068d6:	f023 0303 	bic.w	r3, r3, #3
 80068da:	f043 0301 	orr.w	r3, r3, #1
 80068de:	81a3      	strh	r3, [r4, #12]
 80068e0:	89a3      	ldrh	r3, [r4, #12]
 80068e2:	431d      	orrs	r5, r3
 80068e4:	81a5      	strh	r5, [r4, #12]
 80068e6:	e7cf      	b.n	8006888 <__smakebuf_r+0x18>

080068e8 <_fstat_r>:
 80068e8:	b538      	push	{r3, r4, r5, lr}
 80068ea:	4d07      	ldr	r5, [pc, #28]	@ (8006908 <_fstat_r+0x20>)
 80068ec:	2300      	movs	r3, #0
 80068ee:	4604      	mov	r4, r0
 80068f0:	4608      	mov	r0, r1
 80068f2:	4611      	mov	r1, r2
 80068f4:	602b      	str	r3, [r5, #0]
 80068f6:	f7fb f91f 	bl	8001b38 <_fstat>
 80068fa:	1c43      	adds	r3, r0, #1
 80068fc:	d102      	bne.n	8006904 <_fstat_r+0x1c>
 80068fe:	682b      	ldr	r3, [r5, #0]
 8006900:	b103      	cbz	r3, 8006904 <_fstat_r+0x1c>
 8006902:	6023      	str	r3, [r4, #0]
 8006904:	bd38      	pop	{r3, r4, r5, pc}
 8006906:	bf00      	nop
 8006908:	200003b0 	.word	0x200003b0

0800690c <_isatty_r>:
 800690c:	b538      	push	{r3, r4, r5, lr}
 800690e:	4d06      	ldr	r5, [pc, #24]	@ (8006928 <_isatty_r+0x1c>)
 8006910:	2300      	movs	r3, #0
 8006912:	4604      	mov	r4, r0
 8006914:	4608      	mov	r0, r1
 8006916:	602b      	str	r3, [r5, #0]
 8006918:	f7fb f91e 	bl	8001b58 <_isatty>
 800691c:	1c43      	adds	r3, r0, #1
 800691e:	d102      	bne.n	8006926 <_isatty_r+0x1a>
 8006920:	682b      	ldr	r3, [r5, #0]
 8006922:	b103      	cbz	r3, 8006926 <_isatty_r+0x1a>
 8006924:	6023      	str	r3, [r4, #0]
 8006926:	bd38      	pop	{r3, r4, r5, pc}
 8006928:	200003b0 	.word	0x200003b0

0800692c <_init>:
 800692c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800692e:	bf00      	nop
 8006930:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006932:	bc08      	pop	{r3}
 8006934:	469e      	mov	lr, r3
 8006936:	4770      	bx	lr

08006938 <_fini>:
 8006938:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800693a:	bf00      	nop
 800693c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800693e:	bc08      	pop	{r3}
 8006940:	469e      	mov	lr, r3
 8006942:	4770      	bx	lr
