
*** Running vivado
    with args -log bitserial_nn.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bitserial_nn.tcl -notrace



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Tue Dec 23 10:30:24 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source bitserial_nn.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 495.688 ; gain = 211.410
Command: link_design -top bitserial_nn -part xcau25p-sfvb784-1LV-i
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcau25p-sfvb784-1LV-i
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1597.320 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 984 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Projects/iac_hackathon/bit_serial/bit_serial.srcs/constrs_1/imports/src/xdc_2.xdc]
create_clock: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1597.320 ; gain = 0.000
Finished Parsing XDC File [D:/Projects/iac_hackathon/bit_serial/bit_serial.srcs/constrs_1/imports/src/xdc_2.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1890.684 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 50 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 50 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 1890.684 ; gain = 1394.996
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcau25p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcau25p'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1930.219 ; gain = 39.535

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 244cd8e5f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2299.293 ; gain = 369.074

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 244cd8e5f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 2733.859 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 244cd8e5f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.134 . Memory (MB): peak = 2733.859 ; gain = 0.000
Phase 1 Initialization | Checksum: 244cd8e5f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.135 . Memory (MB): peak = 2733.859 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 244cd8e5f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.708 . Memory (MB): peak = 2733.859 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 244cd8e5f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.938 . Memory (MB): peak = 2733.859 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 244cd8e5f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.939 . Memory (MB): peak = 2733.859 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 1 inverter(s) to 4716 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1daa69d62

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2733.859 ; gain = 0.000
Retarget | Checksum: 1daa69d62
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1daa69d62

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2733.859 ; gain = 0.000
Constant propagation | Checksum: 1daa69d62
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2733.859 ; gain = 0.000
Phase 5 Sweep | Checksum: 27fadda13

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2733.859 ; gain = 0.000
Sweep | Checksum: 27fadda13
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 27fadda13

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2733.859 ; gain = 0.000
BUFG optimization | Checksum: 27fadda13
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 27fadda13

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2733.859 ; gain = 0.000
Shift Register Optimization | Checksum: 27fadda13
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 27fadda13

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2733.859 ; gain = 0.000
Post Processing Netlist | Checksum: 27fadda13
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1c438f396

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2733.859 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2733.859 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1c438f396

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2733.859 ; gain = 0.000
Phase 9 Finalization | Checksum: 1c438f396

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2733.859 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               2  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1c438f396

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2733.859 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 1d974323b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.278 . Memory (MB): peak = 2815.434 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1d974323b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2815.434 ; gain = 81.574

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1f0f746ff

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.863 . Memory (MB): peak = 2815.434 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 1f0f746ff

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2815.434 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2815.434 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1f0f746ff

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2815.434 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 2815.434 ; gain = 924.750
INFO: [Vivado 12-24828] Executing command : report_drc -file bitserial_nn_drc_opted.rpt -pb bitserial_nn_drc_opted.pb -rpx bitserial_nn_drc_opted.rpx
Command: report_drc -file bitserial_nn_drc_opted.rpt -pb bitserial_nn_drc_opted.pb -rpx bitserial_nn_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/APPS/Xilinx/2025.1/Vivado/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Projects/iac_hackathon/bit_serial/bit_serial.runs/impl_1/bitserial_nn_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:17 ; elapsed = 00:00:33 . Memory (MB): peak = 3606.035 ; gain = 790.602
generate_parallel_reports: Time (s): cpu = 00:00:17 ; elapsed = 00:00:33 . Memory (MB): peak = 3606.035 ; gain = 790.602
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.361 . Memory (MB): peak = 3606.035 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Projects/iac_hackathon/bit_serial/bit_serial.runs/impl_1/bitserial_nn_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3606.035 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcau25p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcau25p'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3606.035 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1b46e348c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.219 . Memory (MB): peak = 3606.035 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3606.035 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 24f28bd25

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3606.035 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2526a4986

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3606.035 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2526a4986

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3606.035 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 2526a4986

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3606.035 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 2abd3ee6b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3606.035 ; gain = 0.000

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 2b914c34a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3606.035 ; gain = 0.000

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 2b914c34a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3606.035 ; gain = 0.000

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 3131e9db8

Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 3606.035 ; gain = 0.000

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 3131e9db8

Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 3606.035 ; gain = 0.000
Phase 2.1.1 Partition Driven Placement | Checksum: 3131e9db8

Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 3606.035 ; gain = 0.000
Phase 2.1 Floorplanning | Checksum: 289b2ed81

Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 3606.035 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 289b2ed81

Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3606.035 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 289b2ed81

Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3606.035 ; gain = 0.000

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 2801a14d5

Time (s): cpu = 00:01:02 ; elapsed = 00:00:46 . Memory (MB): peak = 3627.707 ; gain = 21.672

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 24c478aab

Time (s): cpu = 00:01:03 ; elapsed = 00:00:47 . Memory (MB): peak = 3627.707 ; gain = 21.672

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 228 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 101 nets or LUTs. Breaked 0 LUT, combined 101 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-670] No setup violation found.  Equivalent Driver Rewiring was not performed.
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3631.750 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            101  |                   101  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            101  |                   101  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 293df9576

Time (s): cpu = 00:01:04 ; elapsed = 00:00:49 . Memory (MB): peak = 3631.750 ; gain = 25.715
Phase 2.5 Global Place Phase2 | Checksum: 234937851

Time (s): cpu = 00:01:19 ; elapsed = 00:00:57 . Memory (MB): peak = 3631.750 ; gain = 25.715
Phase 2 Global Placement | Checksum: 234937851

Time (s): cpu = 00:01:19 ; elapsed = 00:00:57 . Memory (MB): peak = 3631.750 ; gain = 25.715

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 22b7d25e0

Time (s): cpu = 00:01:34 ; elapsed = 00:01:05 . Memory (MB): peak = 3631.750 ; gain = 25.715

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 22c5dcf6e

Time (s): cpu = 00:01:35 ; elapsed = 00:01:06 . Memory (MB): peak = 3631.750 ; gain = 25.715

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1b26bf3d3

Time (s): cpu = 00:02:04 ; elapsed = 00:01:21 . Memory (MB): peak = 3631.773 ; gain = 25.738

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 21010b532

Time (s): cpu = 00:02:20 ; elapsed = 00:01:31 . Memory (MB): peak = 3641.340 ; gain = 35.305
Phase 3.3.2 Slice Area Swap | Checksum: 21010b532

Time (s): cpu = 00:02:20 ; elapsed = 00:01:31 . Memory (MB): peak = 3642.352 ; gain = 36.316
Phase 3.3 Small Shape DP | Checksum: 2a8eb74f7

Time (s): cpu = 00:02:52 ; elapsed = 00:01:49 . Memory (MB): peak = 3646.305 ; gain = 40.270

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 2afd4cda7

Time (s): cpu = 00:02:53 ; elapsed = 00:01:50 . Memory (MB): peak = 3646.305 ; gain = 40.270

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 24a25263a

Time (s): cpu = 00:02:53 ; elapsed = 00:01:50 . Memory (MB): peak = 3646.305 ; gain = 40.270
Phase 3 Detail Placement | Checksum: 24a25263a

Time (s): cpu = 00:02:53 ; elapsed = 00:01:50 . Memory (MB): peak = 3646.305 ; gain = 40.270

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 355922c80

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.730 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 21ca1fbca

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.247 . Memory (MB): peak = 3704.352 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2aae0abbf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.331 . Memory (MB): peak = 3704.352 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 355922c80

Time (s): cpu = 00:03:14 ; elapsed = 00:02:05 . Memory (MB): peak = 3704.352 ; gain = 98.316

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.730. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 270712c23

Time (s): cpu = 00:03:14 ; elapsed = 00:02:05 . Memory (MB): peak = 3704.352 ; gain = 98.316

Time (s): cpu = 00:03:14 ; elapsed = 00:02:05 . Memory (MB): peak = 3704.352 ; gain = 98.316
Phase 4.1 Post Commit Optimization | Checksum: 270712c23

Time (s): cpu = 00:03:15 ; elapsed = 00:02:05 . Memory (MB): peak = 3704.352 ; gain = 98.316
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3716.469 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 265810155

Time (s): cpu = 00:03:34 ; elapsed = 00:02:21 . Memory (MB): peak = 3716.469 ; gain = 110.434

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 265810155

Time (s): cpu = 00:03:34 ; elapsed = 00:02:22 . Memory (MB): peak = 3716.469 ; gain = 110.434
Phase 4.3 Placer Reporting | Checksum: 265810155

Time (s): cpu = 00:03:34 ; elapsed = 00:02:22 . Memory (MB): peak = 3716.469 ; gain = 110.434

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3716.469 ; gain = 0.000

Time (s): cpu = 00:03:34 ; elapsed = 00:02:22 . Memory (MB): peak = 3716.469 ; gain = 110.434
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c4782fe3

Time (s): cpu = 00:03:34 ; elapsed = 00:02:22 . Memory (MB): peak = 3716.469 ; gain = 110.434
Ending Placer Task | Checksum: 1c25e9d0c

Time (s): cpu = 00:03:34 ; elapsed = 00:02:22 . Memory (MB): peak = 3716.469 ; gain = 110.434
73 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:38 ; elapsed = 00:02:26 . Memory (MB): peak = 3716.469 ; gain = 110.434
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file bitserial_nn_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.569 . Memory (MB): peak = 3716.469 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file bitserial_nn_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 3716.469 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file bitserial_nn_utilization_placed.rpt -pb bitserial_nn_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 3716.469 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.516 . Memory (MB): peak = 3716.469 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3716.469 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.429 . Memory (MB): peak = 3716.469 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 3716.469 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 3716.469 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3716.469 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Projects/iac_hackathon/bit_serial/bit_serial.runs/impl_1/bitserial_nn_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcau25p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcau25p'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3716.469 ; gain = 0.000
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 1.730 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.030 . Memory (MB): peak = 3716.469 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.709 . Memory (MB): peak = 3716.469 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3716.469 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 3716.469 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 3716.469 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 3716.469 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.842 . Memory (MB): peak = 3716.469 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Projects/iac_hackathon/bit_serial/bit_serial.runs/impl_1/bitserial_nn_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcau25p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcau25p'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 8aabf8fb ConstDB: 0 ShapeSum: 57d584b1 RouteDB: dfdd1f60
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3716.469 ; gain = 0.000
Post Restoration Checksum: NetGraph: c35e24fd | NumContArr: e9afbd42 | Constraints: 86b1d62b | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2f668b307

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3716.469 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2f668b307

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3716.469 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2f668b307

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3716.469 ; gain = 0.000

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 1ec0122f2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3730.668 ; gain = 14.199

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1f2761901

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 3730.668 ; gain = 14.199
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.875  | TNS=0.000  | WHS=-0.668 | THS=-3166.202|


Phase 2.5 Soft Constraint Pins - Fast Budgeting
Phase 2.5 Soft Constraint Pins - Fast Budgeting | Checksum: 1a292b42d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 3745.824 ; gain = 29.355

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 6899
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 6051
  Number of Partially Routed Nets     = 848
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2443fc384

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 3745.824 ; gain = 29.355

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2443fc384

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 3745.824 ; gain = 29.355

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 26894a4fb

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 3745.824 ; gain = 29.355
Phase 4 Initial Routing | Checksum: 1ed9406e6

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 3745.824 ; gain = 29.355

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 2599
 Number of Nodes with overlaps = 201
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.339  | TNS=0.000  | WHS=-0.287 | THS=-374.405|

Phase 5.1 Global Iteration 0 | Checksum: 29e486f24

Time (s): cpu = 00:00:57 ; elapsed = 00:00:41 . Memory (MB): peak = 3745.824 ; gain = 29.355

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 148
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.312  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 210875966

Time (s): cpu = 00:01:05 ; elapsed = 00:00:48 . Memory (MB): peak = 3745.824 ; gain = 29.355
Phase 5 Rip-up And Reroute | Checksum: 210875966

Time (s): cpu = 00:01:05 ; elapsed = 00:00:48 . Memory (MB): peak = 3745.824 ; gain = 29.355

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.312  | TNS=0.000  | WHS=0.008  | THS=0.000  |

INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.312  | TNS=0.000  | WHS=0.008  | THS=0.000  |

Phase 6.1 Delay CleanUp | Checksum: 247cc2050

Time (s): cpu = 00:01:08 ; elapsed = 00:00:50 . Memory (MB): peak = 3745.824 ; gain = 29.355

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 247cc2050

Time (s): cpu = 00:01:08 ; elapsed = 00:00:50 . Memory (MB): peak = 3745.824 ; gain = 29.355
Phase 6 Delay and Skew Optimization | Checksum: 247cc2050

Time (s): cpu = 00:01:08 ; elapsed = 00:00:50 . Memory (MB): peak = 3745.824 ; gain = 29.355

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.312  | TNS=0.000  | WHS=0.008  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 27dd82e8e

Time (s): cpu = 00:01:09 ; elapsed = 00:00:51 . Memory (MB): peak = 3745.824 ; gain = 29.355
Phase 7 Post Hold Fix | Checksum: 27dd82e8e

Time (s): cpu = 00:01:09 ; elapsed = 00:00:51 . Memory (MB): peak = 3745.824 ; gain = 29.355

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.565931 %
  Global Horizontal Routing Utilization  = 0.711537 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 27dd82e8e

Time (s): cpu = 00:01:10 ; elapsed = 00:00:51 . Memory (MB): peak = 3745.824 ; gain = 29.355

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 27dd82e8e

Time (s): cpu = 00:01:10 ; elapsed = 00:00:51 . Memory (MB): peak = 3745.824 ; gain = 29.355

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 27dd82e8e

Time (s): cpu = 00:01:11 ; elapsed = 00:00:52 . Memory (MB): peak = 3745.824 ; gain = 29.355

Phase 11 Resolve XTalk
Phase 11 Resolve XTalk | Checksum: 27dd82e8e

Time (s): cpu = 00:01:11 ; elapsed = 00:00:52 . Memory (MB): peak = 3745.824 ; gain = 29.355

Phase 12 Post Process Routing
Phase 12 Post Process Routing | Checksum: 27dd82e8e

Time (s): cpu = 00:01:11 ; elapsed = 00:00:52 . Memory (MB): peak = 3745.824 ; gain = 29.355

Phase 13 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.312  | TNS=0.000  | WHS=0.008  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 13 Post Router Timing | Checksum: 27dd82e8e

Time (s): cpu = 00:01:11 ; elapsed = 00:00:52 . Memory (MB): peak = 3745.824 ; gain = 29.355
Total Elapsed time in route_design: 52.195 secs

Phase 14 Post-Route Event Processing
Phase 14 Post-Route Event Processing | Checksum: 1d16e5706

Time (s): cpu = 00:01:11 ; elapsed = 00:00:53 . Memory (MB): peak = 3745.824 ; gain = 29.355
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1d16e5706

Time (s): cpu = 00:01:12 ; elapsed = 00:00:53 . Memory (MB): peak = 3745.824 ; gain = 29.355

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
98 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:12 ; elapsed = 00:00:53 . Memory (MB): peak = 3745.824 ; gain = 29.355
INFO: [Vivado 12-24828] Executing command : report_drc -file bitserial_nn_drc_routed.rpt -pb bitserial_nn_drc_routed.pb -rpx bitserial_nn_drc_routed.rpx
Command: report_drc -file bitserial_nn_drc_routed.rpt -pb bitserial_nn_drc_routed.pb -rpx bitserial_nn_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Projects/iac_hackathon/bit_serial/bit_serial.runs/impl_1/bitserial_nn_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3745.824 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_methodology -file bitserial_nn_methodology_drc_routed.rpt -pb bitserial_nn_methodology_drc_routed.pb -rpx bitserial_nn_methodology_drc_routed.rpx
Command: report_methodology -file bitserial_nn_methodology_drc_routed.rpt -pb bitserial_nn_methodology_drc_routed.pb -rpx bitserial_nn_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/Projects/iac_hackathon/bit_serial/bit_serial.runs/impl_1/bitserial_nn_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file bitserial_nn_timing_summary_routed.rpt -pb bitserial_nn_timing_summary_routed.pb -rpx bitserial_nn_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1LV, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file bitserial_nn_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file bitserial_nn_route_status.rpt -pb bitserial_nn_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file bitserial_nn_power_routed.rpt -pb bitserial_nn_power_summary_routed.pb -rpx bitserial_nn_power_routed.rpx
Command: report_power -file bitserial_nn_power_routed.rpt -pb bitserial_nn_power_summary_routed.pb -rpx bitserial_nn_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
115 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3745.824 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file bitserial_nn_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3745.824 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file bitserial_nn_bus_skew_routed.rpt -pb bitserial_nn_bus_skew_routed.pb -rpx bitserial_nn_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1LV, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:39 ; elapsed = 00:00:36 . Memory (MB): peak = 3745.824 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 3745.824 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.865 . Memory (MB): peak = 3745.824 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3745.824 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.327 . Memory (MB): peak = 3745.824 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 3745.824 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 3745.824 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3745.824 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Projects/iac_hackathon/bit_serial/bit_serial.runs/impl_1/bitserial_nn_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Tue Dec 23 10:36:39 2025...
