[options]
mode prove
depth 20

[engines]
smtbmc z3

[script]
read -formal bus_matrix_props.sv
read -formal bus_matrix_regs.sv
read -formal bus_matrix_core.sv
read -formal axi4lite_slave_adapter.sv
read -formal bus_matrix_axi.sv
read -formal bus_matrix_binds.sv
prep -top bus_matrix_axi

[files]
../../rtl/verilog/bus_matrix_regs.sv
../../rtl/verilog/bus_matrix_core.sv
../../rtl/verilog/bus_matrix_axi.sv
../../../../common/lib/rtl/axi4lite_slave_adapter.sv
bus_matrix_props.sv
bus_matrix_binds.sv

[file bus_matrix_axi_binds.sv]
module bus_matrix_axi_binds;
    bind bus_matrix_axi axi_props props_axi (
        .s_axi_aclk(aclk),
        .s_axi_aresetn(aresetn),
        .s_axi_awvalid(awvalid),
        .s_axi_awready(awready),
        .s_axi_wvalid(wvalid),
        .s_axi_wready(wready),
        .s_axi_bvalid(bvalid),
        .s_axi_bready(bready),
        .s_axi_arvalid(arvalid),
        .s_axi_arready(arready),
        .s_axi_rvalid(rvalid),
        .s_axi_rready(rready)
    );
endmodule
