{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1682597812056 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1682597812056 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 27 15:16:51 2023 " "Processing started: Thu Apr 27 15:16:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1682597812056 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1682597812056 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Uni_Projektas -c Uni_Projektas " "Command: quartus_sta Uni_Projektas -c Uni_Projektas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1682597812056 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1682597812133 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1682597812257 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1682597812277 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1682597812277 ""}
{ "Info" "ISTA_SDC_FOUND" "Uni_Projektas.sdc " "Reading SDC File: 'Uni_Projektas.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1682597812341 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Uni_Projektas.sdc 5 Corr_Main_1\|corr_buffer_update\|clk pin " "Ignored filter at Uni_Projektas.sdc(5): Corr_Main_1\|corr_buffer_update\|clk could not be matched with a pin" {  } { { "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1682597812346 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Uni_Projektas.sdc 5 Argument <targets> is an empty collection " "Ignored create_clock at Uni_Projektas.sdc(5): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name PLL_CLK0 -period 6.666 \[get_pins \{Corr_Main_1\|corr_buffer_update\|clk\}\] " "create_clock -name PLL_CLK0 -period 6.666 \[get_pins \{Corr_Main_1\|corr_buffer_update\|clk\}\]" {  } { { "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1682597812346 ""}  } { { "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1682597812346 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Uni_Projektas.sdc 6 Corr_Main_1\|corr_buffer_update\|datain pin " "Ignored filter at Uni_Projektas.sdc(6): Corr_Main_1\|corr_buffer_update\|datain could not be matched with a pin" {  } { { "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1682597812346 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Uni_Projektas.sdc 6 Argument <targets> is an empty collection " "Ignored create_clock at Uni_Projektas.sdc(6): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name PLL_CLK1 -period 6.666 \[get_pins \{Corr_Main_1\|corr_buffer_update\|datain\}\] " "create_clock -name PLL_CLK1 -period 6.666 \[get_pins \{Corr_Main_1\|corr_buffer_update\|datain\}\]" {  } { { "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1682597812346 ""}  } { { "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1682597812346 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Uni_Projektas.sdc 7 Corr_Main_1\|corr_buffer_update\|regout pin " "Ignored filter at Uni_Projektas.sdc(7): Corr_Main_1\|corr_buffer_update\|regout could not be matched with a pin" {  } { { "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1682597812349 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Uni_Projektas.sdc 7 Argument <targets> is an empty collection " "Ignored create_clock at Uni_Projektas.sdc(7): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name PLL_CLK2 -period 6.666 \[get_pins \{Corr_Main_1\|corr_buffer_update\|regout\}\] " "create_clock -name PLL_CLK2 -period 6.666 \[get_pins \{Corr_Main_1\|corr_buffer_update\|regout\}\]" {  } { { "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1682597812349 ""}  } { { "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1682597812349 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Uni_Projektas.sdc 8 Corr_Main_1\|corr_buffer_update~clkctrl\|outclk pin " "Ignored filter at Uni_Projektas.sdc(8): Corr_Main_1\|corr_buffer_update~clkctrl\|outclk could not be matched with a pin" {  } { { "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1682597812349 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Uni_Projektas.sdc 8 Argument <targets> is an empty collection " "Ignored create_clock at Uni_Projektas.sdc(8): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name CORR_BUFFER_UPDATE_CLK0 -period 6.666 \[get_pins \{Corr_Main_1\|corr_buffer_update~clkctrl\|outclk\}\] " "create_clock -name CORR_BUFFER_UPDATE_CLK0 -period 6.666 \[get_pins \{Corr_Main_1\|corr_buffer_update~clkctrl\|outclk\}\]" {  } { { "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1682597812349 ""}  } { { "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1682597812349 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: this_read_adc_manager\|MRAM_WRITE_DATA~0  from: datab  to: combout " "Cell: this_read_adc_manager\|MRAM_WRITE_DATA~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1682597812353 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1682597812353 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pl\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pl\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1682597812353 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1682597812353 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1682597812357 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1682597812365 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.250 " "Worst-case setup slack is 0.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682597812377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682597812377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250         0.000 CLK  " "    0.250         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682597812377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1682597812377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.499 " "Worst-case hold slack is 0.499" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682597812381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682597812381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 CLK  " "    0.499         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682597812381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1682597812381 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1682597812381 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1682597812386 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 6.933 " "Worst-case minimum pulse width slack is 6.933" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682597812390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682597812390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.933         0.000 CLK  " "    6.933         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682597812390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.000         0.000 ADC_DCLKA  " "   10.000         0.000 ADC_DCLKA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682597812390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 ADC_CLK  " "   16.000         0.000 ADC_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682597812390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.758         0.000 MRAM_WRITE_DATA_CLK2  " "   48.758         0.000 MRAM_WRITE_DATA_CLK2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682597812390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   50.000         0.000 MRAM_WRITE_DATA_CLK4  " "   50.000         0.000 MRAM_WRITE_DATA_CLK4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682597812390 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1682597812390 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1682597812442 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1682597812442 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: this_read_adc_manager\|MRAM_WRITE_DATA~0  from: datab  to: combout " "Cell: this_read_adc_manager\|MRAM_WRITE_DATA~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1682597812463 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1682597812463 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pl\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pl\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1682597812463 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1682597812463 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.216 " "Worst-case setup slack is 8.216" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682597812466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682597812466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.216         0.000 CLK  " "    8.216         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682597812466 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1682597812466 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1682597812466 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.463 " "Worst-case hold slack is -0.463" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682597812471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682597812471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.463        -1.125 CLK  " "   -0.463        -1.125 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682597812471 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1682597812471 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1682597812474 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1682597812478 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 7.873 " "Worst-case minimum pulse width slack is 7.873" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682597812483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682597812483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.873         0.000 CLK  " "    7.873         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682597812483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.000         0.000 ADC_DCLKA  " "   10.000         0.000 ADC_DCLKA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682597812483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.223         0.000 ADC_CLK  " "   17.223         0.000 ADC_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682597812483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.000         0.000 MRAM_WRITE_DATA_CLK2  " "   49.000         0.000 MRAM_WRITE_DATA_CLK2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682597812483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   50.000         0.000 MRAM_WRITE_DATA_CLK4  " "   50.000         0.000 MRAM_WRITE_DATA_CLK4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682597812483 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1682597812483 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1682597812544 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1682597812572 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1682597812572 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4554 " "Peak virtual memory: 4554 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1682597812645 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 27 15:16:52 2023 " "Processing ended: Thu Apr 27 15:16:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1682597812645 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1682597812645 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1682597812645 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1682597812645 ""}
