   1               		.file	"rocketdata.c"
   2               	__SP_H__ = 0x3e
   3               	__SP_L__ = 0x3d
   4               	__SREG__ = 0x3f
   5               	__tmp_reg__ = 0
   6               	__zero_reg__ = 1
   7               		.text
   8               	.Ltext0:
   9               		.cfi_sections	.debug_frame
  10               		.section	.text.FetchNextCommandByte,"ax",@progbits
  12               	FetchNextCommandByte:
  13               	.LFB105:
  14               		.file 1 "rocketdata.c"
   1:rocketdata.c  **** /*
   2:rocketdata.c  ****              LUFA Library
   3:rocketdata.c  ****      Copyright (C) Dean Camera, 2011.
   4:rocketdata.c  **** 
   5:rocketdata.c  ****   dean [at] fourwalledcubicle [dot] com
   6:rocketdata.c  ****            www.lufa-lib.org
   7:rocketdata.c  **** */
   8:rocketdata.c  **** 
   9:rocketdata.c  **** /*
  10:rocketdata.c  ****   Copyright 2011  Dean Camera (dean [at] fourwalledcubicle [dot] com)
  11:rocketdata.c  **** 
  12:rocketdata.c  ****   Permission to use, copy, modify, distribute, and sell this
  13:rocketdata.c  ****   software and its documentation for any purpose is hereby granted
  14:rocketdata.c  ****   without fee, provided that the above copyright notice appear in
  15:rocketdata.c  ****   all copies and that both that the copyright notice and this
  16:rocketdata.c  ****   permission notice and warranty disclaimer appear in supporting
  17:rocketdata.c  ****   documentation, and that the name of the author not be used in
  18:rocketdata.c  ****   advertising or publicity pertaining to distribution of the
  19:rocketdata.c  ****   software without specific, written prior permission.
  20:rocketdata.c  **** 
  21:rocketdata.c  ****   The author disclaim all warranties with regard to this
  22:rocketdata.c  ****   software, including all implied warranties of merchantability
  23:rocketdata.c  ****   and fitness.  In no event shall the author be liable for any
  24:rocketdata.c  ****   special, indirect or consequential damages or any damages
  25:rocketdata.c  ****   whatsoever resulting from loss of use, data or profits, whether
  26:rocketdata.c  ****   in an action of contract, negligence or other tortious action,
  27:rocketdata.c  ****   arising out of or in connection with the use or performance of
  28:rocketdata.c  ****   this software.
  29:rocketdata.c  **** */
  30:rocketdata.c  **** 
  31:rocketdata.c  **** /** \file
  32:rocketdata.c  ****  *
  33:rocketdata.c  ****  *  Main source file for the CDC class bootloader. This file contains the complete bootloader logic
  34:rocketdata.c  ****  */
  35:rocketdata.c  **** 
  36:rocketdata.c  **** #define  INCLUDE_FROM_CATERINA_C
  37:rocketdata.c  **** #include "rocketdata.h"
  38:rocketdata.c  **** 
  39:rocketdata.c  **** /** Contains the current baud rate and other settings of the first virtual serial port. This must b
  40:rocketdata.c  ****  *  operating systems will not open the port unless the settings can be set successfully.
  41:rocketdata.c  ****  */
  42:rocketdata.c  **** static CDC_LineEncoding_t LineEncoding = { .BaudRateBPS = 0,
  43:rocketdata.c  ****                                            .CharFormat  = CDC_LINEENCODING_OneStopBit,
  44:rocketdata.c  ****                                            .ParityType  = CDC_PARITY_None,
  45:rocketdata.c  ****                                            .DataBits    = 8                            };
  46:rocketdata.c  **** 
  47:rocketdata.c  **** /** Current address counter. This stores the current address of the FLASH or EEPROM as set by the h
  48:rocketdata.c  ****  *  and is used when reading or writing to the AVRs memory (either FLASH or EEPROM depending on the
  49:rocketdata.c  ****  *  command.)
  50:rocketdata.c  ****  */
  51:rocketdata.c  **** static uint32_t CurrAddress;
  52:rocketdata.c  **** 
  53:rocketdata.c  **** /** Flag to indicate if the bootloader should be running, or should exit and allow the application 
  54:rocketdata.c  ****  *  via a watchdog reset. When cleared the bootloader will exit, starting the watchdog and entering
  55:rocketdata.c  ****  *  loop until the AVR restarts and the application runs.
  56:rocketdata.c  ****  */
  57:rocketdata.c  **** static bool RunBootloader = true;
  58:rocketdata.c  **** 
  59:rocketdata.c  **** // MAH 8/15/12- added this flag to replace the bulky program memory reads to check for the presence
  60:rocketdata.c  **** //   at the top of the memory space.
  61:rocketdata.c  **** static bool sketchPresent = false;
  62:rocketdata.c  **** 
  63:rocketdata.c  **** /* Pulse generation counters to keep track of the time remaining for each pulse type */
  64:rocketdata.c  **** #define TX_RX_LED_PULSE_PERIOD 100
  65:rocketdata.c  **** uint16_t TxLEDPulse = 0; // time remaining for Tx LED pulse
  66:rocketdata.c  **** uint16_t RxLEDPulse = 0; // time remaining for Rx LED pulse
  67:rocketdata.c  **** 
  68:rocketdata.c  **** /* Bootloader timeout timer */
  69:rocketdata.c  **** // MAH 8/15/12- add this switch so timeouts work properly when the chip is running at 8MHz instead 
  70:rocketdata.c  **** #if F_CPU == 8000000 
  71:rocketdata.c  **** #define TIMEOUT_PERIOD	4000
  72:rocketdata.c  **** #define EXT_RESET_TIMEOUT_PERIOD	375
  73:rocketdata.c  **** #else
  74:rocketdata.c  **** #define TIMEOUT_PERIOD  8000
  75:rocketdata.c  **** #define EXT_RESET_TIMEOUT_PERIOD  750
  76:rocketdata.c  **** #endif
  77:rocketdata.c  **** 
  78:rocketdata.c  **** // MAH 8/15/12- make this volatile, since we modify it in one place and read it in another, we want
  79:rocketdata.c  **** //  sure we're always working on the copy in memory and not an erroneous value stored in a cache so
  80:rocketdata.c  **** volatile uint16_t Timeout = 0;
  81:rocketdata.c  **** // MAH 8/15/12- added this for delay during startup. Did not use existing Timeout value b/c it only
  82:rocketdata.c  **** //  when there's a sketch at the top of the memory.
  83:rocketdata.c  **** volatile uint16_t resetTimeout = 0;
  84:rocketdata.c  **** 
  85:rocketdata.c  **** // MAH 8/15/12- let's make this an 8-bit value instead of 16- that saves on memory because 16-bit a
  86:rocketdata.c  **** //  comparison compiles to bulkier code. Note that this does *not* require a change to the Arduino 
  87:rocketdata.c  **** //  just sort of ignoring the extra byte that the Arduino core puts at the next location.
  88:rocketdata.c  **** uint8_t bootKey = 0x77;
  89:rocketdata.c  **** volatile uint8_t *const bootKeyPtr = (volatile uint8_t *)0x0800;
  90:rocketdata.c  **** 
  91:rocketdata.c  **** void StartSketch(void)
  92:rocketdata.c  **** {
  93:rocketdata.c  **** 	cli();
  94:rocketdata.c  **** 	
  95:rocketdata.c  **** 	/* Undo TIMER1 setup and clear the count before running the sketch */
  96:rocketdata.c  **** 	TIMSK1 = 0;
  97:rocketdata.c  **** 	TCCR1B = 0;
  98:rocketdata.c  **** 	// MAH 8/15/12 this clear is removed to save memory. Okay, it
  99:rocketdata.c  **** 	//   introduces some inaccuracy in the timer in the sketch, but
 100:rocketdata.c  **** 	//   not enough that it really matters.
 101:rocketdata.c  **** 	//TCNT1H = 0;		// 16-bit write to TCNT1 requires high byte be written first
 102:rocketdata.c  **** 	//TCNT1L = 0;
 103:rocketdata.c  **** 	
 104:rocketdata.c  **** 	/* Relocate the interrupt vector table to the application section */
 105:rocketdata.c  **** 	MCUCR = (1 << IVCE);
 106:rocketdata.c  **** 	MCUCR = 0;
 107:rocketdata.c  **** 
 108:rocketdata.c  **** 	L_LED_OFF();
 109:rocketdata.c  **** 	TX_LED_OFF();
 110:rocketdata.c  **** 	RX_LED_OFF();
 111:rocketdata.c  **** 
 112:rocketdata.c  **** 	/* jump to beginning of application space */
 113:rocketdata.c  **** 	__asm__ volatile("jmp 0x0000");
 114:rocketdata.c  **** 	
 115:rocketdata.c  **** }
 116:rocketdata.c  **** 
 117:rocketdata.c  **** /*	Breathing animation on L LED indicates bootloader is running */
 118:rocketdata.c  **** // MAH 8/15/12- Pulled this code inline down below- we only call it once and while inlining it is
 119:rocketdata.c  **** //  questionable coding practice, it saves us a few bytes, which is important.
 120:rocketdata.c  **** uint16_t LLEDPulse;
 121:rocketdata.c  **** /*void LEDPulse(void)
 122:rocketdata.c  **** {
 123:rocketdata.c  **** 	LLEDPulse++;
 124:rocketdata.c  **** 	uint8_t p = LLEDPulse >> 8;
 125:rocketdata.c  **** 	if (p > 127)
 126:rocketdata.c  **** 		p = 254-p;
 127:rocketdata.c  **** 	p += p;
 128:rocketdata.c  **** 	if (((uint8_t)LLEDPulse) > p)
 129:rocketdata.c  **** 		L_LED_OFF();
 130:rocketdata.c  **** 	else
 131:rocketdata.c  **** 		L_LED_ON();
 132:rocketdata.c  **** }*/
 133:rocketdata.c  **** 
 134:rocketdata.c  **** /** Main program entry point. This routine configures the hardware required by the bootloader, then
 135:rocketdata.c  ****  *  runs the bootloader processing routine until it times out or is instructed to exit.
 136:rocketdata.c  ****  */
 137:rocketdata.c  **** int main(void)
 138:rocketdata.c  **** {
 139:rocketdata.c  **** 	/* Save the value of the boot key memory before it is overwritten */
 140:rocketdata.c  **** 	uint8_t bootKeyPtrVal = *bootKeyPtr;
 141:rocketdata.c  **** 	*bootKeyPtr = 0;
 142:rocketdata.c  **** 
 143:rocketdata.c  **** 	/* Check the reason for the reset so we can act accordingly */
 144:rocketdata.c  **** 	uint8_t  mcusr_state = MCUSR;		// store the initial state of the Status register
 145:rocketdata.c  **** 	MCUSR = 0;							// clear all reset flags	
 146:rocketdata.c  **** 
 147:rocketdata.c  **** 	/* Watchdog may be configured with a 15 ms period so must disable it before going any further */
 148:rocketdata.c  **** 	// MAH 8/15/12- I removed this because wdt_disable() is the first thing SetupHardware() does- why
 149:rocketdata.c  **** 	//  do it twice right in a row?
 150:rocketdata.c  **** 	//wdt_disable();
 151:rocketdata.c  **** 	
 152:rocketdata.c  **** 	/* Setup hardware required for the bootloader */
 153:rocketdata.c  **** 	// MAH 8/15/12- Moved this up to before the bootloader go/no-go decision tree so I could use the
 154:rocketdata.c  **** 	//  timer in that decision tree. Removed the USBInit() call from it; if I'm not going to stay in
 155:rocketdata.c  **** 	//  the bootloader, there's no point spending the time initializing the USB.
 156:rocketdata.c  **** 	// SetupHardware();
 157:rocketdata.c  **** 	wdt_disable();
 158:rocketdata.c  **** 
 159:rocketdata.c  **** 	// Disable clock division 
 160:rocketdata.c  **** 	clock_prescale_set(clock_div_1);
 161:rocketdata.c  **** 
 162:rocketdata.c  **** 	// Relocate the interrupt vector table to the bootloader section
 163:rocketdata.c  **** 	MCUCR = (1 << IVCE);
 164:rocketdata.c  **** 	MCUCR = (1 << IVSEL);
 165:rocketdata.c  **** 	
 166:rocketdata.c  **** 	LED_SETUP();
 167:rocketdata.c  **** 	CPU_PRESCALE(0); 
 168:rocketdata.c  **** 	L_LED_OFF();
 169:rocketdata.c  **** 	TX_LED_OFF();
 170:rocketdata.c  **** 	RX_LED_OFF();
 171:rocketdata.c  **** 	
 172:rocketdata.c  **** 	// Initialize TIMER1 to handle bootloader timeout and LED tasks.  
 173:rocketdata.c  **** 	// With 16 MHz clock and 1/64 prescaler, timer 1 is clocked at 250 kHz
 174:rocketdata.c  **** 	// Our chosen compare match generates an interrupt every 1 ms.
 175:rocketdata.c  **** 	// This interrupt is disabled selectively when doing memory reading, erasing,
 176:rocketdata.c  **** 	// or writing since SPM has tight timing requirements. 
 177:rocketdata.c  **** 
 178:rocketdata.c  **** 	OCR1AH = 0;
 179:rocketdata.c  **** 	OCR1AL = 250;
 180:rocketdata.c  **** 	TIMSK1 = (1 << OCIE1A);					// enable timer 1 output compare A match interrupt
 181:rocketdata.c  **** 	TCCR1B = ((1 << CS11) | (1 << CS10));	// 1/64 prescaler on timer 1 input
 182:rocketdata.c  **** 	
 183:rocketdata.c  **** 	
 184:rocketdata.c  **** 	// MAH 8/15/12- this replaces bulky pgm_read_word(0) calls later on, to save memory.
 185:rocketdata.c  **** 	if (pgm_read_word(0) != 0xFFFF) sketchPresent = true;
 186:rocketdata.c  **** 	
 187:rocketdata.c  **** 	// MAH 8/15/12- quite a bit changed in this section- let's just pretend nothing has been reserved
 188:rocketdata.c  **** 	//  and all comments throughout are from me.
 189:rocketdata.c  **** 	// First case: external reset, bootKey NOT in memory. We'll put the bootKey in memory, then spin
 190:rocketdata.c  **** 	//  our wheels for about 750ms, then proceed to the sketch, if there is one. If, during that 750ms
 191:rocketdata.c  **** 	//  another external reset occurs, on the next pass through this decision tree, execution will fal
 192:rocketdata.c  **** 	//  through to the bootloader.
 193:rocketdata.c  **** 	if ( (mcusr_state & (1<<EXTRF)) && (bootKeyPtrVal != bootKey) ) {
 194:rocketdata.c  **** 		*bootKeyPtr = bootKey;
 195:rocketdata.c  **** 		sei();
 196:rocketdata.c  **** 		while (RunBootloader) 
 197:rocketdata.c  **** 		{
 198:rocketdata.c  **** 			if (resetTimeout > EXT_RESET_TIMEOUT_PERIOD)
 199:rocketdata.c  **** 				RunBootloader = false;
 200:rocketdata.c  **** 		}
 201:rocketdata.c  **** 		cli();
 202:rocketdata.c  **** 		*bootKeyPtr = 0;
 203:rocketdata.c  **** 		RunBootloader = true;
 204:rocketdata.c  **** 		if (sketchPresent) StartSketch();
 205:rocketdata.c  **** 	} 
 206:rocketdata.c  **** 	// On a power-on reset, we ALWAYS want to go to the sketch. If there is one.
 207:rocketdata.c  **** 	else if ( (mcusr_state & (1<<PORF)) && sketchPresent) {	
 208:rocketdata.c  **** 		StartSketch();
 209:rocketdata.c  **** 	} 
 210:rocketdata.c  **** 	// On a watchdog reset, if the bootKey isn't set, and there's a sketch, we should just
 211:rocketdata.c  **** 	//  go straight to the sketch.
 212:rocketdata.c  **** 	else if ( (mcusr_state & (1<<WDRF) ) && (bootKeyPtrVal != bootKey) && sketchPresent) {	
 213:rocketdata.c  **** 		// If it looks like an "accidental" watchdog reset then start the sketch.
 214:rocketdata.c  **** 		StartSketch();
 215:rocketdata.c  **** 	}
 216:rocketdata.c  **** 	
 217:rocketdata.c  **** 	// END ALL COMMENTS ON THIS SECTION FROM MAH.
 218:rocketdata.c  **** 	
 219:rocketdata.c  **** 	/* Initialize USB Subsystem */
 220:rocketdata.c  **** 	USB_Init();
 221:rocketdata.c  **** 
 222:rocketdata.c  **** 	/* Enable global interrupts so that the USB stack can function */
 223:rocketdata.c  **** 	sei();
 224:rocketdata.c  **** 	
 225:rocketdata.c  **** 	Timeout = 0;
 226:rocketdata.c  **** 	
 227:rocketdata.c  **** 	while (RunBootloader)
 228:rocketdata.c  **** 	{
 229:rocketdata.c  **** 		CDC_Task();
 230:rocketdata.c  **** 		USB_USBTask();
 231:rocketdata.c  **** 		/* Time out and start the sketch if one is present */
 232:rocketdata.c  **** 		if (Timeout > TIMEOUT_PERIOD)
 233:rocketdata.c  **** 			RunBootloader = false;
 234:rocketdata.c  **** 			
 235:rocketdata.c  **** 		// MAH 8/15/12- This used to be a function call- inlining it saves a few bytes.
 236:rocketdata.c  **** 		LLEDPulse++;
 237:rocketdata.c  **** 		uint8_t p = LLEDPulse >> 8;
 238:rocketdata.c  **** 		if (p > 127)
 239:rocketdata.c  **** 			p = 254-p;
 240:rocketdata.c  **** 		p += p;
 241:rocketdata.c  **** 		if (((uint8_t)LLEDPulse) > p)
 242:rocketdata.c  **** 			L_LED_OFF();
 243:rocketdata.c  **** 		else
 244:rocketdata.c  **** 			L_LED_ON();
 245:rocketdata.c  **** 	}
 246:rocketdata.c  **** 
 247:rocketdata.c  **** 	/* Disconnect from the host - USB interface will be reset later along with the AVR */
 248:rocketdata.c  **** 	USB_Detach();
 249:rocketdata.c  **** 
 250:rocketdata.c  **** 	/* Jump to beginning of application space to run the sketch - do not reset */	
 251:rocketdata.c  **** 	StartSketch();
 252:rocketdata.c  **** }
 253:rocketdata.c  **** 
 254:rocketdata.c  **** /** Configures all hardware required for the bootloader. */
 255:rocketdata.c  **** 
 256:rocketdata.c  **** // MAH 31 Aug 12 Remove this from a call and make it inline code to save a few bytes.
 257:rocketdata.c  **** /*void SetupHardware(void)
 258:rocketdata.c  **** {
 259:rocketdata.c  **** 	// Disable watchdog if enabled by bootloader/fuses
 260:rocketdata.c  **** 	// MAH- 31 Aug 12 I am unclear as to what this line of code is expected to
 261:rocketdata.c  **** 	//  do. It will clear the WDRF bit, if set, while leaving other reset bits
 262:rocketdata.c  **** 	//  alone. However, we already do that immediately upon entering the bootloader,
 263:rocketdata.c  **** 	//  so this is just eating memory space.
 264:rocketdata.c  **** 	//MCUSR &= ~(1 << WDRF);
 265:rocketdata.c  **** 	wdt_disable();
 266:rocketdata.c  **** 
 267:rocketdata.c  **** 	// Disable clock division 
 268:rocketdata.c  **** 	clock_prescale_set(clock_div_1);
 269:rocketdata.c  **** 
 270:rocketdata.c  **** 	// Relocate the interrupt vector table to the bootloader section
 271:rocketdata.c  **** 	MCUCR = (1 << IVCE);
 272:rocketdata.c  **** 	MCUCR = (1 << IVSEL);
 273:rocketdata.c  **** 	
 274:rocketdata.c  **** 	LED_SETUP();
 275:rocketdata.c  **** 	CPU_PRESCALE(0); 
 276:rocketdata.c  **** 	L_LED_OFF();
 277:rocketdata.c  **** 	TX_LED_OFF();
 278:rocketdata.c  **** 	RX_LED_OFF();
 279:rocketdata.c  **** 	
 280:rocketdata.c  **** 	// Initialize TIMER1 to handle bootloader timeout and LED tasks.  
 281:rocketdata.c  **** 	// With 16 MHz clock and 1/64 prescaler, timer 1 is clocked at 250 kHz
 282:rocketdata.c  **** 	// Our chosen compare match generates an interrupt every 1 ms.
 283:rocketdata.c  **** 	// This interrupt is disabled selectively when doing memory reading, erasing,
 284:rocketdata.c  **** 	// or writing since SPM has tight timing requirements. 
 285:rocketdata.c  **** 
 286:rocketdata.c  **** 	OCR1AH = 0;
 287:rocketdata.c  **** 	OCR1AL = 250;
 288:rocketdata.c  **** 	TIMSK1 = (1 << OCIE1A);					// enable timer 1 output compare A match interrupt
 289:rocketdata.c  **** 	TCCR1B = ((1 << CS11) | (1 << CS10));	// 1/64 prescaler on timer 1 input
 290:rocketdata.c  **** 	
 291:rocketdata.c  **** 	// MAH 8/15/12- Remove the USB_Init() call from here; I want to start the hardware- particularly
 292:rocketdata.c  **** 	//  the counter- before I start up the USB support, so I can do the busywait for the second reset
 293:rocketdata.c  **** 	//  push.
 294:rocketdata.c  **** 
 295:rocketdata.c  **** }
 296:rocketdata.c  **** */
 297:rocketdata.c  **** //uint16_t ctr = 0;
 298:rocketdata.c  **** ISR(TIMER1_COMPA_vect, ISR_BLOCK)
 299:rocketdata.c  **** {
 300:rocketdata.c  **** 	/* Reset counter */
 301:rocketdata.c  **** 	TCNT1H = 0;
 302:rocketdata.c  **** 	TCNT1L = 0;
 303:rocketdata.c  **** 
 304:rocketdata.c  **** 	/* Check whether the TX or RX LED one-shot period has elapsed.  if so, turn off the LED */
 305:rocketdata.c  **** 	if (TxLEDPulse && !(--TxLEDPulse))
 306:rocketdata.c  **** 		TX_LED_OFF();
 307:rocketdata.c  **** 	if (RxLEDPulse && !(--RxLEDPulse))
 308:rocketdata.c  **** 		RX_LED_OFF();
 309:rocketdata.c  **** 		
 310:rocketdata.c  **** 	resetTimeout++;
 311:rocketdata.c  **** 	if (pgm_read_word(0) != 0xFFFF)
 312:rocketdata.c  **** 		Timeout++;
 313:rocketdata.c  **** }
 314:rocketdata.c  **** 
 315:rocketdata.c  **** /** Event handler for the USB_ConfigurationChanged event. This configures the device's endpoints re
 316:rocketdata.c  ****  *  to relay data to and from the attached USB host.
 317:rocketdata.c  ****  */
 318:rocketdata.c  **** void EVENT_USB_Device_ConfigurationChanged(void)
 319:rocketdata.c  **** {
 320:rocketdata.c  **** 	/* Setup CDC Notification, Rx and Tx Endpoints */
 321:rocketdata.c  **** 	Endpoint_ConfigureEndpoint(CDC_NOTIFICATION_EPNUM, EP_TYPE_INTERRUPT,
 322:rocketdata.c  **** 	                           ENDPOINT_DIR_IN, CDC_NOTIFICATION_EPSIZE,
 323:rocketdata.c  **** 	                           ENDPOINT_BANK_SINGLE);
 324:rocketdata.c  **** 
 325:rocketdata.c  **** 	Endpoint_ConfigureEndpoint(CDC_TX_EPNUM, EP_TYPE_BULK,
 326:rocketdata.c  **** 	                           ENDPOINT_DIR_IN, CDC_TXRX_EPSIZE,
 327:rocketdata.c  **** 	                           ENDPOINT_BANK_SINGLE);
 328:rocketdata.c  **** 
 329:rocketdata.c  **** 	Endpoint_ConfigureEndpoint(CDC_RX_EPNUM, EP_TYPE_BULK,
 330:rocketdata.c  **** 	                           ENDPOINT_DIR_OUT, CDC_TXRX_EPSIZE,
 331:rocketdata.c  **** 	                           ENDPOINT_BANK_SINGLE);
 332:rocketdata.c  **** }
 333:rocketdata.c  **** 
 334:rocketdata.c  **** /** Event handler for the USB_ControlRequest event. This is used to catch and process control reque
 335:rocketdata.c  ****  *  the device from the USB host before passing along unhandled control requests to the library for
 336:rocketdata.c  ****  *  internally.
 337:rocketdata.c  ****  */
 338:rocketdata.c  **** void EVENT_USB_Device_ControlRequest(void)
 339:rocketdata.c  **** {
 340:rocketdata.c  **** 	/* Ignore any requests that aren't directed to the CDC interface */
 341:rocketdata.c  **** 	if ((USB_ControlRequest.bmRequestType & (CONTROL_REQTYPE_TYPE | CONTROL_REQTYPE_RECIPIENT)) !=
 342:rocketdata.c  **** 	    (REQTYPE_CLASS | REQREC_INTERFACE))
 343:rocketdata.c  **** 	{
 344:rocketdata.c  **** 		return;
 345:rocketdata.c  **** 	}
 346:rocketdata.c  **** 
 347:rocketdata.c  **** 	/* Process CDC specific control requests */
 348:rocketdata.c  **** 	switch (USB_ControlRequest.bRequest)
 349:rocketdata.c  **** 	{
 350:rocketdata.c  **** 		case CDC_REQ_GetLineEncoding:
 351:rocketdata.c  **** 			if (USB_ControlRequest.bmRequestType == (REQDIR_DEVICETOHOST | REQTYPE_CLASS | REQREC_INTERFACE)
 352:rocketdata.c  **** 			{
 353:rocketdata.c  **** 				Endpoint_ClearSETUP();
 354:rocketdata.c  **** 
 355:rocketdata.c  **** 				/* Write the line coding data to the control endpoint */
 356:rocketdata.c  **** 				Endpoint_Write_Control_Stream_LE(&LineEncoding, sizeof(CDC_LineEncoding_t));
 357:rocketdata.c  **** 				Endpoint_ClearOUT();
 358:rocketdata.c  **** 			}
 359:rocketdata.c  **** 
 360:rocketdata.c  **** 			break;
 361:rocketdata.c  **** 		case CDC_REQ_SetLineEncoding:
 362:rocketdata.c  **** 			if (USB_ControlRequest.bmRequestType == (REQDIR_HOSTTODEVICE | REQTYPE_CLASS | REQREC_INTERFACE)
 363:rocketdata.c  **** 			{
 364:rocketdata.c  **** 				Endpoint_ClearSETUP();
 365:rocketdata.c  **** 
 366:rocketdata.c  **** 				/* Read the line coding data in from the host into the global struct */
 367:rocketdata.c  **** 				Endpoint_Read_Control_Stream_LE(&LineEncoding, sizeof(CDC_LineEncoding_t));
 368:rocketdata.c  **** 				Endpoint_ClearIN();
 369:rocketdata.c  **** 			}
 370:rocketdata.c  **** 
 371:rocketdata.c  **** 			break;
 372:rocketdata.c  **** 	}
 373:rocketdata.c  **** }
 374:rocketdata.c  **** 
 375:rocketdata.c  **** #if !defined(NO_BLOCK_SUPPORT)
 376:rocketdata.c  **** /** Reads or writes a block of EEPROM or FLASH memory to or from the appropriate CDC data endpoint,
 377:rocketdata.c  ****  *  on the AVR910 protocol command issued.
 378:rocketdata.c  ****  *
 379:rocketdata.c  ****  *  \param[in] Command  Single character AVR910 protocol command indicating what memory operation t
 380:rocketdata.c  ****  */
 381:rocketdata.c  **** static void ReadWriteMemoryBlock(const uint8_t Command)
 382:rocketdata.c  **** {
 383:rocketdata.c  **** 	uint16_t BlockSize;
 384:rocketdata.c  **** 	char     MemoryType;
 385:rocketdata.c  **** 
 386:rocketdata.c  **** 	bool     HighByte = false;
 387:rocketdata.c  **** 	uint8_t  LowByte  = 0;
 388:rocketdata.c  **** 
 389:rocketdata.c  **** 	BlockSize  = (FetchNextCommandByte() << 8);
 390:rocketdata.c  **** 	BlockSize |=  FetchNextCommandByte();
 391:rocketdata.c  **** 
 392:rocketdata.c  **** 	MemoryType =  FetchNextCommandByte();
 393:rocketdata.c  **** 
 394:rocketdata.c  **** 	if ((MemoryType != 'E') && (MemoryType != 'F'))
 395:rocketdata.c  **** 	{
 396:rocketdata.c  **** 		/* Send error byte back to the host */
 397:rocketdata.c  **** 		WriteNextResponseByte('?');
 398:rocketdata.c  **** 
 399:rocketdata.c  **** 		return;
 400:rocketdata.c  **** 	}
 401:rocketdata.c  **** 
 402:rocketdata.c  **** 	/* Disable timer 1 interrupt - can't afford to process nonessential interrupts
 403:rocketdata.c  **** 	 * while doing SPM tasks */
 404:rocketdata.c  **** 	TIMSK1 = 0;
 405:rocketdata.c  **** 
 406:rocketdata.c  **** 	/* Check if command is to read memory */
 407:rocketdata.c  **** 	if (Command == 'g')
 408:rocketdata.c  **** 	{		
 409:rocketdata.c  **** 		/* Re-enable RWW section */
 410:rocketdata.c  **** 		boot_rww_enable();
 411:rocketdata.c  **** 
 412:rocketdata.c  **** 		while (BlockSize--)
 413:rocketdata.c  **** 		{
 414:rocketdata.c  **** 			if (MemoryType == 'F')
 415:rocketdata.c  **** 			{
 416:rocketdata.c  **** 				/* Read the next FLASH byte from the current FLASH page */
 417:rocketdata.c  **** 				#if (FLASHEND > 0xFFFF)
 418:rocketdata.c  **** 				WriteNextResponseByte(pgm_read_byte_far(CurrAddress | HighByte));
 419:rocketdata.c  **** 				#else
 420:rocketdata.c  **** 				WriteNextResponseByte(pgm_read_byte(CurrAddress | HighByte));
 421:rocketdata.c  **** 				#endif
 422:rocketdata.c  **** 
 423:rocketdata.c  **** 				/* If both bytes in current word have been read, increment the address counter */
 424:rocketdata.c  **** 				if (HighByte)
 425:rocketdata.c  **** 				  CurrAddress += 2;
 426:rocketdata.c  **** 
 427:rocketdata.c  **** 				HighByte = !HighByte;
 428:rocketdata.c  **** 			}
 429:rocketdata.c  **** 			else
 430:rocketdata.c  **** 			{
 431:rocketdata.c  **** 				/* Read the next EEPROM byte into the endpoint */
 432:rocketdata.c  **** 				WriteNextResponseByte(eeprom_read_byte((uint8_t*)(intptr_t)(CurrAddress >> 1)));
 433:rocketdata.c  **** 
 434:rocketdata.c  **** 				/* Increment the address counter after use */
 435:rocketdata.c  **** 				CurrAddress += 2;
 436:rocketdata.c  **** 			}
 437:rocketdata.c  **** 		}
 438:rocketdata.c  **** 	}
 439:rocketdata.c  **** 	else
 440:rocketdata.c  **** 	{
 441:rocketdata.c  **** 		uint32_t PageStartAddress = CurrAddress;
 442:rocketdata.c  **** 
 443:rocketdata.c  **** 		if (MemoryType == 'F')
 444:rocketdata.c  **** 		{
 445:rocketdata.c  **** 			boot_page_erase(PageStartAddress);
 446:rocketdata.c  **** 			boot_spm_busy_wait();
 447:rocketdata.c  **** 		}
 448:rocketdata.c  **** 
 449:rocketdata.c  **** 		while (BlockSize--)
 450:rocketdata.c  **** 		{
 451:rocketdata.c  **** 			if (MemoryType == 'F')
 452:rocketdata.c  **** 			{
 453:rocketdata.c  **** 				/* If both bytes in current word have been written, increment the address counter */
 454:rocketdata.c  **** 				if (HighByte)
 455:rocketdata.c  **** 				{
 456:rocketdata.c  **** 					/* Write the next FLASH word to the current FLASH page */
 457:rocketdata.c  **** 					boot_page_fill(CurrAddress, ((FetchNextCommandByte() << 8) | LowByte));
 458:rocketdata.c  **** 
 459:rocketdata.c  **** 					/* Increment the address counter after use */
 460:rocketdata.c  **** 					CurrAddress += 2;
 461:rocketdata.c  **** 				}
 462:rocketdata.c  **** 				else
 463:rocketdata.c  **** 				{
 464:rocketdata.c  **** 					LowByte = FetchNextCommandByte();
 465:rocketdata.c  **** 				}
 466:rocketdata.c  **** 				
 467:rocketdata.c  **** 				HighByte = !HighByte;
 468:rocketdata.c  **** 			}
 469:rocketdata.c  **** 			else
 470:rocketdata.c  **** 			{
 471:rocketdata.c  **** 				/* Write the next EEPROM byte from the endpoint */
 472:rocketdata.c  **** 				eeprom_write_byte((uint8_t*)((intptr_t)(CurrAddress >> 1)), FetchNextCommandByte());
 473:rocketdata.c  **** 
 474:rocketdata.c  **** 				/* Increment the address counter after use */
 475:rocketdata.c  **** 				CurrAddress += 2;
 476:rocketdata.c  **** 			}
 477:rocketdata.c  **** 		}
 478:rocketdata.c  **** 
 479:rocketdata.c  **** 		/* If in FLASH programming mode, commit the page after writing */
 480:rocketdata.c  **** 		if (MemoryType == 'F')
 481:rocketdata.c  **** 		{
 482:rocketdata.c  **** 			/* Commit the flash page to memory */
 483:rocketdata.c  **** 			boot_page_write(PageStartAddress);
 484:rocketdata.c  **** 
 485:rocketdata.c  **** 			/* Wait until write operation has completed */
 486:rocketdata.c  **** 			boot_spm_busy_wait();
 487:rocketdata.c  **** 		}
 488:rocketdata.c  **** 
 489:rocketdata.c  **** 		/* Send response byte back to the host */
 490:rocketdata.c  **** 		WriteNextResponseByte('\r');
 491:rocketdata.c  **** 	}
 492:rocketdata.c  **** 
 493:rocketdata.c  **** 	/* Re-enable timer 1 interrupt disabled earlier in this routine */	
 494:rocketdata.c  **** 	TIMSK1 = (1 << OCIE1A);
 495:rocketdata.c  **** }
 496:rocketdata.c  **** #endif
 497:rocketdata.c  **** 
 498:rocketdata.c  **** /** Retrieves the next byte from the host in the CDC data OUT endpoint, and clears the endpoint ban
 499:rocketdata.c  ****  *  to allow reception of the next data packet from the host.
 500:rocketdata.c  ****  *
 501:rocketdata.c  ****  *  \return Next received byte from the host in the CDC data OUT endpoint
 502:rocketdata.c  ****  */
 503:rocketdata.c  **** static uint8_t FetchNextCommandByte(void)
 504:rocketdata.c  **** {
  15               		.loc 1 504 0
  16               		.cfi_startproc
  17               	/* prologue: function */
  18               	/* frame size = 0 */
  19               	/* stack size = 0 */
  20               	.L__stack_usage = 0
  21               	.LVL0:
  22               	.LBB81:
  23               	.LBB82:
  24               		.file 2 "LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h"
   1:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** /*
   2:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h ****              LUFA Library
   3:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h ****      Copyright (C) Dean Camera, 2011.
   4:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 
   5:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h ****   dean [at] fourwalledcubicle [dot] com
   6:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h ****            www.lufa-lib.org
   7:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** */
   8:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 
   9:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** /*
  10:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h ****   Copyright 2011  Dean Camera (dean [at] fourwalledcubicle [dot] com)
  11:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 
  12:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h ****   Permission to use, copy, modify, distribute, and sell this
  13:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h ****   software and its documentation for any purpose is hereby granted
  14:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h ****   without fee, provided that the above copyright notice appear in
  15:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h ****   all copies and that both that the copyright notice and this
  16:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h ****   permission notice and warranty disclaimer appear in supporting
  17:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h ****   documentation, and that the name of the author not be used in
  18:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h ****   advertising or publicity pertaining to distribution of the
  19:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h ****   software without specific, written prior permission.
  20:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 
  21:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h ****   The author disclaim all warranties with regard to this
  22:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h ****   software, including all implied warranties of merchantability
  23:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h ****   and fitness.  In no event shall the author be liable for any
  24:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h ****   special, indirect or consequential damages or any damages
  25:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h ****   whatsoever resulting from loss of use, data or profits, whether
  26:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h ****   in an action of contract, negligence or other tortious action,
  27:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h ****   arising out of or in connection with the use or performance of
  28:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h ****   this software.
  29:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** */
  30:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 
  31:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** /** \file
  32:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h ****  *  \brief USB Endpoint definitions for the AVR8 microcontrollers.
  33:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h ****  *  \copydetails Group_EndpointManagement_AVR8
  34:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h ****  *
  35:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h ****  *  \note This file should not be included directly. It is automatically included as needed by the 
  36:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h ****  *        dispatch header located in LUFA/Drivers/USB/USB.h.
  37:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h ****  */
  38:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 
  39:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** /** \ingroup Group_EndpointRW
  40:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h ****  *  \defgroup Group_EndpointRW_AVR8 Endpoint Data Reading and Writing (AVR8)
  41:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h ****  *  \brief Endpoint data read/write definitions for the Atmel AVR8 architecture.
  42:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h ****  *
  43:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h ****  *  Functions, macros, variables, enums and types related to data reading and writing from and to e
  44:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h ****  */
  45:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 
  46:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** /** \ingroup Group_EndpointPrimitiveRW
  47:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h ****  *  \defgroup Group_EndpointPrimitiveRW_AVR8 Read/Write of Primitive Data Types (AVR8)
  48:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h ****  *  \brief Endpoint primitive read/write definitions for the Atmel AVR8 architecture.
  49:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h ****  *
  50:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h ****  *  Functions, macros, variables, enums and types related to data reading and writing of primitive 
  51:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h ****  *  from and to endpoints.
  52:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h ****  */
  53:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 
  54:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** /** \ingroup Group_EndpointPacketManagement
  55:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h ****  *  \defgroup Group_EndpointPacketManagement_AVR8 Endpoint Packet Management (AVR8)
  56:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h ****  *  \brief Endpoint packet management definitions for the Atmel AVR8 architecture.
  57:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h ****  *
  58:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h ****  *  Functions, macros, variables, enums and types related to packet management of endpoints.
  59:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h ****  */
  60:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 
  61:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** /** \ingroup Group_EndpointManagement
  62:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h ****  *  \defgroup Group_EndpointManagement_AVR8 Endpoint Management (AVR8)
  63:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h ****  *  \brief Endpoint management definitions for the Atmel AVR8 architecture.
  64:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h ****  *
  65:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h ****  *  Functions, macros and enums related to endpoint management when in USB Device mode. This
  66:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h ****  *  module contains the endpoint management macros, as well as endpoint interrupt and data
  67:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h ****  *  send/receive functions for various data types.
  68:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h ****  *
  69:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h ****  *  @{
  70:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h ****  */
  71:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 
  72:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** #ifndef __ENDPOINT_AVR8_H__
  73:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** #define __ENDPOINT_AVR8_H__
  74:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 
  75:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 	/* Includes: */
  76:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 		#include "../../../../Common/Common.h"
  77:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 		#include "../USBTask.h"
  78:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 		#include "../USBInterrupt.h"
  79:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 
  80:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 	/* Enable C linkage for C++ Compilers: */
  81:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 		#if defined(__cplusplus)
  82:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			extern "C" {
  83:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 		#endif
  84:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 
  85:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 	/* Preprocessor Checks: */
  86:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 		#if !defined(__INCLUDE_FROM_USB_DRIVER)
  87:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			#error Do not include this file directly. Include LUFA/Drivers/USB/USB.h instead.
  88:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 		#endif
  89:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 
  90:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 	/* Private Interface - For use in library only: */
  91:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 	#if !defined(__DOXYGEN__)
  92:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 		/* Macros: */
  93:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			#define _ENDPOINT_GET_MAXSIZE(EPIndex)         _ENDPOINT_GET_MAXSIZE2(ENDPOINT_DETAILS_EP ## EPI
  94:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			#define _ENDPOINT_GET_MAXSIZE2(EPDetails)      _ENDPOINT_GET_MAXSIZE3(EPDetails)
  95:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			#define _ENDPOINT_GET_MAXSIZE3(MaxSize, Banks) (MaxSize)
  96:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 
  97:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			#define _ENDPOINT_GET_BANKS(EPIndex)           _ENDPOINT_GET_BANKS2(ENDPOINT_DETAILS_EP ## EPInd
  98:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			#define _ENDPOINT_GET_BANKS2(EPDetails)        _ENDPOINT_GET_BANKS3(EPDetails)
  99:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			#define _ENDPOINT_GET_BANKS3(MaxSize, Banks)   (Banks)
 100:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 
 101:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			#if defined(USB_SERIES_4_AVR) || defined(USB_SERIES_6_AVR) || defined(USB_SERIES_7_AVR)
 102:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				#define ENDPOINT_DETAILS_MAXEP             7
 103:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 
 104:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				#define ENDPOINT_DETAILS_EP0               64,  1
 105:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				#define ENDPOINT_DETAILS_EP1               256, 2
 106:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				#define ENDPOINT_DETAILS_EP2               64,  2
 107:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				#define ENDPOINT_DETAILS_EP3               64,  2
 108:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				#define ENDPOINT_DETAILS_EP4               64,  2
 109:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				#define ENDPOINT_DETAILS_EP5               64,  2
 110:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				#define ENDPOINT_DETAILS_EP6               64,  2
 111:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			#else
 112:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				#define ENDPOINT_DETAILS_MAXEP             5
 113:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 
 114:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				#define ENDPOINT_DETAILS_EP0               64,  1
 115:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				#define ENDPOINT_DETAILS_EP1               64,  1
 116:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				#define ENDPOINT_DETAILS_EP2               64,  1
 117:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				#define ENDPOINT_DETAILS_EP3               64,  2
 118:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				#define ENDPOINT_DETAILS_EP4               64,  2
 119:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			#endif
 120:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 
 121:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 		/* Inline Functions: */
 122:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			static inline uint8_t Endpoint_BytesToEPSizeMask(const uint16_t Bytes) ATTR_WARN_UNUSED_RESULT A
 123:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			                                                                       ATTR_ALWAYS_INLINE;
 124:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			static inline uint8_t Endpoint_BytesToEPSizeMask(const uint16_t Bytes)
 125:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			{
 126:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				uint8_t  MaskVal    = 0;
 127:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				uint16_t CheckBytes = 8;
 128:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 
 129:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				while (CheckBytes < Bytes)
 130:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				{
 131:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 					MaskVal++;
 132:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 					CheckBytes <<= 1;
 133:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				}
 134:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 
 135:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				return (MaskVal << EPSIZE0);
 136:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			}
 137:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 
 138:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 		/* Function Prototypes: */
 139:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			void Endpoint_ClearEndpoints(void);
 140:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			bool Endpoint_ConfigureEndpoint_Prv(const uint8_t Number,
 141:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			                                    const uint8_t UECFG0XData,
 142:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			                                    const uint8_t UECFG1XData);
 143:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 
 144:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 	#endif
 145:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 
 146:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 	/* Public Interface - May be used in end-application: */
 147:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 		/* Macros: */			
 148:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			/** \name Endpoint Bank Mode Masks */
 149:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			//@{
 150:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			/** Mask for the bank mode selection for the \ref Endpoint_ConfigureEndpoint() macro. This indic
 151:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  that the endpoint should have one single bank, which requires less USB FIFO memory but resul
 152:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  in slower transfers as only one USB device (the AVR or the host) can access the endpoint's
 153:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  bank at the one time.
 154:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 */
 155:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			#define ENDPOINT_BANK_SINGLE                    (0 << EPBK0)
 156:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 
 157:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			/** Mask for the bank mode selection for the \ref Endpoint_ConfigureEndpoint() macro. This indic
 158:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  that the endpoint should have two banks, which requires more USB FIFO memory but results
 159:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  in faster transfers as one USB device (the AVR or the host) can access one bank while the ot
 160:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  accesses the second bank.
 161:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 */
 162:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			#define ENDPOINT_BANK_DOUBLE                    (1 << EPBK0)
 163:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			//@}
 164:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 
 165:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			#if (!defined(FIXED_CONTROL_ENDPOINT_SIZE) || defined(__DOXYGEN__))
 166:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				/** Default size of the default control endpoint's bank, until altered by the control endpoint 
 167:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				 *  value in the device descriptor. Not available if the \c FIXED_CONTROL_ENDPOINT_SIZE token i
 168:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				 */
 169:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				#define ENDPOINT_CONTROLEP_DEFAULT_SIZE     8
 170:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			#endif
 171:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 
 172:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			/** Retrieves the maximum bank size in bytes of a given endpoint.
 173:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *
 174:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  \note This macro will only work correctly on endpoint indexes that are compile-time constant
 175:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *        defined by the preprocessor.
 176:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *
 177:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  \param[in] EPIndex  Endpoint number, a value between 0 and (\ref ENDPOINT_TOTAL_ENDPOINTS - 
 178:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 */
 179:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			#define ENDPOINT_MAX_SIZE(EPIndex)              _ENDPOINT_GET_MAXSIZE(EPIndex)
 180:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 
 181:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			/** Retrieves the total number of banks supported by the given endpoint.
 182:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *
 183:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  \note This macro will only work correctly on endpoint indexes that are compile-time constant
 184:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *        defined by the preprocessor.
 185:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *
 186:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  \param[in] EPIndex  Endpoint number, a value between 0 and (\ref ENDPOINT_TOTAL_ENDPOINTS - 
 187:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 */
 188:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			#define ENDPOINT_BANKS_SUPPORTED(EPIndex)       _ENDPOINT_GET_BANKS(EPIndex)
 189:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 
 190:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			#if !defined(CONTROL_ONLY_DEVICE) || defined(__DOXYGEN__)
 191:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				/** Total number of endpoints (including the default control endpoint at address 0) which may
 192:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				 *  be used in the device. Different USB AVR models support different amounts of endpoints,
 193:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				 *  this value reflects the maximum number of endpoints for the currently selected AVR model.
 194:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				 */
 195:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				#define ENDPOINT_TOTAL_ENDPOINTS            ENDPOINT_DETAILS_MAXEP
 196:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			#else
 197:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				#define ENDPOINT_TOTAL_ENDPOINTS            1
 198:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			#endif
 199:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 
 200:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 		/* Enums: */
 201:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			/** Enum for the possible error return codes of the \ref Endpoint_WaitUntilReady() function.
 202:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *
 203:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  \ingroup Group_EndpointRW_AVR8
 204:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 */
 205:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			enum Endpoint_WaitUntilReady_ErrorCodes_t
 206:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			{
 207:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				ENDPOINT_READYWAIT_NoError                 = 0, /**< Endpoint is ready for next packet, no erro
 208:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				ENDPOINT_READYWAIT_EndpointStalled         = 1, /**< The endpoint was stalled during the stream
 209:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				                                                 *   transfer by the host or device.
 210:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				                                                 */
 211:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				ENDPOINT_READYWAIT_DeviceDisconnected      = 2,	/**< Device was disconnected from the host whil
 212:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				                                                 *   waiting for the endpoint to become ready.
 213:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				                                                 */
 214:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				ENDPOINT_READYWAIT_BusSuspended            = 3, /**< The USB bus has been suspended by the host
 215:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				                                                 *   no USB endpoint traffic can occur until th
 216:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				                                                 *   has resumed.
 217:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				                                                 */
 218:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				ENDPOINT_READYWAIT_Timeout                 = 4, /**< The host failed to accept or send the next
 219:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				                                                 *   within the software timeout period set by 
 220:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				                                                 *   \ref USB_STREAM_TIMEOUT_MS macro.
 221:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				                                                 */
 222:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			};
 223:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 
 224:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 		/* Inline Functions: */
 225:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			/** Configures the specified endpoint number with the given endpoint type, direction, bank size
 226:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  and banking mode. Once configured, the endpoint may be read from or written to, depending
 227:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  on its direction.
 228:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *
 229:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  \param[in] Number     Endpoint number to configure. This must be more than 0 and less than
 230:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *                        \ref ENDPOINT_TOTAL_ENDPOINTS.
 231:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *
 232:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  \param[in] Type       Type of endpoint to configure, a \c EP_TYPE_* mask. Not all endpoint t
 233:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *                        are available on Low Speed USB devices - refer to the USB 2.0 specific
 234:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *
 235:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  \param[in] Direction  Endpoint data direction, either \ref ENDPOINT_DIR_OUT or \ref ENDPOINT
 236:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *                        All endpoints (except Control type) are unidirectional - data may only
 237:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *                        from or written to the endpoint bank based on its direction, not both.
 238:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *
 239:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  \param[in] Size       Size of the endpoint's bank, where packets are stored before they are 
 240:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *                        to the USB host, or after they have been received from the USB host (d
 241:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *                        the endpoint's data direction). The bank size must indicate the maximu
 242:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *                        that the endpoint can handle.
 243:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *
 244:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  \param[in] Banks      Number of banks to use for the endpoint being configured, an \c ENDPOI
 245:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *                        More banks uses more USB DPRAM, but offers better performance. Isochro
 246:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *                        endpoints <b>must</b> have at least two banks.
 247:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *
 248:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  \note When the \c ORDERED_EP_CONFIG compile time option is used, Endpoints <b>must</b> be co
 249:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *        ascending order, or bank corruption will occur.
 250:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *        \n\n
 251:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *
 252:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  \note Different endpoints may have different maximum packet sizes based on the endpoint's in
 253:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *        the chosen microcontroller model's datasheet to determine the maximum bank size for ea
 254:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *        \n\n
 255:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *
 256:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  \note The default control endpoint should not be manually configured by the user application
 257:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *        it is automatically configured by the library internally.
 258:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *        \n\n
 259:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *
 260:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  \note This routine will automatically select the specified endpoint upon success. Upon failu
 261:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *        which failed to reconfigure correctly will be selected.
 262:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *
 263:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  \return Boolean \c true if the configuration succeeded, \c false otherwise.
 264:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 */
 265:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			static inline bool Endpoint_ConfigureEndpoint(const uint8_t Number,
 266:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			                                              const uint8_t Type,
 267:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			                                              const uint8_t Direction,
 268:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			                                              const uint16_t Size,
 269:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			                                              const uint8_t Banks) ATTR_ALWAYS_INLINE;
 270:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			static inline bool Endpoint_ConfigureEndpoint(const uint8_t Number,
 271:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			                                              const uint8_t Type,
 272:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			                                              const uint8_t Direction,
 273:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			                                              const uint16_t Size,
 274:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			                                              const uint8_t Banks)
 275:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			{
 276:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				return Endpoint_ConfigureEndpoint_Prv(Number, ((Type << EPTYPE0) | (Direction ? (1 << EPDIR) : 
 277:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				                                      ((1 << ALLOC) | Banks | Endpoint_BytesToEPSizeMask(Size))
 278:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			}
 279:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 
 280:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			/** Indicates the number of bytes currently stored in the current endpoint's selected bank.
 281:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *
 282:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  \note The return width of this function may differ, depending on the maximum endpoint bank s
 283:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *        of the selected AVR model.
 284:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *
 285:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  \ingroup Group_EndpointRW_AVR8
 286:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *
 287:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  \return Total number of bytes in the currently selected Endpoint's FIFO buffer.
 288:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 */
 289:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			static inline uint16_t Endpoint_BytesInEndpoint(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE
 290:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			static inline uint16_t Endpoint_BytesInEndpoint(void)
 291:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			{
 292:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				#if defined(USB_SERIES_6_AVR) || defined(USB_SERIES_7_AVR)
 293:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 					return UEBCX;
 294:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				#elif defined(USB_SERIES_4_AVR)
 295:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 					return (((uint16_t)UEBCHX << 8) | UEBCLX);
 296:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				#elif defined(USB_SERIES_2_AVR)
 297:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 					return UEBCLX;
 298:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				#endif
 299:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			}
 300:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 
 301:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			/** Get the endpoint address of the currently selected endpoint. This is typically used to save
 302:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  the currently selected endpoint number so that it can be restored after another endpoint has
 303:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  been manipulated.
 304:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *
 305:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  \return Index of the currently selected endpoint.
 306:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 */
 307:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			static inline uint8_t Endpoint_GetCurrentEndpoint(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLI
 308:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			static inline uint8_t Endpoint_GetCurrentEndpoint(void)
 309:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			{
 310:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				#if !defined(CONTROL_ONLY_DEVICE)
 311:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 					return (UENUM & ENDPOINT_EPNUM_MASK);
 312:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				#else
 313:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 					return ENDPOINT_CONTROLEP;
 314:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				#endif
 315:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			}
 316:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 
 317:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			/** Selects the given endpoint number. If the address from the device descriptors is used, the
 318:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  value should be masked with the \ref ENDPOINT_EPNUM_MASK constant to extract only the endpoi
 319:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  number (and discarding the endpoint direction bit).
 320:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *
 321:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  Any endpoint operations which do not require the endpoint number to be indicated will operat
 322:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  the currently selected endpoint.
 323:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *
 324:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  \param[in] EndpointNumber Endpoint number to select.
 325:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 */
 326:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber) ATTR_ALWAYS_INLINE;
 327:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber)
 328:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			{
 329:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				#if !defined(CONTROL_ONLY_DEVICE)
 330:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 					UENUM = EndpointNumber;
  25               		.loc 2 330 0
  26 0000 84E0      		ldi r24,lo8(4)
  27 0002 8093 E900 		sts 233,r24
  28               	.L2:
  29               	.LBE82:
  30               	.LBE81:
  31               	.LBB83:
  32               	.LBB84:
 331:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				#endif
 332:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			}
 333:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 
 334:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			/** Resets the endpoint bank FIFO. This clears all the endpoint banks and resets the USB control
 335:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  data In and Out pointers to the bank's contents.
 336:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *
 337:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  \param[in] EndpointNumber Endpoint number whose FIFO buffers are to be reset.
 338:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 */
 339:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			static inline void Endpoint_ResetEndpoint(const uint8_t EndpointNumber) ATTR_ALWAYS_INLINE;
 340:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			static inline void Endpoint_ResetEndpoint(const uint8_t EndpointNumber)
 341:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			{
 342:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				UERST = (1 << EndpointNumber);
 343:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				UERST = 0;
 344:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			}
 345:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 
 346:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			/** Enables the currently selected endpoint so that data can be sent and received through it to
 347:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  and from a host.
 348:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *
 349:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  \note Endpoints must first be configured properly via \ref Endpoint_ConfigureEndpoint().
 350:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 */
 351:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			static inline void Endpoint_EnableEndpoint(void) ATTR_ALWAYS_INLINE;
 352:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			static inline void Endpoint_EnableEndpoint(void)
 353:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			{
 354:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				UECONX |= (1 << EPEN);
 355:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			}
 356:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 
 357:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			/** Disables the currently selected endpoint so that data cannot be sent and received through it
 358:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  to and from a host.
 359:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 */
 360:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			static inline void Endpoint_DisableEndpoint(void) ATTR_ALWAYS_INLINE;
 361:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			static inline void Endpoint_DisableEndpoint(void)
 362:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			{
 363:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				UECONX &= ~(1 << EPEN);
 364:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			}
 365:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 
 366:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			/** Determines if the currently selected endpoint is enabled, but not necessarily configured.
 367:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *
 368:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 * \return Boolean \c true if the currently selected endpoint is enabled, \c false otherwise.
 369:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 */
 370:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			static inline bool Endpoint_IsEnabled(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
 371:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			static inline bool Endpoint_IsEnabled(void)
 372:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			{
 373:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				return ((UECONX & (1 << EPEN)) ? true : false);
 374:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			}
 375:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 
 376:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			/** Retrieves the number of busy banks in the currently selected endpoint, which have been queue
 377:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  transmission via the \ref Endpoint_ClearIN() command, or are awaiting acknowledgement via th
 378:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  \ref Endpoint_ClearOUT() command.
 379:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *
 380:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  \ingroup Group_EndpointPacketManagement_AVR8
 381:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *
 382:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  \return Total number of busy banks in the selected endpoint.
 383:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 */
 384:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			static inline uint8_t Endpoint_GetBusyBanks(void) ATTR_ALWAYS_INLINE ATTR_WARN_UNUSED_RESULT;
 385:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			static inline uint8_t Endpoint_GetBusyBanks(void)
 386:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			{
 387:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				return (UESTA0X & (0x03 << NBUSYBK0));
 388:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			}
 389:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 
 390:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			/** Aborts all pending IN transactions on the currently selected endpoint, once the bank
 391:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  has been queued for transmission to the host via \ref Endpoint_ClearIN(). This function
 392:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  will terminate all queued transactions, resetting the endpoint banks ready for a new
 393:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  packet.
 394:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *
 395:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  \ingroup Group_EndpointPacketManagement_AVR8
 396:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 */
 397:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			static inline void Endpoint_AbortPendingIN(void)
 398:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			{
 399:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				while (Endpoint_GetBusyBanks() != 0)
 400:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				{
 401:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 					UEINTX |= (1 << RXOUTI);
 402:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 					while (UEINTX & (1 << RXOUTI));
 403:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				}
 404:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			}
 405:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 
 406:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			/** Determines if the currently selected endpoint may be read from (if data is waiting in the en
 407:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  bank and the endpoint is an OUT direction, or if the bank is not yet full if the endpoint is
 408:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  direction). This function will return false if an error has occurred in the endpoint, if the
 409:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  is an OUT direction and no packet (or an empty packet) has been received, or if the endpoint
 410:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  direction and the endpoint bank is full.
 411:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *
 412:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  \ingroup Group_EndpointPacketManagement_AVR8
 413:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *
 414:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  \return Boolean \c true if the currently selected endpoint may be read from or written to, d
 415:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *          on its direction.
 416:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 */
 417:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			static inline bool Endpoint_IsReadWriteAllowed(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
 418:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			static inline bool Endpoint_IsReadWriteAllowed(void)
 419:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			{
 420:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				return ((UEINTX & (1 << RWAL)) ? true : false);
  33               		.loc 2 420 0
  34 0006 8091 E800 		lds r24,232
  35               	.LBE84:
  36               	.LBE83:
 505:rocketdata.c  **** 	/* Select the OUT endpoint so that the next data byte can be read */
 506:rocketdata.c  **** 	Endpoint_SelectEndpoint(CDC_RX_EPNUM);
 507:rocketdata.c  **** 
 508:rocketdata.c  **** 	/* If OUT endpoint empty, clear it and wait for the next packet from the host */
 509:rocketdata.c  **** 	while (!(Endpoint_IsReadWriteAllowed()))
  37               		.loc 1 509 0
  38 000a 85FD      		sbrc r24,5
  39 000c 00C0      		rjmp .L11
  40               	.LBB85:
  41               	.LBB86:
 421:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			}
 422:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 
 423:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			/** Determines if the currently selected endpoint is configured.
 424:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *
 425:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  \return Boolean \c true if the currently selected endpoint has been configured, \c false oth
 426:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 */
 427:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			static inline bool Endpoint_IsConfigured(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
 428:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			static inline bool Endpoint_IsConfigured(void)
 429:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			{
 430:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				return ((UESTA0X & (1 << CFGOK)) ? true : false);
 431:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			}
 432:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 
 433:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			/** Returns a mask indicating which INTERRUPT type endpoints have interrupted - i.e. their
 434:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  interrupt duration has elapsed. Which endpoints have interrupted can be determined by
 435:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  masking the return value against <tt>(1 << <i>{Endpoint Number}</i>)</tt>.
 436:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *
 437:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  \return Mask whose bits indicate which endpoints have interrupted.
 438:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 */
 439:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			static inline uint8_t Endpoint_GetEndpointInterrupts(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_I
 440:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			static inline uint8_t Endpoint_GetEndpointInterrupts(void)
 441:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			{
 442:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				return UEINT;
 443:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			}
 444:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 
 445:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			/** Determines if the specified endpoint number has interrupted (valid only for INTERRUPT type
 446:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  endpoints).
 447:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *
 448:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  \param[in] EndpointNumber  Index of the endpoint whose interrupt flag should be tested.
 449:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *
 450:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  \return Boolean \c true if the specified endpoint has interrupted, \c false otherwise.
 451:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 */
 452:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			static inline bool Endpoint_HasEndpointInterrupted(const uint8_t EndpointNumber) ATTR_WARN_UNUSE
 453:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			static inline bool Endpoint_HasEndpointInterrupted(const uint8_t EndpointNumber)
 454:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			{
 455:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				return ((Endpoint_GetEndpointInterrupts() & (1 << EndpointNumber)) ? true : false);
 456:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			}
 457:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 
 458:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			/** Determines if the selected IN endpoint is ready for a new packet to be sent to the host.
 459:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *
 460:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  \ingroup Group_EndpointPacketManagement_AVR8
 461:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *
 462:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  \return Boolean \c true if the current endpoint is ready for an IN packet, \c false otherwis
 463:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 */
 464:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			static inline bool Endpoint_IsINReady(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
 465:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			static inline bool Endpoint_IsINReady(void)
 466:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			{
 467:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				return ((UEINTX & (1 << TXINI)) ? true : false);
 468:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			}
 469:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 
 470:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			/** Determines if the selected OUT endpoint has received new packet from the host.
 471:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *
 472:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  \ingroup Group_EndpointPacketManagement_AVR8
 473:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *
 474:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  \return Boolean \c true if current endpoint is has received an OUT packet, \c false otherwis
 475:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 */
 476:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			static inline bool Endpoint_IsOUTReceived(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
 477:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			static inline bool Endpoint_IsOUTReceived(void)
 478:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			{
 479:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				return ((UEINTX & (1 << RXOUTI)) ? true : false);
 480:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			}
 481:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 
 482:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			/** Determines if the current CONTROL type endpoint has received a SETUP packet.
 483:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *
 484:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  \ingroup Group_EndpointPacketManagement_AVR8
 485:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *
 486:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  \return Boolean \c true if the selected endpoint has received a SETUP packet, \c false other
 487:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 */
 488:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			static inline bool Endpoint_IsSETUPReceived(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
 489:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			static inline bool Endpoint_IsSETUPReceived(void)
 490:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			{
 491:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				return ((UEINTX & (1 << RXSTPI)) ? true : false);
 492:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			}
 493:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 
 494:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			/** Clears a received SETUP packet on the currently selected CONTROL type endpoint, freeing up t
 495:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  endpoint for the next packet.
 496:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *
 497:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  \ingroup Group_EndpointPacketManagement_AVR8
 498:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *
 499:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  \note This is not applicable for non CONTROL type endpoints.
 500:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 */
 501:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			static inline void Endpoint_ClearSETUP(void) ATTR_ALWAYS_INLINE;
 502:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			static inline void Endpoint_ClearSETUP(void)
 503:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			{
 504:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				UEINTX &= ~(1 << RXSTPI);
 505:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			}
 506:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 
 507:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			/** Sends an IN packet to the host on the currently selected endpoint, freeing up the endpoint f
 508:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  next packet and switching to the alternative endpoint bank if double banked.
 509:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *
 510:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  \ingroup Group_EndpointPacketManagement_AVR8
 511:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 */
 512:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			static inline void Endpoint_ClearIN(void) ATTR_ALWAYS_INLINE;
 513:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			static inline void Endpoint_ClearIN(void)
 514:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			{
 515:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				#if !defined(CONTROL_ONLY_DEVICE)
 516:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 					UEINTX &= ~((1 << TXINI) | (1 << FIFOCON));
 517:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				#else
 518:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 					UEINTX &= ~(1 << TXINI);
 519:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				#endif
 520:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			}
 521:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 
 522:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			/** Acknowledges an OUT packet to the host on the currently selected endpoint, freeing up the en
 523:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  for the next packet and switching to the alternative endpoint bank if double banked.
 524:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *
 525:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  \ingroup Group_EndpointPacketManagement_AVR8
 526:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 */
 527:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			static inline void Endpoint_ClearOUT(void) ATTR_ALWAYS_INLINE;
 528:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			static inline void Endpoint_ClearOUT(void)
 529:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			{
 530:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				#if !defined(CONTROL_ONLY_DEVICE)
 531:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 					UEINTX &= ~((1 << RXOUTI) | (1 << FIFOCON));
  42               		.loc 2 531 0
  43 000e 8091 E800 		lds r24,232
  44 0012 8B77      		andi r24,lo8(123)
  45 0014 8093 E800 		sts 232,r24
  46               	.L3:
  47               	.LBE86:
  48               	.LBE85:
  49               	.LBB87:
  50               	.LBB88:
 479:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			}
  51               		.loc 2 479 0
  52 0018 8091 E800 		lds r24,232
  53               	.LBE88:
  54               	.LBE87:
 510:rocketdata.c  **** 	{
 511:rocketdata.c  **** 		Endpoint_ClearOUT();
 512:rocketdata.c  **** 
 513:rocketdata.c  **** 		while (!(Endpoint_IsOUTReceived()))
  55               		.loc 1 513 0
  56 001c 82FD      		sbrc r24,2
  57 001e 00C0      		rjmp .L2
 514:rocketdata.c  **** 		{
 515:rocketdata.c  **** 			if (USB_DeviceState == DEVICE_STATE_Unattached)
  58               		.loc 1 515 0
  59 0020 8EB3      		in r24,0x1e
  60 0022 8111      		cpse r24,__zero_reg__
  61 0024 00C0      		rjmp .L3
  62 0026 00C0      		rjmp .L4
  63               	.L11:
  64               	.LBB89:
  65               	.LBB90:
 532:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				#else
 533:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 					UEINTX &= ~(1 << RXOUTI);
 534:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				#endif
 535:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			}
 536:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 
 537:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			/** Stalls the current endpoint, indicating to the host that a logical problem occurred with the
 538:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  indicated endpoint and that the current transfer sequence should be aborted. This provides a
 539:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  way for devices to indicate invalid commands to the host so that the current transfer can be
 540:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  aborted and the host can begin its own recovery sequence.
 541:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *
 542:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  The currently selected endpoint remains stalled until either the \ref Endpoint_ClearStall() 
 543:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  is called, or the host issues a CLEAR FEATURE request to the device for the currently select
 544:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  endpoint.
 545:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *
 546:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  \ingroup Group_EndpointPacketManagement_AVR8
 547:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 */
 548:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			static inline void Endpoint_StallTransaction(void) ATTR_ALWAYS_INLINE;
 549:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			static inline void Endpoint_StallTransaction(void)
 550:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			{
 551:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				UECONX |= (1 << STALLRQ);
 552:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			}
 553:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 
 554:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			/** Clears the STALL condition on the currently selected endpoint.
 555:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *
 556:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  \ingroup Group_EndpointPacketManagement_AVR8
 557:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 */
 558:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			static inline void Endpoint_ClearStall(void) ATTR_ALWAYS_INLINE;
 559:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			static inline void Endpoint_ClearStall(void)
 560:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			{
 561:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				UECONX |= (1 << STALLRQC);
 562:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			}
 563:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 
 564:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			/** Determines if the currently selected endpoint is stalled, false otherwise.
 565:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *
 566:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  \ingroup Group_EndpointPacketManagement_AVR8
 567:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *
 568:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  \return Boolean \c true if the currently selected endpoint is stalled, \c false otherwise.
 569:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 */
 570:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			static inline bool Endpoint_IsStalled(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
 571:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			static inline bool Endpoint_IsStalled(void)
 572:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			{
 573:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				return ((UECONX & (1 << STALLRQ)) ? true : false);
 574:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			}
 575:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 
 576:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			/** Resets the data toggle of the currently selected endpoint. */
 577:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			static inline void Endpoint_ResetDataToggle(void) ATTR_ALWAYS_INLINE;
 578:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			static inline void Endpoint_ResetDataToggle(void)
 579:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			{
 580:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				UECONX |= (1 << RSTDT);
 581:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			}
 582:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 
 583:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			/** Determines the currently selected endpoint's direction.
 584:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *
 585:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  \return The currently selected endpoint's direction, as a \c ENDPOINT_DIR_* mask.
 586:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 */
 587:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			static inline uint8_t Endpoint_GetEndpointDirection(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_IN
 588:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			static inline uint8_t Endpoint_GetEndpointDirection(void)
 589:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			{
 590:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				return (UECFG0X & (1 << EPDIR)) ? ENDPOINT_DIR_IN : ENDPOINT_DIR_OUT;
 591:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			}
 592:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 
 593:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			/** Sets the direction of the currently selected endpoint.
 594:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *
 595:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  \param[in] DirectionMask  New endpoint direction, as a \c ENDPOINT_DIR_* mask.
 596:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 */
 597:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			static inline void Endpoint_SetEndpointDirection(const uint8_t DirectionMask) ATTR_ALWAYS_INLINE
 598:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			static inline void Endpoint_SetEndpointDirection(const uint8_t DirectionMask)
 599:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			{
 600:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				UECFG0X = ((UECFG0X & ~(1 << EPDIR)) | (DirectionMask ? (1 << EPDIR) : 0));
 601:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			}
 602:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 
 603:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			/** Reads one byte from the currently selected endpoint's bank, for OUT direction endpoints.
 604:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *
 605:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  \ingroup Group_EndpointPrimitiveRW_AVR8
 606:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *
 607:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  \return Next byte in the currently selected endpoint's FIFO buffer.
 608:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 */
 609:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			static inline uint8_t Endpoint_Read_8(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
 610:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			static inline uint8_t Endpoint_Read_8(void)
 611:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			{
 612:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				return UEDATX;
  66               		.loc 2 612 0
  67 0028 8091 F100 		lds r24,241
  68               	.L4:
  69               	.LBE90:
  70               	.LBE89:
 516:rocketdata.c  **** 			  return 0;
 517:rocketdata.c  **** 		}
 518:rocketdata.c  **** 	}
 519:rocketdata.c  **** 
 520:rocketdata.c  **** 	/* Fetch the next byte from the OUT endpoint */
 521:rocketdata.c  **** 	return Endpoint_Read_8();
 522:rocketdata.c  **** }
  71               		.loc 1 522 0
  72 002c 0895      		ret
  73               		.cfi_endproc
  74               	.LFE105:
  76               		.section	.text.WriteNextResponseByte,"ax",@progbits
  78               	WriteNextResponseByte:
  79               	.LFB106:
 523:rocketdata.c  **** 
 524:rocketdata.c  **** /** Writes the next response byte to the CDC data IN endpoint, and sends the endpoint back if neede
 525:rocketdata.c  ****  *  bank when full ready for the next byte in the packet to the host.
 526:rocketdata.c  ****  *
 527:rocketdata.c  ****  *  \param[in] Response  Next response byte to send to the host
 528:rocketdata.c  ****  */
 529:rocketdata.c  **** static void WriteNextResponseByte(const uint8_t Response)
 530:rocketdata.c  **** {
  80               		.loc 1 530 0
  81               		.cfi_startproc
  82               	.LVL1:
  83               	/* prologue: function */
  84               	/* frame size = 0 */
  85               	/* stack size = 0 */
  86               	.L__stack_usage = 0
  87               	.LBB91:
  88               	.LBB92:
 330:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				#endif
  89               		.loc 2 330 0
  90 0000 93E0      		ldi r25,lo8(3)
  91 0002 9093 E900 		sts 233,r25
  92               	.LBE92:
  93               	.LBE91:
  94               	.LBB93:
  95               	.LBB94:
 420:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			}
  96               		.loc 2 420 0
  97 0006 9091 E800 		lds r25,232
  98               	.LBE94:
  99               	.LBE93:
 531:rocketdata.c  **** 	/* Select the IN endpoint so that the next data byte can be written */
 532:rocketdata.c  **** 	Endpoint_SelectEndpoint(CDC_TX_EPNUM);
 533:rocketdata.c  **** 
 534:rocketdata.c  **** 	/* If IN endpoint full, clear it and wait until ready for the next packet to the host */
 535:rocketdata.c  **** 	if (!(Endpoint_IsReadWriteAllowed()))
 100               		.loc 1 535 0
 101 000a 95FF      		sbrs r25,5
 102 000c 00C0      		rjmp .L13
 103               	.L17:
 104               	.LVL2:
 105               	.LBB95:
 106               	.LBB96:
 613:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			}
 614:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 
 615:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			/** Writes one byte to the currently selected endpoint's bank, for IN direction endpoints.
 616:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *
 617:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  \ingroup Group_EndpointPrimitiveRW_AVR8
 618:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *
 619:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 *  \param[in] Data  Data to write into the the currently selected endpoint's FIFO buffer.
 620:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			 */
 621:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			static inline void Endpoint_Write_8(const uint8_t Data) ATTR_ALWAYS_INLINE;
 622:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			static inline void Endpoint_Write_8(const uint8_t Data)
 623:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			{
 624:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				UEDATX = Data;
 107               		.loc 2 624 0
 108 000e 8093 F100 		sts 241,r24
 109               	.LBE96:
 110               	.LBE95:
 536:rocketdata.c  **** 	{
 537:rocketdata.c  **** 		Endpoint_ClearIN();
 538:rocketdata.c  **** 
 539:rocketdata.c  **** 		while (!(Endpoint_IsINReady()))
 540:rocketdata.c  **** 		{
 541:rocketdata.c  **** 			if (USB_DeviceState == DEVICE_STATE_Unattached)
 542:rocketdata.c  **** 			  return;
 543:rocketdata.c  **** 		}
 544:rocketdata.c  **** 	}
 545:rocketdata.c  **** 
 546:rocketdata.c  **** 	/* Write the next byte to the IN endpoint */
 547:rocketdata.c  **** 	Endpoint_Write_8(Response);
 548:rocketdata.c  **** 	
 549:rocketdata.c  **** 	TX_LED_ON();
 111               		.loc 1 549 0
 112 0012 5D98      		cbi 0xb,5
 550:rocketdata.c  **** 	TxLEDPulse = TX_RX_LED_PULSE_PERIOD;
 113               		.loc 1 550 0
 114 0014 84E6      		ldi r24,lo8(100)
 115 0016 90E0      		ldi r25,0
 116               	.LVL3:
 117 0018 9093 0000 		sts TxLEDPulse+1,r25
 118 001c 8093 0000 		sts TxLEDPulse,r24
 119               	.LVL4:
 120 0020 0895      		ret
 121               	.LVL5:
 122               	.L13:
 123               	.LBB97:
 124               	.LBB98:
 516:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				#else
 125               		.loc 2 516 0
 126 0022 9091 E800 		lds r25,232
 127 0026 9E77      		andi r25,lo8(126)
 128 0028 9093 E800 		sts 232,r25
 129               	.L15:
 130               	.LBE98:
 131               	.LBE97:
 132               	.LBB99:
 133               	.LBB100:
 467:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			}
 134               		.loc 2 467 0
 135 002c 9091 E800 		lds r25,232
 136               	.LBE100:
 137               	.LBE99:
 539:rocketdata.c  **** 		{
 138               		.loc 1 539 0
 139 0030 90FD      		sbrc r25,0
 140 0032 00C0      		rjmp .L17
 541:rocketdata.c  **** 			  return;
 141               		.loc 1 541 0
 142 0034 9EB3      		in r25,0x1e
 143 0036 9111      		cpse r25,__zero_reg__
 144 0038 00C0      		rjmp .L15
 145 003a 0895      		ret
 146               		.cfi_endproc
 147               	.LFE106:
 149               		.section	.text.StartSketch,"ax",@progbits
 150               	.global	StartSketch
 152               	StartSketch:
 153               	.LFB99:
  92:rocketdata.c  **** 	cli();
 154               		.loc 1 92 0
 155               		.cfi_startproc
 156               	/* prologue: function */
 157               	/* frame size = 0 */
 158               	/* stack size = 0 */
 159               	.L__stack_usage = 0
  93:rocketdata.c  **** 	
 160               		.loc 1 93 0
 161               	/* #APP */
 162               	 ;  93 "rocketdata.c" 1
 163 0000 F894      		cli
 164               	 ;  0 "" 2
  96:rocketdata.c  **** 	TCCR1B = 0;
 165               		.loc 1 96 0
 166               	/* #NOAPP */
 167 0002 1092 6F00 		sts 111,__zero_reg__
  97:rocketdata.c  **** 	// MAH 8/15/12 this clear is removed to save memory. Okay, it
 168               		.loc 1 97 0
 169 0006 1092 8100 		sts 129,__zero_reg__
 105:rocketdata.c  **** 	MCUCR = 0;
 170               		.loc 1 105 0
 171 000a 81E0      		ldi r24,lo8(1)
 172 000c 85BF      		out 0x35,r24
 106:rocketdata.c  **** 
 173               		.loc 1 106 0
 174 000e 15BE      		out 0x35,__zero_reg__
 108:rocketdata.c  **** 	TX_LED_OFF();
 175               		.loc 1 108 0
 176 0010 4798      		cbi 0x8,7
 109:rocketdata.c  **** 	RX_LED_OFF();
 177               		.loc 1 109 0
 178 0012 5D9A      		sbi 0xb,5
 110:rocketdata.c  **** 
 179               		.loc 1 110 0
 180 0014 5C9A      		sbi 0xb,4
 113:rocketdata.c  **** 	
 181               		.loc 1 113 0
 182               	/* #APP */
 183               	 ;  113 "rocketdata.c" 1
 184 0016 0C94 0000 		jmp 0x0000
 185               	 ;  0 "" 2
 186               	/* #NOAPP */
 187 001a 0895      		ret
 188               		.cfi_endproc
 189               	.LFE99:
 191               		.section	.text.__vector_17,"ax",@progbits
 192               	.global	__vector_17
 194               	__vector_17:
 195               	.LFB101:
 299:rocketdata.c  **** 	/* Reset counter */
 196               		.loc 1 299 0
 197               		.cfi_startproc
 198 0000 1F92      		push r1
 199               	.LCFI0:
 200               		.cfi_def_cfa_offset 3
 201               		.cfi_offset 1, -2
 202 0002 0F92      		push r0
 203               	.LCFI1:
 204               		.cfi_def_cfa_offset 4
 205               		.cfi_offset 0, -3
 206 0004 0FB6      		in r0,__SREG__
 207 0006 0F92      		push r0
 208 0008 1124      		clr __zero_reg__
 209 000a 2F93      		push r18
 210               	.LCFI2:
 211               		.cfi_def_cfa_offset 5
 212               		.cfi_offset 18, -4
 213 000c 8F93      		push r24
 214               	.LCFI3:
 215               		.cfi_def_cfa_offset 6
 216               		.cfi_offset 24, -5
 217 000e 9F93      		push r25
 218               	.LCFI4:
 219               		.cfi_def_cfa_offset 7
 220               		.cfi_offset 25, -6
 221 0010 EF93      		push r30
 222               	.LCFI5:
 223               		.cfi_def_cfa_offset 8
 224               		.cfi_offset 30, -7
 225 0012 FF93      		push r31
 226               	.LCFI6:
 227               		.cfi_def_cfa_offset 9
 228               		.cfi_offset 31, -8
 229               	/* prologue: Signal */
 230               	/* frame size = 0 */
 231               	/* stack size = 8 */
 232               	.L__stack_usage = 8
 301:rocketdata.c  **** 	TCNT1L = 0;
 233               		.loc 1 301 0
 234 0014 1092 8500 		sts 133,__zero_reg__
 302:rocketdata.c  **** 
 235               		.loc 1 302 0
 236 0018 1092 8400 		sts 132,__zero_reg__
 305:rocketdata.c  **** 		TX_LED_OFF();
 237               		.loc 1 305 0
 238 001c 8091 0000 		lds r24,TxLEDPulse
 239 0020 9091 0000 		lds r25,TxLEDPulse+1
 240 0024 0097      		sbiw r24,0
 241 0026 01F0      		breq .L24
 305:rocketdata.c  **** 		TX_LED_OFF();
 242               		.loc 1 305 0 is_stmt 0 discriminator 1
 243 0028 0197      		sbiw r24,1
 244 002a 9093 0000 		sts TxLEDPulse+1,r25
 245 002e 8093 0000 		sts TxLEDPulse,r24
 246 0032 892B      		or r24,r25
 247 0034 01F4      		brne .L24
 306:rocketdata.c  **** 	if (RxLEDPulse && !(--RxLEDPulse))
 248               		.loc 1 306 0 is_stmt 1
 249 0036 5D9A      		sbi 0xb,5
 250               	.L24:
 307:rocketdata.c  **** 		RX_LED_OFF();
 251               		.loc 1 307 0
 252 0038 8091 0000 		lds r24,RxLEDPulse
 253 003c 9091 0000 		lds r25,RxLEDPulse+1
 254 0040 0097      		sbiw r24,0
 255 0042 01F0      		breq .L27
 307:rocketdata.c  **** 		RX_LED_OFF();
 256               		.loc 1 307 0 is_stmt 0 discriminator 1
 257 0044 0197      		sbiw r24,1
 258 0046 9093 0000 		sts RxLEDPulse+1,r25
 259 004a 8093 0000 		sts RxLEDPulse,r24
 260 004e 892B      		or r24,r25
 261 0050 01F4      		brne .L27
 308:rocketdata.c  **** 		
 262               		.loc 1 308 0 is_stmt 1
 263 0052 5C9A      		sbi 0xb,4
 264               	.L27:
 310:rocketdata.c  **** 	if (pgm_read_word(0) != 0xFFFF)
 265               		.loc 1 310 0
 266 0054 8091 0000 		lds r24,resetTimeout
 267 0058 9091 0000 		lds r25,resetTimeout+1
 268 005c 0196      		adiw r24,1
 269 005e 9093 0000 		sts resetTimeout+1,r25
 270 0062 8093 0000 		sts resetTimeout,r24
 271               	.LVL6:
 272               	.LBB101:
 311:rocketdata.c  **** 		Timeout++;
 273               		.loc 1 311 0
 274 0066 E0E0      		ldi r30,0
 275 0068 F0E0      		ldi r31,0
 276               	/* #APP */
 277               	 ;  311 "rocketdata.c" 1
 278 006a 8591      		lpm r24, Z+
 279 006c 9491      		lpm r25, Z
 280               		
 281               	 ;  0 "" 2
 282               	.LVL7:
 283               	/* #NOAPP */
 284               	.LBE101:
 285 006e 0196      		adiw r24,1
 286 0070 01F0      		breq .L22
 312:rocketdata.c  **** }
 287               		.loc 1 312 0
 288 0072 8091 0000 		lds r24,Timeout
 289 0076 9091 0000 		lds r25,Timeout+1
 290               	.LVL8:
 291 007a 0196      		adiw r24,1
 292 007c 9093 0000 		sts Timeout+1,r25
 293 0080 8093 0000 		sts Timeout,r24
 294               	.L22:
 295               	/* epilogue start */
 313:rocketdata.c  **** 
 296               		.loc 1 313 0
 297 0084 FF91      		pop r31
 298 0086 EF91      		pop r30
 299 0088 9F91      		pop r25
 300 008a 8F91      		pop r24
 301 008c 2F91      		pop r18
 302 008e 0F90      		pop r0
 303 0090 0FBE      		out __SREG__,r0
 304 0092 0F90      		pop r0
 305 0094 1F90      		pop r1
 306 0096 1895      		reti
 307               		.cfi_endproc
 308               	.LFE101:
 310               		.section	.text.EVENT_USB_Device_ConfigurationChanged,"ax",@progbits
 311               	.global	EVENT_USB_Device_ConfigurationChanged
 313               	EVENT_USB_Device_ConfigurationChanged:
 314               	.LFB102:
 319:rocketdata.c  **** 	/* Setup CDC Notification, Rx and Tx Endpoints */
 315               		.loc 1 319 0
 316               		.cfi_startproc
 317               	/* prologue: function */
 318               	/* frame size = 0 */
 319               	/* stack size = 0 */
 320               	.L__stack_usage = 0
 321               	.LVL9:
 322               	.LBB102:
 323               	.LBB103:
 276:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				                                      ((1 << ALLOC) | Banks | Endpoint_BytesToEPSizeMask(Size))
 324               		.loc 2 276 0
 325 0000 42E0      		ldi r20,lo8(2)
 326 0002 61EC      		ldi r22,lo8(-63)
 327 0004 82E0      		ldi r24,lo8(2)
 328 0006 0E94 0000 		call Endpoint_ConfigureEndpoint_Prv
 329               	.LVL10:
 330               	.LBE103:
 331               	.LBE102:
 332               	.LBB104:
 333               	.LBB105:
 334 000a 42E1      		ldi r20,lo8(18)
 335 000c 61E8      		ldi r22,lo8(-127)
 336 000e 83E0      		ldi r24,lo8(3)
 337 0010 0E94 0000 		call Endpoint_ConfigureEndpoint_Prv
 338               	.LVL11:
 339               	.LBE105:
 340               	.LBE104:
 341               	.LBB106:
 342               	.LBB107:
 343 0014 42E1      		ldi r20,lo8(18)
 344 0016 60E8      		ldi r22,lo8(-128)
 345 0018 84E0      		ldi r24,lo8(4)
 346 001a 0C94 0000 		jmp Endpoint_ConfigureEndpoint_Prv
 347               	.LVL12:
 348               	.LBE107:
 349               	.LBE106:
 350               		.cfi_endproc
 351               	.LFE102:
 353               		.section	.text.EVENT_USB_Device_ControlRequest,"ax",@progbits
 354               	.global	EVENT_USB_Device_ControlRequest
 356               	EVENT_USB_Device_ControlRequest:
 357               	.LFB103:
 339:rocketdata.c  **** 	/* Ignore any requests that aren't directed to the CDC interface */
 358               		.loc 1 339 0
 359               		.cfi_startproc
 360               	/* prologue: function */
 361               	/* frame size = 0 */
 362               	/* stack size = 0 */
 363               	.L__stack_usage = 0
 341:rocketdata.c  **** 	    (REQTYPE_CLASS | REQREC_INTERFACE))
 364               		.loc 1 341 0
 365 0000 8091 0000 		lds r24,USB_ControlRequest
 366 0004 982F      		mov r25,r24
 367 0006 9F77      		andi r25,lo8(127)
 368 0008 9132      		cpi r25,lo8(33)
 369 000a 01F4      		brne .L34
 348:rocketdata.c  **** 	{
 370               		.loc 1 348 0
 371 000c 9091 0000 		lds r25,USB_ControlRequest+1
 372 0010 9032      		cpi r25,lo8(32)
 373 0012 01F0      		breq .L36
 374 0014 9132      		cpi r25,lo8(33)
 375 0016 01F4      		brne .L34
 351:rocketdata.c  **** 			{
 376               		.loc 1 351 0
 377 0018 813A      		cpi r24,lo8(-95)
 378 001a 01F4      		brne .L34
 379               	.LBB108:
 380               	.LBB109:
 504:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			}
 381               		.loc 2 504 0
 382 001c 8091 E800 		lds r24,232
 383 0020 877F      		andi r24,lo8(-9)
 384 0022 8093 E800 		sts 232,r24
 385               	.LBE109:
 386               	.LBE108:
 356:rocketdata.c  **** 				Endpoint_ClearOUT();
 387               		.loc 1 356 0
 388 0026 67E0      		ldi r22,lo8(7)
 389 0028 70E0      		ldi r23,0
 390 002a 80E0      		ldi r24,lo8(LineEncoding)
 391 002c 90E0      		ldi r25,hi8(LineEncoding)
 392 002e 0E94 0000 		call Endpoint_Write_Control_Stream_LE
 393               	.LVL13:
 394               	.LBB110:
 395               	.LBB111:
 531:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				#else
 396               		.loc 2 531 0
 397 0032 8091 E800 		lds r24,232
 398 0036 8B77      		andi r24,lo8(123)
 399 0038 00C0      		rjmp .L38
 400               	.L36:
 401               	.LBE111:
 402               	.LBE110:
 362:rocketdata.c  **** 			{
 403               		.loc 1 362 0
 404 003a 8132      		cpi r24,lo8(33)
 405 003c 01F4      		brne .L34
 406               	.LBB112:
 407               	.LBB113:
 504:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			}
 408               		.loc 2 504 0
 409 003e 8091 E800 		lds r24,232
 410 0042 877F      		andi r24,lo8(-9)
 411 0044 8093 E800 		sts 232,r24
 412               	.LBE113:
 413               	.LBE112:
 367:rocketdata.c  **** 				Endpoint_ClearIN();
 414               		.loc 1 367 0
 415 0048 67E0      		ldi r22,lo8(7)
 416 004a 70E0      		ldi r23,0
 417 004c 80E0      		ldi r24,lo8(LineEncoding)
 418 004e 90E0      		ldi r25,hi8(LineEncoding)
 419 0050 0E94 0000 		call Endpoint_Read_Control_Stream_LE
 420               	.LVL14:
 421               	.LBB114:
 422               	.LBB115:
 516:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				#else
 423               		.loc 2 516 0
 424 0054 8091 E800 		lds r24,232
 425 0058 8E77      		andi r24,lo8(126)
 426               	.L38:
 427 005a 8093 E800 		sts 232,r24
 428               	.L34:
 429 005e 0895      		ret
 430               	.LBE115:
 431               	.LBE114:
 432               		.cfi_endproc
 433               	.LFE103:
 435               		.section	.rodata.str1.1,"aMS",@progbits,1
 436               	.LC0:
 437 0000 4341 5445 		.string	"CATERINA"
 437      5249 4E41 
 437      00
 438               		.section	.text.CDC_Task,"ax",@progbits
 439               	.global	CDC_Task
 441               	CDC_Task:
 442               	.LFB107:
 551:rocketdata.c  **** }
 552:rocketdata.c  **** 
 553:rocketdata.c  **** #define STK_OK              0x10
 554:rocketdata.c  **** #define STK_INSYNC          0x14  // ' '
 555:rocketdata.c  **** #define CRC_EOP             0x20  // 'SPACE'
 556:rocketdata.c  **** #define STK_GET_SYNC        0x30  // '0'
 557:rocketdata.c  **** 
 558:rocketdata.c  **** #define STK_GET_PARAMETER   0x41  // 'A'
 559:rocketdata.c  **** #define STK_SET_DEVICE      0x42  // 'B'
 560:rocketdata.c  **** #define STK_SET_DEVICE_EXT  0x45  // 'E'
 561:rocketdata.c  **** #define STK_LOAD_ADDRESS    0x55  // 'U'
 562:rocketdata.c  **** #define STK_UNIVERSAL       0x56  // 'V'
 563:rocketdata.c  **** #define STK_PROG_PAGE       0x64  // 'd'
 564:rocketdata.c  **** #define STK_READ_PAGE       0x74  // 't'
 565:rocketdata.c  **** #define STK_READ_SIGN       0x75  // 'u'
 566:rocketdata.c  **** 
 567:rocketdata.c  **** /** Task to read in AVR910 commands from the CDC data OUT endpoint, process them, perform the requi
 568:rocketdata.c  ****  *  and send the appropriate response back to the host.
 569:rocketdata.c  ****  */
 570:rocketdata.c  **** void CDC_Task(void)
 571:rocketdata.c  **** {
 443               		.loc 1 571 0
 444               		.cfi_startproc
 445 0000 6F92      		push r6
 446               	.LCFI7:
 447               		.cfi_def_cfa_offset 3
 448               		.cfi_offset 6, -2
 449 0002 7F92      		push r7
 450               	.LCFI8:
 451               		.cfi_def_cfa_offset 4
 452               		.cfi_offset 7, -3
 453 0004 8F92      		push r8
 454               	.LCFI9:
 455               		.cfi_def_cfa_offset 5
 456               		.cfi_offset 8, -4
 457 0006 9F92      		push r9
 458               	.LCFI10:
 459               		.cfi_def_cfa_offset 6
 460               		.cfi_offset 9, -5
 461 0008 AF92      		push r10
 462               	.LCFI11:
 463               		.cfi_def_cfa_offset 7
 464               		.cfi_offset 10, -6
 465 000a BF92      		push r11
 466               	.LCFI12:
 467               		.cfi_def_cfa_offset 8
 468               		.cfi_offset 11, -7
 469 000c CF92      		push r12
 470               	.LCFI13:
 471               		.cfi_def_cfa_offset 9
 472               		.cfi_offset 12, -8
 473 000e DF92      		push r13
 474               	.LCFI14:
 475               		.cfi_def_cfa_offset 10
 476               		.cfi_offset 13, -9
 477 0010 EF92      		push r14
 478               	.LCFI15:
 479               		.cfi_def_cfa_offset 11
 480               		.cfi_offset 14, -10
 481 0012 FF92      		push r15
 482               	.LCFI16:
 483               		.cfi_def_cfa_offset 12
 484               		.cfi_offset 15, -11
 485 0014 0F93      		push r16
 486               	.LCFI17:
 487               		.cfi_def_cfa_offset 13
 488               		.cfi_offset 16, -12
 489 0016 1F93      		push r17
 490               	.LCFI18:
 491               		.cfi_def_cfa_offset 14
 492               		.cfi_offset 17, -13
 493 0018 CF93      		push r28
 494               	.LCFI19:
 495               		.cfi_def_cfa_offset 15
 496               		.cfi_offset 28, -14
 497 001a DF93      		push r29
 498               	.LCFI20:
 499               		.cfi_def_cfa_offset 16
 500               		.cfi_offset 29, -15
 501               	/* prologue: function */
 502               	/* frame size = 0 */
 503               	/* stack size = 14 */
 504               	.L__stack_usage = 14
 505               	.LVL15:
 506               	.LBB148:
 507               	.LBB149:
 330:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				#endif
 508               		.loc 2 330 0
 509 001c 84E0      		ldi r24,lo8(4)
 510 001e 8093 E900 		sts 233,r24
 511               	.LBE149:
 512               	.LBE148:
 513               	.LBB150:
 514               	.LBB151:
 479:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			}
 515               		.loc 2 479 0
 516 0022 8091 E800 		lds r24,232
 517               	.LBE151:
 518               	.LBE150:
 572:rocketdata.c  **** 	/* Select the OUT endpoint */
 573:rocketdata.c  **** 	Endpoint_SelectEndpoint(CDC_RX_EPNUM);
 574:rocketdata.c  **** 
 575:rocketdata.c  **** 	/* Check if endpoint has a command in it sent from the host */
 576:rocketdata.c  **** 	if (!(Endpoint_IsOUTReceived()))
 519               		.loc 1 576 0
 520 0026 82FF      		sbrs r24,2
 521 0028 00C0      		rjmp .L39
 577:rocketdata.c  **** 	  return;
 578:rocketdata.c  **** 	  
 579:rocketdata.c  **** 	RX_LED_ON();
 522               		.loc 1 579 0
 523 002a 5C98      		cbi 0xb,4
 580:rocketdata.c  **** 	RxLEDPulse = TX_RX_LED_PULSE_PERIOD;
 524               		.loc 1 580 0
 525 002c 84E6      		ldi r24,lo8(100)
 526 002e 90E0      		ldi r25,0
 527 0030 9093 0000 		sts RxLEDPulse+1,r25
 528 0034 8093 0000 		sts RxLEDPulse,r24
 581:rocketdata.c  **** 
 582:rocketdata.c  **** 	/* Read in the bootloader command (first byte sent from host) */
 583:rocketdata.c  **** 	uint8_t Command = FetchNextCommandByte();
 529               		.loc 1 583 0
 530 0038 0E94 0000 		call FetchNextCommandByte
 531               	.LVL16:
 532 003c C82F      		mov r28,r24
 533               	.LVL17:
 584:rocketdata.c  **** 
 585:rocketdata.c  **** 	if (Command == 'E')
 534               		.loc 1 585 0
 535 003e 8534      		cpi r24,lo8(69)
 536 0040 01F4      		brne .L42
 586:rocketdata.c  **** 	{
 587:rocketdata.c  **** 		/* We nearly run out the bootloader timeout clock, 
 588:rocketdata.c  **** 		* leaving just a few hundred milliseconds so the 
 589:rocketdata.c  **** 		* bootloder has time to respond and service any 
 590:rocketdata.c  **** 		* subsequent requests */
 591:rocketdata.c  **** 		Timeout = TIMEOUT_PERIOD - 500;
 537               		.loc 1 591 0
 538 0042 8CE4      		ldi r24,lo8(76)
 539 0044 9DE1      		ldi r25,lo8(29)
 540               	.LVL18:
 541 0046 9093 0000 		sts Timeout+1,r25
 542 004a 8093 0000 		sts Timeout,r24
 543               	.L43:
 592:rocketdata.c  **** 	
 593:rocketdata.c  **** 		/* Re-enable RWW section - must be done here in case 
 594:rocketdata.c  **** 		 * user has disabled verification on upload.  */
 595:rocketdata.c  **** 		boot_rww_enable_safe();		
 544               		.loc 1 595 0 discriminator 1
 545 004e 07B6      		in __tmp_reg__,0x37
 546 0050 00FC      		sbrc __tmp_reg__,0
 547 0052 00C0      		rjmp .L43
 548               	.L44:
 549               		.loc 1 595 0 is_stmt 0 discriminator 3
 550 0054 F999      		sbic 0x1f,1
 551 0056 00C0      		rjmp .L44
 552               		.loc 1 595 0 discriminator 4
 553 0058 81E1      		ldi r24,lo8(17)
 554               	/* #APP */
 555               	 ;  595 "rocketdata.c" 1
 556 005a 8093 5700 		sts 87, r24
 557 005e E895      		spm
 558               		
 559               	 ;  0 "" 2
 560               	/* #NOAPP */
 561 0060 00C0      		rjmp .L127
 562               	.LVL19:
 563               	.L42:
 596:rocketdata.c  **** 
 597:rocketdata.c  **** 		// Send confirmation byte back to the host 
 598:rocketdata.c  **** 		WriteNextResponseByte('\r');
 599:rocketdata.c  **** 	}
 600:rocketdata.c  **** 	else if (Command == 'T')
 564               		.loc 1 600 0 is_stmt 1
 565 0062 8435      		cpi r24,lo8(84)
 566 0064 01F4      		brne .L46
 601:rocketdata.c  **** 	{
 602:rocketdata.c  **** 		FetchNextCommandByte();
 567               		.loc 1 602 0
 568 0066 0E94 0000 		call FetchNextCommandByte
 569               	.LVL20:
 570               	.L127:
 603:rocketdata.c  **** 
 604:rocketdata.c  **** 		// Send confirmation byte back to the host 
 605:rocketdata.c  **** 		WriteNextResponseByte('\r');
 571               		.loc 1 605 0
 572 006a 8DE0      		ldi r24,lo8(13)
 573               	.L128:
 574 006c 0E94 0000 		call WriteNextResponseByte
 575               	.LVL21:
 576 0070 00C0      		rjmp .L45
 577               	.LVL22:
 578               	.L46:
 606:rocketdata.c  **** 	}
 607:rocketdata.c  **** 	else if ((Command == 'L') || (Command == 'P'))
 579               		.loc 1 607 0
 580 0072 8C34      		cpi r24,lo8(76)
 581 0074 01F0      		breq .L127
 582               		.loc 1 607 0 is_stmt 0 discriminator 1
 583 0076 8035      		cpi r24,lo8(80)
 584 0078 01F0      		breq .L127
 608:rocketdata.c  **** 	{
 609:rocketdata.c  **** 		// Send confirmation byte back to the host 
 610:rocketdata.c  **** 		WriteNextResponseByte('\r');
 611:rocketdata.c  **** 	}
 612:rocketdata.c  **** 	else if (Command == 't')
 585               		.loc 1 612 0 is_stmt 1
 586 007a 8437      		cpi r24,lo8(116)
 587 007c 01F4      		brne .L49
 613:rocketdata.c  **** 	{
 614:rocketdata.c  **** 		// Return ATMEGA128 part code - this is only to allow AVRProg to use the bootloader 
 615:rocketdata.c  **** 		WriteNextResponseByte(0x44);
 588               		.loc 1 615 0
 589 007e 84E4      		ldi r24,lo8(68)
 590               	.LVL23:
 591 0080 0E94 0000 		call WriteNextResponseByte
 592               	.LVL24:
 616:rocketdata.c  **** 		WriteNextResponseByte(0x00);
 593               		.loc 1 616 0
 594 0084 80E0      		ldi r24,0
 595 0086 00C0      		rjmp .L128
 596               	.LVL25:
 597               	.L49:
 617:rocketdata.c  **** 	}
 618:rocketdata.c  **** 	else if (Command == 'a')
 598               		.loc 1 618 0
 599 0088 8136      		cpi r24,lo8(97)
 600 008a 01F4      		brne .L50
 619:rocketdata.c  **** 	{
 620:rocketdata.c  **** 		// Indicate auto-address increment is supported 
 621:rocketdata.c  **** 		WriteNextResponseByte('Y');
 601               		.loc 1 621 0
 602 008c 89E5      		ldi r24,lo8(89)
 603               	.LVL26:
 604 008e 00C0      		rjmp .L128
 605               	.LVL27:
 606               	.L50:
 622:rocketdata.c  **** 	}
 623:rocketdata.c  **** 	else if (Command == 'A')
 607               		.loc 1 623 0
 608 0090 8134      		cpi r24,lo8(65)
 609 0092 01F4      		brne .L51
 624:rocketdata.c  **** 	{
 625:rocketdata.c  **** 		// Set the current address to that given by the host 
 626:rocketdata.c  **** 		CurrAddress   = (FetchNextCommandByte() << 9);
 610               		.loc 1 626 0
 611 0094 0E94 0000 		call FetchNextCommandByte
 612               	.LVL28:
 613 0098 C82F      		mov r28,r24
 614               	.LVL29:
 627:rocketdata.c  **** 		CurrAddress  |= (FetchNextCommandByte() << 1);
 615               		.loc 1 627 0
 616 009a 0E94 0000 		call FetchNextCommandByte
 617               	.LVL30:
 618 009e 90E0      		ldi r25,0
 619 00a0 880F      		lsl r24
 620 00a2 991F      		rol r25
 626:rocketdata.c  **** 		CurrAddress  |= (FetchNextCommandByte() << 1);
 621               		.loc 1 626 0
 622 00a4 2C2F      		mov r18,r28
 623 00a6 30E0      		ldi r19,0
 624 00a8 322F      		mov r19,r18
 625 00aa 2227      		clr r18
 626 00ac 330F      		lsl r19
 627               		.loc 1 627 0
 628 00ae 822B      		or r24,r18
 629 00b0 932B      		or r25,r19
 630 00b2 AA27      		clr r26
 631 00b4 97FD      		sbrc r25,7
 632 00b6 A095      		com r26
 633 00b8 BA2F      		mov r27,r26
 634 00ba 00C0      		rjmp .L129
 635               	.LVL31:
 636               	.L51:
 628:rocketdata.c  **** 
 629:rocketdata.c  **** 		// Send confirmation byte back to the host 
 630:rocketdata.c  **** 		WriteNextResponseByte('\r');
 631:rocketdata.c  **** 	}
 632:rocketdata.c  **** 	else if (Command == 'p')
 637               		.loc 1 632 0
 638 00bc 8037      		cpi r24,lo8(112)
 639 00be 01F4      		brne .L52
 633:rocketdata.c  **** 	{
 634:rocketdata.c  **** 		// Indicate serial programmer back to the host 
 635:rocketdata.c  **** 		WriteNextResponseByte('S');
 640               		.loc 1 635 0
 641 00c0 83E5      		ldi r24,lo8(83)
 642               	.LVL32:
 643 00c2 00C0      		rjmp .L128
 644               	.LVL33:
 645               	.L52:
 636:rocketdata.c  **** 	}
 637:rocketdata.c  **** 	else if (Command == 'S')
 646               		.loc 1 637 0
 647 00c4 8335      		cpi r24,lo8(83)
 648 00c6 01F4      		brne .L53
 649 00c8 C0E0      		ldi r28,lo8(.LC0)
 650 00ca D0E0      		ldi r29,hi8(.LC0)
 651 00cc 1C2F      		mov r17,r28
 652 00ce 195F      		subi r17,lo8(-(7))
 653               	.LVL34:
 654               	.L54:
 655               	.LBB152:
 638:rocketdata.c  **** 	{
 639:rocketdata.c  **** 		// Write the 7-byte software identifier to the endpoint 
 640:rocketdata.c  **** 		for (uint8_t CurrByte = 0; CurrByte < 7; CurrByte++)
 641:rocketdata.c  **** 		  WriteNextResponseByte(SOFTWARE_IDENTIFIER[CurrByte]);
 656               		.loc 1 641 0 discriminator 3
 657 00d0 8991      		ld r24,Y+
 658               	.LVL35:
 659 00d2 0E94 0000 		call WriteNextResponseByte
 660               	.LVL36:
 640:rocketdata.c  **** 		  WriteNextResponseByte(SOFTWARE_IDENTIFIER[CurrByte]);
 661               		.loc 1 640 0 discriminator 3
 662 00d6 1C13      		cpse r17,r28
 663 00d8 00C0      		rjmp .L54
 664 00da 00C0      		rjmp .L45
 665               	.LVL37:
 666               	.L53:
 667               	.LBE152:
 642:rocketdata.c  **** 	}
 643:rocketdata.c  **** 	else if (Command == 'V')
 668               		.loc 1 643 0
 669 00dc 8635      		cpi r24,lo8(86)
 670 00de 01F4      		brne .L55
 644:rocketdata.c  **** 	{
 645:rocketdata.c  **** 		WriteNextResponseByte('0' + BOOTLOADER_VERSION_MAJOR);
 671               		.loc 1 645 0
 672 00e0 81E3      		ldi r24,lo8(49)
 673               	.LVL38:
 674 00e2 0E94 0000 		call WriteNextResponseByte
 675               	.LVL39:
 646:rocketdata.c  **** 		WriteNextResponseByte('0' + BOOTLOADER_VERSION_MINOR);
 676               		.loc 1 646 0
 677 00e6 80E3      		ldi r24,lo8(48)
 678 00e8 00C0      		rjmp .L128
 679               	.LVL40:
 680               	.L55:
 647:rocketdata.c  **** 	}
 648:rocketdata.c  **** 	else if (Command == 's')
 681               		.loc 1 648 0
 682 00ea 8337      		cpi r24,lo8(115)
 683 00ec 01F4      		brne .L56
 649:rocketdata.c  **** 	{
 650:rocketdata.c  **** 		WriteNextResponseByte(AVR_SIGNATURE_3);
 684               		.loc 1 650 0
 685 00ee 87E8      		ldi r24,lo8(-121)
 686               	.LVL41:
 687 00f0 0E94 0000 		call WriteNextResponseByte
 688               	.LVL42:
 651:rocketdata.c  **** 		WriteNextResponseByte(AVR_SIGNATURE_2);
 689               		.loc 1 651 0
 690 00f4 85E9      		ldi r24,lo8(-107)
 691 00f6 0E94 0000 		call WriteNextResponseByte
 692               	.LVL43:
 652:rocketdata.c  **** 		WriteNextResponseByte(AVR_SIGNATURE_1);
 693               		.loc 1 652 0
 694 00fa 8EE1      		ldi r24,lo8(30)
 695 00fc 00C0      		rjmp .L128
 696               	.LVL44:
 697               	.L56:
 653:rocketdata.c  **** 	}
 654:rocketdata.c  **** 	else if (Command == 'e')
 698               		.loc 1 654 0
 699 00fe 8536      		cpi r24,lo8(101)
 700 0100 01F4      		brne .L57
 701 0102 E0E0      		ldi r30,0
 702 0104 F0E0      		ldi r31,0
 703               	.LBB153:
 655:rocketdata.c  **** 	{
 656:rocketdata.c  **** 		// Clear the application section of flash 
 657:rocketdata.c  **** 		for (uint32_t CurrFlashAddress = 0; CurrFlashAddress < BOOT_START_ADDR; CurrFlashAddress += SPM_P
 658:rocketdata.c  **** 		{
 659:rocketdata.c  **** 			boot_page_erase(CurrFlashAddress);
 704               		.loc 1 659 0
 705 0106 83E0      		ldi r24,lo8(3)
 706               	.LVL45:
 660:rocketdata.c  **** 			boot_spm_busy_wait();
 661:rocketdata.c  **** 			boot_page_write(CurrFlashAddress);
 707               		.loc 1 661 0
 708 0108 95E0      		ldi r25,lo8(5)
 709               	.L60:
 659:rocketdata.c  **** 			boot_spm_busy_wait();
 710               		.loc 1 659 0
 711               	/* #APP */
 712               	 ;  659 "rocketdata.c" 1
 713 010a 8093 5700 		sts 87, r24
 714 010e E895      		spm
 715               		
 716               	 ;  0 "" 2
 717               	/* #NOAPP */
 718               	.L58:
 660:rocketdata.c  **** 			boot_spm_busy_wait();
 719               		.loc 1 660 0 discriminator 1
 720 0110 07B6      		in __tmp_reg__,0x37
 721 0112 00FC      		sbrc __tmp_reg__,0
 722 0114 00C0      		rjmp .L58
 723               		.loc 1 661 0
 724               	/* #APP */
 725               	 ;  661 "rocketdata.c" 1
 726 0116 9093 5700 		sts 87, r25
 727 011a E895      		spm
 728               		
 729               	 ;  0 "" 2
 730               	/* #NOAPP */
 731               	.L59:
 662:rocketdata.c  **** 			boot_spm_busy_wait();
 732               		.loc 1 662 0 discriminator 1
 733 011c 07B6      		in __tmp_reg__,0x37
 734 011e 00FC      		sbrc __tmp_reg__,0
 735 0120 00C0      		rjmp .L59
 736               	.LVL46:
 737 0122 E058      		subi r30,-128
 738 0124 FF4F      		sbci r31,-1
 657:rocketdata.c  **** 		{
 739               		.loc 1 657 0 discriminator 2
 740 0126 E115      		cp r30,__zero_reg__
 741 0128 20E7      		ldi r18,112
 742 012a F207      		cpc r31,r18
 743 012c 01F4      		brne .L60
 744 012e 00C0      		rjmp .L127
 745               	.LVL47:
 746               	.L57:
 747               	.LBE153:
 663:rocketdata.c  **** 		}
 664:rocketdata.c  **** 
 665:rocketdata.c  **** 		// Send confirmation byte back to the host 
 666:rocketdata.c  **** 		WriteNextResponseByte('\r');
 667:rocketdata.c  **** 	}
 668:rocketdata.c  **** 	#if !defined(NO_LOCK_BYTE_WRITE_SUPPORT)
 669:rocketdata.c  **** 	else if (Command == 'l')
 670:rocketdata.c  **** 	{
 671:rocketdata.c  **** 		// Set the lock bits to those given by the host 
 672:rocketdata.c  **** 		boot_lock_bits_set(FetchNextCommandByte());
 673:rocketdata.c  **** 
 674:rocketdata.c  **** 		// Send confirmation byte back to the host 
 675:rocketdata.c  **** 		WriteNextResponseByte('\r');
 676:rocketdata.c  **** 	}
 677:rocketdata.c  **** 	#endif
 678:rocketdata.c  **** 	else if (Command == 'r')
 748               		.loc 1 678 0
 749 0130 8237      		cpi r24,lo8(114)
 750 0132 01F4      		brne .L61
 751               	.LBB154:
 679:rocketdata.c  **** 	{
 680:rocketdata.c  **** 		WriteNextResponseByte(boot_lock_fuse_bits_get(GET_LOCK_BITS));
 752               		.loc 1 680 0
 753 0134 E1E0      		ldi r30,lo8(1)
 754 0136 F0E0      		ldi r31,0
 755 0138 00C0      		rjmp .L130
 756               	.L61:
 757               	.LBE154:
 681:rocketdata.c  **** 	}
 682:rocketdata.c  **** 	else if (Command == 'F')
 758               		.loc 1 682 0
 759 013a 8634      		cpi r24,lo8(70)
 760 013c 01F4      		brne .L62
 761               	.LBB155:
 683:rocketdata.c  **** 	{
 684:rocketdata.c  **** 		WriteNextResponseByte(boot_lock_fuse_bits_get(GET_LOW_FUSE_BITS));
 762               		.loc 1 684 0
 763 013e E0E0      		ldi r30,0
 764 0140 F0E0      		ldi r31,0
 765 0142 00C0      		rjmp .L130
 766               	.L62:
 767               	.LBE155:
 685:rocketdata.c  **** 	}
 686:rocketdata.c  **** 	else if (Command == 'N')
 768               		.loc 1 686 0
 769 0144 8E34      		cpi r24,lo8(78)
 770 0146 01F4      		brne .L63
 771               	.LBB156:
 687:rocketdata.c  **** 	{
 688:rocketdata.c  **** 		WriteNextResponseByte(boot_lock_fuse_bits_get(GET_HIGH_FUSE_BITS));
 772               		.loc 1 688 0
 773 0148 E3E0      		ldi r30,lo8(3)
 774 014a F0E0      		ldi r31,0
 775 014c 00C0      		rjmp .L130
 776               	.L63:
 777               	.LBE156:
 689:rocketdata.c  **** 	}
 690:rocketdata.c  **** 	else if (Command == 'Q')
 778               		.loc 1 690 0
 779 014e 8135      		cpi r24,lo8(81)
 780 0150 01F4      		brne .L64
 781               	.LBB157:
 691:rocketdata.c  **** 	{
 692:rocketdata.c  **** 		WriteNextResponseByte(boot_lock_fuse_bits_get(GET_EXTENDED_FUSE_BITS));
 782               		.loc 1 692 0
 783 0152 E2E0      		ldi r30,lo8(2)
 784 0154 F0E0      		ldi r31,0
 785               	.L130:
 786 0156 89E0      		ldi r24,lo8(9)
 787               	.LVL48:
 788               	/* #APP */
 789               	 ;  692 "rocketdata.c" 1
 790 0158 8093 5700 		sts 87, r24
 791 015c 8491      		lpm r24, Z
 792               		
 793               	 ;  0 "" 2
 794               	.LVL49:
 795               	/* #NOAPP */
 796 015e 00C0      		rjmp .L128
 797               	.LVL50:
 798               	.L64:
 799               	.LBE157:
 693:rocketdata.c  **** 	}
 694:rocketdata.c  **** 	#if !defined(NO_BLOCK_SUPPORT)
 695:rocketdata.c  **** 	else if (Command == 'b')
 800               		.loc 1 695 0
 801 0160 8236      		cpi r24,lo8(98)
 802 0162 01F4      		brne .L65
 696:rocketdata.c  **** 	{
 697:rocketdata.c  **** 		WriteNextResponseByte('Y');
 803               		.loc 1 697 0
 804 0164 89E5      		ldi r24,lo8(89)
 805               	.LVL51:
 806 0166 0E94 0000 		call WriteNextResponseByte
 807               	.LVL52:
 698:rocketdata.c  **** 
 699:rocketdata.c  **** 		// Send block size to the host 
 700:rocketdata.c  **** 		WriteNextResponseByte(SPM_PAGESIZE >> 8);
 808               		.loc 1 700 0
 809 016a 80E0      		ldi r24,0
 810 016c 0E94 0000 		call WriteNextResponseByte
 811               	.LVL53:
 701:rocketdata.c  **** 		WriteNextResponseByte(SPM_PAGESIZE & 0xFF);
 812               		.loc 1 701 0
 813 0170 80E8      		ldi r24,lo8(-128)
 814 0172 00C0      		rjmp .L128
 815               	.LVL54:
 816               	.L65:
 702:rocketdata.c  **** 	}
 703:rocketdata.c  **** 	else if ((Command == 'B') || (Command == 'g'))
 817               		.loc 1 703 0
 818 0174 8234      		cpi r24,lo8(66)
 819 0176 01F0      		breq .L66
 820               		.loc 1 703 0 is_stmt 0 discriminator 1
 821 0178 8736      		cpi r24,lo8(103)
 822 017a 01F0      		breq .+2
 823 017c 00C0      		rjmp .L67
 824               	.L66:
 704:rocketdata.c  **** 	{
 705:rocketdata.c  **** 		// Keep resetting the timeout counter if we're receiving self-programming instructions
 706:rocketdata.c  **** 		Timeout = 0;
 825               		.loc 1 706 0 is_stmt 1
 826 017e 1092 0000 		sts Timeout+1,__zero_reg__
 827 0182 1092 0000 		sts Timeout,__zero_reg__
 828               	.LVL55:
 829               	.LBB158:
 830               	.LBB159:
 389:rocketdata.c  **** 	BlockSize |=  FetchNextCommandByte();
 831               		.loc 1 389 0
 832 0186 0E94 0000 		call FetchNextCommandByte
 833               	.LVL56:
 834 018a 082F      		mov r16,r24
 835               	.LVL57:
 390:rocketdata.c  **** 
 836               		.loc 1 390 0
 837 018c 0E94 0000 		call FetchNextCommandByte
 838               	.LVL58:
 839 0190 D82F      		mov r29,r24
 840               	.LVL59:
 392:rocketdata.c  **** 
 841               		.loc 1 392 0
 842 0192 0E94 0000 		call FetchNextCommandByte
 843               	.LVL60:
 844 0196 182F      		mov r17,r24
 845               	.LVL61:
 394:rocketdata.c  **** 	{
 846               		.loc 1 394 0
 847 0198 8BEB      		ldi r24,lo8(-69)
 848 019a 810F      		add r24,r17
 849 019c 8230      		cpi r24,lo8(2)
 850 019e 00F0      		brlo .L68
 851               	.LVL62:
 852               	.L93:
 397:rocketdata.c  **** 
 853               		.loc 1 397 0
 854 01a0 8FE3      		ldi r24,lo8(63)
 855 01a2 00C0      		rjmp .L128
 856               	.LVL63:
 857               	.L68:
 389:rocketdata.c  **** 	BlockSize |=  FetchNextCommandByte();
 858               		.loc 1 389 0
 859 01a4 2D2F      		mov r18,r29
 860 01a6 30E0      		ldi r19,0
 390:rocketdata.c  **** 
 861               		.loc 1 390 0
 862 01a8 302B      		or r19,r16
 404:rocketdata.c  **** 
 863               		.loc 1 404 0
 864 01aa 1092 6F00 		sts 111,__zero_reg__
 407:rocketdata.c  **** 	{		
 865               		.loc 1 407 0
 866 01ae C736      		cpi r28,lo8(103)
 867 01b0 01F0      		breq .+2
 868 01b2 00C0      		rjmp .L69
 869               	.LVL64:
 410:rocketdata.c  **** 
 870               		.loc 1 410 0
 871 01b4 81E1      		ldi r24,lo8(17)
 872               	/* #APP */
 873               	 ;  410 "rocketdata.c" 1
 874 01b6 8093 5700 		sts 87, r24
 875 01ba E895      		spm
 876               		
 877               	 ;  0 "" 2
 878               	/* #NOAPP */
 879 01bc E901      		movw r28,r18
 880               	.LVL65:
 386:rocketdata.c  **** 	uint8_t  LowByte  = 0;
 881               		.loc 1 386 0
 882 01be 00E0      		ldi r16,0
 883               	.LVL66:
 427:rocketdata.c  **** 			}
 884               		.loc 1 427 0
 885 01c0 BB24      		clr r11
 886 01c2 B394      		inc r11
 887               	.LVL67:
 888               	.L70:
 412:rocketdata.c  **** 		{
 889               		.loc 1 412 0
 890 01c4 2097      		sbiw r28,0
 891 01c6 01F4      		brne .+2
 892 01c8 00C0      		rjmp .L75
 893 01ca C090 0000 		lds r12,CurrAddress
 894 01ce D090 0000 		lds r13,CurrAddress+1
 895 01d2 E090 0000 		lds r14,CurrAddress+2
 896 01d6 F090 0000 		lds r15,CurrAddress+3
 414:rocketdata.c  **** 			{
 897               		.loc 1 414 0
 898 01da 1634      		cpi r17,lo8(70)
 899 01dc 01F4      		brne .L71
 900               	.LVL68:
 901               	.LBB160:
 420:rocketdata.c  **** 				#endif
 902               		.loc 1 420 0
 903 01de E02F      		mov r30,r16
 904 01e0 F0E0      		ldi r31,0
 905 01e2 EC29      		or r30,r12
 906 01e4 FD29      		or r31,r13
 907               	/* #APP */
 908               	 ;  420 "rocketdata.c" 1
 909 01e6 8491      		lpm r24, Z
 910               		
 911               	 ;  0 "" 2
 912               	.LVL69:
 913               	/* #NOAPP */
 914               	.LBE160:
 915 01e8 0E94 0000 		call WriteNextResponseByte
 916               	.LVL70:
 424:rocketdata.c  **** 				  CurrAddress += 2;
 917               		.loc 1 424 0
 918 01ec 0023      		tst r16
 919 01ee 01F0      		breq .L72
 425:rocketdata.c  **** 
 920               		.loc 1 425 0
 921 01f0 82E0      		ldi r24,2
 922 01f2 C80E      		add r12,r24
 923 01f4 D11C      		adc r13,__zero_reg__
 924 01f6 E11C      		adc r14,__zero_reg__
 925 01f8 F11C      		adc r15,__zero_reg__
 926               	.LVL71:
 927 01fa C092 0000 		sts CurrAddress,r12
 928 01fe D092 0000 		sts CurrAddress+1,r13
 929 0202 E092 0000 		sts CurrAddress+2,r14
 930 0206 F092 0000 		sts CurrAddress+3,r15
 931               	.LVL72:
 932               	.L72:
 427:rocketdata.c  **** 			}
 933               		.loc 1 427 0
 934 020a 0B25      		eor r16,r11
 935               	.LVL73:
 936 020c 00C0      		rjmp .L73
 937               	.L71:
 432:rocketdata.c  **** 
 938               		.loc 1 432 0
 939 020e D701      		movw r26,r14
 940 0210 C601      		movw r24,r12
 941 0212 B695      		lsr r27
 942 0214 A795      		ror r26
 943 0216 9795      		ror r25
 944 0218 8795      		ror r24
 945 021a 0E94 0000 		call eeprom_read_byte
 946               	.LVL74:
 947 021e 0E94 0000 		call WriteNextResponseByte
 948               	.LVL75:
 435:rocketdata.c  **** 			}
 949               		.loc 1 435 0
 950 0222 E2E0      		ldi r30,2
 951 0224 CE0E      		add r12,r30
 952 0226 D11C      		adc r13,__zero_reg__
 953 0228 E11C      		adc r14,__zero_reg__
 954 022a F11C      		adc r15,__zero_reg__
 955 022c C092 0000 		sts CurrAddress,r12
 956 0230 D092 0000 		sts CurrAddress+1,r13
 957 0234 E092 0000 		sts CurrAddress+2,r14
 958 0238 F092 0000 		sts CurrAddress+3,r15
 959               	.L73:
 960 023c 2197      		sbiw r28,1
 961               	.LVL76:
 962 023e 00C0      		rjmp .L70
 963               	.LVL77:
 964               	.L69:
 965               	.LBB161:
 441:rocketdata.c  **** 
 966               		.loc 1 441 0
 967 0240 8090 0000 		lds r8,CurrAddress
 968 0244 9090 0000 		lds r9,CurrAddress+1
 969 0248 A090 0000 		lds r10,CurrAddress+2
 970 024c B090 0000 		lds r11,CurrAddress+3
 443:rocketdata.c  **** 		{
 971               		.loc 1 443 0
 972 0250 1634      		cpi r17,lo8(70)
 973 0252 01F4      		brne .L76
 445:rocketdata.c  **** 			boot_spm_busy_wait();
 974               		.loc 1 445 0
 975 0254 83E0      		ldi r24,lo8(3)
 976 0256 F401      		movw r30,r8
 977               	/* #APP */
 978               	 ;  445 "rocketdata.c" 1
 979 0258 8093 5700 		sts 87, r24
 980 025c E895      		spm
 981               		
 982               	 ;  0 "" 2
 983               	/* #NOAPP */
 984               	.L77:
 446:rocketdata.c  **** 		}
 985               		.loc 1 446 0
 986 025e 07B6      		in __tmp_reg__,0x37
 987 0260 00FC      		sbrc __tmp_reg__,0
 988 0262 00C0      		rjmp .L77
 989               	.L76:
 990               	.LBE161:
 386:rocketdata.c  **** 	uint8_t  LowByte  = 0;
 991               		.loc 1 386 0
 992 0264 E901      		movw r28,r18
 993               	.LVL78:
 994 0266 712C      		mov r7,__zero_reg__
 995 0268 00E0      		ldi r16,0
 996               	.LVL79:
 997               	.LBB162:
 467:rocketdata.c  **** 			}
 998               		.loc 1 467 0
 999 026a 6624      		clr r6
 1000 026c 6394      		inc r6
 1001               	.LVL80:
 1002               	.L78:
 449:rocketdata.c  **** 		{
 1003               		.loc 1 449 0
 1004 026e 2097      		sbiw r28,0
 1005 0270 01F4      		brne .+2
 1006 0272 00C0      		rjmp .L131
 451:rocketdata.c  **** 			{
 1007               		.loc 1 451 0
 1008 0274 1634      		cpi r17,lo8(70)
 1009 0276 01F4      		brne .L79
 454:rocketdata.c  **** 				{
 1010               		.loc 1 454 0
 1011 0278 0023      		tst r16
 1012 027a 01F0      		breq .L80
 457:rocketdata.c  **** 
 1013               		.loc 1 457 0
 1014 027c C090 0000 		lds r12,CurrAddress
 1015 0280 D090 0000 		lds r13,CurrAddress+1
 1016 0284 E090 0000 		lds r14,CurrAddress+2
 1017 0288 F090 0000 		lds r15,CurrAddress+3
 1018 028c 0E94 0000 		call FetchNextCommandByte
 1019               	.LVL81:
 1020 0290 272D      		mov r18,r7
 1021 0292 30E0      		ldi r19,0
 1022 0294 382B      		or r19,r24
 1023 0296 F601      		movw r30,r12
 1024               	/* #APP */
 1025               	 ;  457 "rocketdata.c" 1
 1026 0298 0901      		movw  r0, r18
 1027 029a 6092 5700 		sts 87, r6
 1028 029e E895      		spm
 1029 02a0 1124      		clr  r1
 1030               		
 1031               	 ;  0 "" 2
 460:rocketdata.c  **** 				}
 1032               		.loc 1 460 0
 1033               	/* #NOAPP */
 1034 02a2 F2E0      		ldi r31,2
 1035 02a4 CF0E      		add r12,r31
 1036 02a6 D11C      		adc r13,__zero_reg__
 1037 02a8 E11C      		adc r14,__zero_reg__
 1038 02aa F11C      		adc r15,__zero_reg__
 1039 02ac C092 0000 		sts CurrAddress,r12
 1040 02b0 D092 0000 		sts CurrAddress+1,r13
 1041 02b4 E092 0000 		sts CurrAddress+2,r14
 1042 02b8 F092 0000 		sts CurrAddress+3,r15
 1043 02bc 00C0      		rjmp .L81
 1044               	.L80:
 464:rocketdata.c  **** 				}
 1045               		.loc 1 464 0
 1046 02be 0E94 0000 		call FetchNextCommandByte
 1047               	.LVL82:
 1048 02c2 782E      		mov r7,r24
 1049               	.LVL83:
 1050               	.L81:
 467:rocketdata.c  **** 			}
 1051               		.loc 1 467 0
 1052 02c4 0625      		eor r16,r6
 1053               	.LVL84:
 1054 02c6 00C0      		rjmp .L82
 1055               	.L79:
 472:rocketdata.c  **** 
 1056               		.loc 1 472 0
 1057 02c8 0E94 0000 		call FetchNextCommandByte
 1058               	.LVL85:
 1059 02cc 682F      		mov r22,r24
 1060 02ce 8091 0000 		lds r24,CurrAddress
 1061 02d2 9091 0000 		lds r25,CurrAddress+1
 1062 02d6 A091 0000 		lds r26,CurrAddress+2
 1063 02da B091 0000 		lds r27,CurrAddress+3
 1064 02de B695      		lsr r27
 1065 02e0 A795      		ror r26
 1066 02e2 9795      		ror r25
 1067 02e4 8795      		ror r24
 1068 02e6 0E94 0000 		call eeprom_write_byte
 1069               	.LVL86:
 475:rocketdata.c  **** 			}
 1070               		.loc 1 475 0
 1071 02ea 8091 0000 		lds r24,CurrAddress
 1072 02ee 9091 0000 		lds r25,CurrAddress+1
 1073 02f2 A091 0000 		lds r26,CurrAddress+2
 1074 02f6 B091 0000 		lds r27,CurrAddress+3
 1075 02fa 0296      		adiw r24,2
 1076 02fc A11D      		adc r26,__zero_reg__
 1077 02fe B11D      		adc r27,__zero_reg__
 1078 0300 8093 0000 		sts CurrAddress,r24
 1079 0304 9093 0000 		sts CurrAddress+1,r25
 1080 0308 A093 0000 		sts CurrAddress+2,r26
 1081 030c B093 0000 		sts CurrAddress+3,r27
 1082               	.L82:
 1083 0310 2197      		sbiw r28,1
 1084               	.LVL87:
 1085 0312 00C0      		rjmp .L78
 1086               	.LVL88:
 1087               	.L131:
 480:rocketdata.c  **** 		{
 1088               		.loc 1 480 0
 1089 0314 1634      		cpi r17,lo8(70)
 1090 0316 01F4      		brne .L84
 483:rocketdata.c  **** 
 1091               		.loc 1 483 0
 1092 0318 85E0      		ldi r24,lo8(5)
 1093 031a F401      		movw r30,r8
 1094               	/* #APP */
 1095               	 ;  483 "rocketdata.c" 1
 1096 031c 8093 5700 		sts 87, r24
 1097 0320 E895      		spm
 1098               		
 1099               	 ;  0 "" 2
 1100               	/* #NOAPP */
 1101               	.L85:
 486:rocketdata.c  **** 		}
 1102               		.loc 1 486 0
 1103 0322 07B6      		in __tmp_reg__,0x37
 1104 0324 00FC      		sbrc __tmp_reg__,0
 1105 0326 00C0      		rjmp .L85
 1106               	.L84:
 490:rocketdata.c  **** 	}
 1107               		.loc 1 490 0
 1108 0328 8DE0      		ldi r24,lo8(13)
 1109 032a 0E94 0000 		call WriteNextResponseByte
 1110               	.LVL89:
 1111               	.L75:
 1112               	.LBE162:
 494:rocketdata.c  **** }
 1113               		.loc 1 494 0
 1114 032e 82E0      		ldi r24,lo8(2)
 1115 0330 8093 6F00 		sts 111,r24
 1116 0334 00C0      		rjmp .L45
 1117               	.LVL90:
 1118               	.L67:
 1119               	.LBE159:
 1120               	.LBE158:
 707:rocketdata.c  **** 		// Delegate the block write/read to a separate function for clarity 
 708:rocketdata.c  **** 		ReadWriteMemoryBlock(Command);
 709:rocketdata.c  **** 	}
 710:rocketdata.c  **** 	#endif
 711:rocketdata.c  **** 	#if !defined(NO_FLASH_BYTE_SUPPORT)
 712:rocketdata.c  **** 	else if (Command == 'C')
 1121               		.loc 1 712 0
 1122 0336 8334      		cpi r24,lo8(67)
 1123 0338 01F4      		brne .L86
 713:rocketdata.c  **** 	{
 714:rocketdata.c  **** 		// Write the high byte to the current flash page
 715:rocketdata.c  **** 		boot_page_fill(CurrAddress, FetchNextCommandByte());
 1124               		.loc 1 715 0
 1125 033a C091 0000 		lds r28,CurrAddress
 1126 033e D091 0000 		lds r29,CurrAddress+1
 1127 0342 0E94 0000 		call FetchNextCommandByte
 1128               	.LVL91:
 1129 0346 90E0      		ldi r25,0
 1130 0348 21E0      		ldi r18,lo8(1)
 1131 034a FE01      		movw r30,r28
 1132               	/* #APP */
 1133               	 ;  715 "rocketdata.c" 1
 1134 034c 0C01      		movw  r0, r24
 1135 034e 2093 5700 		sts 87, r18
 1136 0352 E895      		spm
 1137 0354 1124      		clr  r1
 1138               		
 1139               	 ;  0 "" 2
 1140               	/* #NOAPP */
 1141 0356 00C0      		rjmp .L127
 1142               	.LVL92:
 1143               	.L86:
 716:rocketdata.c  **** 
 717:rocketdata.c  **** 		// Send confirmation byte back to the host 
 718:rocketdata.c  **** 		WriteNextResponseByte('\r');
 719:rocketdata.c  **** 	}
 720:rocketdata.c  **** 	else if (Command == 'c')
 1144               		.loc 1 720 0
 1145 0358 8336      		cpi r24,lo8(99)
 1146 035a 01F4      		brne .L87
 721:rocketdata.c  **** 	{
 722:rocketdata.c  **** 		// Write the low byte to the current flash page 
 723:rocketdata.c  **** 		boot_page_fill(CurrAddress | 0x01, FetchNextCommandByte());
 1147               		.loc 1 723 0
 1148 035c C090 0000 		lds r12,CurrAddress
 1149 0360 D090 0000 		lds r13,CurrAddress+1
 1150 0364 E090 0000 		lds r14,CurrAddress+2
 1151 0368 F090 0000 		lds r15,CurrAddress+3
 1152 036c 0E94 0000 		call FetchNextCommandByte
 1153               	.LVL93:
 1154 0370 F601      		movw r30,r12
 1155 0372 E160      		ori r30,1
 1156 0374 90E0      		ldi r25,0
 1157 0376 21E0      		ldi r18,lo8(1)
 1158               	/* #APP */
 1159               	 ;  723 "rocketdata.c" 1
 1160 0378 0C01      		movw  r0, r24
 1161 037a 2093 5700 		sts 87, r18
 1162 037e E895      		spm
 1163 0380 1124      		clr  r1
 1164               		
 1165               	 ;  0 "" 2
 724:rocketdata.c  **** 
 725:rocketdata.c  **** 		// Increment the address 
 726:rocketdata.c  **** 		CurrAddress += 2;
 1166               		.loc 1 726 0
 1167               	/* #NOAPP */
 1168 0382 F2E0      		ldi r31,2
 1169 0384 CF0E      		add r12,r31
 1170 0386 D11C      		adc r13,__zero_reg__
 1171 0388 E11C      		adc r14,__zero_reg__
 1172 038a F11C      		adc r15,__zero_reg__
 1173 038c C092 0000 		sts CurrAddress,r12
 1174 0390 D092 0000 		sts CurrAddress+1,r13
 1175 0394 E092 0000 		sts CurrAddress+2,r14
 1176 0398 F092 0000 		sts CurrAddress+3,r15
 1177 039c 00C0      		rjmp .L127
 1178               	.LVL94:
 1179               	.L87:
 727:rocketdata.c  **** 
 728:rocketdata.c  **** 		// Send confirmation byte back to the host 
 729:rocketdata.c  **** 		WriteNextResponseByte('\r');
 730:rocketdata.c  **** 	}
 731:rocketdata.c  **** 	else if (Command == 'm')
 1180               		.loc 1 731 0
 1181 039e 8D36      		cpi r24,lo8(109)
 1182 03a0 01F4      		brne .L88
 732:rocketdata.c  **** 	{
 733:rocketdata.c  **** 		// Commit the flash page to memory
 734:rocketdata.c  **** 		boot_page_write(CurrAddress);
 1183               		.loc 1 734 0
 1184 03a2 E091 0000 		lds r30,CurrAddress
 1185 03a6 F091 0000 		lds r31,CurrAddress+1
 1186 03aa 85E0      		ldi r24,lo8(5)
 1187               	.LVL95:
 1188               	/* #APP */
 1189               	 ;  734 "rocketdata.c" 1
 1190 03ac 8093 5700 		sts 87, r24
 1191 03b0 E895      		spm
 1192               		
 1193               	 ;  0 "" 2
 1194               	/* #NOAPP */
 1195               	.L89:
 735:rocketdata.c  **** 
 736:rocketdata.c  **** 		// Wait until write operation has completed 
 737:rocketdata.c  **** 		boot_spm_busy_wait();
 1196               		.loc 1 737 0 discriminator 1
 1197 03b2 07B6      		in __tmp_reg__,0x37
 1198 03b4 00FC      		sbrc __tmp_reg__,0
 1199 03b6 00C0      		rjmp .L89
 1200 03b8 00C0      		rjmp .L127
 1201               	.LVL96:
 1202               	.L88:
 738:rocketdata.c  **** 
 739:rocketdata.c  **** 		// Send confirmation byte back to the host 
 740:rocketdata.c  **** 		WriteNextResponseByte('\r');
 741:rocketdata.c  **** 	}
 742:rocketdata.c  **** 	else if (Command == 'R')
 1203               		.loc 1 742 0
 1204 03ba 8235      		cpi r24,lo8(82)
 1205 03bc 01F4      		brne .L90
 1206               	.LBB163:
 1207               	.LBB164:
 743:rocketdata.c  **** 	{
 744:rocketdata.c  **** 		#if (FLASHEND > 0xFFFF)
 745:rocketdata.c  **** 		uint16_t ProgramWord = pgm_read_word_far(CurrAddress);
 746:rocketdata.c  **** 		#else
 747:rocketdata.c  **** 		uint16_t ProgramWord = pgm_read_word(CurrAddress);
 1208               		.loc 1 747 0
 1209 03be E091 0000 		lds r30,CurrAddress
 1210 03c2 F091 0000 		lds r31,CurrAddress+1
 1211               	.LVL97:
 1212               	/* #APP */
 1213               	 ;  747 "rocketdata.c" 1
 1214 03c6 C591      		lpm r28, Z+
 1215 03c8 D491      		lpm r29, Z
 1216               		
 1217               	 ;  0 "" 2
 1218               	.LVL98:
 1219               	/* #NOAPP */
 1220               	.LBE164:
 748:rocketdata.c  **** 		#endif
 749:rocketdata.c  **** 
 750:rocketdata.c  **** 		WriteNextResponseByte(ProgramWord >> 8);
 1221               		.loc 1 750 0
 1222 03ca 8D2F      		mov r24,r29
 1223               	.LVL99:
 1224 03cc 0E94 0000 		call WriteNextResponseByte
 1225               	.LVL100:
 751:rocketdata.c  **** 		WriteNextResponseByte(ProgramWord & 0xFF);
 1226               		.loc 1 751 0
 1227 03d0 8C2F      		mov r24,r28
 1228 03d2 00C0      		rjmp .L128
 1229               	.LVL101:
 1230               	.L90:
 1231               	.LBE163:
 752:rocketdata.c  **** 	}
 753:rocketdata.c  **** 	#endif
 754:rocketdata.c  **** 	#if !defined(NO_EEPROM_BYTE_SUPPORT)
 755:rocketdata.c  **** 	else if (Command == 'D')
 1232               		.loc 1 755 0
 1233 03d4 8434      		cpi r24,lo8(68)
 1234 03d6 01F4      		brne .L91
 756:rocketdata.c  **** 	{
 757:rocketdata.c  **** 		// Read the byte from the endpoint and write it to the EEPROM 
 758:rocketdata.c  **** 		eeprom_write_byte((uint8_t*)((intptr_t)(CurrAddress >> 1)), FetchNextCommandByte());
 1235               		.loc 1 758 0
 1236 03d8 0E94 0000 		call FetchNextCommandByte
 1237               	.LVL102:
 1238 03dc 682F      		mov r22,r24
 1239 03de 8091 0000 		lds r24,CurrAddress
 1240 03e2 9091 0000 		lds r25,CurrAddress+1
 1241 03e6 A091 0000 		lds r26,CurrAddress+2
 1242 03ea B091 0000 		lds r27,CurrAddress+3
 1243 03ee B695      		lsr r27
 1244 03f0 A795      		ror r26
 1245 03f2 9795      		ror r25
 1246 03f4 8795      		ror r24
 1247 03f6 0E94 0000 		call eeprom_write_byte
 1248               	.LVL103:
 759:rocketdata.c  **** 
 760:rocketdata.c  **** 		// Increment the address after use
 761:rocketdata.c  **** 		CurrAddress += 2;
 1249               		.loc 1 761 0
 1250 03fa 8091 0000 		lds r24,CurrAddress
 1251 03fe 9091 0000 		lds r25,CurrAddress+1
 1252 0402 A091 0000 		lds r26,CurrAddress+2
 1253 0406 B091 0000 		lds r27,CurrAddress+3
 1254 040a 0296      		adiw r24,2
 1255 040c A11D      		adc r26,__zero_reg__
 1256 040e B11D      		adc r27,__zero_reg__
 1257               	.LVL104:
 1258               	.L129:
 1259 0410 8093 0000 		sts CurrAddress,r24
 1260 0414 9093 0000 		sts CurrAddress+1,r25
 1261 0418 A093 0000 		sts CurrAddress+2,r26
 1262 041c B093 0000 		sts CurrAddress+3,r27
 1263 0420 00C0      		rjmp .L127
 1264               	.LVL105:
 1265               	.L91:
 762:rocketdata.c  **** 
 763:rocketdata.c  **** 		// Send confirmation byte back to the host 
 764:rocketdata.c  **** 		WriteNextResponseByte('\r');
 765:rocketdata.c  **** 	}
 766:rocketdata.c  **** 	else if (Command == 'd')
 1266               		.loc 1 766 0
 1267 0422 8436      		cpi r24,lo8(100)
 1268 0424 01F4      		brne .L92
 767:rocketdata.c  **** 	{
 768:rocketdata.c  **** 		// Read the EEPROM byte and write it to the endpoint 
 769:rocketdata.c  **** 		WriteNextResponseByte(eeprom_read_byte((uint8_t*)((intptr_t)(CurrAddress >> 1))));
 1269               		.loc 1 769 0
 1270 0426 C090 0000 		lds r12,CurrAddress
 1271 042a D090 0000 		lds r13,CurrAddress+1
 1272 042e E090 0000 		lds r14,CurrAddress+2
 1273 0432 F090 0000 		lds r15,CurrAddress+3
 1274 0436 D701      		movw r26,r14
 1275 0438 C601      		movw r24,r12
 1276               	.LVL106:
 1277 043a B695      		lsr r27
 1278 043c A795      		ror r26
 1279 043e 9795      		ror r25
 1280 0440 8795      		ror r24
 1281 0442 0E94 0000 		call eeprom_read_byte
 1282               	.LVL107:
 1283 0446 0E94 0000 		call WriteNextResponseByte
 1284               	.LVL108:
 770:rocketdata.c  **** 
 771:rocketdata.c  **** 		// Increment the address after use 
 772:rocketdata.c  **** 		CurrAddress += 2;
 1285               		.loc 1 772 0
 1286 044a 22E0      		ldi r18,2
 1287 044c C20E      		add r12,r18
 1288 044e D11C      		adc r13,__zero_reg__
 1289 0450 E11C      		adc r14,__zero_reg__
 1290 0452 F11C      		adc r15,__zero_reg__
 1291 0454 C092 0000 		sts CurrAddress,r12
 1292 0458 D092 0000 		sts CurrAddress+1,r13
 1293 045c E092 0000 		sts CurrAddress+2,r14
 1294 0460 F092 0000 		sts CurrAddress+3,r15
 1295 0464 00C0      		rjmp .L45
 1296               	.LVL109:
 1297               	.L92:
 773:rocketdata.c  **** 	}
 774:rocketdata.c  **** 	#endif
 775:rocketdata.c  **** 	else if (Command != 27)
 1298               		.loc 1 775 0
 1299 0466 8B31      		cpi r24,lo8(27)
 1300 0468 01F0      		breq .+2
 1301 046a 00C0      		rjmp .L93
 1302               	.LVL110:
 1303               	.L45:
 1304               	.LBB165:
 1305               	.LBB166:
 330:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				#endif
 1306               		.loc 2 330 0
 1307 046c 83E0      		ldi r24,lo8(3)
 1308 046e 8093 E900 		sts 233,r24
 1309               	.LBE166:
 1310               	.LBE165:
 1311               	.LBB167:
 1312               	.LBB168:
 420:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			}
 1313               		.loc 2 420 0
 1314 0472 9091 E800 		lds r25,232
 1315               	.LVL111:
 1316               	.LBE168:
 1317               	.LBE167:
 1318               	.LBB169:
 1319               	.LBB170:
 516:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				#else
 1320               		.loc 2 516 0
 1321 0476 8091 E800 		lds r24,232
 1322 047a 8E77      		andi r24,lo8(126)
 1323 047c 8093 E800 		sts 232,r24
 1324               	.LBE170:
 1325               	.LBE169:
 776:rocketdata.c  **** 	{
 777:rocketdata.c  **** 		// Unknown (non-sync) command, return fail code 
 778:rocketdata.c  **** 		WriteNextResponseByte('?');
 779:rocketdata.c  **** 	}
 780:rocketdata.c  **** 	
 781:rocketdata.c  **** 
 782:rocketdata.c  **** 	/* Select the IN endpoint */
 783:rocketdata.c  **** 	Endpoint_SelectEndpoint(CDC_TX_EPNUM);
 784:rocketdata.c  **** 
 785:rocketdata.c  **** 	/* Remember if the endpoint is completely full before clearing it */
 786:rocketdata.c  **** 	bool IsEndpointFull = !(Endpoint_IsReadWriteAllowed());
 787:rocketdata.c  **** 
 788:rocketdata.c  **** 	/* Send the endpoint data to the host */
 789:rocketdata.c  **** 	Endpoint_ClearIN();
 790:rocketdata.c  **** 
 791:rocketdata.c  **** 	/* If a full endpoint's worth of data was sent, we need to send an empty packet afterwards to sign
 792:rocketdata.c  **** 	if (IsEndpointFull)
 1326               		.loc 1 792 0
 1327 0480 95FD      		sbrc r25,5
 1328 0482 00C0      		rjmp .L99
 1329               	.L95:
 1330               	.LBB171:
 1331               	.LBB172:
 467:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			}
 1332               		.loc 2 467 0
 1333 0484 8091 E800 		lds r24,232
 1334               	.LBE172:
 1335               	.LBE171:
 793:rocketdata.c  **** 	{
 794:rocketdata.c  **** 		while (!(Endpoint_IsINReady()))
 1336               		.loc 1 794 0
 1337 0488 80FD      		sbrc r24,0
 1338 048a 00C0      		rjmp .L132
 795:rocketdata.c  **** 		{
 796:rocketdata.c  **** 			if (USB_DeviceState == DEVICE_STATE_Unattached)
 1339               		.loc 1 796 0
 1340 048c 8EB3      		in r24,0x1e
 1341 048e 8111      		cpse r24,__zero_reg__
 1342 0490 00C0      		rjmp .L95
 1343 0492 00C0      		rjmp .L39
 1344               	.L132:
 1345               	.LBB173:
 1346               	.LBB174:
 516:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				#else
 1347               		.loc 2 516 0
 1348 0494 8091 E800 		lds r24,232
 1349 0498 8E77      		andi r24,lo8(126)
 1350 049a 8093 E800 		sts 232,r24
 1351 049e 00C0      		rjmp .L99
 1352               	.L100:
 1353               	.LBE174:
 1354               	.LBE173:
 797:rocketdata.c  **** 			  return;
 798:rocketdata.c  **** 		}
 799:rocketdata.c  **** 
 800:rocketdata.c  **** 		Endpoint_ClearIN();
 801:rocketdata.c  **** 	}
 802:rocketdata.c  **** 
 803:rocketdata.c  **** 	/* Wait until the data has been sent to the host */
 804:rocketdata.c  **** 	while (!(Endpoint_IsINReady()))
 805:rocketdata.c  **** 	{
 806:rocketdata.c  **** 		if (USB_DeviceState == DEVICE_STATE_Unattached)
 1355               		.loc 1 806 0
 1356 04a0 8EB3      		in r24,0x1e
 1357 04a2 8823      		tst r24
 1358 04a4 01F0      		breq .L39
 1359               	.L99:
 1360               	.LBB175:
 1361               	.LBB176:
 467:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 			}
 1362               		.loc 2 467 0
 1363 04a6 8091 E800 		lds r24,232
 1364               	.LBE176:
 1365               	.LBE175:
 804:rocketdata.c  **** 	{
 1366               		.loc 1 804 0
 1367 04aa 80FF      		sbrs r24,0
 1368 04ac 00C0      		rjmp .L100
 1369               	.LVL112:
 1370               	.LBB177:
 1371               	.LBB178:
 330:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				#endif
 1372               		.loc 2 330 0
 1373 04ae 84E0      		ldi r24,lo8(4)
 1374 04b0 8093 E900 		sts 233,r24
 1375               	.LBE178:
 1376               	.LBE177:
 1377               	.LBB179:
 1378               	.LBB180:
 531:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/Endpoint_AVR8.h **** 				#else
 1379               		.loc 2 531 0
 1380 04b4 8091 E800 		lds r24,232
 1381 04b8 8B77      		andi r24,lo8(123)
 1382 04ba 8093 E800 		sts 232,r24
 1383               	.LVL113:
 1384               	.L39:
 1385               	/* epilogue start */
 1386               	.LBE180:
 1387               	.LBE179:
 807:rocketdata.c  **** 		  return;
 808:rocketdata.c  **** 	}
 809:rocketdata.c  **** 
 810:rocketdata.c  **** 	/* Select the OUT endpoint */
 811:rocketdata.c  **** 	Endpoint_SelectEndpoint(CDC_RX_EPNUM);
 812:rocketdata.c  **** 
 813:rocketdata.c  **** 	/* Acknowledge the command from the host */
 814:rocketdata.c  **** 	Endpoint_ClearOUT();
 815:rocketdata.c  **** }
 1388               		.loc 1 815 0
 1389 04be DF91      		pop r29
 1390 04c0 CF91      		pop r28
 1391 04c2 1F91      		pop r17
 1392 04c4 0F91      		pop r16
 1393 04c6 FF90      		pop r15
 1394 04c8 EF90      		pop r14
 1395 04ca DF90      		pop r13
 1396 04cc CF90      		pop r12
 1397 04ce BF90      		pop r11
 1398 04d0 AF90      		pop r10
 1399 04d2 9F90      		pop r9
 1400 04d4 8F90      		pop r8
 1401 04d6 7F90      		pop r7
 1402 04d8 6F90      		pop r6
 1403 04da 0895      		ret
 1404               		.cfi_endproc
 1405               	.LFE107:
 1407               		.section	.text.startup.main,"ax",@progbits
 1408               	.global	main
 1410               	main:
 1411               	.LFB100:
 138:rocketdata.c  **** 	/* Save the value of the boot key memory before it is overwritten */
 1412               		.loc 1 138 0
 1413               		.cfi_startproc
 1414 0000 CF93      		push r28
 1415               	.LCFI21:
 1416               		.cfi_def_cfa_offset 3
 1417               		.cfi_offset 28, -2
 1418               	/* prologue: function */
 1419               	/* frame size = 0 */
 1420               	/* stack size = 1 */
 1421               	.L__stack_usage = 1
 140:rocketdata.c  **** 	*bootKeyPtr = 0;
 1422               		.loc 1 140 0
 1423 0002 9091 0008 		lds r25,2048
 1424               	.LVL114:
 141:rocketdata.c  **** 
 1425               		.loc 1 141 0
 1426 0006 1092 0008 		sts 2048,__zero_reg__
 144:rocketdata.c  **** 	MCUSR = 0;							// clear all reset flags	
 1427               		.loc 1 144 0
 1428 000a 84B7      		in r24,0x34
 1429               	.LVL115:
 145:rocketdata.c  **** 
 1430               		.loc 1 145 0
 1431 000c 14BE      		out 0x34,__zero_reg__
 1432               	.LBB181:
 1433               	.LBB182:
 1434               		.file 3 "/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h"
   1:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** /* Copyright (c) 2002, 2004 Marek Michalkiewicz
   2:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****    Copyright (c) 2005, 2006, 2007 Eric B. Weddington
   3:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****    All rights reserved.
   4:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 
   5:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****    Redistribution and use in source and binary forms, with or without
   6:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****    modification, are permitted provided that the following conditions are met:
   7:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 
   8:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****    * Redistributions of source code must retain the above copyright
   9:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****      notice, this list of conditions and the following disclaimer.
  10:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 
  11:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****    * Redistributions in binary form must reproduce the above copyright
  12:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****      notice, this list of conditions and the following disclaimer in
  13:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****      the documentation and/or other materials provided with the
  14:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****      distribution.
  15:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 
  16:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****    * Neither the name of the copyright holders nor the names of
  17:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****      contributors may be used to endorse or promote products derived
  18:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****      from this software without specific prior written permission.
  19:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 
  20:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  21:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  22:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  23:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****   ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
  24:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  25:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  26:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  27:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  28:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  29:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  30:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****   POSSIBILITY OF SUCH DAMAGE. */
  31:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 
  32:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** /* $Id: wdt.h 2503 2016-02-07 22:59:47Z joerg_wunsch $ */
  33:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 
  34:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** /*
  35:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****    avr/wdt.h - macros for AVR watchdog timer
  36:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****  */
  37:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 
  38:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** #ifndef _AVR_WDT_H_
  39:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** #define _AVR_WDT_H_
  40:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 
  41:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** #include <avr/io.h>
  42:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** #include <stdint.h>
  43:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 
  44:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** /** \file */
  45:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** /** \defgroup avr_watchdog <avr/wdt.h>: Watchdog timer handling
  46:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****     \code #include <avr/wdt.h> \endcode
  47:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 
  48:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****     This header file declares the interface to some inline macros
  49:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****     handling the watchdog timer present in many AVR devices.  In order
  50:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****     to prevent the watchdog timer configuration from being
  51:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****     accidentally altered by a crashing application, a special timed
  52:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****     sequence is required in order to change it.  The macros within
  53:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****     this header file handle the required sequence automatically
  54:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****     before changing any value.  Interrupts will be disabled during
  55:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****     the manipulation.
  56:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 
  57:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****     \note Depending on the fuse configuration of the particular
  58:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****     device, further restrictions might apply, in particular it might
  59:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****     be disallowed to turn off the watchdog timer.
  60:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 
  61:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****     Note that for newer devices (ATmega88 and newer, effectively any
  62:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****     AVR that has the option to also generate interrupts), the watchdog
  63:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****     timer remains active even after a system reset (except a power-on
  64:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****     condition), using the fastest prescaler value (approximately 15
  65:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****     ms).  It is therefore required to turn off the watchdog early
  66:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****     during program startup, the datasheet recommends a sequence like
  67:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****     the following:
  68:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 
  69:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****     \code
  70:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****     #include <stdint.h>
  71:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****     #include <avr/wdt.h>
  72:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 
  73:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****     uint8_t mcusr_mirror __attribute__ ((section (".noinit")));
  74:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 
  75:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****     void get_mcusr(void) \
  76:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****       __attribute__((naked)) \
  77:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****       __attribute__((section(".init3")));
  78:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****     void get_mcusr(void)
  79:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****     {
  80:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****       mcusr_mirror = MCUSR;
  81:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****       MCUSR = 0;
  82:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****       wdt_disable();
  83:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****     }
  84:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****     \endcode
  85:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 
  86:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****     Saving the value of MCUSR in \c mcusr_mirror is only needed if the
  87:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****     application later wants to examine the reset source, but in particular, 
  88:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****     clearing the watchdog reset flag before disabling the
  89:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****     watchdog is required, according to the datasheet.
  90:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** */
  91:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 
  92:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** /**
  93:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****    \ingroup avr_watchdog
  94:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****    Reset the watchdog timer.  When the watchdog timer is enabled,
  95:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****    a call to this instruction is required before the timer expires,
  96:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****    otherwise a watchdog-initiated device reset will occur. 
  97:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** */
  98:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 
  99:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** #define wdt_reset() __asm__ __volatile__ ("wdr")
 100:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 
 101:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** #ifndef __DOXYGEN__
 102:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 
 103:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** #if defined(WDP3)
 104:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** # define _WD_PS3_MASK       _BV(WDP3)
 105:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** #else
 106:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** # define _WD_PS3_MASK       0x00
 107:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** #endif
 108:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 
 109:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** #if defined(WDTCSR)
 110:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** #  define _WD_CONTROL_REG     WDTCSR
 111:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** #elif defined(WDTCR)
 112:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** #  define _WD_CONTROL_REG     WDTCR
 113:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** #else
 114:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** #  define _WD_CONTROL_REG     WDT
 115:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** #endif
 116:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 
 117:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** #if defined(WDTOE)
 118:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** #define _WD_CHANGE_BIT      WDTOE
 119:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** #else
 120:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** #define _WD_CHANGE_BIT      WDCE
 121:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** #endif
 122:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 
 123:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** #endif	/* !__DOXYGEN__ */
 124:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 
 125:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 
 126:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** /**
 127:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****    \ingroup avr_watchdog
 128:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****    Enable the watchdog timer, configuring it for expiry after
 129:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****    \c timeout (which is a combination of the \c WDP0 through
 130:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****    \c WDP2 bits to write into the \c WDTCR register; For those devices 
 131:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****    that have a \c WDTCSR register, it uses the combination of the \c WDP0 
 132:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****    through \c WDP3 bits).
 133:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 
 134:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****    See also the symbolic constants \c WDTO_15MS et al.
 135:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** */
 136:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 
 137:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 
 138:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** #if defined(__AVR_XMEGA__)
 139:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 
 140:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** /*
 141:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****    wdt_enable(timeout) for xmega devices
 142:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** ** write signature (CCP_IOREG_gc) that enables change of protected I/O
 143:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****    registers to the CCP register
 144:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** ** At the same time,
 145:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****    1) set WDT change enable (WDT_CEN_bm)
 146:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****    2) enable WDT (WDT_ENABLE_bm)
 147:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****    3) set timeout (timeout)
 148:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** ** Synchronization starts when ENABLE bit of WDT is set. So, wait till it
 149:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****    finishes (SYNCBUSY of STATUS register is automatically cleared after the
 150:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****    sync is finished).
 151:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** */
 152:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** #define wdt_enable(timeout) \
 153:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** do { \
 154:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** uint8_t temp; \
 155:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** __asm__ __volatile__ (         \
 156:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****     "in __tmp_reg__, %[rampd]"              "\n\t" \
 157:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****     "out %[rampd], __zero_reg__"            "\n\t" \
 158:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****     "out %[ccp_reg], %[ioreg_cen_mask]"     "\n\t" \
 159:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****     "sts %[wdt_reg], %[wdt_enable_timeout]" "\n\t" \
 160:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****     "1:lds %[tmp], %[wdt_status_reg]"       "\n\t" \
 161:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****     "sbrc %[tmp], %[wdt_syncbusy_bit]"      "\n\t" \
 162:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****     "rjmp 1b"                               "\n\t" \
 163:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****     "out %[rampd], __tmp_reg__"             "\n\t" \
 164:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****     : [tmp]                "=r" (temp) \
 165:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****     : [rampd]              "I" (_SFR_IO_ADDR(RAMPD)),      \
 166:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****       [ccp_reg]            "I" (_SFR_IO_ADDR(CCP)),        \
 167:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****       [ioreg_cen_mask]     "r" ((uint8_t)CCP_IOREG_gc),     \
 168:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****       [wdt_reg]            "n" (_SFR_MEM_ADDR(WDT_CTRL)),   \
 169:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****       [wdt_enable_timeout] "r" ((uint8_t)(WDT_CEN_bm | WDT_ENABLE_bm | timeout)), \
 170:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****       [wdt_status_reg]     "n" (_SFR_MEM_ADDR(WDT_STATUS)), \
 171:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****       [wdt_syncbusy_bit]   "I" (WDT_SYNCBUSY_bm)            \
 172:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****     : "r0" \
 173:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** ); \
 174:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** } while(0)
 175:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 
 176:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** #define wdt_disable() \
 177:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** __asm__ __volatile__ (  \
 178:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****     "in __tmp_reg__, %[rampd]"          "\n\t" \
 179:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****     "out %[rampd], __zero_reg__"        "\n\t" \
 180:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****     "out %[ccp_reg], %[ioreg_cen_mask]" "\n\t" \
 181:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****     "sts %[wdt_reg], %[disable_mask]"   "\n\t" \
 182:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****     "out %[rampd], __tmp_reg__"         "\n\t" \
 183:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****     : \
 184:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****     : [rampd]             "I" (_SFR_IO_ADDR(RAMPD)),    \
 185:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****       [ccp_reg]           "I" (_SFR_IO_ADDR(CCP)),      \
 186:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****       [ioreg_cen_mask]    "r" ((uint8_t)CCP_IOREG_gc),   \
 187:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****       [wdt_reg]           "n" (_SFR_MEM_ADDR(WDT_CTRL)), \
 188:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****       [disable_mask]      "r" ((uint8_t)((~WDT_ENABLE_bm) | WDT_CEN_bm)) \
 189:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****     : "r0" \
 190:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** );
 191:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 
 192:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** #elif defined(__AVR_TINY__)
 193:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 
 194:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** #define wdt_enable(value) \
 195:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** __asm__ __volatile__ ( \
 196:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****     "in __tmp_reg__,__SREG__" "\n\t"  \
 197:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****     "cli" "\n\t"  \
 198:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****     "wdr" "\n\t"  \
 199:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****     "out %[CCPADDRESS],%[SIGNATURE]" "\n\t"  \
 200:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****     "out %[WDTREG],%[WDVALUE]" "\n\t"  \
 201:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****     "out __SREG__,__tmp_reg__" "\n\t"  \
 202:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****     : /* no outputs */  \
 203:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****     : [CCPADDRESS] "I" (_SFR_IO_ADDR(CCP)),  \
 204:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****       [SIGNATURE] "r" ((uint8_t)0xD8), \
 205:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****       [WDTREG] "I" (_SFR_IO_ADDR(_WD_CONTROL_REG)), \
 206:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****       [WDVALUE] "r" ((uint8_t)((value & 0x08 ? _WD_PS3_MASK : 0x00) \
 207:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****       | _BV(WDE) | (value & 0x07) )) \
 208:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****     : "r16" \
 209:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** )
 210:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 
 211:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** #define wdt_disable() \
 212:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** do { \
 213:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** uint8_t temp_wd; \
 214:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** __asm__ __volatile__ ( \
 215:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****     "in __tmp_reg__,__SREG__" "\n\t"  \
 216:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****     "cli" "\n\t"  \
 217:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****     "wdr" "\n\t"  \
 218:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****     "out %[CCPADDRESS],%[SIGNATURE]" "\n\t"  \
 219:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****     "in  %[TEMP_WD],%[WDTREG]" "\n\t" \
 220:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****     "cbr %[TEMP_WD],%[WDVALUE]" "\n\t" \
 221:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****     "out %[WDTREG],%[TEMP_WD]" "\n\t" \
 222:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****     "out __SREG__,__tmp_reg__" "\n\t" \
 223:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****     : /*no output */ \
 224:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****     : [CCPADDRESS] "I" (_SFR_IO_ADDR(CCP)), \
 225:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****       [SIGNATURE] "r" ((uint8_t)0xD8), \
 226:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****       [WDTREG] "I" (_SFR_IO_ADDR(_WD_CONTROL_REG)), \
 227:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****       [TEMP_WD] "d" (temp_wd), \
 228:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****       [WDVALUE] "n" (1 << WDE) \
 229:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****     : "r16" \
 230:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** ); \
 231:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** }while(0)
 232:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 
 233:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** #elif defined(CCP)
 234:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 
 235:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** static __inline__
 236:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** __attribute__ ((__always_inline__))
 237:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** void wdt_enable (const uint8_t value)
 238:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** {
 239:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 	if (!_SFR_IO_REG_P (CCP) && !_SFR_IO_REG_P (_WD_CONTROL_REG))
 240:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 	{
 241:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 		__asm__ __volatile__ (
 242:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 			"in __tmp_reg__,__SREG__" "\n\t"
 243:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 			"cli" "\n\t"
 244:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 			"wdr" "\n\t"
 245:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 			"sts %[CCPADDRESS],%[SIGNATURE]" "\n\t"
 246:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 			"sts %[WDTREG],%[WDVALUE]" "\n\t"
 247:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 			"out __SREG__,__tmp_reg__" "\n\t"
 248:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 			: /* no outputs */
 249:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 			: [CCPADDRESS] "n" (_SFR_MEM_ADDR(CCP)),
 250:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 			[SIGNATURE] "r" ((uint8_t)0xD8),
 251:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 			[WDTREG] "n" (_SFR_MEM_ADDR(_WD_CONTROL_REG)),
 252:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 			[WDVALUE] "r" ((uint8_t)((value & 0x08 ? _WD_PS3_MASK : 0x00)
 253:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				| _BV(WDE) | (value & 0x07) ))
 254:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 			: "r0"
 255:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 			);
 256:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 	}
 257:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 	else if (!_SFR_IO_REG_P (CCP) && _SFR_IO_REG_P (_WD_CONTROL_REG))
 258:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 	{
 259:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 		__asm__ __volatile__ (
 260:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 			"in __tmp_reg__,__SREG__" "\n\t"
 261:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 			"cli" "\n\t"
 262:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 			"wdr" "\n\t"
 263:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 			"sts %[CCPADDRESS],%[SIGNATURE]" "\n\t"
 264:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 			"out %[WDTREG],%[WDVALUE]" "\n\t"
 265:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 			"out __SREG__,__tmp_reg__" "\n\t"
 266:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 			: /* no outputs */
 267:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 			: [CCPADDRESS] "n" (_SFR_MEM_ADDR(CCP)),
 268:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 			[SIGNATURE] "r" ((uint8_t)0xD8),
 269:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 			[WDTREG] "I" (_SFR_IO_ADDR(_WD_CONTROL_REG)),
 270:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 			[WDVALUE] "r" ((uint8_t)((value & 0x08 ? _WD_PS3_MASK : 0x00)
 271:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				| _BV(WDE) | (value & 0x07) ))
 272:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 			: "r0"
 273:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 			);
 274:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 	}
 275:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 	else if (_SFR_IO_REG_P (CCP) && !_SFR_IO_REG_P (_WD_CONTROL_REG))
 276:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 	{
 277:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 		__asm__ __volatile__ (
 278:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 			"in __tmp_reg__,__SREG__" "\n\t"
 279:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 			"cli" "\n\t"
 280:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 			"wdr" "\n\t"
 281:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 			"out %[CCPADDRESS],%[SIGNATURE]" "\n\t"
 282:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 			"sts %[WDTREG],%[WDVALUE]" "\n\t"
 283:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 			"out __SREG__,__tmp_reg__" "\n\t"
 284:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 			: /* no outputs */
 285:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 			: [CCPADDRESS] "I" (_SFR_IO_ADDR(CCP)),
 286:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 			[SIGNATURE] "r" ((uint8_t)0xD8),
 287:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 			[WDTREG] "n" (_SFR_MEM_ADDR(_WD_CONTROL_REG)),
 288:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 			[WDVALUE] "r" ((uint8_t)((value & 0x08 ? _WD_PS3_MASK : 0x00)
 289:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				| _BV(WDE) | (value & 0x07) ))
 290:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 			: "r0"
 291:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 			);
 292:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 	}
 293:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 	else
 294:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****  	{
 295:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 		__asm__ __volatile__ (
 296:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 			"in __tmp_reg__,__SREG__" "\n\t"
 297:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 			"cli" "\n\t"
 298:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 			"wdr" "\n\t"
 299:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 			"out %[CCPADDRESS],%[SIGNATURE]" "\n\t"
 300:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 			"out %[WDTREG],%[WDVALUE]" "\n\t"
 301:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 			"out __SREG__,__tmp_reg__" "\n\t"
 302:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 			: /* no outputs */
 303:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 			: [CCPADDRESS] "I" (_SFR_IO_ADDR(CCP)),
 304:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 			[SIGNATURE] "r" ((uint8_t)0xD8),
 305:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 			[WDTREG] "I" (_SFR_IO_ADDR(_WD_CONTROL_REG)),
 306:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 			[WDVALUE] "r" ((uint8_t)((value & 0x08 ? _WD_PS3_MASK : 0x00)
 307:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				| _BV(WDE) | (value & 0x07) ))
 308:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 			: "r0"
 309:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 			);
 310:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 	}
 311:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** }
 312:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 
 313:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** static __inline__
 314:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** __attribute__ ((__always_inline__))
 315:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** void wdt_disable (void)
 316:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** {
 317:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 	if (!_SFR_IO_REG_P (CCP) && !_SFR_IO_REG_P(_WD_CONTROL_REG))
 318:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 	{
 319:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****         uint8_t temp_wd;
 320:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****         __asm__ __volatile__ (
 321:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				"in __tmp_reg__,__SREG__" "\n\t"
 322:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				"cli" "\n\t"
 323:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				"wdr" "\n\t"
 324:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				"sts %[CCPADDRESS],%[SIGNATURE]" "\n\t"
 325:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				"lds %[TEMP_WD],%[WDTREG]" "\n\t"
 326:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				"cbr %[TEMP_WD],%[WDVALUE]" "\n\t"
 327:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				"sts %[WDTREG],%[TEMP_WD]" "\n\t"
 328:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				"out __SREG__,__tmp_reg__" "\n\t"
 329:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				: /*no output */
 330:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				: [CCPADDRESS] "n" (_SFR_MEM_ADDR(CCP)),
 331:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				[SIGNATURE] "r" ((uint8_t)0xD8),
 332:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				[WDTREG] "n" (_SFR_MEM_ADDR(_WD_CONTROL_REG)),
 333:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				[TEMP_WD] "d" (temp_wd),
 334:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				[WDVALUE] "n" (1 << WDE)
 335:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				: "r0"
 336:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				);
 337:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 	}
 338:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 	else if (!_SFR_IO_REG_P (CCP) && _SFR_IO_REG_P(_WD_CONTROL_REG))
 339:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 	{
 340:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****         uint8_t temp_wd;
 341:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****         __asm__ __volatile__ (
 342:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				"in __tmp_reg__,__SREG__" "\n\t"
 343:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				"cli" "\n\t"
 344:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				"wdr" "\n\t"
 345:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				"sts %[CCPADDRESS],%[SIGNATURE]" "\n\t"
 346:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				"in %[TEMP_WD],%[WDTREG]" "\n\t"
 347:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				"cbr %[TEMP_WD],%[WDVALUE]" "\n\t"
 348:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				"out %[WDTREG],%[TEMP_WD]" "\n\t"
 349:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				"out __SREG__,__tmp_reg__" "\n\t"
 350:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				: /*no output */
 351:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				: [CCPADDRESS] "n" (_SFR_MEM_ADDR(CCP)),
 352:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				[SIGNATURE] "r" ((uint8_t)0xD8),
 353:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				[WDTREG] "I" (_SFR_IO_ADDR(_WD_CONTROL_REG)),
 354:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				[TEMP_WD] "d" (temp_wd),
 355:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				[WDVALUE] "n" (1 << WDE)
 356:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				: "r0"
 357:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				);
 358:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 	}
 359:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 	else if (_SFR_IO_REG_P (CCP) && !_SFR_IO_REG_P(_WD_CONTROL_REG))
 360:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 	{
 361:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****         uint8_t temp_wd;
 362:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****         __asm__ __volatile__ (
 363:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				"in __tmp_reg__,__SREG__" "\n\t"
 364:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				"cli" "\n\t"
 365:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				"wdr" "\n\t"
 366:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				"out %[CCPADDRESS],%[SIGNATURE]" "\n\t"
 367:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				"lds %[TEMP_WD],%[WDTREG]" "\n\t"
 368:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				"cbr %[TEMP_WD],%[WDVALUE]" "\n\t"
 369:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				"sts %[WDTREG],%[TEMP_WD]" "\n\t"
 370:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				"out __SREG__,__tmp_reg__" "\n\t"
 371:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				: /*no output */
 372:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				: [CCPADDRESS] "I" (_SFR_IO_ADDR(CCP)),
 373:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				[SIGNATURE] "r" ((uint8_t)0xD8),
 374:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				[WDTREG] "n" (_SFR_MEM_ADDR(_WD_CONTROL_REG)),
 375:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				[TEMP_WD] "d" (temp_wd),
 376:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				[WDVALUE] "n" (1 << WDE)
 377:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				: "r0"
 378:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				);
 379:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 	}
 380:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 	else
 381:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 	{
 382:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****         uint8_t temp_wd;
 383:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****         __asm__ __volatile__ (
 384:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				"in __tmp_reg__,__SREG__" "\n\t"
 385:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				"cli" "\n\t"
 386:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				"wdr" "\n\t"
 387:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				"out %[CCPADDRESS],%[SIGNATURE]" "\n\t"
 388:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				"in %[TEMP_WD],%[WDTREG]" "\n\t"
 389:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				"cbr %[TEMP_WD],%[WDVALUE]" "\n\t"
 390:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				"out %[WDTREG],%[TEMP_WD]" "\n\t"
 391:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				"out __SREG__,__tmp_reg__" "\n\t"
 392:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				: /*no output */
 393:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				: [CCPADDRESS] "I" (_SFR_IO_ADDR(CCP)),
 394:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				[SIGNATURE] "r" ((uint8_t)0xD8),
 395:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				[WDTREG] "I" (_SFR_IO_ADDR(_WD_CONTROL_REG)),
 396:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				[TEMP_WD] "d" (temp_wd),
 397:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				[WDVALUE] "n" (1 << WDE)
 398:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				: "r0"
 399:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				);
 400:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 	}
 401:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** }
 402:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 
 403:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** #else
 404:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 
 405:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** static __inline__
 406:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** __attribute__ ((__always_inline__))
 407:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** void wdt_enable (const uint8_t value)
 408:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** {
 409:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 	if (_SFR_IO_REG_P (_WD_CONTROL_REG))
 410:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 	{
 411:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 		__asm__ __volatile__ (
 412:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				"in __tmp_reg__,__SREG__" "\n\t"
 413:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				"cli" "\n\t"
 414:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				"wdr" "\n\t"
 415:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				"out %0, %1" "\n\t"
 416:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				"out __SREG__,__tmp_reg__" "\n\t"
 417:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				"out %0, %2" "\n \t"
 418:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				: /* no outputs */
 419:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				: "I" (_SFR_IO_ADDR(_WD_CONTROL_REG)),
 420:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				"r" ((uint8_t)(_BV(_WD_CHANGE_BIT) | _BV(WDE))),
 421:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				"r" ((uint8_t) ((value & 0x08 ? _WD_PS3_MASK : 0x00) |
 422:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 						_BV(WDE) | (value & 0x07)) )
 423:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				: "r0"
 424:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 		);
 425:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 	}
 426:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 	else
 427:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 	{
 428:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 		__asm__ __volatile__ (
 429:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				"in __tmp_reg__,__SREG__" "\n\t"
 430:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				"cli" "\n\t"
 431:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				"wdr" "\n\t"
 432:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				"sts %0, %1" "\n\t"
 433:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				"out __SREG__,__tmp_reg__" "\n\t"
 434:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				"sts %0, %2" "\n \t"
 435:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				: /* no outputs */
 436:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				: "n" (_SFR_MEM_ADDR(_WD_CONTROL_REG)),
 437:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				"r" ((uint8_t)(_BV(_WD_CHANGE_BIT) | _BV(WDE))),
 438:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				"r" ((uint8_t) ((value & 0x08 ? _WD_PS3_MASK : 0x00) |
 439:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 						_BV(WDE) | (value & 0x07)) )
 440:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				: "r0"
 441:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 		);
 442:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 	}
 443:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** }
 444:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 
 445:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** static __inline__
 446:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** __attribute__ ((__always_inline__))
 447:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** void wdt_disable (void)
 448:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** {
 449:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 	if (_SFR_IO_REG_P (_WD_CONTROL_REG))
 450:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 	{
 451:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****         uint8_t register temp_reg;
 452:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 		__asm__ __volatile__ (
 453:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				"in __tmp_reg__,__SREG__"    "\n\t"
 454:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				"cli"                        "\n\t"
 455:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				"wdr"                        "\n\t"
 456:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				"in  %[TEMPREG],%[WDTREG]"   "\n\t"
 457:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				"ori %[TEMPREG],%[WDCE_WDE]" "\n\t"
 458:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				"out %[WDTREG],%[TEMPREG]"   "\n\t"
 459:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				"out %[WDTREG],__zero_reg__" "\n\t"
 460:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				"out __SREG__,__tmp_reg__"   "\n\t"
 461:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				: [TEMPREG] "=d" (temp_reg)
 462:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				: [WDTREG]  "I"  (_SFR_IO_ADDR(_WD_CONTROL_REG)),
 463:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				[WDCE_WDE]  "n"  ((uint8_t)(_BV(_WD_CHANGE_BIT) | _BV(WDE)))
 464:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 				: "r0"
 465:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 		);
 466:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 	}
 467:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 	else
 468:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 	{
 469:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h ****         uint8_t register temp_reg;
 470:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h **** 		__asm__ __volatile__ (
 1435               		.loc 3 470 0
 1436               	/* #APP */
 1437               	 ;  470 "/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/wdt.h" 1
 1438 000e 0FB6      		in __tmp_reg__,__SREG__
 1439 0010 F894      		cli
 1440 0012 A895      		wdr
 1441 0014 2091 6000 		lds r18,96
 1442 0018 2861      		ori r18,24
 1443 001a 2093 6000 		sts 96,r18
 1444 001e 1092 6000 		sts 96,__zero_reg__
 1445 0022 0FBE      		out __SREG__,__tmp_reg__
 1446               		
 1447               	 ;  0 "" 2
 1448               	.LVL116:
 1449               	/* #NOAPP */
 1450               	.LBE182:
 1451               	.LBE181:
 1452               	.LBB183:
 1453               	.LBB184:
 1454               		.file 4 "/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h"
   1:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** /* Copyright (c) 2006, 2007, 2008  Eric B. Weddington
   2:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****    Copyright (c) 2011 Frdric Nadeau
   3:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****    All rights reserved.
   4:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
   5:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****    Redistribution and use in source and binary forms, with or without
   6:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****    modification, are permitted provided that the following conditions are met:
   7:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
   8:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****    * Redistributions of source code must retain the above copyright
   9:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****      notice, this list of conditions and the following disclaimer.
  10:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****    * Redistributions in binary form must reproduce the above copyright
  11:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****      notice, this list of conditions and the following disclaimer in
  12:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****      the documentation and/or other materials provided with the
  13:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****      distribution.
  14:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****    * Neither the name of the copyright holders nor the names of
  15:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****      contributors may be used to endorse or promote products derived
  16:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****      from this software without specific prior written permission.
  17:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
  18:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  19:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  20:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  21:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
  22:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  23:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  24:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  25:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  26:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  27:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  28:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   POSSIBILITY OF SUCH DAMAGE. */
  29:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
  30:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** /* $Id: power.h 2503 2016-02-07 22:59:47Z joerg_wunsch $ */
  31:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
  32:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #ifndef _AVR_POWER_H_
  33:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define _AVR_POWER_H_   1
  34:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
  35:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #include <avr/io.h>
  36:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #include <stdint.h>
  37:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
  38:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
  39:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** /** \file */
  40:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** /** \defgroup avr_power <avr/power.h>: Power Reduction Management
  41:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
  42:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** \code #include <avr/power.h>\endcode
  43:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
  44:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** Many AVRs contain a Power Reduction Register (PRR) or Registers (PRRx) that 
  45:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** allow you to reduce power consumption by disabling or enabling various on-board 
  46:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** peripherals as needed. Some devices have the XTAL Divide Control Register
  47:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** (XDIV) which offer similar functionality as System Clock Prescale
  48:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** Register (CLKPR).
  49:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
  50:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** There are many macros in this header file that provide an easy interface
  51:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** to enable or disable on-board peripherals to reduce power. See the table below.
  52:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
  53:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** \note Not all AVR devices have a Power Reduction Register (for example
  54:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** the ATmega8). On those devices without a Power Reduction Register, the
  55:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** power reduction macros are not available..
  56:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
  57:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** \note Not all AVR devices contain the same peripherals (for example, the LCD
  58:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** interface), or they will be named differently (for example, USART and 
  59:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** USART0). Please consult your device's datasheet, or the header file, to 
  60:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** find out which macros are applicable to your device.
  61:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
  62:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** \note For device using the XTAL Divide Control Register (XDIV), when prescaler
  63:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** is used, Timer/Counter0 can only be used in asynchronous mode. Keep in mind
  64:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** that Timer/Counter0 source shall be less than th of peripheral clock.
  65:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** Therefore, when using a typical 32.768 kHz crystal, one shall not scale
  66:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** the clock below 131.072 kHz.
  67:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
  68:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** */
  69:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
  70:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
  71:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** /** \addtogroup avr_power
  72:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
  73:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** \anchor avr_powermacros
  74:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** <small>
  75:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** <center>
  76:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** <table border="3">
  77:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
  78:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td width="10%"><strong>Power Macro</strong></td>
  79:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td width="15%"><strong>Description</strong></td>
  80:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
  81:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
  82:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
  83:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_aca_disable()</td>
  84:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Disable the Analog Comparator on PortA.</td>
  85:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
  86:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
  87:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
  88:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_aca_enable()</td>
  89:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Enable the Analog Comparator on PortA.</td>
  90:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
  91:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
  92:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
  93:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_adc_enable()</td>
  94:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Enable the Analog to Digital Converter module.</td>
  95:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
  96:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
  97:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
  98:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_adc_disable()</td>
  99:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Disable the Analog to Digital Converter module.</td>
 100:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 101:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 102:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 103:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_adca_disable()</td>
 104:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Disable the Analog to Digital Converter module on PortA</td>
 105:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 106:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 107:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 108:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_adca_enable()</td>
 109:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Enable the Analog to Digital Converter module on PortA</td>
 110:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 111:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 112:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 113:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_evsys_disable()</td>
 114:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Disable the EVSYS module</td>
 115:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 116:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 117:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 118:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_evsys_enable()</td>
 119:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Enable the EVSYS module</td>
 120:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 121:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 122:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 123:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_hiresc_disable()</td>
 124:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Disable the HIRES module on PortC</td>
 125:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 126:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 127:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 128:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_hiresc_enable()</td>
 129:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Enable the HIRES module on PortC</td>
 130:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 131:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 132:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****    <tr>
 133:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_lcd_enable()</td>
 134:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Enable the LCD module.</td>
 135:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 136:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 137:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 138:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_lcd_disable().</td>
 139:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Disable the LCD module.</td>
 140:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 141:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 142:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 143:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_pga_enable()</td>
 144:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Enable the Programmable Gain Amplifier module.</td>
 145:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 146:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 147:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 148:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_pga_disable()</td>
 149:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Disable the Programmable Gain Amplifier module.</td>
 150:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 151:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   
 152:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 153:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_pscr_enable()</td>
 154:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Enable the Reduced Power Stage Controller module.</td>
 155:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 156:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 157:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 158:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_pscr_disable()</td>
 159:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Disable the Reduced Power Stage Controller module.</td>
 160:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 161:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 162:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 163:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_psc0_enable()</td>
 164:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Enable the Power Stage Controller 0 module.</td>
 165:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 166:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 167:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 168:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_psc0_disable()</td>
 169:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Disable the Power Stage Controller 0 module.</td>
 170:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 171:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 172:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 173:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_psc1_enable()</td>
 174:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Enable the Power Stage Controller 1 module.</td>
 175:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 176:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 177:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 178:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_psc1_disable()</td>
 179:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Disable the Power Stage Controller 1 module.</td>
 180:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 181:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 182:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 183:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_psc2_enable()</td>
 184:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Enable the Power Stage Controller 2 module.</td>
 185:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 186:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 187:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 188:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_psc2_disable()</td>
 189:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Disable the Power Stage Controller 2 module.</td>
 190:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 191:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 192:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 193:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_ram0_enable()</td>
 194:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Enable the SRAM block 0 .</td>
 195:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 196:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 197:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 198:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_ram0_disable()</td>
 199:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Disable the SRAM block 0. </td>
 200:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 201:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 202:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 203:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_ram1_enable()</td>
 204:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Enable the SRAM block 1 .</td>
 205:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 206:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 207:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 208:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_ram1_disable()</td>
 209:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Disable the SRAM block 1. </td>
 210:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 211:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 212:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 213:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_ram2_enable()</td>
 214:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Enable the SRAM block 2 .</td>
 215:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 216:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 217:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 218:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_ram2_disable()</td>
 219:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Disable the SRAM block 2. </td>
 220:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 221:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 222:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 223:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_ram3_enable()</td>
 224:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Enable the SRAM block 3 .</td>
 225:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 226:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 227:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 228:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_ram3_disable()</td>
 229:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Disable the SRAM block 3. </td>
 230:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 231:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 232:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 233:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_rtc_disable()</td>
 234:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Disable the RTC module</td>
 235:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 236:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 237:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 238:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_rtc_enable()</td>
 239:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Enable the RTC module</td>
 240:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 241:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 242:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 243:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_spi_enable()</td>
 244:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Enable the Serial Peripheral Interface module.</td>
 245:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 246:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 247:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 248:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_spi_disable()</td>
 249:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Disable the Serial Peripheral Interface module.</td>
 250:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 251:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 252:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 253:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_spic_disable()</td>
 254:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Disable the SPI module on PortC</td>
 255:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 256:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 257:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 258:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_spic_enable()</td>
 259:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Enable the SPI module on PortC</td>
 260:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 261:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 262:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 263:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_spid_disable()</td>
 264:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Disable the SPI module on PortD</td>
 265:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 266:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 267:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 268:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_spid_enable()</td>
 269:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Enable the SPI module on PortD</td>
 270:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 271:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 272:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 273:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_tc0c_disable()</td>
 274:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Disable the TC0 module on PortC</td>
 275:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 276:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 277:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 278:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_tc0c_enable()</td>
 279:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Enable the TC0 module on PortC</td>
 280:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 281:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 282:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 283:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_tc0d_disable()</td>
 284:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Disable the TC0 module on PortD</td>
 285:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 286:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 287:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 288:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_tc0d_enable()</td>
 289:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Enable the TC0 module on PortD</td>
 290:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 291:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 292:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 293:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_tc0e_disable()</td>
 294:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Disable the TC0 module on PortE</td>
 295:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 296:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 297:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 298:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_tc0e_enable()</td>
 299:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Enable the TC0 module on PortE</td>
 300:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 301:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 302:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 303:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_tc0f_disable()</td>
 304:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Disable the TC0 module on PortF</td>
 305:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 306:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 307:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 308:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_tc0f_enable()</td>
 309:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Enable the TC0 module on PortF</td>
 310:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 311:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 312:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 313:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_tc1c_disable()</td>
 314:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Disable the TC1 module on PortC</td>
 315:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 316:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 317:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 318:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_tc1c_enable()</td>
 319:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Enable the TC1 module on PortC</td>
 320:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 321:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 322:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 323:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_twic_disable()</td>
 324:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Disable the Two Wire Interface module on PortC</td>
 325:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 326:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 327:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 328:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_twic_enable()</td>
 329:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Enable the Two Wire Interface module on PortC</td>
 330:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 331:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 332:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 333:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_twie_disable()</td>
 334:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Disable the Two Wire Interface module on PortE</td>
 335:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 336:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 337:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 338:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_twie_enable()</td>
 339:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Enable the Two Wire Interface module on PortE</td>
 340:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 341:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 342:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 343:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_timer0_enable()</td>
 344:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Enable the Timer 0 module.</td>
 345:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 346:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 347:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 348:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_timer0_disable()</td>
 349:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Disable the Timer 0 module.</td>
 350:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 351:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 352:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 353:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_timer1_enable()</td>
 354:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Enable the Timer 1 module.</td>
 355:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 356:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 357:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 358:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_timer1_disable()</td>
 359:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Disable the Timer 1 module.</td>
 360:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 361:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 362:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 363:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_timer2_enable()</td>
 364:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Enable the Timer 2 module.</td>
 365:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 366:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 367:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 368:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_timer2_disable()</td>
 369:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Disable the Timer 2 module.</td>
 370:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 371:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 372:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 373:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_timer3_enable()</td>
 374:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Enable the Timer 3 module.</td>
 375:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 376:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 377:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 378:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_timer3_disable()</td>
 379:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Disable the Timer 3 module.</td>
 380:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 381:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 382:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 383:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_timer4_enable()</td>
 384:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Enable the Timer 4 module.</td>
 385:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 386:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 387:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 388:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_timer4_disable()</td>
 389:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Disable the Timer 4 module.</td>
 390:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 391:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 392:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 393:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_timer5_enable()</td>
 394:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Enable the Timer 5 module.</td>
 395:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 396:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 397:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 398:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_timer5_disable()</td>
 399:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Disable the Timer 5 module.</td>
 400:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 401:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 402:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 403:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_twi_enable()</td>
 404:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Enable the Two Wire Interface module.</td>
 405:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 406:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 407:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 408:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_twi_disable()</td>
 409:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Disable the Two Wire Interface module.</td>
 410:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 411:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 412:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 413:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_usart_enable()</td>
 414:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Enable the USART module.</td>
 415:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 416:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 417:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 418:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_usart_disable()</td>
 419:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Disable the USART module.</td>
 420:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 421:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 422:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 423:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_usart0_enable()</td>
 424:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Enable the USART 0 module.</td>
 425:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 426:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 427:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 428:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_usart0_disable()</td>
 429:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Disable the USART 0 module.</td>
 430:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 431:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 432:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 433:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_usart1_enable()</td>
 434:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Enable the USART 1 module.</td>
 435:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 436:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 437:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 438:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_usart1_disable()</td>
 439:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Disable the USART 1 module.</td>
 440:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 441:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 442:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 443:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_usart2_enable()</td>
 444:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Enable the USART 2 module.</td>
 445:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 446:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 447:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 448:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_usart2_disable()</td>
 449:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Disable the USART 2 module.</td>
 450:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 451:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 452:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 453:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_usart3_enable()</td>
 454:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Enable the USART 3 module.</td>
 455:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 456:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 457:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 458:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_usart3_disable()</td>
 459:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Disable the USART 3 module.</td>
 460:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 461:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 462:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 463:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_usartc0_disable()</td>
 464:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td> Disable the USART0 module on PortC</td>
 465:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 466:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 467:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 468:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_usartc0_enable()</td>
 469:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td> Enable the USART0 module on PortC</td>
 470:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 471:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 472:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 473:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_usartd0_disable()</td>
 474:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td> Disable the USART0 module on PortD</td>
 475:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 476:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 477:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 478:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_usartd0_enable()</td>
 479:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td> Enable the USART0 module on PortD</td>
 480:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 481:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 482:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 483:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_usarte0_disable()</td>
 484:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td> Disable the USART0 module on PortE</td>
 485:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 486:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 487:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 488:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_usarte0_enable()</td>
 489:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td> Enable the USART0 module on PortE</td>
 490:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 491:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 492:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 493:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_usartf0_disable()</td>
 494:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td> Disable the USART0 module on PortF</td>
 495:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 496:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 497:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 498:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_usartf0_enable()</td>
 499:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td> Enable the USART0 module on PortF</td>
 500:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 501:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 502:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 503:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_usb_enable()</td>
 504:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Enable the USB module.</td>
 505:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 506:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 507:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 508:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_usb_disable()</td>
 509:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Disable the USB module.</td>
 510:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 511:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 512:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 513:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_usi_enable()</td>
 514:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Enable the Universal Serial Interface module.</td>
 515:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 516:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 517:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 518:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_usi_disable()</td>
 519:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Disable the Universal Serial Interface module.</td>
 520:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 521:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 522:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 523:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_vadc_enable()</td>
 524:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Enable the Voltage ADC module.</td>
 525:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 526:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 527:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 528:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_vadc_disable()</td>
 529:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Disable the Voltage ADC module.</td>
 530:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 531:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 532:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 533:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_all_enable()</td>
 534:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Enable all modules.</td>
 535:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 536:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 537:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   <tr>
 538:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>power_all_disable()</td>
 539:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     <td>Disable all modules.</td>
 540:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****   </tr>
 541:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** </table>
 542:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** </center>
 543:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** </small>
 544:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 545:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** @} */
 546:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 547:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR_PRADC)
 548:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_adc_enable()      (PRR &= (uint8_t)~(1 << PRADC))
 549:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_adc_disable()     (PRR |= (uint8_t)(1 << PRADC))
 550:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 551:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 552:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR_PRCAN)
 553:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_can_enable()      (PRR &= (uint8_t)~(1 << PRCAN))
 554:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_can_disable()     (PRR |= (uint8_t)(1 << PRCAN))
 555:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 556:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 557:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR_PRLCD)
 558:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_lcd_enable()      (PRR &= (uint8_t)~(1 << PRLCD))
 559:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_lcd_disable()     (PRR |= (uint8_t)(1 << PRLCD))
 560:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 561:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 562:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR_PRLIN)
 563:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_lin_enable()      (PRR &= (uint8_t)~(1 << PRLIN))
 564:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_lin_disable()     (PRR |= (uint8_t)(1 << PRLIN))
 565:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 566:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 567:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR_PRPSC)
 568:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_psc_enable()      (PRR &= (uint8_t)~(1 << PRPSC))
 569:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_psc_disable()     (PRR |= (uint8_t)(1 << PRPSC))
 570:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 571:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 572:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR_PRPSC0)
 573:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_psc0_enable()     (PRR &= (uint8_t)~(1 << PRPSC0))
 574:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_psc0_disable()    (PRR |= (uint8_t)(1 << PRPSC0))
 575:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 576:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 577:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR_PRPSC1)
 578:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_psc1_enable()     (PRR &= (uint8_t)~(1 << PRPSC1))
 579:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_psc1_disable()    (PRR |= (uint8_t)(1 << PRPSC1))
 580:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 581:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 582:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR_PRPSC2)
 583:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_psc2_enable()     (PRR &= (uint8_t)~(1 << PRPSC2))
 584:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_psc2_disable()    (PRR |= (uint8_t)(1 << PRPSC2))
 585:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 586:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 587:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR_PRSCR)
 588:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_pscr_enable()     (PRR &= (uint8_t)~(1 << PRPSCR))
 589:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_pscr_disable()    (PRR |= (uint8_t)(1 << PRPSCR))
 590:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 591:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 592:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR_PRSPI)
 593:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_spi_enable()      (PRR &= (uint8_t)~(1 << PRSPI))
 594:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_spi_disable()     (PRR |= (uint8_t)(1 << PRSPI))
 595:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 596:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 597:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR_PRTIM0)
 598:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_timer0_enable()   (PRR &= (uint8_t)~(1 << PRTIM0))
 599:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_timer0_disable()  (PRR |= (uint8_t)(1 << PRTIM0))
 600:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 601:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 602:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR_PRTIM1)
 603:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_timer1_enable()   (PRR &= (uint8_t)~(1 << PRTIM1))
 604:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_timer1_disable()  (PRR |= (uint8_t)(1 << PRTIM1))
 605:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 606:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 607:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR_PRTIM2)
 608:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_timer2_enable()   (PRR &= (uint8_t)~(1 << PRTIM2))
 609:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_timer2_disable()  (PRR |= (uint8_t)(1 << PRTIM2))
 610:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 611:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 612:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR_PRTWI)
 613:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_twi_enable()      (PRR &= (uint8_t)~(1 << PRTWI))
 614:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_twi_disable()     (PRR |= (uint8_t)(1 << PRTWI))
 615:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 616:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 617:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR_PRUSART)
 618:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_usart_enable()    (PRR &= (uint8_t)~(1 << PRUSART))
 619:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_usart_disable()   (PRR |= (uint8_t)(1 << PRUSART))
 620:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 621:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 622:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR_PRUSART0)
 623:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_usart0_enable()   (PRR &= (uint8_t)~(1 << PRUSART0))
 624:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_usart0_disable()  (PRR |= (uint8_t)(1 << PRUSART0))
 625:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 626:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 627:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR_PRUSART1)
 628:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_usart1_enable()   (PRR &= (uint8_t)~(1 << PRUSART1))
 629:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_usart1_disable()  (PRR |= (uint8_t)(1 << PRUSART1))
 630:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 631:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 632:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR_PRUSI)
 633:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_usi_enable()      (PRR &= (uint8_t)~(1 << PRUSI))
 634:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_usi_disable()     (PRR |= (uint8_t)(1 << PRUSI))
 635:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 636:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 637:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR0_PRADC)
 638:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_adc_enable()      (PRR0 &= (uint8_t)~(1 << PRADC))
 639:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_adc_disable()     (PRR0 |= (uint8_t)(1 << PRADC))
 640:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 641:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 642:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR0_PRC0)
 643:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_clock_output_enable()     (PRR0 &= (uint8_t)~(1 << PRCO))
 644:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_clock_output_disable()    (PRR0 |= (uint8_t)(1 << PRCO))
 645:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 646:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 647:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR0_PRCRC)
 648:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_crc_enable()              (PRR0 &= (uint8_t)~(1 << PRCRC))
 649:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_crc_disable()             (PRR0 |= (uint8_t)(1 << PRCRC))
 650:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 651:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 652:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR0_PRCU)
 653:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_crypto_enable()           (PRR0 &= (uint8_t)~(1 << PRCU))
 654:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_crypto_disable()          (PRR0 |= (uint8_t)(1 << PRCU))
 655:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 656:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 657:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR0_PRDS)
 658:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_irdriver_enable()         (PRR0 &= (uint8_t)~(1 << PRDS))
 659:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_irdriver_disable()        (PRR0 |= (uint8_t)(1 << PRDS))
 660:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 661:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 662:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR0_PRLFR)
 663:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_lfreceiver_enable()       (PRR0 &= (uint8_t)~(1 << PRLFR))            
 664:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_lfreceiver_disable()      (PRR0 |= (uint8_t)(1 << PRLFR))            
 665:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 666:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 667:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR0_PRLIN)
 668:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_lin_enable()              (PRR0 &= (uint8_t)~(1 << PRLIN))
 669:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_lin_disable()             (PRR0 |= (uint8_t)(1 << PRLIN))
 670:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 671:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 672:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR0_PRPGA)
 673:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_pga_enable()              (PRR0 &= (uint8_t)~(1 << PRPGA))
 674:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_pga_disable()             (PRR0 |= (uint8_t)(1 << PRPGA))
 675:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 676:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 677:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR0_PRRXDC)
 678:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_receive_dsp_control_enable()  (PRR0 &= (uint8_t)~(1 << PRRXDC))
 679:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_receive_dsp_control_disable() (PRR0 |= (uint8_t)(1 << PRRXDC))
 680:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 681:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 682:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR0_PRSPI)
 683:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_spi_enable()              (PRR0 &= (uint8_t)~(1 << PRSPI))
 684:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_spi_disable()             (PRR0 |= (uint8_t)(1 << PRSPI))
 685:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 686:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 687:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR0_PRT0)
 688:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_timer0_enable()           (PRR0 &= (uint8_t)~(1 << PRT0))
 689:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_timer0_disable()          (PRR0 |= (uint8_t)(1 << PRT0))
 690:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 691:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 692:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR0_PRTIM0)
 693:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_timer0_enable()           (PRR0 &= (uint8_t)~(1 << PRTIM0))
 694:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_timer0_disable()          (PRR0 |= (uint8_t)(1 << PRTIM0))
 695:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 696:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 697:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR0_PRT1)
 698:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_timer1_enable()           (PRR0 &= (uint8_t)~(1 << PRT1))
 699:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_timer1_disable()          (PRR0 |= (uint8_t)(1 << PRT1))
 700:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 701:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 702:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR0_PRTIM1)
 703:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_timer1_enable()           (PRR0 &= (uint8_t)~(1 << PRTIM1))
 704:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_timer1_disable()          (PRR0 |= (uint8_t)(1 << PRTIM1))
 705:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 706:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 707:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR0_PRT2)
 708:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_timer2_enable()           (PRR0 &= (uint8_t)~(1 << PRT2))
 709:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_timer2_disable()          (PRR0 |= (uint8_t)(1 << PRT2))
 710:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 711:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 712:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR0_PRTIM2)
 713:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_timer2_enable()           (PRR0 &= (uint8_t)~(1 << PRTIM2))
 714:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_timer2_disable()          (PRR0 |= (uint8_t)(1 << PRTIM2))
 715:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 716:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 717:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR0_PRT3)
 718:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_timer3_enable()           (PRR0 &= (uint8_t)~(1 << PRT3))
 719:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_timer3_disable()          (PRR0 |= (uint8_t)(1 << PRT3))
 720:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 721:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 722:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR0_PRTM)
 723:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_timermodulator_enable()   (PRR0 &= (uint8_t)~(1 << PRTM))
 724:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_timermodulator_disable()  (PRR0 |= (uint8_t)(1 << PRTM))
 725:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 726:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 727:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR0_PRTWI)
 728:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_twi_enable()              (PRR0 &= (uint8_t)~(1 << PRTWI))
 729:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_twi_disable()             (PRR0 |= (uint8_t)(1 << PRTWI))
 730:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 731:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 732:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR0_PRTXDC)
 733:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_transmit_dsp_control_enable()   (PRR0 &= (uint8_t)~(1 << PRTXDC))
 734:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_transmit_dsp_control_disable()  (PRR0 |= (uint8_t)(1 << PRTXDC))
 735:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 736:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 737:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR0_PRUSART0)
 738:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_usart0_enable()           (PRR0 &= (uint8_t)~(1 << PRUSART0))
 739:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_usart0_disable()          (PRR0 |= (uint8_t)(1 << PRUSART0))
 740:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 741:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 742:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR0_PRUSART1)
 743:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_usart1_enable()           (PRR0 &= (uint8_t)~(1 << PRUSART1))
 744:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_usart1_disable()          (PRR0 |= (uint8_t)(1 << PRUSART1))
 745:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 746:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 747:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR0_PRVADC)
 748:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_vadc_enable()             (PRR0 &= (uint8_t)~(1 << PRVADC))
 749:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_vadc_disable()            (PRR0 |= (uint8_t)(1 << PRVADC))
 750:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 751:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 752:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR0_PRVM)
 753:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_voltage_monitor_enable()  (PRR0 &= (uint8_t)~(1 << PRVM))
 754:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_voltage_monitor_disable() (PRR0 |= (uint8_t)(1 << PRVM))
 755:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 756:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 757:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR0_PRVRM)
 758:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_vrm_enable()              (PRR0 &= (uint8_t)~(1 << PRVRM))
 759:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_vrm_disable()             (PRR0 |= (uint8_t)(1 << PRVRM))
 760:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 761:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 762:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR1_PRAES)
 763:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_aes_enable()              (PRR1 &= (uint8_t)~(1 << PRAES))
 764:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_aes_disable()             (PRR1 |= (uint8_t)(1 << PRAES))
 765:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 766:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 767:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR1_PRCI)
 768:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_cinterface_enable()       (PRR1 &= (uint8_t)~(1 << PRCI))
 769:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_cinterface_disable()      (PRR1 |= (uint8_t)(1 << PRCI))
 770:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 771:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 772:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR1_PRHSSPI)
 773:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_hsspi_enable()            (PRR1 &= (uint8_t)~(1 << PRHSSPI))
 774:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_hsspi_disable()           (PRR1 |= (uint8_t)(1 << PRHSSPI))
 775:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 776:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 777:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR1_PRKB)
 778:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_kb_enable()               (PRR1 &= (uint8_t)~(1 << PRKB))
 779:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_kb_disable()              (PRR1 |= (uint8_t)(1 << PRKB))
 780:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 781:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 782:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR1_PRLFR)
 783:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_lfreceiver_enable()       (PRR1 &= (uint8_t)~(1 << PRLFR))            
 784:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_lfreceiver_disable()      (PRR1 |= (uint8_t)(1 << PRLFR))            
 785:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 786:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 787:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR1_PRSCI)
 788:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_sci_enable()              (PRR1 &= (uint8_t)~(1 << PRSCI))
 789:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_sci_disable()             (PRR1 |= (uint8_t)(1 << PRSCI))
 790:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 791:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 792:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR1_PRT1)
 793:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_timer1_enable()           (PRR1 &= (uint8_t)~(1 << PRT1))
 794:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_timer1_disable()          (PRR1 |= (uint8_t)(1 << PRT1))
 795:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 796:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 797:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR1_PRT2)
 798:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_timer2_enable()           (PRR1 &= (uint8_t)~(1 << PRT2))
 799:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_timer2_disable()          (PRR1 |= (uint8_t)(1 << PRT2))
 800:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 801:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 802:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR1_PRT3)
 803:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_timer3_enable()           (PRR1 &= (uint8_t)~(1 << PRT3))
 804:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_timer3_disable()          (PRR1 |= (uint8_t)(1 << PRT3))
 805:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 806:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 807:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR1_PRT4)
 808:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_timer4_enable()           (PRR1 &= (uint8_t)~(1 << PRT4))
 809:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_timer4_disable()          (PRR1 |= (uint8_t)(1 << PRT4))
 810:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 811:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 812:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR1_PRT5)
 813:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_timer5_enable()           (PRR1 &= (uint8_t)~(1 << PRT5))
 814:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_timer5_disable()          (PRR1 |= (uint8_t)(1 << PRT5))
 815:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 816:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 817:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR1_PRTIM3)
 818:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_timer3_enable()           (PRR1 &= (uint8_t)~(1 << PRTIM3))
 819:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_timer3_disable()          (PRR1 |= (uint8_t)(1 << PRTIM3))
 820:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 821:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 822:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR1_PRTIM4)
 823:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_timer4_enable()           (PRR1 &= (uint8_t)~(1 << PRTIM4))
 824:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_timer4_disable()          (PRR1 |= (uint8_t)(1 << PRTIM4))
 825:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 826:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 827:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR1_PRTIM5)
 828:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_timer5_enable()           (PRR1 &= (uint8_t)~(1 << PRTIM5))
 829:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_timer5_disable()          (PRR1 |= (uint8_t)(1 << PRTIM5))
 830:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 831:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 832:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR1_PRTRX24)
 833:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_transceiver_enable()      (PRR1 &= (uint8_t)~(1 << PRTRX24))
 834:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_transceiver_disable()     (PRR1 |= (uint8_t)(1 << PRTRX24))
 835:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 836:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 837:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR1_PRUSART1)
 838:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_usart1_enable()           (PRR1 &= (uint8_t)~(1 << PRUSART1))
 839:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_usart1_disable()          (PRR1 |= (uint8_t)(1 << PRUSART1))
 840:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 841:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 842:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR1_PRUSART2)
 843:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_usart2_enable()           (PRR1 &= (uint8_t)~(1 << PRUSART2))
 844:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_usart2_disable()          (PRR1 |= (uint8_t)(1 << PRUSART2))
 845:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 846:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 847:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR1_PRUSB)
 848:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_usb_enable()              (PRR1 &= (uint8_t)~(1 << PRUSB))
 849:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_usb_disable()             (PRR1 |= (uint8_t)(1 << PRUSB))
 850:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 851:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 852:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR1_PRUSBH)
 853:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_usbh_enable()             (PRR1 &= (uint8_t)~(1 << PRUSBH))
 854:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_usbh_disable()            (PRR1 |= (uint8_t)(1 << PRUSBH))
 855:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 856:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 857:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR2_PRDF)
 858:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_data_fifo_enable()        (PRR2 &= (uint8_t)~(1 << PRDF))
 859:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_data_fifo_disable()       (PRR2 |= (uint8_t)(1 << PRDF))
 860:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 861:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 862:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR2_PRIDS)
 863:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_id_scan_enable()          (PRR2 &= (uint8_t)~(1 << PRIDS))
 864:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_id_scan_disable()         (PRR2 |= (uint8_t)(1 << PRIDS))
 865:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 866:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 867:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR2_PRRAM0)
 868:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_ram0_enable()             (PRR2 &= (uint8_t)~(1 << PRRAM0))
 869:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_ram0_disable()            (PRR2 |= (uint8_t)(1 << PRRAM0))
 870:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 871:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 872:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR2_PRRAM1)
 873:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_ram1_enable()             (PRR2 &= (uint8_t)~(1 << PRRAM1))
 874:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_ram1_disable()            (PRR2 |= (uint8_t)(1 << PRRAM1))
 875:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 876:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 877:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR2_PRRAM2)
 878:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_ram2_enable()             (PRR2 &= (uint8_t)~(1 << PRRAM2))
 879:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_ram2_disable()            (PRR2 |= (uint8_t)(1 << PRRAM2))
 880:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 881:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 882:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR2_PRRAM3)
 883:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_ram3_enable()             (PRR2 &= (uint8_t)~(1 << PRRAM3))
 884:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_ram3_disable()            (PRR2 |= (uint8_t)(1 << PRRAM3))
 885:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 886:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 887:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR2_PRRS)
 888:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_rssi_buffer_enable()      (PRR2 &= (uint8_t)~(1 << PRRS))
 889:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_rssi_buffer_disable()     (PRR2 |= (uint8_t)(1 << PRRS))
 890:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 891:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 892:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR2_PRSF)
 893:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_preamble_rssi_fifo_enable()       (PRR2 &= (uint8_t)~(1 << PRSF))
 894:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_preamble_rssi_fifo_disable()      (PRR2 |= (uint8_t)(1 << PRSF))
 895:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 896:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 897:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR2_PRSSM)
 898:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_sequencer_state_machine_enable()  (PRR2 &= (uint8_t)~(1 << PRSSM))
 899:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_sequencer_state_machine_disable() (PRR2 |= (uint8_t)(1 << PRSSM))
 900:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 901:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 902:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR2_PRTM)
 903:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_tx_modulator_enable()     (PRR2 &= (uint8_t)~(1 << PRTM))
 904:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_tx_modulator_disable()    (PRR2 |= (uint8_t)(1 << PRTM))
 905:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 906:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 907:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR2_PRXA)
 908:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_rx_buffer_A_enable()      (PRR2 &= (uint8_t)~(1 << PRXA))
 909:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_rx_buffer_A_disable()     (PRR2 |= (uint8_t)(1 << PRXA))
 910:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 911:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 912:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRR2_PRXB)
 913:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_rx_buffer_B_enable()      (PRR2 &= (uint8_t)~(1 << PRXB))
 914:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_rx_buffer_B_disable()     (PRR2 |= (uint8_t)(1 << PRXB))
 915:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 916:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 917:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRGEN_AES)
 918:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_aes_enable()              (PR_PRGEN &= (uint8_t)~(PR_AES_bm))
 919:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_aes_disable()             (PR_PRGEN |= (uint8_t)PR_AES_bm)
 920:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 921:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 922:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRGEN_DMA)
 923:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_dma_enable()              (PR_PRGEN &= (uint8_t)~(PR_DMA_bm))
 924:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_dma_disable()             (PR_PRGEN |= (uint8_t)PR_DMA_bm)
 925:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 926:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 927:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRGEN_EBI)
 928:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_ebi_enable()              (PR_PRGEN &= (uint8_t)~(PR_EBI_bm))
 929:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_ebi_disable()             (PR_PRGEN |= (uint8_t)PR_EBI_bm)
 930:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 931:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 932:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRGEN_EDMA)
 933:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_edma_enable()             (PR_PRGEN &= (uint8_t)~(PR_EDMA_bm))
 934:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_edma_disable()            (PR_PRGEN |= (uint8_t)PR_EDMA_bm)
 935:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 936:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 937:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRGEN_EVSYS)
 938:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_evsys_enable()            (PR_PRGEN &= (uint8_t)~(PR_EVSYS_bm))
 939:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_evsys_disable()           (PR_PRGEN |= (uint8_t)PR_EVSYS_bm)
 940:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 941:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 942:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRGEN_LCD)
 943:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_lcd_enable()              (PR_PRGEN &= (uint8_t)~(PR_LCD_bm))
 944:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_lcd_disable()             (PR_PRGEN |= (uint8_t)PR_LCD_bm)
 945:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 946:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 947:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRGEN_RTC)
 948:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_rtc_enable()              (PR_PRGEN &= (uint8_t)~(PR_RTC_bm))
 949:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_rtc_disable()             (PR_PRGEN |= (uint8_t)PR_RTC_bm)
 950:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 951:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 952:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRGEN_USB)
 953:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_usb_enable()              (PR_PRGEN &= (uint8_t)~(PR_USB_bm))
 954:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_usb_disable()             (PR_PRGEN &= (uint8_t)(PR_USB_bm))
 955:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 956:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 957:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRGEN_XCL)
 958:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_xcl_enable()              (PR_PRGEN &= (uint8_t)~(PR_XCL_bm))
 959:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_xcl_disable()             (PR_PRGEN |= (uint8_t)PR_XCL_bm)
 960:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 961:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 962:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRPA_AC)
 963:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_aca_enable()      (PR_PRPA &= (uint8_t)~(PR_AC_bm))
 964:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_aca_disable()     (PR_PRPA |= (uint8_t)PR_AC_bm)
 965:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 966:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 967:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRPA_ADC)
 968:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_adca_enable()     (PR_PRPA &= (uint8_t)~(PR_ADC_bm))
 969:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_adca_disable()    (PR_PRPA |= (uint8_t)PR_ADC_bm)
 970:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 971:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 972:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRPA_DAC)
 973:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_daca_enable()     (PR_PRPA &= (uint8_t)~(PR_DAC_bm))
 974:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_daca_disable()    (PR_PRPA |= (uint8_t)PR_DAC_bm)
 975:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 976:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 977:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRPB_AC)
 978:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_acb_enable()      (PR_PRPB &= (uint8_t)~(PR_AC_bm))
 979:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_acb_disable()     (PR_PRPB |= (uint8_t)PR_AC_bm)
 980:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 981:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 982:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRPB_ADC)
 983:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_adcb_enable()     (PR_PRPB &= (uint8_t)~(PR_ADC_bm))
 984:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_adcb_disable()    (PR_PRPB |= (uint8_t)PR_ADC_bm)
 985:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 986:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 987:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRPB_DAC)
 988:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_dacb_enable()     (PR_PRPB &= (uint8_t)~(PR_DAC_bm))
 989:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_dacb_disable()    (PR_PRPB |= (uint8_t)PR_DAC_bm)
 990:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 991:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 992:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRPC_HIRES)
 993:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_hiresc_enable()   (PR_PRPC &= (uint8_t)~(PR_HIRES_bm))
 994:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_hiresc_disable()  (PR_PRPC |= (uint8_t)PR_HIRES_bm)
 995:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
 996:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
 997:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRPC_SPI)
 998:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_spic_enable()     (PR_PRPC &= (uint8_t)~(PR_SPI_bm))
 999:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_spic_disable()    (PR_PRPC |= (uint8_t)PR_SPI_bm)
1000:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
1001:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
1002:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRPC_TC0)
1003:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_tc0c_enable()     (PR_PRPC &= (uint8_t)~(PR_TC0_bm))
1004:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_tc0c_disable()    (PR_PRPC |= (uint8_t)PR_TC0_bm)
1005:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
1006:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
1007:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRPC_TC1)
1008:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_tc1c_enable()     (PR_PRPC &= (uint8_t)~(PR_TC1_bm))
1009:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_tc1c_disable()    (PR_PRPC |= (uint8_t)PR_TC1_bm)
1010:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
1011:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
1012:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRPC_TC4)
1013:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_tc4c_enable()     (PR_PRPC  &= (uint8_t)~(PR_TC4_bm))
1014:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_tc4c_disable()    (PR_PRPC  |= (uint8_t)PR_TC4_bm)
1015:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
1016:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
1017:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRPC_TC5)
1018:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_tc5c_enable()     (PR_PRPC  &= (uint8_t)~(PR_TC5_bm))
1019:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_tc5c_disable()    (PR_PRPC  |= (uint8_t)PR_TC5_bm)
1020:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
1021:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
1022:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRPC_TWI)
1023:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_twic_enable()     (PR_PRPC &= (uint8_t)~(PR_TWI_bm))
1024:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_twic_disable()    (PR_PRPC |= (uint8_t)PR_TWI_bm)
1025:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
1026:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
1027:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRPC_USART0)
1028:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_usartc0_enable()  (PR_PRPC &= (uint8_t)~(PR_USART0_bm))
1029:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_usartc0_disable() (PR_PRPC |= (uint8_t)PR_USART0_bm)
1030:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
1031:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
1032:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRPC_USART1)
1033:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_usartc1_enable()  (PR_PRPC &= (uint8_t)~(PR_USART1_bm))
1034:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_usartc1_disable() (PR_PRPC |= (uint8_t)PR_USART1_bm)
1035:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
1036:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
1037:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRPD_HIRES)
1038:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_hiresd_enable()   (PR_PRPD &= (uint8_t)~(PR_HIRES_bm))
1039:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_hiresd_disable()  (PR_PRPD |= (uint8_t)PR_HIRES_bm)
1040:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
1041:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
1042:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRPD_SPI)
1043:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_spid_enable()     (PR_PRPD &= (uint8_t)~(PR_SPI_bm))
1044:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_spid_disable()    (PR_PRPD |= (uint8_t)PR_SPI_bm)
1045:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
1046:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
1047:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRPD_TC0)
1048:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_tc0d_enable()     (PR_PRPD &= (uint8_t)~(PR_TC0_bm))
1049:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_tc0d_disable()    (PR_PRPD |= (uint8_t)PR_TC0_bm)
1050:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
1051:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
1052:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRPD_TC1)
1053:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_tc1d_enable()     (PR_PRPD &= (uint8_t)~(PR_TC1_bm))
1054:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_tc1d_disable()    (PR_PRPD |= (uint8_t)PR_TC1_bm)
1055:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
1056:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
1057:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRPD_TC5)
1058:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_tc5d_enable()     (PR_PRPD  &= (uint8_t)~(PR_TC5_bm))
1059:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_tc5d_disable()    (PR_PRPD  |= (uint8_t)PR_TC5_bm)
1060:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
1061:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
1062:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRPD_TWI)
1063:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_twid_enable()     (PR_PRPD &= (uint8_t)~(PR_TWI_bm))
1064:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_twid_disable()    (PR_PRPD |= (uint8_t)PR_TWI_bm)
1065:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
1066:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
1067:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRPD_USART0)
1068:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_usartd0_enable()  (PR_PRPD &= (uint8_t)~(PR_USART0_bm))
1069:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_usartd0_disable() (PR_PRPD |= (uint8_t)PR_USART0_bm)
1070:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
1071:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
1072:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRPD_USART1)
1073:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_usartd1_enable()  (PR_PRPD &= (uint8_t)~(PR_USART1_bm))
1074:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_usartd1_disable() (PR_PRPD |= (uint8_t)PR_USART1_bm)
1075:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
1076:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
1077:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRPE_HIRES)
1078:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_hirese_enable()   (PR_PRPE &= (uint8_t)~(PR_HIRES_bm))
1079:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_hirese_disable()  (PR_PRPE |= (uint8_t)PR_HIRES_bm)
1080:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
1081:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
1082:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRPE_SPI)
1083:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_spie_enable()     (PR_PRPE &= (uint8_t)~(PR_SPI_bm))
1084:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_spie_disable()    (PR_PRPE |= (uint8_t)PR_SPI_bm)
1085:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
1086:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
1087:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRPE_TC0)
1088:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_tc0e_enable()     (PR_PRPE &= (uint8_t)~(PR_TC0_bm))
1089:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_tc0e_disable()    (PR_PRPE |= (uint8_t)PR_TC0_bm)
1090:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
1091:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
1092:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRPE_TC1)
1093:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_tc1e_enable()     (PR_PRPE &= (uint8_t)~(PR_TC1_bm))
1094:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_tc1e_disable()    (PR_PRPE |= (uint8_t)PR_TC1_bm)
1095:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
1096:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
1097:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRPE_TWI)
1098:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_twie_enable()     (PR_PRPE &= (uint8_t)~(PR_TWI_bm))
1099:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_twie_disable()    (PR_PRPE |= (uint8_t)PR_TWI_bm)
1100:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
1101:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
1102:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRPE_USART0)
1103:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_usarte0_enable()  (PR_PRPE &= (uint8_t)~(PR_USART0_bm))
1104:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_usarte0_disable() (PR_PRPE |= (uint8_t)PR_USART0_bm)
1105:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
1106:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
1107:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRPE_USART1)
1108:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_usarte1_enable()  (PR_PRPE &= (uint8_t)~(PR_USART1_bm))
1109:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_usarte1_disable() (PR_PRPE |= (uint8_t)PR_USART1_bm)
1110:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
1111:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
1112:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRPF_HIRES)
1113:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_hiresf_enable()   (PR_PRPF &= (uint8_t)~(PR_HIRES_bm))
1114:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_hiresf_disable()  (PR_PRPF |= (uint8_t)PR_HIRES_bm)
1115:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
1116:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
1117:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRPF_SPI)
1118:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_spif_enable()     (PR_PRPF &= (uint8_t)~(PR_SPI_bm))
1119:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_spif_disable()    (PR_PRPF |= (uint8_t)PR_SPI_bm)
1120:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
1121:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
1122:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRPF_TC0)
1123:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_tc0f_enable()     (PR_PRPF &= (uint8_t)~(PR_TC0_bm))
1124:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_tc0f_disable()    (PR_PRPF |= (uint8_t)PR_TC0_bm)
1125:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
1126:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
1127:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRPF_TC1)
1128:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_tc1f_enable()     (PR_PRPF &= (uint8_t)~(PR_TC1_bm))
1129:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_tc1f_disable()    (PR_PRPF |= (uint8_t)PR_TC1_bm)
1130:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
1131:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
1132:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRPF_TWI)
1133:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_twif_enable()     (PR_PRPF &= (uint8_t)~(PR_TWI_bm))
1134:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_twif_disable()    (PR_PRPF |= (uint8_t)PR_TWI_bm)
1135:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
1136:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
1137:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRPF_USART0)
1138:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_usartf0_enable()  (PR_PRPF &= (uint8_t)~(PR_USART0_bm))
1139:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_usartf0_disable() (PR_PRPF |= (uint8_t)PR_USART0_bm)
1140:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
1141:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
1142:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_HAVE_PRPF_USART1)
1143:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_usartf1_enable()  (PR_PRPF &= (uint8_t)~(PR_USART1_bm))
1144:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_usartf1_disable() (PR_PRPF |= (uint8_t)PR_USART1_bm)
1145:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
1146:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
1147:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** static __inline void
1148:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** __attribute__ ((__always_inline__))
1149:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** __power_all_enable()
1150:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** {
1151:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #ifdef __AVR_HAVE_PRR
1152:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     PRR &= (uint8_t)~(__AVR_HAVE_PRR);
1153:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
1154:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
1155:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #ifdef __AVR_HAVE_PRR0
1156:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     PRR0 &= (uint8_t)~(__AVR_HAVE_PRR0);
1157:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
1158:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
1159:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #ifdef __AVR_HAVE_PRR1
1160:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     PRR1 &= (uint8_t)~(__AVR_HAVE_PRR1);
1161:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
1162:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
1163:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #ifdef __AVR_HAVE_PRR2
1164:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****    PRR2 &= (uint8_t)~(__AVR_HAVE_PRR2);
1165:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
1166:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
1167:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #ifdef __AVR_HAVE_PRGEN
1168:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     PR_PRGEN &= (uint8_t)~(__AVR_HAVE_PRGEN);
1169:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
1170:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
1171:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #ifdef __AVR_HAVE_PRPA
1172:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     PR_PRPA &= (uint8_t)~(__AVR_HAVE_PRPA);
1173:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
1174:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
1175:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #ifdef __AVR_HAVE_PRPB
1176:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     PR_PRPB &= (uint8_t)~(__AVR_HAVE_PRPB);
1177:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
1178:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
1179:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #ifdef __AVR_HAVE_PRPC
1180:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     PR_PRPC &= (uint8_t)~(__AVR_HAVE_PRPC);
1181:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
1182:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
1183:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #ifdef __AVR_HAVE_PRPD
1184:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     PR_PRPD &= (uint8_t)~(__AVR_HAVE_PRPD);
1185:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
1186:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
1187:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #ifdef __AVR_HAVE_PRPE
1188:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     PR_PRPE &= (uint8_t)~(__AVR_HAVE_PRPE);
1189:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
1190:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
1191:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #ifdef __AVR_HAVE_PRPF
1192:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     PR_PRPF &= (uint8_t)~(__AVR_HAVE_PRPF);
1193:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
1194:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** }
1195:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
1196:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** static __inline void
1197:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** __attribute__ ((__always_inline__))
1198:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** __power_all_disable()
1199:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** {
1200:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #ifdef __AVR_HAVE_PRR
1201:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     PRR |= (uint8_t)(__AVR_HAVE_PRR);
1202:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
1203:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
1204:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #ifdef __AVR_HAVE_PRR0
1205:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     PRR0 |= (uint8_t)(__AVR_HAVE_PRR0);
1206:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
1207:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
1208:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #ifdef __AVR_HAVE_PRR1
1209:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     PRR1 |= (uint8_t)(__AVR_HAVE_PRR1);
1210:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
1211:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
1212:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #ifdef __AVR_HAVE_PRR2
1213:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     PRR2 |= (uint8_t)(__AVR_HAVE_PRR2);
1214:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
1215:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
1216:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #ifdef __AVR_HAVE_PRGEN
1217:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     PR_PRGEN |= (uint8_t)(__AVR_HAVE_PRGEN);
1218:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
1219:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
1220:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #ifdef __AVR_HAVE_PRPA
1221:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     PR_PRPA |= (uint8_t)(__AVR_HAVE_PRPA);
1222:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
1223:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
1224:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #ifdef __AVR_HAVE_PRPB
1225:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     PR_PRPB |= (uint8_t)(__AVR_HAVE_PRPB);
1226:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
1227:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
1228:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #ifdef __AVR_HAVE_PRPC
1229:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     PR_PRPC |= (uint8_t)(__AVR_HAVE_PRPC);
1230:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
1231:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
1232:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #ifdef __AVR_HAVE_PRPD
1233:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     PR_PRPD |= (uint8_t)(__AVR_HAVE_PRPD);
1234:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
1235:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
1236:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #ifdef __AVR_HAVE_PRPE
1237:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     PR_PRPE |= (uint8_t)(__AVR_HAVE_PRPE);
1238:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
1239:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
1240:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #ifdef __AVR_HAVE_PRPF
1241:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     PR_PRPF |= (uint8_t)(__AVR_HAVE_PRPF);
1242:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
1243:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** }
1244:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
1245:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #ifndef __DOXYGEN__
1246:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #ifndef power_all_enable
1247:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_all_enable() __power_all_enable()
1248:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
1249:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
1250:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #ifndef power_all_disable
1251:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #define power_all_disable() __power_all_disable()
1252:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
1253:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif	/* !__DOXYGEN__ */
1254:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
1255:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
1256:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_AT90CAN32__) \
1257:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_AT90CAN64__) \
1258:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_AT90CAN128__) \
1259:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_AT90PWM1__) \
1260:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_AT90PWM2__) \
1261:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_AT90PWM2B__) \
1262:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_AT90PWM3__) \
1263:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_AT90PWM3B__) \
1264:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_AT90PWM81__) \
1265:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_AT90PWM161__) \
1266:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_AT90PWM216__) \
1267:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_AT90PWM316__) \
1268:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_AT90SCR100__) \
1269:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_AT90USB646__) \
1270:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_AT90USB647__) \
1271:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_AT90USB82__) \
1272:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_AT90USB1286__) \
1273:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_AT90USB1287__) \
1274:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_AT90USB162__) \
1275:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATA5505__) \
1276:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATA5272__) \
1277:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega1280__) \
1278:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega1281__) \
1279:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega1284__) \
1280:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega128RFA1__) \
1281:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega1284RFR2__) \
1282:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega128RFR2__) \
1283:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega1284P__) \
1284:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega162__) \
1285:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega164A__) \
1286:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega164P__) \
1287:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega164PA__) \
1288:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega165__) \
1289:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega165A__) \
1290:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega165P__) \
1291:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega165PA__) \
1292:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega168__) \
1293:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega168P__) \
1294:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega168PA__) \
1295:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega169__) \
1296:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega169A__) \
1297:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega169P__) \
1298:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega169PA__) \
1299:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega16U4__) \
1300:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega2560__) \
1301:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega2561__) \
1302:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega2564RFR2__) \
1303:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega256RFR2__) \
1304:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega324A__) \
1305:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega324P__) \
1306:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega325__) \
1307:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega325A__) \
1308:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega325PA__) \
1309:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega3250__) \
1310:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega3250A__) \
1311:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega3250PA__) \
1312:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega328__) \
1313:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega328P__) \
1314:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega329__) \
1315:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega329A__) \
1316:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega329P__) \
1317:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega329PA__) \
1318:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega3290__) \
1319:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega3290A__) \
1320:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega3290PA__) \
1321:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega32C1__) \
1322:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega32M1__) \
1323:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega32U2__) \
1324:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega32U4__) \
1325:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega32U6__) \
1326:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega48__) \
1327:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega48A__) \
1328:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega48PA__) \
1329:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega48P__) \
1330:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega640__) \
1331:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega649P__) \
1332:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega644__) \
1333:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega644A__) \
1334:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega644P__) \
1335:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega644PA__) \
1336:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega645__) \
1337:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega645A__) \
1338:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega645P__) \
1339:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega6450__) \
1340:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega6450A__) \
1341:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega6450P__) \
1342:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega649__) \
1343:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega649A__) \
1344:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega6490__) \
1345:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega6490A__) \
1346:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega6490P__) \
1347:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega644RFR2__) \
1348:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega64RFR2__) \
1349:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega88__) \
1350:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega88P__) \
1351:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega8U2__) \
1352:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega16U2__) \
1353:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega32U2__) \
1354:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATtiny48__) \
1355:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATtiny167__) \
1356:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__DOXYGEN__)
1357:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
1358:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
1359:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** /** \addtogroup avr_power
1360:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
1361:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** Some of the newer AVRs contain a System Clock Prescale Register (CLKPR) that
1362:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** allows you to decrease the system clock frequency and the power consumption
1363:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** when the need for processing power is low.
1364:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** On some earlier AVRs (ATmega103, ATmega64, ATmega128), similar
1365:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** functionality can be achieved through the XTAL Divide Control Register.
1366:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** Below are two macros and an enumerated type that can be used to
1367:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** interface to the Clock Prescale Register or
1368:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** XTAL Divide Control Register.
1369:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
1370:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** \note Not all AVR devices have a clock prescaler. On those devices
1371:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** without a Clock Prescale Register or XTAL Divide Control Register, these
1372:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** macros are not available.
1373:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** */
1374:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
1375:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
1376:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** /** \addtogroup avr_power
1377:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** \code 
1378:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** typedef enum
1379:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** {
1380:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     clock_div_1 = 0,
1381:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     clock_div_2 = 1,
1382:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     clock_div_4 = 2,
1383:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     clock_div_8 = 3,
1384:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     clock_div_16 = 4,
1385:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     clock_div_32 = 5,
1386:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     clock_div_64 = 6,
1387:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     clock_div_128 = 7,
1388:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     clock_div_256 = 8,
1389:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     clock_div_1_rc = 15, // ATmega128RFA1 only
1390:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** } clock_div_t;
1391:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** \endcode
1392:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** Clock prescaler setting enumerations for device using
1393:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** System Clock Prescale Register.
1394:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
1395:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** \code
1396:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** typedef enum
1397:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** {
1398:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     clock_div_1 = 1,
1399:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     clock_div_2 = 2,
1400:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     clock_div_4 = 4,
1401:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     clock_div_8 = 8,
1402:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     clock_div_16 = 16,
1403:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     clock_div_32 = 32,
1404:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     clock_div_64 = 64,
1405:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     clock_div_128 = 128
1406:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** } clock_div_t;
1407:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** \endcode
1408:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** Clock prescaler setting enumerations for device using
1409:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** XTAL Divide Control Register.
1410:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
1411:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** */
1412:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #ifndef __DOXYGEN__
1413:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** typedef enum
1414:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** {
1415:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     clock_div_1 = 0,
1416:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     clock_div_2 = 1,
1417:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     clock_div_4 = 2,
1418:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     clock_div_8 = 3,
1419:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     clock_div_16 = 4,
1420:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     clock_div_32 = 5,
1421:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     clock_div_64 = 6,
1422:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     clock_div_128 = 7,
1423:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     clock_div_256 = 8
1424:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #if defined(__AVR_ATmega128RFA1__) \
1425:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega2564RFR2__) \
1426:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega1284RFR2__) \
1427:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega644RFR2__) \
1428:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega256RFR2__) \
1429:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega128RFR2__) \
1430:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** || defined(__AVR_ATmega64RFR2__)
1431:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     , clock_div_1_rc = 15
1432:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif
1433:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** } clock_div_t;
1434:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
1435:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** static __inline__ void clock_prescale_set(clock_div_t) __attribute__((__always_inline__));
1436:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** #endif	/* !__DOXYGEN__ */
1437:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
1438:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** /**
1439:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****    \ingroup avr_power
1440:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****    \fn clock_prescale_set(clock_div_t x)
1441:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
1442:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** Set the clock prescaler register select bits, selecting a system clock
1443:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** division setting. This function is inlined, even if compiler
1444:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** optimizations are disabled.
1445:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
1446:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** The type of \c x is \c clock_div_t.
1447:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** 
1448:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** \note For device with XTAL Divide Control Register (XDIV), \c x can actually range
1449:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** from 1 to 129. Thus, one does not need to use \c clock_div_t type as argument.
1450:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** */
1451:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** void clock_prescale_set(clock_div_t __x)
1452:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h **** {
1453:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     uint8_t __tmp = _BV(CLKPCE);
1454:/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h ****     __asm__ __volatile__ (
 1455               		.loc 4 1454 0
 1456 0024 40E8      		ldi r20,lo8(-128)
 1457 0026 20E0      		ldi r18,0
 1458               	/* #APP */
 1459               	 ;  1454 "/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/power.h" 1
 1460 0028 0FB6      		in __tmp_reg__,__SREG__
 1461 002a F894      		cli
 1462 002c 4093 6100 		sts 97, r20
 1463 0030 2093 6100 		sts 97, r18
 1464 0034 0FBE      		out __SREG__, __tmp_reg__
 1465               	 ;  0 "" 2
 1466               	/* #NOAPP */
 1467               	.LBE184:
 1468               	.LBE183:
 163:rocketdata.c  **** 	MCUCR = (1 << IVSEL);
 1469               		.loc 1 163 0
 1470 0036 21E0      		ldi r18,lo8(1)
 1471 0038 25BF      		out 0x35,r18
 164:rocketdata.c  **** 	
 1472               		.loc 1 164 0
 1473 003a 32E0      		ldi r19,lo8(2)
 1474 003c 35BF      		out 0x35,r19
 166:rocketdata.c  **** 	CPU_PRESCALE(0); 
 1475               		.loc 1 166 0
 1476 003e 3F9A      		sbi 0x7,7
 1477 0040 549A      		sbi 0xa,4
 1478 0042 559A      		sbi 0xa,5
 167:rocketdata.c  **** 	L_LED_OFF();
 1479               		.loc 1 167 0
 1480 0044 4093 6100 		sts 97,r20
 1481 0048 1092 6100 		sts 97,__zero_reg__
 168:rocketdata.c  **** 	TX_LED_OFF();
 1482               		.loc 1 168 0
 1483 004c 4798      		cbi 0x8,7
 169:rocketdata.c  **** 	RX_LED_OFF();
 1484               		.loc 1 169 0
 1485 004e 5D9A      		sbi 0xb,5
 170:rocketdata.c  **** 	
 1486               		.loc 1 170 0
 1487 0050 5C9A      		sbi 0xb,4
 178:rocketdata.c  **** 	OCR1AL = 250;
 1488               		.loc 1 178 0
 1489 0052 1092 8900 		sts 137,__zero_reg__
 179:rocketdata.c  **** 	TIMSK1 = (1 << OCIE1A);					// enable timer 1 output compare A match interrupt
 1490               		.loc 1 179 0
 1491 0056 4AEF      		ldi r20,lo8(-6)
 1492 0058 4093 8800 		sts 136,r20
 180:rocketdata.c  **** 	TCCR1B = ((1 << CS11) | (1 << CS10));	// 1/64 prescaler on timer 1 input
 1493               		.loc 1 180 0
 1494 005c 3093 6F00 		sts 111,r19
 181:rocketdata.c  **** 	
 1495               		.loc 1 181 0
 1496 0060 33E0      		ldi r19,lo8(3)
 1497 0062 3093 8100 		sts 129,r19
 1498               	.LVL117:
 1499               	.LBB185:
 185:rocketdata.c  **** 	
 1500               		.loc 1 185 0
 1501 0066 E0E0      		ldi r30,0
 1502 0068 F0E0      		ldi r31,0
 1503               	/* #APP */
 1504               	 ;  185 "rocketdata.c" 1
 1505 006a 4591      		lpm r20, Z+
 1506 006c 5491      		lpm r21, Z
 1507               		
 1508               	 ;  0 "" 2
 1509               	.LVL118:
 1510               	/* #NOAPP */
 1511               	.LBE185:
 1512 006e 4F3F      		cpi r20,-1
 1513 0070 5F4F      		sbci r21,-1
 1514 0072 01F0      		breq .L134
 185:rocketdata.c  **** 	
 1515               		.loc 1 185 0 is_stmt 0 discriminator 1
 1516 0074 2093 0000 		sts sketchPresent,r18
 1517               	.L134:
 193:rocketdata.c  **** 		*bootKeyPtr = bootKey;
 1518               		.loc 1 193 0 is_stmt 1
 1519 0078 81FF      		sbrs r24,1
 1520 007a 00C0      		rjmp .L135
 193:rocketdata.c  **** 		*bootKeyPtr = bootKey;
 1521               		.loc 1 193 0 is_stmt 0 discriminator 1
 1522 007c 2091 0000 		lds r18,bootKey
 1523 0080 9217      		cp r25,r18
 1524 0082 01F0      		breq .L135
 194:rocketdata.c  **** 		sei();
 1525               		.loc 1 194 0 is_stmt 1
 1526 0084 2093 0008 		sts 2048,r18
 195:rocketdata.c  **** 		while (RunBootloader) 
 1527               		.loc 1 195 0
 1528               	/* #APP */
 1529               	 ;  195 "rocketdata.c" 1
 1530 0088 7894      		sei
 1531               	 ;  0 "" 2
 1532               	/* #NOAPP */
 1533 008a 8091 0000 		lds r24,RunBootloader
 1534               	.LVL119:
 196:rocketdata.c  **** 		{
 1535               		.loc 1 196 0
 1536 008e 8823      		tst r24
 1537 0090 01F0      		breq .L162
 1538               	.L156:
 198:rocketdata.c  **** 				RunBootloader = false;
 1539               		.loc 1 198 0
 1540 0092 8091 0000 		lds r24,resetTimeout
 1541 0096 9091 0000 		lds r25,resetTimeout+1
 1542 009a 8F3E      		cpi r24,-17
 1543 009c 9240      		sbci r25,2
 1544 009e 00F0      		brlo .L156
 1545               	.L162:
 1546 00a0 1092 0000 		sts RunBootloader,__zero_reg__
 201:rocketdata.c  **** 		*bootKeyPtr = 0;
 1547               		.loc 1 201 0
 1548               	/* #APP */
 1549               	 ;  201 "rocketdata.c" 1
 1550 00a4 F894      		cli
 1551               	 ;  0 "" 2
 202:rocketdata.c  **** 		RunBootloader = true;
 1552               		.loc 1 202 0
 1553               	/* #NOAPP */
 1554 00a6 1092 0008 		sts 2048,__zero_reg__
 203:rocketdata.c  **** 		if (sketchPresent) StartSketch();
 1555               		.loc 1 203 0
 1556 00aa 81E0      		ldi r24,lo8(1)
 1557 00ac 8093 0000 		sts RunBootloader,r24
 1558               	.L163:
 204:rocketdata.c  **** 	} 
 1559               		.loc 1 204 0
 1560 00b0 8091 0000 		lds r24,sketchPresent
 1561 00b4 8823      		tst r24
 1562 00b6 01F0      		breq .L139
 1563               	.L138:
 204:rocketdata.c  **** 	} 
 1564               		.loc 1 204 0 is_stmt 0 discriminator 1
 1565 00b8 0E94 0000 		call StartSketch
 1566               	.LVL120:
 1567 00bc 00C0      		rjmp .L139
 1568               	.LVL121:
 1569               	.L135:
 207:rocketdata.c  **** 		StartSketch();
 1570               		.loc 1 207 0 is_stmt 1
 1571 00be 80FF      		sbrs r24,0
 1572 00c0 00C0      		rjmp .L140
 207:rocketdata.c  **** 		StartSketch();
 1573               		.loc 1 207 0 is_stmt 0 discriminator 1
 1574 00c2 2091 0000 		lds r18,sketchPresent
 1575 00c6 2111      		cpse r18,__zero_reg__
 1576 00c8 00C0      		rjmp .L138
 1577               	.L140:
 212:rocketdata.c  **** 		// If it looks like an "accidental" watchdog reset then start the sketch.
 1578               		.loc 1 212 0 is_stmt 1
 1579 00ca 83FF      		sbrs r24,3
 1580 00cc 00C0      		rjmp .L139
 212:rocketdata.c  **** 		// If it looks like an "accidental" watchdog reset then start the sketch.
 1581               		.loc 1 212 0 is_stmt 0 discriminator 1
 1582 00ce 8091 0000 		lds r24,bootKey
 1583               	.LVL122:
 1584 00d2 9813      		cpse r25,r24
 1585 00d4 00C0      		rjmp .L163
 1586               	.LVL123:
 1587               	.L139:
 220:rocketdata.c  **** 
 1588               		.loc 1 220 0 is_stmt 1
 1589 00d6 0E94 0000 		call USB_Init
 1590               	.LVL124:
 223:rocketdata.c  **** 	
 1591               		.loc 1 223 0
 1592               	/* #APP */
 1593               	 ;  223 "rocketdata.c" 1
 1594 00da 7894      		sei
 1595               	 ;  0 "" 2
 225:rocketdata.c  **** 	
 1596               		.loc 1 225 0
 1597               	/* #NOAPP */
 1598 00dc 1092 0000 		sts Timeout+1,__zero_reg__
 1599 00e0 1092 0000 		sts Timeout,__zero_reg__
 1600               	.LBB186:
 239:rocketdata.c  **** 		p += p;
 1601               		.loc 1 239 0
 1602 00e4 CEEF      		ldi r28,lo8(-2)
 1603               	.L142:
 1604               	.LBE186:
 227:rocketdata.c  **** 	{
 1605               		.loc 1 227 0
 1606 00e6 8091 0000 		lds r24,RunBootloader
 1607 00ea 8823      		tst r24
 1608 00ec 01F0      		breq .L164
 1609               	.LBB187:
 229:rocketdata.c  **** 		USB_USBTask();
 1610               		.loc 1 229 0
 1611 00ee 0E94 0000 		call CDC_Task
 1612               	.LVL125:
 230:rocketdata.c  **** 		/* Time out and start the sketch if one is present */
 1613               		.loc 1 230 0
 1614 00f2 0E94 0000 		call USB_USBTask
 1615               	.LVL126:
 232:rocketdata.c  **** 			RunBootloader = false;
 1616               		.loc 1 232 0
 1617 00f6 8091 0000 		lds r24,Timeout
 1618 00fa 9091 0000 		lds r25,Timeout+1
 1619 00fe 8134      		cpi r24,65
 1620 0100 9F41      		sbci r25,31
 1621 0102 00F0      		brlo .L143
 233:rocketdata.c  **** 			
 1622               		.loc 1 233 0
 1623 0104 1092 0000 		sts RunBootloader,__zero_reg__
 1624               	.L143:
 236:rocketdata.c  **** 		uint8_t p = LLEDPulse >> 8;
 1625               		.loc 1 236 0
 1626 0108 8091 0000 		lds r24,LLEDPulse
 1627 010c 9091 0000 		lds r25,LLEDPulse+1
 1628 0110 0196      		adiw r24,1
 1629 0112 9093 0000 		sts LLEDPulse+1,r25
 1630 0116 8093 0000 		sts LLEDPulse,r24
 237:rocketdata.c  **** 		if (p > 127)
 1631               		.loc 1 237 0
 1632 011a 292F      		mov r18,r25
 1633               	.LVL127:
 238:rocketdata.c  **** 			p = 254-p;
 1634               		.loc 1 238 0
 1635 011c 97FF      		sbrs r25,7
 1636 011e 00C0      		rjmp .L144
 239:rocketdata.c  **** 		p += p;
 1637               		.loc 1 239 0
 1638 0120 2C2F      		mov r18,r28
 1639 0122 291B      		sub r18,r25
 1640               	.LVL128:
 1641               	.L144:
 240:rocketdata.c  **** 		if (((uint8_t)LLEDPulse) > p)
 1642               		.loc 1 240 0
 1643 0124 220F      		lsl r18
 1644               	.LVL129:
 241:rocketdata.c  **** 			L_LED_OFF();
 1645               		.loc 1 241 0
 1646 0126 2817      		cp r18,r24
 1647 0128 00F4      		brsh .L145
 242:rocketdata.c  **** 		else
 1648               		.loc 1 242 0
 1649 012a 4798      		cbi 0x8,7
 1650 012c 00C0      		rjmp .L142
 1651               	.L145:
 244:rocketdata.c  **** 	}
 1652               		.loc 1 244 0
 1653 012e 479A      		sbi 0x8,7
 1654 0130 00C0      		rjmp .L142
 1655               	.LVL130:
 1656               	.L164:
 1657               	.LBE187:
 1658               	.LBB188:
 1659               	.LBB189:
 1660               		.file 5 "LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h"
   1:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** /*
   2:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h ****              LUFA Library
   3:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h ****      Copyright (C) Dean Camera, 2011.
   4:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 
   5:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h ****   dean [at] fourwalledcubicle [dot] com
   6:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h ****            www.lufa-lib.org
   7:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** */
   8:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 
   9:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** /*
  10:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h ****   Copyright 2011  Dean Camera (dean [at] fourwalledcubicle [dot] com)
  11:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 
  12:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h ****   Permission to use, copy, modify, distribute, and sell this
  13:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h ****   software and its documentation for any purpose is hereby granted
  14:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h ****   without fee, provided that the above copyright notice appear in
  15:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h ****   all copies and that both that the copyright notice and this
  16:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h ****   permission notice and warranty disclaimer appear in supporting
  17:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h ****   documentation, and that the name of the author not be used in
  18:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h ****   advertising or publicity pertaining to distribution of the
  19:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h ****   software without specific, written prior permission.
  20:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 
  21:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h ****   The author disclaim all warranties with regard to this
  22:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h ****   software, including all implied warranties of merchantability
  23:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h ****   and fitness.  In no event shall the author be liable for any
  24:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h ****   special, indirect or consequential damages or any damages
  25:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h ****   whatsoever resulting from loss of use, data or profits, whether
  26:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h ****   in an action of contract, negligence or other tortious action,
  27:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h ****   arising out of or in connection with the use or performance of
  28:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h ****   this software.
  29:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** */
  30:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 
  31:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** /** \file
  32:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h ****  *  \brief USB Controller definitions for the AVR8 microcontrollers.
  33:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h ****  *  \copydetails Group_USBManagement_AVR8
  34:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h ****  *
  35:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h ****  *  \note This file should not be included directly. It is automatically included as needed by the 
  36:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h ****  *        dispatch header located in LUFA/Drivers/USB/USB.h.
  37:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h ****  */
  38:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 
  39:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** /** \ingroup Group_USBManagement
  40:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h ****  *  \defgroup Group_USBManagement_AVR8 USB Interface Management (AVR8)
  41:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h ****  *  \brief USB Controller definitions for the AVR8 microcontrollers.
  42:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h ****  *
  43:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h ****  *  Functions, macros, variables, enums and types related to the setup and management of the USB in
  44:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h ****  *
  45:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h ****  *  @{
  46:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h ****  */
  47:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 
  48:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** #ifndef __USBCONTROLLER_AVR8_H__
  49:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** #define __USBCONTROLLER_AVR8_H__
  50:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 
  51:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 	/* Includes: */
  52:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 		#include "../../../../Common/Common.h"
  53:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 		#include "../USBMode.h"
  54:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 		#include "../Events.h"
  55:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 		#include "../USBTask.h"
  56:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 		#include "../USBInterrupt.h"
  57:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 
  58:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 		#if defined(USB_CAN_BE_HOST) || defined(__DOXYGEN__)
  59:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 			#include "../Host.h"
  60:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 			#include "../OTG.h"
  61:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 			#include "../Pipe.h"
  62:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 			#include "../HostStandardReq.h"
  63:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 			#include "../PipeStream.h"
  64:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 		#endif
  65:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 
  66:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 		#if defined(USB_CAN_BE_DEVICE) || defined(__DOXYGEN__)
  67:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 			#include "../Device.h"
  68:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 			#include "../Endpoint.h"
  69:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 			#include "../DeviceStandardReq.h"
  70:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 			#include "../EndpointStream.h"
  71:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 		#endif
  72:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 
  73:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 	/* Enable C linkage for C++ Compilers: */
  74:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 		#if defined(__cplusplus)
  75:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 			extern "C" {
  76:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 		#endif
  77:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 
  78:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 	/* Preprocessor Checks and Defines: */
  79:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 		#if !defined(__INCLUDE_FROM_USB_DRIVER)
  80:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 			#error Do not include this file directly. Include LUFA/Drivers/USB/USB.h instead.
  81:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 		#endif
  82:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 
  83:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 		#if !defined(F_USB)
  84:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 			#error F_USB is not defined. You must define F_USB to the frequency of the unprescaled USB contr
  85:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 		#endif
  86:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 
  87:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 		#if (F_USB == 8000000)
  88:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 			#if (defined(__AVR_AT90USB82__) || defined(__AVR_AT90USB162__) || \
  89:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 			     defined(__AVR_ATmega8U2__) || defined(__AVR_ATmega16U2__) || \
  90:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 			     defined(__AVR_ATmega32U2__))
  91:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 				#define USB_PLL_PSC                0
  92:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 			#elif (defined(__AVR_ATmega16U4__) || defined(__AVR_ATmega32U4__))
  93:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 				#define USB_PLL_PSC                0
  94:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 			#elif (defined(__AVR_AT90USB646__)  || defined(__AVR_AT90USB1286__) || defined(__AVR_ATmega32U6_
  95:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 				#define USB_PLL_PSC                ((1 << PLLP1) | (1 << PLLP0))
  96:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 			#elif (defined(__AVR_AT90USB647__)  || defined(__AVR_AT90USB1287__))
  97:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 				#define USB_PLL_PSC                ((1 << PLLP1) | (1 << PLLP0))
  98:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 			#endif
  99:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 		#elif (F_USB == 16000000)
 100:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 			#if (defined(__AVR_AT90USB82__) || defined(__AVR_AT90USB162__) || \
 101:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 			     defined(__AVR_ATmega8U2__) || defined(__AVR_ATmega16U2__) || \
 102:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 			     defined(__AVR_ATmega32U2__))
 103:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 				#define USB_PLL_PSC                (1 << PLLP0)
 104:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 			#elif (defined(__AVR_ATmega16U4__) || defined(__AVR_ATmega32U4__))
 105:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 				#define USB_PLL_PSC                (1 << PINDIV)
 106:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 			#elif (defined(__AVR_AT90USB646__) || defined(__AVR_AT90USB647__) || defined(__AVR_ATmega32U6__)
 107:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 				#define USB_PLL_PSC                ((1 << PLLP2) | (1 << PLLP1))
 108:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 			#elif (defined(__AVR_AT90USB1286__) || defined(__AVR_AT90USB1287__))
 109:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 				#define USB_PLL_PSC                ((1 << PLLP2) | (1 << PLLP0))
 110:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 			#endif
 111:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 		#endif
 112:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 
 113:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 		#if !defined(USB_PLL_PSC)
 114:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 			#error No PLL prescale value available for chosen F_USB value and AVR model.
 115:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 		#endif
 116:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 
 117:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 	/* Public Interface - May be used in end-application: */
 118:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 		/* Macros: */
 119:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 			/** \name USB Controller Option Masks */
 120:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 			//@{
 121:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 			/** Regulator disable option mask for \ref USB_Init(). This indicates that the internal 3.3V USB
 122:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 			 *  regulator should be disabled and the AVR's VCC level used for the data pads.
 123:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 			 *
 124:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 			 *  \note See USB AVR data sheet for more information on the internal pad regulator.
 125:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 			 */
 126:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 			#define USB_OPT_REG_DISABLED               (1 << 1)
 127:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 
 128:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 			/** Regulator enable option mask for \ref USB_Init(). This indicates that the internal 3.3V USB 
 129:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 			 *  regulator should be enabled to regulate the data pin voltages from the VBUS level down to a 
 130:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 			 *  the range allowable by the USB standard.
 131:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 			 *
 132:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 			 *  \note See USB AVR data sheet for more information on the internal pad regulator.
 133:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 			 */
 134:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 			#define USB_OPT_REG_ENABLED                (0 << 1)
 135:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 
 136:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 			/** Manual PLL control option mask for \ref USB_Init(). This indicates to the library that the u
 137:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 			 *  will take full responsibility for controlling the AVR's PLL (used to generate the high frequ
 138:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 			 *  that the USB controller requires) and ensuring that it is locked at the correct frequency fo
 139:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 			 */
 140:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 			#define USB_OPT_MANUAL_PLL                 (1 << 2)
 141:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 
 142:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 			/** Automatic PLL control option mask for \ref USB_Init(). This indicates to the library that th
 143:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 			 *  take full responsibility for controlling the AVR's PLL (used to generate the high frequency 
 144:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 			 *  that the USB controller requires) and ensuring that it is locked at the correct frequency fo
 145:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 			 */
 146:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 			#define USB_OPT_AUTO_PLL                   (0 << 2)
 147:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 			//@}
 148:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 
 149:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 			#if !defined(USB_STREAM_TIMEOUT_MS) || defined(__DOXYGEN__)
 150:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 				/** Constant for the maximum software timeout period of the USB data stream transfer functions
 151:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 				 *  (both control and standard) when in either device or host mode. If the next packet of a str
 152:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 				 *  is not received or acknowledged within this time period, the stream function will fail.
 153:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 				 *
 154:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 				 *  This value may be overridden in the user project makefile as the value of the
 155:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 				 *  \ref USB_STREAM_TIMEOUT_MS token, and passed to the compiler using the -D switch.
 156:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 				 */
 157:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 				#define USB_STREAM_TIMEOUT_MS       100
 158:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 			#endif
 159:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 
 160:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 		/* Inline Functions: */
 161:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 			#if defined(USB_SERIES_4_AVR) || defined(USB_SERIES_6_AVR) || defined(USB_SERIES_7_AVR) || defin
 162:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 				/** Determines if the VBUS line is currently high (i.e. the USB host is supplying power).
 163:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 				 *
 164:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 				 *  \note This function is not available on some AVR models which do not support hardware VBUS 
 165:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 				 *
 166:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 				 *  \return Boolean \c true if the VBUS line is currently detecting power from a host, \c false
 167:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 				 */
 168:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 				static inline bool USB_VBUS_GetStatus(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
 169:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 				static inline bool USB_VBUS_GetStatus(void)
 170:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 				{
 171:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 					return ((USBSTA & (1 << VBUS)) ? true : false);
 172:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 				}
 173:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 			#endif
 174:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 
 175:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 			/** Detaches the device from the USB bus. This has the effect of removing the device from any
 176:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 			 *  attached host, ceasing USB communications. If no host is present, this prevents any host fro
 177:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 			 *  enumerating the device once attached until \ref USB_Attach() is called.
 178:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 			 */
 179:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 			static inline void USB_Detach(void) ATTR_ALWAYS_INLINE;
 180:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 			static inline void USB_Detach(void)
 181:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 			{
 182:LUFA-111009/LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.h **** 				UDCON  |=  (1 << DETACH);
 1661               		.loc 5 182 0
 1662 0132 8091 E000 		lds r24,224
 1663 0136 8160      		ori r24,lo8(1)
 1664 0138 8093 E000 		sts 224,r24
 1665               	.LBE189:
 1666               	.LBE188:
 251:rocketdata.c  **** }
 1667               		.loc 1 251 0
 1668 013c 0E94 0000 		call StartSketch
 1669               	.LVL131:
 252:rocketdata.c  **** 
 1670               		.loc 1 252 0
 1671 0140 80E0      		ldi r24,0
 1672 0142 90E0      		ldi r25,0
 1673               	/* epilogue start */
 1674 0144 CF91      		pop r28
 1675 0146 0895      		ret
 1676               		.cfi_endproc
 1677               	.LFE100:
 1679               		.comm	LLEDPulse,2,1
 1680               	.global	bootKeyPtr
 1681               		.section	.rodata
 1684               	bootKeyPtr:
 1685 0000 0008      		.word	2048
 1686               	.global	bootKey
 1687               		.data
 1690               	bootKey:
 1691 0000 77        		.byte	119
 1692               	.global	resetTimeout
 1693               		.section .bss
 1696               	resetTimeout:
 1697 0000 0000      		.zero	2
 1698               	.global	Timeout
 1701               	Timeout:
 1702 0002 0000      		.zero	2
 1703               	.global	RxLEDPulse
 1706               	RxLEDPulse:
 1707 0004 0000      		.zero	2
 1708               	.global	TxLEDPulse
 1711               	TxLEDPulse:
 1712 0006 0000      		.zero	2
 1713               		.local	sketchPresent
 1714               		.comm	sketchPresent,1,1
 1715               		.data
 1718               	RunBootloader:
 1719 0001 01        		.byte	1
 1720               		.local	CurrAddress
 1721               		.comm	CurrAddress,4,1
 1724               	LineEncoding:
 1725 0002 00        		.byte	0
 1726 0003 00        		.byte	0
 1727 0004 00        		.byte	0
 1728 0005 00        		.byte	0
 1729 0006 00        		.byte	0
 1730 0007 00        		.byte	0
 1731 0008 08        		.byte	8
 1732               		.text
 1733               	.Letext0:
 1734               		.file 6 "/usr/local/Cellar/avr-gcc/4.9.3/avr/include/stdint.h"
 1735               		.file 7 "LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../StdRequestType.h"
 1736               		.file 8 "LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../Device.h"
 1737               		.file 9 "LUFA-111009/LUFA/Drivers/USB/Class/Device/../Common/CDC.h"
 1738               		.file 10 "LUFA-111009/LUFA/Drivers/USB/Core/USBTask.h"
 1739               		.file 11 "LUFA-111009/LUFA/Drivers/USB/Core/AVR8/../AVR8/EndpointStream_AVR8.h"
 1740               		.file 12 "/usr/local/Cellar/avr-gcc/4.9.3/avr/include/avr/eeprom.h"
DEFINED SYMBOLS
                            *ABS*:0000000000000000 rocketdata.c
/var/folders/3q/k8wxkc617931kmc7mm11b3gc0000gn/T//ccxJMbCu.s:2      *ABS*:000000000000003e __SP_H__
/var/folders/3q/k8wxkc617931kmc7mm11b3gc0000gn/T//ccxJMbCu.s:3      *ABS*:000000000000003d __SP_L__
/var/folders/3q/k8wxkc617931kmc7mm11b3gc0000gn/T//ccxJMbCu.s:4      *ABS*:000000000000003f __SREG__
/var/folders/3q/k8wxkc617931kmc7mm11b3gc0000gn/T//ccxJMbCu.s:5      *ABS*:0000000000000000 __tmp_reg__
/var/folders/3q/k8wxkc617931kmc7mm11b3gc0000gn/T//ccxJMbCu.s:6      *ABS*:0000000000000001 __zero_reg__
/var/folders/3q/k8wxkc617931kmc7mm11b3gc0000gn/T//ccxJMbCu.s:12     .text.FetchNextCommandByte:0000000000000000 FetchNextCommandByte
/var/folders/3q/k8wxkc617931kmc7mm11b3gc0000gn/T//ccxJMbCu.s:78     .text.WriteNextResponseByte:0000000000000000 WriteNextResponseByte
/var/folders/3q/k8wxkc617931kmc7mm11b3gc0000gn/T//ccxJMbCu.s:1711   .bss:0000000000000006 TxLEDPulse
/var/folders/3q/k8wxkc617931kmc7mm11b3gc0000gn/T//ccxJMbCu.s:152    .text.StartSketch:0000000000000000 StartSketch
/var/folders/3q/k8wxkc617931kmc7mm11b3gc0000gn/T//ccxJMbCu.s:194    .text.__vector_17:0000000000000000 __vector_17
/var/folders/3q/k8wxkc617931kmc7mm11b3gc0000gn/T//ccxJMbCu.s:1706   .bss:0000000000000004 RxLEDPulse
/var/folders/3q/k8wxkc617931kmc7mm11b3gc0000gn/T//ccxJMbCu.s:1696   .bss:0000000000000000 resetTimeout
/var/folders/3q/k8wxkc617931kmc7mm11b3gc0000gn/T//ccxJMbCu.s:1701   .bss:0000000000000002 Timeout
/var/folders/3q/k8wxkc617931kmc7mm11b3gc0000gn/T//ccxJMbCu.s:313    .text.EVENT_USB_Device_ConfigurationChanged:0000000000000000 EVENT_USB_Device_ConfigurationChanged
/var/folders/3q/k8wxkc617931kmc7mm11b3gc0000gn/T//ccxJMbCu.s:356    .text.EVENT_USB_Device_ControlRequest:0000000000000000 EVENT_USB_Device_ControlRequest
/var/folders/3q/k8wxkc617931kmc7mm11b3gc0000gn/T//ccxJMbCu.s:1724   .data:0000000000000002 LineEncoding
/var/folders/3q/k8wxkc617931kmc7mm11b3gc0000gn/T//ccxJMbCu.s:441    .text.CDC_Task:0000000000000000 CDC_Task
/var/folders/3q/k8wxkc617931kmc7mm11b3gc0000gn/T//ccxJMbCu.s:1714   .bss:0000000000000009 CurrAddress
/var/folders/3q/k8wxkc617931kmc7mm11b3gc0000gn/T//ccxJMbCu.s:1410   .text.startup.main:0000000000000000 main
                             .bss:0000000000000008 sketchPresent
/var/folders/3q/k8wxkc617931kmc7mm11b3gc0000gn/T//ccxJMbCu.s:1690   .data:0000000000000000 bootKey
/var/folders/3q/k8wxkc617931kmc7mm11b3gc0000gn/T//ccxJMbCu.s:1718   .data:0000000000000001 RunBootloader
                            *COM*:0000000000000002 LLEDPulse
/var/folders/3q/k8wxkc617931kmc7mm11b3gc0000gn/T//ccxJMbCu.s:1684   .rodata:0000000000000000 bootKeyPtr

UNDEFINED SYMBOLS
Endpoint_ConfigureEndpoint_Prv
USB_ControlRequest
Endpoint_Write_Control_Stream_LE
Endpoint_Read_Control_Stream_LE
eeprom_read_byte
eeprom_write_byte
USB_Init
USB_USBTask
__do_copy_data
__do_clear_bss
