$date
	Tue May 14 19:45:31 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module compare_tb $end
$scope module Johnson $end
$var wire 8 ! a [7:0] $end
$var wire 8 " b [7:0] $end
$var wire 4 # ctrl [3:0] $end
$var wire 1 $ overflow $end
$var reg 8 % s [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b101 %
z$
b10 #
b0 "
b101 !
$end
#50
b11111011 %
b1 "
b11111011 !
#100
b0 %
b10 "
b0 !
#150
b1111111 %
b11111111 "
b1111111 !
#200
b110 %
b11 #
b0 "
b101 !
#250
b11111100 %
b1 "
b11111011 !
#300
b1 %
b10 "
b0 !
#350
b10000000 %
b11111111 "
b1111111 !
#400
b100 %
b100 #
b0 "
b101 !
#450
b11111010 %
b1 "
b11111011 !
#500
b11111111 %
b10 "
b0 !
#550
b1111110 %
b11111111 "
b1111111 !
#600
b101 %
b101 #
b0 "
b101 !
#650
b11111010 %
b1 "
b11111011 !
#700
b1111111 %
b0 "
b1111111 !
#750
b1 "
b10000000 !
#800
b11111010 %
b110 #
b0 "
b101 !
#850
b100 %
b1 "
b11111011 !
#900
b11111101 %
b10 "
b0 !
#950
b0 %
b11111111 "
b1111111 !
#1000
b101 %
b111 #
b0 "
b101 !
#1050
b11111010 %
b1 "
b11111011 !
#1100
b10 %
b10 "
b0 !
#1150
b10000000 %
b11111111 "
b1111111 !
#1200
b11111010 %
b1000 #
b0 "
b101 !
#1250
b101 %
b1 "
b11111011 !
#1300
b11111101 %
b10 "
b0 !
#1350
b1111111 %
b11111111 "
b1111111 !
#1400
b1 %
b1001 #
b0 "
b101 !
#1450
b1 "
b11111011 !
#1500
b0 %
b10 "
b0 !
#1550
b11111111 "
b1111111 !
#1600
b1010 #
b0 "
b101 !
#1650
b1 "
b11111011 !
#1700
b1 %
b10 "
b0 !
#1750
b11111111 "
b1111111 !
#1800
b1011 #
b101 "
b101 !
#1850
b11111011 "
b11111011 !
#1900
b0 %
b10 "
b0 !
#1950
b11111111 "
b1111111 !
#2000
