#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002783d319f80 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000002783d578630_0 .net "PC", 31 0, L_000002783d5ffba0;  1 drivers
v000002783d5786d0_0 .net "cycles_consumed", 31 0, v000002783d579e90_0;  1 drivers
v000002783d578770_0 .var "input_clk", 0 0;
v000002783d578bd0_0 .var "rst", 0 0;
S_000002783d3296a0 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000002783d319f80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000002783d4bcea0 .functor NOR 1, v000002783d578770_0, v000002783d569780_0, C4<0>, C4<0>;
L_000002783d4bcff0 .functor AND 1, v000002783d54f4e0_0, v000002783d54f1c0_0, C4<1>, C4<1>;
L_000002783d4bbe00 .functor AND 1, L_000002783d4bcff0, L_000002783d5793f0, C4<1>, C4<1>;
L_000002783d4bc5e0 .functor AND 1, v000002783d53ec40_0, v000002783d53e380_0, C4<1>, C4<1>;
L_000002783d4bc730 .functor AND 1, L_000002783d4bc5e0, L_000002783d579490, C4<1>, C4<1>;
L_000002783d4bcf80 .functor AND 1, v000002783d5695a0_0, v000002783d569d20_0, C4<1>, C4<1>;
L_000002783d4bd290 .functor AND 1, L_000002783d4bcf80, L_000002783d579530, C4<1>, C4<1>;
L_000002783d4bd300 .functor AND 1, v000002783d54f4e0_0, v000002783d54f1c0_0, C4<1>, C4<1>;
L_000002783d4bd370 .functor AND 1, L_000002783d4bd300, L_000002783d5797b0, C4<1>, C4<1>;
L_000002783d4bb7e0 .functor AND 1, v000002783d53ec40_0, v000002783d53e380_0, C4<1>, C4<1>;
L_000002783d4bb9a0 .functor AND 1, L_000002783d4bb7e0, L_000002783d579850, C4<1>, C4<1>;
L_000002783d4bc7a0 .functor AND 1, v000002783d5695a0_0, v000002783d569d20_0, C4<1>, C4<1>;
L_000002783d4bbf50 .functor AND 1, L_000002783d4bc7a0, L_000002783d5798f0, C4<1>, C4<1>;
L_000002783d585300 .functor NOT 1, L_000002783d4bcea0, C4<0>, C4<0>, C4<0>;
L_000002783d585060 .functor NOT 1, L_000002783d4bcea0, C4<0>, C4<0>, C4<0>;
L_000002783d5eb1c0 .functor NOT 1, L_000002783d4bcea0, C4<0>, C4<0>, C4<0>;
L_000002783d5ebb60 .functor NOT 1, L_000002783d4bcea0, C4<0>, C4<0>, C4<0>;
L_000002783d5ebe00 .functor NOT 1, L_000002783d4bcea0, C4<0>, C4<0>, C4<0>;
L_000002783d5ffba0 .functor BUFZ 32, v000002783d5675c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002783d56b760_0 .net "EX1_ALU_OPER1", 31 0, L_000002783d585d10;  1 drivers
v000002783d56b8a0_0 .net "EX1_ALU_OPER2", 31 0, L_000002783d5eb8c0;  1 drivers
v000002783d56b080_0 .net "EX1_PC", 31 0, v000002783d54d1e0_0;  1 drivers
v000002783d56cfc0_0 .net "EX1_PFC", 31 0, v000002783d54ee00_0;  1 drivers
v000002783d56cb60_0 .net "EX1_PFC_to_IF", 31 0, L_000002783d57e7b0;  1 drivers
v000002783d56d060_0 .net "EX1_forward_to_B", 31 0, v000002783d54ca60_0;  1 drivers
v000002783d56c3e0_0 .net "EX1_is_beq", 0 0, v000002783d54c9c0_0;  1 drivers
v000002783d56d240_0 .net "EX1_is_bne", 0 0, v000002783d54e2c0_0;  1 drivers
v000002783d56b3a0_0 .net "EX1_is_jal", 0 0, v000002783d54db40_0;  1 drivers
v000002783d56c020_0 .net "EX1_is_jr", 0 0, v000002783d54e360_0;  1 drivers
v000002783d56cac0_0 .net "EX1_is_oper2_immed", 0 0, v000002783d54df00_0;  1 drivers
v000002783d56bf80_0 .net "EX1_memread", 0 0, v000002783d54dfa0_0;  1 drivers
v000002783d56d100_0 .net "EX1_memwrite", 0 0, v000002783d54eea0_0;  1 drivers
v000002783d56cca0_0 .net "EX1_opcode", 11 0, v000002783d54e400_0;  1 drivers
v000002783d56d1a0_0 .net "EX1_predicted", 0 0, v000002783d54d280_0;  1 drivers
v000002783d56b6c0_0 .net "EX1_rd_ind", 4 0, v000002783d54c920_0;  1 drivers
v000002783d56cc00_0 .net "EX1_rd_indzero", 0 0, v000002783d54dd20_0;  1 drivers
v000002783d56b580_0 .net "EX1_regwrite", 0 0, v000002783d54d3c0_0;  1 drivers
v000002783d56cd40_0 .net "EX1_rs1", 31 0, v000002783d54eae0_0;  1 drivers
v000002783d56c980_0 .net "EX1_rs1_ind", 4 0, v000002783d54e9a0_0;  1 drivers
v000002783d56b940_0 .net "EX1_rs2", 31 0, v000002783d54dc80_0;  1 drivers
v000002783d56c0c0_0 .net "EX1_rs2_ind", 4 0, v000002783d54ea40_0;  1 drivers
v000002783d56b4e0_0 .net "EX1_rs2_out", 31 0, L_000002783d5eb460;  1 drivers
v000002783d56c160_0 .net "EX2_ALU_OPER1", 31 0, v000002783d54fda0_0;  1 drivers
v000002783d56c520_0 .net "EX2_ALU_OPER2", 31 0, v000002783d54ff80_0;  1 drivers
v000002783d56b800_0 .net "EX2_ALU_OUT", 31 0, L_000002783d57f390;  1 drivers
v000002783d56cde0_0 .net "EX2_PC", 31 0, v000002783d54fa80_0;  1 drivers
v000002783d56aae0_0 .net "EX2_PFC_to_IF", 31 0, v000002783d54fbc0_0;  1 drivers
v000002783d56acc0_0 .net "EX2_forward_to_B", 31 0, v000002783d54f620_0;  1 drivers
v000002783d56bda0_0 .net "EX2_is_beq", 0 0, v000002783d550660_0;  1 drivers
v000002783d56ce80_0 .net "EX2_is_bne", 0 0, v000002783d550700_0;  1 drivers
v000002783d56b260_0 .net "EX2_is_jal", 0 0, v000002783d5503e0_0;  1 drivers
v000002783d56ab80_0 .net "EX2_is_jr", 0 0, v000002783d5507a0_0;  1 drivers
v000002783d56c2a0_0 .net "EX2_is_oper2_immed", 0 0, v000002783d54f6c0_0;  1 drivers
v000002783d56ba80_0 .net "EX2_memread", 0 0, v000002783d54fc60_0;  1 drivers
v000002783d56c5c0_0 .net "EX2_memwrite", 0 0, v000002783d54fd00_0;  1 drivers
v000002783d56bb20_0 .net "EX2_opcode", 11 0, v000002783d54f120_0;  1 drivers
v000002783d56ac20_0 .net "EX2_predicted", 0 0, v000002783d550160_0;  1 drivers
v000002783d56be40_0 .net "EX2_rd_ind", 4 0, v000002783d550200_0;  1 drivers
v000002783d56cf20_0 .net "EX2_rd_indzero", 0 0, v000002783d54f1c0_0;  1 drivers
v000002783d56b9e0_0 .net "EX2_regwrite", 0 0, v000002783d54f4e0_0;  1 drivers
v000002783d56ad60_0 .net "EX2_rs1", 31 0, v000002783d5502a0_0;  1 drivers
v000002783d56bbc0_0 .net "EX2_rs1_ind", 4 0, v000002783d54f300_0;  1 drivers
v000002783d56b620_0 .net "EX2_rs2_ind", 4 0, v000002783d54f3a0_0;  1 drivers
v000002783d56bc60_0 .net "EX2_rs2_out", 31 0, v000002783d54f440_0;  1 drivers
v000002783d56c200_0 .net "ID_INST", 31 0, v000002783d558e10_0;  1 drivers
v000002783d56bd00_0 .net "ID_PC", 31 0, v000002783d558eb0_0;  1 drivers
v000002783d56c700_0 .net "ID_PFC_to_EX", 31 0, L_000002783d57b970;  1 drivers
v000002783d56bee0_0 .net "ID_PFC_to_IF", 31 0, L_000002783d57c050;  1 drivers
v000002783d56c7a0_0 .net "ID_forward_to_B", 31 0, L_000002783d57b3d0;  1 drivers
v000002783d56ae00_0 .net "ID_is_beq", 0 0, L_000002783d57a9d0;  1 drivers
v000002783d56c840_0 .net "ID_is_bne", 0 0, L_000002783d57ad90;  1 drivers
v000002783d56c8e0_0 .net "ID_is_j", 0 0, L_000002783d57d9f0;  1 drivers
v000002783d56aea0_0 .net "ID_is_jal", 0 0, L_000002783d57f570;  1 drivers
v000002783d56af40_0 .net "ID_is_jr", 0 0, L_000002783d57b010;  1 drivers
v000002783d56afe0_0 .net "ID_is_oper2_immed", 0 0, L_000002783d584b20;  1 drivers
v000002783d56b120_0 .net "ID_memread", 0 0, L_000002783d57d090;  1 drivers
v000002783d56b1c0_0 .net "ID_memwrite", 0 0, L_000002783d57e350;  1 drivers
v000002783d56ca20_0 .net "ID_opcode", 11 0, v000002783d567200_0;  1 drivers
v000002783d56b300_0 .net "ID_predicted", 0 0, v000002783d551610_0;  1 drivers
v000002783d56d6a0_0 .net "ID_rd_ind", 4 0, v000002783d5677a0_0;  1 drivers
v000002783d56d740_0 .net "ID_regwrite", 0 0, L_000002783d57ddb0;  1 drivers
v000002783d56d880_0 .net "ID_rs1", 31 0, v000002783d556750_0;  1 drivers
v000002783d56d7e0_0 .net "ID_rs1_ind", 4 0, v000002783d566760_0;  1 drivers
v000002783d56d600_0 .net "ID_rs2", 31 0, v000002783d5580f0_0;  1 drivers
v000002783d56d920_0 .net "ID_rs2_ind", 4 0, v000002783d5673e0_0;  1 drivers
v000002783d56d9c0_0 .net "IF_INST", 31 0, L_000002783d5858b0;  1 drivers
v000002783d56d2e0_0 .net "IF_pc", 31 0, v000002783d5675c0_0;  1 drivers
v000002783d56d380_0 .net "MEM_ALU_OUT", 31 0, v000002783d53f320_0;  1 drivers
v000002783d56d420_0 .net "MEM_Data_mem_out", 31 0, v000002783d568b00_0;  1 drivers
v000002783d56d4c0_0 .net "MEM_memread", 0 0, v000002783d53ece0_0;  1 drivers
v000002783d56d560_0 .net "MEM_memwrite", 0 0, v000002783d53f1e0_0;  1 drivers
v000002783d57a2f0_0 .net "MEM_opcode", 11 0, v000002783d53f780_0;  1 drivers
v000002783d57a070_0 .net "MEM_rd_ind", 4 0, v000002783d53e1a0_0;  1 drivers
v000002783d579b70_0 .net "MEM_rd_indzero", 0 0, v000002783d53e380_0;  1 drivers
v000002783d578ef0_0 .net "MEM_regwrite", 0 0, v000002783d53ec40_0;  1 drivers
v000002783d579f30_0 .net "MEM_rs2", 31 0, v000002783d53da20_0;  1 drivers
v000002783d579990_0 .net "PC", 31 0, L_000002783d5ffba0;  alias, 1 drivers
v000002783d578f90_0 .net "STALL_ID1_FLUSH", 0 0, v000002783d552510_0;  1 drivers
v000002783d579a30_0 .net "STALL_ID2_FLUSH", 0 0, v000002783d5519d0_0;  1 drivers
v000002783d578db0_0 .net "STALL_IF_FLUSH", 0 0, v000002783d553eb0_0;  1 drivers
v000002783d579fd0_0 .net "WB_ALU_OUT", 31 0, v000002783d569460_0;  1 drivers
v000002783d578810_0 .net "WB_Data_mem_out", 31 0, v000002783d569a00_0;  1 drivers
v000002783d579cb0_0 .net "WB_memread", 0 0, v000002783d569000_0;  1 drivers
v000002783d57a610_0 .net "WB_rd_ind", 4 0, v000002783d569500_0;  1 drivers
v000002783d57a1b0_0 .net "WB_rd_indzero", 0 0, v000002783d569d20_0;  1 drivers
v000002783d57a390_0 .net "WB_regwrite", 0 0, v000002783d5695a0_0;  1 drivers
v000002783d5788b0_0 .net "Wrong_prediction", 0 0, L_000002783d5ebcb0;  1 drivers
v000002783d578950_0 .net *"_ivl_1", 0 0, L_000002783d4bcff0;  1 drivers
v000002783d5790d0_0 .net *"_ivl_13", 0 0, L_000002783d4bcf80;  1 drivers
v000002783d5789f0_0 .net *"_ivl_14", 0 0, L_000002783d579530;  1 drivers
v000002783d57a570_0 .net *"_ivl_19", 0 0, L_000002783d4bd300;  1 drivers
v000002783d579c10_0 .net *"_ivl_2", 0 0, L_000002783d5793f0;  1 drivers
v000002783d578a90_0 .net *"_ivl_20", 0 0, L_000002783d5797b0;  1 drivers
v000002783d57a4d0_0 .net *"_ivl_25", 0 0, L_000002783d4bb7e0;  1 drivers
v000002783d579d50_0 .net *"_ivl_26", 0 0, L_000002783d579850;  1 drivers
v000002783d578b30_0 .net *"_ivl_31", 0 0, L_000002783d4bc7a0;  1 drivers
v000002783d578450_0 .net *"_ivl_32", 0 0, L_000002783d5798f0;  1 drivers
v000002783d57a110_0 .net *"_ivl_40", 31 0, L_000002783d57ee90;  1 drivers
L_000002783d5a0c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002783d579210_0 .net *"_ivl_43", 26 0, L_000002783d5a0c58;  1 drivers
L_000002783d5a0ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002783d57a6b0_0 .net/2u *"_ivl_44", 31 0, L_000002783d5a0ca0;  1 drivers
v000002783d5795d0_0 .net *"_ivl_52", 31 0, L_000002783d5f2950;  1 drivers
L_000002783d5a0d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002783d57a750_0 .net *"_ivl_55", 26 0, L_000002783d5a0d30;  1 drivers
L_000002783d5a0d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002783d579df0_0 .net/2u *"_ivl_56", 31 0, L_000002783d5a0d78;  1 drivers
v000002783d579ad0_0 .net *"_ivl_7", 0 0, L_000002783d4bc5e0;  1 drivers
v000002783d57a250_0 .net *"_ivl_8", 0 0, L_000002783d579490;  1 drivers
v000002783d57a430_0 .net "alu_selA", 1 0, L_000002783d579670;  1 drivers
v000002783d579030_0 .net "alu_selB", 1 0, L_000002783d57b470;  1 drivers
v000002783d578310_0 .net "clk", 0 0, L_000002783d4bcea0;  1 drivers
v000002783d579e90_0 .var "cycles_consumed", 31 0;
v000002783d579170_0 .net "exhaz", 0 0, L_000002783d4bc730;  1 drivers
v000002783d578c70_0 .net "exhaz2", 0 0, L_000002783d4bb9a0;  1 drivers
v000002783d57a7f0_0 .net "hlt", 0 0, v000002783d569780_0;  1 drivers
v000002783d578090_0 .net "idhaz", 0 0, L_000002783d4bbe00;  1 drivers
v000002783d578d10_0 .net "idhaz2", 0 0, L_000002783d4bd370;  1 drivers
v000002783d578130_0 .net "if_id_write", 0 0, v000002783d555030_0;  1 drivers
v000002783d5781d0_0 .net "input_clk", 0 0, v000002783d578770_0;  1 drivers
v000002783d578e50_0 .net "is_branch_and_taken", 0 0, L_000002783d585610;  1 drivers
v000002783d579710_0 .net "memhaz", 0 0, L_000002783d4bd290;  1 drivers
v000002783d5792b0_0 .net "memhaz2", 0 0, L_000002783d4bbf50;  1 drivers
v000002783d578270_0 .net "pc_src", 2 0, L_000002783d57c730;  1 drivers
v000002783d5783b0_0 .net "pc_write", 0 0, v000002783d555350_0;  1 drivers
v000002783d579350_0 .net "rst", 0 0, v000002783d578bd0_0;  1 drivers
v000002783d5784f0_0 .net "store_rs2_forward", 1 0, L_000002783d57c550;  1 drivers
v000002783d578590_0 .net "wdata_to_reg_file", 31 0, L_000002783d5ffd60;  1 drivers
E_000002783d4db380/0 .event negedge, v000002783d552790_0;
E_000002783d4db380/1 .event posedge, v000002783d53dd40_0;
E_000002783d4db380 .event/or E_000002783d4db380/0, E_000002783d4db380/1;
L_000002783d5793f0 .cmp/eq 5, v000002783d550200_0, v000002783d54e9a0_0;
L_000002783d579490 .cmp/eq 5, v000002783d53e1a0_0, v000002783d54e9a0_0;
L_000002783d579530 .cmp/eq 5, v000002783d569500_0, v000002783d54e9a0_0;
L_000002783d5797b0 .cmp/eq 5, v000002783d550200_0, v000002783d54ea40_0;
L_000002783d579850 .cmp/eq 5, v000002783d53e1a0_0, v000002783d54ea40_0;
L_000002783d5798f0 .cmp/eq 5, v000002783d569500_0, v000002783d54ea40_0;
L_000002783d57ee90 .concat [ 5 27 0 0], v000002783d5677a0_0, L_000002783d5a0c58;
L_000002783d57d130 .cmp/ne 32, L_000002783d57ee90, L_000002783d5a0ca0;
L_000002783d5f2950 .concat [ 5 27 0 0], v000002783d550200_0, L_000002783d5a0d30;
L_000002783d5f0a10 .cmp/ne 32, L_000002783d5f2950, L_000002783d5a0d78;
S_000002783d22d800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000002783d3296a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000002783d4bbaf0 .functor NOT 1, L_000002783d4bc730, C4<0>, C4<0>, C4<0>;
L_000002783d4bd060 .functor AND 1, L_000002783d4bd290, L_000002783d4bbaf0, C4<1>, C4<1>;
L_000002783d4bbcb0 .functor OR 1, L_000002783d4bbe00, L_000002783d4bd060, C4<0>, C4<0>;
L_000002783d4bd140 .functor OR 1, L_000002783d4bbe00, L_000002783d4bc730, C4<0>, C4<0>;
v000002783d4d60f0_0 .net *"_ivl_12", 0 0, L_000002783d4bd140;  1 drivers
v000002783d4d6370_0 .net *"_ivl_2", 0 0, L_000002783d4bbaf0;  1 drivers
v000002783d4d6190_0 .net *"_ivl_5", 0 0, L_000002783d4bd060;  1 drivers
v000002783d4d67d0_0 .net *"_ivl_7", 0 0, L_000002783d4bbcb0;  1 drivers
v000002783d4d7130_0 .net "alu_selA", 1 0, L_000002783d579670;  alias, 1 drivers
v000002783d4d7270_0 .net "exhaz", 0 0, L_000002783d4bc730;  alias, 1 drivers
v000002783d4d7450_0 .net "idhaz", 0 0, L_000002783d4bbe00;  alias, 1 drivers
v000002783d4d6c30_0 .net "memhaz", 0 0, L_000002783d4bd290;  alias, 1 drivers
L_000002783d579670 .concat8 [ 1 1 0 0], L_000002783d4bbcb0, L_000002783d4bd140;
S_000002783d22d990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000002783d3296a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000002783d4bbe70 .functor NOT 1, L_000002783d4bb9a0, C4<0>, C4<0>, C4<0>;
L_000002783d4bc0a0 .functor AND 1, L_000002783d4bbf50, L_000002783d4bbe70, C4<1>, C4<1>;
L_000002783d4bc110 .functor OR 1, L_000002783d4bd370, L_000002783d4bc0a0, C4<0>, C4<0>;
L_000002783d4bc2d0 .functor NOT 1, v000002783d54df00_0, C4<0>, C4<0>, C4<0>;
L_000002783d4bc650 .functor AND 1, L_000002783d4bc110, L_000002783d4bc2d0, C4<1>, C4<1>;
L_000002783d4bc6c0 .functor OR 1, L_000002783d4bd370, L_000002783d4bb9a0, C4<0>, C4<0>;
L_000002783d4bd680 .functor NOT 1, v000002783d54df00_0, C4<0>, C4<0>, C4<0>;
L_000002783d4bd4c0 .functor AND 1, L_000002783d4bc6c0, L_000002783d4bd680, C4<1>, C4<1>;
v000002783d4d5970_0 .net "EX1_is_oper2_immed", 0 0, v000002783d54df00_0;  alias, 1 drivers
v000002783d4d6cd0_0 .net *"_ivl_11", 0 0, L_000002783d4bc650;  1 drivers
v000002783d4d74f0_0 .net *"_ivl_16", 0 0, L_000002783d4bc6c0;  1 drivers
v000002783d4d5a10_0 .net *"_ivl_17", 0 0, L_000002783d4bd680;  1 drivers
v000002783d4d71d0_0 .net *"_ivl_2", 0 0, L_000002783d4bbe70;  1 drivers
v000002783d4d6d70_0 .net *"_ivl_20", 0 0, L_000002783d4bd4c0;  1 drivers
v000002783d4d6e10_0 .net *"_ivl_5", 0 0, L_000002783d4bc0a0;  1 drivers
v000002783d4d5ab0_0 .net *"_ivl_7", 0 0, L_000002783d4bc110;  1 drivers
v000002783d4d6eb0_0 .net *"_ivl_8", 0 0, L_000002783d4bc2d0;  1 drivers
v000002783d4d5f10_0 .net "alu_selB", 1 0, L_000002783d57b470;  alias, 1 drivers
v000002783d4d6f50_0 .net "exhaz", 0 0, L_000002783d4bb9a0;  alias, 1 drivers
v000002783d4d6ff0_0 .net "idhaz", 0 0, L_000002783d4bd370;  alias, 1 drivers
v000002783d4d7090_0 .net "memhaz", 0 0, L_000002783d4bbf50;  alias, 1 drivers
L_000002783d57b470 .concat8 [ 1 1 0 0], L_000002783d4bc650, L_000002783d4bd4c0;
S_000002783d2269c0 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000002783d3296a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000002783d4bd530 .functor NOT 1, L_000002783d4bb9a0, C4<0>, C4<0>, C4<0>;
L_000002783d4bd6f0 .functor AND 1, L_000002783d4bbf50, L_000002783d4bd530, C4<1>, C4<1>;
L_000002783d4bd3e0 .functor OR 1, L_000002783d4bd370, L_000002783d4bd6f0, C4<0>, C4<0>;
L_000002783d4bd450 .functor OR 1, L_000002783d4bd370, L_000002783d4bb9a0, C4<0>, C4<0>;
v000002783d4d5bf0_0 .net *"_ivl_12", 0 0, L_000002783d4bd450;  1 drivers
v000002783d4d5d30_0 .net *"_ivl_2", 0 0, L_000002783d4bd530;  1 drivers
v000002783d4d5dd0_0 .net *"_ivl_5", 0 0, L_000002783d4bd6f0;  1 drivers
v000002783d4d5e70_0 .net *"_ivl_7", 0 0, L_000002783d4bd3e0;  1 drivers
v000002783d4d5fb0_0 .net "exhaz", 0 0, L_000002783d4bb9a0;  alias, 1 drivers
v000002783d4d6410_0 .net "idhaz", 0 0, L_000002783d4bd370;  alias, 1 drivers
v000002783d462ca0_0 .net "memhaz", 0 0, L_000002783d4bbf50;  alias, 1 drivers
v000002783d462d40_0 .net "store_rs2_forward", 1 0, L_000002783d57c550;  alias, 1 drivers
L_000002783d57c550 .concat8 [ 1 1 0 0], L_000002783d4bd3e0, L_000002783d4bd450;
S_000002783d226b50 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 175, 7 2 0, S_000002783d3296a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000002783d462840_0 .net "EX_ALU_OUT", 31 0, L_000002783d57f390;  alias, 1 drivers
v000002783d460ea0_0 .net "EX_memread", 0 0, v000002783d54fc60_0;  alias, 1 drivers
v000002783d43ddc0_0 .net "EX_memwrite", 0 0, v000002783d54fd00_0;  alias, 1 drivers
v000002783d43c7e0_0 .net "EX_opcode", 11 0, v000002783d54f120_0;  alias, 1 drivers
v000002783d53d980_0 .net "EX_rd_ind", 4 0, v000002783d550200_0;  alias, 1 drivers
v000002783d53f6e0_0 .net "EX_rd_indzero", 0 0, L_000002783d5f0a10;  1 drivers
v000002783d53e600_0 .net "EX_regwrite", 0 0, v000002783d54f4e0_0;  alias, 1 drivers
v000002783d53eba0_0 .net "EX_rs2_out", 31 0, v000002783d54f440_0;  alias, 1 drivers
v000002783d53f320_0 .var "MEM_ALU_OUT", 31 0;
v000002783d53ece0_0 .var "MEM_memread", 0 0;
v000002783d53f1e0_0 .var "MEM_memwrite", 0 0;
v000002783d53f780_0 .var "MEM_opcode", 11 0;
v000002783d53e1a0_0 .var "MEM_rd_ind", 4 0;
v000002783d53e380_0 .var "MEM_rd_indzero", 0 0;
v000002783d53ec40_0 .var "MEM_regwrite", 0 0;
v000002783d53da20_0 .var "MEM_rs2", 31 0;
v000002783d53f460_0 .net "clk", 0 0, L_000002783d5ebb60;  1 drivers
v000002783d53dd40_0 .net "rst", 0 0, v000002783d578bd0_0;  alias, 1 drivers
E_000002783d4db540 .event posedge, v000002783d53dd40_0, v000002783d53f460_0;
S_000002783d309ad0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000002783d3296a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000002783d2f1470 .param/l "add" 0 9 6, C4<000000100000>;
P_000002783d2f14a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002783d2f14e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002783d2f1518 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002783d2f1550 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002783d2f1588 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002783d2f15c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002783d2f15f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002783d2f1630 .param/l "j" 0 9 19, C4<000010000000>;
P_000002783d2f1668 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002783d2f16a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002783d2f16d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002783d2f1710 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002783d2f1748 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002783d2f1780 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002783d2f17b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002783d2f17f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002783d2f1828 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002783d2f1860 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002783d2f1898 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002783d2f18d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002783d2f1908 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002783d2f1940 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002783d2f1978 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002783d2f19b0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002783d5ebc40 .functor XOR 1, L_000002783d5eb310, v000002783d550160_0, C4<0>, C4<0>;
L_000002783d5ebd90 .functor NOT 1, L_000002783d5ebc40, C4<0>, C4<0>, C4<0>;
L_000002783d5ebe70 .functor OR 1, v000002783d578bd0_0, L_000002783d5ebd90, C4<0>, C4<0>;
L_000002783d5ebcb0 .functor NOT 1, L_000002783d5ebe70, C4<0>, C4<0>, C4<0>;
v000002783d542390_0 .net "ALU_OP", 3 0, v000002783d541990_0;  1 drivers
v000002783d542110_0 .net "BranchDecision", 0 0, L_000002783d5eb310;  1 drivers
v000002783d5421b0_0 .net "CF", 0 0, v000002783d5433d0_0;  1 drivers
v000002783d542430_0 .net "EX_opcode", 11 0, v000002783d54f120_0;  alias, 1 drivers
v000002783d5431f0_0 .net "Wrong_prediction", 0 0, L_000002783d5ebcb0;  alias, 1 drivers
v000002783d5415d0_0 .net "ZF", 0 0, L_000002783d5eac80;  1 drivers
L_000002783d5a0ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002783d541350_0 .net/2u *"_ivl_0", 31 0, L_000002783d5a0ce8;  1 drivers
v000002783d543010_0 .net *"_ivl_11", 0 0, L_000002783d5ebe70;  1 drivers
v000002783d542750_0 .net *"_ivl_2", 31 0, L_000002783d57f1b0;  1 drivers
v000002783d5424d0_0 .net *"_ivl_6", 0 0, L_000002783d5ebc40;  1 drivers
v000002783d5429d0_0 .net *"_ivl_8", 0 0, L_000002783d5ebd90;  1 drivers
v000002783d541210_0 .net "alu_out", 31 0, L_000002783d57f390;  alias, 1 drivers
v000002783d543830_0 .net "alu_outw", 31 0, v000002783d541fd0_0;  1 drivers
v000002783d542a70_0 .net "is_beq", 0 0, v000002783d550660_0;  alias, 1 drivers
v000002783d542e30_0 .net "is_bne", 0 0, v000002783d550700_0;  alias, 1 drivers
v000002783d542610_0 .net "is_jal", 0 0, v000002783d5503e0_0;  alias, 1 drivers
v000002783d541a30_0 .net "oper1", 31 0, v000002783d54fda0_0;  alias, 1 drivers
v000002783d5426b0_0 .net "oper2", 31 0, v000002783d54ff80_0;  alias, 1 drivers
v000002783d541ad0_0 .net "pc", 31 0, v000002783d54fa80_0;  alias, 1 drivers
v000002783d542b10_0 .net "predicted", 0 0, v000002783d550160_0;  alias, 1 drivers
v000002783d542bb0_0 .net "rst", 0 0, v000002783d578bd0_0;  alias, 1 drivers
L_000002783d57f1b0 .arith/sum 32, v000002783d54fa80_0, L_000002783d5a0ce8;
L_000002783d57f390 .functor MUXZ 32, v000002783d541fd0_0, L_000002783d57f1b0, v000002783d5503e0_0, C4<>;
S_000002783d309c60 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000002783d309ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000002783d5ebaf0 .functor AND 1, v000002783d550660_0, L_000002783d5eba10, C4<1>, C4<1>;
L_000002783d5eb070 .functor NOT 1, L_000002783d5eba10, C4<0>, C4<0>, C4<0>;
L_000002783d5eb2a0 .functor AND 1, v000002783d550700_0, L_000002783d5eb070, C4<1>, C4<1>;
L_000002783d5eb310 .functor OR 1, L_000002783d5ebaf0, L_000002783d5eb2a0, C4<0>, C4<0>;
v000002783d541850_0 .net "BranchDecision", 0 0, L_000002783d5eb310;  alias, 1 drivers
v000002783d542070_0 .net *"_ivl_2", 0 0, L_000002783d5eb070;  1 drivers
v000002783d542cf0_0 .net "is_beq", 0 0, v000002783d550660_0;  alias, 1 drivers
v000002783d5422f0_0 .net "is_beq_taken", 0 0, L_000002783d5ebaf0;  1 drivers
v000002783d5427f0_0 .net "is_bne", 0 0, v000002783d550700_0;  alias, 1 drivers
v000002783d541d50_0 .net "is_bne_taken", 0 0, L_000002783d5eb2a0;  1 drivers
v000002783d542890_0 .net "is_eq", 0 0, L_000002783d5eba10;  1 drivers
v000002783d5436f0_0 .net "oper1", 31 0, v000002783d54fda0_0;  alias, 1 drivers
v000002783d542ed0_0 .net "oper2", 31 0, v000002783d54ff80_0;  alias, 1 drivers
S_000002783d353170 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000002783d309c60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000002783d5ea580 .functor XOR 1, L_000002783d57fed0, L_000002783d57ff70, C4<0>, C4<0>;
L_000002783d5ea0b0 .functor XOR 1, L_000002783d57f9d0, L_000002783d57fc50, C4<0>, C4<0>;
L_000002783d5ea190 .functor XOR 1, L_000002783d57f890, L_000002783d57fb10, C4<0>, C4<0>;
L_000002783d5eae40 .functor XOR 1, L_000002783d57fcf0, L_000002783d57fd90, C4<0>, C4<0>;
L_000002783d5eba80 .functor XOR 1, L_000002783d57f930, L_000002783d57fa70, C4<0>, C4<0>;
L_000002783d5ea200 .functor XOR 1, L_000002783d57fbb0, L_000002783d57fe30, C4<0>, C4<0>;
L_000002783d5eb540 .functor XOR 1, L_000002783d5eeb70, L_000002783d5ef9d0, C4<0>, C4<0>;
L_000002783d5eb850 .functor XOR 1, L_000002783d5ef890, L_000002783d5ee490, C4<0>, C4<0>;
L_000002783d5ea660 .functor XOR 1, L_000002783d5ee210, L_000002783d5efa70, C4<0>, C4<0>;
L_000002783d5ea890 .functor XOR 1, L_000002783d5ee2b0, L_000002783d5f0510, C4<0>, C4<0>;
L_000002783d5ead60 .functor XOR 1, L_000002783d5eea30, L_000002783d5ee670, C4<0>, C4<0>;
L_000002783d5ea270 .functor XOR 1, L_000002783d5efb10, L_000002783d5ee7b0, C4<0>, C4<0>;
L_000002783d5ea7b0 .functor XOR 1, L_000002783d5eecb0, L_000002783d5f05b0, C4<0>, C4<0>;
L_000002783d5eb9a0 .functor XOR 1, L_000002783d5ee3f0, L_000002783d5ef430, C4<0>, C4<0>;
L_000002783d5ea430 .functor XOR 1, L_000002783d5eee90, L_000002783d5ee350, C4<0>, C4<0>;
L_000002783d5ea900 .functor XOR 1, L_000002783d5eed50, L_000002783d5ee990, C4<0>, C4<0>;
L_000002783d5eaeb0 .functor XOR 1, L_000002783d5f0470, L_000002783d5ee710, C4<0>, C4<0>;
L_000002783d5eaf20 .functor XOR 1, L_000002783d5eefd0, L_000002783d5ef930, C4<0>, C4<0>;
L_000002783d5eaf90 .functor XOR 1, L_000002783d5ef4d0, L_000002783d5eedf0, C4<0>, C4<0>;
L_000002783d5eb5b0 .functor XOR 1, L_000002783d5f00b0, L_000002783d5f0650, C4<0>, C4<0>;
L_000002783d5eb620 .functor XOR 1, L_000002783d5eec10, L_000002783d5ef570, C4<0>, C4<0>;
L_000002783d5ea2e0 .functor XOR 1, L_000002783d5eef30, L_000002783d5f06f0, C4<0>, C4<0>;
L_000002783d5ea350 .functor XOR 1, L_000002783d5f01f0, L_000002783d5ee8f0, C4<0>, C4<0>;
L_000002783d5eb380 .functor XOR 1, L_000002783d5ee850, L_000002783d5eead0, C4<0>, C4<0>;
L_000002783d5ea3c0 .functor XOR 1, L_000002783d5ef250, L_000002783d5ef070, C4<0>, C4<0>;
L_000002783d5ea4a0 .functor XOR 1, L_000002783d5ee030, L_000002783d5efbb0, C4<0>, C4<0>;
L_000002783d5ea510 .functor XOR 1, L_000002783d5ef110, L_000002783d5efed0, C4<0>, C4<0>;
L_000002783d5eb230 .functor XOR 1, L_000002783d5ef2f0, L_000002783d5efc50, C4<0>, C4<0>;
L_000002783d5ea6d0 .functor XOR 1, L_000002783d5ef750, L_000002783d5efe30, C4<0>, C4<0>;
L_000002783d5eb000 .functor XOR 1, L_000002783d5ef1b0, L_000002783d5ee5d0, C4<0>, C4<0>;
L_000002783d5eb690 .functor XOR 1, L_000002783d5ee0d0, L_000002783d5efcf0, C4<0>, C4<0>;
L_000002783d5eb700 .functor XOR 1, L_000002783d5ee170, L_000002783d5ef610, C4<0>, C4<0>;
L_000002783d5eba10/0/0 .functor OR 1, L_000002783d5ee530, L_000002783d5ef390, L_000002783d5efd90, L_000002783d5ef6b0;
L_000002783d5eba10/0/4 .functor OR 1, L_000002783d5ef7f0, L_000002783d5eff70, L_000002783d5f0010, L_000002783d5f0150;
L_000002783d5eba10/0/8 .functor OR 1, L_000002783d5f0290, L_000002783d5f0330, L_000002783d5f03d0, L_000002783d5f2d10;
L_000002783d5eba10/0/12 .functor OR 1, L_000002783d5f28b0, L_000002783d5f2a90, L_000002783d5f0f10, L_000002783d5f1af0;
L_000002783d5eba10/0/16 .functor OR 1, L_000002783d5f1a50, L_000002783d5f0e70, L_000002783d5f0970, L_000002783d5f1050;
L_000002783d5eba10/0/20 .functor OR 1, L_000002783d5f2bd0, L_000002783d5f2310, L_000002783d5f0fb0, L_000002783d5f12d0;
L_000002783d5eba10/0/24 .functor OR 1, L_000002783d5f24f0, L_000002783d5f2090, L_000002783d5f21d0, L_000002783d5f2130;
L_000002783d5eba10/0/28 .functor OR 1, L_000002783d5f26d0, L_000002783d5f1b90, L_000002783d5f1370, L_000002783d5f1ff0;
L_000002783d5eba10/1/0 .functor OR 1, L_000002783d5eba10/0/0, L_000002783d5eba10/0/4, L_000002783d5eba10/0/8, L_000002783d5eba10/0/12;
L_000002783d5eba10/1/4 .functor OR 1, L_000002783d5eba10/0/16, L_000002783d5eba10/0/20, L_000002783d5eba10/0/24, L_000002783d5eba10/0/28;
L_000002783d5eba10 .functor NOR 1, L_000002783d5eba10/1/0, L_000002783d5eba10/1/4, C4<0>, C4<0>;
v000002783d53df20_0 .net *"_ivl_0", 0 0, L_000002783d5ea580;  1 drivers
v000002783d53e9c0_0 .net *"_ivl_101", 0 0, L_000002783d5ee710;  1 drivers
v000002783d53ea60_0 .net *"_ivl_102", 0 0, L_000002783d5eaf20;  1 drivers
v000002783d53ed80_0 .net *"_ivl_105", 0 0, L_000002783d5eefd0;  1 drivers
v000002783d53f5a0_0 .net *"_ivl_107", 0 0, L_000002783d5ef930;  1 drivers
v000002783d53ee20_0 .net *"_ivl_108", 0 0, L_000002783d5eaf90;  1 drivers
v000002783d53f3c0_0 .net *"_ivl_11", 0 0, L_000002783d57fc50;  1 drivers
v000002783d53e420_0 .net *"_ivl_111", 0 0, L_000002783d5ef4d0;  1 drivers
v000002783d53d8e0_0 .net *"_ivl_113", 0 0, L_000002783d5eedf0;  1 drivers
v000002783d53eec0_0 .net *"_ivl_114", 0 0, L_000002783d5eb5b0;  1 drivers
v000002783d53f0a0_0 .net *"_ivl_117", 0 0, L_000002783d5f00b0;  1 drivers
v000002783d53ef60_0 .net *"_ivl_119", 0 0, L_000002783d5f0650;  1 drivers
v000002783d53db60_0 .net *"_ivl_12", 0 0, L_000002783d5ea190;  1 drivers
v000002783d53f140_0 .net *"_ivl_120", 0 0, L_000002783d5eb620;  1 drivers
v000002783d53f820_0 .net *"_ivl_123", 0 0, L_000002783d5eec10;  1 drivers
v000002783d53d520_0 .net *"_ivl_125", 0 0, L_000002783d5ef570;  1 drivers
v000002783d53dc00_0 .net *"_ivl_126", 0 0, L_000002783d5ea2e0;  1 drivers
v000002783d53dde0_0 .net *"_ivl_129", 0 0, L_000002783d5eef30;  1 drivers
v000002783d53f280_0 .net *"_ivl_131", 0 0, L_000002783d5f06f0;  1 drivers
v000002783d53dca0_0 .net *"_ivl_132", 0 0, L_000002783d5ea350;  1 drivers
v000002783d53f000_0 .net *"_ivl_135", 0 0, L_000002783d5f01f0;  1 drivers
v000002783d53de80_0 .net *"_ivl_137", 0 0, L_000002783d5ee8f0;  1 drivers
v000002783d53dfc0_0 .net *"_ivl_138", 0 0, L_000002783d5eb380;  1 drivers
v000002783d53f500_0 .net *"_ivl_141", 0 0, L_000002783d5ee850;  1 drivers
v000002783d53e060_0 .net *"_ivl_143", 0 0, L_000002783d5eead0;  1 drivers
v000002783d53e100_0 .net *"_ivl_144", 0 0, L_000002783d5ea3c0;  1 drivers
v000002783d53e240_0 .net *"_ivl_147", 0 0, L_000002783d5ef250;  1 drivers
v000002783d53e2e0_0 .net *"_ivl_149", 0 0, L_000002783d5ef070;  1 drivers
v000002783d53f640_0 .net *"_ivl_15", 0 0, L_000002783d57f890;  1 drivers
v000002783d53e4c0_0 .net *"_ivl_150", 0 0, L_000002783d5ea4a0;  1 drivers
v000002783d53e560_0 .net *"_ivl_153", 0 0, L_000002783d5ee030;  1 drivers
v000002783d53d0c0_0 .net *"_ivl_155", 0 0, L_000002783d5efbb0;  1 drivers
v000002783d53eb00_0 .net *"_ivl_156", 0 0, L_000002783d5ea510;  1 drivers
v000002783d53d160_0 .net *"_ivl_159", 0 0, L_000002783d5ef110;  1 drivers
v000002783d53d200_0 .net *"_ivl_161", 0 0, L_000002783d5efed0;  1 drivers
v000002783d53d2a0_0 .net *"_ivl_162", 0 0, L_000002783d5eb230;  1 drivers
v000002783d53e6a0_0 .net *"_ivl_165", 0 0, L_000002783d5ef2f0;  1 drivers
v000002783d53e740_0 .net *"_ivl_167", 0 0, L_000002783d5efc50;  1 drivers
v000002783d53e7e0_0 .net *"_ivl_168", 0 0, L_000002783d5ea6d0;  1 drivers
v000002783d53d340_0 .net *"_ivl_17", 0 0, L_000002783d57fb10;  1 drivers
v000002783d53d3e0_0 .net *"_ivl_171", 0 0, L_000002783d5ef750;  1 drivers
v000002783d53e880_0 .net *"_ivl_173", 0 0, L_000002783d5efe30;  1 drivers
v000002783d53d480_0 .net *"_ivl_174", 0 0, L_000002783d5eb000;  1 drivers
v000002783d53e920_0 .net *"_ivl_177", 0 0, L_000002783d5ef1b0;  1 drivers
v000002783d53d5c0_0 .net *"_ivl_179", 0 0, L_000002783d5ee5d0;  1 drivers
v000002783d53d660_0 .net *"_ivl_18", 0 0, L_000002783d5eae40;  1 drivers
v000002783d53d700_0 .net *"_ivl_180", 0 0, L_000002783d5eb690;  1 drivers
v000002783d53d7a0_0 .net *"_ivl_183", 0 0, L_000002783d5ee0d0;  1 drivers
v000002783d53d840_0 .net *"_ivl_185", 0 0, L_000002783d5efcf0;  1 drivers
v000002783d5405e0_0 .net *"_ivl_186", 0 0, L_000002783d5eb700;  1 drivers
v000002783d540680_0 .net *"_ivl_190", 0 0, L_000002783d5ee170;  1 drivers
v000002783d540900_0 .net *"_ivl_192", 0 0, L_000002783d5ef610;  1 drivers
v000002783d5402c0_0 .net *"_ivl_194", 0 0, L_000002783d5ee530;  1 drivers
v000002783d540c20_0 .net *"_ivl_196", 0 0, L_000002783d5ef390;  1 drivers
v000002783d5404a0_0 .net *"_ivl_198", 0 0, L_000002783d5efd90;  1 drivers
v000002783d540ea0_0 .net *"_ivl_200", 0 0, L_000002783d5ef6b0;  1 drivers
v000002783d540a40_0 .net *"_ivl_202", 0 0, L_000002783d5ef7f0;  1 drivers
v000002783d53ff00_0 .net *"_ivl_204", 0 0, L_000002783d5eff70;  1 drivers
v000002783d540ae0_0 .net *"_ivl_206", 0 0, L_000002783d5f0010;  1 drivers
v000002783d5407c0_0 .net *"_ivl_208", 0 0, L_000002783d5f0150;  1 drivers
v000002783d540540_0 .net *"_ivl_21", 0 0, L_000002783d57fcf0;  1 drivers
v000002783d540720_0 .net *"_ivl_210", 0 0, L_000002783d5f0290;  1 drivers
v000002783d5400e0_0 .net *"_ivl_212", 0 0, L_000002783d5f0330;  1 drivers
v000002783d540040_0 .net *"_ivl_214", 0 0, L_000002783d5f03d0;  1 drivers
v000002783d53fd20_0 .net *"_ivl_216", 0 0, L_000002783d5f2d10;  1 drivers
v000002783d540e00_0 .net *"_ivl_218", 0 0, L_000002783d5f28b0;  1 drivers
v000002783d5409a0_0 .net *"_ivl_220", 0 0, L_000002783d5f2a90;  1 drivers
v000002783d540cc0_0 .net *"_ivl_222", 0 0, L_000002783d5f0f10;  1 drivers
v000002783d540360_0 .net *"_ivl_224", 0 0, L_000002783d5f1af0;  1 drivers
v000002783d53fdc0_0 .net *"_ivl_226", 0 0, L_000002783d5f1a50;  1 drivers
v000002783d540400_0 .net *"_ivl_228", 0 0, L_000002783d5f0e70;  1 drivers
v000002783d53fe60_0 .net *"_ivl_23", 0 0, L_000002783d57fd90;  1 drivers
v000002783d540b80_0 .net *"_ivl_230", 0 0, L_000002783d5f0970;  1 drivers
v000002783d53ffa0_0 .net *"_ivl_232", 0 0, L_000002783d5f1050;  1 drivers
v000002783d53fa00_0 .net *"_ivl_234", 0 0, L_000002783d5f2bd0;  1 drivers
v000002783d53fb40_0 .net *"_ivl_236", 0 0, L_000002783d5f2310;  1 drivers
v000002783d53fbe0_0 .net *"_ivl_238", 0 0, L_000002783d5f0fb0;  1 drivers
v000002783d540180_0 .net *"_ivl_24", 0 0, L_000002783d5eba80;  1 drivers
v000002783d53fc80_0 .net *"_ivl_240", 0 0, L_000002783d5f12d0;  1 drivers
v000002783d540220_0 .net *"_ivl_242", 0 0, L_000002783d5f24f0;  1 drivers
v000002783d540d60_0 .net *"_ivl_244", 0 0, L_000002783d5f2090;  1 drivers
v000002783d540f40_0 .net *"_ivl_246", 0 0, L_000002783d5f21d0;  1 drivers
v000002783d53f8c0_0 .net *"_ivl_248", 0 0, L_000002783d5f2130;  1 drivers
v000002783d53faa0_0 .net *"_ivl_250", 0 0, L_000002783d5f26d0;  1 drivers
v000002783d540860_0 .net *"_ivl_252", 0 0, L_000002783d5f1b90;  1 drivers
v000002783d53f960_0 .net *"_ivl_254", 0 0, L_000002783d5f1370;  1 drivers
v000002783d462520_0 .net *"_ivl_256", 0 0, L_000002783d5f1ff0;  1 drivers
v000002783d544d70_0 .net *"_ivl_27", 0 0, L_000002783d57f930;  1 drivers
v000002783d543bf0_0 .net *"_ivl_29", 0 0, L_000002783d57fa70;  1 drivers
v000002783d5445f0_0 .net *"_ivl_3", 0 0, L_000002783d57fed0;  1 drivers
v000002783d543a10_0 .net *"_ivl_30", 0 0, L_000002783d5ea200;  1 drivers
v000002783d544f50_0 .net *"_ivl_33", 0 0, L_000002783d57fbb0;  1 drivers
v000002783d544eb0_0 .net *"_ivl_35", 0 0, L_000002783d57fe30;  1 drivers
v000002783d544870_0 .net *"_ivl_36", 0 0, L_000002783d5eb540;  1 drivers
v000002783d543b50_0 .net *"_ivl_39", 0 0, L_000002783d5eeb70;  1 drivers
v000002783d543fb0_0 .net *"_ivl_41", 0 0, L_000002783d5ef9d0;  1 drivers
v000002783d544b90_0 .net *"_ivl_42", 0 0, L_000002783d5eb850;  1 drivers
v000002783d544a50_0 .net *"_ivl_45", 0 0, L_000002783d5ef890;  1 drivers
v000002783d5440f0_0 .net *"_ivl_47", 0 0, L_000002783d5ee490;  1 drivers
v000002783d543c90_0 .net *"_ivl_48", 0 0, L_000002783d5ea660;  1 drivers
v000002783d543d30_0 .net *"_ivl_5", 0 0, L_000002783d57ff70;  1 drivers
v000002783d544910_0 .net *"_ivl_51", 0 0, L_000002783d5ee210;  1 drivers
v000002783d544af0_0 .net *"_ivl_53", 0 0, L_000002783d5efa70;  1 drivers
v000002783d5438d0_0 .net *"_ivl_54", 0 0, L_000002783d5ea890;  1 drivers
v000002783d5442d0_0 .net *"_ivl_57", 0 0, L_000002783d5ee2b0;  1 drivers
v000002783d544410_0 .net *"_ivl_59", 0 0, L_000002783d5f0510;  1 drivers
v000002783d544690_0 .net *"_ivl_6", 0 0, L_000002783d5ea0b0;  1 drivers
v000002783d543dd0_0 .net *"_ivl_60", 0 0, L_000002783d5ead60;  1 drivers
v000002783d544730_0 .net *"_ivl_63", 0 0, L_000002783d5eea30;  1 drivers
v000002783d543e70_0 .net *"_ivl_65", 0 0, L_000002783d5ee670;  1 drivers
v000002783d544370_0 .net *"_ivl_66", 0 0, L_000002783d5ea270;  1 drivers
v000002783d544550_0 .net *"_ivl_69", 0 0, L_000002783d5efb10;  1 drivers
v000002783d544050_0 .net *"_ivl_71", 0 0, L_000002783d5ee7b0;  1 drivers
v000002783d543970_0 .net *"_ivl_72", 0 0, L_000002783d5ea7b0;  1 drivers
v000002783d543ab0_0 .net *"_ivl_75", 0 0, L_000002783d5eecb0;  1 drivers
v000002783d544190_0 .net *"_ivl_77", 0 0, L_000002783d5f05b0;  1 drivers
v000002783d5444b0_0 .net *"_ivl_78", 0 0, L_000002783d5eb9a0;  1 drivers
v000002783d544c30_0 .net *"_ivl_81", 0 0, L_000002783d5ee3f0;  1 drivers
v000002783d544230_0 .net *"_ivl_83", 0 0, L_000002783d5ef430;  1 drivers
v000002783d543f10_0 .net *"_ivl_84", 0 0, L_000002783d5ea430;  1 drivers
v000002783d5447d0_0 .net *"_ivl_87", 0 0, L_000002783d5eee90;  1 drivers
v000002783d5449b0_0 .net *"_ivl_89", 0 0, L_000002783d5ee350;  1 drivers
v000002783d544cd0_0 .net *"_ivl_9", 0 0, L_000002783d57f9d0;  1 drivers
v000002783d544e10_0 .net *"_ivl_90", 0 0, L_000002783d5ea900;  1 drivers
v000002783d541f30_0 .net *"_ivl_93", 0 0, L_000002783d5eed50;  1 drivers
v000002783d542570_0 .net *"_ivl_95", 0 0, L_000002783d5ee990;  1 drivers
v000002783d543650_0 .net *"_ivl_96", 0 0, L_000002783d5eaeb0;  1 drivers
v000002783d542250_0 .net *"_ivl_99", 0 0, L_000002783d5f0470;  1 drivers
v000002783d542d90_0 .net "a", 31 0, v000002783d54fda0_0;  alias, 1 drivers
v000002783d542f70_0 .net "b", 31 0, v000002783d54ff80_0;  alias, 1 drivers
v000002783d541df0_0 .net "out", 0 0, L_000002783d5eba10;  alias, 1 drivers
v000002783d5435b0_0 .net "temp", 31 0, L_000002783d5edf90;  1 drivers
L_000002783d57fed0 .part v000002783d54fda0_0, 0, 1;
L_000002783d57ff70 .part v000002783d54ff80_0, 0, 1;
L_000002783d57f9d0 .part v000002783d54fda0_0, 1, 1;
L_000002783d57fc50 .part v000002783d54ff80_0, 1, 1;
L_000002783d57f890 .part v000002783d54fda0_0, 2, 1;
L_000002783d57fb10 .part v000002783d54ff80_0, 2, 1;
L_000002783d57fcf0 .part v000002783d54fda0_0, 3, 1;
L_000002783d57fd90 .part v000002783d54ff80_0, 3, 1;
L_000002783d57f930 .part v000002783d54fda0_0, 4, 1;
L_000002783d57fa70 .part v000002783d54ff80_0, 4, 1;
L_000002783d57fbb0 .part v000002783d54fda0_0, 5, 1;
L_000002783d57fe30 .part v000002783d54ff80_0, 5, 1;
L_000002783d5eeb70 .part v000002783d54fda0_0, 6, 1;
L_000002783d5ef9d0 .part v000002783d54ff80_0, 6, 1;
L_000002783d5ef890 .part v000002783d54fda0_0, 7, 1;
L_000002783d5ee490 .part v000002783d54ff80_0, 7, 1;
L_000002783d5ee210 .part v000002783d54fda0_0, 8, 1;
L_000002783d5efa70 .part v000002783d54ff80_0, 8, 1;
L_000002783d5ee2b0 .part v000002783d54fda0_0, 9, 1;
L_000002783d5f0510 .part v000002783d54ff80_0, 9, 1;
L_000002783d5eea30 .part v000002783d54fda0_0, 10, 1;
L_000002783d5ee670 .part v000002783d54ff80_0, 10, 1;
L_000002783d5efb10 .part v000002783d54fda0_0, 11, 1;
L_000002783d5ee7b0 .part v000002783d54ff80_0, 11, 1;
L_000002783d5eecb0 .part v000002783d54fda0_0, 12, 1;
L_000002783d5f05b0 .part v000002783d54ff80_0, 12, 1;
L_000002783d5ee3f0 .part v000002783d54fda0_0, 13, 1;
L_000002783d5ef430 .part v000002783d54ff80_0, 13, 1;
L_000002783d5eee90 .part v000002783d54fda0_0, 14, 1;
L_000002783d5ee350 .part v000002783d54ff80_0, 14, 1;
L_000002783d5eed50 .part v000002783d54fda0_0, 15, 1;
L_000002783d5ee990 .part v000002783d54ff80_0, 15, 1;
L_000002783d5f0470 .part v000002783d54fda0_0, 16, 1;
L_000002783d5ee710 .part v000002783d54ff80_0, 16, 1;
L_000002783d5eefd0 .part v000002783d54fda0_0, 17, 1;
L_000002783d5ef930 .part v000002783d54ff80_0, 17, 1;
L_000002783d5ef4d0 .part v000002783d54fda0_0, 18, 1;
L_000002783d5eedf0 .part v000002783d54ff80_0, 18, 1;
L_000002783d5f00b0 .part v000002783d54fda0_0, 19, 1;
L_000002783d5f0650 .part v000002783d54ff80_0, 19, 1;
L_000002783d5eec10 .part v000002783d54fda0_0, 20, 1;
L_000002783d5ef570 .part v000002783d54ff80_0, 20, 1;
L_000002783d5eef30 .part v000002783d54fda0_0, 21, 1;
L_000002783d5f06f0 .part v000002783d54ff80_0, 21, 1;
L_000002783d5f01f0 .part v000002783d54fda0_0, 22, 1;
L_000002783d5ee8f0 .part v000002783d54ff80_0, 22, 1;
L_000002783d5ee850 .part v000002783d54fda0_0, 23, 1;
L_000002783d5eead0 .part v000002783d54ff80_0, 23, 1;
L_000002783d5ef250 .part v000002783d54fda0_0, 24, 1;
L_000002783d5ef070 .part v000002783d54ff80_0, 24, 1;
L_000002783d5ee030 .part v000002783d54fda0_0, 25, 1;
L_000002783d5efbb0 .part v000002783d54ff80_0, 25, 1;
L_000002783d5ef110 .part v000002783d54fda0_0, 26, 1;
L_000002783d5efed0 .part v000002783d54ff80_0, 26, 1;
L_000002783d5ef2f0 .part v000002783d54fda0_0, 27, 1;
L_000002783d5efc50 .part v000002783d54ff80_0, 27, 1;
L_000002783d5ef750 .part v000002783d54fda0_0, 28, 1;
L_000002783d5efe30 .part v000002783d54ff80_0, 28, 1;
L_000002783d5ef1b0 .part v000002783d54fda0_0, 29, 1;
L_000002783d5ee5d0 .part v000002783d54ff80_0, 29, 1;
L_000002783d5ee0d0 .part v000002783d54fda0_0, 30, 1;
L_000002783d5efcf0 .part v000002783d54ff80_0, 30, 1;
LS_000002783d5edf90_0_0 .concat8 [ 1 1 1 1], L_000002783d5ea580, L_000002783d5ea0b0, L_000002783d5ea190, L_000002783d5eae40;
LS_000002783d5edf90_0_4 .concat8 [ 1 1 1 1], L_000002783d5eba80, L_000002783d5ea200, L_000002783d5eb540, L_000002783d5eb850;
LS_000002783d5edf90_0_8 .concat8 [ 1 1 1 1], L_000002783d5ea660, L_000002783d5ea890, L_000002783d5ead60, L_000002783d5ea270;
LS_000002783d5edf90_0_12 .concat8 [ 1 1 1 1], L_000002783d5ea7b0, L_000002783d5eb9a0, L_000002783d5ea430, L_000002783d5ea900;
LS_000002783d5edf90_0_16 .concat8 [ 1 1 1 1], L_000002783d5eaeb0, L_000002783d5eaf20, L_000002783d5eaf90, L_000002783d5eb5b0;
LS_000002783d5edf90_0_20 .concat8 [ 1 1 1 1], L_000002783d5eb620, L_000002783d5ea2e0, L_000002783d5ea350, L_000002783d5eb380;
LS_000002783d5edf90_0_24 .concat8 [ 1 1 1 1], L_000002783d5ea3c0, L_000002783d5ea4a0, L_000002783d5ea510, L_000002783d5eb230;
LS_000002783d5edf90_0_28 .concat8 [ 1 1 1 1], L_000002783d5ea6d0, L_000002783d5eb000, L_000002783d5eb690, L_000002783d5eb700;
LS_000002783d5edf90_1_0 .concat8 [ 4 4 4 4], LS_000002783d5edf90_0_0, LS_000002783d5edf90_0_4, LS_000002783d5edf90_0_8, LS_000002783d5edf90_0_12;
LS_000002783d5edf90_1_4 .concat8 [ 4 4 4 4], LS_000002783d5edf90_0_16, LS_000002783d5edf90_0_20, LS_000002783d5edf90_0_24, LS_000002783d5edf90_0_28;
L_000002783d5edf90 .concat8 [ 16 16 0 0], LS_000002783d5edf90_1_0, LS_000002783d5edf90_1_4;
L_000002783d5ee170 .part v000002783d54fda0_0, 31, 1;
L_000002783d5ef610 .part v000002783d54ff80_0, 31, 1;
L_000002783d5ee530 .part L_000002783d5edf90, 0, 1;
L_000002783d5ef390 .part L_000002783d5edf90, 1, 1;
L_000002783d5efd90 .part L_000002783d5edf90, 2, 1;
L_000002783d5ef6b0 .part L_000002783d5edf90, 3, 1;
L_000002783d5ef7f0 .part L_000002783d5edf90, 4, 1;
L_000002783d5eff70 .part L_000002783d5edf90, 5, 1;
L_000002783d5f0010 .part L_000002783d5edf90, 6, 1;
L_000002783d5f0150 .part L_000002783d5edf90, 7, 1;
L_000002783d5f0290 .part L_000002783d5edf90, 8, 1;
L_000002783d5f0330 .part L_000002783d5edf90, 9, 1;
L_000002783d5f03d0 .part L_000002783d5edf90, 10, 1;
L_000002783d5f2d10 .part L_000002783d5edf90, 11, 1;
L_000002783d5f28b0 .part L_000002783d5edf90, 12, 1;
L_000002783d5f2a90 .part L_000002783d5edf90, 13, 1;
L_000002783d5f0f10 .part L_000002783d5edf90, 14, 1;
L_000002783d5f1af0 .part L_000002783d5edf90, 15, 1;
L_000002783d5f1a50 .part L_000002783d5edf90, 16, 1;
L_000002783d5f0e70 .part L_000002783d5edf90, 17, 1;
L_000002783d5f0970 .part L_000002783d5edf90, 18, 1;
L_000002783d5f1050 .part L_000002783d5edf90, 19, 1;
L_000002783d5f2bd0 .part L_000002783d5edf90, 20, 1;
L_000002783d5f2310 .part L_000002783d5edf90, 21, 1;
L_000002783d5f0fb0 .part L_000002783d5edf90, 22, 1;
L_000002783d5f12d0 .part L_000002783d5edf90, 23, 1;
L_000002783d5f24f0 .part L_000002783d5edf90, 24, 1;
L_000002783d5f2090 .part L_000002783d5edf90, 25, 1;
L_000002783d5f21d0 .part L_000002783d5edf90, 26, 1;
L_000002783d5f2130 .part L_000002783d5edf90, 27, 1;
L_000002783d5f26d0 .part L_000002783d5edf90, 28, 1;
L_000002783d5f1b90 .part L_000002783d5edf90, 29, 1;
L_000002783d5f1370 .part L_000002783d5edf90, 30, 1;
L_000002783d5f1ff0 .part L_000002783d5edf90, 31, 1;
S_000002783d353300 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000002783d309ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000002783d4db240 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000002783d5eac80 .functor NOT 1, L_000002783d57f110, C4<0>, C4<0>, C4<0>;
v000002783d541e90_0 .net "A", 31 0, v000002783d54fda0_0;  alias, 1 drivers
v000002783d543510_0 .net "ALUOP", 3 0, v000002783d541990_0;  alias, 1 drivers
v000002783d543790_0 .net "B", 31 0, v000002783d54ff80_0;  alias, 1 drivers
v000002783d5433d0_0 .var "CF", 0 0;
v000002783d5418f0_0 .net "ZF", 0 0, L_000002783d5eac80;  alias, 1 drivers
v000002783d541cb0_0 .net *"_ivl_1", 0 0, L_000002783d57f110;  1 drivers
v000002783d541fd0_0 .var "res", 31 0;
E_000002783d4db0c0 .event anyedge, v000002783d543510_0, v000002783d542d90_0, v000002783d542f70_0, v000002783d5433d0_0;
L_000002783d57f110 .reduce/or v000002783d541fd0_0;
S_000002783d34c8c0 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000002783d309ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000002783d4f7e00 .param/l "add" 0 9 6, C4<000000100000>;
P_000002783d4f7e38 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002783d4f7e70 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002783d4f7ea8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002783d4f7ee0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002783d4f7f18 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002783d4f7f50 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002783d4f7f88 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002783d4f7fc0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002783d4f7ff8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002783d4f8030 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002783d4f8068 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002783d4f80a0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002783d4f80d8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002783d4f8110 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002783d4f8148 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002783d4f8180 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002783d4f81b8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002783d4f81f0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002783d4f8228 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002783d4f8260 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002783d4f8298 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002783d4f82d0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002783d4f8308 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002783d4f8340 .param/l "xori" 0 9 12, C4<001110000000>;
v000002783d541990_0 .var "ALU_OP", 3 0;
v000002783d542930_0 .net "opcode", 11 0, v000002783d54f120_0;  alias, 1 drivers
E_000002783d4dab80 .event anyedge, v000002783d43c7e0_0;
S_000002783d4f8380 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000002783d3296a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000002783d54ed60_0 .net "EX1_forward_to_B", 31 0, v000002783d54ca60_0;  alias, 1 drivers
v000002783d54dbe0_0 .net "EX_PFC", 31 0, v000002783d54ee00_0;  alias, 1 drivers
v000002783d54efe0_0 .net "EX_PFC_to_IF", 31 0, L_000002783d57e7b0;  alias, 1 drivers
v000002783d54d8c0_0 .net "alu_selA", 1 0, L_000002783d579670;  alias, 1 drivers
v000002783d54da00_0 .net "alu_selB", 1 0, L_000002783d57b470;  alias, 1 drivers
v000002783d54eb80_0 .net "ex_haz", 31 0, v000002783d53f320_0;  alias, 1 drivers
v000002783d54de60_0 .net "id_haz", 31 0, L_000002783d57f390;  alias, 1 drivers
v000002783d54d640_0 .net "is_jr", 0 0, v000002783d54e360_0;  alias, 1 drivers
v000002783d54ecc0_0 .net "mem_haz", 31 0, L_000002783d5ffd60;  alias, 1 drivers
v000002783d54d6e0_0 .net "oper1", 31 0, L_000002783d585d10;  alias, 1 drivers
v000002783d54cb00_0 .net "oper2", 31 0, L_000002783d5eb8c0;  alias, 1 drivers
v000002783d54cba0_0 .net "pc", 31 0, v000002783d54d1e0_0;  alias, 1 drivers
v000002783d54e860_0 .net "rs1", 31 0, v000002783d54eae0_0;  alias, 1 drivers
v000002783d54e7c0_0 .net "rs2_in", 31 0, v000002783d54dc80_0;  alias, 1 drivers
v000002783d54daa0_0 .net "rs2_out", 31 0, L_000002783d5eb460;  alias, 1 drivers
v000002783d54e220_0 .net "store_rs2_forward", 1 0, L_000002783d57c550;  alias, 1 drivers
L_000002783d57e7b0 .functor MUXZ 32, v000002783d54ee00_0, L_000002783d585d10, v000002783d54e360_0, C4<>;
S_000002783d34ca50 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000002783d4f8380;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002783d4db080 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000002783d5841f0 .functor NOT 1, L_000002783d57f4d0, C4<0>, C4<0>, C4<0>;
L_000002783d585680 .functor NOT 1, L_000002783d57e210, C4<0>, C4<0>, C4<0>;
L_000002783d584340 .functor NOT 1, L_000002783d57e3f0, C4<0>, C4<0>, C4<0>;
L_000002783d5847a0 .functor NOT 1, L_000002783d57df90, C4<0>, C4<0>, C4<0>;
L_000002783d584c00 .functor AND 32, L_000002783d585c30, v000002783d54eae0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002783d584c70 .functor AND 32, L_000002783d584180, L_000002783d5ffd60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002783d584d50 .functor OR 32, L_000002783d584c00, L_000002783d584c70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002783d585e60 .functor AND 32, L_000002783d5843b0, v000002783d53f320_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002783d585d80 .functor OR 32, L_000002783d584d50, L_000002783d585e60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002783d585ed0 .functor AND 32, L_000002783d584880, L_000002783d57f390, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002783d585d10 .functor OR 32, L_000002783d585d80, L_000002783d585ed0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002783d541530_0 .net *"_ivl_1", 0 0, L_000002783d57f4d0;  1 drivers
v000002783d541b70_0 .net *"_ivl_13", 0 0, L_000002783d57e3f0;  1 drivers
v000002783d541710_0 .net *"_ivl_14", 0 0, L_000002783d584340;  1 drivers
v000002783d541c10_0 .net *"_ivl_19", 0 0, L_000002783d57de50;  1 drivers
v000002783d5417b0_0 .net *"_ivl_2", 0 0, L_000002783d5841f0;  1 drivers
v000002783d546f40_0 .net *"_ivl_23", 0 0, L_000002783d57d630;  1 drivers
v000002783d546a40_0 .net *"_ivl_27", 0 0, L_000002783d57df90;  1 drivers
v000002783d548e80_0 .net *"_ivl_28", 0 0, L_000002783d5847a0;  1 drivers
v000002783d548200_0 .net *"_ivl_33", 0 0, L_000002783d57db30;  1 drivers
v000002783d5471c0_0 .net *"_ivl_37", 0 0, L_000002783d57ef30;  1 drivers
v000002783d547e40_0 .net *"_ivl_40", 31 0, L_000002783d584c00;  1 drivers
v000002783d546c20_0 .net *"_ivl_42", 31 0, L_000002783d584c70;  1 drivers
v000002783d548ac0_0 .net *"_ivl_44", 31 0, L_000002783d584d50;  1 drivers
v000002783d548f20_0 .net *"_ivl_46", 31 0, L_000002783d585e60;  1 drivers
v000002783d546900_0 .net *"_ivl_48", 31 0, L_000002783d585d80;  1 drivers
v000002783d547d00_0 .net *"_ivl_50", 31 0, L_000002783d585ed0;  1 drivers
v000002783d5482a0_0 .net *"_ivl_7", 0 0, L_000002783d57e210;  1 drivers
v000002783d5487a0_0 .net *"_ivl_8", 0 0, L_000002783d585680;  1 drivers
v000002783d5476c0_0 .net "ina", 31 0, v000002783d54eae0_0;  alias, 1 drivers
v000002783d548a20_0 .net "inb", 31 0, L_000002783d5ffd60;  alias, 1 drivers
v000002783d547580_0 .net "inc", 31 0, v000002783d53f320_0;  alias, 1 drivers
v000002783d5469a0_0 .net "ind", 31 0, L_000002783d57f390;  alias, 1 drivers
v000002783d548520_0 .net "out", 31 0, L_000002783d585d10;  alias, 1 drivers
v000002783d547ee0_0 .net "s0", 31 0, L_000002783d585c30;  1 drivers
v000002783d546ae0_0 .net "s1", 31 0, L_000002783d584180;  1 drivers
v000002783d547bc0_0 .net "s2", 31 0, L_000002783d5843b0;  1 drivers
v000002783d547da0_0 .net "s3", 31 0, L_000002783d584880;  1 drivers
v000002783d547260_0 .net "sel", 1 0, L_000002783d579670;  alias, 1 drivers
L_000002783d57f4d0 .part L_000002783d579670, 1, 1;
LS_000002783d57eb70_0_0 .concat [ 1 1 1 1], L_000002783d5841f0, L_000002783d5841f0, L_000002783d5841f0, L_000002783d5841f0;
LS_000002783d57eb70_0_4 .concat [ 1 1 1 1], L_000002783d5841f0, L_000002783d5841f0, L_000002783d5841f0, L_000002783d5841f0;
LS_000002783d57eb70_0_8 .concat [ 1 1 1 1], L_000002783d5841f0, L_000002783d5841f0, L_000002783d5841f0, L_000002783d5841f0;
LS_000002783d57eb70_0_12 .concat [ 1 1 1 1], L_000002783d5841f0, L_000002783d5841f0, L_000002783d5841f0, L_000002783d5841f0;
LS_000002783d57eb70_0_16 .concat [ 1 1 1 1], L_000002783d5841f0, L_000002783d5841f0, L_000002783d5841f0, L_000002783d5841f0;
LS_000002783d57eb70_0_20 .concat [ 1 1 1 1], L_000002783d5841f0, L_000002783d5841f0, L_000002783d5841f0, L_000002783d5841f0;
LS_000002783d57eb70_0_24 .concat [ 1 1 1 1], L_000002783d5841f0, L_000002783d5841f0, L_000002783d5841f0, L_000002783d5841f0;
LS_000002783d57eb70_0_28 .concat [ 1 1 1 1], L_000002783d5841f0, L_000002783d5841f0, L_000002783d5841f0, L_000002783d5841f0;
LS_000002783d57eb70_1_0 .concat [ 4 4 4 4], LS_000002783d57eb70_0_0, LS_000002783d57eb70_0_4, LS_000002783d57eb70_0_8, LS_000002783d57eb70_0_12;
LS_000002783d57eb70_1_4 .concat [ 4 4 4 4], LS_000002783d57eb70_0_16, LS_000002783d57eb70_0_20, LS_000002783d57eb70_0_24, LS_000002783d57eb70_0_28;
L_000002783d57eb70 .concat [ 16 16 0 0], LS_000002783d57eb70_1_0, LS_000002783d57eb70_1_4;
L_000002783d57e210 .part L_000002783d579670, 0, 1;
LS_000002783d57d810_0_0 .concat [ 1 1 1 1], L_000002783d585680, L_000002783d585680, L_000002783d585680, L_000002783d585680;
LS_000002783d57d810_0_4 .concat [ 1 1 1 1], L_000002783d585680, L_000002783d585680, L_000002783d585680, L_000002783d585680;
LS_000002783d57d810_0_8 .concat [ 1 1 1 1], L_000002783d585680, L_000002783d585680, L_000002783d585680, L_000002783d585680;
LS_000002783d57d810_0_12 .concat [ 1 1 1 1], L_000002783d585680, L_000002783d585680, L_000002783d585680, L_000002783d585680;
LS_000002783d57d810_0_16 .concat [ 1 1 1 1], L_000002783d585680, L_000002783d585680, L_000002783d585680, L_000002783d585680;
LS_000002783d57d810_0_20 .concat [ 1 1 1 1], L_000002783d585680, L_000002783d585680, L_000002783d585680, L_000002783d585680;
LS_000002783d57d810_0_24 .concat [ 1 1 1 1], L_000002783d585680, L_000002783d585680, L_000002783d585680, L_000002783d585680;
LS_000002783d57d810_0_28 .concat [ 1 1 1 1], L_000002783d585680, L_000002783d585680, L_000002783d585680, L_000002783d585680;
LS_000002783d57d810_1_0 .concat [ 4 4 4 4], LS_000002783d57d810_0_0, LS_000002783d57d810_0_4, LS_000002783d57d810_0_8, LS_000002783d57d810_0_12;
LS_000002783d57d810_1_4 .concat [ 4 4 4 4], LS_000002783d57d810_0_16, LS_000002783d57d810_0_20, LS_000002783d57d810_0_24, LS_000002783d57d810_0_28;
L_000002783d57d810 .concat [ 16 16 0 0], LS_000002783d57d810_1_0, LS_000002783d57d810_1_4;
L_000002783d57e3f0 .part L_000002783d579670, 1, 1;
LS_000002783d57da90_0_0 .concat [ 1 1 1 1], L_000002783d584340, L_000002783d584340, L_000002783d584340, L_000002783d584340;
LS_000002783d57da90_0_4 .concat [ 1 1 1 1], L_000002783d584340, L_000002783d584340, L_000002783d584340, L_000002783d584340;
LS_000002783d57da90_0_8 .concat [ 1 1 1 1], L_000002783d584340, L_000002783d584340, L_000002783d584340, L_000002783d584340;
LS_000002783d57da90_0_12 .concat [ 1 1 1 1], L_000002783d584340, L_000002783d584340, L_000002783d584340, L_000002783d584340;
LS_000002783d57da90_0_16 .concat [ 1 1 1 1], L_000002783d584340, L_000002783d584340, L_000002783d584340, L_000002783d584340;
LS_000002783d57da90_0_20 .concat [ 1 1 1 1], L_000002783d584340, L_000002783d584340, L_000002783d584340, L_000002783d584340;
LS_000002783d57da90_0_24 .concat [ 1 1 1 1], L_000002783d584340, L_000002783d584340, L_000002783d584340, L_000002783d584340;
LS_000002783d57da90_0_28 .concat [ 1 1 1 1], L_000002783d584340, L_000002783d584340, L_000002783d584340, L_000002783d584340;
LS_000002783d57da90_1_0 .concat [ 4 4 4 4], LS_000002783d57da90_0_0, LS_000002783d57da90_0_4, LS_000002783d57da90_0_8, LS_000002783d57da90_0_12;
LS_000002783d57da90_1_4 .concat [ 4 4 4 4], LS_000002783d57da90_0_16, LS_000002783d57da90_0_20, LS_000002783d57da90_0_24, LS_000002783d57da90_0_28;
L_000002783d57da90 .concat [ 16 16 0 0], LS_000002783d57da90_1_0, LS_000002783d57da90_1_4;
L_000002783d57de50 .part L_000002783d579670, 0, 1;
LS_000002783d57e990_0_0 .concat [ 1 1 1 1], L_000002783d57de50, L_000002783d57de50, L_000002783d57de50, L_000002783d57de50;
LS_000002783d57e990_0_4 .concat [ 1 1 1 1], L_000002783d57de50, L_000002783d57de50, L_000002783d57de50, L_000002783d57de50;
LS_000002783d57e990_0_8 .concat [ 1 1 1 1], L_000002783d57de50, L_000002783d57de50, L_000002783d57de50, L_000002783d57de50;
LS_000002783d57e990_0_12 .concat [ 1 1 1 1], L_000002783d57de50, L_000002783d57de50, L_000002783d57de50, L_000002783d57de50;
LS_000002783d57e990_0_16 .concat [ 1 1 1 1], L_000002783d57de50, L_000002783d57de50, L_000002783d57de50, L_000002783d57de50;
LS_000002783d57e990_0_20 .concat [ 1 1 1 1], L_000002783d57de50, L_000002783d57de50, L_000002783d57de50, L_000002783d57de50;
LS_000002783d57e990_0_24 .concat [ 1 1 1 1], L_000002783d57de50, L_000002783d57de50, L_000002783d57de50, L_000002783d57de50;
LS_000002783d57e990_0_28 .concat [ 1 1 1 1], L_000002783d57de50, L_000002783d57de50, L_000002783d57de50, L_000002783d57de50;
LS_000002783d57e990_1_0 .concat [ 4 4 4 4], LS_000002783d57e990_0_0, LS_000002783d57e990_0_4, LS_000002783d57e990_0_8, LS_000002783d57e990_0_12;
LS_000002783d57e990_1_4 .concat [ 4 4 4 4], LS_000002783d57e990_0_16, LS_000002783d57e990_0_20, LS_000002783d57e990_0_24, LS_000002783d57e990_0_28;
L_000002783d57e990 .concat [ 16 16 0 0], LS_000002783d57e990_1_0, LS_000002783d57e990_1_4;
L_000002783d57d630 .part L_000002783d579670, 1, 1;
LS_000002783d57ed50_0_0 .concat [ 1 1 1 1], L_000002783d57d630, L_000002783d57d630, L_000002783d57d630, L_000002783d57d630;
LS_000002783d57ed50_0_4 .concat [ 1 1 1 1], L_000002783d57d630, L_000002783d57d630, L_000002783d57d630, L_000002783d57d630;
LS_000002783d57ed50_0_8 .concat [ 1 1 1 1], L_000002783d57d630, L_000002783d57d630, L_000002783d57d630, L_000002783d57d630;
LS_000002783d57ed50_0_12 .concat [ 1 1 1 1], L_000002783d57d630, L_000002783d57d630, L_000002783d57d630, L_000002783d57d630;
LS_000002783d57ed50_0_16 .concat [ 1 1 1 1], L_000002783d57d630, L_000002783d57d630, L_000002783d57d630, L_000002783d57d630;
LS_000002783d57ed50_0_20 .concat [ 1 1 1 1], L_000002783d57d630, L_000002783d57d630, L_000002783d57d630, L_000002783d57d630;
LS_000002783d57ed50_0_24 .concat [ 1 1 1 1], L_000002783d57d630, L_000002783d57d630, L_000002783d57d630, L_000002783d57d630;
LS_000002783d57ed50_0_28 .concat [ 1 1 1 1], L_000002783d57d630, L_000002783d57d630, L_000002783d57d630, L_000002783d57d630;
LS_000002783d57ed50_1_0 .concat [ 4 4 4 4], LS_000002783d57ed50_0_0, LS_000002783d57ed50_0_4, LS_000002783d57ed50_0_8, LS_000002783d57ed50_0_12;
LS_000002783d57ed50_1_4 .concat [ 4 4 4 4], LS_000002783d57ed50_0_16, LS_000002783d57ed50_0_20, LS_000002783d57ed50_0_24, LS_000002783d57ed50_0_28;
L_000002783d57ed50 .concat [ 16 16 0 0], LS_000002783d57ed50_1_0, LS_000002783d57ed50_1_4;
L_000002783d57df90 .part L_000002783d579670, 0, 1;
LS_000002783d57dd10_0_0 .concat [ 1 1 1 1], L_000002783d5847a0, L_000002783d5847a0, L_000002783d5847a0, L_000002783d5847a0;
LS_000002783d57dd10_0_4 .concat [ 1 1 1 1], L_000002783d5847a0, L_000002783d5847a0, L_000002783d5847a0, L_000002783d5847a0;
LS_000002783d57dd10_0_8 .concat [ 1 1 1 1], L_000002783d5847a0, L_000002783d5847a0, L_000002783d5847a0, L_000002783d5847a0;
LS_000002783d57dd10_0_12 .concat [ 1 1 1 1], L_000002783d5847a0, L_000002783d5847a0, L_000002783d5847a0, L_000002783d5847a0;
LS_000002783d57dd10_0_16 .concat [ 1 1 1 1], L_000002783d5847a0, L_000002783d5847a0, L_000002783d5847a0, L_000002783d5847a0;
LS_000002783d57dd10_0_20 .concat [ 1 1 1 1], L_000002783d5847a0, L_000002783d5847a0, L_000002783d5847a0, L_000002783d5847a0;
LS_000002783d57dd10_0_24 .concat [ 1 1 1 1], L_000002783d5847a0, L_000002783d5847a0, L_000002783d5847a0, L_000002783d5847a0;
LS_000002783d57dd10_0_28 .concat [ 1 1 1 1], L_000002783d5847a0, L_000002783d5847a0, L_000002783d5847a0, L_000002783d5847a0;
LS_000002783d57dd10_1_0 .concat [ 4 4 4 4], LS_000002783d57dd10_0_0, LS_000002783d57dd10_0_4, LS_000002783d57dd10_0_8, LS_000002783d57dd10_0_12;
LS_000002783d57dd10_1_4 .concat [ 4 4 4 4], LS_000002783d57dd10_0_16, LS_000002783d57dd10_0_20, LS_000002783d57dd10_0_24, LS_000002783d57dd10_0_28;
L_000002783d57dd10 .concat [ 16 16 0 0], LS_000002783d57dd10_1_0, LS_000002783d57dd10_1_4;
L_000002783d57db30 .part L_000002783d579670, 1, 1;
LS_000002783d57def0_0_0 .concat [ 1 1 1 1], L_000002783d57db30, L_000002783d57db30, L_000002783d57db30, L_000002783d57db30;
LS_000002783d57def0_0_4 .concat [ 1 1 1 1], L_000002783d57db30, L_000002783d57db30, L_000002783d57db30, L_000002783d57db30;
LS_000002783d57def0_0_8 .concat [ 1 1 1 1], L_000002783d57db30, L_000002783d57db30, L_000002783d57db30, L_000002783d57db30;
LS_000002783d57def0_0_12 .concat [ 1 1 1 1], L_000002783d57db30, L_000002783d57db30, L_000002783d57db30, L_000002783d57db30;
LS_000002783d57def0_0_16 .concat [ 1 1 1 1], L_000002783d57db30, L_000002783d57db30, L_000002783d57db30, L_000002783d57db30;
LS_000002783d57def0_0_20 .concat [ 1 1 1 1], L_000002783d57db30, L_000002783d57db30, L_000002783d57db30, L_000002783d57db30;
LS_000002783d57def0_0_24 .concat [ 1 1 1 1], L_000002783d57db30, L_000002783d57db30, L_000002783d57db30, L_000002783d57db30;
LS_000002783d57def0_0_28 .concat [ 1 1 1 1], L_000002783d57db30, L_000002783d57db30, L_000002783d57db30, L_000002783d57db30;
LS_000002783d57def0_1_0 .concat [ 4 4 4 4], LS_000002783d57def0_0_0, LS_000002783d57def0_0_4, LS_000002783d57def0_0_8, LS_000002783d57def0_0_12;
LS_000002783d57def0_1_4 .concat [ 4 4 4 4], LS_000002783d57def0_0_16, LS_000002783d57def0_0_20, LS_000002783d57def0_0_24, LS_000002783d57def0_0_28;
L_000002783d57def0 .concat [ 16 16 0 0], LS_000002783d57def0_1_0, LS_000002783d57def0_1_4;
L_000002783d57ef30 .part L_000002783d579670, 0, 1;
LS_000002783d57dbd0_0_0 .concat [ 1 1 1 1], L_000002783d57ef30, L_000002783d57ef30, L_000002783d57ef30, L_000002783d57ef30;
LS_000002783d57dbd0_0_4 .concat [ 1 1 1 1], L_000002783d57ef30, L_000002783d57ef30, L_000002783d57ef30, L_000002783d57ef30;
LS_000002783d57dbd0_0_8 .concat [ 1 1 1 1], L_000002783d57ef30, L_000002783d57ef30, L_000002783d57ef30, L_000002783d57ef30;
LS_000002783d57dbd0_0_12 .concat [ 1 1 1 1], L_000002783d57ef30, L_000002783d57ef30, L_000002783d57ef30, L_000002783d57ef30;
LS_000002783d57dbd0_0_16 .concat [ 1 1 1 1], L_000002783d57ef30, L_000002783d57ef30, L_000002783d57ef30, L_000002783d57ef30;
LS_000002783d57dbd0_0_20 .concat [ 1 1 1 1], L_000002783d57ef30, L_000002783d57ef30, L_000002783d57ef30, L_000002783d57ef30;
LS_000002783d57dbd0_0_24 .concat [ 1 1 1 1], L_000002783d57ef30, L_000002783d57ef30, L_000002783d57ef30, L_000002783d57ef30;
LS_000002783d57dbd0_0_28 .concat [ 1 1 1 1], L_000002783d57ef30, L_000002783d57ef30, L_000002783d57ef30, L_000002783d57ef30;
LS_000002783d57dbd0_1_0 .concat [ 4 4 4 4], LS_000002783d57dbd0_0_0, LS_000002783d57dbd0_0_4, LS_000002783d57dbd0_0_8, LS_000002783d57dbd0_0_12;
LS_000002783d57dbd0_1_4 .concat [ 4 4 4 4], LS_000002783d57dbd0_0_16, LS_000002783d57dbd0_0_20, LS_000002783d57dbd0_0_24, LS_000002783d57dbd0_0_28;
L_000002783d57dbd0 .concat [ 16 16 0 0], LS_000002783d57dbd0_1_0, LS_000002783d57dbd0_1_4;
S_000002783d308230 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000002783d34ca50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002783d585c30 .functor AND 32, L_000002783d57eb70, L_000002783d57d810, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002783d542c50_0 .net "in1", 31 0, L_000002783d57eb70;  1 drivers
v000002783d543330_0 .net "in2", 31 0, L_000002783d57d810;  1 drivers
v000002783d5413f0_0 .net "out", 31 0, L_000002783d585c30;  alias, 1 drivers
S_000002783d3083c0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000002783d34ca50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002783d584180 .functor AND 32, L_000002783d57da90, L_000002783d57e990, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002783d5430b0_0 .net "in1", 31 0, L_000002783d57da90;  1 drivers
v000002783d541670_0 .net "in2", 31 0, L_000002783d57e990;  1 drivers
v000002783d543150_0 .net "out", 31 0, L_000002783d584180;  alias, 1 drivers
S_000002783d341570 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000002783d34ca50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002783d5843b0 .functor AND 32, L_000002783d57ed50, L_000002783d57dd10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002783d543290_0 .net "in1", 31 0, L_000002783d57ed50;  1 drivers
v000002783d5410d0_0 .net "in2", 31 0, L_000002783d57dd10;  1 drivers
v000002783d543470_0 .net "out", 31 0, L_000002783d5843b0;  alias, 1 drivers
S_000002783d5458e0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000002783d34ca50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002783d584880 .functor AND 32, L_000002783d57def0, L_000002783d57dbd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002783d541170_0 .net "in1", 31 0, L_000002783d57def0;  1 drivers
v000002783d5412b0_0 .net "in2", 31 0, L_000002783d57dbd0;  1 drivers
v000002783d541490_0 .net "out", 31 0, L_000002783d584880;  alias, 1 drivers
S_000002783d5466f0 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000002783d4f8380;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002783d4dac00 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000002783d585fb0 .functor NOT 1, L_000002783d57efd0, C4<0>, C4<0>, C4<0>;
L_000002783d585ca0 .functor NOT 1, L_000002783d57f6b0, C4<0>, C4<0>, C4<0>;
L_000002783d4bbfc0 .functor NOT 1, L_000002783d57e030, C4<0>, C4<0>, C4<0>;
L_000002783d5eb770 .functor NOT 1, L_000002783d57e710, C4<0>, C4<0>, C4<0>;
L_000002783d5ea970 .functor AND 32, L_000002783d585f40, v000002783d54ca60_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002783d5eb0e0 .functor AND 32, L_000002783d585df0, L_000002783d5ffd60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002783d5ea120 .functor OR 32, L_000002783d5ea970, L_000002783d5eb0e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002783d5eaa50 .functor AND 32, L_000002783d5eb3f0, v000002783d53f320_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002783d5eacf0 .functor OR 32, L_000002783d5ea120, L_000002783d5eaa50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002783d5ea9e0 .functor AND 32, L_000002783d5e9f60, L_000002783d57f390, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002783d5eb8c0 .functor OR 32, L_000002783d5eacf0, L_000002783d5ea9e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002783d5479e0_0 .net *"_ivl_1", 0 0, L_000002783d57efd0;  1 drivers
v000002783d547800_0 .net *"_ivl_13", 0 0, L_000002783d57e030;  1 drivers
v000002783d548480_0 .net *"_ivl_14", 0 0, L_000002783d4bbfc0;  1 drivers
v000002783d5480c0_0 .net *"_ivl_19", 0 0, L_000002783d57f750;  1 drivers
v000002783d547300_0 .net *"_ivl_2", 0 0, L_000002783d585fb0;  1 drivers
v000002783d546fe0_0 .net *"_ivl_23", 0 0, L_000002783d57edf0;  1 drivers
v000002783d548de0_0 .net *"_ivl_27", 0 0, L_000002783d57e710;  1 drivers
v000002783d548ca0_0 .net *"_ivl_28", 0 0, L_000002783d5eb770;  1 drivers
v000002783d547a80_0 .net *"_ivl_33", 0 0, L_000002783d57f430;  1 drivers
v000002783d548660_0 .net *"_ivl_37", 0 0, L_000002783d57d310;  1 drivers
v000002783d547b20_0 .net *"_ivl_40", 31 0, L_000002783d5ea970;  1 drivers
v000002783d548160_0 .net *"_ivl_42", 31 0, L_000002783d5eb0e0;  1 drivers
v000002783d547f80_0 .net *"_ivl_44", 31 0, L_000002783d5ea120;  1 drivers
v000002783d548fc0_0 .net *"_ivl_46", 31 0, L_000002783d5eaa50;  1 drivers
v000002783d5473a0_0 .net *"_ivl_48", 31 0, L_000002783d5eacf0;  1 drivers
v000002783d547080_0 .net *"_ivl_50", 31 0, L_000002783d5ea9e0;  1 drivers
v000002783d547940_0 .net *"_ivl_7", 0 0, L_000002783d57f6b0;  1 drivers
v000002783d548700_0 .net *"_ivl_8", 0 0, L_000002783d585ca0;  1 drivers
v000002783d5478a0_0 .net "ina", 31 0, v000002783d54ca60_0;  alias, 1 drivers
v000002783d548020_0 .net "inb", 31 0, L_000002783d5ffd60;  alias, 1 drivers
v000002783d549060_0 .net "inc", 31 0, v000002783d53f320_0;  alias, 1 drivers
v000002783d547c60_0 .net "ind", 31 0, L_000002783d57f390;  alias, 1 drivers
v000002783d548840_0 .net "out", 31 0, L_000002783d5eb8c0;  alias, 1 drivers
v000002783d5488e0_0 .net "s0", 31 0, L_000002783d585f40;  1 drivers
v000002783d546b80_0 .net "s1", 31 0, L_000002783d585df0;  1 drivers
v000002783d546cc0_0 .net "s2", 31 0, L_000002783d5eb3f0;  1 drivers
v000002783d546d60_0 .net "s3", 31 0, L_000002783d5e9f60;  1 drivers
v000002783d547440_0 .net "sel", 1 0, L_000002783d57b470;  alias, 1 drivers
L_000002783d57efd0 .part L_000002783d57b470, 1, 1;
LS_000002783d57f610_0_0 .concat [ 1 1 1 1], L_000002783d585fb0, L_000002783d585fb0, L_000002783d585fb0, L_000002783d585fb0;
LS_000002783d57f610_0_4 .concat [ 1 1 1 1], L_000002783d585fb0, L_000002783d585fb0, L_000002783d585fb0, L_000002783d585fb0;
LS_000002783d57f610_0_8 .concat [ 1 1 1 1], L_000002783d585fb0, L_000002783d585fb0, L_000002783d585fb0, L_000002783d585fb0;
LS_000002783d57f610_0_12 .concat [ 1 1 1 1], L_000002783d585fb0, L_000002783d585fb0, L_000002783d585fb0, L_000002783d585fb0;
LS_000002783d57f610_0_16 .concat [ 1 1 1 1], L_000002783d585fb0, L_000002783d585fb0, L_000002783d585fb0, L_000002783d585fb0;
LS_000002783d57f610_0_20 .concat [ 1 1 1 1], L_000002783d585fb0, L_000002783d585fb0, L_000002783d585fb0, L_000002783d585fb0;
LS_000002783d57f610_0_24 .concat [ 1 1 1 1], L_000002783d585fb0, L_000002783d585fb0, L_000002783d585fb0, L_000002783d585fb0;
LS_000002783d57f610_0_28 .concat [ 1 1 1 1], L_000002783d585fb0, L_000002783d585fb0, L_000002783d585fb0, L_000002783d585fb0;
LS_000002783d57f610_1_0 .concat [ 4 4 4 4], LS_000002783d57f610_0_0, LS_000002783d57f610_0_4, LS_000002783d57f610_0_8, LS_000002783d57f610_0_12;
LS_000002783d57f610_1_4 .concat [ 4 4 4 4], LS_000002783d57f610_0_16, LS_000002783d57f610_0_20, LS_000002783d57f610_0_24, LS_000002783d57f610_0_28;
L_000002783d57f610 .concat [ 16 16 0 0], LS_000002783d57f610_1_0, LS_000002783d57f610_1_4;
L_000002783d57f6b0 .part L_000002783d57b470, 0, 1;
LS_000002783d57ea30_0_0 .concat [ 1 1 1 1], L_000002783d585ca0, L_000002783d585ca0, L_000002783d585ca0, L_000002783d585ca0;
LS_000002783d57ea30_0_4 .concat [ 1 1 1 1], L_000002783d585ca0, L_000002783d585ca0, L_000002783d585ca0, L_000002783d585ca0;
LS_000002783d57ea30_0_8 .concat [ 1 1 1 1], L_000002783d585ca0, L_000002783d585ca0, L_000002783d585ca0, L_000002783d585ca0;
LS_000002783d57ea30_0_12 .concat [ 1 1 1 1], L_000002783d585ca0, L_000002783d585ca0, L_000002783d585ca0, L_000002783d585ca0;
LS_000002783d57ea30_0_16 .concat [ 1 1 1 1], L_000002783d585ca0, L_000002783d585ca0, L_000002783d585ca0, L_000002783d585ca0;
LS_000002783d57ea30_0_20 .concat [ 1 1 1 1], L_000002783d585ca0, L_000002783d585ca0, L_000002783d585ca0, L_000002783d585ca0;
LS_000002783d57ea30_0_24 .concat [ 1 1 1 1], L_000002783d585ca0, L_000002783d585ca0, L_000002783d585ca0, L_000002783d585ca0;
LS_000002783d57ea30_0_28 .concat [ 1 1 1 1], L_000002783d585ca0, L_000002783d585ca0, L_000002783d585ca0, L_000002783d585ca0;
LS_000002783d57ea30_1_0 .concat [ 4 4 4 4], LS_000002783d57ea30_0_0, LS_000002783d57ea30_0_4, LS_000002783d57ea30_0_8, LS_000002783d57ea30_0_12;
LS_000002783d57ea30_1_4 .concat [ 4 4 4 4], LS_000002783d57ea30_0_16, LS_000002783d57ea30_0_20, LS_000002783d57ea30_0_24, LS_000002783d57ea30_0_28;
L_000002783d57ea30 .concat [ 16 16 0 0], LS_000002783d57ea30_1_0, LS_000002783d57ea30_1_4;
L_000002783d57e030 .part L_000002783d57b470, 1, 1;
LS_000002783d57f250_0_0 .concat [ 1 1 1 1], L_000002783d4bbfc0, L_000002783d4bbfc0, L_000002783d4bbfc0, L_000002783d4bbfc0;
LS_000002783d57f250_0_4 .concat [ 1 1 1 1], L_000002783d4bbfc0, L_000002783d4bbfc0, L_000002783d4bbfc0, L_000002783d4bbfc0;
LS_000002783d57f250_0_8 .concat [ 1 1 1 1], L_000002783d4bbfc0, L_000002783d4bbfc0, L_000002783d4bbfc0, L_000002783d4bbfc0;
LS_000002783d57f250_0_12 .concat [ 1 1 1 1], L_000002783d4bbfc0, L_000002783d4bbfc0, L_000002783d4bbfc0, L_000002783d4bbfc0;
LS_000002783d57f250_0_16 .concat [ 1 1 1 1], L_000002783d4bbfc0, L_000002783d4bbfc0, L_000002783d4bbfc0, L_000002783d4bbfc0;
LS_000002783d57f250_0_20 .concat [ 1 1 1 1], L_000002783d4bbfc0, L_000002783d4bbfc0, L_000002783d4bbfc0, L_000002783d4bbfc0;
LS_000002783d57f250_0_24 .concat [ 1 1 1 1], L_000002783d4bbfc0, L_000002783d4bbfc0, L_000002783d4bbfc0, L_000002783d4bbfc0;
LS_000002783d57f250_0_28 .concat [ 1 1 1 1], L_000002783d4bbfc0, L_000002783d4bbfc0, L_000002783d4bbfc0, L_000002783d4bbfc0;
LS_000002783d57f250_1_0 .concat [ 4 4 4 4], LS_000002783d57f250_0_0, LS_000002783d57f250_0_4, LS_000002783d57f250_0_8, LS_000002783d57f250_0_12;
LS_000002783d57f250_1_4 .concat [ 4 4 4 4], LS_000002783d57f250_0_16, LS_000002783d57f250_0_20, LS_000002783d57f250_0_24, LS_000002783d57f250_0_28;
L_000002783d57f250 .concat [ 16 16 0 0], LS_000002783d57f250_1_0, LS_000002783d57f250_1_4;
L_000002783d57f750 .part L_000002783d57b470, 0, 1;
LS_000002783d57ead0_0_0 .concat [ 1 1 1 1], L_000002783d57f750, L_000002783d57f750, L_000002783d57f750, L_000002783d57f750;
LS_000002783d57ead0_0_4 .concat [ 1 1 1 1], L_000002783d57f750, L_000002783d57f750, L_000002783d57f750, L_000002783d57f750;
LS_000002783d57ead0_0_8 .concat [ 1 1 1 1], L_000002783d57f750, L_000002783d57f750, L_000002783d57f750, L_000002783d57f750;
LS_000002783d57ead0_0_12 .concat [ 1 1 1 1], L_000002783d57f750, L_000002783d57f750, L_000002783d57f750, L_000002783d57f750;
LS_000002783d57ead0_0_16 .concat [ 1 1 1 1], L_000002783d57f750, L_000002783d57f750, L_000002783d57f750, L_000002783d57f750;
LS_000002783d57ead0_0_20 .concat [ 1 1 1 1], L_000002783d57f750, L_000002783d57f750, L_000002783d57f750, L_000002783d57f750;
LS_000002783d57ead0_0_24 .concat [ 1 1 1 1], L_000002783d57f750, L_000002783d57f750, L_000002783d57f750, L_000002783d57f750;
LS_000002783d57ead0_0_28 .concat [ 1 1 1 1], L_000002783d57f750, L_000002783d57f750, L_000002783d57f750, L_000002783d57f750;
LS_000002783d57ead0_1_0 .concat [ 4 4 4 4], LS_000002783d57ead0_0_0, LS_000002783d57ead0_0_4, LS_000002783d57ead0_0_8, LS_000002783d57ead0_0_12;
LS_000002783d57ead0_1_4 .concat [ 4 4 4 4], LS_000002783d57ead0_0_16, LS_000002783d57ead0_0_20, LS_000002783d57ead0_0_24, LS_000002783d57ead0_0_28;
L_000002783d57ead0 .concat [ 16 16 0 0], LS_000002783d57ead0_1_0, LS_000002783d57ead0_1_4;
L_000002783d57edf0 .part L_000002783d57b470, 1, 1;
LS_000002783d57e0d0_0_0 .concat [ 1 1 1 1], L_000002783d57edf0, L_000002783d57edf0, L_000002783d57edf0, L_000002783d57edf0;
LS_000002783d57e0d0_0_4 .concat [ 1 1 1 1], L_000002783d57edf0, L_000002783d57edf0, L_000002783d57edf0, L_000002783d57edf0;
LS_000002783d57e0d0_0_8 .concat [ 1 1 1 1], L_000002783d57edf0, L_000002783d57edf0, L_000002783d57edf0, L_000002783d57edf0;
LS_000002783d57e0d0_0_12 .concat [ 1 1 1 1], L_000002783d57edf0, L_000002783d57edf0, L_000002783d57edf0, L_000002783d57edf0;
LS_000002783d57e0d0_0_16 .concat [ 1 1 1 1], L_000002783d57edf0, L_000002783d57edf0, L_000002783d57edf0, L_000002783d57edf0;
LS_000002783d57e0d0_0_20 .concat [ 1 1 1 1], L_000002783d57edf0, L_000002783d57edf0, L_000002783d57edf0, L_000002783d57edf0;
LS_000002783d57e0d0_0_24 .concat [ 1 1 1 1], L_000002783d57edf0, L_000002783d57edf0, L_000002783d57edf0, L_000002783d57edf0;
LS_000002783d57e0d0_0_28 .concat [ 1 1 1 1], L_000002783d57edf0, L_000002783d57edf0, L_000002783d57edf0, L_000002783d57edf0;
LS_000002783d57e0d0_1_0 .concat [ 4 4 4 4], LS_000002783d57e0d0_0_0, LS_000002783d57e0d0_0_4, LS_000002783d57e0d0_0_8, LS_000002783d57e0d0_0_12;
LS_000002783d57e0d0_1_4 .concat [ 4 4 4 4], LS_000002783d57e0d0_0_16, LS_000002783d57e0d0_0_20, LS_000002783d57e0d0_0_24, LS_000002783d57e0d0_0_28;
L_000002783d57e0d0 .concat [ 16 16 0 0], LS_000002783d57e0d0_1_0, LS_000002783d57e0d0_1_4;
L_000002783d57e710 .part L_000002783d57b470, 0, 1;
LS_000002783d57e8f0_0_0 .concat [ 1 1 1 1], L_000002783d5eb770, L_000002783d5eb770, L_000002783d5eb770, L_000002783d5eb770;
LS_000002783d57e8f0_0_4 .concat [ 1 1 1 1], L_000002783d5eb770, L_000002783d5eb770, L_000002783d5eb770, L_000002783d5eb770;
LS_000002783d57e8f0_0_8 .concat [ 1 1 1 1], L_000002783d5eb770, L_000002783d5eb770, L_000002783d5eb770, L_000002783d5eb770;
LS_000002783d57e8f0_0_12 .concat [ 1 1 1 1], L_000002783d5eb770, L_000002783d5eb770, L_000002783d5eb770, L_000002783d5eb770;
LS_000002783d57e8f0_0_16 .concat [ 1 1 1 1], L_000002783d5eb770, L_000002783d5eb770, L_000002783d5eb770, L_000002783d5eb770;
LS_000002783d57e8f0_0_20 .concat [ 1 1 1 1], L_000002783d5eb770, L_000002783d5eb770, L_000002783d5eb770, L_000002783d5eb770;
LS_000002783d57e8f0_0_24 .concat [ 1 1 1 1], L_000002783d5eb770, L_000002783d5eb770, L_000002783d5eb770, L_000002783d5eb770;
LS_000002783d57e8f0_0_28 .concat [ 1 1 1 1], L_000002783d5eb770, L_000002783d5eb770, L_000002783d5eb770, L_000002783d5eb770;
LS_000002783d57e8f0_1_0 .concat [ 4 4 4 4], LS_000002783d57e8f0_0_0, LS_000002783d57e8f0_0_4, LS_000002783d57e8f0_0_8, LS_000002783d57e8f0_0_12;
LS_000002783d57e8f0_1_4 .concat [ 4 4 4 4], LS_000002783d57e8f0_0_16, LS_000002783d57e8f0_0_20, LS_000002783d57e8f0_0_24, LS_000002783d57e8f0_0_28;
L_000002783d57e8f0 .concat [ 16 16 0 0], LS_000002783d57e8f0_1_0, LS_000002783d57e8f0_1_4;
L_000002783d57f430 .part L_000002783d57b470, 1, 1;
LS_000002783d57f2f0_0_0 .concat [ 1 1 1 1], L_000002783d57f430, L_000002783d57f430, L_000002783d57f430, L_000002783d57f430;
LS_000002783d57f2f0_0_4 .concat [ 1 1 1 1], L_000002783d57f430, L_000002783d57f430, L_000002783d57f430, L_000002783d57f430;
LS_000002783d57f2f0_0_8 .concat [ 1 1 1 1], L_000002783d57f430, L_000002783d57f430, L_000002783d57f430, L_000002783d57f430;
LS_000002783d57f2f0_0_12 .concat [ 1 1 1 1], L_000002783d57f430, L_000002783d57f430, L_000002783d57f430, L_000002783d57f430;
LS_000002783d57f2f0_0_16 .concat [ 1 1 1 1], L_000002783d57f430, L_000002783d57f430, L_000002783d57f430, L_000002783d57f430;
LS_000002783d57f2f0_0_20 .concat [ 1 1 1 1], L_000002783d57f430, L_000002783d57f430, L_000002783d57f430, L_000002783d57f430;
LS_000002783d57f2f0_0_24 .concat [ 1 1 1 1], L_000002783d57f430, L_000002783d57f430, L_000002783d57f430, L_000002783d57f430;
LS_000002783d57f2f0_0_28 .concat [ 1 1 1 1], L_000002783d57f430, L_000002783d57f430, L_000002783d57f430, L_000002783d57f430;
LS_000002783d57f2f0_1_0 .concat [ 4 4 4 4], LS_000002783d57f2f0_0_0, LS_000002783d57f2f0_0_4, LS_000002783d57f2f0_0_8, LS_000002783d57f2f0_0_12;
LS_000002783d57f2f0_1_4 .concat [ 4 4 4 4], LS_000002783d57f2f0_0_16, LS_000002783d57f2f0_0_20, LS_000002783d57f2f0_0_24, LS_000002783d57f2f0_0_28;
L_000002783d57f2f0 .concat [ 16 16 0 0], LS_000002783d57f2f0_1_0, LS_000002783d57f2f0_1_4;
L_000002783d57d310 .part L_000002783d57b470, 0, 1;
LS_000002783d57f070_0_0 .concat [ 1 1 1 1], L_000002783d57d310, L_000002783d57d310, L_000002783d57d310, L_000002783d57d310;
LS_000002783d57f070_0_4 .concat [ 1 1 1 1], L_000002783d57d310, L_000002783d57d310, L_000002783d57d310, L_000002783d57d310;
LS_000002783d57f070_0_8 .concat [ 1 1 1 1], L_000002783d57d310, L_000002783d57d310, L_000002783d57d310, L_000002783d57d310;
LS_000002783d57f070_0_12 .concat [ 1 1 1 1], L_000002783d57d310, L_000002783d57d310, L_000002783d57d310, L_000002783d57d310;
LS_000002783d57f070_0_16 .concat [ 1 1 1 1], L_000002783d57d310, L_000002783d57d310, L_000002783d57d310, L_000002783d57d310;
LS_000002783d57f070_0_20 .concat [ 1 1 1 1], L_000002783d57d310, L_000002783d57d310, L_000002783d57d310, L_000002783d57d310;
LS_000002783d57f070_0_24 .concat [ 1 1 1 1], L_000002783d57d310, L_000002783d57d310, L_000002783d57d310, L_000002783d57d310;
LS_000002783d57f070_0_28 .concat [ 1 1 1 1], L_000002783d57d310, L_000002783d57d310, L_000002783d57d310, L_000002783d57d310;
LS_000002783d57f070_1_0 .concat [ 4 4 4 4], LS_000002783d57f070_0_0, LS_000002783d57f070_0_4, LS_000002783d57f070_0_8, LS_000002783d57f070_0_12;
LS_000002783d57f070_1_4 .concat [ 4 4 4 4], LS_000002783d57f070_0_16, LS_000002783d57f070_0_20, LS_000002783d57f070_0_24, LS_000002783d57f070_0_28;
L_000002783d57f070 .concat [ 16 16 0 0], LS_000002783d57f070_1_0, LS_000002783d57f070_1_4;
S_000002783d545a70 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000002783d5466f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002783d585f40 .functor AND 32, L_000002783d57f610, L_000002783d57ea30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002783d546e00_0 .net "in1", 31 0, L_000002783d57f610;  1 drivers
v000002783d548340_0 .net "in2", 31 0, L_000002783d57ea30;  1 drivers
v000002783d548b60_0 .net "out", 31 0, L_000002783d585f40;  alias, 1 drivers
S_000002783d5460b0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000002783d5466f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002783d585df0 .functor AND 32, L_000002783d57f250, L_000002783d57ead0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002783d548980_0 .net "in1", 31 0, L_000002783d57f250;  1 drivers
v000002783d548d40_0 .net "in2", 31 0, L_000002783d57ead0;  1 drivers
v000002783d547760_0 .net "out", 31 0, L_000002783d585df0;  alias, 1 drivers
S_000002783d545c00 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000002783d5466f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002783d5eb3f0 .functor AND 32, L_000002783d57e0d0, L_000002783d57e8f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002783d548c00_0 .net "in1", 31 0, L_000002783d57e0d0;  1 drivers
v000002783d546ea0_0 .net "in2", 31 0, L_000002783d57e8f0;  1 drivers
v000002783d5485c0_0 .net "out", 31 0, L_000002783d5eb3f0;  alias, 1 drivers
S_000002783d545d90 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000002783d5466f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002783d5e9f60 .functor AND 32, L_000002783d57f2f0, L_000002783d57f070, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002783d5483e0_0 .net "in1", 31 0, L_000002783d57f2f0;  1 drivers
v000002783d547120_0 .net "in2", 31 0, L_000002783d57f070;  1 drivers
v000002783d547620_0 .net "out", 31 0, L_000002783d5e9f60;  alias, 1 drivers
S_000002783d546560 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000002783d4f8380;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002783d4dc200 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000002783d5eb930 .functor NOT 1, L_000002783d57e170, C4<0>, C4<0>, C4<0>;
L_000002783d5eaac0 .functor NOT 1, L_000002783d57d1d0, C4<0>, C4<0>, C4<0>;
L_000002783d5eb7e0 .functor NOT 1, L_000002783d57d270, C4<0>, C4<0>, C4<0>;
L_000002783d5ea040 .functor NOT 1, L_000002783d57e5d0, C4<0>, C4<0>, C4<0>;
L_000002783d5eadd0 .functor AND 32, L_000002783d5ea740, v000002783d54dc80_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002783d5eb150 .functor AND 32, L_000002783d5eab30, L_000002783d5ffd60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002783d5eb4d0 .functor OR 32, L_000002783d5eadd0, L_000002783d5eb150, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002783d5eaba0 .functor AND 32, L_000002783d5e9fd0, v000002783d53f320_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002783d5eac10 .functor OR 32, L_000002783d5eb4d0, L_000002783d5eaba0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002783d5ea5f0 .functor AND 32, L_000002783d5ea820, L_000002783d57f390, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002783d5eb460 .functor OR 32, L_000002783d5eac10, L_000002783d5ea5f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002783d54a280_0 .net *"_ivl_1", 0 0, L_000002783d57e170;  1 drivers
v000002783d5496a0_0 .net *"_ivl_13", 0 0, L_000002783d57d270;  1 drivers
v000002783d5499c0_0 .net *"_ivl_14", 0 0, L_000002783d5eb7e0;  1 drivers
v000002783d54a780_0 .net *"_ivl_19", 0 0, L_000002783d57d770;  1 drivers
v000002783d5492e0_0 .net *"_ivl_2", 0 0, L_000002783d5eb930;  1 drivers
v000002783d549ce0_0 .net *"_ivl_23", 0 0, L_000002783d57d8b0;  1 drivers
v000002783d549ec0_0 .net *"_ivl_27", 0 0, L_000002783d57e5d0;  1 drivers
v000002783d549740_0 .net *"_ivl_28", 0 0, L_000002783d5ea040;  1 drivers
v000002783d54a0a0_0 .net *"_ivl_33", 0 0, L_000002783d57e670;  1 drivers
v000002783d549b00_0 .net *"_ivl_37", 0 0, L_000002783d57d450;  1 drivers
v000002783d549560_0 .net *"_ivl_40", 31 0, L_000002783d5eadd0;  1 drivers
v000002783d549240_0 .net *"_ivl_42", 31 0, L_000002783d5eb150;  1 drivers
v000002783d54a6e0_0 .net *"_ivl_44", 31 0, L_000002783d5eb4d0;  1 drivers
v000002783d549e20_0 .net *"_ivl_46", 31 0, L_000002783d5eaba0;  1 drivers
v000002783d549d80_0 .net *"_ivl_48", 31 0, L_000002783d5eac10;  1 drivers
v000002783d549420_0 .net *"_ivl_50", 31 0, L_000002783d5ea5f0;  1 drivers
v000002783d54a460_0 .net *"_ivl_7", 0 0, L_000002783d57d1d0;  1 drivers
v000002783d54a320_0 .net *"_ivl_8", 0 0, L_000002783d5eaac0;  1 drivers
v000002783d549600_0 .net "ina", 31 0, v000002783d54dc80_0;  alias, 1 drivers
v000002783d549f60_0 .net "inb", 31 0, L_000002783d5ffd60;  alias, 1 drivers
v000002783d549c40_0 .net "inc", 31 0, v000002783d53f320_0;  alias, 1 drivers
v000002783d54a3c0_0 .net "ind", 31 0, L_000002783d57f390;  alias, 1 drivers
v000002783d54a500_0 .net "out", 31 0, L_000002783d5eb460;  alias, 1 drivers
v000002783d5497e0_0 .net "s0", 31 0, L_000002783d5ea740;  1 drivers
v000002783d549920_0 .net "s1", 31 0, L_000002783d5eab30;  1 drivers
v000002783d549ba0_0 .net "s2", 31 0, L_000002783d5e9fd0;  1 drivers
v000002783d54e900_0 .net "s3", 31 0, L_000002783d5ea820;  1 drivers
v000002783d54ddc0_0 .net "sel", 1 0, L_000002783d57c550;  alias, 1 drivers
L_000002783d57e170 .part L_000002783d57c550, 1, 1;
LS_000002783d57f7f0_0_0 .concat [ 1 1 1 1], L_000002783d5eb930, L_000002783d5eb930, L_000002783d5eb930, L_000002783d5eb930;
LS_000002783d57f7f0_0_4 .concat [ 1 1 1 1], L_000002783d5eb930, L_000002783d5eb930, L_000002783d5eb930, L_000002783d5eb930;
LS_000002783d57f7f0_0_8 .concat [ 1 1 1 1], L_000002783d5eb930, L_000002783d5eb930, L_000002783d5eb930, L_000002783d5eb930;
LS_000002783d57f7f0_0_12 .concat [ 1 1 1 1], L_000002783d5eb930, L_000002783d5eb930, L_000002783d5eb930, L_000002783d5eb930;
LS_000002783d57f7f0_0_16 .concat [ 1 1 1 1], L_000002783d5eb930, L_000002783d5eb930, L_000002783d5eb930, L_000002783d5eb930;
LS_000002783d57f7f0_0_20 .concat [ 1 1 1 1], L_000002783d5eb930, L_000002783d5eb930, L_000002783d5eb930, L_000002783d5eb930;
LS_000002783d57f7f0_0_24 .concat [ 1 1 1 1], L_000002783d5eb930, L_000002783d5eb930, L_000002783d5eb930, L_000002783d5eb930;
LS_000002783d57f7f0_0_28 .concat [ 1 1 1 1], L_000002783d5eb930, L_000002783d5eb930, L_000002783d5eb930, L_000002783d5eb930;
LS_000002783d57f7f0_1_0 .concat [ 4 4 4 4], LS_000002783d57f7f0_0_0, LS_000002783d57f7f0_0_4, LS_000002783d57f7f0_0_8, LS_000002783d57f7f0_0_12;
LS_000002783d57f7f0_1_4 .concat [ 4 4 4 4], LS_000002783d57f7f0_0_16, LS_000002783d57f7f0_0_20, LS_000002783d57f7f0_0_24, LS_000002783d57f7f0_0_28;
L_000002783d57f7f0 .concat [ 16 16 0 0], LS_000002783d57f7f0_1_0, LS_000002783d57f7f0_1_4;
L_000002783d57d1d0 .part L_000002783d57c550, 0, 1;
LS_000002783d57e2b0_0_0 .concat [ 1 1 1 1], L_000002783d5eaac0, L_000002783d5eaac0, L_000002783d5eaac0, L_000002783d5eaac0;
LS_000002783d57e2b0_0_4 .concat [ 1 1 1 1], L_000002783d5eaac0, L_000002783d5eaac0, L_000002783d5eaac0, L_000002783d5eaac0;
LS_000002783d57e2b0_0_8 .concat [ 1 1 1 1], L_000002783d5eaac0, L_000002783d5eaac0, L_000002783d5eaac0, L_000002783d5eaac0;
LS_000002783d57e2b0_0_12 .concat [ 1 1 1 1], L_000002783d5eaac0, L_000002783d5eaac0, L_000002783d5eaac0, L_000002783d5eaac0;
LS_000002783d57e2b0_0_16 .concat [ 1 1 1 1], L_000002783d5eaac0, L_000002783d5eaac0, L_000002783d5eaac0, L_000002783d5eaac0;
LS_000002783d57e2b0_0_20 .concat [ 1 1 1 1], L_000002783d5eaac0, L_000002783d5eaac0, L_000002783d5eaac0, L_000002783d5eaac0;
LS_000002783d57e2b0_0_24 .concat [ 1 1 1 1], L_000002783d5eaac0, L_000002783d5eaac0, L_000002783d5eaac0, L_000002783d5eaac0;
LS_000002783d57e2b0_0_28 .concat [ 1 1 1 1], L_000002783d5eaac0, L_000002783d5eaac0, L_000002783d5eaac0, L_000002783d5eaac0;
LS_000002783d57e2b0_1_0 .concat [ 4 4 4 4], LS_000002783d57e2b0_0_0, LS_000002783d57e2b0_0_4, LS_000002783d57e2b0_0_8, LS_000002783d57e2b0_0_12;
LS_000002783d57e2b0_1_4 .concat [ 4 4 4 4], LS_000002783d57e2b0_0_16, LS_000002783d57e2b0_0_20, LS_000002783d57e2b0_0_24, LS_000002783d57e2b0_0_28;
L_000002783d57e2b0 .concat [ 16 16 0 0], LS_000002783d57e2b0_1_0, LS_000002783d57e2b0_1_4;
L_000002783d57d270 .part L_000002783d57c550, 1, 1;
LS_000002783d57e490_0_0 .concat [ 1 1 1 1], L_000002783d5eb7e0, L_000002783d5eb7e0, L_000002783d5eb7e0, L_000002783d5eb7e0;
LS_000002783d57e490_0_4 .concat [ 1 1 1 1], L_000002783d5eb7e0, L_000002783d5eb7e0, L_000002783d5eb7e0, L_000002783d5eb7e0;
LS_000002783d57e490_0_8 .concat [ 1 1 1 1], L_000002783d5eb7e0, L_000002783d5eb7e0, L_000002783d5eb7e0, L_000002783d5eb7e0;
LS_000002783d57e490_0_12 .concat [ 1 1 1 1], L_000002783d5eb7e0, L_000002783d5eb7e0, L_000002783d5eb7e0, L_000002783d5eb7e0;
LS_000002783d57e490_0_16 .concat [ 1 1 1 1], L_000002783d5eb7e0, L_000002783d5eb7e0, L_000002783d5eb7e0, L_000002783d5eb7e0;
LS_000002783d57e490_0_20 .concat [ 1 1 1 1], L_000002783d5eb7e0, L_000002783d5eb7e0, L_000002783d5eb7e0, L_000002783d5eb7e0;
LS_000002783d57e490_0_24 .concat [ 1 1 1 1], L_000002783d5eb7e0, L_000002783d5eb7e0, L_000002783d5eb7e0, L_000002783d5eb7e0;
LS_000002783d57e490_0_28 .concat [ 1 1 1 1], L_000002783d5eb7e0, L_000002783d5eb7e0, L_000002783d5eb7e0, L_000002783d5eb7e0;
LS_000002783d57e490_1_0 .concat [ 4 4 4 4], LS_000002783d57e490_0_0, LS_000002783d57e490_0_4, LS_000002783d57e490_0_8, LS_000002783d57e490_0_12;
LS_000002783d57e490_1_4 .concat [ 4 4 4 4], LS_000002783d57e490_0_16, LS_000002783d57e490_0_20, LS_000002783d57e490_0_24, LS_000002783d57e490_0_28;
L_000002783d57e490 .concat [ 16 16 0 0], LS_000002783d57e490_1_0, LS_000002783d57e490_1_4;
L_000002783d57d770 .part L_000002783d57c550, 0, 1;
LS_000002783d57ec10_0_0 .concat [ 1 1 1 1], L_000002783d57d770, L_000002783d57d770, L_000002783d57d770, L_000002783d57d770;
LS_000002783d57ec10_0_4 .concat [ 1 1 1 1], L_000002783d57d770, L_000002783d57d770, L_000002783d57d770, L_000002783d57d770;
LS_000002783d57ec10_0_8 .concat [ 1 1 1 1], L_000002783d57d770, L_000002783d57d770, L_000002783d57d770, L_000002783d57d770;
LS_000002783d57ec10_0_12 .concat [ 1 1 1 1], L_000002783d57d770, L_000002783d57d770, L_000002783d57d770, L_000002783d57d770;
LS_000002783d57ec10_0_16 .concat [ 1 1 1 1], L_000002783d57d770, L_000002783d57d770, L_000002783d57d770, L_000002783d57d770;
LS_000002783d57ec10_0_20 .concat [ 1 1 1 1], L_000002783d57d770, L_000002783d57d770, L_000002783d57d770, L_000002783d57d770;
LS_000002783d57ec10_0_24 .concat [ 1 1 1 1], L_000002783d57d770, L_000002783d57d770, L_000002783d57d770, L_000002783d57d770;
LS_000002783d57ec10_0_28 .concat [ 1 1 1 1], L_000002783d57d770, L_000002783d57d770, L_000002783d57d770, L_000002783d57d770;
LS_000002783d57ec10_1_0 .concat [ 4 4 4 4], LS_000002783d57ec10_0_0, LS_000002783d57ec10_0_4, LS_000002783d57ec10_0_8, LS_000002783d57ec10_0_12;
LS_000002783d57ec10_1_4 .concat [ 4 4 4 4], LS_000002783d57ec10_0_16, LS_000002783d57ec10_0_20, LS_000002783d57ec10_0_24, LS_000002783d57ec10_0_28;
L_000002783d57ec10 .concat [ 16 16 0 0], LS_000002783d57ec10_1_0, LS_000002783d57ec10_1_4;
L_000002783d57d8b0 .part L_000002783d57c550, 1, 1;
LS_000002783d57e530_0_0 .concat [ 1 1 1 1], L_000002783d57d8b0, L_000002783d57d8b0, L_000002783d57d8b0, L_000002783d57d8b0;
LS_000002783d57e530_0_4 .concat [ 1 1 1 1], L_000002783d57d8b0, L_000002783d57d8b0, L_000002783d57d8b0, L_000002783d57d8b0;
LS_000002783d57e530_0_8 .concat [ 1 1 1 1], L_000002783d57d8b0, L_000002783d57d8b0, L_000002783d57d8b0, L_000002783d57d8b0;
LS_000002783d57e530_0_12 .concat [ 1 1 1 1], L_000002783d57d8b0, L_000002783d57d8b0, L_000002783d57d8b0, L_000002783d57d8b0;
LS_000002783d57e530_0_16 .concat [ 1 1 1 1], L_000002783d57d8b0, L_000002783d57d8b0, L_000002783d57d8b0, L_000002783d57d8b0;
LS_000002783d57e530_0_20 .concat [ 1 1 1 1], L_000002783d57d8b0, L_000002783d57d8b0, L_000002783d57d8b0, L_000002783d57d8b0;
LS_000002783d57e530_0_24 .concat [ 1 1 1 1], L_000002783d57d8b0, L_000002783d57d8b0, L_000002783d57d8b0, L_000002783d57d8b0;
LS_000002783d57e530_0_28 .concat [ 1 1 1 1], L_000002783d57d8b0, L_000002783d57d8b0, L_000002783d57d8b0, L_000002783d57d8b0;
LS_000002783d57e530_1_0 .concat [ 4 4 4 4], LS_000002783d57e530_0_0, LS_000002783d57e530_0_4, LS_000002783d57e530_0_8, LS_000002783d57e530_0_12;
LS_000002783d57e530_1_4 .concat [ 4 4 4 4], LS_000002783d57e530_0_16, LS_000002783d57e530_0_20, LS_000002783d57e530_0_24, LS_000002783d57e530_0_28;
L_000002783d57e530 .concat [ 16 16 0 0], LS_000002783d57e530_1_0, LS_000002783d57e530_1_4;
L_000002783d57e5d0 .part L_000002783d57c550, 0, 1;
LS_000002783d57ecb0_0_0 .concat [ 1 1 1 1], L_000002783d5ea040, L_000002783d5ea040, L_000002783d5ea040, L_000002783d5ea040;
LS_000002783d57ecb0_0_4 .concat [ 1 1 1 1], L_000002783d5ea040, L_000002783d5ea040, L_000002783d5ea040, L_000002783d5ea040;
LS_000002783d57ecb0_0_8 .concat [ 1 1 1 1], L_000002783d5ea040, L_000002783d5ea040, L_000002783d5ea040, L_000002783d5ea040;
LS_000002783d57ecb0_0_12 .concat [ 1 1 1 1], L_000002783d5ea040, L_000002783d5ea040, L_000002783d5ea040, L_000002783d5ea040;
LS_000002783d57ecb0_0_16 .concat [ 1 1 1 1], L_000002783d5ea040, L_000002783d5ea040, L_000002783d5ea040, L_000002783d5ea040;
LS_000002783d57ecb0_0_20 .concat [ 1 1 1 1], L_000002783d5ea040, L_000002783d5ea040, L_000002783d5ea040, L_000002783d5ea040;
LS_000002783d57ecb0_0_24 .concat [ 1 1 1 1], L_000002783d5ea040, L_000002783d5ea040, L_000002783d5ea040, L_000002783d5ea040;
LS_000002783d57ecb0_0_28 .concat [ 1 1 1 1], L_000002783d5ea040, L_000002783d5ea040, L_000002783d5ea040, L_000002783d5ea040;
LS_000002783d57ecb0_1_0 .concat [ 4 4 4 4], LS_000002783d57ecb0_0_0, LS_000002783d57ecb0_0_4, LS_000002783d57ecb0_0_8, LS_000002783d57ecb0_0_12;
LS_000002783d57ecb0_1_4 .concat [ 4 4 4 4], LS_000002783d57ecb0_0_16, LS_000002783d57ecb0_0_20, LS_000002783d57ecb0_0_24, LS_000002783d57ecb0_0_28;
L_000002783d57ecb0 .concat [ 16 16 0 0], LS_000002783d57ecb0_1_0, LS_000002783d57ecb0_1_4;
L_000002783d57e670 .part L_000002783d57c550, 1, 1;
LS_000002783d57d3b0_0_0 .concat [ 1 1 1 1], L_000002783d57e670, L_000002783d57e670, L_000002783d57e670, L_000002783d57e670;
LS_000002783d57d3b0_0_4 .concat [ 1 1 1 1], L_000002783d57e670, L_000002783d57e670, L_000002783d57e670, L_000002783d57e670;
LS_000002783d57d3b0_0_8 .concat [ 1 1 1 1], L_000002783d57e670, L_000002783d57e670, L_000002783d57e670, L_000002783d57e670;
LS_000002783d57d3b0_0_12 .concat [ 1 1 1 1], L_000002783d57e670, L_000002783d57e670, L_000002783d57e670, L_000002783d57e670;
LS_000002783d57d3b0_0_16 .concat [ 1 1 1 1], L_000002783d57e670, L_000002783d57e670, L_000002783d57e670, L_000002783d57e670;
LS_000002783d57d3b0_0_20 .concat [ 1 1 1 1], L_000002783d57e670, L_000002783d57e670, L_000002783d57e670, L_000002783d57e670;
LS_000002783d57d3b0_0_24 .concat [ 1 1 1 1], L_000002783d57e670, L_000002783d57e670, L_000002783d57e670, L_000002783d57e670;
LS_000002783d57d3b0_0_28 .concat [ 1 1 1 1], L_000002783d57e670, L_000002783d57e670, L_000002783d57e670, L_000002783d57e670;
LS_000002783d57d3b0_1_0 .concat [ 4 4 4 4], LS_000002783d57d3b0_0_0, LS_000002783d57d3b0_0_4, LS_000002783d57d3b0_0_8, LS_000002783d57d3b0_0_12;
LS_000002783d57d3b0_1_4 .concat [ 4 4 4 4], LS_000002783d57d3b0_0_16, LS_000002783d57d3b0_0_20, LS_000002783d57d3b0_0_24, LS_000002783d57d3b0_0_28;
L_000002783d57d3b0 .concat [ 16 16 0 0], LS_000002783d57d3b0_1_0, LS_000002783d57d3b0_1_4;
L_000002783d57d450 .part L_000002783d57c550, 0, 1;
LS_000002783d57d4f0_0_0 .concat [ 1 1 1 1], L_000002783d57d450, L_000002783d57d450, L_000002783d57d450, L_000002783d57d450;
LS_000002783d57d4f0_0_4 .concat [ 1 1 1 1], L_000002783d57d450, L_000002783d57d450, L_000002783d57d450, L_000002783d57d450;
LS_000002783d57d4f0_0_8 .concat [ 1 1 1 1], L_000002783d57d450, L_000002783d57d450, L_000002783d57d450, L_000002783d57d450;
LS_000002783d57d4f0_0_12 .concat [ 1 1 1 1], L_000002783d57d450, L_000002783d57d450, L_000002783d57d450, L_000002783d57d450;
LS_000002783d57d4f0_0_16 .concat [ 1 1 1 1], L_000002783d57d450, L_000002783d57d450, L_000002783d57d450, L_000002783d57d450;
LS_000002783d57d4f0_0_20 .concat [ 1 1 1 1], L_000002783d57d450, L_000002783d57d450, L_000002783d57d450, L_000002783d57d450;
LS_000002783d57d4f0_0_24 .concat [ 1 1 1 1], L_000002783d57d450, L_000002783d57d450, L_000002783d57d450, L_000002783d57d450;
LS_000002783d57d4f0_0_28 .concat [ 1 1 1 1], L_000002783d57d450, L_000002783d57d450, L_000002783d57d450, L_000002783d57d450;
LS_000002783d57d4f0_1_0 .concat [ 4 4 4 4], LS_000002783d57d4f0_0_0, LS_000002783d57d4f0_0_4, LS_000002783d57d4f0_0_8, LS_000002783d57d4f0_0_12;
LS_000002783d57d4f0_1_4 .concat [ 4 4 4 4], LS_000002783d57d4f0_0_16, LS_000002783d57d4f0_0_20, LS_000002783d57d4f0_0_24, LS_000002783d57d4f0_0_28;
L_000002783d57d4f0 .concat [ 16 16 0 0], LS_000002783d57d4f0_1_0, LS_000002783d57d4f0_1_4;
S_000002783d5463d0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000002783d546560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002783d5ea740 .functor AND 32, L_000002783d57f7f0, L_000002783d57e2b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002783d5474e0_0 .net "in1", 31 0, L_000002783d57f7f0;  1 drivers
v000002783d549380_0 .net "in2", 31 0, L_000002783d57e2b0;  1 drivers
v000002783d54a000_0 .net "out", 31 0, L_000002783d5ea740;  alias, 1 drivers
S_000002783d545f20 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000002783d546560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002783d5eab30 .functor AND 32, L_000002783d57e490, L_000002783d57ec10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002783d5491a0_0 .net "in1", 31 0, L_000002783d57e490;  1 drivers
v000002783d54a640_0 .net "in2", 31 0, L_000002783d57ec10;  1 drivers
v000002783d54a1e0_0 .net "out", 31 0, L_000002783d5eab30;  alias, 1 drivers
S_000002783d546240 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000002783d546560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002783d5e9fd0 .functor AND 32, L_000002783d57e530, L_000002783d57ecb0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002783d54a5a0_0 .net "in1", 31 0, L_000002783d57e530;  1 drivers
v000002783d549880_0 .net "in2", 31 0, L_000002783d57ecb0;  1 drivers
v000002783d549a60_0 .net "out", 31 0, L_000002783d5e9fd0;  alias, 1 drivers
S_000002783d54adb0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000002783d546560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002783d5ea820 .functor AND 32, L_000002783d57d3b0, L_000002783d57d4f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002783d5494c0_0 .net "in1", 31 0, L_000002783d57d3b0;  1 drivers
v000002783d54a140_0 .net "in2", 31 0, L_000002783d57d4f0;  1 drivers
v000002783d549100_0 .net "out", 31 0, L_000002783d5ea820;  alias, 1 drivers
S_000002783d54af40 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000002783d3296a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000002783d5508d0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002783d550908 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002783d550940 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002783d550978 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002783d5509b0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002783d5509e8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002783d550a20 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002783d550a58 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002783d550a90 .param/l "j" 0 9 19, C4<000010000000>;
P_000002783d550ac8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002783d550b00 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002783d550b38 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002783d550b70 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002783d550ba8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002783d550be0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002783d550c18 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002783d550c50 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002783d550c88 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002783d550cc0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002783d550cf8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002783d550d30 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002783d550d68 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002783d550da0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002783d550dd8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002783d550e10 .param/l "xori" 0 9 12, C4<001110000000>;
v000002783d54d1e0_0 .var "EX1_PC", 31 0;
v000002783d54ee00_0 .var "EX1_PFC", 31 0;
v000002783d54ca60_0 .var "EX1_forward_to_B", 31 0;
v000002783d54c9c0_0 .var "EX1_is_beq", 0 0;
v000002783d54e2c0_0 .var "EX1_is_bne", 0 0;
v000002783d54db40_0 .var "EX1_is_jal", 0 0;
v000002783d54e360_0 .var "EX1_is_jr", 0 0;
v000002783d54df00_0 .var "EX1_is_oper2_immed", 0 0;
v000002783d54dfa0_0 .var "EX1_memread", 0 0;
v000002783d54eea0_0 .var "EX1_memwrite", 0 0;
v000002783d54e400_0 .var "EX1_opcode", 11 0;
v000002783d54d280_0 .var "EX1_predicted", 0 0;
v000002783d54c920_0 .var "EX1_rd_ind", 4 0;
v000002783d54dd20_0 .var "EX1_rd_indzero", 0 0;
v000002783d54d3c0_0 .var "EX1_regwrite", 0 0;
v000002783d54eae0_0 .var "EX1_rs1", 31 0;
v000002783d54e9a0_0 .var "EX1_rs1_ind", 4 0;
v000002783d54dc80_0 .var "EX1_rs2", 31 0;
v000002783d54ea40_0 .var "EX1_rs2_ind", 4 0;
v000002783d54e040_0 .net "FLUSH", 0 0, v000002783d552510_0;  alias, 1 drivers
v000002783d54cc40_0 .net "ID_PC", 31 0, v000002783d558eb0_0;  alias, 1 drivers
v000002783d54e540_0 .net "ID_PFC_to_EX", 31 0, L_000002783d57b970;  alias, 1 drivers
v000002783d54e0e0_0 .net "ID_forward_to_B", 31 0, L_000002783d57b3d0;  alias, 1 drivers
v000002783d54cce0_0 .net "ID_is_beq", 0 0, L_000002783d57a9d0;  alias, 1 drivers
v000002783d54d140_0 .net "ID_is_bne", 0 0, L_000002783d57ad90;  alias, 1 drivers
v000002783d54ec20_0 .net "ID_is_jal", 0 0, L_000002783d57f570;  alias, 1 drivers
v000002783d54e180_0 .net "ID_is_jr", 0 0, L_000002783d57b010;  alias, 1 drivers
v000002783d54d960_0 .net "ID_is_oper2_immed", 0 0, L_000002783d584b20;  alias, 1 drivers
v000002783d54e720_0 .net "ID_memread", 0 0, L_000002783d57d090;  alias, 1 drivers
v000002783d54e5e0_0 .net "ID_memwrite", 0 0, L_000002783d57e350;  alias, 1 drivers
v000002783d54e4a0_0 .net "ID_opcode", 11 0, v000002783d567200_0;  alias, 1 drivers
v000002783d54e680_0 .net "ID_predicted", 0 0, v000002783d551610_0;  alias, 1 drivers
v000002783d54d460_0 .net "ID_rd_ind", 4 0, v000002783d5677a0_0;  alias, 1 drivers
v000002783d54ef40_0 .net "ID_rd_indzero", 0 0, L_000002783d57d130;  1 drivers
v000002783d54f080_0 .net "ID_regwrite", 0 0, L_000002783d57ddb0;  alias, 1 drivers
v000002783d54cd80_0 .net "ID_rs1", 31 0, v000002783d556750_0;  alias, 1 drivers
v000002783d54ce20_0 .net "ID_rs1_ind", 4 0, v000002783d566760_0;  alias, 1 drivers
v000002783d54cec0_0 .net "ID_rs2", 31 0, v000002783d5580f0_0;  alias, 1 drivers
v000002783d54d320_0 .net "ID_rs2_ind", 4 0, v000002783d5673e0_0;  alias, 1 drivers
v000002783d54d780_0 .net "clk", 0 0, L_000002783d585060;  1 drivers
v000002783d54cf60_0 .net "rst", 0 0, v000002783d578bd0_0;  alias, 1 drivers
E_000002783d4dbc40 .event posedge, v000002783d53dd40_0, v000002783d54d780_0;
S_000002783d54c390 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000002783d3296a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000002783d550e50 .param/l "add" 0 9 6, C4<000000100000>;
P_000002783d550e88 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002783d550ec0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002783d550ef8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002783d550f30 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002783d550f68 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002783d550fa0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002783d550fd8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002783d551010 .param/l "j" 0 9 19, C4<000010000000>;
P_000002783d551048 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002783d551080 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002783d5510b8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002783d5510f0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002783d551128 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002783d551160 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002783d551198 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002783d5511d0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002783d551208 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002783d551240 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002783d551278 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002783d5512b0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002783d5512e8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002783d551320 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002783d551358 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002783d551390 .param/l "xori" 0 9 12, C4<001110000000>;
v000002783d54d000_0 .net "EX1_ALU_OPER1", 31 0, L_000002783d585d10;  alias, 1 drivers
v000002783d54d0a0_0 .net "EX1_ALU_OPER2", 31 0, L_000002783d5eb8c0;  alias, 1 drivers
v000002783d54d500_0 .net "EX1_PC", 31 0, v000002783d54d1e0_0;  alias, 1 drivers
v000002783d54d5a0_0 .net "EX1_PFC_to_IF", 31 0, L_000002783d57e7b0;  alias, 1 drivers
v000002783d54d820_0 .net "EX1_forward_to_B", 31 0, v000002783d54ca60_0;  alias, 1 drivers
v000002783d54f260_0 .net "EX1_is_beq", 0 0, v000002783d54c9c0_0;  alias, 1 drivers
v000002783d54f580_0 .net "EX1_is_bne", 0 0, v000002783d54e2c0_0;  alias, 1 drivers
v000002783d550520_0 .net "EX1_is_jal", 0 0, v000002783d54db40_0;  alias, 1 drivers
v000002783d54fe40_0 .net "EX1_is_jr", 0 0, v000002783d54e360_0;  alias, 1 drivers
v000002783d54fee0_0 .net "EX1_is_oper2_immed", 0 0, v000002783d54df00_0;  alias, 1 drivers
v000002783d54f9e0_0 .net "EX1_memread", 0 0, v000002783d54dfa0_0;  alias, 1 drivers
v000002783d5500c0_0 .net "EX1_memwrite", 0 0, v000002783d54eea0_0;  alias, 1 drivers
v000002783d54fb20_0 .net "EX1_opcode", 11 0, v000002783d54e400_0;  alias, 1 drivers
v000002783d550480_0 .net "EX1_predicted", 0 0, v000002783d54d280_0;  alias, 1 drivers
v000002783d54f800_0 .net "EX1_rd_ind", 4 0, v000002783d54c920_0;  alias, 1 drivers
v000002783d54f8a0_0 .net "EX1_rd_indzero", 0 0, v000002783d54dd20_0;  alias, 1 drivers
v000002783d5505c0_0 .net "EX1_regwrite", 0 0, v000002783d54d3c0_0;  alias, 1 drivers
v000002783d54f940_0 .net "EX1_rs1", 31 0, v000002783d54eae0_0;  alias, 1 drivers
v000002783d54f760_0 .net "EX1_rs1_ind", 4 0, v000002783d54e9a0_0;  alias, 1 drivers
v000002783d550340_0 .net "EX1_rs2_ind", 4 0, v000002783d54ea40_0;  alias, 1 drivers
v000002783d550020_0 .net "EX1_rs2_out", 31 0, L_000002783d5eb460;  alias, 1 drivers
v000002783d54fda0_0 .var "EX2_ALU_OPER1", 31 0;
v000002783d54ff80_0 .var "EX2_ALU_OPER2", 31 0;
v000002783d54fa80_0 .var "EX2_PC", 31 0;
v000002783d54fbc0_0 .var "EX2_PFC_to_IF", 31 0;
v000002783d54f620_0 .var "EX2_forward_to_B", 31 0;
v000002783d550660_0 .var "EX2_is_beq", 0 0;
v000002783d550700_0 .var "EX2_is_bne", 0 0;
v000002783d5503e0_0 .var "EX2_is_jal", 0 0;
v000002783d5507a0_0 .var "EX2_is_jr", 0 0;
v000002783d54f6c0_0 .var "EX2_is_oper2_immed", 0 0;
v000002783d54fc60_0 .var "EX2_memread", 0 0;
v000002783d54fd00_0 .var "EX2_memwrite", 0 0;
v000002783d54f120_0 .var "EX2_opcode", 11 0;
v000002783d550160_0 .var "EX2_predicted", 0 0;
v000002783d550200_0 .var "EX2_rd_ind", 4 0;
v000002783d54f1c0_0 .var "EX2_rd_indzero", 0 0;
v000002783d54f4e0_0 .var "EX2_regwrite", 0 0;
v000002783d5502a0_0 .var "EX2_rs1", 31 0;
v000002783d54f300_0 .var "EX2_rs1_ind", 4 0;
v000002783d54f3a0_0 .var "EX2_rs2_ind", 4 0;
v000002783d54f440_0 .var "EX2_rs2_out", 31 0;
v000002783d551c50_0 .net "FLUSH", 0 0, v000002783d5519d0_0;  alias, 1 drivers
v000002783d5525b0_0 .net "clk", 0 0, L_000002783d5eb1c0;  1 drivers
v000002783d551930_0 .net "rst", 0 0, v000002783d578bd0_0;  alias, 1 drivers
E_000002783d4dc400 .event posedge, v000002783d53dd40_0, v000002783d5525b0_0;
S_000002783d54b0d0 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000002783d3296a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000002783d5593e0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002783d559418 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002783d559450 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002783d559488 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002783d5594c0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002783d5594f8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002783d559530 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002783d559568 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002783d5595a0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002783d5595d8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002783d559610 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002783d559648 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002783d559680 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002783d5596b8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002783d5596f0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002783d559728 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002783d559760 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002783d559798 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002783d5597d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002783d559808 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002783d559840 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002783d559878 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002783d5598b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002783d5598e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002783d559920 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002783d5853e0 .functor OR 1, L_000002783d57a9d0, L_000002783d57ad90, C4<0>, C4<0>;
L_000002783d585610 .functor AND 1, L_000002783d5853e0, L_000002783d584ce0, C4<1>, C4<1>;
L_000002783d584490 .functor OR 1, L_000002783d57a9d0, L_000002783d57ad90, C4<0>, C4<0>;
L_000002783d584500 .functor AND 1, L_000002783d584490, L_000002783d584ce0, C4<1>, C4<1>;
L_000002783d585920 .functor OR 1, L_000002783d57a9d0, L_000002783d57ad90, C4<0>, C4<0>;
L_000002783d585450 .functor AND 1, L_000002783d585920, v000002783d551610_0, C4<1>, C4<1>;
v000002783d556b10_0 .net "EX1_memread", 0 0, v000002783d54dfa0_0;  alias, 1 drivers
v000002783d556cf0_0 .net "EX1_opcode", 11 0, v000002783d54e400_0;  alias, 1 drivers
v000002783d558730_0 .net "EX1_rd_ind", 4 0, v000002783d54c920_0;  alias, 1 drivers
v000002783d558050_0 .net "EX1_rd_indzero", 0 0, v000002783d54dd20_0;  alias, 1 drivers
v000002783d557830_0 .net "EX2_memread", 0 0, v000002783d54fc60_0;  alias, 1 drivers
v000002783d558910_0 .net "EX2_opcode", 11 0, v000002783d54f120_0;  alias, 1 drivers
v000002783d556bb0_0 .net "EX2_rd_ind", 4 0, v000002783d550200_0;  alias, 1 drivers
v000002783d557970_0 .net "EX2_rd_indzero", 0 0, v000002783d54f1c0_0;  alias, 1 drivers
v000002783d556d90_0 .net "ID_EX1_flush", 0 0, v000002783d552510_0;  alias, 1 drivers
v000002783d557f10_0 .net "ID_EX2_flush", 0 0, v000002783d5519d0_0;  alias, 1 drivers
v000002783d557fb0_0 .net "ID_is_beq", 0 0, L_000002783d57a9d0;  alias, 1 drivers
v000002783d556c50_0 .net "ID_is_bne", 0 0, L_000002783d57ad90;  alias, 1 drivers
v000002783d557bf0_0 .net "ID_is_j", 0 0, L_000002783d57d9f0;  alias, 1 drivers
v000002783d557150_0 .net "ID_is_jal", 0 0, L_000002783d57f570;  alias, 1 drivers
v000002783d558370_0 .net "ID_is_jr", 0 0, L_000002783d57b010;  alias, 1 drivers
v000002783d5589b0_0 .net "ID_opcode", 11 0, v000002783d567200_0;  alias, 1 drivers
v000002783d556ed0_0 .net "ID_rs1_ind", 4 0, v000002783d566760_0;  alias, 1 drivers
v000002783d558230_0 .net "ID_rs2_ind", 4 0, v000002783d5673e0_0;  alias, 1 drivers
v000002783d5576f0_0 .net "IF_ID_flush", 0 0, v000002783d553eb0_0;  alias, 1 drivers
v000002783d5582d0_0 .net "IF_ID_write", 0 0, v000002783d555030_0;  alias, 1 drivers
v000002783d556e30_0 .net "PC_src", 2 0, L_000002783d57c730;  alias, 1 drivers
v000002783d5587d0_0 .net "PFC_to_EX", 31 0, L_000002783d57b970;  alias, 1 drivers
v000002783d5570b0_0 .net "PFC_to_IF", 31 0, L_000002783d57c050;  alias, 1 drivers
v000002783d5573d0_0 .net "WB_rd_ind", 4 0, v000002783d569500_0;  alias, 1 drivers
v000002783d5569d0_0 .net "Wrong_prediction", 0 0, L_000002783d5ebcb0;  alias, 1 drivers
v000002783d557470_0 .net *"_ivl_11", 0 0, L_000002783d584500;  1 drivers
v000002783d556f70_0 .net *"_ivl_13", 9 0, L_000002783d57ce10;  1 drivers
v000002783d556570_0 .net *"_ivl_15", 9 0, L_000002783d57ac50;  1 drivers
v000002783d558af0_0 .net *"_ivl_16", 9 0, L_000002783d57c370;  1 drivers
v000002783d557d30_0 .net *"_ivl_19", 9 0, L_000002783d57cd70;  1 drivers
v000002783d5575b0_0 .net *"_ivl_20", 9 0, L_000002783d57c410;  1 drivers
v000002783d557c90_0 .net *"_ivl_25", 0 0, L_000002783d585920;  1 drivers
v000002783d558410_0 .net *"_ivl_27", 0 0, L_000002783d585450;  1 drivers
v000002783d5567f0_0 .net *"_ivl_29", 9 0, L_000002783d57bd30;  1 drivers
v000002783d5585f0_0 .net *"_ivl_3", 0 0, L_000002783d5853e0;  1 drivers
L_000002783d5a01f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000002783d557510_0 .net/2u *"_ivl_30", 9 0, L_000002783d5a01f0;  1 drivers
v000002783d557650_0 .net *"_ivl_32", 9 0, L_000002783d57c5f0;  1 drivers
v000002783d557790_0 .net *"_ivl_35", 9 0, L_000002783d57b790;  1 drivers
v000002783d5578d0_0 .net *"_ivl_37", 9 0, L_000002783d57b830;  1 drivers
v000002783d557a10_0 .net *"_ivl_38", 9 0, L_000002783d57cc30;  1 drivers
v000002783d557b50_0 .net *"_ivl_40", 9 0, L_000002783d57b8d0;  1 drivers
L_000002783d5a0238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002783d557dd0_0 .net/2s *"_ivl_45", 21 0, L_000002783d5a0238;  1 drivers
L_000002783d5a0280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002783d5584b0_0 .net/2s *"_ivl_50", 21 0, L_000002783d5a0280;  1 drivers
v000002783d557e70_0 .net *"_ivl_9", 0 0, L_000002783d584490;  1 drivers
v000002783d5564d0_0 .net "clk", 0 0, L_000002783d4bcea0;  alias, 1 drivers
v000002783d558550_0 .net "forward_to_B", 31 0, L_000002783d57b3d0;  alias, 1 drivers
v000002783d558690_0 .net "imm", 31 0, v000002783d553d70_0;  1 drivers
v000002783d558b90_0 .net "inst", 31 0, v000002783d558e10_0;  alias, 1 drivers
v000002783d556430_0 .net "is_branch_and_taken", 0 0, L_000002783d585610;  alias, 1 drivers
v000002783d556610_0 .net "is_oper2_immed", 0 0, L_000002783d584b20;  alias, 1 drivers
v000002783d556890_0 .net "mem_read", 0 0, L_000002783d57d090;  alias, 1 drivers
v000002783d556930_0 .net "mem_write", 0 0, L_000002783d57e350;  alias, 1 drivers
v000002783d559090_0 .net "pc", 31 0, v000002783d558eb0_0;  alias, 1 drivers
v000002783d559130_0 .net "pc_write", 0 0, v000002783d555350_0;  alias, 1 drivers
v000002783d558f50_0 .net "predicted", 0 0, L_000002783d584ce0;  1 drivers
v000002783d5591d0_0 .net "predicted_to_EX", 0 0, v000002783d551610_0;  alias, 1 drivers
v000002783d558c30_0 .net "reg_write", 0 0, L_000002783d57ddb0;  alias, 1 drivers
v000002783d558ff0_0 .net "reg_write_from_wb", 0 0, v000002783d5695a0_0;  alias, 1 drivers
v000002783d559270_0 .net "rs1", 31 0, v000002783d556750_0;  alias, 1 drivers
v000002783d558cd0_0 .net "rs2", 31 0, v000002783d5580f0_0;  alias, 1 drivers
v000002783d559310_0 .net "rst", 0 0, v000002783d578bd0_0;  alias, 1 drivers
v000002783d558d70_0 .net "wr_reg_data", 31 0, L_000002783d5ffd60;  alias, 1 drivers
L_000002783d57b3d0 .functor MUXZ 32, v000002783d5580f0_0, v000002783d553d70_0, L_000002783d584b20, C4<>;
L_000002783d57ce10 .part v000002783d558eb0_0, 0, 10;
L_000002783d57ac50 .part v000002783d558e10_0, 0, 10;
L_000002783d57c370 .arith/sum 10, L_000002783d57ce10, L_000002783d57ac50;
L_000002783d57cd70 .part v000002783d558e10_0, 0, 10;
L_000002783d57c410 .functor MUXZ 10, L_000002783d57cd70, L_000002783d57c370, L_000002783d584500, C4<>;
L_000002783d57bd30 .part v000002783d558eb0_0, 0, 10;
L_000002783d57c5f0 .arith/sum 10, L_000002783d57bd30, L_000002783d5a01f0;
L_000002783d57b790 .part v000002783d558eb0_0, 0, 10;
L_000002783d57b830 .part v000002783d558e10_0, 0, 10;
L_000002783d57cc30 .arith/sum 10, L_000002783d57b790, L_000002783d57b830;
L_000002783d57b8d0 .functor MUXZ 10, L_000002783d57cc30, L_000002783d57c5f0, L_000002783d585450, C4<>;
L_000002783d57c050 .concat8 [ 10 22 0 0], L_000002783d57c410, L_000002783d5a0238;
L_000002783d57b970 .concat8 [ 10 22 0 0], L_000002783d57b8d0, L_000002783d5a0280;
S_000002783d54bbc0 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000002783d54b0d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000002783d559960 .param/l "add" 0 9 6, C4<000000100000>;
P_000002783d559998 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002783d5599d0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002783d559a08 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002783d559a40 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002783d559a78 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002783d559ab0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002783d559ae8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002783d559b20 .param/l "j" 0 9 19, C4<000010000000>;
P_000002783d559b58 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002783d559b90 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002783d559bc8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002783d559c00 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002783d559c38 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002783d559c70 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002783d559ca8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002783d559ce0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002783d559d18 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002783d559d50 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002783d559d88 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002783d559dc0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002783d559df8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002783d559e30 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002783d559e68 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002783d559ea0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002783d585a00 .functor OR 1, L_000002783d584ce0, L_000002783d57bbf0, C4<0>, C4<0>;
L_000002783d5840a0 .functor OR 1, L_000002783d585a00, L_000002783d57bc90, C4<0>, C4<0>;
v000002783d553910_0 .net "EX1_opcode", 11 0, v000002783d54e400_0;  alias, 1 drivers
v000002783d551cf0_0 .net "EX2_opcode", 11 0, v000002783d54f120_0;  alias, 1 drivers
v000002783d5539b0_0 .net "ID_opcode", 11 0, v000002783d567200_0;  alias, 1 drivers
v000002783d5535f0_0 .net "PC_src", 2 0, L_000002783d57c730;  alias, 1 drivers
v000002783d551bb0_0 .net "Wrong_prediction", 0 0, L_000002783d5ebcb0;  alias, 1 drivers
L_000002783d5a03e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000002783d552470_0 .net/2u *"_ivl_0", 2 0, L_000002783d5a03e8;  1 drivers
v000002783d5521f0_0 .net *"_ivl_10", 0 0, L_000002783d57bab0;  1 drivers
L_000002783d5a0508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000002783d552830_0 .net/2u *"_ivl_12", 2 0, L_000002783d5a0508;  1 drivers
L_000002783d5a0550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000002783d551d90_0 .net/2u *"_ivl_14", 11 0, L_000002783d5a0550;  1 drivers
v000002783d552fb0_0 .net *"_ivl_16", 0 0, L_000002783d57bbf0;  1 drivers
v000002783d551ed0_0 .net *"_ivl_19", 0 0, L_000002783d585a00;  1 drivers
L_000002783d5a0430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000002783d5517f0_0 .net/2u *"_ivl_2", 11 0, L_000002783d5a0430;  1 drivers
L_000002783d5a0598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000002783d5537d0_0 .net/2u *"_ivl_20", 11 0, L_000002783d5a0598;  1 drivers
v000002783d5532d0_0 .net *"_ivl_22", 0 0, L_000002783d57bc90;  1 drivers
v000002783d5530f0_0 .net *"_ivl_25", 0 0, L_000002783d5840a0;  1 drivers
L_000002783d5a05e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000002783d551a70_0 .net/2u *"_ivl_26", 2 0, L_000002783d5a05e0;  1 drivers
L_000002783d5a0628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000002783d551f70_0 .net/2u *"_ivl_28", 2 0, L_000002783d5a0628;  1 drivers
v000002783d552290_0 .net *"_ivl_30", 2 0, L_000002783d57be70;  1 drivers
v000002783d552c90_0 .net *"_ivl_32", 2 0, L_000002783d57bf10;  1 drivers
v000002783d552d30_0 .net *"_ivl_34", 2 0, L_000002783d57bfb0;  1 drivers
v000002783d552010_0 .net *"_ivl_4", 0 0, L_000002783d57bdd0;  1 drivers
L_000002783d5a0478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000002783d552dd0_0 .net/2u *"_ivl_6", 2 0, L_000002783d5a0478;  1 drivers
L_000002783d5a04c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000002783d553230_0 .net/2u *"_ivl_8", 11 0, L_000002783d5a04c0;  1 drivers
v000002783d553050_0 .net "clk", 0 0, L_000002783d4bcea0;  alias, 1 drivers
v000002783d553370_0 .net "predicted", 0 0, L_000002783d584ce0;  alias, 1 drivers
v000002783d553af0_0 .net "predicted_to_EX", 0 0, v000002783d551610_0;  alias, 1 drivers
v000002783d553b90_0 .net "rst", 0 0, v000002783d578bd0_0;  alias, 1 drivers
v000002783d5520b0_0 .net "state", 1 0, v000002783d551e30_0;  1 drivers
L_000002783d57bdd0 .cmp/eq 12, v000002783d567200_0, L_000002783d5a0430;
L_000002783d57bab0 .cmp/eq 12, v000002783d54e400_0, L_000002783d5a04c0;
L_000002783d57bbf0 .cmp/eq 12, v000002783d567200_0, L_000002783d5a0550;
L_000002783d57bc90 .cmp/eq 12, v000002783d567200_0, L_000002783d5a0598;
L_000002783d57be70 .functor MUXZ 3, L_000002783d5a0628, L_000002783d5a05e0, L_000002783d5840a0, C4<>;
L_000002783d57bf10 .functor MUXZ 3, L_000002783d57be70, L_000002783d5a0508, L_000002783d57bab0, C4<>;
L_000002783d57bfb0 .functor MUXZ 3, L_000002783d57bf10, L_000002783d5a0478, L_000002783d57bdd0, C4<>;
L_000002783d57c730 .functor MUXZ 3, L_000002783d57bfb0, L_000002783d5a03e8, L_000002783d5ebcb0, C4<>;
S_000002783d54a900 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000002783d54bbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000002783d559ee0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002783d559f18 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002783d559f50 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002783d559f88 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002783d559fc0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002783d559ff8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002783d55a030 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002783d55a068 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002783d55a0a0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002783d55a0d8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002783d55a110 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002783d55a148 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002783d55a180 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002783d55a1b8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002783d55a1f0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002783d55a228 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002783d55a260 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002783d55a298 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002783d55a2d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002783d55a308 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002783d55a340 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002783d55a378 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002783d55a3b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002783d55a3e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002783d55a420 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002783d5845e0 .functor OR 1, L_000002783d57ceb0, L_000002783d57cf50, C4<0>, C4<0>;
L_000002783d584960 .functor OR 1, L_000002783d57bb50, L_000002783d57ba10, C4<0>, C4<0>;
L_000002783d584650 .functor AND 1, L_000002783d5845e0, L_000002783d584960, C4<1>, C4<1>;
L_000002783d585990 .functor NOT 1, L_000002783d584650, C4<0>, C4<0>, C4<0>;
L_000002783d584110 .functor OR 1, v000002783d578bd0_0, L_000002783d585990, C4<0>, C4<0>;
L_000002783d584ce0 .functor NOT 1, L_000002783d584110, C4<0>, C4<0>, C4<0>;
v000002783d5528d0_0 .net "EX_opcode", 11 0, v000002783d54f120_0;  alias, 1 drivers
v000002783d553730_0 .net "ID_opcode", 11 0, v000002783d567200_0;  alias, 1 drivers
v000002783d552a10_0 .net "Wrong_prediction", 0 0, L_000002783d5ebcb0;  alias, 1 drivers
L_000002783d5a02c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000002783d553190_0 .net/2u *"_ivl_0", 11 0, L_000002783d5a02c8;  1 drivers
L_000002783d5a0358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000002783d552e70_0 .net/2u *"_ivl_10", 1 0, L_000002783d5a0358;  1 drivers
v000002783d553870_0 .net *"_ivl_12", 0 0, L_000002783d57bb50;  1 drivers
L_000002783d5a03a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000002783d552ab0_0 .net/2u *"_ivl_14", 1 0, L_000002783d5a03a0;  1 drivers
v000002783d553690_0 .net *"_ivl_16", 0 0, L_000002783d57ba10;  1 drivers
v000002783d552b50_0 .net *"_ivl_19", 0 0, L_000002783d584960;  1 drivers
v000002783d552bf0_0 .net *"_ivl_2", 0 0, L_000002783d57ceb0;  1 drivers
v000002783d5523d0_0 .net *"_ivl_21", 0 0, L_000002783d584650;  1 drivers
v000002783d552f10_0 .net *"_ivl_22", 0 0, L_000002783d585990;  1 drivers
v000002783d551430_0 .net *"_ivl_25", 0 0, L_000002783d584110;  1 drivers
L_000002783d5a0310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000002783d5526f0_0 .net/2u *"_ivl_4", 11 0, L_000002783d5a0310;  1 drivers
v000002783d5534b0_0 .net *"_ivl_6", 0 0, L_000002783d57cf50;  1 drivers
v000002783d553a50_0 .net *"_ivl_9", 0 0, L_000002783d5845e0;  1 drivers
v000002783d552790_0 .net "clk", 0 0, L_000002783d4bcea0;  alias, 1 drivers
v000002783d553550_0 .net "predicted", 0 0, L_000002783d584ce0;  alias, 1 drivers
v000002783d551610_0 .var "predicted_to_EX", 0 0;
v000002783d553410_0 .net "rst", 0 0, v000002783d578bd0_0;  alias, 1 drivers
v000002783d551e30_0 .var "state", 1 0;
E_000002783d4dbe80 .event posedge, v000002783d552790_0, v000002783d53dd40_0;
L_000002783d57ceb0 .cmp/eq 12, v000002783d567200_0, L_000002783d5a02c8;
L_000002783d57cf50 .cmp/eq 12, v000002783d567200_0, L_000002783d5a0310;
L_000002783d57bb50 .cmp/eq 2, v000002783d551e30_0, L_000002783d5a0358;
L_000002783d57ba10 .cmp/eq 2, v000002783d551e30_0, L_000002783d5a03a0;
S_000002783d54b710 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000002783d54b0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000002783d55c470 .param/l "add" 0 9 6, C4<000000100000>;
P_000002783d55c4a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002783d55c4e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002783d55c518 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002783d55c550 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002783d55c588 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002783d55c5c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002783d55c5f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002783d55c630 .param/l "j" 0 9 19, C4<000010000000>;
P_000002783d55c668 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002783d55c6a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002783d55c6d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002783d55c710 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002783d55c748 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002783d55c780 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002783d55c7b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002783d55c7f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002783d55c828 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002783d55c860 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002783d55c898 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002783d55c8d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002783d55c908 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002783d55c940 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002783d55c978 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002783d55c9b0 .param/l "xori" 0 9 12, C4<001110000000>;
v000002783d5514d0_0 .net "EX1_memread", 0 0, v000002783d54dfa0_0;  alias, 1 drivers
v000002783d551570_0 .net "EX1_rd_ind", 4 0, v000002783d54c920_0;  alias, 1 drivers
v000002783d5516b0_0 .net "EX1_rd_indzero", 0 0, v000002783d54dd20_0;  alias, 1 drivers
v000002783d552330_0 .net "EX2_memread", 0 0, v000002783d54fc60_0;  alias, 1 drivers
v000002783d551750_0 .net "EX2_rd_ind", 4 0, v000002783d550200_0;  alias, 1 drivers
v000002783d551890_0 .net "EX2_rd_indzero", 0 0, v000002783d54f1c0_0;  alias, 1 drivers
v000002783d552510_0 .var "ID_EX1_flush", 0 0;
v000002783d5519d0_0 .var "ID_EX2_flush", 0 0;
v000002783d551b10_0 .net "ID_opcode", 11 0, v000002783d567200_0;  alias, 1 drivers
v000002783d552150_0 .net "ID_rs1_ind", 4 0, v000002783d566760_0;  alias, 1 drivers
v000002783d552650_0 .net "ID_rs2_ind", 4 0, v000002783d5673e0_0;  alias, 1 drivers
v000002783d555030_0 .var "IF_ID_Write", 0 0;
v000002783d553eb0_0 .var "IF_ID_flush", 0 0;
v000002783d555350_0 .var "PC_Write", 0 0;
v000002783d555850_0 .net "Wrong_prediction", 0 0, L_000002783d5ebcb0;  alias, 1 drivers
E_000002783d4dbfc0/0 .event anyedge, v000002783d5431f0_0, v000002783d54dfa0_0, v000002783d54dd20_0, v000002783d54ce20_0;
E_000002783d4dbfc0/1 .event anyedge, v000002783d54c920_0, v000002783d54d320_0, v000002783d460ea0_0, v000002783d54f1c0_0;
E_000002783d4dbfc0/2 .event anyedge, v000002783d53d980_0, v000002783d54e4a0_0;
E_000002783d4dbfc0 .event/or E_000002783d4dbfc0/0, E_000002783d4dbfc0/1, E_000002783d4dbfc0/2;
S_000002783d54b260 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000002783d54b0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000002783d55c9f0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002783d55ca28 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002783d55ca60 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002783d55ca98 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002783d55cad0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002783d55cb08 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002783d55cb40 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002783d55cb78 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002783d55cbb0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002783d55cbe8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002783d55cc20 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002783d55cc58 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002783d55cc90 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002783d55ccc8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002783d55cd00 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002783d55cd38 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002783d55cd70 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002783d55cda8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002783d55cde0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002783d55ce18 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002783d55ce50 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002783d55ce88 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002783d55cec0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002783d55cef8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002783d55cf30 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002783d585a70 .functor OR 1, L_000002783d57c7d0, L_000002783d57caf0, C4<0>, C4<0>;
L_000002783d5842d0 .functor OR 1, L_000002783d585a70, L_000002783d57c870, C4<0>, C4<0>;
L_000002783d584ab0 .functor OR 1, L_000002783d5842d0, L_000002783d57c9b0, C4<0>, C4<0>;
L_000002783d584f80 .functor OR 1, L_000002783d584ab0, L_000002783d57cff0, C4<0>, C4<0>;
L_000002783d585b50 .functor OR 1, L_000002783d584f80, L_000002783d57aa70, C4<0>, C4<0>;
L_000002783d584ff0 .functor OR 1, L_000002783d585b50, L_000002783d57a890, C4<0>, C4<0>;
L_000002783d5846c0 .functor OR 1, L_000002783d584ff0, L_000002783d57af70, C4<0>, C4<0>;
L_000002783d584b20 .functor OR 1, L_000002783d5846c0, L_000002783d57a930, C4<0>, C4<0>;
L_000002783d585530 .functor OR 1, L_000002783d57dc70, L_000002783d57d950, C4<0>, C4<0>;
L_000002783d584730 .functor OR 1, L_000002783d585530, L_000002783d57d6d0, C4<0>, C4<0>;
L_000002783d584810 .functor OR 1, L_000002783d584730, L_000002783d57e850, C4<0>, C4<0>;
L_000002783d5855a0 .functor OR 1, L_000002783d584810, L_000002783d57d590, C4<0>, C4<0>;
v000002783d555170_0 .net "ID_opcode", 11 0, v000002783d567200_0;  alias, 1 drivers
L_000002783d5a0670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000002783d5552b0_0 .net/2u *"_ivl_0", 11 0, L_000002783d5a0670;  1 drivers
L_000002783d5a0700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000002783d5543b0_0 .net/2u *"_ivl_10", 11 0, L_000002783d5a0700;  1 drivers
L_000002783d5a0bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000002783d5553f0_0 .net/2u *"_ivl_102", 11 0, L_000002783d5a0bc8;  1 drivers
L_000002783d5a0c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000002783d5558f0_0 .net/2u *"_ivl_106", 11 0, L_000002783d5a0c10;  1 drivers
v000002783d555c10_0 .net *"_ivl_12", 0 0, L_000002783d57c870;  1 drivers
v000002783d554c70_0 .net *"_ivl_15", 0 0, L_000002783d5842d0;  1 drivers
L_000002783d5a0748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000002783d555b70_0 .net/2u *"_ivl_16", 11 0, L_000002783d5a0748;  1 drivers
v000002783d554950_0 .net *"_ivl_18", 0 0, L_000002783d57c9b0;  1 drivers
v000002783d554f90_0 .net *"_ivl_2", 0 0, L_000002783d57c7d0;  1 drivers
v000002783d5549f0_0 .net *"_ivl_21", 0 0, L_000002783d584ab0;  1 drivers
L_000002783d5a0790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000002783d554770_0 .net/2u *"_ivl_22", 11 0, L_000002783d5a0790;  1 drivers
v000002783d555cb0_0 .net *"_ivl_24", 0 0, L_000002783d57cff0;  1 drivers
v000002783d554630_0 .net *"_ivl_27", 0 0, L_000002783d584f80;  1 drivers
L_000002783d5a07d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000002783d555d50_0 .net/2u *"_ivl_28", 11 0, L_000002783d5a07d8;  1 drivers
v000002783d555ad0_0 .net *"_ivl_30", 0 0, L_000002783d57aa70;  1 drivers
v000002783d555530_0 .net *"_ivl_33", 0 0, L_000002783d585b50;  1 drivers
L_000002783d5a0820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000002783d554a90_0 .net/2u *"_ivl_34", 11 0, L_000002783d5a0820;  1 drivers
v000002783d5555d0_0 .net *"_ivl_36", 0 0, L_000002783d57a890;  1 drivers
v000002783d554450_0 .net *"_ivl_39", 0 0, L_000002783d584ff0;  1 drivers
L_000002783d5a06b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000002783d553f50_0 .net/2u *"_ivl_4", 11 0, L_000002783d5a06b8;  1 drivers
L_000002783d5a0868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000002783d5561b0_0 .net/2u *"_ivl_40", 11 0, L_000002783d5a0868;  1 drivers
v000002783d554bd0_0 .net *"_ivl_42", 0 0, L_000002783d57af70;  1 drivers
v000002783d5544f0_0 .net *"_ivl_45", 0 0, L_000002783d5846c0;  1 drivers
L_000002783d5a08b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000002783d554ef0_0 .net/2u *"_ivl_46", 11 0, L_000002783d5a08b0;  1 drivers
v000002783d554590_0 .net *"_ivl_48", 0 0, L_000002783d57a930;  1 drivers
L_000002783d5a08f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000002783d556110_0 .net/2u *"_ivl_52", 11 0, L_000002783d5a08f8;  1 drivers
L_000002783d5a0940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000002783d5550d0_0 .net/2u *"_ivl_56", 11 0, L_000002783d5a0940;  1 drivers
v000002783d556070_0 .net *"_ivl_6", 0 0, L_000002783d57caf0;  1 drivers
L_000002783d5a0988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000002783d5557b0_0 .net/2u *"_ivl_60", 11 0, L_000002783d5a0988;  1 drivers
L_000002783d5a09d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000002783d5546d0_0 .net/2u *"_ivl_64", 11 0, L_000002783d5a09d0;  1 drivers
L_000002783d5a0a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000002783d555df0_0 .net/2u *"_ivl_68", 11 0, L_000002783d5a0a18;  1 drivers
L_000002783d5a0a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000002783d554db0_0 .net/2u *"_ivl_72", 11 0, L_000002783d5a0a60;  1 drivers
v000002783d555990_0 .net *"_ivl_74", 0 0, L_000002783d57dc70;  1 drivers
L_000002783d5a0aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000002783d554270_0 .net/2u *"_ivl_76", 11 0, L_000002783d5a0aa8;  1 drivers
v000002783d554810_0 .net *"_ivl_78", 0 0, L_000002783d57d950;  1 drivers
v000002783d553ff0_0 .net *"_ivl_81", 0 0, L_000002783d585530;  1 drivers
L_000002783d5a0af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000002783d555a30_0 .net/2u *"_ivl_82", 11 0, L_000002783d5a0af0;  1 drivers
v000002783d555670_0 .net *"_ivl_84", 0 0, L_000002783d57d6d0;  1 drivers
v000002783d555e90_0 .net *"_ivl_87", 0 0, L_000002783d584730;  1 drivers
L_000002783d5a0b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000002783d555f30_0 .net/2u *"_ivl_88", 11 0, L_000002783d5a0b38;  1 drivers
v000002783d554b30_0 .net *"_ivl_9", 0 0, L_000002783d585a70;  1 drivers
v000002783d555fd0_0 .net *"_ivl_90", 0 0, L_000002783d57e850;  1 drivers
v000002783d5548b0_0 .net *"_ivl_93", 0 0, L_000002783d584810;  1 drivers
L_000002783d5a0b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000002783d555490_0 .net/2u *"_ivl_94", 11 0, L_000002783d5a0b80;  1 drivers
v000002783d556250_0 .net *"_ivl_96", 0 0, L_000002783d57d590;  1 drivers
v000002783d5562f0_0 .net *"_ivl_99", 0 0, L_000002783d5855a0;  1 drivers
v000002783d554d10_0 .net "is_beq", 0 0, L_000002783d57a9d0;  alias, 1 drivers
v000002783d555710_0 .net "is_bne", 0 0, L_000002783d57ad90;  alias, 1 drivers
v000002783d5541d0_0 .net "is_j", 0 0, L_000002783d57d9f0;  alias, 1 drivers
v000002783d555210_0 .net "is_jal", 0 0, L_000002783d57f570;  alias, 1 drivers
v000002783d556390_0 .net "is_jr", 0 0, L_000002783d57b010;  alias, 1 drivers
v000002783d554090_0 .net "is_oper2_immed", 0 0, L_000002783d584b20;  alias, 1 drivers
v000002783d553c30_0 .net "memread", 0 0, L_000002783d57d090;  alias, 1 drivers
v000002783d553cd0_0 .net "memwrite", 0 0, L_000002783d57e350;  alias, 1 drivers
v000002783d554e50_0 .net "regwrite", 0 0, L_000002783d57ddb0;  alias, 1 drivers
L_000002783d57c7d0 .cmp/eq 12, v000002783d567200_0, L_000002783d5a0670;
L_000002783d57caf0 .cmp/eq 12, v000002783d567200_0, L_000002783d5a06b8;
L_000002783d57c870 .cmp/eq 12, v000002783d567200_0, L_000002783d5a0700;
L_000002783d57c9b0 .cmp/eq 12, v000002783d567200_0, L_000002783d5a0748;
L_000002783d57cff0 .cmp/eq 12, v000002783d567200_0, L_000002783d5a0790;
L_000002783d57aa70 .cmp/eq 12, v000002783d567200_0, L_000002783d5a07d8;
L_000002783d57a890 .cmp/eq 12, v000002783d567200_0, L_000002783d5a0820;
L_000002783d57af70 .cmp/eq 12, v000002783d567200_0, L_000002783d5a0868;
L_000002783d57a930 .cmp/eq 12, v000002783d567200_0, L_000002783d5a08b0;
L_000002783d57a9d0 .cmp/eq 12, v000002783d567200_0, L_000002783d5a08f8;
L_000002783d57ad90 .cmp/eq 12, v000002783d567200_0, L_000002783d5a0940;
L_000002783d57b010 .cmp/eq 12, v000002783d567200_0, L_000002783d5a0988;
L_000002783d57f570 .cmp/eq 12, v000002783d567200_0, L_000002783d5a09d0;
L_000002783d57d9f0 .cmp/eq 12, v000002783d567200_0, L_000002783d5a0a18;
L_000002783d57dc70 .cmp/eq 12, v000002783d567200_0, L_000002783d5a0a60;
L_000002783d57d950 .cmp/eq 12, v000002783d567200_0, L_000002783d5a0aa8;
L_000002783d57d6d0 .cmp/eq 12, v000002783d567200_0, L_000002783d5a0af0;
L_000002783d57e850 .cmp/eq 12, v000002783d567200_0, L_000002783d5a0b38;
L_000002783d57d590 .cmp/eq 12, v000002783d567200_0, L_000002783d5a0b80;
L_000002783d57ddb0 .reduce/nor L_000002783d5855a0;
L_000002783d57d090 .cmp/eq 12, v000002783d567200_0, L_000002783d5a0bc8;
L_000002783d57e350 .cmp/eq 12, v000002783d567200_0, L_000002783d5a0c10;
S_000002783d54c6b0 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000002783d54b0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000002783d564f80 .param/l "add" 0 9 6, C4<000000100000>;
P_000002783d564fb8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002783d564ff0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002783d565028 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002783d565060 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002783d565098 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002783d5650d0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002783d565108 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002783d565140 .param/l "j" 0 9 19, C4<000010000000>;
P_000002783d565178 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002783d5651b0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002783d5651e8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002783d565220 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002783d565258 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002783d565290 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002783d5652c8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002783d565300 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002783d565338 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002783d565370 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002783d5653a8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002783d5653e0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002783d565418 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002783d565450 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002783d565488 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002783d5654c0 .param/l "xori" 0 9 12, C4<001110000000>;
v000002783d553d70_0 .var "Immed", 31 0;
v000002783d553e10_0 .net "Inst", 31 0, v000002783d558e10_0;  alias, 1 drivers
v000002783d554130_0 .net "opcode", 11 0, v000002783d567200_0;  alias, 1 drivers
E_000002783d4dc0c0 .event anyedge, v000002783d54e4a0_0, v000002783d553e10_0;
S_000002783d54aa90 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000002783d54b0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000002783d556750_0 .var "Read_data1", 31 0;
v000002783d5580f0_0 .var "Read_data2", 31 0;
v000002783d558a50_0 .net "Read_reg1", 4 0, v000002783d566760_0;  alias, 1 drivers
v000002783d557290_0 .net "Read_reg2", 4 0, v000002783d5673e0_0;  alias, 1 drivers
v000002783d5571f0_0 .net "Write_data", 31 0, L_000002783d5ffd60;  alias, 1 drivers
v000002783d557010_0 .net "Write_en", 0 0, v000002783d5695a0_0;  alias, 1 drivers
v000002783d558190_0 .net "Write_reg", 4 0, v000002783d569500_0;  alias, 1 drivers
v000002783d5566b0_0 .net "clk", 0 0, L_000002783d4bcea0;  alias, 1 drivers
v000002783d558870_0 .var/i "i", 31 0;
v000002783d557330 .array "reg_file", 0 31, 31 0;
v000002783d557ab0_0 .net "rst", 0 0, v000002783d578bd0_0;  alias, 1 drivers
E_000002783d4dc340 .event posedge, v000002783d552790_0;
S_000002783d54c200 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000002783d54aa90;
 .timescale 0 0;
v000002783d556a70_0 .var/i "i", 31 0;
S_000002783d54ba30 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000002783d3296a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000002783d565500 .param/l "add" 0 9 6, C4<000000100000>;
P_000002783d565538 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002783d565570 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002783d5655a8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002783d5655e0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002783d565618 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002783d565650 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002783d565688 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002783d5656c0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002783d5656f8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002783d565730 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002783d565768 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002783d5657a0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002783d5657d8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002783d565810 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002783d565848 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002783d565880 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002783d5658b8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002783d5658f0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002783d565928 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002783d565960 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002783d565998 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002783d5659d0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002783d565a08 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002783d565a40 .param/l "xori" 0 9 12, C4<001110000000>;
v000002783d558e10_0 .var "ID_INST", 31 0;
v000002783d558eb0_0 .var "ID_PC", 31 0;
v000002783d567200_0 .var "ID_opcode", 11 0;
v000002783d5677a0_0 .var "ID_rd_ind", 4 0;
v000002783d566760_0 .var "ID_rs1_ind", 4 0;
v000002783d5673e0_0 .var "ID_rs2_ind", 4 0;
v000002783d5670c0_0 .net "IF_FLUSH", 0 0, v000002783d553eb0_0;  alias, 1 drivers
v000002783d566800_0 .net "IF_INST", 31 0, L_000002783d5858b0;  alias, 1 drivers
v000002783d5668a0_0 .net "IF_PC", 31 0, v000002783d5675c0_0;  alias, 1 drivers
v000002783d5681a0_0 .net "clk", 0 0, L_000002783d585300;  1 drivers
v000002783d567fc0_0 .net "if_id_Write", 0 0, v000002783d555030_0;  alias, 1 drivers
v000002783d567e80_0 .net "rst", 0 0, v000002783d578bd0_0;  alias, 1 drivers
E_000002783d4dc440 .event posedge, v000002783d53dd40_0, v000002783d5681a0_0;
S_000002783d54bd50 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000002783d3296a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000002783d568ce0_0 .net "EX1_PFC", 31 0, L_000002783d57e7b0;  alias, 1 drivers
v000002783d56a900_0 .net "EX2_PFC", 31 0, v000002783d54fbc0_0;  alias, 1 drivers
v000002783d56a400_0 .net "ID_PFC", 31 0, L_000002783d57c050;  alias, 1 drivers
v000002783d568420_0 .net "PC_src", 2 0, L_000002783d57c730;  alias, 1 drivers
v000002783d5682e0_0 .net "PC_write", 0 0, v000002783d555350_0;  alias, 1 drivers
L_000002783d5a0088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002783d568380_0 .net/2u *"_ivl_0", 31 0, L_000002783d5a0088;  1 drivers
v000002783d5687e0_0 .net "clk", 0 0, L_000002783d4bcea0;  alias, 1 drivers
v000002783d569dc0_0 .net "inst", 31 0, L_000002783d5858b0;  alias, 1 drivers
v000002783d56a680_0 .net "inst_mem_in", 31 0, v000002783d5675c0_0;  alias, 1 drivers
v000002783d56a2c0_0 .net "pc_reg_in", 31 0, L_000002783d584e30;  1 drivers
v000002783d569b40_0 .net "rst", 0 0, v000002783d578bd0_0;  alias, 1 drivers
L_000002783d57b290 .arith/sum 32, v000002783d5675c0_0, L_000002783d5a0088;
S_000002783d54ac20 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000002783d54bd50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000002783d5858b0 .functor BUFZ 32, L_000002783d57aed0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002783d568060_0 .net "Data_Out", 31 0, L_000002783d5858b0;  alias, 1 drivers
v000002783d566940 .array "InstMem", 0 1023, 31 0;
v000002783d5669e0_0 .net *"_ivl_0", 31 0, L_000002783d57aed0;  1 drivers
v000002783d566a80_0 .net *"_ivl_3", 9 0, L_000002783d57b1f0;  1 drivers
v000002783d566f80_0 .net *"_ivl_4", 11 0, L_000002783d57c690;  1 drivers
L_000002783d5a01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002783d567160_0 .net *"_ivl_7", 1 0, L_000002783d5a01a8;  1 drivers
v000002783d5663a0_0 .net "addr", 31 0, v000002783d5675c0_0;  alias, 1 drivers
v000002783d568240_0 .net "clk", 0 0, L_000002783d4bcea0;  alias, 1 drivers
v000002783d567840_0 .var/i "i", 31 0;
L_000002783d57aed0 .array/port v000002783d566940, L_000002783d57c690;
L_000002783d57b1f0 .part v000002783d5675c0_0, 0, 10;
L_000002783d57c690 .concat [ 10 2 0 0], L_000002783d57b1f0, L_000002783d5a01a8;
S_000002783d54b580 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000002783d54bd50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000002783d4dc080 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000002783d5672a0_0 .net "DataIn", 31 0, L_000002783d584e30;  alias, 1 drivers
v000002783d5675c0_0 .var "DataOut", 31 0;
v000002783d565ae0_0 .net "PC_Write", 0 0, v000002783d555350_0;  alias, 1 drivers
v000002783d567a20_0 .net "clk", 0 0, L_000002783d4bcea0;  alias, 1 drivers
v000002783d567660_0 .net "rst", 0 0, v000002783d578bd0_0;  alias, 1 drivers
S_000002783d54b3f0 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000002783d54bd50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000002783d4dbac0 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000002783d4bd5a0 .functor NOT 1, L_000002783d57c4b0, C4<0>, C4<0>, C4<0>;
L_000002783d4bd610 .functor NOT 1, L_000002783d57c910, C4<0>, C4<0>, C4<0>;
L_000002783d453920 .functor AND 1, L_000002783d4bd5a0, L_000002783d4bd610, C4<1>, C4<1>;
L_000002783d452f80 .functor NOT 1, L_000002783d57cb90, C4<0>, C4<0>, C4<0>;
L_000002783d453290 .functor AND 1, L_000002783d453920, L_000002783d452f80, C4<1>, C4<1>;
L_000002783d453300 .functor AND 32, L_000002783d57b510, L_000002783d57b290, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002783d584420 .functor NOT 1, L_000002783d57acf0, C4<0>, C4<0>, C4<0>;
L_000002783d5850d0 .functor NOT 1, L_000002783d57c190, C4<0>, C4<0>, C4<0>;
L_000002783d584dc0 .functor AND 1, L_000002783d584420, L_000002783d5850d0, C4<1>, C4<1>;
L_000002783d585140 .functor AND 1, L_000002783d584dc0, L_000002783d57b0b0, C4<1>, C4<1>;
L_000002783d585760 .functor AND 32, L_000002783d57b150, L_000002783d57c050, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002783d584b90 .functor OR 32, L_000002783d453300, L_000002783d585760, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002783d5856f0 .functor NOT 1, L_000002783d57c230, C4<0>, C4<0>, C4<0>;
L_000002783d585ae0 .functor AND 1, L_000002783d5856f0, L_000002783d57ca50, C4<1>, C4<1>;
L_000002783d585220 .functor NOT 1, L_000002783d57b650, C4<0>, C4<0>, C4<0>;
L_000002783d584f10 .functor AND 1, L_000002783d585ae0, L_000002783d585220, C4<1>, C4<1>;
L_000002783d585370 .functor AND 32, L_000002783d57c0f0, v000002783d5675c0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002783d584260 .functor OR 32, L_000002783d584b90, L_000002783d585370, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002783d584ea0 .functor NOT 1, L_000002783d57b5b0, C4<0>, C4<0>, C4<0>;
L_000002783d5857d0 .functor AND 1, L_000002783d584ea0, L_000002783d57c2d0, C4<1>, C4<1>;
L_000002783d584570 .functor AND 1, L_000002783d5857d0, L_000002783d57b330, C4<1>, C4<1>;
L_000002783d585290 .functor AND 32, L_000002783d57ccd0, L_000002783d57e7b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002783d5851b0 .functor OR 32, L_000002783d584260, L_000002783d585290, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002783d5854c0 .functor NOT 1, L_000002783d57abb0, C4<0>, C4<0>, C4<0>;
L_000002783d585840 .functor AND 1, L_000002783d57ae30, L_000002783d5854c0, C4<1>, C4<1>;
L_000002783d584a40 .functor NOT 1, L_000002783d57b6f0, C4<0>, C4<0>, C4<0>;
L_000002783d5848f0 .functor AND 1, L_000002783d585840, L_000002783d584a40, C4<1>, C4<1>;
L_000002783d5849d0 .functor AND 32, L_000002783d57ab10, v000002783d54fbc0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002783d584e30 .functor OR 32, L_000002783d5851b0, L_000002783d5849d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002783d566b20_0 .net *"_ivl_1", 0 0, L_000002783d57c4b0;  1 drivers
v000002783d567480_0 .net *"_ivl_11", 0 0, L_000002783d57cb90;  1 drivers
v000002783d567520_0 .net *"_ivl_12", 0 0, L_000002783d452f80;  1 drivers
v000002783d566ee0_0 .net *"_ivl_14", 0 0, L_000002783d453290;  1 drivers
v000002783d565d60_0 .net *"_ivl_16", 31 0, L_000002783d57b510;  1 drivers
v000002783d5678e0_0 .net *"_ivl_18", 31 0, L_000002783d453300;  1 drivers
v000002783d567de0_0 .net *"_ivl_2", 0 0, L_000002783d4bd5a0;  1 drivers
v000002783d566da0_0 .net *"_ivl_21", 0 0, L_000002783d57acf0;  1 drivers
v000002783d566300_0 .net *"_ivl_22", 0 0, L_000002783d584420;  1 drivers
v000002783d567700_0 .net *"_ivl_25", 0 0, L_000002783d57c190;  1 drivers
v000002783d567ac0_0 .net *"_ivl_26", 0 0, L_000002783d5850d0;  1 drivers
v000002783d567980_0 .net *"_ivl_28", 0 0, L_000002783d584dc0;  1 drivers
v000002783d566580_0 .net *"_ivl_31", 0 0, L_000002783d57b0b0;  1 drivers
v000002783d567b60_0 .net *"_ivl_32", 0 0, L_000002783d585140;  1 drivers
v000002783d566c60_0 .net *"_ivl_34", 31 0, L_000002783d57b150;  1 drivers
v000002783d567c00_0 .net *"_ivl_36", 31 0, L_000002783d585760;  1 drivers
v000002783d566120_0 .net *"_ivl_38", 31 0, L_000002783d584b90;  1 drivers
v000002783d565fe0_0 .net *"_ivl_41", 0 0, L_000002783d57c230;  1 drivers
v000002783d566bc0_0 .net *"_ivl_42", 0 0, L_000002783d5856f0;  1 drivers
v000002783d566d00_0 .net *"_ivl_45", 0 0, L_000002783d57ca50;  1 drivers
v000002783d565b80_0 .net *"_ivl_46", 0 0, L_000002783d585ae0;  1 drivers
v000002783d567ca0_0 .net *"_ivl_49", 0 0, L_000002783d57b650;  1 drivers
v000002783d566e40_0 .net *"_ivl_5", 0 0, L_000002783d57c910;  1 drivers
v000002783d567020_0 .net *"_ivl_50", 0 0, L_000002783d585220;  1 drivers
v000002783d567d40_0 .net *"_ivl_52", 0 0, L_000002783d584f10;  1 drivers
v000002783d566080_0 .net *"_ivl_54", 31 0, L_000002783d57c0f0;  1 drivers
v000002783d5664e0_0 .net *"_ivl_56", 31 0, L_000002783d585370;  1 drivers
v000002783d567340_0 .net *"_ivl_58", 31 0, L_000002783d584260;  1 drivers
v000002783d565ea0_0 .net *"_ivl_6", 0 0, L_000002783d4bd610;  1 drivers
v000002783d567f20_0 .net *"_ivl_61", 0 0, L_000002783d57b5b0;  1 drivers
v000002783d568100_0 .net *"_ivl_62", 0 0, L_000002783d584ea0;  1 drivers
v000002783d565c20_0 .net *"_ivl_65", 0 0, L_000002783d57c2d0;  1 drivers
v000002783d565f40_0 .net *"_ivl_66", 0 0, L_000002783d5857d0;  1 drivers
v000002783d565cc0_0 .net *"_ivl_69", 0 0, L_000002783d57b330;  1 drivers
v000002783d5661c0_0 .net *"_ivl_70", 0 0, L_000002783d584570;  1 drivers
v000002783d566260_0 .net *"_ivl_72", 31 0, L_000002783d57ccd0;  1 drivers
v000002783d5666c0_0 .net *"_ivl_74", 31 0, L_000002783d585290;  1 drivers
v000002783d566440_0 .net *"_ivl_76", 31 0, L_000002783d5851b0;  1 drivers
v000002783d566620_0 .net *"_ivl_79", 0 0, L_000002783d57ae30;  1 drivers
v000002783d56a720_0 .net *"_ivl_8", 0 0, L_000002783d453920;  1 drivers
v000002783d568600_0 .net *"_ivl_81", 0 0, L_000002783d57abb0;  1 drivers
v000002783d5686a0_0 .net *"_ivl_82", 0 0, L_000002783d5854c0;  1 drivers
v000002783d56a5e0_0 .net *"_ivl_84", 0 0, L_000002783d585840;  1 drivers
v000002783d56a180_0 .net *"_ivl_87", 0 0, L_000002783d57b6f0;  1 drivers
v000002783d56a7c0_0 .net *"_ivl_88", 0 0, L_000002783d584a40;  1 drivers
v000002783d568880_0 .net *"_ivl_90", 0 0, L_000002783d5848f0;  1 drivers
v000002783d568740_0 .net *"_ivl_92", 31 0, L_000002783d57ab10;  1 drivers
v000002783d569fa0_0 .net *"_ivl_94", 31 0, L_000002783d5849d0;  1 drivers
v000002783d568920_0 .net "ina", 31 0, L_000002783d57b290;  1 drivers
v000002783d56a540_0 .net "inb", 31 0, L_000002783d57c050;  alias, 1 drivers
v000002783d569140_0 .net "inc", 31 0, v000002783d5675c0_0;  alias, 1 drivers
v000002783d569f00_0 .net "ind", 31 0, L_000002783d57e7b0;  alias, 1 drivers
v000002783d5691e0_0 .net "ine", 31 0, v000002783d54fbc0_0;  alias, 1 drivers
L_000002783d5a00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002783d5690a0_0 .net "inf", 31 0, L_000002783d5a00d0;  1 drivers
L_000002783d5a0118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002783d56a0e0_0 .net "ing", 31 0, L_000002783d5a0118;  1 drivers
L_000002783d5a0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002783d56a860_0 .net "inh", 31 0, L_000002783d5a0160;  1 drivers
v000002783d5689c0_0 .net "out", 31 0, L_000002783d584e30;  alias, 1 drivers
v000002783d569960_0 .net "sel", 2 0, L_000002783d57c730;  alias, 1 drivers
L_000002783d57c4b0 .part L_000002783d57c730, 2, 1;
L_000002783d57c910 .part L_000002783d57c730, 1, 1;
L_000002783d57cb90 .part L_000002783d57c730, 0, 1;
LS_000002783d57b510_0_0 .concat [ 1 1 1 1], L_000002783d453290, L_000002783d453290, L_000002783d453290, L_000002783d453290;
LS_000002783d57b510_0_4 .concat [ 1 1 1 1], L_000002783d453290, L_000002783d453290, L_000002783d453290, L_000002783d453290;
LS_000002783d57b510_0_8 .concat [ 1 1 1 1], L_000002783d453290, L_000002783d453290, L_000002783d453290, L_000002783d453290;
LS_000002783d57b510_0_12 .concat [ 1 1 1 1], L_000002783d453290, L_000002783d453290, L_000002783d453290, L_000002783d453290;
LS_000002783d57b510_0_16 .concat [ 1 1 1 1], L_000002783d453290, L_000002783d453290, L_000002783d453290, L_000002783d453290;
LS_000002783d57b510_0_20 .concat [ 1 1 1 1], L_000002783d453290, L_000002783d453290, L_000002783d453290, L_000002783d453290;
LS_000002783d57b510_0_24 .concat [ 1 1 1 1], L_000002783d453290, L_000002783d453290, L_000002783d453290, L_000002783d453290;
LS_000002783d57b510_0_28 .concat [ 1 1 1 1], L_000002783d453290, L_000002783d453290, L_000002783d453290, L_000002783d453290;
LS_000002783d57b510_1_0 .concat [ 4 4 4 4], LS_000002783d57b510_0_0, LS_000002783d57b510_0_4, LS_000002783d57b510_0_8, LS_000002783d57b510_0_12;
LS_000002783d57b510_1_4 .concat [ 4 4 4 4], LS_000002783d57b510_0_16, LS_000002783d57b510_0_20, LS_000002783d57b510_0_24, LS_000002783d57b510_0_28;
L_000002783d57b510 .concat [ 16 16 0 0], LS_000002783d57b510_1_0, LS_000002783d57b510_1_4;
L_000002783d57acf0 .part L_000002783d57c730, 2, 1;
L_000002783d57c190 .part L_000002783d57c730, 1, 1;
L_000002783d57b0b0 .part L_000002783d57c730, 0, 1;
LS_000002783d57b150_0_0 .concat [ 1 1 1 1], L_000002783d585140, L_000002783d585140, L_000002783d585140, L_000002783d585140;
LS_000002783d57b150_0_4 .concat [ 1 1 1 1], L_000002783d585140, L_000002783d585140, L_000002783d585140, L_000002783d585140;
LS_000002783d57b150_0_8 .concat [ 1 1 1 1], L_000002783d585140, L_000002783d585140, L_000002783d585140, L_000002783d585140;
LS_000002783d57b150_0_12 .concat [ 1 1 1 1], L_000002783d585140, L_000002783d585140, L_000002783d585140, L_000002783d585140;
LS_000002783d57b150_0_16 .concat [ 1 1 1 1], L_000002783d585140, L_000002783d585140, L_000002783d585140, L_000002783d585140;
LS_000002783d57b150_0_20 .concat [ 1 1 1 1], L_000002783d585140, L_000002783d585140, L_000002783d585140, L_000002783d585140;
LS_000002783d57b150_0_24 .concat [ 1 1 1 1], L_000002783d585140, L_000002783d585140, L_000002783d585140, L_000002783d585140;
LS_000002783d57b150_0_28 .concat [ 1 1 1 1], L_000002783d585140, L_000002783d585140, L_000002783d585140, L_000002783d585140;
LS_000002783d57b150_1_0 .concat [ 4 4 4 4], LS_000002783d57b150_0_0, LS_000002783d57b150_0_4, LS_000002783d57b150_0_8, LS_000002783d57b150_0_12;
LS_000002783d57b150_1_4 .concat [ 4 4 4 4], LS_000002783d57b150_0_16, LS_000002783d57b150_0_20, LS_000002783d57b150_0_24, LS_000002783d57b150_0_28;
L_000002783d57b150 .concat [ 16 16 0 0], LS_000002783d57b150_1_0, LS_000002783d57b150_1_4;
L_000002783d57c230 .part L_000002783d57c730, 2, 1;
L_000002783d57ca50 .part L_000002783d57c730, 1, 1;
L_000002783d57b650 .part L_000002783d57c730, 0, 1;
LS_000002783d57c0f0_0_0 .concat [ 1 1 1 1], L_000002783d584f10, L_000002783d584f10, L_000002783d584f10, L_000002783d584f10;
LS_000002783d57c0f0_0_4 .concat [ 1 1 1 1], L_000002783d584f10, L_000002783d584f10, L_000002783d584f10, L_000002783d584f10;
LS_000002783d57c0f0_0_8 .concat [ 1 1 1 1], L_000002783d584f10, L_000002783d584f10, L_000002783d584f10, L_000002783d584f10;
LS_000002783d57c0f0_0_12 .concat [ 1 1 1 1], L_000002783d584f10, L_000002783d584f10, L_000002783d584f10, L_000002783d584f10;
LS_000002783d57c0f0_0_16 .concat [ 1 1 1 1], L_000002783d584f10, L_000002783d584f10, L_000002783d584f10, L_000002783d584f10;
LS_000002783d57c0f0_0_20 .concat [ 1 1 1 1], L_000002783d584f10, L_000002783d584f10, L_000002783d584f10, L_000002783d584f10;
LS_000002783d57c0f0_0_24 .concat [ 1 1 1 1], L_000002783d584f10, L_000002783d584f10, L_000002783d584f10, L_000002783d584f10;
LS_000002783d57c0f0_0_28 .concat [ 1 1 1 1], L_000002783d584f10, L_000002783d584f10, L_000002783d584f10, L_000002783d584f10;
LS_000002783d57c0f0_1_0 .concat [ 4 4 4 4], LS_000002783d57c0f0_0_0, LS_000002783d57c0f0_0_4, LS_000002783d57c0f0_0_8, LS_000002783d57c0f0_0_12;
LS_000002783d57c0f0_1_4 .concat [ 4 4 4 4], LS_000002783d57c0f0_0_16, LS_000002783d57c0f0_0_20, LS_000002783d57c0f0_0_24, LS_000002783d57c0f0_0_28;
L_000002783d57c0f0 .concat [ 16 16 0 0], LS_000002783d57c0f0_1_0, LS_000002783d57c0f0_1_4;
L_000002783d57b5b0 .part L_000002783d57c730, 2, 1;
L_000002783d57c2d0 .part L_000002783d57c730, 1, 1;
L_000002783d57b330 .part L_000002783d57c730, 0, 1;
LS_000002783d57ccd0_0_0 .concat [ 1 1 1 1], L_000002783d584570, L_000002783d584570, L_000002783d584570, L_000002783d584570;
LS_000002783d57ccd0_0_4 .concat [ 1 1 1 1], L_000002783d584570, L_000002783d584570, L_000002783d584570, L_000002783d584570;
LS_000002783d57ccd0_0_8 .concat [ 1 1 1 1], L_000002783d584570, L_000002783d584570, L_000002783d584570, L_000002783d584570;
LS_000002783d57ccd0_0_12 .concat [ 1 1 1 1], L_000002783d584570, L_000002783d584570, L_000002783d584570, L_000002783d584570;
LS_000002783d57ccd0_0_16 .concat [ 1 1 1 1], L_000002783d584570, L_000002783d584570, L_000002783d584570, L_000002783d584570;
LS_000002783d57ccd0_0_20 .concat [ 1 1 1 1], L_000002783d584570, L_000002783d584570, L_000002783d584570, L_000002783d584570;
LS_000002783d57ccd0_0_24 .concat [ 1 1 1 1], L_000002783d584570, L_000002783d584570, L_000002783d584570, L_000002783d584570;
LS_000002783d57ccd0_0_28 .concat [ 1 1 1 1], L_000002783d584570, L_000002783d584570, L_000002783d584570, L_000002783d584570;
LS_000002783d57ccd0_1_0 .concat [ 4 4 4 4], LS_000002783d57ccd0_0_0, LS_000002783d57ccd0_0_4, LS_000002783d57ccd0_0_8, LS_000002783d57ccd0_0_12;
LS_000002783d57ccd0_1_4 .concat [ 4 4 4 4], LS_000002783d57ccd0_0_16, LS_000002783d57ccd0_0_20, LS_000002783d57ccd0_0_24, LS_000002783d57ccd0_0_28;
L_000002783d57ccd0 .concat [ 16 16 0 0], LS_000002783d57ccd0_1_0, LS_000002783d57ccd0_1_4;
L_000002783d57ae30 .part L_000002783d57c730, 2, 1;
L_000002783d57abb0 .part L_000002783d57c730, 1, 1;
L_000002783d57b6f0 .part L_000002783d57c730, 0, 1;
LS_000002783d57ab10_0_0 .concat [ 1 1 1 1], L_000002783d5848f0, L_000002783d5848f0, L_000002783d5848f0, L_000002783d5848f0;
LS_000002783d57ab10_0_4 .concat [ 1 1 1 1], L_000002783d5848f0, L_000002783d5848f0, L_000002783d5848f0, L_000002783d5848f0;
LS_000002783d57ab10_0_8 .concat [ 1 1 1 1], L_000002783d5848f0, L_000002783d5848f0, L_000002783d5848f0, L_000002783d5848f0;
LS_000002783d57ab10_0_12 .concat [ 1 1 1 1], L_000002783d5848f0, L_000002783d5848f0, L_000002783d5848f0, L_000002783d5848f0;
LS_000002783d57ab10_0_16 .concat [ 1 1 1 1], L_000002783d5848f0, L_000002783d5848f0, L_000002783d5848f0, L_000002783d5848f0;
LS_000002783d57ab10_0_20 .concat [ 1 1 1 1], L_000002783d5848f0, L_000002783d5848f0, L_000002783d5848f0, L_000002783d5848f0;
LS_000002783d57ab10_0_24 .concat [ 1 1 1 1], L_000002783d5848f0, L_000002783d5848f0, L_000002783d5848f0, L_000002783d5848f0;
LS_000002783d57ab10_0_28 .concat [ 1 1 1 1], L_000002783d5848f0, L_000002783d5848f0, L_000002783d5848f0, L_000002783d5848f0;
LS_000002783d57ab10_1_0 .concat [ 4 4 4 4], LS_000002783d57ab10_0_0, LS_000002783d57ab10_0_4, LS_000002783d57ab10_0_8, LS_000002783d57ab10_0_12;
LS_000002783d57ab10_1_4 .concat [ 4 4 4 4], LS_000002783d57ab10_0_16, LS_000002783d57ab10_0_20, LS_000002783d57ab10_0_24, LS_000002783d57ab10_0_28;
L_000002783d57ab10 .concat [ 16 16 0 0], LS_000002783d57ab10_1_0, LS_000002783d57ab10_1_4;
S_000002783d54bee0 .scope module, "mem_stage" "MEM_stage" 3 183, 29 3 0, S_000002783d3296a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000002783d568c40_0 .net "Write_Data", 31 0, v000002783d53da20_0;  alias, 1 drivers
v000002783d569c80_0 .net "addr", 31 0, v000002783d53f320_0;  alias, 1 drivers
v000002783d568d80_0 .net "clk", 0 0, L_000002783d4bcea0;  alias, 1 drivers
v000002783d56a360_0 .net "mem_out", 31 0, v000002783d568b00_0;  alias, 1 drivers
v000002783d568e20_0 .net "mem_read", 0 0, v000002783d53ece0_0;  alias, 1 drivers
v000002783d569320_0 .net "mem_write", 0 0, v000002783d53f1e0_0;  alias, 1 drivers
S_000002783d54b8a0 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000002783d54bee0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000002783d569280 .array "DataMem", 1023 0, 31 0;
v000002783d568a60_0 .net "Data_In", 31 0, v000002783d53da20_0;  alias, 1 drivers
v000002783d568b00_0 .var "Data_Out", 31 0;
v000002783d56a9a0_0 .net "Write_en", 0 0, v000002783d53f1e0_0;  alias, 1 drivers
v000002783d56aa40_0 .net "addr", 31 0, v000002783d53f320_0;  alias, 1 drivers
v000002783d569be0_0 .net "clk", 0 0, L_000002783d4bcea0;  alias, 1 drivers
v000002783d568ba0_0 .var/i "i", 31 0;
S_000002783d54c070 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 187, 31 2 0, S_000002783d3296a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000002783d56faa0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002783d56fad8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002783d56fb10 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002783d56fb48 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002783d56fb80 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002783d56fbb8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002783d56fbf0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002783d56fc28 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002783d56fc60 .param/l "j" 0 9 19, C4<000010000000>;
P_000002783d56fc98 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002783d56fcd0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002783d56fd08 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002783d56fd40 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002783d56fd78 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002783d56fdb0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002783d56fde8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002783d56fe20 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002783d56fe58 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002783d56fe90 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002783d56fec8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002783d56ff00 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002783d56ff38 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002783d56ff70 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002783d56ffa8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002783d56ffe0 .param/l "xori" 0 9 12, C4<001110000000>;
v000002783d5684c0_0 .net "MEM_ALU_OUT", 31 0, v000002783d53f320_0;  alias, 1 drivers
v000002783d568ec0_0 .net "MEM_Data_mem_out", 31 0, v000002783d568b00_0;  alias, 1 drivers
v000002783d568f60_0 .net "MEM_memread", 0 0, v000002783d53ece0_0;  alias, 1 drivers
v000002783d56a040_0 .net "MEM_opcode", 11 0, v000002783d53f780_0;  alias, 1 drivers
v000002783d56a4a0_0 .net "MEM_rd_ind", 4 0, v000002783d53e1a0_0;  alias, 1 drivers
v000002783d5693c0_0 .net "MEM_rd_indzero", 0 0, v000002783d53e380_0;  alias, 1 drivers
v000002783d568560_0 .net "MEM_regwrite", 0 0, v000002783d53ec40_0;  alias, 1 drivers
v000002783d569460_0 .var "WB_ALU_OUT", 31 0;
v000002783d569a00_0 .var "WB_Data_mem_out", 31 0;
v000002783d569000_0 .var "WB_memread", 0 0;
v000002783d569500_0 .var "WB_rd_ind", 4 0;
v000002783d569d20_0 .var "WB_rd_indzero", 0 0;
v000002783d5695a0_0 .var "WB_regwrite", 0 0;
v000002783d5696e0_0 .net "clk", 0 0, L_000002783d5ebe00;  1 drivers
v000002783d569780_0 .var "hlt", 0 0;
v000002783d569640_0 .net "rst", 0 0, v000002783d578bd0_0;  alias, 1 drivers
E_000002783d4dc5c0 .event posedge, v000002783d53dd40_0, v000002783d5696e0_0;
S_000002783d54c520 .scope module, "wb_stage" "WB_stage" 3 195, 32 3 0, S_000002783d3296a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000002783d5ebbd0 .functor AND 32, v000002783d569a00_0, L_000002783d5f19b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002783d5ebd20 .functor NOT 1, v000002783d569000_0, C4<0>, C4<0>, C4<0>;
L_000002783d5ffcf0 .functor AND 32, v000002783d569460_0, L_000002783d5f2450, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002783d5ffd60 .functor OR 32, L_000002783d5ebbd0, L_000002783d5ffcf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002783d569820_0 .net "Write_Data_RegFile", 31 0, L_000002783d5ffd60;  alias, 1 drivers
v000002783d5698c0_0 .net *"_ivl_0", 31 0, L_000002783d5f19b0;  1 drivers
v000002783d569aa0_0 .net *"_ivl_2", 31 0, L_000002783d5ebbd0;  1 drivers
v000002783d569e60_0 .net *"_ivl_4", 0 0, L_000002783d5ebd20;  1 drivers
v000002783d56a220_0 .net *"_ivl_6", 31 0, L_000002783d5f2450;  1 drivers
v000002783d56c340_0 .net *"_ivl_8", 31 0, L_000002783d5ffcf0;  1 drivers
v000002783d56c480_0 .net "alu_out", 31 0, v000002783d569460_0;  alias, 1 drivers
v000002783d56b440_0 .net "mem_out", 31 0, v000002783d569a00_0;  alias, 1 drivers
v000002783d56c660_0 .net "mem_read", 0 0, v000002783d569000_0;  alias, 1 drivers
LS_000002783d5f19b0_0_0 .concat [ 1 1 1 1], v000002783d569000_0, v000002783d569000_0, v000002783d569000_0, v000002783d569000_0;
LS_000002783d5f19b0_0_4 .concat [ 1 1 1 1], v000002783d569000_0, v000002783d569000_0, v000002783d569000_0, v000002783d569000_0;
LS_000002783d5f19b0_0_8 .concat [ 1 1 1 1], v000002783d569000_0, v000002783d569000_0, v000002783d569000_0, v000002783d569000_0;
LS_000002783d5f19b0_0_12 .concat [ 1 1 1 1], v000002783d569000_0, v000002783d569000_0, v000002783d569000_0, v000002783d569000_0;
LS_000002783d5f19b0_0_16 .concat [ 1 1 1 1], v000002783d569000_0, v000002783d569000_0, v000002783d569000_0, v000002783d569000_0;
LS_000002783d5f19b0_0_20 .concat [ 1 1 1 1], v000002783d569000_0, v000002783d569000_0, v000002783d569000_0, v000002783d569000_0;
LS_000002783d5f19b0_0_24 .concat [ 1 1 1 1], v000002783d569000_0, v000002783d569000_0, v000002783d569000_0, v000002783d569000_0;
LS_000002783d5f19b0_0_28 .concat [ 1 1 1 1], v000002783d569000_0, v000002783d569000_0, v000002783d569000_0, v000002783d569000_0;
LS_000002783d5f19b0_1_0 .concat [ 4 4 4 4], LS_000002783d5f19b0_0_0, LS_000002783d5f19b0_0_4, LS_000002783d5f19b0_0_8, LS_000002783d5f19b0_0_12;
LS_000002783d5f19b0_1_4 .concat [ 4 4 4 4], LS_000002783d5f19b0_0_16, LS_000002783d5f19b0_0_20, LS_000002783d5f19b0_0_24, LS_000002783d5f19b0_0_28;
L_000002783d5f19b0 .concat [ 16 16 0 0], LS_000002783d5f19b0_1_0, LS_000002783d5f19b0_1_4;
LS_000002783d5f2450_0_0 .concat [ 1 1 1 1], L_000002783d5ebd20, L_000002783d5ebd20, L_000002783d5ebd20, L_000002783d5ebd20;
LS_000002783d5f2450_0_4 .concat [ 1 1 1 1], L_000002783d5ebd20, L_000002783d5ebd20, L_000002783d5ebd20, L_000002783d5ebd20;
LS_000002783d5f2450_0_8 .concat [ 1 1 1 1], L_000002783d5ebd20, L_000002783d5ebd20, L_000002783d5ebd20, L_000002783d5ebd20;
LS_000002783d5f2450_0_12 .concat [ 1 1 1 1], L_000002783d5ebd20, L_000002783d5ebd20, L_000002783d5ebd20, L_000002783d5ebd20;
LS_000002783d5f2450_0_16 .concat [ 1 1 1 1], L_000002783d5ebd20, L_000002783d5ebd20, L_000002783d5ebd20, L_000002783d5ebd20;
LS_000002783d5f2450_0_20 .concat [ 1 1 1 1], L_000002783d5ebd20, L_000002783d5ebd20, L_000002783d5ebd20, L_000002783d5ebd20;
LS_000002783d5f2450_0_24 .concat [ 1 1 1 1], L_000002783d5ebd20, L_000002783d5ebd20, L_000002783d5ebd20, L_000002783d5ebd20;
LS_000002783d5f2450_0_28 .concat [ 1 1 1 1], L_000002783d5ebd20, L_000002783d5ebd20, L_000002783d5ebd20, L_000002783d5ebd20;
LS_000002783d5f2450_1_0 .concat [ 4 4 4 4], LS_000002783d5f2450_0_0, LS_000002783d5f2450_0_4, LS_000002783d5f2450_0_8, LS_000002783d5f2450_0_12;
LS_000002783d5f2450_1_4 .concat [ 4 4 4 4], LS_000002783d5f2450_0_16, LS_000002783d5f2450_0_20, LS_000002783d5f2450_0_24, LS_000002783d5f2450_0_28;
L_000002783d5f2450 .concat [ 16 16 0 0], LS_000002783d5f2450_1_0, LS_000002783d5f2450_1_4;
    .scope S_000002783d54b580;
T_0 ;
    %wait E_000002783d4dbe80;
    %load/vec4 v000002783d567660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002783d5675c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002783d565ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000002783d5672a0_0;
    %assign/vec4 v000002783d5675c0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002783d54ac20;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002783d567840_0, 0, 32;
T_1.0 ;
    %load/vec4 v000002783d567840_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002783d567840_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002783d566940, 0, 4;
    %load/vec4 v000002783d567840_0;
    %addi 1, 0, 32;
    %store/vec4 v000002783d567840_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 536936451, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002783d566940, 0, 4;
    %pushi/vec4 539033602, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002783d566940, 0, 4;
    %pushi/vec4 2097160, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002783d566940, 0, 4;
    %pushi/vec4 537002107, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002783d566940, 0, 4;
    %pushi/vec4 537067643, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002783d566940, 0, 4;
    %pushi/vec4 537133179, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002783d566940, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002783d566940, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002783d566940, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002783d566940, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002783d566940, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002783d566940, 0, 4;
    %end;
    .thread T_1;
    .scope S_000002783d54ba30;
T_2 ;
    %wait E_000002783d4dc440;
    %load/vec4 v000002783d567e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000002783d558eb0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002783d558e10_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002783d5677a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002783d5673e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002783d566760_0, 0;
    %assign/vec4 v000002783d567200_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002783d567fc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000002783d5670c0_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000002783d558eb0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002783d558e10_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002783d5677a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002783d5673e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002783d566760_0, 0;
    %assign/vec4 v000002783d567200_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000002783d567fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000002783d566800_0;
    %assign/vec4 v000002783d558e10_0, 0;
    %load/vec4 v000002783d5668a0_0;
    %assign/vec4 v000002783d558eb0_0, 0;
    %load/vec4 v000002783d566800_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000002783d5673e0_0, 0;
    %load/vec4 v000002783d566800_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002783d567200_0, 4, 5;
    %load/vec4 v000002783d566800_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000002783d566800_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002783d567200_0, 4, 5;
    %load/vec4 v000002783d566800_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000002783d566800_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002783d566800_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000002783d566800_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000002783d566800_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000002783d566800_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000002783d566760_0, 0;
    %load/vec4 v000002783d566800_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000002783d566800_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000002783d5677a0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000002783d566800_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000002783d5677a0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000002783d566800_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000002783d5677a0_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002783d54aa90;
T_3 ;
    %wait E_000002783d4dbe80;
    %load/vec4 v000002783d557ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002783d558870_0, 0, 32;
T_3.2 ;
    %load/vec4 v000002783d558870_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002783d558870_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002783d557330, 0, 4;
    %load/vec4 v000002783d558870_0;
    %addi 1, 0, 32;
    %store/vec4 v000002783d558870_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002783d558190_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000002783d557010_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000002783d5571f0_0;
    %load/vec4 v000002783d558190_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002783d557330, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002783d557330, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002783d54aa90;
T_4 ;
    %wait E_000002783d4dc340;
    %load/vec4 v000002783d558190_0;
    %load/vec4 v000002783d558a50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000002783d558190_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000002783d557010_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000002783d5571f0_0;
    %assign/vec4 v000002783d556750_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002783d558a50_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002783d557330, 4;
    %assign/vec4 v000002783d556750_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002783d54aa90;
T_5 ;
    %wait E_000002783d4dc340;
    %load/vec4 v000002783d558190_0;
    %load/vec4 v000002783d557290_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000002783d558190_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000002783d557010_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000002783d5571f0_0;
    %assign/vec4 v000002783d5580f0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002783d557290_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002783d557330, 4;
    %assign/vec4 v000002783d5580f0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002783d54aa90;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000002783d54c200;
    %jmp t_0;
    .scope S_000002783d54c200;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002783d556a70_0, 0, 32;
T_6.0 ;
    %load/vec4 v000002783d556a70_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000002783d556a70_0;
    %ix/getv/s 4, v000002783d556a70_0;
    %load/vec4a v000002783d557330, 4;
    %ix/getv/s 4, v000002783d556a70_0;
    %load/vec4a v000002783d557330, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002783d556a70_0;
    %addi 1, 0, 32;
    %store/vec4 v000002783d556a70_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000002783d54aa90;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000002783d54c6b0;
T_7 ;
    %wait E_000002783d4dc0c0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002783d553d70_0, 0, 32;
    %load/vec4 v000002783d554130_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002783d554130_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000002783d553e10_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000002783d553d70_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000002783d554130_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002783d554130_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002783d554130_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000002783d553e10_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000002783d553d70_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000002783d554130_0;
    %cmpi/e 512, 0, 12;
    %jmp/1 T_7.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002783d554130_0;
    %cmpi/e 2240, 0, 12;
    %flag_or 4, 8;
T_7.13;
    %jmp/1 T_7.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002783d554130_0;
    %cmpi/e 2752, 0, 12;
    %flag_or 4, 8;
T_7.12;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002783d554130_0;
    %cmpi/e 256, 0, 12;
    %flag_or 4, 8;
T_7.11;
    %jmp/1 T_7.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002783d554130_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_7.10;
    %jmp/1 T_7.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002783d554130_0;
    %cmpi/e 640, 0, 12;
    %flag_or 4, 8;
T_7.9;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v000002783d553e10_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000002783d553e10_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000002783d553d70_0, 0;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002783d54a900;
T_8 ;
    %wait E_000002783d4dbe80;
    %load/vec4 v000002783d553410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002783d551e30_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000002783d5528d0_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002783d5528d0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000002783d551e30_0;
    %load/vec4 v000002783d552a10_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002783d551e30_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002783d551e30_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002783d551e30_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000002783d551e30_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002783d551e30_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002783d551e30_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002783d54a900;
T_9 ;
    %wait E_000002783d4dbe80;
    %load/vec4 v000002783d553410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002783d551610_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000002783d553550_0;
    %assign/vec4 v000002783d551610_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000002783d54b710;
T_10 ;
    %wait E_000002783d4dbfc0;
    %load/vec4 v000002783d555850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002783d555350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002783d555030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002783d553eb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002783d552510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002783d5519d0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002783d5514d0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000002783d5516b0_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000002783d552150_0;
    %load/vec4 v000002783d551570_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000002783d552650_0;
    %load/vec4 v000002783d551570_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000002783d552330_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000002783d551890_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000002783d552150_0;
    %load/vec4 v000002783d551750_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000002783d552650_0;
    %load/vec4 v000002783d551750_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002783d555350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002783d555030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002783d553eb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002783d552510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002783d5519d0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000002783d551b10_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002783d555350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002783d555030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002783d553eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002783d552510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002783d5519d0_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002783d555350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002783d555030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002783d553eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002783d552510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002783d5519d0_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000002783d54af40;
T_11 ;
    %wait E_000002783d4dbc40;
    %load/vec4 v000002783d54cf60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000002783d54dd20_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002783d54ca60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002783d54db40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002783d54e360_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002783d54e2c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002783d54c9c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002783d54df00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002783d54d280_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002783d54ee00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002783d54eea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002783d54dfa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002783d54d3c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002783d54dc80_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002783d54eae0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002783d54d1e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002783d54c920_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002783d54ea40_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002783d54e9a0_0, 0;
    %assign/vec4 v000002783d54e400_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000002783d54e040_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000002783d54e4a0_0;
    %assign/vec4 v000002783d54e400_0, 0;
    %load/vec4 v000002783d54ce20_0;
    %assign/vec4 v000002783d54e9a0_0, 0;
    %load/vec4 v000002783d54d320_0;
    %assign/vec4 v000002783d54ea40_0, 0;
    %load/vec4 v000002783d54d460_0;
    %assign/vec4 v000002783d54c920_0, 0;
    %load/vec4 v000002783d54cc40_0;
    %assign/vec4 v000002783d54d1e0_0, 0;
    %load/vec4 v000002783d54cd80_0;
    %assign/vec4 v000002783d54eae0_0, 0;
    %load/vec4 v000002783d54cec0_0;
    %assign/vec4 v000002783d54dc80_0, 0;
    %load/vec4 v000002783d54f080_0;
    %assign/vec4 v000002783d54d3c0_0, 0;
    %load/vec4 v000002783d54e720_0;
    %assign/vec4 v000002783d54dfa0_0, 0;
    %load/vec4 v000002783d54e5e0_0;
    %assign/vec4 v000002783d54eea0_0, 0;
    %load/vec4 v000002783d54e540_0;
    %assign/vec4 v000002783d54ee00_0, 0;
    %load/vec4 v000002783d54e680_0;
    %assign/vec4 v000002783d54d280_0, 0;
    %load/vec4 v000002783d54d960_0;
    %assign/vec4 v000002783d54df00_0, 0;
    %load/vec4 v000002783d54cce0_0;
    %assign/vec4 v000002783d54c9c0_0, 0;
    %load/vec4 v000002783d54d140_0;
    %assign/vec4 v000002783d54e2c0_0, 0;
    %load/vec4 v000002783d54e180_0;
    %assign/vec4 v000002783d54e360_0, 0;
    %load/vec4 v000002783d54ec20_0;
    %assign/vec4 v000002783d54db40_0, 0;
    %load/vec4 v000002783d54e0e0_0;
    %assign/vec4 v000002783d54ca60_0, 0;
    %load/vec4 v000002783d54ef40_0;
    %assign/vec4 v000002783d54dd20_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000002783d54dd20_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002783d54ca60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002783d54db40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002783d54e360_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002783d54e2c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002783d54c9c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002783d54df00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002783d54d280_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002783d54ee00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002783d54eea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002783d54dfa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002783d54d3c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002783d54dc80_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002783d54eae0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002783d54d1e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002783d54c920_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002783d54ea40_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002783d54e9a0_0, 0;
    %assign/vec4 v000002783d54e400_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000002783d54c390;
T_12 ;
    %wait E_000002783d4dc400;
    %load/vec4 v000002783d551930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000002783d54f1c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002783d54fbc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002783d54f620_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002783d5503e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002783d5507a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002783d550700_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002783d550660_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002783d54f6c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002783d550160_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002783d54fd00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002783d54fc60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002783d54f4e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002783d54f440_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002783d5502a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002783d54fa80_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002783d550200_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002783d54f3a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002783d54f300_0, 0;
    %split/vec4 12;
    %assign/vec4 v000002783d54f120_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002783d54ff80_0, 0;
    %assign/vec4 v000002783d54fda0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000002783d551c50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000002783d54d000_0;
    %assign/vec4 v000002783d54fda0_0, 0;
    %load/vec4 v000002783d54d0a0_0;
    %assign/vec4 v000002783d54ff80_0, 0;
    %load/vec4 v000002783d54fb20_0;
    %assign/vec4 v000002783d54f120_0, 0;
    %load/vec4 v000002783d54f760_0;
    %assign/vec4 v000002783d54f300_0, 0;
    %load/vec4 v000002783d550340_0;
    %assign/vec4 v000002783d54f3a0_0, 0;
    %load/vec4 v000002783d54f800_0;
    %assign/vec4 v000002783d550200_0, 0;
    %load/vec4 v000002783d54d500_0;
    %assign/vec4 v000002783d54fa80_0, 0;
    %load/vec4 v000002783d54f940_0;
    %assign/vec4 v000002783d5502a0_0, 0;
    %load/vec4 v000002783d550020_0;
    %assign/vec4 v000002783d54f440_0, 0;
    %load/vec4 v000002783d5505c0_0;
    %assign/vec4 v000002783d54f4e0_0, 0;
    %load/vec4 v000002783d54f9e0_0;
    %assign/vec4 v000002783d54fc60_0, 0;
    %load/vec4 v000002783d5500c0_0;
    %assign/vec4 v000002783d54fd00_0, 0;
    %load/vec4 v000002783d550480_0;
    %assign/vec4 v000002783d550160_0, 0;
    %load/vec4 v000002783d54fee0_0;
    %assign/vec4 v000002783d54f6c0_0, 0;
    %load/vec4 v000002783d54f260_0;
    %assign/vec4 v000002783d550660_0, 0;
    %load/vec4 v000002783d54f580_0;
    %assign/vec4 v000002783d550700_0, 0;
    %load/vec4 v000002783d54fe40_0;
    %assign/vec4 v000002783d5507a0_0, 0;
    %load/vec4 v000002783d550520_0;
    %assign/vec4 v000002783d5503e0_0, 0;
    %load/vec4 v000002783d54d820_0;
    %assign/vec4 v000002783d54f620_0, 0;
    %load/vec4 v000002783d54d5a0_0;
    %assign/vec4 v000002783d54fbc0_0, 0;
    %load/vec4 v000002783d54f8a0_0;
    %assign/vec4 v000002783d54f1c0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000002783d54f1c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002783d54fbc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002783d54f620_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002783d5503e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002783d5507a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002783d550700_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002783d550660_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002783d54f6c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002783d550160_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002783d54fd00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002783d54fc60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002783d54f4e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002783d54f440_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002783d5502a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002783d54fa80_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002783d550200_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002783d54f3a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002783d54f300_0, 0;
    %split/vec4 12;
    %assign/vec4 v000002783d54f120_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002783d54ff80_0, 0;
    %assign/vec4 v000002783d54fda0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000002783d34c8c0;
T_13 ;
    %wait E_000002783d4dab80;
    %load/vec4 v000002783d542930_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002783d541990_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002783d541990_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002783d541990_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002783d541990_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002783d541990_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002783d541990_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002783d541990_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002783d541990_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002783d541990_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002783d541990_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002783d541990_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002783d541990_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002783d541990_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002783d541990_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002783d541990_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002783d541990_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002783d541990_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002783d541990_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002783d541990_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002783d541990_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002783d541990_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002783d541990_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000002783d353300;
T_14 ;
    %wait E_000002783d4db0c0;
    %load/vec4 v000002783d543510_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000002783d541e90_0;
    %pad/u 33;
    %load/vec4 v000002783d543790_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000002783d541fd0_0, 0;
    %assign/vec4 v000002783d5433d0_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000002783d541e90_0;
    %pad/u 33;
    %load/vec4 v000002783d543790_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000002783d541fd0_0, 0;
    %assign/vec4 v000002783d5433d0_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000002783d541e90_0;
    %pad/u 33;
    %load/vec4 v000002783d543790_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000002783d541fd0_0, 0;
    %assign/vec4 v000002783d5433d0_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000002783d541e90_0;
    %pad/u 33;
    %load/vec4 v000002783d543790_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000002783d541fd0_0, 0;
    %assign/vec4 v000002783d5433d0_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000002783d541e90_0;
    %pad/u 33;
    %load/vec4 v000002783d543790_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000002783d541fd0_0, 0;
    %assign/vec4 v000002783d5433d0_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000002783d541e90_0;
    %pad/u 33;
    %load/vec4 v000002783d543790_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000002783d541fd0_0, 0;
    %assign/vec4 v000002783d5433d0_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000002783d543790_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000002783d5433d0_0;
    %load/vec4 v000002783d543790_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000002783d541e90_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000002783d543790_0;
    %sub;
    %part/u 1;
    %load/vec4 v000002783d543790_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000002783d5433d0_0, 0;
    %load/vec4 v000002783d541e90_0;
    %ix/getv 4, v000002783d543790_0;
    %shiftl 4;
    %assign/vec4 v000002783d541fd0_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000002783d543790_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000002783d5433d0_0;
    %load/vec4 v000002783d543790_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000002783d541e90_0;
    %load/vec4 v000002783d543790_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000002783d543790_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000002783d5433d0_0, 0;
    %load/vec4 v000002783d541e90_0;
    %ix/getv 4, v000002783d543790_0;
    %shiftr 4;
    %assign/vec4 v000002783d541fd0_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002783d5433d0_0, 0;
    %load/vec4 v000002783d541e90_0;
    %load/vec4 v000002783d543790_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000002783d541fd0_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002783d5433d0_0, 0;
    %load/vec4 v000002783d543790_0;
    %load/vec4 v000002783d541e90_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000002783d541fd0_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000002783d226b50;
T_15 ;
    %wait E_000002783d4db540;
    %load/vec4 v000002783d53dd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000002783d53e380_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002783d53ec40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002783d53f1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002783d53ece0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000002783d53f780_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002783d53e1a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002783d53da20_0, 0;
    %assign/vec4 v000002783d53f320_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000002783d462840_0;
    %assign/vec4 v000002783d53f320_0, 0;
    %load/vec4 v000002783d53eba0_0;
    %assign/vec4 v000002783d53da20_0, 0;
    %load/vec4 v000002783d53d980_0;
    %assign/vec4 v000002783d53e1a0_0, 0;
    %load/vec4 v000002783d43c7e0_0;
    %assign/vec4 v000002783d53f780_0, 0;
    %load/vec4 v000002783d460ea0_0;
    %assign/vec4 v000002783d53ece0_0, 0;
    %load/vec4 v000002783d43ddc0_0;
    %assign/vec4 v000002783d53f1e0_0, 0;
    %load/vec4 v000002783d53e600_0;
    %assign/vec4 v000002783d53ec40_0, 0;
    %load/vec4 v000002783d53f6e0_0;
    %assign/vec4 v000002783d53e380_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000002783d54b8a0;
T_16 ;
    %wait E_000002783d4dc340;
    %load/vec4 v000002783d56a9a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000002783d568a60_0;
    %load/vec4 v000002783d56aa40_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002783d569280, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000002783d54b8a0;
T_17 ;
    %wait E_000002783d4dc340;
    %load/vec4 v000002783d56aa40_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002783d569280, 4;
    %assign/vec4 v000002783d568b00_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000002783d54b8a0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002783d568ba0_0, 0, 32;
T_18.0 ;
    %load/vec4 v000002783d568ba0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002783d568ba0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002783d569280, 0, 4;
    %load/vec4 v000002783d568ba0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002783d568ba0_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_000002783d54b8a0;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002783d568ba0_0, 0, 32;
T_19.0 ;
    %load/vec4 v000002783d568ba0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000002783d568ba0_0;
    %load/vec4a v000002783d569280, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000002783d568ba0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002783d568ba0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002783d568ba0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000002783d54c070;
T_20 ;
    %wait E_000002783d4dc5c0;
    %load/vec4 v000002783d569640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000002783d569d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002783d569780_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002783d5695a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002783d569000_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002783d569500_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002783d569a00_0, 0;
    %assign/vec4 v000002783d569460_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000002783d5684c0_0;
    %assign/vec4 v000002783d569460_0, 0;
    %load/vec4 v000002783d568ec0_0;
    %assign/vec4 v000002783d569a00_0, 0;
    %load/vec4 v000002783d568f60_0;
    %assign/vec4 v000002783d569000_0, 0;
    %load/vec4 v000002783d56a4a0_0;
    %assign/vec4 v000002783d569500_0, 0;
    %load/vec4 v000002783d568560_0;
    %assign/vec4 v000002783d5695a0_0, 0;
    %load/vec4 v000002783d5693c0_0;
    %assign/vec4 v000002783d569d20_0, 0;
    %load/vec4 v000002783d56a040_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000002783d569780_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000002783d3296a0;
T_21 ;
    %wait E_000002783d4db380;
    %load/vec4 v000002783d579350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002783d579e90_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000002783d579e90_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002783d579e90_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000002783d319f80;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002783d578770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002783d578bd0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000002783d319f80;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000002783d578770_0;
    %inv;
    %assign/vec4 v000002783d578770_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000002783d319f80;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./JR_Dependency(Silicore_BenchMark)/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002783d578bd0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002783d578bd0_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000002783d5786d0_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
