do run_tb_aes_encrypter.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:56:28 on May 16,2025
# vlog -reportprogress 300 -sv tb_aes_encrypter.sv ../rtl/aes_encrypter.sv 
# -- Compiling module tb_aes_encrypter
# -- Compiling module aes_encrypter
# 
# Top level modules:
# 	tb_aes_encrypter
# End time: 11:56:28 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:56:28 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/fifo_128/verilog/rtl/fifo_128.sv 
# -- Compiling module fifo_128
# 
# Top level modules:
# 	fifo_128
# End time: 11:56:28 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:56:28 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv 
# -- Compiling module key_expansion
# 
# Top level modules:
# 	key_expansion
# End time: 11:56:28 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:56:28 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv 
# -- Compiling module sub_word
# 
# Top level modules:
# 	sub_word
# End time: 11:56:28 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:56:28 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/verilog/rtl/aes_sbox.sv 
# -- Compiling module aes_sbox
# 
# Top level modules:
# 	aes_sbox
# End time: 11:56:28 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:56:28 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/mix_column.sv 
# -- Compiling module mix_column
# 
# Top level modules:
# 	mix_column
# End time: 11:56:28 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:56:29 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/gf_mul.sv 
# -- Compiling module gf_mul
# 
# Top level modules:
# 	gf_mul
# End time: 11:56:29 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:56:29 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/shift_rows/verilog/rtl/shift_rows.sv 
# -- Compiling module shift_rows
# 
# Top level modules:
# 	shift_rows
# End time: 11:56:29 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:56:29 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv 
# -- Compiling module sub_byte
# 
# Top level modules:
# 	sub_byte
# End time: 11:56:29 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt tb_aes_encrypter 
# Start time: 11:56:30 on May 16,2025
# Loading sv_std.std
# Loading work.tb_aes_encrypter
# Loading work.aes_encrypter
# Loading work.key_expansion
# Loading work.sub_word
# Loading work.fifo_128
# Loading work.sub_byte
# Loading work.shift_rows
# Loading work.aes_sbox
# Loading work.mix_column
# Loading work.gf_mul
# ** Warning: (vsim-3015) ../rtl/aes_encrypter.sv(23): [PCDPC] - Port size (128) does not match connection size (1280) for port 'out'. The port definition is at: C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aes_encrypter/aes_encrypter/key_exp File: C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: PMYLS  Hostname: DESKTOP-8BL3MIG  ProcessID: 19968
#           Attempting to use alternate WLF file "./wlft3jmij1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft3jmij1
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# ** Note: $stop    : tb_aes_encrypter.sv(68)
#    Time: 1475 ns  Iteration: 1  Instance: /tb_aes_encrypter
# Break in Module tb_aes_encrypter at tb_aes_encrypter.sv line 68
do run_tb_aes_encrypter.do
# Error 31: Unable to unlink file "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/sim/work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/sim/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:01:07 on May 16,2025
# vlog -reportprogress 300 -sv tb_aes_encrypter.sv ../rtl/aes_encrypter.sv 
# -- Compiling module tb_aes_encrypter
# -- Compiling module aes_encrypter
# 
# Top level modules:
# 	tb_aes_encrypter
# End time: 12:01:07 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:01:07 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/fifo_128/verilog/rtl/fifo_128.sv 
# -- Compiling module fifo_128
# 
# Top level modules:
# 	fifo_128
# End time: 12:01:07 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:01:07 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv 
# -- Compiling module key_expansion
# ** Error: (vlog-13069) C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv(69): near "3": syntax error, unexpected INTEGER NUMBER.
# ** Error: C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv(70): (vlog-2730) Undefined variable: 'n'.
# ** Error: (vlog-13069) C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv(70): near ")": syntax error, unexpected ')', expecting ';'.
# ** Error: (vlog-13069) C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv(86): near "end": syntax error, unexpected end.
# End time: 12:01:07 on May 16,2025, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: C:/intelFPGA/16.1/quartus/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./run_tb_aes_encrypter.do line 14
# C:/intelFPGA/16.1/quartus/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv "
do run_tb_aes_encrypter.do
# Error 31: Unable to unlink file "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/sim/work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/sim/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:01:36 on May 16,2025
# vlog -reportprogress 300 -sv tb_aes_encrypter.sv ../rtl/aes_encrypter.sv 
# -- Compiling module tb_aes_encrypter
# -- Compiling module aes_encrypter
# 
# Top level modules:
# 	tb_aes_encrypter
# End time: 12:01:36 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:01:36 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/fifo_128/verilog/rtl/fifo_128.sv 
# -- Compiling module fifo_128
# 
# Top level modules:
# 	fifo_128
# End time: 12:01:37 on May 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:01:37 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv 
# -- Compiling module key_expansion
# ** Error: (vlog-13069) C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv(87): near "endcase": syntax error, unexpected endcase.
# ** Error: C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv(102): (vlog-13205) Syntax error found in the scope following 'i'. Is there a missing '::'?
# End time: 12:01:37 on May 16,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/16.1/quartus/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./run_tb_aes_encrypter.do line 14
# C:/intelFPGA/16.1/quartus/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv "
# doVOpenFlatFile(): INTERNAL ERROR: page load failed for file C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/sim/work/key_expansion/_primary.dbs (0:0 1:1 15 0 0 1674 0x0:0x6826e19c)
do run_tb_aes_encrypter.do
# Error 31: Unable to unlink file "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/sim/work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/sim/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:01:59 on May 16,2025
# vlog -reportprogress 300 -sv tb_aes_encrypter.sv ../rtl/aes_encrypter.sv 
# -- Compiling module tb_aes_encrypter
# -- Compiling module aes_encrypter
# 
# Top level modules:
# 	tb_aes_encrypter
# End time: 12:01:59 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:01:59 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/fifo_128/verilog/rtl/fifo_128.sv 
# -- Compiling module fifo_128
# 
# Top level modules:
# 	fifo_128
# End time: 12:01:59 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:01:59 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv 
# -- Compiling module key_expansion
# 
# Top level modules:
# 	key_expansion
# End time: 12:02:00 on May 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:00 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv 
# -- Compiling module sub_word
# 
# Top level modules:
# 	sub_word
# End time: 12:02:00 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:00 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/verilog/rtl/aes_sbox.sv 
# -- Compiling module aes_sbox
# 
# Top level modules:
# 	aes_sbox
# End time: 12:02:00 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:00 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/mix_column.sv 
# -- Compiling module mix_column
# 
# Top level modules:
# 	mix_column
# End time: 12:02:00 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:00 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/gf_mul.sv 
# -- Compiling module gf_mul
# 
# Top level modules:
# 	gf_mul
# End time: 12:02:00 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:00 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/shift_rows/verilog/rtl/shift_rows.sv 
# -- Compiling module shift_rows
# 
# Top level modules:
# 	shift_rows
# End time: 12:02:00 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:00 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv 
# -- Compiling module sub_byte
# 
# Top level modules:
# 	sub_byte
# End time: 12:02:00 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:02:03 on May 16,2025, Elapsed time: 0:05:33
# Errors: 12, Warnings: 4
# vsim -novopt tb_aes_encrypter 
# Start time: 12:02:03 on May 16,2025
# Loading sv_std.std
# Loading work.tb_aes_encrypter
# Loading work.aes_encrypter
# Loading work.key_expansion
# Loading work.sub_word
# Loading work.fifo_128
# Loading work.sub_byte
# Loading work.shift_rows
# Loading work.aes_sbox
# Loading work.mix_column
# Loading work.gf_mul
# ** Warning: (vsim-3015) ../rtl/aes_encrypter.sv(23): [PCDPC] - Port size (128) does not match connection size (1280) for port 'out'. The port definition is at: C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aes_encrypter/aes_encrypter/key_exp File: C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: PMYLS  Hostname: DESKTOP-8BL3MIG  ProcessID: 19968
#           Attempting to use alternate WLF file "./wlft28nqsx".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft28nqsx
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# ** Note: $stop    : tb_aes_encrypter.sv(68)
#    Time: 1475 ns  Iteration: 1  Instance: /tb_aes_encrypter
# Break in Module tb_aes_encrypter at tb_aes_encrypter.sv line 68
do run_tb_aes_encrypter.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:38 on May 16,2025
# vlog -reportprogress 300 -sv tb_aes_encrypter.sv ../rtl/aes_encrypter.sv 
# -- Compiling module tb_aes_encrypter
# -- Compiling module aes_encrypter
# 
# Top level modules:
# 	tb_aes_encrypter
# End time: 12:03:38 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:38 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/fifo_128/verilog/rtl/fifo_128.sv 
# -- Compiling module fifo_128
# 
# Top level modules:
# 	fifo_128
# End time: 12:03:38 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:38 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv 
# -- Compiling module key_expansion
# 
# Top level modules:
# 	key_expansion
# End time: 12:03:38 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:38 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv 
# -- Compiling module sub_word
# 
# Top level modules:
# 	sub_word
# End time: 12:03:38 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:38 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/verilog/rtl/aes_sbox.sv 
# -- Compiling module aes_sbox
# 
# Top level modules:
# 	aes_sbox
# End time: 12:03:38 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:38 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/mix_column.sv 
# -- Compiling module mix_column
# 
# Top level modules:
# 	mix_column
# End time: 12:03:38 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:38 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/gf_mul.sv 
# -- Compiling module gf_mul
# 
# Top level modules:
# 	gf_mul
# End time: 12:03:38 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:38 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/shift_rows/verilog/rtl/shift_rows.sv 
# -- Compiling module shift_rows
# 
# Top level modules:
# 	shift_rows
# End time: 12:03:39 on May 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:39 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv 
# -- Compiling module sub_byte
# 
# Top level modules:
# 	sub_byte
# End time: 12:03:39 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:03:43 on May 16,2025, Elapsed time: 0:01:40
# Errors: 0, Warnings: 4
# vsim -novopt tb_aes_encrypter 
# Start time: 12:03:43 on May 16,2025
# Loading sv_std.std
# Loading work.tb_aes_encrypter
# Loading work.aes_encrypter
# Loading work.key_expansion
# Loading work.sub_word
# Loading work.fifo_128
# Loading work.sub_byte
# Loading work.shift_rows
# Loading work.aes_sbox
# Loading work.mix_column
# Loading work.gf_mul
# ** Warning: (vsim-3015) ../rtl/aes_encrypter.sv(23): [PCDPC] - Port size (128) does not match connection size (1280) for port 'out'. The port definition is at: C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aes_encrypter/aes_encrypter/key_exp File: C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: PMYLS  Hostname: DESKTOP-8BL3MIG  ProcessID: 19968
#           Attempting to use alternate WLF file "./wlftfsj0rb".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftfsj0rb
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# ** Note: $stop    : tb_aes_encrypter.sv(68)
#    Time: 1475 ns  Iteration: 1  Instance: /tb_aes_encrypter
# Break in Module tb_aes_encrypter at tb_aes_encrypter.sv line 68
do run_tb_aes_encrypter.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:19:01 on May 16,2025
# vlog -reportprogress 300 -sv tb_aes_encrypter.sv ../rtl/aes_encrypter.sv 
# -- Compiling module tb_aes_encrypter
# -- Compiling module aes_encrypter
# 
# Top level modules:
# 	tb_aes_encrypter
# End time: 12:19:02 on May 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:19:02 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/fifo_128/verilog/rtl/fifo_128.sv 
# -- Compiling module fifo_128
# 
# Top level modules:
# 	fifo_128
# End time: 12:19:02 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:19:02 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv 
# -- Compiling module key_expansion
# 
# Top level modules:
# 	key_expansion
# End time: 12:19:02 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:19:02 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv 
# -- Compiling module sub_word
# 
# Top level modules:
# 	sub_word
# End time: 12:19:02 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:19:02 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/verilog/rtl/aes_sbox.sv 
# -- Compiling module aes_sbox
# 
# Top level modules:
# 	aes_sbox
# End time: 12:19:02 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:19:02 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/mix_column.sv 
# -- Compiling module mix_column
# 
# Top level modules:
# 	mix_column
# End time: 12:19:02 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:19:02 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/gf_mul.sv 
# -- Compiling module gf_mul
# 
# Top level modules:
# 	gf_mul
# End time: 12:19:02 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:19:02 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/shift_rows/verilog/rtl/shift_rows.sv 
# -- Compiling module shift_rows
# 
# Top level modules:
# 	shift_rows
# End time: 12:19:02 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:19:03 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv 
# -- Compiling module sub_byte
# 
# Top level modules:
# 	sub_byte
# End time: 12:19:03 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:19:16 on May 16,2025, Elapsed time: 0:15:33
# Errors: 0, Warnings: 4
# vsim -novopt tb_aes_encrypter 
# Start time: 12:19:16 on May 16,2025
# Loading sv_std.std
# Loading work.tb_aes_encrypter
# Loading work.aes_encrypter
# Loading work.key_expansion
# Loading work.sub_word
# Loading work.fifo_128
# Loading work.sub_byte
# Loading work.shift_rows
# Loading work.aes_sbox
# Loading work.mix_column
# Loading work.gf_mul
# ** Warning: (vsim-3015) ../rtl/aes_encrypter.sv(23): [PCDPC] - Port size (128) does not match connection size (1280) for port 'out'. The port definition is at: C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aes_encrypter/aes_encrypter/key_exp File: C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: PMYLS  Hostname: DESKTOP-8BL3MIG  ProcessID: 19968
#           Attempting to use alternate WLF file "./wlft1sn1kj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft1sn1kj
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# ** Note: $stop    : tb_aes_encrypter.sv(68)
#    Time: 1485 ns  Iteration: 1  Instance: /tb_aes_encrypter
# Break in Module tb_aes_encrypter at tb_aes_encrypter.sv line 68
do run_tb_aes_encrypter.do
# Error 31: Unable to unlink file "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/sim/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/sim/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/sim/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:18 on May 16,2025
# vlog -reportprogress 300 -sv tb_aes_encrypter.sv ../rtl/aes_encrypter.sv 
# -- Compiling module tb_aes_encrypter
# -- Compiling module aes_encrypter
# 
# Top level modules:
# 	tb_aes_encrypter
# End time: 12:23:18 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:18 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/fifo_128/verilog/rtl/fifo_128.sv 
# -- Compiling module fifo_128
# 
# Top level modules:
# 	fifo_128
# End time: 12:23:18 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:18 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv 
# -- Compiling module key_expansion
# 
# Top level modules:
# 	key_expansion
# End time: 12:23:18 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:18 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv 
# -- Compiling module sub_word
# 
# Top level modules:
# 	sub_word
# End time: 12:23:18 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:18 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/verilog/rtl/aes_sbox.sv 
# -- Compiling module aes_sbox
# 
# Top level modules:
# 	aes_sbox
# End time: 12:23:18 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:18 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/mix_column.sv 
# -- Compiling module mix_column
# 
# Top level modules:
# 	mix_column
# End time: 12:23:19 on May 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:19 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/gf_mul.sv 
# -- Compiling module gf_mul
# 
# Top level modules:
# 	gf_mul
# End time: 12:23:19 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:19 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/shift_rows/verilog/rtl/shift_rows.sv 
# -- Compiling module shift_rows
# 
# Top level modules:
# 	shift_rows
# End time: 12:23:19 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:19 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv 
# -- Compiling module sub_byte
# 
# Top level modules:
# 	sub_byte
# End time: 12:23:19 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:23:24 on May 16,2025, Elapsed time: 0:04:08
# Errors: 0, Warnings: 4
# vsim -novopt tb_aes_encrypter 
# Start time: 12:23:24 on May 16,2025
# Loading sv_std.std
# Loading work.tb_aes_encrypter
# Loading work.aes_encrypter
# Loading work.key_expansion
# Loading work.sub_word
# Loading work.fifo_128
# Loading work.sub_byte
# Loading work.shift_rows
# Loading work.aes_sbox
# Loading work.mix_column
# Loading work.gf_mul
# ** Warning: (vsim-3015) ../rtl/aes_encrypter.sv(23): [PCDPC] - Port size (128) does not match connection size (1280) for port 'out'. The port definition is at: C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aes_encrypter/aes_encrypter/key_exp File: C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: PMYLS  Hostname: DESKTOP-8BL3MIG  ProcessID: 19968
#           Attempting to use alternate WLF file "./wlft26twjn".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft26twjn
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# ** Note: $stop    : tb_aes_encrypter.sv(68)
#    Time: 1485 ns  Iteration: 1  Instance: /tb_aes_encrypter
# Break in Module tb_aes_encrypter at tb_aes_encrypter.sv line 68
do run_tb_aes_encrypter.do
# Error 31: Unable to unlink file "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/sim/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/sim/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/sim/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:38:03 on May 16,2025
# vlog -reportprogress 300 -sv tb_aes_encrypter.sv ../rtl/aes_encrypter.sv 
# -- Compiling module tb_aes_encrypter
# -- Compiling module aes_encrypter
# 
# Top level modules:
# 	tb_aes_encrypter
# End time: 12:38:03 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:38:03 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/fifo_128/verilog/rtl/fifo_128.sv 
# -- Compiling module fifo_128
# 
# Top level modules:
# 	fifo_128
# End time: 12:38:03 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:38:03 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv 
# -- Compiling module key_expansion
# 
# Top level modules:
# 	key_expansion
# End time: 12:38:03 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:38:03 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv 
# -- Compiling module sub_word
# 
# Top level modules:
# 	sub_word
# End time: 12:38:03 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:38:03 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/verilog/rtl/aes_sbox.sv 
# -- Compiling module aes_sbox
# 
# Top level modules:
# 	aes_sbox
# End time: 12:38:03 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:38:04 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/mix_column.sv 
# -- Compiling module mix_column
# 
# Top level modules:
# 	mix_column
# End time: 12:38:04 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:38:04 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/gf_mul.sv 
# -- Compiling module gf_mul
# 
# Top level modules:
# 	gf_mul
# End time: 12:38:04 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:38:04 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/shift_rows/verilog/rtl/shift_rows.sv 
# -- Compiling module shift_rows
# 
# Top level modules:
# 	shift_rows
# End time: 12:38:04 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:38:04 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv 
# -- Compiling module sub_byte
# 
# Top level modules:
# 	sub_byte
# End time: 12:38:04 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:38:08 on May 16,2025, Elapsed time: 0:14:44
# Errors: 0, Warnings: 4
# vsim -novopt tb_aes_encrypter 
# Start time: 12:38:08 on May 16,2025
# Loading sv_std.std
# Loading work.tb_aes_encrypter
# Loading work.aes_encrypter
# Loading work.key_expansion
# Loading work.sub_word
# Loading work.fifo_128
# Loading work.sub_byte
# Loading work.shift_rows
# Loading work.aes_sbox
# Loading work.mix_column
# Loading work.gf_mul
# ** Warning: (vsim-3015) ../rtl/aes_encrypter.sv(23): [PCDPC] - Port size (128) does not match connection size (1280) for port 'out'. The port definition is at: C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aes_encrypter/aes_encrypter/key_exp File: C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: PMYLS  Hostname: DESKTOP-8BL3MIG  ProcessID: 19968
#           Attempting to use alternate WLF file "./wlftw421ic".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftw421ic
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# ** Note: $stop    : tb_aes_encrypter.sv(68)
#    Time: 1485 ns  Iteration: 1  Instance: /tb_aes_encrypter
# Break in Module tb_aes_encrypter at tb_aes_encrypter.sv line 68
do run_tb_aes_encrypter.do
# Error 31: Unable to unlink file "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/sim/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/sim/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/sim/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:50 on May 16,2025
# vlog -reportprogress 300 -sv tb_aes_encrypter.sv ../rtl/aes_encrypter.sv 
# -- Compiling module tb_aes_encrypter
# -- Compiling module aes_encrypter
# 
# Top level modules:
# 	tb_aes_encrypter
# End time: 12:40:50 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:50 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/fifo_128/verilog/rtl/fifo_128.sv 
# -- Compiling module fifo_128
# 
# Top level modules:
# 	fifo_128
# End time: 12:40:50 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:50 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv 
# -- Compiling module key_expansion
# 
# Top level modules:
# 	key_expansion
# End time: 12:40:50 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:50 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv 
# -- Compiling module sub_word
# 
# Top level modules:
# 	sub_word
# End time: 12:40:50 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:51 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/verilog/rtl/aes_sbox.sv 
# -- Compiling module aes_sbox
# 
# Top level modules:
# 	aes_sbox
# End time: 12:40:51 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:51 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/mix_column.sv 
# -- Compiling module mix_column
# 
# Top level modules:
# 	mix_column
# End time: 12:40:51 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:51 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/gf_mul.sv 
# -- Compiling module gf_mul
# 
# Top level modules:
# 	gf_mul
# End time: 12:40:51 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:51 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/shift_rows/verilog/rtl/shift_rows.sv 
# -- Compiling module shift_rows
# 
# Top level modules:
# 	shift_rows
# End time: 12:40:51 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:51 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv 
# -- Compiling module sub_byte
# 
# Top level modules:
# 	sub_byte
# End time: 12:40:51 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:40:55 on May 16,2025, Elapsed time: 0:02:47
# Errors: 0, Warnings: 4
# vsim -novopt tb_aes_encrypter 
# Start time: 12:40:55 on May 16,2025
# Loading sv_std.std
# Loading work.tb_aes_encrypter
# Loading work.aes_encrypter
# Loading work.key_expansion
# Loading work.sub_word
# Loading work.fifo_128
# Loading work.sub_byte
# Loading work.shift_rows
# Loading work.aes_sbox
# Loading work.mix_column
# Loading work.gf_mul
# ** Warning: (vsim-3015) ../rtl/aes_encrypter.sv(23): [PCDPC] - Port size (128) does not match connection size (1280) for port 'out'. The port definition is at: C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aes_encrypter/aes_encrypter/key_exp File: C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: PMYLS  Hostname: DESKTOP-8BL3MIG  ProcessID: 19968
#           Attempting to use alternate WLF file "./wlft3wk5d2".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft3wk5d2
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# ** Note: $stop    : tb_aes_encrypter.sv(68)
#    Time: 1485 ns  Iteration: 1  Instance: /tb_aes_encrypter
# Break in Module tb_aes_encrypter at tb_aes_encrypter.sv line 68
do run_tb_aes_encrypter.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:01 on May 16,2025
# vlog -reportprogress 300 -sv tb_aes_encrypter.sv ../rtl/aes_encrypter.sv 
# -- Compiling module tb_aes_encrypter
# -- Compiling module aes_encrypter
# 
# Top level modules:
# 	tb_aes_encrypter
# End time: 15:10:01 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:01 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/fifo_128/verilog/rtl/fifo_128.sv 
# -- Compiling module fifo_128
# 
# Top level modules:
# 	fifo_128
# End time: 15:10:01 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:01 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv 
# -- Compiling module key_expansion
# 
# Top level modules:
# 	key_expansion
# End time: 15:10:01 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:02 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv 
# -- Compiling module sub_word
# 
# Top level modules:
# 	sub_word
# End time: 15:10:02 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:02 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/verilog/rtl/aes_sbox.sv 
# -- Compiling module aes_sbox
# 
# Top level modules:
# 	aes_sbox
# End time: 15:10:02 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:02 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/mix_column.sv 
# -- Compiling module mix_column
# 
# Top level modules:
# 	mix_column
# End time: 15:10:02 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:02 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/gf_mul.sv 
# -- Compiling module gf_mul
# 
# Top level modules:
# 	gf_mul
# End time: 15:10:02 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:02 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/shift_rows/verilog/rtl/shift_rows.sv 
# -- Compiling module shift_rows
# 
# Top level modules:
# 	shift_rows
# End time: 15:10:02 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:02 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv 
# -- Compiling module sub_byte
# 
# Top level modules:
# 	sub_byte
# End time: 15:10:02 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:10:08 on May 16,2025, Elapsed time: 2:29:13
# Errors: 0, Warnings: 4
# vsim -novopt tb_aes_encrypter 
# Start time: 15:10:08 on May 16,2025
# Loading sv_std.std
# Loading work.tb_aes_encrypter
# Loading work.aes_encrypter
# Loading work.key_expansion
# Loading work.sub_word
# Loading work.fifo_128
# Loading work.sub_byte
# Loading work.shift_rows
# Loading work.aes_sbox
# Loading work.mix_column
# Loading work.gf_mul
# ** Warning: (vsim-3015) ../rtl/aes_encrypter.sv(23): [PCDPC] - Port size (128) does not match connection size (1280) for port 'out'. The port definition is at: C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aes_encrypter/aes_encrypter/key_exp File: C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: PMYLS  Hostname: DESKTOP-8BL3MIG  ProcessID: 19968
#           Attempting to use alternate WLF file "./wlft5txk54".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft5txk54
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# ** Note: $stop    : tb_aes_encrypter.sv(68)
#    Time: 1485 ns  Iteration: 1  Instance: /tb_aes_encrypter
# Break in Module tb_aes_encrypter at tb_aes_encrypter.sv line 68
do run_tb_aes_encrypter.do
# Error 31: Unable to unlink file "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/sim/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/sim/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/sim/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:58 on May 16,2025
# vlog -reportprogress 300 -sv tb_aes_encrypter.sv ../rtl/aes_encrypter.sv 
# -- Compiling module tb_aes_encrypter
# -- Compiling module aes_encrypter
# 
# Top level modules:
# 	tb_aes_encrypter
# End time: 15:19:58 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:58 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/fifo_128/verilog/rtl/fifo_128.sv 
# -- Compiling module fifo_128
# 
# Top level modules:
# 	fifo_128
# End time: 15:19:59 on May 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:59 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv 
# -- Compiling module key_expansion
# 
# Top level modules:
# 	key_expansion
# End time: 15:19:59 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:59 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv 
# -- Compiling module sub_word
# 
# Top level modules:
# 	sub_word
# End time: 15:19:59 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:59 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/verilog/rtl/aes_sbox.sv 
# -- Compiling module aes_sbox
# 
# Top level modules:
# 	aes_sbox
# End time: 15:19:59 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:59 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/mix_column.sv 
# -- Compiling module mix_column
# 
# Top level modules:
# 	mix_column
# End time: 15:20:00 on May 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:20:00 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/gf_mul.sv 
# -- Compiling module gf_mul
# 
# Top level modules:
# 	gf_mul
# End time: 15:20:00 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:20:00 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/shift_rows/verilog/rtl/shift_rows.sv 
# -- Compiling module shift_rows
# 
# Top level modules:
# 	shift_rows
# End time: 15:20:00 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:20:00 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv 
# -- Compiling module sub_byte
# 
# Top level modules:
# 	sub_byte
# End time: 15:20:00 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:20:06 on May 16,2025, Elapsed time: 0:09:58
# Errors: 0, Warnings: 4
# vsim -novopt tb_aes_encrypter 
# Start time: 15:20:06 on May 16,2025
# Loading sv_std.std
# Loading work.tb_aes_encrypter
# Loading work.aes_encrypter
# Loading work.key_expansion
# Loading work.sub_word
# Loading work.fifo_128
# Loading work.sub_byte
# Loading work.shift_rows
# Loading work.aes_sbox
# Loading work.mix_column
# Loading work.gf_mul
# ** Warning: (vsim-3015) ../rtl/aes_encrypter.sv(23): [PCDPC] - Port size (128) does not match connection size (1280) for port 'out'. The port definition is at: C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aes_encrypter/aes_encrypter/key_exp File: C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: PMYLS  Hostname: DESKTOP-8BL3MIG  ProcessID: 19968
#           Attempting to use alternate WLF file "./wlftsba077".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftsba077
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# ** Note: $stop    : tb_aes_encrypter.sv(68)
#    Time: 1485 ns  Iteration: 1  Instance: /tb_aes_encrypter
# Break in Module tb_aes_encrypter at tb_aes_encrypter.sv line 68
do run_tb_aes_encrypter.do
# Error 31: Unable to unlink file "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/sim/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/sim/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/sim/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:34 on May 16,2025
# vlog -reportprogress 300 -sv tb_aes_encrypter.sv ../rtl/aes_encrypter.sv 
# -- Compiling module tb_aes_encrypter
# -- Compiling module aes_encrypter
# 
# Top level modules:
# 	tb_aes_encrypter
# End time: 15:21:34 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:34 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/fifo_128/verilog/rtl/fifo_128.sv 
# -- Compiling module fifo_128
# 
# Top level modules:
# 	fifo_128
# End time: 15:21:34 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:34 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv 
# -- Compiling module key_expansion
# 
# Top level modules:
# 	key_expansion
# End time: 15:21:35 on May 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:35 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv 
# -- Compiling module sub_word
# 
# Top level modules:
# 	sub_word
# End time: 15:21:35 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:35 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/verilog/rtl/aes_sbox.sv 
# -- Compiling module aes_sbox
# 
# Top level modules:
# 	aes_sbox
# End time: 15:21:35 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:35 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/mix_column.sv 
# -- Compiling module mix_column
# 
# Top level modules:
# 	mix_column
# End time: 15:21:35 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:35 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/gf_mul.sv 
# -- Compiling module gf_mul
# 
# Top level modules:
# 	gf_mul
# End time: 15:21:35 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:35 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/shift_rows/verilog/rtl/shift_rows.sv 
# -- Compiling module shift_rows
# 
# Top level modules:
# 	shift_rows
# End time: 15:21:36 on May 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:36 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv 
# -- Compiling module sub_byte
# 
# Top level modules:
# 	sub_byte
# End time: 15:21:36 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:21:45 on May 16,2025, Elapsed time: 0:01:39
# Errors: 0, Warnings: 4
# vsim -novopt tb_aes_encrypter 
# Start time: 15:21:45 on May 16,2025
# Loading sv_std.std
# Loading work.tb_aes_encrypter
# Loading work.aes_encrypter
# Loading work.key_expansion
# Loading work.sub_word
# Loading work.fifo_128
# Loading work.sub_byte
# Loading work.shift_rows
# Loading work.aes_sbox
# Loading work.mix_column
# Loading work.gf_mul
# ** Warning: (vsim-3015) ../rtl/aes_encrypter.sv(23): [PCDPC] - Port size (128) does not match connection size (1280) for port 'out'. The port definition is at: C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aes_encrypter/aes_encrypter/key_exp File: C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: PMYLS  Hostname: DESKTOP-8BL3MIG  ProcessID: 19968
#           Attempting to use alternate WLF file "./wlftqmmv8s".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftqmmv8s
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# ** Note: $stop    : tb_aes_encrypter.sv(68)
#    Time: 1485 ns  Iteration: 1  Instance: /tb_aes_encrypter
# Break in Module tb_aes_encrypter at tb_aes_encrypter.sv line 68
do run_tb_aes_encrypter.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:46 on May 16,2025
# vlog -reportprogress 300 -sv tb_aes_encrypter.sv ../rtl/aes_encrypter.sv 
# -- Compiling module tb_aes_encrypter
# -- Compiling module aes_encrypter
# 
# Top level modules:
# 	tb_aes_encrypter
# End time: 15:24:47 on May 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:47 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/fifo_128/verilog/rtl/fifo_128.sv 
# -- Compiling module fifo_128
# 
# Top level modules:
# 	fifo_128
# End time: 15:24:47 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:47 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv 
# -- Compiling module key_expansion
# 
# Top level modules:
# 	key_expansion
# End time: 15:24:47 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:47 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv 
# -- Compiling module sub_word
# 
# Top level modules:
# 	sub_word
# End time: 15:24:47 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:47 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/verilog/rtl/aes_sbox.sv 
# -- Compiling module aes_sbox
# 
# Top level modules:
# 	aes_sbox
# End time: 15:24:48 on May 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:48 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/mix_column.sv 
# -- Compiling module mix_column
# 
# Top level modules:
# 	mix_column
# End time: 15:24:48 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:48 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/gf_mul.sv 
# -- Compiling module gf_mul
# 
# Top level modules:
# 	gf_mul
# End time: 15:24:48 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:48 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/shift_rows/verilog/rtl/shift_rows.sv 
# -- Compiling module shift_rows
# 
# Top level modules:
# 	shift_rows
# End time: 15:24:48 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:48 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv 
# -- Compiling module sub_byte
# 
# Top level modules:
# 	sub_byte
# End time: 15:24:48 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:24:57 on May 16,2025, Elapsed time: 0:03:12
# Errors: 0, Warnings: 4
# vsim -novopt tb_aes_encrypter 
# Start time: 15:24:57 on May 16,2025
# Loading sv_std.std
# Loading work.tb_aes_encrypter
# Loading work.aes_encrypter
# Loading work.key_expansion
# Loading work.sub_word
# Loading work.fifo_128
# Loading work.sub_byte
# Loading work.shift_rows
# Loading work.aes_sbox
# Loading work.mix_column
# Loading work.gf_mul
# ** Warning: (vsim-3015) ../rtl/aes_encrypter.sv(23): [PCDPC] - Port size (128) does not match connection size (1280) for port 'out'. The port definition is at: C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aes_encrypter/aes_encrypter/key_exp File: C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: PMYLS  Hostname: DESKTOP-8BL3MIG  ProcessID: 19968
#           Attempting to use alternate WLF file "./wlft48jy5j".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft48jy5j
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# ** Note: $stop    : tb_aes_encrypter.sv(68)
#    Time: 1485 ns  Iteration: 1  Instance: /tb_aes_encrypter
# Break in Module tb_aes_encrypter at tb_aes_encrypter.sv line 68
add wave -position insertpoint  \
sim:/tb_aes_encrypter/aes_encrypter/key_exp/cnt
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/sim/wave_tb_aes_encrypter.do
do run_tb_aes_encrypter.do
# Error 31: Unable to unlink file "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/sim/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/sim/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/sim/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:06 on May 16,2025
# vlog -reportprogress 300 -sv tb_aes_encrypter.sv ../rtl/aes_encrypter.sv 
# -- Compiling module tb_aes_encrypter
# -- Compiling module aes_encrypter
# 
# Top level modules:
# 	tb_aes_encrypter
# End time: 15:27:06 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:06 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/fifo_128/verilog/rtl/fifo_128.sv 
# -- Compiling module fifo_128
# 
# Top level modules:
# 	fifo_128
# End time: 15:27:06 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:06 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv 
# -- Compiling module key_expansion
# 
# Top level modules:
# 	key_expansion
# End time: 15:27:07 on May 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:07 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv 
# -- Compiling module sub_word
# 
# Top level modules:
# 	sub_word
# End time: 15:27:07 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:07 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/verilog/rtl/aes_sbox.sv 
# -- Compiling module aes_sbox
# 
# Top level modules:
# 	aes_sbox
# End time: 15:27:07 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:07 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/mix_column.sv 
# -- Compiling module mix_column
# 
# Top level modules:
# 	mix_column
# End time: 15:27:07 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:07 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/gf_mul.sv 
# -- Compiling module gf_mul
# 
# Top level modules:
# 	gf_mul
# End time: 15:27:07 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:07 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/shift_rows/verilog/rtl/shift_rows.sv 
# -- Compiling module shift_rows
# 
# Top level modules:
# 	shift_rows
# End time: 15:27:07 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:08 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv 
# -- Compiling module sub_byte
# 
# Top level modules:
# 	sub_byte
# End time: 15:27:08 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:27:12 on May 16,2025, Elapsed time: 0:02:15
# Errors: 0, Warnings: 4
# vsim -novopt tb_aes_encrypter 
# Start time: 15:27:12 on May 16,2025
# Loading sv_std.std
# Loading work.tb_aes_encrypter
# Loading work.aes_encrypter
# Loading work.key_expansion
# Loading work.sub_word
# Loading work.fifo_128
# Loading work.sub_byte
# Loading work.shift_rows
# Loading work.aes_sbox
# Loading work.mix_column
# Loading work.gf_mul
# ** Warning: (vsim-3015) ../rtl/aes_encrypter.sv(23): [PCDPC] - Port size (128) does not match connection size (1280) for port 'out'. The port definition is at: C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aes_encrypter/aes_encrypter/key_exp File: C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: PMYLS  Hostname: DESKTOP-8BL3MIG  ProcessID: 19968
#           Attempting to use alternate WLF file "./wlftg1ewi1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftg1ewi1
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# ** Note: $stop    : tb_aes_encrypter.sv(68)
#    Time: 1485 ns  Iteration: 1  Instance: /tb_aes_encrypter
# Break in Module tb_aes_encrypter at tb_aes_encrypter.sv line 68
do run_tb_aes_encrypter.do
# Error 31: Unable to unlink file "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/sim/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/sim/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/sim/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:31 on May 16,2025
# vlog -reportprogress 300 -sv tb_aes_encrypter.sv ../rtl/aes_encrypter.sv 
# -- Compiling module tb_aes_encrypter
# -- Compiling module aes_encrypter
# 
# Top level modules:
# 	tb_aes_encrypter
# End time: 15:30:31 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:31 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/fifo_128/verilog/rtl/fifo_128.sv 
# -- Compiling module fifo_128
# 
# Top level modules:
# 	fifo_128
# End time: 15:30:31 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:31 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv 
# -- Compiling module key_expansion
# 
# Top level modules:
# 	key_expansion
# End time: 15:30:31 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:31 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv 
# -- Compiling module sub_word
# 
# Top level modules:
# 	sub_word
# End time: 15:30:31 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:32 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/verilog/rtl/aes_sbox.sv 
# -- Compiling module aes_sbox
# 
# Top level modules:
# 	aes_sbox
# End time: 15:30:32 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:32 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/mix_column.sv 
# -- Compiling module mix_column
# 
# Top level modules:
# 	mix_column
# End time: 15:30:32 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:32 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/gf_mul.sv 
# -- Compiling module gf_mul
# 
# Top level modules:
# 	gf_mul
# End time: 15:30:32 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:32 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/shift_rows/verilog/rtl/shift_rows.sv 
# -- Compiling module shift_rows
# 
# Top level modules:
# 	shift_rows
# End time: 15:30:32 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:32 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv 
# -- Compiling module sub_byte
# 
# Top level modules:
# 	sub_byte
# End time: 15:30:32 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:30:39 on May 16,2025, Elapsed time: 0:03:27
# Errors: 0, Warnings: 4
# vsim -novopt tb_aes_encrypter 
# Start time: 15:30:39 on May 16,2025
# Loading sv_std.std
# Loading work.tb_aes_encrypter
# Loading work.aes_encrypter
# Loading work.key_expansion
# Loading work.sub_word
# Loading work.fifo_128
# Loading work.sub_byte
# Loading work.shift_rows
# Loading work.aes_sbox
# Loading work.mix_column
# Loading work.gf_mul
# ** Warning: (vsim-3015) ../rtl/aes_encrypter.sv(23): [PCDPC] - Port size (128) does not match connection size (1280) for port 'out'. The port definition is at: C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aes_encrypter/aes_encrypter/key_exp File: C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: PMYLS  Hostname: DESKTOP-8BL3MIG  ProcessID: 19968
#           Attempting to use alternate WLF file "./wlften87m9".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlften87m9
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# ** Note: $stop    : tb_aes_encrypter.sv(68)
#    Time: 1485 ns  Iteration: 1  Instance: /tb_aes_encrypter
# Break in Module tb_aes_encrypter at tb_aes_encrypter.sv line 68
do run_tb_aes_encrypter.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:33:06 on May 16,2025
# vlog -reportprogress 300 -sv tb_aes_encrypter.sv ../rtl/aes_encrypter.sv 
# -- Compiling module tb_aes_encrypter
# -- Compiling module aes_encrypter
# 
# Top level modules:
# 	tb_aes_encrypter
# End time: 15:33:06 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:33:06 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/fifo_128/verilog/rtl/fifo_128.sv 
# -- Compiling module fifo_128
# 
# Top level modules:
# 	fifo_128
# End time: 15:33:06 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:33:07 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv 
# -- Compiling module key_expansion
# 
# Top level modules:
# 	key_expansion
# End time: 15:33:07 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:33:07 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv 
# -- Compiling module sub_word
# 
# Top level modules:
# 	sub_word
# End time: 15:33:07 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:33:07 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/verilog/rtl/aes_sbox.sv 
# -- Compiling module aes_sbox
# 
# Top level modules:
# 	aes_sbox
# End time: 15:33:07 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:33:07 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/mix_column.sv 
# -- Compiling module mix_column
# 
# Top level modules:
# 	mix_column
# End time: 15:33:07 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:33:07 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/gf_mul.sv 
# -- Compiling module gf_mul
# 
# Top level modules:
# 	gf_mul
# End time: 15:33:08 on May 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:33:08 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/shift_rows/verilog/rtl/shift_rows.sv 
# -- Compiling module shift_rows
# 
# Top level modules:
# 	shift_rows
# End time: 15:33:08 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:33:08 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv 
# -- Compiling module sub_byte
# 
# Top level modules:
# 	sub_byte
# End time: 15:33:08 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:33:14 on May 16,2025, Elapsed time: 0:02:35
# Errors: 0, Warnings: 4
# vsim -novopt tb_aes_encrypter 
# Start time: 15:33:14 on May 16,2025
# Loading sv_std.std
# Loading work.tb_aes_encrypter
# Loading work.aes_encrypter
# Loading work.key_expansion
# Loading work.sub_word
# Loading work.fifo_128
# Loading work.sub_byte
# Loading work.shift_rows
# Loading work.aes_sbox
# Loading work.mix_column
# Loading work.gf_mul
# ** Warning: (vsim-3015) ../rtl/aes_encrypter.sv(23): [PCDPC] - Port size (128) does not match connection size (1280) for port 'out'. The port definition is at: C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aes_encrypter/aes_encrypter/key_exp File: C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: PMYLS  Hostname: DESKTOP-8BL3MIG  ProcessID: 19968
#           Attempting to use alternate WLF file "./wlfth4zncn".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfth4zncn
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# ** Note: $stop    : tb_aes_encrypter.sv(68)
#    Time: 1485 ns  Iteration: 1  Instance: /tb_aes_encrypter
# Break in Module tb_aes_encrypter at tb_aes_encrypter.sv line 68
do run_tb_aes_encrypter.do
# Error 31: Unable to unlink file "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/sim/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/sim/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/sim/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:42:50 on May 16,2025
# vlog -reportprogress 300 -sv tb_aes_encrypter.sv ../rtl/aes_encrypter.sv 
# -- Compiling module tb_aes_encrypter
# -- Compiling module aes_encrypter
# 
# Top level modules:
# 	tb_aes_encrypter
# End time: 15:42:50 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:42:50 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/fifo_128/verilog/rtl/fifo_128.sv 
# -- Compiling module fifo_128
# 
# Top level modules:
# 	fifo_128
# End time: 15:42:50 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:42:50 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv 
# -- Compiling module key_expansion
# 
# Top level modules:
# 	key_expansion
# End time: 15:42:50 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:42:50 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv 
# -- Compiling module sub_word
# 
# Top level modules:
# 	sub_word
# End time: 15:42:51 on May 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:42:51 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/verilog/rtl/aes_sbox.sv 
# -- Compiling module aes_sbox
# 
# Top level modules:
# 	aes_sbox
# End time: 15:42:51 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:42:51 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/mix_column.sv 
# -- Compiling module mix_column
# 
# Top level modules:
# 	mix_column
# End time: 15:42:51 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:42:51 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/gf_mul.sv 
# -- Compiling module gf_mul
# 
# Top level modules:
# 	gf_mul
# End time: 15:42:51 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:42:51 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/shift_rows/verilog/rtl/shift_rows.sv 
# -- Compiling module shift_rows
# 
# Top level modules:
# 	shift_rows
# End time: 15:42:51 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:42:51 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv 
# -- Compiling module sub_byte
# 
# Top level modules:
# 	sub_byte
# End time: 15:42:51 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:43:04 on May 16,2025, Elapsed time: 0:09:50
# Errors: 0, Warnings: 4
# vsim -novopt tb_aes_encrypter 
# Start time: 15:43:05 on May 16,2025
# Loading sv_std.std
# Loading work.tb_aes_encrypter
# Loading work.aes_encrypter
# Loading work.key_expansion
# Loading work.sub_word
# Loading work.fifo_128
# Loading work.sub_byte
# Loading work.shift_rows
# Loading work.aes_sbox
# Loading work.mix_column
# Loading work.gf_mul
# ** Warning: (vsim-3015) ../rtl/aes_encrypter.sv(23): [PCDPC] - Port size (128) does not match connection size (1280) for port 'out'. The port definition is at: C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aes_encrypter/aes_encrypter/key_exp File: C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: PMYLS  Hostname: DESKTOP-8BL3MIG  ProcessID: 19968
#           Attempting to use alternate WLF file "./wlftvv34f6".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftvv34f6
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# ** Note: $stop    : tb_aes_encrypter.sv(68)
#    Time: 1485 ns  Iteration: 1  Instance: /tb_aes_encrypter
# Break in Module tb_aes_encrypter at tb_aes_encrypter.sv line 68
do run_tb_aes_encrypter.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:44 on May 16,2025
# vlog -reportprogress 300 -sv tb_aes_encrypter.sv ../rtl/aes_encrypter.sv 
# -- Compiling module tb_aes_encrypter
# -- Compiling module aes_encrypter
# 
# Top level modules:
# 	tb_aes_encrypter
# End time: 15:45:44 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:44 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/fifo_128/verilog/rtl/fifo_128.sv 
# -- Compiling module fifo_128
# 
# Top level modules:
# 	fifo_128
# End time: 15:45:44 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:44 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv 
# -- Compiling module key_expansion
# 
# Top level modules:
# 	key_expansion
# End time: 15:45:44 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:44 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv 
# -- Compiling module sub_word
# 
# Top level modules:
# 	sub_word
# End time: 15:45:44 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:44 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/verilog/rtl/aes_sbox.sv 
# -- Compiling module aes_sbox
# 
# Top level modules:
# 	aes_sbox
# End time: 15:45:44 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:44 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/mix_column.sv 
# -- Compiling module mix_column
# 
# Top level modules:
# 	mix_column
# End time: 15:45:44 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:45 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/gf_mul.sv 
# -- Compiling module gf_mul
# 
# Top level modules:
# 	gf_mul
# End time: 15:45:45 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:45 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/shift_rows/verilog/rtl/shift_rows.sv 
# -- Compiling module shift_rows
# 
# Top level modules:
# 	shift_rows
# End time: 15:45:45 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:45 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv 
# -- Compiling module sub_byte
# 
# Top level modules:
# 	sub_byte
# End time: 15:45:45 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:45:49 on May 16,2025, Elapsed time: 0:02:44
# Errors: 0, Warnings: 4
# vsim -novopt tb_aes_encrypter 
# Start time: 15:45:49 on May 16,2025
# Loading sv_std.std
# Loading work.tb_aes_encrypter
# Loading work.aes_encrypter
# Loading work.key_expansion
# Loading work.sub_word
# Loading work.fifo_128
# Loading work.sub_byte
# Loading work.shift_rows
# Loading work.aes_sbox
# Loading work.mix_column
# Loading work.gf_mul
# ** Warning: (vsim-3015) ../rtl/aes_encrypter.sv(23): [PCDPC] - Port size (128) does not match connection size (1280) for port 'out'. The port definition is at: C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aes_encrypter/aes_encrypter/key_exp File: C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: PMYLS  Hostname: DESKTOP-8BL3MIG  ProcessID: 19968
#           Attempting to use alternate WLF file "./wlftdtv6s7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftdtv6s7
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# ** Note: $stop    : tb_aes_encrypter.sv(68)
#    Time: 1485 ns  Iteration: 1  Instance: /tb_aes_encrypter
# Break in Module tb_aes_encrypter at tb_aes_encrypter.sv line 68
do run_tb_aes_encrypter.do
# Error 31: Unable to unlink file "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/sim/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/sim/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/sim/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:25 on May 16,2025
# vlog -reportprogress 300 -sv tb_aes_encrypter.sv ../rtl/aes_encrypter.sv 
# -- Compiling module tb_aes_encrypter
# -- Compiling module aes_encrypter
# 
# Top level modules:
# 	tb_aes_encrypter
# End time: 15:48:25 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:25 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/fifo_128/verilog/rtl/fifo_128.sv 
# -- Compiling module fifo_128
# 
# Top level modules:
# 	fifo_128
# End time: 15:48:25 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:25 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv 
# -- Compiling module key_expansion
# 
# Top level modules:
# 	key_expansion
# End time: 15:48:25 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:25 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv 
# -- Compiling module sub_word
# 
# Top level modules:
# 	sub_word
# End time: 15:48:25 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:25 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/verilog/rtl/aes_sbox.sv 
# -- Compiling module aes_sbox
# 
# Top level modules:
# 	aes_sbox
# End time: 15:48:26 on May 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:26 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/mix_column.sv 
# -- Compiling module mix_column
# 
# Top level modules:
# 	mix_column
# End time: 15:48:26 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:26 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/gf_mul.sv 
# -- Compiling module gf_mul
# 
# Top level modules:
# 	gf_mul
# End time: 15:48:26 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:26 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/shift_rows/verilog/rtl/shift_rows.sv 
# -- Compiling module shift_rows
# 
# Top level modules:
# 	shift_rows
# End time: 15:48:26 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:26 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv 
# -- Compiling module sub_byte
# 
# Top level modules:
# 	sub_byte
# End time: 15:48:26 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:48:30 on May 16,2025, Elapsed time: 0:02:41
# Errors: 0, Warnings: 4
# vsim -novopt tb_aes_encrypter 
# Start time: 15:48:30 on May 16,2025
# Loading sv_std.std
# Loading work.tb_aes_encrypter
# Loading work.aes_encrypter
# Loading work.key_expansion
# Loading work.sub_word
# Loading work.fifo_128
# Loading work.sub_byte
# Loading work.shift_rows
# Loading work.aes_sbox
# Loading work.mix_column
# Loading work.gf_mul
# ** Warning: (vsim-3015) ../rtl/aes_encrypter.sv(23): [PCDPC] - Port size (128) does not match connection size (1280) for port 'out'. The port definition is at: C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aes_encrypter/aes_encrypter/key_exp File: C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: PMYLS  Hostname: DESKTOP-8BL3MIG  ProcessID: 19968
#           Attempting to use alternate WLF file "./wlftizctxb".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftizctxb
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# ** Note: $stop    : tb_aes_encrypter.sv(68)
#    Time: 1485 ns  Iteration: 1  Instance: /tb_aes_encrypter
# Break in Module tb_aes_encrypter at tb_aes_encrypter.sv line 68
do run_tb_aes_encrypter.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:01 on May 16,2025
# vlog -reportprogress 300 -sv tb_aes_encrypter.sv ../rtl/aes_encrypter.sv 
# -- Compiling module tb_aes_encrypter
# -- Compiling module aes_encrypter
# 
# Top level modules:
# 	tb_aes_encrypter
# End time: 15:50:01 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:01 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/fifo_128/verilog/rtl/fifo_128.sv 
# -- Compiling module fifo_128
# 
# Top level modules:
# 	fifo_128
# End time: 15:50:02 on May 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:02 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv 
# -- Compiling module key_expansion
# 
# Top level modules:
# 	key_expansion
# End time: 15:50:02 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:02 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv 
# -- Compiling module sub_word
# 
# Top level modules:
# 	sub_word
# End time: 15:50:02 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:02 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/verilog/rtl/aes_sbox.sv 
# -- Compiling module aes_sbox
# 
# Top level modules:
# 	aes_sbox
# End time: 15:50:02 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:02 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/mix_column.sv 
# -- Compiling module mix_column
# 
# Top level modules:
# 	mix_column
# End time: 15:50:02 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:03 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/gf_mul.sv 
# -- Compiling module gf_mul
# 
# Top level modules:
# 	gf_mul
# End time: 15:50:03 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:03 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/shift_rows/verilog/rtl/shift_rows.sv 
# -- Compiling module shift_rows
# 
# Top level modules:
# 	shift_rows
# End time: 15:50:03 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:03 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv 
# -- Compiling module sub_byte
# 
# Top level modules:
# 	sub_byte
# End time: 15:50:03 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:50:10 on May 16,2025, Elapsed time: 0:01:40
# Errors: 0, Warnings: 4
# vsim -novopt tb_aes_encrypter 
# Start time: 15:50:10 on May 16,2025
# Loading sv_std.std
# Loading work.tb_aes_encrypter
# Loading work.aes_encrypter
# Loading work.key_expansion
# Loading work.sub_word
# Loading work.fifo_128
# Loading work.sub_byte
# Loading work.shift_rows
# Loading work.aes_sbox
# Loading work.mix_column
# Loading work.gf_mul
# ** Warning: (vsim-3015) ../rtl/aes_encrypter.sv(23): [PCDPC] - Port size (128) does not match connection size (1280) for port 'out'. The port definition is at: C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aes_encrypter/aes_encrypter/key_exp File: C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: PMYLS  Hostname: DESKTOP-8BL3MIG  ProcessID: 19968
#           Attempting to use alternate WLF file "./wlftbkmnqb".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftbkmnqb
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# ** Note: $stop    : tb_aes_encrypter.sv(68)
#    Time: 1485 ns  Iteration: 1  Instance: /tb_aes_encrypter
# Break in Module tb_aes_encrypter at tb_aes_encrypter.sv line 68
do run_tb_aes_encrypter.do
# Error 31: Unable to unlink file "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/sim/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/sim/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/sim/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:19 on May 16,2025
# vlog -reportprogress 300 -sv tb_aes_encrypter.sv ../rtl/aes_encrypter.sv 
# -- Compiling module tb_aes_encrypter
# -- Compiling module aes_encrypter
# 
# Top level modules:
# 	tb_aes_encrypter
# End time: 15:52:19 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:19 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/fifo_128/verilog/rtl/fifo_128.sv 
# -- Compiling module fifo_128
# 
# Top level modules:
# 	fifo_128
# End time: 15:52:19 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:19 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv 
# -- Compiling module key_expansion
# 
# Top level modules:
# 	key_expansion
# End time: 15:52:20 on May 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:20 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv 
# -- Compiling module sub_word
# 
# Top level modules:
# 	sub_word
# End time: 15:52:20 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:20 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/verilog/rtl/aes_sbox.sv 
# -- Compiling module aes_sbox
# 
# Top level modules:
# 	aes_sbox
# End time: 15:52:20 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:20 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/mix_column.sv 
# -- Compiling module mix_column
# 
# Top level modules:
# 	mix_column
# End time: 15:52:20 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:20 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/gf_mul.sv 
# -- Compiling module gf_mul
# 
# Top level modules:
# 	gf_mul
# End time: 15:52:20 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:20 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/shift_rows/verilog/rtl/shift_rows.sv 
# -- Compiling module shift_rows
# 
# Top level modules:
# 	shift_rows
# End time: 15:52:20 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:20 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv 
# -- Compiling module sub_byte
# 
# Top level modules:
# 	sub_byte
# End time: 15:52:20 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:52:25 on May 16,2025, Elapsed time: 0:02:15
# Errors: 0, Warnings: 4
# vsim -novopt tb_aes_encrypter 
# Start time: 15:52:25 on May 16,2025
# Loading sv_std.std
# Loading work.tb_aes_encrypter
# Loading work.aes_encrypter
# Loading work.key_expansion
# Loading work.sub_word
# Loading work.fifo_128
# Loading work.sub_byte
# Loading work.shift_rows
# Loading work.aes_sbox
# Loading work.mix_column
# Loading work.gf_mul
# ** Warning: (vsim-3015) ../rtl/aes_encrypter.sv(23): [PCDPC] - Port size (128) does not match connection size (1280) for port 'out'. The port definition is at: C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aes_encrypter/aes_encrypter/key_exp File: C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: PMYLS  Hostname: DESKTOP-8BL3MIG  ProcessID: 19968
#           Attempting to use alternate WLF file "./wlftazb67y".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftazb67y
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# ** Note: $stop    : tb_aes_encrypter.sv(68)
#    Time: 1485 ns  Iteration: 1  Instance: /tb_aes_encrypter
# Break in Module tb_aes_encrypter at tb_aes_encrypter.sv line 68
do run_tb_aes_encrypter.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:27 on May 16,2025
# vlog -reportprogress 300 -sv tb_aes_encrypter.sv ../rtl/aes_encrypter.sv 
# -- Compiling module tb_aes_encrypter
# -- Compiling module aes_encrypter
# 
# Top level modules:
# 	tb_aes_encrypter
# End time: 16:07:27 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:27 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/fifo_128/verilog/rtl/fifo_128.sv 
# -- Compiling module fifo_128
# 
# Top level modules:
# 	fifo_128
# End time: 16:07:27 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:27 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv 
# -- Compiling module key_expansion
# 
# Top level modules:
# 	key_expansion
# End time: 16:07:27 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:27 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv 
# -- Compiling module sub_word
# 
# Top level modules:
# 	sub_word
# End time: 16:07:27 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:27 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/verilog/rtl/aes_sbox.sv 
# -- Compiling module aes_sbox
# 
# Top level modules:
# 	aes_sbox
# End time: 16:07:28 on May 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:28 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/mix_column.sv 
# -- Compiling module mix_column
# 
# Top level modules:
# 	mix_column
# End time: 16:07:28 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:28 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/gf_mul.sv 
# -- Compiling module gf_mul
# 
# Top level modules:
# 	gf_mul
# End time: 16:07:28 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:28 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/shift_rows/verilog/rtl/shift_rows.sv 
# -- Compiling module shift_rows
# 
# Top level modules:
# 	shift_rows
# End time: 16:07:28 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:28 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv 
# -- Compiling module sub_byte
# 
# Top level modules:
# 	sub_byte
# End time: 16:07:28 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:07:36 on May 16,2025, Elapsed time: 0:15:11
# Errors: 0, Warnings: 4
# vsim -novopt tb_aes_encrypter 
# Start time: 16:07:36 on May 16,2025
# Loading sv_std.std
# Loading work.tb_aes_encrypter
# Loading work.aes_encrypter
# Loading work.key_expansion
# Loading work.sub_word
# Loading work.fifo_128
# Loading work.sub_byte
# Loading work.shift_rows
# Loading work.aes_sbox
# Loading work.mix_column
# Loading work.gf_mul
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: PMYLS  Hostname: DESKTOP-8BL3MIG  ProcessID: 19968
#           Attempting to use alternate WLF file "./wlft9zfg9v".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft9zfg9v
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# ** Note: $stop    : tb_aes_encrypter.sv(68)
#    Time: 1475 ns  Iteration: 1  Instance: /tb_aes_encrypter
# Break in Module tb_aes_encrypter at tb_aes_encrypter.sv line 68
do run_tb_aes_encrypter.do
# Error 31: Unable to unlink file "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/sim/work/_lib.qdb".
# Error 31: Unable to unlink file "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/sim/work/_lib1_0.qdb".
# Error 31: Unable to unlink file "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/sim/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/sim/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/sim/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:43 on May 16,2025
# vlog -reportprogress 300 -sv tb_aes_encrypter.sv ../rtl/aes_encrypter.sv 
# -- Compiling module tb_aes_encrypter
# -- Compiling module aes_encrypter
# 
# Top level modules:
# 	tb_aes_encrypter
# End time: 20:08:43 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:43 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/fifo_128/verilog/rtl/fifo_128.sv 
# -- Compiling module fifo_128
# 
# Top level modules:
# 	fifo_128
# End time: 20:08:43 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:43 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv 
# -- Compiling module key_expansion
# 
# Top level modules:
# 	key_expansion
# End time: 20:08:43 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:43 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv 
# -- Compiling module sub_word
# 
# Top level modules:
# 	sub_word
# End time: 20:08:44 on May 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:44 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/verilog/rtl/aes_sbox.sv 
# -- Compiling module aes_sbox
# 
# Top level modules:
# 	aes_sbox
# End time: 20:08:44 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:44 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/mix_column.sv 
# -- Compiling module mix_column
# 
# Top level modules:
# 	mix_column
# End time: 20:08:44 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:44 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/gf_mul.sv 
# -- Compiling module gf_mul
# 
# Top level modules:
# 	gf_mul
# End time: 20:08:44 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:44 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/shift_rows/verilog/rtl/shift_rows.sv 
# -- Compiling module shift_rows
# 
# Top level modules:
# 	shift_rows
# End time: 20:08:44 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:44 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv 
# -- Compiling module sub_byte
# 
# Top level modules:
# 	sub_byte
# End time: 20:08:44 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:08:48 on May 16,2025, Elapsed time: 4:01:12
# Errors: 0, Warnings: 3
# vsim -novopt tb_aes_encrypter 
# Start time: 20:08:49 on May 16,2025
# Loading sv_std.std
# Loading work.tb_aes_encrypter
# Loading work.aes_encrypter
# Loading work.key_expansion
# Loading work.sub_word
# Loading work.fifo_128
# Loading work.sub_byte
# Loading work.shift_rows
# Loading work.aes_sbox
# Loading work.mix_column
# Loading work.gf_mul
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: PMYLS  Hostname: DESKTOP-8BL3MIG  ProcessID: 19968
#           Attempting to use alternate WLF file "./wlfty7xxyc".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfty7xxyc
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# ** Note: $stop    : tb_aes_encrypter.sv(70)
#    Time: 1495 ns  Iteration: 1  Instance: /tb_aes_encrypter
# Break in Module tb_aes_encrypter at tb_aes_encrypter.sv line 70
do run_tb_aes_encrypter.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:10:13 on May 16,2025
# vlog -reportprogress 300 -sv tb_aes_encrypter.sv ../rtl/aes_encrypter.sv 
# -- Compiling module tb_aes_encrypter
# -- Compiling module aes_encrypter
# 
# Top level modules:
# 	tb_aes_encrypter
# End time: 20:10:13 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:10:13 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/fifo_128/verilog/rtl/fifo_128.sv 
# -- Compiling module fifo_128
# 
# Top level modules:
# 	fifo_128
# End time: 20:10:13 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:10:13 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv 
# -- Compiling module key_expansion
# 
# Top level modules:
# 	key_expansion
# End time: 20:10:14 on May 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:10:14 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv 
# -- Compiling module sub_word
# 
# Top level modules:
# 	sub_word
# End time: 20:10:14 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:10:14 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/verilog/rtl/aes_sbox.sv 
# -- Compiling module aes_sbox
# 
# Top level modules:
# 	aes_sbox
# End time: 20:10:14 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:10:14 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/mix_column.sv 
# -- Compiling module mix_column
# 
# Top level modules:
# 	mix_column
# End time: 20:10:14 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:10:14 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/gf_mul.sv 
# -- Compiling module gf_mul
# 
# Top level modules:
# 	gf_mul
# End time: 20:10:14 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:10:14 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/shift_rows/verilog/rtl/shift_rows.sv 
# -- Compiling module shift_rows
# 
# Top level modules:
# 	shift_rows
# End time: 20:10:14 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:10:14 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv 
# -- Compiling module sub_byte
# 
# Top level modules:
# 	sub_byte
# End time: 20:10:14 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:10:20 on May 16,2025, Elapsed time: 0:01:31
# Errors: 0, Warnings: 3
# vsim -novopt tb_aes_encrypter 
# Start time: 20:10:21 on May 16,2025
# Loading sv_std.std
# Loading work.tb_aes_encrypter
# Loading work.aes_encrypter
# Loading work.key_expansion
# Loading work.sub_word
# Loading work.fifo_128
# Loading work.sub_byte
# Loading work.shift_rows
# Loading work.aes_sbox
# Loading work.mix_column
# Loading work.gf_mul
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: PMYLS  Hostname: DESKTOP-8BL3MIG  ProcessID: 19968
#           Attempting to use alternate WLF file "./wlftk7r9rq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftk7r9rq
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# ** Note: $stop    : tb_aes_encrypter.sv(70)
#    Time: 1505 ns  Iteration: 1  Instance: /tb_aes_encrypter
# Break in Module tb_aes_encrypter at tb_aes_encrypter.sv line 70
do run_tb_aes_encrypter.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:12:15 on May 16,2025
# vlog -reportprogress 300 -sv tb_aes_encrypter.sv ../rtl/aes_encrypter.sv 
# -- Compiling module tb_aes_encrypter
# -- Compiling module aes_encrypter
# 
# Top level modules:
# 	tb_aes_encrypter
# End time: 20:12:15 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:12:15 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/fifo_128/verilog/rtl/fifo_128.sv 
# -- Compiling module fifo_128
# 
# Top level modules:
# 	fifo_128
# End time: 20:12:15 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:12:15 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv 
# -- Compiling module key_expansion
# 
# Top level modules:
# 	key_expansion
# End time: 20:12:15 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:12:15 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv 
# -- Compiling module sub_word
# 
# Top level modules:
# 	sub_word
# End time: 20:12:15 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:12:15 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/verilog/rtl/aes_sbox.sv 
# -- Compiling module aes_sbox
# 
# Top level modules:
# 	aes_sbox
# End time: 20:12:15 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:12:15 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/mix_column.sv 
# -- Compiling module mix_column
# 
# Top level modules:
# 	mix_column
# End time: 20:12:15 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:12:15 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/gf_mul.sv 
# -- Compiling module gf_mul
# 
# Top level modules:
# 	gf_mul
# End time: 20:12:16 on May 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:12:16 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/shift_rows/verilog/rtl/shift_rows.sv 
# -- Compiling module shift_rows
# 
# Top level modules:
# 	shift_rows
# End time: 20:12:16 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:12:16 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv 
# -- Compiling module sub_byte
# 
# Top level modules:
# 	sub_byte
# End time: 20:12:16 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:12:21 on May 16,2025, Elapsed time: 0:02:00
# Errors: 0, Warnings: 3
# vsim -novopt tb_aes_encrypter 
# Start time: 20:12:21 on May 16,2025
# Loading sv_std.std
# Loading work.tb_aes_encrypter
# Loading work.aes_encrypter
# Loading work.key_expansion
# Loading work.sub_word
# Loading work.fifo_128
# Loading work.sub_byte
# Loading work.shift_rows
# Loading work.aes_sbox
# Loading work.mix_column
# Loading work.gf_mul
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: PMYLS  Hostname: DESKTOP-8BL3MIG  ProcessID: 19968
#           Attempting to use alternate WLF file "./wlfthkeffb".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfthkeffb
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# ** Note: $stop    : tb_aes_encrypter.sv(70)
#    Time: 1495 ns  Iteration: 1  Instance: /tb_aes_encrypter
# Break in Module tb_aes_encrypter at tb_aes_encrypter.sv line 70
do run_tb_aes_encrypter.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:20:21 on May 16,2025
# vlog -reportprogress 300 -sv tb_aes_encrypter.sv ../rtl/aes_encrypter.sv 
# -- Compiling module tb_aes_encrypter
# -- Compiling module aes_encrypter
# 
# Top level modules:
# 	tb_aes_encrypter
# End time: 20:20:21 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:20:21 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/fifo_128/verilog/rtl/fifo_128.sv 
# -- Compiling module fifo_128
# 
# Top level modules:
# 	fifo_128
# End time: 20:20:21 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:20:21 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv 
# -- Compiling module key_expansion
# 
# Top level modules:
# 	key_expansion
# End time: 20:20:21 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:20:21 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv 
# -- Compiling module sub_word
# 
# Top level modules:
# 	sub_word
# End time: 20:20:21 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:20:21 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/verilog/rtl/aes_sbox.sv 
# -- Compiling module aes_sbox
# 
# Top level modules:
# 	aes_sbox
# End time: 20:20:22 on May 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:20:22 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/mix_column.sv 
# -- Compiling module mix_column
# 
# Top level modules:
# 	mix_column
# End time: 20:20:22 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:20:22 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/gf_mul.sv 
# -- Compiling module gf_mul
# 
# Top level modules:
# 	gf_mul
# End time: 20:20:22 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:20:22 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/shift_rows/verilog/rtl/shift_rows.sv 
# -- Compiling module shift_rows
# 
# Top level modules:
# 	shift_rows
# End time: 20:20:22 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:20:22 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv 
# -- Compiling module sub_byte
# 
# Top level modules:
# 	sub_byte
# End time: 20:20:22 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:20:27 on May 16,2025, Elapsed time: 0:08:06
# Errors: 0, Warnings: 3
# vsim -novopt tb_aes_encrypter 
# Start time: 20:20:27 on May 16,2025
# Loading sv_std.std
# Loading work.tb_aes_encrypter
# Loading work.aes_encrypter
# Loading work.key_expansion
# Loading work.sub_word
# Loading work.fifo_128
# Loading work.sub_byte
# Loading work.shift_rows
# Loading work.aes_sbox
# Loading work.mix_column
# Loading work.gf_mul
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: PMYLS  Hostname: DESKTOP-8BL3MIG  ProcessID: 19968
#           Attempting to use alternate WLF file "./wlftjk6z0x".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftjk6z0x
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# ** Note: $stop    : tb_aes_encrypter.sv(70)
#    Time: 1485 ns  Iteration: 1  Instance: /tb_aes_encrypter
# Break in Module tb_aes_encrypter at tb_aes_encrypter.sv line 70
do run_tb_aes_encrypter.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:24 on May 16,2025
# vlog -reportprogress 300 -sv tb_aes_encrypter.sv ../rtl/aes_encrypter.sv 
# -- Compiling module tb_aes_encrypter
# -- Compiling module aes_encrypter
# 
# Top level modules:
# 	tb_aes_encrypter
# End time: 20:25:24 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:24 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/fifo_128/verilog/rtl/fifo_128.sv 
# -- Compiling module fifo_128
# 
# Top level modules:
# 	fifo_128
# End time: 20:25:24 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:24 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv 
# -- Compiling module key_expansion
# 
# Top level modules:
# 	key_expansion
# End time: 20:25:25 on May 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:25 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv 
# -- Compiling module sub_word
# 
# Top level modules:
# 	sub_word
# End time: 20:25:25 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:25 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/verilog/rtl/aes_sbox.sv 
# -- Compiling module aes_sbox
# 
# Top level modules:
# 	aes_sbox
# End time: 20:25:25 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:25 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/mix_column.sv 
# -- Compiling module mix_column
# 
# Top level modules:
# 	mix_column
# End time: 20:25:25 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:25 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/gf_mul.sv 
# -- Compiling module gf_mul
# 
# Top level modules:
# 	gf_mul
# End time: 20:25:26 on May 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:26 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/shift_rows/verilog/rtl/shift_rows.sv 
# -- Compiling module shift_rows
# 
# Top level modules:
# 	shift_rows
# End time: 20:25:26 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:26 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv 
# -- Compiling module sub_byte
# 
# Top level modules:
# 	sub_byte
# End time: 20:25:26 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:25:34 on May 16,2025, Elapsed time: 0:05:07
# Errors: 0, Warnings: 3
# vsim -novopt tb_aes_encrypter 
# Start time: 20:25:34 on May 16,2025
# Loading sv_std.std
# Loading work.tb_aes_encrypter
# Loading work.aes_encrypter
# Loading work.key_expansion
# Loading work.sub_word
# Loading work.fifo_128
# Loading work.sub_byte
# Loading work.shift_rows
# Loading work.aes_sbox
# Loading work.mix_column
# Loading work.gf_mul
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: PMYLS  Hostname: DESKTOP-8BL3MIG  ProcessID: 19968
#           Attempting to use alternate WLF file "./wlft4ti18i".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft4ti18i
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# ** Note: $stop    : tb_aes_encrypter.sv(71)
#    Time: 1485 ns  Iteration: 1  Instance: /tb_aes_encrypter
# Break in Module tb_aes_encrypter at tb_aes_encrypter.sv line 71
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/sim/wave_tb_aes_encrypter.do
do run_tb_aes_encrypter.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:04 on May 16,2025
# vlog -reportprogress 300 -sv tb_aes_encrypter.sv ../rtl/aes_encrypter.sv 
# -- Compiling module tb_aes_encrypter
# -- Compiling module aes_encrypter
# 
# Top level modules:
# 	tb_aes_encrypter
# End time: 20:40:04 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:04 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/fifo_128/verilog/rtl/fifo_128.sv 
# -- Compiling module fifo_128
# 
# Top level modules:
# 	fifo_128
# End time: 20:40:04 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:04 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv 
# -- Compiling module key_expansion
# 
# Top level modules:
# 	key_expansion
# End time: 20:40:05 on May 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:05 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv 
# -- Compiling module sub_word
# 
# Top level modules:
# 	sub_word
# End time: 20:40:05 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:05 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/verilog/rtl/aes_sbox.sv 
# -- Compiling module aes_sbox
# 
# Top level modules:
# 	aes_sbox
# End time: 20:40:05 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:05 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/mix_column.sv 
# -- Compiling module mix_column
# 
# Top level modules:
# 	mix_column
# End time: 20:40:05 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:05 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/gf_mul.sv 
# -- Compiling module gf_mul
# 
# Top level modules:
# 	gf_mul
# End time: 20:40:05 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:05 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/shift_rows/verilog/rtl/shift_rows.sv 
# -- Compiling module shift_rows
# 
# Top level modules:
# 	shift_rows
# End time: 20:40:05 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:05 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv 
# -- Compiling module sub_byte
# 
# Top level modules:
# 	sub_byte
# End time: 20:40:05 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:40:07 on May 16,2025, Elapsed time: 0:14:33
# Errors: 0, Warnings: 3
# vsim -novopt tb_aes_encrypter 
# Start time: 20:40:08 on May 16,2025
# Loading sv_std.std
# Loading work.tb_aes_encrypter
# Loading work.aes_encrypter
# Loading work.key_expansion
# Loading work.sub_word
# Loading work.fifo_128
# Loading work.sub_byte
# Loading work.shift_rows
# Loading work.aes_sbox
# Loading work.mix_column
# Loading work.gf_mul
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: PMYLS  Hostname: DESKTOP-8BL3MIG  ProcessID: 19968
#           Attempting to use alternate WLF file "./wlftq82w0q".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftq82w0q
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# ** Note: $stop    : tb_aes_encrypter.sv(71)
#    Time: 1485 ns  Iteration: 1  Instance: /tb_aes_encrypter
# Break in Module tb_aes_encrypter at tb_aes_encrypter.sv line 71
do run_tb_aes_encrypter.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:16 on May 16,2025
# vlog -reportprogress 300 -sv tb_aes_encrypter.sv ../rtl/aes_encrypter.sv 
# -- Compiling module tb_aes_encrypter
# -- Compiling module aes_encrypter
# ** Error (suppressible): (vlog-12003) ../rtl/aes_encrypter.sv(123): Variable 'wr_en_out' written by continuous and procedural assignments. See ../rtl/aes_encrypter.sv(124). 
# End time: 20:41:16 on May 16,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/16.1/quartus/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./run_tb_aes_encrypter.do line 11
# C:/intelFPGA/16.1/quartus/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv tb_aes_encrypter.sv ../rtl/aes_encrypter.sv "
do run_tb_aes_encrypter.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:47 on May 16,2025
# vlog -reportprogress 300 -sv tb_aes_encrypter.sv ../rtl/aes_encrypter.sv 
# -- Compiling module tb_aes_encrypter
# -- Compiling module aes_encrypter
# 
# Top level modules:
# 	tb_aes_encrypter
# End time: 20:44:47 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:47 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/fifo_128/verilog/rtl/fifo_128.sv 
# -- Compiling module fifo_128
# 
# Top level modules:
# 	fifo_128
# End time: 20:44:47 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:47 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv 
# -- Compiling module key_expansion
# 
# Top level modules:
# 	key_expansion
# End time: 20:44:47 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:47 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv 
# -- Compiling module sub_word
# 
# Top level modules:
# 	sub_word
# End time: 20:44:47 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:47 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/verilog/rtl/aes_sbox.sv 
# -- Compiling module aes_sbox
# 
# Top level modules:
# 	aes_sbox
# End time: 20:44:47 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:47 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/mix_column.sv 
# -- Compiling module mix_column
# 
# Top level modules:
# 	mix_column
# End time: 20:44:47 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:47 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/gf_mul.sv 
# -- Compiling module gf_mul
# 
# Top level modules:
# 	gf_mul
# End time: 20:44:47 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:47 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/shift_rows/verilog/rtl/shift_rows.sv 
# -- Compiling module shift_rows
# 
# Top level modules:
# 	shift_rows
# End time: 20:44:47 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:47 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv 
# -- Compiling module sub_byte
# 
# Top level modules:
# 	sub_byte
# End time: 20:44:47 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:44:49 on May 16,2025, Elapsed time: 0:04:41
# Errors: 3, Warnings: 3
# vsim -novopt tb_aes_encrypter 
# Start time: 20:44:49 on May 16,2025
# Loading sv_std.std
# Loading work.tb_aes_encrypter
# Loading work.aes_encrypter
# Loading work.key_expansion
# Loading work.sub_word
# Loading work.fifo_128
# Loading work.sub_byte
# Loading work.shift_rows
# Loading work.aes_sbox
# Loading work.mix_column
# Loading work.gf_mul
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: PMYLS  Hostname: DESKTOP-8BL3MIG  ProcessID: 19968
#           Attempting to use alternate WLF file "./wlftmdk2xm".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftmdk2xm
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# ** Note: $stop    : tb_aes_encrypter.sv(71)
#    Time: 1485 ns  Iteration: 1  Instance: /tb_aes_encrypter
# Break in Module tb_aes_encrypter at tb_aes_encrypter.sv line 71
do run_tb_aes_encrypter.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:10 on May 16,2025
# vlog -reportprogress 300 -sv tb_aes_encrypter.sv ../rtl/aes_encrypter.sv 
# -- Compiling module tb_aes_encrypter
# -- Compiling module aes_encrypter
# 
# Top level modules:
# 	tb_aes_encrypter
# End time: 20:46:10 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:10 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/fifo_128/verilog/rtl/fifo_128.sv 
# -- Compiling module fifo_128
# 
# Top level modules:
# 	fifo_128
# End time: 20:46:10 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:10 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv 
# -- Compiling module key_expansion
# 
# Top level modules:
# 	key_expansion
# End time: 20:46:10 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:10 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv 
# -- Compiling module sub_word
# 
# Top level modules:
# 	sub_word
# End time: 20:46:10 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:10 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/verilog/rtl/aes_sbox.sv 
# -- Compiling module aes_sbox
# 
# Top level modules:
# 	aes_sbox
# End time: 20:46:10 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:10 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/mix_column.sv 
# -- Compiling module mix_column
# 
# Top level modules:
# 	mix_column
# End time: 20:46:10 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:10 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/gf_mul.sv 
# -- Compiling module gf_mul
# 
# Top level modules:
# 	gf_mul
# End time: 20:46:11 on May 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:11 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/shift_rows/verilog/rtl/shift_rows.sv 
# -- Compiling module shift_rows
# 
# Top level modules:
# 	shift_rows
# End time: 20:46:11 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:11 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv 
# -- Compiling module sub_byte
# 
# Top level modules:
# 	sub_byte
# End time: 20:46:11 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:46:12 on May 16,2025, Elapsed time: 0:01:23
# Errors: 0, Warnings: 3
# vsim -novopt tb_aes_encrypter 
# Start time: 20:46:12 on May 16,2025
# Loading sv_std.std
# Loading work.tb_aes_encrypter
# Loading work.aes_encrypter
# Loading work.key_expansion
# Loading work.sub_word
# Loading work.fifo_128
# Loading work.sub_byte
# Loading work.shift_rows
# Loading work.aes_sbox
# Loading work.mix_column
# Loading work.gf_mul
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: PMYLS  Hostname: DESKTOP-8BL3MIG  ProcessID: 19968
#           Attempting to use alternate WLF file "./wlftyq9ct2".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftyq9ct2
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# ** Note: $stop    : tb_aes_encrypter.sv(71)
#    Time: 1485 ns  Iteration: 1  Instance: /tb_aes_encrypter
# Break in Module tb_aes_encrypter at tb_aes_encrypter.sv line 71
do run_tb_aes_encrypter.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:24 on May 16,2025
# vlog -reportprogress 300 -sv tb_aes_encrypter.sv ../rtl/aes_encrypter.sv 
# -- Compiling module tb_aes_encrypter
# -- Compiling module aes_encrypter
# 
# Top level modules:
# 	tb_aes_encrypter
# End time: 20:54:24 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:24 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/fifo_128/verilog/rtl/fifo_128.sv 
# -- Compiling module fifo_128
# 
# Top level modules:
# 	fifo_128
# End time: 20:54:25 on May 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:25 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv 
# -- Compiling module key_expansion
# 
# Top level modules:
# 	key_expansion
# End time: 20:54:25 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:25 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv 
# -- Compiling module sub_word
# 
# Top level modules:
# 	sub_word
# End time: 20:54:25 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:25 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/verilog/rtl/aes_sbox.sv 
# -- Compiling module aes_sbox
# 
# Top level modules:
# 	aes_sbox
# End time: 20:54:25 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:25 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/mix_column.sv 
# -- Compiling module mix_column
# 
# Top level modules:
# 	mix_column
# End time: 20:54:25 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:25 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/gf_mul.sv 
# -- Compiling module gf_mul
# 
# Top level modules:
# 	gf_mul
# End time: 20:54:25 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:25 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/shift_rows/verilog/rtl/shift_rows.sv 
# -- Compiling module shift_rows
# 
# Top level modules:
# 	shift_rows
# End time: 20:54:25 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:25 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv 
# -- Compiling module sub_byte
# 
# Top level modules:
# 	sub_byte
# End time: 20:54:25 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:54:28 on May 16,2025, Elapsed time: 0:08:16
# Errors: 0, Warnings: 3
# vsim -novopt tb_aes_encrypter 
# Start time: 20:54:28 on May 16,2025
# Loading sv_std.std
# Loading work.tb_aes_encrypter
# Loading work.aes_encrypter
# Loading work.key_expansion
# Loading work.sub_word
# Loading work.fifo_128
# Loading work.sub_byte
# Loading work.shift_rows
# Loading work.aes_sbox
# Loading work.mix_column
# Loading work.gf_mul
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: PMYLS  Hostname: DESKTOP-8BL3MIG  ProcessID: 19968
#           Attempting to use alternate WLF file "./wlftf5zyys".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftf5zyys
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# ** Note: $stop    : tb_aes_encrypter.sv(71)
#    Time: 1475 ns  Iteration: 1  Instance: /tb_aes_encrypter
# Break in Module tb_aes_encrypter at tb_aes_encrypter.sv line 71
do run_tb_aes_encrypter.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:58 on May 16,2025
# vlog -reportprogress 300 -sv tb_aes_encrypter.sv ../rtl/aes_encrypter.sv 
# -- Compiling module tb_aes_encrypter
# -- Compiling module aes_encrypter
# 
# Top level modules:
# 	tb_aes_encrypter
# End time: 20:55:58 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:58 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/fifo_128/verilog/rtl/fifo_128.sv 
# -- Compiling module fifo_128
# 
# Top level modules:
# 	fifo_128
# End time: 20:55:58 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:58 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv 
# -- Compiling module key_expansion
# 
# Top level modules:
# 	key_expansion
# End time: 20:55:59 on May 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:59 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv 
# -- Compiling module sub_word
# 
# Top level modules:
# 	sub_word
# End time: 20:55:59 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:59 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/verilog/rtl/aes_sbox.sv 
# -- Compiling module aes_sbox
# 
# Top level modules:
# 	aes_sbox
# End time: 20:55:59 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:59 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/mix_column.sv 
# -- Compiling module mix_column
# 
# Top level modules:
# 	mix_column
# End time: 20:55:59 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:59 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/gf_mul.sv 
# -- Compiling module gf_mul
# 
# Top level modules:
# 	gf_mul
# End time: 20:55:59 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:59 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/shift_rows/verilog/rtl/shift_rows.sv 
# -- Compiling module shift_rows
# 
# Top level modules:
# 	shift_rows
# End time: 20:55:59 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:59 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv 
# -- Compiling module sub_byte
# 
# Top level modules:
# 	sub_byte
# End time: 20:55:59 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:56:01 on May 16,2025, Elapsed time: 0:01:33
# Errors: 0, Warnings: 3
# vsim -novopt tb_aes_encrypter 
# Start time: 20:56:01 on May 16,2025
# Loading sv_std.std
# Loading work.tb_aes_encrypter
# Loading work.aes_encrypter
# Loading work.key_expansion
# Loading work.sub_word
# Loading work.fifo_128
# Loading work.sub_byte
# Loading work.shift_rows
# Loading work.aes_sbox
# Loading work.mix_column
# Loading work.gf_mul
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: PMYLS  Hostname: DESKTOP-8BL3MIG  ProcessID: 19968
#           Attempting to use alternate WLF file "./wlftekydik".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftekydik
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encrypted succesfully
# ** Note: $stop    : tb_aes_encrypter.sv(78)
#    Time: 485 ns  Iteration: 1  Instance: /tb_aes_encrypter
# Break in Module tb_aes_encrypter at tb_aes_encrypter.sv line 78
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/sim/wave_tb_aes_encrypter.do
do run_tb_aes_encrypter.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:23 on May 16,2025
# vlog -reportprogress 300 -sv tb_aes_encrypter.sv ../rtl/aes_encrypter.sv 
# -- Compiling module tb_aes_encrypter
# ** Error: (vlog-13069) tb_aes_encrypter.sv(84): near "endmodule": syntax error, unexpected endmodule.
# ** Error: ../rtl/aes_encrypter.sv(23): Illegal declaration after the statement near line '11'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: ../rtl/aes_encrypter.sv(41): Checker 'fifo_128' not found.  Instantiation 'input_fifo' must be of a visible checker.
# ** Error: ../rtl/aes_encrypter.sv(47): Illegal declaration after the statement near line '44'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: ../rtl/aes_encrypter.sv(57): (vlog-2730) Undefined variable: 'state_pipeline'.
# ** Error: ../rtl/aes_encrypter.sv(58): (vlog-2730) Undefined variable: 'valid_pipeline'.
# ** Error: ../rtl/aes_encrypter.sv(59): (vlog-2730) Undefined variable: 'fifo_rd_en_d'.
# ** Error: ../rtl/aes_encrypter.sv(60): (vlog-2730) Undefined variable: 'state_pipeline'.
# ** Error: ../rtl/aes_encrypter.sv(60): (vlog-2730) Undefined variable: 'fifo_out'.
# ** Error: ../rtl/aes_encrypter.sv(61): (vlog-2730) Undefined variable: 'valid_pipeline'.
# ** Error: ../rtl/aes_encrypter.sv(72): (vlog-2730) Undefined variable: 'state_pipeline'.
# ** Error: ../rtl/aes_encrypter.sv(89): (vlog-2730) Undefined variable: 'valid_pipeline'.
# ** Error: ../rtl/aes_encrypter.sv(90): (vlog-2730) Undefined variable: 'round_keys'.
# ** Error: ../rtl/aes_encrypter.sv(95): (vlog-2730) Undefined variable: 'valid_pipeline'.
# ** Error: ../rtl/aes_encrypter.sv(105): (vlog-2730) Undefined variable: 'state_pipeline'.
# ** Error: ../rtl/aes_encrypter.sv(117): (vlog-2730) Undefined variable: 'valid_pipeline'.
# ** Error: ../rtl/aes_encrypter.sv(119): (vlog-2730) Undefined variable: 'round_keys'.
# ** Error: ../rtl/aes_encrypter.sv(120): (vlog-2730) Undefined variable: 'valid_pipeline'.
# ** Error: ../rtl/aes_encrypter.sv(126): (vlog-2730) Undefined variable: 'valid_pipeline'.
# ** Error: ../rtl/aes_encrypter.sv(145): (vlog-2730) Undefined variable: 'valid_pipeline'.
# End time: 21:04:23 on May 16,2025, Elapsed time: 0:00:00
# Errors: 20, Warnings: 0
# ** Error: C:/intelFPGA/16.1/quartus/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./run_tb_aes_encrypter.do line 11
# C:/intelFPGA/16.1/quartus/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv tb_aes_encrypter.sv ../rtl/aes_encrypter.sv "
do run_tb_aes_encrypter.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:41 on May 16,2025
# vlog -reportprogress 300 -sv tb_aes_encrypter.sv ../rtl/aes_encrypter.sv 
# -- Compiling module tb_aes_encrypter
# ** Error: (vlog-13069) tb_aes_encrypter.sv(83): near "endmodule": syntax error, unexpected endmodule.
# ** Error: ../rtl/aes_encrypter.sv(23): Illegal declaration after the statement near line '11'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: ../rtl/aes_encrypter.sv(41): Checker 'fifo_128' not found.  Instantiation 'input_fifo' must be of a visible checker.
# ** Error: ../rtl/aes_encrypter.sv(47): Illegal declaration after the statement near line '44'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: ../rtl/aes_encrypter.sv(57): (vlog-2730) Undefined variable: 'state_pipeline'.
# ** Error: ../rtl/aes_encrypter.sv(58): (vlog-2730) Undefined variable: 'valid_pipeline'.
# ** Error: ../rtl/aes_encrypter.sv(59): (vlog-2730) Undefined variable: 'fifo_rd_en_d'.
# ** Error: ../rtl/aes_encrypter.sv(60): (vlog-2730) Undefined variable: 'state_pipeline'.
# ** Error: ../rtl/aes_encrypter.sv(60): (vlog-2730) Undefined variable: 'fifo_out'.
# ** Error: ../rtl/aes_encrypter.sv(61): (vlog-2730) Undefined variable: 'valid_pipeline'.
# ** Error: ../rtl/aes_encrypter.sv(72): (vlog-2730) Undefined variable: 'state_pipeline'.
# ** Error: ../rtl/aes_encrypter.sv(89): (vlog-2730) Undefined variable: 'valid_pipeline'.
# ** Error: ../rtl/aes_encrypter.sv(90): (vlog-2730) Undefined variable: 'round_keys'.
# ** Error: ../rtl/aes_encrypter.sv(95): (vlog-2730) Undefined variable: 'valid_pipeline'.
# ** Error: ../rtl/aes_encrypter.sv(105): (vlog-2730) Undefined variable: 'state_pipeline'.
# ** Error: ../rtl/aes_encrypter.sv(117): (vlog-2730) Undefined variable: 'valid_pipeline'.
# ** Error: ../rtl/aes_encrypter.sv(119): (vlog-2730) Undefined variable: 'round_keys'.
# ** Error: ../rtl/aes_encrypter.sv(120): (vlog-2730) Undefined variable: 'valid_pipeline'.
# ** Error: ../rtl/aes_encrypter.sv(126): (vlog-2730) Undefined variable: 'valid_pipeline'.
# ** Error: ../rtl/aes_encrypter.sv(145): (vlog-2730) Undefined variable: 'valid_pipeline'.
# End time: 21:04:41 on May 16,2025, Elapsed time: 0:00:00
# Errors: 20, Warnings: 0
# ** Error: C:/intelFPGA/16.1/quartus/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./run_tb_aes_encrypter.do line 11
# C:/intelFPGA/16.1/quartus/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv tb_aes_encrypter.sv ../rtl/aes_encrypter.sv "
do run_tb_aes_encrypter.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:06 on May 16,2025
# vlog -reportprogress 300 -sv tb_aes_encrypter.sv ../rtl/aes_encrypter.sv 
# -- Compiling module tb_aes_encrypter
# ** Error: tb_aes_encrypter.sv(73): Only one event control is allowed in an always_ff block.  The prev. is on line 70.
# -- Compiling module aes_encrypter
# End time: 21:06:06 on May 16,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/16.1/quartus/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./run_tb_aes_encrypter.do line 11
# C:/intelFPGA/16.1/quartus/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv tb_aes_encrypter.sv ../rtl/aes_encrypter.sv "
do run_tb_aes_encrypter.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:22 on May 16,2025
# vlog -reportprogress 300 -sv tb_aes_encrypter.sv ../rtl/aes_encrypter.sv 
# -- Compiling module tb_aes_encrypter
# -- Compiling module aes_encrypter
# 
# Top level modules:
# 	tb_aes_encrypter
# End time: 21:06:22 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:22 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/fifo_128/verilog/rtl/fifo_128.sv 
# -- Compiling module fifo_128
# 
# Top level modules:
# 	fifo_128
# End time: 21:06:22 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:22 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv 
# -- Compiling module key_expansion
# 
# Top level modules:
# 	key_expansion
# End time: 21:06:22 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:22 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv 
# -- Compiling module sub_word
# 
# Top level modules:
# 	sub_word
# End time: 21:06:22 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:22 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/verilog/rtl/aes_sbox.sv 
# -- Compiling module aes_sbox
# 
# Top level modules:
# 	aes_sbox
# End time: 21:06:22 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:22 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/mix_column.sv 
# -- Compiling module mix_column
# 
# Top level modules:
# 	mix_column
# End time: 21:06:22 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:22 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/gf_mul.sv 
# -- Compiling module gf_mul
# 
# Top level modules:
# 	gf_mul
# End time: 21:06:22 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:22 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/shift_rows/verilog/rtl/shift_rows.sv 
# -- Compiling module shift_rows
# 
# Top level modules:
# 	shift_rows
# End time: 21:06:22 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:22 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv 
# -- Compiling module sub_byte
# 
# Top level modules:
# 	sub_byte
# End time: 21:06:23 on May 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 21:06:26 on May 16,2025, Elapsed time: 0:10:25
# Errors: 50, Warnings: 3
# vsim -novopt tb_aes_encrypter 
# Start time: 21:06:26 on May 16,2025
# Loading sv_std.std
# Loading work.tb_aes_encrypter
# Loading work.aes_encrypter
# Loading work.key_expansion
# Loading work.sub_word
# Loading work.fifo_128
# Loading work.sub_byte
# Loading work.shift_rows
# Loading work.aes_sbox
# Loading work.mix_column
# Loading work.gf_mul
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: PMYLS  Hostname: DESKTOP-8BL3MIG  ProcessID: 19968
#           Attempting to use alternate WLF file "./wlftj6d7rv".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftj6d7rv
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encrypted succesfully
# ** Note: $stop    : tb_aes_encrypter.sv(74)
#    Time: 385 ns  Iteration: 1  Instance: /tb_aes_encrypter
# Break in Module tb_aes_encrypter at tb_aes_encrypter.sv line 74
do run_tb_aes_encrypter.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:16 on May 16,2025
# vlog -reportprogress 300 -sv tb_aes_encrypter.sv ../rtl/aes_encrypter.sv 
# -- Compiling module tb_aes_encrypter
# -- Compiling module aes_encrypter
# 
# Top level modules:
# 	tb_aes_encrypter
# End time: 21:10:16 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:16 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/fifo_128/verilog/rtl/fifo_128.sv 
# -- Compiling module fifo_128
# 
# Top level modules:
# 	fifo_128
# End time: 21:10:16 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:16 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv 
# -- Compiling module key_expansion
# 
# Top level modules:
# 	key_expansion
# End time: 21:10:16 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:16 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv 
# -- Compiling module sub_word
# 
# Top level modules:
# 	sub_word
# End time: 21:10:16 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:16 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/verilog/rtl/aes_sbox.sv 
# -- Compiling module aes_sbox
# 
# Top level modules:
# 	aes_sbox
# End time: 21:10:16 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:16 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/mix_column.sv 
# -- Compiling module mix_column
# 
# Top level modules:
# 	mix_column
# End time: 21:10:16 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:16 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/gf_mul.sv 
# -- Compiling module gf_mul
# 
# Top level modules:
# 	gf_mul
# End time: 21:10:17 on May 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:17 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/shift_rows/verilog/rtl/shift_rows.sv 
# -- Compiling module shift_rows
# 
# Top level modules:
# 	shift_rows
# End time: 21:10:17 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:17 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv 
# -- Compiling module sub_byte
# 
# Top level modules:
# 	sub_byte
# End time: 21:10:17 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:10:18 on May 16,2025, Elapsed time: 0:03:52
# Errors: 0, Warnings: 3
# vsim -novopt tb_aes_encrypter 
# Start time: 21:10:18 on May 16,2025
# Loading sv_std.std
# Loading work.tb_aes_encrypter
# Loading work.aes_encrypter
# Loading work.key_expansion
# Loading work.sub_word
# Loading work.fifo_128
# Loading work.sub_byte
# Loading work.shift_rows
# Loading work.aes_sbox
# Loading work.mix_column
# Loading work.gf_mul
# ** Warning: (vsim-3839) ../rtl/aes_encrypter.sv(129): Variable '/tb_aes_encrypter/aes_encrypter/data_out', driven via a port connection, is multiply driven. See ../rtl/aes_encrypter.sv(136).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aes_encrypter/aes_encrypter File: ../rtl/aes_encrypter.sv
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: PMYLS  Hostname: DESKTOP-8BL3MIG  ProcessID: 19968
#           Attempting to use alternate WLF file "./wlft6gjsd9".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6gjsd9
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encrypted succesfully
# ** Note: $stop    : tb_aes_encrypter.sv(74)
#    Time: 385 ns  Iteration: 1  Instance: /tb_aes_encrypter
# Break in Module tb_aes_encrypter at tb_aes_encrypter.sv line 74
do run_tb_aes_encrypter.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:15 on May 16,2025
# vlog -reportprogress 300 -sv tb_aes_encrypter.sv ../rtl/aes_encrypter.sv 
# -- Compiling module tb_aes_encrypter
# -- Compiling module aes_encrypter
# 
# Top level modules:
# 	tb_aes_encrypter
# End time: 21:12:15 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:15 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/fifo_128/verilog/rtl/fifo_128.sv 
# -- Compiling module fifo_128
# 
# Top level modules:
# 	fifo_128
# End time: 21:12:15 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:16 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv 
# -- Compiling module key_expansion
# 
# Top level modules:
# 	key_expansion
# End time: 21:12:16 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:16 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv 
# -- Compiling module sub_word
# 
# Top level modules:
# 	sub_word
# End time: 21:12:16 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:16 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/verilog/rtl/aes_sbox.sv 
# -- Compiling module aes_sbox
# 
# Top level modules:
# 	aes_sbox
# End time: 21:12:16 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:16 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/mix_column.sv 
# -- Compiling module mix_column
# 
# Top level modules:
# 	mix_column
# End time: 21:12:16 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:16 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/gf_mul.sv 
# -- Compiling module gf_mul
# 
# Top level modules:
# 	gf_mul
# End time: 21:12:16 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:16 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/shift_rows/verilog/rtl/shift_rows.sv 
# -- Compiling module shift_rows
# 
# Top level modules:
# 	shift_rows
# End time: 21:12:16 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:16 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv 
# -- Compiling module sub_byte
# 
# Top level modules:
# 	sub_byte
# End time: 21:12:16 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:12:18 on May 16,2025, Elapsed time: 0:02:00
# Errors: 0, Warnings: 4
# vsim -novopt tb_aes_encrypter 
# Start time: 21:12:18 on May 16,2025
# Loading sv_std.std
# Loading work.tb_aes_encrypter
# Loading work.aes_encrypter
# Loading work.key_expansion
# Loading work.sub_word
# Loading work.fifo_128
# Loading work.sub_byte
# Loading work.shift_rows
# Loading work.aes_sbox
# Loading work.mix_column
# Loading work.gf_mul
# ** Warning: (vsim-3839) ../rtl/aes_encrypter.sv(129): Variable '/tb_aes_encrypter/aes_encrypter/data_out', driven via a port connection, is multiply driven. See ../rtl/aes_encrypter.sv(136).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aes_encrypter/aes_encrypter File: ../rtl/aes_encrypter.sv
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: PMYLS  Hostname: DESKTOP-8BL3MIG  ProcessID: 19968
#           Attempting to use alternate WLF file "./wlft48efic".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft48efic
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encrypted succesfully
# ** Note: $stop    : tb_aes_encrypter.sv(74)
#    Time: 385 ns  Iteration: 1  Instance: /tb_aes_encrypter
# Break in Module tb_aes_encrypter at tb_aes_encrypter.sv line 74
do run_tb_aes_encrypter.do
# Error 31: Unable to unlink file "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/sim/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/sim/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/sim/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:52 on May 16,2025
# vlog -reportprogress 300 -sv tb_aes_encrypter.sv ../rtl/aes_encrypter.sv 
# -- Compiling module tb_aes_encrypter
# -- Compiling module aes_encrypter
# 
# Top level modules:
# 	tb_aes_encrypter
# End time: 21:13:52 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:52 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/fifo_128/verilog/rtl/fifo_128.sv 
# -- Compiling module fifo_128
# 
# Top level modules:
# 	fifo_128
# End time: 21:13:52 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:52 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv 
# -- Compiling module key_expansion
# 
# Top level modules:
# 	key_expansion
# End time: 21:13:52 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:52 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv 
# -- Compiling module sub_word
# 
# Top level modules:
# 	sub_word
# End time: 21:13:52 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:52 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/verilog/rtl/aes_sbox.sv 
# -- Compiling module aes_sbox
# 
# Top level modules:
# 	aes_sbox
# End time: 21:13:52 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:53 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/mix_column.sv 
# -- Compiling module mix_column
# 
# Top level modules:
# 	mix_column
# End time: 21:13:53 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:53 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/gf_mul.sv 
# -- Compiling module gf_mul
# 
# Top level modules:
# 	gf_mul
# End time: 21:13:53 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:53 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/shift_rows/verilog/rtl/shift_rows.sv 
# -- Compiling module shift_rows
# 
# Top level modules:
# 	shift_rows
# End time: 21:13:53 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:53 on May 16,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv 
# -- Compiling module sub_byte
# 
# Top level modules:
# 	sub_byte
# End time: 21:13:53 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:13:54 on May 16,2025, Elapsed time: 0:01:36
# Errors: 0, Warnings: 4
# vsim -novopt tb_aes_encrypter 
# Start time: 21:13:54 on May 16,2025
# Loading sv_std.std
# Loading work.tb_aes_encrypter
# Loading work.aes_encrypter
# Loading work.key_expansion
# Loading work.sub_word
# Loading work.fifo_128
# Loading work.sub_byte
# Loading work.shift_rows
# Loading work.aes_sbox
# Loading work.mix_column
# Loading work.gf_mul
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: PMYLS  Hostname: DESKTOP-8BL3MIG  ProcessID: 19968
#           Attempting to use alternate WLF file "./wlft2gyfms".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2gyfms
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encrypted succesfully
# ** Note: $stop    : tb_aes_encrypter.sv(74)
#    Time: 385 ns  Iteration: 1  Instance: /tb_aes_encrypter
# Break in Module tb_aes_encrypter at tb_aes_encrypter.sv line 74
do run_tb_aes_encrypter.do
# Error 31: Unable to unlink file "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/sim/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/sim/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/sim/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:09:39 on May 17,2025
# vlog -reportprogress 300 -sv tb_aes_encrypter.sv ../rtl/aes_encrypter.sv 
# -- Compiling module tb_aes_encrypter
# -- Compiling module aes_encrypter
# 
# Top level modules:
# 	tb_aes_encrypter
# End time: 12:09:39 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:09:39 on May 17,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/fifo_128/verilog/rtl/fifo_128.sv 
# -- Compiling module fifo_128
# 
# Top level modules:
# 	fifo_128
# End time: 12:09:39 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:09:39 on May 17,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv 
# -- Compiling module key_expansion
# 
# Top level modules:
# 	key_expansion
# End time: 12:09:40 on May 17,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:09:40 on May 17,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv 
# -- Compiling module sub_word
# 
# Top level modules:
# 	sub_word
# End time: 12:09:40 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:09:40 on May 17,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/verilog/rtl/aes_sbox.sv 
# -- Compiling module aes_sbox
# 
# Top level modules:
# 	aes_sbox
# End time: 12:09:40 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:09:40 on May 17,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/mix_column.sv 
# -- Compiling module mix_column
# 
# Top level modules:
# 	mix_column
# End time: 12:09:40 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:09:40 on May 17,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/gf_mul.sv 
# -- Compiling module gf_mul
# 
# Top level modules:
# 	gf_mul
# End time: 12:09:40 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:09:40 on May 17,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/shift_rows/verilog/rtl/shift_rows.sv 
# -- Compiling module shift_rows
# 
# Top level modules:
# 	shift_rows
# End time: 12:09:40 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:09:40 on May 17,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv 
# -- Compiling module sub_byte
# 
# Top level modules:
# 	sub_byte
# End time: 12:09:40 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:09:44 on May 17,2025, Elapsed time: 14:55:50
# Errors: 0, Warnings: 3
# vsim -novopt tb_aes_encrypter 
# Start time: 12:09:45 on May 17,2025
# Loading sv_std.std
# Loading work.tb_aes_encrypter
# Loading work.aes_encrypter
# Loading work.key_expansion
# Loading work.sub_word
# Loading work.fifo_128
# Loading work.sub_byte
# Loading work.shift_rows
# Loading work.aes_sbox
# Loading work.mix_column
# Loading work.gf_mul
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: PMYLS  Hostname: DESKTOP-8BL3MIG  ProcessID: 19968
#           Attempting to use alternate WLF file "./wlft5grxd3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft5grxd3
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# ** Note: $stop    : tb_aes_encrypter.sv(67)
#    Time: 1375 ns  Iteration: 1  Instance: /tb_aes_encrypter
# Break in Module tb_aes_encrypter at tb_aes_encrypter.sv line 67
do run_tb_aes_encrypter.do
# Error 31: Unable to unlink file "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/sim/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/sim/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/sim/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:59 on May 17,2025
# vlog -reportprogress 300 -sv tb_aes_encrypter.sv ../rtl/aes_encrypter.sv 
# -- Compiling module tb_aes_encrypter
# -- Compiling module aes_encrypter
# 
# Top level modules:
# 	tb_aes_encrypter
# End time: 12:10:59 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:00 on May 17,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/fifo_128/verilog/rtl/fifo_128.sv 
# -- Compiling module fifo_128
# 
# Top level modules:
# 	fifo_128
# End time: 12:11:00 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:00 on May 17,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv 
# -- Compiling module key_expansion
# 
# Top level modules:
# 	key_expansion
# End time: 12:11:00 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:00 on May 17,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv 
# -- Compiling module sub_word
# 
# Top level modules:
# 	sub_word
# End time: 12:11:00 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:00 on May 17,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/verilog/rtl/aes_sbox.sv 
# -- Compiling module aes_sbox
# 
# Top level modules:
# 	aes_sbox
# End time: 12:11:00 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:00 on May 17,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/mix_column.sv 
# -- Compiling module mix_column
# 
# Top level modules:
# 	mix_column
# End time: 12:11:00 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:00 on May 17,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/gf_mul.sv 
# -- Compiling module gf_mul
# 
# Top level modules:
# 	gf_mul
# End time: 12:11:01 on May 17,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:01 on May 17,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/shift_rows/verilog/rtl/shift_rows.sv 
# -- Compiling module shift_rows
# 
# Top level modules:
# 	shift_rows
# End time: 12:11:01 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:01 on May 17,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv 
# -- Compiling module sub_byte
# 
# Top level modules:
# 	sub_byte
# End time: 12:11:01 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:11:04 on May 17,2025, Elapsed time: 0:01:19
# Errors: 0, Warnings: 3
# vsim -novopt tb_aes_encrypter 
# Start time: 12:11:04 on May 17,2025
# Loading sv_std.std
# Loading work.tb_aes_encrypter
# Loading work.aes_encrypter
# Loading work.key_expansion
# Loading work.sub_word
# Loading work.fifo_128
# Loading work.sub_byte
# Loading work.shift_rows
# Loading work.aes_sbox
# Loading work.mix_column
# Loading work.gf_mul
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: PMYLS  Hostname: DESKTOP-8BL3MIG  ProcessID: 19968
#           Attempting to use alternate WLF file "./wlft3xkiyn".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft3xkiyn
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encrypted succesfully
# ** Note: $stop    : tb_aes_encrypter.sv(74)
#    Time: 385 ns  Iteration: 1  Instance: /tb_aes_encrypter
# Break in Module tb_aes_encrypter at tb_aes_encrypter.sv line 74
do run_tb_aes_encrypter.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:11 on May 17,2025
# vlog -reportprogress 300 -sv tb_aes_encrypter.sv ../rtl/aes_encrypter.sv 
# -- Compiling module tb_aes_encrypter
# -- Compiling module aes_encrypter
# ** Error (suppressible): (vlog-2997) ../rtl/aes_encrypter.sv(123): Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:10]'.
# End time: 12:14:11 on May 17,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/16.1/quartus/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./run_tb_aes_encrypter.do line 11
# C:/intelFPGA/16.1/quartus/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv tb_aes_encrypter.sv ../rtl/aes_encrypter.sv "
do run_tb_aes_encrypter.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:06 on May 17,2025
# vlog -reportprogress 300 -sv tb_aes_encrypter.sv ../rtl/aes_encrypter.sv 
# -- Compiling module tb_aes_encrypter
# -- Compiling module aes_encrypter
# 
# Top level modules:
# 	tb_aes_encrypter
# End time: 12:15:06 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:06 on May 17,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/fifo_128/verilog/rtl/fifo_128.sv 
# -- Compiling module fifo_128
# 
# Top level modules:
# 	fifo_128
# End time: 12:15:06 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:06 on May 17,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv 
# -- Compiling module key_expansion
# 
# Top level modules:
# 	key_expansion
# End time: 12:15:06 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:07 on May 17,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv 
# -- Compiling module sub_word
# 
# Top level modules:
# 	sub_word
# End time: 12:15:07 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:07 on May 17,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/verilog/rtl/aes_sbox.sv 
# -- Compiling module aes_sbox
# 
# Top level modules:
# 	aes_sbox
# End time: 12:15:07 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:07 on May 17,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/mix_column.sv 
# -- Compiling module mix_column
# 
# Top level modules:
# 	mix_column
# End time: 12:15:07 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:07 on May 17,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/gf_mul.sv 
# -- Compiling module gf_mul
# 
# Top level modules:
# 	gf_mul
# End time: 12:15:07 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:07 on May 17,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/shift_rows/verilog/rtl/shift_rows.sv 
# -- Compiling module shift_rows
# 
# Top level modules:
# 	shift_rows
# End time: 12:15:07 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:07 on May 17,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv 
# -- Compiling module sub_byte
# 
# Top level modules:
# 	sub_byte
# End time: 12:15:07 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:15:10 on May 17,2025, Elapsed time: 0:04:06
# Errors: 3, Warnings: 3
# vsim -novopt tb_aes_encrypter 
# Start time: 12:15:10 on May 17,2025
# Loading sv_std.std
# Loading work.tb_aes_encrypter
# Loading work.aes_encrypter
# Loading work.key_expansion
# Loading work.sub_word
# Loading work.fifo_128
# Loading work.sub_byte
# Loading work.shift_rows
# Loading work.aes_sbox
# Loading work.mix_column
# Loading work.gf_mul
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: PMYLS  Hostname: DESKTOP-8BL3MIG  ProcessID: 19968
#           Attempting to use alternate WLF file "./wlft7m51b3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft7m51b3
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encrypted succesfully
# ** Note: $stop    : tb_aes_encrypter.sv(74)
#    Time: 385 ns  Iteration: 1  Instance: /tb_aes_encrypter
# Break in Module tb_aes_encrypter at tb_aes_encrypter.sv line 74
do run_tb_aes_encrypter.do
# Error 31: Unable to unlink file "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/sim/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/sim/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/sim/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:44 on May 17,2025
# vlog -reportprogress 300 -sv tb_aes_encrypter.sv ../rtl/aes_encrypter.sv 
# -- Compiling module tb_aes_encrypter
# -- Compiling module aes_encrypter
# 
# Top level modules:
# 	tb_aes_encrypter
# End time: 12:16:44 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:44 on May 17,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/fifo_128/verilog/rtl/fifo_128.sv 
# -- Compiling module fifo_128
# 
# Top level modules:
# 	fifo_128
# End time: 12:16:44 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:44 on May 17,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv 
# -- Compiling module key_expansion
# 
# Top level modules:
# 	key_expansion
# End time: 12:16:44 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:44 on May 17,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv 
# -- Compiling module sub_word
# 
# Top level modules:
# 	sub_word
# End time: 12:16:44 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:44 on May 17,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/verilog/rtl/aes_sbox.sv 
# -- Compiling module aes_sbox
# 
# Top level modules:
# 	aes_sbox
# End time: 12:16:44 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:44 on May 17,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/mix_column.sv 
# -- Compiling module mix_column
# 
# Top level modules:
# 	mix_column
# End time: 12:16:44 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:44 on May 17,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/gf_mul.sv 
# -- Compiling module gf_mul
# 
# Top level modules:
# 	gf_mul
# End time: 12:16:45 on May 17,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:45 on May 17,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/shift_rows/verilog/rtl/shift_rows.sv 
# -- Compiling module shift_rows
# 
# Top level modules:
# 	shift_rows
# End time: 12:16:45 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:45 on May 17,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv 
# -- Compiling module sub_byte
# 
# Top level modules:
# 	sub_byte
# End time: 12:16:45 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:16:49 on May 17,2025, Elapsed time: 0:01:39
# Errors: 0, Warnings: 3
# vsim -novopt tb_aes_encrypter 
# Start time: 12:16:49 on May 17,2025
# Loading sv_std.std
# Loading work.tb_aes_encrypter
# Loading work.aes_encrypter
# Loading work.key_expansion
# Loading work.sub_word
# Loading work.fifo_128
# Loading work.sub_byte
# Loading work.shift_rows
# Loading work.aes_sbox
# Loading work.mix_column
# Loading work.gf_mul
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: PMYLS  Hostname: DESKTOP-8BL3MIG  ProcessID: 19968
#           Attempting to use alternate WLF file "./wlftjai5nx".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftjai5nx
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encrypted succesfully
# ** Note: $stop    : tb_aes_encrypter.sv(74)
#    Time: 385 ns  Iteration: 1  Instance: /tb_aes_encrypter
# Break in Module tb_aes_encrypter at tb_aes_encrypter.sv line 74
