<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file machx03l_jrc1.ncd.
Design name: MyTopLevel
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3L-6900C
Package:     CABGA256
Performance: 5
Loading device for application trce from file 'xo3c6900.nph' in environment: /usr/local/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.16.
Performance Hardware Data Status:   Final          Version 37.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4</big></U></B>
Tue May 19 10:24:01 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o machx03l_jrc1.twr -gui -msgset /home/julien/Documents/git/3rd/SpinalJRC/lattice_build/machx03l/promote.xml machx03l_jrc1.ncd machx03l_jrc1.prf 
Design file:     machx03l_jrc1.ncd
Preference file: machx03l_jrc1.prf
Device,speed:    LCMXO3L-6900C,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "osc_OSC" 12.090000 MHz (0 errors)</A></LI>            590 items scored, 0 timing errors detected.
Report:   99.820MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "osc_OSC" 12.090000 MHz ;
            590 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 72.695ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              globalClockArea_toggler/timeout_counter_value_215__i21  (from osc_OSC +)
   Destination:    FF         Data in        globalClockArea_toggler/timeout_counter_value_215__i16  (to osc_OSC +)
                   FF                        globalClockArea_toggler/timeout_counter_value_215__i15

   Delay:               9.770ns  (27.3% logic, 72.7% route), 6 logic levels.

 Constraint Details:

      9.770ns physical path delay globalClockArea_toggler/SLICE_3 to globalClockArea_toggler/SLICE_1 meets
     82.713ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 82.465ns) by 72.695ns

 Physical Path Details:

      Data path globalClockArea_toggler/SLICE_3 to globalClockArea_toggler/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C24D.CLK to     R19C24D.Q0 globalClockArea_toggler/SLICE_3 (from osc_OSC)
ROUTE         2     1.535     R19C24D.Q0 to     R18C23C.A0 globalClockArea_toggler/timeout_counter_value_21
CTOF_DEL    ---     0.452     R18C23C.A0 to     R18C23C.F0 SLICE_57
ROUTE         1     0.659     R18C23C.F0 to     R18C23A.C0 globalClockArea_toggler/n1370
CTOF_DEL    ---     0.452     R18C23A.C0 to     R18C23A.F0 globalClockArea_toggler/SLICE_71
ROUTE         1     0.610     R18C23A.F0 to     R18C23B.B1 globalClockArea_toggler/n26
CTOF_DEL    ---     0.452     R18C23B.B1 to     R18C23B.F1 globalClockArea_toggler/SLICE_70
ROUTE         1     0.384     R18C23B.F1 to     R18C23D.C1 globalClockArea_toggler/n32
CTOF_DEL    ---     0.452     R18C23D.C1 to     R18C23D.F1 globalClockArea_toggler/SLICE_72
ROUTE         2     1.783     R18C23D.F1 to     R21C20D.C1 globalClockArea_toggler/timeout_counter_willOverflowIfInc
CTOF_DEL    ---     0.452     R21C20D.C1 to     R21C20D.F1 globalClockArea_toggler/SLICE_89
ROUTE        12     2.130     R21C20D.F1 to    R19C24A.LSR globalClockArea_toggler/n69 (to osc_OSC)
                  --------
                    9.770   (27.3% logic, 72.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path osc to globalClockArea_toggler/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.765        OSC.OSC to    R19C24D.CLK osc_OSC
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osc to globalClockArea_toggler/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.765        OSC.OSC to    R19C24A.CLK osc_OSC
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 72.695ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              globalClockArea_toggler/timeout_counter_value_215__i21  (from osc_OSC +)
   Destination:    FF         Data in        globalClockArea_toggler/timeout_counter_value_215__i4  (to osc_OSC +)
                   FF                        globalClockArea_toggler/timeout_counter_value_215__i3

   Delay:               9.770ns  (27.3% logic, 72.7% route), 6 logic levels.

 Constraint Details:

      9.770ns physical path delay globalClockArea_toggler/SLICE_3 to globalClockArea_toggler/SLICE_9 meets
     82.713ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 82.465ns) by 72.695ns

 Physical Path Details:

      Data path globalClockArea_toggler/SLICE_3 to globalClockArea_toggler/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C24D.CLK to     R19C24D.Q0 globalClockArea_toggler/SLICE_3 (from osc_OSC)
ROUTE         2     1.535     R19C24D.Q0 to     R18C23C.A0 globalClockArea_toggler/timeout_counter_value_21
CTOF_DEL    ---     0.452     R18C23C.A0 to     R18C23C.F0 SLICE_57
ROUTE         1     0.659     R18C23C.F0 to     R18C23A.C0 globalClockArea_toggler/n1370
CTOF_DEL    ---     0.452     R18C23A.C0 to     R18C23A.F0 globalClockArea_toggler/SLICE_71
ROUTE         1     0.610     R18C23A.F0 to     R18C23B.B1 globalClockArea_toggler/n26
CTOF_DEL    ---     0.452     R18C23B.B1 to     R18C23B.F1 globalClockArea_toggler/SLICE_70
ROUTE         1     0.384     R18C23B.F1 to     R18C23D.C1 globalClockArea_toggler/n32
CTOF_DEL    ---     0.452     R18C23D.C1 to     R18C23D.F1 globalClockArea_toggler/SLICE_72
ROUTE         2     1.783     R18C23D.F1 to     R21C20D.C1 globalClockArea_toggler/timeout_counter_willOverflowIfInc
CTOF_DEL    ---     0.452     R21C20D.C1 to     R21C20D.F1 globalClockArea_toggler/SLICE_89
ROUTE        12     2.130     R21C20D.F1 to    R19C22C.LSR globalClockArea_toggler/n69 (to osc_OSC)
                  --------
                    9.770   (27.3% logic, 72.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path osc to globalClockArea_toggler/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.765        OSC.OSC to    R19C24D.CLK osc_OSC
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osc to globalClockArea_toggler/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.765        OSC.OSC to    R19C22C.CLK osc_OSC
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 72.695ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              globalClockArea_toggler/timeout_counter_value_215__i21  (from osc_OSC +)
   Destination:    FF         Data in        globalClockArea_toggler/timeout_counter_value_215__i12  (to osc_OSC +)
                   FF                        globalClockArea_toggler/timeout_counter_value_215__i11

   Delay:               9.770ns  (27.3% logic, 72.7% route), 6 logic levels.

 Constraint Details:

      9.770ns physical path delay globalClockArea_toggler/SLICE_3 to globalClockArea_toggler/SLICE_11 meets
     82.713ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 82.465ns) by 72.695ns

 Physical Path Details:

      Data path globalClockArea_toggler/SLICE_3 to globalClockArea_toggler/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C24D.CLK to     R19C24D.Q0 globalClockArea_toggler/SLICE_3 (from osc_OSC)
ROUTE         2     1.535     R19C24D.Q0 to     R18C23C.A0 globalClockArea_toggler/timeout_counter_value_21
CTOF_DEL    ---     0.452     R18C23C.A0 to     R18C23C.F0 SLICE_57
ROUTE         1     0.659     R18C23C.F0 to     R18C23A.C0 globalClockArea_toggler/n1370
CTOF_DEL    ---     0.452     R18C23A.C0 to     R18C23A.F0 globalClockArea_toggler/SLICE_71
ROUTE         1     0.610     R18C23A.F0 to     R18C23B.B1 globalClockArea_toggler/n26
CTOF_DEL    ---     0.452     R18C23B.B1 to     R18C23B.F1 globalClockArea_toggler/SLICE_70
ROUTE         1     0.384     R18C23B.F1 to     R18C23D.C1 globalClockArea_toggler/n32
CTOF_DEL    ---     0.452     R18C23D.C1 to     R18C23D.F1 globalClockArea_toggler/SLICE_72
ROUTE         2     1.783     R18C23D.F1 to     R21C20D.C1 globalClockArea_toggler/timeout_counter_willOverflowIfInc
CTOF_DEL    ---     0.452     R21C20D.C1 to     R21C20D.F1 globalClockArea_toggler/SLICE_89
ROUTE        12     2.130     R21C20D.F1 to    R19C23C.LSR globalClockArea_toggler/n69 (to osc_OSC)
                  --------
                    9.770   (27.3% logic, 72.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path osc to globalClockArea_toggler/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.765        OSC.OSC to    R19C24D.CLK osc_OSC
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osc to globalClockArea_toggler/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.765        OSC.OSC to    R19C23C.CLK osc_OSC
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 72.695ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              globalClockArea_toggler/timeout_counter_value_215__i21  (from osc_OSC +)
   Destination:    FF         Data in        globalClockArea_toggler/timeout_counter_value_215__i20  (to osc_OSC +)
                   FF                        globalClockArea_toggler/timeout_counter_value_215__i19

   Delay:               9.770ns  (27.3% logic, 72.7% route), 6 logic levels.

 Constraint Details:

      9.770ns physical path delay globalClockArea_toggler/SLICE_3 to globalClockArea_toggler/SLICE_7 meets
     82.713ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 82.465ns) by 72.695ns

 Physical Path Details:

      Data path globalClockArea_toggler/SLICE_3 to globalClockArea_toggler/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C24D.CLK to     R19C24D.Q0 globalClockArea_toggler/SLICE_3 (from osc_OSC)
ROUTE         2     1.535     R19C24D.Q0 to     R18C23C.A0 globalClockArea_toggler/timeout_counter_value_21
CTOF_DEL    ---     0.452     R18C23C.A0 to     R18C23C.F0 SLICE_57
ROUTE         1     0.659     R18C23C.F0 to     R18C23A.C0 globalClockArea_toggler/n1370
CTOF_DEL    ---     0.452     R18C23A.C0 to     R18C23A.F0 globalClockArea_toggler/SLICE_71
ROUTE         1     0.610     R18C23A.F0 to     R18C23B.B1 globalClockArea_toggler/n26
CTOF_DEL    ---     0.452     R18C23B.B1 to     R18C23B.F1 globalClockArea_toggler/SLICE_70
ROUTE         1     0.384     R18C23B.F1 to     R18C23D.C1 globalClockArea_toggler/n32
CTOF_DEL    ---     0.452     R18C23D.C1 to     R18C23D.F1 globalClockArea_toggler/SLICE_72
ROUTE         2     1.783     R18C23D.F1 to     R21C20D.C1 globalClockArea_toggler/timeout_counter_willOverflowIfInc
CTOF_DEL    ---     0.452     R21C20D.C1 to     R21C20D.F1 globalClockArea_toggler/SLICE_89
ROUTE        12     2.130     R21C20D.F1 to    R19C24C.LSR globalClockArea_toggler/n69 (to osc_OSC)
                  --------
                    9.770   (27.3% logic, 72.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path osc to globalClockArea_toggler/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.765        OSC.OSC to    R19C24D.CLK osc_OSC
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osc to globalClockArea_toggler/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.765        OSC.OSC to    R19C24C.CLK osc_OSC
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 72.695ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              globalClockArea_toggler/timeout_counter_value_215__i21  (from osc_OSC +)
   Destination:    FF         Data in        globalClockArea_toggler/timeout_counter_value_215__i22  (to osc_OSC +)
                   FF                        globalClockArea_toggler/timeout_counter_value_215__i21

   Delay:               9.770ns  (27.3% logic, 72.7% route), 6 logic levels.

 Constraint Details:

      9.770ns physical path delay globalClockArea_toggler/SLICE_3 to globalClockArea_toggler/SLICE_3 meets
     82.713ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 82.465ns) by 72.695ns

 Physical Path Details:

      Data path globalClockArea_toggler/SLICE_3 to globalClockArea_toggler/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C24D.CLK to     R19C24D.Q0 globalClockArea_toggler/SLICE_3 (from osc_OSC)
ROUTE         2     1.535     R19C24D.Q0 to     R18C23C.A0 globalClockArea_toggler/timeout_counter_value_21
CTOF_DEL    ---     0.452     R18C23C.A0 to     R18C23C.F0 SLICE_57
ROUTE         1     0.659     R18C23C.F0 to     R18C23A.C0 globalClockArea_toggler/n1370
CTOF_DEL    ---     0.452     R18C23A.C0 to     R18C23A.F0 globalClockArea_toggler/SLICE_71
ROUTE         1     0.610     R18C23A.F0 to     R18C23B.B1 globalClockArea_toggler/n26
CTOF_DEL    ---     0.452     R18C23B.B1 to     R18C23B.F1 globalClockArea_toggler/SLICE_70
ROUTE         1     0.384     R18C23B.F1 to     R18C23D.C1 globalClockArea_toggler/n32
CTOF_DEL    ---     0.452     R18C23D.C1 to     R18C23D.F1 globalClockArea_toggler/SLICE_72
ROUTE         2     1.783     R18C23D.F1 to     R21C20D.C1 globalClockArea_toggler/timeout_counter_willOverflowIfInc
CTOF_DEL    ---     0.452     R21C20D.C1 to     R21C20D.F1 globalClockArea_toggler/SLICE_89
ROUTE        12     2.130     R21C20D.F1 to    R19C24D.LSR globalClockArea_toggler/n69 (to osc_OSC)
                  --------
                    9.770   (27.3% logic, 72.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path osc to globalClockArea_toggler/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.765        OSC.OSC to    R19C24D.CLK osc_OSC
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osc to globalClockArea_toggler/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.765        OSC.OSC to    R19C24D.CLK osc_OSC
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 72.695ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              globalClockArea_toggler/timeout_counter_value_215__i21  (from osc_OSC +)
   Destination:    FF         Data in        globalClockArea_toggler/timeout_counter_value_215__i8  (to osc_OSC +)
                   FF                        globalClockArea_toggler/timeout_counter_value_215__i7

   Delay:               9.770ns  (27.3% logic, 72.7% route), 6 logic levels.

 Constraint Details:

      9.770ns physical path delay globalClockArea_toggler/SLICE_3 to globalClockArea_toggler/SLICE_5 meets
     82.713ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 82.465ns) by 72.695ns

 Physical Path Details:

      Data path globalClockArea_toggler/SLICE_3 to globalClockArea_toggler/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C24D.CLK to     R19C24D.Q0 globalClockArea_toggler/SLICE_3 (from osc_OSC)
ROUTE         2     1.535     R19C24D.Q0 to     R18C23C.A0 globalClockArea_toggler/timeout_counter_value_21
CTOF_DEL    ---     0.452     R18C23C.A0 to     R18C23C.F0 SLICE_57
ROUTE         1     0.659     R18C23C.F0 to     R18C23A.C0 globalClockArea_toggler/n1370
CTOF_DEL    ---     0.452     R18C23A.C0 to     R18C23A.F0 globalClockArea_toggler/SLICE_71
ROUTE         1     0.610     R18C23A.F0 to     R18C23B.B1 globalClockArea_toggler/n26
CTOF_DEL    ---     0.452     R18C23B.B1 to     R18C23B.F1 globalClockArea_toggler/SLICE_70
ROUTE         1     0.384     R18C23B.F1 to     R18C23D.C1 globalClockArea_toggler/n32
CTOF_DEL    ---     0.452     R18C23D.C1 to     R18C23D.F1 globalClockArea_toggler/SLICE_72
ROUTE         2     1.783     R18C23D.F1 to     R21C20D.C1 globalClockArea_toggler/timeout_counter_willOverflowIfInc
CTOF_DEL    ---     0.452     R21C20D.C1 to     R21C20D.F1 globalClockArea_toggler/SLICE_89
ROUTE        12     2.130     R21C20D.F1 to    R19C23A.LSR globalClockArea_toggler/n69 (to osc_OSC)
                  --------
                    9.770   (27.3% logic, 72.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path osc to globalClockArea_toggler/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.765        OSC.OSC to    R19C24D.CLK osc_OSC
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osc to globalClockArea_toggler/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.765        OSC.OSC to    R19C23A.CLK osc_OSC
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 72.695ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              globalClockArea_toggler/timeout_counter_value_215__i21  (from osc_OSC +)
   Destination:    FF         Data in        globalClockArea_toggler/timeout_counter_value_215__i2  (to osc_OSC +)
                   FF                        globalClockArea_toggler/timeout_counter_value_215__i1

   Delay:               9.770ns  (27.3% logic, 72.7% route), 6 logic levels.

 Constraint Details:

      9.770ns physical path delay globalClockArea_toggler/SLICE_3 to globalClockArea_toggler/SLICE_0 meets
     82.713ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 82.465ns) by 72.695ns

 Physical Path Details:

      Data path globalClockArea_toggler/SLICE_3 to globalClockArea_toggler/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C24D.CLK to     R19C24D.Q0 globalClockArea_toggler/SLICE_3 (from osc_OSC)
ROUTE         2     1.535     R19C24D.Q0 to     R18C23C.A0 globalClockArea_toggler/timeout_counter_value_21
CTOF_DEL    ---     0.452     R18C23C.A0 to     R18C23C.F0 SLICE_57
ROUTE         1     0.659     R18C23C.F0 to     R18C23A.C0 globalClockArea_toggler/n1370
CTOF_DEL    ---     0.452     R18C23A.C0 to     R18C23A.F0 globalClockArea_toggler/SLICE_71
ROUTE         1     0.610     R18C23A.F0 to     R18C23B.B1 globalClockArea_toggler/n26
CTOF_DEL    ---     0.452     R18C23B.B1 to     R18C23B.F1 globalClockArea_toggler/SLICE_70
ROUTE         1     0.384     R18C23B.F1 to     R18C23D.C1 globalClockArea_toggler/n32
CTOF_DEL    ---     0.452     R18C23D.C1 to     R18C23D.F1 globalClockArea_toggler/SLICE_72
ROUTE         2     1.783     R18C23D.F1 to     R21C20D.C1 globalClockArea_toggler/timeout_counter_willOverflowIfInc
CTOF_DEL    ---     0.452     R21C20D.C1 to     R21C20D.F1 globalClockArea_toggler/SLICE_89
ROUTE        12     2.130     R21C20D.F1 to    R19C22B.LSR globalClockArea_toggler/n69 (to osc_OSC)
                  --------
                    9.770   (27.3% logic, 72.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path osc to globalClockArea_toggler/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.765        OSC.OSC to    R19C24D.CLK osc_OSC
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osc to globalClockArea_toggler/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.765        OSC.OSC to    R19C22B.CLK osc_OSC
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 72.695ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              globalClockArea_toggler/timeout_counter_value_215__i21  (from osc_OSC +)
   Destination:    FF         Data in        globalClockArea_toggler/timeout_counter_value_215__i18  (to osc_OSC +)
                   FF                        globalClockArea_toggler/timeout_counter_value_215__i17

   Delay:               9.770ns  (27.3% logic, 72.7% route), 6 logic levels.

 Constraint Details:

      9.770ns physical path delay globalClockArea_toggler/SLICE_3 to globalClockArea_toggler/SLICE_10 meets
     82.713ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 82.465ns) by 72.695ns

 Physical Path Details:

      Data path globalClockArea_toggler/SLICE_3 to globalClockArea_toggler/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C24D.CLK to     R19C24D.Q0 globalClockArea_toggler/SLICE_3 (from osc_OSC)
ROUTE         2     1.535     R19C24D.Q0 to     R18C23C.A0 globalClockArea_toggler/timeout_counter_value_21
CTOF_DEL    ---     0.452     R18C23C.A0 to     R18C23C.F0 SLICE_57
ROUTE         1     0.659     R18C23C.F0 to     R18C23A.C0 globalClockArea_toggler/n1370
CTOF_DEL    ---     0.452     R18C23A.C0 to     R18C23A.F0 globalClockArea_toggler/SLICE_71
ROUTE         1     0.610     R18C23A.F0 to     R18C23B.B1 globalClockArea_toggler/n26
CTOF_DEL    ---     0.452     R18C23B.B1 to     R18C23B.F1 globalClockArea_toggler/SLICE_70
ROUTE         1     0.384     R18C23B.F1 to     R18C23D.C1 globalClockArea_toggler/n32
CTOF_DEL    ---     0.452     R18C23D.C1 to     R18C23D.F1 globalClockArea_toggler/SLICE_72
ROUTE         2     1.783     R18C23D.F1 to     R21C20D.C1 globalClockArea_toggler/timeout_counter_willOverflowIfInc
CTOF_DEL    ---     0.452     R21C20D.C1 to     R21C20D.F1 globalClockArea_toggler/SLICE_89
ROUTE        12     2.130     R21C20D.F1 to    R19C24B.LSR globalClockArea_toggler/n69 (to osc_OSC)
                  --------
                    9.770   (27.3% logic, 72.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path osc to globalClockArea_toggler/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.765        OSC.OSC to    R19C24D.CLK osc_OSC
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osc to globalClockArea_toggler/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.765        OSC.OSC to    R19C24B.CLK osc_OSC
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 72.695ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              globalClockArea_toggler/timeout_counter_value_215__i21  (from osc_OSC +)
   Destination:    FF         Data in        globalClockArea_toggler/timeout_counter_value_215__i0  (to osc_OSC +)

   Delay:               9.770ns  (27.3% logic, 72.7% route), 6 logic levels.

 Constraint Details:

      9.770ns physical path delay globalClockArea_toggler/SLICE_3 to globalClockArea_toggler/SLICE_8 meets
     82.713ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 82.465ns) by 72.695ns

 Physical Path Details:

      Data path globalClockArea_toggler/SLICE_3 to globalClockArea_toggler/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C24D.CLK to     R19C24D.Q0 globalClockArea_toggler/SLICE_3 (from osc_OSC)
ROUTE         2     1.535     R19C24D.Q0 to     R18C23C.A0 globalClockArea_toggler/timeout_counter_value_21
CTOF_DEL    ---     0.452     R18C23C.A0 to     R18C23C.F0 SLICE_57
ROUTE         1     0.659     R18C23C.F0 to     R18C23A.C0 globalClockArea_toggler/n1370
CTOF_DEL    ---     0.452     R18C23A.C0 to     R18C23A.F0 globalClockArea_toggler/SLICE_71
ROUTE         1     0.610     R18C23A.F0 to     R18C23B.B1 globalClockArea_toggler/n26
CTOF_DEL    ---     0.452     R18C23B.B1 to     R18C23B.F1 globalClockArea_toggler/SLICE_70
ROUTE         1     0.384     R18C23B.F1 to     R18C23D.C1 globalClockArea_toggler/n32
CTOF_DEL    ---     0.452     R18C23D.C1 to     R18C23D.F1 globalClockArea_toggler/SLICE_72
ROUTE         2     1.783     R18C23D.F1 to     R21C20D.C1 globalClockArea_toggler/timeout_counter_willOverflowIfInc
CTOF_DEL    ---     0.452     R21C20D.C1 to     R21C20D.F1 globalClockArea_toggler/SLICE_89
ROUTE        12     2.130     R21C20D.F1 to    R19C22A.LSR globalClockArea_toggler/n69 (to osc_OSC)
                  --------
                    9.770   (27.3% logic, 72.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path osc to globalClockArea_toggler/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.765        OSC.OSC to    R19C24D.CLK osc_OSC
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osc to globalClockArea_toggler/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.765        OSC.OSC to    R19C22A.CLK osc_OSC
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 72.695ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              globalClockArea_toggler/timeout_counter_value_215__i21  (from osc_OSC +)
   Destination:    FF         Data in        globalClockArea_toggler/timeout_counter_value_215__i10  (to osc_OSC +)
                   FF                        globalClockArea_toggler/timeout_counter_value_215__i9

   Delay:               9.770ns  (27.3% logic, 72.7% route), 6 logic levels.

 Constraint Details:

      9.770ns physical path delay globalClockArea_toggler/SLICE_3 to globalClockArea_toggler/SLICE_2 meets
     82.713ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 82.465ns) by 72.695ns

 Physical Path Details:

      Data path globalClockArea_toggler/SLICE_3 to globalClockArea_toggler/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C24D.CLK to     R19C24D.Q0 globalClockArea_toggler/SLICE_3 (from osc_OSC)
ROUTE         2     1.535     R19C24D.Q0 to     R18C23C.A0 globalClockArea_toggler/timeout_counter_value_21
CTOF_DEL    ---     0.452     R18C23C.A0 to     R18C23C.F0 SLICE_57
ROUTE         1     0.659     R18C23C.F0 to     R18C23A.C0 globalClockArea_toggler/n1370
CTOF_DEL    ---     0.452     R18C23A.C0 to     R18C23A.F0 globalClockArea_toggler/SLICE_71
ROUTE         1     0.610     R18C23A.F0 to     R18C23B.B1 globalClockArea_toggler/n26
CTOF_DEL    ---     0.452     R18C23B.B1 to     R18C23B.F1 globalClockArea_toggler/SLICE_70
ROUTE         1     0.384     R18C23B.F1 to     R18C23D.C1 globalClockArea_toggler/n32
CTOF_DEL    ---     0.452     R18C23D.C1 to     R18C23D.F1 globalClockArea_toggler/SLICE_72
ROUTE         2     1.783     R18C23D.F1 to     R21C20D.C1 globalClockArea_toggler/timeout_counter_willOverflowIfInc
CTOF_DEL    ---     0.452     R21C20D.C1 to     R21C20D.F1 globalClockArea_toggler/SLICE_89
ROUTE        12     2.130     R21C20D.F1 to    R19C23B.LSR globalClockArea_toggler/n69 (to osc_OSC)
                  --------
                    9.770   (27.3% logic, 72.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path osc to globalClockArea_toggler/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.765        OSC.OSC to    R19C24D.CLK osc_OSC
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osc to globalClockArea_toggler/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.765        OSC.OSC to    R19C23B.CLK osc_OSC
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

Report:   99.820MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "osc_OSC" 12.090000 MHz ; |   12.090 MHz|   99.820 MHz|   6  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: osc_OSC   Source: osc.OSC   Loads: 14
   Covered under: FREQUENCY NET "osc_OSC" 12.090000 MHz ;

Clock Domain: io_jtag_tck_c   Source: io_jtag_tck.PAD   Loads: 46
   No transfer within this clock domain is found


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 590 paths, 1 nets, and 124 connections (19.44% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4</big></U></B>
Tue May 19 10:24:01 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o machx03l_jrc1.twr -gui -msgset /home/julien/Documents/git/3rd/SpinalJRC/lattice_build/machx03l/promote.xml machx03l_jrc1.ncd machx03l_jrc1.prf 
Design file:     machx03l_jrc1.ncd
Preference file: machx03l_jrc1.prf
Device,speed:    LCMXO3L-6900C,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "osc_OSC" 12.090000 MHz (0 errors)</A></LI>            590 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "osc_OSC" 12.090000 MHz ;
            590 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.336ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              globalClockArea_toggler/timeout_state_21  (from osc_OSC +)
   Destination:    FF         Data in        globalClockArea_toggler/timeout_state_21  (to osc_OSC +)

   Delay:               0.279ns  (47.7% logic, 52.3% route), 1 logic levels.

 Constraint Details:

      0.279ns physical path delay SLICE_61 to SLICE_61 meets
     -0.057ns LSR_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.057ns) by 0.336ns

 Physical Path Details:

      Data path SLICE_61 to SLICE_61:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C23A.CLK to     R21C23A.Q0 SLICE_61 (from osc_OSC)
ROUTE         3     0.146     R21C23A.Q0 to    R21C23A.LSR globalClockArea_toggler/timeout_state (to osc_OSC)
                  --------
                    0.279   (47.7% logic, 52.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path osc to SLICE_61:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.425        OSC.OSC to    R21C23A.CLK osc_OSC
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osc to SLICE_61:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.425        OSC.OSC to    R21C23A.CLK osc_OSC
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              globalClockArea_toggler/timeout_counter_value_215__i5  (from osc_OSC +)
   Destination:    FF         Data in        globalClockArea_toggler/timeout_counter_value_215__i5  (to osc_OSC +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay globalClockArea_toggler/SLICE_4 to globalClockArea_toggler/SLICE_4 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path globalClockArea_toggler/SLICE_4 to globalClockArea_toggler/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C22D.CLK to     R19C22D.Q0 globalClockArea_toggler/SLICE_4 (from osc_OSC)
ROUTE         2     0.132     R19C22D.Q0 to     R19C22D.A0 globalClockArea_toggler/timeout_counter_value_5
CTOF_DEL    ---     0.101     R19C22D.A0 to     R19C22D.F0 globalClockArea_toggler/SLICE_4
ROUTE         1     0.000     R19C22D.F0 to    R19C22D.DI0 globalClockArea_toggler/n115 (to osc_OSC)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path osc to globalClockArea_toggler/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.443        OSC.OSC to    R19C22D.CLK osc_OSC
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osc to globalClockArea_toggler/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.443        OSC.OSC to    R19C22D.CLK osc_OSC
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              globalClockArea_toggler/timeout_counter_value_215__i16  (from osc_OSC +)
   Destination:    FF         Data in        globalClockArea_toggler/timeout_counter_value_215__i16  (to osc_OSC +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay globalClockArea_toggler/SLICE_1 to globalClockArea_toggler/SLICE_1 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path globalClockArea_toggler/SLICE_1 to globalClockArea_toggler/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C24A.CLK to     R19C24A.Q1 globalClockArea_toggler/SLICE_1 (from osc_OSC)
ROUTE         2     0.132     R19C24A.Q1 to     R19C24A.A1 globalClockArea_toggler/timeout_counter_value_16
CTOF_DEL    ---     0.101     R19C24A.A1 to     R19C24A.F1 globalClockArea_toggler/SLICE_1
ROUTE         1     0.000     R19C24A.F1 to    R19C24A.DI1 globalClockArea_toggler/n104 (to osc_OSC)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path osc to globalClockArea_toggler/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.443        OSC.OSC to    R19C24A.CLK osc_OSC
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osc to globalClockArea_toggler/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.443        OSC.OSC to    R19C24A.CLK osc_OSC
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              globalClockArea_toggler/timeout_counter_value_215__i1  (from osc_OSC +)
   Destination:    FF         Data in        globalClockArea_toggler/timeout_counter_value_215__i1  (to osc_OSC +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay globalClockArea_toggler/SLICE_0 to globalClockArea_toggler/SLICE_0 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path globalClockArea_toggler/SLICE_0 to globalClockArea_toggler/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C22B.CLK to     R19C22B.Q0 globalClockArea_toggler/SLICE_0 (from osc_OSC)
ROUTE         2     0.132     R19C22B.Q0 to     R19C22B.A0 globalClockArea_toggler/timeout_counter_value_1
CTOF_DEL    ---     0.101     R19C22B.A0 to     R19C22B.F0 globalClockArea_toggler/SLICE_0
ROUTE         1     0.000     R19C22B.F0 to    R19C22B.DI0 globalClockArea_toggler/n119 (to osc_OSC)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path osc to globalClockArea_toggler/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.443        OSC.OSC to    R19C22B.CLK osc_OSC
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osc to globalClockArea_toggler/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.443        OSC.OSC to    R19C22B.CLK osc_OSC
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              globalClockArea_toggler/timeout_counter_value_215__i9  (from osc_OSC +)
   Destination:    FF         Data in        globalClockArea_toggler/timeout_counter_value_215__i9  (to osc_OSC +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay globalClockArea_toggler/SLICE_2 to globalClockArea_toggler/SLICE_2 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path globalClockArea_toggler/SLICE_2 to globalClockArea_toggler/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C23B.CLK to     R19C23B.Q0 globalClockArea_toggler/SLICE_2 (from osc_OSC)
ROUTE         2     0.132     R19C23B.Q0 to     R19C23B.A0 globalClockArea_toggler/timeout_counter_value_9
CTOF_DEL    ---     0.101     R19C23B.A0 to     R19C23B.F0 globalClockArea_toggler/SLICE_2
ROUTE         1     0.000     R19C23B.F0 to    R19C23B.DI0 globalClockArea_toggler/n111 (to osc_OSC)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path osc to globalClockArea_toggler/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.443        OSC.OSC to    R19C23B.CLK osc_OSC
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osc to globalClockArea_toggler/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.443        OSC.OSC to    R19C23B.CLK osc_OSC
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              globalClockArea_toggler/timeout_counter_value_215__i12  (from osc_OSC +)
   Destination:    FF         Data in        globalClockArea_toggler/timeout_counter_value_215__i12  (to osc_OSC +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay globalClockArea_toggler/SLICE_11 to globalClockArea_toggler/SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path globalClockArea_toggler/SLICE_11 to globalClockArea_toggler/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C23C.CLK to     R19C23C.Q1 globalClockArea_toggler/SLICE_11 (from osc_OSC)
ROUTE         2     0.132     R19C23C.Q1 to     R19C23C.A1 globalClockArea_toggler/timeout_counter_value_12
CTOF_DEL    ---     0.101     R19C23C.A1 to     R19C23C.F1 globalClockArea_toggler/SLICE_11
ROUTE         1     0.000     R19C23C.F1 to    R19C23C.DI1 globalClockArea_toggler/n108 (to osc_OSC)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path osc to globalClockArea_toggler/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.443        OSC.OSC to    R19C23C.CLK osc_OSC
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osc to globalClockArea_toggler/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.443        OSC.OSC to    R19C23C.CLK osc_OSC
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              globalClockArea_toggler/timeout_counter_value_215__i20  (from osc_OSC +)
   Destination:    FF         Data in        globalClockArea_toggler/timeout_counter_value_215__i20  (to osc_OSC +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay globalClockArea_toggler/SLICE_7 to globalClockArea_toggler/SLICE_7 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path globalClockArea_toggler/SLICE_7 to globalClockArea_toggler/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C24C.CLK to     R19C24C.Q1 globalClockArea_toggler/SLICE_7 (from osc_OSC)
ROUTE         2     0.132     R19C24C.Q1 to     R19C24C.A1 globalClockArea_toggler/timeout_counter_value_20
CTOF_DEL    ---     0.101     R19C24C.A1 to     R19C24C.F1 globalClockArea_toggler/SLICE_7
ROUTE         1     0.000     R19C24C.F1 to    R19C24C.DI1 globalClockArea_toggler/n100 (to osc_OSC)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path osc to globalClockArea_toggler/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.443        OSC.OSC to    R19C24C.CLK osc_OSC
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osc to globalClockArea_toggler/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.443        OSC.OSC to    R19C24C.CLK osc_OSC
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              globalClockArea_toggler/timeout_counter_value_215__i21  (from osc_OSC +)
   Destination:    FF         Data in        globalClockArea_toggler/timeout_counter_value_215__i21  (to osc_OSC +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay globalClockArea_toggler/SLICE_3 to globalClockArea_toggler/SLICE_3 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path globalClockArea_toggler/SLICE_3 to globalClockArea_toggler/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C24D.CLK to     R19C24D.Q0 globalClockArea_toggler/SLICE_3 (from osc_OSC)
ROUTE         2     0.132     R19C24D.Q0 to     R19C24D.A0 globalClockArea_toggler/timeout_counter_value_21
CTOF_DEL    ---     0.101     R19C24D.A0 to     R19C24D.F0 globalClockArea_toggler/SLICE_3
ROUTE         1     0.000     R19C24D.F0 to    R19C24D.DI0 globalClockArea_toggler/n99 (to osc_OSC)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path osc to globalClockArea_toggler/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.443        OSC.OSC to    R19C24D.CLK osc_OSC
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osc to globalClockArea_toggler/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.443        OSC.OSC to    R19C24D.CLK osc_OSC
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              globalClockArea_toggler/timeout_counter_value_215__i18  (from osc_OSC +)
   Destination:    FF         Data in        globalClockArea_toggler/timeout_counter_value_215__i18  (to osc_OSC +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay globalClockArea_toggler/SLICE_10 to globalClockArea_toggler/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path globalClockArea_toggler/SLICE_10 to globalClockArea_toggler/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C24B.CLK to     R19C24B.Q1 globalClockArea_toggler/SLICE_10 (from osc_OSC)
ROUTE         2     0.132     R19C24B.Q1 to     R19C24B.A1 globalClockArea_toggler/timeout_counter_value_18
CTOF_DEL    ---     0.101     R19C24B.A1 to     R19C24B.F1 globalClockArea_toggler/SLICE_10
ROUTE         1     0.000     R19C24B.F1 to    R19C24B.DI1 globalClockArea_toggler/n102 (to osc_OSC)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path osc to globalClockArea_toggler/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.443        OSC.OSC to    R19C24B.CLK osc_OSC
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osc to globalClockArea_toggler/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.443        OSC.OSC to    R19C24B.CLK osc_OSC
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              globalClockArea_toggler/timeout_counter_value_215__i7  (from osc_OSC +)
   Destination:    FF         Data in        globalClockArea_toggler/timeout_counter_value_215__i7  (to osc_OSC +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay globalClockArea_toggler/SLICE_5 to globalClockArea_toggler/SLICE_5 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path globalClockArea_toggler/SLICE_5 to globalClockArea_toggler/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C23A.CLK to     R19C23A.Q0 globalClockArea_toggler/SLICE_5 (from osc_OSC)
ROUTE         2     0.132     R19C23A.Q0 to     R19C23A.A0 globalClockArea_toggler/timeout_counter_value_7
CTOF_DEL    ---     0.101     R19C23A.A0 to     R19C23A.F0 globalClockArea_toggler/SLICE_5
ROUTE         1     0.000     R19C23A.F0 to    R19C23A.DI0 globalClockArea_toggler/n113 (to osc_OSC)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path osc to globalClockArea_toggler/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.443        OSC.OSC to    R19C23A.CLK osc_OSC
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osc to globalClockArea_toggler/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.443        OSC.OSC to    R19C23A.CLK osc_OSC
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "osc_OSC" 12.090000 MHz ; |     0.000 ns|     0.336 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: osc_OSC   Source: osc.OSC   Loads: 14
   Covered under: FREQUENCY NET "osc_OSC" 12.090000 MHz ;

Clock Domain: io_jtag_tck_c   Source: io_jtag_tck.PAD   Loads: 46
   No transfer within this clock domain is found


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 590 paths, 1 nets, and 124 connections (19.44% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
