

================================================================
== Vivado HLS Report for 'duc'
================================================================
* Date:           Tue Feb 11 19:48:25 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        duc_prj
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 2.71 ns | 2.710 ns |   0.34 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |       33|       41| 89.430 ns | 0.111 us |   33|   41|   none  |
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------+-------+---------+---------+-----------+-----------+-----+-----+---------+
        |                  |       |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |     Instance     | Module|   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------+-------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_imf3_fu_208   |imf3   |        7|        7| 18.970 ns | 18.970 ns |    7|    7|   none  |
        |grp_imf2_fu_229   |imf2   |        7|        7| 18.970 ns | 18.970 ns |    7|    7|   none  |
        |grp_mixer_fu_249  |mixer  |        1|        9|  2.710 ns | 24.390 ns |    1|    9|   none  |
        +------------------+-------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      2|       -|       -|    -|
|Expression       |        -|      -|       0|     423|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        0|      5|    1312|    1037|    0|
|Memory           |        4|      -|      36|      21|    0|
|Multiplexer      |        -|      -|       -|     127|    -|
|Register         |        -|      -|     624|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        4|      7|    1972|    1608|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |      1|   ~0   |       1|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------+-------+---------+-------+-----+-----+-----+
    |     Instance     | Module| BRAM_18K| DSP48E|  FF | LUT | URAM|
    +------------------+-------+---------+-------+-----+-----+-----+
    |grp_imf2_fu_229   |imf2   |        0|      1|  373|  296|    0|
    |grp_imf3_fu_208   |imf3   |        0|      1|  667|  534|    0|
    |grp_mixer_fu_249  |mixer  |        0|      3|  272|  207|    0|
    +------------------+-------+---------+-------+-----+-----+-----+
    |Total             |       |        0|      5| 1312| 1037|    0|
    +------------------+-------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +--------------------------+----------------------+-----------+
    |         Instance         |        Module        | Expression|
    +--------------------------+----------------------+-----------+
    |duc_mul_mul_18s_1bkb_U23  |duc_mul_mul_18s_1bkb  |  i0 * i1  |
    |duc_mul_mul_18s_1bkb_U24  |duc_mul_mul_18s_1bkb  |  i0 * i1  |
    +--------------------------+----------------------+-----------+

    * Memory: 
    +-----------------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory     |       Module      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    |c_U              |duc_c              |        0|  18|  14|    0|    48|   18|     1|          864|
    |c_2_U            |duc_c_2            |        0|  18|   7|    0|    24|   18|     1|          432|
    |shift_reg_p_U    |duc_shift_reg_p    |        2|   0|   0|    0|    96|   38|     1|         3648|
    |shift_reg_p_2_U  |duc_shift_reg_p_2  |        2|   0|   0|    0|    50|   38|     1|         1900|
    +-----------------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total            |                   |        4|  36|  21|    0|   218|  112|     4|         6844|
    +-----------------+-------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |acc_1_fu_382_p2        |     +    |      0|  0|  45|          38|          38|
    |add_ln21_fu_387_p2     |     +    |      0|  0|  42|          35|          35|
    |add_ln27_1_fu_554_p2   |     +    |      0|  0|  42|          35|          35|
    |inc_5_fu_472_p2        |     +    |      0|  0|  15|           1|           5|
    |inc_fu_305_p2          |     +    |      0|  0|  15|           1|           6|
    |sum_fu_549_p2          |     +    |      0|  0|  45|          38|          38|
    |and_ln21_fu_352_p2     |    and   |      0|  0|   6|           1|           1|
    |and_ln28_fu_519_p2     |    and   |      0|  0|   6|           1|           1|
    |icmp_ln18_fu_277_p2    |   icmp   |      0|  0|  11|           6|           1|
    |icmp_ln21_1_fu_335_p2  |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln21_fu_330_p2    |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln22_fu_444_p2    |   icmp   |      0|  0|  11|           5|           1|
    |icmp_ln28_1_fu_502_p2  |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln28_fu_497_p2    |   icmp   |      0|  0|  11|           5|           5|
    |or_ln21_1_fu_358_p2    |    or    |      0|  0|   6|           1|           1|
    |or_ln21_fu_346_p2      |    or    |      0|  0|   6|           1|           1|
    |or_ln28_1_fu_525_p2    |    or    |      0|  0|   6|           1|           1|
    |or_ln28_fu_513_p2      |    or    |      0|  0|   6|           1|           1|
    |inc_4_fu_428_p3        |  select  |      0|  0|   6|           1|           1|
    |inc_6_fu_612_p3        |  select  |      0|  0|   5|           1|           1|
    |select_ln21_fu_364_p3  |  select  |      0|  0|  38|           1|           1|
    |select_ln28_fu_531_p3  |  select  |      0|  0|  38|           1|           1|
    |xor_ln21_fu_340_p2     |    xor   |      0|  0|   6|           1|           2|
    |xor_ln26_fu_408_p2     |    xor   |      0|  0|   6|           1|           2|
    |xor_ln28_fu_507_p2     |    xor   |      0|  0|   6|           1|           2|
    |xor_ln33_fu_579_p2     |    xor   |      0|  0|   6|           1|           1|
    |xor_ln34_fu_590_p2     |    xor   |      0|  0|   6|           1|           2|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 423|         196|         198|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  97|         20|    1|         20|
    |shift_reg_p_2_address0  |  15|          3|    6|         18|
    |shift_reg_p_address0    |  15|          3|    7|         21|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 127|         26|   14|         59|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |acc_1_reg_716                  |  38|   0|   38|          0|
    |add_ln21_reg_721               |  35|   0|   35|          0|
    |add_ln27_1_reg_804             |  35|   0|   35|          0|
    |ap_CS_fsm                      |  19|   0|   19|          0|
    |c_2_load_reg_742               |  18|   0|   18|          0|
    |c_load_reg_659                 |  18|   0|   18|          0|
    |ch                             |   1|   0|    1|          0|
    |ch_3                           |   1|   0|    1|          0|
    |ch_3_load_reg_763              |   1|   0|    1|          0|
    |ch_load_reg_680                |   1|   0|    1|          0|
    |cnt_1                          |   1|   0|    1|          0|
    |grp_imf2_fu_229_ap_start_reg   |   1|   0|    1|          0|
    |grp_imf3_fu_208_ap_start_reg   |   1|   0|    1|          0|
    |grp_mixer_fu_249_ap_start_reg  |   1|   0|    1|          0|
    |i                              |   6|   0|    6|          0|
    |i_4                            |   5|   0|    5|          0|
    |i_4_load_reg_726               |   5|   0|    5|          0|
    |i_load_reg_643                 |   6|   0|    6|          0|
    |icmp_ln21_reg_691              |   1|   0|    1|          0|
    |icmp_ln28_reg_774              |   1|   0|    1|          0|
    |imf1_o_reg_809                 |  18|   0|   18|          0|
    |imf2_o_reg_814                 |  18|   0|   18|          0|
    |imf3_o_reg_819                 |  18|   0|   18|          0|
    |in_3                           |  18|   0|   18|          0|
    |in_r                           |  18|   0|   18|          0|
    |inc_5_reg_757                  |   5|   0|    5|          0|
    |inc_reg_674                    |   6|   0|    6|          0|
    |init                           |   1|   0|    1|          0|
    |init_4                         |   1|   0|    1|          0|
    |m_2_reg_784                    |  36|   0|   36|          0|
    |m_reg_701                      |  36|   0|   36|          0|
    |select_ln21_reg_696            |  38|   0|   38|          0|
    |select_ln28_reg_779            |  38|   0|   38|          0|
    |sum_reg_799                    |  38|   0|   38|          0|
    |trunc_ln18_1_reg_711           |  35|   0|   35|          0|
    |trunc_ln18_reg_706             |  35|   0|   35|          0|
    |trunc_ln27_1_reg_794           |  35|   0|   35|          0|
    |trunc_ln27_reg_789             |  35|   0|   35|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 624|   0|  624|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs |      duc     | return value |
|ap_rst         |  in |    1| ap_ctrl_hs |      duc     | return value |
|ap_start       |  in |    1| ap_ctrl_hs |      duc     | return value |
|ap_done        | out |    1| ap_ctrl_hs |      duc     | return value |
|ap_idle        | out |    1| ap_ctrl_hs |      duc     | return value |
|ap_ready       | out |    1| ap_ctrl_hs |      duc     | return value |
|din_i          |  in |   18|   ap_none  |     din_i    |    scalar    |
|freq           |  in |   16|   ap_none  |     freq     |    scalar    |
|dout_i         | out |   18|   ap_vld   |    dout_i    |    pointer   |
|dout_i_ap_vld  | out |    1|   ap_vld   |    dout_i    |    pointer   |
|dout_q         | out |   18|   ap_vld   |    dout_q    |    pointer   |
|dout_q_ap_vld  | out |    1|   ap_vld   |    dout_q    |    pointer   |
+---------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.33>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18 %din_i) nounwind, !map !45"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %freq) nounwind, !map !51"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18* %dout_i) nounwind, !map !55"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18* %dout_q) nounwind, !map !61"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @duc_str) nounwind"   --->   Operation 24 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%freq_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %freq) nounwind" [duc.c:4]   --->   Operation 25 'read' 'freq_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%din_i_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %din_i) nounwind" [duc.c:4]   --->   Operation 26 'read' 'din_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i_load = load i6* @i, align 1" [srrc.c:18->duc.c:29]   --->   Operation 27 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.15ns)   --->   "%icmp_ln18 = icmp eq i6 %i_load, 0" [srrc.c:18->duc.c:29]   --->   Operation 28 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 1.15> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %1, label %._crit_edge_ifconv.i" [srrc.c:18->duc.c:29]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "store i18 %din_i_read, i18* @in_r, align 4" [srrc.c:18->duc.c:29]   --->   Operation 30 'store' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "br label %._crit_edge_ifconv.i" [srrc.c:18->duc.c:29]   --->   Operation 31 'br' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i6 %i_load to i64" [srrc.c:21->duc.c:29]   --->   Operation 32 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%c_addr = getelementptr inbounds [48 x i18]* @c, i64 0, i64 %zext_ln21" [srrc.c:21->duc.c:29]   --->   Operation 33 'getelementptr' 'c_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (1.33ns)   --->   "%c_load = load i18* %c_addr, align 4" [srrc.c:21->duc.c:29]   --->   Operation 34 'load' 'c_load' <Predicate = true> <Delay = 1.33> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 24> <ROM>

State 2 <SV = 1> <Delay = 1.33>
ST_2 : Operation 35 [1/2] (1.33ns)   --->   "%c_load = load i18* %c_addr, align 4" [srrc.c:21->duc.c:29]   --->   Operation 35 'load' 'c_load' <Predicate = true> <Delay = 1.33> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 24> <ROM>

State 3 <SV = 2> <Delay = 1.82>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%in_load = load i18* @in_r, align 4" [srrc.c:21->duc.c:29]   --->   Operation 36 'load' 'in_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln16 = sext i18 %c_load to i36" [mac.c:16->srrc.c:21->duc.c:29]   --->   Operation 37 'sext' 'sext_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln16_1 = sext i18 %in_load to i36" [mac.c:16->srrc.c:21->duc.c:29]   --->   Operation 38 'sext' 'sext_ln16_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [4/4] (1.82ns) (root node of the DSP)   --->   "%m = mul nsw i36 %sext_ln16_1, %sext_ln16" [mac.c:16->srrc.c:21->duc.c:29]   --->   Operation 39 'mul' 'm' <Predicate = true> <Delay = 1.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.82>
ST_4 : Operation 40 [1/1] (1.35ns)   --->   "%inc = add i6 1, %i_load" [srrc.c:19->duc.c:29]   --->   Operation 40 'add' 'inc' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [3/4] (1.82ns) (root node of the DSP)   --->   "%m = mul nsw i36 %sext_ln16_1, %sext_ln16" [mac.c:16->srrc.c:21->duc.c:29]   --->   Operation 41 'mul' 'm' <Predicate = true> <Delay = 1.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.82>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%ch_load = load i1* @ch, align 1" [srrc.c:21->duc.c:29]   --->   Operation 42 'load' 'ch_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_7 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %inc, i1 %ch_load)" [srrc.c:21->duc.c:29]   --->   Operation 43 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i7 %tmp_7 to i64" [srrc.c:21->duc.c:29]   --->   Operation 44 'zext' 'zext_ln21_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%shift_reg_p_addr = getelementptr [96 x i38]* @shift_reg_p, i64 0, i64 %zext_ln21_1" [srrc.c:21->duc.c:29]   --->   Operation 45 'getelementptr' 'shift_reg_p_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [2/2] (1.33ns)   --->   "%shift_reg_p_load = load i38* %shift_reg_p_addr, align 8" [srrc.c:21->duc.c:29]   --->   Operation 46 'load' 'shift_reg_p_load' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 50> <RAM>
ST_5 : Operation 47 [2/4] (1.82ns) (root node of the DSP)   --->   "%m = mul nsw i36 %sext_ln16_1, %sext_ln16" [mac.c:16->srrc.c:21->duc.c:29]   --->   Operation 47 'mul' 'm' <Predicate = true> <Delay = 1.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 2.26>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%init_load = load i1* @init, align 1" [srrc.c:21->duc.c:29]   --->   Operation 48 'load' 'init_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/2] (1.33ns)   --->   "%shift_reg_p_load = load i38* %shift_reg_p_addr, align 8" [srrc.c:21->duc.c:29]   --->   Operation 49 'load' 'shift_reg_p_load' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 50> <RAM>
ST_6 : Operation 50 [1/1] (1.15ns)   --->   "%icmp_ln21 = icmp eq i6 %i_load, -17" [srrc.c:21->duc.c:29]   --->   Operation 50 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 1.15> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (1.15ns)   --->   "%icmp_ln21_1 = icmp eq i6 %i_load, 23" [srrc.c:21->duc.c:29]   --->   Operation 51 'icmp' 'icmp_ln21_1' <Predicate = true> <Delay = 1.15> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln21)   --->   "%xor_ln21 = xor i1 %init_load, true" [srrc.c:21->duc.c:29]   --->   Operation 52 'xor' 'xor_ln21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln21)   --->   "%or_ln21 = or i1 %icmp_ln21, %icmp_ln21_1" [srrc.c:21->duc.c:29]   --->   Operation 53 'or' 'or_ln21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln21)   --->   "%and_ln21 = and i1 %or_ln21, %xor_ln21" [srrc.c:21->duc.c:29]   --->   Operation 54 'and' 'and_ln21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node select_ln21)   --->   "%or_ln21_1 = or i1 %and_ln21, %init_load" [srrc.c:21->duc.c:29]   --->   Operation 55 'or' 'or_ln21_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.93ns) (out node of the LUT)   --->   "%select_ln21 = select i1 %or_ln21_1, i38 0, i38 %shift_reg_p_load" [srrc.c:21->duc.c:29]   --->   Operation 56 'select' 'select_ln21' <Predicate = true> <Delay = 0.93> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 57 [1/4] (0.00ns) (root node of the DSP)   --->   "%m = mul nsw i36 %sext_ln16_1, %sext_ln16" [mac.c:16->srrc.c:21->duc.c:29]   --->   Operation 57 'mul' 'm' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i36 %m to i35" [mac.c:18->srrc.c:21->duc.c:29]   --->   Operation 58 'trunc' 'trunc_ln18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln18_1 = trunc i38 %select_ln21 to i35" [mac.c:18->srrc.c:21->duc.c:29]   --->   Operation 59 'trunc' 'trunc_ln18_1' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.74>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i36 %m to i38" [mac.c:17->srrc.c:21->duc.c:29]   --->   Operation 60 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (1.71ns)   --->   "%acc_1 = add i38 %sext_ln17, %select_ln21" [mac.c:18->srrc.c:21->duc.c:29]   --->   Operation 61 'add' 'acc_1' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 62 [1/1] (1.74ns)   --->   "%add_ln21 = add i35 %trunc_ln18_1, %trunc_ln18" [srrc.c:21->duc.c:29]   --->   Operation 62 'add' 'add_ln21' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.33>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%tmp = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %i_load, i1 %ch_load)" [srrc.c:23->duc.c:29]   --->   Operation 63 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i7 %tmp to i64" [srrc.c:23->duc.c:29]   --->   Operation 64 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%shift_reg_p_addr_1 = getelementptr [96 x i38]* @shift_reg_p, i64 0, i64 %zext_ln23" [srrc.c:23->duc.c:29]   --->   Operation 65 'getelementptr' 'shift_reg_p_addr_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (1.33ns)   --->   "store i38 %acc_1, i38* %shift_reg_p_addr_1, align 8" [srrc.c:23->duc.c:29]   --->   Operation 66 'store' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 50> <RAM>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %2, label %srrc.exit" [srrc.c:24->duc.c:29]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %ch_load, label %3, label %._crit_edge9.i" [srrc.c:25->duc.c:29]   --->   Operation 68 'br' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "store i1 false, i1* @init, align 1" [srrc.c:25->duc.c:29]   --->   Operation 69 'store' <Predicate = (icmp_ln21 & ch_load)> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "br label %._crit_edge9.i" [srrc.c:25->duc.c:29]   --->   Operation 70 'br' <Predicate = (icmp_ln21 & ch_load)> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.61ns)   --->   "%xor_ln26 = xor i1 %ch_load, true" [srrc.c:26->duc.c:29]   --->   Operation 71 'xor' 'xor_ln26' <Predicate = (icmp_ln21)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "store i1 %xor_ln26, i1* @ch, align 1" [srrc.c:26->duc.c:29]   --->   Operation 72 'store' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "br label %srrc.exit" [srrc.c:27->duc.c:29]   --->   Operation 73 'br' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%srrc_o = call i18 @_ssdm_op_PartSelect.i18.i35.i32.i32(i35 %add_ln21, i32 17, i32 34)" [srrc.c:31->duc.c:29]   --->   Operation 74 'partselect' 'srrc_o' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.65ns)   --->   "%inc_4 = select i1 %icmp_ln21, i6 0, i6 %inc" [srrc.c:33->duc.c:29]   --->   Operation 75 'select' 'inc_4' <Predicate = true> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "store i6 %inc_4, i6* @i, align 1" [srrc.c:33->duc.c:29]   --->   Operation 76 'store' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%i_4_load = load i5* @i_4, align 1" [imf1.c:22->duc.c:31]   --->   Operation 77 'load' 'i_4_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (1.11ns)   --->   "%icmp_ln22 = icmp eq i5 %i_4_load, 0" [imf1.c:22->duc.c:31]   --->   Operation 78 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "br i1 %icmp_ln22, label %4, label %._crit_edge_ifconv.i11" [imf1.c:22->duc.c:31]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "store i18 %srrc_o, i18* @in_3, align 4" [imf1.c:23->duc.c:31]   --->   Operation 80 'store' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "br label %._crit_edge_ifconv.i11" [imf1.c:24->duc.c:31]   --->   Operation 81 'br' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i5 %i_4_load to i64" [imf1.c:28->duc.c:31]   --->   Operation 82 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%c_2_addr = getelementptr inbounds [24 x i18]* @c_2, i64 0, i64 %zext_ln28" [imf1.c:28->duc.c:31]   --->   Operation 83 'getelementptr' 'c_2_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [2/2] (1.33ns)   --->   "%c_2_load = load i18* %c_2_addr, align 4" [imf1.c:28->duc.c:31]   --->   Operation 84 'load' 'c_2_load' <Predicate = true> <Delay = 1.33> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 24> <ROM>

State 9 <SV = 8> <Delay = 1.33>
ST_9 : Operation 85 [1/2] (1.33ns)   --->   "%c_2_load = load i18* %c_2_addr, align 4" [imf1.c:28->duc.c:31]   --->   Operation 85 'load' 'c_2_load' <Predicate = true> <Delay = 1.33> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 24> <ROM>

State 10 <SV = 9> <Delay = 1.82>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%in_3_load = load i18* @in_3, align 4" [imf1.c:28->duc.c:31]   --->   Operation 86 'load' 'in_3_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i18 %c_2_load to i36" [mac.c:26->imf1.c:28->duc.c:31]   --->   Operation 87 'sext' 'sext_ln26' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln26_1 = sext i18 %in_3_load to i36" [mac.c:26->imf1.c:28->duc.c:31]   --->   Operation 88 'sext' 'sext_ln26_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 89 [4/4] (1.82ns) (root node of the DSP)   --->   "%m_2 = mul nsw i36 %sext_ln26, %sext_ln26_1" [mac.c:26->imf1.c:28->duc.c:31]   --->   Operation 89 'mul' 'm_2' <Predicate = true> <Delay = 1.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 1.82>
ST_11 : Operation 90 [1/1] (1.33ns)   --->   "%inc_5 = add i5 1, %i_4_load" [imf1.c:25->duc.c:31]   --->   Operation 90 'add' 'inc_5' <Predicate = true> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 91 [3/4] (1.82ns) (root node of the DSP)   --->   "%m_2 = mul nsw i36 %sext_ln26, %sext_ln26_1" [mac.c:26->imf1.c:28->duc.c:31]   --->   Operation 91 'mul' 'm_2' <Predicate = true> <Delay = 1.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 1.82>
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "%ch_3_load = load i1* @ch_3, align 1" [imf1.c:28->duc.c:31]   --->   Operation 92 'load' 'ch_3_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_9 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %inc_5, i1 %ch_3_load)" [imf1.c:28->duc.c:31]   --->   Operation 93 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i6 %tmp_9 to i64" [imf1.c:28->duc.c:31]   --->   Operation 94 'zext' 'zext_ln28_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "%shift_reg_p_2_addr = getelementptr [50 x i38]* @shift_reg_p_2, i64 0, i64 %zext_ln28_1" [imf1.c:28->duc.c:31]   --->   Operation 95 'getelementptr' 'shift_reg_p_2_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 96 [2/2] (1.33ns)   --->   "%shift_reg_p_2_load = load i38* %shift_reg_p_2_addr, align 8" [imf1.c:28->duc.c:31]   --->   Operation 96 'load' 'shift_reg_p_2_load' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 50> <RAM>
ST_12 : Operation 97 [2/4] (1.82ns) (root node of the DSP)   --->   "%m_2 = mul nsw i36 %sext_ln26, %sext_ln26_1" [mac.c:26->imf1.c:28->duc.c:31]   --->   Operation 97 'mul' 'm_2' <Predicate = true> <Delay = 1.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 2.26>
ST_13 : Operation 98 [1/1] (0.00ns)   --->   "%init_4_load = load i1* @init_4, align 1" [imf1.c:28->duc.c:31]   --->   Operation 98 'load' 'init_4_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 99 [1/2] (1.33ns)   --->   "%shift_reg_p_2_load = load i38* %shift_reg_p_2_addr, align 8" [imf1.c:28->duc.c:31]   --->   Operation 99 'load' 'shift_reg_p_2_load' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 50> <RAM>
ST_13 : Operation 100 [1/1] (1.11ns)   --->   "%icmp_ln28 = icmp eq i5 %i_4_load, -9" [imf1.c:28->duc.c:31]   --->   Operation 100 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 101 [1/1] (1.11ns)   --->   "%icmp_ln28_1 = icmp eq i5 %i_4_load, 11" [imf1.c:28->duc.c:31]   --->   Operation 101 'icmp' 'icmp_ln28_1' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%xor_ln28 = xor i1 %init_4_load, true" [imf1.c:28->duc.c:31]   --->   Operation 102 'xor' 'xor_ln28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%or_ln28 = or i1 %icmp_ln28, %icmp_ln28_1" [imf1.c:28->duc.c:31]   --->   Operation 103 'or' 'or_ln28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%and_ln28 = and i1 %or_ln28, %xor_ln28" [imf1.c:28->duc.c:31]   --->   Operation 104 'and' 'and_ln28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%or_ln28_1 = or i1 %and_ln28, %init_4_load" [imf1.c:28->duc.c:31]   --->   Operation 105 'or' 'or_ln28_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 106 [1/1] (0.93ns) (out node of the LUT)   --->   "%select_ln28 = select i1 %or_ln28_1, i38 0, i38 %shift_reg_p_2_load" [imf1.c:28->duc.c:31]   --->   Operation 106 'select' 'select_ln28' <Predicate = true> <Delay = 0.93> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 107 [1/4] (0.00ns) (root node of the DSP)   --->   "%m_2 = mul nsw i36 %sext_ln26, %sext_ln26_1" [mac.c:26->imf1.c:28->duc.c:31]   --->   Operation 107 'mul' 'm_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i36 %m_2 to i35" [mac.c:27->imf1.c:28->duc.c:31]   --->   Operation 108 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln27_1 = trunc i38 %select_ln28 to i35" [mac.c:27->imf1.c:28->duc.c:31]   --->   Operation 109 'trunc' 'trunc_ln27_1' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 1.74>
ST_14 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln27 = sext i36 %m_2 to i38" [mac.c:27->imf1.c:28->duc.c:31]   --->   Operation 110 'sext' 'sext_ln27' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 111 [1/1] (1.71ns)   --->   "%sum = add nsw i38 %sext_ln27, %select_ln28" [mac.c:27->imf1.c:28->duc.c:31]   --->   Operation 111 'add' 'sum' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 112 [1/1] (1.74ns)   --->   "%add_ln27_1 = add i35 %trunc_ln27_1, %trunc_ln27" [mac.c:27->imf1.c:28->duc.c:31]   --->   Operation 112 'add' 'add_ln27_1' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.33>
ST_15 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_8 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %i_4_load, i1 %ch_3_load)" [imf1.c:30->duc.c:31]   --->   Operation 113 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i6 %tmp_8 to i64" [imf1.c:30->duc.c:31]   --->   Operation 114 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 115 [1/1] (0.00ns)   --->   "%shift_reg_p_2_addr_1 = getelementptr [50 x i38]* @shift_reg_p_2, i64 0, i64 %zext_ln30" [imf1.c:30->duc.c:31]   --->   Operation 115 'getelementptr' 'shift_reg_p_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 116 [1/1] (1.33ns)   --->   "store i38 %sum, i38* %shift_reg_p_2_addr_1, align 8" [imf1.c:30->duc.c:31]   --->   Operation 116 'store' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 50> <RAM>
ST_15 : Operation 117 [1/1] (0.00ns)   --->   "br i1 %icmp_ln28, label %5, label %imf1.exit" [imf1.c:31->duc.c:31]   --->   Operation 117 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 118 [1/1] (0.00ns)   --->   "br i1 %ch_3_load, label %6, label %._crit_edge9.i12" [imf1.c:32->duc.c:31]   --->   Operation 118 'br' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_15 : Operation 119 [1/1] (0.00ns)   --->   "store i1 false, i1* @init_4, align 1" [imf1.c:32->duc.c:31]   --->   Operation 119 'store' <Predicate = (icmp_ln28 & ch_3_load)> <Delay = 0.00>
ST_15 : Operation 120 [1/1] (0.00ns)   --->   "br label %._crit_edge9.i12" [imf1.c:32->duc.c:31]   --->   Operation 120 'br' <Predicate = (icmp_ln28 & ch_3_load)> <Delay = 0.00>
ST_15 : Operation 121 [1/1] (0.00ns)   --->   "%cnt_1_load = load i1* @cnt_1, align 1" [imf1.c:33->duc.c:31]   --->   Operation 121 'load' 'cnt_1_load' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_15 : Operation 122 [1/1] (0.61ns)   --->   "%xor_ln33 = xor i1 %ch_3_load, %cnt_1_load" [imf1.c:33->duc.c:31]   --->   Operation 122 'xor' 'xor_ln33' <Predicate = (icmp_ln28)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 123 [1/1] (0.00ns)   --->   "store i1 %xor_ln33, i1* @ch_3, align 1" [imf1.c:33->duc.c:31]   --->   Operation 123 'store' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_15 : Operation 124 [1/1] (0.61ns)   --->   "%xor_ln34 = xor i1 %cnt_1_load, true" [imf1.c:34->duc.c:31]   --->   Operation 124 'xor' 'xor_ln34' <Predicate = (icmp_ln28)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 125 [1/1] (0.00ns)   --->   "store i1 %xor_ln34, i1* @cnt_1, align 1" [imf1.c:34->duc.c:31]   --->   Operation 125 'store' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_15 : Operation 126 [1/1] (0.00ns)   --->   "br label %imf1.exit" [imf1.c:35->duc.c:31]   --->   Operation 126 'br' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_15 : Operation 127 [1/1] (0.00ns)   --->   "%imf1_o = call i18 @_ssdm_op_PartSelect.i18.i35.i32.i32(i35 %add_ln27_1, i32 17, i32 34)" [imf1.c:39->duc.c:31]   --->   Operation 127 'partselect' 'imf1_o' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 128 [1/1] (0.79ns)   --->   "%inc_6 = select i1 %icmp_ln28, i5 0, i5 %inc_5" [imf1.c:42->duc.c:31]   --->   Operation 128 'select' 'inc_6' <Predicate = true> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 129 [1/1] (0.00ns)   --->   "store i5 %inc_6, i5* @i_4, align 1" [imf1.c:42->duc.c:31]   --->   Operation 129 'store' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 130 [2/2] (0.00ns)   --->   "%imf2_o = call fastcc i18 @imf2(i18 %imf1_o)" [duc.c:33]   --->   Operation 130 'call' 'imf2_o' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 1.06>
ST_16 : Operation 131 [1/2] (0.00ns)   --->   "%imf2_o = call fastcc i18 @imf2(i18 %imf1_o)" [duc.c:33]   --->   Operation 131 'call' 'imf2_o' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 132 [2/2] (1.06ns)   --->   "%imf3_o = call fastcc i18 @imf3(i18 %imf2_o)" [duc.c:35]   --->   Operation 132 'call' 'imf3_o' <Predicate = true> <Delay = 1.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.73>
ST_17 : Operation 133 [1/2] (0.73ns)   --->   "%imf3_o = call fastcc i18 @imf3(i18 %imf2_o)" [duc.c:35]   --->   Operation 133 'call' 'imf3_o' <Predicate = true> <Delay = 0.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 2.03>
ST_18 : Operation 134 [2/2] (2.03ns)   --->   "call fastcc void @mixer(i16 zeroext %freq_read, i18 signext %imf3_o, i18* %dout_i, i18* %dout_q)" [duc.c:37]   --->   Operation 134 'call' <Predicate = true> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 135 [1/2] (0.00ns)   --->   "call fastcc void @mixer(i16 zeroext %freq_read, i18 signext %imf3_o, i18* %dout_i, i18* %dout_q)" [duc.c:37]   --->   Operation 135 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 136 [1/1] (0.00ns)   --->   "ret void" [duc.c:39]   --->   Operation 136 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ din_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ freq]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dout_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dout_q]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ i]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ in_r]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ c]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ init]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ ch]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_p]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ i_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ in_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ c_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ init_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ ch_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_p_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ cnt_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ i_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ in_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ c_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ init_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ ch_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_p_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ cnt]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ i_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ in_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ j]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ c_5_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ init_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_p0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ c_5_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ shift_reg_p1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ i_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ init_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ ch_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ index]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ DI_cache]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ acc]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ dds_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0      (specbitsmap   ) [ 00000000000000000000]
specbitsmap_ln0      (specbitsmap   ) [ 00000000000000000000]
specbitsmap_ln0      (specbitsmap   ) [ 00000000000000000000]
specbitsmap_ln0      (specbitsmap   ) [ 00000000000000000000]
spectopmodule_ln0    (spectopmodule ) [ 00000000000000000000]
freq_read            (read          ) [ 00111111111111111111]
din_i_read           (read          ) [ 00000000000000000000]
i_load               (load          ) [ 00111111100000000000]
icmp_ln18            (icmp          ) [ 01000000000000000000]
br_ln18              (br            ) [ 00000000000000000000]
store_ln18           (store         ) [ 00000000000000000000]
br_ln18              (br            ) [ 00000000000000000000]
zext_ln21            (zext          ) [ 00000000000000000000]
c_addr               (getelementptr ) [ 00100000000000000000]
c_load               (load          ) [ 00010000000000000000]
in_load              (load          ) [ 00000000000000000000]
sext_ln16            (sext          ) [ 00001110000000000000]
sext_ln16_1          (sext          ) [ 00001110000000000000]
inc                  (add           ) [ 00000111100000000000]
ch_load              (load          ) [ 00000011100000000000]
tmp_7                (bitconcatenate) [ 00000000000000000000]
zext_ln21_1          (zext          ) [ 00000000000000000000]
shift_reg_p_addr     (getelementptr ) [ 00000010000000000000]
init_load            (load          ) [ 00000000000000000000]
shift_reg_p_load     (load          ) [ 00000000000000000000]
icmp_ln21            (icmp          ) [ 00000001100000000000]
icmp_ln21_1          (icmp          ) [ 00000000000000000000]
xor_ln21             (xor           ) [ 00000000000000000000]
or_ln21              (or            ) [ 00000000000000000000]
and_ln21             (and           ) [ 00000000000000000000]
or_ln21_1            (or            ) [ 00000000000000000000]
select_ln21          (select        ) [ 00000001000000000000]
m                    (mul           ) [ 00000001000000000000]
trunc_ln18           (trunc         ) [ 00000001000000000000]
trunc_ln18_1         (trunc         ) [ 00000001000000000000]
sext_ln17            (sext          ) [ 00000000000000000000]
acc_1                (add           ) [ 00000000100000000000]
add_ln21             (add           ) [ 00000000100000000000]
tmp                  (bitconcatenate) [ 00000000000000000000]
zext_ln23            (zext          ) [ 00000000000000000000]
shift_reg_p_addr_1   (getelementptr ) [ 00000000000000000000]
store_ln23           (store         ) [ 00000000000000000000]
br_ln24              (br            ) [ 00000000000000000000]
br_ln25              (br            ) [ 00000000000000000000]
store_ln25           (store         ) [ 00000000000000000000]
br_ln25              (br            ) [ 00000000000000000000]
xor_ln26             (xor           ) [ 00000000000000000000]
store_ln26           (store         ) [ 00000000000000000000]
br_ln27              (br            ) [ 00000000000000000000]
srrc_o               (partselect    ) [ 00000000000000000000]
inc_4                (select        ) [ 00000000000000000000]
store_ln33           (store         ) [ 00000000000000000000]
i_4_load             (load          ) [ 00000000011111110000]
icmp_ln22            (icmp          ) [ 00000000100000000000]
br_ln22              (br            ) [ 00000000000000000000]
store_ln23           (store         ) [ 00000000000000000000]
br_ln24              (br            ) [ 00000000000000000000]
zext_ln28            (zext          ) [ 00000000000000000000]
c_2_addr             (getelementptr ) [ 00000000010000000000]
c_2_load             (load          ) [ 00000000001000000000]
in_3_load            (load          ) [ 00000000000000000000]
sext_ln26            (sext          ) [ 00000000000111000000]
sext_ln26_1          (sext          ) [ 00000000000111000000]
inc_5                (add           ) [ 00000000000011110000]
ch_3_load            (load          ) [ 00000000000001110000]
tmp_9                (bitconcatenate) [ 00000000000000000000]
zext_ln28_1          (zext          ) [ 00000000000000000000]
shift_reg_p_2_addr   (getelementptr ) [ 00000000000001000000]
init_4_load          (load          ) [ 00000000000000000000]
shift_reg_p_2_load   (load          ) [ 00000000000000000000]
icmp_ln28            (icmp          ) [ 00000000000000110000]
icmp_ln28_1          (icmp          ) [ 00000000000000000000]
xor_ln28             (xor           ) [ 00000000000000000000]
or_ln28              (or            ) [ 00000000000000000000]
and_ln28             (and           ) [ 00000000000000000000]
or_ln28_1            (or            ) [ 00000000000000000000]
select_ln28          (select        ) [ 00000000000000100000]
m_2                  (mul           ) [ 00000000000000100000]
trunc_ln27           (trunc         ) [ 00000000000000100000]
trunc_ln27_1         (trunc         ) [ 00000000000000100000]
sext_ln27            (sext          ) [ 00000000000000000000]
sum                  (add           ) [ 00000000000000010000]
add_ln27_1           (add           ) [ 00000000000000010000]
tmp_8                (bitconcatenate) [ 00000000000000000000]
zext_ln30            (zext          ) [ 00000000000000000000]
shift_reg_p_2_addr_1 (getelementptr ) [ 00000000000000000000]
store_ln30           (store         ) [ 00000000000000000000]
br_ln31              (br            ) [ 00000000000000000000]
br_ln32              (br            ) [ 00000000000000000000]
store_ln32           (store         ) [ 00000000000000000000]
br_ln32              (br            ) [ 00000000000000000000]
cnt_1_load           (load          ) [ 00000000000000000000]
xor_ln33             (xor           ) [ 00000000000000000000]
store_ln33           (store         ) [ 00000000000000000000]
xor_ln34             (xor           ) [ 00000000000000000000]
store_ln34           (store         ) [ 00000000000000000000]
br_ln35              (br            ) [ 00000000000000000000]
imf1_o               (partselect    ) [ 00000000000000001000]
inc_6                (select        ) [ 00000000000000000000]
store_ln42           (store         ) [ 00000000000000000000]
imf2_o               (call          ) [ 00000000000000000100]
imf3_o               (call          ) [ 00000000000000000011]
call_ln37            (call          ) [ 00000000000000000000]
ret_ln39             (ret           ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="din_i">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_i"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="freq">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="freq"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dout_i">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout_i"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dout_q">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout_q"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="i">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_r">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="c">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="init">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="ch">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="shift_reg_p">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_p"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="i_4">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="in_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="c_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="init_4">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init_4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="ch_3">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="shift_reg_p_2">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_p_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="cnt_1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnt_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="i_3">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="in_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="c_1">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="init_3">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init_3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="ch_2">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="shift_reg_p_1">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_p_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="cnt">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnt"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="i_2">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="in_1">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="j">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="j"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="c_5_0">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_5_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="init_2">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init_2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="shift_reg_p0">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_p0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="c_5_1">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_5_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="shift_reg_p1">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_p1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="i_1">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="init_1">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init_1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="ch_1">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="index">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="index"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="DI_cache">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DI_cache"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="acc">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="dds_table">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dds_table"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="duc_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i18"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i35.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imf2"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imf3"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mixer"/></StgValue>
</bind>
</comp>

<comp id="128" class="1004" name="freq_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="0"/>
<pin id="130" dir="0" index="1" bw="16" slack="0"/>
<pin id="131" dir="1" index="2" bw="16" slack="17"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="freq_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="din_i_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="18" slack="0"/>
<pin id="136" dir="0" index="1" bw="18" slack="0"/>
<pin id="137" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="din_i_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="c_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="18" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="6" slack="0"/>
<pin id="144" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="6" slack="0"/>
<pin id="149" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="shift_reg_p_addr_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="38" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="7" slack="0"/>
<pin id="157" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_p_addr/5 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="7" slack="0"/>
<pin id="162" dir="0" index="1" bw="38" slack="1"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="shift_reg_p_load/5 store_ln23/8 "/>
</bind>
</comp>

<comp id="166" class="1004" name="shift_reg_p_addr_1_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="38" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="7" slack="0"/>
<pin id="170" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_p_addr_1/8 "/>
</bind>
</comp>

<comp id="174" class="1004" name="c_2_addr_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="18" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="5" slack="0"/>
<pin id="178" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_2_addr/8 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_access_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="5" slack="0"/>
<pin id="183" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_2_load/8 "/>
</bind>
</comp>

<comp id="187" class="1004" name="shift_reg_p_2_addr_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="38" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="6" slack="0"/>
<pin id="191" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_p_2_addr/12 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_access_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="6" slack="0"/>
<pin id="196" dir="0" index="1" bw="38" slack="1"/>
<pin id="197" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="shift_reg_p_2_load/12 store_ln30/15 "/>
</bind>
</comp>

<comp id="200" class="1004" name="shift_reg_p_2_addr_1_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="38" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="6" slack="0"/>
<pin id="204" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_p_2_addr_1/15 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_imf3_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="18" slack="0"/>
<pin id="210" dir="0" index="1" bw="18" slack="0"/>
<pin id="211" dir="0" index="2" bw="6" slack="0"/>
<pin id="212" dir="0" index="3" bw="18" slack="0"/>
<pin id="213" dir="0" index="4" bw="6" slack="0"/>
<pin id="214" dir="0" index="5" bw="18" slack="0"/>
<pin id="215" dir="0" index="6" bw="1" slack="0"/>
<pin id="216" dir="0" index="7" bw="38" slack="0"/>
<pin id="217" dir="0" index="8" bw="1" slack="0"/>
<pin id="218" dir="0" index="9" bw="38" slack="0"/>
<pin id="219" dir="1" index="10" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="imf3_o/16 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_imf2_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="18" slack="0"/>
<pin id="231" dir="0" index="1" bw="18" slack="0"/>
<pin id="232" dir="0" index="2" bw="4" slack="0"/>
<pin id="233" dir="0" index="3" bw="18" slack="0"/>
<pin id="234" dir="0" index="4" bw="18" slack="0"/>
<pin id="235" dir="0" index="5" bw="1" slack="0"/>
<pin id="236" dir="0" index="6" bw="1" slack="0"/>
<pin id="237" dir="0" index="7" bw="38" slack="0"/>
<pin id="238" dir="0" index="8" bw="2" slack="0"/>
<pin id="239" dir="1" index="9" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="imf2_o/15 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_mixer_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="0" slack="0"/>
<pin id="251" dir="0" index="1" bw="16" slack="17"/>
<pin id="252" dir="0" index="2" bw="18" slack="1"/>
<pin id="253" dir="0" index="3" bw="18" slack="0"/>
<pin id="254" dir="0" index="4" bw="18" slack="0"/>
<pin id="255" dir="0" index="5" bw="3" slack="0"/>
<pin id="256" dir="0" index="6" bw="1" slack="0"/>
<pin id="257" dir="0" index="7" bw="1" slack="0"/>
<pin id="258" dir="0" index="8" bw="4" slack="0"/>
<pin id="259" dir="0" index="9" bw="18" slack="0"/>
<pin id="260" dir="0" index="10" bw="16" slack="0"/>
<pin id="261" dir="0" index="11" bw="16" slack="0"/>
<pin id="262" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln37/18 "/>
</bind>
</comp>

<comp id="273" class="1004" name="i_load_load_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="6" slack="0"/>
<pin id="275" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="icmp_ln18_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="6" slack="0"/>
<pin id="279" dir="0" index="1" bw="6" slack="0"/>
<pin id="280" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="store_ln18_store_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="18" slack="0"/>
<pin id="285" dir="0" index="1" bw="18" slack="0"/>
<pin id="286" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="zext_ln21_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="6" slack="0"/>
<pin id="291" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="in_load_load_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="18" slack="0"/>
<pin id="296" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_load/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="sext_ln16_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="18" slack="1"/>
<pin id="300" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="sext_ln16_1_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="18" slack="0"/>
<pin id="303" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16_1/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="inc_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="6" slack="3"/>
<pin id="308" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="inc/4 "/>
</bind>
</comp>

<comp id="310" class="1004" name="ch_load_load_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ch_load/5 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_7_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="7" slack="0"/>
<pin id="316" dir="0" index="1" bw="6" slack="1"/>
<pin id="317" dir="0" index="2" bw="1" slack="0"/>
<pin id="318" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="321" class="1004" name="zext_ln21_1_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="7" slack="0"/>
<pin id="323" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_1/5 "/>
</bind>
</comp>

<comp id="326" class="1004" name="init_load_load_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="init_load/6 "/>
</bind>
</comp>

<comp id="330" class="1004" name="icmp_ln21_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="6" slack="5"/>
<pin id="332" dir="0" index="1" bw="6" slack="0"/>
<pin id="333" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/6 "/>
</bind>
</comp>

<comp id="335" class="1004" name="icmp_ln21_1_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="6" slack="5"/>
<pin id="337" dir="0" index="1" bw="6" slack="0"/>
<pin id="338" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21_1/6 "/>
</bind>
</comp>

<comp id="340" class="1004" name="xor_ln21_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21/6 "/>
</bind>
</comp>

<comp id="346" class="1004" name="or_ln21_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln21/6 "/>
</bind>
</comp>

<comp id="352" class="1004" name="and_ln21_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln21/6 "/>
</bind>
</comp>

<comp id="358" class="1004" name="or_ln21_1_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln21_1/6 "/>
</bind>
</comp>

<comp id="364" class="1004" name="select_ln21_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="38" slack="0"/>
<pin id="367" dir="0" index="2" bw="38" slack="0"/>
<pin id="368" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21/6 "/>
</bind>
</comp>

<comp id="372" class="1004" name="trunc_ln18_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="36" slack="0"/>
<pin id="374" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln18/6 "/>
</bind>
</comp>

<comp id="375" class="1004" name="trunc_ln18_1_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="38" slack="0"/>
<pin id="377" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln18_1/6 "/>
</bind>
</comp>

<comp id="379" class="1004" name="sext_ln17_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="36" slack="1"/>
<pin id="381" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln17/7 "/>
</bind>
</comp>

<comp id="382" class="1004" name="acc_1_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="36" slack="0"/>
<pin id="384" dir="0" index="1" bw="38" slack="1"/>
<pin id="385" dir="1" index="2" bw="38" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_1/7 "/>
</bind>
</comp>

<comp id="387" class="1004" name="add_ln21_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="35" slack="1"/>
<pin id="389" dir="0" index="1" bw="35" slack="1"/>
<pin id="390" dir="1" index="2" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/7 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="7" slack="0"/>
<pin id="393" dir="0" index="1" bw="6" slack="7"/>
<pin id="394" dir="0" index="2" bw="1" slack="3"/>
<pin id="395" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="397" class="1004" name="zext_ln23_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="7" slack="0"/>
<pin id="399" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/8 "/>
</bind>
</comp>

<comp id="402" class="1004" name="store_ln25_store_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/8 "/>
</bind>
</comp>

<comp id="408" class="1004" name="xor_ln26_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="3"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln26/8 "/>
</bind>
</comp>

<comp id="413" class="1004" name="store_ln26_store_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/8 "/>
</bind>
</comp>

<comp id="419" class="1004" name="srrc_o_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="18" slack="0"/>
<pin id="421" dir="0" index="1" bw="35" slack="1"/>
<pin id="422" dir="0" index="2" bw="6" slack="0"/>
<pin id="423" dir="0" index="3" bw="7" slack="0"/>
<pin id="424" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="srrc_o/8 "/>
</bind>
</comp>

<comp id="428" class="1004" name="inc_4_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="2"/>
<pin id="430" dir="0" index="1" bw="6" slack="0"/>
<pin id="431" dir="0" index="2" bw="6" slack="4"/>
<pin id="432" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="inc_4/8 "/>
</bind>
</comp>

<comp id="434" class="1004" name="store_ln33_store_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="6" slack="0"/>
<pin id="436" dir="0" index="1" bw="6" slack="0"/>
<pin id="437" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/8 "/>
</bind>
</comp>

<comp id="440" class="1004" name="i_4_load_load_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="5" slack="0"/>
<pin id="442" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_4_load/8 "/>
</bind>
</comp>

<comp id="444" class="1004" name="icmp_ln22_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="5" slack="0"/>
<pin id="446" dir="0" index="1" bw="5" slack="0"/>
<pin id="447" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/8 "/>
</bind>
</comp>

<comp id="450" class="1004" name="store_ln23_store_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="18" slack="0"/>
<pin id="452" dir="0" index="1" bw="18" slack="0"/>
<pin id="453" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/8 "/>
</bind>
</comp>

<comp id="456" class="1004" name="zext_ln28_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="5" slack="0"/>
<pin id="458" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/8 "/>
</bind>
</comp>

<comp id="461" class="1004" name="in_3_load_load_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="18" slack="0"/>
<pin id="463" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_3_load/10 "/>
</bind>
</comp>

<comp id="465" class="1004" name="sext_ln26_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="18" slack="1"/>
<pin id="467" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26/10 "/>
</bind>
</comp>

<comp id="468" class="1004" name="sext_ln26_1_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="18" slack="0"/>
<pin id="470" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_1/10 "/>
</bind>
</comp>

<comp id="472" class="1004" name="inc_5_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="5" slack="3"/>
<pin id="475" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="inc_5/11 "/>
</bind>
</comp>

<comp id="477" class="1004" name="ch_3_load_load_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="0"/>
<pin id="479" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ch_3_load/12 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp_9_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="6" slack="0"/>
<pin id="483" dir="0" index="1" bw="5" slack="1"/>
<pin id="484" dir="0" index="2" bw="1" slack="0"/>
<pin id="485" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/12 "/>
</bind>
</comp>

<comp id="488" class="1004" name="zext_ln28_1_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="6" slack="0"/>
<pin id="490" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_1/12 "/>
</bind>
</comp>

<comp id="493" class="1004" name="init_4_load_load_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="0"/>
<pin id="495" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="init_4_load/13 "/>
</bind>
</comp>

<comp id="497" class="1004" name="icmp_ln28_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="5" slack="5"/>
<pin id="499" dir="0" index="1" bw="5" slack="0"/>
<pin id="500" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/13 "/>
</bind>
</comp>

<comp id="502" class="1004" name="icmp_ln28_1_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="5" slack="5"/>
<pin id="504" dir="0" index="1" bw="5" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_1/13 "/>
</bind>
</comp>

<comp id="507" class="1004" name="xor_ln28_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="0"/>
<pin id="509" dir="0" index="1" bw="1" slack="0"/>
<pin id="510" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln28/13 "/>
</bind>
</comp>

<comp id="513" class="1004" name="or_ln28_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="0"/>
<pin id="515" dir="0" index="1" bw="1" slack="0"/>
<pin id="516" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28/13 "/>
</bind>
</comp>

<comp id="519" class="1004" name="and_ln28_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="0"/>
<pin id="521" dir="0" index="1" bw="1" slack="0"/>
<pin id="522" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28/13 "/>
</bind>
</comp>

<comp id="525" class="1004" name="or_ln28_1_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="0"/>
<pin id="527" dir="0" index="1" bw="1" slack="0"/>
<pin id="528" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_1/13 "/>
</bind>
</comp>

<comp id="531" class="1004" name="select_ln28_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="0"/>
<pin id="533" dir="0" index="1" bw="38" slack="0"/>
<pin id="534" dir="0" index="2" bw="38" slack="0"/>
<pin id="535" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28/13 "/>
</bind>
</comp>

<comp id="539" class="1004" name="trunc_ln27_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="36" slack="0"/>
<pin id="541" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27/13 "/>
</bind>
</comp>

<comp id="542" class="1004" name="trunc_ln27_1_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="38" slack="0"/>
<pin id="544" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27_1/13 "/>
</bind>
</comp>

<comp id="546" class="1004" name="sext_ln27_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="36" slack="1"/>
<pin id="548" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27/14 "/>
</bind>
</comp>

<comp id="549" class="1004" name="sum_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="36" slack="0"/>
<pin id="551" dir="0" index="1" bw="38" slack="1"/>
<pin id="552" dir="1" index="2" bw="38" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/14 "/>
</bind>
</comp>

<comp id="554" class="1004" name="add_ln27_1_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="35" slack="1"/>
<pin id="556" dir="0" index="1" bw="35" slack="1"/>
<pin id="557" dir="1" index="2" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_1/14 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_8_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="6" slack="0"/>
<pin id="560" dir="0" index="1" bw="5" slack="7"/>
<pin id="561" dir="0" index="2" bw="1" slack="3"/>
<pin id="562" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/15 "/>
</bind>
</comp>

<comp id="564" class="1004" name="zext_ln30_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="6" slack="0"/>
<pin id="566" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/15 "/>
</bind>
</comp>

<comp id="569" class="1004" name="store_ln32_store_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="0"/>
<pin id="571" dir="0" index="1" bw="1" slack="0"/>
<pin id="572" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/15 "/>
</bind>
</comp>

<comp id="575" class="1004" name="cnt_1_load_load_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="0"/>
<pin id="577" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cnt_1_load/15 "/>
</bind>
</comp>

<comp id="579" class="1004" name="xor_ln33_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="3"/>
<pin id="581" dir="0" index="1" bw="1" slack="0"/>
<pin id="582" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln33/15 "/>
</bind>
</comp>

<comp id="584" class="1004" name="store_ln33_store_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="0"/>
<pin id="586" dir="0" index="1" bw="1" slack="0"/>
<pin id="587" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/15 "/>
</bind>
</comp>

<comp id="590" class="1004" name="xor_ln34_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="0"/>
<pin id="592" dir="0" index="1" bw="1" slack="0"/>
<pin id="593" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln34/15 "/>
</bind>
</comp>

<comp id="596" class="1004" name="store_ln34_store_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="0"/>
<pin id="598" dir="0" index="1" bw="1" slack="0"/>
<pin id="599" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/15 "/>
</bind>
</comp>

<comp id="602" class="1004" name="imf1_o_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="18" slack="0"/>
<pin id="604" dir="0" index="1" bw="35" slack="1"/>
<pin id="605" dir="0" index="2" bw="6" slack="0"/>
<pin id="606" dir="0" index="3" bw="7" slack="0"/>
<pin id="607" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="imf1_o/15 "/>
</bind>
</comp>

<comp id="612" class="1004" name="inc_6_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="2"/>
<pin id="614" dir="0" index="1" bw="5" slack="0"/>
<pin id="615" dir="0" index="2" bw="5" slack="4"/>
<pin id="616" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="inc_6/15 "/>
</bind>
</comp>

<comp id="618" class="1004" name="store_ln42_store_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="5" slack="0"/>
<pin id="620" dir="0" index="1" bw="5" slack="0"/>
<pin id="621" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/15 "/>
</bind>
</comp>

<comp id="624" class="1007" name="grp_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="18" slack="0"/>
<pin id="626" dir="0" index="1" bw="18" slack="0"/>
<pin id="627" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="m/3 "/>
</bind>
</comp>

<comp id="631" class="1007" name="grp_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="18" slack="0"/>
<pin id="633" dir="0" index="1" bw="18" slack="0"/>
<pin id="634" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="m_2/10 "/>
</bind>
</comp>

<comp id="638" class="1005" name="freq_read_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="16" slack="17"/>
<pin id="640" dir="1" index="1" bw="16" slack="17"/>
</pin_list>
<bind>
<opset="freq_read "/>
</bind>
</comp>

<comp id="643" class="1005" name="i_load_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="6" slack="3"/>
<pin id="645" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="i_load "/>
</bind>
</comp>

<comp id="654" class="1005" name="c_addr_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="6" slack="1"/>
<pin id="656" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="c_addr "/>
</bind>
</comp>

<comp id="659" class="1005" name="c_load_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="18" slack="1"/>
<pin id="661" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="c_load "/>
</bind>
</comp>

<comp id="664" class="1005" name="sext_ln16_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="36" slack="1"/>
<pin id="666" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln16 "/>
</bind>
</comp>

<comp id="669" class="1005" name="sext_ln16_1_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="36" slack="1"/>
<pin id="671" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln16_1 "/>
</bind>
</comp>

<comp id="674" class="1005" name="inc_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="6" slack="1"/>
<pin id="676" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="inc "/>
</bind>
</comp>

<comp id="680" class="1005" name="ch_load_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="3"/>
<pin id="682" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="ch_load "/>
</bind>
</comp>

<comp id="686" class="1005" name="shift_reg_p_addr_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="7" slack="1"/>
<pin id="688" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_p_addr "/>
</bind>
</comp>

<comp id="691" class="1005" name="icmp_ln21_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="1" slack="2"/>
<pin id="693" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln21 "/>
</bind>
</comp>

<comp id="696" class="1005" name="select_ln21_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="38" slack="1"/>
<pin id="698" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="select_ln21 "/>
</bind>
</comp>

<comp id="701" class="1005" name="m_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="36" slack="1"/>
<pin id="703" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="706" class="1005" name="trunc_ln18_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="35" slack="1"/>
<pin id="708" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln18 "/>
</bind>
</comp>

<comp id="711" class="1005" name="trunc_ln18_1_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="35" slack="1"/>
<pin id="713" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln18_1 "/>
</bind>
</comp>

<comp id="716" class="1005" name="acc_1_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="38" slack="1"/>
<pin id="718" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="acc_1 "/>
</bind>
</comp>

<comp id="721" class="1005" name="add_ln21_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="35" slack="1"/>
<pin id="723" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="add_ln21 "/>
</bind>
</comp>

<comp id="726" class="1005" name="i_4_load_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="5" slack="3"/>
<pin id="728" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="i_4_load "/>
</bind>
</comp>

<comp id="737" class="1005" name="c_2_addr_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="5" slack="1"/>
<pin id="739" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c_2_addr "/>
</bind>
</comp>

<comp id="742" class="1005" name="c_2_load_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="18" slack="1"/>
<pin id="744" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="c_2_load "/>
</bind>
</comp>

<comp id="747" class="1005" name="sext_ln26_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="36" slack="1"/>
<pin id="749" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln26 "/>
</bind>
</comp>

<comp id="752" class="1005" name="sext_ln26_1_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="36" slack="1"/>
<pin id="754" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln26_1 "/>
</bind>
</comp>

<comp id="757" class="1005" name="inc_5_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="5" slack="1"/>
<pin id="759" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="inc_5 "/>
</bind>
</comp>

<comp id="763" class="1005" name="ch_3_load_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="1" slack="3"/>
<pin id="765" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="ch_3_load "/>
</bind>
</comp>

<comp id="769" class="1005" name="shift_reg_p_2_addr_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="6" slack="1"/>
<pin id="771" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_p_2_addr "/>
</bind>
</comp>

<comp id="774" class="1005" name="icmp_ln28_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="1" slack="2"/>
<pin id="776" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln28 "/>
</bind>
</comp>

<comp id="779" class="1005" name="select_ln28_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="38" slack="1"/>
<pin id="781" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28 "/>
</bind>
</comp>

<comp id="784" class="1005" name="m_2_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="36" slack="1"/>
<pin id="786" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="m_2 "/>
</bind>
</comp>

<comp id="789" class="1005" name="trunc_ln27_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="35" slack="1"/>
<pin id="791" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln27 "/>
</bind>
</comp>

<comp id="794" class="1005" name="trunc_ln27_1_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="35" slack="1"/>
<pin id="796" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln27_1 "/>
</bind>
</comp>

<comp id="799" class="1005" name="sum_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="38" slack="1"/>
<pin id="801" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="804" class="1005" name="add_ln27_1_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="35" slack="1"/>
<pin id="806" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="add_ln27_1 "/>
</bind>
</comp>

<comp id="809" class="1005" name="imf1_o_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="18" slack="1"/>
<pin id="811" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="imf1_o "/>
</bind>
</comp>

<comp id="814" class="1005" name="imf2_o_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="18" slack="1"/>
<pin id="816" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="imf2_o "/>
</bind>
</comp>

<comp id="819" class="1005" name="imf3_o_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="18" slack="1"/>
<pin id="821" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="imf3_o "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="132"><net_src comp="84" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="86" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="0" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="90" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="140" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="158"><net_src comp="18" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="90" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="153" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="171"><net_src comp="18" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="90" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="166" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="179"><net_src comp="24" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="90" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="174" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="192"><net_src comp="30" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="90" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="199"><net_src comp="187" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="205"><net_src comp="30" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="90" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="200" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="220"><net_src comp="124" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="221"><net_src comp="48" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="222"><net_src comp="50" pin="0"/><net_sink comp="208" pin=3"/></net>

<net id="223"><net_src comp="52" pin="0"/><net_sink comp="208" pin=4"/></net>

<net id="224"><net_src comp="54" pin="0"/><net_sink comp="208" pin=5"/></net>

<net id="225"><net_src comp="56" pin="0"/><net_sink comp="208" pin=6"/></net>

<net id="226"><net_src comp="58" pin="0"/><net_sink comp="208" pin=7"/></net>

<net id="227"><net_src comp="60" pin="0"/><net_sink comp="208" pin=8"/></net>

<net id="228"><net_src comp="62" pin="0"/><net_sink comp="208" pin=9"/></net>

<net id="240"><net_src comp="229" pin="9"/><net_sink comp="208" pin=1"/></net>

<net id="241"><net_src comp="122" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="242"><net_src comp="34" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="243"><net_src comp="36" pin="0"/><net_sink comp="229" pin=3"/></net>

<net id="244"><net_src comp="38" pin="0"/><net_sink comp="229" pin=4"/></net>

<net id="245"><net_src comp="40" pin="0"/><net_sink comp="229" pin=5"/></net>

<net id="246"><net_src comp="42" pin="0"/><net_sink comp="229" pin=6"/></net>

<net id="247"><net_src comp="44" pin="0"/><net_sink comp="229" pin=7"/></net>

<net id="248"><net_src comp="46" pin="0"/><net_sink comp="229" pin=8"/></net>

<net id="263"><net_src comp="126" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="264"><net_src comp="4" pin="0"/><net_sink comp="249" pin=3"/></net>

<net id="265"><net_src comp="6" pin="0"/><net_sink comp="249" pin=4"/></net>

<net id="266"><net_src comp="64" pin="0"/><net_sink comp="249" pin=5"/></net>

<net id="267"><net_src comp="66" pin="0"/><net_sink comp="249" pin=6"/></net>

<net id="268"><net_src comp="68" pin="0"/><net_sink comp="249" pin=7"/></net>

<net id="269"><net_src comp="70" pin="0"/><net_sink comp="249" pin=8"/></net>

<net id="270"><net_src comp="72" pin="0"/><net_sink comp="249" pin=9"/></net>

<net id="271"><net_src comp="74" pin="0"/><net_sink comp="249" pin=10"/></net>

<net id="272"><net_src comp="76" pin="0"/><net_sink comp="249" pin=11"/></net>

<net id="276"><net_src comp="8" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="281"><net_src comp="273" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="88" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="134" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="10" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="292"><net_src comp="273" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="297"><net_src comp="10" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="304"><net_src comp="294" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="309"><net_src comp="92" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="313"><net_src comp="16" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="319"><net_src comp="94" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="310" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="324"><net_src comp="314" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="329"><net_src comp="14" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="334"><net_src comp="96" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="339"><net_src comp="98" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="344"><net_src comp="326" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="100" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="330" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="335" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="346" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="340" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="352" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="326" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="369"><net_src comp="358" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="102" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="371"><net_src comp="160" pin="3"/><net_sink comp="364" pin=2"/></net>

<net id="378"><net_src comp="364" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="386"><net_src comp="379" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="396"><net_src comp="94" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="400"><net_src comp="391" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="406"><net_src comp="104" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="14" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="100" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="417"><net_src comp="408" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="16" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="425"><net_src comp="106" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="108" pin="0"/><net_sink comp="419" pin=2"/></net>

<net id="427"><net_src comp="110" pin="0"/><net_sink comp="419" pin=3"/></net>

<net id="433"><net_src comp="88" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="428" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="8" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="443"><net_src comp="20" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="448"><net_src comp="440" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="112" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="419" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="22" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="459"><net_src comp="440" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="464"><net_src comp="22" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="471"><net_src comp="461" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="476"><net_src comp="114" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="480"><net_src comp="28" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="486"><net_src comp="116" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="477" pin="1"/><net_sink comp="481" pin=2"/></net>

<net id="491"><net_src comp="481" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="496"><net_src comp="26" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="501"><net_src comp="118" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="506"><net_src comp="120" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="511"><net_src comp="493" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="100" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="517"><net_src comp="497" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="502" pin="2"/><net_sink comp="513" pin=1"/></net>

<net id="523"><net_src comp="513" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="507" pin="2"/><net_sink comp="519" pin=1"/></net>

<net id="529"><net_src comp="519" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="493" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="536"><net_src comp="525" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="537"><net_src comp="102" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="538"><net_src comp="194" pin="3"/><net_sink comp="531" pin=2"/></net>

<net id="545"><net_src comp="531" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="553"><net_src comp="546" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="563"><net_src comp="116" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="567"><net_src comp="558" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="573"><net_src comp="104" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="26" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="578"><net_src comp="32" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="583"><net_src comp="575" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="588"><net_src comp="579" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="28" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="594"><net_src comp="575" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="100" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="600"><net_src comp="590" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="32" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="608"><net_src comp="106" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="609"><net_src comp="108" pin="0"/><net_sink comp="602" pin=2"/></net>

<net id="610"><net_src comp="110" pin="0"/><net_sink comp="602" pin=3"/></net>

<net id="611"><net_src comp="602" pin="4"/><net_sink comp="229" pin=1"/></net>

<net id="617"><net_src comp="112" pin="0"/><net_sink comp="612" pin=1"/></net>

<net id="622"><net_src comp="612" pin="3"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="20" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="628"><net_src comp="301" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="298" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="630"><net_src comp="624" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="635"><net_src comp="465" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="468" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="637"><net_src comp="631" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="641"><net_src comp="128" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="646"><net_src comp="273" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="648"><net_src comp="643" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="649"><net_src comp="643" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="650"><net_src comp="643" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="657"><net_src comp="140" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="662"><net_src comp="147" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="667"><net_src comp="298" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="672"><net_src comp="301" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="677"><net_src comp="305" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="679"><net_src comp="674" pin="1"/><net_sink comp="428" pin=2"/></net>

<net id="683"><net_src comp="310" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="391" pin=2"/></net>

<net id="685"><net_src comp="680" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="689"><net_src comp="153" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="694"><net_src comp="330" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="699"><net_src comp="364" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="704"><net_src comp="624" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="709"><net_src comp="372" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="714"><net_src comp="375" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="719"><net_src comp="382" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="724"><net_src comp="387" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="729"><net_src comp="440" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="731"><net_src comp="726" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="732"><net_src comp="726" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="733"><net_src comp="726" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="740"><net_src comp="174" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="745"><net_src comp="181" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="750"><net_src comp="465" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="755"><net_src comp="468" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="760"><net_src comp="472" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="762"><net_src comp="757" pin="1"/><net_sink comp="612" pin=2"/></net>

<net id="766"><net_src comp="477" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="558" pin=2"/></net>

<net id="768"><net_src comp="763" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="772"><net_src comp="187" pin="3"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="777"><net_src comp="497" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="782"><net_src comp="531" pin="3"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="787"><net_src comp="631" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="792"><net_src comp="539" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="797"><net_src comp="542" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="802"><net_src comp="549" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="807"><net_src comp="554" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="812"><net_src comp="602" pin="4"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="817"><net_src comp="229" pin="9"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="822"><net_src comp="208" pin="10"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="249" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dout_i | {18 19 }
	Port: dout_q | {18 19 }
	Port: i | {8 }
	Port: in_r | {1 }
	Port: init | {8 }
	Port: ch | {8 }
	Port: shift_reg_p | {8 }
	Port: i_4 | {15 }
	Port: in_3 | {8 }
	Port: init_4 | {15 }
	Port: ch_3 | {15 }
	Port: shift_reg_p_2 | {15 }
	Port: cnt_1 | {15 }
	Port: i_3 | {15 16 }
	Port: in_2 | {15 16 }
	Port: init_3 | {15 16 }
	Port: ch_2 | {15 16 }
	Port: shift_reg_p_1 | {15 16 }
	Port: cnt | {15 16 }
	Port: i_2 | {16 17 }
	Port: in_1 | {16 17 }
	Port: j | {16 17 }
	Port: init_2 | {16 17 }
	Port: shift_reg_p0 | {16 17 }
	Port: shift_reg_p1 | {16 17 }
	Port: i_1 | {18 19 }
	Port: init_1 | {18 19 }
	Port: ch_1 | {18 19 }
	Port: index | {18 19 }
	Port: DI_cache | {18 19 }
	Port: acc | {18 19 }
 - Input state : 
	Port: duc : din_i | {1 }
	Port: duc : freq | {1 }
	Port: duc : i | {1 }
	Port: duc : in_r | {3 }
	Port: duc : c | {1 2 }
	Port: duc : init | {6 }
	Port: duc : ch | {5 }
	Port: duc : shift_reg_p | {5 6 }
	Port: duc : i_4 | {8 }
	Port: duc : in_3 | {10 }
	Port: duc : c_2 | {8 9 }
	Port: duc : init_4 | {13 }
	Port: duc : ch_3 | {12 }
	Port: duc : shift_reg_p_2 | {12 13 }
	Port: duc : cnt_1 | {15 }
	Port: duc : i_3 | {15 16 }
	Port: duc : in_2 | {15 16 }
	Port: duc : c_1 | {15 16 }
	Port: duc : init_3 | {15 16 }
	Port: duc : ch_2 | {15 16 }
	Port: duc : shift_reg_p_1 | {15 16 }
	Port: duc : cnt | {15 16 }
	Port: duc : i_2 | {16 17 }
	Port: duc : in_1 | {16 17 }
	Port: duc : j | {16 17 }
	Port: duc : c_5_0 | {16 17 }
	Port: duc : init_2 | {16 17 }
	Port: duc : shift_reg_p0 | {16 17 }
	Port: duc : c_5_1 | {16 17 }
	Port: duc : shift_reg_p1 | {16 17 }
	Port: duc : i_1 | {18 19 }
	Port: duc : init_1 | {18 19 }
	Port: duc : ch_1 | {18 19 }
	Port: duc : index | {18 19 }
	Port: duc : DI_cache | {18 19 }
	Port: duc : acc | {18 19 }
	Port: duc : dds_table | {18 19 }
  - Chain level:
	State 1
		icmp_ln18 : 1
		br_ln18 : 2
		zext_ln21 : 1
		c_addr : 2
		c_load : 3
	State 2
	State 3
		sext_ln16_1 : 1
		m : 2
	State 4
	State 5
		tmp_7 : 1
		zext_ln21_1 : 2
		shift_reg_p_addr : 3
		shift_reg_p_load : 4
	State 6
		xor_ln21 : 1
		or_ln21 : 1
		and_ln21 : 1
		or_ln21_1 : 1
		select_ln21 : 1
		trunc_ln18 : 1
		trunc_ln18_1 : 2
	State 7
		acc_1 : 1
	State 8
		zext_ln23 : 1
		shift_reg_p_addr_1 : 2
		store_ln23 : 3
		store_ln33 : 1
		icmp_ln22 : 1
		br_ln22 : 2
		store_ln23 : 1
		zext_ln28 : 1
		c_2_addr : 2
		c_2_load : 3
	State 9
	State 10
		sext_ln26_1 : 1
		m_2 : 2
	State 11
	State 12
		tmp_9 : 1
		zext_ln28_1 : 2
		shift_reg_p_2_addr : 3
		shift_reg_p_2_load : 4
	State 13
		xor_ln28 : 1
		or_ln28 : 1
		and_ln28 : 1
		or_ln28_1 : 1
		select_ln28 : 1
		trunc_ln27 : 1
		trunc_ln27_1 : 2
	State 14
		sum : 1
	State 15
		zext_ln30 : 1
		shift_reg_p_2_addr_1 : 2
		store_ln30 : 3
		xor_ln33 : 1
		store_ln33 : 1
		xor_ln34 : 1
		store_ln34 : 1
		store_ln42 : 1
		imf2_o : 1
	State 16
		imf3_o : 1
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|---------|
|          |     grp_imf3_fu_208    |    1    |  6.503  |   579   |   498   |
|   call   |     grp_imf2_fu_229    |    1    |  4.3125 |   326   |   259   |
|          |    grp_mixer_fu_249    |    3    |  6.5715 |   297   |   201   |
|----------|------------------------|---------|---------|---------|---------|
|          |       inc_fu_305       |    0    |    0    |    0    |    15   |
|          |      acc_1_fu_382      |    0    |    0    |    0    |    45   |
|    add   |     add_ln21_fu_387    |    0    |    0    |    0    |    42   |
|          |      inc_5_fu_472      |    0    |    0    |    0    |    15   |
|          |       sum_fu_549       |    0    |    0    |    0    |    45   |
|          |    add_ln27_1_fu_554   |    0    |    0    |    0    |    42   |
|----------|------------------------|---------|---------|---------|---------|
|          |   select_ln21_fu_364   |    0    |    0    |    0    |    38   |
|  select  |      inc_4_fu_428      |    0    |    0    |    0    |    6    |
|          |   select_ln28_fu_531   |    0    |    0    |    0    |    38   |
|          |      inc_6_fu_612      |    0    |    0    |    0    |    5    |
|----------|------------------------|---------|---------|---------|---------|
|          |    icmp_ln18_fu_277    |    0    |    0    |    0    |    11   |
|          |    icmp_ln21_fu_330    |    0    |    0    |    0    |    11   |
|   icmp   |   icmp_ln21_1_fu_335   |    0    |    0    |    0    |    11   |
|          |    icmp_ln22_fu_444    |    0    |    0    |    0    |    11   |
|          |    icmp_ln28_fu_497    |    0    |    0    |    0    |    11   |
|          |   icmp_ln28_1_fu_502   |    0    |    0    |    0    |    11   |
|----------|------------------------|---------|---------|---------|---------|
|          |     xor_ln21_fu_340    |    0    |    0    |    0    |    6    |
|          |     xor_ln26_fu_408    |    0    |    0    |    0    |    6    |
|    xor   |     xor_ln28_fu_507    |    0    |    0    |    0    |    6    |
|          |     xor_ln33_fu_579    |    0    |    0    |    0    |    6    |
|          |     xor_ln34_fu_590    |    0    |    0    |    0    |    6    |
|----------|------------------------|---------|---------|---------|---------|
|          |     or_ln21_fu_346     |    0    |    0    |    0    |    6    |
|    or    |    or_ln21_1_fu_358    |    0    |    0    |    0    |    6    |
|          |     or_ln28_fu_513     |    0    |    0    |    0    |    6    |
|          |    or_ln28_1_fu_525    |    0    |    0    |    0    |    6    |
|----------|------------------------|---------|---------|---------|---------|
|    and   |     and_ln21_fu_352    |    0    |    0    |    0    |    6    |
|          |     and_ln28_fu_519    |    0    |    0    |    0    |    6    |
|----------|------------------------|---------|---------|---------|---------|
|    mul   |       grp_fu_624       |    1    |    0    |    0    |    0    |
|          |       grp_fu_631       |    1    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|   read   |  freq_read_read_fu_128 |    0    |    0    |    0    |    0    |
|          | din_i_read_read_fu_134 |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|          |    zext_ln21_fu_289    |    0    |    0    |    0    |    0    |
|          |   zext_ln21_1_fu_321   |    0    |    0    |    0    |    0    |
|   zext   |    zext_ln23_fu_397    |    0    |    0    |    0    |    0    |
|          |    zext_ln28_fu_456    |    0    |    0    |    0    |    0    |
|          |   zext_ln28_1_fu_488   |    0    |    0    |    0    |    0    |
|          |    zext_ln30_fu_564    |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|          |    sext_ln16_fu_298    |    0    |    0    |    0    |    0    |
|          |   sext_ln16_1_fu_301   |    0    |    0    |    0    |    0    |
|   sext   |    sext_ln17_fu_379    |    0    |    0    |    0    |    0    |
|          |    sext_ln26_fu_465    |    0    |    0    |    0    |    0    |
|          |   sext_ln26_1_fu_468   |    0    |    0    |    0    |    0    |
|          |    sext_ln27_fu_546    |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|          |      tmp_7_fu_314      |    0    |    0    |    0    |    0    |
|bitconcatenate|       tmp_fu_391       |    0    |    0    |    0    |    0    |
|          |      tmp_9_fu_481      |    0    |    0    |    0    |    0    |
|          |      tmp_8_fu_558      |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|          |    trunc_ln18_fu_372   |    0    |    0    |    0    |    0    |
|   trunc  |   trunc_ln18_1_fu_375  |    0    |    0    |    0    |    0    |
|          |    trunc_ln27_fu_539   |    0    |    0    |    0    |    0    |
|          |   trunc_ln27_1_fu_542  |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|partselect|      srrc_o_fu_419     |    0    |    0    |    0    |    0    |
|          |      imf1_o_fu_602     |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|   Total  |                        |    7    |  17.387 |   1202  |   1381  |
|----------|------------------------|---------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------+--------+--------+--------+--------+
|   DI_cache  |    0   |   36   |    5   |    0   |
|      c      |    0   |   18   |   14   |    -   |
|     c_1     |    0   |   18   |    4   |    -   |
|     c_2     |    0   |   18   |    7   |    -   |
|    c_5_0    |    0   |   18   |    2   |    -   |
|    c_5_1    |    0   |    1   |    1   |    -   |
|  dds_table  |    0   |   32   |    8   |    -   |
| shift_reg_p |    2   |    0   |    0   |    0   |
| shift_reg_p0|    0   |   76   |    8   |    0   |
| shift_reg_p1|    0   |   76   |    8   |    0   |
|shift_reg_p_1|    0   |   76   |   16   |    0   |
|shift_reg_p_2|    2   |    0   |    0   |    0   |
+-------------+--------+--------+--------+--------+
|    Total    |    4   |   369  |   73   |    0   |
+-------------+--------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|       acc_1_reg_716      |   38   |
|     add_ln21_reg_721     |   35   |
|    add_ln27_1_reg_804    |   35   |
|     c_2_addr_reg_737     |    5   |
|     c_2_load_reg_742     |   18   |
|      c_addr_reg_654      |    6   |
|      c_load_reg_659      |   18   |
|     ch_3_load_reg_763    |    1   |
|      ch_load_reg_680     |    1   |
|     freq_read_reg_638    |   16   |
|     i_4_load_reg_726     |    5   |
|      i_load_reg_643      |    6   |
|     icmp_ln21_reg_691    |    1   |
|     icmp_ln28_reg_774    |    1   |
|      imf1_o_reg_809      |   18   |
|      imf2_o_reg_814      |   18   |
|      imf3_o_reg_819      |   18   |
|       inc_5_reg_757      |    5   |
|        inc_reg_674       |    6   |
|        m_2_reg_784       |   36   |
|         m_reg_701        |   36   |
|    select_ln21_reg_696   |   38   |
|    select_ln28_reg_779   |   38   |
|    sext_ln16_1_reg_669   |   36   |
|     sext_ln16_reg_664    |   36   |
|    sext_ln26_1_reg_752   |   36   |
|     sext_ln26_reg_747    |   36   |
|shift_reg_p_2_addr_reg_769|    6   |
| shift_reg_p_addr_reg_686 |    7   |
|        sum_reg_799       |   38   |
|   trunc_ln18_1_reg_711   |   35   |
|    trunc_ln18_reg_706    |   35   |
|   trunc_ln27_1_reg_794   |   35   |
|    trunc_ln27_reg_789    |   35   |
+--------------------------+--------+
|           Total          |   734  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_147 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_160 |  p0  |   3  |   7  |   21   ||    15   |
| grp_access_fu_181 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_194 |  p0  |   3  |   6  |   18   ||    15   |
|  grp_imf3_fu_208  |  p1  |   2  |  18  |   36   ||    9    |
|  grp_imf2_fu_229  |  p1  |   2  |  18  |   36   ||    9    |
|     grp_fu_624    |  p0  |   2  |  18  |   36   ||    9    |
|     grp_fu_624    |  p1  |   2  |  18  |   36   ||    9    |
|     grp_fu_631    |  p0  |   2  |  18  |   36   ||    9    |
|     grp_fu_631    |  p1  |   2  |  18  |   36   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   277  ||  10.747 ||   102   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    7   |   17   |  1202  |  1381  |    -   |
|   Memory  |    4   |    -   |    -   |   369  |   73   |    0   |
|Multiplexer|    -   |    -   |   10   |    -   |   102  |    -   |
|  Register |    -   |    -   |    -   |   734  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    4   |    7   |   28   |  2305  |  1556  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
