[33mcommit 044831b47d41ca9eaae5a3a6e49e2b15b4d6d22c[m[33m ([m[1;36mHEAD -> [m[1;32malu_mods[m[33m)[m
Author: CobraUltimate <carrocobra2@hotmail.com>
Date:   Fri Jun 12 02:47:30 2020 +0000

    Operations with sing implemented in ALU.
    operation_control and sign_control added in aritmetic_unit.
    TODO: Add sign to the microcontroller registers, rda,rdb,...,acc.

M	README.md
M	doc/ALU.md
M	doc/ALU_16_Operaciones.md
M	doc/ALU_manejo_de_signos.md
M	doc/Anexo_A_Nomenclatura_de_dispositivos.md
M	doc/Bibliografia_y_referencias.md
M	doc/Equipo.md
M	doc/Lista_de_entidades.md
M	doc/Microprocesador_4_bits.md
M	doc/Microprocesador_Stage1.md
M	doc/Stage1_simulacion.md
M	project/micro_stage1/Isim-micro_stage1
M	project/micro_stage1/_ngo/netlist.lst
M	project/micro_stage1/_xmsgs/map.xmsgs
M	project/micro_stage1/_xmsgs/par.xmsgs
M	project/micro_stage1/_xmsgs/pn_parser.xmsgs
M	project/micro_stage1/_xmsgs/trce.xmsgs
M	project/micro_stage1/_xmsgs/xst.xmsgs
A	project/micro_stage1/alu_16op.cmd_log
A	project/micro_stage1/alu_16op.lso
A	project/micro_stage1/alu_16op.ngc
A	project/micro_stage1/alu_16op.ngr
A	project/micro_stage1/alu_16op.prj
A	project/micro_stage1/alu_16op.stx
A	project/micro_stage1/alu_16op.syr
A	project/micro_stage1/alu_16op.xst
A	project/micro_stage1/alu_16op_stx_beh.prj
M	project/micro_stage1/alu_16op_summary.html
A	project/micro_stage1/alu_16op_xst.xrpt
M	project/micro_stage1/alu_sim.wcfg
M	project/micro_stage1/alu_sim_stx_beh.prj
A	project/micro_stage1/arith_u.cmd_log
A	project/micro_stage1/arith_u.lso
A	project/micro_stage1/arith_u.ngc
A	project/micro_stage1/arith_u.ngr
A	project/micro_stage1/arith_u.prj
A	project/micro_stage1/arith_u.stx
A	project/micro_stage1/arith_u.syr
A	project/micro_stage1/arith_u.xst
A	project/micro_stage1/arith_u_beh.prj
A	project/micro_stage1/arith_u_isim_beh.exe
A	project/micro_stage1/arith_u_isim_beh.wdb
A	project/micro_stage1/arith_u_stx_beh.prj
A	project/micro_stage1/arith_u_xst.xrpt
A	project/micro_stage1/comp4bit.cmd_log
A	project/micro_stage1/comp4bit.lso
A	project/micro_stage1/comp4bit.ngc
A	project/micro_stage1/comp4bit.ngr
A	project/micro_stage1/comp4bit.prj
A	project/micro_stage1/comp4bit.stx
A	project/micro_stage1/comp4bit.syr
A	project/micro_stage1/comp4bit.xst
A	project/micro_stage1/comp4bit_xst.xrpt
A	project/micro_stage1/ctrl_arith_u.cmd_log
A	project/micro_stage1/ctrl_arith_u.lso
A	project/micro_stage1/ctrl_arith_u.ngc
A	project/micro_stage1/ctrl_arith_u.ngr
A	project/micro_stage1/ctrl_arith_u.prj
A	project/micro_stage1/ctrl_arith_u.stx
A	project/micro_stage1/ctrl_arith_u.syr
A	project/micro_stage1/ctrl_arith_u.xst
A	project/micro_stage1/ctrl_arith_u_xst.xrpt
M	project/micro_stage1/fuse.log
M	project/micro_stage1/fuseRelaunch.cmd
M	project/micro_stage1/iseconfig/alu_16op.xreport
M	project/micro_stage1/iseconfig/micro_stage1.projectmgr
M	project/micro_stage1/iseconfig/micro_stage1.xreport
M	project/micro_stage1/isim.log
M	project/micro_stage1/isim/alu_sim_isim_beh.exe.sim/ISimEngine-DesignHierarchy.dbg
M	project/micro_stage1/isim/alu_sim_isim_beh.exe.sim/alu_sim_isim_beh.exe
M	project/micro_stage1/isim/alu_sim_isim_beh.exe.sim/isimkernel.log
M	project/micro_stage1/isim/alu_sim_isim_beh.exe.sim/netId.dat
M	project/micro_stage1/isim/alu_sim_isim_beh.exe.sim/tmp_save/_1
M	project/micro_stage1/isim/alu_sim_isim_beh.exe.sim/work/a_0215327561_3212880686.c
M	project/micro_stage1/isim/alu_sim_isim_beh.exe.sim/work/a_0215327561_3212880686.didat
M	project/micro_stage1/isim/alu_sim_isim_beh.exe.sim/work/a_0215327561_3212880686.lin64.o
M	project/micro_stage1/isim/alu_sim_isim_beh.exe.sim/work/a_1541122100_3212880686.c
M	project/micro_stage1/isim/alu_sim_isim_beh.exe.sim/work/a_1541122100_3212880686.didat
M	project/micro_stage1/isim/alu_sim_isim_beh.exe.sim/work/a_1541122100_3212880686.lin64.o
M	project/micro_stage1/isim/alu_sim_isim_beh.exe.sim/work/a_1731506050_3212880686.c
M	project/micro_stage1/isim/alu_sim_isim_beh.exe.sim/work/a_1731506050_3212880686.didat
M	project/micro_stage1/isim/alu_sim_isim_beh.exe.sim/work/a_1731506050_3212880686.lin64.o
M	project/micro_stage1/isim/alu_sim_isim_beh.exe.sim/work/a_2253917047_3212880686.didat
M	project/micro_stage1/isim/alu_sim_isim_beh.exe.sim/work/a_2253917047_3212880686.lin64.o
A	project/micro_stage1/isim/alu_sim_isim_beh.exe.sim/work/a_2643071753_3212880686.c
A	project/micro_stage1/isim/alu_sim_isim_beh.exe.sim/work/a_2643071753_3212880686.didat
A	project/micro_stage1/isim/alu_sim_isim_beh.exe.sim/work/a_2643071753_3212880686.lin64.o
M	project/micro_stage1/isim/alu_sim_isim_beh.exe.sim/work/a_3112044328_3212880686.c
M	project/micro_stage1/isim/alu_sim_isim_beh.exe.sim/work/a_3112044328_3212880686.didat
M	project/micro_stage1/isim/alu_sim_isim_beh.exe.sim/work/a_3112044328_3212880686.lin64.o
M	project/micro_stage1/isim/alu_sim_isim_beh.exe.sim/work/a_3193312074_3212880686.c
M	project/micro_stage1/isim/alu_sim_isim_beh.exe.sim/work/a_3193312074_3212880686.didat
M	project/micro_stage1/isim/alu_sim_isim_beh.exe.sim/work/a_3193312074_3212880686.lin64.o
M	project/micro_stage1/isim/alu_sim_isim_beh.exe.sim/work/a_3765326506_3212880686.c
M	project/micro_stage1/isim/alu_sim_isim_beh.exe.sim/work/a_3765326506_3212880686.didat
M	project/micro_stage1/isim/alu_sim_isim_beh.exe.sim/work/a_3765326506_3212880686.lin64.o
M	project/micro_stage1/isim/alu_sim_isim_beh.exe.sim/work/a_3823634089_3212880686.c
M	project/micro_stage1/isim/alu_sim_isim_beh.exe.sim/work/a_3823634089_3212880686.didat
M	project/micro_stage1/isim/alu_sim_isim_beh.exe.sim/work/a_3823634089_3212880686.lin64.o
M	project/micro_stage1/isim/alu_sim_isim_beh.exe.sim/work/a_3834109367_2372691052.c
M	project/micro_stage1/isim/alu_sim_isim_beh.exe.sim/work/a_3834109367_2372691052.didat
M	project/micro_stage1/isim/alu_sim_isim_beh.exe.sim/work/a_3834109367_2372691052.lin64.o
M	project/micro_stage1/isim/alu_sim_isim_beh.exe.sim/work/a_4266567250_3212880686.didat
M	project/micro_stage1/isim/alu_sim_isim_beh.exe.sim/work/a_4266567250_3212880686.lin64.o
A	project/micro_stage1/isim/alu_sim_isim_beh.exe.sim/work/a_4288625000_3212880686.c
A	project/micro_stage1/isim/alu_sim_isim_beh.exe.sim/work/a_4288625000_3212880686.didat
A	project/micro_stage1/isim/alu_sim_isim_beh.exe.sim/work/a_4288625000_3212880686.lin64.o
M	project/micro_stage1/isim/alu_sim_isim_beh.exe.sim/work/alu_sim_isim_beh.exe_main.c
M	project/micro_stage1/isim/alu_sim_isim_beh.exe.sim/work/alu_sim_isim_beh.exe_main.lin64.o
M	project/micro_stage1/isim/alu_sim_isim_beh.exe.sim/work/p_0674221568.didat
M	project/micro_stage1/isim/alu_sim_isim_beh.exe.sim/work/p_0674221568.lin64.o
M	project/micro_stage1/isim/alu_sim_isim_beh.exe.sim/work/p_3419143329.didat
M	project/micro_stage1/isim/alu_sim_isim_beh.exe.sim/work/p_3419143329.lin64.o
A	project/micro_stage1/isim/arith_u_isim_beh.exe.sim/ISimEngine-DesignHierarchy.dbg
A	project/micro_stage1/isim/arith_u_isim_beh.exe.sim/arith_u_isim_beh.exe
A	project/micro_stage1/isim/arith_u_isim_beh.exe.sim/isimcrash.log
A	project/micro_stage1/isim/arith_u_isim_beh.exe.sim/isimkernel.log
A	project/micro_stage1/isim/arith_u_isim_beh.exe.sim/netId.dat
A	project/micro_stage1/isim/arith_u_isim_beh.exe.sim/tmp_save/_1
A	project/micro_stage1/isim/arith_u_isim_beh.exe.sim/work/a_0215327561_3212880686.c
A	project/micro_stage1/isim/arith_u_isim_beh.exe.sim/work/a_0215327561_3212880686.didat
A	project/micro_stage1/isim/arith_u_isim_beh.exe.sim/work/a_0215327561_3212880686.lin64.o
A	project/micro_stage1/isim/arith_u_isim_beh.exe.sim/work/a_1731506050_3212880686.c
A	project/micro_stage1/isim/arith_u_isim_beh.exe.sim/work/a_1731506050_3212880686.didat
A	project/micro_stage1/isim/arith_u_isim_beh.exe.sim/work/a_1731506050_3212880686.lin64.o
A	project/micro_stage1/isim/arith_u_isim_beh.exe.sim/work/a_2239474002_3212880686.c
A	project/micro_stage1/isim/arith_u_isim_beh.exe.sim/work/a_2239474002_3212880686.didat
A	project/micro_stage1/isim/arith_u_isim_beh.exe.sim/work/a_2239474002_3212880686.lin64.o
A	project/micro_stage1/isim/arith_u_isim_beh.exe.sim/work/a_2643071753_3212880686.c
A	project/micro_stage1/isim/arith_u_isim_beh.exe.sim/work/a_2643071753_3212880686.didat
A	project/micro_stage1/isim/arith_u_isim_beh.exe.sim/work/a_2643071753_3212880686.lin64.o
A	project/micro_stage1/isim/arith_u_isim_beh.exe.sim/work/a_3112044328_3212880686.c
A	project/micro_stage1/isim/arith_u_isim_beh.exe.sim/work/a_3112044328_3212880686.didat
A	project/micro_stage1/isim/arith_u_isim_beh.exe.sim/work/a_3112044328_3212880686.lin64.o
A	project/micro_stage1/isim/arith_u_isim_beh.exe.sim/work/a_3823634089_3212880686.c
A	project/micro_stage1/isim/arith_u_isim_beh.exe.sim/work/a_3823634089_3212880686.didat
A	project/micro_stage1/isim/arith_u_isim_beh.exe.sim/work/a_3823634089_3212880686.lin64.o
A	project/micro_stage1/isim/arith_u_isim_beh.exe.sim/work/a_4266567250_3212880686.c
A	project/micro_stage1/isim/arith_u_isim_beh.exe.sim/work/a_4266567250_3212880686.didat
A	project/micro_stage1/isim/arith_u_isim_beh.exe.sim/work/a_4266567250_3212880686.lin64.o
A	project/micro_stage1/isim/arith_u_isim_beh.exe.sim/work/a_4288625000_3212880686.c
A	project/micro_stage1/isim/arith_u_isim_beh.exe.sim/work/a_4288625000_3212880686.didat
A	project/micro_stage1/isim/arith_u_isim_beh.exe.sim/work/a_4288625000_3212880686.lin64.o
A	project/micro_stage1/isim/arith_u_isim_beh.exe.sim/work/arith_u_isim_beh.exe_main.c
A	project/micro_stage1/isim/arith_u_isim_beh.exe.sim/work/arith_u_isim_beh.exe_main.lin64.o
A	project/micro_stage1/isim/arith_u_isim_beh.exe.sim/work/p_0674221568.c
A	project/micro_stage1/isim/arith_u_isim_beh.exe.sim/work/p_0674221568.didat
A	project/micro_stage1/isim/arith_u_isim_beh.exe.sim/work/p_0674221568.lin64.o
A	project/micro_stage1/isim/arith_u_isim_beh.exe.sim/work/p_3419143329.c
A	project/micro_stage1/isim/arith_u_isim_beh.exe.sim/work/p_3419143329.didat
A	project/micro_stage1/isim/arith_u_isim_beh.exe.sim/work/p_3419143329.lin64.o
M	project/micro_stage1/isim/isim_usage_statistics.html
M	project/micro_stage1/isim/precompiled.exe.sim/ieee/p_2592010699.didat
M	project/micro_stage1/isim/precompiled.exe.sim/ieee/p_2592010699.lin64.o
M	project/micro_stage1/isim/temp/adder4bit.vdb
M	project/micro_stage1/isim/temp/alu_16op.vdb
M	project/micro_stage1/isim/temp/alu_devs.vdb
M	project/micro_stage1/isim/temp/alu_sim.vdb
M	project/micro_stage1/isim/temp/arith_u.vdb
M	project/micro_stage1/isim/temp/basic_devs.vdb
M	project/micro_stage1/isim/temp/comp2bit.vdb
M	project/micro_stage1/isim/temp/comp4bit.vdb
M	project/micro_stage1/isim/temp/ctrl_arith_u.vdb
M	project/micro_stage1/isim/temp/full_adder.vdb
M	project/micro_stage1/isim/temp/logic_op_1bit.vdb
M	project/micro_stage1/isim/temp/logic_u.vdb
A	project/micro_stage1/isim/temp/operation_control.vdb
A	project/micro_stage1/isim/temp/sign_control.vdb
M	project/micro_stage1/isim/work/adder4bit.vdb
M	project/micro_stage1/isim/work/alu_devs.vdb
M	project/micro_stage1/isim/work/arith_u.vdb
M	project/micro_stage1/isim/work/basic_devs.vdb
M	project/micro_stage1/isim/work/comp2bit.vdb
M	project/micro_stage1/isim/work/comp4bit.vdb
M	project/micro_stage1/isim/work/ctrl_arith_u.vdb
M	project/micro_stage1/isim/work/full_adder.vdb
A	project/micro_stage1/isim/work/operation_control.vdb
A	project/micro_stage1/isim/work/sign_control.vdb
M	project/micro_stage1/micro_stage1.bld
M	project/micro_stage1/micro_stage1.cmd_log
M	project/micro_stage1/micro_stage1.gise
M	project/micro_stage1/micro_stage1.ncd
M	project/micro_stage1/micro_stage1.ngc
M	project/micro_stage1/micro_stage1.ngd
M	project/micro_stage1/micro_stage1.ngr
M	project/micro_stage1/micro_stage1.pad
M	project/micro_stage1/micro_stage1.par
M	project/micro_stage1/micro_stage1.pcf
M	project/micro_stage1/micro_stage1.ptwx
M	project/micro_stage1/micro_stage1.syr
M	project/micro_stage1/micro_stage1.twr
M	project/micro_stage1/micro_stage1.twx
M	project/micro_stage1/micro_stage1.unroutes
M	project/micro_stage1/micro_stage1.wcfg
M	project/micro_stage1/micro_stage1.xise
M	project/micro_stage1/micro_stage1.xpi
M	project/micro_stage1/micro_stage1_beh.prj
M	project/micro_stage1/micro_stage1_guide.ncd
M	project/micro_stage1/micro_stage1_map.map
M	project/micro_stage1/micro_stage1_map.mrp
M	project/micro_stage1/micro_stage1_map.ncd
M	project/micro_stage1/micro_stage1_map.ngm
M	project/micro_stage1/micro_stage1_map.xrpt
M	project/micro_stage1/micro_stage1_ngdbuild.xrpt
M	project/micro_stage1/micro_stage1_pad.csv
M	project/micro_stage1/micro_stage1_pad.txt
M	project/micro_stage1/micro_stage1_par.xrpt
M	project/micro_stage1/micro_stage1_stx_beh.prj
M	project/micro_stage1/micro_stage1_summary.html
M	project/micro_stage1/micro_stage1_summary.xml
M	project/micro_stage1/micro_stage1_usage.xml
M	project/micro_stage1/micro_stage1_xst.xrpt
A	project/micro_stage1/operation_control.cmd_log
A	project/micro_stage1/operation_control.lso
A	project/micro_stage1/operation_control.ngc
A	project/micro_stage1/operation_control.ngr
A	project/micro_stage1/operation_control.prj
A	project/micro_stage1/operation_control.stx
A	project/micro_stage1/operation_control.syr
A	project/micro_stage1/operation_control.xst
A	project/micro_stage1/operation_control_xst.xrpt
M	project/micro_stage1/par_usage_statistics.html
M	project/micro_stage1/pepExtractor.prj
A	project/micro_stage1/sign_control.bld
A	project/micro_stage1/sign_control.cmd_log
A	project/micro_stage1/sign_control.lso
A	project/micro_stage1/sign_control.ngc
A	project/micro_stage1/sign_control.ngd
A	project/micro_stage1/sign_control.ngr
A	project/micro_stage1/sign_control.prj
A	project/micro_stage1/sign_control.stx
A	project/micro_stage1/sign_control.syr
A	project/micro_stage1/sign_control.xst
A	project/micro_stage1/sign_control_isim_beh.exe
A	project/micro_stage1/sign_control_map.map
A	project/micro_stage1/sign_control_map.mrp
A	project/micro_stage1/sign_control_ngdbuild.xrpt
A	project/micro_stage1/sign_control_xst.xrpt
M	project/micro_stage1/top_sim.wcfg
M	project/micro_stage1/top_sim_stx_beh.prj
M	project/micro_stage1/webtalk_pn.xml
M	project/micro_stage1/xlnx_auto_0_xdb/cst.xbcd
M	project/micro_stage1/xst/work/work.vdbl
M	project/micro_stage1/xst/work/work.vdbx
M	source/alu/alu_16op.vhd
M	source/alu/arith_u.vhd
M	source/alu/ctrl_arith_u.vhd
M	source/alu/logic_u.vhd
A	source/alu/operation_control.vhd
A	source/alu/sign_control.vhd
M	source/alu_devs.vhd
M	source/alu_waves.vcd
M	source/analize_tree.sh
M	source/arith_u_wave.vcd
M	source/basic/adder4bit.vhd
M	source/basic/comp2bit.vhd
M	source/basic/comp4bit.vhd
M	source/basic/conta203.vhd
M	source/basic/conta304.vhd
M	source/basic/conta305.vhd
M	source/basic/conta40F.vhd
M	source/basic/deco47seg.vhd
M	source/basic/dmux412.vhd
M	source/basic/dmux513.vhd
M	source/basic/dmux673.vhd
M	source/basic/full_adder.vhd
M	source/basic/logic_op_1bit.vhd
M	source/basic/mux241.vhd
M	source/basic/mux643.vhd
M	source/basic_devs.vhd
M	source/cambios.txt
M	source/makesim.sh
M	source/memory/bank241.vhd
M	source/memory/bank641.vhd
M	source/memory/ff0.vhd
M	source/memory/reg04.vhd
M	source/memory/reg05.vhd
M	source/memory_devs.vhd
M	source/micro/gcm.vhd
M	source/micro/micro_stage1.vhd
M	source/micro_devs.vhd
M	source/sims/alu_sim.vhd
A	source/sims/alu_with_sign/dec_sim
A	source/sims/alu_with_sign/inc_sim
A	source/sims/alu_with_sign/resta_sim
A	source/sims/alu_with_sign/suma_sim
A	source/sims/alu_with_sign/tranf_sim
M	source/sims/gcm_sim.vhd
M	source/sims/testbench/arith_u_tb.vhd
M	source/sims/testbench/bank241_tb.vhd
M	source/sims/testbench/conta203_tb.vhd
M	source/sims/testbench/conta304_tb.vhd
M	source/sims/testbench/conta305_tb.vhd
M	source/sims/testbench/conta40F_tb.vhd
M	source/sims/testbench/dmux412_tb.vhd
M	source/sims/testbench/ff0_tb.vhd
M	source/sims/testbench/mux_841_tb.vhd
M	source/sims/testbench/reg04_tb.vhd
M	source/sims/testbench/reg05_tb.vhd
M	source/sims/top_sim.vhd
M	source/sims/vcd/arith_u.gtkw
M	source/sims/vcd/clk_gen.c
M	source/sims/vcd/conta304_sim.vcd
M	source/sims/vcd/conta305_sim.vcd
M	source/sims/vcd/conta40F_sim.vcd
M	source/sims/vcd/gcm_sim.vcd
M	source/sims/vcd/top_sim.gtkw
M	source/sims/vcd/top_sim.vcd
M	source/sims/vcd/top_sim.vcd3
M	source/work-obj93.cf
