
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

          Version I-2013.12-SP5 for RHEL32 -- Jul 20, 2014
               Copyright (c) 1988-2014 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Information: As of the J-2014.09 version of dc_shell, the 32-bit
             version of the product will not be delivered by default.
             If you require a 32-bit version for any reason, please
             contact Synopsys technical support.

Initializing...
#
# set the inf.clk to be your interface name <name>.clk
# set the inf.rst to be your interface name <name>.rst
#
if 0
Error: wrong # args: no script following "0" argument
	Use error_info for more info. (CMD-013)
{
set link_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25 /apps/synopsys/I-2013.12-SP5/libraries/syn/dw_foundation.sldb}
set target_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25}
analyze -format sverilog {
/home/bo/boop3386/Documents/EE272/top_integrate_final/lcdif.sv
/home/bo/boop3386/Documents/EE272/top_integrate_final/ahb_reg.sv
/home/bo/boop3386/Documents/EE272/top_integrate_final/master.sv
 }
elaborate LCD_master
create_clock HCLK -name clk -period 4.0
set_propagated_clock clk
set_clock_uncertainty 0.25 clk
set_propagated_clock clk
set_output_delay 0.5 -clock clk [all_outputs]
set all_inputs_wo_rst_clk [remove_from_collection [remove_from_collection [all_inputs] [get_port HCLK]] [get_port HRESET]]
set_driving_cell -lib_cell CND2X1 $all_inputs_wo_rst_clk
set_input_delay 0.6 -clock clk $all_inputs_wo_rst_clk
set_output_delay 0.6 -clock clk [all_outputs]
set_fix_hold [ get_clocks clk ]
set_output_delay 0.3 -clock clk [all_outputs]
set_wire_load_model -name T8G00TW8
compile_ultra
create_clock HCLK -name clk -period 5.0
update_timing
report_timing -max_paths 3
write -hierarchy -format verilog -output master_gates.v
#
#
set link_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25 /apps/synopsys/I-2013.12-SP5/libraries/syn/dw_foundation.sldb}
set target_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25}
analyze -format sverilog {
/home/bo/boop3386/Documents/EE272/top_integrate_final/lcdif.sv
/home/bo/boop3386/Documents/EE272/top_integrate_final/ahb_reg.sv
/home/bo/boop3386/Documents/EE272/top_integrate_final/slave.sv
 }
elaborate LCD_slave
create_clock HCLK -name clk -period 4.0
set_propagated_clock clk
set_clock_uncertainty 0.25 clk
set_propagated_clock clk
set_output_delay 0.5 -clock clk [all_outputs]
set all_inputs_wo_rst_clk [remove_from_collection [remove_from_collection [all_inputs] [get_port HCLK]] [get_port HRESET]]
set_driving_cell -lib_cell CND2X1 $all_inputs_wo_rst_clk
set_input_delay 0.6 -clock clk $all_inputs_wo_rst_clk
set_output_delay 0.6 -clock clk [all_outputs]
set_fix_hold [ get_clocks clk ]
set_output_delay 0.3 -clock clk [all_outputs]
set_wire_load_model -name T8G00TW8
compile_ultra
create_clock HCLK -name clk -period 5.0
update_timing
report_timing -max_paths 3
write -hierarchy -format verilog -output slave_gates.v
#
#

set link_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25 /apps/synopsys/I-2013.12-SP5/libraries/syn/dw_foundation.sldb}
set target_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25}
analyze -format sverilog {
/home/bo/boop3386/Documents/EE272/top_integrate_final/lcdif.sv
/home/bo/boop3386/Documents/EE272/top_integrate_final/ahb_reg.sv
/home/bo/boop3386/Documents/EE272/top_integrate_final/dma_fifo.sv
 }
elaborate dma_fifo
create_clock clk -name clk -period 4.0
set_propagated_clock clk
set_clock_uncertainty 0.25 clk
set_propagated_clock clk
set_output_delay 0.5 -clock clk [all_outputs]
set all_inputs_wo_rst_clk [remove_from_collection [remove_from_collection [all_inputs] [get_port clk]] [get_port rst]]
set_driving_cell -lib_cell CND2X1 $all_inputs_wo_rst_clk
set_input_delay 0.6 -clock clk $all_inputs_wo_rst_clk
set_output_delay 0.6 -clock clk [all_outputs]
set_fix_hold [ get_clocks clk ]
set_output_delay 0.3 -clock clk [all_outputs]
set_wire_load_model -name T8G00TW8
compile_ultra
create_clock clk -name clk -period 5.0
update_timing
report_timing -max_paths 3
write -hierarchy -format verilog -output dma_fifo_gates.v
#
set link_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25 /apps/synopsys/I-2013.12-SP5/libraries/syn/dw_foundation.sldb}
set target_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25}
analyze -format sverilog {
/home/bo/boop3386/Documents/EE272/top_integrate_final/lcdif.sv
/home/bo/boop3386/Documents/EE272/top_integrate_final/ahb_reg.sv
/home/bo/boop3386/Documents/EE272/top_integrate_final/dma_fifo_ctrl_logic.sv
 }
elaborate dma_fifo_ctrl_logic
create_clock clk -name clk -period 4.0
set_propagated_clock clk
set_clock_uncertainty 0.25 clk
set_propagated_clock clk
set_output_delay 0.5 -clock clk [all_outputs]
set all_inputs_wo_rst_clk [remove_from_collection [remove_from_collection [all_inputs] [get_port clk]] [get_port rst]]
set_driving_cell -lib_cell CND2X1 $all_inputs_wo_rst_clk
set_input_delay 0.6 -clock clk $all_inputs_wo_rst_clk
set_output_delay 0.6 -clock clk [all_outputs]
set_fix_hold [ get_clocks clk ]
set_output_delay 0.3 -clock clk [all_outputs]
set_wire_load_model -name T8G00TW8
compile_ultra
create_clock clk -name clk -period 5.0
update_timing
report_timing -max_paths 3
write -hierarchy -format verilog -output dma_fifo_ctrl_logic_gates.v
#
set link_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25 /apps/synopsys/I-2013.12-SP5/libraries/syn/dw_foundation.sldb}
set target_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25}
analyze -format sverilog {
/home/bo/boop3386/Documents/EE272/top_integrate_final/lcdif.sv
/home/bo/boop3386/Documents/EE272/top_integrate_final/ahb_reg.sv
/home/bo/boop3386/Documents/EE272/top_integrate_final/timing_control_sm.sv
 }
elaborate timing_control
create_clock pixel_clk -name clk -period 4.0
set_propagated_clock clk
set_clock_uncertainty 0.25 clk
set_propagated_clock clk
set_output_delay 0.5 -clock clk [all_outputs]
set all_inputs_wo_rst_clk [remove_from_collection [remove_from_collection [all_inputs] [get_port clk]] [get_port rst]]
set_driving_cell -lib_cell CND2X1 $all_inputs_wo_rst_clk
set_input_delay 0.6 -clock clk $all_inputs_wo_rst_clk
set_output_delay 0.6 -clock clk [all_outputs]
set_fix_hold [ get_clocks clk ]
set_output_delay 0.3 -clock clk [all_outputs]
set_wire_load_model -name T8G00TW8
compile_ultra
create_clock pixel_clk -name clk -period 5.0
update_timing
report_timing -max_paths 3
write -hierarchy -format verilog -output timing_control_sm_gates.v
#
#
set link_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25 /apps/synopsys/I-2013.12-SP5/libraries/syn/dw_foundation.sldb}
set target_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25}
analyze -format sverilog {
/home/bo/boop3386/Documents/EE272/top_integrate_final/lcdif.sv
/home/bo/boop3386/Documents/EE272/top_integrate_final/ahb_reg.sv
/home/bo/boop3386/Documents/EE272/top_integrate_final/panel_clock_generator_new.sv
 }
elaborate clk_generator
create_clock HCLK -name clk -period 4.0
set_propagated_clock clk
set_clock_uncertainty 0.25 clk
set_propagated_clock clk
set_output_delay 0.5 -clock clk [all_outputs]
set all_inputs_wo_rst_clk [remove_from_collection [remove_from_collection [all_inputs] [get_port HCLK]] [get_port rst]]
set_driving_cell -lib_cell CND2X1 $all_inputs_wo_rst_clk
set_input_delay 0.6 -clock clk $all_inputs_wo_rst_clk
set_output_delay 0.6 -clock clk [all_outputs]
set_fix_hold [ get_clocks clk ]
set_output_delay 0.3 -clock clk [all_outputs]
set_wire_load_model -name T8G00TW8
compile_ultra
create_clock HCLK -name clk -period 5.0
update_timing
report_timing -max_paths 3
write -hierarchy -format verilog -output panel_clock_generator_new_gates.v
#
#
set link_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25 /apps/synopsys/I-2013.12-SP5/libraries/syn/dw_foundation.sldb}
set target_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25}
analyze -format sverilog {
/home/bo/boop3386/Documents/EE272/top_integrate_final/lcdif.sv
/home/bo/boop3386/Documents/EE272/top_integrate_final/ahb_reg.sv
/home/bo/boop3386/Documents/EE272/top_integrate_final/decoder.sv
 }
elaborate decoder_32 
create_clock clk -name clk -period 4.0
set_propagated_clock clk
set_clock_uncertainty 0.25 clk
set_propagated_clock clk
set_output_delay 0.5 -clock clk [all_outputs]
set all_inputs_wo_rst_clk [remove_from_collection [remove_from_collection [all_inputs] [get_port clk]] [get_port rst]]
set_driving_cell -lib_cell CND2X1 $all_inputs_wo_rst_clk
set_input_delay 0.6 -clock clk $all_inputs_wo_rst_clk
set_output_delay 0.6 -clock clk [all_outputs]
set_fix_hold [ get_clocks clk ]
set_output_delay 0.3 -clock clk [all_outputs]
set_wire_load_model -name T8G00TW8
compile_ultra
create_clock clk -name clk -period 5.0
update_timing
report_timing -max_paths 3
write -hierarchy -format verilog -output decoder_32_gates.v

elaborate decoder_16
create_clock clk -name clk -period 4.0
set_propagated_clock clk
set_clock_uncertainty 0.25 clk
set_propagated_clock clk
set_output_delay 0.5 -clock clk [all_outputs]
set all_inputs_wo_rst_clk [remove_from_collection [remove_from_collection [all_inputs] [get_port clk]] [get_port rst]]
set_driving_cell -lib_cell CND2X1 $all_inputs_wo_rst_clk
set_input_delay 0.6 -clock clk $all_inputs_wo_rst_clk
set_output_delay 0.6 -clock clk [all_outputs]
set_fix_hold [ get_clocks clk ]
set_output_delay 0.3 -clock clk [all_outputs]
set_wire_load_model -name T8G00TW8
compile_ultra
create_clock clk -name clk -period 5.0
update_timing
report_timing -max_paths 3
write -hierarchy -format verilog -output decoder_16_gates.v

elaborate decoder_8
create_clock clk -name clk -period 4.0
set_propagated_clock clk
set_clock_uncertainty 0.25 clk
set_propagated_clock clk
set_output_delay 0.5 -clock clk [all_outputs]
set all_inputs_wo_rst_clk [remove_from_collection [remove_from_collection [all_inputs] [get_port clk]] [get_port rst]]
set_driving_cell -lib_cell CND2X1 $all_inputs_wo_rst_clk
set_input_delay 0.6 -clock clk $all_inputs_wo_rst_clk
set_output_delay 0.6 -clock clk [all_outputs]
set_fix_hold [ get_clocks clk ]
set_output_delay 0.3 -clock clk [all_outputs]
set_wire_load_model -name T8G00TW8
compile_ultra
create_clock clk -name clk -period 5.0
update_timing
report_timing -max_paths 3
write -hierarchy -format verilog -output decoder_8_gates.v

elaborate decoder_4
create_clock clk -name clk -period 4.0
set_propagated_clock clk
set_clock_uncertainty 0.25 clk
set_propagated_clock clk
set_output_delay 0.5 -clock clk [all_outputs]
set all_inputs_wo_rst_clk [remove_from_collection [remove_from_collection [all_inputs] [get_port clk]] [get_port rst]]
set_driving_cell -lib_cell CND2X1 $all_inputs_wo_rst_clk
set_input_delay 0.6 -clock clk $all_inputs_wo_rst_clk
set_output_delay 0.6 -clock clk [all_outputs]
set_fix_hold [ get_clocks clk ]
set_output_delay 0.3 -clock clk [all_outputs]
set_wire_load_model -name T8G00TW8
compile_ultra
create_clock clk -name clk -period 5.0
update_timing
report_timing -max_paths 3
write -hierarchy -format verilog -output decoder_4_gates.v

elaborate decoder_2
create_clock clk -name clk -period 4.0
set_propagated_clock clk
set_clock_uncertainty 0.25 clk
set_propagated_clock clk
set_output_delay 0.5 -clock clk [all_outputs]
set all_inputs_wo_rst_clk [remove_from_collection [remove_from_collection [all_inputs] [get_port clk]] [get_port rst]]
set_driving_cell -lib_cell CND2X1 $all_inputs_wo_rst_clk
set_input_delay 0.6 -clock clk $all_inputs_wo_rst_clk
set_output_delay 0.6 -clock clk [all_outputs]
set_fix_hold [ get_clocks clk ]
set_output_delay 0.3 -clock clk [all_outputs]
set_wire_load_model -name T8G00TW8
compile_ultra
create_clock clk -name clk -period 5.0
update_timing
report_timing -max_paths 3
write -hierarchy -format verilog -output decoder_2_gates.v
quit
#
#
set link_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25 /apps/synopsys/I-2013.12-SP5/libraries/syn/dw_foundation.sldb}
set target_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25}
analyze -format sverilog {
/home/bo/boop3386/Documents/EE272/top_integrate_final/lcdif.sv
/home/bo/boop3386/Documents/EE272/top_integrate_final/ahb_reg.sv
/home/bo/boop3386/Documents/EE272/top_integrate_final/pixel_serializer_edit.sv
 }
elaborate pixel_serializer
create_clock hclk -name hclk -period 4.0
set_propagated_clock hclk
set_clock_uncertainty 0.25 hclk
set_propagated_clock hclk
set_output_delay 0.5 -clock hclk [all_outputs]
set all_inputs_wo_rst_clk [remove_from_collection [remove_from_collection [all_inputs] [get_port hclk]] [get_port rst]]
set_driving_cell -lib_cell CND2X1 $all_inputs_wo_rst_clk
set_input_delay 0.6 -clock hclk $all_inputs_wo_rst_clk
set_output_delay 0.6 -clock hclk [all_outputs]
set_fix_hold [ get_clocks hclk ]
set_output_delay 0.3 -clock hclk [all_outputs]
set_wire_load_model -name T8G00TW8
compile_ultra
create_clock hclk -name hclk -period 5.0
update_timing
report_timing -max_paths 3
write -hierarchy -format verilog -output pixel_serializer_gates.v
quit
#
}
Error: unknown command '
set link_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25 /apps/synopsys/I-2013.12-SP5/libraries/syn/dw_foundation.sldb}
set target_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25}
analyze -format sverilog {
/home/bo/boop3386/Documents/EE272/top_integrate_final/lcdif.sv
/home/bo/boop3386/Documents/EE272/top_integrate_final/ahb_reg.sv
/home/bo/boop3386/Documents/EE272/top_integrate_final/master.sv
 }
elaborate LCD_master
create_clock HCLK -name clk -period 4.0
set_propagated_clock clk
set_clock_uncertainty 0.25 clk
set_propagated_clock clk
set_output_delay 0.5 -clock clk [all_outputs]
set all_inputs_wo_rst_clk [remove_from_collection [remove_from_collection [all_inputs] [get_port HCLK]] [get_port HRESET]]
set_driving_cell -lib_cell CND2X1 $all_inputs_wo_rst_clk
set_input_delay 0.6 -clock clk $all_inputs_wo_rst_clk
set_output_delay 0.6 -clock clk [all_outputs]
set_fix_hold [ get_clocks clk ]
set_output_delay 0.3 -clock clk [all_outputs]
set_wire_load_model -name T8G00TW8
compile_ultra
create_clock HCLK -name clk -period 5.0
update_timing
report_timing -max_paths 3
write -hierarchy -format verilog -output master_gates.v
#
#
set link_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25 /apps/synopsys/I-2013.12-SP5/libraries/syn/dw_foundation.sldb}
set target_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25}
analyze -format sverilog {
/home/bo/boop3386/Documents/EE272/top_integrate_final/lcdif.sv
/home/bo/boop3386/Documents/EE272/top_integrate_final/ahb_reg.sv
/home/bo/boop3386/Documents/EE272/top_integrate_final/slave.sv
 }
elaborate LCD_slave
create_clock HCLK -name clk -period 4.0
set_propagated_clock clk
set_clock_uncertainty 0.25 clk
set_propagated_clock clk
set_output_delay 0.5 -clock clk [all_outputs]
set all_inputs_wo_rst_clk [remove_from_collection [remove_from_collection [all_inputs] [get_port HCLK]] [get_port HRESET]]
set_driving_cell -lib_cell CND2X1 $all_inputs_wo_rst_clk
set_input_delay 0.6 -clock clk $all_inputs_wo_rst_clk
set_output_delay 0.6 -clock clk [all_outputs]
set_fix_hold [ get_clocks clk ]
set_output_delay 0.3 -clock clk [all_outputs]
set_wire_load_model -name T8G00TW8
compile_ultra
create_clock HCLK -name clk -period 5.0
update_timing
report_timing -max_paths 3
write -hierarchy -format verilog -output slave_gates.v
#
#

set link_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25 /apps/synopsys/I-2013.12-SP5/libraries/syn/dw_foundation.sldb}
set target_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25}
analyze -format sverilog {
/home/bo/boop3386/Documents/EE272/top_integrate_final/lcdif.sv
/home/bo/boop3386/Documents/EE272/top_integrate_final/ahb_reg.sv
/home/bo/boop3386/Documents/EE272/top_integrate_final/dma_fifo.sv
 }
elaborate dma_fifo
create_clock clk -name clk -period 4.0
set_propagated_clock clk
set_clock_uncertainty 0.25 clk
set_propagated_clock clk
set_output_delay 0.5 -clock clk [all_outputs]
set all_inputs_wo_rst_clk [remove_from_collection [remove_from_collection [all_inputs] [get_port clk]] [get_port rst]]
set_driving_cell -lib_cell CND2X1 $all_inputs_wo_rst_clk
set_input_delay 0.6 -clock clk $all_inputs_wo_rst_clk
set_output_delay 0.6 -clock clk [all_outputs]
set_fix_hold [ get_clocks clk ]
set_output_delay 0.3 -clock clk [all_outputs]
set_wire_load_model -name T8G00TW8
compile_ultra
create_clock clk -name clk -period 5.0
update_timing
report_timing -max_paths 3
write -hierarchy -format verilog -output dma_fifo_gates.v
#
set link_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25 /apps/synopsys/I-2013.12-SP5/libraries/syn/dw_foundation.sldb}
set target_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25}
analyze -format sverilog {
/home/bo/boop3386/Documents/EE272/top_integrate_final/lcdif.sv
/home/bo/boop3386/Documents/EE272/top_integrate_final/ahb_reg.sv
/home/bo/boop3386/Documents/EE272/top_integrate_final/dma_fifo_ctrl_logic.sv
 }
elaborate dma_fifo_ctrl_logic
create_clock clk -name clk -period 4.0
set_propagated_clock clk
set_clock_uncertainty 0.25 clk
set_propagated_clock clk
set_output_delay 0.5 -clock clk [all_outputs]
set all_inputs_wo_rst_clk [remove_from_collection [remove_from_collection [all_inputs] [get_port clk]] [get_port rst]]
set_driving_cell -lib_cell CND2X1 $all_inputs_wo_rst_clk
set_input_delay 0.6 -clock clk $all_inputs_wo_rst_clk
set_output_delay 0.6 -clock clk [all_outputs]
set_fix_hold [ get_clocks clk ]
set_output_delay 0.3 -clock clk [all_outputs]
set_wire_load_model -name T8G00TW8
compile_ultra
create_clock clk -name clk -period 5.0
update_timing
report_timing -max_paths 3
write -hierarchy -format verilog -output dma_fifo_ctrl_logic_gates.v
#
set link_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25 /apps/synopsys/I-2013.12-SP5/libraries/syn/dw_foundation.sldb}
set target_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25}
analyze -format sverilog {
/home/bo/boop3386/Documents/EE272/top_integrate_final/lcdif.sv
/home/bo/boop3386/Documents/EE272/top_integrate_final/ahb_reg.sv
/home/bo/boop3386/Documents/EE272/top_integrate_final/timing_control_sm.sv
 }
elaborate timing_control
create_clock pixel_clk -name clk -period 4.0
set_propagated_clock clk
set_clock_uncertainty 0.25 clk
set_propagated_clock clk
set_output_delay 0.5 -clock clk [all_outputs]
set all_inputs_wo_rst_clk [remove_from_collection [remove_from_collection [all_inputs] [get_port clk]] [get_port rst]]
set_driving_cell -lib_cell CND2X1 $all_inputs_wo_rst_clk
set_input_delay 0.6 -clock clk $all_inputs_wo_rst_clk
set_output_delay 0.6 -clock clk [all_outputs]
set_fix_hold [ get_clocks clk ]
set_output_delay 0.3 -clock clk [all_outputs]
set_wire_load_model -name T8G00TW8
compile_ultra
create_clock pixel_clk -name clk -period 5.0
update_timing
report_timing -max_paths 3
write -hierarchy -format verilog -output timing_control_sm_gates.v
#
#
set link_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25 /apps/synopsys/I-2013.12-SP5/libraries/syn/dw_foundation.sldb}
set target_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25}
analyze -format sverilog {
/home/bo/boop3386/Documents/EE272/top_integrate_final/lcdif.sv
/home/bo/boop3386/Documents/EE272/top_integrate_final/ahb_reg.sv
/home/bo/boop3386/Documents/EE272/top_integrate_final/panel_clock_generator_new.sv
 }
elaborate clk_generator
create_clock HCLK -name clk -period 4.0
set_propagated_clock clk
set_clock_uncertainty 0.25 clk
set_propagated_clock clk
set_output_delay 0.5 -clock clk [all_outputs]
set all_inputs_wo_rst_clk [remove_from_collection [remove_from_collection [all_inputs] [get_port HCLK]] [get_port rst]]
set_driving_cell -lib_cell CND2X1 $all_inputs_wo_rst_clk
set_input_delay 0.6 -clock clk $all_inputs_wo_rst_clk
set_output_delay 0.6 -clock clk [all_outputs]
set_fix_hold [ get_clocks clk ]
set_output_delay 0.3 -clock clk [all_outputs]
set_wire_load_model -name T8G00TW8
compile_ultra
create_clock HCLK -name clk -period 5.0
update_timing
report_timing -max_paths 3
write -hierarchy -format verilog -output panel_clock_generator_new_gates.v
#
#
set link_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25 /apps/synopsys/I-2013.12-SP5/libraries/syn/dw_foundation.sldb}
set target_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25}
analyze -format sverilog {
/home/bo/boop3386/Documents/EE272/top_integrate_final/lcdif.sv
/home/bo/boop3386/Documents/EE272/top_integrate_final/ahb_reg.sv
/home/bo/boop3386/Documents/EE272/top_integrate_final/decoder.sv
 }
elaborate decoder_32 
create_clock clk -name clk -period 4.0
set_propagated_clock clk
set_clock_uncertainty 0.25 clk
set_propagated_clock clk
set_output_delay 0.5 -clock clk [all_outputs]
set all_inputs_wo_rst_clk [remove_from_collection [remove_from_collection [all_inputs] [get_port clk]] [get_port rst]]
set_driving_cell -lib_cell CND2X1 $all_inputs_wo_rst_clk
set_input_delay 0.6 -clock clk $all_inputs_wo_rst_clk
set_output_delay 0.6 -clock clk [all_outputs]
set_fix_hold [ get_clocks clk ]
set_output_delay 0.3 -clock clk [all_outputs]
set_wire_load_model -name T8G00TW8
compile_ultra
create_clock clk -name clk -period 5.0
update_timing
report_timing -max_paths 3
write -hierarchy -format verilog -output decoder_32_gates.v

elaborate decoder_16
create_clock clk -name clk -period 4.0
set_propagated_clock clk
set_clock_uncertainty 0.25 clk
set_propagated_clock clk
set_output_delay 0.5 -clock clk [all_outputs]
set all_inputs_wo_rst_clk [remove_from_collection [remove_from_collection [all_inputs] [get_port clk]] [get_port rst]]
set_driving_cell -lib_cell CND2X1 $all_inputs_wo_rst_clk
set_input_delay 0.6 -clock clk $all_inputs_wo_rst_clk
set_output_delay 0.6 -clock clk [all_outputs]
set_fix_hold [ get_clocks clk ]
set_output_delay 0.3 -clock clk [all_outputs]
set_wire_load_model -name T8G00TW8
compile_ultra
create_clock clk -name clk -period 5.0
update_timing
report_timing -max_paths 3
write -hierarchy -format verilog -output decoder_16_gates.v

elaborate decoder_8
create_clock clk -name clk -period 4.0
set_propagated_clock clk
set_clock_uncertainty 0.25 clk
set_propagated_clock clk
set_output_delay 0.5 -clock clk [all_outputs]
set all_inputs_wo_rst_clk [remove_from_collection [remove_from_collection [all_inputs] [get_port clk]] [get_port rst]]
set_driving_cell -lib_cell CND2X1 $all_inputs_wo_rst_clk
set_input_delay 0.6 -clock clk $all_inputs_wo_rst_clk
set_output_delay 0.6 -clock clk [all_outputs]
set_fix_hold [ get_clocks clk ]
set_output_delay 0.3 -clock clk [all_outputs]
set_wire_load_model -name T8G00TW8
compile_ultra
create_clock clk -name clk -period 5.0
update_timing
report_timing -max_paths 3
write -hierarchy -format verilog -output decoder_8_gates.v

elaborate decoder_4
create_clock clk -name clk -period 4.0
set_propagated_clock clk
set_clock_uncertainty 0.25 clk
set_propagated_clock clk
set_output_delay 0.5 -clock clk [all_outputs]
set all_inputs_wo_rst_clk [remove_from_collection [remove_from_collection [all_inputs] [get_port clk]] [get_port rst]]
set_driving_cell -lib_cell CND2X1 $all_inputs_wo_rst_clk
set_input_delay 0.6 -clock clk $all_inputs_wo_rst_clk
set_output_delay 0.6 -clock clk [all_outputs]
set_fix_hold [ get_clocks clk ]
set_output_delay 0.3 -clock clk [all_outputs]
set_wire_load_model -name T8G00TW8
compile_ultra
create_clock clk -name clk -period 5.0
update_timing
report_timing -max_paths 3
write -hierarchy -format verilog -output decoder_4_gates.v

elaborate decoder_2
create_clock clk -name clk -period 4.0
set_propagated_clock clk
set_clock_uncertainty 0.25 clk
set_propagated_clock clk
set_output_delay 0.5 -clock clk [all_outputs]
set all_inputs_wo_rst_clk [remove_from_collection [remove_from_collection [all_inputs] [get_port clk]] [get_port rst]]
set_driving_cell -lib_cell CND2X1 $all_inputs_wo_rst_clk
set_input_delay 0.6 -clock clk $all_inputs_wo_rst_clk
set_output_delay 0.6 -clock clk [all_outputs]
set_fix_hold [ get_clocks clk ]
set_output_delay 0.3 -clock clk [all_outputs]
set_wire_load_model -name T8G00TW8
compile_ultra
create_clock clk -name clk -period 5.0
update_timing
report_timing -max_paths 3
write -hierarchy -format verilog -output decoder_2_gates.v
quit
#
#
set link_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25 /apps/synopsys/I-2013.12-SP5/libraries/syn/dw_foundation.sldb}
set target_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25}
analyze -format sverilog {
/home/bo/boop3386/Documents/EE272/top_integrate_final/lcdif.sv
/home/bo/boop3386/Documents/EE272/top_integrate_final/ahb_reg.sv
/home/bo/boop3386/Documents/EE272/top_integrate_final/pixel_serializer_edit.sv
 }
elaborate pixel_serializer
create_clock hclk -name hclk -period 4.0
set_propagated_clock hclk
set_clock_uncertainty 0.25 hclk
set_propagated_clock hclk
set_output_delay 0.5 -clock hclk [all_outputs]
set all_inputs_wo_rst_clk [remove_from_collection [remove_from_collection [all_inputs] [get_port hclk]] [get_port rst]]
set_driving_cell -lib_cell CND2X1 $all_inputs_wo_rst_clk
set_input_delay 0.6 -clock hclk $all_inputs_wo_rst_clk
set_output_delay 0.6 -clock hclk [all_outputs]
set_fix_hold [ get_clocks hclk ]
set_output_delay 0.3 -clock hclk [all_outputs]
set_wire_load_model -name T8G00TW8
compile_ultra
create_clock hclk -name hclk -period 5.0
update_timing
report_timing -max_paths 3
write -hierarchy -format verilog -output pixel_serializer_gates.v
quit
#
' (CMD-005)
#
set link_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25 /apps/synopsys/I-2013.12-SP5/libraries/syn/dw_foundation.sldb}
/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25 /apps/synopsys/I-2013.12-SP5/libraries/syn/dw_foundation.sldb
set target_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25}
/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25
analyze -format sverilog {
/home/bo/boop3386/Documents/EE272/top_integrate_final/lcd.sv
 }
Running PRESTO HDLC
Compiling source file /home/bo/boop3386/Documents/EE272/top_integrate_final/lcd.sv
Opening include file /home/bo/boop3386/Documents/EE272/top_integrate_final/ahb_reg.sv
Opening include file /home/bo/boop3386/Documents/EE272/top_integrate_final/master.sv
Warning:  /home/bo/boop3386/Documents/EE272/top_integrate_final/master.sv:3: Parameter keyword used in local parameter declaration. (VER-329)
Opening include file /home/bo/boop3386/Documents/EE272/top_integrate_final/slave.sv
Opening include file /home/bo/boop3386/Documents/EE272/top_integrate_final/dma_fifo.sv
Warning:  /home/bo/boop3386/Documents/EE272/top_integrate_final/dma_fifo.sv:50: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/bo/boop3386/Documents/EE272/top_integrate_final/dma_fifo.sv:51: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Opening include file /home/bo/boop3386/Documents/EE272/top_integrate_final/dma_fifo_ctrl_logic.sv
Warning:  /home/bo/boop3386/Documents/EE272/top_integrate_final/dma_fifo_ctrl_logic.sv:16: the undeclared symbol 'pull_top' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/bo/boop3386/Documents/EE272/top_integrate_final/dma_fifo_ctrl_logic.sv:28: the undeclared symbol 'pull_bottom' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/bo/boop3386/Documents/EE272/top_integrate_final/dma_fifo_ctrl_logic.sv:46: the undeclared symbol 'comb_full' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/bo/boop3386/Documents/EE272/top_integrate_final/dma_fifo_ctrl_logic.sv:47: the undeclared symbol 'comb_empty' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/bo/boop3386/Documents/EE272/top_integrate_final/dma_fifo_ctrl_logic.sv:100: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/bo/boop3386/Documents/EE272/top_integrate_final/dma_fifo_ctrl_logic.sv:101: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Opening include file /home/bo/boop3386/Documents/EE272/top_integrate_final/timing_control_sm.sv
Warning:  /home/bo/boop3386/Documents/EE272/top_integrate_final/timing_control_sm.sv:2: Using default enum base size of 32. (VER-533)
Opening include file /home/bo/boop3386/Documents/EE272/top_integrate_final/panel_clock_generator_new.sv
Opening include file /home/bo/boop3386/Documents/EE272/top_integrate_final/pixel_serializer_edit.sv
Opening include file /home/bo/boop3386/Documents/EE272/top_integrate_final/decoder.sv
Warning:  /home/bo/boop3386/Documents/EE272/top_integrate_final/lcd.sv:113: the undeclared symbol 'fifo_push' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/bo/boop3386/Documents/EE272/top_integrate_final/lcd.sv:115: the undeclared symbol 'dma_req_from_fifo' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/bo/boop3386/Documents/EE272/top_integrate_final/lcd.sv:117: the undeclared symbol 'fp_pulse' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/bo/boop3386/Documents/EE272/top_integrate_final/lcd.sv:159: the undeclared symbol 'pixel_clk_phaseshift' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
Loading db file '/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25'
Loading db file '/apps/synopsys/I-2013.12-SP5/libraries/syn/dw_foundation.sldb'
1
elaborate lcd
Loading db file '/apps/synopsys/I-2013.12-SP5/libraries/syn/gtech.db'
Loading db file '/apps/synopsys/I-2013.12-SP5/libraries/syn/standard.sldb'
  Loading link library 'tc240c'
  Loading link library 'gtech'
Running PRESTO HDLC
Information:  /home/bo/boop3386/Documents/EE272/top_integrate_final/lcd.sv:12: Variables crossing hierarchy: interface content 'memif0.f0_waddr' may become connected to an inout port. (VER-735)
Information:  /home/bo/boop3386/Documents/EE272/top_integrate_final/lcd.sv:12: Variables crossing hierarchy: interface content 'memif0.f0_wdata' may become connected to an inout port. (VER-735)
Information:  /home/bo/boop3386/Documents/EE272/top_integrate_final/lcd.sv:12: Variables crossing hierarchy: interface content 'memif0.f0_write' may become connected to an inout port. (VER-735)
Information:  /home/bo/boop3386/Documents/EE272/top_integrate_final/lcd.sv:12: Variables crossing hierarchy: interface content 'memif0.f0_raddr' may become connected to an inout port. (VER-735)
Information:  /home/bo/boop3386/Documents/EE272/top_integrate_final/lcd.sv:12: Variables crossing hierarchy: interface content 'memif0.f0_rdata' may become connected to an inout port. (VER-735)
Information:  /home/bo/boop3386/Documents/EE272/top_integrate_final/lcd.sv:12: Variables crossing hierarchy: interface content 'memif1.f0_waddr' may become connected to an inout port. (VER-735)
Information:  /home/bo/boop3386/Documents/EE272/top_integrate_final/lcd.sv:12: Variables crossing hierarchy: interface content 'memif1.f0_wdata' may become connected to an inout port. (VER-735)
Information:  /home/bo/boop3386/Documents/EE272/top_integrate_final/lcd.sv:12: Variables crossing hierarchy: interface content 'memif1.f0_write' may become connected to an inout port. (VER-735)
Information:  /home/bo/boop3386/Documents/EE272/top_integrate_final/lcd.sv:12: Variables crossing hierarchy: interface content 'memif1.f0_raddr' may become connected to an inout port. (VER-735)
Information:  /home/bo/boop3386/Documents/EE272/top_integrate_final/lcd.sv:12: Variables crossing hierarchy: interface content 'memif1.f0_rdata' may become connected to an inout port. (VER-735)
Information:  /home/bo/boop3386/Documents/EE272/top_integrate_final/lcd.sv:12: Variables crossing hierarchy: interface content 'cpal.waddr' may become connected to an inout port. (VER-735)
Information:  /home/bo/boop3386/Documents/EE272/top_integrate_final/lcd.sv:12: Variables crossing hierarchy: interface content 'cpal.write' may become connected to an inout port. (VER-735)
Information:  /home/bo/boop3386/Documents/EE272/top_integrate_final/lcd.sv:12: Variables crossing hierarchy: interface content 'cpal.wdata' may become connected to an inout port. (VER-735)
Information:  /home/bo/boop3386/Documents/EE272/top_integrate_final/lcd.sv:12: Variables crossing hierarchy: interface content 'cpal.raddr' may become connected to an inout port. (VER-735)
Information:  /home/bo/boop3386/Documents/EE272/top_integrate_final/lcd.sv:12: Variables crossing hierarchy: interface content 'cpal.raddr1' may become connected to an inout port. (VER-735)
Information:  /home/bo/boop3386/Documents/EE272/top_integrate_final/lcd.sv:12: Variables crossing hierarchy: interface content 'cpal.rdata' may become connected to an inout port. (VER-735)
Information:  /home/bo/boop3386/Documents/EE272/top_integrate_final/lcd.sv:12: Variables crossing hierarchy: interface content 'cpal.rdata1' may become connected to an inout port. (VER-735)
Information:  /home/bo/boop3386/Documents/EE272/top_integrate_final/lcd.sv:12: Variables crossing hierarchy: interface content 'crsr.raddr' may become connected to an inout port. (VER-735)
Information:  /home/bo/boop3386/Documents/EE272/top_integrate_final/lcd.sv:12: Variables crossing hierarchy: interface content 'crsr.raddr1' may become connected to an inout port. (VER-735)
Information:  /home/bo/boop3386/Documents/EE272/top_integrate_final/lcd.sv:12: Variables crossing hierarchy: interface content 'crsr.waddr' may become connected to an inout port. (VER-735)
Information:  /home/bo/boop3386/Documents/EE272/top_integrate_final/lcd.sv:12: Variables crossing hierarchy: interface content 'crsr.write' may become connected to an inout port. (VER-735)
Information:  /home/bo/boop3386/Documents/EE272/top_integrate_final/lcd.sv:12: Variables crossing hierarchy: interface content 'crsr.clk' may become connected to an inout port. (VER-735)
Information:  /home/bo/boop3386/Documents/EE272/top_integrate_final/lcd.sv:12: Variables crossing hierarchy: interface content 'crsr.rdata' may become connected to an inout port. (VER-735)
Information:  /home/bo/boop3386/Documents/EE272/top_integrate_final/lcd.sv:12: Variables crossing hierarchy: interface content 'crsr.rdata1' may become connected to an inout port. (VER-735)
Information:  /home/bo/boop3386/Documents/EE272/top_integrate_final/lcd.sv:12: Variables crossing hierarchy: interface content 'crsr.wdata' may become connected to an inout port. (VER-735)
Information:  /home/bo/boop3386/Documents/EE272/top_integrate_final/lcd.sv:12: Variables crossing hierarchy: interface content 'lcdoutif.LCDPWR' may become connected to an inout port. (VER-735)
Information:  /home/bo/boop3386/Documents/EE272/top_integrate_final/lcd.sv:12: Variables crossing hierarchy: interface content 'lcdoutif.LCDDCLK' may become connected to an inout port. (VER-735)
Information:  /home/bo/boop3386/Documents/EE272/top_integrate_final/lcd.sv:12: Variables crossing hierarchy: interface content 'lcdoutif.LCDENA_LCDM' may become connected to an inout port. (VER-735)
Information:  /home/bo/boop3386/Documents/EE272/top_integrate_final/lcd.sv:12: Variables crossing hierarchy: interface content 'lcdoutif.LCDFP' may become connected to an inout port. (VER-735)
Information:  /home/bo/boop3386/Documents/EE272/top_integrate_final/lcd.sv:12: Variables crossing hierarchy: interface content 'lcdoutif.LCDLE' may become connected to an inout port. (VER-735)
Information:  /home/bo/boop3386/Documents/EE272/top_integrate_final/lcd.sv:12: Variables crossing hierarchy: interface content 'lcdoutif.LCDLP' may become connected to an inout port. (VER-735)
Information:  /home/bo/boop3386/Documents/EE272/top_integrate_final/lcd.sv:12: Variables crossing hierarchy: interface content 'lcdoutif.LCDVD' may become connected to an inout port. (VER-735)
Information:  /home/bo/boop3386/Documents/EE272/top_integrate_final/lcd.sv:12: Variables crossing hierarchy: interface content 'lcdoutif.lcd_frame' may become connected to an inout port. (VER-735)
Information:  /home/bo/boop3386/Documents/EE272/top_integrate_final/lcd.sv:166: Variables crossing hierarchy: interface content 'memif0.f0_waddr' may become connected to an inout port. (VER-735)
Information:  /home/bo/boop3386/Documents/EE272/top_integrate_final/lcd.sv:166: Variables crossing hierarchy: interface content 'memif0.f0_wdata' may become connected to an inout port. (VER-735)
Information:  /home/bo/boop3386/Documents/EE272/top_integrate_final/lcd.sv:166: Variables crossing hierarchy: interface content 'memif0.f0_write' may become connected to an inout port. (VER-735)
Information:  /home/bo/boop3386/Documents/EE272/top_integrate_final/lcd.sv:166: Variables crossing hierarchy: interface content 'memif0.f0_raddr' may become connected to an inout port. (VER-735)
Information:  /home/bo/boop3386/Documents/EE272/top_integrate_final/lcd.sv:166: Variables crossing hierarchy: interface content 'memif0.f0_rdata' may become connected to an inout port. (VER-735)
Information:  /home/bo/boop3386/Documents/EE272/top_integrate_final/lcd.sv:166: Variables crossing hierarchy: interface content 'memif1.f0_waddr' may become connected to an inout port. (VER-735)
Information:  /home/bo/boop3386/Documents/EE272/top_integrate_final/lcd.sv:166: Variables crossing hierarchy: interface content 'memif1.f0_wdata' may become connected to an inout port. (VER-735)
Information:  /home/bo/boop3386/Documents/EE272/top_integrate_final/lcd.sv:166: Variables crossing hierarchy: interface content 'memif1.f0_write' may become connected to an inout port. (VER-735)
Information:  /home/bo/boop3386/Documents/EE272/top_integrate_final/lcd.sv:166: Variables crossing hierarchy: interface content 'memif1.f0_raddr' may become connected to an inout port. (VER-735)
Information:  /home/bo/boop3386/Documents/EE272/top_integrate_final/lcd.sv:166: Variables crossing hierarchy: interface content 'memif1.f0_rdata' may become connected to an inout port. (VER-735)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'lcd'.
Information: Building the design 'LCD_slave'. (HDL-193)
Warning:  /home/bo/boop3386/Documents/EE272/top_integrate_final/slave.sv:445: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 259 in file
	'/home/bo/boop3386/Documents/EE272/top_integrate_final/slave.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           263            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine LCD_slave line 249 in file
		'/home/bo/boop3386/Documents/EE272/top_integrate_final/slave.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     state_q_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     state_q_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine LCD_slave line 339 in file
		'/home/bo/boop3386/Documents/EE272/top_integrate_final/slave.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| LCD_reg_crsrintstat_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    ahbs_addr_reg_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     LCD_reg_cfg_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    LCD_reg_timh_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    LCD_reg_timv_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     LCD_reg_pol_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     LCD_reg_le_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   LCD_reg_upbase_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   LCD_reg_lpbase_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    LCD_reg_ctrl_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   LCD_reg_intmsk_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   LCD_reg_intraw_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   LCD_reg_intstat_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   LCD_reg_intclr_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   LCD_reg_upcurr_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   LCD_reg_lpcurr_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  LCD_reg_crsrctrl_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   LCD_reg_crsrcfg_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    LCD_reg_pal0_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    LCD_reg_pal1_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     LCD_reg_xy_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    LCD_reg_clip_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| LCD_reg_crsrintmsk_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| LCD_reg_crsrintclr_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| LCD_reg_crsrintraw_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================
Presto compilation completed successfully.
Information: Building the design 'LCD_master'. (HDL-193)

Statistics for case statements in always block at line 92 in file
	'/home/bo/boop3386/Documents/EE272/top_integrate_final/master.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           103            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine LCD_master line 76 in file
		'/home/bo/boop3386/Documents/EE272/top_integrate_final/master.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   FIFO_push_d_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     state_q_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|  DMA_addr_reg_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      count_reg      | Flip-flop |  11   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'timing_control'. (HDL-193)
Warning:  /home/bo/boop3386/Documents/EE272/top_integrate_final/timing_control_sm.sv:240: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 81 in file
	'/home/bo/boop3386/Documents/EE272/top_integrate_final/timing_control_sm.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            85            |     no/auto      |
===============================================

Statistics for case statements in always block at line 202 in file
	'/home/bo/boop3386/Documents/EE272/top_integrate_final/timing_control_sm.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           208            |     no/auto      |
===============================================

Statistics for case statements in always block at line 294 in file
	'/home/bo/boop3386/Documents/EE272/top_integrate_final/timing_control_sm.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           300            |     no/auto      |
===============================================

Statistics for case statements in always block at line 340 in file
	'/home/bo/boop3386/Documents/EE272/top_integrate_final/timing_control_sm.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           345            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine timing_control line 47 in file
		'/home/bo/boop3386/Documents/EE272/top_integrate_final/timing_control_sm.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| counter_clicks_reg  | Flip-flop |  12   |  Y  | N  | N  | Y  | N  | N  | N  |
|     vstate_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine timing_control line 70 in file
		'/home/bo/boop3386/Documents/EE272/top_integrate_final/timing_control_sm.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    linestate_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|   line_count_reg    | Flip-flop |  12   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine timing_control line 271 in file
		'/home/bo/boop3386/Documents/EE272/top_integrate_final/timing_control_sm.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| lcdle_cur_state_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine timing_control line 281 in file
		'/home/bo/boop3386/Documents/EE272/top_integrate_final/timing_control_sm.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| lcdle_hold_count_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| lcdle_hold_count_reg  | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
| lcdle_delay_count_reg | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine timing_control line 332 in file
		'/home/bo/boop3386/Documents/EE272/top_integrate_final/timing_control_sm.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      x_cor_reg      | Flip-flop |  10   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine timing_control line 340 in file
		'/home/bo/boop3386/Documents/EE272/top_integrate_final/timing_control_sm.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_cor_reg      | Flip-flop |  10   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'clk_generator'. (HDL-193)

Inferred memory devices in process
	in routine clk_generator line 15 in file
		'/home/bo/boop3386/Documents/EE272/top_integrate_final/panel_clock_generator_new.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   temp_count_reg    | Flip-flop |   5   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine clk_generator line 37 in file
		'/home/bo/boop3386/Documents/EE272/top_integrate_final/panel_clock_generator_new.sv'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
| temp_count_phaseshift_reg | Flip-flop |   5   |  Y  | N  | N  | Y  | N  | N  | N  |
=====================================================================================
Presto compilation completed successfully.
Information: Building the design 'dma_fifo_ctrl_logic' instantiated from design 'lcd' with
	the parameters "|((N%clk%)(N%rst%)(N%push%)(N%pull%)(N%data_in%)(N%lcd_ctrl%)(N%data_out%)(N%fifofull%)(N%mem_if0%I%WORK/MEMIF%%)(N%mem_if1%I%WORK/MEMIF%%)(N%dma_req%)(N%fp_pulse%))". (HDL-193)
Warning:  /home/bo/boop3386/Documents/EE272/top_integrate_final/dma_fifo_ctrl_logic.sv:38: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine dma_fifo_ctrl_logic_I_mem_if0_MEMIF__I_mem_if1_MEMIF__ line 54 in file
		'/home/bo/boop3386/Documents/EE272/top_integrate_final/dma_fifo_ctrl_logic.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      r_ptr_reg      | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|      w_ptr_reg      | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine dma_fifo_ctrl_logic_I_mem_if0_MEMIF__I_mem_if1_MEMIF__ line 88 in file
		'/home/bo/boop3386/Documents/EE272/top_integrate_final/dma_fifo_ctrl_logic.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    mod2_push_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    mod2_pull_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'pixel_serializer'. (HDL-193)
Warning:  /home/bo/boop3386/Documents/EE272/top_integrate_final/pixel_serializer_edit.sv:118: Case statement marked unique does not cover all possible conditions. (VER-504)
Warning:  /home/bo/boop3386/Documents/EE272/top_integrate_final/pixel_serializer_edit.sv:141: Case statement marked unique does not cover all possible conditions. (VER-504)
Warning:  /home/bo/boop3386/Documents/EE272/top_integrate_final/pixel_serializer_edit.sv:162: Case statement marked unique does not cover all possible conditions. (VER-504)
Warning:  /home/bo/boop3386/Documents/EE272/top_integrate_final/pixel_serializer_edit.sv:183: Case statement marked unique does not cover all possible conditions. (VER-504)
Warning:  /home/bo/boop3386/Documents/EE272/top_integrate_final/pixel_serializer_edit.sv:204: Case statement marked unique does not cover all possible conditions. (VER-504)

Statistics for case statements in always block at line 69 in file
	'/home/bo/boop3386/Documents/EE272/top_integrate_final/pixel_serializer_edit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            74            |    user/user     |
===============================================
Warning:  /home/bo/boop3386/Documents/EE272/top_integrate_final/pixel_serializer_edit.sv:118: Case statement marked unique does not cover all possible conditions. (VER-504)
Warning:  /home/bo/boop3386/Documents/EE272/top_integrate_final/pixel_serializer_edit.sv:141: Case statement marked unique does not cover all possible conditions. (VER-504)
Warning:  /home/bo/boop3386/Documents/EE272/top_integrate_final/pixel_serializer_edit.sv:162: Case statement marked unique does not cover all possible conditions. (VER-504)
Warning:  /home/bo/boop3386/Documents/EE272/top_integrate_final/pixel_serializer_edit.sv:183: Case statement marked unique does not cover all possible conditions. (VER-504)
Warning:  /home/bo/boop3386/Documents/EE272/top_integrate_final/pixel_serializer_edit.sv:204: Case statement marked unique does not cover all possible conditions. (VER-504)

Statistics for case statements in always block at line 107 in file
	'/home/bo/boop3386/Documents/EE272/top_integrate_final/pixel_serializer_edit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           115            |    user/user     |
|           118            |    user/user     |
|           141            |    user/user     |
|           162            |    user/user     |
|           183            |    user/user     |
|           204            |    user/user     |
===============================================

Statistics for case statements in always block at line 255 in file
	'/home/bo/boop3386/Documents/EE272/top_integrate_final/pixel_serializer_edit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           256            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 286 in file
	'/home/bo/boop3386/Documents/EE272/top_integrate_final/pixel_serializer_edit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           289            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine pixel_serializer line 61 in file
		'/home/bo/boop3386/Documents/EE272/top_integrate_final/pixel_serializer_edit.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_reg_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine pixel_serializer line 69 in file
		'/home/bo/boop3386/Documents/EE272/top_integrate_final/pixel_serializer_edit.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  pixel_counter_reg  | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===============================================================
|   block name/line    | Inputs | Outputs | # sel inputs | MB |
===============================================================
| pixel_serializer/134 |   32   |    1    |      5       | N  |
| pixel_serializer/136 |   32   |    1    |      5       | N  |
| pixel_serializer/291 |   32   |    1    |      5       | N  |
| pixel_serializer/294 |   32   |    1    |      5       | N  |
| pixel_serializer/297 |   32   |    1    |      5       | N  |
| pixel_serializer/297 |   32   |    1    |      5       | N  |
| pixel_serializer/297 |   32   |    1    |      5       | N  |
| pixel_serializer/300 |   32   |    1    |      5       | N  |
| pixel_serializer/300 |   32   |    1    |      5       | N  |
| pixel_serializer/300 |   32   |    1    |      5       | N  |
| pixel_serializer/300 |   32   |    1    |      5       | N  |
| pixel_serializer/300 |   32   |    1    |      5       | N  |
| pixel_serializer/300 |   32   |    1    |      5       | N  |
| pixel_serializer/300 |   32   |    1    |      5       | N  |
===============================================================
Presto compilation completed successfully.
Information: Building the design 'dma_fifo' instantiated from design 'dma_fifo_ctrl_logic_I_mem_if0_MEMIF__I_mem_if1_MEMIF__' with
	the parameters "|((N%clk%)(N%rst%)(N%push%)(N%pull%)(N%data_in%)(N%data_out%)(N%depth_left%)(N%mem_if%I%WORK/MEMIF%F0%)(N%full%)(N%empty%)(N%fp_pulse%))". (HDL-193)

Inferred memory devices in process
	in routine dma_fifo_I_mem_if_MEMIF_F0_ line 24 in file
		'/home/bo/boop3386/Documents/EE272/top_integrate_final/dma_fifo.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   depth_left_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|   depth_left_reg    | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|      w_ptr_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r_ptr_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'decoder_16'. (HDL-193)

Statistics for case statements in always block at line 51 in file
	'/home/bo/boop3386/Documents/EE272/top_integrate_final/decoder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            55            |    user/user     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'decoder_8'. (HDL-193)

Statistics for case statements in always block at line 82 in file
	'/home/bo/boop3386/Documents/EE272/top_integrate_final/decoder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            86            |    user/user     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'decoder_4'. (HDL-193)

Statistics for case statements in always block at line 104 in file
	'/home/bo/boop3386/Documents/EE272/top_integrate_final/decoder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           108            |    user/user     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'decoder_2'. (HDL-193)

Statistics for case statements in always block at line 122 in file
	'/home/bo/boop3386/Documents/EE272/top_integrate_final/decoder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           126            |    user/user     |
===============================================
Presto compilation completed successfully.
1
create_clock clock.HCLK -name hclk -period 4.0
1
set_propagated_clock hclk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
set_clock_uncertainty 0.25 hclk
1
set_propagated_clock hclk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
set_output_delay 0.5 -clock hclk [all_outputs]
1
set all_inputs_wo_rst_clk [remove_from_collection [remove_from_collection [all_inputs] [get_port clock.HCLK]] [get_port clock.HRESET]]
{master.mHGRANT master.mHREADY master.mHRESP[1] master.mHRESP[0] master.mHRDATA[31] master.mHRDATA[30] master.mHRDATA[29] master.mHRDATA[28] master.mHRDATA[27] master.mHRDATA[26] master.mHRDATA[25] master.mHRDATA[24] master.mHRDATA[23] master.mHRDATA[22] master.mHRDATA[21] master.mHRDATA[20] master.mHRDATA[19] master.mHRDATA[18] master.mHRDATA[17] master.mHRDATA[16] master.mHRDATA[15] master.mHRDATA[14] master.mHRDATA[13] master.mHRDATA[12] master.mHRDATA[11] master.mHRDATA[10] master.mHRDATA[9] master.mHRDATA[8] master.mHRDATA[7] master.mHRDATA[6] master.mHRDATA[5] master.mHRDATA[4] master.mHRDATA[3] master.mHRDATA[2] master.mHRDATA[1] master.mHRDATA[0] slave.HSEL slave.HADDR[31] slave.HADDR[30] slave.HADDR[29] slave.HADDR[28] slave.HADDR[27] slave.HADDR[26] slave.HADDR[25] slave.HADDR[24] slave.HADDR[23] slave.HADDR[22] slave.HADDR[21] slave.HADDR[20] slave.HADDR[19] slave.HADDR[18] slave.HADDR[17] slave.HADDR[16] slave.HADDR[15] slave.HADDR[14] slave.HADDR[13] slave.HADDR[12] slave.HADDR[11] slave.HADDR[10] slave.HADDR[9] slave.HADDR[8] slave.HADDR[7] slave.HADDR[6] slave.HADDR[5] slave.HADDR[4] slave.HADDR[3] slave.HADDR[2] slave.HADDR[1] slave.HADDR[0] slave.HWRITE slave.HTRANS[1] slave.HTRANS[0] slave.HSIZE[2] slave.HSIZE[1] slave.HSIZE[0] slave.HBURST[2] slave.HBURST[1] slave.HBURST[0] slave.HWDATA[31] slave.HWDATA[30] slave.HWDATA[29] slave.HWDATA[28] slave.HWDATA[27] slave.HWDATA[26] slave.HWDATA[25] slave.HWDATA[24] slave.HWDATA[23] slave.HWDATA[22] slave.HWDATA[21] slave.HWDATA[20] slave.HWDATA[19] slave.HWDATA[18] slave.HWDATA[17] slave.HWDATA[16] slave.HWDATA[15] slave.HWDATA[14] slave.HWDATA[13] slave.HWDATA[12] slave.HWDATA[11] slave.HWDATA[10] ...}
set_driving_cell -lib_cell CND2X1 $all_inputs_wo_rst_clk
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
set_input_delay 0.6 -clock hclk $all_inputs_wo_rst_clk
1
set_output_delay 0.6 -clock hclk [all_outputs]
1
set_fix_hold [ get_clocks hclk ]
1
set_output_delay 0.3 -clock hclk [all_outputs]
1
set_wire_load_model -name T8G00TW8
1
compile_ultra
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | I-2013.12-DWBB_201312.5 |     *     |
| Licensed DW Building Blocks        | I-2013.12-DWBB_201312.5 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 1104 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/tc240c.db_NOMIN25.alib'
Information: Ungrouping hierarchy LCD_master_inst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy clk_div before Pass 1 (OPT-776)
Information: Ungrouping hierarchy dma_logic/fifo_top before Pass 1 (OPT-776)
Information: Ungrouping hierarchy dma_logic/fifo_bottom before Pass 1 (OPT-776)
Information: Ungrouping hierarchy PS/dec_16_bbp2_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy PS/dec_16_bbp2_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy PS/dec_16_bbp2_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy PS/dec_8_bbp4_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy PS/dec_8_bbp4_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy PS/dec_8_bbp4_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy PS/dec_4_bbp8_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy PS/dec_4_bbp8_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy PS/dec_4_bbp8_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy PS/dec_2_bbp16_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy PS/dec_2_bbp16_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy PS/dec_2_bbp16_2 before Pass 1 (OPT-776)
Information: Ungrouping 16 of 21 hierarchies before Pass 1 (OPT-775)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'LCD_slave'
 Implement Synthetic for 'LCD_slave'.
Information: Added key list 'DesignWare' to design 'LCD_slave'. (DDB-72)
  Processing 'timing_control'
Information: Added key list 'DesignWare' to design 'timing_control'. (DDB-72)
Information: The register 'linestate_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'lcdle_cur_state_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'lcdle_cur_state_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'lcdle_cur_state_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'lcdle_cur_state_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'lcdle_cur_state_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'lcdle_cur_state_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'lcdle_cur_state_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'lcdle_cur_state_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'lcdle_cur_state_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'lcdle_cur_state_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'lcdle_cur_state_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'lcdle_cur_state_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'lcdle_cur_state_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'lcdle_cur_state_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'lcdle_cur_state_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'lcdle_cur_state_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'lcdle_cur_state_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'lcdle_cur_state_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'lcdle_cur_state_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'lcdle_cur_state_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'lcdle_cur_state_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'lcdle_cur_state_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'lcdle_cur_state_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'lcdle_cur_state_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'lcdle_cur_state_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'lcdle_cur_state_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'lcdle_cur_state_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'lcdle_cur_state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'lcdle_cur_state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'lcdle_cur_state_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'vstate_reg[3]' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'timing_control'.
  Processing 'pixel_serializer'
Information: Added key list 'DesignWare' to design 'pixel_serializer'. (DDB-72)
 Implement Synthetic for 'pixel_serializer'.
  Processing 'lcd'
Information: Added key list 'DesignWare' to design 'lcd'. (DDB-72)
 Implement Synthetic for 'lcd'.
  Processing 'dma_fifo_ctrl_logic_I_mem_if0_MEMIF__I_mem_if1_MEMIF__'
Information: Added key list 'DesignWare' to design 'dma_fifo_ctrl_logic_I_mem_if0_MEMIF__I_mem_if1_MEMIF__'. (DDB-72)
 Implement Synthetic for 'dma_fifo_ctrl_logic_I_mem_if0_MEMIF__I_mem_if1_MEMIF__'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: Input delay ('fall') on clock port 'hclk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'hclk' will be added to the clock's propagated skew. (TIM-112)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'dma_fifo_ctrl_logic_I_mem_if0_MEMIF__I_mem_if1_MEMIF___RSOP_66'. (DDB-72)
Information: Added key list 'DesignWare' to design 'dma_fifo_ctrl_logic_I_mem_if0_MEMIF__I_mem_if1_MEMIF___RSOP_67'. (DDB-72)
Information: Ungrouping hierarchy dma_logic 'dma_fifo_ctrl_logic_I_mem_if0_MEMIF__I_mem_if1_MEMIF__' #insts = 220. (OPT-777)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                             MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:11   16557.0      0.00       0.0     236.1                                0.00
    0:00:11   16557.0      0.00       0.0     236.1                                0.00
    0:00:11   16557.0      0.00       0.0     236.1                                0.00
    0:00:11   16557.0      0.00       0.0     236.1                                0.00
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
Information: Input delay ('fall') on clock port 'hclk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'hclk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'hclk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'hclk' will be added to the clock's propagated skew. (TIM-112)



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                             MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:13   10682.0      0.00       0.0     639.3                                0.00
    0:00:13   10682.0      0.00       0.0     639.3                                0.00
    0:00:13   10682.0      0.00       0.0     639.3                                0.00
    0:00:13   10682.0      0.00       0.0     639.3                                0.00
    0:00:13   10682.0      0.00       0.0     639.3                                0.00
    0:00:13   10682.0      0.00       0.0     639.3                                0.00
    0:00:13   10682.0      0.00       0.0     639.3                                0.00
    0:00:13   10682.0      0.00       0.0     639.3                                0.00
    0:00:13   10682.0      0.00       0.0     639.3                                0.00
    0:00:13   10682.0      0.00       0.0     639.3                                0.00
    0:00:13   10682.0      0.00       0.0     639.3                                0.00

  Beginning Delay Optimization
  ----------------------------
    0:00:13   10682.0      0.00       0.0     639.3                                0.00
    0:00:13   10682.0      0.00       0.0     639.3                                0.00
    0:00:13   10682.0      0.00       0.0     639.3                                0.00
    0:00:13   10682.0      0.00       0.0     639.3                                0.00
    0:00:13   10682.0      0.00       0.0     639.3                                0.00
    0:00:13   10682.0      0.00       0.0     639.3                                0.00
    0:00:13   10682.0      0.00       0.0     639.3                                0.00
    0:00:13   10682.0      0.00       0.0     639.3                                0.00


  Beginning Design Rule Fixing  (min_path)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                             MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:13   10682.0      0.00       0.0     639.3                               -0.45
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:00:14   10680.0      0.00       0.0       0.0                                0.00
    0:00:14   10567.5      0.00       0.0       0.0                               -0.05
    0:00:14   10567.5      0.00       0.0       0.0                               -0.05
    0:00:15   10567.5      0.00       0.0       0.0                               -0.05
    0:00:15   10567.5      0.00       0.0       0.0                               -0.05
    0:00:15   10569.5      0.00       0.0       0.0                                0.00

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                             MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:15   10569.5      0.00       0.0       0.0                                0.00
    0:00:15   10569.5      0.00       0.0       0.0                                0.00


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                             MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:15   10568.5      0.00       0.0       0.0                                0.00
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
  Global Optimization (Phase 51)
  Global Optimization (Phase 52)
  Global Optimization (Phase 53)
  Global Optimization (Phase 54)
    0:00:17   10397.5      0.00       0.0       0.0                               -0.08
    0:00:17   10397.5      0.00       0.0       0.0                               -0.08
    0:00:17   10399.5      0.00       0.0       0.0                                0.00
    0:00:17   10399.5      0.00       0.0       0.0                                0.00
    0:00:17   10399.5      0.00       0.0       0.0                                0.00
    0:00:17   10399.5      0.00       0.0       0.0                                0.00
    0:00:17   10399.5      0.00       0.0       0.0                                0.00
    0:00:17   10399.5      0.00       0.0       0.0                                0.00
    0:00:17   10399.5      0.00       0.0       0.0                                0.00
    0:00:17   10399.5      0.00       0.0       0.0                                0.00
    0:00:17   10399.5      0.00       0.0       0.0                                0.00
    0:00:17   10399.5      0.00       0.0       0.0                                0.00
    0:00:17   10399.5      0.00       0.0       0.0                                0.00
    0:00:17   10399.5      0.00       0.0       0.0                                0.00
    0:00:17   10399.5      0.00       0.0       0.0                                0.00
    0:00:17   10399.5      0.00       0.0       0.0                                0.00
    0:00:17   10399.5      0.00       0.0       0.0                                0.00
    0:00:17   10399.5      0.00       0.0       0.0                                0.00
    0:00:17   10399.5      0.00       0.0       0.0                                0.00
    0:00:17   10399.5      0.00       0.0       0.0                                0.00
Loading db file '/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25'

  Optimization Complete
  ---------------------
1
create_clock clock.HCLK -name hclk -period 5.0
1
update_timing
Information: Updating design information... (UID-85)
1
report_timing -max_paths 3
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 3
Design : lcd
Version: I-2013.12-SP5
Date   : Fri Jul  8 19:51:53 2016
****************************************

Operating Conditions: NOMIN25   Library: tc240c
Wire Load Model Mode: top

  Startpoint: clk_div/temp_count_phaseshift_reg[0]
              (falling edge-triggered flip-flop clocked by hclk)
  Endpoint: dma_logic/fifo_top/r_ptr_reg[4]
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lcd                T8G00TW8              tc240c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock hclk (fall edge)                                  2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clk_div/temp_count_phaseshift_reg[0]/CPN (CFDN4QX2)     0.00       2.50 f
  clk_div/temp_count_phaseshift_reg[0]/Q (CFDN4QX2)       0.32       2.82 f
  U753/Z (CNR2X4)                                         0.08       2.89 r
  U754/Z (CND3X2)                                         0.10       3.00 f
  U755/Z (CIVX2)                                          0.05       3.05 r
  PS/pixel_clk_phaseshift (pixel_serializer)              0.00       3.05 r
  PS/U184/Z (CND4X2)                                      0.11       3.16 f
  PS/U185/Z (CIVX2)                                       0.08       3.24 r
  PS/U186/Z (CND2IX4)                                     0.09       3.33 f
  PS/U187/Z (CIVX8)                                       0.06       3.39 r
  PS/pull (pixel_serializer)                              0.00       3.39 r
  U522/Z (COND1X1)                                        0.11       3.51 f
  U523/Z (CNIVX4)                                         0.15       3.65 f
  U539/Z (CNR2X2)                                         0.11       3.76 r
  U830/Z (CND2X1)                                         0.12       3.88 f
  U829/Z (CENX1)                                          0.15       4.03 f
  dma_logic/fifo_top/r_ptr_reg[4]/D (CFD2QXL)             0.00       4.03 f
  data arrival time                                                  4.03

  clock hclk (rise edge)                                  5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.25       4.75
  dma_logic/fifo_top/r_ptr_reg[4]/CP (CFD2QXL)            0.00       4.75 r
  library setup time                                     -0.22       4.53
  data required time                                                 4.53
  --------------------------------------------------------------------------
  data required time                                                 4.53
  data arrival time                                                 -4.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: clk_div/temp_count_phaseshift_reg[0]
              (falling edge-triggered flip-flop clocked by hclk)
  Endpoint: dma_logic/fifo_bottom/w_ptr_reg[1]
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lcd                T8G00TW8              tc240c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock hclk (fall edge)                                  2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clk_div/temp_count_phaseshift_reg[0]/CPN (CFDN4QX2)     0.00       2.50 f
  clk_div/temp_count_phaseshift_reg[0]/Q (CFDN4QX2)       0.32       2.82 f
  U753/Z (CNR2X4)                                         0.08       2.89 r
  U754/Z (CND3X2)                                         0.10       3.00 f
  U755/Z (CIVX2)                                          0.05       3.05 r
  PS/pixel_clk_phaseshift (pixel_serializer)              0.00       3.05 r
  PS/U184/Z (CND4X2)                                      0.11       3.16 f
  PS/U185/Z (CIVX2)                                       0.08       3.24 r
  PS/U186/Z (CND2IX4)                                     0.09       3.33 f
  PS/U187/Z (CIVX8)                                       0.06       3.39 r
  PS/pull (pixel_serializer)                              0.00       3.39 r
  U295/Z (CND2X2)                                         0.07       3.47 f
  U296/Z (CIVX2)                                          0.06       3.52 r
  U513/Z (CND2X1)                                         0.15       3.67 f
  U516/Z (CND2X2)                                         0.09       3.76 r
  U790/Z (CNR2IX4)                                        0.08       3.84 f
  U238/Z (CEOX1)                                          0.19       4.03 f
  dma_logic/fifo_bottom/w_ptr_reg[1]/D (CFD2QXL)          0.00       4.03 f
  data arrival time                                                  4.03

  clock hclk (rise edge)                                  5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.25       4.75
  dma_logic/fifo_bottom/w_ptr_reg[1]/CP (CFD2QXL)         0.00       4.75 r
  library setup time                                     -0.22       4.53
  data required time                                                 4.53
  --------------------------------------------------------------------------
  data required time                                                 4.53
  data arrival time                                                 -4.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: clk_div/temp_count_phaseshift_reg[0]
              (falling edge-triggered flip-flop clocked by hclk)
  Endpoint: dma_logic/r_ptr_reg[5]
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lcd                T8G00TW8              tc240c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock hclk (fall edge)                                  2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clk_div/temp_count_phaseshift_reg[0]/CPN (CFDN4QX2)     0.00       2.50 f
  clk_div/temp_count_phaseshift_reg[0]/Q (CFDN4QX2)       0.32       2.82 f
  U753/Z (CNR2X4)                                         0.08       2.89 r
  U754/Z (CND3X2)                                         0.10       3.00 f
  U755/Z (CIVX2)                                          0.05       3.05 r
  PS/pixel_clk_phaseshift (pixel_serializer)              0.00       3.05 r
  PS/U184/Z (CND4X2)                                      0.11       3.16 f
  PS/U185/Z (CIVX2)                                       0.08       3.24 r
  PS/U186/Z (CND2IX4)                                     0.09       3.33 f
  PS/U187/Z (CIVX8)                                       0.06       3.39 r
  PS/pull (pixel_serializer)                              0.00       3.39 r
  U462/Z (CND2X2)                                         0.10       3.49 f
  U463/Z (CIVX2)                                          0.05       3.54 r
  U465/Z (CND2X2)                                         0.11       3.66 f
  U467/Z (CNR2X2)                                         0.12       3.78 r
  U468/Z (CND2X2)                                         0.09       3.88 f
  U469/Z (CENX1)                                          0.15       4.02 f
  dma_logic/r_ptr_reg[5]/D (CFD2QXL)                      0.00       4.02 f
  data arrival time                                                  4.02

  clock hclk (rise edge)                                  5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.25       4.75
  dma_logic/r_ptr_reg[5]/CP (CFD2QXL)                     0.00       4.75 r
  library setup time                                     -0.22       4.53
  data required time                                                 4.53
  --------------------------------------------------------------------------
  data required time                                                 4.53
  data arrival time                                                 -4.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


1
write -hierarchy -format verilog -output lcd_gates.v
Writing verilog file '/home/bo/boop3386/Documents/EE272/top_integrate_final/syn/lcd_gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 81 nets to module lcd using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
