HelpInfo,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:m2s010_som
Implementation;Synthesis|| CL240 ||@W:Signal XTLOSC_O2F is floating; a simulation mismatch is possible.||m2s010_som.srr(96);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/96||m2s010_som_sb_FABOSC_0_OSC.vhd(16);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/16
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.||m2s010_som.srr(97);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/97||m2s010_som_sb_FABOSC_0_OSC.vhd(14);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/14
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.||m2s010_som.srr(98);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/98||m2s010_som_sb_FABOSC_0_OSC.vhd(13);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/13
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_25_50MHZ_CCC is floating; a simulation mismatch is possible.||m2s010_som.srr(99);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/99||m2s010_som_sb_FABOSC_0_OSC.vhd(11);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/11
Implementation;Synthesis|| CD434 ||@W:Signal soft_ext_reset_out in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(101);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/101||coreresetp.vhd(477);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/477
Implementation;Synthesis|| CD434 ||@W:Signal soft_reset_f2m in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(102);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/102||coreresetp.vhd(478);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/478
Implementation;Synthesis|| CD434 ||@W:Signal soft_m3_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(103);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/103||coreresetp.vhd(479);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/479
Implementation;Synthesis|| CD434 ||@W:Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(104);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/104||coreresetp.vhd(480);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/480
Implementation;Synthesis|| CD434 ||@W:Signal soft_fddr_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(105);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/105||coreresetp.vhd(481);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/481
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(106);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/106||coreresetp.vhd(482);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/482
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(107);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/107||coreresetp.vhd(483);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/483
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(108);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/108||coreresetp.vhd(484);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/484
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(109);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/109||coreresetp.vhd(485);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/485
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(110);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/110||coreresetp.vhd(486);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/486
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(111);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/111||coreresetp.vhd(487);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/487
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(112);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/112||coreresetp.vhd(488);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/488
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(113);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/113||coreresetp.vhd(489);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/489
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(114);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/114||coreresetp.vhd(490);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/490
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(115);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/115||coreresetp.vhd(491);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/491
Implementation;Synthesis|| CD638 ||@W:Signal sdif0_perst_n_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(116);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/116||coreresetp.vhd(307);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/307
Implementation;Synthesis|| CD638 ||@W:Signal sdif1_perst_n_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(117);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/117||coreresetp.vhd(308);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/308
Implementation;Synthesis|| CD638 ||@W:Signal sdif2_perst_n_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(118);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/118||coreresetp.vhd(309);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/309
Implementation;Synthesis|| CD638 ||@W:Signal sdif3_perst_n_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(119);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/119||coreresetp.vhd(310);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/310
Implementation;Synthesis|| CD638 ||@W:Signal fpll_lock_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(120);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/120||coreresetp.vhd(391);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/391
Implementation;Synthesis|| CD638 ||@W:Signal sdif0_spll_lock_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(121);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/121||coreresetp.vhd(392);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/392
Implementation;Synthesis|| CD638 ||@W:Signal sdif1_spll_lock_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(122);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/122||coreresetp.vhd(393);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/393
Implementation;Synthesis|| CD638 ||@W:Signal sdif2_spll_lock_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(123);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/123||coreresetp.vhd(394);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/394
Implementation;Synthesis|| CD638 ||@W:Signal sdif3_spll_lock_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(124);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/124||coreresetp.vhd(395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/395
Implementation;Synthesis|| CL240 ||@W:Signal SDIF3_SPLL_LOCK_int is floating; a simulation mismatch is possible.||m2s010_som.srr(126);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/126||coreresetp.vhd(395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/395
Implementation;Synthesis|| CL240 ||@W:Signal SDIF2_SPLL_LOCK_int is floating; a simulation mismatch is possible.||m2s010_som.srr(127);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/127||coreresetp.vhd(394);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/394
Implementation;Synthesis|| CL240 ||@W:Signal SDIF1_SPLL_LOCK_int is floating; a simulation mismatch is possible.||m2s010_som.srr(128);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/128||coreresetp.vhd(393);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/393
Implementation;Synthesis|| CL240 ||@W:Signal SDIF0_SPLL_LOCK_int is floating; a simulation mismatch is possible.||m2s010_som.srr(129);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/129||coreresetp.vhd(392);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/392
Implementation;Synthesis|| CL240 ||@W:Signal FPLL_LOCK_int is floating; a simulation mismatch is possible.||m2s010_som.srr(130);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/130||coreresetp.vhd(391);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/391
Implementation;Synthesis|| CL240 ||@W:Signal SDIF3_PERST_N_int is floating; a simulation mismatch is possible.||m2s010_som.srr(131);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/131||coreresetp.vhd(310);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/310
Implementation;Synthesis|| CL240 ||@W:Signal SDIF2_PERST_N_int is floating; a simulation mismatch is possible.||m2s010_som.srr(132);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/132||coreresetp.vhd(309);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/309
Implementation;Synthesis|| CL240 ||@W:Signal SDIF1_PERST_N_int is floating; a simulation mismatch is possible.||m2s010_som.srr(133);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/133||coreresetp.vhd(308);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/308
Implementation;Synthesis|| CL240 ||@W:Signal SDIF0_PERST_N_int is floating; a simulation mismatch is possible.||m2s010_som.srr(134);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/134||coreresetp.vhd(307);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/307
Implementation;Synthesis|| CD434 ||@W:Signal infill in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(148);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/148||coreapb3.vhd(1453);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/1453
Implementation;Synthesis|| CD638 ||@W:Signal ia_prdata is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/149||coreapb3.vhd(616);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/616
Implementation;Synthesis|| CD638 ||@W:Signal rx_s2p is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(155);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/155||CommsFPGA_top.vhd(170);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/170
Implementation;Synthesis|| CD638 ||@W:Signal mii_tx_clk is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(156);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/156||CommsFPGA_top.vhd(176);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/176
Implementation;Synthesis|| CD638 ||@W:Signal control_reg_6 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(157);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/157||CommsFPGA_top.vhd(178);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/178
Implementation;Synthesis|| CD638 ||@W:Signal f_crs is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(158);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/158||CommsFPGA_top.vhd(205);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/205
Implementation;Synthesis|| CD638 ||@W:Signal i_f_txd is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(159);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/159||CommsFPGA_top.vhd(211);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/211
Implementation;Synthesis|| CD638 ||@W:Signal i_f_txen is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(160);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/160||CommsFPGA_top.vhd(212);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/212
Implementation;Synthesis|| CD638 ||@W:Signal t_f_txd is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(161);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/161||CommsFPGA_top.vhd(213);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/213
Implementation;Synthesis|| CD638 ||@W:Signal t_f_txen is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(162);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/162||CommsFPGA_top.vhd(214);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/214
Implementation;Synthesis|| CD638 ||@W:Signal mii_tx_en is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(163);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/163||CommsFPGA_top.vhd(218);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/218
Implementation;Synthesis|| CD638 ||@W:Signal mii_tx_d is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(164);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/164||CommsFPGA_top.vhd(219);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/219
Implementation;Synthesis|| CD638 ||@W:Signal mii_error is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(165);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/165||CommsFPGA_top.vhd(220);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/220
Implementation;Synthesis|| CD638 ||@W:Signal mii_rx_clk is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(166);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/166||CommsFPGA_top.vhd(224);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/224
Implementation;Synthesis|| CD638 ||@W:Signal mii_rx_en is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(167);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/167||CommsFPGA_top.vhd(225);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/225
Implementation;Synthesis|| CD638 ||@W:Signal mii_rx_d is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(168);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/168||CommsFPGA_top.vhd(226);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/226
Implementation;Synthesis|| CD638 ||@W:Signal collision_det_s is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(169);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/169||CommsFPGA_top.vhd(248);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/248
Implementation;Synthesis|| CD638 ||@W:Signal manchester_inc is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(170);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/170||CommsFPGA_top.vhd(250);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/250
Implementation;Synthesis|| CD638 ||@W:Signal thos_afen is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(171);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/171||CommsFPGA_top.vhd(251);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/251
Implementation;Synthesis|| CD638 ||@W:Signal tho_compare_s is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(172);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/172||CommsFPGA_top.vhd(252);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/252
Implementation;Synthesis|| CD638 ||@W:Signal maninvec is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(173);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/173||CommsFPGA_top.vhd(269);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/269
Implementation;Synthesis|| CD638 ||@W:Signal start_packet_sm is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/174||CommsFPGA_top.vhd(272);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/272
Implementation;Synthesis|| CD638 ||@W:Signal force_error is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(175);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/175||CommsFPGA_top.vhd(273);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/273
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/177||mdio_slave_interface.vhd(166);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/166
Implementation;Synthesis|| CG290 ||@W:Referenced variable pmad_rst_in is not in sensitivity list.||m2s010_som.srr(178);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/178||mdio_slave_interface.vhd(168);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/168
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(180);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/180||mdio_slave_interface.vhd(452);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/452
Implementation;Synthesis|| CG290 ||@W:Referenced variable register_bus_out is not in sensitivity list.||m2s010_som.srr(181);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/181||mdio_slave_interface.vhd(457);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/457
Implementation;Synthesis|| CD638 ||@W:Signal status_bit15_9 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(182);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/182||mdio_slave_interface.vhd(69);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/69
Implementation;Synthesis|| CD638 ||@W:Signal status_bit8 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(183);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/183||mdio_slave_interface.vhd(70);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/70
Implementation;Synthesis|| CD638 ||@W:Signal status_bit6_0 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(184);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/184||mdio_slave_interface.vhd(71);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/71
Implementation;Synthesis|| CD638 ||@W:Signal phy_id1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(185);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/185||mdio_slave_interface.vhd(73);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/73
Implementation;Synthesis|| CD638 ||@W:Signal phy_id2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/186||mdio_slave_interface.vhd(75);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/75
Implementation;Synthesis|| CD638 ||@W:Signal phy_addr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(187);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/187||mdio_slave_interface.vhd(76);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/76
Implementation;Synthesis|| CD638 ||@W:Signal status_reg_addr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(188);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/188||mdio_slave_interface.vhd(131);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/131
Implementation;Synthesis|| CL240 ||@W:Signal status_reg_addr is floating; a simulation mismatch is possible.||m2s010_som.srr(190);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/190||mdio_slave_interface.vhd(131);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/131
Implementation;Synthesis|| CD434 ||@W:Signal clk_25mhz in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(192);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/192||Phy_Mux.vhd(152);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/152
Implementation;Synthesis|| CD434 ||@W:Signal host_det in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(193);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/193||Phy_Mux.vhd(158);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/158
Implementation;Synthesis|| CD434 ||@W:Signal mii_dbg_phy in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(194);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/194||Phy_Mux.vhd(158);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/158
Implementation;Synthesis|| CD638 ||@W:Signal packetlength_bytes is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(199);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/199||ManchesDecoder2.vhd(97);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\ManchesDecoder2.vhd'/linenumber/97
Implementation;Synthesis|| CD638 ||@W:Signal mii_rx_d_fail is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(200);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/200||ManchesDecoder2.vhd(98);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\ManchesDecoder2.vhd'/linenumber/98
Implementation;Synthesis|| CD638 ||@W:Signal reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(203);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/203||COREFIFO.vhd(400);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/400
Implementation;Synthesis|| CD638 ||@W:Signal reg_rd is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(204);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/204||COREFIFO.vhd(401);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/401
Implementation;Synthesis|| CD638 ||@W:Signal fwft_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(205);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/205||COREFIFO.vhd(404);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/404
Implementation;Synthesis|| CD638 ||@W:Signal pf_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(206);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/206||COREFIFO.vhd(405);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/405
Implementation;Synthesis|| CD638 ||@W:Signal pf_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(207);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/207||COREFIFO.vhd(406);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/406
Implementation;Synthesis|| CD638 ||@W:Signal pf_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(208);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/208||COREFIFO.vhd(410);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/410
Implementation;Synthesis|| CD638 ||@W:Signal fwft_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(209);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/209||COREFIFO.vhd(413);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/413
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl19 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(210);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/210||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl20 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(211);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/211||COREFIFO.vhd(421);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/421
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl21 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(212);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/212||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl22 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(213);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/213||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl222 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(214);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/214||COREFIFO.vhd(425);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/425
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl23 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(215);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/215||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl25 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(216);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/216||COREFIFO.vhd(428);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/428
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl116 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(217);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/217||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CD638 ||@W:Signal xhdl_122 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(218);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/218||COREFIFO.vhd(430);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/430
Implementation;Synthesis|| CD638 ||@W:Signal empty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(219);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/219||COREFIFO.vhd(434);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/434
Implementation;Synthesis|| CD638 ||@W:Signal aempty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(220);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/220||COREFIFO.vhd(435);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/435
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(221);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/221||COREFIFO.vhd(443);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/443
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_scntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(222);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/222||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_sync is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(223);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/223||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CD638 ||@W:Signal fwft_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(224);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/224||COREFIFO.vhd(447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/447
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(225);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/225||COREFIFO.vhd(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/456
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(226);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/226||COREFIFO.vhd(457);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/457
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig3 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(227);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/227||COREFIFO.vhd(458);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/458
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig4 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(228);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/228||COREFIFO.vhd(459);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/459
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig5 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(229);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/229||COREFIFO.vhd(460);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/460
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig6 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(230);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/230||COREFIFO.vhd(461);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/461
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig7 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(231);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/231||COREFIFO.vhd(462);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/462
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig8 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(232);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/232||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_pre is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(233);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/233||COREFIFO.vhd(464);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/464
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_fwft is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(234);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/234||COREFIFO.vhd(465);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/465
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_pipe0 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(235);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/235||COREFIFO.vhd(466);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/466
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_pipe1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(236);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/236||COREFIFO.vhd(467);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/467
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_pipe2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(237);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/237||COREFIFO.vhd(468);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/468
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(238);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/238||COREFIFO.vhd(470);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/470
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig3 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(239);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/239||COREFIFO.vhd(471);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/471
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig4 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(240);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/240||COREFIFO.vhd(472);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/472
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig5 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(241);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/241||COREFIFO.vhd(473);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/473
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig6 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(242);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/242||COREFIFO.vhd(474);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/474
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig7 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(243);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/243||COREFIFO.vhd(475);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/475
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig8 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(244);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/244||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_pre is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(245);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/245||COREFIFO.vhd(477);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/477
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_fwft is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(246);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/246||COREFIFO.vhd(478);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/478
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_pipe0 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(247);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/247||COREFIFO.vhd(479);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/479
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_pipe1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(248);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/248||COREFIFO.vhd(480);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/480
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_pipe2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(249);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/249||COREFIFO.vhd(481);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/481
Implementation;Synthesis|| CD638 ||@W:Signal re_pol is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(250);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/250||COREFIFO.vhd(497);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/497
Implementation;Synthesis|| CD638 ||@W:Signal pos_rclk is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(251);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/251||COREFIFO.vhd(498);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/498
Implementation;Synthesis|| CD638 ||@W:Signal pos_wclk is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(252);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/252||COREFIFO.vhd(499);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/499
Implementation;Synthesis|| CD638 ||@W:Signal neg_reset is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(253);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/253||COREFIFO.vhd(500);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/500
Implementation;Synthesis|| CD638 ||@W:Signal aresetn is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(254);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/254||COREFIFO.vhd(501);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/501
Implementation;Synthesis|| CD638 ||@W:Signal sresetn is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(255);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/255||COREFIFO.vhd(502);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/502
Implementation;Synthesis|| CD638 ||@W:Signal fifo_re_in is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(256);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/256||COREFIFO.vhd(503);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/503
Implementation;Synthesis|| CD638 ||@W:Signal fifo_rd_en is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(257);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/257||COREFIFO.vhd(504);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/504
Implementation;Synthesis|| CD638 ||@W:Signal fwft_reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(258);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/258||COREFIFO.vhd(505);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/505
Implementation;Synthesis|| CD638 ||@W:Signal empty_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(259);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/259||COREFIFO.vhd(506);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/506
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_pipe1_ecc1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(260);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/260||COREFIFO.vhd(512);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/512
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_pipe2_ecc1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(261);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/261||COREFIFO.vhd(513);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/513
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig4_ecc1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(262);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/262||COREFIFO.vhd(517);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/517
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig5_ecc1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(263);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/263||COREFIFO.vhd(518);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/518
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(264);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/264||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(265);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/265||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(266);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/266||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(267);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/267||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(268);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/268||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(269);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/269||COREFIFO.vhd(531);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/531
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(270);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/270||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(271);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/271||COREFIFO.vhd(533);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/533
Implementation;Synthesis|| CL240 ||@W:Signal B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(280);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/280||CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_ram_wrapper.vhd(29);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_ram_wrapper.vhd'/linenumber/29
Implementation;Synthesis|| CL240 ||@W:Signal A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(281);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/281||CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_ram_wrapper.vhd(28);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_ram_wrapper.vhd'/linenumber/28
Implementation;Synthesis|| CL240 ||@W:Signal B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(282);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/282||CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_ram_wrapper.vhd(27);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_ram_wrapper.vhd'/linenumber/27
Implementation;Synthesis|| CL240 ||@W:Signal A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(283);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/283||CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_ram_wrapper.vhd(26);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_ram_wrapper.vhd'/linenumber/26
Implementation;Synthesis|| CD434 ||@W:Signal wptr_bin_sync2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(285);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/285||corefifo_async.vhd(730);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/730
Implementation;Synthesis|| CD638 ||@W:Signal fulli is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(288);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/288||corefifo_async.vhd(169);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/169
Implementation;Synthesis|| CD638 ||@W:Signal fulli_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(289);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/289||corefifo_async.vhd(170);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/170
Implementation;Synthesis|| CD638 ||@W:Signal almostfulli is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(290);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/290||corefifo_async.vhd(171);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/171
Implementation;Synthesis|| CD638 ||@W:Signal almostemptyi is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(291);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/291||corefifo_async.vhd(172);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/172
Implementation;Synthesis|| CD638 ||@W:Signal almostemptyi_assert_sig is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(292);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/292||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CD638 ||@W:Signal almostfulli_deassert_sig is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(293);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/293||corefifo_async.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/177
Implementation;Synthesis|| CD638 ||@W:Signal almostemptyi_fwft is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(294);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/294||corefifo_async.vhd(179);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/179
Implementation;Synthesis|| CD638 ||@W:Signal temp_empty_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(295);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/295||corefifo_async.vhd(181);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/181
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl15 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(296);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/296||corefifo_async.vhd(182);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/182
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl16 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(297);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/297||corefifo_async.vhd(183);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/183
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl17 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(298);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/298||corefifo_async.vhd(184);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/184
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl18 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(299);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/299||corefifo_async.vhd(185);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/185
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl19 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(300);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/300||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl20 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(301);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/301||corefifo_async.vhd(187);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/187
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl21 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(302);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/302||corefifo_async.vhd(188);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/188
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl22 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(303);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/303||corefifo_async.vhd(189);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/189
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl22_top is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(304);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/304||corefifo_async.vhd(190);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/190
Implementation;Synthesis|| CD638 ||@W:Signal re_top_p is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(305);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/305||corefifo_async.vhd(191);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/191
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl9 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(306);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/306||corefifo_async.vhd(202);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/202
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl9_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(307);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/307||corefifo_async.vhd(203);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/203
Implementation;Synthesis|| CD638 ||@W:Signal fulli_fstop is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(308);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/308||corefifo_async.vhd(218);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/218
Implementation;Synthesis|| CD638 ||@W:Signal fulli_fstop_assert is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(309);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/309||corefifo_async.vhd(219);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/219
Implementation;Synthesis|| CD638 ||@W:Signal fulli_fstop_deassert is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(310);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/310||corefifo_async.vhd(220);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/220
Implementation;Synthesis|| CD638 ||@W:Signal fulli_fstop_sig is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(311);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/311||corefifo_async.vhd(221);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/221
Implementation;Synthesis|| CD638 ||@W:Signal aresetn is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(312);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/312||corefifo_async.vhd(224);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/224
Implementation;Synthesis|| CD638 ||@W:Signal sresetn is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(313);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/313||corefifo_async.vhd(225);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/225
Implementation;Synthesis|| CD434 ||@W:Signal i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(315);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/315||corefifo_grayToBinConv.vhd(73);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/73
Implementation;Synthesis|| CD638 ||@W:Signal i is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(316);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/316||corefifo_grayToBinConv.vhd(59);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/59
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(319);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/319||corefifo_doubleSync.vhd(66);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_doubleSync.vhd'/linenumber/66
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(320);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/320||corefifo_doubleSync.vhd(67);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_doubleSync.vhd'/linenumber/67
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl2 is floating; a simulation mismatch is possible.||m2s010_som.srr(322);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/322||corefifo_doubleSync.vhd(67);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_doubleSync.vhd'/linenumber/67
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(323);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/323||corefifo_doubleSync.vhd(66);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_doubleSync.vhd'/linenumber/66
Implementation;Synthesis|| CD434 ||@W:Signal i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(325);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/325||corefifo_grayToBinConv.vhd(73);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/73
Implementation;Synthesis|| CD638 ||@W:Signal i is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(326);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/326||corefifo_grayToBinConv.vhd(59);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/59
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(329);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/329||corefifo_doubleSync.vhd(66);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_doubleSync.vhd'/linenumber/66
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(330);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/330||corefifo_doubleSync.vhd(67);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_doubleSync.vhd'/linenumber/67
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl2 is floating; a simulation mismatch is possible.||m2s010_som.srr(332);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/332||corefifo_doubleSync.vhd(67);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_doubleSync.vhd'/linenumber/67
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(333);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/333||corefifo_doubleSync.vhd(66);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_doubleSync.vhd'/linenumber/66
Implementation;Synthesis|| CL240 ||@W:Signal sresetn is floating; a simulation mismatch is possible.||m2s010_som.srr(335);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/335||corefifo_async.vhd(225);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/225
Implementation;Synthesis|| CL240 ||@W:Signal aresetn is floating; a simulation mismatch is possible.||m2s010_som.srr(336);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/336||corefifo_async.vhd(224);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/224
Implementation;Synthesis|| CL240 ||@W:Signal dvld_xhdl9 is floating; a simulation mismatch is possible.||m2s010_som.srr(337);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/337||corefifo_async.vhd(202);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/202
Implementation;Synthesis|| CL240 ||@W:Signal re_top_p is floating; a simulation mismatch is possible.||m2s010_som.srr(338);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/338||corefifo_async.vhd(191);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/191
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl22 is floating; a simulation mismatch is possible.||m2s010_som.srr(339);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/339||corefifo_async.vhd(189);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/189
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl21 is floating; a simulation mismatch is possible.||m2s010_som.srr(340);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/340||corefifo_async.vhd(188);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/188
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl20 is floating; a simulation mismatch is possible.||m2s010_som.srr(341);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/341||corefifo_async.vhd(187);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/187
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl19 is floating; a simulation mismatch is possible.||m2s010_som.srr(342);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/342||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl18 is floating; a simulation mismatch is possible.||m2s010_som.srr(343);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/343||corefifo_async.vhd(185);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/185
Implementation;Synthesis|| CL240 ||@W:Signal temp_empty_int is floating; a simulation mismatch is possible.||m2s010_som.srr(344);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/344||corefifo_async.vhd(181);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/181
Implementation;Synthesis|| CL240 ||@W:Signal almostemptyi_fwft is floating; a simulation mismatch is possible.||m2s010_som.srr(345);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/345||corefifo_async.vhd(179);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/179
Implementation;Synthesis|| CL240 ||@W:Signal almostemptyi is floating; a simulation mismatch is possible.||m2s010_som.srr(346);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/346||corefifo_async.vhd(172);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/172
Implementation;Synthesis|| CL240 ||@W:Signal almostfulli is floating; a simulation mismatch is possible.||m2s010_som.srr(347);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/347||corefifo_async.vhd(171);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/171
Implementation;Synthesis|| CL240 ||@W:Signal fulli_int is floating; a simulation mismatch is possible.||m2s010_som.srr(348);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/348||corefifo_async.vhd(170);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/170
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(349);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/349||corefifo_async.vhd(683);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/683
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_doubleSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(350);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/350||corefifo_async.vhd(669);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/669
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_corefifo_grayToBinConv because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(351);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/351||corefifo_async.vhd(613);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/613
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_corefifo_doubleSync because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(352);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/352||corefifo_async.vhd(599);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/599
Implementation;Synthesis|| CL240 ||@W:Signal DB_DETECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(354);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/354||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CL240 ||@W:Signal SB_CORRECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(355);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/355||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(356);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/356||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(357);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/357||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(358);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/358||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(359);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/359||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CL240 ||@W:Signal sresetn is floating; a simulation mismatch is possible.||m2s010_som.srr(360);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/360||COREFIFO.vhd(502);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/502
Implementation;Synthesis|| CL240 ||@W:Signal aresetn is floating; a simulation mismatch is possible.||m2s010_som.srr(361);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/361||COREFIFO.vhd(501);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/501
Implementation;Synthesis|| CL240 ||@W:Signal pos_rclk is floating; a simulation mismatch is possible.||m2s010_som.srr(362);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/362||COREFIFO.vhd(498);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/498
Implementation;Synthesis|| CL240 ||@W:Signal RE_pol is floating; a simulation mismatch is possible.||m2s010_som.srr(363);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/363||COREFIFO.vhd(497);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/497
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(364);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/364||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(365);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/365||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(366);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/366||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(367);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/367||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(368);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/368||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(369);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/369||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(370);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/370||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(371);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/371||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_sync is floating; a simulation mismatch is possible.||m2s010_som.srr(372);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/372||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_scntr is floating; a simulation mismatch is possible.||m2s010_som.srr(373);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/373||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10 is floating; a simulation mismatch is possible.||m2s010_som.srr(374);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/374||COREFIFO.vhd(443);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/443
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(375);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/375||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(376);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/376||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(377);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/377||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(378);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/378||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl25 is floating; a simulation mismatch is possible.||m2s010_som.srr(379);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/379||COREFIFO.vhd(428);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/428
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(380);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/380||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(381);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/381||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(382);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/382||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(383);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/383||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(384);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/384||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(385);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/385||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(386);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/386||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(387);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/387||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(388);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/388||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(389);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/389||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/390||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(391);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/391||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(392);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/392||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(393);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/393||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(394);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/394||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/395||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(396);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/396||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(397);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/397||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(398);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/398||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(399);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/399||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(400);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/400||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(401);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/401||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl20 is floating; a simulation mismatch is possible.||m2s010_som.srr(402);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/402||COREFIFO.vhd(421);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/421
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(403);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/403||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(404);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/404||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(405);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/405||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(406);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/406||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(407);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/407||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(408);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/408||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL240 ||@W:Signal EMPTY is floating; a simulation mismatch is possible.||m2s010_som.srr(409);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/409||COREFIFO.vhd(93);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/93
Implementation;Synthesis|| CL168 ||@W:Removing instance RW1.UI_ram_wrapper_1 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(410);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/410||COREFIFO.vhd(1259);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1259
Implementation;Synthesis|| CD434 ||@W:Signal i_rx_packet_end_all in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(414);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/414||RX_SM.vhd(137);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\RX_SM.vhd'/linenumber/137
Implementation;Synthesis|| CD638 ||@W:Signal missed_sfd_flag is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/420||RX_SM.vhd(71);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\RX_SM.vhd'/linenumber/71
Implementation;Synthesis|| CL240 ||@W:Signal wait_for_first_state is floating; a simulation mismatch is possible.||m2s010_som.srr(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/422||RX_SM.vhd(54);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\RX_SM.vhd'/linenumber/54
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(427);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/427||ManchesDecoder_Adapter.vhd(209);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\ManchesDecoder_Adapter.vhd'/linenumber/209
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(428);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/428||ManchesDecoder_Adapter.vhd(213);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\ManchesDecoder_Adapter.vhd'/linenumber/213
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/429||ManchesDecoder_Adapter.vhd(221);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\ManchesDecoder_Adapter.vhd'/linenumber/221
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(430);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/430||ManchesDecoder_Adapter.vhd(225);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\ManchesDecoder_Adapter.vhd'/linenumber/225
Implementation;Synthesis|| CD638 ||@W:Signal imanches_in is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(431);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/431||ManchesDecoder_Adapter.vhd(85);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\ManchesDecoder_Adapter.vhd'/linenumber/85
Implementation;Synthesis|| CD638 ||@W:Signal inrz_data_n is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(432);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/432||ManchesDecoder_Adapter.vhd(86);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\ManchesDecoder_Adapter.vhd'/linenumber/86
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(442);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/442||Edge_Detect.vhd(88);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Edge_Detect.vhd'/linenumber/88
Implementation;Synthesis|| CG290 ||@W:Referenced variable clk_en is not in sensitivity list.||m2s010_som.srr(443);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/443||Edge_Detect.vhd(93);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Edge_Detect.vhd'/linenumber/93
Implementation;Synthesis|| CD638 ||@W:Signal reset_all_pkt_cntrs_c is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(449);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/449||Nib2Ser_SM.vhd(83);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Nib2Ser_SM.vhd'/linenumber/83
Implementation;Synthesis|| CL240 ||@W:Signal TX_State_IDLE is floating; a simulation mismatch is possible.||m2s010_som.srr(451);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/451||Nib2Ser_SM.vhd(60);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Nib2Ser_SM.vhd'/linenumber/60
Implementation;Synthesis|| CL168 ||@W:Removing instance COLLISION_DETECT_INT_SYNC because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(453);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/453||ManchesEncoder2.vhd(114);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\ManchesEncoder2.vhd'/linenumber/114
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(465);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/465||uP_if.vhd(273);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\uP_if.vhd'/linenumber/273
Implementation;Synthesis|| CG290 ||@W:Referenced variable i_mii_mux_control_reg is not in sensitivity list.||m2s010_som.srr(466);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/466||uP_if.vhd(297);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\uP_if.vhd'/linenumber/297
Implementation;Synthesis|| CG290 ||@W:Referenced variable i_int_mask_reg is not in sensitivity list.||m2s010_som.srr(467);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/467||uP_if.vhd(290);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\uP_if.vhd'/linenumber/290
Implementation;Synthesis|| CG290 ||@W:Referenced variable status_reg is not in sensitivity list.||m2s010_som.srr(468);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/468||uP_if.vhd(292);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\uP_if.vhd'/linenumber/292
Implementation;Synthesis|| CG290 ||@W:Referenced variable control_reg is not in sensitivity list.||m2s010_som.srr(469);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/469||uP_if.vhd(286);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\uP_if.vhd'/linenumber/286
Implementation;Synthesis|| CL168 ||@W:Removing instance CRC_GEN_INST because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(513);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/513||MII_DataCheck.vhd(71);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd'/linenumber/71
Implementation;Synthesis|| CL168 ||@W:Removing instance CRC_GEN_INST because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(518);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/518||MII_DataGen.vhd(82);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataGen.vhd'/linenumber/82
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(521);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/521||Debounce.vhd(47);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Debounce.vhd'/linenumber/47
Implementation;Synthesis|| CG290 ||@W:Referenced variable debounce_in is not in sensitivity list.||m2s010_som.srr(522);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/522||Debounce.vhd(52);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Debounce.vhd'/linenumber/52
Implementation;Synthesis|| CL240 ||@W:Signal start_packet_SM is floating; a simulation mismatch is possible.||m2s010_som.srr(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/526||CommsFPGA_top.vhd(272);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/272
Implementation;Synthesis|| CL240 ||@W:Signal THOs_AFEn is floating; a simulation mismatch is possible.||m2s010_som.srr(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/527||CommsFPGA_top.vhd(251);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/251
Implementation;Synthesis|| CL240 ||@W:Signal Collision_det_s is floating; a simulation mismatch is possible.||m2s010_som.srr(528);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/528||CommsFPGA_top.vhd(248);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/248
Implementation;Synthesis|| CL240 ||@W:Signal LED_RED is floating; a simulation mismatch is possible.||m2s010_som.srr(529);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/529||CommsFPGA_top.vhd(145);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/145
Implementation;Synthesis|| CL240 ||@W:Signal LED_BLUE is floating; a simulation mismatch is possible.||m2s010_som.srr(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/530||CommsFPGA_top.vhd(144);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/144
Implementation;Synthesis|| CL240 ||@W:Signal LED_GREEN is floating; a simulation mismatch is possible.||m2s010_som.srr(531);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/531||CommsFPGA_top.vhd(143);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/143
Implementation;Synthesis|| CL240 ||@W:Signal SIMonly_force_jabber is floating; a simulation mismatch is possible.||m2s010_som.srr(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/532||CommsFPGA_top.vhd(67);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/67
Implementation;Synthesis|| CL240 ||@W:Signal XTLOSC_O2F is floating; a simulation mismatch is possible.||m2s010_som.srr(641);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/641||m2s010_som_sb_FABOSC_0_OSC.vhd(16);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/16
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.||m2s010_som.srr(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/642||m2s010_som_sb_FABOSC_0_OSC.vhd(14);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/14
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.||m2s010_som.srr(643);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/643||m2s010_som_sb_FABOSC_0_OSC.vhd(13);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/13
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_25_50MHZ_CCC is floating; a simulation mismatch is possible.||m2s010_som.srr(644);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/644||m2s010_som_sb_FABOSC_0_OSC.vhd(11);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/11
Implementation;Synthesis|| CD434 ||@W:Signal soft_ext_reset_out in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(646);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/646||coreresetp.vhd(477);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/477
Implementation;Synthesis|| CD434 ||@W:Signal soft_reset_f2m in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(647);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/647||coreresetp.vhd(478);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/478
Implementation;Synthesis|| CD434 ||@W:Signal soft_m3_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(648);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/648||coreresetp.vhd(479);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/479
Implementation;Synthesis|| CD434 ||@W:Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(649);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/649||coreresetp.vhd(480);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/480
Implementation;Synthesis|| CD434 ||@W:Signal soft_fddr_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(650);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/650||coreresetp.vhd(481);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/481
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(651);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/651||coreresetp.vhd(482);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/482
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(652);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/652||coreresetp.vhd(483);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/483
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(653);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/653||coreresetp.vhd(484);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/484
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(654);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/654||coreresetp.vhd(485);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/485
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(655);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/655||coreresetp.vhd(486);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/486
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(656);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/656||coreresetp.vhd(487);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/487
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(657);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/657||coreresetp.vhd(488);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/488
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/658||coreresetp.vhd(489);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/489
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(659);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/659||coreresetp.vhd(490);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/490
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(660);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/660||coreresetp.vhd(491);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/491
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_1(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(662);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/662||coreresetp.vhd(1495);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1495
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_1(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(663);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/663||coreresetp.vhd(1471);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1471
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_1(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(664);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/664||coreresetp.vhd(1447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1447
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_2(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(665);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/665||coreresetp.vhd(1423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1423
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(666);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/666||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(667);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/667||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(668);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/668||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(669);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/669||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(670);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/670||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(671);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/671||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(672);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/672||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/673||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(674);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/674||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(675);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/675||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(676);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/676||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(677);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/677||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element M3_RESET_N_int. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(678);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/678||coreresetp.vhd(1331);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1331
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif2_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(679);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/679||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif1_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(680);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/680||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif0_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(681);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/681||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element fpll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(682);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/682||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CD434 ||@W:Signal infill in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(696);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/696||coreapb3.vhd(1453);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/1453
Implementation;Synthesis|| CD638 ||@W:Signal ia_prdata is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(697);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/697||coreapb3.vhd(616);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/616
Implementation;Synthesis|| CD638 ||@W:Signal rx_s2p is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(703);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/703||CommsFPGA_top.vhd(170);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/170
Implementation;Synthesis|| CD638 ||@W:Signal mii_tx_clk is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(704);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/704||CommsFPGA_top.vhd(176);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/176
Implementation;Synthesis|| CD638 ||@W:Signal control_reg_6 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(705);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/705||CommsFPGA_top.vhd(178);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/178
Implementation;Synthesis|| CD638 ||@W:Signal f_crs is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(706);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/706||CommsFPGA_top.vhd(205);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/205
Implementation;Synthesis|| CD638 ||@W:Signal i_f_txd is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(707);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/707||CommsFPGA_top.vhd(211);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/211
Implementation;Synthesis|| CD638 ||@W:Signal i_f_txen is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(708);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/708||CommsFPGA_top.vhd(212);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/212
Implementation;Synthesis|| CD638 ||@W:Signal t_f_txd is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(709);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/709||CommsFPGA_top.vhd(213);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/213
Implementation;Synthesis|| CD638 ||@W:Signal t_f_txen is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(710);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/710||CommsFPGA_top.vhd(214);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/214
Implementation;Synthesis|| CD638 ||@W:Signal mii_tx_en is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(711);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/711||CommsFPGA_top.vhd(218);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/218
Implementation;Synthesis|| CD638 ||@W:Signal mii_tx_d is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(712);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/712||CommsFPGA_top.vhd(219);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/219
Implementation;Synthesis|| CD638 ||@W:Signal mii_error is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(713);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/713||CommsFPGA_top.vhd(220);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/220
Implementation;Synthesis|| CD638 ||@W:Signal mii_rx_clk is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(714);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/714||CommsFPGA_top.vhd(224);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/224
Implementation;Synthesis|| CD638 ||@W:Signal mii_rx_en is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(715);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/715||CommsFPGA_top.vhd(225);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/225
Implementation;Synthesis|| CD638 ||@W:Signal mii_rx_d is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(716);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/716||CommsFPGA_top.vhd(226);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/226
Implementation;Synthesis|| CD638 ||@W:Signal manchester_inc is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(717);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/717||CommsFPGA_top.vhd(250);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/250
Implementation;Synthesis|| CD638 ||@W:Signal thos_afen is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(718);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/718||CommsFPGA_top.vhd(251);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/251
Implementation;Synthesis|| CD638 ||@W:Signal maninvec is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(719);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/719||CommsFPGA_top.vhd(269);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/269
Implementation;Synthesis|| CD638 ||@W:Signal force_error is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(720);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/720||CommsFPGA_top.vhd(273);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/273
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(723);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/723||mdio_slave_interface.vhd(166);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/166
Implementation;Synthesis|| CG290 ||@W:Referenced variable pmad_rst_in is not in sensitivity list.||m2s010_som.srr(724);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/724||mdio_slave_interface.vhd(168);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/168
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(726);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/726||mdio_slave_interface.vhd(452);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/452
Implementation;Synthesis|| CG290 ||@W:Referenced variable register_bus_out is not in sensitivity list.||m2s010_som.srr(727);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/727||mdio_slave_interface.vhd(457);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/457
Implementation;Synthesis|| CD638 ||@W:Signal status_bit15_9 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(728);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/728||mdio_slave_interface.vhd(69);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/69
Implementation;Synthesis|| CD638 ||@W:Signal status_bit8 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(729);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/729||mdio_slave_interface.vhd(70);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/70
Implementation;Synthesis|| CD638 ||@W:Signal status_bit6_0 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(730);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/730||mdio_slave_interface.vhd(71);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/71
Implementation;Synthesis|| CD638 ||@W:Signal phy_id1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(731);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/731||mdio_slave_interface.vhd(73);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/73
Implementation;Synthesis|| CD638 ||@W:Signal phy_id2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(732);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/732||mdio_slave_interface.vhd(75);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/75
Implementation;Synthesis|| CD638 ||@W:Signal phy_addr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(733);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/733||mdio_slave_interface.vhd(76);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/76
Implementation;Synthesis|| CL169 ||@W:Pruning unused register respond_to_all_phy_addr_1. Make sure that there are no unused intermediate registers.||m2s010_som.srr(735);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/735||mdio_slave_interface.vhd(296);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/296
Implementation;Synthesis|| CL169 ||@W:Pruning unused register reg_data_out_1(15 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(736);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/736||mdio_slave_interface.vhd(239);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/239
Implementation;Synthesis|| CL169 ||@W:Pruning unused register status_regClear_d_8(2 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(737);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/737||mdio_slave_interface.vhd(222);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/222
Implementation;Synthesis|| CL169 ||@W:Pruning unused register PMAD_link_status_d_1. Make sure that there are no unused intermediate registers.||m2s010_som.srr(738);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/738||mdio_slave_interface.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/208
Implementation;Synthesis|| CL169 ||@W:Pruning unused register PMAD_jabber_det_d_1. Make sure that there are no unused intermediate registers.||m2s010_som.srr(739);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/739||mdio_slave_interface.vhd(194);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/194
Implementation;Synthesis|| CL169 ||@W:Pruning unused register PMAD_fault_status_d_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(740);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/740||mdio_slave_interface.vhd(180);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/180
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit Register0(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(741);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/741||mdio_slave_interface.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/568
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit Register0(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(742);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/742||mdio_slave_interface.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/568
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit Register0(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(743);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/743||mdio_slave_interface.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/568
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit Register0(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(744);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/744||mdio_slave_interface.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/568
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit Register0(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(745);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/745||mdio_slave_interface.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/568
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit Register0(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(746);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/746||mdio_slave_interface.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/568
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit Register0(6) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(747);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/747||mdio_slave_interface.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/568
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit Register0(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(748);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/748||mdio_slave_interface.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/568
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit Register0(10) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(749);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/749||mdio_slave_interface.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/568
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit Register0(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(750);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/750||mdio_slave_interface.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/568
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit Register0(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/751||mdio_slave_interface.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/568
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 13 to 12 of Register0(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||m2s010_som.srr(752);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/752||mdio_slave_interface.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/568
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 10 of Register0(15 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(753);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/753||mdio_slave_interface.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/568
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 8 of Register0(15 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(754);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/754||mdio_slave_interface.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/568
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 6 to 0 of Register0(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||m2s010_som.srr(755);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/755||mdio_slave_interface.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/568
Implementation;Synthesis|| CD434 ||@W:Signal clk_25mhz in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(757);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/757||Phy_Mux.vhd(152);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/152
Implementation;Synthesis|| CD434 ||@W:Signal host_det in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(758);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/758||Phy_Mux.vhd(158);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/158
Implementation;Synthesis|| CD434 ||@W:Signal mii_dbg_phy in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(759);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/759||Phy_Mux.vhd(158);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/158
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal F_TXD(3 downto 0); possible missing assignment in an if or case statement.||m2s010_som.srr(761);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/761||Phy_Mux.vhd(161);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/161
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal F_TXEN; possible missing assignment in an if or case statement.||m2s010_som.srr(762);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/762||Phy_Mux.vhd(161);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/161
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal F_MDI; possible missing assignment in an if or case statement.||m2s010_som.srr(763);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/763||Phy_Mux.vhd(161);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/161
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal MAC_MII_RXD(3 downto 0); possible missing assignment in an if or case statement.||m2s010_som.srr(764);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/764||Phy_Mux.vhd(161);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/161
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal D_TXD(3 downto 0); possible missing assignment in an if or case statement.||m2s010_som.srr(765);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/765||Phy_Mux.vhd(161);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/161
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal MAC_MII_TX_CLK; possible missing assignment in an if or case statement.||m2s010_som.srr(766);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/766||Phy_Mux.vhd(161);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/161
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal MAC_MII_RX_DV; possible missing assignment in an if or case statement.||m2s010_som.srr(767);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/767||Phy_Mux.vhd(161);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/161
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal MAC_MII_RX_CLK; possible missing assignment in an if or case statement.||m2s010_som.srr(768);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/768||Phy_Mux.vhd(161);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/161
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal MAC_MII_MDI; possible missing assignment in an if or case statement.||m2s010_som.srr(769);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/769||Phy_Mux.vhd(161);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/161
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal MAC_MII_CRS; possible missing assignment in an if or case statement.||m2s010_som.srr(770);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/770||Phy_Mux.vhd(161);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/161
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal H_MDO_EN; possible missing assignment in an if or case statement.||m2s010_som.srr(771);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/771||Phy_Mux.vhd(161);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/161
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal H_MDO; possible missing assignment in an if or case statement.||m2s010_som.srr(772);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/772||Phy_Mux.vhd(161);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/161
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal F_MDC; possible missing assignment in an if or case statement.||m2s010_som.srr(773);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/773||Phy_Mux.vhd(161);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/161
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal D_TXEN; possible missing assignment in an if or case statement.||m2s010_som.srr(774);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/774||Phy_Mux.vhd(161);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/161
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal D_MDO_EN; possible missing assignment in an if or case statement.||m2s010_som.srr(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/775||Phy_Mux.vhd(161);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/161
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal D_MDO; possible missing assignment in an if or case statement.||m2s010_som.srr(776);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/776||Phy_Mux.vhd(161);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/161
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal D_MDC; possible missing assignment in an if or case statement.||m2s010_som.srr(777);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/777||Phy_Mux.vhd(161);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/161
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal H_RXD(3 downto 0); possible missing assignment in an if or case statement.||m2s010_som.srr(778);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/778||Phy_Mux.vhd(161);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/161
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal H_TXC; possible missing assignment in an if or case statement.||m2s010_som.srr(779);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/779||Phy_Mux.vhd(161);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/161
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal H_RXDV; possible missing assignment in an if or case statement.||m2s010_som.srr(780);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/780||Phy_Mux.vhd(161);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/161
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal H_RXC; possible missing assignment in an if or case statement.||m2s010_som.srr(781);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/781||Phy_Mux.vhd(161);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/161
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal H_CRS; possible missing assignment in an if or case statement.||m2s010_som.srr(782);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/782||Phy_Mux.vhd(161);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/161
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal H_COL; possible missing assignment in an if or case statement.||m2s010_som.srr(783);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/783||Phy_Mux.vhd(161);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/161
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal MAC_MII_RX_ER; possible missing assignment in an if or case statement.||m2s010_som.srr(784);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/784||Phy_Mux.vhd(161);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/161
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal MAC_MII_COL; possible missing assignment in an if or case statement.||m2s010_som.srr(785);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/785||Phy_Mux.vhd(161);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/161
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal T_RXD(3 downto 0); possible missing assignment in an if or case statement.||m2s010_som.srr(786);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/786||Phy_Mux.vhd(161);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/161
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal T_TXC; possible missing assignment in an if or case statement.||m2s010_som.srr(787);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/787||Phy_Mux.vhd(161);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/161
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal T_RXER; possible missing assignment in an if or case statement.||m2s010_som.srr(788);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/788||Phy_Mux.vhd(161);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/161
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal T_RXDV; possible missing assignment in an if or case statement.||m2s010_som.srr(789);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/789||Phy_Mux.vhd(161);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/161
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal T_RXC; possible missing assignment in an if or case statement.||m2s010_som.srr(790);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/790||Phy_Mux.vhd(161);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/161
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal T_CRS; possible missing assignment in an if or case statement.||m2s010_som.srr(791);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/791||Phy_Mux.vhd(161);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/161
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal T_COL; possible missing assignment in an if or case statement.||m2s010_som.srr(792);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/792||Phy_Mux.vhd(161);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/161
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal H_RXER; possible missing assignment in an if or case statement.||m2s010_som.srr(793);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/793||Phy_Mux.vhd(161);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/161
Implementation;Synthesis|| CL238 ||@W:Latch H_RXER enable evaluates to constant 0, optimized||m2s010_som.srr(794);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/794||Phy_Mux.vhd(161);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/161
Implementation;Synthesis|| CL238 ||@W:Latch T_COL enable evaluates to constant 0, optimized||m2s010_som.srr(795);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/795||Phy_Mux.vhd(161);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/161
Implementation;Synthesis|| CL238 ||@W:Latch T_CRS enable evaluates to constant 0, optimized||m2s010_som.srr(796);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/796||Phy_Mux.vhd(161);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/161
Implementation;Synthesis|| CL238 ||@W:Latch T_RXC enable evaluates to constant 0, optimized||m2s010_som.srr(797);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/797||Phy_Mux.vhd(161);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/161
Implementation;Synthesis|| CL238 ||@W:Latch T_RXDV enable evaluates to constant 0, optimized||m2s010_som.srr(798);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/798||Phy_Mux.vhd(161);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/161
Implementation;Synthesis|| CL238 ||@W:Latch T_RXER enable evaluates to constant 0, optimized||m2s010_som.srr(799);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/799||Phy_Mux.vhd(161);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/161
Implementation;Synthesis|| CL238 ||@W:Latch T_TXC enable evaluates to constant 0, optimized||m2s010_som.srr(800);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/800||Phy_Mux.vhd(161);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/161
Implementation;Synthesis|| CL238 ||@W:Latch T_RXD(3 downto 0) enable evaluates to constant 0, optimized||m2s010_som.srr(801);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/801||Phy_Mux.vhd(161);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/161
Implementation;Synthesis|| CL239 ||@W:Latch MAC_MII_COL enable evaluates to constant 1, optimized||m2s010_som.srr(802);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/802||Phy_Mux.vhd(161);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/161
Implementation;Synthesis|| CL239 ||@W:Latch MAC_MII_RX_ER enable evaluates to constant 1, optimized||m2s010_som.srr(803);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/803||Phy_Mux.vhd(161);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/161
Implementation;Synthesis|| CL239 ||@W:Latch H_COL enable evaluates to constant 1, optimized||m2s010_som.srr(804);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/804||Phy_Mux.vhd(161);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/161
Implementation;Synthesis|| CL239 ||@W:Latch H_CRS enable evaluates to constant 1, optimized||m2s010_som.srr(805);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/805||Phy_Mux.vhd(161);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/161
Implementation;Synthesis|| CL239 ||@W:Latch H_RXC enable evaluates to constant 1, optimized||m2s010_som.srr(806);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/806||Phy_Mux.vhd(161);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/161
Implementation;Synthesis|| CL239 ||@W:Latch H_RXDV enable evaluates to constant 1, optimized||m2s010_som.srr(807);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/807||Phy_Mux.vhd(161);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/161
Implementation;Synthesis|| CL239 ||@W:Latch H_TXC enable evaluates to constant 1, optimized||m2s010_som.srr(808);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/808||Phy_Mux.vhd(161);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/161
Implementation;Synthesis|| CL239 ||@W:Latch H_RXD(3 downto 0) enable evaluates to constant 1, optimized||m2s010_som.srr(809);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/809||Phy_Mux.vhd(161);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/161
Implementation;Synthesis|| CL239 ||@W:Latch D_MDC enable evaluates to constant 1, optimized||m2s010_som.srr(810);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/810||Phy_Mux.vhd(161);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/161
Implementation;Synthesis|| CL239 ||@W:Latch D_MDO enable evaluates to constant 1, optimized||m2s010_som.srr(811);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/811||Phy_Mux.vhd(161);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/161
Implementation;Synthesis|| CL239 ||@W:Latch D_MDO_EN enable evaluates to constant 1, optimized||m2s010_som.srr(812);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/812||Phy_Mux.vhd(161);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/161
Implementation;Synthesis|| CL239 ||@W:Latch D_TXEN enable evaluates to constant 1, optimized||m2s010_som.srr(813);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/813||Phy_Mux.vhd(161);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/161
Implementation;Synthesis|| CL239 ||@W:Latch F_MDC enable evaluates to constant 1, optimized||m2s010_som.srr(814);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/814||Phy_Mux.vhd(161);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/161
Implementation;Synthesis|| CL239 ||@W:Latch H_MDO enable evaluates to constant 1, optimized||m2s010_som.srr(815);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/815||Phy_Mux.vhd(161);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/161
Implementation;Synthesis|| CL239 ||@W:Latch H_MDO_EN enable evaluates to constant 1, optimized||m2s010_som.srr(816);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/816||Phy_Mux.vhd(161);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/161
Implementation;Synthesis|| CL239 ||@W:Latch MAC_MII_CRS enable evaluates to constant 1, optimized||m2s010_som.srr(817);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/817||Phy_Mux.vhd(161);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/161
Implementation;Synthesis|| CL239 ||@W:Latch MAC_MII_MDI enable evaluates to constant 1, optimized||m2s010_som.srr(818);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/818||Phy_Mux.vhd(161);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/161
Implementation;Synthesis|| CL239 ||@W:Latch MAC_MII_RX_CLK enable evaluates to constant 1, optimized||m2s010_som.srr(819);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/819||Phy_Mux.vhd(161);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/161
Implementation;Synthesis|| CL239 ||@W:Latch MAC_MII_RX_DV enable evaluates to constant 1, optimized||m2s010_som.srr(820);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/820||Phy_Mux.vhd(161);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/161
Implementation;Synthesis|| CL239 ||@W:Latch MAC_MII_TX_CLK enable evaluates to constant 1, optimized||m2s010_som.srr(821);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/821||Phy_Mux.vhd(161);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/161
Implementation;Synthesis|| CL239 ||@W:Latch D_TXD(3 downto 0) enable evaluates to constant 1, optimized||m2s010_som.srr(822);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/822||Phy_Mux.vhd(161);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/161
Implementation;Synthesis|| CL239 ||@W:Latch MAC_MII_RXD(3 downto 0) enable evaluates to constant 1, optimized||m2s010_som.srr(823);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/823||Phy_Mux.vhd(161);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/161
Implementation;Synthesis|| CL239 ||@W:Latch F_MDI enable evaluates to constant 1, optimized||m2s010_som.srr(824);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/824||Phy_Mux.vhd(161);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/161
Implementation;Synthesis|| CL239 ||@W:Latch F_TXEN enable evaluates to constant 1, optimized||m2s010_som.srr(825);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/825||Phy_Mux.vhd(161);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/161
Implementation;Synthesis|| CL239 ||@W:Latch F_TXD(3 downto 0) enable evaluates to constant 1, optimized||m2s010_som.srr(826);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/826||Phy_Mux.vhd(161);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/161
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 7 to 4 of MANCHESTER_IN_d_3(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||m2s010_som.srr(829);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/829||TX_Collision_Detector2.vhd(76);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\TX_Collision_Detector2.vhd'/linenumber/76
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 7 to 5 of MANCHESTER_OUT_d_4(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||m2s010_som.srr(830);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/830||TX_Collision_Detector2.vhd(76);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\TX_Collision_Detector2.vhd'/linenumber/76
Implementation;Synthesis|| CD638 ||@W:Signal packetlength_bytes is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(832);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/832||ManchesDecoder2.vhd(97);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\ManchesDecoder2.vhd'/linenumber/97
Implementation;Synthesis|| CD638 ||@W:Signal mii_rx_d_fail is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(833);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/833||ManchesDecoder2.vhd(98);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\ManchesDecoder2.vhd'/linenumber/98
Implementation;Synthesis|| CD638 ||@W:Signal reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(836);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/836||COREFIFO.vhd(400);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/400
Implementation;Synthesis|| CD638 ||@W:Signal reg_rd is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(837);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/837||COREFIFO.vhd(401);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/401
Implementation;Synthesis|| CD638 ||@W:Signal fwft_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(838);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/838||COREFIFO.vhd(404);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/404
Implementation;Synthesis|| CD638 ||@W:Signal pf_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(839);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/839||COREFIFO.vhd(405);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/405
Implementation;Synthesis|| CD638 ||@W:Signal pf_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(840);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/840||COREFIFO.vhd(406);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/406
Implementation;Synthesis|| CD638 ||@W:Signal pf_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(841);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/841||COREFIFO.vhd(410);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/410
Implementation;Synthesis|| CD638 ||@W:Signal fwft_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(842);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/842||COREFIFO.vhd(413);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/413
Implementation;Synthesis|| CD638 ||@W:Signal xhdl_122 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(843);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/843||COREFIFO.vhd(430);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/430
Implementation;Synthesis|| CD638 ||@W:Signal empty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/844||COREFIFO.vhd(434);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/434
Implementation;Synthesis|| CD638 ||@W:Signal aempty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(845);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/845||COREFIFO.vhd(435);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/435
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_scntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(846);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/846||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_sync is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(847);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/847||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CD638 ||@W:Signal fwft_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(848);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/848||COREFIFO.vhd(447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/447
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(849);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/849||COREFIFO.vhd(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/456
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(850);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/850||COREFIFO.vhd(457);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/457
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(851);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/851||COREFIFO.vhd(470);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/470
Implementation;Synthesis|| CD638 ||@W:Signal fifo_rd_en is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(852);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/852||COREFIFO.vhd(504);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/504
Implementation;Synthesis|| CD638 ||@W:Signal fwft_reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(853);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/853||COREFIFO.vhd(505);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/505
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(854);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/854||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(855);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/855||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(856);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/856||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(857);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/857||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(858);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/858||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(859);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/859||COREFIFO.vhd(531);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/531
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(860);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/860||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(861);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/861||COREFIFO.vhd(533);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/533
Implementation;Synthesis|| CL240 ||@W:Signal B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(870);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/870||CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_ram_wrapper.vhd(29);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_ram_wrapper.vhd'/linenumber/29
Implementation;Synthesis|| CL240 ||@W:Signal A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(871);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/871||CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_ram_wrapper.vhd(28);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_ram_wrapper.vhd'/linenumber/28
Implementation;Synthesis|| CL240 ||@W:Signal B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(872);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/872||CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_ram_wrapper.vhd(27);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_ram_wrapper.vhd'/linenumber/27
Implementation;Synthesis|| CL240 ||@W:Signal A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(873);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/873||CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_ram_wrapper.vhd(26);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_ram_wrapper.vhd'/linenumber/26
Implementation;Synthesis|| CD434 ||@W:Signal wptr_bin_sync2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(875);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/875||corefifo_async.vhd(730);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/730
Implementation;Synthesis|| CD638 ||@W:Signal almostemptyi_fwft is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(878);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/878||corefifo_async.vhd(179);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/179
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl15 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(879);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/879||corefifo_async.vhd(182);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/182
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl22_top is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(880);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/880||corefifo_async.vhd(190);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/190
Implementation;Synthesis|| CD638 ||@W:Signal re_top_p is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(881);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/881||corefifo_async.vhd(191);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/191
Implementation;Synthesis|| CD434 ||@W:Signal i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(883);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/883||corefifo_grayToBinConv.vhd(73);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/73
Implementation;Synthesis|| CD638 ||@W:Signal i is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(884);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/884||corefifo_grayToBinConv.vhd(59);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/59
Implementation;Synthesis|| CD434 ||@W:Signal i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(889);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/889||corefifo_grayToBinConv.vhd(73);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/73
Implementation;Synthesis|| CD638 ||@W:Signal i is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(890);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/890||corefifo_grayToBinConv.vhd(59);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/59
Implementation;Synthesis|| CL240 ||@W:Signal re_top_p is floating; a simulation mismatch is possible.||m2s010_som.srr(895);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/895||corefifo_async.vhd(191);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/191
Implementation;Synthesis|| CL240 ||@W:Signal almostemptyi_fwft is floating; a simulation mismatch is possible.||m2s010_som.srr(896);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/896||corefifo_async.vhd(179);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/179
Implementation;Synthesis|| CL169 ||@W:Pruning unused register aempty_r_fwft_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(897);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/897||corefifo_async.vhd(876);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/876
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_r_fwft_5. Make sure that there are no unused intermediate registers.||m2s010_som.srr(898);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/898||corefifo_async.vhd(876);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/876
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_gray_fwft_3(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(899);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/899||corefifo_async.vhd(852);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/852
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_fwft_3(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(900);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/900||corefifo_async.vhd(852);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/852
Implementation;Synthesis|| CL169 ||@W:Pruning unused register we_p_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(901);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/901||corefifo_async.vhd(774);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/774
Implementation;Synthesis|| CL169 ||@W:Pruning unused register full_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(902);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/902||corefifo_async.vhd(774);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/774
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(903);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/903||corefifo_async.vhd(759);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/759
Implementation;Synthesis|| CL169 ||@W:Pruning unused register dvld_r2_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(904);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/904||corefifo_async.vhd(759);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/759
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_p_d1_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(905);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/905||corefifo_async.vhd(746);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/746
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_bin_sync2_fwft_3(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(906);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/906||corefifo_async.vhd(696);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/696
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(907);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/907||corefifo_async.vhd(683);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/683
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_doubleSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(908);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/908||corefifo_async.vhd(669);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/669
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(909);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/909||corefifo_async.vhd(945);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/945
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(910);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/910||corefifo_async.vhd(945);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/945
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(911);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/911||corefifo_async.vhd(945);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/945
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(912);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/912||corefifo_async.vhd(945);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/945
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(913);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/913||corefifo_async.vhd(945);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/945
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(914);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/914||corefifo_async.vhd(945);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/945
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(915);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/915||corefifo_async.vhd(945);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/945
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wack_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(916);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/916||corefifo_async.vhd(945);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/945
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(917);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/917||corefifo_async.vhd(876);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/876
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(918);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/918||corefifo_async.vhd(876);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/876
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(919);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/919||corefifo_async.vhd(876);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/876
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(920);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/920||corefifo_async.vhd(876);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/876
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(921);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/921||corefifo_async.vhd(876);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/876
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(922);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/922||corefifo_async.vhd(876);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/876
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(923);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/923||corefifo_async.vhd(876);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/876
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(924);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/924||corefifo_async.vhd(876);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/876
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 0 of rptr_bin_sync2(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(925);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/925||corefifo_async.vhd(655);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/655
Implementation;Synthesis|| CL240 ||@W:Signal DB_DETECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(927);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/927||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CL240 ||@W:Signal SB_CORRECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(928);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/928||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(929);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/929||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(930);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/930||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(931);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/931||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(932);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/932||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_sync is floating; a simulation mismatch is possible.||m2s010_som.srr(933);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/933||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_scntr is floating; a simulation mismatch is possible.||m2s010_som.srr(934);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/934||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r1_2(3 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(935);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/935||COREFIFO.vhd(1241);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1241
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r_2(3 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/936||COREFIFO.vhd(1227);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1227
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(937);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/937||COREFIFO.vhd(1143);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1143
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(938);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/938||COREFIFO.vhd(1143);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1143
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(939);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/939||COREFIFO.vhd(1143);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1143
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(940);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/940||COREFIFO.vhd(1143);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1143
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(941);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/941||COREFIFO.vhd(1143);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1143
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(942);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/942||COREFIFO.vhd(1143);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1143
Implementation;Synthesis|| CL169 ||@W:Pruning unused register fwft_Q_r_2(3 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(943);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/943||COREFIFO.vhd(1130);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1130
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r2_2(3 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(944);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/944||COREFIFO.vhd(1115);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1115
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r1_2(3 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(945);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/945||COREFIFO.vhd(1101);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1101
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r_pre_3(3 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(946);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/946||COREFIFO.vhd(1088);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1088
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r1_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(947);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/947||COREFIFO.vhd(1043);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1043
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(948);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/948||COREFIFO.vhd(1043);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1043
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_scntr_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(949);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/949||COREFIFO.vhd(643);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/643
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_sync_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(950);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/950||COREFIFO.vhd(643);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/643
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_async_ecc_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(951);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/951||COREFIFO.vhd(643);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/643
Implementation;Synthesis|| CD434 ||@W:Signal i_rx_packet_end_all in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(956);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/956||RX_SM.vhd(137);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\RX_SM.vhd'/linenumber/137
Implementation;Synthesis|| CL169 ||@W:Pruning unused register cnt_pkt_to_wait_7(15 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(964);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/964||RX_SM.vhd(158);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\RX_SM.vhd'/linenumber/158
Implementation;Synthesis|| CL169 ||@W:Pruning unused register cnt_pkt_to_idle_7(15 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(965);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/965||RX_SM.vhd(158);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\RX_SM.vhd'/linenumber/158
Implementation;Synthesis|| CL169 ||@W:Pruning unused register cnt_non_idle_rail_6(15 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(966);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/966||RX_SM.vhd(158);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\RX_SM.vhd'/linenumber/158
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(971);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/971||ManchesDecoder_Adapter.vhd(209);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\ManchesDecoder_Adapter.vhd'/linenumber/209
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(972);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/972||ManchesDecoder_Adapter.vhd(213);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\ManchesDecoder_Adapter.vhd'/linenumber/213
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(973);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/973||ManchesDecoder_Adapter.vhd(221);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\ManchesDecoder_Adapter.vhd'/linenumber/221
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(974);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/974||ManchesDecoder_Adapter.vhd(225);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\ManchesDecoder_Adapter.vhd'/linenumber/225
Implementation;Synthesis|| CD638 ||@W:Signal imanches_in is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(975);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/975||ManchesDecoder_Adapter.vhd(85);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\ManchesDecoder_Adapter.vhd'/linenumber/85
Implementation;Synthesis|| CD638 ||@W:Signal inrz_data_n is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(976);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/976||ManchesDecoder_Adapter.vhd(86);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\ManchesDecoder_Adapter.vhd'/linenumber/86
Implementation;Synthesis|| CL169 ||@W:Pruning unused register prbs_gen_reg_4(15 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(980);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/980||IdleLineDetector.vhd(103);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\IdleLineDetector.vhd'/linenumber/103
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal irx_center_sample. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(982);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/982||ManchesDecoder_Adapter.vhd(223);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\ManchesDecoder_Adapter.vhd'/linenumber/223
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal isampler_clk1x_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(983);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/983||ManchesDecoder_Adapter.vhd(211);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\ManchesDecoder_Adapter.vhd'/linenumber/211
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal clkdiv[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(984);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/984||ManchesDecoder_Adapter.vhd(187);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\ManchesDecoder_Adapter.vhd'/linenumber/187
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(990);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/990||Edge_Detect.vhd(88);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Edge_Detect.vhd'/linenumber/88
Implementation;Synthesis|| CG290 ||@W:Referenced variable clk_en is not in sensitivity list.||m2s010_som.srr(991);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/991||Edge_Detect.vhd(93);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Edge_Detect.vhd'/linenumber/93
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 7 to 4 of sig_out_d_3(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||m2s010_som.srr(993);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/993||Edge_Detect.vhd(90);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Edge_Detect.vhd'/linenumber/90
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal sig_out_d[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(994);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/994||Edge_Detect.vhd(90);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Edge_Detect.vhd'/linenumber/90
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal sig_clr_sync[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(995);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/995||Edge_Detect.vhd(90);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Edge_Detect.vhd'/linenumber/90
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 3 to 2 of sig_clr_sync(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||m2s010_som.srr(996);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/996||Edge_Detect.vhd(90);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Edge_Detect.vhd'/linenumber/90
Implementation;Synthesis|| CD638 ||@W:Signal reset_all_pkt_cntrs_c is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1003);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1003||Nib2Ser_SM.vhd(83);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Nib2Ser_SM.vhd'/linenumber/83
Implementation;Synthesis|| CL169 ||@W:Pruning unused register cnt_tx_pkt_7(15 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1005);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1005||Nib2Ser_SM.vhd(131);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Nib2Ser_SM.vhd'/linenumber/131
Implementation;Synthesis|| CL169 ||@W:Pruning unused register nibble_cntr_11(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1006);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1006||Nib2Ser_SM.vhd(131);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Nib2Ser_SM.vhd'/linenumber/131
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rs_pkt_reg; possible missing assignment in an if or case statement.||m2s010_som.srr(1007);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1007||Nib2Ser_SM.vhd(114);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Nib2Ser_SM.vhd'/linenumber/114
Implementation;Synthesis|| CL168 ||@W:Removing instance COLLISION_DETECT_INT_SYNC because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(1009);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1009||ManchesEncoder2.vhd(114);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\ManchesEncoder2.vhd'/linenumber/114
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 7 to 2 of Jabber_detect_2MII_clr_d_2(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||m2s010_som.srr(1010);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1010||ManchesEncoder2.vhd(232);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\ManchesEncoder2.vhd'/linenumber/232
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 7 to 2 of col_detect_2MII_clr_d_3(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||m2s010_som.srr(1011);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1011||ManchesEncoder2.vhd(198);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\ManchesEncoder2.vhd'/linenumber/198
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(1023);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1023||uP_if.vhd(273);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\uP_if.vhd'/linenumber/273
Implementation;Synthesis|| CG290 ||@W:Referenced variable i_mii_mux_control_reg is not in sensitivity list.||m2s010_som.srr(1024);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1024||uP_if.vhd(297);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\uP_if.vhd'/linenumber/297
Implementation;Synthesis|| CG290 ||@W:Referenced variable i_int_mask_reg is not in sensitivity list.||m2s010_som.srr(1025);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1025||uP_if.vhd(290);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\uP_if.vhd'/linenumber/290
Implementation;Synthesis|| CG290 ||@W:Referenced variable status_reg is not in sensitivity list.||m2s010_som.srr(1026);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1026||uP_if.vhd(292);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\uP_if.vhd'/linenumber/292
Implementation;Synthesis|| CG290 ||@W:Referenced variable control_reg is not in sensitivity list.||m2s010_som.srr(1027);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1027||uP_if.vhd(286);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\uP_if.vhd'/linenumber/286
Implementation;Synthesis|| CL169 ||@W:Pruning unused register iINT_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1030);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1030||Interrupts.vhd(191);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Interrupts.vhd'/linenumber/191
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to iint_reg(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1031);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1031||Interrupts.vhd(191);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Interrupts.vhd'/linenumber/191
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to iint_reg(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1032);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1032||Interrupts.vhd(191);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Interrupts.vhd'/linenumber/191
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to iint_reg(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1033);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1033||Interrupts.vhd(191);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Interrupts.vhd'/linenumber/191
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal APB3_RDATA(7 downto 0); possible missing assignment in an if or case statement.||m2s010_som.srr(1035);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1035||uP_if.vhd(276);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\uP_if.vhd'/linenumber/276
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal reset_all_pkt_cntrs; possible missing assignment in an if or case statement.||m2s010_som.srr(1037);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1037||uP_if.vhd(276);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\uP_if.vhd'/linenumber/276
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal lfsr_q[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1078);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1078||CRC16x4_Generator.vhd(53);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CRC16x4_Generator.vhd'/linenumber/53
Implementation;Synthesis|| CL169 ||@W:Pruning unused register crc_gen_13. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1080);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1080||MII_DataCheck.vhd(100);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd'/linenumber/100
Implementation;Synthesis|| CL169 ||@W:Pruning unused register crc_gen_reset_15. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1081);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1081||MII_DataCheck.vhd(100);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd'/linenumber/100
Implementation;Synthesis|| CL169 ||@W:Pruning unused register Compare_nibble_29(3 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1082);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1082||MII_DataCheck.vhd(100);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd'/linenumber/100
Implementation;Synthesis|| CL168 ||@W:Removing instance CRC_GEN_INST because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(1083);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1083||MII_DataCheck.vhd(71);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd'/linenumber/71
Implementation;Synthesis|| CL265 ||@W:Removing unused bit 9 of byte_cntr_13(9 downto 0). Either assign all bits or reduce the width of the signal.||m2s010_som.srr(1084);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1084||MII_DataCheck.vhd(100);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd'/linenumber/100
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to PacketLength_bytes(0) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1085);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1085||MII_DataCheck.vhd(86);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd'/linenumber/86
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to PacketLength_bytes(1) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1086);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1086||MII_DataCheck.vhd(86);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd'/linenumber/86
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to PacketLength_bytes(2) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1087);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1087||MII_DataCheck.vhd(86);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd'/linenumber/86
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to PacketLength_bytes(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1088);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1088||MII_DataCheck.vhd(86);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd'/linenumber/86
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to PacketLength_bytes(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1089);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1089||MII_DataCheck.vhd(86);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd'/linenumber/86
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to PacketLength_bytes(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1090);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1090||MII_DataCheck.vhd(86);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd'/linenumber/86
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to PacketLength_bytes(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1091);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1091||MII_DataCheck.vhd(86);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd'/linenumber/86
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to PacketLength_bytes(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1092);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1092||MII_DataCheck.vhd(86);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd'/linenumber/86
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to PacketLength_bytes(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1093);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1093||MII_DataCheck.vhd(86);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd'/linenumber/86
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to PacketLength_bytes(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1094);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1094||MII_DataCheck.vhd(86);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd'/linenumber/86
Implementation;Synthesis|| CL169 ||@W:Pruning unused register crc_gen_8. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1100);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1100||MII_DataGen.vhd(112);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataGen.vhd'/linenumber/112
Implementation;Synthesis|| CL169 ||@W:Pruning unused register crc_gen_reset_9. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1101);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1101||MII_DataGen.vhd(112);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataGen.vhd'/linenumber/112
Implementation;Synthesis|| CL168 ||@W:Removing instance CRC_GEN_INST because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(1102);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1102||MII_DataGen.vhd(82);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataGen.vhd'/linenumber/82
Implementation;Synthesis|| CL265 ||@W:Removing unused bit 9 of byte_cntr_10(9 downto 0). Either assign all bits or reduce the width of the signal.||m2s010_som.srr(1103);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1103||MII_DataGen.vhd(112);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataGen.vhd'/linenumber/112
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to PacketLength_bytes(0) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1104);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1104||MII_DataGen.vhd(97);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataGen.vhd'/linenumber/97
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to PacketLength_bytes(1) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1105);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1105||MII_DataGen.vhd(97);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataGen.vhd'/linenumber/97
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to PacketLength_bytes(2) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1106);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1106||MII_DataGen.vhd(97);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataGen.vhd'/linenumber/97
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to PacketLength_bytes(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1107);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1107||MII_DataGen.vhd(97);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataGen.vhd'/linenumber/97
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to PacketLength_bytes(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1108);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1108||MII_DataGen.vhd(97);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataGen.vhd'/linenumber/97
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to PacketLength_bytes(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1109);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1109||MII_DataGen.vhd(97);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataGen.vhd'/linenumber/97
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to PacketLength_bytes(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1110);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1110||MII_DataGen.vhd(97);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataGen.vhd'/linenumber/97
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to PacketLength_bytes(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1111);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1111||MII_DataGen.vhd(97);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataGen.vhd'/linenumber/97
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to PacketLength_bytes(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1112);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1112||MII_DataGen.vhd(97);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataGen.vhd'/linenumber/97
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to PacketLength_bytes(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1113);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1113||MII_DataGen.vhd(97);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataGen.vhd'/linenumber/97
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(1116);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1116||Debounce.vhd(47);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Debounce.vhd'/linenumber/47
Implementation;Synthesis|| CG290 ||@W:Referenced variable debounce_in is not in sensitivity list.||m2s010_som.srr(1117);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1117||Debounce.vhd(52);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Debounce.vhd'/linenumber/52
Implementation;Synthesis|| CL240 ||@W:Signal THOs_AFEn is floating; a simulation mismatch is possible.||m2s010_som.srr(1121);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1121||CommsFPGA_top.vhd(251);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/251
Implementation;Synthesis|| CL240 ||@W:Signal SIMonly_force_jabber is floating; a simulation mismatch is possible.||m2s010_som.srr(1122);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1122||CommsFPGA_top.vhd(67);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/67
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AFE_Compare_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1123);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1123||CommsFPGA_top.vhd(421);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/421
Implementation;Synthesis|| CL169 ||@W:Pruning unused register THOs_AFE_reg_4(2 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1124);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1124||CommsFPGA_top.vhd(421);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/421
Implementation;Synthesis|| CL169 ||@W:Pruning unused register THO_compare_reg_3(23 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1125);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1125||CommsFPGA_top.vhd(421);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/421
Implementation;Synthesis|| CL169 ||@W:Pruning unused register random_data_bit_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1126);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1126||CommsFPGA_top.vhd(330);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/330
Implementation;Synthesis|| CL265 ||@W:Removing unused bit 2 of ClkDivider(2 downto 0). Either assign all bits or reduce the width of the signal.||m2s010_som.srr(1127);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1127||CommsFPGA_top.vhd(368);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/368
Implementation;Synthesis|| CL247 ||@W:Input port bit 7 of apb3_wdata(7 downto 0) is unused ||m2s010_som.srr(1156);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1156||Interrupts.vhd(47);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Interrupts.vhd'/linenumber/47
Implementation;Synthesis|| CL246 ||@W:Input port bits 5 to 4 of apb3_wdata(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||m2s010_som.srr(1157);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1157||Interrupts.vhd(47);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Interrupts.vhd'/linenumber/47
Implementation;Synthesis|| CL247 ||@W:Input port bit 7 of int_mask_reg(7 downto 0) is unused ||m2s010_som.srr(1158);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1158||Interrupts.vhd(53);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Interrupts.vhd'/linenumber/53
Implementation;Synthesis|| CL246 ||@W:Input port bits 5 to 4 of int_mask_reg(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||m2s010_som.srr(1159);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1159||Interrupts.vhd(53);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Interrupts.vhd'/linenumber/53
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit prbs_gen_hold(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1178);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1178||IdleLineDetector.vhd(118);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\IdleLineDetector.vhd'/linenumber/118
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 15 of prbs_gen_hold(15 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(1179);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1179||IdleLineDetector.vhd(118);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\IdleLineDetector.vhd'/linenumber/118
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit prbs_gen_hold(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1180);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1180||IdleLineDetector.vhd(118);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\IdleLineDetector.vhd'/linenumber/118
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 14 of prbs_gen_hold(14 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(1181);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1181||IdleLineDetector.vhd(118);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\IdleLineDetector.vhd'/linenumber/118
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit prbs_gen_hold(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1182);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1182||IdleLineDetector.vhd(118);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\IdleLineDetector.vhd'/linenumber/118
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 13 of prbs_gen_hold(13 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(1183);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1183||IdleLineDetector.vhd(118);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\IdleLineDetector.vhd'/linenumber/118
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit prbs_gen_hold(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1192);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1192||IdleLineDetector.vhd(118);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\IdleLineDetector.vhd'/linenumber/118
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 12 of prbs_gen_hold(12 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(1193);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1193||IdleLineDetector.vhd(118);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\IdleLineDetector.vhd'/linenumber/118
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit gen_data_delay(10) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1238);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1238||CommsFPGA_top.vhd(477);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/477
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit gen_data_delay(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1239);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1239||CommsFPGA_top.vhd(477);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/477
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit gen_data_delay(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1240);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1240||CommsFPGA_top.vhd(477);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/477
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit gen_data_delay(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1241);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1241||CommsFPGA_top.vhd(477);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/477
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit gen_data_delay(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1242);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1242||CommsFPGA_top.vhd(477);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/477
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit gen_data_delay(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1243);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1243||CommsFPGA_top.vhd(477);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/477
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit gen_data_delay(16) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1244);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1244||CommsFPGA_top.vhd(477);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/477
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit gen_data_delay(17) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1245);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1245||CommsFPGA_top.vhd(477);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/477
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit gen_data_delay(18) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1246);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1246||CommsFPGA_top.vhd(477);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/477
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit gen_data_delay(19) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1247);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1247||CommsFPGA_top.vhd(477);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/477
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit gen_data_delay(20) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1248);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1248||CommsFPGA_top.vhd(477);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/477
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit gen_data_delay(21) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1249);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1249||CommsFPGA_top.vhd(477);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/477
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit gen_data_delay(22) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1250);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1250||CommsFPGA_top.vhd(477);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/477
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit gen_data_delay(23) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1251);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1251||CommsFPGA_top.vhd(477);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/477
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 23 to 10 of gen_data_delay(23 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||m2s010_som.srr(1252);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1252||CommsFPGA_top.vhd(477);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/477
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif0_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(1310);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1310||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element fpll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(1311);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1311||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif1_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(1312);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1312||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif2_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(1313);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1313||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL158 ||@W:Inout GPIO_1_BIDI is unused||m2s010_som.srr(1390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1390||m2s010_som.vhd(94);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\m2s010_som\m2s010_som.vhd'/linenumber/94
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_ext_reset because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.SDIF_READY_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1460);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1460||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1461);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1461||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| MO129 ||@W:Sequential instance CommsFPGA_top_0.TEST_DATA_GENERATER_INST.i_MII_TX_EN is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1523);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1523||mii_datagen.vhd(112);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\mii_datagen.vhd'/linenumber/112
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1524||coreresetp.vhd(781);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/781
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1525||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1526||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1527||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1528);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1528||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1529);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1529||coreresetp.vhd(781);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/781
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1530||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1531);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1531||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1532||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1533);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1533||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1534);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1534||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1535);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1535||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1536);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1536||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1537);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1537||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1538);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1538||coreresetp.vhd(1331);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1331
Implementation;Synthesis|| MO129 ||@W:Sequential instance CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.MII_RX_DATA_FAIL_INT_SYNC.sig_edge_detect is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1539);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1539||edge_detect.vhd(78);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\edge_detect.vhd'/linenumber/78
Implementation;Synthesis|| MT532 ||@W:Found signal identified as System clock which controls 16 sequential elements including CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.COLLISION_DETECT_INT_SYNC.sig_edge_detect.  Using this clock, which has no specified timing constraint, can adversely impact design performance. ||m2s010_som.srr(1613);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1613||edge_detect.vhd(78);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\edge_detect.vhd'/linenumber/78
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock which controls 651 sequential elements including CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr[15:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1614);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1614||idlelinedetector.vhd(78);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\idlelinedetector.vhd'/linenumber/78
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock which controls 40 sequential elements including CommsFPGA_top_0.COLLISION_DETECTOR_INST.TX_collision_detect. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1615);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1615||tx_collision_detector2.vhd(94);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\tx_collision_detector2.vhd'/linenumber/94
Implementation;Synthesis|| MT530 ||@W:Found inferred clock CommsFPGA_top|ClkDivider_inferred_clock[1] which controls 261 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1616);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1616||m2s010_som_sb_mss.vhd(2137);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd'/linenumber/2137
Implementation;Synthesis|| MT530 ||@W:Found inferred clock CommsFPGA_top|BIT_CLK_inferred_clock which controls 262 sequential elements including CommsFPGA_top_0.TRIPLE_DEBOUNCE_INST.DEBOUNCE_0_INST.debounce_cntr_0[1:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1617);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1617||debounce.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\debounce.vhd'/linenumber/49
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_MSS|MAC_MII_MDC_inferred_clock which controls 383 sequential elements including CommsFPGA_top_0.MDIO_SLAVE_INST.md_transfer_cnt_reset. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1618);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1618||mdio_slave_interface.vhd(296);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\mdio_slave_interface.vhd'/linenumber/296
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 113 sequential elements including m2s010_som_sb_0.CORERESETP_0.sm0_state[0:6]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1619);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1619||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock which controls 109 sequential elements including m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PREADY_0. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1620);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1620||coreconfigp.vhd(517);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/517
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock which controls 31 sequential elements including m2s010_som_sb_0.CORERESETP_0.count_ddr[13:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1621);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1621||coreresetp.vhd(1519);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1519
Implementation;Synthesis|| MT530 ||@W:Found inferred clock jtag_interface_x|identify_clk_int_inferred_clock which controls 727 sequential elements including ident_coreinst.IICE_INST.b5_nUTGT.iclksync.dout[4:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1622);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1622||syn_dics.v(4620);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\synthesis\rev_coms_debug\instr_sources\syn_dics.v'/linenumber/4620
Implementation;Synthesis|| MT530 ||@W:Found inferred clock jtag_interface_x|b10_8Kz_rKlrtX which controls 8 sequential elements including ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1623);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1623||syn_dics.v(344);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\synthesis\rev_coms_debug\instr_sources\syn_dics.v'/linenumber/344
Implementation;Synthesis|| MT530 ||@W:Found inferred clock jtag_interface_x|b9_nv_oQwfYF which controls 19 sequential elements including ident_coreinst.IICE_INST.b5_nUTGT.b11_nUTGT_khWqH.genblk3\.b8_vABZ3qsY. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1624);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1624||syn_dics.v(5028);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\synthesis\rev_coms_debug\instr_sources\syn_dics.v'/linenumber/5028
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb|BIBUF_1_Y_inferred_clock which controls 1 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1625);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1625||m2s010_som_sb_mss.vhd(2137);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd'/linenumber/2137
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1778);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1778||coreresetp.vhd(894);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/894
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1779);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1779||coreresetp.vhd(883);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/883
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1780);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1780||coreresetp.vhd(872);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/872
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1781);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1781||coreresetp.vhd(850);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/850
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1782);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1782||coreresetp.vhd(883);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/883
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif3_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1783);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1783||coreresetp.vhd(894);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/894
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1784);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1784||coreresetp.vhd(872);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/872
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1785);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1785||coreresetp.vhd(861);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/861
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_sdif3_core because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.release_sdif2_core. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1786);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1786||coreresetp.vhd(1495);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1495
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_sdif2_core because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.release_sdif1_core. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1787);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1787||coreresetp.vhd(1471);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1471
Implementation;Synthesis|| BN401 ||@W:Missing syn_hyper_source with tag ujtag_wrapper_utdo. Connecting to default value '0'||m2s010_som.srr(1852);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1852||syn_dics.v(212);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\synthesis\rev_coms_debug\instr_sources\syn_dics.v'/linenumber/212
Implementation;Synthesis|| MO160 ||@W:Register bit paddr[16] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1889);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1889||coreconfigp.vhd(341);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/341
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[31] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1890);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1890||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[30] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1891);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1891||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[29] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1892);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1892||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[28] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1893);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1893||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[27] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1894);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1894||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[26] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1895);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1895||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[25] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1896);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1896||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[24] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1897);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1897||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[23] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1898);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1898||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[22] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1899);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1899||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[21] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1900);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1900||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[20] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1901);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1901||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[19] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1902);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1902||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO129 ||@W:Sequential instance CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.MII_RX_DATA_FAIL_INT_SYNC.sig_out_d[0] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1914);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1914||edge_detect.vhd(90);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\edge_detect.vhd'/linenumber/90
Implementation;Synthesis|| MO160 ||@W:Register bit iclksync.int_data[4] (in view view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1999);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1999||syn_dics.v(4592);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\synthesis\rev_coms_debug\instr_sources\syn_dics.v'/linenumber/4592
Implementation;Synthesis|| MO160 ||@W:Register bit iclksync.dout[4] (in view view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2000);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2000||syn_dics.v(4620);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\synthesis\rev_coms_debug\instr_sources\syn_dics.v'/linenumber/4620
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[81] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2001);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2001||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\synthesis\rev_coms_debug\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[82] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2002);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2002||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\synthesis\rev_coms_debug\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[83] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2003);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2003||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\synthesis\rev_coms_debug\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[84] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2004);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2004||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\synthesis\rev_coms_debug\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[85] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2005);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2005||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\synthesis\rev_coms_debug\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[86] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2006);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2006||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\synthesis\rev_coms_debug\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| FX107 ||@W:RAM b3_SoW.b3_SoW[80:0] (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||m2s010_som.srr(2008);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2008||syn_dics.v(2649);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\synthesis\rev_coms_debug\instr_sources\syn_dics.v'/linenumber/2649
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[87] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2011);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2011||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\synthesis\rev_coms_debug\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[86] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2012);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2012||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\synthesis\rev_coms_debug\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[85] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2013);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2013||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\synthesis\rev_coms_debug\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[84] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2014);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2014||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\synthesis\rev_coms_debug\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[83] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2015);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2015||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\synthesis\rev_coms_debug\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[82] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2016);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2016||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\synthesis\rev_coms_debug\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MT246 ||@W:Blackbox XTLOSC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||m2s010_som.srr(2185);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2185||m2s010_som_sb_fabosc_0_osc.vhd(66);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\work\m2s010_som_sb\fabosc_0\m2s010_som_sb_fabosc_0_osc.vhd'/linenumber/66
Implementation;Synthesis|| MT246 ||@W:Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||m2s010_som.srr(2186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2186||m2s010_som_sb_ccc_0_fccc.vhd(106);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\work\m2s010_som_sb\ccc_0\m2s010_som_sb_ccc_0_fccc.vhd'/linenumber/106
Implementation;Synthesis|| MT420 ||@W:Found inferred clock jtag_interface_x|identify_clk_int_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.identify_clk_int"||m2s010_som.srr(2189);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2189||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock jtag_interface_x|b10_8Kz_rKlrtX with period 10.00ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX"||m2s010_som.srr(2190);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2190||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock jtag_interface_x|b9_nv_oQwfYF with period 10.00ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF"||m2s010_som.srr(2191);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2191||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock CommsFPGA_top|BIT_CLK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_top_0.BIT_CLK"||m2s010_som.srr(2192);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2192||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock CommsFPGA_top|ClkDivider_inferred_clock[1] with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_top_0.ClkDivider[1]"||m2s010_som.srr(2193);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2193||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb|BIBUF_1_Y_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.BIBUF_1_Y"||m2s010_som.srr(2194);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2194||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.m2s010_som_sb_MSS_0.FIC_2_APB_M_PCLK"||m2s010_som.srr(2195);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2195||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_MSS|MAC_MII_MDC_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.m2s010_som_sb_MSS_0.MAC_MII_MDC"||m2s010_som.srr(2196);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2196||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.FABOSC_0.N_RCOSC_25_50MHZ_CLKOUT"||m2s010_som.srr(2197);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2197||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.CCC_0.GL0_net"||m2s010_som.srr(2198);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2198||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_CCC_0.GL1_net"||m2s010_som.srr(2199);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2199||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_CCC_0.GL0_net"||m2s010_som.srr(2200);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2200||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||m2s010_som.srr(2214);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2214||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||m2s010_som.srr(2216);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2216||null;null
Implementation;Synthesis|| MT582 ||@N: Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack||m2s010_som.srr(2244);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2244||null;null
Implementation;Compile;RootName:m2s010_som
Implementation;Compile||(null)||Please refer to the log file for details about 16 Warning(s) , 8 Info(s)||m2s010_som_compile_log.log;liberoaction://open_report/file/m2s010_som_compile_log.log||(null);(null)
Implementation;Place and Route;RootName:m2s010_som
Implementation;Place and Route||(null)||Please refer to the log file for details about 2 Info(s)||m2s010_som_layout_log.log;liberoaction://open_report/file/m2s010_som_layout_log.log||(null);(null)
Implementation;Generate Bitstream||(null)||Please refer to the log file for details||m2s010_som_generateBitstream.log;liberoaction://open_report/file/m2s010_som_generateBitstream.log||(null);(null)
Implementation;Generate Bitstream;RootName:m2s010_som
