

================================================================
== Synthesis Summary Report of 'mem_bottleneck_resolved'
================================================================
+ General Information: 
    * Date:           Sat May 18 13:46:04 2024
    * Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
    * Project:        project
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----+-----------+-----------+-----+
    |                    Modules                   | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |    |           |           |     |
    |                    & Loops                   | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   | DSP|     FF    |    LUT    | URAM|
    +----------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----+-----------+-----------+-----+
    |+ mem_bottleneck_resolved                     |     -|  0.00|      275|  2.750e+03|         -|      276|     -|        no|  2 (~0%)|   -|  1180 (1%)|  1460 (2%)|    -|
    | + mem_bottleneck_resolved_Pipeline_1         |     -|  0.00|      131|  1.310e+03|         -|      131|     -|        no|        -|   -|   36 (~0%)|   78 (~0%)|    -|
    |  o Loop 1                                    |     -|  7.30|      129|  1.290e+03|         3|        1|   128|       yes|        -|   -|          -|          -|    -|
    | + mem_bottleneck_resolved_Pipeline_SUM_LOOP  |     -|  0.20|      129|  1.290e+03|         -|      129|     -|        no|        -|   -|   52 (~0%)|  136 (~0%)|    -|
    |  o SUM_LOOP                                  |     -|  7.30|      127|  1.270e+03|         3|        1|   126|       yes|        -|   -|          -|          -|    -|
    +----------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+--------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface    | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|              | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+--------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_a_port | 7 -> 8     | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
+--------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 24     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+-----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register  | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+-----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL      | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER      | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER    | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR    | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | ap_return | 0x10   | 32    | R      | Data signal of ap_return         |                                                                      |
| s_axi_control | mem_1     | 0x18   | 32    | W      | Data signal of mem               |                                                                      |
| s_axi_control | mem_2     | 0x1c   | 32    | W      | Data signal of mem               |                                                                      |
+---------------+-----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+------------+
| Argument | Direction | Datatype   |
+----------+-----------+------------+
| mem      | in        | ap_int<7>* |
| return   | out       | ap_int<10> |
+----------+-----------+------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+-------------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                             |
+----------+---------------+-----------+----------+-------------------------------------+
| mem      | m_axi_a_port  | interface |          |                                     |
| mem      | s_axi_control | register  | offset   | name=mem_1 offset=0x18 range=32     |
| mem      | s_axi_control | register  | offset   | name=mem_2 offset=0x1c range=32     |
| return   | s_axi_control | register  |          | name=ap_return offset=0x10 range=32 |
+----------+---------------+-----------+----------+-------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+-----------+----------------------------------+
| HW Interface | Direction | Length | Width | Loop      | Loop Location                    |
+--------------+-----------+--------+-------+-----------+----------------------------------+
| m_axi_a_port | read      | 128    | 8     | anonymous | mem_bottleneck_resolved.cpp:27:3 |
+--------------+-----------+--------+-------+-----------+----------------------------------+

* All M_AXI Variable Accesses
+--------------+----------+----------------------------------+-----------+--------------+--------+-----------+----------------------------------+------------+------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location                  | Direction | Burst Status | Length | Loop      | Loop Location                    | Resolution | Problem                                                                                              |
+--------------+----------+----------------------------------+-----------+--------------+--------+-----------+----------------------------------+------------+------------------------------------------------------------------------------------------------------+
| m_axi_a_port | mem      | mem_bottleneck_resolved.cpp:27:3 | read      | Widen Fail   |        | anonymous | mem_bottleneck_resolved.cpp:27:3 | 214-353    | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_a_port | mem      | mem_bottleneck_resolved.cpp:27:3 | read      | Inferred     | 128    | anonymous | mem_bottleneck_resolved.cpp:27:3 |            |                                                                                                      |
+--------------+----------+----------------------------------+-----------+--------------+--------+-----------+----------------------------------+------------+------------------------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+----------------------------------------------+-----+--------+------------+-----+--------+---------+
| Name                                         | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+----------------------------------------------+-----+--------+------------+-----+--------+---------+
| + mem_bottleneck_resolved                    | 0   |        |            |     |        |         |
|  + mem_bottleneck_resolved_Pipeline_1        | 0   |        |            |     |        |         |
|    empty_fu_96_p2                            | -   |        | empty      | add | fabric | 0       |
|  + mem_bottleneck_resolved_Pipeline_SUM_LOOP | 0   |        |            |     |        |         |
|    add_ln38_fu_153_p2                        | -   |        | add_ln38   | add | fabric | 0       |
|    add_ln38_1_fu_167_p2                      | -   |        | add_ln38_1 | add | fabric | 0       |
|    sum_1_fu_177_p2                           | -   |        | sum_1      | add | fabric | 0       |
|    add_ln36_fu_122_p2                        | -   |        | add_ln36   | add | fabric | 0       |
+----------------------------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------------------+------+------+--------+----------+---------+------+---------+
| Name                      | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+---------------------------+------+------+--------+----------+---------+------+---------+
| + mem_bottleneck_resolved | 2    | 0    |        |          |         |      |         |
|   A_buff_U                | -    | -    |        | A_buff   | ram_s2p | auto | 1       |
+---------------------------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Ignored Pragmas
+-----------+---------+-----------------------------------------------------------+----------------------------+
| Type      | Options | Location                                                  | Messages                   |
+-----------+---------+-----------------------------------------------------------+----------------------------+
| realprobe |         | mem_bottleneck_resolved.cpp:24 in mem_bottleneck_resolved | unknown HLS pragma ignored |
+-----------+---------+-----------------------------------------------------------+----------------------------+

* Valid Pragma Syntax
+-----------+-----------------------------------------------------------+-------------------------------------------------------------------+
| Type      | Options                                                   | Location                                                          |
+-----------+-----------------------------------------------------------+-------------------------------------------------------------------+
| interface | m_axi port = mem depth=128 offset = slave bundle = a_port | mem_bottleneck_resolved.cpp:22 in mem_bottleneck_resolved         |
| interface | s_axilite register port=return                            | mem_bottleneck_resolved.cpp:23 in mem_bottleneck_resolved, return |
+-----------+-----------------------------------------------------------+-------------------------------------------------------------------+


