info x 32 201 0 0 0 0 0 0 VHDLvhdl_genericverilog_generic
col x 257 0 0 0 0 0 0 0 
radix x 10 0 0 0 0 0 0 0 
entity name 0 0 0 0 0 0 0 0 decoder
term mark 63 0 0 0 0 0 0 0 
vlib save 0 0 0 0 0 0 0 0 LIBRARY  IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;

var add 2 0 0 226 10 21 0 0 CLKinSTD_LOGIC
var add 1 0 0 34 10 16 0 0 RESETinSTD_LOGIC
var add 3 2 0 36 11 15 0 0 D_INinSTD_LOGIC_VECTOR
var add 4 5 0 36 12 16 0 0 D_OUToutSTD_LOGIC_VECTOR
vdone xxx 0 0 0 0 0 0 0 0 
npos xxx 114 0 0 0 0 0 0 0 
cell fill 2 0 0 0 0 0 0 0 0
cell fill 2 32 0 0 0 0 0 0 1
cell fill 3 0 0 0 0 0 0 0 000
cell fill 3 4 0 0 0 0 0 0 001
cell fill 3 8 0 0 0 0 0 0 010
cell fill 3 12 0 0 0 0 0 0 011
cell fill 3 16 0 0 0 0 0 0 100
cell fill 3 20 0 0 0 0 0 0 101
cell fill 3 24 0 0 0 0 0 0 110
cell fill 3 28 0 0 0 0 0 0 111
time info 50 50 10 10 50 50 1 1 nsCLK
font save -14 0 400 49 0 0 0 0 Times New Roman
src mod 0 4025250767 29621581 0 0 0 0 0 decoder.vhd
utd false 0 0 0 0 0 0 0 0 
cellenab on 0 0 0 0 0 0 0 0 
grid on 0 0 0 0 0 0 0 0 
com add 1 0 10 164 6 0 -67 0 Waveform created by
HDL Bencher 4.1i
Source = decoder.vhd
Fri Feb 27 16:18:22 2004
type info 0 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO
type info 31 0 0 0 0 0 0 0 STD_LOGIC_VECTORVECTORDOWNTO
opt vhdl87 0 0 0 0 0 0 0 0 
