/*
 * ADF7012 Register Defs
 */

// Address bits
#define C1      0
#define C2      1

// ==========
// Register 0
// ==========

// 11-Bit Frequency Error Correction
#define R0_F1       2
#define R0_F2       3
#define R0_F3       4
#define R0_F4       5
#define R0_F5       6
#define R0_F6       7
#define R0_F7       8
#define R0_F8       9
#define R0_F9       10
#define R0_F10      11
#define R0_F11      12

// 4-Bit R Dividerr
#define R0_R1       13
#define R0_R2       14
#define R0_R3       15
#define R0_R4       16

// Crystal Doubler
#define R0_X1       17

// XOEB
#define R0_D1       18

// Clock Out Divider
#define R0_CL1      19
#define R0_CL2      20
#define R0_CL3      21
#define R0_CL4      22

// VCO Adjust
#define R0_VA1      23
#define R0_VA2      24

// Output Divider
#define R0_OD1      25
#define R0_OD2      26

// ==========
// Register 1
// ==========

// 12-Bit Fractional-N
#define R1_M1       2
#define R1_M2       3
#define R1_M3       4
#define R1_M4       5
#define R1_M5       6
#define R1_M6       7
#define R1_M7       8
#define R1_M8       9
#define R1_M9       10
#define R1_M10      11
#define R1_M11      12
#define R1_M12      13

// 8-Bit Integer-N
#define R1_N1       14
#define R1_N2       15
#define R1_N3       16
#define R1_N4       17
#define R1_N5       18
#define R1_N6       19
#define R1_N7       20
#define R1_N8       21

// Prescaler
#define R1_P1       22

// ==========
// Register 2
// ==========

// Mod Control
#define R2_S1       2
#define R2_S2       3

// GOOK
#define R2_G1       4

// Power Amplifier
#define R2_P1       5
#define R2_P2       6
#define R2_P3       7
#define R2_P4       8
#define R2_P5       9
#define R2_P6       10

// Modulation Deviation
#define R2_D1       11
#define R2_D2       12
#define R2_D3       13
#define R2_D4       14
#define R2_D5       15
#define R2_D6       16
#define R2_D7       17
#define R2_D8       18
#define R2_D9       19

// GFSK Modulation Control
#define R2_MC1      20
#define R2_MC2      21
#define R2_MC3      22

// Index Counter
#define R2_IC1      23
#define R2_IC2      24

// ==========
// Register 3
// ==========

// PLL Enable
#define R3_PD1      2

// PA Enable
#define R3_PD2      3

// CLKOUT Enable
#define R3_PD3      4

// Data Invert
#define R3_I3       5

// Charge Pump
#define R3_CP1      6
#define R3_CP2      7

// Bleed Current
#define R3_CP3      8
#define R3_CP4      9

// VCO Disable
#define R3_VD       10

// MUXOUT
#define R3_M1       11
#define R3_M2       12
#define R3_M3       13
#define R3_M4       14

// LD Precision
#define R3_LD1      15

// VCO Bias
#define R3_VB1      16
#define R3_VB2      17
#define R3_VB3      18
#define R3_VB4      19

// PA Bias
#define R3_PA1      20
#define R3_PA2      21
#define R3_PA3      22

// PLL Test Modes
#define R3_PT1      23
#define R3_PT2      24
#define R3_PT3      25
#define R3_PT4      26
#define R3_PT5      27

// SD Test Modes
#define R3_ST1      28
#define R3_ST2      29
#define R3_ST3      30
#define R3_ST4      31

