Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri May 12 19:10:36 2023
| Host         : i80node2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file kc705_top_timing_summary_routed.rpt -pb kc705_top_timing_summary_routed.pb -rpx kc705_top_timing_summary_routed.rpx -warn_on_violation
| Design       : kc705_top
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks             2           
TIMING-7   Critical Warning  No common node between related clocks                      2           
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  8192        
TIMING-18  Warning           Missing input or output delay                              5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (20)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.585        0.000                      0               541744        0.064        0.000                      0               541744        1.100        0.000                       0                 99621  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
i_sclk_p               {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0   {0.000 2.500}        5.000           200.000         
  o_clk_sys_clk_wiz_0  {0.000 12.500}       25.000          40.000          
i_swjtag_clktck        {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_sclk_p                     0.901        0.000                      0                   41        0.171        0.000                      0                   41        1.100        0.000                       0                    30  
  clkfbout_clk_wiz_0                                                                                                                                                     3.592        0.000                       0                     3  
  o_clk_sys_clk_wiz_0        3.767        0.000                      0               499858        0.064        0.000                      0               499858       11.732        0.000                       0                 99526  
i_swjtag_clktck            496.552        0.000                      0                  113        0.156        0.000                      0                  113      499.600        0.000                       0                    62  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
o_clk_sys_clk_wiz_0  i_sclk_p                   1.859        0.000                      0                   28        0.123        0.000                      0                   28  
i_sclk_p             o_clk_sys_clk_wiz_0        0.585        0.000                      0                50849        0.181        0.000                      0                50849  
i_swjtag_clktck      o_clk_sys_clk_wiz_0       19.914        0.000                      0                   41        0.670        0.000                      0                   41  
o_clk_sys_clk_wiz_0  i_swjtag_clktck           21.499        0.000                      0                   32        0.104        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock           
----------           ----------           --------           
(none)               clkfbout_clk_wiz_0                        
(none)               i_swjtag_clktck                           
(none)               o_clk_sys_clk_wiz_0                       
(none)                                    i_sclk_p             
(none)                                    i_swjtag_clktck      
(none)                                    o_clk_sys_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_sclk_p
  To Clock:  i_sclk_p

Setup :            0  Failing Endpoints,  Worst Slack        0.901ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.901ns  (required time - arrival time)
  Source:                 prci0/no_rst_gen.r_reg[sys_nrst]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            prci0/pslv0/no_rst_gen.r_reg[req_addr][4]/R
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             i_sclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (i_sclk_p rise@5.000ns - i_sclk_p rise@0.000ns)
  Data Path Delay:        3.557ns  (logic 0.359ns (10.094%)  route 3.198ns (89.906%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.773ns = ( 8.773 - 5.000 ) 
    Source Clock Delay      (SCD):    4.215ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sclk_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  iclk0/x1/O
                         net (fo=1, routed)           1.866     2.746    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.839 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.376     4.215    prci0/ib_clk_tcxo_BUFG
    SLICE_X115Y254       FDRE                                         r  prci0/no_rst_gen.r_reg[sys_nrst]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y254       FDRE (Prop_fdre_C_Q)         0.223     4.438 f  prci0/no_rst_gen.r_reg[sys_nrst]_rep__1/Q
                         net (fo=121, routed)         1.339     5.777    prci0/no_rst_gen.r_reg[sys_nrst]_rep__1_0
    SLICE_X109Y196       LUT1 (Prop_lut1_I0_O)        0.043     5.820 r  prci0/no_rst_gen.r[mantSum][105]_i_1/O
                         net (fo=1, routed)           0.423     6.243    prci0/p_0_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.336 r  prci0/p_0_in_BUFG_inst/O
                         net (fo=40582, routed)       1.436     7.771    prci0/pslv0/SR[0]
    SLICE_X151Y197       FDRE                                         r  prci0/pslv0/no_rst_gen.r_reg[req_addr][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock i_sclk_p rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     5.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.783     5.783 r  iclk0/x1/O
                         net (fo=1, routed)           1.734     7.517    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.600 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.173     8.773    prci0/pslv0/ib_clk_tcxo_BUFG
    SLICE_X151Y197       FDRE                                         r  prci0/pslv0/no_rst_gen.r_reg[req_addr][4]/C
                         clock pessimism              0.239     9.012    
                         clock uncertainty           -0.035     8.976    
    SLICE_X151Y197       FDRE (Setup_fdre_C_R)       -0.304     8.672    prci0/pslv0/no_rst_gen.r_reg[req_addr][4]
  -------------------------------------------------------------------
                         required time                          8.672    
                         arrival time                          -7.771    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.901ns  (required time - arrival time)
  Source:                 prci0/no_rst_gen.r_reg[sys_nrst]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            prci0/pslv0/no_rst_gen.r_reg[resp_rdata][0]/R
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             i_sclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (i_sclk_p rise@5.000ns - i_sclk_p rise@0.000ns)
  Data Path Delay:        3.557ns  (logic 0.359ns (10.094%)  route 3.198ns (89.906%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.773ns = ( 8.773 - 5.000 ) 
    Source Clock Delay      (SCD):    4.215ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sclk_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  iclk0/x1/O
                         net (fo=1, routed)           1.866     2.746    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.839 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.376     4.215    prci0/ib_clk_tcxo_BUFG
    SLICE_X115Y254       FDRE                                         r  prci0/no_rst_gen.r_reg[sys_nrst]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y254       FDRE (Prop_fdre_C_Q)         0.223     4.438 f  prci0/no_rst_gen.r_reg[sys_nrst]_rep__1/Q
                         net (fo=121, routed)         1.339     5.777    prci0/no_rst_gen.r_reg[sys_nrst]_rep__1_0
    SLICE_X109Y196       LUT1 (Prop_lut1_I0_O)        0.043     5.820 r  prci0/no_rst_gen.r[mantSum][105]_i_1/O
                         net (fo=1, routed)           0.423     6.243    prci0/p_0_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.336 r  prci0/p_0_in_BUFG_inst/O
                         net (fo=40582, routed)       1.436     7.771    prci0/pslv0/SR[0]
    SLICE_X151Y195       FDRE                                         r  prci0/pslv0/no_rst_gen.r_reg[resp_rdata][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock i_sclk_p rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     5.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.783     5.783 r  iclk0/x1/O
                         net (fo=1, routed)           1.734     7.517    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.600 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.173     8.773    prci0/pslv0/ib_clk_tcxo_BUFG
    SLICE_X151Y195       FDRE                                         r  prci0/pslv0/no_rst_gen.r_reg[resp_rdata][0]/C
                         clock pessimism              0.239     9.012    
                         clock uncertainty           -0.035     8.976    
    SLICE_X151Y195       FDRE (Setup_fdre_C_R)       -0.304     8.672    prci0/pslv0/no_rst_gen.r_reg[resp_rdata][0]
  -------------------------------------------------------------------
                         required time                          8.672    
                         arrival time                          -7.771    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.901ns  (required time - arrival time)
  Source:                 prci0/no_rst_gen.r_reg[sys_nrst]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            prci0/pslv0/no_rst_gen.r_reg[resp_rdata][1]/R
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             i_sclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (i_sclk_p rise@5.000ns - i_sclk_p rise@0.000ns)
  Data Path Delay:        3.557ns  (logic 0.359ns (10.094%)  route 3.198ns (89.906%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.773ns = ( 8.773 - 5.000 ) 
    Source Clock Delay      (SCD):    4.215ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sclk_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  iclk0/x1/O
                         net (fo=1, routed)           1.866     2.746    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.839 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.376     4.215    prci0/ib_clk_tcxo_BUFG
    SLICE_X115Y254       FDRE                                         r  prci0/no_rst_gen.r_reg[sys_nrst]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y254       FDRE (Prop_fdre_C_Q)         0.223     4.438 f  prci0/no_rst_gen.r_reg[sys_nrst]_rep__1/Q
                         net (fo=121, routed)         1.339     5.777    prci0/no_rst_gen.r_reg[sys_nrst]_rep__1_0
    SLICE_X109Y196       LUT1 (Prop_lut1_I0_O)        0.043     5.820 r  prci0/no_rst_gen.r[mantSum][105]_i_1/O
                         net (fo=1, routed)           0.423     6.243    prci0/p_0_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.336 r  prci0/p_0_in_BUFG_inst/O
                         net (fo=40582, routed)       1.436     7.771    prci0/pslv0/SR[0]
    SLICE_X151Y198       FDRE                                         r  prci0/pslv0/no_rst_gen.r_reg[resp_rdata][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock i_sclk_p rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     5.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.783     5.783 r  iclk0/x1/O
                         net (fo=1, routed)           1.734     7.517    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.600 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.173     8.773    prci0/pslv0/ib_clk_tcxo_BUFG
    SLICE_X151Y198       FDRE                                         r  prci0/pslv0/no_rst_gen.r_reg[resp_rdata][1]/C
                         clock pessimism              0.239     9.012    
                         clock uncertainty           -0.035     8.976    
    SLICE_X151Y198       FDRE (Setup_fdre_C_R)       -0.304     8.672    prci0/pslv0/no_rst_gen.r_reg[resp_rdata][1]
  -------------------------------------------------------------------
                         required time                          8.672    
                         arrival time                          -7.771    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.924ns  (required time - arrival time)
  Source:                 prci0/no_rst_gen.r_reg[sys_nrst]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            prci0/pslv0/no_rst_gen.r_reg[req_addr][10]/R
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             i_sclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (i_sclk_p rise@5.000ns - i_sclk_p rise@0.000ns)
  Data Path Delay:        3.557ns  (logic 0.359ns (10.094%)  route 3.198ns (89.906%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.773ns = ( 8.773 - 5.000 ) 
    Source Clock Delay      (SCD):    4.215ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sclk_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  iclk0/x1/O
                         net (fo=1, routed)           1.866     2.746    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.839 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.376     4.215    prci0/ib_clk_tcxo_BUFG
    SLICE_X115Y254       FDRE                                         r  prci0/no_rst_gen.r_reg[sys_nrst]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y254       FDRE (Prop_fdre_C_Q)         0.223     4.438 f  prci0/no_rst_gen.r_reg[sys_nrst]_rep__1/Q
                         net (fo=121, routed)         1.339     5.777    prci0/no_rst_gen.r_reg[sys_nrst]_rep__1_0
    SLICE_X109Y196       LUT1 (Prop_lut1_I0_O)        0.043     5.820 r  prci0/no_rst_gen.r[mantSum][105]_i_1/O
                         net (fo=1, routed)           0.423     6.243    prci0/p_0_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.336 r  prci0/p_0_in_BUFG_inst/O
                         net (fo=40582, routed)       1.436     7.771    prci0/pslv0/SR[0]
    SLICE_X152Y196       FDRE                                         r  prci0/pslv0/no_rst_gen.r_reg[req_addr][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock i_sclk_p rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     5.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.783     5.783 r  iclk0/x1/O
                         net (fo=1, routed)           1.734     7.517    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.600 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.173     8.773    prci0/pslv0/ib_clk_tcxo_BUFG
    SLICE_X152Y196       FDRE                                         r  prci0/pslv0/no_rst_gen.r_reg[req_addr][10]/C
                         clock pessimism              0.239     9.012    
                         clock uncertainty           -0.035     8.976    
    SLICE_X152Y196       FDRE (Setup_fdre_C_R)       -0.281     8.695    prci0/pslv0/no_rst_gen.r_reg[req_addr][10]
  -------------------------------------------------------------------
                         required time                          8.695    
                         arrival time                          -7.771    
  -------------------------------------------------------------------
                         slack                                  0.924    

Slack (MET) :             0.924ns  (required time - arrival time)
  Source:                 prci0/no_rst_gen.r_reg[sys_nrst]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            prci0/pslv0/no_rst_gen.r_reg[req_addr][11]/R
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             i_sclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (i_sclk_p rise@5.000ns - i_sclk_p rise@0.000ns)
  Data Path Delay:        3.558ns  (logic 0.359ns (10.091%)  route 3.199ns (89.909%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.774ns = ( 8.774 - 5.000 ) 
    Source Clock Delay      (SCD):    4.215ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sclk_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  iclk0/x1/O
                         net (fo=1, routed)           1.866     2.746    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.839 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.376     4.215    prci0/ib_clk_tcxo_BUFG
    SLICE_X115Y254       FDRE                                         r  prci0/no_rst_gen.r_reg[sys_nrst]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y254       FDRE (Prop_fdre_C_Q)         0.223     4.438 f  prci0/no_rst_gen.r_reg[sys_nrst]_rep__1/Q
                         net (fo=121, routed)         1.339     5.777    prci0/no_rst_gen.r_reg[sys_nrst]_rep__1_0
    SLICE_X109Y196       LUT1 (Prop_lut1_I0_O)        0.043     5.820 r  prci0/no_rst_gen.r[mantSum][105]_i_1/O
                         net (fo=1, routed)           0.423     6.243    prci0/p_0_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.336 r  prci0/p_0_in_BUFG_inst/O
                         net (fo=40582, routed)       1.437     7.772    prci0/pslv0/SR[0]
    SLICE_X154Y197       FDRE                                         r  prci0/pslv0/no_rst_gen.r_reg[req_addr][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock i_sclk_p rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     5.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.783     5.783 r  iclk0/x1/O
                         net (fo=1, routed)           1.734     7.517    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.600 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.174     8.774    prci0/pslv0/ib_clk_tcxo_BUFG
    SLICE_X154Y197       FDRE                                         r  prci0/pslv0/no_rst_gen.r_reg[req_addr][11]/C
                         clock pessimism              0.239     9.013    
                         clock uncertainty           -0.035     8.977    
    SLICE_X154Y197       FDRE (Setup_fdre_C_R)       -0.281     8.696    prci0/pslv0/no_rst_gen.r_reg[req_addr][11]
  -------------------------------------------------------------------
                         required time                          8.696    
                         arrival time                          -7.772    
  -------------------------------------------------------------------
                         slack                                  0.924    

Slack (MET) :             0.924ns  (required time - arrival time)
  Source:                 prci0/no_rst_gen.r_reg[sys_nrst]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            prci0/pslv0/no_rst_gen.r_reg[req_addr][2]/R
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             i_sclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (i_sclk_p rise@5.000ns - i_sclk_p rise@0.000ns)
  Data Path Delay:        3.557ns  (logic 0.359ns (10.094%)  route 3.198ns (89.906%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.773ns = ( 8.773 - 5.000 ) 
    Source Clock Delay      (SCD):    4.215ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sclk_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  iclk0/x1/O
                         net (fo=1, routed)           1.866     2.746    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.839 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.376     4.215    prci0/ib_clk_tcxo_BUFG
    SLICE_X115Y254       FDRE                                         r  prci0/no_rst_gen.r_reg[sys_nrst]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y254       FDRE (Prop_fdre_C_Q)         0.223     4.438 f  prci0/no_rst_gen.r_reg[sys_nrst]_rep__1/Q
                         net (fo=121, routed)         1.339     5.777    prci0/no_rst_gen.r_reg[sys_nrst]_rep__1_0
    SLICE_X109Y196       LUT1 (Prop_lut1_I0_O)        0.043     5.820 r  prci0/no_rst_gen.r[mantSum][105]_i_1/O
                         net (fo=1, routed)           0.423     6.243    prci0/p_0_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.336 r  prci0/p_0_in_BUFG_inst/O
                         net (fo=40582, routed)       1.436     7.771    prci0/pslv0/SR[0]
    SLICE_X152Y196       FDRE                                         r  prci0/pslv0/no_rst_gen.r_reg[req_addr][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock i_sclk_p rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     5.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.783     5.783 r  iclk0/x1/O
                         net (fo=1, routed)           1.734     7.517    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.600 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.173     8.773    prci0/pslv0/ib_clk_tcxo_BUFG
    SLICE_X152Y196       FDRE                                         r  prci0/pslv0/no_rst_gen.r_reg[req_addr][2]/C
                         clock pessimism              0.239     9.012    
                         clock uncertainty           -0.035     8.976    
    SLICE_X152Y196       FDRE (Setup_fdre_C_R)       -0.281     8.695    prci0/pslv0/no_rst_gen.r_reg[req_addr][2]
  -------------------------------------------------------------------
                         required time                          8.695    
                         arrival time                          -7.771    
  -------------------------------------------------------------------
                         slack                                  0.924    

Slack (MET) :             0.924ns  (required time - arrival time)
  Source:                 prci0/no_rst_gen.r_reg[sys_nrst]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            prci0/pslv0/no_rst_gen.r_reg[req_addr][3]/R
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             i_sclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (i_sclk_p rise@5.000ns - i_sclk_p rise@0.000ns)
  Data Path Delay:        3.557ns  (logic 0.359ns (10.094%)  route 3.198ns (89.906%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.773ns = ( 8.773 - 5.000 ) 
    Source Clock Delay      (SCD):    4.215ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sclk_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  iclk0/x1/O
                         net (fo=1, routed)           1.866     2.746    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.839 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.376     4.215    prci0/ib_clk_tcxo_BUFG
    SLICE_X115Y254       FDRE                                         r  prci0/no_rst_gen.r_reg[sys_nrst]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y254       FDRE (Prop_fdre_C_Q)         0.223     4.438 f  prci0/no_rst_gen.r_reg[sys_nrst]_rep__1/Q
                         net (fo=121, routed)         1.339     5.777    prci0/no_rst_gen.r_reg[sys_nrst]_rep__1_0
    SLICE_X109Y196       LUT1 (Prop_lut1_I0_O)        0.043     5.820 r  prci0/no_rst_gen.r[mantSum][105]_i_1/O
                         net (fo=1, routed)           0.423     6.243    prci0/p_0_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.336 r  prci0/p_0_in_BUFG_inst/O
                         net (fo=40582, routed)       1.436     7.771    prci0/pslv0/SR[0]
    SLICE_X152Y196       FDRE                                         r  prci0/pslv0/no_rst_gen.r_reg[req_addr][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock i_sclk_p rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     5.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.783     5.783 r  iclk0/x1/O
                         net (fo=1, routed)           1.734     7.517    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.600 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.173     8.773    prci0/pslv0/ib_clk_tcxo_BUFG
    SLICE_X152Y196       FDRE                                         r  prci0/pslv0/no_rst_gen.r_reg[req_addr][3]/C
                         clock pessimism              0.239     9.012    
                         clock uncertainty           -0.035     8.976    
    SLICE_X152Y196       FDRE (Setup_fdre_C_R)       -0.281     8.695    prci0/pslv0/no_rst_gen.r_reg[req_addr][3]
  -------------------------------------------------------------------
                         required time                          8.695    
                         arrival time                          -7.771    
  -------------------------------------------------------------------
                         slack                                  0.924    

Slack (MET) :             0.924ns  (required time - arrival time)
  Source:                 prci0/no_rst_gen.r_reg[sys_nrst]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            prci0/pslv0/no_rst_gen.r_reg[req_addr][5]/R
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             i_sclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (i_sclk_p rise@5.000ns - i_sclk_p rise@0.000ns)
  Data Path Delay:        3.559ns  (logic 0.359ns (10.088%)  route 3.200ns (89.912%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.775ns = ( 8.775 - 5.000 ) 
    Source Clock Delay      (SCD):    4.215ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sclk_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  iclk0/x1/O
                         net (fo=1, routed)           1.866     2.746    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.839 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.376     4.215    prci0/ib_clk_tcxo_BUFG
    SLICE_X115Y254       FDRE                                         r  prci0/no_rst_gen.r_reg[sys_nrst]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y254       FDRE (Prop_fdre_C_Q)         0.223     4.438 f  prci0/no_rst_gen.r_reg[sys_nrst]_rep__1/Q
                         net (fo=121, routed)         1.339     5.777    prci0/no_rst_gen.r_reg[sys_nrst]_rep__1_0
    SLICE_X109Y196       LUT1 (Prop_lut1_I0_O)        0.043     5.820 r  prci0/no_rst_gen.r[mantSum][105]_i_1/O
                         net (fo=1, routed)           0.423     6.243    prci0/p_0_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.336 r  prci0/p_0_in_BUFG_inst/O
                         net (fo=40582, routed)       1.438     7.773    prci0/pslv0/SR[0]
    SLICE_X156Y195       FDRE                                         r  prci0/pslv0/no_rst_gen.r_reg[req_addr][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock i_sclk_p rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     5.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.783     5.783 r  iclk0/x1/O
                         net (fo=1, routed)           1.734     7.517    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.600 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.175     8.775    prci0/pslv0/ib_clk_tcxo_BUFG
    SLICE_X156Y195       FDRE                                         r  prci0/pslv0/no_rst_gen.r_reg[req_addr][5]/C
                         clock pessimism              0.239     9.014    
                         clock uncertainty           -0.035     8.978    
    SLICE_X156Y195       FDRE (Setup_fdre_C_R)       -0.281     8.697    prci0/pslv0/no_rst_gen.r_reg[req_addr][5]
  -------------------------------------------------------------------
                         required time                          8.697    
                         arrival time                          -7.773    
  -------------------------------------------------------------------
                         slack                                  0.924    

Slack (MET) :             0.924ns  (required time - arrival time)
  Source:                 prci0/no_rst_gen.r_reg[sys_nrst]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            prci0/pslv0/no_rst_gen.r_reg[req_addr][6]/R
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             i_sclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (i_sclk_p rise@5.000ns - i_sclk_p rise@0.000ns)
  Data Path Delay:        3.558ns  (logic 0.359ns (10.091%)  route 3.199ns (89.909%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.774ns = ( 8.774 - 5.000 ) 
    Source Clock Delay      (SCD):    4.215ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sclk_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  iclk0/x1/O
                         net (fo=1, routed)           1.866     2.746    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.839 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.376     4.215    prci0/ib_clk_tcxo_BUFG
    SLICE_X115Y254       FDRE                                         r  prci0/no_rst_gen.r_reg[sys_nrst]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y254       FDRE (Prop_fdre_C_Q)         0.223     4.438 f  prci0/no_rst_gen.r_reg[sys_nrst]_rep__1/Q
                         net (fo=121, routed)         1.339     5.777    prci0/no_rst_gen.r_reg[sys_nrst]_rep__1_0
    SLICE_X109Y196       LUT1 (Prop_lut1_I0_O)        0.043     5.820 r  prci0/no_rst_gen.r[mantSum][105]_i_1/O
                         net (fo=1, routed)           0.423     6.243    prci0/p_0_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.336 r  prci0/p_0_in_BUFG_inst/O
                         net (fo=40582, routed)       1.437     7.772    prci0/pslv0/SR[0]
    SLICE_X154Y197       FDRE                                         r  prci0/pslv0/no_rst_gen.r_reg[req_addr][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock i_sclk_p rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     5.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.783     5.783 r  iclk0/x1/O
                         net (fo=1, routed)           1.734     7.517    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.600 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.174     8.774    prci0/pslv0/ib_clk_tcxo_BUFG
    SLICE_X154Y197       FDRE                                         r  prci0/pslv0/no_rst_gen.r_reg[req_addr][6]/C
                         clock pessimism              0.239     9.013    
                         clock uncertainty           -0.035     8.977    
    SLICE_X154Y197       FDRE (Setup_fdre_C_R)       -0.281     8.696    prci0/pslv0/no_rst_gen.r_reg[req_addr][6]
  -------------------------------------------------------------------
                         required time                          8.696    
                         arrival time                          -7.772    
  -------------------------------------------------------------------
                         slack                                  0.924    

Slack (MET) :             0.924ns  (required time - arrival time)
  Source:                 prci0/no_rst_gen.r_reg[sys_nrst]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            prci0/pslv0/no_rst_gen.r_reg[req_addr][7]/R
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             i_sclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (i_sclk_p rise@5.000ns - i_sclk_p rise@0.000ns)
  Data Path Delay:        3.559ns  (logic 0.359ns (10.088%)  route 3.200ns (89.912%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.775ns = ( 8.775 - 5.000 ) 
    Source Clock Delay      (SCD):    4.215ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sclk_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  iclk0/x1/O
                         net (fo=1, routed)           1.866     2.746    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.839 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.376     4.215    prci0/ib_clk_tcxo_BUFG
    SLICE_X115Y254       FDRE                                         r  prci0/no_rst_gen.r_reg[sys_nrst]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y254       FDRE (Prop_fdre_C_Q)         0.223     4.438 f  prci0/no_rst_gen.r_reg[sys_nrst]_rep__1/Q
                         net (fo=121, routed)         1.339     5.777    prci0/no_rst_gen.r_reg[sys_nrst]_rep__1_0
    SLICE_X109Y196       LUT1 (Prop_lut1_I0_O)        0.043     5.820 r  prci0/no_rst_gen.r[mantSum][105]_i_1/O
                         net (fo=1, routed)           0.423     6.243    prci0/p_0_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.336 r  prci0/p_0_in_BUFG_inst/O
                         net (fo=40582, routed)       1.438     7.773    prci0/pslv0/SR[0]
    SLICE_X156Y195       FDRE                                         r  prci0/pslv0/no_rst_gen.r_reg[req_addr][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock i_sclk_p rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     5.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.783     5.783 r  iclk0/x1/O
                         net (fo=1, routed)           1.734     7.517    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.600 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.175     8.775    prci0/pslv0/ib_clk_tcxo_BUFG
    SLICE_X156Y195       FDRE                                         r  prci0/pslv0/no_rst_gen.r_reg[req_addr][7]/C
                         clock pessimism              0.239     9.014    
                         clock uncertainty           -0.035     8.978    
    SLICE_X156Y195       FDRE (Setup_fdre_C_R)       -0.281     8.697    prci0/pslv0/no_rst_gen.r_reg[req_addr][7]
  -------------------------------------------------------------------
                         required time                          8.697    
                         arrival time                          -7.773    
  -------------------------------------------------------------------
                         slack                                  0.924    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 prci0/no_rst_gen.r_reg[resp_rdata][0]/C
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            prci0/pslv0/no_rst_gen.r_reg[resp_rdata][0]/D
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             i_sclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_sclk_p rise@0.000ns - i_sclk_p rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.312%)  route 0.117ns (47.688%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sclk_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  iclk0/x1/O
                         net (fo=1, routed)           0.912     1.327    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.353 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.594     1.947    prci0/ib_clk_tcxo_BUFG
    SLICE_X151Y196       FDRE                                         r  prci0/no_rst_gen.r_reg[resp_rdata][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y196       FDRE (Prop_fdre_C_Q)         0.100     2.047 r  prci0/no_rst_gen.r_reg[resp_rdata][0]/Q
                         net (fo=1, routed)           0.117     2.164    prci0/pslv0/Q[0]
    SLICE_X151Y195       LUT5 (Prop_lut5_I0_O)        0.028     2.192 r  prci0/pslv0/no_rst_gen.r[resp_rdata][0]_i_1/O
                         net (fo=1, routed)           0.000     2.192    prci0/pslv0/no_rst_gen.r[resp_rdata][0]_i_1_n_1
    SLICE_X151Y195       FDRE                                         r  prci0/pslv0/no_rst_gen.r_reg[resp_rdata][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_sclk_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.494     0.494 r  iclk0/x1/O
                         net (fo=1, routed)           0.981     1.475    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.505 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.795     2.300    prci0/pslv0/ib_clk_tcxo_BUFG
    SLICE_X151Y195       FDRE                                         r  prci0/pslv0/no_rst_gen.r_reg[resp_rdata][0]/C
                         clock pessimism             -0.339     1.961    
    SLICE_X151Y195       FDRE (Hold_fdre_C_D)         0.060     2.021    prci0/pslv0/no_rst_gen.r_reg[resp_rdata][0]
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 prci0/pslv0/no_rst_gen.r_reg[req_addr][2]/C
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            prci0/no_rst_gen.r_reg[resp_rdata][1]/D
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             i_sclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_sclk_p rise@0.000ns - i_sclk_p rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.146ns (54.935%)  route 0.120ns (45.065%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sclk_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  iclk0/x1/O
                         net (fo=1, routed)           0.912     1.327    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.353 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.594     1.947    prci0/pslv0/ib_clk_tcxo_BUFG
    SLICE_X152Y196       FDRE                                         r  prci0/pslv0/no_rst_gen.r_reg[req_addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y196       FDRE (Prop_fdre_C_Q)         0.118     2.065 r  prci0/pslv0/no_rst_gen.r_reg[req_addr][2]/Q
                         net (fo=2, routed)           0.120     2.185    prci0/pslv0/no_rst_gen.r_reg[req_addr][2]
    SLICE_X151Y196       LUT5 (Prop_lut5_I1_O)        0.028     2.213 r  prci0/pslv0/no_rst_gen.r[resp_rdata][1]_i_1__2/O
                         net (fo=1, routed)           0.000     2.213    prci0/p_0_in__0[1]
    SLICE_X151Y196       FDRE                                         r  prci0/no_rst_gen.r_reg[resp_rdata][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_sclk_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.494     0.494 r  iclk0/x1/O
                         net (fo=1, routed)           0.981     1.475    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.505 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.795     2.300    prci0/ib_clk_tcxo_BUFG
    SLICE_X151Y196       FDRE                                         r  prci0/no_rst_gen.r_reg[resp_rdata][1]/C
                         clock pessimism             -0.339     1.961    
    SLICE_X151Y196       FDRE (Hold_fdre_C_D)         0.060     2.021    prci0/no_rst_gen.r_reg[resp_rdata][1]
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 prci0/no_rst_gen.r_reg[delayed_lock][2]/C
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            prci0/no_rst_gen.r_reg[delayed_lock][3]/D
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             i_sclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_sclk_p rise@0.000ns - i_sclk_p rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.118ns (45.998%)  route 0.139ns (54.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sclk_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  iclk0/x1/O
                         net (fo=1, routed)           0.912     1.327    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.353 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.655     2.008    prci0/ib_clk_tcxo_BUFG
    SLICE_X162Y264       FDRE                                         r  prci0/no_rst_gen.r_reg[delayed_lock][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y264       FDRE (Prop_fdre_C_Q)         0.118     2.126 r  prci0/no_rst_gen.r_reg[delayed_lock][2]/Q
                         net (fo=1, routed)           0.139     2.265    prci0/no_rst_gen.r_reg[delayed_lock_n_1_][2]
    SLICE_X162Y264       FDRE                                         r  prci0/no_rst_gen.r_reg[delayed_lock][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_sclk_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.494     0.494 r  iclk0/x1/O
                         net (fo=1, routed)           0.981     1.475    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.505 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.880     2.385    prci0/ib_clk_tcxo_BUFG
    SLICE_X162Y264       FDRE                                         r  prci0/no_rst_gen.r_reg[delayed_lock][3]/C
                         clock pessimism             -0.377     2.008    
    SLICE_X162Y264       FDRE (Hold_fdre_C_D)         0.062     2.070    prci0/no_rst_gen.r_reg[delayed_lock][3]
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 prci0/pslv0/FSM_sequential_no_rst_gen.r_reg[state][0]/C
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            prci0/pslv0/FSM_sequential_no_rst_gen.r_reg[state][1]/D
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             i_sclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_sclk_p rise@0.000ns - i_sclk_p rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.145ns (49.837%)  route 0.146ns (50.163%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    1.949ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sclk_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  iclk0/x1/O
                         net (fo=1, routed)           0.912     1.327    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.353 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.596     1.949    prci0/pslv0/ib_clk_tcxo_BUFG
    SLICE_X154Y199       FDRE                                         r  prci0/pslv0/FSM_sequential_no_rst_gen.r_reg[state][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y199       FDRE (Prop_fdre_C_Q)         0.118     2.067 r  prci0/pslv0/FSM_sequential_no_rst_gen.r_reg[state][0]/Q
                         net (fo=7, routed)           0.146     2.213    prci0/pslv0/no_rst_gen.r_reg[state][0]
    SLICE_X154Y199       LUT3 (Prop_lut3_I1_O)        0.027     2.240 r  prci0/pslv0/FSM_sequential_no_rst_gen.r[state][1]_i_1__12/O
                         net (fo=1, routed)           0.000     2.240    prci0/pslv0/FSM_sequential_no_rst_gen.r[state][1]_i_1__12_n_1
    SLICE_X154Y199       FDRE                                         r  prci0/pslv0/FSM_sequential_no_rst_gen.r_reg[state][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_sclk_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.494     0.494 r  iclk0/x1/O
                         net (fo=1, routed)           0.981     1.475    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.505 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.797     2.302    prci0/pslv0/ib_clk_tcxo_BUFG
    SLICE_X154Y199       FDRE                                         r  prci0/pslv0/FSM_sequential_no_rst_gen.r_reg[state][1]/C
                         clock pessimism             -0.353     1.949    
    SLICE_X154Y199       FDRE (Hold_fdre_C_D)         0.096     2.045    prci0/pslv0/FSM_sequential_no_rst_gen.r_reg[state][1]
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 prci0/pslv0/no_rst_gen.r_reg[resp_rdata][1]/C
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            prci0/pslv0/no_rst_gen.r_reg[resp_rdata][1]/D
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             i_sclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_sclk_p rise@0.000ns - i_sclk_p rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.477%)  route 0.136ns (51.523%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.301ns
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sclk_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  iclk0/x1/O
                         net (fo=1, routed)           0.912     1.327    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.353 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.595     1.948    prci0/pslv0/ib_clk_tcxo_BUFG
    SLICE_X151Y198       FDRE                                         r  prci0/pslv0/no_rst_gen.r_reg[resp_rdata][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y198       FDRE (Prop_fdre_C_Q)         0.100     2.048 r  prci0/pslv0/no_rst_gen.r_reg[resp_rdata][1]/Q
                         net (fo=2, routed)           0.136     2.184    prci0/pslv0/prci_apbo[prdata][1]
    SLICE_X151Y198       LUT5 (Prop_lut5_I4_O)        0.028     2.212 r  prci0/pslv0/no_rst_gen.r[resp_rdata][1]_i_1/O
                         net (fo=1, routed)           0.000     2.212    prci0/pslv0/no_rst_gen.r[resp_rdata][1]_i_1_n_1
    SLICE_X151Y198       FDRE                                         r  prci0/pslv0/no_rst_gen.r_reg[resp_rdata][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_sclk_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.494     0.494 r  iclk0/x1/O
                         net (fo=1, routed)           0.981     1.475    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.505 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.796     2.301    prci0/pslv0/ib_clk_tcxo_BUFG
    SLICE_X151Y198       FDRE                                         r  prci0/pslv0/no_rst_gen.r_reg[resp_rdata][1]/C
                         clock pessimism             -0.353     1.948    
    SLICE_X151Y198       FDRE (Hold_fdre_C_D)         0.060     2.008    prci0/pslv0/no_rst_gen.r_reg[resp_rdata][1]
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 prci0/pslv0/FSM_sequential_no_rst_gen.r_reg[state][0]/C
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            prci0/pslv0/FSM_sequential_no_rst_gen.r_reg[state][0]/D
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             i_sclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_sclk_p rise@0.000ns - i_sclk_p rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.146ns (50.009%)  route 0.146ns (49.991%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    1.949ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sclk_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  iclk0/x1/O
                         net (fo=1, routed)           0.912     1.327    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.353 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.596     1.949    prci0/pslv0/ib_clk_tcxo_BUFG
    SLICE_X154Y199       FDRE                                         r  prci0/pslv0/FSM_sequential_no_rst_gen.r_reg[state][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y199       FDRE (Prop_fdre_C_Q)         0.118     2.067 r  prci0/pslv0/FSM_sequential_no_rst_gen.r_reg[state][0]/Q
                         net (fo=7, routed)           0.146     2.213    prci0/pslv0/no_rst_gen.r_reg[state][0]
    SLICE_X154Y199       LUT5 (Prop_lut5_I3_O)        0.028     2.241 r  prci0/pslv0/FSM_sequential_no_rst_gen.r[state][0]_i_1__12/O
                         net (fo=1, routed)           0.000     2.241    prci0/pslv0/FSM_sequential_no_rst_gen.r[state][0]_i_1__12_n_1
    SLICE_X154Y199       FDRE                                         r  prci0/pslv0/FSM_sequential_no_rst_gen.r_reg[state][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_sclk_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.494     0.494 r  iclk0/x1/O
                         net (fo=1, routed)           0.981     1.475    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.505 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.797     2.302    prci0/pslv0/ib_clk_tcxo_BUFG
    SLICE_X154Y199       FDRE                                         r  prci0/pslv0/FSM_sequential_no_rst_gen.r_reg[state][0]/C
                         clock pessimism             -0.353     1.949    
    SLICE_X154Y199       FDRE (Hold_fdre_C_D)         0.087     2.036    prci0/pslv0/FSM_sequential_no_rst_gen.r_reg[state][0]
  -------------------------------------------------------------------
                         required time                         -2.036    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 prci0/pslv0/no_rst_gen.r_reg[resp_valid]/C
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            prci0/pslv0/no_rst_gen.r_reg[resp_valid]/D
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             i_sclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_sclk_p rise@0.000ns - i_sclk_p rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.146ns (49.978%)  route 0.146ns (50.022%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sclk_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  iclk0/x1/O
                         net (fo=1, routed)           0.912     1.327    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.353 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.597     1.950    prci0/pslv0/ib_clk_tcxo_BUFG
    SLICE_X160Y197       FDRE                                         r  prci0/pslv0/no_rst_gen.r_reg[resp_valid]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y197       FDRE (Prop_fdre_C_Q)         0.118     2.068 r  prci0/pslv0/no_rst_gen.r_reg[resp_valid]/Q
                         net (fo=2, routed)           0.146     2.214    prci0/pslv0/prci_apbo[pready]
    SLICE_X160Y197       LUT6 (Prop_lut6_I0_O)        0.028     2.242 r  prci0/pslv0/no_rst_gen.r[resp_valid]_i_1__8/O
                         net (fo=1, routed)           0.000     2.242    prci0/pslv0/no_rst_gen.r[resp_valid]_i_1__8_n_1
    SLICE_X160Y197       FDRE                                         r  prci0/pslv0/no_rst_gen.r_reg[resp_valid]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_sclk_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.494     0.494 r  iclk0/x1/O
                         net (fo=1, routed)           0.981     1.475    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.505 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.799     2.304    prci0/pslv0/ib_clk_tcxo_BUFG
    SLICE_X160Y197       FDRE                                         r  prci0/pslv0/no_rst_gen.r_reg[resp_valid]/C
                         clock pessimism             -0.354     1.950    
    SLICE_X160Y197       FDRE (Hold_fdre_C_D)         0.087     2.037    prci0/pslv0/no_rst_gen.r_reg[resp_valid]
  -------------------------------------------------------------------
                         required time                         -2.037    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 prci0/pslv0/no_rst_gen.r_reg[req_addr][2]/C
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            prci0/no_rst_gen.r_reg[resp_rdata][0]/D
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             i_sclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_sclk_p rise@0.000ns - i_sclk_p rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.146ns (48.222%)  route 0.157ns (51.778%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sclk_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  iclk0/x1/O
                         net (fo=1, routed)           0.912     1.327    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.353 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.594     1.947    prci0/pslv0/ib_clk_tcxo_BUFG
    SLICE_X152Y196       FDRE                                         r  prci0/pslv0/no_rst_gen.r_reg[req_addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y196       FDRE (Prop_fdre_C_Q)         0.118     2.065 r  prci0/pslv0/no_rst_gen.r_reg[req_addr][2]/Q
                         net (fo=2, routed)           0.157     2.222    prci0/pslv0/no_rst_gen.r_reg[req_addr][2]
    SLICE_X151Y196       LUT6 (Prop_lut6_I2_O)        0.028     2.250 r  prci0/pslv0/no_rst_gen.r[resp_rdata][0]_i_1__2/O
                         net (fo=1, routed)           0.000     2.250    prci0/p_0_in__0[0]
    SLICE_X151Y196       FDRE                                         r  prci0/no_rst_gen.r_reg[resp_rdata][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_sclk_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.494     0.494 r  iclk0/x1/O
                         net (fo=1, routed)           0.981     1.475    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.505 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.795     2.300    prci0/ib_clk_tcxo_BUFG
    SLICE_X151Y196       FDRE                                         r  prci0/no_rst_gen.r_reg[resp_rdata][0]/C
                         clock pessimism             -0.339     1.961    
    SLICE_X151Y196       FDRE (Hold_fdre_C_D)         0.060     2.021    prci0/no_rst_gen.r_reg[resp_rdata][0]
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 prci0/no_rst_gen.r_reg[delayed_lock][0]/C
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            prci0/no_rst_gen.r_reg[delayed_lock][1]/D
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             i_sclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_sclk_p rise@0.000ns - i_sclk_p rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.100ns (32.951%)  route 0.203ns (67.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    2.011ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sclk_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  iclk0/x1/O
                         net (fo=1, routed)           0.912     1.327    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.353 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.658     2.011    prci0/ib_clk_tcxo_BUFG
    SLICE_X163Y257       FDRE                                         r  prci0/no_rst_gen.r_reg[delayed_lock][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y257       FDRE (Prop_fdre_C_Q)         0.100     2.111 r  prci0/no_rst_gen.r_reg[delayed_lock][0]/Q
                         net (fo=1, routed)           0.203     2.315    prci0/no_rst_gen.r_reg[delayed_lock_n_1_][0]
    SLICE_X163Y257       FDRE                                         r  prci0/no_rst_gen.r_reg[delayed_lock][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_sclk_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.494     0.494 r  iclk0/x1/O
                         net (fo=1, routed)           0.981     1.475    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.505 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.884     2.389    prci0/ib_clk_tcxo_BUFG
    SLICE_X163Y257       FDRE                                         r  prci0/no_rst_gen.r_reg[delayed_lock][1]/C
                         clock pessimism             -0.378     2.011    
    SLICE_X163Y257       FDRE (Hold_fdre_C_D)         0.038     2.049    prci0/no_rst_gen.r_reg[delayed_lock][1]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 prci0/pslv0/no_rst_gen.r_reg[req_valid]__0/C
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            prci0/no_rst_gen.r_reg[resp_valid]/D
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             i_sclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_sclk_p rise@0.000ns - i_sclk_p rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.118ns (32.379%)  route 0.246ns (67.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.301ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sclk_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  iclk0/x1/O
                         net (fo=1, routed)           0.912     1.327    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.353 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.597     1.950    prci0/pslv0/ib_clk_tcxo_BUFG
    SLICE_X160Y197       FDRE                                         r  prci0/pslv0/no_rst_gen.r_reg[req_valid]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y197       FDRE (Prop_fdre_C_Q)         0.118     2.068 r  prci0/pslv0/no_rst_gen.r_reg[req_valid]__0/Q
                         net (fo=1, routed)           0.246     2.314    prci0/no_rst_gen.r_reg[req_valid]
    SLICE_X153Y197       FDRE                                         r  prci0/no_rst_gen.r_reg[resp_valid]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_sclk_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.494     0.494 r  iclk0/x1/O
                         net (fo=1, routed)           0.981     1.475    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.505 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.796     2.301    prci0/ib_clk_tcxo_BUFG
    SLICE_X153Y197       FDRE                                         r  prci0/no_rst_gen.r_reg[resp_valid]/C
                         clock pessimism             -0.320     1.981    
    SLICE_X153Y197       FDRE (Hold_fdre_C_D)         0.040     2.021    prci0/no_rst_gen.r_reg[resp_valid]
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.314    
  -------------------------------------------------------------------
                         slack                                  0.293    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_sclk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_sclk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.408         5.000       3.591      BUFGCTRL_X0Y16   ib_clk_tcxo_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  prci0/pll0/kc705/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            0.750         5.000       4.250      SLICE_X154Y199   prci0/pslv0/FSM_sequential_no_rst_gen.r_reg[state][1]/C
Min Period        n/a     FDRE/C             n/a            0.700         5.000       4.300      SLICE_X151Y250   prci0/no_rst_gen.r_reg[dbg_nrst]/C
Min Period        n/a     FDRE/C             n/a            0.700         5.000       4.300      SLICE_X163Y257   prci0/no_rst_gen.r_reg[delayed_lock][0]/C
Min Period        n/a     FDRE/C             n/a            0.700         5.000       4.300      SLICE_X163Y257   prci0/no_rst_gen.r_reg[delayed_lock][1]/C
Min Period        n/a     FDRE/C             n/a            0.700         5.000       4.300      SLICE_X162Y264   prci0/no_rst_gen.r_reg[delayed_lock][2]/C
Min Period        n/a     FDRE/C             n/a            0.700         5.000       4.300      SLICE_X162Y264   prci0/no_rst_gen.r_reg[delayed_lock][3]/C
Min Period        n/a     FDRE/C             n/a            0.700         5.000       4.300      SLICE_X151Y196   prci0/no_rst_gen.r_reg[resp_rdata][0]/C
Min Period        n/a     FDRE/C             n/a            0.700         5.000       4.300      SLICE_X151Y196   prci0/no_rst_gen.r_reg[resp_rdata][1]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  prci0/pll0/kc705/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  prci0/pll0/kc705/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  prci0/pll0/kc705/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.400         2.500       2.100      SLICE_X154Y199   prci0/pslv0/FSM_sequential_no_rst_gen.r_reg[state][1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.400         2.500       2.100      SLICE_X154Y199   prci0/pslv0/FSM_sequential_no_rst_gen.r_reg[state][1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X151Y250   prci0/no_rst_gen.r_reg[dbg_nrst]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X151Y250   prci0/no_rst_gen.r_reg[dbg_nrst]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X163Y257   prci0/no_rst_gen.r_reg[delayed_lock][0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X163Y257   prci0/no_rst_gen.r_reg[delayed_lock][0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X163Y257   prci0/no_rst_gen.r_reg[delayed_lock][1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X163Y257   prci0/no_rst_gen.r_reg[delayed_lock][1]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  prci0/pll0/kc705/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  prci0/pll0/kc705/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X151Y250   prci0/no_rst_gen.r_reg[dbg_nrst]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X151Y250   prci0/no_rst_gen.r_reg[dbg_nrst]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X163Y257   prci0/no_rst_gen.r_reg[delayed_lock][0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X163Y257   prci0/no_rst_gen.r_reg[delayed_lock][0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X163Y257   prci0/no_rst_gen.r_reg[delayed_lock][1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X163Y257   prci0/no_rst_gen.r_reg[delayed_lock][1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X162Y264   prci0/no_rst_gen.r_reg[delayed_lock][2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X162Y264   prci0/no_rst_gen.r_reg[delayed_lock][2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { prci0/pll0/kc705/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         5.000       3.591      BUFGCTRL_X0Y3    prci0/pll0/kc705/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  prci0/pll0/kc705/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  prci0/pll0/kc705/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  prci0/pll0/kc705/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  prci0/pll0/kc705/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_sys_clk_wiz_0
  To Clock:  o_clk_sys_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.767ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.767ns  (required time - arrival time)
  Source:                 soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r_reg[radr][1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r_reg[btb][6][npc][0]/CE
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             o_clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (o_clk_sys_clk_wiz_0 rise@25.000ns - o_clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.839ns  (logic 2.334ns (11.200%)  route 18.505ns (88.800%))
  Logic Levels:           31  (CARRY4=5 LUT2=2 LUT3=2 LUT4=3 LUT5=4 LUT6=12 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns = ( 28.994 - 25.000 ) 
    Source Clock Delay      (SCD):    4.503ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  iclk0/x1/O
                         net (fo=1, routed)           1.866     2.746    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.839 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.952     4.791    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520     0.271 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477     2.748    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.841 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.662     4.503    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/o_sys_clk
    SLICE_X48Y331        FDRE                                         r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r_reg[radr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y331        FDRE (Prop_fdre_C_Q)         0.259     4.762 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r_reg[radr][1]/Q
                         net (fo=128, routed)         1.410     6.172    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r_reg[radr][1]
    SLICE_X42Y346        LUT6 (Prop_lut6_I2_O)        0.043     6.215 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r[mem][0][0]_i_60/O
                         net (fo=1, routed)           0.000     6.215    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r[mem][0][0]_i_60_n_1
    SLICE_X42Y346        MUXF7 (Prop_muxf7_I1_O)      0.103     6.318 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r_reg[mem][0][0]_i_28/O
                         net (fo=1, routed)           0.000     6.318    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r_reg[mem][0][0]_i_28_n_1
    SLICE_X42Y346        MUXF8 (Prop_muxf8_I1_O)      0.043     6.361 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r_reg[mem][0][0]_i_12/O
                         net (fo=1, routed)           1.423     7.784    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r_reg[mem][0][0]_i_12_n_1
    SLICE_X59Y329        LUT6 (Prop_lut6_I5_O)        0.125     7.909 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r[mem][0][0]_i_3/O
                         net (fo=5, routed)           1.638     9.547    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[0].wayx/tag0/wb_lruo_lru[0]
    SLICE_X83Y271        LUT5 (Prop_lut5_I0_O)        0.043     9.590 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[0].wayx/tag0/RAM_i_31/O
                         net (fo=1, routed)           0.355     9.945    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[3].wayx/tag0/r_reg[mem][63][6]
    SLICE_X83Y271        LUT6 (Prop_lut6_I0_O)        0.043     9.988 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[3].wayx/tag0/RAM_i_18__0/O
                         net (fo=14, routed)          1.272    11.260    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[3].wayx/tag0/r_data_reg[37]
    SLICE_X102Y278       LUT2 (Prop_lut2_I0_O)        0.043    11.303 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[3].wayx/tag0/no_rst_gen.r[req_addr][5]_i_10__0/O
                         net (fo=257, routed)         1.590    12.893    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[2].wayx/tag0/no_rst_gen.r[resp_data][32]_i_21
    SLICE_X138Y250       LUT4 (Prop_lut4_I2_O)        0.043    12.936 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[2].wayx/tag0/no_rst_gen.r[resp_data][28]_i_40/O
                         net (fo=1, routed)           0.244    13.181    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[3].wayx/tag0/no_rst_gen.r[resp_data][28]_i_8
    SLICE_X139Y252       LUT5 (Prop_lut5_I4_O)        0.043    13.224 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[3].wayx/tag0/no_rst_gen.r[resp_data][28]_i_24/O
                         net (fo=1, routed)           0.440    13.664    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[1].memx/waygen[3].wayx/tag0/no_rst_gen.r_reg[resp_data][31]_i_3_0[88]
    SLICE_X139Y250       LUT6 (Prop_lut6_I5_O)        0.043    13.707 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[1].memx/waygen[3].wayx/tag0/no_rst_gen.r[resp_data][28]_i_8/O
                         net (fo=1, routed)           0.000    13.707    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[1].memx/waygen[3].wayx/tag0/no_rst_gen.r[resp_data][28]_i_8_n_1
    SLICE_X139Y250       MUXF7 (Prop_muxf7_I1_O)      0.108    13.815 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[1].memx/waygen[3].wayx/tag0/no_rst_gen.r_reg[resp_data][28]_i_3/O
                         net (fo=1, routed)           0.710    14.525    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[1].memx/waygen[3].wayx/tag0/no_rst_gen.r_reg[resp_data][28]_i_3_n_1
    SLICE_X121Y253       LUT6 (Prop_lut6_I2_O)        0.124    14.649 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[1].memx/waygen[3].wayx/tag0/no_rst_gen.r[resp_data][28]_i_1/O
                         net (fo=8, routed)           1.696    16.345    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[resp_data][53]_0[28]
    SLICE_X89Y299        LUT6 (Prop_lut6_I2_O)        0.043    16.388 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[instr][28]_i_2/O
                         net (fo=3, routed)           0.548    16.936    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/immu[data][28]
    SLICE_X101Y298       LUT6 (Prop_lut6_I2_O)        0.043    16.979 f  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][63]_i_36/O
                         net (fo=2, routed)           0.581    17.560    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][63]_i_36_n_1
    SLICE_X95Y300        LUT6 (Prop_lut6_I1_O)        0.043    17.603 f  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][63]_i_12/O
                         net (fo=65, routed)          0.494    18.097    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][63]_i_12_n_1
    SLICE_X94Y307        LUT3 (Prop_lut3_I0_O)        0.047    18.144 f  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][63]_i_4/O
                         net (fo=3, routed)           0.507    18.651    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/wb_pd[1][jmp]
    SLICE_X77Y307        LUT3 (Prop_lut3_I1_O)        0.134    18.785 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][63]_i_6/O
                         net (fo=136, routed)         0.627    19.412    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][63]_i_6_n_1
    SLICE_X89Y299        LUT5 (Prop_lut5_I1_O)        0.043    19.455 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][13]_i_1/O
                         net (fo=9, routed)           0.753    20.208    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/wb_btb_we_pc[13]
    SLICE_X88Y311        LUT6 (Prop_lut6_I5_O)        0.043    20.251 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][2][pc][63]_i_25/O
                         net (fo=1, routed)           0.000    20.251    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][2][pc][63]_i_25_n_1
    SLICE_X88Y311        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    20.510 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.510    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_16_n_1
    SLICE_X88Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.563 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.563    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_11_n_1
    SLICE_X88Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.616 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.616    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_6_n_1
    SLICE_X88Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.669 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.669    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_3_n_1
    SLICE_X88Y315        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.746 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_2/CO[1]
                         net (fo=6, routed)           0.619    21.365    soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r[btb][0][pc][63]_i_44_0[0]
    SLICE_X94Y315        LUT4 (Prop_lut4_I2_O)        0.122    21.487 f  soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r[btb][0][pc][63]_i_48/O
                         net (fo=1, routed)           0.361    21.848    soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r[btb][0][pc][63]_i_48_n_1
    SLICE_X94Y316        LUT6 (Prop_lut6_I2_O)        0.043    21.891 f  soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r[btb][0][pc][63]_i_44/O
                         net (fo=1, routed)           0.457    22.348    soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r[btb][0][pc][63]_i_44_n_1
    SLICE_X98Y324        LUT5 (Prop_lut5_I0_O)        0.043    22.391 f  soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r[btb][0][pc][63]_i_15/O
                         net (fo=1, routed)           0.106    22.496    soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r[btb][0][pc][63]_i_15_n_1
    SLICE_X98Y324        LUT6 (Prop_lut6_I0_O)        0.043    22.539 f  soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r[btb][0][pc][63]_i_5/O
                         net (fo=1, routed)           0.366    22.905    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][0][npc][0]_0
    SLICE_X95Y320        LUT4 (Prop_lut4_I3_O)        0.043    22.948 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][63]_i_1/O
                         net (fo=134, routed)         0.572    23.520    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/p_29_out
    SLICE_X94Y316        LUT6 (Prop_lut6_I0_O)        0.043    23.563 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][5][pc][63]_i_1/O
                         net (fo=131, routed)         0.570    24.133    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[select][3]_1
    SLICE_X94Y324        LUT2 (Prop_lut2_I0_O)        0.043    24.176 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][6][pc][63]_i_1/O
                         net (fo=129, routed)         1.166    25.342    soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r_reg[btb][6][exec]_0[0]
    SLICE_X65Y324        FDRE                                         r  soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r_reg[btb][6][npc][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E19                                               0.000    25.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000    25.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.783    25.783 r  iclk0/x1/O
                         net (fo=1, routed)           1.734    27.517    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    27.600 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.791    29.391    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216    25.175 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344    27.519    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    27.602 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.392    28.994    soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/o_sys_clk
    SLICE_X65Y324        FDRE                                         r  soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r_reg[btb][6][npc][0]/C
                         clock pessimism              0.392    29.386    
                         clock uncertainty           -0.076    29.310    
    SLICE_X65Y324        FDRE (Setup_fdre_C_CE)      -0.201    29.109    soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r_reg[btb][6][npc][0]
  -------------------------------------------------------------------
                         required time                         29.109    
                         arrival time                         -25.342    
  -------------------------------------------------------------------
                         slack                                  3.767    

Slack (MET) :             3.767ns  (required time - arrival time)
  Source:                 soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r_reg[radr][1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r_reg[btb][6][npc][31]/CE
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             o_clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (o_clk_sys_clk_wiz_0 rise@25.000ns - o_clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.839ns  (logic 2.334ns (11.200%)  route 18.505ns (88.800%))
  Logic Levels:           31  (CARRY4=5 LUT2=2 LUT3=2 LUT4=3 LUT5=4 LUT6=12 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns = ( 28.994 - 25.000 ) 
    Source Clock Delay      (SCD):    4.503ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  iclk0/x1/O
                         net (fo=1, routed)           1.866     2.746    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.839 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.952     4.791    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520     0.271 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477     2.748    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.841 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.662     4.503    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/o_sys_clk
    SLICE_X48Y331        FDRE                                         r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r_reg[radr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y331        FDRE (Prop_fdre_C_Q)         0.259     4.762 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r_reg[radr][1]/Q
                         net (fo=128, routed)         1.410     6.172    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r_reg[radr][1]
    SLICE_X42Y346        LUT6 (Prop_lut6_I2_O)        0.043     6.215 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r[mem][0][0]_i_60/O
                         net (fo=1, routed)           0.000     6.215    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r[mem][0][0]_i_60_n_1
    SLICE_X42Y346        MUXF7 (Prop_muxf7_I1_O)      0.103     6.318 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r_reg[mem][0][0]_i_28/O
                         net (fo=1, routed)           0.000     6.318    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r_reg[mem][0][0]_i_28_n_1
    SLICE_X42Y346        MUXF8 (Prop_muxf8_I1_O)      0.043     6.361 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r_reg[mem][0][0]_i_12/O
                         net (fo=1, routed)           1.423     7.784    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r_reg[mem][0][0]_i_12_n_1
    SLICE_X59Y329        LUT6 (Prop_lut6_I5_O)        0.125     7.909 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r[mem][0][0]_i_3/O
                         net (fo=5, routed)           1.638     9.547    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[0].wayx/tag0/wb_lruo_lru[0]
    SLICE_X83Y271        LUT5 (Prop_lut5_I0_O)        0.043     9.590 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[0].wayx/tag0/RAM_i_31/O
                         net (fo=1, routed)           0.355     9.945    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[3].wayx/tag0/r_reg[mem][63][6]
    SLICE_X83Y271        LUT6 (Prop_lut6_I0_O)        0.043     9.988 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[3].wayx/tag0/RAM_i_18__0/O
                         net (fo=14, routed)          1.272    11.260    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[3].wayx/tag0/r_data_reg[37]
    SLICE_X102Y278       LUT2 (Prop_lut2_I0_O)        0.043    11.303 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[3].wayx/tag0/no_rst_gen.r[req_addr][5]_i_10__0/O
                         net (fo=257, routed)         1.590    12.893    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[2].wayx/tag0/no_rst_gen.r[resp_data][32]_i_21
    SLICE_X138Y250       LUT4 (Prop_lut4_I2_O)        0.043    12.936 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[2].wayx/tag0/no_rst_gen.r[resp_data][28]_i_40/O
                         net (fo=1, routed)           0.244    13.181    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[3].wayx/tag0/no_rst_gen.r[resp_data][28]_i_8
    SLICE_X139Y252       LUT5 (Prop_lut5_I4_O)        0.043    13.224 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[3].wayx/tag0/no_rst_gen.r[resp_data][28]_i_24/O
                         net (fo=1, routed)           0.440    13.664    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[1].memx/waygen[3].wayx/tag0/no_rst_gen.r_reg[resp_data][31]_i_3_0[88]
    SLICE_X139Y250       LUT6 (Prop_lut6_I5_O)        0.043    13.707 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[1].memx/waygen[3].wayx/tag0/no_rst_gen.r[resp_data][28]_i_8/O
                         net (fo=1, routed)           0.000    13.707    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[1].memx/waygen[3].wayx/tag0/no_rst_gen.r[resp_data][28]_i_8_n_1
    SLICE_X139Y250       MUXF7 (Prop_muxf7_I1_O)      0.108    13.815 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[1].memx/waygen[3].wayx/tag0/no_rst_gen.r_reg[resp_data][28]_i_3/O
                         net (fo=1, routed)           0.710    14.525    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[1].memx/waygen[3].wayx/tag0/no_rst_gen.r_reg[resp_data][28]_i_3_n_1
    SLICE_X121Y253       LUT6 (Prop_lut6_I2_O)        0.124    14.649 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[1].memx/waygen[3].wayx/tag0/no_rst_gen.r[resp_data][28]_i_1/O
                         net (fo=8, routed)           1.696    16.345    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[resp_data][53]_0[28]
    SLICE_X89Y299        LUT6 (Prop_lut6_I2_O)        0.043    16.388 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[instr][28]_i_2/O
                         net (fo=3, routed)           0.548    16.936    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/immu[data][28]
    SLICE_X101Y298       LUT6 (Prop_lut6_I2_O)        0.043    16.979 f  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][63]_i_36/O
                         net (fo=2, routed)           0.581    17.560    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][63]_i_36_n_1
    SLICE_X95Y300        LUT6 (Prop_lut6_I1_O)        0.043    17.603 f  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][63]_i_12/O
                         net (fo=65, routed)          0.494    18.097    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][63]_i_12_n_1
    SLICE_X94Y307        LUT3 (Prop_lut3_I0_O)        0.047    18.144 f  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][63]_i_4/O
                         net (fo=3, routed)           0.507    18.651    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/wb_pd[1][jmp]
    SLICE_X77Y307        LUT3 (Prop_lut3_I1_O)        0.134    18.785 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][63]_i_6/O
                         net (fo=136, routed)         0.627    19.412    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][63]_i_6_n_1
    SLICE_X89Y299        LUT5 (Prop_lut5_I1_O)        0.043    19.455 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][13]_i_1/O
                         net (fo=9, routed)           0.753    20.208    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/wb_btb_we_pc[13]
    SLICE_X88Y311        LUT6 (Prop_lut6_I5_O)        0.043    20.251 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][2][pc][63]_i_25/O
                         net (fo=1, routed)           0.000    20.251    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][2][pc][63]_i_25_n_1
    SLICE_X88Y311        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    20.510 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.510    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_16_n_1
    SLICE_X88Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.563 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.563    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_11_n_1
    SLICE_X88Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.616 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.616    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_6_n_1
    SLICE_X88Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.669 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.669    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_3_n_1
    SLICE_X88Y315        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.746 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_2/CO[1]
                         net (fo=6, routed)           0.619    21.365    soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r[btb][0][pc][63]_i_44_0[0]
    SLICE_X94Y315        LUT4 (Prop_lut4_I2_O)        0.122    21.487 f  soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r[btb][0][pc][63]_i_48/O
                         net (fo=1, routed)           0.361    21.848    soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r[btb][0][pc][63]_i_48_n_1
    SLICE_X94Y316        LUT6 (Prop_lut6_I2_O)        0.043    21.891 f  soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r[btb][0][pc][63]_i_44/O
                         net (fo=1, routed)           0.457    22.348    soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r[btb][0][pc][63]_i_44_n_1
    SLICE_X98Y324        LUT5 (Prop_lut5_I0_O)        0.043    22.391 f  soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r[btb][0][pc][63]_i_15/O
                         net (fo=1, routed)           0.106    22.496    soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r[btb][0][pc][63]_i_15_n_1
    SLICE_X98Y324        LUT6 (Prop_lut6_I0_O)        0.043    22.539 f  soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r[btb][0][pc][63]_i_5/O
                         net (fo=1, routed)           0.366    22.905    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][0][npc][0]_0
    SLICE_X95Y320        LUT4 (Prop_lut4_I3_O)        0.043    22.948 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][63]_i_1/O
                         net (fo=134, routed)         0.572    23.520    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/p_29_out
    SLICE_X94Y316        LUT6 (Prop_lut6_I0_O)        0.043    23.563 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][5][pc][63]_i_1/O
                         net (fo=131, routed)         0.570    24.133    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[select][3]_1
    SLICE_X94Y324        LUT2 (Prop_lut2_I0_O)        0.043    24.176 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][6][pc][63]_i_1/O
                         net (fo=129, routed)         1.166    25.342    soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r_reg[btb][6][exec]_0[0]
    SLICE_X65Y324        FDRE                                         r  soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r_reg[btb][6][npc][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E19                                               0.000    25.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000    25.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.783    25.783 r  iclk0/x1/O
                         net (fo=1, routed)           1.734    27.517    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    27.600 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.791    29.391    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216    25.175 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344    27.519    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    27.602 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.392    28.994    soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/o_sys_clk
    SLICE_X65Y324        FDRE                                         r  soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r_reg[btb][6][npc][31]/C
                         clock pessimism              0.392    29.386    
                         clock uncertainty           -0.076    29.310    
    SLICE_X65Y324        FDRE (Setup_fdre_C_CE)      -0.201    29.109    soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r_reg[btb][6][npc][31]
  -------------------------------------------------------------------
                         required time                         29.109    
                         arrival time                         -25.342    
  -------------------------------------------------------------------
                         slack                                  3.767    

Slack (MET) :             3.767ns  (required time - arrival time)
  Source:                 soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r_reg[radr][1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r_reg[btb][6][npc][34]/CE
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             o_clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (o_clk_sys_clk_wiz_0 rise@25.000ns - o_clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.839ns  (logic 2.334ns (11.200%)  route 18.505ns (88.800%))
  Logic Levels:           31  (CARRY4=5 LUT2=2 LUT3=2 LUT4=3 LUT5=4 LUT6=12 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns = ( 28.994 - 25.000 ) 
    Source Clock Delay      (SCD):    4.503ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  iclk0/x1/O
                         net (fo=1, routed)           1.866     2.746    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.839 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.952     4.791    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520     0.271 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477     2.748    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.841 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.662     4.503    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/o_sys_clk
    SLICE_X48Y331        FDRE                                         r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r_reg[radr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y331        FDRE (Prop_fdre_C_Q)         0.259     4.762 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r_reg[radr][1]/Q
                         net (fo=128, routed)         1.410     6.172    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r_reg[radr][1]
    SLICE_X42Y346        LUT6 (Prop_lut6_I2_O)        0.043     6.215 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r[mem][0][0]_i_60/O
                         net (fo=1, routed)           0.000     6.215    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r[mem][0][0]_i_60_n_1
    SLICE_X42Y346        MUXF7 (Prop_muxf7_I1_O)      0.103     6.318 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r_reg[mem][0][0]_i_28/O
                         net (fo=1, routed)           0.000     6.318    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r_reg[mem][0][0]_i_28_n_1
    SLICE_X42Y346        MUXF8 (Prop_muxf8_I1_O)      0.043     6.361 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r_reg[mem][0][0]_i_12/O
                         net (fo=1, routed)           1.423     7.784    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r_reg[mem][0][0]_i_12_n_1
    SLICE_X59Y329        LUT6 (Prop_lut6_I5_O)        0.125     7.909 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r[mem][0][0]_i_3/O
                         net (fo=5, routed)           1.638     9.547    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[0].wayx/tag0/wb_lruo_lru[0]
    SLICE_X83Y271        LUT5 (Prop_lut5_I0_O)        0.043     9.590 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[0].wayx/tag0/RAM_i_31/O
                         net (fo=1, routed)           0.355     9.945    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[3].wayx/tag0/r_reg[mem][63][6]
    SLICE_X83Y271        LUT6 (Prop_lut6_I0_O)        0.043     9.988 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[3].wayx/tag0/RAM_i_18__0/O
                         net (fo=14, routed)          1.272    11.260    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[3].wayx/tag0/r_data_reg[37]
    SLICE_X102Y278       LUT2 (Prop_lut2_I0_O)        0.043    11.303 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[3].wayx/tag0/no_rst_gen.r[req_addr][5]_i_10__0/O
                         net (fo=257, routed)         1.590    12.893    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[2].wayx/tag0/no_rst_gen.r[resp_data][32]_i_21
    SLICE_X138Y250       LUT4 (Prop_lut4_I2_O)        0.043    12.936 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[2].wayx/tag0/no_rst_gen.r[resp_data][28]_i_40/O
                         net (fo=1, routed)           0.244    13.181    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[3].wayx/tag0/no_rst_gen.r[resp_data][28]_i_8
    SLICE_X139Y252       LUT5 (Prop_lut5_I4_O)        0.043    13.224 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[3].wayx/tag0/no_rst_gen.r[resp_data][28]_i_24/O
                         net (fo=1, routed)           0.440    13.664    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[1].memx/waygen[3].wayx/tag0/no_rst_gen.r_reg[resp_data][31]_i_3_0[88]
    SLICE_X139Y250       LUT6 (Prop_lut6_I5_O)        0.043    13.707 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[1].memx/waygen[3].wayx/tag0/no_rst_gen.r[resp_data][28]_i_8/O
                         net (fo=1, routed)           0.000    13.707    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[1].memx/waygen[3].wayx/tag0/no_rst_gen.r[resp_data][28]_i_8_n_1
    SLICE_X139Y250       MUXF7 (Prop_muxf7_I1_O)      0.108    13.815 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[1].memx/waygen[3].wayx/tag0/no_rst_gen.r_reg[resp_data][28]_i_3/O
                         net (fo=1, routed)           0.710    14.525    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[1].memx/waygen[3].wayx/tag0/no_rst_gen.r_reg[resp_data][28]_i_3_n_1
    SLICE_X121Y253       LUT6 (Prop_lut6_I2_O)        0.124    14.649 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[1].memx/waygen[3].wayx/tag0/no_rst_gen.r[resp_data][28]_i_1/O
                         net (fo=8, routed)           1.696    16.345    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[resp_data][53]_0[28]
    SLICE_X89Y299        LUT6 (Prop_lut6_I2_O)        0.043    16.388 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[instr][28]_i_2/O
                         net (fo=3, routed)           0.548    16.936    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/immu[data][28]
    SLICE_X101Y298       LUT6 (Prop_lut6_I2_O)        0.043    16.979 f  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][63]_i_36/O
                         net (fo=2, routed)           0.581    17.560    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][63]_i_36_n_1
    SLICE_X95Y300        LUT6 (Prop_lut6_I1_O)        0.043    17.603 f  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][63]_i_12/O
                         net (fo=65, routed)          0.494    18.097    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][63]_i_12_n_1
    SLICE_X94Y307        LUT3 (Prop_lut3_I0_O)        0.047    18.144 f  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][63]_i_4/O
                         net (fo=3, routed)           0.507    18.651    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/wb_pd[1][jmp]
    SLICE_X77Y307        LUT3 (Prop_lut3_I1_O)        0.134    18.785 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][63]_i_6/O
                         net (fo=136, routed)         0.627    19.412    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][63]_i_6_n_1
    SLICE_X89Y299        LUT5 (Prop_lut5_I1_O)        0.043    19.455 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][13]_i_1/O
                         net (fo=9, routed)           0.753    20.208    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/wb_btb_we_pc[13]
    SLICE_X88Y311        LUT6 (Prop_lut6_I5_O)        0.043    20.251 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][2][pc][63]_i_25/O
                         net (fo=1, routed)           0.000    20.251    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][2][pc][63]_i_25_n_1
    SLICE_X88Y311        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    20.510 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.510    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_16_n_1
    SLICE_X88Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.563 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.563    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_11_n_1
    SLICE_X88Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.616 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.616    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_6_n_1
    SLICE_X88Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.669 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.669    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_3_n_1
    SLICE_X88Y315        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.746 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_2/CO[1]
                         net (fo=6, routed)           0.619    21.365    soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r[btb][0][pc][63]_i_44_0[0]
    SLICE_X94Y315        LUT4 (Prop_lut4_I2_O)        0.122    21.487 f  soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r[btb][0][pc][63]_i_48/O
                         net (fo=1, routed)           0.361    21.848    soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r[btb][0][pc][63]_i_48_n_1
    SLICE_X94Y316        LUT6 (Prop_lut6_I2_O)        0.043    21.891 f  soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r[btb][0][pc][63]_i_44/O
                         net (fo=1, routed)           0.457    22.348    soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r[btb][0][pc][63]_i_44_n_1
    SLICE_X98Y324        LUT5 (Prop_lut5_I0_O)        0.043    22.391 f  soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r[btb][0][pc][63]_i_15/O
                         net (fo=1, routed)           0.106    22.496    soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r[btb][0][pc][63]_i_15_n_1
    SLICE_X98Y324        LUT6 (Prop_lut6_I0_O)        0.043    22.539 f  soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r[btb][0][pc][63]_i_5/O
                         net (fo=1, routed)           0.366    22.905    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][0][npc][0]_0
    SLICE_X95Y320        LUT4 (Prop_lut4_I3_O)        0.043    22.948 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][63]_i_1/O
                         net (fo=134, routed)         0.572    23.520    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/p_29_out
    SLICE_X94Y316        LUT6 (Prop_lut6_I0_O)        0.043    23.563 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][5][pc][63]_i_1/O
                         net (fo=131, routed)         0.570    24.133    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[select][3]_1
    SLICE_X94Y324        LUT2 (Prop_lut2_I0_O)        0.043    24.176 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][6][pc][63]_i_1/O
                         net (fo=129, routed)         1.166    25.342    soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r_reg[btb][6][exec]_0[0]
    SLICE_X65Y324        FDRE                                         r  soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r_reg[btb][6][npc][34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E19                                               0.000    25.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000    25.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.783    25.783 r  iclk0/x1/O
                         net (fo=1, routed)           1.734    27.517    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    27.600 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.791    29.391    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216    25.175 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344    27.519    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    27.602 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.392    28.994    soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/o_sys_clk
    SLICE_X65Y324        FDRE                                         r  soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r_reg[btb][6][npc][34]/C
                         clock pessimism              0.392    29.386    
                         clock uncertainty           -0.076    29.310    
    SLICE_X65Y324        FDRE (Setup_fdre_C_CE)      -0.201    29.109    soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r_reg[btb][6][npc][34]
  -------------------------------------------------------------------
                         required time                         29.109    
                         arrival time                         -25.342    
  -------------------------------------------------------------------
                         slack                                  3.767    

Slack (MET) :             3.767ns  (required time - arrival time)
  Source:                 soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r_reg[radr][1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r_reg[btb][6][npc][35]/CE
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             o_clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (o_clk_sys_clk_wiz_0 rise@25.000ns - o_clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.839ns  (logic 2.334ns (11.200%)  route 18.505ns (88.800%))
  Logic Levels:           31  (CARRY4=5 LUT2=2 LUT3=2 LUT4=3 LUT5=4 LUT6=12 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns = ( 28.994 - 25.000 ) 
    Source Clock Delay      (SCD):    4.503ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  iclk0/x1/O
                         net (fo=1, routed)           1.866     2.746    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.839 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.952     4.791    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520     0.271 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477     2.748    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.841 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.662     4.503    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/o_sys_clk
    SLICE_X48Y331        FDRE                                         r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r_reg[radr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y331        FDRE (Prop_fdre_C_Q)         0.259     4.762 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r_reg[radr][1]/Q
                         net (fo=128, routed)         1.410     6.172    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r_reg[radr][1]
    SLICE_X42Y346        LUT6 (Prop_lut6_I2_O)        0.043     6.215 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r[mem][0][0]_i_60/O
                         net (fo=1, routed)           0.000     6.215    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r[mem][0][0]_i_60_n_1
    SLICE_X42Y346        MUXF7 (Prop_muxf7_I1_O)      0.103     6.318 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r_reg[mem][0][0]_i_28/O
                         net (fo=1, routed)           0.000     6.318    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r_reg[mem][0][0]_i_28_n_1
    SLICE_X42Y346        MUXF8 (Prop_muxf8_I1_O)      0.043     6.361 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r_reg[mem][0][0]_i_12/O
                         net (fo=1, routed)           1.423     7.784    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r_reg[mem][0][0]_i_12_n_1
    SLICE_X59Y329        LUT6 (Prop_lut6_I5_O)        0.125     7.909 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r[mem][0][0]_i_3/O
                         net (fo=5, routed)           1.638     9.547    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[0].wayx/tag0/wb_lruo_lru[0]
    SLICE_X83Y271        LUT5 (Prop_lut5_I0_O)        0.043     9.590 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[0].wayx/tag0/RAM_i_31/O
                         net (fo=1, routed)           0.355     9.945    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[3].wayx/tag0/r_reg[mem][63][6]
    SLICE_X83Y271        LUT6 (Prop_lut6_I0_O)        0.043     9.988 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[3].wayx/tag0/RAM_i_18__0/O
                         net (fo=14, routed)          1.272    11.260    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[3].wayx/tag0/r_data_reg[37]
    SLICE_X102Y278       LUT2 (Prop_lut2_I0_O)        0.043    11.303 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[3].wayx/tag0/no_rst_gen.r[req_addr][5]_i_10__0/O
                         net (fo=257, routed)         1.590    12.893    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[2].wayx/tag0/no_rst_gen.r[resp_data][32]_i_21
    SLICE_X138Y250       LUT4 (Prop_lut4_I2_O)        0.043    12.936 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[2].wayx/tag0/no_rst_gen.r[resp_data][28]_i_40/O
                         net (fo=1, routed)           0.244    13.181    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[3].wayx/tag0/no_rst_gen.r[resp_data][28]_i_8
    SLICE_X139Y252       LUT5 (Prop_lut5_I4_O)        0.043    13.224 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[3].wayx/tag0/no_rst_gen.r[resp_data][28]_i_24/O
                         net (fo=1, routed)           0.440    13.664    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[1].memx/waygen[3].wayx/tag0/no_rst_gen.r_reg[resp_data][31]_i_3_0[88]
    SLICE_X139Y250       LUT6 (Prop_lut6_I5_O)        0.043    13.707 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[1].memx/waygen[3].wayx/tag0/no_rst_gen.r[resp_data][28]_i_8/O
                         net (fo=1, routed)           0.000    13.707    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[1].memx/waygen[3].wayx/tag0/no_rst_gen.r[resp_data][28]_i_8_n_1
    SLICE_X139Y250       MUXF7 (Prop_muxf7_I1_O)      0.108    13.815 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[1].memx/waygen[3].wayx/tag0/no_rst_gen.r_reg[resp_data][28]_i_3/O
                         net (fo=1, routed)           0.710    14.525    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[1].memx/waygen[3].wayx/tag0/no_rst_gen.r_reg[resp_data][28]_i_3_n_1
    SLICE_X121Y253       LUT6 (Prop_lut6_I2_O)        0.124    14.649 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[1].memx/waygen[3].wayx/tag0/no_rst_gen.r[resp_data][28]_i_1/O
                         net (fo=8, routed)           1.696    16.345    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[resp_data][53]_0[28]
    SLICE_X89Y299        LUT6 (Prop_lut6_I2_O)        0.043    16.388 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[instr][28]_i_2/O
                         net (fo=3, routed)           0.548    16.936    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/immu[data][28]
    SLICE_X101Y298       LUT6 (Prop_lut6_I2_O)        0.043    16.979 f  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][63]_i_36/O
                         net (fo=2, routed)           0.581    17.560    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][63]_i_36_n_1
    SLICE_X95Y300        LUT6 (Prop_lut6_I1_O)        0.043    17.603 f  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][63]_i_12/O
                         net (fo=65, routed)          0.494    18.097    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][63]_i_12_n_1
    SLICE_X94Y307        LUT3 (Prop_lut3_I0_O)        0.047    18.144 f  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][63]_i_4/O
                         net (fo=3, routed)           0.507    18.651    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/wb_pd[1][jmp]
    SLICE_X77Y307        LUT3 (Prop_lut3_I1_O)        0.134    18.785 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][63]_i_6/O
                         net (fo=136, routed)         0.627    19.412    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][63]_i_6_n_1
    SLICE_X89Y299        LUT5 (Prop_lut5_I1_O)        0.043    19.455 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][13]_i_1/O
                         net (fo=9, routed)           0.753    20.208    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/wb_btb_we_pc[13]
    SLICE_X88Y311        LUT6 (Prop_lut6_I5_O)        0.043    20.251 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][2][pc][63]_i_25/O
                         net (fo=1, routed)           0.000    20.251    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][2][pc][63]_i_25_n_1
    SLICE_X88Y311        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    20.510 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.510    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_16_n_1
    SLICE_X88Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.563 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.563    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_11_n_1
    SLICE_X88Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.616 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.616    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_6_n_1
    SLICE_X88Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.669 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.669    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_3_n_1
    SLICE_X88Y315        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.746 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_2/CO[1]
                         net (fo=6, routed)           0.619    21.365    soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r[btb][0][pc][63]_i_44_0[0]
    SLICE_X94Y315        LUT4 (Prop_lut4_I2_O)        0.122    21.487 f  soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r[btb][0][pc][63]_i_48/O
                         net (fo=1, routed)           0.361    21.848    soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r[btb][0][pc][63]_i_48_n_1
    SLICE_X94Y316        LUT6 (Prop_lut6_I2_O)        0.043    21.891 f  soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r[btb][0][pc][63]_i_44/O
                         net (fo=1, routed)           0.457    22.348    soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r[btb][0][pc][63]_i_44_n_1
    SLICE_X98Y324        LUT5 (Prop_lut5_I0_O)        0.043    22.391 f  soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r[btb][0][pc][63]_i_15/O
                         net (fo=1, routed)           0.106    22.496    soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r[btb][0][pc][63]_i_15_n_1
    SLICE_X98Y324        LUT6 (Prop_lut6_I0_O)        0.043    22.539 f  soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r[btb][0][pc][63]_i_5/O
                         net (fo=1, routed)           0.366    22.905    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][0][npc][0]_0
    SLICE_X95Y320        LUT4 (Prop_lut4_I3_O)        0.043    22.948 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][63]_i_1/O
                         net (fo=134, routed)         0.572    23.520    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/p_29_out
    SLICE_X94Y316        LUT6 (Prop_lut6_I0_O)        0.043    23.563 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][5][pc][63]_i_1/O
                         net (fo=131, routed)         0.570    24.133    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[select][3]_1
    SLICE_X94Y324        LUT2 (Prop_lut2_I0_O)        0.043    24.176 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][6][pc][63]_i_1/O
                         net (fo=129, routed)         1.166    25.342    soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r_reg[btb][6][exec]_0[0]
    SLICE_X65Y324        FDRE                                         r  soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r_reg[btb][6][npc][35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E19                                               0.000    25.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000    25.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.783    25.783 r  iclk0/x1/O
                         net (fo=1, routed)           1.734    27.517    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    27.600 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.791    29.391    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216    25.175 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344    27.519    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    27.602 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.392    28.994    soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/o_sys_clk
    SLICE_X65Y324        FDRE                                         r  soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r_reg[btb][6][npc][35]/C
                         clock pessimism              0.392    29.386    
                         clock uncertainty           -0.076    29.310    
    SLICE_X65Y324        FDRE (Setup_fdre_C_CE)      -0.201    29.109    soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r_reg[btb][6][npc][35]
  -------------------------------------------------------------------
                         required time                         29.109    
                         arrival time                         -25.342    
  -------------------------------------------------------------------
                         slack                                  3.767    

Slack (MET) :             3.793ns  (required time - arrival time)
  Source:                 soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r_reg[radr][1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r_reg[btb][7][npc][44]/CE
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             o_clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (o_clk_sys_clk_wiz_0 rise@25.000ns - o_clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.723ns  (logic 2.342ns (11.301%)  route 18.381ns (88.699%))
  Logic Levels:           31  (CARRY4=5 LUT2=1 LUT3=3 LUT4=3 LUT5=4 LUT6=12 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 28.995 - 25.000 ) 
    Source Clock Delay      (SCD):    4.503ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  iclk0/x1/O
                         net (fo=1, routed)           1.866     2.746    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.839 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.952     4.791    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520     0.271 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477     2.748    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.841 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.662     4.503    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/o_sys_clk
    SLICE_X48Y331        FDRE                                         r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r_reg[radr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y331        FDRE (Prop_fdre_C_Q)         0.259     4.762 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r_reg[radr][1]/Q
                         net (fo=128, routed)         1.410     6.172    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r_reg[radr][1]
    SLICE_X42Y346        LUT6 (Prop_lut6_I2_O)        0.043     6.215 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r[mem][0][0]_i_60/O
                         net (fo=1, routed)           0.000     6.215    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r[mem][0][0]_i_60_n_1
    SLICE_X42Y346        MUXF7 (Prop_muxf7_I1_O)      0.103     6.318 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r_reg[mem][0][0]_i_28/O
                         net (fo=1, routed)           0.000     6.318    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r_reg[mem][0][0]_i_28_n_1
    SLICE_X42Y346        MUXF8 (Prop_muxf8_I1_O)      0.043     6.361 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r_reg[mem][0][0]_i_12/O
                         net (fo=1, routed)           1.423     7.784    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r_reg[mem][0][0]_i_12_n_1
    SLICE_X59Y329        LUT6 (Prop_lut6_I5_O)        0.125     7.909 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r[mem][0][0]_i_3/O
                         net (fo=5, routed)           1.638     9.547    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[0].wayx/tag0/wb_lruo_lru[0]
    SLICE_X83Y271        LUT5 (Prop_lut5_I0_O)        0.043     9.590 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[0].wayx/tag0/RAM_i_31/O
                         net (fo=1, routed)           0.355     9.945    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[3].wayx/tag0/r_reg[mem][63][6]
    SLICE_X83Y271        LUT6 (Prop_lut6_I0_O)        0.043     9.988 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[3].wayx/tag0/RAM_i_18__0/O
                         net (fo=14, routed)          1.272    11.260    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[3].wayx/tag0/r_data_reg[37]
    SLICE_X102Y278       LUT2 (Prop_lut2_I0_O)        0.043    11.303 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[3].wayx/tag0/no_rst_gen.r[req_addr][5]_i_10__0/O
                         net (fo=257, routed)         1.590    12.893    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[2].wayx/tag0/no_rst_gen.r[resp_data][32]_i_21
    SLICE_X138Y250       LUT4 (Prop_lut4_I2_O)        0.043    12.936 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[2].wayx/tag0/no_rst_gen.r[resp_data][28]_i_40/O
                         net (fo=1, routed)           0.244    13.181    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[3].wayx/tag0/no_rst_gen.r[resp_data][28]_i_8
    SLICE_X139Y252       LUT5 (Prop_lut5_I4_O)        0.043    13.224 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[3].wayx/tag0/no_rst_gen.r[resp_data][28]_i_24/O
                         net (fo=1, routed)           0.440    13.664    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[1].memx/waygen[3].wayx/tag0/no_rst_gen.r_reg[resp_data][31]_i_3_0[88]
    SLICE_X139Y250       LUT6 (Prop_lut6_I5_O)        0.043    13.707 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[1].memx/waygen[3].wayx/tag0/no_rst_gen.r[resp_data][28]_i_8/O
                         net (fo=1, routed)           0.000    13.707    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[1].memx/waygen[3].wayx/tag0/no_rst_gen.r[resp_data][28]_i_8_n_1
    SLICE_X139Y250       MUXF7 (Prop_muxf7_I1_O)      0.108    13.815 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[1].memx/waygen[3].wayx/tag0/no_rst_gen.r_reg[resp_data][28]_i_3/O
                         net (fo=1, routed)           0.710    14.525    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[1].memx/waygen[3].wayx/tag0/no_rst_gen.r_reg[resp_data][28]_i_3_n_1
    SLICE_X121Y253       LUT6 (Prop_lut6_I2_O)        0.124    14.649 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[1].memx/waygen[3].wayx/tag0/no_rst_gen.r[resp_data][28]_i_1/O
                         net (fo=8, routed)           1.696    16.345    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[resp_data][53]_0[28]
    SLICE_X89Y299        LUT6 (Prop_lut6_I2_O)        0.043    16.388 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[instr][28]_i_2/O
                         net (fo=3, routed)           0.548    16.936    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/immu[data][28]
    SLICE_X101Y298       LUT6 (Prop_lut6_I2_O)        0.043    16.979 f  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][63]_i_36/O
                         net (fo=2, routed)           0.581    17.560    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][63]_i_36_n_1
    SLICE_X95Y300        LUT6 (Prop_lut6_I1_O)        0.043    17.603 f  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][63]_i_12/O
                         net (fo=65, routed)          0.494    18.097    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][63]_i_12_n_1
    SLICE_X94Y307        LUT3 (Prop_lut3_I0_O)        0.047    18.144 f  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][63]_i_4/O
                         net (fo=3, routed)           0.507    18.651    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/wb_pd[1][jmp]
    SLICE_X77Y307        LUT3 (Prop_lut3_I1_O)        0.134    18.785 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][63]_i_6/O
                         net (fo=136, routed)         0.627    19.412    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][63]_i_6_n_1
    SLICE_X89Y299        LUT5 (Prop_lut5_I1_O)        0.043    19.455 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][13]_i_1/O
                         net (fo=9, routed)           0.753    20.208    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/wb_btb_we_pc[13]
    SLICE_X88Y311        LUT6 (Prop_lut6_I5_O)        0.043    20.251 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][2][pc][63]_i_25/O
                         net (fo=1, routed)           0.000    20.251    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][2][pc][63]_i_25_n_1
    SLICE_X88Y311        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    20.510 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.510    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_16_n_1
    SLICE_X88Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.563 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.563    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_11_n_1
    SLICE_X88Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.616 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.616    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_6_n_1
    SLICE_X88Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.669 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.669    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_3_n_1
    SLICE_X88Y315        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.746 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_2/CO[1]
                         net (fo=6, routed)           0.619    21.365    soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r[btb][0][pc][63]_i_44_0[0]
    SLICE_X94Y315        LUT4 (Prop_lut4_I2_O)        0.122    21.487 f  soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r[btb][0][pc][63]_i_48/O
                         net (fo=1, routed)           0.361    21.848    soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r[btb][0][pc][63]_i_48_n_1
    SLICE_X94Y316        LUT6 (Prop_lut6_I2_O)        0.043    21.891 f  soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r[btb][0][pc][63]_i_44/O
                         net (fo=1, routed)           0.457    22.348    soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r[btb][0][pc][63]_i_44_n_1
    SLICE_X98Y324        LUT5 (Prop_lut5_I0_O)        0.043    22.391 f  soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r[btb][0][pc][63]_i_15/O
                         net (fo=1, routed)           0.106    22.496    soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r[btb][0][pc][63]_i_15_n_1
    SLICE_X98Y324        LUT6 (Prop_lut6_I0_O)        0.043    22.539 f  soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r[btb][0][pc][63]_i_5/O
                         net (fo=1, routed)           0.366    22.905    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][0][npc][0]_0
    SLICE_X95Y320        LUT4 (Prop_lut4_I3_O)        0.043    22.948 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][63]_i_1/O
                         net (fo=134, routed)         0.572    23.520    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/p_29_out
    SLICE_X94Y316        LUT6 (Prop_lut6_I0_O)        0.043    23.563 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][5][pc][63]_i_1/O
                         net (fo=131, routed)         0.570    24.133    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[select][3]_1
    SLICE_X94Y324        LUT3 (Prop_lut3_I0_O)        0.051    24.184 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][7][pc][63]_i_1/O
                         net (fo=129, routed)         1.042    25.226    soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r_reg[btb][7][exec]_1[0]
    SLICE_X67Y327        FDRE                                         r  soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r_reg[btb][7][npc][44]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E19                                               0.000    25.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000    25.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.783    25.783 r  iclk0/x1/O
                         net (fo=1, routed)           1.734    27.517    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    27.600 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.791    29.391    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216    25.175 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344    27.519    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    27.602 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.393    28.995    soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/o_sys_clk
    SLICE_X67Y327        FDRE                                         r  soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r_reg[btb][7][npc][44]/C
                         clock pessimism              0.392    29.387    
                         clock uncertainty           -0.076    29.311    
    SLICE_X67Y327        FDRE (Setup_fdre_C_CE)      -0.292    29.019    soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r_reg[btb][7][npc][44]
  -------------------------------------------------------------------
                         required time                         29.019    
                         arrival time                         -25.226    
  -------------------------------------------------------------------
                         slack                                  3.793    

Slack (MET) :             3.846ns  (required time - arrival time)
  Source:                 soc0/group0/xslotcpu[0].cpux/river0/cache0/d0/mem0/lru0/r_reg[radr][0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            soc0/group0/xslotcpu[0].cpux/river0/proc0/iregs0/no_rst_gen.r_reg[arr][57][val][27]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             o_clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (o_clk_sys_clk_wiz_0 rise@25.000ns - o_clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.912ns  (logic 1.726ns (8.254%)  route 19.186ns (91.746%))
  Logic Levels:           20  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=12 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.016ns = ( 29.016 - 25.000 ) 
    Source Clock Delay      (SCD):    4.433ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  iclk0/x1/O
                         net (fo=1, routed)           1.866     2.746    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.839 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.952     4.791    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520     0.271 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477     2.748    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.841 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.592     4.433    soc0/group0/xslotcpu[0].cpux/river0/cache0/d0/mem0/lru0/o_sys_clk
    SLICE_X193Y288       FDRE                                         r  soc0/group0/xslotcpu[0].cpux/river0/cache0/d0/mem0/lru0/r_reg[radr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y288       FDRE (Prop_fdre_C_Q)         0.223     4.656 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/d0/mem0/lru0/r_reg[radr][0]/Q
                         net (fo=256, routed)         1.497     6.153    soc0/group0/xslotcpu[0].cpux/river0/cache0/d0/mem0/lru0/r_reg[radr][0]
    SLICE_X217Y302       LUT6 (Prop_lut6_I4_O)        0.043     6.196 f  soc0/group0/xslotcpu[0].cpux/river0/cache0/d0/mem0/lru0/r[mem][0][0]_i_100/O
                         net (fo=1, routed)           0.000     6.196    soc0/group0/xslotcpu[0].cpux/river0/cache0/d0/mem0/lru0/r[mem][0][0]_i_100_n_1
    SLICE_X217Y302       MUXF7 (Prop_muxf7_I1_O)      0.108     6.304 f  soc0/group0/xslotcpu[0].cpux/river0/cache0/d0/mem0/lru0/r_reg[mem][0][0]_i_46/O
                         net (fo=1, routed)           0.000     6.304    soc0/group0/xslotcpu[0].cpux/river0/cache0/d0/mem0/lru0/r_reg[mem][0][0]_i_46_n_1
    SLICE_X217Y302       MUXF8 (Prop_muxf8_I1_O)      0.043     6.347 f  soc0/group0/xslotcpu[0].cpux/river0/cache0/d0/mem0/lru0/r_reg[mem][0][0]_i_19__1/O
                         net (fo=1, routed)           0.948     7.295    soc0/group0/xslotcpu[0].cpux/river0/cache0/d0/mem0/lru0/r_reg[mem][0][0]_i_19__1_n_1
    SLICE_X207Y292       LUT6 (Prop_lut6_I3_O)        0.126     7.421 f  soc0/group0/xslotcpu[0].cpux/river0/cache0/d0/mem0/lru0/r[mem][0][0]_i_7/O
                         net (fo=1, routed)           0.000     7.421    soc0/group0/xslotcpu[0].cpux/river0/cache0/d0/mem0/lru0/r[mem][0][0]_i_7_n_1
    SLICE_X207Y292       MUXF7 (Prop_muxf7_I0_O)      0.107     7.528 f  soc0/group0/xslotcpu[0].cpux/river0/cache0/d0/mem0/lru0/r_reg[mem][0][0]_i_3/O
                         net (fo=5, routed)           2.160     9.687    soc0/group0/xslotcpu[0].cpux/river0/cache0/d0/mem0/waygen[0].wayx/tag0/wb_lruo_lru[0]
    SLICE_X123Y275       LUT6 (Prop_lut6_I1_O)        0.124     9.811 f  soc0/group0/xslotcpu[0].cpux/river0/cache0/d0/mem0/waygen[0].wayx/tag0/RAM_i_2__11/O
                         net (fo=169, routed)         1.638    11.450    soc0/group0/xslotcpu[0].cpux/river0/cache0/d0/mem0/waygen[0].wayx/tag0/r_data_reg[36]_1
    SLICE_X155Y240       LUT2 (Prop_lut2_I1_O)        0.055    11.505 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/d0/mem0/waygen[0].wayx/tag0/RAM_i_151/O
                         net (fo=73, routed)          1.705    13.210    soc0/group0/xslotcpu[0].cpux/river0/cache0/d0/mem0/waygen[0].wayx/tag0/RAM_i_151_n_1
    SLICE_X121Y275       LUT6 (Prop_lut6_I0_O)        0.137    13.347 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/d0/mem0/waygen[0].wayx/tag0/no_rst_gen.r[resp_data][63]_i_12/O
                         net (fo=4, routed)           0.564    13.911    soc0/group0/xslotcpu[0].cpux/river0/cache0/d0/mem0/waygen[0].wayx/tag0/no_rst_gen.r[resp_data][63]_i_12_n_1
    SLICE_X125Y274       LUT6 (Prop_lut6_I5_O)        0.043    13.954 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/d0/mem0/waygen[0].wayx/tag0/no_rst_gen.r[resp_data][63]_i_8/O
                         net (fo=12, routed)          0.594    14.548    soc0/group0/xslotcpu[0].cpux/river0/cache0/d0/mem0/waygen[0].wayx/tag0/line_hit_o
    SLICE_X135Y277       LUT6 (Prop_lut6_I1_O)        0.043    14.591 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/d0/mem0/waygen[0].wayx/tag0/no_rst_gen.r[resp_data][63]_i_3/O
                         net (fo=17, routed)          1.189    15.780    soc0/group0/xslotcpu[0].cpux/river0/proc0/dmmu0/w_resp_data_valid
    SLICE_X146Y310       LUT6 (Prop_lut6_I4_O)        0.043    15.823 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/dmmu0/no_rst_gen.r[rdata1_amo][63]_i_9/O
                         net (fo=2, routed)           0.112    15.935    soc0/group0/xslotcpu[0].cpux/river0/proc0/dmmu0/no_rst_gen.r[rdata1_amo][63]_i_9_n_1
    SLICE_X146Y310       LUT6 (Prop_lut6_I0_O)        0.043    15.978 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/dmmu0/no_rst_gen.r[rdata1_amo][63]_i_5/O
                         net (fo=58, routed)          0.769    16.746    soc0/group0/xslotcpu[0].cpux/river0/proc0/mem0/dmmu[valid]
    SLICE_X142Y322       LUT4 (Prop_lut4_I2_O)        0.050    16.796 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/mem0/no_rst_gen.r[arr][0][tag][2]_i_12/O
                         net (fo=3, routed)           1.434    18.230    soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/w[w][waddr][1]
    SLICE_X104Y335       LUT3 (Prop_lut3_I2_O)        0.134    18.364 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/no_rst_gen.r[arr][1][val][63]_i_3/O
                         net (fo=95, routed)          1.376    19.740    soc0/group0/xslotcpu[0].cpux/river0/proc0/iregs0/no_rst_gen.r[arr][0][tag][2]_i_9[0]
    SLICE_X82Y346        LUT6 (Prop_lut6_I4_O)        0.043    19.783 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/iregs0/no_rst_gen.r[arr][0][tag][2]_i_50/O
                         net (fo=1, routed)           0.000    19.783    soc0/group0/xslotcpu[0].cpux/river0/proc0/iregs0/no_rst_gen.r[arr][0][tag][2]_i_50_n_1
    SLICE_X82Y346        MUXF7 (Prop_muxf7_I1_O)      0.108    19.891 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/iregs0/no_rst_gen.r_reg[arr][0][tag][2]_i_28/O
                         net (fo=1, routed)           0.534    20.424    soc0/group0/xslotcpu[0].cpux/river0/proc0/iregs0/no_rst_gen.r_reg[arr][0][tag][2]_i_28_n_1
    SLICE_X92Y345        LUT6 (Prop_lut6_I1_O)        0.124    20.548 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/iregs0/no_rst_gen.r[arr][0][tag][2]_i_18/O
                         net (fo=1, routed)           0.348    20.897    soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/r[0]
    SLICE_X93Y345        LUT6 (Prop_lut6_I4_O)        0.043    20.940 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/no_rst_gen.r[arr][0][tag][2]_i_9/O
                         net (fo=4, routed)           0.649    21.589    soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/iregs0/comb_proc.v_inordered
    SLICE_X103Y336       LUT6 (Prop_lut6_I4_O)        0.043    21.632 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/no_rst_gen.r[arr][1][val][63]_i_5/O
                         net (fo=128, routed)         1.409    23.041    soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/mul0/no_rst_gen.r_reg[arr][1][val][63]
    SLICE_X119Y299       LUT5 (Prop_lut5_I4_O)        0.043    23.084 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/mul0/no_rst_gen.r[arr][1][val][27]_i_1/O
                         net (fo=64, routed)          2.261    25.345    soc0/group0/xslotcpu[0].cpux/river0/proc0/iregs0/no_rst_gen.r_reg[arr][1][val][63]_1[27]
    SLICE_X39Y292        FDRE                                         r  soc0/group0/xslotcpu[0].cpux/river0/proc0/iregs0/no_rst_gen.r_reg[arr][57][val][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E19                                               0.000    25.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000    25.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.783    25.783 r  iclk0/x1/O
                         net (fo=1, routed)           1.734    27.517    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    27.600 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.791    29.391    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216    25.175 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344    27.519    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    27.602 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.414    29.016    soc0/group0/xslotcpu[0].cpux/river0/proc0/iregs0/o_sys_clk
    SLICE_X39Y292        FDRE                                         r  soc0/group0/xslotcpu[0].cpux/river0/proc0/iregs0/no_rst_gen.r_reg[arr][57][val][27]/C
                         clock pessimism              0.282    29.298    
                         clock uncertainty           -0.076    29.222    
    SLICE_X39Y292        FDRE (Setup_fdre_C_D)       -0.031    29.191    soc0/group0/xslotcpu[0].cpux/river0/proc0/iregs0/no_rst_gen.r_reg[arr][57][val][27]
  -------------------------------------------------------------------
                         required time                         29.191    
                         arrival time                         -25.345    
  -------------------------------------------------------------------
                         slack                                  3.846    

Slack (MET) :             3.863ns  (required time - arrival time)
  Source:                 soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r_reg[radr][1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r_reg[btb][6][npc][25]/CE
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             o_clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (o_clk_sys_clk_wiz_0 rise@25.000ns - o_clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.743ns  (logic 2.334ns (11.252%)  route 18.409ns (88.748%))
  Logic Levels:           31  (CARRY4=5 LUT2=2 LUT3=2 LUT4=3 LUT5=4 LUT6=12 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns = ( 28.994 - 25.000 ) 
    Source Clock Delay      (SCD):    4.503ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  iclk0/x1/O
                         net (fo=1, routed)           1.866     2.746    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.839 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.952     4.791    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520     0.271 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477     2.748    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.841 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.662     4.503    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/o_sys_clk
    SLICE_X48Y331        FDRE                                         r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r_reg[radr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y331        FDRE (Prop_fdre_C_Q)         0.259     4.762 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r_reg[radr][1]/Q
                         net (fo=128, routed)         1.410     6.172    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r_reg[radr][1]
    SLICE_X42Y346        LUT6 (Prop_lut6_I2_O)        0.043     6.215 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r[mem][0][0]_i_60/O
                         net (fo=1, routed)           0.000     6.215    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r[mem][0][0]_i_60_n_1
    SLICE_X42Y346        MUXF7 (Prop_muxf7_I1_O)      0.103     6.318 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r_reg[mem][0][0]_i_28/O
                         net (fo=1, routed)           0.000     6.318    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r_reg[mem][0][0]_i_28_n_1
    SLICE_X42Y346        MUXF8 (Prop_muxf8_I1_O)      0.043     6.361 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r_reg[mem][0][0]_i_12/O
                         net (fo=1, routed)           1.423     7.784    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r_reg[mem][0][0]_i_12_n_1
    SLICE_X59Y329        LUT6 (Prop_lut6_I5_O)        0.125     7.909 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r[mem][0][0]_i_3/O
                         net (fo=5, routed)           1.638     9.547    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[0].wayx/tag0/wb_lruo_lru[0]
    SLICE_X83Y271        LUT5 (Prop_lut5_I0_O)        0.043     9.590 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[0].wayx/tag0/RAM_i_31/O
                         net (fo=1, routed)           0.355     9.945    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[3].wayx/tag0/r_reg[mem][63][6]
    SLICE_X83Y271        LUT6 (Prop_lut6_I0_O)        0.043     9.988 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[3].wayx/tag0/RAM_i_18__0/O
                         net (fo=14, routed)          1.272    11.260    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[3].wayx/tag0/r_data_reg[37]
    SLICE_X102Y278       LUT2 (Prop_lut2_I0_O)        0.043    11.303 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[3].wayx/tag0/no_rst_gen.r[req_addr][5]_i_10__0/O
                         net (fo=257, routed)         1.590    12.893    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[2].wayx/tag0/no_rst_gen.r[resp_data][32]_i_21
    SLICE_X138Y250       LUT4 (Prop_lut4_I2_O)        0.043    12.936 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[2].wayx/tag0/no_rst_gen.r[resp_data][28]_i_40/O
                         net (fo=1, routed)           0.244    13.181    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[3].wayx/tag0/no_rst_gen.r[resp_data][28]_i_8
    SLICE_X139Y252       LUT5 (Prop_lut5_I4_O)        0.043    13.224 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[3].wayx/tag0/no_rst_gen.r[resp_data][28]_i_24/O
                         net (fo=1, routed)           0.440    13.664    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[1].memx/waygen[3].wayx/tag0/no_rst_gen.r_reg[resp_data][31]_i_3_0[88]
    SLICE_X139Y250       LUT6 (Prop_lut6_I5_O)        0.043    13.707 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[1].memx/waygen[3].wayx/tag0/no_rst_gen.r[resp_data][28]_i_8/O
                         net (fo=1, routed)           0.000    13.707    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[1].memx/waygen[3].wayx/tag0/no_rst_gen.r[resp_data][28]_i_8_n_1
    SLICE_X139Y250       MUXF7 (Prop_muxf7_I1_O)      0.108    13.815 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[1].memx/waygen[3].wayx/tag0/no_rst_gen.r_reg[resp_data][28]_i_3/O
                         net (fo=1, routed)           0.710    14.525    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[1].memx/waygen[3].wayx/tag0/no_rst_gen.r_reg[resp_data][28]_i_3_n_1
    SLICE_X121Y253       LUT6 (Prop_lut6_I2_O)        0.124    14.649 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[1].memx/waygen[3].wayx/tag0/no_rst_gen.r[resp_data][28]_i_1/O
                         net (fo=8, routed)           1.696    16.345    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[resp_data][53]_0[28]
    SLICE_X89Y299        LUT6 (Prop_lut6_I2_O)        0.043    16.388 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[instr][28]_i_2/O
                         net (fo=3, routed)           0.548    16.936    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/immu[data][28]
    SLICE_X101Y298       LUT6 (Prop_lut6_I2_O)        0.043    16.979 f  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][63]_i_36/O
                         net (fo=2, routed)           0.581    17.560    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][63]_i_36_n_1
    SLICE_X95Y300        LUT6 (Prop_lut6_I1_O)        0.043    17.603 f  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][63]_i_12/O
                         net (fo=65, routed)          0.494    18.097    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][63]_i_12_n_1
    SLICE_X94Y307        LUT3 (Prop_lut3_I0_O)        0.047    18.144 f  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][63]_i_4/O
                         net (fo=3, routed)           0.507    18.651    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/wb_pd[1][jmp]
    SLICE_X77Y307        LUT3 (Prop_lut3_I1_O)        0.134    18.785 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][63]_i_6/O
                         net (fo=136, routed)         0.627    19.412    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][63]_i_6_n_1
    SLICE_X89Y299        LUT5 (Prop_lut5_I1_O)        0.043    19.455 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][13]_i_1/O
                         net (fo=9, routed)           0.753    20.208    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/wb_btb_we_pc[13]
    SLICE_X88Y311        LUT6 (Prop_lut6_I5_O)        0.043    20.251 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][2][pc][63]_i_25/O
                         net (fo=1, routed)           0.000    20.251    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][2][pc][63]_i_25_n_1
    SLICE_X88Y311        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    20.510 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.510    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_16_n_1
    SLICE_X88Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.563 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.563    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_11_n_1
    SLICE_X88Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.616 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.616    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_6_n_1
    SLICE_X88Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.669 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.669    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_3_n_1
    SLICE_X88Y315        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.746 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_2/CO[1]
                         net (fo=6, routed)           0.619    21.365    soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r[btb][0][pc][63]_i_44_0[0]
    SLICE_X94Y315        LUT4 (Prop_lut4_I2_O)        0.122    21.487 f  soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r[btb][0][pc][63]_i_48/O
                         net (fo=1, routed)           0.361    21.848    soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r[btb][0][pc][63]_i_48_n_1
    SLICE_X94Y316        LUT6 (Prop_lut6_I2_O)        0.043    21.891 f  soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r[btb][0][pc][63]_i_44/O
                         net (fo=1, routed)           0.457    22.348    soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r[btb][0][pc][63]_i_44_n_1
    SLICE_X98Y324        LUT5 (Prop_lut5_I0_O)        0.043    22.391 f  soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r[btb][0][pc][63]_i_15/O
                         net (fo=1, routed)           0.106    22.496    soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r[btb][0][pc][63]_i_15_n_1
    SLICE_X98Y324        LUT6 (Prop_lut6_I0_O)        0.043    22.539 f  soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r[btb][0][pc][63]_i_5/O
                         net (fo=1, routed)           0.366    22.905    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][0][npc][0]_0
    SLICE_X95Y320        LUT4 (Prop_lut4_I3_O)        0.043    22.948 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][63]_i_1/O
                         net (fo=134, routed)         0.572    23.520    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/p_29_out
    SLICE_X94Y316        LUT6 (Prop_lut6_I0_O)        0.043    23.563 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][5][pc][63]_i_1/O
                         net (fo=131, routed)         0.570    24.133    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[select][3]_1
    SLICE_X94Y324        LUT2 (Prop_lut2_I0_O)        0.043    24.176 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][6][pc][63]_i_1/O
                         net (fo=129, routed)         1.070    25.246    soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r_reg[btb][6][exec]_0[0]
    SLICE_X67Y326        FDRE                                         r  soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r_reg[btb][6][npc][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E19                                               0.000    25.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000    25.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.783    25.783 r  iclk0/x1/O
                         net (fo=1, routed)           1.734    27.517    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    27.600 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.791    29.391    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216    25.175 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344    27.519    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    27.602 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.392    28.994    soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/o_sys_clk
    SLICE_X67Y326        FDRE                                         r  soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r_reg[btb][6][npc][25]/C
                         clock pessimism              0.392    29.386    
                         clock uncertainty           -0.076    29.310    
    SLICE_X67Y326        FDRE (Setup_fdre_C_CE)      -0.201    29.109    soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r_reg[btb][6][npc][25]
  -------------------------------------------------------------------
                         required time                         29.109    
                         arrival time                         -25.246    
  -------------------------------------------------------------------
                         slack                                  3.863    

Slack (MET) :             3.863ns  (required time - arrival time)
  Source:                 soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r_reg[radr][1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r_reg[btb][6][npc][26]/CE
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             o_clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (o_clk_sys_clk_wiz_0 rise@25.000ns - o_clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.743ns  (logic 2.334ns (11.252%)  route 18.409ns (88.748%))
  Logic Levels:           31  (CARRY4=5 LUT2=2 LUT3=2 LUT4=3 LUT5=4 LUT6=12 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns = ( 28.994 - 25.000 ) 
    Source Clock Delay      (SCD):    4.503ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  iclk0/x1/O
                         net (fo=1, routed)           1.866     2.746    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.839 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.952     4.791    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520     0.271 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477     2.748    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.841 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.662     4.503    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/o_sys_clk
    SLICE_X48Y331        FDRE                                         r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r_reg[radr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y331        FDRE (Prop_fdre_C_Q)         0.259     4.762 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r_reg[radr][1]/Q
                         net (fo=128, routed)         1.410     6.172    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r_reg[radr][1]
    SLICE_X42Y346        LUT6 (Prop_lut6_I2_O)        0.043     6.215 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r[mem][0][0]_i_60/O
                         net (fo=1, routed)           0.000     6.215    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r[mem][0][0]_i_60_n_1
    SLICE_X42Y346        MUXF7 (Prop_muxf7_I1_O)      0.103     6.318 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r_reg[mem][0][0]_i_28/O
                         net (fo=1, routed)           0.000     6.318    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r_reg[mem][0][0]_i_28_n_1
    SLICE_X42Y346        MUXF8 (Prop_muxf8_I1_O)      0.043     6.361 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r_reg[mem][0][0]_i_12/O
                         net (fo=1, routed)           1.423     7.784    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r_reg[mem][0][0]_i_12_n_1
    SLICE_X59Y329        LUT6 (Prop_lut6_I5_O)        0.125     7.909 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r[mem][0][0]_i_3/O
                         net (fo=5, routed)           1.638     9.547    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[0].wayx/tag0/wb_lruo_lru[0]
    SLICE_X83Y271        LUT5 (Prop_lut5_I0_O)        0.043     9.590 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[0].wayx/tag0/RAM_i_31/O
                         net (fo=1, routed)           0.355     9.945    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[3].wayx/tag0/r_reg[mem][63][6]
    SLICE_X83Y271        LUT6 (Prop_lut6_I0_O)        0.043     9.988 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[3].wayx/tag0/RAM_i_18__0/O
                         net (fo=14, routed)          1.272    11.260    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[3].wayx/tag0/r_data_reg[37]
    SLICE_X102Y278       LUT2 (Prop_lut2_I0_O)        0.043    11.303 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[3].wayx/tag0/no_rst_gen.r[req_addr][5]_i_10__0/O
                         net (fo=257, routed)         1.590    12.893    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[2].wayx/tag0/no_rst_gen.r[resp_data][32]_i_21
    SLICE_X138Y250       LUT4 (Prop_lut4_I2_O)        0.043    12.936 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[2].wayx/tag0/no_rst_gen.r[resp_data][28]_i_40/O
                         net (fo=1, routed)           0.244    13.181    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[3].wayx/tag0/no_rst_gen.r[resp_data][28]_i_8
    SLICE_X139Y252       LUT5 (Prop_lut5_I4_O)        0.043    13.224 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[3].wayx/tag0/no_rst_gen.r[resp_data][28]_i_24/O
                         net (fo=1, routed)           0.440    13.664    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[1].memx/waygen[3].wayx/tag0/no_rst_gen.r_reg[resp_data][31]_i_3_0[88]
    SLICE_X139Y250       LUT6 (Prop_lut6_I5_O)        0.043    13.707 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[1].memx/waygen[3].wayx/tag0/no_rst_gen.r[resp_data][28]_i_8/O
                         net (fo=1, routed)           0.000    13.707    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[1].memx/waygen[3].wayx/tag0/no_rst_gen.r[resp_data][28]_i_8_n_1
    SLICE_X139Y250       MUXF7 (Prop_muxf7_I1_O)      0.108    13.815 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[1].memx/waygen[3].wayx/tag0/no_rst_gen.r_reg[resp_data][28]_i_3/O
                         net (fo=1, routed)           0.710    14.525    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[1].memx/waygen[3].wayx/tag0/no_rst_gen.r_reg[resp_data][28]_i_3_n_1
    SLICE_X121Y253       LUT6 (Prop_lut6_I2_O)        0.124    14.649 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[1].memx/waygen[3].wayx/tag0/no_rst_gen.r[resp_data][28]_i_1/O
                         net (fo=8, routed)           1.696    16.345    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[resp_data][53]_0[28]
    SLICE_X89Y299        LUT6 (Prop_lut6_I2_O)        0.043    16.388 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[instr][28]_i_2/O
                         net (fo=3, routed)           0.548    16.936    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/immu[data][28]
    SLICE_X101Y298       LUT6 (Prop_lut6_I2_O)        0.043    16.979 f  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][63]_i_36/O
                         net (fo=2, routed)           0.581    17.560    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][63]_i_36_n_1
    SLICE_X95Y300        LUT6 (Prop_lut6_I1_O)        0.043    17.603 f  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][63]_i_12/O
                         net (fo=65, routed)          0.494    18.097    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][63]_i_12_n_1
    SLICE_X94Y307        LUT3 (Prop_lut3_I0_O)        0.047    18.144 f  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][63]_i_4/O
                         net (fo=3, routed)           0.507    18.651    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/wb_pd[1][jmp]
    SLICE_X77Y307        LUT3 (Prop_lut3_I1_O)        0.134    18.785 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][63]_i_6/O
                         net (fo=136, routed)         0.627    19.412    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][63]_i_6_n_1
    SLICE_X89Y299        LUT5 (Prop_lut5_I1_O)        0.043    19.455 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][13]_i_1/O
                         net (fo=9, routed)           0.753    20.208    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/wb_btb_we_pc[13]
    SLICE_X88Y311        LUT6 (Prop_lut6_I5_O)        0.043    20.251 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][2][pc][63]_i_25/O
                         net (fo=1, routed)           0.000    20.251    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][2][pc][63]_i_25_n_1
    SLICE_X88Y311        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    20.510 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.510    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_16_n_1
    SLICE_X88Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.563 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.563    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_11_n_1
    SLICE_X88Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.616 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.616    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_6_n_1
    SLICE_X88Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.669 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.669    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_3_n_1
    SLICE_X88Y315        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.746 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_2/CO[1]
                         net (fo=6, routed)           0.619    21.365    soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r[btb][0][pc][63]_i_44_0[0]
    SLICE_X94Y315        LUT4 (Prop_lut4_I2_O)        0.122    21.487 f  soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r[btb][0][pc][63]_i_48/O
                         net (fo=1, routed)           0.361    21.848    soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r[btb][0][pc][63]_i_48_n_1
    SLICE_X94Y316        LUT6 (Prop_lut6_I2_O)        0.043    21.891 f  soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r[btb][0][pc][63]_i_44/O
                         net (fo=1, routed)           0.457    22.348    soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r[btb][0][pc][63]_i_44_n_1
    SLICE_X98Y324        LUT5 (Prop_lut5_I0_O)        0.043    22.391 f  soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r[btb][0][pc][63]_i_15/O
                         net (fo=1, routed)           0.106    22.496    soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r[btb][0][pc][63]_i_15_n_1
    SLICE_X98Y324        LUT6 (Prop_lut6_I0_O)        0.043    22.539 f  soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r[btb][0][pc][63]_i_5/O
                         net (fo=1, routed)           0.366    22.905    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][0][npc][0]_0
    SLICE_X95Y320        LUT4 (Prop_lut4_I3_O)        0.043    22.948 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][63]_i_1/O
                         net (fo=134, routed)         0.572    23.520    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/p_29_out
    SLICE_X94Y316        LUT6 (Prop_lut6_I0_O)        0.043    23.563 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][5][pc][63]_i_1/O
                         net (fo=131, routed)         0.570    24.133    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[select][3]_1
    SLICE_X94Y324        LUT2 (Prop_lut2_I0_O)        0.043    24.176 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][6][pc][63]_i_1/O
                         net (fo=129, routed)         1.070    25.246    soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r_reg[btb][6][exec]_0[0]
    SLICE_X67Y326        FDRE                                         r  soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r_reg[btb][6][npc][26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E19                                               0.000    25.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000    25.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.783    25.783 r  iclk0/x1/O
                         net (fo=1, routed)           1.734    27.517    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    27.600 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.791    29.391    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216    25.175 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344    27.519    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    27.602 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.392    28.994    soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/o_sys_clk
    SLICE_X67Y326        FDRE                                         r  soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r_reg[btb][6][npc][26]/C
                         clock pessimism              0.392    29.386    
                         clock uncertainty           -0.076    29.310    
    SLICE_X67Y326        FDRE (Setup_fdre_C_CE)      -0.201    29.109    soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r_reg[btb][6][npc][26]
  -------------------------------------------------------------------
                         required time                         29.109    
                         arrival time                         -25.246    
  -------------------------------------------------------------------
                         slack                                  3.863    

Slack (MET) :             3.863ns  (required time - arrival time)
  Source:                 soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r_reg[radr][1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r_reg[btb][6][npc][29]/CE
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             o_clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (o_clk_sys_clk_wiz_0 rise@25.000ns - o_clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.743ns  (logic 2.334ns (11.252%)  route 18.409ns (88.748%))
  Logic Levels:           31  (CARRY4=5 LUT2=2 LUT3=2 LUT4=3 LUT5=4 LUT6=12 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns = ( 28.994 - 25.000 ) 
    Source Clock Delay      (SCD):    4.503ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  iclk0/x1/O
                         net (fo=1, routed)           1.866     2.746    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.839 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.952     4.791    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520     0.271 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477     2.748    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.841 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.662     4.503    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/o_sys_clk
    SLICE_X48Y331        FDRE                                         r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r_reg[radr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y331        FDRE (Prop_fdre_C_Q)         0.259     4.762 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r_reg[radr][1]/Q
                         net (fo=128, routed)         1.410     6.172    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r_reg[radr][1]
    SLICE_X42Y346        LUT6 (Prop_lut6_I2_O)        0.043     6.215 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r[mem][0][0]_i_60/O
                         net (fo=1, routed)           0.000     6.215    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r[mem][0][0]_i_60_n_1
    SLICE_X42Y346        MUXF7 (Prop_muxf7_I1_O)      0.103     6.318 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r_reg[mem][0][0]_i_28/O
                         net (fo=1, routed)           0.000     6.318    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r_reg[mem][0][0]_i_28_n_1
    SLICE_X42Y346        MUXF8 (Prop_muxf8_I1_O)      0.043     6.361 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r_reg[mem][0][0]_i_12/O
                         net (fo=1, routed)           1.423     7.784    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r_reg[mem][0][0]_i_12_n_1
    SLICE_X59Y329        LUT6 (Prop_lut6_I5_O)        0.125     7.909 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r[mem][0][0]_i_3/O
                         net (fo=5, routed)           1.638     9.547    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[0].wayx/tag0/wb_lruo_lru[0]
    SLICE_X83Y271        LUT5 (Prop_lut5_I0_O)        0.043     9.590 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[0].wayx/tag0/RAM_i_31/O
                         net (fo=1, routed)           0.355     9.945    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[3].wayx/tag0/r_reg[mem][63][6]
    SLICE_X83Y271        LUT6 (Prop_lut6_I0_O)        0.043     9.988 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[3].wayx/tag0/RAM_i_18__0/O
                         net (fo=14, routed)          1.272    11.260    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[3].wayx/tag0/r_data_reg[37]
    SLICE_X102Y278       LUT2 (Prop_lut2_I0_O)        0.043    11.303 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[3].wayx/tag0/no_rst_gen.r[req_addr][5]_i_10__0/O
                         net (fo=257, routed)         1.590    12.893    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[2].wayx/tag0/no_rst_gen.r[resp_data][32]_i_21
    SLICE_X138Y250       LUT4 (Prop_lut4_I2_O)        0.043    12.936 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[2].wayx/tag0/no_rst_gen.r[resp_data][28]_i_40/O
                         net (fo=1, routed)           0.244    13.181    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[3].wayx/tag0/no_rst_gen.r[resp_data][28]_i_8
    SLICE_X139Y252       LUT5 (Prop_lut5_I4_O)        0.043    13.224 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[3].wayx/tag0/no_rst_gen.r[resp_data][28]_i_24/O
                         net (fo=1, routed)           0.440    13.664    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[1].memx/waygen[3].wayx/tag0/no_rst_gen.r_reg[resp_data][31]_i_3_0[88]
    SLICE_X139Y250       LUT6 (Prop_lut6_I5_O)        0.043    13.707 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[1].memx/waygen[3].wayx/tag0/no_rst_gen.r[resp_data][28]_i_8/O
                         net (fo=1, routed)           0.000    13.707    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[1].memx/waygen[3].wayx/tag0/no_rst_gen.r[resp_data][28]_i_8_n_1
    SLICE_X139Y250       MUXF7 (Prop_muxf7_I1_O)      0.108    13.815 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[1].memx/waygen[3].wayx/tag0/no_rst_gen.r_reg[resp_data][28]_i_3/O
                         net (fo=1, routed)           0.710    14.525    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[1].memx/waygen[3].wayx/tag0/no_rst_gen.r_reg[resp_data][28]_i_3_n_1
    SLICE_X121Y253       LUT6 (Prop_lut6_I2_O)        0.124    14.649 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[1].memx/waygen[3].wayx/tag0/no_rst_gen.r[resp_data][28]_i_1/O
                         net (fo=8, routed)           1.696    16.345    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[resp_data][53]_0[28]
    SLICE_X89Y299        LUT6 (Prop_lut6_I2_O)        0.043    16.388 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[instr][28]_i_2/O
                         net (fo=3, routed)           0.548    16.936    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/immu[data][28]
    SLICE_X101Y298       LUT6 (Prop_lut6_I2_O)        0.043    16.979 f  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][63]_i_36/O
                         net (fo=2, routed)           0.581    17.560    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][63]_i_36_n_1
    SLICE_X95Y300        LUT6 (Prop_lut6_I1_O)        0.043    17.603 f  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][63]_i_12/O
                         net (fo=65, routed)          0.494    18.097    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][63]_i_12_n_1
    SLICE_X94Y307        LUT3 (Prop_lut3_I0_O)        0.047    18.144 f  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][63]_i_4/O
                         net (fo=3, routed)           0.507    18.651    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/wb_pd[1][jmp]
    SLICE_X77Y307        LUT3 (Prop_lut3_I1_O)        0.134    18.785 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][63]_i_6/O
                         net (fo=136, routed)         0.627    19.412    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][63]_i_6_n_1
    SLICE_X89Y299        LUT5 (Prop_lut5_I1_O)        0.043    19.455 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][13]_i_1/O
                         net (fo=9, routed)           0.753    20.208    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/wb_btb_we_pc[13]
    SLICE_X88Y311        LUT6 (Prop_lut6_I5_O)        0.043    20.251 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][2][pc][63]_i_25/O
                         net (fo=1, routed)           0.000    20.251    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][2][pc][63]_i_25_n_1
    SLICE_X88Y311        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    20.510 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.510    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_16_n_1
    SLICE_X88Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.563 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.563    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_11_n_1
    SLICE_X88Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.616 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.616    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_6_n_1
    SLICE_X88Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.669 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.669    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_3_n_1
    SLICE_X88Y315        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.746 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_2/CO[1]
                         net (fo=6, routed)           0.619    21.365    soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r[btb][0][pc][63]_i_44_0[0]
    SLICE_X94Y315        LUT4 (Prop_lut4_I2_O)        0.122    21.487 f  soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r[btb][0][pc][63]_i_48/O
                         net (fo=1, routed)           0.361    21.848    soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r[btb][0][pc][63]_i_48_n_1
    SLICE_X94Y316        LUT6 (Prop_lut6_I2_O)        0.043    21.891 f  soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r[btb][0][pc][63]_i_44/O
                         net (fo=1, routed)           0.457    22.348    soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r[btb][0][pc][63]_i_44_n_1
    SLICE_X98Y324        LUT5 (Prop_lut5_I0_O)        0.043    22.391 f  soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r[btb][0][pc][63]_i_15/O
                         net (fo=1, routed)           0.106    22.496    soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r[btb][0][pc][63]_i_15_n_1
    SLICE_X98Y324        LUT6 (Prop_lut6_I0_O)        0.043    22.539 f  soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r[btb][0][pc][63]_i_5/O
                         net (fo=1, routed)           0.366    22.905    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][0][npc][0]_0
    SLICE_X95Y320        LUT4 (Prop_lut4_I3_O)        0.043    22.948 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][63]_i_1/O
                         net (fo=134, routed)         0.572    23.520    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/p_29_out
    SLICE_X94Y316        LUT6 (Prop_lut6_I0_O)        0.043    23.563 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][5][pc][63]_i_1/O
                         net (fo=131, routed)         0.570    24.133    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[select][3]_1
    SLICE_X94Y324        LUT2 (Prop_lut2_I0_O)        0.043    24.176 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][6][pc][63]_i_1/O
                         net (fo=129, routed)         1.070    25.246    soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r_reg[btb][6][exec]_0[0]
    SLICE_X67Y326        FDRE                                         r  soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r_reg[btb][6][npc][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E19                                               0.000    25.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000    25.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.783    25.783 r  iclk0/x1/O
                         net (fo=1, routed)           1.734    27.517    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    27.600 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.791    29.391    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216    25.175 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344    27.519    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    27.602 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.392    28.994    soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/o_sys_clk
    SLICE_X67Y326        FDRE                                         r  soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r_reg[btb][6][npc][29]/C
                         clock pessimism              0.392    29.386    
                         clock uncertainty           -0.076    29.310    
    SLICE_X67Y326        FDRE (Setup_fdre_C_CE)      -0.201    29.109    soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r_reg[btb][6][npc][29]
  -------------------------------------------------------------------
                         required time                         29.109    
                         arrival time                         -25.246    
  -------------------------------------------------------------------
                         slack                                  3.863    

Slack (MET) :             3.863ns  (required time - arrival time)
  Source:                 soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r_reg[radr][1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r_reg[btb][6][npc][44]/CE
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             o_clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (o_clk_sys_clk_wiz_0 rise@25.000ns - o_clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.743ns  (logic 2.334ns (11.252%)  route 18.409ns (88.748%))
  Logic Levels:           31  (CARRY4=5 LUT2=2 LUT3=2 LUT4=3 LUT5=4 LUT6=12 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns = ( 28.994 - 25.000 ) 
    Source Clock Delay      (SCD):    4.503ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  iclk0/x1/O
                         net (fo=1, routed)           1.866     2.746    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.839 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.952     4.791    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520     0.271 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477     2.748    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.841 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.662     4.503    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/o_sys_clk
    SLICE_X48Y331        FDRE                                         r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r_reg[radr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y331        FDRE (Prop_fdre_C_Q)         0.259     4.762 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r_reg[radr][1]/Q
                         net (fo=128, routed)         1.410     6.172    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r_reg[radr][1]
    SLICE_X42Y346        LUT6 (Prop_lut6_I2_O)        0.043     6.215 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r[mem][0][0]_i_60/O
                         net (fo=1, routed)           0.000     6.215    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r[mem][0][0]_i_60_n_1
    SLICE_X42Y346        MUXF7 (Prop_muxf7_I1_O)      0.103     6.318 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r_reg[mem][0][0]_i_28/O
                         net (fo=1, routed)           0.000     6.318    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r_reg[mem][0][0]_i_28_n_1
    SLICE_X42Y346        MUXF8 (Prop_muxf8_I1_O)      0.043     6.361 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r_reg[mem][0][0]_i_12/O
                         net (fo=1, routed)           1.423     7.784    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r_reg[mem][0][0]_i_12_n_1
    SLICE_X59Y329        LUT6 (Prop_lut6_I5_O)        0.125     7.909 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/lru0/r[mem][0][0]_i_3/O
                         net (fo=5, routed)           1.638     9.547    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[0].wayx/tag0/wb_lruo_lru[0]
    SLICE_X83Y271        LUT5 (Prop_lut5_I0_O)        0.043     9.590 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[0].wayx/tag0/RAM_i_31/O
                         net (fo=1, routed)           0.355     9.945    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[3].wayx/tag0/r_reg[mem][63][6]
    SLICE_X83Y271        LUT6 (Prop_lut6_I0_O)        0.043     9.988 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[3].wayx/tag0/RAM_i_18__0/O
                         net (fo=14, routed)          1.272    11.260    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[3].wayx/tag0/r_data_reg[37]
    SLICE_X102Y278       LUT2 (Prop_lut2_I0_O)        0.043    11.303 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[3].wayx/tag0/no_rst_gen.r[req_addr][5]_i_10__0/O
                         net (fo=257, routed)         1.590    12.893    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[2].wayx/tag0/no_rst_gen.r[resp_data][32]_i_21
    SLICE_X138Y250       LUT4 (Prop_lut4_I2_O)        0.043    12.936 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[2].wayx/tag0/no_rst_gen.r[resp_data][28]_i_40/O
                         net (fo=1, routed)           0.244    13.181    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[3].wayx/tag0/no_rst_gen.r[resp_data][28]_i_8
    SLICE_X139Y252       LUT5 (Prop_lut5_I4_O)        0.043    13.224 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[0].memx/waygen[3].wayx/tag0/no_rst_gen.r[resp_data][28]_i_24/O
                         net (fo=1, routed)           0.440    13.664    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[1].memx/waygen[3].wayx/tag0/no_rst_gen.r_reg[resp_data][31]_i_3_0[88]
    SLICE_X139Y250       LUT6 (Prop_lut6_I5_O)        0.043    13.707 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[1].memx/waygen[3].wayx/tag0/no_rst_gen.r[resp_data][28]_i_8/O
                         net (fo=1, routed)           0.000    13.707    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[1].memx/waygen[3].wayx/tag0/no_rst_gen.r[resp_data][28]_i_8_n_1
    SLICE_X139Y250       MUXF7 (Prop_muxf7_I1_O)      0.108    13.815 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[1].memx/waygen[3].wayx/tag0/no_rst_gen.r_reg[resp_data][28]_i_3/O
                         net (fo=1, routed)           0.710    14.525    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[1].memx/waygen[3].wayx/tag0/no_rst_gen.r_reg[resp_data][28]_i_3_n_1
    SLICE_X121Y253       LUT6 (Prop_lut6_I2_O)        0.124    14.649 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[1].memx/waygen[3].wayx/tag0/no_rst_gen.r[resp_data][28]_i_1/O
                         net (fo=8, routed)           1.696    16.345    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[resp_data][53]_0[28]
    SLICE_X89Y299        LUT6 (Prop_lut6_I2_O)        0.043    16.388 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[instr][28]_i_2/O
                         net (fo=3, routed)           0.548    16.936    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/immu[data][28]
    SLICE_X101Y298       LUT6 (Prop_lut6_I2_O)        0.043    16.979 f  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][63]_i_36/O
                         net (fo=2, routed)           0.581    17.560    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][63]_i_36_n_1
    SLICE_X95Y300        LUT6 (Prop_lut6_I1_O)        0.043    17.603 f  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][63]_i_12/O
                         net (fo=65, routed)          0.494    18.097    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][63]_i_12_n_1
    SLICE_X94Y307        LUT3 (Prop_lut3_I0_O)        0.047    18.144 f  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][63]_i_4/O
                         net (fo=3, routed)           0.507    18.651    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/wb_pd[1][jmp]
    SLICE_X77Y307        LUT3 (Prop_lut3_I1_O)        0.134    18.785 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][63]_i_6/O
                         net (fo=136, routed)         0.627    19.412    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][63]_i_6_n_1
    SLICE_X89Y299        LUT5 (Prop_lut5_I1_O)        0.043    19.455 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][13]_i_1/O
                         net (fo=9, routed)           0.753    20.208    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/wb_btb_we_pc[13]
    SLICE_X88Y311        LUT6 (Prop_lut6_I5_O)        0.043    20.251 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][2][pc][63]_i_25/O
                         net (fo=1, routed)           0.000    20.251    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][2][pc][63]_i_25_n_1
    SLICE_X88Y311        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    20.510 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.510    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_16_n_1
    SLICE_X88Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.563 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.563    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_11_n_1
    SLICE_X88Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.616 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.616    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_6_n_1
    SLICE_X88Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.669 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.669    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_3_n_1
    SLICE_X88Y315        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.746 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][2][pc][63]_i_2/CO[1]
                         net (fo=6, routed)           0.619    21.365    soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r[btb][0][pc][63]_i_44_0[0]
    SLICE_X94Y315        LUT4 (Prop_lut4_I2_O)        0.122    21.487 f  soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r[btb][0][pc][63]_i_48/O
                         net (fo=1, routed)           0.361    21.848    soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r[btb][0][pc][63]_i_48_n_1
    SLICE_X94Y316        LUT6 (Prop_lut6_I2_O)        0.043    21.891 f  soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r[btb][0][pc][63]_i_44/O
                         net (fo=1, routed)           0.457    22.348    soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r[btb][0][pc][63]_i_44_n_1
    SLICE_X98Y324        LUT5 (Prop_lut5_I0_O)        0.043    22.391 f  soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r[btb][0][pc][63]_i_15/O
                         net (fo=1, routed)           0.106    22.496    soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r[btb][0][pc][63]_i_15_n_1
    SLICE_X98Y324        LUT6 (Prop_lut6_I0_O)        0.043    22.539 f  soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r[btb][0][pc][63]_i_5/O
                         net (fo=1, routed)           0.366    22.905    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[btb][0][npc][0]_0
    SLICE_X95Y320        LUT4 (Prop_lut4_I3_O)        0.043    22.948 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][0][pc][63]_i_1/O
                         net (fo=134, routed)         0.572    23.520    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/p_29_out
    SLICE_X94Y316        LUT6 (Prop_lut6_I0_O)        0.043    23.563 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][5][pc][63]_i_1/O
                         net (fo=131, routed)         0.570    24.133    soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r_reg[select][3]_1
    SLICE_X94Y324        LUT2 (Prop_lut2_I0_O)        0.043    24.176 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/no_rst_gen.r[btb][6][pc][63]_i_1/O
                         net (fo=129, routed)         1.070    25.246    soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r_reg[btb][6][exec]_0[0]
    SLICE_X67Y326        FDRE                                         r  soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r_reg[btb][6][npc][44]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E19                                               0.000    25.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000    25.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.783    25.783 r  iclk0/x1/O
                         net (fo=1, routed)           1.734    27.517    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    27.600 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.791    29.391    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216    25.175 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344    27.519    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    27.602 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.392    28.994    soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/o_sys_clk
    SLICE_X67Y326        FDRE                                         r  soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r_reg[btb][6][npc][44]/C
                         clock pessimism              0.392    29.386    
                         clock uncertainty           -0.076    29.310    
    SLICE_X67Y326        FDRE (Setup_fdre_C_CE)      -0.201    29.109    soc0/group0/xslotcpu[0].cpux/river0/proc0/predic0/btb/no_rst_gen.r_reg[btb][6][npc][44]
  -------------------------------------------------------------------
                         required time                         29.109    
                         arrival time                         -25.246    
  -------------------------------------------------------------------
                         slack                                  3.863    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 soc0/plic0/axi0/no_rst_gen.r_reg[req_addr][6]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            soc0/plic0/gen_sync_reset.r_reg[pending][352]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             o_clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_sys_clk_wiz_0 rise@0.000ns - o_clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.128ns (37.748%)  route 0.211ns (62.252%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  iclk0/x1/O
                         net (fo=1, routed)           0.912     1.327    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.353 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.768     2.121    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925     0.196 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     1.329    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.355 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       0.624     1.979    soc0/plic0/axi0/o_sys_clk
    SLICE_X45Y202        FDRE                                         r  soc0/plic0/axi0/no_rst_gen.r_reg[req_addr][6]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y202        FDRE (Prop_fdre_C_Q)         0.100     2.079 f  soc0/plic0/axi0/no_rst_gen.r_reg[req_addr][6]_rep__3/Q
                         net (fo=127, routed)         0.211     2.290    soc0/plic0/axi0/no_rst_gen.r_reg[req_addr][6]_rep__3_n_1
    SLICE_X45Y196        LUT6 (Prop_lut6_I0_O)        0.028     2.318 r  soc0/plic0/axi0/gen_sync_reset.r[pending][352]_i_1/O
                         net (fo=1, routed)           0.000     2.318    soc0/plic0/p_2_in__0[352]
    SLICE_X45Y196        FDRE                                         r  soc0/plic0/gen_sync_reset.r_reg[pending][352]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.494     0.494 r  iclk0/x1/O
                         net (fo=1, routed)           0.981     1.475    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.505 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.038     2.543    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.276 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.477    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.507 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       0.839     2.346    soc0/plic0/o_sys_clk
    SLICE_X45Y196        FDRE                                         r  soc0/plic0/gen_sync_reset.r_reg[pending][352]/C
                         clock pessimism             -0.152     2.194    
    SLICE_X45Y196        FDRE (Hold_fdre_C_D)         0.060     2.254    soc0/plic0/gen_sync_reset.r_reg[pending][352]
  -------------------------------------------------------------------
                         required time                         -2.254    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 soc0/sram0/axi0/no_rst_gen.r_reg[req_addr][10]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            soc0/sram0/tech0/i1.rx[1].x0/RAM/ram_reg_10496_10751_7_7/RAMS64E_A/WADR7
                            (rising edge-triggered cell RAMS64E clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             o_clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_sys_clk_wiz_0 rise@0.000ns - o_clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.100ns (38.151%)  route 0.162ns (61.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.293ns
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  iclk0/x1/O
                         net (fo=1, routed)           0.912     1.327    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.353 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.768     2.121    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925     0.196 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     1.329    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.355 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       0.587     1.942    soc0/sram0/axi0/o_sys_clk
    SLICE_X147Y193       FDRE                                         r  soc0/sram0/axi0/no_rst_gen.r_reg[req_addr][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y193       FDRE (Prop_fdre_C_Q)         0.100     2.042 r  soc0/sram0/axi0/no_rst_gen.r_reg[req_addr][10]/Q
                         net (fo=40961, routed)       0.162     2.204    soc0/sram0/tech0/i1.rx[1].x0/RAM/ram_reg_10496_10751_7_7/A7
    SLICE_X144Y193       RAMS64E                                      r  soc0/sram0/tech0/i1.rx[1].x0/RAM/ram_reg_10496_10751_7_7/RAMS64E_A/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.494     0.494 r  iclk0/x1/O
                         net (fo=1, routed)           0.981     1.475    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.505 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.038     2.543    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.276 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.477    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.507 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       0.786     2.293    soc0/sram0/tech0/i1.rx[1].x0/RAM/ram_reg_10496_10751_7_7/WCLK
    SLICE_X144Y193       RAMS64E                                      r  soc0/sram0/tech0/i1.rx[1].x0/RAM/ram_reg_10496_10751_7_7/RAMS64E_A/CLK
                         clock pessimism             -0.320     1.973    
    SLICE_X144Y193       RAMS64E (Hold_rams64e_CLK_WADR7)
                                                      0.165     2.138    soc0/sram0/tech0/i1.rx[1].x0/RAM/ram_reg_10496_10751_7_7/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -2.138    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 soc0/sram0/axi0/no_rst_gen.r_reg[req_addr][10]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            soc0/sram0/tech0/i1.rx[1].x0/RAM/ram_reg_10496_10751_7_7/RAMS64E_B/WADR7
                            (rising edge-triggered cell RAMS64E clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             o_clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_sys_clk_wiz_0 rise@0.000ns - o_clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.100ns (38.151%)  route 0.162ns (61.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.293ns
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  iclk0/x1/O
                         net (fo=1, routed)           0.912     1.327    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.353 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.768     2.121    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925     0.196 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     1.329    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.355 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       0.587     1.942    soc0/sram0/axi0/o_sys_clk
    SLICE_X147Y193       FDRE                                         r  soc0/sram0/axi0/no_rst_gen.r_reg[req_addr][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y193       FDRE (Prop_fdre_C_Q)         0.100     2.042 r  soc0/sram0/axi0/no_rst_gen.r_reg[req_addr][10]/Q
                         net (fo=40961, routed)       0.162     2.204    soc0/sram0/tech0/i1.rx[1].x0/RAM/ram_reg_10496_10751_7_7/A7
    SLICE_X144Y193       RAMS64E                                      r  soc0/sram0/tech0/i1.rx[1].x0/RAM/ram_reg_10496_10751_7_7/RAMS64E_B/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.494     0.494 r  iclk0/x1/O
                         net (fo=1, routed)           0.981     1.475    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.505 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.038     2.543    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.276 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.477    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.507 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       0.786     2.293    soc0/sram0/tech0/i1.rx[1].x0/RAM/ram_reg_10496_10751_7_7/WCLK
    SLICE_X144Y193       RAMS64E                                      r  soc0/sram0/tech0/i1.rx[1].x0/RAM/ram_reg_10496_10751_7_7/RAMS64E_B/CLK
                         clock pessimism             -0.320     1.973    
    SLICE_X144Y193       RAMS64E (Hold_rams64e_CLK_WADR7)
                                                      0.165     2.138    soc0/sram0/tech0/i1.rx[1].x0/RAM/ram_reg_10496_10751_7_7/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -2.138    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 soc0/sram0/axi0/no_rst_gen.r_reg[req_addr][10]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            soc0/sram0/tech0/i1.rx[1].x0/RAM/ram_reg_10496_10751_7_7/RAMS64E_C/WADR7
                            (rising edge-triggered cell RAMS64E clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             o_clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_sys_clk_wiz_0 rise@0.000ns - o_clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.100ns (38.151%)  route 0.162ns (61.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.293ns
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  iclk0/x1/O
                         net (fo=1, routed)           0.912     1.327    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.353 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.768     2.121    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925     0.196 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     1.329    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.355 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       0.587     1.942    soc0/sram0/axi0/o_sys_clk
    SLICE_X147Y193       FDRE                                         r  soc0/sram0/axi0/no_rst_gen.r_reg[req_addr][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y193       FDRE (Prop_fdre_C_Q)         0.100     2.042 r  soc0/sram0/axi0/no_rst_gen.r_reg[req_addr][10]/Q
                         net (fo=40961, routed)       0.162     2.204    soc0/sram0/tech0/i1.rx[1].x0/RAM/ram_reg_10496_10751_7_7/A7
    SLICE_X144Y193       RAMS64E                                      r  soc0/sram0/tech0/i1.rx[1].x0/RAM/ram_reg_10496_10751_7_7/RAMS64E_C/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.494     0.494 r  iclk0/x1/O
                         net (fo=1, routed)           0.981     1.475    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.505 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.038     2.543    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.276 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.477    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.507 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       0.786     2.293    soc0/sram0/tech0/i1.rx[1].x0/RAM/ram_reg_10496_10751_7_7/WCLK
    SLICE_X144Y193       RAMS64E                                      r  soc0/sram0/tech0/i1.rx[1].x0/RAM/ram_reg_10496_10751_7_7/RAMS64E_C/CLK
                         clock pessimism             -0.320     1.973    
    SLICE_X144Y193       RAMS64E (Hold_rams64e_CLK_WADR7)
                                                      0.165     2.138    soc0/sram0/tech0/i1.rx[1].x0/RAM/ram_reg_10496_10751_7_7/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -2.138    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 soc0/sram0/axi0/no_rst_gen.r_reg[req_addr][10]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            soc0/sram0/tech0/i1.rx[1].x0/RAM/ram_reg_10496_10751_7_7/RAMS64E_D/WADR7
                            (rising edge-triggered cell RAMS64E clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             o_clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_sys_clk_wiz_0 rise@0.000ns - o_clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.100ns (38.151%)  route 0.162ns (61.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.293ns
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  iclk0/x1/O
                         net (fo=1, routed)           0.912     1.327    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.353 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.768     2.121    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925     0.196 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     1.329    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.355 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       0.587     1.942    soc0/sram0/axi0/o_sys_clk
    SLICE_X147Y193       FDRE                                         r  soc0/sram0/axi0/no_rst_gen.r_reg[req_addr][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y193       FDRE (Prop_fdre_C_Q)         0.100     2.042 r  soc0/sram0/axi0/no_rst_gen.r_reg[req_addr][10]/Q
                         net (fo=40961, routed)       0.162     2.204    soc0/sram0/tech0/i1.rx[1].x0/RAM/ram_reg_10496_10751_7_7/A7
    SLICE_X144Y193       RAMS64E                                      r  soc0/sram0/tech0/i1.rx[1].x0/RAM/ram_reg_10496_10751_7_7/RAMS64E_D/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.494     0.494 r  iclk0/x1/O
                         net (fo=1, routed)           0.981     1.475    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.505 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.038     2.543    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.276 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.477    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.507 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       0.786     2.293    soc0/sram0/tech0/i1.rx[1].x0/RAM/ram_reg_10496_10751_7_7/WCLK
    SLICE_X144Y193       RAMS64E                                      r  soc0/sram0/tech0/i1.rx[1].x0/RAM/ram_reg_10496_10751_7_7/RAMS64E_D/CLK
                         clock pessimism             -0.320     1.973    
    SLICE_X144Y193       RAMS64E (Hold_rams64e_CLK_WADR7)
                                                      0.165     2.138    soc0/sram0/tech0/i1.rx[1].x0/RAM/ram_reg_10496_10751_7_7/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -2.138    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/no_rst_gen.r_reg[cache_line_i][152]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[1].memx/waygen[1].wayx/data0/rxgen[19].rx/RAM/ram_reg_0_63_0_0/SP/I
                            (rising edge-triggered cell RAMS64E clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             o_clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_sys_clk_wiz_0 rise@0.000ns - o_clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.428%)  route 0.111ns (52.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  iclk0/x1/O
                         net (fo=1, routed)           0.912     1.327    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.353 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.768     2.121    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925     0.196 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     1.329    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.355 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       0.571     1.926    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/o_sys_clk
    SLICE_X145Y243       FDRE                                         r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/no_rst_gen.r_reg[cache_line_i][152]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y243       FDRE (Prop_fdre_C_Q)         0.100     2.026 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/no_rst_gen.r_reg[cache_line_i][152]/Q
                         net (fo=16, routed)          0.111     2.137    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[1].memx/waygen[1].wayx/data0/rxgen[19].rx/RAM/ram_reg_0_63_0_0/D
    SLICE_X142Y243       RAMS64E                                      r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[1].memx/waygen[1].wayx/data0/rxgen[19].rx/RAM/ram_reg_0_63_0_0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.494     0.494 r  iclk0/x1/O
                         net (fo=1, routed)           0.981     1.475    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.505 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.038     2.543    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.276 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.477    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.507 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       0.777     2.284    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[1].memx/waygen[1].wayx/data0/rxgen[19].rx/RAM/ram_reg_0_63_0_0/WCLK
    SLICE_X142Y243       RAMS64E                                      r  soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[1].memx/waygen[1].wayx/data0/rxgen[19].rx/RAM/ram_reg_0_63_0_0/SP/CLK
                         clock pessimism             -0.344     1.940    
    SLICE_X142Y243       RAMS64E (Hold_rams64e_CLK_I)
                                                      0.129     2.069    soc0/group0/xslotcpu[0].cpux/river0/cache0/i1/mem0/memgen[1].memx/waygen[1].wayx/data0/rxgen[19].rx/RAM/ram_reg_0_63_0_0/SP
  -------------------------------------------------------------------
                         required time                         -2.069    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 soc0/group0/xslotcpu[0].cpux/river0/cache0/d0/no_rst_gen.r_reg[mem_addr][32]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            soc0/group0/xslotcpu[0].cpux/river0/cache0/queue0/no_rst_gen.r_reg[mem][2][32]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             o_clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_sys_clk_wiz_0 rise@0.000ns - o_clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.128ns (39.593%)  route 0.195ns (60.407%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  iclk0/x1/O
                         net (fo=1, routed)           0.912     1.327    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.353 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.768     2.121    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925     0.196 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     1.329    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.355 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       0.602     1.957    soc0/group0/xslotcpu[0].cpux/river0/cache0/d0/o_sys_clk
    SLICE_X107Y281       FDRE                                         r  soc0/group0/xslotcpu[0].cpux/river0/cache0/d0/no_rst_gen.r_reg[mem_addr][32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y281       FDRE (Prop_fdre_C_Q)         0.100     2.057 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/d0/no_rst_gen.r_reg[mem_addr][32]/Q
                         net (fo=5, routed)           0.195     2.252    soc0/group0/xslotcpu[0].cpux/river0/cache0/queue0/no_rst_gen.r_reg[req_addr][47][32]
    SLICE_X113Y280       LUT6 (Prop_lut6_I2_O)        0.028     2.280 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/queue0/no_rst_gen.r[mem][2][32]_i_1__0/O
                         net (fo=1, routed)           0.000     2.280    soc0/group0/xslotcpu[0].cpux/river0/cache0/queue0/rin[mem][2]_1379[32]
    SLICE_X113Y280       FDRE                                         r  soc0/group0/xslotcpu[0].cpux/river0/cache0/queue0/no_rst_gen.r_reg[mem][2][32]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.494     0.494 r  iclk0/x1/O
                         net (fo=1, routed)           0.981     1.475    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.505 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.038     2.543    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.276 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.477    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.507 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       0.822     2.329    soc0/group0/xslotcpu[0].cpux/river0/cache0/queue0/o_sys_clk
    SLICE_X113Y280       FDRE                                         r  soc0/group0/xslotcpu[0].cpux/river0/cache0/queue0/no_rst_gen.r_reg[mem][2][32]/C
                         clock pessimism             -0.180     2.149    
    SLICE_X113Y280       FDRE (Hold_fdre_C_D)         0.060     2.209    soc0/group0/xslotcpu[0].cpux/river0/cache0/queue0/no_rst_gen.r_reg[mem][2][32]
  -------------------------------------------------------------------
                         required time                         -2.209    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 soc0/sram0/axi0/no_rst_gen.r_reg[req_addr][3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            soc0/sram0/tech0/i1.rx[1].x0/RAM/ram_reg_11264_11519_7_7/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             o_clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (o_clk_sys_clk_wiz_0 rise@0.000ns - o_clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.178ns (30.039%)  route 0.415ns (69.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.137ns
    Source Clock Delay      (SCD):    3.764ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.783     0.783 r  iclk0/x1/O
                         net (fo=1, routed)           1.734     2.517    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.600 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.791     4.391    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216     0.175 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344     2.519    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.602 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.162     3.764    soc0/sram0/axi0/o_sys_clk
    SLICE_X145Y191       FDRE                                         r  soc0/sram0/axi0/no_rst_gen.r_reg[req_addr][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y191       FDRE (Prop_fdre_C_Q)         0.178     3.942 r  soc0/sram0/axi0/no_rst_gen.r_reg[req_addr][3]/Q
                         net (fo=32771, routed)       0.415     4.357    soc0/sram0/tech0/i1.rx[1].x0/RAM/ram_reg_11264_11519_7_7/A0
    SLICE_X144Y191       RAMS64E                                      r  soc0/sram0/tech0/i1.rx[1].x0/RAM/ram_reg_11264_11519_7_7/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  iclk0/x1/O
                         net (fo=1, routed)           1.866     2.746    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.839 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.952     4.791    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520     0.271 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477     2.748    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.841 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.296     4.137    soc0/sram0/tech0/i1.rx[1].x0/RAM/ram_reg_11264_11519_7_7/WCLK
    SLICE_X144Y191       RAMS64E                                      r  soc0/sram0/tech0/i1.rx[1].x0/RAM/ram_reg_11264_11519_7_7/RAMS64E_A/CLK
                         clock pessimism             -0.352     3.785    
    SLICE_X144Y191       RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.499     4.284    soc0/sram0/tech0/i1.rx[1].x0/RAM/ram_reg_11264_11519_7_7/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -4.284    
                         arrival time                           4.357    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 soc0/sram0/axi0/no_rst_gen.r_reg[req_addr][3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            soc0/sram0/tech0/i1.rx[1].x0/RAM/ram_reg_11264_11519_7_7/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             o_clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (o_clk_sys_clk_wiz_0 rise@0.000ns - o_clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.178ns (30.039%)  route 0.415ns (69.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.137ns
    Source Clock Delay      (SCD):    3.764ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.783     0.783 r  iclk0/x1/O
                         net (fo=1, routed)           1.734     2.517    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.600 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.791     4.391    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216     0.175 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344     2.519    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.602 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.162     3.764    soc0/sram0/axi0/o_sys_clk
    SLICE_X145Y191       FDRE                                         r  soc0/sram0/axi0/no_rst_gen.r_reg[req_addr][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y191       FDRE (Prop_fdre_C_Q)         0.178     3.942 r  soc0/sram0/axi0/no_rst_gen.r_reg[req_addr][3]/Q
                         net (fo=32771, routed)       0.415     4.357    soc0/sram0/tech0/i1.rx[1].x0/RAM/ram_reg_11264_11519_7_7/A0
    SLICE_X144Y191       RAMS64E                                      r  soc0/sram0/tech0/i1.rx[1].x0/RAM/ram_reg_11264_11519_7_7/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  iclk0/x1/O
                         net (fo=1, routed)           1.866     2.746    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.839 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.952     4.791    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520     0.271 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477     2.748    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.841 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.296     4.137    soc0/sram0/tech0/i1.rx[1].x0/RAM/ram_reg_11264_11519_7_7/WCLK
    SLICE_X144Y191       RAMS64E                                      r  soc0/sram0/tech0/i1.rx[1].x0/RAM/ram_reg_11264_11519_7_7/RAMS64E_B/CLK
                         clock pessimism             -0.352     3.785    
    SLICE_X144Y191       RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.499     4.284    soc0/sram0/tech0/i1.rx[1].x0/RAM/ram_reg_11264_11519_7_7/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -4.284    
                         arrival time                           4.357    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 soc0/sram0/axi0/no_rst_gen.r_reg[req_addr][3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            soc0/sram0/tech0/i1.rx[1].x0/RAM/ram_reg_11264_11519_7_7/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             o_clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (o_clk_sys_clk_wiz_0 rise@0.000ns - o_clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.178ns (30.039%)  route 0.415ns (69.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.137ns
    Source Clock Delay      (SCD):    3.764ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.783     0.783 r  iclk0/x1/O
                         net (fo=1, routed)           1.734     2.517    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.600 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.791     4.391    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216     0.175 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344     2.519    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.602 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.162     3.764    soc0/sram0/axi0/o_sys_clk
    SLICE_X145Y191       FDRE                                         r  soc0/sram0/axi0/no_rst_gen.r_reg[req_addr][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y191       FDRE (Prop_fdre_C_Q)         0.178     3.942 r  soc0/sram0/axi0/no_rst_gen.r_reg[req_addr][3]/Q
                         net (fo=32771, routed)       0.415     4.357    soc0/sram0/tech0/i1.rx[1].x0/RAM/ram_reg_11264_11519_7_7/A0
    SLICE_X144Y191       RAMS64E                                      r  soc0/sram0/tech0/i1.rx[1].x0/RAM/ram_reg_11264_11519_7_7/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  iclk0/x1/O
                         net (fo=1, routed)           1.866     2.746    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.839 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.952     4.791    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520     0.271 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477     2.748    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.841 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.296     4.137    soc0/sram0/tech0/i1.rx[1].x0/RAM/ram_reg_11264_11519_7_7/WCLK
    SLICE_X144Y191       RAMS64E                                      r  soc0/sram0/tech0/i1.rx[1].x0/RAM/ram_reg_11264_11519_7_7/RAMS64E_C/CLK
                         clock pessimism             -0.352     3.785    
    SLICE_X144Y191       RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.499     4.284    soc0/sram0/tech0/i1.rx[1].x0/RAM/ram_reg_11264_11519_7_7/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -4.284    
                         arrival time                           4.357    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_sys_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         25.000      23.161     RAMB36_X9Y44     soc0/boot0/tech0/ROM/w0/data_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         25.000      23.161     RAMB36_X9Y43     soc0/boot0/tech0/ROM/w0/data_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         25.000      23.161     RAMB36_X8Y39     soc0/boot0/tech0/ROM/w0/data_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         25.000      23.161     RAMB36_X9Y42     soc0/boot0/tech0/ROM/w0/data_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         25.000      23.161     RAMB36_X8Y44     soc0/boot0/tech0/ROM/w0/data_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         25.000      23.161     RAMB36_X10Y43    soc0/boot0/tech0/ROM/w0/data_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         25.000      23.161     RAMB36_X7Y40     soc0/boot0/tech0/ROM/w0/data_reg_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         25.000      23.161     RAMB36_X8Y43     soc0/boot0/tech0/ROM/w0/data_reg_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         25.000      23.161     RAMB36_X8Y38     soc0/boot0/tech0/ROM/w1/data_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         25.000      23.161     RAMB36_X7Y41     soc0/boot0/tech0/ROM/w1/data_reg_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.768         12.500      11.732     SLICE_X142Y263   soc0/group0/xslotcpu[0].cpux/river0/cache0/d0/mem0/waygen[0].wayx/data0/rxgen[0].rx/RAM/ram_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            0.768         12.500      11.732     SLICE_X142Y263   soc0/group0/xslotcpu[0].cpux/river0/cache0/d0/mem0/waygen[0].wayx/data0/rxgen[0].rx/RAM/ram_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.768         12.500      11.732     SLICE_X142Y263   soc0/group0/xslotcpu[0].cpux/river0/cache0/d0/mem0/waygen[0].wayx/data0/rxgen[0].rx/RAM/ram_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            0.768         12.500      11.732     SLICE_X142Y263   soc0/group0/xslotcpu[0].cpux/river0/cache0/d0/mem0/waygen[0].wayx/data0/rxgen[0].rx/RAM/ram_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.768         12.500      11.732     SLICE_X142Y263   soc0/group0/xslotcpu[0].cpux/river0/cache0/d0/mem0/waygen[0].wayx/data0/rxgen[0].rx/RAM/ram_reg_0_127_1_1/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            0.768         12.500      11.732     SLICE_X142Y263   soc0/group0/xslotcpu[0].cpux/river0/cache0/d0/mem0/waygen[0].wayx/data0/rxgen[0].rx/RAM/ram_reg_0_127_1_1/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.768         12.500      11.732     SLICE_X142Y263   soc0/group0/xslotcpu[0].cpux/river0/cache0/d0/mem0/waygen[0].wayx/data0/rxgen[0].rx/RAM/ram_reg_0_127_1_1/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            0.768         12.500      11.732     SLICE_X142Y263   soc0/group0/xslotcpu[0].cpux/river0/cache0/d0/mem0/waygen[0].wayx/data0/rxgen[0].rx/RAM/ram_reg_0_127_1_1/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.768         12.500      11.732     SLICE_X140Y261   soc0/group0/xslotcpu[0].cpux/river0/cache0/d0/mem0/waygen[0].wayx/data0/rxgen[0].rx/RAM/ram_reg_0_127_2_2/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            0.768         12.500      11.732     SLICE_X140Y261   soc0/group0/xslotcpu[0].cpux/river0/cache0/d0/mem0/waygen[0].wayx/data0/rxgen[0].rx/RAM/ram_reg_0_127_2_2/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.768         12.500      11.732     SLICE_X142Y263   soc0/group0/xslotcpu[0].cpux/river0/cache0/d0/mem0/waygen[0].wayx/data0/rxgen[0].rx/RAM/ram_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            0.768         12.500      11.732     SLICE_X142Y263   soc0/group0/xslotcpu[0].cpux/river0/cache0/d0/mem0/waygen[0].wayx/data0/rxgen[0].rx/RAM/ram_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.768         12.500      11.732     SLICE_X142Y263   soc0/group0/xslotcpu[0].cpux/river0/cache0/d0/mem0/waygen[0].wayx/data0/rxgen[0].rx/RAM/ram_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            0.768         12.500      11.732     SLICE_X142Y263   soc0/group0/xslotcpu[0].cpux/river0/cache0/d0/mem0/waygen[0].wayx/data0/rxgen[0].rx/RAM/ram_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.768         12.500      11.732     SLICE_X142Y263   soc0/group0/xslotcpu[0].cpux/river0/cache0/d0/mem0/waygen[0].wayx/data0/rxgen[0].rx/RAM/ram_reg_0_127_1_1/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            0.768         12.500      11.732     SLICE_X142Y263   soc0/group0/xslotcpu[0].cpux/river0/cache0/d0/mem0/waygen[0].wayx/data0/rxgen[0].rx/RAM/ram_reg_0_127_1_1/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.768         12.500      11.732     SLICE_X142Y263   soc0/group0/xslotcpu[0].cpux/river0/cache0/d0/mem0/waygen[0].wayx/data0/rxgen[0].rx/RAM/ram_reg_0_127_1_1/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            0.768         12.500      11.732     SLICE_X142Y263   soc0/group0/xslotcpu[0].cpux/river0/cache0/d0/mem0/waygen[0].wayx/data0/rxgen[0].rx/RAM/ram_reg_0_127_1_1/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.768         12.500      11.732     SLICE_X140Y261   soc0/group0/xslotcpu[0].cpux/river0/cache0/d0/mem0/waygen[0].wayx/data0/rxgen[0].rx/RAM/ram_reg_0_127_2_2/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            0.768         12.500      11.732     SLICE_X140Y261   soc0/group0/xslotcpu[0].cpux/river0/cache0/d0/mem0/waygen[0].wayx/data0/rxgen[0].rx/RAM/ram_reg_0_127_2_2/HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  i_swjtag_clktck
  To Clock:  i_swjtag_clktck

Setup :            0  Failing Endpoints,  Worst Slack      496.552ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      499.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             496.552ns  (required time - arrival time)
  Source:                 soc0/group0/dmi0/tap/nr_reg[ir][0]/C
                            (falling edge-triggered cell FDPE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc0/group0/dmi0/tap/r_reg[dr][1]/CE
                            (rising edge-triggered cell FDPE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             i_swjtag_clktck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (i_swjtag_clktck rise@1000.000ns - i_swjtag_clktck fall@500.000ns)
  Data Path Delay:        3.076ns  (logic 0.501ns (16.288%)  route 2.575ns (83.711%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.310ns = ( 1005.310 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.295ns = ( 506.295 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.940ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_swjtag_clktck fall edge)
                                                    500.000   500.000 f  
    BB21                                              0.000   500.000 f  i_jtag_tck (IN)
                         net (fo=0)                   0.000   500.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.651   500.651 f  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           4.270   504.921    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093   505.014 f  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.281   506.295    soc0/group0/dmi0/tap/CLK
    SLICE_X154Y227       FDPE                                         r  soc0/group0/dmi0/tap/nr_reg[ir][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y227       FDPE (Prop_fdpe_C_Q)         0.263   506.558 r  soc0/group0/dmi0/tap/nr_reg[ir][0]/Q
                         net (fo=38, routed)          1.188   507.746    soc0/group0/dmi0/tap/nr_reg[ir_n_1_][0]
    SLICE_X163Y222       LUT5 (Prop_lut5_I1_O)        0.054   507.800 r  soc0/group0/dmi0/tap/r[dr_length][5]_i_3/O
                         net (fo=2, routed)           0.563   508.362    soc0/group0/dmi0/tap/r[dr_length][5]_i_3_n_1
    SLICE_X162Y225       LUT5 (Prop_lut5_I1_O)        0.137   508.499 r  soc0/group0/dmi0/tap/r[dr][31]_i_1/O
                         net (fo=28, routed)          0.451   508.951    soc0/group0/dmi0/tap/comb_proc.vb_dr[5]
    SLICE_X160Y224       LUT4 (Prop_lut4_I0_O)        0.047   508.998 r  soc0/group0/dmi0/tap/r[dr][4]_i_1/O
                         net (fo=4, routed)           0.373   509.371    soc0/group0/dmi0/tap/comb_proc.vb_dr[1]
    SLICE_X161Y223       FDPE                                         r  soc0/group0/dmi0/tap/r_reg[dr][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_swjtag_clktck rise edge)
                                                   1000.000  1000.000 r  
    BB21                                              0.000  1000.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000  1000.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.544  1000.544 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.540  1004.084    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083  1004.167 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.143  1005.310    soc0/group0/dmi0/tap/CLK
    SLICE_X161Y223       FDPE                                         r  soc0/group0/dmi0/tap/r_reg[dr][1]/C
                         clock pessimism              0.940  1006.250    
                         clock uncertainty           -0.035  1006.215    
    SLICE_X161Y223       FDPE (Setup_fdpe_C_CE)      -0.292  1005.923    soc0/group0/dmi0/tap/r_reg[dr][1]
  -------------------------------------------------------------------
                         required time                       1005.923    
                         arrival time                        -509.371    
  -------------------------------------------------------------------
                         slack                                496.552    

Slack (MET) :             496.555ns  (required time - arrival time)
  Source:                 soc0/group0/dmi0/tap/nr_reg[ir][0]/C
                            (falling edge-triggered cell FDPE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc0/group0/dmi0/tap/r_reg[dr][2]/CE
                            (rising edge-triggered cell FDCE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             i_swjtag_clktck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (i_swjtag_clktck rise@1000.000ns - i_swjtag_clktck fall@500.000ns)
  Data Path Delay:        3.094ns  (logic 0.501ns (16.190%)  route 2.593ns (83.808%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.309ns = ( 1005.309 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.295ns = ( 506.295 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.940ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_swjtag_clktck fall edge)
                                                    500.000   500.000 f  
    BB21                                              0.000   500.000 f  i_jtag_tck (IN)
                         net (fo=0)                   0.000   500.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.651   500.651 f  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           4.270   504.921    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093   505.014 f  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.281   506.295    soc0/group0/dmi0/tap/CLK
    SLICE_X154Y227       FDPE                                         r  soc0/group0/dmi0/tap/nr_reg[ir][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y227       FDPE (Prop_fdpe_C_Q)         0.263   506.558 r  soc0/group0/dmi0/tap/nr_reg[ir][0]/Q
                         net (fo=38, routed)          1.188   507.746    soc0/group0/dmi0/tap/nr_reg[ir_n_1_][0]
    SLICE_X163Y222       LUT5 (Prop_lut5_I1_O)        0.054   507.800 r  soc0/group0/dmi0/tap/r[dr_length][5]_i_3/O
                         net (fo=2, routed)           0.563   508.362    soc0/group0/dmi0/tap/r[dr_length][5]_i_3_n_1
    SLICE_X162Y225       LUT5 (Prop_lut5_I1_O)        0.137   508.499 r  soc0/group0/dmi0/tap/r[dr][31]_i_1/O
                         net (fo=28, routed)          0.451   508.951    soc0/group0/dmi0/tap/comb_proc.vb_dr[5]
    SLICE_X160Y224       LUT4 (Prop_lut4_I0_O)        0.047   508.998 r  soc0/group0/dmi0/tap/r[dr][4]_i_1/O
                         net (fo=4, routed)           0.392   509.389    soc0/group0/dmi0/tap/comb_proc.vb_dr[1]
    SLICE_X154Y223       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_swjtag_clktck rise edge)
                                                   1000.000  1000.000 r  
    BB21                                              0.000  1000.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000  1000.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.544  1000.544 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.540  1004.084    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083  1004.167 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.142  1005.309    soc0/group0/dmi0/tap/CLK
    SLICE_X154Y223       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr][2]/C
                         clock pessimism              0.940  1006.249    
                         clock uncertainty           -0.035  1006.214    
    SLICE_X154Y223       FDCE (Setup_fdce_C_CE)      -0.269  1005.945    soc0/group0/dmi0/tap/r_reg[dr][2]
  -------------------------------------------------------------------
                         required time                       1005.945    
                         arrival time                        -509.389    
  -------------------------------------------------------------------
                         slack                                496.555    

Slack (MET) :             496.555ns  (required time - arrival time)
  Source:                 soc0/group0/dmi0/tap/nr_reg[ir][0]/C
                            (falling edge-triggered cell FDPE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc0/group0/dmi0/tap/r_reg[dr][3]/CE
                            (rising edge-triggered cell FDCE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             i_swjtag_clktck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (i_swjtag_clktck rise@1000.000ns - i_swjtag_clktck fall@500.000ns)
  Data Path Delay:        3.094ns  (logic 0.501ns (16.190%)  route 2.593ns (83.808%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.309ns = ( 1005.309 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.295ns = ( 506.295 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.940ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_swjtag_clktck fall edge)
                                                    500.000   500.000 f  
    BB21                                              0.000   500.000 f  i_jtag_tck (IN)
                         net (fo=0)                   0.000   500.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.651   500.651 f  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           4.270   504.921    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093   505.014 f  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.281   506.295    soc0/group0/dmi0/tap/CLK
    SLICE_X154Y227       FDPE                                         r  soc0/group0/dmi0/tap/nr_reg[ir][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y227       FDPE (Prop_fdpe_C_Q)         0.263   506.558 r  soc0/group0/dmi0/tap/nr_reg[ir][0]/Q
                         net (fo=38, routed)          1.188   507.746    soc0/group0/dmi0/tap/nr_reg[ir_n_1_][0]
    SLICE_X163Y222       LUT5 (Prop_lut5_I1_O)        0.054   507.800 r  soc0/group0/dmi0/tap/r[dr_length][5]_i_3/O
                         net (fo=2, routed)           0.563   508.362    soc0/group0/dmi0/tap/r[dr_length][5]_i_3_n_1
    SLICE_X162Y225       LUT5 (Prop_lut5_I1_O)        0.137   508.499 r  soc0/group0/dmi0/tap/r[dr][31]_i_1/O
                         net (fo=28, routed)          0.451   508.951    soc0/group0/dmi0/tap/comb_proc.vb_dr[5]
    SLICE_X160Y224       LUT4 (Prop_lut4_I0_O)        0.047   508.998 r  soc0/group0/dmi0/tap/r[dr][4]_i_1/O
                         net (fo=4, routed)           0.392   509.389    soc0/group0/dmi0/tap/comb_proc.vb_dr[1]
    SLICE_X154Y223       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_swjtag_clktck rise edge)
                                                   1000.000  1000.000 r  
    BB21                                              0.000  1000.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000  1000.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.544  1000.544 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.540  1004.084    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083  1004.167 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.142  1005.309    soc0/group0/dmi0/tap/CLK
    SLICE_X154Y223       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr][3]/C
                         clock pessimism              0.940  1006.249    
                         clock uncertainty           -0.035  1006.214    
    SLICE_X154Y223       FDCE (Setup_fdce_C_CE)      -0.269  1005.945    soc0/group0/dmi0/tap/r_reg[dr][3]
  -------------------------------------------------------------------
                         required time                       1005.945    
                         arrival time                        -509.389    
  -------------------------------------------------------------------
                         slack                                496.555    

Slack (MET) :             496.555ns  (required time - arrival time)
  Source:                 soc0/group0/dmi0/tap/nr_reg[ir][0]/C
                            (falling edge-triggered cell FDPE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc0/group0/dmi0/tap/r_reg[dr][4]/CE
                            (rising edge-triggered cell FDPE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             i_swjtag_clktck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (i_swjtag_clktck rise@1000.000ns - i_swjtag_clktck fall@500.000ns)
  Data Path Delay:        3.094ns  (logic 0.501ns (16.190%)  route 2.593ns (83.808%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.309ns = ( 1005.309 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.295ns = ( 506.295 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.940ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_swjtag_clktck fall edge)
                                                    500.000   500.000 f  
    BB21                                              0.000   500.000 f  i_jtag_tck (IN)
                         net (fo=0)                   0.000   500.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.651   500.651 f  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           4.270   504.921    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093   505.014 f  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.281   506.295    soc0/group0/dmi0/tap/CLK
    SLICE_X154Y227       FDPE                                         r  soc0/group0/dmi0/tap/nr_reg[ir][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y227       FDPE (Prop_fdpe_C_Q)         0.263   506.558 r  soc0/group0/dmi0/tap/nr_reg[ir][0]/Q
                         net (fo=38, routed)          1.188   507.746    soc0/group0/dmi0/tap/nr_reg[ir_n_1_][0]
    SLICE_X163Y222       LUT5 (Prop_lut5_I1_O)        0.054   507.800 r  soc0/group0/dmi0/tap/r[dr_length][5]_i_3/O
                         net (fo=2, routed)           0.563   508.362    soc0/group0/dmi0/tap/r[dr_length][5]_i_3_n_1
    SLICE_X162Y225       LUT5 (Prop_lut5_I1_O)        0.137   508.499 r  soc0/group0/dmi0/tap/r[dr][31]_i_1/O
                         net (fo=28, routed)          0.451   508.951    soc0/group0/dmi0/tap/comb_proc.vb_dr[5]
    SLICE_X160Y224       LUT4 (Prop_lut4_I0_O)        0.047   508.998 r  soc0/group0/dmi0/tap/r[dr][4]_i_1/O
                         net (fo=4, routed)           0.392   509.389    soc0/group0/dmi0/tap/comb_proc.vb_dr[1]
    SLICE_X154Y223       FDPE                                         r  soc0/group0/dmi0/tap/r_reg[dr][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_swjtag_clktck rise edge)
                                                   1000.000  1000.000 r  
    BB21                                              0.000  1000.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000  1000.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.544  1000.544 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.540  1004.084    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083  1004.167 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.142  1005.309    soc0/group0/dmi0/tap/CLK
    SLICE_X154Y223       FDPE                                         r  soc0/group0/dmi0/tap/r_reg[dr][4]/C
                         clock pessimism              0.940  1006.249    
                         clock uncertainty           -0.035  1006.214    
    SLICE_X154Y223       FDPE (Setup_fdpe_C_CE)      -0.269  1005.945    soc0/group0/dmi0/tap/r_reg[dr][4]
  -------------------------------------------------------------------
                         required time                       1005.945    
                         arrival time                        -509.389    
  -------------------------------------------------------------------
                         slack                                496.555    

Slack (MET) :             496.634ns  (required time - arrival time)
  Source:                 soc0/group0/dmi0/tap/nr_reg[ir][0]/C
                            (falling edge-triggered cell FDPE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc0/group0/dmi0/tap/r_reg[dr][10]/CE
                            (rising edge-triggered cell FDCE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             i_swjtag_clktck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (i_swjtag_clktck rise@1000.000ns - i_swjtag_clktck fall@500.000ns)
  Data Path Delay:        3.085ns  (logic 0.454ns (14.718%)  route 2.631ns (85.283%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.310ns = ( 1005.310 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.295ns = ( 506.295 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.940ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_swjtag_clktck fall edge)
                                                    500.000   500.000 f  
    BB21                                              0.000   500.000 f  i_jtag_tck (IN)
                         net (fo=0)                   0.000   500.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.651   500.651 f  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           4.270   504.921    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093   505.014 f  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.281   506.295    soc0/group0/dmi0/tap/CLK
    SLICE_X154Y227       FDPE                                         r  soc0/group0/dmi0/tap/nr_reg[ir][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y227       FDPE (Prop_fdpe_C_Q)         0.263   506.558 r  soc0/group0/dmi0/tap/nr_reg[ir][0]/Q
                         net (fo=38, routed)          1.188   507.746    soc0/group0/dmi0/tap/nr_reg[ir_n_1_][0]
    SLICE_X163Y222       LUT5 (Prop_lut5_I1_O)        0.054   507.800 r  soc0/group0/dmi0/tap/r[dr_length][5]_i_3/O
                         net (fo=2, routed)           0.563   508.362    soc0/group0/dmi0/tap/r[dr_length][5]_i_3_n_1
    SLICE_X162Y225       LUT5 (Prop_lut5_I1_O)        0.137   508.499 r  soc0/group0/dmi0/tap/r[dr][31]_i_1/O
                         net (fo=28, routed)          0.881   509.380    soc0/group0/dmi0/tap/comb_proc.vb_dr[5]
    SLICE_X155Y222       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_swjtag_clktck rise edge)
                                                   1000.000  1000.000 r  
    BB21                                              0.000  1000.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000  1000.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.544  1000.544 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.540  1004.084    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083  1004.167 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.143  1005.310    soc0/group0/dmi0/tap/CLK
    SLICE_X155Y222       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr][10]/C
                         clock pessimism              0.940  1006.250    
                         clock uncertainty           -0.035  1006.215    
    SLICE_X155Y222       FDCE (Setup_fdce_C_CE)      -0.201  1006.014    soc0/group0/dmi0/tap/r_reg[dr][10]
  -------------------------------------------------------------------
                         required time                       1006.014    
                         arrival time                        -509.380    
  -------------------------------------------------------------------
                         slack                                496.634    

Slack (MET) :             496.634ns  (required time - arrival time)
  Source:                 soc0/group0/dmi0/tap/nr_reg[ir][0]/C
                            (falling edge-triggered cell FDPE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc0/group0/dmi0/tap/r_reg[dr][11]/CE
                            (rising edge-triggered cell FDPE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             i_swjtag_clktck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (i_swjtag_clktck rise@1000.000ns - i_swjtag_clktck fall@500.000ns)
  Data Path Delay:        3.085ns  (logic 0.454ns (14.718%)  route 2.631ns (85.283%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.310ns = ( 1005.310 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.295ns = ( 506.295 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.940ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_swjtag_clktck fall edge)
                                                    500.000   500.000 f  
    BB21                                              0.000   500.000 f  i_jtag_tck (IN)
                         net (fo=0)                   0.000   500.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.651   500.651 f  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           4.270   504.921    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093   505.014 f  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.281   506.295    soc0/group0/dmi0/tap/CLK
    SLICE_X154Y227       FDPE                                         r  soc0/group0/dmi0/tap/nr_reg[ir][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y227       FDPE (Prop_fdpe_C_Q)         0.263   506.558 r  soc0/group0/dmi0/tap/nr_reg[ir][0]/Q
                         net (fo=38, routed)          1.188   507.746    soc0/group0/dmi0/tap/nr_reg[ir_n_1_][0]
    SLICE_X163Y222       LUT5 (Prop_lut5_I1_O)        0.054   507.800 r  soc0/group0/dmi0/tap/r[dr_length][5]_i_3/O
                         net (fo=2, routed)           0.563   508.362    soc0/group0/dmi0/tap/r[dr_length][5]_i_3_n_1
    SLICE_X162Y225       LUT5 (Prop_lut5_I1_O)        0.137   508.499 r  soc0/group0/dmi0/tap/r[dr][31]_i_1/O
                         net (fo=28, routed)          0.881   509.380    soc0/group0/dmi0/tap/comb_proc.vb_dr[5]
    SLICE_X155Y222       FDPE                                         r  soc0/group0/dmi0/tap/r_reg[dr][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_swjtag_clktck rise edge)
                                                   1000.000  1000.000 r  
    BB21                                              0.000  1000.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000  1000.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.544  1000.544 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.540  1004.084    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083  1004.167 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.143  1005.310    soc0/group0/dmi0/tap/CLK
    SLICE_X155Y222       FDPE                                         r  soc0/group0/dmi0/tap/r_reg[dr][11]/C
                         clock pessimism              0.940  1006.250    
                         clock uncertainty           -0.035  1006.215    
    SLICE_X155Y222       FDPE (Setup_fdpe_C_CE)      -0.201  1006.014    soc0/group0/dmi0/tap/r_reg[dr][11]
  -------------------------------------------------------------------
                         required time                       1006.014    
                         arrival time                        -509.380    
  -------------------------------------------------------------------
                         slack                                496.634    

Slack (MET) :             496.634ns  (required time - arrival time)
  Source:                 soc0/group0/dmi0/tap/nr_reg[ir][0]/C
                            (falling edge-triggered cell FDPE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc0/group0/dmi0/tap/r_reg[dr][12]/CE
                            (rising edge-triggered cell FDPE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             i_swjtag_clktck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (i_swjtag_clktck rise@1000.000ns - i_swjtag_clktck fall@500.000ns)
  Data Path Delay:        3.085ns  (logic 0.454ns (14.718%)  route 2.631ns (85.283%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.310ns = ( 1005.310 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.295ns = ( 506.295 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.940ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_swjtag_clktck fall edge)
                                                    500.000   500.000 f  
    BB21                                              0.000   500.000 f  i_jtag_tck (IN)
                         net (fo=0)                   0.000   500.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.651   500.651 f  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           4.270   504.921    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093   505.014 f  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.281   506.295    soc0/group0/dmi0/tap/CLK
    SLICE_X154Y227       FDPE                                         r  soc0/group0/dmi0/tap/nr_reg[ir][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y227       FDPE (Prop_fdpe_C_Q)         0.263   506.558 r  soc0/group0/dmi0/tap/nr_reg[ir][0]/Q
                         net (fo=38, routed)          1.188   507.746    soc0/group0/dmi0/tap/nr_reg[ir_n_1_][0]
    SLICE_X163Y222       LUT5 (Prop_lut5_I1_O)        0.054   507.800 r  soc0/group0/dmi0/tap/r[dr_length][5]_i_3/O
                         net (fo=2, routed)           0.563   508.362    soc0/group0/dmi0/tap/r[dr_length][5]_i_3_n_1
    SLICE_X162Y225       LUT5 (Prop_lut5_I1_O)        0.137   508.499 r  soc0/group0/dmi0/tap/r[dr][31]_i_1/O
                         net (fo=28, routed)          0.881   509.380    soc0/group0/dmi0/tap/comb_proc.vb_dr[5]
    SLICE_X155Y222       FDPE                                         r  soc0/group0/dmi0/tap/r_reg[dr][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_swjtag_clktck rise edge)
                                                   1000.000  1000.000 r  
    BB21                                              0.000  1000.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000  1000.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.544  1000.544 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.540  1004.084    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083  1004.167 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.143  1005.310    soc0/group0/dmi0/tap/CLK
    SLICE_X155Y222       FDPE                                         r  soc0/group0/dmi0/tap/r_reg[dr][12]/C
                         clock pessimism              0.940  1006.250    
                         clock uncertainty           -0.035  1006.215    
    SLICE_X155Y222       FDPE (Setup_fdpe_C_CE)      -0.201  1006.014    soc0/group0/dmi0/tap/r_reg[dr][12]
  -------------------------------------------------------------------
                         required time                       1006.014    
                         arrival time                        -509.380    
  -------------------------------------------------------------------
                         slack                                496.634    

Slack (MET) :             496.711ns  (required time - arrival time)
  Source:                 soc0/group0/dmi0/tap/nr_reg[ir][4]/C
                            (falling edge-triggered cell FDCE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc0/group0/dmi0/tap/r_reg[dr][11]/D
                            (rising edge-triggered cell FDPE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             i_swjtag_clktck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (i_swjtag_clktck rise@1000.000ns - i_swjtag_clktck fall@500.000ns)
  Data Path Delay:        3.200ns  (logic 0.271ns (8.470%)  route 2.929ns (91.531%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.310ns = ( 1005.310 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.294ns = ( 506.294 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.940ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_swjtag_clktck fall edge)
                                                    500.000   500.000 f  
    BB21                                              0.000   500.000 f  i_jtag_tck (IN)
                         net (fo=0)                   0.000   500.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.651   500.651 f  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           4.270   504.921    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093   505.014 f  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.280   506.294    soc0/group0/dmi0/tap/CLK
    SLICE_X161Y224       FDCE                                         r  soc0/group0/dmi0/tap/nr_reg[ir][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y224       FDCE (Prop_fdce_C_Q)         0.228   506.522 f  soc0/group0/dmi0/tap/nr_reg[ir][4]/Q
                         net (fo=46, routed)          0.675   507.197    soc0/group0/dmi0/tap/p_2_in[4]
    SLICE_X155Y223       LUT5 (Prop_lut5_I1_O)        0.043   507.240 r  soc0/group0/dmi0/tap/r[dr][11]_i_1/O
                         net (fo=1, routed)           2.254   509.494    soc0/group0/dmi0/tap/comb_proc.vb_dr0_in[11]
    SLICE_X155Y222       FDPE                                         r  soc0/group0/dmi0/tap/r_reg[dr][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_swjtag_clktck rise edge)
                                                   1000.000  1000.000 r  
    BB21                                              0.000  1000.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000  1000.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.544  1000.544 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.540  1004.084    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083  1004.167 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.143  1005.310    soc0/group0/dmi0/tap/CLK
    SLICE_X155Y222       FDPE                                         r  soc0/group0/dmi0/tap/r_reg[dr][11]/C
                         clock pessimism              0.940  1006.250    
                         clock uncertainty           -0.035  1006.215    
    SLICE_X155Y222       FDPE (Setup_fdpe_C_D)       -0.010  1006.205    soc0/group0/dmi0/tap/r_reg[dr][11]
  -------------------------------------------------------------------
                         required time                       1006.205    
                         arrival time                        -509.494    
  -------------------------------------------------------------------
                         slack                                496.711    

Slack (MET) :             496.774ns  (required time - arrival time)
  Source:                 soc0/group0/dmi0/tap/nr_reg[ir][4]/C
                            (falling edge-triggered cell FDCE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc0/group0/dmi0/tap/r_reg[dr][33]/D
                            (rising edge-triggered cell FDCE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             i_swjtag_clktck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (i_swjtag_clktck rise@1000.000ns - i_swjtag_clktck fall@500.000ns)
  Data Path Delay:        3.048ns  (logic 0.278ns (9.120%)  route 2.770ns (90.880%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.311ns = ( 1005.311 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.294ns = ( 506.294 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.940ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_swjtag_clktck fall edge)
                                                    500.000   500.000 f  
    BB21                                              0.000   500.000 f  i_jtag_tck (IN)
                         net (fo=0)                   0.000   500.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.651   500.651 f  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           4.270   504.921    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093   505.014 f  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.280   506.294    soc0/group0/dmi0/tap/CLK
    SLICE_X161Y224       FDCE                                         r  soc0/group0/dmi0/tap/nr_reg[ir][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y224       FDCE (Prop_fdce_C_Q)         0.228   506.522 r  soc0/group0/dmi0/tap/nr_reg[ir][4]/Q
                         net (fo=46, routed)          0.758   507.280    soc0/group0/dmi0/tap/p_2_in[4]
    SLICE_X161Y225       LUT4 (Prop_lut4_I2_O)        0.050   507.330 r  soc0/group0/dmi0/tap/r[dr][33]_i_1/O
                         net (fo=1, routed)           2.012   509.342    soc0/group0/dmi0/tap/comb_proc.vb_dr0_in[33]
    SLICE_X165Y223       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr][33]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_swjtag_clktck rise edge)
                                                   1000.000  1000.000 r  
    BB21                                              0.000  1000.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000  1000.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.544  1000.544 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.540  1004.084    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083  1004.167 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.144  1005.311    soc0/group0/dmi0/tap/CLK
    SLICE_X165Y223       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr][33]/C
                         clock pessimism              0.940  1006.251    
                         clock uncertainty           -0.035  1006.216    
    SLICE_X165Y223       FDCE (Setup_fdce_C_D)       -0.099  1006.117    soc0/group0/dmi0/tap/r_reg[dr][33]
  -------------------------------------------------------------------
                         required time                       1006.117    
                         arrival time                        -509.342    
  -------------------------------------------------------------------
                         slack                                496.774    

Slack (MET) :             496.866ns  (required time - arrival time)
  Source:                 soc0/group0/dmi0/tap/nr_reg[ir][0]/C
                            (falling edge-triggered cell FDPE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc0/group0/dmi0/tap/r_reg[dr][30]/CE
                            (rising edge-triggered cell FDCE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             i_swjtag_clktck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (i_swjtag_clktck rise@1000.000ns - i_swjtag_clktck fall@500.000ns)
  Data Path Delay:        2.902ns  (logic 0.454ns (15.647%)  route 2.448ns (84.353%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.313ns = ( 1005.313 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.295ns = ( 506.295 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_swjtag_clktck fall edge)
                                                    500.000   500.000 f  
    BB21                                              0.000   500.000 f  i_jtag_tck (IN)
                         net (fo=0)                   0.000   500.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.651   500.651 f  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           4.270   504.921    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093   505.014 f  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.281   506.295    soc0/group0/dmi0/tap/CLK
    SLICE_X154Y227       FDPE                                         r  soc0/group0/dmi0/tap/nr_reg[ir][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y227       FDPE (Prop_fdpe_C_Q)         0.263   506.558 r  soc0/group0/dmi0/tap/nr_reg[ir][0]/Q
                         net (fo=38, routed)          1.188   507.746    soc0/group0/dmi0/tap/nr_reg[ir_n_1_][0]
    SLICE_X163Y222       LUT5 (Prop_lut5_I1_O)        0.054   507.800 r  soc0/group0/dmi0/tap/r[dr_length][5]_i_3/O
                         net (fo=2, routed)           0.563   508.362    soc0/group0/dmi0/tap/r[dr_length][5]_i_3_n_1
    SLICE_X162Y225       LUT5 (Prop_lut5_I1_O)        0.137   508.499 r  soc0/group0/dmi0/tap/r[dr][31]_i_1/O
                         net (fo=28, routed)          0.697   509.197    soc0/group0/dmi0/tap/comb_proc.vb_dr[5]
    SLICE_X154Y229       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_swjtag_clktck rise edge)
                                                   1000.000  1000.000 r  
    BB21                                              0.000  1000.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000  1000.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.544  1000.544 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.540  1004.084    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083  1004.167 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.146  1005.313    soc0/group0/dmi0/tap/CLK
    SLICE_X154Y229       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr][30]/C
                         clock pessimism              0.963  1006.276    
                         clock uncertainty           -0.035  1006.241    
    SLICE_X154Y229       FDCE (Setup_fdce_C_CE)      -0.178  1006.063    soc0/group0/dmi0/tap/r_reg[dr][30]
  -------------------------------------------------------------------
                         required time                       1006.063    
                         arrival time                        -509.197    
  -------------------------------------------------------------------
                         slack                                496.866    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 soc0/group0/dmi0/tap/r_reg[dr][11]/C
                            (rising edge-triggered cell FDPE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc0/group0/dmi0/tap/r_reg[dr][10]/D
                            (rising edge-triggered cell FDCE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             i_swjtag_clktck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_swjtag_clktck rise@0.000ns - i_swjtag_clktck rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.157ns (72.824%)  route 0.059ns (27.176%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.808ns
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_swjtag_clktck rise edge)
                                                      0.000     0.000 r  
    BB21                                              0.000     0.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.157     0.157 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.235     2.392    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.418 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.568     2.986    soc0/group0/dmi0/tap/CLK
    SLICE_X155Y222       FDPE                                         r  soc0/group0/dmi0/tap/r_reg[dr][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y222       FDPE (Prop_fdpe_C_Q)         0.091     3.077 r  soc0/group0/dmi0/tap/r_reg[dr][11]/Q
                         net (fo=2, routed)           0.059     3.136    soc0/group0/dmi0/tap/r_reg[dr_n_1_][11]
    SLICE_X155Y222       LUT5 (Prop_lut5_I0_O)        0.066     3.202 r  soc0/group0/dmi0/tap/r[dr][10]_i_1/O
                         net (fo=1, routed)           0.000     3.202    soc0/group0/dmi0/tap/comb_proc.vb_dr0_in[10]
    SLICE_X155Y222       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_swjtag_clktck rise edge)
                                                      0.000     0.000 r  
    BB21                                              0.000     0.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.324     0.324 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.682     3.006    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.036 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.772     3.808    soc0/group0/dmi0/tap/CLK
    SLICE_X155Y222       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr][10]/C
                         clock pessimism             -0.822     2.986    
    SLICE_X155Y222       FDCE (Hold_fdce_C_D)         0.060     3.046    soc0/group0/dmi0/tap/r_reg[dr][10]
  -------------------------------------------------------------------
                         required time                         -3.046    
                         arrival time                           3.202    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 soc0/group0/dmi0/tap/r_reg[dr][6]/C
                            (rising edge-triggered cell FDCE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc0/group0/dmi0/tap/r_reg[dr][5]/D
                            (rising edge-triggered cell FDCE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             i_swjtag_clktck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_swjtag_clktck rise@0.000ns - i_swjtag_clktck rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.113%)  route 0.113ns (46.887%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.807ns
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.821ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_swjtag_clktck rise edge)
                                                      0.000     0.000 r  
    BB21                                              0.000     0.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.157     0.157 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.235     2.392    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.418 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.568     2.986    soc0/group0/dmi0/tap/CLK
    SLICE_X159Y223       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y223       FDCE (Prop_fdce_C_Q)         0.100     3.086 r  soc0/group0/dmi0/tap/r_reg[dr][6]/Q
                         net (fo=2, routed)           0.113     3.199    soc0/group0/dmi0/tap/r_reg[dr_n_1_][6]
    SLICE_X159Y223       LUT5 (Prop_lut5_I0_O)        0.028     3.227 r  soc0/group0/dmi0/tap/r[dr][5]_i_1/O
                         net (fo=1, routed)           0.000     3.227    soc0/group0/dmi0/tap/comb_proc.vb_dr0_in[5]
    SLICE_X159Y223       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_swjtag_clktck rise edge)
                                                      0.000     0.000 r  
    BB21                                              0.000     0.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.324     0.324 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.682     3.006    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.036 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.771     3.807    soc0/group0/dmi0/tap/CLK
    SLICE_X159Y223       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr][5]/C
                         clock pessimism             -0.821     2.986    
    SLICE_X159Y223       FDCE (Hold_fdce_C_D)         0.060     3.046    soc0/group0/dmi0/tap/r_reg[dr][5]
  -------------------------------------------------------------------
                         required time                         -3.046    
                         arrival time                           3.227    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 soc0/group0/dmi0/tap/r_reg[dr][20]/C
                            (rising edge-triggered cell FDCE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc0/group0/dmi0/tap/r_reg[dr][19]/D
                            (rising edge-triggered cell FDCE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             i_swjtag_clktck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_swjtag_clktck rise@0.000ns - i_swjtag_clktck rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.128ns (46.321%)  route 0.148ns (53.678%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.810ns
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.791ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_swjtag_clktck rise edge)
                                                      0.000     0.000 r  
    BB21                                              0.000     0.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.157     0.157 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.235     2.392    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.418 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.569     2.987    soc0/group0/dmi0/tap/CLK
    SLICE_X161Y227       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y227       FDCE (Prop_fdce_C_Q)         0.100     3.087 r  soc0/group0/dmi0/tap/r_reg[dr][20]/Q
                         net (fo=2, routed)           0.148     3.236    soc0/group0/dmi0/tap/r_reg[dr_n_1_][20]
    SLICE_X159Y228       LUT5 (Prop_lut5_I0_O)        0.028     3.264 r  soc0/group0/dmi0/tap/r[dr][19]_i_1/O
                         net (fo=1, routed)           0.000     3.264    soc0/group0/dmi0/tap/comb_proc.vb_dr0_in[19]
    SLICE_X159Y228       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_swjtag_clktck rise edge)
                                                      0.000     0.000 r  
    BB21                                              0.000     0.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.324     0.324 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.682     3.006    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.036 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.774     3.810    soc0/group0/dmi0/tap/CLK
    SLICE_X159Y228       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr][19]/C
                         clock pessimism             -0.791     3.019    
    SLICE_X159Y228       FDCE (Hold_fdce_C_D)         0.061     3.080    soc0/group0/dmi0/tap/r_reg[dr][19]
  -------------------------------------------------------------------
                         required time                         -3.080    
                         arrival time                           3.264    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 soc0/group0/dmi0/tap/r_reg[dr][0]/C
                            (rising edge-triggered cell FDPE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc0/group0/dmi0/tap/r_reg[dr][0]/D
                            (rising edge-triggered cell FDPE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             i_swjtag_clktck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_swjtag_clktck rise@0.000ns - i_swjtag_clktck rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (51.942%)  route 0.118ns (48.058%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.807ns
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.821ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_swjtag_clktck rise edge)
                                                      0.000     0.000 r  
    BB21                                              0.000     0.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.157     0.157 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.235     2.392    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.418 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.568     2.986    soc0/group0/dmi0/tap/CLK
    SLICE_X163Y224       FDPE                                         r  soc0/group0/dmi0/tap/r_reg[dr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y224       FDPE (Prop_fdpe_C_Q)         0.100     3.086 r  soc0/group0/dmi0/tap/r_reg[dr][0]/Q
                         net (fo=5, routed)           0.118     3.205    soc0/group0/dmi0/tap/r_reg[dr][0]_0
    SLICE_X163Y224       LUT6 (Prop_lut6_I5_O)        0.028     3.233 r  soc0/group0/dmi0/tap/r[dr][0]_i_1/O
                         net (fo=1, routed)           0.000     3.233    soc0/group0/dmi0/tap/r[dr][0]_i_1_n_1
    SLICE_X163Y224       FDPE                                         r  soc0/group0/dmi0/tap/r_reg[dr][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_swjtag_clktck rise edge)
                                                      0.000     0.000 r  
    BB21                                              0.000     0.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.324     0.324 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.682     3.006    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.036 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.771     3.807    soc0/group0/dmi0/tap/CLK
    SLICE_X163Y224       FDPE                                         r  soc0/group0/dmi0/tap/r_reg[dr][0]/C
                         clock pessimism             -0.821     2.986    
    SLICE_X163Y224       FDPE (Hold_fdpe_C_D)         0.061     3.047    soc0/group0/dmi0/tap/r_reg[dr][0]
  -------------------------------------------------------------------
                         required time                         -3.047    
                         arrival time                           3.233    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 soc0/group0/dmi0/tap/r_reg[dr][13]/C
                            (rising edge-triggered cell FDCE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc0/group0/dmi0/tap/r_reg[dr][12]/D
                            (rising edge-triggered cell FDPE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             i_swjtag_clktck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_swjtag_clktck rise@0.000ns - i_swjtag_clktck rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.888%)  route 0.134ns (51.112%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.808ns
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.810ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_swjtag_clktck rise edge)
                                                      0.000     0.000 r  
    BB21                                              0.000     0.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.157     0.157 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.235     2.392    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.418 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.566     2.984    soc0/group0/dmi0/tap/CLK
    SLICE_X155Y224       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y224       FDCE (Prop_fdce_C_Q)         0.100     3.084 r  soc0/group0/dmi0/tap/r_reg[dr][13]/Q
                         net (fo=2, routed)           0.134     3.218    soc0/group0/dmi0/tap/r_reg[dr_n_1_][13]
    SLICE_X155Y222       LUT5 (Prop_lut5_I0_O)        0.028     3.246 r  soc0/group0/dmi0/tap/r[dr][12]_i_1/O
                         net (fo=1, routed)           0.000     3.246    soc0/group0/dmi0/tap/comb_proc.vb_dr0_in[12]
    SLICE_X155Y222       FDPE                                         r  soc0/group0/dmi0/tap/r_reg[dr][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_swjtag_clktck rise edge)
                                                      0.000     0.000 r  
    BB21                                              0.000     0.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.324     0.324 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.682     3.006    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.036 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.772     3.808    soc0/group0/dmi0/tap/CLK
    SLICE_X155Y222       FDPE                                         r  soc0/group0/dmi0/tap/r_reg[dr][12]/C
                         clock pessimism             -0.810     2.998    
    SLICE_X155Y222       FDPE (Hold_fdpe_C_D)         0.060     3.058    soc0/group0/dmi0/tap/r_reg[dr][12]
  -------------------------------------------------------------------
                         required time                         -3.058    
                         arrival time                           3.246    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 soc0/group0/dmi0/tap/r_reg[dr][27]/C
                            (rising edge-triggered cell FDCE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc0/group0/dmi0/tap/r_reg[dr][26]/D
                            (rising edge-triggered cell FDCE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             i_swjtag_clktck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_swjtag_clktck rise@0.000ns - i_swjtag_clktck rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.128ns (47.230%)  route 0.143ns (52.770%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.810ns
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.810ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_swjtag_clktck rise edge)
                                                      0.000     0.000 r  
    BB21                                              0.000     0.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.157     0.157 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.235     2.392    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.418 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.568     2.986    soc0/group0/dmi0/tap/CLK
    SLICE_X157Y226       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y226       FDCE (Prop_fdce_C_Q)         0.100     3.086 r  soc0/group0/dmi0/tap/r_reg[dr][27]/Q
                         net (fo=2, routed)           0.143     3.229    soc0/group0/dmi0/tap/r_reg[dr_n_1_][27]
    SLICE_X159Y228       LUT5 (Prop_lut5_I0_O)        0.028     3.257 r  soc0/group0/dmi0/tap/r[dr][26]_i_1/O
                         net (fo=1, routed)           0.000     3.257    soc0/group0/dmi0/tap/comb_proc.vb_dr0_in[26]
    SLICE_X159Y228       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_swjtag_clktck rise edge)
                                                      0.000     0.000 r  
    BB21                                              0.000     0.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.324     0.324 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.682     3.006    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.036 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.774     3.810    soc0/group0/dmi0/tap/CLK
    SLICE_X159Y228       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr][26]/C
                         clock pessimism             -0.810     3.000    
    SLICE_X159Y228       FDCE (Hold_fdce_C_D)         0.061     3.061    soc0/group0/dmi0/tap/r_reg[dr][26]
  -------------------------------------------------------------------
                         required time                         -3.061    
                         arrival time                           3.257    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 soc0/group0/dmi0/tap/r_reg[dr][4]/C
                            (rising edge-triggered cell FDPE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc0/group0/dmi0/tap/r_reg[dr][3]/D
                            (rising edge-triggered cell FDCE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             i_swjtag_clktck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_swjtag_clktck rise@0.000ns - i_swjtag_clktck rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.146ns (50.985%)  route 0.140ns (49.015%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.806ns
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.821ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_swjtag_clktck rise edge)
                                                      0.000     0.000 r  
    BB21                                              0.000     0.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.157     0.157 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.235     2.392    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.418 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.567     2.985    soc0/group0/dmi0/tap/CLK
    SLICE_X154Y223       FDPE                                         r  soc0/group0/dmi0/tap/r_reg[dr][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y223       FDPE (Prop_fdpe_C_Q)         0.118     3.103 r  soc0/group0/dmi0/tap/r_reg[dr][4]/Q
                         net (fo=3, routed)           0.140     3.244    soc0/group0/dmi0/tap/r_reg[dr_n_1_][4]
    SLICE_X154Y223       LUT6 (Prop_lut6_I0_O)        0.028     3.272 r  soc0/group0/dmi0/tap/r[dr][3]_i_1/O
                         net (fo=1, routed)           0.000     3.272    soc0/group0/dmi0/tap/comb_proc.vb_dr0_in[3]
    SLICE_X154Y223       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_swjtag_clktck rise edge)
                                                      0.000     0.000 r  
    BB21                                              0.000     0.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.324     0.324 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.682     3.006    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.036 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.770     3.806    soc0/group0/dmi0/tap/CLK
    SLICE_X154Y223       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr][3]/C
                         clock pessimism             -0.821     2.985    
    SLICE_X154Y223       FDCE (Hold_fdce_C_D)         0.087     3.072    soc0/group0/dmi0/tap/r_reg[dr][3]
  -------------------------------------------------------------------
                         required time                         -3.072    
                         arrival time                           3.272    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 soc0/group0/dmi0/tap/r_reg[dr][23]/C
                            (rising edge-triggered cell FDPE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc0/group0/dmi0/tap/r_reg[dr][22]/D
                            (rising edge-triggered cell FDPE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             i_swjtag_clktck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_swjtag_clktck rise@0.000ns - i_swjtag_clktck rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.128ns (48.152%)  route 0.138ns (51.848%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.810ns
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.823ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_swjtag_clktck rise edge)
                                                      0.000     0.000 r  
    BB21                                              0.000     0.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.157     0.157 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.235     2.392    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.418 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.569     2.987    soc0/group0/dmi0/tap/CLK
    SLICE_X161Y227       FDPE                                         r  soc0/group0/dmi0/tap/r_reg[dr][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y227       FDPE (Prop_fdpe_C_Q)         0.100     3.087 r  soc0/group0/dmi0/tap/r_reg[dr][23]/Q
                         net (fo=2, routed)           0.138     3.225    soc0/group0/dmi0/tap/r_reg[dr_n_1_][23]
    SLICE_X161Y227       LUT5 (Prop_lut5_I0_O)        0.028     3.253 r  soc0/group0/dmi0/tap/r[dr][22]_i_1/O
                         net (fo=1, routed)           0.000     3.253    soc0/group0/dmi0/tap/comb_proc.vb_dr0_in[22]
    SLICE_X161Y227       FDPE                                         r  soc0/group0/dmi0/tap/r_reg[dr][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_swjtag_clktck rise edge)
                                                      0.000     0.000 r  
    BB21                                              0.000     0.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.324     0.324 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.682     3.006    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.036 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.774     3.810    soc0/group0/dmi0/tap/CLK
    SLICE_X161Y227       FDPE                                         r  soc0/group0/dmi0/tap/r_reg[dr][22]/C
                         clock pessimism             -0.823     2.987    
    SLICE_X161Y227       FDPE (Hold_fdpe_C_D)         0.061     3.048    soc0/group0/dmi0/tap/r_reg[dr][22]
  -------------------------------------------------------------------
                         required time                         -3.048    
                         arrival time                           3.253    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 soc0/group0/dmi0/tap/r_reg[dr_length][0]/C
                            (rising edge-triggered cell FDCE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc0/group0/dmi0/tap/r_reg[dr_length][0]/D
                            (rising edge-triggered cell FDCE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             i_swjtag_clktck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_swjtag_clktck rise@0.000ns - i_swjtag_clktck rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.146ns (50.009%)  route 0.146ns (49.991%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.811ns
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_swjtag_clktck rise edge)
                                                      0.000     0.000 r  
    BB21                                              0.000     0.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.157     0.157 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.235     2.392    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.418 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.571     2.989    soc0/group0/dmi0/tap/CLK
    SLICE_X162Y221       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr_length][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y221       FDCE (Prop_fdce_C_Q)         0.118     3.107 r  soc0/group0/dmi0/tap/r_reg[dr_length][0]/Q
                         net (fo=7, routed)           0.146     3.253    soc0/group0/dmi0/tap/r_reg[dr_length_n_1_][0]
    SLICE_X162Y221       LUT4 (Prop_lut4_I3_O)        0.028     3.281 r  soc0/group0/dmi0/tap/r[dr_length][0]_i_1/O
                         net (fo=1, routed)           0.000     3.281    soc0/group0/dmi0/tap/r[dr_length][0]_i_1_n_1
    SLICE_X162Y221       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr_length][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_swjtag_clktck rise edge)
                                                      0.000     0.000 r  
    BB21                                              0.000     0.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.324     0.324 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.682     3.006    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.036 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.775     3.811    soc0/group0/dmi0/tap/CLK
    SLICE_X162Y221       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr_length][0]/C
                         clock pessimism             -0.822     2.989    
    SLICE_X162Y221       FDCE (Hold_fdce_C_D)         0.087     3.076    soc0/group0/dmi0/tap/r_reg[dr_length][0]
  -------------------------------------------------------------------
                         required time                         -3.076    
                         arrival time                           3.281    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 soc0/group0/dmi0/tap/FSM_sequential_r_reg[state][0]/C
                            (rising edge-triggered cell FDCE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc0/group0/dmi0/tap/FSM_sequential_r_reg[state][2]/D
                            (rising edge-triggered cell FDCE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             i_swjtag_clktck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_swjtag_clktck rise@0.000ns - i_swjtag_clktck rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.129ns (43.438%)  route 0.168ns (56.562%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.807ns
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.821ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_swjtag_clktck rise edge)
                                                      0.000     0.000 r  
    BB21                                              0.000     0.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.157     0.157 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.235     2.392    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.418 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.568     2.986    soc0/group0/dmi0/tap/CLK
    SLICE_X163Y224       FDCE                                         r  soc0/group0/dmi0/tap/FSM_sequential_r_reg[state][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y224       FDCE (Prop_fdce_C_Q)         0.100     3.086 r  soc0/group0/dmi0/tap/FSM_sequential_r_reg[state][0]/Q
                         net (fo=56, routed)          0.168     3.254    soc0/group0/dmi0/tap/r_reg[state][0]
    SLICE_X163Y224       LUT5 (Prop_lut5_I4_O)        0.029     3.283 r  soc0/group0/dmi0/tap/FSM_sequential_r[state][2]_i_1/O
                         net (fo=1, routed)           0.000     3.283    soc0/group0/dmi0/tap/comb_proc.v__0[2]
    SLICE_X163Y224       FDCE                                         r  soc0/group0/dmi0/tap/FSM_sequential_r_reg[state][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_swjtag_clktck rise edge)
                                                      0.000     0.000 r  
    BB21                                              0.000     0.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.324     0.324 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.682     3.006    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.036 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.771     3.807    soc0/group0/dmi0/tap/CLK
    SLICE_X163Y224       FDCE                                         r  soc0/group0/dmi0/tap/FSM_sequential_r_reg[state][2]/C
                         clock pessimism             -0.821     2.986    
    SLICE_X163Y224       FDCE (Hold_fdce_C_D)         0.075     3.061    soc0/group0/dmi0/tap/FSM_sequential_r_reg[state][2]
  -------------------------------------------------------------------
                         required time                         -3.061    
                         arrival time                           3.283    
  -------------------------------------------------------------------
                         slack                                  0.222    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_swjtag_clktck
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { i_jtag_tck }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.408         1000.000    998.592    BUFGCTRL_X0Y2   i_jtag_tck_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            0.750         1000.000    999.250    SLICE_X163Y224  soc0/group0/dmi0/tap/FSM_sequential_r_reg[state][2]/C
Min Period        n/a     FDCE/C   n/a            0.750         1000.000    999.250    SLICE_X163Y224  soc0/group0/dmi0/tap/FSM_sequential_r_reg[state][3]/C
Min Period        n/a     FDCE/C   n/a            0.750         1000.000    999.250    SLICE_X161Y224  soc0/group0/dmi0/tap/nr_reg[ir][3]/C
Min Period        n/a     FDPE/C   n/a            0.750         1000.000    999.250    SLICE_X155Y222  soc0/group0/dmi0/tap/r_reg[dr][11]/C
Min Period        n/a     FDCE/C   n/a            0.750         1000.000    999.250    SLICE_X165Y223  soc0/group0/dmi0/tap/r_reg[dr][33]/C
Min Period        n/a     FDCE/C   n/a            0.750         1000.000    999.250    SLICE_X155Y226  soc0/group0/dmi0/tap/r_reg[dr][34]/C
Min Period        n/a     FDCE/C   n/a            0.750         1000.000    999.250    SLICE_X165Y223  soc0/group0/dmi0/tap/r_reg[dr][35]/C
Min Period        n/a     FDCE/C   n/a            0.700         1000.000    999.300    SLICE_X163Y224  soc0/group0/dmi0/tap/FSM_sequential_r_reg[state][0]/C
Min Period        n/a     FDCE/C   n/a            0.700         1000.000    999.300    SLICE_X163Y224  soc0/group0/dmi0/tap/FSM_sequential_r_reg[state][1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         500.000     499.600    SLICE_X163Y224  soc0/group0/dmi0/tap/FSM_sequential_r_reg[state][2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         500.000     499.600    SLICE_X163Y224  soc0/group0/dmi0/tap/FSM_sequential_r_reg[state][2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         500.000     499.600    SLICE_X163Y224  soc0/group0/dmi0/tap/FSM_sequential_r_reg[state][3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         500.000     499.600    SLICE_X163Y224  soc0/group0/dmi0/tap/FSM_sequential_r_reg[state][3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         500.000     499.600    SLICE_X161Y224  soc0/group0/dmi0/tap/nr_reg[ir][3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         500.000     499.600    SLICE_X161Y224  soc0/group0/dmi0/tap/nr_reg[ir][3]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.400         500.000     499.600    SLICE_X155Y222  soc0/group0/dmi0/tap/r_reg[dr][11]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.400         500.000     499.600    SLICE_X155Y222  soc0/group0/dmi0/tap/r_reg[dr][11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         500.000     499.600    SLICE_X165Y223  soc0/group0/dmi0/tap/r_reg[dr][33]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         500.000     499.600    SLICE_X165Y223  soc0/group0/dmi0/tap/r_reg[dr][33]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         500.000     499.650    SLICE_X163Y224  soc0/group0/dmi0/tap/FSM_sequential_r_reg[state][0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         500.000     499.650    SLICE_X163Y224  soc0/group0/dmi0/tap/FSM_sequential_r_reg[state][0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         500.000     499.650    SLICE_X163Y224  soc0/group0/dmi0/tap/FSM_sequential_r_reg[state][1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         500.000     499.650    SLICE_X163Y224  soc0/group0/dmi0/tap/FSM_sequential_r_reg[state][1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         500.000     499.650    SLICE_X163Y224  soc0/group0/dmi0/tap/FSM_sequential_r_reg[state][2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         500.000     499.650    SLICE_X163Y224  soc0/group0/dmi0/tap/FSM_sequential_r_reg[state][2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         500.000     499.650    SLICE_X163Y224  soc0/group0/dmi0/tap/FSM_sequential_r_reg[state][3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         500.000     499.650    SLICE_X163Y224  soc0/group0/dmi0/tap/FSM_sequential_r_reg[state][3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         500.000     499.650    SLICE_X153Y224  soc0/group0/dmi0/tap/nr_reg[dmi_addr][0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         500.000     499.650    SLICE_X153Y224  soc0/group0/dmi0/tap/nr_reg[dmi_addr][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_sys_clk_wiz_0
  To Clock:  i_sclk_p

Setup :            0  Failing Endpoints,  Worst Slack        1.859ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.859ns  (required time - arrival time)
  Source:                 soc0/apbrdg0/no_rst_gen.r_reg[selidx][2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            prci0/pslv0/no_rst_gen.r_reg[req_addr][4]/CE
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             i_sclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (i_sclk_p rise@5.000ns - o_clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.650ns  (logic 0.408ns (15.395%)  route 2.242ns (84.605%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.773ns = ( 8.773 - 5.000 ) 
    Source Clock Delay      (SCD):    4.136ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  iclk0/x1/O
                         net (fo=1, routed)           1.866     2.746    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.839 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.952     4.791    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520     0.271 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477     2.748    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.841 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.295     4.136    soc0/apbrdg0/o_sys_clk
    SLICE_X155Y208       FDRE                                         r  soc0/apbrdg0/no_rst_gen.r_reg[selidx][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y208       FDRE (Prop_fdre_C_Q)         0.223     4.359 f  soc0/apbrdg0/no_rst_gen.r_reg[selidx][2]/Q
                         net (fo=142, routed)         1.239     5.598    soc0/apbrdg0/no_rst_gen.r_reg[selidx][2]
    SLICE_X157Y199       LUT4 (Prop_lut4_I3_O)        0.049     5.647 r  soc0/apbrdg0/FSM_sequential_no_rst_gen.r[state][0]_i_2__3/O
                         net (fo=3, routed)           0.513     6.160    prci0/pslv0/prci_apbi[pselx]
    SLICE_X157Y195       LUT3 (Prop_lut3_I0_O)        0.136     6.296 r  prci0/pslv0/no_rst_gen.r[req_addr][11]_i_1__11/O
                         net (fo=10, routed)          0.490     6.786    prci0/pslv0/comb_proc.v
    SLICE_X151Y197       FDRE                                         r  prci0/pslv0/no_rst_gen.r_reg[req_addr][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_sclk_p rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     5.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.783     5.783 r  iclk0/x1/O
                         net (fo=1, routed)           1.734     7.517    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.600 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.173     8.773    prci0/pslv0/ib_clk_tcxo_BUFG
    SLICE_X151Y197       FDRE                                         r  prci0/pslv0/no_rst_gen.r_reg[req_addr][4]/C
                         clock pessimism              0.239     9.012    
                         clock uncertainty           -0.166     8.846    
    SLICE_X151Y197       FDRE (Setup_fdre_C_CE)      -0.201     8.645    prci0/pslv0/no_rst_gen.r_reg[req_addr][4]
  -------------------------------------------------------------------
                         required time                          8.645    
                         arrival time                          -6.786    
  -------------------------------------------------------------------
                         slack                                  1.859    

Slack (MET) :             1.975ns  (required time - arrival time)
  Source:                 soc0/apbrdg0/no_rst_gen.r_reg[selidx][2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            prci0/pslv0/no_rst_gen.r_reg[req_addr][10]/CE
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             i_sclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (i_sclk_p rise@5.000ns - o_clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.408ns (15.955%)  route 2.149ns (84.045%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.773ns = ( 8.773 - 5.000 ) 
    Source Clock Delay      (SCD):    4.136ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  iclk0/x1/O
                         net (fo=1, routed)           1.866     2.746    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.839 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.952     4.791    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520     0.271 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477     2.748    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.841 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.295     4.136    soc0/apbrdg0/o_sys_clk
    SLICE_X155Y208       FDRE                                         r  soc0/apbrdg0/no_rst_gen.r_reg[selidx][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y208       FDRE (Prop_fdre_C_Q)         0.223     4.359 f  soc0/apbrdg0/no_rst_gen.r_reg[selidx][2]/Q
                         net (fo=142, routed)         1.239     5.598    soc0/apbrdg0/no_rst_gen.r_reg[selidx][2]
    SLICE_X157Y199       LUT4 (Prop_lut4_I3_O)        0.049     5.647 r  soc0/apbrdg0/FSM_sequential_no_rst_gen.r[state][0]_i_2__3/O
                         net (fo=3, routed)           0.513     6.160    prci0/pslv0/prci_apbi[pselx]
    SLICE_X157Y195       LUT3 (Prop_lut3_I0_O)        0.136     6.296 r  prci0/pslv0/no_rst_gen.r[req_addr][11]_i_1__11/O
                         net (fo=10, routed)          0.397     6.693    prci0/pslv0/comb_proc.v
    SLICE_X152Y196       FDRE                                         r  prci0/pslv0/no_rst_gen.r_reg[req_addr][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_sclk_p rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     5.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.783     5.783 r  iclk0/x1/O
                         net (fo=1, routed)           1.734     7.517    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.600 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.173     8.773    prci0/pslv0/ib_clk_tcxo_BUFG
    SLICE_X152Y196       FDRE                                         r  prci0/pslv0/no_rst_gen.r_reg[req_addr][10]/C
                         clock pessimism              0.239     9.012    
                         clock uncertainty           -0.166     8.846    
    SLICE_X152Y196       FDRE (Setup_fdre_C_CE)      -0.178     8.668    prci0/pslv0/no_rst_gen.r_reg[req_addr][10]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -6.693    
  -------------------------------------------------------------------
                         slack                                  1.975    

Slack (MET) :             1.975ns  (required time - arrival time)
  Source:                 soc0/apbrdg0/no_rst_gen.r_reg[selidx][2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            prci0/pslv0/no_rst_gen.r_reg[req_addr][2]/CE
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             i_sclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (i_sclk_p rise@5.000ns - o_clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.408ns (15.955%)  route 2.149ns (84.045%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.773ns = ( 8.773 - 5.000 ) 
    Source Clock Delay      (SCD):    4.136ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  iclk0/x1/O
                         net (fo=1, routed)           1.866     2.746    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.839 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.952     4.791    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520     0.271 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477     2.748    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.841 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.295     4.136    soc0/apbrdg0/o_sys_clk
    SLICE_X155Y208       FDRE                                         r  soc0/apbrdg0/no_rst_gen.r_reg[selidx][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y208       FDRE (Prop_fdre_C_Q)         0.223     4.359 f  soc0/apbrdg0/no_rst_gen.r_reg[selidx][2]/Q
                         net (fo=142, routed)         1.239     5.598    soc0/apbrdg0/no_rst_gen.r_reg[selidx][2]
    SLICE_X157Y199       LUT4 (Prop_lut4_I3_O)        0.049     5.647 r  soc0/apbrdg0/FSM_sequential_no_rst_gen.r[state][0]_i_2__3/O
                         net (fo=3, routed)           0.513     6.160    prci0/pslv0/prci_apbi[pselx]
    SLICE_X157Y195       LUT3 (Prop_lut3_I0_O)        0.136     6.296 r  prci0/pslv0/no_rst_gen.r[req_addr][11]_i_1__11/O
                         net (fo=10, routed)          0.397     6.693    prci0/pslv0/comb_proc.v
    SLICE_X152Y196       FDRE                                         r  prci0/pslv0/no_rst_gen.r_reg[req_addr][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_sclk_p rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     5.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.783     5.783 r  iclk0/x1/O
                         net (fo=1, routed)           1.734     7.517    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.600 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.173     8.773    prci0/pslv0/ib_clk_tcxo_BUFG
    SLICE_X152Y196       FDRE                                         r  prci0/pslv0/no_rst_gen.r_reg[req_addr][2]/C
                         clock pessimism              0.239     9.012    
                         clock uncertainty           -0.166     8.846    
    SLICE_X152Y196       FDRE (Setup_fdre_C_CE)      -0.178     8.668    prci0/pslv0/no_rst_gen.r_reg[req_addr][2]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -6.693    
  -------------------------------------------------------------------
                         slack                                  1.975    

Slack (MET) :             1.975ns  (required time - arrival time)
  Source:                 soc0/apbrdg0/no_rst_gen.r_reg[selidx][2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            prci0/pslv0/no_rst_gen.r_reg[req_addr][3]/CE
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             i_sclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (i_sclk_p rise@5.000ns - o_clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.408ns (15.955%)  route 2.149ns (84.045%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.773ns = ( 8.773 - 5.000 ) 
    Source Clock Delay      (SCD):    4.136ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  iclk0/x1/O
                         net (fo=1, routed)           1.866     2.746    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.839 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.952     4.791    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520     0.271 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477     2.748    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.841 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.295     4.136    soc0/apbrdg0/o_sys_clk
    SLICE_X155Y208       FDRE                                         r  soc0/apbrdg0/no_rst_gen.r_reg[selidx][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y208       FDRE (Prop_fdre_C_Q)         0.223     4.359 f  soc0/apbrdg0/no_rst_gen.r_reg[selidx][2]/Q
                         net (fo=142, routed)         1.239     5.598    soc0/apbrdg0/no_rst_gen.r_reg[selidx][2]
    SLICE_X157Y199       LUT4 (Prop_lut4_I3_O)        0.049     5.647 r  soc0/apbrdg0/FSM_sequential_no_rst_gen.r[state][0]_i_2__3/O
                         net (fo=3, routed)           0.513     6.160    prci0/pslv0/prci_apbi[pselx]
    SLICE_X157Y195       LUT3 (Prop_lut3_I0_O)        0.136     6.296 r  prci0/pslv0/no_rst_gen.r[req_addr][11]_i_1__11/O
                         net (fo=10, routed)          0.397     6.693    prci0/pslv0/comb_proc.v
    SLICE_X152Y196       FDRE                                         r  prci0/pslv0/no_rst_gen.r_reg[req_addr][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_sclk_p rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     5.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.783     5.783 r  iclk0/x1/O
                         net (fo=1, routed)           1.734     7.517    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.600 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.173     8.773    prci0/pslv0/ib_clk_tcxo_BUFG
    SLICE_X152Y196       FDRE                                         r  prci0/pslv0/no_rst_gen.r_reg[req_addr][3]/C
                         clock pessimism              0.239     9.012    
                         clock uncertainty           -0.166     8.846    
    SLICE_X152Y196       FDRE (Setup_fdre_C_CE)      -0.178     8.668    prci0/pslv0/no_rst_gen.r_reg[req_addr][3]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -6.693    
  -------------------------------------------------------------------
                         slack                                  1.975    

Slack (MET) :             1.975ns  (required time - arrival time)
  Source:                 soc0/apbrdg0/no_rst_gen.r_reg[selidx][2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            prci0/pslv0/no_rst_gen.r_reg[req_addr][8]/CE
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             i_sclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (i_sclk_p rise@5.000ns - o_clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.408ns (15.955%)  route 2.149ns (84.045%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.773ns = ( 8.773 - 5.000 ) 
    Source Clock Delay      (SCD):    4.136ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  iclk0/x1/O
                         net (fo=1, routed)           1.866     2.746    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.839 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.952     4.791    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520     0.271 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477     2.748    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.841 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.295     4.136    soc0/apbrdg0/o_sys_clk
    SLICE_X155Y208       FDRE                                         r  soc0/apbrdg0/no_rst_gen.r_reg[selidx][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y208       FDRE (Prop_fdre_C_Q)         0.223     4.359 f  soc0/apbrdg0/no_rst_gen.r_reg[selidx][2]/Q
                         net (fo=142, routed)         1.239     5.598    soc0/apbrdg0/no_rst_gen.r_reg[selidx][2]
    SLICE_X157Y199       LUT4 (Prop_lut4_I3_O)        0.049     5.647 r  soc0/apbrdg0/FSM_sequential_no_rst_gen.r[state][0]_i_2__3/O
                         net (fo=3, routed)           0.513     6.160    prci0/pslv0/prci_apbi[pselx]
    SLICE_X157Y195       LUT3 (Prop_lut3_I0_O)        0.136     6.296 r  prci0/pslv0/no_rst_gen.r[req_addr][11]_i_1__11/O
                         net (fo=10, routed)          0.397     6.693    prci0/pslv0/comb_proc.v
    SLICE_X152Y196       FDRE                                         r  prci0/pslv0/no_rst_gen.r_reg[req_addr][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_sclk_p rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     5.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.783     5.783 r  iclk0/x1/O
                         net (fo=1, routed)           1.734     7.517    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.600 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.173     8.773    prci0/pslv0/ib_clk_tcxo_BUFG
    SLICE_X152Y196       FDRE                                         r  prci0/pslv0/no_rst_gen.r_reg[req_addr][8]/C
                         clock pessimism              0.239     9.012    
                         clock uncertainty           -0.166     8.846    
    SLICE_X152Y196       FDRE (Setup_fdre_C_CE)      -0.178     8.668    prci0/pslv0/no_rst_gen.r_reg[req_addr][8]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -6.693    
  -------------------------------------------------------------------
                         slack                                  1.975    

Slack (MET) :             1.995ns  (required time - arrival time)
  Source:                 soc0/apbrdg0/no_rst_gen.r_reg[selidx][2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            prci0/pslv0/no_rst_gen.r_reg[req_addr][11]/CE
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             i_sclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (i_sclk_p rise@5.000ns - o_clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.408ns (16.073%)  route 2.130ns (83.927%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.774ns = ( 8.774 - 5.000 ) 
    Source Clock Delay      (SCD):    4.136ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  iclk0/x1/O
                         net (fo=1, routed)           1.866     2.746    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.839 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.952     4.791    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520     0.271 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477     2.748    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.841 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.295     4.136    soc0/apbrdg0/o_sys_clk
    SLICE_X155Y208       FDRE                                         r  soc0/apbrdg0/no_rst_gen.r_reg[selidx][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y208       FDRE (Prop_fdre_C_Q)         0.223     4.359 f  soc0/apbrdg0/no_rst_gen.r_reg[selidx][2]/Q
                         net (fo=142, routed)         1.239     5.598    soc0/apbrdg0/no_rst_gen.r_reg[selidx][2]
    SLICE_X157Y199       LUT4 (Prop_lut4_I3_O)        0.049     5.647 r  soc0/apbrdg0/FSM_sequential_no_rst_gen.r[state][0]_i_2__3/O
                         net (fo=3, routed)           0.513     6.160    prci0/pslv0/prci_apbi[pselx]
    SLICE_X157Y195       LUT3 (Prop_lut3_I0_O)        0.136     6.296 r  prci0/pslv0/no_rst_gen.r[req_addr][11]_i_1__11/O
                         net (fo=10, routed)          0.378     6.674    prci0/pslv0/comb_proc.v
    SLICE_X154Y197       FDRE                                         r  prci0/pslv0/no_rst_gen.r_reg[req_addr][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_sclk_p rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     5.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.783     5.783 r  iclk0/x1/O
                         net (fo=1, routed)           1.734     7.517    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.600 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.174     8.774    prci0/pslv0/ib_clk_tcxo_BUFG
    SLICE_X154Y197       FDRE                                         r  prci0/pslv0/no_rst_gen.r_reg[req_addr][11]/C
                         clock pessimism              0.239     9.013    
                         clock uncertainty           -0.166     8.847    
    SLICE_X154Y197       FDRE (Setup_fdre_C_CE)      -0.178     8.669    prci0/pslv0/no_rst_gen.r_reg[req_addr][11]
  -------------------------------------------------------------------
                         required time                          8.669    
                         arrival time                          -6.674    
  -------------------------------------------------------------------
                         slack                                  1.995    

Slack (MET) :             1.995ns  (required time - arrival time)
  Source:                 soc0/apbrdg0/no_rst_gen.r_reg[selidx][2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            prci0/pslv0/no_rst_gen.r_reg[req_addr][6]/CE
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             i_sclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (i_sclk_p rise@5.000ns - o_clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.408ns (16.073%)  route 2.130ns (83.927%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.774ns = ( 8.774 - 5.000 ) 
    Source Clock Delay      (SCD):    4.136ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  iclk0/x1/O
                         net (fo=1, routed)           1.866     2.746    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.839 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.952     4.791    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520     0.271 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477     2.748    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.841 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.295     4.136    soc0/apbrdg0/o_sys_clk
    SLICE_X155Y208       FDRE                                         r  soc0/apbrdg0/no_rst_gen.r_reg[selidx][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y208       FDRE (Prop_fdre_C_Q)         0.223     4.359 f  soc0/apbrdg0/no_rst_gen.r_reg[selidx][2]/Q
                         net (fo=142, routed)         1.239     5.598    soc0/apbrdg0/no_rst_gen.r_reg[selidx][2]
    SLICE_X157Y199       LUT4 (Prop_lut4_I3_O)        0.049     5.647 r  soc0/apbrdg0/FSM_sequential_no_rst_gen.r[state][0]_i_2__3/O
                         net (fo=3, routed)           0.513     6.160    prci0/pslv0/prci_apbi[pselx]
    SLICE_X157Y195       LUT3 (Prop_lut3_I0_O)        0.136     6.296 r  prci0/pslv0/no_rst_gen.r[req_addr][11]_i_1__11/O
                         net (fo=10, routed)          0.378     6.674    prci0/pslv0/comb_proc.v
    SLICE_X154Y197       FDRE                                         r  prci0/pslv0/no_rst_gen.r_reg[req_addr][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_sclk_p rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     5.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.783     5.783 r  iclk0/x1/O
                         net (fo=1, routed)           1.734     7.517    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.600 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.174     8.774    prci0/pslv0/ib_clk_tcxo_BUFG
    SLICE_X154Y197       FDRE                                         r  prci0/pslv0/no_rst_gen.r_reg[req_addr][6]/C
                         clock pessimism              0.239     9.013    
                         clock uncertainty           -0.166     8.847    
    SLICE_X154Y197       FDRE (Setup_fdre_C_CE)      -0.178     8.669    prci0/pslv0/no_rst_gen.r_reg[req_addr][6]
  -------------------------------------------------------------------
                         required time                          8.669    
                         arrival time                          -6.674    
  -------------------------------------------------------------------
                         slack                                  1.995    

Slack (MET) :             1.995ns  (required time - arrival time)
  Source:                 soc0/apbrdg0/no_rst_gen.r_reg[selidx][2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            prci0/pslv0/no_rst_gen.r_reg[req_addr][9]/CE
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             i_sclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (i_sclk_p rise@5.000ns - o_clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.408ns (16.073%)  route 2.130ns (83.927%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.774ns = ( 8.774 - 5.000 ) 
    Source Clock Delay      (SCD):    4.136ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  iclk0/x1/O
                         net (fo=1, routed)           1.866     2.746    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.839 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.952     4.791    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520     0.271 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477     2.748    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.841 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.295     4.136    soc0/apbrdg0/o_sys_clk
    SLICE_X155Y208       FDRE                                         r  soc0/apbrdg0/no_rst_gen.r_reg[selidx][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y208       FDRE (Prop_fdre_C_Q)         0.223     4.359 f  soc0/apbrdg0/no_rst_gen.r_reg[selidx][2]/Q
                         net (fo=142, routed)         1.239     5.598    soc0/apbrdg0/no_rst_gen.r_reg[selidx][2]
    SLICE_X157Y199       LUT4 (Prop_lut4_I3_O)        0.049     5.647 r  soc0/apbrdg0/FSM_sequential_no_rst_gen.r[state][0]_i_2__3/O
                         net (fo=3, routed)           0.513     6.160    prci0/pslv0/prci_apbi[pselx]
    SLICE_X157Y195       LUT3 (Prop_lut3_I0_O)        0.136     6.296 r  prci0/pslv0/no_rst_gen.r[req_addr][11]_i_1__11/O
                         net (fo=10, routed)          0.378     6.674    prci0/pslv0/comb_proc.v
    SLICE_X154Y197       FDRE                                         r  prci0/pslv0/no_rst_gen.r_reg[req_addr][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_sclk_p rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     5.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.783     5.783 r  iclk0/x1/O
                         net (fo=1, routed)           1.734     7.517    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.600 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.174     8.774    prci0/pslv0/ib_clk_tcxo_BUFG
    SLICE_X154Y197       FDRE                                         r  prci0/pslv0/no_rst_gen.r_reg[req_addr][9]/C
                         clock pessimism              0.239     9.013    
                         clock uncertainty           -0.166     8.847    
    SLICE_X154Y197       FDRE (Setup_fdre_C_CE)      -0.178     8.669    prci0/pslv0/no_rst_gen.r_reg[req_addr][9]
  -------------------------------------------------------------------
                         required time                          8.669    
                         arrival time                          -6.674    
  -------------------------------------------------------------------
                         slack                                  1.995    

Slack (MET) :             2.065ns  (required time - arrival time)
  Source:                 soc0/apbrdg0/no_rst_gen.r_reg[selidx][2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            prci0/pslv0/no_rst_gen.r_reg[req_addr][5]/CE
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             i_sclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (i_sclk_p rise@5.000ns - o_clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.469ns  (logic 0.408ns (16.522%)  route 2.061ns (83.478%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.775ns = ( 8.775 - 5.000 ) 
    Source Clock Delay      (SCD):    4.136ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  iclk0/x1/O
                         net (fo=1, routed)           1.866     2.746    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.839 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.952     4.791    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520     0.271 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477     2.748    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.841 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.295     4.136    soc0/apbrdg0/o_sys_clk
    SLICE_X155Y208       FDRE                                         r  soc0/apbrdg0/no_rst_gen.r_reg[selidx][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y208       FDRE (Prop_fdre_C_Q)         0.223     4.359 f  soc0/apbrdg0/no_rst_gen.r_reg[selidx][2]/Q
                         net (fo=142, routed)         1.239     5.598    soc0/apbrdg0/no_rst_gen.r_reg[selidx][2]
    SLICE_X157Y199       LUT4 (Prop_lut4_I3_O)        0.049     5.647 r  soc0/apbrdg0/FSM_sequential_no_rst_gen.r[state][0]_i_2__3/O
                         net (fo=3, routed)           0.513     6.160    prci0/pslv0/prci_apbi[pselx]
    SLICE_X157Y195       LUT3 (Prop_lut3_I0_O)        0.136     6.296 r  prci0/pslv0/no_rst_gen.r[req_addr][11]_i_1__11/O
                         net (fo=10, routed)          0.309     6.605    prci0/pslv0/comb_proc.v
    SLICE_X156Y195       FDRE                                         r  prci0/pslv0/no_rst_gen.r_reg[req_addr][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_sclk_p rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     5.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.783     5.783 r  iclk0/x1/O
                         net (fo=1, routed)           1.734     7.517    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.600 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.175     8.775    prci0/pslv0/ib_clk_tcxo_BUFG
    SLICE_X156Y195       FDRE                                         r  prci0/pslv0/no_rst_gen.r_reg[req_addr][5]/C
                         clock pessimism              0.239     9.014    
                         clock uncertainty           -0.166     8.848    
    SLICE_X156Y195       FDRE (Setup_fdre_C_CE)      -0.178     8.670    prci0/pslv0/no_rst_gen.r_reg[req_addr][5]
  -------------------------------------------------------------------
                         required time                          8.670    
                         arrival time                          -6.605    
  -------------------------------------------------------------------
                         slack                                  2.065    

Slack (MET) :             2.065ns  (required time - arrival time)
  Source:                 soc0/apbrdg0/no_rst_gen.r_reg[selidx][2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            prci0/pslv0/no_rst_gen.r_reg[req_addr][7]/CE
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             i_sclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (i_sclk_p rise@5.000ns - o_clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.469ns  (logic 0.408ns (16.522%)  route 2.061ns (83.478%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.775ns = ( 8.775 - 5.000 ) 
    Source Clock Delay      (SCD):    4.136ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  iclk0/x1/O
                         net (fo=1, routed)           1.866     2.746    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.839 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.952     4.791    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520     0.271 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477     2.748    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.841 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.295     4.136    soc0/apbrdg0/o_sys_clk
    SLICE_X155Y208       FDRE                                         r  soc0/apbrdg0/no_rst_gen.r_reg[selidx][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y208       FDRE (Prop_fdre_C_Q)         0.223     4.359 f  soc0/apbrdg0/no_rst_gen.r_reg[selidx][2]/Q
                         net (fo=142, routed)         1.239     5.598    soc0/apbrdg0/no_rst_gen.r_reg[selidx][2]
    SLICE_X157Y199       LUT4 (Prop_lut4_I3_O)        0.049     5.647 r  soc0/apbrdg0/FSM_sequential_no_rst_gen.r[state][0]_i_2__3/O
                         net (fo=3, routed)           0.513     6.160    prci0/pslv0/prci_apbi[pselx]
    SLICE_X157Y195       LUT3 (Prop_lut3_I0_O)        0.136     6.296 r  prci0/pslv0/no_rst_gen.r[req_addr][11]_i_1__11/O
                         net (fo=10, routed)          0.309     6.605    prci0/pslv0/comb_proc.v
    SLICE_X156Y195       FDRE                                         r  prci0/pslv0/no_rst_gen.r_reg[req_addr][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_sclk_p rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     5.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.783     5.783 r  iclk0/x1/O
                         net (fo=1, routed)           1.734     7.517    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.600 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.175     8.775    prci0/pslv0/ib_clk_tcxo_BUFG
    SLICE_X156Y195       FDRE                                         r  prci0/pslv0/no_rst_gen.r_reg[req_addr][7]/C
                         clock pessimism              0.239     9.014    
                         clock uncertainty           -0.166     8.848    
    SLICE_X156Y195       FDRE (Setup_fdre_C_CE)      -0.178     8.670    prci0/pslv0/no_rst_gen.r_reg[req_addr][7]
  -------------------------------------------------------------------
                         required time                          8.670    
                         arrival time                          -6.605    
  -------------------------------------------------------------------
                         slack                                  2.065    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 soc0/apbrdg0/no_rst_gen.r_reg[paddr][5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            prci0/pslv0/no_rst_gen.r_reg[req_addr][5]/D
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             i_sclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_sclk_p rise@0.000ns - o_clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.128ns (22.060%)  route 0.452ns (77.940%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  iclk0/x1/O
                         net (fo=1, routed)           0.912     1.327    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.353 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.768     2.121    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925     0.196 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     1.329    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.355 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       0.590     1.945    soc0/apbrdg0/o_sys_clk
    SLICE_X149Y199       FDRE                                         r  soc0/apbrdg0/no_rst_gen.r_reg[paddr][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y199       FDRE (Prop_fdre_C_Q)         0.100     2.045 r  soc0/apbrdg0/no_rst_gen.r_reg[paddr][5]/Q
                         net (fo=7, routed)           0.452     2.497    soc0/apbrdg0/no_rst_gen.r_reg[paddr][11]_0[3]
    SLICE_X156Y195       LUT4 (Prop_lut4_I2_O)        0.028     2.525 r  soc0/apbrdg0/no_rst_gen.r[req_addr][5]_i_1__6/O
                         net (fo=1, routed)           0.000     2.525    prci0/pslv0/i_apbi[paddr][3]
    SLICE_X156Y195       FDRE                                         r  prci0/pslv0/no_rst_gen.r_reg[req_addr][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_sclk_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.494     0.494 r  iclk0/x1/O
                         net (fo=1, routed)           0.981     1.475    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.505 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.797     2.302    prci0/pslv0/ib_clk_tcxo_BUFG
    SLICE_X156Y195       FDRE                                         r  prci0/pslv0/no_rst_gen.r_reg[req_addr][5]/C
                         clock pessimism             -0.152     2.150    
                         clock uncertainty            0.166     2.316    
    SLICE_X156Y195       FDRE (Hold_fdre_C_D)         0.087     2.403    prci0/pslv0/no_rst_gen.r_reg[req_addr][5]
  -------------------------------------------------------------------
                         required time                         -2.403    
                         arrival time                           2.525    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 soc0/apbrdg0/no_rst_gen.r_reg[paddr][8]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            prci0/pslv0/no_rst_gen.r_reg[req_addr][8]/D
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             i_sclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_sclk_p rise@0.000ns - o_clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.128ns (21.142%)  route 0.477ns (78.858%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    1.943ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  iclk0/x1/O
                         net (fo=1, routed)           0.912     1.327    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.353 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.768     2.121    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925     0.196 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     1.329    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.355 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       0.588     1.943    soc0/apbrdg0/o_sys_clk
    SLICE_X147Y197       FDRE                                         r  soc0/apbrdg0/no_rst_gen.r_reg[paddr][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y197       FDRE (Prop_fdre_C_Q)         0.100     2.043 r  soc0/apbrdg0/no_rst_gen.r_reg[paddr][8]/Q
                         net (fo=6, routed)           0.477     2.521    soc0/apbrdg0/no_rst_gen.r_reg[paddr][11]_0[6]
    SLICE_X152Y196       LUT4 (Prop_lut4_I2_O)        0.028     2.549 r  soc0/apbrdg0/no_rst_gen.r[req_addr][8]_i_1__5/O
                         net (fo=1, routed)           0.000     2.549    prci0/pslv0/i_apbi[paddr][6]
    SLICE_X152Y196       FDRE                                         r  prci0/pslv0/no_rst_gen.r_reg[req_addr][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_sclk_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.494     0.494 r  iclk0/x1/O
                         net (fo=1, routed)           0.981     1.475    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.505 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.795     2.300    prci0/pslv0/ib_clk_tcxo_BUFG
    SLICE_X152Y196       FDRE                                         r  prci0/pslv0/no_rst_gen.r_reg[req_addr][8]/C
                         clock pessimism             -0.152     2.148    
                         clock uncertainty            0.166     2.314    
    SLICE_X152Y196       FDRE (Hold_fdre_C_D)         0.087     2.401    prci0/pslv0/no_rst_gen.r_reg[req_addr][8]
  -------------------------------------------------------------------
                         required time                         -2.401    
                         arrival time                           2.549    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 soc0/apbrdg0/no_rst_gen.r_reg[paddr][10]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            prci0/pslv0/no_rst_gen.r_reg[req_addr][10]/D
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             i_sclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_sclk_p rise@0.000ns - o_clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.128ns (21.102%)  route 0.479ns (78.898%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    1.943ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  iclk0/x1/O
                         net (fo=1, routed)           0.912     1.327    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.353 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.768     2.121    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925     0.196 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     1.329    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.355 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       0.588     1.943    soc0/apbrdg0/o_sys_clk
    SLICE_X147Y198       FDRE                                         r  soc0/apbrdg0/no_rst_gen.r_reg[paddr][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y198       FDRE (Prop_fdre_C_Q)         0.100     2.043 r  soc0/apbrdg0/no_rst_gen.r_reg[paddr][10]/Q
                         net (fo=6, routed)           0.479     2.522    soc0/apbrdg0/no_rst_gen.r_reg[paddr][11]_0[8]
    SLICE_X152Y196       LUT4 (Prop_lut4_I2_O)        0.028     2.550 r  soc0/apbrdg0/no_rst_gen.r[req_addr][10]_i_1__5/O
                         net (fo=1, routed)           0.000     2.550    prci0/pslv0/i_apbi[paddr][8]
    SLICE_X152Y196       FDRE                                         r  prci0/pslv0/no_rst_gen.r_reg[req_addr][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_sclk_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.494     0.494 r  iclk0/x1/O
                         net (fo=1, routed)           0.981     1.475    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.505 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.795     2.300    prci0/pslv0/ib_clk_tcxo_BUFG
    SLICE_X152Y196       FDRE                                         r  prci0/pslv0/no_rst_gen.r_reg[req_addr][10]/C
                         clock pessimism             -0.152     2.148    
                         clock uncertainty            0.166     2.314    
    SLICE_X152Y196       FDRE (Hold_fdre_C_D)         0.087     2.401    prci0/pslv0/no_rst_gen.r_reg[req_addr][10]
  -------------------------------------------------------------------
                         required time                         -2.401    
                         arrival time                           2.550    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 soc0/apbrdg0/no_rst_gen.r_reg[paddr][6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            prci0/pslv0/no_rst_gen.r_reg[req_addr][6]/D
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             i_sclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_sclk_p rise@0.000ns - o_clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.146ns (23.986%)  route 0.463ns (76.014%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    1.944ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  iclk0/x1/O
                         net (fo=1, routed)           0.912     1.327    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.353 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.768     2.121    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925     0.196 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     1.329    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.355 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       0.589     1.944    soc0/apbrdg0/o_sys_clk
    SLICE_X148Y196       FDRE                                         r  soc0/apbrdg0/no_rst_gen.r_reg[paddr][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y196       FDRE (Prop_fdre_C_Q)         0.118     2.062 r  soc0/apbrdg0/no_rst_gen.r_reg[paddr][6]/Q
                         net (fo=7, routed)           0.463     2.525    soc0/apbrdg0/no_rst_gen.r_reg[paddr][11]_0[4]
    SLICE_X154Y197       LUT4 (Prop_lut4_I2_O)        0.028     2.553 r  soc0/apbrdg0/no_rst_gen.r[req_addr][6]_i_1__5/O
                         net (fo=1, routed)           0.000     2.553    prci0/pslv0/i_apbi[paddr][4]
    SLICE_X154Y197       FDRE                                         r  prci0/pslv0/no_rst_gen.r_reg[req_addr][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_sclk_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.494     0.494 r  iclk0/x1/O
                         net (fo=1, routed)           0.981     1.475    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.505 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.797     2.302    prci0/pslv0/ib_clk_tcxo_BUFG
    SLICE_X154Y197       FDRE                                         r  prci0/pslv0/no_rst_gen.r_reg[req_addr][6]/C
                         clock pessimism             -0.152     2.150    
                         clock uncertainty            0.166     2.316    
    SLICE_X154Y197       FDRE (Hold_fdre_C_D)         0.087     2.403    prci0/pslv0/no_rst_gen.r_reg[req_addr][6]
  -------------------------------------------------------------------
                         required time                         -2.403    
                         arrival time                           2.553    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 soc0/apbrdg0/no_rst_gen.r_reg[paddr][3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            prci0/pslv0/no_rst_gen.r_reg[req_addr][3]/D
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             i_sclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_sclk_p rise@0.000ns - o_clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.146ns (23.374%)  route 0.479ns (76.626%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    1.944ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  iclk0/x1/O
                         net (fo=1, routed)           0.912     1.327    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.353 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.768     2.121    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925     0.196 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     1.329    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.355 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       0.589     1.944    soc0/apbrdg0/o_sys_clk
    SLICE_X148Y196       FDRE                                         r  soc0/apbrdg0/no_rst_gen.r_reg[paddr][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y196       FDRE (Prop_fdre_C_Q)         0.118     2.062 r  soc0/apbrdg0/no_rst_gen.r_reg[paddr][3]/Q
                         net (fo=7, routed)           0.479     2.541    soc0/apbrdg0/no_rst_gen.r_reg[paddr][11]_0[1]
    SLICE_X152Y196       LUT4 (Prop_lut4_I2_O)        0.028     2.569 r  soc0/apbrdg0/no_rst_gen.r[req_addr][3]_i_1__6/O
                         net (fo=1, routed)           0.000     2.569    prci0/pslv0/i_apbi[paddr][1]
    SLICE_X152Y196       FDRE                                         r  prci0/pslv0/no_rst_gen.r_reg[req_addr][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_sclk_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.494     0.494 r  iclk0/x1/O
                         net (fo=1, routed)           0.981     1.475    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.505 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.795     2.300    prci0/pslv0/ib_clk_tcxo_BUFG
    SLICE_X152Y196       FDRE                                         r  prci0/pslv0/no_rst_gen.r_reg[req_addr][3]/C
                         clock pessimism             -0.152     2.148    
                         clock uncertainty            0.166     2.314    
    SLICE_X152Y196       FDRE (Hold_fdre_C_D)         0.087     2.401    prci0/pslv0/no_rst_gen.r_reg[req_addr][3]
  -------------------------------------------------------------------
                         required time                         -2.401    
                         arrival time                           2.569    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 soc0/apbrdg0/no_rst_gen.r_reg[paddr][7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            prci0/pslv0/no_rst_gen.r_reg[req_addr][7]/D
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             i_sclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_sclk_p rise@0.000ns - o_clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.146ns (23.352%)  route 0.479ns (76.648%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  iclk0/x1/O
                         net (fo=1, routed)           0.912     1.327    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.353 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.768     2.121    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925     0.196 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     1.329    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.355 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       0.593     1.948    soc0/apbrdg0/o_sys_clk
    SLICE_X150Y198       FDRE                                         r  soc0/apbrdg0/no_rst_gen.r_reg[paddr][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y198       FDRE (Prop_fdre_C_Q)         0.118     2.066 r  soc0/apbrdg0/no_rst_gen.r_reg[paddr][7]/Q
                         net (fo=6, routed)           0.479     2.545    soc0/apbrdg0/no_rst_gen.r_reg[paddr][11]_0[5]
    SLICE_X156Y195       LUT4 (Prop_lut4_I2_O)        0.028     2.573 r  soc0/apbrdg0/no_rst_gen.r[req_addr][7]_i_1__5/O
                         net (fo=1, routed)           0.000     2.573    prci0/pslv0/i_apbi[paddr][5]
    SLICE_X156Y195       FDRE                                         r  prci0/pslv0/no_rst_gen.r_reg[req_addr][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_sclk_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.494     0.494 r  iclk0/x1/O
                         net (fo=1, routed)           0.981     1.475    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.505 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.797     2.302    prci0/pslv0/ib_clk_tcxo_BUFG
    SLICE_X156Y195       FDRE                                         r  prci0/pslv0/no_rst_gen.r_reg[req_addr][7]/C
                         clock pessimism             -0.152     2.150    
                         clock uncertainty            0.166     2.316    
    SLICE_X156Y195       FDRE (Hold_fdre_C_D)         0.087     2.403    prci0/pslv0/no_rst_gen.r_reg[req_addr][7]
  -------------------------------------------------------------------
                         required time                         -2.403    
                         arrival time                           2.573    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 soc0/group0/dmi0/no_rst_gen.r_reg[ndmreset]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            prci0/no_rst_gen.r_reg[sys_nrst]_rep/D
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             i_sclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_sclk_p rise@0.000ns - o_clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.173ns (26.568%)  route 0.478ns (73.432%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    1.967ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  iclk0/x1/O
                         net (fo=1, routed)           0.912     1.327    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.353 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.768     2.121    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925     0.196 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     1.329    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.355 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       0.612     1.967    soc0/group0/dmi0/o_sys_clk
    SLICE_X122Y287       FDRE                                         r  soc0/group0/dmi0/no_rst_gen.r_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y287       FDRE (Prop_fdre_C_Q)         0.107     2.074 f  soc0/group0/dmi0/no_rst_gen.r_reg[ndmreset]/Q
                         net (fo=5, routed)           0.478     2.552    prci0/w_dmreset
    SLICE_X132Y293       LUT2 (Prop_lut2_I1_O)        0.066     2.618 r  prci0/no_rst_gen.r[sys_nrst]_rep_i_1/O
                         net (fo=1, routed)           0.000     2.618    prci0/no_rst_gen.r[sys_nrst]_rep_i_1_n_1
    SLICE_X132Y293       FDRE                                         r  prci0/no_rst_gen.r_reg[sys_nrst]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock i_sclk_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.494     0.494 r  iclk0/x1/O
                         net (fo=1, routed)           0.981     1.475    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.505 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.840     2.345    prci0/ib_clk_tcxo_BUFG
    SLICE_X132Y293       FDRE                                         r  prci0/no_rst_gen.r_reg[sys_nrst]_rep/C
                         clock pessimism             -0.152     2.193    
                         clock uncertainty            0.166     2.359    
    SLICE_X132Y293       FDRE (Hold_fdre_C_D)         0.087     2.446    prci0/no_rst_gen.r_reg[sys_nrst]_rep
  -------------------------------------------------------------------
                         required time                         -2.446    
                         arrival time                           2.618    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 soc0/apbrdg0/no_rst_gen.r_reg[paddr][4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            prci0/pslv0/no_rst_gen.r_reg[req_addr][4]/D
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             i_sclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_sclk_p rise@0.000ns - o_clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.146ns (24.135%)  route 0.459ns (75.865%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.301ns
    Source Clock Delay      (SCD):    1.944ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  iclk0/x1/O
                         net (fo=1, routed)           0.912     1.327    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.353 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.768     2.121    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925     0.196 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     1.329    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.355 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       0.589     1.944    soc0/apbrdg0/o_sys_clk
    SLICE_X148Y196       FDRE                                         r  soc0/apbrdg0/no_rst_gen.r_reg[paddr][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y196       FDRE (Prop_fdre_C_Q)         0.118     2.062 r  soc0/apbrdg0/no_rst_gen.r_reg[paddr][4]/Q
                         net (fo=7, routed)           0.459     2.521    soc0/apbrdg0/no_rst_gen.r_reg[paddr][11]_0[2]
    SLICE_X151Y197       LUT4 (Prop_lut4_I2_O)        0.028     2.549 r  soc0/apbrdg0/no_rst_gen.r[req_addr][4]_i_1__6/O
                         net (fo=1, routed)           0.000     2.549    prci0/pslv0/i_apbi[paddr][2]
    SLICE_X151Y197       FDRE                                         r  prci0/pslv0/no_rst_gen.r_reg[req_addr][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_sclk_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.494     0.494 r  iclk0/x1/O
                         net (fo=1, routed)           0.981     1.475    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.505 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.796     2.301    prci0/pslv0/ib_clk_tcxo_BUFG
    SLICE_X151Y197       FDRE                                         r  prci0/pslv0/no_rst_gen.r_reg[req_addr][4]/C
                         clock pessimism             -0.152     2.149    
                         clock uncertainty            0.166     2.315    
    SLICE_X151Y197       FDRE (Hold_fdre_C_D)         0.060     2.375    prci0/pslv0/no_rst_gen.r_reg[req_addr][4]
  -------------------------------------------------------------------
                         required time                         -2.375    
                         arrival time                           2.549    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 soc0/apbrdg0/no_rst_gen.r_reg[paddr][9]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            prci0/pslv0/no_rst_gen.r_reg[req_addr][9]/D
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             i_sclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_sclk_p rise@0.000ns - o_clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.128ns (19.953%)  route 0.514ns (80.047%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    1.943ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  iclk0/x1/O
                         net (fo=1, routed)           0.912     1.327    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.353 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.768     2.121    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925     0.196 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     1.329    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.355 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       0.588     1.943    soc0/apbrdg0/o_sys_clk
    SLICE_X147Y198       FDRE                                         r  soc0/apbrdg0/no_rst_gen.r_reg[paddr][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y198       FDRE (Prop_fdre_C_Q)         0.100     2.043 r  soc0/apbrdg0/no_rst_gen.r_reg[paddr][9]/Q
                         net (fo=6, routed)           0.514     2.557    soc0/apbrdg0/no_rst_gen.r_reg[paddr][11]_0[7]
    SLICE_X154Y197       LUT4 (Prop_lut4_I2_O)        0.028     2.585 r  soc0/apbrdg0/no_rst_gen.r[req_addr][9]_i_1__5/O
                         net (fo=1, routed)           0.000     2.585    prci0/pslv0/i_apbi[paddr][7]
    SLICE_X154Y197       FDRE                                         r  prci0/pslv0/no_rst_gen.r_reg[req_addr][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_sclk_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.494     0.494 r  iclk0/x1/O
                         net (fo=1, routed)           0.981     1.475    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.505 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.797     2.302    prci0/pslv0/ib_clk_tcxo_BUFG
    SLICE_X154Y197       FDRE                                         r  prci0/pslv0/no_rst_gen.r_reg[req_addr][9]/C
                         clock pessimism             -0.152     2.150    
                         clock uncertainty            0.166     2.316    
    SLICE_X154Y197       FDRE (Hold_fdre_C_D)         0.087     2.403    prci0/pslv0/no_rst_gen.r_reg[req_addr][9]
  -------------------------------------------------------------------
                         required time                         -2.403    
                         arrival time                           2.585    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 soc0/apbrdg0/no_rst_gen.r_reg[paddr][2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            prci0/pslv0/no_rst_gen.r_reg[req_addr][2]/D
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             i_sclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_sclk_p rise@0.000ns - o_clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.146ns (22.453%)  route 0.504ns (77.547%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    1.944ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  iclk0/x1/O
                         net (fo=1, routed)           0.912     1.327    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.353 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.768     2.121    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925     0.196 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     1.329    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.355 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       0.589     1.944    soc0/apbrdg0/o_sys_clk
    SLICE_X148Y196       FDRE                                         r  soc0/apbrdg0/no_rst_gen.r_reg[paddr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y196       FDRE (Prop_fdre_C_Q)         0.118     2.062 r  soc0/apbrdg0/no_rst_gen.r_reg[paddr][2]/Q
                         net (fo=10, routed)          0.504     2.566    soc0/apbrdg0/no_rst_gen.r_reg[paddr][11]_0[0]
    SLICE_X152Y196       LUT4 (Prop_lut4_I2_O)        0.028     2.594 r  soc0/apbrdg0/no_rst_gen.r[req_addr][2]_i_1__6/O
                         net (fo=1, routed)           0.000     2.594    prci0/pslv0/i_apbi[paddr][0]
    SLICE_X152Y196       FDRE                                         r  prci0/pslv0/no_rst_gen.r_reg[req_addr][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_sclk_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.494     0.494 r  iclk0/x1/O
                         net (fo=1, routed)           0.981     1.475    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.505 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.795     2.300    prci0/pslv0/ib_clk_tcxo_BUFG
    SLICE_X152Y196       FDRE                                         r  prci0/pslv0/no_rst_gen.r_reg[req_addr][2]/C
                         clock pessimism             -0.152     2.148    
                         clock uncertainty            0.166     2.314    
    SLICE_X152Y196       FDRE (Hold_fdre_C_D)         0.087     2.401    prci0/pslv0/no_rst_gen.r_reg[req_addr][2]
  -------------------------------------------------------------------
                         required time                         -2.401    
                         arrival time                           2.594    
  -------------------------------------------------------------------
                         slack                                  0.194    





---------------------------------------------------------------------------------------------------
From Clock:  i_sclk_p
  To Clock:  o_clk_sys_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.585ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.585ns  (required time - arrival time)
  Source:                 prci0/no_rst_gen.r_reg[sys_nrst]/C
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc0/plic0/gen_sync_reset.r_reg[ctx][2][ie][993]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             o_clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (o_clk_sys_clk_wiz_0 rise@25.000ns - i_sclk_p rise@20.000ns)
  Data Path Delay:        3.879ns  (logic 0.266ns (6.857%)  route 3.613ns (93.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.715ns = ( 28.715 - 25.000 ) 
    Source Clock Delay      (SCD):    4.358ns = ( 24.358 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sclk_p rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000    20.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.880    20.880 r  iclk0/x1/O
                         net (fo=1, routed)           1.866    22.746    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    22.839 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.519    24.358    prci0/ib_clk_tcxo_BUFG
    SLICE_X174Y280       FDRE                                         r  prci0/no_rst_gen.r_reg[sys_nrst]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y280       FDRE (Prop_fdre_C_Q)         0.223    24.581 r  prci0/no_rst_gen.r_reg[sys_nrst]/Q
                         net (fo=51, routed)          3.613    28.194    soc0/plic0/axi0/o_sys_nrst
    SLICE_X73Y195        LUT6 (Prop_lut6_I0_O)        0.043    28.237 r  soc0/plic0/axi0/gen_sync_reset.r[ctx][2][ie][993]_i_1/O
                         net (fo=1, routed)           0.000    28.237    soc0/plic0/axi0_n_1
    SLICE_X73Y195        FDRE                                         r  soc0/plic0/gen_sync_reset.r_reg[ctx][2][ie][993]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E19                                               0.000    25.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000    25.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.783    25.783 r  iclk0/x1/O
                         net (fo=1, routed)           1.734    27.517    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    27.600 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.791    29.391    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216    25.175 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344    27.519    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    27.602 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.113    28.715    soc0/plic0/o_sys_clk
    SLICE_X73Y195        FDRE                                         r  soc0/plic0/gen_sync_reset.r_reg[ctx][2][ie][993]/C
                         clock pessimism              0.239    28.954    
                         clock uncertainty           -0.166    28.788    
    SLICE_X73Y195        FDRE (Setup_fdre_C_D)        0.034    28.822    soc0/plic0/gen_sync_reset.r_reg[ctx][2][ie][993]
  -------------------------------------------------------------------
                         required time                         28.822    
                         arrival time                         -28.237    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.633ns  (required time - arrival time)
  Source:                 prci0/no_rst_gen.r_reg[sys_nrst]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/no_rst_gen.r_reg[rdata1_amo][9]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             o_clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (o_clk_sys_clk_wiz_0 rise@25.000ns - i_sclk_p rise@20.000ns)
  Data Path Delay:        4.126ns  (logic 0.266ns (6.446%)  route 3.860ns (93.554%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.875ns = ( 28.875 - 25.000 ) 
    Source Clock Delay      (SCD):    4.223ns = ( 24.223 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sclk_p rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000    20.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.880    20.880 r  iclk0/x1/O
                         net (fo=1, routed)           1.866    22.746    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    22.839 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.384    24.223    prci0/ib_clk_tcxo_BUFG
    SLICE_X129Y299       FDRE                                         r  prci0/no_rst_gen.r_reg[sys_nrst]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y299       FDRE (Prop_fdre_C_Q)         0.223    24.446 r  prci0/no_rst_gen.r_reg[sys_nrst]_rep__0/Q
                         net (fo=90, routed)          3.860    28.306    soc0/group0/xslotcpu[0].cpux/river0/proc0/dmmu0/no_rst_gen.r_reg[rdata1_amo][1]
    SLICE_X143Y285       LUT6 (Prop_lut6_I3_O)        0.043    28.349 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/dmmu0/no_rst_gen.r[rdata1_amo][9]_i_1/O
                         net (fo=1, routed)           0.000    28.349    soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/no_rst_gen.r_reg[rdata1_amo][30]_0[9]
    SLICE_X143Y285       FDRE                                         r  soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/no_rst_gen.r_reg[rdata1_amo][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E19                                               0.000    25.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000    25.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.783    25.783 r  iclk0/x1/O
                         net (fo=1, routed)           1.734    27.517    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    27.600 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.791    29.391    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216    25.175 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344    27.519    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    27.602 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.273    28.875    soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/o_sys_clk
    SLICE_X143Y285       FDRE                                         r  soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/no_rst_gen.r_reg[rdata1_amo][9]/C
                         clock pessimism              0.239    29.114    
                         clock uncertainty           -0.166    28.948    
    SLICE_X143Y285       FDRE (Setup_fdre_C_D)        0.034    28.982    soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/no_rst_gen.r_reg[rdata1_amo][9]
  -------------------------------------------------------------------
                         required time                         28.982    
                         arrival time                         -28.349    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.638ns  (required time - arrival time)
  Source:                 prci0/no_rst_gen.r_reg[sys_nrst]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/no_rst_gen.r_reg[rdata1_amo][8]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             o_clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (o_clk_sys_clk_wiz_0 rise@25.000ns - i_sclk_p rise@20.000ns)
  Data Path Delay:        4.121ns  (logic 0.266ns (6.454%)  route 3.855ns (93.546%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.875ns = ( 28.875 - 25.000 ) 
    Source Clock Delay      (SCD):    4.223ns = ( 24.223 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sclk_p rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000    20.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.880    20.880 r  iclk0/x1/O
                         net (fo=1, routed)           1.866    22.746    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    22.839 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.384    24.223    prci0/ib_clk_tcxo_BUFG
    SLICE_X129Y299       FDRE                                         r  prci0/no_rst_gen.r_reg[sys_nrst]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y299       FDRE (Prop_fdre_C_Q)         0.223    24.446 r  prci0/no_rst_gen.r_reg[sys_nrst]_rep__0/Q
                         net (fo=90, routed)          3.855    28.301    soc0/group0/xslotcpu[0].cpux/river0/proc0/dmmu0/no_rst_gen.r_reg[rdata1_amo][1]
    SLICE_X143Y285       LUT6 (Prop_lut6_I3_O)        0.043    28.344 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/dmmu0/no_rst_gen.r[rdata1_amo][8]_i_1/O
                         net (fo=1, routed)           0.000    28.344    soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/no_rst_gen.r_reg[rdata1_amo][30]_0[8]
    SLICE_X143Y285       FDRE                                         r  soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/no_rst_gen.r_reg[rdata1_amo][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E19                                               0.000    25.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000    25.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.783    25.783 r  iclk0/x1/O
                         net (fo=1, routed)           1.734    27.517    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    27.600 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.791    29.391    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216    25.175 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344    27.519    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    27.602 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.273    28.875    soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/o_sys_clk
    SLICE_X143Y285       FDRE                                         r  soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/no_rst_gen.r_reg[rdata1_amo][8]/C
                         clock pessimism              0.239    29.114    
                         clock uncertainty           -0.166    28.948    
    SLICE_X143Y285       FDRE (Setup_fdre_C_D)        0.034    28.982    soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/no_rst_gen.r_reg[rdata1_amo][8]
  -------------------------------------------------------------------
                         required time                         28.982    
                         arrival time                         -28.344    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.649ns  (required time - arrival time)
  Source:                 prci0/no_rst_gen.r_reg[sys_nrst]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/fpu_en.fpu0/fmul_d0/no_rst_gen.r_reg[mantPostScale][28]/R
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             o_clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (o_clk_sys_clk_wiz_0 rise@25.000ns - i_sclk_p rise@20.000ns)
  Data Path Delay:        4.103ns  (logic 0.266ns (6.484%)  route 3.837ns (93.516%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns = ( 29.197 - 25.000 ) 
    Source Clock Delay      (SCD):    4.215ns = ( 24.215 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sclk_p rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000    20.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.880    20.880 r  iclk0/x1/O
                         net (fo=1, routed)           1.866    22.746    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    22.839 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.376    24.215    prci0/ib_clk_tcxo_BUFG
    SLICE_X115Y254       FDRE                                         r  prci0/no_rst_gen.r_reg[sys_nrst]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y254       FDRE (Prop_fdre_C_Q)         0.223    24.438 f  prci0/no_rst_gen.r_reg[sys_nrst]_rep__1/Q
                         net (fo=121, routed)         3.042    27.480    soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/fpu_en.fpu0/fmul_d0/no_rst_gen.r_reg[overflow]_0
    SLICE_X204Y330       LUT6 (Prop_lut6_I5_O)        0.043    27.523 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/fpu_en.fpu0/fmul_d0/no_rst_gen.r[mantPostScale][104]_i_1__1/O
                         net (fo=105, routed)         0.794    28.317    soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/fpu_en.fpu0/fmul_d0/no_rst_gen.r[mantPostScale][104]_i_1__1_n_1
    SLICE_X215Y338       FDRE                                         r  soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/fpu_en.fpu0/fmul_d0/no_rst_gen.r_reg[mantPostScale][28]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E19                                               0.000    25.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000    25.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.783    25.783 r  iclk0/x1/O
                         net (fo=1, routed)           1.734    27.517    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    27.600 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.791    29.391    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216    25.175 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344    27.519    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    27.602 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.595    29.197    soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/fpu_en.fpu0/fmul_d0/o_sys_clk
    SLICE_X215Y338       FDRE                                         r  soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/fpu_en.fpu0/fmul_d0/no_rst_gen.r_reg[mantPostScale][28]/C
                         clock pessimism              0.239    29.436    
                         clock uncertainty           -0.166    29.270    
    SLICE_X215Y338       FDRE (Setup_fdre_C_R)       -0.304    28.966    soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/fpu_en.fpu0/fmul_d0/no_rst_gen.r_reg[mantPostScale][28]
  -------------------------------------------------------------------
                         required time                         28.966    
                         arrival time                         -28.317    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.650ns  (required time - arrival time)
  Source:                 prci0/no_rst_gen.r_reg[sys_nrst]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/fpu_en.fpu0/fmul_d0/no_rst_gen.r_reg[mantPostScale][49]/R
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             o_clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (o_clk_sys_clk_wiz_0 rise@25.000ns - i_sclk_p rise@20.000ns)
  Data Path Delay:        4.119ns  (logic 0.266ns (6.457%)  route 3.853ns (93.543%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.192ns = ( 29.192 - 25.000 ) 
    Source Clock Delay      (SCD):    4.215ns = ( 24.215 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sclk_p rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000    20.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.880    20.880 r  iclk0/x1/O
                         net (fo=1, routed)           1.866    22.746    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    22.839 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.376    24.215    prci0/ib_clk_tcxo_BUFG
    SLICE_X115Y254       FDRE                                         r  prci0/no_rst_gen.r_reg[sys_nrst]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y254       FDRE (Prop_fdre_C_Q)         0.223    24.438 f  prci0/no_rst_gen.r_reg[sys_nrst]_rep__1/Q
                         net (fo=121, routed)         3.042    27.480    soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/fpu_en.fpu0/fmul_d0/no_rst_gen.r_reg[overflow]_0
    SLICE_X204Y330       LUT6 (Prop_lut6_I5_O)        0.043    27.523 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/fpu_en.fpu0/fmul_d0/no_rst_gen.r[mantPostScale][104]_i_1__1/O
                         net (fo=105, routed)         0.811    28.334    soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/fpu_en.fpu0/fmul_d0/no_rst_gen.r[mantPostScale][104]_i_1__1_n_1
    SLICE_X212Y332       FDRE                                         r  soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/fpu_en.fpu0/fmul_d0/no_rst_gen.r_reg[mantPostScale][49]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E19                                               0.000    25.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000    25.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.783    25.783 r  iclk0/x1/O
                         net (fo=1, routed)           1.734    27.517    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    27.600 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.791    29.391    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216    25.175 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344    27.519    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    27.602 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.590    29.192    soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/fpu_en.fpu0/fmul_d0/o_sys_clk
    SLICE_X212Y332       FDRE                                         r  soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/fpu_en.fpu0/fmul_d0/no_rst_gen.r_reg[mantPostScale][49]/C
                         clock pessimism              0.239    29.431    
                         clock uncertainty           -0.166    29.265    
    SLICE_X212Y332       FDRE (Setup_fdre_C_R)       -0.281    28.984    soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/fpu_en.fpu0/fmul_d0/no_rst_gen.r_reg[mantPostScale][49]
  -------------------------------------------------------------------
                         required time                         28.984    
                         arrival time                         -28.334    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.653ns  (required time - arrival time)
  Source:                 prci0/no_rst_gen.r_reg[sys_nrst]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/no_rst_gen.r_reg[rdata1_amo][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             o_clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (o_clk_sys_clk_wiz_0 rise@25.000ns - i_sclk_p rise@20.000ns)
  Data Path Delay:        4.138ns  (logic 0.266ns (6.428%)  route 3.872ns (93.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.875ns = ( 28.875 - 25.000 ) 
    Source Clock Delay      (SCD):    4.223ns = ( 24.223 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sclk_p rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000    20.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.880    20.880 r  iclk0/x1/O
                         net (fo=1, routed)           1.866    22.746    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    22.839 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.384    24.223    prci0/ib_clk_tcxo_BUFG
    SLICE_X129Y299       FDRE                                         r  prci0/no_rst_gen.r_reg[sys_nrst]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y299       FDRE (Prop_fdre_C_Q)         0.223    24.446 r  prci0/no_rst_gen.r_reg[sys_nrst]_rep__0/Q
                         net (fo=90, routed)          3.872    28.318    soc0/group0/xslotcpu[0].cpux/river0/proc0/dmmu0/no_rst_gen.r_reg[rdata1_amo][1]
    SLICE_X142Y285       LUT6 (Prop_lut6_I3_O)        0.043    28.361 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/dmmu0/no_rst_gen.r[rdata1_amo][5]_i_1/O
                         net (fo=1, routed)           0.000    28.361    soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/no_rst_gen.r_reg[rdata1_amo][30]_0[5]
    SLICE_X142Y285       FDRE                                         r  soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/no_rst_gen.r_reg[rdata1_amo][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E19                                               0.000    25.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000    25.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.783    25.783 r  iclk0/x1/O
                         net (fo=1, routed)           1.734    27.517    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    27.600 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.791    29.391    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216    25.175 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344    27.519    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    27.602 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.273    28.875    soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/o_sys_clk
    SLICE_X142Y285       FDRE                                         r  soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/no_rst_gen.r_reg[rdata1_amo][5]/C
                         clock pessimism              0.239    29.114    
                         clock uncertainty           -0.166    28.948    
    SLICE_X142Y285       FDRE (Setup_fdre_C_D)        0.066    29.014    soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/no_rst_gen.r_reg[rdata1_amo][5]
  -------------------------------------------------------------------
                         required time                         29.014    
                         arrival time                         -28.361    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.659ns  (required time - arrival time)
  Source:                 prci0/no_rst_gen.r_reg[sys_nrst]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc0/uart1/no_rst_gen.r_reg[level]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             o_clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (o_clk_sys_clk_wiz_0 rise@25.000ns - i_sclk_p rise@20.000ns)
  Data Path Delay:        4.001ns  (logic 0.266ns (6.648%)  route 3.735ns (93.352%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.776ns = ( 28.776 - 25.000 ) 
    Source Clock Delay      (SCD):    4.223ns = ( 24.223 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sclk_p rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000    20.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.880    20.880 r  iclk0/x1/O
                         net (fo=1, routed)           1.866    22.746    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    22.839 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.384    24.223    prci0/ib_clk_tcxo_BUFG
    SLICE_X129Y299       FDRE                                         r  prci0/no_rst_gen.r_reg[sys_nrst]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y299       FDRE (Prop_fdre_C_Q)         0.223    24.446 f  prci0/no_rst_gen.r_reg[sys_nrst]_rep__0/Q
                         net (fo=90, routed)          3.735    28.181    soc0/uart1/no_rst_gen.r_reg[rx_byte_cnt][3]_0
    SLICE_X165Y195       LUT5 (Prop_lut5_I1_O)        0.043    28.224 r  soc0/uart1/no_rst_gen.r[level]_i_1__0/O
                         net (fo=1, routed)           0.000    28.224    soc0/uart1/no_rst_gen.r[level]_i_1__0_n_1
    SLICE_X165Y195       FDRE                                         r  soc0/uart1/no_rst_gen.r_reg[level]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E19                                               0.000    25.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000    25.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.783    25.783 r  iclk0/x1/O
                         net (fo=1, routed)           1.734    27.517    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    27.600 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.791    29.391    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216    25.175 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344    27.519    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    27.602 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.174    28.776    soc0/uart1/o_sys_clk
    SLICE_X165Y195       FDRE                                         r  soc0/uart1/no_rst_gen.r_reg[level]/C
                         clock pessimism              0.239    29.015    
                         clock uncertainty           -0.166    28.849    
    SLICE_X165Y195       FDRE (Setup_fdre_C_D)        0.034    28.883    soc0/uart1/no_rst_gen.r_reg[level]
  -------------------------------------------------------------------
                         required time                         28.883    
                         arrival time                         -28.224    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.672ns  (required time - arrival time)
  Source:                 prci0/no_rst_gen.r_reg[sys_nrst]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/fpu_en.fpu0/fmul_d0/no_rst_gen.r_reg[mantPostScale][16]/R
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             o_clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (o_clk_sys_clk_wiz_0 rise@25.000ns - i_sclk_p rise@20.000ns)
  Data Path Delay:        4.079ns  (logic 0.266ns (6.522%)  route 3.813ns (93.478%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.196ns = ( 29.196 - 25.000 ) 
    Source Clock Delay      (SCD):    4.215ns = ( 24.215 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sclk_p rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000    20.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.880    20.880 r  iclk0/x1/O
                         net (fo=1, routed)           1.866    22.746    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    22.839 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.376    24.215    prci0/ib_clk_tcxo_BUFG
    SLICE_X115Y254       FDRE                                         r  prci0/no_rst_gen.r_reg[sys_nrst]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y254       FDRE (Prop_fdre_C_Q)         0.223    24.438 f  prci0/no_rst_gen.r_reg[sys_nrst]_rep__1/Q
                         net (fo=121, routed)         3.042    27.480    soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/fpu_en.fpu0/fmul_d0/no_rst_gen.r_reg[overflow]_0
    SLICE_X204Y330       LUT6 (Prop_lut6_I5_O)        0.043    27.523 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/fpu_en.fpu0/fmul_d0/no_rst_gen.r[mantPostScale][104]_i_1__1/O
                         net (fo=105, routed)         0.771    28.293    soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/fpu_en.fpu0/fmul_d0/no_rst_gen.r[mantPostScale][104]_i_1__1_n_1
    SLICE_X207Y339       FDRE                                         r  soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/fpu_en.fpu0/fmul_d0/no_rst_gen.r_reg[mantPostScale][16]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E19                                               0.000    25.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000    25.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.783    25.783 r  iclk0/x1/O
                         net (fo=1, routed)           1.734    27.517    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    27.600 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.791    29.391    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216    25.175 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344    27.519    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    27.602 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.594    29.196    soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/fpu_en.fpu0/fmul_d0/o_sys_clk
    SLICE_X207Y339       FDRE                                         r  soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/fpu_en.fpu0/fmul_d0/no_rst_gen.r_reg[mantPostScale][16]/C
                         clock pessimism              0.239    29.435    
                         clock uncertainty           -0.166    29.269    
    SLICE_X207Y339       FDRE (Setup_fdre_C_R)       -0.304    28.965    soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/fpu_en.fpu0/fmul_d0/no_rst_gen.r_reg[mantPostScale][16]
  -------------------------------------------------------------------
                         required time                         28.965    
                         arrival time                         -28.293    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.672ns  (required time - arrival time)
  Source:                 prci0/no_rst_gen.r_reg[sys_nrst]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/fpu_en.fpu0/fmul_d0/no_rst_gen.r_reg[mantPostScale][29]/R
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             o_clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (o_clk_sys_clk_wiz_0 rise@25.000ns - i_sclk_p rise@20.000ns)
  Data Path Delay:        4.079ns  (logic 0.266ns (6.522%)  route 3.813ns (93.478%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.196ns = ( 29.196 - 25.000 ) 
    Source Clock Delay      (SCD):    4.215ns = ( 24.215 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sclk_p rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000    20.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.880    20.880 r  iclk0/x1/O
                         net (fo=1, routed)           1.866    22.746    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    22.839 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.376    24.215    prci0/ib_clk_tcxo_BUFG
    SLICE_X115Y254       FDRE                                         r  prci0/no_rst_gen.r_reg[sys_nrst]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y254       FDRE (Prop_fdre_C_Q)         0.223    24.438 f  prci0/no_rst_gen.r_reg[sys_nrst]_rep__1/Q
                         net (fo=121, routed)         3.042    27.480    soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/fpu_en.fpu0/fmul_d0/no_rst_gen.r_reg[overflow]_0
    SLICE_X204Y330       LUT6 (Prop_lut6_I5_O)        0.043    27.523 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/fpu_en.fpu0/fmul_d0/no_rst_gen.r[mantPostScale][104]_i_1__1/O
                         net (fo=105, routed)         0.771    28.293    soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/fpu_en.fpu0/fmul_d0/no_rst_gen.r[mantPostScale][104]_i_1__1_n_1
    SLICE_X207Y339       FDRE                                         r  soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/fpu_en.fpu0/fmul_d0/no_rst_gen.r_reg[mantPostScale][29]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E19                                               0.000    25.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000    25.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.783    25.783 r  iclk0/x1/O
                         net (fo=1, routed)           1.734    27.517    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    27.600 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.791    29.391    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216    25.175 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344    27.519    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    27.602 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.594    29.196    soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/fpu_en.fpu0/fmul_d0/o_sys_clk
    SLICE_X207Y339       FDRE                                         r  soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/fpu_en.fpu0/fmul_d0/no_rst_gen.r_reg[mantPostScale][29]/C
                         clock pessimism              0.239    29.435    
                         clock uncertainty           -0.166    29.269    
    SLICE_X207Y339       FDRE (Setup_fdre_C_R)       -0.304    28.965    soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/fpu_en.fpu0/fmul_d0/no_rst_gen.r_reg[mantPostScale][29]
  -------------------------------------------------------------------
                         required time                         28.965    
                         arrival time                         -28.293    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.686ns  (required time - arrival time)
  Source:                 prci0/no_rst_gen.r_reg[sys_nrst]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/fpu_en.fpu0/fmul_d0/no_rst_gen.r_reg[mantPostScale][21]/R
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             o_clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (o_clk_sys_clk_wiz_0 rise@25.000ns - i_sclk_p rise@20.000ns)
  Data Path Delay:        4.065ns  (logic 0.266ns (6.543%)  route 3.799ns (93.457%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns = ( 29.197 - 25.000 ) 
    Source Clock Delay      (SCD):    4.215ns = ( 24.215 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sclk_p rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000    20.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.880    20.880 r  iclk0/x1/O
                         net (fo=1, routed)           1.866    22.746    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    22.839 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.376    24.215    prci0/ib_clk_tcxo_BUFG
    SLICE_X115Y254       FDRE                                         r  prci0/no_rst_gen.r_reg[sys_nrst]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y254       FDRE (Prop_fdre_C_Q)         0.223    24.438 f  prci0/no_rst_gen.r_reg[sys_nrst]_rep__1/Q
                         net (fo=121, routed)         3.042    27.480    soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/fpu_en.fpu0/fmul_d0/no_rst_gen.r_reg[overflow]_0
    SLICE_X204Y330       LUT6 (Prop_lut6_I5_O)        0.043    27.523 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/fpu_en.fpu0/fmul_d0/no_rst_gen.r[mantPostScale][104]_i_1__1/O
                         net (fo=105, routed)         0.757    28.280    soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/fpu_en.fpu0/fmul_d0/no_rst_gen.r[mantPostScale][104]_i_1__1_n_1
    SLICE_X210Y339       FDRE                                         r  soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/fpu_en.fpu0/fmul_d0/no_rst_gen.r_reg[mantPostScale][21]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E19                                               0.000    25.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000    25.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.783    25.783 r  iclk0/x1/O
                         net (fo=1, routed)           1.734    27.517    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    27.600 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.791    29.391    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216    25.175 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344    27.519    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    27.602 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.595    29.197    soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/fpu_en.fpu0/fmul_d0/o_sys_clk
    SLICE_X210Y339       FDRE                                         r  soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/fpu_en.fpu0/fmul_d0/no_rst_gen.r_reg[mantPostScale][21]/C
                         clock pessimism              0.239    29.436    
                         clock uncertainty           -0.166    29.270    
    SLICE_X210Y339       FDRE (Setup_fdre_C_R)       -0.304    28.966    soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/fpu_en.fpu0/fmul_d0/no_rst_gen.r_reg[mantPostScale][21]
  -------------------------------------------------------------------
                         required time                         28.966    
                         arrival time                         -28.280    
  -------------------------------------------------------------------
                         slack                                  0.686    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 prci0/no_rst_gen.r_reg[sys_nrst]_rep/C
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/no_rst_gen.r_reg[ret]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             o_clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_sys_clk_wiz_0 rise@0.000ns - i_sclk_p rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.146ns (20.000%)  route 0.584ns (80.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    1.968ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sclk_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  iclk0/x1/O
                         net (fo=1, routed)           0.912     1.327    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.353 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.615     1.968    prci0/ib_clk_tcxo_BUFG
    SLICE_X132Y293       FDRE                                         r  prci0/no_rst_gen.r_reg[sys_nrst]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y293       FDRE (Prop_fdre_C_Q)         0.118     2.086 r  prci0/no_rst_gen.r_reg[sys_nrst]_rep/Q
                         net (fo=89, routed)          0.584     2.670    soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/no_rst_gen.r_reg[divident][7]
    SLICE_X131Y315       LUT6 (Prop_lut6_I5_O)        0.028     2.698 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/no_rst_gen.r[ret]_i_1/O
                         net (fo=1, routed)           0.000     2.698    soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/no_rst_gen.r[ret]_i_1_n_1
    SLICE_X131Y315       FDRE                                         r  soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/no_rst_gen.r_reg[ret]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.494     0.494 r  iclk0/x1/O
                         net (fo=1, routed)           0.981     1.475    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.505 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.038     2.543    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.276 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.477    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.507 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       0.936     2.443    soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/o_sys_clk
    SLICE_X131Y315       FDRE                                         r  soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/no_rst_gen.r_reg[ret]/C
                         clock pessimism             -0.152     2.291    
                         clock uncertainty            0.166     2.457    
    SLICE_X131Y315       FDRE (Hold_fdre_C_D)         0.060     2.517    soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/no_rst_gen.r_reg[ret]
  -------------------------------------------------------------------
                         required time                         -2.517    
                         arrival time                           2.698    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 prci0/no_rst_gen.r_reg[sys_nrst]/C
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/div0/no_rst_gen.r_reg[result][63]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             o_clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_sys_clk_wiz_0 rise@0.000ns - i_sclk_p rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.156ns (19.823%)  route 0.631ns (80.177%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.471ns
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sclk_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  iclk0/x1/O
                         net (fo=1, routed)           0.912     1.327    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.353 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.696     2.049    prci0/ib_clk_tcxo_BUFG
    SLICE_X174Y280       FDRE                                         r  prci0/no_rst_gen.r_reg[sys_nrst]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y280       FDRE (Prop_fdre_C_Q)         0.100     2.149 r  prci0/no_rst_gen.r_reg[sys_nrst]/Q
                         net (fo=51, routed)          0.398     2.547    prci0/o_sys_nrst
    SLICE_X182Y288       LUT2 (Prop_lut2_I0_O)        0.028     2.575 r  prci0/no_rst_gen.r[result][63]_i_4__4/O
                         net (fo=1, routed)           0.233     2.808    soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/div0/no_rst_gen.r_reg[result][63]_1
    SLICE_X182Y288       LUT6 (Prop_lut6_I1_O)        0.028     2.836 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/div0/no_rst_gen.r[result][63]_i_2__4/O
                         net (fo=1, routed)           0.000     2.836    soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/div0/rin[result][63]
    SLICE_X182Y288       FDRE                                         r  soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/div0/no_rst_gen.r_reg[result][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.494     0.494 r  iclk0/x1/O
                         net (fo=1, routed)           0.981     1.475    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.505 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.038     2.543    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.276 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.477    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.507 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       0.964     2.471    soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/div0/o_sys_clk
    SLICE_X182Y288       FDRE                                         r  soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/div0/no_rst_gen.r_reg[result][63]/C
                         clock pessimism             -0.152     2.319    
                         clock uncertainty            0.166     2.485    
    SLICE_X182Y288       FDRE (Hold_fdre_C_D)         0.087     2.572    soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/div0/no_rst_gen.r_reg[result][63]
  -------------------------------------------------------------------
                         required time                         -2.572    
                         arrival time                           2.836    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 prci0/no_rst_gen.r_reg[sys_nrst]/C
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/div0/no_rst_gen.r_reg[result][21]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             o_clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_sys_clk_wiz_0 rise@0.000ns - i_sclk_p rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.156ns (19.285%)  route 0.653ns (80.715%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sclk_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  iclk0/x1/O
                         net (fo=1, routed)           0.912     1.327    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.353 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.696     2.049    prci0/ib_clk_tcxo_BUFG
    SLICE_X174Y280       FDRE                                         r  prci0/no_rst_gen.r_reg[sys_nrst]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y280       FDRE (Prop_fdre_C_Q)         0.100     2.149 r  prci0/no_rst_gen.r_reg[sys_nrst]/Q
                         net (fo=51, routed)          0.383     2.532    soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/div0/o_sys_nrst
    SLICE_X179Y286       LUT4 (Prop_lut4_I3_O)        0.028     2.560 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/div0/no_rst_gen.r[result][30]_i_2__2/O
                         net (fo=31, routed)          0.270     2.830    soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/div0/no_rst_gen.r[result][30]_i_2__2_n_1
    SLICE_X184Y285       LUT6 (Prop_lut6_I0_O)        0.028     2.858 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/div0/no_rst_gen.r[result][21]_i_1__4/O
                         net (fo=1, routed)           0.000     2.858    soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/div0/rin[result][21]
    SLICE_X184Y285       FDRE                                         r  soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/div0/no_rst_gen.r_reg[result][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.494     0.494 r  iclk0/x1/O
                         net (fo=1, routed)           0.981     1.475    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.505 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.038     2.543    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.276 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.477    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.507 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       0.961     2.468    soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/div0/o_sys_clk
    SLICE_X184Y285       FDRE                                         r  soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/div0/no_rst_gen.r_reg[result][21]/C
                         clock pessimism             -0.152     2.316    
                         clock uncertainty            0.166     2.482    
    SLICE_X184Y285       FDRE (Hold_fdre_C_D)         0.087     2.569    soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/div0/no_rst_gen.r_reg[result][21]
  -------------------------------------------------------------------
                         required time                         -2.569    
                         arrival time                           2.858    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 prci0/no_rst_gen.r_reg[sys_nrst]/C
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/div0/no_rst_gen.r_reg[result][25]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             o_clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_sys_clk_wiz_0 rise@0.000ns - i_sclk_p rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.156ns (19.253%)  route 0.654ns (80.747%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sclk_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  iclk0/x1/O
                         net (fo=1, routed)           0.912     1.327    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.353 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.696     2.049    prci0/ib_clk_tcxo_BUFG
    SLICE_X174Y280       FDRE                                         r  prci0/no_rst_gen.r_reg[sys_nrst]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y280       FDRE (Prop_fdre_C_Q)         0.100     2.149 r  prci0/no_rst_gen.r_reg[sys_nrst]/Q
                         net (fo=51, routed)          0.383     2.532    soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/div0/o_sys_nrst
    SLICE_X179Y286       LUT4 (Prop_lut4_I3_O)        0.028     2.560 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/div0/no_rst_gen.r[result][30]_i_2__2/O
                         net (fo=31, routed)          0.271     2.831    soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/div0/no_rst_gen.r[result][30]_i_2__2_n_1
    SLICE_X182Y286       LUT6 (Prop_lut6_I0_O)        0.028     2.859 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/div0/no_rst_gen.r[result][25]_i_1__4/O
                         net (fo=1, routed)           0.000     2.859    soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/div0/rin[result][25]
    SLICE_X182Y286       FDRE                                         r  soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/div0/no_rst_gen.r_reg[result][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.494     0.494 r  iclk0/x1/O
                         net (fo=1, routed)           0.981     1.475    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.505 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.038     2.543    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.276 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.477    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.507 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       0.961     2.468    soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/div0/o_sys_clk
    SLICE_X182Y286       FDRE                                         r  soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/div0/no_rst_gen.r_reg[result][25]/C
                         clock pessimism             -0.152     2.316    
                         clock uncertainty            0.166     2.482    
    SLICE_X182Y286       FDRE (Hold_fdre_C_D)         0.087     2.569    soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/div0/no_rst_gen.r_reg[result][25]
  -------------------------------------------------------------------
                         required time                         -2.569    
                         arrival time                           2.859    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 prci0/no_rst_gen.r_reg[sys_nrst]/C
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/div0/no_rst_gen.r_reg[result][30]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             o_clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_sys_clk_wiz_0 rise@0.000ns - i_sclk_p rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.156ns (19.230%)  route 0.655ns (80.770%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sclk_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  iclk0/x1/O
                         net (fo=1, routed)           0.912     1.327    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.353 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.696     2.049    prci0/ib_clk_tcxo_BUFG
    SLICE_X174Y280       FDRE                                         r  prci0/no_rst_gen.r_reg[sys_nrst]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y280       FDRE (Prop_fdre_C_Q)         0.100     2.149 r  prci0/no_rst_gen.r_reg[sys_nrst]/Q
                         net (fo=51, routed)          0.383     2.532    soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/div0/o_sys_nrst
    SLICE_X179Y286       LUT4 (Prop_lut4_I3_O)        0.028     2.560 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/div0/no_rst_gen.r[result][30]_i_2__2/O
                         net (fo=31, routed)          0.272     2.832    soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/div0/no_rst_gen.r[result][30]_i_2__2_n_1
    SLICE_X184Y286       LUT6 (Prop_lut6_I0_O)        0.028     2.860 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/div0/no_rst_gen.r[result][30]_i_1__4/O
                         net (fo=1, routed)           0.000     2.860    soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/div0/rin[result][30]
    SLICE_X184Y286       FDRE                                         r  soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/div0/no_rst_gen.r_reg[result][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.494     0.494 r  iclk0/x1/O
                         net (fo=1, routed)           0.981     1.475    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.505 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.038     2.543    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.276 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.477    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.507 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       0.961     2.468    soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/div0/o_sys_clk
    SLICE_X184Y286       FDRE                                         r  soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/div0/no_rst_gen.r_reg[result][30]/C
                         clock pessimism             -0.152     2.316    
                         clock uncertainty            0.166     2.482    
    SLICE_X184Y286       FDRE (Hold_fdre_C_D)         0.087     2.569    soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/div0/no_rst_gen.r_reg[result][30]
  -------------------------------------------------------------------
                         required time                         -2.569    
                         arrival time                           2.860    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 prci0/no_rst_gen.r_reg[sys_nrst]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc0/group0/xslotcpu[0].cpux/river0/cache0/d0/no_rst_gen.r_reg[req_mem_size][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             o_clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_sys_clk_wiz_0 rise@0.000ns - i_sclk_p rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.156ns (20.333%)  route 0.611ns (79.667%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.968ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sclk_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  iclk0/x1/O
                         net (fo=1, routed)           0.912     1.327    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.353 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.615     1.968    prci0/ib_clk_tcxo_BUFG
    SLICE_X129Y299       FDRE                                         r  prci0/no_rst_gen.r_reg[sys_nrst]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y299       FDRE (Prop_fdre_C_Q)         0.100     2.068 r  prci0/no_rst_gen.r_reg[sys_nrst]_rep__0/Q
                         net (fo=90, routed)          0.399     2.467    soc0/group0/xslotcpu[0].cpux/river0/cache0/d0/mem0/waygen[0].wayx/tag0/no_rst_gen.r_reg[cache_line_i][255]
    SLICE_X131Y281       LUT3 (Prop_lut3_I2_O)        0.028     2.495 f  soc0/group0/xslotcpu[0].cpux/river0/cache0/d0/mem0/waygen[0].wayx/tag0/no_rst_gen.r[cache_line_i][255]_i_1__0/O
                         net (fo=257, routed)         0.212     2.707    soc0/group0/xslotcpu[0].cpux/river0/cache0/d0/mem0/waygen[0].wayx/tag0/SR[0]
    SLICE_X130Y279       LUT5 (Prop_lut5_I4_O)        0.028     2.735 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/d0/mem0/waygen[0].wayx/tag0/no_rst_gen.r[req_mem_size][1]_i_1/O
                         net (fo=1, routed)           0.000     2.735    soc0/group0/xslotcpu[0].cpux/river0/cache0/d0/mem0_n_417
    SLICE_X130Y279       FDRE                                         r  soc0/group0/xslotcpu[0].cpux/river0/cache0/d0/no_rst_gen.r_reg[req_mem_size][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.494     0.494 r  iclk0/x1/O
                         net (fo=1, routed)           0.981     1.475    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.505 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.038     2.543    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.276 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.477    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.507 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       0.831     2.338    soc0/group0/xslotcpu[0].cpux/river0/cache0/d0/o_sys_clk
    SLICE_X130Y279       FDRE                                         r  soc0/group0/xslotcpu[0].cpux/river0/cache0/d0/no_rst_gen.r_reg[req_mem_size][1]/C
                         clock pessimism             -0.152     2.186    
                         clock uncertainty            0.166     2.352    
    SLICE_X130Y279       FDRE (Hold_fdre_C_D)         0.087     2.439    soc0/group0/xslotcpu[0].cpux/river0/cache0/d0/no_rst_gen.r_reg[req_mem_size][1]
  -------------------------------------------------------------------
                         required time                         -2.439    
                         arrival time                           2.735    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 prci0/no_rst_gen.r_reg[sys_nrst]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc0/group0/xslotcpu[0].cpux/river0/cache0/queue0/no_rst_gen.r_reg[wcnt][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             o_clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_sys_clk_wiz_0 rise@0.000ns - i_sclk_p rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.128ns (17.391%)  route 0.608ns (82.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.968ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sclk_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  iclk0/x1/O
                         net (fo=1, routed)           0.912     1.327    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.353 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.615     1.968    prci0/ib_clk_tcxo_BUFG
    SLICE_X129Y299       FDRE                                         r  prci0/no_rst_gen.r_reg[sys_nrst]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y299       FDRE (Prop_fdre_C_Q)         0.100     2.068 r  prci0/no_rst_gen.r_reg[sys_nrst]_rep__0/Q
                         net (fo=90, routed)          0.608     2.676    soc0/group0/xslotcpu[0].cpux/river0/cache0/queue0/no_rst_gen.r_reg[wcnt][1]_0
    SLICE_X123Y276       LUT6 (Prop_lut6_I5_O)        0.028     2.704 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/queue0/no_rst_gen.r[wcnt][1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.704    soc0/group0/xslotcpu[0].cpux/river0/cache0/queue0/no_rst_gen.r[wcnt][1]_i_1__0_n_1
    SLICE_X123Y276       FDRE                                         r  soc0/group0/xslotcpu[0].cpux/river0/cache0/queue0/no_rst_gen.r_reg[wcnt][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.494     0.494 r  iclk0/x1/O
                         net (fo=1, routed)           0.981     1.475    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.505 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.038     2.543    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.276 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.477    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.507 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       0.825     2.332    soc0/group0/xslotcpu[0].cpux/river0/cache0/queue0/o_sys_clk
    SLICE_X123Y276       FDRE                                         r  soc0/group0/xslotcpu[0].cpux/river0/cache0/queue0/no_rst_gen.r_reg[wcnt][1]/C
                         clock pessimism             -0.152     2.180    
                         clock uncertainty            0.166     2.346    
    SLICE_X123Y276       FDRE (Hold_fdre_C_D)         0.061     2.407    soc0/group0/xslotcpu[0].cpux/river0/cache0/queue0/no_rst_gen.r_reg[wcnt][1]
  -------------------------------------------------------------------
                         required time                         -2.407    
                         arrival time                           2.704    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 prci0/no_rst_gen.r_reg[sys_nrst]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc0/group0/xslotcpu[0].cpux/river0/cache0/queue0/no_rst_gen.r_reg[wcnt][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             o_clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_sys_clk_wiz_0 rise@0.000ns - i_sclk_p rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.128ns (17.391%)  route 0.608ns (82.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.968ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sclk_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  iclk0/x1/O
                         net (fo=1, routed)           0.912     1.327    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.353 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.615     1.968    prci0/ib_clk_tcxo_BUFG
    SLICE_X129Y299       FDRE                                         r  prci0/no_rst_gen.r_reg[sys_nrst]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y299       FDRE (Prop_fdre_C_Q)         0.100     2.068 r  prci0/no_rst_gen.r_reg[sys_nrst]_rep__0/Q
                         net (fo=90, routed)          0.608     2.676    soc0/group0/xslotcpu[0].cpux/river0/cache0/queue0/no_rst_gen.r_reg[wcnt][1]_0
    SLICE_X123Y276       LUT6 (Prop_lut6_I5_O)        0.028     2.704 r  soc0/group0/xslotcpu[0].cpux/river0/cache0/queue0/no_rst_gen.r[wcnt][2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.704    soc0/group0/xslotcpu[0].cpux/river0/cache0/queue0/no_rst_gen.r[wcnt][2]_i_1__0_n_1
    SLICE_X123Y276       FDRE                                         r  soc0/group0/xslotcpu[0].cpux/river0/cache0/queue0/no_rst_gen.r_reg[wcnt][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.494     0.494 r  iclk0/x1/O
                         net (fo=1, routed)           0.981     1.475    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.505 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.038     2.543    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.276 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.477    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.507 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       0.825     2.332    soc0/group0/xslotcpu[0].cpux/river0/cache0/queue0/o_sys_clk
    SLICE_X123Y276       FDRE                                         r  soc0/group0/xslotcpu[0].cpux/river0/cache0/queue0/no_rst_gen.r_reg[wcnt][2]/C
                         clock pessimism             -0.152     2.180    
                         clock uncertainty            0.166     2.346    
    SLICE_X123Y276       FDRE (Hold_fdre_C_D)         0.061     2.407    soc0/group0/xslotcpu[0].cpux/river0/cache0/queue0/no_rst_gen.r_reg[wcnt][2]
  -------------------------------------------------------------------
                         required time                         -2.407    
                         arrival time                           2.704    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 prci0/no_rst_gen.r_reg[sys_nrst]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc0/group0/xslotcpu[0].cpux/river0/cache0/d0/no_rst_gen.r_reg[req_flush_addr][47]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             o_clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_sys_clk_wiz_0 rise@0.000ns - i_sclk_p rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.128ns (17.151%)  route 0.618ns (82.849%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.341ns
    Source Clock Delay      (SCD):    1.968ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sclk_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  iclk0/x1/O
                         net (fo=1, routed)           0.912     1.327    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.353 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.615     1.968    prci0/ib_clk_tcxo_BUFG
    SLICE_X129Y299       FDRE                                         r  prci0/no_rst_gen.r_reg[sys_nrst]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y299       FDRE (Prop_fdre_C_Q)         0.100     2.068 r  prci0/no_rst_gen.r_reg[sys_nrst]_rep__0/Q
                         net (fo=90, routed)          0.618     2.686    soc0/group0/xslotcpu[0].cpux/river0/proc0/mem0/queue0/no_rst_gen.r_reg[req_flush_addr][47]_0
    SLICE_X129Y283       LUT3 (Prop_lut3_I2_O)        0.028     2.714 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/mem0/queue0/no_rst_gen.r[req_flush_addr][47]_i_1__0/O
                         net (fo=1, routed)           0.000     2.714    soc0/group0/xslotcpu[0].cpux/river0/cache0/d0/no_rst_gen.r_reg[req_flush_addr][47]_1
    SLICE_X129Y283       FDRE                                         r  soc0/group0/xslotcpu[0].cpux/river0/cache0/d0/no_rst_gen.r_reg[req_flush_addr][47]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.494     0.494 r  iclk0/x1/O
                         net (fo=1, routed)           0.981     1.475    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.505 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.038     2.543    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.276 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.477    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.507 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       0.834     2.341    soc0/group0/xslotcpu[0].cpux/river0/cache0/d0/o_sys_clk
    SLICE_X129Y283       FDRE                                         r  soc0/group0/xslotcpu[0].cpux/river0/cache0/d0/no_rst_gen.r_reg[req_flush_addr][47]/C
                         clock pessimism             -0.152     2.189    
                         clock uncertainty            0.166     2.355    
    SLICE_X129Y283       FDRE (Hold_fdre_C_D)         0.061     2.416    soc0/group0/xslotcpu[0].cpux/river0/cache0/d0/no_rst_gen.r_reg[req_flush_addr][47]
  -------------------------------------------------------------------
                         required time                         -2.416    
                         arrival time                           2.714    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 prci0/no_rst_gen.r_reg[sys_nrst]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/fpu_en.fpu0/d2l_d0/no_rst_gen.r_reg[underflow]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             o_clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_sys_clk_wiz_0 rise@0.000ns - i_sclk_p rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.128ns (13.038%)  route 0.854ns (86.962%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.515ns
    Source Clock Delay      (SCD):    1.968ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sclk_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  iclk0/x1/O
                         net (fo=1, routed)           0.912     1.327    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.353 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.615     1.968    prci0/ib_clk_tcxo_BUFG
    SLICE_X129Y299       FDRE                                         r  prci0/no_rst_gen.r_reg[sys_nrst]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y299       FDRE (Prop_fdre_C_Q)         0.100     2.068 r  prci0/no_rst_gen.r_reg[sys_nrst]_rep__0/Q
                         net (fo=90, routed)          0.854     2.922    soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/fpu_en.fpu0/d2l_d0/no_rst_gen.r_reg[overflow]_0
    SLICE_X170Y322       LUT6 (Prop_lut6_I1_O)        0.028     2.950 r  soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/fpu_en.fpu0/d2l_d0/no_rst_gen.r[underflow]_i_1__0/O
                         net (fo=1, routed)           0.000     2.950    soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/fpu_en.fpu0/d2l_d0/no_rst_gen.r[underflow]_i_1__0_n_1
    SLICE_X170Y322       FDRE                                         r  soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/fpu_en.fpu0/d2l_d0/no_rst_gen.r_reg[underflow]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.494     0.494 r  iclk0/x1/O
                         net (fo=1, routed)           0.981     1.475    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.505 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.038     2.543    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.276 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.477    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.507 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.008     2.515    soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/fpu_en.fpu0/d2l_d0/o_sys_clk
    SLICE_X170Y322       FDRE                                         r  soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/fpu_en.fpu0/d2l_d0/no_rst_gen.r_reg[underflow]/C
                         clock pessimism             -0.152     2.363    
                         clock uncertainty            0.166     2.529    
    SLICE_X170Y322       FDRE (Hold_fdre_C_D)         0.087     2.616    soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/fpu_en.fpu0/d2l_d0/no_rst_gen.r_reg[underflow]
  -------------------------------------------------------------------
                         required time                         -2.616    
                         arrival time                           2.950    
  -------------------------------------------------------------------
                         slack                                  0.334    





---------------------------------------------------------------------------------------------------
From Clock:  i_swjtag_clktck
  To Clock:  o_clk_sys_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       19.914ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.914ns  (required time - arrival time)
  Source:                 soc0/group0/dmi0/tap/nr_reg[ir][0]/C
                            (falling edge-triggered cell FDPE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][10]/D
                            (rising edge-triggered cell FDSE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             o_clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (o_clk_sys_clk_wiz_0 rise@525.000ns - i_swjtag_clktck fall@500.000ns)
  Data Path Delay:        2.433ns  (logic 0.349ns (14.343%)  route 2.084ns (85.660%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -2.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 528.743 - 525.000 ) 
    Source Clock Delay      (SCD):    6.295ns = ( 506.295 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_swjtag_clktck fall edge)
                                                    500.000   500.000 f  
    BB21                                              0.000   500.000 f  i_jtag_tck (IN)
                         net (fo=0)                   0.000   500.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.651   500.651 f  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           4.270   504.921    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093   505.014 f  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.281   506.295    soc0/group0/dmi0/tap/CLK
    SLICE_X154Y227       FDPE                                         r  soc0/group0/dmi0/tap/nr_reg[ir][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y227       FDPE (Prop_fdpe_C_Q)         0.263   506.558 r  soc0/group0/dmi0/tap/nr_reg[ir][0]/Q
                         net (fo=38, routed)          1.196   507.754    soc0/group0/dmi0/tap/nr_reg[ir_n_1_][0]
    SLICE_X162Y223       LUT6 (Prop_lut6_I4_O)        0.043   507.797 r  soc0/group0/dmi0/tap/nr[dmi_addr][6]_i_1/O
                         net (fo=48, routed)          0.889   508.685    soc0/group0/dmi0/tap/comb_proc.nv
    SLICE_X154Y224       LUT2 (Prop_lut2_I1_O)        0.043   508.728 r  soc0/group0/dmi0/tap/no_rst_gen.r[l1][10]_i_1/O
                         net (fo=1, routed)           0.000   508.728    soc0/group0/dmi0/cdc/D[10]
    SLICE_X154Y224       FDSE                                         r  soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                    525.000   525.000 r  
    E19                                               0.000   525.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000   525.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.783   525.783 r  iclk0/x1/O
                         net (fo=1, routed)           1.734   527.517    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   527.600 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.791   529.391    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216   525.175 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344   527.519    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   527.602 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.141   528.743    soc0/group0/dmi0/cdc/o_sys_clk
    SLICE_X154Y224       FDSE                                         r  soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][10]/C
                         clock pessimism              0.000   528.743    
                         clock uncertainty           -0.166   528.577    
    SLICE_X154Y224       FDSE (Setup_fdse_C_D)        0.065   528.642    soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][10]
  -------------------------------------------------------------------
                         required time                        528.642    
                         arrival time                        -508.728    
  -------------------------------------------------------------------
                         slack                                 19.914    

Slack (MET) :             19.925ns  (required time - arrival time)
  Source:                 soc0/group0/dmi0/tap/nr_reg[ir][0]/C
                            (falling edge-triggered cell FDPE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][9]/D
                            (rising edge-triggered cell FDSE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             o_clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (o_clk_sys_clk_wiz_0 rise@525.000ns - i_swjtag_clktck fall@500.000ns)
  Data Path Delay:        2.443ns  (logic 0.359ns (14.693%)  route 2.084ns (85.309%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -2.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 528.743 - 525.000 ) 
    Source Clock Delay      (SCD):    6.295ns = ( 506.295 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_swjtag_clktck fall edge)
                                                    500.000   500.000 f  
    BB21                                              0.000   500.000 f  i_jtag_tck (IN)
                         net (fo=0)                   0.000   500.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.651   500.651 f  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           4.270   504.921    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093   505.014 f  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.281   506.295    soc0/group0/dmi0/tap/CLK
    SLICE_X154Y227       FDPE                                         r  soc0/group0/dmi0/tap/nr_reg[ir][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y227       FDPE (Prop_fdpe_C_Q)         0.263   506.558 r  soc0/group0/dmi0/tap/nr_reg[ir][0]/Q
                         net (fo=38, routed)          1.196   507.754    soc0/group0/dmi0/tap/nr_reg[ir_n_1_][0]
    SLICE_X162Y223       LUT6 (Prop_lut6_I4_O)        0.043   507.797 r  soc0/group0/dmi0/tap/nr[dmi_addr][6]_i_1/O
                         net (fo=48, routed)          0.889   508.685    soc0/group0/dmi0/tap/comb_proc.nv
    SLICE_X154Y224       LUT2 (Prop_lut2_I1_O)        0.053   508.738 r  soc0/group0/dmi0/tap/no_rst_gen.r[l1][9]_i_1/O
                         net (fo=1, routed)           0.000   508.738    soc0/group0/dmi0/cdc/D[9]
    SLICE_X154Y224       FDSE                                         r  soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                    525.000   525.000 r  
    E19                                               0.000   525.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000   525.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.783   525.783 r  iclk0/x1/O
                         net (fo=1, routed)           1.734   527.517    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   527.600 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.791   529.391    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216   525.175 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344   527.519    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   527.602 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.141   528.743    soc0/group0/dmi0/cdc/o_sys_clk
    SLICE_X154Y224       FDSE                                         r  soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][9]/C
                         clock pessimism              0.000   528.743    
                         clock uncertainty           -0.166   528.577    
    SLICE_X154Y224       FDSE (Setup_fdse_C_D)        0.086   528.663    soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][9]
  -------------------------------------------------------------------
                         required time                        528.663    
                         arrival time                        -508.738    
  -------------------------------------------------------------------
                         slack                                 19.925    

Slack (MET) :             20.025ns  (required time - arrival time)
  Source:                 soc0/group0/dmi0/tap/nr_reg[ir][0]/C
                            (falling edge-triggered cell FDPE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][13]/D
                            (rising edge-triggered cell FDSE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             o_clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (o_clk_sys_clk_wiz_0 rise@525.000ns - i_swjtag_clktck fall@500.000ns)
  Data Path Delay:        2.323ns  (logic 0.349ns (15.022%)  route 1.974ns (84.980%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -2.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 528.743 - 525.000 ) 
    Source Clock Delay      (SCD):    6.295ns = ( 506.295 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_swjtag_clktck fall edge)
                                                    500.000   500.000 f  
    BB21                                              0.000   500.000 f  i_jtag_tck (IN)
                         net (fo=0)                   0.000   500.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.651   500.651 f  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           4.270   504.921    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093   505.014 f  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.281   506.295    soc0/group0/dmi0/tap/CLK
    SLICE_X154Y227       FDPE                                         r  soc0/group0/dmi0/tap/nr_reg[ir][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y227       FDPE (Prop_fdpe_C_Q)         0.263   506.558 r  soc0/group0/dmi0/tap/nr_reg[ir][0]/Q
                         net (fo=38, routed)          1.196   507.754    soc0/group0/dmi0/tap/nr_reg[ir_n_1_][0]
    SLICE_X162Y223       LUT6 (Prop_lut6_I4_O)        0.043   507.797 r  soc0/group0/dmi0/tap/nr[dmi_addr][6]_i_1/O
                         net (fo=48, routed)          0.779   508.575    soc0/group0/dmi0/tap/comb_proc.nv
    SLICE_X154Y224       LUT2 (Prop_lut2_I1_O)        0.043   508.618 r  soc0/group0/dmi0/tap/no_rst_gen.r[l1][13]_i_1/O
                         net (fo=1, routed)           0.000   508.618    soc0/group0/dmi0/cdc/D[13]
    SLICE_X154Y224       FDSE                                         r  soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                    525.000   525.000 r  
    E19                                               0.000   525.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000   525.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.783   525.783 r  iclk0/x1/O
                         net (fo=1, routed)           1.734   527.517    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   527.600 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.791   529.391    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216   525.175 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344   527.519    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   527.602 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.141   528.743    soc0/group0/dmi0/cdc/o_sys_clk
    SLICE_X154Y224       FDSE                                         r  soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][13]/C
                         clock pessimism              0.000   528.743    
                         clock uncertainty           -0.166   528.577    
    SLICE_X154Y224       FDSE (Setup_fdse_C_D)        0.066   528.643    soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][13]
  -------------------------------------------------------------------
                         required time                        528.643    
                         arrival time                        -508.618    
  -------------------------------------------------------------------
                         slack                                 20.025    

Slack (MET) :             20.038ns  (required time - arrival time)
  Source:                 soc0/group0/dmi0/tap/nr_reg[ir][0]/C
                            (falling edge-triggered cell FDPE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][14]/D
                            (rising edge-triggered cell FDSE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             o_clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (o_clk_sys_clk_wiz_0 rise@525.000ns - i_swjtag_clktck fall@500.000ns)
  Data Path Delay:        2.330ns  (logic 0.356ns (15.277%)  route 1.974ns (84.723%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -2.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 528.743 - 525.000 ) 
    Source Clock Delay      (SCD):    6.295ns = ( 506.295 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_swjtag_clktck fall edge)
                                                    500.000   500.000 f  
    BB21                                              0.000   500.000 f  i_jtag_tck (IN)
                         net (fo=0)                   0.000   500.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.651   500.651 f  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           4.270   504.921    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093   505.014 f  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.281   506.295    soc0/group0/dmi0/tap/CLK
    SLICE_X154Y227       FDPE                                         r  soc0/group0/dmi0/tap/nr_reg[ir][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y227       FDPE (Prop_fdpe_C_Q)         0.263   506.558 r  soc0/group0/dmi0/tap/nr_reg[ir][0]/Q
                         net (fo=38, routed)          1.196   507.754    soc0/group0/dmi0/tap/nr_reg[ir_n_1_][0]
    SLICE_X162Y223       LUT6 (Prop_lut6_I4_O)        0.043   507.797 r  soc0/group0/dmi0/tap/nr[dmi_addr][6]_i_1/O
                         net (fo=48, routed)          0.779   508.575    soc0/group0/dmi0/tap/comb_proc.nv
    SLICE_X154Y224       LUT2 (Prop_lut2_I1_O)        0.050   508.625 r  soc0/group0/dmi0/tap/no_rst_gen.r[l1][14]_i_1/O
                         net (fo=1, routed)           0.000   508.625    soc0/group0/dmi0/cdc/D[14]
    SLICE_X154Y224       FDSE                                         r  soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                    525.000   525.000 r  
    E19                                               0.000   525.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000   525.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.783   525.783 r  iclk0/x1/O
                         net (fo=1, routed)           1.734   527.517    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   527.600 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.791   529.391    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216   525.175 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344   527.519    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   527.602 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.141   528.743    soc0/group0/dmi0/cdc/o_sys_clk
    SLICE_X154Y224       FDSE                                         r  soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][14]/C
                         clock pessimism              0.000   528.743    
                         clock uncertainty           -0.166   528.577    
    SLICE_X154Y224       FDSE (Setup_fdse_C_D)        0.086   528.663    soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][14]
  -------------------------------------------------------------------
                         required time                        528.663    
                         arrival time                        -508.625    
  -------------------------------------------------------------------
                         slack                                 20.038    

Slack (MET) :             20.043ns  (required time - arrival time)
  Source:                 soc0/group0/dmi0/tap/nr_reg[ir][0]/C
                            (falling edge-triggered cell FDPE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][27]/D
                            (rising edge-triggered cell FDSE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             o_clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (o_clk_sys_clk_wiz_0 rise@525.000ns - i_swjtag_clktck fall@500.000ns)
  Data Path Delay:        2.274ns  (logic 0.349ns (15.351%)  route 1.925ns (84.651%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -2.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.744ns = ( 528.744 - 525.000 ) 
    Source Clock Delay      (SCD):    6.295ns = ( 506.295 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_swjtag_clktck fall edge)
                                                    500.000   500.000 f  
    BB21                                              0.000   500.000 f  i_jtag_tck (IN)
                         net (fo=0)                   0.000   500.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.651   500.651 f  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           4.270   504.921    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093   505.014 f  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.281   506.295    soc0/group0/dmi0/tap/CLK
    SLICE_X154Y227       FDPE                                         r  soc0/group0/dmi0/tap/nr_reg[ir][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y227       FDPE (Prop_fdpe_C_Q)         0.263   506.558 r  soc0/group0/dmi0/tap/nr_reg[ir][0]/Q
                         net (fo=38, routed)          1.196   507.754    soc0/group0/dmi0/tap/nr_reg[ir_n_1_][0]
    SLICE_X162Y223       LUT6 (Prop_lut6_I4_O)        0.043   507.797 r  soc0/group0/dmi0/tap/nr[dmi_addr][6]_i_1/O
                         net (fo=48, routed)          0.729   508.526    soc0/group0/dmi0/tap/comb_proc.nv
    SLICE_X157Y225       LUT2 (Prop_lut2_I1_O)        0.043   508.569 r  soc0/group0/dmi0/tap/no_rst_gen.r[l1][27]_i_1/O
                         net (fo=1, routed)           0.000   508.569    soc0/group0/dmi0/cdc/D[27]
    SLICE_X157Y225       FDSE                                         r  soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                    525.000   525.000 r  
    E19                                               0.000   525.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000   525.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.783   525.783 r  iclk0/x1/O
                         net (fo=1, routed)           1.734   527.517    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   527.600 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.791   529.391    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216   525.175 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344   527.519    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   527.602 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.142   528.744    soc0/group0/dmi0/cdc/o_sys_clk
    SLICE_X157Y225       FDSE                                         r  soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][27]/C
                         clock pessimism              0.000   528.744    
                         clock uncertainty           -0.166   528.578    
    SLICE_X157Y225       FDSE (Setup_fdse_C_D)        0.033   528.612    soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][27]
  -------------------------------------------------------------------
                         required time                        528.611    
                         arrival time                        -508.569    
  -------------------------------------------------------------------
                         slack                                 20.043    

Slack (MET) :             20.044ns  (required time - arrival time)
  Source:                 soc0/group0/dmi0/tap/nr_reg[ir][0]/C
                            (falling edge-triggered cell FDPE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][17]/D
                            (rising edge-triggered cell FDSE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             o_clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (o_clk_sys_clk_wiz_0 rise@525.000ns - i_swjtag_clktck fall@500.000ns)
  Data Path Delay:        2.274ns  (logic 0.349ns (15.351%)  route 1.925ns (84.651%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -2.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.744ns = ( 528.744 - 525.000 ) 
    Source Clock Delay      (SCD):    6.295ns = ( 506.295 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_swjtag_clktck fall edge)
                                                    500.000   500.000 f  
    BB21                                              0.000   500.000 f  i_jtag_tck (IN)
                         net (fo=0)                   0.000   500.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.651   500.651 f  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           4.270   504.921    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093   505.014 f  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.281   506.295    soc0/group0/dmi0/tap/CLK
    SLICE_X154Y227       FDPE                                         r  soc0/group0/dmi0/tap/nr_reg[ir][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y227       FDPE (Prop_fdpe_C_Q)         0.263   506.558 r  soc0/group0/dmi0/tap/nr_reg[ir][0]/Q
                         net (fo=38, routed)          1.196   507.754    soc0/group0/dmi0/tap/nr_reg[ir_n_1_][0]
    SLICE_X162Y223       LUT6 (Prop_lut6_I4_O)        0.043   507.797 r  soc0/group0/dmi0/tap/nr[dmi_addr][6]_i_1/O
                         net (fo=48, routed)          0.729   508.526    soc0/group0/dmi0/tap/comb_proc.nv
    SLICE_X157Y225       LUT2 (Prop_lut2_I1_O)        0.043   508.569 r  soc0/group0/dmi0/tap/no_rst_gen.r[l1][17]_i_1/O
                         net (fo=1, routed)           0.000   508.569    soc0/group0/dmi0/cdc/D[17]
    SLICE_X157Y225       FDSE                                         r  soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                    525.000   525.000 r  
    E19                                               0.000   525.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000   525.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.783   525.783 r  iclk0/x1/O
                         net (fo=1, routed)           1.734   527.517    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   527.600 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.791   529.391    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216   525.175 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344   527.519    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   527.602 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.142   528.744    soc0/group0/dmi0/cdc/o_sys_clk
    SLICE_X157Y225       FDSE                                         r  soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][17]/C
                         clock pessimism              0.000   528.744    
                         clock uncertainty           -0.166   528.578    
    SLICE_X157Y225       FDSE (Setup_fdse_C_D)        0.034   528.612    soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][17]
  -------------------------------------------------------------------
                         required time                        528.612    
                         arrival time                        -508.569    
  -------------------------------------------------------------------
                         slack                                 20.044    

Slack (MET) :             20.046ns  (required time - arrival time)
  Source:                 soc0/group0/dmi0/tap/nr_reg[ir][0]/C
                            (falling edge-triggered cell FDPE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][31]/D
                            (rising edge-triggered cell FDSE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             o_clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (o_clk_sys_clk_wiz_0 rise@525.000ns - i_swjtag_clktck fall@500.000ns)
  Data Path Delay:        2.303ns  (logic 0.349ns (15.157%)  route 1.954ns (84.844%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -2.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.744ns = ( 528.744 - 525.000 ) 
    Source Clock Delay      (SCD):    6.295ns = ( 506.295 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_swjtag_clktck fall edge)
                                                    500.000   500.000 f  
    BB21                                              0.000   500.000 f  i_jtag_tck (IN)
                         net (fo=0)                   0.000   500.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.651   500.651 f  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           4.270   504.921    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093   505.014 f  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.281   506.295    soc0/group0/dmi0/tap/CLK
    SLICE_X154Y227       FDPE                                         r  soc0/group0/dmi0/tap/nr_reg[ir][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y227       FDPE (Prop_fdpe_C_Q)         0.263   506.558 r  soc0/group0/dmi0/tap/nr_reg[ir][0]/Q
                         net (fo=38, routed)          1.196   507.754    soc0/group0/dmi0/tap/nr_reg[ir_n_1_][0]
    SLICE_X162Y223       LUT6 (Prop_lut6_I4_O)        0.043   507.797 r  soc0/group0/dmi0/tap/nr[dmi_addr][6]_i_1/O
                         net (fo=48, routed)          0.758   508.555    soc0/group0/dmi0/tap/comb_proc.nv
    SLICE_X154Y226       LUT2 (Prop_lut2_I1_O)        0.043   508.598 r  soc0/group0/dmi0/tap/no_rst_gen.r[l1][31]_i_1/O
                         net (fo=1, routed)           0.000   508.598    soc0/group0/dmi0/cdc/D[31]
    SLICE_X154Y226       FDSE                                         r  soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                    525.000   525.000 r  
    E19                                               0.000   525.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000   525.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.783   525.783 r  iclk0/x1/O
                         net (fo=1, routed)           1.734   527.517    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   527.600 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.791   529.391    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216   525.175 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344   527.519    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   527.602 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.142   528.744    soc0/group0/dmi0/cdc/o_sys_clk
    SLICE_X154Y226       FDSE                                         r  soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][31]/C
                         clock pessimism              0.000   528.744    
                         clock uncertainty           -0.166   528.578    
    SLICE_X154Y226       FDSE (Setup_fdse_C_D)        0.065   528.643    soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][31]
  -------------------------------------------------------------------
                         required time                        528.643    
                         arrival time                        -508.598    
  -------------------------------------------------------------------
                         slack                                 20.046    

Slack (MET) :             20.048ns  (required time - arrival time)
  Source:                 soc0/group0/dmi0/tap/nr_reg[ir][0]/C
                            (falling edge-triggered cell FDPE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][38]/D
                            (rising edge-triggered cell FDSE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             o_clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (o_clk_sys_clk_wiz_0 rise@525.000ns - i_swjtag_clktck fall@500.000ns)
  Data Path Delay:        2.300ns  (logic 0.349ns (15.172%)  route 1.951ns (84.829%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -2.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 528.743 - 525.000 ) 
    Source Clock Delay      (SCD):    6.295ns = ( 506.295 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_swjtag_clktck fall edge)
                                                    500.000   500.000 f  
    BB21                                              0.000   500.000 f  i_jtag_tck (IN)
                         net (fo=0)                   0.000   500.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.651   500.651 f  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           4.270   504.921    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093   505.014 f  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.281   506.295    soc0/group0/dmi0/tap/CLK
    SLICE_X154Y227       FDPE                                         r  soc0/group0/dmi0/tap/nr_reg[ir][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y227       FDPE (Prop_fdpe_C_Q)         0.263   506.558 r  soc0/group0/dmi0/tap/nr_reg[ir][0]/Q
                         net (fo=38, routed)          1.196   507.754    soc0/group0/dmi0/tap/nr_reg[ir_n_1_][0]
    SLICE_X162Y223       LUT6 (Prop_lut6_I4_O)        0.043   507.797 r  soc0/group0/dmi0/tap/nr[dmi_addr][6]_i_1/O
                         net (fo=48, routed)          0.756   508.552    soc0/group0/dmi0/tap/comb_proc.nv
    SLICE_X154Y224       LUT2 (Prop_lut2_I1_O)        0.043   508.595 r  soc0/group0/dmi0/tap/no_rst_gen.r[l1][38]_i_1/O
                         net (fo=1, routed)           0.000   508.595    soc0/group0/dmi0/cdc/D[38]
    SLICE_X154Y224       FDSE                                         r  soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][38]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                    525.000   525.000 r  
    E19                                               0.000   525.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000   525.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.783   525.783 r  iclk0/x1/O
                         net (fo=1, routed)           1.734   527.517    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   527.600 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.791   529.391    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216   525.175 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344   527.519    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   527.602 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.141   528.743    soc0/group0/dmi0/cdc/o_sys_clk
    SLICE_X154Y224       FDSE                                         r  soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][38]/C
                         clock pessimism              0.000   528.743    
                         clock uncertainty           -0.166   528.577    
    SLICE_X154Y224       FDSE (Setup_fdse_C_D)        0.066   528.643    soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][38]
  -------------------------------------------------------------------
                         required time                        528.643    
                         arrival time                        -508.595    
  -------------------------------------------------------------------
                         slack                                 20.048    

Slack (MET) :             20.057ns  (required time - arrival time)
  Source:                 soc0/group0/dmi0/tap/nr_reg[ir][0]/C
                            (falling edge-triggered cell FDPE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][28]/D
                            (rising edge-triggered cell FDSE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             o_clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (o_clk_sys_clk_wiz_0 rise@525.000ns - i_swjtag_clktck fall@500.000ns)
  Data Path Delay:        2.285ns  (logic 0.360ns (15.758%)  route 1.925ns (84.242%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -2.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.744ns = ( 528.744 - 525.000 ) 
    Source Clock Delay      (SCD):    6.295ns = ( 506.295 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_swjtag_clktck fall edge)
                                                    500.000   500.000 f  
    BB21                                              0.000   500.000 f  i_jtag_tck (IN)
                         net (fo=0)                   0.000   500.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.651   500.651 f  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           4.270   504.921    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093   505.014 f  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.281   506.295    soc0/group0/dmi0/tap/CLK
    SLICE_X154Y227       FDPE                                         r  soc0/group0/dmi0/tap/nr_reg[ir][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y227       FDPE (Prop_fdpe_C_Q)         0.263   506.558 r  soc0/group0/dmi0/tap/nr_reg[ir][0]/Q
                         net (fo=38, routed)          1.196   507.754    soc0/group0/dmi0/tap/nr_reg[ir_n_1_][0]
    SLICE_X162Y223       LUT6 (Prop_lut6_I4_O)        0.043   507.797 r  soc0/group0/dmi0/tap/nr[dmi_addr][6]_i_1/O
                         net (fo=48, routed)          0.729   508.526    soc0/group0/dmi0/tap/comb_proc.nv
    SLICE_X157Y225       LUT2 (Prop_lut2_I1_O)        0.054   508.580 r  soc0/group0/dmi0/tap/no_rst_gen.r[l1][28]_i_1/O
                         net (fo=1, routed)           0.000   508.580    soc0/group0/dmi0/cdc/D[28]
    SLICE_X157Y225       FDSE                                         r  soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                    525.000   525.000 r  
    E19                                               0.000   525.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000   525.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.783   525.783 r  iclk0/x1/O
                         net (fo=1, routed)           1.734   527.517    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   527.600 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.791   529.391    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216   525.175 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344   527.519    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   527.602 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.142   528.744    soc0/group0/dmi0/cdc/o_sys_clk
    SLICE_X157Y225       FDSE                                         r  soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][28]/C
                         clock pessimism              0.000   528.744    
                         clock uncertainty           -0.166   528.578    
    SLICE_X157Y225       FDSE (Setup_fdse_C_D)        0.058   528.636    soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][28]
  -------------------------------------------------------------------
                         required time                        528.636    
                         arrival time                        -508.580    
  -------------------------------------------------------------------
                         slack                                 20.057    

Slack (MET) :             20.057ns  (required time - arrival time)
  Source:                 soc0/group0/dmi0/tap/nr_reg[ir][0]/C
                            (falling edge-triggered cell FDPE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][32]/D
                            (rising edge-triggered cell FDSE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             o_clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (o_clk_sys_clk_wiz_0 rise@525.000ns - i_swjtag_clktck fall@500.000ns)
  Data Path Delay:        2.313ns  (logic 0.359ns (15.524%)  route 1.954ns (84.477%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -2.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.744ns = ( 528.744 - 525.000 ) 
    Source Clock Delay      (SCD):    6.295ns = ( 506.295 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_swjtag_clktck fall edge)
                                                    500.000   500.000 f  
    BB21                                              0.000   500.000 f  i_jtag_tck (IN)
                         net (fo=0)                   0.000   500.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.651   500.651 f  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           4.270   504.921    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093   505.014 f  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.281   506.295    soc0/group0/dmi0/tap/CLK
    SLICE_X154Y227       FDPE                                         r  soc0/group0/dmi0/tap/nr_reg[ir][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y227       FDPE (Prop_fdpe_C_Q)         0.263   506.558 r  soc0/group0/dmi0/tap/nr_reg[ir][0]/Q
                         net (fo=38, routed)          1.196   507.754    soc0/group0/dmi0/tap/nr_reg[ir_n_1_][0]
    SLICE_X162Y223       LUT6 (Prop_lut6_I4_O)        0.043   507.797 r  soc0/group0/dmi0/tap/nr[dmi_addr][6]_i_1/O
                         net (fo=48, routed)          0.758   508.555    soc0/group0/dmi0/tap/comb_proc.nv
    SLICE_X154Y226       LUT2 (Prop_lut2_I1_O)        0.053   508.608 r  soc0/group0/dmi0/tap/no_rst_gen.r[l1][32]_i_1/O
                         net (fo=1, routed)           0.000   508.608    soc0/group0/dmi0/cdc/D[32]
    SLICE_X154Y226       FDSE                                         r  soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][32]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                    525.000   525.000 r  
    E19                                               0.000   525.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000   525.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.783   525.783 r  iclk0/x1/O
                         net (fo=1, routed)           1.734   527.517    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   527.600 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.791   529.391    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216   525.175 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344   527.519    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   527.602 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.142   528.744    soc0/group0/dmi0/cdc/o_sys_clk
    SLICE_X154Y226       FDSE                                         r  soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][32]/C
                         clock pessimism              0.000   528.744    
                         clock uncertainty           -0.166   528.578    
    SLICE_X154Y226       FDSE (Setup_fdse_C_D)        0.086   528.664    soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][32]
  -------------------------------------------------------------------
                         required time                        528.664    
                         arrival time                        -508.608    
  -------------------------------------------------------------------
                         slack                                 20.057    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 soc0/group0/dmi0/tap/r_reg[dr][32]/C
                            (rising edge-triggered cell FDCE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][32]/D
                            (rising edge-triggered cell FDSE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             o_clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_sys_clk_wiz_0 rise@0.000ns - i_swjtag_clktck rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.132ns (59.274%)  route 0.091ns (40.726%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.709ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.277ns
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_swjtag_clktck rise edge)
                                                      0.000     0.000 r  
    BB21                                              0.000     0.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.157     0.157 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.235     2.392    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.418 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.567     2.985    soc0/group0/dmi0/tap/CLK
    SLICE_X155Y226       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr][32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y226       FDCE (Prop_fdce_C_Q)         0.100     3.085 r  soc0/group0/dmi0/tap/r_reg[dr][32]/Q
                         net (fo=2, routed)           0.091     3.176    soc0/group0/dmi0/tap/r_reg[dr_n_1_][32]
    SLICE_X154Y226       LUT2 (Prop_lut2_I0_O)        0.032     3.208 r  soc0/group0/dmi0/tap/no_rst_gen.r[l1][32]_i_1/O
                         net (fo=1, routed)           0.000     3.208    soc0/group0/dmi0/cdc/D[32]
    SLICE_X154Y226       FDSE                                         r  soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][32]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.494     0.494 r  iclk0/x1/O
                         net (fo=1, routed)           0.981     1.475    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.505 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.038     2.543    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.276 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.477    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.507 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       0.770     2.277    soc0/group0/dmi0/cdc/o_sys_clk
    SLICE_X154Y226       FDSE                                         r  soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][32]/C
                         clock pessimism              0.000     2.277    
                         clock uncertainty            0.166     2.442    
    SLICE_X154Y226       FDSE (Hold_fdse_C_D)         0.096     2.538    soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][32]
  -------------------------------------------------------------------
                         required time                         -2.538    
                         arrival time                           3.208    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 soc0/group0/dmi0/tap/r_reg[dr][10]/C
                            (rising edge-triggered cell FDCE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][10]/D
                            (rising edge-triggered cell FDSE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             o_clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_sys_clk_wiz_0 rise@0.000ns - i_swjtag_clktck rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.581%)  route 0.135ns (51.419%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_swjtag_clktck rise edge)
                                                      0.000     0.000 r  
    BB21                                              0.000     0.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.157     0.157 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.235     2.392    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.418 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.568     2.986    soc0/group0/dmi0/tap/CLK
    SLICE_X155Y222       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y222       FDCE (Prop_fdce_C_Q)         0.100     3.086 r  soc0/group0/dmi0/tap/r_reg[dr][10]/Q
                         net (fo=2, routed)           0.135     3.222    soc0/group0/dmi0/tap/r_reg[dr_n_1_][10]
    SLICE_X154Y224       LUT2 (Prop_lut2_I0_O)        0.028     3.250 r  soc0/group0/dmi0/tap/no_rst_gen.r[l1][10]_i_1/O
                         net (fo=1, routed)           0.000     3.250    soc0/group0/dmi0/cdc/D[10]
    SLICE_X154Y224       FDSE                                         r  soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.494     0.494 r  iclk0/x1/O
                         net (fo=1, routed)           0.981     1.475    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.505 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.038     2.543    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.276 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.477    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.507 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       0.769     2.276    soc0/group0/dmi0/cdc/o_sys_clk
    SLICE_X154Y224       FDSE                                         r  soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][10]/C
                         clock pessimism              0.000     2.276    
                         clock uncertainty            0.166     2.441    
    SLICE_X154Y224       FDSE (Hold_fdse_C_D)         0.087     2.528    soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][10]
  -------------------------------------------------------------------
                         required time                         -2.528    
                         arrival time                           3.250    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 soc0/group0/dmi0/tap/r_reg[dr][20]/C
                            (rising edge-triggered cell FDCE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][20]/D
                            (rising edge-triggered cell FDSE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             o_clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_sys_clk_wiz_0 rise@0.000ns - i_swjtag_clktck rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.130ns (49.828%)  route 0.131ns (50.172%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_swjtag_clktck rise edge)
                                                      0.000     0.000 r  
    BB21                                              0.000     0.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.157     0.157 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.235     2.392    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.418 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.569     2.987    soc0/group0/dmi0/tap/CLK
    SLICE_X161Y227       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y227       FDCE (Prop_fdce_C_Q)         0.100     3.087 r  soc0/group0/dmi0/tap/r_reg[dr][20]/Q
                         net (fo=2, routed)           0.131     3.218    soc0/group0/dmi0/tap/r_reg[dr_n_1_][20]
    SLICE_X161Y225       LUT2 (Prop_lut2_I0_O)        0.030     3.248 r  soc0/group0/dmi0/tap/no_rst_gen.r[l1][20]_i_1/O
                         net (fo=1, routed)           0.000     3.248    soc0/group0/dmi0/cdc/D[20]
    SLICE_X161Y225       FDSE                                         r  soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.494     0.494 r  iclk0/x1/O
                         net (fo=1, routed)           0.981     1.475    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.505 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.038     2.543    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.276 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.477    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.507 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       0.771     2.278    soc0/group0/dmi0/cdc/o_sys_clk
    SLICE_X161Y225       FDSE                                         r  soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][20]/C
                         clock pessimism              0.000     2.278    
                         clock uncertainty            0.166     2.443    
    SLICE_X161Y225       FDSE (Hold_fdse_C_D)         0.075     2.518    soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][20]
  -------------------------------------------------------------------
                         required time                         -2.518    
                         arrival time                           3.248    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 soc0/group0/dmi0/tap/r_reg[dr][25]/C
                            (rising edge-triggered cell FDCE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][25]/D
                            (rising edge-triggered cell FDSE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             o_clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_sys_clk_wiz_0 rise@0.000ns - i_swjtag_clktck rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.779%)  route 0.171ns (57.221%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.709ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_swjtag_clktck rise edge)
                                                      0.000     0.000 r  
    BB21                                              0.000     0.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.157     0.157 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.235     2.392    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.418 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.568     2.986    soc0/group0/dmi0/tap/CLK
    SLICE_X165Y225       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y225       FDCE (Prop_fdce_C_Q)         0.100     3.086 r  soc0/group0/dmi0/tap/r_reg[dr][25]/Q
                         net (fo=2, routed)           0.171     3.258    soc0/group0/dmi0/tap/r_reg[dr_n_1_][25]
    SLICE_X162Y225       LUT2 (Prop_lut2_I0_O)        0.028     3.286 r  soc0/group0/dmi0/tap/no_rst_gen.r[l1][25]_i_1/O
                         net (fo=1, routed)           0.000     3.286    soc0/group0/dmi0/cdc/D[25]
    SLICE_X162Y225       FDSE                                         r  soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.494     0.494 r  iclk0/x1/O
                         net (fo=1, routed)           0.981     1.475    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.505 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.038     2.543    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.276 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.477    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.507 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       0.771     2.278    soc0/group0/dmi0/cdc/o_sys_clk
    SLICE_X162Y225       FDSE                                         r  soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][25]/C
                         clock pessimism              0.000     2.278    
                         clock uncertainty            0.166     2.443    
    SLICE_X162Y225       FDSE (Hold_fdse_C_D)         0.087     2.530    soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][25]
  -------------------------------------------------------------------
                         required time                         -2.530    
                         arrival time                           3.286    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 soc0/group0/dmi0/tap/r_reg[dr][28]/C
                            (rising edge-triggered cell FDPE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][28]/D
                            (rising edge-triggered cell FDSE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             o_clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_sys_clk_wiz_0 rise@0.000ns - i_swjtag_clktck rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.133ns (44.508%)  route 0.166ns (55.492%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.277ns
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_swjtag_clktck rise edge)
                                                      0.000     0.000 r  
    BB21                                              0.000     0.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.157     0.157 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.235     2.392    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.418 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.568     2.986    soc0/group0/dmi0/tap/CLK
    SLICE_X157Y226       FDPE                                         r  soc0/group0/dmi0/tap/r_reg[dr][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y226       FDPE (Prop_fdpe_C_Q)         0.100     3.086 r  soc0/group0/dmi0/tap/r_reg[dr][28]/Q
                         net (fo=2, routed)           0.166     3.252    soc0/group0/dmi0/tap/r_reg[dr_n_1_][28]
    SLICE_X157Y225       LUT2 (Prop_lut2_I0_O)        0.033     3.285 r  soc0/group0/dmi0/tap/no_rst_gen.r[l1][28]_i_1/O
                         net (fo=1, routed)           0.000     3.285    soc0/group0/dmi0/cdc/D[28]
    SLICE_X157Y225       FDSE                                         r  soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.494     0.494 r  iclk0/x1/O
                         net (fo=1, routed)           0.981     1.475    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.505 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.038     2.543    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.276 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.477    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.507 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       0.770     2.277    soc0/group0/dmi0/cdc/o_sys_clk
    SLICE_X157Y225       FDSE                                         r  soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][28]/C
                         clock pessimism              0.000     2.277    
                         clock uncertainty            0.166     2.442    
    SLICE_X157Y225       FDSE (Hold_fdse_C_D)         0.075     2.517    soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][28]
  -------------------------------------------------------------------
                         required time                         -2.517    
                         arrival time                           3.285    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.773ns  (arrival time - required time)
  Source:                 soc0/group0/dmi0/tap/r_reg[dr][0]/C
                            (rising edge-triggered cell FDPE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][0]/D
                            (rising edge-triggered cell FDSE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             o_clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_sys_clk_wiz_0 rise@0.000ns - i_swjtag_clktck rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.128ns (40.415%)  route 0.189ns (59.585%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.709ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_swjtag_clktck rise edge)
                                                      0.000     0.000 r  
    BB21                                              0.000     0.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.157     0.157 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.235     2.392    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.418 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.568     2.986    soc0/group0/dmi0/tap/CLK
    SLICE_X163Y224       FDPE                                         r  soc0/group0/dmi0/tap/r_reg[dr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y224       FDPE (Prop_fdpe_C_Q)         0.100     3.086 r  soc0/group0/dmi0/tap/r_reg[dr][0]/Q
                         net (fo=5, routed)           0.189     3.275    soc0/group0/dmi0/tap/r_reg[dr][0]_0
    SLICE_X162Y225       LUT3 (Prop_lut3_I1_O)        0.028     3.303 r  soc0/group0/dmi0/tap/no_rst_gen.r[l1][0]_i_1/O
                         net (fo=1, routed)           0.000     3.303    soc0/group0/dmi0/cdc/D[0]
    SLICE_X162Y225       FDSE                                         r  soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.494     0.494 r  iclk0/x1/O
                         net (fo=1, routed)           0.981     1.475    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.505 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.038     2.543    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.276 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.477    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.507 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       0.771     2.278    soc0/group0/dmi0/cdc/o_sys_clk
    SLICE_X162Y225       FDSE                                         r  soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][0]/C
                         clock pessimism              0.000     2.278    
                         clock uncertainty            0.166     2.443    
    SLICE_X162Y225       FDSE (Hold_fdse_C_D)         0.087     2.530    soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][0]
  -------------------------------------------------------------------
                         required time                         -2.530    
                         arrival time                           3.303    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 soc0/group0/dmi0/tap/r_reg[dr][9]/C
                            (rising edge-triggered cell FDCE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][9]/D
                            (rising edge-triggered cell FDSE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             o_clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_sys_clk_wiz_0 rise@0.000ns - i_swjtag_clktck rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.129ns (39.434%)  route 0.198ns (60.566%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.709ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_swjtag_clktck rise edge)
                                                      0.000     0.000 r  
    BB21                                              0.000     0.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.157     0.157 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.235     2.392    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.418 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.566     2.984    soc0/group0/dmi0/tap/CLK
    SLICE_X155Y224       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y224       FDCE (Prop_fdce_C_Q)         0.100     3.084 r  soc0/group0/dmi0/tap/r_reg[dr][9]/Q
                         net (fo=2, routed)           0.198     3.283    soc0/group0/dmi0/tap/r_reg[dr_n_1_][9]
    SLICE_X154Y224       LUT2 (Prop_lut2_I0_O)        0.029     3.312 r  soc0/group0/dmi0/tap/no_rst_gen.r[l1][9]_i_1/O
                         net (fo=1, routed)           0.000     3.312    soc0/group0/dmi0/cdc/D[9]
    SLICE_X154Y224       FDSE                                         r  soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.494     0.494 r  iclk0/x1/O
                         net (fo=1, routed)           0.981     1.475    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.505 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.038     2.543    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.276 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.477    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.507 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       0.769     2.276    soc0/group0/dmi0/cdc/o_sys_clk
    SLICE_X154Y224       FDSE                                         r  soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][9]/C
                         clock pessimism              0.000     2.276    
                         clock uncertainty            0.166     2.441    
    SLICE_X154Y224       FDSE (Hold_fdse_C_D)         0.096     2.537    soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][9]
  -------------------------------------------------------------------
                         required time                         -2.537    
                         arrival time                           3.312    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 soc0/group0/dmi0/tap/r_reg[dr][27]/C
                            (rising edge-triggered cell FDCE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][27]/D
                            (rising edge-triggered cell FDSE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             o_clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_sys_clk_wiz_0 rise@0.000ns - i_swjtag_clktck rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.128ns (43.971%)  route 0.163ns (56.029%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.277ns
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_swjtag_clktck rise edge)
                                                      0.000     0.000 r  
    BB21                                              0.000     0.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.157     0.157 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.235     2.392    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.418 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.568     2.986    soc0/group0/dmi0/tap/CLK
    SLICE_X157Y226       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y226       FDCE (Prop_fdce_C_Q)         0.100     3.086 r  soc0/group0/dmi0/tap/r_reg[dr][27]/Q
                         net (fo=2, routed)           0.163     3.250    soc0/group0/dmi0/tap/r_reg[dr_n_1_][27]
    SLICE_X157Y225       LUT2 (Prop_lut2_I0_O)        0.028     3.278 r  soc0/group0/dmi0/tap/no_rst_gen.r[l1][27]_i_1/O
                         net (fo=1, routed)           0.000     3.278    soc0/group0/dmi0/cdc/D[27]
    SLICE_X157Y225       FDSE                                         r  soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.494     0.494 r  iclk0/x1/O
                         net (fo=1, routed)           0.981     1.475    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.505 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.038     2.543    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.276 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.477    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.507 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       0.770     2.277    soc0/group0/dmi0/cdc/o_sys_clk
    SLICE_X157Y225       FDSE                                         r  soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][27]/C
                         clock pessimism              0.000     2.277    
                         clock uncertainty            0.166     2.442    
    SLICE_X157Y225       FDSE (Hold_fdse_C_D)         0.060     2.502    soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][27]
  -------------------------------------------------------------------
                         required time                         -2.502    
                         arrival time                           3.278    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 soc0/group0/dmi0/tap/r_reg[dr][13]/C
                            (rising edge-triggered cell FDCE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][13]/D
                            (rising edge-triggered cell FDSE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             o_clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_sys_clk_wiz_0 rise@0.000ns - i_swjtag_clktck rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.128ns (39.285%)  route 0.198ns (60.715%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.709ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_swjtag_clktck rise edge)
                                                      0.000     0.000 r  
    BB21                                              0.000     0.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.157     0.157 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.235     2.392    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.418 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.566     2.984    soc0/group0/dmi0/tap/CLK
    SLICE_X155Y224       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y224       FDCE (Prop_fdce_C_Q)         0.100     3.084 r  soc0/group0/dmi0/tap/r_reg[dr][13]/Q
                         net (fo=2, routed)           0.198     3.282    soc0/group0/dmi0/tap/r_reg[dr_n_1_][13]
    SLICE_X154Y224       LUT2 (Prop_lut2_I0_O)        0.028     3.310 r  soc0/group0/dmi0/tap/no_rst_gen.r[l1][13]_i_1/O
                         net (fo=1, routed)           0.000     3.310    soc0/group0/dmi0/cdc/D[13]
    SLICE_X154Y224       FDSE                                         r  soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.494     0.494 r  iclk0/x1/O
                         net (fo=1, routed)           0.981     1.475    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.505 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.038     2.543    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.276 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.477    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.507 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       0.769     2.276    soc0/group0/dmi0/cdc/o_sys_clk
    SLICE_X154Y224       FDSE                                         r  soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][13]/C
                         clock pessimism              0.000     2.276    
                         clock uncertainty            0.166     2.441    
    SLICE_X154Y224       FDSE (Hold_fdse_C_D)         0.087     2.528    soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][13]
  -------------------------------------------------------------------
                         required time                         -2.528    
                         arrival time                           3.310    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.787ns  (arrival time - required time)
  Source:                 soc0/group0/dmi0/tap/r_reg[dr][5]/C
                            (rising edge-triggered cell FDCE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][5]/D
                            (rising edge-triggered cell FDSE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             o_clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_sys_clk_wiz_0 rise@0.000ns - i_swjtag_clktck rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.128ns (38.691%)  route 0.203ns (61.309%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.709ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_swjtag_clktck rise edge)
                                                      0.000     0.000 r  
    BB21                                              0.000     0.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.157     0.157 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.235     2.392    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.418 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.568     2.986    soc0/group0/dmi0/tap/CLK
    SLICE_X159Y223       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y223       FDCE (Prop_fdce_C_Q)         0.100     3.086 r  soc0/group0/dmi0/tap/r_reg[dr][5]/Q
                         net (fo=2, routed)           0.203     3.289    soc0/group0/dmi0/tap/r_reg[dr_n_1_][5]
    SLICE_X158Y223       LUT2 (Prop_lut2_I0_O)        0.028     3.317 r  soc0/group0/dmi0/tap/no_rst_gen.r[l1][5]_i_1/O
                         net (fo=1, routed)           0.000     3.317    soc0/group0/dmi0/cdc/D[5]
    SLICE_X158Y223       FDSE                                         r  soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.494     0.494 r  iclk0/x1/O
                         net (fo=1, routed)           0.981     1.475    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.505 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.038     2.543    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.276 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.477    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.507 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       0.771     2.278    soc0/group0/dmi0/cdc/o_sys_clk
    SLICE_X158Y223       FDSE                                         r  soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][5]/C
                         clock pessimism              0.000     2.278    
                         clock uncertainty            0.166     2.443    
    SLICE_X158Y223       FDSE (Hold_fdse_C_D)         0.087     2.530    soc0/group0/dmi0/cdc/no_rst_gen.r_reg[l1][5]
  -------------------------------------------------------------------
                         required time                         -2.530    
                         arrival time                           3.317    
  -------------------------------------------------------------------
                         slack                                  0.787    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_sys_clk_wiz_0
  To Clock:  i_swjtag_clktck

Setup :            0  Failing Endpoints,  Worst Slack       21.499ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.499ns  (required time - arrival time)
  Source:                 soc0/group0/dmi0/no_rst_gen.r_reg[jtag_resp_data][23]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            soc0/group0/dmi0/tap/r_reg[dr][25]/D
                            (rising edge-triggered cell FDCE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             i_swjtag_clktck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (i_swjtag_clktck rise@1000.000ns - o_clk_sys_clk_wiz_0 rise@975.000ns)
  Data Path Delay:        4.552ns  (logic 0.327ns (7.184%)  route 4.225ns (92.816%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.310ns = ( 1005.310 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.127ns = ( 979.127 - 975.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                    975.000   975.000 r  
    E19                                               0.000   975.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000   975.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.880   975.880 r  iclk0/x1/O
                         net (fo=1, routed)           1.866   977.746    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093   977.839 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.952   979.791    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520   975.271 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477   977.748    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093   977.841 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.286   979.127    soc0/group0/dmi0/o_sys_clk
    SLICE_X161Y229       FDRE                                         r  soc0/group0/dmi0/no_rst_gen.r_reg[jtag_resp_data][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y229       FDRE (Prop_fdre_C_Q)         0.204   979.331 r  soc0/group0/dmi0/no_rst_gen.r_reg[jtag_resp_data][23]/Q
                         net (fo=1, routed)           4.225   983.556    soc0/group0/dmi0/tap/Q[23]
    SLICE_X165Y225       LUT5 (Prop_lut5_I4_O)        0.123   983.679 r  soc0/group0/dmi0/tap/r[dr][25]_i_1/O
                         net (fo=1, routed)           0.000   983.679    soc0/group0/dmi0/tap/comb_proc.vb_dr0_in[25]
    SLICE_X165Y225       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_swjtag_clktck rise edge)
                                                   1000.000  1000.000 r  
    BB21                                              0.000  1000.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000  1000.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.544  1000.544 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.540  1004.084    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083  1004.167 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.143  1005.310    soc0/group0/dmi0/tap/CLK
    SLICE_X165Y225       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr][25]/C
                         clock pessimism              0.000  1005.310    
                         clock uncertainty           -0.166  1005.145    
    SLICE_X165Y225       FDCE (Setup_fdce_C_D)        0.033  1005.178    soc0/group0/dmi0/tap/r_reg[dr][25]
  -------------------------------------------------------------------
                         required time                       1005.178    
                         arrival time                        -983.679    
  -------------------------------------------------------------------
                         slack                                 21.499    

Slack (MET) :             21.509ns  (required time - arrival time)
  Source:                 soc0/group0/dmi0/no_rst_gen.r_reg[jtag_resp_data][31]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            soc0/group0/dmi0/tap/r_reg[dr][33]/D
                            (rising edge-triggered cell FDCE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             i_swjtag_clktck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (i_swjtag_clktck rise@1000.000ns - o_clk_sys_clk_wiz_0 rise@975.000ns)
  Data Path Delay:        4.411ns  (logic 0.335ns (7.594%)  route 4.076ns (92.406%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.311ns = ( 1005.311 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.127ns = ( 979.127 - 975.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                    975.000   975.000 r  
    E19                                               0.000   975.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000   975.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.880   975.880 r  iclk0/x1/O
                         net (fo=1, routed)           1.866   977.746    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093   977.839 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.952   979.791    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520   975.271 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477   977.748    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093   977.841 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.286   979.127    soc0/group0/dmi0/o_sys_clk
    SLICE_X161Y229       FDRE                                         r  soc0/group0/dmi0/no_rst_gen.r_reg[jtag_resp_data][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y229       FDRE (Prop_fdre_C_Q)         0.204   979.331 r  soc0/group0/dmi0/no_rst_gen.r_reg[jtag_resp_data][31]/Q
                         net (fo=1, routed)           2.064   981.395    soc0/group0/dmi0/tap/Q[31]
    SLICE_X161Y225       LUT4 (Prop_lut4_I3_O)        0.131   981.526 r  soc0/group0/dmi0/tap/r[dr][33]_i_1/O
                         net (fo=1, routed)           2.012   983.538    soc0/group0/dmi0/tap/comb_proc.vb_dr0_in[33]
    SLICE_X165Y223       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr][33]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_swjtag_clktck rise edge)
                                                   1000.000  1000.000 r  
    BB21                                              0.000  1000.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000  1000.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.544  1000.544 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.540  1004.084    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083  1004.167 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.144  1005.311    soc0/group0/dmi0/tap/CLK
    SLICE_X165Y223       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr][33]/C
                         clock pessimism              0.000  1005.311    
                         clock uncertainty           -0.166  1005.146    
    SLICE_X165Y223       FDCE (Setup_fdce_C_D)       -0.099  1005.047    soc0/group0/dmi0/tap/r_reg[dr][33]
  -------------------------------------------------------------------
                         required time                       1005.047    
                         arrival time                        -983.538    
  -------------------------------------------------------------------
                         slack                                 21.509    

Slack (MET) :             21.615ns  (required time - arrival time)
  Source:                 soc0/group0/dmi0/no_rst_gen.r_reg[jtag_resp_data][9]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            soc0/group0/dmi0/tap/r_reg[dr][11]/D
                            (rising edge-triggered cell FDPE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             i_swjtag_clktck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (i_swjtag_clktck rise@1000.000ns - o_clk_sys_clk_wiz_0 rise@975.000ns)
  Data Path Delay:        4.400ns  (logic 0.328ns (7.454%)  route 4.072ns (92.546%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.310ns = ( 1005.310 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.120ns = ( 979.120 - 975.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                    975.000   975.000 r  
    E19                                               0.000   975.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000   975.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.880   975.880 r  iclk0/x1/O
                         net (fo=1, routed)           1.866   977.746    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093   977.839 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.952   979.791    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520   975.271 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477   977.748    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093   977.841 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.279   979.120    soc0/group0/dmi0/o_sys_clk
    SLICE_X155Y223       FDRE                                         r  soc0/group0/dmi0/no_rst_gen.r_reg[jtag_resp_data][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y223       FDRE (Prop_fdre_C_Q)         0.204   979.324 r  soc0/group0/dmi0/no_rst_gen.r_reg[jtag_resp_data][9]/Q
                         net (fo=1, routed)           1.819   981.143    soc0/group0/dmi0/tap/Q[9]
    SLICE_X155Y223       LUT5 (Prop_lut5_I2_O)        0.124   981.267 r  soc0/group0/dmi0/tap/r[dr][11]_i_1/O
                         net (fo=1, routed)           2.254   983.520    soc0/group0/dmi0/tap/comb_proc.vb_dr0_in[11]
    SLICE_X155Y222       FDPE                                         r  soc0/group0/dmi0/tap/r_reg[dr][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_swjtag_clktck rise edge)
                                                   1000.000  1000.000 r  
    BB21                                              0.000  1000.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000  1000.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.544  1000.544 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.540  1004.084    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083  1004.167 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.143  1005.310    soc0/group0/dmi0/tap/CLK
    SLICE_X155Y222       FDPE                                         r  soc0/group0/dmi0/tap/r_reg[dr][11]/C
                         clock pessimism              0.000  1005.310    
                         clock uncertainty           -0.166  1005.145    
    SLICE_X155Y222       FDPE (Setup_fdpe_C_D)       -0.010  1005.135    soc0/group0/dmi0/tap/r_reg[dr][11]
  -------------------------------------------------------------------
                         required time                       1005.135    
                         arrival time                        -983.520    
  -------------------------------------------------------------------
                         slack                                 21.615    

Slack (MET) :             21.617ns  (required time - arrival time)
  Source:                 soc0/group0/dmi0/no_rst_gen.r_reg[jtag_resp_data][28]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            soc0/group0/dmi0/tap/r_reg[dr][30]/D
                            (rising edge-triggered cell FDCE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             i_swjtag_clktck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (i_swjtag_clktck rise@1000.000ns - o_clk_sys_clk_wiz_0 rise@975.000ns)
  Data Path Delay:        4.470ns  (logic 0.266ns (5.951%)  route 4.204ns (94.049%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.313ns = ( 1005.313 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.125ns = ( 979.125 - 975.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                    975.000   975.000 r  
    E19                                               0.000   975.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000   975.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.880   975.880 r  iclk0/x1/O
                         net (fo=1, routed)           1.866   977.746    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093   977.839 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.952   979.791    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520   975.271 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477   977.748    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093   977.841 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.284   979.125    soc0/group0/dmi0/o_sys_clk
    SLICE_X153Y230       FDRE                                         r  soc0/group0/dmi0/no_rst_gen.r_reg[jtag_resp_data][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y230       FDRE (Prop_fdre_C_Q)         0.223   979.348 r  soc0/group0/dmi0/no_rst_gen.r_reg[jtag_resp_data][28]/Q
                         net (fo=1, routed)           4.204   983.552    soc0/group0/dmi0/tap/Q[28]
    SLICE_X154Y229       LUT5 (Prop_lut5_I4_O)        0.043   983.595 r  soc0/group0/dmi0/tap/r[dr][30]_i_1/O
                         net (fo=1, routed)           0.000   983.595    soc0/group0/dmi0/tap/comb_proc.vb_dr0_in[30]
    SLICE_X154Y229       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_swjtag_clktck rise edge)
                                                   1000.000  1000.000 r  
    BB21                                              0.000  1000.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000  1000.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.544  1000.544 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.540  1004.084    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083  1004.167 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.146  1005.313    soc0/group0/dmi0/tap/CLK
    SLICE_X154Y229       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr][30]/C
                         clock pessimism              0.000  1005.313    
                         clock uncertainty           -0.166  1005.148    
    SLICE_X154Y229       FDCE (Setup_fdce_C_D)        0.064  1005.212    soc0/group0/dmi0/tap/r_reg[dr][30]
  -------------------------------------------------------------------
                         required time                       1005.212    
                         arrival time                        -983.595    
  -------------------------------------------------------------------
                         slack                                 21.617    

Slack (MET) :             21.669ns  (required time - arrival time)
  Source:                 soc0/group0/dmi0/no_rst_gen.r_reg[jtag_resp_data][4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            soc0/group0/dmi0/tap/r_reg[dr][6]/D
                            (rising edge-triggered cell FDCE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             i_swjtag_clktck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (i_swjtag_clktck rise@1000.000ns - o_clk_sys_clk_wiz_0 rise@975.000ns)
  Data Path Delay:        4.388ns  (logic 0.266ns (6.063%)  route 4.122ns (93.937%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.310ns = ( 1005.310 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.121ns = ( 979.121 - 975.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                    975.000   975.000 r  
    E19                                               0.000   975.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000   975.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.880   975.880 r  iclk0/x1/O
                         net (fo=1, routed)           1.866   977.746    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093   977.839 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.952   979.791    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520   975.271 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477   977.748    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093   977.841 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.280   979.121    soc0/group0/dmi0/o_sys_clk
    SLICE_X157Y223       FDRE                                         r  soc0/group0/dmi0/no_rst_gen.r_reg[jtag_resp_data][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y223       FDRE (Prop_fdre_C_Q)         0.223   979.344 r  soc0/group0/dmi0/no_rst_gen.r_reg[jtag_resp_data][4]/Q
                         net (fo=1, routed)           4.122   983.465    soc0/group0/dmi0/tap/Q[4]
    SLICE_X159Y223       LUT5 (Prop_lut5_I2_O)        0.043   983.508 r  soc0/group0/dmi0/tap/r[dr][6]_i_1/O
                         net (fo=1, routed)           0.000   983.508    soc0/group0/dmi0/tap/comb_proc.vb_dr0_in[6]
    SLICE_X159Y223       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_swjtag_clktck rise edge)
                                                   1000.000  1000.000 r  
    BB21                                              0.000  1000.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000  1000.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.544  1000.544 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.540  1004.084    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083  1004.167 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.143  1005.310    soc0/group0/dmi0/tap/CLK
    SLICE_X159Y223       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr][6]/C
                         clock pessimism              0.000  1005.310    
                         clock uncertainty           -0.166  1005.145    
    SLICE_X159Y223       FDCE (Setup_fdce_C_D)        0.033  1005.178    soc0/group0/dmi0/tap/r_reg[dr][6]
  -------------------------------------------------------------------
                         required time                       1005.178    
                         arrival time                        -983.508    
  -------------------------------------------------------------------
                         slack                                 21.669    

Slack (MET) :             21.691ns  (required time - arrival time)
  Source:                 soc0/group0/dmi0/no_rst_gen.r_reg[jtag_resp_data][2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            soc0/group0/dmi0/tap/r_reg[dr][4]/D
                            (rising edge-triggered cell FDPE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             i_swjtag_clktck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (i_swjtag_clktck rise@1000.000ns - o_clk_sys_clk_wiz_0 rise@975.000ns)
  Data Path Delay:        4.397ns  (logic 0.309ns (7.028%)  route 4.088ns (92.972%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        1.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.309ns = ( 1005.309 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.121ns = ( 979.121 - 975.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                    975.000   975.000 r  
    E19                                               0.000   975.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000   975.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.880   975.880 r  iclk0/x1/O
                         net (fo=1, routed)           1.866   977.746    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093   977.839 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.952   979.791    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520   975.271 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477   977.748    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093   977.841 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.280   979.121    soc0/group0/dmi0/o_sys_clk
    SLICE_X157Y223       FDRE                                         r  soc0/group0/dmi0/no_rst_gen.r_reg[jtag_resp_data][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y223       FDRE (Prop_fdre_C_Q)         0.223   979.344 r  soc0/group0/dmi0/no_rst_gen.r_reg[jtag_resp_data][2]/Q
                         net (fo=1, routed)           2.169   981.513    soc0/group0/dmi0/tap/Q[2]
    SLICE_X157Y224       LUT4 (Prop_lut4_I0_O)        0.043   981.556 r  soc0/group0/dmi0/tap/r[dr][4]_i_3/O
                         net (fo=1, routed)           1.919   983.475    soc0/group0/dmi0/tap/r[dr][4]_i_3_n_1
    SLICE_X154Y223       LUT5 (Prop_lut5_I4_O)        0.043   983.518 r  soc0/group0/dmi0/tap/r[dr][4]_i_2/O
                         net (fo=1, routed)           0.000   983.518    soc0/group0/dmi0/tap/comb_proc.vb_dr0_in[4]
    SLICE_X154Y223       FDPE                                         r  soc0/group0/dmi0/tap/r_reg[dr][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_swjtag_clktck rise edge)
                                                   1000.000  1000.000 r  
    BB21                                              0.000  1000.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000  1000.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.544  1000.544 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.540  1004.084    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083  1004.167 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.142  1005.309    soc0/group0/dmi0/tap/CLK
    SLICE_X154Y223       FDPE                                         r  soc0/group0/dmi0/tap/r_reg[dr][4]/C
                         clock pessimism              0.000  1005.309    
                         clock uncertainty           -0.166  1005.144    
    SLICE_X154Y223       FDPE (Setup_fdpe_C_D)        0.065  1005.209    soc0/group0/dmi0/tap/r_reg[dr][4]
  -------------------------------------------------------------------
                         required time                       1005.209    
                         arrival time                        -983.518    
  -------------------------------------------------------------------
                         slack                                 21.691    

Slack (MET) :             21.698ns  (required time - arrival time)
  Source:                 soc0/group0/dmi0/no_rst_gen.r_reg[jtag_resp_data][15]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            soc0/group0/dmi0/tap/r_reg[dr][17]/D
                            (rising edge-triggered cell FDPE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             i_swjtag_clktck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (i_swjtag_clktck rise@1000.000ns - o_clk_sys_clk_wiz_0 rise@975.000ns)
  Data Path Delay:        4.356ns  (logic 0.266ns (6.107%)  route 4.090ns (93.893%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.312ns = ( 1005.312 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.127ns = ( 979.127 - 975.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                    975.000   975.000 r  
    E19                                               0.000   975.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000   975.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.880   975.880 r  iclk0/x1/O
                         net (fo=1, routed)           1.866   977.746    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093   977.839 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.952   979.791    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520   975.271 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477   977.748    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093   977.841 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.286   979.127    soc0/group0/dmi0/o_sys_clk
    SLICE_X157Y230       FDRE                                         r  soc0/group0/dmi0/no_rst_gen.r_reg[jtag_resp_data][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y230       FDRE (Prop_fdre_C_Q)         0.223   979.350 r  soc0/group0/dmi0/no_rst_gen.r_reg[jtag_resp_data][15]/Q
                         net (fo=1, routed)           4.090   983.440    soc0/group0/dmi0/tap/Q[15]
    SLICE_X159Y228       LUT5 (Prop_lut5_I2_O)        0.043   983.483 r  soc0/group0/dmi0/tap/r[dr][17]_i_1/O
                         net (fo=1, routed)           0.000   983.483    soc0/group0/dmi0/tap/comb_proc.vb_dr0_in[17]
    SLICE_X159Y228       FDPE                                         r  soc0/group0/dmi0/tap/r_reg[dr][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_swjtag_clktck rise edge)
                                                   1000.000  1000.000 r  
    BB21                                              0.000  1000.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000  1000.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.544  1000.544 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.540  1004.084    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083  1004.167 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.145  1005.312    soc0/group0/dmi0/tap/CLK
    SLICE_X159Y228       FDPE                                         r  soc0/group0/dmi0/tap/r_reg[dr][17]/C
                         clock pessimism              0.000  1005.312    
                         clock uncertainty           -0.166  1005.147    
    SLICE_X159Y228       FDPE (Setup_fdpe_C_D)        0.034  1005.181    soc0/group0/dmi0/tap/r_reg[dr][17]
  -------------------------------------------------------------------
                         required time                       1005.181    
                         arrival time                        -983.482    
  -------------------------------------------------------------------
                         slack                                 21.698    

Slack (MET) :             21.763ns  (required time - arrival time)
  Source:                 soc0/group0/dmi0/no_rst_gen.r_reg[jtag_resp_data][1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            soc0/group0/dmi0/tap/r_reg[dr][3]/D
                            (rising edge-triggered cell FDCE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             i_swjtag_clktck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (i_swjtag_clktck rise@1000.000ns - o_clk_sys_clk_wiz_0 rise@975.000ns)
  Data Path Delay:        4.325ns  (logic 0.266ns (6.150%)  route 4.059ns (93.850%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.309ns = ( 1005.309 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.120ns = ( 979.120 - 975.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                    975.000   975.000 r  
    E19                                               0.000   975.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000   975.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.880   975.880 r  iclk0/x1/O
                         net (fo=1, routed)           1.866   977.746    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093   977.839 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.952   979.791    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520   975.271 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477   977.748    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093   977.841 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.279   979.120    soc0/group0/dmi0/o_sys_clk
    SLICE_X155Y223       FDRE                                         r  soc0/group0/dmi0/no_rst_gen.r_reg[jtag_resp_data][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y223       FDRE (Prop_fdre_C_Q)         0.223   979.343 r  soc0/group0/dmi0/no_rst_gen.r_reg[jtag_resp_data][1]/Q
                         net (fo=1, routed)           4.059   983.402    soc0/group0/dmi0/tap/Q[1]
    SLICE_X154Y223       LUT6 (Prop_lut6_I3_O)        0.043   983.445 r  soc0/group0/dmi0/tap/r[dr][3]_i_1/O
                         net (fo=1, routed)           0.000   983.445    soc0/group0/dmi0/tap/comb_proc.vb_dr0_in[3]
    SLICE_X154Y223       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_swjtag_clktck rise edge)
                                                   1000.000  1000.000 r  
    BB21                                              0.000  1000.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000  1000.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.544  1000.544 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.540  1004.084    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083  1004.167 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.142  1005.309    soc0/group0/dmi0/tap/CLK
    SLICE_X154Y223       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr][3]/C
                         clock pessimism              0.000  1005.309    
                         clock uncertainty           -0.166  1005.144    
    SLICE_X154Y223       FDCE (Setup_fdce_C_D)        0.064  1005.208    soc0/group0/dmi0/tap/r_reg[dr][3]
  -------------------------------------------------------------------
                         required time                       1005.208    
                         arrival time                        -983.445    
  -------------------------------------------------------------------
                         slack                                 21.763    

Slack (MET) :             21.782ns  (required time - arrival time)
  Source:                 soc0/group0/dmi0/no_rst_gen.r_reg[jtag_resp_data][13]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            soc0/group0/dmi0/tap/r_reg[dr][15]/D
                            (rising edge-triggered cell FDCE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             i_swjtag_clktck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (i_swjtag_clktck rise@1000.000ns - o_clk_sys_clk_wiz_0 rise@975.000ns)
  Data Path Delay:        4.275ns  (logic 0.266ns (6.222%)  route 4.009ns (93.778%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.308ns = ( 1005.308 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.120ns = ( 979.120 - 975.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                    975.000   975.000 r  
    E19                                               0.000   975.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000   975.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.880   975.880 r  iclk0/x1/O
                         net (fo=1, routed)           1.866   977.746    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093   977.839 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.952   979.791    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520   975.271 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477   977.748    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093   977.841 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.279   979.120    soc0/group0/dmi0/o_sys_clk
    SLICE_X157Y224       FDRE                                         r  soc0/group0/dmi0/no_rst_gen.r_reg[jtag_resp_data][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y224       FDRE (Prop_fdre_C_Q)         0.223   979.343 r  soc0/group0/dmi0/no_rst_gen.r_reg[jtag_resp_data][13]/Q
                         net (fo=1, routed)           4.009   983.352    soc0/group0/dmi0/tap/Q[13]
    SLICE_X155Y224       LUT5 (Prop_lut5_I4_O)        0.043   983.395 r  soc0/group0/dmi0/tap/r[dr][15]_i_1/O
                         net (fo=1, routed)           0.000   983.395    soc0/group0/dmi0/tap/comb_proc.vb_dr0_in[15]
    SLICE_X155Y224       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_swjtag_clktck rise edge)
                                                   1000.000  1000.000 r  
    BB21                                              0.000  1000.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000  1000.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.544  1000.544 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.540  1004.084    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083  1004.167 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.141  1005.308    soc0/group0/dmi0/tap/CLK
    SLICE_X155Y224       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr][15]/C
                         clock pessimism              0.000  1005.308    
                         clock uncertainty           -0.166  1005.143    
    SLICE_X155Y224       FDCE (Setup_fdce_C_D)        0.034  1005.177    soc0/group0/dmi0/tap/r_reg[dr][15]
  -------------------------------------------------------------------
                         required time                       1005.177    
                         arrival time                        -983.395    
  -------------------------------------------------------------------
                         slack                                 21.782    

Slack (MET) :             21.796ns  (required time - arrival time)
  Source:                 soc0/group0/dmi0/no_rst_gen.r_reg[jtag_resp_data][22]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            soc0/group0/dmi0/tap/r_reg[dr][24]/D
                            (rising edge-triggered cell FDCE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             i_swjtag_clktck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (i_swjtag_clktck rise@1000.000ns - o_clk_sys_clk_wiz_0 rise@975.000ns)
  Data Path Delay:        4.256ns  (logic 0.330ns (7.754%)  route 3.926ns (92.246%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.310ns = ( 1005.310 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.127ns = ( 979.127 - 975.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                    975.000   975.000 r  
    E19                                               0.000   975.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000   975.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.880   975.880 r  iclk0/x1/O
                         net (fo=1, routed)           1.866   977.746    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093   977.839 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.952   979.791    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520   975.271 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477   977.748    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093   977.841 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.286   979.127    soc0/group0/dmi0/o_sys_clk
    SLICE_X161Y229       FDRE                                         r  soc0/group0/dmi0/no_rst_gen.r_reg[jtag_resp_data][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y229       FDRE (Prop_fdre_C_Q)         0.204   979.331 r  soc0/group0/dmi0/no_rst_gen.r_reg[jtag_resp_data][22]/Q
                         net (fo=1, routed)           3.926   983.257    soc0/group0/dmi0/tap/Q[22]
    SLICE_X165Y225       LUT5 (Prop_lut5_I4_O)        0.126   983.383 r  soc0/group0/dmi0/tap/r[dr][24]_i_1/O
                         net (fo=1, routed)           0.000   983.383    soc0/group0/dmi0/tap/comb_proc.vb_dr0_in[24]
    SLICE_X165Y225       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_swjtag_clktck rise edge)
                                                   1000.000  1000.000 r  
    BB21                                              0.000  1000.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000  1000.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.544  1000.544 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.540  1004.084    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083  1004.167 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.143  1005.310    soc0/group0/dmi0/tap/CLK
    SLICE_X165Y225       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr][24]/C
                         clock pessimism              0.000  1005.310    
                         clock uncertainty           -0.166  1005.145    
    SLICE_X165Y225       FDCE (Setup_fdce_C_D)        0.034  1005.179    soc0/group0/dmi0/tap/r_reg[dr][24]
  -------------------------------------------------------------------
                         required time                       1005.179    
                         arrival time                        -983.383    
  -------------------------------------------------------------------
                         slack                                 21.796    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 soc0/group0/dmi0/no_rst_gen.r_reg[jtag_resp_data][27]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            soc0/group0/dmi0/tap/r_reg[dr][29]/D
                            (rising edge-triggered cell FDCE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             i_swjtag_clktck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_swjtag_clktck rise@0.000ns - o_clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.216ns  (logic 0.128ns (5.777%)  route 2.088ns (94.223%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.885ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.807ns
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  iclk0/x1/O
                         net (fo=1, routed)           0.912     1.327    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.353 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.768     2.121    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925     0.196 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     1.329    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.355 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       0.567     1.922    soc0/group0/dmi0/o_sys_clk
    SLICE_X157Y224       FDRE                                         r  soc0/group0/dmi0/no_rst_gen.r_reg[jtag_resp_data][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y224       FDRE (Prop_fdre_C_Q)         0.100     2.022 r  soc0/group0/dmi0/no_rst_gen.r_reg[jtag_resp_data][27]/Q
                         net (fo=1, routed)           2.088     4.110    soc0/group0/dmi0/tap/Q[27]
    SLICE_X157Y226       LUT5 (Prop_lut5_I4_O)        0.028     4.138 r  soc0/group0/dmi0/tap/r[dr][29]_i_1/O
                         net (fo=1, routed)           0.000     4.138    soc0/group0/dmi0/tap/comb_proc.vb_dr0_in[29]
    SLICE_X157Y226       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_swjtag_clktck rise edge)
                                                      0.000     0.000 r  
    BB21                                              0.000     0.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.324     0.324 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.682     3.006    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.036 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.771     3.807    soc0/group0/dmi0/tap/CLK
    SLICE_X157Y226       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr][29]/C
                         clock pessimism              0.000     3.807    
                         clock uncertainty            0.166     3.973    
    SLICE_X157Y226       FDCE (Hold_fdce_C_D)         0.061     4.034    soc0/group0/dmi0/tap/r_reg[dr][29]
  -------------------------------------------------------------------
                         required time                         -4.034    
                         arrival time                           4.138    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 soc0/group0/dmi0/no_rst_gen.r_reg[jtag_resp_data][14]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            soc0/group0/dmi0/tap/r_reg[dr][16]/D
                            (rising edge-triggered cell FDPE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             i_swjtag_clktck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_swjtag_clktck rise@0.000ns - o_clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.218ns  (logic 0.128ns (5.771%)  route 2.090ns (94.229%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.885ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.807ns
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  iclk0/x1/O
                         net (fo=1, routed)           0.912     1.327    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.353 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.768     2.121    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925     0.196 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     1.329    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.355 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       0.567     1.922    soc0/group0/dmi0/o_sys_clk
    SLICE_X157Y224       FDRE                                         r  soc0/group0/dmi0/no_rst_gen.r_reg[jtag_resp_data][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y224       FDRE (Prop_fdre_C_Q)         0.100     2.022 r  soc0/group0/dmi0/no_rst_gen.r_reg[jtag_resp_data][14]/Q
                         net (fo=1, routed)           2.090     4.112    soc0/group0/dmi0/tap/Q[14]
    SLICE_X157Y226       LUT5 (Prop_lut5_I2_O)        0.028     4.140 r  soc0/group0/dmi0/tap/r[dr][16]_i_1/O
                         net (fo=1, routed)           0.000     4.140    soc0/group0/dmi0/tap/comb_proc.vb_dr0_in[16]
    SLICE_X157Y226       FDPE                                         r  soc0/group0/dmi0/tap/r_reg[dr][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_swjtag_clktck rise edge)
                                                      0.000     0.000 r  
    BB21                                              0.000     0.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.324     0.324 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.682     3.006    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.036 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.771     3.807    soc0/group0/dmi0/tap/CLK
    SLICE_X157Y226       FDPE                                         r  soc0/group0/dmi0/tap/r_reg[dr][16]/C
                         clock pessimism              0.000     3.807    
                         clock uncertainty            0.166     3.973    
    SLICE_X157Y226       FDPE (Hold_fdpe_C_D)         0.060     4.033    soc0/group0/dmi0/tap/r_reg[dr][16]
  -------------------------------------------------------------------
                         required time                         -4.033    
                         arrival time                           4.140    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 soc0/group0/dmi0/no_rst_gen.r_reg[jtag_resp_data][10]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            soc0/group0/dmi0/tap/r_reg[dr][12]/D
                            (rising edge-triggered cell FDPE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             i_swjtag_clktck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_swjtag_clktck rise@0.000ns - o_clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.220ns  (logic 0.128ns (5.765%)  route 2.092ns (94.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.886ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.808ns
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  iclk0/x1/O
                         net (fo=1, routed)           0.912     1.327    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.353 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.768     2.121    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925     0.196 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     1.329    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.355 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       0.567     1.922    soc0/group0/dmi0/o_sys_clk
    SLICE_X155Y223       FDRE                                         r  soc0/group0/dmi0/no_rst_gen.r_reg[jtag_resp_data][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y223       FDRE (Prop_fdre_C_Q)         0.100     2.022 r  soc0/group0/dmi0/no_rst_gen.r_reg[jtag_resp_data][10]/Q
                         net (fo=1, routed)           2.092     4.114    soc0/group0/dmi0/tap/Q[10]
    SLICE_X155Y222       LUT5 (Prop_lut5_I2_O)        0.028     4.142 r  soc0/group0/dmi0/tap/r[dr][12]_i_1/O
                         net (fo=1, routed)           0.000     4.142    soc0/group0/dmi0/tap/comb_proc.vb_dr0_in[12]
    SLICE_X155Y222       FDPE                                         r  soc0/group0/dmi0/tap/r_reg[dr][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_swjtag_clktck rise edge)
                                                      0.000     0.000 r  
    BB21                                              0.000     0.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.324     0.324 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.682     3.006    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.036 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.772     3.808    soc0/group0/dmi0/tap/CLK
    SLICE_X155Y222       FDPE                                         r  soc0/group0/dmi0/tap/r_reg[dr][12]/C
                         clock pessimism              0.000     3.808    
                         clock uncertainty            0.166     3.974    
    SLICE_X155Y222       FDPE (Hold_fdpe_C_D)         0.060     4.034    soc0/group0/dmi0/tap/r_reg[dr][12]
  -------------------------------------------------------------------
                         required time                         -4.034    
                         arrival time                           4.142    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 soc0/group0/dmi0/no_rst_gen.r_reg[jtag_resp_data][30]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            soc0/group0/dmi0/tap/r_reg[dr][32]/D
                            (rising edge-triggered cell FDCE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             i_swjtag_clktck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_swjtag_clktck rise@0.000ns - o_clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.227ns  (logic 0.155ns (6.959%)  route 2.072ns (93.041%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.884ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.806ns
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  iclk0/x1/O
                         net (fo=1, routed)           0.912     1.327    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.353 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.768     2.121    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925     0.196 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     1.329    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.355 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       0.567     1.922    soc0/group0/dmi0/o_sys_clk
    SLICE_X155Y223       FDRE                                         r  soc0/group0/dmi0/no_rst_gen.r_reg[jtag_resp_data][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y223       FDRE (Prop_fdre_C_Q)         0.091     2.013 r  soc0/group0/dmi0/no_rst_gen.r_reg[jtag_resp_data][30]/Q
                         net (fo=1, routed)           2.072     4.086    soc0/group0/dmi0/tap/Q[30]
    SLICE_X155Y226       LUT4 (Prop_lut4_I3_O)        0.064     4.150 r  soc0/group0/dmi0/tap/r[dr][32]_i_1/O
                         net (fo=1, routed)           0.000     4.150    soc0/group0/dmi0/tap/comb_proc.vb_dr0_in[32]
    SLICE_X155Y226       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr][32]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_swjtag_clktck rise edge)
                                                      0.000     0.000 r  
    BB21                                              0.000     0.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.324     0.324 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.682     3.006    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.036 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.770     3.806    soc0/group0/dmi0/tap/CLK
    SLICE_X155Y226       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr][32]/C
                         clock pessimism              0.000     3.806    
                         clock uncertainty            0.166     3.972    
    SLICE_X155Y226       FDCE (Hold_fdce_C_D)         0.060     4.032    soc0/group0/dmi0/tap/r_reg[dr][32]
  -------------------------------------------------------------------
                         required time                         -4.032    
                         arrival time                           4.150    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 soc0/group0/dmi0/no_rst_gen.r_reg[jtag_resp_data][11]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            soc0/group0/dmi0/tap/r_reg[dr][13]/D
                            (rising edge-triggered cell FDCE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             i_swjtag_clktck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_swjtag_clktck rise@0.000ns - o_clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.232ns  (logic 0.128ns (5.734%)  route 2.104ns (94.266%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.883ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.805ns
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  iclk0/x1/O
                         net (fo=1, routed)           0.912     1.327    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.353 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.768     2.121    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925     0.196 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     1.329    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.355 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       0.567     1.922    soc0/group0/dmi0/o_sys_clk
    SLICE_X157Y224       FDRE                                         r  soc0/group0/dmi0/no_rst_gen.r_reg[jtag_resp_data][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y224       FDRE (Prop_fdre_C_Q)         0.100     2.022 r  soc0/group0/dmi0/no_rst_gen.r_reg[jtag_resp_data][11]/Q
                         net (fo=1, routed)           2.104     4.126    soc0/group0/dmi0/tap/Q[11]
    SLICE_X155Y224       LUT5 (Prop_lut5_I4_O)        0.028     4.154 r  soc0/group0/dmi0/tap/r[dr][13]_i_1/O
                         net (fo=1, routed)           0.000     4.154    soc0/group0/dmi0/tap/comb_proc.vb_dr0_in[13]
    SLICE_X155Y224       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_swjtag_clktck rise edge)
                                                      0.000     0.000 r  
    BB21                                              0.000     0.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.324     0.324 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.682     3.006    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.036 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.769     3.805    soc0/group0/dmi0/tap/CLK
    SLICE_X155Y224       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr][13]/C
                         clock pessimism              0.000     3.805    
                         clock uncertainty            0.166     3.971    
    SLICE_X155Y224       FDCE (Hold_fdce_C_D)         0.060     4.031    soc0/group0/dmi0/tap/r_reg[dr][13]
  -------------------------------------------------------------------
                         required time                         -4.031    
                         arrival time                           4.154    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 soc0/group0/dmi0/no_rst_gen.r_reg[jtag_resp_data][26]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            soc0/group0/dmi0/tap/r_reg[dr][28]/D
                            (rising edge-triggered cell FDPE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             i_swjtag_clktck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_swjtag_clktck rise@0.000ns - o_clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.232ns  (logic 0.155ns (6.944%)  route 2.077ns (93.056%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.880ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.807ns
    Source Clock Delay      (SCD):    1.927ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  iclk0/x1/O
                         net (fo=1, routed)           0.912     1.327    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.353 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.768     2.121    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925     0.196 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     1.329    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.355 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       0.572     1.927    soc0/group0/dmi0/o_sys_clk
    SLICE_X157Y230       FDRE                                         r  soc0/group0/dmi0/no_rst_gen.r_reg[jtag_resp_data][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y230       FDRE (Prop_fdre_C_Q)         0.091     2.018 r  soc0/group0/dmi0/no_rst_gen.r_reg[jtag_resp_data][26]/Q
                         net (fo=1, routed)           2.077     4.095    soc0/group0/dmi0/tap/Q[26]
    SLICE_X157Y226       LUT5 (Prop_lut5_I2_O)        0.064     4.159 r  soc0/group0/dmi0/tap/r[dr][28]_i_1/O
                         net (fo=1, routed)           0.000     4.159    soc0/group0/dmi0/tap/comb_proc.vb_dr0_in[28]
    SLICE_X157Y226       FDPE                                         r  soc0/group0/dmi0/tap/r_reg[dr][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_swjtag_clktck rise edge)
                                                      0.000     0.000 r  
    BB21                                              0.000     0.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.324     0.324 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.682     3.006    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.036 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.771     3.807    soc0/group0/dmi0/tap/CLK
    SLICE_X157Y226       FDPE                                         r  soc0/group0/dmi0/tap/r_reg[dr][28]/C
                         clock pessimism              0.000     3.807    
                         clock uncertainty            0.166     3.973    
    SLICE_X157Y226       FDPE (Hold_fdpe_C_D)         0.061     4.034    soc0/group0/dmi0/tap/r_reg[dr][28]
  -------------------------------------------------------------------
                         required time                         -4.034    
                         arrival time                           4.159    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 soc0/group0/dmi0/no_rst_gen.r_reg[jtag_resp_data][3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            soc0/group0/dmi0/tap/r_reg[dr][5]/D
                            (rising edge-triggered cell FDCE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             i_swjtag_clktck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_swjtag_clktck rise@0.000ns - o_clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.236ns  (logic 0.128ns (5.725%)  route 2.108ns (94.275%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.884ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.807ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  iclk0/x1/O
                         net (fo=1, routed)           0.912     1.327    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.353 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.768     2.121    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925     0.196 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     1.329    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.355 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       0.568     1.923    soc0/group0/dmi0/o_sys_clk
    SLICE_X157Y223       FDRE                                         r  soc0/group0/dmi0/no_rst_gen.r_reg[jtag_resp_data][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y223       FDRE (Prop_fdre_C_Q)         0.100     2.023 r  soc0/group0/dmi0/no_rst_gen.r_reg[jtag_resp_data][3]/Q
                         net (fo=1, routed)           2.108     4.131    soc0/group0/dmi0/tap/Q[3]
    SLICE_X159Y223       LUT5 (Prop_lut5_I2_O)        0.028     4.159 r  soc0/group0/dmi0/tap/r[dr][5]_i_1/O
                         net (fo=1, routed)           0.000     4.159    soc0/group0/dmi0/tap/comb_proc.vb_dr0_in[5]
    SLICE_X159Y223       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_swjtag_clktck rise edge)
                                                      0.000     0.000 r  
    BB21                                              0.000     0.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.324     0.324 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.682     3.006    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.036 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.771     3.807    soc0/group0/dmi0/tap/CLK
    SLICE_X159Y223       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr][5]/C
                         clock pessimism              0.000     3.807    
                         clock uncertainty            0.166     3.973    
    SLICE_X159Y223       FDCE (Hold_fdce_C_D)         0.060     4.033    soc0/group0/dmi0/tap/r_reg[dr][5]
  -------------------------------------------------------------------
                         required time                         -4.033    
                         arrival time                           4.159    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 soc0/group0/dmi0/no_rst_gen.r_reg[jtag_resp_data][20]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            soc0/group0/dmi0/tap/r_reg[dr][22]/D
                            (rising edge-triggered cell FDPE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             i_swjtag_clktck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_swjtag_clktck rise@0.000ns - o_clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.242ns  (logic 0.128ns (5.708%)  route 2.114ns (94.292%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.884ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.810ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  iclk0/x1/O
                         net (fo=1, routed)           0.912     1.327    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.353 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.768     2.121    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925     0.196 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     1.329    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.355 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       0.571     1.926    soc0/group0/dmi0/o_sys_clk
    SLICE_X161Y229       FDRE                                         r  soc0/group0/dmi0/no_rst_gen.r_reg[jtag_resp_data][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y229       FDRE (Prop_fdre_C_Q)         0.100     2.026 r  soc0/group0/dmi0/no_rst_gen.r_reg[jtag_resp_data][20]/Q
                         net (fo=1, routed)           2.114     4.140    soc0/group0/dmi0/tap/Q[20]
    SLICE_X161Y227       LUT5 (Prop_lut5_I2_O)        0.028     4.168 r  soc0/group0/dmi0/tap/r[dr][22]_i_1/O
                         net (fo=1, routed)           0.000     4.168    soc0/group0/dmi0/tap/comb_proc.vb_dr0_in[22]
    SLICE_X161Y227       FDPE                                         r  soc0/group0/dmi0/tap/r_reg[dr][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_swjtag_clktck rise edge)
                                                      0.000     0.000 r  
    BB21                                              0.000     0.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.324     0.324 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.682     3.006    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.036 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.774     3.810    soc0/group0/dmi0/tap/CLK
    SLICE_X161Y227       FDPE                                         r  soc0/group0/dmi0/tap/r_reg[dr][22]/C
                         clock pessimism              0.000     3.810    
                         clock uncertainty            0.166     3.976    
    SLICE_X161Y227       FDPE (Hold_fdpe_C_D)         0.061     4.037    soc0/group0/dmi0/tap/r_reg[dr][22]
  -------------------------------------------------------------------
                         required time                         -4.037    
                         arrival time                           4.168    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 soc0/group0/dmi0/no_rst_gen.r_reg[jtag_resp_data][12]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            soc0/group0/dmi0/tap/r_reg[dr][14]/D
                            (rising edge-triggered cell FDCE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             i_swjtag_clktck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_swjtag_clktck rise@0.000ns - o_clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.243ns  (logic 0.128ns (5.707%)  route 2.115ns (94.293%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.883ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.805ns
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  iclk0/x1/O
                         net (fo=1, routed)           0.912     1.327    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.353 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.768     2.121    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925     0.196 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     1.329    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.355 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       0.567     1.922    soc0/group0/dmi0/o_sys_clk
    SLICE_X155Y223       FDRE                                         r  soc0/group0/dmi0/no_rst_gen.r_reg[jtag_resp_data][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y223       FDRE (Prop_fdre_C_Q)         0.100     2.022 r  soc0/group0/dmi0/no_rst_gen.r_reg[jtag_resp_data][12]/Q
                         net (fo=1, routed)           2.115     4.137    soc0/group0/dmi0/tap/Q[12]
    SLICE_X155Y224       LUT5 (Prop_lut5_I4_O)        0.028     4.165 r  soc0/group0/dmi0/tap/r[dr][14]_i_1/O
                         net (fo=1, routed)           0.000     4.165    soc0/group0/dmi0/tap/comb_proc.vb_dr0_in[14]
    SLICE_X155Y224       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_swjtag_clktck rise edge)
                                                      0.000     0.000 r  
    BB21                                              0.000     0.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.324     0.324 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.682     3.006    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.036 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.769     3.805    soc0/group0/dmi0/tap/CLK
    SLICE_X155Y224       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr][14]/C
                         clock pessimism              0.000     3.805    
                         clock uncertainty            0.166     3.971    
    SLICE_X155Y224       FDCE (Hold_fdce_C_D)         0.060     4.031    soc0/group0/dmi0/tap/r_reg[dr][14]
  -------------------------------------------------------------------
                         required time                         -4.031    
                         arrival time                           4.165    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 soc0/group0/dmi0/no_rst_gen.r_reg[jtag_resp_data][6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            soc0/group0/dmi0/tap/r_reg[dr][8]/D
                            (rising edge-triggered cell FDPE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             i_swjtag_clktck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_swjtag_clktck rise@0.000ns - o_clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.256ns  (logic 0.128ns (5.674%)  route 2.128ns (94.326%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.885ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.807ns
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  iclk0/x1/O
                         net (fo=1, routed)           0.912     1.327    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.353 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.768     2.121    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925     0.196 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     1.329    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.355 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       0.567     1.922    soc0/group0/dmi0/o_sys_clk
    SLICE_X159Y224       FDRE                                         r  soc0/group0/dmi0/no_rst_gen.r_reg[jtag_resp_data][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y224       FDRE (Prop_fdre_C_Q)         0.100     2.022 r  soc0/group0/dmi0/no_rst_gen.r_reg[jtag_resp_data][6]/Q
                         net (fo=1, routed)           2.128     4.150    soc0/group0/dmi0/tap/Q[6]
    SLICE_X159Y223       LUT5 (Prop_lut5_I3_O)        0.028     4.178 r  soc0/group0/dmi0/tap/r[dr][8]_i_1/O
                         net (fo=1, routed)           0.000     4.178    soc0/group0/dmi0/tap/comb_proc.vb_dr0_in[8]
    SLICE_X159Y223       FDPE                                         r  soc0/group0/dmi0/tap/r_reg[dr][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_swjtag_clktck rise edge)
                                                      0.000     0.000 r  
    BB21                                              0.000     0.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.324     0.324 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.682     3.006    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.036 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.771     3.807    soc0/group0/dmi0/tap/CLK
    SLICE_X159Y223       FDPE                                         r  soc0/group0/dmi0/tap/r_reg[dr][8]/C
                         clock pessimism              0.000     3.807    
                         clock uncertainty            0.166     3.973    
    SLICE_X159Y223       FDPE (Hold_fdpe_C_D)         0.061     4.034    soc0/group0/dmi0/tap/r_reg[dr][8]
  -------------------------------------------------------------------
                         required time                         -4.034    
                         arrival time                           4.178    
  -------------------------------------------------------------------
                         slack                                  0.144    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 prci0/pll0/kc705/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            prci0/pll0/kc705/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.520ns  (logic 0.093ns (2.058%)  route 4.427ns (97.942%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.071ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    E19                                               0.000     2.500 f  i_sclk_p (IN)
                         net (fo=0)                   0.000     2.500    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.880     3.380 f  iclk0/x1/O
                         net (fo=1, routed)           1.866     5.246    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.339 f  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.952     7.291    prci0/pll0/kc705/ib_clk_tcxo_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -4.520     2.771 f  prci0/pll0/kc705/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.477     5.248    prci0/pll0/kc705/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.341 f  prci0/pll0/kc705/clkf_buf/O
                         net (fo=1, routed)           1.950     7.291    prci0/pll0/kc705/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  prci0/pll0/kc705/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 prci0/pll0/kc705/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            prci0/pll0/kc705/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.925ns  (logic 0.026ns (1.351%)  route 1.899ns (98.649%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.071ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  iclk0/x1/O
                         net (fo=1, routed)           0.912     1.327    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.353 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.768     2.121    prci0/pll0/kc705/ib_clk_tcxo_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.925     0.196 r  prci0/pll0/kc705/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.133     1.329    prci0/pll0/kc705/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.355 r  prci0/pll0/kc705/clkf_buf/O
                         net (fo=1, routed)           0.766     2.121    prci0/pll0/kc705/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  prci0/pll0/kc705/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  i_swjtag_clktck
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc0/group0/dmi0/tap/r_reg[dr][0]/C
                            (rising edge-triggered cell FDPE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            o_jtag_tdo
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.389ns  (logic 2.290ns (35.838%)  route 4.100ns (64.162%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_swjtag_clktck rise edge)
                                                      0.000     0.000 r  
    BB21                                              0.000     0.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.651     0.651 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           4.270     4.921    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.014 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.280     6.294    soc0/group0/dmi0/tap/CLK
    SLICE_X163Y224       FDPE                                         r  soc0/group0/dmi0/tap/r_reg[dr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y224       FDPE (Prop_fdpe_C_Q)         0.223     6.517 r  soc0/group0/dmi0/tap/r_reg[dr][0]/Q
                         net (fo=5, routed)           4.100    10.617    ojtdo0/o_tdo
    BB24                 OBUF (Prop_obuf_I_O)         2.067    12.683 r  ojtdo0/x0/O
                         net (fo=0)                   0.000    12.683    o_jtag_tdo
    BB24                                                              r  o_jtag_tdo (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc0/group0/dmi0/tap/r_reg[dr][0]/C
                            (rising edge-triggered cell FDPE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            o_jtag_tdo
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.150ns  (logic 1.259ns (39.978%)  route 1.891ns (60.022%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_swjtag_clktck rise edge)
                                                      0.000     0.000 r  
    BB21                                              0.000     0.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.157     0.157 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.235     2.392    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.418 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.568     2.986    soc0/group0/dmi0/tap/CLK
    SLICE_X163Y224       FDPE                                         r  soc0/group0/dmi0/tap/r_reg[dr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y224       FDPE (Prop_fdpe_C_Q)         0.100     3.086 r  soc0/group0/dmi0/tap/r_reg[dr][0]/Q
                         net (fo=5, routed)           1.891     4.977    ojtdo0/o_tdo
    BB24                 OBUF (Prop_obuf_I_O)         1.159     6.136 r  ojtdo0/x0/O
                         net (fo=0)                   0.000     6.136    o_jtag_tdo
    BB24                                                              r  o_jtag_tdo (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  o_clk_sys_clk_wiz_0
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc0/spi0/no_rst_gen.r_reg[cs]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            o_spi_sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.218ns  (logic 2.398ns (15.755%)  route 12.820ns (84.245%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  iclk0/x1/O
                         net (fo=1, routed)           1.866     2.746    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.839 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.952     4.791    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520     0.271 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477     2.748    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.841 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.302     4.143    soc0/spi0/o_sys_clk
    SLICE_X153Y189       FDRE                                         r  soc0/spi0/no_rst_gen.r_reg[cs]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y189       FDRE (Prop_fdre_C_Q)         0.223     4.366 r  soc0/spi0/no_rst_gen.r_reg[cs]/Q
                         net (fo=14, routed)          8.406    12.772    soc0/spi0/no_rst_gen.r_reg[cs]__0
    SLICE_X47Y252        LUT2 (Prop_lut2_I1_O)        0.050    12.822 r  soc0/spi0/x0_i_1/O
                         net (fo=1, routed)           4.414    17.236    osclk0/o_sclk
    AN30                 OBUF (Prop_obuf_I_O)         2.125    19.361 r  osclk0/x0/O
                         net (fo=0)                   0.000    19.361    o_spi_sclk
    AN30                                                              r  o_spi_sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc0/gpio0/no_rst_gen.r_reg[output_val][3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            io_gpio[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.708ns  (logic 2.307ns (23.765%)  route 7.401ns (76.235%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  iclk0/x1/O
                         net (fo=1, routed)           1.866     2.746    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.839 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.952     4.791    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520     0.271 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477     2.748    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.841 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.298     4.139    soc0/gpio0/o_sys_clk
    SLICE_X61Y151        FDRE                                         r  soc0/gpio0/no_rst_gen.r_reg[output_val][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y151        FDRE (Prop_fdre_C_Q)         0.223     4.362 r  soc0/gpio0/no_rst_gen.r_reg[output_val][3]/Q
                         net (fo=2, routed)           7.401    11.763    gpiox[3].iob0/io_inst/I
    BA32                 OBUFT (Prop_obuft_I_O)       2.084    13.847 r  gpiox[3].iob0/io_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.847    io_gpio[3]
    BA32                                                              r  io_gpio[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc0/spi0/no_rst_gen.r_reg[cs]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            o_spi_cs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.639ns  (logic 2.301ns (23.873%)  route 7.338ns (76.127%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  iclk0/x1/O
                         net (fo=1, routed)           1.866     2.746    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.839 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.952     4.791    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520     0.271 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477     2.748    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.841 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.302     4.143    soc0/spi0/o_sys_clk
    SLICE_X153Y189       FDRE                                         r  soc0/spi0/no_rst_gen.r_reg[cs]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y189       FDRE (Prop_fdre_C_Q)         0.223     4.366 f  soc0/spi0/no_rst_gen.r_reg[cs]/Q
                         net (fo=14, routed)          3.971     8.337    soc0/spi0/no_rst_gen.r_reg[cs]__0
    SLICE_X47Y165        LUT1 (Prop_lut1_I0_O)        0.043     8.380 r  soc0/spi0/x0_i_1__0/O
                         net (fo=1, routed)           3.367    11.747    ocs0/o_cs
    AT30                 OBUF (Prop_obuf_I_O)         2.035    13.782 r  ocs0/x0/O
                         net (fo=0)                   0.000    13.782    o_spi_cs
    AT30                                                              r  o_spi_cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc0/spi0/no_rst_gen.r_reg[tx_shift][7]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            o_spi_mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.682ns  (logic 2.258ns (29.391%)  route 5.424ns (70.609%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  iclk0/x1/O
                         net (fo=1, routed)           1.866     2.746    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.839 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.952     4.791    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520     0.271 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477     2.748    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.841 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.280     4.121    soc0/spi0/o_sys_clk
    SLICE_X145Y176       FDSE                                         r  soc0/spi0/no_rst_gen.r_reg[tx_shift][7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y176       FDSE (Prop_fdse_C_Q)         0.223     4.344 r  soc0/spi0/no_rst_gen.r_reg[tx_shift][7]_lopt_replica/Q
                         net (fo=1, routed)           5.424     9.768    omosi0/lopt
    AP30                 OBUF (Prop_obuf_I_O)         2.035    11.803 r  omosi0/x0/O
                         net (fo=0)                   0.000    11.803    o_spi_mosi
    AP30                                                              r  o_spi_mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc0/uart1/no_rst_gen.r_reg[tx_shift][0]/C
                            (rising edge-triggered cell FDSE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            o_uart1_td
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.325ns  (logic 2.298ns (31.376%)  route 5.027ns (68.624%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  iclk0/x1/O
                         net (fo=1, routed)           1.866     2.746    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.839 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.952     4.791    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520     0.271 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477     2.748    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.841 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.289     4.130    soc0/uart1/o_sys_clk
    SLICE_X149Y179       FDSE                                         r  soc0/uart1/no_rst_gen.r_reg[tx_shift][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y179       FDSE (Prop_fdse_C_Q)         0.223     4.353 r  soc0/uart1/no_rst_gen.r_reg[tx_shift][0]/Q
                         net (fo=1, routed)           5.027     9.379    otd1/Q[0]
    AU36                 OBUF (Prop_obuf_I_O)         2.075    11.455 r  otd1/x0/O
                         net (fo=0)                   0.000    11.455    o_uart1_td
    AU36                                                              r  o_uart1_td (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc0/gpio0/no_rst_gen.r_reg[output_val][2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            io_gpio[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.274ns  (logic 2.305ns (36.742%)  route 3.969ns (63.258%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  iclk0/x1/O
                         net (fo=1, routed)           1.866     2.746    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.839 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.952     4.791    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520     0.271 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477     2.748    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.841 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.418     4.259    soc0/gpio0/o_sys_clk
    SLICE_X73Y146        FDRE                                         r  soc0/gpio0/no_rst_gen.r_reg[output_val][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.223     4.482 r  soc0/gpio0/no_rst_gen.r_reg[output_val][2]/Q
                         net (fo=2, routed)           3.969     8.451    gpiox[2].iob0/io_inst/I
    BA31                 OBUFT (Prop_obuft_I_O)       2.082    10.533 r  gpiox[2].iob0/io_inst/OBUFT/O
                         net (fo=1, unset)            0.000    10.533    io_gpio[2]
    BA31                                                              r  io_gpio[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc0/gpio0/no_rst_gen.r_reg[input_en][0]/C
                            (rising edge-triggered cell FDSE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            io_gpio[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.601ns  (logic 2.119ns (37.835%)  route 3.482ns (62.165%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  iclk0/x1/O
                         net (fo=1, routed)           1.866     2.746    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.839 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.952     4.791    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520     0.271 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477     2.748    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.841 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.469     4.310    soc0/gpio0/o_sys_clk
    SLICE_X65Y146        FDSE                                         r  soc0/gpio0/no_rst_gen.r_reg[input_en][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y146        FDSE (Prop_fdse_C_Q)         0.223     4.533 f  soc0/gpio0/no_rst_gen.r_reg[input_en][0]/Q
                         net (fo=3, routed)           3.482     8.015    gpiox[0].iob0/io_inst/T
    AV30                 OBUFT (TriStatE_obuft_T_O)
                                                      1.896     9.911 r  gpiox[0].iob0/io_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.911    io_gpio[0]
    AV30                                                              r  io_gpio[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc0/gpio0/no_rst_gen.r_reg[output_val][8]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            io_gpio[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.554ns  (logic 2.281ns (41.071%)  route 3.273ns (58.929%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  iclk0/x1/O
                         net (fo=1, routed)           1.866     2.746    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.839 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.952     4.791    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520     0.271 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477     2.748    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.841 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.467     4.308    soc0/gpio0/o_sys_clk
    SLICE_X71Y148        FDRE                                         r  soc0/gpio0/no_rst_gen.r_reg[output_val][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y148        FDRE (Prop_fdre_C_Q)         0.223     4.531 r  soc0/gpio0/no_rst_gen.r_reg[output_val][8]/Q
                         net (fo=2, routed)           3.273     7.803    gpiox[8].iob0/io_inst/I
    AR35                 OBUFT (Prop_obuft_I_O)       2.058     9.861 r  gpiox[8].iob0/io_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.861    io_gpio[8]
    AR35                                                              r  io_gpio[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc0/gpio0/no_rst_gen.r_reg[output_val][1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            io_gpio[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.252ns  (logic 2.294ns (43.673%)  route 2.959ns (56.327%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  iclk0/x1/O
                         net (fo=1, routed)           1.866     2.746    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.839 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.952     4.791    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520     0.271 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477     2.748    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.841 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.298     4.139    soc0/gpio0/o_sys_clk
    SLICE_X61Y151        FDRE                                         r  soc0/gpio0/no_rst_gen.r_reg[output_val][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y151        FDRE (Prop_fdre_C_Q)         0.223     4.362 r  soc0/gpio0/no_rst_gen.r_reg[output_val][1]/Q
                         net (fo=2, routed)           2.959     7.320    gpiox[1].iob0/io_inst/I
    AY33                 OBUFT (Prop_obuft_I_O)       2.071     9.391 r  gpiox[1].iob0/io_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.391    io_gpio[1]
    AY33                                                              r  io_gpio[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc0/gpio0/no_rst_gen.r_reg[output_val][11]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            io_gpio[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.206ns  (logic 2.354ns (55.958%)  route 1.853ns (44.042%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  iclk0/x1/O
                         net (fo=1, routed)           1.866     2.746    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.839 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.952     4.791    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520     0.271 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477     2.748    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.841 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.469     4.310    soc0/gpio0/o_sys_clk
    SLICE_X63Y145        FDRE                                         r  soc0/gpio0/no_rst_gen.r_reg[output_val][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y145        FDRE (Prop_fdre_C_Q)         0.223     4.533 r  soc0/gpio0/no_rst_gen.r_reg[output_val][11]/Q
                         net (fo=2, routed)           1.853     6.385    gpiox[11].iob0/io_inst/I
    AU39                 OBUFT (Prop_obuft_I_O)       2.131     8.516 r  gpiox[11].iob0/io_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.516    io_gpio[11]
    AU39                                                              r  io_gpio[11] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc0/gpio0/no_rst_gen.r_reg[input_en][7]/C
                            (rising edge-triggered cell FDSE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            io_gpio[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.292ns  (logic 0.442ns (34.203%)  route 0.850ns (65.797%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  iclk0/x1/O
                         net (fo=1, routed)           0.912     1.327    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.353 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.768     2.121    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925     0.196 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     1.329    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.355 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       0.641     1.996    soc0/gpio0/o_sys_clk
    SLICE_X61Y148        FDSE                                         r  soc0/gpio0/no_rst_gen.r_reg[input_en][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y148        FDSE (Prop_fdse_C_Q)         0.100     2.096 r  soc0/gpio0/no_rst_gen.r_reg[input_en][7]/Q
                         net (fo=3, routed)           0.850     2.946    gpiox[7].iob0/io_inst/T
    AT37                 OBUFT (TriStatD_obuft_T_O)
                                                      0.342     3.288 r  gpiox[7].iob0/io_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.288    io_gpio[7]
    AT37                                                              r  io_gpio[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc0/gpio0/no_rst_gen.r_reg[input_en][6]/C
                            (rising edge-triggered cell FDSE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            io_gpio[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.322ns  (logic 0.442ns (33.442%)  route 0.880ns (66.558%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  iclk0/x1/O
                         net (fo=1, routed)           0.912     1.327    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.353 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.768     2.121    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925     0.196 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     1.329    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.355 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       0.640     1.995    soc0/gpio0/o_sys_clk
    SLICE_X63Y148        FDSE                                         r  soc0/gpio0/no_rst_gen.r_reg[input_en][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y148        FDSE (Prop_fdse_C_Q)         0.100     2.095 r  soc0/gpio0/no_rst_gen.r_reg[input_en][6]/Q
                         net (fo=3, routed)           0.880     2.975    gpiox[6].iob0/io_inst/T
    AR37                 OBUFT (TriStatD_obuft_T_O)
                                                      0.342     3.317 r  gpiox[6].iob0/io_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.317    io_gpio[6]
    AR37                                                              r  io_gpio[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc0/gpio0/no_rst_gen.r_reg[input_en][9]/C
                            (rising edge-triggered cell FDSE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            io_gpio[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.369ns  (logic 0.442ns (32.283%)  route 0.927ns (67.717%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  iclk0/x1/O
                         net (fo=1, routed)           0.912     1.327    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.353 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.768     2.121    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925     0.196 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     1.329    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.355 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       0.639     1.994    soc0/gpio0/o_sys_clk
    SLICE_X65Y145        FDSE                                         r  soc0/gpio0/no_rst_gen.r_reg[input_en][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y145        FDSE (Prop_fdse_C_Q)         0.100     2.094 r  soc0/gpio0/no_rst_gen.r_reg[input_en][9]/Q
                         net (fo=3, routed)           0.927     3.021    gpiox[9].iob0/io_inst/T
    AP41                 OBUFT (TriStatD_obuft_T_O)
                                                      0.342     3.363 r  gpiox[9].iob0/io_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.363    io_gpio[9]
    AP41                                                              r  io_gpio[9] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc0/gpio0/no_rst_gen.r_reg[input_en][5]/C
                            (rising edge-triggered cell FDSE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            io_gpio[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.382ns  (logic 0.442ns (31.987%)  route 0.940ns (68.013%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  iclk0/x1/O
                         net (fo=1, routed)           0.912     1.327    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.353 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.768     2.121    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925     0.196 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     1.329    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.355 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       0.639     1.994    soc0/gpio0/o_sys_clk
    SLICE_X63Y146        FDSE                                         r  soc0/gpio0/no_rst_gen.r_reg[input_en][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y146        FDSE (Prop_fdse_C_Q)         0.100     2.094 r  soc0/gpio0/no_rst_gen.r_reg[input_en][5]/Q
                         net (fo=3, routed)           0.940     3.034    gpiox[5].iob0/io_inst/T
    AN39                 OBUFT (TriStatD_obuft_T_O)
                                                      0.342     3.376 r  gpiox[5].iob0/io_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.376    io_gpio[5]
    AN39                                                              r  io_gpio[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc0/gpio0/no_rst_gen.r_reg[input_en][10]/C
                            (rising edge-triggered cell FDSE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            io_gpio[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.416ns  (logic 0.442ns (31.210%)  route 0.974ns (68.790%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  iclk0/x1/O
                         net (fo=1, routed)           0.912     1.327    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.353 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.768     2.121    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925     0.196 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     1.329    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.355 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       0.639     1.994    soc0/gpio0/o_sys_clk
    SLICE_X65Y146        FDSE                                         r  soc0/gpio0/no_rst_gen.r_reg[input_en][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y146        FDSE (Prop_fdse_C_Q)         0.100     2.094 r  soc0/gpio0/no_rst_gen.r_reg[input_en][10]/Q
                         net (fo=3, routed)           0.974     3.068    gpiox[10].iob0/io_inst/T
    AP42                 OBUFT (TriStatD_obuft_T_O)
                                                      0.342     3.410 r  gpiox[10].iob0/io_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.410    io_gpio[10]
    AP42                                                              r  io_gpio[10] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc0/gpio0/no_rst_gen.r_reg[input_en][11]/C
                            (rising edge-triggered cell FDSE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            io_gpio[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.466ns  (logic 0.442ns (30.152%)  route 1.024ns (69.848%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  iclk0/x1/O
                         net (fo=1, routed)           0.912     1.327    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.353 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.768     2.121    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925     0.196 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     1.329    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.355 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       0.640     1.995    soc0/gpio0/o_sys_clk
    SLICE_X61Y144        FDSE                                         r  soc0/gpio0/no_rst_gen.r_reg[input_en][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y144        FDSE (Prop_fdse_C_Q)         0.100     2.095 r  soc0/gpio0/no_rst_gen.r_reg[input_en][11]/Q
                         net (fo=3, routed)           1.024     3.119    gpiox[11].iob0/io_inst/T
    AU39                 OBUFT (TriStatD_obuft_T_O)
                                                      0.342     3.461 r  gpiox[11].iob0/io_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.461    io_gpio[11]
    AU39                                                              r  io_gpio[11] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc0/gpio0/no_rst_gen.r_reg[input_en][4]/C
                            (rising edge-triggered cell FDSE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            io_gpio[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.553ns  (logic 0.442ns (28.459%)  route 1.111ns (71.541%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  iclk0/x1/O
                         net (fo=1, routed)           0.912     1.327    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.353 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.768     2.121    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925     0.196 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     1.329    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.355 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       0.610     1.965    soc0/gpio0/o_sys_clk
    SLICE_X73Y147        FDSE                                         r  soc0/gpio0/no_rst_gen.r_reg[input_en][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y147        FDSE (Prop_fdse_C_Q)         0.100     2.065 r  soc0/gpio0/no_rst_gen.r_reg[input_en][4]/Q
                         net (fo=3, routed)           1.111     3.176    gpiox[4].iob0/io_inst/T
    AM39                 OBUFT (TriStatD_obuft_T_O)
                                                      0.342     3.518 r  gpiox[4].iob0/io_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.518    io_gpio[4]
    AM39                                                              r  io_gpio[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc0/gpio0/no_rst_gen.r_reg[input_en][1]/C
                            (rising edge-triggered cell FDSE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            io_gpio[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.104ns  (logic 0.442ns (21.010%)  route 1.662ns (78.990%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  iclk0/x1/O
                         net (fo=1, routed)           0.912     1.327    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.353 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.768     2.121    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925     0.196 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     1.329    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.355 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       0.589     1.944    soc0/gpio0/o_sys_clk
    SLICE_X61Y150        FDSE                                         r  soc0/gpio0/no_rst_gen.r_reg[input_en][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y150        FDSE (Prop_fdse_C_Q)         0.100     2.044 r  soc0/gpio0/no_rst_gen.r_reg[input_en][1]/Q
                         net (fo=3, routed)           1.662     3.706    gpiox[1].iob0/io_inst/T
    AY33                 OBUFT (TriStatD_obuft_T_O)
                                                      0.342     4.048 r  gpiox[1].iob0/io_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.048    io_gpio[1]
    AY33                                                              r  io_gpio[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc0/gpio0/no_rst_gen.r_reg[input_en][3]/C
                            (rising edge-triggered cell FDSE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            io_gpio[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.180ns  (logic 0.442ns (20.273%)  route 1.738ns (79.727%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  iclk0/x1/O
                         net (fo=1, routed)           0.912     1.327    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.353 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.768     2.121    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925     0.196 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     1.329    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.355 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       0.588     1.943    soc0/gpio0/o_sys_clk
    SLICE_X61Y153        FDSE                                         r  soc0/gpio0/no_rst_gen.r_reg[input_en][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y153        FDSE (Prop_fdse_C_Q)         0.100     2.043 r  soc0/gpio0/no_rst_gen.r_reg[input_en][3]/Q
                         net (fo=3, routed)           1.738     3.781    gpiox[3].iob0/io_inst/T
    BA32                 OBUFT (TriStatD_obuft_T_O)
                                                      0.342     4.123 r  gpiox[3].iob0/io_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.123    io_gpio[3]
    BA32                                                              r  io_gpio[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc0/gpio0/no_rst_gen.r_reg[input_en][0]/C
                            (rising edge-triggered cell FDSE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            io_gpio[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.296ns  (logic 0.442ns (19.251%)  route 1.854ns (80.749%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  iclk0/x1/O
                         net (fo=1, routed)           0.912     1.327    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.353 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.768     2.121    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925     0.196 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     1.329    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.355 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       0.639     1.994    soc0/gpio0/o_sys_clk
    SLICE_X65Y146        FDSE                                         r  soc0/gpio0/no_rst_gen.r_reg[input_en][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y146        FDSE (Prop_fdse_C_Q)         0.100     2.094 r  soc0/gpio0/no_rst_gen.r_reg[input_en][0]/Q
                         net (fo=3, routed)           1.854     3.948    gpiox[0].iob0/io_inst/T
    AV30                 OBUFT (TriStatD_obuft_T_O)
                                                      0.342     4.290 r  gpiox[0].iob0/io_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.290    io_gpio[0]
    AV30                                                              r  io_gpio[0] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  i_sclk_p

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            prci0/no_rst_gen.r_reg[sys_nrst]/R
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.737ns  (logic 0.717ns (9.272%)  route 7.020ns (90.728%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.950ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV39                                              0.000     0.000 r  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    AV39                 IBUF (Prop_ibuf_I_O)         0.717     0.717 r  i_rst_IBUF_inst/O
                         net (fo=13, routed)          7.020     7.737    prci0/ib_rst
    SLICE_X174Y280       FDRE                                         r  prci0/no_rst_gen.r_reg[sys_nrst]/R
  -------------------------------------------------------------------    -------------------

                         (clock i_sclk_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.783     0.783 r  iclk0/x1/O
                         net (fo=1, routed)           1.734     2.517    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.600 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.350     3.950    prci0/ib_clk_tcxo_BUFG
    SLICE_X174Y280       FDRE                                         r  prci0/no_rst_gen.r_reg[sys_nrst]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            prci0/no_rst_gen.r_reg[sys_nrst]_rep__0/R
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.103ns  (logic 0.717ns (10.100%)  route 6.385ns (89.900%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.815ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV39                                              0.000     0.000 r  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    AV39                 IBUF (Prop_ibuf_I_O)         0.717     0.717 r  i_rst_IBUF_inst/O
                         net (fo=13, routed)          6.385     7.103    prci0/ib_rst
    SLICE_X129Y299       FDRE                                         r  prci0/no_rst_gen.r_reg[sys_nrst]_rep__0/R
  -------------------------------------------------------------------    -------------------

                         (clock i_sclk_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.783     0.783 r  iclk0/x1/O
                         net (fo=1, routed)           1.734     2.517    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.600 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.215     3.815    prci0/ib_clk_tcxo_BUFG
    SLICE_X129Y299       FDRE                                         r  prci0/no_rst_gen.r_reg[sys_nrst]_rep__0/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            prci0/no_rst_gen.r_reg[delayed_lock][0]/R
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.628ns  (logic 0.717ns (10.823%)  route 5.910ns (89.176%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.885ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV39                                              0.000     0.000 r  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    AV39                 IBUF (Prop_ibuf_I_O)         0.717     0.717 r  i_rst_IBUF_inst/O
                         net (fo=13, routed)          5.910     6.628    prci0/ib_rst
    SLICE_X163Y257       FDRE                                         r  prci0/no_rst_gen.r_reg[delayed_lock][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock i_sclk_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.783     0.783 r  iclk0/x1/O
                         net (fo=1, routed)           1.734     2.517    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.600 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.285     3.885    prci0/ib_clk_tcxo_BUFG
    SLICE_X163Y257       FDRE                                         r  prci0/no_rst_gen.r_reg[delayed_lock][0]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            prci0/no_rst_gen.r_reg[delayed_lock][1]/R
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.628ns  (logic 0.717ns (10.823%)  route 5.910ns (89.176%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.885ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV39                                              0.000     0.000 r  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    AV39                 IBUF (Prop_ibuf_I_O)         0.717     0.717 r  i_rst_IBUF_inst/O
                         net (fo=13, routed)          5.910     6.628    prci0/ib_rst
    SLICE_X163Y257       FDRE                                         r  prci0/no_rst_gen.r_reg[delayed_lock][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock i_sclk_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.783     0.783 r  iclk0/x1/O
                         net (fo=1, routed)           1.734     2.517    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.600 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.285     3.885    prci0/ib_clk_tcxo_BUFG
    SLICE_X163Y257       FDRE                                         r  prci0/no_rst_gen.r_reg[delayed_lock][1]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            prci0/no_rst_gen.r_reg[delayed_lock][2]/R
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.610ns  (logic 0.717ns (10.852%)  route 5.893ns (89.148%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV39                                              0.000     0.000 r  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    AV39                 IBUF (Prop_ibuf_I_O)         0.717     0.717 r  i_rst_IBUF_inst/O
                         net (fo=13, routed)          5.893     6.610    prci0/ib_rst
    SLICE_X162Y264       FDRE                                         r  prci0/no_rst_gen.r_reg[delayed_lock][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock i_sclk_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.783     0.783 r  iclk0/x1/O
                         net (fo=1, routed)           1.734     2.517    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.600 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.281     3.881    prci0/ib_clk_tcxo_BUFG
    SLICE_X162Y264       FDRE                                         r  prci0/no_rst_gen.r_reg[delayed_lock][2]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            prci0/no_rst_gen.r_reg[delayed_lock][3]/R
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.610ns  (logic 0.717ns (10.852%)  route 5.893ns (89.148%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV39                                              0.000     0.000 r  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    AV39                 IBUF (Prop_ibuf_I_O)         0.717     0.717 r  i_rst_IBUF_inst/O
                         net (fo=13, routed)          5.893     6.610    prci0/ib_rst
    SLICE_X162Y264       FDRE                                         r  prci0/no_rst_gen.r_reg[delayed_lock][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock i_sclk_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.783     0.783 r  iclk0/x1/O
                         net (fo=1, routed)           1.734     2.517    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.600 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.281     3.881    prci0/ib_clk_tcxo_BUFG
    SLICE_X162Y264       FDRE                                         r  prci0/no_rst_gen.r_reg[delayed_lock][3]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            prci0/no_rst_gen.r_reg[sys_nrst]_rep/R
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.450ns  (logic 0.717ns (11.122%)  route 5.733ns (88.878%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.814ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV39                                              0.000     0.000 r  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    AV39                 IBUF (Prop_ibuf_I_O)         0.717     0.717 r  i_rst_IBUF_inst/O
                         net (fo=13, routed)          5.733     6.450    prci0/ib_rst
    SLICE_X132Y293       FDRE                                         r  prci0/no_rst_gen.r_reg[sys_nrst]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock i_sclk_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.783     0.783 r  iclk0/x1/O
                         net (fo=1, routed)           1.734     2.517    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.600 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.214     3.814    prci0/ib_clk_tcxo_BUFG
    SLICE_X132Y293       FDRE                                         r  prci0/no_rst_gen.r_reg[sys_nrst]_rep/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            prci0/no_rst_gen.r_reg[dbg_nrst]/R
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.150ns  (logic 0.717ns (11.664%)  route 5.433ns (88.336%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV39                                              0.000     0.000 r  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    AV39                 IBUF (Prop_ibuf_I_O)         0.717     0.717 r  i_rst_IBUF_inst/O
                         net (fo=13, routed)          5.433     6.150    prci0/ib_rst
    SLICE_X151Y250       FDRE                                         r  prci0/no_rst_gen.r_reg[dbg_nrst]/R
  -------------------------------------------------------------------    -------------------

                         (clock i_sclk_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.783     0.783 r  iclk0/x1/O
                         net (fo=1, routed)           1.734     2.517    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.600 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.283     3.883    prci0/ib_clk_tcxo_BUFG
    SLICE_X151Y250       FDRE                                         r  prci0/no_rst_gen.r_reg[dbg_nrst]/C

Slack:                    inf
  Source:                 prci0/pll0/kc705/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            prci0/no_rst_gen.r_reg[delayed_lock][0]/D
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.495ns  (logic 0.000ns (0.000%)  route 5.495ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  prci0/pll0/kc705/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           5.495     5.495    prci0/w_pll_lock
    SLICE_X163Y257       FDRE                                         r  prci0/no_rst_gen.r_reg[delayed_lock][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_sclk_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.783     0.783 r  iclk0/x1/O
                         net (fo=1, routed)           1.734     2.517    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.600 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.285     3.885    prci0/ib_clk_tcxo_BUFG
    SLICE_X163Y257       FDRE                                         r  prci0/no_rst_gen.r_reg[delayed_lock][0]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            prci0/no_rst_gen.r_reg[resp_valid]/R
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.313ns  (logic 0.717ns (13.503%)  route 4.595ns (86.497%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV39                                              0.000     0.000 r  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    AV39                 IBUF (Prop_ibuf_I_O)         0.717     0.717 r  i_rst_IBUF_inst/O
                         net (fo=13, routed)          4.595     5.313    prci0/ib_rst
    SLICE_X153Y197       FDRE                                         r  prci0/no_rst_gen.r_reg[resp_valid]/R
  -------------------------------------------------------------------    -------------------

                         (clock i_sclk_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.783     0.783 r  iclk0/x1/O
                         net (fo=1, routed)           1.734     2.517    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.600 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.173     3.773    prci0/ib_clk_tcxo_BUFG
    SLICE_X153Y197       FDRE                                         r  prci0/no_rst_gen.r_reg[resp_valid]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 prci0/pll0/kc705/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            prci0/no_rst_gen.r_reg[resp_rdata][0]/D
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.083ns  (logic 0.028ns (1.344%)  route 2.055ns (98.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  prci0/pll0/kc705/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           2.055     2.055    prci0/pslv0/no_rst_gen.r_reg[resp_rdata][0]_1[0]
    SLICE_X151Y196       LUT6 (Prop_lut6_I1_O)        0.028     2.083 r  prci0/pslv0/no_rst_gen.r[resp_rdata][0]_i_1__2/O
                         net (fo=1, routed)           0.000     2.083    prci0/p_0_in__0[0]
    SLICE_X151Y196       FDRE                                         r  prci0/no_rst_gen.r_reg[resp_rdata][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_sclk_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.494     0.494 r  iclk0/x1/O
                         net (fo=1, routed)           0.981     1.475    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.505 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.795     2.300    prci0/ib_clk_tcxo_BUFG
    SLICE_X151Y196       FDRE                                         r  prci0/no_rst_gen.r_reg[resp_rdata][0]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            prci0/no_rst_gen.r_reg[sys_nrst]_rep__1/R
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.697ns  (logic 0.223ns (8.272%)  route 2.474ns (91.728%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV39                                              0.000     0.000 r  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    AV39                 IBUF (Prop_ibuf_I_O)         0.223     0.223 r  i_rst_IBUF_inst/O
                         net (fo=13, routed)          2.474     2.697    prci0/ib_rst
    SLICE_X115Y254       FDRE                                         r  prci0/no_rst_gen.r_reg[sys_nrst]_rep__1/R
  -------------------------------------------------------------------    -------------------

                         (clock i_sclk_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.494     0.494 r  iclk0/x1/O
                         net (fo=1, routed)           0.981     1.475    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.505 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.832     2.337    prci0/ib_clk_tcxo_BUFG
    SLICE_X115Y254       FDRE                                         r  prci0/no_rst_gen.r_reg[sys_nrst]_rep__1/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            prci0/no_rst_gen.r_reg[resp_rdata][0]/R
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.763ns  (logic 0.223ns (8.074%)  route 2.540ns (91.926%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV39                                              0.000     0.000 r  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    AV39                 IBUF (Prop_ibuf_I_O)         0.223     0.223 r  i_rst_IBUF_inst/O
                         net (fo=13, routed)          2.540     2.763    prci0/ib_rst
    SLICE_X151Y196       FDRE                                         r  prci0/no_rst_gen.r_reg[resp_rdata][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock i_sclk_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.494     0.494 r  iclk0/x1/O
                         net (fo=1, routed)           0.981     1.475    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.505 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.795     2.300    prci0/ib_clk_tcxo_BUFG
    SLICE_X151Y196       FDRE                                         r  prci0/no_rst_gen.r_reg[resp_rdata][0]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            prci0/no_rst_gen.r_reg[resp_rdata][1]/R
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.763ns  (logic 0.223ns (8.074%)  route 2.540ns (91.926%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV39                                              0.000     0.000 r  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    AV39                 IBUF (Prop_ibuf_I_O)         0.223     0.223 r  i_rst_IBUF_inst/O
                         net (fo=13, routed)          2.540     2.763    prci0/ib_rst
    SLICE_X151Y196       FDRE                                         r  prci0/no_rst_gen.r_reg[resp_rdata][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock i_sclk_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.494     0.494 r  iclk0/x1/O
                         net (fo=1, routed)           0.981     1.475    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.505 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.795     2.300    prci0/ib_clk_tcxo_BUFG
    SLICE_X151Y196       FDRE                                         r  prci0/no_rst_gen.r_reg[resp_rdata][1]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            prci0/no_rst_gen.r_reg[resp_valid]/R
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.860ns  (logic 0.223ns (7.801%)  route 2.637ns (92.199%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.301ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV39                                              0.000     0.000 r  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    AV39                 IBUF (Prop_ibuf_I_O)         0.223     0.223 r  i_rst_IBUF_inst/O
                         net (fo=13, routed)          2.637     2.860    prci0/ib_rst
    SLICE_X153Y197       FDRE                                         r  prci0/no_rst_gen.r_reg[resp_valid]/R
  -------------------------------------------------------------------    -------------------

                         (clock i_sclk_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.494     0.494 r  iclk0/x1/O
                         net (fo=1, routed)           0.981     1.475    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.505 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.796     2.301    prci0/ib_clk_tcxo_BUFG
    SLICE_X153Y197       FDRE                                         r  prci0/no_rst_gen.r_reg[resp_valid]/C

Slack:                    inf
  Source:                 prci0/pll0/kc705/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            prci0/no_rst_gen.r_reg[delayed_lock][0]/D
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.036ns  (logic 0.000ns (0.000%)  route 3.036ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  prci0/pll0/kc705/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.036     3.036    prci0/w_pll_lock
    SLICE_X163Y257       FDRE                                         r  prci0/no_rst_gen.r_reg[delayed_lock][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_sclk_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.494     0.494 r  iclk0/x1/O
                         net (fo=1, routed)           0.981     1.475    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.505 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.884     2.389    prci0/ib_clk_tcxo_BUFG
    SLICE_X163Y257       FDRE                                         r  prci0/no_rst_gen.r_reg[delayed_lock][0]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            prci0/no_rst_gen.r_reg[dbg_nrst]/R
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.321ns  (logic 0.223ns (6.719%)  route 3.098ns (93.281%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV39                                              0.000     0.000 r  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    AV39                 IBUF (Prop_ibuf_I_O)         0.223     0.223 r  i_rst_IBUF_inst/O
                         net (fo=13, routed)          3.098     3.321    prci0/ib_rst
    SLICE_X151Y250       FDRE                                         r  prci0/no_rst_gen.r_reg[dbg_nrst]/R
  -------------------------------------------------------------------    -------------------

                         (clock i_sclk_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.494     0.494 r  iclk0/x1/O
                         net (fo=1, routed)           0.981     1.475    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.505 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.883     2.388    prci0/ib_clk_tcxo_BUFG
    SLICE_X151Y250       FDRE                                         r  prci0/no_rst_gen.r_reg[dbg_nrst]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            prci0/no_rst_gen.r_reg[sys_nrst]_rep/R
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.427ns  (logic 0.223ns (6.511%)  route 3.204ns (93.489%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV39                                              0.000     0.000 r  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    AV39                 IBUF (Prop_ibuf_I_O)         0.223     0.223 r  i_rst_IBUF_inst/O
                         net (fo=13, routed)          3.204     3.427    prci0/ib_rst
    SLICE_X132Y293       FDRE                                         r  prci0/no_rst_gen.r_reg[sys_nrst]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock i_sclk_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.494     0.494 r  iclk0/x1/O
                         net (fo=1, routed)           0.981     1.475    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.505 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.840     2.345    prci0/ib_clk_tcxo_BUFG
    SLICE_X132Y293       FDRE                                         r  prci0/no_rst_gen.r_reg[sys_nrst]_rep/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            prci0/no_rst_gen.r_reg[delayed_lock][2]/R
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.576ns  (logic 0.223ns (6.240%)  route 3.353ns (93.760%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV39                                              0.000     0.000 r  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    AV39                 IBUF (Prop_ibuf_I_O)         0.223     0.223 r  i_rst_IBUF_inst/O
                         net (fo=13, routed)          3.353     3.576    prci0/ib_rst
    SLICE_X162Y264       FDRE                                         r  prci0/no_rst_gen.r_reg[delayed_lock][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock i_sclk_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.494     0.494 r  iclk0/x1/O
                         net (fo=1, routed)           0.981     1.475    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.505 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.880     2.385    prci0/ib_clk_tcxo_BUFG
    SLICE_X162Y264       FDRE                                         r  prci0/no_rst_gen.r_reg[delayed_lock][2]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            prci0/no_rst_gen.r_reg[delayed_lock][3]/R
                            (rising edge-triggered cell FDRE clocked by i_sclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.576ns  (logic 0.223ns (6.240%)  route 3.353ns (93.760%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV39                                              0.000     0.000 r  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    AV39                 IBUF (Prop_ibuf_I_O)         0.223     0.223 r  i_rst_IBUF_inst/O
                         net (fo=13, routed)          3.353     3.576    prci0/ib_rst
    SLICE_X162Y264       FDRE                                         r  prci0/no_rst_gen.r_reg[delayed_lock][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock i_sclk_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.494     0.494 r  iclk0/x1/O
                         net (fo=1, routed)           0.981     1.475    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.505 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          0.880     2.385    prci0/ib_clk_tcxo_BUFG
    SLICE_X162Y264       FDRE                                         r  prci0/no_rst_gen.r_reg[delayed_lock][3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  i_swjtag_clktck

Max Delay            73 Endpoints
Min Delay            73 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_jtag_trst
                            (input port)
  Destination:            soc0/group0/dmi0/tap/r_reg[dr][17]/PRE
                            (recovery check against rising-edge clock i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.027ns  (logic 0.678ns (11.255%)  route 5.349ns (88.745%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN38                                              0.000     0.000 f  i_jtag_trst (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_trst
    AN38                 IBUF (Prop_ibuf_I_O)         0.678     0.678 f  i_jtag_trst_IBUF_inst/O
                         net (fo=61, routed)          5.349     6.027    soc0/group0/dmi0/tap/AR[0]
    SLICE_X159Y228       FDPE                                         f  soc0/group0/dmi0/tap/r_reg[dr][17]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock i_swjtag_clktck rise edge)
                                                      0.000     0.000 r  
    BB21                                              0.000     0.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.544     0.544 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.540     4.084    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     4.167 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.145     5.312    soc0/group0/dmi0/tap/CLK
    SLICE_X159Y228       FDPE                                         r  soc0/group0/dmi0/tap/r_reg[dr][17]/C

Slack:                    inf
  Source:                 i_jtag_trst
                            (input port)
  Destination:            soc0/group0/dmi0/tap/r_reg[dr][18]/CLR
                            (recovery check against rising-edge clock i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.027ns  (logic 0.678ns (11.255%)  route 5.349ns (88.745%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN38                                              0.000     0.000 f  i_jtag_trst (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_trst
    AN38                 IBUF (Prop_ibuf_I_O)         0.678     0.678 f  i_jtag_trst_IBUF_inst/O
                         net (fo=61, routed)          5.349     6.027    soc0/group0/dmi0/tap/AR[0]
    SLICE_X159Y228       FDCE                                         f  soc0/group0/dmi0/tap/r_reg[dr][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_swjtag_clktck rise edge)
                                                      0.000     0.000 r  
    BB21                                              0.000     0.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.544     0.544 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.540     4.084    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     4.167 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.145     5.312    soc0/group0/dmi0/tap/CLK
    SLICE_X159Y228       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr][18]/C

Slack:                    inf
  Source:                 i_jtag_trst
                            (input port)
  Destination:            soc0/group0/dmi0/tap/r_reg[dr][19]/CLR
                            (recovery check against rising-edge clock i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.027ns  (logic 0.678ns (11.255%)  route 5.349ns (88.745%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN38                                              0.000     0.000 f  i_jtag_trst (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_trst
    AN38                 IBUF (Prop_ibuf_I_O)         0.678     0.678 f  i_jtag_trst_IBUF_inst/O
                         net (fo=61, routed)          5.349     6.027    soc0/group0/dmi0/tap/AR[0]
    SLICE_X159Y228       FDCE                                         f  soc0/group0/dmi0/tap/r_reg[dr][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_swjtag_clktck rise edge)
                                                      0.000     0.000 r  
    BB21                                              0.000     0.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.544     0.544 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.540     4.084    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     4.167 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.145     5.312    soc0/group0/dmi0/tap/CLK
    SLICE_X159Y228       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr][19]/C

Slack:                    inf
  Source:                 i_jtag_trst
                            (input port)
  Destination:            soc0/group0/dmi0/tap/r_reg[dr][26]/CLR
                            (recovery check against rising-edge clock i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.027ns  (logic 0.678ns (11.255%)  route 5.349ns (88.745%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN38                                              0.000     0.000 f  i_jtag_trst (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_trst
    AN38                 IBUF (Prop_ibuf_I_O)         0.678     0.678 f  i_jtag_trst_IBUF_inst/O
                         net (fo=61, routed)          5.349     6.027    soc0/group0/dmi0/tap/AR[0]
    SLICE_X159Y228       FDCE                                         f  soc0/group0/dmi0/tap/r_reg[dr][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_swjtag_clktck rise edge)
                                                      0.000     0.000 r  
    BB21                                              0.000     0.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.544     0.544 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.540     4.084    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     4.167 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.145     5.312    soc0/group0/dmi0/tap/CLK
    SLICE_X159Y228       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr][26]/C

Slack:                    inf
  Source:                 i_jtag_trst
                            (input port)
  Destination:            soc0/group0/dmi0/tap/r_reg[bypass]/CLR
                            (recovery check against rising-edge clock i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.852ns  (logic 0.678ns (11.592%)  route 5.174ns (88.408%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.313ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN38                                              0.000     0.000 f  i_jtag_trst (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_trst
    AN38                 IBUF (Prop_ibuf_I_O)         0.678     0.678 f  i_jtag_trst_IBUF_inst/O
                         net (fo=61, routed)          5.174     5.852    soc0/group0/dmi0/tap/AR[0]
    SLICE_X162Y221       FDCE                                         f  soc0/group0/dmi0/tap/r_reg[bypass]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_swjtag_clktck rise edge)
                                                      0.000     0.000 r  
    BB21                                              0.000     0.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.544     0.544 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.540     4.084    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     4.167 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.146     5.313    soc0/group0/dmi0/tap/CLK
    SLICE_X162Y221       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[bypass]/C

Slack:                    inf
  Source:                 i_jtag_trst
                            (input port)
  Destination:            soc0/group0/dmi0/tap/r_reg[dr_length][0]/CLR
                            (recovery check against rising-edge clock i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.852ns  (logic 0.678ns (11.592%)  route 5.174ns (88.408%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.313ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN38                                              0.000     0.000 f  i_jtag_trst (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_trst
    AN38                 IBUF (Prop_ibuf_I_O)         0.678     0.678 f  i_jtag_trst_IBUF_inst/O
                         net (fo=61, routed)          5.174     5.852    soc0/group0/dmi0/tap/AR[0]
    SLICE_X162Y221       FDCE                                         f  soc0/group0/dmi0/tap/r_reg[dr_length][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_swjtag_clktck rise edge)
                                                      0.000     0.000 r  
    BB21                                              0.000     0.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.544     0.544 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.540     4.084    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     4.167 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.146     5.313    soc0/group0/dmi0/tap/CLK
    SLICE_X162Y221       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr_length][0]/C

Slack:                    inf
  Source:                 i_jtag_trst
                            (input port)
  Destination:            soc0/group0/dmi0/tap/r_reg[dr_length][3]/CLR
                            (recovery check against rising-edge clock i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.852ns  (logic 0.678ns (11.592%)  route 5.174ns (88.408%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.313ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN38                                              0.000     0.000 f  i_jtag_trst (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_trst
    AN38                 IBUF (Prop_ibuf_I_O)         0.678     0.678 f  i_jtag_trst_IBUF_inst/O
                         net (fo=61, routed)          5.174     5.852    soc0/group0/dmi0/tap/AR[0]
    SLICE_X162Y221       FDCE                                         f  soc0/group0/dmi0/tap/r_reg[dr_length][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_swjtag_clktck rise edge)
                                                      0.000     0.000 r  
    BB21                                              0.000     0.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.544     0.544 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.540     4.084    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     4.167 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.146     5.313    soc0/group0/dmi0/tap/CLK
    SLICE_X162Y221       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr_length][3]/C

Slack:                    inf
  Source:                 i_jtag_trst
                            (input port)
  Destination:            soc0/group0/dmi0/tap/r_reg[dr][24]/CLR
                            (recovery check against rising-edge clock i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.745ns  (logic 0.678ns (11.808%)  route 5.067ns (88.192%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.310ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN38                                              0.000     0.000 f  i_jtag_trst (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_trst
    AN38                 IBUF (Prop_ibuf_I_O)         0.678     0.678 f  i_jtag_trst_IBUF_inst/O
                         net (fo=61, routed)          5.067     5.745    soc0/group0/dmi0/tap/AR[0]
    SLICE_X165Y225       FDCE                                         f  soc0/group0/dmi0/tap/r_reg[dr][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_swjtag_clktck rise edge)
                                                      0.000     0.000 r  
    BB21                                              0.000     0.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.544     0.544 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.540     4.084    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     4.167 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.143     5.310    soc0/group0/dmi0/tap/CLK
    SLICE_X165Y225       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr][24]/C

Slack:                    inf
  Source:                 i_jtag_trst
                            (input port)
  Destination:            soc0/group0/dmi0/tap/r_reg[dr][25]/CLR
                            (recovery check against rising-edge clock i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.745ns  (logic 0.678ns (11.808%)  route 5.067ns (88.192%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.310ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN38                                              0.000     0.000 f  i_jtag_trst (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_trst
    AN38                 IBUF (Prop_ibuf_I_O)         0.678     0.678 f  i_jtag_trst_IBUF_inst/O
                         net (fo=61, routed)          5.067     5.745    soc0/group0/dmi0/tap/AR[0]
    SLICE_X165Y225       FDCE                                         f  soc0/group0/dmi0/tap/r_reg[dr][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_swjtag_clktck rise edge)
                                                      0.000     0.000 r  
    BB21                                              0.000     0.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.544     0.544 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.540     4.084    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     4.167 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.143     5.310    soc0/group0/dmi0/tap/CLK
    SLICE_X165Y225       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr][25]/C

Slack:                    inf
  Source:                 i_jtag_trst
                            (input port)
  Destination:            soc0/group0/dmi0/tap/r_reg[dr][30]/CLR
                            (recovery check against rising-edge clock i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.738ns  (logic 0.678ns (11.823%)  route 5.059ns (88.177%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.313ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN38                                              0.000     0.000 f  i_jtag_trst (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_trst
    AN38                 IBUF (Prop_ibuf_I_O)         0.678     0.678 f  i_jtag_trst_IBUF_inst/O
                         net (fo=61, routed)          5.059     5.738    soc0/group0/dmi0/tap/AR[0]
    SLICE_X154Y229       FDCE                                         f  soc0/group0/dmi0/tap/r_reg[dr][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_swjtag_clktck rise edge)
                                                      0.000     0.000 r  
    BB21                                              0.000     0.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.544     0.544 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.540     4.084    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     4.167 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.146     5.313    soc0/group0/dmi0/tap/CLK
    SLICE_X154Y229       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr][30]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_jtag_tdi
                            (input port)
  Destination:            soc0/group0/dmi0/tap/r_reg[dr][40]/D
                            (rising edge-triggered cell FDCE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.202ns  (logic 0.172ns (7.800%)  route 2.031ns (92.200%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.808ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BA21                                              0.000     0.000 r  i_jtag_tdi (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tdi
    BA21                 IBUF (Prop_ibuf_I_O)         0.144     0.144 r  i_jtag_tdi_IBUF_inst/O
                         net (fo=8, routed)           2.031     2.174    soc0/group0/dmi0/tap/ib_jtag_tdi
    SLICE_X165Y223       LUT6 (Prop_lut6_I4_O)        0.028     2.202 r  soc0/group0/dmi0/tap/r[dr][40]_i_2/O
                         net (fo=1, routed)           0.000     2.202    soc0/group0/dmi0/tap/comb_proc.vb_dr0_in[40]
    SLICE_X165Y223       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr][40]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_swjtag_clktck rise edge)
                                                      0.000     0.000 r  
    BB21                                              0.000     0.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.324     0.324 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.682     3.006    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.036 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.772     3.808    soc0/group0/dmi0/tap/CLK
    SLICE_X165Y223       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr][40]/C

Slack:                    inf
  Source:                 i_jtag_tms
                            (input port)
  Destination:            soc0/group0/dmi0/tap/FSM_sequential_r_reg[state][0]/D
                            (rising edge-triggered cell FDCE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.255ns  (logic 0.185ns (8.209%)  route 2.070ns (91.791%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        3.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BB23                                              0.000     0.000 r  i_jtag_tms (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tms
    BB23                 IBUF (Prop_ibuf_I_O)         0.157     0.157 r  i_jtag_tms_IBUF_inst/O
                         net (fo=4, routed)           2.070     2.227    soc0/group0/dmi0/tap/ib_jtag_tms
    SLICE_X163Y224       LUT5 (Prop_lut5_I1_O)        0.028     2.255 r  soc0/group0/dmi0/tap/FSM_sequential_r[state][0]_i_1/O
                         net (fo=1, routed)           0.000     2.255    soc0/group0/dmi0/tap/comb_proc.v__0[0]
    SLICE_X163Y224       FDCE                                         r  soc0/group0/dmi0/tap/FSM_sequential_r_reg[state][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_swjtag_clktck rise edge)
                                                      0.000     0.000 r  
    BB21                                              0.000     0.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.324     0.324 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.682     3.006    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.036 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.771     3.807    soc0/group0/dmi0/tap/CLK
    SLICE_X163Y224       FDCE                                         r  soc0/group0/dmi0/tap/FSM_sequential_r_reg[state][0]/C

Slack:                    inf
  Source:                 i_jtag_tms
                            (input port)
  Destination:            soc0/group0/dmi0/tap/FSM_sequential_r_reg[state][1]/D
                            (rising edge-triggered cell FDCE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.256ns  (logic 0.185ns (8.206%)  route 2.071ns (91.794%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        3.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BB23                                              0.000     0.000 r  i_jtag_tms (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tms
    BB23                 IBUF (Prop_ibuf_I_O)         0.157     0.157 r  i_jtag_tms_IBUF_inst/O
                         net (fo=4, routed)           2.071     2.228    soc0/group0/dmi0/tap/ib_jtag_tms
    SLICE_X163Y224       LUT5 (Prop_lut5_I2_O)        0.028     2.256 r  soc0/group0/dmi0/tap/FSM_sequential_r[state][1]_i_1/O
                         net (fo=1, routed)           0.000     2.256    soc0/group0/dmi0/tap/comb_proc.v__0[1]
    SLICE_X163Y224       FDCE                                         r  soc0/group0/dmi0/tap/FSM_sequential_r_reg[state][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_swjtag_clktck rise edge)
                                                      0.000     0.000 r  
    BB21                                              0.000     0.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.324     0.324 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.682     3.006    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.036 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.771     3.807    soc0/group0/dmi0/tap/CLK
    SLICE_X163Y224       FDCE                                         r  soc0/group0/dmi0/tap/FSM_sequential_r_reg[state][1]/C

Slack:                    inf
  Source:                 i_jtag_tms
                            (input port)
  Destination:            soc0/group0/dmi0/tap/FSM_sequential_r_reg[state][2]/D
                            (rising edge-triggered cell FDCE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.257ns  (logic 0.187ns (8.291%)  route 2.070ns (91.709%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        3.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BB23                                              0.000     0.000 r  i_jtag_tms (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tms
    BB23                 IBUF (Prop_ibuf_I_O)         0.157     0.157 r  i_jtag_tms_IBUF_inst/O
                         net (fo=4, routed)           2.070     2.227    soc0/group0/dmi0/tap/ib_jtag_tms
    SLICE_X163Y224       LUT5 (Prop_lut5_I1_O)        0.030     2.257 r  soc0/group0/dmi0/tap/FSM_sequential_r[state][2]_i_1/O
                         net (fo=1, routed)           0.000     2.257    soc0/group0/dmi0/tap/comb_proc.v__0[2]
    SLICE_X163Y224       FDCE                                         r  soc0/group0/dmi0/tap/FSM_sequential_r_reg[state][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_swjtag_clktck rise edge)
                                                      0.000     0.000 r  
    BB21                                              0.000     0.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.324     0.324 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.682     3.006    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.036 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.771     3.807    soc0/group0/dmi0/tap/CLK
    SLICE_X163Y224       FDCE                                         r  soc0/group0/dmi0/tap/FSM_sequential_r_reg[state][2]/C

Slack:                    inf
  Source:                 i_jtag_tms
                            (input port)
  Destination:            soc0/group0/dmi0/tap/FSM_sequential_r_reg[state][3]/D
                            (rising edge-triggered cell FDCE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.261ns  (logic 0.190ns (8.409%)  route 2.071ns (91.591%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        3.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BB23                                              0.000     0.000 r  i_jtag_tms (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tms
    BB23                 IBUF (Prop_ibuf_I_O)         0.157     0.157 r  i_jtag_tms_IBUF_inst/O
                         net (fo=4, routed)           2.071     2.228    soc0/group0/dmi0/tap/ib_jtag_tms
    SLICE_X163Y224       LUT5 (Prop_lut5_I2_O)        0.033     2.261 r  soc0/group0/dmi0/tap/FSM_sequential_r[state][3]_i_1/O
                         net (fo=1, routed)           0.000     2.261    soc0/group0/dmi0/tap/comb_proc.v__0[3]
    SLICE_X163Y224       FDCE                                         r  soc0/group0/dmi0/tap/FSM_sequential_r_reg[state][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_swjtag_clktck rise edge)
                                                      0.000     0.000 r  
    BB21                                              0.000     0.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.324     0.324 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.682     3.006    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.036 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.771     3.807    soc0/group0/dmi0/tap/CLK
    SLICE_X163Y224       FDCE                                         r  soc0/group0/dmi0/tap/FSM_sequential_r_reg[state][3]/C

Slack:                    inf
  Source:                 i_jtag_tdi
                            (input port)
  Destination:            soc0/group0/dmi0/tap/r_reg[dr][4]/D
                            (rising edge-triggered cell FDPE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.333ns  (logic 0.172ns (7.365%)  route 2.161ns (92.635%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        3.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BA21                                              0.000     0.000 r  i_jtag_tdi (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tdi
    BA21                 IBUF (Prop_ibuf_I_O)         0.144     0.144 r  i_jtag_tdi_IBUF_inst/O
                         net (fo=8, routed)           2.161     2.305    soc0/group0/dmi0/tap/ib_jtag_tdi
    SLICE_X154Y223       LUT5 (Prop_lut5_I2_O)        0.028     2.333 r  soc0/group0/dmi0/tap/r[dr][4]_i_2/O
                         net (fo=1, routed)           0.000     2.333    soc0/group0/dmi0/tap/comb_proc.vb_dr0_in[4]
    SLICE_X154Y223       FDPE                                         r  soc0/group0/dmi0/tap/r_reg[dr][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_swjtag_clktck rise edge)
                                                      0.000     0.000 r  
    BB21                                              0.000     0.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.324     0.324 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.682     3.006    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.036 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.770     3.806    soc0/group0/dmi0/tap/CLK
    SLICE_X154Y223       FDPE                                         r  soc0/group0/dmi0/tap/r_reg[dr][4]/C

Slack:                    inf
  Source:                 i_jtag_tdi
                            (input port)
  Destination:            soc0/group0/dmi0/tap/r_reg[dr][39]/D
                            (rising edge-triggered cell FDCE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.340ns  (logic 0.200ns (8.538%)  route 2.140ns (91.462%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        3.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.808ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BA21                                              0.000     0.000 r  i_jtag_tdi (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tdi
    BA21                 IBUF (Prop_ibuf_I_O)         0.144     0.144 r  i_jtag_tdi_IBUF_inst/O
                         net (fo=8, routed)           1.922     2.065    soc0/group0/dmi0/tap/ib_jtag_tdi
    SLICE_X163Y223       LUT5 (Prop_lut5_I0_O)        0.028     2.093 r  soc0/group0/dmi0/tap/r[dr][39]_i_2/O
                         net (fo=1, routed)           0.219     2.312    soc0/group0/dmi0/tap/r[dr][39]_i_2_n_1
    SLICE_X165Y223       LUT4 (Prop_lut4_I0_O)        0.028     2.340 r  soc0/group0/dmi0/tap/r[dr][39]_i_1/O
                         net (fo=1, routed)           0.000     2.340    soc0/group0/dmi0/tap/comb_proc.vb_dr0_in[39]
    SLICE_X165Y223       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr][39]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_swjtag_clktck rise edge)
                                                      0.000     0.000 r  
    BB21                                              0.000     0.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.324     0.324 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.682     3.006    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.036 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.772     3.808    soc0/group0/dmi0/tap/CLK
    SLICE_X165Y223       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr][39]/C

Slack:                    inf
  Source:                 i_jtag_tdi
                            (input port)
  Destination:            soc0/group0/dmi0/tap/r_reg[dr][31]/D
                            (rising edge-triggered cell FDCE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.555ns  (logic 0.200ns (7.819%)  route 2.356ns (92.181%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.810ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BA21                                              0.000     0.000 r  i_jtag_tdi (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tdi
    BA21                 IBUF (Prop_ibuf_I_O)         0.144     0.144 r  i_jtag_tdi_IBUF_inst/O
                         net (fo=8, routed)           2.194     2.338    soc0/group0/dmi0/tap/ib_jtag_tdi
    SLICE_X159Y226       LUT6 (Prop_lut6_I4_O)        0.028     2.366 r  soc0/group0/dmi0/tap/r[dr][31]_i_3/O
                         net (fo=1, routed)           0.161     2.527    soc0/group0/dmi0/tap/r[dr][31]_i_3_n_1
    SLICE_X154Y229       LUT5 (Prop_lut5_I4_O)        0.028     2.555 r  soc0/group0/dmi0/tap/r[dr][31]_i_2/O
                         net (fo=1, routed)           0.000     2.555    soc0/group0/dmi0/tap/comb_proc.vb_dr0_in[31]
    SLICE_X154Y229       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_swjtag_clktck rise edge)
                                                      0.000     0.000 r  
    BB21                                              0.000     0.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.324     0.324 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.682     3.006    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.036 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.774     3.810    soc0/group0/dmi0/tap/CLK
    SLICE_X154Y229       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr][31]/C

Slack:                    inf
  Source:                 i_jtag_tdi
                            (input port)
  Destination:            soc0/group0/dmi0/tap/r_reg[dr][7]/D
                            (rising edge-triggered cell FDCE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.567ns  (logic 0.200ns (7.783%)  route 2.367ns (92.217%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BA21                                              0.000     0.000 r  i_jtag_tdi (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tdi
    BA21                 IBUF (Prop_ibuf_I_O)         0.144     0.144 r  i_jtag_tdi_IBUF_inst/O
                         net (fo=8, routed)           2.197     2.341    soc0/group0/dmi0/tap/ib_jtag_tdi
    SLICE_X159Y224       LUT6 (Prop_lut6_I4_O)        0.028     2.369 r  soc0/group0/dmi0/tap/r[dr][7]_i_2/O
                         net (fo=1, routed)           0.170     2.539    soc0/group0/dmi0/tap/r[dr][7]_i_2_n_1
    SLICE_X159Y223       LUT5 (Prop_lut5_I4_O)        0.028     2.567 r  soc0/group0/dmi0/tap/r[dr][7]_i_1/O
                         net (fo=1, routed)           0.000     2.567    soc0/group0/dmi0/tap/comb_proc.vb_dr0_in[7]
    SLICE_X159Y223       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_swjtag_clktck rise edge)
                                                      0.000     0.000 r  
    BB21                                              0.000     0.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.324     0.324 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.682     3.006    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.036 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.771     3.807    soc0/group0/dmi0/tap/CLK
    SLICE_X159Y223       FDCE                                         r  soc0/group0/dmi0/tap/r_reg[dr][7]/C

Slack:                    inf
  Source:                 i_jtag_tdi
                            (input port)
  Destination:            soc0/group0/dmi0/tap/r_reg[dr][8]/D
                            (rising edge-triggered cell FDPE clocked by i_swjtag_clktck  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.592ns  (logic 0.243ns (9.368%)  route 2.349ns (90.632%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        3.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BA21                                              0.000     0.000 r  i_jtag_tdi (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tdi
    BA21                 IBUF (Prop_ibuf_I_O)         0.144     0.144 r  i_jtag_tdi_IBUF_inst/O
                         net (fo=8, routed)           2.128     2.272    soc0/group0/dmi0/tap/ib_jtag_tdi
    SLICE_X159Y224       LUT5 (Prop_lut5_I0_O)        0.030     2.302 r  soc0/group0/dmi0/tap/r[dr][8]_i_2/O
                         net (fo=1, routed)           0.221     2.523    soc0/group0/dmi0/tap/r[dr][8]_i_2_n_1
    SLICE_X159Y223       LUT5 (Prop_lut5_I0_O)        0.069     2.592 r  soc0/group0/dmi0/tap/r[dr][8]_i_1/O
                         net (fo=1, routed)           0.000     2.592    soc0/group0/dmi0/tap/comb_proc.vb_dr0_in[8]
    SLICE_X159Y223       FDPE                                         r  soc0/group0/dmi0/tap/r_reg[dr][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_swjtag_clktck rise edge)
                                                      0.000     0.000 r  
    BB21                                              0.000     0.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tck
    BB21                 IBUF (Prop_ibuf_I_O)         0.324     0.324 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.682     3.006    i_jtag_tck_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.036 r  i_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.771     3.807    soc0/group0/dmi0/tap/CLK
    SLICE_X159Y223       FDPE                                         r  soc0/group0/dmi0/tap/r_reg[dr][8]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  o_clk_sys_clk_wiz_0

Max Delay            68 Endpoints
Min Delay            68 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_uart1_rd
                            (input port)
  Destination:            soc0/uart1/no_rst_gen.r_reg[scaler_cnt][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.581ns  (logic 0.733ns (11.138%)  route 5.848ns (88.862%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        3.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU33                                              0.000     0.000 f  i_uart1_rd (IN)
                         net (fo=0)                   0.000     0.000    i_uart1_rd
    AU33                 IBUF (Prop_ibuf_I_O)         0.636     0.636 f  i_uart1_rd_IBUF_inst/O
                         net (fo=5, routed)           4.942     5.578    soc0/uart1/ib_uart1_rd
    SLICE_X156Y186       LUT6 (Prop_lut6_I3_O)        0.043     5.621 f  soc0/uart1/no_rst_gen.r[scaler_cnt][31]_i_5/O
                         net (fo=33, routed)          0.906     6.527    soc0/uart1/pslv0/no_rst_gen.r_reg[scaler_cnt][0]_0
    SLICE_X161Y190       LUT4 (Prop_lut4_I1_O)        0.054     6.581 r  soc0/uart1/pslv0/no_rst_gen.r[scaler_cnt][3]_i_1__0/O
                         net (fo=1, routed)           0.000     6.581    soc0/uart1/p_2_in[3]
    SLICE_X161Y190       FDRE                                         r  soc0/uart1/no_rst_gen.r_reg[scaler_cnt][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.783     0.783 r  iclk0/x1/O
                         net (fo=1, routed)           1.734     2.517    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.600 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.791     4.391    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216     0.175 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344     2.519    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.602 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.171     3.773    soc0/uart1/o_sys_clk
    SLICE_X161Y190       FDRE                                         r  soc0/uart1/no_rst_gen.r_reg[scaler_cnt][3]/C

Slack:                    inf
  Source:                 i_uart1_rd
                            (input port)
  Destination:            soc0/uart1/no_rst_gen.r_reg[scaler_cnt][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.570ns  (logic 0.722ns (10.989%)  route 5.848ns (89.011%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        3.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU33                                              0.000     0.000 f  i_uart1_rd (IN)
                         net (fo=0)                   0.000     0.000    i_uart1_rd
    AU33                 IBUF (Prop_ibuf_I_O)         0.636     0.636 f  i_uart1_rd_IBUF_inst/O
                         net (fo=5, routed)           4.942     5.578    soc0/uart1/ib_uart1_rd
    SLICE_X156Y186       LUT6 (Prop_lut6_I3_O)        0.043     5.621 f  soc0/uart1/no_rst_gen.r[scaler_cnt][31]_i_5/O
                         net (fo=33, routed)          0.906     6.527    soc0/uart1/pslv0/no_rst_gen.r_reg[scaler_cnt][0]_0
    SLICE_X161Y190       LUT4 (Prop_lut4_I1_O)        0.043     6.570 r  soc0/uart1/pslv0/no_rst_gen.r[scaler_cnt][2]_i_1__0/O
                         net (fo=1, routed)           0.000     6.570    soc0/uart1/p_2_in[2]
    SLICE_X161Y190       FDRE                                         r  soc0/uart1/no_rst_gen.r_reg[scaler_cnt][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.783     0.783 r  iclk0/x1/O
                         net (fo=1, routed)           1.734     2.517    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.600 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.791     4.391    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216     0.175 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344     2.519    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.602 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.171     3.773    soc0/uart1/o_sys_clk
    SLICE_X161Y190       FDRE                                         r  soc0/uart1/no_rst_gen.r_reg[scaler_cnt][2]/C

Slack:                    inf
  Source:                 i_uart1_rd
                            (input port)
  Destination:            soc0/uart1/no_rst_gen.r_reg[level]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.553ns  (logic 0.722ns (11.017%)  route 5.831ns (88.983%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU33                                              0.000     0.000 r  i_uart1_rd (IN)
                         net (fo=0)                   0.000     0.000    i_uart1_rd
    AU33                 IBUF (Prop_ibuf_I_O)         0.636     0.636 r  i_uart1_rd_IBUF_inst/O
                         net (fo=5, routed)           4.942     5.578    soc0/uart1/ib_uart1_rd
    SLICE_X156Y186       LUT6 (Prop_lut6_I3_O)        0.043     5.621 r  soc0/uart1/no_rst_gen.r[scaler_cnt][31]_i_5/O
                         net (fo=33, routed)          0.889     6.510    soc0/uart1/no_rst_gen.r[scaler_cnt][31]_i_5_n_1
    SLICE_X165Y195       LUT5 (Prop_lut5_I0_O)        0.043     6.553 r  soc0/uart1/no_rst_gen.r[level]_i_1__0/O
                         net (fo=1, routed)           0.000     6.553    soc0/uart1/no_rst_gen.r[level]_i_1__0_n_1
    SLICE_X165Y195       FDRE                                         r  soc0/uart1/no_rst_gen.r_reg[level]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.783     0.783 r  iclk0/x1/O
                         net (fo=1, routed)           1.734     2.517    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.600 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.791     4.391    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216     0.175 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344     2.519    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.602 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.174     3.776    soc0/uart1/o_sys_clk
    SLICE_X165Y195       FDRE                                         r  soc0/uart1/no_rst_gen.r_reg[level]/C

Slack:                    inf
  Source:                 i_uart1_rd
                            (input port)
  Destination:            soc0/uart1/no_rst_gen.r_reg[scaler_cnt][9]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.497ns  (logic 0.726ns (11.173%)  route 5.771ns (88.827%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        3.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU33                                              0.000     0.000 f  i_uart1_rd (IN)
                         net (fo=0)                   0.000     0.000    i_uart1_rd
    AU33                 IBUF (Prop_ibuf_I_O)         0.636     0.636 f  i_uart1_rd_IBUF_inst/O
                         net (fo=5, routed)           4.942     5.578    soc0/uart1/ib_uart1_rd
    SLICE_X156Y186       LUT6 (Prop_lut6_I3_O)        0.043     5.621 f  soc0/uart1/no_rst_gen.r[scaler_cnt][31]_i_5/O
                         net (fo=33, routed)          0.830     6.450    soc0/uart1/pslv0/no_rst_gen.r_reg[scaler_cnt][0]_0
    SLICE_X160Y193       LUT4 (Prop_lut4_I1_O)        0.047     6.497 r  soc0/uart1/pslv0/no_rst_gen.r[scaler_cnt][9]_i_1__0/O
                         net (fo=1, routed)           0.000     6.497    soc0/uart1/p_2_in[9]
    SLICE_X160Y193       FDRE                                         r  soc0/uart1/no_rst_gen.r_reg[scaler_cnt][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.783     0.783 r  iclk0/x1/O
                         net (fo=1, routed)           1.734     2.517    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.600 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.791     4.391    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216     0.175 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344     2.519    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.602 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.172     3.774    soc0/uart1/o_sys_clk
    SLICE_X160Y193       FDRE                                         r  soc0/uart1/no_rst_gen.r_reg[scaler_cnt][9]/C

Slack:                    inf
  Source:                 i_uart1_rd
                            (input port)
  Destination:            soc0/uart1/no_rst_gen.r_reg[scaler_cnt][8]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.493ns  (logic 0.722ns (11.119%)  route 5.771ns (88.881%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        3.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU33                                              0.000     0.000 f  i_uart1_rd (IN)
                         net (fo=0)                   0.000     0.000    i_uart1_rd
    AU33                 IBUF (Prop_ibuf_I_O)         0.636     0.636 f  i_uart1_rd_IBUF_inst/O
                         net (fo=5, routed)           4.942     5.578    soc0/uart1/ib_uart1_rd
    SLICE_X156Y186       LUT6 (Prop_lut6_I3_O)        0.043     5.621 f  soc0/uart1/no_rst_gen.r[scaler_cnt][31]_i_5/O
                         net (fo=33, routed)          0.830     6.450    soc0/uart1/pslv0/no_rst_gen.r_reg[scaler_cnt][0]_0
    SLICE_X160Y193       LUT4 (Prop_lut4_I1_O)        0.043     6.493 r  soc0/uart1/pslv0/no_rst_gen.r[scaler_cnt][8]_i_1__0/O
                         net (fo=1, routed)           0.000     6.493    soc0/uart1/p_2_in[8]
    SLICE_X160Y193       FDRE                                         r  soc0/uart1/no_rst_gen.r_reg[scaler_cnt][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.783     0.783 r  iclk0/x1/O
                         net (fo=1, routed)           1.734     2.517    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.600 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.791     4.391    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216     0.175 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344     2.519    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.602 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.172     3.774    soc0/uart1/o_sys_clk
    SLICE_X160Y193       FDRE                                         r  soc0/uart1/no_rst_gen.r_reg[scaler_cnt][8]/C

Slack:                    inf
  Source:                 i_uart1_rd
                            (input port)
  Destination:            soc0/uart1/no_rst_gen.r_reg[scaler_cnt][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.488ns  (logic 0.725ns (11.173%)  route 5.763ns (88.827%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        3.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU33                                              0.000     0.000 f  i_uart1_rd (IN)
                         net (fo=0)                   0.000     0.000    i_uart1_rd
    AU33                 IBUF (Prop_ibuf_I_O)         0.636     0.636 f  i_uart1_rd_IBUF_inst/O
                         net (fo=5, routed)           4.942     5.578    soc0/uart1/ib_uart1_rd
    SLICE_X156Y186       LUT6 (Prop_lut6_I3_O)        0.043     5.621 f  soc0/uart1/no_rst_gen.r[scaler_cnt][31]_i_5/O
                         net (fo=33, routed)          0.822     6.442    soc0/uart1/pslv0/no_rst_gen.r_reg[scaler_cnt][0]_0
    SLICE_X160Y193       LUT4 (Prop_lut4_I1_O)        0.046     6.488 r  soc0/uart1/pslv0/no_rst_gen.r[scaler_cnt][5]_i_1__0/O
                         net (fo=1, routed)           0.000     6.488    soc0/uart1/p_2_in[5]
    SLICE_X160Y193       FDRE                                         r  soc0/uart1/no_rst_gen.r_reg[scaler_cnt][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.783     0.783 r  iclk0/x1/O
                         net (fo=1, routed)           1.734     2.517    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.600 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.791     4.391    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216     0.175 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344     2.519    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.602 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.172     3.774    soc0/uart1/o_sys_clk
    SLICE_X160Y193       FDRE                                         r  soc0/uart1/no_rst_gen.r_reg[scaler_cnt][5]/C

Slack:                    inf
  Source:                 i_uart1_rd
                            (input port)
  Destination:            soc0/uart1/no_rst_gen.r_reg[scaler_cnt][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.485ns  (logic 0.722ns (11.132%)  route 5.763ns (88.868%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        3.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU33                                              0.000     0.000 f  i_uart1_rd (IN)
                         net (fo=0)                   0.000     0.000    i_uart1_rd
    AU33                 IBUF (Prop_ibuf_I_O)         0.636     0.636 f  i_uart1_rd_IBUF_inst/O
                         net (fo=5, routed)           4.942     5.578    soc0/uart1/ib_uart1_rd
    SLICE_X156Y186       LUT6 (Prop_lut6_I3_O)        0.043     5.621 f  soc0/uart1/no_rst_gen.r[scaler_cnt][31]_i_5/O
                         net (fo=33, routed)          0.822     6.442    soc0/uart1/pslv0/no_rst_gen.r_reg[scaler_cnt][0]_0
    SLICE_X160Y193       LUT4 (Prop_lut4_I1_O)        0.043     6.485 r  soc0/uart1/pslv0/no_rst_gen.r[scaler_cnt][4]_i_1__0/O
                         net (fo=1, routed)           0.000     6.485    soc0/uart1/p_2_in[4]
    SLICE_X160Y193       FDRE                                         r  soc0/uart1/no_rst_gen.r_reg[scaler_cnt][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.783     0.783 r  iclk0/x1/O
                         net (fo=1, routed)           1.734     2.517    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.600 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.791     4.391    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216     0.175 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344     2.519    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.602 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.172     3.774    soc0/uart1/o_sys_clk
    SLICE_X160Y193       FDRE                                         r  soc0/uart1/no_rst_gen.r_reg[scaler_cnt][4]/C

Slack:                    inf
  Source:                 i_sd_protect
                            (input port)
  Destination:            soc0/spi0/no_rst_gen.r_reg[resp_rdata][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.484ns  (logic 0.697ns (10.742%)  route 5.787ns (89.258%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        3.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR32                                              0.000     0.000 r  i_sd_protect (IN)
                         net (fo=0)                   0.000     0.000    i_sd_protect
    AR32                 IBUF (Prop_ibuf_I_O)         0.611     0.611 r  i_sd_protect_IBUF_inst/O
                         net (fo=1, routed)           5.248     5.859    soc0/spi0/pslv0/i_protect
    SLICE_X151Y189       LUT4 (Prop_lut4_I2_O)        0.043     5.902 r  soc0/spi0/pslv0/no_rst_gen.r[resp_rdata][1]_i_3/O
                         net (fo=1, routed)           0.539     6.441    soc0/spi0/pslv0/no_rst_gen.r[resp_rdata][1]_i_3_n_1
    SLICE_X155Y189       LUT6 (Prop_lut6_I5_O)        0.043     6.484 r  soc0/spi0/pslv0/no_rst_gen.r[resp_rdata][1]_i_1/O
                         net (fo=1, routed)           0.000     6.484    soc0/spi0/pslv0_n_67
    SLICE_X155Y189       FDRE                                         r  soc0/spi0/no_rst_gen.r_reg[resp_rdata][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.783     0.783 r  iclk0/x1/O
                         net (fo=1, routed)           1.734     2.517    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.600 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.791     4.391    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216     0.175 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344     2.519    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.602 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.169     3.771    soc0/spi0/o_sys_clk
    SLICE_X155Y189       FDRE                                         r  soc0/spi0/no_rst_gen.r_reg[resp_rdata][1]/C

Slack:                    inf
  Source:                 i_uart1_rd
                            (input port)
  Destination:            soc0/uart1/no_rst_gen.r_reg[scaler_cnt][27]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.466ns  (logic 0.730ns (11.290%)  route 5.736ns (88.710%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        3.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU33                                              0.000     0.000 f  i_uart1_rd (IN)
                         net (fo=0)                   0.000     0.000    i_uart1_rd
    AU33                 IBUF (Prop_ibuf_I_O)         0.636     0.636 f  i_uart1_rd_IBUF_inst/O
                         net (fo=5, routed)           4.942     5.578    soc0/uart1/ib_uart1_rd
    SLICE_X156Y186       LUT6 (Prop_lut6_I3_O)        0.043     5.621 f  soc0/uart1/no_rst_gen.r[scaler_cnt][31]_i_5/O
                         net (fo=33, routed)          0.794     6.415    soc0/uart1/pslv0/no_rst_gen.r_reg[scaler_cnt][0]_0
    SLICE_X162Y193       LUT4 (Prop_lut4_I1_O)        0.051     6.466 r  soc0/uart1/pslv0/no_rst_gen.r[scaler_cnt][27]_i_1__0/O
                         net (fo=1, routed)           0.000     6.466    soc0/uart1/p_2_in[27]
    SLICE_X162Y193       FDRE                                         r  soc0/uart1/no_rst_gen.r_reg[scaler_cnt][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.783     0.783 r  iclk0/x1/O
                         net (fo=1, routed)           1.734     2.517    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.600 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.791     4.391    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216     0.175 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344     2.519    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.602 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.173     3.775    soc0/uart1/o_sys_clk
    SLICE_X162Y193       FDRE                                         r  soc0/uart1/no_rst_gen.r_reg[scaler_cnt][27]/C

Slack:                    inf
  Source:                 i_uart1_rd
                            (input port)
  Destination:            soc0/uart1/no_rst_gen.r_reg[scaler_cnt][19]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.464ns  (logic 0.726ns (11.231%)  route 5.738ns (88.769%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        3.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU33                                              0.000     0.000 f  i_uart1_rd (IN)
                         net (fo=0)                   0.000     0.000    i_uart1_rd
    AU33                 IBUF (Prop_ibuf_I_O)         0.636     0.636 f  i_uart1_rd_IBUF_inst/O
                         net (fo=5, routed)           4.942     5.578    soc0/uart1/ib_uart1_rd
    SLICE_X156Y186       LUT6 (Prop_lut6_I3_O)        0.043     5.621 f  soc0/uart1/no_rst_gen.r[scaler_cnt][31]_i_5/O
                         net (fo=33, routed)          0.796     6.417    soc0/uart1/pslv0/no_rst_gen.r_reg[scaler_cnt][0]_0
    SLICE_X162Y193       LUT4 (Prop_lut4_I1_O)        0.047     6.464 r  soc0/uart1/pslv0/no_rst_gen.r[scaler_cnt][19]_i_1__0/O
                         net (fo=1, routed)           0.000     6.464    soc0/uart1/p_2_in[19]
    SLICE_X162Y193       FDRE                                         r  soc0/uart1/no_rst_gen.r_reg[scaler_cnt][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.783     0.783 r  iclk0/x1/O
                         net (fo=1, routed)           1.734     2.517    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.600 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.791     4.391    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216     0.175 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344     2.519    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.602 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       1.173     3.775    soc0/uart1/o_sys_clk
    SLICE_X162Y193       FDRE                                         r  soc0/uart1/no_rst_gen.r_reg[scaler_cnt][19]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_gpio[5]
                            (input port)
  Destination:            soc0/gpio0/no_rst_gen.r_reg[input_val][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.718ns  (logic 0.221ns (30.788%)  route 0.497ns (69.212%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.402ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN39                                              0.000     0.000 r  io_gpio[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gpiox[5].iob0/io_inst/IO
    AN39                 IBUF (Prop_ibuf_I_O)         0.193     0.193 r  gpiox[5].iob0/io_inst/IBUF/O
                         net (fo=1, routed)           0.497     0.690    soc0/gpio0/ib_gpio_ipins[5]
    SLICE_X53Y144        LUT2 (Prop_lut2_I1_O)        0.028     0.718 r  soc0/gpio0/no_rst_gen.r[input_val][5]_i_1/O
                         net (fo=1, routed)           0.000     0.718    soc0/gpio0/p_0_out[5]
    SLICE_X53Y144        FDRE                                         r  soc0/gpio0/no_rst_gen.r_reg[input_val][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.494     0.494 r  iclk0/x1/O
                         net (fo=1, routed)           0.981     1.475    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.505 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.038     2.543    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.276 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.477    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.507 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       0.895     2.402    soc0/gpio0/o_sys_clk
    SLICE_X53Y144        FDRE                                         r  soc0/gpio0/no_rst_gen.r_reg[input_val][5]/C

Slack:                    inf
  Source:                 io_gpio[9]
                            (input port)
  Destination:            soc0/gpio0/no_rst_gen.r_reg[input_val][9]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.727ns  (logic 0.232ns (31.909%)  route 0.495ns (68.091%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AP41                                              0.000     0.000 r  io_gpio[9] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gpiox[9].iob0/io_inst/IO
    AP41                 IBUF (Prop_ibuf_I_O)         0.204     0.204 r  gpiox[9].iob0/io_inst/IBUF/O
                         net (fo=1, routed)           0.495     0.699    soc0/gpio0/ib_gpio_ipins[9]
    SLICE_X49Y138        LUT2 (Prop_lut2_I1_O)        0.028     0.727 r  soc0/gpio0/no_rst_gen.r[input_val][9]_i_1/O
                         net (fo=1, routed)           0.000     0.727    soc0/gpio0/p_0_out[9]
    SLICE_X49Y138        FDRE                                         r  soc0/gpio0/no_rst_gen.r_reg[input_val][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.494     0.494 r  iclk0/x1/O
                         net (fo=1, routed)           0.981     1.475    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.505 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.038     2.543    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.276 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.477    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.507 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       0.896     2.403    soc0/gpio0/o_sys_clk
    SLICE_X49Y138        FDRE                                         r  soc0/gpio0/no_rst_gen.r_reg[input_val][9]/C

Slack:                    inf
  Source:                 io_gpio[7]
                            (input port)
  Destination:            soc0/gpio0/no_rst_gen.r_reg[input_val][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.234ns (32.077%)  route 0.496ns (67.923%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.402ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AT37                                              0.000     0.000 r  io_gpio[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gpiox[7].iob0/io_inst/IO
    AT37                 IBUF (Prop_ibuf_I_O)         0.206     0.206 r  gpiox[7].iob0/io_inst/IBUF/O
                         net (fo=1, routed)           0.496     0.703    soc0/gpio0/ib_gpio_ipins[7]
    SLICE_X53Y144        LUT2 (Prop_lut2_I1_O)        0.028     0.731 r  soc0/gpio0/no_rst_gen.r[input_val][7]_i_1/O
                         net (fo=1, routed)           0.000     0.731    soc0/gpio0/p_0_out[7]
    SLICE_X53Y144        FDRE                                         r  soc0/gpio0/no_rst_gen.r_reg[input_val][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.494     0.494 r  iclk0/x1/O
                         net (fo=1, routed)           0.981     1.475    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.505 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.038     2.543    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.276 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.477    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.507 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       0.895     2.402    soc0/gpio0/o_sys_clk
    SLICE_X53Y144        FDRE                                         r  soc0/gpio0/no_rst_gen.r_reg[input_val][7]/C

Slack:                    inf
  Source:                 io_gpio[4]
                            (input port)
  Destination:            soc0/gpio0/no_rst_gen.r_reg[input_val][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.806ns  (logic 0.210ns (26.003%)  route 0.597ns (73.997%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AM39                                              0.000     0.000 r  io_gpio[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gpiox[4].iob0/io_inst/IO
    AM39                 IBUF (Prop_ibuf_I_O)         0.182     0.182 r  gpiox[4].iob0/io_inst/IBUF/O
                         net (fo=1, routed)           0.597     0.778    soc0/gpio0/ib_gpio_ipins[4]
    SLICE_X63Y137        LUT2 (Prop_lut2_I1_O)        0.028     0.806 r  soc0/gpio0/no_rst_gen.r[input_val][4]_i_1/O
                         net (fo=1, routed)           0.000     0.806    soc0/gpio0/p_0_out[4]
    SLICE_X63Y137        FDRE                                         r  soc0/gpio0/no_rst_gen.r_reg[input_val][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.494     0.494 r  iclk0/x1/O
                         net (fo=1, routed)           0.981     1.475    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.505 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.038     2.543    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.276 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.477    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.507 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       0.856     2.363    soc0/gpio0/o_sys_clk
    SLICE_X63Y137        FDRE                                         r  soc0/gpio0/no_rst_gen.r_reg[input_val][4]/C

Slack:                    inf
  Source:                 io_gpio[6]
                            (input port)
  Destination:            soc0/gpio0/no_rst_gen.r_reg[input_val][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.886ns  (logic 0.225ns (25.419%)  route 0.661ns (74.581%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR37                                              0.000     0.000 r  io_gpio[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gpiox[6].iob0/io_inst/IO
    AR37                 IBUF (Prop_ibuf_I_O)         0.197     0.197 r  gpiox[6].iob0/io_inst/IBUF/O
                         net (fo=1, routed)           0.661     0.858    soc0/gpio0/ib_gpio_ipins[6]
    SLICE_X61Y143        LUT2 (Prop_lut2_I1_O)        0.028     0.886 r  soc0/gpio0/no_rst_gen.r[input_val][6]_i_1/O
                         net (fo=1, routed)           0.000     0.886    soc0/gpio0/p_0_out[6]
    SLICE_X61Y143        FDRE                                         r  soc0/gpio0/no_rst_gen.r_reg[input_val][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.494     0.494 r  iclk0/x1/O
                         net (fo=1, routed)           0.981     1.475    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.505 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.038     2.543    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.276 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.477    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.507 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       0.861     2.368    soc0/gpio0/o_sys_clk
    SLICE_X61Y143        FDRE                                         r  soc0/gpio0/no_rst_gen.r_reg[input_val][6]/C

Slack:                    inf
  Source:                 io_gpio[11]
                            (input port)
  Destination:            soc0/gpio0/no_rst_gen.r_reg[input_val][11]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.942ns  (logic 0.251ns (26.609%)  route 0.691ns (73.391%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU39                                              0.000     0.000 r  io_gpio[11] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gpiox[11].iob0/io_inst/IO
    AU39                 IBUF (Prop_ibuf_I_O)         0.223     0.223 r  gpiox[11].iob0/io_inst/IBUF/O
                         net (fo=1, routed)           0.691     0.914    soc0/gpio0/ib_gpio_ipins[11]
    SLICE_X61Y143        LUT2 (Prop_lut2_I1_O)        0.028     0.942 r  soc0/gpio0/no_rst_gen.r[input_val][11]_i_1/O
                         net (fo=1, routed)           0.000     0.942    soc0/gpio0/p_0_out[11]
    SLICE_X61Y143        FDRE                                         r  soc0/gpio0/no_rst_gen.r_reg[input_val][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.494     0.494 r  iclk0/x1/O
                         net (fo=1, routed)           0.981     1.475    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.505 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.038     2.543    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.276 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.477    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.507 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       0.861     2.368    soc0/gpio0/o_sys_clk
    SLICE_X61Y143        FDRE                                         r  soc0/gpio0/no_rst_gen.r_reg[input_val][11]/C

Slack:                    inf
  Source:                 io_gpio[10]
                            (input port)
  Destination:            soc0/gpio0/no_rst_gen.r_reg[input_val][10]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.012ns  (logic 0.244ns (24.144%)  route 0.767ns (75.856%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AP42                                              0.000     0.000 r  io_gpio[10] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gpiox[10].iob0/io_inst/IO
    AP42                 IBUF (Prop_ibuf_I_O)         0.216     0.216 r  gpiox[10].iob0/io_inst/IBUF/O
                         net (fo=1, routed)           0.767     0.984    soc0/gpio0/ib_gpio_ipins[10]
    SLICE_X69Y143        LUT2 (Prop_lut2_I1_O)        0.028     1.012 r  soc0/gpio0/no_rst_gen.r[input_val][10]_i_1/O
                         net (fo=1, routed)           0.000     1.012    soc0/gpio0/p_0_out[10]
    SLICE_X69Y143        FDRE                                         r  soc0/gpio0/no_rst_gen.r_reg[input_val][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.494     0.494 r  iclk0/x1/O
                         net (fo=1, routed)           0.981     1.475    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.505 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.038     2.543    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.276 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.477    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.507 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       0.858     2.365    soc0/gpio0/o_sys_clk
    SLICE_X69Y143        FDRE                                         r  soc0/gpio0/no_rst_gen.r_reg[input_val][10]/C

Slack:                    inf
  Source:                 io_gpio[1]
                            (input port)
  Destination:            soc0/gpio0/no_rst_gen.r_reg[input_val][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.611ns  (logic 0.191ns (11.870%)  route 1.420ns (88.130%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AY33                                              0.000     0.000 r  io_gpio[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gpiox[1].iob0/io_inst/IO
    AY33                 IBUF (Prop_ibuf_I_O)         0.163     0.163 r  gpiox[1].iob0/io_inst/IBUF/O
                         net (fo=1, routed)           1.420     1.583    soc0/gpio0/ib_gpio_ipins[1]
    SLICE_X49Y138        LUT2 (Prop_lut2_I1_O)        0.028     1.611 r  soc0/gpio0/no_rst_gen.r[input_val][1]_i_1/O
                         net (fo=1, routed)           0.000     1.611    soc0/gpio0/p_0_out[1]
    SLICE_X49Y138        FDRE                                         r  soc0/gpio0/no_rst_gen.r_reg[input_val][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.494     0.494 r  iclk0/x1/O
                         net (fo=1, routed)           0.981     1.475    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.505 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.038     2.543    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.276 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.477    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.507 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       0.896     2.403    soc0/gpio0/o_sys_clk
    SLICE_X49Y138        FDRE                                         r  soc0/gpio0/no_rst_gen.r_reg[input_val][1]/C

Slack:                    inf
  Source:                 io_gpio[8]
                            (input port)
  Destination:            soc0/gpio0/no_rst_gen.r_reg[input_val][8]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.729ns  (logic 0.178ns (10.320%)  route 1.550ns (89.680%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR35                                              0.000     0.000 r  io_gpio[8] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gpiox[8].iob0/io_inst/IO
    AR35                 IBUF (Prop_ibuf_I_O)         0.150     0.150 r  gpiox[8].iob0/io_inst/IBUF/O
                         net (fo=1, routed)           1.550     1.701    soc0/gpio0/ib_gpio_ipins[8]
    SLICE_X69Y143        LUT2 (Prop_lut2_I1_O)        0.028     1.729 r  soc0/gpio0/no_rst_gen.r[input_val][8]_i_1/O
                         net (fo=1, routed)           0.000     1.729    soc0/gpio0/p_0_out[8]
    SLICE_X69Y143        FDRE                                         r  soc0/gpio0/no_rst_gen.r_reg[input_val][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.494     0.494 r  iclk0/x1/O
                         net (fo=1, routed)           0.981     1.475    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.505 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.038     2.543    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.276 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.477    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.507 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       0.858     2.365    soc0/gpio0/o_sys_clk
    SLICE_X69Y143        FDRE                                         r  soc0/gpio0/no_rst_gen.r_reg[input_val][8]/C

Slack:                    inf
  Source:                 io_gpio[0]
                            (input port)
  Destination:            soc0/gpio0/no_rst_gen.r_reg[input_val][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_sys_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.854ns  (logic 0.175ns (9.427%)  route 1.679ns (90.573%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV30                                              0.000     0.000 r  io_gpio[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gpiox[0].iob0/io_inst/IO
    AV30                 IBUF (Prop_ibuf_I_O)         0.147     0.147 r  gpiox[0].iob0/io_inst/IBUF/O
                         net (fo=1, routed)           1.679     1.826    soc0/gpio0/ib_gpio_ipins[0]
    SLICE_X63Y136        LUT2 (Prop_lut2_I1_O)        0.028     1.854 r  soc0/gpio0/no_rst_gen.r[input_val][0]_i_1/O
                         net (fo=1, routed)           0.000     1.854    soc0/gpio0/p_0_out[0]
    SLICE_X63Y136        FDRE                                         r  soc0/gpio0/no_rst_gen.r_reg[input_val][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_sclk_p (IN)
                         net (fo=0)                   0.000     0.000    iclk0/i_sclk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.494     0.494 r  iclk0/x1/O
                         net (fo=1, routed)           0.981     1.475    ib_clk_tcxo
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.505 r  ib_clk_tcxo_BUFG_inst/O
                         net (fo=29, routed)          1.038     2.543    prci0/pll0/kc705/ib_clk_tcxo_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.276 r  prci0/pll0/kc705/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.477    prci0/pll0/kc705/o_clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.507 r  prci0/pll0/kc705/clkout1_buf/O
                         net (fo=99524, routed)       0.855     2.362    soc0/gpio0/o_sys_clk
    SLICE_X63Y136        FDRE                                         r  soc0/gpio0/no_rst_gen.r_reg[input_val][0]/C





