// Seed: 1697037209
module module_0 (
    input tri1 id_0,
    input tri id_1,
    input supply0 id_2,
    input tri id_3,
    input uwire id_4,
    input supply0 id_5,
    output supply0 id_6,
    output supply1 id_7,
    input tri1 id_8,
    input supply0 id_9,
    input uwire id_10,
    output supply0 id_11,
    output tri1 id_12,
    output wor id_13,
    input uwire id_14,
    input tri0 id_15,
    input tri id_16
    , id_19,
    output tri id_17
    , id_20
);
  assign id_13 = 1;
  wire id_21 = id_21;
  wire id_22 = id_21;
  wire id_23;
endmodule
module module_1 (
    output tri0 id_0,
    input supply1 id_1,
    input wor id_2,
    input wor id_3,
    input tri0 id_4
    , id_7,
    output wire id_5
);
  module_0(
      id_3,
      id_1,
      id_4,
      id_2,
      id_3,
      id_3,
      id_5,
      id_0,
      id_2,
      id_4,
      id_3,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_5
  );
endmodule
