// Seed: 4143974110
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_15;
  wire id_16;
  wire id_17;
  always @(posedge id_2 && 1 or posedge "") begin
    id_7 = &$display(1);
  end
  assign id_16 = id_17;
  assign id_7  = id_12;
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1
);
  tri0 id_3;
  module_0(
      id_3, id_3, id_3, id_3, id_3, id_3, id_3, id_3, id_3, id_3, id_3, id_3, id_3, id_3
  );
  assign id_3 = 1;
endmodule
