From 8c959b0a77fe6fea8d18699ab95966fc28b9c584 Mon Sep 17 00:00:00 2001
From: Hien Huynh <hien.huynh.px@renesas.com>
Date: Mon, 27 Jul 2020 16:52:41 +0700
Subject: [PATCH 383/458] arm64: dts: renesas: r8a774a3: Add SYS-DMAC
 controller nodes

Add sys-dmac[0-2] device nodes for RZ/G2M v3.0 (r8a774a3) SoC.

Signed-off-by: Hien Huynh <hien.huynh.px@renesas.com>
---
 arch/arm64/boot/dts/renesas/r8a774a3.dtsi | 90 +++++++++++++++++++++++++++++--
 1 file changed, 87 insertions(+), 3 deletions(-)

diff --git a/arch/arm64/boot/dts/renesas/r8a774a3.dtsi b/arch/arm64/boot/dts/renesas/r8a774a3.dtsi
index 22681de..67d95dd 100644
--- a/arch/arm64/boot/dts/renesas/r8a774a3.dtsi
+++ b/arch/arm64/boot/dts/renesas/r8a774a3.dtsi
@@ -656,21 +656,105 @@
 		};
 
 		dmac0: dma-controller@e6700000 {
+			compatible =	"renesas,dmac-r8a774a3",
+					"renesas,rcar-dmac";
 			reg = <0 0xe6700000 0 0x10000>;
+			interrupts =	<GIC_SPI 199 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 200 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 201 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 202 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 203 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 204 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 205 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 206 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 207 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 208 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 209 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 210 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 211 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 212 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 213 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 214 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 215 IRQ_TYPE_LEVEL_HIGH>;
+			interrupt-names = "error",
+					  "ch0", "ch1", "ch2", "ch3",
+					  "ch4", "ch5", "ch6", "ch7",
+					  "ch8", "ch9", "ch10", "ch11",
+					  "ch12", "ch13", "ch14", "ch15";
+			clocks = <&cpg CPG_MOD 219>;
+			clock-names = "fck";
+			power-domains = <&sysc R8A774A3_PD_ALWAYS_ON>;
+			resets = <&cpg 219>;
 			#dma-cells = <1>;
-			/* placeholder */
+			dma-channels = <16>;
 		};
 
 		dmac1: dma-controller@e7300000 {
+			compatible =	"renesas,dmac-r8a774a3",
+					"renesas,rcar-dmac";
 			reg = <0 0xe7300000 0 0x10000>;
+			interrupts =	<GIC_SPI 220 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 216 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 217 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 218 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 219 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 308 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 309 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 310 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 311 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 312 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 313 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 314 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 315 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 316 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 317 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 318 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 319 IRQ_TYPE_LEVEL_HIGH>;
+			interrupt-names = "error",
+					  "ch0", "ch1", "ch2", "ch3",
+					  "ch4", "ch5", "ch6", "ch7",
+					  "ch8", "ch9", "ch10", "ch11",
+					  "ch12", "ch13", "ch14", "ch15";
+			clocks = <&cpg CPG_MOD 218>;
+			clock-names = "fck";
+			power-domains = <&sysc R8A774A3_PD_ALWAYS_ON>;
+			resets = <&cpg 218>;
 			#dma-cells = <1>;
-			/* placeholder */
+			dma-channels = <16>;
 		};
 
 		dmac2: dma-controller@e7310000 {
+			compatible =	"renesas,dmac-r8a774a3",
+					"renesas,rcar-dmac";
 			reg = <0 0xe7310000 0 0x10000>;
+			interrupts =	<GIC_SPI 416 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 417 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 418 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 419 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 420 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 421 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 422 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 423 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 424 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 425 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 426 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 427 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 428 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 429 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 430 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 431 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 397 IRQ_TYPE_LEVEL_HIGH>;
+			interrupt-names = "error",
+					  "ch0", "ch1", "ch2", "ch3",
+					  "ch4", "ch5", "ch6", "ch7",
+					  "ch8", "ch9", "ch10", "ch11",
+					  "ch12", "ch13", "ch14", "ch15";
+			clocks = <&cpg CPG_MOD 217>;
+			clock-names = "fck";
+			power-domains = <&sysc R8A774A3_PD_ALWAYS_ON>;
+			resets = <&cpg 217>;
 			#dma-cells = <1>;
-			/* placeholder */
+			dma-channels = <16>;
 		};
 
 		ipmmu_ds0: mmu@e6740000 {
-- 
2.7.4

